
ADC1_clean.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000024c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010d7c  08000250  08000250  00001250  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008fc  08010fe0  08010fe0  00011fe0  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080118dc  080118dc  00013afc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080118dc  080118dc  000128dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080118e4  080118e4  00013afc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080118e4  080118e4  000128e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080118e8  080118e8  000128e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000afc  20000000  080118ec  00013000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000d34  20000afc  080123e8  00013afc  2**2
                  ALLOC
 10 ._user_heap_stack 00001000  20001830  080123e8  00014830  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  00013afc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001405e  00000000  00000000  00013b32  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000026a0  00000000  00000000  00027b90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000dd8  00000000  00000000  0002a230  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a7c  00000000  00000000  0002b008  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00035f03  00000000  00000000  0002ba84  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012fd8  00000000  00000000  00061987  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001576b8  00000000  00000000  0007495f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000086  00000000  00000000  001cc017  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004a70  00000000  00000000  001cc0a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  001d0b10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000250 <__do_global_dtors_aux>:
 8000250:	b510      	push	{r4, lr}
 8000252:	4c05      	ldr	r4, [pc, #20]	@ (8000268 <__do_global_dtors_aux+0x18>)
 8000254:	7823      	ldrb	r3, [r4, #0]
 8000256:	b933      	cbnz	r3, 8000266 <__do_global_dtors_aux+0x16>
 8000258:	4b04      	ldr	r3, [pc, #16]	@ (800026c <__do_global_dtors_aux+0x1c>)
 800025a:	b113      	cbz	r3, 8000262 <__do_global_dtors_aux+0x12>
 800025c:	4804      	ldr	r0, [pc, #16]	@ (8000270 <__do_global_dtors_aux+0x20>)
 800025e:	f3af 8000 	nop.w
 8000262:	2301      	movs	r3, #1
 8000264:	7023      	strb	r3, [r4, #0]
 8000266:	bd10      	pop	{r4, pc}
 8000268:	20000afc 	.word	0x20000afc
 800026c:	00000000 	.word	0x00000000
 8000270:	08010fb4 	.word	0x08010fb4

08000274 <frame_dummy>:
 8000274:	b508      	push	{r3, lr}
 8000276:	4b03      	ldr	r3, [pc, #12]	@ (8000284 <frame_dummy+0x10>)
 8000278:	b11b      	cbz	r3, 8000282 <frame_dummy+0xe>
 800027a:	4903      	ldr	r1, [pc, #12]	@ (8000288 <frame_dummy+0x14>)
 800027c:	4803      	ldr	r0, [pc, #12]	@ (800028c <frame_dummy+0x18>)
 800027e:	f3af 8000 	nop.w
 8000282:	bd08      	pop	{r3, pc}
 8000284:	00000000 	.word	0x00000000
 8000288:	20000b00 	.word	0x20000b00
 800028c:	08010fb4 	.word	0x08010fb4

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_uldivmod>:
 8000bc8:	b953      	cbnz	r3, 8000be0 <__aeabi_uldivmod+0x18>
 8000bca:	b94a      	cbnz	r2, 8000be0 <__aeabi_uldivmod+0x18>
 8000bcc:	2900      	cmp	r1, #0
 8000bce:	bf08      	it	eq
 8000bd0:	2800      	cmpeq	r0, #0
 8000bd2:	bf1c      	itt	ne
 8000bd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bdc:	f000 b9e4 	b.w	8000fa8 <__aeabi_idiv0>
 8000be0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000be4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000be8:	f000 f83a 	bl	8000c60 <__udivmoddi4>
 8000bec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bf4:	b004      	add	sp, #16
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_f2lz>:
 8000bf8:	ee07 0a90 	vmov	s15, r0
 8000bfc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000c00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c04:	d401      	bmi.n	8000c0a <__aeabi_f2lz+0x12>
 8000c06:	f000 b80b 	b.w	8000c20 <__aeabi_f2ulz>
 8000c0a:	eef1 7a67 	vneg.f32	s15, s15
 8000c0e:	b508      	push	{r3, lr}
 8000c10:	ee17 0a90 	vmov	r0, s15
 8000c14:	f000 f804 	bl	8000c20 <__aeabi_f2ulz>
 8000c18:	4240      	negs	r0, r0
 8000c1a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c1e:	bd08      	pop	{r3, pc}

08000c20 <__aeabi_f2ulz>:
 8000c20:	b5d0      	push	{r4, r6, r7, lr}
 8000c22:	f7ff fca1 	bl	8000568 <__aeabi_f2d>
 8000c26:	2200      	movs	r2, #0
 8000c28:	4b0b      	ldr	r3, [pc, #44]	@ (8000c58 <__aeabi_f2ulz+0x38>)
 8000c2a:	4606      	mov	r6, r0
 8000c2c:	460f      	mov	r7, r1
 8000c2e:	f7ff fcf3 	bl	8000618 <__aeabi_dmul>
 8000c32:	f000 f9bb 	bl	8000fac <__aeabi_d2uiz>
 8000c36:	4604      	mov	r4, r0
 8000c38:	f7ff fc74 	bl	8000524 <__aeabi_ui2d>
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	4b07      	ldr	r3, [pc, #28]	@ (8000c5c <__aeabi_f2ulz+0x3c>)
 8000c40:	f7ff fcea 	bl	8000618 <__aeabi_dmul>
 8000c44:	4602      	mov	r2, r0
 8000c46:	460b      	mov	r3, r1
 8000c48:	4630      	mov	r0, r6
 8000c4a:	4639      	mov	r1, r7
 8000c4c:	f7ff fb2c 	bl	80002a8 <__aeabi_dsub>
 8000c50:	f000 f9ac 	bl	8000fac <__aeabi_d2uiz>
 8000c54:	4621      	mov	r1, r4
 8000c56:	bdd0      	pop	{r4, r6, r7, pc}
 8000c58:	3df00000 	.word	0x3df00000
 8000c5c:	41f00000 	.word	0x41f00000

08000c60 <__udivmoddi4>:
 8000c60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000c64:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8000c66:	4688      	mov	r8, r1
 8000c68:	4604      	mov	r4, r0
 8000c6a:	468e      	mov	lr, r1
 8000c6c:	2b00      	cmp	r3, #0
 8000c6e:	d14a      	bne.n	8000d06 <__udivmoddi4+0xa6>
 8000c70:	428a      	cmp	r2, r1
 8000c72:	4617      	mov	r7, r2
 8000c74:	d95f      	bls.n	8000d36 <__udivmoddi4+0xd6>
 8000c76:	fab2 f682 	clz	r6, r2
 8000c7a:	b14e      	cbz	r6, 8000c90 <__udivmoddi4+0x30>
 8000c7c:	f1c6 0320 	rsb	r3, r6, #32
 8000c80:	fa01 fe06 	lsl.w	lr, r1, r6
 8000c84:	40b7      	lsls	r7, r6
 8000c86:	40b4      	lsls	r4, r6
 8000c88:	fa20 f303 	lsr.w	r3, r0, r3
 8000c8c:	ea43 0e0e 	orr.w	lr, r3, lr
 8000c90:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c94:	fa1f fc87 	uxth.w	ip, r7
 8000c98:	0c23      	lsrs	r3, r4, #16
 8000c9a:	fbbe f1f8 	udiv	r1, lr, r8
 8000c9e:	fb08 ee11 	mls	lr, r8, r1, lr
 8000ca2:	fb01 f20c 	mul.w	r2, r1, ip
 8000ca6:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 8000caa:	429a      	cmp	r2, r3
 8000cac:	d907      	bls.n	8000cbe <__udivmoddi4+0x5e>
 8000cae:	18fb      	adds	r3, r7, r3
 8000cb0:	f101 30ff 	add.w	r0, r1, #4294967295
 8000cb4:	d202      	bcs.n	8000cbc <__udivmoddi4+0x5c>
 8000cb6:	429a      	cmp	r2, r3
 8000cb8:	f200 8154 	bhi.w	8000f64 <__udivmoddi4+0x304>
 8000cbc:	4601      	mov	r1, r0
 8000cbe:	1a9b      	subs	r3, r3, r2
 8000cc0:	b2a2      	uxth	r2, r4
 8000cc2:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cc6:	fb08 3310 	mls	r3, r8, r0, r3
 8000cca:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cce:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8000cd2:	4594      	cmp	ip, r2
 8000cd4:	d90b      	bls.n	8000cee <__udivmoddi4+0x8e>
 8000cd6:	18ba      	adds	r2, r7, r2
 8000cd8:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cdc:	bf2c      	ite	cs
 8000cde:	2401      	movcs	r4, #1
 8000ce0:	2400      	movcc	r4, #0
 8000ce2:	4594      	cmp	ip, r2
 8000ce4:	d902      	bls.n	8000cec <__udivmoddi4+0x8c>
 8000ce6:	2c00      	cmp	r4, #0
 8000ce8:	f000 813f 	beq.w	8000f6a <__udivmoddi4+0x30a>
 8000cec:	4618      	mov	r0, r3
 8000cee:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cf2:	eba2 020c 	sub.w	r2, r2, ip
 8000cf6:	2100      	movs	r1, #0
 8000cf8:	b11d      	cbz	r5, 8000d02 <__udivmoddi4+0xa2>
 8000cfa:	40f2      	lsrs	r2, r6
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	e9c5 2300 	strd	r2, r3, [r5]
 8000d02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000d06:	428b      	cmp	r3, r1
 8000d08:	d905      	bls.n	8000d16 <__udivmoddi4+0xb6>
 8000d0a:	b10d      	cbz	r5, 8000d10 <__udivmoddi4+0xb0>
 8000d0c:	e9c5 0100 	strd	r0, r1, [r5]
 8000d10:	2100      	movs	r1, #0
 8000d12:	4608      	mov	r0, r1
 8000d14:	e7f5      	b.n	8000d02 <__udivmoddi4+0xa2>
 8000d16:	fab3 f183 	clz	r1, r3
 8000d1a:	2900      	cmp	r1, #0
 8000d1c:	d14e      	bne.n	8000dbc <__udivmoddi4+0x15c>
 8000d1e:	4543      	cmp	r3, r8
 8000d20:	f0c0 8112 	bcc.w	8000f48 <__udivmoddi4+0x2e8>
 8000d24:	4282      	cmp	r2, r0
 8000d26:	f240 810f 	bls.w	8000f48 <__udivmoddi4+0x2e8>
 8000d2a:	4608      	mov	r0, r1
 8000d2c:	2d00      	cmp	r5, #0
 8000d2e:	d0e8      	beq.n	8000d02 <__udivmoddi4+0xa2>
 8000d30:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d34:	e7e5      	b.n	8000d02 <__udivmoddi4+0xa2>
 8000d36:	2a00      	cmp	r2, #0
 8000d38:	f000 80ac 	beq.w	8000e94 <__udivmoddi4+0x234>
 8000d3c:	fab2 f682 	clz	r6, r2
 8000d40:	2e00      	cmp	r6, #0
 8000d42:	f040 80bb 	bne.w	8000ebc <__udivmoddi4+0x25c>
 8000d46:	1a8b      	subs	r3, r1, r2
 8000d48:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000d4c:	b2bc      	uxth	r4, r7
 8000d4e:	2101      	movs	r1, #1
 8000d50:	0c02      	lsrs	r2, r0, #16
 8000d52:	b280      	uxth	r0, r0
 8000d54:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d58:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d5c:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 8000d60:	fb04 f20c 	mul.w	r2, r4, ip
 8000d64:	429a      	cmp	r2, r3
 8000d66:	d90e      	bls.n	8000d86 <__udivmoddi4+0x126>
 8000d68:	18fb      	adds	r3, r7, r3
 8000d6a:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d6e:	bf2c      	ite	cs
 8000d70:	f04f 0901 	movcs.w	r9, #1
 8000d74:	f04f 0900 	movcc.w	r9, #0
 8000d78:	429a      	cmp	r2, r3
 8000d7a:	d903      	bls.n	8000d84 <__udivmoddi4+0x124>
 8000d7c:	f1b9 0f00 	cmp.w	r9, #0
 8000d80:	f000 80ec 	beq.w	8000f5c <__udivmoddi4+0x2fc>
 8000d84:	46c4      	mov	ip, r8
 8000d86:	1a9b      	subs	r3, r3, r2
 8000d88:	fbb3 f8fe 	udiv	r8, r3, lr
 8000d8c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000d90:	fb04 f408 	mul.w	r4, r4, r8
 8000d94:	ea40 4203 	orr.w	r2, r0, r3, lsl #16
 8000d98:	4294      	cmp	r4, r2
 8000d9a:	d90b      	bls.n	8000db4 <__udivmoddi4+0x154>
 8000d9c:	18ba      	adds	r2, r7, r2
 8000d9e:	f108 33ff 	add.w	r3, r8, #4294967295
 8000da2:	bf2c      	ite	cs
 8000da4:	2001      	movcs	r0, #1
 8000da6:	2000      	movcc	r0, #0
 8000da8:	4294      	cmp	r4, r2
 8000daa:	d902      	bls.n	8000db2 <__udivmoddi4+0x152>
 8000dac:	2800      	cmp	r0, #0
 8000dae:	f000 80d1 	beq.w	8000f54 <__udivmoddi4+0x2f4>
 8000db2:	4698      	mov	r8, r3
 8000db4:	1b12      	subs	r2, r2, r4
 8000db6:	ea48 400c 	orr.w	r0, r8, ip, lsl #16
 8000dba:	e79d      	b.n	8000cf8 <__udivmoddi4+0x98>
 8000dbc:	f1c1 0620 	rsb	r6, r1, #32
 8000dc0:	408b      	lsls	r3, r1
 8000dc2:	fa08 f401 	lsl.w	r4, r8, r1
 8000dc6:	fa00 f901 	lsl.w	r9, r0, r1
 8000dca:	fa22 f706 	lsr.w	r7, r2, r6
 8000dce:	fa28 f806 	lsr.w	r8, r8, r6
 8000dd2:	408a      	lsls	r2, r1
 8000dd4:	431f      	orrs	r7, r3
 8000dd6:	fa20 f306 	lsr.w	r3, r0, r6
 8000dda:	0c38      	lsrs	r0, r7, #16
 8000ddc:	4323      	orrs	r3, r4
 8000dde:	fa1f fc87 	uxth.w	ip, r7
 8000de2:	0c1c      	lsrs	r4, r3, #16
 8000de4:	fbb8 fef0 	udiv	lr, r8, r0
 8000de8:	fb00 881e 	mls	r8, r0, lr, r8
 8000dec:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 8000df0:	fb0e f80c 	mul.w	r8, lr, ip
 8000df4:	45a0      	cmp	r8, r4
 8000df6:	d90e      	bls.n	8000e16 <__udivmoddi4+0x1b6>
 8000df8:	193c      	adds	r4, r7, r4
 8000dfa:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000dfe:	bf2c      	ite	cs
 8000e00:	f04f 0b01 	movcs.w	fp, #1
 8000e04:	f04f 0b00 	movcc.w	fp, #0
 8000e08:	45a0      	cmp	r8, r4
 8000e0a:	d903      	bls.n	8000e14 <__udivmoddi4+0x1b4>
 8000e0c:	f1bb 0f00 	cmp.w	fp, #0
 8000e10:	f000 80b8 	beq.w	8000f84 <__udivmoddi4+0x324>
 8000e14:	46d6      	mov	lr, sl
 8000e16:	eba4 0408 	sub.w	r4, r4, r8
 8000e1a:	fa1f f883 	uxth.w	r8, r3
 8000e1e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e22:	fb00 4413 	mls	r4, r0, r3, r4
 8000e26:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e2a:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 8000e2e:	45a4      	cmp	ip, r4
 8000e30:	d90e      	bls.n	8000e50 <__udivmoddi4+0x1f0>
 8000e32:	193c      	adds	r4, r7, r4
 8000e34:	f103 30ff 	add.w	r0, r3, #4294967295
 8000e38:	bf2c      	ite	cs
 8000e3a:	f04f 0801 	movcs.w	r8, #1
 8000e3e:	f04f 0800 	movcc.w	r8, #0
 8000e42:	45a4      	cmp	ip, r4
 8000e44:	d903      	bls.n	8000e4e <__udivmoddi4+0x1ee>
 8000e46:	f1b8 0f00 	cmp.w	r8, #0
 8000e4a:	f000 809f 	beq.w	8000f8c <__udivmoddi4+0x32c>
 8000e4e:	4603      	mov	r3, r0
 8000e50:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e54:	eba4 040c 	sub.w	r4, r4, ip
 8000e58:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e5c:	4564      	cmp	r4, ip
 8000e5e:	4673      	mov	r3, lr
 8000e60:	46e0      	mov	r8, ip
 8000e62:	d302      	bcc.n	8000e6a <__udivmoddi4+0x20a>
 8000e64:	d107      	bne.n	8000e76 <__udivmoddi4+0x216>
 8000e66:	45f1      	cmp	r9, lr
 8000e68:	d205      	bcs.n	8000e76 <__udivmoddi4+0x216>
 8000e6a:	ebbe 0302 	subs.w	r3, lr, r2
 8000e6e:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e72:	3801      	subs	r0, #1
 8000e74:	46e0      	mov	r8, ip
 8000e76:	b15d      	cbz	r5, 8000e90 <__udivmoddi4+0x230>
 8000e78:	ebb9 0203 	subs.w	r2, r9, r3
 8000e7c:	eb64 0408 	sbc.w	r4, r4, r8
 8000e80:	fa04 f606 	lsl.w	r6, r4, r6
 8000e84:	fa22 f301 	lsr.w	r3, r2, r1
 8000e88:	40cc      	lsrs	r4, r1
 8000e8a:	431e      	orrs	r6, r3
 8000e8c:	e9c5 6400 	strd	r6, r4, [r5]
 8000e90:	2100      	movs	r1, #0
 8000e92:	e736      	b.n	8000d02 <__udivmoddi4+0xa2>
 8000e94:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e98:	0c01      	lsrs	r1, r0, #16
 8000e9a:	4614      	mov	r4, r2
 8000e9c:	b280      	uxth	r0, r0
 8000e9e:	4696      	mov	lr, r2
 8000ea0:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000ea4:	2620      	movs	r6, #32
 8000ea6:	4690      	mov	r8, r2
 8000ea8:	ea40 4301 	orr.w	r3, r0, r1, lsl #16
 8000eac:	4610      	mov	r0, r2
 8000eae:	fbb1 f1f2 	udiv	r1, r1, r2
 8000eb2:	eba3 0308 	sub.w	r3, r3, r8
 8000eb6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000eba:	e74b      	b.n	8000d54 <__udivmoddi4+0xf4>
 8000ebc:	40b7      	lsls	r7, r6
 8000ebe:	f1c6 0320 	rsb	r3, r6, #32
 8000ec2:	fa01 f206 	lsl.w	r2, r1, r6
 8000ec6:	fa21 f803 	lsr.w	r8, r1, r3
 8000eca:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ece:	fa20 f303 	lsr.w	r3, r0, r3
 8000ed2:	b2bc      	uxth	r4, r7
 8000ed4:	40b0      	lsls	r0, r6
 8000ed6:	4313      	orrs	r3, r2
 8000ed8:	0c02      	lsrs	r2, r0, #16
 8000eda:	0c19      	lsrs	r1, r3, #16
 8000edc:	b280      	uxth	r0, r0
 8000ede:	fbb8 f9fe 	udiv	r9, r8, lr
 8000ee2:	fb0e 8819 	mls	r8, lr, r9, r8
 8000ee6:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000eea:	fb09 f804 	mul.w	r8, r9, r4
 8000eee:	4588      	cmp	r8, r1
 8000ef0:	d951      	bls.n	8000f96 <__udivmoddi4+0x336>
 8000ef2:	1879      	adds	r1, r7, r1
 8000ef4:	f109 3cff 	add.w	ip, r9, #4294967295
 8000ef8:	bf2c      	ite	cs
 8000efa:	f04f 0a01 	movcs.w	sl, #1
 8000efe:	f04f 0a00 	movcc.w	sl, #0
 8000f02:	4588      	cmp	r8, r1
 8000f04:	d902      	bls.n	8000f0c <__udivmoddi4+0x2ac>
 8000f06:	f1ba 0f00 	cmp.w	sl, #0
 8000f0a:	d031      	beq.n	8000f70 <__udivmoddi4+0x310>
 8000f0c:	eba1 0108 	sub.w	r1, r1, r8
 8000f10:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f14:	fb09 f804 	mul.w	r8, r9, r4
 8000f18:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f1c:	b29b      	uxth	r3, r3
 8000f1e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f22:	4543      	cmp	r3, r8
 8000f24:	d235      	bcs.n	8000f92 <__udivmoddi4+0x332>
 8000f26:	18fb      	adds	r3, r7, r3
 8000f28:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f2c:	bf2c      	ite	cs
 8000f2e:	f04f 0a01 	movcs.w	sl, #1
 8000f32:	f04f 0a00 	movcc.w	sl, #0
 8000f36:	4543      	cmp	r3, r8
 8000f38:	d2bb      	bcs.n	8000eb2 <__udivmoddi4+0x252>
 8000f3a:	f1ba 0f00 	cmp.w	sl, #0
 8000f3e:	d1b8      	bne.n	8000eb2 <__udivmoddi4+0x252>
 8000f40:	f1a9 0102 	sub.w	r1, r9, #2
 8000f44:	443b      	add	r3, r7
 8000f46:	e7b4      	b.n	8000eb2 <__udivmoddi4+0x252>
 8000f48:	1a84      	subs	r4, r0, r2
 8000f4a:	eb68 0203 	sbc.w	r2, r8, r3
 8000f4e:	2001      	movs	r0, #1
 8000f50:	4696      	mov	lr, r2
 8000f52:	e6eb      	b.n	8000d2c <__udivmoddi4+0xcc>
 8000f54:	443a      	add	r2, r7
 8000f56:	f1a8 0802 	sub.w	r8, r8, #2
 8000f5a:	e72b      	b.n	8000db4 <__udivmoddi4+0x154>
 8000f5c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f60:	443b      	add	r3, r7
 8000f62:	e710      	b.n	8000d86 <__udivmoddi4+0x126>
 8000f64:	3902      	subs	r1, #2
 8000f66:	443b      	add	r3, r7
 8000f68:	e6a9      	b.n	8000cbe <__udivmoddi4+0x5e>
 8000f6a:	443a      	add	r2, r7
 8000f6c:	3802      	subs	r0, #2
 8000f6e:	e6be      	b.n	8000cee <__udivmoddi4+0x8e>
 8000f70:	eba7 0808 	sub.w	r8, r7, r8
 8000f74:	f1a9 0c02 	sub.w	ip, r9, #2
 8000f78:	4441      	add	r1, r8
 8000f7a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f7e:	fb09 f804 	mul.w	r8, r9, r4
 8000f82:	e7c9      	b.n	8000f18 <__udivmoddi4+0x2b8>
 8000f84:	f1ae 0e02 	sub.w	lr, lr, #2
 8000f88:	443c      	add	r4, r7
 8000f8a:	e744      	b.n	8000e16 <__udivmoddi4+0x1b6>
 8000f8c:	3b02      	subs	r3, #2
 8000f8e:	443c      	add	r4, r7
 8000f90:	e75e      	b.n	8000e50 <__udivmoddi4+0x1f0>
 8000f92:	4649      	mov	r1, r9
 8000f94:	e78d      	b.n	8000eb2 <__udivmoddi4+0x252>
 8000f96:	eba1 0108 	sub.w	r1, r1, r8
 8000f9a:	46cc      	mov	ip, r9
 8000f9c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fa0:	fb09 f804 	mul.w	r8, r9, r4
 8000fa4:	e7b8      	b.n	8000f18 <__udivmoddi4+0x2b8>
 8000fa6:	bf00      	nop

08000fa8 <__aeabi_idiv0>:
 8000fa8:	4770      	bx	lr
 8000faa:	bf00      	nop

08000fac <__aeabi_d2uiz>:
 8000fac:	004a      	lsls	r2, r1, #1
 8000fae:	d211      	bcs.n	8000fd4 <__aeabi_d2uiz+0x28>
 8000fb0:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000fb4:	d211      	bcs.n	8000fda <__aeabi_d2uiz+0x2e>
 8000fb6:	d50d      	bpl.n	8000fd4 <__aeabi_d2uiz+0x28>
 8000fb8:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000fbc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000fc0:	d40e      	bmi.n	8000fe0 <__aeabi_d2uiz+0x34>
 8000fc2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000fc6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000fca:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000fce:	fa23 f002 	lsr.w	r0, r3, r2
 8000fd2:	4770      	bx	lr
 8000fd4:	f04f 0000 	mov.w	r0, #0
 8000fd8:	4770      	bx	lr
 8000fda:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000fde:	d102      	bne.n	8000fe6 <__aeabi_d2uiz+0x3a>
 8000fe0:	f04f 30ff 	mov.w	r0, #4294967295
 8000fe4:	4770      	bx	lr
 8000fe6:	f04f 0000 	mov.w	r0, #0
 8000fea:	4770      	bx	lr

08000fec <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b084      	sub	sp, #16
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	60f8      	str	r0, [r7, #12]
 8000ff4:	60b9      	str	r1, [r7, #8]
 8000ff6:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t*)ptr, len, HAL_MAX_DELAY);
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	b29a      	uxth	r2, r3
 8000ffc:	f04f 33ff 	mov.w	r3, #4294967295
 8001000:	68b9      	ldr	r1, [r7, #8]
 8001002:	4804      	ldr	r0, [pc, #16]	@ (8001014 <_write+0x28>)
 8001004:	f008 fa74 	bl	80094f0 <HAL_UART_Transmit>
    return len;
 8001008:	687b      	ldr	r3, [r7, #4]
}
 800100a:	4618      	mov	r0, r3
 800100c:	3710      	adds	r7, #16
 800100e:	46bd      	mov	sp, r7
 8001010:	bd80      	pop	{r7, pc}
 8001012:	bf00      	nop
 8001014:	20000b80 	.word	0x20000b80

08001018 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	b094      	sub	sp, #80	@ 0x50
 800101c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800101e:	f000 fc99 	bl	8001954 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001022:	f000 f8c3 	bl	80011ac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001026:	f000 f9e3 	bl	80013f0 <MX_GPIO_Init>
  MX_ADC1_Init();
 800102a:	f000 f91f 	bl	800126c <MX_ADC1_Init>
  MX_ICACHE_Init();
 800102e:	f000 f97f 	bl	8001330 <MX_ICACHE_Init>
  MX_USART1_UART_Init();
 8001032:	f000 f991 	bl	8001358 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  ai_error err;


  /* Create network */
  err = ai_network_create(&network, AI_NETWORK_DATA_CONFIG);
 8001036:	2100      	movs	r1, #0
 8001038:	4851      	ldr	r0, [pc, #324]	@ (8001180 <main+0x168>)
 800103a:	f009 f933 	bl	800a2a4 <ai_network_create>
 800103e:	4603      	mov	r3, r0
 8001040:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (err.type != AI_ERROR_NONE) {
 8001042:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8001046:	2b00      	cmp	r3, #0
 8001048:	d001      	beq.n	800104e <main+0x36>
      Error_Handler();
 800104a:	f000 f9fb 	bl	8001444 <Error_Handler>
  }

  /* Correct params initialization for X-CUBE-AI 10.x */
  const ai_network_params params = AI_NETWORK_PARAMS_INIT(
 800104e:	f009 fa27 	bl	800a4a0 <ai_network_data_weights_get>
 8001052:	4602      	mov	r2, r0
 8001054:	463b      	mov	r3, r7
 8001056:	4611      	mov	r1, r2
 8001058:	4618      	mov	r0, r3
 800105a:	f009 f9ed 	bl	800a438 <ai_network_data_weights_buffer_get>
 800105e:	f107 031c 	add.w	r3, r7, #28
 8001062:	4948      	ldr	r1, [pc, #288]	@ (8001184 <main+0x16c>)
 8001064:	4618      	mov	r0, r3
 8001066:	f009 f9b3 	bl	800a3d0 <ai_network_data_activations_buffer_get>
      AI_NETWORK_DATA_WEIGHTS(ai_network_data_weights_get()),
      AI_NETWORK_DATA_ACTIVATIONS(activations)
  );

  /* Init network */
  if (!ai_network_init(network, &params)) {
 800106a:	4b45      	ldr	r3, [pc, #276]	@ (8001180 <main+0x168>)
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	463a      	mov	r2, r7
 8001070:	4611      	mov	r1, r2
 8001072:	4618      	mov	r0, r3
 8001074:	f009 f960 	bl	800a338 <ai_network_init>
 8001078:	4603      	mov	r3, r0
 800107a:	f083 0301 	eor.w	r3, r3, #1
 800107e:	b2db      	uxtb	r3, r3
 8001080:	2b00      	cmp	r3, #0
 8001082:	d008      	beq.n	8001096 <main+0x7e>
      err = ai_network_get_error(network);
 8001084:	4b3e      	ldr	r3, [pc, #248]	@ (8001180 <main+0x168>)
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	4618      	mov	r0, r3
 800108a:	f009 f8ff 	bl	800a28c <ai_network_get_error>
 800108e:	4603      	mov	r3, r0
 8001090:	63bb      	str	r3, [r7, #56]	@ 0x38
      Error_Handler();
 8001092:	f000 f9d7 	bl	8001444 <Error_Handler>
  }

  /* Get input/output buffers */
  ai_input  = ai_network_inputs_get(network, NULL);
 8001096:	4b3a      	ldr	r3, [pc, #232]	@ (8001180 <main+0x168>)
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	2100      	movs	r1, #0
 800109c:	4618      	mov	r0, r3
 800109e:	f009 f917 	bl	800a2d0 <ai_network_inputs_get>
 80010a2:	4603      	mov	r3, r0
 80010a4:	4a38      	ldr	r2, [pc, #224]	@ (8001188 <main+0x170>)
 80010a6:	6013      	str	r3, [r2, #0]
  ai_output = ai_network_outputs_get(network, NULL);
 80010a8:	4b35      	ldr	r3, [pc, #212]	@ (8001180 <main+0x168>)
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	2100      	movs	r1, #0
 80010ae:	4618      	mov	r0, r3
 80010b0:	f009 f928 	bl	800a304 <ai_network_outputs_get>
 80010b4:	4603      	mov	r3, r0
 80010b6:	4a35      	ldr	r2, [pc, #212]	@ (800118c <main+0x174>)
 80010b8:	6013      	str	r3, [r2, #0]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_ADC_Start(&hadc1);
 80010ba:	4835      	ldr	r0, [pc, #212]	@ (8001190 <main+0x178>)
 80010bc:	f001 f8d2 	bl	8002264 <HAL_ADC_Start>
	  	          HAL_ADC_PollForConversion(&hadc1, 10);
 80010c0:	210a      	movs	r1, #10
 80010c2:	4833      	ldr	r0, [pc, #204]	@ (8001190 <main+0x178>)
 80010c4:	f001 f988 	bl	80023d8 <HAL_ADC_PollForConversion>

	  	          uint32_t adc_val = HAL_ADC_GetValue(&hadc1);
 80010c8:	4831      	ldr	r0, [pc, #196]	@ (8001190 <main+0x178>)
 80010ca:	f001 fa5d 	bl	8002588 <HAL_ADC_GetValue>
 80010ce:	64b8      	str	r0, [r7, #72]	@ 0x48

	  	          // Convert ADC to voltage
	  	          float voltage = (float)adc_val * 3.3f / 4095.0f;
 80010d0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80010d2:	ee07 3a90 	vmov	s15, r3
 80010d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80010da:	ed9f 7a2e 	vldr	s14, [pc, #184]	@ 8001194 <main+0x17c>
 80010de:	ee27 7a87 	vmul.f32	s14, s15, s14
 80010e2:	eddf 6a2d 	vldr	s13, [pc, #180]	@ 8001198 <main+0x180>
 80010e6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010ea:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
	  	          printf("adc_val:   %lu, Vol:  %f	\r",adc_val,voltage);
 80010ee:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 80010f0:	f7ff fa3a 	bl	8000568 <__aeabi_f2d>
 80010f4:	4602      	mov	r2, r0
 80010f6:	460b      	mov	r3, r1
 80010f8:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80010fa:	4828      	ldr	r0, [pc, #160]	@ (800119c <main+0x184>)
 80010fc:	f00e f816 	bl	800f12c <iprintf>


	  	        int8_t *in = (int8_t *)ai_input[0].data;
 8001100:	4b21      	ldr	r3, [pc, #132]	@ (8001188 <main+0x170>)
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	685b      	ldr	r3, [r3, #4]
 8001106:	643b      	str	r3, [r7, #64]	@ 0x40
	  	      /* Example: fill input with ADC signal */
	  	      int16_t adc = adc_val;  // 04095
 8001108:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800110a:	87fb      	strh	r3, [r7, #62]	@ 0x3e

	  	      /* Normalize to -128..127 (TEMPORARY TEST) */
	  	      int8_t q = (int8_t)((adc - 2048) / 16);
 800110c:	f9b7 303e 	ldrsh.w	r3, [r7, #62]	@ 0x3e
 8001110:	f5a3 6300 	sub.w	r3, r3, #2048	@ 0x800
 8001114:	2b00      	cmp	r3, #0
 8001116:	da00      	bge.n	800111a <main+0x102>
 8001118:	330f      	adds	r3, #15
 800111a:	111b      	asrs	r3, r3, #4
 800111c:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d

	  	      for (int i = 0; i < AI_NETWORK_IN_1_SIZE; i++) {
 8001120:	2300      	movs	r3, #0
 8001122:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001124:	e008      	b.n	8001138 <main+0x120>
	  	          in[i] = q;
 8001126:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001128:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800112a:	4413      	add	r3, r2
 800112c:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8001130:	701a      	strb	r2, [r3, #0]
	  	      for (int i = 0; i < AI_NETWORK_IN_1_SIZE; i++) {
 8001132:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001134:	3301      	adds	r3, #1
 8001136:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001138:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800113a:	2bff      	cmp	r3, #255	@ 0xff
 800113c:	ddf3      	ble.n	8001126 <main+0x10e>
	  	      }


	  	        ai_network_run(network, ai_input, ai_output);
 800113e:	4b10      	ldr	r3, [pc, #64]	@ (8001180 <main+0x168>)
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	4a11      	ldr	r2, [pc, #68]	@ (8001188 <main+0x170>)
 8001144:	6811      	ldr	r1, [r2, #0]
 8001146:	4a11      	ldr	r2, [pc, #68]	@ (800118c <main+0x174>)
 8001148:	6812      	ldr	r2, [r2, #0]
 800114a:	4618      	mov	r0, r3
 800114c:	f009 f930 	bl	800a3b0 <ai_network_run>

	  	         out = ((int8_t *)ai_output[0].data)[0];
 8001150:	4b0e      	ldr	r3, [pc, #56]	@ (800118c <main+0x174>)
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	685b      	ldr	r3, [r3, #4]
 8001156:	f993 2000 	ldrsb.w	r2, [r3]
 800115a:	4b11      	ldr	r3, [pc, #68]	@ (80011a0 <main+0x188>)
 800115c:	701a      	strb	r2, [r3, #0]

	  	        if (out > 0)
 800115e:	4b10      	ldr	r3, [pc, #64]	@ (80011a0 <main+0x188>)
 8001160:	781b      	ldrb	r3, [r3, #0]
 8001162:	b25b      	sxtb	r3, r3
 8001164:	2b00      	cmp	r3, #0
 8001166:	dd03      	ble.n	8001170 <main+0x158>
	  	            printf("ABNORMAL\r\n");
 8001168:	480e      	ldr	r0, [pc, #56]	@ (80011a4 <main+0x18c>)
 800116a:	f00e f847 	bl	800f1fc <puts>
 800116e:	e002      	b.n	8001176 <main+0x15e>
	  	        else
	  	            printf("NORMAL\r\n");
 8001170:	480d      	ldr	r0, [pc, #52]	@ (80011a8 <main+0x190>)
 8001172:	f00e f843 	bl	800f1fc <puts>
	  	        HAL_Delay(300);
 8001176:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800117a:	f000 fca9 	bl	8001ad0 <HAL_Delay>
  {
 800117e:	e79c      	b.n	80010ba <main+0xa2>
 8001180:	20001604 	.word	0x20001604
 8001184:	20000c14 	.word	0x20000c14
 8001188:	20001608 	.word	0x20001608
 800118c:	2000160c 	.word	0x2000160c
 8001190:	20000b18 	.word	0x20000b18
 8001194:	40533333 	.word	0x40533333
 8001198:	457ff000 	.word	0x457ff000
 800119c:	08010fe0 	.word	0x08010fe0
 80011a0:	20001610 	.word	0x20001610
 80011a4:	08010ffc 	.word	0x08010ffc
 80011a8:	08011008 	.word	0x08011008

080011ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b09c      	sub	sp, #112	@ 0x70
 80011b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011b2:	f107 0320 	add.w	r3, r7, #32
 80011b6:	2250      	movs	r2, #80	@ 0x50
 80011b8:	2100      	movs	r1, #0
 80011ba:	4618      	mov	r0, r3
 80011bc:	f00e f8fe 	bl	800f3bc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011c0:	f107 0308 	add.w	r3, r7, #8
 80011c4:	2200      	movs	r2, #0
 80011c6:	601a      	str	r2, [r3, #0]
 80011c8:	605a      	str	r2, [r3, #4]
 80011ca:	609a      	str	r2, [r3, #8]
 80011cc:	60da      	str	r2, [r3, #12]
 80011ce:	611a      	str	r2, [r3, #16]
 80011d0:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80011d2:	4b24      	ldr	r3, [pc, #144]	@ (8001264 <SystemClock_Config+0xb8>)
 80011d4:	691b      	ldr	r3, [r3, #16]
 80011d6:	4a23      	ldr	r2, [pc, #140]	@ (8001264 <SystemClock_Config+0xb8>)
 80011d8:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80011dc:	6113      	str	r3, [r2, #16]
 80011de:	4b21      	ldr	r3, [pc, #132]	@ (8001264 <SystemClock_Config+0xb8>)
 80011e0:	691b      	ldr	r3, [r3, #16]
 80011e2:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80011e6:	607b      	str	r3, [r7, #4]
 80011e8:	687b      	ldr	r3, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80011ea:	bf00      	nop
 80011ec:	4b1d      	ldr	r3, [pc, #116]	@ (8001264 <SystemClock_Config+0xb8>)
 80011ee:	695b      	ldr	r3, [r3, #20]
 80011f0:	f003 0308 	and.w	r3, r3, #8
 80011f4:	2b08      	cmp	r3, #8
 80011f6:	d1f9      	bne.n	80011ec <SystemClock_Config+0x40>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80011f8:	2302      	movs	r3, #2
 80011fa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80011fc:	2301      	movs	r3, #1
 80011fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV2;
 8001200:	2308      	movs	r3, #8
 8001202:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001204:	2340      	movs	r3, #64	@ 0x40
 8001206:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001208:	2300      	movs	r3, #0
 800120a:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800120c:	f107 0320 	add.w	r3, r7, #32
 8001210:	4618      	mov	r0, r3
 8001212:	f002 f94b 	bl	80034ac <HAL_RCC_OscConfig>
 8001216:	4603      	mov	r3, r0
 8001218:	2b00      	cmp	r3, #0
 800121a:	d001      	beq.n	8001220 <SystemClock_Config+0x74>
  {
    Error_Handler();
 800121c:	f000 f912 	bl	8001444 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001220:	231f      	movs	r3, #31
 8001222:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001224:	2300      	movs	r3, #0
 8001226:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001228:	2300      	movs	r3, #0
 800122a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800122c:	2300      	movs	r3, #0
 800122e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001230:	2300      	movs	r3, #0
 8001232:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 8001234:	2300      	movs	r3, #0
 8001236:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001238:	f107 0308 	add.w	r3, r7, #8
 800123c:	2101      	movs	r1, #1
 800123e:	4618      	mov	r0, r3
 8001240:	f002 fd6c 	bl	8003d1c <HAL_RCC_ClockConfig>
 8001244:	4603      	mov	r3, r0
 8001246:	2b00      	cmp	r3, #0
 8001248:	d001      	beq.n	800124e <SystemClock_Config+0xa2>
  {
    Error_Handler();
 800124a:	f000 f8fb 	bl	8001444 <Error_Handler>
  }

  /** Configure the programming delay
  */
  __HAL_FLASH_SET_PROGRAM_DELAY(FLASH_PROGRAMMING_DELAY_0);
 800124e:	4b06      	ldr	r3, [pc, #24]	@ (8001268 <SystemClock_Config+0xbc>)
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	4a05      	ldr	r2, [pc, #20]	@ (8001268 <SystemClock_Config+0xbc>)
 8001254:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8001258:	6013      	str	r3, [r2, #0]
}
 800125a:	bf00      	nop
 800125c:	3770      	adds	r7, #112	@ 0x70
 800125e:	46bd      	mov	sp, r7
 8001260:	bd80      	pop	{r7, pc}
 8001262:	bf00      	nop
 8001264:	44020800 	.word	0x44020800
 8001268:	40022000 	.word	0x40022000

0800126c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	b088      	sub	sp, #32
 8001270:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001272:	463b      	mov	r3, r7
 8001274:	2220      	movs	r2, #32
 8001276:	2100      	movs	r1, #0
 8001278:	4618      	mov	r0, r3
 800127a:	f00e f89f 	bl	800f3bc <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800127e:	4b2a      	ldr	r3, [pc, #168]	@ (8001328 <MX_ADC1_Init+0xbc>)
 8001280:	4a2a      	ldr	r2, [pc, #168]	@ (800132c <MX_ADC1_Init+0xc0>)
 8001282:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001284:	4b28      	ldr	r3, [pc, #160]	@ (8001328 <MX_ADC1_Init+0xbc>)
 8001286:	2200      	movs	r2, #0
 8001288:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800128a:	4b27      	ldr	r3, [pc, #156]	@ (8001328 <MX_ADC1_Init+0xbc>)
 800128c:	2200      	movs	r2, #0
 800128e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001290:	4b25      	ldr	r3, [pc, #148]	@ (8001328 <MX_ADC1_Init+0xbc>)
 8001292:	2200      	movs	r2, #0
 8001294:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001296:	4b24      	ldr	r3, [pc, #144]	@ (8001328 <MX_ADC1_Init+0xbc>)
 8001298:	2200      	movs	r2, #0
 800129a:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800129c:	4b22      	ldr	r3, [pc, #136]	@ (8001328 <MX_ADC1_Init+0xbc>)
 800129e:	2204      	movs	r2, #4
 80012a0:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80012a2:	4b21      	ldr	r3, [pc, #132]	@ (8001328 <MX_ADC1_Init+0xbc>)
 80012a4:	2200      	movs	r2, #0
 80012a6:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80012a8:	4b1f      	ldr	r3, [pc, #124]	@ (8001328 <MX_ADC1_Init+0xbc>)
 80012aa:	2200      	movs	r2, #0
 80012ac:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 80012ae:	4b1e      	ldr	r3, [pc, #120]	@ (8001328 <MX_ADC1_Init+0xbc>)
 80012b0:	2201      	movs	r2, #1
 80012b2:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80012b4:	4b1c      	ldr	r3, [pc, #112]	@ (8001328 <MX_ADC1_Init+0xbc>)
 80012b6:	2200      	movs	r2, #0
 80012b8:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80012bc:	4b1a      	ldr	r3, [pc, #104]	@ (8001328 <MX_ADC1_Init+0xbc>)
 80012be:	2200      	movs	r2, #0
 80012c0:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80012c2:	4b19      	ldr	r3, [pc, #100]	@ (8001328 <MX_ADC1_Init+0xbc>)
 80012c4:	2200      	movs	r2, #0
 80012c6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80012c8:	4b17      	ldr	r3, [pc, #92]	@ (8001328 <MX_ADC1_Init+0xbc>)
 80012ca:	2200      	movs	r2, #0
 80012cc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hadc1.Init.SamplingMode = ADC_SAMPLING_MODE_NORMAL;
 80012d0:	4b15      	ldr	r3, [pc, #84]	@ (8001328 <MX_ADC1_Init+0xbc>)
 80012d2:	2200      	movs	r2, #0
 80012d4:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80012d6:	4b14      	ldr	r3, [pc, #80]	@ (8001328 <MX_ADC1_Init+0xbc>)
 80012d8:	2200      	movs	r2, #0
 80012da:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 80012dc:	4b12      	ldr	r3, [pc, #72]	@ (8001328 <MX_ADC1_Init+0xbc>)
 80012de:	2200      	movs	r2, #0
 80012e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80012e4:	4810      	ldr	r0, [pc, #64]	@ (8001328 <MX_ADC1_Init+0xbc>)
 80012e6:	f000 fe69 	bl	8001fbc <HAL_ADC_Init>
 80012ea:	4603      	mov	r3, r0
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d001      	beq.n	80012f4 <MX_ADC1_Init+0x88>
  {
    Error_Handler();
 80012f0:	f000 f8a8 	bl	8001444 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80012f4:	2301      	movs	r3, #1
 80012f6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80012f8:	2306      	movs	r3, #6
 80012fa:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80012fc:	2300      	movs	r3, #0
 80012fe:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001300:	237f      	movs	r3, #127	@ 0x7f
 8001302:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001304:	2304      	movs	r3, #4
 8001306:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8001308:	2300      	movs	r3, #0
 800130a:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800130c:	463b      	mov	r3, r7
 800130e:	4619      	mov	r1, r3
 8001310:	4805      	ldr	r0, [pc, #20]	@ (8001328 <MX_ADC1_Init+0xbc>)
 8001312:	f001 f947 	bl	80025a4 <HAL_ADC_ConfigChannel>
 8001316:	4603      	mov	r3, r0
 8001318:	2b00      	cmp	r3, #0
 800131a:	d001      	beq.n	8001320 <MX_ADC1_Init+0xb4>
  {
    Error_Handler();
 800131c:	f000 f892 	bl	8001444 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001320:	bf00      	nop
 8001322:	3720      	adds	r7, #32
 8001324:	46bd      	mov	sp, r7
 8001326:	bd80      	pop	{r7, pc}
 8001328:	20000b18 	.word	0x20000b18
 800132c:	42028000 	.word	0x42028000

08001330 <MX_ICACHE_Init>:
  * @brief ICACHE Initialization Function
  * @param None
  * @retval None
  */
static void MX_ICACHE_Init(void)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache in 1-way (direct mapped cache)
  */
  if (HAL_ICACHE_ConfigAssociativityMode(ICACHE_1WAY) != HAL_OK)
 8001334:	2000      	movs	r0, #0
 8001336:	f002 f889 	bl	800344c <HAL_ICACHE_ConfigAssociativityMode>
 800133a:	4603      	mov	r3, r0
 800133c:	2b00      	cmp	r3, #0
 800133e:	d001      	beq.n	8001344 <MX_ICACHE_Init+0x14>
  {
    Error_Handler();
 8001340:	f000 f880 	bl	8001444 <Error_Handler>
  }
  if (HAL_ICACHE_Enable() != HAL_OK)
 8001344:	f002 f8a2 	bl	800348c <HAL_ICACHE_Enable>
 8001348:	4603      	mov	r3, r0
 800134a:	2b00      	cmp	r3, #0
 800134c:	d001      	beq.n	8001352 <MX_ICACHE_Init+0x22>
  {
    Error_Handler();
 800134e:	f000 f879 	bl	8001444 <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
 8001352:	bf00      	nop
 8001354:	bd80      	pop	{r7, pc}
	...

08001358 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800135c:	4b22      	ldr	r3, [pc, #136]	@ (80013e8 <MX_USART1_UART_Init+0x90>)
 800135e:	4a23      	ldr	r2, [pc, #140]	@ (80013ec <MX_USART1_UART_Init+0x94>)
 8001360:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001362:	4b21      	ldr	r3, [pc, #132]	@ (80013e8 <MX_USART1_UART_Init+0x90>)
 8001364:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001368:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800136a:	4b1f      	ldr	r3, [pc, #124]	@ (80013e8 <MX_USART1_UART_Init+0x90>)
 800136c:	2200      	movs	r2, #0
 800136e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001370:	4b1d      	ldr	r3, [pc, #116]	@ (80013e8 <MX_USART1_UART_Init+0x90>)
 8001372:	2200      	movs	r2, #0
 8001374:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001376:	4b1c      	ldr	r3, [pc, #112]	@ (80013e8 <MX_USART1_UART_Init+0x90>)
 8001378:	2200      	movs	r2, #0
 800137a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800137c:	4b1a      	ldr	r3, [pc, #104]	@ (80013e8 <MX_USART1_UART_Init+0x90>)
 800137e:	220c      	movs	r2, #12
 8001380:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001382:	4b19      	ldr	r3, [pc, #100]	@ (80013e8 <MX_USART1_UART_Init+0x90>)
 8001384:	2200      	movs	r2, #0
 8001386:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001388:	4b17      	ldr	r3, [pc, #92]	@ (80013e8 <MX_USART1_UART_Init+0x90>)
 800138a:	2200      	movs	r2, #0
 800138c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800138e:	4b16      	ldr	r3, [pc, #88]	@ (80013e8 <MX_USART1_UART_Init+0x90>)
 8001390:	2200      	movs	r2, #0
 8001392:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001394:	4b14      	ldr	r3, [pc, #80]	@ (80013e8 <MX_USART1_UART_Init+0x90>)
 8001396:	2200      	movs	r2, #0
 8001398:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800139a:	4b13      	ldr	r3, [pc, #76]	@ (80013e8 <MX_USART1_UART_Init+0x90>)
 800139c:	2200      	movs	r2, #0
 800139e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80013a0:	4811      	ldr	r0, [pc, #68]	@ (80013e8 <MX_USART1_UART_Init+0x90>)
 80013a2:	f008 f855 	bl	8009450 <HAL_UART_Init>
 80013a6:	4603      	mov	r3, r0
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d001      	beq.n	80013b0 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80013ac:	f000 f84a 	bl	8001444 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80013b0:	2100      	movs	r1, #0
 80013b2:	480d      	ldr	r0, [pc, #52]	@ (80013e8 <MX_USART1_UART_Init+0x90>)
 80013b4:	f008 fd80 	bl	8009eb8 <HAL_UARTEx_SetTxFifoThreshold>
 80013b8:	4603      	mov	r3, r0
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d001      	beq.n	80013c2 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80013be:	f000 f841 	bl	8001444 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80013c2:	2100      	movs	r1, #0
 80013c4:	4808      	ldr	r0, [pc, #32]	@ (80013e8 <MX_USART1_UART_Init+0x90>)
 80013c6:	f008 fdb5 	bl	8009f34 <HAL_UARTEx_SetRxFifoThreshold>
 80013ca:	4603      	mov	r3, r0
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d001      	beq.n	80013d4 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80013d0:	f000 f838 	bl	8001444 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80013d4:	4804      	ldr	r0, [pc, #16]	@ (80013e8 <MX_USART1_UART_Init+0x90>)
 80013d6:	f008 fd36 	bl	8009e46 <HAL_UARTEx_DisableFifoMode>
 80013da:	4603      	mov	r3, r0
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d001      	beq.n	80013e4 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80013e0:	f000 f830 	bl	8001444 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80013e4:	bf00      	nop
 80013e6:	bd80      	pop	{r7, pc}
 80013e8:	20000b80 	.word	0x20000b80
 80013ec:	40013800 	.word	0x40013800

080013f0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80013f0:	b480      	push	{r7}
 80013f2:	b083      	sub	sp, #12
 80013f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013f6:	4b12      	ldr	r3, [pc, #72]	@ (8001440 <MX_GPIO_Init+0x50>)
 80013f8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80013fc:	4a10      	ldr	r2, [pc, #64]	@ (8001440 <MX_GPIO_Init+0x50>)
 80013fe:	f043 0301 	orr.w	r3, r3, #1
 8001402:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001406:	4b0e      	ldr	r3, [pc, #56]	@ (8001440 <MX_GPIO_Init+0x50>)
 8001408:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800140c:	f003 0301 	and.w	r3, r3, #1
 8001410:	607b      	str	r3, [r7, #4]
 8001412:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001414:	4b0a      	ldr	r3, [pc, #40]	@ (8001440 <MX_GPIO_Init+0x50>)
 8001416:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800141a:	4a09      	ldr	r2, [pc, #36]	@ (8001440 <MX_GPIO_Init+0x50>)
 800141c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001420:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001424:	4b06      	ldr	r3, [pc, #24]	@ (8001440 <MX_GPIO_Init+0x50>)
 8001426:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800142a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800142e:	603b      	str	r3, [r7, #0]
 8001430:	683b      	ldr	r3, [r7, #0]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001432:	bf00      	nop
 8001434:	370c      	adds	r7, #12
 8001436:	46bd      	mov	sp, r7
 8001438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143c:	4770      	bx	lr
 800143e:	bf00      	nop
 8001440:	44020c00 	.word	0x44020c00

08001444 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001444:	b480      	push	{r7}
 8001446:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001448:	b672      	cpsid	i
}
 800144a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800144c:	bf00      	nop
 800144e:	e7fd      	b.n	800144c <Error_Handler+0x8>

08001450 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001450:	b480      	push	{r7}
 8001452:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001454:	bf00      	nop
 8001456:	46bd      	mov	sp, r7
 8001458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145c:	4770      	bx	lr
	...

08001460 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b0cc      	sub	sp, #304	@ 0x130
 8001464:	af00      	add	r7, sp, #0
 8001466:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800146a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800146e:	6018      	str	r0, [r3, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001470:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8001474:	2200      	movs	r2, #0
 8001476:	601a      	str	r2, [r3, #0]
 8001478:	605a      	str	r2, [r3, #4]
 800147a:	609a      	str	r2, [r3, #8]
 800147c:	60da      	str	r2, [r3, #12]
 800147e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001480:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001484:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001488:	4618      	mov	r0, r3
 800148a:	f44f 7384 	mov.w	r3, #264	@ 0x108
 800148e:	461a      	mov	r2, r3
 8001490:	2100      	movs	r1, #0
 8001492:	f00d ff93 	bl	800f3bc <memset>
  if(hadc->Instance==ADC1)
 8001496:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800149a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	4a30      	ldr	r2, [pc, #192]	@ (8001564 <HAL_ADC_MspInit+0x104>)
 80014a4:	4293      	cmp	r3, r2
 80014a6:	d157      	bne.n	8001558 <HAL_ADC_MspInit+0xf8>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADCDAC;
 80014a8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80014ac:	f5a3 7190 	sub.w	r1, r3, #288	@ 0x120
 80014b0:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80014b4:	f04f 0300 	mov.w	r3, #0
 80014b8:	e9c1 2300 	strd	r2, r3, [r1]
    PeriphClkInitStruct.AdcDacClockSelection = RCC_ADCDACCLKSOURCE_HCLK;
 80014bc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80014c0:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80014c4:	2200      	movs	r2, #0
 80014c6:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80014ca:	f107 0310 	add.w	r3, r7, #16
 80014ce:	4618      	mov	r0, r3
 80014d0:	f002 ff66 	bl	80043a0 <HAL_RCCEx_PeriphCLKConfig>
 80014d4:	4603      	mov	r3, r0
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d001      	beq.n	80014de <HAL_ADC_MspInit+0x7e>
    {
      Error_Handler();
 80014da:	f7ff ffb3 	bl	8001444 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80014de:	4b22      	ldr	r3, [pc, #136]	@ (8001568 <HAL_ADC_MspInit+0x108>)
 80014e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80014e4:	4a20      	ldr	r2, [pc, #128]	@ (8001568 <HAL_ADC_MspInit+0x108>)
 80014e6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80014ea:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80014ee:	4b1e      	ldr	r3, [pc, #120]	@ (8001568 <HAL_ADC_MspInit+0x108>)
 80014f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80014f4:	f403 6280 	and.w	r2, r3, #1024	@ 0x400
 80014f8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80014fc:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8001500:	601a      	str	r2, [r3, #0]
 8001502:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001506:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 800150a:	681b      	ldr	r3, [r3, #0]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800150c:	4b16      	ldr	r3, [pc, #88]	@ (8001568 <HAL_ADC_MspInit+0x108>)
 800150e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001512:	4a15      	ldr	r2, [pc, #84]	@ (8001568 <HAL_ADC_MspInit+0x108>)
 8001514:	f043 0301 	orr.w	r3, r3, #1
 8001518:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800151c:	4b12      	ldr	r3, [pc, #72]	@ (8001568 <HAL_ADC_MspInit+0x108>)
 800151e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001522:	f003 0201 	and.w	r2, r3, #1
 8001526:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800152a:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800152e:	601a      	str	r2, [r3, #0]
 8001530:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001534:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001538:	681b      	ldr	r3, [r3, #0]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_INP0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800153a:	2301      	movs	r3, #1
 800153c:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001540:	2303      	movs	r3, #3
 8001542:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001546:	2300      	movs	r3, #0
 8001548:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800154c:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8001550:	4619      	mov	r1, r3
 8001552:	4806      	ldr	r0, [pc, #24]	@ (800156c <HAL_ADC_MspInit+0x10c>)
 8001554:	f001 fe1c 	bl	8003190 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001558:	bf00      	nop
 800155a:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800155e:	46bd      	mov	sp, r7
 8001560:	bd80      	pop	{r7, pc}
 8001562:	bf00      	nop
 8001564:	42028000 	.word	0x42028000
 8001568:	44020c00 	.word	0x44020c00
 800156c:	42020000 	.word	0x42020000

08001570 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	b0cc      	sub	sp, #304	@ 0x130
 8001574:	af00      	add	r7, sp, #0
 8001576:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800157a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800157e:	6018      	str	r0, [r3, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001580:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8001584:	2200      	movs	r2, #0
 8001586:	601a      	str	r2, [r3, #0]
 8001588:	605a      	str	r2, [r3, #4]
 800158a:	609a      	str	r2, [r3, #8]
 800158c:	60da      	str	r2, [r3, #12]
 800158e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001590:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001594:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001598:	4618      	mov	r0, r3
 800159a:	f44f 7384 	mov.w	r3, #264	@ 0x108
 800159e:	461a      	mov	r2, r3
 80015a0:	2100      	movs	r1, #0
 80015a2:	f00d ff0b 	bl	800f3bc <memset>
  if(huart->Instance==USART1)
 80015a6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80015aa:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	4a33      	ldr	r2, [pc, #204]	@ (8001680 <HAL_UART_MspInit+0x110>)
 80015b4:	4293      	cmp	r3, r2
 80015b6:	d15d      	bne.n	8001674 <HAL_UART_MspInit+0x104>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80015b8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80015bc:	f5a3 7190 	sub.w	r1, r3, #288	@ 0x120
 80015c0:	f04f 0201 	mov.w	r2, #1
 80015c4:	f04f 0300 	mov.w	r3, #0
 80015c8:	e9c1 2300 	strd	r2, r3, [r1]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80015cc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80015d0:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80015d4:	2200      	movs	r2, #0
 80015d6:	65da      	str	r2, [r3, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80015d8:	f107 0310 	add.w	r3, r7, #16
 80015dc:	4618      	mov	r0, r3
 80015de:	f002 fedf 	bl	80043a0 <HAL_RCCEx_PeriphCLKConfig>
 80015e2:	4603      	mov	r3, r0
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d001      	beq.n	80015ec <HAL_UART_MspInit+0x7c>
    {
      Error_Handler();
 80015e8:	f7ff ff2c 	bl	8001444 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80015ec:	4b25      	ldr	r3, [pc, #148]	@ (8001684 <HAL_UART_MspInit+0x114>)
 80015ee:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80015f2:	4a24      	ldr	r2, [pc, #144]	@ (8001684 <HAL_UART_MspInit+0x114>)
 80015f4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80015f8:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 80015fc:	4b21      	ldr	r3, [pc, #132]	@ (8001684 <HAL_UART_MspInit+0x114>)
 80015fe:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8001602:	f403 4280 	and.w	r2, r3, #16384	@ 0x4000
 8001606:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800160a:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 800160e:	601a      	str	r2, [r3, #0]
 8001610:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001614:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8001618:	681b      	ldr	r3, [r3, #0]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800161a:	4b1a      	ldr	r3, [pc, #104]	@ (8001684 <HAL_UART_MspInit+0x114>)
 800161c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001620:	4a18      	ldr	r2, [pc, #96]	@ (8001684 <HAL_UART_MspInit+0x114>)
 8001622:	f043 0301 	orr.w	r3, r3, #1
 8001626:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800162a:	4b16      	ldr	r3, [pc, #88]	@ (8001684 <HAL_UART_MspInit+0x114>)
 800162c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001630:	f003 0201 	and.w	r2, r3, #1
 8001634:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001638:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800163c:	601a      	str	r2, [r3, #0]
 800163e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001642:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001646:	681b      	ldr	r3, [r3, #0]
    /**USART1 GPIO Configuration
    PA10     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_9;
 8001648:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800164c:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001650:	2302      	movs	r3, #2
 8001652:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001656:	2300      	movs	r3, #0
 8001658:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800165c:	2300      	movs	r3, #0
 800165e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001662:	2307      	movs	r3, #7
 8001664:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001668:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 800166c:	4619      	mov	r1, r3
 800166e:	4806      	ldr	r0, [pc, #24]	@ (8001688 <HAL_UART_MspInit+0x118>)
 8001670:	f001 fd8e 	bl	8003190 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8001674:	bf00      	nop
 8001676:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800167a:	46bd      	mov	sp, r7
 800167c:	bd80      	pop	{r7, pc}
 800167e:	bf00      	nop
 8001680:	40013800 	.word	0x40013800
 8001684:	44020c00 	.word	0x44020c00
 8001688:	42020000 	.word	0x42020000

0800168c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800168c:	b480      	push	{r7}
 800168e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001690:	bf00      	nop
 8001692:	e7fd      	b.n	8001690 <NMI_Handler+0x4>

08001694 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001694:	b480      	push	{r7}
 8001696:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001698:	bf00      	nop
 800169a:	e7fd      	b.n	8001698 <HardFault_Handler+0x4>

0800169c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800169c:	b480      	push	{r7}
 800169e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80016a0:	bf00      	nop
 80016a2:	e7fd      	b.n	80016a0 <MemManage_Handler+0x4>

080016a4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80016a4:	b480      	push	{r7}
 80016a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80016a8:	bf00      	nop
 80016aa:	e7fd      	b.n	80016a8 <BusFault_Handler+0x4>

080016ac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80016ac:	b480      	push	{r7}
 80016ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80016b0:	bf00      	nop
 80016b2:	e7fd      	b.n	80016b0 <UsageFault_Handler+0x4>

080016b4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80016b4:	b480      	push	{r7}
 80016b6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80016b8:	bf00      	nop
 80016ba:	46bd      	mov	sp, r7
 80016bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c0:	4770      	bx	lr

080016c2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80016c2:	b480      	push	{r7}
 80016c4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80016c6:	bf00      	nop
 80016c8:	46bd      	mov	sp, r7
 80016ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ce:	4770      	bx	lr

080016d0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80016d0:	b480      	push	{r7}
 80016d2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80016d4:	bf00      	nop
 80016d6:	46bd      	mov	sp, r7
 80016d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016dc:	4770      	bx	lr

080016de <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80016de:	b580      	push	{r7, lr}
 80016e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80016e2:	f000 f9d5 	bl	8001a90 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80016e6:	bf00      	nop
 80016e8:	bd80      	pop	{r7, pc}

080016ea <_close>:
#include <errno.h>
#include <unistd.h>

/* Required by libc */
int _close(int file)
{
 80016ea:	b480      	push	{r7}
 80016ec:	b083      	sub	sp, #12
 80016ee:	af00      	add	r7, sp, #0
 80016f0:	6078      	str	r0, [r7, #4]
    (void)file;
    return -1;
 80016f2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80016f6:	4618      	mov	r0, r3
 80016f8:	370c      	adds	r7, #12
 80016fa:	46bd      	mov	sp, r7
 80016fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001700:	4770      	bx	lr

08001702 <_fstat>:

int _fstat(int file, struct stat *st)
{
 8001702:	b480      	push	{r7}
 8001704:	b083      	sub	sp, #12
 8001706:	af00      	add	r7, sp, #0
 8001708:	6078      	str	r0, [r7, #4]
 800170a:	6039      	str	r1, [r7, #0]
    (void)file;
    st->st_mode = S_IFCHR;
 800170c:	683b      	ldr	r3, [r7, #0]
 800170e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001712:	605a      	str	r2, [r3, #4]
    return 0;
 8001714:	2300      	movs	r3, #0
}
 8001716:	4618      	mov	r0, r3
 8001718:	370c      	adds	r7, #12
 800171a:	46bd      	mov	sp, r7
 800171c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001720:	4770      	bx	lr

08001722 <_isatty>:

int _isatty(int file)
{
 8001722:	b480      	push	{r7}
 8001724:	b083      	sub	sp, #12
 8001726:	af00      	add	r7, sp, #0
 8001728:	6078      	str	r0, [r7, #4]
    (void)file;
    return 1;
 800172a:	2301      	movs	r3, #1
}
 800172c:	4618      	mov	r0, r3
 800172e:	370c      	adds	r7, #12
 8001730:	46bd      	mov	sp, r7
 8001732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001736:	4770      	bx	lr

08001738 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001738:	b480      	push	{r7}
 800173a:	b085      	sub	sp, #20
 800173c:	af00      	add	r7, sp, #0
 800173e:	60f8      	str	r0, [r7, #12]
 8001740:	60b9      	str	r1, [r7, #8]
 8001742:	607a      	str	r2, [r7, #4]
    (void)file;
    (void)ptr;
    (void)dir;
    return 0;
 8001744:	2300      	movs	r3, #0
}
 8001746:	4618      	mov	r0, r3
 8001748:	3714      	adds	r7, #20
 800174a:	46bd      	mov	sp, r7
 800174c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001750:	4770      	bx	lr

08001752 <_read>:

int _read(int file, char *ptr, int len)
{
 8001752:	b480      	push	{r7}
 8001754:	b085      	sub	sp, #20
 8001756:	af00      	add	r7, sp, #0
 8001758:	60f8      	str	r0, [r7, #12]
 800175a:	60b9      	str	r1, [r7, #8]
 800175c:	607a      	str	r2, [r7, #4]
    (void)file;
    (void)ptr;
    (void)len;
    return 0;
 800175e:	2300      	movs	r3, #0
}
 8001760:	4618      	mov	r0, r3
 8001762:	3714      	adds	r7, #20
 8001764:	46bd      	mov	sp, r7
 8001766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176a:	4770      	bx	lr

0800176c <_kill>:

int _kill(int pid, int sig)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	b082      	sub	sp, #8
 8001770:	af00      	add	r7, sp, #0
 8001772:	6078      	str	r0, [r7, #4]
 8001774:	6039      	str	r1, [r7, #0]
    (void)pid;
    (void)sig;
    errno = EINVAL;
 8001776:	f00d fe83 	bl	800f480 <__errno>
 800177a:	4603      	mov	r3, r0
 800177c:	2216      	movs	r2, #22
 800177e:	601a      	str	r2, [r3, #0]
    return -1;
 8001780:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001784:	4618      	mov	r0, r3
 8001786:	3708      	adds	r7, #8
 8001788:	46bd      	mov	sp, r7
 800178a:	bd80      	pop	{r7, pc}

0800178c <_getpid>:

int _getpid(void)
{
 800178c:	b480      	push	{r7}
 800178e:	af00      	add	r7, sp, #0
    return 1;
 8001790:	2301      	movs	r3, #1
}
 8001792:	4618      	mov	r0, r3
 8001794:	46bd      	mov	sp, r7
 8001796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800179a:	4770      	bx	lr

0800179c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	b086      	sub	sp, #24
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80017a4:	4a14      	ldr	r2, [pc, #80]	@ (80017f8 <_sbrk+0x5c>)
 80017a6:	4b15      	ldr	r3, [pc, #84]	@ (80017fc <_sbrk+0x60>)
 80017a8:	1ad3      	subs	r3, r2, r3
 80017aa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80017ac:	697b      	ldr	r3, [r7, #20]
 80017ae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80017b0:	4b13      	ldr	r3, [pc, #76]	@ (8001800 <_sbrk+0x64>)
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d102      	bne.n	80017be <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80017b8:	4b11      	ldr	r3, [pc, #68]	@ (8001800 <_sbrk+0x64>)
 80017ba:	4a12      	ldr	r2, [pc, #72]	@ (8001804 <_sbrk+0x68>)
 80017bc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80017be:	4b10      	ldr	r3, [pc, #64]	@ (8001800 <_sbrk+0x64>)
 80017c0:	681a      	ldr	r2, [r3, #0]
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	4413      	add	r3, r2
 80017c6:	693a      	ldr	r2, [r7, #16]
 80017c8:	429a      	cmp	r2, r3
 80017ca:	d207      	bcs.n	80017dc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80017cc:	f00d fe58 	bl	800f480 <__errno>
 80017d0:	4603      	mov	r3, r0
 80017d2:	220c      	movs	r2, #12
 80017d4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80017d6:	f04f 33ff 	mov.w	r3, #4294967295
 80017da:	e009      	b.n	80017f0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80017dc:	4b08      	ldr	r3, [pc, #32]	@ (8001800 <_sbrk+0x64>)
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80017e2:	4b07      	ldr	r3, [pc, #28]	@ (8001800 <_sbrk+0x64>)
 80017e4:	681a      	ldr	r2, [r3, #0]
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	4413      	add	r3, r2
 80017ea:	4a05      	ldr	r2, [pc, #20]	@ (8001800 <_sbrk+0x64>)
 80017ec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80017ee:	68fb      	ldr	r3, [r7, #12]
}
 80017f0:	4618      	mov	r0, r3
 80017f2:	3718      	adds	r7, #24
 80017f4:	46bd      	mov	sp, r7
 80017f6:	bd80      	pop	{r7, pc}
 80017f8:	200a0000 	.word	0x200a0000
 80017fc:	00000800 	.word	0x00000800
 8001800:	20001614 	.word	0x20001614
 8001804:	20001830 	.word	0x20001830

08001808 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001808:	b480      	push	{r7}
 800180a:	b083      	sub	sp, #12
 800180c:	af00      	add	r7, sp, #0
  uint32_t reg_opsr;

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800180e:	4b35      	ldr	r3, [pc, #212]	@ (80018e4 <SystemInit+0xdc>)
 8001810:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001814:	4a33      	ldr	r2, [pc, #204]	@ (80018e4 <SystemInit+0xdc>)
 8001816:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800181a:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR = RCC_CR_HSION;
 800181e:	4b32      	ldr	r3, [pc, #200]	@ (80018e8 <SystemInit+0xe0>)
 8001820:	2201      	movs	r2, #1
 8001822:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 8001824:	4b30      	ldr	r3, [pc, #192]	@ (80018e8 <SystemInit+0xe0>)
 8001826:	2200      	movs	r2, #0
 8001828:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 800182a:	4b2f      	ldr	r3, [pc, #188]	@ (80018e8 <SystemInit+0xe0>)
 800182c:	2200      	movs	r2, #0
 800182e:	621a      	str	r2, [r3, #32]

  /* Reset HSEON, HSECSSON, HSEBYP, HSEEXT, HSIDIV, HSIKERON, CSION, CSIKERON, HSI48 and PLLxON bits */
#if defined(RCC_CR_PLL3ON)
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
 8001830:	4b2d      	ldr	r3, [pc, #180]	@ (80018e8 <SystemInit+0xe0>)
 8001832:	681a      	ldr	r2, [r3, #0]
 8001834:	492c      	ldr	r1, [pc, #176]	@ (80018e8 <SystemInit+0xe0>)
 8001836:	4b2d      	ldr	r3, [pc, #180]	@ (80018ec <SystemInit+0xe4>)
 8001838:	4013      	ands	r3, r2
 800183a:	600b      	str	r3, [r1, #0]
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON);
#endif

  /* Reset PLLxCFGR register */
  RCC->PLL1CFGR = 0U;
 800183c:	4b2a      	ldr	r3, [pc, #168]	@ (80018e8 <SystemInit+0xe0>)
 800183e:	2200      	movs	r2, #0
 8001840:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC->PLL2CFGR = 0U;
 8001842:	4b29      	ldr	r3, [pc, #164]	@ (80018e8 <SystemInit+0xe0>)
 8001844:	2200      	movs	r2, #0
 8001846:	62da      	str	r2, [r3, #44]	@ 0x2c
#if defined(RCC_CR_PLL3ON)
  RCC->PLL3CFGR = 0U;
 8001848:	4b27      	ldr	r3, [pc, #156]	@ (80018e8 <SystemInit+0xe0>)
 800184a:	2200      	movs	r2, #0
 800184c:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* RCC_CR_PLL3ON */

  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280U;
 800184e:	4b26      	ldr	r3, [pc, #152]	@ (80018e8 <SystemInit+0xe0>)
 8001850:	4a27      	ldr	r2, [pc, #156]	@ (80018f0 <SystemInit+0xe8>)
 8001852:	635a      	str	r2, [r3, #52]	@ 0x34
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000U;
 8001854:	4b24      	ldr	r3, [pc, #144]	@ (80018e8 <SystemInit+0xe0>)
 8001856:	2200      	movs	r2, #0
 8001858:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280U;
 800185a:	4b23      	ldr	r3, [pc, #140]	@ (80018e8 <SystemInit+0xe0>)
 800185c:	4a24      	ldr	r2, [pc, #144]	@ (80018f0 <SystemInit+0xe8>)
 800185e:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL2FRACR register */
  RCC->PLL2FRACR = 0x00000000U;
 8001860:	4b21      	ldr	r3, [pc, #132]	@ (80018e8 <SystemInit+0xe0>)
 8001862:	2200      	movs	r2, #0
 8001864:	641a      	str	r2, [r3, #64]	@ 0x40
#if defined(RCC_CR_PLL3ON)
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280U;
 8001866:	4b20      	ldr	r3, [pc, #128]	@ (80018e8 <SystemInit+0xe0>)
 8001868:	4a21      	ldr	r2, [pc, #132]	@ (80018f0 <SystemInit+0xe8>)
 800186a:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000U;
 800186c:	4b1e      	ldr	r3, [pc, #120]	@ (80018e8 <SystemInit+0xe0>)
 800186e:	2200      	movs	r2, #0
 8001870:	649a      	str	r2, [r3, #72]	@ 0x48
#endif /* RCC_CR_PLL3ON */

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 8001872:	4b1d      	ldr	r3, [pc, #116]	@ (80018e8 <SystemInit+0xe0>)
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	4a1c      	ldr	r2, [pc, #112]	@ (80018e8 <SystemInit+0xe0>)
 8001878:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800187c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 800187e:	4b1a      	ldr	r3, [pc, #104]	@ (80018e8 <SystemInit+0xe0>)
 8001880:	2200      	movs	r2, #0
 8001882:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001884:	4b17      	ldr	r3, [pc, #92]	@ (80018e4 <SystemInit+0xdc>)
 8001886:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800188a:	609a      	str	r2, [r3, #8]
  #endif /* VECT_TAB_SRAM */

  /* Check OPSR register to verify if there is an ongoing swap or option bytes update interrupted by a reset */
  reg_opsr = FLASH->OPSR & FLASH_OPSR_CODE_OP;
 800188c:	4b19      	ldr	r3, [pc, #100]	@ (80018f4 <SystemInit+0xec>)
 800188e:	699b      	ldr	r3, [r3, #24]
 8001890:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
 8001894:	607b      	str	r3, [r7, #4]
  if ((reg_opsr == FLASH_OPSR_CODE_OP) || (reg_opsr == (FLASH_OPSR_CODE_OP_2 | FLASH_OPSR_CODE_OP_1)))
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
 800189c:	d003      	beq.n	80018a6 <SystemInit+0x9e>
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 80018a4:	d117      	bne.n	80018d6 <SystemInit+0xce>
  {
    /* Check FLASH Option Control Register access */
    if ((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != 0U)
 80018a6:	4b13      	ldr	r3, [pc, #76]	@ (80018f4 <SystemInit+0xec>)
 80018a8:	69db      	ldr	r3, [r3, #28]
 80018aa:	f003 0301 	and.w	r3, r3, #1
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d005      	beq.n	80018be <SystemInit+0xb6>
    {
      /* Authorizes the Option Byte registers programming */
      FLASH->OPTKEYR = 0x08192A3BU;
 80018b2:	4b10      	ldr	r3, [pc, #64]	@ (80018f4 <SystemInit+0xec>)
 80018b4:	4a10      	ldr	r2, [pc, #64]	@ (80018f8 <SystemInit+0xf0>)
 80018b6:	60da      	str	r2, [r3, #12]
      FLASH->OPTKEYR = 0x4C5D6E7FU;
 80018b8:	4b0e      	ldr	r3, [pc, #56]	@ (80018f4 <SystemInit+0xec>)
 80018ba:	4a10      	ldr	r2, [pc, #64]	@ (80018fc <SystemInit+0xf4>)
 80018bc:	60da      	str	r2, [r3, #12]
    }
    /* Launch the option bytes change operation */
    FLASH->OPTCR |= FLASH_OPTCR_OPTSTART;
 80018be:	4b0d      	ldr	r3, [pc, #52]	@ (80018f4 <SystemInit+0xec>)
 80018c0:	69db      	ldr	r3, [r3, #28]
 80018c2:	4a0c      	ldr	r2, [pc, #48]	@ (80018f4 <SystemInit+0xec>)
 80018c4:	f043 0302 	orr.w	r3, r3, #2
 80018c8:	61d3      	str	r3, [r2, #28]

    /* Lock the FLASH Option Control Register access */
    FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 80018ca:	4b0a      	ldr	r3, [pc, #40]	@ (80018f4 <SystemInit+0xec>)
 80018cc:	69db      	ldr	r3, [r3, #28]
 80018ce:	4a09      	ldr	r2, [pc, #36]	@ (80018f4 <SystemInit+0xec>)
 80018d0:	f043 0301 	orr.w	r3, r3, #1
 80018d4:	61d3      	str	r3, [r2, #28]
  }
}
 80018d6:	bf00      	nop
 80018d8:	370c      	adds	r7, #12
 80018da:	46bd      	mov	sp, r7
 80018dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e0:	4770      	bx	lr
 80018e2:	bf00      	nop
 80018e4:	e000ed00 	.word	0xe000ed00
 80018e8:	44020c00 	.word	0x44020c00
 80018ec:	eae2eae3 	.word	0xeae2eae3
 80018f0:	01010280 	.word	0x01010280
 80018f4:	40022000 	.word	0x40022000
 80018f8:	08192a3b 	.word	0x08192a3b
 80018fc:	4c5d6e7f 	.word	0x4c5d6e7f

08001900 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001900:	480d      	ldr	r0, [pc, #52]	@ (8001938 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001902:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001904:	f7ff ff80 	bl	8001808 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001908:	480c      	ldr	r0, [pc, #48]	@ (800193c <LoopForever+0x6>)
  ldr r1, =_edata
 800190a:	490d      	ldr	r1, [pc, #52]	@ (8001940 <LoopForever+0xa>)
  ldr r2, =_sidata
 800190c:	4a0d      	ldr	r2, [pc, #52]	@ (8001944 <LoopForever+0xe>)
  movs r3, #0
 800190e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001910:	e002      	b.n	8001918 <LoopCopyDataInit>

08001912 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001912:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001914:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001916:	3304      	adds	r3, #4

08001918 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001918:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800191a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800191c:	d3f9      	bcc.n	8001912 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800191e:	4a0a      	ldr	r2, [pc, #40]	@ (8001948 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001920:	4c0a      	ldr	r4, [pc, #40]	@ (800194c <LoopForever+0x16>)
  movs r3, #0
 8001922:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001924:	e001      	b.n	800192a <LoopFillZerobss>

08001926 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001926:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001928:	3204      	adds	r2, #4

0800192a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800192a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800192c:	d3fb      	bcc.n	8001926 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800192e:	f00d fdad 	bl	800f48c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001932:	f7ff fb71 	bl	8001018 <main>

08001936 <LoopForever>:

LoopForever:
    b LoopForever
 8001936:	e7fe      	b.n	8001936 <LoopForever>
  ldr   r0, =_estack
 8001938:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 800193c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001940:	20000afc 	.word	0x20000afc
  ldr r2, =_sidata
 8001944:	080118ec 	.word	0x080118ec
  ldr r2, =_sbss
 8001948:	20000afc 	.word	0x20000afc
  ldr r4, =_ebss
 800194c:	20001830 	.word	0x20001830

08001950 <ADC1_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001950:	e7fe      	b.n	8001950 <ADC1_IRQHandler>
	...

08001954 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001958:	2003      	movs	r0, #3
 800195a:	f001 fb44 	bl	8002fe6 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 800195e:	f002 fb95 	bl	800408c <HAL_RCC_GetSysClockFreq>
 8001962:	4602      	mov	r2, r0
 8001964:	4b0c      	ldr	r3, [pc, #48]	@ (8001998 <HAL_Init+0x44>)
 8001966:	6a1b      	ldr	r3, [r3, #32]
 8001968:	f003 030f 	and.w	r3, r3, #15
 800196c:	490b      	ldr	r1, [pc, #44]	@ (800199c <HAL_Init+0x48>)
 800196e:	5ccb      	ldrb	r3, [r1, r3]
 8001970:	fa22 f303 	lsr.w	r3, r2, r3
 8001974:	4a0a      	ldr	r2, [pc, #40]	@ (80019a0 <HAL_Init+0x4c>)
 8001976:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8001978:	2004      	movs	r0, #4
 800197a:	f001 fb7b 	bl	8003074 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800197e:	200f      	movs	r0, #15
 8001980:	f000 f810 	bl	80019a4 <HAL_InitTick>
 8001984:	4603      	mov	r3, r0
 8001986:	2b00      	cmp	r3, #0
 8001988:	d001      	beq.n	800198e <HAL_Init+0x3a>
  {
    return HAL_ERROR;
 800198a:	2301      	movs	r3, #1
 800198c:	e002      	b.n	8001994 <HAL_Init+0x40>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800198e:	f7ff fd5f 	bl	8001450 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001992:	2300      	movs	r3, #0
}
 8001994:	4618      	mov	r0, r3
 8001996:	bd80      	pop	{r7, pc}
 8001998:	44020c00 	.word	0x44020c00
 800199c:	08011040 	.word	0x08011040
 80019a0:	20000000 	.word	0x20000000

080019a4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b084      	sub	sp, #16
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 80019ac:	2300      	movs	r3, #0
 80019ae:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 80019b0:	4b33      	ldr	r3, [pc, #204]	@ (8001a80 <HAL_InitTick+0xdc>)
 80019b2:	781b      	ldrb	r3, [r3, #0]
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d101      	bne.n	80019bc <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 80019b8:	2301      	movs	r3, #1
 80019ba:	e05c      	b.n	8001a76 <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 80019bc:	4b31      	ldr	r3, [pc, #196]	@ (8001a84 <HAL_InitTick+0xe0>)
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	f003 0304 	and.w	r3, r3, #4
 80019c4:	2b04      	cmp	r3, #4
 80019c6:	d10c      	bne.n	80019e2 <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 80019c8:	4b2f      	ldr	r3, [pc, #188]	@ (8001a88 <HAL_InitTick+0xe4>)
 80019ca:	681a      	ldr	r2, [r3, #0]
 80019cc:	4b2c      	ldr	r3, [pc, #176]	@ (8001a80 <HAL_InitTick+0xdc>)
 80019ce:	781b      	ldrb	r3, [r3, #0]
 80019d0:	4619      	mov	r1, r3
 80019d2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80019d6:	fbb3 f3f1 	udiv	r3, r3, r1
 80019da:	fbb2 f3f3 	udiv	r3, r2, r3
 80019de:	60fb      	str	r3, [r7, #12]
 80019e0:	e037      	b.n	8001a52 <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 80019e2:	f001 fb9f 	bl	8003124 <HAL_SYSTICK_GetCLKSourceConfig>
 80019e6:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 80019e8:	68bb      	ldr	r3, [r7, #8]
 80019ea:	2b02      	cmp	r3, #2
 80019ec:	d023      	beq.n	8001a36 <HAL_InitTick+0x92>
 80019ee:	68bb      	ldr	r3, [r7, #8]
 80019f0:	2b02      	cmp	r3, #2
 80019f2:	d82d      	bhi.n	8001a50 <HAL_InitTick+0xac>
 80019f4:	68bb      	ldr	r3, [r7, #8]
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d003      	beq.n	8001a02 <HAL_InitTick+0x5e>
 80019fa:	68bb      	ldr	r3, [r7, #8]
 80019fc:	2b01      	cmp	r3, #1
 80019fe:	d00d      	beq.n	8001a1c <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 8001a00:	e026      	b.n	8001a50 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 8001a02:	4b21      	ldr	r3, [pc, #132]	@ (8001a88 <HAL_InitTick+0xe4>)
 8001a04:	681a      	ldr	r2, [r3, #0]
 8001a06:	4b1e      	ldr	r3, [pc, #120]	@ (8001a80 <HAL_InitTick+0xdc>)
 8001a08:	781b      	ldrb	r3, [r3, #0]
 8001a0a:	4619      	mov	r1, r3
 8001a0c:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8001a10:	fbb3 f3f1 	udiv	r3, r3, r1
 8001a14:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a18:	60fb      	str	r3, [r7, #12]
        break;
 8001a1a:	e01a      	b.n	8001a52 <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8001a1c:	4b18      	ldr	r3, [pc, #96]	@ (8001a80 <HAL_InitTick+0xdc>)
 8001a1e:	781b      	ldrb	r3, [r3, #0]
 8001a20:	461a      	mov	r2, r3
 8001a22:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001a26:	fbb3 f3f2 	udiv	r3, r3, r2
 8001a2a:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 8001a2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a32:	60fb      	str	r3, [r7, #12]
        break;
 8001a34:	e00d      	b.n	8001a52 <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8001a36:	4b12      	ldr	r3, [pc, #72]	@ (8001a80 <HAL_InitTick+0xdc>)
 8001a38:	781b      	ldrb	r3, [r3, #0]
 8001a3a:	461a      	mov	r2, r3
 8001a3c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001a40:	fbb3 f3f2 	udiv	r3, r3, r2
 8001a44:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001a48:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a4c:	60fb      	str	r3, [r7, #12]
        break;
 8001a4e:	e000      	b.n	8001a52 <HAL_InitTick+0xae>
        break;
 8001a50:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 8001a52:	68f8      	ldr	r0, [r7, #12]
 8001a54:	f001 faec 	bl	8003030 <HAL_SYSTICK_Config>
 8001a58:	4603      	mov	r3, r0
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d001      	beq.n	8001a62 <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 8001a5e:	2301      	movs	r3, #1
 8001a60:	e009      	b.n	8001a76 <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a62:	2200      	movs	r2, #0
 8001a64:	6879      	ldr	r1, [r7, #4]
 8001a66:	f04f 30ff 	mov.w	r0, #4294967295
 8001a6a:	f001 fac7 	bl	8002ffc <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 8001a6e:	4a07      	ldr	r2, [pc, #28]	@ (8001a8c <HAL_InitTick+0xe8>)
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8001a74:	2300      	movs	r3, #0
}
 8001a76:	4618      	mov	r0, r3
 8001a78:	3710      	adds	r7, #16
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	bd80      	pop	{r7, pc}
 8001a7e:	bf00      	nop
 8001a80:	20000008 	.word	0x20000008
 8001a84:	e000e010 	.word	0xe000e010
 8001a88:	20000000 	.word	0x20000000
 8001a8c:	20000004 	.word	0x20000004

08001a90 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a90:	b480      	push	{r7}
 8001a92:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001a94:	4b06      	ldr	r3, [pc, #24]	@ (8001ab0 <HAL_IncTick+0x20>)
 8001a96:	781b      	ldrb	r3, [r3, #0]
 8001a98:	461a      	mov	r2, r3
 8001a9a:	4b06      	ldr	r3, [pc, #24]	@ (8001ab4 <HAL_IncTick+0x24>)
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	4413      	add	r3, r2
 8001aa0:	4a04      	ldr	r2, [pc, #16]	@ (8001ab4 <HAL_IncTick+0x24>)
 8001aa2:	6013      	str	r3, [r2, #0]
}
 8001aa4:	bf00      	nop
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aac:	4770      	bx	lr
 8001aae:	bf00      	nop
 8001ab0:	20000008 	.word	0x20000008
 8001ab4:	20001618 	.word	0x20001618

08001ab8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ab8:	b480      	push	{r7}
 8001aba:	af00      	add	r7, sp, #0
  return uwTick;
 8001abc:	4b03      	ldr	r3, [pc, #12]	@ (8001acc <HAL_GetTick+0x14>)
 8001abe:	681b      	ldr	r3, [r3, #0]
}
 8001ac0:	4618      	mov	r0, r3
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac8:	4770      	bx	lr
 8001aca:	bf00      	nop
 8001acc:	20001618 	.word	0x20001618

08001ad0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b084      	sub	sp, #16
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ad8:	f7ff ffee 	bl	8001ab8 <HAL_GetTick>
 8001adc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001ae2:	68fb      	ldr	r3, [r7, #12]
 8001ae4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ae8:	d005      	beq.n	8001af6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001aea:	4b0a      	ldr	r3, [pc, #40]	@ (8001b14 <HAL_Delay+0x44>)
 8001aec:	781b      	ldrb	r3, [r3, #0]
 8001aee:	461a      	mov	r2, r3
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	4413      	add	r3, r2
 8001af4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001af6:	bf00      	nop
 8001af8:	f7ff ffde 	bl	8001ab8 <HAL_GetTick>
 8001afc:	4602      	mov	r2, r0
 8001afe:	68bb      	ldr	r3, [r7, #8]
 8001b00:	1ad3      	subs	r3, r2, r3
 8001b02:	68fa      	ldr	r2, [r7, #12]
 8001b04:	429a      	cmp	r2, r3
 8001b06:	d8f7      	bhi.n	8001af8 <HAL_Delay+0x28>
  {
  }
}
 8001b08:	bf00      	nop
 8001b0a:	bf00      	nop
 8001b0c:	3710      	adds	r7, #16
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bd80      	pop	{r7, pc}
 8001b12:	bf00      	nop
 8001b14:	20000008 	.word	0x20000008

08001b18 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001b18:	b480      	push	{r7}
 8001b1a:	b083      	sub	sp, #12
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
 8001b20:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	689b      	ldr	r3, [r3, #8]
 8001b26:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001b2a:	683b      	ldr	r3, [r7, #0]
 8001b2c:	431a      	orrs	r2, r3
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	609a      	str	r2, [r3, #8]
}
 8001b32:	bf00      	nop
 8001b34:	370c      	adds	r7, #12
 8001b36:	46bd      	mov	sp, r7
 8001b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3c:	4770      	bx	lr

08001b3e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001b3e:	b480      	push	{r7}
 8001b40:	b083      	sub	sp, #12
 8001b42:	af00      	add	r7, sp, #0
 8001b44:	6078      	str	r0, [r7, #4]
 8001b46:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	689b      	ldr	r3, [r3, #8]
 8001b4c:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001b50:	683b      	ldr	r3, [r7, #0]
 8001b52:	431a      	orrs	r2, r3
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	609a      	str	r2, [r3, #8]
}
 8001b58:	bf00      	nop
 8001b5a:	370c      	adds	r7, #12
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b62:	4770      	bx	lr

08001b64 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001b64:	b480      	push	{r7}
 8001b66:	b083      	sub	sp, #12
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	689b      	ldr	r3, [r3, #8]
 8001b70:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001b74:	4618      	mov	r0, r3
 8001b76:	370c      	adds	r7, #12
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7e:	4770      	bx	lr

08001b80 <LL_ADC_EnableChannelVDDcore>:
  * @rmtoll OR       OP0       LL_ADC_EnableChannelVDDcore
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableChannelVDDcore(ADC_TypeDef *ADCx)
{
 8001b80:	b480      	push	{r7}
 8001b82:	b083      	sub	sp, #12
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->OR, ADC_OR_OP0);
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8001b8e:	f043 0201 	orr.w	r2, r3, #1
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
}
 8001b98:	bf00      	nop
 8001b9a:	370c      	adds	r7, #12
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba2:	4770      	bx	lr

08001ba4 <LL_ADC_EnableChannel0_GPIO>:
  * @rmtoll OR       OP0       LL_ADC_EnableChannel0_GPIO
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableChannel0_GPIO(const ADC_TypeDef *ADCx)
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	b083      	sub	sp, #12
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  (void)(ADCx);
  SET_BIT(ADC1->OR, ADC_OR_OP0);
 8001bac:	4b06      	ldr	r3, [pc, #24]	@ (8001bc8 <LL_ADC_EnableChannel0_GPIO+0x24>)
 8001bae:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8001bb2:	4a05      	ldr	r2, [pc, #20]	@ (8001bc8 <LL_ADC_EnableChannel0_GPIO+0x24>)
 8001bb4:	f043 0301 	orr.w	r3, r3, #1
 8001bb8:	f8c2 30c8 	str.w	r3, [r2, #200]	@ 0xc8
}
 8001bbc:	bf00      	nop
 8001bbe:	370c      	adds	r7, #12
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc6:	4770      	bx	lr
 8001bc8:	42028000 	.word	0x42028000

08001bcc <LL_ADC_SetOffset>:
  *             Other channels are slow channels: 6.5 (sampling) + 12.5 (conversion 12b) = 19 ADC clock cycles (fADC)
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001bcc:	b480      	push	{r7}
 8001bce:	b087      	sub	sp, #28
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	60f8      	str	r0, [r7, #12]
 8001bd4:	60b9      	str	r1, [r7, #8]
 8001bd6:	607a      	str	r2, [r7, #4]
 8001bd8:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	3360      	adds	r3, #96	@ 0x60
 8001bde:	461a      	mov	r2, r3
 8001be0:	68bb      	ldr	r3, [r7, #8]
 8001be2:	009b      	lsls	r3, r3, #2
 8001be4:	4413      	add	r3, r2
 8001be6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001be8:	697b      	ldr	r3, [r7, #20]
 8001bea:	681a      	ldr	r2, [r3, #0]
 8001bec:	4b08      	ldr	r3, [pc, #32]	@ (8001c10 <LL_ADC_SetOffset+0x44>)
 8001bee:	4013      	ands	r3, r2
 8001bf0:	687a      	ldr	r2, [r7, #4]
 8001bf2:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8001bf6:	683a      	ldr	r2, [r7, #0]
 8001bf8:	430a      	orrs	r2, r1
 8001bfa:	4313      	orrs	r3, r2
 8001bfc:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001c00:	697b      	ldr	r3, [r7, #20]
 8001c02:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001c04:	bf00      	nop
 8001c06:	371c      	adds	r7, #28
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0e:	4770      	bx	lr
 8001c10:	03fff000 	.word	0x03fff000

08001c14 <LL_ADC_GetOffsetChannel>:
  *         (4) For ADC channel read back from ADC register,
  *             comparison with internal channel parameter to be done
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001c14:	b480      	push	{r7}
 8001c16:	b085      	sub	sp, #20
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]
 8001c1c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	3360      	adds	r3, #96	@ 0x60
 8001c22:	461a      	mov	r2, r3
 8001c24:	683b      	ldr	r3, [r7, #0]
 8001c26:	009b      	lsls	r3, r3, #2
 8001c28:	4413      	add	r3, r2
 8001c2a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8001c34:	4618      	mov	r0, r3
 8001c36:	3714      	adds	r7, #20
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3e:	4770      	bx	lr

08001c40 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001c40:	b480      	push	{r7}
 8001c42:	b087      	sub	sp, #28
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	60f8      	str	r0, [r7, #12]
 8001c48:	60b9      	str	r1, [r7, #8]
 8001c4a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	3360      	adds	r3, #96	@ 0x60
 8001c50:	461a      	mov	r2, r3
 8001c52:	68bb      	ldr	r3, [r7, #8]
 8001c54:	009b      	lsls	r3, r3, #2
 8001c56:	4413      	add	r3, r2
 8001c58:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001c5a:	697b      	ldr	r3, [r7, #20]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	431a      	orrs	r2, r3
 8001c66:	697b      	ldr	r3, [r7, #20]
 8001c68:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001c6a:	bf00      	nop
 8001c6c:	371c      	adds	r7, #28
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c74:	4770      	bx	lr

08001c76 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8001c76:	b480      	push	{r7}
 8001c78:	b087      	sub	sp, #28
 8001c7a:	af00      	add	r7, sp, #0
 8001c7c:	60f8      	str	r0, [r7, #12]
 8001c7e:	60b9      	str	r1, [r7, #8]
 8001c80:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	3360      	adds	r3, #96	@ 0x60
 8001c86:	461a      	mov	r2, r3
 8001c88:	68bb      	ldr	r3, [r7, #8]
 8001c8a:	009b      	lsls	r3, r3, #2
 8001c8c:	4413      	add	r3, r2
 8001c8e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001c90:	697b      	ldr	r3, [r7, #20]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	431a      	orrs	r2, r3
 8001c9c:	697b      	ldr	r3, [r7, #20]
 8001c9e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8001ca0:	bf00      	nop
 8001ca2:	371c      	adds	r7, #28
 8001ca4:	46bd      	mov	sp, r7
 8001ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001caa:	4770      	bx	lr

08001cac <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8001cac:	b480      	push	{r7}
 8001cae:	b087      	sub	sp, #28
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	60f8      	str	r0, [r7, #12]
 8001cb4:	60b9      	str	r1, [r7, #8]
 8001cb6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	3360      	adds	r3, #96	@ 0x60
 8001cbc:	461a      	mov	r2, r3
 8001cbe:	68bb      	ldr	r3, [r7, #8]
 8001cc0:	009b      	lsls	r3, r3, #2
 8001cc2:	4413      	add	r3, r2
 8001cc4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001cc6:	697b      	ldr	r3, [r7, #20]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	431a      	orrs	r2, r3
 8001cd2:	697b      	ldr	r3, [r7, #20]
 8001cd4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8001cd6:	bf00      	nop
 8001cd8:	371c      	adds	r7, #28
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce0:	4770      	bx	lr

08001ce2 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8001ce2:	b480      	push	{r7}
 8001ce4:	b083      	sub	sp, #12
 8001ce6:	af00      	add	r7, sp, #0
 8001ce8:	6078      	str	r0, [r7, #4]
 8001cea:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	695b      	ldr	r3, [r3, #20]
 8001cf0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001cf4:	683b      	ldr	r3, [r7, #0]
 8001cf6:	431a      	orrs	r2, r3
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	615a      	str	r2, [r3, #20]
}
 8001cfc:	bf00      	nop
 8001cfe:	370c      	adds	r7, #12
 8001d00:	46bd      	mov	sp, r7
 8001d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d06:	4770      	bx	lr

08001d08 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001d08:	b480      	push	{r7}
 8001d0a:	b083      	sub	sp, #12
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	68db      	ldr	r3, [r3, #12]
 8001d14:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d101      	bne.n	8001d20 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001d1c:	2301      	movs	r3, #1
 8001d1e:	e000      	b.n	8001d22 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001d20:	2300      	movs	r3, #0
}
 8001d22:	4618      	mov	r0, r3
 8001d24:	370c      	adds	r7, #12
 8001d26:	46bd      	mov	sp, r7
 8001d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2c:	4770      	bx	lr

08001d2e <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H5, fast channel allows: 2.5 (sampling) + 12.5 (conversion 12b) = 15 ADC clock cycles (fADC)
  *             Other channels are slow channels: 6.5 (sampling) + 12.5 (conversion 12b) = 19 ADC clock cycles (fADC)
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001d2e:	b480      	push	{r7}
 8001d30:	b087      	sub	sp, #28
 8001d32:	af00      	add	r7, sp, #0
 8001d34:	60f8      	str	r0, [r7, #12]
 8001d36:	60b9      	str	r1, [r7, #8]
 8001d38:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	3330      	adds	r3, #48	@ 0x30
 8001d3e:	461a      	mov	r2, r3
 8001d40:	68bb      	ldr	r3, [r7, #8]
 8001d42:	0a1b      	lsrs	r3, r3, #8
 8001d44:	009b      	lsls	r3, r3, #2
 8001d46:	f003 030c 	and.w	r3, r3, #12
 8001d4a:	4413      	add	r3, r2
 8001d4c:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001d4e:	697b      	ldr	r3, [r7, #20]
 8001d50:	681a      	ldr	r2, [r3, #0]
 8001d52:	68bb      	ldr	r3, [r7, #8]
 8001d54:	f003 031f 	and.w	r3, r3, #31
 8001d58:	211f      	movs	r1, #31
 8001d5a:	fa01 f303 	lsl.w	r3, r1, r3
 8001d5e:	43db      	mvns	r3, r3
 8001d60:	401a      	ands	r2, r3
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	0e9b      	lsrs	r3, r3, #26
 8001d66:	f003 011f 	and.w	r1, r3, #31
 8001d6a:	68bb      	ldr	r3, [r7, #8]
 8001d6c:	f003 031f 	and.w	r3, r3, #31
 8001d70:	fa01 f303 	lsl.w	r3, r1, r3
 8001d74:	431a      	orrs	r2, r3
 8001d76:	697b      	ldr	r3, [r7, #20]
 8001d78:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001d7a:	bf00      	nop
 8001d7c:	371c      	adds	r7, #28
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d84:	4770      	bx	lr

08001d86 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001d86:	b480      	push	{r7}
 8001d88:	b087      	sub	sp, #28
 8001d8a:	af00      	add	r7, sp, #0
 8001d8c:	60f8      	str	r0, [r7, #12]
 8001d8e:	60b9      	str	r1, [r7, #8]
 8001d90:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	3314      	adds	r3, #20
 8001d96:	461a      	mov	r2, r3
 8001d98:	68bb      	ldr	r3, [r7, #8]
 8001d9a:	0e5b      	lsrs	r3, r3, #25
 8001d9c:	009b      	lsls	r3, r3, #2
 8001d9e:	f003 0304 	and.w	r3, r3, #4
 8001da2:	4413      	add	r3, r2
 8001da4:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001da6:	697b      	ldr	r3, [r7, #20]
 8001da8:	681a      	ldr	r2, [r3, #0]
 8001daa:	68bb      	ldr	r3, [r7, #8]
 8001dac:	0d1b      	lsrs	r3, r3, #20
 8001dae:	f003 031f 	and.w	r3, r3, #31
 8001db2:	2107      	movs	r1, #7
 8001db4:	fa01 f303 	lsl.w	r3, r1, r3
 8001db8:	43db      	mvns	r3, r3
 8001dba:	401a      	ands	r2, r3
 8001dbc:	68bb      	ldr	r3, [r7, #8]
 8001dbe:	0d1b      	lsrs	r3, r3, #20
 8001dc0:	f003 031f 	and.w	r3, r3, #31
 8001dc4:	6879      	ldr	r1, [r7, #4]
 8001dc6:	fa01 f303 	lsl.w	r3, r1, r3
 8001dca:	431a      	orrs	r2, r3
 8001dcc:	697b      	ldr	r3, [r7, #20]
 8001dce:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001dd0:	bf00      	nop
 8001dd2:	371c      	adds	r7, #28
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dda:	4770      	bx	lr

08001ddc <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001ddc:	b480      	push	{r7}
 8001dde:	b085      	sub	sp, #20
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	60f8      	str	r0, [r7, #12]
 8001de4:	60b9      	str	r1, [r7, #8]
 8001de6:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8001dee:	68bb      	ldr	r3, [r7, #8]
 8001df0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001df4:	43db      	mvns	r3, r3
 8001df6:	401a      	ands	r2, r3
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	f003 0318 	and.w	r3, r3, #24
 8001dfe:	4908      	ldr	r1, [pc, #32]	@ (8001e20 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001e00:	40d9      	lsrs	r1, r3
 8001e02:	68bb      	ldr	r3, [r7, #8]
 8001e04:	400b      	ands	r3, r1
 8001e06:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001e0a:	431a      	orrs	r2, r3
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001e12:	bf00      	nop
 8001e14:	3714      	adds	r7, #20
 8001e16:	46bd      	mov	sp, r7
 8001e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1c:	4770      	bx	lr
 8001e1e:	bf00      	nop
 8001e20:	000fffff 	.word	0x000fffff

08001e24 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001e24:	b480      	push	{r7}
 8001e26:	b083      	sub	sp, #12
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	689b      	ldr	r3, [r3, #8]
 8001e30:	f003 031f 	and.w	r3, r3, #31
}
 8001e34:	4618      	mov	r0, r3
 8001e36:	370c      	adds	r7, #12
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3e:	4770      	bx	lr

08001e40 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001e40:	b480      	push	{r7}
 8001e42:	b083      	sub	sp, #12
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	689b      	ldr	r3, [r3, #8]
 8001e4c:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8001e50:	4618      	mov	r0, r3
 8001e52:	370c      	adds	r7, #12
 8001e54:	46bd      	mov	sp, r7
 8001e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5a:	4770      	bx	lr

08001e5c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001e5c:	b480      	push	{r7}
 8001e5e:	b083      	sub	sp, #12
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	689b      	ldr	r3, [r3, #8]
 8001e68:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8001e6c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001e70:	687a      	ldr	r2, [r7, #4]
 8001e72:	6093      	str	r3, [r2, #8]
}
 8001e74:	bf00      	nop
 8001e76:	370c      	adds	r7, #12
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7e:	4770      	bx	lr

08001e80 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001e80:	b480      	push	{r7}
 8001e82:	b083      	sub	sp, #12
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	689b      	ldr	r3, [r3, #8]
 8001e8c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001e90:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001e94:	d101      	bne.n	8001e9a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001e96:	2301      	movs	r3, #1
 8001e98:	e000      	b.n	8001e9c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001e9a:	2300      	movs	r3, #0
}
 8001e9c:	4618      	mov	r0, r3
 8001e9e:	370c      	adds	r7, #12
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea6:	4770      	bx	lr

08001ea8 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001ea8:	b480      	push	{r7}
 8001eaa:	b083      	sub	sp, #12
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	689b      	ldr	r3, [r3, #8]
 8001eb4:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8001eb8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001ebc:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001ec4:	bf00      	nop
 8001ec6:	370c      	adds	r7, #12
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ece:	4770      	bx	lr

08001ed0 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001ed0:	b480      	push	{r7}
 8001ed2:	b083      	sub	sp, #12
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	689b      	ldr	r3, [r3, #8]
 8001edc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ee0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001ee4:	d101      	bne.n	8001eea <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001ee6:	2301      	movs	r3, #1
 8001ee8:	e000      	b.n	8001eec <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001eea:	2300      	movs	r3, #0
}
 8001eec:	4618      	mov	r0, r3
 8001eee:	370c      	adds	r7, #12
 8001ef0:	46bd      	mov	sp, r7
 8001ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef6:	4770      	bx	lr

08001ef8 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001ef8:	b480      	push	{r7}
 8001efa:	b083      	sub	sp, #12
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	689b      	ldr	r3, [r3, #8]
 8001f04:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001f08:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001f0c:	f043 0201 	orr.w	r2, r3, #1
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001f14:	bf00      	nop
 8001f16:	370c      	adds	r7, #12
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1e:	4770      	bx	lr

08001f20 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001f20:	b480      	push	{r7}
 8001f22:	b083      	sub	sp, #12
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	689b      	ldr	r3, [r3, #8]
 8001f2c:	f003 0301 	and.w	r3, r3, #1
 8001f30:	2b01      	cmp	r3, #1
 8001f32:	d101      	bne.n	8001f38 <LL_ADC_IsEnabled+0x18>
 8001f34:	2301      	movs	r3, #1
 8001f36:	e000      	b.n	8001f3a <LL_ADC_IsEnabled+0x1a>
 8001f38:	2300      	movs	r3, #0
}
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	370c      	adds	r7, #12
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f44:	4770      	bx	lr

08001f46 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001f46:	b480      	push	{r7}
 8001f48:	b083      	sub	sp, #12
 8001f4a:	af00      	add	r7, sp, #0
 8001f4c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	689b      	ldr	r3, [r3, #8]
 8001f52:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001f56:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001f5a:	f043 0204 	orr.w	r2, r3, #4
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001f62:	bf00      	nop
 8001f64:	370c      	adds	r7, #12
 8001f66:	46bd      	mov	sp, r7
 8001f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6c:	4770      	bx	lr

08001f6e <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001f6e:	b480      	push	{r7}
 8001f70:	b083      	sub	sp, #12
 8001f72:	af00      	add	r7, sp, #0
 8001f74:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	689b      	ldr	r3, [r3, #8]
 8001f7a:	f003 0304 	and.w	r3, r3, #4
 8001f7e:	2b04      	cmp	r3, #4
 8001f80:	d101      	bne.n	8001f86 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001f82:	2301      	movs	r3, #1
 8001f84:	e000      	b.n	8001f88 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001f86:	2300      	movs	r3, #0
}
 8001f88:	4618      	mov	r0, r3
 8001f8a:	370c      	adds	r7, #12
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f92:	4770      	bx	lr

08001f94 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001f94:	b480      	push	{r7}
 8001f96:	b083      	sub	sp, #12
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	689b      	ldr	r3, [r3, #8]
 8001fa0:	f003 0308 	and.w	r3, r3, #8
 8001fa4:	2b08      	cmp	r3, #8
 8001fa6:	d101      	bne.n	8001fac <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001fa8:	2301      	movs	r3, #1
 8001faa:	e000      	b.n	8001fae <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001fac:	2300      	movs	r3, #0
}
 8001fae:	4618      	mov	r0, r3
 8001fb0:	370c      	adds	r7, #12
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb8:	4770      	bx	lr
	...

08001fbc <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001fbc:	b590      	push	{r4, r7, lr}
 8001fbe:	b089      	sub	sp, #36	@ 0x24
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8001fc8:	2300      	movs	r3, #0
 8001fca:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d101      	bne.n	8001fd6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001fd2:	2301      	movs	r3, #1
 8001fd4:	e136      	b.n	8002244 <HAL_ADC_Init+0x288>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	691b      	ldr	r3, [r3, #16]
 8001fda:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d109      	bne.n	8001ff8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001fe4:	6878      	ldr	r0, [r7, #4]
 8001fe6:	f7ff fa3b 	bl	8001460 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	2200      	movs	r2, #0
 8001fee:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	f7ff ff3f 	bl	8001e80 <LL_ADC_IsDeepPowerDownEnabled>
 8002002:	4603      	mov	r3, r0
 8002004:	2b00      	cmp	r3, #0
 8002006:	d004      	beq.n	8002012 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	4618      	mov	r0, r3
 800200e:	f7ff ff25 	bl	8001e5c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	4618      	mov	r0, r3
 8002018:	f7ff ff5a 	bl	8001ed0 <LL_ADC_IsInternalRegulatorEnabled>
 800201c:	4603      	mov	r3, r0
 800201e:	2b00      	cmp	r3, #0
 8002020:	d115      	bne.n	800204e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	4618      	mov	r0, r3
 8002028:	f7ff ff3e 	bl	8001ea8 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800202c:	4b87      	ldr	r3, [pc, #540]	@ (800224c <HAL_ADC_Init+0x290>)
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	099b      	lsrs	r3, r3, #6
 8002032:	4a87      	ldr	r2, [pc, #540]	@ (8002250 <HAL_ADC_Init+0x294>)
 8002034:	fba2 2303 	umull	r2, r3, r2, r3
 8002038:	099b      	lsrs	r3, r3, #6
 800203a:	3301      	adds	r3, #1
 800203c:	005b      	lsls	r3, r3, #1
 800203e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002040:	e002      	b.n	8002048 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	3b01      	subs	r3, #1
 8002046:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	2b00      	cmp	r3, #0
 800204c:	d1f9      	bne.n	8002042 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	4618      	mov	r0, r3
 8002054:	f7ff ff3c 	bl	8001ed0 <LL_ADC_IsInternalRegulatorEnabled>
 8002058:	4603      	mov	r3, r0
 800205a:	2b00      	cmp	r3, #0
 800205c:	d10d      	bne.n	800207a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002062:	f043 0210 	orr.w	r2, r3, #16
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800206e:	f043 0201 	orr.w	r2, r3, #1
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002076:	2301      	movs	r3, #1
 8002078:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	4618      	mov	r0, r3
 8002080:	f7ff ff75 	bl	8001f6e <LL_ADC_REG_IsConversionOngoing>
 8002084:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800208a:	f003 0310 	and.w	r3, r3, #16
 800208e:	2b00      	cmp	r3, #0
 8002090:	f040 80cf 	bne.w	8002232 <HAL_ADC_Init+0x276>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8002094:	697b      	ldr	r3, [r7, #20]
 8002096:	2b00      	cmp	r3, #0
 8002098:	f040 80cb 	bne.w	8002232 <HAL_ADC_Init+0x276>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020a0:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80020a4:	f043 0202 	orr.w	r2, r3, #2
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	4618      	mov	r0, r3
 80020b2:	f7ff ff35 	bl	8001f20 <LL_ADC_IsEnabled>
 80020b6:	4603      	mov	r3, r0
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d110      	bne.n	80020de <HAL_ADC_Init+0x122>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80020bc:	4865      	ldr	r0, [pc, #404]	@ (8002254 <HAL_ADC_Init+0x298>)
 80020be:	f7ff ff2f 	bl	8001f20 <LL_ADC_IsEnabled>
 80020c2:	4604      	mov	r4, r0
 80020c4:	4864      	ldr	r0, [pc, #400]	@ (8002258 <HAL_ADC_Init+0x29c>)
 80020c6:	f7ff ff2b 	bl	8001f20 <LL_ADC_IsEnabled>
 80020ca:	4603      	mov	r3, r0
 80020cc:	4323      	orrs	r3, r4
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d105      	bne.n	80020de <HAL_ADC_Init+0x122>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	685b      	ldr	r3, [r3, #4]
 80020d6:	4619      	mov	r1, r3
 80020d8:	4860      	ldr	r0, [pc, #384]	@ (800225c <HAL_ADC_Init+0x2a0>)
 80020da:	f7ff fd1d 	bl	8001b18 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	7e5b      	ldrb	r3, [r3, #25]
 80020e2:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80020e8:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80020ee:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80020f4:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80020fc:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80020fe:	4313      	orrs	r3, r2
 8002100:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002108:	2b01      	cmp	r3, #1
 800210a:	d106      	bne.n	800211a <HAL_ADC_Init+0x15e>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002110:	3b01      	subs	r3, #1
 8002112:	045b      	lsls	r3, r3, #17
 8002114:	69ba      	ldr	r2, [r7, #24]
 8002116:	4313      	orrs	r3, r2
 8002118:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800211e:	2b00      	cmp	r3, #0
 8002120:	d009      	beq.n	8002136 <HAL_ADC_Init+0x17a>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002126:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800212e:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002130:	69ba      	ldr	r2, [r7, #24]
 8002132:	4313      	orrs	r3, r2
 8002134:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	68da      	ldr	r2, [r3, #12]
 800213c:	4b48      	ldr	r3, [pc, #288]	@ (8002260 <HAL_ADC_Init+0x2a4>)
 800213e:	4013      	ands	r3, r2
 8002140:	687a      	ldr	r2, [r7, #4]
 8002142:	6812      	ldr	r2, [r2, #0]
 8002144:	69b9      	ldr	r1, [r7, #24]
 8002146:	430b      	orrs	r3, r1
 8002148:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	691b      	ldr	r3, [r3, #16]
 8002150:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	430a      	orrs	r2, r1
 800215e:	611a      	str	r2, [r3, #16]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	4618      	mov	r0, r3
 8002166:	f7ff ff15 	bl	8001f94 <LL_ADC_INJ_IsConversionOngoing>
 800216a:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800216c:	697b      	ldr	r3, [r7, #20]
 800216e:	2b00      	cmp	r3, #0
 8002170:	d13d      	bne.n	80021ee <HAL_ADC_Init+0x232>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002172:	693b      	ldr	r3, [r7, #16]
 8002174:	2b00      	cmp	r3, #0
 8002176:	d13a      	bne.n	80021ee <HAL_ADC_Init+0x232>
       )
    {
      tmp_cfgr = (
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	7e1b      	ldrb	r3, [r3, #24]
 800217c:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002184:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (
 8002186:	4313      	orrs	r3, r2
 8002188:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	68db      	ldr	r3, [r3, #12]
 8002190:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002194:	f023 0302 	bic.w	r3, r3, #2
 8002198:	687a      	ldr	r2, [r7, #4]
 800219a:	6812      	ldr	r2, [r2, #0]
 800219c:	69b9      	ldr	r1, [r7, #24]
 800219e:	430b      	orrs	r3, r1
 80021a0:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80021a8:	2b01      	cmp	r3, #1
 80021aa:	d118      	bne.n	80021de <HAL_ADC_Init+0x222>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	691b      	ldr	r3, [r3, #16]
 80021b2:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80021b6:	f023 0304 	bic.w	r3, r3, #4
 80021ba:	687a      	ldr	r2, [r7, #4]
 80021bc:	6c11      	ldr	r1, [r2, #64]	@ 0x40
 80021be:	687a      	ldr	r2, [r7, #4]
 80021c0:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80021c2:	4311      	orrs	r1, r2
 80021c4:	687a      	ldr	r2, [r7, #4]
 80021c6:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80021c8:	4311      	orrs	r1, r2
 80021ca:	687a      	ldr	r2, [r7, #4]
 80021cc:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80021ce:	430a      	orrs	r2, r1
 80021d0:	431a      	orrs	r2, r3
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	f042 0201 	orr.w	r2, r2, #1
 80021da:	611a      	str	r2, [r3, #16]
 80021dc:	e007      	b.n	80021ee <HAL_ADC_Init+0x232>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	691a      	ldr	r2, [r3, #16]
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	f022 0201 	bic.w	r2, r2, #1
 80021ec:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	691b      	ldr	r3, [r3, #16]
 80021f2:	2b01      	cmp	r3, #1
 80021f4:	d10c      	bne.n	8002210 <HAL_ADC_Init+0x254>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021fc:	f023 010f 	bic.w	r1, r3, #15
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	69db      	ldr	r3, [r3, #28]
 8002204:	1e5a      	subs	r2, r3, #1
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	430a      	orrs	r2, r1
 800220c:	631a      	str	r2, [r3, #48]	@ 0x30
 800220e:	e007      	b.n	8002220 <HAL_ADC_Init+0x264>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	f022 020f 	bic.w	r2, r2, #15
 800221e:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002224:	f023 0303 	bic.w	r3, r3, #3
 8002228:	f043 0201 	orr.w	r2, r3, #1
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	659a      	str	r2, [r3, #88]	@ 0x58
 8002230:	e007      	b.n	8002242 <HAL_ADC_Init+0x286>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002236:	f043 0210 	orr.w	r2, r3, #16
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800223e:	2301      	movs	r3, #1
 8002240:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002242:	7ffb      	ldrb	r3, [r7, #31]
}
 8002244:	4618      	mov	r0, r3
 8002246:	3724      	adds	r7, #36	@ 0x24
 8002248:	46bd      	mov	sp, r7
 800224a:	bd90      	pop	{r4, r7, pc}
 800224c:	20000000 	.word	0x20000000
 8002250:	053e2d63 	.word	0x053e2d63
 8002254:	42028000 	.word	0x42028000
 8002258:	42028100 	.word	0x42028100
 800225c:	42028300 	.word	0x42028300
 8002260:	fff04007 	.word	0xfff04007

08002264 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002264:	b580      	push	{r7, lr}
 8002266:	b086      	sub	sp, #24
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800226c:	4857      	ldr	r0, [pc, #348]	@ (80023cc <HAL_ADC_Start+0x168>)
 800226e:	f7ff fdd9 	bl	8001e24 <LL_ADC_GetMultimode>
 8002272:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	4618      	mov	r0, r3
 800227a:	f7ff fe78 	bl	8001f6e <LL_ADC_REG_IsConversionOngoing>
 800227e:	4603      	mov	r3, r0
 8002280:	2b00      	cmp	r3, #0
 8002282:	f040 809c 	bne.w	80023be <HAL_ADC_Start+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800228c:	2b01      	cmp	r3, #1
 800228e:	d101      	bne.n	8002294 <HAL_ADC_Start+0x30>
 8002290:	2302      	movs	r3, #2
 8002292:	e097      	b.n	80023c4 <HAL_ADC_Start+0x160>
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	2201      	movs	r2, #1
 8002298:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800229c:	6878      	ldr	r0, [r7, #4]
 800229e:	f000 fd91 	bl	8002dc4 <ADC_Enable>
 80022a2:	4603      	mov	r3, r0
 80022a4:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80022a6:	7dfb      	ldrb	r3, [r7, #23]
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	f040 8083 	bne.w	80023b4 <HAL_ADC_Start+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022b2:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80022b6:	f023 0301 	bic.w	r3, r3, #1
 80022ba:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	659a      	str	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	4a42      	ldr	r2, [pc, #264]	@ (80023d0 <HAL_ADC_Start+0x16c>)
 80022c8:	4293      	cmp	r3, r2
 80022ca:	d002      	beq.n	80022d2 <HAL_ADC_Start+0x6e>
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	e000      	b.n	80022d4 <HAL_ADC_Start+0x70>
 80022d2:	4b40      	ldr	r3, [pc, #256]	@ (80023d4 <HAL_ADC_Start+0x170>)
 80022d4:	687a      	ldr	r2, [r7, #4]
 80022d6:	6812      	ldr	r2, [r2, #0]
 80022d8:	4293      	cmp	r3, r2
 80022da:	d002      	beq.n	80022e2 <HAL_ADC_Start+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80022dc:	693b      	ldr	r3, [r7, #16]
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d105      	bne.n	80022ee <HAL_ADC_Start+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022e6:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	659a      	str	r2, [r3, #88]	@ 0x58
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022f2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80022f6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80022fa:	d106      	bne.n	800230a <HAL_ADC_Start+0xa6>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002300:	f023 0206 	bic.w	r2, r3, #6
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002308:	e002      	b.n	8002310 <HAL_ADC_Start+0xac>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	2200      	movs	r2, #0
 800230e:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	221c      	movs	r2, #28
 8002316:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	2200      	movs	r2, #0
 800231c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	4a2a      	ldr	r2, [pc, #168]	@ (80023d0 <HAL_ADC_Start+0x16c>)
 8002326:	4293      	cmp	r3, r2
 8002328:	d002      	beq.n	8002330 <HAL_ADC_Start+0xcc>
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	e000      	b.n	8002332 <HAL_ADC_Start+0xce>
 8002330:	4b28      	ldr	r3, [pc, #160]	@ (80023d4 <HAL_ADC_Start+0x170>)
 8002332:	687a      	ldr	r2, [r7, #4]
 8002334:	6812      	ldr	r2, [r2, #0]
 8002336:	4293      	cmp	r3, r2
 8002338:	d008      	beq.n	800234c <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800233a:	693b      	ldr	r3, [r7, #16]
 800233c:	2b00      	cmp	r3, #0
 800233e:	d005      	beq.n	800234c <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002340:	693b      	ldr	r3, [r7, #16]
 8002342:	2b05      	cmp	r3, #5
 8002344:	d002      	beq.n	800234c <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002346:	693b      	ldr	r3, [r7, #16]
 8002348:	2b09      	cmp	r3, #9
 800234a:	d114      	bne.n	8002376 <HAL_ADC_Start+0x112>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	68db      	ldr	r3, [r3, #12]
 8002352:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002356:	2b00      	cmp	r3, #0
 8002358:	d007      	beq.n	800236a <HAL_ADC_Start+0x106>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800235e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002362:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	659a      	str	r2, [r3, #88]	@ 0x58
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	4618      	mov	r0, r3
 8002370:	f7ff fde9 	bl	8001f46 <LL_ADC_REG_StartConversion>
 8002374:	e025      	b.n	80023c2 <HAL_ADC_Start+0x15e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800237a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	659a      	str	r2, [r3, #88]	@ 0x58
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	4a12      	ldr	r2, [pc, #72]	@ (80023d0 <HAL_ADC_Start+0x16c>)
 8002388:	4293      	cmp	r3, r2
 800238a:	d002      	beq.n	8002392 <HAL_ADC_Start+0x12e>
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	e000      	b.n	8002394 <HAL_ADC_Start+0x130>
 8002392:	4b10      	ldr	r3, [pc, #64]	@ (80023d4 <HAL_ADC_Start+0x170>)
 8002394:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	68db      	ldr	r3, [r3, #12]
 800239a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d00f      	beq.n	80023c2 <HAL_ADC_Start+0x15e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023a6:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80023aa:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	659a      	str	r2, [r3, #88]	@ 0x58
 80023b2:	e006      	b.n	80023c2 <HAL_ADC_Start+0x15e>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	2200      	movs	r2, #0
 80023b8:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
 80023bc:	e001      	b.n	80023c2 <HAL_ADC_Start+0x15e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80023be:	2302      	movs	r3, #2
 80023c0:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80023c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80023c4:	4618      	mov	r0, r3
 80023c6:	3718      	adds	r7, #24
 80023c8:	46bd      	mov	sp, r7
 80023ca:	bd80      	pop	{r7, pc}
 80023cc:	42028300 	.word	0x42028300
 80023d0:	42028100 	.word	0x42028100
 80023d4:	42028000 	.word	0x42028000

080023d8 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	b088      	sub	sp, #32
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]
 80023e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80023e2:	4866      	ldr	r0, [pc, #408]	@ (800257c <HAL_ADC_PollForConversion+0x1a4>)
 80023e4:	f7ff fd1e 	bl	8001e24 <LL_ADC_GetMultimode>
 80023e8:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	695b      	ldr	r3, [r3, #20]
 80023ee:	2b08      	cmp	r3, #8
 80023f0:	d102      	bne.n	80023f8 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 80023f2:	2308      	movs	r3, #8
 80023f4:	61fb      	str	r3, [r7, #28]
 80023f6:	e02a      	b.n	800244e <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80023f8:	697b      	ldr	r3, [r7, #20]
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d005      	beq.n	800240a <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80023fe:	697b      	ldr	r3, [r7, #20]
 8002400:	2b05      	cmp	r3, #5
 8002402:	d002      	beq.n	800240a <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002404:	697b      	ldr	r3, [r7, #20]
 8002406:	2b09      	cmp	r3, #9
 8002408:	d111      	bne.n	800242e <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	68db      	ldr	r3, [r3, #12]
 8002410:	f003 0301 	and.w	r3, r3, #1
 8002414:	2b00      	cmp	r3, #0
 8002416:	d007      	beq.n	8002428 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800241c:	f043 0220 	orr.w	r2, r3, #32
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	659a      	str	r2, [r3, #88]	@ 0x58
        return HAL_ERROR;
 8002424:	2301      	movs	r3, #1
 8002426:	e0a4      	b.n	8002572 <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8002428:	2304      	movs	r3, #4
 800242a:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 800242c:	e00f      	b.n	800244e <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 800242e:	4853      	ldr	r0, [pc, #332]	@ (800257c <HAL_ADC_PollForConversion+0x1a4>)
 8002430:	f7ff fd06 	bl	8001e40 <LL_ADC_GetMultiDMATransfer>
 8002434:	4603      	mov	r3, r0
 8002436:	2b00      	cmp	r3, #0
 8002438:	d007      	beq.n	800244a <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800243e:	f043 0220 	orr.w	r2, r3, #32
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	659a      	str	r2, [r3, #88]	@ 0x58
        return HAL_ERROR;
 8002446:	2301      	movs	r3, #1
 8002448:	e093      	b.n	8002572 <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 800244a:	2304      	movs	r3, #4
 800244c:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 800244e:	f7ff fb33 	bl	8001ab8 <HAL_GetTick>
 8002452:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002454:	e021      	b.n	800249a <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002456:	683b      	ldr	r3, [r7, #0]
 8002458:	f1b3 3fff 	cmp.w	r3, #4294967295
 800245c:	d01d      	beq.n	800249a <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 800245e:	f7ff fb2b 	bl	8001ab8 <HAL_GetTick>
 8002462:	4602      	mov	r2, r0
 8002464:	693b      	ldr	r3, [r7, #16]
 8002466:	1ad3      	subs	r3, r2, r3
 8002468:	683a      	ldr	r2, [r7, #0]
 800246a:	429a      	cmp	r2, r3
 800246c:	d302      	bcc.n	8002474 <HAL_ADC_PollForConversion+0x9c>
 800246e:	683b      	ldr	r3, [r7, #0]
 8002470:	2b00      	cmp	r3, #0
 8002472:	d112      	bne.n	800249a <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	681a      	ldr	r2, [r3, #0]
 800247a:	69fb      	ldr	r3, [r7, #28]
 800247c:	4013      	ands	r3, r2
 800247e:	2b00      	cmp	r3, #0
 8002480:	d10b      	bne.n	800249a <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002486:	f043 0204 	orr.w	r2, r3, #4
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	2200      	movs	r2, #0
 8002492:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

          return HAL_TIMEOUT;
 8002496:	2303      	movs	r3, #3
 8002498:	e06b      	b.n	8002572 <HAL_ADC_PollForConversion+0x19a>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	681a      	ldr	r2, [r3, #0]
 80024a0:	69fb      	ldr	r3, [r7, #28]
 80024a2:	4013      	ands	r3, r2
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d0d6      	beq.n	8002456 <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024ac:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	4618      	mov	r0, r3
 80024ba:	f7ff fc25 	bl	8001d08 <LL_ADC_REG_IsTriggerSourceSWStart>
 80024be:	4603      	mov	r3, r0
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d01c      	beq.n	80024fe <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	7e5b      	ldrb	r3, [r3, #25]
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d118      	bne.n	80024fe <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	f003 0308 	and.w	r3, r3, #8
 80024d6:	2b08      	cmp	r3, #8
 80024d8:	d111      	bne.n	80024fe <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024de:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	659a      	str	r2, [r3, #88]	@ 0x58

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024ea:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d105      	bne.n	80024fe <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024f6:	f043 0201 	orr.w	r2, r3, #1
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	4a1f      	ldr	r2, [pc, #124]	@ (8002580 <HAL_ADC_PollForConversion+0x1a8>)
 8002504:	4293      	cmp	r3, r2
 8002506:	d002      	beq.n	800250e <HAL_ADC_PollForConversion+0x136>
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	e000      	b.n	8002510 <HAL_ADC_PollForConversion+0x138>
 800250e:	4b1d      	ldr	r3, [pc, #116]	@ (8002584 <HAL_ADC_PollForConversion+0x1ac>)
 8002510:	687a      	ldr	r2, [r7, #4]
 8002512:	6812      	ldr	r2, [r2, #0]
 8002514:	4293      	cmp	r3, r2
 8002516:	d008      	beq.n	800252a <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002518:	697b      	ldr	r3, [r7, #20]
 800251a:	2b00      	cmp	r3, #0
 800251c:	d005      	beq.n	800252a <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800251e:	697b      	ldr	r3, [r7, #20]
 8002520:	2b05      	cmp	r3, #5
 8002522:	d002      	beq.n	800252a <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002524:	697b      	ldr	r3, [r7, #20]
 8002526:	2b09      	cmp	r3, #9
 8002528:	d104      	bne.n	8002534 <HAL_ADC_PollForConversion+0x15c>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	68db      	ldr	r3, [r3, #12]
 8002530:	61bb      	str	r3, [r7, #24]
 8002532:	e00c      	b.n	800254e <HAL_ADC_PollForConversion+0x176>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	4a11      	ldr	r2, [pc, #68]	@ (8002580 <HAL_ADC_PollForConversion+0x1a8>)
 800253a:	4293      	cmp	r3, r2
 800253c:	d002      	beq.n	8002544 <HAL_ADC_PollForConversion+0x16c>
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	e000      	b.n	8002546 <HAL_ADC_PollForConversion+0x16e>
 8002544:	4b0f      	ldr	r3, [pc, #60]	@ (8002584 <HAL_ADC_PollForConversion+0x1ac>)
 8002546:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	68db      	ldr	r3, [r3, #12]
 800254c:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 800254e:	69fb      	ldr	r3, [r7, #28]
 8002550:	2b08      	cmp	r3, #8
 8002552:	d104      	bne.n	800255e <HAL_ADC_PollForConversion+0x186>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	2208      	movs	r2, #8
 800255a:	601a      	str	r2, [r3, #0]
 800255c:	e008      	b.n	8002570 <HAL_ADC_PollForConversion+0x198>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 800255e:	69bb      	ldr	r3, [r7, #24]
 8002560:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002564:	2b00      	cmp	r3, #0
 8002566:	d103      	bne.n	8002570 <HAL_ADC_PollForConversion+0x198>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	220c      	movs	r2, #12
 800256e:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8002570:	2300      	movs	r3, #0
}
 8002572:	4618      	mov	r0, r3
 8002574:	3720      	adds	r7, #32
 8002576:	46bd      	mov	sp, r7
 8002578:	bd80      	pop	{r7, pc}
 800257a:	bf00      	nop
 800257c:	42028300 	.word	0x42028300
 8002580:	42028100 	.word	0x42028100
 8002584:	42028000 	.word	0x42028000

08002588 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8002588:	b480      	push	{r7}
 800258a:	b083      	sub	sp, #12
 800258c:	af00      	add	r7, sp, #0
 800258e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8002596:	4618      	mov	r0, r3
 8002598:	370c      	adds	r7, #12
 800259a:	46bd      	mov	sp, r7
 800259c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a0:	4770      	bx	lr
	...

080025a4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80025a4:	b580      	push	{r7, lr}
 80025a6:	b0b6      	sub	sp, #216	@ 0xd8
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]
 80025ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80025ae:	2300      	movs	r3, #0
 80025b0:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80025b4:	2300      	movs	r3, #0
 80025b6:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80025be:	2b01      	cmp	r3, #1
 80025c0:	d101      	bne.n	80025c6 <HAL_ADC_ConfigChannel+0x22>
 80025c2:	2302      	movs	r3, #2
 80025c4:	e3e6      	b.n	8002d94 <HAL_ADC_ConfigChannel+0x7f0>
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	2201      	movs	r2, #1
 80025ca:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	4618      	mov	r0, r3
 80025d4:	f7ff fccb 	bl	8001f6e <LL_ADC_REG_IsConversionOngoing>
 80025d8:	4603      	mov	r3, r0
 80025da:	2b00      	cmp	r3, #0
 80025dc:	f040 83cb 	bne.w	8002d76 <HAL_ADC_ConfigChannel+0x7d2>
  {
    if ((pConfig->Channel == ADC_CHANNEL_0)
 80025e0:	683b      	ldr	r3, [r7, #0]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	2b01      	cmp	r3, #1
 80025e6:	d009      	beq.n	80025fc <HAL_ADC_ConfigChannel+0x58>
        || ((pConfig->Channel == ADC_CHANNEL_1) && (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)))
 80025e8:	683b      	ldr	r3, [r7, #0]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	4ab0      	ldr	r2, [pc, #704]	@ (80028b0 <HAL_ADC_ConfigChannel+0x30c>)
 80025ee:	4293      	cmp	r3, r2
 80025f0:	d109      	bne.n	8002606 <HAL_ADC_ConfigChannel+0x62>
 80025f2:	683b      	ldr	r3, [r7, #0]
 80025f4:	68db      	ldr	r3, [r3, #12]
 80025f6:	4aaf      	ldr	r2, [pc, #700]	@ (80028b4 <HAL_ADC_ConfigChannel+0x310>)
 80025f8:	4293      	cmp	r3, r2
 80025fa:	d104      	bne.n	8002606 <HAL_ADC_ConfigChannel+0x62>
    {
      LL_ADC_EnableChannel0_GPIO(hadc->Instance);
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	4618      	mov	r0, r3
 8002602:	f7ff facf 	bl	8001ba4 <LL_ADC_EnableChannel0_GPIO>
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	6818      	ldr	r0, [r3, #0]
 800260a:	683b      	ldr	r3, [r7, #0]
 800260c:	6859      	ldr	r1, [r3, #4]
 800260e:	683b      	ldr	r3, [r7, #0]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	461a      	mov	r2, r3
 8002614:	f7ff fb8b 	bl	8001d2e <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	4618      	mov	r0, r3
 800261e:	f7ff fca6 	bl	8001f6e <LL_ADC_REG_IsConversionOngoing>
 8002622:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	4618      	mov	r0, r3
 800262c:	f7ff fcb2 	bl	8001f94 <LL_ADC_INJ_IsConversionOngoing>
 8002630:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002634:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8002638:	2b00      	cmp	r3, #0
 800263a:	f040 81dd 	bne.w	80029f8 <HAL_ADC_ConfigChannel+0x454>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800263e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002642:	2b00      	cmp	r3, #0
 8002644:	f040 81d8 	bne.w	80029f8 <HAL_ADC_ConfigChannel+0x454>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8002648:	683b      	ldr	r3, [r7, #0]
 800264a:	689b      	ldr	r3, [r3, #8]
 800264c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002650:	d10f      	bne.n	8002672 <HAL_ADC_ConfigChannel+0xce>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	6818      	ldr	r0, [r3, #0]
 8002656:	683b      	ldr	r3, [r7, #0]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	2200      	movs	r2, #0
 800265c:	4619      	mov	r1, r3
 800265e:	f7ff fb92 	bl	8001d86 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 800266a:	4618      	mov	r0, r3
 800266c:	f7ff fb39 	bl	8001ce2 <LL_ADC_SetSamplingTimeCommonConfig>
 8002670:	e00e      	b.n	8002690 <HAL_ADC_ConfigChannel+0xec>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	6818      	ldr	r0, [r3, #0]
 8002676:	683b      	ldr	r3, [r7, #0]
 8002678:	6819      	ldr	r1, [r3, #0]
 800267a:	683b      	ldr	r3, [r7, #0]
 800267c:	689b      	ldr	r3, [r3, #8]
 800267e:	461a      	mov	r2, r3
 8002680:	f7ff fb81 	bl	8001d86 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	2100      	movs	r1, #0
 800268a:	4618      	mov	r0, r3
 800268c:	f7ff fb29 	bl	8001ce2 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002690:	683b      	ldr	r3, [r7, #0]
 8002692:	695a      	ldr	r2, [r3, #20]
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	68db      	ldr	r3, [r3, #12]
 800269a:	08db      	lsrs	r3, r3, #3
 800269c:	f003 0303 	and.w	r3, r3, #3
 80026a0:	005b      	lsls	r3, r3, #1
 80026a2:	fa02 f303 	lsl.w	r3, r2, r3
 80026a6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80026aa:	683b      	ldr	r3, [r7, #0]
 80026ac:	691b      	ldr	r3, [r3, #16]
 80026ae:	2b04      	cmp	r3, #4
 80026b0:	d022      	beq.n	80026f8 <HAL_ADC_ConfigChannel+0x154>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	6818      	ldr	r0, [r3, #0]
 80026b6:	683b      	ldr	r3, [r7, #0]
 80026b8:	6919      	ldr	r1, [r3, #16]
 80026ba:	683b      	ldr	r3, [r7, #0]
 80026bc:	681a      	ldr	r2, [r3, #0]
 80026be:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80026c2:	f7ff fa83 	bl	8001bcc <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	6818      	ldr	r0, [r3, #0]
 80026ca:	683b      	ldr	r3, [r7, #0]
 80026cc:	6919      	ldr	r1, [r3, #16]
 80026ce:	683b      	ldr	r3, [r7, #0]
 80026d0:	699b      	ldr	r3, [r3, #24]
 80026d2:	461a      	mov	r2, r3
 80026d4:	f7ff facf 	bl	8001c76 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	6818      	ldr	r0, [r3, #0]
 80026dc:	683b      	ldr	r3, [r7, #0]
 80026de:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 80026e0:	683b      	ldr	r3, [r7, #0]
 80026e2:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80026e4:	2b01      	cmp	r3, #1
 80026e6:	d102      	bne.n	80026ee <HAL_ADC_ConfigChannel+0x14a>
 80026e8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80026ec:	e000      	b.n	80026f0 <HAL_ADC_ConfigChannel+0x14c>
 80026ee:	2300      	movs	r3, #0
 80026f0:	461a      	mov	r2, r3
 80026f2:	f7ff fadb 	bl	8001cac <LL_ADC_SetOffsetSaturation>
 80026f6:	e17f      	b.n	80029f8 <HAL_ADC_ConfigChannel+0x454>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	2100      	movs	r1, #0
 80026fe:	4618      	mov	r0, r3
 8002700:	f7ff fa88 	bl	8001c14 <LL_ADC_GetOffsetChannel>
 8002704:	4603      	mov	r3, r0
 8002706:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800270a:	2b00      	cmp	r3, #0
 800270c:	d10a      	bne.n	8002724 <HAL_ADC_ConfigChannel+0x180>
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	2100      	movs	r1, #0
 8002714:	4618      	mov	r0, r3
 8002716:	f7ff fa7d 	bl	8001c14 <LL_ADC_GetOffsetChannel>
 800271a:	4603      	mov	r3, r0
 800271c:	0e9b      	lsrs	r3, r3, #26
 800271e:	f003 021f 	and.w	r2, r3, #31
 8002722:	e01e      	b.n	8002762 <HAL_ADC_ConfigChannel+0x1be>
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	2100      	movs	r1, #0
 800272a:	4618      	mov	r0, r3
 800272c:	f7ff fa72 	bl	8001c14 <LL_ADC_GetOffsetChannel>
 8002730:	4603      	mov	r3, r0
 8002732:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002736:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800273a:	fa93 f3a3 	rbit	r3, r3
 800273e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
  return result;
 8002742:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002746:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  if (value == 0U)
 800274a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800274e:	2b00      	cmp	r3, #0
 8002750:	d101      	bne.n	8002756 <HAL_ADC_ConfigChannel+0x1b2>
    return 32U;
 8002752:	2320      	movs	r3, #32
 8002754:	e004      	b.n	8002760 <HAL_ADC_ConfigChannel+0x1bc>
  return __builtin_clz(value);
 8002756:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800275a:	fab3 f383 	clz	r3, r3
 800275e:	b2db      	uxtb	r3, r3
 8002760:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002762:	683b      	ldr	r3, [r7, #0]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800276a:	2b00      	cmp	r3, #0
 800276c:	d105      	bne.n	800277a <HAL_ADC_ConfigChannel+0x1d6>
 800276e:	683b      	ldr	r3, [r7, #0]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	0e9b      	lsrs	r3, r3, #26
 8002774:	f003 031f 	and.w	r3, r3, #31
 8002778:	e018      	b.n	80027ac <HAL_ADC_ConfigChannel+0x208>
 800277a:	683b      	ldr	r3, [r7, #0]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002782:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002786:	fa93 f3a3 	rbit	r3, r3
 800278a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 800278e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002792:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8002796:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800279a:	2b00      	cmp	r3, #0
 800279c:	d101      	bne.n	80027a2 <HAL_ADC_ConfigChannel+0x1fe>
    return 32U;
 800279e:	2320      	movs	r3, #32
 80027a0:	e004      	b.n	80027ac <HAL_ADC_ConfigChannel+0x208>
  return __builtin_clz(value);
 80027a2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80027a6:	fab3 f383 	clz	r3, r3
 80027aa:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80027ac:	429a      	cmp	r2, r3
 80027ae:	d106      	bne.n	80027be <HAL_ADC_ConfigChannel+0x21a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	2200      	movs	r2, #0
 80027b6:	2100      	movs	r1, #0
 80027b8:	4618      	mov	r0, r3
 80027ba:	f7ff fa41 	bl	8001c40 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	2101      	movs	r1, #1
 80027c4:	4618      	mov	r0, r3
 80027c6:	f7ff fa25 	bl	8001c14 <LL_ADC_GetOffsetChannel>
 80027ca:	4603      	mov	r3, r0
 80027cc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d10a      	bne.n	80027ea <HAL_ADC_ConfigChannel+0x246>
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	2101      	movs	r1, #1
 80027da:	4618      	mov	r0, r3
 80027dc:	f7ff fa1a 	bl	8001c14 <LL_ADC_GetOffsetChannel>
 80027e0:	4603      	mov	r3, r0
 80027e2:	0e9b      	lsrs	r3, r3, #26
 80027e4:	f003 021f 	and.w	r2, r3, #31
 80027e8:	e01e      	b.n	8002828 <HAL_ADC_ConfigChannel+0x284>
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	2101      	movs	r1, #1
 80027f0:	4618      	mov	r0, r3
 80027f2:	f7ff fa0f 	bl	8001c14 <LL_ADC_GetOffsetChannel>
 80027f6:	4603      	mov	r3, r0
 80027f8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027fc:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002800:	fa93 f3a3 	rbit	r3, r3
 8002804:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8002808:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800280c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8002810:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002814:	2b00      	cmp	r3, #0
 8002816:	d101      	bne.n	800281c <HAL_ADC_ConfigChannel+0x278>
    return 32U;
 8002818:	2320      	movs	r3, #32
 800281a:	e004      	b.n	8002826 <HAL_ADC_ConfigChannel+0x282>
  return __builtin_clz(value);
 800281c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002820:	fab3 f383 	clz	r3, r3
 8002824:	b2db      	uxtb	r3, r3
 8002826:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002828:	683b      	ldr	r3, [r7, #0]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002830:	2b00      	cmp	r3, #0
 8002832:	d105      	bne.n	8002840 <HAL_ADC_ConfigChannel+0x29c>
 8002834:	683b      	ldr	r3, [r7, #0]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	0e9b      	lsrs	r3, r3, #26
 800283a:	f003 031f 	and.w	r3, r3, #31
 800283e:	e018      	b.n	8002872 <HAL_ADC_ConfigChannel+0x2ce>
 8002840:	683b      	ldr	r3, [r7, #0]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002848:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800284c:	fa93 f3a3 	rbit	r3, r3
 8002850:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8002854:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002858:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 800285c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002860:	2b00      	cmp	r3, #0
 8002862:	d101      	bne.n	8002868 <HAL_ADC_ConfigChannel+0x2c4>
    return 32U;
 8002864:	2320      	movs	r3, #32
 8002866:	e004      	b.n	8002872 <HAL_ADC_ConfigChannel+0x2ce>
  return __builtin_clz(value);
 8002868:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800286c:	fab3 f383 	clz	r3, r3
 8002870:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002872:	429a      	cmp	r2, r3
 8002874:	d106      	bne.n	8002884 <HAL_ADC_ConfigChannel+0x2e0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	2200      	movs	r2, #0
 800287c:	2101      	movs	r1, #1
 800287e:	4618      	mov	r0, r3
 8002880:	f7ff f9de 	bl	8001c40 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	2102      	movs	r1, #2
 800288a:	4618      	mov	r0, r3
 800288c:	f7ff f9c2 	bl	8001c14 <LL_ADC_GetOffsetChannel>
 8002890:	4603      	mov	r3, r0
 8002892:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002896:	2b00      	cmp	r3, #0
 8002898:	d10e      	bne.n	80028b8 <HAL_ADC_ConfigChannel+0x314>
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	2102      	movs	r1, #2
 80028a0:	4618      	mov	r0, r3
 80028a2:	f7ff f9b7 	bl	8001c14 <LL_ADC_GetOffsetChannel>
 80028a6:	4603      	mov	r3, r0
 80028a8:	0e9b      	lsrs	r3, r3, #26
 80028aa:	f003 021f 	and.w	r2, r3, #31
 80028ae:	e022      	b.n	80028f6 <HAL_ADC_ConfigChannel+0x352>
 80028b0:	04300002 	.word	0x04300002
 80028b4:	407f0000 	.word	0x407f0000
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	2102      	movs	r1, #2
 80028be:	4618      	mov	r0, r3
 80028c0:	f7ff f9a8 	bl	8001c14 <LL_ADC_GetOffsetChannel>
 80028c4:	4603      	mov	r3, r0
 80028c6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028ca:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80028ce:	fa93 f3a3 	rbit	r3, r3
 80028d2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 80028d6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80028da:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 80028de:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d101      	bne.n	80028ea <HAL_ADC_ConfigChannel+0x346>
    return 32U;
 80028e6:	2320      	movs	r3, #32
 80028e8:	e004      	b.n	80028f4 <HAL_ADC_ConfigChannel+0x350>
  return __builtin_clz(value);
 80028ea:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80028ee:	fab3 f383 	clz	r3, r3
 80028f2:	b2db      	uxtb	r3, r3
 80028f4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80028f6:	683b      	ldr	r3, [r7, #0]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d105      	bne.n	800290e <HAL_ADC_ConfigChannel+0x36a>
 8002902:	683b      	ldr	r3, [r7, #0]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	0e9b      	lsrs	r3, r3, #26
 8002908:	f003 031f 	and.w	r3, r3, #31
 800290c:	e016      	b.n	800293c <HAL_ADC_ConfigChannel+0x398>
 800290e:	683b      	ldr	r3, [r7, #0]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002916:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800291a:	fa93 f3a3 	rbit	r3, r3
 800291e:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8002920:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002922:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8002926:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800292a:	2b00      	cmp	r3, #0
 800292c:	d101      	bne.n	8002932 <HAL_ADC_ConfigChannel+0x38e>
    return 32U;
 800292e:	2320      	movs	r3, #32
 8002930:	e004      	b.n	800293c <HAL_ADC_ConfigChannel+0x398>
  return __builtin_clz(value);
 8002932:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002936:	fab3 f383 	clz	r3, r3
 800293a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800293c:	429a      	cmp	r2, r3
 800293e:	d106      	bne.n	800294e <HAL_ADC_ConfigChannel+0x3aa>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	2200      	movs	r2, #0
 8002946:	2102      	movs	r1, #2
 8002948:	4618      	mov	r0, r3
 800294a:	f7ff f979 	bl	8001c40 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	2103      	movs	r1, #3
 8002954:	4618      	mov	r0, r3
 8002956:	f7ff f95d 	bl	8001c14 <LL_ADC_GetOffsetChannel>
 800295a:	4603      	mov	r3, r0
 800295c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002960:	2b00      	cmp	r3, #0
 8002962:	d10a      	bne.n	800297a <HAL_ADC_ConfigChannel+0x3d6>
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	2103      	movs	r1, #3
 800296a:	4618      	mov	r0, r3
 800296c:	f7ff f952 	bl	8001c14 <LL_ADC_GetOffsetChannel>
 8002970:	4603      	mov	r3, r0
 8002972:	0e9b      	lsrs	r3, r3, #26
 8002974:	f003 021f 	and.w	r2, r3, #31
 8002978:	e017      	b.n	80029aa <HAL_ADC_ConfigChannel+0x406>
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	2103      	movs	r1, #3
 8002980:	4618      	mov	r0, r3
 8002982:	f7ff f947 	bl	8001c14 <LL_ADC_GetOffsetChannel>
 8002986:	4603      	mov	r3, r0
 8002988:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800298a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800298c:	fa93 f3a3 	rbit	r3, r3
 8002990:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8002992:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002994:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8002996:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002998:	2b00      	cmp	r3, #0
 800299a:	d101      	bne.n	80029a0 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 800299c:	2320      	movs	r3, #32
 800299e:	e003      	b.n	80029a8 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 80029a0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80029a2:	fab3 f383 	clz	r3, r3
 80029a6:	b2db      	uxtb	r3, r3
 80029a8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80029aa:	683b      	ldr	r3, [r7, #0]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d105      	bne.n	80029c2 <HAL_ADC_ConfigChannel+0x41e>
 80029b6:	683b      	ldr	r3, [r7, #0]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	0e9b      	lsrs	r3, r3, #26
 80029bc:	f003 031f 	and.w	r3, r3, #31
 80029c0:	e011      	b.n	80029e6 <HAL_ADC_ConfigChannel+0x442>
 80029c2:	683b      	ldr	r3, [r7, #0]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029c8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80029ca:	fa93 f3a3 	rbit	r3, r3
 80029ce:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 80029d0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80029d2:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 80029d4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d101      	bne.n	80029de <HAL_ADC_ConfigChannel+0x43a>
    return 32U;
 80029da:	2320      	movs	r3, #32
 80029dc:	e003      	b.n	80029e6 <HAL_ADC_ConfigChannel+0x442>
  return __builtin_clz(value);
 80029de:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80029e0:	fab3 f383 	clz	r3, r3
 80029e4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80029e6:	429a      	cmp	r2, r3
 80029e8:	d106      	bne.n	80029f8 <HAL_ADC_ConfigChannel+0x454>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	2200      	movs	r2, #0
 80029f0:	2103      	movs	r1, #3
 80029f2:	4618      	mov	r0, r3
 80029f4:	f7ff f924 	bl	8001c40 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	4618      	mov	r0, r3
 80029fe:	f7ff fa8f 	bl	8001f20 <LL_ADC_IsEnabled>
 8002a02:	4603      	mov	r3, r0
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	f040 813f 	bne.w	8002c88 <HAL_ADC_ConfigChannel+0x6e4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	6818      	ldr	r0, [r3, #0]
 8002a0e:	683b      	ldr	r3, [r7, #0]
 8002a10:	6819      	ldr	r1, [r3, #0]
 8002a12:	683b      	ldr	r3, [r7, #0]
 8002a14:	68db      	ldr	r3, [r3, #12]
 8002a16:	461a      	mov	r2, r3
 8002a18:	f7ff f9e0 	bl	8001ddc <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002a1c:	683b      	ldr	r3, [r7, #0]
 8002a1e:	68db      	ldr	r3, [r3, #12]
 8002a20:	4a8e      	ldr	r2, [pc, #568]	@ (8002c5c <HAL_ADC_ConfigChannel+0x6b8>)
 8002a22:	4293      	cmp	r3, r2
 8002a24:	f040 8130 	bne.w	8002c88 <HAL_ADC_ConfigChannel+0x6e4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002a2c:	683b      	ldr	r3, [r7, #0]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d10b      	bne.n	8002a50 <HAL_ADC_ConfigChannel+0x4ac>
 8002a38:	683b      	ldr	r3, [r7, #0]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	0e9b      	lsrs	r3, r3, #26
 8002a3e:	3301      	adds	r3, #1
 8002a40:	f003 031f 	and.w	r3, r3, #31
 8002a44:	2b09      	cmp	r3, #9
 8002a46:	bf94      	ite	ls
 8002a48:	2301      	movls	r3, #1
 8002a4a:	2300      	movhi	r3, #0
 8002a4c:	b2db      	uxtb	r3, r3
 8002a4e:	e019      	b.n	8002a84 <HAL_ADC_ConfigChannel+0x4e0>
 8002a50:	683b      	ldr	r3, [r7, #0]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a56:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002a58:	fa93 f3a3 	rbit	r3, r3
 8002a5c:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8002a5e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002a60:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8002a62:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d101      	bne.n	8002a6c <HAL_ADC_ConfigChannel+0x4c8>
    return 32U;
 8002a68:	2320      	movs	r3, #32
 8002a6a:	e003      	b.n	8002a74 <HAL_ADC_ConfigChannel+0x4d0>
  return __builtin_clz(value);
 8002a6c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002a6e:	fab3 f383 	clz	r3, r3
 8002a72:	b2db      	uxtb	r3, r3
 8002a74:	3301      	adds	r3, #1
 8002a76:	f003 031f 	and.w	r3, r3, #31
 8002a7a:	2b09      	cmp	r3, #9
 8002a7c:	bf94      	ite	ls
 8002a7e:	2301      	movls	r3, #1
 8002a80:	2300      	movhi	r3, #0
 8002a82:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d079      	beq.n	8002b7c <HAL_ADC_ConfigChannel+0x5d8>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002a88:	683b      	ldr	r3, [r7, #0]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d107      	bne.n	8002aa4 <HAL_ADC_ConfigChannel+0x500>
 8002a94:	683b      	ldr	r3, [r7, #0]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	0e9b      	lsrs	r3, r3, #26
 8002a9a:	3301      	adds	r3, #1
 8002a9c:	069b      	lsls	r3, r3, #26
 8002a9e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002aa2:	e015      	b.n	8002ad0 <HAL_ADC_ConfigChannel+0x52c>
 8002aa4:	683b      	ldr	r3, [r7, #0]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002aaa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002aac:	fa93 f3a3 	rbit	r3, r3
 8002ab0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8002ab2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002ab4:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8002ab6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d101      	bne.n	8002ac0 <HAL_ADC_ConfigChannel+0x51c>
    return 32U;
 8002abc:	2320      	movs	r3, #32
 8002abe:	e003      	b.n	8002ac8 <HAL_ADC_ConfigChannel+0x524>
  return __builtin_clz(value);
 8002ac0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002ac2:	fab3 f383 	clz	r3, r3
 8002ac6:	b2db      	uxtb	r3, r3
 8002ac8:	3301      	adds	r3, #1
 8002aca:	069b      	lsls	r3, r3, #26
 8002acc:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002ad0:	683b      	ldr	r3, [r7, #0]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d109      	bne.n	8002af0 <HAL_ADC_ConfigChannel+0x54c>
 8002adc:	683b      	ldr	r3, [r7, #0]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	0e9b      	lsrs	r3, r3, #26
 8002ae2:	3301      	adds	r3, #1
 8002ae4:	f003 031f 	and.w	r3, r3, #31
 8002ae8:	2101      	movs	r1, #1
 8002aea:	fa01 f303 	lsl.w	r3, r1, r3
 8002aee:	e017      	b.n	8002b20 <HAL_ADC_ConfigChannel+0x57c>
 8002af0:	683b      	ldr	r3, [r7, #0]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002af6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002af8:	fa93 f3a3 	rbit	r3, r3
 8002afc:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8002afe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002b00:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8002b02:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d101      	bne.n	8002b0c <HAL_ADC_ConfigChannel+0x568>
    return 32U;
 8002b08:	2320      	movs	r3, #32
 8002b0a:	e003      	b.n	8002b14 <HAL_ADC_ConfigChannel+0x570>
  return __builtin_clz(value);
 8002b0c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002b0e:	fab3 f383 	clz	r3, r3
 8002b12:	b2db      	uxtb	r3, r3
 8002b14:	3301      	adds	r3, #1
 8002b16:	f003 031f 	and.w	r3, r3, #31
 8002b1a:	2101      	movs	r1, #1
 8002b1c:	fa01 f303 	lsl.w	r3, r1, r3
 8002b20:	ea42 0103 	orr.w	r1, r2, r3
 8002b24:	683b      	ldr	r3, [r7, #0]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d10a      	bne.n	8002b46 <HAL_ADC_ConfigChannel+0x5a2>
 8002b30:	683b      	ldr	r3, [r7, #0]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	0e9b      	lsrs	r3, r3, #26
 8002b36:	3301      	adds	r3, #1
 8002b38:	f003 021f 	and.w	r2, r3, #31
 8002b3c:	4613      	mov	r3, r2
 8002b3e:	005b      	lsls	r3, r3, #1
 8002b40:	4413      	add	r3, r2
 8002b42:	051b      	lsls	r3, r3, #20
 8002b44:	e018      	b.n	8002b78 <HAL_ADC_ConfigChannel+0x5d4>
 8002b46:	683b      	ldr	r3, [r7, #0]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002b4e:	fa93 f3a3 	rbit	r3, r3
 8002b52:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8002b54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002b56:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8002b58:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d101      	bne.n	8002b62 <HAL_ADC_ConfigChannel+0x5be>
    return 32U;
 8002b5e:	2320      	movs	r3, #32
 8002b60:	e003      	b.n	8002b6a <HAL_ADC_ConfigChannel+0x5c6>
  return __builtin_clz(value);
 8002b62:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002b64:	fab3 f383 	clz	r3, r3
 8002b68:	b2db      	uxtb	r3, r3
 8002b6a:	3301      	adds	r3, #1
 8002b6c:	f003 021f 	and.w	r2, r3, #31
 8002b70:	4613      	mov	r3, r2
 8002b72:	005b      	lsls	r3, r3, #1
 8002b74:	4413      	add	r3, r2
 8002b76:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002b78:	430b      	orrs	r3, r1
 8002b7a:	e080      	b.n	8002c7e <HAL_ADC_ConfigChannel+0x6da>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002b7c:	683b      	ldr	r3, [r7, #0]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d107      	bne.n	8002b98 <HAL_ADC_ConfigChannel+0x5f4>
 8002b88:	683b      	ldr	r3, [r7, #0]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	0e9b      	lsrs	r3, r3, #26
 8002b8e:	3301      	adds	r3, #1
 8002b90:	069b      	lsls	r3, r3, #26
 8002b92:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002b96:	e015      	b.n	8002bc4 <HAL_ADC_ConfigChannel+0x620>
 8002b98:	683b      	ldr	r3, [r7, #0]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ba0:	fa93 f3a3 	rbit	r3, r3
 8002ba4:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8002ba6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ba8:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8002baa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d101      	bne.n	8002bb4 <HAL_ADC_ConfigChannel+0x610>
    return 32U;
 8002bb0:	2320      	movs	r3, #32
 8002bb2:	e003      	b.n	8002bbc <HAL_ADC_ConfigChannel+0x618>
  return __builtin_clz(value);
 8002bb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002bb6:	fab3 f383 	clz	r3, r3
 8002bba:	b2db      	uxtb	r3, r3
 8002bbc:	3301      	adds	r3, #1
 8002bbe:	069b      	lsls	r3, r3, #26
 8002bc0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002bc4:	683b      	ldr	r3, [r7, #0]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d109      	bne.n	8002be4 <HAL_ADC_ConfigChannel+0x640>
 8002bd0:	683b      	ldr	r3, [r7, #0]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	0e9b      	lsrs	r3, r3, #26
 8002bd6:	3301      	adds	r3, #1
 8002bd8:	f003 031f 	and.w	r3, r3, #31
 8002bdc:	2101      	movs	r1, #1
 8002bde:	fa01 f303 	lsl.w	r3, r1, r3
 8002be2:	e017      	b.n	8002c14 <HAL_ADC_ConfigChannel+0x670>
 8002be4:	683b      	ldr	r3, [r7, #0]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bea:	6a3b      	ldr	r3, [r7, #32]
 8002bec:	fa93 f3a3 	rbit	r3, r3
 8002bf0:	61fb      	str	r3, [r7, #28]
  return result;
 8002bf2:	69fb      	ldr	r3, [r7, #28]
 8002bf4:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8002bf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d101      	bne.n	8002c00 <HAL_ADC_ConfigChannel+0x65c>
    return 32U;
 8002bfc:	2320      	movs	r3, #32
 8002bfe:	e003      	b.n	8002c08 <HAL_ADC_ConfigChannel+0x664>
  return __builtin_clz(value);
 8002c00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c02:	fab3 f383 	clz	r3, r3
 8002c06:	b2db      	uxtb	r3, r3
 8002c08:	3301      	adds	r3, #1
 8002c0a:	f003 031f 	and.w	r3, r3, #31
 8002c0e:	2101      	movs	r1, #1
 8002c10:	fa01 f303 	lsl.w	r3, r1, r3
 8002c14:	ea42 0103 	orr.w	r1, r2, r3
 8002c18:	683b      	ldr	r3, [r7, #0]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d10d      	bne.n	8002c40 <HAL_ADC_ConfigChannel+0x69c>
 8002c24:	683b      	ldr	r3, [r7, #0]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	0e9b      	lsrs	r3, r3, #26
 8002c2a:	3301      	adds	r3, #1
 8002c2c:	f003 021f 	and.w	r2, r3, #31
 8002c30:	4613      	mov	r3, r2
 8002c32:	005b      	lsls	r3, r3, #1
 8002c34:	4413      	add	r3, r2
 8002c36:	3b1e      	subs	r3, #30
 8002c38:	051b      	lsls	r3, r3, #20
 8002c3a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002c3e:	e01d      	b.n	8002c7c <HAL_ADC_ConfigChannel+0x6d8>
 8002c40:	683b      	ldr	r3, [r7, #0]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c46:	697b      	ldr	r3, [r7, #20]
 8002c48:	fa93 f3a3 	rbit	r3, r3
 8002c4c:	613b      	str	r3, [r7, #16]
  return result;
 8002c4e:	693b      	ldr	r3, [r7, #16]
 8002c50:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002c52:	69bb      	ldr	r3, [r7, #24]
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d103      	bne.n	8002c60 <HAL_ADC_ConfigChannel+0x6bc>
    return 32U;
 8002c58:	2320      	movs	r3, #32
 8002c5a:	e005      	b.n	8002c68 <HAL_ADC_ConfigChannel+0x6c4>
 8002c5c:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002c60:	69bb      	ldr	r3, [r7, #24]
 8002c62:	fab3 f383 	clz	r3, r3
 8002c66:	b2db      	uxtb	r3, r3
 8002c68:	3301      	adds	r3, #1
 8002c6a:	f003 021f 	and.w	r2, r3, #31
 8002c6e:	4613      	mov	r3, r2
 8002c70:	005b      	lsls	r3, r3, #1
 8002c72:	4413      	add	r3, r2
 8002c74:	3b1e      	subs	r3, #30
 8002c76:	051b      	lsls	r3, r3, #20
 8002c78:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002c7c:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8002c7e:	683a      	ldr	r2, [r7, #0]
 8002c80:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002c82:	4619      	mov	r1, r3
 8002c84:	f7ff f87f 	bl	8001d86 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002c88:	683b      	ldr	r3, [r7, #0]
 8002c8a:	681a      	ldr	r2, [r3, #0]
 8002c8c:	4b43      	ldr	r3, [pc, #268]	@ (8002d9c <HAL_ADC_ConfigChannel+0x7f8>)
 8002c8e:	4013      	ands	r3, r2
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d079      	beq.n	8002d88 <HAL_ADC_ConfigChannel+0x7e4>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002c94:	4842      	ldr	r0, [pc, #264]	@ (8002da0 <HAL_ADC_ConfigChannel+0x7fc>)
 8002c96:	f7fe ff65 	bl	8001b64 <LL_ADC_GetCommonPathInternalCh>
 8002c9a:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002c9e:	683b      	ldr	r3, [r7, #0]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	4a40      	ldr	r2, [pc, #256]	@ (8002da4 <HAL_ADC_ConfigChannel+0x800>)
 8002ca4:	4293      	cmp	r3, r2
 8002ca6:	d124      	bne.n	8002cf2 <HAL_ADC_ConfigChannel+0x74e>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002ca8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002cac:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d11e      	bne.n	8002cf2 <HAL_ADC_ConfigChannel+0x74e>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	4a3b      	ldr	r2, [pc, #236]	@ (8002da8 <HAL_ADC_ConfigChannel+0x804>)
 8002cba:	4293      	cmp	r3, r2
 8002cbc:	d164      	bne.n	8002d88 <HAL_ADC_ConfigChannel+0x7e4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002cbe:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002cc2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002cc6:	4619      	mov	r1, r3
 8002cc8:	4835      	ldr	r0, [pc, #212]	@ (8002da0 <HAL_ADC_ConfigChannel+0x7fc>)
 8002cca:	f7fe ff38 	bl	8001b3e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002cce:	4b37      	ldr	r3, [pc, #220]	@ (8002dac <HAL_ADC_ConfigChannel+0x808>)
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	099b      	lsrs	r3, r3, #6
 8002cd4:	4a36      	ldr	r2, [pc, #216]	@ (8002db0 <HAL_ADC_ConfigChannel+0x80c>)
 8002cd6:	fba2 2303 	umull	r2, r3, r2, r3
 8002cda:	099b      	lsrs	r3, r3, #6
 8002cdc:	3301      	adds	r3, #1
 8002cde:	005b      	lsls	r3, r3, #1
 8002ce0:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002ce2:	e002      	b.n	8002cea <HAL_ADC_ConfigChannel+0x746>
          {
            wait_loop_index--;
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	3b01      	subs	r3, #1
 8002ce8:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d1f9      	bne.n	8002ce4 <HAL_ADC_ConfigChannel+0x740>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002cf0:	e04a      	b.n	8002d88 <HAL_ADC_ConfigChannel+0x7e4>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002cf2:	683b      	ldr	r3, [r7, #0]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	4a2f      	ldr	r2, [pc, #188]	@ (8002db4 <HAL_ADC_ConfigChannel+0x810>)
 8002cf8:	4293      	cmp	r3, r2
 8002cfa:	d113      	bne.n	8002d24 <HAL_ADC_ConfigChannel+0x780>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002cfc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002d00:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d10d      	bne.n	8002d24 <HAL_ADC_ConfigChannel+0x780>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	4a2a      	ldr	r2, [pc, #168]	@ (8002db8 <HAL_ADC_ConfigChannel+0x814>)
 8002d0e:	4293      	cmp	r3, r2
 8002d10:	d13a      	bne.n	8002d88 <HAL_ADC_ConfigChannel+0x7e4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002d12:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002d16:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002d1a:	4619      	mov	r1, r3
 8002d1c:	4820      	ldr	r0, [pc, #128]	@ (8002da0 <HAL_ADC_ConfigChannel+0x7fc>)
 8002d1e:	f7fe ff0e 	bl	8001b3e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002d22:	e031      	b.n	8002d88 <HAL_ADC_ConfigChannel+0x7e4>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002d24:	683b      	ldr	r3, [r7, #0]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	4a24      	ldr	r2, [pc, #144]	@ (8002dbc <HAL_ADC_ConfigChannel+0x818>)
 8002d2a:	4293      	cmp	r3, r2
 8002d2c:	d113      	bne.n	8002d56 <HAL_ADC_ConfigChannel+0x7b2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002d2e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002d32:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d10d      	bne.n	8002d56 <HAL_ADC_ConfigChannel+0x7b2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	4a1a      	ldr	r2, [pc, #104]	@ (8002da8 <HAL_ADC_ConfigChannel+0x804>)
 8002d40:	4293      	cmp	r3, r2
 8002d42:	d121      	bne.n	8002d88 <HAL_ADC_ConfigChannel+0x7e4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002d44:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002d48:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002d4c:	4619      	mov	r1, r3
 8002d4e:	4814      	ldr	r0, [pc, #80]	@ (8002da0 <HAL_ADC_ConfigChannel+0x7fc>)
 8002d50:	f7fe fef5 	bl	8001b3e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_VREFINT_INSTANCE(hadc))
 8002d54:	e018      	b.n	8002d88 <HAL_ADC_ConfigChannel+0x7e4>
                                         LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
        }
      }
      else if (pConfig->Channel == ADC_CHANNEL_VDDCORE)
 8002d56:	683b      	ldr	r3, [r7, #0]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	4a19      	ldr	r2, [pc, #100]	@ (8002dc0 <HAL_ADC_ConfigChannel+0x81c>)
 8002d5c:	4293      	cmp	r3, r2
 8002d5e:	d113      	bne.n	8002d88 <HAL_ADC_ConfigChannel+0x7e4>
      {
        if (ADC_VDDCORE_INSTANCE(hadc))
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	4a10      	ldr	r2, [pc, #64]	@ (8002da8 <HAL_ADC_ConfigChannel+0x804>)
 8002d66:	4293      	cmp	r3, r2
 8002d68:	d00e      	beq.n	8002d88 <HAL_ADC_ConfigChannel+0x7e4>
        {
          LL_ADC_EnableChannelVDDcore(hadc->Instance);
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	4618      	mov	r0, r3
 8002d70:	f7fe ff06 	bl	8001b80 <LL_ADC_EnableChannelVDDcore>
 8002d74:	e008      	b.n	8002d88 <HAL_ADC_ConfigChannel+0x7e4>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d7a:	f043 0220 	orr.w	r2, r3, #32
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002d82:	2301      	movs	r3, #1
 8002d84:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8002d90:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8002d94:	4618      	mov	r0, r3
 8002d96:	37d8      	adds	r7, #216	@ 0xd8
 8002d98:	46bd      	mov	sp, r7
 8002d9a:	bd80      	pop	{r7, pc}
 8002d9c:	80080000 	.word	0x80080000
 8002da0:	42028300 	.word	0x42028300
 8002da4:	c3210000 	.word	0xc3210000
 8002da8:	42028000 	.word	0x42028000
 8002dac:	20000000 	.word	0x20000000
 8002db0:	053e2d63 	.word	0x053e2d63
 8002db4:	43290000 	.word	0x43290000
 8002db8:	42028100 	.word	0x42028100
 8002dbc:	c7520000 	.word	0xc7520000
 8002dc0:	475a0000 	.word	0x475a0000

08002dc4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002dc4:	b580      	push	{r7, lr}
 8002dc6:	b084      	sub	sp, #16
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8002dcc:	2300      	movs	r3, #0
 8002dce:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	4618      	mov	r0, r3
 8002dd6:	f7ff f8a3 	bl	8001f20 <LL_ADC_IsEnabled>
 8002dda:	4603      	mov	r3, r0
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d166      	bne.n	8002eae <ADC_Enable+0xea>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	689a      	ldr	r2, [r3, #8]
 8002de6:	4b34      	ldr	r3, [pc, #208]	@ (8002eb8 <ADC_Enable+0xf4>)
 8002de8:	4013      	ands	r3, r2
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d00d      	beq.n	8002e0a <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002df2:	f043 0210 	orr.w	r2, r3, #16
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002dfe:	f043 0201 	orr.w	r2, r3, #1
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8002e06:	2301      	movs	r3, #1
 8002e08:	e052      	b.n	8002eb0 <ADC_Enable+0xec>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	4618      	mov	r0, r3
 8002e10:	f7ff f872 	bl	8001ef8 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002e14:	4829      	ldr	r0, [pc, #164]	@ (8002ebc <ADC_Enable+0xf8>)
 8002e16:	f7fe fea5 	bl	8001b64 <LL_ADC_GetCommonPathInternalCh>
 8002e1a:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8002e1c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d010      	beq.n	8002e46 <ADC_Enable+0x82>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002e24:	4b26      	ldr	r3, [pc, #152]	@ (8002ec0 <ADC_Enable+0xfc>)
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	099b      	lsrs	r3, r3, #6
 8002e2a:	4a26      	ldr	r2, [pc, #152]	@ (8002ec4 <ADC_Enable+0x100>)
 8002e2c:	fba2 2303 	umull	r2, r3, r2, r3
 8002e30:	099b      	lsrs	r3, r3, #6
 8002e32:	3301      	adds	r3, #1
 8002e34:	005b      	lsls	r3, r3, #1
 8002e36:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002e38:	e002      	b.n	8002e40 <ADC_Enable+0x7c>
      {
        wait_loop_index--;
 8002e3a:	68bb      	ldr	r3, [r7, #8]
 8002e3c:	3b01      	subs	r3, #1
 8002e3e:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002e40:	68bb      	ldr	r3, [r7, #8]
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d1f9      	bne.n	8002e3a <ADC_Enable+0x76>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002e46:	f7fe fe37 	bl	8001ab8 <HAL_GetTick>
 8002e4a:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002e4c:	e028      	b.n	8002ea0 <ADC_Enable+0xdc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	4618      	mov	r0, r3
 8002e54:	f7ff f864 	bl	8001f20 <LL_ADC_IsEnabled>
 8002e58:	4603      	mov	r3, r0
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d104      	bne.n	8002e68 <ADC_Enable+0xa4>
      {
        LL_ADC_Enable(hadc->Instance);
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	4618      	mov	r0, r3
 8002e64:	f7ff f848 	bl	8001ef8 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002e68:	f7fe fe26 	bl	8001ab8 <HAL_GetTick>
 8002e6c:	4602      	mov	r2, r0
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	1ad3      	subs	r3, r2, r3
 8002e72:	2b02      	cmp	r3, #2
 8002e74:	d914      	bls.n	8002ea0 <ADC_Enable+0xdc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	f003 0301 	and.w	r3, r3, #1
 8002e80:	2b01      	cmp	r3, #1
 8002e82:	d00d      	beq.n	8002ea0 <ADC_Enable+0xdc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e88:	f043 0210 	orr.w	r2, r3, #16
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e94:	f043 0201 	orr.w	r2, r3, #1
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8002e9c:	2301      	movs	r3, #1
 8002e9e:	e007      	b.n	8002eb0 <ADC_Enable+0xec>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f003 0301 	and.w	r3, r3, #1
 8002eaa:	2b01      	cmp	r3, #1
 8002eac:	d1cf      	bne.n	8002e4e <ADC_Enable+0x8a>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002eae:	2300      	movs	r3, #0
}
 8002eb0:	4618      	mov	r0, r3
 8002eb2:	3710      	adds	r7, #16
 8002eb4:	46bd      	mov	sp, r7
 8002eb6:	bd80      	pop	{r7, pc}
 8002eb8:	8000003f 	.word	0x8000003f
 8002ebc:	42028300 	.word	0x42028300
 8002ec0:	20000000 	.word	0x20000000
 8002ec4:	053e2d63 	.word	0x053e2d63

08002ec8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ec8:	b480      	push	{r7}
 8002eca:	b085      	sub	sp, #20
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	f003 0307 	and.w	r3, r3, #7
 8002ed6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002ed8:	4b0c      	ldr	r3, [pc, #48]	@ (8002f0c <__NVIC_SetPriorityGrouping+0x44>)
 8002eda:	68db      	ldr	r3, [r3, #12]
 8002edc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002ede:	68ba      	ldr	r2, [r7, #8]
 8002ee0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002ee4:	4013      	ands	r3, r2
 8002ee6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002eec:	68bb      	ldr	r3, [r7, #8]
 8002eee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002ef0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002ef4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002ef8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002efa:	4a04      	ldr	r2, [pc, #16]	@ (8002f0c <__NVIC_SetPriorityGrouping+0x44>)
 8002efc:	68bb      	ldr	r3, [r7, #8]
 8002efe:	60d3      	str	r3, [r2, #12]
}
 8002f00:	bf00      	nop
 8002f02:	3714      	adds	r7, #20
 8002f04:	46bd      	mov	sp, r7
 8002f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f0a:	4770      	bx	lr
 8002f0c:	e000ed00 	.word	0xe000ed00

08002f10 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002f10:	b480      	push	{r7}
 8002f12:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002f14:	4b04      	ldr	r3, [pc, #16]	@ (8002f28 <__NVIC_GetPriorityGrouping+0x18>)
 8002f16:	68db      	ldr	r3, [r3, #12]
 8002f18:	0a1b      	lsrs	r3, r3, #8
 8002f1a:	f003 0307 	and.w	r3, r3, #7
}
 8002f1e:	4618      	mov	r0, r3
 8002f20:	46bd      	mov	sp, r7
 8002f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f26:	4770      	bx	lr
 8002f28:	e000ed00 	.word	0xe000ed00

08002f2c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002f2c:	b480      	push	{r7}
 8002f2e:	b083      	sub	sp, #12
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	4603      	mov	r3, r0
 8002f34:	6039      	str	r1, [r7, #0]
 8002f36:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002f38:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	db0a      	blt.n	8002f56 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f40:	683b      	ldr	r3, [r7, #0]
 8002f42:	b2da      	uxtb	r2, r3
 8002f44:	490c      	ldr	r1, [pc, #48]	@ (8002f78 <__NVIC_SetPriority+0x4c>)
 8002f46:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002f4a:	0112      	lsls	r2, r2, #4
 8002f4c:	b2d2      	uxtb	r2, r2
 8002f4e:	440b      	add	r3, r1
 8002f50:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002f54:	e00a      	b.n	8002f6c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f56:	683b      	ldr	r3, [r7, #0]
 8002f58:	b2da      	uxtb	r2, r3
 8002f5a:	4908      	ldr	r1, [pc, #32]	@ (8002f7c <__NVIC_SetPriority+0x50>)
 8002f5c:	88fb      	ldrh	r3, [r7, #6]
 8002f5e:	f003 030f 	and.w	r3, r3, #15
 8002f62:	3b04      	subs	r3, #4
 8002f64:	0112      	lsls	r2, r2, #4
 8002f66:	b2d2      	uxtb	r2, r2
 8002f68:	440b      	add	r3, r1
 8002f6a:	761a      	strb	r2, [r3, #24]
}
 8002f6c:	bf00      	nop
 8002f6e:	370c      	adds	r7, #12
 8002f70:	46bd      	mov	sp, r7
 8002f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f76:	4770      	bx	lr
 8002f78:	e000e100 	.word	0xe000e100
 8002f7c:	e000ed00 	.word	0xe000ed00

08002f80 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f80:	b480      	push	{r7}
 8002f82:	b089      	sub	sp, #36	@ 0x24
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	60f8      	str	r0, [r7, #12]
 8002f88:	60b9      	str	r1, [r7, #8]
 8002f8a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	f003 0307 	and.w	r3, r3, #7
 8002f92:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002f94:	69fb      	ldr	r3, [r7, #28]
 8002f96:	f1c3 0307 	rsb	r3, r3, #7
 8002f9a:	2b04      	cmp	r3, #4
 8002f9c:	bf28      	it	cs
 8002f9e:	2304      	movcs	r3, #4
 8002fa0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002fa2:	69fb      	ldr	r3, [r7, #28]
 8002fa4:	3304      	adds	r3, #4
 8002fa6:	2b06      	cmp	r3, #6
 8002fa8:	d902      	bls.n	8002fb0 <NVIC_EncodePriority+0x30>
 8002faa:	69fb      	ldr	r3, [r7, #28]
 8002fac:	3b03      	subs	r3, #3
 8002fae:	e000      	b.n	8002fb2 <NVIC_EncodePriority+0x32>
 8002fb0:	2300      	movs	r3, #0
 8002fb2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002fb4:	f04f 32ff 	mov.w	r2, #4294967295
 8002fb8:	69bb      	ldr	r3, [r7, #24]
 8002fba:	fa02 f303 	lsl.w	r3, r2, r3
 8002fbe:	43da      	mvns	r2, r3
 8002fc0:	68bb      	ldr	r3, [r7, #8]
 8002fc2:	401a      	ands	r2, r3
 8002fc4:	697b      	ldr	r3, [r7, #20]
 8002fc6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002fc8:	f04f 31ff 	mov.w	r1, #4294967295
 8002fcc:	697b      	ldr	r3, [r7, #20]
 8002fce:	fa01 f303 	lsl.w	r3, r1, r3
 8002fd2:	43d9      	mvns	r1, r3
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002fd8:	4313      	orrs	r3, r2
         );
}
 8002fda:	4618      	mov	r0, r3
 8002fdc:	3724      	adds	r7, #36	@ 0x24
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe4:	4770      	bx	lr

08002fe6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PRIORITYGROUP_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002fe6:	b580      	push	{r7, lr}
 8002fe8:	b082      	sub	sp, #8
 8002fea:	af00      	add	r7, sp, #0
 8002fec:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002fee:	6878      	ldr	r0, [r7, #4]
 8002ff0:	f7ff ff6a 	bl	8002ec8 <__NVIC_SetPriorityGrouping>
}
 8002ff4:	bf00      	nop
 8002ff6:	3708      	adds	r7, #8
 8002ff8:	46bd      	mov	sp, r7
 8002ffa:	bd80      	pop	{r7, pc}

08002ffc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ffc:	b580      	push	{r7, lr}
 8002ffe:	b086      	sub	sp, #24
 8003000:	af00      	add	r7, sp, #0
 8003002:	4603      	mov	r3, r0
 8003004:	60b9      	str	r1, [r7, #8]
 8003006:	607a      	str	r2, [r7, #4]
 8003008:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800300a:	f7ff ff81 	bl	8002f10 <__NVIC_GetPriorityGrouping>
 800300e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003010:	687a      	ldr	r2, [r7, #4]
 8003012:	68b9      	ldr	r1, [r7, #8]
 8003014:	6978      	ldr	r0, [r7, #20]
 8003016:	f7ff ffb3 	bl	8002f80 <NVIC_EncodePriority>
 800301a:	4602      	mov	r2, r0
 800301c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003020:	4611      	mov	r1, r2
 8003022:	4618      	mov	r0, r3
 8003024:	f7ff ff82 	bl	8002f2c <__NVIC_SetPriority>
}
 8003028:	bf00      	nop
 800302a:	3718      	adds	r7, #24
 800302c:	46bd      	mov	sp, r7
 800302e:	bd80      	pop	{r7, pc}

08003030 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003030:	b480      	push	{r7}
 8003032:	b083      	sub	sp, #12
 8003034:	af00      	add	r7, sp, #0
 8003036:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	3b01      	subs	r3, #1
 800303c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003040:	d301      	bcc.n	8003046 <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 8003042:	2301      	movs	r3, #1
 8003044:	e00d      	b.n	8003062 <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 8003046:	4a0a      	ldr	r2, [pc, #40]	@ (8003070 <HAL_SYSTICK_Config+0x40>)
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	3b01      	subs	r3, #1
 800304c:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 800304e:	4b08      	ldr	r3, [pc, #32]	@ (8003070 <HAL_SYSTICK_Config+0x40>)
 8003050:	2200      	movs	r2, #0
 8003052:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 8003054:	4b06      	ldr	r3, [pc, #24]	@ (8003070 <HAL_SYSTICK_Config+0x40>)
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	4a05      	ldr	r2, [pc, #20]	@ (8003070 <HAL_SYSTICK_Config+0x40>)
 800305a:	f043 0303 	orr.w	r3, r3, #3
 800305e:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 8003060:	2300      	movs	r3, #0
}
 8003062:	4618      	mov	r0, r3
 8003064:	370c      	adds	r7, #12
 8003066:	46bd      	mov	sp, r7
 8003068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800306c:	4770      	bx	lr
 800306e:	bf00      	nop
 8003070:	e000e010 	.word	0xe000e010

08003074 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8003074:	b480      	push	{r7}
 8003076:	b083      	sub	sp, #12
 8003078:	af00      	add	r7, sp, #0
 800307a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	2b04      	cmp	r3, #4
 8003080:	d844      	bhi.n	800310c <HAL_SYSTICK_CLKSourceConfig+0x98>
 8003082:	a201      	add	r2, pc, #4	@ (adr r2, 8003088 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 8003084:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003088:	080030ab 	.word	0x080030ab
 800308c:	080030c9 	.word	0x080030c9
 8003090:	080030eb 	.word	0x080030eb
 8003094:	0800310d 	.word	0x0800310d
 8003098:	0800309d 	.word	0x0800309d
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 800309c:	4b1f      	ldr	r3, [pc, #124]	@ (800311c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	4a1e      	ldr	r2, [pc, #120]	@ (800311c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80030a2:	f043 0304 	orr.w	r3, r3, #4
 80030a6:	6013      	str	r3, [r2, #0]
      break;
 80030a8:	e031      	b.n	800310e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 80030aa:	4b1c      	ldr	r3, [pc, #112]	@ (800311c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	4a1b      	ldr	r2, [pc, #108]	@ (800311c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80030b0:	f023 0304 	bic.w	r3, r3, #4
 80030b4:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, (0x00000000U));
 80030b6:	4b1a      	ldr	r3, [pc, #104]	@ (8003120 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80030b8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80030bc:	4a18      	ldr	r2, [pc, #96]	@ (8003120 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80030be:	f023 030c 	bic.w	r3, r3, #12
 80030c2:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 80030c6:	e022      	b.n	800310e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 80030c8:	4b14      	ldr	r3, [pc, #80]	@ (800311c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	4a13      	ldr	r2, [pc, #76]	@ (800311c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80030ce:	f023 0304 	bic.w	r3, r3, #4
 80030d2:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_0);
 80030d4:	4b12      	ldr	r3, [pc, #72]	@ (8003120 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80030d6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80030da:	f023 030c 	bic.w	r3, r3, #12
 80030de:	4a10      	ldr	r2, [pc, #64]	@ (8003120 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80030e0:	f043 0304 	orr.w	r3, r3, #4
 80030e4:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 80030e8:	e011      	b.n	800310e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 80030ea:	4b0c      	ldr	r3, [pc, #48]	@ (800311c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	4a0b      	ldr	r2, [pc, #44]	@ (800311c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80030f0:	f023 0304 	bic.w	r3, r3, #4
 80030f4:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_1);
 80030f6:	4b0a      	ldr	r3, [pc, #40]	@ (8003120 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80030f8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80030fc:	f023 030c 	bic.w	r3, r3, #12
 8003100:	4a07      	ldr	r2, [pc, #28]	@ (8003120 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8003102:	f043 0308 	orr.w	r3, r3, #8
 8003106:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 800310a:	e000      	b.n	800310e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 800310c:	bf00      	nop
  }
}
 800310e:	bf00      	nop
 8003110:	370c      	adds	r7, #12
 8003112:	46bd      	mov	sp, r7
 8003114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003118:	4770      	bx	lr
 800311a:	bf00      	nop
 800311c:	e000e010 	.word	0xe000e010
 8003120:	44020c00 	.word	0x44020c00

08003124 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 8003124:	b480      	push	{r7}
 8003126:	b083      	sub	sp, #12
 8003128:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 800312a:	4b17      	ldr	r3, [pc, #92]	@ (8003188 <HAL_SYSTICK_GetCLKSourceConfig+0x64>)
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	f003 0304 	and.w	r3, r3, #4
 8003132:	2b00      	cmp	r3, #0
 8003134:	d002      	beq.n	800313c <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 8003136:	2304      	movs	r3, #4
 8003138:	607b      	str	r3, [r7, #4]
 800313a:	e01e      	b.n	800317a <HAL_SYSTICK_GetCLKSourceConfig+0x56>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL);
 800313c:	4b13      	ldr	r3, [pc, #76]	@ (800318c <HAL_SYSTICK_GetCLKSourceConfig+0x68>)
 800313e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003142:	f003 030c 	and.w	r3, r3, #12
 8003146:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 8003148:	683b      	ldr	r3, [r7, #0]
 800314a:	2b08      	cmp	r3, #8
 800314c:	d00f      	beq.n	800316e <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 800314e:	683b      	ldr	r3, [r7, #0]
 8003150:	2b08      	cmp	r3, #8
 8003152:	d80f      	bhi.n	8003174 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 8003154:	683b      	ldr	r3, [r7, #0]
 8003156:	2b00      	cmp	r3, #0
 8003158:	d003      	beq.n	8003162 <HAL_SYSTICK_GetCLKSourceConfig+0x3e>
 800315a:	683b      	ldr	r3, [r7, #0]
 800315c:	2b04      	cmp	r3, #4
 800315e:	d003      	beq.n	8003168 <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 8003160:	e008      	b.n	8003174 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8003162:	2300      	movs	r3, #0
 8003164:	607b      	str	r3, [r7, #4]
        break;
 8003166:	e008      	b.n	800317a <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 8003168:	2301      	movs	r3, #1
 800316a:	607b      	str	r3, [r7, #4]
        break;
 800316c:	e005      	b.n	800317a <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 800316e:	2302      	movs	r3, #2
 8003170:	607b      	str	r3, [r7, #4]
        break;
 8003172:	e002      	b.n	800317a <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8003174:	2300      	movs	r3, #0
 8003176:	607b      	str	r3, [r7, #4]
        break;
 8003178:	bf00      	nop
    }
  }
  return systick_source;
 800317a:	687b      	ldr	r3, [r7, #4]
}
 800317c:	4618      	mov	r0, r3
 800317e:	370c      	adds	r7, #12
 8003180:	46bd      	mov	sp, r7
 8003182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003186:	4770      	bx	lr
 8003188:	e000e010 	.word	0xe000e010
 800318c:	44020c00 	.word	0x44020c00

08003190 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8003190:	b480      	push	{r7}
 8003192:	b087      	sub	sp, #28
 8003194:	af00      	add	r7, sp, #0
 8003196:	6078      	str	r0, [r7, #4]
 8003198:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 800319a:	2300      	movs	r3, #0
 800319c:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 800319e:	e142      	b.n	8003426 <HAL_GPIO_Init+0x296>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 80031a0:	683b      	ldr	r3, [r7, #0]
 80031a2:	681a      	ldr	r2, [r3, #0]
 80031a4:	2101      	movs	r1, #1
 80031a6:	693b      	ldr	r3, [r7, #16]
 80031a8:	fa01 f303 	lsl.w	r3, r1, r3
 80031ac:	4013      	ands	r3, r2
 80031ae:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	f000 8134 	beq.w	8003420 <HAL_GPIO_Init+0x290>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80031b8:	683b      	ldr	r3, [r7, #0]
 80031ba:	685b      	ldr	r3, [r3, #4]
 80031bc:	2b02      	cmp	r3, #2
 80031be:	d003      	beq.n	80031c8 <HAL_GPIO_Init+0x38>
 80031c0:	683b      	ldr	r3, [r7, #0]
 80031c2:	685b      	ldr	r3, [r3, #4]
 80031c4:	2b12      	cmp	r3, #18
 80031c6:	d125      	bne.n	8003214 <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 80031c8:	693b      	ldr	r3, [r7, #16]
 80031ca:	08da      	lsrs	r2, r3, #3
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	3208      	adds	r2, #8
 80031d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80031d4:	617b      	str	r3, [r7, #20]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80031d6:	693b      	ldr	r3, [r7, #16]
 80031d8:	f003 0307 	and.w	r3, r3, #7
 80031dc:	009b      	lsls	r3, r3, #2
 80031de:	220f      	movs	r2, #15
 80031e0:	fa02 f303 	lsl.w	r3, r2, r3
 80031e4:	43db      	mvns	r3, r3
 80031e6:	697a      	ldr	r2, [r7, #20]
 80031e8:	4013      	ands	r3, r2
 80031ea:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80031ec:	683b      	ldr	r3, [r7, #0]
 80031ee:	691b      	ldr	r3, [r3, #16]
 80031f0:	f003 020f 	and.w	r2, r3, #15
 80031f4:	693b      	ldr	r3, [r7, #16]
 80031f6:	f003 0307 	and.w	r3, r3, #7
 80031fa:	009b      	lsls	r3, r3, #2
 80031fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003200:	697a      	ldr	r2, [r7, #20]
 8003202:	4313      	orrs	r3, r2
 8003204:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 8003206:	693b      	ldr	r3, [r7, #16]
 8003208:	08da      	lsrs	r2, r3, #3
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	3208      	adds	r2, #8
 800320e:	6979      	ldr	r1, [r7, #20]
 8003210:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 800321a:	693b      	ldr	r3, [r7, #16]
 800321c:	005b      	lsls	r3, r3, #1
 800321e:	2203      	movs	r2, #3
 8003220:	fa02 f303 	lsl.w	r3, r2, r3
 8003224:	43db      	mvns	r3, r3
 8003226:	697a      	ldr	r2, [r7, #20]
 8003228:	4013      	ands	r3, r2
 800322a:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 800322c:	683b      	ldr	r3, [r7, #0]
 800322e:	685b      	ldr	r3, [r3, #4]
 8003230:	f003 0203 	and.w	r2, r3, #3
 8003234:	693b      	ldr	r3, [r7, #16]
 8003236:	005b      	lsls	r3, r3, #1
 8003238:	fa02 f303 	lsl.w	r3, r2, r3
 800323c:	697a      	ldr	r2, [r7, #20]
 800323e:	4313      	orrs	r3, r2
 8003240:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	697a      	ldr	r2, [r7, #20]
 8003246:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003248:	683b      	ldr	r3, [r7, #0]
 800324a:	685b      	ldr	r3, [r3, #4]
 800324c:	2b01      	cmp	r3, #1
 800324e:	d00b      	beq.n	8003268 <HAL_GPIO_Init+0xd8>
 8003250:	683b      	ldr	r3, [r7, #0]
 8003252:	685b      	ldr	r3, [r3, #4]
 8003254:	2b02      	cmp	r3, #2
 8003256:	d007      	beq.n	8003268 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003258:	683b      	ldr	r3, [r7, #0]
 800325a:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800325c:	2b11      	cmp	r3, #17
 800325e:	d003      	beq.n	8003268 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003260:	683b      	ldr	r3, [r7, #0]
 8003262:	685b      	ldr	r3, [r3, #4]
 8003264:	2b12      	cmp	r3, #18
 8003266:	d130      	bne.n	80032ca <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	689b      	ldr	r3, [r3, #8]
 800326c:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 800326e:	693b      	ldr	r3, [r7, #16]
 8003270:	005b      	lsls	r3, r3, #1
 8003272:	2203      	movs	r2, #3
 8003274:	fa02 f303 	lsl.w	r3, r2, r3
 8003278:	43db      	mvns	r3, r3
 800327a:	697a      	ldr	r2, [r7, #20]
 800327c:	4013      	ands	r3, r2
 800327e:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8003280:	683b      	ldr	r3, [r7, #0]
 8003282:	68da      	ldr	r2, [r3, #12]
 8003284:	693b      	ldr	r3, [r7, #16]
 8003286:	005b      	lsls	r3, r3, #1
 8003288:	fa02 f303 	lsl.w	r3, r2, r3
 800328c:	697a      	ldr	r2, [r7, #20]
 800328e:	4313      	orrs	r3, r2
 8003290:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	697a      	ldr	r2, [r7, #20]
 8003296:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	685b      	ldr	r3, [r3, #4]
 800329c:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 800329e:	2201      	movs	r2, #1
 80032a0:	693b      	ldr	r3, [r7, #16]
 80032a2:	fa02 f303 	lsl.w	r3, r2, r3
 80032a6:	43db      	mvns	r3, r3
 80032a8:	697a      	ldr	r2, [r7, #20]
 80032aa:	4013      	ands	r3, r2
 80032ac:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80032ae:	683b      	ldr	r3, [r7, #0]
 80032b0:	685b      	ldr	r3, [r3, #4]
 80032b2:	091b      	lsrs	r3, r3, #4
 80032b4:	f003 0201 	and.w	r2, r3, #1
 80032b8:	693b      	ldr	r3, [r7, #16]
 80032ba:	fa02 f303 	lsl.w	r3, r2, r3
 80032be:	697a      	ldr	r2, [r7, #20]
 80032c0:	4313      	orrs	r3, r2
 80032c2:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	697a      	ldr	r2, [r7, #20]
 80032c8:	605a      	str	r2, [r3, #4]
      }

      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 80032ca:	683b      	ldr	r3, [r7, #0]
 80032cc:	685b      	ldr	r3, [r3, #4]
 80032ce:	f003 0303 	and.w	r3, r3, #3
 80032d2:	2b03      	cmp	r3, #3
 80032d4:	d109      	bne.n	80032ea <HAL_GPIO_Init+0x15a>
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 80032d6:	683b      	ldr	r3, [r7, #0]
 80032d8:	685b      	ldr	r3, [r3, #4]
 80032da:	f003 0303 	and.w	r3, r3, #3
      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 80032de:	2b03      	cmp	r3, #3
 80032e0:	d11b      	bne.n	800331a <HAL_GPIO_Init+0x18a>
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 80032e2:	683b      	ldr	r3, [r7, #0]
 80032e4:	689b      	ldr	r3, [r3, #8]
 80032e6:	2b01      	cmp	r3, #1
 80032e8:	d017      	beq.n	800331a <HAL_GPIO_Init+0x18a>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	68db      	ldr	r3, [r3, #12]
 80032ee:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 80032f0:	693b      	ldr	r3, [r7, #16]
 80032f2:	005b      	lsls	r3, r3, #1
 80032f4:	2203      	movs	r2, #3
 80032f6:	fa02 f303 	lsl.w	r3, r2, r3
 80032fa:	43db      	mvns	r3, r3
 80032fc:	697a      	ldr	r2, [r7, #20]
 80032fe:	4013      	ands	r3, r2
 8003300:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 8003302:	683b      	ldr	r3, [r7, #0]
 8003304:	689a      	ldr	r2, [r3, #8]
 8003306:	693b      	ldr	r3, [r7, #16]
 8003308:	005b      	lsls	r3, r3, #1
 800330a:	fa02 f303 	lsl.w	r3, r2, r3
 800330e:	697a      	ldr	r2, [r7, #20]
 8003310:	4313      	orrs	r3, r2
 8003312:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	697a      	ldr	r2, [r7, #20]
 8003318:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800331a:	683b      	ldr	r3, [r7, #0]
 800331c:	685b      	ldr	r3, [r3, #4]
 800331e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003322:	2b00      	cmp	r3, #0
 8003324:	d07c      	beq.n	8003420 <HAL_GPIO_Init+0x290>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8003326:	4a47      	ldr	r2, [pc, #284]	@ (8003444 <HAL_GPIO_Init+0x2b4>)
 8003328:	693b      	ldr	r3, [r7, #16]
 800332a:	089b      	lsrs	r3, r3, #2
 800332c:	3318      	adds	r3, #24
 800332e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003332:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8003334:	693b      	ldr	r3, [r7, #16]
 8003336:	f003 0303 	and.w	r3, r3, #3
 800333a:	00db      	lsls	r3, r3, #3
 800333c:	220f      	movs	r2, #15
 800333e:	fa02 f303 	lsl.w	r3, r2, r3
 8003342:	43db      	mvns	r3, r3
 8003344:	697a      	ldr	r2, [r7, #20]
 8003346:	4013      	ands	r3, r2
 8003348:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	0a9a      	lsrs	r2, r3, #10
 800334e:	4b3e      	ldr	r3, [pc, #248]	@ (8003448 <HAL_GPIO_Init+0x2b8>)
 8003350:	4013      	ands	r3, r2
 8003352:	693a      	ldr	r2, [r7, #16]
 8003354:	f002 0203 	and.w	r2, r2, #3
 8003358:	00d2      	lsls	r2, r2, #3
 800335a:	4093      	lsls	r3, r2
 800335c:	697a      	ldr	r2, [r7, #20]
 800335e:	4313      	orrs	r3, r2
 8003360:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 8003362:	4938      	ldr	r1, [pc, #224]	@ (8003444 <HAL_GPIO_Init+0x2b4>)
 8003364:	693b      	ldr	r3, [r7, #16]
 8003366:	089b      	lsrs	r3, r3, #2
 8003368:	3318      	adds	r3, #24
 800336a:	697a      	ldr	r2, [r7, #20]
 800336c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8003370:	4b34      	ldr	r3, [pc, #208]	@ (8003444 <HAL_GPIO_Init+0x2b4>)
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	43db      	mvns	r3, r3
 800337a:	697a      	ldr	r2, [r7, #20]
 800337c:	4013      	ands	r3, r2
 800337e:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003380:	683b      	ldr	r3, [r7, #0]
 8003382:	685b      	ldr	r3, [r3, #4]
 8003384:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003388:	2b00      	cmp	r3, #0
 800338a:	d003      	beq.n	8003394 <HAL_GPIO_Init+0x204>
        {
          tmp |= iocurrent;
 800338c:	697a      	ldr	r2, [r7, #20]
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	4313      	orrs	r3, r2
 8003392:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 8003394:	4a2b      	ldr	r2, [pc, #172]	@ (8003444 <HAL_GPIO_Init+0x2b4>)
 8003396:	697b      	ldr	r3, [r7, #20]
 8003398:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 800339a:	4b2a      	ldr	r3, [pc, #168]	@ (8003444 <HAL_GPIO_Init+0x2b4>)
 800339c:	685b      	ldr	r3, [r3, #4]
 800339e:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	43db      	mvns	r3, r3
 80033a4:	697a      	ldr	r2, [r7, #20]
 80033a6:	4013      	ands	r3, r2
 80033a8:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80033aa:	683b      	ldr	r3, [r7, #0]
 80033ac:	685b      	ldr	r3, [r3, #4]
 80033ae:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d003      	beq.n	80033be <HAL_GPIO_Init+0x22e>
        {
          tmp |= iocurrent;
 80033b6:	697a      	ldr	r2, [r7, #20]
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	4313      	orrs	r3, r2
 80033bc:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 80033be:	4a21      	ldr	r2, [pc, #132]	@ (8003444 <HAL_GPIO_Init+0x2b4>)
 80033c0:	697b      	ldr	r3, [r7, #20]
 80033c2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 80033c4:	4b1f      	ldr	r3, [pc, #124]	@ (8003444 <HAL_GPIO_Init+0x2b4>)
 80033c6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80033ca:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	43db      	mvns	r3, r3
 80033d0:	697a      	ldr	r2, [r7, #20]
 80033d2:	4013      	ands	r3, r2
 80033d4:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80033d6:	683b      	ldr	r3, [r7, #0]
 80033d8:	685b      	ldr	r3, [r3, #4]
 80033da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d003      	beq.n	80033ea <HAL_GPIO_Init+0x25a>
        {
          tmp |= iocurrent;
 80033e2:	697a      	ldr	r2, [r7, #20]
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	4313      	orrs	r3, r2
 80033e8:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 80033ea:	4a16      	ldr	r2, [pc, #88]	@ (8003444 <HAL_GPIO_Init+0x2b4>)
 80033ec:	697b      	ldr	r3, [r7, #20]
 80033ee:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 80033f2:	4b14      	ldr	r3, [pc, #80]	@ (8003444 <HAL_GPIO_Init+0x2b4>)
 80033f4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80033f8:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	43db      	mvns	r3, r3
 80033fe:	697a      	ldr	r2, [r7, #20]
 8003400:	4013      	ands	r3, r2
 8003402:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003404:	683b      	ldr	r3, [r7, #0]
 8003406:	685b      	ldr	r3, [r3, #4]
 8003408:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800340c:	2b00      	cmp	r3, #0
 800340e:	d003      	beq.n	8003418 <HAL_GPIO_Init+0x288>
        {
          tmp |= iocurrent;
 8003410:	697a      	ldr	r2, [r7, #20]
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	4313      	orrs	r3, r2
 8003416:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 8003418:	4a0a      	ldr	r2, [pc, #40]	@ (8003444 <HAL_GPIO_Init+0x2b4>)
 800341a:	697b      	ldr	r3, [r7, #20]
 800341c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
 8003420:	693b      	ldr	r3, [r7, #16]
 8003422:	3301      	adds	r3, #1
 8003424:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8003426:	683b      	ldr	r3, [r7, #0]
 8003428:	681a      	ldr	r2, [r3, #0]
 800342a:	693b      	ldr	r3, [r7, #16]
 800342c:	fa22 f303 	lsr.w	r3, r2, r3
 8003430:	2b00      	cmp	r3, #0
 8003432:	f47f aeb5 	bne.w	80031a0 <HAL_GPIO_Init+0x10>
  }
}
 8003436:	bf00      	nop
 8003438:	bf00      	nop
 800343a:	371c      	adds	r7, #28
 800343c:	46bd      	mov	sp, r7
 800343e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003442:	4770      	bx	lr
 8003444:	44022000 	.word	0x44022000
 8003448:	002f7f7f 	.word	0x002f7f7f

0800344c <HAL_ICACHE_ConfigAssociativityMode>:
  *            @arg ICACHE_1WAY   1-way cache (direct mapped cache)
  *            @arg ICACHE_2WAYS  2-ways set associative cache (default)
  * @retval HAL status (HAL_OK/HAL_ERROR)
  */
HAL_StatusTypeDef HAL_ICACHE_ConfigAssociativityMode(uint32_t AssociativityMode)
{
 800344c:	b480      	push	{r7}
 800344e:	b085      	sub	sp, #20
 8003450:	af00      	add	r7, sp, #0
 8003452:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003454:	2300      	movs	r3, #0
 8003456:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_ICACHE_ASSOCIATIVITY_MODE(AssociativityMode));

  /* Check cache is not enabled */
  if (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
 8003458:	4b0b      	ldr	r3, [pc, #44]	@ (8003488 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	f003 0301 	and.w	r3, r3, #1
 8003460:	2b00      	cmp	r3, #0
 8003462:	d002      	beq.n	800346a <HAL_ICACHE_ConfigAssociativityMode+0x1e>
  {
    status = HAL_ERROR;
 8003464:	2301      	movs	r3, #1
 8003466:	73fb      	strb	r3, [r7, #15]
 8003468:	e007      	b.n	800347a <HAL_ICACHE_ConfigAssociativityMode+0x2e>
  }
  else
  {
    MODIFY_REG(ICACHE->CR, ICACHE_CR_WAYSEL, AssociativityMode);
 800346a:	4b07      	ldr	r3, [pc, #28]	@ (8003488 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	f023 0204 	bic.w	r2, r3, #4
 8003472:	4905      	ldr	r1, [pc, #20]	@ (8003488 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	4313      	orrs	r3, r2
 8003478:	600b      	str	r3, [r1, #0]
  }

  return status;
 800347a:	7bfb      	ldrb	r3, [r7, #15]
}
 800347c:	4618      	mov	r0, r3
 800347e:	3714      	adds	r7, #20
 8003480:	46bd      	mov	sp, r7
 8003482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003486:	4770      	bx	lr
 8003488:	40030400 	.word	0x40030400

0800348c <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 800348c:	b480      	push	{r7}
 800348e:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 8003490:	4b05      	ldr	r3, [pc, #20]	@ (80034a8 <HAL_ICACHE_Enable+0x1c>)
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	4a04      	ldr	r2, [pc, #16]	@ (80034a8 <HAL_ICACHE_Enable+0x1c>)
 8003496:	f043 0301 	orr.w	r3, r3, #1
 800349a:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 800349c:	2300      	movs	r3, #0
}
 800349e:	4618      	mov	r0, r3
 80034a0:	46bd      	mov	sp, r7
 80034a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a6:	4770      	bx	lr
 80034a8:	40030400 	.word	0x40030400

080034ac <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pOscInitStruct)
{
 80034ac:	b580      	push	{r7, lr}
 80034ae:	b088      	sub	sp, #32
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	6078      	str	r0, [r7, #4]
  uint32_t temp_pllckselr;
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pOscInitStruct == NULL)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d102      	bne.n	80034c0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80034ba:	2301      	movs	r3, #1
 80034bc:	f000 bc28 	b.w	8003d10 <HAL_RCC_OscConfig+0x864>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pOscInitStruct->OscillatorType));
  temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80034c0:	4b94      	ldr	r3, [pc, #592]	@ (8003714 <HAL_RCC_OscConfig+0x268>)
 80034c2:	69db      	ldr	r3, [r3, #28]
 80034c4:	f003 0318 	and.w	r3, r3, #24
 80034c8:	61fb      	str	r3, [r7, #28]
  temp_pllckselr = __HAL_RCC_GET_PLL1_OSCSOURCE();
 80034ca:	4b92      	ldr	r3, [pc, #584]	@ (8003714 <HAL_RCC_OscConfig+0x268>)
 80034cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034ce:	f003 0303 	and.w	r3, r3, #3
 80034d2:	61bb      	str	r3, [r7, #24]

  /*----------------------------- CSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f003 0310 	and.w	r3, r3, #16
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d05b      	beq.n	8003598 <HAL_RCC_OscConfig+0xec>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(pOscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(pOscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_CSI) ||
 80034e0:	69fb      	ldr	r3, [r7, #28]
 80034e2:	2b08      	cmp	r3, #8
 80034e4:	d005      	beq.n	80034f2 <HAL_RCC_OscConfig+0x46>
 80034e6:	69fb      	ldr	r3, [r7, #28]
 80034e8:	2b18      	cmp	r3, #24
 80034ea:	d114      	bne.n	8003516 <HAL_RCC_OscConfig+0x6a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_CSI)))
 80034ec:	69bb      	ldr	r3, [r7, #24]
 80034ee:	2b02      	cmp	r3, #2
 80034f0:	d111      	bne.n	8003516 <HAL_RCC_OscConfig+0x6a>
    {
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	69db      	ldr	r3, [r3, #28]
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d102      	bne.n	8003500 <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 80034fa:	2301      	movs	r3, #1
 80034fc:	f000 bc08 	b.w	8003d10 <HAL_RCC_OscConfig+0x864>

      /* Otherwise, just the calibration and CSI is allowed */
      else
      {
        /* Adjusts the Internal Low-power oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8003500:	4b84      	ldr	r3, [pc, #528]	@ (8003714 <HAL_RCC_OscConfig+0x268>)
 8003502:	699b      	ldr	r3, [r3, #24]
 8003504:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	6a1b      	ldr	r3, [r3, #32]
 800350c:	041b      	lsls	r3, r3, #16
 800350e:	4981      	ldr	r1, [pc, #516]	@ (8003714 <HAL_RCC_OscConfig+0x268>)
 8003510:	4313      	orrs	r3, r2
 8003512:	618b      	str	r3, [r1, #24]
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 8003514:	e040      	b.n	8003598 <HAL_RCC_OscConfig+0xec>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((pOscInitStruct->CSIState) != RCC_CSI_OFF)
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	69db      	ldr	r3, [r3, #28]
 800351a:	2b00      	cmp	r3, #0
 800351c:	d023      	beq.n	8003566 <HAL_RCC_OscConfig+0xba>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800351e:	4b7d      	ldr	r3, [pc, #500]	@ (8003714 <HAL_RCC_OscConfig+0x268>)
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	4a7c      	ldr	r2, [pc, #496]	@ (8003714 <HAL_RCC_OscConfig+0x268>)
 8003524:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003528:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800352a:	f7fe fac5 	bl	8001ab8 <HAL_GetTick>
 800352e:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8003530:	e008      	b.n	8003544 <HAL_RCC_OscConfig+0x98>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 8003532:	f7fe fac1 	bl	8001ab8 <HAL_GetTick>
 8003536:	4602      	mov	r2, r0
 8003538:	697b      	ldr	r3, [r7, #20]
 800353a:	1ad3      	subs	r3, r2, r3
 800353c:	2b02      	cmp	r3, #2
 800353e:	d901      	bls.n	8003544 <HAL_RCC_OscConfig+0x98>
          {
            return HAL_TIMEOUT;
 8003540:	2303      	movs	r3, #3
 8003542:	e3e5      	b.n	8003d10 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8003544:	4b73      	ldr	r3, [pc, #460]	@ (8003714 <HAL_RCC_OscConfig+0x268>)
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800354c:	2b00      	cmp	r3, #0
 800354e:	d0f0      	beq.n	8003532 <HAL_RCC_OscConfig+0x86>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8003550:	4b70      	ldr	r3, [pc, #448]	@ (8003714 <HAL_RCC_OscConfig+0x268>)
 8003552:	699b      	ldr	r3, [r3, #24]
 8003554:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	6a1b      	ldr	r3, [r3, #32]
 800355c:	041b      	lsls	r3, r3, #16
 800355e:	496d      	ldr	r1, [pc, #436]	@ (8003714 <HAL_RCC_OscConfig+0x268>)
 8003560:	4313      	orrs	r3, r2
 8003562:	618b      	str	r3, [r1, #24]
 8003564:	e018      	b.n	8003598 <HAL_RCC_OscConfig+0xec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8003566:	4b6b      	ldr	r3, [pc, #428]	@ (8003714 <HAL_RCC_OscConfig+0x268>)
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	4a6a      	ldr	r2, [pc, #424]	@ (8003714 <HAL_RCC_OscConfig+0x268>)
 800356c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003570:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003572:	f7fe faa1 	bl	8001ab8 <HAL_GetTick>
 8003576:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8003578:	e008      	b.n	800358c <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 800357a:	f7fe fa9d 	bl	8001ab8 <HAL_GetTick>
 800357e:	4602      	mov	r2, r0
 8003580:	697b      	ldr	r3, [r7, #20]
 8003582:	1ad3      	subs	r3, r2, r3
 8003584:	2b02      	cmp	r3, #2
 8003586:	d901      	bls.n	800358c <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 8003588:	2303      	movs	r3, #3
 800358a:	e3c1      	b.n	8003d10 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 800358c:	4b61      	ldr	r3, [pc, #388]	@ (8003714 <HAL_RCC_OscConfig+0x268>)
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003594:	2b00      	cmp	r3, #0
 8003596:	d1f0      	bne.n	800357a <HAL_RCC_OscConfig+0xce>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f003 0301 	and.w	r3, r3, #1
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	f000 80a0 	beq.w	80036e6 <HAL_RCC_OscConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pOscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 80035a6:	69fb      	ldr	r3, [r7, #28]
 80035a8:	2b10      	cmp	r3, #16
 80035aa:	d005      	beq.n	80035b8 <HAL_RCC_OscConfig+0x10c>
 80035ac:	69fb      	ldr	r3, [r7, #28]
 80035ae:	2b18      	cmp	r3, #24
 80035b0:	d109      	bne.n	80035c6 <HAL_RCC_OscConfig+0x11a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSE)))
 80035b2:	69bb      	ldr	r3, [r7, #24]
 80035b4:	2b03      	cmp	r3, #3
 80035b6:	d106      	bne.n	80035c6 <HAL_RCC_OscConfig+0x11a>
    {
      if (pOscInitStruct->HSEState == RCC_HSE_OFF)
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	685b      	ldr	r3, [r3, #4]
 80035bc:	2b00      	cmp	r3, #0
 80035be:	f040 8092 	bne.w	80036e6 <HAL_RCC_OscConfig+0x23a>
      {
        return HAL_ERROR;
 80035c2:	2301      	movs	r3, #1
 80035c4:	e3a4      	b.n	8003d10 <HAL_RCC_OscConfig+0x864>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	685b      	ldr	r3, [r3, #4]
 80035ca:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80035ce:	d106      	bne.n	80035de <HAL_RCC_OscConfig+0x132>
 80035d0:	4b50      	ldr	r3, [pc, #320]	@ (8003714 <HAL_RCC_OscConfig+0x268>)
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	4a4f      	ldr	r2, [pc, #316]	@ (8003714 <HAL_RCC_OscConfig+0x268>)
 80035d6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80035da:	6013      	str	r3, [r2, #0]
 80035dc:	e058      	b.n	8003690 <HAL_RCC_OscConfig+0x1e4>
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	685b      	ldr	r3, [r3, #4]
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d112      	bne.n	800360c <HAL_RCC_OscConfig+0x160>
 80035e6:	4b4b      	ldr	r3, [pc, #300]	@ (8003714 <HAL_RCC_OscConfig+0x268>)
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	4a4a      	ldr	r2, [pc, #296]	@ (8003714 <HAL_RCC_OscConfig+0x268>)
 80035ec:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80035f0:	6013      	str	r3, [r2, #0]
 80035f2:	4b48      	ldr	r3, [pc, #288]	@ (8003714 <HAL_RCC_OscConfig+0x268>)
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	4a47      	ldr	r2, [pc, #284]	@ (8003714 <HAL_RCC_OscConfig+0x268>)
 80035f8:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80035fc:	6013      	str	r3, [r2, #0]
 80035fe:	4b45      	ldr	r3, [pc, #276]	@ (8003714 <HAL_RCC_OscConfig+0x268>)
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	4a44      	ldr	r2, [pc, #272]	@ (8003714 <HAL_RCC_OscConfig+0x268>)
 8003604:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003608:	6013      	str	r3, [r2, #0]
 800360a:	e041      	b.n	8003690 <HAL_RCC_OscConfig+0x1e4>
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	685b      	ldr	r3, [r3, #4]
 8003610:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003614:	d112      	bne.n	800363c <HAL_RCC_OscConfig+0x190>
 8003616:	4b3f      	ldr	r3, [pc, #252]	@ (8003714 <HAL_RCC_OscConfig+0x268>)
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	4a3e      	ldr	r2, [pc, #248]	@ (8003714 <HAL_RCC_OscConfig+0x268>)
 800361c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003620:	6013      	str	r3, [r2, #0]
 8003622:	4b3c      	ldr	r3, [pc, #240]	@ (8003714 <HAL_RCC_OscConfig+0x268>)
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	4a3b      	ldr	r2, [pc, #236]	@ (8003714 <HAL_RCC_OscConfig+0x268>)
 8003628:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800362c:	6013      	str	r3, [r2, #0]
 800362e:	4b39      	ldr	r3, [pc, #228]	@ (8003714 <HAL_RCC_OscConfig+0x268>)
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	4a38      	ldr	r2, [pc, #224]	@ (8003714 <HAL_RCC_OscConfig+0x268>)
 8003634:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003638:	6013      	str	r3, [r2, #0]
 800363a:	e029      	b.n	8003690 <HAL_RCC_OscConfig+0x1e4>
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	685b      	ldr	r3, [r3, #4]
 8003640:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 8003644:	d112      	bne.n	800366c <HAL_RCC_OscConfig+0x1c0>
 8003646:	4b33      	ldr	r3, [pc, #204]	@ (8003714 <HAL_RCC_OscConfig+0x268>)
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	4a32      	ldr	r2, [pc, #200]	@ (8003714 <HAL_RCC_OscConfig+0x268>)
 800364c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003650:	6013      	str	r3, [r2, #0]
 8003652:	4b30      	ldr	r3, [pc, #192]	@ (8003714 <HAL_RCC_OscConfig+0x268>)
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	4a2f      	ldr	r2, [pc, #188]	@ (8003714 <HAL_RCC_OscConfig+0x268>)
 8003658:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800365c:	6013      	str	r3, [r2, #0]
 800365e:	4b2d      	ldr	r3, [pc, #180]	@ (8003714 <HAL_RCC_OscConfig+0x268>)
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	4a2c      	ldr	r2, [pc, #176]	@ (8003714 <HAL_RCC_OscConfig+0x268>)
 8003664:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003668:	6013      	str	r3, [r2, #0]
 800366a:	e011      	b.n	8003690 <HAL_RCC_OscConfig+0x1e4>
 800366c:	4b29      	ldr	r3, [pc, #164]	@ (8003714 <HAL_RCC_OscConfig+0x268>)
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	4a28      	ldr	r2, [pc, #160]	@ (8003714 <HAL_RCC_OscConfig+0x268>)
 8003672:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003676:	6013      	str	r3, [r2, #0]
 8003678:	4b26      	ldr	r3, [pc, #152]	@ (8003714 <HAL_RCC_OscConfig+0x268>)
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	4a25      	ldr	r2, [pc, #148]	@ (8003714 <HAL_RCC_OscConfig+0x268>)
 800367e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003682:	6013      	str	r3, [r2, #0]
 8003684:	4b23      	ldr	r3, [pc, #140]	@ (8003714 <HAL_RCC_OscConfig+0x268>)
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	4a22      	ldr	r2, [pc, #136]	@ (8003714 <HAL_RCC_OscConfig+0x268>)
 800368a:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800368e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pOscInitStruct->HSEState != RCC_HSE_OFF)
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	685b      	ldr	r3, [r3, #4]
 8003694:	2b00      	cmp	r3, #0
 8003696:	d013      	beq.n	80036c0 <HAL_RCC_OscConfig+0x214>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003698:	f7fe fa0e 	bl	8001ab8 <HAL_GetTick>
 800369c:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800369e:	e008      	b.n	80036b2 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 80036a0:	f7fe fa0a 	bl	8001ab8 <HAL_GetTick>
 80036a4:	4602      	mov	r2, r0
 80036a6:	697b      	ldr	r3, [r7, #20]
 80036a8:	1ad3      	subs	r3, r2, r3
 80036aa:	2b64      	cmp	r3, #100	@ 0x64
 80036ac:	d901      	bls.n	80036b2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80036ae:	2303      	movs	r3, #3
 80036b0:	e32e      	b.n	8003d10 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80036b2:	4b18      	ldr	r3, [pc, #96]	@ (8003714 <HAL_RCC_OscConfig+0x268>)
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d0f0      	beq.n	80036a0 <HAL_RCC_OscConfig+0x1f4>
 80036be:	e012      	b.n	80036e6 <HAL_RCC_OscConfig+0x23a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036c0:	f7fe f9fa 	bl	8001ab8 <HAL_GetTick>
 80036c4:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80036c6:	e008      	b.n	80036da <HAL_RCC_OscConfig+0x22e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 80036c8:	f7fe f9f6 	bl	8001ab8 <HAL_GetTick>
 80036cc:	4602      	mov	r2, r0
 80036ce:	697b      	ldr	r3, [r7, #20]
 80036d0:	1ad3      	subs	r3, r2, r3
 80036d2:	2b64      	cmp	r3, #100	@ 0x64
 80036d4:	d901      	bls.n	80036da <HAL_RCC_OscConfig+0x22e>
          {
            return HAL_TIMEOUT;
 80036d6:	2303      	movs	r3, #3
 80036d8:	e31a      	b.n	8003d10 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80036da:	4b0e      	ldr	r3, [pc, #56]	@ (8003714 <HAL_RCC_OscConfig+0x268>)
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d1f0      	bne.n	80036c8 <HAL_RCC_OscConfig+0x21c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	f003 0302 	and.w	r3, r3, #2
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	f000 809a 	beq.w	8003828 <HAL_RCC_OscConfig+0x37c>
    assert_param(IS_RCC_HSI(pOscInitStruct->HSIState));
    assert_param(IS_RCC_HSIDIV(pOscInitStruct->HSIDiv));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pOscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 80036f4:	69fb      	ldr	r3, [r7, #28]
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d005      	beq.n	8003706 <HAL_RCC_OscConfig+0x25a>
 80036fa:	69fb      	ldr	r3, [r7, #28]
 80036fc:	2b18      	cmp	r3, #24
 80036fe:	d149      	bne.n	8003794 <HAL_RCC_OscConfig+0x2e8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSI)))
 8003700:	69bb      	ldr	r3, [r7, #24]
 8003702:	2b01      	cmp	r3, #1
 8003704:	d146      	bne.n	8003794 <HAL_RCC_OscConfig+0x2e8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	68db      	ldr	r3, [r3, #12]
 800370a:	2b00      	cmp	r3, #0
 800370c:	d104      	bne.n	8003718 <HAL_RCC_OscConfig+0x26c>
      {
        return HAL_ERROR;
 800370e:	2301      	movs	r3, #1
 8003710:	e2fe      	b.n	8003d10 <HAL_RCC_OscConfig+0x864>
 8003712:	bf00      	nop
 8003714:	44020c00 	.word	0x44020c00
      /* Otherwise, HSI calibration and division may be allowed */
      else
      {

        /* HSI division is allowed if HSI is used as system clock */
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003718:	69fb      	ldr	r3, [r7, #28]
 800371a:	2b00      	cmp	r3, #0
 800371c:	d11c      	bne.n	8003758 <HAL_RCC_OscConfig+0x2ac>
        {
          if (__HAL_RCC_GET_HSI_DIVIDER() != (pOscInitStruct->HSIDiv))
 800371e:	4b9a      	ldr	r3, [pc, #616]	@ (8003988 <HAL_RCC_OscConfig+0x4dc>)
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f003 0218 	and.w	r2, r3, #24
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	691b      	ldr	r3, [r3, #16]
 800372a:	429a      	cmp	r2, r3
 800372c:	d014      	beq.n	8003758 <HAL_RCC_OscConfig+0x2ac>
          {
            /* Adjust the HSI division factor */
            __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 800372e:	4b96      	ldr	r3, [pc, #600]	@ (8003988 <HAL_RCC_OscConfig+0x4dc>)
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	f023 0218 	bic.w	r2, r3, #24
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	691b      	ldr	r3, [r3, #16]
 800373a:	4993      	ldr	r1, [pc, #588]	@ (8003988 <HAL_RCC_OscConfig+0x4dc>)
 800373c:	4313      	orrs	r3, r2
 800373e:	600b      	str	r3, [r1, #0]

            /* Update the SystemCoreClock global variable with new HSI value  */
            (void) HAL_RCC_GetHCLKFreq();
 8003740:	f000 fdd0 	bl	80042e4 <HAL_RCC_GetHCLKFreq>

            /* Configure the source of time base considering new system clocks settings*/
            if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003744:	4b91      	ldr	r3, [pc, #580]	@ (800398c <HAL_RCC_OscConfig+0x4e0>)
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	4618      	mov	r0, r3
 800374a:	f7fe f92b 	bl	80019a4 <HAL_InitTick>
 800374e:	4603      	mov	r3, r0
 8003750:	2b00      	cmp	r3, #0
 8003752:	d001      	beq.n	8003758 <HAL_RCC_OscConfig+0x2ac>
            {
              return HAL_ERROR;
 8003754:	2301      	movs	r3, #1
 8003756:	e2db      	b.n	8003d10 <HAL_RCC_OscConfig+0x864>
            }
          }
        }

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003758:	f7fe f9ae 	bl	8001ab8 <HAL_GetTick>
 800375c:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800375e:	e008      	b.n	8003772 <HAL_RCC_OscConfig+0x2c6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8003760:	f7fe f9aa 	bl	8001ab8 <HAL_GetTick>
 8003764:	4602      	mov	r2, r0
 8003766:	697b      	ldr	r3, [r7, #20]
 8003768:	1ad3      	subs	r3, r2, r3
 800376a:	2b02      	cmp	r3, #2
 800376c:	d901      	bls.n	8003772 <HAL_RCC_OscConfig+0x2c6>
          {
            return HAL_TIMEOUT;
 800376e:	2303      	movs	r3, #3
 8003770:	e2ce      	b.n	8003d10 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003772:	4b85      	ldr	r3, [pc, #532]	@ (8003988 <HAL_RCC_OscConfig+0x4dc>)
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f003 0302 	and.w	r3, r3, #2
 800377a:	2b00      	cmp	r3, #0
 800377c:	d0f0      	beq.n	8003760 <HAL_RCC_OscConfig+0x2b4>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 800377e:	4b82      	ldr	r3, [pc, #520]	@ (8003988 <HAL_RCC_OscConfig+0x4dc>)
 8003780:	691b      	ldr	r3, [r3, #16]
 8003782:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	695b      	ldr	r3, [r3, #20]
 800378a:	041b      	lsls	r3, r3, #16
 800378c:	497e      	ldr	r1, [pc, #504]	@ (8003988 <HAL_RCC_OscConfig+0x4dc>)
 800378e:	4313      	orrs	r3, r2
 8003790:	610b      	str	r3, [r1, #16]
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 8003792:	e049      	b.n	8003828 <HAL_RCC_OscConfig+0x37c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pOscInitStruct->HSIState != RCC_HSI_OFF)
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	68db      	ldr	r3, [r3, #12]
 8003798:	2b00      	cmp	r3, #0
 800379a:	d02c      	beq.n	80037f6 <HAL_RCC_OscConfig+0x34a>
      {
        /* Adjust the HSI division factor */
        __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 800379c:	4b7a      	ldr	r3, [pc, #488]	@ (8003988 <HAL_RCC_OscConfig+0x4dc>)
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	f023 0218 	bic.w	r2, r3, #24
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	691b      	ldr	r3, [r3, #16]
 80037a8:	4977      	ldr	r1, [pc, #476]	@ (8003988 <HAL_RCC_OscConfig+0x4dc>)
 80037aa:	4313      	orrs	r3, r2
 80037ac:	600b      	str	r3, [r1, #0]

        /* Enable the HSI oscillator */
        __HAL_RCC_HSI_ENABLE();
 80037ae:	4b76      	ldr	r3, [pc, #472]	@ (8003988 <HAL_RCC_OscConfig+0x4dc>)
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	4a75      	ldr	r2, [pc, #468]	@ (8003988 <HAL_RCC_OscConfig+0x4dc>)
 80037b4:	f043 0301 	orr.w	r3, r3, #1
 80037b8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037ba:	f7fe f97d 	bl	8001ab8 <HAL_GetTick>
 80037be:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80037c0:	e008      	b.n	80037d4 <HAL_RCC_OscConfig+0x328>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 80037c2:	f7fe f979 	bl	8001ab8 <HAL_GetTick>
 80037c6:	4602      	mov	r2, r0
 80037c8:	697b      	ldr	r3, [r7, #20]
 80037ca:	1ad3      	subs	r3, r2, r3
 80037cc:	2b02      	cmp	r3, #2
 80037ce:	d901      	bls.n	80037d4 <HAL_RCC_OscConfig+0x328>
          {
            return HAL_TIMEOUT;
 80037d0:	2303      	movs	r3, #3
 80037d2:	e29d      	b.n	8003d10 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80037d4:	4b6c      	ldr	r3, [pc, #432]	@ (8003988 <HAL_RCC_OscConfig+0x4dc>)
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f003 0302 	and.w	r3, r3, #2
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d0f0      	beq.n	80037c2 <HAL_RCC_OscConfig+0x316>
          }
        }

        /* Adjust the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 80037e0:	4b69      	ldr	r3, [pc, #420]	@ (8003988 <HAL_RCC_OscConfig+0x4dc>)
 80037e2:	691b      	ldr	r3, [r3, #16]
 80037e4:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	695b      	ldr	r3, [r3, #20]
 80037ec:	041b      	lsls	r3, r3, #16
 80037ee:	4966      	ldr	r1, [pc, #408]	@ (8003988 <HAL_RCC_OscConfig+0x4dc>)
 80037f0:	4313      	orrs	r3, r2
 80037f2:	610b      	str	r3, [r1, #16]
 80037f4:	e018      	b.n	8003828 <HAL_RCC_OscConfig+0x37c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80037f6:	4b64      	ldr	r3, [pc, #400]	@ (8003988 <HAL_RCC_OscConfig+0x4dc>)
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	4a63      	ldr	r2, [pc, #396]	@ (8003988 <HAL_RCC_OscConfig+0x4dc>)
 80037fc:	f023 0301 	bic.w	r3, r3, #1
 8003800:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003802:	f7fe f959 	bl	8001ab8 <HAL_GetTick>
 8003806:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003808:	e008      	b.n	800381c <HAL_RCC_OscConfig+0x370>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 800380a:	f7fe f955 	bl	8001ab8 <HAL_GetTick>
 800380e:	4602      	mov	r2, r0
 8003810:	697b      	ldr	r3, [r7, #20]
 8003812:	1ad3      	subs	r3, r2, r3
 8003814:	2b02      	cmp	r3, #2
 8003816:	d901      	bls.n	800381c <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 8003818:	2303      	movs	r3, #3
 800381a:	e279      	b.n	8003d10 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800381c:	4b5a      	ldr	r3, [pc, #360]	@ (8003988 <HAL_RCC_OscConfig+0x4dc>)
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	f003 0302 	and.w	r3, r3, #2
 8003824:	2b00      	cmp	r3, #0
 8003826:	d1f0      	bne.n	800380a <HAL_RCC_OscConfig+0x35e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	f003 0308 	and.w	r3, r3, #8
 8003830:	2b00      	cmp	r3, #0
 8003832:	d03c      	beq.n	80038ae <HAL_RCC_OscConfig+0x402>
    assert_param(IS_RCC_LSI(pOscInitStruct->LSIState));

    /* Update LSI configuration in Backup Domain control register    */

    /* Check the LSI State */
    if (pOscInitStruct->LSIState != RCC_LSI_OFF)
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	699b      	ldr	r3, [r3, #24]
 8003838:	2b00      	cmp	r3, #0
 800383a:	d01c      	beq.n	8003876 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800383c:	4b52      	ldr	r3, [pc, #328]	@ (8003988 <HAL_RCC_OscConfig+0x4dc>)
 800383e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003842:	4a51      	ldr	r2, [pc, #324]	@ (8003988 <HAL_RCC_OscConfig+0x4dc>)
 8003844:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003848:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800384c:	f7fe f934 	bl	8001ab8 <HAL_GetTick>
 8003850:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8003852:	e008      	b.n	8003866 <HAL_RCC_OscConfig+0x3ba>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8003854:	f7fe f930 	bl	8001ab8 <HAL_GetTick>
 8003858:	4602      	mov	r2, r0
 800385a:	697b      	ldr	r3, [r7, #20]
 800385c:	1ad3      	subs	r3, r2, r3
 800385e:	2b02      	cmp	r3, #2
 8003860:	d901      	bls.n	8003866 <HAL_RCC_OscConfig+0x3ba>
        {
          return HAL_TIMEOUT;
 8003862:	2303      	movs	r3, #3
 8003864:	e254      	b.n	8003d10 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8003866:	4b48      	ldr	r3, [pc, #288]	@ (8003988 <HAL_RCC_OscConfig+0x4dc>)
 8003868:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800386c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003870:	2b00      	cmp	r3, #0
 8003872:	d0ef      	beq.n	8003854 <HAL_RCC_OscConfig+0x3a8>
 8003874:	e01b      	b.n	80038ae <HAL_RCC_OscConfig+0x402>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003876:	4b44      	ldr	r3, [pc, #272]	@ (8003988 <HAL_RCC_OscConfig+0x4dc>)
 8003878:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800387c:	4a42      	ldr	r2, [pc, #264]	@ (8003988 <HAL_RCC_OscConfig+0x4dc>)
 800387e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003882:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003886:	f7fe f917 	bl	8001ab8 <HAL_GetTick>
 800388a:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 800388c:	e008      	b.n	80038a0 <HAL_RCC_OscConfig+0x3f4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 800388e:	f7fe f913 	bl	8001ab8 <HAL_GetTick>
 8003892:	4602      	mov	r2, r0
 8003894:	697b      	ldr	r3, [r7, #20]
 8003896:	1ad3      	subs	r3, r2, r3
 8003898:	2b02      	cmp	r3, #2
 800389a:	d901      	bls.n	80038a0 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 800389c:	2303      	movs	r3, #3
 800389e:	e237      	b.n	8003d10 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80038a0:	4b39      	ldr	r3, [pc, #228]	@ (8003988 <HAL_RCC_OscConfig+0x4dc>)
 80038a2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80038a6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d1ef      	bne.n	800388e <HAL_RCC_OscConfig+0x3e2>
      }
    }

  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	f003 0304 	and.w	r3, r3, #4
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	f000 80d2 	beq.w	8003a60 <HAL_RCC_OscConfig+0x5b4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pOscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain */
    if (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 80038bc:	4b34      	ldr	r3, [pc, #208]	@ (8003990 <HAL_RCC_OscConfig+0x4e4>)
 80038be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038c0:	f003 0301 	and.w	r3, r3, #1
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d118      	bne.n	80038fa <HAL_RCC_OscConfig+0x44e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 80038c8:	4b31      	ldr	r3, [pc, #196]	@ (8003990 <HAL_RCC_OscConfig+0x4e4>)
 80038ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038cc:	4a30      	ldr	r2, [pc, #192]	@ (8003990 <HAL_RCC_OscConfig+0x4e4>)
 80038ce:	f043 0301 	orr.w	r3, r3, #1
 80038d2:	6253      	str	r3, [r2, #36]	@ 0x24

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80038d4:	f7fe f8f0 	bl	8001ab8 <HAL_GetTick>
 80038d8:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 80038da:	e008      	b.n	80038ee <HAL_RCC_OscConfig+0x442>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80038dc:	f7fe f8ec 	bl	8001ab8 <HAL_GetTick>
 80038e0:	4602      	mov	r2, r0
 80038e2:	697b      	ldr	r3, [r7, #20]
 80038e4:	1ad3      	subs	r3, r2, r3
 80038e6:	2b02      	cmp	r3, #2
 80038e8:	d901      	bls.n	80038ee <HAL_RCC_OscConfig+0x442>
        {
          return HAL_TIMEOUT;
 80038ea:	2303      	movs	r3, #3
 80038ec:	e210      	b.n	8003d10 <HAL_RCC_OscConfig+0x864>
      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 80038ee:	4b28      	ldr	r3, [pc, #160]	@ (8003990 <HAL_RCC_OscConfig+0x4e4>)
 80038f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038f2:	f003 0301 	and.w	r3, r3, #1
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d0f0      	beq.n	80038dc <HAL_RCC_OscConfig+0x430>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	689b      	ldr	r3, [r3, #8]
 80038fe:	2b01      	cmp	r3, #1
 8003900:	d108      	bne.n	8003914 <HAL_RCC_OscConfig+0x468>
 8003902:	4b21      	ldr	r3, [pc, #132]	@ (8003988 <HAL_RCC_OscConfig+0x4dc>)
 8003904:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003908:	4a1f      	ldr	r2, [pc, #124]	@ (8003988 <HAL_RCC_OscConfig+0x4dc>)
 800390a:	f043 0301 	orr.w	r3, r3, #1
 800390e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003912:	e074      	b.n	80039fe <HAL_RCC_OscConfig+0x552>
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	689b      	ldr	r3, [r3, #8]
 8003918:	2b00      	cmp	r3, #0
 800391a:	d118      	bne.n	800394e <HAL_RCC_OscConfig+0x4a2>
 800391c:	4b1a      	ldr	r3, [pc, #104]	@ (8003988 <HAL_RCC_OscConfig+0x4dc>)
 800391e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003922:	4a19      	ldr	r2, [pc, #100]	@ (8003988 <HAL_RCC_OscConfig+0x4dc>)
 8003924:	f023 0301 	bic.w	r3, r3, #1
 8003928:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800392c:	4b16      	ldr	r3, [pc, #88]	@ (8003988 <HAL_RCC_OscConfig+0x4dc>)
 800392e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003932:	4a15      	ldr	r2, [pc, #84]	@ (8003988 <HAL_RCC_OscConfig+0x4dc>)
 8003934:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003938:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800393c:	4b12      	ldr	r3, [pc, #72]	@ (8003988 <HAL_RCC_OscConfig+0x4dc>)
 800393e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003942:	4a11      	ldr	r2, [pc, #68]	@ (8003988 <HAL_RCC_OscConfig+0x4dc>)
 8003944:	f023 0304 	bic.w	r3, r3, #4
 8003948:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800394c:	e057      	b.n	80039fe <HAL_RCC_OscConfig+0x552>
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	689b      	ldr	r3, [r3, #8]
 8003952:	2b05      	cmp	r3, #5
 8003954:	d11e      	bne.n	8003994 <HAL_RCC_OscConfig+0x4e8>
 8003956:	4b0c      	ldr	r3, [pc, #48]	@ (8003988 <HAL_RCC_OscConfig+0x4dc>)
 8003958:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800395c:	4a0a      	ldr	r2, [pc, #40]	@ (8003988 <HAL_RCC_OscConfig+0x4dc>)
 800395e:	f043 0304 	orr.w	r3, r3, #4
 8003962:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003966:	4b08      	ldr	r3, [pc, #32]	@ (8003988 <HAL_RCC_OscConfig+0x4dc>)
 8003968:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800396c:	4a06      	ldr	r2, [pc, #24]	@ (8003988 <HAL_RCC_OscConfig+0x4dc>)
 800396e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003972:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003976:	4b04      	ldr	r3, [pc, #16]	@ (8003988 <HAL_RCC_OscConfig+0x4dc>)
 8003978:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800397c:	4a02      	ldr	r2, [pc, #8]	@ (8003988 <HAL_RCC_OscConfig+0x4dc>)
 800397e:	f043 0301 	orr.w	r3, r3, #1
 8003982:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003986:	e03a      	b.n	80039fe <HAL_RCC_OscConfig+0x552>
 8003988:	44020c00 	.word	0x44020c00
 800398c:	20000004 	.word	0x20000004
 8003990:	44020800 	.word	0x44020800
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	689b      	ldr	r3, [r3, #8]
 8003998:	2b85      	cmp	r3, #133	@ 0x85
 800399a:	d118      	bne.n	80039ce <HAL_RCC_OscConfig+0x522>
 800399c:	4ba2      	ldr	r3, [pc, #648]	@ (8003c28 <HAL_RCC_OscConfig+0x77c>)
 800399e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80039a2:	4aa1      	ldr	r2, [pc, #644]	@ (8003c28 <HAL_RCC_OscConfig+0x77c>)
 80039a4:	f043 0304 	orr.w	r3, r3, #4
 80039a8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80039ac:	4b9e      	ldr	r3, [pc, #632]	@ (8003c28 <HAL_RCC_OscConfig+0x77c>)
 80039ae:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80039b2:	4a9d      	ldr	r2, [pc, #628]	@ (8003c28 <HAL_RCC_OscConfig+0x77c>)
 80039b4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80039b8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80039bc:	4b9a      	ldr	r3, [pc, #616]	@ (8003c28 <HAL_RCC_OscConfig+0x77c>)
 80039be:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80039c2:	4a99      	ldr	r2, [pc, #612]	@ (8003c28 <HAL_RCC_OscConfig+0x77c>)
 80039c4:	f043 0301 	orr.w	r3, r3, #1
 80039c8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80039cc:	e017      	b.n	80039fe <HAL_RCC_OscConfig+0x552>
 80039ce:	4b96      	ldr	r3, [pc, #600]	@ (8003c28 <HAL_RCC_OscConfig+0x77c>)
 80039d0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80039d4:	4a94      	ldr	r2, [pc, #592]	@ (8003c28 <HAL_RCC_OscConfig+0x77c>)
 80039d6:	f023 0301 	bic.w	r3, r3, #1
 80039da:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80039de:	4b92      	ldr	r3, [pc, #584]	@ (8003c28 <HAL_RCC_OscConfig+0x77c>)
 80039e0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80039e4:	4a90      	ldr	r2, [pc, #576]	@ (8003c28 <HAL_RCC_OscConfig+0x77c>)
 80039e6:	f023 0304 	bic.w	r3, r3, #4
 80039ea:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80039ee:	4b8e      	ldr	r3, [pc, #568]	@ (8003c28 <HAL_RCC_OscConfig+0x77c>)
 80039f0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80039f4:	4a8c      	ldr	r2, [pc, #560]	@ (8003c28 <HAL_RCC_OscConfig+0x77c>)
 80039f6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80039fa:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

    /* Check the LSE State */
    if (pOscInitStruct->LSEState != RCC_LSE_OFF)
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	689b      	ldr	r3, [r3, #8]
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d016      	beq.n	8003a34 <HAL_RCC_OscConfig+0x588>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a06:	f7fe f857 	bl	8001ab8 <HAL_GetTick>
 8003a0a:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003a0c:	e00a      	b.n	8003a24 <HAL_RCC_OscConfig+0x578>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a0e:	f7fe f853 	bl	8001ab8 <HAL_GetTick>
 8003a12:	4602      	mov	r2, r0
 8003a14:	697b      	ldr	r3, [r7, #20]
 8003a16:	1ad3      	subs	r3, r2, r3
 8003a18:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a1c:	4293      	cmp	r3, r2
 8003a1e:	d901      	bls.n	8003a24 <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 8003a20:	2303      	movs	r3, #3
 8003a22:	e175      	b.n	8003d10 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003a24:	4b80      	ldr	r3, [pc, #512]	@ (8003c28 <HAL_RCC_OscConfig+0x77c>)
 8003a26:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003a2a:	f003 0302 	and.w	r3, r3, #2
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d0ed      	beq.n	8003a0e <HAL_RCC_OscConfig+0x562>
 8003a32:	e015      	b.n	8003a60 <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a34:	f7fe f840 	bl	8001ab8 <HAL_GetTick>
 8003a38:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003a3a:	e00a      	b.n	8003a52 <HAL_RCC_OscConfig+0x5a6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a3c:	f7fe f83c 	bl	8001ab8 <HAL_GetTick>
 8003a40:	4602      	mov	r2, r0
 8003a42:	697b      	ldr	r3, [r7, #20]
 8003a44:	1ad3      	subs	r3, r2, r3
 8003a46:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a4a:	4293      	cmp	r3, r2
 8003a4c:	d901      	bls.n	8003a52 <HAL_RCC_OscConfig+0x5a6>
        {
          return HAL_TIMEOUT;
 8003a4e:	2303      	movs	r3, #3
 8003a50:	e15e      	b.n	8003d10 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003a52:	4b75      	ldr	r3, [pc, #468]	@ (8003c28 <HAL_RCC_OscConfig+0x77c>)
 8003a54:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003a58:	f003 0302 	and.w	r3, r3, #2
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d1ed      	bne.n	8003a3c <HAL_RCC_OscConfig+0x590>
      }
    }

  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	f003 0320 	and.w	r3, r3, #32
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d036      	beq.n	8003ada <HAL_RCC_OscConfig+0x62e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pOscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pOscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d019      	beq.n	8003aa8 <HAL_RCC_OscConfig+0x5fc>
    {
      /* Enable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003a74:	4b6c      	ldr	r3, [pc, #432]	@ (8003c28 <HAL_RCC_OscConfig+0x77c>)
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	4a6b      	ldr	r2, [pc, #428]	@ (8003c28 <HAL_RCC_OscConfig+0x77c>)
 8003a7a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003a7e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a80:	f7fe f81a 	bl	8001ab8 <HAL_GetTick>
 8003a84:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8003a86:	e008      	b.n	8003a9a <HAL_RCC_OscConfig+0x5ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8003a88:	f7fe f816 	bl	8001ab8 <HAL_GetTick>
 8003a8c:	4602      	mov	r2, r0
 8003a8e:	697b      	ldr	r3, [r7, #20]
 8003a90:	1ad3      	subs	r3, r2, r3
 8003a92:	2b02      	cmp	r3, #2
 8003a94:	d901      	bls.n	8003a9a <HAL_RCC_OscConfig+0x5ee>
        {
          return HAL_TIMEOUT;
 8003a96:	2303      	movs	r3, #3
 8003a98:	e13a      	b.n	8003d10 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8003a9a:	4b63      	ldr	r3, [pc, #396]	@ (8003c28 <HAL_RCC_OscConfig+0x77c>)
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d0f0      	beq.n	8003a88 <HAL_RCC_OscConfig+0x5dc>
 8003aa6:	e018      	b.n	8003ada <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003aa8:	4b5f      	ldr	r3, [pc, #380]	@ (8003c28 <HAL_RCC_OscConfig+0x77c>)
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	4a5e      	ldr	r2, [pc, #376]	@ (8003c28 <HAL_RCC_OscConfig+0x77c>)
 8003aae:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003ab2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ab4:	f7fe f800 	bl	8001ab8 <HAL_GetTick>
 8003ab8:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8003aba:	e008      	b.n	8003ace <HAL_RCC_OscConfig+0x622>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8003abc:	f7fd fffc 	bl	8001ab8 <HAL_GetTick>
 8003ac0:	4602      	mov	r2, r0
 8003ac2:	697b      	ldr	r3, [r7, #20]
 8003ac4:	1ad3      	subs	r3, r2, r3
 8003ac6:	2b02      	cmp	r3, #2
 8003ac8:	d901      	bls.n	8003ace <HAL_RCC_OscConfig+0x622>
        {
          return HAL_TIMEOUT;
 8003aca:	2303      	movs	r3, #3
 8003acc:	e120      	b.n	8003d10 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8003ace:	4b56      	ldr	r3, [pc, #344]	@ (8003c28 <HAL_RCC_OscConfig+0x77c>)
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d1f0      	bne.n	8003abc <HAL_RCC_OscConfig+0x610>

  /*-------------------------------- PLL1 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pOscInitStruct->PLL.PLLState));

  if ((pOscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	f000 8115 	beq.w	8003d0e <HAL_RCC_OscConfig+0x862>
  {
    /* Check if the PLL1 is used as system clock or not */
    if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003ae4:	69fb      	ldr	r3, [r7, #28]
 8003ae6:	2b18      	cmp	r3, #24
 8003ae8:	f000 80af 	beq.w	8003c4a <HAL_RCC_OscConfig+0x79e>
    {
      if ((pOscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003af0:	2b02      	cmp	r3, #2
 8003af2:	f040 8086 	bne.w	8003c02 <HAL_RCC_OscConfig+0x756>
        assert_param(IS_RCC_PLL1_DIVP_VALUE(pOscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLL1_DIVQ_VALUE(pOscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLL1_DIVR_VALUE(pOscInitStruct->PLL.PLLR));

        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 8003af6:	4b4c      	ldr	r3, [pc, #304]	@ (8003c28 <HAL_RCC_OscConfig+0x77c>)
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	4a4b      	ldr	r2, [pc, #300]	@ (8003c28 <HAL_RCC_OscConfig+0x77c>)
 8003afc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003b00:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b02:	f7fd ffd9 	bl	8001ab8 <HAL_GetTick>
 8003b06:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8003b08:	e008      	b.n	8003b1c <HAL_RCC_OscConfig+0x670>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8003b0a:	f7fd ffd5 	bl	8001ab8 <HAL_GetTick>
 8003b0e:	4602      	mov	r2, r0
 8003b10:	697b      	ldr	r3, [r7, #20]
 8003b12:	1ad3      	subs	r3, r2, r3
 8003b14:	2b02      	cmp	r3, #2
 8003b16:	d901      	bls.n	8003b1c <HAL_RCC_OscConfig+0x670>
          {
            return HAL_TIMEOUT;
 8003b18:	2303      	movs	r3, #3
 8003b1a:	e0f9      	b.n	8003d10 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8003b1c:	4b42      	ldr	r3, [pc, #264]	@ (8003c28 <HAL_RCC_OscConfig+0x77c>)
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d1f0      	bne.n	8003b0a <HAL_RCC_OscConfig+0x65e>
          }
        }

        /* Configure the PLL1 clock source, multiplication and division factors. */
        __HAL_RCC_PLL1_CONFIG(pOscInitStruct->PLL.PLLSource,
 8003b28:	4b3f      	ldr	r3, [pc, #252]	@ (8003c28 <HAL_RCC_OscConfig+0x77c>)
 8003b2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b2c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003b30:	f023 0303 	bic.w	r3, r3, #3
 8003b34:	687a      	ldr	r2, [r7, #4]
 8003b36:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003b38:	687a      	ldr	r2, [r7, #4]
 8003b3a:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003b3c:	0212      	lsls	r2, r2, #8
 8003b3e:	430a      	orrs	r2, r1
 8003b40:	4939      	ldr	r1, [pc, #228]	@ (8003c28 <HAL_RCC_OscConfig+0x77c>)
 8003b42:	4313      	orrs	r3, r2
 8003b44:	628b      	str	r3, [r1, #40]	@ 0x28
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b4a:	3b01      	subs	r3, #1
 8003b4c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b54:	3b01      	subs	r3, #1
 8003b56:	025b      	lsls	r3, r3, #9
 8003b58:	b29b      	uxth	r3, r3
 8003b5a:	431a      	orrs	r2, r3
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b60:	3b01      	subs	r3, #1
 8003b62:	041b      	lsls	r3, r3, #16
 8003b64:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8003b68:	431a      	orrs	r2, r3
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b6e:	3b01      	subs	r3, #1
 8003b70:	061b      	lsls	r3, r3, #24
 8003b72:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8003b76:	492c      	ldr	r1, [pc, #176]	@ (8003c28 <HAL_RCC_OscConfig+0x77c>)
 8003b78:	4313      	orrs	r3, r2
 8003b7a:	634b      	str	r3, [r1, #52]	@ 0x34
                              pOscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8003b7c:	4b2a      	ldr	r3, [pc, #168]	@ (8003c28 <HAL_RCC_OscConfig+0x77c>)
 8003b7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b80:	4a29      	ldr	r2, [pc, #164]	@ (8003c28 <HAL_RCC_OscConfig+0x77c>)
 8003b82:	f023 0310 	bic.w	r3, r3, #16
 8003b86:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b8c:	4a26      	ldr	r2, [pc, #152]	@ (8003c28 <HAL_RCC_OscConfig+0x77c>)
 8003b8e:	00db      	lsls	r3, r3, #3
 8003b90:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8003b92:	4b25      	ldr	r3, [pc, #148]	@ (8003c28 <HAL_RCC_OscConfig+0x77c>)
 8003b94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b96:	4a24      	ldr	r2, [pc, #144]	@ (8003c28 <HAL_RCC_OscConfig+0x77c>)
 8003b98:	f043 0310 	orr.w	r3, r3, #16
 8003b9c:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCIRGE_VALUE(pOscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL1_VCIRANGE(pOscInitStruct->PLL.PLLRGE) ;
 8003b9e:	4b22      	ldr	r3, [pc, #136]	@ (8003c28 <HAL_RCC_OscConfig+0x77c>)
 8003ba0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ba2:	f023 020c 	bic.w	r2, r3, #12
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003baa:	491f      	ldr	r1, [pc, #124]	@ (8003c28 <HAL_RCC_OscConfig+0x77c>)
 8003bac:	4313      	orrs	r3, r2
 8003bae:	628b      	str	r3, [r1, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCORGE_VALUE(pOscInitStruct->PLL.PLLVCOSEL));

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL1_VCORANGE(pOscInitStruct->PLL.PLLVCOSEL) ;
 8003bb0:	4b1d      	ldr	r3, [pc, #116]	@ (8003c28 <HAL_RCC_OscConfig+0x77c>)
 8003bb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bb4:	f023 0220 	bic.w	r2, r3, #32
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003bbc:	491a      	ldr	r1, [pc, #104]	@ (8003c28 <HAL_RCC_OscConfig+0x77c>)
 8003bbe:	4313      	orrs	r3, r2
 8003bc0:	628b      	str	r3, [r1, #40]	@ 0x28

        /* Enable PLL1 System Clock output. */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVP);
 8003bc2:	4b19      	ldr	r3, [pc, #100]	@ (8003c28 <HAL_RCC_OscConfig+0x77c>)
 8003bc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bc6:	4a18      	ldr	r2, [pc, #96]	@ (8003c28 <HAL_RCC_OscConfig+0x77c>)
 8003bc8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003bcc:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Enable the PLL1. */
        __HAL_RCC_PLL1_ENABLE();
 8003bce:	4b16      	ldr	r3, [pc, #88]	@ (8003c28 <HAL_RCC_OscConfig+0x77c>)
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	4a15      	ldr	r2, [pc, #84]	@ (8003c28 <HAL_RCC_OscConfig+0x77c>)
 8003bd4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003bd8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bda:	f7fd ff6d 	bl	8001ab8 <HAL_GetTick>
 8003bde:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8003be0:	e008      	b.n	8003bf4 <HAL_RCC_OscConfig+0x748>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8003be2:	f7fd ff69 	bl	8001ab8 <HAL_GetTick>
 8003be6:	4602      	mov	r2, r0
 8003be8:	697b      	ldr	r3, [r7, #20]
 8003bea:	1ad3      	subs	r3, r2, r3
 8003bec:	2b02      	cmp	r3, #2
 8003bee:	d901      	bls.n	8003bf4 <HAL_RCC_OscConfig+0x748>
          {
            return HAL_TIMEOUT;
 8003bf0:	2303      	movs	r3, #3
 8003bf2:	e08d      	b.n	8003d10 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8003bf4:	4b0c      	ldr	r3, [pc, #48]	@ (8003c28 <HAL_RCC_OscConfig+0x77c>)
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d0f0      	beq.n	8003be2 <HAL_RCC_OscConfig+0x736>
 8003c00:	e085      	b.n	8003d0e <HAL_RCC_OscConfig+0x862>
        }
      }
      else
      {
        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 8003c02:	4b09      	ldr	r3, [pc, #36]	@ (8003c28 <HAL_RCC_OscConfig+0x77c>)
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	4a08      	ldr	r2, [pc, #32]	@ (8003c28 <HAL_RCC_OscConfig+0x77c>)
 8003c08:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003c0c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c0e:	f7fd ff53 	bl	8001ab8 <HAL_GetTick>
 8003c12:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8003c14:	e00a      	b.n	8003c2c <HAL_RCC_OscConfig+0x780>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8003c16:	f7fd ff4f 	bl	8001ab8 <HAL_GetTick>
 8003c1a:	4602      	mov	r2, r0
 8003c1c:	697b      	ldr	r3, [r7, #20]
 8003c1e:	1ad3      	subs	r3, r2, r3
 8003c20:	2b02      	cmp	r3, #2
 8003c22:	d903      	bls.n	8003c2c <HAL_RCC_OscConfig+0x780>
          {
            return HAL_TIMEOUT;
 8003c24:	2303      	movs	r3, #3
 8003c26:	e073      	b.n	8003d10 <HAL_RCC_OscConfig+0x864>
 8003c28:	44020c00 	.word	0x44020c00
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8003c2c:	4b3a      	ldr	r3, [pc, #232]	@ (8003d18 <HAL_RCC_OscConfig+0x86c>)
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d1ee      	bne.n	8003c16 <HAL_RCC_OscConfig+0x76a>
          }
        }

        /* Unselect PLL1 clock source and disable all PLL1 outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8003c38:	4b37      	ldr	r3, [pc, #220]	@ (8003d18 <HAL_RCC_OscConfig+0x86c>)
 8003c3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c3c:	4a36      	ldr	r2, [pc, #216]	@ (8003d18 <HAL_RCC_OscConfig+0x86c>)
 8003c3e:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8003c42:	f023 0303 	bic.w	r3, r3, #3
 8003c46:	6293      	str	r3, [r2, #40]	@ 0x28
 8003c48:	e061      	b.n	8003d0e <HAL_RCC_OscConfig+0x862>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 8003c4a:	4b33      	ldr	r3, [pc, #204]	@ (8003d18 <HAL_RCC_OscConfig+0x86c>)
 8003c4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c4e:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8003c50:	4b31      	ldr	r3, [pc, #196]	@ (8003d18 <HAL_RCC_OscConfig+0x86c>)
 8003c52:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003c54:	60fb      	str	r3, [r7, #12]
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c5a:	2b01      	cmp	r3, #1
 8003c5c:	d031      	beq.n	8003cc2 <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8003c5e:	693b      	ldr	r3, [r7, #16]
 8003c60:	f003 0203 	and.w	r2, r3, #3
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003c68:	429a      	cmp	r2, r3
 8003c6a:	d12a      	bne.n	8003cc2 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8003c6c:	693b      	ldr	r3, [r7, #16]
 8003c6e:	0a1b      	lsrs	r3, r3, #8
 8003c70:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8003c78:	429a      	cmp	r2, r3
 8003c7a:	d122      	bne.n	8003cc2 <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003c86:	3b01      	subs	r3, #1
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8003c88:	429a      	cmp	r2, r3
 8003c8a:	d11a      	bne.n	8003cc2 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	0a5b      	lsrs	r3, r3, #9
 8003c90:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c98:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8003c9a:	429a      	cmp	r2, r3
 8003c9c:	d111      	bne.n	8003cc2 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	0c1b      	lsrs	r3, r3, #16
 8003ca2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003caa:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8003cac:	429a      	cmp	r2, r3
 8003cae:	d108      	bne.n	8003cc2 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	0e1b      	lsrs	r3, r3, #24
 8003cb4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pOscInitStruct->PLL.PLLR - 1U)))
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cbc:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8003cbe:	429a      	cmp	r2, r3
 8003cc0:	d001      	beq.n	8003cc6 <HAL_RCC_OscConfig+0x81a>
      {
        return HAL_ERROR;
 8003cc2:	2301      	movs	r3, #1
 8003cc4:	e024      	b.n	8003d10 <HAL_RCC_OscConfig+0x864>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8003cc6:	4b14      	ldr	r3, [pc, #80]	@ (8003d18 <HAL_RCC_OscConfig+0x86c>)
 8003cc8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003cca:	08db      	lsrs	r3, r3, #3
 8003ccc:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pOscInitStruct->PLL.PLLFRACN))
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8003cd4:	429a      	cmp	r2, r3
 8003cd6:	d01a      	beq.n	8003d0e <HAL_RCC_OscConfig+0x862>
      {
        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8003cd8:	4b0f      	ldr	r3, [pc, #60]	@ (8003d18 <HAL_RCC_OscConfig+0x86c>)
 8003cda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cdc:	4a0e      	ldr	r2, [pc, #56]	@ (8003d18 <HAL_RCC_OscConfig+0x86c>)
 8003cde:	f023 0310 	bic.w	r3, r3, #16
 8003ce2:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ce4:	f7fd fee8 	bl	8001ab8 <HAL_GetTick>
 8003ce8:	6178      	str	r0, [r7, #20]

        /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < RCC_PLL_FRAC_WAIT_VALUE)
 8003cea:	bf00      	nop
 8003cec:	f7fd fee4 	bl	8001ab8 <HAL_GetTick>
 8003cf0:	4602      	mov	r2, r0
 8003cf2:	697b      	ldr	r3, [r7, #20]
 8003cf4:	4293      	cmp	r3, r2
 8003cf6:	d0f9      	beq.n	8003cec <HAL_RCC_OscConfig+0x840>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003cfc:	4a06      	ldr	r2, [pc, #24]	@ (8003d18 <HAL_RCC_OscConfig+0x86c>)
 8003cfe:	00db      	lsls	r3, r3, #3
 8003d00:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8003d02:	4b05      	ldr	r3, [pc, #20]	@ (8003d18 <HAL_RCC_OscConfig+0x86c>)
 8003d04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d06:	4a04      	ldr	r2, [pc, #16]	@ (8003d18 <HAL_RCC_OscConfig+0x86c>)
 8003d08:	f043 0310 	orr.w	r3, r3, #16
 8003d0c:	6293      	str	r3, [r2, #40]	@ 0x28
      }

    }
  }
  return HAL_OK;
 8003d0e:	2300      	movs	r3, #0
}
 8003d10:	4618      	mov	r0, r3
 8003d12:	3720      	adds	r7, #32
 8003d14:	46bd      	mov	sp, r7
 8003d16:	bd80      	pop	{r7, pc}
 8003d18:	44020c00 	.word	0x44020c00

08003d1c <HAL_RCC_ClockConfig>:
  *         currently used as system clock source.
  *
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *pClkInitStruct, uint32_t FLatency)
{
 8003d1c:	b580      	push	{r7, lr}
 8003d1e:	b084      	sub	sp, #16
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	6078      	str	r0, [r7, #4]
 8003d24:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pClkInitStruct == NULL)
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d101      	bne.n	8003d30 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003d2c:	2301      	movs	r3, #1
 8003d2e:	e19e      	b.n	800406e <HAL_RCC_ClockConfig+0x352>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003d30:	4b83      	ldr	r3, [pc, #524]	@ (8003f40 <HAL_RCC_ClockConfig+0x224>)
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	f003 030f 	and.w	r3, r3, #15
 8003d38:	683a      	ldr	r2, [r7, #0]
 8003d3a:	429a      	cmp	r2, r3
 8003d3c:	d910      	bls.n	8003d60 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d3e:	4b80      	ldr	r3, [pc, #512]	@ (8003f40 <HAL_RCC_ClockConfig+0x224>)
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	f023 020f 	bic.w	r2, r3, #15
 8003d46:	497e      	ldr	r1, [pc, #504]	@ (8003f40 <HAL_RCC_ClockConfig+0x224>)
 8003d48:	683b      	ldr	r3, [r7, #0]
 8003d4a:	4313      	orrs	r3, r2
 8003d4c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d4e:	4b7c      	ldr	r3, [pc, #496]	@ (8003f40 <HAL_RCC_ClockConfig+0x224>)
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	f003 030f 	and.w	r3, r3, #15
 8003d56:	683a      	ldr	r2, [r7, #0]
 8003d58:	429a      	cmp	r2, r3
 8003d5a:	d001      	beq.n	8003d60 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003d5c:	2301      	movs	r3, #1
 8003d5e:	e186      	b.n	800406e <HAL_RCC_ClockConfig+0x352>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	f003 0310 	and.w	r3, r3, #16
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d012      	beq.n	8003d92 <HAL_RCC_ClockConfig+0x76>
  {
    if ((pClkInitStruct->APB3CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	695a      	ldr	r2, [r3, #20]
 8003d70:	4b74      	ldr	r3, [pc, #464]	@ (8003f44 <HAL_RCC_ClockConfig+0x228>)
 8003d72:	6a1b      	ldr	r3, [r3, #32]
 8003d74:	0a1b      	lsrs	r3, r3, #8
 8003d76:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003d7a:	429a      	cmp	r2, r3
 8003d7c:	d909      	bls.n	8003d92 <HAL_RCC_ClockConfig+0x76>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8003d7e:	4b71      	ldr	r3, [pc, #452]	@ (8003f44 <HAL_RCC_ClockConfig+0x228>)
 8003d80:	6a1b      	ldr	r3, [r3, #32]
 8003d82:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	695b      	ldr	r3, [r3, #20]
 8003d8a:	021b      	lsls	r3, r3, #8
 8003d8c:	496d      	ldr	r1, [pc, #436]	@ (8003f44 <HAL_RCC_ClockConfig+0x228>)
 8003d8e:	4313      	orrs	r3, r2
 8003d90:	620b      	str	r3, [r1, #32]
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f003 0308 	and.w	r3, r3, #8
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d012      	beq.n	8003dc4 <HAL_RCC_ClockConfig+0xa8>
  {
    if ((pClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	691a      	ldr	r2, [r3, #16]
 8003da2:	4b68      	ldr	r3, [pc, #416]	@ (8003f44 <HAL_RCC_ClockConfig+0x228>)
 8003da4:	6a1b      	ldr	r3, [r3, #32]
 8003da6:	091b      	lsrs	r3, r3, #4
 8003da8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003dac:	429a      	cmp	r2, r3
 8003dae:	d909      	bls.n	8003dc4 <HAL_RCC_ClockConfig+0xa8>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 8003db0:	4b64      	ldr	r3, [pc, #400]	@ (8003f44 <HAL_RCC_ClockConfig+0x228>)
 8003db2:	6a1b      	ldr	r3, [r3, #32]
 8003db4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	691b      	ldr	r3, [r3, #16]
 8003dbc:	011b      	lsls	r3, r3, #4
 8003dbe:	4961      	ldr	r1, [pc, #388]	@ (8003f44 <HAL_RCC_ClockConfig+0x228>)
 8003dc0:	4313      	orrs	r3, r2
 8003dc2:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f003 0304 	and.w	r3, r3, #4
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d010      	beq.n	8003df2 <HAL_RCC_ClockConfig+0xd6>
  {
    if ((pClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	68da      	ldr	r2, [r3, #12]
 8003dd4:	4b5b      	ldr	r3, [pc, #364]	@ (8003f44 <HAL_RCC_ClockConfig+0x228>)
 8003dd6:	6a1b      	ldr	r3, [r3, #32]
 8003dd8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003ddc:	429a      	cmp	r2, r3
 8003dde:	d908      	bls.n	8003df2 <HAL_RCC_ClockConfig+0xd6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 8003de0:	4b58      	ldr	r3, [pc, #352]	@ (8003f44 <HAL_RCC_ClockConfig+0x228>)
 8003de2:	6a1b      	ldr	r3, [r3, #32]
 8003de4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	68db      	ldr	r3, [r3, #12]
 8003dec:	4955      	ldr	r1, [pc, #340]	@ (8003f44 <HAL_RCC_ClockConfig+0x228>)
 8003dee:	4313      	orrs	r3, r2
 8003df0:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f003 0302 	and.w	r3, r3, #2
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d010      	beq.n	8003e20 <HAL_RCC_ClockConfig+0x104>
  {
    if ((pClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	689a      	ldr	r2, [r3, #8]
 8003e02:	4b50      	ldr	r3, [pc, #320]	@ (8003f44 <HAL_RCC_ClockConfig+0x228>)
 8003e04:	6a1b      	ldr	r3, [r3, #32]
 8003e06:	f003 030f 	and.w	r3, r3, #15
 8003e0a:	429a      	cmp	r2, r3
 8003e0c:	d908      	bls.n	8003e20 <HAL_RCC_ClockConfig+0x104>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 8003e0e:	4b4d      	ldr	r3, [pc, #308]	@ (8003f44 <HAL_RCC_ClockConfig+0x228>)
 8003e10:	6a1b      	ldr	r3, [r3, #32]
 8003e12:	f023 020f 	bic.w	r2, r3, #15
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	689b      	ldr	r3, [r3, #8]
 8003e1a:	494a      	ldr	r1, [pc, #296]	@ (8003f44 <HAL_RCC_ClockConfig+0x228>)
 8003e1c:	4313      	orrs	r3, r2
 8003e1e:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	f003 0301 	and.w	r3, r3, #1
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	f000 8093 	beq.w	8003f54 <HAL_RCC_ClockConfig+0x238>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	685b      	ldr	r3, [r3, #4]
 8003e32:	2b03      	cmp	r3, #3
 8003e34:	d107      	bne.n	8003e46 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8003e36:	4b43      	ldr	r3, [pc, #268]	@ (8003f44 <HAL_RCC_ClockConfig+0x228>)
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d121      	bne.n	8003e86 <HAL_RCC_ClockConfig+0x16a>
      {
        return HAL_ERROR;
 8003e42:	2301      	movs	r3, #1
 8003e44:	e113      	b.n	800406e <HAL_RCC_ClockConfig+0x352>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	685b      	ldr	r3, [r3, #4]
 8003e4a:	2b02      	cmp	r3, #2
 8003e4c:	d107      	bne.n	8003e5e <HAL_RCC_ClockConfig+0x142>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003e4e:	4b3d      	ldr	r3, [pc, #244]	@ (8003f44 <HAL_RCC_ClockConfig+0x228>)
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d115      	bne.n	8003e86 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8003e5a:	2301      	movs	r3, #1
 8003e5c:	e107      	b.n	800406e <HAL_RCC_ClockConfig+0x352>
        }
      }
      /* CSI is selected as System Clock Source */
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	685b      	ldr	r3, [r3, #4]
 8003e62:	2b01      	cmp	r3, #1
 8003e64:	d107      	bne.n	8003e76 <HAL_RCC_ClockConfig+0x15a>
      {
        /* Check the CSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8003e66:	4b37      	ldr	r3, [pc, #220]	@ (8003f44 <HAL_RCC_ClockConfig+0x228>)
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d109      	bne.n	8003e86 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8003e72:	2301      	movs	r3, #1
 8003e74:	e0fb      	b.n	800406e <HAL_RCC_ClockConfig+0x352>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003e76:	4b33      	ldr	r3, [pc, #204]	@ (8003f44 <HAL_RCC_ClockConfig+0x228>)
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	f003 0302 	and.w	r3, r3, #2
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d101      	bne.n	8003e86 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8003e82:	2301      	movs	r3, #1
 8003e84:	e0f3      	b.n	800406e <HAL_RCC_ClockConfig+0x352>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pClkInitStruct->SYSCLKSource);
 8003e86:	4b2f      	ldr	r3, [pc, #188]	@ (8003f44 <HAL_RCC_ClockConfig+0x228>)
 8003e88:	69db      	ldr	r3, [r3, #28]
 8003e8a:	f023 0203 	bic.w	r2, r3, #3
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	685b      	ldr	r3, [r3, #4]
 8003e92:	492c      	ldr	r1, [pc, #176]	@ (8003f44 <HAL_RCC_ClockConfig+0x228>)
 8003e94:	4313      	orrs	r3, r2
 8003e96:	61cb      	str	r3, [r1, #28]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003e98:	f7fd fe0e 	bl	8001ab8 <HAL_GetTick>
 8003e9c:	60f8      	str	r0, [r7, #12]

    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	685b      	ldr	r3, [r3, #4]
 8003ea2:	2b03      	cmp	r3, #3
 8003ea4:	d112      	bne.n	8003ecc <HAL_RCC_ClockConfig+0x1b0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003ea6:	e00a      	b.n	8003ebe <HAL_RCC_ClockConfig+0x1a2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8003ea8:	f7fd fe06 	bl	8001ab8 <HAL_GetTick>
 8003eac:	4602      	mov	r2, r0
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	1ad3      	subs	r3, r2, r3
 8003eb2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003eb6:	4293      	cmp	r3, r2
 8003eb8:	d901      	bls.n	8003ebe <HAL_RCC_ClockConfig+0x1a2>
        {
          return HAL_TIMEOUT;
 8003eba:	2303      	movs	r3, #3
 8003ebc:	e0d7      	b.n	800406e <HAL_RCC_ClockConfig+0x352>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003ebe:	4b21      	ldr	r3, [pc, #132]	@ (8003f44 <HAL_RCC_ClockConfig+0x228>)
 8003ec0:	69db      	ldr	r3, [r3, #28]
 8003ec2:	f003 0318 	and.w	r3, r3, #24
 8003ec6:	2b18      	cmp	r3, #24
 8003ec8:	d1ee      	bne.n	8003ea8 <HAL_RCC_ClockConfig+0x18c>
 8003eca:	e043      	b.n	8003f54 <HAL_RCC_ClockConfig+0x238>
        }
      }
    }
    else
    {
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	685b      	ldr	r3, [r3, #4]
 8003ed0:	2b02      	cmp	r3, #2
 8003ed2:	d112      	bne.n	8003efa <HAL_RCC_ClockConfig+0x1de>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003ed4:	e00a      	b.n	8003eec <HAL_RCC_ClockConfig+0x1d0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8003ed6:	f7fd fdef 	bl	8001ab8 <HAL_GetTick>
 8003eda:	4602      	mov	r2, r0
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	1ad3      	subs	r3, r2, r3
 8003ee0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ee4:	4293      	cmp	r3, r2
 8003ee6:	d901      	bls.n	8003eec <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8003ee8:	2303      	movs	r3, #3
 8003eea:	e0c0      	b.n	800406e <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003eec:	4b15      	ldr	r3, [pc, #84]	@ (8003f44 <HAL_RCC_ClockConfig+0x228>)
 8003eee:	69db      	ldr	r3, [r3, #28]
 8003ef0:	f003 0318 	and.w	r3, r3, #24
 8003ef4:	2b10      	cmp	r3, #16
 8003ef6:	d1ee      	bne.n	8003ed6 <HAL_RCC_ClockConfig+0x1ba>
 8003ef8:	e02c      	b.n	8003f54 <HAL_RCC_ClockConfig+0x238>
          }
        }
      }
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	685b      	ldr	r3, [r3, #4]
 8003efe:	2b01      	cmp	r3, #1
 8003f00:	d122      	bne.n	8003f48 <HAL_RCC_ClockConfig+0x22c>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 8003f02:	e00a      	b.n	8003f1a <HAL_RCC_ClockConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8003f04:	f7fd fdd8 	bl	8001ab8 <HAL_GetTick>
 8003f08:	4602      	mov	r2, r0
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	1ad3      	subs	r3, r2, r3
 8003f0e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f12:	4293      	cmp	r3, r2
 8003f14:	d901      	bls.n	8003f1a <HAL_RCC_ClockConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 8003f16:	2303      	movs	r3, #3
 8003f18:	e0a9      	b.n	800406e <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 8003f1a:	4b0a      	ldr	r3, [pc, #40]	@ (8003f44 <HAL_RCC_ClockConfig+0x228>)
 8003f1c:	69db      	ldr	r3, [r3, #28]
 8003f1e:	f003 0318 	and.w	r3, r3, #24
 8003f22:	2b08      	cmp	r3, #8
 8003f24:	d1ee      	bne.n	8003f04 <HAL_RCC_ClockConfig+0x1e8>
 8003f26:	e015      	b.n	8003f54 <HAL_RCC_ClockConfig+0x238>
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8003f28:	f7fd fdc6 	bl	8001ab8 <HAL_GetTick>
 8003f2c:	4602      	mov	r2, r0
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	1ad3      	subs	r3, r2, r3
 8003f32:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f36:	4293      	cmp	r3, r2
 8003f38:	d906      	bls.n	8003f48 <HAL_RCC_ClockConfig+0x22c>
          {
            return HAL_TIMEOUT;
 8003f3a:	2303      	movs	r3, #3
 8003f3c:	e097      	b.n	800406e <HAL_RCC_ClockConfig+0x352>
 8003f3e:	bf00      	nop
 8003f40:	40022000 	.word	0x40022000
 8003f44:	44020c00 	.word	0x44020c00
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003f48:	4b4b      	ldr	r3, [pc, #300]	@ (8004078 <HAL_RCC_ClockConfig+0x35c>)
 8003f4a:	69db      	ldr	r3, [r3, #28]
 8003f4c:	f003 0318 	and.w	r3, r3, #24
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d1e9      	bne.n	8003f28 <HAL_RCC_ClockConfig+0x20c>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f003 0302 	and.w	r3, r3, #2
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d010      	beq.n	8003f82 <HAL_RCC_ClockConfig+0x266>
  {
    if ((pClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	689a      	ldr	r2, [r3, #8]
 8003f64:	4b44      	ldr	r3, [pc, #272]	@ (8004078 <HAL_RCC_ClockConfig+0x35c>)
 8003f66:	6a1b      	ldr	r3, [r3, #32]
 8003f68:	f003 030f 	and.w	r3, r3, #15
 8003f6c:	429a      	cmp	r2, r3
 8003f6e:	d208      	bcs.n	8003f82 <HAL_RCC_ClockConfig+0x266>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 8003f70:	4b41      	ldr	r3, [pc, #260]	@ (8004078 <HAL_RCC_ClockConfig+0x35c>)
 8003f72:	6a1b      	ldr	r3, [r3, #32]
 8003f74:	f023 020f 	bic.w	r2, r3, #15
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	689b      	ldr	r3, [r3, #8]
 8003f7c:	493e      	ldr	r1, [pc, #248]	@ (8004078 <HAL_RCC_ClockConfig+0x35c>)
 8003f7e:	4313      	orrs	r3, r2
 8003f80:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003f82:	4b3e      	ldr	r3, [pc, #248]	@ (800407c <HAL_RCC_ClockConfig+0x360>)
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f003 030f 	and.w	r3, r3, #15
 8003f8a:	683a      	ldr	r2, [r7, #0]
 8003f8c:	429a      	cmp	r2, r3
 8003f8e:	d210      	bcs.n	8003fb2 <HAL_RCC_ClockConfig+0x296>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f90:	4b3a      	ldr	r3, [pc, #232]	@ (800407c <HAL_RCC_ClockConfig+0x360>)
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	f023 020f 	bic.w	r2, r3, #15
 8003f98:	4938      	ldr	r1, [pc, #224]	@ (800407c <HAL_RCC_ClockConfig+0x360>)
 8003f9a:	683b      	ldr	r3, [r7, #0]
 8003f9c:	4313      	orrs	r3, r2
 8003f9e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003fa0:	4b36      	ldr	r3, [pc, #216]	@ (800407c <HAL_RCC_ClockConfig+0x360>)
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	f003 030f 	and.w	r3, r3, #15
 8003fa8:	683a      	ldr	r2, [r7, #0]
 8003faa:	429a      	cmp	r2, r3
 8003fac:	d001      	beq.n	8003fb2 <HAL_RCC_ClockConfig+0x296>
    {
      return HAL_ERROR;
 8003fae:	2301      	movs	r3, #1
 8003fb0:	e05d      	b.n	800406e <HAL_RCC_ClockConfig+0x352>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f003 0304 	and.w	r3, r3, #4
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d010      	beq.n	8003fe0 <HAL_RCC_ClockConfig+0x2c4>
  {
    if ((pClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	68da      	ldr	r2, [r3, #12]
 8003fc2:	4b2d      	ldr	r3, [pc, #180]	@ (8004078 <HAL_RCC_ClockConfig+0x35c>)
 8003fc4:	6a1b      	ldr	r3, [r3, #32]
 8003fc6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003fca:	429a      	cmp	r2, r3
 8003fcc:	d208      	bcs.n	8003fe0 <HAL_RCC_ClockConfig+0x2c4>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 8003fce:	4b2a      	ldr	r3, [pc, #168]	@ (8004078 <HAL_RCC_ClockConfig+0x35c>)
 8003fd0:	6a1b      	ldr	r3, [r3, #32]
 8003fd2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	68db      	ldr	r3, [r3, #12]
 8003fda:	4927      	ldr	r1, [pc, #156]	@ (8004078 <HAL_RCC_ClockConfig+0x35c>)
 8003fdc:	4313      	orrs	r3, r2
 8003fde:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	f003 0308 	and.w	r3, r3, #8
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d012      	beq.n	8004012 <HAL_RCC_ClockConfig+0x2f6>
  {
    if ((pClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	691a      	ldr	r2, [r3, #16]
 8003ff0:	4b21      	ldr	r3, [pc, #132]	@ (8004078 <HAL_RCC_ClockConfig+0x35c>)
 8003ff2:	6a1b      	ldr	r3, [r3, #32]
 8003ff4:	091b      	lsrs	r3, r3, #4
 8003ff6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003ffa:	429a      	cmp	r2, r3
 8003ffc:	d209      	bcs.n	8004012 <HAL_RCC_ClockConfig+0x2f6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 8003ffe:	4b1e      	ldr	r3, [pc, #120]	@ (8004078 <HAL_RCC_ClockConfig+0x35c>)
 8004000:	6a1b      	ldr	r3, [r3, #32]
 8004002:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	691b      	ldr	r3, [r3, #16]
 800400a:	011b      	lsls	r3, r3, #4
 800400c:	491a      	ldr	r1, [pc, #104]	@ (8004078 <HAL_RCC_ClockConfig+0x35c>)
 800400e:	4313      	orrs	r3, r2
 8004010:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	f003 0310 	and.w	r3, r3, #16
 800401a:	2b00      	cmp	r3, #0
 800401c:	d012      	beq.n	8004044 <HAL_RCC_ClockConfig+0x328>
  {
    if ((pClkInitStruct->APB3CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	695a      	ldr	r2, [r3, #20]
 8004022:	4b15      	ldr	r3, [pc, #84]	@ (8004078 <HAL_RCC_ClockConfig+0x35c>)
 8004024:	6a1b      	ldr	r3, [r3, #32]
 8004026:	0a1b      	lsrs	r3, r3, #8
 8004028:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800402c:	429a      	cmp	r2, r3
 800402e:	d209      	bcs.n	8004044 <HAL_RCC_ClockConfig+0x328>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8004030:	4b11      	ldr	r3, [pc, #68]	@ (8004078 <HAL_RCC_ClockConfig+0x35c>)
 8004032:	6a1b      	ldr	r3, [r3, #32]
 8004034:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	695b      	ldr	r3, [r3, #20]
 800403c:	021b      	lsls	r3, r3, #8
 800403e:	490e      	ldr	r1, [pc, #56]	@ (8004078 <HAL_RCC_ClockConfig+0x35c>)
 8004040:	4313      	orrs	r3, r2
 8004042:	620b      	str	r3, [r1, #32]
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8004044:	f000 f822 	bl	800408c <HAL_RCC_GetSysClockFreq>
 8004048:	4602      	mov	r2, r0
 800404a:	4b0b      	ldr	r3, [pc, #44]	@ (8004078 <HAL_RCC_ClockConfig+0x35c>)
 800404c:	6a1b      	ldr	r3, [r3, #32]
 800404e:	f003 030f 	and.w	r3, r3, #15
 8004052:	490b      	ldr	r1, [pc, #44]	@ (8004080 <HAL_RCC_ClockConfig+0x364>)
 8004054:	5ccb      	ldrb	r3, [r1, r3]
 8004056:	fa22 f303 	lsr.w	r3, r2, r3
 800405a:	4a0a      	ldr	r2, [pc, #40]	@ (8004084 <HAL_RCC_ClockConfig+0x368>)
 800405c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800405e:	4b0a      	ldr	r3, [pc, #40]	@ (8004088 <HAL_RCC_ClockConfig+0x36c>)
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	4618      	mov	r0, r3
 8004064:	f7fd fc9e 	bl	80019a4 <HAL_InitTick>
 8004068:	4603      	mov	r3, r0
 800406a:	72fb      	strb	r3, [r7, #11]

  return halstatus;
 800406c:	7afb      	ldrb	r3, [r7, #11]
}
 800406e:	4618      	mov	r0, r3
 8004070:	3710      	adds	r7, #16
 8004072:	46bd      	mov	sp, r7
 8004074:	bd80      	pop	{r7, pc}
 8004076:	bf00      	nop
 8004078:	44020c00 	.word	0x44020c00
 800407c:	40022000 	.word	0x40022000
 8004080:	08011040 	.word	0x08011040
 8004084:	20000000 	.word	0x20000000
 8004088:	20000004 	.word	0x20000004

0800408c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800408c:	b480      	push	{r7}
 800408e:	b089      	sub	sp, #36	@ 0x24
 8004090:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
  uint32_t hsivalue;
  float_t fracn1;
  float_t pllvco;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 8004092:	4b8c      	ldr	r3, [pc, #560]	@ (80042c4 <HAL_RCC_GetSysClockFreq+0x238>)
 8004094:	69db      	ldr	r3, [r3, #28]
 8004096:	f003 0318 	and.w	r3, r3, #24
 800409a:	2b08      	cmp	r3, #8
 800409c:	d102      	bne.n	80040a4 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 800409e:	4b8a      	ldr	r3, [pc, #552]	@ (80042c8 <HAL_RCC_GetSysClockFreq+0x23c>)
 80040a0:	61fb      	str	r3, [r7, #28]
 80040a2:	e107      	b.n	80042b4 <HAL_RCC_GetSysClockFreq+0x228>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80040a4:	4b87      	ldr	r3, [pc, #540]	@ (80042c4 <HAL_RCC_GetSysClockFreq+0x238>)
 80040a6:	69db      	ldr	r3, [r3, #28]
 80040a8:	f003 0318 	and.w	r3, r3, #24
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d112      	bne.n	80040d6 <HAL_RCC_GetSysClockFreq+0x4a>
  {
    /* HSI used as system clock source */
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 80040b0:	4b84      	ldr	r3, [pc, #528]	@ (80042c4 <HAL_RCC_GetSysClockFreq+0x238>)
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	f003 0320 	and.w	r3, r3, #32
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d009      	beq.n	80040d0 <HAL_RCC_GetSysClockFreq+0x44>
    {
      sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80040bc:	4b81      	ldr	r3, [pc, #516]	@ (80042c4 <HAL_RCC_GetSysClockFreq+0x238>)
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	08db      	lsrs	r3, r3, #3
 80040c2:	f003 0303 	and.w	r3, r3, #3
 80040c6:	4a81      	ldr	r2, [pc, #516]	@ (80042cc <HAL_RCC_GetSysClockFreq+0x240>)
 80040c8:	fa22 f303 	lsr.w	r3, r2, r3
 80040cc:	61fb      	str	r3, [r7, #28]
 80040ce:	e0f1      	b.n	80042b4 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = (uint32_t) HSI_VALUE;
 80040d0:	4b7e      	ldr	r3, [pc, #504]	@ (80042cc <HAL_RCC_GetSysClockFreq+0x240>)
 80040d2:	61fb      	str	r3, [r7, #28]
 80040d4:	e0ee      	b.n	80042b4 <HAL_RCC_GetSysClockFreq+0x228>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80040d6:	4b7b      	ldr	r3, [pc, #492]	@ (80042c4 <HAL_RCC_GetSysClockFreq+0x238>)
 80040d8:	69db      	ldr	r3, [r3, #28]
 80040da:	f003 0318 	and.w	r3, r3, #24
 80040de:	2b10      	cmp	r3, #16
 80040e0:	d102      	bne.n	80040e8 <HAL_RCC_GetSysClockFreq+0x5c>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80040e2:	4b7b      	ldr	r3, [pc, #492]	@ (80042d0 <HAL_RCC_GetSysClockFreq+0x244>)
 80040e4:	61fb      	str	r3, [r7, #28]
 80040e6:	e0e5      	b.n	80042b4 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80040e8:	4b76      	ldr	r3, [pc, #472]	@ (80042c4 <HAL_RCC_GetSysClockFreq+0x238>)
 80040ea:	69db      	ldr	r3, [r3, #28]
 80040ec:	f003 0318 	and.w	r3, r3, #24
 80040f0:	2b18      	cmp	r3, #24
 80040f2:	f040 80dd 	bne.w	80042b0 <HAL_RCC_GetSysClockFreq+0x224>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 80040f6:	4b73      	ldr	r3, [pc, #460]	@ (80042c4 <HAL_RCC_GetSysClockFreq+0x238>)
 80040f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040fa:	f003 0303 	and.w	r3, r3, #3
 80040fe:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 8004100:	4b70      	ldr	r3, [pc, #448]	@ (80042c4 <HAL_RCC_GetSysClockFreq+0x238>)
 8004102:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004104:	0a1b      	lsrs	r3, r3, #8
 8004106:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800410a:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 800410c:	4b6d      	ldr	r3, [pc, #436]	@ (80042c4 <HAL_RCC_GetSysClockFreq+0x238>)
 800410e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004110:	091b      	lsrs	r3, r3, #4
 8004112:	f003 0301 	and.w	r3, r3, #1
 8004116:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 8004118:	4b6a      	ldr	r3, [pc, #424]	@ (80042c4 <HAL_RCC_GetSysClockFreq+0x238>)
 800411a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                               RCC_PLL1FRACR_PLL1FRACN) >> RCC_PLL1FRACR_PLL1FRACN_Pos));
 800411c:	08db      	lsrs	r3, r3, #3
 800411e:	f3c3 030c 	ubfx	r3, r3, #0, #13
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 8004122:	68fa      	ldr	r2, [r7, #12]
 8004124:	fb02 f303 	mul.w	r3, r2, r3
 8004128:	ee07 3a90 	vmov	s15, r3
 800412c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004130:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8004134:	693b      	ldr	r3, [r7, #16]
 8004136:	2b00      	cmp	r3, #0
 8004138:	f000 80b7 	beq.w	80042aa <HAL_RCC_GetSysClockFreq+0x21e>
    {
      switch (pllsource)
 800413c:	697b      	ldr	r3, [r7, #20]
 800413e:	2b01      	cmp	r3, #1
 8004140:	d003      	beq.n	800414a <HAL_RCC_GetSysClockFreq+0xbe>
 8004142:	697b      	ldr	r3, [r7, #20]
 8004144:	2b03      	cmp	r3, #3
 8004146:	d056      	beq.n	80041f6 <HAL_RCC_GetSysClockFreq+0x16a>
 8004148:	e077      	b.n	800423a <HAL_RCC_GetSysClockFreq+0x1ae>
      {
        case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */

          if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 800414a:	4b5e      	ldr	r3, [pc, #376]	@ (80042c4 <HAL_RCC_GetSysClockFreq+0x238>)
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	f003 0320 	and.w	r3, r3, #32
 8004152:	2b00      	cmp	r3, #0
 8004154:	d02d      	beq.n	80041b2 <HAL_RCC_GetSysClockFreq+0x126>
          {
            hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004156:	4b5b      	ldr	r3, [pc, #364]	@ (80042c4 <HAL_RCC_GetSysClockFreq+0x238>)
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	08db      	lsrs	r3, r3, #3
 800415c:	f003 0303 	and.w	r3, r3, #3
 8004160:	4a5a      	ldr	r2, [pc, #360]	@ (80042cc <HAL_RCC_GetSysClockFreq+0x240>)
 8004162:	fa22 f303 	lsr.w	r3, r2, r3
 8004166:	607b      	str	r3, [r7, #4]
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	ee07 3a90 	vmov	s15, r3
 800416e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004172:	693b      	ldr	r3, [r7, #16]
 8004174:	ee07 3a90 	vmov	s15, r3
 8004178:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800417c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004180:	4b50      	ldr	r3, [pc, #320]	@ (80042c4 <HAL_RCC_GetSysClockFreq+0x238>)
 8004182:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004184:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004188:	ee07 3a90 	vmov	s15, r3
 800418c:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8004190:	ed97 6a02 	vldr	s12, [r7, #8]
 8004194:	eddf 5a4f 	vldr	s11, [pc, #316]	@ 80042d4 <HAL_RCC_GetSysClockFreq+0x248>
 8004198:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800419c:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 80041a0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80041a4:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80041a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80041ac:	edc7 7a06 	vstr	s15, [r7, #24]
          {
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
          }

          break;
 80041b0:	e065      	b.n	800427e <HAL_RCC_GetSysClockFreq+0x1f2>
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80041b2:	693b      	ldr	r3, [r7, #16]
 80041b4:	ee07 3a90 	vmov	s15, r3
 80041b8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80041bc:	eddf 6a46 	vldr	s13, [pc, #280]	@ 80042d8 <HAL_RCC_GetSysClockFreq+0x24c>
 80041c0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80041c4:	4b3f      	ldr	r3, [pc, #252]	@ (80042c4 <HAL_RCC_GetSysClockFreq+0x238>)
 80041c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80041c8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80041cc:	ee07 3a90 	vmov	s15, r3
 80041d0:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 80041d4:	ed97 6a02 	vldr	s12, [r7, #8]
 80041d8:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 80042d4 <HAL_RCC_GetSysClockFreq+0x248>
 80041dc:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80041e0:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 80041e4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80041e8:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80041ec:	ee67 7a27 	vmul.f32	s15, s14, s15
 80041f0:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 80041f4:	e043      	b.n	800427e <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80041f6:	693b      	ldr	r3, [r7, #16]
 80041f8:	ee07 3a90 	vmov	s15, r3
 80041fc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004200:	eddf 6a36 	vldr	s13, [pc, #216]	@ 80042dc <HAL_RCC_GetSysClockFreq+0x250>
 8004204:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004208:	4b2e      	ldr	r3, [pc, #184]	@ (80042c4 <HAL_RCC_GetSysClockFreq+0x238>)
 800420a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800420c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004210:	ee07 3a90 	vmov	s15, r3
 8004214:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8004218:	ed97 6a02 	vldr	s12, [r7, #8]
 800421c:	eddf 5a2d 	vldr	s11, [pc, #180]	@ 80042d4 <HAL_RCC_GetSysClockFreq+0x248>
 8004220:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004224:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8004228:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800422c:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004230:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004234:	edc7 7a06 	vstr	s15, [r7, #24]

          break;
 8004238:	e021      	b.n	800427e <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        default:
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800423a:	693b      	ldr	r3, [r7, #16]
 800423c:	ee07 3a90 	vmov	s15, r3
 8004240:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004244:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80042e0 <HAL_RCC_GetSysClockFreq+0x254>
 8004248:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800424c:	4b1d      	ldr	r3, [pc, #116]	@ (80042c4 <HAL_RCC_GetSysClockFreq+0x238>)
 800424e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004250:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004254:	ee07 3a90 	vmov	s15, r3
 8004258:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 800425c:	ed97 6a02 	vldr	s12, [r7, #8]
 8004260:	eddf 5a1c 	vldr	s11, [pc, #112]	@ 80042d4 <HAL_RCC_GetSysClockFreq+0x248>
 8004264:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004268:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 800426c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004270:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004274:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004278:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 800427c:	bf00      	nop
      }

      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + 1U) ;
 800427e:	4b11      	ldr	r3, [pc, #68]	@ (80042c4 <HAL_RCC_GetSysClockFreq+0x238>)
 8004280:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004282:	0a5b      	lsrs	r3, r3, #9
 8004284:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004288:	3301      	adds	r3, #1
 800428a:	603b      	str	r3, [r7, #0]
      sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800428c:	683b      	ldr	r3, [r7, #0]
 800428e:	ee07 3a90 	vmov	s15, r3
 8004292:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004296:	edd7 6a06 	vldr	s13, [r7, #24]
 800429a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800429e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80042a2:	ee17 3a90 	vmov	r3, s15
 80042a6:	61fb      	str	r3, [r7, #28]
 80042a8:	e004      	b.n	80042b4 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = 0;
 80042aa:	2300      	movs	r3, #0
 80042ac:	61fb      	str	r3, [r7, #28]
 80042ae:	e001      	b.n	80042b4 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else
  {
    /* HSI is the default system clock source */
    sysclockfreq = (uint32_t) HSI_VALUE;
 80042b0:	4b06      	ldr	r3, [pc, #24]	@ (80042cc <HAL_RCC_GetSysClockFreq+0x240>)
 80042b2:	61fb      	str	r3, [r7, #28]
  }

  return sysclockfreq;
 80042b4:	69fb      	ldr	r3, [r7, #28]
}
 80042b6:	4618      	mov	r0, r3
 80042b8:	3724      	adds	r7, #36	@ 0x24
 80042ba:	46bd      	mov	sp, r7
 80042bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c0:	4770      	bx	lr
 80042c2:	bf00      	nop
 80042c4:	44020c00 	.word	0x44020c00
 80042c8:	003d0900 	.word	0x003d0900
 80042cc:	03d09000 	.word	0x03d09000
 80042d0:	007a1200 	.word	0x007a1200
 80042d4:	46000000 	.word	0x46000000
 80042d8:	4c742400 	.word	0x4c742400
 80042dc:	4af42400 	.word	0x4af42400
 80042e0:	4a742400 	.word	0x4a742400

080042e4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80042e4:	b580      	push	{r7, lr}
 80042e6:	af00      	add	r7, sp, #0

  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 80042e8:	f7ff fed0 	bl	800408c <HAL_RCC_GetSysClockFreq>
 80042ec:	4602      	mov	r2, r0
 80042ee:	4b08      	ldr	r3, [pc, #32]	@ (8004310 <HAL_RCC_GetHCLKFreq+0x2c>)
 80042f0:	6a1b      	ldr	r3, [r3, #32]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 80042f2:	f003 030f 	and.w	r3, r3, #15
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 80042f6:	4907      	ldr	r1, [pc, #28]	@ (8004314 <HAL_RCC_GetHCLKFreq+0x30>)
 80042f8:	5ccb      	ldrb	r3, [r1, r3]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 80042fa:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 80042fe:	fa22 f303 	lsr.w	r3, r2, r3
 8004302:	4a05      	ldr	r2, [pc, #20]	@ (8004318 <HAL_RCC_GetHCLKFreq+0x34>)
 8004304:	6013      	str	r3, [r2, #0]

  return SystemCoreClock;
 8004306:	4b04      	ldr	r3, [pc, #16]	@ (8004318 <HAL_RCC_GetHCLKFreq+0x34>)
 8004308:	681b      	ldr	r3, [r3, #0]
}
 800430a:	4618      	mov	r0, r3
 800430c:	bd80      	pop	{r7, pc}
 800430e:	bf00      	nop
 8004310:	44020c00 	.word	0x44020c00
 8004314:	08011040 	.word	0x08011040
 8004318:	20000000 	.word	0x20000000

0800431c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800431c:	b580      	push	{r7, lr}
 800431e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]) & 0x1FU));
 8004320:	f7ff ffe0 	bl	80042e4 <HAL_RCC_GetHCLKFreq>
 8004324:	4602      	mov	r2, r0
 8004326:	4b06      	ldr	r3, [pc, #24]	@ (8004340 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004328:	6a1b      	ldr	r3, [r3, #32]
 800432a:	091b      	lsrs	r3, r3, #4
 800432c:	f003 0307 	and.w	r3, r3, #7
 8004330:	4904      	ldr	r1, [pc, #16]	@ (8004344 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004332:	5ccb      	ldrb	r3, [r1, r3]
 8004334:	f003 031f 	and.w	r3, r3, #31
 8004338:	fa22 f303 	lsr.w	r3, r2, r3
}
 800433c:	4618      	mov	r0, r3
 800433e:	bd80      	pop	{r7, pc}
 8004340:	44020c00 	.word	0x44020c00
 8004344:	08011050 	.word	0x08011050

08004348 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004348:	b580      	push	{r7, lr}
 800434a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]) & 0x1FU));
 800434c:	f7ff ffca 	bl	80042e4 <HAL_RCC_GetHCLKFreq>
 8004350:	4602      	mov	r2, r0
 8004352:	4b06      	ldr	r3, [pc, #24]	@ (800436c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004354:	6a1b      	ldr	r3, [r3, #32]
 8004356:	0a1b      	lsrs	r3, r3, #8
 8004358:	f003 0307 	and.w	r3, r3, #7
 800435c:	4904      	ldr	r1, [pc, #16]	@ (8004370 <HAL_RCC_GetPCLK2Freq+0x28>)
 800435e:	5ccb      	ldrb	r3, [r1, r3]
 8004360:	f003 031f 	and.w	r3, r3, #31
 8004364:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004368:	4618      	mov	r0, r3
 800436a:	bd80      	pop	{r7, pc}
 800436c:	44020c00 	.word	0x44020c00
 8004370:	08011050 	.word	0x08011050

08004374 <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 8004374:	b580      	push	{r7, lr}
 8004376:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK3 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE3) >> RCC_CFGR2_PPRE3_Pos]) & 0x1FU));
 8004378:	f7ff ffb4 	bl	80042e4 <HAL_RCC_GetHCLKFreq>
 800437c:	4602      	mov	r2, r0
 800437e:	4b06      	ldr	r3, [pc, #24]	@ (8004398 <HAL_RCC_GetPCLK3Freq+0x24>)
 8004380:	6a1b      	ldr	r3, [r3, #32]
 8004382:	0b1b      	lsrs	r3, r3, #12
 8004384:	f003 0307 	and.w	r3, r3, #7
 8004388:	4904      	ldr	r1, [pc, #16]	@ (800439c <HAL_RCC_GetPCLK3Freq+0x28>)
 800438a:	5ccb      	ldrb	r3, [r1, r3]
 800438c:	f003 031f 	and.w	r3, r3, #31
 8004390:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004394:	4618      	mov	r0, r3
 8004396:	bd80      	pop	{r7, pc}
 8004398:	44020c00 	.word	0x44020c00
 800439c:	08011050 	.word	0x08011050

080043a0 <HAL_RCCEx_PeriphCLKConfig>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 80043a0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80043a4:	b0d8      	sub	sp, #352	@ 0x160
 80043a6:	af00      	add	r7, sp, #0
 80043a8:	f8c7 014c 	str.w	r0, [r7, #332]	@ 0x14c
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80043ac:	2300      	movs	r3, #0
 80043ae:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80043b2:	2300      	movs	r3, #0
 80043b4:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80043b8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80043bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043c0:	f002 7480 	and.w	r4, r2, #16777216	@ 0x1000000
 80043c4:	2500      	movs	r5, #0
 80043c6:	ea54 0305 	orrs.w	r3, r4, r5
 80043ca:	d00b      	beq.n	80043e4 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(pPeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(pPeriphClkInit->CkperClockSelection);
 80043cc:	4bcd      	ldr	r3, [pc, #820]	@ (8004704 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80043ce:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80043d2:	f023 4140 	bic.w	r1, r3, #3221225472	@ 0xc0000000
 80043d6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80043da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043dc:	4ac9      	ldr	r2, [pc, #804]	@ (8004704 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80043de:	430b      	orrs	r3, r1
 80043e0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80043e4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80043e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043ec:	f002 0801 	and.w	r8, r2, #1
 80043f0:	f04f 0900 	mov.w	r9, #0
 80043f4:	ea58 0309 	orrs.w	r3, r8, r9
 80043f8:	d042      	beq.n	8004480 <HAL_RCCEx_PeriphCLKConfig+0xe0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    switch (pPeriphClkInit->Usart1ClockSelection)
 80043fa:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80043fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004400:	2b05      	cmp	r3, #5
 8004402:	d823      	bhi.n	800444c <HAL_RCCEx_PeriphCLKConfig+0xac>
 8004404:	a201      	add	r2, pc, #4	@ (adr r2, 800440c <HAL_RCCEx_PeriphCLKConfig+0x6c>)
 8004406:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800440a:	bf00      	nop
 800440c:	08004455 	.word	0x08004455
 8004410:	08004425 	.word	0x08004425
 8004414:	08004439 	.word	0x08004439
 8004418:	08004455 	.word	0x08004455
 800441c:	08004455 	.word	0x08004455
 8004420:	08004455 	.word	0x08004455
        /* USART1 clock source config set later after clock selection check */
        break;

      case RCC_USART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004424:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004428:	3308      	adds	r3, #8
 800442a:	4618      	mov	r0, r3
 800442c:	f004 fee0 	bl	80091f0 <RCCEx_PLL2_Config>
 8004430:	4603      	mov	r3, r0
 8004432:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART1 clock source config set later after clock selection check */
        break;
 8004436:	e00e      	b.n	8004456 <HAL_RCCEx_PeriphCLKConfig+0xb6>
#if defined(RCC_USART1CLKSOURCE_PLL3Q)
      case RCC_USART1CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART1*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004438:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800443c:	3330      	adds	r3, #48	@ 0x30
 800443e:	4618      	mov	r0, r3
 8004440:	f004 ff6e 	bl	8009320 <RCCEx_PLL3_Config>
 8004444:	4603      	mov	r3, r0
 8004446:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART1 clock source config set later after clock selection check */
        break;
 800444a:	e004      	b.n	8004456 <HAL_RCCEx_PeriphCLKConfig+0xb6>
      case RCC_USART1CLKSOURCE_LSE:      /* LSE clock is used as source of USART1 clock*/
        /* USART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800444c:	2301      	movs	r3, #1
 800444e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004452:	e000      	b.n	8004456 <HAL_RCCEx_PeriphCLKConfig+0xb6>
        break;
 8004454:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004456:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800445a:	2b00      	cmp	r3, #0
 800445c:	d10c      	bne.n	8004478 <HAL_RCCEx_PeriphCLKConfig+0xd8>
    {
      /* Set the source of USART1 clock*/
      __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 800445e:	4ba9      	ldr	r3, [pc, #676]	@ (8004704 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8004460:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004464:	f023 0107 	bic.w	r1, r3, #7
 8004468:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800446c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800446e:	4aa5      	ldr	r2, [pc, #660]	@ (8004704 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8004470:	430b      	orrs	r3, r1
 8004472:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8004476:	e003      	b.n	8004480 <HAL_RCCEx_PeriphCLKConfig+0xe0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004478:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800447c:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004480:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004484:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004488:	f002 0a02 	and.w	sl, r2, #2
 800448c:	f04f 0b00 	mov.w	fp, #0
 8004490:	ea5a 030b 	orrs.w	r3, sl, fp
 8004494:	f000 8088 	beq.w	80045a8 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    switch (pPeriphClkInit->Usart2ClockSelection)
 8004498:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800449c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800449e:	2b28      	cmp	r3, #40	@ 0x28
 80044a0:	d868      	bhi.n	8004574 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 80044a2:	a201      	add	r2, pc, #4	@ (adr r2, 80044a8 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 80044a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044a8:	0800457d 	.word	0x0800457d
 80044ac:	08004575 	.word	0x08004575
 80044b0:	08004575 	.word	0x08004575
 80044b4:	08004575 	.word	0x08004575
 80044b8:	08004575 	.word	0x08004575
 80044bc:	08004575 	.word	0x08004575
 80044c0:	08004575 	.word	0x08004575
 80044c4:	08004575 	.word	0x08004575
 80044c8:	0800454d 	.word	0x0800454d
 80044cc:	08004575 	.word	0x08004575
 80044d0:	08004575 	.word	0x08004575
 80044d4:	08004575 	.word	0x08004575
 80044d8:	08004575 	.word	0x08004575
 80044dc:	08004575 	.word	0x08004575
 80044e0:	08004575 	.word	0x08004575
 80044e4:	08004575 	.word	0x08004575
 80044e8:	08004561 	.word	0x08004561
 80044ec:	08004575 	.word	0x08004575
 80044f0:	08004575 	.word	0x08004575
 80044f4:	08004575 	.word	0x08004575
 80044f8:	08004575 	.word	0x08004575
 80044fc:	08004575 	.word	0x08004575
 8004500:	08004575 	.word	0x08004575
 8004504:	08004575 	.word	0x08004575
 8004508:	0800457d 	.word	0x0800457d
 800450c:	08004575 	.word	0x08004575
 8004510:	08004575 	.word	0x08004575
 8004514:	08004575 	.word	0x08004575
 8004518:	08004575 	.word	0x08004575
 800451c:	08004575 	.word	0x08004575
 8004520:	08004575 	.word	0x08004575
 8004524:	08004575 	.word	0x08004575
 8004528:	0800457d 	.word	0x0800457d
 800452c:	08004575 	.word	0x08004575
 8004530:	08004575 	.word	0x08004575
 8004534:	08004575 	.word	0x08004575
 8004538:	08004575 	.word	0x08004575
 800453c:	08004575 	.word	0x08004575
 8004540:	08004575 	.word	0x08004575
 8004544:	08004575 	.word	0x08004575
 8004548:	0800457d 	.word	0x0800457d
        /* USART2 clock source config set later after clock selection check */
        break;

      case RCC_USART2CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART2*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800454c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004550:	3308      	adds	r3, #8
 8004552:	4618      	mov	r0, r3
 8004554:	f004 fe4c 	bl	80091f0 <RCCEx_PLL2_Config>
 8004558:	4603      	mov	r3, r0
 800455a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART2 clock source config set later after clock selection check */
        break;
 800455e:	e00e      	b.n	800457e <HAL_RCCEx_PeriphCLKConfig+0x1de>

#if defined(RCC_USART2CLKSOURCE_PLL3Q)
      case RCC_USART2CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART2*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004560:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004564:	3330      	adds	r3, #48	@ 0x30
 8004566:	4618      	mov	r0, r3
 8004568:	f004 feda 	bl	8009320 <RCCEx_PLL3_Config>
 800456c:	4603      	mov	r3, r0
 800456e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART2 clock source config set later after clock selection check */
        break;
 8004572:	e004      	b.n	800457e <HAL_RCCEx_PeriphCLKConfig+0x1de>
      case RCC_USART2CLKSOURCE_LSE:      /* LSE clock is used as source of USART2 clock*/
        /* USART2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004574:	2301      	movs	r3, #1
 8004576:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800457a:	e000      	b.n	800457e <HAL_RCCEx_PeriphCLKConfig+0x1de>
        break;
 800457c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800457e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004582:	2b00      	cmp	r3, #0
 8004584:	d10c      	bne.n	80045a0 <HAL_RCCEx_PeriphCLKConfig+0x200>
    {
      /* Set the source of USART2 clock*/
      __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 8004586:	4b5f      	ldr	r3, [pc, #380]	@ (8004704 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8004588:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800458c:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8004590:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004594:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004596:	4a5b      	ldr	r2, [pc, #364]	@ (8004704 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8004598:	430b      	orrs	r3, r1
 800459a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800459e:	e003      	b.n	80045a8 <HAL_RCCEx_PeriphCLKConfig+0x208>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80045a0:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80045a4:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80045a8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80045ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045b0:	f002 0304 	and.w	r3, r2, #4
 80045b4:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
 80045b8:	2300      	movs	r3, #0
 80045ba:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
 80045be:	e9d7 1250 	ldrd	r1, r2, [r7, #320]	@ 0x140
 80045c2:	460b      	mov	r3, r1
 80045c4:	4313      	orrs	r3, r2
 80045c6:	d04e      	beq.n	8004666 <HAL_RCCEx_PeriphCLKConfig+0x2c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    switch (pPeriphClkInit->Usart3ClockSelection)
 80045c8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80045cc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80045ce:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80045d2:	d02c      	beq.n	800462e <HAL_RCCEx_PeriphCLKConfig+0x28e>
 80045d4:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80045d8:	d825      	bhi.n	8004626 <HAL_RCCEx_PeriphCLKConfig+0x286>
 80045da:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80045de:	d028      	beq.n	8004632 <HAL_RCCEx_PeriphCLKConfig+0x292>
 80045e0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80045e4:	d81f      	bhi.n	8004626 <HAL_RCCEx_PeriphCLKConfig+0x286>
 80045e6:	2bc0      	cmp	r3, #192	@ 0xc0
 80045e8:	d025      	beq.n	8004636 <HAL_RCCEx_PeriphCLKConfig+0x296>
 80045ea:	2bc0      	cmp	r3, #192	@ 0xc0
 80045ec:	d81b      	bhi.n	8004626 <HAL_RCCEx_PeriphCLKConfig+0x286>
 80045ee:	2b80      	cmp	r3, #128	@ 0x80
 80045f0:	d00f      	beq.n	8004612 <HAL_RCCEx_PeriphCLKConfig+0x272>
 80045f2:	2b80      	cmp	r3, #128	@ 0x80
 80045f4:	d817      	bhi.n	8004626 <HAL_RCCEx_PeriphCLKConfig+0x286>
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d01f      	beq.n	800463a <HAL_RCCEx_PeriphCLKConfig+0x29a>
 80045fa:	2b40      	cmp	r3, #64	@ 0x40
 80045fc:	d113      	bne.n	8004626 <HAL_RCCEx_PeriphCLKConfig+0x286>
        /* USART3 clock source config set later after clock selection check */
        break;

      case RCC_USART3CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART3*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80045fe:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004602:	3308      	adds	r3, #8
 8004604:	4618      	mov	r0, r3
 8004606:	f004 fdf3 	bl	80091f0 <RCCEx_PLL2_Config>
 800460a:	4603      	mov	r3, r0
 800460c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART3 clock source config set later after clock selection check */
        break;
 8004610:	e014      	b.n	800463c <HAL_RCCEx_PeriphCLKConfig+0x29c>

#if defined(RCC_USART3CLKSOURCE_PLL3Q)
      case RCC_USART3CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART3*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004612:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004616:	3330      	adds	r3, #48	@ 0x30
 8004618:	4618      	mov	r0, r3
 800461a:	f004 fe81 	bl	8009320 <RCCEx_PLL3_Config>
 800461e:	4603      	mov	r3, r0
 8004620:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART3 clock source config set later after clock selection check */
        break;
 8004624:	e00a      	b.n	800463c <HAL_RCCEx_PeriphCLKConfig+0x29c>
      case RCC_USART3CLKSOURCE_LSE:      /* LSE clock is used as source of USART3 clock*/
        /* USART3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004626:	2301      	movs	r3, #1
 8004628:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800462c:	e006      	b.n	800463c <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 800462e:	bf00      	nop
 8004630:	e004      	b.n	800463c <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8004632:	bf00      	nop
 8004634:	e002      	b.n	800463c <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8004636:	bf00      	nop
 8004638:	e000      	b.n	800463c <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 800463a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800463c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004640:	2b00      	cmp	r3, #0
 8004642:	d10c      	bne.n	800465e <HAL_RCCEx_PeriphCLKConfig+0x2be>
    {
      /* Set the source of USART3 clock*/
      __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 8004644:	4b2f      	ldr	r3, [pc, #188]	@ (8004704 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8004646:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800464a:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 800464e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004652:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004654:	4a2b      	ldr	r2, [pc, #172]	@ (8004704 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8004656:	430b      	orrs	r3, r1
 8004658:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800465c:	e003      	b.n	8004666 <HAL_RCCEx_PeriphCLKConfig+0x2c6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800465e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004662:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004666:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800466a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800466e:	f002 0308 	and.w	r3, r2, #8
 8004672:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 8004676:	2300      	movs	r3, #0
 8004678:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 800467c:	e9d7 124e 	ldrd	r1, r2, [r7, #312]	@ 0x138
 8004680:	460b      	mov	r3, r1
 8004682:	4313      	orrs	r3, r2
 8004684:	d056      	beq.n	8004734 <HAL_RCCEx_PeriphCLKConfig+0x394>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    switch (pPeriphClkInit->Uart4ClockSelection)
 8004686:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800468a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800468c:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8004690:	d031      	beq.n	80046f6 <HAL_RCCEx_PeriphCLKConfig+0x356>
 8004692:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8004696:	d82a      	bhi.n	80046ee <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8004698:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800469c:	d02d      	beq.n	80046fa <HAL_RCCEx_PeriphCLKConfig+0x35a>
 800469e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80046a2:	d824      	bhi.n	80046ee <HAL_RCCEx_PeriphCLKConfig+0x34e>
 80046a4:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80046a8:	d029      	beq.n	80046fe <HAL_RCCEx_PeriphCLKConfig+0x35e>
 80046aa:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80046ae:	d81e      	bhi.n	80046ee <HAL_RCCEx_PeriphCLKConfig+0x34e>
 80046b0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80046b4:	d011      	beq.n	80046da <HAL_RCCEx_PeriphCLKConfig+0x33a>
 80046b6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80046ba:	d818      	bhi.n	80046ee <HAL_RCCEx_PeriphCLKConfig+0x34e>
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d023      	beq.n	8004708 <HAL_RCCEx_PeriphCLKConfig+0x368>
 80046c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80046c4:	d113      	bne.n	80046ee <HAL_RCCEx_PeriphCLKConfig+0x34e>
        /* UART4 clock source config set later after clock selection check */
        break;

      case RCC_UART4CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART4*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80046c6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80046ca:	3308      	adds	r3, #8
 80046cc:	4618      	mov	r0, r3
 80046ce:	f004 fd8f 	bl	80091f0 <RCCEx_PLL2_Config>
 80046d2:	4603      	mov	r3, r0
 80046d4:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART4 clock source config set later after clock selection check */
        break;
 80046d8:	e017      	b.n	800470a <HAL_RCCEx_PeriphCLKConfig+0x36a>

      case RCC_UART4CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART4*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80046da:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80046de:	3330      	adds	r3, #48	@ 0x30
 80046e0:	4618      	mov	r0, r3
 80046e2:	f004 fe1d 	bl	8009320 <RCCEx_PLL3_Config>
 80046e6:	4603      	mov	r3, r0
 80046e8:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART4 clock source config set later after clock selection check */
        break;
 80046ec:	e00d      	b.n	800470a <HAL_RCCEx_PeriphCLKConfig+0x36a>
      case RCC_UART4CLKSOURCE_LSE:      /* LSE clock is used as source of UART4 clock*/
        /* UART4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80046ee:	2301      	movs	r3, #1
 80046f0:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80046f4:	e009      	b.n	800470a <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 80046f6:	bf00      	nop
 80046f8:	e007      	b.n	800470a <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 80046fa:	bf00      	nop
 80046fc:	e005      	b.n	800470a <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 80046fe:	bf00      	nop
 8004700:	e003      	b.n	800470a <HAL_RCCEx_PeriphCLKConfig+0x36a>
 8004702:	bf00      	nop
 8004704:	44020c00 	.word	0x44020c00
        break;
 8004708:	bf00      	nop
    }

    if (ret == HAL_OK)
 800470a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800470e:	2b00      	cmp	r3, #0
 8004710:	d10c      	bne.n	800472c <HAL_RCCEx_PeriphCLKConfig+0x38c>
    {
      /* Set the source of UART4 clock*/
      __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 8004712:	4bbb      	ldr	r3, [pc, #748]	@ (8004a00 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8004714:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004718:	f423 6160 	bic.w	r1, r3, #3584	@ 0xe00
 800471c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004720:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004722:	4ab7      	ldr	r2, [pc, #732]	@ (8004a00 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8004724:	430b      	orrs	r3, r1
 8004726:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800472a:	e003      	b.n	8004734 <HAL_RCCEx_PeriphCLKConfig+0x394>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800472c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004730:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART4 */

#if defined(UART5)
  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004734:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004738:	e9d3 2300 	ldrd	r2, r3, [r3]
 800473c:	f002 0310 	and.w	r3, r2, #16
 8004740:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 8004744:	2300      	movs	r3, #0
 8004746:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 800474a:	e9d7 124c 	ldrd	r1, r2, [r7, #304]	@ 0x130
 800474e:	460b      	mov	r3, r1
 8004750:	4313      	orrs	r3, r2
 8004752:	d053      	beq.n	80047fc <HAL_RCCEx_PeriphCLKConfig+0x45c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    switch (pPeriphClkInit->Uart5ClockSelection)
 8004754:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004758:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800475a:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800475e:	d031      	beq.n	80047c4 <HAL_RCCEx_PeriphCLKConfig+0x424>
 8004760:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8004764:	d82a      	bhi.n	80047bc <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8004766:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800476a:	d02d      	beq.n	80047c8 <HAL_RCCEx_PeriphCLKConfig+0x428>
 800476c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004770:	d824      	bhi.n	80047bc <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8004772:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004776:	d029      	beq.n	80047cc <HAL_RCCEx_PeriphCLKConfig+0x42c>
 8004778:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800477c:	d81e      	bhi.n	80047bc <HAL_RCCEx_PeriphCLKConfig+0x41c>
 800477e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004782:	d011      	beq.n	80047a8 <HAL_RCCEx_PeriphCLKConfig+0x408>
 8004784:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004788:	d818      	bhi.n	80047bc <HAL_RCCEx_PeriphCLKConfig+0x41c>
 800478a:	2b00      	cmp	r3, #0
 800478c:	d020      	beq.n	80047d0 <HAL_RCCEx_PeriphCLKConfig+0x430>
 800478e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004792:	d113      	bne.n	80047bc <HAL_RCCEx_PeriphCLKConfig+0x41c>
        /* UART5 clock source config set later after clock selection check */
        break;

      case RCC_UART5CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART5*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004794:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004798:	3308      	adds	r3, #8
 800479a:	4618      	mov	r0, r3
 800479c:	f004 fd28 	bl	80091f0 <RCCEx_PLL2_Config>
 80047a0:	4603      	mov	r3, r0
 80047a2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART5 clock source config set later after clock selection check */
        break;
 80047a6:	e014      	b.n	80047d2 <HAL_RCCEx_PeriphCLKConfig+0x432>

      case RCC_UART5CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART5*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80047a8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80047ac:	3330      	adds	r3, #48	@ 0x30
 80047ae:	4618      	mov	r0, r3
 80047b0:	f004 fdb6 	bl	8009320 <RCCEx_PLL3_Config>
 80047b4:	4603      	mov	r3, r0
 80047b6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART5 clock source config set later after clock selection check */
        break;
 80047ba:	e00a      	b.n	80047d2 <HAL_RCCEx_PeriphCLKConfig+0x432>
      case RCC_UART5CLKSOURCE_LSE:      /* LSE clock is used as source of UART5 clock*/
        /* UART5 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80047bc:	2301      	movs	r3, #1
 80047be:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80047c2:	e006      	b.n	80047d2 <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 80047c4:	bf00      	nop
 80047c6:	e004      	b.n	80047d2 <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 80047c8:	bf00      	nop
 80047ca:	e002      	b.n	80047d2 <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 80047cc:	bf00      	nop
 80047ce:	e000      	b.n	80047d2 <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 80047d0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80047d2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d10c      	bne.n	80047f4 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Set the source of UART5 clock*/
      __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 80047da:	4b89      	ldr	r3, [pc, #548]	@ (8004a00 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 80047dc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80047e0:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80047e4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80047e8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80047ea:	4a85      	ldr	r2, [pc, #532]	@ (8004a00 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 80047ec:	430b      	orrs	r3, r1
 80047ee:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80047f2:	e003      	b.n	80047fc <HAL_RCCEx_PeriphCLKConfig+0x45c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80047f4:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80047f8:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART5 */

#if defined(USART6)
  /*-------------------------- USART6 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80047fc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004800:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004804:	f002 0320 	and.w	r3, r2, #32
 8004808:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 800480c:	2300      	movs	r3, #0
 800480e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 8004812:	e9d7 124a 	ldrd	r1, r2, [r7, #296]	@ 0x128
 8004816:	460b      	mov	r3, r1
 8004818:	4313      	orrs	r3, r2
 800481a:	d053      	beq.n	80048c4 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(pPeriphClkInit->Usart6ClockSelection));

    switch (pPeriphClkInit->Usart6ClockSelection)
 800481c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004820:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004822:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8004826:	d031      	beq.n	800488c <HAL_RCCEx_PeriphCLKConfig+0x4ec>
 8004828:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 800482c:	d82a      	bhi.n	8004884 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 800482e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004832:	d02d      	beq.n	8004890 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8004834:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004838:	d824      	bhi.n	8004884 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 800483a:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 800483e:	d029      	beq.n	8004894 <HAL_RCCEx_PeriphCLKConfig+0x4f4>
 8004840:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8004844:	d81e      	bhi.n	8004884 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8004846:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800484a:	d011      	beq.n	8004870 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 800484c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004850:	d818      	bhi.n	8004884 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8004852:	2b00      	cmp	r3, #0
 8004854:	d020      	beq.n	8004898 <HAL_RCCEx_PeriphCLKConfig+0x4f8>
 8004856:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800485a:	d113      	bne.n	8004884 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
        /* USART6 clock source config set later after clock selection check */
        break;

      case RCC_USART6CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART6*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800485c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004860:	3308      	adds	r3, #8
 8004862:	4618      	mov	r0, r3
 8004864:	f004 fcc4 	bl	80091f0 <RCCEx_PLL2_Config>
 8004868:	4603      	mov	r3, r0
 800486a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART6 clock source config set later after clock selection check */
        break;
 800486e:	e014      	b.n	800489a <HAL_RCCEx_PeriphCLKConfig+0x4fa>

      case RCC_USART6CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART6*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004870:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004874:	3330      	adds	r3, #48	@ 0x30
 8004876:	4618      	mov	r0, r3
 8004878:	f004 fd52 	bl	8009320 <RCCEx_PLL3_Config>
 800487c:	4603      	mov	r3, r0
 800487e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART6 clock source config set later after clock selection check */
        break;
 8004882:	e00a      	b.n	800489a <HAL_RCCEx_PeriphCLKConfig+0x4fa>
      case RCC_USART6CLKSOURCE_LSE:      /* LSE clock is used as source of USART6 clock*/
        /* USART6 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004884:	2301      	movs	r3, #1
 8004886:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800488a:	e006      	b.n	800489a <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 800488c:	bf00      	nop
 800488e:	e004      	b.n	800489a <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8004890:	bf00      	nop
 8004892:	e002      	b.n	800489a <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8004894:	bf00      	nop
 8004896:	e000      	b.n	800489a <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8004898:	bf00      	nop
    }

    if (ret == HAL_OK)
 800489a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d10c      	bne.n	80048bc <HAL_RCCEx_PeriphCLKConfig+0x51c>
    {
      /* Set the source of USART6 clock*/
      __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
 80048a2:	4b57      	ldr	r3, [pc, #348]	@ (8004a00 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 80048a4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80048a8:	f423 3160 	bic.w	r1, r3, #229376	@ 0x38000
 80048ac:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80048b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80048b2:	4a53      	ldr	r2, [pc, #332]	@ (8004a00 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 80048b4:	430b      	orrs	r3, r1
 80048b6:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80048ba:	e003      	b.n	80048c4 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80048bc:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80048c0:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* USART6 */

#if defined(UART7)
  /*-------------------------- UART7 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80048c4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80048c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048cc:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80048d0:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 80048d4:	2300      	movs	r3, #0
 80048d6:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 80048da:	e9d7 1248 	ldrd	r1, r2, [r7, #288]	@ 0x120
 80048de:	460b      	mov	r3, r1
 80048e0:	4313      	orrs	r3, r2
 80048e2:	d053      	beq.n	800498c <HAL_RCCEx_PeriphCLKConfig+0x5ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(pPeriphClkInit->Uart7ClockSelection));

    switch (pPeriphClkInit->Uart7ClockSelection)
 80048e4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80048e8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80048ea:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 80048ee:	d031      	beq.n	8004954 <HAL_RCCEx_PeriphCLKConfig+0x5b4>
 80048f0:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 80048f4:	d82a      	bhi.n	800494c <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 80048f6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80048fa:	d02d      	beq.n	8004958 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
 80048fc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004900:	d824      	bhi.n	800494c <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8004902:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004906:	d029      	beq.n	800495c <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8004908:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800490c:	d81e      	bhi.n	800494c <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 800490e:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004912:	d011      	beq.n	8004938 <HAL_RCCEx_PeriphCLKConfig+0x598>
 8004914:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004918:	d818      	bhi.n	800494c <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 800491a:	2b00      	cmp	r3, #0
 800491c:	d020      	beq.n	8004960 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800491e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004922:	d113      	bne.n	800494c <HAL_RCCEx_PeriphCLKConfig+0x5ac>
        /* UART7 clock source config set later after clock selection check */
        break;

      case RCC_UART7CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART7*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004924:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004928:	3308      	adds	r3, #8
 800492a:	4618      	mov	r0, r3
 800492c:	f004 fc60 	bl	80091f0 <RCCEx_PLL2_Config>
 8004930:	4603      	mov	r3, r0
 8004932:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART7 clock source config set later after clock selection check */
        break;
 8004936:	e014      	b.n	8004962 <HAL_RCCEx_PeriphCLKConfig+0x5c2>

      case RCC_UART7CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART7*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004938:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800493c:	3330      	adds	r3, #48	@ 0x30
 800493e:	4618      	mov	r0, r3
 8004940:	f004 fcee 	bl	8009320 <RCCEx_PLL3_Config>
 8004944:	4603      	mov	r3, r0
 8004946:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART7 clock source config set later after clock selection check */
        break;
 800494a:	e00a      	b.n	8004962 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
      case RCC_UART7CLKSOURCE_LSE:      /* LSE clock is used as source of UART7 clock*/
        /* UART7 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800494c:	2301      	movs	r3, #1
 800494e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004952:	e006      	b.n	8004962 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8004954:	bf00      	nop
 8004956:	e004      	b.n	8004962 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8004958:	bf00      	nop
 800495a:	e002      	b.n	8004962 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 800495c:	bf00      	nop
 800495e:	e000      	b.n	8004962 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8004960:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004962:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004966:	2b00      	cmp	r3, #0
 8004968:	d10c      	bne.n	8004984 <HAL_RCCEx_PeriphCLKConfig+0x5e4>
    {
      /* Set the source of UART7 clock*/
      __HAL_RCC_UART7_CONFIG(pPeriphClkInit->Uart7ClockSelection);
 800496a:	4b25      	ldr	r3, [pc, #148]	@ (8004a00 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 800496c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004970:	f423 11e0 	bic.w	r1, r3, #1835008	@ 0x1c0000
 8004974:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004978:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800497a:	4a21      	ldr	r2, [pc, #132]	@ (8004a00 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 800497c:	430b      	orrs	r3, r1
 800497e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8004982:	e003      	b.n	800498c <HAL_RCCEx_PeriphCLKConfig+0x5ec>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004984:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004988:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART7 */

#if defined(UART8)
  /*-------------------------- UART8 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800498c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004990:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004994:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8004998:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 800499c:	2300      	movs	r3, #0
 800499e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 80049a2:	e9d7 1246 	ldrd	r1, r2, [r7, #280]	@ 0x118
 80049a6:	460b      	mov	r3, r1
 80049a8:	4313      	orrs	r3, r2
 80049aa:	d055      	beq.n	8004a58 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(pPeriphClkInit->Uart8ClockSelection));

    switch (pPeriphClkInit->Uart8ClockSelection)
 80049ac:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80049b0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80049b2:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 80049b6:	d033      	beq.n	8004a20 <HAL_RCCEx_PeriphCLKConfig+0x680>
 80049b8:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 80049bc:	d82c      	bhi.n	8004a18 <HAL_RCCEx_PeriphCLKConfig+0x678>
 80049be:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80049c2:	d02f      	beq.n	8004a24 <HAL_RCCEx_PeriphCLKConfig+0x684>
 80049c4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80049c8:	d826      	bhi.n	8004a18 <HAL_RCCEx_PeriphCLKConfig+0x678>
 80049ca:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80049ce:	d02b      	beq.n	8004a28 <HAL_RCCEx_PeriphCLKConfig+0x688>
 80049d0:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80049d4:	d820      	bhi.n	8004a18 <HAL_RCCEx_PeriphCLKConfig+0x678>
 80049d6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80049da:	d013      	beq.n	8004a04 <HAL_RCCEx_PeriphCLKConfig+0x664>
 80049dc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80049e0:	d81a      	bhi.n	8004a18 <HAL_RCCEx_PeriphCLKConfig+0x678>
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d022      	beq.n	8004a2c <HAL_RCCEx_PeriphCLKConfig+0x68c>
 80049e6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80049ea:	d115      	bne.n	8004a18 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* UART8 clock source config set later after clock selection check */
        break;

      case RCC_UART8CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART8*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80049ec:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80049f0:	3308      	adds	r3, #8
 80049f2:	4618      	mov	r0, r3
 80049f4:	f004 fbfc 	bl	80091f0 <RCCEx_PLL2_Config>
 80049f8:	4603      	mov	r3, r0
 80049fa:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART8 clock source config set later after clock selection check */
        break;
 80049fe:	e016      	b.n	8004a2e <HAL_RCCEx_PeriphCLKConfig+0x68e>
 8004a00:	44020c00 	.word	0x44020c00

      case RCC_UART8CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART8*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004a04:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004a08:	3330      	adds	r3, #48	@ 0x30
 8004a0a:	4618      	mov	r0, r3
 8004a0c:	f004 fc88 	bl	8009320 <RCCEx_PLL3_Config>
 8004a10:	4603      	mov	r3, r0
 8004a12:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART8 clock source config set later after clock selection check */
        break;
 8004a16:	e00a      	b.n	8004a2e <HAL_RCCEx_PeriphCLKConfig+0x68e>
      case RCC_UART8CLKSOURCE_LSE:      /* LSE clock is used as source of UART8 clock*/
        /* UART8 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004a18:	2301      	movs	r3, #1
 8004a1a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004a1e:	e006      	b.n	8004a2e <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8004a20:	bf00      	nop
 8004a22:	e004      	b.n	8004a2e <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8004a24:	bf00      	nop
 8004a26:	e002      	b.n	8004a2e <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8004a28:	bf00      	nop
 8004a2a:	e000      	b.n	8004a2e <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8004a2c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004a2e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d10c      	bne.n	8004a50 <HAL_RCCEx_PeriphCLKConfig+0x6b0>
    {
      /* Set the source of UART8 clock*/
      __HAL_RCC_UART8_CONFIG(pPeriphClkInit->Uart8ClockSelection);
 8004a36:	4bbb      	ldr	r3, [pc, #748]	@ (8004d24 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8004a38:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004a3c:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8004a40:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004a44:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004a46:	4ab7      	ldr	r2, [pc, #732]	@ (8004d24 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8004a48:	430b      	orrs	r3, r1
 8004a4a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8004a4e:	e003      	b.n	8004a58 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a50:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004a54:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART9 */

#if defined(UART9)
  /*-------------------------- UART9 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART9) == RCC_PERIPHCLK_UART9)
 8004a58:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004a5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a60:	f402 7380 	and.w	r3, r2, #256	@ 0x100
 8004a64:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 8004a68:	2300      	movs	r3, #0
 8004a6a:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8004a6e:	e9d7 1244 	ldrd	r1, r2, [r7, #272]	@ 0x110
 8004a72:	460b      	mov	r3, r1
 8004a74:	4313      	orrs	r3, r2
 8004a76:	d053      	beq.n	8004b20 <HAL_RCCEx_PeriphCLKConfig+0x780>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART9CLKSOURCE(pPeriphClkInit->Uart9ClockSelection));

    switch (pPeriphClkInit->Uart9ClockSelection)
 8004a78:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004a7c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004a7e:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8004a82:	d031      	beq.n	8004ae8 <HAL_RCCEx_PeriphCLKConfig+0x748>
 8004a84:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8004a88:	d82a      	bhi.n	8004ae0 <HAL_RCCEx_PeriphCLKConfig+0x740>
 8004a8a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004a8e:	d02d      	beq.n	8004aec <HAL_RCCEx_PeriphCLKConfig+0x74c>
 8004a90:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004a94:	d824      	bhi.n	8004ae0 <HAL_RCCEx_PeriphCLKConfig+0x740>
 8004a96:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004a9a:	d029      	beq.n	8004af0 <HAL_RCCEx_PeriphCLKConfig+0x750>
 8004a9c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004aa0:	d81e      	bhi.n	8004ae0 <HAL_RCCEx_PeriphCLKConfig+0x740>
 8004aa2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004aa6:	d011      	beq.n	8004acc <HAL_RCCEx_PeriphCLKConfig+0x72c>
 8004aa8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004aac:	d818      	bhi.n	8004ae0 <HAL_RCCEx_PeriphCLKConfig+0x740>
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d020      	beq.n	8004af4 <HAL_RCCEx_PeriphCLKConfig+0x754>
 8004ab2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004ab6:	d113      	bne.n	8004ae0 <HAL_RCCEx_PeriphCLKConfig+0x740>
        /* UART9 clock source config set later after clock selection check */
        break;

      case RCC_UART9CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART9*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004ab8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004abc:	3308      	adds	r3, #8
 8004abe:	4618      	mov	r0, r3
 8004ac0:	f004 fb96 	bl	80091f0 <RCCEx_PLL2_Config>
 8004ac4:	4603      	mov	r3, r0
 8004ac6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART9 clock source config set later after clock selection check */
        break;
 8004aca:	e014      	b.n	8004af6 <HAL_RCCEx_PeriphCLKConfig+0x756>

      case RCC_UART9CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART9*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004acc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004ad0:	3330      	adds	r3, #48	@ 0x30
 8004ad2:	4618      	mov	r0, r3
 8004ad4:	f004 fc24 	bl	8009320 <RCCEx_PLL3_Config>
 8004ad8:	4603      	mov	r3, r0
 8004ada:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART9 clock source config set later after clock selection check */
        break;
 8004ade:	e00a      	b.n	8004af6 <HAL_RCCEx_PeriphCLKConfig+0x756>
      case RCC_UART9CLKSOURCE_LSE:      /* LSE clock is used as source of UART9 clock*/
        /* UART9 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004ae0:	2301      	movs	r3, #1
 8004ae2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004ae6:	e006      	b.n	8004af6 <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 8004ae8:	bf00      	nop
 8004aea:	e004      	b.n	8004af6 <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 8004aec:	bf00      	nop
 8004aee:	e002      	b.n	8004af6 <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 8004af0:	bf00      	nop
 8004af2:	e000      	b.n	8004af6 <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 8004af4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004af6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d10c      	bne.n	8004b18 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      /* Set the source of UART9 clock*/
      __HAL_RCC_UART9_CONFIG(pPeriphClkInit->Uart9ClockSelection);
 8004afe:	4b89      	ldr	r3, [pc, #548]	@ (8004d24 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8004b00:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004b04:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8004b08:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004b0c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004b0e:	4a85      	ldr	r2, [pc, #532]	@ (8004d24 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8004b10:	430b      	orrs	r3, r1
 8004b12:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8004b16:	e003      	b.n	8004b20 <HAL_RCCEx_PeriphCLKConfig+0x780>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b18:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004b1c:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART9 */

#if defined(USART10)
  /*-------------------------- USART10 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART10) == RCC_PERIPHCLK_USART10)
 8004b20:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004b24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b28:	f402 7300 	and.w	r3, r2, #512	@ 0x200
 8004b2c:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8004b30:	2300      	movs	r3, #0
 8004b32:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8004b36:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8004b3a:	460b      	mov	r3, r1
 8004b3c:	4313      	orrs	r3, r2
 8004b3e:	d055      	beq.n	8004bec <HAL_RCCEx_PeriphCLKConfig+0x84c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART10CLKSOURCE(pPeriphClkInit->Usart10ClockSelection));

    switch (pPeriphClkInit->Usart10ClockSelection)
 8004b40:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004b44:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004b48:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
 8004b4c:	d031      	beq.n	8004bb2 <HAL_RCCEx_PeriphCLKConfig+0x812>
 8004b4e:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
 8004b52:	d82a      	bhi.n	8004baa <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8004b54:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004b58:	d02d      	beq.n	8004bb6 <HAL_RCCEx_PeriphCLKConfig+0x816>
 8004b5a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004b5e:	d824      	bhi.n	8004baa <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8004b60:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8004b64:	d029      	beq.n	8004bba <HAL_RCCEx_PeriphCLKConfig+0x81a>
 8004b66:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8004b6a:	d81e      	bhi.n	8004baa <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8004b6c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004b70:	d011      	beq.n	8004b96 <HAL_RCCEx_PeriphCLKConfig+0x7f6>
 8004b72:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004b76:	d818      	bhi.n	8004baa <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d020      	beq.n	8004bbe <HAL_RCCEx_PeriphCLKConfig+0x81e>
 8004b7c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004b80:	d113      	bne.n	8004baa <HAL_RCCEx_PeriphCLKConfig+0x80a>
        /* USART10 clock source config set later after clock selection check */
        break;

      case RCC_USART10CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART10*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004b82:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004b86:	3308      	adds	r3, #8
 8004b88:	4618      	mov	r0, r3
 8004b8a:	f004 fb31 	bl	80091f0 <RCCEx_PLL2_Config>
 8004b8e:	4603      	mov	r3, r0
 8004b90:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART10 clock source config set later after clock selection check */
        break;
 8004b94:	e014      	b.n	8004bc0 <HAL_RCCEx_PeriphCLKConfig+0x820>

      case RCC_USART10CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART10*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004b96:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004b9a:	3330      	adds	r3, #48	@ 0x30
 8004b9c:	4618      	mov	r0, r3
 8004b9e:	f004 fbbf 	bl	8009320 <RCCEx_PLL3_Config>
 8004ba2:	4603      	mov	r3, r0
 8004ba4:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART10 clock source config set later after clock selection check */
        break;
 8004ba8:	e00a      	b.n	8004bc0 <HAL_RCCEx_PeriphCLKConfig+0x820>
      case RCC_USART10CLKSOURCE_LSE:      /* LSE clock is used as source of USART10 clock*/
        /* USART10 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004baa:	2301      	movs	r3, #1
 8004bac:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004bb0:	e006      	b.n	8004bc0 <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 8004bb2:	bf00      	nop
 8004bb4:	e004      	b.n	8004bc0 <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 8004bb6:	bf00      	nop
 8004bb8:	e002      	b.n	8004bc0 <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 8004bba:	bf00      	nop
 8004bbc:	e000      	b.n	8004bc0 <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 8004bbe:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004bc0:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d10d      	bne.n	8004be4 <HAL_RCCEx_PeriphCLKConfig+0x844>
    {
      /* Set the source of USART10 clock*/
      __HAL_RCC_USART10_CONFIG(pPeriphClkInit->Usart10ClockSelection);
 8004bc8:	4b56      	ldr	r3, [pc, #344]	@ (8004d24 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8004bca:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004bce:	f023 5160 	bic.w	r1, r3, #939524096	@ 0x38000000
 8004bd2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004bd6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004bda:	4a52      	ldr	r2, [pc, #328]	@ (8004d24 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8004bdc:	430b      	orrs	r3, r1
 8004bde:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8004be2:	e003      	b.n	8004bec <HAL_RCCEx_PeriphCLKConfig+0x84c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004be4:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004be8:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* USART10 */

#if defined(USART11)
  /*-------------------------- USART11 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART11) == RCC_PERIPHCLK_USART11)
 8004bec:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004bf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bf4:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8004bf8:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8004bfc:	2300      	movs	r3, #0
 8004bfe:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8004c02:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8004c06:	460b      	mov	r3, r1
 8004c08:	4313      	orrs	r3, r2
 8004c0a:	d044      	beq.n	8004c96 <HAL_RCCEx_PeriphCLKConfig+0x8f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART11CLKSOURCE(pPeriphClkInit->Usart11ClockSelection));

    switch (pPeriphClkInit->Usart11ClockSelection)
 8004c0c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004c10:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004c14:	2b05      	cmp	r3, #5
 8004c16:	d823      	bhi.n	8004c60 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
 8004c18:	a201      	add	r2, pc, #4	@ (adr r2, 8004c20 <HAL_RCCEx_PeriphCLKConfig+0x880>)
 8004c1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c1e:	bf00      	nop
 8004c20:	08004c69 	.word	0x08004c69
 8004c24:	08004c39 	.word	0x08004c39
 8004c28:	08004c4d 	.word	0x08004c4d
 8004c2c:	08004c69 	.word	0x08004c69
 8004c30:	08004c69 	.word	0x08004c69
 8004c34:	08004c69 	.word	0x08004c69
        /* USART11 clock source config set later after clock selection check */
        break;

      case RCC_USART11CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART11*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004c38:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004c3c:	3308      	adds	r3, #8
 8004c3e:	4618      	mov	r0, r3
 8004c40:	f004 fad6 	bl	80091f0 <RCCEx_PLL2_Config>
 8004c44:	4603      	mov	r3, r0
 8004c46:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART11 clock source config set later after clock selection check */
        break;
 8004c4a:	e00e      	b.n	8004c6a <HAL_RCCEx_PeriphCLKConfig+0x8ca>

      case RCC_USART11CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART11*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004c4c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004c50:	3330      	adds	r3, #48	@ 0x30
 8004c52:	4618      	mov	r0, r3
 8004c54:	f004 fb64 	bl	8009320 <RCCEx_PLL3_Config>
 8004c58:	4603      	mov	r3, r0
 8004c5a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART11 clock source config set later after clock selection check */
        break;
 8004c5e:	e004      	b.n	8004c6a <HAL_RCCEx_PeriphCLKConfig+0x8ca>
      case RCC_USART11CLKSOURCE_LSE:      /* LSE clock is used as source of USART11 clock*/
        /* USART11 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004c60:	2301      	movs	r3, #1
 8004c62:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004c66:	e000      	b.n	8004c6a <HAL_RCCEx_PeriphCLKConfig+0x8ca>
        break;
 8004c68:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004c6a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d10d      	bne.n	8004c8e <HAL_RCCEx_PeriphCLKConfig+0x8ee>
    {
      /* Set the source of USART11 clock*/
      __HAL_RCC_USART11_CONFIG(pPeriphClkInit->Usart11ClockSelection);
 8004c72:	4b2c      	ldr	r3, [pc, #176]	@ (8004d24 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8004c74:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004c78:	f023 0107 	bic.w	r1, r3, #7
 8004c7c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004c80:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004c84:	4a27      	ldr	r2, [pc, #156]	@ (8004d24 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8004c86:	430b      	orrs	r3, r1
 8004c88:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8004c8c:	e003      	b.n	8004c96 <HAL_RCCEx_PeriphCLKConfig+0x8f6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c8e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004c92:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /*USART11*/

#if defined(UART12)
  /*-------------------------- UART12 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART12) == RCC_PERIPHCLK_UART12)
 8004c96:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004c9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c9e:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8004ca2:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8004ca6:	2300      	movs	r3, #0
 8004ca8:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8004cac:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8004cb0:	460b      	mov	r3, r1
 8004cb2:	4313      	orrs	r3, r2
 8004cb4:	d04f      	beq.n	8004d56 <HAL_RCCEx_PeriphCLKConfig+0x9b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART12CLKSOURCE(pPeriphClkInit->Uart12ClockSelection));

    switch (pPeriphClkInit->Uart12ClockSelection)
 8004cb6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004cba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004cbe:	2b50      	cmp	r3, #80	@ 0x50
 8004cc0:	d029      	beq.n	8004d16 <HAL_RCCEx_PeriphCLKConfig+0x976>
 8004cc2:	2b50      	cmp	r3, #80	@ 0x50
 8004cc4:	d823      	bhi.n	8004d0e <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8004cc6:	2b40      	cmp	r3, #64	@ 0x40
 8004cc8:	d027      	beq.n	8004d1a <HAL_RCCEx_PeriphCLKConfig+0x97a>
 8004cca:	2b40      	cmp	r3, #64	@ 0x40
 8004ccc:	d81f      	bhi.n	8004d0e <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8004cce:	2b30      	cmp	r3, #48	@ 0x30
 8004cd0:	d025      	beq.n	8004d1e <HAL_RCCEx_PeriphCLKConfig+0x97e>
 8004cd2:	2b30      	cmp	r3, #48	@ 0x30
 8004cd4:	d81b      	bhi.n	8004d0e <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8004cd6:	2b20      	cmp	r3, #32
 8004cd8:	d00f      	beq.n	8004cfa <HAL_RCCEx_PeriphCLKConfig+0x95a>
 8004cda:	2b20      	cmp	r3, #32
 8004cdc:	d817      	bhi.n	8004d0e <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d022      	beq.n	8004d28 <HAL_RCCEx_PeriphCLKConfig+0x988>
 8004ce2:	2b10      	cmp	r3, #16
 8004ce4:	d113      	bne.n	8004d0e <HAL_RCCEx_PeriphCLKConfig+0x96e>
        /* UART12 clock source config set later after clock selection check */
        break;

      case RCC_UART12CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART12*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004ce6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004cea:	3308      	adds	r3, #8
 8004cec:	4618      	mov	r0, r3
 8004cee:	f004 fa7f 	bl	80091f0 <RCCEx_PLL2_Config>
 8004cf2:	4603      	mov	r3, r0
 8004cf4:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART12 clock source config set later after clock selection check */
        break;
 8004cf8:	e017      	b.n	8004d2a <HAL_RCCEx_PeriphCLKConfig+0x98a>

      case RCC_UART12CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART12*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004cfa:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004cfe:	3330      	adds	r3, #48	@ 0x30
 8004d00:	4618      	mov	r0, r3
 8004d02:	f004 fb0d 	bl	8009320 <RCCEx_PLL3_Config>
 8004d06:	4603      	mov	r3, r0
 8004d08:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART12 clock source config set later after clock selection check */
        break;
 8004d0c:	e00d      	b.n	8004d2a <HAL_RCCEx_PeriphCLKConfig+0x98a>
      case RCC_UART12CLKSOURCE_LSE:      /* LSE clock is used as source of UART12 clock*/
        /* UART12 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004d0e:	2301      	movs	r3, #1
 8004d10:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004d14:	e009      	b.n	8004d2a <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 8004d16:	bf00      	nop
 8004d18:	e007      	b.n	8004d2a <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 8004d1a:	bf00      	nop
 8004d1c:	e005      	b.n	8004d2a <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 8004d1e:	bf00      	nop
 8004d20:	e003      	b.n	8004d2a <HAL_RCCEx_PeriphCLKConfig+0x98a>
 8004d22:	bf00      	nop
 8004d24:	44020c00 	.word	0x44020c00
        break;
 8004d28:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004d2a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d10d      	bne.n	8004d4e <HAL_RCCEx_PeriphCLKConfig+0x9ae>
    {
      /* Set the source of UART12 clock*/
      __HAL_RCC_UART12_CONFIG(pPeriphClkInit->Uart12ClockSelection);
 8004d32:	4baf      	ldr	r3, [pc, #700]	@ (8004ff0 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8004d34:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004d38:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 8004d3c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004d40:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d44:	4aaa      	ldr	r2, [pc, #680]	@ (8004ff0 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8004d46:	430b      	orrs	r3, r1
 8004d48:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8004d4c:	e003      	b.n	8004d56 <HAL_RCCEx_PeriphCLKConfig+0x9b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d4e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004d52:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* UART12 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004d56:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004d5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d5e:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8004d62:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8004d66:	2300      	movs	r3, #0
 8004d68:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8004d6c:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8004d70:	460b      	mov	r3, r1
 8004d72:	4313      	orrs	r3, r2
 8004d74:	d055      	beq.n	8004e22 <HAL_RCCEx_PeriphCLKConfig+0xa82>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    switch (pPeriphClkInit->Lpuart1ClockSelection)
 8004d76:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004d7a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004d7e:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8004d82:	d031      	beq.n	8004de8 <HAL_RCCEx_PeriphCLKConfig+0xa48>
 8004d84:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8004d88:	d82a      	bhi.n	8004de0 <HAL_RCCEx_PeriphCLKConfig+0xa40>
 8004d8a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004d8e:	d02d      	beq.n	8004dec <HAL_RCCEx_PeriphCLKConfig+0xa4c>
 8004d90:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004d94:	d824      	bhi.n	8004de0 <HAL_RCCEx_PeriphCLKConfig+0xa40>
 8004d96:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004d9a:	d029      	beq.n	8004df0 <HAL_RCCEx_PeriphCLKConfig+0xa50>
 8004d9c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004da0:	d81e      	bhi.n	8004de0 <HAL_RCCEx_PeriphCLKConfig+0xa40>
 8004da2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004da6:	d011      	beq.n	8004dcc <HAL_RCCEx_PeriphCLKConfig+0xa2c>
 8004da8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004dac:	d818      	bhi.n	8004de0 <HAL_RCCEx_PeriphCLKConfig+0xa40>
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d020      	beq.n	8004df4 <HAL_RCCEx_PeriphCLKConfig+0xa54>
 8004db2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004db6:	d113      	bne.n	8004de0 <HAL_RCCEx_PeriphCLKConfig+0xa40>
        /* LPUART1 clock source config set later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for LPUART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004db8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004dbc:	3308      	adds	r3, #8
 8004dbe:	4618      	mov	r0, r3
 8004dc0:	f004 fa16 	bl	80091f0 <RCCEx_PLL2_Config>
 8004dc4:	4603      	mov	r3, r0
 8004dc6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPUART1 clock source config set later after clock selection check */
        break;
 8004dca:	e014      	b.n	8004df6 <HAL_RCCEx_PeriphCLKConfig+0xa56>

#if defined(RCC_LPUART1CLKSOURCE_PLL3Q)
      case RCC_LPUART1CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for LPUART1*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004dcc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004dd0:	3330      	adds	r3, #48	@ 0x30
 8004dd2:	4618      	mov	r0, r3
 8004dd4:	f004 faa4 	bl	8009320 <RCCEx_PLL3_Config>
 8004dd8:	4603      	mov	r3, r0
 8004dda:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPUART1 clock source config set later after clock selection check */
        break;
 8004dde:	e00a      	b.n	8004df6 <HAL_RCCEx_PeriphCLKConfig+0xa56>
      case RCC_LPUART1CLKSOURCE_LSE:      /* LSE clock is used as source of LPUART1 clock*/
        /* LPUART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004de0:	2301      	movs	r3, #1
 8004de2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004de6:	e006      	b.n	8004df6 <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 8004de8:	bf00      	nop
 8004dea:	e004      	b.n	8004df6 <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 8004dec:	bf00      	nop
 8004dee:	e002      	b.n	8004df6 <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 8004df0:	bf00      	nop
 8004df2:	e000      	b.n	8004df6 <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 8004df4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004df6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d10d      	bne.n	8004e1a <HAL_RCCEx_PeriphCLKConfig+0xa7a>
    {
      /* Set the source of LPUART1 clock*/
      __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 8004dfe:	4b7c      	ldr	r3, [pc, #496]	@ (8004ff0 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8004e00:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004e04:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8004e08:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004e0c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004e10:	4a77      	ldr	r2, [pc, #476]	@ (8004ff0 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8004e12:	430b      	orrs	r3, r1
 8004e14:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004e18:	e003      	b.n	8004e22 <HAL_RCCEx_PeriphCLKConfig+0xa82>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e1a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004e1e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004e22:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004e26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e2a:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8004e2e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004e32:	2300      	movs	r3, #0
 8004e34:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8004e38:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8004e3c:	460b      	mov	r3, r1
 8004e3e:	4313      	orrs	r3, r2
 8004e40:	d03d      	beq.n	8004ebe <HAL_RCCEx_PeriphCLKConfig+0xb1e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    switch (pPeriphClkInit->I2c1ClockSelection)
 8004e42:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004e46:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e4a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004e4e:	d01b      	beq.n	8004e88 <HAL_RCCEx_PeriphCLKConfig+0xae8>
 8004e50:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004e54:	d814      	bhi.n	8004e80 <HAL_RCCEx_PeriphCLKConfig+0xae0>
 8004e56:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004e5a:	d017      	beq.n	8004e8c <HAL_RCCEx_PeriphCLKConfig+0xaec>
 8004e5c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004e60:	d80e      	bhi.n	8004e80 <HAL_RCCEx_PeriphCLKConfig+0xae0>
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d014      	beq.n	8004e90 <HAL_RCCEx_PeriphCLKConfig+0xaf0>
 8004e66:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004e6a:	d109      	bne.n	8004e80 <HAL_RCCEx_PeriphCLKConfig+0xae0>
        break;

#if defined(RCC_I2C1CLKSOURCE_PLL3R)
      case RCC_I2C1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C1*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004e6c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004e70:	3330      	adds	r3, #48	@ 0x30
 8004e72:	4618      	mov	r0, r3
 8004e74:	f004 fa54 	bl	8009320 <RCCEx_PLL3_Config>
 8004e78:	4603      	mov	r3, r0
 8004e7a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_I2C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I2C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I2C1CLKSOURCE_PLL3R */
        /* I2C1 clock source config set later after clock selection check */
        break;
 8004e7e:	e008      	b.n	8004e92 <HAL_RCCEx_PeriphCLKConfig+0xaf2>
      case RCC_I2C1CLKSOURCE_CSI:      /* CSI clock is used as source of I2C1 clock*/
        /* I2C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004e80:	2301      	movs	r3, #1
 8004e82:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004e86:	e004      	b.n	8004e92 <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 8004e88:	bf00      	nop
 8004e8a:	e002      	b.n	8004e92 <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 8004e8c:	bf00      	nop
 8004e8e:	e000      	b.n	8004e92 <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 8004e90:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004e92:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d10d      	bne.n	8004eb6 <HAL_RCCEx_PeriphCLKConfig+0xb16>
    {
      /* Set the source of I2C1 clock*/
      __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 8004e9a:	4b55      	ldr	r3, [pc, #340]	@ (8004ff0 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8004e9c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004ea0:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8004ea4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004ea8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004eac:	4a50      	ldr	r2, [pc, #320]	@ (8004ff0 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8004eae:	430b      	orrs	r3, r1
 8004eb0:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8004eb4:	e003      	b.n	8004ebe <HAL_RCCEx_PeriphCLKConfig+0xb1e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004eb6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004eba:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004ebe:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004ec2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ec6:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8004eca:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004ece:	2300      	movs	r3, #0
 8004ed0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004ed4:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8004ed8:	460b      	mov	r3, r1
 8004eda:	4313      	orrs	r3, r2
 8004edc:	d03d      	beq.n	8004f5a <HAL_RCCEx_PeriphCLKConfig+0xbba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    switch (pPeriphClkInit->I2c2ClockSelection)
 8004ede:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004ee2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004ee6:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004eea:	d01b      	beq.n	8004f24 <HAL_RCCEx_PeriphCLKConfig+0xb84>
 8004eec:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004ef0:	d814      	bhi.n	8004f1c <HAL_RCCEx_PeriphCLKConfig+0xb7c>
 8004ef2:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004ef6:	d017      	beq.n	8004f28 <HAL_RCCEx_PeriphCLKConfig+0xb88>
 8004ef8:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004efc:	d80e      	bhi.n	8004f1c <HAL_RCCEx_PeriphCLKConfig+0xb7c>
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d014      	beq.n	8004f2c <HAL_RCCEx_PeriphCLKConfig+0xb8c>
 8004f02:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004f06:	d109      	bne.n	8004f1c <HAL_RCCEx_PeriphCLKConfig+0xb7c>
        break;

#if defined(RCC_I2C2CLKSOURCE_PLL3R)
      case RCC_I2C2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C2*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004f08:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004f0c:	3330      	adds	r3, #48	@ 0x30
 8004f0e:	4618      	mov	r0, r3
 8004f10:	f004 fa06 	bl	8009320 <RCCEx_PLL3_Config>
 8004f14:	4603      	mov	r3, r0
 8004f16:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_I2C2CLKSOURCE_PLL2R:  /* PLL32 is used as clock source for I2C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I2C2CLKSOURCE_PLL3R */
        /* I2C2 clock source config set later after clock selection check */
        break;
 8004f1a:	e008      	b.n	8004f2e <HAL_RCCEx_PeriphCLKConfig+0xb8e>
      case RCC_I2C2CLKSOURCE_CSI:      /* CSI clock is used as source of I2C2 clock*/
        /* I2C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004f1c:	2301      	movs	r3, #1
 8004f1e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004f22:	e004      	b.n	8004f2e <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 8004f24:	bf00      	nop
 8004f26:	e002      	b.n	8004f2e <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 8004f28:	bf00      	nop
 8004f2a:	e000      	b.n	8004f2e <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 8004f2c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004f2e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d10d      	bne.n	8004f52 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
    {
      /* Set the source of I2C2 clock*/
      __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 8004f36:	4b2e      	ldr	r3, [pc, #184]	@ (8004ff0 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8004f38:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004f3c:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 8004f40:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004f44:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004f48:	4a29      	ldr	r2, [pc, #164]	@ (8004ff0 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8004f4a:	430b      	orrs	r3, r1
 8004f4c:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8004f50:	e003      	b.n	8004f5a <HAL_RCCEx_PeriphCLKConfig+0xbba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f52:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004f56:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004f5a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004f5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f62:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8004f66:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004f6a:	2300      	movs	r3, #0
 8004f6c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8004f70:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004f74:	460b      	mov	r3, r1
 8004f76:	4313      	orrs	r3, r2
 8004f78:	d040      	beq.n	8004ffc <HAL_RCCEx_PeriphCLKConfig+0xc5c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    switch (pPeriphClkInit->I2c3ClockSelection)
 8004f7a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004f7e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004f82:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004f86:	d01b      	beq.n	8004fc0 <HAL_RCCEx_PeriphCLKConfig+0xc20>
 8004f88:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004f8c:	d814      	bhi.n	8004fb8 <HAL_RCCEx_PeriphCLKConfig+0xc18>
 8004f8e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004f92:	d017      	beq.n	8004fc4 <HAL_RCCEx_PeriphCLKConfig+0xc24>
 8004f94:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004f98:	d80e      	bhi.n	8004fb8 <HAL_RCCEx_PeriphCLKConfig+0xc18>
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d014      	beq.n	8004fc8 <HAL_RCCEx_PeriphCLKConfig+0xc28>
 8004f9e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004fa2:	d109      	bne.n	8004fb8 <HAL_RCCEx_PeriphCLKConfig+0xc18>
        /* I2C3 clock source config set later after clock selection check */
        break;

      case RCC_I2C3CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C3*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004fa4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004fa8:	3330      	adds	r3, #48	@ 0x30
 8004faa:	4618      	mov	r0, r3
 8004fac:	f004 f9b8 	bl	8009320 <RCCEx_PLL3_Config>
 8004fb0:	4603      	mov	r3, r0
 8004fb2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* I2C3 clock source config set later after clock selection check */
        break;
 8004fb6:	e008      	b.n	8004fca <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      case RCC_I2C3CLKSOURCE_CSI:      /* CSI clock is used as source of I2C3 clock*/
        /* I2C3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004fb8:	2301      	movs	r3, #1
 8004fba:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004fbe:	e004      	b.n	8004fca <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 8004fc0:	bf00      	nop
 8004fc2:	e002      	b.n	8004fca <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 8004fc4:	bf00      	nop
 8004fc6:	e000      	b.n	8004fca <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 8004fc8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004fca:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d110      	bne.n	8004ff4 <HAL_RCCEx_PeriphCLKConfig+0xc54>
    {
      /* Set the source of I2C3 clock*/
      __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 8004fd2:	4b07      	ldr	r3, [pc, #28]	@ (8004ff0 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8004fd4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004fd8:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8004fdc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004fe0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004fe4:	4a02      	ldr	r2, [pc, #8]	@ (8004ff0 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8004fe6:	430b      	orrs	r3, r1
 8004fe8:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8004fec:	e006      	b.n	8004ffc <HAL_RCCEx_PeriphCLKConfig+0xc5c>
 8004fee:	bf00      	nop
 8004ff0:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ff4:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004ff8:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* I2C3 */

#if defined(I2C4)
  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004ffc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005000:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005004:	2100      	movs	r1, #0
 8005006:	f8c7 10d0 	str.w	r1, [r7, #208]	@ 0xd0
 800500a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800500e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8005012:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8005016:	460b      	mov	r3, r1
 8005018:	4313      	orrs	r3, r2
 800501a:	d03d      	beq.n	8005098 <HAL_RCCEx_PeriphCLKConfig+0xcf8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    switch (pPeriphClkInit->I2c4ClockSelection)
 800501c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005020:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005024:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005028:	d01b      	beq.n	8005062 <HAL_RCCEx_PeriphCLKConfig+0xcc2>
 800502a:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800502e:	d814      	bhi.n	800505a <HAL_RCCEx_PeriphCLKConfig+0xcba>
 8005030:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005034:	d017      	beq.n	8005066 <HAL_RCCEx_PeriphCLKConfig+0xcc6>
 8005036:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800503a:	d80e      	bhi.n	800505a <HAL_RCCEx_PeriphCLKConfig+0xcba>
 800503c:	2b00      	cmp	r3, #0
 800503e:	d014      	beq.n	800506a <HAL_RCCEx_PeriphCLKConfig+0xcca>
 8005040:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005044:	d109      	bne.n	800505a <HAL_RCCEx_PeriphCLKConfig+0xcba>
        /* I2C4 clock source config set later after clock selection check */
        break;

      case RCC_I2C4CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C4*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005046:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800504a:	3330      	adds	r3, #48	@ 0x30
 800504c:	4618      	mov	r0, r3
 800504e:	f004 f967 	bl	8009320 <RCCEx_PLL3_Config>
 8005052:	4603      	mov	r3, r0
 8005054:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* I2C4 clock source config set later after clock selection check */
        break;
 8005058:	e008      	b.n	800506c <HAL_RCCEx_PeriphCLKConfig+0xccc>
      case RCC_I2C4CLKSOURCE_CSI:      /* CSI clock is used as source of I2C4 clock*/
        /* I2C4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800505a:	2301      	movs	r3, #1
 800505c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005060:	e004      	b.n	800506c <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 8005062:	bf00      	nop
 8005064:	e002      	b.n	800506c <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 8005066:	bf00      	nop
 8005068:	e000      	b.n	800506c <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 800506a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800506c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005070:	2b00      	cmp	r3, #0
 8005072:	d10d      	bne.n	8005090 <HAL_RCCEx_PeriphCLKConfig+0xcf0>
    {
      /* Set the source of I2C4 clock*/
      __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 8005074:	4bbe      	ldr	r3, [pc, #760]	@ (8005370 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8005076:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800507a:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800507e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005082:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005086:	4aba      	ldr	r2, [pc, #744]	@ (8005370 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8005088:	430b      	orrs	r3, r1
 800508a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800508e:	e003      	b.n	8005098 <HAL_RCCEx_PeriphCLKConfig+0xcf8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005090:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005094:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* I2C4 */

  /*-------------------------- I3C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C1) == RCC_PERIPHCLK_I3C1)
 8005098:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800509c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050a0:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 80050a4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80050a8:	2300      	movs	r3, #0
 80050aa:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80050ae:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80050b2:	460b      	mov	r3, r1
 80050b4:	4313      	orrs	r3, r2
 80050b6:	d035      	beq.n	8005124 <HAL_RCCEx_PeriphCLKConfig+0xd84>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C1CLKSOURCE(pPeriphClkInit->I3c1ClockSelection));

    switch (pPeriphClkInit->I3c1ClockSelection)
 80050b8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80050bc:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80050c0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80050c4:	d015      	beq.n	80050f2 <HAL_RCCEx_PeriphCLKConfig+0xd52>
 80050c6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80050ca:	d80e      	bhi.n	80050ea <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d012      	beq.n	80050f6 <HAL_RCCEx_PeriphCLKConfig+0xd56>
 80050d0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80050d4:	d109      	bne.n	80050ea <HAL_RCCEx_PeriphCLKConfig+0xd4a>
        break;

#if defined(RCC_I3C1CLKSOURCE_PLL3R)
      case RCC_I3C1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I3C1*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80050d6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80050da:	3330      	adds	r3, #48	@ 0x30
 80050dc:	4618      	mov	r0, r3
 80050de:	f004 f91f 	bl	8009320 <RCCEx_PLL3_Config>
 80050e2:	4603      	mov	r3, r0
 80050e4:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_I3C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I3C1CLKSOURCE_PLL3R */
        /* I3C1 clock source config set later after clock selection check */
        break;
 80050e8:	e006      	b.n	80050f8 <HAL_RCCEx_PeriphCLKConfig+0xd58>
      case RCC_I3C1CLKSOURCE_HSI:      /* HSI clock is used as source of I3C1 clock*/
        /* I3C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80050ea:	2301      	movs	r3, #1
 80050ec:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80050f0:	e002      	b.n	80050f8 <HAL_RCCEx_PeriphCLKConfig+0xd58>
        break;
 80050f2:	bf00      	nop
 80050f4:	e000      	b.n	80050f8 <HAL_RCCEx_PeriphCLKConfig+0xd58>
        break;
 80050f6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80050f8:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d10d      	bne.n	800511c <HAL_RCCEx_PeriphCLKConfig+0xd7c>
    {
      /* Set the source of I3C1 clock*/
      __HAL_RCC_I3C1_CONFIG(pPeriphClkInit->I3c1ClockSelection);
 8005100:	4b9b      	ldr	r3, [pc, #620]	@ (8005370 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8005102:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005106:	f023 7140 	bic.w	r1, r3, #50331648	@ 0x3000000
 800510a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800510e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005112:	4a97      	ldr	r2, [pc, #604]	@ (8005370 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8005114:	430b      	orrs	r3, r1
 8005116:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800511a:	e003      	b.n	8005124 <HAL_RCCEx_PeriphCLKConfig+0xd84>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800511c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005120:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* I3C2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8005124:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005128:	e9d3 2300 	ldrd	r2, r3, [r3]
 800512c:	2100      	movs	r1, #0
 800512e:	f8c7 10c0 	str.w	r1, [r7, #192]	@ 0xc0
 8005132:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005136:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800513a:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800513e:	460b      	mov	r3, r1
 8005140:	4313      	orrs	r3, r2
 8005142:	d00e      	beq.n	8005162 <HAL_RCCEx_PeriphCLKConfig+0xdc2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(pPeriphClkInit->TimPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(pPeriphClkInit->TimPresSelection);
 8005144:	4b8a      	ldr	r3, [pc, #552]	@ (8005370 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8005146:	69db      	ldr	r3, [r3, #28]
 8005148:	4a89      	ldr	r2, [pc, #548]	@ (8005370 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800514a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800514e:	61d3      	str	r3, [r2, #28]
 8005150:	4b87      	ldr	r3, [pc, #540]	@ (8005370 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8005152:	69d9      	ldr	r1, [r3, #28]
 8005154:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005158:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 800515c:	4a84      	ldr	r2, [pc, #528]	@ (8005370 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800515e:	430b      	orrs	r3, r1
 8005160:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005162:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005166:	e9d3 2300 	ldrd	r2, r3, [r3]
 800516a:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800516e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005172:	2300      	movs	r3, #0
 8005174:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8005178:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800517c:	460b      	mov	r3, r1
 800517e:	4313      	orrs	r3, r2
 8005180:	d055      	beq.n	800522e <HAL_RCCEx_PeriphCLKConfig+0xe8e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));

    switch (pPeriphClkInit->Lptim1ClockSelection)
 8005182:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005186:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800518a:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800518e:	d031      	beq.n	80051f4 <HAL_RCCEx_PeriphCLKConfig+0xe54>
 8005190:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8005194:	d82a      	bhi.n	80051ec <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 8005196:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800519a:	d02d      	beq.n	80051f8 <HAL_RCCEx_PeriphCLKConfig+0xe58>
 800519c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80051a0:	d824      	bhi.n	80051ec <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 80051a2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80051a6:	d029      	beq.n	80051fc <HAL_RCCEx_PeriphCLKConfig+0xe5c>
 80051a8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80051ac:	d81e      	bhi.n	80051ec <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 80051ae:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80051b2:	d011      	beq.n	80051d8 <HAL_RCCEx_PeriphCLKConfig+0xe38>
 80051b4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80051b8:	d818      	bhi.n	80051ec <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d020      	beq.n	8005200 <HAL_RCCEx_PeriphCLKConfig+0xe60>
 80051be:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80051c2:	d113      	bne.n	80051ec <HAL_RCCEx_PeriphCLKConfig+0xe4c>
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80051c4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80051c8:	3308      	adds	r3, #8
 80051ca:	4618      	mov	r0, r3
 80051cc:	f004 f810 	bl	80091f0 <RCCEx_PLL2_Config>
 80051d0:	4603      	mov	r3, r0
 80051d2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 80051d6:	e014      	b.n	8005202 <HAL_RCCEx_PeriphCLKConfig+0xe62>

#if defined(RCC_LPTIM1CLKSOURCE_PLL3R)
      case RCC_LPTIM1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM1*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80051d8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80051dc:	3330      	adds	r3, #48	@ 0x30
 80051de:	4618      	mov	r0, r3
 80051e0:	f004 f89e 	bl	8009320 <RCCEx_PLL3_Config>
 80051e4:	4603      	mov	r3, r0
 80051e6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 80051ea:	e00a      	b.n	8005202 <HAL_RCCEx_PeriphCLKConfig+0xe62>
      case RCC_LPTIM1CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM1 clock*/
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80051ec:	2301      	movs	r3, #1
 80051ee:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80051f2:	e006      	b.n	8005202 <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 80051f4:	bf00      	nop
 80051f6:	e004      	b.n	8005202 <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 80051f8:	bf00      	nop
 80051fa:	e002      	b.n	8005202 <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 80051fc:	bf00      	nop
 80051fe:	e000      	b.n	8005202 <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 8005200:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005202:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005206:	2b00      	cmp	r3, #0
 8005208:	d10d      	bne.n	8005226 <HAL_RCCEx_PeriphCLKConfig+0xe86>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 800520a:	4b59      	ldr	r3, [pc, #356]	@ (8005370 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800520c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8005210:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8005214:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005218:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800521c:	4a54      	ldr	r2, [pc, #336]	@ (8005370 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800521e:	430b      	orrs	r3, r1
 8005220:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8005224:	e003      	b.n	800522e <HAL_RCCEx_PeriphCLKConfig+0xe8e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005226:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800522a:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- LPTIM2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800522e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005232:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005236:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800523a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800523e:	2300      	movs	r3, #0
 8005240:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005244:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8005248:	460b      	mov	r3, r1
 800524a:	4313      	orrs	r3, r2
 800524c:	d055      	beq.n	80052fa <HAL_RCCEx_PeriphCLKConfig+0xf5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));

    switch (pPeriphClkInit->Lptim2ClockSelection)
 800524e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005252:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8005256:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800525a:	d031      	beq.n	80052c0 <HAL_RCCEx_PeriphCLKConfig+0xf20>
 800525c:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8005260:	d82a      	bhi.n	80052b8 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 8005262:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005266:	d02d      	beq.n	80052c4 <HAL_RCCEx_PeriphCLKConfig+0xf24>
 8005268:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800526c:	d824      	bhi.n	80052b8 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 800526e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005272:	d029      	beq.n	80052c8 <HAL_RCCEx_PeriphCLKConfig+0xf28>
 8005274:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005278:	d81e      	bhi.n	80052b8 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 800527a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800527e:	d011      	beq.n	80052a4 <HAL_RCCEx_PeriphCLKConfig+0xf04>
 8005280:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005284:	d818      	bhi.n	80052b8 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 8005286:	2b00      	cmp	r3, #0
 8005288:	d020      	beq.n	80052cc <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 800528a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800528e:	d113      	bne.n	80052b8 <HAL_RCCEx_PeriphCLKConfig+0xf18>
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005290:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005294:	3308      	adds	r3, #8
 8005296:	4618      	mov	r0, r3
 8005298:	f003 ffaa 	bl	80091f0 <RCCEx_PLL2_Config>
 800529c:	4603      	mov	r3, r0
 800529e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 80052a2:	e014      	b.n	80052ce <HAL_RCCEx_PeriphCLKConfig+0xf2e>

#if defined(RCC_LPTIM2CLKSOURCE_PLL3R)
      case RCC_LPTIM2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM2*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80052a4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80052a8:	3330      	adds	r3, #48	@ 0x30
 80052aa:	4618      	mov	r0, r3
 80052ac:	f004 f838 	bl	8009320 <RCCEx_PLL3_Config>
 80052b0:	4603      	mov	r3, r0
 80052b2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 80052b6:	e00a      	b.n	80052ce <HAL_RCCEx_PeriphCLKConfig+0xf2e>
      case RCC_LPTIM2CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM2 clock*/
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80052b8:	2301      	movs	r3, #1
 80052ba:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80052be:	e006      	b.n	80052ce <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 80052c0:	bf00      	nop
 80052c2:	e004      	b.n	80052ce <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 80052c4:	bf00      	nop
 80052c6:	e002      	b.n	80052ce <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 80052c8:	bf00      	nop
 80052ca:	e000      	b.n	80052ce <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 80052cc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80052ce:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d10d      	bne.n	80052f2 <HAL_RCCEx_PeriphCLKConfig+0xf52>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 80052d6:	4b26      	ldr	r3, [pc, #152]	@ (8005370 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80052d8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80052dc:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80052e0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80052e4:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80052e8:	4a21      	ldr	r2, [pc, #132]	@ (8005370 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80052ea:	430b      	orrs	r3, r1
 80052ec:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 80052f0:	e003      	b.n	80052fa <HAL_RCCEx_PeriphCLKConfig+0xf5a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80052f2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80052f6:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(LPTIM3)
  /*-------------------------- LPTIM3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == RCC_PERIPHCLK_LPTIM3)
 80052fa:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80052fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005302:	2100      	movs	r1, #0
 8005304:	f8c7 10a8 	str.w	r1, [r7, #168]	@ 0xa8
 8005308:	f003 0320 	and.w	r3, r3, #32
 800530c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005310:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005314:	460b      	mov	r3, r1
 8005316:	4313      	orrs	r3, r2
 8005318:	d057      	beq.n	80053ca <HAL_RCCEx_PeriphCLKConfig+0x102a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLK(pPeriphClkInit->Lptim3ClockSelection));

    switch (pPeriphClkInit->Lptim3ClockSelection)
 800531a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800531e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005322:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005326:	d033      	beq.n	8005390 <HAL_RCCEx_PeriphCLKConfig+0xff0>
 8005328:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800532c:	d82c      	bhi.n	8005388 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 800532e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005332:	d02f      	beq.n	8005394 <HAL_RCCEx_PeriphCLKConfig+0xff4>
 8005334:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005338:	d826      	bhi.n	8005388 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 800533a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800533e:	d02b      	beq.n	8005398 <HAL_RCCEx_PeriphCLKConfig+0xff8>
 8005340:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005344:	d820      	bhi.n	8005388 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 8005346:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800534a:	d013      	beq.n	8005374 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 800534c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005350:	d81a      	bhi.n	8005388 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 8005352:	2b00      	cmp	r3, #0
 8005354:	d022      	beq.n	800539c <HAL_RCCEx_PeriphCLKConfig+0xffc>
 8005356:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800535a:	d115      	bne.n	8005388 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
        /* LPTIM3 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM3CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800535c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005360:	3308      	adds	r3, #8
 8005362:	4618      	mov	r0, r3
 8005364:	f003 ff44 	bl	80091f0 <RCCEx_PLL2_Config>
 8005368:	4603      	mov	r3, r0
 800536a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM3 clock source config set later after clock selection check */
        break;
 800536e:	e016      	b.n	800539e <HAL_RCCEx_PeriphCLKConfig+0xffe>
 8005370:	44020c00 	.word	0x44020c00

      case RCC_LPTIM3CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM3*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005374:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005378:	3330      	adds	r3, #48	@ 0x30
 800537a:	4618      	mov	r0, r3
 800537c:	f003 ffd0 	bl	8009320 <RCCEx_PLL3_Config>
 8005380:	4603      	mov	r3, r0
 8005382:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM3 clock source config set later after clock selection check */
        break;
 8005386:	e00a      	b.n	800539e <HAL_RCCEx_PeriphCLKConfig+0xffe>
      case RCC_LPTIM3CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM3 clock*/
        /* LPTIM3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005388:	2301      	movs	r3, #1
 800538a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800538e:	e006      	b.n	800539e <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 8005390:	bf00      	nop
 8005392:	e004      	b.n	800539e <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 8005394:	bf00      	nop
 8005396:	e002      	b.n	800539e <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 8005398:	bf00      	nop
 800539a:	e000      	b.n	800539e <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 800539c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800539e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d10d      	bne.n	80053c2 <HAL_RCCEx_PeriphCLKConfig+0x1022>
    {
      /* Set the source of LPTIM3 clock*/
      __HAL_RCC_LPTIM3_CONFIG(pPeriphClkInit->Lptim3ClockSelection);
 80053a6:	4bbb      	ldr	r3, [pc, #748]	@ (8005694 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 80053a8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80053ac:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80053b0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80053b4:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80053b8:	4ab6      	ldr	r2, [pc, #728]	@ (8005694 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 80053ba:	430b      	orrs	r3, r1
 80053bc:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 80053c0:	e003      	b.n	80053ca <HAL_RCCEx_PeriphCLKConfig+0x102a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80053c2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80053c6:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM3 */

#if defined(LPTIM4)
  /*-------------------------- LPTIM4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM4) == RCC_PERIPHCLK_LPTIM4)
 80053ca:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80053ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053d2:	2100      	movs	r1, #0
 80053d4:	f8c7 10a0 	str.w	r1, [r7, #160]	@ 0xa0
 80053d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80053dc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80053e0:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80053e4:	460b      	mov	r3, r1
 80053e6:	4313      	orrs	r3, r2
 80053e8:	d055      	beq.n	8005496 <HAL_RCCEx_PeriphCLKConfig+0x10f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM4CLK(pPeriphClkInit->Lptim4ClockSelection));

    switch (pPeriphClkInit->Lptim4ClockSelection)
 80053ea:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80053ee:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80053f2:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 80053f6:	d031      	beq.n	800545c <HAL_RCCEx_PeriphCLKConfig+0x10bc>
 80053f8:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 80053fc:	d82a      	bhi.n	8005454 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 80053fe:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005402:	d02d      	beq.n	8005460 <HAL_RCCEx_PeriphCLKConfig+0x10c0>
 8005404:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005408:	d824      	bhi.n	8005454 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 800540a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800540e:	d029      	beq.n	8005464 <HAL_RCCEx_PeriphCLKConfig+0x10c4>
 8005410:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005414:	d81e      	bhi.n	8005454 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 8005416:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800541a:	d011      	beq.n	8005440 <HAL_RCCEx_PeriphCLKConfig+0x10a0>
 800541c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005420:	d818      	bhi.n	8005454 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 8005422:	2b00      	cmp	r3, #0
 8005424:	d020      	beq.n	8005468 <HAL_RCCEx_PeriphCLKConfig+0x10c8>
 8005426:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800542a:	d113      	bne.n	8005454 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
        /* LPTIM4 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM4CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM4*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800542c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005430:	3308      	adds	r3, #8
 8005432:	4618      	mov	r0, r3
 8005434:	f003 fedc 	bl	80091f0 <RCCEx_PLL2_Config>
 8005438:	4603      	mov	r3, r0
 800543a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM4 clock source config set later after clock selection check */
        break;
 800543e:	e014      	b.n	800546a <HAL_RCCEx_PeriphCLKConfig+0x10ca>

      case RCC_LPTIM4CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM4*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005440:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005444:	3330      	adds	r3, #48	@ 0x30
 8005446:	4618      	mov	r0, r3
 8005448:	f003 ff6a 	bl	8009320 <RCCEx_PLL3_Config>
 800544c:	4603      	mov	r3, r0
 800544e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM4 clock source config set later after clock selection check */
        break;
 8005452:	e00a      	b.n	800546a <HAL_RCCEx_PeriphCLKConfig+0x10ca>
      case RCC_LPTIM4CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM4 clock*/
        /* LPTIM4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005454:	2301      	movs	r3, #1
 8005456:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800545a:	e006      	b.n	800546a <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 800545c:	bf00      	nop
 800545e:	e004      	b.n	800546a <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 8005460:	bf00      	nop
 8005462:	e002      	b.n	800546a <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 8005464:	bf00      	nop
 8005466:	e000      	b.n	800546a <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 8005468:	bf00      	nop
    }

    if (ret == HAL_OK)
 800546a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800546e:	2b00      	cmp	r3, #0
 8005470:	d10d      	bne.n	800548e <HAL_RCCEx_PeriphCLKConfig+0x10ee>
    {
      /* Set the source of LPTIM4 clock*/
      __HAL_RCC_LPTIM4_CONFIG(pPeriphClkInit->Lptim4ClockSelection);
 8005472:	4b88      	ldr	r3, [pc, #544]	@ (8005694 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8005474:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8005478:	f423 01e0 	bic.w	r1, r3, #7340032	@ 0x700000
 800547c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005480:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005484:	4a83      	ldr	r2, [pc, #524]	@ (8005694 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8005486:	430b      	orrs	r3, r1
 8005488:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 800548c:	e003      	b.n	8005496 <HAL_RCCEx_PeriphCLKConfig+0x10f6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800548e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005492:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM4 */

#if defined(LPTIM5)
  /*-------------------------- LPTIM5 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM5) == RCC_PERIPHCLK_LPTIM5)
 8005496:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800549a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800549e:	2100      	movs	r1, #0
 80054a0:	f8c7 1098 	str.w	r1, [r7, #152]	@ 0x98
 80054a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80054a8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80054ac:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80054b0:	460b      	mov	r3, r1
 80054b2:	4313      	orrs	r3, r2
 80054b4:	d055      	beq.n	8005562 <HAL_RCCEx_PeriphCLKConfig+0x11c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM5CLK(pPeriphClkInit->Lptim5ClockSelection));

    switch (pPeriphClkInit->Lptim5ClockSelection)
 80054b6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80054ba:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80054be:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80054c2:	d031      	beq.n	8005528 <HAL_RCCEx_PeriphCLKConfig+0x1188>
 80054c4:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80054c8:	d82a      	bhi.n	8005520 <HAL_RCCEx_PeriphCLKConfig+0x1180>
 80054ca:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80054ce:	d02d      	beq.n	800552c <HAL_RCCEx_PeriphCLKConfig+0x118c>
 80054d0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80054d4:	d824      	bhi.n	8005520 <HAL_RCCEx_PeriphCLKConfig+0x1180>
 80054d6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80054da:	d029      	beq.n	8005530 <HAL_RCCEx_PeriphCLKConfig+0x1190>
 80054dc:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80054e0:	d81e      	bhi.n	8005520 <HAL_RCCEx_PeriphCLKConfig+0x1180>
 80054e2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80054e6:	d011      	beq.n	800550c <HAL_RCCEx_PeriphCLKConfig+0x116c>
 80054e8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80054ec:	d818      	bhi.n	8005520 <HAL_RCCEx_PeriphCLKConfig+0x1180>
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d020      	beq.n	8005534 <HAL_RCCEx_PeriphCLKConfig+0x1194>
 80054f2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80054f6:	d113      	bne.n	8005520 <HAL_RCCEx_PeriphCLKConfig+0x1180>
        /* LPTIM5 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM5CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM5*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80054f8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80054fc:	3308      	adds	r3, #8
 80054fe:	4618      	mov	r0, r3
 8005500:	f003 fe76 	bl	80091f0 <RCCEx_PLL2_Config>
 8005504:	4603      	mov	r3, r0
 8005506:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM5 clock source config set later after clock selection check */
        break;
 800550a:	e014      	b.n	8005536 <HAL_RCCEx_PeriphCLKConfig+0x1196>

      case RCC_LPTIM5CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM5*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800550c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005510:	3330      	adds	r3, #48	@ 0x30
 8005512:	4618      	mov	r0, r3
 8005514:	f003 ff04 	bl	8009320 <RCCEx_PLL3_Config>
 8005518:	4603      	mov	r3, r0
 800551a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM5 clock source config set later after clock selection check */
        break;
 800551e:	e00a      	b.n	8005536 <HAL_RCCEx_PeriphCLKConfig+0x1196>
      case RCC_LPTIM5CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM5 clock*/
        /* LPTIM5 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005520:	2301      	movs	r3, #1
 8005522:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005526:	e006      	b.n	8005536 <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 8005528:	bf00      	nop
 800552a:	e004      	b.n	8005536 <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 800552c:	bf00      	nop
 800552e:	e002      	b.n	8005536 <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 8005530:	bf00      	nop
 8005532:	e000      	b.n	8005536 <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 8005534:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005536:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800553a:	2b00      	cmp	r3, #0
 800553c:	d10d      	bne.n	800555a <HAL_RCCEx_PeriphCLKConfig+0x11ba>
    {
      /* Set the source of LPTIM5 clock*/
      __HAL_RCC_LPTIM5_CONFIG(pPeriphClkInit->Lptim5ClockSelection);
 800553e:	4b55      	ldr	r3, [pc, #340]	@ (8005694 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8005540:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8005544:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8005548:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800554c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005550:	4a50      	ldr	r2, [pc, #320]	@ (8005694 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8005552:	430b      	orrs	r3, r1
 8005554:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8005558:	e003      	b.n	8005562 <HAL_RCCEx_PeriphCLKConfig+0x11c2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800555a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800555e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM5 */

#if defined(LPTIM6)
  /*-------------------------- LPTIM6 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM6) == RCC_PERIPHCLK_LPTIM6)
 8005562:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005566:	e9d3 2300 	ldrd	r2, r3, [r3]
 800556a:	2100      	movs	r1, #0
 800556c:	f8c7 1090 	str.w	r1, [r7, #144]	@ 0x90
 8005570:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005574:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005578:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800557c:	460b      	mov	r3, r1
 800557e:	4313      	orrs	r3, r2
 8005580:	d055      	beq.n	800562e <HAL_RCCEx_PeriphCLKConfig+0x128e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM6CLK(pPeriphClkInit->Lptim6ClockSelection));

    switch (pPeriphClkInit->Lptim6ClockSelection)
 8005582:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005586:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800558a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800558e:	d031      	beq.n	80055f4 <HAL_RCCEx_PeriphCLKConfig+0x1254>
 8005590:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005594:	d82a      	bhi.n	80055ec <HAL_RCCEx_PeriphCLKConfig+0x124c>
 8005596:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800559a:	d02d      	beq.n	80055f8 <HAL_RCCEx_PeriphCLKConfig+0x1258>
 800559c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80055a0:	d824      	bhi.n	80055ec <HAL_RCCEx_PeriphCLKConfig+0x124c>
 80055a2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80055a6:	d029      	beq.n	80055fc <HAL_RCCEx_PeriphCLKConfig+0x125c>
 80055a8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80055ac:	d81e      	bhi.n	80055ec <HAL_RCCEx_PeriphCLKConfig+0x124c>
 80055ae:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80055b2:	d011      	beq.n	80055d8 <HAL_RCCEx_PeriphCLKConfig+0x1238>
 80055b4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80055b8:	d818      	bhi.n	80055ec <HAL_RCCEx_PeriphCLKConfig+0x124c>
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d020      	beq.n	8005600 <HAL_RCCEx_PeriphCLKConfig+0x1260>
 80055be:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80055c2:	d113      	bne.n	80055ec <HAL_RCCEx_PeriphCLKConfig+0x124c>
        /* LPTIM6 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM6CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM6*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80055c4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80055c8:	3308      	adds	r3, #8
 80055ca:	4618      	mov	r0, r3
 80055cc:	f003 fe10 	bl	80091f0 <RCCEx_PLL2_Config>
 80055d0:	4603      	mov	r3, r0
 80055d2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM6 clock source config set later after clock selection check */
        break;
 80055d6:	e014      	b.n	8005602 <HAL_RCCEx_PeriphCLKConfig+0x1262>

      case RCC_LPTIM6CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM6*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80055d8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80055dc:	3330      	adds	r3, #48	@ 0x30
 80055de:	4618      	mov	r0, r3
 80055e0:	f003 fe9e 	bl	8009320 <RCCEx_PLL3_Config>
 80055e4:	4603      	mov	r3, r0
 80055e6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM6 clock source config set later after clock selection check */
        break;
 80055ea:	e00a      	b.n	8005602 <HAL_RCCEx_PeriphCLKConfig+0x1262>
      case RCC_LPTIM6CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM6 clock*/
        /* LPTIM6 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80055ec:	2301      	movs	r3, #1
 80055ee:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80055f2:	e006      	b.n	8005602 <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 80055f4:	bf00      	nop
 80055f6:	e004      	b.n	8005602 <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 80055f8:	bf00      	nop
 80055fa:	e002      	b.n	8005602 <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 80055fc:	bf00      	nop
 80055fe:	e000      	b.n	8005602 <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 8005600:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005602:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005606:	2b00      	cmp	r3, #0
 8005608:	d10d      	bne.n	8005626 <HAL_RCCEx_PeriphCLKConfig+0x1286>
    {
      /* Set the source of LPTIM6 clock*/
      __HAL_RCC_LPTIM6_CONFIG(pPeriphClkInit->Lptim6ClockSelection);
 800560a:	4b22      	ldr	r3, [pc, #136]	@ (8005694 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 800560c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8005610:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8005614:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005618:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800561c:	4a1d      	ldr	r2, [pc, #116]	@ (8005694 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 800561e:	430b      	orrs	r3, r1
 8005620:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8005624:	e003      	b.n	800562e <HAL_RCCEx_PeriphCLKConfig+0x128e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005626:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800562a:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM6 */

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800562e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005632:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005636:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800563a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800563e:	2300      	movs	r3, #0
 8005640:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8005644:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8005648:	460b      	mov	r3, r1
 800564a:	4313      	orrs	r3, r2
 800564c:	d055      	beq.n	80056fa <HAL_RCCEx_PeriphCLKConfig+0x135a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 800564e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005652:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8005656:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800565a:	d035      	beq.n	80056c8 <HAL_RCCEx_PeriphCLKConfig+0x1328>
 800565c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005660:	d82e      	bhi.n	80056c0 <HAL_RCCEx_PeriphCLKConfig+0x1320>
 8005662:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005666:	d031      	beq.n	80056cc <HAL_RCCEx_PeriphCLKConfig+0x132c>
 8005668:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800566c:	d828      	bhi.n	80056c0 <HAL_RCCEx_PeriphCLKConfig+0x1320>
 800566e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005672:	d01b      	beq.n	80056ac <HAL_RCCEx_PeriphCLKConfig+0x130c>
 8005674:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005678:	d822      	bhi.n	80056c0 <HAL_RCCEx_PeriphCLKConfig+0x1320>
 800567a:	2b00      	cmp	r3, #0
 800567c:	d003      	beq.n	8005686 <HAL_RCCEx_PeriphCLKConfig+0x12e6>
 800567e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005682:	d009      	beq.n	8005698 <HAL_RCCEx_PeriphCLKConfig+0x12f8>
 8005684:	e01c      	b.n	80056c0 <HAL_RCCEx_PeriphCLKConfig+0x1320>
    {
      case RCC_SAI1CLKSOURCE_PLL1Q:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005686:	4b03      	ldr	r3, [pc, #12]	@ (8005694 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8005688:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800568a:	4a02      	ldr	r2, [pc, #8]	@ (8005694 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 800568c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005690:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 8005692:	e01c      	b.n	80056ce <HAL_RCCEx_PeriphCLKConfig+0x132e>
 8005694:	44020c00 	.word	0x44020c00

      case RCC_SAI1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005698:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800569c:	3308      	adds	r3, #8
 800569e:	4618      	mov	r0, r3
 80056a0:	f003 fda6 	bl	80091f0 <RCCEx_PLL2_Config>
 80056a4:	4603      	mov	r3, r0
 80056a6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI1 clock source config set later after clock selection check */
        break;
 80056aa:	e010      	b.n	80056ce <HAL_RCCEx_PeriphCLKConfig+0x132e>

      case RCC_SAI1CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80056ac:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80056b0:	3330      	adds	r3, #48	@ 0x30
 80056b2:	4618      	mov	r0, r3
 80056b4:	f003 fe34 	bl	8009320 <RCCEx_PLL3_Config>
 80056b8:	4603      	mov	r3, r0
 80056ba:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI1 clock source config set later after clock selection check */
        break;
 80056be:	e006      	b.n	80056ce <HAL_RCCEx_PeriphCLKConfig+0x132e>
      case RCC_SAI1CLKSOURCE_CLKP:      /* CLKP is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80056c0:	2301      	movs	r3, #1
 80056c2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80056c6:	e002      	b.n	80056ce <HAL_RCCEx_PeriphCLKConfig+0x132e>
        break;
 80056c8:	bf00      	nop
 80056ca:	e000      	b.n	80056ce <HAL_RCCEx_PeriphCLKConfig+0x132e>
        break;
 80056cc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80056ce:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d10d      	bne.n	80056f2 <HAL_RCCEx_PeriphCLKConfig+0x1352>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 80056d6:	4bc3      	ldr	r3, [pc, #780]	@ (80059e4 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80056d8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80056dc:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80056e0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80056e4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80056e8:	4abe      	ldr	r2, [pc, #760]	@ (80059e4 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80056ea:	430b      	orrs	r3, r1
 80056ec:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80056f0:	e003      	b.n	80056fa <HAL_RCCEx_PeriphCLKConfig+0x135a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80056f2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80056f6:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SAI1*/

#if defined(SAI2)
  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2)
 80056fa:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80056fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005702:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8005706:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800570a:	2300      	movs	r3, #0
 800570c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005710:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8005714:	460b      	mov	r3, r1
 8005716:	4313      	orrs	r3, r2
 8005718:	d051      	beq.n	80057be <HAL_RCCEx_PeriphCLKConfig+0x141e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(pPeriphClkInit->Sai2ClockSelection));

    switch (pPeriphClkInit->Sai2ClockSelection)
 800571a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800571e:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8005722:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005726:	d033      	beq.n	8005790 <HAL_RCCEx_PeriphCLKConfig+0x13f0>
 8005728:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800572c:	d82c      	bhi.n	8005788 <HAL_RCCEx_PeriphCLKConfig+0x13e8>
 800572e:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8005732:	d02d      	beq.n	8005790 <HAL_RCCEx_PeriphCLKConfig+0x13f0>
 8005734:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8005738:	d826      	bhi.n	8005788 <HAL_RCCEx_PeriphCLKConfig+0x13e8>
 800573a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800573e:	d019      	beq.n	8005774 <HAL_RCCEx_PeriphCLKConfig+0x13d4>
 8005740:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005744:	d820      	bhi.n	8005788 <HAL_RCCEx_PeriphCLKConfig+0x13e8>
 8005746:	2b00      	cmp	r3, #0
 8005748:	d003      	beq.n	8005752 <HAL_RCCEx_PeriphCLKConfig+0x13b2>
 800574a:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800574e:	d007      	beq.n	8005760 <HAL_RCCEx_PeriphCLKConfig+0x13c0>
 8005750:	e01a      	b.n	8005788 <HAL_RCCEx_PeriphCLKConfig+0x13e8>
    {
      case RCC_SAI2CLKSOURCE_PLL1Q:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005752:	4ba4      	ldr	r3, [pc, #656]	@ (80059e4 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005754:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005756:	4aa3      	ldr	r2, [pc, #652]	@ (80059e4 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005758:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800575c:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI2 clock source config set later after clock selection check */
        break;
 800575e:	e018      	b.n	8005792 <HAL_RCCEx_PeriphCLKConfig+0x13f2>

      case RCC_SAI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SAI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005760:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005764:	3308      	adds	r3, #8
 8005766:	4618      	mov	r0, r3
 8005768:	f003 fd42 	bl	80091f0 <RCCEx_PLL2_Config>
 800576c:	4603      	mov	r3, r0
 800576e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI2 clock source config set later after clock selection check */
        break;
 8005772:	e00e      	b.n	8005792 <HAL_RCCEx_PeriphCLKConfig+0x13f2>

      case RCC_SAI2CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SAI2*/
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005774:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005778:	3330      	adds	r3, #48	@ 0x30
 800577a:	4618      	mov	r0, r3
 800577c:	f003 fdd0 	bl	8009320 <RCCEx_PLL3_Config>
 8005780:	4603      	mov	r3, r0
 8005782:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI2 clock source config set later after clock selection check */
        break;
 8005786:	e004      	b.n	8005792 <HAL_RCCEx_PeriphCLKConfig+0x13f2>
      case RCC_SAI2CLKSOURCE_CLKP:      /* CLKP is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005788:	2301      	movs	r3, #1
 800578a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800578e:	e000      	b.n	8005792 <HAL_RCCEx_PeriphCLKConfig+0x13f2>
        break;
 8005790:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005792:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005796:	2b00      	cmp	r3, #0
 8005798:	d10d      	bne.n	80057b6 <HAL_RCCEx_PeriphCLKConfig+0x1416>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(pPeriphClkInit->Sai2ClockSelection);
 800579a:	4b92      	ldr	r3, [pc, #584]	@ (80059e4 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800579c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80057a0:	f423 1160 	bic.w	r1, r3, #3670016	@ 0x380000
 80057a4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80057a8:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80057ac:	4a8d      	ldr	r2, [pc, #564]	@ (80059e4 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80057ae:	430b      	orrs	r3, r1
 80057b0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80057b4:	e003      	b.n	80057be <HAL_RCCEx_PeriphCLKConfig+0x141e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80057b6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80057ba:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* SAI2*/

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 80057be:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80057c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057c6:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80057ca:	67bb      	str	r3, [r7, #120]	@ 0x78
 80057cc:	2300      	movs	r3, #0
 80057ce:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80057d0:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80057d4:	460b      	mov	r3, r1
 80057d6:	4313      	orrs	r3, r2
 80057d8:	d032      	beq.n	8005840 <HAL_RCCEx_PeriphCLKConfig+0x14a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 80057da:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80057de:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80057e2:	2b05      	cmp	r3, #5
 80057e4:	d80f      	bhi.n	8005806 <HAL_RCCEx_PeriphCLKConfig+0x1466>
 80057e6:	2b03      	cmp	r3, #3
 80057e8:	d211      	bcs.n	800580e <HAL_RCCEx_PeriphCLKConfig+0x146e>
 80057ea:	2b01      	cmp	r3, #1
 80057ec:	d911      	bls.n	8005812 <HAL_RCCEx_PeriphCLKConfig+0x1472>
 80057ee:	2b02      	cmp	r3, #2
 80057f0:	d109      	bne.n	8005806 <HAL_RCCEx_PeriphCLKConfig+0x1466>
        /* ADCDAC clock source config set later after clock selection check */
        break;

      case RCC_ADCDACCLKSOURCE_PLL2R:
        /* PLL2 input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80057f2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80057f6:	3308      	adds	r3, #8
 80057f8:	4618      	mov	r0, r3
 80057fa:	f003 fcf9 	bl	80091f0 <RCCEx_PLL2_Config>
 80057fe:	4603      	mov	r3, r0
 8005800:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005804:	e006      	b.n	8005814 <HAL_RCCEx_PeriphCLKConfig+0x1474>
        /* ADCDAC clock source configuration done later after clock selection check */
        break;


      default:
        ret = HAL_ERROR;
 8005806:	2301      	movs	r3, #1
 8005808:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800580c:	e002      	b.n	8005814 <HAL_RCCEx_PeriphCLKConfig+0x1474>
        break;
 800580e:	bf00      	nop
 8005810:	e000      	b.n	8005814 <HAL_RCCEx_PeriphCLKConfig+0x1474>
        break;
 8005812:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005814:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005818:	2b00      	cmp	r3, #0
 800581a:	d10d      	bne.n	8005838 <HAL_RCCEx_PeriphCLKConfig+0x1498>
    {
      /* Configure the ADCDAC interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 800581c:	4b71      	ldr	r3, [pc, #452]	@ (80059e4 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800581e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005822:	f023 0107 	bic.w	r1, r3, #7
 8005826:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800582a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800582e:	4a6d      	ldr	r2, [pc, #436]	@ (80059e4 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005830:	430b      	orrs	r3, r1
 8005832:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8005836:	e003      	b.n	8005840 <HAL_RCCEx_PeriphCLKConfig+0x14a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005838:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800583c:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- DAC low-power clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC_LP) == RCC_PERIPHCLK_DAC_LP)
 8005840:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005844:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005848:	2100      	movs	r1, #0
 800584a:	6739      	str	r1, [r7, #112]	@ 0x70
 800584c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005850:	677b      	str	r3, [r7, #116]	@ 0x74
 8005852:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8005856:	460b      	mov	r3, r1
 8005858:	4313      	orrs	r3, r2
 800585a:	d024      	beq.n	80058a6 <HAL_RCCEx_PeriphCLKConfig+0x1506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DACLPCLKSOURCE(pPeriphClkInit->DacLowPowerClockSelection));

    switch (pPeriphClkInit->DacLowPowerClockSelection)
 800585c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005860:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8005864:	2b00      	cmp	r3, #0
 8005866:	d005      	beq.n	8005874 <HAL_RCCEx_PeriphCLKConfig+0x14d4>
 8005868:	2b08      	cmp	r3, #8
 800586a:	d005      	beq.n	8005878 <HAL_RCCEx_PeriphCLKConfig+0x14d8>
        /* LSI is used as clock source for DAC low-power clock */
        /* DAC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800586c:	2301      	movs	r3, #1
 800586e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005872:	e002      	b.n	800587a <HAL_RCCEx_PeriphCLKConfig+0x14da>
        break;
 8005874:	bf00      	nop
 8005876:	e000      	b.n	800587a <HAL_RCCEx_PeriphCLKConfig+0x14da>
        break;
 8005878:	bf00      	nop
    }

    if (ret == HAL_OK)
 800587a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800587e:	2b00      	cmp	r3, #0
 8005880:	d10d      	bne.n	800589e <HAL_RCCEx_PeriphCLKConfig+0x14fe>
    {
      /* Configure the DAC low-power interface clock source */
      __HAL_RCC_DAC_LP_CONFIG(pPeriphClkInit->DacLowPowerClockSelection);
 8005882:	4b58      	ldr	r3, [pc, #352]	@ (80059e4 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005884:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005888:	f023 0108 	bic.w	r1, r3, #8
 800588c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005890:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8005894:	4a53      	ldr	r2, [pc, #332]	@ (80059e4 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005896:	430b      	orrs	r3, r1
 8005898:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800589c:	e003      	b.n	80058a6 <HAL_RCCEx_PeriphCLKConfig+0x1506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800589e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80058a2:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80058a6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80058aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058ae:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80058b2:	66bb      	str	r3, [r7, #104]	@ 0x68
 80058b4:	2300      	movs	r3, #0
 80058b6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80058b8:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80058bc:	460b      	mov	r3, r1
 80058be:	4313      	orrs	r3, r2
 80058c0:	f000 80b9 	beq.w	8005a36 <HAL_RCCEx_PeriphCLKConfig+0x1696>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 80058c4:	4b48      	ldr	r3, [pc, #288]	@ (80059e8 <HAL_RCCEx_PeriphCLKConfig+0x1648>)
 80058c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058c8:	4a47      	ldr	r2, [pc, #284]	@ (80059e8 <HAL_RCCEx_PeriphCLKConfig+0x1648>)
 80058ca:	f043 0301 	orr.w	r3, r3, #1
 80058ce:	6253      	str	r3, [r2, #36]	@ 0x24

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80058d0:	f7fc f8f2 	bl	8001ab8 <HAL_GetTick>
 80058d4:	f8c7 0154 	str.w	r0, [r7, #340]	@ 0x154

    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 80058d8:	e00b      	b.n	80058f2 <HAL_RCCEx_PeriphCLKConfig+0x1552>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80058da:	f7fc f8ed 	bl	8001ab8 <HAL_GetTick>
 80058de:	4602      	mov	r2, r0
 80058e0:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 80058e4:	1ad3      	subs	r3, r2, r3
 80058e6:	2b02      	cmp	r3, #2
 80058e8:	d903      	bls.n	80058f2 <HAL_RCCEx_PeriphCLKConfig+0x1552>
      {
        ret = HAL_TIMEOUT;
 80058ea:	2303      	movs	r3, #3
 80058ec:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80058f0:	e005      	b.n	80058fe <HAL_RCCEx_PeriphCLKConfig+0x155e>
    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 80058f2:	4b3d      	ldr	r3, [pc, #244]	@ (80059e8 <HAL_RCCEx_PeriphCLKConfig+0x1648>)
 80058f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058f6:	f003 0301 	and.w	r3, r3, #1
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d0ed      	beq.n	80058da <HAL_RCCEx_PeriphCLKConfig+0x153a>
      }
    }

    if (ret == HAL_OK)
 80058fe:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005902:	2b00      	cmp	r3, #0
 8005904:	f040 8093 	bne.w	8005a2e <HAL_RCCEx_PeriphCLKConfig+0x168e>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005908:	4b36      	ldr	r3, [pc, #216]	@ (80059e4 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800590a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800590e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005912:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 8005916:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 800591a:	2b00      	cmp	r3, #0
 800591c:	d023      	beq.n	8005966 <HAL_RCCEx_PeriphCLKConfig+0x15c6>
 800591e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005922:	f8d3 20f8 	ldr.w	r2, [r3, #248]	@ 0xf8
 8005926:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 800592a:	4293      	cmp	r3, r2
 800592c:	d01b      	beq.n	8005966 <HAL_RCCEx_PeriphCLKConfig+0x15c6>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800592e:	4b2d      	ldr	r3, [pc, #180]	@ (80059e4 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005930:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005934:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005938:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800593c:	4b29      	ldr	r3, [pc, #164]	@ (80059e4 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800593e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005942:	4a28      	ldr	r2, [pc, #160]	@ (80059e4 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005944:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005948:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 800594c:	4b25      	ldr	r3, [pc, #148]	@ (80059e4 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800594e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005952:	4a24      	ldr	r2, [pc, #144]	@ (80059e4 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005954:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005958:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800595c:	4a21      	ldr	r2, [pc, #132]	@ (80059e4 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800595e:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8005962:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005966:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 800596a:	f003 0301 	and.w	r3, r3, #1
 800596e:	2b00      	cmp	r3, #0
 8005970:	d019      	beq.n	80059a6 <HAL_RCCEx_PeriphCLKConfig+0x1606>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005972:	f7fc f8a1 	bl	8001ab8 <HAL_GetTick>
 8005976:	f8c7 0154 	str.w	r0, [r7, #340]	@ 0x154

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800597a:	e00d      	b.n	8005998 <HAL_RCCEx_PeriphCLKConfig+0x15f8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800597c:	f7fc f89c 	bl	8001ab8 <HAL_GetTick>
 8005980:	4602      	mov	r2, r0
 8005982:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8005986:	1ad2      	subs	r2, r2, r3
 8005988:	f241 3388 	movw	r3, #5000	@ 0x1388
 800598c:	429a      	cmp	r2, r3
 800598e:	d903      	bls.n	8005998 <HAL_RCCEx_PeriphCLKConfig+0x15f8>
          {
            ret = HAL_TIMEOUT;
 8005990:	2303      	movs	r3, #3
 8005992:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
            break;
 8005996:	e006      	b.n	80059a6 <HAL_RCCEx_PeriphCLKConfig+0x1606>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005998:	4b12      	ldr	r3, [pc, #72]	@ (80059e4 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800599a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800599e:	f003 0302 	and.w	r3, r3, #2
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d0ea      	beq.n	800597c <HAL_RCCEx_PeriphCLKConfig+0x15dc>
          }
        }
      }

      if (ret == HAL_OK)
 80059a6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d13a      	bne.n	8005a24 <HAL_RCCEx_PeriphCLKConfig+0x1684>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 80059ae:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80059b2:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 80059b6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80059ba:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80059be:	d115      	bne.n	80059ec <HAL_RCCEx_PeriphCLKConfig+0x164c>
 80059c0:	4b08      	ldr	r3, [pc, #32]	@ (80059e4 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80059c2:	69db      	ldr	r3, [r3, #28]
 80059c4:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 80059c8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80059cc:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 80059d0:	091b      	lsrs	r3, r3, #4
 80059d2:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80059d6:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80059da:	4a02      	ldr	r2, [pc, #8]	@ (80059e4 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80059dc:	430b      	orrs	r3, r1
 80059de:	61d3      	str	r3, [r2, #28]
 80059e0:	e00a      	b.n	80059f8 <HAL_RCCEx_PeriphCLKConfig+0x1658>
 80059e2:	bf00      	nop
 80059e4:	44020c00 	.word	0x44020c00
 80059e8:	44020800 	.word	0x44020800
 80059ec:	4b9f      	ldr	r3, [pc, #636]	@ (8005c6c <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 80059ee:	69db      	ldr	r3, [r3, #28]
 80059f0:	4a9e      	ldr	r2, [pc, #632]	@ (8005c6c <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 80059f2:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80059f6:	61d3      	str	r3, [r2, #28]
 80059f8:	4b9c      	ldr	r3, [pc, #624]	@ (8005c6c <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 80059fa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80059fe:	4a9b      	ldr	r2, [pc, #620]	@ (8005c6c <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005a00:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005a04:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005a08:	4b98      	ldr	r3, [pc, #608]	@ (8005c6c <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005a0a:	f8d3 10f0 	ldr.w	r1, [r3, #240]	@ 0xf0
 8005a0e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005a12:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 8005a16:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005a1a:	4a94      	ldr	r2, [pc, #592]	@ (8005c6c <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005a1c:	430b      	orrs	r3, r1
 8005a1e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005a22:	e008      	b.n	8005a36 <HAL_RCCEx_PeriphCLKConfig+0x1696>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005a24:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005a28:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
 8005a2c:	e003      	b.n	8005a36 <HAL_RCCEx_PeriphCLKConfig+0x1696>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a2e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005a32:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8005a36:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005a3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a3e:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 8005a42:	663b      	str	r3, [r7, #96]	@ 0x60
 8005a44:	2300      	movs	r3, #0
 8005a46:	667b      	str	r3, [r7, #100]	@ 0x64
 8005a48:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8005a4c:	460b      	mov	r3, r1
 8005a4e:	4313      	orrs	r3, r2
 8005a50:	d035      	beq.n	8005abe <HAL_RCCEx_PeriphCLKConfig+0x171e>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 8005a52:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005a56:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8005a5a:	2b30      	cmp	r3, #48	@ 0x30
 8005a5c:	d014      	beq.n	8005a88 <HAL_RCCEx_PeriphCLKConfig+0x16e8>
 8005a5e:	2b30      	cmp	r3, #48	@ 0x30
 8005a60:	d80e      	bhi.n	8005a80 <HAL_RCCEx_PeriphCLKConfig+0x16e0>
 8005a62:	2b20      	cmp	r3, #32
 8005a64:	d012      	beq.n	8005a8c <HAL_RCCEx_PeriphCLKConfig+0x16ec>
 8005a66:	2b20      	cmp	r3, #32
 8005a68:	d80a      	bhi.n	8005a80 <HAL_RCCEx_PeriphCLKConfig+0x16e0>
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d010      	beq.n	8005a90 <HAL_RCCEx_PeriphCLKConfig+0x16f0>
 8005a6e:	2b10      	cmp	r3, #16
 8005a70:	d106      	bne.n	8005a80 <HAL_RCCEx_PeriphCLKConfig+0x16e0>
        /* RNG clock source configuration done later after clock selection check */
        break;

      case RCC_RNGCLKSOURCE_PLL1Q: /* PLL1 is used as clock source for RNG*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005a72:	4b7e      	ldr	r3, [pc, #504]	@ (8005c6c <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005a74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a76:	4a7d      	ldr	r2, [pc, #500]	@ (8005c6c <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005a78:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005a7c:	6293      	str	r3, [r2, #40]	@ 0x28
        /* RNG clock source configuration done later after clock selection check */
        break;
 8005a7e:	e008      	b.n	8005a92 <HAL_RCCEx_PeriphCLKConfig+0x16f2>

        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005a80:	2301      	movs	r3, #1
 8005a82:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005a86:	e004      	b.n	8005a92 <HAL_RCCEx_PeriphCLKConfig+0x16f2>
        break;
 8005a88:	bf00      	nop
 8005a8a:	e002      	b.n	8005a92 <HAL_RCCEx_PeriphCLKConfig+0x16f2>
        break;
 8005a8c:	bf00      	nop
 8005a8e:	e000      	b.n	8005a92 <HAL_RCCEx_PeriphCLKConfig+0x16f2>
        break;
 8005a90:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005a92:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d10d      	bne.n	8005ab6 <HAL_RCCEx_PeriphCLKConfig+0x1716>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 8005a9a:	4b74      	ldr	r3, [pc, #464]	@ (8005c6c <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005a9c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005aa0:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8005aa4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005aa8:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8005aac:	4a6f      	ldr	r2, [pc, #444]	@ (8005c6c <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005aae:	430b      	orrs	r3, r1
 8005ab0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8005ab4:	e003      	b.n	8005abe <HAL_RCCEx_PeriphCLKConfig+0x171e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005ab6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005aba:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  }

#if defined(SDMMC1)
  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8005abe:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005ac2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ac6:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8005aca:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005acc:	2300      	movs	r3, #0
 8005ace:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005ad0:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8005ad4:	460b      	mov	r3, r1
 8005ad6:	4313      	orrs	r3, r2
 8005ad8:	d033      	beq.n	8005b42 <HAL_RCCEx_PeriphCLKConfig+0x17a2>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(pPeriphClkInit->Sdmmc1ClockSelection));

    switch (pPeriphClkInit->Sdmmc1ClockSelection)
 8005ada:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005ade:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d002      	beq.n	8005aec <HAL_RCCEx_PeriphCLKConfig+0x174c>
 8005ae6:	2b40      	cmp	r3, #64	@ 0x40
 8005ae8:	d007      	beq.n	8005afa <HAL_RCCEx_PeriphCLKConfig+0x175a>
 8005aea:	e010      	b.n	8005b0e <HAL_RCCEx_PeriphCLKConfig+0x176e>
    {
      case RCC_SDMMC1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SDMMC1 kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005aec:	4b5f      	ldr	r3, [pc, #380]	@ (8005c6c <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005aee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005af0:	4a5e      	ldr	r2, [pc, #376]	@ (8005c6c <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005af2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005af6:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SDMMC1 kernel clock source config set later after clock selection check */
        break;
 8005af8:	e00d      	b.n	8005b16 <HAL_RCCEx_PeriphCLKConfig+0x1776>

      case RCC_SDMMC1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for SDMMC1 kernel clock*/
        /* PLL2R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005afa:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005afe:	3308      	adds	r3, #8
 8005b00:	4618      	mov	r0, r3
 8005b02:	f003 fb75 	bl	80091f0 <RCCEx_PLL2_Config>
 8005b06:	4603      	mov	r3, r0
 8005b08:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SDMMC1 kernel clock source config set later after clock selection check */
        break;
 8005b0c:	e003      	b.n	8005b16 <HAL_RCCEx_PeriphCLKConfig+0x1776>

      default:
        ret = HAL_ERROR;
 8005b0e:	2301      	movs	r3, #1
 8005b10:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005b14:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005b16:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d10d      	bne.n	8005b3a <HAL_RCCEx_PeriphCLKConfig+0x179a>
    {
      /* Configure the SDMMC1 clock source */
      __HAL_RCC_SDMMC1_CONFIG(pPeriphClkInit->Sdmmc1ClockSelection);
 8005b1e:	4b53      	ldr	r3, [pc, #332]	@ (8005c6c <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005b20:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005b24:	f023 0140 	bic.w	r1, r3, #64	@ 0x40
 8005b28:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005b2c:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 8005b30:	4a4e      	ldr	r2, [pc, #312]	@ (8005c6c <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005b32:	430b      	orrs	r3, r1
 8005b34:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8005b38:	e003      	b.n	8005b42 <HAL_RCCEx_PeriphCLKConfig+0x17a2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b3a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005b3e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SDMMC1 */

#if defined(SDMMC2)
  /*-------------------------- SDMMC2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8005b42:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005b46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b4a:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8005b4e:	653b      	str	r3, [r7, #80]	@ 0x50
 8005b50:	2300      	movs	r3, #0
 8005b52:	657b      	str	r3, [r7, #84]	@ 0x54
 8005b54:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8005b58:	460b      	mov	r3, r1
 8005b5a:	4313      	orrs	r3, r2
 8005b5c:	d033      	beq.n	8005bc6 <HAL_RCCEx_PeriphCLKConfig+0x1826>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(pPeriphClkInit->Sdmmc2ClockSelection));

    switch (pPeriphClkInit->Sdmmc2ClockSelection)
 8005b5e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005b62:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d002      	beq.n	8005b70 <HAL_RCCEx_PeriphCLKConfig+0x17d0>
 8005b6a:	2b80      	cmp	r3, #128	@ 0x80
 8005b6c:	d007      	beq.n	8005b7e <HAL_RCCEx_PeriphCLKConfig+0x17de>
 8005b6e:	e010      	b.n	8005b92 <HAL_RCCEx_PeriphCLKConfig+0x17f2>
    {
      case RCC_SDMMC2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SDMMC2 kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005b70:	4b3e      	ldr	r3, [pc, #248]	@ (8005c6c <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005b72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b74:	4a3d      	ldr	r2, [pc, #244]	@ (8005c6c <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005b76:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005b7a:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SDMMC2 kernel clock source config set later after clock selection check */
        break;
 8005b7c:	e00d      	b.n	8005b9a <HAL_RCCEx_PeriphCLKConfig+0x17fa>

      case RCC_SDMMC2CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for SDMMC2 kernel clock*/
        /* PLL2R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005b7e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005b82:	3308      	adds	r3, #8
 8005b84:	4618      	mov	r0, r3
 8005b86:	f003 fb33 	bl	80091f0 <RCCEx_PLL2_Config>
 8005b8a:	4603      	mov	r3, r0
 8005b8c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SDMMC2 kernel clock source config set later after clock selection check */
        break;
 8005b90:	e003      	b.n	8005b9a <HAL_RCCEx_PeriphCLKConfig+0x17fa>

      default:
        ret = HAL_ERROR;
 8005b92:	2301      	movs	r3, #1
 8005b94:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005b98:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005b9a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d10d      	bne.n	8005bbe <HAL_RCCEx_PeriphCLKConfig+0x181e>
    {
      /* Configure the SDMMC2 clock source */
      __HAL_RCC_SDMMC2_CONFIG(pPeriphClkInit->Sdmmc2ClockSelection);
 8005ba2:	4b32      	ldr	r3, [pc, #200]	@ (8005c6c <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005ba4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005ba8:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 8005bac:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005bb0:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8005bb4:	4a2d      	ldr	r2, [pc, #180]	@ (8005c6c <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005bb6:	430b      	orrs	r3, r1
 8005bb8:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8005bbc:	e003      	b.n	8005bc6 <HAL_RCCEx_PeriphCLKConfig+0x1826>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005bbe:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005bc2:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  }
#endif /* SDMMC2 */

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 8005bc6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005bca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bce:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 8005bd2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005bd4:	2300      	movs	r3, #0
 8005bd6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005bd8:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8005bdc:	460b      	mov	r3, r1
 8005bde:	4313      	orrs	r3, r2
 8005be0:	d04a      	beq.n	8005c78 <HAL_RCCEx_PeriphCLKConfig+0x18d8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    switch (pPeriphClkInit->Spi1ClockSelection)
 8005be2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005be6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005bea:	2b04      	cmp	r3, #4
 8005bec:	d827      	bhi.n	8005c3e <HAL_RCCEx_PeriphCLKConfig+0x189e>
 8005bee:	a201      	add	r2, pc, #4	@ (adr r2, 8005bf4 <HAL_RCCEx_PeriphCLKConfig+0x1854>)
 8005bf0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005bf4:	08005c09 	.word	0x08005c09
 8005bf8:	08005c17 	.word	0x08005c17
 8005bfc:	08005c2b 	.word	0x08005c2b
 8005c00:	08005c47 	.word	0x08005c47
 8005c04:	08005c47 	.word	0x08005c47
    {
      case RCC_SPI1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI1 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005c08:	4b18      	ldr	r3, [pc, #96]	@ (8005c6c <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005c0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c0c:	4a17      	ldr	r2, [pc, #92]	@ (8005c6c <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005c0e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005c12:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8005c14:	e018      	b.n	8005c48 <HAL_RCCEx_PeriphCLKConfig+0x18a8>

      case RCC_SPI1CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005c16:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005c1a:	3308      	adds	r3, #8
 8005c1c:	4618      	mov	r0, r3
 8005c1e:	f003 fae7 	bl	80091f0 <RCCEx_PLL2_Config>
 8005c22:	4603      	mov	r3, r0
 8005c24:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8005c28:	e00e      	b.n	8005c48 <HAL_RCCEx_PeriphCLKConfig+0x18a8>

#if defined(RCC_SPI1CLKSOURCE_PLL3P)
      case RCC_SPI1CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI1 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005c2a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005c2e:	3330      	adds	r3, #48	@ 0x30
 8005c30:	4618      	mov	r0, r3
 8005c32:	f003 fb75 	bl	8009320 <RCCEx_PLL3_Config>
 8005c36:	4603      	mov	r3, r0
 8005c38:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8005c3c:	e004      	b.n	8005c48 <HAL_RCCEx_PeriphCLKConfig+0x18a8>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1 clock */
        /* SPI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005c3e:	2301      	movs	r3, #1
 8005c40:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005c44:	e000      	b.n	8005c48 <HAL_RCCEx_PeriphCLKConfig+0x18a8>
        break;
 8005c46:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005c48:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d10f      	bne.n	8005c70 <HAL_RCCEx_PeriphCLKConfig+0x18d0>
    {
      /* Configure the SPI1 clock source */
      __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 8005c50:	4b06      	ldr	r3, [pc, #24]	@ (8005c6c <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005c52:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005c56:	f023 0107 	bic.w	r1, r3, #7
 8005c5a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005c5e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005c62:	4a02      	ldr	r2, [pc, #8]	@ (8005c6c <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005c64:	430b      	orrs	r3, r1
 8005c66:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005c6a:	e005      	b.n	8005c78 <HAL_RCCEx_PeriphCLKConfig+0x18d8>
 8005c6c:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005c70:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005c74:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 8005c78:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005c7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c80:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8005c84:	643b      	str	r3, [r7, #64]	@ 0x40
 8005c86:	2300      	movs	r3, #0
 8005c88:	647b      	str	r3, [r7, #68]	@ 0x44
 8005c8a:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8005c8e:	460b      	mov	r3, r1
 8005c90:	4313      	orrs	r3, r2
 8005c92:	f000 8081 	beq.w	8005d98 <HAL_RCCEx_PeriphCLKConfig+0x19f8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    switch (pPeriphClkInit->Spi2ClockSelection)
 8005c96:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005c9a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005c9e:	2b20      	cmp	r3, #32
 8005ca0:	d85f      	bhi.n	8005d62 <HAL_RCCEx_PeriphCLKConfig+0x19c2>
 8005ca2:	a201      	add	r2, pc, #4	@ (adr r2, 8005ca8 <HAL_RCCEx_PeriphCLKConfig+0x1908>)
 8005ca4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ca8:	08005d2d 	.word	0x08005d2d
 8005cac:	08005d63 	.word	0x08005d63
 8005cb0:	08005d63 	.word	0x08005d63
 8005cb4:	08005d63 	.word	0x08005d63
 8005cb8:	08005d63 	.word	0x08005d63
 8005cbc:	08005d63 	.word	0x08005d63
 8005cc0:	08005d63 	.word	0x08005d63
 8005cc4:	08005d63 	.word	0x08005d63
 8005cc8:	08005d3b 	.word	0x08005d3b
 8005ccc:	08005d63 	.word	0x08005d63
 8005cd0:	08005d63 	.word	0x08005d63
 8005cd4:	08005d63 	.word	0x08005d63
 8005cd8:	08005d63 	.word	0x08005d63
 8005cdc:	08005d63 	.word	0x08005d63
 8005ce0:	08005d63 	.word	0x08005d63
 8005ce4:	08005d63 	.word	0x08005d63
 8005ce8:	08005d4f 	.word	0x08005d4f
 8005cec:	08005d63 	.word	0x08005d63
 8005cf0:	08005d63 	.word	0x08005d63
 8005cf4:	08005d63 	.word	0x08005d63
 8005cf8:	08005d63 	.word	0x08005d63
 8005cfc:	08005d63 	.word	0x08005d63
 8005d00:	08005d63 	.word	0x08005d63
 8005d04:	08005d63 	.word	0x08005d63
 8005d08:	08005d6b 	.word	0x08005d6b
 8005d0c:	08005d63 	.word	0x08005d63
 8005d10:	08005d63 	.word	0x08005d63
 8005d14:	08005d63 	.word	0x08005d63
 8005d18:	08005d63 	.word	0x08005d63
 8005d1c:	08005d63 	.word	0x08005d63
 8005d20:	08005d63 	.word	0x08005d63
 8005d24:	08005d63 	.word	0x08005d63
 8005d28:	08005d6b 	.word	0x08005d6b
    {
      case RCC_SPI2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI2 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005d2c:	4bab      	ldr	r3, [pc, #684]	@ (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8005d2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d30:	4aaa      	ldr	r2, [pc, #680]	@ (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8005d32:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005d36:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8005d38:	e018      	b.n	8005d6c <HAL_RCCEx_PeriphCLKConfig+0x19cc>

      case RCC_SPI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005d3a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005d3e:	3308      	adds	r3, #8
 8005d40:	4618      	mov	r0, r3
 8005d42:	f003 fa55 	bl	80091f0 <RCCEx_PLL2_Config>
 8005d46:	4603      	mov	r3, r0
 8005d48:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8005d4c:	e00e      	b.n	8005d6c <HAL_RCCEx_PeriphCLKConfig+0x19cc>

#if defined(RCC_SPI2CLKSOURCE_PLL3P)
      case RCC_SPI2CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI2 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005d4e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005d52:	3330      	adds	r3, #48	@ 0x30
 8005d54:	4618      	mov	r0, r3
 8005d56:	f003 fae3 	bl	8009320 <RCCEx_PLL3_Config>
 8005d5a:	4603      	mov	r3, r0
 8005d5c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8005d60:	e004      	b.n	8005d6c <HAL_RCCEx_PeriphCLKConfig+0x19cc>
        /* HSI, HSE, or CSI oscillator is used as source of SPI2 clock */
        /* SPI2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005d62:	2301      	movs	r3, #1
 8005d64:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005d68:	e000      	b.n	8005d6c <HAL_RCCEx_PeriphCLKConfig+0x19cc>
        break;
 8005d6a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005d6c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d10d      	bne.n	8005d90 <HAL_RCCEx_PeriphCLKConfig+0x19f0>
    {
      /* Configure the SPI2 clock source */
      __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 8005d74:	4b99      	ldr	r3, [pc, #612]	@ (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8005d76:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005d7a:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8005d7e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005d82:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005d86:	4a95      	ldr	r2, [pc, #596]	@ (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8005d88:	430b      	orrs	r3, r1
 8005d8a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005d8e:	e003      	b.n	8005d98 <HAL_RCCEx_PeriphCLKConfig+0x19f8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d90:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005d94:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8005d98:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005d9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005da0:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8005da4:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005da6:	2300      	movs	r3, #0
 8005da8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005daa:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8005dae:	460b      	mov	r3, r1
 8005db0:	4313      	orrs	r3, r2
 8005db2:	d04e      	beq.n	8005e52 <HAL_RCCEx_PeriphCLKConfig+0x1ab2>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    switch (pPeriphClkInit->Spi3ClockSelection)
 8005db4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005db8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005dbc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005dc0:	d02e      	beq.n	8005e20 <HAL_RCCEx_PeriphCLKConfig+0x1a80>
 8005dc2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005dc6:	d827      	bhi.n	8005e18 <HAL_RCCEx_PeriphCLKConfig+0x1a78>
 8005dc8:	2bc0      	cmp	r3, #192	@ 0xc0
 8005dca:	d02b      	beq.n	8005e24 <HAL_RCCEx_PeriphCLKConfig+0x1a84>
 8005dcc:	2bc0      	cmp	r3, #192	@ 0xc0
 8005dce:	d823      	bhi.n	8005e18 <HAL_RCCEx_PeriphCLKConfig+0x1a78>
 8005dd0:	2b80      	cmp	r3, #128	@ 0x80
 8005dd2:	d017      	beq.n	8005e04 <HAL_RCCEx_PeriphCLKConfig+0x1a64>
 8005dd4:	2b80      	cmp	r3, #128	@ 0x80
 8005dd6:	d81f      	bhi.n	8005e18 <HAL_RCCEx_PeriphCLKConfig+0x1a78>
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d002      	beq.n	8005de2 <HAL_RCCEx_PeriphCLKConfig+0x1a42>
 8005ddc:	2b40      	cmp	r3, #64	@ 0x40
 8005dde:	d007      	beq.n	8005df0 <HAL_RCCEx_PeriphCLKConfig+0x1a50>
 8005de0:	e01a      	b.n	8005e18 <HAL_RCCEx_PeriphCLKConfig+0x1a78>
    {
      case RCC_SPI3CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI3 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005de2:	4b7e      	ldr	r3, [pc, #504]	@ (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8005de4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005de6:	4a7d      	ldr	r2, [pc, #500]	@ (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8005de8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005dec:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8005dee:	e01a      	b.n	8005e26 <HAL_RCCEx_PeriphCLKConfig+0x1a86>

      case RCC_SPI3CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005df0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005df4:	3308      	adds	r3, #8
 8005df6:	4618      	mov	r0, r3
 8005df8:	f003 f9fa 	bl	80091f0 <RCCEx_PLL2_Config>
 8005dfc:	4603      	mov	r3, r0
 8005dfe:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8005e02:	e010      	b.n	8005e26 <HAL_RCCEx_PeriphCLKConfig+0x1a86>

#if defined(RCC_SPI3CLKSOURCE_PLL3P)
      case RCC_SPI3CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI3 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005e04:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005e08:	3330      	adds	r3, #48	@ 0x30
 8005e0a:	4618      	mov	r0, r3
 8005e0c:	f003 fa88 	bl	8009320 <RCCEx_PLL3_Config>
 8005e10:	4603      	mov	r3, r0
 8005e12:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8005e16:	e006      	b.n	8005e26 <HAL_RCCEx_PeriphCLKConfig+0x1a86>
        /* HSI, HSE, or CSI oscillator is used as source of SPI3 clock */
        /* SPI3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005e18:	2301      	movs	r3, #1
 8005e1a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005e1e:	e002      	b.n	8005e26 <HAL_RCCEx_PeriphCLKConfig+0x1a86>
        break;
 8005e20:	bf00      	nop
 8005e22:	e000      	b.n	8005e26 <HAL_RCCEx_PeriphCLKConfig+0x1a86>
        break;
 8005e24:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005e26:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d10d      	bne.n	8005e4a <HAL_RCCEx_PeriphCLKConfig+0x1aaa>
    {
      /* Configure the SPI3 clock source */
      __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 8005e2e:	4b6b      	ldr	r3, [pc, #428]	@ (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8005e30:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005e34:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8005e38:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005e3c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005e40:	4a66      	ldr	r2, [pc, #408]	@ (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8005e42:	430b      	orrs	r3, r1
 8005e44:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005e48:	e003      	b.n	8005e52 <HAL_RCCEx_PeriphCLKConfig+0x1ab2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e4a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005e4e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  }

#if defined(SPI4)
  /*-------------------------- SPI4 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI4) == RCC_PERIPHCLK_SPI4)
 8005e52:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005e56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e5a:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8005e5e:	633b      	str	r3, [r7, #48]	@ 0x30
 8005e60:	2300      	movs	r3, #0
 8005e62:	637b      	str	r3, [r7, #52]	@ 0x34
 8005e64:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8005e68:	460b      	mov	r3, r1
 8005e6a:	4313      	orrs	r3, r2
 8005e6c:	d055      	beq.n	8005f1a <HAL_RCCEx_PeriphCLKConfig+0x1b7a>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI4CLKSOURCE(pPeriphClkInit->Spi4ClockSelection));

    switch (pPeriphClkInit->Spi4ClockSelection)
 8005e6e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005e72:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8005e76:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8005e7a:	d031      	beq.n	8005ee0 <HAL_RCCEx_PeriphCLKConfig+0x1b40>
 8005e7c:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8005e80:	d82a      	bhi.n	8005ed8 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 8005e82:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005e86:	d02d      	beq.n	8005ee4 <HAL_RCCEx_PeriphCLKConfig+0x1b44>
 8005e88:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005e8c:	d824      	bhi.n	8005ed8 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 8005e8e:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8005e92:	d029      	beq.n	8005ee8 <HAL_RCCEx_PeriphCLKConfig+0x1b48>
 8005e94:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8005e98:	d81e      	bhi.n	8005ed8 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 8005e9a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005e9e:	d011      	beq.n	8005ec4 <HAL_RCCEx_PeriphCLKConfig+0x1b24>
 8005ea0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005ea4:	d818      	bhi.n	8005ed8 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d020      	beq.n	8005eec <HAL_RCCEx_PeriphCLKConfig+0x1b4c>
 8005eaa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005eae:	d113      	bne.n	8005ed8 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
        /* SPI4 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI4CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI4*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005eb0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005eb4:	3308      	adds	r3, #8
 8005eb6:	4618      	mov	r0, r3
 8005eb8:	f003 f99a 	bl	80091f0 <RCCEx_PLL2_Config>
 8005ebc:	4603      	mov	r3, r0
 8005ebe:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI4 clock source configuration done later after clock selection check */
        break;
 8005ec2:	e014      	b.n	8005eee <HAL_RCCEx_PeriphCLKConfig+0x1b4e>

      case RCC_SPI4CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI4 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005ec4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005ec8:	3330      	adds	r3, #48	@ 0x30
 8005eca:	4618      	mov	r0, r3
 8005ecc:	f003 fa28 	bl	8009320 <RCCEx_PLL3_Config>
 8005ed0:	4603      	mov	r3, r0
 8005ed2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI4 clock source configuration done later after clock selection check */
        break;
 8005ed6:	e00a      	b.n	8005eee <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        /*  HSE oscillator is used as source of SPI4 clock */
        /* SPI4 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005ed8:	2301      	movs	r3, #1
 8005eda:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005ede:	e006      	b.n	8005eee <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 8005ee0:	bf00      	nop
 8005ee2:	e004      	b.n	8005eee <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 8005ee4:	bf00      	nop
 8005ee6:	e002      	b.n	8005eee <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 8005ee8:	bf00      	nop
 8005eea:	e000      	b.n	8005eee <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 8005eec:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005eee:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d10d      	bne.n	8005f12 <HAL_RCCEx_PeriphCLKConfig+0x1b72>
    {
      /* Configure the SPI4 clock source */
      __HAL_RCC_SPI4_CONFIG(pPeriphClkInit->Spi4ClockSelection);
 8005ef6:	4b39      	ldr	r3, [pc, #228]	@ (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8005ef8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005efc:	f423 6160 	bic.w	r1, r3, #3584	@ 0xe00
 8005f00:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005f04:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8005f08:	4a34      	ldr	r2, [pc, #208]	@ (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8005f0a:	430b      	orrs	r3, r1
 8005f0c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005f10:	e003      	b.n	8005f1a <HAL_RCCEx_PeriphCLKConfig+0x1b7a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005f12:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005f16:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SPI4 */

#if defined(SPI5)
  /*-------------------------- SPI5 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI5) == RCC_PERIPHCLK_SPI5)
 8005f1a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005f1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f22:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8005f26:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005f28:	2300      	movs	r3, #0
 8005f2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005f2c:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8005f30:	460b      	mov	r3, r1
 8005f32:	4313      	orrs	r3, r2
 8005f34:	d058      	beq.n	8005fe8 <HAL_RCCEx_PeriphCLKConfig+0x1c48>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI5CLKSOURCE(pPeriphClkInit->Spi5ClockSelection));

    switch (pPeriphClkInit->Spi5ClockSelection)
 8005f36:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005f3a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005f3e:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8005f42:	d031      	beq.n	8005fa8 <HAL_RCCEx_PeriphCLKConfig+0x1c08>
 8005f44:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8005f48:	d82a      	bhi.n	8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 8005f4a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005f4e:	d02d      	beq.n	8005fac <HAL_RCCEx_PeriphCLKConfig+0x1c0c>
 8005f50:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005f54:	d824      	bhi.n	8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 8005f56:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005f5a:	d029      	beq.n	8005fb0 <HAL_RCCEx_PeriphCLKConfig+0x1c10>
 8005f5c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005f60:	d81e      	bhi.n	8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 8005f62:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005f66:	d011      	beq.n	8005f8c <HAL_RCCEx_PeriphCLKConfig+0x1bec>
 8005f68:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005f6c:	d818      	bhi.n	8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d020      	beq.n	8005fb4 <HAL_RCCEx_PeriphCLKConfig+0x1c14>
 8005f72:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005f76:	d113      	bne.n	8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x1c00>
        /* SPI5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI5CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI5*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005f78:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005f7c:	3308      	adds	r3, #8
 8005f7e:	4618      	mov	r0, r3
 8005f80:	f003 f936 	bl	80091f0 <RCCEx_PLL2_Config>
 8005f84:	4603      	mov	r3, r0
 8005f86:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI5 clock source configuration done later after clock selection check */
        break;
 8005f8a:	e014      	b.n	8005fb6 <HAL_RCCEx_PeriphCLKConfig+0x1c16>

      case RCC_SPI5CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI5 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005f8c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005f90:	3330      	adds	r3, #48	@ 0x30
 8005f92:	4618      	mov	r0, r3
 8005f94:	f003 f9c4 	bl	8009320 <RCCEx_PLL3_Config>
 8005f98:	4603      	mov	r3, r0
 8005f9a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI5 clock source configuration done later after clock selection check */
        break;
 8005f9e:	e00a      	b.n	8005fb6 <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        /*  HSE oscillator is used as source of SPI5 clock */
        /* SPI5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005fa0:	2301      	movs	r3, #1
 8005fa2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005fa6:	e006      	b.n	8005fb6 <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 8005fa8:	bf00      	nop
 8005faa:	e004      	b.n	8005fb6 <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 8005fac:	bf00      	nop
 8005fae:	e002      	b.n	8005fb6 <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 8005fb0:	bf00      	nop
 8005fb2:	e000      	b.n	8005fb6 <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 8005fb4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005fb6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d110      	bne.n	8005fe0 <HAL_RCCEx_PeriphCLKConfig+0x1c40>
    {
      /* Configure the SPI5 clock source */
      __HAL_RCC_SPI5_CONFIG(pPeriphClkInit->Spi5ClockSelection);
 8005fbe:	4b07      	ldr	r3, [pc, #28]	@ (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8005fc0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005fc4:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8005fc8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005fcc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005fd0:	4902      	ldr	r1, [pc, #8]	@ (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8005fd2:	4313      	orrs	r3, r2
 8005fd4:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8005fd8:	e006      	b.n	8005fe8 <HAL_RCCEx_PeriphCLKConfig+0x1c48>
 8005fda:	bf00      	nop
 8005fdc:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005fe0:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005fe4:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SPI5 */

#if defined(SPI6)
  /*-------------------------- SPI6 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8005fe8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005fec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ff0:	2100      	movs	r1, #0
 8005ff2:	6239      	str	r1, [r7, #32]
 8005ff4:	f003 0301 	and.w	r3, r3, #1
 8005ff8:	627b      	str	r3, [r7, #36]	@ 0x24
 8005ffa:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8005ffe:	460b      	mov	r3, r1
 8006000:	4313      	orrs	r3, r2
 8006002:	d055      	beq.n	80060b0 <HAL_RCCEx_PeriphCLKConfig+0x1d10>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI6CLKSOURCE(pPeriphClkInit->Spi6ClockSelection));

    switch (pPeriphClkInit->Spi6ClockSelection)
 8006004:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006008:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800600c:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8006010:	d031      	beq.n	8006076 <HAL_RCCEx_PeriphCLKConfig+0x1cd6>
 8006012:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8006016:	d82a      	bhi.n	800606e <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 8006018:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800601c:	d02d      	beq.n	800607a <HAL_RCCEx_PeriphCLKConfig+0x1cda>
 800601e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006022:	d824      	bhi.n	800606e <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 8006024:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8006028:	d029      	beq.n	800607e <HAL_RCCEx_PeriphCLKConfig+0x1cde>
 800602a:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 800602e:	d81e      	bhi.n	800606e <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 8006030:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006034:	d011      	beq.n	800605a <HAL_RCCEx_PeriphCLKConfig+0x1cba>
 8006036:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800603a:	d818      	bhi.n	800606e <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 800603c:	2b00      	cmp	r3, #0
 800603e:	d020      	beq.n	8006082 <HAL_RCCEx_PeriphCLKConfig+0x1ce2>
 8006040:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006044:	d113      	bne.n	800606e <HAL_RCCEx_PeriphCLKConfig+0x1cce>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI6*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006046:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800604a:	3308      	adds	r3, #8
 800604c:	4618      	mov	r0, r3
 800604e:	f003 f8cf 	bl	80091f0 <RCCEx_PLL2_Config>
 8006052:	4603      	mov	r3, r0
 8006054:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8006058:	e014      	b.n	8006084 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>

      case RCC_SPI6CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI6 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800605a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800605e:	3330      	adds	r3, #48	@ 0x30
 8006060:	4618      	mov	r0, r3
 8006062:	f003 f95d 	bl	8009320 <RCCEx_PLL3_Config>
 8006066:	4603      	mov	r3, r0
 8006068:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800606c:	e00a      	b.n	8006084 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        /*  HSE oscillator is used as source of SPI6 clock */
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800606e:	2301      	movs	r3, #1
 8006070:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006074:	e006      	b.n	8006084 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 8006076:	bf00      	nop
 8006078:	e004      	b.n	8006084 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 800607a:	bf00      	nop
 800607c:	e002      	b.n	8006084 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 800607e:	bf00      	nop
 8006080:	e000      	b.n	8006084 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 8006082:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006084:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006088:	2b00      	cmp	r3, #0
 800608a:	d10d      	bne.n	80060a8 <HAL_RCCEx_PeriphCLKConfig+0x1d08>
    {
      /* Configure the SPI6 clock source */
      __HAL_RCC_SPI6_CONFIG(pPeriphClkInit->Spi6ClockSelection);
 800608c:	4b88      	ldr	r3, [pc, #544]	@ (80062b0 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800608e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006092:	f423 3260 	bic.w	r2, r3, #229376	@ 0x38000
 8006096:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800609a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800609e:	4984      	ldr	r1, [pc, #528]	@ (80062b0 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80060a0:	4313      	orrs	r3, r2
 80060a2:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 80060a6:	e003      	b.n	80060b0 <HAL_RCCEx_PeriphCLKConfig+0x1d10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80060a8:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80060ac:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SPI6 */

#if defined(OCTOSPI1)
  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80060b0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80060b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060b8:	2100      	movs	r1, #0
 80060ba:	61b9      	str	r1, [r7, #24]
 80060bc:	f003 0302 	and.w	r3, r3, #2
 80060c0:	61fb      	str	r3, [r7, #28]
 80060c2:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80060c6:	460b      	mov	r3, r1
 80060c8:	4313      	orrs	r3, r2
 80060ca:	d03d      	beq.n	8006148 <HAL_RCCEx_PeriphCLKConfig+0x1da8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    switch (pPeriphClkInit->OspiClockSelection)
 80060cc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80060d0:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80060d4:	2b03      	cmp	r3, #3
 80060d6:	d81c      	bhi.n	8006112 <HAL_RCCEx_PeriphCLKConfig+0x1d72>
 80060d8:	a201      	add	r2, pc, #4	@ (adr r2, 80060e0 <HAL_RCCEx_PeriphCLKConfig+0x1d40>)
 80060da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060de:	bf00      	nop
 80060e0:	0800611b 	.word	0x0800611b
 80060e4:	080060f1 	.word	0x080060f1
 80060e8:	080060ff 	.word	0x080060ff
 80060ec:	0800611b 	.word	0x0800611b
        break;

      case RCC_OSPICLKSOURCE_PLL1Q:  /* PLL1 Q is used as clock source for OCTOSPI*/

        /* Enable PLL1 Q CLK output */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80060f0:	4b6f      	ldr	r3, [pc, #444]	@ (80062b0 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80060f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060f4:	4a6e      	ldr	r2, [pc, #440]	@ (80062b0 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80060f6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80060fa:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 80060fc:	e00e      	b.n	800611c <HAL_RCCEx_PeriphCLKConfig+0x1d7c>

      case RCC_OSPICLKSOURCE_PLL2R:  /* PLL2 is used as clock source for OCTOSPI*/
        /* PLL2 R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80060fe:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006102:	3308      	adds	r3, #8
 8006104:	4618      	mov	r0, r3
 8006106:	f003 f873 	bl	80091f0 <RCCEx_PLL2_Config>
 800610a:	4603      	mov	r3, r0
 800610c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* OCTOSPI clock source config set later after clock selection check */
        break;
 8006110:	e004      	b.n	800611c <HAL_RCCEx_PeriphCLKConfig+0x1d7c>
      case RCC_OSPICLKSOURCE_CLKP:  /* CLKP is used as source of OCTOSPI clock*/
        /* OCTOSPI clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006112:	2301      	movs	r3, #1
 8006114:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006118:	e000      	b.n	800611c <HAL_RCCEx_PeriphCLKConfig+0x1d7c>
        break;
 800611a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800611c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006120:	2b00      	cmp	r3, #0
 8006122:	d10d      	bne.n	8006140 <HAL_RCCEx_PeriphCLKConfig+0x1da0>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 8006124:	4b62      	ldr	r3, [pc, #392]	@ (80062b0 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8006126:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800612a:	f023 0203 	bic.w	r2, r3, #3
 800612e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006132:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8006136:	495e      	ldr	r1, [pc, #376]	@ (80062b0 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8006138:	4313      	orrs	r3, r2
 800613a:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 800613e:	e003      	b.n	8006148 <HAL_RCCEx_PeriphCLKConfig+0x1da8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006140:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006144:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* OCTOSPI1*/

  /*-------------------------- FDCAN kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8006148:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800614c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006150:	2100      	movs	r1, #0
 8006152:	6139      	str	r1, [r7, #16]
 8006154:	f003 0304 	and.w	r3, r3, #4
 8006158:	617b      	str	r3, [r7, #20]
 800615a:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800615e:	460b      	mov	r3, r1
 8006160:	4313      	orrs	r3, r2
 8006162:	d03a      	beq.n	80061da <HAL_RCCEx_PeriphCLKConfig+0x1e3a>
  {
    assert_param(IS_RCC_FDCANCLK(pPeriphClkInit->FdcanClockSelection));

    switch (pPeriphClkInit->FdcanClockSelection)
 8006164:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006168:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800616c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006170:	d00e      	beq.n	8006190 <HAL_RCCEx_PeriphCLKConfig+0x1df0>
 8006172:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006176:	d815      	bhi.n	80061a4 <HAL_RCCEx_PeriphCLKConfig+0x1e04>
 8006178:	2b00      	cmp	r3, #0
 800617a:	d017      	beq.n	80061ac <HAL_RCCEx_PeriphCLKConfig+0x1e0c>
 800617c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006180:	d110      	bne.n	80061a4 <HAL_RCCEx_PeriphCLKConfig+0x1e04>
        /* FDCAN kernel clock source config set later after clock selection check */
        break;

      case RCC_FDCANCLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for FDCAN kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006182:	4b4b      	ldr	r3, [pc, #300]	@ (80062b0 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8006184:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006186:	4a4a      	ldr	r2, [pc, #296]	@ (80062b0 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8006188:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800618c:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 800618e:	e00e      	b.n	80061ae <HAL_RCCEx_PeriphCLKConfig+0x1e0e>

      case RCC_FDCANCLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for FDCAN kernel clock*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006190:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006194:	3308      	adds	r3, #8
 8006196:	4618      	mov	r0, r3
 8006198:	f003 f82a 	bl	80091f0 <RCCEx_PLL2_Config>
 800619c:	4603      	mov	r3, r0
 800619e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 80061a2:	e004      	b.n	80061ae <HAL_RCCEx_PeriphCLKConfig+0x1e0e>

      default:
        ret = HAL_ERROR;
 80061a4:	2301      	movs	r3, #1
 80061a6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80061aa:	e000      	b.n	80061ae <HAL_RCCEx_PeriphCLKConfig+0x1e0e>
        break;
 80061ac:	bf00      	nop
    }

    if (ret == HAL_OK)
 80061ae:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d10d      	bne.n	80061d2 <HAL_RCCEx_PeriphCLKConfig+0x1e32>
    {
      /* Set the source of FDCAN kernel clock*/
      __HAL_RCC_FDCAN_CONFIG(pPeriphClkInit->FdcanClockSelection);
 80061b6:	4b3e      	ldr	r3, [pc, #248]	@ (80062b0 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80061b8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80061bc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80061c0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80061c4:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80061c8:	4939      	ldr	r1, [pc, #228]	@ (80062b0 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80061ca:	4313      	orrs	r3, r2
 80061cc:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
 80061d0:	e003      	b.n	80061da <HAL_RCCEx_PeriphCLKConfig+0x1e3a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80061d2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80061d6:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(USB_DRD_FS)
  /*------------------------------ USB Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80061da:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80061de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061e2:	2100      	movs	r1, #0
 80061e4:	60b9      	str	r1, [r7, #8]
 80061e6:	f003 0310 	and.w	r3, r3, #16
 80061ea:	60fb      	str	r3, [r7, #12]
 80061ec:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80061f0:	460b      	mov	r3, r1
 80061f2:	4313      	orrs	r3, r2
 80061f4:	d038      	beq.n	8006268 <HAL_RCCEx_PeriphCLKConfig+0x1ec8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(pPeriphClkInit->UsbClockSelection));

    switch (pPeriphClkInit->UsbClockSelection)
 80061f6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80061fa:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80061fe:	2b30      	cmp	r3, #48	@ 0x30
 8006200:	d01b      	beq.n	800623a <HAL_RCCEx_PeriphCLKConfig+0x1e9a>
 8006202:	2b30      	cmp	r3, #48	@ 0x30
 8006204:	d815      	bhi.n	8006232 <HAL_RCCEx_PeriphCLKConfig+0x1e92>
 8006206:	2b10      	cmp	r3, #16
 8006208:	d002      	beq.n	8006210 <HAL_RCCEx_PeriphCLKConfig+0x1e70>
 800620a:	2b20      	cmp	r3, #32
 800620c:	d007      	beq.n	800621e <HAL_RCCEx_PeriphCLKConfig+0x1e7e>
 800620e:	e010      	b.n	8006232 <HAL_RCCEx_PeriphCLKConfig+0x1e92>
    {
      case RCC_USBCLKSOURCE_PLL1Q:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006210:	4b27      	ldr	r3, [pc, #156]	@ (80062b0 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8006212:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006214:	4a26      	ldr	r2, [pc, #152]	@ (80062b0 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8006216:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800621a:	6293      	str	r3, [r2, #40]	@ 0x28

        /* USB clock source configuration done later after clock selection check */
        break;
 800621c:	e00e      	b.n	800623c <HAL_RCCEx_PeriphCLKConfig+0x1e9c>

#if defined(RCC_USBCLKSOURCE_PLL3Q)
      case RCC_USBCLKSOURCE_PLL3Q: /* PLL3 is used as clock source for USB*/
        /* PLL3Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800621e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006222:	3330      	adds	r3, #48	@ 0x30
 8006224:	4618      	mov	r0, r3
 8006226:	f003 f87b 	bl	8009320 <RCCEx_PLL3_Config>
 800622a:	4603      	mov	r3, r0
 800622c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_USBCLKSOURCE_PLL2Q: /* PLL2 is used as clock source for USB*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_USBCLKSOURCE_PLL3Q */
        /* USB clock source configuration done later after clock selection check */
        break;
 8006230:	e004      	b.n	800623c <HAL_RCCEx_PeriphCLKConfig+0x1e9c>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006232:	2301      	movs	r3, #1
 8006234:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006238:	e000      	b.n	800623c <HAL_RCCEx_PeriphCLKConfig+0x1e9c>
        break;
 800623a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800623c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006240:	2b00      	cmp	r3, #0
 8006242:	d10d      	bne.n	8006260 <HAL_RCCEx_PeriphCLKConfig+0x1ec0>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(pPeriphClkInit->UsbClockSelection);
 8006244:	4b1a      	ldr	r3, [pc, #104]	@ (80062b0 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8006246:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800624a:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800624e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006252:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8006256:	4916      	ldr	r1, [pc, #88]	@ (80062b0 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8006258:	4313      	orrs	r3, r2
 800625a:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 800625e:	e003      	b.n	8006268 <HAL_RCCEx_PeriphCLKConfig+0x1ec8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006260:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006264:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* USB_DRD_FS */

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8006268:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800626c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006270:	2100      	movs	r1, #0
 8006272:	6039      	str	r1, [r7, #0]
 8006274:	f003 0308 	and.w	r3, r3, #8
 8006278:	607b      	str	r3, [r7, #4]
 800627a:	e9d7 1200 	ldrd	r1, r2, [r7]
 800627e:	460b      	mov	r3, r1
 8006280:	4313      	orrs	r3, r2
 8006282:	d00c      	beq.n	800629e <HAL_RCCEx_PeriphCLKConfig+0x1efe>

    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(pPeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(pPeriphClkInit->CecClockSelection);
 8006284:	4b0a      	ldr	r3, [pc, #40]	@ (80062b0 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8006286:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800628a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800628e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006292:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 8006296:	4906      	ldr	r1, [pc, #24]	@ (80062b0 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8006298:	4313      	orrs	r3, r2
 800629a:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8

  }
#endif /* CEC */

  return status;
 800629e:	f897 315a 	ldrb.w	r3, [r7, #346]	@ 0x15a
}
 80062a2:	4618      	mov	r0, r3
 80062a4:	f507 77b0 	add.w	r7, r7, #352	@ 0x160
 80062a8:	46bd      	mov	sp, r7
 80062aa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80062ae:	bf00      	nop
 80062b0:	44020c00 	.word	0x44020c00

080062b4 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL1_Clocks pointer to PLL1_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *pPLL1_Clocks)
{
 80062b4:	b480      	push	{r7}
 80062b6:	b08b      	sub	sp, #44	@ 0x2c
 80062b8:	af00      	add	r7, sp, #0
 80062ba:	6078      	str	r0, [r7, #4]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL1M) * PLL1N
  PLL1xCLK = PLL1_VCO / PLL1x
  */

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 80062bc:	4bae      	ldr	r3, [pc, #696]	@ (8006578 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80062be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80062c0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80062c4:	623b      	str	r3, [r7, #32]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 80062c6:	4bac      	ldr	r3, [pc, #688]	@ (8006578 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80062c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062ca:	f003 0303 	and.w	r3, r3, #3
 80062ce:	61fb      	str	r3, [r7, #28]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 80062d0:	4ba9      	ldr	r3, [pc, #676]	@ (8006578 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80062d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062d4:	0a1b      	lsrs	r3, r3, #8
 80062d6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80062da:	61bb      	str	r3, [r7, #24]
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 80062dc:	4ba6      	ldr	r3, [pc, #664]	@ (8006578 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80062de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062e0:	091b      	lsrs	r3, r3, #4
 80062e2:	f003 0301 	and.w	r3, r3, #1
 80062e6:	617b      	str	r3, [r7, #20]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 80062e8:	4ba3      	ldr	r3, [pc, #652]	@ (8006578 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80062ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062ec:	08db      	lsrs	r3, r3, #3
 80062ee:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80062f2:	697a      	ldr	r2, [r7, #20]
 80062f4:	fb02 f303 	mul.w	r3, r2, r3
 80062f8:	ee07 3a90 	vmov	s15, r3
 80062fc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006300:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  if (pll1m != 0U)
 8006304:	69bb      	ldr	r3, [r7, #24]
 8006306:	2b00      	cmp	r3, #0
 8006308:	f000 8126 	beq.w	8006558 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>
  {
    switch (pll1source)
 800630c:	69fb      	ldr	r3, [r7, #28]
 800630e:	2b03      	cmp	r3, #3
 8006310:	d053      	beq.n	80063ba <HAL_RCCEx_GetPLL1ClockFreq+0x106>
 8006312:	69fb      	ldr	r3, [r7, #28]
 8006314:	2b03      	cmp	r3, #3
 8006316:	d86f      	bhi.n	80063f8 <HAL_RCCEx_GetPLL1ClockFreq+0x144>
 8006318:	69fb      	ldr	r3, [r7, #28]
 800631a:	2b01      	cmp	r3, #1
 800631c:	d003      	beq.n	8006326 <HAL_RCCEx_GetPLL1ClockFreq+0x72>
 800631e:	69fb      	ldr	r3, [r7, #28]
 8006320:	2b02      	cmp	r3, #2
 8006322:	d02b      	beq.n	800637c <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
 8006324:	e068      	b.n	80063f8 <HAL_RCCEx_GetPLL1ClockFreq+0x144>
    {

      case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006326:	4b94      	ldr	r3, [pc, #592]	@ (8006578 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	08db      	lsrs	r3, r3, #3
 800632c:	f003 0303 	and.w	r3, r3, #3
 8006330:	4a92      	ldr	r2, [pc, #584]	@ (800657c <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 8006332:	fa22 f303 	lsr.w	r3, r2, r3
 8006336:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	ee07 3a90 	vmov	s15, r3
 800633e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006342:	69bb      	ldr	r3, [r7, #24]
 8006344:	ee07 3a90 	vmov	s15, r3
 8006348:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800634c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006350:	6a3b      	ldr	r3, [r7, #32]
 8006352:	ee07 3a90 	vmov	s15, r3
 8006356:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800635a:	ed97 6a04 	vldr	s12, [r7, #16]
 800635e:	eddf 5a88 	vldr	s11, [pc, #544]	@ 8006580 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8006362:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006366:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800636a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800636e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006372:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006376:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 800637a:	e068      	b.n	800644e <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 800637c:	69bb      	ldr	r3, [r7, #24]
 800637e:	ee07 3a90 	vmov	s15, r3
 8006382:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006386:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 8006584 <HAL_RCCEx_GetPLL1ClockFreq+0x2d0>
 800638a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800638e:	6a3b      	ldr	r3, [r7, #32]
 8006390:	ee07 3a90 	vmov	s15, r3
 8006394:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006398:	ed97 6a04 	vldr	s12, [r7, #16]
 800639c:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8006580 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 80063a0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80063a4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80063a8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80063ac:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80063b0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80063b4:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 80063b8:	e049      	b.n	800644e <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 80063ba:	69bb      	ldr	r3, [r7, #24]
 80063bc:	ee07 3a90 	vmov	s15, r3
 80063c0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80063c4:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8006588 <HAL_RCCEx_GetPLL1ClockFreq+0x2d4>
 80063c8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80063cc:	6a3b      	ldr	r3, [r7, #32]
 80063ce:	ee07 3a90 	vmov	s15, r3
 80063d2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80063d6:	ed97 6a04 	vldr	s12, [r7, #16]
 80063da:	eddf 5a69 	vldr	s11, [pc, #420]	@ 8006580 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 80063de:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80063e2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80063e6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80063ea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80063ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80063f2:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 80063f6:	e02a      	b.n	800644e <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80063f8:	4b5f      	ldr	r3, [pc, #380]	@ (8006578 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	08db      	lsrs	r3, r3, #3
 80063fe:	f003 0303 	and.w	r3, r3, #3
 8006402:	4a5e      	ldr	r2, [pc, #376]	@ (800657c <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 8006404:	fa22 f303 	lsr.w	r3, r2, r3
 8006408:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	ee07 3a90 	vmov	s15, r3
 8006410:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006414:	69bb      	ldr	r3, [r7, #24]
 8006416:	ee07 3a90 	vmov	s15, r3
 800641a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800641e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006422:	6a3b      	ldr	r3, [r7, #32]
 8006424:	ee07 3a90 	vmov	s15, r3
 8006428:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800642c:	ed97 6a04 	vldr	s12, [r7, #16]
 8006430:	eddf 5a53 	vldr	s11, [pc, #332]	@ 8006580 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8006434:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006438:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800643c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006440:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006444:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006448:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 800644c:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800644e:	4b4a      	ldr	r3, [pc, #296]	@ (8006578 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006456:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800645a:	d121      	bne.n	80064a0 <HAL_RCCEx_GetPLL1ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 800645c:	4b46      	ldr	r3, [pc, #280]	@ (8006578 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800645e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006460:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006464:	2b00      	cmp	r3, #0
 8006466:	d017      	beq.n	8006498 <HAL_RCCEx_GetPLL1ClockFreq+0x1e4>
      {
        pPLL1_Clocks->PLL1_P_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8006468:	4b43      	ldr	r3, [pc, #268]	@ (8006578 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800646a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800646c:	0a5b      	lsrs	r3, r3, #9
 800646e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006472:	ee07 3a90 	vmov	s15, r3
 8006476:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1P) >> \
                                                                                  RCC_PLL1DIVR_PLL1P_Pos) + \
 800647a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800647e:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 8006482:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8006486:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800648a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800648e:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_P_Frequency = \
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	601a      	str	r2, [r3, #0]
 8006496:	e006      	b.n	80064a6 <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_P_Frequency = 0U;
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	2200      	movs	r2, #0
 800649c:	601a      	str	r2, [r3, #0]
 800649e:	e002      	b.n	80064a6 <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_P_Frequency = 0U;
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	2200      	movs	r2, #0
 80064a4:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80064a6:	4b34      	ldr	r3, [pc, #208]	@ (8006578 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80064ae:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80064b2:	d121      	bne.n	80064f8 <HAL_RCCEx_GetPLL1ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 80064b4:	4b30      	ldr	r3, [pc, #192]	@ (8006578 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80064b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064b8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d017      	beq.n	80064f0 <HAL_RCCEx_GetPLL1ClockFreq+0x23c>
      {
        pPLL1_Clocks->PLL1_Q_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80064c0:	4b2d      	ldr	r3, [pc, #180]	@ (8006578 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80064c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80064c4:	0c1b      	lsrs	r3, r3, #16
 80064c6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80064ca:	ee07 3a90 	vmov	s15, r3
 80064ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1Q) >> \
                                                                                  RCC_PLL1DIVR_PLL1Q_Pos) + \
 80064d2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80064d6:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 80064da:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80064de:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80064e2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80064e6:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_Q_Frequency = \
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	605a      	str	r2, [r3, #4]
 80064ee:	e006      	b.n	80064fe <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	2200      	movs	r2, #0
 80064f4:	605a      	str	r2, [r3, #4]
 80064f6:	e002      	b.n	80064fe <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	2200      	movs	r2, #0
 80064fc:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80064fe:	4b1e      	ldr	r3, [pc, #120]	@ (8006578 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006506:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800650a:	d121      	bne.n	8006550 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 800650c:	4b1a      	ldr	r3, [pc, #104]	@ (8006578 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800650e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006510:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006514:	2b00      	cmp	r3, #0
 8006516:	d017      	beq.n	8006548 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
      {
        pPLL1_Clocks->PLL1_R_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8006518:	4b17      	ldr	r3, [pc, #92]	@ (8006578 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800651a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800651c:	0e1b      	lsrs	r3, r3, #24
 800651e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006522:	ee07 3a90 	vmov	s15, r3
 8006526:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1R) >> \
                                                                                  RCC_PLL1DIVR_PLL1R_Pos) + \
 800652a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800652e:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 8006532:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8006536:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800653a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800653e:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_R_Frequency = \
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	609a      	str	r2, [r3, #8]
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8006546:	e010      	b.n	800656a <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
        pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	2200      	movs	r2, #0
 800654c:	609a      	str	r2, [r3, #8]
}
 800654e:	e00c      	b.n	800656a <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
      pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	2200      	movs	r2, #0
 8006554:	609a      	str	r2, [r3, #8]
}
 8006556:	e008      	b.n	800656a <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	2200      	movs	r2, #0
 800655c:	601a      	str	r2, [r3, #0]
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	2200      	movs	r2, #0
 8006562:	605a      	str	r2, [r3, #4]
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	2200      	movs	r2, #0
 8006568:	609a      	str	r2, [r3, #8]
}
 800656a:	bf00      	nop
 800656c:	372c      	adds	r7, #44	@ 0x2c
 800656e:	46bd      	mov	sp, r7
 8006570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006574:	4770      	bx	lr
 8006576:	bf00      	nop
 8006578:	44020c00 	.word	0x44020c00
 800657c:	03d09000 	.word	0x03d09000
 8006580:	46000000 	.word	0x46000000
 8006584:	4a742400 	.word	0x4a742400
 8006588:	4af42400 	.word	0x4af42400

0800658c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL2_Clocks pointer to PLL2_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *pPLL2_Clocks)
{
 800658c:	b480      	push	{r7}
 800658e:	b08b      	sub	sp, #44	@ 0x2c
 8006590:	af00      	add	r7, sp, #0
 8006592:	6078      	str	r0, [r7, #4]
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
  PLL2xCLK = PLL2_VCO / PLL2x
  */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 8006594:	4bae      	ldr	r3, [pc, #696]	@ (8006850 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006596:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006598:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800659c:	623b      	str	r3, [r7, #32]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 800659e:	4bac      	ldr	r3, [pc, #688]	@ (8006850 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80065a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065a2:	f003 0303 	and.w	r3, r3, #3
 80065a6:	61fb      	str	r3, [r7, #28]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos);
 80065a8:	4ba9      	ldr	r3, [pc, #676]	@ (8006850 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80065aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065ac:	0a1b      	lsrs	r3, r3, #8
 80065ae:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80065b2:	61bb      	str	r3, [r7, #24]
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 80065b4:	4ba6      	ldr	r3, [pc, #664]	@ (8006850 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80065b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065b8:	091b      	lsrs	r3, r3, #4
 80065ba:	f003 0301 	and.w	r3, r3, #1
 80065be:	617b      	str	r3, [r7, #20]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 80065c0:	4ba3      	ldr	r3, [pc, #652]	@ (8006850 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80065c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065c4:	08db      	lsrs	r3, r3, #3
 80065c6:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80065ca:	697a      	ldr	r2, [r7, #20]
 80065cc:	fb02 f303 	mul.w	r3, r2, r3
 80065d0:	ee07 3a90 	vmov	s15, r3
 80065d4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80065d8:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  if (pll2m != 0U)
 80065dc:	69bb      	ldr	r3, [r7, #24]
 80065de:	2b00      	cmp	r3, #0
 80065e0:	f000 8126 	beq.w	8006830 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
  {
    switch (pll2source)
 80065e4:	69fb      	ldr	r3, [r7, #28]
 80065e6:	2b03      	cmp	r3, #3
 80065e8:	d053      	beq.n	8006692 <HAL_RCCEx_GetPLL2ClockFreq+0x106>
 80065ea:	69fb      	ldr	r3, [r7, #28]
 80065ec:	2b03      	cmp	r3, #3
 80065ee:	d86f      	bhi.n	80066d0 <HAL_RCCEx_GetPLL2ClockFreq+0x144>
 80065f0:	69fb      	ldr	r3, [r7, #28]
 80065f2:	2b01      	cmp	r3, #1
 80065f4:	d003      	beq.n	80065fe <HAL_RCCEx_GetPLL2ClockFreq+0x72>
 80065f6:	69fb      	ldr	r3, [r7, #28]
 80065f8:	2b02      	cmp	r3, #2
 80065fa:	d02b      	beq.n	8006654 <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
 80065fc:	e068      	b.n	80066d0 <HAL_RCCEx_GetPLL2ClockFreq+0x144>
    {
      case RCC_PLL2_SOURCE_HSI:  /* HSI used as PLL clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80065fe:	4b94      	ldr	r3, [pc, #592]	@ (8006850 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	08db      	lsrs	r3, r3, #3
 8006604:	f003 0303 	and.w	r3, r3, #3
 8006608:	4a92      	ldr	r2, [pc, #584]	@ (8006854 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 800660a:	fa22 f303 	lsr.w	r3, r2, r3
 800660e:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	ee07 3a90 	vmov	s15, r3
 8006616:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800661a:	69bb      	ldr	r3, [r7, #24]
 800661c:	ee07 3a90 	vmov	s15, r3
 8006620:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006624:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006628:	6a3b      	ldr	r3, [r7, #32]
 800662a:	ee07 3a90 	vmov	s15, r3
 800662e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006632:	ed97 6a04 	vldr	s12, [r7, #16]
 8006636:	eddf 5a88 	vldr	s11, [pc, #544]	@ 8006858 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 800663a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800663e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006642:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006646:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800664a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800664e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8006652:	e068      	b.n	8006726 <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8006654:	69bb      	ldr	r3, [r7, #24]
 8006656:	ee07 3a90 	vmov	s15, r3
 800665a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800665e:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 800685c <HAL_RCCEx_GetPLL2ClockFreq+0x2d0>
 8006662:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006666:	6a3b      	ldr	r3, [r7, #32]
 8006668:	ee07 3a90 	vmov	s15, r3
 800666c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006670:	ed97 6a04 	vldr	s12, [r7, #16]
 8006674:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8006858 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8006678:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800667c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006680:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006684:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006688:	ee67 7a27 	vmul.f32	s15, s14, s15
 800668c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8006690:	e049      	b.n	8006726 <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8006692:	69bb      	ldr	r3, [r7, #24]
 8006694:	ee07 3a90 	vmov	s15, r3
 8006698:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800669c:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8006860 <HAL_RCCEx_GetPLL2ClockFreq+0x2d4>
 80066a0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80066a4:	6a3b      	ldr	r3, [r7, #32]
 80066a6:	ee07 3a90 	vmov	s15, r3
 80066aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80066ae:	ed97 6a04 	vldr	s12, [r7, #16]
 80066b2:	eddf 5a69 	vldr	s11, [pc, #420]	@ 8006858 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 80066b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80066ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80066be:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80066c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80066c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80066ca:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 80066ce:	e02a      	b.n	8006726 <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80066d0:	4b5f      	ldr	r3, [pc, #380]	@ (8006850 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	08db      	lsrs	r3, r3, #3
 80066d6:	f003 0303 	and.w	r3, r3, #3
 80066da:	4a5e      	ldr	r2, [pc, #376]	@ (8006854 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 80066dc:	fa22 f303 	lsr.w	r3, r2, r3
 80066e0:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	ee07 3a90 	vmov	s15, r3
 80066e8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80066ec:	69bb      	ldr	r3, [r7, #24]
 80066ee:	ee07 3a90 	vmov	s15, r3
 80066f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80066f6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80066fa:	6a3b      	ldr	r3, [r7, #32]
 80066fc:	ee07 3a90 	vmov	s15, r3
 8006700:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006704:	ed97 6a04 	vldr	s12, [r7, #16]
 8006708:	eddf 5a53 	vldr	s11, [pc, #332]	@ 8006858 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 800670c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006710:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006714:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006718:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800671c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006720:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8006724:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006726:	4b4a      	ldr	r3, [pc, #296]	@ (8006850 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800672e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006732:	d121      	bne.n	8006778 <HAL_RCCEx_GetPLL2ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 8006734:	4b46      	ldr	r3, [pc, #280]	@ (8006850 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006736:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006738:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800673c:	2b00      	cmp	r3, #0
 800673e:	d017      	beq.n	8006770 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
      {
        pPLL2_Clocks->PLL2_P_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8006740:	4b43      	ldr	r3, [pc, #268]	@ (8006850 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006742:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006744:	0a5b      	lsrs	r3, r3, #9
 8006746:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800674a:	ee07 3a90 	vmov	s15, r3
 800674e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2P) >> \
                                                                                  RCC_PLL2DIVR_PLL2P_Pos) + \
 8006752:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006756:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 800675a:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800675e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006762:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006766:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_P_Frequency = \
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	601a      	str	r2, [r3, #0]
 800676e:	e006      	b.n	800677e <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	2200      	movs	r2, #0
 8006774:	601a      	str	r2, [r3, #0]
 8006776:	e002      	b.n	800677e <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	2200      	movs	r2, #0
 800677c:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800677e:	4b34      	ldr	r3, [pc, #208]	@ (8006850 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006786:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800678a:	d121      	bne.n	80067d0 <HAL_RCCEx_GetPLL2ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 800678c:	4b30      	ldr	r3, [pc, #192]	@ (8006850 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800678e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006790:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006794:	2b00      	cmp	r3, #0
 8006796:	d017      	beq.n	80067c8 <HAL_RCCEx_GetPLL2ClockFreq+0x23c>
      {
        pPLL2_Clocks->PLL2_Q_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8006798:	4b2d      	ldr	r3, [pc, #180]	@ (8006850 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800679a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800679c:	0c1b      	lsrs	r3, r3, #16
 800679e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80067a2:	ee07 3a90 	vmov	s15, r3
 80067a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2Q) >> \
                                                                                  RCC_PLL2DIVR_PLL2Q_Pos) + \
 80067aa:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80067ae:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 80067b2:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80067b6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80067ba:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80067be:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_Q_Frequency = \
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	605a      	str	r2, [r3, #4]
 80067c6:	e006      	b.n	80067d6 <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	2200      	movs	r2, #0
 80067cc:	605a      	str	r2, [r3, #4]
 80067ce:	e002      	b.n	80067d6 <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	2200      	movs	r2, #0
 80067d4:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80067d6:	4b1e      	ldr	r3, [pc, #120]	@ (8006850 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80067de:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80067e2:	d121      	bne.n	8006828 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 80067e4:	4b1a      	ldr	r3, [pc, #104]	@ (8006850 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80067e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067e8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	d017      	beq.n	8006820 <HAL_RCCEx_GetPLL2ClockFreq+0x294>
      {
        pPLL2_Clocks->PLL2_R_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80067f0:	4b17      	ldr	r3, [pc, #92]	@ (8006850 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80067f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80067f4:	0e1b      	lsrs	r3, r3, #24
 80067f6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80067fa:	ee07 3a90 	vmov	s15, r3
 80067fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2R) >> \
                                                                                  RCC_PLL2DIVR_PLL2R_Pos) + \
 8006802:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006806:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 800680a:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800680e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006812:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006816:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_R_Frequency = \
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	609a      	str	r2, [r3, #8]
  {
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800681e:	e010      	b.n	8006842 <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
        pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	2200      	movs	r2, #0
 8006824:	609a      	str	r2, [r3, #8]
}
 8006826:	e00c      	b.n	8006842 <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
      pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	2200      	movs	r2, #0
 800682c:	609a      	str	r2, [r3, #8]
}
 800682e:	e008      	b.n	8006842 <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	2200      	movs	r2, #0
 8006834:	601a      	str	r2, [r3, #0]
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	2200      	movs	r2, #0
 800683a:	605a      	str	r2, [r3, #4]
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	2200      	movs	r2, #0
 8006840:	609a      	str	r2, [r3, #8]
}
 8006842:	bf00      	nop
 8006844:	372c      	adds	r7, #44	@ 0x2c
 8006846:	46bd      	mov	sp, r7
 8006848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800684c:	4770      	bx	lr
 800684e:	bf00      	nop
 8006850:	44020c00 	.word	0x44020c00
 8006854:	03d09000 	.word	0x03d09000
 8006858:	46000000 	.word	0x46000000
 800685c:	4a742400 	.word	0x4a742400
 8006860:	4af42400 	.word	0x4af42400

08006864 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL3_Clocks pointer to PLL3_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *pPLL3_Clocks)
{
 8006864:	b480      	push	{r7}
 8006866:	b08b      	sub	sp, #44	@ 0x2c
 8006868:	af00      	add	r7, sp, #0
 800686a:	6078      	str	r0, [r7, #4]
  float_t pll3vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
  PLL3xCLK = PLL3_VCO / PLL3x
  */
  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
 800686c:	4bae      	ldr	r3, [pc, #696]	@ (8006b28 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800686e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006870:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006874:	623b      	str	r3, [r7, #32]
  pll3source = (RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3SRC);
 8006876:	4bac      	ldr	r3, [pc, #688]	@ (8006b28 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006878:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800687a:	f003 0303 	and.w	r3, r3, #3
 800687e:	61fb      	str	r3, [r7, #28]
  pll3m = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos);
 8006880:	4ba9      	ldr	r3, [pc, #676]	@ (8006b28 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006882:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006884:	0a1b      	lsrs	r3, r3, #8
 8006886:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800688a:	61bb      	str	r3, [r7, #24]
  pll3fracen = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3FRACEN) >> RCC_PLL3CFGR_PLL3FRACEN_Pos);
 800688c:	4ba6      	ldr	r3, [pc, #664]	@ (8006b28 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800688e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006890:	091b      	lsrs	r3, r3, #4
 8006892:	f003 0301 	and.w	r3, r3, #1
 8006896:	617b      	str	r3, [r7, #20]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 8006898:	4ba3      	ldr	r3, [pc, #652]	@ (8006b28 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800689a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800689c:	08db      	lsrs	r3, r3, #3
 800689e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80068a2:	697a      	ldr	r2, [r7, #20]
 80068a4:	fb02 f303 	mul.w	r3, r2, r3
 80068a8:	ee07 3a90 	vmov	s15, r3
 80068ac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80068b0:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL3FRACR_PLL3FRACN_Pos));

  if (pll3m != 0U)
 80068b4:	69bb      	ldr	r3, [r7, #24]
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	f000 8126 	beq.w	8006b08 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
  {
    switch (pll3source)
 80068bc:	69fb      	ldr	r3, [r7, #28]
 80068be:	2b03      	cmp	r3, #3
 80068c0:	d053      	beq.n	800696a <HAL_RCCEx_GetPLL3ClockFreq+0x106>
 80068c2:	69fb      	ldr	r3, [r7, #28]
 80068c4:	2b03      	cmp	r3, #3
 80068c6:	d86f      	bhi.n	80069a8 <HAL_RCCEx_GetPLL3ClockFreq+0x144>
 80068c8:	69fb      	ldr	r3, [r7, #28]
 80068ca:	2b01      	cmp	r3, #1
 80068cc:	d003      	beq.n	80068d6 <HAL_RCCEx_GetPLL3ClockFreq+0x72>
 80068ce:	69fb      	ldr	r3, [r7, #28]
 80068d0:	2b02      	cmp	r3, #2
 80068d2:	d02b      	beq.n	800692c <HAL_RCCEx_GetPLL3ClockFreq+0xc8>
 80068d4:	e068      	b.n	80069a8 <HAL_RCCEx_GetPLL3ClockFreq+0x144>
    {
      case RCC_PLL3_SOURCE_HSI:  /* HSI used as PLL clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80068d6:	4b94      	ldr	r3, [pc, #592]	@ (8006b28 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	08db      	lsrs	r3, r3, #3
 80068dc:	f003 0303 	and.w	r3, r3, #3
 80068e0:	4a92      	ldr	r2, [pc, #584]	@ (8006b2c <HAL_RCCEx_GetPLL3ClockFreq+0x2c8>)
 80068e2:	fa22 f303 	lsr.w	r3, r2, r3
 80068e6:	60fb      	str	r3, [r7, #12]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	ee07 3a90 	vmov	s15, r3
 80068ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80068f2:	69bb      	ldr	r3, [r7, #24]
 80068f4:	ee07 3a90 	vmov	s15, r3
 80068f8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80068fc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006900:	6a3b      	ldr	r3, [r7, #32]
 8006902:	ee07 3a90 	vmov	s15, r3
 8006906:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800690a:	ed97 6a04 	vldr	s12, [r7, #16]
 800690e:	eddf 5a88 	vldr	s11, [pc, #544]	@ 8006b30 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 8006912:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006916:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800691a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800691e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006922:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006926:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 800692a:	e068      	b.n	80069fe <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      case RCC_PLL3_SOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 800692c:	69bb      	ldr	r3, [r7, #24]
 800692e:	ee07 3a90 	vmov	s15, r3
 8006932:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006936:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 8006b34 <HAL_RCCEx_GetPLL3ClockFreq+0x2d0>
 800693a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800693e:	6a3b      	ldr	r3, [r7, #32]
 8006940:	ee07 3a90 	vmov	s15, r3
 8006944:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006948:	ed97 6a04 	vldr	s12, [r7, #16]
 800694c:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8006b30 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 8006950:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006954:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006958:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800695c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006960:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006964:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8006968:	e049      	b.n	80069fe <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      case RCC_PLL3_SOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 800696a:	69bb      	ldr	r3, [r7, #24]
 800696c:	ee07 3a90 	vmov	s15, r3
 8006970:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006974:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8006b38 <HAL_RCCEx_GetPLL3ClockFreq+0x2d4>
 8006978:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800697c:	6a3b      	ldr	r3, [r7, #32]
 800697e:	ee07 3a90 	vmov	s15, r3
 8006982:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006986:	ed97 6a04 	vldr	s12, [r7, #16]
 800698a:	eddf 5a69 	vldr	s11, [pc, #420]	@ 8006b30 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 800698e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006992:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006996:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800699a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800699e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80069a2:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 80069a6:	e02a      	b.n	80069fe <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80069a8:	4b5f      	ldr	r3, [pc, #380]	@ (8006b28 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	08db      	lsrs	r3, r3, #3
 80069ae:	f003 0303 	and.w	r3, r3, #3
 80069b2:	4a5e      	ldr	r2, [pc, #376]	@ (8006b2c <HAL_RCCEx_GetPLL3ClockFreq+0x2c8>)
 80069b4:	fa22 f303 	lsr.w	r3, r2, r3
 80069b8:	60fb      	str	r3, [r7, #12]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	ee07 3a90 	vmov	s15, r3
 80069c0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80069c4:	69bb      	ldr	r3, [r7, #24]
 80069c6:	ee07 3a90 	vmov	s15, r3
 80069ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80069ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80069d2:	6a3b      	ldr	r3, [r7, #32]
 80069d4:	ee07 3a90 	vmov	s15, r3
 80069d8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80069dc:	ed97 6a04 	vldr	s12, [r7, #16]
 80069e0:	eddf 5a53 	vldr	s11, [pc, #332]	@ 8006b30 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 80069e4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80069e8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80069ec:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80069f0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80069f4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80069f8:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 80069fc:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80069fe:	4b4a      	ldr	r3, [pc, #296]	@ (8006b28 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006a06:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006a0a:	d121      	bne.n	8006a50 <HAL_RCCEx_GetPLL3ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVP) != 0U)
 8006a0c:	4b46      	ldr	r3, [pc, #280]	@ (8006b28 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006a0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a10:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d017      	beq.n	8006a48 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      {
        pPLL3_Clocks->PLL3_P_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8006a18:	4b43      	ldr	r3, [pc, #268]	@ (8006b28 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006a1a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006a1c:	0a5b      	lsrs	r3, r3, #9
 8006a1e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006a22:	ee07 3a90 	vmov	s15, r3
 8006a26:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3P) >> \
                                                                                  RCC_PLL3DIVR_PLL3P_Pos) + \
 8006a2a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006a2e:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 8006a32:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8006a36:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006a3a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006a3e:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_P_Frequency = \
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	601a      	str	r2, [r3, #0]
 8006a46:	e006      	b.n	8006a56 <HAL_RCCEx_GetPLL3ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL3_Clocks->PLL3_P_Frequency = 0U;
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	2200      	movs	r2, #0
 8006a4c:	601a      	str	r2, [r3, #0]
 8006a4e:	e002      	b.n	8006a56 <HAL_RCCEx_GetPLL3ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL3_Clocks->PLL3_P_Frequency = 0U;
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	2200      	movs	r2, #0
 8006a54:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006a56:	4b34      	ldr	r3, [pc, #208]	@ (8006b28 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006a5e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006a62:	d121      	bne.n	8006aa8 <HAL_RCCEx_GetPLL3ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVQ) != 0U)
 8006a64:	4b30      	ldr	r3, [pc, #192]	@ (8006b28 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006a66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a68:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d017      	beq.n	8006aa0 <HAL_RCCEx_GetPLL3ClockFreq+0x23c>
      {
        pPLL3_Clocks->PLL3_Q_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8006a70:	4b2d      	ldr	r3, [pc, #180]	@ (8006b28 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006a72:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006a74:	0c1b      	lsrs	r3, r3, #16
 8006a76:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006a7a:	ee07 3a90 	vmov	s15, r3
 8006a7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3Q) >> \
                                                                                  RCC_PLL3DIVR_PLL3Q_Pos) + \
 8006a82:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006a86:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 8006a8a:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8006a8e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006a92:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006a96:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_Q_Frequency = \
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	605a      	str	r2, [r3, #4]
 8006a9e:	e006      	b.n	8006aae <HAL_RCCEx_GetPLL3ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	2200      	movs	r2, #0
 8006aa4:	605a      	str	r2, [r3, #4]
 8006aa6:	e002      	b.n	8006aae <HAL_RCCEx_GetPLL3ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	2200      	movs	r2, #0
 8006aac:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006aae:	4b1e      	ldr	r3, [pc, #120]	@ (8006b28 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006ab6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006aba:	d121      	bne.n	8006b00 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVR) != 0U)
 8006abc:	4b1a      	ldr	r3, [pc, #104]	@ (8006b28 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006abe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ac0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d017      	beq.n	8006af8 <HAL_RCCEx_GetPLL3ClockFreq+0x294>
      {
        pPLL3_Clocks->PLL3_R_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8006ac8:	4b17      	ldr	r3, [pc, #92]	@ (8006b28 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006aca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006acc:	0e1b      	lsrs	r3, r3, #24
 8006ace:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006ad2:	ee07 3a90 	vmov	s15, r3
 8006ad6:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3R) >> \
                                                                                  RCC_PLL3DIVR_PLL3R_Pos) + \
 8006ada:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006ade:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 8006ae2:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8006ae6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006aea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006aee:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_R_Frequency = \
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	609a      	str	r2, [r3, #8]
  {
    pPLL3_Clocks->PLL3_P_Frequency = 0U;
    pPLL3_Clocks->PLL3_Q_Frequency = 0U;
    pPLL3_Clocks->PLL3_R_Frequency = 0U;
  }
}
 8006af6:	e010      	b.n	8006b1a <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
        pPLL3_Clocks->PLL3_R_Frequency = 0U;
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	2200      	movs	r2, #0
 8006afc:	609a      	str	r2, [r3, #8]
}
 8006afe:	e00c      	b.n	8006b1a <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
      pPLL3_Clocks->PLL3_R_Frequency = 0U;
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	2200      	movs	r2, #0
 8006b04:	609a      	str	r2, [r3, #8]
}
 8006b06:	e008      	b.n	8006b1a <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
    pPLL3_Clocks->PLL3_P_Frequency = 0U;
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	2200      	movs	r2, #0
 8006b0c:	601a      	str	r2, [r3, #0]
    pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	2200      	movs	r2, #0
 8006b12:	605a      	str	r2, [r3, #4]
    pPLL3_Clocks->PLL3_R_Frequency = 0U;
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	2200      	movs	r2, #0
 8006b18:	609a      	str	r2, [r3, #8]
}
 8006b1a:	bf00      	nop
 8006b1c:	372c      	adds	r7, #44	@ 0x2c
 8006b1e:	46bd      	mov	sp, r7
 8006b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b24:	4770      	bx	lr
 8006b26:	bf00      	nop
 8006b28:	44020c00 	.word	0x44020c00
 8006b2c:	03d09000 	.word	0x03d09000
 8006b30:	46000000 	.word	0x46000000
 8006b34:	4a742400 	.word	0x4a742400
 8006b38:	4af42400 	.word	0x4af42400

08006b3c <HAL_RCCEx_GetPeriphCLKFreq>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8006b3c:	b590      	push	{r4, r7, lr}
 8006b3e:	b08f      	sub	sp, #60	@ 0x3c
 8006b40:	af00      	add	r7, sp, #0
 8006b42:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 8006b46:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006b4a:	f100 447e 	add.w	r4, r0, #4261412864	@ 0xfe000000
 8006b4e:	4321      	orrs	r1, r4
 8006b50:	d150      	bne.n	8006bf4 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8006b52:	4b26      	ldr	r3, [pc, #152]	@ (8006bec <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006b54:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006b58:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006b5c:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 8006b5e:	4b23      	ldr	r3, [pc, #140]	@ (8006bec <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006b60:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006b64:	f003 0302 	and.w	r3, r3, #2
 8006b68:	2b02      	cmp	r3, #2
 8006b6a:	d108      	bne.n	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 8006b6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b6e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006b72:	d104      	bne.n	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 8006b74:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006b78:	637b      	str	r3, [r7, #52]	@ 0x34
 8006b7a:	f002 bb2a 	b.w	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 8006b7e:	4b1b      	ldr	r3, [pc, #108]	@ (8006bec <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006b80:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006b84:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006b88:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006b8c:	d108      	bne.n	8006ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
 8006b8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b90:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006b94:	d104      	bne.n	8006ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
    {
      frequency = LSI_VALUE;
 8006b96:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8006b9a:	637b      	str	r3, [r7, #52]	@ 0x34
 8006b9c:	f002 bb19 	b.w	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
    }
    /* Check if HSE is ready and if RTC clock selection is HSE_DIVx*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIVx))
 8006ba0:	4b12      	ldr	r3, [pc, #72]	@ (8006bec <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006ba8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006bac:	d119      	bne.n	8006be2 <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
 8006bae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bb0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006bb4:	d115      	bne.n	8006be2 <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
    {
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8006bb6:	4b0d      	ldr	r3, [pc, #52]	@ (8006bec <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006bb8:	69db      	ldr	r3, [r3, #28]
 8006bba:	f403 537c 	and.w	r3, r3, #16128	@ 0x3f00
 8006bbe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006bc2:	d30a      	bcc.n	8006bda <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
      {
        frequency = (HSE_VALUE / ((uint32_t)(__HAL_RCC_GET_RTC_HSE_PRESCALER() >> RCC_CFGR1_RTCPRE_Pos)));
 8006bc4:	4b09      	ldr	r3, [pc, #36]	@ (8006bec <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006bc6:	69db      	ldr	r3, [r3, #28]
 8006bc8:	0a1b      	lsrs	r3, r3, #8
 8006bca:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006bce:	4a08      	ldr	r2, [pc, #32]	@ (8006bf0 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8006bd0:	fbb2 f3f3 	udiv	r3, r2, r3
 8006bd4:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8006bd6:	f002 bafc 	b.w	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
      }
      else
      {
        frequency = 0U;
 8006bda:	2300      	movs	r3, #0
 8006bdc:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8006bde:	f002 baf8 	b.w	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 8006be2:	2300      	movs	r3, #0
 8006be4:	637b      	str	r3, [r7, #52]	@ 0x34
 8006be6:	f002 baf4 	b.w	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8006bea:	bf00      	nop
 8006bec:	44020c00 	.word	0x44020c00
 8006bf0:	007a1200 	.word	0x007a1200
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    switch (PeriphClk)
 8006bf4:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006bf8:	f5a1 6480 	sub.w	r4, r1, #1024	@ 0x400
 8006bfc:	ea50 0104 	orrs.w	r1, r0, r4
 8006c00:	f001 8275 	beq.w	80080ee <HAL_RCCEx_GetPeriphCLKFreq+0x15b2>
 8006c04:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006c08:	2801      	cmp	r0, #1
 8006c0a:	f571 6180 	sbcs.w	r1, r1, #1024	@ 0x400
 8006c0e:	f082 82dd 	bcs.w	80091cc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006c12:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006c16:	f5a1 7400 	sub.w	r4, r1, #512	@ 0x200
 8006c1a:	ea50 0104 	orrs.w	r1, r0, r4
 8006c1e:	f001 816c 	beq.w	8007efa <HAL_RCCEx_GetPeriphCLKFreq+0x13be>
 8006c22:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006c26:	2801      	cmp	r0, #1
 8006c28:	f571 7100 	sbcs.w	r1, r1, #512	@ 0x200
 8006c2c:	f082 82ce 	bcs.w	80091cc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006c30:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006c34:	f5a1 7480 	sub.w	r4, r1, #256	@ 0x100
 8006c38:	ea50 0104 	orrs.w	r1, r0, r4
 8006c3c:	f001 8602 	beq.w	8008844 <HAL_RCCEx_GetPeriphCLKFreq+0x1d08>
 8006c40:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006c44:	2801      	cmp	r0, #1
 8006c46:	f571 7180 	sbcs.w	r1, r1, #256	@ 0x100
 8006c4a:	f082 82bf 	bcs.w	80091cc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006c4e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006c52:	f1a1 0480 	sub.w	r4, r1, #128	@ 0x80
 8006c56:	ea50 0104 	orrs.w	r1, r0, r4
 8006c5a:	f001 854c 	beq.w	80086f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1bba>
 8006c5e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006c62:	2801      	cmp	r0, #1
 8006c64:	f171 0180 	sbcs.w	r1, r1, #128	@ 0x80
 8006c68:	f082 82b0 	bcs.w	80091cc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006c6c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006c70:	f1a1 0440 	sub.w	r4, r1, #64	@ 0x40
 8006c74:	ea50 0104 	orrs.w	r1, r0, r4
 8006c78:	f001 849e 	beq.w	80085b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a7c>
 8006c7c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006c80:	2801      	cmp	r0, #1
 8006c82:	f171 0140 	sbcs.w	r1, r1, #64	@ 0x40
 8006c86:	f082 82a1 	bcs.w	80091cc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006c8a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006c8e:	f1a1 0420 	sub.w	r4, r1, #32
 8006c92:	ea50 0104 	orrs.w	r1, r0, r4
 8006c96:	f001 83e8 	beq.w	800846a <HAL_RCCEx_GetPeriphCLKFreq+0x192e>
 8006c9a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006c9e:	2801      	cmp	r0, #1
 8006ca0:	f171 0120 	sbcs.w	r1, r1, #32
 8006ca4:	f082 8292 	bcs.w	80091cc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006ca8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006cac:	f1a1 0410 	sub.w	r4, r1, #16
 8006cb0:	ea50 0104 	orrs.w	r1, r0, r4
 8006cb4:	f002 8256 	beq.w	8009164 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8006cb8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006cbc:	2801      	cmp	r0, #1
 8006cbe:	f171 0110 	sbcs.w	r1, r1, #16
 8006cc2:	f082 8283 	bcs.w	80091cc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006cc6:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006cca:	f1a1 0408 	sub.w	r4, r1, #8
 8006cce:	ea50 0104 	orrs.w	r1, r0, r4
 8006cd2:	f002 81cc 	beq.w	800906e <HAL_RCCEx_GetPeriphCLKFreq+0x2532>
 8006cd6:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006cda:	2801      	cmp	r0, #1
 8006cdc:	f171 0108 	sbcs.w	r1, r1, #8
 8006ce0:	f082 8274 	bcs.w	80091cc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006ce4:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006ce8:	1f0c      	subs	r4, r1, #4
 8006cea:	ea50 0104 	orrs.w	r1, r0, r4
 8006cee:	f001 8648 	beq.w	8008982 <HAL_RCCEx_GetPeriphCLKFreq+0x1e46>
 8006cf2:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006cf6:	2801      	cmp	r0, #1
 8006cf8:	f171 0104 	sbcs.w	r1, r1, #4
 8006cfc:	f082 8266 	bcs.w	80091cc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006d00:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006d04:	1e8c      	subs	r4, r1, #2
 8006d06:	ea50 0104 	orrs.w	r1, r0, r4
 8006d0a:	f002 8143 	beq.w	8008f94 <HAL_RCCEx_GetPeriphCLKFreq+0x2458>
 8006d0e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006d12:	2801      	cmp	r0, #1
 8006d14:	f171 0102 	sbcs.w	r1, r1, #2
 8006d18:	f082 8258 	bcs.w	80091cc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006d1c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006d20:	1e4c      	subs	r4, r1, #1
 8006d22:	ea50 0104 	orrs.w	r1, r0, r4
 8006d26:	f002 80ce 	beq.w	8008ec6 <HAL_RCCEx_GetPeriphCLKFreq+0x238a>
 8006d2a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006d2e:	2801      	cmp	r0, #1
 8006d30:	f171 0101 	sbcs.w	r1, r1, #1
 8006d34:	f082 824a 	bcs.w	80091cc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006d38:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006d3c:	f100 4400 	add.w	r4, r0, #2147483648	@ 0x80000000
 8006d40:	4321      	orrs	r1, r4
 8006d42:	f002 8059 	beq.w	8008df8 <HAL_RCCEx_GetPeriphCLKFreq+0x22bc>
 8006d46:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006d4a:	4cd9      	ldr	r4, [pc, #868]	@ (80070b0 <HAL_RCCEx_GetPeriphCLKFreq+0x574>)
 8006d4c:	42a0      	cmp	r0, r4
 8006d4e:	f171 0100 	sbcs.w	r1, r1, #0
 8006d52:	f082 823b 	bcs.w	80091cc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006d56:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006d5a:	f100 4440 	add.w	r4, r0, #3221225472	@ 0xc0000000
 8006d5e:	4321      	orrs	r1, r4
 8006d60:	f001 87d9 	beq.w	8008d16 <HAL_RCCEx_GetPeriphCLKFreq+0x21da>
 8006d64:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006d68:	4cd2      	ldr	r4, [pc, #840]	@ (80070b4 <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 8006d6a:	42a0      	cmp	r0, r4
 8006d6c:	f171 0100 	sbcs.w	r1, r1, #0
 8006d70:	f082 822c 	bcs.w	80091cc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006d74:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006d78:	f100 4460 	add.w	r4, r0, #3758096384	@ 0xe0000000
 8006d7c:	4321      	orrs	r1, r4
 8006d7e:	f001 8751 	beq.w	8008c24 <HAL_RCCEx_GetPeriphCLKFreq+0x20e8>
 8006d82:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006d86:	4ccc      	ldr	r4, [pc, #816]	@ (80070b8 <HAL_RCCEx_GetPeriphCLKFreq+0x57c>)
 8006d88:	42a0      	cmp	r0, r4
 8006d8a:	f171 0100 	sbcs.w	r1, r1, #0
 8006d8e:	f082 821d 	bcs.w	80091cc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006d92:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006d96:	f100 4470 	add.w	r4, r0, #4026531840	@ 0xf0000000
 8006d9a:	4321      	orrs	r1, r4
 8006d9c:	f001 869a 	beq.w	8008ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f98>
 8006da0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006da4:	4cc5      	ldr	r4, [pc, #788]	@ (80070bc <HAL_RCCEx_GetPeriphCLKFreq+0x580>)
 8006da6:	42a0      	cmp	r0, r4
 8006da8:	f171 0100 	sbcs.w	r1, r1, #0
 8006dac:	f082 820e 	bcs.w	80091cc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006db0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006db4:	f100 4478 	add.w	r4, r0, #4160749568	@ 0xf8000000
 8006db8:	4321      	orrs	r1, r4
 8006dba:	f001 8612 	beq.w	80089e2 <HAL_RCCEx_GetPeriphCLKFreq+0x1ea6>
 8006dbe:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006dc2:	4cbf      	ldr	r4, [pc, #764]	@ (80070c0 <HAL_RCCEx_GetPeriphCLKFreq+0x584>)
 8006dc4:	42a0      	cmp	r0, r4
 8006dc6:	f171 0100 	sbcs.w	r1, r1, #0
 8006dca:	f082 81ff 	bcs.w	80091cc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006dce:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006dd2:	f100 447c 	add.w	r4, r0, #4227858432	@ 0xfc000000
 8006dd6:	4321      	orrs	r1, r4
 8006dd8:	f002 817e 	beq.w	80090d8 <HAL_RCCEx_GetPeriphCLKFreq+0x259c>
 8006ddc:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006de0:	4cb8      	ldr	r4, [pc, #736]	@ (80070c4 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8006de2:	42a0      	cmp	r0, r4
 8006de4:	f171 0100 	sbcs.w	r1, r1, #0
 8006de8:	f082 81f0 	bcs.w	80091cc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006dec:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006df0:	f5a0 0400 	sub.w	r4, r0, #8388608	@ 0x800000
 8006df4:	4321      	orrs	r1, r4
 8006df6:	f000 829e 	beq.w	8007336 <HAL_RCCEx_GetPeriphCLKFreq+0x7fa>
 8006dfa:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006dfe:	4cb2      	ldr	r4, [pc, #712]	@ (80070c8 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8006e00:	42a0      	cmp	r0, r4
 8006e02:	f171 0100 	sbcs.w	r1, r1, #0
 8006e06:	f082 81e1 	bcs.w	80091cc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006e0a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006e0e:	f5a0 0480 	sub.w	r4, r0, #4194304	@ 0x400000
 8006e12:	4321      	orrs	r1, r4
 8006e14:	f000 826d 	beq.w	80072f2 <HAL_RCCEx_GetPeriphCLKFreq+0x7b6>
 8006e18:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006e1c:	4cab      	ldr	r4, [pc, #684]	@ (80070cc <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006e1e:	42a0      	cmp	r0, r4
 8006e20:	f171 0100 	sbcs.w	r1, r1, #0
 8006e24:	f082 81d2 	bcs.w	80091cc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006e28:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006e2c:	f5a0 1400 	sub.w	r4, r0, #2097152	@ 0x200000
 8006e30:	4321      	orrs	r1, r4
 8006e32:	f001 800d 	beq.w	8007e50 <HAL_RCCEx_GetPeriphCLKFreq+0x1314>
 8006e36:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006e3a:	4ca5      	ldr	r4, [pc, #660]	@ (80070d0 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8006e3c:	42a0      	cmp	r0, r4
 8006e3e:	f171 0100 	sbcs.w	r1, r1, #0
 8006e42:	f082 81c3 	bcs.w	80091cc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006e46:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006e4a:	f5a0 1480 	sub.w	r4, r0, #1048576	@ 0x100000
 8006e4e:	4321      	orrs	r1, r4
 8006e50:	f000 81d0 	beq.w	80071f4 <HAL_RCCEx_GetPeriphCLKFreq+0x6b8>
 8006e54:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006e58:	4c9e      	ldr	r4, [pc, #632]	@ (80070d4 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 8006e5a:	42a0      	cmp	r0, r4
 8006e5c:	f171 0100 	sbcs.w	r1, r1, #0
 8006e60:	f082 81b4 	bcs.w	80091cc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006e64:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006e68:	f5a0 2400 	sub.w	r4, r0, #524288	@ 0x80000
 8006e6c:	4321      	orrs	r1, r4
 8006e6e:	f000 8142 	beq.w	80070f6 <HAL_RCCEx_GetPeriphCLKFreq+0x5ba>
 8006e72:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006e76:	4c98      	ldr	r4, [pc, #608]	@ (80070d8 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8006e78:	42a0      	cmp	r0, r4
 8006e7a:	f171 0100 	sbcs.w	r1, r1, #0
 8006e7e:	f082 81a5 	bcs.w	80091cc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006e82:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006e86:	f5a0 2480 	sub.w	r4, r0, #262144	@ 0x40000
 8006e8a:	4321      	orrs	r1, r4
 8006e8c:	f001 824e 	beq.w	800832c <HAL_RCCEx_GetPeriphCLKFreq+0x17f0>
 8006e90:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006e94:	4c91      	ldr	r4, [pc, #580]	@ (80070dc <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>)
 8006e96:	42a0      	cmp	r0, r4
 8006e98:	f171 0100 	sbcs.w	r1, r1, #0
 8006e9c:	f082 8196 	bcs.w	80091cc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006ea0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006ea4:	f5a0 3400 	sub.w	r4, r0, #131072	@ 0x20000
 8006ea8:	4321      	orrs	r1, r4
 8006eaa:	f001 8197 	beq.w	80081dc <HAL_RCCEx_GetPeriphCLKFreq+0x16a0>
 8006eae:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006eb2:	4c8b      	ldr	r4, [pc, #556]	@ (80070e0 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 8006eb4:	42a0      	cmp	r0, r4
 8006eb6:	f171 0100 	sbcs.w	r1, r1, #0
 8006eba:	f082 8187 	bcs.w	80091cc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006ebe:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006ec2:	f5a0 3480 	sub.w	r4, r0, #65536	@ 0x10000
 8006ec6:	4321      	orrs	r1, r4
 8006ec8:	f001 8154 	beq.w	8008174 <HAL_RCCEx_GetPeriphCLKFreq+0x1638>
 8006ecc:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006ed0:	f1b0 1f01 	cmp.w	r0, #65537	@ 0x10001
 8006ed4:	f171 0100 	sbcs.w	r1, r1, #0
 8006ed8:	f082 8178 	bcs.w	80091cc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006edc:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006ee0:	f5a0 4400 	sub.w	r4, r0, #32768	@ 0x8000
 8006ee4:	4321      	orrs	r1, r4
 8006ee6:	f001 80b7 	beq.w	8008058 <HAL_RCCEx_GetPeriphCLKFreq+0x151c>
 8006eea:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006eee:	f248 0401 	movw	r4, #32769	@ 0x8001
 8006ef2:	42a0      	cmp	r0, r4
 8006ef4:	f171 0100 	sbcs.w	r1, r1, #0
 8006ef8:	f082 8168 	bcs.w	80091cc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006efc:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006f00:	f5a0 4480 	sub.w	r4, r0, #16384	@ 0x4000
 8006f04:	4321      	orrs	r1, r4
 8006f06:	f001 8064 	beq.w	8007fd2 <HAL_RCCEx_GetPeriphCLKFreq+0x1496>
 8006f0a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006f0e:	f244 0401 	movw	r4, #16385	@ 0x4001
 8006f12:	42a0      	cmp	r0, r4
 8006f14:	f171 0100 	sbcs.w	r1, r1, #0
 8006f18:	f082 8158 	bcs.w	80091cc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006f1c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006f20:	f5a0 5400 	sub.w	r4, r0, #8192	@ 0x2000
 8006f24:	4321      	orrs	r1, r4
 8006f26:	f001 8011 	beq.w	8007f4c <HAL_RCCEx_GetPeriphCLKFreq+0x1410>
 8006f2a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006f2e:	f242 0401 	movw	r4, #8193	@ 0x2001
 8006f32:	42a0      	cmp	r0, r4
 8006f34:	f171 0100 	sbcs.w	r1, r1, #0
 8006f38:	f082 8148 	bcs.w	80091cc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006f3c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006f40:	f5a0 5480 	sub.w	r4, r0, #4096	@ 0x1000
 8006f44:	4321      	orrs	r1, r4
 8006f46:	f000 871e 	beq.w	8007d86 <HAL_RCCEx_GetPeriphCLKFreq+0x124a>
 8006f4a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006f4e:	f241 0401 	movw	r4, #4097	@ 0x1001
 8006f52:	42a0      	cmp	r0, r4
 8006f54:	f171 0100 	sbcs.w	r1, r1, #0
 8006f58:	f082 8138 	bcs.w	80091cc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006f5c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006f60:	f5a0 6400 	sub.w	r4, r0, #2048	@ 0x800
 8006f64:	4321      	orrs	r1, r4
 8006f66:	f000 86a8 	beq.w	8007cba <HAL_RCCEx_GetPeriphCLKFreq+0x117e>
 8006f6a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006f6e:	f640 0401 	movw	r4, #2049	@ 0x801
 8006f72:	42a0      	cmp	r0, r4
 8006f74:	f171 0100 	sbcs.w	r1, r1, #0
 8006f78:	f082 8128 	bcs.w	80091cc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006f7c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006f80:	f5a0 6480 	sub.w	r4, r0, #1024	@ 0x400
 8006f84:	4321      	orrs	r1, r4
 8006f86:	f000 8632 	beq.w	8007bee <HAL_RCCEx_GetPeriphCLKFreq+0x10b2>
 8006f8a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006f8e:	f240 4401 	movw	r4, #1025	@ 0x401
 8006f92:	42a0      	cmp	r0, r4
 8006f94:	f171 0100 	sbcs.w	r1, r1, #0
 8006f98:	f082 8118 	bcs.w	80091cc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006f9c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006fa0:	f5a0 7400 	sub.w	r4, r0, #512	@ 0x200
 8006fa4:	4321      	orrs	r1, r4
 8006fa6:	f000 85b0 	beq.w	8007b0a <HAL_RCCEx_GetPeriphCLKFreq+0xfce>
 8006faa:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006fae:	f240 2401 	movw	r4, #513	@ 0x201
 8006fb2:	42a0      	cmp	r0, r4
 8006fb4:	f171 0100 	sbcs.w	r1, r1, #0
 8006fb8:	f082 8108 	bcs.w	80091cc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006fbc:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006fc0:	f5a0 7480 	sub.w	r4, r0, #256	@ 0x100
 8006fc4:	4321      	orrs	r1, r4
 8006fc6:	f000 8535 	beq.w	8007a34 <HAL_RCCEx_GetPeriphCLKFreq+0xef8>
 8006fca:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006fce:	f240 1401 	movw	r4, #257	@ 0x101
 8006fd2:	42a0      	cmp	r0, r4
 8006fd4:	f171 0100 	sbcs.w	r1, r1, #0
 8006fd8:	f082 80f8 	bcs.w	80091cc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006fdc:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006fe0:	f1a0 0480 	sub.w	r4, r0, #128	@ 0x80
 8006fe4:	4321      	orrs	r1, r4
 8006fe6:	f000 84ba 	beq.w	800795e <HAL_RCCEx_GetPeriphCLKFreq+0xe22>
 8006fea:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006fee:	2881      	cmp	r0, #129	@ 0x81
 8006ff0:	f171 0100 	sbcs.w	r1, r1, #0
 8006ff4:	f082 80ea 	bcs.w	80091cc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006ff8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006ffc:	2821      	cmp	r0, #33	@ 0x21
 8006ffe:	f171 0100 	sbcs.w	r1, r1, #0
 8007002:	d26f      	bcs.n	80070e4 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 8007004:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007008:	4301      	orrs	r1, r0
 800700a:	f002 80df 	beq.w	80091cc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800700e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007012:	1e42      	subs	r2, r0, #1
 8007014:	f141 33ff 	adc.w	r3, r1, #4294967295
 8007018:	2a20      	cmp	r2, #32
 800701a:	f173 0100 	sbcs.w	r1, r3, #0
 800701e:	f082 80d5 	bcs.w	80091cc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007022:	2a1f      	cmp	r2, #31
 8007024:	f202 80d2 	bhi.w	80091cc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007028:	a101      	add	r1, pc, #4	@ (adr r1, 8007030 <HAL_RCCEx_GetPeriphCLKFreq+0x4f4>)
 800702a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800702e:	bf00      	nop
 8007030:	08007391 	.word	0x08007391
 8007034:	0800745d 	.word	0x0800745d
 8007038:	080091cd 	.word	0x080091cd
 800703c:	0800751d 	.word	0x0800751d
 8007040:	080091cd 	.word	0x080091cd
 8007044:	080091cd 	.word	0x080091cd
 8007048:	080091cd 	.word	0x080091cd
 800704c:	080075ed 	.word	0x080075ed
 8007050:	080091cd 	.word	0x080091cd
 8007054:	080091cd 	.word	0x080091cd
 8007058:	080091cd 	.word	0x080091cd
 800705c:	080091cd 	.word	0x080091cd
 8007060:	080091cd 	.word	0x080091cd
 8007064:	080091cd 	.word	0x080091cd
 8007068:	080091cd 	.word	0x080091cd
 800706c:	080076cf 	.word	0x080076cf
 8007070:	080091cd 	.word	0x080091cd
 8007074:	080091cd 	.word	0x080091cd
 8007078:	080091cd 	.word	0x080091cd
 800707c:	080091cd 	.word	0x080091cd
 8007080:	080091cd 	.word	0x080091cd
 8007084:	080091cd 	.word	0x080091cd
 8007088:	080091cd 	.word	0x080091cd
 800708c:	080091cd 	.word	0x080091cd
 8007090:	080091cd 	.word	0x080091cd
 8007094:	080091cd 	.word	0x080091cd
 8007098:	080091cd 	.word	0x080091cd
 800709c:	080091cd 	.word	0x080091cd
 80070a0:	080091cd 	.word	0x080091cd
 80070a4:	080091cd 	.word	0x080091cd
 80070a8:	080091cd 	.word	0x080091cd
 80070ac:	080077a5 	.word	0x080077a5
 80070b0:	80000001 	.word	0x80000001
 80070b4:	40000001 	.word	0x40000001
 80070b8:	20000001 	.word	0x20000001
 80070bc:	10000001 	.word	0x10000001
 80070c0:	08000001 	.word	0x08000001
 80070c4:	04000001 	.word	0x04000001
 80070c8:	00800001 	.word	0x00800001
 80070cc:	00400001 	.word	0x00400001
 80070d0:	00200001 	.word	0x00200001
 80070d4:	00100001 	.word	0x00100001
 80070d8:	00080001 	.word	0x00080001
 80070dc:	00040001 	.word	0x00040001
 80070e0:	00020001 	.word	0x00020001
 80070e4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80070e8:	f1a2 0140 	sub.w	r1, r2, #64	@ 0x40
 80070ec:	430b      	orrs	r3, r1
 80070ee:	f000 83c4 	beq.w	800787a <HAL_RCCEx_GetPeriphCLKFreq+0xd3e>
 80070f2:	f002 b86b 	b.w	80091cc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
    {
#if defined (SAI1)
      case RCC_PERIPHCLK_SAI1:

        srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 80070f6:	4ba1      	ldr	r3, [pc, #644]	@ (800737c <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80070f8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80070fc:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8007100:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 8007102:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007104:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007108:	d036      	beq.n	8007178 <HAL_RCCEx_GetPeriphCLKFreq+0x63c>
 800710a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800710c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007110:	d86b      	bhi.n	80071ea <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
 8007112:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007114:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007118:	d02b      	beq.n	8007172 <HAL_RCCEx_GetPeriphCLKFreq+0x636>
 800711a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800711c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007120:	d863      	bhi.n	80071ea <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
 8007122:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007124:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007128:	d01b      	beq.n	8007162 <HAL_RCCEx_GetPeriphCLKFreq+0x626>
 800712a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800712c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007130:	d85b      	bhi.n	80071ea <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
 8007132:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007134:	2b00      	cmp	r3, #0
 8007136:	d004      	beq.n	8007142 <HAL_RCCEx_GetPeriphCLKFreq+0x606>
 8007138:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800713a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800713e:	d008      	beq.n	8007152 <HAL_RCCEx_GetPeriphCLKFreq+0x616>
 8007140:	e053      	b.n	80071ea <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
        {
          case RCC_SAI1CLKSOURCE_PLL1Q: /* PLL1Q is the clock source for SAI1 */
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007142:	f107 0320 	add.w	r3, r7, #32
 8007146:	4618      	mov	r0, r3
 8007148:	f7ff f8b4 	bl	80062b4 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 800714c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800714e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007150:	e04e      	b.n	80071f0 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_PLL2P: /* PLL2P is the clock source for SAI1 */
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007152:	f107 0314 	add.w	r3, r7, #20
 8007156:	4618      	mov	r0, r3
 8007158:	f7ff fa18 	bl	800658c <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800715c:	697b      	ldr	r3, [r7, #20]
 800715e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007160:	e046      	b.n	80071f0 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_PLL3P: /* PLLI3P is the clock source for SAI1 */
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007162:	f107 0308 	add.w	r3, r7, #8
 8007166:	4618      	mov	r0, r3
 8007168:	f7ff fb7c 	bl	8006864 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 800716c:	68bb      	ldr	r3, [r7, #8]
 800716e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007170:	e03e      	b.n	80071f0 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8007172:	4b83      	ldr	r3, [pc, #524]	@ (8007380 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 8007174:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007176:	e03b      	b.n	80071f0 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_CLKP: /* CLKP is the clock source for SAI1 */
          {

            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8007178:	4b80      	ldr	r3, [pc, #512]	@ (800737c <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800717a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800717e:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8007182:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007184:	4b7d      	ldr	r3, [pc, #500]	@ (800737c <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	f003 0302 	and.w	r3, r3, #2
 800718c:	2b02      	cmp	r3, #2
 800718e:	d10c      	bne.n	80071aa <HAL_RCCEx_GetPeriphCLKFreq+0x66e>
 8007190:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007192:	2b00      	cmp	r3, #0
 8007194:	d109      	bne.n	80071aa <HAL_RCCEx_GetPeriphCLKFreq+0x66e>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007196:	4b79      	ldr	r3, [pc, #484]	@ (800737c <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	08db      	lsrs	r3, r3, #3
 800719c:	f003 0303 	and.w	r3, r3, #3
 80071a0:	4a78      	ldr	r2, [pc, #480]	@ (8007384 <HAL_RCCEx_GetPeriphCLKFreq+0x848>)
 80071a2:	fa22 f303 	lsr.w	r3, r2, r3
 80071a6:	637b      	str	r3, [r7, #52]	@ 0x34
 80071a8:	e01e      	b.n	80071e8 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80071aa:	4b74      	ldr	r3, [pc, #464]	@ (800737c <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80071b2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80071b6:	d106      	bne.n	80071c6 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 80071b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80071ba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80071be:	d102      	bne.n	80071c6 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80071c0:	4b71      	ldr	r3, [pc, #452]	@ (8007388 <HAL_RCCEx_GetPeriphCLKFreq+0x84c>)
 80071c2:	637b      	str	r3, [r7, #52]	@ 0x34
 80071c4:	e010      	b.n	80071e8 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80071c6:	4b6d      	ldr	r3, [pc, #436]	@ (800737c <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80071ce:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80071d2:	d106      	bne.n	80071e2 <HAL_RCCEx_GetPeriphCLKFreq+0x6a6>
 80071d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80071d6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80071da:	d102      	bne.n	80071e2 <HAL_RCCEx_GetPeriphCLKFreq+0x6a6>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80071dc:	4b6b      	ldr	r3, [pc, #428]	@ (800738c <HAL_RCCEx_GetPeriphCLKFreq+0x850>)
 80071de:	637b      	str	r3, [r7, #52]	@ 0x34
 80071e0:	e002      	b.n	80071e8 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 80071e2:	2300      	movs	r3, #0
 80071e4:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 80071e6:	e003      	b.n	80071f0 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
 80071e8:	e002      	b.n	80071f0 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          default :
          {
            frequency = 0U;
 80071ea:	2300      	movs	r3, #0
 80071ec:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80071ee:	bf00      	nop
          }
        }
        break;
 80071f0:	f001 bfef 	b.w	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /*SAI1*/

#if defined(SAI2)
      case RCC_PERIPHCLK_SAI2:

        srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 80071f4:	4b61      	ldr	r3, [pc, #388]	@ (800737c <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80071f6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80071fa:	f403 1360 	and.w	r3, r3, #3670016	@ 0x380000
 80071fe:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 8007200:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007202:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007206:	d036      	beq.n	8007276 <HAL_RCCEx_GetPeriphCLKFreq+0x73a>
 8007208:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800720a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800720e:	d86b      	bhi.n	80072e8 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 8007210:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007212:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8007216:	d02b      	beq.n	8007270 <HAL_RCCEx_GetPeriphCLKFreq+0x734>
 8007218:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800721a:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800721e:	d863      	bhi.n	80072e8 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 8007220:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007222:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007226:	d01b      	beq.n	8007260 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8007228:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800722a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800722e:	d85b      	bhi.n	80072e8 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 8007230:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007232:	2b00      	cmp	r3, #0
 8007234:	d004      	beq.n	8007240 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 8007236:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007238:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800723c:	d008      	beq.n	8007250 <HAL_RCCEx_GetPeriphCLKFreq+0x714>
 800723e:	e053      	b.n	80072e8 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
        {
          case RCC_SAI2CLKSOURCE_PLL1Q: /* PLL1Q is the clock source for SAI2 */
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007240:	f107 0320 	add.w	r3, r7, #32
 8007244:	4618      	mov	r0, r3
 8007246:	f7ff f835 	bl	80062b4 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 800724a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800724c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800724e:	e04e      	b.n	80072ee <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_PLL2P: /* PLL2P is the clock source for SAI2 */
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007250:	f107 0314 	add.w	r3, r7, #20
 8007254:	4618      	mov	r0, r3
 8007256:	f7ff f999 	bl	800658c <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800725a:	697b      	ldr	r3, [r7, #20]
 800725c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800725e:	e046      	b.n	80072ee <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_PLL3P: /* PLLI3P is the clock source for SAI2 */
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007260:	f107 0308 	add.w	r3, r7, #8
 8007264:	4618      	mov	r0, r3
 8007266:	f7ff fafd 	bl	8006864 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 800726a:	68bb      	ldr	r3, [r7, #8]
 800726c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800726e:	e03e      	b.n	80072ee <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8007270:	4b43      	ldr	r3, [pc, #268]	@ (8007380 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 8007272:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007274:	e03b      	b.n	80072ee <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_CLKP: /* CLKP is the clock source for SAI2 */
          {

            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8007276:	4b41      	ldr	r3, [pc, #260]	@ (800737c <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8007278:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800727c:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8007280:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007282:	4b3e      	ldr	r3, [pc, #248]	@ (800737c <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	f003 0302 	and.w	r3, r3, #2
 800728a:	2b02      	cmp	r3, #2
 800728c:	d10c      	bne.n	80072a8 <HAL_RCCEx_GetPeriphCLKFreq+0x76c>
 800728e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007290:	2b00      	cmp	r3, #0
 8007292:	d109      	bne.n	80072a8 <HAL_RCCEx_GetPeriphCLKFreq+0x76c>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007294:	4b39      	ldr	r3, [pc, #228]	@ (800737c <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	08db      	lsrs	r3, r3, #3
 800729a:	f003 0303 	and.w	r3, r3, #3
 800729e:	4a39      	ldr	r2, [pc, #228]	@ (8007384 <HAL_RCCEx_GetPeriphCLKFreq+0x848>)
 80072a0:	fa22 f303 	lsr.w	r3, r2, r3
 80072a4:	637b      	str	r3, [r7, #52]	@ 0x34
 80072a6:	e01e      	b.n	80072e6 <HAL_RCCEx_GetPeriphCLKFreq+0x7aa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80072a8:	4b34      	ldr	r3, [pc, #208]	@ (800737c <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80072b0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80072b4:	d106      	bne.n	80072c4 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 80072b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80072b8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80072bc:	d102      	bne.n	80072c4 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80072be:	4b32      	ldr	r3, [pc, #200]	@ (8007388 <HAL_RCCEx_GetPeriphCLKFreq+0x84c>)
 80072c0:	637b      	str	r3, [r7, #52]	@ 0x34
 80072c2:	e010      	b.n	80072e6 <HAL_RCCEx_GetPeriphCLKFreq+0x7aa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80072c4:	4b2d      	ldr	r3, [pc, #180]	@ (800737c <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80072cc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80072d0:	d106      	bne.n	80072e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>
 80072d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80072d4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80072d8:	d102      	bne.n	80072e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80072da:	4b2c      	ldr	r3, [pc, #176]	@ (800738c <HAL_RCCEx_GetPeriphCLKFreq+0x850>)
 80072dc:	637b      	str	r3, [r7, #52]	@ 0x34
 80072de:	e002      	b.n	80072e6 <HAL_RCCEx_GetPeriphCLKFreq+0x7aa>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 80072e0:	2300      	movs	r3, #0
 80072e2:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 80072e4:	e003      	b.n	80072ee <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
 80072e6:	e002      	b.n	80072ee <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          default :
          {
            frequency = 0U;
 80072e8:	2300      	movs	r3, #0
 80072ea:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80072ec:	bf00      	nop
          }
        }
        break;
 80072ee:	f001 bf70 	b.w	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SAI2 */

#if defined(SDMMC1)
      case RCC_PERIPHCLK_SDMMC1:
        srcclk = __HAL_RCC_GET_SDMMC1_SOURCE();
 80072f2:	4b22      	ldr	r3, [pc, #136]	@ (800737c <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80072f4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80072f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80072fc:	633b      	str	r3, [r7, #48]	@ 0x30
        if (srcclk == RCC_SDMMC1CLKSOURCE_PLL1Q)
 80072fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007300:	2b00      	cmp	r3, #0
 8007302:	d108      	bne.n	8007316 <HAL_RCCEx_GetPeriphCLKFreq+0x7da>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007304:	f107 0320 	add.w	r3, r7, #32
 8007308:	4618      	mov	r0, r3
 800730a:	f7fe ffd3 	bl	80062b4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800730e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007310:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007312:	f001 bf5e 	b.w	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_SDMMC1CLKSOURCE_PLL2R)
 8007316:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007318:	2b40      	cmp	r3, #64	@ 0x40
 800731a:	d108      	bne.n	800732e <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800731c:	f107 0314 	add.w	r3, r7, #20
 8007320:	4618      	mov	r0, r3
 8007322:	f7ff f933 	bl	800658c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8007326:	69fb      	ldr	r3, [r7, #28]
 8007328:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800732a:	f001 bf52 	b.w	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 800732e:	2300      	movs	r3, #0
 8007330:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007332:	f001 bf4e 	b.w	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SDMMC1 */

#if defined(SDMMC2)
      case RCC_PERIPHCLK_SDMMC2:
        srcclk = __HAL_RCC_GET_SDMMC2_SOURCE();
 8007336:	4b11      	ldr	r3, [pc, #68]	@ (800737c <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8007338:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800733c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007340:	633b      	str	r3, [r7, #48]	@ 0x30
        if (srcclk == RCC_SDMMC2CLKSOURCE_PLL1Q)
 8007342:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007344:	2b00      	cmp	r3, #0
 8007346:	d108      	bne.n	800735a <HAL_RCCEx_GetPeriphCLKFreq+0x81e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007348:	f107 0320 	add.w	r3, r7, #32
 800734c:	4618      	mov	r0, r3
 800734e:	f7fe ffb1 	bl	80062b4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007352:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007354:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007356:	f001 bf3c 	b.w	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_SDMMC2CLKSOURCE_PLL2R)
 800735a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800735c:	2b80      	cmp	r3, #128	@ 0x80
 800735e:	d108      	bne.n	8007372 <HAL_RCCEx_GetPeriphCLKFreq+0x836>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007360:	f107 0314 	add.w	r3, r7, #20
 8007364:	4618      	mov	r0, r3
 8007366:	f7ff f911 	bl	800658c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800736a:	69fb      	ldr	r3, [r7, #28]
 800736c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800736e:	f001 bf30 	b.w	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 8007372:	2300      	movs	r3, #0
 8007374:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007376:	f001 bf2c 	b.w	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800737a:	bf00      	nop
 800737c:	44020c00 	.word	0x44020c00
 8007380:	00bb8000 	.word	0x00bb8000
 8007384:	03d09000 	.word	0x03d09000
 8007388:	003d0900 	.word	0x003d0900
 800738c:	007a1200 	.word	0x007a1200
#endif /* SDMMC2 */

      case RCC_PERIPHCLK_USART1:
        /* Get the current USART1 source */
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8007390:	4b9d      	ldr	r3, [pc, #628]	@ (8007608 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007392:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007396:	f003 0307 	and.w	r3, r3, #7
 800739a:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 800739c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d104      	bne.n	80073ac <HAL_RCCEx_GetPeriphCLKFreq+0x870>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 80073a2:	f7fc ffd1 	bl	8004348 <HAL_RCC_GetPCLK2Freq>
 80073a6:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART1 */
        else
        {
          frequency = 0U;
        }
        break;
 80073a8:	f001 bf13 	b.w	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL2Q))
 80073ac:	4b96      	ldr	r3, [pc, #600]	@ (8007608 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80073b4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80073b8:	d10a      	bne.n	80073d0 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
 80073ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073bc:	2b01      	cmp	r3, #1
 80073be:	d107      	bne.n	80073d0 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80073c0:	f107 0314 	add.w	r3, r7, #20
 80073c4:	4618      	mov	r0, r3
 80073c6:	f7ff f8e1 	bl	800658c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80073ca:	69bb      	ldr	r3, [r7, #24]
 80073cc:	637b      	str	r3, [r7, #52]	@ 0x34
 80073ce:	e043      	b.n	8007458 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL3Q))
 80073d0:	4b8d      	ldr	r3, [pc, #564]	@ (8007608 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80073d8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80073dc:	d10a      	bne.n	80073f4 <HAL_RCCEx_GetPeriphCLKFreq+0x8b8>
 80073de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073e0:	2b02      	cmp	r3, #2
 80073e2:	d107      	bne.n	80073f4 <HAL_RCCEx_GetPeriphCLKFreq+0x8b8>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80073e4:	f107 0308 	add.w	r3, r7, #8
 80073e8:	4618      	mov	r0, r3
 80073ea:	f7ff fa3b 	bl	8006864 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	637b      	str	r3, [r7, #52]	@ 0x34
 80073f2:	e031      	b.n	8007458 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 80073f4:	4b84      	ldr	r3, [pc, #528]	@ (8007608 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	f003 0302 	and.w	r3, r3, #2
 80073fc:	2b02      	cmp	r3, #2
 80073fe:	d10c      	bne.n	800741a <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
 8007400:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007402:	2b03      	cmp	r3, #3
 8007404:	d109      	bne.n	800741a <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007406:	4b80      	ldr	r3, [pc, #512]	@ (8007608 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	08db      	lsrs	r3, r3, #3
 800740c:	f003 0303 	and.w	r3, r3, #3
 8007410:	4a7e      	ldr	r2, [pc, #504]	@ (800760c <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 8007412:	fa22 f303 	lsr.w	r3, r2, r3
 8007416:	637b      	str	r3, [r7, #52]	@ 0x34
 8007418:	e01e      	b.n	8007458 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_CSI))
 800741a:	4b7b      	ldr	r3, [pc, #492]	@ (8007608 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007422:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007426:	d105      	bne.n	8007434 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
 8007428:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800742a:	2b04      	cmp	r3, #4
 800742c:	d102      	bne.n	8007434 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
          frequency = CSI_VALUE;
 800742e:	4b78      	ldr	r3, [pc, #480]	@ (8007610 <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 8007430:	637b      	str	r3, [r7, #52]	@ 0x34
 8007432:	e011      	b.n	8007458 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 8007434:	4b74      	ldr	r3, [pc, #464]	@ (8007608 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007436:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800743a:	f003 0302 	and.w	r3, r3, #2
 800743e:	2b02      	cmp	r3, #2
 8007440:	d106      	bne.n	8007450 <HAL_RCCEx_GetPeriphCLKFreq+0x914>
 8007442:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007444:	2b05      	cmp	r3, #5
 8007446:	d103      	bne.n	8007450 <HAL_RCCEx_GetPeriphCLKFreq+0x914>
          frequency = LSE_VALUE;
 8007448:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800744c:	637b      	str	r3, [r7, #52]	@ 0x34
 800744e:	e003      	b.n	8007458 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
          frequency = 0U;
 8007450:	2300      	movs	r3, #0
 8007452:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007454:	f001 bebd 	b.w	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007458:	f001 bebb 	b.w	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_USART2:
        /* Get the current USART2 source */
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 800745c:	4b6a      	ldr	r3, [pc, #424]	@ (8007608 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800745e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007462:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007466:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 8007468:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800746a:	2b00      	cmp	r3, #0
 800746c:	d104      	bne.n	8007478 <HAL_RCCEx_GetPeriphCLKFreq+0x93c>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800746e:	f7fc ff55 	bl	800431c <HAL_RCC_GetPCLK1Freq>
 8007472:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART2 */
        else
        {
          frequency = 0U;
        }
        break;
 8007474:	f001 bead 	b.w	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART2CLKSOURCE_PLL2Q))
 8007478:	4b63      	ldr	r3, [pc, #396]	@ (8007608 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007480:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007484:	d10a      	bne.n	800749c <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 8007486:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007488:	2b08      	cmp	r3, #8
 800748a:	d107      	bne.n	800749c <HAL_RCCEx_GetPeriphCLKFreq+0x960>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800748c:	f107 0314 	add.w	r3, r7, #20
 8007490:	4618      	mov	r0, r3
 8007492:	f7ff f87b 	bl	800658c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007496:	69bb      	ldr	r3, [r7, #24]
 8007498:	637b      	str	r3, [r7, #52]	@ 0x34
 800749a:	e03d      	b.n	8007518 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
        else if ((srcclk == RCC_USART2CLKSOURCE_PLL3Q))
 800749c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800749e:	2b10      	cmp	r3, #16
 80074a0:	d108      	bne.n	80074b4 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80074a2:	f107 0308 	add.w	r3, r7, #8
 80074a6:	4618      	mov	r0, r3
 80074a8:	f7ff f9dc 	bl	8006864 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80074b0:	f001 be8f 	b.w	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 80074b4:	4b54      	ldr	r3, [pc, #336]	@ (8007608 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	f003 0302 	and.w	r3, r3, #2
 80074bc:	2b02      	cmp	r3, #2
 80074be:	d10c      	bne.n	80074da <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
 80074c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074c2:	2b18      	cmp	r3, #24
 80074c4:	d109      	bne.n	80074da <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80074c6:	4b50      	ldr	r3, [pc, #320]	@ (8007608 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	08db      	lsrs	r3, r3, #3
 80074cc:	f003 0303 	and.w	r3, r3, #3
 80074d0:	4a4e      	ldr	r2, [pc, #312]	@ (800760c <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 80074d2:	fa22 f303 	lsr.w	r3, r2, r3
 80074d6:	637b      	str	r3, [r7, #52]	@ 0x34
 80074d8:	e01e      	b.n	8007518 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_CSI))
 80074da:	4b4b      	ldr	r3, [pc, #300]	@ (8007608 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80074e2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80074e6:	d105      	bne.n	80074f4 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 80074e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074ea:	2b20      	cmp	r3, #32
 80074ec:	d102      	bne.n	80074f4 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
          frequency = CSI_VALUE;
 80074ee:	4b48      	ldr	r3, [pc, #288]	@ (8007610 <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 80074f0:	637b      	str	r3, [r7, #52]	@ 0x34
 80074f2:	e011      	b.n	8007518 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 80074f4:	4b44      	ldr	r3, [pc, #272]	@ (8007608 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80074f6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80074fa:	f003 0302 	and.w	r3, r3, #2
 80074fe:	2b02      	cmp	r3, #2
 8007500:	d106      	bne.n	8007510 <HAL_RCCEx_GetPeriphCLKFreq+0x9d4>
 8007502:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007504:	2b28      	cmp	r3, #40	@ 0x28
 8007506:	d103      	bne.n	8007510 <HAL_RCCEx_GetPeriphCLKFreq+0x9d4>
          frequency = LSE_VALUE;
 8007508:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800750c:	637b      	str	r3, [r7, #52]	@ 0x34
 800750e:	e003      	b.n	8007518 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
          frequency = 0U;
 8007510:	2300      	movs	r3, #0
 8007512:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007514:	f001 be5d 	b.w	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007518:	f001 be5b 	b.w	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_USART3:
        /* Get the current USART3 source */
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 800751c:	4b3a      	ldr	r3, [pc, #232]	@ (8007608 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800751e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007522:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8007526:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 8007528:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800752a:	2b00      	cmp	r3, #0
 800752c:	d104      	bne.n	8007538 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800752e:	f7fc fef5 	bl	800431c <HAL_RCC_GetPCLK1Freq>
 8007532:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART3 */
        else
        {
          frequency = 0U;
        }
        break;
 8007534:	f001 be4d 	b.w	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL2Q))
 8007538:	4b33      	ldr	r3, [pc, #204]	@ (8007608 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007540:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007544:	d10a      	bne.n	800755c <HAL_RCCEx_GetPeriphCLKFreq+0xa20>
 8007546:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007548:	2b40      	cmp	r3, #64	@ 0x40
 800754a:	d107      	bne.n	800755c <HAL_RCCEx_GetPeriphCLKFreq+0xa20>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800754c:	f107 0314 	add.w	r3, r7, #20
 8007550:	4618      	mov	r0, r3
 8007552:	f7ff f81b 	bl	800658c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007556:	69bb      	ldr	r3, [r7, #24]
 8007558:	637b      	str	r3, [r7, #52]	@ 0x34
 800755a:	e045      	b.n	80075e8 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL3Q))
 800755c:	4b2a      	ldr	r3, [pc, #168]	@ (8007608 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007564:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007568:	d10a      	bne.n	8007580 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>
 800756a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800756c:	2b80      	cmp	r3, #128	@ 0x80
 800756e:	d107      	bne.n	8007580 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007570:	f107 0308 	add.w	r3, r7, #8
 8007574:	4618      	mov	r0, r3
 8007576:	f7ff f975 	bl	8006864 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	637b      	str	r3, [r7, #52]	@ 0x34
 800757e:	e033      	b.n	80075e8 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 8007580:	4b21      	ldr	r3, [pc, #132]	@ (8007608 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	f003 0302 	and.w	r3, r3, #2
 8007588:	2b02      	cmp	r3, #2
 800758a:	d10c      	bne.n	80075a6 <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
 800758c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800758e:	2bc0      	cmp	r3, #192	@ 0xc0
 8007590:	d109      	bne.n	80075a6 <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007592:	4b1d      	ldr	r3, [pc, #116]	@ (8007608 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	08db      	lsrs	r3, r3, #3
 8007598:	f003 0303 	and.w	r3, r3, #3
 800759c:	4a1b      	ldr	r2, [pc, #108]	@ (800760c <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 800759e:	fa22 f303 	lsr.w	r3, r2, r3
 80075a2:	637b      	str	r3, [r7, #52]	@ 0x34
 80075a4:	e020      	b.n	80075e8 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_CSI))
 80075a6:	4b18      	ldr	r3, [pc, #96]	@ (8007608 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80075ae:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80075b2:	d106      	bne.n	80075c2 <HAL_RCCEx_GetPeriphCLKFreq+0xa86>
 80075b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075b6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80075ba:	d102      	bne.n	80075c2 <HAL_RCCEx_GetPeriphCLKFreq+0xa86>
          frequency = CSI_VALUE;
 80075bc:	4b14      	ldr	r3, [pc, #80]	@ (8007610 <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 80075be:	637b      	str	r3, [r7, #52]	@ 0x34
 80075c0:	e012      	b.n	80075e8 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 80075c2:	4b11      	ldr	r3, [pc, #68]	@ (8007608 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80075c4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80075c8:	f003 0302 	and.w	r3, r3, #2
 80075cc:	2b02      	cmp	r3, #2
 80075ce:	d107      	bne.n	80075e0 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>
 80075d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075d2:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80075d6:	d103      	bne.n	80075e0 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>
          frequency = LSE_VALUE;
 80075d8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80075dc:	637b      	str	r3, [r7, #52]	@ 0x34
 80075de:	e003      	b.n	80075e8 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
          frequency = 0U;
 80075e0:	2300      	movs	r3, #0
 80075e2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80075e4:	f001 bdf5 	b.w	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80075e8:	f001 bdf3 	b.w	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(UART4)
      case RCC_PERIPHCLK_UART4:
        /* Get the current UART4 source */
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 80075ec:	4b06      	ldr	r3, [pc, #24]	@ (8007608 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80075ee:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80075f2:	f403 6360 	and.w	r3, r3, #3584	@ 0xe00
 80075f6:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART4CLKSOURCE_PCLK1)
 80075f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d10a      	bne.n	8007614 <HAL_RCCEx_GetPeriphCLKFreq+0xad8>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80075fe:	f7fc fe8d 	bl	800431c <HAL_RCC_GetPCLK1Freq>
 8007602:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART4 */
        else
        {
          frequency = 0U;
        }
        break;
 8007604:	f001 bde5 	b.w	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007608:	44020c00 	.word	0x44020c00
 800760c:	03d09000 	.word	0x03d09000
 8007610:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART4CLKSOURCE_PLL2Q))
 8007614:	4ba0      	ldr	r3, [pc, #640]	@ (8007898 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800761c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007620:	d10b      	bne.n	800763a <HAL_RCCEx_GetPeriphCLKFreq+0xafe>
 8007622:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007624:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007628:	d107      	bne.n	800763a <HAL_RCCEx_GetPeriphCLKFreq+0xafe>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800762a:	f107 0314 	add.w	r3, r7, #20
 800762e:	4618      	mov	r0, r3
 8007630:	f7fe ffac 	bl	800658c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007634:	69bb      	ldr	r3, [r7, #24]
 8007636:	637b      	str	r3, [r7, #52]	@ 0x34
 8007638:	e047      	b.n	80076ca <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART4CLKSOURCE_PLL3Q))
 800763a:	4b97      	ldr	r3, [pc, #604]	@ (8007898 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007642:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007646:	d10b      	bne.n	8007660 <HAL_RCCEx_GetPeriphCLKFreq+0xb24>
 8007648:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800764a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800764e:	d107      	bne.n	8007660 <HAL_RCCEx_GetPeriphCLKFreq+0xb24>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007650:	f107 0308 	add.w	r3, r7, #8
 8007654:	4618      	mov	r0, r3
 8007656:	f7ff f905 	bl	8006864 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	637b      	str	r3, [r7, #52]	@ 0x34
 800765e:	e034      	b.n	80076ca <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_HSI))
 8007660:	4b8d      	ldr	r3, [pc, #564]	@ (8007898 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	f003 0302 	and.w	r3, r3, #2
 8007668:	2b02      	cmp	r3, #2
 800766a:	d10d      	bne.n	8007688 <HAL_RCCEx_GetPeriphCLKFreq+0xb4c>
 800766c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800766e:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8007672:	d109      	bne.n	8007688 <HAL_RCCEx_GetPeriphCLKFreq+0xb4c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007674:	4b88      	ldr	r3, [pc, #544]	@ (8007898 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	08db      	lsrs	r3, r3, #3
 800767a:	f003 0303 	and.w	r3, r3, #3
 800767e:	4a87      	ldr	r2, [pc, #540]	@ (800789c <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 8007680:	fa22 f303 	lsr.w	r3, r2, r3
 8007684:	637b      	str	r3, [r7, #52]	@ 0x34
 8007686:	e020      	b.n	80076ca <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_CSI))
 8007688:	4b83      	ldr	r3, [pc, #524]	@ (8007898 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007690:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007694:	d106      	bne.n	80076a4 <HAL_RCCEx_GetPeriphCLKFreq+0xb68>
 8007696:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007698:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800769c:	d102      	bne.n	80076a4 <HAL_RCCEx_GetPeriphCLKFreq+0xb68>
          frequency = CSI_VALUE;
 800769e:	4b80      	ldr	r3, [pc, #512]	@ (80078a0 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 80076a0:	637b      	str	r3, [r7, #52]	@ 0x34
 80076a2:	e012      	b.n	80076ca <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART4CLKSOURCE_LSE))
 80076a4:	4b7c      	ldr	r3, [pc, #496]	@ (8007898 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80076a6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80076aa:	f003 0302 	and.w	r3, r3, #2
 80076ae:	2b02      	cmp	r3, #2
 80076b0:	d107      	bne.n	80076c2 <HAL_RCCEx_GetPeriphCLKFreq+0xb86>
 80076b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076b4:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 80076b8:	d103      	bne.n	80076c2 <HAL_RCCEx_GetPeriphCLKFreq+0xb86>
          frequency = LSE_VALUE;
 80076ba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80076be:	637b      	str	r3, [r7, #52]	@ 0x34
 80076c0:	e003      	b.n	80076ca <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
          frequency = 0U;
 80076c2:	2300      	movs	r3, #0
 80076c4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80076c6:	f001 bd84 	b.w	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80076ca:	f001 bd82 	b.w	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART4 */

#if defined(UART5)
      case RCC_PERIPHCLK_UART5:
        /* Get the current UART5 source */
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 80076ce:	4b72      	ldr	r3, [pc, #456]	@ (8007898 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80076d0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80076d4:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 80076d8:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART5CLKSOURCE_PCLK1)
 80076da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076dc:	2b00      	cmp	r3, #0
 80076de:	d104      	bne.n	80076ea <HAL_RCCEx_GetPeriphCLKFreq+0xbae>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80076e0:	f7fc fe1c 	bl	800431c <HAL_RCC_GetPCLK1Freq>
 80076e4:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART5 */
        else
        {
          frequency = 0U;
        }
        break;
 80076e6:	f001 bd74 	b.w	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART5CLKSOURCE_PLL2Q))
 80076ea:	4b6b      	ldr	r3, [pc, #428]	@ (8007898 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80076f2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80076f6:	d10b      	bne.n	8007710 <HAL_RCCEx_GetPeriphCLKFreq+0xbd4>
 80076f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076fa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80076fe:	d107      	bne.n	8007710 <HAL_RCCEx_GetPeriphCLKFreq+0xbd4>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007700:	f107 0314 	add.w	r3, r7, #20
 8007704:	4618      	mov	r0, r3
 8007706:	f7fe ff41 	bl	800658c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800770a:	69bb      	ldr	r3, [r7, #24]
 800770c:	637b      	str	r3, [r7, #52]	@ 0x34
 800770e:	e047      	b.n	80077a0 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART5CLKSOURCE_PLL3Q))
 8007710:	4b61      	ldr	r3, [pc, #388]	@ (8007898 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007718:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800771c:	d10b      	bne.n	8007736 <HAL_RCCEx_GetPeriphCLKFreq+0xbfa>
 800771e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007720:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007724:	d107      	bne.n	8007736 <HAL_RCCEx_GetPeriphCLKFreq+0xbfa>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007726:	f107 0308 	add.w	r3, r7, #8
 800772a:	4618      	mov	r0, r3
 800772c:	f7ff f89a 	bl	8006864 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	637b      	str	r3, [r7, #52]	@ 0x34
 8007734:	e034      	b.n	80077a0 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_HSI))
 8007736:	4b58      	ldr	r3, [pc, #352]	@ (8007898 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	f003 0302 	and.w	r3, r3, #2
 800773e:	2b02      	cmp	r3, #2
 8007740:	d10d      	bne.n	800775e <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
 8007742:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007744:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007748:	d109      	bne.n	800775e <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800774a:	4b53      	ldr	r3, [pc, #332]	@ (8007898 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	08db      	lsrs	r3, r3, #3
 8007750:	f003 0303 	and.w	r3, r3, #3
 8007754:	4a51      	ldr	r2, [pc, #324]	@ (800789c <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 8007756:	fa22 f303 	lsr.w	r3, r2, r3
 800775a:	637b      	str	r3, [r7, #52]	@ 0x34
 800775c:	e020      	b.n	80077a0 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_CSI))
 800775e:	4b4e      	ldr	r3, [pc, #312]	@ (8007898 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007766:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800776a:	d106      	bne.n	800777a <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
 800776c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800776e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007772:	d102      	bne.n	800777a <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
          frequency = CSI_VALUE;
 8007774:	4b4a      	ldr	r3, [pc, #296]	@ (80078a0 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 8007776:	637b      	str	r3, [r7, #52]	@ 0x34
 8007778:	e012      	b.n	80077a0 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART5CLKSOURCE_LSE))
 800777a:	4b47      	ldr	r3, [pc, #284]	@ (8007898 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800777c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007780:	f003 0302 	and.w	r3, r3, #2
 8007784:	2b02      	cmp	r3, #2
 8007786:	d107      	bne.n	8007798 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>
 8007788:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800778a:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800778e:	d103      	bne.n	8007798 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>
          frequency = LSE_VALUE;
 8007790:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007794:	637b      	str	r3, [r7, #52]	@ 0x34
 8007796:	e003      	b.n	80077a0 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
          frequency = 0U;
 8007798:	2300      	movs	r3, #0
 800779a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800779c:	f001 bd19 	b.w	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80077a0:	f001 bd17 	b.w	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART5 */

#if defined(USART6)
      case RCC_PERIPHCLK_USART6:
        /* Get the current USART6 source */
        srcclk = __HAL_RCC_GET_USART6_SOURCE();
 80077a4:	4b3c      	ldr	r3, [pc, #240]	@ (8007898 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80077a6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80077aa:	f403 3360 	and.w	r3, r3, #229376	@ 0x38000
 80077ae:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART6CLKSOURCE_PCLK1)
 80077b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d104      	bne.n	80077c0 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80077b6:	f7fc fdb1 	bl	800431c <HAL_RCC_GetPCLK1Freq>
 80077ba:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART6 */
        else
        {
          frequency = 0U;
        }
        break;
 80077bc:	f001 bd09 	b.w	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART6CLKSOURCE_PLL2Q))
 80077c0:	4b35      	ldr	r3, [pc, #212]	@ (8007898 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80077c8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80077cc:	d10b      	bne.n	80077e6 <HAL_RCCEx_GetPeriphCLKFreq+0xcaa>
 80077ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077d0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80077d4:	d107      	bne.n	80077e6 <HAL_RCCEx_GetPeriphCLKFreq+0xcaa>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80077d6:	f107 0314 	add.w	r3, r7, #20
 80077da:	4618      	mov	r0, r3
 80077dc:	f7fe fed6 	bl	800658c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80077e0:	69bb      	ldr	r3, [r7, #24]
 80077e2:	637b      	str	r3, [r7, #52]	@ 0x34
 80077e4:	e047      	b.n	8007876 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART6CLKSOURCE_PLL3Q))
 80077e6:	4b2c      	ldr	r3, [pc, #176]	@ (8007898 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80077ee:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80077f2:	d10b      	bne.n	800780c <HAL_RCCEx_GetPeriphCLKFreq+0xcd0>
 80077f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077f6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80077fa:	d107      	bne.n	800780c <HAL_RCCEx_GetPeriphCLKFreq+0xcd0>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80077fc:	f107 0308 	add.w	r3, r7, #8
 8007800:	4618      	mov	r0, r3
 8007802:	f7ff f82f 	bl	8006864 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	637b      	str	r3, [r7, #52]	@ 0x34
 800780a:	e034      	b.n	8007876 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART6CLKSOURCE_HSI))
 800780c:	4b22      	ldr	r3, [pc, #136]	@ (8007898 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	f003 0302 	and.w	r3, r3, #2
 8007814:	2b02      	cmp	r3, #2
 8007816:	d10d      	bne.n	8007834 <HAL_RCCEx_GetPeriphCLKFreq+0xcf8>
 8007818:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800781a:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 800781e:	d109      	bne.n	8007834 <HAL_RCCEx_GetPeriphCLKFreq+0xcf8>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007820:	4b1d      	ldr	r3, [pc, #116]	@ (8007898 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	08db      	lsrs	r3, r3, #3
 8007826:	f003 0303 	and.w	r3, r3, #3
 800782a:	4a1c      	ldr	r2, [pc, #112]	@ (800789c <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 800782c:	fa22 f303 	lsr.w	r3, r2, r3
 8007830:	637b      	str	r3, [r7, #52]	@ 0x34
 8007832:	e020      	b.n	8007876 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART6CLKSOURCE_CSI))
 8007834:	4b18      	ldr	r3, [pc, #96]	@ (8007898 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800783c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007840:	d106      	bne.n	8007850 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
 8007842:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007844:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007848:	d102      	bne.n	8007850 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
          frequency = CSI_VALUE;
 800784a:	4b15      	ldr	r3, [pc, #84]	@ (80078a0 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 800784c:	637b      	str	r3, [r7, #52]	@ 0x34
 800784e:	e012      	b.n	8007876 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART6CLKSOURCE_LSE))
 8007850:	4b11      	ldr	r3, [pc, #68]	@ (8007898 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007852:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007856:	f003 0302 	and.w	r3, r3, #2
 800785a:	2b02      	cmp	r3, #2
 800785c:	d107      	bne.n	800786e <HAL_RCCEx_GetPeriphCLKFreq+0xd32>
 800785e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007860:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8007864:	d103      	bne.n	800786e <HAL_RCCEx_GetPeriphCLKFreq+0xd32>
          frequency = LSE_VALUE;
 8007866:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800786a:	637b      	str	r3, [r7, #52]	@ 0x34
 800786c:	e003      	b.n	8007876 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
          frequency = 0U;
 800786e:	2300      	movs	r3, #0
 8007870:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007872:	f001 bcae 	b.w	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007876:	f001 bcac 	b.w	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* USART6 */

#if defined(UART7)
      case RCC_PERIPHCLK_UART7:
        /* Get the current UART7 source */
        srcclk = __HAL_RCC_GET_UART7_SOURCE();
 800787a:	4b07      	ldr	r3, [pc, #28]	@ (8007898 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800787c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007880:	f403 13e0 	and.w	r3, r3, #1835008	@ 0x1c0000
 8007884:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART7CLKSOURCE_PCLK1)
 8007886:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007888:	2b00      	cmp	r3, #0
 800788a:	d10b      	bne.n	80078a4 <HAL_RCCEx_GetPeriphCLKFreq+0xd68>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800788c:	f7fc fd46 	bl	800431c <HAL_RCC_GetPCLK1Freq>
 8007890:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART7 */
        else
        {
          frequency = 0U;
        }
        break;
 8007892:	f001 bc9e 	b.w	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007896:	bf00      	nop
 8007898:	44020c00 	.word	0x44020c00
 800789c:	03d09000 	.word	0x03d09000
 80078a0:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART7CLKSOURCE_PLL2Q))
 80078a4:	4ba0      	ldr	r3, [pc, #640]	@ (8007b28 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80078ac:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80078b0:	d10b      	bne.n	80078ca <HAL_RCCEx_GetPeriphCLKFreq+0xd8e>
 80078b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078b4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80078b8:	d107      	bne.n	80078ca <HAL_RCCEx_GetPeriphCLKFreq+0xd8e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80078ba:	f107 0314 	add.w	r3, r7, #20
 80078be:	4618      	mov	r0, r3
 80078c0:	f7fe fe64 	bl	800658c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80078c4:	69bb      	ldr	r3, [r7, #24]
 80078c6:	637b      	str	r3, [r7, #52]	@ 0x34
 80078c8:	e047      	b.n	800795a <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART7CLKSOURCE_PLL3Q))
 80078ca:	4b97      	ldr	r3, [pc, #604]	@ (8007b28 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80078d2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80078d6:	d10b      	bne.n	80078f0 <HAL_RCCEx_GetPeriphCLKFreq+0xdb4>
 80078d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078da:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80078de:	d107      	bne.n	80078f0 <HAL_RCCEx_GetPeriphCLKFreq+0xdb4>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80078e0:	f107 0308 	add.w	r3, r7, #8
 80078e4:	4618      	mov	r0, r3
 80078e6:	f7fe ffbd 	bl	8006864 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	637b      	str	r3, [r7, #52]	@ 0x34
 80078ee:	e034      	b.n	800795a <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART7CLKSOURCE_HSI))
 80078f0:	4b8d      	ldr	r3, [pc, #564]	@ (8007b28 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	f003 0302 	and.w	r3, r3, #2
 80078f8:	2b02      	cmp	r3, #2
 80078fa:	d10d      	bne.n	8007918 <HAL_RCCEx_GetPeriphCLKFreq+0xddc>
 80078fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078fe:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8007902:	d109      	bne.n	8007918 <HAL_RCCEx_GetPeriphCLKFreq+0xddc>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007904:	4b88      	ldr	r3, [pc, #544]	@ (8007b28 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	08db      	lsrs	r3, r3, #3
 800790a:	f003 0303 	and.w	r3, r3, #3
 800790e:	4a87      	ldr	r2, [pc, #540]	@ (8007b2c <HAL_RCCEx_GetPeriphCLKFreq+0xff0>)
 8007910:	fa22 f303 	lsr.w	r3, r2, r3
 8007914:	637b      	str	r3, [r7, #52]	@ 0x34
 8007916:	e020      	b.n	800795a <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART7CLKSOURCE_CSI))
 8007918:	4b83      	ldr	r3, [pc, #524]	@ (8007b28 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007920:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007924:	d106      	bne.n	8007934 <HAL_RCCEx_GetPeriphCLKFreq+0xdf8>
 8007926:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007928:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800792c:	d102      	bne.n	8007934 <HAL_RCCEx_GetPeriphCLKFreq+0xdf8>
          frequency = CSI_VALUE;
 800792e:	4b80      	ldr	r3, [pc, #512]	@ (8007b30 <HAL_RCCEx_GetPeriphCLKFreq+0xff4>)
 8007930:	637b      	str	r3, [r7, #52]	@ 0x34
 8007932:	e012      	b.n	800795a <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART7CLKSOURCE_LSE))
 8007934:	4b7c      	ldr	r3, [pc, #496]	@ (8007b28 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007936:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800793a:	f003 0302 	and.w	r3, r3, #2
 800793e:	2b02      	cmp	r3, #2
 8007940:	d107      	bne.n	8007952 <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
 8007942:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007944:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8007948:	d103      	bne.n	8007952 <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
          frequency = LSE_VALUE;
 800794a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800794e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007950:	e003      	b.n	800795a <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
          frequency = 0U;
 8007952:	2300      	movs	r3, #0
 8007954:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007956:	f001 bc3c 	b.w	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800795a:	f001 bc3a 	b.w	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART7 */

#if defined(UART8)
      case RCC_PERIPHCLK_UART8:
        /* Get the current UART8 source */
        srcclk = __HAL_RCC_GET_UART8_SOURCE();
 800795e:	4b72      	ldr	r3, [pc, #456]	@ (8007b28 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007960:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007964:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 8007968:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART8CLKSOURCE_PCLK1)
 800796a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800796c:	2b00      	cmp	r3, #0
 800796e:	d104      	bne.n	800797a <HAL_RCCEx_GetPeriphCLKFreq+0xe3e>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007970:	f7fc fcd4 	bl	800431c <HAL_RCC_GetPCLK1Freq>
 8007974:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART8 */
        else
        {
          frequency = 0U;
        }
        break;
 8007976:	f001 bc2c 	b.w	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART8CLKSOURCE_PLL2Q))
 800797a:	4b6b      	ldr	r3, [pc, #428]	@ (8007b28 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007982:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007986:	d10b      	bne.n	80079a0 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8007988:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800798a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800798e:	d107      	bne.n	80079a0 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007990:	f107 0314 	add.w	r3, r7, #20
 8007994:	4618      	mov	r0, r3
 8007996:	f7fe fdf9 	bl	800658c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800799a:	69bb      	ldr	r3, [r7, #24]
 800799c:	637b      	str	r3, [r7, #52]	@ 0x34
 800799e:	e047      	b.n	8007a30 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART8CLKSOURCE_PLL3Q))
 80079a0:	4b61      	ldr	r3, [pc, #388]	@ (8007b28 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80079a8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80079ac:	d10b      	bne.n	80079c6 <HAL_RCCEx_GetPeriphCLKFreq+0xe8a>
 80079ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079b0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80079b4:	d107      	bne.n	80079c6 <HAL_RCCEx_GetPeriphCLKFreq+0xe8a>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80079b6:	f107 0308 	add.w	r3, r7, #8
 80079ba:	4618      	mov	r0, r3
 80079bc:	f7fe ff52 	bl	8006864 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	637b      	str	r3, [r7, #52]	@ 0x34
 80079c4:	e034      	b.n	8007a30 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART8CLKSOURCE_HSI))
 80079c6:	4b58      	ldr	r3, [pc, #352]	@ (8007b28 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	f003 0302 	and.w	r3, r3, #2
 80079ce:	2b02      	cmp	r3, #2
 80079d0:	d10d      	bne.n	80079ee <HAL_RCCEx_GetPeriphCLKFreq+0xeb2>
 80079d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079d4:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80079d8:	d109      	bne.n	80079ee <HAL_RCCEx_GetPeriphCLKFreq+0xeb2>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80079da:	4b53      	ldr	r3, [pc, #332]	@ (8007b28 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	08db      	lsrs	r3, r3, #3
 80079e0:	f003 0303 	and.w	r3, r3, #3
 80079e4:	4a51      	ldr	r2, [pc, #324]	@ (8007b2c <HAL_RCCEx_GetPeriphCLKFreq+0xff0>)
 80079e6:	fa22 f303 	lsr.w	r3, r2, r3
 80079ea:	637b      	str	r3, [r7, #52]	@ 0x34
 80079ec:	e020      	b.n	8007a30 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART8CLKSOURCE_CSI))
 80079ee:	4b4e      	ldr	r3, [pc, #312]	@ (8007b28 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80079f6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80079fa:	d106      	bne.n	8007a0a <HAL_RCCEx_GetPeriphCLKFreq+0xece>
 80079fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079fe:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007a02:	d102      	bne.n	8007a0a <HAL_RCCEx_GetPeriphCLKFreq+0xece>
          frequency = CSI_VALUE;
 8007a04:	4b4a      	ldr	r3, [pc, #296]	@ (8007b30 <HAL_RCCEx_GetPeriphCLKFreq+0xff4>)
 8007a06:	637b      	str	r3, [r7, #52]	@ 0x34
 8007a08:	e012      	b.n	8007a30 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART8CLKSOURCE_LSE))
 8007a0a:	4b47      	ldr	r3, [pc, #284]	@ (8007b28 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007a0c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007a10:	f003 0302 	and.w	r3, r3, #2
 8007a14:	2b02      	cmp	r3, #2
 8007a16:	d107      	bne.n	8007a28 <HAL_RCCEx_GetPeriphCLKFreq+0xeec>
 8007a18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a1a:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8007a1e:	d103      	bne.n	8007a28 <HAL_RCCEx_GetPeriphCLKFreq+0xeec>
          frequency = LSE_VALUE;
 8007a20:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007a24:	637b      	str	r3, [r7, #52]	@ 0x34
 8007a26:	e003      	b.n	8007a30 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
          frequency = 0U;
 8007a28:	2300      	movs	r3, #0
 8007a2a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007a2c:	f001 bbd1 	b.w	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007a30:	f001 bbcf 	b.w	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART8 */

#if defined(UART9)
      case RCC_PERIPHCLK_UART9:
        /* Get the current UART9 source */
        srcclk = __HAL_RCC_GET_UART9_SOURCE();
 8007a34:	4b3c      	ldr	r3, [pc, #240]	@ (8007b28 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007a36:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007a3a:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8007a3e:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART9CLKSOURCE_PCLK1)
 8007a40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d104      	bne.n	8007a50 <HAL_RCCEx_GetPeriphCLKFreq+0xf14>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007a46:	f7fc fc69 	bl	800431c <HAL_RCC_GetPCLK1Freq>
 8007a4a:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART9 */
        else
        {
          frequency = 0U;
        }
        break;
 8007a4c:	f001 bbc1 	b.w	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART9CLKSOURCE_PLL2Q))
 8007a50:	4b35      	ldr	r3, [pc, #212]	@ (8007b28 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007a58:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007a5c:	d10b      	bne.n	8007a76 <HAL_RCCEx_GetPeriphCLKFreq+0xf3a>
 8007a5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a60:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007a64:	d107      	bne.n	8007a76 <HAL_RCCEx_GetPeriphCLKFreq+0xf3a>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007a66:	f107 0314 	add.w	r3, r7, #20
 8007a6a:	4618      	mov	r0, r3
 8007a6c:	f7fe fd8e 	bl	800658c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007a70:	69bb      	ldr	r3, [r7, #24]
 8007a72:	637b      	str	r3, [r7, #52]	@ 0x34
 8007a74:	e047      	b.n	8007b06 <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART9CLKSOURCE_PLL3Q))
 8007a76:	4b2c      	ldr	r3, [pc, #176]	@ (8007b28 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007a7e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007a82:	d10b      	bne.n	8007a9c <HAL_RCCEx_GetPeriphCLKFreq+0xf60>
 8007a84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a86:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007a8a:	d107      	bne.n	8007a9c <HAL_RCCEx_GetPeriphCLKFreq+0xf60>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007a8c:	f107 0308 	add.w	r3, r7, #8
 8007a90:	4618      	mov	r0, r3
 8007a92:	f7fe fee7 	bl	8006864 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	637b      	str	r3, [r7, #52]	@ 0x34
 8007a9a:	e034      	b.n	8007b06 <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART9CLKSOURCE_HSI))
 8007a9c:	4b22      	ldr	r3, [pc, #136]	@ (8007b28 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	f003 0302 	and.w	r3, r3, #2
 8007aa4:	2b02      	cmp	r3, #2
 8007aa6:	d10d      	bne.n	8007ac4 <HAL_RCCEx_GetPeriphCLKFreq+0xf88>
 8007aa8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007aaa:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007aae:	d109      	bne.n	8007ac4 <HAL_RCCEx_GetPeriphCLKFreq+0xf88>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007ab0:	4b1d      	ldr	r3, [pc, #116]	@ (8007b28 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	08db      	lsrs	r3, r3, #3
 8007ab6:	f003 0303 	and.w	r3, r3, #3
 8007aba:	4a1c      	ldr	r2, [pc, #112]	@ (8007b2c <HAL_RCCEx_GetPeriphCLKFreq+0xff0>)
 8007abc:	fa22 f303 	lsr.w	r3, r2, r3
 8007ac0:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ac2:	e020      	b.n	8007b06 <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART9CLKSOURCE_CSI))
 8007ac4:	4b18      	ldr	r3, [pc, #96]	@ (8007b28 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007acc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007ad0:	d106      	bne.n	8007ae0 <HAL_RCCEx_GetPeriphCLKFreq+0xfa4>
 8007ad2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ad4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007ad8:	d102      	bne.n	8007ae0 <HAL_RCCEx_GetPeriphCLKFreq+0xfa4>
          frequency = CSI_VALUE;
 8007ada:	4b15      	ldr	r3, [pc, #84]	@ (8007b30 <HAL_RCCEx_GetPeriphCLKFreq+0xff4>)
 8007adc:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ade:	e012      	b.n	8007b06 <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART9CLKSOURCE_LSE))
 8007ae0:	4b11      	ldr	r3, [pc, #68]	@ (8007b28 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007ae2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007ae6:	f003 0302 	and.w	r3, r3, #2
 8007aea:	2b02      	cmp	r3, #2
 8007aec:	d107      	bne.n	8007afe <HAL_RCCEx_GetPeriphCLKFreq+0xfc2>
 8007aee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007af0:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8007af4:	d103      	bne.n	8007afe <HAL_RCCEx_GetPeriphCLKFreq+0xfc2>
          frequency = LSE_VALUE;
 8007af6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007afa:	637b      	str	r3, [r7, #52]	@ 0x34
 8007afc:	e003      	b.n	8007b06 <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
          frequency = 0U;
 8007afe:	2300      	movs	r3, #0
 8007b00:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007b02:	f001 bb66 	b.w	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007b06:	f001 bb64 	b.w	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART9 */

#if defined(USART10)
      case RCC_PERIPHCLK_USART10:
        /* Get the current USART10 source */
        srcclk = __HAL_RCC_GET_USART10_SOURCE();
 8007b0a:	4b07      	ldr	r3, [pc, #28]	@ (8007b28 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007b0c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007b10:	f003 5360 	and.w	r3, r3, #939524096	@ 0x38000000
 8007b14:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART10CLKSOURCE_PCLK1)
 8007b16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d10b      	bne.n	8007b34 <HAL_RCCEx_GetPeriphCLKFreq+0xff8>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007b1c:	f7fc fbfe 	bl	800431c <HAL_RCC_GetPCLK1Freq>
 8007b20:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART10 */
        else
        {
          frequency = 0U;
        }
        break;
 8007b22:	f001 bb56 	b.w	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007b26:	bf00      	nop
 8007b28:	44020c00 	.word	0x44020c00
 8007b2c:	03d09000 	.word	0x03d09000
 8007b30:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART10CLKSOURCE_PLL2Q))
 8007b34:	4ba1      	ldr	r3, [pc, #644]	@ (8007dbc <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007b3c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007b40:	d10b      	bne.n	8007b5a <HAL_RCCEx_GetPeriphCLKFreq+0x101e>
 8007b42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b44:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007b48:	d107      	bne.n	8007b5a <HAL_RCCEx_GetPeriphCLKFreq+0x101e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007b4a:	f107 0314 	add.w	r3, r7, #20
 8007b4e:	4618      	mov	r0, r3
 8007b50:	f7fe fd1c 	bl	800658c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007b54:	69bb      	ldr	r3, [r7, #24]
 8007b56:	637b      	str	r3, [r7, #52]	@ 0x34
 8007b58:	e047      	b.n	8007bea <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART10CLKSOURCE_PLL3Q))
 8007b5a:	4b98      	ldr	r3, [pc, #608]	@ (8007dbc <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007b62:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007b66:	d10b      	bne.n	8007b80 <HAL_RCCEx_GetPeriphCLKFreq+0x1044>
 8007b68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b6a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007b6e:	d107      	bne.n	8007b80 <HAL_RCCEx_GetPeriphCLKFreq+0x1044>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007b70:	f107 0308 	add.w	r3, r7, #8
 8007b74:	4618      	mov	r0, r3
 8007b76:	f7fe fe75 	bl	8006864 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	637b      	str	r3, [r7, #52]	@ 0x34
 8007b7e:	e034      	b.n	8007bea <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART10CLKSOURCE_HSI))
 8007b80:	4b8e      	ldr	r3, [pc, #568]	@ (8007dbc <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	f003 0302 	and.w	r3, r3, #2
 8007b88:	2b02      	cmp	r3, #2
 8007b8a:	d10d      	bne.n	8007ba8 <HAL_RCCEx_GetPeriphCLKFreq+0x106c>
 8007b8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b8e:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8007b92:	d109      	bne.n	8007ba8 <HAL_RCCEx_GetPeriphCLKFreq+0x106c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007b94:	4b89      	ldr	r3, [pc, #548]	@ (8007dbc <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	08db      	lsrs	r3, r3, #3
 8007b9a:	f003 0303 	and.w	r3, r3, #3
 8007b9e:	4a88      	ldr	r2, [pc, #544]	@ (8007dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x1284>)
 8007ba0:	fa22 f303 	lsr.w	r3, r2, r3
 8007ba4:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ba6:	e020      	b.n	8007bea <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART10CLKSOURCE_CSI))
 8007ba8:	4b84      	ldr	r3, [pc, #528]	@ (8007dbc <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007bb0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007bb4:	d106      	bne.n	8007bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x1088>
 8007bb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bb8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007bbc:	d102      	bne.n	8007bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x1088>
          frequency = CSI_VALUE;
 8007bbe:	4b81      	ldr	r3, [pc, #516]	@ (8007dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x1288>)
 8007bc0:	637b      	str	r3, [r7, #52]	@ 0x34
 8007bc2:	e012      	b.n	8007bea <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART10CLKSOURCE_LSE))
 8007bc4:	4b7d      	ldr	r3, [pc, #500]	@ (8007dbc <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007bc6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007bca:	f003 0302 	and.w	r3, r3, #2
 8007bce:	2b02      	cmp	r3, #2
 8007bd0:	d107      	bne.n	8007be2 <HAL_RCCEx_GetPeriphCLKFreq+0x10a6>
 8007bd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bd4:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
 8007bd8:	d103      	bne.n	8007be2 <HAL_RCCEx_GetPeriphCLKFreq+0x10a6>
          frequency = LSE_VALUE;
 8007bda:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007bde:	637b      	str	r3, [r7, #52]	@ 0x34
 8007be0:	e003      	b.n	8007bea <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
          frequency = 0U;
 8007be2:	2300      	movs	r3, #0
 8007be4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007be6:	f001 baf4 	b.w	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007bea:	f001 baf2 	b.w	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* USART10 */

#if defined(USART11)
      case RCC_PERIPHCLK_USART11:
        /* Get the current USART11 source */
        srcclk = __HAL_RCC_GET_USART11_SOURCE();
 8007bee:	4b73      	ldr	r3, [pc, #460]	@ (8007dbc <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007bf0:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8007bf4:	f003 0307 	and.w	r3, r3, #7
 8007bf8:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART11CLKSOURCE_PCLK1)
 8007bfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	d104      	bne.n	8007c0a <HAL_RCCEx_GetPeriphCLKFreq+0x10ce>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007c00:	f7fc fb8c 	bl	800431c <HAL_RCC_GetPCLK1Freq>
 8007c04:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART11 */
        else
        {
          frequency = 0U;
        }
        break;
 8007c06:	f001 bae4 	b.w	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART11CLKSOURCE_PLL2Q))
 8007c0a:	4b6c      	ldr	r3, [pc, #432]	@ (8007dbc <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007c12:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007c16:	d10a      	bne.n	8007c2e <HAL_RCCEx_GetPeriphCLKFreq+0x10f2>
 8007c18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c1a:	2b01      	cmp	r3, #1
 8007c1c:	d107      	bne.n	8007c2e <HAL_RCCEx_GetPeriphCLKFreq+0x10f2>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007c1e:	f107 0314 	add.w	r3, r7, #20
 8007c22:	4618      	mov	r0, r3
 8007c24:	f7fe fcb2 	bl	800658c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007c28:	69bb      	ldr	r3, [r7, #24]
 8007c2a:	637b      	str	r3, [r7, #52]	@ 0x34
 8007c2c:	e043      	b.n	8007cb6 <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART11CLKSOURCE_PLL3Q))
 8007c2e:	4b63      	ldr	r3, [pc, #396]	@ (8007dbc <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007c36:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007c3a:	d10a      	bne.n	8007c52 <HAL_RCCEx_GetPeriphCLKFreq+0x1116>
 8007c3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c3e:	2b02      	cmp	r3, #2
 8007c40:	d107      	bne.n	8007c52 <HAL_RCCEx_GetPeriphCLKFreq+0x1116>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007c42:	f107 0308 	add.w	r3, r7, #8
 8007c46:	4618      	mov	r0, r3
 8007c48:	f7fe fe0c 	bl	8006864 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007c50:	e031      	b.n	8007cb6 <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART11CLKSOURCE_HSI))
 8007c52:	4b5a      	ldr	r3, [pc, #360]	@ (8007dbc <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	f003 0302 	and.w	r3, r3, #2
 8007c5a:	2b02      	cmp	r3, #2
 8007c5c:	d10c      	bne.n	8007c78 <HAL_RCCEx_GetPeriphCLKFreq+0x113c>
 8007c5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c60:	2b03      	cmp	r3, #3
 8007c62:	d109      	bne.n	8007c78 <HAL_RCCEx_GetPeriphCLKFreq+0x113c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007c64:	4b55      	ldr	r3, [pc, #340]	@ (8007dbc <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	08db      	lsrs	r3, r3, #3
 8007c6a:	f003 0303 	and.w	r3, r3, #3
 8007c6e:	4a54      	ldr	r2, [pc, #336]	@ (8007dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x1284>)
 8007c70:	fa22 f303 	lsr.w	r3, r2, r3
 8007c74:	637b      	str	r3, [r7, #52]	@ 0x34
 8007c76:	e01e      	b.n	8007cb6 <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART11CLKSOURCE_CSI))
 8007c78:	4b50      	ldr	r3, [pc, #320]	@ (8007dbc <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007c80:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007c84:	d105      	bne.n	8007c92 <HAL_RCCEx_GetPeriphCLKFreq+0x1156>
 8007c86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c88:	2b04      	cmp	r3, #4
 8007c8a:	d102      	bne.n	8007c92 <HAL_RCCEx_GetPeriphCLKFreq+0x1156>
          frequency = CSI_VALUE;
 8007c8c:	4b4d      	ldr	r3, [pc, #308]	@ (8007dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x1288>)
 8007c8e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007c90:	e011      	b.n	8007cb6 <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART11CLKSOURCE_LSE))
 8007c92:	4b4a      	ldr	r3, [pc, #296]	@ (8007dbc <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007c94:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007c98:	f003 0302 	and.w	r3, r3, #2
 8007c9c:	2b02      	cmp	r3, #2
 8007c9e:	d106      	bne.n	8007cae <HAL_RCCEx_GetPeriphCLKFreq+0x1172>
 8007ca0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ca2:	2b05      	cmp	r3, #5
 8007ca4:	d103      	bne.n	8007cae <HAL_RCCEx_GetPeriphCLKFreq+0x1172>
          frequency = LSE_VALUE;
 8007ca6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007caa:	637b      	str	r3, [r7, #52]	@ 0x34
 8007cac:	e003      	b.n	8007cb6 <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
          frequency = 0U;
 8007cae:	2300      	movs	r3, #0
 8007cb0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007cb2:	f001 ba8e 	b.w	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007cb6:	f001 ba8c 	b.w	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* USART11 */

#if defined(UART12)
      case RCC_PERIPHCLK_UART12:
        /* Get the current UART12 source */
        srcclk = __HAL_RCC_GET_UART12_SOURCE();
 8007cba:	4b40      	ldr	r3, [pc, #256]	@ (8007dbc <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007cbc:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8007cc0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007cc4:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART12CLKSOURCE_PCLK1)
 8007cc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	d104      	bne.n	8007cd6 <HAL_RCCEx_GetPeriphCLKFreq+0x119a>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007ccc:	f7fc fb26 	bl	800431c <HAL_RCC_GetPCLK1Freq>
 8007cd0:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART12 */
        else
        {
          frequency = 0U;
        }
        break;
 8007cd2:	f001 ba7e 	b.w	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART12CLKSOURCE_PLL2Q))
 8007cd6:	4b39      	ldr	r3, [pc, #228]	@ (8007dbc <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007cde:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007ce2:	d10a      	bne.n	8007cfa <HAL_RCCEx_GetPeriphCLKFreq+0x11be>
 8007ce4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ce6:	2b10      	cmp	r3, #16
 8007ce8:	d107      	bne.n	8007cfa <HAL_RCCEx_GetPeriphCLKFreq+0x11be>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007cea:	f107 0314 	add.w	r3, r7, #20
 8007cee:	4618      	mov	r0, r3
 8007cf0:	f7fe fc4c 	bl	800658c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007cf4:	69bb      	ldr	r3, [r7, #24]
 8007cf6:	637b      	str	r3, [r7, #52]	@ 0x34
 8007cf8:	e043      	b.n	8007d82 <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART12CLKSOURCE_PLL3Q))
 8007cfa:	4b30      	ldr	r3, [pc, #192]	@ (8007dbc <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007d02:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007d06:	d10a      	bne.n	8007d1e <HAL_RCCEx_GetPeriphCLKFreq+0x11e2>
 8007d08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d0a:	2b20      	cmp	r3, #32
 8007d0c:	d107      	bne.n	8007d1e <HAL_RCCEx_GetPeriphCLKFreq+0x11e2>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007d0e:	f107 0308 	add.w	r3, r7, #8
 8007d12:	4618      	mov	r0, r3
 8007d14:	f7fe fda6 	bl	8006864 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	637b      	str	r3, [r7, #52]	@ 0x34
 8007d1c:	e031      	b.n	8007d82 <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART12CLKSOURCE_HSI))
 8007d1e:	4b27      	ldr	r3, [pc, #156]	@ (8007dbc <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	f003 0302 	and.w	r3, r3, #2
 8007d26:	2b02      	cmp	r3, #2
 8007d28:	d10c      	bne.n	8007d44 <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
 8007d2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d2c:	2b30      	cmp	r3, #48	@ 0x30
 8007d2e:	d109      	bne.n	8007d44 <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007d30:	4b22      	ldr	r3, [pc, #136]	@ (8007dbc <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	08db      	lsrs	r3, r3, #3
 8007d36:	f003 0303 	and.w	r3, r3, #3
 8007d3a:	4a21      	ldr	r2, [pc, #132]	@ (8007dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x1284>)
 8007d3c:	fa22 f303 	lsr.w	r3, r2, r3
 8007d40:	637b      	str	r3, [r7, #52]	@ 0x34
 8007d42:	e01e      	b.n	8007d82 <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART12CLKSOURCE_CSI))
 8007d44:	4b1d      	ldr	r3, [pc, #116]	@ (8007dbc <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007d4c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007d50:	d105      	bne.n	8007d5e <HAL_RCCEx_GetPeriphCLKFreq+0x1222>
 8007d52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d54:	2b40      	cmp	r3, #64	@ 0x40
 8007d56:	d102      	bne.n	8007d5e <HAL_RCCEx_GetPeriphCLKFreq+0x1222>
          frequency = CSI_VALUE;
 8007d58:	4b1a      	ldr	r3, [pc, #104]	@ (8007dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x1288>)
 8007d5a:	637b      	str	r3, [r7, #52]	@ 0x34
 8007d5c:	e011      	b.n	8007d82 <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART12CLKSOURCE_LSE))
 8007d5e:	4b17      	ldr	r3, [pc, #92]	@ (8007dbc <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007d60:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007d64:	f003 0302 	and.w	r3, r3, #2
 8007d68:	2b02      	cmp	r3, #2
 8007d6a:	d106      	bne.n	8007d7a <HAL_RCCEx_GetPeriphCLKFreq+0x123e>
 8007d6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d6e:	2b50      	cmp	r3, #80	@ 0x50
 8007d70:	d103      	bne.n	8007d7a <HAL_RCCEx_GetPeriphCLKFreq+0x123e>
          frequency = LSE_VALUE;
 8007d72:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007d76:	637b      	str	r3, [r7, #52]	@ 0x34
 8007d78:	e003      	b.n	8007d82 <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
          frequency = 0U;
 8007d7a:	2300      	movs	r3, #0
 8007d7c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007d7e:	f001 ba28 	b.w	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007d82:	f001 ba26 	b.w	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART12 */

      case RCC_PERIPHCLK_LPUART1:
        /* Get the current LPUART1 source */
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8007d86:	4b0d      	ldr	r3, [pc, #52]	@ (8007dbc <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007d88:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007d8c:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8007d90:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 8007d92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	d104      	bne.n	8007da2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8007d98:	f7fc faec 	bl	8004374 <HAL_RCC_GetPCLK3Freq>
 8007d9c:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for LPUART1 */
        else
        {
          frequency = 0U;
        }
        break;
 8007d9e:	f001 ba18 	b.w	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL2Q)
 8007da2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007da4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007da8:	d10e      	bne.n	8007dc8 <HAL_RCCEx_GetPeriphCLKFreq+0x128c>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007daa:	f107 0314 	add.w	r3, r7, #20
 8007dae:	4618      	mov	r0, r3
 8007db0:	f7fe fbec 	bl	800658c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007db4:	69bb      	ldr	r3, [r7, #24]
 8007db6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007db8:	f001 ba0b 	b.w	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007dbc:	44020c00 	.word	0x44020c00
 8007dc0:	03d09000 	.word	0x03d09000
 8007dc4:	003d0900 	.word	0x003d0900
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL3Q)
 8007dc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dca:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007dce:	d108      	bne.n	8007de2 <HAL_RCCEx_GetPeriphCLKFreq+0x12a6>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007dd0:	f107 0308 	add.w	r3, r7, #8
 8007dd4:	4618      	mov	r0, r3
 8007dd6:	f7fe fd45 	bl	8006864 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007dda:	68fb      	ldr	r3, [r7, #12]
 8007ddc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007dde:	f001 b9f8 	b.w	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 8007de2:	4ba4      	ldr	r3, [pc, #656]	@ (8008074 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	f003 0302 	and.w	r3, r3, #2
 8007dea:	2b02      	cmp	r3, #2
 8007dec:	d10d      	bne.n	8007e0a <HAL_RCCEx_GetPeriphCLKFreq+0x12ce>
 8007dee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007df0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007df4:	d109      	bne.n	8007e0a <HAL_RCCEx_GetPeriphCLKFreq+0x12ce>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007df6:	4b9f      	ldr	r3, [pc, #636]	@ (8008074 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	08db      	lsrs	r3, r3, #3
 8007dfc:	f003 0303 	and.w	r3, r3, #3
 8007e00:	4a9d      	ldr	r2, [pc, #628]	@ (8008078 <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 8007e02:	fa22 f303 	lsr.w	r3, r2, r3
 8007e06:	637b      	str	r3, [r7, #52]	@ 0x34
 8007e08:	e020      	b.n	8007e4c <HAL_RCCEx_GetPeriphCLKFreq+0x1310>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_CSI))
 8007e0a:	4b9a      	ldr	r3, [pc, #616]	@ (8008074 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007e12:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007e16:	d106      	bne.n	8007e26 <HAL_RCCEx_GetPeriphCLKFreq+0x12ea>
 8007e18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e1a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007e1e:	d102      	bne.n	8007e26 <HAL_RCCEx_GetPeriphCLKFreq+0x12ea>
          frequency = CSI_VALUE;
 8007e20:	4b96      	ldr	r3, [pc, #600]	@ (800807c <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 8007e22:	637b      	str	r3, [r7, #52]	@ 0x34
 8007e24:	e012      	b.n	8007e4c <HAL_RCCEx_GetPeriphCLKFreq+0x1310>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 8007e26:	4b93      	ldr	r3, [pc, #588]	@ (8008074 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007e28:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007e2c:	f003 0302 	and.w	r3, r3, #2
 8007e30:	2b02      	cmp	r3, #2
 8007e32:	d107      	bne.n	8007e44 <HAL_RCCEx_GetPeriphCLKFreq+0x1308>
 8007e34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e36:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8007e3a:	d103      	bne.n	8007e44 <HAL_RCCEx_GetPeriphCLKFreq+0x1308>
          frequency = LSE_VALUE;
 8007e3c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007e40:	637b      	str	r3, [r7, #52]	@ 0x34
 8007e42:	e003      	b.n	8007e4c <HAL_RCCEx_GetPeriphCLKFreq+0x1310>
          frequency = 0U;
 8007e44:	2300      	movs	r3, #0
 8007e46:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007e48:	f001 b9c3 	b.w	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007e4c:	f001 b9c1 	b.w	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_ADCDAC:
        /* Get the current ADCDAC source */
        srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 8007e50:	4b88      	ldr	r3, [pc, #544]	@ (8008074 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007e52:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007e56:	f003 0307 	and.w	r3, r3, #7
 8007e5a:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 8007e5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	d104      	bne.n	8007e6c <HAL_RCCEx_GetPeriphCLKFreq+0x1330>
        {
          frequency = HAL_RCC_GetHCLKFreq();
 8007e62:	f7fc fa3f 	bl	80042e4 <HAL_RCC_GetHCLKFreq>
 8007e66:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for ADCDAC */
        else
        {
          frequency = 0U;
        }
        break;
 8007e68:	f001 b9b3 	b.w	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 8007e6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e6e:	2b01      	cmp	r3, #1
 8007e70:	d104      	bne.n	8007e7c <HAL_RCCEx_GetPeriphCLKFreq+0x1340>
          frequency = HAL_RCC_GetSysClockFreq();
 8007e72:	f7fc f90b 	bl	800408c <HAL_RCC_GetSysClockFreq>
 8007e76:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8007e78:	f001 b9ab 	b.w	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2R)
 8007e7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e7e:	2b02      	cmp	r3, #2
 8007e80:	d108      	bne.n	8007e94 <HAL_RCCEx_GetPeriphCLKFreq+0x1358>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007e82:	f107 0314 	add.w	r3, r7, #20
 8007e86:	4618      	mov	r0, r3
 8007e88:	f7fe fb80 	bl	800658c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8007e8c:	69fb      	ldr	r3, [r7, #28]
 8007e8e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007e90:	f001 b99f 	b.w	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 8007e94:	4b77      	ldr	r3, [pc, #476]	@ (8008074 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007e9c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007ea0:	d105      	bne.n	8007eae <HAL_RCCEx_GetPeriphCLKFreq+0x1372>
 8007ea2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ea4:	2b03      	cmp	r3, #3
 8007ea6:	d102      	bne.n	8007eae <HAL_RCCEx_GetPeriphCLKFreq+0x1372>
          frequency = HSE_VALUE;
 8007ea8:	4b75      	ldr	r3, [pc, #468]	@ (8008080 <HAL_RCCEx_GetPeriphCLKFreq+0x1544>)
 8007eaa:	637b      	str	r3, [r7, #52]	@ 0x34
 8007eac:	e023      	b.n	8007ef6 <HAL_RCCEx_GetPeriphCLKFreq+0x13ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 8007eae:	4b71      	ldr	r3, [pc, #452]	@ (8008074 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	f003 0302 	and.w	r3, r3, #2
 8007eb6:	2b02      	cmp	r3, #2
 8007eb8:	d10c      	bne.n	8007ed4 <HAL_RCCEx_GetPeriphCLKFreq+0x1398>
 8007eba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ebc:	2b04      	cmp	r3, #4
 8007ebe:	d109      	bne.n	8007ed4 <HAL_RCCEx_GetPeriphCLKFreq+0x1398>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007ec0:	4b6c      	ldr	r3, [pc, #432]	@ (8008074 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	08db      	lsrs	r3, r3, #3
 8007ec6:	f003 0303 	and.w	r3, r3, #3
 8007eca:	4a6b      	ldr	r2, [pc, #428]	@ (8008078 <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 8007ecc:	fa22 f303 	lsr.w	r3, r2, r3
 8007ed0:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ed2:	e010      	b.n	8007ef6 <HAL_RCCEx_GetPeriphCLKFreq+0x13ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_CSI))
 8007ed4:	4b67      	ldr	r3, [pc, #412]	@ (8008074 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007edc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007ee0:	d105      	bne.n	8007eee <HAL_RCCEx_GetPeriphCLKFreq+0x13b2>
 8007ee2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ee4:	2b05      	cmp	r3, #5
 8007ee6:	d102      	bne.n	8007eee <HAL_RCCEx_GetPeriphCLKFreq+0x13b2>
          frequency = CSI_VALUE;
 8007ee8:	4b64      	ldr	r3, [pc, #400]	@ (800807c <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 8007eea:	637b      	str	r3, [r7, #52]	@ 0x34
 8007eec:	e003      	b.n	8007ef6 <HAL_RCCEx_GetPeriphCLKFreq+0x13ba>
          frequency = 0U;
 8007eee:	2300      	movs	r3, #0
 8007ef0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007ef2:	f001 b96e 	b.w	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007ef6:	f001 b96c 	b.w	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>


      case RCC_PERIPHCLK_DAC_LP:
        /* Get the current DAC low-power source */
        srcclk = __HAL_RCC_GET_DAC_LP_SOURCE();
 8007efa:	4b5e      	ldr	r3, [pc, #376]	@ (8008074 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007efc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007f00:	f003 0308 	and.w	r3, r3, #8
 8007f04:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSE))
 8007f06:	4b5b      	ldr	r3, [pc, #364]	@ (8008074 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007f08:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007f0c:	f003 0302 	and.w	r3, r3, #2
 8007f10:	2b02      	cmp	r3, #2
 8007f12:	d106      	bne.n	8007f22 <HAL_RCCEx_GetPeriphCLKFreq+0x13e6>
 8007f14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	d103      	bne.n	8007f22 <HAL_RCCEx_GetPeriphCLKFreq+0x13e6>
        {
          frequency = LSE_VALUE;
 8007f1a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007f1e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f20:	e012      	b.n	8007f48 <HAL_RCCEx_GetPeriphCLKFreq+0x140c>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSI))
 8007f22:	4b54      	ldr	r3, [pc, #336]	@ (8008074 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007f24:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007f28:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007f2c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007f30:	d106      	bne.n	8007f40 <HAL_RCCEx_GetPeriphCLKFreq+0x1404>
 8007f32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f34:	2b08      	cmp	r3, #8
 8007f36:	d103      	bne.n	8007f40 <HAL_RCCEx_GetPeriphCLKFreq+0x1404>
        {
          frequency = LSI_VALUE;
 8007f38:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8007f3c:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f3e:	e003      	b.n	8007f48 <HAL_RCCEx_GetPeriphCLKFreq+0x140c>
        }

        /* Clock not enabled for DAC */
        else
        {
          frequency = 0U;
 8007f40:	2300      	movs	r3, #0
 8007f42:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 8007f44:	f001 b945 	b.w	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007f48:	f001 b943 	b.w	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_I2C1:
        /* Get the current I2C1 source */
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8007f4c:	4b49      	ldr	r3, [pc, #292]	@ (8008074 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007f4e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007f52:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007f56:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 8007f58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	d104      	bne.n	8007f68 <HAL_RCCEx_GetPeriphCLKFreq+0x142c>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007f5e:	f7fc f9dd 	bl	800431c <HAL_RCC_GetPCLK1Freq>
 8007f62:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C1 */
        else
        {
          frequency = 0U;
        }
        break;
 8007f64:	f001 b935 	b.w	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I2C1CLKSOURCE_PLL3R)
 8007f68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f6a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007f6e:	d108      	bne.n	8007f82 <HAL_RCCEx_GetPeriphCLKFreq+0x1446>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007f70:	f107 0308 	add.w	r3, r7, #8
 8007f74:	4618      	mov	r0, r3
 8007f76:	f7fe fc75 	bl	8006864 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8007f7a:	693b      	ldr	r3, [r7, #16]
 8007f7c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007f7e:	f001 b928 	b.w	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 8007f82:	4b3c      	ldr	r3, [pc, #240]	@ (8008074 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	f003 0302 	and.w	r3, r3, #2
 8007f8a:	2b02      	cmp	r3, #2
 8007f8c:	d10d      	bne.n	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0x146e>
 8007f8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f90:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007f94:	d109      	bne.n	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0x146e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007f96:	4b37      	ldr	r3, [pc, #220]	@ (8008074 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	08db      	lsrs	r3, r3, #3
 8007f9c:	f003 0303 	and.w	r3, r3, #3
 8007fa0:	4a35      	ldr	r2, [pc, #212]	@ (8008078 <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 8007fa2:	fa22 f303 	lsr.w	r3, r2, r3
 8007fa6:	637b      	str	r3, [r7, #52]	@ 0x34
 8007fa8:	e011      	b.n	8007fce <HAL_RCCEx_GetPeriphCLKFreq+0x1492>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C1CLKSOURCE_CSI))
 8007faa:	4b32      	ldr	r3, [pc, #200]	@ (8008074 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007fb2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007fb6:	d106      	bne.n	8007fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x148a>
 8007fb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fba:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007fbe:	d102      	bne.n	8007fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x148a>
          frequency = CSI_VALUE;
 8007fc0:	4b2e      	ldr	r3, [pc, #184]	@ (800807c <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 8007fc2:	637b      	str	r3, [r7, #52]	@ 0x34
 8007fc4:	e003      	b.n	8007fce <HAL_RCCEx_GetPeriphCLKFreq+0x1492>
          frequency = 0U;
 8007fc6:	2300      	movs	r3, #0
 8007fc8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007fca:	f001 b902 	b.w	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007fce:	f001 b900 	b.w	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_I2C2:
        /* Get the current I2C2 source */
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8007fd2:	4b28      	ldr	r3, [pc, #160]	@ (8008074 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007fd4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007fd8:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8007fdc:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 8007fde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	d104      	bne.n	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x14b2>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007fe4:	f7fc f99a 	bl	800431c <HAL_RCC_GetPCLK1Freq>
 8007fe8:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C2 */
        else
        {
          frequency = 0U;
        }
        break;
 8007fea:	f001 b8f2 	b.w	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I2C2CLKSOURCE_PLL3R)
 8007fee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ff0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007ff4:	d108      	bne.n	8008008 <HAL_RCCEx_GetPeriphCLKFreq+0x14cc>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007ff6:	f107 0308 	add.w	r3, r7, #8
 8007ffa:	4618      	mov	r0, r3
 8007ffc:	f7fe fc32 	bl	8006864 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8008000:	693b      	ldr	r3, [r7, #16]
 8008002:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008004:	f001 b8e5 	b.w	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 8008008:	4b1a      	ldr	r3, [pc, #104]	@ (8008074 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	f003 0302 	and.w	r3, r3, #2
 8008010:	2b02      	cmp	r3, #2
 8008012:	d10d      	bne.n	8008030 <HAL_RCCEx_GetPeriphCLKFreq+0x14f4>
 8008014:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008016:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800801a:	d109      	bne.n	8008030 <HAL_RCCEx_GetPeriphCLKFreq+0x14f4>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800801c:	4b15      	ldr	r3, [pc, #84]	@ (8008074 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	08db      	lsrs	r3, r3, #3
 8008022:	f003 0303 	and.w	r3, r3, #3
 8008026:	4a14      	ldr	r2, [pc, #80]	@ (8008078 <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 8008028:	fa22 f303 	lsr.w	r3, r2, r3
 800802c:	637b      	str	r3, [r7, #52]	@ 0x34
 800802e:	e011      	b.n	8008054 <HAL_RCCEx_GetPeriphCLKFreq+0x1518>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C2CLKSOURCE_CSI))
 8008030:	4b10      	ldr	r3, [pc, #64]	@ (8008074 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008038:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800803c:	d106      	bne.n	800804c <HAL_RCCEx_GetPeriphCLKFreq+0x1510>
 800803e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008040:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8008044:	d102      	bne.n	800804c <HAL_RCCEx_GetPeriphCLKFreq+0x1510>
          frequency = CSI_VALUE;
 8008046:	4b0d      	ldr	r3, [pc, #52]	@ (800807c <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 8008048:	637b      	str	r3, [r7, #52]	@ 0x34
 800804a:	e003      	b.n	8008054 <HAL_RCCEx_GetPeriphCLKFreq+0x1518>
          frequency = 0U;
 800804c:	2300      	movs	r3, #0
 800804e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008050:	f001 b8bf 	b.w	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008054:	f001 b8bd 	b.w	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(I2C3)
      case RCC_PERIPHCLK_I2C3:
        /* Get the current I2C3 source */
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8008058:	4b06      	ldr	r3, [pc, #24]	@ (8008074 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800805a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800805e:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8008062:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C3CLKSOURCE_PCLK3)
 8008064:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008066:	2b00      	cmp	r3, #0
 8008068:	d10c      	bne.n	8008084 <HAL_RCCEx_GetPeriphCLKFreq+0x1548>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 800806a:	f7fc f983 	bl	8004374 <HAL_RCC_GetPCLK3Freq>
 800806e:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C3 */
        else
        {
          frequency = 0U;
        }
        break;
 8008070:	f001 b8af 	b.w	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008074:	44020c00 	.word	0x44020c00
 8008078:	03d09000 	.word	0x03d09000
 800807c:	003d0900 	.word	0x003d0900
 8008080:	007a1200 	.word	0x007a1200
        else if (srcclk ==  RCC_I2C3CLKSOURCE_PLL3R)
 8008084:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008086:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800808a:	d108      	bne.n	800809e <HAL_RCCEx_GetPeriphCLKFreq+0x1562>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800808c:	f107 0308 	add.w	r3, r7, #8
 8008090:	4618      	mov	r0, r3
 8008092:	f7fe fbe7 	bl	8006864 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8008096:	693b      	ldr	r3, [r7, #16]
 8008098:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800809a:	f001 b89a 	b.w	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C3CLKSOURCE_HSI))
 800809e:	4b9f      	ldr	r3, [pc, #636]	@ (800831c <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	f003 0302 	and.w	r3, r3, #2
 80080a6:	2b02      	cmp	r3, #2
 80080a8:	d10d      	bne.n	80080c6 <HAL_RCCEx_GetPeriphCLKFreq+0x158a>
 80080aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080ac:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80080b0:	d109      	bne.n	80080c6 <HAL_RCCEx_GetPeriphCLKFreq+0x158a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80080b2:	4b9a      	ldr	r3, [pc, #616]	@ (800831c <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	08db      	lsrs	r3, r3, #3
 80080b8:	f003 0303 	and.w	r3, r3, #3
 80080bc:	4a98      	ldr	r2, [pc, #608]	@ (8008320 <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 80080be:	fa22 f303 	lsr.w	r3, r2, r3
 80080c2:	637b      	str	r3, [r7, #52]	@ 0x34
 80080c4:	e011      	b.n	80080ea <HAL_RCCEx_GetPeriphCLKFreq+0x15ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C3CLKSOURCE_CSI))
 80080c6:	4b95      	ldr	r3, [pc, #596]	@ (800831c <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80080ce:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80080d2:	d106      	bne.n	80080e2 <HAL_RCCEx_GetPeriphCLKFreq+0x15a6>
 80080d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080d6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80080da:	d102      	bne.n	80080e2 <HAL_RCCEx_GetPeriphCLKFreq+0x15a6>
          frequency = CSI_VALUE;
 80080dc:	4b91      	ldr	r3, [pc, #580]	@ (8008324 <HAL_RCCEx_GetPeriphCLKFreq+0x17e8>)
 80080de:	637b      	str	r3, [r7, #52]	@ 0x34
 80080e0:	e003      	b.n	80080ea <HAL_RCCEx_GetPeriphCLKFreq+0x15ae>
          frequency = 0U;
 80080e2:	2300      	movs	r3, #0
 80080e4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80080e6:	f001 b874 	b.w	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80080ea:	f001 b872 	b.w	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* I2C3 */

#if defined(I2C4)
      case RCC_PERIPHCLK_I2C4:
        /* Get the current I2C4 source */
        srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 80080ee:	4b8b      	ldr	r3, [pc, #556]	@ (800831c <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80080f0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80080f4:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 80080f8:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C4CLKSOURCE_PCLK3)
 80080fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d104      	bne.n	800810a <HAL_RCCEx_GetPeriphCLKFreq+0x15ce>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8008100:	f7fc f938 	bl	8004374 <HAL_RCC_GetPCLK3Freq>
 8008104:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C4 */
        else
        {
          frequency = 0U;
        }
        break;
 8008106:	f001 b864 	b.w	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I2C4CLKSOURCE_PLL3R)
 800810a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800810c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008110:	d108      	bne.n	8008124 <HAL_RCCEx_GetPeriphCLKFreq+0x15e8>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008112:	f107 0308 	add.w	r3, r7, #8
 8008116:	4618      	mov	r0, r3
 8008118:	f7fe fba4 	bl	8006864 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800811c:	693b      	ldr	r3, [r7, #16]
 800811e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008120:	f001 b857 	b.w	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C4CLKSOURCE_HSI))
 8008124:	4b7d      	ldr	r3, [pc, #500]	@ (800831c <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	f003 0302 	and.w	r3, r3, #2
 800812c:	2b02      	cmp	r3, #2
 800812e:	d10d      	bne.n	800814c <HAL_RCCEx_GetPeriphCLKFreq+0x1610>
 8008130:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008132:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008136:	d109      	bne.n	800814c <HAL_RCCEx_GetPeriphCLKFreq+0x1610>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008138:	4b78      	ldr	r3, [pc, #480]	@ (800831c <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	08db      	lsrs	r3, r3, #3
 800813e:	f003 0303 	and.w	r3, r3, #3
 8008142:	4a77      	ldr	r2, [pc, #476]	@ (8008320 <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 8008144:	fa22 f303 	lsr.w	r3, r2, r3
 8008148:	637b      	str	r3, [r7, #52]	@ 0x34
 800814a:	e011      	b.n	8008170 <HAL_RCCEx_GetPeriphCLKFreq+0x1634>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C4CLKSOURCE_CSI))
 800814c:	4b73      	ldr	r3, [pc, #460]	@ (800831c <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008154:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008158:	d106      	bne.n	8008168 <HAL_RCCEx_GetPeriphCLKFreq+0x162c>
 800815a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800815c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8008160:	d102      	bne.n	8008168 <HAL_RCCEx_GetPeriphCLKFreq+0x162c>
          frequency = CSI_VALUE;
 8008162:	4b70      	ldr	r3, [pc, #448]	@ (8008324 <HAL_RCCEx_GetPeriphCLKFreq+0x17e8>)
 8008164:	637b      	str	r3, [r7, #52]	@ 0x34
 8008166:	e003      	b.n	8008170 <HAL_RCCEx_GetPeriphCLKFreq+0x1634>
          frequency = 0U;
 8008168:	2300      	movs	r3, #0
 800816a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800816c:	f001 b831 	b.w	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008170:	f001 b82f 	b.w	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* I2C4 */

      case RCC_PERIPHCLK_I3C1:
        /* Get the current I3C1 source */
        srcclk = __HAL_RCC_GET_I3C1_SOURCE();
 8008174:	4b69      	ldr	r3, [pc, #420]	@ (800831c <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8008176:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800817a:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 800817e:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I3C1CLKSOURCE_PCLK1)
 8008180:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008182:	2b00      	cmp	r3, #0
 8008184:	d104      	bne.n	8008190 <HAL_RCCEx_GetPeriphCLKFreq+0x1654>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8008186:	f7fc f8c9 	bl	800431c <HAL_RCC_GetPCLK1Freq>
 800818a:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I3C1 */
        else
        {
          frequency = 0U;
        }
        break;
 800818c:	f001 b821 	b.w	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I3C1CLKSOURCE_PLL3R)
 8008190:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008192:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008196:	d108      	bne.n	80081aa <HAL_RCCEx_GetPeriphCLKFreq+0x166e>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008198:	f107 0308 	add.w	r3, r7, #8
 800819c:	4618      	mov	r0, r3
 800819e:	f7fe fb61 	bl	8006864 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 80081a2:	693b      	ldr	r3, [r7, #16]
 80081a4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80081a6:	f001 b814 	b.w	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I3C1CLKSOURCE_HSI))
 80081aa:	4b5c      	ldr	r3, [pc, #368]	@ (800831c <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	f003 0302 	and.w	r3, r3, #2
 80081b2:	2b02      	cmp	r3, #2
 80081b4:	d10e      	bne.n	80081d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1698>
 80081b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081b8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80081bc:	d10a      	bne.n	80081d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1698>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80081be:	4b57      	ldr	r3, [pc, #348]	@ (800831c <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	08db      	lsrs	r3, r3, #3
 80081c4:	f003 0303 	and.w	r3, r3, #3
 80081c8:	4a55      	ldr	r2, [pc, #340]	@ (8008320 <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 80081ca:	fa22 f303 	lsr.w	r3, r2, r3
 80081ce:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80081d0:	f000 bfff 	b.w	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 80081d4:	2300      	movs	r3, #0
 80081d6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80081d8:	f000 bffb 	b.w	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        break;
#endif /* I3C2*/

      case RCC_PERIPHCLK_LPTIM1:
        /* Get the current LPTIM1 source */
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 80081dc:	4b4f      	ldr	r3, [pc, #316]	@ (800831c <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80081de:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80081e2:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80081e6:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 80081e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081ea:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80081ee:	d056      	beq.n	800829e <HAL_RCCEx_GetPeriphCLKFreq+0x1762>
 80081f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081f2:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80081f6:	f200 808b 	bhi.w	8008310 <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 80081fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081fc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008200:	d03e      	beq.n	8008280 <HAL_RCCEx_GetPeriphCLKFreq+0x1744>
 8008202:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008204:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008208:	f200 8082 	bhi.w	8008310 <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 800820c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800820e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008212:	d027      	beq.n	8008264 <HAL_RCCEx_GetPeriphCLKFreq+0x1728>
 8008214:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008216:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800821a:	d879      	bhi.n	8008310 <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 800821c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800821e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008222:	d017      	beq.n	8008254 <HAL_RCCEx_GetPeriphCLKFreq+0x1718>
 8008224:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008226:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800822a:	d871      	bhi.n	8008310 <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 800822c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800822e:	2b00      	cmp	r3, #0
 8008230:	d004      	beq.n	800823c <HAL_RCCEx_GetPeriphCLKFreq+0x1700>
 8008232:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008234:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008238:	d004      	beq.n	8008244 <HAL_RCCEx_GetPeriphCLKFreq+0x1708>
 800823a:	e069      	b.n	8008310 <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
        {
          case RCC_LPTIM1CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 800823c:	f7fc f89a 	bl	8004374 <HAL_RCC_GetPCLK3Freq>
 8008240:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 8008242:	e068      	b.n	8008316 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          case RCC_LPTIM1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008244:	f107 0314 	add.w	r3, r7, #20
 8008248:	4618      	mov	r0, r3
 800824a:	f7fe f99f 	bl	800658c <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800824e:	697b      	ldr	r3, [r7, #20]
 8008250:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008252:	e060      	b.n	8008316 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
#if defined(RCC_LPTIM1CLKSOURCE_PLL3R)
          case RCC_LPTIM1CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008254:	f107 0308 	add.w	r3, r7, #8
 8008258:	4618      	mov	r0, r3
 800825a:	f7fe fb03 	bl	8006864 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 800825e:	693b      	ldr	r3, [r7, #16]
 8008260:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008262:	e058      	b.n	8008316 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
#endif /* RCC_LPTIM1CLKSOURCE_PLL3R */
          case RCC_LPTIM1CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8008264:	4b2d      	ldr	r3, [pc, #180]	@ (800831c <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8008266:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800826a:	f003 0302 	and.w	r3, r3, #2
 800826e:	2b02      	cmp	r3, #2
 8008270:	d103      	bne.n	800827a <HAL_RCCEx_GetPeriphCLKFreq+0x173e>
            {
              frequency = LSE_VALUE;
 8008272:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008276:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8008278:	e04d      	b.n	8008316 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
              frequency = 0;
 800827a:	2300      	movs	r3, #0
 800827c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800827e:	e04a      	b.n	8008316 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          case RCC_LPTIM1CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8008280:	4b26      	ldr	r3, [pc, #152]	@ (800831c <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8008282:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008286:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800828a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800828e:	d103      	bne.n	8008298 <HAL_RCCEx_GetPeriphCLKFreq+0x175c>
            {
              frequency = LSI_VALUE;
 8008290:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8008294:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8008296:	e03e      	b.n	8008316 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
              frequency = 0;
 8008298:	2300      	movs	r3, #0
 800829a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800829c:	e03b      	b.n	8008316 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          case RCC_LPTIM1CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM1 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800829e:	4b1f      	ldr	r3, [pc, #124]	@ (800831c <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80082a0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80082a4:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80082a8:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80082aa:	4b1c      	ldr	r3, [pc, #112]	@ (800831c <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	f003 0302 	and.w	r3, r3, #2
 80082b2:	2b02      	cmp	r3, #2
 80082b4:	d10c      	bne.n	80082d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1794>
 80082b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d109      	bne.n	80082d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1794>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80082bc:	4b17      	ldr	r3, [pc, #92]	@ (800831c <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	08db      	lsrs	r3, r3, #3
 80082c2:	f003 0303 	and.w	r3, r3, #3
 80082c6:	4a16      	ldr	r2, [pc, #88]	@ (8008320 <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 80082c8:	fa22 f303 	lsr.w	r3, r2, r3
 80082cc:	637b      	str	r3, [r7, #52]	@ 0x34
 80082ce:	e01e      	b.n	800830e <HAL_RCCEx_GetPeriphCLKFreq+0x17d2>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80082d0:	4b12      	ldr	r3, [pc, #72]	@ (800831c <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80082d8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80082dc:	d106      	bne.n	80082ec <HAL_RCCEx_GetPeriphCLKFreq+0x17b0>
 80082de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80082e4:	d102      	bne.n	80082ec <HAL_RCCEx_GetPeriphCLKFreq+0x17b0>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80082e6:	4b0f      	ldr	r3, [pc, #60]	@ (8008324 <HAL_RCCEx_GetPeriphCLKFreq+0x17e8>)
 80082e8:	637b      	str	r3, [r7, #52]	@ 0x34
 80082ea:	e010      	b.n	800830e <HAL_RCCEx_GetPeriphCLKFreq+0x17d2>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80082ec:	4b0b      	ldr	r3, [pc, #44]	@ (800831c <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80082f4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80082f8:	d106      	bne.n	8008308 <HAL_RCCEx_GetPeriphCLKFreq+0x17cc>
 80082fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082fc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008300:	d102      	bne.n	8008308 <HAL_RCCEx_GetPeriphCLKFreq+0x17cc>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8008302:	4b09      	ldr	r3, [pc, #36]	@ (8008328 <HAL_RCCEx_GetPeriphCLKFreq+0x17ec>)
 8008304:	637b      	str	r3, [r7, #52]	@ 0x34
 8008306:	e002      	b.n	800830e <HAL_RCCEx_GetPeriphCLKFreq+0x17d2>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8008308:	2300      	movs	r3, #0
 800830a:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800830c:	e003      	b.n	8008316 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
 800830e:	e002      	b.n	8008316 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          default :
          {
            frequency = 0U;
 8008310:	2300      	movs	r3, #0
 8008312:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008314:	bf00      	nop
          }
        }
        break;
 8008316:	f000 bf5c 	b.w	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800831a:	bf00      	nop
 800831c:	44020c00 	.word	0x44020c00
 8008320:	03d09000 	.word	0x03d09000
 8008324:	003d0900 	.word	0x003d0900
 8008328:	007a1200 	.word	0x007a1200

      case RCC_PERIPHCLK_LPTIM2:
        /* Get the current LPTIM2 source */
        srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 800832c:	4b9e      	ldr	r3, [pc, #632]	@ (80085a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800832e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8008332:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8008336:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 8008338:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800833a:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800833e:	d056      	beq.n	80083ee <HAL_RCCEx_GetPeriphCLKFreq+0x18b2>
 8008340:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008342:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8008346:	f200 808b 	bhi.w	8008460 <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 800834a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800834c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008350:	d03e      	beq.n	80083d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1894>
 8008352:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008354:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008358:	f200 8082 	bhi.w	8008460 <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 800835c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800835e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008362:	d027      	beq.n	80083b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1878>
 8008364:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008366:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800836a:	d879      	bhi.n	8008460 <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 800836c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800836e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008372:	d017      	beq.n	80083a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1868>
 8008374:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008376:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800837a:	d871      	bhi.n	8008460 <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 800837c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800837e:	2b00      	cmp	r3, #0
 8008380:	d004      	beq.n	800838c <HAL_RCCEx_GetPeriphCLKFreq+0x1850>
 8008382:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008384:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008388:	d004      	beq.n	8008394 <HAL_RCCEx_GetPeriphCLKFreq+0x1858>
 800838a:	e069      	b.n	8008460 <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
        {
          case RCC_LPTIM2CLKSOURCE_PCLK1:
          {
            frequency = HAL_RCC_GetPCLK1Freq();
 800838c:	f7fb ffc6 	bl	800431c <HAL_RCC_GetPCLK1Freq>
 8008390:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 8008392:	e068      	b.n	8008466 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          case RCC_LPTIM2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008394:	f107 0314 	add.w	r3, r7, #20
 8008398:	4618      	mov	r0, r3
 800839a:	f7fe f8f7 	bl	800658c <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800839e:	697b      	ldr	r3, [r7, #20]
 80083a0:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80083a2:	e060      	b.n	8008466 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
#if defined(RCC_LPTIM2CLKSOURCE_PLL3R)
          case RCC_LPTIM2CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80083a4:	f107 0308 	add.w	r3, r7, #8
 80083a8:	4618      	mov	r0, r3
 80083aa:	f7fe fa5b 	bl	8006864 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 80083ae:	693b      	ldr	r3, [r7, #16]
 80083b0:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80083b2:	e058      	b.n	8008466 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
#endif /* RCC_LPTIM2CLKSOURCE_PLL3R */
          case RCC_LPTIM2CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80083b4:	4b7c      	ldr	r3, [pc, #496]	@ (80085a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 80083b6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80083ba:	f003 0302 	and.w	r3, r3, #2
 80083be:	2b02      	cmp	r3, #2
 80083c0:	d103      	bne.n	80083ca <HAL_RCCEx_GetPeriphCLKFreq+0x188e>
            {
              frequency = LSE_VALUE;
 80083c2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80083c6:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 80083c8:	e04d      	b.n	8008466 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
              frequency = 0;
 80083ca:	2300      	movs	r3, #0
 80083cc:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80083ce:	e04a      	b.n	8008466 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          case RCC_LPTIM2CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 80083d0:	4b75      	ldr	r3, [pc, #468]	@ (80085a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 80083d2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80083d6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80083da:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80083de:	d103      	bne.n	80083e8 <HAL_RCCEx_GetPeriphCLKFreq+0x18ac>
            {
              frequency = LSI_VALUE;
 80083e0:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80083e4:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 80083e6:	e03e      	b.n	8008466 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
              frequency = 0;
 80083e8:	2300      	movs	r3, #0
 80083ea:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80083ec:	e03b      	b.n	8008466 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          case RCC_LPTIM2CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM2 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80083ee:	4b6e      	ldr	r3, [pc, #440]	@ (80085a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 80083f0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80083f4:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80083f8:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80083fa:	4b6b      	ldr	r3, [pc, #428]	@ (80085a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	f003 0302 	and.w	r3, r3, #2
 8008402:	2b02      	cmp	r3, #2
 8008404:	d10c      	bne.n	8008420 <HAL_RCCEx_GetPeriphCLKFreq+0x18e4>
 8008406:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008408:	2b00      	cmp	r3, #0
 800840a:	d109      	bne.n	8008420 <HAL_RCCEx_GetPeriphCLKFreq+0x18e4>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800840c:	4b66      	ldr	r3, [pc, #408]	@ (80085a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	08db      	lsrs	r3, r3, #3
 8008412:	f003 0303 	and.w	r3, r3, #3
 8008416:	4a65      	ldr	r2, [pc, #404]	@ (80085ac <HAL_RCCEx_GetPeriphCLKFreq+0x1a70>)
 8008418:	fa22 f303 	lsr.w	r3, r2, r3
 800841c:	637b      	str	r3, [r7, #52]	@ 0x34
 800841e:	e01e      	b.n	800845e <HAL_RCCEx_GetPeriphCLKFreq+0x1922>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008420:	4b61      	ldr	r3, [pc, #388]	@ (80085a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008428:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800842c:	d106      	bne.n	800843c <HAL_RCCEx_GetPeriphCLKFreq+0x1900>
 800842e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008430:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008434:	d102      	bne.n	800843c <HAL_RCCEx_GetPeriphCLKFreq+0x1900>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8008436:	4b5e      	ldr	r3, [pc, #376]	@ (80085b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a74>)
 8008438:	637b      	str	r3, [r7, #52]	@ 0x34
 800843a:	e010      	b.n	800845e <HAL_RCCEx_GetPeriphCLKFreq+0x1922>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800843c:	4b5a      	ldr	r3, [pc, #360]	@ (80085a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008444:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008448:	d106      	bne.n	8008458 <HAL_RCCEx_GetPeriphCLKFreq+0x191c>
 800844a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800844c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008450:	d102      	bne.n	8008458 <HAL_RCCEx_GetPeriphCLKFreq+0x191c>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8008452:	4b58      	ldr	r3, [pc, #352]	@ (80085b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a78>)
 8008454:	637b      	str	r3, [r7, #52]	@ 0x34
 8008456:	e002      	b.n	800845e <HAL_RCCEx_GetPeriphCLKFreq+0x1922>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8008458:	2300      	movs	r3, #0
 800845a:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800845c:	e003      	b.n	8008466 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
 800845e:	e002      	b.n	8008466 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          default :
          {
            frequency = 0U;
 8008460:	2300      	movs	r3, #0
 8008462:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008464:	bf00      	nop
          }
        }
        break;
 8008466:	f000 beb4 	b.w	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(LPTIM3)
      case RCC_PERIPHCLK_LPTIM3:
        /* Get the current LPTIM3 source */
        srcclk = __HAL_RCC_GET_LPTIM3_SOURCE();
 800846a:	4b4f      	ldr	r3, [pc, #316]	@ (80085a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800846c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8008470:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8008474:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 8008476:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008478:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800847c:	d056      	beq.n	800852c <HAL_RCCEx_GetPeriphCLKFreq+0x19f0>
 800847e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008480:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008484:	f200 808b 	bhi.w	800859e <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 8008488:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800848a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800848e:	d03e      	beq.n	800850e <HAL_RCCEx_GetPeriphCLKFreq+0x19d2>
 8008490:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008492:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008496:	f200 8082 	bhi.w	800859e <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 800849a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800849c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80084a0:	d027      	beq.n	80084f2 <HAL_RCCEx_GetPeriphCLKFreq+0x19b6>
 80084a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084a4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80084a8:	d879      	bhi.n	800859e <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 80084aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084ac:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80084b0:	d017      	beq.n	80084e2 <HAL_RCCEx_GetPeriphCLKFreq+0x19a6>
 80084b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084b4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80084b8:	d871      	bhi.n	800859e <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 80084ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084bc:	2b00      	cmp	r3, #0
 80084be:	d004      	beq.n	80084ca <HAL_RCCEx_GetPeriphCLKFreq+0x198e>
 80084c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084c2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80084c6:	d004      	beq.n	80084d2 <HAL_RCCEx_GetPeriphCLKFreq+0x1996>
 80084c8:	e069      	b.n	800859e <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
        {
          case RCC_LPTIM3CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 80084ca:	f7fb ff53 	bl	8004374 <HAL_RCC_GetPCLK3Freq>
 80084ce:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 80084d0:	e068      	b.n	80085a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80084d2:	f107 0314 	add.w	r3, r7, #20
 80084d6:	4618      	mov	r0, r3
 80084d8:	f7fe f858 	bl	800658c <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 80084dc:	697b      	ldr	r3, [r7, #20]
 80084de:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80084e0:	e060      	b.n	80085a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80084e2:	f107 0308 	add.w	r3, r7, #8
 80084e6:	4618      	mov	r0, r3
 80084e8:	f7fe f9bc 	bl	8006864 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 80084ec:	693b      	ldr	r3, [r7, #16]
 80084ee:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80084f0:	e058      	b.n	80085a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80084f2:	4b2d      	ldr	r3, [pc, #180]	@ (80085a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 80084f4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80084f8:	f003 0302 	and.w	r3, r3, #2
 80084fc:	2b02      	cmp	r3, #2
 80084fe:	d103      	bne.n	8008508 <HAL_RCCEx_GetPeriphCLKFreq+0x19cc>
            {
              frequency = LSE_VALUE;
 8008500:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008504:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8008506:	e04d      	b.n	80085a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
              frequency = 0;
 8008508:	2300      	movs	r3, #0
 800850a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800850c:	e04a      	b.n	80085a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 800850e:	4b26      	ldr	r3, [pc, #152]	@ (80085a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008510:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008514:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008518:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800851c:	d103      	bne.n	8008526 <HAL_RCCEx_GetPeriphCLKFreq+0x19ea>
            {
              frequency = LSI_VALUE;
 800851e:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8008522:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8008524:	e03e      	b.n	80085a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
              frequency = 0;
 8008526:	2300      	movs	r3, #0
 8008528:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800852a:	e03b      	b.n	80085a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM3 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800852c:	4b1e      	ldr	r3, [pc, #120]	@ (80085a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800852e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008532:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8008536:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008538:	4b1b      	ldr	r3, [pc, #108]	@ (80085a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	f003 0302 	and.w	r3, r3, #2
 8008540:	2b02      	cmp	r3, #2
 8008542:	d10c      	bne.n	800855e <HAL_RCCEx_GetPeriphCLKFreq+0x1a22>
 8008544:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008546:	2b00      	cmp	r3, #0
 8008548:	d109      	bne.n	800855e <HAL_RCCEx_GetPeriphCLKFreq+0x1a22>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800854a:	4b17      	ldr	r3, [pc, #92]	@ (80085a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	08db      	lsrs	r3, r3, #3
 8008550:	f003 0303 	and.w	r3, r3, #3
 8008554:	4a15      	ldr	r2, [pc, #84]	@ (80085ac <HAL_RCCEx_GetPeriphCLKFreq+0x1a70>)
 8008556:	fa22 f303 	lsr.w	r3, r2, r3
 800855a:	637b      	str	r3, [r7, #52]	@ 0x34
 800855c:	e01e      	b.n	800859c <HAL_RCCEx_GetPeriphCLKFreq+0x1a60>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800855e:	4b12      	ldr	r3, [pc, #72]	@ (80085a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008566:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800856a:	d106      	bne.n	800857a <HAL_RCCEx_GetPeriphCLKFreq+0x1a3e>
 800856c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800856e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008572:	d102      	bne.n	800857a <HAL_RCCEx_GetPeriphCLKFreq+0x1a3e>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8008574:	4b0e      	ldr	r3, [pc, #56]	@ (80085b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a74>)
 8008576:	637b      	str	r3, [r7, #52]	@ 0x34
 8008578:	e010      	b.n	800859c <HAL_RCCEx_GetPeriphCLKFreq+0x1a60>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800857a:	4b0b      	ldr	r3, [pc, #44]	@ (80085a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008582:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008586:	d106      	bne.n	8008596 <HAL_RCCEx_GetPeriphCLKFreq+0x1a5a>
 8008588:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800858a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800858e:	d102      	bne.n	8008596 <HAL_RCCEx_GetPeriphCLKFreq+0x1a5a>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8008590:	4b08      	ldr	r3, [pc, #32]	@ (80085b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a78>)
 8008592:	637b      	str	r3, [r7, #52]	@ 0x34
 8008594:	e002      	b.n	800859c <HAL_RCCEx_GetPeriphCLKFreq+0x1a60>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8008596:	2300      	movs	r3, #0
 8008598:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800859a:	e003      	b.n	80085a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
 800859c:	e002      	b.n	80085a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          default :
          {
            frequency = 0U;
 800859e:	2300      	movs	r3, #0
 80085a0:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80085a2:	bf00      	nop
          }
        }
        break;
 80085a4:	f000 be15 	b.w	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80085a8:	44020c00 	.word	0x44020c00
 80085ac:	03d09000 	.word	0x03d09000
 80085b0:	003d0900 	.word	0x003d0900
 80085b4:	007a1200 	.word	0x007a1200
#endif /* LPTIM3 */

#if defined(LPTIM4)
      case RCC_PERIPHCLK_LPTIM4:
        /* Get the current LPTIM4 source */
        srcclk = __HAL_RCC_GET_LPTIM4_SOURCE();
 80085b8:	4b9e      	ldr	r3, [pc, #632]	@ (8008834 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80085ba:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80085be:	f403 03e0 	and.w	r3, r3, #7340032	@ 0x700000
 80085c2:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 80085c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085c6:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 80085ca:	d056      	beq.n	800867a <HAL_RCCEx_GetPeriphCLKFreq+0x1b3e>
 80085cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085ce:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 80085d2:	f200 808b 	bhi.w	80086ec <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 80085d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085d8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80085dc:	d03e      	beq.n	800865c <HAL_RCCEx_GetPeriphCLKFreq+0x1b20>
 80085de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085e0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80085e4:	f200 8082 	bhi.w	80086ec <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 80085e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085ea:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80085ee:	d027      	beq.n	8008640 <HAL_RCCEx_GetPeriphCLKFreq+0x1b04>
 80085f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085f2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80085f6:	d879      	bhi.n	80086ec <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 80085f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085fa:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80085fe:	d017      	beq.n	8008630 <HAL_RCCEx_GetPeriphCLKFreq+0x1af4>
 8008600:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008602:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008606:	d871      	bhi.n	80086ec <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 8008608:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800860a:	2b00      	cmp	r3, #0
 800860c:	d004      	beq.n	8008618 <HAL_RCCEx_GetPeriphCLKFreq+0x1adc>
 800860e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008610:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008614:	d004      	beq.n	8008620 <HAL_RCCEx_GetPeriphCLKFreq+0x1ae4>
 8008616:	e069      	b.n	80086ec <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
        {
          case RCC_LPTIM4CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 8008618:	f7fb feac 	bl	8004374 <HAL_RCC_GetPCLK3Freq>
 800861c:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 800861e:	e068      	b.n	80086f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008620:	f107 0314 	add.w	r3, r7, #20
 8008624:	4618      	mov	r0, r3
 8008626:	f7fd ffb1 	bl	800658c <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800862a:	697b      	ldr	r3, [r7, #20]
 800862c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800862e:	e060      	b.n	80086f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008630:	f107 0308 	add.w	r3, r7, #8
 8008634:	4618      	mov	r0, r3
 8008636:	f7fe f915 	bl	8006864 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 800863a:	693b      	ldr	r3, [r7, #16]
 800863c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800863e:	e058      	b.n	80086f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8008640:	4b7c      	ldr	r3, [pc, #496]	@ (8008834 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8008642:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008646:	f003 0302 	and.w	r3, r3, #2
 800864a:	2b02      	cmp	r3, #2
 800864c:	d103      	bne.n	8008656 <HAL_RCCEx_GetPeriphCLKFreq+0x1b1a>
            {
              frequency = LSE_VALUE;
 800864e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008652:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8008654:	e04d      	b.n	80086f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
              frequency = 0;
 8008656:	2300      	movs	r3, #0
 8008658:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800865a:	e04a      	b.n	80086f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 800865c:	4b75      	ldr	r3, [pc, #468]	@ (8008834 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800865e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008662:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008666:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800866a:	d103      	bne.n	8008674 <HAL_RCCEx_GetPeriphCLKFreq+0x1b38>
            {
              frequency = LSI_VALUE;
 800866c:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8008670:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8008672:	e03e      	b.n	80086f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
              frequency = 0;
 8008674:	2300      	movs	r3, #0
 8008676:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008678:	e03b      	b.n	80086f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM4 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800867a:	4b6e      	ldr	r3, [pc, #440]	@ (8008834 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800867c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008680:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8008684:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008686:	4b6b      	ldr	r3, [pc, #428]	@ (8008834 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	f003 0302 	and.w	r3, r3, #2
 800868e:	2b02      	cmp	r3, #2
 8008690:	d10c      	bne.n	80086ac <HAL_RCCEx_GetPeriphCLKFreq+0x1b70>
 8008692:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008694:	2b00      	cmp	r3, #0
 8008696:	d109      	bne.n	80086ac <HAL_RCCEx_GetPeriphCLKFreq+0x1b70>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008698:	4b66      	ldr	r3, [pc, #408]	@ (8008834 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	08db      	lsrs	r3, r3, #3
 800869e:	f003 0303 	and.w	r3, r3, #3
 80086a2:	4a65      	ldr	r2, [pc, #404]	@ (8008838 <HAL_RCCEx_GetPeriphCLKFreq+0x1cfc>)
 80086a4:	fa22 f303 	lsr.w	r3, r2, r3
 80086a8:	637b      	str	r3, [r7, #52]	@ 0x34
 80086aa:	e01e      	b.n	80086ea <HAL_RCCEx_GetPeriphCLKFreq+0x1bae>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80086ac:	4b61      	ldr	r3, [pc, #388]	@ (8008834 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80086b4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80086b8:	d106      	bne.n	80086c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1b8c>
 80086ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80086bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80086c0:	d102      	bne.n	80086c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1b8c>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80086c2:	4b5e      	ldr	r3, [pc, #376]	@ (800883c <HAL_RCCEx_GetPeriphCLKFreq+0x1d00>)
 80086c4:	637b      	str	r3, [r7, #52]	@ 0x34
 80086c6:	e010      	b.n	80086ea <HAL_RCCEx_GetPeriphCLKFreq+0x1bae>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80086c8:	4b5a      	ldr	r3, [pc, #360]	@ (8008834 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80086d0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80086d4:	d106      	bne.n	80086e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1ba8>
 80086d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80086d8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80086dc:	d102      	bne.n	80086e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1ba8>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80086de:	4b58      	ldr	r3, [pc, #352]	@ (8008840 <HAL_RCCEx_GetPeriphCLKFreq+0x1d04>)
 80086e0:	637b      	str	r3, [r7, #52]	@ 0x34
 80086e2:	e002      	b.n	80086ea <HAL_RCCEx_GetPeriphCLKFreq+0x1bae>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 80086e4:	2300      	movs	r3, #0
 80086e6:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 80086e8:	e003      	b.n	80086f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
 80086ea:	e002      	b.n	80086f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          default :
          {
            frequency = 0U;
 80086ec:	2300      	movs	r3, #0
 80086ee:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80086f0:	bf00      	nop
          }
        }
        break;
 80086f2:	f000 bd6e 	b.w	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* LPTIM4 */

#if defined(LPTIM5)
      case RCC_PERIPHCLK_LPTIM5:
        /* Get the current LPTIM5 source */
        srcclk = __HAL_RCC_GET_LPTIM5_SOURCE();
 80086f6:	4b4f      	ldr	r3, [pc, #316]	@ (8008834 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80086f8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80086fc:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8008700:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 8008702:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008704:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8008708:	d056      	beq.n	80087b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1c7c>
 800870a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800870c:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8008710:	f200 808b 	bhi.w	800882a <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 8008714:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008716:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800871a:	d03e      	beq.n	800879a <HAL_RCCEx_GetPeriphCLKFreq+0x1c5e>
 800871c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800871e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008722:	f200 8082 	bhi.w	800882a <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 8008726:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008728:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800872c:	d027      	beq.n	800877e <HAL_RCCEx_GetPeriphCLKFreq+0x1c42>
 800872e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008730:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8008734:	d879      	bhi.n	800882a <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 8008736:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008738:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800873c:	d017      	beq.n	800876e <HAL_RCCEx_GetPeriphCLKFreq+0x1c32>
 800873e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008740:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008744:	d871      	bhi.n	800882a <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 8008746:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008748:	2b00      	cmp	r3, #0
 800874a:	d004      	beq.n	8008756 <HAL_RCCEx_GetPeriphCLKFreq+0x1c1a>
 800874c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800874e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008752:	d004      	beq.n	800875e <HAL_RCCEx_GetPeriphCLKFreq+0x1c22>
 8008754:	e069      	b.n	800882a <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
        {
          case RCC_LPTIM5CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 8008756:	f7fb fe0d 	bl	8004374 <HAL_RCC_GetPCLK3Freq>
 800875a:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 800875c:	e068      	b.n	8008830 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800875e:	f107 0314 	add.w	r3, r7, #20
 8008762:	4618      	mov	r0, r3
 8008764:	f7fd ff12 	bl	800658c <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8008768:	697b      	ldr	r3, [r7, #20]
 800876a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800876c:	e060      	b.n	8008830 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800876e:	f107 0308 	add.w	r3, r7, #8
 8008772:	4618      	mov	r0, r3
 8008774:	f7fe f876 	bl	8006864 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 8008778:	693b      	ldr	r3, [r7, #16]
 800877a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800877c:	e058      	b.n	8008830 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800877e:	4b2d      	ldr	r3, [pc, #180]	@ (8008834 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8008780:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008784:	f003 0302 	and.w	r3, r3, #2
 8008788:	2b02      	cmp	r3, #2
 800878a:	d103      	bne.n	8008794 <HAL_RCCEx_GetPeriphCLKFreq+0x1c58>
            {
              frequency = LSE_VALUE;
 800878c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008790:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8008792:	e04d      	b.n	8008830 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
              frequency = 0;
 8008794:	2300      	movs	r3, #0
 8008796:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008798:	e04a      	b.n	8008830 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 800879a:	4b26      	ldr	r3, [pc, #152]	@ (8008834 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800879c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80087a0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80087a4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80087a8:	d103      	bne.n	80087b2 <HAL_RCCEx_GetPeriphCLKFreq+0x1c76>
            {
              frequency = LSI_VALUE;
 80087aa:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80087ae:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 80087b0:	e03e      	b.n	8008830 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
              frequency = 0;
 80087b2:	2300      	movs	r3, #0
 80087b4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80087b6:	e03b      	b.n	8008830 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM5 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80087b8:	4b1e      	ldr	r3, [pc, #120]	@ (8008834 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80087ba:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80087be:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80087c2:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80087c4:	4b1b      	ldr	r3, [pc, #108]	@ (8008834 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	f003 0302 	and.w	r3, r3, #2
 80087cc:	2b02      	cmp	r3, #2
 80087ce:	d10c      	bne.n	80087ea <HAL_RCCEx_GetPeriphCLKFreq+0x1cae>
 80087d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	d109      	bne.n	80087ea <HAL_RCCEx_GetPeriphCLKFreq+0x1cae>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80087d6:	4b17      	ldr	r3, [pc, #92]	@ (8008834 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	08db      	lsrs	r3, r3, #3
 80087dc:	f003 0303 	and.w	r3, r3, #3
 80087e0:	4a15      	ldr	r2, [pc, #84]	@ (8008838 <HAL_RCCEx_GetPeriphCLKFreq+0x1cfc>)
 80087e2:	fa22 f303 	lsr.w	r3, r2, r3
 80087e6:	637b      	str	r3, [r7, #52]	@ 0x34
 80087e8:	e01e      	b.n	8008828 <HAL_RCCEx_GetPeriphCLKFreq+0x1cec>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80087ea:	4b12      	ldr	r3, [pc, #72]	@ (8008834 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80087f2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80087f6:	d106      	bne.n	8008806 <HAL_RCCEx_GetPeriphCLKFreq+0x1cca>
 80087f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80087fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80087fe:	d102      	bne.n	8008806 <HAL_RCCEx_GetPeriphCLKFreq+0x1cca>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8008800:	4b0e      	ldr	r3, [pc, #56]	@ (800883c <HAL_RCCEx_GetPeriphCLKFreq+0x1d00>)
 8008802:	637b      	str	r3, [r7, #52]	@ 0x34
 8008804:	e010      	b.n	8008828 <HAL_RCCEx_GetPeriphCLKFreq+0x1cec>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008806:	4b0b      	ldr	r3, [pc, #44]	@ (8008834 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800880e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008812:	d106      	bne.n	8008822 <HAL_RCCEx_GetPeriphCLKFreq+0x1ce6>
 8008814:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008816:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800881a:	d102      	bne.n	8008822 <HAL_RCCEx_GetPeriphCLKFreq+0x1ce6>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800881c:	4b08      	ldr	r3, [pc, #32]	@ (8008840 <HAL_RCCEx_GetPeriphCLKFreq+0x1d04>)
 800881e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008820:	e002      	b.n	8008828 <HAL_RCCEx_GetPeriphCLKFreq+0x1cec>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8008822:	2300      	movs	r3, #0
 8008824:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8008826:	e003      	b.n	8008830 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
 8008828:	e002      	b.n	8008830 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          default :
          {
            frequency = 0U;
 800882a:	2300      	movs	r3, #0
 800882c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800882e:	bf00      	nop
          }
        }
        break;
 8008830:	f000 bccf 	b.w	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008834:	44020c00 	.word	0x44020c00
 8008838:	03d09000 	.word	0x03d09000
 800883c:	003d0900 	.word	0x003d0900
 8008840:	007a1200 	.word	0x007a1200
#endif /* LPTIM5 */

#if defined(LPTIM6)
      case RCC_PERIPHCLK_LPTIM6:
        /* Get the current LPTIM6 source */
        srcclk = __HAL_RCC_GET_LPTIM6_SOURCE();
 8008844:	4b9e      	ldr	r3, [pc, #632]	@ (8008ac0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8008846:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800884a:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 800884e:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 8008850:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008852:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008856:	d056      	beq.n	8008906 <HAL_RCCEx_GetPeriphCLKFreq+0x1dca>
 8008858:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800885a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800885e:	f200 808b 	bhi.w	8008978 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 8008862:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008864:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008868:	d03e      	beq.n	80088e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1dac>
 800886a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800886c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008870:	f200 8082 	bhi.w	8008978 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 8008874:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008876:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800887a:	d027      	beq.n	80088cc <HAL_RCCEx_GetPeriphCLKFreq+0x1d90>
 800887c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800887e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8008882:	d879      	bhi.n	8008978 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 8008884:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008886:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800888a:	d017      	beq.n	80088bc <HAL_RCCEx_GetPeriphCLKFreq+0x1d80>
 800888c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800888e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008892:	d871      	bhi.n	8008978 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 8008894:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008896:	2b00      	cmp	r3, #0
 8008898:	d004      	beq.n	80088a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1d68>
 800889a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800889c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80088a0:	d004      	beq.n	80088ac <HAL_RCCEx_GetPeriphCLKFreq+0x1d70>
 80088a2:	e069      	b.n	8008978 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
        {
          case RCC_LPTIM6CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 80088a4:	f7fb fd66 	bl	8004374 <HAL_RCC_GetPCLK3Freq>
 80088a8:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 80088aa:	e068      	b.n	800897e <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80088ac:	f107 0314 	add.w	r3, r7, #20
 80088b0:	4618      	mov	r0, r3
 80088b2:	f7fd fe6b 	bl	800658c <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 80088b6:	697b      	ldr	r3, [r7, #20]
 80088b8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80088ba:	e060      	b.n	800897e <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80088bc:	f107 0308 	add.w	r3, r7, #8
 80088c0:	4618      	mov	r0, r3
 80088c2:	f7fd ffcf 	bl	8006864 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 80088c6:	693b      	ldr	r3, [r7, #16]
 80088c8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80088ca:	e058      	b.n	800897e <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80088cc:	4b7c      	ldr	r3, [pc, #496]	@ (8008ac0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 80088ce:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80088d2:	f003 0302 	and.w	r3, r3, #2
 80088d6:	2b02      	cmp	r3, #2
 80088d8:	d103      	bne.n	80088e2 <HAL_RCCEx_GetPeriphCLKFreq+0x1da6>
            {
              frequency = LSE_VALUE;
 80088da:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80088de:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 80088e0:	e04d      	b.n	800897e <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
              frequency = 0;
 80088e2:	2300      	movs	r3, #0
 80088e4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80088e6:	e04a      	b.n	800897e <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 80088e8:	4b75      	ldr	r3, [pc, #468]	@ (8008ac0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 80088ea:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80088ee:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80088f2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80088f6:	d103      	bne.n	8008900 <HAL_RCCEx_GetPeriphCLKFreq+0x1dc4>
            {
              frequency = LSI_VALUE;
 80088f8:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80088fc:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 80088fe:	e03e      	b.n	800897e <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
              frequency = 0;
 8008900:	2300      	movs	r3, #0
 8008902:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008904:	e03b      	b.n	800897e <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM6 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008906:	4b6e      	ldr	r3, [pc, #440]	@ (8008ac0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8008908:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800890c:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8008910:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008912:	4b6b      	ldr	r3, [pc, #428]	@ (8008ac0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	f003 0302 	and.w	r3, r3, #2
 800891a:	2b02      	cmp	r3, #2
 800891c:	d10c      	bne.n	8008938 <HAL_RCCEx_GetPeriphCLKFreq+0x1dfc>
 800891e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008920:	2b00      	cmp	r3, #0
 8008922:	d109      	bne.n	8008938 <HAL_RCCEx_GetPeriphCLKFreq+0x1dfc>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008924:	4b66      	ldr	r3, [pc, #408]	@ (8008ac0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	08db      	lsrs	r3, r3, #3
 800892a:	f003 0303 	and.w	r3, r3, #3
 800892e:	4a65      	ldr	r2, [pc, #404]	@ (8008ac4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f88>)
 8008930:	fa22 f303 	lsr.w	r3, r2, r3
 8008934:	637b      	str	r3, [r7, #52]	@ 0x34
 8008936:	e01e      	b.n	8008976 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008938:	4b61      	ldr	r3, [pc, #388]	@ (8008ac0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008940:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008944:	d106      	bne.n	8008954 <HAL_RCCEx_GetPeriphCLKFreq+0x1e18>
 8008946:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008948:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800894c:	d102      	bne.n	8008954 <HAL_RCCEx_GetPeriphCLKFreq+0x1e18>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800894e:	4b5e      	ldr	r3, [pc, #376]	@ (8008ac8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f8c>)
 8008950:	637b      	str	r3, [r7, #52]	@ 0x34
 8008952:	e010      	b.n	8008976 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008954:	4b5a      	ldr	r3, [pc, #360]	@ (8008ac0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800895c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008960:	d106      	bne.n	8008970 <HAL_RCCEx_GetPeriphCLKFreq+0x1e34>
 8008962:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008964:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008968:	d102      	bne.n	8008970 <HAL_RCCEx_GetPeriphCLKFreq+0x1e34>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800896a:	4b58      	ldr	r3, [pc, #352]	@ (8008acc <HAL_RCCEx_GetPeriphCLKFreq+0x1f90>)
 800896c:	637b      	str	r3, [r7, #52]	@ 0x34
 800896e:	e002      	b.n	8008976 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3a>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8008970:	2300      	movs	r3, #0
 8008972:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8008974:	e003      	b.n	800897e <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
 8008976:	e002      	b.n	800897e <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          default :
          {
            frequency = 0U;
 8008978:	2300      	movs	r3, #0
 800897a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800897c:	bf00      	nop
          }
        }
        break;
 800897e:	f000 bc28 	b.w	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* LPTIM6 */

      case RCC_PERIPHCLK_FDCAN:
        /* Get the current FDCAN kernel source */
        srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8008982:	4b4f      	ldr	r3, [pc, #316]	@ (8008ac0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8008984:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008988:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800898c:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCANCLKSOURCE_HSE))
 800898e:	4b4c      	ldr	r3, [pc, #304]	@ (8008ac0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008996:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800899a:	d106      	bne.n	80089aa <HAL_RCCEx_GetPeriphCLKFreq+0x1e6e>
 800899c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800899e:	2b00      	cmp	r3, #0
 80089a0:	d103      	bne.n	80089aa <HAL_RCCEx_GetPeriphCLKFreq+0x1e6e>
        {
          frequency = HSE_VALUE;
 80089a2:	4b4a      	ldr	r3, [pc, #296]	@ (8008acc <HAL_RCCEx_GetPeriphCLKFreq+0x1f90>)
 80089a4:	637b      	str	r3, [r7, #52]	@ 0x34
        /* Clock not enabled for FDCAN */
        else
        {
          frequency = 0U;
        }
        break;
 80089a6:	f000 bc14 	b.w	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL1Q)
 80089aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089ac:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80089b0:	d108      	bne.n	80089c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1e88>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80089b2:	f107 0320 	add.w	r3, r7, #32
 80089b6:	4618      	mov	r0, r3
 80089b8:	f7fd fc7c 	bl	80062b4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80089bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089be:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80089c0:	f000 bc07 	b.w	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL2Q)
 80089c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089c6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80089ca:	d107      	bne.n	80089dc <HAL_RCCEx_GetPeriphCLKFreq+0x1ea0>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80089cc:	f107 0314 	add.w	r3, r7, #20
 80089d0:	4618      	mov	r0, r3
 80089d2:	f7fd fddb 	bl	800658c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80089d6:	69bb      	ldr	r3, [r7, #24]
 80089d8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80089da:	e3fa      	b.n	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 80089dc:	2300      	movs	r3, #0
 80089de:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80089e0:	e3f7      	b.n	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_SPI1:
        /* Get the current SPI1 kernel source */
        srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 80089e2:	4b37      	ldr	r3, [pc, #220]	@ (8008ac0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 80089e4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80089e8:	f003 0307 	and.w	r3, r3, #7
 80089ec:	633b      	str	r3, [r7, #48]	@ 0x30
        switch (srcclk)
 80089ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089f0:	2b04      	cmp	r3, #4
 80089f2:	d861      	bhi.n	8008ab8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f7c>
 80089f4:	a201      	add	r2, pc, #4	@ (adr r2, 80089fc <HAL_RCCEx_GetPeriphCLKFreq+0x1ec0>)
 80089f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80089fa:	bf00      	nop
 80089fc:	08008a11 	.word	0x08008a11
 8008a00:	08008a21 	.word	0x08008a21
 8008a04:	08008a31 	.word	0x08008a31
 8008a08:	08008a41 	.word	0x08008a41
 8008a0c:	08008a47 	.word	0x08008a47
        {
          case RCC_SPI1CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008a10:	f107 0320 	add.w	r3, r7, #32
 8008a14:	4618      	mov	r0, r3
 8008a16:	f7fd fc4d 	bl	80062b4 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8008a1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a1c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008a1e:	e04e      	b.n	8008abe <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
          case RCC_SPI1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008a20:	f107 0314 	add.w	r3, r7, #20
 8008a24:	4618      	mov	r0, r3
 8008a26:	f7fd fdb1 	bl	800658c <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8008a2a:	697b      	ldr	r3, [r7, #20]
 8008a2c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008a2e:	e046      	b.n	8008abe <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
#if defined(RCC_SPI1CLKSOURCE_PLL3P)
          case RCC_SPI1CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008a30:	f107 0308 	add.w	r3, r7, #8
 8008a34:	4618      	mov	r0, r3
 8008a36:	f7fd ff15 	bl	8006864 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 8008a3a:	68bb      	ldr	r3, [r7, #8]
 8008a3c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008a3e:	e03e      	b.n	8008abe <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
#endif /* RCC_SPI1CLKSOURCE_PLL3P */
          case RCC_SPI1CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8008a40:	4b23      	ldr	r3, [pc, #140]	@ (8008ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f94>)
 8008a42:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008a44:	e03b      	b.n	8008abe <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
          case RCC_SPI1CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008a46:	4b1e      	ldr	r3, [pc, #120]	@ (8008ac0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8008a48:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008a4c:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8008a50:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008a52:	4b1b      	ldr	r3, [pc, #108]	@ (8008ac0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	f003 0302 	and.w	r3, r3, #2
 8008a5a:	2b02      	cmp	r3, #2
 8008a5c:	d10c      	bne.n	8008a78 <HAL_RCCEx_GetPeriphCLKFreq+0x1f3c>
 8008a5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a60:	2b00      	cmp	r3, #0
 8008a62:	d109      	bne.n	8008a78 <HAL_RCCEx_GetPeriphCLKFreq+0x1f3c>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008a64:	4b16      	ldr	r3, [pc, #88]	@ (8008ac0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	08db      	lsrs	r3, r3, #3
 8008a6a:	f003 0303 	and.w	r3, r3, #3
 8008a6e:	4a15      	ldr	r2, [pc, #84]	@ (8008ac4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f88>)
 8008a70:	fa22 f303 	lsr.w	r3, r2, r3
 8008a74:	637b      	str	r3, [r7, #52]	@ 0x34
 8008a76:	e01e      	b.n	8008ab6 <HAL_RCCEx_GetPeriphCLKFreq+0x1f7a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008a78:	4b11      	ldr	r3, [pc, #68]	@ (8008ac0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008a80:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008a84:	d106      	bne.n	8008a94 <HAL_RCCEx_GetPeriphCLKFreq+0x1f58>
 8008a86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a88:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008a8c:	d102      	bne.n	8008a94 <HAL_RCCEx_GetPeriphCLKFreq+0x1f58>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8008a8e:	4b0e      	ldr	r3, [pc, #56]	@ (8008ac8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f8c>)
 8008a90:	637b      	str	r3, [r7, #52]	@ 0x34
 8008a92:	e010      	b.n	8008ab6 <HAL_RCCEx_GetPeriphCLKFreq+0x1f7a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008a94:	4b0a      	ldr	r3, [pc, #40]	@ (8008ac0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008a9c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008aa0:	d106      	bne.n	8008ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f74>
 8008aa2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008aa4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008aa8:	d102      	bne.n	8008ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f74>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8008aaa:	4b08      	ldr	r3, [pc, #32]	@ (8008acc <HAL_RCCEx_GetPeriphCLKFreq+0x1f90>)
 8008aac:	637b      	str	r3, [r7, #52]	@ 0x34
 8008aae:	e002      	b.n	8008ab6 <HAL_RCCEx_GetPeriphCLKFreq+0x1f7a>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8008ab0:	2300      	movs	r3, #0
 8008ab2:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8008ab4:	e003      	b.n	8008abe <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
 8008ab6:	e002      	b.n	8008abe <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
          default:
          {
            frequency = 0;
 8008ab8:	2300      	movs	r3, #0
 8008aba:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008abc:	bf00      	nop
          }
        }
        break;
 8008abe:	e388      	b.n	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008ac0:	44020c00 	.word	0x44020c00
 8008ac4:	03d09000 	.word	0x03d09000
 8008ac8:	003d0900 	.word	0x003d0900
 8008acc:	007a1200 	.word	0x007a1200
 8008ad0:	00bb8000 	.word	0x00bb8000

      case RCC_PERIPHCLK_SPI2:
        /* Get the current SPI2 kernel source */
        srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 8008ad4:	4ba9      	ldr	r3, [pc, #676]	@ (8008d7c <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008ad6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008ada:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008ade:	633b      	str	r3, [r7, #48]	@ 0x30
        switch (srcclk)
 8008ae0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ae2:	2b20      	cmp	r3, #32
 8008ae4:	f200 809a 	bhi.w	8008c1c <HAL_RCCEx_GetPeriphCLKFreq+0x20e0>
 8008ae8:	a201      	add	r2, pc, #4	@ (adr r2, 8008af0 <HAL_RCCEx_GetPeriphCLKFreq+0x1fb4>)
 8008aea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008aee:	bf00      	nop
 8008af0:	08008b75 	.word	0x08008b75
 8008af4:	08008c1d 	.word	0x08008c1d
 8008af8:	08008c1d 	.word	0x08008c1d
 8008afc:	08008c1d 	.word	0x08008c1d
 8008b00:	08008c1d 	.word	0x08008c1d
 8008b04:	08008c1d 	.word	0x08008c1d
 8008b08:	08008c1d 	.word	0x08008c1d
 8008b0c:	08008c1d 	.word	0x08008c1d
 8008b10:	08008b85 	.word	0x08008b85
 8008b14:	08008c1d 	.word	0x08008c1d
 8008b18:	08008c1d 	.word	0x08008c1d
 8008b1c:	08008c1d 	.word	0x08008c1d
 8008b20:	08008c1d 	.word	0x08008c1d
 8008b24:	08008c1d 	.word	0x08008c1d
 8008b28:	08008c1d 	.word	0x08008c1d
 8008b2c:	08008c1d 	.word	0x08008c1d
 8008b30:	08008b95 	.word	0x08008b95
 8008b34:	08008c1d 	.word	0x08008c1d
 8008b38:	08008c1d 	.word	0x08008c1d
 8008b3c:	08008c1d 	.word	0x08008c1d
 8008b40:	08008c1d 	.word	0x08008c1d
 8008b44:	08008c1d 	.word	0x08008c1d
 8008b48:	08008c1d 	.word	0x08008c1d
 8008b4c:	08008c1d 	.word	0x08008c1d
 8008b50:	08008ba5 	.word	0x08008ba5
 8008b54:	08008c1d 	.word	0x08008c1d
 8008b58:	08008c1d 	.word	0x08008c1d
 8008b5c:	08008c1d 	.word	0x08008c1d
 8008b60:	08008c1d 	.word	0x08008c1d
 8008b64:	08008c1d 	.word	0x08008c1d
 8008b68:	08008c1d 	.word	0x08008c1d
 8008b6c:	08008c1d 	.word	0x08008c1d
 8008b70:	08008bab 	.word	0x08008bab
        {
          case RCC_SPI2CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008b74:	f107 0320 	add.w	r3, r7, #32
 8008b78:	4618      	mov	r0, r3
 8008b7a:	f7fd fb9b 	bl	80062b4 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8008b7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b80:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008b82:	e04e      	b.n	8008c22 <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
          case RCC_SPI2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008b84:	f107 0314 	add.w	r3, r7, #20
 8008b88:	4618      	mov	r0, r3
 8008b8a:	f7fd fcff 	bl	800658c <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8008b8e:	697b      	ldr	r3, [r7, #20]
 8008b90:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008b92:	e046      	b.n	8008c22 <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
#if defined(RCC_SPI2CLKSOURCE_PLL3P)
          case RCC_SPI2CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008b94:	f107 0308 	add.w	r3, r7, #8
 8008b98:	4618      	mov	r0, r3
 8008b9a:	f7fd fe63 	bl	8006864 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 8008b9e:	68bb      	ldr	r3, [r7, #8]
 8008ba0:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008ba2:	e03e      	b.n	8008c22 <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
#endif /* RCC_SPI2CLKSOURCE_PLL3P */
          case RCC_SPI2CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8008ba4:	4b76      	ldr	r3, [pc, #472]	@ (8008d80 <HAL_RCCEx_GetPeriphCLKFreq+0x2244>)
 8008ba6:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008ba8:	e03b      	b.n	8008c22 <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
          case RCC_SPI2CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008baa:	4b74      	ldr	r3, [pc, #464]	@ (8008d7c <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008bac:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008bb0:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8008bb4:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008bb6:	4b71      	ldr	r3, [pc, #452]	@ (8008d7c <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	f003 0302 	and.w	r3, r3, #2
 8008bbe:	2b02      	cmp	r3, #2
 8008bc0:	d10c      	bne.n	8008bdc <HAL_RCCEx_GetPeriphCLKFreq+0x20a0>
 8008bc2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008bc4:	2b00      	cmp	r3, #0
 8008bc6:	d109      	bne.n	8008bdc <HAL_RCCEx_GetPeriphCLKFreq+0x20a0>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008bc8:	4b6c      	ldr	r3, [pc, #432]	@ (8008d7c <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	08db      	lsrs	r3, r3, #3
 8008bce:	f003 0303 	and.w	r3, r3, #3
 8008bd2:	4a6c      	ldr	r2, [pc, #432]	@ (8008d84 <HAL_RCCEx_GetPeriphCLKFreq+0x2248>)
 8008bd4:	fa22 f303 	lsr.w	r3, r2, r3
 8008bd8:	637b      	str	r3, [r7, #52]	@ 0x34
 8008bda:	e01e      	b.n	8008c1a <HAL_RCCEx_GetPeriphCLKFreq+0x20de>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008bdc:	4b67      	ldr	r3, [pc, #412]	@ (8008d7c <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008be4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008be8:	d106      	bne.n	8008bf8 <HAL_RCCEx_GetPeriphCLKFreq+0x20bc>
 8008bea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008bec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008bf0:	d102      	bne.n	8008bf8 <HAL_RCCEx_GetPeriphCLKFreq+0x20bc>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8008bf2:	4b65      	ldr	r3, [pc, #404]	@ (8008d88 <HAL_RCCEx_GetPeriphCLKFreq+0x224c>)
 8008bf4:	637b      	str	r3, [r7, #52]	@ 0x34
 8008bf6:	e010      	b.n	8008c1a <HAL_RCCEx_GetPeriphCLKFreq+0x20de>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008bf8:	4b60      	ldr	r3, [pc, #384]	@ (8008d7c <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008bfa:	681b      	ldr	r3, [r3, #0]
 8008bfc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008c00:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008c04:	d106      	bne.n	8008c14 <HAL_RCCEx_GetPeriphCLKFreq+0x20d8>
 8008c06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008c08:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008c0c:	d102      	bne.n	8008c14 <HAL_RCCEx_GetPeriphCLKFreq+0x20d8>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8008c0e:	4b5f      	ldr	r3, [pc, #380]	@ (8008d8c <HAL_RCCEx_GetPeriphCLKFreq+0x2250>)
 8008c10:	637b      	str	r3, [r7, #52]	@ 0x34
 8008c12:	e002      	b.n	8008c1a <HAL_RCCEx_GetPeriphCLKFreq+0x20de>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8008c14:	2300      	movs	r3, #0
 8008c16:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8008c18:	e003      	b.n	8008c22 <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
 8008c1a:	e002      	b.n	8008c22 <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
          default:
          {
            frequency = 0;
 8008c1c:	2300      	movs	r3, #0
 8008c1e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008c20:	bf00      	nop
          }
        }
        break;
 8008c22:	e2d6      	b.n	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_SPI3:
        /* Get the current SPI3 kernel source */
        srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 8008c24:	4b55      	ldr	r3, [pc, #340]	@ (8008d7c <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008c26:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008c2a:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8008c2e:	633b      	str	r3, [r7, #48]	@ 0x30
        switch (srcclk)
 8008c30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c32:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008c36:	d031      	beq.n	8008c9c <HAL_RCCEx_GetPeriphCLKFreq+0x2160>
 8008c38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c3a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008c3e:	d866      	bhi.n	8008d0e <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
 8008c40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c42:	2bc0      	cmp	r3, #192	@ 0xc0
 8008c44:	d027      	beq.n	8008c96 <HAL_RCCEx_GetPeriphCLKFreq+0x215a>
 8008c46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c48:	2bc0      	cmp	r3, #192	@ 0xc0
 8008c4a:	d860      	bhi.n	8008d0e <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
 8008c4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c4e:	2b80      	cmp	r3, #128	@ 0x80
 8008c50:	d019      	beq.n	8008c86 <HAL_RCCEx_GetPeriphCLKFreq+0x214a>
 8008c52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c54:	2b80      	cmp	r3, #128	@ 0x80
 8008c56:	d85a      	bhi.n	8008d0e <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
 8008c58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c5a:	2b00      	cmp	r3, #0
 8008c5c:	d003      	beq.n	8008c66 <HAL_RCCEx_GetPeriphCLKFreq+0x212a>
 8008c5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c60:	2b40      	cmp	r3, #64	@ 0x40
 8008c62:	d008      	beq.n	8008c76 <HAL_RCCEx_GetPeriphCLKFreq+0x213a>
 8008c64:	e053      	b.n	8008d0e <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
        {
          case RCC_SPI3CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008c66:	f107 0320 	add.w	r3, r7, #32
 8008c6a:	4618      	mov	r0, r3
 8008c6c:	f7fd fb22 	bl	80062b4 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8008c70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c72:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008c74:	e04e      	b.n	8008d14 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
          case RCC_SPI3CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008c76:	f107 0314 	add.w	r3, r7, #20
 8008c7a:	4618      	mov	r0, r3
 8008c7c:	f7fd fc86 	bl	800658c <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8008c80:	697b      	ldr	r3, [r7, #20]
 8008c82:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008c84:	e046      	b.n	8008d14 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
#if defined(RCC_SPI3CLKSOURCE_PLL3P)
          case RCC_SPI3CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008c86:	f107 0308 	add.w	r3, r7, #8
 8008c8a:	4618      	mov	r0, r3
 8008c8c:	f7fd fdea 	bl	8006864 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 8008c90:	68bb      	ldr	r3, [r7, #8]
 8008c92:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008c94:	e03e      	b.n	8008d14 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
#endif /* RCC_SPI3CLKSOURCE_PLL3P */
          case RCC_SPI3CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8008c96:	4b3a      	ldr	r3, [pc, #232]	@ (8008d80 <HAL_RCCEx_GetPeriphCLKFreq+0x2244>)
 8008c98:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008c9a:	e03b      	b.n	8008d14 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
          case RCC_SPI3CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008c9c:	4b37      	ldr	r3, [pc, #220]	@ (8008d7c <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008c9e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008ca2:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8008ca6:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008ca8:	4b34      	ldr	r3, [pc, #208]	@ (8008d7c <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008caa:	681b      	ldr	r3, [r3, #0]
 8008cac:	f003 0302 	and.w	r3, r3, #2
 8008cb0:	2b02      	cmp	r3, #2
 8008cb2:	d10c      	bne.n	8008cce <HAL_RCCEx_GetPeriphCLKFreq+0x2192>
 8008cb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008cb6:	2b00      	cmp	r3, #0
 8008cb8:	d109      	bne.n	8008cce <HAL_RCCEx_GetPeriphCLKFreq+0x2192>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008cba:	4b30      	ldr	r3, [pc, #192]	@ (8008d7c <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	08db      	lsrs	r3, r3, #3
 8008cc0:	f003 0303 	and.w	r3, r3, #3
 8008cc4:	4a2f      	ldr	r2, [pc, #188]	@ (8008d84 <HAL_RCCEx_GetPeriphCLKFreq+0x2248>)
 8008cc6:	fa22 f303 	lsr.w	r3, r2, r3
 8008cca:	637b      	str	r3, [r7, #52]	@ 0x34
 8008ccc:	e01e      	b.n	8008d0c <HAL_RCCEx_GetPeriphCLKFreq+0x21d0>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008cce:	4b2b      	ldr	r3, [pc, #172]	@ (8008d7c <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008cd6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008cda:	d106      	bne.n	8008cea <HAL_RCCEx_GetPeriphCLKFreq+0x21ae>
 8008cdc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008cde:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008ce2:	d102      	bne.n	8008cea <HAL_RCCEx_GetPeriphCLKFreq+0x21ae>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8008ce4:	4b28      	ldr	r3, [pc, #160]	@ (8008d88 <HAL_RCCEx_GetPeriphCLKFreq+0x224c>)
 8008ce6:	637b      	str	r3, [r7, #52]	@ 0x34
 8008ce8:	e010      	b.n	8008d0c <HAL_RCCEx_GetPeriphCLKFreq+0x21d0>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008cea:	4b24      	ldr	r3, [pc, #144]	@ (8008d7c <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008cf2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008cf6:	d106      	bne.n	8008d06 <HAL_RCCEx_GetPeriphCLKFreq+0x21ca>
 8008cf8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008cfa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008cfe:	d102      	bne.n	8008d06 <HAL_RCCEx_GetPeriphCLKFreq+0x21ca>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8008d00:	4b22      	ldr	r3, [pc, #136]	@ (8008d8c <HAL_RCCEx_GetPeriphCLKFreq+0x2250>)
 8008d02:	637b      	str	r3, [r7, #52]	@ 0x34
 8008d04:	e002      	b.n	8008d0c <HAL_RCCEx_GetPeriphCLKFreq+0x21d0>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8008d06:	2300      	movs	r3, #0
 8008d08:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8008d0a:	e003      	b.n	8008d14 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
 8008d0c:	e002      	b.n	8008d14 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
          default:
          {
            frequency = 0;
 8008d0e:	2300      	movs	r3, #0
 8008d10:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008d12:	bf00      	nop
          }
        }
        break;
 8008d14:	e25d      	b.n	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(SPI4)
      case RCC_PERIPHCLK_SPI4:
        /* Get the current SPI4 kernel source */
        srcclk = __HAL_RCC_GET_SPI4_SOURCE();
 8008d16:	4b19      	ldr	r3, [pc, #100]	@ (8008d7c <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008d18:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008d1c:	f403 6360 	and.w	r3, r3, #3584	@ 0xe00
 8008d20:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI4CLKSOURCE_PCLK2)
 8008d22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d24:	2b00      	cmp	r3, #0
 8008d26:	d103      	bne.n	8008d30 <HAL_RCCEx_GetPeriphCLKFreq+0x21f4>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 8008d28:	f7fb fb0e 	bl	8004348 <HAL_RCC_GetPCLK2Freq>
 8008d2c:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 8008d2e:	e250      	b.n	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI4CLKSOURCE_PLL2Q))
 8008d30:	4b12      	ldr	r3, [pc, #72]	@ (8008d7c <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008d38:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008d3c:	d10b      	bne.n	8008d56 <HAL_RCCEx_GetPeriphCLKFreq+0x221a>
 8008d3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d40:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008d44:	d107      	bne.n	8008d56 <HAL_RCCEx_GetPeriphCLKFreq+0x221a>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008d46:	f107 0314 	add.w	r3, r7, #20
 8008d4a:	4618      	mov	r0, r3
 8008d4c:	f7fd fc1e 	bl	800658c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008d50:	69bb      	ldr	r3, [r7, #24]
 8008d52:	637b      	str	r3, [r7, #52]	@ 0x34
 8008d54:	e04f      	b.n	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI4CLKSOURCE_PLL3Q))
 8008d56:	4b09      	ldr	r3, [pc, #36]	@ (8008d7c <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008d5e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008d62:	d115      	bne.n	8008d90 <HAL_RCCEx_GetPeriphCLKFreq+0x2254>
 8008d64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d66:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008d6a:	d111      	bne.n	8008d90 <HAL_RCCEx_GetPeriphCLKFreq+0x2254>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008d6c:	f107 0308 	add.w	r3, r7, #8
 8008d70:	4618      	mov	r0, r3
 8008d72:	f7fd fd77 	bl	8006864 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008d76:	68fb      	ldr	r3, [r7, #12]
 8008d78:	637b      	str	r3, [r7, #52]	@ 0x34
 8008d7a:	e03c      	b.n	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
 8008d7c:	44020c00 	.word	0x44020c00
 8008d80:	00bb8000 	.word	0x00bb8000
 8008d84:	03d09000 	.word	0x03d09000
 8008d88:	003d0900 	.word	0x003d0900
 8008d8c:	007a1200 	.word	0x007a1200
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI4CLKSOURCE_HSI))
 8008d90:	4b94      	ldr	r3, [pc, #592]	@ (8008fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	f003 0302 	and.w	r3, r3, #2
 8008d98:	2b02      	cmp	r3, #2
 8008d9a:	d10d      	bne.n	8008db8 <HAL_RCCEx_GetPeriphCLKFreq+0x227c>
 8008d9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d9e:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8008da2:	d109      	bne.n	8008db8 <HAL_RCCEx_GetPeriphCLKFreq+0x227c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008da4:	4b8f      	ldr	r3, [pc, #572]	@ (8008fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	08db      	lsrs	r3, r3, #3
 8008daa:	f003 0303 	and.w	r3, r3, #3
 8008dae:	4a8e      	ldr	r2, [pc, #568]	@ (8008fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x24ac>)
 8008db0:	fa22 f303 	lsr.w	r3, r2, r3
 8008db4:	637b      	str	r3, [r7, #52]	@ 0x34
 8008db6:	e01e      	b.n	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI4CLKSOURCE_CSI))
 8008db8:	4b8a      	ldr	r3, [pc, #552]	@ (8008fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008dc0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008dc4:	d106      	bne.n	8008dd4 <HAL_RCCEx_GetPeriphCLKFreq+0x2298>
 8008dc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008dc8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008dcc:	d102      	bne.n	8008dd4 <HAL_RCCEx_GetPeriphCLKFreq+0x2298>
          frequency = CSI_VALUE;
 8008dce:	4b87      	ldr	r3, [pc, #540]	@ (8008fec <HAL_RCCEx_GetPeriphCLKFreq+0x24b0>)
 8008dd0:	637b      	str	r3, [r7, #52]	@ 0x34
 8008dd2:	e010      	b.n	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI4CLKSOURCE_HSE))
 8008dd4:	4b83      	ldr	r3, [pc, #524]	@ (8008fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008ddc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008de0:	d106      	bne.n	8008df0 <HAL_RCCEx_GetPeriphCLKFreq+0x22b4>
 8008de2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008de4:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8008de8:	d102      	bne.n	8008df0 <HAL_RCCEx_GetPeriphCLKFreq+0x22b4>
          frequency = HSE_VALUE;
 8008dea:	4b81      	ldr	r3, [pc, #516]	@ (8008ff0 <HAL_RCCEx_GetPeriphCLKFreq+0x24b4>)
 8008dec:	637b      	str	r3, [r7, #52]	@ 0x34
 8008dee:	e002      	b.n	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
          frequency = 0U;
 8008df0:	2300      	movs	r3, #0
 8008df2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008df4:	e1ed      	b.n	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008df6:	e1ec      	b.n	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SPI4 */

#if defined(SPI5)
      case RCC_PERIPHCLK_SPI5:
        /* Get the current SPI5 kernel source */
        srcclk = __HAL_RCC_GET_SPI5_SOURCE();
 8008df8:	4b7a      	ldr	r3, [pc, #488]	@ (8008fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008dfa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008dfe:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8008e02:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI5CLKSOURCE_PCLK3)
 8008e04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	d103      	bne.n	8008e12 <HAL_RCCEx_GetPeriphCLKFreq+0x22d6>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8008e0a:	f7fb fab3 	bl	8004374 <HAL_RCC_GetPCLK3Freq>
 8008e0e:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 8008e10:	e1df      	b.n	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI5CLKSOURCE_PLL2Q))
 8008e12:	4b74      	ldr	r3, [pc, #464]	@ (8008fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008e14:	681b      	ldr	r3, [r3, #0]
 8008e16:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008e1a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008e1e:	d10b      	bne.n	8008e38 <HAL_RCCEx_GetPeriphCLKFreq+0x22fc>
 8008e20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e22:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008e26:	d107      	bne.n	8008e38 <HAL_RCCEx_GetPeriphCLKFreq+0x22fc>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008e28:	f107 0314 	add.w	r3, r7, #20
 8008e2c:	4618      	mov	r0, r3
 8008e2e:	f7fd fbad 	bl	800658c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008e32:	69bb      	ldr	r3, [r7, #24]
 8008e34:	637b      	str	r3, [r7, #52]	@ 0x34
 8008e36:	e045      	b.n	8008ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI5CLKSOURCE_PLL3Q))
 8008e38:	4b6a      	ldr	r3, [pc, #424]	@ (8008fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008e40:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008e44:	d10b      	bne.n	8008e5e <HAL_RCCEx_GetPeriphCLKFreq+0x2322>
 8008e46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e48:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008e4c:	d107      	bne.n	8008e5e <HAL_RCCEx_GetPeriphCLKFreq+0x2322>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008e4e:	f107 0308 	add.w	r3, r7, #8
 8008e52:	4618      	mov	r0, r3
 8008e54:	f7fd fd06 	bl	8006864 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008e58:	68fb      	ldr	r3, [r7, #12]
 8008e5a:	637b      	str	r3, [r7, #52]	@ 0x34
 8008e5c:	e032      	b.n	8008ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI5CLKSOURCE_HSI))
 8008e5e:	4b61      	ldr	r3, [pc, #388]	@ (8008fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	f003 0302 	and.w	r3, r3, #2
 8008e66:	2b02      	cmp	r3, #2
 8008e68:	d10d      	bne.n	8008e86 <HAL_RCCEx_GetPeriphCLKFreq+0x234a>
 8008e6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e6c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008e70:	d109      	bne.n	8008e86 <HAL_RCCEx_GetPeriphCLKFreq+0x234a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008e72:	4b5c      	ldr	r3, [pc, #368]	@ (8008fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	08db      	lsrs	r3, r3, #3
 8008e78:	f003 0303 	and.w	r3, r3, #3
 8008e7c:	4a5a      	ldr	r2, [pc, #360]	@ (8008fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x24ac>)
 8008e7e:	fa22 f303 	lsr.w	r3, r2, r3
 8008e82:	637b      	str	r3, [r7, #52]	@ 0x34
 8008e84:	e01e      	b.n	8008ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI5CLKSOURCE_CSI))
 8008e86:	4b57      	ldr	r3, [pc, #348]	@ (8008fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008e8e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008e92:	d106      	bne.n	8008ea2 <HAL_RCCEx_GetPeriphCLKFreq+0x2366>
 8008e94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e96:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008e9a:	d102      	bne.n	8008ea2 <HAL_RCCEx_GetPeriphCLKFreq+0x2366>
          frequency = CSI_VALUE;
 8008e9c:	4b53      	ldr	r3, [pc, #332]	@ (8008fec <HAL_RCCEx_GetPeriphCLKFreq+0x24b0>)
 8008e9e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008ea0:	e010      	b.n	8008ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI5CLKSOURCE_HSE))
 8008ea2:	4b50      	ldr	r3, [pc, #320]	@ (8008fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008ea4:	681b      	ldr	r3, [r3, #0]
 8008ea6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008eaa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008eae:	d106      	bne.n	8008ebe <HAL_RCCEx_GetPeriphCLKFreq+0x2382>
 8008eb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008eb2:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8008eb6:	d102      	bne.n	8008ebe <HAL_RCCEx_GetPeriphCLKFreq+0x2382>
          frequency = HSE_VALUE;
 8008eb8:	4b4d      	ldr	r3, [pc, #308]	@ (8008ff0 <HAL_RCCEx_GetPeriphCLKFreq+0x24b4>)
 8008eba:	637b      	str	r3, [r7, #52]	@ 0x34
 8008ebc:	e002      	b.n	8008ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
          frequency = 0U;
 8008ebe:	2300      	movs	r3, #0
 8008ec0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008ec2:	e186      	b.n	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008ec4:	e185      	b.n	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SPI5 */

#if defined(SPI6)
      case RCC_PERIPHCLK_SPI6:
        /* Get the current SPI6 kernel source */
        srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 8008ec6:	4b47      	ldr	r3, [pc, #284]	@ (8008fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008ec8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008ecc:	f403 3360 	and.w	r3, r3, #229376	@ 0x38000
 8008ed0:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI6CLKSOURCE_PCLK2)
 8008ed2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ed4:	2b00      	cmp	r3, #0
 8008ed6:	d103      	bne.n	8008ee0 <HAL_RCCEx_GetPeriphCLKFreq+0x23a4>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 8008ed8:	f7fb fa36 	bl	8004348 <HAL_RCC_GetPCLK2Freq>
 8008edc:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 8008ede:	e178      	b.n	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI6CLKSOURCE_PLL2Q))
 8008ee0:	4b40      	ldr	r3, [pc, #256]	@ (8008fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008ee8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008eec:	d10b      	bne.n	8008f06 <HAL_RCCEx_GetPeriphCLKFreq+0x23ca>
 8008eee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ef0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008ef4:	d107      	bne.n	8008f06 <HAL_RCCEx_GetPeriphCLKFreq+0x23ca>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008ef6:	f107 0314 	add.w	r3, r7, #20
 8008efa:	4618      	mov	r0, r3
 8008efc:	f7fd fb46 	bl	800658c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008f00:	69bb      	ldr	r3, [r7, #24]
 8008f02:	637b      	str	r3, [r7, #52]	@ 0x34
 8008f04:	e045      	b.n	8008f92 <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI6CLKSOURCE_PLL3Q))
 8008f06:	4b37      	ldr	r3, [pc, #220]	@ (8008fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008f0e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008f12:	d10b      	bne.n	8008f2c <HAL_RCCEx_GetPeriphCLKFreq+0x23f0>
 8008f14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f16:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008f1a:	d107      	bne.n	8008f2c <HAL_RCCEx_GetPeriphCLKFreq+0x23f0>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008f1c:	f107 0308 	add.w	r3, r7, #8
 8008f20:	4618      	mov	r0, r3
 8008f22:	f7fd fc9f 	bl	8006864 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008f26:	68fb      	ldr	r3, [r7, #12]
 8008f28:	637b      	str	r3, [r7, #52]	@ 0x34
 8008f2a:	e032      	b.n	8008f92 <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI6CLKSOURCE_HSI))
 8008f2c:	4b2d      	ldr	r3, [pc, #180]	@ (8008fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	f003 0302 	and.w	r3, r3, #2
 8008f34:	2b02      	cmp	r3, #2
 8008f36:	d10d      	bne.n	8008f54 <HAL_RCCEx_GetPeriphCLKFreq+0x2418>
 8008f38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f3a:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8008f3e:	d109      	bne.n	8008f54 <HAL_RCCEx_GetPeriphCLKFreq+0x2418>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008f40:	4b28      	ldr	r3, [pc, #160]	@ (8008fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	08db      	lsrs	r3, r3, #3
 8008f46:	f003 0303 	and.w	r3, r3, #3
 8008f4a:	4a27      	ldr	r2, [pc, #156]	@ (8008fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x24ac>)
 8008f4c:	fa22 f303 	lsr.w	r3, r2, r3
 8008f50:	637b      	str	r3, [r7, #52]	@ 0x34
 8008f52:	e01e      	b.n	8008f92 <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI6CLKSOURCE_CSI))
 8008f54:	4b23      	ldr	r3, [pc, #140]	@ (8008fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008f5c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008f60:	d106      	bne.n	8008f70 <HAL_RCCEx_GetPeriphCLKFreq+0x2434>
 8008f62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f64:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008f68:	d102      	bne.n	8008f70 <HAL_RCCEx_GetPeriphCLKFreq+0x2434>
          frequency = CSI_VALUE;
 8008f6a:	4b20      	ldr	r3, [pc, #128]	@ (8008fec <HAL_RCCEx_GetPeriphCLKFreq+0x24b0>)
 8008f6c:	637b      	str	r3, [r7, #52]	@ 0x34
 8008f6e:	e010      	b.n	8008f92 <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI6CLKSOURCE_HSE))
 8008f70:	4b1c      	ldr	r3, [pc, #112]	@ (8008fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008f78:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008f7c:	d106      	bne.n	8008f8c <HAL_RCCEx_GetPeriphCLKFreq+0x2450>
 8008f7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f80:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8008f84:	d102      	bne.n	8008f8c <HAL_RCCEx_GetPeriphCLKFreq+0x2450>
          frequency = HSE_VALUE;
 8008f86:	4b1a      	ldr	r3, [pc, #104]	@ (8008ff0 <HAL_RCCEx_GetPeriphCLKFreq+0x24b4>)
 8008f88:	637b      	str	r3, [r7, #52]	@ 0x34
 8008f8a:	e002      	b.n	8008f92 <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
          frequency = 0U;
 8008f8c:	2300      	movs	r3, #0
 8008f8e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008f90:	e11f      	b.n	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008f92:	e11e      	b.n	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SPI6 */

#if defined(OCTOSPI1)
      case RCC_PERIPHCLK_OSPI:
        /* Get the current OSPI kernel source */
        srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 8008f94:	4b13      	ldr	r3, [pc, #76]	@ (8008fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008f96:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008f9a:	f003 0303 	and.w	r3, r3, #3
 8008f9e:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 8008fa0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fa2:	2b03      	cmp	r3, #3
 8008fa4:	d85f      	bhi.n	8009066 <HAL_RCCEx_GetPeriphCLKFreq+0x252a>
 8008fa6:	a201      	add	r2, pc, #4	@ (adr r2, 8008fac <HAL_RCCEx_GetPeriphCLKFreq+0x2470>)
 8008fa8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008fac:	08008fbd 	.word	0x08008fbd
 8008fb0:	08008fc5 	.word	0x08008fc5
 8008fb4:	08008fd5 	.word	0x08008fd5
 8008fb8:	08008ff5 	.word	0x08008ff5
        {
          case RCC_OSPICLKSOURCE_HCLK:
          {
            frequency = HAL_RCC_GetHCLKFreq();
 8008fbc:	f7fb f992 	bl	80042e4 <HAL_RCC_GetHCLKFreq>
 8008fc0:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 8008fc2:	e053      	b.n	800906c <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
          }
          case RCC_OSPICLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008fc4:	f107 0320 	add.w	r3, r7, #32
 8008fc8:	4618      	mov	r0, r3
 8008fca:	f7fd f973 	bl	80062b4 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8008fce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fd0:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008fd2:	e04b      	b.n	800906c <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
          }
          case RCC_OSPICLKSOURCE_PLL2R:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008fd4:	f107 0314 	add.w	r3, r7, #20
 8008fd8:	4618      	mov	r0, r3
 8008fda:	f7fd fad7 	bl	800658c <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_R_Frequency;
 8008fde:	69fb      	ldr	r3, [r7, #28]
 8008fe0:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008fe2:	e043      	b.n	800906c <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
 8008fe4:	44020c00 	.word	0x44020c00
 8008fe8:	03d09000 	.word	0x03d09000
 8008fec:	003d0900 	.word	0x003d0900
 8008ff0:	007a1200 	.word	0x007a1200
          }
          case RCC_OSPICLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008ff4:	4b79      	ldr	r3, [pc, #484]	@ (80091dc <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8008ff6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008ffa:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8008ffe:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009000:	4b76      	ldr	r3, [pc, #472]	@ (80091dc <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	f003 0302 	and.w	r3, r3, #2
 8009008:	2b02      	cmp	r3, #2
 800900a:	d10c      	bne.n	8009026 <HAL_RCCEx_GetPeriphCLKFreq+0x24ea>
 800900c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800900e:	2b00      	cmp	r3, #0
 8009010:	d109      	bne.n	8009026 <HAL_RCCEx_GetPeriphCLKFreq+0x24ea>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009012:	4b72      	ldr	r3, [pc, #456]	@ (80091dc <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	08db      	lsrs	r3, r3, #3
 8009018:	f003 0303 	and.w	r3, r3, #3
 800901c:	4a70      	ldr	r2, [pc, #448]	@ (80091e0 <HAL_RCCEx_GetPeriphCLKFreq+0x26a4>)
 800901e:	fa22 f303 	lsr.w	r3, r2, r3
 8009022:	637b      	str	r3, [r7, #52]	@ 0x34
 8009024:	e01e      	b.n	8009064 <HAL_RCCEx_GetPeriphCLKFreq+0x2528>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009026:	4b6d      	ldr	r3, [pc, #436]	@ (80091dc <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800902e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009032:	d106      	bne.n	8009042 <HAL_RCCEx_GetPeriphCLKFreq+0x2506>
 8009034:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009036:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800903a:	d102      	bne.n	8009042 <HAL_RCCEx_GetPeriphCLKFreq+0x2506>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800903c:	4b69      	ldr	r3, [pc, #420]	@ (80091e4 <HAL_RCCEx_GetPeriphCLKFreq+0x26a8>)
 800903e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009040:	e010      	b.n	8009064 <HAL_RCCEx_GetPeriphCLKFreq+0x2528>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009042:	4b66      	ldr	r3, [pc, #408]	@ (80091dc <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8009044:	681b      	ldr	r3, [r3, #0]
 8009046:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800904a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800904e:	d106      	bne.n	800905e <HAL_RCCEx_GetPeriphCLKFreq+0x2522>
 8009050:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009052:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009056:	d102      	bne.n	800905e <HAL_RCCEx_GetPeriphCLKFreq+0x2522>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8009058:	4b63      	ldr	r3, [pc, #396]	@ (80091e8 <HAL_RCCEx_GetPeriphCLKFreq+0x26ac>)
 800905a:	637b      	str	r3, [r7, #52]	@ 0x34
 800905c:	e002      	b.n	8009064 <HAL_RCCEx_GetPeriphCLKFreq+0x2528>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 800905e:	2300      	movs	r3, #0
 8009060:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8009062:	e003      	b.n	800906c <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
 8009064:	e002      	b.n	800906c <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
          }
          default:
          {
            frequency = 0U;
 8009066:	2300      	movs	r3, #0
 8009068:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800906a:	bf00      	nop
          }
        }
        break;
 800906c:	e0b1      	b.n	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* OCTOSPI1*/

#if defined(CEC)
      case RCC_PERIPHCLK_CEC:
        /* Get the current CEC source */
        srcclk = __HAL_RCC_GET_CEC_SOURCE();
 800906e:	4b5b      	ldr	r3, [pc, #364]	@ (80091dc <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8009070:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009074:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8009078:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_CECCLKSOURCE_LSE))
 800907a:	4b58      	ldr	r3, [pc, #352]	@ (80091dc <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800907c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009080:	f003 0302 	and.w	r3, r3, #2
 8009084:	2b02      	cmp	r3, #2
 8009086:	d106      	bne.n	8009096 <HAL_RCCEx_GetPeriphCLKFreq+0x255a>
 8009088:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800908a:	2b00      	cmp	r3, #0
 800908c:	d103      	bne.n	8009096 <HAL_RCCEx_GetPeriphCLKFreq+0x255a>
        {
          frequency = LSE_VALUE;
 800908e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009092:	637b      	str	r3, [r7, #52]	@ 0x34
 8009094:	e01f      	b.n	80090d6 <HAL_RCCEx_GetPeriphCLKFreq+0x259a>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_CECCLKSOURCE_LSI))
 8009096:	4b51      	ldr	r3, [pc, #324]	@ (80091dc <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8009098:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800909c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80090a0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80090a4:	d106      	bne.n	80090b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2578>
 80090a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090a8:	2b40      	cmp	r3, #64	@ 0x40
 80090aa:	d103      	bne.n	80090b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2578>
        {
          frequency = LSI_VALUE;
 80090ac:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80090b0:	637b      	str	r3, [r7, #52]	@ 0x34
 80090b2:	e010      	b.n	80090d6 <HAL_RCCEx_GetPeriphCLKFreq+0x259a>
        }
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_CECCLKSOURCE_CSI_DIV122))
 80090b4:	4b49      	ldr	r3, [pc, #292]	@ (80091dc <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80090bc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80090c0:	d106      	bne.n	80090d0 <HAL_RCCEx_GetPeriphCLKFreq+0x2594>
 80090c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090c4:	2b80      	cmp	r3, #128	@ 0x80
 80090c6:	d103      	bne.n	80090d0 <HAL_RCCEx_GetPeriphCLKFreq+0x2594>
        {
          frequency = CSI_VALUE / 122U;
 80090c8:	f248 0312 	movw	r3, #32786	@ 0x8012
 80090cc:	637b      	str	r3, [r7, #52]	@ 0x34
 80090ce:	e002      	b.n	80090d6 <HAL_RCCEx_GetPeriphCLKFreq+0x259a>
        }

        /* Clock not enabled for CEC */
        else
        {
          frequency = 0U;
 80090d0:	2300      	movs	r3, #0
 80090d2:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 80090d4:	e07d      	b.n	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80090d6:	e07c      	b.n	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* CEC */

      case RCC_PERIPHCLK_RNG:
        /* Get the current RNG source */
        srcclk = __HAL_RCC_GET_RNG_SOURCE();
 80090d8:	4b40      	ldr	r3, [pc, #256]	@ (80091dc <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 80090da:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80090de:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80090e2:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 80090e4:	4b3d      	ldr	r3, [pc, #244]	@ (80091dc <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 80090e6:	681b      	ldr	r3, [r3, #0]
 80090e8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80090ec:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80090f0:	d105      	bne.n	80090fe <HAL_RCCEx_GetPeriphCLKFreq+0x25c2>
 80090f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090f4:	2b00      	cmp	r3, #0
 80090f6:	d102      	bne.n	80090fe <HAL_RCCEx_GetPeriphCLKFreq+0x25c2>
        {
          frequency = HSI48_VALUE;
 80090f8:	4b3c      	ldr	r3, [pc, #240]	@ (80091ec <HAL_RCCEx_GetPeriphCLKFreq+0x26b0>)
 80090fa:	637b      	str	r3, [r7, #52]	@ 0x34
 80090fc:	e031      	b.n	8009162 <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY)) && (srcclk == RCC_RNGCLKSOURCE_PLL1Q))
 80090fe:	4b37      	ldr	r3, [pc, #220]	@ (80091dc <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8009100:	681b      	ldr	r3, [r3, #0]
 8009102:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009106:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800910a:	d10a      	bne.n	8009122 <HAL_RCCEx_GetPeriphCLKFreq+0x25e6>
 800910c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800910e:	2b10      	cmp	r3, #16
 8009110:	d107      	bne.n	8009122 <HAL_RCCEx_GetPeriphCLKFreq+0x25e6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009112:	f107 0320 	add.w	r3, r7, #32
 8009116:	4618      	mov	r0, r3
 8009118:	f7fd f8cc 	bl	80062b4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800911c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800911e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009120:	e01f      	b.n	8009162 <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RNGCLKSOURCE_LSE))
 8009122:	4b2e      	ldr	r3, [pc, #184]	@ (80091dc <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8009124:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009128:	f003 0302 	and.w	r3, r3, #2
 800912c:	2b02      	cmp	r3, #2
 800912e:	d106      	bne.n	800913e <HAL_RCCEx_GetPeriphCLKFreq+0x2602>
 8009130:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009132:	2b20      	cmp	r3, #32
 8009134:	d103      	bne.n	800913e <HAL_RCCEx_GetPeriphCLKFreq+0x2602>
        {
          frequency = LSE_VALUE;
 8009136:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800913a:	637b      	str	r3, [r7, #52]	@ 0x34
 800913c:	e011      	b.n	8009162 <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_LSI))
 800913e:	4b27      	ldr	r3, [pc, #156]	@ (80091dc <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8009140:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009144:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009148:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800914c:	d106      	bne.n	800915c <HAL_RCCEx_GetPeriphCLKFreq+0x2620>
 800914e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009150:	2b30      	cmp	r3, #48	@ 0x30
 8009152:	d103      	bne.n	800915c <HAL_RCCEx_GetPeriphCLKFreq+0x2620>
        {
          frequency = LSI_VALUE;
 8009154:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8009158:	637b      	str	r3, [r7, #52]	@ 0x34
 800915a:	e002      	b.n	8009162 <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }

        /* Clock not enabled for RNG */
        else
        {
          frequency = 0U;
 800915c:	2300      	movs	r3, #0
 800915e:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 8009160:	e037      	b.n	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009162:	e036      	b.n	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(USB_DRD_FS)
      case RCC_PERIPHCLK_USB:
        /* Get the current USB kernel source */
        srcclk = __HAL_RCC_GET_USB_SOURCE();
 8009164:	4b1d      	ldr	r3, [pc, #116]	@ (80091dc <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8009166:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800916a:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800916e:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USBCLKSOURCE_PLL1Q)
 8009170:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009172:	2b10      	cmp	r3, #16
 8009174:	d107      	bne.n	8009186 <HAL_RCCEx_GetPeriphCLKFreq+0x264a>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009176:	f107 0320 	add.w	r3, r7, #32
 800917a:	4618      	mov	r0, r3
 800917c:	f7fd f89a 	bl	80062b4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8009180:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009182:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8009184:	e025      	b.n	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        }
#if defined(RCC_USBCLKSOURCE_PLL3Q)
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USBCLKSOURCE_PLL3Q))
 8009186:	4b15      	ldr	r3, [pc, #84]	@ (80091dc <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800918e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009192:	d10a      	bne.n	80091aa <HAL_RCCEx_GetPeriphCLKFreq+0x266e>
 8009194:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009196:	2b20      	cmp	r3, #32
 8009198:	d107      	bne.n	80091aa <HAL_RCCEx_GetPeriphCLKFreq+0x266e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800919a:	f107 0308 	add.w	r3, r7, #8
 800919e:	4618      	mov	r0, r3
 80091a0:	f7fd fb60 	bl	8006864 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80091a4:	68fb      	ldr	r3, [r7, #12]
 80091a6:	637b      	str	r3, [r7, #52]	@ 0x34
 80091a8:	e00f      	b.n	80091ca <HAL_RCCEx_GetPeriphCLKFreq+0x268e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
          frequency = pll2_clocks.PLL2_Q_Frequency;
        }
#endif /* RCC_USBCLKSOURCE_PLL3 */
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_USBCLKSOURCE_HSI48))
 80091aa:	4b0c      	ldr	r3, [pc, #48]	@ (80091dc <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80091b2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80091b6:	d105      	bne.n	80091c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2688>
 80091b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091ba:	2b30      	cmp	r3, #48	@ 0x30
 80091bc:	d102      	bne.n	80091c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2688>
        {
          frequency = HSI48_VALUE;
 80091be:	4b0b      	ldr	r3, [pc, #44]	@ (80091ec <HAL_RCCEx_GetPeriphCLKFreq+0x26b0>)
 80091c0:	637b      	str	r3, [r7, #52]	@ 0x34
 80091c2:	e002      	b.n	80091ca <HAL_RCCEx_GetPeriphCLKFreq+0x268e>
        }
        /* Clock not enabled for USB */
        else
        {
          frequency = 0U;
 80091c4:	2300      	movs	r3, #0
 80091c6:	637b      	str	r3, [r7, #52]	@ 0x34
        }

        break;
 80091c8:	e003      	b.n	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80091ca:	e002      	b.n	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>


      default:
        frequency = 0U;
 80091cc:	2300      	movs	r3, #0
 80091ce:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80091d0:	bf00      	nop
#endif /* USB_DRD_FS */
    }
  }
  return (frequency);
 80091d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80091d4:	4618      	mov	r0, r3
 80091d6:	373c      	adds	r7, #60	@ 0x3c
 80091d8:	46bd      	mov	sp, r7
 80091da:	bd90      	pop	{r4, r7, pc}
 80091dc:	44020c00 	.word	0x44020c00
 80091e0:	03d09000 	.word	0x03d09000
 80091e4:	003d0900 	.word	0x003d0900
 80091e8:	007a1200 	.word	0x007a1200
 80091ec:	02dc6c00 	.word	0x02dc6c00

080091f0 <RCCEx_PLL2_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL2 output clocks dividers
  * @note   PLL2 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 80091f0:	b580      	push	{r7, lr}
 80091f2:	b084      	sub	sp, #16
 80091f4:	af00      	add	r7, sp, #0
 80091f6:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL2_VCIRGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2_VCORGE_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLL2_FRACN_VALUE(pll2->PLL2FRACN));

  /* Disable  PLL2. */
  __HAL_RCC_PLL2_DISABLE();
 80091f8:	4b48      	ldr	r3, [pc, #288]	@ (800931c <RCCEx_PLL2_Config+0x12c>)
 80091fa:	681b      	ldr	r3, [r3, #0]
 80091fc:	4a47      	ldr	r2, [pc, #284]	@ (800931c <RCCEx_PLL2_Config+0x12c>)
 80091fe:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009202:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8009204:	f7f8 fc58 	bl	8001ab8 <HAL_GetTick>
 8009208:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800920a:	e008      	b.n	800921e <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800920c:	f7f8 fc54 	bl	8001ab8 <HAL_GetTick>
 8009210:	4602      	mov	r2, r0
 8009212:	68fb      	ldr	r3, [r7, #12]
 8009214:	1ad3      	subs	r3, r2, r3
 8009216:	2b02      	cmp	r3, #2
 8009218:	d901      	bls.n	800921e <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 800921a:	2303      	movs	r3, #3
 800921c:	e07a      	b.n	8009314 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800921e:	4b3f      	ldr	r3, [pc, #252]	@ (800931c <RCCEx_PLL2_Config+0x12c>)
 8009220:	681b      	ldr	r3, [r3, #0]
 8009222:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009226:	2b00      	cmp	r3, #0
 8009228:	d1f0      	bne.n	800920c <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors. */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 800922a:	4b3c      	ldr	r3, [pc, #240]	@ (800931c <RCCEx_PLL2_Config+0x12c>)
 800922c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800922e:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8009232:	f023 0303 	bic.w	r3, r3, #3
 8009236:	687a      	ldr	r2, [r7, #4]
 8009238:	6811      	ldr	r1, [r2, #0]
 800923a:	687a      	ldr	r2, [r7, #4]
 800923c:	6852      	ldr	r2, [r2, #4]
 800923e:	0212      	lsls	r2, r2, #8
 8009240:	430a      	orrs	r2, r1
 8009242:	4936      	ldr	r1, [pc, #216]	@ (800931c <RCCEx_PLL2_Config+0x12c>)
 8009244:	4313      	orrs	r3, r2
 8009246:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	689b      	ldr	r3, [r3, #8]
 800924c:	3b01      	subs	r3, #1
 800924e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	68db      	ldr	r3, [r3, #12]
 8009256:	3b01      	subs	r3, #1
 8009258:	025b      	lsls	r3, r3, #9
 800925a:	b29b      	uxth	r3, r3
 800925c:	431a      	orrs	r2, r3
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	691b      	ldr	r3, [r3, #16]
 8009262:	3b01      	subs	r3, #1
 8009264:	041b      	lsls	r3, r3, #16
 8009266:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800926a:	431a      	orrs	r2, r3
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	695b      	ldr	r3, [r3, #20]
 8009270:	3b01      	subs	r3, #1
 8009272:	061b      	lsls	r3, r3, #24
 8009274:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8009278:	4928      	ldr	r1, [pc, #160]	@ (800931c <RCCEx_PLL2_Config+0x12c>)
 800927a:	4313      	orrs	r3, r2
 800927c:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 800927e:	4b27      	ldr	r3, [pc, #156]	@ (800931c <RCCEx_PLL2_Config+0x12c>)
 8009280:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009282:	f023 020c 	bic.w	r2, r3, #12
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	699b      	ldr	r3, [r3, #24]
 800928a:	4924      	ldr	r1, [pc, #144]	@ (800931c <RCCEx_PLL2_Config+0x12c>)
 800928c:	4313      	orrs	r3, r2
 800928e:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Select PLL2 output frequency range : VCO */
  __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL);
 8009290:	4b22      	ldr	r3, [pc, #136]	@ (800931c <RCCEx_PLL2_Config+0x12c>)
 8009292:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009294:	f023 0220 	bic.w	r2, r3, #32
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	69db      	ldr	r3, [r3, #28]
 800929c:	491f      	ldr	r1, [pc, #124]	@ (800931c <RCCEx_PLL2_Config+0x12c>)
 800929e:	4313      	orrs	r3, r2
 80092a0:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2_CLKOUT_ENABLE(pll2->PLL2ClockOut);
 80092a2:	4b1e      	ldr	r3, [pc, #120]	@ (800931c <RCCEx_PLL2_Config+0x12c>)
 80092a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80092aa:	491c      	ldr	r1, [pc, #112]	@ (800931c <RCCEx_PLL2_Config+0x12c>)
 80092ac:	4313      	orrs	r3, r2
 80092ae:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_DISABLE();
 80092b0:	4b1a      	ldr	r3, [pc, #104]	@ (800931c <RCCEx_PLL2_Config+0x12c>)
 80092b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80092b4:	4a19      	ldr	r2, [pc, #100]	@ (800931c <RCCEx_PLL2_Config+0x12c>)
 80092b6:	f023 0310 	bic.w	r3, r3, #16
 80092ba:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2_FRACN_CONFIG(pll2->PLL2FRACN);
 80092bc:	4b17      	ldr	r3, [pc, #92]	@ (800931c <RCCEx_PLL2_Config+0x12c>)
 80092be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80092c0:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80092c4:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80092c8:	687a      	ldr	r2, [r7, #4]
 80092ca:	6a12      	ldr	r2, [r2, #32]
 80092cc:	00d2      	lsls	r2, r2, #3
 80092ce:	4913      	ldr	r1, [pc, #76]	@ (800931c <RCCEx_PLL2_Config+0x12c>)
 80092d0:	4313      	orrs	r3, r2
 80092d2:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_ENABLE();
 80092d4:	4b11      	ldr	r3, [pc, #68]	@ (800931c <RCCEx_PLL2_Config+0x12c>)
 80092d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80092d8:	4a10      	ldr	r2, [pc, #64]	@ (800931c <RCCEx_PLL2_Config+0x12c>)
 80092da:	f043 0310 	orr.w	r3, r3, #16
 80092de:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2. */
  __HAL_RCC_PLL2_ENABLE();
 80092e0:	4b0e      	ldr	r3, [pc, #56]	@ (800931c <RCCEx_PLL2_Config+0x12c>)
 80092e2:	681b      	ldr	r3, [r3, #0]
 80092e4:	4a0d      	ldr	r2, [pc, #52]	@ (800931c <RCCEx_PLL2_Config+0x12c>)
 80092e6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80092ea:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80092ec:	f7f8 fbe4 	bl	8001ab8 <HAL_GetTick>
 80092f0:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80092f2:	e008      	b.n	8009306 <RCCEx_PLL2_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80092f4:	f7f8 fbe0 	bl	8001ab8 <HAL_GetTick>
 80092f8:	4602      	mov	r2, r0
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	1ad3      	subs	r3, r2, r3
 80092fe:	2b02      	cmp	r3, #2
 8009300:	d901      	bls.n	8009306 <RCCEx_PLL2_Config+0x116>
    {
      return HAL_TIMEOUT;
 8009302:	2303      	movs	r3, #3
 8009304:	e006      	b.n	8009314 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8009306:	4b05      	ldr	r3, [pc, #20]	@ (800931c <RCCEx_PLL2_Config+0x12c>)
 8009308:	681b      	ldr	r3, [r3, #0]
 800930a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800930e:	2b00      	cmp	r3, #0
 8009310:	d0f0      	beq.n	80092f4 <RCCEx_PLL2_Config+0x104>
    }
  }
  return HAL_OK;
 8009312:	2300      	movs	r3, #0

}
 8009314:	4618      	mov	r0, r3
 8009316:	3710      	adds	r7, #16
 8009318:	46bd      	mov	sp, r7
 800931a:	bd80      	pop	{r7, pc}
 800931c:	44020c00 	.word	0x44020c00

08009320 <RCCEx_PLL3_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL3 output clocks dividers
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status.
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 8009320:	b580      	push	{r7, lr}
 8009322:	b084      	sub	sp, #16
 8009324:	af00      	add	r7, sp, #0
 8009326:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL3_VCIRGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3_VCORGE_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLL3_FRACN_VALUE(pll3->PLL3FRACN));

  /* Disable  PLL3. */
  __HAL_RCC_PLL3_DISABLE();
 8009328:	4b48      	ldr	r3, [pc, #288]	@ (800944c <RCCEx_PLL3_Config+0x12c>)
 800932a:	681b      	ldr	r3, [r3, #0]
 800932c:	4a47      	ldr	r2, [pc, #284]	@ (800944c <RCCEx_PLL3_Config+0x12c>)
 800932e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009332:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8009334:	f7f8 fbc0 	bl	8001ab8 <HAL_GetTick>
 8009338:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800933a:	e008      	b.n	800934e <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800933c:	f7f8 fbbc 	bl	8001ab8 <HAL_GetTick>
 8009340:	4602      	mov	r2, r0
 8009342:	68fb      	ldr	r3, [r7, #12]
 8009344:	1ad3      	subs	r3, r2, r3
 8009346:	2b02      	cmp	r3, #2
 8009348:	d901      	bls.n	800934e <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 800934a:	2303      	movs	r3, #3
 800934c:	e07a      	b.n	8009444 <RCCEx_PLL3_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800934e:	4b3f      	ldr	r3, [pc, #252]	@ (800944c <RCCEx_PLL3_Config+0x12c>)
 8009350:	681b      	ldr	r3, [r3, #0]
 8009352:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009356:	2b00      	cmp	r3, #0
 8009358:	d1f0      	bne.n	800933c <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors. */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 800935a:	4b3c      	ldr	r3, [pc, #240]	@ (800944c <RCCEx_PLL3_Config+0x12c>)
 800935c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800935e:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8009362:	f023 0303 	bic.w	r3, r3, #3
 8009366:	687a      	ldr	r2, [r7, #4]
 8009368:	6811      	ldr	r1, [r2, #0]
 800936a:	687a      	ldr	r2, [r7, #4]
 800936c:	6852      	ldr	r2, [r2, #4]
 800936e:	0212      	lsls	r2, r2, #8
 8009370:	430a      	orrs	r2, r1
 8009372:	4936      	ldr	r1, [pc, #216]	@ (800944c <RCCEx_PLL3_Config+0x12c>)
 8009374:	4313      	orrs	r3, r2
 8009376:	630b      	str	r3, [r1, #48]	@ 0x30
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	689b      	ldr	r3, [r3, #8]
 800937c:	3b01      	subs	r3, #1
 800937e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	68db      	ldr	r3, [r3, #12]
 8009386:	3b01      	subs	r3, #1
 8009388:	025b      	lsls	r3, r3, #9
 800938a:	b29b      	uxth	r3, r3
 800938c:	431a      	orrs	r2, r3
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	691b      	ldr	r3, [r3, #16]
 8009392:	3b01      	subs	r3, #1
 8009394:	041b      	lsls	r3, r3, #16
 8009396:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800939a:	431a      	orrs	r2, r3
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	695b      	ldr	r3, [r3, #20]
 80093a0:	3b01      	subs	r3, #1
 80093a2:	061b      	lsls	r3, r3, #24
 80093a4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80093a8:	4928      	ldr	r1, [pc, #160]	@ (800944c <RCCEx_PLL3_Config+0x12c>)
 80093aa:	4313      	orrs	r3, r2
 80093ac:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80093ae:	4b27      	ldr	r3, [pc, #156]	@ (800944c <RCCEx_PLL3_Config+0x12c>)
 80093b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80093b2:	f023 020c 	bic.w	r2, r3, #12
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	699b      	ldr	r3, [r3, #24]
 80093ba:	4924      	ldr	r1, [pc, #144]	@ (800944c <RCCEx_PLL3_Config+0x12c>)
 80093bc:	4313      	orrs	r3, r2
 80093be:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Select PLL3 output frequency range : VCO */
  __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL);
 80093c0:	4b22      	ldr	r3, [pc, #136]	@ (800944c <RCCEx_PLL3_Config+0x12c>)
 80093c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80093c4:	f023 0220 	bic.w	r2, r3, #32
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	69db      	ldr	r3, [r3, #28]
 80093cc:	491f      	ldr	r1, [pc, #124]	@ (800944c <RCCEx_PLL3_Config+0x12c>)
 80093ce:	4313      	orrs	r3, r2
 80093d0:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3_CLKOUT_ENABLE(pll3->PLL3ClockOut);
 80093d2:	4b1e      	ldr	r3, [pc, #120]	@ (800944c <RCCEx_PLL3_Config+0x12c>)
 80093d4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80093da:	491c      	ldr	r1, [pc, #112]	@ (800944c <RCCEx_PLL3_Config+0x12c>)
 80093dc:	4313      	orrs	r3, r2
 80093de:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_DISABLE();
 80093e0:	4b1a      	ldr	r3, [pc, #104]	@ (800944c <RCCEx_PLL3_Config+0x12c>)
 80093e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80093e4:	4a19      	ldr	r2, [pc, #100]	@ (800944c <RCCEx_PLL3_Config+0x12c>)
 80093e6:	f023 0310 	bic.w	r3, r3, #16
 80093ea:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3_FRACN_CONFIG(pll3->PLL3FRACN);
 80093ec:	4b17      	ldr	r3, [pc, #92]	@ (800944c <RCCEx_PLL3_Config+0x12c>)
 80093ee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80093f0:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80093f4:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80093f8:	687a      	ldr	r2, [r7, #4]
 80093fa:	6a12      	ldr	r2, [r2, #32]
 80093fc:	00d2      	lsls	r2, r2, #3
 80093fe:	4913      	ldr	r1, [pc, #76]	@ (800944c <RCCEx_PLL3_Config+0x12c>)
 8009400:	4313      	orrs	r3, r2
 8009402:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_ENABLE();
 8009404:	4b11      	ldr	r3, [pc, #68]	@ (800944c <RCCEx_PLL3_Config+0x12c>)
 8009406:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009408:	4a10      	ldr	r2, [pc, #64]	@ (800944c <RCCEx_PLL3_Config+0x12c>)
 800940a:	f043 0310 	orr.w	r3, r3, #16
 800940e:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3. */
  __HAL_RCC_PLL3_ENABLE();
 8009410:	4b0e      	ldr	r3, [pc, #56]	@ (800944c <RCCEx_PLL3_Config+0x12c>)
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	4a0d      	ldr	r2, [pc, #52]	@ (800944c <RCCEx_PLL3_Config+0x12c>)
 8009416:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800941a:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800941c:	f7f8 fb4c 	bl	8001ab8 <HAL_GetTick>
 8009420:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8009422:	e008      	b.n	8009436 <RCCEx_PLL3_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8009424:	f7f8 fb48 	bl	8001ab8 <HAL_GetTick>
 8009428:	4602      	mov	r2, r0
 800942a:	68fb      	ldr	r3, [r7, #12]
 800942c:	1ad3      	subs	r3, r2, r3
 800942e:	2b02      	cmp	r3, #2
 8009430:	d901      	bls.n	8009436 <RCCEx_PLL3_Config+0x116>
    {
      return HAL_TIMEOUT;
 8009432:	2303      	movs	r3, #3
 8009434:	e006      	b.n	8009444 <RCCEx_PLL3_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8009436:	4b05      	ldr	r3, [pc, #20]	@ (800944c <RCCEx_PLL3_Config+0x12c>)
 8009438:	681b      	ldr	r3, [r3, #0]
 800943a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800943e:	2b00      	cmp	r3, #0
 8009440:	d0f0      	beq.n	8009424 <RCCEx_PLL3_Config+0x104>
    }
  }
  return HAL_OK;
 8009442:	2300      	movs	r3, #0
}
 8009444:	4618      	mov	r0, r3
 8009446:	3710      	adds	r7, #16
 8009448:	46bd      	mov	sp, r7
 800944a:	bd80      	pop	{r7, pc}
 800944c:	44020c00 	.word	0x44020c00

08009450 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009450:	b580      	push	{r7, lr}
 8009452:	b082      	sub	sp, #8
 8009454:	af00      	add	r7, sp, #0
 8009456:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	2b00      	cmp	r3, #0
 800945c:	d101      	bne.n	8009462 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800945e:	2301      	movs	r3, #1
 8009460:	e042      	b.n	80094e8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009468:	2b00      	cmp	r3, #0
 800946a:	d106      	bne.n	800947a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	2200      	movs	r2, #0
 8009470:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009474:	6878      	ldr	r0, [r7, #4]
 8009476:	f7f8 f87b 	bl	8001570 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	2224      	movs	r2, #36	@ 0x24
 800947e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	681b      	ldr	r3, [r3, #0]
 8009486:	681a      	ldr	r2, [r3, #0]
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	681b      	ldr	r3, [r3, #0]
 800948c:	f022 0201 	bic.w	r2, r2, #1
 8009490:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009496:	2b00      	cmp	r3, #0
 8009498:	d002      	beq.n	80094a0 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800949a:	6878      	ldr	r0, [r7, #4]
 800949c:	f000 fab4 	bl	8009a08 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80094a0:	6878      	ldr	r0, [r7, #4]
 80094a2:	f000 f8c3 	bl	800962c <UART_SetConfig>
 80094a6:	4603      	mov	r3, r0
 80094a8:	2b01      	cmp	r3, #1
 80094aa:	d101      	bne.n	80094b0 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80094ac:	2301      	movs	r3, #1
 80094ae:	e01b      	b.n	80094e8 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	681b      	ldr	r3, [r3, #0]
 80094b4:	685a      	ldr	r2, [r3, #4]
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	681b      	ldr	r3, [r3, #0]
 80094ba:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80094be:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	681b      	ldr	r3, [r3, #0]
 80094c4:	689a      	ldr	r2, [r3, #8]
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80094ce:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	681a      	ldr	r2, [r3, #0]
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	681b      	ldr	r3, [r3, #0]
 80094da:	f042 0201 	orr.w	r2, r2, #1
 80094de:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80094e0:	6878      	ldr	r0, [r7, #4]
 80094e2:	f000 fb33 	bl	8009b4c <UART_CheckIdleState>
 80094e6:	4603      	mov	r3, r0
}
 80094e8:	4618      	mov	r0, r3
 80094ea:	3708      	adds	r7, #8
 80094ec:	46bd      	mov	sp, r7
 80094ee:	bd80      	pop	{r7, pc}

080094f0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80094f0:	b580      	push	{r7, lr}
 80094f2:	b08a      	sub	sp, #40	@ 0x28
 80094f4:	af02      	add	r7, sp, #8
 80094f6:	60f8      	str	r0, [r7, #12]
 80094f8:	60b9      	str	r1, [r7, #8]
 80094fa:	603b      	str	r3, [r7, #0]
 80094fc:	4613      	mov	r3, r2
 80094fe:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009500:	68fb      	ldr	r3, [r7, #12]
 8009502:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009506:	2b20      	cmp	r3, #32
 8009508:	f040 808b 	bne.w	8009622 <HAL_UART_Transmit+0x132>
  {
    if ((pData == NULL) || (Size == 0U))
 800950c:	68bb      	ldr	r3, [r7, #8]
 800950e:	2b00      	cmp	r3, #0
 8009510:	d002      	beq.n	8009518 <HAL_UART_Transmit+0x28>
 8009512:	88fb      	ldrh	r3, [r7, #6]
 8009514:	2b00      	cmp	r3, #0
 8009516:	d101      	bne.n	800951c <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8009518:	2301      	movs	r3, #1
 800951a:	e083      	b.n	8009624 <HAL_UART_Transmit+0x134>
    }

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Tx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800951c:	68fb      	ldr	r3, [r7, #12]
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	689b      	ldr	r3, [r3, #8]
 8009522:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009526:	2b80      	cmp	r3, #128	@ 0x80
 8009528:	d107      	bne.n	800953a <HAL_UART_Transmit+0x4a>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800952a:	68fb      	ldr	r3, [r7, #12]
 800952c:	681b      	ldr	r3, [r3, #0]
 800952e:	689a      	ldr	r2, [r3, #8]
 8009530:	68fb      	ldr	r3, [r7, #12]
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8009538:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800953a:	68fb      	ldr	r3, [r7, #12]
 800953c:	2200      	movs	r2, #0
 800953e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009542:	68fb      	ldr	r3, [r7, #12]
 8009544:	2221      	movs	r2, #33	@ 0x21
 8009546:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800954a:	f7f8 fab5 	bl	8001ab8 <HAL_GetTick>
 800954e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8009550:	68fb      	ldr	r3, [r7, #12]
 8009552:	88fa      	ldrh	r2, [r7, #6]
 8009554:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8009558:	68fb      	ldr	r3, [r7, #12]
 800955a:	88fa      	ldrh	r2, [r7, #6]
 800955c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009560:	68fb      	ldr	r3, [r7, #12]
 8009562:	689b      	ldr	r3, [r3, #8]
 8009564:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009568:	d108      	bne.n	800957c <HAL_UART_Transmit+0x8c>
 800956a:	68fb      	ldr	r3, [r7, #12]
 800956c:	691b      	ldr	r3, [r3, #16]
 800956e:	2b00      	cmp	r3, #0
 8009570:	d104      	bne.n	800957c <HAL_UART_Transmit+0x8c>
    {
      pdata8bits  = NULL;
 8009572:	2300      	movs	r3, #0
 8009574:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009576:	68bb      	ldr	r3, [r7, #8]
 8009578:	61bb      	str	r3, [r7, #24]
 800957a:	e003      	b.n	8009584 <HAL_UART_Transmit+0x94>
    }
    else
    {
      pdata8bits  = pData;
 800957c:	68bb      	ldr	r3, [r7, #8]
 800957e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009580:	2300      	movs	r3, #0
 8009582:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8009584:	e030      	b.n	80095e8 <HAL_UART_Transmit+0xf8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009586:	683b      	ldr	r3, [r7, #0]
 8009588:	9300      	str	r3, [sp, #0]
 800958a:	697b      	ldr	r3, [r7, #20]
 800958c:	2200      	movs	r2, #0
 800958e:	2180      	movs	r1, #128	@ 0x80
 8009590:	68f8      	ldr	r0, [r7, #12]
 8009592:	f000 fb85 	bl	8009ca0 <UART_WaitOnFlagUntilTimeout>
 8009596:	4603      	mov	r3, r0
 8009598:	2b00      	cmp	r3, #0
 800959a:	d005      	beq.n	80095a8 <HAL_UART_Transmit+0xb8>
      {

        huart->gState = HAL_UART_STATE_READY;
 800959c:	68fb      	ldr	r3, [r7, #12]
 800959e:	2220      	movs	r2, #32
 80095a0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80095a4:	2303      	movs	r3, #3
 80095a6:	e03d      	b.n	8009624 <HAL_UART_Transmit+0x134>
      }
      if (pdata8bits == NULL)
 80095a8:	69fb      	ldr	r3, [r7, #28]
 80095aa:	2b00      	cmp	r3, #0
 80095ac:	d10b      	bne.n	80095c6 <HAL_UART_Transmit+0xd6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80095ae:	69bb      	ldr	r3, [r7, #24]
 80095b0:	881b      	ldrh	r3, [r3, #0]
 80095b2:	461a      	mov	r2, r3
 80095b4:	68fb      	ldr	r3, [r7, #12]
 80095b6:	681b      	ldr	r3, [r3, #0]
 80095b8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80095bc:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80095be:	69bb      	ldr	r3, [r7, #24]
 80095c0:	3302      	adds	r3, #2
 80095c2:	61bb      	str	r3, [r7, #24]
 80095c4:	e007      	b.n	80095d6 <HAL_UART_Transmit+0xe6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80095c6:	69fb      	ldr	r3, [r7, #28]
 80095c8:	781a      	ldrb	r2, [r3, #0]
 80095ca:	68fb      	ldr	r3, [r7, #12]
 80095cc:	681b      	ldr	r3, [r3, #0]
 80095ce:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80095d0:	69fb      	ldr	r3, [r7, #28]
 80095d2:	3301      	adds	r3, #1
 80095d4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80095d6:	68fb      	ldr	r3, [r7, #12]
 80095d8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80095dc:	b29b      	uxth	r3, r3
 80095de:	3b01      	subs	r3, #1
 80095e0:	b29a      	uxth	r2, r3
 80095e2:	68fb      	ldr	r3, [r7, #12]
 80095e4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80095e8:	68fb      	ldr	r3, [r7, #12]
 80095ea:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80095ee:	b29b      	uxth	r3, r3
 80095f0:	2b00      	cmp	r3, #0
 80095f2:	d1c8      	bne.n	8009586 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80095f4:	683b      	ldr	r3, [r7, #0]
 80095f6:	9300      	str	r3, [sp, #0]
 80095f8:	697b      	ldr	r3, [r7, #20]
 80095fa:	2200      	movs	r2, #0
 80095fc:	2140      	movs	r1, #64	@ 0x40
 80095fe:	68f8      	ldr	r0, [r7, #12]
 8009600:	f000 fb4e 	bl	8009ca0 <UART_WaitOnFlagUntilTimeout>
 8009604:	4603      	mov	r3, r0
 8009606:	2b00      	cmp	r3, #0
 8009608:	d005      	beq.n	8009616 <HAL_UART_Transmit+0x126>
    {
      huart->gState = HAL_UART_STATE_READY;
 800960a:	68fb      	ldr	r3, [r7, #12]
 800960c:	2220      	movs	r2, #32
 800960e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8009612:	2303      	movs	r3, #3
 8009614:	e006      	b.n	8009624 <HAL_UART_Transmit+0x134>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009616:	68fb      	ldr	r3, [r7, #12]
 8009618:	2220      	movs	r2, #32
 800961a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800961e:	2300      	movs	r3, #0
 8009620:	e000      	b.n	8009624 <HAL_UART_Transmit+0x134>
  }
  else
  {
    return HAL_BUSY;
 8009622:	2302      	movs	r3, #2
  }
}
 8009624:	4618      	mov	r0, r3
 8009626:	3720      	adds	r7, #32
 8009628:	46bd      	mov	sp, r7
 800962a:	bd80      	pop	{r7, pc}

0800962c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800962c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009630:	b094      	sub	sp, #80	@ 0x50
 8009632:	af00      	add	r7, sp, #0
 8009634:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009636:	2300      	movs	r3, #0
 8009638:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 800963c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800963e:	681a      	ldr	r2, [r3, #0]
 8009640:	4b78      	ldr	r3, [pc, #480]	@ (8009824 <UART_SetConfig+0x1f8>)
 8009642:	429a      	cmp	r2, r3
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009644:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009646:	689a      	ldr	r2, [r3, #8]
 8009648:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800964a:	691b      	ldr	r3, [r3, #16]
 800964c:	431a      	orrs	r2, r3
 800964e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009650:	695b      	ldr	r3, [r3, #20]
 8009652:	431a      	orrs	r2, r3
 8009654:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009656:	69db      	ldr	r3, [r3, #28]
 8009658:	4313      	orrs	r3, r2
 800965a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800965c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800965e:	681b      	ldr	r3, [r3, #0]
 8009660:	681b      	ldr	r3, [r3, #0]
 8009662:	4971      	ldr	r1, [pc, #452]	@ (8009828 <UART_SetConfig+0x1fc>)
 8009664:	4019      	ands	r1, r3
 8009666:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009668:	681a      	ldr	r2, [r3, #0]
 800966a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800966c:	430b      	orrs	r3, r1
 800966e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009670:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009672:	681b      	ldr	r3, [r3, #0]
 8009674:	685b      	ldr	r3, [r3, #4]
 8009676:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800967a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800967c:	68d9      	ldr	r1, [r3, #12]
 800967e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009680:	681a      	ldr	r2, [r3, #0]
 8009682:	ea40 0301 	orr.w	r3, r0, r1
 8009686:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009688:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800968a:	699b      	ldr	r3, [r3, #24]
 800968c:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800968e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009690:	681a      	ldr	r2, [r3, #0]
 8009692:	4b64      	ldr	r3, [pc, #400]	@ (8009824 <UART_SetConfig+0x1f8>)
 8009694:	429a      	cmp	r2, r3
 8009696:	d009      	beq.n	80096ac <UART_SetConfig+0x80>
 8009698:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800969a:	681a      	ldr	r2, [r3, #0]
 800969c:	4b63      	ldr	r3, [pc, #396]	@ (800982c <UART_SetConfig+0x200>)
 800969e:	429a      	cmp	r2, r3
 80096a0:	d004      	beq.n	80096ac <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80096a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80096a4:	6a1a      	ldr	r2, [r3, #32]
 80096a6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80096a8:	4313      	orrs	r3, r2
 80096aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80096ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80096ae:	681b      	ldr	r3, [r3, #0]
 80096b0:	689b      	ldr	r3, [r3, #8]
 80096b2:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
 80096b6:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 80096ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80096bc:	681a      	ldr	r2, [r3, #0]
 80096be:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80096c0:	430b      	orrs	r3, r1
 80096c2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80096c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80096c6:	681b      	ldr	r3, [r3, #0]
 80096c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80096ca:	f023 000f 	bic.w	r0, r3, #15
 80096ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80096d0:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80096d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80096d4:	681a      	ldr	r2, [r3, #0]
 80096d6:	ea40 0301 	orr.w	r3, r0, r1
 80096da:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80096dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80096de:	681a      	ldr	r2, [r3, #0]
 80096e0:	4b53      	ldr	r3, [pc, #332]	@ (8009830 <UART_SetConfig+0x204>)
 80096e2:	429a      	cmp	r2, r3
 80096e4:	d102      	bne.n	80096ec <UART_SetConfig+0xc0>
 80096e6:	2301      	movs	r3, #1
 80096e8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80096ea:	e066      	b.n	80097ba <UART_SetConfig+0x18e>
 80096ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80096ee:	681a      	ldr	r2, [r3, #0]
 80096f0:	4b50      	ldr	r3, [pc, #320]	@ (8009834 <UART_SetConfig+0x208>)
 80096f2:	429a      	cmp	r2, r3
 80096f4:	d102      	bne.n	80096fc <UART_SetConfig+0xd0>
 80096f6:	2302      	movs	r3, #2
 80096f8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80096fa:	e05e      	b.n	80097ba <UART_SetConfig+0x18e>
 80096fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80096fe:	681a      	ldr	r2, [r3, #0]
 8009700:	4b4d      	ldr	r3, [pc, #308]	@ (8009838 <UART_SetConfig+0x20c>)
 8009702:	429a      	cmp	r2, r3
 8009704:	d102      	bne.n	800970c <UART_SetConfig+0xe0>
 8009706:	2304      	movs	r3, #4
 8009708:	64bb      	str	r3, [r7, #72]	@ 0x48
 800970a:	e056      	b.n	80097ba <UART_SetConfig+0x18e>
 800970c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800970e:	681a      	ldr	r2, [r3, #0]
 8009710:	4b4a      	ldr	r3, [pc, #296]	@ (800983c <UART_SetConfig+0x210>)
 8009712:	429a      	cmp	r2, r3
 8009714:	d102      	bne.n	800971c <UART_SetConfig+0xf0>
 8009716:	2308      	movs	r3, #8
 8009718:	64bb      	str	r3, [r7, #72]	@ 0x48
 800971a:	e04e      	b.n	80097ba <UART_SetConfig+0x18e>
 800971c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800971e:	681a      	ldr	r2, [r3, #0]
 8009720:	4b47      	ldr	r3, [pc, #284]	@ (8009840 <UART_SetConfig+0x214>)
 8009722:	429a      	cmp	r2, r3
 8009724:	d102      	bne.n	800972c <UART_SetConfig+0x100>
 8009726:	2310      	movs	r3, #16
 8009728:	64bb      	str	r3, [r7, #72]	@ 0x48
 800972a:	e046      	b.n	80097ba <UART_SetConfig+0x18e>
 800972c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800972e:	681a      	ldr	r2, [r3, #0]
 8009730:	4b44      	ldr	r3, [pc, #272]	@ (8009844 <UART_SetConfig+0x218>)
 8009732:	429a      	cmp	r2, r3
 8009734:	d102      	bne.n	800973c <UART_SetConfig+0x110>
 8009736:	2320      	movs	r3, #32
 8009738:	64bb      	str	r3, [r7, #72]	@ 0x48
 800973a:	e03e      	b.n	80097ba <UART_SetConfig+0x18e>
 800973c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800973e:	681a      	ldr	r2, [r3, #0]
 8009740:	4b41      	ldr	r3, [pc, #260]	@ (8009848 <UART_SetConfig+0x21c>)
 8009742:	429a      	cmp	r2, r3
 8009744:	d102      	bne.n	800974c <UART_SetConfig+0x120>
 8009746:	2340      	movs	r3, #64	@ 0x40
 8009748:	64bb      	str	r3, [r7, #72]	@ 0x48
 800974a:	e036      	b.n	80097ba <UART_SetConfig+0x18e>
 800974c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800974e:	681a      	ldr	r2, [r3, #0]
 8009750:	4b3e      	ldr	r3, [pc, #248]	@ (800984c <UART_SetConfig+0x220>)
 8009752:	429a      	cmp	r2, r3
 8009754:	d102      	bne.n	800975c <UART_SetConfig+0x130>
 8009756:	2380      	movs	r3, #128	@ 0x80
 8009758:	64bb      	str	r3, [r7, #72]	@ 0x48
 800975a:	e02e      	b.n	80097ba <UART_SetConfig+0x18e>
 800975c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800975e:	681a      	ldr	r2, [r3, #0]
 8009760:	4b3b      	ldr	r3, [pc, #236]	@ (8009850 <UART_SetConfig+0x224>)
 8009762:	429a      	cmp	r2, r3
 8009764:	d103      	bne.n	800976e <UART_SetConfig+0x142>
 8009766:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800976a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800976c:	e025      	b.n	80097ba <UART_SetConfig+0x18e>
 800976e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009770:	681a      	ldr	r2, [r3, #0]
 8009772:	4b38      	ldr	r3, [pc, #224]	@ (8009854 <UART_SetConfig+0x228>)
 8009774:	429a      	cmp	r2, r3
 8009776:	d103      	bne.n	8009780 <UART_SetConfig+0x154>
 8009778:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800977c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800977e:	e01c      	b.n	80097ba <UART_SetConfig+0x18e>
 8009780:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009782:	681a      	ldr	r2, [r3, #0]
 8009784:	4b34      	ldr	r3, [pc, #208]	@ (8009858 <UART_SetConfig+0x22c>)
 8009786:	429a      	cmp	r2, r3
 8009788:	d103      	bne.n	8009792 <UART_SetConfig+0x166>
 800978a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800978e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009790:	e013      	b.n	80097ba <UART_SetConfig+0x18e>
 8009792:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009794:	681a      	ldr	r2, [r3, #0]
 8009796:	4b31      	ldr	r3, [pc, #196]	@ (800985c <UART_SetConfig+0x230>)
 8009798:	429a      	cmp	r2, r3
 800979a:	d103      	bne.n	80097a4 <UART_SetConfig+0x178>
 800979c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80097a0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80097a2:	e00a      	b.n	80097ba <UART_SetConfig+0x18e>
 80097a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80097a6:	681a      	ldr	r2, [r3, #0]
 80097a8:	4b1e      	ldr	r3, [pc, #120]	@ (8009824 <UART_SetConfig+0x1f8>)
 80097aa:	429a      	cmp	r2, r3
 80097ac:	d103      	bne.n	80097b6 <UART_SetConfig+0x18a>
 80097ae:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80097b2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80097b4:	e001      	b.n	80097ba <UART_SetConfig+0x18e>
 80097b6:	2300      	movs	r3, #0
 80097b8:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80097ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80097bc:	681a      	ldr	r2, [r3, #0]
 80097be:	4b19      	ldr	r3, [pc, #100]	@ (8009824 <UART_SetConfig+0x1f8>)
 80097c0:	429a      	cmp	r2, r3
 80097c2:	d005      	beq.n	80097d0 <UART_SetConfig+0x1a4>
 80097c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80097c6:	681a      	ldr	r2, [r3, #0]
 80097c8:	4b18      	ldr	r3, [pc, #96]	@ (800982c <UART_SetConfig+0x200>)
 80097ca:	429a      	cmp	r2, r3
 80097cc:	f040 8094 	bne.w	80098f8 <UART_SetConfig+0x2cc>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 80097d0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80097d2:	2200      	movs	r2, #0
 80097d4:	623b      	str	r3, [r7, #32]
 80097d6:	627a      	str	r2, [r7, #36]	@ 0x24
 80097d8:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80097dc:	f7fd f9ae 	bl	8006b3c <HAL_RCCEx_GetPeriphCLKFreq>
 80097e0:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 80097e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80097e4:	2b00      	cmp	r3, #0
 80097e6:	f000 80f7 	beq.w	80099d8 <UART_SetConfig+0x3ac>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80097ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80097ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80097ee:	4a1c      	ldr	r2, [pc, #112]	@ (8009860 <UART_SetConfig+0x234>)
 80097f0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80097f4:	461a      	mov	r2, r3
 80097f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80097f8:	fbb3 f3f2 	udiv	r3, r3, r2
 80097fc:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80097fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009800:	685a      	ldr	r2, [r3, #4]
 8009802:	4613      	mov	r3, r2
 8009804:	005b      	lsls	r3, r3, #1
 8009806:	4413      	add	r3, r2
 8009808:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800980a:	429a      	cmp	r2, r3
 800980c:	d305      	bcc.n	800981a <UART_SetConfig+0x1ee>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800980e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009810:	685b      	ldr	r3, [r3, #4]
 8009812:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009814:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009816:	429a      	cmp	r2, r3
 8009818:	d924      	bls.n	8009864 <UART_SetConfig+0x238>
      {
        ret = HAL_ERROR;
 800981a:	2301      	movs	r3, #1
 800981c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8009820:	e069      	b.n	80098f6 <UART_SetConfig+0x2ca>
 8009822:	bf00      	nop
 8009824:	44002400 	.word	0x44002400
 8009828:	cfff69f3 	.word	0xcfff69f3
 800982c:	54002400 	.word	0x54002400
 8009830:	40013800 	.word	0x40013800
 8009834:	40004400 	.word	0x40004400
 8009838:	40004800 	.word	0x40004800
 800983c:	40004c00 	.word	0x40004c00
 8009840:	40005000 	.word	0x40005000
 8009844:	40006400 	.word	0x40006400
 8009848:	40007800 	.word	0x40007800
 800984c:	40007c00 	.word	0x40007c00
 8009850:	40008000 	.word	0x40008000
 8009854:	40006800 	.word	0x40006800
 8009858:	40006c00 	.word	0x40006c00
 800985c:	40008400 	.word	0x40008400
 8009860:	08011058 	.word	0x08011058
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009864:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009866:	2200      	movs	r2, #0
 8009868:	61bb      	str	r3, [r7, #24]
 800986a:	61fa      	str	r2, [r7, #28]
 800986c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800986e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009870:	4a64      	ldr	r2, [pc, #400]	@ (8009a04 <UART_SetConfig+0x3d8>)
 8009872:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009876:	b29b      	uxth	r3, r3
 8009878:	2200      	movs	r2, #0
 800987a:	613b      	str	r3, [r7, #16]
 800987c:	617a      	str	r2, [r7, #20]
 800987e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8009882:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8009886:	f7f7 f99f 	bl	8000bc8 <__aeabi_uldivmod>
 800988a:	4602      	mov	r2, r0
 800988c:	460b      	mov	r3, r1
 800988e:	4610      	mov	r0, r2
 8009890:	4619      	mov	r1, r3
 8009892:	f04f 0200 	mov.w	r2, #0
 8009896:	f04f 0300 	mov.w	r3, #0
 800989a:	020b      	lsls	r3, r1, #8
 800989c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80098a0:	0202      	lsls	r2, r0, #8
 80098a2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80098a4:	6849      	ldr	r1, [r1, #4]
 80098a6:	0849      	lsrs	r1, r1, #1
 80098a8:	2000      	movs	r0, #0
 80098aa:	460c      	mov	r4, r1
 80098ac:	4605      	mov	r5, r0
 80098ae:	eb12 0804 	adds.w	r8, r2, r4
 80098b2:	eb43 0905 	adc.w	r9, r3, r5
 80098b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80098b8:	685b      	ldr	r3, [r3, #4]
 80098ba:	2200      	movs	r2, #0
 80098bc:	60bb      	str	r3, [r7, #8]
 80098be:	60fa      	str	r2, [r7, #12]
 80098c0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80098c4:	4640      	mov	r0, r8
 80098c6:	4649      	mov	r1, r9
 80098c8:	f7f7 f97e 	bl	8000bc8 <__aeabi_uldivmod>
 80098cc:	4602      	mov	r2, r0
 80098ce:	460b      	mov	r3, r1
 80098d0:	4613      	mov	r3, r2
 80098d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80098d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80098d6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80098da:	d308      	bcc.n	80098ee <UART_SetConfig+0x2c2>
 80098dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80098de:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80098e2:	d204      	bcs.n	80098ee <UART_SetConfig+0x2c2>
        {
          huart->Instance->BRR = usartdiv;
 80098e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80098e6:	681b      	ldr	r3, [r3, #0]
 80098e8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80098ea:	60da      	str	r2, [r3, #12]
 80098ec:	e003      	b.n	80098f6 <UART_SetConfig+0x2ca>
        }
        else
        {
          ret = HAL_ERROR;
 80098ee:	2301      	movs	r3, #1
 80098f0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (pclk != 0U)
 80098f4:	e070      	b.n	80099d8 <UART_SetConfig+0x3ac>
 80098f6:	e06f      	b.n	80099d8 <UART_SetConfig+0x3ac>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80098f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80098fa:	69db      	ldr	r3, [r3, #28]
 80098fc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009900:	d13c      	bne.n	800997c <UART_SetConfig+0x350>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8009902:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009904:	2200      	movs	r2, #0
 8009906:	603b      	str	r3, [r7, #0]
 8009908:	607a      	str	r2, [r7, #4]
 800990a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800990e:	f7fd f915 	bl	8006b3c <HAL_RCCEx_GetPeriphCLKFreq>
 8009912:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009914:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009916:	2b00      	cmp	r3, #0
 8009918:	d05e      	beq.n	80099d8 <UART_SetConfig+0x3ac>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800991a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800991c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800991e:	4a39      	ldr	r2, [pc, #228]	@ (8009a04 <UART_SetConfig+0x3d8>)
 8009920:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009924:	461a      	mov	r2, r3
 8009926:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009928:	fbb3 f3f2 	udiv	r3, r3, r2
 800992c:	005a      	lsls	r2, r3, #1
 800992e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009930:	685b      	ldr	r3, [r3, #4]
 8009932:	085b      	lsrs	r3, r3, #1
 8009934:	441a      	add	r2, r3
 8009936:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009938:	685b      	ldr	r3, [r3, #4]
 800993a:	fbb2 f3f3 	udiv	r3, r2, r3
 800993e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009940:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009942:	2b0f      	cmp	r3, #15
 8009944:	d916      	bls.n	8009974 <UART_SetConfig+0x348>
 8009946:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009948:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800994c:	d212      	bcs.n	8009974 <UART_SetConfig+0x348>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800994e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009950:	b29b      	uxth	r3, r3
 8009952:	f023 030f 	bic.w	r3, r3, #15
 8009956:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009958:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800995a:	085b      	lsrs	r3, r3, #1
 800995c:	b29b      	uxth	r3, r3
 800995e:	f003 0307 	and.w	r3, r3, #7
 8009962:	b29a      	uxth	r2, r3
 8009964:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8009966:	4313      	orrs	r3, r2
 8009968:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
 800996a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800996c:	681b      	ldr	r3, [r3, #0]
 800996e:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8009970:	60da      	str	r2, [r3, #12]
 8009972:	e031      	b.n	80099d8 <UART_SetConfig+0x3ac>
      }
      else
      {
        ret = HAL_ERROR;
 8009974:	2301      	movs	r3, #1
 8009976:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800997a:	e02d      	b.n	80099d8 <UART_SetConfig+0x3ac>
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800997c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800997e:	2200      	movs	r2, #0
 8009980:	469a      	mov	sl, r3
 8009982:	4693      	mov	fp, r2
 8009984:	4650      	mov	r0, sl
 8009986:	4659      	mov	r1, fp
 8009988:	f7fd f8d8 	bl	8006b3c <HAL_RCCEx_GetPeriphCLKFreq>
 800998c:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
 800998e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009990:	2b00      	cmp	r3, #0
 8009992:	d021      	beq.n	80099d8 <UART_SetConfig+0x3ac>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009994:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009996:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009998:	4a1a      	ldr	r2, [pc, #104]	@ (8009a04 <UART_SetConfig+0x3d8>)
 800999a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800999e:	461a      	mov	r2, r3
 80099a0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80099a2:	fbb3 f2f2 	udiv	r2, r3, r2
 80099a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80099a8:	685b      	ldr	r3, [r3, #4]
 80099aa:	085b      	lsrs	r3, r3, #1
 80099ac:	441a      	add	r2, r3
 80099ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80099b0:	685b      	ldr	r3, [r3, #4]
 80099b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80099b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80099b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80099ba:	2b0f      	cmp	r3, #15
 80099bc:	d909      	bls.n	80099d2 <UART_SetConfig+0x3a6>
 80099be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80099c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80099c4:	d205      	bcs.n	80099d2 <UART_SetConfig+0x3a6>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80099c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80099c8:	b29a      	uxth	r2, r3
 80099ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80099cc:	681b      	ldr	r3, [r3, #0]
 80099ce:	60da      	str	r2, [r3, #12]
 80099d0:	e002      	b.n	80099d8 <UART_SetConfig+0x3ac>
      }
      else
      {
        ret = HAL_ERROR;
 80099d2:	2301      	movs	r3, #1
 80099d4:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80099d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80099da:	2201      	movs	r2, #1
 80099dc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80099e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80099e2:	2201      	movs	r2, #1
 80099e4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80099e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80099ea:	2200      	movs	r2, #0
 80099ec:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80099ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80099f0:	2200      	movs	r2, #0
 80099f2:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80099f4:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 80099f8:	4618      	mov	r0, r3
 80099fa:	3750      	adds	r7, #80	@ 0x50
 80099fc:	46bd      	mov	sp, r7
 80099fe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009a02:	bf00      	nop
 8009a04:	08011058 	.word	0x08011058

08009a08 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009a08:	b480      	push	{r7}
 8009a0a:	b083      	sub	sp, #12
 8009a0c:	af00      	add	r7, sp, #0
 8009a0e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a14:	f003 0308 	and.w	r3, r3, #8
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	d00a      	beq.n	8009a32 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	681b      	ldr	r3, [r3, #0]
 8009a20:	685b      	ldr	r3, [r3, #4]
 8009a22:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	681b      	ldr	r3, [r3, #0]
 8009a2e:	430a      	orrs	r2, r1
 8009a30:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a36:	f003 0301 	and.w	r3, r3, #1
 8009a3a:	2b00      	cmp	r3, #0
 8009a3c:	d00a      	beq.n	8009a54 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	681b      	ldr	r3, [r3, #0]
 8009a42:	685b      	ldr	r3, [r3, #4]
 8009a44:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	681b      	ldr	r3, [r3, #0]
 8009a50:	430a      	orrs	r2, r1
 8009a52:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a58:	f003 0302 	and.w	r3, r3, #2
 8009a5c:	2b00      	cmp	r3, #0
 8009a5e:	d00a      	beq.n	8009a76 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	681b      	ldr	r3, [r3, #0]
 8009a64:	685b      	ldr	r3, [r3, #4]
 8009a66:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	681b      	ldr	r3, [r3, #0]
 8009a72:	430a      	orrs	r2, r1
 8009a74:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a7a:	f003 0304 	and.w	r3, r3, #4
 8009a7e:	2b00      	cmp	r3, #0
 8009a80:	d00a      	beq.n	8009a98 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	685b      	ldr	r3, [r3, #4]
 8009a88:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	681b      	ldr	r3, [r3, #0]
 8009a94:	430a      	orrs	r2, r1
 8009a96:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a9c:	f003 0310 	and.w	r3, r3, #16
 8009aa0:	2b00      	cmp	r3, #0
 8009aa2:	d00a      	beq.n	8009aba <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	681b      	ldr	r3, [r3, #0]
 8009aa8:	689b      	ldr	r3, [r3, #8]
 8009aaa:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	430a      	orrs	r2, r1
 8009ab8:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009abe:	f003 0320 	and.w	r3, r3, #32
 8009ac2:	2b00      	cmp	r3, #0
 8009ac4:	d00a      	beq.n	8009adc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	681b      	ldr	r3, [r3, #0]
 8009aca:	689b      	ldr	r3, [r3, #8]
 8009acc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	681b      	ldr	r3, [r3, #0]
 8009ad8:	430a      	orrs	r2, r1
 8009ada:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ae0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009ae4:	2b00      	cmp	r3, #0
 8009ae6:	d01a      	beq.n	8009b1e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	681b      	ldr	r3, [r3, #0]
 8009aec:	685b      	ldr	r3, [r3, #4]
 8009aee:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	681b      	ldr	r3, [r3, #0]
 8009afa:	430a      	orrs	r2, r1
 8009afc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009b02:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009b06:	d10a      	bne.n	8009b1e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	681b      	ldr	r3, [r3, #0]
 8009b0c:	685b      	ldr	r3, [r3, #4]
 8009b0e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	681b      	ldr	r3, [r3, #0]
 8009b1a:	430a      	orrs	r2, r1
 8009b1c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009b26:	2b00      	cmp	r3, #0
 8009b28:	d00a      	beq.n	8009b40 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	681b      	ldr	r3, [r3, #0]
 8009b2e:	685b      	ldr	r3, [r3, #4]
 8009b30:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	681b      	ldr	r3, [r3, #0]
 8009b3c:	430a      	orrs	r2, r1
 8009b3e:	605a      	str	r2, [r3, #4]
  }
}
 8009b40:	bf00      	nop
 8009b42:	370c      	adds	r7, #12
 8009b44:	46bd      	mov	sp, r7
 8009b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b4a:	4770      	bx	lr

08009b4c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009b4c:	b580      	push	{r7, lr}
 8009b4e:	b098      	sub	sp, #96	@ 0x60
 8009b50:	af02      	add	r7, sp, #8
 8009b52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	2200      	movs	r2, #0
 8009b58:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009b5c:	f7f7 ffac 	bl	8001ab8 <HAL_GetTick>
 8009b60:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	681b      	ldr	r3, [r3, #0]
 8009b66:	681b      	ldr	r3, [r3, #0]
 8009b68:	f003 0308 	and.w	r3, r3, #8
 8009b6c:	2b08      	cmp	r3, #8
 8009b6e:	d12f      	bne.n	8009bd0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009b70:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009b74:	9300      	str	r3, [sp, #0]
 8009b76:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009b78:	2200      	movs	r2, #0
 8009b7a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8009b7e:	6878      	ldr	r0, [r7, #4]
 8009b80:	f000 f88e 	bl	8009ca0 <UART_WaitOnFlagUntilTimeout>
 8009b84:	4603      	mov	r3, r0
 8009b86:	2b00      	cmp	r3, #0
 8009b88:	d022      	beq.n	8009bd0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	681b      	ldr	r3, [r3, #0]
 8009b8e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b92:	e853 3f00 	ldrex	r3, [r3]
 8009b96:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009b98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009b9a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009b9e:	653b      	str	r3, [r7, #80]	@ 0x50
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	681b      	ldr	r3, [r3, #0]
 8009ba4:	461a      	mov	r2, r3
 8009ba6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009ba8:	647b      	str	r3, [r7, #68]	@ 0x44
 8009baa:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bac:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009bae:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009bb0:	e841 2300 	strex	r3, r2, [r1]
 8009bb4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009bb6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009bb8:	2b00      	cmp	r3, #0
 8009bba:	d1e6      	bne.n	8009b8a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	2220      	movs	r2, #32
 8009bc0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	2200      	movs	r2, #0
 8009bc8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009bcc:	2303      	movs	r3, #3
 8009bce:	e063      	b.n	8009c98 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	681b      	ldr	r3, [r3, #0]
 8009bd4:	681b      	ldr	r3, [r3, #0]
 8009bd6:	f003 0304 	and.w	r3, r3, #4
 8009bda:	2b04      	cmp	r3, #4
 8009bdc:	d149      	bne.n	8009c72 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009bde:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009be2:	9300      	str	r3, [sp, #0]
 8009be4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009be6:	2200      	movs	r2, #0
 8009be8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8009bec:	6878      	ldr	r0, [r7, #4]
 8009bee:	f000 f857 	bl	8009ca0 <UART_WaitOnFlagUntilTimeout>
 8009bf2:	4603      	mov	r3, r0
 8009bf4:	2b00      	cmp	r3, #0
 8009bf6:	d03c      	beq.n	8009c72 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	681b      	ldr	r3, [r3, #0]
 8009bfc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c00:	e853 3f00 	ldrex	r3, [r3]
 8009c04:	623b      	str	r3, [r7, #32]
   return(result);
 8009c06:	6a3b      	ldr	r3, [r7, #32]
 8009c08:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009c0c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	681b      	ldr	r3, [r3, #0]
 8009c12:	461a      	mov	r2, r3
 8009c14:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009c16:	633b      	str	r3, [r7, #48]	@ 0x30
 8009c18:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c1a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009c1c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009c1e:	e841 2300 	strex	r3, r2, [r1]
 8009c22:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009c24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c26:	2b00      	cmp	r3, #0
 8009c28:	d1e6      	bne.n	8009bf8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	681b      	ldr	r3, [r3, #0]
 8009c2e:	3308      	adds	r3, #8
 8009c30:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c32:	693b      	ldr	r3, [r7, #16]
 8009c34:	e853 3f00 	ldrex	r3, [r3]
 8009c38:	60fb      	str	r3, [r7, #12]
   return(result);
 8009c3a:	68fb      	ldr	r3, [r7, #12]
 8009c3c:	f023 0301 	bic.w	r3, r3, #1
 8009c40:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	681b      	ldr	r3, [r3, #0]
 8009c46:	3308      	adds	r3, #8
 8009c48:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009c4a:	61fa      	str	r2, [r7, #28]
 8009c4c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c4e:	69b9      	ldr	r1, [r7, #24]
 8009c50:	69fa      	ldr	r2, [r7, #28]
 8009c52:	e841 2300 	strex	r3, r2, [r1]
 8009c56:	617b      	str	r3, [r7, #20]
   return(result);
 8009c58:	697b      	ldr	r3, [r7, #20]
 8009c5a:	2b00      	cmp	r3, #0
 8009c5c:	d1e5      	bne.n	8009c2a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	2220      	movs	r2, #32
 8009c62:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	2200      	movs	r2, #0
 8009c6a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009c6e:	2303      	movs	r3, #3
 8009c70:	e012      	b.n	8009c98 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	2220      	movs	r2, #32
 8009c76:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	2220      	movs	r2, #32
 8009c7e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	2200      	movs	r2, #0
 8009c86:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	2200      	movs	r2, #0
 8009c8c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	2200      	movs	r2, #0
 8009c92:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009c96:	2300      	movs	r3, #0
}
 8009c98:	4618      	mov	r0, r3
 8009c9a:	3758      	adds	r7, #88	@ 0x58
 8009c9c:	46bd      	mov	sp, r7
 8009c9e:	bd80      	pop	{r7, pc}

08009ca0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009ca0:	b580      	push	{r7, lr}
 8009ca2:	b084      	sub	sp, #16
 8009ca4:	af00      	add	r7, sp, #0
 8009ca6:	60f8      	str	r0, [r7, #12]
 8009ca8:	60b9      	str	r1, [r7, #8]
 8009caa:	603b      	str	r3, [r7, #0]
 8009cac:	4613      	mov	r3, r2
 8009cae:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009cb0:	e04f      	b.n	8009d52 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009cb2:	69bb      	ldr	r3, [r7, #24]
 8009cb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009cb8:	d04b      	beq.n	8009d52 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009cba:	f7f7 fefd 	bl	8001ab8 <HAL_GetTick>
 8009cbe:	4602      	mov	r2, r0
 8009cc0:	683b      	ldr	r3, [r7, #0]
 8009cc2:	1ad3      	subs	r3, r2, r3
 8009cc4:	69ba      	ldr	r2, [r7, #24]
 8009cc6:	429a      	cmp	r2, r3
 8009cc8:	d302      	bcc.n	8009cd0 <UART_WaitOnFlagUntilTimeout+0x30>
 8009cca:	69bb      	ldr	r3, [r7, #24]
 8009ccc:	2b00      	cmp	r3, #0
 8009cce:	d101      	bne.n	8009cd4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009cd0:	2303      	movs	r3, #3
 8009cd2:	e04e      	b.n	8009d72 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009cd4:	68fb      	ldr	r3, [r7, #12]
 8009cd6:	681b      	ldr	r3, [r3, #0]
 8009cd8:	681b      	ldr	r3, [r3, #0]
 8009cda:	f003 0304 	and.w	r3, r3, #4
 8009cde:	2b00      	cmp	r3, #0
 8009ce0:	d037      	beq.n	8009d52 <UART_WaitOnFlagUntilTimeout+0xb2>
 8009ce2:	68bb      	ldr	r3, [r7, #8]
 8009ce4:	2b80      	cmp	r3, #128	@ 0x80
 8009ce6:	d034      	beq.n	8009d52 <UART_WaitOnFlagUntilTimeout+0xb2>
 8009ce8:	68bb      	ldr	r3, [r7, #8]
 8009cea:	2b40      	cmp	r3, #64	@ 0x40
 8009cec:	d031      	beq.n	8009d52 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009cee:	68fb      	ldr	r3, [r7, #12]
 8009cf0:	681b      	ldr	r3, [r3, #0]
 8009cf2:	69db      	ldr	r3, [r3, #28]
 8009cf4:	f003 0308 	and.w	r3, r3, #8
 8009cf8:	2b08      	cmp	r3, #8
 8009cfa:	d110      	bne.n	8009d1e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009cfc:	68fb      	ldr	r3, [r7, #12]
 8009cfe:	681b      	ldr	r3, [r3, #0]
 8009d00:	2208      	movs	r2, #8
 8009d02:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009d04:	68f8      	ldr	r0, [r7, #12]
 8009d06:	f000 f838 	bl	8009d7a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009d0a:	68fb      	ldr	r3, [r7, #12]
 8009d0c:	2208      	movs	r2, #8
 8009d0e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009d12:	68fb      	ldr	r3, [r7, #12]
 8009d14:	2200      	movs	r2, #0
 8009d16:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8009d1a:	2301      	movs	r3, #1
 8009d1c:	e029      	b.n	8009d72 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009d1e:	68fb      	ldr	r3, [r7, #12]
 8009d20:	681b      	ldr	r3, [r3, #0]
 8009d22:	69db      	ldr	r3, [r3, #28]
 8009d24:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009d28:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009d2c:	d111      	bne.n	8009d52 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009d2e:	68fb      	ldr	r3, [r7, #12]
 8009d30:	681b      	ldr	r3, [r3, #0]
 8009d32:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009d36:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009d38:	68f8      	ldr	r0, [r7, #12]
 8009d3a:	f000 f81e 	bl	8009d7a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009d3e:	68fb      	ldr	r3, [r7, #12]
 8009d40:	2220      	movs	r2, #32
 8009d42:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009d46:	68fb      	ldr	r3, [r7, #12]
 8009d48:	2200      	movs	r2, #0
 8009d4a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8009d4e:	2303      	movs	r3, #3
 8009d50:	e00f      	b.n	8009d72 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009d52:	68fb      	ldr	r3, [r7, #12]
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	69da      	ldr	r2, [r3, #28]
 8009d58:	68bb      	ldr	r3, [r7, #8]
 8009d5a:	4013      	ands	r3, r2
 8009d5c:	68ba      	ldr	r2, [r7, #8]
 8009d5e:	429a      	cmp	r2, r3
 8009d60:	bf0c      	ite	eq
 8009d62:	2301      	moveq	r3, #1
 8009d64:	2300      	movne	r3, #0
 8009d66:	b2db      	uxtb	r3, r3
 8009d68:	461a      	mov	r2, r3
 8009d6a:	79fb      	ldrb	r3, [r7, #7]
 8009d6c:	429a      	cmp	r2, r3
 8009d6e:	d0a0      	beq.n	8009cb2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009d70:	2300      	movs	r3, #0
}
 8009d72:	4618      	mov	r0, r3
 8009d74:	3710      	adds	r7, #16
 8009d76:	46bd      	mov	sp, r7
 8009d78:	bd80      	pop	{r7, pc}

08009d7a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009d7a:	b480      	push	{r7}
 8009d7c:	b095      	sub	sp, #84	@ 0x54
 8009d7e:	af00      	add	r7, sp, #0
 8009d80:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	681b      	ldr	r3, [r3, #0]
 8009d86:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009d8a:	e853 3f00 	ldrex	r3, [r3]
 8009d8e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009d90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d92:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009d96:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	681b      	ldr	r3, [r3, #0]
 8009d9c:	461a      	mov	r2, r3
 8009d9e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009da0:	643b      	str	r3, [r7, #64]	@ 0x40
 8009da2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009da4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009da6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009da8:	e841 2300 	strex	r3, r2, [r1]
 8009dac:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009dae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009db0:	2b00      	cmp	r3, #0
 8009db2:	d1e6      	bne.n	8009d82 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	681b      	ldr	r3, [r3, #0]
 8009db8:	3308      	adds	r3, #8
 8009dba:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009dbc:	6a3b      	ldr	r3, [r7, #32]
 8009dbe:	e853 3f00 	ldrex	r3, [r3]
 8009dc2:	61fb      	str	r3, [r7, #28]
   return(result);
 8009dc4:	69fb      	ldr	r3, [r7, #28]
 8009dc6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009dca:	f023 0301 	bic.w	r3, r3, #1
 8009dce:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	681b      	ldr	r3, [r3, #0]
 8009dd4:	3308      	adds	r3, #8
 8009dd6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009dd8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009dda:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ddc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009dde:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009de0:	e841 2300 	strex	r3, r2, [r1]
 8009de4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009de6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009de8:	2b00      	cmp	r3, #0
 8009dea:	d1e3      	bne.n	8009db4 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009df0:	2b01      	cmp	r3, #1
 8009df2:	d118      	bne.n	8009e26 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	681b      	ldr	r3, [r3, #0]
 8009df8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009dfa:	68fb      	ldr	r3, [r7, #12]
 8009dfc:	e853 3f00 	ldrex	r3, [r3]
 8009e00:	60bb      	str	r3, [r7, #8]
   return(result);
 8009e02:	68bb      	ldr	r3, [r7, #8]
 8009e04:	f023 0310 	bic.w	r3, r3, #16
 8009e08:	647b      	str	r3, [r7, #68]	@ 0x44
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	681b      	ldr	r3, [r3, #0]
 8009e0e:	461a      	mov	r2, r3
 8009e10:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009e12:	61bb      	str	r3, [r7, #24]
 8009e14:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e16:	6979      	ldr	r1, [r7, #20]
 8009e18:	69ba      	ldr	r2, [r7, #24]
 8009e1a:	e841 2300 	strex	r3, r2, [r1]
 8009e1e:	613b      	str	r3, [r7, #16]
   return(result);
 8009e20:	693b      	ldr	r3, [r7, #16]
 8009e22:	2b00      	cmp	r3, #0
 8009e24:	d1e6      	bne.n	8009df4 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	2220      	movs	r2, #32
 8009e2a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	2200      	movs	r2, #0
 8009e32:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	2200      	movs	r2, #0
 8009e38:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8009e3a:	bf00      	nop
 8009e3c:	3754      	adds	r7, #84	@ 0x54
 8009e3e:	46bd      	mov	sp, r7
 8009e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e44:	4770      	bx	lr

08009e46 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8009e46:	b480      	push	{r7}
 8009e48:	b085      	sub	sp, #20
 8009e4a:	af00      	add	r7, sp, #0
 8009e4c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009e54:	2b01      	cmp	r3, #1
 8009e56:	d101      	bne.n	8009e5c <HAL_UARTEx_DisableFifoMode+0x16>
 8009e58:	2302      	movs	r3, #2
 8009e5a:	e027      	b.n	8009eac <HAL_UARTEx_DisableFifoMode+0x66>
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	2201      	movs	r2, #1
 8009e60:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	2224      	movs	r2, #36	@ 0x24
 8009e68:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	681b      	ldr	r3, [r3, #0]
 8009e70:	681b      	ldr	r3, [r3, #0]
 8009e72:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	681b      	ldr	r3, [r3, #0]
 8009e78:	681a      	ldr	r2, [r3, #0]
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	681b      	ldr	r3, [r3, #0]
 8009e7e:	f022 0201 	bic.w	r2, r2, #1
 8009e82:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009e84:	68fb      	ldr	r3, [r7, #12]
 8009e86:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8009e8a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	2200      	movs	r2, #0
 8009e90:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	681b      	ldr	r3, [r3, #0]
 8009e96:	68fa      	ldr	r2, [r7, #12]
 8009e98:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	2220      	movs	r2, #32
 8009e9e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	2200      	movs	r2, #0
 8009ea6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009eaa:	2300      	movs	r3, #0
}
 8009eac:	4618      	mov	r0, r3
 8009eae:	3714      	adds	r7, #20
 8009eb0:	46bd      	mov	sp, r7
 8009eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eb6:	4770      	bx	lr

08009eb8 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009eb8:	b580      	push	{r7, lr}
 8009eba:	b084      	sub	sp, #16
 8009ebc:	af00      	add	r7, sp, #0
 8009ebe:	6078      	str	r0, [r7, #4]
 8009ec0:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009ec8:	2b01      	cmp	r3, #1
 8009eca:	d101      	bne.n	8009ed0 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8009ecc:	2302      	movs	r3, #2
 8009ece:	e02d      	b.n	8009f2c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	2201      	movs	r2, #1
 8009ed4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	2224      	movs	r2, #36	@ 0x24
 8009edc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	681b      	ldr	r3, [r3, #0]
 8009ee4:	681b      	ldr	r3, [r3, #0]
 8009ee6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	681b      	ldr	r3, [r3, #0]
 8009eec:	681a      	ldr	r2, [r3, #0]
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	681b      	ldr	r3, [r3, #0]
 8009ef2:	f022 0201 	bic.w	r2, r2, #1
 8009ef6:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	681b      	ldr	r3, [r3, #0]
 8009efc:	689b      	ldr	r3, [r3, #8]
 8009efe:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	681b      	ldr	r3, [r3, #0]
 8009f06:	683a      	ldr	r2, [r7, #0]
 8009f08:	430a      	orrs	r2, r1
 8009f0a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009f0c:	6878      	ldr	r0, [r7, #4]
 8009f0e:	f000 f84f 	bl	8009fb0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	681b      	ldr	r3, [r3, #0]
 8009f16:	68fa      	ldr	r2, [r7, #12]
 8009f18:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	2220      	movs	r2, #32
 8009f1e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	2200      	movs	r2, #0
 8009f26:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009f2a:	2300      	movs	r3, #0
}
 8009f2c:	4618      	mov	r0, r3
 8009f2e:	3710      	adds	r7, #16
 8009f30:	46bd      	mov	sp, r7
 8009f32:	bd80      	pop	{r7, pc}

08009f34 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009f34:	b580      	push	{r7, lr}
 8009f36:	b084      	sub	sp, #16
 8009f38:	af00      	add	r7, sp, #0
 8009f3a:	6078      	str	r0, [r7, #4]
 8009f3c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009f44:	2b01      	cmp	r3, #1
 8009f46:	d101      	bne.n	8009f4c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8009f48:	2302      	movs	r3, #2
 8009f4a:	e02d      	b.n	8009fa8 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	2201      	movs	r2, #1
 8009f50:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	2224      	movs	r2, #36	@ 0x24
 8009f58:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	681b      	ldr	r3, [r3, #0]
 8009f60:	681b      	ldr	r3, [r3, #0]
 8009f62:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	681b      	ldr	r3, [r3, #0]
 8009f68:	681a      	ldr	r2, [r3, #0]
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	681b      	ldr	r3, [r3, #0]
 8009f6e:	f022 0201 	bic.w	r2, r2, #1
 8009f72:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	681b      	ldr	r3, [r3, #0]
 8009f78:	689b      	ldr	r3, [r3, #8]
 8009f7a:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	681b      	ldr	r3, [r3, #0]
 8009f82:	683a      	ldr	r2, [r7, #0]
 8009f84:	430a      	orrs	r2, r1
 8009f86:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009f88:	6878      	ldr	r0, [r7, #4]
 8009f8a:	f000 f811 	bl	8009fb0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	681b      	ldr	r3, [r3, #0]
 8009f92:	68fa      	ldr	r2, [r7, #12]
 8009f94:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	2220      	movs	r2, #32
 8009f9a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	2200      	movs	r2, #0
 8009fa2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009fa6:	2300      	movs	r3, #0
}
 8009fa8:	4618      	mov	r0, r3
 8009faa:	3710      	adds	r7, #16
 8009fac:	46bd      	mov	sp, r7
 8009fae:	bd80      	pop	{r7, pc}

08009fb0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009fb0:	b480      	push	{r7}
 8009fb2:	b085      	sub	sp, #20
 8009fb4:	af00      	add	r7, sp, #0
 8009fb6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009fbc:	2b00      	cmp	r3, #0
 8009fbe:	d108      	bne.n	8009fd2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	2201      	movs	r2, #1
 8009fc4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	2201      	movs	r2, #1
 8009fcc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009fd0:	e031      	b.n	800a036 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8009fd2:	2308      	movs	r3, #8
 8009fd4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8009fd6:	2308      	movs	r3, #8
 8009fd8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	681b      	ldr	r3, [r3, #0]
 8009fde:	689b      	ldr	r3, [r3, #8]
 8009fe0:	0e5b      	lsrs	r3, r3, #25
 8009fe2:	b2db      	uxtb	r3, r3
 8009fe4:	f003 0307 	and.w	r3, r3, #7
 8009fe8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	681b      	ldr	r3, [r3, #0]
 8009fee:	689b      	ldr	r3, [r3, #8]
 8009ff0:	0f5b      	lsrs	r3, r3, #29
 8009ff2:	b2db      	uxtb	r3, r3
 8009ff4:	f003 0307 	and.w	r3, r3, #7
 8009ff8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009ffa:	7bbb      	ldrb	r3, [r7, #14]
 8009ffc:	7b3a      	ldrb	r2, [r7, #12]
 8009ffe:	4911      	ldr	r1, [pc, #68]	@ (800a044 <UARTEx_SetNbDataToProcess+0x94>)
 800a000:	5c8a      	ldrb	r2, [r1, r2]
 800a002:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800a006:	7b3a      	ldrb	r2, [r7, #12]
 800a008:	490f      	ldr	r1, [pc, #60]	@ (800a048 <UARTEx_SetNbDataToProcess+0x98>)
 800a00a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a00c:	fb93 f3f2 	sdiv	r3, r3, r2
 800a010:	b29a      	uxth	r2, r3
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a018:	7bfb      	ldrb	r3, [r7, #15]
 800a01a:	7b7a      	ldrb	r2, [r7, #13]
 800a01c:	4909      	ldr	r1, [pc, #36]	@ (800a044 <UARTEx_SetNbDataToProcess+0x94>)
 800a01e:	5c8a      	ldrb	r2, [r1, r2]
 800a020:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800a024:	7b7a      	ldrb	r2, [r7, #13]
 800a026:	4908      	ldr	r1, [pc, #32]	@ (800a048 <UARTEx_SetNbDataToProcess+0x98>)
 800a028:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a02a:	fb93 f3f2 	sdiv	r3, r3, r2
 800a02e:	b29a      	uxth	r2, r3
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800a036:	bf00      	nop
 800a038:	3714      	adds	r7, #20
 800a03a:	46bd      	mov	sp, r7
 800a03c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a040:	4770      	bx	lr
 800a042:	bf00      	nop
 800a044:	08011070 	.word	0x08011070
 800a048:	08011078 	.word	0x08011078

0800a04c <network_configure_activations>:

/******************************************************************************/
AI_DECLARE_STATIC
ai_bool network_configure_activations(
  ai_network* net_ctx, const ai_network_params* params)
{
 800a04c:	b580      	push	{r7, lr}
 800a04e:	b082      	sub	sp, #8
 800a050:	af00      	add	r7, sp, #0
 800a052:	6078      	str	r0, [r7, #4]
 800a054:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx)

  if (ai_platform_get_activations_map(g_network_activations_map, 1, params)) {
 800a056:	683a      	ldr	r2, [r7, #0]
 800a058:	2101      	movs	r1, #1
 800a05a:	483b      	ldr	r0, [pc, #236]	@ (800a148 <network_configure_activations+0xfc>)
 800a05c:	f000 fab6 	bl	800a5cc <ai_platform_get_activations_map>
 800a060:	4603      	mov	r3, r0
 800a062:	2b00      	cmp	r3, #0
 800a064:	d065      	beq.n	800a132 <network_configure_activations+0xe6>
    /* Updating activations (byte) offsets */
    
    serving_default_keras_tensor_60_output_array.data = AI_PTR(g_network_activations_map[0] + 0);
 800a066:	4b38      	ldr	r3, [pc, #224]	@ (800a148 <network_configure_activations+0xfc>)
 800a068:	681b      	ldr	r3, [r3, #0]
 800a06a:	4a38      	ldr	r2, [pc, #224]	@ (800a14c <network_configure_activations+0x100>)
 800a06c:	6093      	str	r3, [r2, #8]
    serving_default_keras_tensor_60_output_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 800a06e:	4b36      	ldr	r3, [pc, #216]	@ (800a148 <network_configure_activations+0xfc>)
 800a070:	681b      	ldr	r3, [r3, #0]
 800a072:	4a36      	ldr	r2, [pc, #216]	@ (800a14c <network_configure_activations+0x100>)
 800a074:	60d3      	str	r3, [r2, #12]
    conv2d_1_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 256);
 800a076:	4b34      	ldr	r3, [pc, #208]	@ (800a148 <network_configure_activations+0xfc>)
 800a078:	681b      	ldr	r3, [r3, #0]
 800a07a:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800a07e:	4a34      	ldr	r2, [pc, #208]	@ (800a150 <network_configure_activations+0x104>)
 800a080:	6093      	str	r3, [r2, #8]
    conv2d_1_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 256);
 800a082:	4b31      	ldr	r3, [pc, #196]	@ (800a148 <network_configure_activations+0xfc>)
 800a084:	681b      	ldr	r3, [r3, #0]
 800a086:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800a08a:	4a31      	ldr	r2, [pc, #196]	@ (800a150 <network_configure_activations+0x104>)
 800a08c:	60d3      	str	r3, [r2, #12]
    conv2d_1_output_array.data = AI_PTR(g_network_activations_map[0] + 568);
 800a08e:	4b2e      	ldr	r3, [pc, #184]	@ (800a148 <network_configure_activations+0xfc>)
 800a090:	681b      	ldr	r3, [r3, #0]
 800a092:	f503 730e 	add.w	r3, r3, #568	@ 0x238
 800a096:	4a2f      	ldr	r2, [pc, #188]	@ (800a154 <network_configure_activations+0x108>)
 800a098:	6093      	str	r3, [r2, #8]
    conv2d_1_output_array.data_start = AI_PTR(g_network_activations_map[0] + 568);
 800a09a:	4b2b      	ldr	r3, [pc, #172]	@ (800a148 <network_configure_activations+0xfc>)
 800a09c:	681b      	ldr	r3, [r3, #0]
 800a09e:	f503 730e 	add.w	r3, r3, #568	@ 0x238
 800a0a2:	4a2c      	ldr	r2, [pc, #176]	@ (800a154 <network_configure_activations+0x108>)
 800a0a4:	60d3      	str	r3, [r2, #12]
    pool_4_output_array.data = AI_PTR(g_network_activations_map[0] + 0);
 800a0a6:	4b28      	ldr	r3, [pc, #160]	@ (800a148 <network_configure_activations+0xfc>)
 800a0a8:	681b      	ldr	r3, [r3, #0]
 800a0aa:	4a2b      	ldr	r2, [pc, #172]	@ (800a158 <network_configure_activations+0x10c>)
 800a0ac:	6093      	str	r3, [r2, #8]
    pool_4_output_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 800a0ae:	4b26      	ldr	r3, [pc, #152]	@ (800a148 <network_configure_activations+0xfc>)
 800a0b0:	681b      	ldr	r3, [r3, #0]
 800a0b2:	4a29      	ldr	r2, [pc, #164]	@ (800a158 <network_configure_activations+0x10c>)
 800a0b4:	60d3      	str	r3, [r2, #12]
    conv2d_7_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 496);
 800a0b6:	4b24      	ldr	r3, [pc, #144]	@ (800a148 <network_configure_activations+0xfc>)
 800a0b8:	681b      	ldr	r3, [r3, #0]
 800a0ba:	f503 73f8 	add.w	r3, r3, #496	@ 0x1f0
 800a0be:	4a27      	ldr	r2, [pc, #156]	@ (800a15c <network_configure_activations+0x110>)
 800a0c0:	6093      	str	r3, [r2, #8]
    conv2d_7_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 496);
 800a0c2:	4b21      	ldr	r3, [pc, #132]	@ (800a148 <network_configure_activations+0xfc>)
 800a0c4:	681b      	ldr	r3, [r3, #0]
 800a0c6:	f503 73f8 	add.w	r3, r3, #496	@ 0x1f0
 800a0ca:	4a24      	ldr	r2, [pc, #144]	@ (800a15c <network_configure_activations+0x110>)
 800a0cc:	60d3      	str	r3, [r2, #12]
    conv2d_7_output_array.data = AI_PTR(g_network_activations_map[0] + 1584);
 800a0ce:	4b1e      	ldr	r3, [pc, #120]	@ (800a148 <network_configure_activations+0xfc>)
 800a0d0:	681b      	ldr	r3, [r3, #0]
 800a0d2:	f503 63c6 	add.w	r3, r3, #1584	@ 0x630
 800a0d6:	4a22      	ldr	r2, [pc, #136]	@ (800a160 <network_configure_activations+0x114>)
 800a0d8:	6093      	str	r3, [r2, #8]
    conv2d_7_output_array.data_start = AI_PTR(g_network_activations_map[0] + 1584);
 800a0da:	4b1b      	ldr	r3, [pc, #108]	@ (800a148 <network_configure_activations+0xfc>)
 800a0dc:	681b      	ldr	r3, [r3, #0]
 800a0de:	f503 63c6 	add.w	r3, r3, #1584	@ 0x630
 800a0e2:	4a1f      	ldr	r2, [pc, #124]	@ (800a160 <network_configure_activations+0x114>)
 800a0e4:	60d3      	str	r3, [r2, #12]
    pool_9_output_array.data = AI_PTR(g_network_activations_map[0] + 0);
 800a0e6:	4b18      	ldr	r3, [pc, #96]	@ (800a148 <network_configure_activations+0xfc>)
 800a0e8:	681b      	ldr	r3, [r3, #0]
 800a0ea:	4a1e      	ldr	r2, [pc, #120]	@ (800a164 <network_configure_activations+0x118>)
 800a0ec:	6093      	str	r3, [r2, #8]
    pool_9_output_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 800a0ee:	4b16      	ldr	r3, [pc, #88]	@ (800a148 <network_configure_activations+0xfc>)
 800a0f0:	681b      	ldr	r3, [r3, #0]
 800a0f2:	4a1c      	ldr	r2, [pc, #112]	@ (800a164 <network_configure_activations+0x118>)
 800a0f4:	60d3      	str	r3, [r2, #12]
    gemm_10_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 16);
 800a0f6:	4b14      	ldr	r3, [pc, #80]	@ (800a148 <network_configure_activations+0xfc>)
 800a0f8:	681b      	ldr	r3, [r3, #0]
 800a0fa:	3310      	adds	r3, #16
 800a0fc:	4a1a      	ldr	r2, [pc, #104]	@ (800a168 <network_configure_activations+0x11c>)
 800a0fe:	6093      	str	r3, [r2, #8]
    gemm_10_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 16);
 800a100:	4b11      	ldr	r3, [pc, #68]	@ (800a148 <network_configure_activations+0xfc>)
 800a102:	681b      	ldr	r3, [r3, #0]
 800a104:	3310      	adds	r3, #16
 800a106:	4a18      	ldr	r2, [pc, #96]	@ (800a168 <network_configure_activations+0x11c>)
 800a108:	60d3      	str	r3, [r2, #12]
    gemm_10_output_array.data = AI_PTR(g_network_activations_map[0] + 48);
 800a10a:	4b0f      	ldr	r3, [pc, #60]	@ (800a148 <network_configure_activations+0xfc>)
 800a10c:	681b      	ldr	r3, [r3, #0]
 800a10e:	3330      	adds	r3, #48	@ 0x30
 800a110:	4a16      	ldr	r2, [pc, #88]	@ (800a16c <network_configure_activations+0x120>)
 800a112:	6093      	str	r3, [r2, #8]
    gemm_10_output_array.data_start = AI_PTR(g_network_activations_map[0] + 48);
 800a114:	4b0c      	ldr	r3, [pc, #48]	@ (800a148 <network_configure_activations+0xfc>)
 800a116:	681b      	ldr	r3, [r3, #0]
 800a118:	3330      	adds	r3, #48	@ 0x30
 800a11a:	4a14      	ldr	r2, [pc, #80]	@ (800a16c <network_configure_activations+0x120>)
 800a11c:	60d3      	str	r3, [r2, #12]
    nl_11_output_array.data = AI_PTR(g_network_activations_map[0] + 0);
 800a11e:	4b0a      	ldr	r3, [pc, #40]	@ (800a148 <network_configure_activations+0xfc>)
 800a120:	681b      	ldr	r3, [r3, #0]
 800a122:	4a13      	ldr	r2, [pc, #76]	@ (800a170 <network_configure_activations+0x124>)
 800a124:	6093      	str	r3, [r2, #8]
    nl_11_output_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 800a126:	4b08      	ldr	r3, [pc, #32]	@ (800a148 <network_configure_activations+0xfc>)
 800a128:	681b      	ldr	r3, [r3, #0]
 800a12a:	4a11      	ldr	r2, [pc, #68]	@ (800a170 <network_configure_activations+0x124>)
 800a12c:	60d3      	str	r3, [r2, #12]
    return true;
 800a12e:	2301      	movs	r3, #1
 800a130:	e005      	b.n	800a13e <network_configure_activations+0xf2>
  }
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_ACTIVATIONS);
 800a132:	2213      	movs	r2, #19
 800a134:	2130      	movs	r1, #48	@ 0x30
 800a136:	6878      	ldr	r0, [r7, #4]
 800a138:	f000 faa6 	bl	800a688 <ai_platform_network_set_error>
  return false;
 800a13c:	2300      	movs	r3, #0
}
 800a13e:	4618      	mov	r0, r3
 800a140:	3708      	adds	r7, #8
 800a142:	46bd      	mov	sp, r7
 800a144:	bd80      	pop	{r7, pc}
 800a146:	bf00      	nop
 800a148:	2000161c 	.word	0x2000161c
 800a14c:	2000000c 	.word	0x2000000c
 800a150:	200000dc 	.word	0x200000dc
 800a154:	2000001c 	.word	0x2000001c
 800a158:	2000002c 	.word	0x2000002c
 800a15c:	200000ec 	.word	0x200000ec
 800a160:	2000003c 	.word	0x2000003c
 800a164:	2000004c 	.word	0x2000004c
 800a168:	200000fc 	.word	0x200000fc
 800a16c:	2000005c 	.word	0x2000005c
 800a170:	2000006c 	.word	0x2000006c

0800a174 <network_configure_weights>:

/******************************************************************************/
AI_DECLARE_STATIC
ai_bool network_configure_weights(
  ai_network* net_ctx, const ai_network_params* params)
{
 800a174:	b580      	push	{r7, lr}
 800a176:	b082      	sub	sp, #8
 800a178:	af00      	add	r7, sp, #0
 800a17a:	6078      	str	r0, [r7, #4]
 800a17c:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx)

  if (ai_platform_get_weights_map(g_network_weights_map, 1, params)) {
 800a17e:	683a      	ldr	r2, [r7, #0]
 800a180:	2101      	movs	r1, #1
 800a182:	483b      	ldr	r0, [pc, #236]	@ (800a270 <network_configure_weights+0xfc>)
 800a184:	f000 f9d2 	bl	800a52c <ai_platform_get_weights_map>
 800a188:	4603      	mov	r3, r0
 800a18a:	2b00      	cmp	r3, #0
 800a18c:	d065      	beq.n	800a25a <network_configure_weights+0xe6>
    /* Updating weights (byte) offsets */
    
    conv2d_1_weights_array.format |= AI_FMT_FLAG_CONST;
 800a18e:	4b39      	ldr	r3, [pc, #228]	@ (800a274 <network_configure_weights+0x100>)
 800a190:	681b      	ldr	r3, [r3, #0]
 800a192:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a196:	4a37      	ldr	r2, [pc, #220]	@ (800a274 <network_configure_weights+0x100>)
 800a198:	6013      	str	r3, [r2, #0]
    conv2d_1_weights_array.data = AI_PTR(g_network_weights_map[0] + 0);
 800a19a:	4b35      	ldr	r3, [pc, #212]	@ (800a270 <network_configure_weights+0xfc>)
 800a19c:	681b      	ldr	r3, [r3, #0]
 800a19e:	4a35      	ldr	r2, [pc, #212]	@ (800a274 <network_configure_weights+0x100>)
 800a1a0:	6093      	str	r3, [r2, #8]
    conv2d_1_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 0);
 800a1a2:	4b33      	ldr	r3, [pc, #204]	@ (800a270 <network_configure_weights+0xfc>)
 800a1a4:	681b      	ldr	r3, [r3, #0]
 800a1a6:	4a33      	ldr	r2, [pc, #204]	@ (800a274 <network_configure_weights+0x100>)
 800a1a8:	60d3      	str	r3, [r2, #12]
    conv2d_1_bias_array.format |= AI_FMT_FLAG_CONST;
 800a1aa:	4b33      	ldr	r3, [pc, #204]	@ (800a278 <network_configure_weights+0x104>)
 800a1ac:	681b      	ldr	r3, [r3, #0]
 800a1ae:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a1b2:	4a31      	ldr	r2, [pc, #196]	@ (800a278 <network_configure_weights+0x104>)
 800a1b4:	6013      	str	r3, [r2, #0]
    conv2d_1_bias_array.data = AI_PTR(g_network_weights_map[0] + 80);
 800a1b6:	4b2e      	ldr	r3, [pc, #184]	@ (800a270 <network_configure_weights+0xfc>)
 800a1b8:	681b      	ldr	r3, [r3, #0]
 800a1ba:	3350      	adds	r3, #80	@ 0x50
 800a1bc:	4a2e      	ldr	r2, [pc, #184]	@ (800a278 <network_configure_weights+0x104>)
 800a1be:	6093      	str	r3, [r2, #8]
    conv2d_1_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 80);
 800a1c0:	4b2b      	ldr	r3, [pc, #172]	@ (800a270 <network_configure_weights+0xfc>)
 800a1c2:	681b      	ldr	r3, [r3, #0]
 800a1c4:	3350      	adds	r3, #80	@ 0x50
 800a1c6:	4a2c      	ldr	r2, [pc, #176]	@ (800a278 <network_configure_weights+0x104>)
 800a1c8:	60d3      	str	r3, [r2, #12]
    conv2d_7_weights_array.format |= AI_FMT_FLAG_CONST;
 800a1ca:	4b2c      	ldr	r3, [pc, #176]	@ (800a27c <network_configure_weights+0x108>)
 800a1cc:	681b      	ldr	r3, [r3, #0]
 800a1ce:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a1d2:	4a2a      	ldr	r2, [pc, #168]	@ (800a27c <network_configure_weights+0x108>)
 800a1d4:	6013      	str	r3, [r2, #0]
    conv2d_7_weights_array.data = AI_PTR(g_network_weights_map[0] + 112);
 800a1d6:	4b26      	ldr	r3, [pc, #152]	@ (800a270 <network_configure_weights+0xfc>)
 800a1d8:	681b      	ldr	r3, [r3, #0]
 800a1da:	3370      	adds	r3, #112	@ 0x70
 800a1dc:	4a27      	ldr	r2, [pc, #156]	@ (800a27c <network_configure_weights+0x108>)
 800a1de:	6093      	str	r3, [r2, #8]
    conv2d_7_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 112);
 800a1e0:	4b23      	ldr	r3, [pc, #140]	@ (800a270 <network_configure_weights+0xfc>)
 800a1e2:	681b      	ldr	r3, [r3, #0]
 800a1e4:	3370      	adds	r3, #112	@ 0x70
 800a1e6:	4a25      	ldr	r2, [pc, #148]	@ (800a27c <network_configure_weights+0x108>)
 800a1e8:	60d3      	str	r3, [r2, #12]
    conv2d_7_bias_array.format |= AI_FMT_FLAG_CONST;
 800a1ea:	4b25      	ldr	r3, [pc, #148]	@ (800a280 <network_configure_weights+0x10c>)
 800a1ec:	681b      	ldr	r3, [r3, #0]
 800a1ee:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a1f2:	4a23      	ldr	r2, [pc, #140]	@ (800a280 <network_configure_weights+0x10c>)
 800a1f4:	6013      	str	r3, [r2, #0]
    conv2d_7_bias_array.data = AI_PTR(g_network_weights_map[0] + 496);
 800a1f6:	4b1e      	ldr	r3, [pc, #120]	@ (800a270 <network_configure_weights+0xfc>)
 800a1f8:	681b      	ldr	r3, [r3, #0]
 800a1fa:	f503 73f8 	add.w	r3, r3, #496	@ 0x1f0
 800a1fe:	4a20      	ldr	r2, [pc, #128]	@ (800a280 <network_configure_weights+0x10c>)
 800a200:	6093      	str	r3, [r2, #8]
    conv2d_7_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 496);
 800a202:	4b1b      	ldr	r3, [pc, #108]	@ (800a270 <network_configure_weights+0xfc>)
 800a204:	681b      	ldr	r3, [r3, #0]
 800a206:	f503 73f8 	add.w	r3, r3, #496	@ 0x1f0
 800a20a:	4a1d      	ldr	r2, [pc, #116]	@ (800a280 <network_configure_weights+0x10c>)
 800a20c:	60d3      	str	r3, [r2, #12]
    gemm_10_weights_array.format |= AI_FMT_FLAG_CONST;
 800a20e:	4b1d      	ldr	r3, [pc, #116]	@ (800a284 <network_configure_weights+0x110>)
 800a210:	681b      	ldr	r3, [r3, #0]
 800a212:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a216:	4a1b      	ldr	r2, [pc, #108]	@ (800a284 <network_configure_weights+0x110>)
 800a218:	6013      	str	r3, [r2, #0]
    gemm_10_weights_array.data = AI_PTR(g_network_weights_map[0] + 560);
 800a21a:	4b15      	ldr	r3, [pc, #84]	@ (800a270 <network_configure_weights+0xfc>)
 800a21c:	681b      	ldr	r3, [r3, #0]
 800a21e:	f503 730c 	add.w	r3, r3, #560	@ 0x230
 800a222:	4a18      	ldr	r2, [pc, #96]	@ (800a284 <network_configure_weights+0x110>)
 800a224:	6093      	str	r3, [r2, #8]
    gemm_10_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 560);
 800a226:	4b12      	ldr	r3, [pc, #72]	@ (800a270 <network_configure_weights+0xfc>)
 800a228:	681b      	ldr	r3, [r3, #0]
 800a22a:	f503 730c 	add.w	r3, r3, #560	@ 0x230
 800a22e:	4a15      	ldr	r2, [pc, #84]	@ (800a284 <network_configure_weights+0x110>)
 800a230:	60d3      	str	r3, [r2, #12]
    gemm_10_bias_array.format |= AI_FMT_FLAG_CONST;
 800a232:	4b15      	ldr	r3, [pc, #84]	@ (800a288 <network_configure_weights+0x114>)
 800a234:	681b      	ldr	r3, [r3, #0]
 800a236:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a23a:	4a13      	ldr	r2, [pc, #76]	@ (800a288 <network_configure_weights+0x114>)
 800a23c:	6013      	str	r3, [r2, #0]
    gemm_10_bias_array.data = AI_PTR(g_network_weights_map[0] + 576);
 800a23e:	4b0c      	ldr	r3, [pc, #48]	@ (800a270 <network_configure_weights+0xfc>)
 800a240:	681b      	ldr	r3, [r3, #0]
 800a242:	f503 7310 	add.w	r3, r3, #576	@ 0x240
 800a246:	4a10      	ldr	r2, [pc, #64]	@ (800a288 <network_configure_weights+0x114>)
 800a248:	6093      	str	r3, [r2, #8]
    gemm_10_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 576);
 800a24a:	4b09      	ldr	r3, [pc, #36]	@ (800a270 <network_configure_weights+0xfc>)
 800a24c:	681b      	ldr	r3, [r3, #0]
 800a24e:	f503 7310 	add.w	r3, r3, #576	@ 0x240
 800a252:	4a0d      	ldr	r2, [pc, #52]	@ (800a288 <network_configure_weights+0x114>)
 800a254:	60d3      	str	r3, [r2, #12]
    return true;
 800a256:	2301      	movs	r3, #1
 800a258:	e005      	b.n	800a266 <network_configure_weights+0xf2>
  }
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_WEIGHTS);
 800a25a:	2212      	movs	r2, #18
 800a25c:	2130      	movs	r1, #48	@ 0x30
 800a25e:	6878      	ldr	r0, [r7, #4]
 800a260:	f000 fa12 	bl	800a688 <ai_platform_network_set_error>
  return false;
 800a264:	2300      	movs	r3, #0
}
 800a266:	4618      	mov	r0, r3
 800a268:	3708      	adds	r7, #8
 800a26a:	46bd      	mov	sp, r7
 800a26c:	bd80      	pop	{r7, pc}
 800a26e:	bf00      	nop
 800a270:	20001620 	.word	0x20001620
 800a274:	2000007c 	.word	0x2000007c
 800a278:	2000008c 	.word	0x2000008c
 800a27c:	2000009c 	.word	0x2000009c
 800a280:	200000ac 	.word	0x200000ac
 800a284:	200000bc 	.word	0x200000bc
 800a288:	200000cc 	.word	0x200000cc

0800a28c <ai_network_get_error>:
}


AI_API_ENTRY
ai_error ai_network_get_error(ai_handle network)
{
 800a28c:	b580      	push	{r7, lr}
 800a28e:	b082      	sub	sp, #8
 800a290:	af00      	add	r7, sp, #0
 800a292:	6078      	str	r0, [r7, #4]
  return ai_platform_network_get_error(network);
 800a294:	6878      	ldr	r0, [r7, #4]
 800a296:	f000 f9eb 	bl	800a670 <ai_platform_network_get_error>
 800a29a:	4603      	mov	r3, r0
}
 800a29c:	4618      	mov	r0, r3
 800a29e:	3708      	adds	r7, #8
 800a2a0:	46bd      	mov	sp, r7
 800a2a2:	bd80      	pop	{r7, pc}

0800a2a4 <ai_network_create>:


AI_API_ENTRY
ai_error ai_network_create(
  ai_handle* network, const ai_buffer* network_config)
{
 800a2a4:	b580      	push	{r7, lr}
 800a2a6:	b084      	sub	sp, #16
 800a2a8:	af02      	add	r7, sp, #8
 800a2aa:	6078      	str	r0, [r7, #4]
 800a2ac:	6039      	str	r1, [r7, #0]
  return ai_platform_network_create(
 800a2ae:	2300      	movs	r3, #0
 800a2b0:	9301      	str	r3, [sp, #4]
 800a2b2:	2305      	movs	r3, #5
 800a2b4:	9300      	str	r3, [sp, #0]
 800a2b6:	2301      	movs	r3, #1
 800a2b8:	4a04      	ldr	r2, [pc, #16]	@ (800a2cc <ai_network_create+0x28>)
 800a2ba:	6839      	ldr	r1, [r7, #0]
 800a2bc:	6878      	ldr	r0, [r7, #4]
 800a2be:	f000 fad1 	bl	800a864 <ai_platform_network_create>
 800a2c2:	4603      	mov	r3, r0
    network, network_config, 
    AI_CONTEXT_OBJ(&AI_NET_OBJ_INSTANCE),
    AI_TOOLS_API_VERSION_MAJOR, AI_TOOLS_API_VERSION_MINOR, AI_TOOLS_API_VERSION_MICRO);
}
 800a2c4:	4618      	mov	r0, r3
 800a2c6:	3708      	adds	r7, #8
 800a2c8:	46bd      	mov	sp, r7
 800a2ca:	bd80      	pop	{r7, pc}
 800a2cc:	20000884 	.word	0x20000884

0800a2d0 <ai_network_inputs_get>:
}


AI_API_ENTRY
ai_buffer* ai_network_inputs_get(ai_handle network, ai_u16 *n_buffer)
{
 800a2d0:	b580      	push	{r7, lr}
 800a2d2:	b082      	sub	sp, #8
 800a2d4:	af00      	add	r7, sp, #0
 800a2d6:	6078      	str	r0, [r7, #4]
 800a2d8:	6039      	str	r1, [r7, #0]
  if (network == AI_HANDLE_NULL) {
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	2b00      	cmp	r3, #0
 800a2de:	d104      	bne.n	800a2ea <ai_network_inputs_get+0x1a>
    network = (ai_handle)&AI_NET_OBJ_INSTANCE;
 800a2e0:	4b06      	ldr	r3, [pc, #24]	@ (800a2fc <ai_network_inputs_get+0x2c>)
 800a2e2:	607b      	str	r3, [r7, #4]
    AI_NETWORK_OBJ(network)->magic = AI_MAGIC_CONTEXT_TOKEN;
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	4a06      	ldr	r2, [pc, #24]	@ (800a300 <ai_network_inputs_get+0x30>)
 800a2e8:	601a      	str	r2, [r3, #0]
  }
  return ai_platform_inputs_get(network, n_buffer);
 800a2ea:	6839      	ldr	r1, [r7, #0]
 800a2ec:	6878      	ldr	r0, [r7, #4]
 800a2ee:	f000 f9d1 	bl	800a694 <ai_platform_inputs_get>
 800a2f2:	4603      	mov	r3, r0
}
 800a2f4:	4618      	mov	r0, r3
 800a2f6:	3708      	adds	r7, #8
 800a2f8:	46bd      	mov	sp, r7
 800a2fa:	bd80      	pop	{r7, pc}
 800a2fc:	20000884 	.word	0x20000884
 800a300:	a1c00100 	.word	0xa1c00100

0800a304 <ai_network_outputs_get>:


AI_API_ENTRY
ai_buffer* ai_network_outputs_get(ai_handle network, ai_u16 *n_buffer)
{
 800a304:	b580      	push	{r7, lr}
 800a306:	b082      	sub	sp, #8
 800a308:	af00      	add	r7, sp, #0
 800a30a:	6078      	str	r0, [r7, #4]
 800a30c:	6039      	str	r1, [r7, #0]
  if (network == AI_HANDLE_NULL) {
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	2b00      	cmp	r3, #0
 800a312:	d104      	bne.n	800a31e <ai_network_outputs_get+0x1a>
    network = (ai_handle)&AI_NET_OBJ_INSTANCE;
 800a314:	4b06      	ldr	r3, [pc, #24]	@ (800a330 <ai_network_outputs_get+0x2c>)
 800a316:	607b      	str	r3, [r7, #4]
    AI_NETWORK_OBJ(network)->magic = AI_MAGIC_CONTEXT_TOKEN;
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	4a06      	ldr	r2, [pc, #24]	@ (800a334 <ai_network_outputs_get+0x30>)
 800a31c:	601a      	str	r2, [r3, #0]
  }
  return ai_platform_outputs_get(network, n_buffer);
 800a31e:	6839      	ldr	r1, [r7, #0]
 800a320:	6878      	ldr	r0, [r7, #4]
 800a322:	f000 fa2d 	bl	800a780 <ai_platform_outputs_get>
 800a326:	4603      	mov	r3, r0
}
 800a328:	4618      	mov	r0, r3
 800a32a:	3708      	adds	r7, #8
 800a32c:	46bd      	mov	sp, r7
 800a32e:	bd80      	pop	{r7, pc}
 800a330:	20000884 	.word	0x20000884
 800a334:	a1c00100 	.word	0xa1c00100

0800a338 <ai_network_init>:


AI_API_ENTRY
ai_bool ai_network_init(
  ai_handle network, const ai_network_params* params)
{
 800a338:	b580      	push	{r7, lr}
 800a33a:	b084      	sub	sp, #16
 800a33c:	af00      	add	r7, sp, #0
 800a33e:	6078      	str	r0, [r7, #4]
 800a340:	6039      	str	r1, [r7, #0]
  ai_network* net_ctx = AI_NETWORK_OBJ(ai_platform_network_init(network, params));
 800a342:	6839      	ldr	r1, [r7, #0]
 800a344:	6878      	ldr	r0, [r7, #4]
 800a346:	f000 facf 	bl	800a8e8 <ai_platform_network_init>
 800a34a:	60f8      	str	r0, [r7, #12]
  ai_bool ok = true;
 800a34c:	2301      	movs	r3, #1
 800a34e:	72fb      	strb	r3, [r7, #11]

  if (!net_ctx) return false;
 800a350:	68fb      	ldr	r3, [r7, #12]
 800a352:	2b00      	cmp	r3, #0
 800a354:	d101      	bne.n	800a35a <ai_network_init+0x22>
 800a356:	2300      	movs	r3, #0
 800a358:	e026      	b.n	800a3a8 <ai_network_init+0x70>
  ok &= network_configure_weights(net_ctx, params);
 800a35a:	6839      	ldr	r1, [r7, #0]
 800a35c:	68f8      	ldr	r0, [r7, #12]
 800a35e:	f7ff ff09 	bl	800a174 <network_configure_weights>
 800a362:	4603      	mov	r3, r0
 800a364:	461a      	mov	r2, r3
 800a366:	7afb      	ldrb	r3, [r7, #11]
 800a368:	4013      	ands	r3, r2
 800a36a:	2b00      	cmp	r3, #0
 800a36c:	bf14      	ite	ne
 800a36e:	2301      	movne	r3, #1
 800a370:	2300      	moveq	r3, #0
 800a372:	72fb      	strb	r3, [r7, #11]
  ok &= network_configure_activations(net_ctx, params);
 800a374:	6839      	ldr	r1, [r7, #0]
 800a376:	68f8      	ldr	r0, [r7, #12]
 800a378:	f7ff fe68 	bl	800a04c <network_configure_activations>
 800a37c:	4603      	mov	r3, r0
 800a37e:	461a      	mov	r2, r3
 800a380:	7afb      	ldrb	r3, [r7, #11]
 800a382:	4013      	ands	r3, r2
 800a384:	2b00      	cmp	r3, #0
 800a386:	bf14      	ite	ne
 800a388:	2301      	movne	r3, #1
 800a38a:	2300      	moveq	r3, #0
 800a38c:	72fb      	strb	r3, [r7, #11]

  ok &= ai_platform_network_post_init(network);
 800a38e:	6878      	ldr	r0, [r7, #4]
 800a390:	f000 fb42 	bl	800aa18 <ai_platform_network_post_init>
 800a394:	4603      	mov	r3, r0
 800a396:	461a      	mov	r2, r3
 800a398:	7afb      	ldrb	r3, [r7, #11]
 800a39a:	4013      	ands	r3, r2
 800a39c:	2b00      	cmp	r3, #0
 800a39e:	bf14      	ite	ne
 800a3a0:	2301      	movne	r3, #1
 800a3a2:	2300      	moveq	r3, #0
 800a3a4:	72fb      	strb	r3, [r7, #11]

  return ok;
 800a3a6:	7afb      	ldrb	r3, [r7, #11]
}
 800a3a8:	4618      	mov	r0, r3
 800a3aa:	3710      	adds	r7, #16
 800a3ac:	46bd      	mov	sp, r7
 800a3ae:	bd80      	pop	{r7, pc}

0800a3b0 <ai_network_run>:


AI_API_ENTRY
ai_i32 ai_network_run(
  ai_handle network, const ai_buffer* input, ai_buffer* output)
{
 800a3b0:	b580      	push	{r7, lr}
 800a3b2:	b084      	sub	sp, #16
 800a3b4:	af00      	add	r7, sp, #0
 800a3b6:	60f8      	str	r0, [r7, #12]
 800a3b8:	60b9      	str	r1, [r7, #8]
 800a3ba:	607a      	str	r2, [r7, #4]
  return ai_platform_network_process(network, input, output);
 800a3bc:	687a      	ldr	r2, [r7, #4]
 800a3be:	68b9      	ldr	r1, [r7, #8]
 800a3c0:	68f8      	ldr	r0, [r7, #12]
 800a3c2:	f000 fb55 	bl	800aa70 <ai_platform_network_process>
 800a3c6:	4603      	mov	r3, r0
}
 800a3c8:	4618      	mov	r0, r3
 800a3ca:	3710      	adds	r7, #16
 800a3cc:	46bd      	mov	sp, r7
 800a3ce:	bd80      	pop	{r7, pc}

0800a3d0 <ai_network_data_activations_buffer_get>:
 * @return an ai_buffer initialized struct
 */
AI_DEPRECATED
AI_API_ENTRY
ai_buffer ai_network_data_activations_buffer_get(const ai_handle ptr)
{
 800a3d0:	b4b0      	push	{r4, r5, r7}
 800a3d2:	b08f      	sub	sp, #60	@ 0x3c
 800a3d4:	af00      	add	r7, sp, #0
 800a3d6:	6078      	str	r0, [r7, #4]
 800a3d8:	6039      	str	r1, [r7, #0]
  ai_buffer buf = AI_BUFFER_INIT(
 800a3da:	4b15      	ldr	r3, [pc, #84]	@ (800a430 <ai_network_data_activations_buffer_get+0x60>)
 800a3dc:	61fb      	str	r3, [r7, #28]
 800a3de:	683b      	ldr	r3, [r7, #0]
 800a3e0:	623b      	str	r3, [r7, #32]
 800a3e2:	2300      	movs	r3, #0
 800a3e4:	627b      	str	r3, [r7, #36]	@ 0x24
 800a3e6:	2300      	movs	r3, #0
 800a3e8:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a3ea:	f44f 631f 	mov.w	r3, #2544	@ 0x9f0
 800a3ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a3f0:	2301      	movs	r3, #1
 800a3f2:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
 800a3f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3f8:	2204      	movs	r2, #4
 800a3fa:	f362 231f 	bfi	r3, r2, #8, #24
 800a3fe:	633b      	str	r3, [r7, #48]	@ 0x30
 800a400:	4b0c      	ldr	r3, [pc, #48]	@ (800a434 <ai_network_data_activations_buffer_get+0x64>)
 800a402:	f107 040c 	add.w	r4, r7, #12
 800a406:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800a408:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800a40c:	f107 030c 	add.w	r3, r7, #12
 800a410:	637b      	str	r3, [r7, #52]	@ 0x34
    AI_FLAG_NONE, AI_BUFFER_FORMAT_U8,
    AI_BUFFER_SHAPE_INIT(AI_SHAPE_BCWH, 4, 1, AI_NETWORK_DATA_ACTIVATIONS_SIZE, 1, AI_NETWORK_DATA_ACTIVATIONS_COUNT),
    AI_NETWORK_DATA_ACTIVATIONS_SIZE,
    NULL, ptr);
  return buf;
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	461d      	mov	r5, r3
 800a416:	f107 041c 	add.w	r4, r7, #28
 800a41a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800a41c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800a41e:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800a422:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 800a426:	6878      	ldr	r0, [r7, #4]
 800a428:	373c      	adds	r7, #60	@ 0x3c
 800a42a:	46bd      	mov	sp, r7
 800a42c:	bcb0      	pop	{r4, r5, r7}
 800a42e:	4770      	bx	lr
 800a430:	00040440 	.word	0x00040440
 800a434:	08011010 	.word	0x08011010

0800a438 <ai_network_data_weights_buffer_get>:
 * @return an ai_buffer initialized struct
 */
AI_DEPRECATED
AI_API_ENTRY
ai_buffer ai_network_data_weights_buffer_get(const ai_handle ptr)
{
 800a438:	b4b0      	push	{r4, r5, r7}
 800a43a:	b08f      	sub	sp, #60	@ 0x3c
 800a43c:	af00      	add	r7, sp, #0
 800a43e:	6078      	str	r0, [r7, #4]
 800a440:	6039      	str	r1, [r7, #0]
  ai_buffer buf = AI_BUFFER_INIT(
 800a442:	4b15      	ldr	r3, [pc, #84]	@ (800a498 <ai_network_data_weights_buffer_get+0x60>)
 800a444:	61fb      	str	r3, [r7, #28]
 800a446:	683b      	ldr	r3, [r7, #0]
 800a448:	623b      	str	r3, [r7, #32]
 800a44a:	2300      	movs	r3, #0
 800a44c:	627b      	str	r3, [r7, #36]	@ 0x24
 800a44e:	2300      	movs	r3, #0
 800a450:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a452:	f44f 7311 	mov.w	r3, #580	@ 0x244
 800a456:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a458:	2301      	movs	r3, #1
 800a45a:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
 800a45e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a460:	2204      	movs	r2, #4
 800a462:	f362 231f 	bfi	r3, r2, #8, #24
 800a466:	633b      	str	r3, [r7, #48]	@ 0x30
 800a468:	4b0c      	ldr	r3, [pc, #48]	@ (800a49c <ai_network_data_weights_buffer_get+0x64>)
 800a46a:	f107 040c 	add.w	r4, r7, #12
 800a46e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800a470:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800a474:	f107 030c 	add.w	r3, r7, #12
 800a478:	637b      	str	r3, [r7, #52]	@ 0x34
    AI_FLAG_NONE, AI_BUFFER_FORMAT_U8|AI_BUFFER_FMT_FLAG_CONST,
    AI_BUFFER_SHAPE_INIT(AI_SHAPE_BCWH, 4, 1, AI_NETWORK_DATA_WEIGHTS_SIZE, 1, AI_NETWORK_DATA_WEIGHTS_COUNT),
    AI_NETWORK_DATA_WEIGHTS_SIZE,
    NULL, ptr);
  return buf;
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	461d      	mov	r5, r3
 800a47e:	f107 041c 	add.w	r4, r7, #28
 800a482:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800a484:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800a486:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800a48a:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 800a48e:	6878      	ldr	r0, [r7, #4]
 800a490:	373c      	adds	r7, #60	@ 0x3c
 800a492:	46bd      	mov	sp, r7
 800a494:	bcb0      	pop	{r4, r5, r7}
 800a496:	4770      	bx	lr
 800a498:	40040440 	.word	0x40040440
 800a49c:	08011020 	.word	0x08011020

0800a4a0 <ai_network_data_weights_get>:
 * @return a ai_handle pointer to the weights array
 */
AI_DEPRECATED
AI_API_ENTRY
ai_handle ai_network_data_weights_get(void)
{
 800a4a0:	b480      	push	{r7}
 800a4a2:	af00      	add	r7, sp, #0
  return AI_HANDLE_PTR(g_network_weights_table);
 800a4a4:	4b02      	ldr	r3, [pc, #8]	@ (800a4b0 <ai_network_data_weights_get+0x10>)

}
 800a4a6:	4618      	mov	r0, r3
 800a4a8:	46bd      	mov	sp, r7
 800a4aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4ae:	4770      	bx	lr
 800a4b0:	20000928 	.word	0x20000928

0800a4b4 <ai_buffer_get_size>:
 800a4b4:	b360      	cbz	r0, 800a510 <ai_buffer_get_size+0x5c>
 800a4b6:	b430      	push	{r4, r5}
 800a4b8:	6803      	ldr	r3, [r0, #0]
 800a4ba:	4d16      	ldr	r5, [pc, #88]	@ (800a514 <ai_buffer_get_size+0x60>)
 800a4bc:	f023 437e 	bic.w	r3, r3, #4261412864	@ 0xfe000000
 800a4c0:	6984      	ldr	r4, [r0, #24]
 800a4c2:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800a4c6:	42ab      	cmp	r3, r5
 800a4c8:	6862      	ldr	r2, [r4, #4]
 800a4ca:	d01b      	beq.n	800a504 <ai_buffer_get_size+0x50>
 800a4cc:	7d03      	ldrb	r3, [r0, #20]
 800a4ce:	6941      	ldr	r1, [r0, #20]
 800a4d0:	f1a3 0301 	sub.w	r3, r3, #1
 800a4d4:	fab3 f383 	clz	r3, r3
 800a4d8:	095b      	lsrs	r3, r3, #5
 800a4da:	ebb3 2f11 	cmp.w	r3, r1, lsr #8
 800a4de:	f3c1 2017 	ubfx	r0, r1, #8, #24
 800a4e2:	da0b      	bge.n	800a4fc <ai_buffer_get_size+0x48>
 800a4e4:	2b01      	cmp	r3, #1
 800a4e6:	d102      	bne.n	800a4ee <ai_buffer_get_size+0x3a>
 800a4e8:	2802      	cmp	r0, #2
 800a4ea:	d007      	beq.n	800a4fc <ai_buffer_get_size+0x48>
 800a4ec:	2302      	movs	r3, #2
 800a4ee:	f854 1023 	ldr.w	r1, [r4, r3, lsl #2]
 800a4f2:	3301      	adds	r3, #1
 800a4f4:	4298      	cmp	r0, r3
 800a4f6:	fb01 f202 	mul.w	r2, r1, r2
 800a4fa:	d1f3      	bne.n	800a4e4 <ai_buffer_get_size+0x30>
 800a4fc:	bc30      	pop	{r4, r5}
 800a4fe:	ea22 70e2 	bic.w	r0, r2, r2, asr #31
 800a502:	4770      	bx	lr
 800a504:	2900      	cmp	r1, #0
 800a506:	d0e1      	beq.n	800a4cc <ai_buffer_get_size+0x18>
 800a508:	321f      	adds	r2, #31
 800a50a:	f022 021f 	bic.w	r2, r2, #31
 800a50e:	e7dd      	b.n	800a4cc <ai_buffer_get_size+0x18>
 800a510:	4770      	bx	lr
 800a512:	bf00      	nop
 800a514:	000400c0 	.word	0x000400c0

0800a518 <ai_buffer_array_sane>:
 800a518:	b138      	cbz	r0, 800a52a <ai_buffer_array_sane+0x12>
 800a51a:	6843      	ldr	r3, [r0, #4]
 800a51c:	b123      	cbz	r3, 800a528 <ai_buffer_array_sane+0x10>
 800a51e:	8840      	ldrh	r0, [r0, #2]
 800a520:	3800      	subs	r0, #0
 800a522:	bf18      	it	ne
 800a524:	2001      	movne	r0, #1
 800a526:	4770      	bx	lr
 800a528:	4618      	mov	r0, r3
 800a52a:	4770      	bx	lr

0800a52c <ai_platform_get_weights_map>:
 800a52c:	b1f2      	cbz	r2, 800a56c <ai_platform_get_weights_map+0x40>
 800a52e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a530:	4606      	mov	r6, r0
 800a532:	b1c8      	cbz	r0, 800a568 <ai_platform_get_weights_map+0x3c>
 800a534:	460c      	mov	r4, r1
 800a536:	b1b9      	cbz	r1, 800a568 <ai_platform_get_weights_map+0x3c>
 800a538:	4615      	mov	r5, r2
 800a53a:	4b23      	ldr	r3, [pc, #140]	@ (800a5c8 <ai_platform_get_weights_map+0x9c>)
 800a53c:	6812      	ldr	r2, [r2, #0]
 800a53e:	429a      	cmp	r2, r3
 800a540:	d00b      	beq.n	800a55a <ai_platform_get_weights_map+0x2e>
 800a542:	686d      	ldr	r5, [r5, #4]
 800a544:	b185      	cbz	r5, 800a568 <ai_platform_get_weights_map+0x3c>
 800a546:	682f      	ldr	r7, [r5, #0]
 800a548:	429f      	cmp	r7, r3
 800a54a:	d011      	beq.n	800a570 <ai_platform_get_weights_map+0x44>
 800a54c:	f1a1 0001 	sub.w	r0, r1, #1
 800a550:	fab0 f080 	clz	r0, r0
 800a554:	6035      	str	r5, [r6, #0]
 800a556:	0940      	lsrs	r0, r0, #5
 800a558:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a55a:	1d28      	adds	r0, r5, #4
 800a55c:	f7ff ffdc 	bl	800a518 <ai_buffer_array_sane>
 800a560:	b110      	cbz	r0, 800a568 <ai_platform_get_weights_map+0x3c>
 800a562:	88eb      	ldrh	r3, [r5, #6]
 800a564:	429c      	cmp	r4, r3
 800a566:	d01b      	beq.n	800a5a0 <ai_platform_get_weights_map+0x74>
 800a568:	2000      	movs	r0, #0
 800a56a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a56c:	2000      	movs	r0, #0
 800a56e:	4770      	bx	lr
 800a570:	4629      	mov	r1, r5
 800a572:	2300      	movs	r3, #0
 800a574:	3804      	subs	r0, #4
 800a576:	e004      	b.n	800a582 <ai_platform_get_weights_map+0x56>
 800a578:	3301      	adds	r3, #1
 800a57a:	429c      	cmp	r4, r3
 800a57c:	f840 2f04 	str.w	r2, [r0, #4]!
 800a580:	d005      	beq.n	800a58e <ai_platform_get_weights_map+0x62>
 800a582:	f851 2f04 	ldr.w	r2, [r1, #4]!
 800a586:	42ba      	cmp	r2, r7
 800a588:	d1f6      	bne.n	800a578 <ai_platform_get_weights_map+0x4c>
 800a58a:	429c      	cmp	r4, r3
 800a58c:	d1ec      	bne.n	800a568 <ai_platform_get_weights_map+0x3c>
 800a58e:	3401      	adds	r4, #1
 800a590:	f855 0024 	ldr.w	r0, [r5, r4, lsl #2]
 800a594:	4b0c      	ldr	r3, [pc, #48]	@ (800a5c8 <ai_platform_get_weights_map+0x9c>)
 800a596:	1ac0      	subs	r0, r0, r3
 800a598:	fab0 f080 	clz	r0, r0
 800a59c:	0940      	lsrs	r0, r0, #5
 800a59e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a5a0:	2200      	movs	r2, #0
 800a5a2:	1f30      	subs	r0, r6, #4
 800a5a4:	4611      	mov	r1, r2
 800a5a6:	e004      	b.n	800a5b2 <ai_platform_get_weights_map+0x86>
 800a5a8:	3101      	adds	r1, #1
 800a5aa:	428c      	cmp	r4, r1
 800a5ac:	f840 3f04 	str.w	r3, [r0, #4]!
 800a5b0:	d005      	beq.n	800a5be <ai_platform_get_weights_map+0x92>
 800a5b2:	68ab      	ldr	r3, [r5, #8]
 800a5b4:	4413      	add	r3, r2
 800a5b6:	685b      	ldr	r3, [r3, #4]
 800a5b8:	321c      	adds	r2, #28
 800a5ba:	2b00      	cmp	r3, #0
 800a5bc:	d1f4      	bne.n	800a5a8 <ai_platform_get_weights_map+0x7c>
 800a5be:	1a60      	subs	r0, r4, r1
 800a5c0:	fab0 f080 	clz	r0, r0
 800a5c4:	0940      	lsrs	r0, r0, #5
 800a5c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a5c8:	a1facade 	.word	0xa1facade

0800a5cc <ai_platform_get_activations_map>:
 800a5cc:	b1fa      	cbz	r2, 800a60e <ai_platform_get_activations_map+0x42>
 800a5ce:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a5d0:	4606      	mov	r6, r0
 800a5d2:	b1d0      	cbz	r0, 800a60a <ai_platform_get_activations_map+0x3e>
 800a5d4:	460c      	mov	r4, r1
 800a5d6:	b1c1      	cbz	r1, 800a60a <ai_platform_get_activations_map+0x3e>
 800a5d8:	4615      	mov	r5, r2
 800a5da:	4b24      	ldr	r3, [pc, #144]	@ (800a66c <ai_platform_get_activations_map+0xa0>)
 800a5dc:	6812      	ldr	r2, [r2, #0]
 800a5de:	429a      	cmp	r2, r3
 800a5e0:	d00b      	beq.n	800a5fa <ai_platform_get_activations_map+0x2e>
 800a5e2:	6a2d      	ldr	r5, [r5, #32]
 800a5e4:	b18d      	cbz	r5, 800a60a <ai_platform_get_activations_map+0x3e>
 800a5e6:	682f      	ldr	r7, [r5, #0]
 800a5e8:	429f      	cmp	r7, r3
 800a5ea:	d012      	beq.n	800a612 <ai_platform_get_activations_map+0x46>
 800a5ec:	f1a1 0001 	sub.w	r0, r1, #1
 800a5f0:	fab0 f080 	clz	r0, r0
 800a5f4:	6035      	str	r5, [r6, #0]
 800a5f6:	0940      	lsrs	r0, r0, #5
 800a5f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a5fa:	f105 000c 	add.w	r0, r5, #12
 800a5fe:	f7ff ff8b 	bl	800a518 <ai_buffer_array_sane>
 800a602:	b110      	cbz	r0, 800a60a <ai_platform_get_activations_map+0x3e>
 800a604:	89eb      	ldrh	r3, [r5, #14]
 800a606:	429c      	cmp	r4, r3
 800a608:	d01b      	beq.n	800a642 <ai_platform_get_activations_map+0x76>
 800a60a:	2000      	movs	r0, #0
 800a60c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a60e:	2000      	movs	r0, #0
 800a610:	4770      	bx	lr
 800a612:	4629      	mov	r1, r5
 800a614:	2300      	movs	r3, #0
 800a616:	3804      	subs	r0, #4
 800a618:	e004      	b.n	800a624 <ai_platform_get_activations_map+0x58>
 800a61a:	3301      	adds	r3, #1
 800a61c:	429c      	cmp	r4, r3
 800a61e:	f840 2f04 	str.w	r2, [r0, #4]!
 800a622:	d005      	beq.n	800a630 <ai_platform_get_activations_map+0x64>
 800a624:	f851 2f04 	ldr.w	r2, [r1, #4]!
 800a628:	42ba      	cmp	r2, r7
 800a62a:	d1f6      	bne.n	800a61a <ai_platform_get_activations_map+0x4e>
 800a62c:	429c      	cmp	r4, r3
 800a62e:	d1ec      	bne.n	800a60a <ai_platform_get_activations_map+0x3e>
 800a630:	3401      	adds	r4, #1
 800a632:	f855 0024 	ldr.w	r0, [r5, r4, lsl #2]
 800a636:	4b0d      	ldr	r3, [pc, #52]	@ (800a66c <ai_platform_get_activations_map+0xa0>)
 800a638:	1ac0      	subs	r0, r0, r3
 800a63a:	fab0 f080 	clz	r0, r0
 800a63e:	0940      	lsrs	r0, r0, #5
 800a640:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a642:	2200      	movs	r2, #0
 800a644:	1f30      	subs	r0, r6, #4
 800a646:	4611      	mov	r1, r2
 800a648:	e004      	b.n	800a654 <ai_platform_get_activations_map+0x88>
 800a64a:	3101      	adds	r1, #1
 800a64c:	428c      	cmp	r4, r1
 800a64e:	f840 3f04 	str.w	r3, [r0, #4]!
 800a652:	d005      	beq.n	800a660 <ai_platform_get_activations_map+0x94>
 800a654:	692b      	ldr	r3, [r5, #16]
 800a656:	4413      	add	r3, r2
 800a658:	685b      	ldr	r3, [r3, #4]
 800a65a:	321c      	adds	r2, #28
 800a65c:	2b00      	cmp	r3, #0
 800a65e:	d1f4      	bne.n	800a64a <ai_platform_get_activations_map+0x7e>
 800a660:	1a60      	subs	r0, r4, r1
 800a662:	fab0 f080 	clz	r0, r0
 800a666:	0940      	lsrs	r0, r0, #5
 800a668:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a66a:	bf00      	nop
 800a66c:	a1facade 	.word	0xa1facade

0800a670 <ai_platform_network_get_error>:
 800a670:	4b04      	ldr	r3, [pc, #16]	@ (800a684 <ai_platform_network_get_error+0x14>)
 800a672:	6802      	ldr	r2, [r0, #0]
 800a674:	4393      	bics	r3, r2
 800a676:	d102      	bne.n	800a67e <ai_platform_network_get_error+0xe>
 800a678:	300c      	adds	r0, #12
 800a67a:	f000 bc17 	b.w	800aeac <core_get_error>
 800a67e:	f241 0010 	movw	r0, #4112	@ 0x1010
 800a682:	4770      	bx	lr
 800a684:	a1c00100 	.word	0xa1c00100

0800a688 <ai_platform_network_set_error>:
 800a688:	b110      	cbz	r0, 800a690 <ai_platform_network_set_error+0x8>
 800a68a:	300c      	adds	r0, #12
 800a68c:	f000 bc14 	b.w	800aeb8 <core_set_error>
 800a690:	4770      	bx	lr
 800a692:	bf00      	nop

0800a694 <ai_platform_inputs_get>:
 800a694:	4b39      	ldr	r3, [pc, #228]	@ (800a77c <ai_platform_inputs_get+0xe8>)
 800a696:	6802      	ldr	r2, [r0, #0]
 800a698:	4393      	bics	r3, r2
 800a69a:	d163      	bne.n	800a764 <ai_platform_inputs_get+0xd0>
 800a69c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a6a0:	8e03      	ldrh	r3, [r0, #48]	@ 0x30
 800a6a2:	4605      	mov	r5, r0
 800a6a4:	460c      	mov	r4, r1
 800a6a6:	b085      	sub	sp, #20
 800a6a8:	2b00      	cmp	r3, #0
 800a6aa:	d04e      	beq.n	800a74a <ai_platform_inputs_get+0xb6>
 800a6ac:	6b47      	ldr	r7, [r0, #52]	@ 0x34
 800a6ae:	2f00      	cmp	r7, #0
 800a6b0:	d04b      	beq.n	800a74a <ai_platform_inputs_get+0xb6>
 800a6b2:	f04f 0b00 	mov.w	fp, #0
 800a6b6:	46ba      	mov	sl, r7
 800a6b8:	465e      	mov	r6, fp
 800a6ba:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a6be:	e016      	b.n	800a6ee <ai_platform_inputs_get+0x5a>
 800a6c0:	2201      	movs	r2, #1
 800a6c2:	9901      	ldr	r1, [sp, #4]
 800a6c4:	507a      	str	r2, [r7, r1]
 800a6c6:	69a1      	ldr	r1, [r4, #24]
 800a6c8:	f04f 0201 	mov.w	r2, #1
 800a6cc:	684c      	ldr	r4, [r1, #4]
 800a6ce:	60ab      	str	r3, [r5, #8]
 800a6d0:	2300      	movs	r3, #0
 800a6d2:	752a      	strb	r2, [r5, #20]
 800a6d4:	6028      	str	r0, [r5, #0]
 800a6d6:	6968      	ldr	r0, [r5, #20]
 800a6d8:	e9c5 3403 	strd	r3, r4, [r5, #12]
 800a6dc:	f368 201f 	bfi	r0, r8, #8, #24
 800a6e0:	e9c5 0905 	strd	r0, r9, [r5, #20]
 800a6e4:	f8c5 c004 	str.w	ip, [r5, #4]
 800a6e8:	3601      	adds	r6, #1
 800a6ea:	f10b 0b1c 	add.w	fp, fp, #28
 800a6ee:	f8ba 3000 	ldrh.w	r3, [sl]
 800a6f2:	00f2      	lsls	r2, r6, #3
 800a6f4:	42b3      	cmp	r3, r6
 800a6f6:	9201      	str	r2, [sp, #4]
 800a6f8:	d936      	bls.n	800a768 <ai_platform_inputs_get+0xd4>
 800a6fa:	f8da 3004 	ldr.w	r3, [sl, #4]
 800a6fe:	2b00      	cmp	r3, #0
 800a700:	d032      	beq.n	800a768 <ai_platform_inputs_get+0xd4>
 800a702:	f853 4026 	ldr.w	r4, [r3, r6, lsl #2]
 800a706:	b37c      	cbz	r4, 800a768 <ai_platform_inputs_get+0xd4>
 800a708:	f8da 3008 	ldr.w	r3, [sl, #8]
 800a70c:	69a2      	ldr	r2, [r4, #24]
 800a70e:	e9d3 5701 	ldrd	r5, r7, [r3, #4]
 800a712:	68a3      	ldr	r3, [r4, #8]
 800a714:	6810      	ldr	r0, [r2, #0]
 800a716:	f3c3 2817 	ubfx	r8, r3, #8, #24
 800a71a:	f8d4 900c 	ldr.w	r9, [r4, #12]
 800a71e:	f003 fe77 	bl	800e410 <ai_array_to_buffer_fmt>
 800a722:	69a1      	ldr	r1, [r4, #24]
 800a724:	eb07 03c6 	add.w	r3, r7, r6, lsl #3
 800a728:	f8d1 c008 	ldr.w	ip, [r1, #8]
 800a72c:	445d      	add	r5, fp
 800a72e:	2b00      	cmp	r3, #0
 800a730:	d0ca      	beq.n	800a6c8 <ai_platform_inputs_get+0x34>
 800a732:	2100      	movs	r1, #0
 800a734:	f847 1036 	str.w	r1, [r7, r6, lsl #3]
 800a738:	6821      	ldr	r1, [r4, #0]
 800a73a:	6059      	str	r1, [r3, #4]
 800a73c:	b111      	cbz	r1, 800a744 <ai_platform_inputs_get+0xb0>
 800a73e:	8849      	ldrh	r1, [r1, #2]
 800a740:	2900      	cmp	r1, #0
 800a742:	d1bd      	bne.n	800a6c0 <ai_platform_inputs_get+0x2c>
 800a744:	2300      	movs	r3, #0
 800a746:	69a1      	ldr	r1, [r4, #24]
 800a748:	e7be      	b.n	800a6c8 <ai_platform_inputs_get+0x34>
 800a74a:	2600      	movs	r6, #0
 800a74c:	2218      	movs	r2, #24
 800a74e:	2111      	movs	r1, #17
 800a750:	f105 000c 	add.w	r0, r5, #12
 800a754:	f000 fbb0 	bl	800aeb8 <core_set_error>
 800a758:	4630      	mov	r0, r6
 800a75a:	b104      	cbz	r4, 800a75e <ai_platform_inputs_get+0xca>
 800a75c:	8026      	strh	r6, [r4, #0]
 800a75e:	b005      	add	sp, #20
 800a760:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a764:	2000      	movs	r0, #0
 800a766:	4770      	bx	lr
 800a768:	b2b6      	uxth	r6, r6
 800a76a:	e9dd 5402 	ldrd	r5, r4, [sp, #8]
 800a76e:	2e00      	cmp	r6, #0
 800a770:	d0eb      	beq.n	800a74a <ai_platform_inputs_get+0xb6>
 800a772:	f8da 3008 	ldr.w	r3, [sl, #8]
 800a776:	6858      	ldr	r0, [r3, #4]
 800a778:	e7ef      	b.n	800a75a <ai_platform_inputs_get+0xc6>
 800a77a:	bf00      	nop
 800a77c:	a1c00100 	.word	0xa1c00100

0800a780 <ai_platform_outputs_get>:
 800a780:	4b37      	ldr	r3, [pc, #220]	@ (800a860 <ai_platform_outputs_get+0xe0>)
 800a782:	6802      	ldr	r2, [r0, #0]
 800a784:	4393      	bics	r3, r2
 800a786:	d169      	bne.n	800a85c <ai_platform_outputs_get+0xdc>
 800a788:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a78c:	8e03      	ldrh	r3, [r0, #48]	@ 0x30
 800a78e:	4605      	mov	r5, r0
 800a790:	2b01      	cmp	r3, #1
 800a792:	460c      	mov	r4, r1
 800a794:	b085      	sub	sp, #20
 800a796:	d94b      	bls.n	800a830 <ai_platform_outputs_get+0xb0>
 800a798:	f04f 0b00 	mov.w	fp, #0
 800a79c:	6b47      	ldr	r7, [r0, #52]	@ 0x34
 800a79e:	465e      	mov	r6, fp
 800a7a0:	46d8      	mov	r8, fp
 800a7a2:	46ba      	mov	sl, r7
 800a7a4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a7a8:	e016      	b.n	800a7d8 <ai_platform_outputs_get+0x58>
 800a7aa:	2201      	movs	r2, #1
 800a7ac:	9901      	ldr	r1, [sp, #4]
 800a7ae:	507a      	str	r2, [r7, r1]
 800a7b0:	69a9      	ldr	r1, [r5, #24]
 800a7b2:	f04f 0201 	mov.w	r2, #1
 800a7b6:	684d      	ldr	r5, [r1, #4]
 800a7b8:	7522      	strb	r2, [r4, #20]
 800a7ba:	6020      	str	r0, [r4, #0]
 800a7bc:	6960      	ldr	r0, [r4, #20]
 800a7be:	e9c4 3802 	strd	r3, r8, [r4, #8]
 800a7c2:	f369 201f 	bfi	r0, r9, #8, #24
 800a7c6:	e9c4 5004 	strd	r5, r0, [r4, #16]
 800a7ca:	9b00      	ldr	r3, [sp, #0]
 800a7cc:	f8c4 c004 	str.w	ip, [r4, #4]
 800a7d0:	61a3      	str	r3, [r4, #24]
 800a7d2:	3601      	adds	r6, #1
 800a7d4:	f10b 0b1c 	add.w	fp, fp, #28
 800a7d8:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800a7dc:	00f2      	lsls	r2, r6, #3
 800a7de:	42b3      	cmp	r3, r6
 800a7e0:	9201      	str	r2, [sp, #4]
 800a7e2:	d932      	bls.n	800a84a <ai_platform_outputs_get+0xca>
 800a7e4:	f8da 3010 	ldr.w	r3, [sl, #16]
 800a7e8:	b37b      	cbz	r3, 800a84a <ai_platform_outputs_get+0xca>
 800a7ea:	f853 5026 	ldr.w	r5, [r3, r6, lsl #2]
 800a7ee:	b365      	cbz	r5, 800a84a <ai_platform_outputs_get+0xca>
 800a7f0:	f8da 3014 	ldr.w	r3, [sl, #20]
 800a7f4:	69aa      	ldr	r2, [r5, #24]
 800a7f6:	e9d3 4701 	ldrd	r4, r7, [r3, #4]
 800a7fa:	68ab      	ldr	r3, [r5, #8]
 800a7fc:	6810      	ldr	r0, [r2, #0]
 800a7fe:	f3c3 2917 	ubfx	r9, r3, #8, #24
 800a802:	68eb      	ldr	r3, [r5, #12]
 800a804:	445c      	add	r4, fp
 800a806:	9300      	str	r3, [sp, #0]
 800a808:	f003 fe02 	bl	800e410 <ai_array_to_buffer_fmt>
 800a80c:	69a9      	ldr	r1, [r5, #24]
 800a80e:	eb07 03c6 	add.w	r3, r7, r6, lsl #3
 800a812:	f8d1 c008 	ldr.w	ip, [r1, #8]
 800a816:	2b00      	cmp	r3, #0
 800a818:	d0cb      	beq.n	800a7b2 <ai_platform_outputs_get+0x32>
 800a81a:	f847 8036 	str.w	r8, [r7, r6, lsl #3]
 800a81e:	6829      	ldr	r1, [r5, #0]
 800a820:	6059      	str	r1, [r3, #4]
 800a822:	b111      	cbz	r1, 800a82a <ai_platform_outputs_get+0xaa>
 800a824:	8849      	ldrh	r1, [r1, #2]
 800a826:	2900      	cmp	r1, #0
 800a828:	d1bf      	bne.n	800a7aa <ai_platform_outputs_get+0x2a>
 800a82a:	2300      	movs	r3, #0
 800a82c:	69a9      	ldr	r1, [r5, #24]
 800a82e:	e7c0      	b.n	800a7b2 <ai_platform_outputs_get+0x32>
 800a830:	2600      	movs	r6, #0
 800a832:	2218      	movs	r2, #24
 800a834:	2111      	movs	r1, #17
 800a836:	f105 000c 	add.w	r0, r5, #12
 800a83a:	f000 fb3d 	bl	800aeb8 <core_set_error>
 800a83e:	4630      	mov	r0, r6
 800a840:	b104      	cbz	r4, 800a844 <ai_platform_outputs_get+0xc4>
 800a842:	8026      	strh	r6, [r4, #0]
 800a844:	b005      	add	sp, #20
 800a846:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a84a:	b2b6      	uxth	r6, r6
 800a84c:	e9dd 5402 	ldrd	r5, r4, [sp, #8]
 800a850:	2e00      	cmp	r6, #0
 800a852:	d0ed      	beq.n	800a830 <ai_platform_outputs_get+0xb0>
 800a854:	f8da 3014 	ldr.w	r3, [sl, #20]
 800a858:	6858      	ldr	r0, [r3, #4]
 800a85a:	e7f1      	b.n	800a840 <ai_platform_outputs_get+0xc0>
 800a85c:	2000      	movs	r0, #0
 800a85e:	4770      	bx	lr
 800a860:	a1c00100 	.word	0xa1c00100

0800a864 <ai_platform_network_create>:
 800a864:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a868:	b083      	sub	sp, #12
 800a86a:	f89d 8028 	ldrb.w	r8, [sp, #40]	@ 0x28
 800a86e:	f89d 902c 	ldrb.w	r9, [sp, #44]	@ 0x2c
 800a872:	b320      	cbz	r0, 800a8be <ai_platform_network_create+0x5a>
 800a874:	6002      	str	r2, [r0, #0]
 800a876:	4616      	mov	r6, r2
 800a878:	461f      	mov	r7, r3
 800a87a:	4604      	mov	r4, r0
 800a87c:	f000 fb14 	bl	800aea8 <core_init>
 800a880:	b970      	cbnz	r0, 800a8a0 <ai_platform_network_create+0x3c>
 800a882:	2530      	movs	r5, #48	@ 0x30
 800a884:	2300      	movs	r3, #0
 800a886:	6023      	str	r3, [r4, #0]
 800a888:	2410      	movs	r4, #16
 800a88a:	464a      	mov	r2, r9
 800a88c:	4641      	mov	r1, r8
 800a88e:	4638      	mov	r0, r7
 800a890:	f003 fe5e 	bl	800e550 <ai_version_get>
 800a894:	60b0      	str	r0, [r6, #8]
 800a896:	ea45 2004 	orr.w	r0, r5, r4, lsl #8
 800a89a:	b003      	add	sp, #12
 800a89c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a8a0:	2200      	movs	r2, #0
 800a8a2:	4641      	mov	r1, r8
 800a8a4:	4638      	mov	r0, r7
 800a8a6:	f003 fe53 	bl	800e550 <ai_version_get>
 800a8aa:	2200      	movs	r2, #0
 800a8ac:	4605      	mov	r5, r0
 800a8ae:	2105      	movs	r1, #5
 800a8b0:	2001      	movs	r0, #1
 800a8b2:	f003 fe4d 	bl	800e550 <ai_version_get>
 800a8b6:	4285      	cmp	r5, r0
 800a8b8:	d008      	beq.n	800a8cc <ai_platform_network_create+0x68>
 800a8ba:	2501      	movs	r5, #1
 800a8bc:	e7e2      	b.n	800a884 <ai_platform_network_create+0x20>
 800a8be:	2510      	movs	r5, #16
 800a8c0:	462c      	mov	r4, r5
 800a8c2:	ea45 2004 	orr.w	r0, r5, r4, lsl #8
 800a8c6:	b003      	add	sp, #12
 800a8c8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a8cc:	4b05      	ldr	r3, [pc, #20]	@ (800a8e4 <ai_platform_network_create+0x80>)
 800a8ce:	a801      	add	r0, sp, #4
 800a8d0:	9301      	str	r3, [sp, #4]
 800a8d2:	f000 fafd 	bl	800aed0 <ai_check_custom_types>
 800a8d6:	b110      	cbz	r0, 800a8de <ai_platform_network_create+0x7a>
 800a8d8:	2400      	movs	r4, #0
 800a8da:	4625      	mov	r5, r4
 800a8dc:	e7d5      	b.n	800a88a <ai_platform_network_create+0x26>
 800a8de:	2502      	movs	r5, #2
 800a8e0:	e7d0      	b.n	800a884 <ai_platform_network_create+0x20>
 800a8e2:	bf00      	nop
 800a8e4:	84048403 	.word	0x84048403

0800a8e8 <ai_platform_network_init>:
 800a8e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a8ec:	4a48      	ldr	r2, [pc, #288]	@ (800aa10 <ai_platform_network_init+0x128>)
 800a8ee:	460b      	mov	r3, r1
 800a8f0:	6801      	ldr	r1, [r0, #0]
 800a8f2:	4604      	mov	r4, r0
 800a8f4:	ea01 0002 	and.w	r0, r1, r2
 800a8f8:	438a      	bics	r2, r1
 800a8fa:	d13b      	bne.n	800a974 <ai_platform_network_init+0x8c>
 800a8fc:	2b00      	cmp	r3, #0
 800a8fe:	d078      	beq.n	800a9f2 <ai_platform_network_init+0x10a>
 800a900:	4a44      	ldr	r2, [pc, #272]	@ (800aa14 <ai_platform_network_init+0x12c>)
 800a902:	681d      	ldr	r5, [r3, #0]
 800a904:	4295      	cmp	r5, r2
 800a906:	d10a      	bne.n	800a91e <ai_platform_network_init+0x36>
 800a908:	e9d3 2503 	ldrd	r2, r5, [r3, #12]
 800a90c:	e9d3 6301 	ldrd	r6, r3, [r3, #4]
 800a910:	4281      	cmp	r1, r0
 800a912:	d03d      	beq.n	800a990 <ai_platform_network_init+0xa8>
 800a914:	2303      	movs	r3, #3
 800a916:	4620      	mov	r0, r4
 800a918:	6123      	str	r3, [r4, #16]
 800a91a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a91e:	461d      	mov	r5, r3
 800a920:	2101      	movs	r1, #1
 800a922:	4618      	mov	r0, r3
 800a924:	f8d3 8004 	ldr.w	r8, [r3, #4]
 800a928:	f7ff fdc4 	bl	800a4b4 <ai_buffer_get_size>
 800a92c:	f105 071c 	add.w	r7, r5, #28
 800a930:	4606      	mov	r6, r0
 800a932:	2101      	movs	r1, #1
 800a934:	4638      	mov	r0, r7
 800a936:	f8d5 9020 	ldr.w	r9, [r5, #32]
 800a93a:	f7ff fdbb 	bl	800a4b4 <ai_buffer_get_size>
 800a93e:	2e00      	cmp	r6, #0
 800a940:	bf0a      	itet	eq
 800a942:	4631      	moveq	r1, r6
 800a944:	2101      	movne	r1, #1
 800a946:	4635      	moveq	r5, r6
 800a948:	b1b0      	cbz	r0, 800a978 <ai_platform_network_init+0x90>
 800a94a:	f1b9 0f00 	cmp.w	r9, #0
 800a94e:	d057      	beq.n	800aa00 <ai_platform_network_init+0x118>
 800a950:	f04f 0e01 	mov.w	lr, #1
 800a954:	f1b8 0f00 	cmp.w	r8, #0
 800a958:	d011      	beq.n	800a97e <ai_platform_network_init+0x96>
 800a95a:	4b2d      	ldr	r3, [pc, #180]	@ (800aa10 <ai_platform_network_init+0x128>)
 800a95c:	6822      	ldr	r2, [r4, #0]
 800a95e:	429a      	cmp	r2, r3
 800a960:	d1d8      	bne.n	800a914 <ai_platform_network_init+0x2c>
 800a962:	8c63      	ldrh	r3, [r4, #34]	@ 0x22
 800a964:	428b      	cmp	r3, r1
 800a966:	d21b      	bcs.n	800a9a0 <ai_platform_network_init+0xb8>
 800a968:	2212      	movs	r2, #18
 800a96a:	2116      	movs	r1, #22
 800a96c:	f104 000c 	add.w	r0, r4, #12
 800a970:	f000 faa2 	bl	800aeb8 <core_set_error>
 800a974:	2000      	movs	r0, #0
 800a976:	e7d0      	b.n	800a91a <ai_platform_network_init+0x32>
 800a978:	4607      	mov	r7, r0
 800a97a:	4686      	mov	lr, r0
 800a97c:	e7ea      	b.n	800a954 <ai_platform_network_init+0x6c>
 800a97e:	2e00      	cmp	r6, #0
 800a980:	d0eb      	beq.n	800a95a <ai_platform_network_init+0x72>
 800a982:	2212      	movs	r2, #18
 800a984:	2110      	movs	r1, #16
 800a986:	f104 000c 	add.w	r0, r4, #12
 800a98a:	f000 fa95 	bl	800aeb8 <core_set_error>
 800a98e:	e7f1      	b.n	800a974 <ai_platform_network_init+0x8c>
 800a990:	e9c4 6308 	strd	r6, r3, [r4, #32]
 800a994:	62e5      	str	r5, [r4, #44]	@ 0x2c
 800a996:	4620      	mov	r0, r4
 800a998:	62a2      	str	r2, [r4, #40]	@ 0x28
 800a99a:	f000 fac1 	bl	800af20 <ai_layers_init_all>
 800a99e:	e7b9      	b.n	800a914 <ai_platform_network_init+0x2c>
 800a9a0:	b1e1      	cbz	r1, 800a9dc <ai_platform_network_init+0xf4>
 800a9a2:	46ac      	mov	ip, r5
 800a9a4:	f44f 3680 	mov.w	r6, #65536	@ 0x10000
 800a9a8:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800a9ac:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 800a9ae:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800a9b0:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
 800a9b4:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 800a9b8:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 800a9ba:	6226      	str	r6, [r4, #32]
 800a9bc:	4573      	cmp	r3, lr
 800a9be:	d311      	bcc.n	800a9e4 <ai_platform_network_init+0xfc>
 800a9c0:	f1be 0f00 	cmp.w	lr, #0
 800a9c4:	d007      	beq.n	800a9d6 <ai_platform_network_init+0xee>
 800a9c6:	463e      	mov	r6, r7
 800a9c8:	6ae5      	ldr	r5, [r4, #44]	@ 0x2c
 800a9ca:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800a9cc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800a9ce:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
 800a9d2:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 800a9d6:	ea4f 420e 	mov.w	r2, lr, lsl #16
 800a9da:	e7dc      	b.n	800a996 <ai_platform_network_init+0xae>
 800a9dc:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 800a9de:	6221      	str	r1, [r4, #32]
 800a9e0:	4573      	cmp	r3, lr
 800a9e2:	d2ed      	bcs.n	800a9c0 <ai_platform_network_init+0xd8>
 800a9e4:	2213      	movs	r2, #19
 800a9e6:	2116      	movs	r1, #22
 800a9e8:	f104 000c 	add.w	r0, r4, #12
 800a9ec:	f000 fa64 	bl	800aeb8 <core_set_error>
 800a9f0:	e7c0      	b.n	800a974 <ai_platform_network_init+0x8c>
 800a9f2:	2211      	movs	r2, #17
 800a9f4:	2110      	movs	r1, #16
 800a9f6:	f104 000c 	add.w	r0, r4, #12
 800a9fa:	f000 fa5d 	bl	800aeb8 <core_set_error>
 800a9fe:	e7b9      	b.n	800a974 <ai_platform_network_init+0x8c>
 800aa00:	2213      	movs	r2, #19
 800aa02:	2110      	movs	r1, #16
 800aa04:	f104 000c 	add.w	r0, r4, #12
 800aa08:	f000 fa56 	bl	800aeb8 <core_set_error>
 800aa0c:	e7b2      	b.n	800a974 <ai_platform_network_init+0x8c>
 800aa0e:	bf00      	nop
 800aa10:	a1c00100 	.word	0xa1c00100
 800aa14:	a1facade 	.word	0xa1facade

0800aa18 <ai_platform_network_post_init>:
 800aa18:	b538      	push	{r3, r4, r5, lr}
 800aa1a:	4b14      	ldr	r3, [pc, #80]	@ (800aa6c <ai_platform_network_post_init+0x54>)
 800aa1c:	6802      	ldr	r2, [r0, #0]
 800aa1e:	ea02 0103 	and.w	r1, r2, r3
 800aa22:	4393      	bics	r3, r2
 800aa24:	d10c      	bne.n	800aa40 <ai_platform_network_post_init+0x28>
 800aa26:	6903      	ldr	r3, [r0, #16]
 800aa28:	4604      	mov	r4, r0
 800aa2a:	079b      	lsls	r3, r3, #30
 800aa2c:	d503      	bpl.n	800aa36 <ai_platform_network_post_init+0x1e>
 800aa2e:	428a      	cmp	r2, r1
 800aa30:	d008      	beq.n	800aa44 <ai_platform_network_post_init+0x2c>
 800aa32:	2001      	movs	r0, #1
 800aa34:	bd38      	pop	{r3, r4, r5, pc}
 800aa36:	2210      	movs	r2, #16
 800aa38:	2111      	movs	r1, #17
 800aa3a:	300c      	adds	r0, #12
 800aa3c:	f000 fa3c 	bl	800aeb8 <core_set_error>
 800aa40:	2000      	movs	r0, #0
 800aa42:	bd38      	pop	{r3, r4, r5, pc}
 800aa44:	f000 fa7c 	bl	800af40 <ai_layers_post_init_all>
 800aa48:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800aa4a:	2b00      	cmp	r3, #0
 800aa4c:	d0f1      	beq.n	800aa32 <ai_platform_network_post_init+0x1a>
 800aa4e:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
 800aa50:	2d00      	cmp	r5, #0
 800aa52:	d0ee      	beq.n	800aa32 <ai_platform_network_post_init+0x1a>
 800aa54:	4629      	mov	r1, r5
 800aa56:	2000      	movs	r0, #0
 800aa58:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 800aa5a:	4798      	blx	r3
 800aa5c:	692b      	ldr	r3, [r5, #16]
 800aa5e:	42ab      	cmp	r3, r5
 800aa60:	d0e7      	beq.n	800aa32 <ai_platform_network_post_init+0x1a>
 800aa62:	2b00      	cmp	r3, #0
 800aa64:	d0e5      	beq.n	800aa32 <ai_platform_network_post_init+0x1a>
 800aa66:	461d      	mov	r5, r3
 800aa68:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800aa6a:	e7f3      	b.n	800aa54 <ai_platform_network_post_init+0x3c>
 800aa6c:	a1c00100 	.word	0xa1c00100

0800aa70 <ai_platform_network_process>:
 800aa70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa74:	4bb7      	ldr	r3, [pc, #732]	@ (800ad54 <ai_platform_network_process+0x2e4>)
 800aa76:	4690      	mov	r8, r2
 800aa78:	6802      	ldr	r2, [r0, #0]
 800aa7a:	b085      	sub	sp, #20
 800aa7c:	4393      	bics	r3, r2
 800aa7e:	f040 812d 	bne.w	800acdc <ai_platform_network_process+0x26c>
 800aa82:	8e03      	ldrh	r3, [r0, #48]	@ 0x30
 800aa84:	4607      	mov	r7, r0
 800aa86:	2b00      	cmp	r3, #0
 800aa88:	f000 811c 	beq.w	800acc4 <ai_platform_network_process+0x254>
 800aa8c:	2600      	movs	r6, #0
 800aa8e:	6903      	ldr	r3, [r0, #16]
 800aa90:	f8d0 9034 	ldr.w	r9, [r0, #52]	@ 0x34
 800aa94:	f003 0303 	and.w	r3, r3, #3
 800aa98:	2b03      	cmp	r3, #3
 800aa9a:	6186      	str	r6, [r0, #24]
 800aa9c:	f040 8128 	bne.w	800acf0 <ai_platform_network_process+0x280>
 800aaa0:	2900      	cmp	r1, #0
 800aaa2:	f000 8115 	beq.w	800acd0 <ai_platform_network_process+0x260>
 800aaa6:	f1b9 0f00 	cmp.w	r9, #0
 800aaaa:	f000 8111 	beq.w	800acd0 <ai_platform_network_process+0x260>
 800aaae:	f8b9 3000 	ldrh.w	r3, [r9]
 800aab2:	2b00      	cmp	r3, #0
 800aab4:	f000 810c 	beq.w	800acd0 <ai_platform_network_process+0x260>
 800aab8:	460c      	mov	r4, r1
 800aaba:	698b      	ldr	r3, [r1, #24]
 800aabc:	e9cd 0802 	strd	r0, r8, [sp, #8]
 800aac0:	f8d3 b000 	ldr.w	fp, [r3]
 800aac4:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800aac8:	2b00      	cmp	r3, #0
 800aaca:	d071      	beq.n	800abb0 <ai_platform_network_process+0x140>
 800aacc:	f853 5026 	ldr.w	r5, [r3, r6, lsl #2]
 800aad0:	2d00      	cmp	r5, #0
 800aad2:	d06d      	beq.n	800abb0 <ai_platform_network_process+0x140>
 800aad4:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800aad8:	f8d3 a000 	ldr.w	sl, [r3]
 800aadc:	0133      	lsls	r3, r6, #4
 800aade:	eb1a 1806 	adds.w	r8, sl, r6, lsl #4
 800aae2:	9301      	str	r3, [sp, #4]
 800aae4:	f000 81b8 	beq.w	800ae58 <ai_platform_network_process+0x3e8>
 800aae8:	69ab      	ldr	r3, [r5, #24]
 800aaea:	2101      	movs	r1, #1
 800aaec:	4620      	mov	r0, r4
 800aaee:	685f      	ldr	r7, [r3, #4]
 800aaf0:	f7ff fce0 	bl	800a4b4 <ai_buffer_get_size>
 800aaf4:	4287      	cmp	r7, r0
 800aaf6:	f0c0 8102 	bcc.w	800acfe <ai_platform_network_process+0x28e>
 800aafa:	68e8      	ldr	r0, [r5, #12]
 800aafc:	69a1      	ldr	r1, [r4, #24]
 800aafe:	68c2      	ldr	r2, [r0, #12]
 800ab00:	68cb      	ldr	r3, [r1, #12]
 800ab02:	429a      	cmp	r2, r3
 800ab04:	f040 80fb 	bne.w	800acfe <ai_platform_network_process+0x28e>
 800ab08:	6882      	ldr	r2, [r0, #8]
 800ab0a:	688b      	ldr	r3, [r1, #8]
 800ab0c:	429a      	cmp	r2, r3
 800ab0e:	f040 80f6 	bne.w	800acfe <ai_platform_network_process+0x28e>
 800ab12:	6842      	ldr	r2, [r0, #4]
 800ab14:	684b      	ldr	r3, [r1, #4]
 800ab16:	429a      	cmp	r2, r3
 800ab18:	f040 80f1 	bne.w	800acfe <ai_platform_network_process+0x28e>
 800ab1c:	69ab      	ldr	r3, [r5, #24]
 800ab1e:	e9d3 0100 	ldrd	r0, r1, [r3]
 800ab22:	f003 fd05 	bl	800e530 <ai_array_get_data_byte_size>
 800ab26:	4603      	mov	r3, r0
 800ab28:	4628      	mov	r0, r5
 800ab2a:	9301      	str	r3, [sp, #4]
 800ab2c:	f003 fd16 	bl	800e55c <get_tensor_byte_size>
 800ab30:	9b01      	ldr	r3, [sp, #4]
 800ab32:	4283      	cmp	r3, r0
 800ab34:	f0c0 80e3 	bcc.w	800acfe <ai_platform_network_process+0x28e>
 800ab38:	69ab      	ldr	r3, [r5, #24]
 800ab3a:	6818      	ldr	r0, [r3, #0]
 800ab3c:	f003 fc68 	bl	800e410 <ai_array_to_buffer_fmt>
 800ab40:	6823      	ldr	r3, [r4, #0]
 800ab42:	4058      	eors	r0, r3
 800ab44:	f030 437e 	bics.w	r3, r0, #4261412864	@ 0xfe000000
 800ab48:	f040 8190 	bne.w	800ae6c <ai_platform_network_process+0x3fc>
 800ab4c:	6863      	ldr	r3, [r4, #4]
 800ab4e:	2b00      	cmp	r3, #0
 800ab50:	f000 8182 	beq.w	800ae58 <ai_platform_network_process+0x3e8>
 800ab54:	69a3      	ldr	r3, [r4, #24]
 800ab56:	681b      	ldr	r3, [r3, #0]
 800ab58:	2b00      	cmp	r3, #0
 800ab5a:	f000 817f 	beq.w	800ae5c <ai_platform_network_process+0x3ec>
 800ab5e:	459b      	cmp	fp, r3
 800ab60:	4628      	mov	r0, r5
 800ab62:	bf38      	it	cc
 800ab64:	469b      	movcc	fp, r3
 800ab66:	f003 fcf9 	bl	800e55c <get_tensor_byte_size>
 800ab6a:	f8c8 0008 	str.w	r0, [r8, #8]
 800ab6e:	69a3      	ldr	r3, [r4, #24]
 800ab70:	0132      	lsls	r2, r6, #4
 800ab72:	681b      	ldr	r3, [r3, #0]
 800ab74:	3601      	adds	r6, #1
 800ab76:	fb00 f303 	mul.w	r3, r0, r3
 800ab7a:	f8c8 300c 	str.w	r3, [r8, #12]
 800ab7e:	6861      	ldr	r1, [r4, #4]
 800ab80:	341c      	adds	r4, #28
 800ab82:	440b      	add	r3, r1
 800ab84:	f8c8 1004 	str.w	r1, [r8, #4]
 800ab88:	f84a 3002 	str.w	r3, [sl, r2]
 800ab8c:	69a8      	ldr	r0, [r5, #24]
 800ab8e:	6803      	ldr	r3, [r0, #0]
 800ab90:	009a      	lsls	r2, r3, #2
 800ab92:	f100 80a7 	bmi.w	800ace4 <ai_platform_network_process+0x274>
 800ab96:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 800ab9a:	1a9b      	subs	r3, r3, r2
 800ab9c:	4419      	add	r1, r3
 800ab9e:	6081      	str	r1, [r0, #8]
 800aba0:	69ab      	ldr	r3, [r5, #24]
 800aba2:	f8d8 2004 	ldr.w	r2, [r8, #4]
 800aba6:	60da      	str	r2, [r3, #12]
 800aba8:	f8b9 3000 	ldrh.w	r3, [r9]
 800abac:	42b3      	cmp	r3, r6
 800abae:	d889      	bhi.n	800aac4 <ai_platform_network_process+0x54>
 800abb0:	e9dd 7802 	ldrd	r7, r8, [sp, #8]
 800abb4:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800abb6:	f1b8 0f00 	cmp.w	r8, #0
 800abba:	f000 80b5 	beq.w	800ad28 <ai_platform_network_process+0x2b8>
 800abbe:	2b01      	cmp	r3, #1
 800abc0:	f240 80a5 	bls.w	800ad0e <ai_platform_network_process+0x29e>
 800abc4:	f8d7 9034 	ldr.w	r9, [r7, #52]	@ 0x34
 800abc8:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 800abcc:	2b00      	cmp	r3, #0
 800abce:	f000 809e 	beq.w	800ad0e <ai_platform_network_process+0x29e>
 800abd2:	4645      	mov	r5, r8
 800abd4:	2600      	movs	r6, #0
 800abd6:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800abda:	2b00      	cmp	r3, #0
 800abdc:	f000 80a3 	beq.w	800ad26 <ai_platform_network_process+0x2b6>
 800abe0:	f853 4026 	ldr.w	r4, [r3, r6, lsl #2]
 800abe4:	2c00      	cmp	r4, #0
 800abe6:	f000 809e 	beq.w	800ad26 <ai_platform_network_process+0x2b6>
 800abea:	f8d9 3014 	ldr.w	r3, [r9, #20]
 800abee:	f8d3 a000 	ldr.w	sl, [r3]
 800abf2:	0133      	lsls	r3, r6, #4
 800abf4:	eb1a 1806 	adds.w	r8, sl, r6, lsl #4
 800abf8:	9301      	str	r3, [sp, #4]
 800abfa:	f000 813f 	beq.w	800ae7c <ai_platform_network_process+0x40c>
 800abfe:	69a3      	ldr	r3, [r4, #24]
 800ac00:	2101      	movs	r1, #1
 800ac02:	685b      	ldr	r3, [r3, #4]
 800ac04:	4628      	mov	r0, r5
 800ac06:	9301      	str	r3, [sp, #4]
 800ac08:	f7ff fc54 	bl	800a4b4 <ai_buffer_get_size>
 800ac0c:	9b01      	ldr	r3, [sp, #4]
 800ac0e:	4283      	cmp	r3, r0
 800ac10:	d37d      	bcc.n	800ad0e <ai_platform_network_process+0x29e>
 800ac12:	68e0      	ldr	r0, [r4, #12]
 800ac14:	69a9      	ldr	r1, [r5, #24]
 800ac16:	68c2      	ldr	r2, [r0, #12]
 800ac18:	68cb      	ldr	r3, [r1, #12]
 800ac1a:	429a      	cmp	r2, r3
 800ac1c:	d177      	bne.n	800ad0e <ai_platform_network_process+0x29e>
 800ac1e:	6882      	ldr	r2, [r0, #8]
 800ac20:	688b      	ldr	r3, [r1, #8]
 800ac22:	429a      	cmp	r2, r3
 800ac24:	d173      	bne.n	800ad0e <ai_platform_network_process+0x29e>
 800ac26:	6842      	ldr	r2, [r0, #4]
 800ac28:	684b      	ldr	r3, [r1, #4]
 800ac2a:	429a      	cmp	r2, r3
 800ac2c:	d16f      	bne.n	800ad0e <ai_platform_network_process+0x29e>
 800ac2e:	69a3      	ldr	r3, [r4, #24]
 800ac30:	e9d3 0100 	ldrd	r0, r1, [r3]
 800ac34:	f003 fc7c 	bl	800e530 <ai_array_get_data_byte_size>
 800ac38:	4603      	mov	r3, r0
 800ac3a:	4620      	mov	r0, r4
 800ac3c:	9301      	str	r3, [sp, #4]
 800ac3e:	f003 fc8d 	bl	800e55c <get_tensor_byte_size>
 800ac42:	9b01      	ldr	r3, [sp, #4]
 800ac44:	4283      	cmp	r3, r0
 800ac46:	d362      	bcc.n	800ad0e <ai_platform_network_process+0x29e>
 800ac48:	69a3      	ldr	r3, [r4, #24]
 800ac4a:	6818      	ldr	r0, [r3, #0]
 800ac4c:	f003 fbe0 	bl	800e410 <ai_array_to_buffer_fmt>
 800ac50:	682b      	ldr	r3, [r5, #0]
 800ac52:	4043      	eors	r3, r0
 800ac54:	f033 437e 	bics.w	r3, r3, #4261412864	@ 0xfe000000
 800ac58:	f040 8117 	bne.w	800ae8a <ai_platform_network_process+0x41a>
 800ac5c:	686b      	ldr	r3, [r5, #4]
 800ac5e:	2b00      	cmp	r3, #0
 800ac60:	f000 810c 	beq.w	800ae7c <ai_platform_network_process+0x40c>
 800ac64:	69ab      	ldr	r3, [r5, #24]
 800ac66:	681b      	ldr	r3, [r3, #0]
 800ac68:	2b00      	cmp	r3, #0
 800ac6a:	f000 8115 	beq.w	800ae98 <ai_platform_network_process+0x428>
 800ac6e:	459b      	cmp	fp, r3
 800ac70:	4620      	mov	r0, r4
 800ac72:	bf38      	it	cc
 800ac74:	469b      	movcc	fp, r3
 800ac76:	f003 fc71 	bl	800e55c <get_tensor_byte_size>
 800ac7a:	4603      	mov	r3, r0
 800ac7c:	f8c8 0008 	str.w	r0, [r8, #8]
 800ac80:	69aa      	ldr	r2, [r5, #24]
 800ac82:	351c      	adds	r5, #28
 800ac84:	6812      	ldr	r2, [r2, #0]
 800ac86:	fb02 f303 	mul.w	r3, r2, r3
 800ac8a:	f8c8 300c 	str.w	r3, [r8, #12]
 800ac8e:	f855 1c18 	ldr.w	r1, [r5, #-24]
 800ac92:	0132      	lsls	r2, r6, #4
 800ac94:	440b      	add	r3, r1
 800ac96:	f8c8 1004 	str.w	r1, [r8, #4]
 800ac9a:	f84a 3002 	str.w	r3, [sl, r2]
 800ac9e:	69a0      	ldr	r0, [r4, #24]
 800aca0:	3601      	adds	r6, #1
 800aca2:	6803      	ldr	r3, [r0, #0]
 800aca4:	009b      	lsls	r3, r3, #2
 800aca6:	d439      	bmi.n	800ad1c <ai_platform_network_process+0x2ac>
 800aca8:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 800acac:	1a9b      	subs	r3, r3, r2
 800acae:	4419      	add	r1, r3
 800acb0:	6081      	str	r1, [r0, #8]
 800acb2:	69a3      	ldr	r3, [r4, #24]
 800acb4:	f8d8 2004 	ldr.w	r2, [r8, #4]
 800acb8:	60da      	str	r2, [r3, #12]
 800acba:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 800acbe:	429e      	cmp	r6, r3
 800acc0:	d389      	bcc.n	800abd6 <ai_platform_network_process+0x166>
 800acc2:	e030      	b.n	800ad26 <ai_platform_network_process+0x2b6>
 800acc4:	6902      	ldr	r2, [r0, #16]
 800acc6:	6183      	str	r3, [r0, #24]
 800acc8:	f002 0203 	and.w	r2, r2, #3
 800accc:	2a03      	cmp	r2, #3
 800acce:	d10f      	bne.n	800acf0 <ai_platform_network_process+0x280>
 800acd0:	2217      	movs	r2, #23
 800acd2:	2112      	movs	r1, #18
 800acd4:	f107 000c 	add.w	r0, r7, #12
 800acd8:	f000 f8ee 	bl	800aeb8 <core_set_error>
 800acdc:	2000      	movs	r0, #0
 800acde:	b005      	add	sp, #20
 800ace0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ace4:	f8b9 3000 	ldrh.w	r3, [r9]
 800ace8:	429e      	cmp	r6, r3
 800acea:	f4ff aeeb 	bcc.w	800aac4 <ai_platform_network_process+0x54>
 800acee:	e75f      	b.n	800abb0 <ai_platform_network_process+0x140>
 800acf0:	2230      	movs	r2, #48	@ 0x30
 800acf2:	2111      	movs	r1, #17
 800acf4:	f107 000c 	add.w	r0, r7, #12
 800acf8:	f000 f8de 	bl	800aeb8 <core_set_error>
 800acfc:	e7ee      	b.n	800acdc <ai_platform_network_process+0x26c>
 800acfe:	9f02      	ldr	r7, [sp, #8]
 800ad00:	2218      	movs	r2, #24
 800ad02:	2112      	movs	r1, #18
 800ad04:	f107 000c 	add.w	r0, r7, #12
 800ad08:	f000 f8d6 	bl	800aeb8 <core_set_error>
 800ad0c:	e7e6      	b.n	800acdc <ai_platform_network_process+0x26c>
 800ad0e:	2218      	movs	r2, #24
 800ad10:	2113      	movs	r1, #19
 800ad12:	f107 000c 	add.w	r0, r7, #12
 800ad16:	f000 f8cf 	bl	800aeb8 <core_set_error>
 800ad1a:	e7df      	b.n	800acdc <ai_platform_network_process+0x26c>
 800ad1c:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 800ad20:	429e      	cmp	r6, r3
 800ad22:	f4ff af58 	bcc.w	800abd6 <ai_platform_network_process+0x166>
 800ad26:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800ad28:	fa1f fb8b 	uxth.w	fp, fp
 800ad2c:	f8a7 b018 	strh.w	fp, [r7, #24]
 800ad30:	2b00      	cmp	r3, #0
 800ad32:	f000 808b 	beq.w	800ae4c <ai_platform_network_process+0x3dc>
 800ad36:	2b01      	cmp	r3, #1
 800ad38:	6b7e      	ldr	r6, [r7, #52]	@ 0x34
 800ad3a:	f000 808a 	beq.w	800ae52 <ai_platform_network_process+0x3e2>
 800ad3e:	f106 080c 	add.w	r8, r6, #12
 800ad42:	8b78      	ldrh	r0, [r7, #26]
 800ad44:	4583      	cmp	fp, r0
 800ad46:	d9ca      	bls.n	800acde <ai_platform_network_process+0x26e>
 800ad48:	4645      	mov	r5, r8
 800ad4a:	46bb      	mov	fp, r7
 800ad4c:	f04f 0800 	mov.w	r8, #0
 800ad50:	b9b6      	cbnz	r6, 800ad80 <ai_platform_network_process+0x310>
 800ad52:	e02e      	b.n	800adb2 <ai_platform_network_process+0x342>
 800ad54:	a1c00100 	.word	0xa1c00100
 800ad58:	68df      	ldr	r7, [r3, #12]
 800ad5a:	1bc9      	subs	r1, r1, r7
 800ad5c:	4408      	add	r0, r1
 800ad5e:	6098      	str	r0, [r3, #8]
 800ad60:	6993      	ldr	r3, [r2, #24]
 800ad62:	6862      	ldr	r2, [r4, #4]
 800ad64:	60da      	str	r2, [r3, #12]
 800ad66:	f859 200a 	ldr.w	r2, [r9, sl]
 800ad6a:	e9d4 3101 	ldrd	r3, r1, [r4, #4]
 800ad6e:	440b      	add	r3, r1
 800ad70:	4293      	cmp	r3, r2
 800ad72:	bf28      	it	cs
 800ad74:	68e3      	ldrcs	r3, [r4, #12]
 800ad76:	f108 0801 	add.w	r8, r8, #1
 800ad7a:	bf28      	it	cs
 800ad7c:	1ad3      	subcs	r3, r2, r3
 800ad7e:	6063      	str	r3, [r4, #4]
 800ad80:	8833      	ldrh	r3, [r6, #0]
 800ad82:	ea4f 1a08 	mov.w	sl, r8, lsl #4
 800ad86:	4543      	cmp	r3, r8
 800ad88:	d913      	bls.n	800adb2 <ai_platform_network_process+0x342>
 800ad8a:	6873      	ldr	r3, [r6, #4]
 800ad8c:	b18b      	cbz	r3, 800adb2 <ai_platform_network_process+0x342>
 800ad8e:	f853 2028 	ldr.w	r2, [r3, r8, lsl #2]
 800ad92:	b172      	cbz	r2, 800adb2 <ai_platform_network_process+0x342>
 800ad94:	68b1      	ldr	r1, [r6, #8]
 800ad96:	6993      	ldr	r3, [r2, #24]
 800ad98:	f8d1 9000 	ldr.w	r9, [r1]
 800ad9c:	681f      	ldr	r7, [r3, #0]
 800ad9e:	eb09 1408 	add.w	r4, r9, r8, lsl #4
 800ada2:	00bf      	lsls	r7, r7, #2
 800ada4:	6860      	ldr	r0, [r4, #4]
 800ada6:	6899      	ldr	r1, [r3, #8]
 800ada8:	d5d6      	bpl.n	800ad58 <ai_platform_network_process+0x2e8>
 800adaa:	68a2      	ldr	r2, [r4, #8]
 800adac:	f002 fb58 	bl	800d460 <st_int8_copy>
 800adb0:	e7d9      	b.n	800ad66 <ai_platform_network_process+0x2f6>
 800adb2:	4658      	mov	r0, fp
 800adb4:	f000 f8e0 	bl	800af78 <ai_layers_forward_all>
 800adb8:	2400      	movs	r4, #0
 800adba:	b9ad      	cbnz	r5, 800ade8 <ai_platform_network_process+0x378>
 800adbc:	e039      	b.n	800ae32 <ai_platform_network_process+0x3c2>
 800adbe:	f859 300a 	ldr.w	r3, [r9, sl]
 800adc2:	4411      	add	r1, r2
 800adc4:	4299      	cmp	r1, r3
 800adc6:	bf24      	itt	cs
 800adc8:	f8d8 100c 	ldrcs.w	r1, [r8, #12]
 800adcc:	1a59      	subcs	r1, r3, r1
 800adce:	f8c8 1004 	str.w	r1, [r8, #4]
 800add2:	6982      	ldr	r2, [r0, #24]
 800add4:	e9d2 3702 	ldrd	r3, r7, [r2, #8]
 800add8:	1bdb      	subs	r3, r3, r7
 800adda:	4419      	add	r1, r3
 800addc:	6091      	str	r1, [r2, #8]
 800adde:	6983      	ldr	r3, [r0, #24]
 800ade0:	f8d8 2004 	ldr.w	r2, [r8, #4]
 800ade4:	60da      	str	r2, [r3, #12]
 800ade6:	3401      	adds	r4, #1
 800ade8:	882b      	ldrh	r3, [r5, #0]
 800adea:	42a3      	cmp	r3, r4
 800adec:	d921      	bls.n	800ae32 <ai_platform_network_process+0x3c2>
 800adee:	686b      	ldr	r3, [r5, #4]
 800adf0:	b1fb      	cbz	r3, 800ae32 <ai_platform_network_process+0x3c2>
 800adf2:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800adf6:	b1e0      	cbz	r0, 800ae32 <ai_platform_network_process+0x3c2>
 800adf8:	68aa      	ldr	r2, [r5, #8]
 800adfa:	6983      	ldr	r3, [r0, #24]
 800adfc:	f8d2 9000 	ldr.w	r9, [r2]
 800ae00:	681f      	ldr	r7, [r3, #0]
 800ae02:	eb09 1804 	add.w	r8, r9, r4, lsl #4
 800ae06:	00bf      	lsls	r7, r7, #2
 800ae08:	ea4f 1a04 	mov.w	sl, r4, lsl #4
 800ae0c:	e9d8 1201 	ldrd	r1, r2, [r8, #4]
 800ae10:	d5d5      	bpl.n	800adbe <ai_platform_network_process+0x34e>
 800ae12:	6898      	ldr	r0, [r3, #8]
 800ae14:	f002 fb24 	bl	800d460 <st_int8_copy>
 800ae18:	e9d8 3101 	ldrd	r3, r1, [r8, #4]
 800ae1c:	f859 200a 	ldr.w	r2, [r9, sl]
 800ae20:	440b      	add	r3, r1
 800ae22:	4293      	cmp	r3, r2
 800ae24:	bf24      	itt	cs
 800ae26:	f8d8 300c 	ldrcs.w	r3, [r8, #12]
 800ae2a:	1ad3      	subcs	r3, r2, r3
 800ae2c:	f8c8 3004 	str.w	r3, [r8, #4]
 800ae30:	e7d9      	b.n	800ade6 <ai_platform_network_process+0x376>
 800ae32:	f8bb 001a 	ldrh.w	r0, [fp, #26]
 800ae36:	f8bb 3018 	ldrh.w	r3, [fp, #24]
 800ae3a:	3001      	adds	r0, #1
 800ae3c:	b280      	uxth	r0, r0
 800ae3e:	4283      	cmp	r3, r0
 800ae40:	f8ab 001a 	strh.w	r0, [fp, #26]
 800ae44:	d882      	bhi.n	800ad4c <ai_platform_network_process+0x2dc>
 800ae46:	b005      	add	sp, #20
 800ae48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae4c:	461e      	mov	r6, r3
 800ae4e:	4698      	mov	r8, r3
 800ae50:	e777      	b.n	800ad42 <ai_platform_network_process+0x2d2>
 800ae52:	f04f 0800 	mov.w	r8, #0
 800ae56:	e774      	b.n	800ad42 <ai_platform_network_process+0x2d2>
 800ae58:	9f02      	ldr	r7, [sp, #8]
 800ae5a:	e739      	b.n	800acd0 <ai_platform_network_process+0x260>
 800ae5c:	9f02      	ldr	r7, [sp, #8]
 800ae5e:	2221      	movs	r2, #33	@ 0x21
 800ae60:	2112      	movs	r1, #18
 800ae62:	f107 000c 	add.w	r0, r7, #12
 800ae66:	f000 f827 	bl	800aeb8 <core_set_error>
 800ae6a:	e737      	b.n	800acdc <ai_platform_network_process+0x26c>
 800ae6c:	9f02      	ldr	r7, [sp, #8]
 800ae6e:	2219      	movs	r2, #25
 800ae70:	2112      	movs	r1, #18
 800ae72:	f107 000c 	add.w	r0, r7, #12
 800ae76:	f000 f81f 	bl	800aeb8 <core_set_error>
 800ae7a:	e72f      	b.n	800acdc <ai_platform_network_process+0x26c>
 800ae7c:	2217      	movs	r2, #23
 800ae7e:	2113      	movs	r1, #19
 800ae80:	f107 000c 	add.w	r0, r7, #12
 800ae84:	f000 f818 	bl	800aeb8 <core_set_error>
 800ae88:	e728      	b.n	800acdc <ai_platform_network_process+0x26c>
 800ae8a:	2219      	movs	r2, #25
 800ae8c:	2113      	movs	r1, #19
 800ae8e:	f107 000c 	add.w	r0, r7, #12
 800ae92:	f000 f811 	bl	800aeb8 <core_set_error>
 800ae96:	e721      	b.n	800acdc <ai_platform_network_process+0x26c>
 800ae98:	2221      	movs	r2, #33	@ 0x21
 800ae9a:	2113      	movs	r1, #19
 800ae9c:	f107 000c 	add.w	r0, r7, #12
 800aea0:	f000 f80a 	bl	800aeb8 <core_set_error>
 800aea4:	e71a      	b.n	800acdc <ai_platform_network_process+0x26c>
 800aea6:	bf00      	nop

0800aea8 <core_init>:
 800aea8:	2001      	movs	r0, #1
 800aeaa:	4770      	bx	lr

0800aeac <core_get_error>:
 800aeac:	4603      	mov	r3, r0
 800aeae:	2200      	movs	r2, #0
 800aeb0:	6800      	ldr	r0, [r0, #0]
 800aeb2:	601a      	str	r2, [r3, #0]
 800aeb4:	4770      	bx	lr
 800aeb6:	bf00      	nop

0800aeb8 <core_set_error>:
 800aeb8:	4603      	mov	r3, r0
 800aeba:	7800      	ldrb	r0, [r0, #0]
 800aebc:	b108      	cbz	r0, 800aec2 <core_set_error+0xa>
 800aebe:	2000      	movs	r0, #0
 800aec0:	4770      	bx	lr
 800aec2:	7019      	strb	r1, [r3, #0]
 800aec4:	6819      	ldr	r1, [r3, #0]
 800aec6:	2001      	movs	r0, #1
 800aec8:	f362 211f 	bfi	r1, r2, #8, #24
 800aecc:	6019      	str	r1, [r3, #0]
 800aece:	4770      	bx	lr

0800aed0 <ai_check_custom_types>:
 800aed0:	4b12      	ldr	r3, [pc, #72]	@ (800af1c <ai_check_custom_types+0x4c>)
 800aed2:	b082      	sub	sp, #8
 800aed4:	9301      	str	r3, [sp, #4]
 800aed6:	b118      	cbz	r0, 800aee0 <ai_check_custom_types+0x10>
 800aed8:	7803      	ldrb	r3, [r0, #0]
 800aeda:	2b03      	cmp	r3, #3
 800aedc:	d002      	beq.n	800aee4 <ai_check_custom_types+0x14>
 800aede:	2000      	movs	r0, #0
 800aee0:	b002      	add	sp, #8
 800aee2:	4770      	bx	lr
 800aee4:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800aee8:	4293      	cmp	r3, r2
 800aeea:	d004      	beq.n	800aef6 <ai_check_custom_types+0x26>
 800aeec:	2001      	movs	r0, #1
 800aeee:	f080 0001 	eor.w	r0, r0, #1
 800aef2:	b002      	add	sp, #8
 800aef4:	4770      	bx	lr
 800aef6:	7842      	ldrb	r2, [r0, #1]
 800aef8:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800aefc:	3001      	adds	r0, #1
 800aefe:	429a      	cmp	r2, r3
 800af00:	d1f4      	bne.n	800aeec <ai_check_custom_types+0x1c>
 800af02:	f810 2f01 	ldrb.w	r2, [r0, #1]!
 800af06:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800af0a:	429a      	cmp	r2, r3
 800af0c:	d1ee      	bne.n	800aeec <ai_check_custom_types+0x1c>
 800af0e:	7842      	ldrb	r2, [r0, #1]
 800af10:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800af14:	429a      	cmp	r2, r3
 800af16:	d1e9      	bne.n	800aeec <ai_check_custom_types+0x1c>
 800af18:	2000      	movs	r0, #0
 800af1a:	e7e8      	b.n	800aeee <ai_check_custom_types+0x1e>
 800af1c:	84048403 	.word	0x84048403

0800af20 <ai_layers_init_all>:
 800af20:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 800af22:	4601      	mov	r1, r0
 800af24:	b14b      	cbz	r3, 800af3a <ai_layers_init_all+0x1a>
 800af26:	2000      	movs	r0, #0
 800af28:	461a      	mov	r2, r3
 800af2a:	60d9      	str	r1, [r3, #12]
 800af2c:	691b      	ldr	r3, [r3, #16]
 800af2e:	3001      	adds	r0, #1
 800af30:	4293      	cmp	r3, r2
 800af32:	d003      	beq.n	800af3c <ai_layers_init_all+0x1c>
 800af34:	2b00      	cmp	r3, #0
 800af36:	d1f7      	bne.n	800af28 <ai_layers_init_all+0x8>
 800af38:	4770      	bx	lr
 800af3a:	4618      	mov	r0, r3
 800af3c:	4770      	bx	lr
 800af3e:	bf00      	nop

0800af40 <ai_layers_post_init_all>:
 800af40:	b538      	push	{r3, r4, r5, lr}
 800af42:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 800af44:	b1ac      	cbz	r4, 800af72 <ai_layers_post_init_all+0x32>
 800af46:	6863      	ldr	r3, [r4, #4]
 800af48:	2500      	movs	r5, #0
 800af4a:	07db      	lsls	r3, r3, #31
 800af4c:	d504      	bpl.n	800af58 <ai_layers_post_init_all+0x18>
 800af4e:	6a23      	ldr	r3, [r4, #32]
 800af50:	b113      	cbz	r3, 800af58 <ai_layers_post_init_all+0x18>
 800af52:	4620      	mov	r0, r4
 800af54:	4798      	blx	r3
 800af56:	3501      	adds	r5, #1
 800af58:	6923      	ldr	r3, [r4, #16]
 800af5a:	42a3      	cmp	r3, r4
 800af5c:	d007      	beq.n	800af6e <ai_layers_post_init_all+0x2e>
 800af5e:	b133      	cbz	r3, 800af6e <ai_layers_post_init_all+0x2e>
 800af60:	461c      	mov	r4, r3
 800af62:	6863      	ldr	r3, [r4, #4]
 800af64:	07db      	lsls	r3, r3, #31
 800af66:	d4f2      	bmi.n	800af4e <ai_layers_post_init_all+0xe>
 800af68:	6923      	ldr	r3, [r4, #16]
 800af6a:	42a3      	cmp	r3, r4
 800af6c:	d1f7      	bne.n	800af5e <ai_layers_post_init_all+0x1e>
 800af6e:	4628      	mov	r0, r5
 800af70:	bd38      	pop	{r3, r4, r5, pc}
 800af72:	4625      	mov	r5, r4
 800af74:	4628      	mov	r0, r5
 800af76:	bd38      	pop	{r3, r4, r5, pc}

0800af78 <ai_layers_forward_all>:
 800af78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800af7c:	6b85      	ldr	r5, [r0, #56]	@ 0x38
 800af7e:	f8d0 8040 	ldr.w	r8, [r0, #64]	@ 0x40
 800af82:	4604      	mov	r4, r0
 800af84:	63c5      	str	r5, [r0, #60]	@ 0x3c
 800af86:	f1b8 0f00 	cmp.w	r8, #0
 800af8a:	d02b      	beq.n	800afe4 <ai_layers_forward_all+0x6c>
 800af8c:	b335      	cbz	r5, 800afdc <ai_layers_forward_all+0x64>
 800af8e:	4629      	mov	r1, r5
 800af90:	2001      	movs	r0, #1
 800af92:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 800af94:	47c0      	blx	r8
 800af96:	6be6      	ldr	r6, [r4, #60]	@ 0x3c
 800af98:	b306      	cbz	r6, 800afdc <ai_layers_forward_all+0x64>
 800af9a:	2700      	movs	r7, #0
 800af9c:	4631      	mov	r1, r6
 800af9e:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 800afa0:	2002      	movs	r0, #2
 800afa2:	47c0      	blx	r8
 800afa4:	6be5      	ldr	r5, [r4, #60]	@ 0x3c
 800afa6:	4628      	mov	r0, r5
 800afa8:	696b      	ldr	r3, [r5, #20]
 800afaa:	4798      	blx	r3
 800afac:	692e      	ldr	r6, [r5, #16]
 800afae:	42b5      	cmp	r5, r6
 800afb0:	d00a      	beq.n	800afc8 <ai_layers_forward_all+0x50>
 800afb2:	2003      	movs	r0, #3
 800afb4:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 800afb6:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 800afb8:	47c0      	blx	r8
 800afba:	3701      	adds	r7, #1
 800afbc:	63e6      	str	r6, [r4, #60]	@ 0x3c
 800afbe:	2e00      	cmp	r6, #0
 800afc0:	d1ec      	bne.n	800af9c <ai_layers_forward_all+0x24>
 800afc2:	4638      	mov	r0, r7
 800afc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800afc8:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 800afca:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 800afcc:	2003      	movs	r0, #3
 800afce:	47c0      	blx	r8
 800afd0:	2300      	movs	r3, #0
 800afd2:	3701      	adds	r7, #1
 800afd4:	63e3      	str	r3, [r4, #60]	@ 0x3c
 800afd6:	4638      	mov	r0, r7
 800afd8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800afdc:	2700      	movs	r7, #0
 800afde:	4638      	mov	r0, r7
 800afe0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800afe4:	2d00      	cmp	r5, #0
 800afe6:	d0f9      	beq.n	800afdc <ai_layers_forward_all+0x64>
 800afe8:	4647      	mov	r7, r8
 800afea:	696b      	ldr	r3, [r5, #20]
 800afec:	4628      	mov	r0, r5
 800afee:	4798      	blx	r3
 800aff0:	462b      	mov	r3, r5
 800aff2:	692d      	ldr	r5, [r5, #16]
 800aff4:	429d      	cmp	r5, r3
 800aff6:	d004      	beq.n	800b002 <ai_layers_forward_all+0x8a>
 800aff8:	63e5      	str	r5, [r4, #60]	@ 0x3c
 800affa:	3701      	adds	r7, #1
 800affc:	2d00      	cmp	r5, #0
 800affe:	d1f4      	bne.n	800afea <ai_layers_forward_all+0x72>
 800b000:	e7df      	b.n	800afc2 <ai_layers_forward_all+0x4a>
 800b002:	2300      	movs	r3, #0
 800b004:	3701      	adds	r7, #1
 800b006:	63e3      	str	r3, [r4, #60]	@ 0x3c
 800b008:	e7db      	b.n	800afc2 <ai_layers_forward_all+0x4a>
 800b00a:	bf00      	nop

0800b00c <forward_conv2d_sssa8_ch>:
 800b00c:	6983      	ldr	r3, [r0, #24]
 800b00e:	8819      	ldrh	r1, [r3, #0]
 800b010:	b909      	cbnz	r1, 800b016 <forward_conv2d_sssa8_ch+0xa>
 800b012:	684b      	ldr	r3, [r1, #4]
 800b014:	deff      	udf	#255	@ 0xff
 800b016:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b01a:	ed2d 8b02 	vpush	{d8}
 800b01e:	685c      	ldr	r4, [r3, #4]
 800b020:	b0a3      	sub	sp, #140	@ 0x8c
 800b022:	6862      	ldr	r2, [r4, #4]
 800b024:	b102      	cbz	r2, 800b028 <forward_conv2d_sssa8_ch+0x1c>
 800b026:	6812      	ldr	r2, [r2, #0]
 800b028:	2901      	cmp	r1, #1
 800b02a:	f000 80c5 	beq.w	800b1b8 <forward_conv2d_sssa8_ch+0x1ac>
 800b02e:	6923      	ldr	r3, [r4, #16]
 800b030:	b103      	cbz	r3, 800b034 <forward_conv2d_sssa8_ch+0x28>
 800b032:	681b      	ldr	r3, [r3, #0]
 800b034:	2902      	cmp	r1, #2
 800b036:	f000 80b6 	beq.w	800b1a6 <forward_conv2d_sssa8_ch+0x19a>
 800b03a:	69e5      	ldr	r5, [r4, #28]
 800b03c:	2d00      	cmp	r5, #0
 800b03e:	f000 80b9 	beq.w	800b1b4 <forward_conv2d_sssa8_ch+0x1a8>
 800b042:	8b26      	ldrh	r6, [r4, #24]
 800b044:	f8d5 8000 	ldr.w	r8, [r5]
 800b048:	2e01      	cmp	r6, #1
 800b04a:	f240 80b8 	bls.w	800b1be <forward_conv2d_sssa8_ch+0x1b2>
 800b04e:	686d      	ldr	r5, [r5, #4]
 800b050:	2903      	cmp	r1, #3
 800b052:	f000 80b9 	beq.w	800b1c8 <forward_conv2d_sssa8_ch+0x1bc>
 800b056:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 800b058:	6a44      	ldr	r4, [r0, #36]	@ 0x24
 800b05a:	2900      	cmp	r1, #0
 800b05c:	f000 80b1 	beq.w	800b1c2 <forward_conv2d_sssa8_ch+0x1b6>
 800b060:	b104      	cbz	r4, 800b064 <forward_conv2d_sssa8_ch+0x58>
 800b062:	684b      	ldr	r3, [r1, #4]
 800b064:	680c      	ldr	r4, [r1, #0]
 800b066:	69a9      	ldr	r1, [r5, #24]
 800b068:	68d6      	ldr	r6, [r2, #12]
 800b06a:	6889      	ldr	r1, [r1, #8]
 800b06c:	68df      	ldr	r7, [r3, #12]
 800b06e:	9120      	str	r1, [sp, #128]	@ 0x80
 800b070:	88b1      	ldrh	r1, [r6, #4]
 800b072:	f8d4 c018 	ldr.w	ip, [r4, #24]
 800b076:	9115      	str	r1, [sp, #84]	@ 0x54
 800b078:	88b9      	ldrh	r1, [r7, #4]
 800b07a:	6bc4      	ldr	r4, [r0, #60]	@ 0x3c
 800b07c:	9116      	str	r1, [sp, #88]	@ 0x58
 800b07e:	68f9      	ldr	r1, [r7, #12]
 800b080:	f8d8 e00c 	ldr.w	lr, [r8, #12]
 800b084:	9117      	str	r1, [sp, #92]	@ 0x5c
 800b086:	68b9      	ldr	r1, [r7, #8]
 800b088:	6815      	ldr	r5, [r2, #0]
 800b08a:	9118      	str	r1, [sp, #96]	@ 0x60
 800b08c:	e9d6 1b02 	ldrd	r1, fp, [r6, #8]
 800b090:	9119      	str	r1, [sp, #100]	@ 0x64
 800b092:	8d01      	ldrh	r1, [r0, #40]	@ 0x28
 800b094:	911a      	str	r1, [sp, #104]	@ 0x68
 800b096:	8d81      	ldrh	r1, [r0, #44]	@ 0x2c
 800b098:	911b      	str	r1, [sp, #108]	@ 0x6c
 800b09a:	8821      	ldrh	r1, [r4, #0]
 800b09c:	911c      	str	r1, [sp, #112]	@ 0x70
 800b09e:	88a1      	ldrh	r1, [r4, #4]
 800b0a0:	911d      	str	r1, [sp, #116]	@ 0x74
 800b0a2:	f8de 1008 	ldr.w	r1, [lr, #8]
 800b0a6:	911e      	str	r1, [sp, #120]	@ 0x78
 800b0a8:	f8de 1004 	ldr.w	r1, [lr, #4]
 800b0ac:	911f      	str	r1, [sp, #124]	@ 0x7c
 800b0ae:	f8dc 1008 	ldr.w	r1, [ip, #8]
 800b0b2:	681c      	ldr	r4, [r3, #0]
 800b0b4:	f8d8 6000 	ldr.w	r6, [r8]
 800b0b8:	9121      	str	r1, [sp, #132]	@ 0x84
 800b0ba:	2d00      	cmp	r5, #0
 800b0bc:	d070      	beq.n	800b1a0 <forward_conv2d_sssa8_ch+0x194>
 800b0be:	6869      	ldr	r1, [r5, #4]
 800b0c0:	2900      	cmp	r1, #0
 800b0c2:	d06d      	beq.n	800b1a0 <forward_conv2d_sssa8_ch+0x194>
 800b0c4:	886f      	ldrh	r7, [r5, #2]
 800b0c6:	2f00      	cmp	r7, #0
 800b0c8:	d06a      	beq.n	800b1a0 <forward_conv2d_sssa8_ch+0x194>
 800b0ca:	6809      	ldr	r1, [r1, #0]
 800b0cc:	edd1 8a00 	vldr	s17, [r1]
 800b0d0:	2c00      	cmp	r4, #0
 800b0d2:	d062      	beq.n	800b19a <forward_conv2d_sssa8_ch+0x18e>
 800b0d4:	6861      	ldr	r1, [r4, #4]
 800b0d6:	2900      	cmp	r1, #0
 800b0d8:	d05f      	beq.n	800b19a <forward_conv2d_sssa8_ch+0x18e>
 800b0da:	8867      	ldrh	r7, [r4, #2]
 800b0dc:	2f00      	cmp	r7, #0
 800b0de:	d05c      	beq.n	800b19a <forward_conv2d_sssa8_ch+0x18e>
 800b0e0:	6809      	ldr	r1, [r1, #0]
 800b0e2:	ed91 8a00 	vldr	s16, [r1]
 800b0e6:	699f      	ldr	r7, [r3, #24]
 800b0e8:	6991      	ldr	r1, [r2, #24]
 800b0ea:	f8d8 3018 	ldr.w	r3, [r8, #24]
 800b0ee:	f8d7 9008 	ldr.w	r9, [r7, #8]
 800b0f2:	f890 a041 	ldrb.w	sl, [r0, #65]	@ 0x41
 800b0f6:	f8d1 8008 	ldr.w	r8, [r1, #8]
 800b0fa:	689f      	ldr	r7, [r3, #8]
 800b0fc:	b116      	cbz	r6, 800b104 <forward_conv2d_sssa8_ch+0xf8>
 800b0fe:	6876      	ldr	r6, [r6, #4]
 800b100:	b106      	cbz	r6, 800b104 <forward_conv2d_sssa8_ch+0xf8>
 800b102:	6836      	ldr	r6, [r6, #0]
 800b104:	b13d      	cbz	r5, 800b116 <forward_conv2d_sssa8_ch+0x10a>
 800b106:	6869      	ldr	r1, [r5, #4]
 800b108:	2900      	cmp	r1, #0
 800b10a:	d051      	beq.n	800b1b0 <forward_conv2d_sssa8_ch+0x1a4>
 800b10c:	886d      	ldrh	r5, [r5, #2]
 800b10e:	b115      	cbz	r5, 800b116 <forward_conv2d_sssa8_ch+0x10a>
 800b110:	6849      	ldr	r1, [r1, #4]
 800b112:	f991 5000 	ldrsb.w	r5, [r1]
 800b116:	b13c      	cbz	r4, 800b128 <forward_conv2d_sssa8_ch+0x11c>
 800b118:	6861      	ldr	r1, [r4, #4]
 800b11a:	2900      	cmp	r1, #0
 800b11c:	d046      	beq.n	800b1ac <forward_conv2d_sssa8_ch+0x1a0>
 800b11e:	8864      	ldrh	r4, [r4, #2]
 800b120:	b114      	cbz	r4, 800b128 <forward_conv2d_sssa8_ch+0x11c>
 800b122:	6849      	ldr	r1, [r1, #4]
 800b124:	f991 4000 	ldrsb.w	r4, [r1]
 800b128:	e9dc 0100 	ldrd	r0, r1, [ip]
 800b12c:	f003 f9e0 	bl	800e4f0 <ai_array_get_byte_size>
 800b130:	e9cd 5409 	strd	r5, r4, [sp, #36]	@ 0x24
 800b134:	f8bd 4060 	ldrh.w	r4, [sp, #96]	@ 0x60
 800b138:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800b13a:	940e      	str	r4, [sp, #56]	@ 0x38
 800b13c:	2401      	movs	r4, #1
 800b13e:	9308      	str	r3, [sp, #32]
 800b140:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 800b142:	9011      	str	r0, [sp, #68]	@ 0x44
 800b144:	9307      	str	r3, [sp, #28]
 800b146:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800b148:	eef0 0a48 	vmov.f32	s1, s16
 800b14c:	9306      	str	r3, [sp, #24]
 800b14e:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800b150:	eeb0 0a68 	vmov.f32	s0, s17
 800b154:	9305      	str	r3, [sp, #20]
 800b156:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 800b158:	4640      	mov	r0, r8
 800b15a:	9304      	str	r3, [sp, #16]
 800b15c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800b15e:	f8bd 1064 	ldrh.w	r1, [sp, #100]	@ 0x64
 800b162:	e9cd 7300 	strd	r7, r3, [sp]
 800b166:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b168:	f8bd 707c 	ldrh.w	r7, [sp, #124]	@ 0x7c
 800b16c:	9312      	str	r3, [sp, #72]	@ 0x48
 800b16e:	f8bd 3078 	ldrh.w	r3, [sp, #120]	@ 0x78
 800b172:	fa1f f28b 	uxth.w	r2, fp
 800b176:	9303      	str	r3, [sp, #12]
 800b178:	f8bd 305c 	ldrh.w	r3, [sp, #92]	@ 0x5c
 800b17c:	e9cd 6a0b 	strd	r6, sl, [sp, #44]	@ 0x2c
 800b180:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b182:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800b184:	f8cd 9034 	str.w	r9, [sp, #52]	@ 0x34
 800b188:	9702      	str	r7, [sp, #8]
 800b18a:	9410      	str	r4, [sp, #64]	@ 0x40
 800b18c:	f000 fc96 	bl	800babc <forward_lite_conv2d_sssa8_ch>
 800b190:	b023      	add	sp, #140	@ 0x8c
 800b192:	ecbd 8b02 	vpop	{d8}
 800b196:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b19a:	eeb7 8a00 	vmov.f32	s16, #112	@ 0x3f800000  1.0
 800b19e:	e7a2      	b.n	800b0e6 <forward_conv2d_sssa8_ch+0xda>
 800b1a0:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 800b1a4:	e794      	b.n	800b0d0 <forward_conv2d_sssa8_ch+0xc4>
 800b1a6:	2300      	movs	r3, #0
 800b1a8:	685b      	ldr	r3, [r3, #4]
 800b1aa:	deff      	udf	#255	@ 0xff
 800b1ac:	460c      	mov	r4, r1
 800b1ae:	e7bb      	b.n	800b128 <forward_conv2d_sssa8_ch+0x11c>
 800b1b0:	460d      	mov	r5, r1
 800b1b2:	e7b0      	b.n	800b116 <forward_conv2d_sssa8_ch+0x10a>
 800b1b4:	46a8      	mov	r8, r5
 800b1b6:	e74b      	b.n	800b050 <forward_conv2d_sssa8_ch+0x44>
 800b1b8:	2300      	movs	r3, #0
 800b1ba:	685b      	ldr	r3, [r3, #4]
 800b1bc:	deff      	udf	#255	@ 0xff
 800b1be:	2500      	movs	r5, #0
 800b1c0:	e746      	b.n	800b050 <forward_conv2d_sssa8_ch+0x44>
 800b1c2:	b924      	cbnz	r4, 800b1ce <forward_conv2d_sssa8_ch+0x1c2>
 800b1c4:	69a3      	ldr	r3, [r4, #24]
 800b1c6:	deff      	udf	#255	@ 0xff
 800b1c8:	2300      	movs	r3, #0
 800b1ca:	685b      	ldr	r3, [r3, #4]
 800b1cc:	deff      	udf	#255	@ 0xff
 800b1ce:	68cb      	ldr	r3, [r1, #12]
 800b1d0:	deff      	udf	#255	@ 0xff
 800b1d2:	bf00      	nop

0800b1d4 <forward_dense_integer_SSSA>:
 800b1d4:	6982      	ldr	r2, [r0, #24]
 800b1d6:	8813      	ldrh	r3, [r2, #0]
 800b1d8:	b90b      	cbnz	r3, 800b1de <forward_dense_integer_SSSA+0xa>
 800b1da:	685b      	ldr	r3, [r3, #4]
 800b1dc:	deff      	udf	#255	@ 0xff
 800b1de:	6850      	ldr	r0, [r2, #4]
 800b1e0:	6841      	ldr	r1, [r0, #4]
 800b1e2:	b101      	cbz	r1, 800b1e6 <forward_dense_integer_SSSA+0x12>
 800b1e4:	6809      	ldr	r1, [r1, #0]
 800b1e6:	2b01      	cmp	r3, #1
 800b1e8:	f000 80e2 	beq.w	800b3b0 <forward_dense_integer_SSSA+0x1dc>
 800b1ec:	6902      	ldr	r2, [r0, #16]
 800b1ee:	b102      	cbz	r2, 800b1f2 <forward_dense_integer_SSSA+0x1e>
 800b1f0:	6812      	ldr	r2, [r2, #0]
 800b1f2:	2b02      	cmp	r3, #2
 800b1f4:	f000 80d6 	beq.w	800b3a4 <forward_dense_integer_SSSA+0x1d0>
 800b1f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b1fc:	69c5      	ldr	r5, [r0, #28]
 800b1fe:	b089      	sub	sp, #36	@ 0x24
 800b200:	2d00      	cmp	r5, #0
 800b202:	f000 80a1 	beq.w	800b348 <forward_dense_integer_SSSA+0x174>
 800b206:	8b06      	ldrh	r6, [r0, #24]
 800b208:	682c      	ldr	r4, [r5, #0]
 800b20a:	2e01      	cmp	r6, #1
 800b20c:	f240 80b8 	bls.w	800b380 <forward_dense_integer_SSSA+0x1ac>
 800b210:	686d      	ldr	r5, [r5, #4]
 800b212:	2b03      	cmp	r3, #3
 800b214:	f000 80c9 	beq.w	800b3aa <forward_dense_integer_SSSA+0x1d6>
 800b218:	69ab      	ldr	r3, [r5, #24]
 800b21a:	68d5      	ldr	r5, [r2, #12]
 800b21c:	689b      	ldr	r3, [r3, #8]
 800b21e:	6a86      	ldr	r6, [r0, #40]	@ 0x28
 800b220:	9306      	str	r3, [sp, #24]
 800b222:	68cb      	ldr	r3, [r1, #12]
 800b224:	698f      	ldr	r7, [r1, #24]
 800b226:	f8b3 b004 	ldrh.w	fp, [r3, #4]
 800b22a:	e9d5 0302 	ldrd	r0, r3, [r5, #8]
 800b22e:	fb00 fa03 	mul.w	sl, r0, r3
 800b232:	88ab      	ldrh	r3, [r5, #4]
 800b234:	6990      	ldr	r0, [r2, #24]
 800b236:	9307      	str	r3, [sp, #28]
 800b238:	b11e      	cbz	r6, 800b242 <forward_dense_integer_SSSA+0x6e>
 800b23a:	6836      	ldr	r6, [r6, #0]
 800b23c:	b10e      	cbz	r6, 800b242 <forward_dense_integer_SSSA+0x6e>
 800b23e:	69b3      	ldr	r3, [r6, #24]
 800b240:	689e      	ldr	r6, [r3, #8]
 800b242:	680b      	ldr	r3, [r1, #0]
 800b244:	69a1      	ldr	r1, [r4, #24]
 800b246:	6815      	ldr	r5, [r2, #0]
 800b248:	f8d7 c008 	ldr.w	ip, [r7, #8]
 800b24c:	6880      	ldr	r0, [r0, #8]
 800b24e:	6822      	ldr	r2, [r4, #0]
 800b250:	f8d1 e008 	ldr.w	lr, [r1, #8]
 800b254:	2b00      	cmp	r3, #0
 800b256:	d049      	beq.n	800b2ec <forward_dense_integer_SSSA+0x118>
 800b258:	f8d3 8004 	ldr.w	r8, [r3, #4]
 800b25c:	f1b8 0f00 	cmp.w	r8, #0
 800b260:	d03b      	beq.n	800b2da <forward_dense_integer_SSSA+0x106>
 800b262:	885c      	ldrh	r4, [r3, #2]
 800b264:	2c00      	cmp	r4, #0
 800b266:	d153      	bne.n	800b310 <forward_dense_integer_SSSA+0x13c>
 800b268:	2d00      	cmp	r5, #0
 800b26a:	d038      	beq.n	800b2de <forward_dense_integer_SSSA+0x10a>
 800b26c:	6869      	ldr	r1, [r5, #4]
 800b26e:	4689      	mov	r9, r1
 800b270:	2900      	cmp	r1, #0
 800b272:	f000 808c 	beq.w	800b38e <forward_dense_integer_SSSA+0x1ba>
 800b276:	886f      	ldrh	r7, [r5, #2]
 800b278:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800b27c:	2f00      	cmp	r7, #0
 800b27e:	d153      	bne.n	800b328 <forward_dense_integer_SSSA+0x154>
 800b280:	f1b8 0f00 	cmp.w	r8, #0
 800b284:	f000 808a 	beq.w	800b39c <forward_dense_integer_SSSA+0x1c8>
 800b288:	885c      	ldrh	r4, [r3, #2]
 800b28a:	2c00      	cmp	r4, #0
 800b28c:	d17a      	bne.n	800b384 <forward_dense_integer_SSSA+0x1b0>
 800b28e:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 800b292:	2400      	movs	r4, #0
 800b294:	2d00      	cmp	r5, #0
 800b296:	d07d      	beq.n	800b394 <forward_dense_integer_SSSA+0x1c0>
 800b298:	4689      	mov	r9, r1
 800b29a:	2900      	cmp	r1, #0
 800b29c:	d075      	beq.n	800b38a <forward_dense_integer_SSSA+0x1b6>
 800b29e:	886f      	ldrh	r7, [r5, #2]
 800b2a0:	b11f      	cbz	r7, 800b2aa <forward_dense_integer_SSSA+0xd6>
 800b2a2:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800b2a6:	f993 7000 	ldrsb.w	r7, [r3]
 800b2aa:	2a00      	cmp	r2, #0
 800b2ac:	f000 8083 	beq.w	800b3b6 <forward_dense_integer_SSSA+0x1e2>
 800b2b0:	6853      	ldr	r3, [r2, #4]
 800b2b2:	2b00      	cmp	r3, #0
 800b2b4:	d07f      	beq.n	800b3b6 <forward_dense_integer_SSSA+0x1e2>
 800b2b6:	681b      	ldr	r3, [r3, #0]
 800b2b8:	4672      	mov	r2, lr
 800b2ba:	ed93 1a00 	vldr	s2, [r3]
 800b2be:	9b07      	ldr	r3, [sp, #28]
 800b2c0:	4661      	mov	r1, ip
 800b2c2:	e9cd b302 	strd	fp, r3, [sp, #8]
 800b2c6:	e9cd a604 	strd	sl, r6, [sp, #16]
 800b2ca:	9b06      	ldr	r3, [sp, #24]
 800b2cc:	9701      	str	r7, [sp, #4]
 800b2ce:	9400      	str	r4, [sp, #0]
 800b2d0:	f000 fab0 	bl	800b834 <forward_lite_dense_is8os8ws8>
 800b2d4:	b009      	add	sp, #36	@ 0x24
 800b2d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b2da:	2d00      	cmp	r5, #0
 800b2dc:	d136      	bne.n	800b34c <forward_dense_integer_SSSA+0x178>
 800b2de:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800b2e2:	462c      	mov	r4, r5
 800b2e4:	eef0 0a40 	vmov.f32	s1, s0
 800b2e8:	4627      	mov	r7, r4
 800b2ea:	e7de      	b.n	800b2aa <forward_dense_integer_SSSA+0xd6>
 800b2ec:	2d00      	cmp	r5, #0
 800b2ee:	d0f6      	beq.n	800b2de <forward_dense_integer_SSSA+0x10a>
 800b2f0:	f8d5 9004 	ldr.w	r9, [r5, #4]
 800b2f4:	f1b9 0f00 	cmp.w	r9, #0
 800b2f8:	d03b      	beq.n	800b372 <forward_dense_integer_SSSA+0x19e>
 800b2fa:	886c      	ldrh	r4, [r5, #2]
 800b2fc:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800b300:	2c00      	cmp	r4, #0
 800b302:	d0ef      	beq.n	800b2e4 <forward_dense_integer_SSSA+0x110>
 800b304:	461c      	mov	r4, r3
 800b306:	f8d9 3000 	ldr.w	r3, [r9]
 800b30a:	edd3 0a00 	vldr	s1, [r3]
 800b30e:	e7c8      	b.n	800b2a2 <forward_dense_integer_SSSA+0xce>
 800b310:	f8d8 1000 	ldr.w	r1, [r8]
 800b314:	ed91 0a00 	vldr	s0, [r1]
 800b318:	b31d      	cbz	r5, 800b362 <forward_dense_integer_SSSA+0x18e>
 800b31a:	6869      	ldr	r1, [r5, #4]
 800b31c:	4689      	mov	r9, r1
 800b31e:	2900      	cmp	r1, #0
 800b320:	d0ae      	beq.n	800b280 <forward_dense_integer_SSSA+0xac>
 800b322:	886f      	ldrh	r7, [r5, #2]
 800b324:	2f00      	cmp	r7, #0
 800b326:	d0ab      	beq.n	800b280 <forward_dense_integer_SSSA+0xac>
 800b328:	680c      	ldr	r4, [r1, #0]
 800b32a:	edd4 0a00 	vldr	s1, [r4]
 800b32e:	f1b8 0f00 	cmp.w	r8, #0
 800b332:	d031      	beq.n	800b398 <forward_dense_integer_SSSA+0x1c4>
 800b334:	885c      	ldrh	r4, [r3, #2]
 800b336:	2c00      	cmp	r4, #0
 800b338:	d0ae      	beq.n	800b298 <forward_dense_integer_SSSA+0xc4>
 800b33a:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800b33e:	f993 4000 	ldrsb.w	r4, [r3]
 800b342:	2d00      	cmp	r5, #0
 800b344:	d1a8      	bne.n	800b298 <forward_dense_integer_SSSA+0xc4>
 800b346:	e025      	b.n	800b394 <forward_dense_integer_SSSA+0x1c0>
 800b348:	462c      	mov	r4, r5
 800b34a:	e762      	b.n	800b212 <forward_dense_integer_SSSA+0x3e>
 800b34c:	6869      	ldr	r1, [r5, #4]
 800b34e:	4689      	mov	r9, r1
 800b350:	2900      	cmp	r1, #0
 800b352:	d190      	bne.n	800b276 <forward_dense_integer_SSSA+0xa2>
 800b354:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800b358:	460c      	mov	r4, r1
 800b35a:	eef0 0a40 	vmov.f32	s1, s0
 800b35e:	460f      	mov	r7, r1
 800b360:	e7a3      	b.n	800b2aa <forward_dense_integer_SSSA+0xd6>
 800b362:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800b366:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 800b36a:	462f      	mov	r7, r5
 800b36c:	f993 4000 	ldrsb.w	r4, [r3]
 800b370:	e79b      	b.n	800b2aa <forward_dense_integer_SSSA+0xd6>
 800b372:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800b376:	464c      	mov	r4, r9
 800b378:	eef0 0a40 	vmov.f32	s1, s0
 800b37c:	464f      	mov	r7, r9
 800b37e:	e794      	b.n	800b2aa <forward_dense_integer_SSSA+0xd6>
 800b380:	2500      	movs	r5, #0
 800b382:	e746      	b.n	800b212 <forward_dense_integer_SSSA+0x3e>
 800b384:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 800b388:	e7d7      	b.n	800b33a <forward_dense_integer_SSSA+0x166>
 800b38a:	460f      	mov	r7, r1
 800b38c:	e78d      	b.n	800b2aa <forward_dense_integer_SSSA+0xd6>
 800b38e:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800b392:	e77c      	b.n	800b28e <forward_dense_integer_SSSA+0xba>
 800b394:	462f      	mov	r7, r5
 800b396:	e788      	b.n	800b2aa <forward_dense_integer_SSSA+0xd6>
 800b398:	4644      	mov	r4, r8
 800b39a:	e781      	b.n	800b2a0 <forward_dense_integer_SSSA+0xcc>
 800b39c:	4644      	mov	r4, r8
 800b39e:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 800b3a2:	e77a      	b.n	800b29a <forward_dense_integer_SSSA+0xc6>
 800b3a4:	2300      	movs	r3, #0
 800b3a6:	685b      	ldr	r3, [r3, #4]
 800b3a8:	deff      	udf	#255	@ 0xff
 800b3aa:	2300      	movs	r3, #0
 800b3ac:	685b      	ldr	r3, [r3, #4]
 800b3ae:	deff      	udf	#255	@ 0xff
 800b3b0:	2300      	movs	r3, #0
 800b3b2:	685b      	ldr	r3, [r3, #4]
 800b3b4:	deff      	udf	#255	@ 0xff
 800b3b6:	2300      	movs	r3, #0
 800b3b8:	681b      	ldr	r3, [r3, #0]
 800b3ba:	deff      	udf	#255	@ 0xff

0800b3bc <forward_nl_integer>:
 800b3bc:	6982      	ldr	r2, [r0, #24]
 800b3be:	8813      	ldrh	r3, [r2, #0]
 800b3c0:	b90b      	cbnz	r3, 800b3c6 <forward_nl_integer+0xa>
 800b3c2:	685b      	ldr	r3, [r3, #4]
 800b3c4:	deff      	udf	#255	@ 0xff
 800b3c6:	b470      	push	{r4, r5, r6}
 800b3c8:	6852      	ldr	r2, [r2, #4]
 800b3ca:	6855      	ldr	r5, [r2, #4]
 800b3cc:	b105      	cbz	r5, 800b3d0 <forward_nl_integer+0x14>
 800b3ce:	682d      	ldr	r5, [r5, #0]
 800b3d0:	2b01      	cmp	r3, #1
 800b3d2:	d040      	beq.n	800b456 <forward_nl_integer+0x9a>
 800b3d4:	6916      	ldr	r6, [r2, #16]
 800b3d6:	b106      	cbz	r6, 800b3da <forward_nl_integer+0x1e>
 800b3d8:	6836      	ldr	r6, [r6, #0]
 800b3da:	68ab      	ldr	r3, [r5, #8]
 800b3dc:	0a1b      	lsrs	r3, r3, #8
 800b3de:	d02d      	beq.n	800b43c <forward_nl_integer+0x80>
 800b3e0:	2201      	movs	r2, #1
 800b3e2:	68ec      	ldr	r4, [r5, #12]
 800b3e4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b3e8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b3ec:	429c      	cmp	r4, r3
 800b3ee:	fb01 f202 	mul.w	r2, r1, r2
 800b3f2:	d1f9      	bne.n	800b3e8 <forward_nl_integer+0x2c>
 800b3f4:	69ab      	ldr	r3, [r5, #24]
 800b3f6:	69c1      	ldr	r1, [r0, #28]
 800b3f8:	6818      	ldr	r0, [r3, #0]
 800b3fa:	69b5      	ldr	r5, [r6, #24]
 800b3fc:	0200      	lsls	r0, r0, #8
 800b3fe:	688c      	ldr	r4, [r1, #8]
 800b400:	6899      	ldr	r1, [r3, #8]
 800b402:	68ab      	ldr	r3, [r5, #8]
 800b404:	d50d      	bpl.n	800b422 <forward_nl_integer+0x66>
 800b406:	b152      	cbz	r2, 800b41e <forward_nl_integer+0x62>
 800b408:	3901      	subs	r1, #1
 800b40a:	441a      	add	r2, r3
 800b40c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800b410:	f080 0080 	eor.w	r0, r0, #128	@ 0x80
 800b414:	5c20      	ldrb	r0, [r4, r0]
 800b416:	f803 0b01 	strb.w	r0, [r3], #1
 800b41a:	4293      	cmp	r3, r2
 800b41c:	d1f6      	bne.n	800b40c <forward_nl_integer+0x50>
 800b41e:	bc70      	pop	{r4, r5, r6}
 800b420:	4770      	bx	lr
 800b422:	2a00      	cmp	r2, #0
 800b424:	d0fb      	beq.n	800b41e <forward_nl_integer+0x62>
 800b426:	3901      	subs	r1, #1
 800b428:	441a      	add	r2, r3
 800b42a:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800b42e:	5c20      	ldrb	r0, [r4, r0]
 800b430:	f803 0b01 	strb.w	r0, [r3], #1
 800b434:	4293      	cmp	r3, r2
 800b436:	d1f8      	bne.n	800b42a <forward_nl_integer+0x6e>
 800b438:	bc70      	pop	{r4, r5, r6}
 800b43a:	4770      	bx	lr
 800b43c:	69ab      	ldr	r3, [r5, #24]
 800b43e:	69c1      	ldr	r1, [r0, #28]
 800b440:	681a      	ldr	r2, [r3, #0]
 800b442:	69b0      	ldr	r0, [r6, #24]
 800b444:	f412 0f00 	tst.w	r2, #8388608	@ 0x800000
 800b448:	688c      	ldr	r4, [r1, #8]
 800b44a:	f04f 0201 	mov.w	r2, #1
 800b44e:	6899      	ldr	r1, [r3, #8]
 800b450:	6883      	ldr	r3, [r0, #8]
 800b452:	d0e8      	beq.n	800b426 <forward_nl_integer+0x6a>
 800b454:	e7d8      	b.n	800b408 <forward_nl_integer+0x4c>
 800b456:	2300      	movs	r3, #0
 800b458:	685b      	ldr	r3, [r3, #4]
 800b45a:	deff      	udf	#255	@ 0xff

0800b45c <forward_mp_integer_INT8>:
 800b45c:	6983      	ldr	r3, [r0, #24]
 800b45e:	881a      	ldrh	r2, [r3, #0]
 800b460:	b90a      	cbnz	r2, 800b466 <forward_mp_integer_INT8+0xa>
 800b462:	6853      	ldr	r3, [r2, #4]
 800b464:	deff      	udf	#255	@ 0xff
 800b466:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b46a:	6859      	ldr	r1, [r3, #4]
 800b46c:	4607      	mov	r7, r0
 800b46e:	684b      	ldr	r3, [r1, #4]
 800b470:	b093      	sub	sp, #76	@ 0x4c
 800b472:	b103      	cbz	r3, 800b476 <forward_mp_integer_INT8+0x1a>
 800b474:	681b      	ldr	r3, [r3, #0]
 800b476:	2a01      	cmp	r2, #1
 800b478:	f000 80f9 	beq.w	800b66e <forward_mp_integer_INT8+0x212>
 800b47c:	690a      	ldr	r2, [r1, #16]
 800b47e:	2a00      	cmp	r2, #0
 800b480:	f000 80f8 	beq.w	800b674 <forward_mp_integer_INT8+0x218>
 800b484:	6812      	ldr	r2, [r2, #0]
 800b486:	f8d3 800c 	ldr.w	r8, [r3, #12]
 800b48a:	6999      	ldr	r1, [r3, #24]
 800b48c:	681e      	ldr	r6, [r3, #0]
 800b48e:	6993      	ldr	r3, [r2, #24]
 800b490:	6888      	ldr	r0, [r1, #8]
 800b492:	6899      	ldr	r1, [r3, #8]
 800b494:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 800b498:	f8d7 c030 	ldr.w	ip, [r7, #48]	@ 0x30
 800b49c:	930c      	str	r3, [sp, #48]	@ 0x30
 800b49e:	8bbb      	ldrh	r3, [r7, #28]
 800b4a0:	68d5      	ldr	r5, [r2, #12]
 800b4a2:	930d      	str	r3, [sp, #52]	@ 0x34
 800b4a4:	8c3b      	ldrh	r3, [r7, #32]
 800b4a6:	6814      	ldr	r4, [r2, #0]
 800b4a8:	930e      	str	r3, [sp, #56]	@ 0x38
 800b4aa:	f8bc 3004 	ldrh.w	r3, [ip, #4]
 800b4ae:	f8b8 e004 	ldrh.w	lr, [r8, #4]
 800b4b2:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b4b4:	f8bc 3000 	ldrh.w	r3, [ip]
 800b4b8:	f8b8 2008 	ldrh.w	r2, [r8, #8]
 800b4bc:	9310      	str	r3, [sp, #64]	@ 0x40
 800b4be:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b4c0:	f8b7 b028 	ldrh.w	fp, [r7, #40]	@ 0x28
 800b4c4:	f8b5 a008 	ldrh.w	sl, [r5, #8]
 800b4c8:	f8b5 800c 	ldrh.w	r8, [r5, #12]
 800b4cc:	9311      	str	r3, [sp, #68]	@ 0x44
 800b4ce:	b346      	cbz	r6, 800b522 <forward_mp_integer_INT8+0xc6>
 800b4d0:	f8d6 c004 	ldr.w	ip, [r6, #4]
 800b4d4:	f1bc 0f00 	cmp.w	ip, #0
 800b4d8:	d059      	beq.n	800b58e <forward_mp_integer_INT8+0x132>
 800b4da:	8875      	ldrh	r5, [r6, #2]
 800b4dc:	2d00      	cmp	r5, #0
 800b4de:	d17c      	bne.n	800b5da <forward_mp_integer_INT8+0x17e>
 800b4e0:	2c00      	cmp	r4, #0
 800b4e2:	d05e      	beq.n	800b5a2 <forward_mp_integer_INT8+0x146>
 800b4e4:	6867      	ldr	r7, [r4, #4]
 800b4e6:	46b9      	mov	r9, r7
 800b4e8:	2f00      	cmp	r7, #0
 800b4ea:	f000 80af 	beq.w	800b64c <forward_mp_integer_INT8+0x1f0>
 800b4ee:	8865      	ldrh	r5, [r4, #2]
 800b4f0:	2d00      	cmp	r5, #0
 800b4f2:	f040 80a1 	bne.w	800b638 <forward_mp_integer_INT8+0x1dc>
 800b4f6:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800b4fa:	f1bc 0f00 	cmp.w	ip, #0
 800b4fe:	f000 8093 	beq.w	800b628 <forward_mp_integer_INT8+0x1cc>
 800b502:	8875      	ldrh	r5, [r6, #2]
 800b504:	eeb0 0a67 	vmov.f32	s0, s15
 800b508:	2d00      	cmp	r5, #0
 800b50a:	d17d      	bne.n	800b608 <forward_mp_integer_INT8+0x1ac>
 800b50c:	2600      	movs	r6, #0
 800b50e:	2c00      	cmp	r4, #0
 800b510:	f000 80a6 	beq.w	800b660 <forward_mp_integer_INT8+0x204>
 800b514:	46b9      	mov	r9, r7
 800b516:	2f00      	cmp	r7, #0
 800b518:	f000 808c 	beq.w	800b634 <forward_mp_integer_INT8+0x1d8>
 800b51c:	8865      	ldrh	r5, [r4, #2]
 800b51e:	b9ad      	cbnz	r5, 800b54c <forward_mp_integer_INT8+0xf0>
 800b520:	e018      	b.n	800b554 <forward_mp_integer_INT8+0xf8>
 800b522:	2c00      	cmp	r4, #0
 800b524:	d03d      	beq.n	800b5a2 <forward_mp_integer_INT8+0x146>
 800b526:	f8d4 9004 	ldr.w	r9, [r4, #4]
 800b52a:	f1b9 0f00 	cmp.w	r9, #0
 800b52e:	f000 8099 	beq.w	800b664 <forward_mp_integer_INT8+0x208>
 800b532:	8864      	ldrh	r4, [r4, #2]
 800b534:	2c00      	cmp	r4, #0
 800b536:	d034      	beq.n	800b5a2 <forward_mp_integer_INT8+0x146>
 800b538:	f8d9 4000 	ldr.w	r4, [r9]
 800b53c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b540:	edd4 6a00 	vldr	s13, [r4]
 800b544:	eef0 7a47 	vmov.f32	s15, s14
 800b548:	ee87 0a26 	vdiv.f32	s0, s14, s13
 800b54c:	f8d9 4004 	ldr.w	r4, [r9, #4]
 800b550:	f994 5000 	ldrsb.w	r5, [r4]
 800b554:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800b558:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b55c:	da25      	bge.n	800b5aa <forward_mp_integer_INT8+0x14e>
 800b55e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b560:	e9cd 6509 	strd	r6, r5, [sp, #36]	@ 0x24
 800b564:	9305      	str	r3, [sp, #20]
 800b566:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b568:	e9cd a807 	strd	sl, r8, [sp, #28]
 800b56c:	9304      	str	r3, [sp, #16]
 800b56e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b570:	f8cd b018 	str.w	fp, [sp, #24]
 800b574:	9303      	str	r3, [sp, #12]
 800b576:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b578:	f8cd e000 	str.w	lr, [sp]
 800b57c:	9302      	str	r3, [sp, #8]
 800b57e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b580:	9301      	str	r3, [sp, #4]
 800b582:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b584:	f000 ffd6 	bl	800c534 <forward_lite_maxpool_is8os8_scaleneg>
 800b588:	b013      	add	sp, #76	@ 0x4c
 800b58a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b58e:	b144      	cbz	r4, 800b5a2 <forward_mp_integer_INT8+0x146>
 800b590:	6867      	ldr	r7, [r4, #4]
 800b592:	46b9      	mov	r9, r7
 800b594:	2f00      	cmp	r7, #0
 800b596:	d1aa      	bne.n	800b4ee <forward_mp_integer_INT8+0x92>
 800b598:	463e      	mov	r6, r7
 800b59a:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800b59e:	463d      	mov	r5, r7
 800b5a0:	e003      	b.n	800b5aa <forward_mp_integer_INT8+0x14e>
 800b5a2:	4626      	mov	r6, r4
 800b5a4:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800b5a8:	4625      	mov	r5, r4
 800b5aa:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b5ac:	e9cd 6509 	strd	r6, r5, [sp, #36]	@ 0x24
 800b5b0:	9305      	str	r3, [sp, #20]
 800b5b2:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b5b4:	e9cd a807 	strd	sl, r8, [sp, #28]
 800b5b8:	9304      	str	r3, [sp, #16]
 800b5ba:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b5bc:	f8cd b018 	str.w	fp, [sp, #24]
 800b5c0:	9303      	str	r3, [sp, #12]
 800b5c2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b5c4:	f8cd e000 	str.w	lr, [sp]
 800b5c8:	9302      	str	r3, [sp, #8]
 800b5ca:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b5cc:	9301      	str	r3, [sp, #4]
 800b5ce:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b5d0:	f000 f972 	bl	800b8b8 <forward_lite_maxpool_is8os8_scalepos>
 800b5d4:	b013      	add	sp, #76	@ 0x4c
 800b5d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b5da:	f8dc 5000 	ldr.w	r5, [ip]
 800b5de:	edd5 7a00 	vldr	s15, [r5]
 800b5e2:	b1cc      	cbz	r4, 800b618 <forward_mp_integer_INT8+0x1bc>
 800b5e4:	6867      	ldr	r7, [r4, #4]
 800b5e6:	46b9      	mov	r9, r7
 800b5e8:	2f00      	cmp	r7, #0
 800b5ea:	d086      	beq.n	800b4fa <forward_mp_integer_INT8+0x9e>
 800b5ec:	8865      	ldrh	r5, [r4, #2]
 800b5ee:	2d00      	cmp	r5, #0
 800b5f0:	d083      	beq.n	800b4fa <forward_mp_integer_INT8+0x9e>
 800b5f2:	683b      	ldr	r3, [r7, #0]
 800b5f4:	ed93 7a00 	vldr	s14, [r3]
 800b5f8:	ee87 0a87 	vdiv.f32	s0, s15, s14
 800b5fc:	f1bc 0f00 	cmp.w	ip, #0
 800b600:	d029      	beq.n	800b656 <forward_mp_integer_INT8+0x1fa>
 800b602:	8876      	ldrh	r6, [r6, #2]
 800b604:	2e00      	cmp	r6, #0
 800b606:	d085      	beq.n	800b514 <forward_mp_integer_INT8+0xb8>
 800b608:	f8dc 5004 	ldr.w	r5, [ip, #4]
 800b60c:	f995 6000 	ldrsb.w	r6, [r5]
 800b610:	2c00      	cmp	r4, #0
 800b612:	f47f af7f 	bne.w	800b514 <forward_mp_integer_INT8+0xb8>
 800b616:	e023      	b.n	800b660 <forward_mp_integer_INT8+0x204>
 800b618:	f8dc 6004 	ldr.w	r6, [ip, #4]
 800b61c:	eeb0 0a67 	vmov.f32	s0, s15
 800b620:	4625      	mov	r5, r4
 800b622:	f996 6000 	ldrsb.w	r6, [r6]
 800b626:	e795      	b.n	800b554 <forward_mp_integer_INT8+0xf8>
 800b628:	eeb0 0a67 	vmov.f32	s0, s15
 800b62c:	4666      	mov	r6, ip
 800b62e:	2f00      	cmp	r7, #0
 800b630:	f47f af74 	bne.w	800b51c <forward_mp_integer_INT8+0xc0>
 800b634:	463d      	mov	r5, r7
 800b636:	e78d      	b.n	800b554 <forward_mp_integer_INT8+0xf8>
 800b638:	683b      	ldr	r3, [r7, #0]
 800b63a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b63e:	edd3 6a00 	vldr	s13, [r3]
 800b642:	eef0 7a47 	vmov.f32	s15, s14
 800b646:	ee87 0a26 	vdiv.f32	s0, s14, s13
 800b64a:	e7d7      	b.n	800b5fc <forward_mp_integer_INT8+0x1a0>
 800b64c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800b650:	eef0 7a40 	vmov.f32	s15, s0
 800b654:	e75a      	b.n	800b50c <forward_mp_integer_INT8+0xb0>
 800b656:	4666      	mov	r6, ip
 800b658:	2d00      	cmp	r5, #0
 800b65a:	f47f af77 	bne.w	800b54c <forward_mp_integer_INT8+0xf0>
 800b65e:	e779      	b.n	800b554 <forward_mp_integer_INT8+0xf8>
 800b660:	4625      	mov	r5, r4
 800b662:	e777      	b.n	800b554 <forward_mp_integer_INT8+0xf8>
 800b664:	464e      	mov	r6, r9
 800b666:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800b66a:	464d      	mov	r5, r9
 800b66c:	e79d      	b.n	800b5aa <forward_mp_integer_INT8+0x14e>
 800b66e:	2300      	movs	r3, #0
 800b670:	685b      	ldr	r3, [r3, #4]
 800b672:	deff      	udf	#255	@ 0xff
 800b674:	68d3      	ldr	r3, [r2, #12]
 800b676:	deff      	udf	#255	@ 0xff

0800b678 <forward_ap_integer_INT8>:
 800b678:	6983      	ldr	r3, [r0, #24]
 800b67a:	881a      	ldrh	r2, [r3, #0]
 800b67c:	b90a      	cbnz	r2, 800b682 <forward_ap_integer_INT8+0xa>
 800b67e:	6853      	ldr	r3, [r2, #4]
 800b680:	deff      	udf	#255	@ 0xff
 800b682:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b686:	6859      	ldr	r1, [r3, #4]
 800b688:	4607      	mov	r7, r0
 800b68a:	684b      	ldr	r3, [r1, #4]
 800b68c:	b093      	sub	sp, #76	@ 0x4c
 800b68e:	b103      	cbz	r3, 800b692 <forward_ap_integer_INT8+0x1a>
 800b690:	681b      	ldr	r3, [r3, #0]
 800b692:	2a01      	cmp	r2, #1
 800b694:	f000 80c9 	beq.w	800b82a <forward_ap_integer_INT8+0x1b2>
 800b698:	690a      	ldr	r2, [r1, #16]
 800b69a:	2a00      	cmp	r2, #0
 800b69c:	f000 80c8 	beq.w	800b830 <forward_ap_integer_INT8+0x1b8>
 800b6a0:	6812      	ldr	r2, [r2, #0]
 800b6a2:	f8d3 800c 	ldr.w	r8, [r3, #12]
 800b6a6:	68d5      	ldr	r5, [r2, #12]
 800b6a8:	6991      	ldr	r1, [r2, #24]
 800b6aa:	6814      	ldr	r4, [r2, #0]
 800b6ac:	681e      	ldr	r6, [r3, #0]
 800b6ae:	699a      	ldr	r2, [r3, #24]
 800b6b0:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 800b6b4:	f8d7 c030 	ldr.w	ip, [r7, #48]	@ 0x30
 800b6b8:	930c      	str	r3, [sp, #48]	@ 0x30
 800b6ba:	8bbb      	ldrh	r3, [r7, #28]
 800b6bc:	6890      	ldr	r0, [r2, #8]
 800b6be:	930d      	str	r3, [sp, #52]	@ 0x34
 800b6c0:	8c3b      	ldrh	r3, [r7, #32]
 800b6c2:	f8b8 e004 	ldrh.w	lr, [r8, #4]
 800b6c6:	930e      	str	r3, [sp, #56]	@ 0x38
 800b6c8:	f8bc 3004 	ldrh.w	r3, [ip, #4]
 800b6cc:	f8b8 2008 	ldrh.w	r2, [r8, #8]
 800b6d0:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b6d2:	f8bc 3000 	ldrh.w	r3, [ip]
 800b6d6:	6889      	ldr	r1, [r1, #8]
 800b6d8:	9310      	str	r3, [sp, #64]	@ 0x40
 800b6da:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b6dc:	f8b7 b028 	ldrh.w	fp, [r7, #40]	@ 0x28
 800b6e0:	f8b5 a008 	ldrh.w	sl, [r5, #8]
 800b6e4:	f8b5 800c 	ldrh.w	r8, [r5, #12]
 800b6e8:	9311      	str	r3, [sp, #68]	@ 0x44
 800b6ea:	b32e      	cbz	r6, 800b738 <forward_ap_integer_INT8+0xc0>
 800b6ec:	f8d6 c004 	ldr.w	ip, [r6, #4]
 800b6f0:	f1bc 0f00 	cmp.w	ip, #0
 800b6f4:	d030      	beq.n	800b758 <forward_ap_integer_INT8+0xe0>
 800b6f6:	8875      	ldrh	r5, [r6, #2]
 800b6f8:	2d00      	cmp	r5, #0
 800b6fa:	d157      	bne.n	800b7ac <forward_ap_integer_INT8+0x134>
 800b6fc:	2c00      	cmp	r4, #0
 800b6fe:	d037      	beq.n	800b770 <forward_ap_integer_INT8+0xf8>
 800b700:	6867      	ldr	r7, [r4, #4]
 800b702:	46b9      	mov	r9, r7
 800b704:	2f00      	cmp	r7, #0
 800b706:	d07a      	beq.n	800b7fe <forward_ap_integer_INT8+0x186>
 800b708:	8865      	ldrh	r5, [r4, #2]
 800b70a:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800b70e:	2d00      	cmp	r5, #0
 800b710:	d057      	beq.n	800b7c2 <forward_ap_integer_INT8+0x14a>
 800b712:	683b      	ldr	r3, [r7, #0]
 800b714:	edd3 0a00 	vldr	s1, [r3]
 800b718:	f1bc 0f00 	cmp.w	ip, #0
 800b71c:	d07c      	beq.n	800b818 <forward_ap_integer_INT8+0x1a0>
 800b71e:	8876      	ldrh	r6, [r6, #2]
 800b720:	2e00      	cmp	r6, #0
 800b722:	d155      	bne.n	800b7d0 <forward_ap_integer_INT8+0x158>
 800b724:	46b9      	mov	r9, r7
 800b726:	2f00      	cmp	r7, #0
 800b728:	d067      	beq.n	800b7fa <forward_ap_integer_INT8+0x182>
 800b72a:	8865      	ldrh	r5, [r4, #2]
 800b72c:	b335      	cbz	r5, 800b77c <forward_ap_integer_INT8+0x104>
 800b72e:	f8d9 4004 	ldr.w	r4, [r9, #4]
 800b732:	f994 5000 	ldrsb.w	r5, [r4]
 800b736:	e021      	b.n	800b77c <forward_ap_integer_INT8+0x104>
 800b738:	b1d4      	cbz	r4, 800b770 <forward_ap_integer_INT8+0xf8>
 800b73a:	f8d4 9004 	ldr.w	r9, [r4, #4]
 800b73e:	f1b9 0f00 	cmp.w	r9, #0
 800b742:	d06b      	beq.n	800b81c <forward_ap_integer_INT8+0x1a4>
 800b744:	8864      	ldrh	r4, [r4, #2]
 800b746:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800b74a:	2c00      	cmp	r4, #0
 800b74c:	d15f      	bne.n	800b80e <forward_ap_integer_INT8+0x196>
 800b74e:	4626      	mov	r6, r4
 800b750:	eef0 0a40 	vmov.f32	s1, s0
 800b754:	4625      	mov	r5, r4
 800b756:	e011      	b.n	800b77c <forward_ap_integer_INT8+0x104>
 800b758:	b154      	cbz	r4, 800b770 <forward_ap_integer_INT8+0xf8>
 800b75a:	6867      	ldr	r7, [r4, #4]
 800b75c:	46b9      	mov	r9, r7
 800b75e:	2f00      	cmp	r7, #0
 800b760:	d1d2      	bne.n	800b708 <forward_ap_integer_INT8+0x90>
 800b762:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800b766:	463e      	mov	r6, r7
 800b768:	eef0 0a40 	vmov.f32	s1, s0
 800b76c:	463d      	mov	r5, r7
 800b76e:	e005      	b.n	800b77c <forward_ap_integer_INT8+0x104>
 800b770:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800b774:	4626      	mov	r6, r4
 800b776:	eef0 0a40 	vmov.f32	s1, s0
 800b77a:	4625      	mov	r5, r4
 800b77c:	9c11      	ldr	r4, [sp, #68]	@ 0x44
 800b77e:	e9cd 6509 	strd	r6, r5, [sp, #36]	@ 0x24
 800b782:	9405      	str	r4, [sp, #20]
 800b784:	9c10      	ldr	r4, [sp, #64]	@ 0x40
 800b786:	e9cd a807 	strd	sl, r8, [sp, #28]
 800b78a:	9404      	str	r4, [sp, #16]
 800b78c:	9c0f      	ldr	r4, [sp, #60]	@ 0x3c
 800b78e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b790:	9403      	str	r4, [sp, #12]
 800b792:	9c0e      	ldr	r4, [sp, #56]	@ 0x38
 800b794:	f8cd b018 	str.w	fp, [sp, #24]
 800b798:	9402      	str	r4, [sp, #8]
 800b79a:	9c0d      	ldr	r4, [sp, #52]	@ 0x34
 800b79c:	f8cd e000 	str.w	lr, [sp]
 800b7a0:	9401      	str	r4, [sp, #4]
 800b7a2:	f000 f965 	bl	800ba70 <forward_lite_avepool_is8os8>
 800b7a6:	b013      	add	sp, #76	@ 0x4c
 800b7a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b7ac:	f8dc 5000 	ldr.w	r5, [ip]
 800b7b0:	ed95 0a00 	vldr	s0, [r5]
 800b7b4:	b1a4      	cbz	r4, 800b7e0 <forward_ap_integer_INT8+0x168>
 800b7b6:	6867      	ldr	r7, [r4, #4]
 800b7b8:	46b9      	mov	r9, r7
 800b7ba:	b117      	cbz	r7, 800b7c2 <forward_ap_integer_INT8+0x14a>
 800b7bc:	8865      	ldrh	r5, [r4, #2]
 800b7be:	2d00      	cmp	r5, #0
 800b7c0:	d1a7      	bne.n	800b712 <forward_ap_integer_INT8+0x9a>
 800b7c2:	f1bc 0f00 	cmp.w	ip, #0
 800b7c6:	d013      	beq.n	800b7f0 <forward_ap_integer_INT8+0x178>
 800b7c8:	8875      	ldrh	r5, [r6, #2]
 800b7ca:	b1d5      	cbz	r5, 800b802 <forward_ap_integer_INT8+0x18a>
 800b7cc:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 800b7d0:	f8dc 5004 	ldr.w	r5, [ip, #4]
 800b7d4:	f995 6000 	ldrsb.w	r6, [r5]
 800b7d8:	2c00      	cmp	r4, #0
 800b7da:	d1a3      	bne.n	800b724 <forward_ap_integer_INT8+0xac>
 800b7dc:	4625      	mov	r5, r4
 800b7de:	e7cd      	b.n	800b77c <forward_ap_integer_INT8+0x104>
 800b7e0:	f8dc 6004 	ldr.w	r6, [ip, #4]
 800b7e4:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 800b7e8:	4625      	mov	r5, r4
 800b7ea:	f996 6000 	ldrsb.w	r6, [r6]
 800b7ee:	e7c5      	b.n	800b77c <forward_ap_integer_INT8+0x104>
 800b7f0:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 800b7f4:	4666      	mov	r6, ip
 800b7f6:	2f00      	cmp	r7, #0
 800b7f8:	d197      	bne.n	800b72a <forward_ap_integer_INT8+0xb2>
 800b7fa:	463d      	mov	r5, r7
 800b7fc:	e7be      	b.n	800b77c <forward_ap_integer_INT8+0x104>
 800b7fe:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800b802:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 800b806:	2600      	movs	r6, #0
 800b808:	2c00      	cmp	r4, #0
 800b80a:	d18b      	bne.n	800b724 <forward_ap_integer_INT8+0xac>
 800b80c:	e7e6      	b.n	800b7dc <forward_ap_integer_INT8+0x164>
 800b80e:	f8d9 4000 	ldr.w	r4, [r9]
 800b812:	edd4 0a00 	vldr	s1, [r4]
 800b816:	e78a      	b.n	800b72e <forward_ap_integer_INT8+0xb6>
 800b818:	4666      	mov	r6, ip
 800b81a:	e787      	b.n	800b72c <forward_ap_integer_INT8+0xb4>
 800b81c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800b820:	464e      	mov	r6, r9
 800b822:	eef0 0a40 	vmov.f32	s1, s0
 800b826:	464d      	mov	r5, r9
 800b828:	e7a8      	b.n	800b77c <forward_ap_integer_INT8+0x104>
 800b82a:	2300      	movs	r3, #0
 800b82c:	685b      	ldr	r3, [r3, #4]
 800b82e:	deff      	udf	#255	@ 0xff
 800b830:	68d3      	ldr	r3, [r2, #12]
 800b832:	deff      	udf	#255	@ 0xff

0800b834 <forward_lite_dense_is8os8ws8>:
 800b834:	ee21 0a00 	vmul.f32	s0, s2, s0
 800b838:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b83c:	2400      	movs	r4, #0
 800b83e:	b08f      	sub	sp, #60	@ 0x3c
 800b840:	4605      	mov	r5, r0
 800b842:	f99d 0060 	ldrsb.w	r0, [sp, #96]	@ 0x60
 800b846:	f99d 6064 	ldrsb.w	r6, [sp, #100]	@ 0x64
 800b84a:	f10d 0932 	add.w	r9, sp, #50	@ 0x32
 800b84e:	900a      	str	r0, [sp, #40]	@ 0x28
 800b850:	ee80 0a20 	vdiv.f32	s0, s0, s1
 800b854:	4648      	mov	r0, r9
 800b856:	960b      	str	r6, [sp, #44]	@ 0x2c
 800b858:	4693      	mov	fp, r2
 800b85a:	460e      	mov	r6, r1
 800b85c:	f8bd 7068 	ldrh.w	r7, [sp, #104]	@ 0x68
 800b860:	f8bd 806c 	ldrh.w	r8, [sp, #108]	@ 0x6c
 800b864:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800b868:	9309      	str	r3, [sp, #36]	@ 0x24
 800b86a:	f8ad 4032 	strh.w	r4, [sp, #50]	@ 0x32
 800b86e:	940d      	str	r4, [sp, #52]	@ 0x34
 800b870:	f000 ff3a 	bl	800c6e8 <align_factor>
 800b874:	900d      	str	r0, [sp, #52]	@ 0x34
 800b876:	f1ba 0f00 	cmp.w	sl, #0
 800b87a:	d019      	beq.n	800b8b0 <forward_lite_dense_is8os8ws8+0x7c>
 800b87c:	4643      	mov	r3, r8
 800b87e:	46b8      	mov	r8, r7
 800b880:	461f      	mov	r7, r3
 800b882:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800b884:	4630      	mov	r0, r6
 800b886:	9306      	str	r3, [sp, #24]
 800b888:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b88a:	9505      	str	r5, [sp, #20]
 800b88c:	9304      	str	r3, [sp, #16]
 800b88e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b890:	4642      	mov	r2, r8
 800b892:	9303      	str	r3, [sp, #12]
 800b894:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b896:	4659      	mov	r1, fp
 800b898:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800b89c:	ab0d      	add	r3, sp, #52	@ 0x34
 800b89e:	9300      	str	r3, [sp, #0]
 800b8a0:	3401      	adds	r4, #1
 800b8a2:	463b      	mov	r3, r7
 800b8a4:	f001 fc2a 	bl	800d0fc <st_sssa8_fully_connected>
 800b8a8:	45a2      	cmp	sl, r4
 800b8aa:	443d      	add	r5, r7
 800b8ac:	4446      	add	r6, r8
 800b8ae:	d1e8      	bne.n	800b882 <forward_lite_dense_is8os8ws8+0x4e>
 800b8b0:	b00f      	add	sp, #60	@ 0x3c
 800b8b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b8b6:	bf00      	nop

0800b8b8 <forward_lite_maxpool_is8os8_scalepos>:
 800b8b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b8bc:	b095      	sub	sp, #84	@ 0x54
 800b8be:	f8bd 407c 	ldrh.w	r4, [sp, #124]	@ 0x7c
 800b8c2:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800b8c6:	940b      	str	r4, [sp, #44]	@ 0x2c
 800b8c8:	f8bd 4080 	ldrh.w	r4, [sp, #128]	@ 0x80
 800b8cc:	f99d 10a0 	ldrsb.w	r1, [sp, #160]	@ 0xa0
 800b8d0:	940c      	str	r4, [sp, #48]	@ 0x30
 800b8d2:	f8bd 4084 	ldrh.w	r4, [sp, #132]	@ 0x84
 800b8d6:	930a      	str	r3, [sp, #40]	@ 0x28
 800b8d8:	940d      	str	r4, [sp, #52]	@ 0x34
 800b8da:	f8bd 3094 	ldrh.w	r3, [sp, #148]	@ 0x94
 800b8de:	f8bd 408c 	ldrh.w	r4, [sp, #140]	@ 0x8c
 800b8e2:	f8bd 5098 	ldrh.w	r5, [sp, #152]	@ 0x98
 800b8e6:	f8bd 9078 	ldrh.w	r9, [sp, #120]	@ 0x78
 800b8ea:	f8bd c088 	ldrh.w	ip, [sp, #136]	@ 0x88
 800b8ee:	f8bd 8090 	ldrh.w	r8, [sp, #144]	@ 0x90
 800b8f2:	f99d b09c 	ldrsb.w	fp, [sp, #156]	@ 0x9c
 800b8f6:	940e      	str	r4, [sp, #56]	@ 0x38
 800b8f8:	9204      	str	r2, [sp, #16]
 800b8fa:	9305      	str	r3, [sp, #20]
 800b8fc:	9103      	str	r1, [sp, #12]
 800b8fe:	2d00      	cmp	r5, #0
 800b900:	f000 80ae 	beq.w	800ba60 <forward_lite_maxpool_is8os8_scalepos+0x1a8>
 800b904:	2b00      	cmp	r3, #0
 800b906:	f000 80ab 	beq.w	800ba60 <forward_lite_maxpool_is8os8_scalepos+0x1a8>
 800b90a:	f1b9 0f00 	cmp.w	r9, #0
 800b90e:	f000 80a7 	beq.w	800ba60 <forward_lite_maxpool_is8os8_scalepos+0x1a8>
 800b912:	4610      	mov	r0, r2
 800b914:	462e      	mov	r6, r5
 800b916:	fb00 fa09 	mul.w	sl, r0, r9
 800b91a:	eef0 6a40 	vmov.f32	s13, s0
 800b91e:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 800b922:	eddf 5a52 	vldr	s11, [pc, #328]	@ 800ba6c <forward_lite_maxpool_is8os8_scalepos+0x1b4>
 800b926:	2200      	movs	r2, #0
 800b928:	4640      	mov	r0, r8
 800b92a:	4665      	mov	r5, ip
 800b92c:	2300      	movs	r3, #0
 800b92e:	9905      	ldr	r1, [sp, #20]
 800b930:	fb02 f400 	mul.w	r4, r2, r0
 800b934:	fb02 f101 	mul.w	r1, r2, r1
 800b938:	9f0a      	ldr	r7, [sp, #40]	@ 0x28
 800b93a:	9106      	str	r1, [sp, #24]
 800b93c:	1b61      	subs	r1, r4, r5
 800b93e:	4299      	cmp	r1, r3
 800b940:	eba5 0404 	sub.w	r4, r5, r4
 800b944:	bfd8      	it	le
 800b946:	46a0      	movle	r8, r4
 800b948:	443c      	add	r4, r7
 800b94a:	9f0c      	ldr	r7, [sp, #48]	@ 0x30
 800b94c:	bfc8      	it	gt
 800b94e:	4698      	movgt	r8, r3
 800b950:	42a7      	cmp	r7, r4
 800b952:	bfa8      	it	ge
 800b954:	4627      	movge	r7, r4
 800b956:	eddd 7a03 	vldr	s15, [sp, #12]
 800b95a:	46bc      	mov	ip, r7
 800b95c:	eeb8 5ae7 	vcvt.f32.s32	s10, s15
 800b960:	9c04      	ldr	r4, [sp, #16]
 800b962:	4441      	add	r1, r8
 800b964:	fb04 f101 	mul.w	r1, r4, r1
 800b968:	e9cd 250f 	strd	r2, r5, [sp, #60]	@ 0x3c
 800b96c:	9107      	str	r1, [sp, #28]
 800b96e:	9011      	str	r0, [sp, #68]	@ 0x44
 800b970:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b972:	9c0d      	ldr	r4, [sp, #52]	@ 0x34
 800b974:	fb02 f103 	mul.w	r1, r2, r3
 800b978:	9a06      	ldr	r2, [sp, #24]
 800b97a:	9d08      	ldr	r5, [sp, #32]
 800b97c:	1898      	adds	r0, r3, r2
 800b97e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b980:	eef6 4a00 	vmov.f32	s9, #96	@ 0x3f000000  0.5
 800b984:	fb09 2000 	mla	r0, r9, r0, r2
 800b988:	1b0a      	subs	r2, r1, r4
 800b98a:	2a00      	cmp	r2, #0
 800b98c:	eba4 0101 	sub.w	r1, r4, r1
 800b990:	bfd4      	ite	le
 800b992:	460f      	movle	r7, r1
 800b994:	2700      	movgt	r7, #0
 800b996:	9c04      	ldr	r4, [sp, #16]
 800b998:	9907      	ldr	r1, [sp, #28]
 800b99a:	3801      	subs	r0, #1
 800b99c:	1851      	adds	r1, r2, r1
 800b99e:	1aa2      	subs	r2, r4, r2
 800b9a0:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800b9a2:	4439      	add	r1, r7
 800b9a4:	4294      	cmp	r4, r2
 800b9a6:	fb09 5e01 	mla	lr, r9, r1, r5
 800b9aa:	bfa8      	it	ge
 800b9ac:	4614      	movge	r4, r2
 800b9ae:	4659      	mov	r1, fp
 800b9b0:	2200      	movs	r2, #0
 800b9b2:	9312      	str	r3, [sp, #72]	@ 0x48
 800b9b4:	f8cd e008 	str.w	lr, [sp, #8]
 800b9b8:	9613      	str	r6, [sp, #76]	@ 0x4c
 800b9ba:	45e0      	cmp	r8, ip
 800b9bc:	da53      	bge.n	800ba66 <forward_lite_maxpool_is8os8_scalepos+0x1ae>
 800b9be:	46c6      	mov	lr, r8
 800b9c0:	f06f 057f 	mvn.w	r5, #127	@ 0x7f
 800b9c4:	9b02      	ldr	r3, [sp, #8]
 800b9c6:	f8cd 8004 	str.w	r8, [sp, #4]
 800b9ca:	eb03 0b02 	add.w	fp, r3, r2
 800b9ce:	42a7      	cmp	r7, r4
 800b9d0:	da0a      	bge.n	800b9e8 <forward_lite_maxpool_is8os8_scalepos+0x130>
 800b9d2:	465e      	mov	r6, fp
 800b9d4:	463b      	mov	r3, r7
 800b9d6:	f996 8000 	ldrsb.w	r8, [r6]
 800b9da:	3301      	adds	r3, #1
 800b9dc:	4545      	cmp	r5, r8
 800b9de:	bfb8      	it	lt
 800b9e0:	4645      	movlt	r5, r8
 800b9e2:	429c      	cmp	r4, r3
 800b9e4:	444e      	add	r6, r9
 800b9e6:	d1f6      	bne.n	800b9d6 <forward_lite_maxpool_is8os8_scalepos+0x11e>
 800b9e8:	f10e 0e01 	add.w	lr, lr, #1
 800b9ec:	45f4      	cmp	ip, lr
 800b9ee:	44d3      	add	fp, sl
 800b9f0:	d1ed      	bne.n	800b9ce <forward_lite_maxpool_is8os8_scalepos+0x116>
 800b9f2:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800b9f6:	eef4 6a46 	vcmp.f32	s13, s12
 800b9fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b9fe:	d102      	bne.n	800ba06 <forward_lite_maxpool_is8os8_scalepos+0x14e>
 800ba00:	9b03      	ldr	r3, [sp, #12]
 800ba02:	4299      	cmp	r1, r3
 800ba04:	d017      	beq.n	800ba36 <forward_lite_maxpool_is8os8_scalepos+0x17e>
 800ba06:	1a6d      	subs	r5, r5, r1
 800ba08:	ee07 5a90 	vmov	s15, r5
 800ba0c:	eeb0 7a45 	vmov.f32	s14, s10
 800ba10:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ba14:	eea7 7aa6 	vfma.f32	s14, s15, s13
 800ba18:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 800ba1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ba20:	fe64 7aa5 	vselge.f32	s15, s9, s11
 800ba24:	ee77 7a87 	vadd.f32	s15, s15, s14
 800ba28:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800ba2c:	ee17 5a90 	vmov	r5, s15
 800ba30:	f305 0507 	ssat	r5, #8, r5
 800ba34:	b26d      	sxtb	r5, r5
 800ba36:	3201      	adds	r2, #1
 800ba38:	4591      	cmp	r9, r2
 800ba3a:	f800 5f01 	strb.w	r5, [r0, #1]!
 800ba3e:	d1bc      	bne.n	800b9ba <forward_lite_maxpool_is8os8_scalepos+0x102>
 800ba40:	e9dd 3612 	ldrd	r3, r6, [sp, #72]	@ 0x48
 800ba44:	9a05      	ldr	r2, [sp, #20]
 800ba46:	3301      	adds	r3, #1
 800ba48:	b29b      	uxth	r3, r3
 800ba4a:	429a      	cmp	r2, r3
 800ba4c:	468b      	mov	fp, r1
 800ba4e:	d88f      	bhi.n	800b970 <forward_lite_maxpool_is8os8_scalepos+0xb8>
 800ba50:	e9dd 250f 	ldrd	r2, r5, [sp, #60]	@ 0x3c
 800ba54:	1c53      	adds	r3, r2, #1
 800ba56:	b29a      	uxth	r2, r3
 800ba58:	4296      	cmp	r6, r2
 800ba5a:	9811      	ldr	r0, [sp, #68]	@ 0x44
 800ba5c:	f63f af66 	bhi.w	800b92c <forward_lite_maxpool_is8os8_scalepos+0x74>
 800ba60:	b015      	add	sp, #84	@ 0x54
 800ba62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba66:	f06f 057f 	mvn.w	r5, #127	@ 0x7f
 800ba6a:	e7c4      	b.n	800b9f6 <forward_lite_maxpool_is8os8_scalepos+0x13e>
 800ba6c:	befffffc 	.word	0xbefffffc

0800ba70 <forward_lite_avepool_is8os8>:
 800ba70:	b410      	push	{r4}
 800ba72:	f8bd 4004 	ldrh.w	r4, [sp, #4]
 800ba76:	9401      	str	r4, [sp, #4]
 800ba78:	f8bd 4008 	ldrh.w	r4, [sp, #8]
 800ba7c:	9402      	str	r4, [sp, #8]
 800ba7e:	f8bd 400c 	ldrh.w	r4, [sp, #12]
 800ba82:	9403      	str	r4, [sp, #12]
 800ba84:	f8bd 4010 	ldrh.w	r4, [sp, #16]
 800ba88:	9404      	str	r4, [sp, #16]
 800ba8a:	f8bd 4014 	ldrh.w	r4, [sp, #20]
 800ba8e:	9405      	str	r4, [sp, #20]
 800ba90:	f8bd 4018 	ldrh.w	r4, [sp, #24]
 800ba94:	9406      	str	r4, [sp, #24]
 800ba96:	f8bd 401c 	ldrh.w	r4, [sp, #28]
 800ba9a:	9407      	str	r4, [sp, #28]
 800ba9c:	f8bd 4020 	ldrh.w	r4, [sp, #32]
 800baa0:	9408      	str	r4, [sp, #32]
 800baa2:	f8bd 4024 	ldrh.w	r4, [sp, #36]	@ 0x24
 800baa6:	9409      	str	r4, [sp, #36]	@ 0x24
 800baa8:	f99d 4028 	ldrsb.w	r4, [sp, #40]	@ 0x28
 800baac:	940a      	str	r4, [sp, #40]	@ 0x28
 800baae:	f99d 402c 	ldrsb.w	r4, [sp, #44]	@ 0x2c
 800bab2:	940b      	str	r4, [sp, #44]	@ 0x2c
 800bab4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bab8:	f001 b95c 	b.w	800cd74 <st_int8_avepool>

0800babc <forward_lite_conv2d_sssa8_ch>:
 800babc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bac0:	4681      	mov	r9, r0
 800bac2:	b0e7      	sub	sp, #412	@ 0x19c
 800bac4:	f8bd 01c8 	ldrh.w	r0, [sp, #456]	@ 0x1c8
 800bac8:	f8bd 51fc 	ldrh.w	r5, [sp, #508]	@ 0x1fc
 800bacc:	902d      	str	r0, [sp, #180]	@ 0xb4
 800bace:	f8bd 01cc 	ldrh.w	r0, [sp, #460]	@ 0x1cc
 800bad2:	f8bd 41f8 	ldrh.w	r4, [sp, #504]	@ 0x1f8
 800bad6:	902f      	str	r0, [sp, #188]	@ 0xbc
 800bad8:	f8bd 01d0 	ldrh.w	r0, [sp, #464]	@ 0x1d0
 800badc:	940d      	str	r4, [sp, #52]	@ 0x34
 800bade:	9011      	str	r0, [sp, #68]	@ 0x44
 800bae0:	f8bd 01d4 	ldrh.w	r0, [sp, #468]	@ 0x1d4
 800bae4:	fb04 f405 	mul.w	r4, r4, r5
 800bae8:	9031      	str	r0, [sp, #196]	@ 0xc4
 800baea:	f8bd 01d8 	ldrh.w	r0, [sp, #472]	@ 0x1d8
 800baee:	f8bd 61c4 	ldrh.w	r6, [sp, #452]	@ 0x1c4
 800baf2:	902e      	str	r0, [sp, #184]	@ 0xb8
 800baf4:	f8bd 01dc 	ldrh.w	r0, [sp, #476]	@ 0x1dc
 800baf8:	469a      	mov	sl, r3
 800bafa:	9b7d      	ldr	r3, [sp, #500]	@ 0x1f4
 800bafc:	9036      	str	r0, [sp, #216]	@ 0xd8
 800bafe:	f99d 01e8 	ldrsb.w	r0, [sp, #488]	@ 0x1e8
 800bb02:	fb06 3304 	mla	r3, r6, r4, r3
 800bb06:	900a      	str	r0, [sp, #40]	@ 0x28
 800bb08:	f89d 01f0 	ldrb.w	r0, [sp, #496]	@ 0x1f0
 800bb0c:	4599      	cmp	r9, r3
 800bb0e:	9026      	str	r0, [sp, #152]	@ 0x98
 800bb10:	f8bd 0200 	ldrh.w	r0, [sp, #512]	@ 0x200
 800bb14:	9530      	str	r5, [sp, #192]	@ 0xc0
 800bb16:	f99d 81e4 	ldrsb.w	r8, [sp, #484]	@ 0x1e4
 800bb1a:	9d81      	ldr	r5, [sp, #516]	@ 0x204
 800bb1c:	9621      	str	r6, [sp, #132]	@ 0x84
 800bb1e:	9423      	str	r4, [sp, #140]	@ 0x8c
 800bb20:	9119      	str	r1, [sp, #100]	@ 0x64
 800bb22:	920e      	str	r2, [sp, #56]	@ 0x38
 800bb24:	900b      	str	r0, [sp, #44]	@ 0x2c
 800bb26:	f080 82b9 	bcs.w	800c09c <forward_lite_conv2d_sssa8_ch+0x5e0>
 800bb2a:	4613      	mov	r3, r2
 800bb2c:	fb01 f303 	mul.w	r3, r1, r3
 800bb30:	fb0a 9303 	mla	r3, sl, r3, r9
 800bb34:	9a7d      	ldr	r2, [sp, #500]	@ 0x1f4
 800bb36:	4631      	mov	r1, r6
 800bb38:	429a      	cmp	r2, r3
 800bb3a:	bf2c      	ite	cs
 800bb3c:	2400      	movcs	r4, #0
 800bb3e:	2401      	movcc	r4, #1
 800bb40:	9a82      	ldr	r2, [sp, #520]	@ 0x208
 800bb42:	eba5 0341 	sub.w	r3, r5, r1, lsl #1
 800bb46:	18d6      	adds	r6, r2, r3
 800bb48:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 800bb4a:	987b      	ldr	r0, [sp, #492]	@ 0x1ec
 800bb4c:	3b02      	subs	r3, #2
 800bb4e:	2b01      	cmp	r3, #1
 800bb50:	4633      	mov	r3, r6
 800bb52:	bf98      	it	ls
 800bb54:	2400      	movls	r4, #0
 800bb56:	ea4f 0b41 	mov.w	fp, r1, lsl #1
 800bb5a:	f000 fe1b 	bl	800c794 <align_factor_ch>
 800bb5e:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 800bb60:	07db      	lsls	r3, r3, #31
 800bb62:	d506      	bpl.n	800bb72 <forward_lite_conv2d_sssa8_ch+0xb6>
 800bb64:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bb66:	9a30      	ldr	r2, [sp, #192]	@ 0xc0
 800bb68:	3302      	adds	r3, #2
 800bb6a:	3202      	adds	r2, #2
 800bb6c:	fb02 f303 	mul.w	r3, r2, r3
 800bb70:	9323      	str	r3, [sp, #140]	@ 0x8c
 800bb72:	9b78      	ldr	r3, [sp, #480]	@ 0x1e0
 800bb74:	9f21      	ldr	r7, [sp, #132]	@ 0x84
 800bb76:	9301      	str	r3, [sp, #4]
 800bb78:	9b82      	ldr	r3, [sp, #520]	@ 0x208
 800bb7a:	9970      	ldr	r1, [sp, #448]	@ 0x1c0
 800bb7c:	e9cd 8302 	strd	r8, r3, [sp, #8]
 800bb80:	9b2f      	ldr	r3, [sp, #188]	@ 0xbc
 800bb82:	463a      	mov	r2, r7
 800bb84:	9300      	str	r3, [sp, #0]
 800bb86:	4650      	mov	r0, sl
 800bb88:	9b2d      	ldr	r3, [sp, #180]	@ 0xb4
 800bb8a:	f001 fa15 	bl	800cfb8 <st_sssa8_ch_convolve_rank1upd>
 800bb8e:	992d      	ldr	r1, [sp, #180]	@ 0xb4
 800bb90:	9b2f      	ldr	r3, [sp, #188]	@ 0xbc
 800bb92:	fb11 f303 	smulbb	r3, r1, r3
 800bb96:	fb13 f30a 	smulbb	r3, r3, sl
 800bb9a:	9982      	ldr	r1, [sp, #520]	@ 0x208
 800bb9c:	b29b      	uxth	r3, r3
 800bb9e:	9320      	str	r3, [sp, #128]	@ 0x80
 800bba0:	eb0b 0307 	add.w	r3, fp, r7
 800bba4:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 800bba8:	ebc7 7347 	rsb	r3, r7, r7, lsl #29
 800bbac:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
 800bbb0:	9328      	str	r3, [sp, #160]	@ 0xa0
 800bbb2:	eb03 0387 	add.w	r3, r3, r7, lsl #2
 800bbb6:	911c      	str	r1, [sp, #112]	@ 0x70
 800bbb8:	9329      	str	r3, [sp, #164]	@ 0xa4
 800bbba:	b1cf      	cbz	r7, 800bbf0 <forward_lite_conv2d_sssa8_ch+0x134>
 800bbbc:	4632      	mov	r2, r6
 800bbbe:	f04f 0c01 	mov.w	ip, #1
 800bbc2:	9f0a      	ldr	r7, [sp, #40]	@ 0x28
 800bbc4:	1f18      	subs	r0, r3, #4
 800bbc6:	eb06 0e0b 	add.w	lr, r6, fp
 800bbca:	f932 3b02 	ldrsh.w	r3, [r2], #2
 800bbce:	1e59      	subs	r1, r3, #1
 800bbd0:	b289      	uxth	r1, r1
 800bbd2:	fa0c f603 	lsl.w	r6, ip, r3
 800bbd6:	2914      	cmp	r1, #20
 800bbd8:	fa07 f303 	lsl.w	r3, r7, r3
 800bbdc:	eb03 0356 	add.w	r3, r3, r6, lsr #1
 800bbe0:	f200 8241 	bhi.w	800c066 <forward_lite_conv2d_sssa8_ch+0x5aa>
 800bbe4:	4572      	cmp	r2, lr
 800bbe6:	f840 3f04 	str.w	r3, [r0, #4]!
 800bbea:	d1ee      	bne.n	800bbca <forward_lite_conv2d_sssa8_ch+0x10e>
 800bbec:	9b82      	ldr	r3, [sp, #520]	@ 0x208
 800bbee:	195e      	adds	r6, r3, r5
 800bbf0:	eba6 030b 	sub.w	r3, r6, fp
 800bbf4:	9327      	str	r3, [sp, #156]	@ 0x9c
 800bbf6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800bbf8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800bbfa:	9348      	str	r3, [sp, #288]	@ 0x120
 800bbfc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bbfe:	925e      	str	r2, [sp, #376]	@ 0x178
 800bc00:	9a31      	ldr	r2, [sp, #196]	@ 0xc4
 800bc02:	9e2d      	ldr	r6, [sp, #180]	@ 0xb4
 800bc04:	9f2f      	ldr	r7, [sp, #188]	@ 0xbc
 800bc06:	9347      	str	r3, [sp, #284]	@ 0x11c
 800bc08:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bc0a:	925f      	str	r2, [sp, #380]	@ 0x17c
 800bc0c:	9a2e      	ldr	r2, [sp, #184]	@ 0xb8
 800bc0e:	fb07 f506 	mul.w	r5, r7, r6
 800bc12:	934c      	str	r3, [sp, #304]	@ 0x130
 800bc14:	9b30      	ldr	r3, [sp, #192]	@ 0xc0
 800bc16:	9260      	str	r2, [sp, #384]	@ 0x180
 800bc18:	9a36      	ldr	r2, [sp, #216]	@ 0xd8
 800bc1a:	934b      	str	r3, [sp, #300]	@ 0x12c
 800bc1c:	ab4e      	add	r3, sp, #312	@ 0x138
 800bc1e:	9261      	str	r2, [sp, #388]	@ 0x184
 800bc20:	9300      	str	r3, [sp, #0]
 800bc22:	aa46      	add	r2, sp, #280	@ 0x118
 800bc24:	ab4a      	add	r3, sp, #296	@ 0x128
 800bc26:	a95c      	add	r1, sp, #368	@ 0x170
 800bc28:	a852      	add	r0, sp, #328	@ 0x148
 800bc2a:	9650      	str	r6, [sp, #320]	@ 0x140
 800bc2c:	974f      	str	r7, [sp, #316]	@ 0x13c
 800bc2e:	f001 f82f 	bl	800cc90 <ai_padding_opt_init>
 800bc32:	fb0a f206 	mul.w	r2, sl, r6
 800bc36:	fb0a f305 	mul.w	r3, sl, r5
 800bc3a:	9921      	ldr	r1, [sp, #132]	@ 0x84
 800bc3c:	9216      	str	r2, [sp, #88]	@ 0x58
 800bc3e:	fb01 f603 	mul.w	r6, r1, r3
 800bc42:	fb02 f307 	mul.w	r3, r2, r7
 800bc46:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800bc48:	f5b6 6f20 	cmp.w	r6, #2560	@ 0xa00
 800bc4c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800bc50:	9322      	str	r3, [sp, #136]	@ 0x88
 800bc52:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 800bc54:	bfa8      	it	ge
 800bc56:	f44f 6620 	movge.w	r6, #2560	@ 0xa00
 800bc5a:	f003 0202 	and.w	r2, r3, #2
 800bc5e:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800bc62:	9325      	str	r3, [sp, #148]	@ 0x94
 800bc64:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bc66:	9238      	str	r2, [sp, #224]	@ 0xe0
 800bc68:	2b01      	cmp	r3, #1
 800bc6a:	f000 844d 	beq.w	800c508 <forward_lite_conv2d_sssa8_ch+0xa4c>
 800bc6e:	2300      	movs	r3, #0
 800bc70:	460a      	mov	r2, r1
 800bc72:	933c      	str	r3, [sp, #240]	@ 0xf0
 800bc74:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800bc76:	fbb6 f3f3 	udiv	r3, r6, r3
 800bc7a:	b29b      	uxth	r3, r3
 800bc7c:	4293      	cmp	r3, r2
 800bc7e:	4619      	mov	r1, r3
 800bc80:	bf28      	it	cs
 800bc82:	4611      	movcs	r1, r2
 800bc84:	fbb2 f3f1 	udiv	r3, r2, r1
 800bc88:	fb01 2213 	mls	r2, r1, r3, r2
 800bc8c:	b292      	uxth	r2, r2
 800bc8e:	9124      	str	r1, [sp, #144]	@ 0x90
 800bc90:	fa1f fc83 	uxth.w	ip, r3
 800bc94:	2a00      	cmp	r2, #0
 800bc96:	f000 8204 	beq.w	800c0a2 <forward_lite_conv2d_sssa8_ch+0x5e6>
 800bc9a:	2c01      	cmp	r4, #1
 800bc9c:	f000 8208 	beq.w	800c0b0 <forward_lite_conv2d_sssa8_ch+0x5f4>
 800bca0:	fb0a f305 	mul.w	r3, sl, r5
 800bca4:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800bca6:	4665      	mov	r5, ip
 800bca8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800bcac:	9317      	str	r3, [sp, #92]	@ 0x5c
 800bcae:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800bcb0:	46d3      	mov	fp, sl
 800bcb2:	9337      	str	r3, [sp, #220]	@ 0xdc
 800bcb4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800bcb6:	9a36      	ldr	r2, [sp, #216]	@ 0xd8
 800bcb8:	fb03 f70a 	mul.w	r7, r3, sl
 800bcbc:	463e      	mov	r6, r7
 800bcbe:	fb02 f203 	mul.w	r2, r2, r3
 800bcc2:	992e      	ldr	r1, [sp, #184]	@ 0xb8
 800bcc4:	4252      	negs	r2, r2
 800bcc6:	1a52      	subs	r2, r2, r1
 800bcc8:	fb0a 9902 	mla	r9, sl, r2, r9
 800bccc:	9a31      	ldr	r2, [sp, #196]	@ 0xc4
 800bcce:	f8cd 90e4 	str.w	r9, [sp, #228]	@ 0xe4
 800bcd2:	fb02 f20a 	mul.w	r2, r2, sl
 800bcd6:	fb03 f202 	mul.w	r2, r3, r2
 800bcda:	f00a 0303 	and.w	r3, sl, #3
 800bcde:	9234      	str	r2, [sp, #208]	@ 0xd0
 800bce0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800bce2:	9313      	str	r3, [sp, #76]	@ 0x4c
 800bce4:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800bce6:	fb02 f20a 	mul.w	r2, r2, sl
 800bcea:	005b      	lsls	r3, r3, #1
 800bcec:	931a      	str	r3, [sp, #104]	@ 0x68
 800bcee:	ea4f 034a 	mov.w	r3, sl, lsl #1
 800bcf2:	9332      	str	r3, [sp, #200]	@ 0xc8
 800bcf4:	424b      	negs	r3, r1
 800bcf6:	9218      	str	r2, [sp, #96]	@ 0x60
 800bcf8:	9335      	str	r3, [sp, #212]	@ 0xd4
 800bcfa:	f8cd 80cc 	str.w	r8, [sp, #204]	@ 0xcc
 800bcfe:	9b3c      	ldr	r3, [sp, #240]	@ 0xf0
 800bd00:	b94b      	cbnz	r3, 800bd16 <forward_lite_conv2d_sssa8_ch+0x25a>
 800bd02:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800bd04:	2b00      	cmp	r3, #0
 800bd06:	f040 81c2 	bne.w	800c08e <forward_lite_conv2d_sssa8_ch+0x5d2>
 800bd0a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800bd0c:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800bd0e:	9922      	ldr	r1, [sp, #136]	@ 0x88
 800bd10:	9870      	ldr	r0, [sp, #448]	@ 0x1c0
 800bd12:	f000 ff01 	bl	800cb18 <st_int8_to16_dual_interleaved>
 800bd16:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 800bd18:	2b03      	cmp	r3, #3
 800bd1a:	f000 81ac 	beq.w	800c076 <forward_lite_conv2d_sssa8_ch+0x5ba>
 800bd1e:	9b7d      	ldr	r3, [sp, #500]	@ 0x1f4
 800bd20:	931d      	str	r3, [sp, #116]	@ 0x74
 800bd22:	9b30      	ldr	r3, [sp, #192]	@ 0xc0
 800bd24:	2b00      	cmp	r3, #0
 800bd26:	f000 80b7 	beq.w	800be98 <forward_lite_conv2d_sssa8_ch+0x3dc>
 800bd2a:	2100      	movs	r1, #0
 800bd2c:	9c39      	ldr	r4, [sp, #228]	@ 0xe4
 800bd2e:	9b36      	ldr	r3, [sp, #216]	@ 0xd8
 800bd30:	46a1      	mov	r9, r4
 800bd32:	460c      	mov	r4, r1
 800bd34:	982f      	ldr	r0, [sp, #188]	@ 0xbc
 800bd36:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800bd38:	eba0 0803 	sub.w	r8, r0, r3
 800bd3c:	425b      	negs	r3, r3
 800bd3e:	9312      	str	r3, [sp, #72]	@ 0x48
 800bd40:	953a      	str	r5, [sp, #232]	@ 0xe8
 800bd42:	a852      	add	r0, sp, #328	@ 0x148
 800bd44:	920a      	str	r2, [sp, #40]	@ 0x28
 800bd46:	f000 fffb 	bl	800cd40 <ai_padding_opt_phase1>
 800bd4a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bd4c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800bd4e:	2b00      	cmp	r3, #0
 800bd50:	d07d      	beq.n	800be4e <forward_lite_conv2d_sssa8_ch+0x392>
 800bd52:	9b35      	ldr	r3, [sp, #212]	@ 0xd4
 800bd54:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800bd56:	e9cd 390a 	strd	r3, r9, [sp, #40]	@ 0x28
 800bd5a:	2300      	movs	r3, #0
 800bd5c:	981a      	ldr	r0, [sp, #104]	@ 0x68
 800bd5e:	930c      	str	r3, [sp, #48]	@ 0x30
 800bd60:	eba8 0301 	sub.w	r3, r8, r1
 800bd64:	fb00 f303 	mul.w	r3, r0, r3
 800bd68:	931b      	str	r3, [sp, #108]	@ 0x6c
 800bd6a:	e9dd 302d 	ldrd	r3, r0, [sp, #180]	@ 0xb4
 800bd6e:	1a1d      	subs	r5, r3, r0
 800bd70:	9b2f      	ldr	r3, [sp, #188]	@ 0xbc
 800bd72:	f8cd 90b0 	str.w	r9, [sp, #176]	@ 0xb0
 800bd76:	440b      	add	r3, r1
 800bd78:	e9cd 342a 	strd	r3, r4, [sp, #168]	@ 0xa8
 800bd7c:	9b52      	ldr	r3, [sp, #328]	@ 0x148
 800bd7e:	2b00      	cmp	r3, #0
 800bd80:	f000 80d0 	beq.w	800bf24 <forward_lite_conv2d_sssa8_ch+0x468>
 800bd84:	3b01      	subs	r3, #1
 800bd86:	9352      	str	r3, [sp, #328]	@ 0x148
 800bd88:	f04f 0301 	mov.w	r3, #1
 800bd8c:	f8ad 316e 	strh.w	r3, [sp, #366]	@ 0x16e
 800bd90:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800bd92:	992a      	ldr	r1, [sp, #168]	@ 0xa8
 800bd94:	428b      	cmp	r3, r1
 800bd96:	da45      	bge.n	800be24 <forward_lite_conv2d_sssa8_ch+0x368>
 800bd98:	e9dd 100a 	ldrd	r1, r0, [sp, #40]	@ 0x28
 800bd9c:	9c32      	ldr	r4, [sp, #200]	@ 0xc8
 800bd9e:	e9cd 680f 	strd	r6, r8, [sp, #60]	@ 0x3c
 800bda2:	46a2      	mov	sl, r4
 800bda4:	4698      	mov	r8, r3
 800bda6:	4613      	mov	r3, r2
 800bda8:	1a69      	subs	r1, r5, r1
 800bdaa:	fb04 f101 	mul.w	r1, r4, r1
 800bdae:	9f33      	ldr	r7, [sp, #204]	@ 0xcc
 800bdb0:	9114      	str	r1, [sp, #80]	@ 0x50
 800bdb2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800bdb4:	42ac      	cmp	r4, r5
 800bdb6:	da2b      	bge.n	800be10 <forward_lite_conv2d_sssa8_ch+0x354>
 800bdb8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bdba:	4542      	cmp	r2, r8
 800bdbc:	f240 80a1 	bls.w	800bf02 <forward_lite_conv2d_sssa8_ch+0x446>
 800bdc0:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800bdc2:	2a00      	cmp	r2, #0
 800bdc4:	f000 811b 	beq.w	800bffe <forward_lite_conv2d_sssa8_ch+0x542>
 800bdc8:	f8cd 8054 	str.w	r8, [sp, #84]	@ 0x54
 800bdcc:	4681      	mov	r9, r0
 800bdce:	4698      	mov	r8, r3
 800bdd0:	e9cd 301e 	strd	r3, r0, [sp, #120]	@ 0x78
 800bdd4:	9e19      	ldr	r6, [sp, #100]	@ 0x64
 800bdd6:	e009      	b.n	800bdec <forward_lite_conv2d_sssa8_ch+0x330>
 800bdd8:	4641      	mov	r1, r8
 800bdda:	4648      	mov	r0, r9
 800bddc:	465a      	mov	r2, fp
 800bdde:	3401      	adds	r4, #1
 800bde0:	f000 fd08 	bl	800c7f4 <st_int8_to16_no_shift>
 800bde4:	42ac      	cmp	r4, r5
 800bde6:	44d0      	add	r8, sl
 800bde8:	44d9      	add	r9, fp
 800bdea:	d00b      	beq.n	800be04 <forward_lite_conv2d_sssa8_ch+0x348>
 800bdec:	42b4      	cmp	r4, r6
 800bdee:	d3f3      	bcc.n	800bdd8 <forward_lite_conv2d_sssa8_ch+0x31c>
 800bdf0:	4641      	mov	r1, r8
 800bdf2:	465a      	mov	r2, fp
 800bdf4:	4638      	mov	r0, r7
 800bdf6:	3401      	adds	r4, #1
 800bdf8:	f001 f8be 	bl	800cf78 <st_int16_fill>
 800bdfc:	42ac      	cmp	r4, r5
 800bdfe:	44d0      	add	r8, sl
 800be00:	44d9      	add	r9, fp
 800be02:	d1f3      	bne.n	800bdec <forward_lite_conv2d_sssa8_ch+0x330>
 800be04:	e9dd 301e 	ldrd	r3, r0, [sp, #120]	@ 0x78
 800be08:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800be0a:	f8dd 8054 	ldr.w	r8, [sp, #84]	@ 0x54
 800be0e:	4413      	add	r3, r2
 800be10:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800be12:	f108 0801 	add.w	r8, r8, #1
 800be16:	4410      	add	r0, r2
 800be18:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 800be1a:	4590      	cmp	r8, r2
 800be1c:	d1c9      	bne.n	800bdb2 <forward_lite_conv2d_sssa8_ch+0x2f6>
 800be1e:	4690      	mov	r8, r2
 800be20:	461a      	mov	r2, r3
 800be22:	9e0f      	ldr	r6, [sp, #60]	@ 0x3c
 800be24:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800be26:	4293      	cmp	r3, r2
 800be28:	f000 80b0 	beq.w	800bf8c <forward_lite_conv2d_sssa8_ch+0x4d0>
 800be2c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800be2e:	9818      	ldr	r0, [sp, #96]	@ 0x60
 800be30:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800be32:	4401      	add	r1, r0
 800be34:	910b      	str	r1, [sp, #44]	@ 0x2c
 800be36:	9811      	ldr	r0, [sp, #68]	@ 0x44
 800be38:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800be3a:	3301      	adds	r3, #1
 800be3c:	4401      	add	r1, r0
 800be3e:	910a      	str	r1, [sp, #40]	@ 0x28
 800be40:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800be42:	930c      	str	r3, [sp, #48]	@ 0x30
 800be44:	4299      	cmp	r1, r3
 800be46:	4405      	add	r5, r0
 800be48:	d198      	bne.n	800bd7c <forward_lite_conv2d_sssa8_ch+0x2c0>
 800be4a:	e9dd 492b 	ldrd	r4, r9, [sp, #172]	@ 0xac
 800be4e:	9b31      	ldr	r3, [sp, #196]	@ 0xc4
 800be50:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800be52:	4498      	add	r8, r3
 800be54:	4419      	add	r1, r3
 800be56:	9b34      	ldr	r3, [sp, #208]	@ 0xd0
 800be58:	3401      	adds	r4, #1
 800be5a:	4499      	add	r9, r3
 800be5c:	9b30      	ldr	r3, [sp, #192]	@ 0xc0
 800be5e:	9112      	str	r1, [sp, #72]	@ 0x48
 800be60:	42a3      	cmp	r3, r4
 800be62:	f47f af6e 	bne.w	800bd42 <forward_lite_conv2d_sssa8_ch+0x286>
 800be66:	991c      	ldr	r1, [sp, #112]	@ 0x70
 800be68:	9d3a      	ldr	r5, [sp, #232]	@ 0xe8
 800be6a:	4291      	cmp	r1, r2
 800be6c:	d014      	beq.n	800be98 <forward_lite_conv2d_sssa8_ch+0x3dc>
 800be6e:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800be70:	9a28      	ldr	r2, [sp, #160]	@ 0xa0
 800be72:	9307      	str	r3, [sp, #28]
 800be74:	9b25      	ldr	r3, [sp, #148]	@ 0x94
 800be76:	9822      	ldr	r0, [sp, #136]	@ 0x88
 800be78:	9306      	str	r3, [sp, #24]
 800be7a:	9b29      	ldr	r3, [sp, #164]	@ 0xa4
 800be7c:	9305      	str	r3, [sp, #20]
 800be7e:	9b82      	ldr	r3, [sp, #520]	@ 0x208
 800be80:	9304      	str	r3, [sp, #16]
 800be82:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 800be84:	9303      	str	r3, [sp, #12]
 800be86:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800be88:	9302      	str	r3, [sp, #8]
 800be8a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800be8c:	9301      	str	r3, [sp, #4]
 800be8e:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800be90:	9300      	str	r3, [sp, #0]
 800be92:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800be94:	f001 fbb6 	bl	800d604 <st_sssa8_ch_nn_mat_mult_kernel_single_opt>
 800be98:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800be9a:	9b37      	ldr	r3, [sp, #220]	@ 0xdc
 800be9c:	1a9b      	subs	r3, r3, r2
 800be9e:	b299      	uxth	r1, r3
 800bea0:	428a      	cmp	r2, r1
 800bea2:	4613      	mov	r3, r2
 800bea4:	bf28      	it	cs
 800bea6:	460b      	movcs	r3, r1
 800bea8:	9137      	str	r1, [sp, #220]	@ 0xdc
 800beaa:	2b00      	cmp	r3, #0
 800beac:	f000 80e1 	beq.w	800c072 <forward_lite_conv2d_sssa8_ch+0x5b6>
 800beb0:	9970      	ldr	r1, [sp, #448]	@ 0x1c0
 800beb2:	9820      	ldr	r0, [sp, #128]	@ 0x80
 800beb4:	fb00 1102 	mla	r1, r0, r2, r1
 800beb8:	9170      	str	r1, [sp, #448]	@ 0x1c0
 800beba:	9928      	ldr	r1, [sp, #160]	@ 0xa0
 800bebc:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800bec0:	9128      	str	r1, [sp, #160]	@ 0xa0
 800bec2:	9927      	ldr	r1, [sp, #156]	@ 0x9c
 800bec4:	eb01 0142 	add.w	r1, r1, r2, lsl #1
 800bec8:	9127      	str	r1, [sp, #156]	@ 0x9c
 800beca:	9982      	ldr	r1, [sp, #520]	@ 0x208
 800becc:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800bed0:	9182      	str	r1, [sp, #520]	@ 0x208
 800bed2:	9929      	ldr	r1, [sp, #164]	@ 0xa4
 800bed4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800bed8:	9129      	str	r1, [sp, #164]	@ 0xa4
 800beda:	9938      	ldr	r1, [sp, #224]	@ 0xe0
 800bedc:	2900      	cmp	r1, #0
 800bede:	f000 80d0 	beq.w	800c082 <forward_lite_conv2d_sssa8_ch+0x5c6>
 800bee2:	997d      	ldr	r1, [sp, #500]	@ 0x1f4
 800bee4:	9823      	ldr	r0, [sp, #140]	@ 0x8c
 800bee6:	9324      	str	r3, [sp, #144]	@ 0x90
 800bee8:	fb00 1202 	mla	r2, r0, r2, r1
 800beec:	927d      	str	r2, [sp, #500]	@ 0x1f4
 800beee:	1e6b      	subs	r3, r5, #1
 800bef0:	b29d      	uxth	r5, r3
 800bef2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800bef6:	429d      	cmp	r5, r3
 800bef8:	f47f af01 	bne.w	800bcfe <forward_lite_conv2d_sssa8_ch+0x242>
 800befc:	b067      	add	sp, #412	@ 0x19c
 800befe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf02:	4699      	mov	r9, r3
 800bf04:	461e      	mov	r6, r3
 800bf06:	9015      	str	r0, [sp, #84]	@ 0x54
 800bf08:	4649      	mov	r1, r9
 800bf0a:	465a      	mov	r2, fp
 800bf0c:	4638      	mov	r0, r7
 800bf0e:	3401      	adds	r4, #1
 800bf10:	f001 f832 	bl	800cf78 <st_int16_fill>
 800bf14:	42ac      	cmp	r4, r5
 800bf16:	44d1      	add	r9, sl
 800bf18:	d1f6      	bne.n	800bf08 <forward_lite_conv2d_sssa8_ch+0x44c>
 800bf1a:	e9dd 2014 	ldrd	r2, r0, [sp, #80]	@ 0x50
 800bf1e:	4633      	mov	r3, r6
 800bf20:	4413      	add	r3, r2
 800bf22:	e775      	b.n	800be10 <forward_lite_conv2d_sssa8_ch+0x354>
 800bf24:	9b53      	ldr	r3, [sp, #332]	@ 0x14c
 800bf26:	b93b      	cbnz	r3, 800bf38 <forward_lite_conv2d_sssa8_ch+0x47c>
 800bf28:	f04f 0301 	mov.w	r3, #1
 800bf2c:	f8ad 316e 	strh.w	r3, [sp, #366]	@ 0x16e
 800bf30:	9b54      	ldr	r3, [sp, #336]	@ 0x150
 800bf32:	3b01      	subs	r3, #1
 800bf34:	9354      	str	r3, [sp, #336]	@ 0x150
 800bf36:	e72b      	b.n	800bd90 <forward_lite_conv2d_sssa8_ch+0x2d4>
 800bf38:	3b01      	subs	r3, #1
 800bf3a:	9353      	str	r3, [sp, #332]	@ 0x14c
 800bf3c:	f8bd 316c 	ldrh.w	r3, [sp, #364]	@ 0x16c
 800bf40:	2b01      	cmp	r3, #1
 800bf42:	f8ad 316e 	strh.w	r3, [sp, #366]	@ 0x16e
 800bf46:	f43f af23 	beq.w	800bd90 <forward_lite_conv2d_sssa8_ch+0x2d4>
 800bf4a:	e9dd 4312 	ldrd	r4, r3, [sp, #72]	@ 0x48
 800bf4e:	2b00      	cmp	r3, #0
 800bf50:	d13b      	bne.n	800bfca <forward_lite_conv2d_sssa8_ch+0x50e>
 800bf52:	4544      	cmp	r4, r8
 800bf54:	f6bf af66 	bge.w	800be24 <forward_lite_conv2d_sssa8_ch+0x368>
 800bf58:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bf5a:	4691      	mov	r9, r2
 800bf5c:	461f      	mov	r7, r3
 800bf5e:	9510      	str	r5, [sp, #64]	@ 0x40
 800bf60:	f8dd a068 	ldr.w	sl, [sp, #104]	@ 0x68
 800bf64:	9d16      	ldr	r5, [sp, #88]	@ 0x58
 800bf66:	920f      	str	r2, [sp, #60]	@ 0x3c
 800bf68:	4649      	mov	r1, r9
 800bf6a:	4638      	mov	r0, r7
 800bf6c:	462a      	mov	r2, r5
 800bf6e:	3401      	adds	r4, #1
 800bf70:	f000 fca2 	bl	800c8b8 <st_int8_to16_no_shift_interleaved>
 800bf74:	4544      	cmp	r4, r8
 800bf76:	44d1      	add	r9, sl
 800bf78:	4437      	add	r7, r6
 800bf7a:	d1f5      	bne.n	800bf68 <forward_lite_conv2d_sssa8_ch+0x4ac>
 800bf7c:	e9dd 250f 	ldrd	r2, r5, [sp, #60]	@ 0x3c
 800bf80:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800bf82:	441a      	add	r2, r3
 800bf84:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800bf86:	4293      	cmp	r3, r2
 800bf88:	f47f af50 	bne.w	800be2c <forward_lite_conv2d_sssa8_ch+0x370>
 800bf8c:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 800bf8e:	2b03      	cmp	r3, #3
 800bf90:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800bf92:	9308      	str	r3, [sp, #32]
 800bf94:	9b25      	ldr	r3, [sp, #148]	@ 0x94
 800bf96:	9307      	str	r3, [sp, #28]
 800bf98:	9b29      	ldr	r3, [sp, #164]	@ 0xa4
 800bf9a:	9306      	str	r3, [sp, #24]
 800bf9c:	9b82      	ldr	r3, [sp, #520]	@ 0x208
 800bf9e:	9305      	str	r3, [sp, #20]
 800bfa0:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 800bfa2:	9304      	str	r3, [sp, #16]
 800bfa4:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800bfa6:	9303      	str	r3, [sp, #12]
 800bfa8:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800bfaa:	9302      	str	r3, [sp, #8]
 800bfac:	d042      	beq.n	800c034 <forward_lite_conv2d_sssa8_ch+0x578>
 800bfae:	2300      	movs	r3, #0
 800bfb0:	9c1c      	ldr	r4, [sp, #112]	@ 0x70
 800bfb2:	9301      	str	r3, [sp, #4]
 800bfb4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800bfb6:	9a28      	ldr	r2, [sp, #160]	@ 0xa0
 800bfb8:	9300      	str	r3, [sp, #0]
 800bfba:	4621      	mov	r1, r4
 800bfbc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800bfbe:	9822      	ldr	r0, [sp, #136]	@ 0x88
 800bfc0:	f002 f888 	bl	800e0d4 <st_sssa8_ch_nn_mat_mult_kernel_opt>
 800bfc4:	4622      	mov	r2, r4
 800bfc6:	901d      	str	r0, [sp, #116]	@ 0x74
 800bfc8:	e730      	b.n	800be2c <forward_lite_conv2d_sssa8_ch+0x370>
 800bfca:	4544      	cmp	r4, r8
 800bfcc:	f6bf af2a 	bge.w	800be24 <forward_lite_conv2d_sssa8_ch+0x368>
 800bfd0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bfd2:	4691      	mov	r9, r2
 800bfd4:	461f      	mov	r7, r3
 800bfd6:	9510      	str	r5, [sp, #64]	@ 0x40
 800bfd8:	f8dd a068 	ldr.w	sl, [sp, #104]	@ 0x68
 800bfdc:	9d16      	ldr	r5, [sp, #88]	@ 0x58
 800bfde:	920f      	str	r2, [sp, #60]	@ 0x3c
 800bfe0:	4649      	mov	r1, r9
 800bfe2:	4638      	mov	r0, r7
 800bfe4:	462a      	mov	r2, r5
 800bfe6:	3401      	adds	r4, #1
 800bfe8:	f000 fc04 	bl	800c7f4 <st_int8_to16_no_shift>
 800bfec:	4544      	cmp	r4, r8
 800bfee:	44d1      	add	r9, sl
 800bff0:	4437      	add	r7, r6
 800bff2:	d1f5      	bne.n	800bfe0 <forward_lite_conv2d_sssa8_ch+0x524>
 800bff4:	e9dd 250f 	ldrd	r2, r5, [sp, #60]	@ 0x3c
 800bff8:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800bffa:	441a      	add	r2, r3
 800bffc:	e7c2      	b.n	800bf84 <forward_lite_conv2d_sssa8_ch+0x4c8>
 800bffe:	f8cd 8054 	str.w	r8, [sp, #84]	@ 0x54
 800c002:	4681      	mov	r9, r0
 800c004:	4698      	mov	r8, r3
 800c006:	9e19      	ldr	r6, [sp, #100]	@ 0x64
 800c008:	931e      	str	r3, [sp, #120]	@ 0x78
 800c00a:	901f      	str	r0, [sp, #124]	@ 0x7c
 800c00c:	e00a      	b.n	800c024 <forward_lite_conv2d_sssa8_ch+0x568>
 800c00e:	4641      	mov	r1, r8
 800c010:	4648      	mov	r0, r9
 800c012:	465a      	mov	r2, fp
 800c014:	f000 fc50 	bl	800c8b8 <st_int8_to16_no_shift_interleaved>
 800c018:	3401      	adds	r4, #1
 800c01a:	42ac      	cmp	r4, r5
 800c01c:	44d0      	add	r8, sl
 800c01e:	44d9      	add	r9, fp
 800c020:	f43f aef0 	beq.w	800be04 <forward_lite_conv2d_sssa8_ch+0x348>
 800c024:	42b4      	cmp	r4, r6
 800c026:	d3f2      	bcc.n	800c00e <forward_lite_conv2d_sssa8_ch+0x552>
 800c028:	465a      	mov	r2, fp
 800c02a:	4641      	mov	r1, r8
 800c02c:	4638      	mov	r0, r7
 800c02e:	f000 ffa3 	bl	800cf78 <st_int16_fill>
 800c032:	e7f1      	b.n	800c018 <forward_lite_conv2d_sssa8_ch+0x55c>
 800c034:	9f0c      	ldr	r7, [sp, #48]	@ 0x30
 800c036:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800c038:	fab7 f487 	clz	r4, r7
 800c03c:	0964      	lsrs	r4, r4, #5
 800c03e:	0064      	lsls	r4, r4, #1
 800c040:	9a28      	ldr	r2, [sp, #160]	@ 0xa0
 800c042:	9300      	str	r3, [sp, #0]
 800c044:	991c      	ldr	r1, [sp, #112]	@ 0x70
 800c046:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c048:	9822      	ldr	r0, [sp, #136]	@ 0x88
 800c04a:	9401      	str	r4, [sp, #4]
 800c04c:	f002 f842 	bl	800e0d4 <st_sssa8_ch_nn_mat_mult_kernel_opt>
 800c050:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c052:	901d      	str	r0, [sp, #116]	@ 0x74
 800c054:	3b01      	subs	r3, #1
 800c056:	42bb      	cmp	r3, r7
 800c058:	bf04      	itt	eq
 800c05a:	4603      	moveq	r3, r0
 800c05c:	3302      	addeq	r3, #2
 800c05e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800c060:	bf08      	it	eq
 800c062:	931d      	streq	r3, [sp, #116]	@ 0x74
 800c064:	e6e2      	b.n	800be2c <forward_lite_conv2d_sssa8_ch+0x370>
 800c066:	4572      	cmp	r2, lr
 800c068:	f840 7f04 	str.w	r7, [r0, #4]!
 800c06c:	f47f adad 	bne.w	800bbca <forward_lite_conv2d_sssa8_ch+0x10e>
 800c070:	e5bc      	b.n	800bbec <forward_lite_conv2d_sssa8_ch+0x130>
 800c072:	9324      	str	r3, [sp, #144]	@ 0x90
 800c074:	e73b      	b.n	800beee <forward_lite_conv2d_sssa8_ch+0x432>
 800c076:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c078:	9a7d      	ldr	r2, [sp, #500]	@ 0x1f4
 800c07a:	3303      	adds	r3, #3
 800c07c:	18d3      	adds	r3, r2, r3
 800c07e:	931d      	str	r3, [sp, #116]	@ 0x74
 800c080:	e64f      	b.n	800bd22 <forward_lite_conv2d_sssa8_ch+0x266>
 800c082:	4611      	mov	r1, r2
 800c084:	9a7d      	ldr	r2, [sp, #500]	@ 0x1f4
 800c086:	9324      	str	r3, [sp, #144]	@ 0x90
 800c088:	440a      	add	r2, r1
 800c08a:	927d      	str	r2, [sp, #500]	@ 0x1f4
 800c08c:	e72f      	b.n	800beee <forward_lite_conv2d_sssa8_ch+0x432>
 800c08e:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800c090:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800c092:	9922      	ldr	r1, [sp, #136]	@ 0x88
 800c094:	9870      	ldr	r0, [sp, #448]	@ 0x1c0
 800c096:	f000 fc53 	bl	800c940 <st_int8_to16_dual>
 800c09a:	e63c      	b.n	800bd16 <forward_lite_conv2d_sssa8_ch+0x25a>
 800c09c:	2400      	movs	r4, #0
 800c09e:	4631      	mov	r1, r6
 800c0a0:	e54e      	b.n	800bb40 <forward_lite_conv2d_sssa8_ch+0x84>
 800c0a2:	2c01      	cmp	r4, #1
 800c0a4:	d008      	beq.n	800c0b8 <forward_lite_conv2d_sssa8_ch+0x5fc>
 800c0a6:	f10c 33ff 	add.w	r3, ip, #4294967295
 800c0aa:	fa1f fc83 	uxth.w	ip, r3
 800c0ae:	e5f7      	b.n	800bca0 <forward_lite_conv2d_sssa8_ch+0x1e4>
 800c0b0:	f10c 0301 	add.w	r3, ip, #1
 800c0b4:	fa1f fc83 	uxth.w	ip, r3
 800c0b8:	9b30      	ldr	r3, [sp, #192]	@ 0xc0
 800c0ba:	2b00      	cmp	r3, #0
 800c0bc:	f43f af1e 	beq.w	800befc <forward_lite_conv2d_sssa8_ch+0x440>
 800c0c0:	fb0a f205 	mul.w	r2, sl, r5
 800c0c4:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 800c0c6:	9919      	ldr	r1, [sp, #100]	@ 0x64
 800c0c8:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 800c0cc:	9318      	str	r3, [sp, #96]	@ 0x60
 800c0ce:	9b7d      	ldr	r3, [sp, #500]	@ 0x1f4
 800c0d0:	9d2e      	ldr	r5, [sp, #184]	@ 0xb8
 800c0d2:	933e      	str	r3, [sp, #248]	@ 0xf8
 800c0d4:	9b36      	ldr	r3, [sp, #216]	@ 0xd8
 800c0d6:	2000      	movs	r0, #0
 800c0d8:	fb01 f203 	mul.w	r2, r1, r3
 800c0dc:	4252      	negs	r2, r2
 800c0de:	1b52      	subs	r2, r2, r5
 800c0e0:	fb0a 9202 	mla	r2, sl, r2, r9
 800c0e4:	9239      	str	r2, [sp, #228]	@ 0xe4
 800c0e6:	9a31      	ldr	r2, [sp, #196]	@ 0xc4
 800c0e8:	9c0d      	ldr	r4, [sp, #52]	@ 0x34
 800c0ea:	fb0a f202 	mul.w	r2, sl, r2
 800c0ee:	fb01 f202 	mul.w	r2, r1, r2
 800c0f2:	9241      	str	r2, [sp, #260]	@ 0x104
 800c0f4:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800c0f6:	fb01 f70a 	mul.w	r7, r1, sl
 800c0fa:	fb04 f202 	mul.w	r2, r4, r2
 800c0fe:	9243      	str	r2, [sp, #268]	@ 0x10c
 800c100:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c102:	4621      	mov	r1, r4
 800c104:	fb02 f20a 	mul.w	r2, r2, sl
 800c108:	9217      	str	r2, [sp, #92]	@ 0x5c
 800c10a:	f10c 32ff 	add.w	r2, ip, #4294967295
 800c10e:	b292      	uxth	r2, r2
 800c110:	9242      	str	r2, [sp, #264]	@ 0x108
 800c112:	1ce2      	adds	r2, r4, #3
 800c114:	9c7d      	ldr	r4, [sp, #500]	@ 0x1f4
 800c116:	f8cd 80e8 	str.w	r8, [sp, #232]	@ 0xe8
 800c11a:	eb04 0902 	add.w	r9, r4, r2
 800c11e:	f00a 0203 	and.w	r2, sl, #3
 800c122:	9212      	str	r2, [sp, #72]	@ 0x48
 800c124:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800c126:	e9cd 093f 	strd	r0, r9, [sp, #252]	@ 0xfc
 800c12a:	0052      	lsls	r2, r2, #1
 800c12c:	921a      	str	r2, [sp, #104]	@ 0x68
 800c12e:	9a2f      	ldr	r2, [sp, #188]	@ 0xbc
 800c130:	46e1      	mov	r9, ip
 800c132:	eba2 0b03 	sub.w	fp, r2, r3
 800c136:	46d8      	mov	r8, fp
 800c138:	46bb      	mov	fp, r7
 800c13a:	425b      	negs	r3, r3
 800c13c:	9314      	str	r3, [sp, #80]	@ 0x50
 800c13e:	426b      	negs	r3, r5
 800c140:	1c8d      	adds	r5, r1, #2
 800c142:	ea4f 064a 	mov.w	r6, sl, lsl #1
 800c146:	933d      	str	r3, [sp, #244]	@ 0xf4
 800c148:	9544      	str	r5, [sp, #272]	@ 0x110
 800c14a:	9b3f      	ldr	r3, [sp, #252]	@ 0xfc
 800c14c:	a852      	add	r0, sp, #328	@ 0x148
 800c14e:	3301      	adds	r3, #1
 800c150:	933f      	str	r3, [sp, #252]	@ 0xfc
 800c152:	f000 fdf5 	bl	800cd40 <ai_padding_opt_phase1>
 800c156:	9b3e      	ldr	r3, [sp, #248]	@ 0xf8
 800c158:	9a40      	ldr	r2, [sp, #256]	@ 0x100
 800c15a:	9926      	ldr	r1, [sp, #152]	@ 0x98
 800c15c:	2903      	cmp	r1, #3
 800c15e:	bf08      	it	eq
 800c160:	4613      	moveq	r3, r2
 800c162:	932b      	str	r3, [sp, #172]	@ 0xac
 800c164:	9b3c      	ldr	r3, [sp, #240]	@ 0xf0
 800c166:	b94b      	cbnz	r3, 800c17c <forward_lite_conv2d_sssa8_ch+0x6c0>
 800c168:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800c16a:	2b00      	cmp	r3, #0
 800c16c:	f040 81c5 	bne.w	800c4fa <forward_lite_conv2d_sssa8_ch+0xa3e>
 800c170:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800c172:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800c174:	9922      	ldr	r1, [sp, #136]	@ 0x88
 800c176:	9870      	ldr	r0, [sp, #448]	@ 0x1c0
 800c178:	f000 fcce 	bl	800cb18 <st_int8_to16_dual_interleaved>
 800c17c:	f1b9 0f00 	cmp.w	r9, #0
 800c180:	f000 8198 	beq.w	800c4b4 <forward_lite_conv2d_sssa8_ch+0x9f8>
 800c184:	9c21      	ldr	r4, [sp, #132]	@ 0x84
 800c186:	9942      	ldr	r1, [sp, #264]	@ 0x108
 800c188:	f8cd 9114 	str.w	r9, [sp, #276]	@ 0x114
 800c18c:	46a1      	mov	r9, r4
 800c18e:	460c      	mov	r4, r1
 800c190:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800c192:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800c194:	932a      	str	r3, [sp, #168]	@ 0xa8
 800c196:	9b70      	ldr	r3, [sp, #448]	@ 0x1c0
 800c198:	981a      	ldr	r0, [sp, #104]	@ 0x68
 800c19a:	933b      	str	r3, [sp, #236]	@ 0xec
 800c19c:	9b29      	ldr	r3, [sp, #164]	@ 0xa4
 800c19e:	9334      	str	r3, [sp, #208]	@ 0xd0
 800c1a0:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 800c1a2:	9333      	str	r3, [sp, #204]	@ 0xcc
 800c1a4:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 800c1a6:	9332      	str	r3, [sp, #200]	@ 0xc8
 800c1a8:	9b82      	ldr	r3, [sp, #520]	@ 0x208
 800c1aa:	932c      	str	r3, [sp, #176]	@ 0xb0
 800c1ac:	eba8 0302 	sub.w	r3, r8, r2
 800c1b0:	fb00 f303 	mul.w	r3, r0, r3
 800c1b4:	931b      	str	r3, [sp, #108]	@ 0x6c
 800c1b6:	9b2f      	ldr	r3, [sp, #188]	@ 0xbc
 800c1b8:	18d3      	adds	r3, r2, r3
 800c1ba:	e9cd 3637 	strd	r3, r6, [sp, #220]	@ 0xdc
 800c1be:	9b56      	ldr	r3, [sp, #344]	@ 0x158
 800c1c0:	9a57      	ldr	r2, [sp, #348]	@ 0x15c
 800c1c2:	9353      	str	r3, [sp, #332]	@ 0x14c
 800c1c4:	9254      	str	r2, [sp, #336]	@ 0x150
 800c1c6:	9b55      	ldr	r3, [sp, #340]	@ 0x154
 800c1c8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c1ca:	9352      	str	r3, [sp, #328]	@ 0x148
 800c1cc:	2a00      	cmp	r2, #0
 800c1ce:	f000 8138 	beq.w	800c442 <forward_lite_conv2d_sssa8_ch+0x986>
 800c1d2:	2100      	movs	r1, #0
 800c1d4:	9a3d      	ldr	r2, [sp, #244]	@ 0xf4
 800c1d6:	910c      	str	r1, [sp, #48]	@ 0x30
 800c1d8:	920a      	str	r2, [sp, #40]	@ 0x28
 800c1da:	9a39      	ldr	r2, [sp, #228]	@ 0xe4
 800c1dc:	e9dd 102d 	ldrd	r1, r0, [sp, #180]	@ 0xb4
 800c1e0:	920b      	str	r2, [sp, #44]	@ 0x2c
 800c1e2:	9a2b      	ldr	r2, [sp, #172]	@ 0xac
 800c1e4:	e9cd 4935 	strd	r4, r9, [sp, #212]	@ 0xd4
 800c1e8:	921f      	str	r2, [sp, #124]	@ 0x7c
 800c1ea:	1a0d      	subs	r5, r1, r0
 800c1ec:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800c1ee:	2b00      	cmp	r3, #0
 800c1f0:	d067      	beq.n	800c2c2 <forward_lite_conv2d_sssa8_ch+0x806>
 800c1f2:	3b01      	subs	r3, #1
 800c1f4:	9352      	str	r3, [sp, #328]	@ 0x148
 800c1f6:	f04f 0301 	mov.w	r3, #1
 800c1fa:	f8ad 316e 	strh.w	r3, [sp, #366]	@ 0x16e
 800c1fe:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c200:	9937      	ldr	r1, [sp, #220]	@ 0xdc
 800c202:	428b      	cmp	r3, r1
 800c204:	da47      	bge.n	800c296 <forward_lite_conv2d_sssa8_ch+0x7da>
 800c206:	e9dd 100a 	ldrd	r1, r0, [sp, #40]	@ 0x28
 800c20a:	4699      	mov	r9, r3
 800c20c:	4603      	mov	r3, r0
 800c20e:	9e38      	ldr	r6, [sp, #224]	@ 0xe0
 800c210:	1a69      	subs	r1, r5, r1
 800c212:	fb06 f101 	mul.w	r1, r6, r1
 800c216:	9f3a      	ldr	r7, [sp, #232]	@ 0xe8
 800c218:	9113      	str	r1, [sp, #76]	@ 0x4c
 800c21a:	f8cd 803c 	str.w	r8, [sp, #60]	@ 0x3c
 800c21e:	f8cd b040 	str.w	fp, [sp, #64]	@ 0x40
 800c222:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800c224:	42a5      	cmp	r5, r4
 800c226:	dd2c      	ble.n	800c282 <forward_lite_conv2d_sssa8_ch+0x7c6>
 800c228:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800c22a:	4589      	cmp	r9, r1
 800c22c:	d253      	bcs.n	800c2d6 <forward_lite_conv2d_sssa8_ch+0x81a>
 800c22e:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800c230:	2900      	cmp	r1, #0
 800c232:	f000 80ce 	beq.w	800c3d2 <forward_lite_conv2d_sssa8_ch+0x916>
 800c236:	46d3      	mov	fp, sl
 800c238:	f8cd 9074 	str.w	r9, [sp, #116]	@ 0x74
 800c23c:	4692      	mov	sl, r2
 800c23e:	4699      	mov	r9, r3
 800c240:	f8dd 8064 	ldr.w	r8, [sp, #100]	@ 0x64
 800c244:	9315      	str	r3, [sp, #84]	@ 0x54
 800c246:	921e      	str	r2, [sp, #120]	@ 0x78
 800c248:	e009      	b.n	800c25e <forward_lite_conv2d_sssa8_ch+0x7a2>
 800c24a:	4651      	mov	r1, sl
 800c24c:	4648      	mov	r0, r9
 800c24e:	465a      	mov	r2, fp
 800c250:	3401      	adds	r4, #1
 800c252:	f000 facf 	bl	800c7f4 <st_int8_to16_no_shift>
 800c256:	42a5      	cmp	r5, r4
 800c258:	44b2      	add	sl, r6
 800c25a:	44d9      	add	r9, fp
 800c25c:	d00b      	beq.n	800c276 <forward_lite_conv2d_sssa8_ch+0x7ba>
 800c25e:	4544      	cmp	r4, r8
 800c260:	d3f3      	bcc.n	800c24a <forward_lite_conv2d_sssa8_ch+0x78e>
 800c262:	4651      	mov	r1, sl
 800c264:	465a      	mov	r2, fp
 800c266:	4638      	mov	r0, r7
 800c268:	3401      	adds	r4, #1
 800c26a:	f000 fe85 	bl	800cf78 <st_int16_fill>
 800c26e:	42a5      	cmp	r5, r4
 800c270:	44b2      	add	sl, r6
 800c272:	44d9      	add	r9, fp
 800c274:	d1f3      	bne.n	800c25e <forward_lite_conv2d_sssa8_ch+0x7a2>
 800c276:	e9dd 921d 	ldrd	r9, r2, [sp, #116]	@ 0x74
 800c27a:	46da      	mov	sl, fp
 800c27c:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800c27e:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800c280:	440a      	add	r2, r1
 800c282:	9910      	ldr	r1, [sp, #64]	@ 0x40
 800c284:	f109 0901 	add.w	r9, r9, #1
 800c288:	440b      	add	r3, r1
 800c28a:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800c28c:	4589      	cmp	r9, r1
 800c28e:	d1c8      	bne.n	800c222 <forward_lite_conv2d_sssa8_ch+0x766>
 800c290:	4688      	mov	r8, r1
 800c292:	f8dd b040 	ldr.w	fp, [sp, #64]	@ 0x40
 800c296:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 800c298:	4293      	cmp	r3, r2
 800c29a:	d055      	beq.n	800c348 <forward_lite_conv2d_sssa8_ch+0x88c>
 800c29c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c29e:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 800c2a0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c2a2:	4401      	add	r1, r0
 800c2a4:	910b      	str	r1, [sp, #44]	@ 0x2c
 800c2a6:	9811      	ldr	r0, [sp, #68]	@ 0x44
 800c2a8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800c2aa:	3301      	adds	r3, #1
 800c2ac:	4401      	add	r1, r0
 800c2ae:	910a      	str	r1, [sp, #40]	@ 0x28
 800c2b0:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800c2b2:	930c      	str	r3, [sp, #48]	@ 0x30
 800c2b4:	4299      	cmp	r1, r3
 800c2b6:	4405      	add	r5, r0
 800c2b8:	f000 80a9 	beq.w	800c40e <forward_lite_conv2d_sssa8_ch+0x952>
 800c2bc:	9b52      	ldr	r3, [sp, #328]	@ 0x148
 800c2be:	2b00      	cmp	r3, #0
 800c2c0:	d197      	bne.n	800c1f2 <forward_lite_conv2d_sssa8_ch+0x736>
 800c2c2:	9b53      	ldr	r3, [sp, #332]	@ 0x14c
 800c2c4:	b9c3      	cbnz	r3, 800c2f8 <forward_lite_conv2d_sssa8_ch+0x83c>
 800c2c6:	f04f 0301 	mov.w	r3, #1
 800c2ca:	f8ad 316e 	strh.w	r3, [sp, #366]	@ 0x16e
 800c2ce:	9b54      	ldr	r3, [sp, #336]	@ 0x150
 800c2d0:	3b01      	subs	r3, #1
 800c2d2:	9354      	str	r3, [sp, #336]	@ 0x150
 800c2d4:	e793      	b.n	800c1fe <forward_lite_conv2d_sssa8_ch+0x742>
 800c2d6:	4693      	mov	fp, r2
 800c2d8:	4690      	mov	r8, r2
 800c2da:	9315      	str	r3, [sp, #84]	@ 0x54
 800c2dc:	4641      	mov	r1, r8
 800c2de:	4652      	mov	r2, sl
 800c2e0:	4638      	mov	r0, r7
 800c2e2:	3401      	adds	r4, #1
 800c2e4:	f000 fe48 	bl	800cf78 <st_int16_fill>
 800c2e8:	42a5      	cmp	r5, r4
 800c2ea:	44b0      	add	r8, r6
 800c2ec:	d1f6      	bne.n	800c2dc <forward_lite_conv2d_sssa8_ch+0x820>
 800c2ee:	465a      	mov	r2, fp
 800c2f0:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800c2f2:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800c2f4:	440a      	add	r2, r1
 800c2f6:	e7c4      	b.n	800c282 <forward_lite_conv2d_sssa8_ch+0x7c6>
 800c2f8:	3b01      	subs	r3, #1
 800c2fa:	9353      	str	r3, [sp, #332]	@ 0x14c
 800c2fc:	f8bd 316c 	ldrh.w	r3, [sp, #364]	@ 0x16c
 800c300:	2b01      	cmp	r3, #1
 800c302:	f8ad 316e 	strh.w	r3, [sp, #366]	@ 0x16e
 800c306:	f43f af7a 	beq.w	800c1fe <forward_lite_conv2d_sssa8_ch+0x742>
 800c30a:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800c30c:	9c14      	ldr	r4, [sp, #80]	@ 0x50
 800c30e:	2b00      	cmp	r3, #0
 800c310:	d145      	bne.n	800c39e <forward_lite_conv2d_sssa8_ch+0x8e2>
 800c312:	4544      	cmp	r4, r8
 800c314:	dabf      	bge.n	800c296 <forward_lite_conv2d_sssa8_ch+0x7da>
 800c316:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c318:	950f      	str	r5, [sp, #60]	@ 0x3c
 800c31a:	4691      	mov	r9, r2
 800c31c:	461d      	mov	r5, r3
 800c31e:	4627      	mov	r7, r4
 800c320:	9e1a      	ldr	r6, [sp, #104]	@ 0x68
 800c322:	9c16      	ldr	r4, [sp, #88]	@ 0x58
 800c324:	9210      	str	r2, [sp, #64]	@ 0x40
 800c326:	4649      	mov	r1, r9
 800c328:	4628      	mov	r0, r5
 800c32a:	4622      	mov	r2, r4
 800c32c:	3701      	adds	r7, #1
 800c32e:	f000 fac3 	bl	800c8b8 <st_int8_to16_no_shift_interleaved>
 800c332:	4547      	cmp	r7, r8
 800c334:	44b1      	add	r9, r6
 800c336:	445d      	add	r5, fp
 800c338:	d1f5      	bne.n	800c326 <forward_lite_conv2d_sssa8_ch+0x86a>
 800c33a:	e9dd 520f 	ldrd	r5, r2, [sp, #60]	@ 0x3c
 800c33e:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800c340:	441a      	add	r2, r3
 800c342:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 800c344:	4293      	cmp	r3, r2
 800c346:	d1a9      	bne.n	800c29c <forward_lite_conv2d_sssa8_ch+0x7e0>
 800c348:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 800c34a:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800c34c:	9308      	str	r3, [sp, #32]
 800c34e:	9b25      	ldr	r3, [sp, #148]	@ 0x94
 800c350:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 800c352:	9307      	str	r3, [sp, #28]
 800c354:	9b34      	ldr	r3, [sp, #208]	@ 0xd0
 800c356:	3401      	adds	r4, #1
 800c358:	9306      	str	r3, [sp, #24]
 800c35a:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 800c35c:	991c      	ldr	r1, [sp, #112]	@ 0x70
 800c35e:	9305      	str	r3, [sp, #20]
 800c360:	9b32      	ldr	r3, [sp, #200]	@ 0xc8
 800c362:	9822      	ldr	r0, [sp, #136]	@ 0x88
 800c364:	9304      	str	r3, [sp, #16]
 800c366:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800c368:	940c      	str	r4, [sp, #48]	@ 0x30
 800c36a:	9303      	str	r3, [sp, #12]
 800c36c:	9b2a      	ldr	r3, [sp, #168]	@ 0xa8
 800c36e:	9302      	str	r3, [sp, #8]
 800c370:	2300      	movs	r3, #0
 800c372:	9301      	str	r3, [sp, #4]
 800c374:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800c376:	9300      	str	r3, [sp, #0]
 800c378:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c37a:	4413      	add	r3, r2
 800c37c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c37e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c380:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c382:	4415      	add	r5, r2
 800c384:	4413      	add	r3, r2
 800c386:	930a      	str	r3, [sp, #40]	@ 0x28
 800c388:	9a33      	ldr	r2, [sp, #204]	@ 0xcc
 800c38a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c38c:	f001 fea2 	bl	800e0d4 <st_sssa8_ch_nn_mat_mult_kernel_opt>
 800c390:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c392:	901f      	str	r0, [sp, #124]	@ 0x7c
 800c394:	42a3      	cmp	r3, r4
 800c396:	f000 80ad 	beq.w	800c4f4 <forward_lite_conv2d_sssa8_ch+0xa38>
 800c39a:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800c39c:	e78e      	b.n	800c2bc <forward_lite_conv2d_sssa8_ch+0x800>
 800c39e:	4544      	cmp	r4, r8
 800c3a0:	f6bf af79 	bge.w	800c296 <forward_lite_conv2d_sssa8_ch+0x7da>
 800c3a4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c3a6:	950f      	str	r5, [sp, #60]	@ 0x3c
 800c3a8:	4691      	mov	r9, r2
 800c3aa:	461d      	mov	r5, r3
 800c3ac:	4627      	mov	r7, r4
 800c3ae:	9e1a      	ldr	r6, [sp, #104]	@ 0x68
 800c3b0:	9c16      	ldr	r4, [sp, #88]	@ 0x58
 800c3b2:	9210      	str	r2, [sp, #64]	@ 0x40
 800c3b4:	4649      	mov	r1, r9
 800c3b6:	4628      	mov	r0, r5
 800c3b8:	4622      	mov	r2, r4
 800c3ba:	3701      	adds	r7, #1
 800c3bc:	f000 fa1a 	bl	800c7f4 <st_int8_to16_no_shift>
 800c3c0:	4547      	cmp	r7, r8
 800c3c2:	44b1      	add	r9, r6
 800c3c4:	445d      	add	r5, fp
 800c3c6:	d1f5      	bne.n	800c3b4 <forward_lite_conv2d_sssa8_ch+0x8f8>
 800c3c8:	e9dd 520f 	ldrd	r5, r2, [sp, #60]	@ 0x3c
 800c3cc:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800c3ce:	441a      	add	r2, r3
 800c3d0:	e7b7      	b.n	800c342 <forward_lite_conv2d_sssa8_ch+0x886>
 800c3d2:	9315      	str	r3, [sp, #84]	@ 0x54
 800c3d4:	f8cd 9074 	str.w	r9, [sp, #116]	@ 0x74
 800c3d8:	4699      	mov	r9, r3
 800c3da:	4653      	mov	r3, sl
 800c3dc:	f8dd 8064 	ldr.w	r8, [sp, #100]	@ 0x64
 800c3e0:	4692      	mov	sl, r2
 800c3e2:	469b      	mov	fp, r3
 800c3e4:	921e      	str	r2, [sp, #120]	@ 0x78
 800c3e6:	e00a      	b.n	800c3fe <forward_lite_conv2d_sssa8_ch+0x942>
 800c3e8:	4651      	mov	r1, sl
 800c3ea:	4648      	mov	r0, r9
 800c3ec:	465a      	mov	r2, fp
 800c3ee:	f000 fa63 	bl	800c8b8 <st_int8_to16_no_shift_interleaved>
 800c3f2:	3401      	adds	r4, #1
 800c3f4:	42a5      	cmp	r5, r4
 800c3f6:	44b2      	add	sl, r6
 800c3f8:	44d9      	add	r9, fp
 800c3fa:	f43f af3c 	beq.w	800c276 <forward_lite_conv2d_sssa8_ch+0x7ba>
 800c3fe:	4544      	cmp	r4, r8
 800c400:	d3f2      	bcc.n	800c3e8 <forward_lite_conv2d_sssa8_ch+0x92c>
 800c402:	465a      	mov	r2, fp
 800c404:	4651      	mov	r1, sl
 800c406:	4638      	mov	r0, r7
 800c408:	f000 fdb6 	bl	800cf78 <st_int16_fill>
 800c40c:	e7f1      	b.n	800c3f2 <forward_lite_conv2d_sssa8_ch+0x936>
 800c40e:	991c      	ldr	r1, [sp, #112]	@ 0x70
 800c410:	e9dd 4935 	ldrd	r4, r9, [sp, #212]	@ 0xd4
 800c414:	428a      	cmp	r2, r1
 800c416:	d014      	beq.n	800c442 <forward_lite_conv2d_sssa8_ch+0x986>
 800c418:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 800c41a:	9a33      	ldr	r2, [sp, #204]	@ 0xcc
 800c41c:	9307      	str	r3, [sp, #28]
 800c41e:	9b25      	ldr	r3, [sp, #148]	@ 0x94
 800c420:	9822      	ldr	r0, [sp, #136]	@ 0x88
 800c422:	9306      	str	r3, [sp, #24]
 800c424:	9b34      	ldr	r3, [sp, #208]	@ 0xd0
 800c426:	9305      	str	r3, [sp, #20]
 800c428:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 800c42a:	9304      	str	r3, [sp, #16]
 800c42c:	9b32      	ldr	r3, [sp, #200]	@ 0xc8
 800c42e:	9303      	str	r3, [sp, #12]
 800c430:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800c432:	9302      	str	r3, [sp, #8]
 800c434:	9b2a      	ldr	r3, [sp, #168]	@ 0xa8
 800c436:	9301      	str	r3, [sp, #4]
 800c438:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800c43a:	9300      	str	r3, [sp, #0]
 800c43c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c43e:	f001 f8e1 	bl	800d604 <st_sssa8_ch_nn_mat_mult_kernel_single_opt>
 800c442:	9a2a      	ldr	r2, [sp, #168]	@ 0xa8
 800c444:	992b      	ldr	r1, [sp, #172]	@ 0xac
 800c446:	eba9 0302 	sub.w	r3, r9, r2
 800c44a:	fa1f f983 	uxth.w	r9, r3
 800c44e:	454a      	cmp	r2, r9
 800c450:	4615      	mov	r5, r2
 800c452:	bf28      	it	cs
 800c454:	464d      	movcs	r5, r9
 800c456:	4411      	add	r1, r2
 800c458:	b2ad      	uxth	r5, r5
 800c45a:	4613      	mov	r3, r2
 800c45c:	912b      	str	r1, [sp, #172]	@ 0xac
 800c45e:	2d00      	cmp	r5, #0
 800c460:	d041      	beq.n	800c4e6 <forward_lite_conv2d_sssa8_ch+0xa2a>
 800c462:	993b      	ldr	r1, [sp, #236]	@ 0xec
 800c464:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800c466:	fb02 1303 	mla	r3, r2, r3, r1
 800c46a:	4618      	mov	r0, r3
 800c46c:	933b      	str	r3, [sp, #236]	@ 0xec
 800c46e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800c470:	2b00      	cmp	r3, #0
 800c472:	d13a      	bne.n	800c4ea <forward_lite_conv2d_sssa8_ch+0xa2e>
 800c474:	462b      	mov	r3, r5
 800c476:	9922      	ldr	r1, [sp, #136]	@ 0x88
 800c478:	f000 fb4e 	bl	800cb18 <st_int8_to16_dual_interleaved>
 800c47c:	9b2a      	ldr	r3, [sp, #168]	@ 0xa8
 800c47e:	9a33      	ldr	r2, [sp, #204]	@ 0xcc
 800c480:	952a      	str	r5, [sp, #168]	@ 0xa8
 800c482:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800c486:	9233      	str	r2, [sp, #204]	@ 0xcc
 800c488:	9a32      	ldr	r2, [sp, #200]	@ 0xc8
 800c48a:	eb02 0243 	add.w	r2, r2, r3, lsl #1
 800c48e:	9232      	str	r2, [sp, #200]	@ 0xc8
 800c490:	9a2c      	ldr	r2, [sp, #176]	@ 0xb0
 800c492:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800c496:	922c      	str	r2, [sp, #176]	@ 0xb0
 800c498:	9a34      	ldr	r2, [sp, #208]	@ 0xd0
 800c49a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c49e:	9334      	str	r3, [sp, #208]	@ 0xd0
 800c4a0:	1e63      	subs	r3, r4, #1
 800c4a2:	b29c      	uxth	r4, r3
 800c4a4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800c4a8:	429c      	cmp	r4, r3
 800c4aa:	f47f ae88 	bne.w	800c1be <forward_lite_conv2d_sssa8_ch+0x702>
 800c4ae:	9e38      	ldr	r6, [sp, #224]	@ 0xe0
 800c4b0:	f8dd 9114 	ldr.w	r9, [sp, #276]	@ 0x114
 800c4b4:	9b31      	ldr	r3, [sp, #196]	@ 0xc4
 800c4b6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800c4b8:	4498      	add	r8, r3
 800c4ba:	441a      	add	r2, r3
 800c4bc:	9214      	str	r2, [sp, #80]	@ 0x50
 800c4be:	9b39      	ldr	r3, [sp, #228]	@ 0xe4
 800c4c0:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800c4c2:	4413      	add	r3, r2
 800c4c4:	9339      	str	r3, [sp, #228]	@ 0xe4
 800c4c6:	9a44      	ldr	r2, [sp, #272]	@ 0x110
 800c4c8:	9b40      	ldr	r3, [sp, #256]	@ 0x100
 800c4ca:	4413      	add	r3, r2
 800c4cc:	9340      	str	r3, [sp, #256]	@ 0x100
 800c4ce:	9a43      	ldr	r2, [sp, #268]	@ 0x10c
 800c4d0:	9b3e      	ldr	r3, [sp, #248]	@ 0xf8
 800c4d2:	4413      	add	r3, r2
 800c4d4:	933e      	str	r3, [sp, #248]	@ 0xf8
 800c4d6:	9a3f      	ldr	r2, [sp, #252]	@ 0xfc
 800c4d8:	9b30      	ldr	r3, [sp, #192]	@ 0xc0
 800c4da:	4293      	cmp	r3, r2
 800c4dc:	f47f ae35 	bne.w	800c14a <forward_lite_conv2d_sssa8_ch+0x68e>
 800c4e0:	b067      	add	sp, #412	@ 0x19c
 800c4e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c4e6:	952a      	str	r5, [sp, #168]	@ 0xa8
 800c4e8:	e7da      	b.n	800c4a0 <forward_lite_conv2d_sssa8_ch+0x9e4>
 800c4ea:	462b      	mov	r3, r5
 800c4ec:	9922      	ldr	r1, [sp, #136]	@ 0x88
 800c4ee:	f000 fa27 	bl	800c940 <st_int8_to16_dual>
 800c4f2:	e7c3      	b.n	800c47c <forward_lite_conv2d_sssa8_ch+0x9c0>
 800c4f4:	e9dd 4935 	ldrd	r4, r9, [sp, #212]	@ 0xd4
 800c4f8:	e7a3      	b.n	800c442 <forward_lite_conv2d_sssa8_ch+0x986>
 800c4fa:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800c4fc:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800c4fe:	9922      	ldr	r1, [sp, #136]	@ 0x88
 800c500:	9870      	ldr	r0, [sp, #448]	@ 0x1c0
 800c502:	f000 fa1d 	bl	800c940 <st_int8_to16_dual>
 800c506:	e639      	b.n	800c17c <forward_lite_conv2d_sssa8_ch+0x6c0>
 800c508:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800c50a:	fb02 f301 	mul.w	r3, r2, r1
 800c50e:	42b3      	cmp	r3, r6
 800c510:	f73f abad 	bgt.w	800bc6e <forward_lite_conv2d_sssa8_ch+0x1b2>
 800c514:	f01a 0f03 	tst.w	sl, #3
 800c518:	460b      	mov	r3, r1
 800c51a:	9870      	ldr	r0, [sp, #448]	@ 0x1c0
 800c51c:	9922      	ldr	r1, [sp, #136]	@ 0x88
 800c51e:	d106      	bne.n	800c52e <forward_lite_conv2d_sssa8_ch+0xa72>
 800c520:	f000 fafa 	bl	800cb18 <st_int8_to16_dual_interleaved>
 800c524:	2301      	movs	r3, #1
 800c526:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800c528:	933c      	str	r3, [sp, #240]	@ 0xf0
 800c52a:	f7ff bba3 	b.w	800bc74 <forward_lite_conv2d_sssa8_ch+0x1b8>
 800c52e:	f000 fa07 	bl	800c940 <st_int8_to16_dual>
 800c532:	e7f7      	b.n	800c524 <forward_lite_conv2d_sssa8_ch+0xa68>

0800c534 <forward_lite_maxpool_is8os8_scaleneg>:
 800c534:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c538:	b095      	sub	sp, #84	@ 0x54
 800c53a:	f8bd 407c 	ldrh.w	r4, [sp, #124]	@ 0x7c
 800c53e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800c542:	940b      	str	r4, [sp, #44]	@ 0x2c
 800c544:	f8bd 4080 	ldrh.w	r4, [sp, #128]	@ 0x80
 800c548:	f99d 10a0 	ldrsb.w	r1, [sp, #160]	@ 0xa0
 800c54c:	940c      	str	r4, [sp, #48]	@ 0x30
 800c54e:	f8bd 4084 	ldrh.w	r4, [sp, #132]	@ 0x84
 800c552:	930a      	str	r3, [sp, #40]	@ 0x28
 800c554:	940d      	str	r4, [sp, #52]	@ 0x34
 800c556:	f8bd 3094 	ldrh.w	r3, [sp, #148]	@ 0x94
 800c55a:	f8bd 408c 	ldrh.w	r4, [sp, #140]	@ 0x8c
 800c55e:	f8bd 5098 	ldrh.w	r5, [sp, #152]	@ 0x98
 800c562:	f8bd 9078 	ldrh.w	r9, [sp, #120]	@ 0x78
 800c566:	f8bd c088 	ldrh.w	ip, [sp, #136]	@ 0x88
 800c56a:	f8bd 8090 	ldrh.w	r8, [sp, #144]	@ 0x90
 800c56e:	f99d b09c 	ldrsb.w	fp, [sp, #156]	@ 0x9c
 800c572:	940e      	str	r4, [sp, #56]	@ 0x38
 800c574:	9204      	str	r2, [sp, #16]
 800c576:	9305      	str	r3, [sp, #20]
 800c578:	9103      	str	r1, [sp, #12]
 800c57a:	2d00      	cmp	r5, #0
 800c57c:	f000 80ad 	beq.w	800c6da <forward_lite_maxpool_is8os8_scaleneg+0x1a6>
 800c580:	2b00      	cmp	r3, #0
 800c582:	f000 80aa 	beq.w	800c6da <forward_lite_maxpool_is8os8_scaleneg+0x1a6>
 800c586:	f1b9 0f00 	cmp.w	r9, #0
 800c58a:	f000 80a6 	beq.w	800c6da <forward_lite_maxpool_is8os8_scaleneg+0x1a6>
 800c58e:	4610      	mov	r0, r2
 800c590:	462e      	mov	r6, r5
 800c592:	fb00 fa09 	mul.w	sl, r0, r9
 800c596:	eef0 6a40 	vmov.f32	s13, s0
 800c59a:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 800c59e:	eddf 5a51 	vldr	s11, [pc, #324]	@ 800c6e4 <forward_lite_maxpool_is8os8_scaleneg+0x1b0>
 800c5a2:	2200      	movs	r2, #0
 800c5a4:	4640      	mov	r0, r8
 800c5a6:	4665      	mov	r5, ip
 800c5a8:	2300      	movs	r3, #0
 800c5aa:	9905      	ldr	r1, [sp, #20]
 800c5ac:	fb02 f400 	mul.w	r4, r2, r0
 800c5b0:	fb02 f101 	mul.w	r1, r2, r1
 800c5b4:	9f0a      	ldr	r7, [sp, #40]	@ 0x28
 800c5b6:	9106      	str	r1, [sp, #24]
 800c5b8:	1b61      	subs	r1, r4, r5
 800c5ba:	4299      	cmp	r1, r3
 800c5bc:	eba5 0404 	sub.w	r4, r5, r4
 800c5c0:	bfd8      	it	le
 800c5c2:	46a0      	movle	r8, r4
 800c5c4:	443c      	add	r4, r7
 800c5c6:	9f0c      	ldr	r7, [sp, #48]	@ 0x30
 800c5c8:	bfc8      	it	gt
 800c5ca:	4698      	movgt	r8, r3
 800c5cc:	42a7      	cmp	r7, r4
 800c5ce:	bfa8      	it	ge
 800c5d0:	4627      	movge	r7, r4
 800c5d2:	eddd 7a03 	vldr	s15, [sp, #12]
 800c5d6:	46bc      	mov	ip, r7
 800c5d8:	eeb8 5ae7 	vcvt.f32.s32	s10, s15
 800c5dc:	9c04      	ldr	r4, [sp, #16]
 800c5de:	4441      	add	r1, r8
 800c5e0:	fb04 f101 	mul.w	r1, r4, r1
 800c5e4:	e9cd 250f 	strd	r2, r5, [sp, #60]	@ 0x3c
 800c5e8:	9107      	str	r1, [sp, #28]
 800c5ea:	9011      	str	r0, [sp, #68]	@ 0x44
 800c5ec:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c5ee:	9c0d      	ldr	r4, [sp, #52]	@ 0x34
 800c5f0:	fb02 f103 	mul.w	r1, r2, r3
 800c5f4:	9a06      	ldr	r2, [sp, #24]
 800c5f6:	9d08      	ldr	r5, [sp, #32]
 800c5f8:	1898      	adds	r0, r3, r2
 800c5fa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c5fc:	eef6 4a00 	vmov.f32	s9, #96	@ 0x3f000000  0.5
 800c600:	fb09 2000 	mla	r0, r9, r0, r2
 800c604:	1b0a      	subs	r2, r1, r4
 800c606:	2a00      	cmp	r2, #0
 800c608:	eba4 0101 	sub.w	r1, r4, r1
 800c60c:	bfd4      	ite	le
 800c60e:	460f      	movle	r7, r1
 800c610:	2700      	movgt	r7, #0
 800c612:	9c04      	ldr	r4, [sp, #16]
 800c614:	9907      	ldr	r1, [sp, #28]
 800c616:	3801      	subs	r0, #1
 800c618:	1851      	adds	r1, r2, r1
 800c61a:	1aa2      	subs	r2, r4, r2
 800c61c:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800c61e:	4439      	add	r1, r7
 800c620:	4294      	cmp	r4, r2
 800c622:	fb09 5e01 	mla	lr, r9, r1, r5
 800c626:	bfa8      	it	ge
 800c628:	4614      	movge	r4, r2
 800c62a:	4659      	mov	r1, fp
 800c62c:	2200      	movs	r2, #0
 800c62e:	9312      	str	r3, [sp, #72]	@ 0x48
 800c630:	f8cd e008 	str.w	lr, [sp, #8]
 800c634:	9613      	str	r6, [sp, #76]	@ 0x4c
 800c636:	45e0      	cmp	r8, ip
 800c638:	da52      	bge.n	800c6e0 <forward_lite_maxpool_is8os8_scaleneg+0x1ac>
 800c63a:	46c6      	mov	lr, r8
 800c63c:	257f      	movs	r5, #127	@ 0x7f
 800c63e:	9b02      	ldr	r3, [sp, #8]
 800c640:	f8cd 8004 	str.w	r8, [sp, #4]
 800c644:	eb03 0b02 	add.w	fp, r3, r2
 800c648:	42a7      	cmp	r7, r4
 800c64a:	da0a      	bge.n	800c662 <forward_lite_maxpool_is8os8_scaleneg+0x12e>
 800c64c:	465e      	mov	r6, fp
 800c64e:	463b      	mov	r3, r7
 800c650:	f996 8000 	ldrsb.w	r8, [r6]
 800c654:	3301      	adds	r3, #1
 800c656:	4545      	cmp	r5, r8
 800c658:	bfa8      	it	ge
 800c65a:	4645      	movge	r5, r8
 800c65c:	429c      	cmp	r4, r3
 800c65e:	444e      	add	r6, r9
 800c660:	d1f6      	bne.n	800c650 <forward_lite_maxpool_is8os8_scaleneg+0x11c>
 800c662:	f10e 0e01 	add.w	lr, lr, #1
 800c666:	45f4      	cmp	ip, lr
 800c668:	44d3      	add	fp, sl
 800c66a:	d1ed      	bne.n	800c648 <forward_lite_maxpool_is8os8_scaleneg+0x114>
 800c66c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800c670:	eef4 6a46 	vcmp.f32	s13, s12
 800c674:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c678:	d102      	bne.n	800c680 <forward_lite_maxpool_is8os8_scaleneg+0x14c>
 800c67a:	9b03      	ldr	r3, [sp, #12]
 800c67c:	4299      	cmp	r1, r3
 800c67e:	d017      	beq.n	800c6b0 <forward_lite_maxpool_is8os8_scaleneg+0x17c>
 800c680:	1a6d      	subs	r5, r5, r1
 800c682:	ee07 5a90 	vmov	s15, r5
 800c686:	eeb0 7a45 	vmov.f32	s14, s10
 800c68a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c68e:	eea7 7aa6 	vfma.f32	s14, s15, s13
 800c692:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 800c696:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c69a:	fe64 7aa5 	vselge.f32	s15, s9, s11
 800c69e:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c6a2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800c6a6:	ee17 5a90 	vmov	r5, s15
 800c6aa:	f305 0507 	ssat	r5, #8, r5
 800c6ae:	b26d      	sxtb	r5, r5
 800c6b0:	3201      	adds	r2, #1
 800c6b2:	4591      	cmp	r9, r2
 800c6b4:	f800 5f01 	strb.w	r5, [r0, #1]!
 800c6b8:	d1bd      	bne.n	800c636 <forward_lite_maxpool_is8os8_scaleneg+0x102>
 800c6ba:	e9dd 3612 	ldrd	r3, r6, [sp, #72]	@ 0x48
 800c6be:	9a05      	ldr	r2, [sp, #20]
 800c6c0:	3301      	adds	r3, #1
 800c6c2:	b29b      	uxth	r3, r3
 800c6c4:	429a      	cmp	r2, r3
 800c6c6:	468b      	mov	fp, r1
 800c6c8:	d890      	bhi.n	800c5ec <forward_lite_maxpool_is8os8_scaleneg+0xb8>
 800c6ca:	e9dd 250f 	ldrd	r2, r5, [sp, #60]	@ 0x3c
 800c6ce:	1c53      	adds	r3, r2, #1
 800c6d0:	b29a      	uxth	r2, r3
 800c6d2:	4296      	cmp	r6, r2
 800c6d4:	9811      	ldr	r0, [sp, #68]	@ 0x44
 800c6d6:	f63f af67 	bhi.w	800c5a8 <forward_lite_maxpool_is8os8_scaleneg+0x74>
 800c6da:	b015      	add	sp, #84	@ 0x54
 800c6dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c6e0:	257f      	movs	r5, #127	@ 0x7f
 800c6e2:	e7c5      	b.n	800c670 <forward_lite_maxpool_is8os8_scaleneg+0x13c>
 800c6e4:	befffffc 	.word	0xbefffffc

0800c6e8 <align_factor>:
 800c6e8:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800c6ec:	eeb4 0ae7 	vcmpe.f32	s0, s15
 800c6f0:	b508      	push	{r3, lr}
 800c6f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c6f6:	f04f 0300 	mov.w	r3, #0
 800c6fa:	4601      	mov	r1, r0
 800c6fc:	8003      	strh	r3, [r0, #0]
 800c6fe:	d425      	bmi.n	800c74c <align_factor+0x64>
 800c700:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800c704:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800c708:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800c70c:	f64f 70e0 	movw	r0, #65504	@ 0xffe0
 800c710:	e005      	b.n	800c71e <align_factor+0x36>
 800c712:	800b      	strh	r3, [r1, #0]
 800c714:	b293      	uxth	r3, r2
 800c716:	4283      	cmp	r3, r0
 800c718:	ee20 0a07 	vmul.f32	s0, s0, s14
 800c71c:	d02d      	beq.n	800c77a <align_factor+0x92>
 800c71e:	eeb4 0ae7 	vcmpe.f32	s0, s15
 800c722:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c726:	f103 32ff 	add.w	r2, r3, #4294967295
 800c72a:	dcf2      	bgt.n	800c712 <align_factor+0x2a>
 800c72c:	eddf 7a18 	vldr	s15, [pc, #96]	@ 800c790 <align_factor+0xa8>
 800c730:	ee60 7a27 	vmul.f32	s15, s0, s15
 800c734:	ee17 0a90 	vmov	r0, s15
 800c738:	f7f4 fa5e 	bl	8000bf8 <__aeabi_f2lz>
 800c73c:	ebb1 7fe0 	cmp.w	r1, r0, asr #31
 800c740:	bf1c      	itt	ne
 800c742:	f06f 4000 	mvnne.w	r0, #2147483648	@ 0x80000000
 800c746:	ea80 70e1 	eorne.w	r0, r0, r1, asr #31
 800c74a:	bd08      	pop	{r3, pc}
 800c74c:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800c750:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c754:	ddd4      	ble.n	800c700 <align_factor+0x18>
 800c756:	2301      	movs	r3, #1
 800c758:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800c75c:	e005      	b.n	800c76a <align_factor+0x82>
 800c75e:	800b      	strh	r3, [r1, #0]
 800c760:	b293      	uxth	r3, r2
 800c762:	2b21      	cmp	r3, #33	@ 0x21
 800c764:	ee30 0a00 	vadd.f32	s0, s0, s0
 800c768:	d00d      	beq.n	800c786 <align_factor+0x9e>
 800c76a:	eeb4 0ae7 	vcmpe.f32	s0, s15
 800c76e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c772:	f103 0201 	add.w	r2, r3, #1
 800c776:	d4f2      	bmi.n	800c75e <align_factor+0x76>
 800c778:	e7d8      	b.n	800c72c <align_factor+0x44>
 800c77a:	f64f 73e2 	movw	r3, #65506	@ 0xffe2
 800c77e:	ee30 0a00 	vadd.f32	s0, s0, s0
 800c782:	800b      	strh	r3, [r1, #0]
 800c784:	e7d2      	b.n	800c72c <align_factor+0x44>
 800c786:	2300      	movs	r3, #0
 800c788:	800b      	strh	r3, [r1, #0]
 800c78a:	4618      	mov	r0, r3
 800c78c:	bd08      	pop	{r3, pc}
 800c78e:	bf00      	nop
 800c790:	4f000000 	.word	0x4f000000

0800c794 <align_factor_ch>:
 800c794:	b361      	cbz	r1, 800c7f0 <align_factor_ch+0x5c>
 800c796:	b570      	push	{r4, r5, r6, lr}
 800c798:	ee80 7a20 	vdiv.f32	s14, s0, s1
 800c79c:	2600      	movs	r6, #0
 800c79e:	1e9d      	subs	r5, r3, #2
 800c7a0:	1f14      	subs	r4, r2, #4
 800c7a2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800c7a6:	ecf0 7a01 	vldmia	r0!, {s15}
 800c7aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c7ae:	ee17 ea90 	vmov	lr, s15
 800c7b2:	f3ce 52c7 	ubfx	r2, lr, #23, #8
 800c7b6:	f3ce 0c16 	ubfx	ip, lr, #0, #23
 800c7ba:	f50c 0c00 	add.w	ip, ip, #8388608	@ 0x800000
 800c7be:	f1be 0f00 	cmp.w	lr, #0
 800c7c2:	f1c2 027e 	rsb	r2, r2, #126	@ 0x7e
 800c7c6:	bfb8      	it	lt
 800c7c8:	f1cc 0c00 	rsblt	ip, ip, #0
 800c7cc:	2a1f      	cmp	r2, #31
 800c7ce:	ea4f 13cc 	mov.w	r3, ip, lsl #7
 800c7d2:	dc06      	bgt.n	800c7e2 <align_factor_ch+0x4e>
 800c7d4:	4281      	cmp	r1, r0
 800c7d6:	f825 2f02 	strh.w	r2, [r5, #2]!
 800c7da:	f844 3f04 	str.w	r3, [r4, #4]!
 800c7de:	d1e2      	bne.n	800c7a6 <align_factor_ch+0x12>
 800c7e0:	bd70      	pop	{r4, r5, r6, pc}
 800c7e2:	4281      	cmp	r1, r0
 800c7e4:	f825 6f02 	strh.w	r6, [r5, #2]!
 800c7e8:	f844 6f04 	str.w	r6, [r4, #4]!
 800c7ec:	d1db      	bne.n	800c7a6 <align_factor_ch+0x12>
 800c7ee:	bd70      	pop	{r4, r5, r6, pc}
 800c7f0:	4770      	bx	lr
 800c7f2:	bf00      	nop

0800c7f4 <st_int8_to16_no_shift>:
 800c7f4:	b570      	push	{r4, r5, r6, lr}
 800c7f6:	f1b2 0410 	subs.w	r4, r2, #16
 800c7fa:	f04f 0e00 	mov.w	lr, #0
 800c7fe:	d438      	bmi.n	800c872 <st_int8_to16_no_shift+0x7e>
 800c800:	f8d0 c000 	ldr.w	ip, [r0]
 800c804:	6843      	ldr	r3, [r0, #4]
 800c806:	fa2f f59c 	sxtb16	r5, ip, ror #8
 800c80a:	fa2f fc8c 	sxtb16	ip, ip
 800c80e:	eac5 462c 	pkhtb	r6, r5, ip, asr #16
 800c812:	eacc 4c05 	pkhbt	ip, ip, r5, lsl #16
 800c816:	fa2f f593 	sxtb16	r5, r3, ror #8
 800c81a:	604e      	str	r6, [r1, #4]
 800c81c:	f8c1 c000 	str.w	ip, [r1]
 800c820:	fa2f f383 	sxtb16	r3, r3
 800c824:	eac5 4623 	pkhtb	r6, r5, r3, asr #16
 800c828:	eac3 4305 	pkhbt	r3, r3, r5, lsl #16
 800c82c:	60ce      	str	r6, [r1, #12]
 800c82e:	608b      	str	r3, [r1, #8]
 800c830:	f8d0 c008 	ldr.w	ip, [r0, #8]
 800c834:	68c3      	ldr	r3, [r0, #12]
 800c836:	3010      	adds	r0, #16
 800c838:	fa2f f59c 	sxtb16	r5, ip, ror #8
 800c83c:	fa2f fc8c 	sxtb16	ip, ip
 800c840:	eac5 462c 	pkhtb	r6, r5, ip, asr #16
 800c844:	eacc 4c05 	pkhbt	ip, ip, r5, lsl #16
 800c848:	fa2f f593 	sxtb16	r5, r3, ror #8
 800c84c:	f10e 0e10 	add.w	lr, lr, #16
 800c850:	f8c1 c010 	str.w	ip, [r1, #16]
 800c854:	614e      	str	r6, [r1, #20]
 800c856:	45a6      	cmp	lr, r4
 800c858:	f101 0120 	add.w	r1, r1, #32
 800c85c:	fa2f f383 	sxtb16	r3, r3
 800c860:	eac5 4c23 	pkhtb	ip, r5, r3, asr #16
 800c864:	eac3 4305 	pkhbt	r3, r3, r5, lsl #16
 800c868:	f841 cc04 	str.w	ip, [r1, #-4]
 800c86c:	f841 3c08 	str.w	r3, [r1, #-8]
 800c870:	ddc6      	ble.n	800c800 <st_int8_to16_no_shift+0xc>
 800c872:	1f16      	subs	r6, r2, #4
 800c874:	4576      	cmp	r6, lr
 800c876:	db12      	blt.n	800c89e <st_int8_to16_no_shift+0xaa>
 800c878:	f850 3b04 	ldr.w	r3, [r0], #4
 800c87c:	fa2f f493 	sxtb16	r4, r3, ror #8
 800c880:	f10e 0e04 	add.w	lr, lr, #4
 800c884:	3108      	adds	r1, #8
 800c886:	45b6      	cmp	lr, r6
 800c888:	fa2f f383 	sxtb16	r3, r3
 800c88c:	eac4 4523 	pkhtb	r5, r4, r3, asr #16
 800c890:	eac3 4304 	pkhbt	r3, r3, r4, lsl #16
 800c894:	f841 5c04 	str.w	r5, [r1, #-4]
 800c898:	f841 3c08 	str.w	r3, [r1, #-8]
 800c89c:	ddec      	ble.n	800c878 <st_int8_to16_no_shift+0x84>
 800c89e:	4572      	cmp	r2, lr
 800c8a0:	dd09      	ble.n	800c8b6 <st_int8_to16_no_shift+0xc2>
 800c8a2:	eba2 020e 	sub.w	r2, r2, lr
 800c8a6:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 800c8aa:	f910 3b01 	ldrsb.w	r3, [r0], #1
 800c8ae:	f821 3b02 	strh.w	r3, [r1], #2
 800c8b2:	4291      	cmp	r1, r2
 800c8b4:	d1f9      	bne.n	800c8aa <st_int8_to16_no_shift+0xb6>
 800c8b6:	bd70      	pop	{r4, r5, r6, pc}

0800c8b8 <st_int8_to16_no_shift_interleaved>:
 800c8b8:	b570      	push	{r4, r5, r6, lr}
 800c8ba:	f1b2 0510 	subs.w	r5, r2, #16
 800c8be:	f04f 0e00 	mov.w	lr, #0
 800c8c2:	d427      	bmi.n	800c914 <st_int8_to16_no_shift_interleaved+0x5c>
 800c8c4:	f8d0 c000 	ldr.w	ip, [r0]
 800c8c8:	6843      	ldr	r3, [r0, #4]
 800c8ca:	fa2f f69c 	sxtb16	r6, ip, ror #8
 800c8ce:	fa2f fc8c 	sxtb16	ip, ip
 800c8d2:	fa2f f493 	sxtb16	r4, r3, ror #8
 800c8d6:	600e      	str	r6, [r1, #0]
 800c8d8:	f8c1 c004 	str.w	ip, [r1, #4]
 800c8dc:	608c      	str	r4, [r1, #8]
 800c8de:	fa2f f383 	sxtb16	r3, r3
 800c8e2:	60cb      	str	r3, [r1, #12]
 800c8e4:	f8d0 c008 	ldr.w	ip, [r0, #8]
 800c8e8:	68c3      	ldr	r3, [r0, #12]
 800c8ea:	3010      	adds	r0, #16
 800c8ec:	fa2f f69c 	sxtb16	r6, ip, ror #8
 800c8f0:	fa2f fc8c 	sxtb16	ip, ip
 800c8f4:	fa2f f493 	sxtb16	r4, r3, ror #8
 800c8f8:	f10e 0e10 	add.w	lr, lr, #16
 800c8fc:	610e      	str	r6, [r1, #16]
 800c8fe:	f8c1 c014 	str.w	ip, [r1, #20]
 800c902:	618c      	str	r4, [r1, #24]
 800c904:	45ae      	cmp	lr, r5
 800c906:	f101 0120 	add.w	r1, r1, #32
 800c90a:	fa2f f383 	sxtb16	r3, r3
 800c90e:	f841 3c04 	str.w	r3, [r1, #-4]
 800c912:	ddd7      	ble.n	800c8c4 <st_int8_to16_no_shift_interleaved+0xc>
 800c914:	1f14      	subs	r4, r2, #4
 800c916:	4574      	cmp	r4, lr
 800c918:	db10      	blt.n	800c93c <st_int8_to16_no_shift_interleaved+0x84>
 800c91a:	ebae 0e00 	sub.w	lr, lr, r0
 800c91e:	f850 3b04 	ldr.w	r3, [r0], #4
 800c922:	fa2f f293 	sxtb16	r2, r3, ror #8
 800c926:	eb00 0c0e 	add.w	ip, r0, lr
 800c92a:	600a      	str	r2, [r1, #0]
 800c92c:	4564      	cmp	r4, ip
 800c92e:	f101 0108 	add.w	r1, r1, #8
 800c932:	fa2f f383 	sxtb16	r3, r3
 800c936:	f841 3c04 	str.w	r3, [r1, #-4]
 800c93a:	daf0      	bge.n	800c91e <st_int8_to16_no_shift_interleaved+0x66>
 800c93c:	bd70      	pop	{r4, r5, r6, pc}
 800c93e:	bf00      	nop

0800c940 <st_int8_to16_dual>:
 800c940:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c944:	085f      	lsrs	r7, r3, #1
 800c946:	4616      	mov	r6, r2
 800c948:	4698      	mov	r8, r3
 800c94a:	eb00 0c02 	add.w	ip, r0, r2
 800c94e:	f000 80bb 	beq.w	800cac8 <st_int8_to16_dual+0x188>
 800c952:	f1a2 0510 	sub.w	r5, r2, #16
 800c956:	1f14      	subs	r4, r2, #4
 800c958:	2d00      	cmp	r5, #0
 800c95a:	f04f 0200 	mov.w	r2, #0
 800c95e:	db74      	blt.n	800ca4a <st_int8_to16_dual+0x10a>
 800c960:	f8d0 e000 	ldr.w	lr, [r0]
 800c964:	f8dc 3000 	ldr.w	r3, [ip]
 800c968:	fa2f f99e 	sxtb16	r9, lr, ror #8
 800c96c:	fa2f fe8e 	sxtb16	lr, lr
 800c970:	eac9 4a2e 	pkhtb	sl, r9, lr, asr #16
 800c974:	eace 4e09 	pkhbt	lr, lr, r9, lsl #16
 800c978:	fa2f f993 	sxtb16	r9, r3, ror #8
 800c97c:	f8c1 e000 	str.w	lr, [r1]
 800c980:	f8c1 a008 	str.w	sl, [r1, #8]
 800c984:	fa2f f383 	sxtb16	r3, r3
 800c988:	eac9 4e23 	pkhtb	lr, r9, r3, asr #16
 800c98c:	eac3 4309 	pkhbt	r3, r3, r9, lsl #16
 800c990:	f8c1 e00c 	str.w	lr, [r1, #12]
 800c994:	604b      	str	r3, [r1, #4]
 800c996:	f8d0 e004 	ldr.w	lr, [r0, #4]
 800c99a:	f8dc 3004 	ldr.w	r3, [ip, #4]
 800c99e:	fa2f f99e 	sxtb16	r9, lr, ror #8
 800c9a2:	fa2f fe8e 	sxtb16	lr, lr
 800c9a6:	eac9 4a2e 	pkhtb	sl, r9, lr, asr #16
 800c9aa:	eace 4e09 	pkhbt	lr, lr, r9, lsl #16
 800c9ae:	fa2f f993 	sxtb16	r9, r3, ror #8
 800c9b2:	f8c1 e010 	str.w	lr, [r1, #16]
 800c9b6:	f8c1 a018 	str.w	sl, [r1, #24]
 800c9ba:	fa2f f383 	sxtb16	r3, r3
 800c9be:	eac9 4e23 	pkhtb	lr, r9, r3, asr #16
 800c9c2:	eac3 4309 	pkhbt	r3, r3, r9, lsl #16
 800c9c6:	f8c1 e01c 	str.w	lr, [r1, #28]
 800c9ca:	614b      	str	r3, [r1, #20]
 800c9cc:	f8d0 e008 	ldr.w	lr, [r0, #8]
 800c9d0:	f8dc 3008 	ldr.w	r3, [ip, #8]
 800c9d4:	fa2f f99e 	sxtb16	r9, lr, ror #8
 800c9d8:	fa2f fe8e 	sxtb16	lr, lr
 800c9dc:	eac9 4a2e 	pkhtb	sl, r9, lr, asr #16
 800c9e0:	eace 4e09 	pkhbt	lr, lr, r9, lsl #16
 800c9e4:	fa2f f993 	sxtb16	r9, r3, ror #8
 800c9e8:	f8c1 e020 	str.w	lr, [r1, #32]
 800c9ec:	f8c1 a028 	str.w	sl, [r1, #40]	@ 0x28
 800c9f0:	3010      	adds	r0, #16
 800c9f2:	fa2f f383 	sxtb16	r3, r3
 800c9f6:	eac9 4e23 	pkhtb	lr, r9, r3, asr #16
 800c9fa:	eac3 4309 	pkhbt	r3, r3, r9, lsl #16
 800c9fe:	f8c1 e02c 	str.w	lr, [r1, #44]	@ 0x2c
 800ca02:	624b      	str	r3, [r1, #36]	@ 0x24
 800ca04:	f8dc 300c 	ldr.w	r3, [ip, #12]
 800ca08:	f850 ec04 	ldr.w	lr, [r0, #-4]
 800ca0c:	f10c 0c10 	add.w	ip, ip, #16
 800ca10:	fa2f f99e 	sxtb16	r9, lr, ror #8
 800ca14:	fa2f fe8e 	sxtb16	lr, lr
 800ca18:	eac9 4a2e 	pkhtb	sl, r9, lr, asr #16
 800ca1c:	eace 4e09 	pkhbt	lr, lr, r9, lsl #16
 800ca20:	fa2f f993 	sxtb16	r9, r3, ror #8
 800ca24:	3210      	adds	r2, #16
 800ca26:	f8c1 e030 	str.w	lr, [r1, #48]	@ 0x30
 800ca2a:	f8c1 a038 	str.w	sl, [r1, #56]	@ 0x38
 800ca2e:	42aa      	cmp	r2, r5
 800ca30:	f101 0140 	add.w	r1, r1, #64	@ 0x40
 800ca34:	fa2f f383 	sxtb16	r3, r3
 800ca38:	eac9 4e23 	pkhtb	lr, r9, r3, asr #16
 800ca3c:	eac3 4309 	pkhbt	r3, r3, r9, lsl #16
 800ca40:	f841 ec04 	str.w	lr, [r1, #-4]
 800ca44:	f841 3c0c 	str.w	r3, [r1, #-12]
 800ca48:	dd8a      	ble.n	800c960 <st_int8_to16_dual+0x20>
 800ca4a:	4294      	cmp	r4, r2
 800ca4c:	db1f      	blt.n	800ca8e <st_int8_to16_dual+0x14e>
 800ca4e:	f850 3b04 	ldr.w	r3, [r0], #4
 800ca52:	f85c eb04 	ldr.w	lr, [ip], #4
 800ca56:	fa2f f993 	sxtb16	r9, r3, ror #8
 800ca5a:	fa2f f383 	sxtb16	r3, r3
 800ca5e:	eac9 4a23 	pkhtb	sl, r9, r3, asr #16
 800ca62:	eac3 4309 	pkhbt	r3, r3, r9, lsl #16
 800ca66:	fa2f f99e 	sxtb16	r9, lr, ror #8
 800ca6a:	3204      	adds	r2, #4
 800ca6c:	600b      	str	r3, [r1, #0]
 800ca6e:	f8c1 a008 	str.w	sl, [r1, #8]
 800ca72:	42a2      	cmp	r2, r4
 800ca74:	f101 0110 	add.w	r1, r1, #16
 800ca78:	fa2f fe8e 	sxtb16	lr, lr
 800ca7c:	eac9 432e 	pkhtb	r3, r9, lr, asr #16
 800ca80:	eace 4e09 	pkhbt	lr, lr, r9, lsl #16
 800ca84:	f841 3c04 	str.w	r3, [r1, #-4]
 800ca88:	f841 ec0c 	str.w	lr, [r1, #-12]
 800ca8c:	dddf      	ble.n	800ca4e <st_int8_to16_dual+0x10e>
 800ca8e:	4296      	cmp	r6, r2
 800ca90:	dd40      	ble.n	800cb14 <st_int8_to16_dual+0x1d4>
 800ca92:	46e6      	mov	lr, ip
 800ca94:	1ab2      	subs	r2, r6, r2
 800ca96:	1d0b      	adds	r3, r1, #4
 800ca98:	eb00 0a02 	add.w	sl, r0, r2
 800ca9c:	f910 9b01 	ldrsb.w	r9, [r0], #1
 800caa0:	3304      	adds	r3, #4
 800caa2:	f823 9c08 	strh.w	r9, [r3, #-8]
 800caa6:	f91e 9b01 	ldrsb.w	r9, [lr], #1
 800caaa:	4550      	cmp	r0, sl
 800caac:	f823 9c06 	strh.w	r9, [r3, #-6]
 800cab0:	d1f4      	bne.n	800ca9c <st_int8_to16_dual+0x15c>
 800cab2:	4494      	add	ip, r2
 800cab4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800cab8:	3f01      	subs	r7, #1
 800caba:	b2bf      	uxth	r7, r7
 800cabc:	eb0a 0006 	add.w	r0, sl, r6
 800cac0:	44b4      	add	ip, r6
 800cac2:	2f00      	cmp	r7, #0
 800cac4:	f47f af48 	bne.w	800c958 <st_int8_to16_dual+0x18>
 800cac8:	f018 0f01 	tst.w	r8, #1
 800cacc:	d020      	beq.n	800cb10 <st_int8_to16_dual+0x1d0>
 800cace:	1f37      	subs	r7, r6, #4
 800cad0:	f04f 0200 	mov.w	r2, #0
 800cad4:	d411      	bmi.n	800cafa <st_int8_to16_dual+0x1ba>
 800cad6:	f850 3b04 	ldr.w	r3, [r0], #4
 800cada:	fa2f f493 	sxtb16	r4, r3, ror #8
 800cade:	3204      	adds	r2, #4
 800cae0:	3108      	adds	r1, #8
 800cae2:	4297      	cmp	r7, r2
 800cae4:	fa2f f383 	sxtb16	r3, r3
 800cae8:	eac4 4523 	pkhtb	r5, r4, r3, asr #16
 800caec:	eac3 4304 	pkhbt	r3, r3, r4, lsl #16
 800caf0:	f841 5c04 	str.w	r5, [r1, #-4]
 800caf4:	f841 3c08 	str.w	r3, [r1, #-8]
 800caf8:	daed      	bge.n	800cad6 <st_int8_to16_dual+0x196>
 800cafa:	4296      	cmp	r6, r2
 800cafc:	dd08      	ble.n	800cb10 <st_int8_to16_dual+0x1d0>
 800cafe:	1ab3      	subs	r3, r6, r2
 800cb00:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 800cb04:	f910 2b01 	ldrsb.w	r2, [r0], #1
 800cb08:	f821 2b02 	strh.w	r2, [r1], #2
 800cb0c:	428b      	cmp	r3, r1
 800cb0e:	d1f9      	bne.n	800cb04 <st_int8_to16_dual+0x1c4>
 800cb10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cb14:	4682      	mov	sl, r0
 800cb16:	e7cf      	b.n	800cab8 <st_int8_to16_dual+0x178>

0800cb18 <st_int8_to16_dual_interleaved>:
 800cb18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cb1c:	085f      	lsrs	r7, r3, #1
 800cb1e:	4616      	mov	r6, r2
 800cb20:	4698      	mov	r8, r3
 800cb22:	eb00 0c02 	add.w	ip, r0, r2
 800cb26:	f000 808e 	beq.w	800cc46 <st_int8_to16_dual_interleaved+0x12e>
 800cb2a:	f1a2 0510 	sub.w	r5, r2, #16
 800cb2e:	1f14      	subs	r4, r2, #4
 800cb30:	2d00      	cmp	r5, #0
 800cb32:	f04f 0e00 	mov.w	lr, #0
 800cb36:	db4d      	blt.n	800cbd4 <st_int8_to16_dual_interleaved+0xbc>
 800cb38:	6802      	ldr	r2, [r0, #0]
 800cb3a:	f8dc 3000 	ldr.w	r3, [ip]
 800cb3e:	fa2f fa92 	sxtb16	sl, r2, ror #8
 800cb42:	fa2f f282 	sxtb16	r2, r2
 800cb46:	fa2f f993 	sxtb16	r9, r3, ror #8
 800cb4a:	f8c1 a000 	str.w	sl, [r1]
 800cb4e:	f8c1 9004 	str.w	r9, [r1, #4]
 800cb52:	608a      	str	r2, [r1, #8]
 800cb54:	fa2f f383 	sxtb16	r3, r3
 800cb58:	60cb      	str	r3, [r1, #12]
 800cb5a:	6842      	ldr	r2, [r0, #4]
 800cb5c:	f8dc 3004 	ldr.w	r3, [ip, #4]
 800cb60:	fa2f fa92 	sxtb16	sl, r2, ror #8
 800cb64:	fa2f f282 	sxtb16	r2, r2
 800cb68:	fa2f f993 	sxtb16	r9, r3, ror #8
 800cb6c:	f8c1 a010 	str.w	sl, [r1, #16]
 800cb70:	f8c1 9014 	str.w	r9, [r1, #20]
 800cb74:	618a      	str	r2, [r1, #24]
 800cb76:	fa2f f383 	sxtb16	r3, r3
 800cb7a:	61cb      	str	r3, [r1, #28]
 800cb7c:	6882      	ldr	r2, [r0, #8]
 800cb7e:	f8dc 3008 	ldr.w	r3, [ip, #8]
 800cb82:	fa2f fa92 	sxtb16	sl, r2, ror #8
 800cb86:	fa2f f282 	sxtb16	r2, r2
 800cb8a:	fa2f f993 	sxtb16	r9, r3, ror #8
 800cb8e:	f8c1 a020 	str.w	sl, [r1, #32]
 800cb92:	f8c1 9024 	str.w	r9, [r1, #36]	@ 0x24
 800cb96:	628a      	str	r2, [r1, #40]	@ 0x28
 800cb98:	fa2f f383 	sxtb16	r3, r3
 800cb9c:	62cb      	str	r3, [r1, #44]	@ 0x2c
 800cb9e:	68c2      	ldr	r2, [r0, #12]
 800cba0:	f8dc 300c 	ldr.w	r3, [ip, #12]
 800cba4:	3010      	adds	r0, #16
 800cba6:	f10c 0c10 	add.w	ip, ip, #16
 800cbaa:	fa2f fa92 	sxtb16	sl, r2, ror #8
 800cbae:	fa2f f282 	sxtb16	r2, r2
 800cbb2:	fa2f f993 	sxtb16	r9, r3, ror #8
 800cbb6:	f10e 0e10 	add.w	lr, lr, #16
 800cbba:	f8c1 a030 	str.w	sl, [r1, #48]	@ 0x30
 800cbbe:	f8c1 9034 	str.w	r9, [r1, #52]	@ 0x34
 800cbc2:	638a      	str	r2, [r1, #56]	@ 0x38
 800cbc4:	45ae      	cmp	lr, r5
 800cbc6:	f101 0140 	add.w	r1, r1, #64	@ 0x40
 800cbca:	fa2f f383 	sxtb16	r3, r3
 800cbce:	f841 3c04 	str.w	r3, [r1, #-4]
 800cbd2:	ddb1      	ble.n	800cb38 <st_int8_to16_dual_interleaved+0x20>
 800cbd4:	4574      	cmp	r4, lr
 800cbd6:	db18      	blt.n	800cc0a <st_int8_to16_dual_interleaved+0xf2>
 800cbd8:	f850 2b04 	ldr.w	r2, [r0], #4
 800cbdc:	f85c 3b04 	ldr.w	r3, [ip], #4
 800cbe0:	fa2f fa92 	sxtb16	sl, r2, ror #8
 800cbe4:	fa2f f282 	sxtb16	r2, r2
 800cbe8:	fa2f f993 	sxtb16	r9, r3, ror #8
 800cbec:	f10e 0e04 	add.w	lr, lr, #4
 800cbf0:	f8c1 a000 	str.w	sl, [r1]
 800cbf4:	f8c1 9004 	str.w	r9, [r1, #4]
 800cbf8:	608a      	str	r2, [r1, #8]
 800cbfa:	45a6      	cmp	lr, r4
 800cbfc:	f101 0110 	add.w	r1, r1, #16
 800cc00:	fa2f f383 	sxtb16	r3, r3
 800cc04:	f841 3c04 	str.w	r3, [r1, #-4]
 800cc08:	dde6      	ble.n	800cbd8 <st_int8_to16_dual_interleaved+0xc0>
 800cc0a:	4576      	cmp	r6, lr
 800cc0c:	dd3d      	ble.n	800cc8a <st_int8_to16_dual_interleaved+0x172>
 800cc0e:	4662      	mov	r2, ip
 800cc10:	eba6 0e0e 	sub.w	lr, r6, lr
 800cc14:	1d0b      	adds	r3, r1, #4
 800cc16:	eb00 0a0e 	add.w	sl, r0, lr
 800cc1a:	f910 9b01 	ldrsb.w	r9, [r0], #1
 800cc1e:	3304      	adds	r3, #4
 800cc20:	f823 9c08 	strh.w	r9, [r3, #-8]
 800cc24:	f912 9b01 	ldrsb.w	r9, [r2], #1
 800cc28:	4550      	cmp	r0, sl
 800cc2a:	f823 9c06 	strh.w	r9, [r3, #-6]
 800cc2e:	d1f4      	bne.n	800cc1a <st_int8_to16_dual_interleaved+0x102>
 800cc30:	44f4      	add	ip, lr
 800cc32:	eb01 018e 	add.w	r1, r1, lr, lsl #2
 800cc36:	3f01      	subs	r7, #1
 800cc38:	b2bf      	uxth	r7, r7
 800cc3a:	eb0a 0006 	add.w	r0, sl, r6
 800cc3e:	44b4      	add	ip, r6
 800cc40:	2f00      	cmp	r7, #0
 800cc42:	f47f af75 	bne.w	800cb30 <st_int8_to16_dual_interleaved+0x18>
 800cc46:	f018 0f01 	tst.w	r8, #1
 800cc4a:	d01c      	beq.n	800cc86 <st_int8_to16_dual_interleaved+0x16e>
 800cc4c:	1f35      	subs	r5, r6, #4
 800cc4e:	f04f 0200 	mov.w	r2, #0
 800cc52:	d40d      	bmi.n	800cc70 <st_int8_to16_dual_interleaved+0x158>
 800cc54:	f850 3b04 	ldr.w	r3, [r0], #4
 800cc58:	fa2f f493 	sxtb16	r4, r3, ror #8
 800cc5c:	3204      	adds	r2, #4
 800cc5e:	600c      	str	r4, [r1, #0]
 800cc60:	4295      	cmp	r5, r2
 800cc62:	f101 0108 	add.w	r1, r1, #8
 800cc66:	fa2f f383 	sxtb16	r3, r3
 800cc6a:	f841 3c04 	str.w	r3, [r1, #-4]
 800cc6e:	daf1      	bge.n	800cc54 <st_int8_to16_dual_interleaved+0x13c>
 800cc70:	4296      	cmp	r6, r2
 800cc72:	dd08      	ble.n	800cc86 <st_int8_to16_dual_interleaved+0x16e>
 800cc74:	1ab3      	subs	r3, r6, r2
 800cc76:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 800cc7a:	f910 2b01 	ldrsb.w	r2, [r0], #1
 800cc7e:	f821 2b02 	strh.w	r2, [r1], #2
 800cc82:	428b      	cmp	r3, r1
 800cc84:	d1f9      	bne.n	800cc7a <st_int8_to16_dual_interleaved+0x162>
 800cc86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cc8a:	4682      	mov	sl, r0
 800cc8c:	e7d3      	b.n	800cc36 <st_int8_to16_dual_interleaved+0x11e>
 800cc8e:	bf00      	nop

0800cc90 <ai_padding_opt_init>:
 800cc90:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800cc94:	2700      	movs	r7, #0
 800cc96:	e9c0 7700 	strd	r7, r7, [r0]
 800cc9a:	6087      	str	r7, [r0, #8]
 800cc9c:	690e      	ldr	r6, [r1, #16]
 800cc9e:	46b9      	mov	r9, r7
 800cca0:	f1c6 0c00 	rsb	ip, r6, #0
 800cca4:	689e      	ldr	r6, [r3, #8]
 800cca6:	9c07      	ldr	r4, [sp, #28]
 800cca8:	42be      	cmp	r6, r7
 800ccaa:	dd1b      	ble.n	800cce4 <ai_padding_opt_init+0x54>
 800ccac:	463e      	mov	r6, r7
 800ccae:	46be      	mov	lr, r7
 800ccb0:	e012      	b.n	800ccd8 <ai_padding_opt_init+0x48>
 800ccb2:	6895      	ldr	r5, [r2, #8]
 800ccb4:	eba5 080c 	sub.w	r8, r5, ip
 800ccb8:	68a5      	ldr	r5, [r4, #8]
 800ccba:	45a8      	cmp	r8, r5
 800ccbc:	bfb5      	itete	lt
 800ccbe:	f109 0901 	addlt.w	r9, r9, #1
 800ccc2:	3701      	addge	r7, #1
 800ccc4:	f8c0 9008 	strlt.w	r9, [r0, #8]
 800ccc8:	6047      	strge	r7, [r0, #4]
 800ccca:	688d      	ldr	r5, [r1, #8]
 800cccc:	f10e 0e01 	add.w	lr, lr, #1
 800ccd0:	44ac      	add	ip, r5
 800ccd2:	689d      	ldr	r5, [r3, #8]
 800ccd4:	4575      	cmp	r5, lr
 800ccd6:	dd06      	ble.n	800cce6 <ai_padding_opt_init+0x56>
 800ccd8:	f1bc 0f00 	cmp.w	ip, #0
 800ccdc:	dae9      	bge.n	800ccb2 <ai_padding_opt_init+0x22>
 800ccde:	3601      	adds	r6, #1
 800cce0:	6006      	str	r6, [r0, #0]
 800cce2:	e7f2      	b.n	800ccca <ai_padding_opt_init+0x3a>
 800cce4:	463e      	mov	r6, r7
 800cce6:	2500      	movs	r5, #0
 800cce8:	e9c0 6703 	strd	r6, r7, [r0, #12]
 800ccec:	e9c0 5506 	strd	r5, r5, [r0, #24]
 800ccf0:	f8c0 9014 	str.w	r9, [r0, #20]
 800ccf4:	6205      	str	r5, [r0, #32]
 800ccf6:	694e      	ldr	r6, [r1, #20]
 800ccf8:	f1c6 0c00 	rsb	ip, r6, #0
 800ccfc:	685e      	ldr	r6, [r3, #4]
 800ccfe:	42ae      	cmp	r6, r5
 800cd00:	dd1c      	ble.n	800cd3c <ai_padding_opt_init+0xac>
 800cd02:	46ae      	mov	lr, r5
 800cd04:	e00f      	b.n	800cd26 <ai_padding_opt_init+0x96>
 800cd06:	6855      	ldr	r5, [r2, #4]
 800cd08:	6866      	ldr	r6, [r4, #4]
 800cd0a:	eba5 050c 	sub.w	r5, r5, ip
 800cd0e:	42b5      	cmp	r5, r6
 800cd10:	da10      	bge.n	800cd34 <ai_padding_opt_init+0xa4>
 800cd12:	6a05      	ldr	r5, [r0, #32]
 800cd14:	3501      	adds	r5, #1
 800cd16:	6205      	str	r5, [r0, #32]
 800cd18:	68cd      	ldr	r5, [r1, #12]
 800cd1a:	f10e 0e01 	add.w	lr, lr, #1
 800cd1e:	44ac      	add	ip, r5
 800cd20:	685d      	ldr	r5, [r3, #4]
 800cd22:	4575      	cmp	r5, lr
 800cd24:	dd0a      	ble.n	800cd3c <ai_padding_opt_init+0xac>
 800cd26:	f1bc 0f00 	cmp.w	ip, #0
 800cd2a:	daec      	bge.n	800cd06 <ai_padding_opt_init+0x76>
 800cd2c:	6985      	ldr	r5, [r0, #24]
 800cd2e:	3501      	adds	r5, #1
 800cd30:	6185      	str	r5, [r0, #24]
 800cd32:	e7f1      	b.n	800cd18 <ai_padding_opt_init+0x88>
 800cd34:	69c5      	ldr	r5, [r0, #28]
 800cd36:	3501      	adds	r5, #1
 800cd38:	61c5      	str	r5, [r0, #28]
 800cd3a:	e7ed      	b.n	800cd18 <ai_padding_opt_init+0x88>
 800cd3c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800cd40 <ai_padding_opt_phase1>:
 800cd40:	e9d0 3206 	ldrd	r3, r2, [r0, #24]
 800cd44:	b923      	cbnz	r3, 800cd50 <ai_padding_opt_phase1+0x10>
 800cd46:	b17a      	cbz	r2, 800cd68 <ai_padding_opt_phase1+0x28>
 800cd48:	3a01      	subs	r2, #1
 800cd4a:	8483      	strh	r3, [r0, #36]	@ 0x24
 800cd4c:	61c2      	str	r2, [r0, #28]
 800cd4e:	e004      	b.n	800cd5a <ai_padding_opt_phase1+0x1a>
 800cd50:	b152      	cbz	r2, 800cd68 <ai_padding_opt_phase1+0x28>
 800cd52:	2201      	movs	r2, #1
 800cd54:	3b01      	subs	r3, #1
 800cd56:	6183      	str	r3, [r0, #24]
 800cd58:	8482      	strh	r2, [r0, #36]	@ 0x24
 800cd5a:	68c2      	ldr	r2, [r0, #12]
 800cd5c:	e9d0 1304 	ldrd	r1, r3, [r0, #16]
 800cd60:	e9c0 2100 	strd	r2, r1, [r0]
 800cd64:	6083      	str	r3, [r0, #8]
 800cd66:	4770      	bx	lr
 800cd68:	2201      	movs	r2, #1
 800cd6a:	6a03      	ldr	r3, [r0, #32]
 800cd6c:	8482      	strh	r2, [r0, #36]	@ 0x24
 800cd6e:	3b01      	subs	r3, #1
 800cd70:	6203      	str	r3, [r0, #32]
 800cd72:	e7f2      	b.n	800cd5a <ai_padding_opt_phase1+0x1a>

0800cd74 <st_int8_avepool>:
 800cd74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd78:	b097      	sub	sp, #92	@ 0x5c
 800cd7a:	f8bd 4084 	ldrh.w	r4, [sp, #132]	@ 0x84
 800cd7e:	f99d 70a4 	ldrsb.w	r7, [sp, #164]	@ 0xa4
 800cd82:	940b      	str	r4, [sp, #44]	@ 0x2c
 800cd84:	f8bd 408c 	ldrh.w	r4, [sp, #140]	@ 0x8c
 800cd88:	9704      	str	r7, [sp, #16]
 800cd8a:	940c      	str	r4, [sp, #48]	@ 0x30
 800cd8c:	f8bd 4094 	ldrh.w	r4, [sp, #148]	@ 0x94
 800cd90:	f99d 70a8 	ldrsb.w	r7, [sp, #168]	@ 0xa8
 800cd94:	940d      	str	r4, [sp, #52]	@ 0x34
 800cd96:	f8bd 50a0 	ldrh.w	r5, [sp, #160]	@ 0xa0
 800cd9a:	461c      	mov	r4, r3
 800cd9c:	f8bd 309c 	ldrh.w	r3, [sp, #156]	@ 0x9c
 800cda0:	900a      	str	r0, [sp, #40]	@ 0x28
 800cda2:	f8bd b080 	ldrh.w	fp, [sp, #128]	@ 0x80
 800cda6:	f8bd c088 	ldrh.w	ip, [sp, #136]	@ 0x88
 800cdaa:	f8bd 6090 	ldrh.w	r6, [sp, #144]	@ 0x90
 800cdae:	f8bd 0098 	ldrh.w	r0, [sp, #152]	@ 0x98
 800cdb2:	9206      	str	r2, [sp, #24]
 800cdb4:	9307      	str	r3, [sp, #28]
 800cdb6:	9705      	str	r7, [sp, #20]
 800cdb8:	b13d      	cbz	r5, 800cdca <st_int8_avepool+0x56>
 800cdba:	4696      	mov	lr, r2
 800cdbc:	2200      	movs	r2, #0
 800cdbe:	fb0e fa0b 	mul.w	sl, lr, fp
 800cdc2:	b92b      	cbnz	r3, 800cdd0 <st_int8_avepool+0x5c>
 800cdc4:	3201      	adds	r2, #1
 800cdc6:	4295      	cmp	r5, r2
 800cdc8:	dcfc      	bgt.n	800cdc4 <st_int8_avepool+0x50>
 800cdca:	b017      	add	sp, #92	@ 0x5c
 800cdcc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cdd0:	eddd 7a04 	vldr	s15, [sp, #16]
 800cdd4:	910e      	str	r1, [sp, #56]	@ 0x38
 800cdd6:	eeb0 6a40 	vmov.f32	s12, s0
 800cdda:	eef0 6a60 	vmov.f32	s13, s1
 800cdde:	eec0 4a20 	vdiv.f32	s9, s0, s1
 800cde2:	eeb8 5ae7 	vcvt.f32.s32	s10, s15
 800cde6:	eddf 5a62 	vldr	s11, [pc, #392]	@ 800cf70 <st_int8_avepool+0x1fc>
 800cdea:	eddf 2a62 	vldr	s5, [pc, #392]	@ 800cf74 <st_int8_avepool+0x200>
 800cdee:	4637      	mov	r7, r6
 800cdf0:	4629      	mov	r1, r5
 800cdf2:	fb02 f500 	mul.w	r5, r2, r0
 800cdf6:	1bed      	subs	r5, r5, r7
 800cdf8:	ea25 73e5 	bic.w	r3, r5, r5, asr #31
 800cdfc:	4465      	add	r5, ip
 800cdfe:	42a5      	cmp	r5, r4
 800ce00:	bfa8      	it	ge
 800ce02:	4625      	movge	r5, r4
 800ce04:	46a9      	mov	r9, r5
 800ce06:	9d07      	ldr	r5, [sp, #28]
 800ce08:	fb02 f505 	mul.w	r5, r2, r5
 800ce0c:	9508      	str	r5, [sp, #32]
 800ce0e:	9d06      	ldr	r5, [sp, #24]
 800ce10:	fb03 f505 	mul.w	r5, r3, r5
 800ce14:	9509      	str	r5, [sp, #36]	@ 0x24
 800ce16:	f1bb 0f00 	cmp.w	fp, #0
 800ce1a:	f000 8084 	beq.w	800cf26 <st_int8_avepool+0x1b2>
 800ce1e:	eddd 7a05 	vldr	s15, [sp, #20]
 800ce22:	2500      	movs	r5, #0
 800ce24:	eeb8 4ae7 	vcvt.f32.s32	s8, s15
 800ce28:	4698      	mov	r8, r3
 800ce2a:	e9cd 240f 	strd	r2, r4, [sp, #60]	@ 0x3c
 800ce2e:	e9cd c711 	strd	ip, r7, [sp, #68]	@ 0x44
 800ce32:	e9cd 0113 	strd	r0, r1, [sp, #76]	@ 0x4c
 800ce36:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ce38:	9515      	str	r5, [sp, #84]	@ 0x54
 800ce3a:	fb05 fc03 	mul.w	ip, r5, r3
 800ce3e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ce40:	eef6 3a00 	vmov.f32	s7, #96	@ 0x3f000000  0.5
 800ce44:	ebac 0c03 	sub.w	ip, ip, r3
 800ce48:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ce4a:	2200      	movs	r2, #0
 800ce4c:	eb03 040c 	add.w	r4, r3, ip
 800ce50:	9b06      	ldr	r3, [sp, #24]
 800ce52:	ea2c 7cec 	bic.w	ip, ip, ip, asr #31
 800ce56:	429c      	cmp	r4, r3
 800ce58:	bfa8      	it	ge
 800ce5a:	461c      	movge	r4, r3
 800ce5c:	9b08      	ldr	r3, [sp, #32]
 800ce5e:	18e8      	adds	r0, r5, r3
 800ce60:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ce62:	4645      	mov	r5, r8
 800ce64:	fb0b 3000 	mla	r0, fp, r0, r3
 800ce68:	4601      	mov	r1, r0
 800ce6a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ce6c:	eb03 0e0c 	add.w	lr, r3, ip
 800ce70:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ce72:	fb0b 330e 	mla	r3, fp, lr, r3
 800ce76:	eba4 0e0c 	sub.w	lr, r4, ip
 800ce7a:	9303      	str	r3, [sp, #12]
 800ce7c:	45a9      	cmp	r9, r5
 800ce7e:	dd63      	ble.n	800cf48 <st_int8_avepool+0x1d4>
 800ce80:	f04f 0800 	mov.w	r8, #0
 800ce84:	462e      	mov	r6, r5
 800ce86:	4640      	mov	r0, r8
 800ce88:	9b03      	ldr	r3, [sp, #12]
 800ce8a:	e9cd 5201 	strd	r5, r2, [sp, #4]
 800ce8e:	18d7      	adds	r7, r2, r3
 800ce90:	4564      	cmp	r4, ip
 800ce92:	dd09      	ble.n	800cea8 <st_int8_avepool+0x134>
 800ce94:	463a      	mov	r2, r7
 800ce96:	4663      	mov	r3, ip
 800ce98:	f992 5000 	ldrsb.w	r5, [r2]
 800ce9c:	3301      	adds	r3, #1
 800ce9e:	429c      	cmp	r4, r3
 800cea0:	4428      	add	r0, r5
 800cea2:	445a      	add	r2, fp
 800cea4:	d1f8      	bne.n	800ce98 <st_int8_avepool+0x124>
 800cea6:	44f0      	add	r8, lr
 800cea8:	3601      	adds	r6, #1
 800ceaa:	45b1      	cmp	r9, r6
 800ceac:	4457      	add	r7, sl
 800ceae:	d1ef      	bne.n	800ce90 <st_int8_avepool+0x11c>
 800ceb0:	e9dd 5201 	ldrd	r5, r2, [sp, #4]
 800ceb4:	eeb4 6a66 	vcmp.f32	s12, s13
 800ceb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cebc:	d103      	bne.n	800cec6 <st_int8_avepool+0x152>
 800cebe:	e9dd 3604 	ldrd	r3, r6, [sp, #16]
 800cec2:	42b3      	cmp	r3, r6
 800cec4:	d036      	beq.n	800cf34 <st_int8_avepool+0x1c0>
 800cec6:	ee07 0a90 	vmov	s15, r0
 800ceca:	eeb8 3ae7 	vcvt.f32.s32	s6, s15
 800cece:	ee07 8a90 	vmov	s15, r8
 800ced2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800ced6:	eec3 7a07 	vdiv.f32	s15, s6, s14
 800ceda:	ee77 7ac5 	vsub.f32	s15, s15, s10
 800cede:	eeb0 7a44 	vmov.f32	s14, s8
 800cee2:	eea7 7aa4 	vfma.f32	s14, s15, s9
 800cee6:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 800ceea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ceee:	fe63 7aa5 	vselge.f32	s15, s7, s11
 800cef2:	ee77 7a87 	vadd.f32	s15, s15, s14
 800cef6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800cefa:	ee17 3a90 	vmov	r3, s15
 800cefe:	f303 0307 	ssat	r3, #8, r3
 800cf02:	700b      	strb	r3, [r1, #0]
 800cf04:	3201      	adds	r2, #1
 800cf06:	455a      	cmp	r2, fp
 800cf08:	f101 0101 	add.w	r1, r1, #1
 800cf0c:	d1b6      	bne.n	800ce7c <st_int8_avepool+0x108>
 800cf0e:	46a8      	mov	r8, r5
 800cf10:	9d15      	ldr	r5, [sp, #84]	@ 0x54
 800cf12:	9b07      	ldr	r3, [sp, #28]
 800cf14:	3501      	adds	r5, #1
 800cf16:	42ab      	cmp	r3, r5
 800cf18:	dc8d      	bgt.n	800ce36 <st_int8_avepool+0xc2>
 800cf1a:	e9dd 240f 	ldrd	r2, r4, [sp, #60]	@ 0x3c
 800cf1e:	e9dd c711 	ldrd	ip, r7, [sp, #68]	@ 0x44
 800cf22:	e9dd 0113 	ldrd	r0, r1, [sp, #76]	@ 0x4c
 800cf26:	3201      	adds	r2, #1
 800cf28:	4291      	cmp	r1, r2
 800cf2a:	f73f af62 	bgt.w	800cdf2 <st_int8_avepool+0x7e>
 800cf2e:	b017      	add	sp, #92	@ 0x5c
 800cf30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cf34:	2800      	cmp	r0, #0
 800cf36:	db13      	blt.n	800cf60 <st_int8_avepool+0x1ec>
 800cf38:	eb00 0068 	add.w	r0, r0, r8, asr #1
 800cf3c:	fbb0 f8f8 	udiv	r8, r0, r8
 800cf40:	f308 0307 	ssat	r3, #8, r8
 800cf44:	700b      	strb	r3, [r1, #0]
 800cf46:	e7dd      	b.n	800cf04 <st_int8_avepool+0x190>
 800cf48:	eeb4 6a66 	vcmp.f32	s12, s13
 800cf4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cf50:	d103      	bne.n	800cf5a <st_int8_avepool+0x1e6>
 800cf52:	e9dd 3004 	ldrd	r3, r0, [sp, #16]
 800cf56:	4283      	cmp	r3, r0
 800cf58:	d009      	beq.n	800cf6e <st_int8_avepool+0x1fa>
 800cf5a:	eef0 7a62 	vmov.f32	s15, s5
 800cf5e:	e7bc      	b.n	800ceda <st_int8_avepool+0x166>
 800cf60:	eb08 73d8 	add.w	r3, r8, r8, lsr #31
 800cf64:	eba0 0063 	sub.w	r0, r0, r3, asr #1
 800cf68:	fb90 f8f8 	sdiv	r8, r0, r8
 800cf6c:	e7e8      	b.n	800cf40 <st_int8_avepool+0x1cc>
 800cf6e:	deff      	udf	#255	@ 0xff
 800cf70:	befffffc 	.word	0xbefffffc
 800cf74:	7fc00000 	.word	0x7fc00000

0800cf78 <st_int16_fill>:
 800cf78:	b510      	push	{r4, lr}
 800cf7a:	eac0 4e00 	pkhbt	lr, r0, r0, lsl #16
 800cf7e:	0894      	lsrs	r4, r2, #2
 800cf80:	d00e      	beq.n	800cfa0 <st_int16_fill+0x28>
 800cf82:	460b      	mov	r3, r1
 800cf84:	f04f 0c00 	mov.w	ip, #0
 800cf88:	f10c 0c01 	add.w	ip, ip, #1
 800cf8c:	4564      	cmp	r4, ip
 800cf8e:	f8c3 e000 	str.w	lr, [r3]
 800cf92:	f8c3 e004 	str.w	lr, [r3, #4]
 800cf96:	f103 0308 	add.w	r3, r3, #8
 800cf9a:	d1f5      	bne.n	800cf88 <st_int16_fill+0x10>
 800cf9c:	eb01 01c4 	add.w	r1, r1, r4, lsl #3
 800cfa0:	f012 0203 	ands.w	r2, r2, #3
 800cfa4:	d006      	beq.n	800cfb4 <st_int16_fill+0x3c>
 800cfa6:	2a01      	cmp	r2, #1
 800cfa8:	8008      	strh	r0, [r1, #0]
 800cfaa:	d003      	beq.n	800cfb4 <st_int16_fill+0x3c>
 800cfac:	2a02      	cmp	r2, #2
 800cfae:	8048      	strh	r0, [r1, #2]
 800cfb0:	bf18      	it	ne
 800cfb2:	8088      	strhne	r0, [r1, #4]
 800cfb4:	bd10      	pop	{r4, pc}
 800cfb6:	bf00      	nop

0800cfb8 <st_sssa8_ch_convolve_rank1upd>:
 800cfb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cfbc:	b087      	sub	sp, #28
 800cfbe:	f8bd 4040 	ldrh.w	r4, [sp, #64]	@ 0x40
 800cfc2:	f99d b048 	ldrsb.w	fp, [sp, #72]	@ 0x48
 800cfc6:	fb13 f304 	smulbb	r3, r3, r4
 800cfca:	fb13 f300 	smulbb	r3, r3, r0
 800cfce:	460c      	mov	r4, r1
 800cfd0:	b29d      	uxth	r5, r3
 800cfd2:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800cfd4:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800cfd6:	2a00      	cmp	r2, #0
 800cfd8:	f000 8085 	beq.w	800d0e6 <st_sssa8_ch_convolve_rank1upd+0x12e>
 800cfdc:	ea4f 0895 	mov.w	r8, r5, lsr #2
 800cfe0:	f1a3 0904 	sub.w	r9, r3, #4
 800cfe4:	f1a8 0381 	sub.w	r3, r8, #129	@ 0x81
 800cfe8:	f3c3 13c8 	ubfx	r3, r3, #7, #9
 800cfec:	f005 0503 	and.w	r5, r5, #3
 800cff0:	ebc3 2643 	rsb	r6, r3, r3, lsl #9
 800cff4:	f1a8 0080 	sub.w	r0, r8, #128	@ 0x80
 800cff8:	1e6f      	subs	r7, r5, #1
 800cffa:	eb00 10c6 	add.w	r0, r0, r6, lsl #7
 800cffe:	b2bf      	uxth	r7, r7
 800d000:	025e      	lsls	r6, r3, #9
 800d002:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 800d006:	eb01 0a82 	add.w	sl, r1, r2, lsl #2
 800d00a:	b280      	uxth	r0, r0
 800d00c:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 800d010:	1c79      	adds	r1, r7, #1
 800d012:	9602      	str	r6, [sp, #8]
 800d014:	9103      	str	r1, [sp, #12]
 800d016:	4606      	mov	r6, r0
 800d018:	4639      	mov	r1, r7
 800d01a:	3301      	adds	r3, #1
 800d01c:	025b      	lsls	r3, r3, #9
 800d01e:	f1b8 0f80 	cmp.w	r8, #128	@ 0x80
 800d022:	d965      	bls.n	800d0f0 <st_sssa8_ch_convolve_rank1upd+0x138>
 800d024:	f8cd 9014 	str.w	r9, [sp, #20]
 800d028:	f04f 0c00 	mov.w	ip, #0
 800d02c:	4689      	mov	r9, r1
 800d02e:	9802      	ldr	r0, [sp, #8]
 800d030:	f504 7700 	add.w	r7, r4, #512	@ 0x200
 800d034:	eb04 0e00 	add.w	lr, r4, r0
 800d038:	f8cd a010 	str.w	sl, [sp, #16]
 800d03c:	f8cd e004 	str.w	lr, [sp, #4]
 800d040:	2000      	movs	r0, #0
 800d042:	f5a7 7a00 	sub.w	sl, r7, #512	@ 0x200
 800d046:	f85a 1b04 	ldr.w	r1, [sl], #4
 800d04a:	fa2f fe81 	sxtb16	lr, r1
 800d04e:	45ba      	cmp	sl, r7
 800d050:	ea4f 2131 	mov.w	r1, r1, ror #8
 800d054:	fa90 f01e 	qadd16	r0, r0, lr
 800d058:	fa2f f181 	sxtb16	r1, r1
 800d05c:	fa90 f011 	qadd16	r0, r0, r1
 800d060:	d1f1      	bne.n	800d046 <st_sssa8_ch_convolve_rank1upd+0x8e>
 800d062:	b201      	sxth	r1, r0
 800d064:	eb01 4120 	add.w	r1, r1, r0, asr #16
 800d068:	448c      	add	ip, r1
 800d06a:	9901      	ldr	r1, [sp, #4]
 800d06c:	f50a 7700 	add.w	r7, sl, #512	@ 0x200
 800d070:	428f      	cmp	r7, r1
 800d072:	d1e5      	bne.n	800d040 <st_sssa8_ch_convolve_rank1upd+0x88>
 800d074:	eb04 0e03 	add.w	lr, r4, r3
 800d078:	4634      	mov	r4, r6
 800d07a:	4649      	mov	r1, r9
 800d07c:	f8dd a010 	ldr.w	sl, [sp, #16]
 800d080:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800d084:	b394      	cbz	r4, 800d0ec <st_sssa8_ch_convolve_rank1upd+0x134>
 800d086:	2000      	movs	r0, #0
 800d088:	eb0e 0484 	add.w	r4, lr, r4, lsl #2
 800d08c:	f8cd a004 	str.w	sl, [sp, #4]
 800d090:	f85e 7b04 	ldr.w	r7, [lr], #4
 800d094:	fa2f fa87 	sxtb16	sl, r7
 800d098:	45a6      	cmp	lr, r4
 800d09a:	ea4f 2737 	mov.w	r7, r7, ror #8
 800d09e:	fa90 f01a 	qadd16	r0, r0, sl
 800d0a2:	fa2f f787 	sxtb16	r7, r7
 800d0a6:	fa90 f017 	qadd16	r0, r0, r7
 800d0aa:	d1f1      	bne.n	800d090 <st_sssa8_ch_convolve_rank1upd+0xd8>
 800d0ac:	b207      	sxth	r7, r0
 800d0ae:	eb07 4020 	add.w	r0, r7, r0, asr #16
 800d0b2:	f8dd a004 	ldr.w	sl, [sp, #4]
 800d0b6:	4484      	add	ip, r0
 800d0b8:	b16d      	cbz	r5, 800d0d6 <st_sssa8_ch_convolve_rank1upd+0x11e>
 800d0ba:	f994 0000 	ldrsb.w	r0, [r4]
 800d0be:	4484      	add	ip, r0
 800d0c0:	b139      	cbz	r1, 800d0d2 <st_sssa8_ch_convolve_rank1upd+0x11a>
 800d0c2:	f994 0001 	ldrsb.w	r0, [r4, #1]
 800d0c6:	2d02      	cmp	r5, #2
 800d0c8:	4484      	add	ip, r0
 800d0ca:	bf1c      	itt	ne
 800d0cc:	f994 0002 	ldrsbne.w	r0, [r4, #2]
 800d0d0:	4484      	addne	ip, r0
 800d0d2:	9803      	ldr	r0, [sp, #12]
 800d0d4:	4404      	add	r4, r0
 800d0d6:	f859 0f04 	ldr.w	r0, [r9, #4]!
 800d0da:	fb0c 001b 	mls	r0, ip, fp, r0
 800d0de:	f84a 0b04 	str.w	r0, [sl], #4
 800d0e2:	4592      	cmp	sl, r2
 800d0e4:	d19b      	bne.n	800d01e <st_sssa8_ch_convolve_rank1upd+0x66>
 800d0e6:	b007      	add	sp, #28
 800d0e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d0ec:	4674      	mov	r4, lr
 800d0ee:	e7e3      	b.n	800d0b8 <st_sssa8_ch_convolve_rank1upd+0x100>
 800d0f0:	46a6      	mov	lr, r4
 800d0f2:	f04f 0c00 	mov.w	ip, #0
 800d0f6:	4644      	mov	r4, r8
 800d0f8:	e7c4      	b.n	800d084 <st_sssa8_ch_convolve_rank1upd+0xcc>
 800d0fa:	bf00      	nop

0800d0fc <st_sssa8_fully_connected>:
 800d0fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d100:	b091      	sub	sp, #68	@ 0x44
 800d102:	9c1a      	ldr	r4, [sp, #104]	@ 0x68
 800d104:	4694      	mov	ip, r2
 800d106:	6824      	ldr	r4, [r4, #0]
 800d108:	f99d 2074 	ldrsb.w	r2, [sp, #116]	@ 0x74
 800d10c:	9409      	str	r4, [sp, #36]	@ 0x24
 800d10e:	9c1b      	ldr	r4, [sp, #108]	@ 0x6c
 800d110:	468a      	mov	sl, r1
 800d112:	f9b4 8000 	ldrsh.w	r8, [r4]
 800d116:	f99d 6070 	ldrsb.w	r6, [sp, #112]	@ 0x70
 800d11a:	f108 34ff 	add.w	r4, r8, #4294967295
 800d11e:	2c14      	cmp	r4, #20
 800d120:	940b      	str	r4, [sp, #44]	@ 0x2c
 800d122:	9008      	str	r0, [sp, #32]
 800d124:	9207      	str	r2, [sp, #28]
 800d126:	d807      	bhi.n	800d138 <st_sssa8_fully_connected+0x3c>
 800d128:	2101      	movs	r1, #1
 800d12a:	fa02 f008 	lsl.w	r0, r2, r8
 800d12e:	fa01 f108 	lsl.w	r1, r1, r8
 800d132:	eb00 0251 	add.w	r2, r0, r1, lsr #1
 800d136:	9207      	str	r2, [sp, #28]
 800d138:	49c1      	ldr	r1, [pc, #772]	@ (800d440 <st_sssa8_fully_connected+0x344>)
 800d13a:	4662      	mov	r2, ip
 800d13c:	fba1 0103 	umull	r0, r1, r1, r3
 800d140:	ea4f 0b91 	mov.w	fp, r1, lsr #2
 800d144:	eb0b 014b 	add.w	r1, fp, fp, lsl #1
 800d148:	eba3 0941 	sub.w	r9, r3, r1, lsl #1
 800d14c:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 800d14e:	fb0b f40c 	mul.w	r4, fp, ip
 800d152:	eb03 0541 	add.w	r5, r3, r1, lsl #1
 800d156:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800d158:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 800d15c:	eb03 07c1 	add.w	r7, r3, r1, lsl #3
 800d160:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800d162:	fa1f f989 	uxth.w	r9, r9
 800d166:	eb0a 0444 	add.w	r4, sl, r4, lsl #1
 800d16a:	2b00      	cmp	r3, #0
 800d16c:	f000 80a1 	beq.w	800d2b2 <st_sssa8_fully_connected+0x1b6>
 800d170:	4619      	mov	r1, r3
 800d172:	eac6 4306 	pkhbt	r3, r6, r6, lsl #16
 800d176:	9600      	str	r6, [sp, #0]
 800d178:	4666      	mov	r6, ip
 800d17a:	9808      	ldr	r0, [sp, #32]
 800d17c:	f000 fa0e 	bl	800d59c <st_int8_reordered_no_shift_zero>
 800d180:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d182:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 800d184:	9002      	str	r0, [sp, #8]
 800d186:	9807      	ldr	r0, [sp, #28]
 800d188:	9304      	str	r3, [sp, #16]
 800d18a:	9001      	str	r0, [sp, #4]
 800d18c:	4651      	mov	r1, sl
 800d18e:	4632      	mov	r2, r6
 800d190:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800d192:	9820      	ldr	r0, [sp, #128]	@ 0x80
 800d194:	f8cd b000 	str.w	fp, [sp]
 800d198:	f8cd 800c 	str.w	r8, [sp, #12]
 800d19c:	f000 fbd0 	bl	800d940 <st_sssa8_dense_loop>
 800d1a0:	f1b9 0f00 	cmp.w	r9, #0
 800d1a4:	d061      	beq.n	800d26a <st_sssa8_fully_connected+0x16e>
 800d1a6:	2101      	movs	r1, #1
 800d1a8:	f006 0203 	and.w	r2, r6, #3
 800d1ac:	ea4f 0e96 	mov.w	lr, r6, lsr #2
 800d1b0:	1e50      	subs	r0, r2, #1
 800d1b2:	f10e 33ff 	add.w	r3, lr, #4294967295
 800d1b6:	b286      	uxth	r6, r0
 800d1b8:	b29b      	uxth	r3, r3
 800d1ba:	f1a8 0002 	sub.w	r0, r8, #2
 800d1be:	440b      	add	r3, r1
 800d1c0:	4081      	lsls	r1, r0
 800d1c2:	910d      	str	r1, [sp, #52]	@ 0x34
 800d1c4:	9920      	ldr	r1, [sp, #128]	@ 0x80
 800d1c6:	ea4f 0b83 	mov.w	fp, r3, lsl #2
 800d1ca:	eb01 0ac3 	add.w	sl, r1, r3, lsl #3
 800d1ce:	920a      	str	r2, [sp, #40]	@ 0x28
 800d1d0:	4659      	mov	r1, fp
 800d1d2:	4632      	mov	r2, r6
 800d1d4:	1c73      	adds	r3, r6, #1
 800d1d6:	930c      	str	r3, [sp, #48]	@ 0x30
 800d1d8:	f1c8 0301 	rsb	r3, r8, #1
 800d1dc:	44a9      	add	r9, r5
 800d1de:	930e      	str	r3, [sp, #56]	@ 0x38
 800d1e0:	f857 3b04 	ldr.w	r3, [r7], #4
 800d1e4:	f1be 0f00 	cmp.w	lr, #0
 800d1e8:	d060      	beq.n	800d2ac <st_sssa8_fully_connected+0x1b0>
 800d1ea:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800d1ec:	eb04 0b01 	add.w	fp, r4, r1
 800d1f0:	9508      	str	r5, [sp, #32]
 800d1f2:	f854 0b04 	ldr.w	r0, [r4], #4
 800d1f6:	fa2f fc90 	sxtb16	ip, r0, ror #8
 800d1fa:	6835      	ldr	r5, [r6, #0]
 800d1fc:	fa2f f080 	sxtb16	r0, r0
 800d200:	fb25 3500 	smlad	r5, r5, r0, r3
 800d204:	6873      	ldr	r3, [r6, #4]
 800d206:	3608      	adds	r6, #8
 800d208:	fb23 530c 	smlad	r3, r3, ip, r5
 800d20c:	45a3      	cmp	fp, r4
 800d20e:	d1f0      	bne.n	800d1f2 <st_sssa8_fully_connected+0xf6>
 800d210:	4650      	mov	r0, sl
 800d212:	9d08      	ldr	r5, [sp, #32]
 800d214:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800d216:	2c00      	cmp	r4, #0
 800d218:	d039      	beq.n	800d28e <st_sssa8_fully_connected+0x192>
 800d21a:	f99b 4000 	ldrsb.w	r4, [fp]
 800d21e:	8806      	ldrh	r6, [r0, #0]
 800d220:	fb16 3304 	smlabb	r3, r6, r4, r3
 800d224:	b162      	cbz	r2, 800d240 <st_sssa8_fully_connected+0x144>
 800d226:	f99b 4001 	ldrsb.w	r4, [fp, #1]
 800d22a:	8846      	ldrh	r6, [r0, #2]
 800d22c:	fb16 3304 	smlabb	r3, r6, r4, r3
 800d230:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800d232:	2c02      	cmp	r4, #2
 800d234:	d004      	beq.n	800d240 <st_sssa8_fully_connected+0x144>
 800d236:	8884      	ldrh	r4, [r0, #4]
 800d238:	f99b 0002 	ldrsb.w	r0, [fp, #2]
 800d23c:	fb14 3300 	smlabb	r3, r4, r0, r3
 800d240:	980c      	ldr	r0, [sp, #48]	@ 0x30
 800d242:	eb0b 0400 	add.w	r4, fp, r0
 800d246:	f1b8 0f15 	cmp.w	r8, #21
 800d24a:	dd12      	ble.n	800d272 <st_sssa8_fully_connected+0x176>
 800d24c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d24e:	9e0d      	ldr	r6, [sp, #52]	@ 0x34
 800d250:	fb53 6300 	smmla	r3, r3, r0, r6
 800d254:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800d256:	4103      	asrs	r3, r0
 800d258:	9807      	ldr	r0, [sp, #28]
 800d25a:	4403      	add	r3, r0
 800d25c:	f303 0307 	ssat	r3, #8, r3
 800d260:	b25b      	sxtb	r3, r3
 800d262:	f805 3b01 	strb.w	r3, [r5], #1
 800d266:	454d      	cmp	r5, r9
 800d268:	d1ba      	bne.n	800d1e0 <st_sssa8_fully_connected+0xe4>
 800d26a:	2000      	movs	r0, #0
 800d26c:	b011      	add	sp, #68	@ 0x44
 800d26e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d272:	f1b8 0f00 	cmp.w	r8, #0
 800d276:	dd0c      	ble.n	800d292 <st_sssa8_fully_connected+0x196>
 800d278:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d27a:	9e07      	ldr	r6, [sp, #28]
 800d27c:	005b      	lsls	r3, r3, #1
 800d27e:	fb53 6300 	smmla	r3, r3, r0, r6
 800d282:	fa43 f308 	asr.w	r3, r3, r8
 800d286:	f303 0307 	ssat	r3, #8, r3
 800d28a:	b25b      	sxtb	r3, r3
 800d28c:	e7e9      	b.n	800d262 <st_sssa8_fully_connected+0x166>
 800d28e:	465c      	mov	r4, fp
 800d290:	e7d9      	b.n	800d246 <st_sssa8_fully_connected+0x14a>
 800d292:	980e      	ldr	r0, [sp, #56]	@ 0x38
 800d294:	4083      	lsls	r3, r0
 800d296:	f303 031f 	ssat	r3, #32, r3
 800d29a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d29c:	fb53 f310 	smmulr	r3, r3, r0
 800d2a0:	9807      	ldr	r0, [sp, #28]
 800d2a2:	4403      	add	r3, r0
 800d2a4:	f303 0307 	ssat	r3, #8, r3
 800d2a8:	b25b      	sxtb	r3, r3
 800d2aa:	e7da      	b.n	800d262 <st_sssa8_fully_connected+0x166>
 800d2ac:	46a3      	mov	fp, r4
 800d2ae:	9820      	ldr	r0, [sp, #128]	@ 0x80
 800d2b0:	e7b0      	b.n	800d214 <st_sssa8_fully_connected+0x118>
 800d2b2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d2b4:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 800d2b6:	4651      	mov	r1, sl
 800d2b8:	e9cd 6202 	strd	r6, r2, [sp, #8]
 800d2bc:	f8dd a020 	ldr.w	sl, [sp, #32]
 800d2c0:	9a07      	ldr	r2, [sp, #28]
 800d2c2:	9305      	str	r3, [sp, #20]
 800d2c4:	f8cd b000 	str.w	fp, [sp]
 800d2c8:	9201      	str	r2, [sp, #4]
 800d2ca:	4650      	mov	r0, sl
 800d2cc:	4662      	mov	r2, ip
 800d2ce:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800d2d0:	f8cd 8010 	str.w	r8, [sp, #16]
 800d2d4:	46e3      	mov	fp, ip
 800d2d6:	f000 fd0b 	bl	800dcf0 <st_sssa8_dense_memopt_loop>
 800d2da:	f1b9 0f00 	cmp.w	r9, #0
 800d2de:	d0c4      	beq.n	800d26a <st_sssa8_fully_connected+0x16e>
 800d2e0:	4658      	mov	r0, fp
 800d2e2:	2101      	movs	r1, #1
 800d2e4:	44a9      	add	r9, r5
 800d2e6:	46ce      	mov	lr, r9
 800d2e8:	4681      	mov	r9, r0
 800d2ea:	f1ab 0310 	sub.w	r3, fp, #16
 800d2ee:	f023 030f 	bic.w	r3, r3, #15
 800d2f2:	f103 0b10 	add.w	fp, r3, #16
 800d2f6:	f1a8 0302 	sub.w	r3, r8, #2
 800d2fa:	fa01 f303 	lsl.w	r3, r1, r3
 800d2fe:	eb0a 020b 	add.w	r2, sl, fp
 800d302:	930e      	str	r3, [sp, #56]	@ 0x38
 800d304:	f1b9 0f0f 	cmp.w	r9, #15
 800d308:	eba1 0308 	sub.w	r3, r1, r8
 800d30c:	930f      	str	r3, [sp, #60]	@ 0x3c
 800d30e:	f1c6 0100 	rsb	r1, r6, #0
 800d312:	46c2      	mov	sl, r8
 800d314:	eac1 4101 	pkhbt	r1, r1, r1, lsl #16
 800d318:	f857 3b04 	ldr.w	r3, [r7], #4
 800d31c:	920d      	str	r2, [sp, #52]	@ 0x34
 800d31e:	dd78      	ble.n	800d412 <st_sssa8_fully_connected+0x316>
 800d320:	9808      	ldr	r0, [sp, #32]
 800d322:	eb04 080b 	add.w	r8, r4, fp
 800d326:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800d32a:	950c      	str	r5, [sp, #48]	@ 0x30
 800d32c:	6822      	ldr	r2, [r4, #0]
 800d32e:	6805      	ldr	r5, [r0, #0]
 800d330:	fa2f fb92 	sxtb16	fp, r2, ror #8
 800d334:	ea4f 2c35 	mov.w	ip, r5, ror #8
 800d338:	fa2f f282 	sxtb16	r2, r2
 800d33c:	fa21 f585 	sxtab16	r5, r1, r5
 800d340:	fa21 fc8c 	sxtab16	ip, r1, ip
 800d344:	fb25 3502 	smlad	r5, r5, r2, r3
 800d348:	fb2c 550b 	smlad	r5, ip, fp, r5
 800d34c:	f8d4 c004 	ldr.w	ip, [r4, #4]
 800d350:	6843      	ldr	r3, [r0, #4]
 800d352:	fa2f fb9c 	sxtb16	fp, ip, ror #8
 800d356:	ea4f 2233 	mov.w	r2, r3, ror #8
 800d35a:	fa2f fc8c 	sxtb16	ip, ip
 800d35e:	fa21 f383 	sxtab16	r3, r1, r3
 800d362:	fa21 f282 	sxtab16	r2, r1, r2
 800d366:	fb23 530c 	smlad	r3, r3, ip, r5
 800d36a:	fb22 320b 	smlad	r2, r2, fp, r3
 800d36e:	f8d4 c008 	ldr.w	ip, [r4, #8]
 800d372:	6883      	ldr	r3, [r0, #8]
 800d374:	fa2f fb9c 	sxtb16	fp, ip, ror #8
 800d378:	ea4f 2533 	mov.w	r5, r3, ror #8
 800d37c:	fa2f fc8c 	sxtb16	ip, ip
 800d380:	fa21 f383 	sxtab16	r3, r1, r3
 800d384:	fa21 f585 	sxtab16	r5, r1, r5
 800d388:	fb23 230c 	smlad	r3, r3, ip, r2
 800d38c:	fb25 350b 	smlad	r5, r5, fp, r3
 800d390:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 800d394:	68c2      	ldr	r2, [r0, #12]
 800d396:	3410      	adds	r4, #16
 800d398:	3010      	adds	r0, #16
 800d39a:	fa2f fb9c 	sxtb16	fp, ip, ror #8
 800d39e:	ea4f 2332 	mov.w	r3, r2, ror #8
 800d3a2:	fa2f fc8c 	sxtb16	ip, ip
 800d3a6:	fa21 f282 	sxtab16	r2, r1, r2
 800d3aa:	fa21 f383 	sxtab16	r3, r1, r3
 800d3ae:	fb22 520c 	smlad	r2, r2, ip, r5
 800d3b2:	fb23 230b 	smlad	r3, r3, fp, r2
 800d3b6:	45a0      	cmp	r8, r4
 800d3b8:	d1b8      	bne.n	800d32c <st_sssa8_fully_connected+0x230>
 800d3ba:	e9dd 500c 	ldrd	r5, r0, [sp, #48]	@ 0x30
 800d3be:	f8dd b028 	ldr.w	fp, [sp, #40]	@ 0x28
 800d3c2:	465c      	mov	r4, fp
 800d3c4:	45a1      	cmp	r9, r4
 800d3c6:	dd29      	ble.n	800d41c <st_sssa8_fully_connected+0x320>
 800d3c8:	eba9 0404 	sub.w	r4, r9, r4
 800d3cc:	4444      	add	r4, r8
 800d3ce:	f918 cb01 	ldrsb.w	ip, [r8], #1
 800d3d2:	f910 2b01 	ldrsb.w	r2, [r0], #1
 800d3d6:	45a0      	cmp	r8, r4
 800d3d8:	eba2 0206 	sub.w	r2, r2, r6
 800d3dc:	fb12 330c 	smlabb	r3, r2, ip, r3
 800d3e0:	d1f5      	bne.n	800d3ce <st_sssa8_fully_connected+0x2d2>
 800d3e2:	f1ba 0f15 	cmp.w	sl, #21
 800d3e6:	dd1d      	ble.n	800d424 <st_sssa8_fully_connected+0x328>
 800d3e8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d3ea:	980e      	ldr	r0, [sp, #56]	@ 0x38
 800d3ec:	fb53 0302 	smmla	r3, r3, r2, r0
 800d3f0:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800d3f2:	4113      	asrs	r3, r2
 800d3f4:	9a07      	ldr	r2, [sp, #28]
 800d3f6:	4413      	add	r3, r2
 800d3f8:	f303 0307 	ssat	r3, #8, r3
 800d3fc:	b25b      	sxtb	r3, r3
 800d3fe:	f805 3b01 	strb.w	r3, [r5], #1
 800d402:	4575      	cmp	r5, lr
 800d404:	f43f af31 	beq.w	800d26a <st_sssa8_fully_connected+0x16e>
 800d408:	f1b9 0f0f 	cmp.w	r9, #15
 800d40c:	f857 3b04 	ldr.w	r3, [r7], #4
 800d410:	dc86      	bgt.n	800d320 <st_sssa8_fully_connected+0x224>
 800d412:	46a0      	mov	r8, r4
 800d414:	2400      	movs	r4, #0
 800d416:	45a1      	cmp	r9, r4
 800d418:	9808      	ldr	r0, [sp, #32]
 800d41a:	dcd5      	bgt.n	800d3c8 <st_sssa8_fully_connected+0x2cc>
 800d41c:	f1ba 0f15 	cmp.w	sl, #21
 800d420:	4644      	mov	r4, r8
 800d422:	dce1      	bgt.n	800d3e8 <st_sssa8_fully_connected+0x2ec>
 800d424:	f1ba 0f00 	cmp.w	sl, #0
 800d428:	dd0c      	ble.n	800d444 <st_sssa8_fully_connected+0x348>
 800d42a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d42c:	9807      	ldr	r0, [sp, #28]
 800d42e:	005b      	lsls	r3, r3, #1
 800d430:	fb53 0302 	smmla	r3, r3, r2, r0
 800d434:	fa43 f30a 	asr.w	r3, r3, sl
 800d438:	f303 0307 	ssat	r3, #8, r3
 800d43c:	b25b      	sxtb	r3, r3
 800d43e:	e7de      	b.n	800d3fe <st_sssa8_fully_connected+0x302>
 800d440:	aaaaaaab 	.word	0xaaaaaaab
 800d444:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800d446:	4093      	lsls	r3, r2
 800d448:	f303 031f 	ssat	r3, #32, r3
 800d44c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d44e:	fb53 f312 	smmulr	r3, r3, r2
 800d452:	9a07      	ldr	r2, [sp, #28]
 800d454:	4413      	add	r3, r2
 800d456:	f303 0307 	ssat	r3, #8, r3
 800d45a:	b25b      	sxtb	r3, r3
 800d45c:	e7cf      	b.n	800d3fe <st_sssa8_fully_connected+0x302>
 800d45e:	bf00      	nop

0800d460 <st_int8_copy>:
 800d460:	4288      	cmp	r0, r1
 800d462:	d021      	beq.n	800d4a8 <st_int8_copy+0x48>
 800d464:	b302      	cbz	r2, 800d4a8 <st_int8_copy+0x48>
 800d466:	4288      	cmp	r0, r1
 800d468:	d313      	bcc.n	800d492 <st_int8_copy+0x32>
 800d46a:	2a03      	cmp	r2, #3
 800d46c:	d81d      	bhi.n	800d4aa <st_int8_copy+0x4a>
 800d46e:	3a01      	subs	r2, #1
 800d470:	f810 3b01 	ldrb.w	r3, [r0], #1
 800d474:	f801 3b01 	strb.w	r3, [r1], #1
 800d478:	b1b2      	cbz	r2, 800d4a8 <st_int8_copy+0x48>
 800d47a:	f810 3b01 	ldrb.w	r3, [r0], #1
 800d47e:	f801 3b01 	strb.w	r3, [r1], #1
 800d482:	2a01      	cmp	r2, #1
 800d484:	f000 8088 	beq.w	800d598 <st_int8_copy+0x138>
 800d488:	f810 3b01 	ldrb.w	r3, [r0], #1
 800d48c:	f801 3b01 	strb.w	r3, [r1], #1
 800d490:	4770      	bx	lr
 800d492:	1883      	adds	r3, r0, r2
 800d494:	428b      	cmp	r3, r1
 800d496:	d9e8      	bls.n	800d46a <st_int8_copy+0xa>
 800d498:	440a      	add	r2, r1
 800d49a:	f913 1d01 	ldrsb.w	r1, [r3, #-1]!
 800d49e:	4298      	cmp	r0, r3
 800d4a0:	f802 1d01 	strb.w	r1, [r2, #-1]!
 800d4a4:	d1f9      	bne.n	800d49a <st_int8_copy+0x3a>
 800d4a6:	4770      	bx	lr
 800d4a8:	4770      	bx	lr
 800d4aa:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d4ae:	f001 0e03 	and.w	lr, r1, #3
 800d4b2:	f1ce 0304 	rsb	r3, lr, #4
 800d4b6:	eba2 0c03 	sub.w	ip, r2, r3
 800d4ba:	f000 0803 	and.w	r8, r0, #3
 800d4be:	f1ce 0203 	rsb	r2, lr, #3
 800d4c2:	f810 3b01 	ldrb.w	r3, [r0], #1
 800d4c6:	f801 3b01 	strb.w	r3, [r1], #1
 800d4ca:	b182      	cbz	r2, 800d4ee <st_int8_copy+0x8e>
 800d4cc:	f810 3b01 	ldrb.w	r3, [r0], #1
 800d4d0:	f801 3b01 	strb.w	r3, [r1], #1
 800d4d4:	2a01      	cmp	r2, #1
 800d4d6:	d00a      	beq.n	800d4ee <st_int8_copy+0x8e>
 800d4d8:	f810 3b01 	ldrb.w	r3, [r0], #1
 800d4dc:	f801 3b01 	strb.w	r3, [r1], #1
 800d4e0:	f1be 0f01 	cmp.w	lr, #1
 800d4e4:	d003      	beq.n	800d4ee <st_int8_copy+0x8e>
 800d4e6:	f810 3b01 	ldrb.w	r3, [r0], #1
 800d4ea:	f801 3b01 	strb.w	r3, [r1], #1
 800d4ee:	45c6      	cmp	lr, r8
 800d4f0:	d02a      	beq.n	800d548 <st_int8_copy+0xe8>
 800d4f2:	ea5f 121c 	movs.w	r2, ip, lsr #4
 800d4f6:	d00a      	beq.n	800d50e <st_int8_copy+0xae>
 800d4f8:	f850 3b04 	ldr.w	r3, [r0], #4
 800d4fc:	f850 4b04 	ldr.w	r4, [r0], #4
 800d500:	f850 5b04 	ldr.w	r5, [r0], #4
 800d504:	f850 6b04 	ldr.w	r6, [r0], #4
 800d508:	c178      	stmia	r1!, {r3, r4, r5, r6}
 800d50a:	3a01      	subs	r2, #1
 800d50c:	d1f4      	bne.n	800d4f8 <st_int8_copy+0x98>
 800d50e:	f01c 0f08 	tst.w	ip, #8
 800d512:	d004      	beq.n	800d51e <st_int8_copy+0xbe>
 800d514:	f850 3b04 	ldr.w	r3, [r0], #4
 800d518:	f850 4b04 	ldr.w	r4, [r0], #4
 800d51c:	c118      	stmia	r1!, {r3, r4}
 800d51e:	f01c 0f04 	tst.w	ip, #4
 800d522:	d003      	beq.n	800d52c <st_int8_copy+0xcc>
 800d524:	f850 3b04 	ldr.w	r3, [r0], #4
 800d528:	f841 3b04 	str.w	r3, [r1], #4
 800d52c:	f01c 0f02 	tst.w	ip, #2
 800d530:	d003      	beq.n	800d53a <st_int8_copy+0xda>
 800d532:	f830 3b02 	ldrh.w	r3, [r0], #2
 800d536:	f821 3b02 	strh.w	r3, [r1], #2
 800d53a:	f01c 0f01 	tst.w	ip, #1
 800d53e:	d001      	beq.n	800d544 <st_int8_copy+0xe4>
 800d540:	7803      	ldrb	r3, [r0, #0]
 800d542:	700b      	strb	r3, [r1, #0]
 800d544:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d548:	ea5f 199c 	movs.w	r9, ip, lsr #6
 800d54c:	d00e      	beq.n	800d56c <st_int8_copy+0x10c>
 800d54e:	4688      	mov	r8, r1
 800d550:	4686      	mov	lr, r0
 800d552:	e8be 00ff 	ldmia.w	lr!, {r0, r1, r2, r3, r4, r5, r6, r7}
 800d556:	e8a8 00ff 	stmia.w	r8!, {r0, r1, r2, r3, r4, r5, r6, r7}
 800d55a:	e8be 00ff 	ldmia.w	lr!, {r0, r1, r2, r3, r4, r5, r6, r7}
 800d55e:	e8a8 00ff 	stmia.w	r8!, {r0, r1, r2, r3, r4, r5, r6, r7}
 800d562:	f1b9 0901 	subs.w	r9, r9, #1
 800d566:	4641      	mov	r1, r8
 800d568:	4670      	mov	r0, lr
 800d56a:	d1f0      	bne.n	800d54e <st_int8_copy+0xee>
 800d56c:	f01c 0f20 	tst.w	ip, #32
 800d570:	d007      	beq.n	800d582 <st_int8_copy+0x122>
 800d572:	4688      	mov	r8, r1
 800d574:	4686      	mov	lr, r0
 800d576:	e8be 00ff 	ldmia.w	lr!, {r0, r1, r2, r3, r4, r5, r6, r7}
 800d57a:	e8a8 00ff 	stmia.w	r8!, {r0, r1, r2, r3, r4, r5, r6, r7}
 800d57e:	4641      	mov	r1, r8
 800d580:	4670      	mov	r0, lr
 800d582:	f01c 0f10 	tst.w	ip, #16
 800d586:	d001      	beq.n	800d58c <st_int8_copy+0x12c>
 800d588:	c878      	ldmia	r0!, {r3, r4, r5, r6}
 800d58a:	c178      	stmia	r1!, {r3, r4, r5, r6}
 800d58c:	f01c 0f08 	tst.w	ip, #8
 800d590:	d0c5      	beq.n	800d51e <st_int8_copy+0xbe>
 800d592:	c818      	ldmia	r0!, {r3, r4}
 800d594:	c118      	stmia	r1!, {r3, r4}
 800d596:	e7c2      	b.n	800d51e <st_int8_copy+0xbe>
 800d598:	4770      	bx	lr
 800d59a:	bf00      	nop

0800d59c <st_int8_reordered_no_shift_zero>:
 800d59c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d59e:	0897      	lsrs	r7, r2, #2
 800d5a0:	f9bd 6014 	ldrsh.w	r6, [sp, #20]
 800d5a4:	d02c      	beq.n	800d600 <st_int8_reordered_no_shift_zero+0x64>
 800d5a6:	468e      	mov	lr, r1
 800d5a8:	eb00 0587 	add.w	r5, r0, r7, lsl #2
 800d5ac:	f850 cb04 	ldr.w	ip, [r0], #4
 800d5b0:	fa2f f49c 	sxtb16	r4, ip, ror #8
 800d5b4:	fad4 f403 	ssub16	r4, r4, r3
 800d5b8:	fa2f fc8c 	sxtb16	ip, ip
 800d5bc:	fadc fc03 	ssub16	ip, ip, r3
 800d5c0:	4285      	cmp	r5, r0
 800d5c2:	f8ce c000 	str.w	ip, [lr]
 800d5c6:	f8ce 4004 	str.w	r4, [lr, #4]
 800d5ca:	f10e 0e08 	add.w	lr, lr, #8
 800d5ce:	d1ed      	bne.n	800d5ac <st_int8_reordered_no_shift_zero+0x10>
 800d5d0:	eb01 01c7 	add.w	r1, r1, r7, lsl #3
 800d5d4:	f012 0203 	ands.w	r2, r2, #3
 800d5d8:	d011      	beq.n	800d5fe <st_int8_reordered_no_shift_zero+0x62>
 800d5da:	f995 0000 	ldrsb.w	r0, [r5]
 800d5de:	b273      	sxtb	r3, r6
 800d5e0:	1ac0      	subs	r0, r0, r3
 800d5e2:	2a01      	cmp	r2, #1
 800d5e4:	8008      	strh	r0, [r1, #0]
 800d5e6:	d00a      	beq.n	800d5fe <st_int8_reordered_no_shift_zero+0x62>
 800d5e8:	f995 0001 	ldrsb.w	r0, [r5, #1]
 800d5ec:	2a02      	cmp	r2, #2
 800d5ee:	eba0 0003 	sub.w	r0, r0, r3
 800d5f2:	8048      	strh	r0, [r1, #2]
 800d5f4:	d003      	beq.n	800d5fe <st_int8_reordered_no_shift_zero+0x62>
 800d5f6:	f995 2002 	ldrsb.w	r2, [r5, #2]
 800d5fa:	1ad3      	subs	r3, r2, r3
 800d5fc:	808b      	strh	r3, [r1, #4]
 800d5fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d600:	4605      	mov	r5, r0
 800d602:	e7e7      	b.n	800d5d4 <st_int8_reordered_no_shift_zero+0x38>

0800d604 <st_sssa8_ch_nn_mat_mult_kernel_single_opt>:
 800d604:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d608:	b093      	sub	sp, #76	@ 0x4c
 800d60a:	f8bd 4078 	ldrh.w	r4, [sp, #120]	@ 0x78
 800d60e:	f8bd e074 	ldrh.w	lr, [sp, #116]	@ 0x74
 800d612:	f89d 6088 	ldrb.w	r6, [sp, #136]	@ 0x88
 800d616:	940a      	str	r4, [sp, #40]	@ 0x28
 800d618:	9102      	str	r1, [sp, #8]
 800d61a:	4605      	mov	r5, r0
 800d61c:	4611      	mov	r1, r2
 800d61e:	f8dd c08c 	ldr.w	ip, [sp, #140]	@ 0x8c
 800d622:	960b      	str	r6, [sp, #44]	@ 0x2c
 800d624:	ea4f 045e 	mov.w	r4, lr, lsr #1
 800d628:	930f      	str	r3, [sp, #60]	@ 0x3c
 800d62a:	2e00      	cmp	r6, #0
 800d62c:	f000 8164 	beq.w	800d8f8 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x2f4>
 800d630:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 800d632:	b29b      	uxth	r3, r3
 800d634:	eb0c 0a03 	add.w	sl, ip, r3
 800d638:	2c00      	cmp	r4, #0
 800d63a:	f000 80cb 	beq.w	800d7d4 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x1d0>
 800d63e:	46e3      	mov	fp, ip
 800d640:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800d642:	005b      	lsls	r3, r3, #1
 800d644:	0882      	lsrs	r2, r0, #2
 800d646:	9304      	str	r3, [sp, #16]
 800d648:	1e63      	subs	r3, r4, #1
 800d64a:	b29b      	uxth	r3, r3
 800d64c:	9203      	str	r2, [sp, #12]
 800d64e:	f101 0210 	add.w	r2, r1, #16
 800d652:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 800d656:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800d658:	f000 0003 	and.w	r0, r0, #3
 800d65c:	f103 0908 	add.w	r9, r3, #8
 800d660:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d662:	9f1f      	ldr	r7, [sp, #124]	@ 0x7c
 800d664:	f103 0808 	add.w	r8, r3, #8
 800d668:	9b03      	ldr	r3, [sp, #12]
 800d66a:	e9cd 1e0d 	strd	r1, lr, [sp, #52]	@ 0x34
 800d66e:	011a      	lsls	r2, r3, #4
 800d670:	9207      	str	r2, [sp, #28]
 800d672:	9a02      	ldr	r2, [sp, #8]
 800d674:	9605      	str	r6, [sp, #20]
 800d676:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800d67a:	9308      	str	r3, [sp, #32]
 800d67c:	0083      	lsls	r3, r0, #2
 800d67e:	f101 0608 	add.w	r6, r1, #8
 800d682:	3704      	adds	r7, #4
 800d684:	9309      	str	r3, [sp, #36]	@ 0x24
 800d686:	940c      	str	r4, [sp, #48]	@ 0x30
 800d688:	9006      	str	r0, [sp, #24]
 800d68a:	f8cd c08c 	str.w	ip, [sp, #140]	@ 0x8c
 800d68e:	f856 3c08 	ldr.w	r3, [r6, #-8]
 800d692:	9c03      	ldr	r4, [sp, #12]
 800d694:	9311      	str	r3, [sp, #68]	@ 0x44
 800d696:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800d69a:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800d69c:	9311      	str	r3, [sp, #68]	@ 0x44
 800d69e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800d6a0:	2c00      	cmp	r4, #0
 800d6a2:	f000 8127 	beq.w	800d8f4 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x2f0>
 800d6a6:	46a6      	mov	lr, r4
 800d6a8:	9601      	str	r6, [sp, #4]
 800d6aa:	462b      	mov	r3, r5
 800d6ac:	460c      	mov	r4, r1
 800d6ae:	4616      	mov	r6, r2
 800d6b0:	9802      	ldr	r0, [sp, #8]
 800d6b2:	f8d0 c000 	ldr.w	ip, [r0]
 800d6b6:	6819      	ldr	r1, [r3, #0]
 800d6b8:	fb21 410c 	smlad	r1, r1, ip, r4
 800d6bc:	685a      	ldr	r2, [r3, #4]
 800d6be:	fb22 620c 	smlad	r2, r2, ip, r6
 800d6c2:	f8d0 c004 	ldr.w	ip, [r0, #4]
 800d6c6:	689c      	ldr	r4, [r3, #8]
 800d6c8:	68de      	ldr	r6, [r3, #12]
 800d6ca:	3008      	adds	r0, #8
 800d6cc:	3310      	adds	r3, #16
 800d6ce:	fb24 140c 	smlad	r4, r4, ip, r1
 800d6d2:	fb26 260c 	smlad	r6, r6, ip, r2
 800d6d6:	f1be 0e01 	subs.w	lr, lr, #1
 800d6da:	d1ea      	bne.n	800d6b2 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0xae>
 800d6dc:	4621      	mov	r1, r4
 800d6de:	9b07      	ldr	r3, [sp, #28]
 800d6e0:	4632      	mov	r2, r6
 800d6e2:	441d      	add	r5, r3
 800d6e4:	9e01      	ldr	r6, [sp, #4]
 800d6e6:	9b08      	ldr	r3, [sp, #32]
 800d6e8:	9c06      	ldr	r4, [sp, #24]
 800d6ea:	b30c      	cbz	r4, 800d730 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x12c>
 800d6ec:	f9b3 0000 	ldrsh.w	r0, [r3]
 800d6f0:	f8b5 c000 	ldrh.w	ip, [r5]
 800d6f4:	2c01      	cmp	r4, #1
 800d6f6:	fb10 110c 	smlabb	r1, r0, ip, r1
 800d6fa:	f8b5 c002 	ldrh.w	ip, [r5, #2]
 800d6fe:	fb1c 2200 	smlabb	r2, ip, r0, r2
 800d702:	d013      	beq.n	800d72c <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x128>
 800d704:	f9b3 0002 	ldrsh.w	r0, [r3, #2]
 800d708:	f8b5 c004 	ldrh.w	ip, [r5, #4]
 800d70c:	2c02      	cmp	r4, #2
 800d70e:	fb10 110c 	smlabb	r1, r0, ip, r1
 800d712:	f8b5 c006 	ldrh.w	ip, [r5, #6]
 800d716:	fb1c 2200 	smlabb	r2, ip, r0, r2
 800d71a:	d007      	beq.n	800d72c <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x128>
 800d71c:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800d720:	8928      	ldrh	r0, [r5, #8]
 800d722:	fb10 1103 	smlabb	r1, r0, r3, r1
 800d726:	8968      	ldrh	r0, [r5, #10]
 800d728:	fb13 2200 	smlabb	r2, r3, r0, r2
 800d72c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d72e:	441d      	add	r5, r3
 800d730:	f937 0c04 	ldrsh.w	r0, [r7, #-4]
 800d734:	f859 ec08 	ldr.w	lr, [r9, #-8]
 800d738:	2815      	cmp	r0, #21
 800d73a:	f858 cc08 	ldr.w	ip, [r8, #-8]
 800d73e:	f340 809e 	ble.w	800d87e <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x27a>
 800d742:	2401      	movs	r4, #1
 800d744:	1e83      	subs	r3, r0, #2
 800d746:	3801      	subs	r0, #1
 800d748:	fa04 f303 	lsl.w	r3, r4, r3
 800d74c:	fb51 330e 	smmla	r3, r1, lr, r3
 800d750:	4103      	asrs	r3, r0
 800d752:	4463      	add	r3, ip
 800d754:	f303 0307 	ssat	r3, #8, r3
 800d758:	b25b      	sxtb	r3, r3
 800d75a:	f88b 3000 	strb.w	r3, [fp]
 800d75e:	f937 0c02 	ldrsh.w	r0, [r7, #-2]
 800d762:	2815      	cmp	r0, #21
 800d764:	f340 809b 	ble.w	800d89e <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x29a>
 800d768:	2401      	movs	r4, #1
 800d76a:	f858 3c04 	ldr.w	r3, [r8, #-4]
 800d76e:	1e81      	subs	r1, r0, #2
 800d770:	3801      	subs	r0, #1
 800d772:	fa04 f101 	lsl.w	r1, r4, r1
 800d776:	f859 4c04 	ldr.w	r4, [r9, #-4]
 800d77a:	fb52 1204 	smmla	r2, r2, r4, r1
 800d77e:	4102      	asrs	r2, r0
 800d780:	4413      	add	r3, r2
 800d782:	f303 0307 	ssat	r3, #8, r3
 800d786:	b25b      	sxtb	r3, r3
 800d788:	f88a 3000 	strb.w	r3, [sl]
 800d78c:	9b04      	ldr	r3, [sp, #16]
 800d78e:	3608      	adds	r6, #8
 800d790:	449b      	add	fp, r3
 800d792:	449a      	add	sl, r3
 800d794:	9b05      	ldr	r3, [sp, #20]
 800d796:	3704      	adds	r7, #4
 800d798:	429e      	cmp	r6, r3
 800d79a:	f109 0908 	add.w	r9, r9, #8
 800d79e:	f108 0808 	add.w	r8, r8, #8
 800d7a2:	f47f af74 	bne.w	800d68e <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x8a>
 800d7a6:	e9dd 410c 	ldrd	r4, r1, [sp, #48]	@ 0x30
 800d7aa:	9b04      	ldr	r3, [sp, #16]
 800d7ac:	f8dd c08c 	ldr.w	ip, [sp, #140]	@ 0x8c
 800d7b0:	f8dd e038 	ldr.w	lr, [sp, #56]	@ 0x38
 800d7b4:	fb04 cc03 	mla	ip, r4, r3, ip
 800d7b8:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 800d7ba:	eb01 01c4 	add.w	r1, r1, r4, lsl #3
 800d7be:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800d7c2:	931f      	str	r3, [sp, #124]	@ 0x7c
 800d7c4:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800d7c6:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800d7ca:	9320      	str	r3, [sp, #128]	@ 0x80
 800d7cc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d7ce:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800d7d2:	9321      	str	r3, [sp, #132]	@ 0x84
 800d7d4:	f01e 0f01 	tst.w	lr, #1
 800d7d8:	d044      	beq.n	800d864 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x260>
 800d7da:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d7dc:	680b      	ldr	r3, [r1, #0]
 800d7de:	0896      	lsrs	r6, r2, #2
 800d7e0:	f000 80aa 	beq.w	800d938 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x334>
 800d7e4:	9902      	ldr	r1, [sp, #8]
 800d7e6:	00f4      	lsls	r4, r6, #3
 800d7e8:	eb05 06c6 	add.w	r6, r5, r6, lsl #3
 800d7ec:	6828      	ldr	r0, [r5, #0]
 800d7ee:	686a      	ldr	r2, [r5, #4]
 800d7f0:	680f      	ldr	r7, [r1, #0]
 800d7f2:	3508      	adds	r5, #8
 800d7f4:	fb20 3307 	smlad	r3, r0, r7, r3
 800d7f8:	6848      	ldr	r0, [r1, #4]
 800d7fa:	3108      	adds	r1, #8
 800d7fc:	fb22 3300 	smlad	r3, r2, r0, r3
 800d800:	42ae      	cmp	r6, r5
 800d802:	d1f3      	bne.n	800d7ec <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x1e8>
 800d804:	9a02      	ldr	r2, [sp, #8]
 800d806:	4422      	add	r2, r4
 800d808:	9202      	str	r2, [sp, #8]
 800d80a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d80c:	f012 0203 	ands.w	r2, r2, #3
 800d810:	d010      	beq.n	800d834 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x230>
 800d812:	9c02      	ldr	r4, [sp, #8]
 800d814:	8831      	ldrh	r1, [r6, #0]
 800d816:	8820      	ldrh	r0, [r4, #0]
 800d818:	2a01      	cmp	r2, #1
 800d81a:	fb10 3301 	smlabb	r3, r0, r1, r3
 800d81e:	d009      	beq.n	800d834 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x230>
 800d820:	8860      	ldrh	r0, [r4, #2]
 800d822:	8871      	ldrh	r1, [r6, #2]
 800d824:	2a02      	cmp	r2, #2
 800d826:	fb10 3301 	smlabb	r3, r0, r1, r3
 800d82a:	d003      	beq.n	800d834 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x230>
 800d82c:	88b1      	ldrh	r1, [r6, #4]
 800d82e:	88a2      	ldrh	r2, [r4, #4]
 800d830:	fb11 3302 	smlabb	r3, r1, r2, r3
 800d834:	9a1f      	ldr	r2, [sp, #124]	@ 0x7c
 800d836:	f9b2 0000 	ldrsh.w	r0, [r2]
 800d83a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800d83c:	2815      	cmp	r0, #21
 800d83e:	6814      	ldr	r4, [r2, #0]
 800d840:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800d842:	6811      	ldr	r1, [r2, #0]
 800d844:	dd62      	ble.n	800d90c <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x308>
 800d846:	2201      	movs	r2, #1
 800d848:	1e85      	subs	r5, r0, #2
 800d84a:	3801      	subs	r0, #1
 800d84c:	40aa      	lsls	r2, r5
 800d84e:	fb53 2304 	smmla	r3, r3, r4, r2
 800d852:	4103      	asrs	r3, r0
 800d854:	440b      	add	r3, r1
 800d856:	f303 0307 	ssat	r3, #8, r3
 800d85a:	b25b      	sxtb	r3, r3
 800d85c:	4662      	mov	r2, ip
 800d85e:	f802 3b01 	strb.w	r3, [r2], #1
 800d862:	4694      	mov	ip, r2
 800d864:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d866:	2b00      	cmp	r3, #0
 800d868:	d048      	beq.n	800d8fc <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x2f8>
 800d86a:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 800d86c:	fb0e f303 	mul.w	r3, lr, r3
 800d870:	f1c3 0301 	rsb	r3, r3, #1
 800d874:	eb0c 0003 	add.w	r0, ip, r3
 800d878:	b013      	add	sp, #76	@ 0x4c
 800d87a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d87e:	2800      	cmp	r0, #0
 800d880:	dd1b      	ble.n	800d8ba <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x2b6>
 800d882:	004b      	lsls	r3, r1, #1
 800d884:	fb53 c30e 	smmla	r3, r3, lr, ip
 800d888:	4103      	asrs	r3, r0
 800d88a:	f303 0307 	ssat	r3, #8, r3
 800d88e:	b25b      	sxtb	r3, r3
 800d890:	f88b 3000 	strb.w	r3, [fp]
 800d894:	f937 0c02 	ldrsh.w	r0, [r7, #-2]
 800d898:	2815      	cmp	r0, #21
 800d89a:	f73f af65 	bgt.w	800d768 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x164>
 800d89e:	2800      	cmp	r0, #0
 800d8a0:	dd18      	ble.n	800d8d4 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x2d0>
 800d8a2:	f859 3c04 	ldr.w	r3, [r9, #-4]
 800d8a6:	f858 1c04 	ldr.w	r1, [r8, #-4]
 800d8aa:	0052      	lsls	r2, r2, #1
 800d8ac:	fb52 1203 	smmla	r2, r2, r3, r1
 800d8b0:	4102      	asrs	r2, r0
 800d8b2:	f302 0307 	ssat	r3, #8, r2
 800d8b6:	b25b      	sxtb	r3, r3
 800d8b8:	e766      	b.n	800d788 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x184>
 800d8ba:	f1c0 0301 	rsb	r3, r0, #1
 800d8be:	fa01 f303 	lsl.w	r3, r1, r3
 800d8c2:	f303 031f 	ssat	r3, #32, r3
 800d8c6:	fb53 f31e 	smmulr	r3, r3, lr
 800d8ca:	4463      	add	r3, ip
 800d8cc:	f303 0307 	ssat	r3, #8, r3
 800d8d0:	b25b      	sxtb	r3, r3
 800d8d2:	e742      	b.n	800d75a <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x156>
 800d8d4:	f1c0 0001 	rsb	r0, r0, #1
 800d8d8:	4082      	lsls	r2, r0
 800d8da:	f302 021f 	ssat	r2, #32, r2
 800d8de:	f859 3c04 	ldr.w	r3, [r9, #-4]
 800d8e2:	fb52 f213 	smmulr	r2, r2, r3
 800d8e6:	f858 3c04 	ldr.w	r3, [r8, #-4]
 800d8ea:	4413      	add	r3, r2
 800d8ec:	f303 0307 	ssat	r3, #8, r3
 800d8f0:	b25b      	sxtb	r3, r3
 800d8f2:	e749      	b.n	800d788 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x184>
 800d8f4:	9b02      	ldr	r3, [sp, #8]
 800d8f6:	e6f7      	b.n	800d6e8 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0xe4>
 800d8f8:	2301      	movs	r3, #1
 800d8fa:	e69b      	b.n	800d634 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x30>
 800d8fc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d8fe:	eba3 030e 	sub.w	r3, r3, lr
 800d902:	eb0c 0003 	add.w	r0, ip, r3
 800d906:	b013      	add	sp, #76	@ 0x4c
 800d908:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d90c:	2800      	cmp	r0, #0
 800d90e:	dd07      	ble.n	800d920 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x31c>
 800d910:	005b      	lsls	r3, r3, #1
 800d912:	fb53 1304 	smmla	r3, r3, r4, r1
 800d916:	4103      	asrs	r3, r0
 800d918:	f303 0307 	ssat	r3, #8, r3
 800d91c:	b25b      	sxtb	r3, r3
 800d91e:	e79d      	b.n	800d85c <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x258>
 800d920:	f1c0 0001 	rsb	r0, r0, #1
 800d924:	4083      	lsls	r3, r0
 800d926:	f303 031f 	ssat	r3, #32, r3
 800d92a:	fb53 f314 	smmulr	r3, r3, r4
 800d92e:	440b      	add	r3, r1
 800d930:	f303 0307 	ssat	r3, #8, r3
 800d934:	b25b      	sxtb	r3, r3
 800d936:	e791      	b.n	800d85c <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x258>
 800d938:	462e      	mov	r6, r5
 800d93a:	e766      	b.n	800d80a <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x206>
 800d93c:	0000      	movs	r0, r0
	...

0800d940 <st_sssa8_dense_loop>:
 800d940:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d944:	b086      	sub	sp, #24
 800d946:	f8dd b048 	ldr.w	fp, [sp, #72]	@ 0x48
 800d94a:	f1bb 0f00 	cmp.w	fp, #0
 800d94e:	bfcc      	ite	gt
 800d950:	f04f 0c00 	movgt.w	ip, #0
 800d954:	f04f 3cff 	movle.w	ip, #4294967295
 800d958:	f1bb 0f15 	cmp.w	fp, #21
 800d95c:	bfc8      	it	gt
 800d95e:	f04f 0c01 	movgt.w	ip, #1
 800d962:	f8cd c000 	str.w	ip, [sp]
 800d966:	9001      	str	r0, [sp, #4]
 800d968:	4692      	mov	sl, r2
 800d96a:	4699      	mov	r9, r3
 800d96c:	f8cd 9014 	str.w	r9, [sp, #20]
 800d970:	f8dd b04c 	ldr.w	fp, [sp, #76]	@ 0x4c
 800d974:	460f      	mov	r7, r1
 800d976:	ea4f 06aa 	mov.w	r6, sl, asr #2
 800d97a:	9603      	str	r6, [sp, #12]
 800d97c:	f00a 0603 	and.w	r6, sl, #3
 800d980:	9604      	str	r6, [sp, #16]
 800d982:	f8bd 403c 	ldrh.w	r4, [sp, #60]	@ 0x3c
 800d986:	eb0b 0284 	add.w	r2, fp, r4, lsl #2
 800d98a:	eb02 0244 	add.w	r2, r2, r4, lsl #1
 800d98e:	9202      	str	r2, [sp, #8]
 800d990:	2c00      	cmp	r4, #0
 800d992:	f000 8132 	beq.w	800dbfa <Exit>

0800d996 <MainLoop>:
 800d996:	9e03      	ldr	r6, [sp, #12]
 800d998:	f8dd e014 	ldr.w	lr, [sp, #20]
 800d99c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800d9a0:	e8be 003f 	ldmia.w	lr!, {r0, r1, r2, r3, r4, r5}
 800d9a4:	f8cd e014 	str.w	lr, [sp, #20]
 800d9a8:	3e01      	subs	r6, #1
 800d9aa:	dd7d      	ble.n	800daa8 <FinalLoop>

0800d9ac <Loop4>:
 800d9ac:	f857 eb04 	ldr.w	lr, [r7], #4
 800d9b0:	e8b8 0600 	ldmia.w	r8!, {r9, sl}
 800d9b4:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 800d9b8:	fa2f fe8e 	sxtb16	lr, lr
 800d9bc:	fb2c 000a 	smlad	r0, ip, sl, r0
 800d9c0:	fb2e 0009 	smlad	r0, lr, r9, r0
 800d9c4:	f857 eb04 	ldr.w	lr, [r7], #4
 800d9c8:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 800d9cc:	fa2f fe8e 	sxtb16	lr, lr
 800d9d0:	fb2c 110a 	smlad	r1, ip, sl, r1
 800d9d4:	fb2e 1109 	smlad	r1, lr, r9, r1
 800d9d8:	f857 eb04 	ldr.w	lr, [r7], #4
 800d9dc:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 800d9e0:	fa2f fe8e 	sxtb16	lr, lr
 800d9e4:	fb2c 220a 	smlad	r2, ip, sl, r2
 800d9e8:	fb2e 2209 	smlad	r2, lr, r9, r2
 800d9ec:	f857 eb04 	ldr.w	lr, [r7], #4
 800d9f0:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 800d9f4:	fa2f fe8e 	sxtb16	lr, lr
 800d9f8:	fb2c 330a 	smlad	r3, ip, sl, r3
 800d9fc:	fb2e 3309 	smlad	r3, lr, r9, r3
 800da00:	f857 eb04 	ldr.w	lr, [r7], #4
 800da04:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 800da08:	fa2f fe8e 	sxtb16	lr, lr
 800da0c:	fb2c 440a 	smlad	r4, ip, sl, r4
 800da10:	fb2e 4409 	smlad	r4, lr, r9, r4
 800da14:	f857 eb04 	ldr.w	lr, [r7], #4
 800da18:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 800da1c:	fa2f fe8e 	sxtb16	lr, lr
 800da20:	fb2c 550a 	smlad	r5, ip, sl, r5
 800da24:	fb2e 5509 	smlad	r5, lr, r9, r5
 800da28:	f857 eb04 	ldr.w	lr, [r7], #4
 800da2c:	e8b8 0600 	ldmia.w	r8!, {r9, sl}
 800da30:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 800da34:	fa2f fe8e 	sxtb16	lr, lr
 800da38:	fb2c 000a 	smlad	r0, ip, sl, r0
 800da3c:	fb2e 0009 	smlad	r0, lr, r9, r0
 800da40:	f857 eb04 	ldr.w	lr, [r7], #4
 800da44:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 800da48:	fa2f fe8e 	sxtb16	lr, lr
 800da4c:	fb2c 110a 	smlad	r1, ip, sl, r1
 800da50:	fb2e 1109 	smlad	r1, lr, r9, r1
 800da54:	f857 eb04 	ldr.w	lr, [r7], #4
 800da58:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 800da5c:	fa2f fe8e 	sxtb16	lr, lr
 800da60:	fb2c 220a 	smlad	r2, ip, sl, r2
 800da64:	fb2e 2209 	smlad	r2, lr, r9, r2
 800da68:	f857 eb04 	ldr.w	lr, [r7], #4
 800da6c:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 800da70:	fa2f fe8e 	sxtb16	lr, lr
 800da74:	fb2c 330a 	smlad	r3, ip, sl, r3
 800da78:	fb2e 3309 	smlad	r3, lr, r9, r3
 800da7c:	f857 eb04 	ldr.w	lr, [r7], #4
 800da80:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 800da84:	fa2f fe8e 	sxtb16	lr, lr
 800da88:	fb2c 440a 	smlad	r4, ip, sl, r4
 800da8c:	fb2e 4409 	smlad	r4, lr, r9, r4
 800da90:	f857 eb04 	ldr.w	lr, [r7], #4
 800da94:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 800da98:	fa2f fe8e 	sxtb16	lr, lr
 800da9c:	fb2c 550a 	smlad	r5, ip, sl, r5
 800daa0:	fb2e 5509 	smlad	r5, lr, r9, r5
 800daa4:	3e02      	subs	r6, #2
 800daa6:	dc81      	bgt.n	800d9ac <Loop4>

0800daa8 <FinalLoop>:
 800daa8:	2e00      	cmp	r6, #0
 800daaa:	db3d      	blt.n	800db28 <EndLoop4>
 800daac:	f857 eb04 	ldr.w	lr, [r7], #4
 800dab0:	e8b8 0600 	ldmia.w	r8!, {r9, sl}
 800dab4:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 800dab8:	fa2f fe8e 	sxtb16	lr, lr
 800dabc:	fb2c 000a 	smlad	r0, ip, sl, r0
 800dac0:	fb2e 0009 	smlad	r0, lr, r9, r0
 800dac4:	f857 eb04 	ldr.w	lr, [r7], #4
 800dac8:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 800dacc:	fa2f fe8e 	sxtb16	lr, lr
 800dad0:	fb2c 110a 	smlad	r1, ip, sl, r1
 800dad4:	fb2e 1109 	smlad	r1, lr, r9, r1
 800dad8:	f857 eb04 	ldr.w	lr, [r7], #4
 800dadc:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 800dae0:	fa2f fe8e 	sxtb16	lr, lr
 800dae4:	fb2c 220a 	smlad	r2, ip, sl, r2
 800dae8:	fb2e 2209 	smlad	r2, lr, r9, r2
 800daec:	f857 eb04 	ldr.w	lr, [r7], #4
 800daf0:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 800daf4:	fa2f fe8e 	sxtb16	lr, lr
 800daf8:	fb2c 330a 	smlad	r3, ip, sl, r3
 800dafc:	fb2e 3309 	smlad	r3, lr, r9, r3
 800db00:	f857 eb04 	ldr.w	lr, [r7], #4
 800db04:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 800db08:	fa2f fe8e 	sxtb16	lr, lr
 800db0c:	fb2c 440a 	smlad	r4, ip, sl, r4
 800db10:	fb2e 4409 	smlad	r4, lr, r9, r4
 800db14:	f857 eb04 	ldr.w	lr, [r7], #4
 800db18:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 800db1c:	fa2f fe8e 	sxtb16	lr, lr
 800db20:	fb2c 550a 	smlad	r5, ip, sl, r5
 800db24:	fb2e 5509 	smlad	r5, lr, r9, r5

0800db28 <EndLoop4>:
 800db28:	9e04      	ldr	r6, [sp, #16]
 800db2a:	b1ee      	cbz	r6, 800db68 <OutputFormatting>

0800db2c <Loop1>:
 800db2c:	f938 9b02 	ldrsh.w	r9, [r8], #2
 800db30:	f997 e000 	ldrsb.w	lr, [r7]
 800db34:	f997 c001 	ldrsb.w	ip, [r7, #1]
 800db38:	fb1e 0009 	smlabb	r0, lr, r9, r0
 800db3c:	fb1c 1109 	smlabb	r1, ip, r9, r1
 800db40:	f997 e002 	ldrsb.w	lr, [r7, #2]
 800db44:	f997 c003 	ldrsb.w	ip, [r7, #3]
 800db48:	fb1e 2209 	smlabb	r2, lr, r9, r2
 800db4c:	fb1c 3309 	smlabb	r3, ip, r9, r3
 800db50:	f997 e004 	ldrsb.w	lr, [r7, #4]
 800db54:	f997 c005 	ldrsb.w	ip, [r7, #5]
 800db58:	fb1e 4409 	smlabb	r4, lr, r9, r4
 800db5c:	fb1c 5509 	smlabb	r5, ip, r9, r5
 800db60:	3e01      	subs	r6, #1
 800db62:	f107 0706 	add.w	r7, r7, #6
 800db66:	d1e1      	bne.n	800db2c <Loop1>

0800db68 <OutputFormatting>:
 800db68:	9e00      	ldr	r6, [sp, #0]
 800db6a:	f8dd e044 	ldr.w	lr, [sp, #68]	@ 0x44
 800db6e:	f8dd c048 	ldr.w	ip, [sp, #72]	@ 0x48
 800db72:	f8dd a040 	ldr.w	sl, [sp, #64]	@ 0x40
 800db76:	2e00      	cmp	r6, #0
 800db78:	d142      	bne.n	800dc00 <OutputFormatting_ex>
 800db7a:	ea4f 0040 	mov.w	r0, r0, lsl #1
 800db7e:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800db82:	fb50 a00e 	smmla	r0, r0, lr, sl
 800db86:	fb51 a10e 	smmla	r1, r1, lr, sl
 800db8a:	fa40 f00c 	asr.w	r0, r0, ip
 800db8e:	fa41 f10c 	asr.w	r1, r1, ip
 800db92:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800db96:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800db9a:	fb52 a20e 	smmla	r2, r2, lr, sl
 800db9e:	fb53 a30e 	smmla	r3, r3, lr, sl
 800dba2:	fa42 f20c 	asr.w	r2, r2, ip
 800dba6:	fa43 f30c 	asr.w	r3, r3, ip
 800dbaa:	ea4f 0444 	mov.w	r4, r4, lsl #1
 800dbae:	ea4f 0545 	mov.w	r5, r5, lsl #1
 800dbb2:	fb54 a40e 	smmla	r4, r4, lr, sl
 800dbb6:	fb55 a50e 	smmla	r5, r5, lr, sl
 800dbba:	fa44 f40c 	asr.w	r4, r4, ip
 800dbbe:	fa45 f50c 	asr.w	r5, r5, ip

0800dbc2 <EndScaling>:
 800dbc2:	f300 0007 	ssat	r0, #8, r0
 800dbc6:	f301 0107 	ssat	r1, #8, r1
 800dbca:	f302 0207 	ssat	r2, #8, r2
 800dbce:	f303 0307 	ssat	r3, #8, r3
 800dbd2:	f304 0407 	ssat	r4, #8, r4
 800dbd6:	f305 0507 	ssat	r5, #8, r5
 800dbda:	f80b 0b01 	strb.w	r0, [fp], #1
 800dbde:	f80b 1b01 	strb.w	r1, [fp], #1
 800dbe2:	f80b 2b01 	strb.w	r2, [fp], #1
 800dbe6:	f80b 3b01 	strb.w	r3, [fp], #1
 800dbea:	f80b 4b01 	strb.w	r4, [fp], #1
 800dbee:	9b02      	ldr	r3, [sp, #8]
 800dbf0:	f80b 5b01 	strb.w	r5, [fp], #1
 800dbf4:	459b      	cmp	fp, r3
 800dbf6:	f47f aece 	bne.w	800d996 <MainLoop>

0800dbfa <Exit>:
 800dbfa:	b006      	add	sp, #24
 800dbfc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800dc00 <OutputFormatting_ex>:
 800dc00:	f116 0801 	adds.w	r8, r6, #1
 800dc04:	d03c      	beq.n	800dc80 <OutputFormatting_Neg>
 800dc06:	f04f 0801 	mov.w	r8, #1
 800dc0a:	fa08 f80c 	lsl.w	r8, r8, ip
 800dc0e:	ea4f 08a8 	mov.w	r8, r8, asr #2
 800dc12:	fb50 800e 	smmla	r0, r0, lr, r8
 800dc16:	ea4f 0040 	mov.w	r0, r0, lsl #1
 800dc1a:	fa40 f00c 	asr.w	r0, r0, ip
 800dc1e:	4450      	add	r0, sl
 800dc20:	fb51 810e 	smmla	r1, r1, lr, r8
 800dc24:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800dc28:	fa41 f10c 	asr.w	r1, r1, ip
 800dc2c:	4451      	add	r1, sl
 800dc2e:	f04f 0801 	mov.w	r8, #1
 800dc32:	fa08 f80c 	lsl.w	r8, r8, ip
 800dc36:	ea4f 08a8 	mov.w	r8, r8, asr #2
 800dc3a:	fb52 820e 	smmla	r2, r2, lr, r8
 800dc3e:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800dc42:	fa42 f20c 	asr.w	r2, r2, ip
 800dc46:	4452      	add	r2, sl
 800dc48:	fb53 830e 	smmla	r3, r3, lr, r8
 800dc4c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800dc50:	fa43 f30c 	asr.w	r3, r3, ip
 800dc54:	4453      	add	r3, sl
 800dc56:	f04f 0801 	mov.w	r8, #1
 800dc5a:	fa08 f80c 	lsl.w	r8, r8, ip
 800dc5e:	ea4f 08a8 	mov.w	r8, r8, asr #2
 800dc62:	fb54 840e 	smmla	r4, r4, lr, r8
 800dc66:	ea4f 0444 	mov.w	r4, r4, lsl #1
 800dc6a:	fa44 f40c 	asr.w	r4, r4, ip
 800dc6e:	4454      	add	r4, sl
 800dc70:	fb55 850e 	smmla	r5, r5, lr, r8
 800dc74:	ea4f 0545 	mov.w	r5, r5, lsl #1
 800dc78:	fa45 f50c 	asr.w	r5, r5, ip
 800dc7c:	4455      	add	r5, sl
 800dc7e:	e7a0      	b.n	800dbc2 <EndScaling>

0800dc80 <OutputFormatting_Neg>:
 800dc80:	f1cc 0801 	rsb	r8, ip, #1
 800dc84:	fa00 f008 	lsl.w	r0, r0, r8
 800dc88:	f300 001f 	ssat	r0, #32, r0
 800dc8c:	fb50 f01e 	smmulr	r0, r0, lr
 800dc90:	fa01 f108 	lsl.w	r1, r1, r8
 800dc94:	f301 011f 	ssat	r1, #32, r1
 800dc98:	fb51 f11e 	smmulr	r1, r1, lr
 800dc9c:	4450      	add	r0, sl
 800dc9e:	4451      	add	r1, sl
 800dca0:	f1cc 0801 	rsb	r8, ip, #1
 800dca4:	fa02 f208 	lsl.w	r2, r2, r8
 800dca8:	f302 021f 	ssat	r2, #32, r2
 800dcac:	fb52 f21e 	smmulr	r2, r2, lr
 800dcb0:	fa03 f308 	lsl.w	r3, r3, r8
 800dcb4:	f303 031f 	ssat	r3, #32, r3
 800dcb8:	fb53 f31e 	smmulr	r3, r3, lr
 800dcbc:	4452      	add	r2, sl
 800dcbe:	4453      	add	r3, sl
 800dcc0:	f1cc 0801 	rsb	r8, ip, #1
 800dcc4:	fa04 f408 	lsl.w	r4, r4, r8
 800dcc8:	f304 041f 	ssat	r4, #32, r4
 800dccc:	fb54 f41e 	smmulr	r4, r4, lr
 800dcd0:	fa05 f508 	lsl.w	r5, r5, r8
 800dcd4:	f305 051f 	ssat	r5, #32, r5
 800dcd8:	fb55 f51e 	smmulr	r5, r5, lr
 800dcdc:	4454      	add	r4, sl
 800dcde:	4455      	add	r5, sl
 800dce0:	e76f      	b.n	800dbc2 <EndScaling>
 800dce2:	bf00      	nop
 800dce4:	f3af 8000 	nop.w
 800dce8:	f3af 8000 	nop.w
 800dcec:	f3af 8000 	nop.w

0800dcf0 <st_sssa8_dense_memopt_loop>:
 800dcf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dcf4:	b087      	sub	sp, #28
 800dcf6:	f8dd b050 	ldr.w	fp, [sp, #80]	@ 0x50
 800dcfa:	f1bb 0f00 	cmp.w	fp, #0
 800dcfe:	bfcc      	ite	gt
 800dd00:	f04f 0c00 	movgt.w	ip, #0
 800dd04:	f04f 3cff 	movle.w	ip, #4294967295
 800dd08:	f1bb 0f15 	cmp.w	fp, #21
 800dd0c:	bfc8      	it	gt
 800dd0e:	f04f 0c01 	movgt.w	ip, #1
 800dd12:	f8cd c000 	str.w	ip, [sp]
 800dd16:	9001      	str	r0, [sp, #4]
 800dd18:	4692      	mov	sl, r2
 800dd1a:	4699      	mov	r9, r3
 800dd1c:	f8cd 9014 	str.w	r9, [sp, #20]
 800dd20:	f8dd b054 	ldr.w	fp, [sp, #84]	@ 0x54
 800dd24:	460f      	mov	r7, r1
 800dd26:	f8cd b018 	str.w	fp, [sp, #24]
 800dd2a:	ea4f 06aa 	mov.w	r6, sl, asr #2
 800dd2e:	9603      	str	r6, [sp, #12]
 800dd30:	f00a 0603 	and.w	r6, sl, #3
 800dd34:	9604      	str	r6, [sp, #16]
 800dd36:	f8bd 4040 	ldrh.w	r4, [sp, #64]	@ 0x40
 800dd3a:	eb0b 0284 	add.w	r2, fp, r4, lsl #2
 800dd3e:	eb02 0244 	add.w	r2, r2, r4, lsl #1
 800dd42:	9202      	str	r2, [sp, #8]
 800dd44:	9d12      	ldr	r5, [sp, #72]	@ 0x48
 800dd46:	f1c5 0b00 	rsb	fp, r5, #0
 800dd4a:	eacb 4b0b 	pkhbt	fp, fp, fp, lsl #16
 800dd4e:	2c00      	cmp	r4, #0
 800dd50:	f000 814c 	beq.w	800dfec <Exit_m>

0800dd54 <MainLoop_m>:
 800dd54:	9e03      	ldr	r6, [sp, #12]
 800dd56:	f8dd e014 	ldr.w	lr, [sp, #20]
 800dd5a:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800dd5e:	e8be 003f 	ldmia.w	lr!, {r0, r1, r2, r3, r4, r5}
 800dd62:	f8cd e014 	str.w	lr, [sp, #20]
 800dd66:	3e01      	subs	r6, #1
 800dd68:	f340 808b 	ble.w	800de82 <FinalLoop_m>

0800dd6c <Loop4_m>:
 800dd6c:	f857 eb04 	ldr.w	lr, [r7], #4
 800dd70:	f858 9b04 	ldr.w	r9, [r8], #4
 800dd74:	ea4f 2a39 	mov.w	sl, r9, ror #8
 800dd78:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 800dd7c:	fa2f fe8e 	sxtb16	lr, lr
 800dd80:	fa2b f989 	sxtab16	r9, fp, r9
 800dd84:	fa2b fa8a 	sxtab16	sl, fp, sl
 800dd88:	fb2c 000a 	smlad	r0, ip, sl, r0
 800dd8c:	fb2e 0009 	smlad	r0, lr, r9, r0
 800dd90:	f857 eb04 	ldr.w	lr, [r7], #4
 800dd94:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 800dd98:	fa2f fe8e 	sxtb16	lr, lr
 800dd9c:	fb2c 110a 	smlad	r1, ip, sl, r1
 800dda0:	fb2e 1109 	smlad	r1, lr, r9, r1
 800dda4:	f857 eb04 	ldr.w	lr, [r7], #4
 800dda8:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 800ddac:	fa2f fe8e 	sxtb16	lr, lr
 800ddb0:	fb2c 220a 	smlad	r2, ip, sl, r2
 800ddb4:	fb2e 2209 	smlad	r2, lr, r9, r2
 800ddb8:	f857 eb04 	ldr.w	lr, [r7], #4
 800ddbc:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 800ddc0:	fa2f fe8e 	sxtb16	lr, lr
 800ddc4:	fb2c 330a 	smlad	r3, ip, sl, r3
 800ddc8:	fb2e 3309 	smlad	r3, lr, r9, r3
 800ddcc:	f857 eb04 	ldr.w	lr, [r7], #4
 800ddd0:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 800ddd4:	fa2f fe8e 	sxtb16	lr, lr
 800ddd8:	fb2c 440a 	smlad	r4, ip, sl, r4
 800dddc:	fb2e 4409 	smlad	r4, lr, r9, r4
 800dde0:	f857 eb04 	ldr.w	lr, [r7], #4
 800dde4:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 800dde8:	fa2f fe8e 	sxtb16	lr, lr
 800ddec:	fb2c 550a 	smlad	r5, ip, sl, r5
 800ddf0:	fb2e 5509 	smlad	r5, lr, r9, r5
 800ddf4:	f857 eb04 	ldr.w	lr, [r7], #4
 800ddf8:	f858 9b04 	ldr.w	r9, [r8], #4
 800ddfc:	ea4f 2a39 	mov.w	sl, r9, ror #8
 800de00:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 800de04:	fa2f fe8e 	sxtb16	lr, lr
 800de08:	fa2b f989 	sxtab16	r9, fp, r9
 800de0c:	fa2b fa8a 	sxtab16	sl, fp, sl
 800de10:	fb2c 000a 	smlad	r0, ip, sl, r0
 800de14:	fb2e 0009 	smlad	r0, lr, r9, r0
 800de18:	f857 eb04 	ldr.w	lr, [r7], #4
 800de1c:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 800de20:	fa2f fe8e 	sxtb16	lr, lr
 800de24:	fb2c 110a 	smlad	r1, ip, sl, r1
 800de28:	fb2e 1109 	smlad	r1, lr, r9, r1
 800de2c:	f857 eb04 	ldr.w	lr, [r7], #4
 800de30:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 800de34:	fa2f fe8e 	sxtb16	lr, lr
 800de38:	fb2c 220a 	smlad	r2, ip, sl, r2
 800de3c:	fb2e 2209 	smlad	r2, lr, r9, r2
 800de40:	f857 eb04 	ldr.w	lr, [r7], #4
 800de44:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 800de48:	fa2f fe8e 	sxtb16	lr, lr
 800de4c:	fb2c 330a 	smlad	r3, ip, sl, r3
 800de50:	fb2e 3309 	smlad	r3, lr, r9, r3
 800de54:	f857 eb04 	ldr.w	lr, [r7], #4
 800de58:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 800de5c:	fa2f fe8e 	sxtb16	lr, lr
 800de60:	fb2c 440a 	smlad	r4, ip, sl, r4
 800de64:	fb2e 4409 	smlad	r4, lr, r9, r4
 800de68:	f857 eb04 	ldr.w	lr, [r7], #4
 800de6c:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 800de70:	fa2f fe8e 	sxtb16	lr, lr
 800de74:	fb2c 550a 	smlad	r5, ip, sl, r5
 800de78:	fb2e 5509 	smlad	r5, lr, r9, r5
 800de7c:	3e02      	subs	r6, #2
 800de7e:	f73f af75 	bgt.w	800dd6c <Loop4_m>

0800de82 <FinalLoop_m>:
 800de82:	2e00      	cmp	r6, #0
 800de84:	db43      	blt.n	800df0e <EndLoop4_m>
 800de86:	f857 eb04 	ldr.w	lr, [r7], #4
 800de8a:	f858 9b04 	ldr.w	r9, [r8], #4
 800de8e:	ea4f 2a39 	mov.w	sl, r9, ror #8
 800de92:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 800de96:	fa2f fe8e 	sxtb16	lr, lr
 800de9a:	fa2b f989 	sxtab16	r9, fp, r9
 800de9e:	fa2b fa8a 	sxtab16	sl, fp, sl
 800dea2:	fb2c 000a 	smlad	r0, ip, sl, r0
 800dea6:	fb2e 0009 	smlad	r0, lr, r9, r0
 800deaa:	f857 eb04 	ldr.w	lr, [r7], #4
 800deae:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 800deb2:	fa2f fe8e 	sxtb16	lr, lr
 800deb6:	fb2c 110a 	smlad	r1, ip, sl, r1
 800deba:	fb2e 1109 	smlad	r1, lr, r9, r1
 800debe:	f857 eb04 	ldr.w	lr, [r7], #4
 800dec2:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 800dec6:	fa2f fe8e 	sxtb16	lr, lr
 800deca:	fb2c 220a 	smlad	r2, ip, sl, r2
 800dece:	fb2e 2209 	smlad	r2, lr, r9, r2
 800ded2:	f857 eb04 	ldr.w	lr, [r7], #4
 800ded6:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 800deda:	fa2f fe8e 	sxtb16	lr, lr
 800dede:	fb2c 330a 	smlad	r3, ip, sl, r3
 800dee2:	fb2e 3309 	smlad	r3, lr, r9, r3
 800dee6:	f857 eb04 	ldr.w	lr, [r7], #4
 800deea:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 800deee:	fa2f fe8e 	sxtb16	lr, lr
 800def2:	fb2c 440a 	smlad	r4, ip, sl, r4
 800def6:	fb2e 4409 	smlad	r4, lr, r9, r4
 800defa:	f857 eb04 	ldr.w	lr, [r7], #4
 800defe:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 800df02:	fa2f fe8e 	sxtb16	lr, lr
 800df06:	fb2c 550a 	smlad	r5, ip, sl, r5
 800df0a:	fb2e 5509 	smlad	r5, lr, r9, r5

0800df0e <EndLoop4_m>:
 800df0e:	9e04      	ldr	r6, [sp, #16]
 800df10:	b30e      	cbz	r6, 800df56 <OutputFormatting_m>
 800df12:	f8dd a048 	ldr.w	sl, [sp, #72]	@ 0x48

0800df16 <Loop1_m>:
 800df16:	f918 9b01 	ldrsb.w	r9, [r8], #1
 800df1a:	f997 e000 	ldrsb.w	lr, [r7]
 800df1e:	f997 c001 	ldrsb.w	ip, [r7, #1]
 800df22:	eba9 090a 	sub.w	r9, r9, sl
 800df26:	fb1e 0009 	smlabb	r0, lr, r9, r0
 800df2a:	fb1c 1109 	smlabb	r1, ip, r9, r1
 800df2e:	f997 e002 	ldrsb.w	lr, [r7, #2]
 800df32:	f997 c003 	ldrsb.w	ip, [r7, #3]
 800df36:	fb1e 2209 	smlabb	r2, lr, r9, r2
 800df3a:	fb1c 3309 	smlabb	r3, ip, r9, r3
 800df3e:	f997 e004 	ldrsb.w	lr, [r7, #4]
 800df42:	f997 c005 	ldrsb.w	ip, [r7, #5]
 800df46:	fb1e 4409 	smlabb	r4, lr, r9, r4
 800df4a:	fb1c 5509 	smlabb	r5, ip, r9, r5
 800df4e:	3e01      	subs	r6, #1
 800df50:	f107 0706 	add.w	r7, r7, #6
 800df54:	dcdf      	bgt.n	800df16 <Loop1_m>

0800df56 <OutputFormatting_m>:
 800df56:	9e00      	ldr	r6, [sp, #0]
 800df58:	f8dd e04c 	ldr.w	lr, [sp, #76]	@ 0x4c
 800df5c:	f8dd c050 	ldr.w	ip, [sp, #80]	@ 0x50
 800df60:	f8dd a044 	ldr.w	sl, [sp, #68]	@ 0x44
 800df64:	2e00      	cmp	r6, #0
 800df66:	d144      	bne.n	800dff2 <OutputFormatting_m_ex>
 800df68:	ea4f 0040 	mov.w	r0, r0, lsl #1
 800df6c:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800df70:	fb50 a00e 	smmla	r0, r0, lr, sl
 800df74:	fb51 a10e 	smmla	r1, r1, lr, sl
 800df78:	fa40 f00c 	asr.w	r0, r0, ip
 800df7c:	fa41 f10c 	asr.w	r1, r1, ip
 800df80:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800df84:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800df88:	fb52 a20e 	smmla	r2, r2, lr, sl
 800df8c:	fb53 a30e 	smmla	r3, r3, lr, sl
 800df90:	fa42 f20c 	asr.w	r2, r2, ip
 800df94:	fa43 f30c 	asr.w	r3, r3, ip
 800df98:	ea4f 0444 	mov.w	r4, r4, lsl #1
 800df9c:	ea4f 0545 	mov.w	r5, r5, lsl #1
 800dfa0:	fb54 a40e 	smmla	r4, r4, lr, sl
 800dfa4:	fb55 a50e 	smmla	r5, r5, lr, sl
 800dfa8:	fa44 f40c 	asr.w	r4, r4, ip
 800dfac:	fa45 f50c 	asr.w	r5, r5, ip

0800dfb0 <EndScaling_m>:
 800dfb0:	9e06      	ldr	r6, [sp, #24]
 800dfb2:	f300 0007 	ssat	r0, #8, r0
 800dfb6:	f301 0107 	ssat	r1, #8, r1
 800dfba:	f302 0207 	ssat	r2, #8, r2
 800dfbe:	f303 0307 	ssat	r3, #8, r3
 800dfc2:	f304 0407 	ssat	r4, #8, r4
 800dfc6:	f305 0507 	ssat	r5, #8, r5
 800dfca:	f806 0b01 	strb.w	r0, [r6], #1
 800dfce:	f806 1b01 	strb.w	r1, [r6], #1
 800dfd2:	f806 2b01 	strb.w	r2, [r6], #1
 800dfd6:	f806 3b01 	strb.w	r3, [r6], #1
 800dfda:	f806 4b01 	strb.w	r4, [r6], #1
 800dfde:	9b02      	ldr	r3, [sp, #8]
 800dfe0:	f806 5b01 	strb.w	r5, [r6], #1
 800dfe4:	9606      	str	r6, [sp, #24]
 800dfe6:	429e      	cmp	r6, r3
 800dfe8:	f47f aeb4 	bne.w	800dd54 <MainLoop_m>

0800dfec <Exit_m>:
 800dfec:	b007      	add	sp, #28
 800dfee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800dff2 <OutputFormatting_m_ex>:
 800dff2:	f116 0801 	adds.w	r8, r6, #1
 800dff6:	d03c      	beq.n	800e072 <OutputFormatting_m_Neg>
 800dff8:	f04f 0801 	mov.w	r8, #1
 800dffc:	fa08 f80c 	lsl.w	r8, r8, ip
 800e000:	ea4f 08a8 	mov.w	r8, r8, asr #2
 800e004:	fb50 800e 	smmla	r0, r0, lr, r8
 800e008:	ea4f 0040 	mov.w	r0, r0, lsl #1
 800e00c:	fa40 f00c 	asr.w	r0, r0, ip
 800e010:	4450      	add	r0, sl
 800e012:	fb51 810e 	smmla	r1, r1, lr, r8
 800e016:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800e01a:	fa41 f10c 	asr.w	r1, r1, ip
 800e01e:	4451      	add	r1, sl
 800e020:	f04f 0801 	mov.w	r8, #1
 800e024:	fa08 f80c 	lsl.w	r8, r8, ip
 800e028:	ea4f 08a8 	mov.w	r8, r8, asr #2
 800e02c:	fb52 820e 	smmla	r2, r2, lr, r8
 800e030:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800e034:	fa42 f20c 	asr.w	r2, r2, ip
 800e038:	4452      	add	r2, sl
 800e03a:	fb53 830e 	smmla	r3, r3, lr, r8
 800e03e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800e042:	fa43 f30c 	asr.w	r3, r3, ip
 800e046:	4453      	add	r3, sl
 800e048:	f04f 0801 	mov.w	r8, #1
 800e04c:	fa08 f80c 	lsl.w	r8, r8, ip
 800e050:	ea4f 08a8 	mov.w	r8, r8, asr #2
 800e054:	fb54 840e 	smmla	r4, r4, lr, r8
 800e058:	ea4f 0444 	mov.w	r4, r4, lsl #1
 800e05c:	fa44 f40c 	asr.w	r4, r4, ip
 800e060:	4454      	add	r4, sl
 800e062:	fb55 850e 	smmla	r5, r5, lr, r8
 800e066:	ea4f 0545 	mov.w	r5, r5, lsl #1
 800e06a:	fa45 f50c 	asr.w	r5, r5, ip
 800e06e:	4455      	add	r5, sl
 800e070:	e79e      	b.n	800dfb0 <EndScaling_m>

0800e072 <OutputFormatting_m_Neg>:
 800e072:	f1cc 0801 	rsb	r8, ip, #1
 800e076:	fa00 f008 	lsl.w	r0, r0, r8
 800e07a:	f300 001f 	ssat	r0, #32, r0
 800e07e:	fb50 f01e 	smmulr	r0, r0, lr
 800e082:	fa01 f108 	lsl.w	r1, r1, r8
 800e086:	f301 011f 	ssat	r1, #32, r1
 800e08a:	fb51 f11e 	smmulr	r1, r1, lr
 800e08e:	4450      	add	r0, sl
 800e090:	4451      	add	r1, sl
 800e092:	f1cc 0801 	rsb	r8, ip, #1
 800e096:	fa02 f208 	lsl.w	r2, r2, r8
 800e09a:	f302 021f 	ssat	r2, #32, r2
 800e09e:	fb52 f21e 	smmulr	r2, r2, lr
 800e0a2:	fa03 f308 	lsl.w	r3, r3, r8
 800e0a6:	f303 031f 	ssat	r3, #32, r3
 800e0aa:	fb53 f31e 	smmulr	r3, r3, lr
 800e0ae:	4452      	add	r2, sl
 800e0b0:	4453      	add	r3, sl
 800e0b2:	f1cc 0801 	rsb	r8, ip, #1
 800e0b6:	fa04 f408 	lsl.w	r4, r4, r8
 800e0ba:	f304 041f 	ssat	r4, #32, r4
 800e0be:	fb54 f41e 	smmulr	r4, r4, lr
 800e0c2:	fa05 f508 	lsl.w	r5, r5, r8
 800e0c6:	f305 051f 	ssat	r5, #32, r5
 800e0ca:	fb55 f51e 	smmulr	r5, r5, lr
 800e0ce:	4454      	add	r4, sl
 800e0d0:	4455      	add	r5, sl
 800e0d2:	e76d      	b.n	800dfb0 <EndScaling_m>

0800e0d4 <st_sssa8_ch_nn_mat_mult_kernel_opt>:
 800e0d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e0d8:	b086      	sub	sp, #24
 800e0da:	f89d 7058 	ldrb.w	r7, [sp, #88]	@ 0x58
 800e0de:	9100      	str	r1, [sp, #0]
 800e0e0:	9203      	str	r2, [sp, #12]
 800e0e2:	2f00      	cmp	r7, #0
 800e0e4:	9305      	str	r3, [sp, #20]
 800e0e6:	bf18      	it	ne
 800e0e8:	2301      	movne	r3, #1
 800e0ea:	9c10      	ldr	r4, [sp, #64]	@ 0x40
 800e0ec:	fb04 3303 	mla	r3, r4, r3, r3
 800e0f0:	9304      	str	r3, [sp, #16]
 800e0f2:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 800e0f4:	bf14      	ite	ne
 800e0f6:	462f      	movne	r7, r5
 800e0f8:	2701      	moveq	r7, #1
 800e0fa:	9701      	str	r7, [sp, #4]
 800e0fc:	f8bd 3044 	ldrh.w	r3, [sp, #68]	@ 0x44
 800e100:	085b      	lsrs	r3, r3, #1
 800e102:	f000 809f 	beq.w	800e244 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x170>
 800e106:	f8dd b050 	ldr.w	fp, [sp, #80]	@ 0x50
 800e10a:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800e10c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800e110:	9302      	str	r3, [sp, #8]
 800e112:	f8dd e048 	ldr.w	lr, [sp, #72]	@ 0x48
 800e116:	9f03      	ldr	r7, [sp, #12]
 800e118:	ea5f 089e 	movs.w	r8, lr, lsr #2
 800e11c:	f8dd c000 	ldr.w	ip, [sp]
 800e120:	f857 6b04 	ldr.w	r6, [r7], #4
 800e124:	f857 3b04 	ldr.w	r3, [r7], #4
 800e128:	9703      	str	r7, [sp, #12]
 800e12a:	461a      	mov	r2, r3
 800e12c:	4631      	mov	r1, r6
 800e12e:	d022      	beq.n	800e176 <st_sssa8_ch_nn_mat_mult_kernel_opt+0xa2>
 800e130:	f85c 701e 	ldr.w	r7, [ip, lr, lsl #1]
 800e134:	f85c 9b04 	ldr.w	r9, [ip], #4
 800e138:	f850 ab04 	ldr.w	sl, [r0], #4
 800e13c:	f850 5b04 	ldr.w	r5, [r0], #4
 800e140:	fb2a 6609 	smlad	r6, sl, r9, r6
 800e144:	fb2a 1107 	smlad	r1, sl, r7, r1
 800e148:	fb25 3309 	smlad	r3, r5, r9, r3
 800e14c:	fb25 2207 	smlad	r2, r5, r7, r2
 800e150:	f85c 701e 	ldr.w	r7, [ip, lr, lsl #1]
 800e154:	f85c 9b04 	ldr.w	r9, [ip], #4
 800e158:	f850 ab04 	ldr.w	sl, [r0], #4
 800e15c:	f850 5b04 	ldr.w	r5, [r0], #4
 800e160:	fb2a 6609 	smlad	r6, sl, r9, r6
 800e164:	fb2a 1107 	smlad	r1, sl, r7, r1
 800e168:	fb25 3309 	smlad	r3, r5, r9, r3
 800e16c:	fb25 2207 	smlad	r2, r5, r7, r2
 800e170:	f1b8 0801 	subs.w	r8, r8, #1
 800e174:	d1dc      	bne.n	800e130 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x5c>
 800e176:	f00e 0703 	and.w	r7, lr, #3
 800e17a:	b18f      	cbz	r7, 800e1a0 <st_sssa8_ch_nn_mat_mult_kernel_opt+0xcc>
 800e17c:	f93c 801e 	ldrsh.w	r8, [ip, lr, lsl #1]
 800e180:	f93c ab02 	ldrsh.w	sl, [ip], #2
 800e184:	f930 5b02 	ldrsh.w	r5, [r0], #2
 800e188:	f930 9b02 	ldrsh.w	r9, [r0], #2
 800e18c:	fb0a 6605 	mla	r6, sl, r5, r6
 800e190:	fb09 330a 	mla	r3, r9, sl, r3
 800e194:	fb08 1105 	mla	r1, r8, r5, r1
 800e198:	fb09 2208 	mla	r2, r9, r8, r2
 800e19c:	3f01      	subs	r7, #1
 800e19e:	dced      	bgt.n	800e17c <st_sssa8_ch_nn_mat_mult_kernel_opt+0xa8>
 800e1a0:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 800e1a4:	9f15      	ldr	r7, [sp, #84]	@ 0x54
 800e1a6:	f93a 4b02 	ldrsh.w	r4, [sl], #2
 800e1aa:	f857 cb04 	ldr.w	ip, [r7], #4
 800e1ae:	f85b 5b04 	ldr.w	r5, [fp], #4
 800e1b2:	f1c4 0915 	rsb	r9, r4, #21
 800e1b6:	ea99 0904 	eors.w	r9, r9, r4
 800e1ba:	f340 80c8 	ble.w	800e34e <st_sssa8_ch_nn_mat_mult_kernel_opt+0x27a>
 800e1be:	ea4f 0646 	mov.w	r6, r6, lsl #1
 800e1c2:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800e1c6:	fb56 c605 	smmla	r6, r6, r5, ip
 800e1ca:	fb51 c105 	smmla	r1, r1, r5, ip
 800e1ce:	fa46 f604 	asr.w	r6, r6, r4
 800e1d2:	fa41 f104 	asr.w	r1, r1, r4
 800e1d6:	f93a 4b02 	ldrsh.w	r4, [sl], #2
 800e1da:	f857 cb04 	ldr.w	ip, [r7], #4
 800e1de:	f85b 5b04 	ldr.w	r5, [fp], #4
 800e1e2:	f1c4 0915 	rsb	r9, r4, #21
 800e1e6:	ea99 0904 	eors.w	r9, r9, r4
 800e1ea:	f340 8099 	ble.w	800e320 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x24c>
 800e1ee:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800e1f2:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800e1f6:	fb53 c305 	smmla	r3, r3, r5, ip
 800e1fa:	fb52 c205 	smmla	r2, r2, r5, ip
 800e1fe:	fa43 f304 	asr.w	r3, r3, r4
 800e202:	fa42 f204 	asr.w	r2, r2, r4
 800e206:	f306 0607 	ssat	r6, #8, r6
 800e20a:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800e20e:	9c17      	ldr	r4, [sp, #92]	@ 0x5c
 800e210:	f8dd 8010 	ldr.w	r8, [sp, #16]
 800e214:	7026      	strb	r6, [r4, #0]
 800e216:	44a0      	add	r8, r4
 800e218:	f301 0107 	ssat	r1, #8, r1
 800e21c:	f888 1000 	strb.w	r1, [r8]
 800e220:	f303 0307 	ssat	r3, #8, r3
 800e224:	f804 3009 	strb.w	r3, [r4, r9]
 800e228:	f302 0207 	ssat	r2, #8, r2
 800e22c:	f808 2009 	strb.w	r2, [r8, r9]
 800e230:	eb04 0249 	add.w	r2, r4, r9, lsl #1
 800e234:	9217      	str	r2, [sp, #92]	@ 0x5c
 800e236:	f8cd a04c 	str.w	sl, [sp, #76]	@ 0x4c
 800e23a:	9c02      	ldr	r4, [sp, #8]
 800e23c:	9715      	str	r7, [sp, #84]	@ 0x54
 800e23e:	45a2      	cmp	sl, r4
 800e240:	f47f af67 	bne.w	800e112 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x3e>
 800e244:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e246:	f013 0301 	ands.w	r3, r3, #1
 800e24a:	d054      	beq.n	800e2f6 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x222>
 800e24c:	f8bd e048 	ldrh.w	lr, [sp, #72]	@ 0x48
 800e250:	9b03      	ldr	r3, [sp, #12]
 800e252:	f8dd c000 	ldr.w	ip, [sp]
 800e256:	6819      	ldr	r1, [r3, #0]
 800e258:	ea5f 079e 	movs.w	r7, lr, lsr #2
 800e25c:	eb0c 044e 	add.w	r4, ip, lr, lsl #1
 800e260:	460e      	mov	r6, r1
 800e262:	d015      	beq.n	800e290 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x1bc>
 800e264:	f85c 501e 	ldr.w	r5, [ip, lr, lsl #1]
 800e268:	f85c 8b04 	ldr.w	r8, [ip], #4
 800e26c:	f850 ab04 	ldr.w	sl, [r0], #4
 800e270:	f850 3b04 	ldr.w	r3, [r0], #4
 800e274:	fb2a 6608 	smlad	r6, sl, r8, r6
 800e278:	fb2a 1105 	smlad	r1, sl, r5, r1
 800e27c:	f85c a01e 	ldr.w	sl, [ip, lr, lsl #1]
 800e280:	f85c 8b04 	ldr.w	r8, [ip], #4
 800e284:	fb23 6608 	smlad	r6, r3, r8, r6
 800e288:	fb23 110a 	smlad	r1, r3, sl, r1
 800e28c:	3f01      	subs	r7, #1
 800e28e:	d1e9      	bne.n	800e264 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x190>
 800e290:	f01e 0703 	ands.w	r7, lr, #3
 800e294:	d00b      	beq.n	800e2ae <st_sssa8_ch_nn_mat_mult_kernel_opt+0x1da>
 800e296:	f83c 301e 	ldrh.w	r3, [ip, lr, lsl #1]
 800e29a:	f83c 9b02 	ldrh.w	r9, [ip], #2
 800e29e:	f930 ab02 	ldrsh.w	sl, [r0], #2
 800e2a2:	fb19 660a 	smlabb	r6, r9, sl, r6
 800e2a6:	3f01      	subs	r7, #1
 800e2a8:	fb13 110a 	smlabb	r1, r3, sl, r1
 800e2ac:	dcf3      	bgt.n	800e296 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x1c2>
 800e2ae:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 800e2b2:	9f15      	ldr	r7, [sp, #84]	@ 0x54
 800e2b4:	f9ba 4000 	ldrsh.w	r4, [sl]
 800e2b8:	f8d7 c000 	ldr.w	ip, [r7]
 800e2bc:	f8db 5000 	ldr.w	r5, [fp]
 800e2c0:	f1c4 0915 	rsb	r9, r4, #21
 800e2c4:	ea99 0904 	eors.w	r9, r9, r4
 800e2c8:	dd58      	ble.n	800e37c <st_sssa8_ch_nn_mat_mult_kernel_opt+0x2a8>
 800e2ca:	ea4f 0646 	mov.w	r6, r6, lsl #1
 800e2ce:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800e2d2:	fb56 c605 	smmla	r6, r6, r5, ip
 800e2d6:	fb51 c105 	smmla	r1, r1, r5, ip
 800e2da:	fa46 f604 	asr.w	r6, r6, r4
 800e2de:	fa41 f104 	asr.w	r1, r1, r4
 800e2e2:	f306 0607 	ssat	r6, #8, r6
 800e2e6:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800e2e8:	9c04      	ldr	r4, [sp, #16]
 800e2ea:	7016      	strb	r6, [r2, #0]
 800e2ec:	f301 0107 	ssat	r1, #8, r1
 800e2f0:	5511      	strb	r1, [r2, r4]
 800e2f2:	9b01      	ldr	r3, [sp, #4]
 800e2f4:	441a      	add	r2, r3
 800e2f6:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800e2f8:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800e2fa:	9c10      	ldr	r4, [sp, #64]	@ 0x40
 800e2fc:	b133      	cbz	r3, 800e30c <st_sssa8_ch_nn_mat_mult_kernel_opt+0x238>
 800e2fe:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e300:	f104 0002 	add.w	r0, r4, #2
 800e304:	fb03 0011 	mls	r0, r3, r1, r0
 800e308:	4410      	add	r0, r2
 800e30a:	e006      	b.n	800e31a <st_sssa8_ch_nn_mat_mult_kernel_opt+0x246>
 800e30c:	eba2 0001 	sub.w	r0, r2, r1
 800e310:	9a05      	ldr	r2, [sp, #20]
 800e312:	f104 0402 	add.w	r4, r4, #2
 800e316:	fb02 0004 	mla	r0, r2, r4, r0
 800e31a:	b006      	add	sp, #24
 800e31c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e320:	2c00      	cmp	r4, #0
 800e322:	dd42      	ble.n	800e3aa <st_sssa8_ch_nn_mat_mult_kernel_opt+0x2d6>
 800e324:	f04f 0901 	mov.w	r9, #1
 800e328:	fa09 f904 	lsl.w	r9, r9, r4
 800e32c:	ea4f 09a9 	mov.w	r9, r9, asr #2
 800e330:	fb53 9305 	smmla	r3, r3, r5, r9
 800e334:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800e338:	fa43 f304 	asr.w	r3, r3, r4
 800e33c:	4463      	add	r3, ip
 800e33e:	fb52 9205 	smmla	r2, r2, r5, r9
 800e342:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800e346:	fa42 f204 	asr.w	r2, r2, r4
 800e34a:	4462      	add	r2, ip
 800e34c:	e75b      	b.n	800e206 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x132>
 800e34e:	2c00      	cmp	r4, #0
 800e350:	dd3c      	ble.n	800e3cc <st_sssa8_ch_nn_mat_mult_kernel_opt+0x2f8>
 800e352:	f04f 0901 	mov.w	r9, #1
 800e356:	fa09 f904 	lsl.w	r9, r9, r4
 800e35a:	ea4f 09a9 	mov.w	r9, r9, asr #2
 800e35e:	fb56 9605 	smmla	r6, r6, r5, r9
 800e362:	ea4f 0646 	mov.w	r6, r6, lsl #1
 800e366:	fa46 f604 	asr.w	r6, r6, r4
 800e36a:	4466      	add	r6, ip
 800e36c:	fb51 9105 	smmla	r1, r1, r5, r9
 800e370:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800e374:	fa41 f104 	asr.w	r1, r1, r4
 800e378:	4461      	add	r1, ip
 800e37a:	e72c      	b.n	800e1d6 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x102>
 800e37c:	2c00      	cmp	r4, #0
 800e37e:	dd36      	ble.n	800e3ee <st_sssa8_ch_nn_mat_mult_kernel_opt+0x31a>
 800e380:	f04f 0901 	mov.w	r9, #1
 800e384:	fa09 f904 	lsl.w	r9, r9, r4
 800e388:	ea4f 09a9 	mov.w	r9, r9, asr #2
 800e38c:	fb56 9605 	smmla	r6, r6, r5, r9
 800e390:	ea4f 0646 	mov.w	r6, r6, lsl #1
 800e394:	fa46 f604 	asr.w	r6, r6, r4
 800e398:	4466      	add	r6, ip
 800e39a:	fb51 9105 	smmla	r1, r1, r5, r9
 800e39e:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800e3a2:	fa41 f104 	asr.w	r1, r1, r4
 800e3a6:	4461      	add	r1, ip
 800e3a8:	e79b      	b.n	800e2e2 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x20e>
 800e3aa:	f1c4 0901 	rsb	r9, r4, #1
 800e3ae:	fa03 f309 	lsl.w	r3, r3, r9
 800e3b2:	f303 031f 	ssat	r3, #32, r3
 800e3b6:	fb53 f315 	smmulr	r3, r3, r5
 800e3ba:	fa02 f209 	lsl.w	r2, r2, r9
 800e3be:	f302 021f 	ssat	r2, #32, r2
 800e3c2:	fb52 f215 	smmulr	r2, r2, r5
 800e3c6:	4463      	add	r3, ip
 800e3c8:	4462      	add	r2, ip
 800e3ca:	e71c      	b.n	800e206 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x132>
 800e3cc:	f1c4 0901 	rsb	r9, r4, #1
 800e3d0:	fa06 f609 	lsl.w	r6, r6, r9
 800e3d4:	f306 061f 	ssat	r6, #32, r6
 800e3d8:	fb56 f615 	smmulr	r6, r6, r5
 800e3dc:	fa01 f109 	lsl.w	r1, r1, r9
 800e3e0:	f301 011f 	ssat	r1, #32, r1
 800e3e4:	fb51 f115 	smmulr	r1, r1, r5
 800e3e8:	4466      	add	r6, ip
 800e3ea:	4461      	add	r1, ip
 800e3ec:	e6f3      	b.n	800e1d6 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x102>
 800e3ee:	f1c4 0901 	rsb	r9, r4, #1
 800e3f2:	fa06 f609 	lsl.w	r6, r6, r9
 800e3f6:	f306 061f 	ssat	r6, #32, r6
 800e3fa:	fb56 f615 	smmulr	r6, r6, r5
 800e3fe:	fa01 f109 	lsl.w	r1, r1, r9
 800e402:	f301 011f 	ssat	r1, #32, r1
 800e406:	fb51 f115 	smmulr	r1, r1, r5
 800e40a:	4466      	add	r6, ip
 800e40c:	4461      	add	r1, ip
 800e40e:	e768      	b.n	800e2e2 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x20e>

0800e410 <ai_array_to_buffer_fmt>:
 800e410:	f3c0 4343 	ubfx	r3, r0, #17, #4
 800e414:	2b02      	cmp	r3, #2
 800e416:	d055      	beq.n	800e4c4 <ai_array_to_buffer_fmt+0xb4>
 800e418:	4a2d      	ldr	r2, [pc, #180]	@ (800e4d0 <ai_array_to_buffer_fmt+0xc0>)
 800e41a:	f020 437e 	bic.w	r3, r0, #4261412864	@ 0xfe000000
 800e41e:	4293      	cmp	r3, r2
 800e420:	d010      	beq.n	800e444 <ai_array_to_buffer_fmt+0x34>
 800e422:	dc21      	bgt.n	800e468 <ai_array_to_buffer_fmt+0x58>
 800e424:	4a2b      	ldr	r2, [pc, #172]	@ (800e4d4 <ai_array_to_buffer_fmt+0xc4>)
 800e426:	4293      	cmp	r3, r2
 800e428:	d00c      	beq.n	800e444 <ai_array_to_buffer_fmt+0x34>
 800e42a:	dd0f      	ble.n	800e44c <ai_array_to_buffer_fmt+0x3c>
 800e42c:	4a2a      	ldr	r2, [pc, #168]	@ (800e4d8 <ai_array_to_buffer_fmt+0xc8>)
 800e42e:	4293      	cmp	r3, r2
 800e430:	d008      	beq.n	800e444 <ai_array_to_buffer_fmt+0x34>
 800e432:	f502 32fa 	add.w	r2, r2, #128000	@ 0x1f400
 800e436:	4293      	cmp	r3, r2
 800e438:	d004      	beq.n	800e444 <ai_array_to_buffer_fmt+0x34>
 800e43a:	4a28      	ldr	r2, [pc, #160]	@ (800e4dc <ai_array_to_buffer_fmt+0xcc>)
 800e43c:	4293      	cmp	r3, r2
 800e43e:	bf0c      	ite	eq
 800e440:	4613      	moveq	r3, r2
 800e442:	2340      	movne	r3, #64	@ 0x40
 800e444:	f000 40d0 	and.w	r0, r0, #1744830464	@ 0x68000000
 800e448:	4318      	orrs	r0, r3
 800e44a:	4770      	bx	lr
 800e44c:	f5a2 6280 	sub.w	r2, r2, #1024	@ 0x400
 800e450:	4293      	cmp	r3, r2
 800e452:	d0f7      	beq.n	800e444 <ai_array_to_buffer_fmt+0x34>
 800e454:	dd2c      	ble.n	800e4b0 <ai_array_to_buffer_fmt+0xa0>
 800e456:	4a22      	ldr	r2, [pc, #136]	@ (800e4e0 <ai_array_to_buffer_fmt+0xd0>)
 800e458:	f000 40d0 	and.w	r0, r0, #1744830464	@ 0x68000000
 800e45c:	4293      	cmp	r3, r2
 800e45e:	bf0c      	ite	eq
 800e460:	4613      	moveq	r3, r2
 800e462:	2340      	movne	r3, #64	@ 0x40
 800e464:	4318      	orrs	r0, r3
 800e466:	4770      	bx	lr
 800e468:	4a1e      	ldr	r2, [pc, #120]	@ (800e4e4 <ai_array_to_buffer_fmt+0xd4>)
 800e46a:	4293      	cmp	r3, r2
 800e46c:	d0ea      	beq.n	800e444 <ai_array_to_buffer_fmt+0x34>
 800e46e:	dd10      	ble.n	800e492 <ai_array_to_buffer_fmt+0x82>
 800e470:	4a1d      	ldr	r2, [pc, #116]	@ (800e4e8 <ai_array_to_buffer_fmt+0xd8>)
 800e472:	4293      	cmp	r3, r2
 800e474:	d0e6      	beq.n	800e444 <ai_array_to_buffer_fmt+0x34>
 800e476:	f202 72f1 	addw	r2, r2, #2033	@ 0x7f1
 800e47a:	4293      	cmp	r3, r2
 800e47c:	d0e2      	beq.n	800e444 <ai_array_to_buffer_fmt+0x34>
 800e47e:	f5a2 6200 	sub.w	r2, r2, #2048	@ 0x800
 800e482:	4293      	cmp	r3, r2
 800e484:	bf0c      	ite	eq
 800e486:	4613      	moveq	r3, r2
 800e488:	2340      	movne	r3, #64	@ 0x40
 800e48a:	f000 40d0 	and.w	r0, r0, #1744830464	@ 0x68000000
 800e48e:	4318      	orrs	r0, r3
 800e490:	4770      	bx	lr
 800e492:	f2a2 3287 	subw	r2, r2, #903	@ 0x387
 800e496:	4293      	cmp	r3, r2
 800e498:	d0d4      	beq.n	800e444 <ai_array_to_buffer_fmt+0x34>
 800e49a:	f502 7260 	add.w	r2, r2, #896	@ 0x380
 800e49e:	4293      	cmp	r3, r2
 800e4a0:	d0d0      	beq.n	800e444 <ai_array_to_buffer_fmt+0x34>
 800e4a2:	f5a2 6280 	sub.w	r2, r2, #1024	@ 0x400
 800e4a6:	4293      	cmp	r3, r2
 800e4a8:	bf0c      	ite	eq
 800e4aa:	4613      	moveq	r3, r2
 800e4ac:	2340      	movne	r3, #64	@ 0x40
 800e4ae:	e7c9      	b.n	800e444 <ai_array_to_buffer_fmt+0x34>
 800e4b0:	f5a2 6280 	sub.w	r2, r2, #1024	@ 0x400
 800e4b4:	4293      	cmp	r3, r2
 800e4b6:	d0c5      	beq.n	800e444 <ai_array_to_buffer_fmt+0x34>
 800e4b8:	3280      	adds	r2, #128	@ 0x80
 800e4ba:	4293      	cmp	r3, r2
 800e4bc:	bf0c      	ite	eq
 800e4be:	4613      	moveq	r3, r2
 800e4c0:	2340      	movne	r3, #64	@ 0x40
 800e4c2:	e7bf      	b.n	800e444 <ai_array_to_buffer_fmt+0x34>
 800e4c4:	4b09      	ldr	r3, [pc, #36]	@ (800e4ec <ai_array_to_buffer_fmt+0xdc>)
 800e4c6:	4003      	ands	r3, r0
 800e4c8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800e4cc:	e7ba      	b.n	800e444 <ai_array_to_buffer_fmt+0x34>
 800e4ce:	bf00      	nop
 800e4d0:	00821040 	.word	0x00821040
 800e4d4:	00040840 	.word	0x00040840
 800e4d8:	00041040 	.word	0x00041040
 800e4dc:	0004084f 	.word	0x0004084f
 800e4e0:	00040447 	.word	0x00040447
 800e4e4:	00840447 	.word	0x00840447
 800e4e8:	0084084f 	.word	0x0084084f
 800e4ec:	00803fff 	.word	0x00803fff

0800e4f0 <ai_array_get_byte_size>:
 800e4f0:	b1e1      	cbz	r1, 800e52c <ai_array_get_byte_size+0x3c>
 800e4f2:	f46f 7288 	mvn.w	r2, #272	@ 0x110
 800e4f6:	f3c0 4c43 	ubfx	ip, r0, #17, #4
 800e4fa:	fa42 f20c 	asr.w	r2, r2, ip
 800e4fe:	f3c0 13c6 	ubfx	r3, r0, #7, #7
 800e502:	07d2      	lsls	r2, r2, #31
 800e504:	fb03 f101 	mul.w	r1, r3, r1
 800e508:	bf48      	it	mi
 800e50a:	2300      	movmi	r3, #0
 800e50c:	f101 0107 	add.w	r1, r1, #7
 800e510:	f3c0 5041 	ubfx	r0, r0, #21, #2
 800e514:	f021 0107 	bic.w	r1, r1, #7
 800e518:	fa21 f100 	lsr.w	r1, r1, r0
 800e51c:	bf5c      	itt	pl
 800e51e:	fa43 f000 	asrpl.w	r0, r3, r0
 800e522:	4083      	lslpl	r3, r0
 800e524:	3107      	adds	r1, #7
 800e526:	4419      	add	r1, r3
 800e528:	08c8      	lsrs	r0, r1, #3
 800e52a:	4770      	bx	lr
 800e52c:	4608      	mov	r0, r1
 800e52e:	4770      	bx	lr

0800e530 <ai_array_get_data_byte_size>:
 800e530:	b161      	cbz	r1, 800e54c <ai_array_get_data_byte_size+0x1c>
 800e532:	f3c0 13c6 	ubfx	r3, r0, #7, #7
 800e536:	fb03 f101 	mul.w	r1, r3, r1
 800e53a:	f3c0 5341 	ubfx	r3, r0, #21, #2
 800e53e:	1dc8      	adds	r0, r1, #7
 800e540:	f020 0007 	bic.w	r0, r0, #7
 800e544:	40d8      	lsrs	r0, r3
 800e546:	3007      	adds	r0, #7
 800e548:	08c0      	lsrs	r0, r0, #3
 800e54a:	4770      	bx	lr
 800e54c:	4608      	mov	r0, r1
 800e54e:	4770      	bx	lr

0800e550 <ai_version_get>:
 800e550:	0212      	lsls	r2, r2, #8
 800e552:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800e556:	ea42 6000 	orr.w	r0, r2, r0, lsl #24
 800e55a:	4770      	bx	lr

0800e55c <get_tensor_byte_size>:
 800e55c:	b410      	push	{r4}
 800e55e:	68c4      	ldr	r4, [r0, #12]
 800e560:	6941      	ldr	r1, [r0, #20]
 800e562:	6983      	ldr	r3, [r0, #24]
 800e564:	68c9      	ldr	r1, [r1, #12]
 800e566:	68e0      	ldr	r0, [r4, #12]
 800e568:	681b      	ldr	r3, [r3, #0]
 800e56a:	fb01 f000 	mul.w	r0, r1, r0
 800e56e:	4a06      	ldr	r2, [pc, #24]	@ (800e588 <get_tensor_byte_size+0x2c>)
 800e570:	f023 437e 	bic.w	r3, r3, #4261412864	@ 0xfe000000
 800e574:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800e578:	4293      	cmp	r3, r2
 800e57a:	bf04      	itt	eq
 800e57c:	3007      	addeq	r0, #7
 800e57e:	08c0      	lsreq	r0, r0, #3
 800e580:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e584:	4770      	bx	lr
 800e586:	bf00      	nop
 800e588:	000400c0 	.word	0x000400c0

0800e58c <malloc>:
 800e58c:	4b02      	ldr	r3, [pc, #8]	@ (800e598 <malloc+0xc>)
 800e58e:	4601      	mov	r1, r0
 800e590:	6818      	ldr	r0, [r3, #0]
 800e592:	f000 b825 	b.w	800e5e0 <_malloc_r>
 800e596:	bf00      	nop
 800e598:	20000940 	.word	0x20000940

0800e59c <sbrk_aligned>:
 800e59c:	b570      	push	{r4, r5, r6, lr}
 800e59e:	4e0f      	ldr	r6, [pc, #60]	@ (800e5dc <sbrk_aligned+0x40>)
 800e5a0:	460c      	mov	r4, r1
 800e5a2:	4605      	mov	r5, r0
 800e5a4:	6831      	ldr	r1, [r6, #0]
 800e5a6:	b911      	cbnz	r1, 800e5ae <sbrk_aligned+0x12>
 800e5a8:	f000 ff48 	bl	800f43c <_sbrk_r>
 800e5ac:	6030      	str	r0, [r6, #0]
 800e5ae:	4621      	mov	r1, r4
 800e5b0:	4628      	mov	r0, r5
 800e5b2:	f000 ff43 	bl	800f43c <_sbrk_r>
 800e5b6:	1c43      	adds	r3, r0, #1
 800e5b8:	d103      	bne.n	800e5c2 <sbrk_aligned+0x26>
 800e5ba:	f04f 34ff 	mov.w	r4, #4294967295
 800e5be:	4620      	mov	r0, r4
 800e5c0:	bd70      	pop	{r4, r5, r6, pc}
 800e5c2:	1cc4      	adds	r4, r0, #3
 800e5c4:	f024 0403 	bic.w	r4, r4, #3
 800e5c8:	42a0      	cmp	r0, r4
 800e5ca:	d0f8      	beq.n	800e5be <sbrk_aligned+0x22>
 800e5cc:	1a21      	subs	r1, r4, r0
 800e5ce:	4628      	mov	r0, r5
 800e5d0:	f000 ff34 	bl	800f43c <_sbrk_r>
 800e5d4:	3001      	adds	r0, #1
 800e5d6:	d1f2      	bne.n	800e5be <sbrk_aligned+0x22>
 800e5d8:	e7ef      	b.n	800e5ba <sbrk_aligned+0x1e>
 800e5da:	bf00      	nop
 800e5dc:	200016e4 	.word	0x200016e4

0800e5e0 <_malloc_r>:
 800e5e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e5e4:	1ccd      	adds	r5, r1, #3
 800e5e6:	4606      	mov	r6, r0
 800e5e8:	f025 0503 	bic.w	r5, r5, #3
 800e5ec:	3508      	adds	r5, #8
 800e5ee:	2d0c      	cmp	r5, #12
 800e5f0:	bf38      	it	cc
 800e5f2:	250c      	movcc	r5, #12
 800e5f4:	2d00      	cmp	r5, #0
 800e5f6:	db01      	blt.n	800e5fc <_malloc_r+0x1c>
 800e5f8:	42a9      	cmp	r1, r5
 800e5fa:	d904      	bls.n	800e606 <_malloc_r+0x26>
 800e5fc:	230c      	movs	r3, #12
 800e5fe:	6033      	str	r3, [r6, #0]
 800e600:	2000      	movs	r0, #0
 800e602:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e606:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800e6dc <_malloc_r+0xfc>
 800e60a:	f000 f869 	bl	800e6e0 <__malloc_lock>
 800e60e:	f8d8 3000 	ldr.w	r3, [r8]
 800e612:	461c      	mov	r4, r3
 800e614:	bb44      	cbnz	r4, 800e668 <_malloc_r+0x88>
 800e616:	4629      	mov	r1, r5
 800e618:	4630      	mov	r0, r6
 800e61a:	f7ff ffbf 	bl	800e59c <sbrk_aligned>
 800e61e:	1c43      	adds	r3, r0, #1
 800e620:	4604      	mov	r4, r0
 800e622:	d158      	bne.n	800e6d6 <_malloc_r+0xf6>
 800e624:	f8d8 4000 	ldr.w	r4, [r8]
 800e628:	4627      	mov	r7, r4
 800e62a:	2f00      	cmp	r7, #0
 800e62c:	d143      	bne.n	800e6b6 <_malloc_r+0xd6>
 800e62e:	2c00      	cmp	r4, #0
 800e630:	d04b      	beq.n	800e6ca <_malloc_r+0xea>
 800e632:	6823      	ldr	r3, [r4, #0]
 800e634:	4639      	mov	r1, r7
 800e636:	4630      	mov	r0, r6
 800e638:	eb04 0903 	add.w	r9, r4, r3
 800e63c:	f000 fefe 	bl	800f43c <_sbrk_r>
 800e640:	4581      	cmp	r9, r0
 800e642:	d142      	bne.n	800e6ca <_malloc_r+0xea>
 800e644:	6821      	ldr	r1, [r4, #0]
 800e646:	4630      	mov	r0, r6
 800e648:	1a6d      	subs	r5, r5, r1
 800e64a:	4629      	mov	r1, r5
 800e64c:	f7ff ffa6 	bl	800e59c <sbrk_aligned>
 800e650:	3001      	adds	r0, #1
 800e652:	d03a      	beq.n	800e6ca <_malloc_r+0xea>
 800e654:	6823      	ldr	r3, [r4, #0]
 800e656:	442b      	add	r3, r5
 800e658:	6023      	str	r3, [r4, #0]
 800e65a:	f8d8 3000 	ldr.w	r3, [r8]
 800e65e:	685a      	ldr	r2, [r3, #4]
 800e660:	bb62      	cbnz	r2, 800e6bc <_malloc_r+0xdc>
 800e662:	f8c8 7000 	str.w	r7, [r8]
 800e666:	e00f      	b.n	800e688 <_malloc_r+0xa8>
 800e668:	6822      	ldr	r2, [r4, #0]
 800e66a:	1b52      	subs	r2, r2, r5
 800e66c:	d420      	bmi.n	800e6b0 <_malloc_r+0xd0>
 800e66e:	2a0b      	cmp	r2, #11
 800e670:	d917      	bls.n	800e6a2 <_malloc_r+0xc2>
 800e672:	1961      	adds	r1, r4, r5
 800e674:	42a3      	cmp	r3, r4
 800e676:	6025      	str	r5, [r4, #0]
 800e678:	bf18      	it	ne
 800e67a:	6059      	strne	r1, [r3, #4]
 800e67c:	6863      	ldr	r3, [r4, #4]
 800e67e:	bf08      	it	eq
 800e680:	f8c8 1000 	streq.w	r1, [r8]
 800e684:	5162      	str	r2, [r4, r5]
 800e686:	604b      	str	r3, [r1, #4]
 800e688:	4630      	mov	r0, r6
 800e68a:	f000 f82f 	bl	800e6ec <__malloc_unlock>
 800e68e:	f104 000b 	add.w	r0, r4, #11
 800e692:	1d23      	adds	r3, r4, #4
 800e694:	f020 0007 	bic.w	r0, r0, #7
 800e698:	1ac2      	subs	r2, r0, r3
 800e69a:	bf1c      	itt	ne
 800e69c:	1a1b      	subne	r3, r3, r0
 800e69e:	50a3      	strne	r3, [r4, r2]
 800e6a0:	e7af      	b.n	800e602 <_malloc_r+0x22>
 800e6a2:	6862      	ldr	r2, [r4, #4]
 800e6a4:	42a3      	cmp	r3, r4
 800e6a6:	bf0c      	ite	eq
 800e6a8:	f8c8 2000 	streq.w	r2, [r8]
 800e6ac:	605a      	strne	r2, [r3, #4]
 800e6ae:	e7eb      	b.n	800e688 <_malloc_r+0xa8>
 800e6b0:	4623      	mov	r3, r4
 800e6b2:	6864      	ldr	r4, [r4, #4]
 800e6b4:	e7ae      	b.n	800e614 <_malloc_r+0x34>
 800e6b6:	463c      	mov	r4, r7
 800e6b8:	687f      	ldr	r7, [r7, #4]
 800e6ba:	e7b6      	b.n	800e62a <_malloc_r+0x4a>
 800e6bc:	461a      	mov	r2, r3
 800e6be:	685b      	ldr	r3, [r3, #4]
 800e6c0:	42a3      	cmp	r3, r4
 800e6c2:	d1fb      	bne.n	800e6bc <_malloc_r+0xdc>
 800e6c4:	2300      	movs	r3, #0
 800e6c6:	6053      	str	r3, [r2, #4]
 800e6c8:	e7de      	b.n	800e688 <_malloc_r+0xa8>
 800e6ca:	230c      	movs	r3, #12
 800e6cc:	4630      	mov	r0, r6
 800e6ce:	6033      	str	r3, [r6, #0]
 800e6d0:	f000 f80c 	bl	800e6ec <__malloc_unlock>
 800e6d4:	e794      	b.n	800e600 <_malloc_r+0x20>
 800e6d6:	6005      	str	r5, [r0, #0]
 800e6d8:	e7d6      	b.n	800e688 <_malloc_r+0xa8>
 800e6da:	bf00      	nop
 800e6dc:	200016e8 	.word	0x200016e8

0800e6e0 <__malloc_lock>:
 800e6e0:	4801      	ldr	r0, [pc, #4]	@ (800e6e8 <__malloc_lock+0x8>)
 800e6e2:	f000 bef8 	b.w	800f4d6 <__retarget_lock_acquire_recursive>
 800e6e6:	bf00      	nop
 800e6e8:	2000182c 	.word	0x2000182c

0800e6ec <__malloc_unlock>:
 800e6ec:	4801      	ldr	r0, [pc, #4]	@ (800e6f4 <__malloc_unlock+0x8>)
 800e6ee:	f000 bef3 	b.w	800f4d8 <__retarget_lock_release_recursive>
 800e6f2:	bf00      	nop
 800e6f4:	2000182c 	.word	0x2000182c

0800e6f8 <__cvt>:
 800e6f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e6fc:	ec57 6b10 	vmov	r6, r7, d0
 800e700:	2f00      	cmp	r7, #0
 800e702:	460c      	mov	r4, r1
 800e704:	4619      	mov	r1, r3
 800e706:	463b      	mov	r3, r7
 800e708:	bfb4      	ite	lt
 800e70a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800e70e:	2300      	movge	r3, #0
 800e710:	4691      	mov	r9, r2
 800e712:	bfbf      	itttt	lt
 800e714:	4632      	movlt	r2, r6
 800e716:	461f      	movlt	r7, r3
 800e718:	232d      	movlt	r3, #45	@ 0x2d
 800e71a:	4616      	movlt	r6, r2
 800e71c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800e720:	700b      	strb	r3, [r1, #0]
 800e722:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e724:	f023 0820 	bic.w	r8, r3, #32
 800e728:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800e72c:	d005      	beq.n	800e73a <__cvt+0x42>
 800e72e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800e732:	d100      	bne.n	800e736 <__cvt+0x3e>
 800e734:	3401      	adds	r4, #1
 800e736:	2102      	movs	r1, #2
 800e738:	e000      	b.n	800e73c <__cvt+0x44>
 800e73a:	2103      	movs	r1, #3
 800e73c:	ab03      	add	r3, sp, #12
 800e73e:	4622      	mov	r2, r4
 800e740:	9301      	str	r3, [sp, #4]
 800e742:	ab02      	add	r3, sp, #8
 800e744:	ec47 6b10 	vmov	d0, r6, r7
 800e748:	9300      	str	r3, [sp, #0]
 800e74a:	4653      	mov	r3, sl
 800e74c:	f000 ff70 	bl	800f630 <_dtoa_r>
 800e750:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800e754:	4605      	mov	r5, r0
 800e756:	d119      	bne.n	800e78c <__cvt+0x94>
 800e758:	f019 0f01 	tst.w	r9, #1
 800e75c:	d00e      	beq.n	800e77c <__cvt+0x84>
 800e75e:	eb00 0904 	add.w	r9, r0, r4
 800e762:	2200      	movs	r2, #0
 800e764:	2300      	movs	r3, #0
 800e766:	4630      	mov	r0, r6
 800e768:	4639      	mov	r1, r7
 800e76a:	f7f2 f9bd 	bl	8000ae8 <__aeabi_dcmpeq>
 800e76e:	b108      	cbz	r0, 800e774 <__cvt+0x7c>
 800e770:	f8cd 900c 	str.w	r9, [sp, #12]
 800e774:	2230      	movs	r2, #48	@ 0x30
 800e776:	9b03      	ldr	r3, [sp, #12]
 800e778:	454b      	cmp	r3, r9
 800e77a:	d31e      	bcc.n	800e7ba <__cvt+0xc2>
 800e77c:	9b03      	ldr	r3, [sp, #12]
 800e77e:	4628      	mov	r0, r5
 800e780:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e782:	1b5b      	subs	r3, r3, r5
 800e784:	6013      	str	r3, [r2, #0]
 800e786:	b004      	add	sp, #16
 800e788:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e78c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800e790:	eb00 0904 	add.w	r9, r0, r4
 800e794:	d1e5      	bne.n	800e762 <__cvt+0x6a>
 800e796:	7803      	ldrb	r3, [r0, #0]
 800e798:	2b30      	cmp	r3, #48	@ 0x30
 800e79a:	d10a      	bne.n	800e7b2 <__cvt+0xba>
 800e79c:	2200      	movs	r2, #0
 800e79e:	2300      	movs	r3, #0
 800e7a0:	4630      	mov	r0, r6
 800e7a2:	4639      	mov	r1, r7
 800e7a4:	f7f2 f9a0 	bl	8000ae8 <__aeabi_dcmpeq>
 800e7a8:	b918      	cbnz	r0, 800e7b2 <__cvt+0xba>
 800e7aa:	f1c4 0401 	rsb	r4, r4, #1
 800e7ae:	f8ca 4000 	str.w	r4, [sl]
 800e7b2:	f8da 3000 	ldr.w	r3, [sl]
 800e7b6:	4499      	add	r9, r3
 800e7b8:	e7d3      	b.n	800e762 <__cvt+0x6a>
 800e7ba:	1c59      	adds	r1, r3, #1
 800e7bc:	9103      	str	r1, [sp, #12]
 800e7be:	701a      	strb	r2, [r3, #0]
 800e7c0:	e7d9      	b.n	800e776 <__cvt+0x7e>

0800e7c2 <__exponent>:
 800e7c2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e7c4:	2900      	cmp	r1, #0
 800e7c6:	7002      	strb	r2, [r0, #0]
 800e7c8:	bfba      	itte	lt
 800e7ca:	4249      	neglt	r1, r1
 800e7cc:	232d      	movlt	r3, #45	@ 0x2d
 800e7ce:	232b      	movge	r3, #43	@ 0x2b
 800e7d0:	2909      	cmp	r1, #9
 800e7d2:	7043      	strb	r3, [r0, #1]
 800e7d4:	dd28      	ble.n	800e828 <__exponent+0x66>
 800e7d6:	f10d 0307 	add.w	r3, sp, #7
 800e7da:	270a      	movs	r7, #10
 800e7dc:	461d      	mov	r5, r3
 800e7de:	461a      	mov	r2, r3
 800e7e0:	3b01      	subs	r3, #1
 800e7e2:	fbb1 f6f7 	udiv	r6, r1, r7
 800e7e6:	fb07 1416 	mls	r4, r7, r6, r1
 800e7ea:	3430      	adds	r4, #48	@ 0x30
 800e7ec:	f802 4c01 	strb.w	r4, [r2, #-1]
 800e7f0:	460c      	mov	r4, r1
 800e7f2:	4631      	mov	r1, r6
 800e7f4:	2c63      	cmp	r4, #99	@ 0x63
 800e7f6:	dcf2      	bgt.n	800e7de <__exponent+0x1c>
 800e7f8:	3130      	adds	r1, #48	@ 0x30
 800e7fa:	1e94      	subs	r4, r2, #2
 800e7fc:	f803 1c01 	strb.w	r1, [r3, #-1]
 800e800:	1c41      	adds	r1, r0, #1
 800e802:	4623      	mov	r3, r4
 800e804:	42ab      	cmp	r3, r5
 800e806:	d30a      	bcc.n	800e81e <__exponent+0x5c>
 800e808:	f10d 0309 	add.w	r3, sp, #9
 800e80c:	1a9b      	subs	r3, r3, r2
 800e80e:	42ac      	cmp	r4, r5
 800e810:	bf88      	it	hi
 800e812:	2300      	movhi	r3, #0
 800e814:	3302      	adds	r3, #2
 800e816:	4403      	add	r3, r0
 800e818:	1a18      	subs	r0, r3, r0
 800e81a:	b003      	add	sp, #12
 800e81c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e81e:	f813 6b01 	ldrb.w	r6, [r3], #1
 800e822:	f801 6f01 	strb.w	r6, [r1, #1]!
 800e826:	e7ed      	b.n	800e804 <__exponent+0x42>
 800e828:	2330      	movs	r3, #48	@ 0x30
 800e82a:	3130      	adds	r1, #48	@ 0x30
 800e82c:	7083      	strb	r3, [r0, #2]
 800e82e:	1d03      	adds	r3, r0, #4
 800e830:	70c1      	strb	r1, [r0, #3]
 800e832:	e7f1      	b.n	800e818 <__exponent+0x56>

0800e834 <_printf_float>:
 800e834:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e838:	b08d      	sub	sp, #52	@ 0x34
 800e83a:	460c      	mov	r4, r1
 800e83c:	4616      	mov	r6, r2
 800e83e:	461f      	mov	r7, r3
 800e840:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800e844:	4605      	mov	r5, r0
 800e846:	f000 fdc1 	bl	800f3cc <_localeconv_r>
 800e84a:	6803      	ldr	r3, [r0, #0]
 800e84c:	4618      	mov	r0, r3
 800e84e:	9304      	str	r3, [sp, #16]
 800e850:	f7f1 fd1e 	bl	8000290 <strlen>
 800e854:	2300      	movs	r3, #0
 800e856:	9005      	str	r0, [sp, #20]
 800e858:	930a      	str	r3, [sp, #40]	@ 0x28
 800e85a:	f8d8 3000 	ldr.w	r3, [r8]
 800e85e:	f894 a018 	ldrb.w	sl, [r4, #24]
 800e862:	3307      	adds	r3, #7
 800e864:	f8d4 b000 	ldr.w	fp, [r4]
 800e868:	f023 0307 	bic.w	r3, r3, #7
 800e86c:	f103 0208 	add.w	r2, r3, #8
 800e870:	f8c8 2000 	str.w	r2, [r8]
 800e874:	f04f 32ff 	mov.w	r2, #4294967295
 800e878:	e9d3 8900 	ldrd	r8, r9, [r3]
 800e87c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800e880:	f8cd 8018 	str.w	r8, [sp, #24]
 800e884:	9307      	str	r3, [sp, #28]
 800e886:	4b9d      	ldr	r3, [pc, #628]	@ (800eafc <_printf_float+0x2c8>)
 800e888:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e88c:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800e890:	f7f2 f95c 	bl	8000b4c <__aeabi_dcmpun>
 800e894:	bb70      	cbnz	r0, 800e8f4 <_printf_float+0xc0>
 800e896:	f04f 32ff 	mov.w	r2, #4294967295
 800e89a:	4b98      	ldr	r3, [pc, #608]	@ (800eafc <_printf_float+0x2c8>)
 800e89c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e8a0:	f7f2 f936 	bl	8000b10 <__aeabi_dcmple>
 800e8a4:	bb30      	cbnz	r0, 800e8f4 <_printf_float+0xc0>
 800e8a6:	2200      	movs	r2, #0
 800e8a8:	2300      	movs	r3, #0
 800e8aa:	4640      	mov	r0, r8
 800e8ac:	4649      	mov	r1, r9
 800e8ae:	f7f2 f925 	bl	8000afc <__aeabi_dcmplt>
 800e8b2:	b110      	cbz	r0, 800e8ba <_printf_float+0x86>
 800e8b4:	232d      	movs	r3, #45	@ 0x2d
 800e8b6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e8ba:	4a91      	ldr	r2, [pc, #580]	@ (800eb00 <_printf_float+0x2cc>)
 800e8bc:	4b91      	ldr	r3, [pc, #580]	@ (800eb04 <_printf_float+0x2d0>)
 800e8be:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800e8c2:	bf8c      	ite	hi
 800e8c4:	4690      	movhi	r8, r2
 800e8c6:	4698      	movls	r8, r3
 800e8c8:	2303      	movs	r3, #3
 800e8ca:	f04f 0900 	mov.w	r9, #0
 800e8ce:	6123      	str	r3, [r4, #16]
 800e8d0:	f02b 0304 	bic.w	r3, fp, #4
 800e8d4:	6023      	str	r3, [r4, #0]
 800e8d6:	4633      	mov	r3, r6
 800e8d8:	aa0b      	add	r2, sp, #44	@ 0x2c
 800e8da:	4621      	mov	r1, r4
 800e8dc:	4628      	mov	r0, r5
 800e8de:	9700      	str	r7, [sp, #0]
 800e8e0:	f000 f9d2 	bl	800ec88 <_printf_common>
 800e8e4:	3001      	adds	r0, #1
 800e8e6:	f040 808d 	bne.w	800ea04 <_printf_float+0x1d0>
 800e8ea:	f04f 30ff 	mov.w	r0, #4294967295
 800e8ee:	b00d      	add	sp, #52	@ 0x34
 800e8f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e8f4:	4642      	mov	r2, r8
 800e8f6:	464b      	mov	r3, r9
 800e8f8:	4640      	mov	r0, r8
 800e8fa:	4649      	mov	r1, r9
 800e8fc:	f7f2 f926 	bl	8000b4c <__aeabi_dcmpun>
 800e900:	b140      	cbz	r0, 800e914 <_printf_float+0xe0>
 800e902:	464b      	mov	r3, r9
 800e904:	4a80      	ldr	r2, [pc, #512]	@ (800eb08 <_printf_float+0x2d4>)
 800e906:	2b00      	cmp	r3, #0
 800e908:	bfbc      	itt	lt
 800e90a:	232d      	movlt	r3, #45	@ 0x2d
 800e90c:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800e910:	4b7e      	ldr	r3, [pc, #504]	@ (800eb0c <_printf_float+0x2d8>)
 800e912:	e7d4      	b.n	800e8be <_printf_float+0x8a>
 800e914:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800e918:	6863      	ldr	r3, [r4, #4]
 800e91a:	9206      	str	r2, [sp, #24]
 800e91c:	1c5a      	adds	r2, r3, #1
 800e91e:	d13b      	bne.n	800e998 <_printf_float+0x164>
 800e920:	2306      	movs	r3, #6
 800e922:	6063      	str	r3, [r4, #4]
 800e924:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800e928:	2300      	movs	r3, #0
 800e92a:	4628      	mov	r0, r5
 800e92c:	6022      	str	r2, [r4, #0]
 800e92e:	9303      	str	r3, [sp, #12]
 800e930:	ab0a      	add	r3, sp, #40	@ 0x28
 800e932:	e9cd a301 	strd	sl, r3, [sp, #4]
 800e936:	ab09      	add	r3, sp, #36	@ 0x24
 800e938:	ec49 8b10 	vmov	d0, r8, r9
 800e93c:	9300      	str	r3, [sp, #0]
 800e93e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800e942:	6861      	ldr	r1, [r4, #4]
 800e944:	f7ff fed8 	bl	800e6f8 <__cvt>
 800e948:	9b06      	ldr	r3, [sp, #24]
 800e94a:	4680      	mov	r8, r0
 800e94c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800e94e:	2b47      	cmp	r3, #71	@ 0x47
 800e950:	d129      	bne.n	800e9a6 <_printf_float+0x172>
 800e952:	1cc8      	adds	r0, r1, #3
 800e954:	db02      	blt.n	800e95c <_printf_float+0x128>
 800e956:	6863      	ldr	r3, [r4, #4]
 800e958:	4299      	cmp	r1, r3
 800e95a:	dd41      	ble.n	800e9e0 <_printf_float+0x1ac>
 800e95c:	f1aa 0a02 	sub.w	sl, sl, #2
 800e960:	fa5f fa8a 	uxtb.w	sl, sl
 800e964:	3901      	subs	r1, #1
 800e966:	4652      	mov	r2, sl
 800e968:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800e96c:	9109      	str	r1, [sp, #36]	@ 0x24
 800e96e:	f7ff ff28 	bl	800e7c2 <__exponent>
 800e972:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e974:	4681      	mov	r9, r0
 800e976:	1813      	adds	r3, r2, r0
 800e978:	2a01      	cmp	r2, #1
 800e97a:	6123      	str	r3, [r4, #16]
 800e97c:	dc02      	bgt.n	800e984 <_printf_float+0x150>
 800e97e:	6822      	ldr	r2, [r4, #0]
 800e980:	07d2      	lsls	r2, r2, #31
 800e982:	d501      	bpl.n	800e988 <_printf_float+0x154>
 800e984:	3301      	adds	r3, #1
 800e986:	6123      	str	r3, [r4, #16]
 800e988:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800e98c:	2b00      	cmp	r3, #0
 800e98e:	d0a2      	beq.n	800e8d6 <_printf_float+0xa2>
 800e990:	232d      	movs	r3, #45	@ 0x2d
 800e992:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e996:	e79e      	b.n	800e8d6 <_printf_float+0xa2>
 800e998:	9a06      	ldr	r2, [sp, #24]
 800e99a:	2a47      	cmp	r2, #71	@ 0x47
 800e99c:	d1c2      	bne.n	800e924 <_printf_float+0xf0>
 800e99e:	2b00      	cmp	r3, #0
 800e9a0:	d1c0      	bne.n	800e924 <_printf_float+0xf0>
 800e9a2:	2301      	movs	r3, #1
 800e9a4:	e7bd      	b.n	800e922 <_printf_float+0xee>
 800e9a6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800e9aa:	d9db      	bls.n	800e964 <_printf_float+0x130>
 800e9ac:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800e9b0:	d118      	bne.n	800e9e4 <_printf_float+0x1b0>
 800e9b2:	2900      	cmp	r1, #0
 800e9b4:	6863      	ldr	r3, [r4, #4]
 800e9b6:	dd0b      	ble.n	800e9d0 <_printf_float+0x19c>
 800e9b8:	6121      	str	r1, [r4, #16]
 800e9ba:	b913      	cbnz	r3, 800e9c2 <_printf_float+0x18e>
 800e9bc:	6822      	ldr	r2, [r4, #0]
 800e9be:	07d0      	lsls	r0, r2, #31
 800e9c0:	d502      	bpl.n	800e9c8 <_printf_float+0x194>
 800e9c2:	3301      	adds	r3, #1
 800e9c4:	440b      	add	r3, r1
 800e9c6:	6123      	str	r3, [r4, #16]
 800e9c8:	f04f 0900 	mov.w	r9, #0
 800e9cc:	65a1      	str	r1, [r4, #88]	@ 0x58
 800e9ce:	e7db      	b.n	800e988 <_printf_float+0x154>
 800e9d0:	b913      	cbnz	r3, 800e9d8 <_printf_float+0x1a4>
 800e9d2:	6822      	ldr	r2, [r4, #0]
 800e9d4:	07d2      	lsls	r2, r2, #31
 800e9d6:	d501      	bpl.n	800e9dc <_printf_float+0x1a8>
 800e9d8:	3302      	adds	r3, #2
 800e9da:	e7f4      	b.n	800e9c6 <_printf_float+0x192>
 800e9dc:	2301      	movs	r3, #1
 800e9de:	e7f2      	b.n	800e9c6 <_printf_float+0x192>
 800e9e0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800e9e4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e9e6:	4299      	cmp	r1, r3
 800e9e8:	db05      	blt.n	800e9f6 <_printf_float+0x1c2>
 800e9ea:	6823      	ldr	r3, [r4, #0]
 800e9ec:	6121      	str	r1, [r4, #16]
 800e9ee:	07d8      	lsls	r0, r3, #31
 800e9f0:	d5ea      	bpl.n	800e9c8 <_printf_float+0x194>
 800e9f2:	1c4b      	adds	r3, r1, #1
 800e9f4:	e7e7      	b.n	800e9c6 <_printf_float+0x192>
 800e9f6:	2900      	cmp	r1, #0
 800e9f8:	bfd4      	ite	le
 800e9fa:	f1c1 0202 	rsble	r2, r1, #2
 800e9fe:	2201      	movgt	r2, #1
 800ea00:	4413      	add	r3, r2
 800ea02:	e7e0      	b.n	800e9c6 <_printf_float+0x192>
 800ea04:	6823      	ldr	r3, [r4, #0]
 800ea06:	055a      	lsls	r2, r3, #21
 800ea08:	d407      	bmi.n	800ea1a <_printf_float+0x1e6>
 800ea0a:	6923      	ldr	r3, [r4, #16]
 800ea0c:	4642      	mov	r2, r8
 800ea0e:	4631      	mov	r1, r6
 800ea10:	4628      	mov	r0, r5
 800ea12:	47b8      	blx	r7
 800ea14:	3001      	adds	r0, #1
 800ea16:	d12b      	bne.n	800ea70 <_printf_float+0x23c>
 800ea18:	e767      	b.n	800e8ea <_printf_float+0xb6>
 800ea1a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800ea1e:	f240 80dd 	bls.w	800ebdc <_printf_float+0x3a8>
 800ea22:	2200      	movs	r2, #0
 800ea24:	2300      	movs	r3, #0
 800ea26:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800ea2a:	f7f2 f85d 	bl	8000ae8 <__aeabi_dcmpeq>
 800ea2e:	2800      	cmp	r0, #0
 800ea30:	d033      	beq.n	800ea9a <_printf_float+0x266>
 800ea32:	2301      	movs	r3, #1
 800ea34:	4a36      	ldr	r2, [pc, #216]	@ (800eb10 <_printf_float+0x2dc>)
 800ea36:	4631      	mov	r1, r6
 800ea38:	4628      	mov	r0, r5
 800ea3a:	47b8      	blx	r7
 800ea3c:	3001      	adds	r0, #1
 800ea3e:	f43f af54 	beq.w	800e8ea <_printf_float+0xb6>
 800ea42:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800ea46:	4543      	cmp	r3, r8
 800ea48:	db02      	blt.n	800ea50 <_printf_float+0x21c>
 800ea4a:	6823      	ldr	r3, [r4, #0]
 800ea4c:	07d8      	lsls	r0, r3, #31
 800ea4e:	d50f      	bpl.n	800ea70 <_printf_float+0x23c>
 800ea50:	4631      	mov	r1, r6
 800ea52:	4628      	mov	r0, r5
 800ea54:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ea58:	47b8      	blx	r7
 800ea5a:	3001      	adds	r0, #1
 800ea5c:	f43f af45 	beq.w	800e8ea <_printf_float+0xb6>
 800ea60:	f04f 0900 	mov.w	r9, #0
 800ea64:	f108 38ff 	add.w	r8, r8, #4294967295
 800ea68:	f104 0a1a 	add.w	sl, r4, #26
 800ea6c:	45c8      	cmp	r8, r9
 800ea6e:	dc09      	bgt.n	800ea84 <_printf_float+0x250>
 800ea70:	6823      	ldr	r3, [r4, #0]
 800ea72:	079b      	lsls	r3, r3, #30
 800ea74:	f100 8103 	bmi.w	800ec7e <_printf_float+0x44a>
 800ea78:	68e0      	ldr	r0, [r4, #12]
 800ea7a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ea7c:	4298      	cmp	r0, r3
 800ea7e:	bfb8      	it	lt
 800ea80:	4618      	movlt	r0, r3
 800ea82:	e734      	b.n	800e8ee <_printf_float+0xba>
 800ea84:	2301      	movs	r3, #1
 800ea86:	4652      	mov	r2, sl
 800ea88:	4631      	mov	r1, r6
 800ea8a:	4628      	mov	r0, r5
 800ea8c:	47b8      	blx	r7
 800ea8e:	3001      	adds	r0, #1
 800ea90:	f43f af2b 	beq.w	800e8ea <_printf_float+0xb6>
 800ea94:	f109 0901 	add.w	r9, r9, #1
 800ea98:	e7e8      	b.n	800ea6c <_printf_float+0x238>
 800ea9a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ea9c:	2b00      	cmp	r3, #0
 800ea9e:	dc39      	bgt.n	800eb14 <_printf_float+0x2e0>
 800eaa0:	2301      	movs	r3, #1
 800eaa2:	4a1b      	ldr	r2, [pc, #108]	@ (800eb10 <_printf_float+0x2dc>)
 800eaa4:	4631      	mov	r1, r6
 800eaa6:	4628      	mov	r0, r5
 800eaa8:	47b8      	blx	r7
 800eaaa:	3001      	adds	r0, #1
 800eaac:	f43f af1d 	beq.w	800e8ea <_printf_float+0xb6>
 800eab0:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800eab4:	ea59 0303 	orrs.w	r3, r9, r3
 800eab8:	d102      	bne.n	800eac0 <_printf_float+0x28c>
 800eaba:	6823      	ldr	r3, [r4, #0]
 800eabc:	07d9      	lsls	r1, r3, #31
 800eabe:	d5d7      	bpl.n	800ea70 <_printf_float+0x23c>
 800eac0:	4631      	mov	r1, r6
 800eac2:	4628      	mov	r0, r5
 800eac4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800eac8:	47b8      	blx	r7
 800eaca:	3001      	adds	r0, #1
 800eacc:	f43f af0d 	beq.w	800e8ea <_printf_float+0xb6>
 800ead0:	f04f 0a00 	mov.w	sl, #0
 800ead4:	f104 0b1a 	add.w	fp, r4, #26
 800ead8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800eada:	425b      	negs	r3, r3
 800eadc:	4553      	cmp	r3, sl
 800eade:	dc01      	bgt.n	800eae4 <_printf_float+0x2b0>
 800eae0:	464b      	mov	r3, r9
 800eae2:	e793      	b.n	800ea0c <_printf_float+0x1d8>
 800eae4:	2301      	movs	r3, #1
 800eae6:	465a      	mov	r2, fp
 800eae8:	4631      	mov	r1, r6
 800eaea:	4628      	mov	r0, r5
 800eaec:	47b8      	blx	r7
 800eaee:	3001      	adds	r0, #1
 800eaf0:	f43f aefb 	beq.w	800e8ea <_printf_float+0xb6>
 800eaf4:	f10a 0a01 	add.w	sl, sl, #1
 800eaf8:	e7ee      	b.n	800ead8 <_printf_float+0x2a4>
 800eafa:	bf00      	nop
 800eafc:	7fefffff 	.word	0x7fefffff
 800eb00:	0801156c 	.word	0x0801156c
 800eb04:	08011568 	.word	0x08011568
 800eb08:	08011574 	.word	0x08011574
 800eb0c:	08011570 	.word	0x08011570
 800eb10:	08011578 	.word	0x08011578
 800eb14:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800eb16:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800eb1a:	4553      	cmp	r3, sl
 800eb1c:	bfa8      	it	ge
 800eb1e:	4653      	movge	r3, sl
 800eb20:	2b00      	cmp	r3, #0
 800eb22:	4699      	mov	r9, r3
 800eb24:	dc36      	bgt.n	800eb94 <_printf_float+0x360>
 800eb26:	f04f 0b00 	mov.w	fp, #0
 800eb2a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800eb2e:	f104 021a 	add.w	r2, r4, #26
 800eb32:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800eb34:	9306      	str	r3, [sp, #24]
 800eb36:	eba3 0309 	sub.w	r3, r3, r9
 800eb3a:	455b      	cmp	r3, fp
 800eb3c:	dc31      	bgt.n	800eba2 <_printf_float+0x36e>
 800eb3e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800eb40:	459a      	cmp	sl, r3
 800eb42:	dc3a      	bgt.n	800ebba <_printf_float+0x386>
 800eb44:	6823      	ldr	r3, [r4, #0]
 800eb46:	07da      	lsls	r2, r3, #31
 800eb48:	d437      	bmi.n	800ebba <_printf_float+0x386>
 800eb4a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800eb4c:	ebaa 0903 	sub.w	r9, sl, r3
 800eb50:	9b06      	ldr	r3, [sp, #24]
 800eb52:	ebaa 0303 	sub.w	r3, sl, r3
 800eb56:	4599      	cmp	r9, r3
 800eb58:	bfa8      	it	ge
 800eb5a:	4699      	movge	r9, r3
 800eb5c:	f1b9 0f00 	cmp.w	r9, #0
 800eb60:	dc33      	bgt.n	800ebca <_printf_float+0x396>
 800eb62:	f04f 0800 	mov.w	r8, #0
 800eb66:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800eb6a:	f104 0b1a 	add.w	fp, r4, #26
 800eb6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800eb70:	ebaa 0303 	sub.w	r3, sl, r3
 800eb74:	eba3 0309 	sub.w	r3, r3, r9
 800eb78:	4543      	cmp	r3, r8
 800eb7a:	f77f af79 	ble.w	800ea70 <_printf_float+0x23c>
 800eb7e:	2301      	movs	r3, #1
 800eb80:	465a      	mov	r2, fp
 800eb82:	4631      	mov	r1, r6
 800eb84:	4628      	mov	r0, r5
 800eb86:	47b8      	blx	r7
 800eb88:	3001      	adds	r0, #1
 800eb8a:	f43f aeae 	beq.w	800e8ea <_printf_float+0xb6>
 800eb8e:	f108 0801 	add.w	r8, r8, #1
 800eb92:	e7ec      	b.n	800eb6e <_printf_float+0x33a>
 800eb94:	4642      	mov	r2, r8
 800eb96:	4631      	mov	r1, r6
 800eb98:	4628      	mov	r0, r5
 800eb9a:	47b8      	blx	r7
 800eb9c:	3001      	adds	r0, #1
 800eb9e:	d1c2      	bne.n	800eb26 <_printf_float+0x2f2>
 800eba0:	e6a3      	b.n	800e8ea <_printf_float+0xb6>
 800eba2:	2301      	movs	r3, #1
 800eba4:	4631      	mov	r1, r6
 800eba6:	4628      	mov	r0, r5
 800eba8:	9206      	str	r2, [sp, #24]
 800ebaa:	47b8      	blx	r7
 800ebac:	3001      	adds	r0, #1
 800ebae:	f43f ae9c 	beq.w	800e8ea <_printf_float+0xb6>
 800ebb2:	f10b 0b01 	add.w	fp, fp, #1
 800ebb6:	9a06      	ldr	r2, [sp, #24]
 800ebb8:	e7bb      	b.n	800eb32 <_printf_float+0x2fe>
 800ebba:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ebbe:	4631      	mov	r1, r6
 800ebc0:	4628      	mov	r0, r5
 800ebc2:	47b8      	blx	r7
 800ebc4:	3001      	adds	r0, #1
 800ebc6:	d1c0      	bne.n	800eb4a <_printf_float+0x316>
 800ebc8:	e68f      	b.n	800e8ea <_printf_float+0xb6>
 800ebca:	9a06      	ldr	r2, [sp, #24]
 800ebcc:	464b      	mov	r3, r9
 800ebce:	4631      	mov	r1, r6
 800ebd0:	4628      	mov	r0, r5
 800ebd2:	4442      	add	r2, r8
 800ebd4:	47b8      	blx	r7
 800ebd6:	3001      	adds	r0, #1
 800ebd8:	d1c3      	bne.n	800eb62 <_printf_float+0x32e>
 800ebda:	e686      	b.n	800e8ea <_printf_float+0xb6>
 800ebdc:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800ebe0:	f1ba 0f01 	cmp.w	sl, #1
 800ebe4:	dc01      	bgt.n	800ebea <_printf_float+0x3b6>
 800ebe6:	07db      	lsls	r3, r3, #31
 800ebe8:	d536      	bpl.n	800ec58 <_printf_float+0x424>
 800ebea:	2301      	movs	r3, #1
 800ebec:	4642      	mov	r2, r8
 800ebee:	4631      	mov	r1, r6
 800ebf0:	4628      	mov	r0, r5
 800ebf2:	47b8      	blx	r7
 800ebf4:	3001      	adds	r0, #1
 800ebf6:	f43f ae78 	beq.w	800e8ea <_printf_float+0xb6>
 800ebfa:	4631      	mov	r1, r6
 800ebfc:	4628      	mov	r0, r5
 800ebfe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ec02:	47b8      	blx	r7
 800ec04:	3001      	adds	r0, #1
 800ec06:	f43f ae70 	beq.w	800e8ea <_printf_float+0xb6>
 800ec0a:	2200      	movs	r2, #0
 800ec0c:	2300      	movs	r3, #0
 800ec0e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ec12:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800ec16:	f7f1 ff67 	bl	8000ae8 <__aeabi_dcmpeq>
 800ec1a:	b9c0      	cbnz	r0, 800ec4e <_printf_float+0x41a>
 800ec1c:	4653      	mov	r3, sl
 800ec1e:	f108 0201 	add.w	r2, r8, #1
 800ec22:	4631      	mov	r1, r6
 800ec24:	4628      	mov	r0, r5
 800ec26:	47b8      	blx	r7
 800ec28:	3001      	adds	r0, #1
 800ec2a:	d10c      	bne.n	800ec46 <_printf_float+0x412>
 800ec2c:	e65d      	b.n	800e8ea <_printf_float+0xb6>
 800ec2e:	2301      	movs	r3, #1
 800ec30:	465a      	mov	r2, fp
 800ec32:	4631      	mov	r1, r6
 800ec34:	4628      	mov	r0, r5
 800ec36:	47b8      	blx	r7
 800ec38:	3001      	adds	r0, #1
 800ec3a:	f43f ae56 	beq.w	800e8ea <_printf_float+0xb6>
 800ec3e:	f108 0801 	add.w	r8, r8, #1
 800ec42:	45d0      	cmp	r8, sl
 800ec44:	dbf3      	blt.n	800ec2e <_printf_float+0x3fa>
 800ec46:	464b      	mov	r3, r9
 800ec48:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800ec4c:	e6df      	b.n	800ea0e <_printf_float+0x1da>
 800ec4e:	f04f 0800 	mov.w	r8, #0
 800ec52:	f104 0b1a 	add.w	fp, r4, #26
 800ec56:	e7f4      	b.n	800ec42 <_printf_float+0x40e>
 800ec58:	2301      	movs	r3, #1
 800ec5a:	4642      	mov	r2, r8
 800ec5c:	e7e1      	b.n	800ec22 <_printf_float+0x3ee>
 800ec5e:	2301      	movs	r3, #1
 800ec60:	464a      	mov	r2, r9
 800ec62:	4631      	mov	r1, r6
 800ec64:	4628      	mov	r0, r5
 800ec66:	47b8      	blx	r7
 800ec68:	3001      	adds	r0, #1
 800ec6a:	f43f ae3e 	beq.w	800e8ea <_printf_float+0xb6>
 800ec6e:	f108 0801 	add.w	r8, r8, #1
 800ec72:	68e3      	ldr	r3, [r4, #12]
 800ec74:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800ec76:	1a5b      	subs	r3, r3, r1
 800ec78:	4543      	cmp	r3, r8
 800ec7a:	dcf0      	bgt.n	800ec5e <_printf_float+0x42a>
 800ec7c:	e6fc      	b.n	800ea78 <_printf_float+0x244>
 800ec7e:	f04f 0800 	mov.w	r8, #0
 800ec82:	f104 0919 	add.w	r9, r4, #25
 800ec86:	e7f4      	b.n	800ec72 <_printf_float+0x43e>

0800ec88 <_printf_common>:
 800ec88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ec8c:	4616      	mov	r6, r2
 800ec8e:	4698      	mov	r8, r3
 800ec90:	688a      	ldr	r2, [r1, #8]
 800ec92:	4607      	mov	r7, r0
 800ec94:	690b      	ldr	r3, [r1, #16]
 800ec96:	460c      	mov	r4, r1
 800ec98:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800ec9c:	4293      	cmp	r3, r2
 800ec9e:	bfb8      	it	lt
 800eca0:	4613      	movlt	r3, r2
 800eca2:	6033      	str	r3, [r6, #0]
 800eca4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800eca8:	b10a      	cbz	r2, 800ecae <_printf_common+0x26>
 800ecaa:	3301      	adds	r3, #1
 800ecac:	6033      	str	r3, [r6, #0]
 800ecae:	6823      	ldr	r3, [r4, #0]
 800ecb0:	0699      	lsls	r1, r3, #26
 800ecb2:	bf42      	ittt	mi
 800ecb4:	6833      	ldrmi	r3, [r6, #0]
 800ecb6:	3302      	addmi	r3, #2
 800ecb8:	6033      	strmi	r3, [r6, #0]
 800ecba:	6825      	ldr	r5, [r4, #0]
 800ecbc:	f015 0506 	ands.w	r5, r5, #6
 800ecc0:	d106      	bne.n	800ecd0 <_printf_common+0x48>
 800ecc2:	f104 0a19 	add.w	sl, r4, #25
 800ecc6:	68e3      	ldr	r3, [r4, #12]
 800ecc8:	6832      	ldr	r2, [r6, #0]
 800ecca:	1a9b      	subs	r3, r3, r2
 800eccc:	42ab      	cmp	r3, r5
 800ecce:	dc2b      	bgt.n	800ed28 <_printf_common+0xa0>
 800ecd0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800ecd4:	6822      	ldr	r2, [r4, #0]
 800ecd6:	3b00      	subs	r3, #0
 800ecd8:	bf18      	it	ne
 800ecda:	2301      	movne	r3, #1
 800ecdc:	0692      	lsls	r2, r2, #26
 800ecde:	d430      	bmi.n	800ed42 <_printf_common+0xba>
 800ece0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800ece4:	4641      	mov	r1, r8
 800ece6:	4638      	mov	r0, r7
 800ece8:	47c8      	blx	r9
 800ecea:	3001      	adds	r0, #1
 800ecec:	d023      	beq.n	800ed36 <_printf_common+0xae>
 800ecee:	6823      	ldr	r3, [r4, #0]
 800ecf0:	341a      	adds	r4, #26
 800ecf2:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 800ecf6:	f003 0306 	and.w	r3, r3, #6
 800ecfa:	2b04      	cmp	r3, #4
 800ecfc:	bf0a      	itet	eq
 800ecfe:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 800ed02:	2500      	movne	r5, #0
 800ed04:	6833      	ldreq	r3, [r6, #0]
 800ed06:	f04f 0600 	mov.w	r6, #0
 800ed0a:	bf08      	it	eq
 800ed0c:	1aed      	subeq	r5, r5, r3
 800ed0e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800ed12:	bf08      	it	eq
 800ed14:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ed18:	4293      	cmp	r3, r2
 800ed1a:	bfc4      	itt	gt
 800ed1c:	1a9b      	subgt	r3, r3, r2
 800ed1e:	18ed      	addgt	r5, r5, r3
 800ed20:	42b5      	cmp	r5, r6
 800ed22:	d11a      	bne.n	800ed5a <_printf_common+0xd2>
 800ed24:	2000      	movs	r0, #0
 800ed26:	e008      	b.n	800ed3a <_printf_common+0xb2>
 800ed28:	2301      	movs	r3, #1
 800ed2a:	4652      	mov	r2, sl
 800ed2c:	4641      	mov	r1, r8
 800ed2e:	4638      	mov	r0, r7
 800ed30:	47c8      	blx	r9
 800ed32:	3001      	adds	r0, #1
 800ed34:	d103      	bne.n	800ed3e <_printf_common+0xb6>
 800ed36:	f04f 30ff 	mov.w	r0, #4294967295
 800ed3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ed3e:	3501      	adds	r5, #1
 800ed40:	e7c1      	b.n	800ecc6 <_printf_common+0x3e>
 800ed42:	18e1      	adds	r1, r4, r3
 800ed44:	1c5a      	adds	r2, r3, #1
 800ed46:	2030      	movs	r0, #48	@ 0x30
 800ed48:	3302      	adds	r3, #2
 800ed4a:	4422      	add	r2, r4
 800ed4c:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800ed50:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800ed54:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800ed58:	e7c2      	b.n	800ece0 <_printf_common+0x58>
 800ed5a:	2301      	movs	r3, #1
 800ed5c:	4622      	mov	r2, r4
 800ed5e:	4641      	mov	r1, r8
 800ed60:	4638      	mov	r0, r7
 800ed62:	47c8      	blx	r9
 800ed64:	3001      	adds	r0, #1
 800ed66:	d0e6      	beq.n	800ed36 <_printf_common+0xae>
 800ed68:	3601      	adds	r6, #1
 800ed6a:	e7d9      	b.n	800ed20 <_printf_common+0x98>

0800ed6c <_printf_i>:
 800ed6c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ed70:	7e0f      	ldrb	r7, [r1, #24]
 800ed72:	4691      	mov	r9, r2
 800ed74:	4680      	mov	r8, r0
 800ed76:	460c      	mov	r4, r1
 800ed78:	2f78      	cmp	r7, #120	@ 0x78
 800ed7a:	469a      	mov	sl, r3
 800ed7c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800ed7e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800ed82:	d807      	bhi.n	800ed94 <_printf_i+0x28>
 800ed84:	2f62      	cmp	r7, #98	@ 0x62
 800ed86:	d80a      	bhi.n	800ed9e <_printf_i+0x32>
 800ed88:	2f00      	cmp	r7, #0
 800ed8a:	f000 80d1 	beq.w	800ef30 <_printf_i+0x1c4>
 800ed8e:	2f58      	cmp	r7, #88	@ 0x58
 800ed90:	f000 80b8 	beq.w	800ef04 <_printf_i+0x198>
 800ed94:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ed98:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800ed9c:	e03a      	b.n	800ee14 <_printf_i+0xa8>
 800ed9e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800eda2:	2b15      	cmp	r3, #21
 800eda4:	d8f6      	bhi.n	800ed94 <_printf_i+0x28>
 800eda6:	a101      	add	r1, pc, #4	@ (adr r1, 800edac <_printf_i+0x40>)
 800eda8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800edac:	0800ee05 	.word	0x0800ee05
 800edb0:	0800ee19 	.word	0x0800ee19
 800edb4:	0800ed95 	.word	0x0800ed95
 800edb8:	0800ed95 	.word	0x0800ed95
 800edbc:	0800ed95 	.word	0x0800ed95
 800edc0:	0800ed95 	.word	0x0800ed95
 800edc4:	0800ee19 	.word	0x0800ee19
 800edc8:	0800ed95 	.word	0x0800ed95
 800edcc:	0800ed95 	.word	0x0800ed95
 800edd0:	0800ed95 	.word	0x0800ed95
 800edd4:	0800ed95 	.word	0x0800ed95
 800edd8:	0800ef17 	.word	0x0800ef17
 800eddc:	0800ee43 	.word	0x0800ee43
 800ede0:	0800eed1 	.word	0x0800eed1
 800ede4:	0800ed95 	.word	0x0800ed95
 800ede8:	0800ed95 	.word	0x0800ed95
 800edec:	0800ef39 	.word	0x0800ef39
 800edf0:	0800ed95 	.word	0x0800ed95
 800edf4:	0800ee43 	.word	0x0800ee43
 800edf8:	0800ed95 	.word	0x0800ed95
 800edfc:	0800ed95 	.word	0x0800ed95
 800ee00:	0800eed9 	.word	0x0800eed9
 800ee04:	6833      	ldr	r3, [r6, #0]
 800ee06:	1d1a      	adds	r2, r3, #4
 800ee08:	681b      	ldr	r3, [r3, #0]
 800ee0a:	6032      	str	r2, [r6, #0]
 800ee0c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ee10:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800ee14:	2301      	movs	r3, #1
 800ee16:	e09c      	b.n	800ef52 <_printf_i+0x1e6>
 800ee18:	6833      	ldr	r3, [r6, #0]
 800ee1a:	6820      	ldr	r0, [r4, #0]
 800ee1c:	1d19      	adds	r1, r3, #4
 800ee1e:	6031      	str	r1, [r6, #0]
 800ee20:	0606      	lsls	r6, r0, #24
 800ee22:	d501      	bpl.n	800ee28 <_printf_i+0xbc>
 800ee24:	681d      	ldr	r5, [r3, #0]
 800ee26:	e003      	b.n	800ee30 <_printf_i+0xc4>
 800ee28:	0645      	lsls	r5, r0, #25
 800ee2a:	d5fb      	bpl.n	800ee24 <_printf_i+0xb8>
 800ee2c:	f9b3 5000 	ldrsh.w	r5, [r3]
 800ee30:	2d00      	cmp	r5, #0
 800ee32:	da03      	bge.n	800ee3c <_printf_i+0xd0>
 800ee34:	232d      	movs	r3, #45	@ 0x2d
 800ee36:	426d      	negs	r5, r5
 800ee38:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ee3c:	4858      	ldr	r0, [pc, #352]	@ (800efa0 <_printf_i+0x234>)
 800ee3e:	230a      	movs	r3, #10
 800ee40:	e011      	b.n	800ee66 <_printf_i+0xfa>
 800ee42:	6821      	ldr	r1, [r4, #0]
 800ee44:	6833      	ldr	r3, [r6, #0]
 800ee46:	0608      	lsls	r0, r1, #24
 800ee48:	f853 5b04 	ldr.w	r5, [r3], #4
 800ee4c:	d402      	bmi.n	800ee54 <_printf_i+0xe8>
 800ee4e:	0649      	lsls	r1, r1, #25
 800ee50:	bf48      	it	mi
 800ee52:	b2ad      	uxthmi	r5, r5
 800ee54:	2f6f      	cmp	r7, #111	@ 0x6f
 800ee56:	6033      	str	r3, [r6, #0]
 800ee58:	4851      	ldr	r0, [pc, #324]	@ (800efa0 <_printf_i+0x234>)
 800ee5a:	bf14      	ite	ne
 800ee5c:	230a      	movne	r3, #10
 800ee5e:	2308      	moveq	r3, #8
 800ee60:	2100      	movs	r1, #0
 800ee62:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800ee66:	6866      	ldr	r6, [r4, #4]
 800ee68:	2e00      	cmp	r6, #0
 800ee6a:	60a6      	str	r6, [r4, #8]
 800ee6c:	db05      	blt.n	800ee7a <_printf_i+0x10e>
 800ee6e:	6821      	ldr	r1, [r4, #0]
 800ee70:	432e      	orrs	r6, r5
 800ee72:	f021 0104 	bic.w	r1, r1, #4
 800ee76:	6021      	str	r1, [r4, #0]
 800ee78:	d04b      	beq.n	800ef12 <_printf_i+0x1a6>
 800ee7a:	4616      	mov	r6, r2
 800ee7c:	fbb5 f1f3 	udiv	r1, r5, r3
 800ee80:	fb03 5711 	mls	r7, r3, r1, r5
 800ee84:	5dc7      	ldrb	r7, [r0, r7]
 800ee86:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800ee8a:	462f      	mov	r7, r5
 800ee8c:	460d      	mov	r5, r1
 800ee8e:	42bb      	cmp	r3, r7
 800ee90:	d9f4      	bls.n	800ee7c <_printf_i+0x110>
 800ee92:	2b08      	cmp	r3, #8
 800ee94:	d10b      	bne.n	800eeae <_printf_i+0x142>
 800ee96:	6823      	ldr	r3, [r4, #0]
 800ee98:	07df      	lsls	r7, r3, #31
 800ee9a:	d508      	bpl.n	800eeae <_printf_i+0x142>
 800ee9c:	6923      	ldr	r3, [r4, #16]
 800ee9e:	6861      	ldr	r1, [r4, #4]
 800eea0:	4299      	cmp	r1, r3
 800eea2:	bfde      	ittt	le
 800eea4:	2330      	movle	r3, #48	@ 0x30
 800eea6:	f806 3c01 	strble.w	r3, [r6, #-1]
 800eeaa:	f106 36ff 	addle.w	r6, r6, #4294967295
 800eeae:	1b92      	subs	r2, r2, r6
 800eeb0:	6122      	str	r2, [r4, #16]
 800eeb2:	464b      	mov	r3, r9
 800eeb4:	aa03      	add	r2, sp, #12
 800eeb6:	4621      	mov	r1, r4
 800eeb8:	4640      	mov	r0, r8
 800eeba:	f8cd a000 	str.w	sl, [sp]
 800eebe:	f7ff fee3 	bl	800ec88 <_printf_common>
 800eec2:	3001      	adds	r0, #1
 800eec4:	d14a      	bne.n	800ef5c <_printf_i+0x1f0>
 800eec6:	f04f 30ff 	mov.w	r0, #4294967295
 800eeca:	b004      	add	sp, #16
 800eecc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800eed0:	6823      	ldr	r3, [r4, #0]
 800eed2:	f043 0320 	orr.w	r3, r3, #32
 800eed6:	6023      	str	r3, [r4, #0]
 800eed8:	2778      	movs	r7, #120	@ 0x78
 800eeda:	4832      	ldr	r0, [pc, #200]	@ (800efa4 <_printf_i+0x238>)
 800eedc:	6823      	ldr	r3, [r4, #0]
 800eede:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800eee2:	061f      	lsls	r7, r3, #24
 800eee4:	6831      	ldr	r1, [r6, #0]
 800eee6:	f851 5b04 	ldr.w	r5, [r1], #4
 800eeea:	d402      	bmi.n	800eef2 <_printf_i+0x186>
 800eeec:	065f      	lsls	r7, r3, #25
 800eeee:	bf48      	it	mi
 800eef0:	b2ad      	uxthmi	r5, r5
 800eef2:	6031      	str	r1, [r6, #0]
 800eef4:	07d9      	lsls	r1, r3, #31
 800eef6:	bf44      	itt	mi
 800eef8:	f043 0320 	orrmi.w	r3, r3, #32
 800eefc:	6023      	strmi	r3, [r4, #0]
 800eefe:	b11d      	cbz	r5, 800ef08 <_printf_i+0x19c>
 800ef00:	2310      	movs	r3, #16
 800ef02:	e7ad      	b.n	800ee60 <_printf_i+0xf4>
 800ef04:	4826      	ldr	r0, [pc, #152]	@ (800efa0 <_printf_i+0x234>)
 800ef06:	e7e9      	b.n	800eedc <_printf_i+0x170>
 800ef08:	6823      	ldr	r3, [r4, #0]
 800ef0a:	f023 0320 	bic.w	r3, r3, #32
 800ef0e:	6023      	str	r3, [r4, #0]
 800ef10:	e7f6      	b.n	800ef00 <_printf_i+0x194>
 800ef12:	4616      	mov	r6, r2
 800ef14:	e7bd      	b.n	800ee92 <_printf_i+0x126>
 800ef16:	6833      	ldr	r3, [r6, #0]
 800ef18:	6825      	ldr	r5, [r4, #0]
 800ef1a:	1d18      	adds	r0, r3, #4
 800ef1c:	6961      	ldr	r1, [r4, #20]
 800ef1e:	6030      	str	r0, [r6, #0]
 800ef20:	062e      	lsls	r6, r5, #24
 800ef22:	681b      	ldr	r3, [r3, #0]
 800ef24:	d501      	bpl.n	800ef2a <_printf_i+0x1be>
 800ef26:	6019      	str	r1, [r3, #0]
 800ef28:	e002      	b.n	800ef30 <_printf_i+0x1c4>
 800ef2a:	0668      	lsls	r0, r5, #25
 800ef2c:	d5fb      	bpl.n	800ef26 <_printf_i+0x1ba>
 800ef2e:	8019      	strh	r1, [r3, #0]
 800ef30:	2300      	movs	r3, #0
 800ef32:	4616      	mov	r6, r2
 800ef34:	6123      	str	r3, [r4, #16]
 800ef36:	e7bc      	b.n	800eeb2 <_printf_i+0x146>
 800ef38:	6833      	ldr	r3, [r6, #0]
 800ef3a:	2100      	movs	r1, #0
 800ef3c:	1d1a      	adds	r2, r3, #4
 800ef3e:	6032      	str	r2, [r6, #0]
 800ef40:	681e      	ldr	r6, [r3, #0]
 800ef42:	6862      	ldr	r2, [r4, #4]
 800ef44:	4630      	mov	r0, r6
 800ef46:	f000 fac8 	bl	800f4da <memchr>
 800ef4a:	b108      	cbz	r0, 800ef50 <_printf_i+0x1e4>
 800ef4c:	1b80      	subs	r0, r0, r6
 800ef4e:	6060      	str	r0, [r4, #4]
 800ef50:	6863      	ldr	r3, [r4, #4]
 800ef52:	6123      	str	r3, [r4, #16]
 800ef54:	2300      	movs	r3, #0
 800ef56:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ef5a:	e7aa      	b.n	800eeb2 <_printf_i+0x146>
 800ef5c:	6923      	ldr	r3, [r4, #16]
 800ef5e:	4632      	mov	r2, r6
 800ef60:	4649      	mov	r1, r9
 800ef62:	4640      	mov	r0, r8
 800ef64:	47d0      	blx	sl
 800ef66:	3001      	adds	r0, #1
 800ef68:	d0ad      	beq.n	800eec6 <_printf_i+0x15a>
 800ef6a:	6823      	ldr	r3, [r4, #0]
 800ef6c:	079b      	lsls	r3, r3, #30
 800ef6e:	d413      	bmi.n	800ef98 <_printf_i+0x22c>
 800ef70:	68e0      	ldr	r0, [r4, #12]
 800ef72:	9b03      	ldr	r3, [sp, #12]
 800ef74:	4298      	cmp	r0, r3
 800ef76:	bfb8      	it	lt
 800ef78:	4618      	movlt	r0, r3
 800ef7a:	e7a6      	b.n	800eeca <_printf_i+0x15e>
 800ef7c:	2301      	movs	r3, #1
 800ef7e:	4632      	mov	r2, r6
 800ef80:	4649      	mov	r1, r9
 800ef82:	4640      	mov	r0, r8
 800ef84:	47d0      	blx	sl
 800ef86:	3001      	adds	r0, #1
 800ef88:	d09d      	beq.n	800eec6 <_printf_i+0x15a>
 800ef8a:	3501      	adds	r5, #1
 800ef8c:	68e3      	ldr	r3, [r4, #12]
 800ef8e:	9903      	ldr	r1, [sp, #12]
 800ef90:	1a5b      	subs	r3, r3, r1
 800ef92:	42ab      	cmp	r3, r5
 800ef94:	dcf2      	bgt.n	800ef7c <_printf_i+0x210>
 800ef96:	e7eb      	b.n	800ef70 <_printf_i+0x204>
 800ef98:	2500      	movs	r5, #0
 800ef9a:	f104 0619 	add.w	r6, r4, #25
 800ef9e:	e7f5      	b.n	800ef8c <_printf_i+0x220>
 800efa0:	0801157a 	.word	0x0801157a
 800efa4:	0801158b 	.word	0x0801158b

0800efa8 <std>:
 800efa8:	2300      	movs	r3, #0
 800efaa:	b510      	push	{r4, lr}
 800efac:	4604      	mov	r4, r0
 800efae:	6083      	str	r3, [r0, #8]
 800efb0:	8181      	strh	r1, [r0, #12]
 800efb2:	4619      	mov	r1, r3
 800efb4:	6643      	str	r3, [r0, #100]	@ 0x64
 800efb6:	81c2      	strh	r2, [r0, #14]
 800efb8:	2208      	movs	r2, #8
 800efba:	6183      	str	r3, [r0, #24]
 800efbc:	e9c0 3300 	strd	r3, r3, [r0]
 800efc0:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800efc4:	305c      	adds	r0, #92	@ 0x5c
 800efc6:	f000 f9f9 	bl	800f3bc <memset>
 800efca:	4b0d      	ldr	r3, [pc, #52]	@ (800f000 <std+0x58>)
 800efcc:	6224      	str	r4, [r4, #32]
 800efce:	6263      	str	r3, [r4, #36]	@ 0x24
 800efd0:	4b0c      	ldr	r3, [pc, #48]	@ (800f004 <std+0x5c>)
 800efd2:	62a3      	str	r3, [r4, #40]	@ 0x28
 800efd4:	4b0c      	ldr	r3, [pc, #48]	@ (800f008 <std+0x60>)
 800efd6:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800efd8:	4b0c      	ldr	r3, [pc, #48]	@ (800f00c <std+0x64>)
 800efda:	6323      	str	r3, [r4, #48]	@ 0x30
 800efdc:	4b0c      	ldr	r3, [pc, #48]	@ (800f010 <std+0x68>)
 800efde:	429c      	cmp	r4, r3
 800efe0:	d006      	beq.n	800eff0 <std+0x48>
 800efe2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800efe6:	4294      	cmp	r4, r2
 800efe8:	d002      	beq.n	800eff0 <std+0x48>
 800efea:	33d0      	adds	r3, #208	@ 0xd0
 800efec:	429c      	cmp	r4, r3
 800efee:	d105      	bne.n	800effc <std+0x54>
 800eff0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800eff4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800eff8:	f000 ba6c 	b.w	800f4d4 <__retarget_lock_init_recursive>
 800effc:	bd10      	pop	{r4, pc}
 800effe:	bf00      	nop
 800f000:	0800f20d 	.word	0x0800f20d
 800f004:	0800f22f 	.word	0x0800f22f
 800f008:	0800f267 	.word	0x0800f267
 800f00c:	0800f28b 	.word	0x0800f28b
 800f010:	200016ec 	.word	0x200016ec

0800f014 <stdio_exit_handler>:
 800f014:	4a02      	ldr	r2, [pc, #8]	@ (800f020 <stdio_exit_handler+0xc>)
 800f016:	4903      	ldr	r1, [pc, #12]	@ (800f024 <stdio_exit_handler+0x10>)
 800f018:	4803      	ldr	r0, [pc, #12]	@ (800f028 <stdio_exit_handler+0x14>)
 800f01a:	f000 b869 	b.w	800f0f0 <_fwalk_sglue>
 800f01e:	bf00      	nop
 800f020:	20000934 	.word	0x20000934
 800f024:	08010cf9 	.word	0x08010cf9
 800f028:	20000944 	.word	0x20000944

0800f02c <cleanup_stdio>:
 800f02c:	6841      	ldr	r1, [r0, #4]
 800f02e:	4b0c      	ldr	r3, [pc, #48]	@ (800f060 <cleanup_stdio+0x34>)
 800f030:	4299      	cmp	r1, r3
 800f032:	b510      	push	{r4, lr}
 800f034:	4604      	mov	r4, r0
 800f036:	d001      	beq.n	800f03c <cleanup_stdio+0x10>
 800f038:	f001 fe5e 	bl	8010cf8 <_fflush_r>
 800f03c:	68a1      	ldr	r1, [r4, #8]
 800f03e:	4b09      	ldr	r3, [pc, #36]	@ (800f064 <cleanup_stdio+0x38>)
 800f040:	4299      	cmp	r1, r3
 800f042:	d002      	beq.n	800f04a <cleanup_stdio+0x1e>
 800f044:	4620      	mov	r0, r4
 800f046:	f001 fe57 	bl	8010cf8 <_fflush_r>
 800f04a:	68e1      	ldr	r1, [r4, #12]
 800f04c:	4b06      	ldr	r3, [pc, #24]	@ (800f068 <cleanup_stdio+0x3c>)
 800f04e:	4299      	cmp	r1, r3
 800f050:	d004      	beq.n	800f05c <cleanup_stdio+0x30>
 800f052:	4620      	mov	r0, r4
 800f054:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f058:	f001 be4e 	b.w	8010cf8 <_fflush_r>
 800f05c:	bd10      	pop	{r4, pc}
 800f05e:	bf00      	nop
 800f060:	200016ec 	.word	0x200016ec
 800f064:	20001754 	.word	0x20001754
 800f068:	200017bc 	.word	0x200017bc

0800f06c <global_stdio_init.part.0>:
 800f06c:	b510      	push	{r4, lr}
 800f06e:	4b0b      	ldr	r3, [pc, #44]	@ (800f09c <global_stdio_init.part.0+0x30>)
 800f070:	2104      	movs	r1, #4
 800f072:	4c0b      	ldr	r4, [pc, #44]	@ (800f0a0 <global_stdio_init.part.0+0x34>)
 800f074:	4a0b      	ldr	r2, [pc, #44]	@ (800f0a4 <global_stdio_init.part.0+0x38>)
 800f076:	4620      	mov	r0, r4
 800f078:	601a      	str	r2, [r3, #0]
 800f07a:	2200      	movs	r2, #0
 800f07c:	f7ff ff94 	bl	800efa8 <std>
 800f080:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800f084:	2201      	movs	r2, #1
 800f086:	2109      	movs	r1, #9
 800f088:	f7ff ff8e 	bl	800efa8 <std>
 800f08c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800f090:	2202      	movs	r2, #2
 800f092:	2112      	movs	r1, #18
 800f094:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f098:	f7ff bf86 	b.w	800efa8 <std>
 800f09c:	20001824 	.word	0x20001824
 800f0a0:	200016ec 	.word	0x200016ec
 800f0a4:	0800f015 	.word	0x0800f015

0800f0a8 <__sfp_lock_acquire>:
 800f0a8:	4801      	ldr	r0, [pc, #4]	@ (800f0b0 <__sfp_lock_acquire+0x8>)
 800f0aa:	f000 ba14 	b.w	800f4d6 <__retarget_lock_acquire_recursive>
 800f0ae:	bf00      	nop
 800f0b0:	2000182d 	.word	0x2000182d

0800f0b4 <__sfp_lock_release>:
 800f0b4:	4801      	ldr	r0, [pc, #4]	@ (800f0bc <__sfp_lock_release+0x8>)
 800f0b6:	f000 ba0f 	b.w	800f4d8 <__retarget_lock_release_recursive>
 800f0ba:	bf00      	nop
 800f0bc:	2000182d 	.word	0x2000182d

0800f0c0 <__sinit>:
 800f0c0:	b510      	push	{r4, lr}
 800f0c2:	4604      	mov	r4, r0
 800f0c4:	f7ff fff0 	bl	800f0a8 <__sfp_lock_acquire>
 800f0c8:	6a23      	ldr	r3, [r4, #32]
 800f0ca:	b11b      	cbz	r3, 800f0d4 <__sinit+0x14>
 800f0cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f0d0:	f7ff bff0 	b.w	800f0b4 <__sfp_lock_release>
 800f0d4:	4b04      	ldr	r3, [pc, #16]	@ (800f0e8 <__sinit+0x28>)
 800f0d6:	6223      	str	r3, [r4, #32]
 800f0d8:	4b04      	ldr	r3, [pc, #16]	@ (800f0ec <__sinit+0x2c>)
 800f0da:	681b      	ldr	r3, [r3, #0]
 800f0dc:	2b00      	cmp	r3, #0
 800f0de:	d1f5      	bne.n	800f0cc <__sinit+0xc>
 800f0e0:	f7ff ffc4 	bl	800f06c <global_stdio_init.part.0>
 800f0e4:	e7f2      	b.n	800f0cc <__sinit+0xc>
 800f0e6:	bf00      	nop
 800f0e8:	0800f02d 	.word	0x0800f02d
 800f0ec:	20001824 	.word	0x20001824

0800f0f0 <_fwalk_sglue>:
 800f0f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f0f4:	4607      	mov	r7, r0
 800f0f6:	4688      	mov	r8, r1
 800f0f8:	4614      	mov	r4, r2
 800f0fa:	2600      	movs	r6, #0
 800f0fc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800f100:	f1b9 0901 	subs.w	r9, r9, #1
 800f104:	d505      	bpl.n	800f112 <_fwalk_sglue+0x22>
 800f106:	6824      	ldr	r4, [r4, #0]
 800f108:	2c00      	cmp	r4, #0
 800f10a:	d1f7      	bne.n	800f0fc <_fwalk_sglue+0xc>
 800f10c:	4630      	mov	r0, r6
 800f10e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f112:	89ab      	ldrh	r3, [r5, #12]
 800f114:	2b01      	cmp	r3, #1
 800f116:	d907      	bls.n	800f128 <_fwalk_sglue+0x38>
 800f118:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800f11c:	3301      	adds	r3, #1
 800f11e:	d003      	beq.n	800f128 <_fwalk_sglue+0x38>
 800f120:	4629      	mov	r1, r5
 800f122:	4638      	mov	r0, r7
 800f124:	47c0      	blx	r8
 800f126:	4306      	orrs	r6, r0
 800f128:	3568      	adds	r5, #104	@ 0x68
 800f12a:	e7e9      	b.n	800f100 <_fwalk_sglue+0x10>

0800f12c <iprintf>:
 800f12c:	b40f      	push	{r0, r1, r2, r3}
 800f12e:	b507      	push	{r0, r1, r2, lr}
 800f130:	4906      	ldr	r1, [pc, #24]	@ (800f14c <iprintf+0x20>)
 800f132:	ab04      	add	r3, sp, #16
 800f134:	6808      	ldr	r0, [r1, #0]
 800f136:	f853 2b04 	ldr.w	r2, [r3], #4
 800f13a:	6881      	ldr	r1, [r0, #8]
 800f13c:	9301      	str	r3, [sp, #4]
 800f13e:	f001 fc3f 	bl	80109c0 <_vfiprintf_r>
 800f142:	b003      	add	sp, #12
 800f144:	f85d eb04 	ldr.w	lr, [sp], #4
 800f148:	b004      	add	sp, #16
 800f14a:	4770      	bx	lr
 800f14c:	20000940 	.word	0x20000940

0800f150 <_puts_r>:
 800f150:	6a03      	ldr	r3, [r0, #32]
 800f152:	b570      	push	{r4, r5, r6, lr}
 800f154:	4605      	mov	r5, r0
 800f156:	460e      	mov	r6, r1
 800f158:	6884      	ldr	r4, [r0, #8]
 800f15a:	b90b      	cbnz	r3, 800f160 <_puts_r+0x10>
 800f15c:	f7ff ffb0 	bl	800f0c0 <__sinit>
 800f160:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f162:	07db      	lsls	r3, r3, #31
 800f164:	d405      	bmi.n	800f172 <_puts_r+0x22>
 800f166:	89a3      	ldrh	r3, [r4, #12]
 800f168:	0598      	lsls	r0, r3, #22
 800f16a:	d402      	bmi.n	800f172 <_puts_r+0x22>
 800f16c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f16e:	f000 f9b2 	bl	800f4d6 <__retarget_lock_acquire_recursive>
 800f172:	89a3      	ldrh	r3, [r4, #12]
 800f174:	0719      	lsls	r1, r3, #28
 800f176:	d502      	bpl.n	800f17e <_puts_r+0x2e>
 800f178:	6923      	ldr	r3, [r4, #16]
 800f17a:	2b00      	cmp	r3, #0
 800f17c:	d135      	bne.n	800f1ea <_puts_r+0x9a>
 800f17e:	4621      	mov	r1, r4
 800f180:	4628      	mov	r0, r5
 800f182:	f000 f8c5 	bl	800f310 <__swsetup_r>
 800f186:	b380      	cbz	r0, 800f1ea <_puts_r+0x9a>
 800f188:	f04f 35ff 	mov.w	r5, #4294967295
 800f18c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f18e:	07da      	lsls	r2, r3, #31
 800f190:	d405      	bmi.n	800f19e <_puts_r+0x4e>
 800f192:	89a3      	ldrh	r3, [r4, #12]
 800f194:	059b      	lsls	r3, r3, #22
 800f196:	d402      	bmi.n	800f19e <_puts_r+0x4e>
 800f198:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f19a:	f000 f99d 	bl	800f4d8 <__retarget_lock_release_recursive>
 800f19e:	4628      	mov	r0, r5
 800f1a0:	bd70      	pop	{r4, r5, r6, pc}
 800f1a2:	2b00      	cmp	r3, #0
 800f1a4:	da04      	bge.n	800f1b0 <_puts_r+0x60>
 800f1a6:	69a2      	ldr	r2, [r4, #24]
 800f1a8:	429a      	cmp	r2, r3
 800f1aa:	dc17      	bgt.n	800f1dc <_puts_r+0x8c>
 800f1ac:	290a      	cmp	r1, #10
 800f1ae:	d015      	beq.n	800f1dc <_puts_r+0x8c>
 800f1b0:	6823      	ldr	r3, [r4, #0]
 800f1b2:	1c5a      	adds	r2, r3, #1
 800f1b4:	6022      	str	r2, [r4, #0]
 800f1b6:	7019      	strb	r1, [r3, #0]
 800f1b8:	68a3      	ldr	r3, [r4, #8]
 800f1ba:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800f1be:	3b01      	subs	r3, #1
 800f1c0:	60a3      	str	r3, [r4, #8]
 800f1c2:	2900      	cmp	r1, #0
 800f1c4:	d1ed      	bne.n	800f1a2 <_puts_r+0x52>
 800f1c6:	2b00      	cmp	r3, #0
 800f1c8:	da11      	bge.n	800f1ee <_puts_r+0x9e>
 800f1ca:	4622      	mov	r2, r4
 800f1cc:	210a      	movs	r1, #10
 800f1ce:	4628      	mov	r0, r5
 800f1d0:	f000 f85f 	bl	800f292 <__swbuf_r>
 800f1d4:	3001      	adds	r0, #1
 800f1d6:	d0d7      	beq.n	800f188 <_puts_r+0x38>
 800f1d8:	250a      	movs	r5, #10
 800f1da:	e7d7      	b.n	800f18c <_puts_r+0x3c>
 800f1dc:	4622      	mov	r2, r4
 800f1de:	4628      	mov	r0, r5
 800f1e0:	f000 f857 	bl	800f292 <__swbuf_r>
 800f1e4:	3001      	adds	r0, #1
 800f1e6:	d1e7      	bne.n	800f1b8 <_puts_r+0x68>
 800f1e8:	e7ce      	b.n	800f188 <_puts_r+0x38>
 800f1ea:	3e01      	subs	r6, #1
 800f1ec:	e7e4      	b.n	800f1b8 <_puts_r+0x68>
 800f1ee:	6823      	ldr	r3, [r4, #0]
 800f1f0:	1c5a      	adds	r2, r3, #1
 800f1f2:	6022      	str	r2, [r4, #0]
 800f1f4:	220a      	movs	r2, #10
 800f1f6:	701a      	strb	r2, [r3, #0]
 800f1f8:	e7ee      	b.n	800f1d8 <_puts_r+0x88>
	...

0800f1fc <puts>:
 800f1fc:	4b02      	ldr	r3, [pc, #8]	@ (800f208 <puts+0xc>)
 800f1fe:	4601      	mov	r1, r0
 800f200:	6818      	ldr	r0, [r3, #0]
 800f202:	f7ff bfa5 	b.w	800f150 <_puts_r>
 800f206:	bf00      	nop
 800f208:	20000940 	.word	0x20000940

0800f20c <__sread>:
 800f20c:	b510      	push	{r4, lr}
 800f20e:	460c      	mov	r4, r1
 800f210:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f214:	f000 f900 	bl	800f418 <_read_r>
 800f218:	2800      	cmp	r0, #0
 800f21a:	bfab      	itete	ge
 800f21c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800f21e:	89a3      	ldrhlt	r3, [r4, #12]
 800f220:	181b      	addge	r3, r3, r0
 800f222:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800f226:	bfac      	ite	ge
 800f228:	6563      	strge	r3, [r4, #84]	@ 0x54
 800f22a:	81a3      	strhlt	r3, [r4, #12]
 800f22c:	bd10      	pop	{r4, pc}

0800f22e <__swrite>:
 800f22e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f232:	461f      	mov	r7, r3
 800f234:	898b      	ldrh	r3, [r1, #12]
 800f236:	4605      	mov	r5, r0
 800f238:	460c      	mov	r4, r1
 800f23a:	05db      	lsls	r3, r3, #23
 800f23c:	4616      	mov	r6, r2
 800f23e:	d505      	bpl.n	800f24c <__swrite+0x1e>
 800f240:	2302      	movs	r3, #2
 800f242:	2200      	movs	r2, #0
 800f244:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f248:	f000 f8d4 	bl	800f3f4 <_lseek_r>
 800f24c:	89a3      	ldrh	r3, [r4, #12]
 800f24e:	4632      	mov	r2, r6
 800f250:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f254:	4628      	mov	r0, r5
 800f256:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800f25a:	81a3      	strh	r3, [r4, #12]
 800f25c:	463b      	mov	r3, r7
 800f25e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f262:	f000 b8fb 	b.w	800f45c <_write_r>

0800f266 <__sseek>:
 800f266:	b510      	push	{r4, lr}
 800f268:	460c      	mov	r4, r1
 800f26a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f26e:	f000 f8c1 	bl	800f3f4 <_lseek_r>
 800f272:	1c43      	adds	r3, r0, #1
 800f274:	89a3      	ldrh	r3, [r4, #12]
 800f276:	bf15      	itete	ne
 800f278:	6560      	strne	r0, [r4, #84]	@ 0x54
 800f27a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800f27e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800f282:	81a3      	strheq	r3, [r4, #12]
 800f284:	bf18      	it	ne
 800f286:	81a3      	strhne	r3, [r4, #12]
 800f288:	bd10      	pop	{r4, pc}

0800f28a <__sclose>:
 800f28a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f28e:	f000 b8a1 	b.w	800f3d4 <_close_r>

0800f292 <__swbuf_r>:
 800f292:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f294:	460e      	mov	r6, r1
 800f296:	4614      	mov	r4, r2
 800f298:	4605      	mov	r5, r0
 800f29a:	b118      	cbz	r0, 800f2a4 <__swbuf_r+0x12>
 800f29c:	6a03      	ldr	r3, [r0, #32]
 800f29e:	b90b      	cbnz	r3, 800f2a4 <__swbuf_r+0x12>
 800f2a0:	f7ff ff0e 	bl	800f0c0 <__sinit>
 800f2a4:	69a3      	ldr	r3, [r4, #24]
 800f2a6:	60a3      	str	r3, [r4, #8]
 800f2a8:	89a3      	ldrh	r3, [r4, #12]
 800f2aa:	071a      	lsls	r2, r3, #28
 800f2ac:	d501      	bpl.n	800f2b2 <__swbuf_r+0x20>
 800f2ae:	6923      	ldr	r3, [r4, #16]
 800f2b0:	b943      	cbnz	r3, 800f2c4 <__swbuf_r+0x32>
 800f2b2:	4621      	mov	r1, r4
 800f2b4:	4628      	mov	r0, r5
 800f2b6:	f000 f82b 	bl	800f310 <__swsetup_r>
 800f2ba:	b118      	cbz	r0, 800f2c4 <__swbuf_r+0x32>
 800f2bc:	f04f 37ff 	mov.w	r7, #4294967295
 800f2c0:	4638      	mov	r0, r7
 800f2c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f2c4:	6823      	ldr	r3, [r4, #0]
 800f2c6:	b2f6      	uxtb	r6, r6
 800f2c8:	6922      	ldr	r2, [r4, #16]
 800f2ca:	4637      	mov	r7, r6
 800f2cc:	1a98      	subs	r0, r3, r2
 800f2ce:	6963      	ldr	r3, [r4, #20]
 800f2d0:	4283      	cmp	r3, r0
 800f2d2:	dc05      	bgt.n	800f2e0 <__swbuf_r+0x4e>
 800f2d4:	4621      	mov	r1, r4
 800f2d6:	4628      	mov	r0, r5
 800f2d8:	f001 fd0e 	bl	8010cf8 <_fflush_r>
 800f2dc:	2800      	cmp	r0, #0
 800f2de:	d1ed      	bne.n	800f2bc <__swbuf_r+0x2a>
 800f2e0:	68a3      	ldr	r3, [r4, #8]
 800f2e2:	3b01      	subs	r3, #1
 800f2e4:	60a3      	str	r3, [r4, #8]
 800f2e6:	6823      	ldr	r3, [r4, #0]
 800f2e8:	1c5a      	adds	r2, r3, #1
 800f2ea:	6022      	str	r2, [r4, #0]
 800f2ec:	701e      	strb	r6, [r3, #0]
 800f2ee:	1c43      	adds	r3, r0, #1
 800f2f0:	6962      	ldr	r2, [r4, #20]
 800f2f2:	429a      	cmp	r2, r3
 800f2f4:	d004      	beq.n	800f300 <__swbuf_r+0x6e>
 800f2f6:	89a3      	ldrh	r3, [r4, #12]
 800f2f8:	07db      	lsls	r3, r3, #31
 800f2fa:	d5e1      	bpl.n	800f2c0 <__swbuf_r+0x2e>
 800f2fc:	2e0a      	cmp	r6, #10
 800f2fe:	d1df      	bne.n	800f2c0 <__swbuf_r+0x2e>
 800f300:	4621      	mov	r1, r4
 800f302:	4628      	mov	r0, r5
 800f304:	f001 fcf8 	bl	8010cf8 <_fflush_r>
 800f308:	2800      	cmp	r0, #0
 800f30a:	d0d9      	beq.n	800f2c0 <__swbuf_r+0x2e>
 800f30c:	e7d6      	b.n	800f2bc <__swbuf_r+0x2a>
	...

0800f310 <__swsetup_r>:
 800f310:	b538      	push	{r3, r4, r5, lr}
 800f312:	4b29      	ldr	r3, [pc, #164]	@ (800f3b8 <__swsetup_r+0xa8>)
 800f314:	4605      	mov	r5, r0
 800f316:	460c      	mov	r4, r1
 800f318:	6818      	ldr	r0, [r3, #0]
 800f31a:	b118      	cbz	r0, 800f324 <__swsetup_r+0x14>
 800f31c:	6a03      	ldr	r3, [r0, #32]
 800f31e:	b90b      	cbnz	r3, 800f324 <__swsetup_r+0x14>
 800f320:	f7ff fece 	bl	800f0c0 <__sinit>
 800f324:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f328:	0719      	lsls	r1, r3, #28
 800f32a:	d422      	bmi.n	800f372 <__swsetup_r+0x62>
 800f32c:	06da      	lsls	r2, r3, #27
 800f32e:	d407      	bmi.n	800f340 <__swsetup_r+0x30>
 800f330:	2209      	movs	r2, #9
 800f332:	602a      	str	r2, [r5, #0]
 800f334:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f338:	f04f 30ff 	mov.w	r0, #4294967295
 800f33c:	81a3      	strh	r3, [r4, #12]
 800f33e:	e033      	b.n	800f3a8 <__swsetup_r+0x98>
 800f340:	0758      	lsls	r0, r3, #29
 800f342:	d512      	bpl.n	800f36a <__swsetup_r+0x5a>
 800f344:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f346:	b141      	cbz	r1, 800f35a <__swsetup_r+0x4a>
 800f348:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f34c:	4299      	cmp	r1, r3
 800f34e:	d002      	beq.n	800f356 <__swsetup_r+0x46>
 800f350:	4628      	mov	r0, r5
 800f352:	f000 ff3f 	bl	80101d4 <_free_r>
 800f356:	2300      	movs	r3, #0
 800f358:	6363      	str	r3, [r4, #52]	@ 0x34
 800f35a:	89a3      	ldrh	r3, [r4, #12]
 800f35c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800f360:	81a3      	strh	r3, [r4, #12]
 800f362:	2300      	movs	r3, #0
 800f364:	6063      	str	r3, [r4, #4]
 800f366:	6923      	ldr	r3, [r4, #16]
 800f368:	6023      	str	r3, [r4, #0]
 800f36a:	89a3      	ldrh	r3, [r4, #12]
 800f36c:	f043 0308 	orr.w	r3, r3, #8
 800f370:	81a3      	strh	r3, [r4, #12]
 800f372:	6923      	ldr	r3, [r4, #16]
 800f374:	b94b      	cbnz	r3, 800f38a <__swsetup_r+0x7a>
 800f376:	89a3      	ldrh	r3, [r4, #12]
 800f378:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800f37c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f380:	d003      	beq.n	800f38a <__swsetup_r+0x7a>
 800f382:	4621      	mov	r1, r4
 800f384:	4628      	mov	r0, r5
 800f386:	f001 fd04 	bl	8010d92 <__smakebuf_r>
 800f38a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f38e:	f013 0201 	ands.w	r2, r3, #1
 800f392:	d00a      	beq.n	800f3aa <__swsetup_r+0x9a>
 800f394:	2200      	movs	r2, #0
 800f396:	60a2      	str	r2, [r4, #8]
 800f398:	6962      	ldr	r2, [r4, #20]
 800f39a:	4252      	negs	r2, r2
 800f39c:	61a2      	str	r2, [r4, #24]
 800f39e:	6922      	ldr	r2, [r4, #16]
 800f3a0:	b942      	cbnz	r2, 800f3b4 <__swsetup_r+0xa4>
 800f3a2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800f3a6:	d1c5      	bne.n	800f334 <__swsetup_r+0x24>
 800f3a8:	bd38      	pop	{r3, r4, r5, pc}
 800f3aa:	0799      	lsls	r1, r3, #30
 800f3ac:	bf58      	it	pl
 800f3ae:	6962      	ldrpl	r2, [r4, #20]
 800f3b0:	60a2      	str	r2, [r4, #8]
 800f3b2:	e7f4      	b.n	800f39e <__swsetup_r+0x8e>
 800f3b4:	2000      	movs	r0, #0
 800f3b6:	e7f7      	b.n	800f3a8 <__swsetup_r+0x98>
 800f3b8:	20000940 	.word	0x20000940

0800f3bc <memset>:
 800f3bc:	4402      	add	r2, r0
 800f3be:	4603      	mov	r3, r0
 800f3c0:	4293      	cmp	r3, r2
 800f3c2:	d100      	bne.n	800f3c6 <memset+0xa>
 800f3c4:	4770      	bx	lr
 800f3c6:	f803 1b01 	strb.w	r1, [r3], #1
 800f3ca:	e7f9      	b.n	800f3c0 <memset+0x4>

0800f3cc <_localeconv_r>:
 800f3cc:	4800      	ldr	r0, [pc, #0]	@ (800f3d0 <_localeconv_r+0x4>)
 800f3ce:	4770      	bx	lr
 800f3d0:	20000a80 	.word	0x20000a80

0800f3d4 <_close_r>:
 800f3d4:	b538      	push	{r3, r4, r5, lr}
 800f3d6:	2300      	movs	r3, #0
 800f3d8:	4d05      	ldr	r5, [pc, #20]	@ (800f3f0 <_close_r+0x1c>)
 800f3da:	4604      	mov	r4, r0
 800f3dc:	4608      	mov	r0, r1
 800f3de:	602b      	str	r3, [r5, #0]
 800f3e0:	f7f2 f983 	bl	80016ea <_close>
 800f3e4:	1c43      	adds	r3, r0, #1
 800f3e6:	d102      	bne.n	800f3ee <_close_r+0x1a>
 800f3e8:	682b      	ldr	r3, [r5, #0]
 800f3ea:	b103      	cbz	r3, 800f3ee <_close_r+0x1a>
 800f3ec:	6023      	str	r3, [r4, #0]
 800f3ee:	bd38      	pop	{r3, r4, r5, pc}
 800f3f0:	20001828 	.word	0x20001828

0800f3f4 <_lseek_r>:
 800f3f4:	b538      	push	{r3, r4, r5, lr}
 800f3f6:	4604      	mov	r4, r0
 800f3f8:	4d06      	ldr	r5, [pc, #24]	@ (800f414 <_lseek_r+0x20>)
 800f3fa:	4608      	mov	r0, r1
 800f3fc:	4611      	mov	r1, r2
 800f3fe:	2200      	movs	r2, #0
 800f400:	602a      	str	r2, [r5, #0]
 800f402:	461a      	mov	r2, r3
 800f404:	f7f2 f998 	bl	8001738 <_lseek>
 800f408:	1c43      	adds	r3, r0, #1
 800f40a:	d102      	bne.n	800f412 <_lseek_r+0x1e>
 800f40c:	682b      	ldr	r3, [r5, #0]
 800f40e:	b103      	cbz	r3, 800f412 <_lseek_r+0x1e>
 800f410:	6023      	str	r3, [r4, #0]
 800f412:	bd38      	pop	{r3, r4, r5, pc}
 800f414:	20001828 	.word	0x20001828

0800f418 <_read_r>:
 800f418:	b538      	push	{r3, r4, r5, lr}
 800f41a:	4604      	mov	r4, r0
 800f41c:	4d06      	ldr	r5, [pc, #24]	@ (800f438 <_read_r+0x20>)
 800f41e:	4608      	mov	r0, r1
 800f420:	4611      	mov	r1, r2
 800f422:	2200      	movs	r2, #0
 800f424:	602a      	str	r2, [r5, #0]
 800f426:	461a      	mov	r2, r3
 800f428:	f7f2 f993 	bl	8001752 <_read>
 800f42c:	1c43      	adds	r3, r0, #1
 800f42e:	d102      	bne.n	800f436 <_read_r+0x1e>
 800f430:	682b      	ldr	r3, [r5, #0]
 800f432:	b103      	cbz	r3, 800f436 <_read_r+0x1e>
 800f434:	6023      	str	r3, [r4, #0]
 800f436:	bd38      	pop	{r3, r4, r5, pc}
 800f438:	20001828 	.word	0x20001828

0800f43c <_sbrk_r>:
 800f43c:	b538      	push	{r3, r4, r5, lr}
 800f43e:	2300      	movs	r3, #0
 800f440:	4d05      	ldr	r5, [pc, #20]	@ (800f458 <_sbrk_r+0x1c>)
 800f442:	4604      	mov	r4, r0
 800f444:	4608      	mov	r0, r1
 800f446:	602b      	str	r3, [r5, #0]
 800f448:	f7f2 f9a8 	bl	800179c <_sbrk>
 800f44c:	1c43      	adds	r3, r0, #1
 800f44e:	d102      	bne.n	800f456 <_sbrk_r+0x1a>
 800f450:	682b      	ldr	r3, [r5, #0]
 800f452:	b103      	cbz	r3, 800f456 <_sbrk_r+0x1a>
 800f454:	6023      	str	r3, [r4, #0]
 800f456:	bd38      	pop	{r3, r4, r5, pc}
 800f458:	20001828 	.word	0x20001828

0800f45c <_write_r>:
 800f45c:	b538      	push	{r3, r4, r5, lr}
 800f45e:	4604      	mov	r4, r0
 800f460:	4d06      	ldr	r5, [pc, #24]	@ (800f47c <_write_r+0x20>)
 800f462:	4608      	mov	r0, r1
 800f464:	4611      	mov	r1, r2
 800f466:	2200      	movs	r2, #0
 800f468:	602a      	str	r2, [r5, #0]
 800f46a:	461a      	mov	r2, r3
 800f46c:	f7f1 fdbe 	bl	8000fec <_write>
 800f470:	1c43      	adds	r3, r0, #1
 800f472:	d102      	bne.n	800f47a <_write_r+0x1e>
 800f474:	682b      	ldr	r3, [r5, #0]
 800f476:	b103      	cbz	r3, 800f47a <_write_r+0x1e>
 800f478:	6023      	str	r3, [r4, #0]
 800f47a:	bd38      	pop	{r3, r4, r5, pc}
 800f47c:	20001828 	.word	0x20001828

0800f480 <__errno>:
 800f480:	4b01      	ldr	r3, [pc, #4]	@ (800f488 <__errno+0x8>)
 800f482:	6818      	ldr	r0, [r3, #0]
 800f484:	4770      	bx	lr
 800f486:	bf00      	nop
 800f488:	20000940 	.word	0x20000940

0800f48c <__libc_init_array>:
 800f48c:	b570      	push	{r4, r5, r6, lr}
 800f48e:	4d0d      	ldr	r5, [pc, #52]	@ (800f4c4 <__libc_init_array+0x38>)
 800f490:	2600      	movs	r6, #0
 800f492:	4c0d      	ldr	r4, [pc, #52]	@ (800f4c8 <__libc_init_array+0x3c>)
 800f494:	1b64      	subs	r4, r4, r5
 800f496:	10a4      	asrs	r4, r4, #2
 800f498:	42a6      	cmp	r6, r4
 800f49a:	d109      	bne.n	800f4b0 <__libc_init_array+0x24>
 800f49c:	4d0b      	ldr	r5, [pc, #44]	@ (800f4cc <__libc_init_array+0x40>)
 800f49e:	2600      	movs	r6, #0
 800f4a0:	4c0b      	ldr	r4, [pc, #44]	@ (800f4d0 <__libc_init_array+0x44>)
 800f4a2:	f001 fd87 	bl	8010fb4 <_init>
 800f4a6:	1b64      	subs	r4, r4, r5
 800f4a8:	10a4      	asrs	r4, r4, #2
 800f4aa:	42a6      	cmp	r6, r4
 800f4ac:	d105      	bne.n	800f4ba <__libc_init_array+0x2e>
 800f4ae:	bd70      	pop	{r4, r5, r6, pc}
 800f4b0:	f855 3b04 	ldr.w	r3, [r5], #4
 800f4b4:	3601      	adds	r6, #1
 800f4b6:	4798      	blx	r3
 800f4b8:	e7ee      	b.n	800f498 <__libc_init_array+0xc>
 800f4ba:	f855 3b04 	ldr.w	r3, [r5], #4
 800f4be:	3601      	adds	r6, #1
 800f4c0:	4798      	blx	r3
 800f4c2:	e7f2      	b.n	800f4aa <__libc_init_array+0x1e>
 800f4c4:	080118e4 	.word	0x080118e4
 800f4c8:	080118e4 	.word	0x080118e4
 800f4cc:	080118e4 	.word	0x080118e4
 800f4d0:	080118e8 	.word	0x080118e8

0800f4d4 <__retarget_lock_init_recursive>:
 800f4d4:	4770      	bx	lr

0800f4d6 <__retarget_lock_acquire_recursive>:
 800f4d6:	4770      	bx	lr

0800f4d8 <__retarget_lock_release_recursive>:
 800f4d8:	4770      	bx	lr

0800f4da <memchr>:
 800f4da:	b2c9      	uxtb	r1, r1
 800f4dc:	4603      	mov	r3, r0
 800f4de:	4402      	add	r2, r0
 800f4e0:	b510      	push	{r4, lr}
 800f4e2:	4293      	cmp	r3, r2
 800f4e4:	4618      	mov	r0, r3
 800f4e6:	d101      	bne.n	800f4ec <memchr+0x12>
 800f4e8:	2000      	movs	r0, #0
 800f4ea:	e003      	b.n	800f4f4 <memchr+0x1a>
 800f4ec:	7804      	ldrb	r4, [r0, #0]
 800f4ee:	3301      	adds	r3, #1
 800f4f0:	428c      	cmp	r4, r1
 800f4f2:	d1f6      	bne.n	800f4e2 <memchr+0x8>
 800f4f4:	bd10      	pop	{r4, pc}

0800f4f6 <memcpy>:
 800f4f6:	440a      	add	r2, r1
 800f4f8:	1e43      	subs	r3, r0, #1
 800f4fa:	4291      	cmp	r1, r2
 800f4fc:	d100      	bne.n	800f500 <memcpy+0xa>
 800f4fe:	4770      	bx	lr
 800f500:	b510      	push	{r4, lr}
 800f502:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f506:	4291      	cmp	r1, r2
 800f508:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f50c:	d1f9      	bne.n	800f502 <memcpy+0xc>
 800f50e:	bd10      	pop	{r4, pc}

0800f510 <quorem>:
 800f510:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f514:	6903      	ldr	r3, [r0, #16]
 800f516:	4607      	mov	r7, r0
 800f518:	690c      	ldr	r4, [r1, #16]
 800f51a:	42a3      	cmp	r3, r4
 800f51c:	f2c0 8083 	blt.w	800f626 <quorem+0x116>
 800f520:	3c01      	subs	r4, #1
 800f522:	f100 0514 	add.w	r5, r0, #20
 800f526:	f101 0814 	add.w	r8, r1, #20
 800f52a:	00a3      	lsls	r3, r4, #2
 800f52c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f530:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800f534:	9300      	str	r3, [sp, #0]
 800f536:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f53a:	9301      	str	r3, [sp, #4]
 800f53c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800f540:	3301      	adds	r3, #1
 800f542:	429a      	cmp	r2, r3
 800f544:	fbb2 f6f3 	udiv	r6, r2, r3
 800f548:	d331      	bcc.n	800f5ae <quorem+0x9e>
 800f54a:	f04f 0a00 	mov.w	sl, #0
 800f54e:	46c4      	mov	ip, r8
 800f550:	46ae      	mov	lr, r5
 800f552:	46d3      	mov	fp, sl
 800f554:	f85c 3b04 	ldr.w	r3, [ip], #4
 800f558:	b298      	uxth	r0, r3
 800f55a:	45e1      	cmp	r9, ip
 800f55c:	ea4f 4313 	mov.w	r3, r3, lsr #16
 800f560:	fb06 a000 	mla	r0, r6, r0, sl
 800f564:	ea4f 4210 	mov.w	r2, r0, lsr #16
 800f568:	b280      	uxth	r0, r0
 800f56a:	fb06 2303 	mla	r3, r6, r3, r2
 800f56e:	f8de 2000 	ldr.w	r2, [lr]
 800f572:	b292      	uxth	r2, r2
 800f574:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800f578:	eba2 0200 	sub.w	r2, r2, r0
 800f57c:	b29b      	uxth	r3, r3
 800f57e:	f8de 0000 	ldr.w	r0, [lr]
 800f582:	445a      	add	r2, fp
 800f584:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800f588:	b292      	uxth	r2, r2
 800f58a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800f58e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800f592:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800f596:	f84e 2b04 	str.w	r2, [lr], #4
 800f59a:	d2db      	bcs.n	800f554 <quorem+0x44>
 800f59c:	9b00      	ldr	r3, [sp, #0]
 800f59e:	58eb      	ldr	r3, [r5, r3]
 800f5a0:	b92b      	cbnz	r3, 800f5ae <quorem+0x9e>
 800f5a2:	9b01      	ldr	r3, [sp, #4]
 800f5a4:	3b04      	subs	r3, #4
 800f5a6:	429d      	cmp	r5, r3
 800f5a8:	461a      	mov	r2, r3
 800f5aa:	d330      	bcc.n	800f60e <quorem+0xfe>
 800f5ac:	613c      	str	r4, [r7, #16]
 800f5ae:	4638      	mov	r0, r7
 800f5b0:	f001 f8d0 	bl	8010754 <__mcmp>
 800f5b4:	2800      	cmp	r0, #0
 800f5b6:	db26      	blt.n	800f606 <quorem+0xf6>
 800f5b8:	4629      	mov	r1, r5
 800f5ba:	2000      	movs	r0, #0
 800f5bc:	f858 2b04 	ldr.w	r2, [r8], #4
 800f5c0:	f8d1 c000 	ldr.w	ip, [r1]
 800f5c4:	fa1f fe82 	uxth.w	lr, r2
 800f5c8:	45c1      	cmp	r9, r8
 800f5ca:	fa1f f38c 	uxth.w	r3, ip
 800f5ce:	ea4f 4212 	mov.w	r2, r2, lsr #16
 800f5d2:	eba3 030e 	sub.w	r3, r3, lr
 800f5d6:	4403      	add	r3, r0
 800f5d8:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800f5dc:	b29b      	uxth	r3, r3
 800f5de:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800f5e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f5e6:	ea4f 4022 	mov.w	r0, r2, asr #16
 800f5ea:	f841 3b04 	str.w	r3, [r1], #4
 800f5ee:	d2e5      	bcs.n	800f5bc <quorem+0xac>
 800f5f0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f5f4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f5f8:	b922      	cbnz	r2, 800f604 <quorem+0xf4>
 800f5fa:	3b04      	subs	r3, #4
 800f5fc:	429d      	cmp	r5, r3
 800f5fe:	461a      	mov	r2, r3
 800f600:	d30b      	bcc.n	800f61a <quorem+0x10a>
 800f602:	613c      	str	r4, [r7, #16]
 800f604:	3601      	adds	r6, #1
 800f606:	4630      	mov	r0, r6
 800f608:	b003      	add	sp, #12
 800f60a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f60e:	6812      	ldr	r2, [r2, #0]
 800f610:	3b04      	subs	r3, #4
 800f612:	2a00      	cmp	r2, #0
 800f614:	d1ca      	bne.n	800f5ac <quorem+0x9c>
 800f616:	3c01      	subs	r4, #1
 800f618:	e7c5      	b.n	800f5a6 <quorem+0x96>
 800f61a:	6812      	ldr	r2, [r2, #0]
 800f61c:	3b04      	subs	r3, #4
 800f61e:	2a00      	cmp	r2, #0
 800f620:	d1ef      	bne.n	800f602 <quorem+0xf2>
 800f622:	3c01      	subs	r4, #1
 800f624:	e7ea      	b.n	800f5fc <quorem+0xec>
 800f626:	2000      	movs	r0, #0
 800f628:	e7ee      	b.n	800f608 <quorem+0xf8>
 800f62a:	0000      	movs	r0, r0
 800f62c:	0000      	movs	r0, r0
	...

0800f630 <_dtoa_r>:
 800f630:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f634:	69c7      	ldr	r7, [r0, #28]
 800f636:	b097      	sub	sp, #92	@ 0x5c
 800f638:	4681      	mov	r9, r0
 800f63a:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800f63c:	9107      	str	r1, [sp, #28]
 800f63e:	920c      	str	r2, [sp, #48]	@ 0x30
 800f640:	9311      	str	r3, [sp, #68]	@ 0x44
 800f642:	ec55 4b10 	vmov	r4, r5, d0
 800f646:	ed8d 0b04 	vstr	d0, [sp, #16]
 800f64a:	b97f      	cbnz	r7, 800f66c <_dtoa_r+0x3c>
 800f64c:	2010      	movs	r0, #16
 800f64e:	f7fe ff9d 	bl	800e58c <malloc>
 800f652:	4602      	mov	r2, r0
 800f654:	f8c9 001c 	str.w	r0, [r9, #28]
 800f658:	b920      	cbnz	r0, 800f664 <_dtoa_r+0x34>
 800f65a:	4ba9      	ldr	r3, [pc, #676]	@ (800f900 <_dtoa_r+0x2d0>)
 800f65c:	21ef      	movs	r1, #239	@ 0xef
 800f65e:	48a9      	ldr	r0, [pc, #676]	@ (800f904 <_dtoa_r+0x2d4>)
 800f660:	f001 fbf6 	bl	8010e50 <__assert_func>
 800f664:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800f668:	6007      	str	r7, [r0, #0]
 800f66a:	60c7      	str	r7, [r0, #12]
 800f66c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800f670:	6819      	ldr	r1, [r3, #0]
 800f672:	b159      	cbz	r1, 800f68c <_dtoa_r+0x5c>
 800f674:	685a      	ldr	r2, [r3, #4]
 800f676:	2301      	movs	r3, #1
 800f678:	4648      	mov	r0, r9
 800f67a:	4093      	lsls	r3, r2
 800f67c:	604a      	str	r2, [r1, #4]
 800f67e:	608b      	str	r3, [r1, #8]
 800f680:	f000 fe32 	bl	80102e8 <_Bfree>
 800f684:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800f688:	2200      	movs	r2, #0
 800f68a:	601a      	str	r2, [r3, #0]
 800f68c:	1e2b      	subs	r3, r5, #0
 800f68e:	bfb7      	itett	lt
 800f690:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800f694:	2300      	movge	r3, #0
 800f696:	2201      	movlt	r2, #1
 800f698:	9305      	strlt	r3, [sp, #20]
 800f69a:	bfa8      	it	ge
 800f69c:	6033      	strge	r3, [r6, #0]
 800f69e:	9f05      	ldr	r7, [sp, #20]
 800f6a0:	4b99      	ldr	r3, [pc, #612]	@ (800f908 <_dtoa_r+0x2d8>)
 800f6a2:	bfb8      	it	lt
 800f6a4:	6032      	strlt	r2, [r6, #0]
 800f6a6:	43bb      	bics	r3, r7
 800f6a8:	d112      	bne.n	800f6d0 <_dtoa_r+0xa0>
 800f6aa:	f242 730f 	movw	r3, #9999	@ 0x270f
 800f6ae:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800f6b0:	6013      	str	r3, [r2, #0]
 800f6b2:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800f6b6:	4323      	orrs	r3, r4
 800f6b8:	f000 855a 	beq.w	8010170 <_dtoa_r+0xb40>
 800f6bc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800f6be:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800f91c <_dtoa_r+0x2ec>
 800f6c2:	2b00      	cmp	r3, #0
 800f6c4:	f000 855c 	beq.w	8010180 <_dtoa_r+0xb50>
 800f6c8:	f10a 0303 	add.w	r3, sl, #3
 800f6cc:	f000 bd56 	b.w	801017c <_dtoa_r+0xb4c>
 800f6d0:	ed9d 7b04 	vldr	d7, [sp, #16]
 800f6d4:	2200      	movs	r2, #0
 800f6d6:	2300      	movs	r3, #0
 800f6d8:	ec51 0b17 	vmov	r0, r1, d7
 800f6dc:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800f6e0:	f7f1 fa02 	bl	8000ae8 <__aeabi_dcmpeq>
 800f6e4:	4680      	mov	r8, r0
 800f6e6:	b158      	cbz	r0, 800f700 <_dtoa_r+0xd0>
 800f6e8:	2301      	movs	r3, #1
 800f6ea:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800f6ec:	6013      	str	r3, [r2, #0]
 800f6ee:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800f6f0:	b113      	cbz	r3, 800f6f8 <_dtoa_r+0xc8>
 800f6f2:	4b86      	ldr	r3, [pc, #536]	@ (800f90c <_dtoa_r+0x2dc>)
 800f6f4:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800f6f6:	6013      	str	r3, [r2, #0]
 800f6f8:	f8df a224 	ldr.w	sl, [pc, #548]	@ 800f920 <_dtoa_r+0x2f0>
 800f6fc:	f000 bd40 	b.w	8010180 <_dtoa_r+0xb50>
 800f700:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800f704:	aa14      	add	r2, sp, #80	@ 0x50
 800f706:	a915      	add	r1, sp, #84	@ 0x54
 800f708:	4648      	mov	r0, r9
 800f70a:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800f70e:	f001 f8d5 	bl	80108bc <__d2b>
 800f712:	9002      	str	r0, [sp, #8]
 800f714:	2e00      	cmp	r6, #0
 800f716:	d076      	beq.n	800f806 <_dtoa_r+0x1d6>
 800f718:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f71a:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800f71e:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800f722:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f726:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800f72a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800f72e:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800f732:	4619      	mov	r1, r3
 800f734:	2200      	movs	r2, #0
 800f736:	4b76      	ldr	r3, [pc, #472]	@ (800f910 <_dtoa_r+0x2e0>)
 800f738:	f7f0 fdb6 	bl	80002a8 <__aeabi_dsub>
 800f73c:	a36a      	add	r3, pc, #424	@ (adr r3, 800f8e8 <_dtoa_r+0x2b8>)
 800f73e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f742:	f7f0 ff69 	bl	8000618 <__aeabi_dmul>
 800f746:	a36a      	add	r3, pc, #424	@ (adr r3, 800f8f0 <_dtoa_r+0x2c0>)
 800f748:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f74c:	f7f0 fdae 	bl	80002ac <__adddf3>
 800f750:	4604      	mov	r4, r0
 800f752:	460d      	mov	r5, r1
 800f754:	4630      	mov	r0, r6
 800f756:	f7f0 fef5 	bl	8000544 <__aeabi_i2d>
 800f75a:	a367      	add	r3, pc, #412	@ (adr r3, 800f8f8 <_dtoa_r+0x2c8>)
 800f75c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f760:	f7f0 ff5a 	bl	8000618 <__aeabi_dmul>
 800f764:	4602      	mov	r2, r0
 800f766:	460b      	mov	r3, r1
 800f768:	4620      	mov	r0, r4
 800f76a:	4629      	mov	r1, r5
 800f76c:	f7f0 fd9e 	bl	80002ac <__adddf3>
 800f770:	4604      	mov	r4, r0
 800f772:	460d      	mov	r5, r1
 800f774:	f7f1 fa00 	bl	8000b78 <__aeabi_d2iz>
 800f778:	2200      	movs	r2, #0
 800f77a:	4607      	mov	r7, r0
 800f77c:	2300      	movs	r3, #0
 800f77e:	4620      	mov	r0, r4
 800f780:	4629      	mov	r1, r5
 800f782:	f7f1 f9bb 	bl	8000afc <__aeabi_dcmplt>
 800f786:	b140      	cbz	r0, 800f79a <_dtoa_r+0x16a>
 800f788:	4638      	mov	r0, r7
 800f78a:	f7f0 fedb 	bl	8000544 <__aeabi_i2d>
 800f78e:	4622      	mov	r2, r4
 800f790:	462b      	mov	r3, r5
 800f792:	f7f1 f9a9 	bl	8000ae8 <__aeabi_dcmpeq>
 800f796:	b900      	cbnz	r0, 800f79a <_dtoa_r+0x16a>
 800f798:	3f01      	subs	r7, #1
 800f79a:	2f16      	cmp	r7, #22
 800f79c:	d852      	bhi.n	800f844 <_dtoa_r+0x214>
 800f79e:	4b5d      	ldr	r3, [pc, #372]	@ (800f914 <_dtoa_r+0x2e4>)
 800f7a0:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800f7a4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800f7a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f7ac:	f7f1 f9a6 	bl	8000afc <__aeabi_dcmplt>
 800f7b0:	2800      	cmp	r0, #0
 800f7b2:	d049      	beq.n	800f848 <_dtoa_r+0x218>
 800f7b4:	3f01      	subs	r7, #1
 800f7b6:	2300      	movs	r3, #0
 800f7b8:	9310      	str	r3, [sp, #64]	@ 0x40
 800f7ba:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800f7bc:	1b9b      	subs	r3, r3, r6
 800f7be:	1e5a      	subs	r2, r3, #1
 800f7c0:	bf4c      	ite	mi
 800f7c2:	f1c3 0301 	rsbmi	r3, r3, #1
 800f7c6:	2300      	movpl	r3, #0
 800f7c8:	9206      	str	r2, [sp, #24]
 800f7ca:	bf45      	ittet	mi
 800f7cc:	9300      	strmi	r3, [sp, #0]
 800f7ce:	2300      	movmi	r3, #0
 800f7d0:	9300      	strpl	r3, [sp, #0]
 800f7d2:	9306      	strmi	r3, [sp, #24]
 800f7d4:	2f00      	cmp	r7, #0
 800f7d6:	db39      	blt.n	800f84c <_dtoa_r+0x21c>
 800f7d8:	9b06      	ldr	r3, [sp, #24]
 800f7da:	970d      	str	r7, [sp, #52]	@ 0x34
 800f7dc:	443b      	add	r3, r7
 800f7de:	9306      	str	r3, [sp, #24]
 800f7e0:	2300      	movs	r3, #0
 800f7e2:	9308      	str	r3, [sp, #32]
 800f7e4:	9b07      	ldr	r3, [sp, #28]
 800f7e6:	2b09      	cmp	r3, #9
 800f7e8:	d863      	bhi.n	800f8b2 <_dtoa_r+0x282>
 800f7ea:	2b05      	cmp	r3, #5
 800f7ec:	bfc5      	ittet	gt
 800f7ee:	3b04      	subgt	r3, #4
 800f7f0:	2400      	movgt	r4, #0
 800f7f2:	2401      	movle	r4, #1
 800f7f4:	9307      	strgt	r3, [sp, #28]
 800f7f6:	9b07      	ldr	r3, [sp, #28]
 800f7f8:	3b02      	subs	r3, #2
 800f7fa:	2b03      	cmp	r3, #3
 800f7fc:	d865      	bhi.n	800f8ca <_dtoa_r+0x29a>
 800f7fe:	e8df f003 	tbb	[pc, r3]
 800f802:	5654      	.short	0x5654
 800f804:	2d39      	.short	0x2d39
 800f806:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800f80a:	441e      	add	r6, r3
 800f80c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800f810:	2b20      	cmp	r3, #32
 800f812:	bfc9      	itett	gt
 800f814:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800f818:	f1c3 0320 	rsble	r3, r3, #32
 800f81c:	409f      	lslgt	r7, r3
 800f81e:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800f822:	bfd8      	it	le
 800f824:	fa04 f003 	lslle.w	r0, r4, r3
 800f828:	f106 36ff 	add.w	r6, r6, #4294967295
 800f82c:	bfc4      	itt	gt
 800f82e:	fa24 f303 	lsrgt.w	r3, r4, r3
 800f832:	ea47 0003 	orrgt.w	r0, r7, r3
 800f836:	f7f0 fe75 	bl	8000524 <__aeabi_ui2d>
 800f83a:	2201      	movs	r2, #1
 800f83c:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800f840:	9212      	str	r2, [sp, #72]	@ 0x48
 800f842:	e776      	b.n	800f732 <_dtoa_r+0x102>
 800f844:	2301      	movs	r3, #1
 800f846:	e7b7      	b.n	800f7b8 <_dtoa_r+0x188>
 800f848:	9010      	str	r0, [sp, #64]	@ 0x40
 800f84a:	e7b6      	b.n	800f7ba <_dtoa_r+0x18a>
 800f84c:	9b00      	ldr	r3, [sp, #0]
 800f84e:	1bdb      	subs	r3, r3, r7
 800f850:	9300      	str	r3, [sp, #0]
 800f852:	427b      	negs	r3, r7
 800f854:	9308      	str	r3, [sp, #32]
 800f856:	2300      	movs	r3, #0
 800f858:	930d      	str	r3, [sp, #52]	@ 0x34
 800f85a:	e7c3      	b.n	800f7e4 <_dtoa_r+0x1b4>
 800f85c:	2301      	movs	r3, #1
 800f85e:	9309      	str	r3, [sp, #36]	@ 0x24
 800f860:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800f862:	eb07 0b03 	add.w	fp, r7, r3
 800f866:	f10b 0301 	add.w	r3, fp, #1
 800f86a:	2b01      	cmp	r3, #1
 800f86c:	9303      	str	r3, [sp, #12]
 800f86e:	bfb8      	it	lt
 800f870:	2301      	movlt	r3, #1
 800f872:	e006      	b.n	800f882 <_dtoa_r+0x252>
 800f874:	2301      	movs	r3, #1
 800f876:	9309      	str	r3, [sp, #36]	@ 0x24
 800f878:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800f87a:	2b00      	cmp	r3, #0
 800f87c:	dd28      	ble.n	800f8d0 <_dtoa_r+0x2a0>
 800f87e:	469b      	mov	fp, r3
 800f880:	9303      	str	r3, [sp, #12]
 800f882:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800f886:	2100      	movs	r1, #0
 800f888:	2204      	movs	r2, #4
 800f88a:	f102 0514 	add.w	r5, r2, #20
 800f88e:	429d      	cmp	r5, r3
 800f890:	d926      	bls.n	800f8e0 <_dtoa_r+0x2b0>
 800f892:	6041      	str	r1, [r0, #4]
 800f894:	4648      	mov	r0, r9
 800f896:	f000 fce7 	bl	8010268 <_Balloc>
 800f89a:	4682      	mov	sl, r0
 800f89c:	2800      	cmp	r0, #0
 800f89e:	d141      	bne.n	800f924 <_dtoa_r+0x2f4>
 800f8a0:	4b1d      	ldr	r3, [pc, #116]	@ (800f918 <_dtoa_r+0x2e8>)
 800f8a2:	4602      	mov	r2, r0
 800f8a4:	f240 11af 	movw	r1, #431	@ 0x1af
 800f8a8:	e6d9      	b.n	800f65e <_dtoa_r+0x2e>
 800f8aa:	2300      	movs	r3, #0
 800f8ac:	e7e3      	b.n	800f876 <_dtoa_r+0x246>
 800f8ae:	2300      	movs	r3, #0
 800f8b0:	e7d5      	b.n	800f85e <_dtoa_r+0x22e>
 800f8b2:	2401      	movs	r4, #1
 800f8b4:	2300      	movs	r3, #0
 800f8b6:	9409      	str	r4, [sp, #36]	@ 0x24
 800f8b8:	9307      	str	r3, [sp, #28]
 800f8ba:	f04f 3bff 	mov.w	fp, #4294967295
 800f8be:	2200      	movs	r2, #0
 800f8c0:	2312      	movs	r3, #18
 800f8c2:	f8cd b00c 	str.w	fp, [sp, #12]
 800f8c6:	920c      	str	r2, [sp, #48]	@ 0x30
 800f8c8:	e7db      	b.n	800f882 <_dtoa_r+0x252>
 800f8ca:	2301      	movs	r3, #1
 800f8cc:	9309      	str	r3, [sp, #36]	@ 0x24
 800f8ce:	e7f4      	b.n	800f8ba <_dtoa_r+0x28a>
 800f8d0:	f04f 0b01 	mov.w	fp, #1
 800f8d4:	465b      	mov	r3, fp
 800f8d6:	f8cd b00c 	str.w	fp, [sp, #12]
 800f8da:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800f8de:	e7d0      	b.n	800f882 <_dtoa_r+0x252>
 800f8e0:	3101      	adds	r1, #1
 800f8e2:	0052      	lsls	r2, r2, #1
 800f8e4:	e7d1      	b.n	800f88a <_dtoa_r+0x25a>
 800f8e6:	bf00      	nop
 800f8e8:	636f4361 	.word	0x636f4361
 800f8ec:	3fd287a7 	.word	0x3fd287a7
 800f8f0:	8b60c8b3 	.word	0x8b60c8b3
 800f8f4:	3fc68a28 	.word	0x3fc68a28
 800f8f8:	509f79fb 	.word	0x509f79fb
 800f8fc:	3fd34413 	.word	0x3fd34413
 800f900:	080115a9 	.word	0x080115a9
 800f904:	080115c0 	.word	0x080115c0
 800f908:	7ff00000 	.word	0x7ff00000
 800f90c:	08011579 	.word	0x08011579
 800f910:	3ff80000 	.word	0x3ff80000
 800f914:	08011710 	.word	0x08011710
 800f918:	08011618 	.word	0x08011618
 800f91c:	080115a5 	.word	0x080115a5
 800f920:	08011578 	.word	0x08011578
 800f924:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800f928:	6018      	str	r0, [r3, #0]
 800f92a:	9b03      	ldr	r3, [sp, #12]
 800f92c:	2b0e      	cmp	r3, #14
 800f92e:	f200 80a1 	bhi.w	800fa74 <_dtoa_r+0x444>
 800f932:	2c00      	cmp	r4, #0
 800f934:	f000 809e 	beq.w	800fa74 <_dtoa_r+0x444>
 800f938:	2f00      	cmp	r7, #0
 800f93a:	dd33      	ble.n	800f9a4 <_dtoa_r+0x374>
 800f93c:	f007 020f 	and.w	r2, r7, #15
 800f940:	4b9b      	ldr	r3, [pc, #620]	@ (800fbb0 <_dtoa_r+0x580>)
 800f942:	05f8      	lsls	r0, r7, #23
 800f944:	ea4f 1427 	mov.w	r4, r7, asr #4
 800f948:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f94c:	ed93 7b00 	vldr	d7, [r3]
 800f950:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800f954:	d516      	bpl.n	800f984 <_dtoa_r+0x354>
 800f956:	4b97      	ldr	r3, [pc, #604]	@ (800fbb4 <_dtoa_r+0x584>)
 800f958:	f004 040f 	and.w	r4, r4, #15
 800f95c:	2603      	movs	r6, #3
 800f95e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800f962:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800f966:	f7f0 ff81 	bl	800086c <__aeabi_ddiv>
 800f96a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f96e:	4d91      	ldr	r5, [pc, #580]	@ (800fbb4 <_dtoa_r+0x584>)
 800f970:	b954      	cbnz	r4, 800f988 <_dtoa_r+0x358>
 800f972:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800f976:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f97a:	f7f0 ff77 	bl	800086c <__aeabi_ddiv>
 800f97e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f982:	e028      	b.n	800f9d6 <_dtoa_r+0x3a6>
 800f984:	2602      	movs	r6, #2
 800f986:	e7f2      	b.n	800f96e <_dtoa_r+0x33e>
 800f988:	07e1      	lsls	r1, r4, #31
 800f98a:	d508      	bpl.n	800f99e <_dtoa_r+0x36e>
 800f98c:	3601      	adds	r6, #1
 800f98e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800f992:	e9d5 2300 	ldrd	r2, r3, [r5]
 800f996:	f7f0 fe3f 	bl	8000618 <__aeabi_dmul>
 800f99a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800f99e:	1064      	asrs	r4, r4, #1
 800f9a0:	3508      	adds	r5, #8
 800f9a2:	e7e5      	b.n	800f970 <_dtoa_r+0x340>
 800f9a4:	f000 80af 	beq.w	800fb06 <_dtoa_r+0x4d6>
 800f9a8:	427c      	negs	r4, r7
 800f9aa:	4b81      	ldr	r3, [pc, #516]	@ (800fbb0 <_dtoa_r+0x580>)
 800f9ac:	4d81      	ldr	r5, [pc, #516]	@ (800fbb4 <_dtoa_r+0x584>)
 800f9ae:	2602      	movs	r6, #2
 800f9b0:	f004 020f 	and.w	r2, r4, #15
 800f9b4:	1124      	asrs	r4, r4, #4
 800f9b6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f9ba:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800f9be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f9c2:	f7f0 fe29 	bl	8000618 <__aeabi_dmul>
 800f9c6:	2300      	movs	r3, #0
 800f9c8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f9cc:	2c00      	cmp	r4, #0
 800f9ce:	f040 808f 	bne.w	800faf0 <_dtoa_r+0x4c0>
 800f9d2:	2b00      	cmp	r3, #0
 800f9d4:	d1d3      	bne.n	800f97e <_dtoa_r+0x34e>
 800f9d6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800f9d8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800f9dc:	2b00      	cmp	r3, #0
 800f9de:	f000 8094 	beq.w	800fb0a <_dtoa_r+0x4da>
 800f9e2:	2200      	movs	r2, #0
 800f9e4:	4b74      	ldr	r3, [pc, #464]	@ (800fbb8 <_dtoa_r+0x588>)
 800f9e6:	4620      	mov	r0, r4
 800f9e8:	4629      	mov	r1, r5
 800f9ea:	f7f1 f887 	bl	8000afc <__aeabi_dcmplt>
 800f9ee:	2800      	cmp	r0, #0
 800f9f0:	f000 808b 	beq.w	800fb0a <_dtoa_r+0x4da>
 800f9f4:	9b03      	ldr	r3, [sp, #12]
 800f9f6:	2b00      	cmp	r3, #0
 800f9f8:	f000 8087 	beq.w	800fb0a <_dtoa_r+0x4da>
 800f9fc:	f1bb 0f00 	cmp.w	fp, #0
 800fa00:	dd34      	ble.n	800fa6c <_dtoa_r+0x43c>
 800fa02:	4620      	mov	r0, r4
 800fa04:	f107 38ff 	add.w	r8, r7, #4294967295
 800fa08:	3601      	adds	r6, #1
 800fa0a:	465c      	mov	r4, fp
 800fa0c:	2200      	movs	r2, #0
 800fa0e:	4b6b      	ldr	r3, [pc, #428]	@ (800fbbc <_dtoa_r+0x58c>)
 800fa10:	4629      	mov	r1, r5
 800fa12:	f7f0 fe01 	bl	8000618 <__aeabi_dmul>
 800fa16:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800fa1a:	4630      	mov	r0, r6
 800fa1c:	f7f0 fd92 	bl	8000544 <__aeabi_i2d>
 800fa20:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800fa24:	f7f0 fdf8 	bl	8000618 <__aeabi_dmul>
 800fa28:	2200      	movs	r2, #0
 800fa2a:	4b65      	ldr	r3, [pc, #404]	@ (800fbc0 <_dtoa_r+0x590>)
 800fa2c:	f7f0 fc3e 	bl	80002ac <__adddf3>
 800fa30:	4605      	mov	r5, r0
 800fa32:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800fa36:	2c00      	cmp	r4, #0
 800fa38:	d16a      	bne.n	800fb10 <_dtoa_r+0x4e0>
 800fa3a:	2200      	movs	r2, #0
 800fa3c:	4b61      	ldr	r3, [pc, #388]	@ (800fbc4 <_dtoa_r+0x594>)
 800fa3e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800fa42:	f7f0 fc31 	bl	80002a8 <__aeabi_dsub>
 800fa46:	4602      	mov	r2, r0
 800fa48:	460b      	mov	r3, r1
 800fa4a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800fa4e:	462a      	mov	r2, r5
 800fa50:	4633      	mov	r3, r6
 800fa52:	f7f1 f871 	bl	8000b38 <__aeabi_dcmpgt>
 800fa56:	2800      	cmp	r0, #0
 800fa58:	f040 8298 	bne.w	800ff8c <_dtoa_r+0x95c>
 800fa5c:	462a      	mov	r2, r5
 800fa5e:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800fa62:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800fa66:	f7f1 f849 	bl	8000afc <__aeabi_dcmplt>
 800fa6a:	bb38      	cbnz	r0, 800fabc <_dtoa_r+0x48c>
 800fa6c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800fa70:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800fa74:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800fa76:	2b00      	cmp	r3, #0
 800fa78:	f2c0 8157 	blt.w	800fd2a <_dtoa_r+0x6fa>
 800fa7c:	2f0e      	cmp	r7, #14
 800fa7e:	f300 8154 	bgt.w	800fd2a <_dtoa_r+0x6fa>
 800fa82:	4b4b      	ldr	r3, [pc, #300]	@ (800fbb0 <_dtoa_r+0x580>)
 800fa84:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800fa88:	ed93 7b00 	vldr	d7, [r3]
 800fa8c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800fa8e:	2b00      	cmp	r3, #0
 800fa90:	ed8d 7b00 	vstr	d7, [sp]
 800fa94:	f280 80e5 	bge.w	800fc62 <_dtoa_r+0x632>
 800fa98:	9b03      	ldr	r3, [sp, #12]
 800fa9a:	2b00      	cmp	r3, #0
 800fa9c:	f300 80e1 	bgt.w	800fc62 <_dtoa_r+0x632>
 800faa0:	d10c      	bne.n	800fabc <_dtoa_r+0x48c>
 800faa2:	2200      	movs	r2, #0
 800faa4:	4b47      	ldr	r3, [pc, #284]	@ (800fbc4 <_dtoa_r+0x594>)
 800faa6:	ec51 0b17 	vmov	r0, r1, d7
 800faaa:	f7f0 fdb5 	bl	8000618 <__aeabi_dmul>
 800faae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800fab2:	f7f1 f837 	bl	8000b24 <__aeabi_dcmpge>
 800fab6:	2800      	cmp	r0, #0
 800fab8:	f000 8266 	beq.w	800ff88 <_dtoa_r+0x958>
 800fabc:	2400      	movs	r4, #0
 800fabe:	4625      	mov	r5, r4
 800fac0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800fac2:	4656      	mov	r6, sl
 800fac4:	ea6f 0803 	mvn.w	r8, r3
 800fac8:	2700      	movs	r7, #0
 800faca:	4621      	mov	r1, r4
 800facc:	4648      	mov	r0, r9
 800face:	f000 fc0b 	bl	80102e8 <_Bfree>
 800fad2:	2d00      	cmp	r5, #0
 800fad4:	f000 80bd 	beq.w	800fc52 <_dtoa_r+0x622>
 800fad8:	b12f      	cbz	r7, 800fae6 <_dtoa_r+0x4b6>
 800fada:	42af      	cmp	r7, r5
 800fadc:	d003      	beq.n	800fae6 <_dtoa_r+0x4b6>
 800fade:	4639      	mov	r1, r7
 800fae0:	4648      	mov	r0, r9
 800fae2:	f000 fc01 	bl	80102e8 <_Bfree>
 800fae6:	4629      	mov	r1, r5
 800fae8:	4648      	mov	r0, r9
 800faea:	f000 fbfd 	bl	80102e8 <_Bfree>
 800faee:	e0b0      	b.n	800fc52 <_dtoa_r+0x622>
 800faf0:	07e2      	lsls	r2, r4, #31
 800faf2:	d505      	bpl.n	800fb00 <_dtoa_r+0x4d0>
 800faf4:	3601      	adds	r6, #1
 800faf6:	e9d5 2300 	ldrd	r2, r3, [r5]
 800fafa:	f7f0 fd8d 	bl	8000618 <__aeabi_dmul>
 800fafe:	2301      	movs	r3, #1
 800fb00:	1064      	asrs	r4, r4, #1
 800fb02:	3508      	adds	r5, #8
 800fb04:	e762      	b.n	800f9cc <_dtoa_r+0x39c>
 800fb06:	2602      	movs	r6, #2
 800fb08:	e765      	b.n	800f9d6 <_dtoa_r+0x3a6>
 800fb0a:	46b8      	mov	r8, r7
 800fb0c:	9c03      	ldr	r4, [sp, #12]
 800fb0e:	e784      	b.n	800fa1a <_dtoa_r+0x3ea>
 800fb10:	4b27      	ldr	r3, [pc, #156]	@ (800fbb0 <_dtoa_r+0x580>)
 800fb12:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800fb14:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800fb18:	4454      	add	r4, sl
 800fb1a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800fb1e:	2900      	cmp	r1, #0
 800fb20:	d054      	beq.n	800fbcc <_dtoa_r+0x59c>
 800fb22:	2000      	movs	r0, #0
 800fb24:	4928      	ldr	r1, [pc, #160]	@ (800fbc8 <_dtoa_r+0x598>)
 800fb26:	f7f0 fea1 	bl	800086c <__aeabi_ddiv>
 800fb2a:	4633      	mov	r3, r6
 800fb2c:	4656      	mov	r6, sl
 800fb2e:	462a      	mov	r2, r5
 800fb30:	f7f0 fbba 	bl	80002a8 <__aeabi_dsub>
 800fb34:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800fb38:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800fb3c:	f7f1 f81c 	bl	8000b78 <__aeabi_d2iz>
 800fb40:	4605      	mov	r5, r0
 800fb42:	f7f0 fcff 	bl	8000544 <__aeabi_i2d>
 800fb46:	4602      	mov	r2, r0
 800fb48:	460b      	mov	r3, r1
 800fb4a:	3530      	adds	r5, #48	@ 0x30
 800fb4c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800fb50:	f7f0 fbaa 	bl	80002a8 <__aeabi_dsub>
 800fb54:	4602      	mov	r2, r0
 800fb56:	460b      	mov	r3, r1
 800fb58:	f806 5b01 	strb.w	r5, [r6], #1
 800fb5c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800fb60:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800fb64:	f7f0 ffca 	bl	8000afc <__aeabi_dcmplt>
 800fb68:	2800      	cmp	r0, #0
 800fb6a:	d172      	bne.n	800fc52 <_dtoa_r+0x622>
 800fb6c:	2000      	movs	r0, #0
 800fb6e:	4912      	ldr	r1, [pc, #72]	@ (800fbb8 <_dtoa_r+0x588>)
 800fb70:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800fb74:	f7f0 fb98 	bl	80002a8 <__aeabi_dsub>
 800fb78:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800fb7c:	f7f0 ffbe 	bl	8000afc <__aeabi_dcmplt>
 800fb80:	2800      	cmp	r0, #0
 800fb82:	f040 80b4 	bne.w	800fcee <_dtoa_r+0x6be>
 800fb86:	42a6      	cmp	r6, r4
 800fb88:	f43f af70 	beq.w	800fa6c <_dtoa_r+0x43c>
 800fb8c:	2200      	movs	r2, #0
 800fb8e:	4b0b      	ldr	r3, [pc, #44]	@ (800fbbc <_dtoa_r+0x58c>)
 800fb90:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800fb94:	f7f0 fd40 	bl	8000618 <__aeabi_dmul>
 800fb98:	2200      	movs	r2, #0
 800fb9a:	4b08      	ldr	r3, [pc, #32]	@ (800fbbc <_dtoa_r+0x58c>)
 800fb9c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800fba0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800fba4:	f7f0 fd38 	bl	8000618 <__aeabi_dmul>
 800fba8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800fbac:	e7c4      	b.n	800fb38 <_dtoa_r+0x508>
 800fbae:	bf00      	nop
 800fbb0:	08011710 	.word	0x08011710
 800fbb4:	080116e8 	.word	0x080116e8
 800fbb8:	3ff00000 	.word	0x3ff00000
 800fbbc:	40240000 	.word	0x40240000
 800fbc0:	401c0000 	.word	0x401c0000
 800fbc4:	40140000 	.word	0x40140000
 800fbc8:	3fe00000 	.word	0x3fe00000
 800fbcc:	4631      	mov	r1, r6
 800fbce:	4656      	mov	r6, sl
 800fbd0:	4628      	mov	r0, r5
 800fbd2:	f7f0 fd21 	bl	8000618 <__aeabi_dmul>
 800fbd6:	9413      	str	r4, [sp, #76]	@ 0x4c
 800fbd8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800fbdc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800fbe0:	f7f0 ffca 	bl	8000b78 <__aeabi_d2iz>
 800fbe4:	4605      	mov	r5, r0
 800fbe6:	f7f0 fcad 	bl	8000544 <__aeabi_i2d>
 800fbea:	4602      	mov	r2, r0
 800fbec:	3530      	adds	r5, #48	@ 0x30
 800fbee:	460b      	mov	r3, r1
 800fbf0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800fbf4:	f7f0 fb58 	bl	80002a8 <__aeabi_dsub>
 800fbf8:	f806 5b01 	strb.w	r5, [r6], #1
 800fbfc:	4602      	mov	r2, r0
 800fbfe:	460b      	mov	r3, r1
 800fc00:	42a6      	cmp	r6, r4
 800fc02:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800fc06:	f04f 0200 	mov.w	r2, #0
 800fc0a:	d124      	bne.n	800fc56 <_dtoa_r+0x626>
 800fc0c:	4baf      	ldr	r3, [pc, #700]	@ (800fecc <_dtoa_r+0x89c>)
 800fc0e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800fc12:	f7f0 fb4b 	bl	80002ac <__adddf3>
 800fc16:	4602      	mov	r2, r0
 800fc18:	460b      	mov	r3, r1
 800fc1a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800fc1e:	f7f0 ff8b 	bl	8000b38 <__aeabi_dcmpgt>
 800fc22:	2800      	cmp	r0, #0
 800fc24:	d163      	bne.n	800fcee <_dtoa_r+0x6be>
 800fc26:	2000      	movs	r0, #0
 800fc28:	49a8      	ldr	r1, [pc, #672]	@ (800fecc <_dtoa_r+0x89c>)
 800fc2a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800fc2e:	f7f0 fb3b 	bl	80002a8 <__aeabi_dsub>
 800fc32:	4602      	mov	r2, r0
 800fc34:	460b      	mov	r3, r1
 800fc36:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800fc3a:	f7f0 ff5f 	bl	8000afc <__aeabi_dcmplt>
 800fc3e:	2800      	cmp	r0, #0
 800fc40:	f43f af14 	beq.w	800fa6c <_dtoa_r+0x43c>
 800fc44:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800fc46:	1e73      	subs	r3, r6, #1
 800fc48:	9313      	str	r3, [sp, #76]	@ 0x4c
 800fc4a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800fc4e:	2b30      	cmp	r3, #48	@ 0x30
 800fc50:	d0f8      	beq.n	800fc44 <_dtoa_r+0x614>
 800fc52:	4647      	mov	r7, r8
 800fc54:	e03b      	b.n	800fcce <_dtoa_r+0x69e>
 800fc56:	4b9e      	ldr	r3, [pc, #632]	@ (800fed0 <_dtoa_r+0x8a0>)
 800fc58:	f7f0 fcde 	bl	8000618 <__aeabi_dmul>
 800fc5c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800fc60:	e7bc      	b.n	800fbdc <_dtoa_r+0x5ac>
 800fc62:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800fc66:	4656      	mov	r6, sl
 800fc68:	4620      	mov	r0, r4
 800fc6a:	4629      	mov	r1, r5
 800fc6c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800fc70:	f7f0 fdfc 	bl	800086c <__aeabi_ddiv>
 800fc74:	f7f0 ff80 	bl	8000b78 <__aeabi_d2iz>
 800fc78:	4680      	mov	r8, r0
 800fc7a:	f7f0 fc63 	bl	8000544 <__aeabi_i2d>
 800fc7e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800fc82:	f7f0 fcc9 	bl	8000618 <__aeabi_dmul>
 800fc86:	4602      	mov	r2, r0
 800fc88:	4620      	mov	r0, r4
 800fc8a:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800fc8e:	460b      	mov	r3, r1
 800fc90:	4629      	mov	r1, r5
 800fc92:	f7f0 fb09 	bl	80002a8 <__aeabi_dsub>
 800fc96:	9d03      	ldr	r5, [sp, #12]
 800fc98:	f806 4b01 	strb.w	r4, [r6], #1
 800fc9c:	eba6 040a 	sub.w	r4, r6, sl
 800fca0:	4602      	mov	r2, r0
 800fca2:	460b      	mov	r3, r1
 800fca4:	42a5      	cmp	r5, r4
 800fca6:	d133      	bne.n	800fd10 <_dtoa_r+0x6e0>
 800fca8:	f7f0 fb00 	bl	80002ac <__adddf3>
 800fcac:	4604      	mov	r4, r0
 800fcae:	460d      	mov	r5, r1
 800fcb0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800fcb4:	f7f0 ff40 	bl	8000b38 <__aeabi_dcmpgt>
 800fcb8:	b9c0      	cbnz	r0, 800fcec <_dtoa_r+0x6bc>
 800fcba:	4620      	mov	r0, r4
 800fcbc:	4629      	mov	r1, r5
 800fcbe:	e9dd 2300 	ldrd	r2, r3, [sp]
 800fcc2:	f7f0 ff11 	bl	8000ae8 <__aeabi_dcmpeq>
 800fcc6:	b110      	cbz	r0, 800fcce <_dtoa_r+0x69e>
 800fcc8:	f018 0f01 	tst.w	r8, #1
 800fccc:	d10e      	bne.n	800fcec <_dtoa_r+0x6bc>
 800fcce:	9902      	ldr	r1, [sp, #8]
 800fcd0:	4648      	mov	r0, r9
 800fcd2:	f000 fb09 	bl	80102e8 <_Bfree>
 800fcd6:	2300      	movs	r3, #0
 800fcd8:	3701      	adds	r7, #1
 800fcda:	7033      	strb	r3, [r6, #0]
 800fcdc:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800fcde:	601f      	str	r7, [r3, #0]
 800fce0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800fce2:	2b00      	cmp	r3, #0
 800fce4:	f000 824c 	beq.w	8010180 <_dtoa_r+0xb50>
 800fce8:	601e      	str	r6, [r3, #0]
 800fcea:	e249      	b.n	8010180 <_dtoa_r+0xb50>
 800fcec:	46b8      	mov	r8, r7
 800fcee:	4633      	mov	r3, r6
 800fcf0:	461e      	mov	r6, r3
 800fcf2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800fcf6:	2a39      	cmp	r2, #57	@ 0x39
 800fcf8:	d106      	bne.n	800fd08 <_dtoa_r+0x6d8>
 800fcfa:	459a      	cmp	sl, r3
 800fcfc:	d1f8      	bne.n	800fcf0 <_dtoa_r+0x6c0>
 800fcfe:	2230      	movs	r2, #48	@ 0x30
 800fd00:	f108 0801 	add.w	r8, r8, #1
 800fd04:	f88a 2000 	strb.w	r2, [sl]
 800fd08:	781a      	ldrb	r2, [r3, #0]
 800fd0a:	3201      	adds	r2, #1
 800fd0c:	701a      	strb	r2, [r3, #0]
 800fd0e:	e7a0      	b.n	800fc52 <_dtoa_r+0x622>
 800fd10:	2200      	movs	r2, #0
 800fd12:	4b6f      	ldr	r3, [pc, #444]	@ (800fed0 <_dtoa_r+0x8a0>)
 800fd14:	f7f0 fc80 	bl	8000618 <__aeabi_dmul>
 800fd18:	2200      	movs	r2, #0
 800fd1a:	2300      	movs	r3, #0
 800fd1c:	4604      	mov	r4, r0
 800fd1e:	460d      	mov	r5, r1
 800fd20:	f7f0 fee2 	bl	8000ae8 <__aeabi_dcmpeq>
 800fd24:	2800      	cmp	r0, #0
 800fd26:	d09f      	beq.n	800fc68 <_dtoa_r+0x638>
 800fd28:	e7d1      	b.n	800fcce <_dtoa_r+0x69e>
 800fd2a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800fd2c:	2a00      	cmp	r2, #0
 800fd2e:	f000 80ea 	beq.w	800ff06 <_dtoa_r+0x8d6>
 800fd32:	9a07      	ldr	r2, [sp, #28]
 800fd34:	2a01      	cmp	r2, #1
 800fd36:	f300 80cd 	bgt.w	800fed4 <_dtoa_r+0x8a4>
 800fd3a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800fd3c:	2a00      	cmp	r2, #0
 800fd3e:	f000 80c1 	beq.w	800fec4 <_dtoa_r+0x894>
 800fd42:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800fd46:	9c08      	ldr	r4, [sp, #32]
 800fd48:	9e00      	ldr	r6, [sp, #0]
 800fd4a:	9a00      	ldr	r2, [sp, #0]
 800fd4c:	2101      	movs	r1, #1
 800fd4e:	4648      	mov	r0, r9
 800fd50:	441a      	add	r2, r3
 800fd52:	9200      	str	r2, [sp, #0]
 800fd54:	9a06      	ldr	r2, [sp, #24]
 800fd56:	441a      	add	r2, r3
 800fd58:	9206      	str	r2, [sp, #24]
 800fd5a:	f000 fb7b 	bl	8010454 <__i2b>
 800fd5e:	4605      	mov	r5, r0
 800fd60:	b166      	cbz	r6, 800fd7c <_dtoa_r+0x74c>
 800fd62:	9b06      	ldr	r3, [sp, #24]
 800fd64:	2b00      	cmp	r3, #0
 800fd66:	dd09      	ble.n	800fd7c <_dtoa_r+0x74c>
 800fd68:	42b3      	cmp	r3, r6
 800fd6a:	9a00      	ldr	r2, [sp, #0]
 800fd6c:	bfa8      	it	ge
 800fd6e:	4633      	movge	r3, r6
 800fd70:	1ad2      	subs	r2, r2, r3
 800fd72:	1af6      	subs	r6, r6, r3
 800fd74:	9200      	str	r2, [sp, #0]
 800fd76:	9a06      	ldr	r2, [sp, #24]
 800fd78:	1ad3      	subs	r3, r2, r3
 800fd7a:	9306      	str	r3, [sp, #24]
 800fd7c:	9b08      	ldr	r3, [sp, #32]
 800fd7e:	b30b      	cbz	r3, 800fdc4 <_dtoa_r+0x794>
 800fd80:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fd82:	2b00      	cmp	r3, #0
 800fd84:	f000 80c6 	beq.w	800ff14 <_dtoa_r+0x8e4>
 800fd88:	2c00      	cmp	r4, #0
 800fd8a:	f000 80c0 	beq.w	800ff0e <_dtoa_r+0x8de>
 800fd8e:	4629      	mov	r1, r5
 800fd90:	4622      	mov	r2, r4
 800fd92:	4648      	mov	r0, r9
 800fd94:	f000 fc18 	bl	80105c8 <__pow5mult>
 800fd98:	9a02      	ldr	r2, [sp, #8]
 800fd9a:	4601      	mov	r1, r0
 800fd9c:	4605      	mov	r5, r0
 800fd9e:	4648      	mov	r0, r9
 800fda0:	f000 fb6e 	bl	8010480 <__multiply>
 800fda4:	9902      	ldr	r1, [sp, #8]
 800fda6:	4680      	mov	r8, r0
 800fda8:	4648      	mov	r0, r9
 800fdaa:	f000 fa9d 	bl	80102e8 <_Bfree>
 800fdae:	9b08      	ldr	r3, [sp, #32]
 800fdb0:	1b1b      	subs	r3, r3, r4
 800fdb2:	9308      	str	r3, [sp, #32]
 800fdb4:	f000 80b1 	beq.w	800ff1a <_dtoa_r+0x8ea>
 800fdb8:	9a08      	ldr	r2, [sp, #32]
 800fdba:	4641      	mov	r1, r8
 800fdbc:	4648      	mov	r0, r9
 800fdbe:	f000 fc03 	bl	80105c8 <__pow5mult>
 800fdc2:	9002      	str	r0, [sp, #8]
 800fdc4:	2101      	movs	r1, #1
 800fdc6:	4648      	mov	r0, r9
 800fdc8:	f000 fb44 	bl	8010454 <__i2b>
 800fdcc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800fdce:	4604      	mov	r4, r0
 800fdd0:	2b00      	cmp	r3, #0
 800fdd2:	f000 81d9 	beq.w	8010188 <_dtoa_r+0xb58>
 800fdd6:	461a      	mov	r2, r3
 800fdd8:	4601      	mov	r1, r0
 800fdda:	4648      	mov	r0, r9
 800fddc:	f000 fbf4 	bl	80105c8 <__pow5mult>
 800fde0:	9b07      	ldr	r3, [sp, #28]
 800fde2:	4604      	mov	r4, r0
 800fde4:	2b01      	cmp	r3, #1
 800fde6:	f300 809f 	bgt.w	800ff28 <_dtoa_r+0x8f8>
 800fdea:	9b04      	ldr	r3, [sp, #16]
 800fdec:	2b00      	cmp	r3, #0
 800fdee:	f040 8097 	bne.w	800ff20 <_dtoa_r+0x8f0>
 800fdf2:	9b05      	ldr	r3, [sp, #20]
 800fdf4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800fdf8:	2b00      	cmp	r3, #0
 800fdfa:	f040 8093 	bne.w	800ff24 <_dtoa_r+0x8f4>
 800fdfe:	9b05      	ldr	r3, [sp, #20]
 800fe00:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800fe04:	0d1b      	lsrs	r3, r3, #20
 800fe06:	051b      	lsls	r3, r3, #20
 800fe08:	b133      	cbz	r3, 800fe18 <_dtoa_r+0x7e8>
 800fe0a:	9b00      	ldr	r3, [sp, #0]
 800fe0c:	3301      	adds	r3, #1
 800fe0e:	9300      	str	r3, [sp, #0]
 800fe10:	9b06      	ldr	r3, [sp, #24]
 800fe12:	3301      	adds	r3, #1
 800fe14:	9306      	str	r3, [sp, #24]
 800fe16:	2301      	movs	r3, #1
 800fe18:	9308      	str	r3, [sp, #32]
 800fe1a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800fe1c:	2b00      	cmp	r3, #0
 800fe1e:	f000 81b9 	beq.w	8010194 <_dtoa_r+0xb64>
 800fe22:	6923      	ldr	r3, [r4, #16]
 800fe24:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800fe28:	6918      	ldr	r0, [r3, #16]
 800fe2a:	f000 fac7 	bl	80103bc <__hi0bits>
 800fe2e:	f1c0 0020 	rsb	r0, r0, #32
 800fe32:	9b06      	ldr	r3, [sp, #24]
 800fe34:	4418      	add	r0, r3
 800fe36:	f010 001f 	ands.w	r0, r0, #31
 800fe3a:	f000 8082 	beq.w	800ff42 <_dtoa_r+0x912>
 800fe3e:	f1c0 0320 	rsb	r3, r0, #32
 800fe42:	2b04      	cmp	r3, #4
 800fe44:	dd73      	ble.n	800ff2e <_dtoa_r+0x8fe>
 800fe46:	f1c0 001c 	rsb	r0, r0, #28
 800fe4a:	9b00      	ldr	r3, [sp, #0]
 800fe4c:	4403      	add	r3, r0
 800fe4e:	4406      	add	r6, r0
 800fe50:	9300      	str	r3, [sp, #0]
 800fe52:	9b06      	ldr	r3, [sp, #24]
 800fe54:	4403      	add	r3, r0
 800fe56:	9306      	str	r3, [sp, #24]
 800fe58:	9b00      	ldr	r3, [sp, #0]
 800fe5a:	2b00      	cmp	r3, #0
 800fe5c:	dd05      	ble.n	800fe6a <_dtoa_r+0x83a>
 800fe5e:	461a      	mov	r2, r3
 800fe60:	9902      	ldr	r1, [sp, #8]
 800fe62:	4648      	mov	r0, r9
 800fe64:	f000 fc0a 	bl	801067c <__lshift>
 800fe68:	9002      	str	r0, [sp, #8]
 800fe6a:	9b06      	ldr	r3, [sp, #24]
 800fe6c:	2b00      	cmp	r3, #0
 800fe6e:	dd05      	ble.n	800fe7c <_dtoa_r+0x84c>
 800fe70:	4621      	mov	r1, r4
 800fe72:	461a      	mov	r2, r3
 800fe74:	4648      	mov	r0, r9
 800fe76:	f000 fc01 	bl	801067c <__lshift>
 800fe7a:	4604      	mov	r4, r0
 800fe7c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800fe7e:	2b00      	cmp	r3, #0
 800fe80:	d061      	beq.n	800ff46 <_dtoa_r+0x916>
 800fe82:	4621      	mov	r1, r4
 800fe84:	9802      	ldr	r0, [sp, #8]
 800fe86:	f000 fc65 	bl	8010754 <__mcmp>
 800fe8a:	2800      	cmp	r0, #0
 800fe8c:	da5b      	bge.n	800ff46 <_dtoa_r+0x916>
 800fe8e:	2300      	movs	r3, #0
 800fe90:	220a      	movs	r2, #10
 800fe92:	9902      	ldr	r1, [sp, #8]
 800fe94:	4648      	mov	r0, r9
 800fe96:	f000 fa49 	bl	801032c <__multadd>
 800fe9a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fe9c:	f107 38ff 	add.w	r8, r7, #4294967295
 800fea0:	9002      	str	r0, [sp, #8]
 800fea2:	2b00      	cmp	r3, #0
 800fea4:	f000 8178 	beq.w	8010198 <_dtoa_r+0xb68>
 800fea8:	4629      	mov	r1, r5
 800feaa:	2300      	movs	r3, #0
 800feac:	220a      	movs	r2, #10
 800feae:	4648      	mov	r0, r9
 800feb0:	f000 fa3c 	bl	801032c <__multadd>
 800feb4:	f1bb 0f00 	cmp.w	fp, #0
 800feb8:	4605      	mov	r5, r0
 800feba:	dc6f      	bgt.n	800ff9c <_dtoa_r+0x96c>
 800febc:	9b07      	ldr	r3, [sp, #28]
 800febe:	2b02      	cmp	r3, #2
 800fec0:	dc49      	bgt.n	800ff56 <_dtoa_r+0x926>
 800fec2:	e06b      	b.n	800ff9c <_dtoa_r+0x96c>
 800fec4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800fec6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800feca:	e73c      	b.n	800fd46 <_dtoa_r+0x716>
 800fecc:	3fe00000 	.word	0x3fe00000
 800fed0:	40240000 	.word	0x40240000
 800fed4:	9b03      	ldr	r3, [sp, #12]
 800fed6:	1e5c      	subs	r4, r3, #1
 800fed8:	9b08      	ldr	r3, [sp, #32]
 800feda:	42a3      	cmp	r3, r4
 800fedc:	db09      	blt.n	800fef2 <_dtoa_r+0x8c2>
 800fede:	1b1c      	subs	r4, r3, r4
 800fee0:	9b03      	ldr	r3, [sp, #12]
 800fee2:	2b00      	cmp	r3, #0
 800fee4:	f6bf af30 	bge.w	800fd48 <_dtoa_r+0x718>
 800fee8:	9b00      	ldr	r3, [sp, #0]
 800feea:	9a03      	ldr	r2, [sp, #12]
 800feec:	1a9e      	subs	r6, r3, r2
 800feee:	2300      	movs	r3, #0
 800fef0:	e72b      	b.n	800fd4a <_dtoa_r+0x71a>
 800fef2:	9b08      	ldr	r3, [sp, #32]
 800fef4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800fef6:	1ae3      	subs	r3, r4, r3
 800fef8:	9408      	str	r4, [sp, #32]
 800fefa:	9e00      	ldr	r6, [sp, #0]
 800fefc:	2400      	movs	r4, #0
 800fefe:	441a      	add	r2, r3
 800ff00:	9b03      	ldr	r3, [sp, #12]
 800ff02:	920d      	str	r2, [sp, #52]	@ 0x34
 800ff04:	e721      	b.n	800fd4a <_dtoa_r+0x71a>
 800ff06:	9c08      	ldr	r4, [sp, #32]
 800ff08:	9e00      	ldr	r6, [sp, #0]
 800ff0a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800ff0c:	e728      	b.n	800fd60 <_dtoa_r+0x730>
 800ff0e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800ff12:	e751      	b.n	800fdb8 <_dtoa_r+0x788>
 800ff14:	9a08      	ldr	r2, [sp, #32]
 800ff16:	9902      	ldr	r1, [sp, #8]
 800ff18:	e750      	b.n	800fdbc <_dtoa_r+0x78c>
 800ff1a:	f8cd 8008 	str.w	r8, [sp, #8]
 800ff1e:	e751      	b.n	800fdc4 <_dtoa_r+0x794>
 800ff20:	2300      	movs	r3, #0
 800ff22:	e779      	b.n	800fe18 <_dtoa_r+0x7e8>
 800ff24:	9b04      	ldr	r3, [sp, #16]
 800ff26:	e777      	b.n	800fe18 <_dtoa_r+0x7e8>
 800ff28:	2300      	movs	r3, #0
 800ff2a:	9308      	str	r3, [sp, #32]
 800ff2c:	e779      	b.n	800fe22 <_dtoa_r+0x7f2>
 800ff2e:	d093      	beq.n	800fe58 <_dtoa_r+0x828>
 800ff30:	331c      	adds	r3, #28
 800ff32:	9a00      	ldr	r2, [sp, #0]
 800ff34:	441a      	add	r2, r3
 800ff36:	441e      	add	r6, r3
 800ff38:	9200      	str	r2, [sp, #0]
 800ff3a:	9a06      	ldr	r2, [sp, #24]
 800ff3c:	441a      	add	r2, r3
 800ff3e:	9206      	str	r2, [sp, #24]
 800ff40:	e78a      	b.n	800fe58 <_dtoa_r+0x828>
 800ff42:	4603      	mov	r3, r0
 800ff44:	e7f4      	b.n	800ff30 <_dtoa_r+0x900>
 800ff46:	9b03      	ldr	r3, [sp, #12]
 800ff48:	46b8      	mov	r8, r7
 800ff4a:	2b00      	cmp	r3, #0
 800ff4c:	dc20      	bgt.n	800ff90 <_dtoa_r+0x960>
 800ff4e:	469b      	mov	fp, r3
 800ff50:	9b07      	ldr	r3, [sp, #28]
 800ff52:	2b02      	cmp	r3, #2
 800ff54:	dd1e      	ble.n	800ff94 <_dtoa_r+0x964>
 800ff56:	f1bb 0f00 	cmp.w	fp, #0
 800ff5a:	f47f adb1 	bne.w	800fac0 <_dtoa_r+0x490>
 800ff5e:	4621      	mov	r1, r4
 800ff60:	465b      	mov	r3, fp
 800ff62:	2205      	movs	r2, #5
 800ff64:	4648      	mov	r0, r9
 800ff66:	f000 f9e1 	bl	801032c <__multadd>
 800ff6a:	4601      	mov	r1, r0
 800ff6c:	4604      	mov	r4, r0
 800ff6e:	9802      	ldr	r0, [sp, #8]
 800ff70:	f000 fbf0 	bl	8010754 <__mcmp>
 800ff74:	2800      	cmp	r0, #0
 800ff76:	f77f ada3 	ble.w	800fac0 <_dtoa_r+0x490>
 800ff7a:	4656      	mov	r6, sl
 800ff7c:	2331      	movs	r3, #49	@ 0x31
 800ff7e:	f108 0801 	add.w	r8, r8, #1
 800ff82:	f806 3b01 	strb.w	r3, [r6], #1
 800ff86:	e59f      	b.n	800fac8 <_dtoa_r+0x498>
 800ff88:	46b8      	mov	r8, r7
 800ff8a:	9c03      	ldr	r4, [sp, #12]
 800ff8c:	4625      	mov	r5, r4
 800ff8e:	e7f4      	b.n	800ff7a <_dtoa_r+0x94a>
 800ff90:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800ff94:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ff96:	2b00      	cmp	r3, #0
 800ff98:	f000 8102 	beq.w	80101a0 <_dtoa_r+0xb70>
 800ff9c:	2e00      	cmp	r6, #0
 800ff9e:	dd05      	ble.n	800ffac <_dtoa_r+0x97c>
 800ffa0:	4629      	mov	r1, r5
 800ffa2:	4632      	mov	r2, r6
 800ffa4:	4648      	mov	r0, r9
 800ffa6:	f000 fb69 	bl	801067c <__lshift>
 800ffaa:	4605      	mov	r5, r0
 800ffac:	9b08      	ldr	r3, [sp, #32]
 800ffae:	2b00      	cmp	r3, #0
 800ffb0:	d05c      	beq.n	801006c <_dtoa_r+0xa3c>
 800ffb2:	6869      	ldr	r1, [r5, #4]
 800ffb4:	4648      	mov	r0, r9
 800ffb6:	f000 f957 	bl	8010268 <_Balloc>
 800ffba:	4606      	mov	r6, r0
 800ffbc:	b928      	cbnz	r0, 800ffca <_dtoa_r+0x99a>
 800ffbe:	4b83      	ldr	r3, [pc, #524]	@ (80101cc <_dtoa_r+0xb9c>)
 800ffc0:	4602      	mov	r2, r0
 800ffc2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800ffc6:	f7ff bb4a 	b.w	800f65e <_dtoa_r+0x2e>
 800ffca:	692a      	ldr	r2, [r5, #16]
 800ffcc:	f105 010c 	add.w	r1, r5, #12
 800ffd0:	300c      	adds	r0, #12
 800ffd2:	3202      	adds	r2, #2
 800ffd4:	0092      	lsls	r2, r2, #2
 800ffd6:	f7ff fa8e 	bl	800f4f6 <memcpy>
 800ffda:	2201      	movs	r2, #1
 800ffdc:	4631      	mov	r1, r6
 800ffde:	4648      	mov	r0, r9
 800ffe0:	f000 fb4c 	bl	801067c <__lshift>
 800ffe4:	f10a 0301 	add.w	r3, sl, #1
 800ffe8:	462f      	mov	r7, r5
 800ffea:	4605      	mov	r5, r0
 800ffec:	9300      	str	r3, [sp, #0]
 800ffee:	eb0a 030b 	add.w	r3, sl, fp
 800fff2:	9308      	str	r3, [sp, #32]
 800fff4:	9b04      	ldr	r3, [sp, #16]
 800fff6:	f003 0301 	and.w	r3, r3, #1
 800fffa:	9306      	str	r3, [sp, #24]
 800fffc:	9b00      	ldr	r3, [sp, #0]
 800fffe:	4621      	mov	r1, r4
 8010000:	9802      	ldr	r0, [sp, #8]
 8010002:	f103 3bff 	add.w	fp, r3, #4294967295
 8010006:	f7ff fa83 	bl	800f510 <quorem>
 801000a:	4603      	mov	r3, r0
 801000c:	4639      	mov	r1, r7
 801000e:	9003      	str	r0, [sp, #12]
 8010010:	3330      	adds	r3, #48	@ 0x30
 8010012:	9802      	ldr	r0, [sp, #8]
 8010014:	9309      	str	r3, [sp, #36]	@ 0x24
 8010016:	f000 fb9d 	bl	8010754 <__mcmp>
 801001a:	462a      	mov	r2, r5
 801001c:	9004      	str	r0, [sp, #16]
 801001e:	4621      	mov	r1, r4
 8010020:	4648      	mov	r0, r9
 8010022:	f000 fbb3 	bl	801078c <__mdiff>
 8010026:	68c2      	ldr	r2, [r0, #12]
 8010028:	4606      	mov	r6, r0
 801002a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801002c:	bb02      	cbnz	r2, 8010070 <_dtoa_r+0xa40>
 801002e:	4601      	mov	r1, r0
 8010030:	9802      	ldr	r0, [sp, #8]
 8010032:	f000 fb8f 	bl	8010754 <__mcmp>
 8010036:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010038:	4602      	mov	r2, r0
 801003a:	4631      	mov	r1, r6
 801003c:	4648      	mov	r0, r9
 801003e:	920c      	str	r2, [sp, #48]	@ 0x30
 8010040:	9309      	str	r3, [sp, #36]	@ 0x24
 8010042:	f000 f951 	bl	80102e8 <_Bfree>
 8010046:	9b07      	ldr	r3, [sp, #28]
 8010048:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 801004a:	9e00      	ldr	r6, [sp, #0]
 801004c:	ea42 0103 	orr.w	r1, r2, r3
 8010050:	9b06      	ldr	r3, [sp, #24]
 8010052:	4319      	orrs	r1, r3
 8010054:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010056:	d10d      	bne.n	8010074 <_dtoa_r+0xa44>
 8010058:	2b39      	cmp	r3, #57	@ 0x39
 801005a:	d027      	beq.n	80100ac <_dtoa_r+0xa7c>
 801005c:	9a04      	ldr	r2, [sp, #16]
 801005e:	2a00      	cmp	r2, #0
 8010060:	dd01      	ble.n	8010066 <_dtoa_r+0xa36>
 8010062:	9b03      	ldr	r3, [sp, #12]
 8010064:	3331      	adds	r3, #49	@ 0x31
 8010066:	f88b 3000 	strb.w	r3, [fp]
 801006a:	e52e      	b.n	800faca <_dtoa_r+0x49a>
 801006c:	4628      	mov	r0, r5
 801006e:	e7b9      	b.n	800ffe4 <_dtoa_r+0x9b4>
 8010070:	2201      	movs	r2, #1
 8010072:	e7e2      	b.n	801003a <_dtoa_r+0xa0a>
 8010074:	9904      	ldr	r1, [sp, #16]
 8010076:	2900      	cmp	r1, #0
 8010078:	db04      	blt.n	8010084 <_dtoa_r+0xa54>
 801007a:	9807      	ldr	r0, [sp, #28]
 801007c:	4301      	orrs	r1, r0
 801007e:	9806      	ldr	r0, [sp, #24]
 8010080:	4301      	orrs	r1, r0
 8010082:	d120      	bne.n	80100c6 <_dtoa_r+0xa96>
 8010084:	2a00      	cmp	r2, #0
 8010086:	ddee      	ble.n	8010066 <_dtoa_r+0xa36>
 8010088:	2201      	movs	r2, #1
 801008a:	9902      	ldr	r1, [sp, #8]
 801008c:	4648      	mov	r0, r9
 801008e:	9300      	str	r3, [sp, #0]
 8010090:	f000 faf4 	bl	801067c <__lshift>
 8010094:	4621      	mov	r1, r4
 8010096:	9002      	str	r0, [sp, #8]
 8010098:	f000 fb5c 	bl	8010754 <__mcmp>
 801009c:	2800      	cmp	r0, #0
 801009e:	9b00      	ldr	r3, [sp, #0]
 80100a0:	dc02      	bgt.n	80100a8 <_dtoa_r+0xa78>
 80100a2:	d1e0      	bne.n	8010066 <_dtoa_r+0xa36>
 80100a4:	07da      	lsls	r2, r3, #31
 80100a6:	d5de      	bpl.n	8010066 <_dtoa_r+0xa36>
 80100a8:	2b39      	cmp	r3, #57	@ 0x39
 80100aa:	d1da      	bne.n	8010062 <_dtoa_r+0xa32>
 80100ac:	2339      	movs	r3, #57	@ 0x39
 80100ae:	f88b 3000 	strb.w	r3, [fp]
 80100b2:	4633      	mov	r3, r6
 80100b4:	461e      	mov	r6, r3
 80100b6:	3b01      	subs	r3, #1
 80100b8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80100bc:	2a39      	cmp	r2, #57	@ 0x39
 80100be:	d04f      	beq.n	8010160 <_dtoa_r+0xb30>
 80100c0:	3201      	adds	r2, #1
 80100c2:	701a      	strb	r2, [r3, #0]
 80100c4:	e501      	b.n	800faca <_dtoa_r+0x49a>
 80100c6:	2a00      	cmp	r2, #0
 80100c8:	dd03      	ble.n	80100d2 <_dtoa_r+0xaa2>
 80100ca:	2b39      	cmp	r3, #57	@ 0x39
 80100cc:	d0ee      	beq.n	80100ac <_dtoa_r+0xa7c>
 80100ce:	3301      	adds	r3, #1
 80100d0:	e7c9      	b.n	8010066 <_dtoa_r+0xa36>
 80100d2:	9a00      	ldr	r2, [sp, #0]
 80100d4:	9908      	ldr	r1, [sp, #32]
 80100d6:	f802 3c01 	strb.w	r3, [r2, #-1]
 80100da:	428a      	cmp	r2, r1
 80100dc:	d029      	beq.n	8010132 <_dtoa_r+0xb02>
 80100de:	2300      	movs	r3, #0
 80100e0:	220a      	movs	r2, #10
 80100e2:	9902      	ldr	r1, [sp, #8]
 80100e4:	4648      	mov	r0, r9
 80100e6:	f000 f921 	bl	801032c <__multadd>
 80100ea:	42af      	cmp	r7, r5
 80100ec:	9002      	str	r0, [sp, #8]
 80100ee:	f04f 0300 	mov.w	r3, #0
 80100f2:	f04f 020a 	mov.w	r2, #10
 80100f6:	4639      	mov	r1, r7
 80100f8:	4648      	mov	r0, r9
 80100fa:	d107      	bne.n	801010c <_dtoa_r+0xadc>
 80100fc:	f000 f916 	bl	801032c <__multadd>
 8010100:	4607      	mov	r7, r0
 8010102:	4605      	mov	r5, r0
 8010104:	9b00      	ldr	r3, [sp, #0]
 8010106:	3301      	adds	r3, #1
 8010108:	9300      	str	r3, [sp, #0]
 801010a:	e777      	b.n	800fffc <_dtoa_r+0x9cc>
 801010c:	f000 f90e 	bl	801032c <__multadd>
 8010110:	4629      	mov	r1, r5
 8010112:	4607      	mov	r7, r0
 8010114:	2300      	movs	r3, #0
 8010116:	220a      	movs	r2, #10
 8010118:	4648      	mov	r0, r9
 801011a:	f000 f907 	bl	801032c <__multadd>
 801011e:	4605      	mov	r5, r0
 8010120:	e7f0      	b.n	8010104 <_dtoa_r+0xad4>
 8010122:	f1bb 0f00 	cmp.w	fp, #0
 8010126:	f04f 0700 	mov.w	r7, #0
 801012a:	bfcc      	ite	gt
 801012c:	465e      	movgt	r6, fp
 801012e:	2601      	movle	r6, #1
 8010130:	4456      	add	r6, sl
 8010132:	2201      	movs	r2, #1
 8010134:	9902      	ldr	r1, [sp, #8]
 8010136:	4648      	mov	r0, r9
 8010138:	9300      	str	r3, [sp, #0]
 801013a:	f000 fa9f 	bl	801067c <__lshift>
 801013e:	4621      	mov	r1, r4
 8010140:	9002      	str	r0, [sp, #8]
 8010142:	f000 fb07 	bl	8010754 <__mcmp>
 8010146:	2800      	cmp	r0, #0
 8010148:	dcb3      	bgt.n	80100b2 <_dtoa_r+0xa82>
 801014a:	d102      	bne.n	8010152 <_dtoa_r+0xb22>
 801014c:	9b00      	ldr	r3, [sp, #0]
 801014e:	07db      	lsls	r3, r3, #31
 8010150:	d4af      	bmi.n	80100b2 <_dtoa_r+0xa82>
 8010152:	4633      	mov	r3, r6
 8010154:	461e      	mov	r6, r3
 8010156:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801015a:	2a30      	cmp	r2, #48	@ 0x30
 801015c:	d0fa      	beq.n	8010154 <_dtoa_r+0xb24>
 801015e:	e4b4      	b.n	800faca <_dtoa_r+0x49a>
 8010160:	459a      	cmp	sl, r3
 8010162:	d1a7      	bne.n	80100b4 <_dtoa_r+0xa84>
 8010164:	2331      	movs	r3, #49	@ 0x31
 8010166:	f108 0801 	add.w	r8, r8, #1
 801016a:	f88a 3000 	strb.w	r3, [sl]
 801016e:	e4ac      	b.n	800faca <_dtoa_r+0x49a>
 8010170:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8010172:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 80101d0 <_dtoa_r+0xba0>
 8010176:	b11b      	cbz	r3, 8010180 <_dtoa_r+0xb50>
 8010178:	f10a 0308 	add.w	r3, sl, #8
 801017c:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 801017e:	6013      	str	r3, [r2, #0]
 8010180:	4650      	mov	r0, sl
 8010182:	b017      	add	sp, #92	@ 0x5c
 8010184:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010188:	9b07      	ldr	r3, [sp, #28]
 801018a:	2b01      	cmp	r3, #1
 801018c:	f77f ae2d 	ble.w	800fdea <_dtoa_r+0x7ba>
 8010190:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8010192:	9308      	str	r3, [sp, #32]
 8010194:	2001      	movs	r0, #1
 8010196:	e64c      	b.n	800fe32 <_dtoa_r+0x802>
 8010198:	f1bb 0f00 	cmp.w	fp, #0
 801019c:	f77f aed8 	ble.w	800ff50 <_dtoa_r+0x920>
 80101a0:	4656      	mov	r6, sl
 80101a2:	4621      	mov	r1, r4
 80101a4:	9802      	ldr	r0, [sp, #8]
 80101a6:	f7ff f9b3 	bl	800f510 <quorem>
 80101aa:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80101ae:	f806 3b01 	strb.w	r3, [r6], #1
 80101b2:	eba6 020a 	sub.w	r2, r6, sl
 80101b6:	4593      	cmp	fp, r2
 80101b8:	ddb3      	ble.n	8010122 <_dtoa_r+0xaf2>
 80101ba:	2300      	movs	r3, #0
 80101bc:	220a      	movs	r2, #10
 80101be:	9902      	ldr	r1, [sp, #8]
 80101c0:	4648      	mov	r0, r9
 80101c2:	f000 f8b3 	bl	801032c <__multadd>
 80101c6:	9002      	str	r0, [sp, #8]
 80101c8:	e7eb      	b.n	80101a2 <_dtoa_r+0xb72>
 80101ca:	bf00      	nop
 80101cc:	08011618 	.word	0x08011618
 80101d0:	0801159c 	.word	0x0801159c

080101d4 <_free_r>:
 80101d4:	b538      	push	{r3, r4, r5, lr}
 80101d6:	4605      	mov	r5, r0
 80101d8:	2900      	cmp	r1, #0
 80101da:	d041      	beq.n	8010260 <_free_r+0x8c>
 80101dc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80101e0:	1f0c      	subs	r4, r1, #4
 80101e2:	2b00      	cmp	r3, #0
 80101e4:	bfb8      	it	lt
 80101e6:	18e4      	addlt	r4, r4, r3
 80101e8:	f7fe fa7a 	bl	800e6e0 <__malloc_lock>
 80101ec:	4a1d      	ldr	r2, [pc, #116]	@ (8010264 <_free_r+0x90>)
 80101ee:	6813      	ldr	r3, [r2, #0]
 80101f0:	b933      	cbnz	r3, 8010200 <_free_r+0x2c>
 80101f2:	6063      	str	r3, [r4, #4]
 80101f4:	6014      	str	r4, [r2, #0]
 80101f6:	4628      	mov	r0, r5
 80101f8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80101fc:	f7fe ba76 	b.w	800e6ec <__malloc_unlock>
 8010200:	42a3      	cmp	r3, r4
 8010202:	d908      	bls.n	8010216 <_free_r+0x42>
 8010204:	6820      	ldr	r0, [r4, #0]
 8010206:	1821      	adds	r1, r4, r0
 8010208:	428b      	cmp	r3, r1
 801020a:	bf01      	itttt	eq
 801020c:	6819      	ldreq	r1, [r3, #0]
 801020e:	685b      	ldreq	r3, [r3, #4]
 8010210:	1809      	addeq	r1, r1, r0
 8010212:	6021      	streq	r1, [r4, #0]
 8010214:	e7ed      	b.n	80101f2 <_free_r+0x1e>
 8010216:	461a      	mov	r2, r3
 8010218:	685b      	ldr	r3, [r3, #4]
 801021a:	b10b      	cbz	r3, 8010220 <_free_r+0x4c>
 801021c:	42a3      	cmp	r3, r4
 801021e:	d9fa      	bls.n	8010216 <_free_r+0x42>
 8010220:	6811      	ldr	r1, [r2, #0]
 8010222:	1850      	adds	r0, r2, r1
 8010224:	42a0      	cmp	r0, r4
 8010226:	d10b      	bne.n	8010240 <_free_r+0x6c>
 8010228:	6820      	ldr	r0, [r4, #0]
 801022a:	4401      	add	r1, r0
 801022c:	1850      	adds	r0, r2, r1
 801022e:	6011      	str	r1, [r2, #0]
 8010230:	4283      	cmp	r3, r0
 8010232:	d1e0      	bne.n	80101f6 <_free_r+0x22>
 8010234:	6818      	ldr	r0, [r3, #0]
 8010236:	685b      	ldr	r3, [r3, #4]
 8010238:	4408      	add	r0, r1
 801023a:	6053      	str	r3, [r2, #4]
 801023c:	6010      	str	r0, [r2, #0]
 801023e:	e7da      	b.n	80101f6 <_free_r+0x22>
 8010240:	d902      	bls.n	8010248 <_free_r+0x74>
 8010242:	230c      	movs	r3, #12
 8010244:	602b      	str	r3, [r5, #0]
 8010246:	e7d6      	b.n	80101f6 <_free_r+0x22>
 8010248:	6820      	ldr	r0, [r4, #0]
 801024a:	1821      	adds	r1, r4, r0
 801024c:	428b      	cmp	r3, r1
 801024e:	bf02      	ittt	eq
 8010250:	6819      	ldreq	r1, [r3, #0]
 8010252:	685b      	ldreq	r3, [r3, #4]
 8010254:	1809      	addeq	r1, r1, r0
 8010256:	6063      	str	r3, [r4, #4]
 8010258:	bf08      	it	eq
 801025a:	6021      	streq	r1, [r4, #0]
 801025c:	6054      	str	r4, [r2, #4]
 801025e:	e7ca      	b.n	80101f6 <_free_r+0x22>
 8010260:	bd38      	pop	{r3, r4, r5, pc}
 8010262:	bf00      	nop
 8010264:	200016e8 	.word	0x200016e8

08010268 <_Balloc>:
 8010268:	b570      	push	{r4, r5, r6, lr}
 801026a:	69c6      	ldr	r6, [r0, #28]
 801026c:	4604      	mov	r4, r0
 801026e:	460d      	mov	r5, r1
 8010270:	b976      	cbnz	r6, 8010290 <_Balloc+0x28>
 8010272:	2010      	movs	r0, #16
 8010274:	f7fe f98a 	bl	800e58c <malloc>
 8010278:	4602      	mov	r2, r0
 801027a:	61e0      	str	r0, [r4, #28]
 801027c:	b920      	cbnz	r0, 8010288 <_Balloc+0x20>
 801027e:	4b18      	ldr	r3, [pc, #96]	@ (80102e0 <_Balloc+0x78>)
 8010280:	216b      	movs	r1, #107	@ 0x6b
 8010282:	4818      	ldr	r0, [pc, #96]	@ (80102e4 <_Balloc+0x7c>)
 8010284:	f000 fde4 	bl	8010e50 <__assert_func>
 8010288:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801028c:	6006      	str	r6, [r0, #0]
 801028e:	60c6      	str	r6, [r0, #12]
 8010290:	69e6      	ldr	r6, [r4, #28]
 8010292:	68f3      	ldr	r3, [r6, #12]
 8010294:	b183      	cbz	r3, 80102b8 <_Balloc+0x50>
 8010296:	69e3      	ldr	r3, [r4, #28]
 8010298:	68db      	ldr	r3, [r3, #12]
 801029a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801029e:	b9b8      	cbnz	r0, 80102d0 <_Balloc+0x68>
 80102a0:	2101      	movs	r1, #1
 80102a2:	4620      	mov	r0, r4
 80102a4:	fa01 f605 	lsl.w	r6, r1, r5
 80102a8:	1d72      	adds	r2, r6, #5
 80102aa:	0092      	lsls	r2, r2, #2
 80102ac:	f000 fdee 	bl	8010e8c <_calloc_r>
 80102b0:	b160      	cbz	r0, 80102cc <_Balloc+0x64>
 80102b2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80102b6:	e00e      	b.n	80102d6 <_Balloc+0x6e>
 80102b8:	2221      	movs	r2, #33	@ 0x21
 80102ba:	2104      	movs	r1, #4
 80102bc:	4620      	mov	r0, r4
 80102be:	f000 fde5 	bl	8010e8c <_calloc_r>
 80102c2:	69e3      	ldr	r3, [r4, #28]
 80102c4:	60f0      	str	r0, [r6, #12]
 80102c6:	68db      	ldr	r3, [r3, #12]
 80102c8:	2b00      	cmp	r3, #0
 80102ca:	d1e4      	bne.n	8010296 <_Balloc+0x2e>
 80102cc:	2000      	movs	r0, #0
 80102ce:	bd70      	pop	{r4, r5, r6, pc}
 80102d0:	6802      	ldr	r2, [r0, #0]
 80102d2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80102d6:	2300      	movs	r3, #0
 80102d8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80102dc:	e7f7      	b.n	80102ce <_Balloc+0x66>
 80102de:	bf00      	nop
 80102e0:	080115a9 	.word	0x080115a9
 80102e4:	08011629 	.word	0x08011629

080102e8 <_Bfree>:
 80102e8:	b570      	push	{r4, r5, r6, lr}
 80102ea:	69c6      	ldr	r6, [r0, #28]
 80102ec:	4605      	mov	r5, r0
 80102ee:	460c      	mov	r4, r1
 80102f0:	b976      	cbnz	r6, 8010310 <_Bfree+0x28>
 80102f2:	2010      	movs	r0, #16
 80102f4:	f7fe f94a 	bl	800e58c <malloc>
 80102f8:	4602      	mov	r2, r0
 80102fa:	61e8      	str	r0, [r5, #28]
 80102fc:	b920      	cbnz	r0, 8010308 <_Bfree+0x20>
 80102fe:	4b09      	ldr	r3, [pc, #36]	@ (8010324 <_Bfree+0x3c>)
 8010300:	218f      	movs	r1, #143	@ 0x8f
 8010302:	4809      	ldr	r0, [pc, #36]	@ (8010328 <_Bfree+0x40>)
 8010304:	f000 fda4 	bl	8010e50 <__assert_func>
 8010308:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801030c:	6006      	str	r6, [r0, #0]
 801030e:	60c6      	str	r6, [r0, #12]
 8010310:	b13c      	cbz	r4, 8010322 <_Bfree+0x3a>
 8010312:	69eb      	ldr	r3, [r5, #28]
 8010314:	6862      	ldr	r2, [r4, #4]
 8010316:	68db      	ldr	r3, [r3, #12]
 8010318:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801031c:	6021      	str	r1, [r4, #0]
 801031e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8010322:	bd70      	pop	{r4, r5, r6, pc}
 8010324:	080115a9 	.word	0x080115a9
 8010328:	08011629 	.word	0x08011629

0801032c <__multadd>:
 801032c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010330:	f101 0c14 	add.w	ip, r1, #20
 8010334:	4607      	mov	r7, r0
 8010336:	460c      	mov	r4, r1
 8010338:	461e      	mov	r6, r3
 801033a:	690d      	ldr	r5, [r1, #16]
 801033c:	2000      	movs	r0, #0
 801033e:	f8dc 3000 	ldr.w	r3, [ip]
 8010342:	3001      	adds	r0, #1
 8010344:	b299      	uxth	r1, r3
 8010346:	4285      	cmp	r5, r0
 8010348:	fb02 6101 	mla	r1, r2, r1, r6
 801034c:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8010350:	ea4f 4311 	mov.w	r3, r1, lsr #16
 8010354:	b289      	uxth	r1, r1
 8010356:	fb02 3306 	mla	r3, r2, r6, r3
 801035a:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801035e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8010362:	f84c 1b04 	str.w	r1, [ip], #4
 8010366:	dcea      	bgt.n	801033e <__multadd+0x12>
 8010368:	b30e      	cbz	r6, 80103ae <__multadd+0x82>
 801036a:	68a3      	ldr	r3, [r4, #8]
 801036c:	42ab      	cmp	r3, r5
 801036e:	dc19      	bgt.n	80103a4 <__multadd+0x78>
 8010370:	6861      	ldr	r1, [r4, #4]
 8010372:	4638      	mov	r0, r7
 8010374:	3101      	adds	r1, #1
 8010376:	f7ff ff77 	bl	8010268 <_Balloc>
 801037a:	4680      	mov	r8, r0
 801037c:	b928      	cbnz	r0, 801038a <__multadd+0x5e>
 801037e:	4602      	mov	r2, r0
 8010380:	4b0c      	ldr	r3, [pc, #48]	@ (80103b4 <__multadd+0x88>)
 8010382:	21ba      	movs	r1, #186	@ 0xba
 8010384:	480c      	ldr	r0, [pc, #48]	@ (80103b8 <__multadd+0x8c>)
 8010386:	f000 fd63 	bl	8010e50 <__assert_func>
 801038a:	6922      	ldr	r2, [r4, #16]
 801038c:	f104 010c 	add.w	r1, r4, #12
 8010390:	300c      	adds	r0, #12
 8010392:	3202      	adds	r2, #2
 8010394:	0092      	lsls	r2, r2, #2
 8010396:	f7ff f8ae 	bl	800f4f6 <memcpy>
 801039a:	4621      	mov	r1, r4
 801039c:	4644      	mov	r4, r8
 801039e:	4638      	mov	r0, r7
 80103a0:	f7ff ffa2 	bl	80102e8 <_Bfree>
 80103a4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80103a8:	3501      	adds	r5, #1
 80103aa:	615e      	str	r6, [r3, #20]
 80103ac:	6125      	str	r5, [r4, #16]
 80103ae:	4620      	mov	r0, r4
 80103b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80103b4:	08011618 	.word	0x08011618
 80103b8:	08011629 	.word	0x08011629

080103bc <__hi0bits>:
 80103bc:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80103c0:	4603      	mov	r3, r0
 80103c2:	bf36      	itet	cc
 80103c4:	0403      	lslcc	r3, r0, #16
 80103c6:	2000      	movcs	r0, #0
 80103c8:	2010      	movcc	r0, #16
 80103ca:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80103ce:	bf3c      	itt	cc
 80103d0:	021b      	lslcc	r3, r3, #8
 80103d2:	3008      	addcc	r0, #8
 80103d4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80103d8:	bf3c      	itt	cc
 80103da:	011b      	lslcc	r3, r3, #4
 80103dc:	3004      	addcc	r0, #4
 80103de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80103e2:	bf3c      	itt	cc
 80103e4:	009b      	lslcc	r3, r3, #2
 80103e6:	3002      	addcc	r0, #2
 80103e8:	2b00      	cmp	r3, #0
 80103ea:	db05      	blt.n	80103f8 <__hi0bits+0x3c>
 80103ec:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80103f0:	f100 0001 	add.w	r0, r0, #1
 80103f4:	bf08      	it	eq
 80103f6:	2020      	moveq	r0, #32
 80103f8:	4770      	bx	lr

080103fa <__lo0bits>:
 80103fa:	6803      	ldr	r3, [r0, #0]
 80103fc:	4602      	mov	r2, r0
 80103fe:	f013 0007 	ands.w	r0, r3, #7
 8010402:	d00b      	beq.n	801041c <__lo0bits+0x22>
 8010404:	07d9      	lsls	r1, r3, #31
 8010406:	d421      	bmi.n	801044c <__lo0bits+0x52>
 8010408:	0798      	lsls	r0, r3, #30
 801040a:	bf47      	ittee	mi
 801040c:	085b      	lsrmi	r3, r3, #1
 801040e:	2001      	movmi	r0, #1
 8010410:	089b      	lsrpl	r3, r3, #2
 8010412:	2002      	movpl	r0, #2
 8010414:	bf4c      	ite	mi
 8010416:	6013      	strmi	r3, [r2, #0]
 8010418:	6013      	strpl	r3, [r2, #0]
 801041a:	4770      	bx	lr
 801041c:	b299      	uxth	r1, r3
 801041e:	b909      	cbnz	r1, 8010424 <__lo0bits+0x2a>
 8010420:	0c1b      	lsrs	r3, r3, #16
 8010422:	2010      	movs	r0, #16
 8010424:	b2d9      	uxtb	r1, r3
 8010426:	b909      	cbnz	r1, 801042c <__lo0bits+0x32>
 8010428:	3008      	adds	r0, #8
 801042a:	0a1b      	lsrs	r3, r3, #8
 801042c:	0719      	lsls	r1, r3, #28
 801042e:	bf04      	itt	eq
 8010430:	091b      	lsreq	r3, r3, #4
 8010432:	3004      	addeq	r0, #4
 8010434:	0799      	lsls	r1, r3, #30
 8010436:	bf04      	itt	eq
 8010438:	089b      	lsreq	r3, r3, #2
 801043a:	3002      	addeq	r0, #2
 801043c:	07d9      	lsls	r1, r3, #31
 801043e:	d403      	bmi.n	8010448 <__lo0bits+0x4e>
 8010440:	085b      	lsrs	r3, r3, #1
 8010442:	f100 0001 	add.w	r0, r0, #1
 8010446:	d003      	beq.n	8010450 <__lo0bits+0x56>
 8010448:	6013      	str	r3, [r2, #0]
 801044a:	4770      	bx	lr
 801044c:	2000      	movs	r0, #0
 801044e:	4770      	bx	lr
 8010450:	2020      	movs	r0, #32
 8010452:	4770      	bx	lr

08010454 <__i2b>:
 8010454:	b510      	push	{r4, lr}
 8010456:	460c      	mov	r4, r1
 8010458:	2101      	movs	r1, #1
 801045a:	f7ff ff05 	bl	8010268 <_Balloc>
 801045e:	4602      	mov	r2, r0
 8010460:	b928      	cbnz	r0, 801046e <__i2b+0x1a>
 8010462:	4b05      	ldr	r3, [pc, #20]	@ (8010478 <__i2b+0x24>)
 8010464:	f240 1145 	movw	r1, #325	@ 0x145
 8010468:	4804      	ldr	r0, [pc, #16]	@ (801047c <__i2b+0x28>)
 801046a:	f000 fcf1 	bl	8010e50 <__assert_func>
 801046e:	2301      	movs	r3, #1
 8010470:	6144      	str	r4, [r0, #20]
 8010472:	6103      	str	r3, [r0, #16]
 8010474:	bd10      	pop	{r4, pc}
 8010476:	bf00      	nop
 8010478:	08011618 	.word	0x08011618
 801047c:	08011629 	.word	0x08011629

08010480 <__multiply>:
 8010480:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010484:	4617      	mov	r7, r2
 8010486:	690a      	ldr	r2, [r1, #16]
 8010488:	4689      	mov	r9, r1
 801048a:	b085      	sub	sp, #20
 801048c:	693b      	ldr	r3, [r7, #16]
 801048e:	429a      	cmp	r2, r3
 8010490:	bfa2      	ittt	ge
 8010492:	463b      	movge	r3, r7
 8010494:	460f      	movge	r7, r1
 8010496:	4699      	movge	r9, r3
 8010498:	693d      	ldr	r5, [r7, #16]
 801049a:	68bb      	ldr	r3, [r7, #8]
 801049c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80104a0:	6879      	ldr	r1, [r7, #4]
 80104a2:	eb05 060a 	add.w	r6, r5, sl
 80104a6:	42b3      	cmp	r3, r6
 80104a8:	bfb8      	it	lt
 80104aa:	3101      	addlt	r1, #1
 80104ac:	f7ff fedc 	bl	8010268 <_Balloc>
 80104b0:	b930      	cbnz	r0, 80104c0 <__multiply+0x40>
 80104b2:	4602      	mov	r2, r0
 80104b4:	4b42      	ldr	r3, [pc, #264]	@ (80105c0 <__multiply+0x140>)
 80104b6:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80104ba:	4842      	ldr	r0, [pc, #264]	@ (80105c4 <__multiply+0x144>)
 80104bc:	f000 fcc8 	bl	8010e50 <__assert_func>
 80104c0:	f100 0414 	add.w	r4, r0, #20
 80104c4:	2200      	movs	r2, #0
 80104c6:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80104ca:	4623      	mov	r3, r4
 80104cc:	4573      	cmp	r3, lr
 80104ce:	d320      	bcc.n	8010512 <__multiply+0x92>
 80104d0:	f107 0814 	add.w	r8, r7, #20
 80104d4:	f109 0114 	add.w	r1, r9, #20
 80104d8:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80104dc:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80104e0:	9302      	str	r3, [sp, #8]
 80104e2:	1beb      	subs	r3, r5, r7
 80104e4:	3715      	adds	r7, #21
 80104e6:	3b15      	subs	r3, #21
 80104e8:	f023 0303 	bic.w	r3, r3, #3
 80104ec:	3304      	adds	r3, #4
 80104ee:	42bd      	cmp	r5, r7
 80104f0:	bf38      	it	cc
 80104f2:	2304      	movcc	r3, #4
 80104f4:	9301      	str	r3, [sp, #4]
 80104f6:	9b02      	ldr	r3, [sp, #8]
 80104f8:	9103      	str	r1, [sp, #12]
 80104fa:	428b      	cmp	r3, r1
 80104fc:	d80c      	bhi.n	8010518 <__multiply+0x98>
 80104fe:	2e00      	cmp	r6, #0
 8010500:	dd03      	ble.n	801050a <__multiply+0x8a>
 8010502:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8010506:	2b00      	cmp	r3, #0
 8010508:	d057      	beq.n	80105ba <__multiply+0x13a>
 801050a:	6106      	str	r6, [r0, #16]
 801050c:	b005      	add	sp, #20
 801050e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010512:	f843 2b04 	str.w	r2, [r3], #4
 8010516:	e7d9      	b.n	80104cc <__multiply+0x4c>
 8010518:	f8b1 a000 	ldrh.w	sl, [r1]
 801051c:	f1ba 0f00 	cmp.w	sl, #0
 8010520:	d021      	beq.n	8010566 <__multiply+0xe6>
 8010522:	46c4      	mov	ip, r8
 8010524:	46a1      	mov	r9, r4
 8010526:	2700      	movs	r7, #0
 8010528:	f85c 2b04 	ldr.w	r2, [ip], #4
 801052c:	f8d9 3000 	ldr.w	r3, [r9]
 8010530:	fa1f fb82 	uxth.w	fp, r2
 8010534:	4565      	cmp	r5, ip
 8010536:	b29b      	uxth	r3, r3
 8010538:	ea4f 4212 	mov.w	r2, r2, lsr #16
 801053c:	fb0a 330b 	mla	r3, sl, fp, r3
 8010540:	443b      	add	r3, r7
 8010542:	f8d9 7000 	ldr.w	r7, [r9]
 8010546:	ea4f 4717 	mov.w	r7, r7, lsr #16
 801054a:	fb0a 7202 	mla	r2, sl, r2, r7
 801054e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8010552:	b29b      	uxth	r3, r3
 8010554:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8010558:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801055c:	f849 3b04 	str.w	r3, [r9], #4
 8010560:	d8e2      	bhi.n	8010528 <__multiply+0xa8>
 8010562:	9b01      	ldr	r3, [sp, #4]
 8010564:	50e7      	str	r7, [r4, r3]
 8010566:	9b03      	ldr	r3, [sp, #12]
 8010568:	3104      	adds	r1, #4
 801056a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 801056e:	f1b9 0f00 	cmp.w	r9, #0
 8010572:	d020      	beq.n	80105b6 <__multiply+0x136>
 8010574:	6823      	ldr	r3, [r4, #0]
 8010576:	4647      	mov	r7, r8
 8010578:	46a4      	mov	ip, r4
 801057a:	f04f 0a00 	mov.w	sl, #0
 801057e:	f8b7 b000 	ldrh.w	fp, [r7]
 8010582:	b29b      	uxth	r3, r3
 8010584:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8010588:	fb09 220b 	mla	r2, r9, fp, r2
 801058c:	4452      	add	r2, sl
 801058e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010592:	f84c 3b04 	str.w	r3, [ip], #4
 8010596:	f857 3b04 	ldr.w	r3, [r7], #4
 801059a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801059e:	f8bc 3000 	ldrh.w	r3, [ip]
 80105a2:	42bd      	cmp	r5, r7
 80105a4:	fb09 330a 	mla	r3, r9, sl, r3
 80105a8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80105ac:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80105b0:	d8e5      	bhi.n	801057e <__multiply+0xfe>
 80105b2:	9a01      	ldr	r2, [sp, #4]
 80105b4:	50a3      	str	r3, [r4, r2]
 80105b6:	3404      	adds	r4, #4
 80105b8:	e79d      	b.n	80104f6 <__multiply+0x76>
 80105ba:	3e01      	subs	r6, #1
 80105bc:	e79f      	b.n	80104fe <__multiply+0x7e>
 80105be:	bf00      	nop
 80105c0:	08011618 	.word	0x08011618
 80105c4:	08011629 	.word	0x08011629

080105c8 <__pow5mult>:
 80105c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80105cc:	4615      	mov	r5, r2
 80105ce:	f012 0203 	ands.w	r2, r2, #3
 80105d2:	4607      	mov	r7, r0
 80105d4:	460e      	mov	r6, r1
 80105d6:	d007      	beq.n	80105e8 <__pow5mult+0x20>
 80105d8:	3a01      	subs	r2, #1
 80105da:	4c25      	ldr	r4, [pc, #148]	@ (8010670 <__pow5mult+0xa8>)
 80105dc:	2300      	movs	r3, #0
 80105de:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80105e2:	f7ff fea3 	bl	801032c <__multadd>
 80105e6:	4606      	mov	r6, r0
 80105e8:	10ad      	asrs	r5, r5, #2
 80105ea:	d03d      	beq.n	8010668 <__pow5mult+0xa0>
 80105ec:	69fc      	ldr	r4, [r7, #28]
 80105ee:	b97c      	cbnz	r4, 8010610 <__pow5mult+0x48>
 80105f0:	2010      	movs	r0, #16
 80105f2:	f7fd ffcb 	bl	800e58c <malloc>
 80105f6:	4602      	mov	r2, r0
 80105f8:	61f8      	str	r0, [r7, #28]
 80105fa:	b928      	cbnz	r0, 8010608 <__pow5mult+0x40>
 80105fc:	4b1d      	ldr	r3, [pc, #116]	@ (8010674 <__pow5mult+0xac>)
 80105fe:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8010602:	481d      	ldr	r0, [pc, #116]	@ (8010678 <__pow5mult+0xb0>)
 8010604:	f000 fc24 	bl	8010e50 <__assert_func>
 8010608:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801060c:	6004      	str	r4, [r0, #0]
 801060e:	60c4      	str	r4, [r0, #12]
 8010610:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8010614:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8010618:	b94c      	cbnz	r4, 801062e <__pow5mult+0x66>
 801061a:	f240 2171 	movw	r1, #625	@ 0x271
 801061e:	4638      	mov	r0, r7
 8010620:	f7ff ff18 	bl	8010454 <__i2b>
 8010624:	2300      	movs	r3, #0
 8010626:	4604      	mov	r4, r0
 8010628:	f8c8 0008 	str.w	r0, [r8, #8]
 801062c:	6003      	str	r3, [r0, #0]
 801062e:	f04f 0900 	mov.w	r9, #0
 8010632:	07eb      	lsls	r3, r5, #31
 8010634:	d50a      	bpl.n	801064c <__pow5mult+0x84>
 8010636:	4631      	mov	r1, r6
 8010638:	4622      	mov	r2, r4
 801063a:	4638      	mov	r0, r7
 801063c:	f7ff ff20 	bl	8010480 <__multiply>
 8010640:	4680      	mov	r8, r0
 8010642:	4631      	mov	r1, r6
 8010644:	4638      	mov	r0, r7
 8010646:	4646      	mov	r6, r8
 8010648:	f7ff fe4e 	bl	80102e8 <_Bfree>
 801064c:	106d      	asrs	r5, r5, #1
 801064e:	d00b      	beq.n	8010668 <__pow5mult+0xa0>
 8010650:	6820      	ldr	r0, [r4, #0]
 8010652:	b938      	cbnz	r0, 8010664 <__pow5mult+0x9c>
 8010654:	4622      	mov	r2, r4
 8010656:	4621      	mov	r1, r4
 8010658:	4638      	mov	r0, r7
 801065a:	f7ff ff11 	bl	8010480 <__multiply>
 801065e:	6020      	str	r0, [r4, #0]
 8010660:	f8c0 9000 	str.w	r9, [r0]
 8010664:	4604      	mov	r4, r0
 8010666:	e7e4      	b.n	8010632 <__pow5mult+0x6a>
 8010668:	4630      	mov	r0, r6
 801066a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801066e:	bf00      	nop
 8010670:	080116dc 	.word	0x080116dc
 8010674:	080115a9 	.word	0x080115a9
 8010678:	08011629 	.word	0x08011629

0801067c <__lshift>:
 801067c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010680:	460c      	mov	r4, r1
 8010682:	4607      	mov	r7, r0
 8010684:	4691      	mov	r9, r2
 8010686:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801068a:	6923      	ldr	r3, [r4, #16]
 801068c:	6849      	ldr	r1, [r1, #4]
 801068e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8010692:	68a3      	ldr	r3, [r4, #8]
 8010694:	f108 0601 	add.w	r6, r8, #1
 8010698:	42b3      	cmp	r3, r6
 801069a:	db0b      	blt.n	80106b4 <__lshift+0x38>
 801069c:	4638      	mov	r0, r7
 801069e:	f7ff fde3 	bl	8010268 <_Balloc>
 80106a2:	4605      	mov	r5, r0
 80106a4:	b948      	cbnz	r0, 80106ba <__lshift+0x3e>
 80106a6:	4602      	mov	r2, r0
 80106a8:	4b28      	ldr	r3, [pc, #160]	@ (801074c <__lshift+0xd0>)
 80106aa:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80106ae:	4828      	ldr	r0, [pc, #160]	@ (8010750 <__lshift+0xd4>)
 80106b0:	f000 fbce 	bl	8010e50 <__assert_func>
 80106b4:	3101      	adds	r1, #1
 80106b6:	005b      	lsls	r3, r3, #1
 80106b8:	e7ee      	b.n	8010698 <__lshift+0x1c>
 80106ba:	2300      	movs	r3, #0
 80106bc:	f100 0114 	add.w	r1, r0, #20
 80106c0:	f100 0210 	add.w	r2, r0, #16
 80106c4:	4618      	mov	r0, r3
 80106c6:	4553      	cmp	r3, sl
 80106c8:	db33      	blt.n	8010732 <__lshift+0xb6>
 80106ca:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80106ce:	f104 0314 	add.w	r3, r4, #20
 80106d2:	6920      	ldr	r0, [r4, #16]
 80106d4:	f019 091f 	ands.w	r9, r9, #31
 80106d8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80106dc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80106e0:	d02b      	beq.n	801073a <__lshift+0xbe>
 80106e2:	f1c9 0e20 	rsb	lr, r9, #32
 80106e6:	468a      	mov	sl, r1
 80106e8:	2200      	movs	r2, #0
 80106ea:	6818      	ldr	r0, [r3, #0]
 80106ec:	fa00 f009 	lsl.w	r0, r0, r9
 80106f0:	4310      	orrs	r0, r2
 80106f2:	f84a 0b04 	str.w	r0, [sl], #4
 80106f6:	f853 2b04 	ldr.w	r2, [r3], #4
 80106fa:	459c      	cmp	ip, r3
 80106fc:	fa22 f20e 	lsr.w	r2, r2, lr
 8010700:	d8f3      	bhi.n	80106ea <__lshift+0x6e>
 8010702:	ebac 0304 	sub.w	r3, ip, r4
 8010706:	f104 0015 	add.w	r0, r4, #21
 801070a:	3b15      	subs	r3, #21
 801070c:	f023 0303 	bic.w	r3, r3, #3
 8010710:	3304      	adds	r3, #4
 8010712:	4560      	cmp	r0, ip
 8010714:	bf88      	it	hi
 8010716:	2304      	movhi	r3, #4
 8010718:	50ca      	str	r2, [r1, r3]
 801071a:	b10a      	cbz	r2, 8010720 <__lshift+0xa4>
 801071c:	f108 0602 	add.w	r6, r8, #2
 8010720:	3e01      	subs	r6, #1
 8010722:	4638      	mov	r0, r7
 8010724:	4621      	mov	r1, r4
 8010726:	612e      	str	r6, [r5, #16]
 8010728:	f7ff fdde 	bl	80102e8 <_Bfree>
 801072c:	4628      	mov	r0, r5
 801072e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010732:	3301      	adds	r3, #1
 8010734:	f842 0f04 	str.w	r0, [r2, #4]!
 8010738:	e7c5      	b.n	80106c6 <__lshift+0x4a>
 801073a:	3904      	subs	r1, #4
 801073c:	f853 2b04 	ldr.w	r2, [r3], #4
 8010740:	459c      	cmp	ip, r3
 8010742:	f841 2f04 	str.w	r2, [r1, #4]!
 8010746:	d8f9      	bhi.n	801073c <__lshift+0xc0>
 8010748:	e7ea      	b.n	8010720 <__lshift+0xa4>
 801074a:	bf00      	nop
 801074c:	08011618 	.word	0x08011618
 8010750:	08011629 	.word	0x08011629

08010754 <__mcmp>:
 8010754:	4603      	mov	r3, r0
 8010756:	690a      	ldr	r2, [r1, #16]
 8010758:	6900      	ldr	r0, [r0, #16]
 801075a:	1a80      	subs	r0, r0, r2
 801075c:	b530      	push	{r4, r5, lr}
 801075e:	d10e      	bne.n	801077e <__mcmp+0x2a>
 8010760:	3314      	adds	r3, #20
 8010762:	3114      	adds	r1, #20
 8010764:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8010768:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 801076c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8010770:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8010774:	4295      	cmp	r5, r2
 8010776:	d003      	beq.n	8010780 <__mcmp+0x2c>
 8010778:	d205      	bcs.n	8010786 <__mcmp+0x32>
 801077a:	f04f 30ff 	mov.w	r0, #4294967295
 801077e:	bd30      	pop	{r4, r5, pc}
 8010780:	42a3      	cmp	r3, r4
 8010782:	d3f3      	bcc.n	801076c <__mcmp+0x18>
 8010784:	e7fb      	b.n	801077e <__mcmp+0x2a>
 8010786:	2001      	movs	r0, #1
 8010788:	e7f9      	b.n	801077e <__mcmp+0x2a>
	...

0801078c <__mdiff>:
 801078c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010790:	4689      	mov	r9, r1
 8010792:	4606      	mov	r6, r0
 8010794:	4611      	mov	r1, r2
 8010796:	4614      	mov	r4, r2
 8010798:	4648      	mov	r0, r9
 801079a:	f7ff ffdb 	bl	8010754 <__mcmp>
 801079e:	1e05      	subs	r5, r0, #0
 80107a0:	d112      	bne.n	80107c8 <__mdiff+0x3c>
 80107a2:	4629      	mov	r1, r5
 80107a4:	4630      	mov	r0, r6
 80107a6:	f7ff fd5f 	bl	8010268 <_Balloc>
 80107aa:	4602      	mov	r2, r0
 80107ac:	b928      	cbnz	r0, 80107ba <__mdiff+0x2e>
 80107ae:	4b41      	ldr	r3, [pc, #260]	@ (80108b4 <__mdiff+0x128>)
 80107b0:	f240 2137 	movw	r1, #567	@ 0x237
 80107b4:	4840      	ldr	r0, [pc, #256]	@ (80108b8 <__mdiff+0x12c>)
 80107b6:	f000 fb4b 	bl	8010e50 <__assert_func>
 80107ba:	2301      	movs	r3, #1
 80107bc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80107c0:	4610      	mov	r0, r2
 80107c2:	b003      	add	sp, #12
 80107c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80107c8:	bfbc      	itt	lt
 80107ca:	464b      	movlt	r3, r9
 80107cc:	46a1      	movlt	r9, r4
 80107ce:	4630      	mov	r0, r6
 80107d0:	bfb8      	it	lt
 80107d2:	2501      	movlt	r5, #1
 80107d4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80107d8:	bfb4      	ite	lt
 80107da:	461c      	movlt	r4, r3
 80107dc:	2500      	movge	r5, #0
 80107de:	f7ff fd43 	bl	8010268 <_Balloc>
 80107e2:	4602      	mov	r2, r0
 80107e4:	b918      	cbnz	r0, 80107ee <__mdiff+0x62>
 80107e6:	4b33      	ldr	r3, [pc, #204]	@ (80108b4 <__mdiff+0x128>)
 80107e8:	f240 2145 	movw	r1, #581	@ 0x245
 80107ec:	e7e2      	b.n	80107b4 <__mdiff+0x28>
 80107ee:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80107f2:	f104 0e14 	add.w	lr, r4, #20
 80107f6:	6926      	ldr	r6, [r4, #16]
 80107f8:	f100 0b14 	add.w	fp, r0, #20
 80107fc:	60c5      	str	r5, [r0, #12]
 80107fe:	f109 0514 	add.w	r5, r9, #20
 8010802:	f109 0310 	add.w	r3, r9, #16
 8010806:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 801080a:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 801080e:	46d9      	mov	r9, fp
 8010810:	f04f 0c00 	mov.w	ip, #0
 8010814:	9301      	str	r3, [sp, #4]
 8010816:	9b01      	ldr	r3, [sp, #4]
 8010818:	f85e 0b04 	ldr.w	r0, [lr], #4
 801081c:	f853 af04 	ldr.w	sl, [r3, #4]!
 8010820:	4576      	cmp	r6, lr
 8010822:	9301      	str	r3, [sp, #4]
 8010824:	fa1f f38a 	uxth.w	r3, sl
 8010828:	4619      	mov	r1, r3
 801082a:	b283      	uxth	r3, r0
 801082c:	ea4f 4010 	mov.w	r0, r0, lsr #16
 8010830:	eba1 0303 	sub.w	r3, r1, r3
 8010834:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8010838:	4463      	add	r3, ip
 801083a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801083e:	b29b      	uxth	r3, r3
 8010840:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8010844:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8010848:	f849 3b04 	str.w	r3, [r9], #4
 801084c:	d8e3      	bhi.n	8010816 <__mdiff+0x8a>
 801084e:	1b33      	subs	r3, r6, r4
 8010850:	3415      	adds	r4, #21
 8010852:	3b15      	subs	r3, #21
 8010854:	f023 0303 	bic.w	r3, r3, #3
 8010858:	3304      	adds	r3, #4
 801085a:	42a6      	cmp	r6, r4
 801085c:	bf38      	it	cc
 801085e:	2304      	movcc	r3, #4
 8010860:	441d      	add	r5, r3
 8010862:	445b      	add	r3, fp
 8010864:	462c      	mov	r4, r5
 8010866:	461e      	mov	r6, r3
 8010868:	4544      	cmp	r4, r8
 801086a:	d30e      	bcc.n	801088a <__mdiff+0xfe>
 801086c:	f108 0103 	add.w	r1, r8, #3
 8010870:	1b49      	subs	r1, r1, r5
 8010872:	3d03      	subs	r5, #3
 8010874:	f021 0103 	bic.w	r1, r1, #3
 8010878:	45a8      	cmp	r8, r5
 801087a:	bf38      	it	cc
 801087c:	2100      	movcc	r1, #0
 801087e:	440b      	add	r3, r1
 8010880:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8010884:	b199      	cbz	r1, 80108ae <__mdiff+0x122>
 8010886:	6117      	str	r7, [r2, #16]
 8010888:	e79a      	b.n	80107c0 <__mdiff+0x34>
 801088a:	f854 1b04 	ldr.w	r1, [r4], #4
 801088e:	46e6      	mov	lr, ip
 8010890:	fa1f fc81 	uxth.w	ip, r1
 8010894:	0c08      	lsrs	r0, r1, #16
 8010896:	4471      	add	r1, lr
 8010898:	44f4      	add	ip, lr
 801089a:	b289      	uxth	r1, r1
 801089c:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80108a0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80108a4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80108a8:	f846 1b04 	str.w	r1, [r6], #4
 80108ac:	e7dc      	b.n	8010868 <__mdiff+0xdc>
 80108ae:	3f01      	subs	r7, #1
 80108b0:	e7e6      	b.n	8010880 <__mdiff+0xf4>
 80108b2:	bf00      	nop
 80108b4:	08011618 	.word	0x08011618
 80108b8:	08011629 	.word	0x08011629

080108bc <__d2b>:
 80108bc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80108c0:	460f      	mov	r7, r1
 80108c2:	2101      	movs	r1, #1
 80108c4:	4616      	mov	r6, r2
 80108c6:	ec59 8b10 	vmov	r8, r9, d0
 80108ca:	f7ff fccd 	bl	8010268 <_Balloc>
 80108ce:	4604      	mov	r4, r0
 80108d0:	b930      	cbnz	r0, 80108e0 <__d2b+0x24>
 80108d2:	4602      	mov	r2, r0
 80108d4:	4b23      	ldr	r3, [pc, #140]	@ (8010964 <__d2b+0xa8>)
 80108d6:	f240 310f 	movw	r1, #783	@ 0x30f
 80108da:	4823      	ldr	r0, [pc, #140]	@ (8010968 <__d2b+0xac>)
 80108dc:	f000 fab8 	bl	8010e50 <__assert_func>
 80108e0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80108e4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80108e8:	b10d      	cbz	r5, 80108ee <__d2b+0x32>
 80108ea:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80108ee:	9301      	str	r3, [sp, #4]
 80108f0:	f1b8 0300 	subs.w	r3, r8, #0
 80108f4:	d023      	beq.n	801093e <__d2b+0x82>
 80108f6:	4668      	mov	r0, sp
 80108f8:	9300      	str	r3, [sp, #0]
 80108fa:	f7ff fd7e 	bl	80103fa <__lo0bits>
 80108fe:	e9dd 1200 	ldrd	r1, r2, [sp]
 8010902:	b1d0      	cbz	r0, 801093a <__d2b+0x7e>
 8010904:	f1c0 0320 	rsb	r3, r0, #32
 8010908:	fa02 f303 	lsl.w	r3, r2, r3
 801090c:	40c2      	lsrs	r2, r0
 801090e:	430b      	orrs	r3, r1
 8010910:	9201      	str	r2, [sp, #4]
 8010912:	6163      	str	r3, [r4, #20]
 8010914:	9b01      	ldr	r3, [sp, #4]
 8010916:	2b00      	cmp	r3, #0
 8010918:	61a3      	str	r3, [r4, #24]
 801091a:	bf0c      	ite	eq
 801091c:	2201      	moveq	r2, #1
 801091e:	2202      	movne	r2, #2
 8010920:	6122      	str	r2, [r4, #16]
 8010922:	b1a5      	cbz	r5, 801094e <__d2b+0x92>
 8010924:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8010928:	4405      	add	r5, r0
 801092a:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 801092e:	603d      	str	r5, [r7, #0]
 8010930:	6030      	str	r0, [r6, #0]
 8010932:	4620      	mov	r0, r4
 8010934:	b003      	add	sp, #12
 8010936:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801093a:	6161      	str	r1, [r4, #20]
 801093c:	e7ea      	b.n	8010914 <__d2b+0x58>
 801093e:	a801      	add	r0, sp, #4
 8010940:	f7ff fd5b 	bl	80103fa <__lo0bits>
 8010944:	9b01      	ldr	r3, [sp, #4]
 8010946:	3020      	adds	r0, #32
 8010948:	2201      	movs	r2, #1
 801094a:	6163      	str	r3, [r4, #20]
 801094c:	e7e8      	b.n	8010920 <__d2b+0x64>
 801094e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8010952:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8010956:	6038      	str	r0, [r7, #0]
 8010958:	6918      	ldr	r0, [r3, #16]
 801095a:	f7ff fd2f 	bl	80103bc <__hi0bits>
 801095e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8010962:	e7e5      	b.n	8010930 <__d2b+0x74>
 8010964:	08011618 	.word	0x08011618
 8010968:	08011629 	.word	0x08011629

0801096c <__sfputc_r>:
 801096c:	6893      	ldr	r3, [r2, #8]
 801096e:	3b01      	subs	r3, #1
 8010970:	2b00      	cmp	r3, #0
 8010972:	b410      	push	{r4}
 8010974:	6093      	str	r3, [r2, #8]
 8010976:	da08      	bge.n	801098a <__sfputc_r+0x1e>
 8010978:	6994      	ldr	r4, [r2, #24]
 801097a:	42a3      	cmp	r3, r4
 801097c:	db01      	blt.n	8010982 <__sfputc_r+0x16>
 801097e:	290a      	cmp	r1, #10
 8010980:	d103      	bne.n	801098a <__sfputc_r+0x1e>
 8010982:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010986:	f7fe bc84 	b.w	800f292 <__swbuf_r>
 801098a:	6813      	ldr	r3, [r2, #0]
 801098c:	1c58      	adds	r0, r3, #1
 801098e:	6010      	str	r0, [r2, #0]
 8010990:	4608      	mov	r0, r1
 8010992:	7019      	strb	r1, [r3, #0]
 8010994:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010998:	4770      	bx	lr

0801099a <__sfputs_r>:
 801099a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801099c:	4606      	mov	r6, r0
 801099e:	460f      	mov	r7, r1
 80109a0:	4614      	mov	r4, r2
 80109a2:	18d5      	adds	r5, r2, r3
 80109a4:	42ac      	cmp	r4, r5
 80109a6:	d101      	bne.n	80109ac <__sfputs_r+0x12>
 80109a8:	2000      	movs	r0, #0
 80109aa:	e007      	b.n	80109bc <__sfputs_r+0x22>
 80109ac:	463a      	mov	r2, r7
 80109ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 80109b2:	4630      	mov	r0, r6
 80109b4:	f7ff ffda 	bl	801096c <__sfputc_r>
 80109b8:	1c43      	adds	r3, r0, #1
 80109ba:	d1f3      	bne.n	80109a4 <__sfputs_r+0xa>
 80109bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080109c0 <_vfiprintf_r>:
 80109c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80109c4:	460d      	mov	r5, r1
 80109c6:	b09d      	sub	sp, #116	@ 0x74
 80109c8:	4614      	mov	r4, r2
 80109ca:	4698      	mov	r8, r3
 80109cc:	4606      	mov	r6, r0
 80109ce:	b118      	cbz	r0, 80109d8 <_vfiprintf_r+0x18>
 80109d0:	6a03      	ldr	r3, [r0, #32]
 80109d2:	b90b      	cbnz	r3, 80109d8 <_vfiprintf_r+0x18>
 80109d4:	f7fe fb74 	bl	800f0c0 <__sinit>
 80109d8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80109da:	07d9      	lsls	r1, r3, #31
 80109dc:	d405      	bmi.n	80109ea <_vfiprintf_r+0x2a>
 80109de:	89ab      	ldrh	r3, [r5, #12]
 80109e0:	059a      	lsls	r2, r3, #22
 80109e2:	d402      	bmi.n	80109ea <_vfiprintf_r+0x2a>
 80109e4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80109e6:	f7fe fd76 	bl	800f4d6 <__retarget_lock_acquire_recursive>
 80109ea:	89ab      	ldrh	r3, [r5, #12]
 80109ec:	071b      	lsls	r3, r3, #28
 80109ee:	d501      	bpl.n	80109f4 <_vfiprintf_r+0x34>
 80109f0:	692b      	ldr	r3, [r5, #16]
 80109f2:	b99b      	cbnz	r3, 8010a1c <_vfiprintf_r+0x5c>
 80109f4:	4629      	mov	r1, r5
 80109f6:	4630      	mov	r0, r6
 80109f8:	f7fe fc8a 	bl	800f310 <__swsetup_r>
 80109fc:	b170      	cbz	r0, 8010a1c <_vfiprintf_r+0x5c>
 80109fe:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010a00:	07dc      	lsls	r4, r3, #31
 8010a02:	d504      	bpl.n	8010a0e <_vfiprintf_r+0x4e>
 8010a04:	f04f 30ff 	mov.w	r0, #4294967295
 8010a08:	b01d      	add	sp, #116	@ 0x74
 8010a0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010a0e:	89ab      	ldrh	r3, [r5, #12]
 8010a10:	0598      	lsls	r0, r3, #22
 8010a12:	d4f7      	bmi.n	8010a04 <_vfiprintf_r+0x44>
 8010a14:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010a16:	f7fe fd5f 	bl	800f4d8 <__retarget_lock_release_recursive>
 8010a1a:	e7f3      	b.n	8010a04 <_vfiprintf_r+0x44>
 8010a1c:	2300      	movs	r3, #0
 8010a1e:	f8cd 800c 	str.w	r8, [sp, #12]
 8010a22:	f04f 0901 	mov.w	r9, #1
 8010a26:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ 8010bdc <_vfiprintf_r+0x21c>
 8010a2a:	9309      	str	r3, [sp, #36]	@ 0x24
 8010a2c:	2320      	movs	r3, #32
 8010a2e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8010a32:	2330      	movs	r3, #48	@ 0x30
 8010a34:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8010a38:	4623      	mov	r3, r4
 8010a3a:	469a      	mov	sl, r3
 8010a3c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010a40:	b10a      	cbz	r2, 8010a46 <_vfiprintf_r+0x86>
 8010a42:	2a25      	cmp	r2, #37	@ 0x25
 8010a44:	d1f9      	bne.n	8010a3a <_vfiprintf_r+0x7a>
 8010a46:	ebba 0b04 	subs.w	fp, sl, r4
 8010a4a:	d00b      	beq.n	8010a64 <_vfiprintf_r+0xa4>
 8010a4c:	465b      	mov	r3, fp
 8010a4e:	4622      	mov	r2, r4
 8010a50:	4629      	mov	r1, r5
 8010a52:	4630      	mov	r0, r6
 8010a54:	f7ff ffa1 	bl	801099a <__sfputs_r>
 8010a58:	3001      	adds	r0, #1
 8010a5a:	f000 80a7 	beq.w	8010bac <_vfiprintf_r+0x1ec>
 8010a5e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010a60:	445a      	add	r2, fp
 8010a62:	9209      	str	r2, [sp, #36]	@ 0x24
 8010a64:	f89a 3000 	ldrb.w	r3, [sl]
 8010a68:	2b00      	cmp	r3, #0
 8010a6a:	f000 809f 	beq.w	8010bac <_vfiprintf_r+0x1ec>
 8010a6e:	2300      	movs	r3, #0
 8010a70:	f04f 32ff 	mov.w	r2, #4294967295
 8010a74:	f10a 0a01 	add.w	sl, sl, #1
 8010a78:	9304      	str	r3, [sp, #16]
 8010a7a:	9307      	str	r3, [sp, #28]
 8010a7c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8010a80:	931a      	str	r3, [sp, #104]	@ 0x68
 8010a82:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010a86:	4654      	mov	r4, sl
 8010a88:	2205      	movs	r2, #5
 8010a8a:	4854      	ldr	r0, [pc, #336]	@ (8010bdc <_vfiprintf_r+0x21c>)
 8010a8c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010a90:	f7fe fd23 	bl	800f4da <memchr>
 8010a94:	9a04      	ldr	r2, [sp, #16]
 8010a96:	b9d8      	cbnz	r0, 8010ad0 <_vfiprintf_r+0x110>
 8010a98:	06d1      	lsls	r1, r2, #27
 8010a9a:	bf44      	itt	mi
 8010a9c:	2320      	movmi	r3, #32
 8010a9e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010aa2:	0713      	lsls	r3, r2, #28
 8010aa4:	bf44      	itt	mi
 8010aa6:	232b      	movmi	r3, #43	@ 0x2b
 8010aa8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010aac:	f89a 3000 	ldrb.w	r3, [sl]
 8010ab0:	2b2a      	cmp	r3, #42	@ 0x2a
 8010ab2:	d015      	beq.n	8010ae0 <_vfiprintf_r+0x120>
 8010ab4:	9a07      	ldr	r2, [sp, #28]
 8010ab6:	4654      	mov	r4, sl
 8010ab8:	2000      	movs	r0, #0
 8010aba:	f04f 0c0a 	mov.w	ip, #10
 8010abe:	4621      	mov	r1, r4
 8010ac0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010ac4:	3b30      	subs	r3, #48	@ 0x30
 8010ac6:	2b09      	cmp	r3, #9
 8010ac8:	d94b      	bls.n	8010b62 <_vfiprintf_r+0x1a2>
 8010aca:	b1b0      	cbz	r0, 8010afa <_vfiprintf_r+0x13a>
 8010acc:	9207      	str	r2, [sp, #28]
 8010ace:	e014      	b.n	8010afa <_vfiprintf_r+0x13a>
 8010ad0:	eba0 0308 	sub.w	r3, r0, r8
 8010ad4:	46a2      	mov	sl, r4
 8010ad6:	fa09 f303 	lsl.w	r3, r9, r3
 8010ada:	4313      	orrs	r3, r2
 8010adc:	9304      	str	r3, [sp, #16]
 8010ade:	e7d2      	b.n	8010a86 <_vfiprintf_r+0xc6>
 8010ae0:	9b03      	ldr	r3, [sp, #12]
 8010ae2:	1d19      	adds	r1, r3, #4
 8010ae4:	681b      	ldr	r3, [r3, #0]
 8010ae6:	2b00      	cmp	r3, #0
 8010ae8:	9103      	str	r1, [sp, #12]
 8010aea:	bfbb      	ittet	lt
 8010aec:	425b      	neglt	r3, r3
 8010aee:	f042 0202 	orrlt.w	r2, r2, #2
 8010af2:	9307      	strge	r3, [sp, #28]
 8010af4:	9307      	strlt	r3, [sp, #28]
 8010af6:	bfb8      	it	lt
 8010af8:	9204      	strlt	r2, [sp, #16]
 8010afa:	7823      	ldrb	r3, [r4, #0]
 8010afc:	2b2e      	cmp	r3, #46	@ 0x2e
 8010afe:	d10a      	bne.n	8010b16 <_vfiprintf_r+0x156>
 8010b00:	7863      	ldrb	r3, [r4, #1]
 8010b02:	2b2a      	cmp	r3, #42	@ 0x2a
 8010b04:	d132      	bne.n	8010b6c <_vfiprintf_r+0x1ac>
 8010b06:	9b03      	ldr	r3, [sp, #12]
 8010b08:	3402      	adds	r4, #2
 8010b0a:	1d1a      	adds	r2, r3, #4
 8010b0c:	681b      	ldr	r3, [r3, #0]
 8010b0e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8010b12:	9203      	str	r2, [sp, #12]
 8010b14:	9305      	str	r3, [sp, #20]
 8010b16:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8010bec <_vfiprintf_r+0x22c>
 8010b1a:	2203      	movs	r2, #3
 8010b1c:	7821      	ldrb	r1, [r4, #0]
 8010b1e:	4650      	mov	r0, sl
 8010b20:	f7fe fcdb 	bl	800f4da <memchr>
 8010b24:	b138      	cbz	r0, 8010b36 <_vfiprintf_r+0x176>
 8010b26:	eba0 000a 	sub.w	r0, r0, sl
 8010b2a:	2240      	movs	r2, #64	@ 0x40
 8010b2c:	9b04      	ldr	r3, [sp, #16]
 8010b2e:	3401      	adds	r4, #1
 8010b30:	4082      	lsls	r2, r0
 8010b32:	4313      	orrs	r3, r2
 8010b34:	9304      	str	r3, [sp, #16]
 8010b36:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010b3a:	2206      	movs	r2, #6
 8010b3c:	4828      	ldr	r0, [pc, #160]	@ (8010be0 <_vfiprintf_r+0x220>)
 8010b3e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8010b42:	f7fe fcca 	bl	800f4da <memchr>
 8010b46:	2800      	cmp	r0, #0
 8010b48:	d03f      	beq.n	8010bca <_vfiprintf_r+0x20a>
 8010b4a:	4b26      	ldr	r3, [pc, #152]	@ (8010be4 <_vfiprintf_r+0x224>)
 8010b4c:	bb1b      	cbnz	r3, 8010b96 <_vfiprintf_r+0x1d6>
 8010b4e:	9b03      	ldr	r3, [sp, #12]
 8010b50:	3307      	adds	r3, #7
 8010b52:	f023 0307 	bic.w	r3, r3, #7
 8010b56:	3308      	adds	r3, #8
 8010b58:	9303      	str	r3, [sp, #12]
 8010b5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010b5c:	443b      	add	r3, r7
 8010b5e:	9309      	str	r3, [sp, #36]	@ 0x24
 8010b60:	e76a      	b.n	8010a38 <_vfiprintf_r+0x78>
 8010b62:	fb0c 3202 	mla	r2, ip, r2, r3
 8010b66:	460c      	mov	r4, r1
 8010b68:	2001      	movs	r0, #1
 8010b6a:	e7a8      	b.n	8010abe <_vfiprintf_r+0xfe>
 8010b6c:	2300      	movs	r3, #0
 8010b6e:	3401      	adds	r4, #1
 8010b70:	f04f 0c0a 	mov.w	ip, #10
 8010b74:	4619      	mov	r1, r3
 8010b76:	9305      	str	r3, [sp, #20]
 8010b78:	4620      	mov	r0, r4
 8010b7a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010b7e:	3a30      	subs	r2, #48	@ 0x30
 8010b80:	2a09      	cmp	r2, #9
 8010b82:	d903      	bls.n	8010b8c <_vfiprintf_r+0x1cc>
 8010b84:	2b00      	cmp	r3, #0
 8010b86:	d0c6      	beq.n	8010b16 <_vfiprintf_r+0x156>
 8010b88:	9105      	str	r1, [sp, #20]
 8010b8a:	e7c4      	b.n	8010b16 <_vfiprintf_r+0x156>
 8010b8c:	fb0c 2101 	mla	r1, ip, r1, r2
 8010b90:	4604      	mov	r4, r0
 8010b92:	2301      	movs	r3, #1
 8010b94:	e7f0      	b.n	8010b78 <_vfiprintf_r+0x1b8>
 8010b96:	ab03      	add	r3, sp, #12
 8010b98:	462a      	mov	r2, r5
 8010b9a:	a904      	add	r1, sp, #16
 8010b9c:	4630      	mov	r0, r6
 8010b9e:	9300      	str	r3, [sp, #0]
 8010ba0:	4b11      	ldr	r3, [pc, #68]	@ (8010be8 <_vfiprintf_r+0x228>)
 8010ba2:	f7fd fe47 	bl	800e834 <_printf_float>
 8010ba6:	4607      	mov	r7, r0
 8010ba8:	1c78      	adds	r0, r7, #1
 8010baa:	d1d6      	bne.n	8010b5a <_vfiprintf_r+0x19a>
 8010bac:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010bae:	07d9      	lsls	r1, r3, #31
 8010bb0:	d405      	bmi.n	8010bbe <_vfiprintf_r+0x1fe>
 8010bb2:	89ab      	ldrh	r3, [r5, #12]
 8010bb4:	059a      	lsls	r2, r3, #22
 8010bb6:	d402      	bmi.n	8010bbe <_vfiprintf_r+0x1fe>
 8010bb8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010bba:	f7fe fc8d 	bl	800f4d8 <__retarget_lock_release_recursive>
 8010bbe:	89ab      	ldrh	r3, [r5, #12]
 8010bc0:	065b      	lsls	r3, r3, #25
 8010bc2:	f53f af1f 	bmi.w	8010a04 <_vfiprintf_r+0x44>
 8010bc6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8010bc8:	e71e      	b.n	8010a08 <_vfiprintf_r+0x48>
 8010bca:	ab03      	add	r3, sp, #12
 8010bcc:	462a      	mov	r2, r5
 8010bce:	a904      	add	r1, sp, #16
 8010bd0:	4630      	mov	r0, r6
 8010bd2:	9300      	str	r3, [sp, #0]
 8010bd4:	4b04      	ldr	r3, [pc, #16]	@ (8010be8 <_vfiprintf_r+0x228>)
 8010bd6:	f7fe f8c9 	bl	800ed6c <_printf_i>
 8010bda:	e7e4      	b.n	8010ba6 <_vfiprintf_r+0x1e6>
 8010bdc:	08011682 	.word	0x08011682
 8010be0:	0801168c 	.word	0x0801168c
 8010be4:	0800e835 	.word	0x0800e835
 8010be8:	0801099b 	.word	0x0801099b
 8010bec:	08011688 	.word	0x08011688

08010bf0 <__sflush_r>:
 8010bf0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8010bf4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010bf8:	0716      	lsls	r6, r2, #28
 8010bfa:	4605      	mov	r5, r0
 8010bfc:	460c      	mov	r4, r1
 8010bfe:	d454      	bmi.n	8010caa <__sflush_r+0xba>
 8010c00:	684b      	ldr	r3, [r1, #4]
 8010c02:	2b00      	cmp	r3, #0
 8010c04:	dc02      	bgt.n	8010c0c <__sflush_r+0x1c>
 8010c06:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8010c08:	2b00      	cmp	r3, #0
 8010c0a:	dd48      	ble.n	8010c9e <__sflush_r+0xae>
 8010c0c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8010c0e:	2e00      	cmp	r6, #0
 8010c10:	d045      	beq.n	8010c9e <__sflush_r+0xae>
 8010c12:	2300      	movs	r3, #0
 8010c14:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8010c18:	682f      	ldr	r7, [r5, #0]
 8010c1a:	6a21      	ldr	r1, [r4, #32]
 8010c1c:	602b      	str	r3, [r5, #0]
 8010c1e:	d030      	beq.n	8010c82 <__sflush_r+0x92>
 8010c20:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8010c22:	89a3      	ldrh	r3, [r4, #12]
 8010c24:	0759      	lsls	r1, r3, #29
 8010c26:	d505      	bpl.n	8010c34 <__sflush_r+0x44>
 8010c28:	6863      	ldr	r3, [r4, #4]
 8010c2a:	1ad2      	subs	r2, r2, r3
 8010c2c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8010c2e:	b10b      	cbz	r3, 8010c34 <__sflush_r+0x44>
 8010c30:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8010c32:	1ad2      	subs	r2, r2, r3
 8010c34:	2300      	movs	r3, #0
 8010c36:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8010c38:	6a21      	ldr	r1, [r4, #32]
 8010c3a:	4628      	mov	r0, r5
 8010c3c:	47b0      	blx	r6
 8010c3e:	1c43      	adds	r3, r0, #1
 8010c40:	89a3      	ldrh	r3, [r4, #12]
 8010c42:	d106      	bne.n	8010c52 <__sflush_r+0x62>
 8010c44:	6829      	ldr	r1, [r5, #0]
 8010c46:	291d      	cmp	r1, #29
 8010c48:	d82b      	bhi.n	8010ca2 <__sflush_r+0xb2>
 8010c4a:	4a2a      	ldr	r2, [pc, #168]	@ (8010cf4 <__sflush_r+0x104>)
 8010c4c:	40ca      	lsrs	r2, r1
 8010c4e:	07d6      	lsls	r6, r2, #31
 8010c50:	d527      	bpl.n	8010ca2 <__sflush_r+0xb2>
 8010c52:	2200      	movs	r2, #0
 8010c54:	04d9      	lsls	r1, r3, #19
 8010c56:	6062      	str	r2, [r4, #4]
 8010c58:	6922      	ldr	r2, [r4, #16]
 8010c5a:	6022      	str	r2, [r4, #0]
 8010c5c:	d504      	bpl.n	8010c68 <__sflush_r+0x78>
 8010c5e:	1c42      	adds	r2, r0, #1
 8010c60:	d101      	bne.n	8010c66 <__sflush_r+0x76>
 8010c62:	682b      	ldr	r3, [r5, #0]
 8010c64:	b903      	cbnz	r3, 8010c68 <__sflush_r+0x78>
 8010c66:	6560      	str	r0, [r4, #84]	@ 0x54
 8010c68:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010c6a:	602f      	str	r7, [r5, #0]
 8010c6c:	b1b9      	cbz	r1, 8010c9e <__sflush_r+0xae>
 8010c6e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010c72:	4299      	cmp	r1, r3
 8010c74:	d002      	beq.n	8010c7c <__sflush_r+0x8c>
 8010c76:	4628      	mov	r0, r5
 8010c78:	f7ff faac 	bl	80101d4 <_free_r>
 8010c7c:	2300      	movs	r3, #0
 8010c7e:	6363      	str	r3, [r4, #52]	@ 0x34
 8010c80:	e00d      	b.n	8010c9e <__sflush_r+0xae>
 8010c82:	2301      	movs	r3, #1
 8010c84:	4628      	mov	r0, r5
 8010c86:	47b0      	blx	r6
 8010c88:	4602      	mov	r2, r0
 8010c8a:	1c50      	adds	r0, r2, #1
 8010c8c:	d1c9      	bne.n	8010c22 <__sflush_r+0x32>
 8010c8e:	682b      	ldr	r3, [r5, #0]
 8010c90:	2b00      	cmp	r3, #0
 8010c92:	d0c6      	beq.n	8010c22 <__sflush_r+0x32>
 8010c94:	2b1d      	cmp	r3, #29
 8010c96:	d001      	beq.n	8010c9c <__sflush_r+0xac>
 8010c98:	2b16      	cmp	r3, #22
 8010c9a:	d11d      	bne.n	8010cd8 <__sflush_r+0xe8>
 8010c9c:	602f      	str	r7, [r5, #0]
 8010c9e:	2000      	movs	r0, #0
 8010ca0:	e021      	b.n	8010ce6 <__sflush_r+0xf6>
 8010ca2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010ca6:	b21b      	sxth	r3, r3
 8010ca8:	e01a      	b.n	8010ce0 <__sflush_r+0xf0>
 8010caa:	690f      	ldr	r7, [r1, #16]
 8010cac:	2f00      	cmp	r7, #0
 8010cae:	d0f6      	beq.n	8010c9e <__sflush_r+0xae>
 8010cb0:	0793      	lsls	r3, r2, #30
 8010cb2:	680e      	ldr	r6, [r1, #0]
 8010cb4:	600f      	str	r7, [r1, #0]
 8010cb6:	bf0c      	ite	eq
 8010cb8:	694b      	ldreq	r3, [r1, #20]
 8010cba:	2300      	movne	r3, #0
 8010cbc:	eba6 0807 	sub.w	r8, r6, r7
 8010cc0:	608b      	str	r3, [r1, #8]
 8010cc2:	f1b8 0f00 	cmp.w	r8, #0
 8010cc6:	ddea      	ble.n	8010c9e <__sflush_r+0xae>
 8010cc8:	4643      	mov	r3, r8
 8010cca:	463a      	mov	r2, r7
 8010ccc:	6a21      	ldr	r1, [r4, #32]
 8010cce:	4628      	mov	r0, r5
 8010cd0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8010cd2:	47b0      	blx	r6
 8010cd4:	2800      	cmp	r0, #0
 8010cd6:	dc08      	bgt.n	8010cea <__sflush_r+0xfa>
 8010cd8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010cdc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010ce0:	f04f 30ff 	mov.w	r0, #4294967295
 8010ce4:	81a3      	strh	r3, [r4, #12]
 8010ce6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010cea:	4407      	add	r7, r0
 8010cec:	eba8 0800 	sub.w	r8, r8, r0
 8010cf0:	e7e7      	b.n	8010cc2 <__sflush_r+0xd2>
 8010cf2:	bf00      	nop
 8010cf4:	20400001 	.word	0x20400001

08010cf8 <_fflush_r>:
 8010cf8:	b538      	push	{r3, r4, r5, lr}
 8010cfa:	690b      	ldr	r3, [r1, #16]
 8010cfc:	4605      	mov	r5, r0
 8010cfe:	460c      	mov	r4, r1
 8010d00:	b913      	cbnz	r3, 8010d08 <_fflush_r+0x10>
 8010d02:	2500      	movs	r5, #0
 8010d04:	4628      	mov	r0, r5
 8010d06:	bd38      	pop	{r3, r4, r5, pc}
 8010d08:	b118      	cbz	r0, 8010d12 <_fflush_r+0x1a>
 8010d0a:	6a03      	ldr	r3, [r0, #32]
 8010d0c:	b90b      	cbnz	r3, 8010d12 <_fflush_r+0x1a>
 8010d0e:	f7fe f9d7 	bl	800f0c0 <__sinit>
 8010d12:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010d16:	2b00      	cmp	r3, #0
 8010d18:	d0f3      	beq.n	8010d02 <_fflush_r+0xa>
 8010d1a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8010d1c:	07d0      	lsls	r0, r2, #31
 8010d1e:	d404      	bmi.n	8010d2a <_fflush_r+0x32>
 8010d20:	0599      	lsls	r1, r3, #22
 8010d22:	d402      	bmi.n	8010d2a <_fflush_r+0x32>
 8010d24:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010d26:	f7fe fbd6 	bl	800f4d6 <__retarget_lock_acquire_recursive>
 8010d2a:	4628      	mov	r0, r5
 8010d2c:	4621      	mov	r1, r4
 8010d2e:	f7ff ff5f 	bl	8010bf0 <__sflush_r>
 8010d32:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8010d34:	4605      	mov	r5, r0
 8010d36:	07da      	lsls	r2, r3, #31
 8010d38:	d4e4      	bmi.n	8010d04 <_fflush_r+0xc>
 8010d3a:	89a3      	ldrh	r3, [r4, #12]
 8010d3c:	059b      	lsls	r3, r3, #22
 8010d3e:	d4e1      	bmi.n	8010d04 <_fflush_r+0xc>
 8010d40:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010d42:	f7fe fbc9 	bl	800f4d8 <__retarget_lock_release_recursive>
 8010d46:	e7dd      	b.n	8010d04 <_fflush_r+0xc>

08010d48 <__swhatbuf_r>:
 8010d48:	b570      	push	{r4, r5, r6, lr}
 8010d4a:	460c      	mov	r4, r1
 8010d4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010d50:	b096      	sub	sp, #88	@ 0x58
 8010d52:	4615      	mov	r5, r2
 8010d54:	2900      	cmp	r1, #0
 8010d56:	461e      	mov	r6, r3
 8010d58:	da0c      	bge.n	8010d74 <__swhatbuf_r+0x2c>
 8010d5a:	89a3      	ldrh	r3, [r4, #12]
 8010d5c:	2100      	movs	r1, #0
 8010d5e:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8010d62:	bf14      	ite	ne
 8010d64:	2340      	movne	r3, #64	@ 0x40
 8010d66:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8010d6a:	2000      	movs	r0, #0
 8010d6c:	6031      	str	r1, [r6, #0]
 8010d6e:	602b      	str	r3, [r5, #0]
 8010d70:	b016      	add	sp, #88	@ 0x58
 8010d72:	bd70      	pop	{r4, r5, r6, pc}
 8010d74:	466a      	mov	r2, sp
 8010d76:	f000 f849 	bl	8010e0c <_fstat_r>
 8010d7a:	2800      	cmp	r0, #0
 8010d7c:	dbed      	blt.n	8010d5a <__swhatbuf_r+0x12>
 8010d7e:	9901      	ldr	r1, [sp, #4]
 8010d80:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8010d84:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8010d88:	4259      	negs	r1, r3
 8010d8a:	4159      	adcs	r1, r3
 8010d8c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010d90:	e7eb      	b.n	8010d6a <__swhatbuf_r+0x22>

08010d92 <__smakebuf_r>:
 8010d92:	898b      	ldrh	r3, [r1, #12]
 8010d94:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010d96:	079d      	lsls	r5, r3, #30
 8010d98:	4606      	mov	r6, r0
 8010d9a:	460c      	mov	r4, r1
 8010d9c:	d507      	bpl.n	8010dae <__smakebuf_r+0x1c>
 8010d9e:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8010da2:	6023      	str	r3, [r4, #0]
 8010da4:	6123      	str	r3, [r4, #16]
 8010da6:	2301      	movs	r3, #1
 8010da8:	6163      	str	r3, [r4, #20]
 8010daa:	b003      	add	sp, #12
 8010dac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010dae:	ab01      	add	r3, sp, #4
 8010db0:	466a      	mov	r2, sp
 8010db2:	f7ff ffc9 	bl	8010d48 <__swhatbuf_r>
 8010db6:	9f00      	ldr	r7, [sp, #0]
 8010db8:	4605      	mov	r5, r0
 8010dba:	4630      	mov	r0, r6
 8010dbc:	4639      	mov	r1, r7
 8010dbe:	f7fd fc0f 	bl	800e5e0 <_malloc_r>
 8010dc2:	b948      	cbnz	r0, 8010dd8 <__smakebuf_r+0x46>
 8010dc4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010dc8:	059a      	lsls	r2, r3, #22
 8010dca:	d4ee      	bmi.n	8010daa <__smakebuf_r+0x18>
 8010dcc:	f023 0303 	bic.w	r3, r3, #3
 8010dd0:	f043 0302 	orr.w	r3, r3, #2
 8010dd4:	81a3      	strh	r3, [r4, #12]
 8010dd6:	e7e2      	b.n	8010d9e <__smakebuf_r+0xc>
 8010dd8:	89a3      	ldrh	r3, [r4, #12]
 8010dda:	6020      	str	r0, [r4, #0]
 8010ddc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010de0:	81a3      	strh	r3, [r4, #12]
 8010de2:	9b01      	ldr	r3, [sp, #4]
 8010de4:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8010de8:	b15b      	cbz	r3, 8010e02 <__smakebuf_r+0x70>
 8010dea:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010dee:	4630      	mov	r0, r6
 8010df0:	f000 f81e 	bl	8010e30 <_isatty_r>
 8010df4:	b128      	cbz	r0, 8010e02 <__smakebuf_r+0x70>
 8010df6:	89a3      	ldrh	r3, [r4, #12]
 8010df8:	f023 0303 	bic.w	r3, r3, #3
 8010dfc:	f043 0301 	orr.w	r3, r3, #1
 8010e00:	81a3      	strh	r3, [r4, #12]
 8010e02:	89a3      	ldrh	r3, [r4, #12]
 8010e04:	431d      	orrs	r5, r3
 8010e06:	81a5      	strh	r5, [r4, #12]
 8010e08:	e7cf      	b.n	8010daa <__smakebuf_r+0x18>
	...

08010e0c <_fstat_r>:
 8010e0c:	b538      	push	{r3, r4, r5, lr}
 8010e0e:	2300      	movs	r3, #0
 8010e10:	4d06      	ldr	r5, [pc, #24]	@ (8010e2c <_fstat_r+0x20>)
 8010e12:	4604      	mov	r4, r0
 8010e14:	4608      	mov	r0, r1
 8010e16:	4611      	mov	r1, r2
 8010e18:	602b      	str	r3, [r5, #0]
 8010e1a:	f7f0 fc72 	bl	8001702 <_fstat>
 8010e1e:	1c43      	adds	r3, r0, #1
 8010e20:	d102      	bne.n	8010e28 <_fstat_r+0x1c>
 8010e22:	682b      	ldr	r3, [r5, #0]
 8010e24:	b103      	cbz	r3, 8010e28 <_fstat_r+0x1c>
 8010e26:	6023      	str	r3, [r4, #0]
 8010e28:	bd38      	pop	{r3, r4, r5, pc}
 8010e2a:	bf00      	nop
 8010e2c:	20001828 	.word	0x20001828

08010e30 <_isatty_r>:
 8010e30:	b538      	push	{r3, r4, r5, lr}
 8010e32:	2300      	movs	r3, #0
 8010e34:	4d05      	ldr	r5, [pc, #20]	@ (8010e4c <_isatty_r+0x1c>)
 8010e36:	4604      	mov	r4, r0
 8010e38:	4608      	mov	r0, r1
 8010e3a:	602b      	str	r3, [r5, #0]
 8010e3c:	f7f0 fc71 	bl	8001722 <_isatty>
 8010e40:	1c43      	adds	r3, r0, #1
 8010e42:	d102      	bne.n	8010e4a <_isatty_r+0x1a>
 8010e44:	682b      	ldr	r3, [r5, #0]
 8010e46:	b103      	cbz	r3, 8010e4a <_isatty_r+0x1a>
 8010e48:	6023      	str	r3, [r4, #0]
 8010e4a:	bd38      	pop	{r3, r4, r5, pc}
 8010e4c:	20001828 	.word	0x20001828

08010e50 <__assert_func>:
 8010e50:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8010e52:	4614      	mov	r4, r2
 8010e54:	461a      	mov	r2, r3
 8010e56:	4b09      	ldr	r3, [pc, #36]	@ (8010e7c <__assert_func+0x2c>)
 8010e58:	4605      	mov	r5, r0
 8010e5a:	681b      	ldr	r3, [r3, #0]
 8010e5c:	68d8      	ldr	r0, [r3, #12]
 8010e5e:	b14c      	cbz	r4, 8010e74 <__assert_func+0x24>
 8010e60:	4b07      	ldr	r3, [pc, #28]	@ (8010e80 <__assert_func+0x30>)
 8010e62:	9100      	str	r1, [sp, #0]
 8010e64:	4907      	ldr	r1, [pc, #28]	@ (8010e84 <__assert_func+0x34>)
 8010e66:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8010e6a:	462b      	mov	r3, r5
 8010e6c:	f000 f842 	bl	8010ef4 <fiprintf>
 8010e70:	f000 f852 	bl	8010f18 <abort>
 8010e74:	4b04      	ldr	r3, [pc, #16]	@ (8010e88 <__assert_func+0x38>)
 8010e76:	461c      	mov	r4, r3
 8010e78:	e7f3      	b.n	8010e62 <__assert_func+0x12>
 8010e7a:	bf00      	nop
 8010e7c:	20000940 	.word	0x20000940
 8010e80:	0801169d 	.word	0x0801169d
 8010e84:	080116aa 	.word	0x080116aa
 8010e88:	080116d8 	.word	0x080116d8

08010e8c <_calloc_r>:
 8010e8c:	b570      	push	{r4, r5, r6, lr}
 8010e8e:	fba1 5402 	umull	r5, r4, r1, r2
 8010e92:	b934      	cbnz	r4, 8010ea2 <_calloc_r+0x16>
 8010e94:	4629      	mov	r1, r5
 8010e96:	f7fd fba3 	bl	800e5e0 <_malloc_r>
 8010e9a:	4606      	mov	r6, r0
 8010e9c:	b928      	cbnz	r0, 8010eaa <_calloc_r+0x1e>
 8010e9e:	4630      	mov	r0, r6
 8010ea0:	bd70      	pop	{r4, r5, r6, pc}
 8010ea2:	220c      	movs	r2, #12
 8010ea4:	2600      	movs	r6, #0
 8010ea6:	6002      	str	r2, [r0, #0]
 8010ea8:	e7f9      	b.n	8010e9e <_calloc_r+0x12>
 8010eaa:	462a      	mov	r2, r5
 8010eac:	4621      	mov	r1, r4
 8010eae:	f7fe fa85 	bl	800f3bc <memset>
 8010eb2:	e7f4      	b.n	8010e9e <_calloc_r+0x12>

08010eb4 <__ascii_mbtowc>:
 8010eb4:	b082      	sub	sp, #8
 8010eb6:	b901      	cbnz	r1, 8010eba <__ascii_mbtowc+0x6>
 8010eb8:	a901      	add	r1, sp, #4
 8010eba:	b142      	cbz	r2, 8010ece <__ascii_mbtowc+0x1a>
 8010ebc:	b14b      	cbz	r3, 8010ed2 <__ascii_mbtowc+0x1e>
 8010ebe:	7813      	ldrb	r3, [r2, #0]
 8010ec0:	600b      	str	r3, [r1, #0]
 8010ec2:	7812      	ldrb	r2, [r2, #0]
 8010ec4:	1e10      	subs	r0, r2, #0
 8010ec6:	bf18      	it	ne
 8010ec8:	2001      	movne	r0, #1
 8010eca:	b002      	add	sp, #8
 8010ecc:	4770      	bx	lr
 8010ece:	4610      	mov	r0, r2
 8010ed0:	e7fb      	b.n	8010eca <__ascii_mbtowc+0x16>
 8010ed2:	f06f 0001 	mvn.w	r0, #1
 8010ed6:	e7f8      	b.n	8010eca <__ascii_mbtowc+0x16>

08010ed8 <__ascii_wctomb>:
 8010ed8:	4603      	mov	r3, r0
 8010eda:	4608      	mov	r0, r1
 8010edc:	b141      	cbz	r1, 8010ef0 <__ascii_wctomb+0x18>
 8010ede:	2aff      	cmp	r2, #255	@ 0xff
 8010ee0:	d904      	bls.n	8010eec <__ascii_wctomb+0x14>
 8010ee2:	228a      	movs	r2, #138	@ 0x8a
 8010ee4:	f04f 30ff 	mov.w	r0, #4294967295
 8010ee8:	601a      	str	r2, [r3, #0]
 8010eea:	4770      	bx	lr
 8010eec:	2001      	movs	r0, #1
 8010eee:	700a      	strb	r2, [r1, #0]
 8010ef0:	4770      	bx	lr
	...

08010ef4 <fiprintf>:
 8010ef4:	b40e      	push	{r1, r2, r3}
 8010ef6:	b503      	push	{r0, r1, lr}
 8010ef8:	ab03      	add	r3, sp, #12
 8010efa:	4601      	mov	r1, r0
 8010efc:	4805      	ldr	r0, [pc, #20]	@ (8010f14 <fiprintf+0x20>)
 8010efe:	f853 2b04 	ldr.w	r2, [r3], #4
 8010f02:	6800      	ldr	r0, [r0, #0]
 8010f04:	9301      	str	r3, [sp, #4]
 8010f06:	f7ff fd5b 	bl	80109c0 <_vfiprintf_r>
 8010f0a:	b002      	add	sp, #8
 8010f0c:	f85d eb04 	ldr.w	lr, [sp], #4
 8010f10:	b003      	add	sp, #12
 8010f12:	4770      	bx	lr
 8010f14:	20000940 	.word	0x20000940

08010f18 <abort>:
 8010f18:	2006      	movs	r0, #6
 8010f1a:	b508      	push	{r3, lr}
 8010f1c:	f000 f82c 	bl	8010f78 <raise>
 8010f20:	2001      	movs	r0, #1
 8010f22:	f000 f845 	bl	8010fb0 <_exit>

08010f26 <_raise_r>:
 8010f26:	291f      	cmp	r1, #31
 8010f28:	b538      	push	{r3, r4, r5, lr}
 8010f2a:	4605      	mov	r5, r0
 8010f2c:	460c      	mov	r4, r1
 8010f2e:	d904      	bls.n	8010f3a <_raise_r+0x14>
 8010f30:	2316      	movs	r3, #22
 8010f32:	6003      	str	r3, [r0, #0]
 8010f34:	f04f 30ff 	mov.w	r0, #4294967295
 8010f38:	bd38      	pop	{r3, r4, r5, pc}
 8010f3a:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8010f3c:	b112      	cbz	r2, 8010f44 <_raise_r+0x1e>
 8010f3e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8010f42:	b94b      	cbnz	r3, 8010f58 <_raise_r+0x32>
 8010f44:	4628      	mov	r0, r5
 8010f46:	f000 f831 	bl	8010fac <_getpid_r>
 8010f4a:	4622      	mov	r2, r4
 8010f4c:	4601      	mov	r1, r0
 8010f4e:	4628      	mov	r0, r5
 8010f50:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010f54:	f000 b818 	b.w	8010f88 <_kill_r>
 8010f58:	2b01      	cmp	r3, #1
 8010f5a:	d00a      	beq.n	8010f72 <_raise_r+0x4c>
 8010f5c:	1c59      	adds	r1, r3, #1
 8010f5e:	d103      	bne.n	8010f68 <_raise_r+0x42>
 8010f60:	2316      	movs	r3, #22
 8010f62:	6003      	str	r3, [r0, #0]
 8010f64:	2001      	movs	r0, #1
 8010f66:	e7e7      	b.n	8010f38 <_raise_r+0x12>
 8010f68:	2100      	movs	r1, #0
 8010f6a:	4620      	mov	r0, r4
 8010f6c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8010f70:	4798      	blx	r3
 8010f72:	2000      	movs	r0, #0
 8010f74:	e7e0      	b.n	8010f38 <_raise_r+0x12>
	...

08010f78 <raise>:
 8010f78:	4b02      	ldr	r3, [pc, #8]	@ (8010f84 <raise+0xc>)
 8010f7a:	4601      	mov	r1, r0
 8010f7c:	6818      	ldr	r0, [r3, #0]
 8010f7e:	f7ff bfd2 	b.w	8010f26 <_raise_r>
 8010f82:	bf00      	nop
 8010f84:	20000940 	.word	0x20000940

08010f88 <_kill_r>:
 8010f88:	b538      	push	{r3, r4, r5, lr}
 8010f8a:	2300      	movs	r3, #0
 8010f8c:	4d06      	ldr	r5, [pc, #24]	@ (8010fa8 <_kill_r+0x20>)
 8010f8e:	4604      	mov	r4, r0
 8010f90:	4608      	mov	r0, r1
 8010f92:	4611      	mov	r1, r2
 8010f94:	602b      	str	r3, [r5, #0]
 8010f96:	f7f0 fbe9 	bl	800176c <_kill>
 8010f9a:	1c43      	adds	r3, r0, #1
 8010f9c:	d102      	bne.n	8010fa4 <_kill_r+0x1c>
 8010f9e:	682b      	ldr	r3, [r5, #0]
 8010fa0:	b103      	cbz	r3, 8010fa4 <_kill_r+0x1c>
 8010fa2:	6023      	str	r3, [r4, #0]
 8010fa4:	bd38      	pop	{r3, r4, r5, pc}
 8010fa6:	bf00      	nop
 8010fa8:	20001828 	.word	0x20001828

08010fac <_getpid_r>:
 8010fac:	f7f0 bbee 	b.w	800178c <_getpid>

08010fb0 <_exit>:
 8010fb0:	e7fe      	b.n	8010fb0 <_exit>
	...

08010fb4 <_init>:
 8010fb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010fb6:	bf00      	nop
 8010fb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010fba:	bc08      	pop	{r3}
 8010fbc:	469e      	mov	lr, r3
 8010fbe:	4770      	bx	lr

08010fc0 <_fini>:
 8010fc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010fc2:	bf00      	nop
 8010fc4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010fc6:	bc08      	pop	{r3}
 8010fc8:	469e      	mov	lr, r3
 8010fca:	4770      	bx	lr
