[13:56:07.317] <TB0>     INFO: *** Welcome to pxar ***
[13:56:07.317] <TB0>     INFO: *** Today: 2016/04/15
[13:56:07.323] <TB0>     INFO: *** Version: b2a7-dirty
[13:56:07.323] <TB0>     INFO: readRocDacs: /home/silpix5/allTestResults/M-M-2-09_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-M-2-09_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters_C15.dat
[13:56:07.324] <TB0>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-M-2-09_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-M-2-09_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:56:07.324] <TB0>     INFO: readMaskFile: /home/silpix5/allTestResults/M-M-2-09_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//defaultMaskFile.dat
[13:56:07.324] <TB0>     INFO: readTrimFile: /home/silpix5/allTestResults/M-M-2-09_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-M-2-09_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//trimParameters_C15.dat
[13:56:07.399] <TB0>     INFO:         clk: 4
[13:56:07.399] <TB0>     INFO:         ctr: 4
[13:56:07.399] <TB0>     INFO:         sda: 19
[13:56:07.399] <TB0>     INFO:         tin: 9
[13:56:07.399] <TB0>     INFO:         level: 15
[13:56:07.399] <TB0>     INFO:         triggerdelay: 0
[13:56:07.399] <TB0>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:56:07.399] <TB0>     INFO: Log level: DEBUG
[13:56:07.409] <TB0>     INFO: Found DTB DTB_WWXGRB
[13:56:07.421] <TB0>    QUIET: Connection to board DTB_WWXGRB opened.
[13:56:07.424] <TB0>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    133
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXGRB
MAC address: 40D855118085
Hostname:    pixelDTB133
Comment:     
------------------------------------------------------
[13:56:07.427] <TB0>     INFO: RPC call hashes of host and DTB match: 398089610
[13:56:08.977] <TB0>     INFO: DUT info: 
[13:56:08.977] <TB0>     INFO: The DUT currently contains the following objects:
[13:56:08.977] <TB0>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:56:08.977] <TB0>     INFO: 	TBM Core alpha (0): 7 registers set
[13:56:08.977] <TB0>     INFO: 	TBM Core beta  (1): 7 registers set
[13:56:08.977] <TB0>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:56:08.977] <TB0>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:56:08.977] <TB0>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:56:08.977] <TB0>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:56:08.977] <TB0>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:56:08.977] <TB0>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:56:08.977] <TB0>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:56:08.977] <TB0>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:56:08.977] <TB0>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:56:08.977] <TB0>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:56:08.977] <TB0>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:56:08.977] <TB0>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:56:08.977] <TB0>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:56:08.977] <TB0>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:56:08.977] <TB0>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:56:08.977] <TB0>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:56:08.977] <TB0>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:56:08.977] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:56:08.977] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:56:08.977] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:56:08.977] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:56:08.978] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:56:08.978] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:56:08.978] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:56:08.978] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:56:08.978] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:56:08.978] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:56:08.978] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:56:08.978] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:56:08.978] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:56:08.978] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:56:08.978] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:56:08.978] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:56:08.978] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:56:08.978] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:56:08.978] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:56:08.978] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:56:08.978] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:56:08.978] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:56:08.978] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:56:08.978] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:56:08.978] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:56:08.978] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:56:08.978] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:56:08.978] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:56:08.978] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:56:08.978] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:56:08.978] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:56:08.978] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:56:08.978] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:56:08.978] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:56:08.978] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:56:08.978] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:56:08.978] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:56:08.978] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:56:08.978] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:56:08.978] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:56:08.978] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:56:08.978] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:56:08.978] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:56:08.978] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:56:08.978] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:56:08.978] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:56:08.978] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:56:08.978] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:56:08.978] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:56:08.978] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:56:08.978] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:56:08.978] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:56:08.978] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:56:08.978] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:56:08.978] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:56:08.978] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:56:08.978] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:56:08.978] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:56:08.978] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:56:08.978] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:56:08.978] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:56:08.978] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:56:08.978] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:56:08.978] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:56:08.978] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:56:08.978] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:56:08.978] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:56:08.978] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:56:08.978] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:56:08.978] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:56:08.978] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:56:08.978] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:56:08.978] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:56:08.978] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:56:08.978] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:56:08.978] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:56:08.978] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:56:08.978] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:56:08.978] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:56:08.978] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:56:08.978] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:56:08.978] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:56:08.978] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:56:08.978] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:56:08.979] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:56:08.979] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:56:08.979] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:56:08.979] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:56:08.979] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:56:08.979] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:56:08.979] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:56:08.979] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:56:08.979] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:56:08.979] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:56:08.979] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:56:08.979] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:56:08.979] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:56:08.979] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:56:08.979] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:56:08.979] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:56:08.979] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:56:08.979] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:56:08.979] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:56:08.979] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:56:08.979] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:56:08.979] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:56:08.979] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:56:08.979] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:56:08.979] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:56:08.979] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:56:08.979] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:56:08.979] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:56:08.979] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:56:08.979] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:56:08.979] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:56:08.979] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:56:08.979] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:56:08.979] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:56:08.979] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:56:08.979] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:56:08.979] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:56:08.979] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:56:08.979] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:56:08.979] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:56:08.979] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:56:08.979] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:56:08.979] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:56:08.979] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:56:08.979] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:56:08.979] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:56:08.979] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:56:08.979] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:56:08.979] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:56:08.979] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:56:08.979] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:56:08.979] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:56:08.979] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:56:08.979] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:56:08.979] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:56:08.979] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:56:08.979] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:56:08.979] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:56:08.979] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:56:08.979] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:56:08.979] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:56:08.979] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:56:08.979] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:56:08.979] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:56:08.979] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:56:08.979] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:56:08.979] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:56:08.979] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:56:08.979] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:56:08.979] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:56:08.979] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:56:08.979] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:56:08.979] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:56:08.979] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:56:08.979] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:56:08.979] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:56:08.979] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:56:08.979] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:56:08.979] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:56:08.979] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:56:08.979] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:56:08.980] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:56:08.990] <TB0>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 29634560
[13:56:08.990] <TB0>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x234ff90
[13:56:08.990] <TB0>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x22c4770
[13:56:08.990] <TB0>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7fef71d94010
[13:56:08.990] <TB0>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7fef77fff510
[13:56:08.990] <TB0>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 29700096 fPxarMemory = 0x7fef71d94010
[13:56:08.991] <TB0>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 393.9mA
[13:56:08.992] <TB0>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 472.7mA
[13:56:08.992] <TB0>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 13.9 C
[13:56:08.992] <TB0>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:56:09.393] <TB0>     INFO: enter 'restricted' command line mode
[13:56:09.393] <TB0>     INFO: enter test to run
[13:56:09.393] <TB0>     INFO:   test: FPIXTest no parameter change
[13:56:09.393] <TB0>     INFO:   running: fpixtest
[13:56:09.393] <TB0>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:56:09.396] <TB0>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:56:09.396] <TB0>     INFO: ######################################################################
[13:56:09.396] <TB0>     INFO: PixTestFPIXTest::doTest()
[13:56:09.396] <TB0>     INFO: ######################################################################
[13:56:09.399] <TB0>     INFO: ######################################################################
[13:56:09.399] <TB0>     INFO: PixTestPretest::doTest()
[13:56:09.399] <TB0>     INFO: ######################################################################
[13:56:09.402] <TB0>     INFO:    ----------------------------------------------------------------------
[13:56:09.402] <TB0>     INFO:    PixTestPretest::programROC() 
[13:56:09.402] <TB0>     INFO:    ----------------------------------------------------------------------
[13:56:27.418] <TB0>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:56:27.419] <TB0>     INFO: IA differences per ROC:  18.5 17.7 18.5 18.5 19.3 19.3 21.8 20.1 18.5 19.3 20.1 20.1 16.9 17.7 20.1 20.1
[13:56:27.487] <TB0>     INFO:    ----------------------------------------------------------------------
[13:56:27.487] <TB0>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:56:27.487] <TB0>     INFO:    ----------------------------------------------------------------------
[13:56:27.590] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 73.7812 mA
[13:56:27.691] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 23.4187 mA
[13:56:27.792] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  82 Ia 24.2188 mA
[13:56:27.893] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 22.6188 mA
[13:56:27.994] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  86 Ia 25.0187 mA
[13:56:28.094] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  81 Ia 24.2188 mA
[13:56:28.195] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 23.4187 mA
[13:56:28.296] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  82 Ia 24.2188 mA
[13:56:28.398] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 24.2188 mA
[13:56:28.499] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 24.2188 mA
[13:56:28.600] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 24.2188 mA
[13:56:28.702] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 26.7188 mA
[13:56:28.803] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  63 Ia 22.6188 mA
[13:56:28.903] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  71 Ia 25.0187 mA
[13:56:28.004] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  3 Vana  66 Ia 23.4187 mA
[13:56:29.105] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  4 Vana  70 Ia 25.0187 mA
[13:56:29.205] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  5 Vana  65 Ia 23.4187 mA
[13:56:29.306] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  6 Vana  69 Ia 24.2188 mA
[13:56:29.407] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 25.0187 mA
[13:56:29.508] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  73 Ia 23.4187 mA
[13:56:29.609] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  77 Ia 25.0187 mA
[13:56:29.710] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  72 Ia 23.4187 mA
[13:56:29.811] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  4 Vana  76 Ia 25.0187 mA
[13:56:29.912] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  5 Vana  71 Ia 23.4187 mA
[13:56:30.013] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  6 Vana  75 Ia 24.2188 mA
[13:56:30.114] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 24.2188 mA
[13:56:30.217] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 23.4187 mA
[13:56:30.318] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  82 Ia 25.8187 mA
[13:56:30.419] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  72 Ia 21.8188 mA
[13:56:30.520] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  85 Ia 25.8187 mA
[13:56:30.621] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  4 Vana  75 Ia 22.6188 mA
[13:56:30.721] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  5 Vana  83 Ia 25.0187 mA
[13:56:30.822] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  6 Vana  78 Ia 23.4187 mA
[13:56:30.923] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  7 Vana  82 Ia 25.8187 mA
[13:56:31.024] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  8 Vana  72 Ia 21.8188 mA
[13:56:31.125] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  9 Vana  85 Ia 25.8187 mA
[13:56:31.226] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 10 Vana  75 Ia 23.4187 mA
[13:56:31.327] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 11 Vana  79 Ia 24.2188 mA
[13:56:31.428] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 25.0187 mA
[13:56:31.529] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  73 Ia 24.2188 mA
[13:56:31.630] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 25.0187 mA
[13:56:31.731] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  73 Ia 23.4187 mA
[13:56:31.832] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  77 Ia 24.2188 mA
[13:56:31.933] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 21.8188 mA
[13:56:32.034] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  91 Ia 24.2188 mA
[13:56:32.136] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 22.6188 mA
[13:56:32.236] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  86 Ia 24.2188 mA
[13:56:32.338] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 25.0187 mA
[13:56:32.439] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  73 Ia 24.2188 mA
[13:56:32.541] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 25.8187 mA
[13:56:32.641] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  68 Ia 23.4187 mA
[13:56:32.742] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  72 Ia 23.4187 mA
[13:56:32.842] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  76 Ia 25.0187 mA
[13:56:32.943] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  4 Vana  71 Ia 24.2188 mA
[13:56:32.972] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  82
[13:56:32.972] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  81
[13:56:32.972] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  82
[13:56:32.972] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  78
[13:56:32.973] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  78
[13:56:32.973] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  78
[13:56:32.973] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  69
[13:56:32.973] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  75
[13:56:32.973] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  78
[13:56:32.974] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  79
[13:56:32.974] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  73
[13:56:32.974] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  77
[13:56:32.974] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  91
[13:56:32.974] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  86
[13:56:32.974] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  73
[13:56:32.974] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  71
[13:56:34.801] <TB0>     INFO: PixTestPretest::setVana() done, Module Ia 397.9 mA = 24.8687 mA/ROC
[13:56:34.801] <TB0>     INFO: i(loss) [mA/ROC]:     20.9  19.3  20.9  20.1  20.1  20.1  20.1  20.1  19.3  20.1  19.3  20.1  20.1  20.9  20.1  20.1
[13:56:34.841] <TB0>     INFO:    ----------------------------------------------------------------------
[13:56:34.841] <TB0>     INFO:    PixTestPretest::findWorkingPixel()
[13:56:34.841] <TB0>     INFO:    ----------------------------------------------------------------------
[13:56:34.978] <TB0>     INFO: Expecting 231680 events.
[13:56:43.087] <TB0>     INFO: 231680 events read in total (7392ms).
[13:56:43.239] <TB0>     INFO: Test took 8394ms.
[13:56:43.440] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 91 and Delta(CalDel) = 58
[13:56:43.444] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 107 and Delta(CalDel) = 59
[13:56:43.447] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 105 and Delta(CalDel) = 61
[13:56:43.451] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 109 and Delta(CalDel) = 64
[13:56:43.454] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 100 and Delta(CalDel) = 64
[13:56:43.459] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 114 and Delta(CalDel) = 57
[13:56:43.462] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 79 and Delta(CalDel) = 60
[13:56:43.466] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 73 and Delta(CalDel) = 63
[13:56:43.470] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 86 and Delta(CalDel) = 62
[13:56:43.474] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 66 and Delta(CalDel) = 64
[13:56:43.477] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 94 and Delta(CalDel) = 68
[13:56:43.481] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 106 and Delta(CalDel) = 59
[13:56:43.484] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 109 and Delta(CalDel) = 59
[13:56:43.488] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 99 and Delta(CalDel) = 57
[13:56:43.491] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 95 and Delta(CalDel) = 57
[13:56:43.495] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 89 and Delta(CalDel) = 60
[13:56:43.535] <TB0>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:56:43.572] <TB0>     INFO:    ----------------------------------------------------------------------
[13:56:43.572] <TB0>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:56:43.572] <TB0>     INFO:    ----------------------------------------------------------------------
[13:56:43.708] <TB0>     INFO: Expecting 231680 events.
[13:56:51.784] <TB0>     INFO: 231680 events read in total (7360ms).
[13:56:51.790] <TB0>     INFO: Test took 8214ms.
[13:56:51.814] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 127 +/- 29.5
[13:56:52.127] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 120 +/- 28.5
[13:56:52.131] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 131 +/- 30
[13:56:52.134] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 151 +/- 32
[13:56:52.138] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 150 +/- 32.5
[13:56:52.141] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 128 +/- 29
[13:56:52.145] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 137 +/- 30.5
[13:56:52.148] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 146 +/- 30.5
[13:56:52.152] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 131 +/- 30
[13:56:52.155] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 162 +/- 31.5
[13:56:52.159] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 159 +/- 33.5
[13:56:52.162] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 123 +/- 29.5
[13:56:52.166] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 125 +/- 30.5
[13:56:52.169] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 116 +/- 27.5
[13:56:52.173] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 128 +/- 29
[13:56:52.177] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 131 +/- 30
[13:56:52.214] <TB0>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:56:52.214] <TB0>     INFO: CalDel:      127   120   131   151   150   128   137   146   131   162   159   123   125   116   128   131
[13:56:52.214] <TB0>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[13:56:52.218] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-09_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters_C0.dat
[13:56:52.219] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-09_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters_C1.dat
[13:56:52.219] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-09_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters_C2.dat
[13:56:52.219] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-09_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters_C3.dat
[13:56:52.219] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-09_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters_C4.dat
[13:56:52.219] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-09_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters_C5.dat
[13:56:52.219] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-09_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters_C6.dat
[13:56:52.220] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-09_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters_C7.dat
[13:56:52.220] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-09_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters_C8.dat
[13:56:52.220] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-09_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters_C9.dat
[13:56:52.220] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-09_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters_C10.dat
[13:56:52.220] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-09_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters_C11.dat
[13:56:52.220] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-09_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters_C12.dat
[13:56:52.220] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-09_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters_C13.dat
[13:56:52.221] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-09_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters_C14.dat
[13:56:52.221] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-09_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters_C15.dat
[13:56:52.221] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-M-2-09_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:56:52.221] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-M-2-09_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:56:52.221] <TB0>     INFO: PixTestPretest::doTest() done, duration: 42 seconds
[13:56:52.221] <TB0>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:56:52.308] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:56:52.308] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:56:52.308] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:56:52.308] <TB0>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:56:52.311] <TB0>     INFO: ######################################################################
[13:56:52.311] <TB0>     INFO: PixTestTiming::doTest()
[13:56:52.311] <TB0>     INFO: ######################################################################
[13:56:52.312] <TB0>     INFO:    ----------------------------------------------------------------------
[13:56:52.312] <TB0>     INFO:    PixTestTiming::TBMPhaseScan()
[13:56:52.312] <TB0>     INFO:    ----------------------------------------------------------------------
[13:56:52.312] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:56:58.717] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:57:00.990] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:57:03.263] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:57:05.535] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:57:07.810] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:57:10.083] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:57:12.357] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:57:14.630] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:57:17.654] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:57:19.173] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:57:20.693] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:57:22.212] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:57:34.621] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:57:36.140] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:57:37.661] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:57:39.179] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:57:42.016] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:57:43.536] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:57:45.056] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:57:46.576] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:57:48.096] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:57:49.616] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:57:51.136] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:57:52.656] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:57:54.931] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:57:56.452] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:57:57.974] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:57:59.498] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:58:01.017] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:58:02.538] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:58:04.059] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:58:05.581] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:58:12.360] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:58:13.881] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:58:15.403] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:58:16.924] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:58:18.445] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:58:19.966] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:58:21.487] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:58:23.007] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:58:29.883] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:58:32.158] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:58:35.935] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:58:38.208] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:58:40.481] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:58:42.754] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:58:45.027] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:58:47.300] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:58:52.869] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:58:55.143] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:58:57.417] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:58:59.691] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:59:01.965] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:59:04.239] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:59:06.512] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:59:08.786] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:59:20.954] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:59:23.227] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:59:25.500] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:59:27.773] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:59:30.047] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:59:32.320] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:59:34.593] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:59:36.867] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:59:42.899] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:59:45.175] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:59:47.448] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:59:49.723] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:59:51.995] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:59:54.269] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:59:56.542] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:59:58.815] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:00:01.088] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:00:03.362] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:00:05.634] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:00:07.908] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:00:20.850] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:00:23.124] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:00:25.398] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:00:27.672] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:00:30.134] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:00:31.654] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:00:33.173] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:00:34.693] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:00:36.213] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:00:37.733] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:00:39.252] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:00:40.772] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:00:43.985] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:00:45.507] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:00:47.030] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:00:48.553] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:00:50.075] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:00:51.597] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:00:53.120] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:00:54.643] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:01:01.428] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:01:02.948] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:01:04.468] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:01:05.988] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:01:07.509] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:01:09.029] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:01:10.549] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:01:12.070] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:01:18.477] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:01:20.750] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:01:42.421] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:01:44.692] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:01:46.212] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:01:48.486] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:01:50.760] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:01:53.033] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:01:55.681] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:01:57.954] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:02:00.227] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:02:02.500] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:02:04.774] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:02:07.047] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:02:09.321] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:02:11.595] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:02:13.868] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:02:16.141] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:02:18.415] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:02:20.688] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:02:22.962] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:02:25.235] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:02:27.509] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:02:30.167] <TB0>     INFO: TBM Phase Settings: 240
[14:02:30.167] <TB0>     INFO: 400MHz Phase: 4
[14:02:30.167] <TB0>     INFO: 160MHz Phase: 7
[14:02:30.167] <TB0>     INFO: Functional Phase Area: 3
[14:02:30.169] <TB0>     INFO: Test took 337858 ms.
[14:02:30.169] <TB0>     INFO: PixTestTiming::TBMPhaseScan() done.
[14:02:30.170] <TB0>     INFO:    ----------------------------------------------------------------------
[14:02:30.170] <TB0>     INFO:    PixTestTiming::ROCDelayScan()
[14:02:30.170] <TB0>     INFO:    ----------------------------------------------------------------------
[14:02:30.170] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[14:02:31.310] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[14:02:32.831] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[14:02:34.351] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[14:02:35.874] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[14:02:37.394] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[14:02:38.914] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[14:02:40.434] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[14:02:41.959] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[14:02:43.488] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[14:02:45.011] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[14:02:46.534] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[14:02:48.059] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[14:02:49.580] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[14:02:51.100] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[14:02:52.621] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[14:02:54.142] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[14:02:55.661] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[14:02:57.182] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[14:02:58.701] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[14:03:00.221] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[14:03:01.741] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[14:03:03.260] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[14:03:04.780] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[14:03:06.300] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[14:03:07.820] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[14:03:09.340] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[14:03:11.613] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[14:03:13.886] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[14:03:16.161] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[14:03:18.438] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[14:03:20.711] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[14:03:22.232] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[14:03:23.750] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[14:03:25.270] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[14:03:27.545] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[14:03:29.818] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[14:03:32.092] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[14:03:34.365] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[14:03:36.639] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[14:03:38.158] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[14:03:39.677] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[14:03:41.199] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[14:03:43.472] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[14:03:45.746] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[14:03:48.019] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[14:03:50.292] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[14:03:52.565] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[14:03:54.085] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[14:03:55.604] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[14:03:57.127] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[14:03:59.400] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[14:04:01.673] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[14:04:03.948] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[14:04:06.221] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[14:04:08.494] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[14:04:10.014] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[14:04:11.534] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[14:04:13.055] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[14:04:14.576] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[14:04:16.096] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[14:04:17.617] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[14:04:19.137] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[14:04:20.659] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[14:04:22.561] <TB0>     INFO: ROC Delay Settings: 228
[14:04:22.561] <TB0>     INFO: ROC Header-Trailer/Token Delay: 11
[14:04:22.561] <TB0>     INFO: ROC Port 0 Delay: 4
[14:04:22.561] <TB0>     INFO: ROC Port 1 Delay: 4
[14:04:22.561] <TB0>     INFO: Functional ROC Area: 4
[14:04:22.565] <TB0>     INFO: Test took 112395 ms.
[14:04:22.565] <TB0>     INFO: PixTestTiming::ROCDelayScan() done.
[14:04:22.565] <TB0>     INFO:    ----------------------------------------------------------------------
[14:04:22.565] <TB0>     INFO:    PixTestTiming::TimingTest()
[14:04:22.565] <TB0>     INFO:    ----------------------------------------------------------------------
[14:04:23.704] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80b1 4c08 4c08 4c08 4c08 4c08 4c08 4c08 4c08 e062 c000 a101 8040 4c0b 4c0b 4c0b 4c0b 4c08 4c0b 4c0b 4c0b e062 c000 
[14:04:23.704] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80c0 4c08 4c08 4c08 4c08 4c08 4c08 4c08 4c08 e022 c000 a102 80b1 4c09 4c09 4c09 4c09 4c08 4c09 4c09 4c09 e022 c000 
[14:04:23.704] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8000 4c08 4c08 4c08 4c08 4c08 4c08 4c08 4c08 e022 c000 a103 80c0 4c08 4c08 4c08 4c08 4c08 4c09 4c09 4c09 e022 c000 
[14:04:23.704] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[14:04:37.790] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:37.790] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[14:04:51.859] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:51.859] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[14:05:05.947] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:05:05.947] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[14:05:20.014] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:05:20.014] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[14:05:34.053] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:05:34.054] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[14:05:48.077] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:05:48.078] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[14:06:02.094] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:06:02.094] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[14:06:16.104] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:06:16.104] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[14:06:30.124] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:06:30.124] <TB0>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[14:06:44.335] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:06:44.715] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:06:44.727] <TB0>     INFO: Decoding statistics:
[14:06:44.727] <TB0>     INFO:   General information:
[14:06:44.727] <TB0>     INFO: 	 16bit words read:         240000000
[14:06:44.727] <TB0>     INFO: 	 valid events total:       20000000
[14:06:44.727] <TB0>     INFO: 	 empty events:             20000000
[14:06:44.727] <TB0>     INFO: 	 valid events with pixels: 0
[14:06:44.727] <TB0>     INFO: 	 valid pixel hits:         0
[14:06:44.727] <TB0>     INFO:   Event errors: 	           0
[14:06:44.727] <TB0>     INFO: 	 start marker:             0
[14:06:44.727] <TB0>     INFO: 	 stop marker:              0
[14:06:44.727] <TB0>     INFO: 	 overflow:                 0
[14:06:44.727] <TB0>     INFO: 	 invalid 5bit words:       0
[14:06:44.727] <TB0>     INFO: 	 invalid XOR eye diagram:  0
[14:06:44.727] <TB0>     INFO:   TBM errors: 		           0
[14:06:44.727] <TB0>     INFO: 	 flawed TBM headers:       0
[14:06:44.727] <TB0>     INFO: 	 flawed TBM trailers:      0
[14:06:44.728] <TB0>     INFO: 	 event ID mismatches:      0
[14:06:44.728] <TB0>     INFO:   ROC errors: 		           0
[14:06:44.728] <TB0>     INFO: 	 missing ROC header(s):    0
[14:06:44.728] <TB0>     INFO: 	 misplaced readback start: 0
[14:06:44.728] <TB0>     INFO:   Pixel decoding errors:	   0
[14:06:44.728] <TB0>     INFO: 	 pixel data incomplete:    0
[14:06:44.728] <TB0>     INFO: 	 pixel address:            0
[14:06:44.728] <TB0>     INFO: 	 pulse height fill bit:    0
[14:06:44.728] <TB0>     INFO: 	 buffer corruption:        0
[14:06:44.728] <TB0>     INFO:    ----------------------------------------------------------------------
[14:06:44.728] <TB0>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[14:06:44.728] <TB0>     INFO:    ----------------------------------------------------------------------
[14:06:44.728] <TB0>     INFO:    ----------------------------------------------------------------------
[14:06:44.728] <TB0>     INFO:    Read back bit status: 1
[14:06:44.728] <TB0>     INFO:    ----------------------------------------------------------------------
[14:06:44.728] <TB0>     INFO:    ----------------------------------------------------------------------
[14:06:44.728] <TB0>     INFO:    Timings are good!
[14:06:44.728] <TB0>     INFO:    ----------------------------------------------------------------------
[14:06:44.728] <TB0>     INFO: Test took 142163 ms.
[14:06:44.728] <TB0>     INFO: PixTestTiming::TimingTest() done.
[14:06:44.728] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-M-2-09_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:06:44.728] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-M-2-09_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:06:44.728] <TB0>     INFO: PixTestTiming::doTest took 592420 ms.
[14:06:44.728] <TB0>     INFO: PixTestTiming::doTest() done
[14:06:44.728] <TB0>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[14:06:44.728] <TB0>     INFO: Write out TBMPhaseScan_0_V0
[14:06:44.728] <TB0>     INFO: Write out TBMPhaseScan_1_V0
[14:06:44.729] <TB0>     INFO: Write out CombinedTBMPhaseScan_V0
[14:06:44.729] <TB0>     INFO: Write out ROCDelayScan3_V0
[14:06:44.729] <TB0>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[14:06:44.729] <TB0>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[14:06:45.084] <TB0>     INFO: ######################################################################
[14:06:45.084] <TB0>     INFO: PixTestAlive::doTest()
[14:06:45.084] <TB0>     INFO: ######################################################################
[14:06:45.087] <TB0>     INFO:    ----------------------------------------------------------------------
[14:06:45.087] <TB0>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:06:45.087] <TB0>     INFO:    ----------------------------------------------------------------------
[14:06:45.088] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:06:45.432] <TB0>     INFO: Expecting 41600 events.
[14:06:49.528] <TB0>     INFO: 41600 events read in total (3378ms).
[14:06:49.529] <TB0>     INFO: Test took 4441ms.
[14:06:49.538] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:06:49.538] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[14:06:49.538] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:06:49.912] <TB0>     INFO: PixTestAlive::aliveTest() done
[14:06:49.912] <TB0>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:06:49.912] <TB0>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:06:49.916] <TB0>     INFO:    ----------------------------------------------------------------------
[14:06:49.916] <TB0>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:06:49.916] <TB0>     INFO:    ----------------------------------------------------------------------
[14:06:49.917] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:06:50.262] <TB0>     INFO: Expecting 41600 events.
[14:06:53.238] <TB0>     INFO: 41600 events read in total (2261ms).
[14:06:53.239] <TB0>     INFO: Test took 3322ms.
[14:06:53.239] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:06:53.239] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[14:06:53.239] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[14:06:53.239] <TB0>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[14:06:53.645] <TB0>     INFO: PixTestAlive::maskTest() done
[14:06:53.646] <TB0>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:06:53.649] <TB0>     INFO:    ----------------------------------------------------------------------
[14:06:53.649] <TB0>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:06:53.649] <TB0>     INFO:    ----------------------------------------------------------------------
[14:06:53.650] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:06:53.993] <TB0>     INFO: Expecting 41600 events.
[14:06:58.099] <TB0>     INFO: 41600 events read in total (3391ms).
[14:06:58.100] <TB0>     INFO: Test took 4450ms.
[14:06:58.108] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:06:58.108] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[14:06:58.108] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[14:06:58.483] <TB0>     INFO: PixTestAlive::addressDecodingTest() done
[14:06:58.484] <TB0>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:06:58.484] <TB0>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[14:06:58.484] <TB0>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[14:06:58.492] <TB0>     INFO: ######################################################################
[14:06:58.492] <TB0>     INFO: PixTestTrim::doTest()
[14:06:58.492] <TB0>     INFO: ######################################################################
[14:06:58.495] <TB0>     INFO:    ----------------------------------------------------------------------
[14:06:58.495] <TB0>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[14:06:58.495] <TB0>     INFO:    ----------------------------------------------------------------------
[14:06:58.577] <TB0>     INFO: ---> VthrComp thr map (minimal VthrComp)
[14:06:58.577] <TB0>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:06:58.595] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:06:58.595] <TB0>     INFO:     run 1 of 1
[14:06:58.595] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:06:58.938] <TB0>     INFO: Expecting 5025280 events.
[14:07:43.874] <TB0>     INFO: 1392976 events read in total (44221ms).
[14:08:27.682] <TB0>     INFO: 2771520 events read in total (88029ms).
[14:09:11.894] <TB0>     INFO: 4162336 events read in total (132242ms).
[14:09:38.660] <TB0>     INFO: 5025280 events read in total (159007ms).
[14:09:38.700] <TB0>     INFO: Test took 160105ms.
[14:09:38.759] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:09:38.866] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:09:40.270] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:09:41.652] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:09:43.051] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:09:44.414] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:09:45.785] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:09:47.169] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:09:48.545] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:09:49.865] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:09:51.187] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:09:52.468] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:09:53.820] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:09:55.252] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:09:56.615] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:09:57.974] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:09:59.316] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:10:00.675] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 232427520
[14:10:00.678] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.1522 minThrLimit = 87.1135 minThrNLimit = 115.088 -> result = 87.1522 -> 87
[14:10:00.678] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.9998 minThrLimit = 93.9714 minThrNLimit = 118.832 -> result = 93.9998 -> 93
[14:10:00.679] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.117 minThrLimit = 101.074 minThrNLimit = 126.268 -> result = 101.117 -> 101
[14:10:00.679] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.4524 minThrLimit = 96.4515 minThrNLimit = 118.641 -> result = 96.4524 -> 96
[14:10:00.680] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.7484 minThrLimit = 99.7422 minThrNLimit = 122.674 -> result = 99.7484 -> 99
[14:10:00.680] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.2727 minThrLimit = 93.2629 minThrNLimit = 118.723 -> result = 93.2727 -> 93
[14:10:00.680] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.6395 minThrLimit = 97.6319 minThrNLimit = 122.178 -> result = 97.6395 -> 97
[14:10:00.681] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.3079 minThrLimit = 90.3009 minThrNLimit = 112.825 -> result = 90.3079 -> 90
[14:10:00.681] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.4672 minThrLimit = 89.4613 minThrNLimit = 113.263 -> result = 89.4672 -> 89
[14:10:00.681] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.5174 minThrLimit = 86.5014 minThrNLimit = 105.403 -> result = 86.5174 -> 86
[14:10:00.682] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.5893 minThrLimit = 96.5616 minThrNLimit = 117.912 -> result = 96.5893 -> 96
[14:10:00.682] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 104.403 minThrLimit = 104.379 minThrNLimit = 133.616 -> result = 104.403 -> 104
[14:10:00.683] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.928 minThrLimit = 100.889 minThrNLimit = 123.343 -> result = 100.928 -> 100
[14:10:00.683] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.1988 minThrLimit = 95.1711 minThrNLimit = 119.855 -> result = 95.1988 -> 95
[14:10:00.683] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.8746 minThrLimit = 93.8561 minThrNLimit = 115.637 -> result = 93.8746 -> 93
[14:10:00.684] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.6766 minThrLimit = 88.6652 minThrNLimit = 115.017 -> result = 88.6766 -> 88
[14:10:00.684] <TB0>     INFO: ROC 0 VthrComp = 87
[14:10:00.684] <TB0>     INFO: ROC 1 VthrComp = 93
[14:10:00.684] <TB0>     INFO: ROC 2 VthrComp = 101
[14:10:00.684] <TB0>     INFO: ROC 3 VthrComp = 96
[14:10:00.684] <TB0>     INFO: ROC 4 VthrComp = 99
[14:10:00.685] <TB0>     INFO: ROC 5 VthrComp = 93
[14:10:00.685] <TB0>     INFO: ROC 6 VthrComp = 97
[14:10:00.685] <TB0>     INFO: ROC 7 VthrComp = 90
[14:10:00.685] <TB0>     INFO: ROC 8 VthrComp = 89
[14:10:00.685] <TB0>     INFO: ROC 9 VthrComp = 86
[14:10:00.685] <TB0>     INFO: ROC 10 VthrComp = 96
[14:10:00.685] <TB0>     INFO: ROC 11 VthrComp = 104
[14:10:00.686] <TB0>     INFO: ROC 12 VthrComp = 100
[14:10:00.686] <TB0>     INFO: ROC 13 VthrComp = 95
[14:10:00.686] <TB0>     INFO: ROC 14 VthrComp = 93
[14:10:00.686] <TB0>     INFO: ROC 15 VthrComp = 88
[14:10:00.686] <TB0>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[14:10:00.686] <TB0>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:10:00.699] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:10:00.699] <TB0>     INFO:     run 1 of 1
[14:10:00.699] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:10:01.042] <TB0>     INFO: Expecting 5025280 events.
[14:10:36.204] <TB0>     INFO: 884224 events read in total (34447ms).
[14:11:11.403] <TB0>     INFO: 1766680 events read in total (69646ms).
[14:11:46.382] <TB0>     INFO: 2648256 events read in total (104625ms).
[14:12:21.370] <TB0>     INFO: 3520472 events read in total (139613ms).
[14:12:57.419] <TB0>     INFO: 4387896 events read in total (175662ms).
[14:13:23.051] <TB0>     INFO: 5025280 events read in total (201294ms).
[14:13:23.123] <TB0>     INFO: Test took 202424ms.
[14:13:23.297] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:13:23.645] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:13:25.191] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:13:26.751] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:13:28.428] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:13:30.018] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:13:31.596] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:13:33.142] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:13:34.710] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:13:36.266] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:13:37.823] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:13:39.378] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:13:40.971] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:13:42.519] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:13:44.109] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:13:45.666] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:13:47.235] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:13:48.785] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 279973888
[14:13:48.788] <TB0>     INFO:    roc 0 with ID = 0  has maximal Vcal 54.1468 for pixel 4/79 mean/min/max = 42.9189/31.6662/54.1715
[14:13:48.789] <TB0>     INFO:    roc 1 with ID = 1  has maximal Vcal 57.0947 for pixel 0/34 mean/min/max = 45.2839/33.4537/57.1141
[14:13:48.789] <TB0>     INFO:    roc 2 with ID = 2  has maximal Vcal 55.3172 for pixel 0/16 mean/min/max = 43.4333/31.3382/55.5285
[14:13:48.789] <TB0>     INFO:    roc 3 with ID = 3  has maximal Vcal 59.0491 for pixel 0/0 mean/min/max = 45.6473/32.1069/59.1876
[14:13:48.790] <TB0>     INFO:    roc 4 with ID = 4  has maximal Vcal 57.0138 for pixel 24/8 mean/min/max = 44.5788/31.9919/57.1657
[14:13:48.790] <TB0>     INFO:    roc 5 with ID = 5  has maximal Vcal 55.18 for pixel 6/3 mean/min/max = 44.4054/33.1714/55.6395
[14:13:48.790] <TB0>     INFO:    roc 6 with ID = 6  has maximal Vcal 55.5072 for pixel 16/79 mean/min/max = 43.8822/32.2474/55.5169
[14:13:48.791] <TB0>     INFO:    roc 7 with ID = 7  has maximal Vcal 56.0649 for pixel 0/23 mean/min/max = 45.0361/33.9602/56.112
[14:13:48.791] <TB0>     INFO:    roc 8 with ID = 8  has maximal Vcal 54.5551 for pixel 6/39 mean/min/max = 44.424/34.185/54.6629
[14:13:48.791] <TB0>     INFO:    roc 9 with ID = 9  has maximal Vcal 56.3069 for pixel 0/13 mean/min/max = 44.3499/32.1662/56.5336
[14:13:48.792] <TB0>     INFO:    roc 10 with ID = 10  has maximal Vcal 64.8181 for pixel 9/8 mean/min/max = 48.2003/31.562/64.8385
[14:13:48.792] <TB0>     INFO:    roc 11 with ID = 11  has maximal Vcal 55.917 for pixel 27/3 mean/min/max = 45.0275/33.9667/56.0882
[14:13:48.792] <TB0>     INFO:    roc 12 with ID = 12  has maximal Vcal 58.2349 for pixel 5/9 mean/min/max = 45.4564/32.1592/58.7536
[14:13:48.793] <TB0>     INFO:    roc 13 with ID = 13  has maximal Vcal 55.4427 for pixel 5/40 mean/min/max = 44.2639/33.0004/55.5275
[14:13:48.793] <TB0>     INFO:    roc 14 with ID = 14  has maximal Vcal 57.128 for pixel 0/11 mean/min/max = 45.2642/33.3889/57.1396
[14:13:48.793] <TB0>     INFO:    roc 15 with ID = 15  has maximal Vcal 55.7926 for pixel 25/13 mean/min/max = 45.1195/34.3392/55.8998
[14:13:48.794] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:13:48.929] <TB0>     INFO: Expecting 411648 events.
[14:13:56.575] <TB0>     INFO: 411648 events read in total (6931ms).
[14:13:56.582] <TB0>     INFO: Expecting 411648 events.
[14:14:04.196] <TB0>     INFO: 411648 events read in total (6949ms).
[14:14:04.209] <TB0>     INFO: Expecting 411648 events.
[14:14:11.721] <TB0>     INFO: 411648 events read in total (6850ms).
[14:14:11.732] <TB0>     INFO: Expecting 411648 events.
[14:14:19.507] <TB0>     INFO: 411648 events read in total (7107ms).
[14:14:19.519] <TB0>     INFO: Expecting 411648 events.
[14:14:27.218] <TB0>     INFO: 411648 events read in total (7031ms).
[14:14:27.234] <TB0>     INFO: Expecting 411648 events.
[14:14:34.898] <TB0>     INFO: 411648 events read in total (7010ms).
[14:14:34.917] <TB0>     INFO: Expecting 411648 events.
[14:14:42.534] <TB0>     INFO: 411648 events read in total (6964ms).
[14:14:42.554] <TB0>     INFO: Expecting 411648 events.
[14:14:50.200] <TB0>     INFO: 411648 events read in total (6996ms).
[14:14:50.223] <TB0>     INFO: Expecting 411648 events.
[14:14:57.923] <TB0>     INFO: 411648 events read in total (7049ms).
[14:14:57.948] <TB0>     INFO: Expecting 411648 events.
[14:15:05.499] <TB0>     INFO: 411648 events read in total (6900ms).
[14:15:05.525] <TB0>     INFO: Expecting 411648 events.
[14:15:13.245] <TB0>     INFO: 411648 events read in total (7063ms).
[14:15:13.274] <TB0>     INFO: Expecting 411648 events.
[14:15:21.018] <TB0>     INFO: 411648 events read in total (7096ms).
[14:15:21.050] <TB0>     INFO: Expecting 411648 events.
[14:15:28.680] <TB0>     INFO: 411648 events read in total (6991ms).
[14:15:28.714] <TB0>     INFO: Expecting 411648 events.
[14:15:36.419] <TB0>     INFO: 411648 events read in total (7071ms).
[14:15:36.458] <TB0>     INFO: Expecting 411648 events.
[14:15:44.107] <TB0>     INFO: 411648 events read in total (7013ms).
[14:15:44.144] <TB0>     INFO: Expecting 411648 events.
[14:15:51.876] <TB0>     INFO: 411648 events read in total (7097ms).
[14:15:51.917] <TB0>     INFO: Test took 123123ms.
[14:15:52.425] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0126 < 35 for itrim = 104; old thr = 33.6808 ... break
[14:15:52.455] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6986 < 35 for itrim+1 = 89; old thr = 34.5587 ... break
[14:15:52.484] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2689 < 35 for itrim = 95; old thr = 33.1676 ... break
[14:15:52.512] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7101 < 35 for itrim+1 = 95; old thr = 34.8044 ... break
[14:15:52.550] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.0822 < 35 for itrim+1 = 102; old thr = 34.5603 ... break
[14:15:52.589] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1817 < 35 for itrim = 102; old thr = 34.7482 ... break
[14:15:52.628] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8368 < 35 for itrim+1 = 93; old thr = 34.6712 ... break
[14:15:52.659] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.0848 < 35 for itrim+1 = 87; old thr = 34.9956 ... break
[14:15:52.697] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2423 < 35 for itrim+1 = 100; old thr = 34.7608 ... break
[14:15:52.721] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0059 < 35 for itrim = 84; old thr = 34.7528 ... break
[14:15:52.748] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0284 < 35 for itrim = 115; old thr = 34.6658 ... break
[14:15:52.795] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.522 < 35 for itrim = 109; old thr = 34.0716 ... break
[14:15:52.829] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.249 < 35 for itrim+1 = 101; old thr = 34.7634 ... break
[14:15:52.863] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1149 < 35 for itrim = 95; old thr = 33.7014 ... break
[14:15:52.889] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7189 < 35 for itrim+1 = 95; old thr = 34.9914 ... break
[14:15:52.931] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0116 < 35 for itrim = 98; old thr = 34.4583 ... break
[14:15:53.008] <TB0>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:15:53.019] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:15:53.019] <TB0>     INFO:     run 1 of 1
[14:15:53.019] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:15:53.370] <TB0>     INFO: Expecting 5025280 events.
[14:16:29.133] <TB0>     INFO: 870888 events read in total (35046ms).
[14:17:04.383] <TB0>     INFO: 1739528 events read in total (70296ms).
[14:17:39.768] <TB0>     INFO: 2608080 events read in total (105681ms).
[14:18:14.894] <TB0>     INFO: 3467104 events read in total (140807ms).
[14:18:49.883] <TB0>     INFO: 4320568 events read in total (175796ms).
[14:19:18.843] <TB0>     INFO: 5025280 events read in total (204756ms).
[14:19:18.922] <TB0>     INFO: Test took 205904ms.
[14:19:19.115] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:19:19.478] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:19:20.986] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:19:22.527] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:19:24.073] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:19:25.628] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:19:27.180] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:19:28.732] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:19:30.274] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:19:31.890] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:19:33.433] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:19:34.973] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:19:36.549] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:19:38.073] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:19:39.628] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:19:41.153] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:19:42.694] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:19:44.204] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 306491392
[14:19:44.206] <TB0>     INFO: ---> TrimStepCorr4 extremal thresholds: 8.713679 .. 51.412030
[14:19:44.280] <TB0>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 8 .. 61 (-1/-1) hits flags = 528 (plus default)
[14:19:44.290] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:19:44.290] <TB0>     INFO:     run 1 of 1
[14:19:44.290] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:19:44.641] <TB0>     INFO: Expecting 1797120 events.
[14:20:24.557] <TB0>     INFO: 1092504 events read in total (39196ms).
[14:20:50.208] <TB0>     INFO: 1797120 events read in total (64847ms).
[14:20:50.228] <TB0>     INFO: Test took 65938ms.
[14:20:50.273] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:20:50.373] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:20:51.470] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:20:52.814] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:20:54.042] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:20:55.224] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:20:56.412] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:20:57.711] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:20:58.947] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:21:00.067] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:21:01.116] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:21:02.171] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:21:03.222] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:21:04.276] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:21:05.337] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:21:06.398] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:21:07.459] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:21:08.625] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 229675008
[14:21:08.706] <TB0>     INFO: ---> TrimStepCorr2 extremal thresholds: 18.976199 .. 45.100311
[14:21:08.780] <TB0>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 8 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:21:08.790] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:21:08.790] <TB0>     INFO:     run 1 of 1
[14:21:08.790] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:21:09.132] <TB0>     INFO: Expecting 1597440 events.
[14:21:49.772] <TB0>     INFO: 1141184 events read in total (39925ms).
[14:22:05.641] <TB0>     INFO: 1597440 events read in total (55794ms).
[14:22:05.656] <TB0>     INFO: Test took 56866ms.
[14:22:05.691] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:22:05.759] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:22:06.727] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:22:07.697] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:22:08.665] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:22:09.628] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:22:10.594] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:22:11.563] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:22:12.532] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:22:13.505] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:22:14.483] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:22:15.460] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:22:16.425] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:22:17.395] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:22:18.359] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:22:19.328] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:22:20.292] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:22:21.265] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 262504448
[14:22:21.350] <TB0>     INFO: ---> TrimStepCorr1a extremal thresholds: 22.996217 .. 43.238503
[14:22:21.427] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 12 .. 53 (-1/-1) hits flags = 528 (plus default)
[14:22:21.436] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:22:21.437] <TB0>     INFO:     run 1 of 1
[14:22:21.437] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:22:21.780] <TB0>     INFO: Expecting 1397760 events.
[14:23:02.386] <TB0>     INFO: 1129968 events read in total (39891ms).
[14:23:12.109] <TB0>     INFO: 1397760 events read in total (49614ms).
[14:23:12.120] <TB0>     INFO: Test took 50683ms.
[14:23:12.150] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:23:12.219] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:23:13.177] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:23:14.128] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:23:15.086] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:23:16.031] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:23:16.983] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:23:17.938] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:23:18.894] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:23:19.847] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:23:20.795] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:23:21.745] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:23:22.686] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:23:23.634] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:23:24.577] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:23:25.528] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:23:26.474] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:23:27.430] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 237240320
[14:23:27.511] <TB0>     INFO: ---> TrimStepCorr1b extremal thresholds: 25.142710 .. 42.553215
[14:23:27.586] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 15 .. 52 (-1/-1) hits flags = 528 (plus default)
[14:23:27.596] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:23:27.596] <TB0>     INFO:     run 1 of 1
[14:23:27.596] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:23:27.938] <TB0>     INFO: Expecting 1264640 events.
[14:24:09.120] <TB0>     INFO: 1114440 events read in total (40467ms).
[14:24:14.974] <TB0>     INFO: 1264640 events read in total (46321ms).
[14:24:14.985] <TB0>     INFO: Test took 47389ms.
[14:24:15.014] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:24:15.077] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:24:16.022] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:24:16.960] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:24:17.899] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:24:18.834] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:24:19.769] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:24:20.706] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:24:21.643] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:24:22.584] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:24:23.519] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:24:24.454] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:24:25.384] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:24:26.323] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:24:27.255] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:24:28.191] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:24:29.124] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:24:30.065] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 229675008
[14:24:30.149] <TB0>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:24:30.149] <TB0>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:24:30.159] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:24:30.159] <TB0>     INFO:     run 1 of 1
[14:24:30.159] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:24:30.503] <TB0>     INFO: Expecting 1364480 events.
[14:25:11.243] <TB0>     INFO: 1075008 events read in total (40025ms).
[14:25:21.994] <TB0>     INFO: 1364480 events read in total (50776ms).
[14:25:22.008] <TB0>     INFO: Test took 51848ms.
[14:25:22.047] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:25:22.116] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:25:23.090] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:25:24.061] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:25:25.037] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:25:26.007] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:25:26.972] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:25:27.944] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:25:28.918] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:25:29.895] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:25:30.867] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:25:31.840] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:25:32.804] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:25:33.777] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:25:34.744] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:25:35.718] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:25:36.686] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:25:37.666] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 229679104
[14:25:37.700] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-09_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C0.dat
[14:25:37.700] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-09_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C1.dat
[14:25:37.700] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-09_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C2.dat
[14:25:37.700] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-09_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C3.dat
[14:25:37.700] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-09_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C4.dat
[14:25:37.701] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-09_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C5.dat
[14:25:37.701] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-09_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C6.dat
[14:25:37.701] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-09_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C7.dat
[14:25:37.701] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-09_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C8.dat
[14:25:37.701] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-09_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C9.dat
[14:25:37.701] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-09_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C10.dat
[14:25:37.701] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-09_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C11.dat
[14:25:37.701] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-09_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C12.dat
[14:25:37.701] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-09_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C13.dat
[14:25:37.701] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-09_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C14.dat
[14:25:37.701] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-09_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C15.dat
[14:25:37.702] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-2-09_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//trimParameters35_C0.dat
[14:25:37.709] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-2-09_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//trimParameters35_C1.dat
[14:25:37.716] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-2-09_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//trimParameters35_C2.dat
[14:25:37.723] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-2-09_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//trimParameters35_C3.dat
[14:25:37.730] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-2-09_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//trimParameters35_C4.dat
[14:25:37.737] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-2-09_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//trimParameters35_C5.dat
[14:25:37.744] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-2-09_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//trimParameters35_C6.dat
[14:25:37.751] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-2-09_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//trimParameters35_C7.dat
[14:25:37.757] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-2-09_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//trimParameters35_C8.dat
[14:25:37.764] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-2-09_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//trimParameters35_C9.dat
[14:25:37.771] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-2-09_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//trimParameters35_C10.dat
[14:25:37.778] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-2-09_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//trimParameters35_C11.dat
[14:25:37.785] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-2-09_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//trimParameters35_C12.dat
[14:25:37.792] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-2-09_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//trimParameters35_C13.dat
[14:25:37.799] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-2-09_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//trimParameters35_C14.dat
[14:25:37.806] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-2-09_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//trimParameters35_C15.dat
[14:25:37.813] <TB0>     INFO: PixTestTrim::trimTest() done
[14:25:37.813] <TB0>     INFO: vtrim:     104  89  95  95 102 102  93  87 100  84 115 109 101  95  95  98 
[14:25:37.813] <TB0>     INFO: vthrcomp:   87  93 101  96  99  93  97  90  89  86  96 104 100  95  93  88 
[14:25:37.813] <TB0>     INFO: vcal mean:  34.95  34.98  34.93  34.97  34.96  34.92  34.97  34.97  34.98  34.95  35.04  34.98  34.99  34.96  35.02  34.98 
[14:25:37.813] <TB0>     INFO: vcal RMS:    0.78   0.80   0.84   0.81   0.83   0.79   0.82   0.78   0.79   0.84   0.91   0.74   0.88   0.81   0.78   0.79 
[14:25:37.813] <TB0>     INFO: bits mean:  10.16   9.03  10.32   8.93   9.48   9.58   9.78   9.31   9.98   9.80   9.20   9.17   9.62  10.01   9.31   9.60 
[14:25:37.813] <TB0>     INFO: bits RMS:    2.58   2.80   2.57   2.96   2.81   2.62   2.66   2.58   2.29   2.67   2.60   2.55   2.61   2.42   2.62   2.37 
[14:25:37.824] <TB0>     INFO:    ----------------------------------------------------------------------
[14:25:37.824] <TB0>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:25:37.824] <TB0>     INFO:    ----------------------------------------------------------------------
[14:25:37.827] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:25:37.827] <TB0>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:25:37.837] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:25:37.837] <TB0>     INFO:     run 1 of 1
[14:25:37.837] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:25:38.180] <TB0>     INFO: Expecting 4160000 events.
[14:26:24.499] <TB0>     INFO: 1141560 events read in total (45604ms).
[14:27:10.185] <TB0>     INFO: 2270890 events read in total (91290ms).
[14:27:55.876] <TB0>     INFO: 3386915 events read in total (136982ms).
[14:28:27.074] <TB0>     INFO: 4160000 events read in total (168179ms).
[14:28:27.139] <TB0>     INFO: Test took 169302ms.
[14:28:27.273] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:28:27.530] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:28:29.538] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:28:31.488] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:28:33.533] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:28:35.576] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:28:37.624] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:28:39.616] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:28:41.650] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:28:43.623] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:28:45.625] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:28:47.658] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:28:49.657] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:28:51.665] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:28:53.642] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:28:55.576] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:28:57.510] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:28:59.464] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 246706176
[14:28:59.465] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:28:59.538] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:28:59.538] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 166 (-1/-1) hits flags = 528 (plus default)
[14:28:59.548] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:28:59.548] <TB0>     INFO:     run 1 of 1
[14:28:59.549] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:28:59.895] <TB0>     INFO: Expecting 3473600 events.
[14:29:48.048] <TB0>     INFO: 1203655 events read in total (47438ms).
[14:30:35.027] <TB0>     INFO: 2387255 events read in total (94417ms).
[14:31:18.787] <TB0>     INFO: 3473600 events read in total (138177ms).
[14:31:18.834] <TB0>     INFO: Test took 139285ms.
[14:31:18.933] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:31:19.112] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:31:20.890] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:31:22.645] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:31:24.381] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:31:26.086] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:31:27.803] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:31:29.555] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:31:31.256] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:31:33.012] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:31:34.779] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:31:36.518] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:31:38.220] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:31:39.915] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:31:41.621] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:31:43.357] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:31:45.088] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:31:46.835] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 259760128
[14:31:46.836] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:31:46.908] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:31:46.908] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 154 (-1/-1) hits flags = 528 (plus default)
[14:31:46.918] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:31:46.918] <TB0>     INFO:     run 1 of 1
[14:31:46.918] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:31:47.261] <TB0>     INFO: Expecting 3224000 events.
[14:32:35.900] <TB0>     INFO: 1259840 events read in total (47924ms).
[14:33:24.293] <TB0>     INFO: 2492740 events read in total (96317ms).
[14:33:52.657] <TB0>     INFO: 3224000 events read in total (124681ms).
[14:33:52.712] <TB0>     INFO: Test took 125795ms.
[14:33:52.797] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:33:52.942] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:33:54.607] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:33:56.254] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:33:57.850] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:33:59.456] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:34:01.094] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:34:02.798] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:34:04.429] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:34:06.086] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:34:07.762] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:34:09.415] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:34:11.031] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:34:12.646] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:34:14.239] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:34:15.868] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:34:17.500] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:34:19.160] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 280141824
[14:34:19.161] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:34:19.237] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:34:19.237] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 153 (-1/-1) hits flags = 528 (plus default)
[14:34:19.248] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:34:19.248] <TB0>     INFO:     run 1 of 1
[14:34:19.248] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:34:19.593] <TB0>     INFO: Expecting 3203200 events.
[14:35:09.521] <TB0>     INFO: 1264615 events read in total (49213ms).
[14:35:58.204] <TB0>     INFO: 2501385 events read in total (97896ms).
[14:36:25.458] <TB0>     INFO: 3203200 events read in total (125151ms).
[14:36:25.494] <TB0>     INFO: Test took 126246ms.
[14:36:25.568] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:36:25.707] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:36:27.361] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:36:29.005] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:36:30.616] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:36:32.219] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:36:33.832] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:36:35.482] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:36:37.092] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:36:38.745] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:36:40.516] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:36:42.187] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:36:43.802] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:36:45.416] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:36:47.025] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:36:48.661] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:36:50.302] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:36:51.970] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 337821696
[14:36:51.971] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:36:52.045] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:36:52.045] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 153 (-1/-1) hits flags = 528 (plus default)
[14:36:52.055] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:36:52.055] <TB0>     INFO:     run 1 of 1
[14:36:52.055] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:36:52.398] <TB0>     INFO: Expecting 3203200 events.
[14:37:42.265] <TB0>     INFO: 1263935 events read in total (49152ms).
[14:38:30.824] <TB0>     INFO: 2500045 events read in total (97711ms).
[14:38:58.073] <TB0>     INFO: 3203200 events read in total (124960ms).
[14:38:58.111] <TB0>     INFO: Test took 126056ms.
[14:38:58.186] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:38:58.322] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:38:59.983] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:39:01.617] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:39:03.217] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:39:04.809] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:39:06.398] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:39:08.056] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:39:09.653] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:39:11.301] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:39:12.952] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:39:14.601] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:39:16.204] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:39:17.815] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:39:19.415] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:39:21.055] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:39:22.684] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:39:24.346] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 281370624
[14:39:24.348] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 7.93571, thr difference RMS: 1.13302
[14:39:24.348] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.19321, thr difference RMS: 1.64276
[14:39:24.348] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.84672, thr difference RMS: 1.76584
[14:39:24.348] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 9.14928, thr difference RMS: 1.84553
[14:39:24.349] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 9.19093, thr difference RMS: 1.56779
[14:39:24.349] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.71291, thr difference RMS: 1.43616
[14:39:24.349] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.14597, thr difference RMS: 1.63691
[14:39:24.349] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 9.19764, thr difference RMS: 1.53174
[14:39:24.349] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 9.31811, thr difference RMS: 1.42878
[14:39:24.350] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 9.47274, thr difference RMS: 1.54857
[14:39:24.350] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 10.9784, thr difference RMS: 1.63429
[14:39:24.350] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.14425, thr difference RMS: 1.56081
[14:39:24.350] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 10.7077, thr difference RMS: 1.40518
[14:39:24.351] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.70315, thr difference RMS: 1.67862
[14:39:24.351] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.76002, thr difference RMS: 1.54403
[14:39:24.351] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 9.14671, thr difference RMS: 1.33641
[14:39:24.351] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 7.86684, thr difference RMS: 1.10075
[14:39:24.351] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.30176, thr difference RMS: 1.63059
[14:39:24.352] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.87352, thr difference RMS: 1.74458
[14:39:24.352] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 9.13071, thr difference RMS: 1.82659
[14:39:24.352] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 9.09738, thr difference RMS: 1.56866
[14:39:24.352] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.65128, thr difference RMS: 1.43879
[14:39:24.353] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.21772, thr difference RMS: 1.64961
[14:39:24.353] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 9.2108, thr difference RMS: 1.52935
[14:39:24.353] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 9.27383, thr difference RMS: 1.4277
[14:39:24.353] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 9.48421, thr difference RMS: 1.54373
[14:39:24.353] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 10.9489, thr difference RMS: 1.65452
[14:39:24.354] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.05761, thr difference RMS: 1.57555
[14:39:24.354] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 10.7105, thr difference RMS: 1.41368
[14:39:24.354] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.85593, thr difference RMS: 1.67204
[14:39:24.354] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.74019, thr difference RMS: 1.55529
[14:39:24.354] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 9.21478, thr difference RMS: 1.32663
[14:39:24.355] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 7.84731, thr difference RMS: 1.08685
[14:39:24.355] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.42227, thr difference RMS: 1.6277
[14:39:24.355] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.96237, thr difference RMS: 1.75012
[14:39:24.355] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 9.31183, thr difference RMS: 1.8181
[14:39:24.356] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 9.02029, thr difference RMS: 1.5588
[14:39:24.356] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.73956, thr difference RMS: 1.43232
[14:39:24.356] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.36374, thr difference RMS: 1.61444
[14:39:24.356] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 9.39784, thr difference RMS: 1.5162
[14:39:24.357] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 9.39821, thr difference RMS: 1.40982
[14:39:24.357] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 9.64264, thr difference RMS: 1.53611
[14:39:24.357] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 11.008, thr difference RMS: 1.63264
[14:39:24.358] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.11152, thr difference RMS: 1.58792
[14:39:24.358] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 10.8738, thr difference RMS: 1.40972
[14:39:24.358] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 9.04965, thr difference RMS: 1.63956
[14:39:24.359] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.81659, thr difference RMS: 1.54693
[14:39:24.359] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 9.34947, thr difference RMS: 1.31281
[14:39:24.359] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 7.92355, thr difference RMS: 1.09741
[14:39:24.359] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.577, thr difference RMS: 1.59302
[14:39:24.360] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 9.04225, thr difference RMS: 1.75283
[14:39:24.360] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.36851, thr difference RMS: 1.815
[14:39:24.360] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 9.05905, thr difference RMS: 1.56157
[14:39:24.360] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.87747, thr difference RMS: 1.42882
[14:39:24.361] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.4443, thr difference RMS: 1.6137
[14:39:24.361] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 9.47557, thr difference RMS: 1.51464
[14:39:24.361] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.46596, thr difference RMS: 1.41644
[14:39:24.361] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 9.67762, thr difference RMS: 1.52369
[14:39:24.361] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 11.0607, thr difference RMS: 1.68565
[14:39:24.362] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.10362, thr difference RMS: 1.56607
[14:39:24.362] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 11.0062, thr difference RMS: 1.38763
[14:39:24.362] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.28507, thr difference RMS: 1.64453
[14:39:24.362] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.94678, thr difference RMS: 1.5511
[14:39:24.363] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.44932, thr difference RMS: 1.31447
[14:39:24.471] <TB0>     INFO: PixTestTrim::trimBitTest() done 
[14:39:24.475] <TB0>     INFO: PixTestTrim::doTest() done, duration: 1945 seconds
[14:39:24.475] <TB0>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:39:25.176] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:39:25.176] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:39:25.179] <TB0>     INFO: ######################################################################
[14:39:25.179] <TB0>     INFO: PixTestScurves::doTest() ntrig = 200
[14:39:25.179] <TB0>     INFO: ######################################################################
[14:39:25.180] <TB0>     INFO:    ----------------------------------------------------------------------
[14:39:25.180] <TB0>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:39:25.180] <TB0>     INFO:    ----------------------------------------------------------------------
[14:39:25.180] <TB0>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:39:25.191] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:39:25.191] <TB0>     INFO:     run 1 of 1
[14:39:25.191] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:39:25.540] <TB0>     INFO: Expecting 59072000 events.
[14:39:54.555] <TB0>     INFO: 1072600 events read in total (28300ms).
[14:40:23.131] <TB0>     INFO: 2140600 events read in total (56876ms).
[14:40:51.710] <TB0>     INFO: 3208800 events read in total (85456ms).
[14:41:20.414] <TB0>     INFO: 4280600 events read in total (114159ms).
[14:41:49.148] <TB0>     INFO: 5349600 events read in total (142893ms).
[14:42:17.776] <TB0>     INFO: 6418000 events read in total (171521ms).
[14:42:46.405] <TB0>     INFO: 7490200 events read in total (200150ms).
[14:43:15.148] <TB0>     INFO: 8559200 events read in total (228893ms).
[14:43:43.938] <TB0>     INFO: 9627800 events read in total (257683ms).
[14:44:12.770] <TB0>     INFO: 10700000 events read in total (286515ms).
[14:44:41.567] <TB0>     INFO: 11768400 events read in total (315312ms).
[14:45:10.217] <TB0>     INFO: 12836400 events read in total (343962ms).
[14:45:39.013] <TB0>     INFO: 13908400 events read in total (372758ms).
[14:46:07.738] <TB0>     INFO: 14977000 events read in total (401483ms).
[14:46:36.461] <TB0>     INFO: 16045400 events read in total (430206ms).
[14:47:05.202] <TB0>     INFO: 17117200 events read in total (458947ms).
[14:47:33.920] <TB0>     INFO: 18186000 events read in total (487665ms).
[14:48:02.592] <TB0>     INFO: 19253600 events read in total (516337ms).
[14:48:31.261] <TB0>     INFO: 20323400 events read in total (545006ms).
[14:48:59.985] <TB0>     INFO: 21394000 events read in total (573730ms).
[14:49:28.714] <TB0>     INFO: 22462400 events read in total (602459ms).
[14:49:57.444] <TB0>     INFO: 23532000 events read in total (631189ms).
[14:50:26.268] <TB0>     INFO: 24603000 events read in total (660013ms).
[14:50:55.062] <TB0>     INFO: 25671200 events read in total (688807ms).
[14:51:23.616] <TB0>     INFO: 26740400 events read in total (717361ms).
[14:51:52.371] <TB0>     INFO: 27812000 events read in total (746116ms).
[14:52:21.008] <TB0>     INFO: 28880600 events read in total (774753ms).
[14:52:49.645] <TB0>     INFO: 29950200 events read in total (803390ms).
[14:53:18.264] <TB0>     INFO: 31021000 events read in total (832009ms).
[14:53:46.884] <TB0>     INFO: 32089600 events read in total (860629ms).
[14:54:15.583] <TB0>     INFO: 33158000 events read in total (889328ms).
[14:54:44.416] <TB0>     INFO: 34229400 events read in total (918161ms).
[14:55:13.142] <TB0>     INFO: 35297400 events read in total (946887ms).
[14:55:41.772] <TB0>     INFO: 36365200 events read in total (975517ms).
[14:56:10.456] <TB0>     INFO: 37435600 events read in total (1004201ms).
[14:56:39.223] <TB0>     INFO: 38505000 events read in total (1032968ms).
[14:57:07.882] <TB0>     INFO: 39573000 events read in total (1061627ms).
[14:57:36.630] <TB0>     INFO: 40641200 events read in total (1090375ms).
[14:58:05.436] <TB0>     INFO: 41713000 events read in total (1119181ms).
[14:58:34.087] <TB0>     INFO: 42780800 events read in total (1147832ms).
[14:59:02.747] <TB0>     INFO: 43848800 events read in total (1176492ms).
[14:59:31.386] <TB0>     INFO: 44919200 events read in total (1205131ms).
[15:00:00.115] <TB0>     INFO: 45988400 events read in total (1233860ms).
[15:00:28.792] <TB0>     INFO: 47056200 events read in total (1262537ms).
[15:00:57.451] <TB0>     INFO: 48123400 events read in total (1291196ms).
[15:01:26.136] <TB0>     INFO: 49193000 events read in total (1319881ms).
[15:01:54.740] <TB0>     INFO: 50262200 events read in total (1348485ms).
[15:02:23.319] <TB0>     INFO: 51329200 events read in total (1377064ms).
[15:02:52.015] <TB0>     INFO: 52396200 events read in total (1405760ms).
[15:03:20.649] <TB0>     INFO: 53465400 events read in total (1434394ms).
[15:03:49.388] <TB0>     INFO: 54535800 events read in total (1463133ms).
[15:04:18.080] <TB0>     INFO: 55603000 events read in total (1491825ms).
[15:04:46.720] <TB0>     INFO: 56670400 events read in total (1520465ms).
[15:05:15.282] <TB0>     INFO: 57738800 events read in total (1549027ms).
[15:05:43.000] <TB0>     INFO: 58810200 events read in total (1577745ms).
[15:05:51.446] <TB0>     INFO: 59072000 events read in total (1585191ms).
[15:05:51.472] <TB0>     INFO: Test took 1586281ms.
[15:05:51.544] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:05:51.679] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:05:51.679] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:05:52.947] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:05:52.947] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:05:54.221] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:05:54.221] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:05:55.434] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:05:55.435] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:05:56.664] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:05:56.664] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:05:57.891] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:05:57.891] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:05:59.123] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:05:59.123] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:06:00.335] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:06:00.335] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:06:01.506] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:06:01.506] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:06:02.691] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:06:02.691] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:06:03.864] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:06:03.864] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:06:05.147] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:06:05.147] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:06:06.413] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:06:06.413] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:06:07.645] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:06:07.645] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:06:08.861] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:06:08.861] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:06:10.121] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:06:10.122] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:06:11.374] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 498061312
[15:06:11.408] <TB0>     INFO: PixTestScurves::scurves() done 
[15:06:11.408] <TB0>     INFO: Vcal mean:  34.98  35.07  35.03  35.04  35.04  35.05  35.02  35.07  35.10  35.08  35.12  35.06  35.05  35.09  35.05  35.10 
[15:06:11.408] <TB0>     INFO: Vcal RMS:    0.65   0.66   0.72   0.68   0.69   0.65   0.70   0.64   0.67   0.71   0.79   0.60   0.75   0.69   0.66   0.66 
[15:06:11.408] <TB0>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[15:06:11.481] <TB0>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[15:06:11.481] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[15:06:11.481] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[15:06:11.481] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[15:06:11.482] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[15:06:11.482] <TB0>     INFO: ######################################################################
[15:06:11.482] <TB0>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[15:06:11.482] <TB0>     INFO: ######################################################################
[15:06:11.485] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:06:11.829] <TB0>     INFO: Expecting 41600 events.
[15:06:15.924] <TB0>     INFO: 41600 events read in total (3369ms).
[15:06:15.925] <TB0>     INFO: Test took 4440ms.
[15:06:15.933] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:06:15.933] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[15:06:15.933] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:06:15.941] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 0
[15:06:15.941] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[15:06:15.941] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[15:06:15.941] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[15:06:16.279] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:06:16.621] <TB0>     INFO: Expecting 41600 events.
[15:06:20.745] <TB0>     INFO: 41600 events read in total (3409ms).
[15:06:20.746] <TB0>     INFO: Test took 4467ms.
[15:06:20.754] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:06:20.754] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[15:06:20.754] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[15:06:20.759] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.265
[15:06:20.759] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 181
[15:06:20.760] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 166.631
[15:06:20.760] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [14 ,5] phvalue 167
[15:06:20.760] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.299
[15:06:20.760] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 178
[15:06:20.760] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 156.137
[15:06:20.760] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 156
[15:06:20.760] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.255
[15:06:20.760] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 174
[15:06:20.760] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.318
[15:06:20.760] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 177
[15:06:20.760] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.705
[15:06:20.760] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,10] phvalue 178
[15:06:20.761] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.188
[15:06:20.761] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 179
[15:06:20.761] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 158.232
[15:06:20.761] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 159
[15:06:20.761] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 166.875
[15:06:20.761] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 166
[15:06:20.761] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.64
[15:06:20.761] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 168
[15:06:20.761] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.8
[15:06:20.761] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 166
[15:06:20.761] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.408
[15:06:20.761] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 172
[15:06:20.762] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.844
[15:06:20.762] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 179
[15:06:20.762] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.215
[15:06:20.762] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,9] phvalue 167
[15:06:20.762] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.736
[15:06:20.762] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 172
[15:06:20.762] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[15:06:20.762] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[15:06:20.762] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[15:06:20.852] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:06:21.195] <TB0>     INFO: Expecting 41600 events.
[15:06:25.298] <TB0>     INFO: 41600 events read in total (3388ms).
[15:06:25.299] <TB0>     INFO: Test took 4447ms.
[15:06:25.307] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:06:25.307] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[15:06:25.307] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[15:06:25.311] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[15:06:25.311] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 47minph_roc = 3
[15:06:25.312] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.5237
[15:06:25.312] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 82
[15:06:25.312] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.5596
[15:06:25.312] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 67
[15:06:25.312] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.4942
[15:06:25.312] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 74
[15:06:25.312] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 51.8682
[15:06:25.312] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 52
[15:06:25.312] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.5849
[15:06:25.312] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 70
[15:06:25.312] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.1929
[15:06:25.312] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,62] phvalue 74
[15:06:25.313] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.3291
[15:06:25.313] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,67] phvalue 81
[15:06:25.313] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.1327
[15:06:25.313] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,42] phvalue 78
[15:06:25.313] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 51.344
[15:06:25.313] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 52
[15:06:25.313] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.8855
[15:06:25.313] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,26] phvalue 66
[15:06:25.313] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.9948
[15:06:25.313] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,50] phvalue 63
[15:06:25.313] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 57.9258
[15:06:25.313] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,13] phvalue 58
[15:06:25.314] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.138
[15:06:25.314] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 74
[15:06:25.314] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.3956
[15:06:25.314] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,5] phvalue 76
[15:06:25.314] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 59.1918
[15:06:25.314] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 60
[15:06:25.314] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.9067
[15:06:25.314] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,32] phvalue 72
[15:06:25.316] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 0 0
[15:06:25.723] <TB0>     INFO: Expecting 2560 events.
[15:06:26.681] <TB0>     INFO: 2560 events read in total (243ms).
[15:06:26.681] <TB0>     INFO: Test took 1366ms.
[15:06:26.682] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:06:26.682] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 1 1
[15:06:27.188] <TB0>     INFO: Expecting 2560 events.
[15:06:28.146] <TB0>     INFO: 2560 events read in total (243ms).
[15:06:28.146] <TB0>     INFO: Test took 1464ms.
[15:06:28.147] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:06:28.147] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 2 2
[15:06:28.654] <TB0>     INFO: Expecting 2560 events.
[15:06:29.612] <TB0>     INFO: 2560 events read in total (243ms).
[15:06:29.612] <TB0>     INFO: Test took 1465ms.
[15:06:29.612] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:06:29.613] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 3 3
[15:06:30.121] <TB0>     INFO: Expecting 2560 events.
[15:06:31.077] <TB0>     INFO: 2560 events read in total (242ms).
[15:06:31.077] <TB0>     INFO: Test took 1464ms.
[15:06:31.077] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:06:31.078] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 4 4
[15:06:31.586] <TB0>     INFO: Expecting 2560 events.
[15:06:32.543] <TB0>     INFO: 2560 events read in total (242ms).
[15:06:32.543] <TB0>     INFO: Test took 1465ms.
[15:06:32.543] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:06:32.544] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 62, 5 5
[15:06:33.051] <TB0>     INFO: Expecting 2560 events.
[15:06:34.008] <TB0>     INFO: 2560 events read in total (242ms).
[15:06:34.008] <TB0>     INFO: Test took 1464ms.
[15:06:34.008] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:06:34.009] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 67, 6 6
[15:06:34.516] <TB0>     INFO: Expecting 2560 events.
[15:06:35.472] <TB0>     INFO: 2560 events read in total (241ms).
[15:06:35.472] <TB0>     INFO: Test took 1463ms.
[15:06:35.473] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:06:35.474] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 42, 7 7
[15:06:35.980] <TB0>     INFO: Expecting 2560 events.
[15:06:36.936] <TB0>     INFO: 2560 events read in total (241ms).
[15:06:36.937] <TB0>     INFO: Test took 1463ms.
[15:06:36.937] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:06:36.938] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 8 8
[15:06:37.446] <TB0>     INFO: Expecting 2560 events.
[15:06:38.404] <TB0>     INFO: 2560 events read in total (244ms).
[15:06:38.404] <TB0>     INFO: Test took 1466ms.
[15:06:38.404] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:06:38.404] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 26, 9 9
[15:06:38.912] <TB0>     INFO: Expecting 2560 events.
[15:06:39.871] <TB0>     INFO: 2560 events read in total (244ms).
[15:06:39.871] <TB0>     INFO: Test took 1467ms.
[15:06:39.871] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:06:39.871] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 50, 10 10
[15:06:40.379] <TB0>     INFO: Expecting 2560 events.
[15:06:41.335] <TB0>     INFO: 2560 events read in total (241ms).
[15:06:41.336] <TB0>     INFO: Test took 1465ms.
[15:06:41.337] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:06:41.337] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 13, 11 11
[15:06:41.843] <TB0>     INFO: Expecting 2560 events.
[15:06:42.802] <TB0>     INFO: 2560 events read in total (244ms).
[15:06:42.802] <TB0>     INFO: Test took 1465ms.
[15:06:42.803] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:06:42.803] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 12 12
[15:06:43.312] <TB0>     INFO: Expecting 2560 events.
[15:06:44.270] <TB0>     INFO: 2560 events read in total (243ms).
[15:06:44.270] <TB0>     INFO: Test took 1467ms.
[15:06:44.270] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:06:44.271] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 5, 13 13
[15:06:44.779] <TB0>     INFO: Expecting 2560 events.
[15:06:45.736] <TB0>     INFO: 2560 events read in total (242ms).
[15:06:45.736] <TB0>     INFO: Test took 1465ms.
[15:06:45.737] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:06:45.737] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 14 14
[15:06:46.244] <TB0>     INFO: Expecting 2560 events.
[15:06:47.202] <TB0>     INFO: 2560 events read in total (243ms).
[15:06:47.202] <TB0>     INFO: Test took 1465ms.
[15:06:47.202] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:06:47.203] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 32, 15 15
[15:06:47.710] <TB0>     INFO: Expecting 2560 events.
[15:06:48.667] <TB0>     INFO: 2560 events read in total (242ms).
[15:06:48.667] <TB0>     INFO: Test took 1464ms.
[15:06:48.668] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:06:48.669] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC0
[15:06:48.669] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC1
[15:06:48.669] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC2
[15:06:48.669] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC3
[15:06:48.669] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC4
[15:06:48.669] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC5
[15:06:48.669] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC6
[15:06:48.669] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC7
[15:06:48.669] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[15:06:48.669] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC9
[15:06:48.669] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC10
[15:06:48.669] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC11
[15:06:48.669] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC12
[15:06:48.669] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[15:06:48.669] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC14
[15:06:48.669] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC15
[15:06:48.672] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:49.177] <TB0>     INFO: Expecting 655360 events.
[15:07:00.747] <TB0>     INFO: 655360 events read in total (10856ms).
[15:07:00.758] <TB0>     INFO: Expecting 655360 events.
[15:07:12.064] <TB0>     INFO: 655360 events read in total (10734ms).
[15:07:12.080] <TB0>     INFO: Expecting 655360 events.
[15:07:23.631] <TB0>     INFO: 655360 events read in total (10983ms).
[15:07:23.650] <TB0>     INFO: Expecting 655360 events.
[15:07:35.243] <TB0>     INFO: 655360 events read in total (11031ms).
[15:07:35.269] <TB0>     INFO: Expecting 655360 events.
[15:07:46.599] <TB0>     INFO: 655360 events read in total (10775ms).
[15:07:46.627] <TB0>     INFO: Expecting 655360 events.
[15:07:57.946] <TB0>     INFO: 655360 events read in total (10769ms).
[15:07:57.979] <TB0>     INFO: Expecting 655360 events.
[15:08:09.601] <TB0>     INFO: 655360 events read in total (11069ms).
[15:08:09.637] <TB0>     INFO: Expecting 655360 events.
[15:08:21.277] <TB0>     INFO: 655360 events read in total (11091ms).
[15:08:21.318] <TB0>     INFO: Expecting 655360 events.
[15:08:33.025] <TB0>     INFO: 655360 events read in total (11171ms).
[15:08:33.069] <TB0>     INFO: Expecting 655360 events.
[15:08:44.747] <TB0>     INFO: 655360 events read in total (11146ms).
[15:08:44.798] <TB0>     INFO: Expecting 655360 events.
[15:08:56.472] <TB0>     INFO: 655360 events read in total (11147ms).
[15:08:56.525] <TB0>     INFO: Expecting 655360 events.
[15:09:08.227] <TB0>     INFO: 655360 events read in total (11176ms).
[15:09:08.288] <TB0>     INFO: Expecting 655360 events.
[15:09:19.978] <TB0>     INFO: 655360 events read in total (11163ms).
[15:09:20.039] <TB0>     INFO: Expecting 655360 events.
[15:09:31.707] <TB0>     INFO: 655360 events read in total (11142ms).
[15:09:31.773] <TB0>     INFO: Expecting 655360 events.
[15:09:43.466] <TB0>     INFO: 655360 events read in total (11166ms).
[15:09:43.538] <TB0>     INFO: Expecting 655360 events.
[15:09:55.232] <TB0>     INFO: 655360 events read in total (11167ms).
[15:09:55.306] <TB0>     INFO: Test took 186634ms.
[15:09:55.399] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:55.707] <TB0>     INFO: Expecting 655360 events.
[15:10:07.517] <TB0>     INFO: 655360 events read in total (11096ms).
[15:10:07.529] <TB0>     INFO: Expecting 655360 events.
[15:10:19.164] <TB0>     INFO: 655360 events read in total (11079ms).
[15:10:19.180] <TB0>     INFO: Expecting 655360 events.
[15:10:30.815] <TB0>     INFO: 655360 events read in total (11075ms).
[15:10:30.837] <TB0>     INFO: Expecting 655360 events.
[15:10:42.480] <TB0>     INFO: 655360 events read in total (11095ms).
[15:10:42.504] <TB0>     INFO: Expecting 655360 events.
[15:10:54.144] <TB0>     INFO: 655360 events read in total (11089ms).
[15:10:54.174] <TB0>     INFO: Expecting 655360 events.
[15:11:05.771] <TB0>     INFO: 655360 events read in total (11059ms).
[15:11:05.807] <TB0>     INFO: Expecting 655360 events.
[15:11:17.381] <TB0>     INFO: 655360 events read in total (11035ms).
[15:11:17.419] <TB0>     INFO: Expecting 655360 events.
[15:11:29.050] <TB0>     INFO: 655360 events read in total (11092ms).
[15:11:29.091] <TB0>     INFO: Expecting 655360 events.
[15:11:40.755] <TB0>     INFO: 655360 events read in total (11130ms).
[15:11:40.800] <TB0>     INFO: Expecting 655360 events.
[15:11:52.465] <TB0>     INFO: 655360 events read in total (11136ms).
[15:11:52.515] <TB0>     INFO: Expecting 655360 events.
[15:12:04.163] <TB0>     INFO: 655360 events read in total (11121ms).
[15:12:04.217] <TB0>     INFO: Expecting 655360 events.
[15:12:15.875] <TB0>     INFO: 655360 events read in total (11131ms).
[15:12:15.933] <TB0>     INFO: Expecting 655360 events.
[15:12:27.618] <TB0>     INFO: 655360 events read in total (11158ms).
[15:12:27.681] <TB0>     INFO: Expecting 655360 events.
[15:12:39.337] <TB0>     INFO: 655360 events read in total (11130ms).
[15:12:39.404] <TB0>     INFO: Expecting 655360 events.
[15:12:51.058] <TB0>     INFO: 655360 events read in total (11128ms).
[15:12:51.130] <TB0>     INFO: Expecting 655360 events.
[15:13:02.769] <TB0>     INFO: 655360 events read in total (11112ms).
[15:13:02.850] <TB0>     INFO: Test took 187451ms.
[15:13:03.026] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:13:03.026] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:13:03.026] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:13:03.027] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:13:03.027] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:13:03.027] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:13:03.027] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:13:03.028] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:13:03.028] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:13:03.028] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:13:03.028] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:13:03.029] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:13:03.029] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:13:03.029] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:13:03.029] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:13:03.029] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:13:03.029] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:13:03.030] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:13:03.030] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:13:03.030] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:13:03.030] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:13:03.031] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:13:03.031] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:13:03.031] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:13:03.031] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:13:03.032] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:13:03.032] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:13:03.032] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:13:03.032] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:13:03.032] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:13:03.033] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:13:03.033] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:13:03.033] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:13:03.040] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:13:03.047] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:13:03.054] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:13:03.061] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:13:03.068] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:13:03.075] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:13:03.081] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:13:03.089] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:13:03.095] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:13:03.102] <TB0>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:13:03.109] <TB0>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:13:03.116] <TB0>     INFO: safety margin for low PH: adding 4, margin is now 24
[15:13:03.123] <TB0>     INFO: safety margin for low PH: adding 5, margin is now 25
[15:13:03.129] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:13:03.136] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:13:03.143] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:13:03.149] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:13:03.156] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:13:03.163] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:13:03.170] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:13:03.177] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:13:03.207] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-09_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C0.dat
[15:13:03.207] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-09_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C1.dat
[15:13:03.207] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-09_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C2.dat
[15:13:03.208] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-09_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C3.dat
[15:13:03.208] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-09_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C4.dat
[15:13:03.208] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-09_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C5.dat
[15:13:03.208] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-09_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C6.dat
[15:13:03.208] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-09_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C7.dat
[15:13:03.208] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-09_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C8.dat
[15:13:03.208] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-09_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C9.dat
[15:13:03.208] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-09_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C10.dat
[15:13:03.208] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-09_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C11.dat
[15:13:03.209] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-09_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C12.dat
[15:13:03.209] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-09_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C13.dat
[15:13:03.209] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-09_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C14.dat
[15:13:03.209] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-09_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C15.dat
[15:13:03.554] <TB0>     INFO: Expecting 41600 events.
[15:13:07.394] <TB0>     INFO: 41600 events read in total (3125ms).
[15:13:07.394] <TB0>     INFO: Test took 4182ms.
[15:13:08.046] <TB0>     INFO: Expecting 41600 events.
[15:13:11.883] <TB0>     INFO: 41600 events read in total (3122ms).
[15:13:11.883] <TB0>     INFO: Test took 4182ms.
[15:13:12.537] <TB0>     INFO: Expecting 41600 events.
[15:13:16.365] <TB0>     INFO: 41600 events read in total (3113ms).
[15:13:16.365] <TB0>     INFO: Test took 4174ms.
[15:13:16.672] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:16.804] <TB0>     INFO: Expecting 2560 events.
[15:13:17.763] <TB0>     INFO: 2560 events read in total (244ms).
[15:13:17.763] <TB0>     INFO: Test took 1091ms.
[15:13:17.766] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:18.271] <TB0>     INFO: Expecting 2560 events.
[15:13:19.230] <TB0>     INFO: 2560 events read in total (244ms).
[15:13:19.230] <TB0>     INFO: Test took 1464ms.
[15:13:19.233] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:19.740] <TB0>     INFO: Expecting 2560 events.
[15:13:20.698] <TB0>     INFO: 2560 events read in total (243ms).
[15:13:20.699] <TB0>     INFO: Test took 1466ms.
[15:13:20.701] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:21.207] <TB0>     INFO: Expecting 2560 events.
[15:13:22.168] <TB0>     INFO: 2560 events read in total (245ms).
[15:13:22.168] <TB0>     INFO: Test took 1467ms.
[15:13:22.170] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:22.677] <TB0>     INFO: Expecting 2560 events.
[15:13:23.636] <TB0>     INFO: 2560 events read in total (244ms).
[15:13:23.636] <TB0>     INFO: Test took 1466ms.
[15:13:23.638] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:24.146] <TB0>     INFO: Expecting 2560 events.
[15:13:25.103] <TB0>     INFO: 2560 events read in total (242ms).
[15:13:25.104] <TB0>     INFO: Test took 1466ms.
[15:13:25.106] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:25.612] <TB0>     INFO: Expecting 2560 events.
[15:13:26.570] <TB0>     INFO: 2560 events read in total (243ms).
[15:13:26.570] <TB0>     INFO: Test took 1464ms.
[15:13:26.572] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:27.079] <TB0>     INFO: Expecting 2560 events.
[15:13:28.037] <TB0>     INFO: 2560 events read in total (243ms).
[15:13:28.037] <TB0>     INFO: Test took 1465ms.
[15:13:28.039] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:28.546] <TB0>     INFO: Expecting 2560 events.
[15:13:29.505] <TB0>     INFO: 2560 events read in total (245ms).
[15:13:29.506] <TB0>     INFO: Test took 1467ms.
[15:13:29.508] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:30.014] <TB0>     INFO: Expecting 2560 events.
[15:13:30.973] <TB0>     INFO: 2560 events read in total (244ms).
[15:13:30.974] <TB0>     INFO: Test took 1466ms.
[15:13:30.975] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:31.482] <TB0>     INFO: Expecting 2560 events.
[15:13:32.440] <TB0>     INFO: 2560 events read in total (243ms).
[15:13:32.441] <TB0>     INFO: Test took 1466ms.
[15:13:32.442] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:32.950] <TB0>     INFO: Expecting 2560 events.
[15:13:33.910] <TB0>     INFO: 2560 events read in total (245ms).
[15:13:33.910] <TB0>     INFO: Test took 1468ms.
[15:13:33.912] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:34.419] <TB0>     INFO: Expecting 2560 events.
[15:13:35.377] <TB0>     INFO: 2560 events read in total (243ms).
[15:13:35.378] <TB0>     INFO: Test took 1466ms.
[15:13:35.379] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:35.886] <TB0>     INFO: Expecting 2560 events.
[15:13:36.846] <TB0>     INFO: 2560 events read in total (245ms).
[15:13:36.846] <TB0>     INFO: Test took 1467ms.
[15:13:36.848] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:37.355] <TB0>     INFO: Expecting 2560 events.
[15:13:38.313] <TB0>     INFO: 2560 events read in total (243ms).
[15:13:38.313] <TB0>     INFO: Test took 1465ms.
[15:13:38.316] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:38.822] <TB0>     INFO: Expecting 2560 events.
[15:13:39.779] <TB0>     INFO: 2560 events read in total (242ms).
[15:13:39.780] <TB0>     INFO: Test took 1464ms.
[15:13:39.782] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:40.289] <TB0>     INFO: Expecting 2560 events.
[15:13:41.249] <TB0>     INFO: 2560 events read in total (243ms).
[15:13:41.250] <TB0>     INFO: Test took 1469ms.
[15:13:41.252] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:41.758] <TB0>     INFO: Expecting 2560 events.
[15:13:42.717] <TB0>     INFO: 2560 events read in total (244ms).
[15:13:42.718] <TB0>     INFO: Test took 1467ms.
[15:13:42.720] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:43.226] <TB0>     INFO: Expecting 2560 events.
[15:13:44.185] <TB0>     INFO: 2560 events read in total (244ms).
[15:13:44.185] <TB0>     INFO: Test took 1465ms.
[15:13:44.187] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:44.694] <TB0>     INFO: Expecting 2560 events.
[15:13:45.651] <TB0>     INFO: 2560 events read in total (242ms).
[15:13:45.652] <TB0>     INFO: Test took 1465ms.
[15:13:45.653] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:46.160] <TB0>     INFO: Expecting 2560 events.
[15:13:47.119] <TB0>     INFO: 2560 events read in total (244ms).
[15:13:47.119] <TB0>     INFO: Test took 1466ms.
[15:13:47.121] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:47.628] <TB0>     INFO: Expecting 2560 events.
[15:13:48.588] <TB0>     INFO: 2560 events read in total (245ms).
[15:13:48.588] <TB0>     INFO: Test took 1467ms.
[15:13:48.590] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:49.097] <TB0>     INFO: Expecting 2560 events.
[15:13:50.057] <TB0>     INFO: 2560 events read in total (245ms).
[15:13:50.058] <TB0>     INFO: Test took 1468ms.
[15:13:50.059] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:50.567] <TB0>     INFO: Expecting 2560 events.
[15:13:51.525] <TB0>     INFO: 2560 events read in total (243ms).
[15:13:51.526] <TB0>     INFO: Test took 1467ms.
[15:13:51.527] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:52.034] <TB0>     INFO: Expecting 2560 events.
[15:13:52.994] <TB0>     INFO: 2560 events read in total (245ms).
[15:13:52.994] <TB0>     INFO: Test took 1467ms.
[15:13:52.996] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:53.503] <TB0>     INFO: Expecting 2560 events.
[15:13:54.461] <TB0>     INFO: 2560 events read in total (243ms).
[15:13:54.462] <TB0>     INFO: Test took 1466ms.
[15:13:54.464] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:54.970] <TB0>     INFO: Expecting 2560 events.
[15:13:55.928] <TB0>     INFO: 2560 events read in total (243ms).
[15:13:55.929] <TB0>     INFO: Test took 1465ms.
[15:13:55.931] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:56.438] <TB0>     INFO: Expecting 2560 events.
[15:13:57.395] <TB0>     INFO: 2560 events read in total (242ms).
[15:13:57.396] <TB0>     INFO: Test took 1466ms.
[15:13:57.398] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:57.905] <TB0>     INFO: Expecting 2560 events.
[15:13:58.865] <TB0>     INFO: 2560 events read in total (245ms).
[15:13:58.865] <TB0>     INFO: Test took 1467ms.
[15:13:58.867] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:59.373] <TB0>     INFO: Expecting 2560 events.
[15:14:00.333] <TB0>     INFO: 2560 events read in total (245ms).
[15:14:00.334] <TB0>     INFO: Test took 1467ms.
[15:14:00.336] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:14:00.842] <TB0>     INFO: Expecting 2560 events.
[15:14:01.802] <TB0>     INFO: 2560 events read in total (244ms).
[15:14:01.803] <TB0>     INFO: Test took 1468ms.
[15:14:01.805] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:14:02.311] <TB0>     INFO: Expecting 2560 events.
[15:14:03.270] <TB0>     INFO: 2560 events read in total (244ms).
[15:14:03.271] <TB0>     INFO: Test took 1466ms.
[15:14:04.289] <TB0>     INFO: PixTestPhOptimization::doTest() done, duration: 472 seconds
[15:14:04.289] <TB0>     INFO: PH scale (per ROC):    84  77  78  68  77  80  74  78  80  69  70  81  67  78  77  76
[15:14:04.289] <TB0>     INFO: PH offset (per ROC):  163 180 174 201 176 173 173 172 192 184 189 186 177 174 187 176
[15:14:04.469] <TB0>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:14:04.473] <TB0>     INFO: ######################################################################
[15:14:04.473] <TB0>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:14:04.473] <TB0>     INFO: ######################################################################
[15:14:04.473] <TB0>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:14:04.484] <TB0>     INFO: scanning low vcal = 10
[15:14:04.826] <TB0>     INFO: Expecting 41600 events.
[15:14:08.548] <TB0>     INFO: 41600 events read in total (3006ms).
[15:14:08.548] <TB0>     INFO: Test took 4064ms.
[15:14:08.550] <TB0>     INFO: scanning low vcal = 20
[15:14:09.056] <TB0>     INFO: Expecting 41600 events.
[15:14:12.771] <TB0>     INFO: 41600 events read in total (3000ms).
[15:14:12.771] <TB0>     INFO: Test took 4221ms.
[15:14:12.773] <TB0>     INFO: scanning low vcal = 30
[15:14:13.280] <TB0>     INFO: Expecting 41600 events.
[15:14:17.017] <TB0>     INFO: 41600 events read in total (3022ms).
[15:14:17.017] <TB0>     INFO: Test took 4244ms.
[15:14:17.019] <TB0>     INFO: scanning low vcal = 40
[15:14:17.525] <TB0>     INFO: Expecting 41600 events.
[15:14:21.790] <TB0>     INFO: 41600 events read in total (3550ms).
[15:14:21.791] <TB0>     INFO: Test took 4772ms.
[15:14:21.794] <TB0>     INFO: scanning low vcal = 50
[15:14:22.212] <TB0>     INFO: Expecting 41600 events.
[15:14:26.458] <TB0>     INFO: 41600 events read in total (3531ms).
[15:14:26.459] <TB0>     INFO: Test took 4665ms.
[15:14:26.463] <TB0>     INFO: scanning low vcal = 60
[15:14:26.887] <TB0>     INFO: Expecting 41600 events.
[15:14:31.169] <TB0>     INFO: 41600 events read in total (3567ms).
[15:14:31.169] <TB0>     INFO: Test took 4706ms.
[15:14:31.172] <TB0>     INFO: scanning low vcal = 70
[15:14:31.594] <TB0>     INFO: Expecting 41600 events.
[15:14:35.856] <TB0>     INFO: 41600 events read in total (3547ms).
[15:14:35.856] <TB0>     INFO: Test took 4684ms.
[15:14:35.859] <TB0>     INFO: scanning low vcal = 80
[15:14:36.281] <TB0>     INFO: Expecting 41600 events.
[15:14:40.548] <TB0>     INFO: 41600 events read in total (3552ms).
[15:14:40.549] <TB0>     INFO: Test took 4690ms.
[15:14:40.552] <TB0>     INFO: scanning low vcal = 90
[15:14:40.973] <TB0>     INFO: Expecting 41600 events.
[15:14:45.249] <TB0>     INFO: 41600 events read in total (3561ms).
[15:14:45.249] <TB0>     INFO: Test took 4697ms.
[15:14:45.253] <TB0>     INFO: scanning low vcal = 100
[15:14:45.677] <TB0>     INFO: Expecting 41600 events.
[15:14:50.061] <TB0>     INFO: 41600 events read in total (3669ms).
[15:14:50.062] <TB0>     INFO: Test took 4809ms.
[15:14:50.065] <TB0>     INFO: scanning low vcal = 110
[15:14:50.488] <TB0>     INFO: Expecting 41600 events.
[15:14:54.771] <TB0>     INFO: 41600 events read in total (3568ms).
[15:14:54.772] <TB0>     INFO: Test took 4707ms.
[15:14:54.775] <TB0>     INFO: scanning low vcal = 120
[15:14:55.196] <TB0>     INFO: Expecting 41600 events.
[15:14:59.462] <TB0>     INFO: 41600 events read in total (3551ms).
[15:14:59.462] <TB0>     INFO: Test took 4687ms.
[15:14:59.465] <TB0>     INFO: scanning low vcal = 130
[15:14:59.887] <TB0>     INFO: Expecting 41600 events.
[15:15:04.160] <TB0>     INFO: 41600 events read in total (3558ms).
[15:15:04.160] <TB0>     INFO: Test took 4695ms.
[15:15:04.163] <TB0>     INFO: scanning low vcal = 140
[15:15:04.584] <TB0>     INFO: Expecting 41600 events.
[15:15:08.850] <TB0>     INFO: 41600 events read in total (3551ms).
[15:15:08.851] <TB0>     INFO: Test took 4688ms.
[15:15:08.854] <TB0>     INFO: scanning low vcal = 150
[15:15:09.274] <TB0>     INFO: Expecting 41600 events.
[15:15:13.538] <TB0>     INFO: 41600 events read in total (3549ms).
[15:15:13.539] <TB0>     INFO: Test took 4685ms.
[15:15:13.542] <TB0>     INFO: scanning low vcal = 160
[15:15:13.967] <TB0>     INFO: Expecting 41600 events.
[15:15:18.246] <TB0>     INFO: 41600 events read in total (3565ms).
[15:15:18.246] <TB0>     INFO: Test took 4704ms.
[15:15:18.249] <TB0>     INFO: scanning low vcal = 170
[15:15:18.671] <TB0>     INFO: Expecting 41600 events.
[15:15:22.939] <TB0>     INFO: 41600 events read in total (3554ms).
[15:15:22.940] <TB0>     INFO: Test took 4690ms.
[15:15:22.944] <TB0>     INFO: scanning low vcal = 180
[15:15:23.369] <TB0>     INFO: Expecting 41600 events.
[15:15:27.628] <TB0>     INFO: 41600 events read in total (3544ms).
[15:15:27.629] <TB0>     INFO: Test took 4684ms.
[15:15:27.631] <TB0>     INFO: scanning low vcal = 190
[15:15:28.055] <TB0>     INFO: Expecting 41600 events.
[15:15:32.320] <TB0>     INFO: 41600 events read in total (3550ms).
[15:15:32.321] <TB0>     INFO: Test took 4690ms.
[15:15:32.323] <TB0>     INFO: scanning low vcal = 200
[15:15:32.747] <TB0>     INFO: Expecting 41600 events.
[15:15:37.014] <TB0>     INFO: 41600 events read in total (3552ms).
[15:15:37.016] <TB0>     INFO: Test took 4693ms.
[15:15:37.019] <TB0>     INFO: scanning low vcal = 210
[15:15:37.443] <TB0>     INFO: Expecting 41600 events.
[15:15:41.714] <TB0>     INFO: 41600 events read in total (3556ms).
[15:15:41.715] <TB0>     INFO: Test took 4696ms.
[15:15:41.717] <TB0>     INFO: scanning low vcal = 220
[15:15:42.143] <TB0>     INFO: Expecting 41600 events.
[15:15:46.403] <TB0>     INFO: 41600 events read in total (3545ms).
[15:15:46.404] <TB0>     INFO: Test took 4687ms.
[15:15:46.407] <TB0>     INFO: scanning low vcal = 230
[15:15:46.830] <TB0>     INFO: Expecting 41600 events.
[15:15:51.091] <TB0>     INFO: 41600 events read in total (3546ms).
[15:15:51.092] <TB0>     INFO: Test took 4685ms.
[15:15:51.095] <TB0>     INFO: scanning low vcal = 240
[15:15:51.519] <TB0>     INFO: Expecting 41600 events.
[15:15:55.776] <TB0>     INFO: 41600 events read in total (3542ms).
[15:15:55.777] <TB0>     INFO: Test took 4682ms.
[15:15:55.780] <TB0>     INFO: scanning low vcal = 250
[15:15:56.204] <TB0>     INFO: Expecting 41600 events.
[15:16:00.460] <TB0>     INFO: 41600 events read in total (3542ms).
[15:16:00.460] <TB0>     INFO: Test took 4680ms.
[15:16:00.464] <TB0>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:16:00.890] <TB0>     INFO: Expecting 41600 events.
[15:16:05.145] <TB0>     INFO: 41600 events read in total (3540ms).
[15:16:05.145] <TB0>     INFO: Test took 4681ms.
[15:16:05.148] <TB0>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:16:05.574] <TB0>     INFO: Expecting 41600 events.
[15:16:09.834] <TB0>     INFO: 41600 events read in total (3546ms).
[15:16:09.835] <TB0>     INFO: Test took 4686ms.
[15:16:09.837] <TB0>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:16:10.263] <TB0>     INFO: Expecting 41600 events.
[15:16:14.518] <TB0>     INFO: 41600 events read in total (3540ms).
[15:16:14.519] <TB0>     INFO: Test took 4682ms.
[15:16:14.522] <TB0>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:16:14.952] <TB0>     INFO: Expecting 41600 events.
[15:16:19.198] <TB0>     INFO: 41600 events read in total (3531ms).
[15:16:19.199] <TB0>     INFO: Test took 4677ms.
[15:16:19.204] <TB0>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:16:19.623] <TB0>     INFO: Expecting 41600 events.
[15:16:23.872] <TB0>     INFO: 41600 events read in total (3535ms).
[15:16:23.873] <TB0>     INFO: Test took 4669ms.
[15:16:24.481] <TB0>     INFO: PixTestGainPedestal::measure() done 
[15:16:24.485] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:16:24.485] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:16:24.485] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:16:24.485] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:16:24.486] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:16:24.486] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:16:24.486] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:16:24.486] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:16:24.486] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:16:24.487] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:16:24.487] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:16:24.487] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:16:24.488] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:16:24.488] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:16:24.488] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:16:24.488] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:17:05.641] <TB0>     INFO: PixTestGainPedestal::fit() done
[15:17:05.641] <TB0>     INFO: non-linearity mean:  0.955 0.966 0.956 0.957 0.964 0.958 0.956 0.958 0.967 0.956 0.962 0.958 0.956 0.958 0.958 0.965
[15:17:05.641] <TB0>     INFO: non-linearity RMS:   0.006 0.005 0.005 0.006 0.005 0.005 0.006 0.006 0.004 0.006 0.006 0.006 0.007 0.007 0.006 0.004
[15:17:05.641] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-2-09_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:17:05.665] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-2-09_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:17:05.688] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-2-09_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:17:05.712] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-2-09_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:17:05.735] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-2-09_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:17:05.758] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-2-09_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:17:05.782] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-2-09_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:17:05.805] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-2-09_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:17:05.829] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-2-09_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:17:05.852] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-2-09_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:17:05.875] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-2-09_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:17:05.898] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-2-09_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:17:05.922] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-2-09_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:17:05.945] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-2-09_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:17:05.968] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-2-09_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:17:05.992] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-2-09_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:17:06.015] <TB0>     INFO: PixTestGainPedestal::doTest() done, duration: 181 seconds
[15:17:06.015] <TB0>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:17:06.022] <TB0>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:17:06.023] <TB0>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:17:06.025] <TB0>     INFO: ######################################################################
[15:17:06.025] <TB0>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:17:06.025] <TB0>     INFO: ######################################################################
[15:17:06.028] <TB0>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:17:06.039] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:17:06.039] <TB0>     INFO:     run 1 of 1
[15:17:06.039] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:17:06.383] <TB0>     INFO: Expecting 3120000 events.
[15:17:56.036] <TB0>     INFO: 1295210 events read in total (48938ms).
[15:18:44.865] <TB0>     INFO: 2588835 events read in total (97768ms).
[15:19:05.044] <TB0>     INFO: 3120000 events read in total (117947ms).
[15:19:05.084] <TB0>     INFO: Test took 119046ms.
[15:19:05.164] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:19:05.287] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:19:06.702] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:19:08.148] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:19:09.615] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:19:11.061] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:19:12.531] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:19:13.987] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:19:15.469] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:19:16.853] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:19:18.235] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:19:19.571] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:19:20.996] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:19:22.506] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:19:23.977] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:19:25.436] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:19:26.848] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:19:28.238] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 385941504
[15:19:28.269] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:19:28.269] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.6759, RMS = 1.08914
[15:19:28.269] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:19:28.269] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:19:28.269] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.6422, RMS = 1.12966
[15:19:28.269] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:19:28.270] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:19:28.270] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.8573, RMS = 1.07913
[15:19:28.270] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:19:28.270] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:19:28.270] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.3061, RMS = 1.17509
[15:19:28.270] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:19:28.271] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:19:28.271] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.9249, RMS = 1.71472
[15:19:28.271] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[15:19:28.271] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:19:28.271] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 88.3425, RMS = 1.87974
[15:19:28.272] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[15:19:28.273] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:19:28.273] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.9341, RMS = 1.311
[15:19:28.273] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[15:19:28.273] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:19:28.273] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.9749, RMS = 1.37943
[15:19:28.273] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[15:19:28.274] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:19:28.274] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.3731, RMS = 1.54225
[15:19:28.274] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[15:19:28.274] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:19:28.274] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.7841, RMS = 1.50521
[15:19:28.274] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[15:19:28.275] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:19:28.275] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.8735, RMS = 1.32005
[15:19:28.275] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[15:19:28.275] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:19:28.275] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.8995, RMS = 1.3506
[15:19:28.275] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[15:19:28.277] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:19:28.277] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.0128, RMS = 1.45473
[15:19:28.277] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[15:19:28.277] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:19:28.277] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.856, RMS = 1.71013
[15:19:28.277] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[15:19:28.278] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:19:28.278] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.8798, RMS = 1.09241
[15:19:28.278] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[15:19:28.278] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:19:28.278] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.9676, RMS = 1.54929
[15:19:28.278] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[15:19:28.279] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:19:28.279] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.0027, RMS = 1.07632
[15:19:28.279] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:19:28.279] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:19:28.279] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.2342, RMS = 1.30061
[15:19:28.279] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:19:28.280] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:19:28.280] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.1955, RMS = 0.800219
[15:19:28.280] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:19:28.280] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:19:28.280] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.287, RMS = 0.829751
[15:19:28.280] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:19:28.281] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:19:28.281] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.7891, RMS = 2.22409
[15:19:28.281] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[15:19:28.282] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:19:28.282] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.9949, RMS = 2.35932
[15:19:28.282] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[15:19:28.283] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:19:28.283] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 89.563, RMS = 1.95979
[15:19:28.283] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 100
[15:19:28.283] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:19:28.283] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 89.388, RMS = 1.89768
[15:19:28.283] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 99
[15:19:28.284] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:19:28.284] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.791, RMS = 1.75121
[15:19:28.284] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[15:19:28.284] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:19:28.284] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.3484, RMS = 1.42422
[15:19:28.284] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[15:19:28.285] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:19:28.285] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.6395, RMS = 1.26307
[15:19:28.285] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[15:19:28.285] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:19:28.285] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.2247, RMS = 0.876443
[15:19:28.285] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:19:28.286] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:19:28.286] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.58, RMS = 0.878994
[15:19:28.286] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:19:28.286] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:19:28.286] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.2746, RMS = 1.02469
[15:19:28.286] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:19:28.287] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:19:28.288] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.4968, RMS = 1.09973
[15:19:28.288] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:19:28.288] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:19:28.288] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.7275, RMS = 1.58907
[15:19:28.288] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:19:28.291] <TB0>     INFO: PixTestBB3Map::doTest() done, duration: 142 seconds
[15:19:28.291] <TB0>     INFO: number of dead bumps (per ROC):     0    1    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[15:19:28.291] <TB0>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:19:28.389] <TB0>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:19:28.389] <TB0>     INFO: enter test to run
[15:19:28.389] <TB0>     INFO:   test:  no parameter change
[15:19:28.390] <TB0>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 400.3mA
[15:19:28.391] <TB0>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 476.7mA
[15:19:28.391] <TB0>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.0 C
[15:19:28.391] <TB0>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:19:28.877] <TB0>    QUIET: Connection to board 133 closed.
[15:19:28.877] <TB0>     INFO: pXar: this is the end, my friend
[15:19:28.877] <TB0>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
