
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/tmp/tmp.m62wemyBVS/dummy.tcl'
100 Beta devices matching pattern found, 100 enabled.
enable_beta_device: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1540.094 ; gain = 10.516 ; free physical = 46160 ; free virtual = 508017
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/data/ip'.
add_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1583.223 ; gain = 43.129 ; free physical = 46532 ; free virtual = 509538
Command: link_design -top design_1_wrapper -part xczu9eg-ffvb1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-454] Reading design checkpoint '/tmp/tmp.m62wemyBVS/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.dcp' for cell 'design_1_i/zynq_ultra_ps_e_0'
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/tmp/tmp.m62wemyBVS/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2469.062 ; gain = 0.000 ; free physical = 22112 ; free virtual = 483633
Finished Parsing XDC File [/tmp/tmp.m62wemyBVS/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2540.598 ; gain = 0.000 ; free physical = 21735 ; free virtual = 482947
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:58 . Memory (MB): peak = 2540.598 ; gain = 957.375 ; free physical = 21734 ; free virtual = 482946
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2557.348 ; gain = 16.750 ; free physical = 20978 ; free virtual = 481837

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 7692e981

Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 2804.848 ; gain = 247.500 ; free physical = 21594 ; free virtual = 481138
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 264 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 643db585

Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 2804.848 ; gain = 247.500 ; free physical = 21592 ; free virtual = 481135
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 2 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 89abcf42

Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 2804.848 ; gain = 247.500 ; free physical = 21499 ; free virtual = 481042
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 36 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 89abcf42

Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 2804.848 ; gain = 247.500 ; free physical = 21484 ; free virtual = 481028
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 89abcf42

Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 2804.848 ; gain = 247.500 ; free physical = 21476 ; free virtual = 481020
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 89abcf42

Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 2804.848 ; gain = 247.500 ; free physical = 21482 ; free virtual = 481026
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |             264  |                                              0  |
|  Constant propagation         |               0  |               2  |                                              0  |
|  Sweep                        |               0  |              36  |                                              1  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              1  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2804.848 ; gain = 0.000 ; free physical = 21478 ; free virtual = 481022
Ending Logic Optimization Task | Checksum: f3b1c587

Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 2804.848 ; gain = 247.500 ; free physical = 21467 ; free virtual = 481011

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: f3b1c587

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2804.848 ; gain = 0.000 ; free physical = 21451 ; free virtual = 480998

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2804.848 ; gain = 0.000 ; free physical = 21451 ; free virtual = 480997
Ending Netlist Obfuscation Task | Checksum: f3b1c587

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2804.848 ; gain = 0.000 ; free physical = 21449 ; free virtual = 480996
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:24 . Memory (MB): peak = 2804.848 ; gain = 264.250 ; free physical = 21446 ; free virtual = 480994
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2804.848 ; gain = 0.000 ; free physical = 21444 ; free virtual = 480992
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/tmp/tmp.m62wemyBVS/temp/project_1.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /tmp/tmp.m62wemyBVS/temp/project_1.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2944.195 ; gain = 0.000 ; free physical = 19620 ; free virtual = 479038
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 00000000

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2944.195 ; gain = 0.000 ; free physical = 19634 ; free virtual = 479052
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2944.195 ; gain = 0.000 ; free physical = 19631 ; free virtual = 479049

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 9a35c62d

Time (s): cpu = 00:00:46 ; elapsed = 00:01:53 . Memory (MB): peak = 4161.719 ; gain = 1217.523 ; free physical = 35341 ; free virtual = 491656

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 197b350de

Time (s): cpu = 00:00:48 ; elapsed = 00:01:59 . Memory (MB): peak = 4193.730 ; gain = 1249.535 ; free physical = 35214 ; free virtual = 491526

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 197b350de

Time (s): cpu = 00:00:48 ; elapsed = 00:01:59 . Memory (MB): peak = 4193.730 ; gain = 1249.535 ; free physical = 35213 ; free virtual = 491525
Phase 1 Placer Initialization | Checksum: 197b350de

Time (s): cpu = 00:00:48 ; elapsed = 00:01:59 . Memory (MB): peak = 4193.730 ; gain = 1249.535 ; free physical = 35224 ; free virtual = 491536

Phase 2 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4193.730 ; gain = 0.000 ; free physical = 35223 ; free virtual = 491535
Phase 2 Final Placement Cleanup | Checksum: 197b350de

Time (s): cpu = 00:00:48 ; elapsed = 00:01:59 . Memory (MB): peak = 4193.730 ; gain = 1249.535 ; free physical = 35224 ; free virtual = 491536
INFO: [Place 30-281] No place-able instance is found; design doesn't contain any instance or all instances are placed
Ending Placer Task | Checksum: 9a35c62d

Time (s): cpu = 00:00:48 ; elapsed = 00:01:59 . Memory (MB): peak = 4193.730 ; gain = 1249.535 ; free physical = 35222 ; free virtual = 491534
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:50 ; elapsed = 00:02:02 . Memory (MB): peak = 4193.730 ; gain = 1258.441 ; free physical = 35237 ; free virtual = 491549
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4193.730 ; gain = 0.000 ; free physical = 35227 ; free virtual = 491538
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.27 . Memory (MB): peak = 4193.730 ; gain = 0.000 ; free physical = 35135 ; free virtual = 491450
INFO: [Common 17-1381] The checkpoint '/tmp/tmp.m62wemyBVS/temp/project_1.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.73 . Memory (MB): peak = 4193.730 ; gain = 0.000 ; free physical = 34864 ; free virtual = 491178
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.18 . Memory (MB): peak = 4193.730 ; gain = 0.000 ; free physical = 34685 ; free virtual = 490999
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4193.730 ; gain = 0.000 ; free physical = 34644 ; free virtual = 490958
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.11 . Memory (MB): peak = 4193.730 ; gain = 0.000 ; free physical = 34644 ; free virtual = 490961
INFO: [Common 17-1381] The checkpoint '/tmp/tmp.m62wemyBVS/temp/project_1.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 9a35c62d ConstDB: 0 ShapeSum: 0 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: a40e060d

Time (s): cpu = 00:01:28 ; elapsed = 00:01:11 . Memory (MB): peak = 4235.723 ; gain = 41.992 ; free physical = 27709 ; free virtual = 485133
Post Restoration Checksum: NetGraph: 85c43808 NumContArr: 1e49ce05 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: a40e060d

Time (s): cpu = 00:01:28 ; elapsed = 00:01:11 . Memory (MB): peak = 4242.566 ; gain = 48.836 ; free physical = 27694 ; free virtual = 485119

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: a40e060d

Time (s): cpu = 00:01:28 ; elapsed = 00:01:11 . Memory (MB): peak = 4267.918 ; gain = 74.188 ; free physical = 27631 ; free virtual = 485056

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: a40e060d

Time (s): cpu = 00:01:28 ; elapsed = 00:01:11 . Memory (MB): peak = 4267.918 ; gain = 74.188 ; free physical = 27630 ; free virtual = 485055

Phase 2.4 Global Clock Net Routing
Phase 2.4 Global Clock Net Routing | Checksum: a40e060d

Time (s): cpu = 00:01:29 ; elapsed = 00:01:13 . Memory (MB): peak = 4307.246 ; gain = 113.516 ; free physical = 27713 ; free virtual = 484718

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: a40e060d

Time (s): cpu = 00:01:29 ; elapsed = 00:01:13 . Memory (MB): peak = 4307.246 ; gain = 113.516 ; free physical = 27686 ; free virtual = 484691
Phase 2 Router Initialization | Checksum: a40e060d

Time (s): cpu = 00:01:29 ; elapsed = 00:01:13 . Memory (MB): peak = 4307.246 ; gain = 113.516 ; free physical = 27668 ; free virtual = 484673

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
 Number of Nodes with overlaps = 0
Phase 3 Initial Routing | Checksum: 8084f8b2

Time (s): cpu = 00:01:34 ; elapsed = 00:01:15 . Memory (MB): peak = 4308.250 ; gain = 114.520 ; free physical = 26613 ; free virtual = 483536

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.1 Global Iteration 0 | Checksum: 8084f8b2

Time (s): cpu = 00:01:34 ; elapsed = 00:01:15 . Memory (MB): peak = 4308.250 ; gain = 114.520 ; free physical = 26613 ; free virtual = 483537

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 8084f8b2

Time (s): cpu = 00:01:34 ; elapsed = 00:01:15 . Memory (MB): peak = 4308.250 ; gain = 114.520 ; free physical = 26618 ; free virtual = 483542
Phase 4 Rip-up And Reroute | Checksum: 8084f8b2

Time (s): cpu = 00:01:34 ; elapsed = 00:01:15 . Memory (MB): peak = 4308.250 ; gain = 114.520 ; free physical = 26619 ; free virtual = 483543

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 8084f8b2

Time (s): cpu = 00:01:34 ; elapsed = 00:01:15 . Memory (MB): peak = 4308.250 ; gain = 114.520 ; free physical = 26649 ; free virtual = 483573

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 8084f8b2

Time (s): cpu = 00:01:34 ; elapsed = 00:01:15 . Memory (MB): peak = 4308.250 ; gain = 114.520 ; free physical = 26656 ; free virtual = 483580
Phase 5 Delay and Skew Optimization | Checksum: 8084f8b2

Time (s): cpu = 00:01:34 ; elapsed = 00:01:15 . Memory (MB): peak = 4308.250 ; gain = 114.520 ; free physical = 26658 ; free virtual = 483582

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 8084f8b2

Time (s): cpu = 00:01:34 ; elapsed = 00:01:15 . Memory (MB): peak = 4308.250 ; gain = 114.520 ; free physical = 26702 ; free virtual = 483626
Phase 6.1 Hold Fix Iter | Checksum: 8084f8b2

Time (s): cpu = 00:01:34 ; elapsed = 00:01:15 . Memory (MB): peak = 4308.250 ; gain = 114.520 ; free physical = 26713 ; free virtual = 483638
Phase 6 Post Hold Fix | Checksum: 8084f8b2

Time (s): cpu = 00:01:34 ; elapsed = 00:01:15 . Memory (MB): peak = 4308.250 ; gain = 114.520 ; free physical = 26724 ; free virtual = 483649

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000685604 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 8084f8b2

Time (s): cpu = 00:01:35 ; elapsed = 00:01:15 . Memory (MB): peak = 4308.250 ; gain = 114.520 ; free physical = 26931 ; free virtual = 483795

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 8084f8b2

Time (s): cpu = 00:01:35 ; elapsed = 00:01:15 . Memory (MB): peak = 4308.250 ; gain = 114.520 ; free physical = 26930 ; free virtual = 483788

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 8084f8b2

Time (s): cpu = 00:01:35 ; elapsed = 00:01:15 . Memory (MB): peak = 4308.250 ; gain = 114.520 ; free physical = 26919 ; free virtual = 483778

Phase 10 Route finalize
Phase 10 Route finalize | Checksum: 8084f8b2

Time (s): cpu = 00:01:35 ; elapsed = 00:01:16 . Memory (MB): peak = 4308.250 ; gain = 114.520 ; free physical = 26912 ; free virtual = 483771

Phase 11 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=inf    | TNS=0.000  | WHS=inf    | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 11 Post Router Timing | Checksum: 8084f8b2

Time (s): cpu = 00:01:35 ; elapsed = 00:01:16 . Memory (MB): peak = 4308.250 ; gain = 114.520 ; free physical = 26902 ; free virtual = 483763
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:35 ; elapsed = 00:01:16 . Memory (MB): peak = 4308.250 ; gain = 114.520 ; free physical = 27118 ; free virtual = 483903

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:36 ; elapsed = 00:01:17 . Memory (MB): peak = 4308.250 ; gain = 114.520 ; free physical = 27122 ; free virtual = 483907
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4308.250 ; gain = 0.000 ; free physical = 27120 ; free virtual = 483905
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.14 . Memory (MB): peak = 4308.250 ; gain = 0.000 ; free physical = 27042 ; free virtual = 483833
INFO: [Common 17-1381] The checkpoint '/tmp/tmp.m62wemyBVS/temp/project_1.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /tmp/tmp.m62wemyBVS/temp/project_1.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /tmp/tmp.m62wemyBVS/temp/project_1.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
82 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
101 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:30 ; elapsed = 00:00:40 . Memory (MB): peak = 4401.367 ; gain = 5.074 ; free physical = 33183 ; free virtual = 489366
INFO: [Common 17-206] Exiting Vivado at Sat May 25 00:48:21 2019...
