WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2641311 heartbeat IPC: 3.786 cumulative IPC: 3.786 (Simulation time: 00 hr 00 min 17 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5260326 heartbeat IPC: 3.818 cumulative IPC: 3.802 (Simulation time: 00 hr 00 min 35 sec)
Warmup finished CPU 0 instructions: 25000000 cycles: 6573874 cumulative IPC: 3.803 (Simulation time: 00 hr 00 min 44 sec)
Warmup complete CPU 0 instructions: 25000000 cycles: 6573874 cumulative IPC: 3.803 (Simulation time: 00 hr 00 min 44 sec)
Heartbeat CPU 0 instructions: 30000001 cycles: 8218926 heartbeat IPC: 3.38 cumulative IPC: 3.039 (Simulation time: 00 hr 00 min 55 sec)
Heartbeat CPU 0 instructions: 40000001 cycles: 11322364 heartbeat IPC: 3.222 cumulative IPC: 3.159 (Simulation time: 00 hr 01 min 18 sec)
Heartbeat CPU 0 instructions: 50000000 cycles: 14429666 heartbeat IPC: 3.218 cumulative IPC: 3.182 (Simulation time: 00 hr 01 min 40 sec)
Heartbeat CPU 0 instructions: 60000000 cycles: 17536179 heartbeat IPC: 3.219 cumulative IPC: 3.193 (Simulation time: 00 hr 02 min 02 sec)
Heartbeat CPU 0 instructions: 70000003 cycles: 20644763 heartbeat IPC: 3.217 cumulative IPC: 3.198 (Simulation time: 00 hr 02 min 25 sec)
Heartbeat CPU 0 instructions: 80000000 cycles: 23748333 heartbeat IPC: 3.222 cumulative IPC: 3.202 (Simulation time: 00 hr 02 min 47 sec)
Heartbeat CPU 0 instructions: 90000000 cycles: 26847841 heartbeat IPC: 3.226 cumulative IPC: 3.206 (Simulation time: 00 hr 03 min 10 sec)
Heartbeat CPU 0 instructions: 100000004 cycles: 29952121 heartbeat IPC: 3.221 cumulative IPC: 3.208 (Simulation time: 00 hr 03 min 32 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_510.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000002 cycles: 33268357 heartbeat IPC: 3.015 cumulative IPC: 3.184 (Simulation time: 00 hr 03 min 55 sec)
Heartbeat CPU 0 instructions: 120000003 cycles: 37113540 heartbeat IPC: 2.601 cumulative IPC: 3.111 (Simulation time: 00 hr 04 min 20 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 32086903 cumulative IPC: 3.117 (Simulation time: 00 hr 04 min 31 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 32086903 cumulative IPC: 3.117 (Simulation time: 00 hr 04 min 31 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/compute_int/compute_int_510.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 3.117 instructions: 100000002 cycles: 32086903
CPU 0 Branch Prediction Accuracy: 98.23% MPKI: 3.773 Average ROB Occupancy at Mispredict: 21.61
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00482
BRANCH_INDIRECT: 0.268
BRANCH_CONDITIONAL: 3.47
BRANCH_DIRECT_CALL: 0.0129
BRANCH_INDIRECT_CALL: 0.00839
BRANCH_RETURN: 0.00734

LLC TOTAL        ACCESS:      43118 HIT:      40791 MISS:       2327
LLC LOAD         ACCESS:      17909 HIT:      16426 MISS:       1483
LLC RFO          ACCESS:      10823 HIT:      10121 MISS:        702
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      14162 HIT:      14162 MISS:          0
LLC TRANSLATION  ACCESS:        224 HIT:         82 MISS:        142
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 163.4 cycles
cpu0_DTLB TOTAL        ACCESS:   22109097 HIT:   22097523 MISS:      11574
cpu0_DTLB LOAD         ACCESS:   22109097 HIT:   22097523 MISS:      11574
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 7.063 cycles
cpu0_ITLB TOTAL        ACCESS:     107188 HIT:     103159 MISS:       4029
cpu0_ITLB LOAD         ACCESS:     107188 HIT:     103159 MISS:       4029
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 5.646 cycles
cpu0_L1D TOTAL        ACCESS:   26395453 HIT:   26292895 MISS:     102558
cpu0_L1D LOAD         ACCESS:   20216822 HIT:   20170904 MISS:      45918
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    6178359 HIT:    6121959 MISS:      56400
cpu0_L1D TRANSLATION  ACCESS:        272 HIT:         32 MISS:        240
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.32 cycles
cpu0_L1I TOTAL        ACCESS:     119954 HIT:     103578 MISS:      16376
cpu0_L1I LOAD         ACCESS:     119954 HIT:     103578 MISS:      16376
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 20.63 cycles
cpu0_L2C TOTAL        ACCESS:      68140 HIT:      39142 MISS:      28998
cpu0_L2C LOAD         ACCESS:      34254 HIT:      16345 MISS:      17909
cpu0_L2C RFO          ACCESS:      15164 HIT:       4341 MISS:      10823
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      18482 HIT:      18440 MISS:         42
cpu0_L2C TRANSLATION  ACCESS:        240 HIT:         16 MISS:        224
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 33.29 cycles
cpu0_STLB TOTAL        ACCESS:       9187 HIT:       8961 MISS:        226
cpu0_STLB LOAD         ACCESS:       9187 HIT:       8961 MISS:        226
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 200.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        694
  ROW_BUFFER_MISS:       1623
 AVG DBUS CONGESTED CYCLE: 3.832
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        203
  FULL:        636
