0.6
2019.2
Nov  6 2019
21:57:16
F:/vivado/jizu/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
F:/vivado/jizu/project_1/project_1.srcs/sim_1/new/74test.v,1610186474,verilog,,,,test74,,,,,,,,
F:/vivado/jizu/project_1/project_1.srcs/sim_1/new/testdclock.v,1610178156,verilog,,,,testdclock,,,,,,,,
F:/vivado/jizu/project_1/project_1.srcs/sim_1/new/testreg.v,1610180304,verilog,,,,testreg,,,,,,,,
F:/vivado/jizu/project_1/project_1.srcs/sources_1/new/74count.v,1610185922,verilog,,F:/vivado/jizu/project_1/project_1.srcs/sim_1/new/74test.v,,count74,,,,,,,,
F:/vivado/jizu/project_1/project_1.srcs/sources_1/new/Dclock.v,1610173253,verilog,,F:/vivado/jizu/project_1/project_1.srcs/sim_1/new/testdclock.v,,Dclock,,,,,,,,
F:/vivado/jizu/project_1/project_1.srcs/sources_1/new/Reg.v,1610179280,verilog,,F:/vivado/jizu/project_1/project_1.srcs/sim_1/new/testreg.v,,Reg,,,,,,,,
