hmLoadTopic({
hmKeywords:"alpha_pte_core.h,alpha_pte_traits.h,alpha_pte_traits_ev6_dtb.h,alpha_pte_traits_ev6_itb.h,alpha_pte_view.h,alpha_spam_bucket.h,alpha_spam_manager.h,AlphaPTE,DualDTBManagerInterface,DualDTBManagerInterface.h,EV6,Platform arthitecture,PTE,PTE Subsystem,PTETraits,PTEView,Space Management Pages, PTE,SPAM,SPAMShardManager,TemplatePolicyBase,TemplatePolicyBase.h,TLB,Traits,Translation Buffer,Usage Guide",
hmTitle:"Alpha PTE Subsystem",
hmDescription:"Overview  Update:   Because the SPAM\/TLB subsystem acts like a 4-D associative array: CPU Realm SizeClass BucketIndex  -------- The Alpha PTE subsystem manages the \"Tran",
hmPrevLink:"",
hmNextLink:"",
hmParentLink:"appendix---trait-examples.html",
hmBreadCrumbs:"",
hmTitlePath:"ASA-EMulatR Reference Guide > Introduction > Appendix > Appendix I â€“ Glossary and Acronyms",
hmHeader:"<h1 class=\"p_Heading1\" style=\"page-break-after: avoid;\"><span class=\"f_Heading1\">Alpha PTE Subsystem<\/span><\/h1>\n\r",
hmBody:"<h2 class=\"p_Heading2\" style=\"page-break-after: avoid;\"><span class=\"f_Heading2\">Overview<\/span><\/h2>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">Update: <\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">Because the SPAM\/TLB subsystem acts like a 4-D associative array:<\/p>\n\r<p class=\"p_Normal\">CPU<\/p>\n\r<p class=\"p_Normal\">Realm<\/p>\n\r<p class=\"p_Normal\">SizeClass<\/p>\n\r<p class=\"p_Normal\">BucketIndex<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\">--------<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\">The Alpha PTE subsystem manages the &quot;Translation Buffer&quot; of virtual addresses to physical addresses in the Alpha processor architecture. It defines the layout and semantics of Page Table Entries (PTEs) and provides utilities for manipulating and querying PTEs. This subsystem supports multiple generations of the Alpha architecture, specifically<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\">EV4, EV5, and EV6. It provides a canonical PTE representation (`AlphaPTE`) along with trait classes (`PTETraits`) that adapt the canonical form to the specific layouts used by each generation.<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\"><span class=\"f_Heading1Black\">&nbsp;<\/span><\/h1>\n\r<h3 class=\"p_Heading3\" style=\"page-break-after: avoid;\"><span class=\"f_Heading3\">Subsystem Architecture<\/span><\/h3>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\">----------------------<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\">The following describes the organization and dependencies of the PTE subsystem components:<\/h1>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;&nbsp;&nbsp;&nbsp;alpha_pte_core<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|--&nbsp;alpha_pte_traits<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|--&nbsp;alpha_pte_traits_ev6_dtb<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|--&nbsp;alpha_pte_traits_ev6_itb<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|--&nbsp;alpha_pte_view<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|--&nbsp;alpha_spam_manager<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|--&nbsp;alpha_spam_bucket<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|--&nbsp;TemplatePolicyBase<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|--&nbsp;ReplacementPolicyEnum<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|--&nbsp;DualDTBManagerInterface<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|--&nbsp;ev6_DtbPteTempRegister<\/span><\/p>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\"><span class=\"f_Heading1Black\">&nbsp;<\/span><\/h1>\n\r<h3 class=\"p_Heading3\" style=\"page-break-after: avoid;\"><span class=\"f_Heading3\">Key Components<\/span><\/h3>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\">--------------<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\"><span class=\"f_Heading1Black\">&nbsp;<\/span><\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\">1. `alpha_pte_core.h`<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\"> &nbsp; - Defines the canonical `AlphaPTE` structure and core PTE constants and helpers.<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\">2. `alpha_pte_traits.h`<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\"> &nbsp; - Defines the `PTETraits` template for adapting the canonical PTE to generation-specific layouts.<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\">3. `alpha_pte_view.h`<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\"> &nbsp; - Provides the `PTEView` class for convenient PTE access using trait-based accessors.<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\">4. `alpha_pte_traits_ev6_dtb.h`<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\"> &nbsp; - EV6-specific trait specialization for Data Translation Buffer (DTB) PTE handling.<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\">5. `alpha_pte_traits_ev6_itb.h`<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\"> &nbsp; - EV6-specific trait specialization for Instruction Translation Buffer (ITB) PTE handling.<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\">6. `alpha_spam_manager.h`<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\"> &nbsp; - Defines the `SPAMShardManager` template for managing PTE caches (SPAM - Set Prediction and Access Memory).<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\">7. `alpha_spam_bucket.h`<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\"> &nbsp; - Defines the `SPAMBucket` template used by `SPAMShardManager` for PTE storage and lookup.<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\">8. `TemplatePolicyBase.h`<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\"> &nbsp; - Defines base classes and policies for cache replacement and invalidation strategies.<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\">9. `ReplacementPolicyEnum` (in TemplatePolicyBase.h)<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\"> &nbsp; - Enumerates supported cache replacement policies.<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\">10. `DualDTBManagerInterface.h`<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\"> &nbsp; &nbsp;- Defines the interface for managing dual DTBs in the EV6 architecture.<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\">11. `ev6_DtbPteTempRegister`<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\"> &nbsp; &nbsp;- Utilities for manipulating the EV6 DTB PTE Temporary Register.<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\"><span class=\"f_Heading1Black\">&nbsp;<\/span><\/h1>\n\r<h3 class=\"p_Heading3\" style=\"page-break-after: avoid;\"><span class=\"f_Heading3\">AlphaPTE Structure<\/span><\/h3>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\">------------------<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\">The `AlphaPTE` struct represents the canonical Page Table Entry format. It provides bit-level accessors for the architectural PTE fields:<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\"><span class=\"f_Heading1Black\">&nbsp;<\/span><\/h1>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">-&nbsp;V&nbsp;&nbsp;&nbsp;:&nbsp;Valid<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">-&nbsp;FOE&nbsp;:&nbsp;Fault&nbsp;on&nbsp;Execute<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">-&nbsp;FOW&nbsp;:&nbsp;Fault&nbsp;on&nbsp;Write<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">-&nbsp;FOR&nbsp;:&nbsp;Fault&nbsp;on&nbsp;Read<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">-&nbsp;ASM&nbsp;:&nbsp;Address&nbsp;Space&nbsp;Match<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">-&nbsp;GH&nbsp;&nbsp;:&nbsp;Granularity&nbsp;Hint<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">-&nbsp;UWE&nbsp;:&nbsp;User&nbsp;Write&nbsp;Enable<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">-&nbsp;KWE&nbsp;:&nbsp;Kernel&nbsp;Write&nbsp;Enable<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">-&nbsp;URE&nbsp;:&nbsp;User&nbsp;Read&nbsp;Enable<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">-&nbsp;KRE&nbsp;:&nbsp;Kernel&nbsp;Read&nbsp;Enable<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">-&nbsp;PFN&nbsp;:&nbsp;Page&nbsp;Frame&nbsp;Number<\/span><\/p>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\"><span class=\"f_Heading1Black\">&nbsp;<\/span><\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\">The structure provides higher-level accessors and mutators for permissions and PFN. <\/h1>\n\r<p class=\"p_Notes\"><span class=\"f_Notes\">Note that the permission model compresses the Executive (E) and Supervisor (S) modes into the Kernel (K) mode for implementation simplicity.<\/span><\/p>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\"><span class=\"f_Heading1Black\">&nbsp;<\/span><\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\">See: alpha_pte_core.h<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\"><span class=\"f_Heading1Black\">&nbsp;<\/span><\/h1>\n\r<h3 class=\"p_Heading3\" style=\"page-break-after: avoid;\"><span class=\"f_Heading3\">PTETraits<\/span><\/h3>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\">---------<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\">The `PTETraits` template adapts the canonical `AlphaPTE` to the specific PTE layouts used by each Alpha generation (EV4, EV5, EV6). It provides static methods for decoding\/encoding between the canonical form and the generation-specific IPR (Internal Processor Register) formats.<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\"><span class=\"f_Heading1Black\">&nbsp;<\/span><\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\"><strong style=\"font-weight: bold;\">Key responsibilities:<\/strong><\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\">- Extract the virtual address from IPR tag registers (ITB_TAG, DTB_TAG)<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\">- Decode IPR write-format PTE images into `AlphaPTE`<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\">- Encode `AlphaPTE` into IPR read-format PTE images<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\"><span class=\"f_Heading1Black\">&nbsp;<\/span><\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\">Specializations of `PTETraits` are provided for the EV6 generation, specifically for handling ITB and DTB PTEs (`alpha_pte_traits_ev6_itb.h`, `alpha_pte_traits_ev6_dtb.h`).<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\"><span class=\"f_Heading1Black\">&nbsp;<\/span><\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\">See: alpha_pte_traits.h, alpha_pte_traits_ev6_itb.h, alpha_pte_traits_ev6_dtb.h<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\"><span class=\"f_Heading1Black\">&nbsp;<\/span><\/h1>\n\r<h2 class=\"p_Heading2\" style=\"page-break-after: avoid;\"><span class=\"f_Heading2\">PTEView<\/span><\/h2>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\">-------<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\">The `PTEView` class provides a convenient interface for working with PTEs using trait-based accessors. It wraps an `AlphaPTE` and forwards queries to the appropriate `PTETraits` methods based on the Alpha generation.<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\"><span class=\"f_Heading1Black\">&nbsp;<\/span><\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\"><strong style=\"font-weight: bold;\">PTEView provides:<\/strong><\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\">- Accessors: validity, global flag, PFN, page shift, protection flags<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\">- Mutators: set validity, global flag, PFN, and protection<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\"><span class=\"f_Heading1Black\">&nbsp;<\/span><\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\">See: alpha_pte_view.h<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\"><span class=\"f_Heading1Black\">&nbsp;<\/span><\/h1>\n\r<h2 class=\"p_Heading2\" style=\"page-break-after: avoid;\"><span class=\"f_Heading2\">SPAMShardManager<\/span><\/h2>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\">----------------<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\">The `SPAMShardManager` template manages the PTE caches, known as SPAM (Set Prediction and Access Memory). It is responsible for PTE lookup, insertion, invalidation, and cache maintenance operations.<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\"><span class=\"f_Heading1Black\">&nbsp;<\/span><\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\"><strong style=\"font-weight: bold;\">Key features:<\/strong><\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\">- Sharded (partitioned) by CPU, realm (D\/I), and size class<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\">- Configurable number of buckets, associativity, and maximum ASNs (Address Space Numbers)<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\">- Supports selective invalidation by ASN, VA (Virtual Address), or entire cache<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\">- Maintenance interface for cache sweeps and ASN wraparound<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\">- Telemetry tracking for performance monitoring<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\"><span class=\"f_Heading1Black\">&nbsp;<\/span><\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\">See: alpha_spam_manager.h<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\"><span class=\"f_Heading1Black\">&nbsp;<\/span><\/h1>\n\r<h2 class=\"p_Heading2\" style=\"page-break-after: avoid;\"><span class=\"f_Heading2\">SPAMBucket<\/span><\/h2>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\">----------<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\">The `SPAMBucket` template is used by `SPAMShardManager` for actual PTE storage and lookup<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\">within each shard.<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\"><span class=\"f_Heading1Black\">&nbsp;<\/span><\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\">See: alpha_spam_bucket.h<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\"><span class=\"f_Heading1Black\">&nbsp;<\/span><\/h1>\n\r<h2 class=\"p_Heading2\" style=\"page-break-after: avoid;\"><span class=\"f_Heading2\">TemplatePolicyBase and Replacement Policies<\/span><\/h2>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\">-------------------------------------------<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\">`TemplatePolicyBase.h` defines base classes and policies for cache replacement and invalidation<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\">strategies used by `SPAMShardManager` and `SPAMBucket`.<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\"><span class=\"f_Heading1Black\">&nbsp;<\/span><\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\"><strong style=\"font-weight: bold;\">Key policy classes:<\/strong><\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\">- `ReplacementPolicyBase` &nbsp;: Base class for victim selection policies<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\">- `SRRIPPolicy` &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;: Static Re-Reference Interval Prediction policy<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\">- `ClockPolicy` &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;: Clock-based replacement policy<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\">- `RandomPolicy` &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; : Random replacement policy<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\">- `DefaultInvalidationStrategy` : Default invalidation strategy<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\"><span class=\"f_Heading1Black\">&nbsp;<\/span><\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\">These policies allow customization of cache behavior to suit different workloads and requirements.<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\"><span class=\"f_Heading1Black\">&nbsp;<\/span><\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\">See: TemplatePolicyBase.h<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\"><span class=\"f_Heading1Black\">&nbsp;<\/span><\/h1>\n\r<h2 class=\"p_Heading2\" style=\"page-break-after: avoid;\"><span class=\"f_Heading2\">DualDTBManagerInterface<\/span><\/h2>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\">-----------------------<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\">The `DualDTBManagerInterface` class defines the interface for managing dual DTBs (Data<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\">Translation Buffers) in the EV6 architecture. It provides methods for DTB0\/DTB1-specific<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\">operations, invalidation, lookup, insertion, and occupancy queries.<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\"><span class=\"f_Heading1Black\">&nbsp;<\/span><\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\">See: DualDTBManagerInterface.h<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\"><span class=\"f_Heading1Black\">&nbsp;<\/span><\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\">ev6_DtbPteTempRegister<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\">----------------------<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\">Provides helpers for manipulating the EV6 DTB PTE Temporary Register. (Header file not shown in upload set.)<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\"><span class=\"f_Heading1Black\">&nbsp;<\/span><\/h1>\n\r<h2 class=\"p_Heading2\" style=\"page-break-after: avoid;\"><span class=\"f_Heading2\">Usage Guide<\/span><\/h2>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\">-----------<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\">To use the PTE subsystem in the emulator:<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\"><span class=\"f_Heading1Black\">&nbsp;<\/span><\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\">1. Choose the appropriate `PTETraits` specialization based on the target Alpha generation (e.g., `alpha_pte_traits_ev6_itb`, `alpha_pte_traits_ev6_dtb`).<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\">2. Instantiate the `SPAMShardManager` template with the desired configuration parameters (number of buckets, associativity, etc.) and the chosen `PTETraits`.<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\">3. Use the `SPAMShardManager` instance to perform PTE cache operations:<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\"> &nbsp; - Lookup &nbsp; &nbsp;: `lookup()`<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\"> &nbsp; - Insertion : `insert()`<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\"> &nbsp; - Invalidation : `invalidateASN()`, `invalidateASN_AllShards()`, `tbis()`, `tbia()`<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\"> &nbsp; - Maintenance &nbsp;: `maintenanceTick()`<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\"><span class=\"f_Heading1Black\">&nbsp;<\/span><\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\">4. For EV6-specific dual DTB management, use the `DualDTBManagerInterface` methods &nbsp;(`invalidateDTB0()`, `lookupDTB1()`, etc.).<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\">5. Use the `AlphaPTE` and `PTEView` classes for low-level PTE manipulation and trait-based access.<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\">6. Customize cache replacement and invalidation policies by providing alternative implementations of `ReplacementPolicyBase` and `DefaultInvalidationStrategy` &nbsp;if needed.<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\"><span class=\"f_Heading1Black\">&nbsp;<\/span><\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\">Refer to the individual header files and class definitions for more detailed documentation<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\">on specific types, methods, and parameters.<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\"><span class=\"f_Heading1Black\">&nbsp;<\/span><\/h1>\n\r<h3 class=\"p_Heading3\" style=\"page-break-after: avoid;\"><span class=\"f_Heading3\">References<\/span><\/h3>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\">----------<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\">- DEC Alpha Architecture Reference Manual (see especially Chapter 4, Address Translation)<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\">- EV6 Hardware Reference Manual (DTB\/ITB and MMU sections)<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\">- alpha_pte_core.h<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\">- alpha_pte_traits.h<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\">- alpha_pte_traits_ev6_itb.h<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\">- alpha_pte_traits_ev6_dtb.h<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\">- alpha_pte_view.h<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\">- alpha_spam_bucket.h<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\">- alpha_spam_manager.h<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\">- TemplatePolicyBase.h<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\">- DualDTBManagerInterface.h<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\"><span class=\"f_Heading1Black\">&nbsp;<\/span><\/h1>\n\r<h3 class=\"p_Heading3\" style=\"page-break-after: avoid;\"><span class=\"f_Heading3\">Revision<\/span><\/h3>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\">--------<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\">Generated by ChatGPT (EMulatR Project Assistant), 2025-11-14.<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\">Project: EMulatR (https:\/\/timothypeer.github.io\/EMulatR-Project)<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\">License: eNVy Systems Non-Commercial License v1.1<\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\"><span class=\"f_Heading1Black\">&nbsp;<\/span><\/h1>\n\r<h1 class=\"p_Heading1Black\" style=\"page-break-after: avoid;\"><span class=\"f_Heading1Black\">&nbsp;<\/span><\/h1>\n\r"
})
