Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Wed Nov 09 17:03:21 2022

All signals are completely routed.

WARNING:ParHelpers:361 - There are 11 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   array<0>_IBUF
   array<10>_IBUF
   array<1>_IBUF
   array<2>_IBUF
   array<3>_IBUF
   array<4>_IBUF
   array<5>_IBUF
   array<6>_IBUF
   array<7>_IBUF
   array<8>_IBUF
   array<9>_IBUF


