
DWM_Anchor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009e7c  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007c4  0800a050  0800a050  0000b050  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a814  0800a814  0000c244  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a814  0800a814  0000b814  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a81c  0800a81c  0000c244  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a81c  0800a81c  0000b81c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a820  0800a820  0000b820  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000244  20000000  0800a824  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002cc  20000244  0800aa68  0000c244  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000510  0800aa68  0000c510  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c244  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f075  00000000  00000000  0000c274  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002a97  00000000  00000000  0001b2e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f10  00000000  00000000  0001dd80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b70  00000000  00000000  0001ec90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026927  00000000  00000000  0001f800  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012159  00000000  00000000  00046127  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dbac5  00000000  00000000  00058280  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00133d45  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000050f0  00000000  00000000  00133d88  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  00138e78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000244 	.word	0x20000244
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800a034 	.word	0x0800a034

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000248 	.word	0x20000248
 800020c:	0800a034 	.word	0x0800a034

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b9be 	b.w	800105c <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f83c 	bl	8000d64 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_d2lz>:
 8000cf8:	b538      	push	{r3, r4, r5, lr}
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	4604      	mov	r4, r0
 8000d00:	460d      	mov	r5, r1
 8000d02:	f7ff ff0b 	bl	8000b1c <__aeabi_dcmplt>
 8000d06:	b928      	cbnz	r0, 8000d14 <__aeabi_d2lz+0x1c>
 8000d08:	4620      	mov	r0, r4
 8000d0a:	4629      	mov	r1, r5
 8000d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d10:	f000 b80a 	b.w	8000d28 <__aeabi_d2ulz>
 8000d14:	4620      	mov	r0, r4
 8000d16:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d1a:	f000 f805 	bl	8000d28 <__aeabi_d2ulz>
 8000d1e:	4240      	negs	r0, r0
 8000d20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d24:	bd38      	pop	{r3, r4, r5, pc}
 8000d26:	bf00      	nop

08000d28 <__aeabi_d2ulz>:
 8000d28:	b5d0      	push	{r4, r6, r7, lr}
 8000d2a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d5c <__aeabi_d2ulz+0x34>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	4606      	mov	r6, r0
 8000d30:	460f      	mov	r7, r1
 8000d32:	f7ff fc81 	bl	8000638 <__aeabi_dmul>
 8000d36:	f7ff ff57 	bl	8000be8 <__aeabi_d2uiz>
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	f7ff fc02 	bl	8000544 <__aeabi_ui2d>
 8000d40:	4b07      	ldr	r3, [pc, #28]	@ (8000d60 <__aeabi_d2ulz+0x38>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	f7ff fc78 	bl	8000638 <__aeabi_dmul>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	4630      	mov	r0, r6
 8000d4e:	4639      	mov	r1, r7
 8000d50:	f7ff faba 	bl	80002c8 <__aeabi_dsub>
 8000d54:	f7ff ff48 	bl	8000be8 <__aeabi_d2uiz>
 8000d58:	4621      	mov	r1, r4
 8000d5a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d5c:	3df00000 	.word	0x3df00000
 8000d60:	41f00000 	.word	0x41f00000

08000d64 <__udivmoddi4>:
 8000d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d68:	9d08      	ldr	r5, [sp, #32]
 8000d6a:	468e      	mov	lr, r1
 8000d6c:	4604      	mov	r4, r0
 8000d6e:	4688      	mov	r8, r1
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d14a      	bne.n	8000e0a <__udivmoddi4+0xa6>
 8000d74:	428a      	cmp	r2, r1
 8000d76:	4617      	mov	r7, r2
 8000d78:	d962      	bls.n	8000e40 <__udivmoddi4+0xdc>
 8000d7a:	fab2 f682 	clz	r6, r2
 8000d7e:	b14e      	cbz	r6, 8000d94 <__udivmoddi4+0x30>
 8000d80:	f1c6 0320 	rsb	r3, r6, #32
 8000d84:	fa01 f806 	lsl.w	r8, r1, r6
 8000d88:	fa20 f303 	lsr.w	r3, r0, r3
 8000d8c:	40b7      	lsls	r7, r6
 8000d8e:	ea43 0808 	orr.w	r8, r3, r8
 8000d92:	40b4      	lsls	r4, r6
 8000d94:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d98:	fa1f fc87 	uxth.w	ip, r7
 8000d9c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000da0:	0c23      	lsrs	r3, r4, #16
 8000da2:	fb0e 8811 	mls	r8, lr, r1, r8
 8000da6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000daa:	fb01 f20c 	mul.w	r2, r1, ip
 8000dae:	429a      	cmp	r2, r3
 8000db0:	d909      	bls.n	8000dc6 <__udivmoddi4+0x62>
 8000db2:	18fb      	adds	r3, r7, r3
 8000db4:	f101 30ff 	add.w	r0, r1, #4294967295
 8000db8:	f080 80ea 	bcs.w	8000f90 <__udivmoddi4+0x22c>
 8000dbc:	429a      	cmp	r2, r3
 8000dbe:	f240 80e7 	bls.w	8000f90 <__udivmoddi4+0x22c>
 8000dc2:	3902      	subs	r1, #2
 8000dc4:	443b      	add	r3, r7
 8000dc6:	1a9a      	subs	r2, r3, r2
 8000dc8:	b2a3      	uxth	r3, r4
 8000dca:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dce:	fb0e 2210 	mls	r2, lr, r0, r2
 8000dd2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dd6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dda:	459c      	cmp	ip, r3
 8000ddc:	d909      	bls.n	8000df2 <__udivmoddi4+0x8e>
 8000dde:	18fb      	adds	r3, r7, r3
 8000de0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000de4:	f080 80d6 	bcs.w	8000f94 <__udivmoddi4+0x230>
 8000de8:	459c      	cmp	ip, r3
 8000dea:	f240 80d3 	bls.w	8000f94 <__udivmoddi4+0x230>
 8000dee:	443b      	add	r3, r7
 8000df0:	3802      	subs	r0, #2
 8000df2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000df6:	eba3 030c 	sub.w	r3, r3, ip
 8000dfa:	2100      	movs	r1, #0
 8000dfc:	b11d      	cbz	r5, 8000e06 <__udivmoddi4+0xa2>
 8000dfe:	40f3      	lsrs	r3, r6
 8000e00:	2200      	movs	r2, #0
 8000e02:	e9c5 3200 	strd	r3, r2, [r5]
 8000e06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0a:	428b      	cmp	r3, r1
 8000e0c:	d905      	bls.n	8000e1a <__udivmoddi4+0xb6>
 8000e0e:	b10d      	cbz	r5, 8000e14 <__udivmoddi4+0xb0>
 8000e10:	e9c5 0100 	strd	r0, r1, [r5]
 8000e14:	2100      	movs	r1, #0
 8000e16:	4608      	mov	r0, r1
 8000e18:	e7f5      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000e1a:	fab3 f183 	clz	r1, r3
 8000e1e:	2900      	cmp	r1, #0
 8000e20:	d146      	bne.n	8000eb0 <__udivmoddi4+0x14c>
 8000e22:	4573      	cmp	r3, lr
 8000e24:	d302      	bcc.n	8000e2c <__udivmoddi4+0xc8>
 8000e26:	4282      	cmp	r2, r0
 8000e28:	f200 8105 	bhi.w	8001036 <__udivmoddi4+0x2d2>
 8000e2c:	1a84      	subs	r4, r0, r2
 8000e2e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e32:	2001      	movs	r0, #1
 8000e34:	4690      	mov	r8, r2
 8000e36:	2d00      	cmp	r5, #0
 8000e38:	d0e5      	beq.n	8000e06 <__udivmoddi4+0xa2>
 8000e3a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e3e:	e7e2      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000e40:	2a00      	cmp	r2, #0
 8000e42:	f000 8090 	beq.w	8000f66 <__udivmoddi4+0x202>
 8000e46:	fab2 f682 	clz	r6, r2
 8000e4a:	2e00      	cmp	r6, #0
 8000e4c:	f040 80a4 	bne.w	8000f98 <__udivmoddi4+0x234>
 8000e50:	1a8a      	subs	r2, r1, r2
 8000e52:	0c03      	lsrs	r3, r0, #16
 8000e54:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e58:	b280      	uxth	r0, r0
 8000e5a:	b2bc      	uxth	r4, r7
 8000e5c:	2101      	movs	r1, #1
 8000e5e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e62:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e66:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e6a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e6e:	429a      	cmp	r2, r3
 8000e70:	d907      	bls.n	8000e82 <__udivmoddi4+0x11e>
 8000e72:	18fb      	adds	r3, r7, r3
 8000e74:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e78:	d202      	bcs.n	8000e80 <__udivmoddi4+0x11c>
 8000e7a:	429a      	cmp	r2, r3
 8000e7c:	f200 80e0 	bhi.w	8001040 <__udivmoddi4+0x2dc>
 8000e80:	46c4      	mov	ip, r8
 8000e82:	1a9b      	subs	r3, r3, r2
 8000e84:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e88:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e8c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e90:	fb02 f404 	mul.w	r4, r2, r4
 8000e94:	429c      	cmp	r4, r3
 8000e96:	d907      	bls.n	8000ea8 <__udivmoddi4+0x144>
 8000e98:	18fb      	adds	r3, r7, r3
 8000e9a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e9e:	d202      	bcs.n	8000ea6 <__udivmoddi4+0x142>
 8000ea0:	429c      	cmp	r4, r3
 8000ea2:	f200 80ca 	bhi.w	800103a <__udivmoddi4+0x2d6>
 8000ea6:	4602      	mov	r2, r0
 8000ea8:	1b1b      	subs	r3, r3, r4
 8000eaa:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000eae:	e7a5      	b.n	8000dfc <__udivmoddi4+0x98>
 8000eb0:	f1c1 0620 	rsb	r6, r1, #32
 8000eb4:	408b      	lsls	r3, r1
 8000eb6:	fa22 f706 	lsr.w	r7, r2, r6
 8000eba:	431f      	orrs	r7, r3
 8000ebc:	fa0e f401 	lsl.w	r4, lr, r1
 8000ec0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ec4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ec8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000ecc:	4323      	orrs	r3, r4
 8000ece:	fa00 f801 	lsl.w	r8, r0, r1
 8000ed2:	fa1f fc87 	uxth.w	ip, r7
 8000ed6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eda:	0c1c      	lsrs	r4, r3, #16
 8000edc:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ee0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ee4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ee8:	45a6      	cmp	lr, r4
 8000eea:	fa02 f201 	lsl.w	r2, r2, r1
 8000eee:	d909      	bls.n	8000f04 <__udivmoddi4+0x1a0>
 8000ef0:	193c      	adds	r4, r7, r4
 8000ef2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000ef6:	f080 809c 	bcs.w	8001032 <__udivmoddi4+0x2ce>
 8000efa:	45a6      	cmp	lr, r4
 8000efc:	f240 8099 	bls.w	8001032 <__udivmoddi4+0x2ce>
 8000f00:	3802      	subs	r0, #2
 8000f02:	443c      	add	r4, r7
 8000f04:	eba4 040e 	sub.w	r4, r4, lr
 8000f08:	fa1f fe83 	uxth.w	lr, r3
 8000f0c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f10:	fb09 4413 	mls	r4, r9, r3, r4
 8000f14:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000f18:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f1c:	45a4      	cmp	ip, r4
 8000f1e:	d908      	bls.n	8000f32 <__udivmoddi4+0x1ce>
 8000f20:	193c      	adds	r4, r7, r4
 8000f22:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f26:	f080 8082 	bcs.w	800102e <__udivmoddi4+0x2ca>
 8000f2a:	45a4      	cmp	ip, r4
 8000f2c:	d97f      	bls.n	800102e <__udivmoddi4+0x2ca>
 8000f2e:	3b02      	subs	r3, #2
 8000f30:	443c      	add	r4, r7
 8000f32:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f36:	eba4 040c 	sub.w	r4, r4, ip
 8000f3a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f3e:	4564      	cmp	r4, ip
 8000f40:	4673      	mov	r3, lr
 8000f42:	46e1      	mov	r9, ip
 8000f44:	d362      	bcc.n	800100c <__udivmoddi4+0x2a8>
 8000f46:	d05f      	beq.n	8001008 <__udivmoddi4+0x2a4>
 8000f48:	b15d      	cbz	r5, 8000f62 <__udivmoddi4+0x1fe>
 8000f4a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f4e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f52:	fa04 f606 	lsl.w	r6, r4, r6
 8000f56:	fa22 f301 	lsr.w	r3, r2, r1
 8000f5a:	431e      	orrs	r6, r3
 8000f5c:	40cc      	lsrs	r4, r1
 8000f5e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f62:	2100      	movs	r1, #0
 8000f64:	e74f      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000f66:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f6a:	0c01      	lsrs	r1, r0, #16
 8000f6c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f70:	b280      	uxth	r0, r0
 8000f72:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f76:	463b      	mov	r3, r7
 8000f78:	4638      	mov	r0, r7
 8000f7a:	463c      	mov	r4, r7
 8000f7c:	46b8      	mov	r8, r7
 8000f7e:	46be      	mov	lr, r7
 8000f80:	2620      	movs	r6, #32
 8000f82:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f86:	eba2 0208 	sub.w	r2, r2, r8
 8000f8a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f8e:	e766      	b.n	8000e5e <__udivmoddi4+0xfa>
 8000f90:	4601      	mov	r1, r0
 8000f92:	e718      	b.n	8000dc6 <__udivmoddi4+0x62>
 8000f94:	4610      	mov	r0, r2
 8000f96:	e72c      	b.n	8000df2 <__udivmoddi4+0x8e>
 8000f98:	f1c6 0220 	rsb	r2, r6, #32
 8000f9c:	fa2e f302 	lsr.w	r3, lr, r2
 8000fa0:	40b7      	lsls	r7, r6
 8000fa2:	40b1      	lsls	r1, r6
 8000fa4:	fa20 f202 	lsr.w	r2, r0, r2
 8000fa8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fac:	430a      	orrs	r2, r1
 8000fae:	fbb3 f8fe 	udiv	r8, r3, lr
 8000fb2:	b2bc      	uxth	r4, r7
 8000fb4:	fb0e 3318 	mls	r3, lr, r8, r3
 8000fb8:	0c11      	lsrs	r1, r2, #16
 8000fba:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fbe:	fb08 f904 	mul.w	r9, r8, r4
 8000fc2:	40b0      	lsls	r0, r6
 8000fc4:	4589      	cmp	r9, r1
 8000fc6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000fca:	b280      	uxth	r0, r0
 8000fcc:	d93e      	bls.n	800104c <__udivmoddi4+0x2e8>
 8000fce:	1879      	adds	r1, r7, r1
 8000fd0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fd4:	d201      	bcs.n	8000fda <__udivmoddi4+0x276>
 8000fd6:	4589      	cmp	r9, r1
 8000fd8:	d81f      	bhi.n	800101a <__udivmoddi4+0x2b6>
 8000fda:	eba1 0109 	sub.w	r1, r1, r9
 8000fde:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fe2:	fb09 f804 	mul.w	r8, r9, r4
 8000fe6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fea:	b292      	uxth	r2, r2
 8000fec:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ff0:	4542      	cmp	r2, r8
 8000ff2:	d229      	bcs.n	8001048 <__udivmoddi4+0x2e4>
 8000ff4:	18ba      	adds	r2, r7, r2
 8000ff6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ffa:	d2c4      	bcs.n	8000f86 <__udivmoddi4+0x222>
 8000ffc:	4542      	cmp	r2, r8
 8000ffe:	d2c2      	bcs.n	8000f86 <__udivmoddi4+0x222>
 8001000:	f1a9 0102 	sub.w	r1, r9, #2
 8001004:	443a      	add	r2, r7
 8001006:	e7be      	b.n	8000f86 <__udivmoddi4+0x222>
 8001008:	45f0      	cmp	r8, lr
 800100a:	d29d      	bcs.n	8000f48 <__udivmoddi4+0x1e4>
 800100c:	ebbe 0302 	subs.w	r3, lr, r2
 8001010:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001014:	3801      	subs	r0, #1
 8001016:	46e1      	mov	r9, ip
 8001018:	e796      	b.n	8000f48 <__udivmoddi4+0x1e4>
 800101a:	eba7 0909 	sub.w	r9, r7, r9
 800101e:	4449      	add	r1, r9
 8001020:	f1a8 0c02 	sub.w	ip, r8, #2
 8001024:	fbb1 f9fe 	udiv	r9, r1, lr
 8001028:	fb09 f804 	mul.w	r8, r9, r4
 800102c:	e7db      	b.n	8000fe6 <__udivmoddi4+0x282>
 800102e:	4673      	mov	r3, lr
 8001030:	e77f      	b.n	8000f32 <__udivmoddi4+0x1ce>
 8001032:	4650      	mov	r0, sl
 8001034:	e766      	b.n	8000f04 <__udivmoddi4+0x1a0>
 8001036:	4608      	mov	r0, r1
 8001038:	e6fd      	b.n	8000e36 <__udivmoddi4+0xd2>
 800103a:	443b      	add	r3, r7
 800103c:	3a02      	subs	r2, #2
 800103e:	e733      	b.n	8000ea8 <__udivmoddi4+0x144>
 8001040:	f1ac 0c02 	sub.w	ip, ip, #2
 8001044:	443b      	add	r3, r7
 8001046:	e71c      	b.n	8000e82 <__udivmoddi4+0x11e>
 8001048:	4649      	mov	r1, r9
 800104a:	e79c      	b.n	8000f86 <__udivmoddi4+0x222>
 800104c:	eba1 0109 	sub.w	r1, r1, r9
 8001050:	46c4      	mov	ip, r8
 8001052:	fbb1 f9fe 	udiv	r9, r1, lr
 8001056:	fb09 f804 	mul.w	r8, r9, r4
 800105a:	e7c4      	b.n	8000fe6 <__udivmoddi4+0x282>

0800105c <__aeabi_idiv0>:
 800105c:	4770      	bx	lr
 800105e:	bf00      	nop

08001060 <dwt_initialise>:
#define VBAT_ADDRESS   (0x08)
#define VTEMP_ADDRESS  (0x09)
#define XTRIM_ADDRESS  (0x1E)

int dwt_initialise(int config)
{
 8001060:	b590      	push	{r4, r7, lr}
 8001062:	b087      	sub	sp, #28
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
    uint16 otp_xtaltrim_and_rev = 0;
 8001068:	2300      	movs	r3, #0
 800106a:	82fb      	strh	r3, [r7, #22]
    uint32 ldo_tune = 0;
 800106c:	2300      	movs	r3, #0
 800106e:	613b      	str	r3, [r7, #16]

    pdw1000local->dblbuffon = 0; // - set to 0 - meaning double buffer mode is off by default
 8001070:	4b9f      	ldr	r3, [pc, #636]	@ (80012f0 <dwt_initialise+0x290>)
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	2200      	movs	r2, #0
 8001076:	751a      	strb	r2, [r3, #20]
    pdw1000local->wait4resp = 0; // - set to 0 - meaning wait for response not active
 8001078:	4b9d      	ldr	r3, [pc, #628]	@ (80012f0 <dwt_initialise+0x290>)
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	2200      	movs	r2, #0
 800107e:	755a      	strb	r2, [r3, #21]
    pdw1000local->sleep_mode = 0; // - set to 0 - meaning sleep mode has not been configured
 8001080:	4b9b      	ldr	r3, [pc, #620]	@ (80012f0 <dwt_initialise+0x290>)
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	2200      	movs	r2, #0
 8001086:	82da      	strh	r2, [r3, #22]

    pdw1000local->cbTxDone = NULL;
 8001088:	4b99      	ldr	r3, [pc, #612]	@ (80012f0 <dwt_initialise+0x290>)
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	2200      	movs	r2, #0
 800108e:	629a      	str	r2, [r3, #40]	@ 0x28
    pdw1000local->cbRxOk = NULL;
 8001090:	4b97      	ldr	r3, [pc, #604]	@ (80012f0 <dwt_initialise+0x290>)
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	2200      	movs	r2, #0
 8001096:	62da      	str	r2, [r3, #44]	@ 0x2c
    pdw1000local->cbRxTo = NULL;
 8001098:	4b95      	ldr	r3, [pc, #596]	@ (80012f0 <dwt_initialise+0x290>)
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	2200      	movs	r2, #0
 800109e:	631a      	str	r2, [r3, #48]	@ 0x30
    pdw1000local->cbRxErr = NULL;
 80010a0:	4b93      	ldr	r3, [pc, #588]	@ (80012f0 <dwt_initialise+0x290>)
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	2200      	movs	r2, #0
 80010a6:	635a      	str	r2, [r3, #52]	@ 0x34
#if DWT_API_ERROR_CHECK
    pdw1000local->otp_mask = config ; // Save the READ_OTP config mask
#endif

    // Read and validate device ID, return -1 if not recognised
    if (DWT_DEVICE_ID != dwt_readdevid()) // MP IC ONLY (i.e. DW1000) FOR THIS CODE
 80010a8:	f000 f926 	bl	80012f8 <dwt_readdevid>
 80010ac:	4603      	mov	r3, r0
 80010ae:	4a91      	ldr	r2, [pc, #580]	@ (80012f4 <dwt_initialise+0x294>)
 80010b0:	4293      	cmp	r3, r2
 80010b2:	d002      	beq.n	80010ba <dwt_initialise+0x5a>
    {
        return DWT_ERROR ;
 80010b4:	f04f 33ff 	mov.w	r3, #4294967295
 80010b8:	e115      	b.n	80012e6 <dwt_initialise+0x286>
    }

    if(!(DWT_DW_WAKE_UP & config)) // Don't reset the device if DWT_DW_WAKE_UP bit is set, e.g. when calling this API after wake up
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	f003 0302 	and.w	r3, r3, #2
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d101      	bne.n	80010c8 <dwt_initialise+0x68>
    {
        dwt_softreset(); // Make sure the device is completely reset before starting initialisation
 80010c4:	f000 fe8e 	bl	8001de4 <dwt_softreset>
    }

    if(!((DWT_DW_WAKE_UP & config) && ((DWT_READ_OTP_TMP | DWT_READ_OTP_BAT | DWT_READ_OTP_LID | DWT_READ_OTP_PID | DWT_DW_WUP_RD_OTPREV)& config)))
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	f003 0302 	and.w	r3, r3, #2
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d004      	beq.n	80010dc <dwt_initialise+0x7c>
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	f003 03f8 	and.w	r3, r3, #248	@ 0xf8
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d102      	bne.n	80010e2 <dwt_initialise+0x82>
    {
        _dwt_enableclocks(FORCE_SYS_XTI); // NOTE: set system clock to XTI - this is necessary to make sure the values read by _dwt_otpread are reliable
 80010dc:	2000      	movs	r0, #0
 80010de:	f000 fcc1 	bl	8001a64 <_dwt_enableclocks>
    }                                  // when not reading from OTP, clocks don't need to change.

    // Configure the CPLL lock detect
    dwt_write8bitoffsetreg(EXT_SYNC_ID, EC_CTRL_OFFSET, EC_CTRL_PLLLCK);
 80010e2:	2204      	movs	r2, #4
 80010e4:	2100      	movs	r1, #0
 80010e6:	2024      	movs	r0, #36	@ 0x24
 80010e8:	f000 fc06 	bl	80018f8 <dwt_write8bitoffsetreg>

    // When DW1000 IC is initialised from power up, then the LDO value should be kicked from OTP, otherwise if this API is called after
    // DW1000 IC has been woken up (DWT_DW_WAKE_UP bit is set) this can be skipped as LDO would have already been automatically
    // kicked/loaded on wake up
    if(!(DWT_DW_WAKE_UP & config))
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	f003 0302 	and.w	r3, r3, #2
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d116      	bne.n	8001124 <dwt_initialise+0xc4>
    {
        // Load LDO tune from OTP and kick it if there is a value actually programmed.
        ldo_tune = _dwt_otpread(LDOTUNE_ADDRESS);
 80010f6:	2004      	movs	r0, #4
 80010f8:	f000 fc54 	bl	80019a4 <_dwt_otpread>
 80010fc:	6138      	str	r0, [r7, #16]
        if((ldo_tune & 0xFF) != 0)
 80010fe:	693b      	ldr	r3, [r7, #16]
 8001100:	b2db      	uxtb	r3, r3
 8001102:	2b00      	cmp	r3, #0
 8001104:	d01f      	beq.n	8001146 <dwt_initialise+0xe6>
        {
            // Kick LDO tune
            dwt_write8bitoffsetreg(OTP_IF_ID, OTP_SF, OTP_SF_LDO_KICK); // Set load LDO kick bit
 8001106:	2202      	movs	r2, #2
 8001108:	2112      	movs	r1, #18
 800110a:	202d      	movs	r0, #45	@ 0x2d
 800110c:	f000 fbf4 	bl	80018f8 <dwt_write8bitoffsetreg>
            pdw1000local->sleep_mode |= AON_WCFG_ONW_LLDO; // LDO tune must be kicked at wake-up
 8001110:	4b77      	ldr	r3, [pc, #476]	@ (80012f0 <dwt_initialise+0x290>)
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	8ada      	ldrh	r2, [r3, #22]
 8001116:	4b76      	ldr	r3, [pc, #472]	@ (80012f0 <dwt_initialise+0x290>)
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800111e:	b292      	uxth	r2, r2
 8001120:	82da      	strh	r2, [r3, #22]
 8001122:	e010      	b.n	8001146 <dwt_initialise+0xe6>
        }
    }
    else
    {   //if LDOTUNE reg contains value different from default it means it was kicked from OTP and thus set AON_WCFG_ONW_LLDO.
        if(dwt_read32bitoffsetreg(RF_CONF_ID, LDOTUNE) != LDOTUNE_DEFAULT)
 8001124:	2130      	movs	r1, #48	@ 0x30
 8001126:	2028      	movs	r0, #40	@ 0x28
 8001128:	f000 fb91 	bl	800184e <dwt_read32bitoffsetreg>
 800112c:	4603      	mov	r3, r0
 800112e:	f1b3 3f88 	cmp.w	r3, #2290649224	@ 0x88888888
 8001132:	d008      	beq.n	8001146 <dwt_initialise+0xe6>
            pdw1000local->sleep_mode |= AON_WCFG_ONW_LLDO;
 8001134:	4b6e      	ldr	r3, [pc, #440]	@ (80012f0 <dwt_initialise+0x290>)
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	8ada      	ldrh	r2, [r3, #22]
 800113a:	4b6d      	ldr	r3, [pc, #436]	@ (80012f0 <dwt_initialise+0x290>)
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8001142:	b292      	uxth	r2, r2
 8001144:	82da      	strh	r2, [r3, #22]
    }

    if((!(DWT_DW_WAKE_UP & config)) || ((DWT_DW_WAKE_UP & config) && (DWT_DW_WUP_RD_OTPREV & config)))
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	f003 0302 	and.w	r3, r3, #2
 800114c:	2b00      	cmp	r3, #0
 800114e:	d009      	beq.n	8001164 <dwt_initialise+0x104>
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	f003 0302 	and.w	r3, r3, #2
 8001156:	2b00      	cmp	r3, #0
 8001158:	d011      	beq.n	800117e <dwt_initialise+0x11e>
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	f003 0308 	and.w	r3, r3, #8
 8001160:	2b00      	cmp	r3, #0
 8001162:	d00c      	beq.n	800117e <dwt_initialise+0x11e>
    {
        // Read OTP revision number
        otp_xtaltrim_and_rev = _dwt_otpread(XTRIM_ADDRESS) & 0xffff;        // Read 32 bit value, XTAL trim val is in low octet-0 (5 bits)
 8001164:	201e      	movs	r0, #30
 8001166:	f000 fc1d 	bl	80019a4 <_dwt_otpread>
 800116a:	4603      	mov	r3, r0
 800116c:	82fb      	strh	r3, [r7, #22]
        pdw1000local->otprev = (otp_xtaltrim_and_rev >> 8) & 0xff;          // OTP revision is the next byte
 800116e:	8afb      	ldrh	r3, [r7, #22]
 8001170:	0a1b      	lsrs	r3, r3, #8
 8001172:	b29a      	uxth	r2, r3
 8001174:	4b5e      	ldr	r3, [pc, #376]	@ (80012f0 <dwt_initialise+0x290>)
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	b2d2      	uxtb	r2, r2
 800117a:	72da      	strb	r2, [r3, #11]
 800117c:	e003      	b.n	8001186 <dwt_initialise+0x126>
    }
    else
        pdw1000local->otprev = 0; // If OTP valuse are not used, if this API is called after DW1000 IC has been woken up
 800117e:	4b5c      	ldr	r3, [pc, #368]	@ (80012f0 <dwt_initialise+0x290>)
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	2200      	movs	r2, #0
 8001184:	72da      	strb	r2, [r3, #11]
                                  // (DWT_DW_WAKE_UP bit is set), set otprev to 0

    if(!(DWT_DW_WAKE_UP & config))
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	f003 0302 	and.w	r3, r3, #2
 800118c:	2b00      	cmp	r3, #0
 800118e:	d10b      	bne.n	80011a8 <dwt_initialise+0x148>
    {
        // XTAL trim value is set in OTP for DW1000 module and EVK/TREK boards but that might not be the case in a custom design
        if ((otp_xtaltrim_and_rev & 0x1F) == 0) // A value of 0 means that the crystal has not been trimmed
 8001190:	8afb      	ldrh	r3, [r7, #22]
 8001192:	f003 031f 	and.w	r3, r3, #31
 8001196:	2b00      	cmp	r3, #0
 8001198:	d101      	bne.n	800119e <dwt_initialise+0x13e>
        {
            otp_xtaltrim_and_rev = FS_XTALT_MIDRANGE ; // Set to mid-range if no calibration value inside
 800119a:	2310      	movs	r3, #16
 800119c:	82fb      	strh	r3, [r7, #22]
        }
        // Configure XTAL trim
        dwt_setxtaltrim((uint8)otp_xtaltrim_and_rev);
 800119e:	8afb      	ldrh	r3, [r7, #22]
 80011a0:	b2db      	uxtb	r3, r3
 80011a2:	4618      	mov	r0, r3
 80011a4:	f000 fe44 	bl	8001e30 <dwt_setxtaltrim>
    }

    if(DWT_READ_OTP_PID & config)
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	f003 0310 	and.w	r3, r3, #16
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d007      	beq.n	80011c2 <dwt_initialise+0x162>
    {
        // Load Part from OTP
        pdw1000local->partID = _dwt_otpread(PARTID_ADDRESS);
 80011b2:	4b4f      	ldr	r3, [pc, #316]	@ (80012f0 <dwt_initialise+0x290>)
 80011b4:	681c      	ldr	r4, [r3, #0]
 80011b6:	2006      	movs	r0, #6
 80011b8:	f000 fbf4 	bl	80019a4 <_dwt_otpread>
 80011bc:	4603      	mov	r3, r0
 80011be:	6023      	str	r3, [r4, #0]
 80011c0:	e003      	b.n	80011ca <dwt_initialise+0x16a>
    }
    else
    {
        pdw1000local->partID = 0;
 80011c2:	4b4b      	ldr	r3, [pc, #300]	@ (80012f0 <dwt_initialise+0x290>)
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	2200      	movs	r2, #0
 80011c8:	601a      	str	r2, [r3, #0]
    }

    if(DWT_READ_OTP_LID & config)
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	f003 0320 	and.w	r3, r3, #32
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d007      	beq.n	80011e4 <dwt_initialise+0x184>
    {
        // Load Lot ID from OTP
        pdw1000local->lotID = _dwt_otpread(LOTID_ADDRESS);
 80011d4:	4b46      	ldr	r3, [pc, #280]	@ (80012f0 <dwt_initialise+0x290>)
 80011d6:	681c      	ldr	r4, [r3, #0]
 80011d8:	2007      	movs	r0, #7
 80011da:	f000 fbe3 	bl	80019a4 <_dwt_otpread>
 80011de:	4603      	mov	r3, r0
 80011e0:	6063      	str	r3, [r4, #4]
 80011e2:	e003      	b.n	80011ec <dwt_initialise+0x18c>
    }
    else
    {
        pdw1000local->lotID = 0;
 80011e4:	4b42      	ldr	r3, [pc, #264]	@ (80012f0 <dwt_initialise+0x290>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	2200      	movs	r2, #0
 80011ea:	605a      	str	r2, [r3, #4]
    }

    if(DWT_READ_OTP_BAT & config)
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d008      	beq.n	8001208 <dwt_initialise+0x1a8>
    {
        // Load VBAT from OTP
        pdw1000local->vBatP = _dwt_otpread(VBAT_ADDRESS) & 0xff;
 80011f6:	2008      	movs	r0, #8
 80011f8:	f000 fbd4 	bl	80019a4 <_dwt_otpread>
 80011fc:	4602      	mov	r2, r0
 80011fe:	4b3c      	ldr	r3, [pc, #240]	@ (80012f0 <dwt_initialise+0x290>)
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	b2d2      	uxtb	r2, r2
 8001204:	721a      	strb	r2, [r3, #8]
 8001206:	e003      	b.n	8001210 <dwt_initialise+0x1b0>
    }
    else
    {
        pdw1000local->vBatP = 0;
 8001208:	4b39      	ldr	r3, [pc, #228]	@ (80012f0 <dwt_initialise+0x290>)
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	2200      	movs	r2, #0
 800120e:	721a      	strb	r2, [r3, #8]
    }

    if(DWT_READ_OTP_TMP & config)
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001216:	2b00      	cmp	r3, #0
 8001218:	d008      	beq.n	800122c <dwt_initialise+0x1cc>
    {
        // Load TEMP from OTP
        pdw1000local->tempP = _dwt_otpread(VTEMP_ADDRESS) & 0xff;
 800121a:	2009      	movs	r0, #9
 800121c:	f000 fbc2 	bl	80019a4 <_dwt_otpread>
 8001220:	4602      	mov	r2, r0
 8001222:	4b33      	ldr	r3, [pc, #204]	@ (80012f0 <dwt_initialise+0x290>)
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	b2d2      	uxtb	r2, r2
 8001228:	725a      	strb	r2, [r3, #9]
 800122a:	e003      	b.n	8001234 <dwt_initialise+0x1d4>
    }
    else
    {
        pdw1000local->tempP = 0;
 800122c:	4b30      	ldr	r3, [pc, #192]	@ (80012f0 <dwt_initialise+0x290>)
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	2200      	movs	r2, #0
 8001232:	725a      	strb	r2, [r3, #9]
    }

    // Load leading edge detect code (LDE/microcode)
    if(!(DWT_DW_WAKE_UP & config))
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	f003 0302 	and.w	r3, r3, #2
 800123a:	2b00      	cmp	r3, #0
 800123c:	d121      	bne.n	8001282 <dwt_initialise+0x222>
    {
        if(DWT_LOADUCODE & config)
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	f003 0301 	and.w	r3, r3, #1
 8001244:	2b00      	cmp	r3, #0
 8001246:	d00b      	beq.n	8001260 <dwt_initialise+0x200>
        {
            _dwt_loaducodefromrom();
 8001248:	f000 fbf9 	bl	8001a3e <_dwt_loaducodefromrom>
            pdw1000local->sleep_mode |= AON_WCFG_ONW_LLDE; // microcode must be loaded at wake-up if loaded on initialisation
 800124c:	4b28      	ldr	r3, [pc, #160]	@ (80012f0 <dwt_initialise+0x290>)
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	8ada      	ldrh	r2, [r3, #22]
 8001252:	4b27      	ldr	r3, [pc, #156]	@ (80012f0 <dwt_initialise+0x290>)
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800125a:	b292      	uxth	r2, r2
 800125c:	82da      	strh	r2, [r3, #22]
 800125e:	e01e      	b.n	800129e <dwt_initialise+0x23e>
        }
        else // Should disable the LDERUN bit enable if LDE has not been loaded
        {
            uint16 rega = dwt_read16bitoffsetreg(PMSC_ID, PMSC_CTRL1_OFFSET+1) ;
 8001260:	2105      	movs	r1, #5
 8001262:	2036      	movs	r0, #54	@ 0x36
 8001264:	f000 fb1a 	bl	800189c <dwt_read16bitoffsetreg>
 8001268:	4603      	mov	r3, r0
 800126a:	81fb      	strh	r3, [r7, #14]
            rega &= 0xFDFF ; // Clear LDERUN bit
 800126c:	89fb      	ldrh	r3, [r7, #14]
 800126e:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8001272:	81fb      	strh	r3, [r7, #14]
            dwt_write16bitoffsetreg(PMSC_ID, PMSC_CTRL1_OFFSET+1, rega) ;
 8001274:	89fb      	ldrh	r3, [r7, #14]
 8001276:	461a      	mov	r2, r3
 8001278:	2105      	movs	r1, #5
 800127a:	2036      	movs	r0, #54	@ 0x36
 800127c:	f000 fb4f 	bl	800191e <dwt_write16bitoffsetreg>
 8001280:	e00d      	b.n	800129e <dwt_initialise+0x23e>
        }
    }
    else //if DWT_DW_WUP_NO_UCODE is set then assume that the UCODE was loaded from ROM (i.e. DWT_LOADUCODE was set on power up),
    {     //thus set AON_WCFG_ONW_LLDE, otherwise don't set the AON_WCFG_ONW_LLDE bit in the sleep_mode configuration
        if((DWT_DW_WUP_NO_UCODE & config) == 0)
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	f003 0304 	and.w	r3, r3, #4
 8001288:	2b00      	cmp	r3, #0
 800128a:	d108      	bne.n	800129e <dwt_initialise+0x23e>
        {
            pdw1000local->sleep_mode |= AON_WCFG_ONW_LLDE;
 800128c:	4b18      	ldr	r3, [pc, #96]	@ (80012f0 <dwt_initialise+0x290>)
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	8ada      	ldrh	r2, [r3, #22]
 8001292:	4b17      	ldr	r3, [pc, #92]	@ (80012f0 <dwt_initialise+0x290>)
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800129a:	b292      	uxth	r2, r2
 800129c:	82da      	strh	r2, [r3, #22]
        }
    }

    _dwt_enableclocks(ENABLE_ALL_SEQ); // Enable clocks for sequencing
 800129e:	2001      	movs	r0, #1
 80012a0:	f000 fbe0 	bl	8001a64 <_dwt_enableclocks>

    // The 3 bits in AON CFG1 register must be cleared to ensure proper operation of the DW1000 in DEEPSLEEP mode.
    dwt_write8bitoffsetreg(AON_ID, AON_CFG1_OFFSET, 0x00);
 80012a4:	2200      	movs	r2, #0
 80012a6:	210a      	movs	r1, #10
 80012a8:	202c      	movs	r0, #44	@ 0x2c
 80012aa:	f000 fb25 	bl	80018f8 <dwt_write8bitoffsetreg>

    // Read system register / store local copy
    pdw1000local->sysCFGreg = dwt_read32bitreg(SYS_CFG_ID) ; // Read sysconfig register
 80012ae:	4b10      	ldr	r3, [pc, #64]	@ (80012f0 <dwt_initialise+0x290>)
 80012b0:	681c      	ldr	r4, [r3, #0]
 80012b2:	2100      	movs	r1, #0
 80012b4:	2004      	movs	r0, #4
 80012b6:	f000 faca 	bl	800184e <dwt_read32bitoffsetreg>
 80012ba:	4603      	mov	r3, r0
 80012bc:	6123      	str	r3, [r4, #16]
    pdw1000local->longFrames = (pdw1000local->sysCFGreg & SYS_CFG_PHR_MODE_11) >> SYS_CFG_PHR_MODE_SHFT ; //configure longFrames
 80012be:	4b0c      	ldr	r3, [pc, #48]	@ (80012f0 <dwt_initialise+0x290>)
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	691b      	ldr	r3, [r3, #16]
 80012c4:	0c1b      	lsrs	r3, r3, #16
 80012c6:	b2da      	uxtb	r2, r3
 80012c8:	4b09      	ldr	r3, [pc, #36]	@ (80012f0 <dwt_initialise+0x290>)
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	f002 0203 	and.w	r2, r2, #3
 80012d0:	b2d2      	uxtb	r2, r2
 80012d2:	729a      	strb	r2, [r3, #10]

    pdw1000local->txFCTRL = dwt_read32bitreg(TX_FCTRL_ID) ;
 80012d4:	4b06      	ldr	r3, [pc, #24]	@ (80012f0 <dwt_initialise+0x290>)
 80012d6:	681c      	ldr	r4, [r3, #0]
 80012d8:	2100      	movs	r1, #0
 80012da:	2008      	movs	r0, #8
 80012dc:	f000 fab7 	bl	800184e <dwt_read32bitoffsetreg>
 80012e0:	4603      	mov	r3, r0
 80012e2:	60e3      	str	r3, [r4, #12]

    return DWT_SUCCESS ;
 80012e4:	2300      	movs	r3, #0

} // end dwt_initialise()
 80012e6:	4618      	mov	r0, r3
 80012e8:	371c      	adds	r7, #28
 80012ea:	46bd      	mov	sp, r7
 80012ec:	bd90      	pop	{r4, r7, pc}
 80012ee:	bf00      	nop
 80012f0:	20000000 	.word	0x20000000
 80012f4:	deca0130 	.word	0xdeca0130

080012f8 <dwt_readdevid>:
 * output parameters
 *
 * returns the read value which for DW1000 is 0xDECA0130
 */
uint32 dwt_readdevid(void)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	af00      	add	r7, sp, #0
    return dwt_read32bitoffsetreg(DEV_ID_ID,0);
 80012fc:	2100      	movs	r1, #0
 80012fe:	2000      	movs	r0, #0
 8001300:	f000 faa5 	bl	800184e <dwt_read32bitoffsetreg>
 8001304:	4603      	mov	r3, r0
}
 8001306:	4618      	mov	r0, r3
 8001308:	bd80      	pop	{r7, pc}
	...

0800130c <dwt_configure>:
 * output parameters
 *
 * no return value
 */
void dwt_configure(dwt_config_t *config)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b086      	sub	sp, #24
 8001310:	af00      	add	r7, sp, #0
 8001312:	6078      	str	r0, [r7, #4]
    uint8 nsSfd_result  = 0;
 8001314:	2300      	movs	r3, #0
 8001316:	75fb      	strb	r3, [r7, #23]
    uint8 useDWnsSFD = 0;
 8001318:	2300      	movs	r3, #0
 800131a:	75bb      	strb	r3, [r7, #22]
    uint8 chan = config->chan ;
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	781b      	ldrb	r3, [r3, #0]
 8001320:	74fb      	strb	r3, [r7, #19]
    uint32 regval ;
    uint16 reg16 = lde_replicaCoeff[config->rxCode];
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	795b      	ldrb	r3, [r3, #5]
 8001326:	461a      	mov	r2, r3
 8001328:	4ba1      	ldr	r3, [pc, #644]	@ (80015b0 <dwt_configure+0x2a4>)
 800132a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800132e:	82bb      	strh	r3, [r7, #20]
    uint8 prfIndex = config->prf - DWT_PRF_16M;
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	785b      	ldrb	r3, [r3, #1]
 8001334:	3b01      	subs	r3, #1
 8001336:	74bb      	strb	r3, [r7, #18]
    uint8 bw = ((chan == 4) || (chan == 7)) ? 1 : 0 ; // Select wide or narrow band
 8001338:	7cfb      	ldrb	r3, [r7, #19]
 800133a:	2b04      	cmp	r3, #4
 800133c:	d002      	beq.n	8001344 <dwt_configure+0x38>
 800133e:	7cfb      	ldrb	r3, [r7, #19]
 8001340:	2b07      	cmp	r3, #7
 8001342:	d101      	bne.n	8001348 <dwt_configure+0x3c>
 8001344:	2301      	movs	r3, #1
 8001346:	e000      	b.n	800134a <dwt_configure+0x3e>
 8001348:	2300      	movs	r3, #0
 800134a:	747b      	strb	r3, [r7, #17]
           || (config->txPreambLength == DWT_PLEN_2048) || (config->txPreambLength == DWT_PLEN_4096));
    assert((config->phrMode == DWT_PHRMODE_STD) || (config->phrMode == DWT_PHRMODE_EXT));
#endif

    // For 110 kbps we need a special setup
    if(DWT_BR_110K == config->dataRate)
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	79db      	ldrb	r3, [r3, #7]
 8001350:	2b00      	cmp	r3, #0
 8001352:	d10b      	bne.n	800136c <dwt_configure+0x60>
    {
        pdw1000local->sysCFGreg |= SYS_CFG_RXM110K ;
 8001354:	4b97      	ldr	r3, [pc, #604]	@ (80015b4 <dwt_configure+0x2a8>)
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	691a      	ldr	r2, [r3, #16]
 800135a:	4b96      	ldr	r3, [pc, #600]	@ (80015b4 <dwt_configure+0x2a8>)
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 8001362:	611a      	str	r2, [r3, #16]
        reg16 >>= 3; // lde_replicaCoeff must be divided by 8
 8001364:	8abb      	ldrh	r3, [r7, #20]
 8001366:	08db      	lsrs	r3, r3, #3
 8001368:	82bb      	strh	r3, [r7, #20]
 800136a:	e007      	b.n	800137c <dwt_configure+0x70>
    }
    else
    {
        pdw1000local->sysCFGreg &= (~SYS_CFG_RXM110K) ;
 800136c:	4b91      	ldr	r3, [pc, #580]	@ (80015b4 <dwt_configure+0x2a8>)
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	691a      	ldr	r2, [r3, #16]
 8001372:	4b90      	ldr	r3, [pc, #576]	@ (80015b4 <dwt_configure+0x2a8>)
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	f422 0280 	bic.w	r2, r2, #4194304	@ 0x400000
 800137a:	611a      	str	r2, [r3, #16]
    }

    pdw1000local->longFrames = config->phrMode ;
 800137c:	4b8d      	ldr	r3, [pc, #564]	@ (80015b4 <dwt_configure+0x2a8>)
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	687a      	ldr	r2, [r7, #4]
 8001382:	7a12      	ldrb	r2, [r2, #8]
 8001384:	729a      	strb	r2, [r3, #10]

    pdw1000local->sysCFGreg &= ~SYS_CFG_PHR_MODE_11;
 8001386:	4b8b      	ldr	r3, [pc, #556]	@ (80015b4 <dwt_configure+0x2a8>)
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	691a      	ldr	r2, [r3, #16]
 800138c:	4b89      	ldr	r3, [pc, #548]	@ (80015b4 <dwt_configure+0x2a8>)
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	f422 3240 	bic.w	r2, r2, #196608	@ 0x30000
 8001394:	611a      	str	r2, [r3, #16]
    pdw1000local->sysCFGreg |= (SYS_CFG_PHR_MODE_11 & ((uint32)config->phrMode << SYS_CFG_PHR_MODE_SHFT));
 8001396:	4b87      	ldr	r3, [pc, #540]	@ (80015b4 <dwt_configure+0x2a8>)
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	6919      	ldr	r1, [r3, #16]
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	7a1b      	ldrb	r3, [r3, #8]
 80013a0:	041b      	lsls	r3, r3, #16
 80013a2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80013a6:	4b83      	ldr	r3, [pc, #524]	@ (80015b4 <dwt_configure+0x2a8>)
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	430a      	orrs	r2, r1
 80013ac:	611a      	str	r2, [r3, #16]

    dwt_write32bitreg(SYS_CFG_ID,pdw1000local->sysCFGreg) ;
 80013ae:	4b81      	ldr	r3, [pc, #516]	@ (80015b4 <dwt_configure+0x2a8>)
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	691b      	ldr	r3, [r3, #16]
 80013b4:	461a      	mov	r2, r3
 80013b6:	2100      	movs	r1, #0
 80013b8:	2004      	movs	r0, #4
 80013ba:	f000 facc 	bl	8001956 <dwt_write32bitoffsetreg>
    // Set the lde_replicaCoeff
    dwt_write16bitoffsetreg(LDE_IF_ID, LDE_REPC_OFFSET, reg16) ;
 80013be:	8abb      	ldrh	r3, [r7, #20]
 80013c0:	461a      	mov	r2, r3
 80013c2:	f642 0104 	movw	r1, #10244	@ 0x2804
 80013c6:	202e      	movs	r0, #46	@ 0x2e
 80013c8:	f000 faa9 	bl	800191e <dwt_write16bitoffsetreg>

    _dwt_configlde(prfIndex);
 80013cc:	7cbb      	ldrb	r3, [r7, #18]
 80013ce:	4618      	mov	r0, r3
 80013d0:	f000 fb15 	bl	80019fe <_dwt_configlde>

    // Configure PLL2/RF PLL block CFG/TUNE (for a given channel)
    dwt_write32bitoffsetreg(FS_CTRL_ID, FS_PLLCFG_OFFSET, fs_pll_cfg[chan_idx[chan]]);
 80013d4:	7cfb      	ldrb	r3, [r7, #19]
 80013d6:	4a78      	ldr	r2, [pc, #480]	@ (80015b8 <dwt_configure+0x2ac>)
 80013d8:	5cd3      	ldrb	r3, [r2, r3]
 80013da:	461a      	mov	r2, r3
 80013dc:	4b77      	ldr	r3, [pc, #476]	@ (80015bc <dwt_configure+0x2b0>)
 80013de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80013e2:	461a      	mov	r2, r3
 80013e4:	2107      	movs	r1, #7
 80013e6:	202b      	movs	r0, #43	@ 0x2b
 80013e8:	f000 fab5 	bl	8001956 <dwt_write32bitoffsetreg>
    dwt_write8bitoffsetreg(FS_CTRL_ID, FS_PLLTUNE_OFFSET, fs_pll_tune[chan_idx[chan]]);
 80013ec:	7cfb      	ldrb	r3, [r7, #19]
 80013ee:	4a72      	ldr	r2, [pc, #456]	@ (80015b8 <dwt_configure+0x2ac>)
 80013f0:	5cd3      	ldrb	r3, [r2, r3]
 80013f2:	461a      	mov	r2, r3
 80013f4:	4b72      	ldr	r3, [pc, #456]	@ (80015c0 <dwt_configure+0x2b4>)
 80013f6:	5c9b      	ldrb	r3, [r3, r2]
 80013f8:	461a      	mov	r2, r3
 80013fa:	210b      	movs	r1, #11
 80013fc:	202b      	movs	r0, #43	@ 0x2b
 80013fe:	f000 fa7b 	bl	80018f8 <dwt_write8bitoffsetreg>

    // Configure RF RX blocks (for specified channel/bandwidth)
    dwt_write8bitoffsetreg(RF_CONF_ID, RF_RXCTRLH_OFFSET, rx_config[bw]);
 8001402:	7c7b      	ldrb	r3, [r7, #17]
 8001404:	4a6f      	ldr	r2, [pc, #444]	@ (80015c4 <dwt_configure+0x2b8>)
 8001406:	5cd3      	ldrb	r3, [r2, r3]
 8001408:	461a      	mov	r2, r3
 800140a:	210b      	movs	r1, #11
 800140c:	2028      	movs	r0, #40	@ 0x28
 800140e:	f000 fa73 	bl	80018f8 <dwt_write8bitoffsetreg>

    // Configure RF TX blocks (for specified channel and PRF)
    // Configure RF TX control
    dwt_write32bitoffsetreg(RF_CONF_ID, RF_TXCTRL_OFFSET, tx_config[chan_idx[chan]]);
 8001412:	7cfb      	ldrb	r3, [r7, #19]
 8001414:	4a68      	ldr	r2, [pc, #416]	@ (80015b8 <dwt_configure+0x2ac>)
 8001416:	5cd3      	ldrb	r3, [r2, r3]
 8001418:	461a      	mov	r2, r3
 800141a:	4b6b      	ldr	r3, [pc, #428]	@ (80015c8 <dwt_configure+0x2bc>)
 800141c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001420:	461a      	mov	r2, r3
 8001422:	210c      	movs	r1, #12
 8001424:	2028      	movs	r0, #40	@ 0x28
 8001426:	f000 fa96 	bl	8001956 <dwt_write32bitoffsetreg>

    // Configure the baseband parameters (for specified PRF, bit rate, PAC, and SFD settings)
    // DTUNE0
    dwt_write16bitoffsetreg(DRX_CONF_ID, DRX_TUNE0b_OFFSET, sftsh[config->dataRate][config->nsSFD]);
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	79db      	ldrb	r3, [r3, #7]
 800142e:	4618      	mov	r0, r3
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	799b      	ldrb	r3, [r3, #6]
 8001434:	4619      	mov	r1, r3
 8001436:	4a65      	ldr	r2, [pc, #404]	@ (80015cc <dwt_configure+0x2c0>)
 8001438:	0043      	lsls	r3, r0, #1
 800143a:	440b      	add	r3, r1
 800143c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001440:	461a      	mov	r2, r3
 8001442:	2102      	movs	r1, #2
 8001444:	2027      	movs	r0, #39	@ 0x27
 8001446:	f000 fa6a 	bl	800191e <dwt_write16bitoffsetreg>

    // DTUNE1
    dwt_write16bitoffsetreg(DRX_CONF_ID, DRX_TUNE1a_OFFSET, dtune1[prfIndex]);
 800144a:	7cbb      	ldrb	r3, [r7, #18]
 800144c:	4a60      	ldr	r2, [pc, #384]	@ (80015d0 <dwt_configure+0x2c4>)
 800144e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001452:	461a      	mov	r2, r3
 8001454:	2104      	movs	r1, #4
 8001456:	2027      	movs	r0, #39	@ 0x27
 8001458:	f000 fa61 	bl	800191e <dwt_write16bitoffsetreg>

    if(config->dataRate == DWT_BR_110K)
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	79db      	ldrb	r3, [r3, #7]
 8001460:	2b00      	cmp	r3, #0
 8001462:	d105      	bne.n	8001470 <dwt_configure+0x164>
    {
        dwt_write16bitoffsetreg(DRX_CONF_ID, DRX_TUNE1b_OFFSET, DRX_TUNE1b_110K);
 8001464:	2264      	movs	r2, #100	@ 0x64
 8001466:	2106      	movs	r1, #6
 8001468:	2027      	movs	r0, #39	@ 0x27
 800146a:	f000 fa58 	bl	800191e <dwt_write16bitoffsetreg>
 800146e:	e018      	b.n	80014a2 <dwt_configure+0x196>
    }
    else
    {
        if(config->txPreambLength == DWT_PLEN_64)
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	789b      	ldrb	r3, [r3, #2]
 8001474:	2b04      	cmp	r3, #4
 8001476:	d10a      	bne.n	800148e <dwt_configure+0x182>
        {
            dwt_write16bitoffsetreg(DRX_CONF_ID, DRX_TUNE1b_OFFSET, DRX_TUNE1b_6M8_PRE64);
 8001478:	2210      	movs	r2, #16
 800147a:	2106      	movs	r1, #6
 800147c:	2027      	movs	r0, #39	@ 0x27
 800147e:	f000 fa4e 	bl	800191e <dwt_write16bitoffsetreg>
            dwt_write8bitoffsetreg(DRX_CONF_ID, DRX_TUNE4H_OFFSET, DRX_TUNE4H_PRE64);
 8001482:	2210      	movs	r2, #16
 8001484:	2126      	movs	r1, #38	@ 0x26
 8001486:	2027      	movs	r0, #39	@ 0x27
 8001488:	f000 fa36 	bl	80018f8 <dwt_write8bitoffsetreg>
 800148c:	e009      	b.n	80014a2 <dwt_configure+0x196>
        }
        else
        {
            dwt_write16bitoffsetreg(DRX_CONF_ID, DRX_TUNE1b_OFFSET, DRX_TUNE1b_850K_6M8);
 800148e:	2220      	movs	r2, #32
 8001490:	2106      	movs	r1, #6
 8001492:	2027      	movs	r0, #39	@ 0x27
 8001494:	f000 fa43 	bl	800191e <dwt_write16bitoffsetreg>
            dwt_write8bitoffsetreg(DRX_CONF_ID, DRX_TUNE4H_OFFSET, DRX_TUNE4H_PRE128PLUS);
 8001498:	2228      	movs	r2, #40	@ 0x28
 800149a:	2126      	movs	r1, #38	@ 0x26
 800149c:	2027      	movs	r0, #39	@ 0x27
 800149e:	f000 fa2b 	bl	80018f8 <dwt_write8bitoffsetreg>
        }
    }

    // DTUNE2
    dwt_write32bitoffsetreg(DRX_CONF_ID, DRX_TUNE2_OFFSET, digital_bb_config[prfIndex][config->rxPAC]);
 80014a2:	7cbb      	ldrb	r3, [r7, #18]
 80014a4:	687a      	ldr	r2, [r7, #4]
 80014a6:	78d2      	ldrb	r2, [r2, #3]
 80014a8:	4611      	mov	r1, r2
 80014aa:	4a4a      	ldr	r2, [pc, #296]	@ (80015d4 <dwt_configure+0x2c8>)
 80014ac:	009b      	lsls	r3, r3, #2
 80014ae:	440b      	add	r3, r1
 80014b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014b4:	461a      	mov	r2, r3
 80014b6:	2108      	movs	r1, #8
 80014b8:	2027      	movs	r0, #39	@ 0x27
 80014ba:	f000 fa4c 	bl	8001956 <dwt_write32bitoffsetreg>

    // DTUNE3 (SFD timeout)
    // Don't allow 0 - SFD timeout will always be enabled
    if(config->sfdTO == 0)
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	895b      	ldrh	r3, [r3, #10]
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d103      	bne.n	80014ce <dwt_configure+0x1c2>
    {
        config->sfdTO = DWT_SFDTOC_DEF;
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	f241 0241 	movw	r2, #4161	@ 0x1041
 80014cc:	815a      	strh	r2, [r3, #10]
    }
    dwt_write16bitoffsetreg(DRX_CONF_ID, DRX_SFDTOC_OFFSET, config->sfdTO);
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	895b      	ldrh	r3, [r3, #10]
 80014d2:	461a      	mov	r2, r3
 80014d4:	2120      	movs	r1, #32
 80014d6:	2027      	movs	r0, #39	@ 0x27
 80014d8:	f000 fa21 	bl	800191e <dwt_write16bitoffsetreg>

    // Configure AGC parameters
    dwt_write32bitoffsetreg( AGC_CFG_STS_ID, 0xC, agc_config.lo32);
 80014dc:	4b3e      	ldr	r3, [pc, #248]	@ (80015d8 <dwt_configure+0x2cc>)
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	461a      	mov	r2, r3
 80014e2:	210c      	movs	r1, #12
 80014e4:	2023      	movs	r0, #35	@ 0x23
 80014e6:	f000 fa36 	bl	8001956 <dwt_write32bitoffsetreg>
    dwt_write16bitoffsetreg( AGC_CFG_STS_ID, 0x4, agc_config.target[prfIndex]);
 80014ea:	7cbb      	ldrb	r3, [r7, #18]
 80014ec:	4a3a      	ldr	r2, [pc, #232]	@ (80015d8 <dwt_configure+0x2cc>)
 80014ee:	005b      	lsls	r3, r3, #1
 80014f0:	4413      	add	r3, r2
 80014f2:	889b      	ldrh	r3, [r3, #4]
 80014f4:	461a      	mov	r2, r3
 80014f6:	2104      	movs	r1, #4
 80014f8:	2023      	movs	r0, #35	@ 0x23
 80014fa:	f000 fa10 	bl	800191e <dwt_write16bitoffsetreg>

    // Set (non-standard) user SFD for improved performance,
    if(config->nsSFD)
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	799b      	ldrb	r3, [r3, #6]
 8001502:	2b00      	cmp	r3, #0
 8001504:	d00d      	beq.n	8001522 <dwt_configure+0x216>
    {
        // Write non standard (DW) SFD length
        dwt_write8bitoffsetreg(USR_SFD_ID, 0x00, dwnsSFDlen[config->dataRate]);
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	79db      	ldrb	r3, [r3, #7]
 800150a:	461a      	mov	r2, r3
 800150c:	4b33      	ldr	r3, [pc, #204]	@ (80015dc <dwt_configure+0x2d0>)
 800150e:	5c9b      	ldrb	r3, [r3, r2]
 8001510:	461a      	mov	r2, r3
 8001512:	2100      	movs	r1, #0
 8001514:	2021      	movs	r0, #33	@ 0x21
 8001516:	f000 f9ef 	bl	80018f8 <dwt_write8bitoffsetreg>
        nsSfd_result = 3 ;
 800151a:	2303      	movs	r3, #3
 800151c:	75fb      	strb	r3, [r7, #23]
        useDWnsSFD = 1 ;
 800151e:	2301      	movs	r3, #1
 8001520:	75bb      	strb	r3, [r7, #22]
    }
    regval =  (CHAN_CTRL_TX_CHAN_MASK & (chan << CHAN_CTRL_TX_CHAN_SHIFT)) | // Transmit Channel
 8001522:	7cfb      	ldrb	r3, [r7, #19]
 8001524:	f003 020f 	and.w	r2, r3, #15
              (CHAN_CTRL_RX_CHAN_MASK & (chan << CHAN_CTRL_RX_CHAN_SHIFT)) | // Receive Channel
 8001528:	7cfb      	ldrb	r3, [r7, #19]
 800152a:	011b      	lsls	r3, r3, #4
 800152c:	b2db      	uxtb	r3, r3
    regval =  (CHAN_CTRL_TX_CHAN_MASK & (chan << CHAN_CTRL_TX_CHAN_SHIFT)) | // Transmit Channel
 800152e:	431a      	orrs	r2, r3
              (CHAN_CTRL_RXFPRF_MASK & ((uint32)config->prf << CHAN_CTRL_RXFPRF_SHIFT)) | // RX PRF
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	785b      	ldrb	r3, [r3, #1]
 8001534:	049b      	lsls	r3, r3, #18
 8001536:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
              (CHAN_CTRL_RX_CHAN_MASK & (chan << CHAN_CTRL_RX_CHAN_SHIFT)) | // Receive Channel
 800153a:	431a      	orrs	r2, r3
              ((CHAN_CTRL_TNSSFD|CHAN_CTRL_RNSSFD) & ((uint32)nsSfd_result << CHAN_CTRL_TNSSFD_SHIFT)) | // nsSFD enable RX&TX
 800153c:	7dfb      	ldrb	r3, [r7, #23]
 800153e:	051b      	lsls	r3, r3, #20
 8001540:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
              (CHAN_CTRL_RXFPRF_MASK & ((uint32)config->prf << CHAN_CTRL_RXFPRF_SHIFT)) | // RX PRF
 8001544:	431a      	orrs	r2, r3
              (CHAN_CTRL_DWSFD & ((uint32)useDWnsSFD << CHAN_CTRL_DWSFD_SHIFT)) | // Use DW nsSFD
 8001546:	7dbb      	ldrb	r3, [r7, #22]
 8001548:	045b      	lsls	r3, r3, #17
 800154a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
              ((CHAN_CTRL_TNSSFD|CHAN_CTRL_RNSSFD) & ((uint32)nsSfd_result << CHAN_CTRL_TNSSFD_SHIFT)) | // nsSFD enable RX&TX
 800154e:	431a      	orrs	r2, r3
              (CHAN_CTRL_TX_PCOD_MASK & ((uint32)config->txCode << CHAN_CTRL_TX_PCOD_SHIFT)) | // TX Preamble Code
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	791b      	ldrb	r3, [r3, #4]
 8001554:	059b      	lsls	r3, r3, #22
 8001556:	f003 63f8 	and.w	r3, r3, #130023424	@ 0x7c00000
              (CHAN_CTRL_DWSFD & ((uint32)useDWnsSFD << CHAN_CTRL_DWSFD_SHIFT)) | // Use DW nsSFD
 800155a:	431a      	orrs	r2, r3
              (CHAN_CTRL_RX_PCOD_MASK & ((uint32)config->rxCode << CHAN_CTRL_RX_PCOD_SHIFT)) ; // RX Preamble Code
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	795b      	ldrb	r3, [r3, #5]
 8001560:	06db      	lsls	r3, r3, #27
    regval =  (CHAN_CTRL_TX_CHAN_MASK & (chan << CHAN_CTRL_TX_CHAN_SHIFT)) | // Transmit Channel
 8001562:	4313      	orrs	r3, r2
 8001564:	60fb      	str	r3, [r7, #12]

    dwt_write32bitreg(CHAN_CTRL_ID,regval) ;
 8001566:	68fa      	ldr	r2, [r7, #12]
 8001568:	2100      	movs	r1, #0
 800156a:	201f      	movs	r0, #31
 800156c:	f000 f9f3 	bl	8001956 <dwt_write32bitoffsetreg>

    // Set up TX Preamble Size, PRF and Data Rate
    pdw1000local->txFCTRL = ((uint32)(config->txPreambLength | config->prf) << TX_FCTRL_TXPRF_SHFT) | ((uint32)config->dataRate << TX_FCTRL_TXBR_SHFT);
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	789a      	ldrb	r2, [r3, #2]
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	785b      	ldrb	r3, [r3, #1]
 8001578:	4313      	orrs	r3, r2
 800157a:	b2db      	uxtb	r3, r3
 800157c:	0419      	lsls	r1, r3, #16
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	79db      	ldrb	r3, [r3, #7]
 8001582:	035a      	lsls	r2, r3, #13
 8001584:	4b0b      	ldr	r3, [pc, #44]	@ (80015b4 <dwt_configure+0x2a8>)
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	430a      	orrs	r2, r1
 800158a:	60da      	str	r2, [r3, #12]
    dwt_write32bitreg(TX_FCTRL_ID, pdw1000local->txFCTRL);
 800158c:	4b09      	ldr	r3, [pc, #36]	@ (80015b4 <dwt_configure+0x2a8>)
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	68db      	ldr	r3, [r3, #12]
 8001592:	461a      	mov	r2, r3
 8001594:	2100      	movs	r1, #0
 8001596:	2008      	movs	r0, #8
 8001598:	f000 f9dd 	bl	8001956 <dwt_write32bitoffsetreg>

    // The SFD transmit pattern is initialised by the DW1000 upon a user TX request, but (due to an IC issue) it is not done for an auto-ACK TX. The
    // SYS_CTRL write below works around this issue, by simultaneously initiating and aborting a transmission, which correctly initialises the SFD
    // after its configuration or reconfiguration.
    // This issue is not documented at the time of writing this code. It should be in next release of DW1000 User Manual (v2.09, from July 2016).
    dwt_write8bitoffsetreg(SYS_CTRL_ID, SYS_CTRL_OFFSET, SYS_CTRL_TXSTRT | SYS_CTRL_TRXOFF); // Request TX start and TRX off at the same time
 800159c:	2242      	movs	r2, #66	@ 0x42
 800159e:	2100      	movs	r1, #0
 80015a0:	200d      	movs	r0, #13
 80015a2:	f000 f9a9 	bl	80018f8 <dwt_write8bitoffsetreg>
} // end dwt_configure()
 80015a6:	bf00      	nop
 80015a8:	3718      	adds	r7, #24
 80015aa:	46bd      	mov	sp, r7
 80015ac:	bd80      	pop	{r7, pc}
 80015ae:	bf00      	nop
 80015b0:	0800a394 	.word	0x0800a394
 80015b4:	20000000 	.word	0x20000000
 80015b8:	0800a314 	.word	0x0800a314
 80015bc:	0800a334 	.word	0x0800a334
 80015c0:	0800a34c 	.word	0x0800a34c
 80015c4:	0800a354 	.word	0x0800a354
 80015c8:	0800a31c 	.word	0x0800a31c
 80015cc:	0800a364 	.word	0x0800a364
 80015d0:	0800a370 	.word	0x0800a370
 80015d4:	0800a374 	.word	0x0800a374
 80015d8:	0800a358 	.word	0x0800a358
 80015dc:	0800a360 	.word	0x0800a360

080015e0 <dwt_setrxantennadelay>:
 * output parameters
 *
 * no return value
 */
void dwt_setrxantennadelay(uint16 rxDelay)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b082      	sub	sp, #8
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	4603      	mov	r3, r0
 80015e8:	80fb      	strh	r3, [r7, #6]
    // Set the RX antenna delay for auto TX timestamp adjustment
    dwt_write16bitoffsetreg(LDE_IF_ID, LDE_RXANTD_OFFSET, rxDelay);
 80015ea:	88fb      	ldrh	r3, [r7, #6]
 80015ec:	461a      	mov	r2, r3
 80015ee:	f641 0104 	movw	r1, #6148	@ 0x1804
 80015f2:	202e      	movs	r0, #46	@ 0x2e
 80015f4:	f000 f993 	bl	800191e <dwt_write16bitoffsetreg>
}
 80015f8:	bf00      	nop
 80015fa:	3708      	adds	r7, #8
 80015fc:	46bd      	mov	sp, r7
 80015fe:	bd80      	pop	{r7, pc}

08001600 <dwt_settxantennadelay>:
 * output parameters
 *
 * no return value
 */
void dwt_settxantennadelay(uint16 txDelay)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	b082      	sub	sp, #8
 8001604:	af00      	add	r7, sp, #0
 8001606:	4603      	mov	r3, r0
 8001608:	80fb      	strh	r3, [r7, #6]
    // Set the TX antenna delay for auto TX timestamp adjustment
    dwt_write16bitoffsetreg(TX_ANTD_ID, TX_ANTD_OFFSET, txDelay);
 800160a:	88fb      	ldrh	r3, [r7, #6]
 800160c:	461a      	mov	r2, r3
 800160e:	2100      	movs	r1, #0
 8001610:	2018      	movs	r0, #24
 8001612:	f000 f984 	bl	800191e <dwt_write16bitoffsetreg>
}
 8001616:	bf00      	nop
 8001618:	3708      	adds	r7, #8
 800161a:	46bd      	mov	sp, r7
 800161c:	bd80      	pop	{r7, pc}

0800161e <dwt_writetxdata>:
 * output parameters
 *
 * returns DWT_SUCCESS for success, or DWT_ERROR for error
 */
int dwt_writetxdata(uint16 txFrameLength, uint8 *txFrameBytes, uint16 txBufferOffset)
{
 800161e:	b580      	push	{r7, lr}
 8001620:	b082      	sub	sp, #8
 8001622:	af00      	add	r7, sp, #0
 8001624:	4603      	mov	r3, r0
 8001626:	6039      	str	r1, [r7, #0]
 8001628:	80fb      	strh	r3, [r7, #6]
 800162a:	4613      	mov	r3, r2
 800162c:	80bb      	strh	r3, [r7, #4]
    assert(txFrameLength >= 2);
    assert((pdw1000local->longFrames && (txFrameLength <= 1023)) || (txFrameLength <= 127));
    assert((txBufferOffset + txFrameLength) <= 1024);
#endif

    if ((txBufferOffset + txFrameLength) <= 1024)
 800162e:	88ba      	ldrh	r2, [r7, #4]
 8001630:	88fb      	ldrh	r3, [r7, #6]
 8001632:	4413      	add	r3, r2
 8001634:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001638:	dc09      	bgt.n	800164e <dwt_writetxdata+0x30>
    {
        // Write the data to the IC TX buffer, (-2 bytes for auto generated CRC)
        dwt_writetodevice( TX_BUFFER_ID, txBufferOffset, txFrameLength-2, txFrameBytes);
 800163a:	88fb      	ldrh	r3, [r7, #6]
 800163c:	3b02      	subs	r3, #2
 800163e:	461a      	mov	r2, r3
 8001640:	88b9      	ldrh	r1, [r7, #4]
 8001642:	683b      	ldr	r3, [r7, #0]
 8001644:	2009      	movs	r0, #9
 8001646:	f000 f857 	bl	80016f8 <dwt_writetodevice>
        return DWT_SUCCESS;
 800164a:	2300      	movs	r3, #0
 800164c:	e001      	b.n	8001652 <dwt_writetxdata+0x34>
    }
    else
    {
        return DWT_ERROR;
 800164e:	f04f 33ff 	mov.w	r3, #4294967295
    }
} // end dwt_writetxdata()
 8001652:	4618      	mov	r0, r3
 8001654:	3708      	adds	r7, #8
 8001656:	46bd      	mov	sp, r7
 8001658:	bd80      	pop	{r7, pc}
	...

0800165c <dwt_writetxfctrl>:
 * output parameters
 *
 * no return value
 */
void dwt_writetxfctrl(uint16 txFrameLength, uint16 txBufferOffset, int ranging)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	b084      	sub	sp, #16
 8001660:	af00      	add	r7, sp, #0
 8001662:	4603      	mov	r3, r0
 8001664:	603a      	str	r2, [r7, #0]
 8001666:	80fb      	strh	r3, [r7, #6]
 8001668:	460b      	mov	r3, r1
 800166a:	80bb      	strh	r3, [r7, #4]
    assert((ranging == 0) || (ranging == 1))
#endif

    // Write the frame length to the TX frame control register
    // pdw1000local->txFCTRL has kept configured bit rate information
    uint32 reg32 = pdw1000local->txFCTRL | txFrameLength | ((uint32)txBufferOffset << TX_FCTRL_TXBOFFS_SHFT) | ((uint32)ranging << TX_FCTRL_TR_SHFT);
 800166c:	4b0a      	ldr	r3, [pc, #40]	@ (8001698 <dwt_writetxfctrl+0x3c>)
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	68da      	ldr	r2, [r3, #12]
 8001672:	88fb      	ldrh	r3, [r7, #6]
 8001674:	431a      	orrs	r2, r3
 8001676:	88bb      	ldrh	r3, [r7, #4]
 8001678:	059b      	lsls	r3, r3, #22
 800167a:	431a      	orrs	r2, r3
 800167c:	683b      	ldr	r3, [r7, #0]
 800167e:	03db      	lsls	r3, r3, #15
 8001680:	4313      	orrs	r3, r2
 8001682:	60fb      	str	r3, [r7, #12]
    dwt_write32bitreg(TX_FCTRL_ID, reg32);
 8001684:	68fa      	ldr	r2, [r7, #12]
 8001686:	2100      	movs	r1, #0
 8001688:	2008      	movs	r0, #8
 800168a:	f000 f964 	bl	8001956 <dwt_write32bitoffsetreg>
} // end dwt_writetxfctrl()
 800168e:	bf00      	nop
 8001690:	3710      	adds	r7, #16
 8001692:	46bd      	mov	sp, r7
 8001694:	bd80      	pop	{r7, pc}
 8001696:	bf00      	nop
 8001698:	20000000 	.word	0x20000000

0800169c <dwt_readrxdata>:
 * output parameters
 *
 * no return value
 */
void dwt_readrxdata(uint8 *buffer, uint16 length, uint16 rxBufferOffset)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	b082      	sub	sp, #8
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]
 80016a4:	460b      	mov	r3, r1
 80016a6:	807b      	strh	r3, [r7, #2]
 80016a8:	4613      	mov	r3, r2
 80016aa:	803b      	strh	r3, [r7, #0]
    dwt_readfromdevice(RX_BUFFER_ID,rxBufferOffset,length,buffer) ;
 80016ac:	887a      	ldrh	r2, [r7, #2]
 80016ae:	8839      	ldrh	r1, [r7, #0]
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	2011      	movs	r0, #17
 80016b4:	f000 f877 	bl	80017a6 <dwt_readfromdevice>
}
 80016b8:	bf00      	nop
 80016ba:	3708      	adds	r7, #8
 80016bc:	46bd      	mov	sp, r7
 80016be:	bd80      	pop	{r7, pc}

080016c0 <dwt_readtxtimestamp>:
 * output parameters - the timestamp buffer will contain the value after the function call
 *
 * no return value
 */
void dwt_readtxtimestamp(uint8 * timestamp)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b082      	sub	sp, #8
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	6078      	str	r0, [r7, #4]
    dwt_readfromdevice(TX_TIME_ID, TX_TIME_TX_STAMP_OFFSET, TX_TIME_TX_STAMP_LEN, timestamp) ; // Read bytes directly into buffer
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	2205      	movs	r2, #5
 80016cc:	2100      	movs	r1, #0
 80016ce:	2017      	movs	r0, #23
 80016d0:	f000 f869 	bl	80017a6 <dwt_readfromdevice>
}
 80016d4:	bf00      	nop
 80016d6:	3708      	adds	r7, #8
 80016d8:	46bd      	mov	sp, r7
 80016da:	bd80      	pop	{r7, pc}

080016dc <dwt_readrxtimestamp>:
 * output parameters - the timestamp buffer will contain the value after the function call
 *
 * no return value
 */
void dwt_readrxtimestamp(uint8 * timestamp)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	b082      	sub	sp, #8
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	6078      	str	r0, [r7, #4]
    dwt_readfromdevice(RX_TIME_ID, RX_TIME_RX_STAMP_OFFSET, RX_TIME_RX_STAMP_LEN, timestamp) ; // Get the adjusted time of arrival
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	2205      	movs	r2, #5
 80016e8:	2100      	movs	r1, #0
 80016ea:	2015      	movs	r0, #21
 80016ec:	f000 f85b 	bl	80017a6 <dwt_readfromdevice>
}
 80016f0:	bf00      	nop
 80016f2:	3708      	adds	r7, #8
 80016f4:	46bd      	mov	sp, r7
 80016f6:	bd80      	pop	{r7, pc}

080016f8 <dwt_writetodevice>:
    uint16  recordNumber,
    uint16  index,
    uint32        length,
    const uint8   *buffer
)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b086      	sub	sp, #24
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	60ba      	str	r2, [r7, #8]
 8001700:	607b      	str	r3, [r7, #4]
 8001702:	4603      	mov	r3, r0
 8001704:	81fb      	strh	r3, [r7, #14]
 8001706:	460b      	mov	r3, r1
 8001708:	81bb      	strh	r3, [r7, #12]
    uint8 header[3] ; // Buffer to compose header in
    int   cnt = 0; // Counter for length of header
 800170a:	2300      	movs	r3, #0
 800170c:	617b      	str	r3, [r7, #20]
#ifdef DWT_API_ERROR_CHECK
    assert(recordNumber <= 0x3F); // Record number is limited to 6-bits.
#endif

    // Write message header selecting WRITE operation and addresses as appropriate (this is one to three bytes long)
    if (index == 0) // For index of 0, no sub-index is required
 800170e:	89bb      	ldrh	r3, [r7, #12]
 8001710:	2b00      	cmp	r3, #0
 8001712:	d10c      	bne.n	800172e <dwt_writetodevice+0x36>
    {
        header[cnt++] = 0x80 | recordNumber ; // Bit-7 is WRITE operation, bit-6 zero=NO sub-addressing, bits 5-0 is reg file id
 8001714:	89fb      	ldrh	r3, [r7, #14]
 8001716:	b2da      	uxtb	r2, r3
 8001718:	697b      	ldr	r3, [r7, #20]
 800171a:	1c59      	adds	r1, r3, #1
 800171c:	6179      	str	r1, [r7, #20]
 800171e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8001722:	b2d2      	uxtb	r2, r2
 8001724:	3318      	adds	r3, #24
 8001726:	443b      	add	r3, r7
 8001728:	f803 2c08 	strb.w	r2, [r3, #-8]
 800172c:	e02f      	b.n	800178e <dwt_writetodevice+0x96>
    else
    {
#ifdef DWT_API_ERROR_CHECK
        assert((index <= 0x7FFF) && ((index + length) <= 0x7FFF)); // Index and sub-addressable area are limited to 15-bits.
#endif
        header[cnt++] = 0xC0 | recordNumber ; // Bit-7 is WRITE operation, bit-6 one=sub-address follows, bits 5-0 is reg file id
 800172e:	89fb      	ldrh	r3, [r7, #14]
 8001730:	b2da      	uxtb	r2, r3
 8001732:	697b      	ldr	r3, [r7, #20]
 8001734:	1c59      	adds	r1, r3, #1
 8001736:	6179      	str	r1, [r7, #20]
 8001738:	f062 023f 	orn	r2, r2, #63	@ 0x3f
 800173c:	b2d2      	uxtb	r2, r2
 800173e:	3318      	adds	r3, #24
 8001740:	443b      	add	r3, r7
 8001742:	f803 2c08 	strb.w	r2, [r3, #-8]

        if (index <= 127) // For non-zero index < 127, just a single sub-index byte is required
 8001746:	89bb      	ldrh	r3, [r7, #12]
 8001748:	2b7f      	cmp	r3, #127	@ 0x7f
 800174a:	d809      	bhi.n	8001760 <dwt_writetodevice+0x68>
        {
            header[cnt++] = (uint8)index ; // Bit-7 zero means no extension, bits 6-0 is index.
 800174c:	697b      	ldr	r3, [r7, #20]
 800174e:	1c5a      	adds	r2, r3, #1
 8001750:	617a      	str	r2, [r7, #20]
 8001752:	89ba      	ldrh	r2, [r7, #12]
 8001754:	b2d2      	uxtb	r2, r2
 8001756:	3318      	adds	r3, #24
 8001758:	443b      	add	r3, r7
 800175a:	f803 2c08 	strb.w	r2, [r3, #-8]
 800175e:	e016      	b.n	800178e <dwt_writetodevice+0x96>
        }
        else
        {
            header[cnt++] = 0x80 | (uint8)(index) ; // Bit-7 one means extended index, bits 6-0 is low seven bits of index.
 8001760:	89bb      	ldrh	r3, [r7, #12]
 8001762:	b2da      	uxtb	r2, r3
 8001764:	697b      	ldr	r3, [r7, #20]
 8001766:	1c59      	adds	r1, r3, #1
 8001768:	6179      	str	r1, [r7, #20]
 800176a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800176e:	b2d2      	uxtb	r2, r2
 8001770:	3318      	adds	r3, #24
 8001772:	443b      	add	r3, r7
 8001774:	f803 2c08 	strb.w	r2, [r3, #-8]
            header[cnt++] =  (uint8) (index >> 7) ; // 8-bit value = high eight bits of index.
 8001778:	89bb      	ldrh	r3, [r7, #12]
 800177a:	09db      	lsrs	r3, r3, #7
 800177c:	b299      	uxth	r1, r3
 800177e:	697b      	ldr	r3, [r7, #20]
 8001780:	1c5a      	adds	r2, r3, #1
 8001782:	617a      	str	r2, [r7, #20]
 8001784:	b2ca      	uxtb	r2, r1
 8001786:	3318      	adds	r3, #24
 8001788:	443b      	add	r3, r7
 800178a:	f803 2c08 	strb.w	r2, [r3, #-8]
        }
    }

    // Write it to the SPI
    writetospi(cnt,header,length,buffer);
 800178e:	697b      	ldr	r3, [r7, #20]
 8001790:	b298      	uxth	r0, r3
 8001792:	f107 0110 	add.w	r1, r7, #16
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	68ba      	ldr	r2, [r7, #8]
 800179a:	f000 fbd1 	bl	8001f40 <writetospi>
} // end dwt_writetodevice()
 800179e:	bf00      	nop
 80017a0:	3718      	adds	r7, #24
 80017a2:	46bd      	mov	sp, r7
 80017a4:	bd80      	pop	{r7, pc}

080017a6 <dwt_readfromdevice>:
    uint16  recordNumber,
    uint16  index,
    uint32        length,
    uint8         *buffer
)
{
 80017a6:	b580      	push	{r7, lr}
 80017a8:	b086      	sub	sp, #24
 80017aa:	af00      	add	r7, sp, #0
 80017ac:	60ba      	str	r2, [r7, #8]
 80017ae:	607b      	str	r3, [r7, #4]
 80017b0:	4603      	mov	r3, r0
 80017b2:	81fb      	strh	r3, [r7, #14]
 80017b4:	460b      	mov	r3, r1
 80017b6:	81bb      	strh	r3, [r7, #12]
    uint8 header[3] ; // Buffer to compose header in
    int   cnt = 0; // Counter for length of header
 80017b8:	2300      	movs	r3, #0
 80017ba:	617b      	str	r3, [r7, #20]
#ifdef DWT_API_ERROR_CHECK
    assert(recordNumber <= 0x3F); // Record number is limited to 6-bits.
#endif

    // Write message header selecting READ operation and addresses as appropriate (this is one to three bytes long)
    if (index == 0) // For index of 0, no sub-index is required
 80017bc:	89bb      	ldrh	r3, [r7, #12]
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d109      	bne.n	80017d6 <dwt_readfromdevice+0x30>
    {
        header[cnt++] = (uint8) recordNumber ; // Bit-7 zero is READ operation, bit-6 zero=NO sub-addressing, bits 5-0 is reg file id
 80017c2:	697b      	ldr	r3, [r7, #20]
 80017c4:	1c5a      	adds	r2, r3, #1
 80017c6:	617a      	str	r2, [r7, #20]
 80017c8:	89fa      	ldrh	r2, [r7, #14]
 80017ca:	b2d2      	uxtb	r2, r2
 80017cc:	3318      	adds	r3, #24
 80017ce:	443b      	add	r3, r7
 80017d0:	f803 2c08 	strb.w	r2, [r3, #-8]
 80017d4:	e02f      	b.n	8001836 <dwt_readfromdevice+0x90>
    else
    {
#ifdef DWT_API_ERROR_CHECK
        assert((index <= 0x7FFF) && ((index + length) <= 0x7FFF)); // Index and sub-addressable area are limited to 15-bits.
#endif
        header[cnt++] = (uint8)(0x40 | recordNumber) ; // Bit-7 zero is READ operation, bit-6 one=sub-address follows, bits 5-0 is reg file id
 80017d6:	89fb      	ldrh	r3, [r7, #14]
 80017d8:	b2da      	uxtb	r2, r3
 80017da:	697b      	ldr	r3, [r7, #20]
 80017dc:	1c59      	adds	r1, r3, #1
 80017de:	6179      	str	r1, [r7, #20]
 80017e0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80017e4:	b2d2      	uxtb	r2, r2
 80017e6:	3318      	adds	r3, #24
 80017e8:	443b      	add	r3, r7
 80017ea:	f803 2c08 	strb.w	r2, [r3, #-8]

        if (index <= 127) // For non-zero index < 127, just a single sub-index byte is required
 80017ee:	89bb      	ldrh	r3, [r7, #12]
 80017f0:	2b7f      	cmp	r3, #127	@ 0x7f
 80017f2:	d809      	bhi.n	8001808 <dwt_readfromdevice+0x62>
        {
            header[cnt++] = (uint8) index ; // Bit-7 zero means no extension, bits 6-0 is index.
 80017f4:	697b      	ldr	r3, [r7, #20]
 80017f6:	1c5a      	adds	r2, r3, #1
 80017f8:	617a      	str	r2, [r7, #20]
 80017fa:	89ba      	ldrh	r2, [r7, #12]
 80017fc:	b2d2      	uxtb	r2, r2
 80017fe:	3318      	adds	r3, #24
 8001800:	443b      	add	r3, r7
 8001802:	f803 2c08 	strb.w	r2, [r3, #-8]
 8001806:	e016      	b.n	8001836 <dwt_readfromdevice+0x90>
        }
        else
        {
            header[cnt++] = 0x80 | (uint8)(index) ; // Bit-7 one means extended index, bits 6-0 is low seven bits of index.
 8001808:	89bb      	ldrh	r3, [r7, #12]
 800180a:	b2da      	uxtb	r2, r3
 800180c:	697b      	ldr	r3, [r7, #20]
 800180e:	1c59      	adds	r1, r3, #1
 8001810:	6179      	str	r1, [r7, #20]
 8001812:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8001816:	b2d2      	uxtb	r2, r2
 8001818:	3318      	adds	r3, #24
 800181a:	443b      	add	r3, r7
 800181c:	f803 2c08 	strb.w	r2, [r3, #-8]
            header[cnt++] =  (uint8) (index >> 7) ; // 8-bit value = high eight bits of index.
 8001820:	89bb      	ldrh	r3, [r7, #12]
 8001822:	09db      	lsrs	r3, r3, #7
 8001824:	b299      	uxth	r1, r3
 8001826:	697b      	ldr	r3, [r7, #20]
 8001828:	1c5a      	adds	r2, r3, #1
 800182a:	617a      	str	r2, [r7, #20]
 800182c:	b2ca      	uxtb	r2, r1
 800182e:	3318      	adds	r3, #24
 8001830:	443b      	add	r3, r7
 8001832:	f803 2c08 	strb.w	r2, [r3, #-8]
        }
    }

    // Do the read from the SPI
    readfromspi(cnt, header, length, buffer);  // result is stored in the buffer
 8001836:	697b      	ldr	r3, [r7, #20]
 8001838:	b298      	uxth	r0, r3
 800183a:	f107 0110 	add.w	r1, r7, #16
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	68ba      	ldr	r2, [r7, #8]
 8001842:	f000 fc41 	bl	80020c8 <readfromspi>
} // end dwt_readfromdevice()
 8001846:	bf00      	nop
 8001848:	3718      	adds	r7, #24
 800184a:	46bd      	mov	sp, r7
 800184c:	bd80      	pop	{r7, pc}

0800184e <dwt_read32bitoffsetreg>:
 * output parameters
 *
 * returns 32 bit register value
 */
uint32 dwt_read32bitoffsetreg(int regFileID, int regOffset)
{
 800184e:	b580      	push	{r7, lr}
 8001850:	b086      	sub	sp, #24
 8001852:	af00      	add	r7, sp, #0
 8001854:	6078      	str	r0, [r7, #4]
 8001856:	6039      	str	r1, [r7, #0]
    uint32  regval = 0 ;
 8001858:	2300      	movs	r3, #0
 800185a:	617b      	str	r3, [r7, #20]
    int     j ;
    uint8   buffer[4] ;

    dwt_readfromdevice(regFileID,regOffset,4,buffer); // Read 4 bytes (32-bits) register into buffer
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	b298      	uxth	r0, r3
 8001860:	683b      	ldr	r3, [r7, #0]
 8001862:	b299      	uxth	r1, r3
 8001864:	f107 030c 	add.w	r3, r7, #12
 8001868:	2204      	movs	r2, #4
 800186a:	f7ff ff9c 	bl	80017a6 <dwt_readfromdevice>

    for (j = 3 ; j >= 0 ; j --)
 800186e:	2303      	movs	r3, #3
 8001870:	613b      	str	r3, [r7, #16]
 8001872:	e00b      	b.n	800188c <dwt_read32bitoffsetreg+0x3e>
    {
        regval = (regval << 8) + buffer[j] ;
 8001874:	697b      	ldr	r3, [r7, #20]
 8001876:	021b      	lsls	r3, r3, #8
 8001878:	f107 010c 	add.w	r1, r7, #12
 800187c:	693a      	ldr	r2, [r7, #16]
 800187e:	440a      	add	r2, r1
 8001880:	7812      	ldrb	r2, [r2, #0]
 8001882:	4413      	add	r3, r2
 8001884:	617b      	str	r3, [r7, #20]
    for (j = 3 ; j >= 0 ; j --)
 8001886:	693b      	ldr	r3, [r7, #16]
 8001888:	3b01      	subs	r3, #1
 800188a:	613b      	str	r3, [r7, #16]
 800188c:	693b      	ldr	r3, [r7, #16]
 800188e:	2b00      	cmp	r3, #0
 8001890:	daf0      	bge.n	8001874 <dwt_read32bitoffsetreg+0x26>
    }
    return regval ;
 8001892:	697b      	ldr	r3, [r7, #20]

} // end dwt_read32bitoffsetreg()
 8001894:	4618      	mov	r0, r3
 8001896:	3718      	adds	r7, #24
 8001898:	46bd      	mov	sp, r7
 800189a:	bd80      	pop	{r7, pc}

0800189c <dwt_read16bitoffsetreg>:
 * output parameters
 *
 * returns 16 bit register value
 */
uint16 dwt_read16bitoffsetreg(int regFileID, int regOffset)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b084      	sub	sp, #16
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
 80018a4:	6039      	str	r1, [r7, #0]
    uint16  regval = 0 ;
 80018a6:	2300      	movs	r3, #0
 80018a8:	81fb      	strh	r3, [r7, #14]
    uint8   buffer[2] ;

    dwt_readfromdevice(regFileID,regOffset,2,buffer); // Read 2 bytes (16-bits) register into buffer
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	b298      	uxth	r0, r3
 80018ae:	683b      	ldr	r3, [r7, #0]
 80018b0:	b299      	uxth	r1, r3
 80018b2:	f107 030c 	add.w	r3, r7, #12
 80018b6:	2202      	movs	r2, #2
 80018b8:	f7ff ff75 	bl	80017a6 <dwt_readfromdevice>

    regval = ((uint16)buffer[1] << 8) + buffer[0] ;
 80018bc:	7b7b      	ldrb	r3, [r7, #13]
 80018be:	021b      	lsls	r3, r3, #8
 80018c0:	b29b      	uxth	r3, r3
 80018c2:	7b3a      	ldrb	r2, [r7, #12]
 80018c4:	4413      	add	r3, r2
 80018c6:	81fb      	strh	r3, [r7, #14]
    return regval ;
 80018c8:	89fb      	ldrh	r3, [r7, #14]

} // end dwt_read16bitoffsetreg()
 80018ca:	4618      	mov	r0, r3
 80018cc:	3710      	adds	r7, #16
 80018ce:	46bd      	mov	sp, r7
 80018d0:	bd80      	pop	{r7, pc}

080018d2 <dwt_read8bitoffsetreg>:
 * output parameters
 *
 * returns 8-bit register value
 */
uint8 dwt_read8bitoffsetreg(int regFileID, int regOffset)
{
 80018d2:	b580      	push	{r7, lr}
 80018d4:	b084      	sub	sp, #16
 80018d6:	af00      	add	r7, sp, #0
 80018d8:	6078      	str	r0, [r7, #4]
 80018da:	6039      	str	r1, [r7, #0]
    uint8 regval;

    dwt_readfromdevice(regFileID, regOffset, 1, &regval);
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	b298      	uxth	r0, r3
 80018e0:	683b      	ldr	r3, [r7, #0]
 80018e2:	b299      	uxth	r1, r3
 80018e4:	f107 030f 	add.w	r3, r7, #15
 80018e8:	2201      	movs	r2, #1
 80018ea:	f7ff ff5c 	bl	80017a6 <dwt_readfromdevice>

    return regval ;
 80018ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80018f0:	4618      	mov	r0, r3
 80018f2:	3710      	adds	r7, #16
 80018f4:	46bd      	mov	sp, r7
 80018f6:	bd80      	pop	{r7, pc}

080018f8 <dwt_write8bitoffsetreg>:
 * output parameters
 *
 * no return value
 */
void dwt_write8bitoffsetreg(int regFileID, int regOffset, uint8 regval)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b084      	sub	sp, #16
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	60f8      	str	r0, [r7, #12]
 8001900:	60b9      	str	r1, [r7, #8]
 8001902:	4613      	mov	r3, r2
 8001904:	71fb      	strb	r3, [r7, #7]
    dwt_writetodevice(regFileID, regOffset, 1, &regval);
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	b298      	uxth	r0, r3
 800190a:	68bb      	ldr	r3, [r7, #8]
 800190c:	b299      	uxth	r1, r3
 800190e:	1dfb      	adds	r3, r7, #7
 8001910:	2201      	movs	r2, #1
 8001912:	f7ff fef1 	bl	80016f8 <dwt_writetodevice>
}
 8001916:	bf00      	nop
 8001918:	3710      	adds	r7, #16
 800191a:	46bd      	mov	sp, r7
 800191c:	bd80      	pop	{r7, pc}

0800191e <dwt_write16bitoffsetreg>:
 * output parameters
 *
 * no return value
 */
void dwt_write16bitoffsetreg(int regFileID, int regOffset, uint16 regval)
{
 800191e:	b580      	push	{r7, lr}
 8001920:	b086      	sub	sp, #24
 8001922:	af00      	add	r7, sp, #0
 8001924:	60f8      	str	r0, [r7, #12]
 8001926:	60b9      	str	r1, [r7, #8]
 8001928:	4613      	mov	r3, r2
 800192a:	80fb      	strh	r3, [r7, #6]
    uint8   buffer[2] ;

    buffer[0] = regval & 0xFF;
 800192c:	88fb      	ldrh	r3, [r7, #6]
 800192e:	b2db      	uxtb	r3, r3
 8001930:	753b      	strb	r3, [r7, #20]
    buffer[1] = regval >> 8 ;
 8001932:	88fb      	ldrh	r3, [r7, #6]
 8001934:	0a1b      	lsrs	r3, r3, #8
 8001936:	b29b      	uxth	r3, r3
 8001938:	b2db      	uxtb	r3, r3
 800193a:	757b      	strb	r3, [r7, #21]

    dwt_writetodevice(regFileID,regOffset,2,buffer);
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	b298      	uxth	r0, r3
 8001940:	68bb      	ldr	r3, [r7, #8]
 8001942:	b299      	uxth	r1, r3
 8001944:	f107 0314 	add.w	r3, r7, #20
 8001948:	2202      	movs	r2, #2
 800194a:	f7ff fed5 	bl	80016f8 <dwt_writetodevice>
} // end dwt_write16bitoffsetreg()
 800194e:	bf00      	nop
 8001950:	3718      	adds	r7, #24
 8001952:	46bd      	mov	sp, r7
 8001954:	bd80      	pop	{r7, pc}

08001956 <dwt_write32bitoffsetreg>:
 * output parameters
 *
 * no return value
 */
void dwt_write32bitoffsetreg(int regFileID, int regOffset, uint32 regval)
{
 8001956:	b580      	push	{r7, lr}
 8001958:	b086      	sub	sp, #24
 800195a:	af00      	add	r7, sp, #0
 800195c:	60f8      	str	r0, [r7, #12]
 800195e:	60b9      	str	r1, [r7, #8]
 8001960:	607a      	str	r2, [r7, #4]
    int     j ;
    uint8   buffer[4] ;

    for ( j = 0 ; j < 4 ; j++ )
 8001962:	2300      	movs	r3, #0
 8001964:	617b      	str	r3, [r7, #20]
 8001966:	e00d      	b.n	8001984 <dwt_write32bitoffsetreg+0x2e>
    {
        buffer[j] = regval & 0xff ;
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	b2d9      	uxtb	r1, r3
 800196c:	f107 0210 	add.w	r2, r7, #16
 8001970:	697b      	ldr	r3, [r7, #20]
 8001972:	4413      	add	r3, r2
 8001974:	460a      	mov	r2, r1
 8001976:	701a      	strb	r2, [r3, #0]
        regval >>= 8 ;
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	0a1b      	lsrs	r3, r3, #8
 800197c:	607b      	str	r3, [r7, #4]
    for ( j = 0 ; j < 4 ; j++ )
 800197e:	697b      	ldr	r3, [r7, #20]
 8001980:	3301      	adds	r3, #1
 8001982:	617b      	str	r3, [r7, #20]
 8001984:	697b      	ldr	r3, [r7, #20]
 8001986:	2b03      	cmp	r3, #3
 8001988:	ddee      	ble.n	8001968 <dwt_write32bitoffsetreg+0x12>
    }

    dwt_writetodevice(regFileID,regOffset,4,buffer);
 800198a:	68fb      	ldr	r3, [r7, #12]
 800198c:	b298      	uxth	r0, r3
 800198e:	68bb      	ldr	r3, [r7, #8]
 8001990:	b299      	uxth	r1, r3
 8001992:	f107 0310 	add.w	r3, r7, #16
 8001996:	2204      	movs	r2, #4
 8001998:	f7ff feae 	bl	80016f8 <dwt_writetodevice>
} // end dwt_write32bitoffsetreg()
 800199c:	bf00      	nop
 800199e:	3718      	adds	r7, #24
 80019a0:	46bd      	mov	sp, r7
 80019a2:	bd80      	pop	{r7, pc}

080019a4 <_dwt_otpread>:
 * output parameters
 *
 * returns the 32bit of read data
 */
uint32 _dwt_otpread(uint16 address)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b084      	sub	sp, #16
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	4603      	mov	r3, r0
 80019ac:	80fb      	strh	r3, [r7, #6]
    uint32 ret_data;

    // Write the address
    dwt_write16bitoffsetreg(OTP_IF_ID, OTP_ADDR, address);
 80019ae:	88fb      	ldrh	r3, [r7, #6]
 80019b0:	461a      	mov	r2, r3
 80019b2:	2104      	movs	r1, #4
 80019b4:	202d      	movs	r0, #45	@ 0x2d
 80019b6:	f7ff ffb2 	bl	800191e <dwt_write16bitoffsetreg>

    // Perform OTP Read - Manual read mode has to be set
    dwt_write8bitoffsetreg(OTP_IF_ID, OTP_CTRL, OTP_CTRL_OTPREAD | OTP_CTRL_OTPRDEN);
 80019ba:	2203      	movs	r2, #3
 80019bc:	2106      	movs	r1, #6
 80019be:	202d      	movs	r0, #45	@ 0x2d
 80019c0:	f7ff ff9a 	bl	80018f8 <dwt_write8bitoffsetreg>
    dwt_write8bitoffsetreg(OTP_IF_ID, OTP_CTRL, 0x00); // OTPREAD is self clearing but OTPRDEN is not
 80019c4:	2200      	movs	r2, #0
 80019c6:	2106      	movs	r1, #6
 80019c8:	202d      	movs	r0, #45	@ 0x2d
 80019ca:	f7ff ff95 	bl	80018f8 <dwt_write8bitoffsetreg>

    // Read read data, available 40ns after rising edge of OTP_READ
    ret_data = dwt_read32bitoffsetreg(OTP_IF_ID, OTP_RDAT);
 80019ce:	210a      	movs	r1, #10
 80019d0:	202d      	movs	r0, #45	@ 0x2d
 80019d2:	f7ff ff3c 	bl	800184e <dwt_read32bitoffsetreg>
 80019d6:	60f8      	str	r0, [r7, #12]

    // Return the 32bit of read data
    return ret_data;
 80019d8:	68fb      	ldr	r3, [r7, #12]
}
 80019da:	4618      	mov	r0, r3
 80019dc:	3710      	adds	r7, #16
 80019de:	46bd      	mov	sp, r7
 80019e0:	bd80      	pop	{r7, pc}

080019e2 <_dwt_aonarrayupload>:
 * output parameters
 *
 * no return value
 */
void _dwt_aonarrayupload(void)
{
 80019e2:	b580      	push	{r7, lr}
 80019e4:	af00      	add	r7, sp, #0
    dwt_write8bitoffsetreg(AON_ID, AON_CTRL_OFFSET, 0x00); // Clear the register
 80019e6:	2200      	movs	r2, #0
 80019e8:	2102      	movs	r1, #2
 80019ea:	202c      	movs	r0, #44	@ 0x2c
 80019ec:	f7ff ff84 	bl	80018f8 <dwt_write8bitoffsetreg>
    dwt_write8bitoffsetreg(AON_ID, AON_CTRL_OFFSET, AON_CTRL_SAVE);
 80019f0:	2202      	movs	r2, #2
 80019f2:	2102      	movs	r1, #2
 80019f4:	202c      	movs	r0, #44	@ 0x2c
 80019f6:	f7ff ff7f 	bl	80018f8 <dwt_write8bitoffsetreg>
}
 80019fa:	bf00      	nop
 80019fc:	bd80      	pop	{r7, pc}

080019fe <_dwt_configlde>:
 * output parameters
 *
 * no return value
 */
void _dwt_configlde(int prfIndex)
{
 80019fe:	b580      	push	{r7, lr}
 8001a00:	b082      	sub	sp, #8
 8001a02:	af00      	add	r7, sp, #0
 8001a04:	6078      	str	r0, [r7, #4]
    dwt_write8bitoffsetreg(LDE_IF_ID, LDE_CFG1_OFFSET, LDE_PARAM1); // 8-bit configuration register
 8001a06:	226d      	movs	r2, #109	@ 0x6d
 8001a08:	f640 0106 	movw	r1, #2054	@ 0x806
 8001a0c:	202e      	movs	r0, #46	@ 0x2e
 8001a0e:	f7ff ff73 	bl	80018f8 <dwt_write8bitoffsetreg>

    if(prfIndex)
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d007      	beq.n	8001a28 <_dwt_configlde+0x2a>
    {
        dwt_write16bitoffsetreg( LDE_IF_ID, LDE_CFG2_OFFSET, (uint16) LDE_PARAM3_64); // 16-bit LDE configuration tuning register
 8001a18:	f240 6207 	movw	r2, #1543	@ 0x607
 8001a1c:	f641 0106 	movw	r1, #6150	@ 0x1806
 8001a20:	202e      	movs	r0, #46	@ 0x2e
 8001a22:	f7ff ff7c 	bl	800191e <dwt_write16bitoffsetreg>
    }
    else
    {
        dwt_write16bitoffsetreg( LDE_IF_ID, LDE_CFG2_OFFSET, (uint16) LDE_PARAM3_16);
    }
}
 8001a26:	e006      	b.n	8001a36 <_dwt_configlde+0x38>
        dwt_write16bitoffsetreg( LDE_IF_ID, LDE_CFG2_OFFSET, (uint16) LDE_PARAM3_16);
 8001a28:	f241 6207 	movw	r2, #5639	@ 0x1607
 8001a2c:	f641 0106 	movw	r1, #6150	@ 0x1806
 8001a30:	202e      	movs	r0, #46	@ 0x2e
 8001a32:	f7ff ff74 	bl	800191e <dwt_write16bitoffsetreg>
}
 8001a36:	bf00      	nop
 8001a38:	3708      	adds	r7, #8
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	bd80      	pop	{r7, pc}

08001a3e <_dwt_loaducodefromrom>:
 * output parameters
 *
 * no return value
 */
void _dwt_loaducodefromrom(void)
{
 8001a3e:	b580      	push	{r7, lr}
 8001a40:	af00      	add	r7, sp, #0
    // Set up clocks
    _dwt_enableclocks(FORCE_LDE);
 8001a42:	200e      	movs	r0, #14
 8001a44:	f000 f80e 	bl	8001a64 <_dwt_enableclocks>

    // Kick off the LDE load
    dwt_write16bitoffsetreg(OTP_IF_ID, OTP_CTRL, OTP_CTRL_LDELOAD); // Set load LDE kick bit
 8001a48:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001a4c:	2106      	movs	r1, #6
 8001a4e:	202d      	movs	r0, #45	@ 0x2d
 8001a50:	f7ff ff65 	bl	800191e <dwt_write16bitoffsetreg>

    deca_sleep(1); // Allow time for code to upload (should take up to 120 us)
 8001a54:	2001      	movs	r0, #1
 8001a56:	f000 fa21 	bl	8001e9c <deca_sleep>

    // Default clocks (ENABLE_ALL_SEQ)
    _dwt_enableclocks(ENABLE_ALL_SEQ); // Enable clocks for sequencing
 8001a5a:	2001      	movs	r0, #1
 8001a5c:	f000 f802 	bl	8001a64 <_dwt_enableclocks>
}
 8001a60:	bf00      	nop
 8001a62:	bd80      	pop	{r7, pc}

08001a64 <_dwt_enableclocks>:
 * output parameters none
 *
 * no return value
 */
void _dwt_enableclocks(int clocks)
{
 8001a64:	b580      	push	{r7, lr}
 8001a66:	b084      	sub	sp, #16
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	6078      	str	r0, [r7, #4]
    uint8 reg[2];

    dwt_readfromdevice(PMSC_ID, PMSC_CTRL0_OFFSET, 2, reg);
 8001a6c:	f107 030c 	add.w	r3, r7, #12
 8001a70:	2202      	movs	r2, #2
 8001a72:	2100      	movs	r1, #0
 8001a74:	2036      	movs	r0, #54	@ 0x36
 8001a76:	f7ff fe96 	bl	80017a6 <dwt_readfromdevice>
    switch(clocks)
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	2b0e      	cmp	r3, #14
 8001a7e:	d876      	bhi.n	8001b6e <_dwt_enableclocks+0x10a>
 8001a80:	a201      	add	r2, pc, #4	@ (adr r2, 8001a88 <_dwt_enableclocks+0x24>)
 8001a82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a86:	bf00      	nop
 8001a88:	08001ad5 	.word	0x08001ad5
 8001a8c:	08001ac5 	.word	0x08001ac5
 8001a90:	08001aeb 	.word	0x08001aeb
 8001a94:	08001b6f 	.word	0x08001b6f
 8001a98:	08001b6f 	.word	0x08001b6f
 8001a9c:	08001b6f 	.word	0x08001b6f
 8001aa0:	08001b6f 	.word	0x08001b6f
 8001aa4:	08001b01 	.word	0x08001b01
 8001aa8:	08001b21 	.word	0x08001b21
 8001aac:	08001b6f 	.word	0x08001b6f
 8001ab0:	08001b6f 	.word	0x08001b6f
 8001ab4:	08001b37 	.word	0x08001b37
 8001ab8:	08001b43 	.word	0x08001b43
 8001abc:	08001b4f 	.word	0x08001b4f
 8001ac0:	08001b65 	.word	0x08001b65
    {
        case ENABLE_ALL_SEQ:
        {
            reg[0] = 0x00 ;
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	733b      	strb	r3, [r7, #12]
            reg[1] = reg[1] & 0xfe;
 8001ac8:	7b7b      	ldrb	r3, [r7, #13]
 8001aca:	f023 0301 	bic.w	r3, r3, #1
 8001ace:	b2db      	uxtb	r3, r3
 8001ad0:	737b      	strb	r3, [r7, #13]
        }
        break;
 8001ad2:	e04d      	b.n	8001b70 <_dwt_enableclocks+0x10c>
        case FORCE_SYS_XTI:
        {
            // System and RX
            reg[0] = 0x01 | (reg[0] & 0xfc);
 8001ad4:	7b3b      	ldrb	r3, [r7, #12]
 8001ad6:	b25b      	sxtb	r3, r3
 8001ad8:	f023 0303 	bic.w	r3, r3, #3
 8001adc:	b25b      	sxtb	r3, r3
 8001ade:	f043 0301 	orr.w	r3, r3, #1
 8001ae2:	b25b      	sxtb	r3, r3
 8001ae4:	b2db      	uxtb	r3, r3
 8001ae6:	733b      	strb	r3, [r7, #12]
        }
        break;
 8001ae8:	e042      	b.n	8001b70 <_dwt_enableclocks+0x10c>
        case FORCE_SYS_PLL:
        {
            // System
            reg[0] = 0x02 | (reg[0] & 0xfc);
 8001aea:	7b3b      	ldrb	r3, [r7, #12]
 8001aec:	b25b      	sxtb	r3, r3
 8001aee:	f023 0303 	bic.w	r3, r3, #3
 8001af2:	b25b      	sxtb	r3, r3
 8001af4:	f043 0302 	orr.w	r3, r3, #2
 8001af8:	b25b      	sxtb	r3, r3
 8001afa:	b2db      	uxtb	r3, r3
 8001afc:	733b      	strb	r3, [r7, #12]
        }
        break;
 8001afe:	e037      	b.n	8001b70 <_dwt_enableclocks+0x10c>
        case READ_ACC_ON:
        {
            reg[0] = 0x48 | (reg[0] & 0xb3);
 8001b00:	7b3b      	ldrb	r3, [r7, #12]
 8001b02:	b25b      	sxtb	r3, r3
 8001b04:	f023 034c 	bic.w	r3, r3, #76	@ 0x4c
 8001b08:	b25b      	sxtb	r3, r3
 8001b0a:	f043 0348 	orr.w	r3, r3, #72	@ 0x48
 8001b0e:	b25b      	sxtb	r3, r3
 8001b10:	b2db      	uxtb	r3, r3
 8001b12:	733b      	strb	r3, [r7, #12]
            reg[1] = 0x80 | reg[1];
 8001b14:	7b7b      	ldrb	r3, [r7, #13]
 8001b16:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001b1a:	b2db      	uxtb	r3, r3
 8001b1c:	737b      	strb	r3, [r7, #13]
        }
        break;
 8001b1e:	e027      	b.n	8001b70 <_dwt_enableclocks+0x10c>
        case READ_ACC_OFF:
        {
            reg[0] = reg[0] & 0xb3;
 8001b20:	7b3b      	ldrb	r3, [r7, #12]
 8001b22:	f023 034c 	bic.w	r3, r3, #76	@ 0x4c
 8001b26:	b2db      	uxtb	r3, r3
 8001b28:	733b      	strb	r3, [r7, #12]
            reg[1] = 0x7f & reg[1];
 8001b2a:	7b7b      	ldrb	r3, [r7, #13]
 8001b2c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001b30:	b2db      	uxtb	r3, r3
 8001b32:	737b      	strb	r3, [r7, #13]
        }
        break;
 8001b34:	e01c      	b.n	8001b70 <_dwt_enableclocks+0x10c>
        case FORCE_OTP_ON:
        {
            reg[1] = 0x02 | reg[1];
 8001b36:	7b7b      	ldrb	r3, [r7, #13]
 8001b38:	f043 0302 	orr.w	r3, r3, #2
 8001b3c:	b2db      	uxtb	r3, r3
 8001b3e:	737b      	strb	r3, [r7, #13]
        }
        break;
 8001b40:	e016      	b.n	8001b70 <_dwt_enableclocks+0x10c>
        case FORCE_OTP_OFF:
        {
            reg[1] = reg[1] & 0xfd;
 8001b42:	7b7b      	ldrb	r3, [r7, #13]
 8001b44:	f023 0302 	bic.w	r3, r3, #2
 8001b48:	b2db      	uxtb	r3, r3
 8001b4a:	737b      	strb	r3, [r7, #13]
        }
        break;
 8001b4c:	e010      	b.n	8001b70 <_dwt_enableclocks+0x10c>
        case FORCE_TX_PLL:
        {
            reg[0] = 0x20 | (reg[0] & 0xcf);
 8001b4e:	7b3b      	ldrb	r3, [r7, #12]
 8001b50:	b25b      	sxtb	r3, r3
 8001b52:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8001b56:	b25b      	sxtb	r3, r3
 8001b58:	f043 0320 	orr.w	r3, r3, #32
 8001b5c:	b25b      	sxtb	r3, r3
 8001b5e:	b2db      	uxtb	r3, r3
 8001b60:	733b      	strb	r3, [r7, #12]
        }
        break;
 8001b62:	e005      	b.n	8001b70 <_dwt_enableclocks+0x10c>
        case FORCE_LDE:
        {
            reg[0] = 0x01;
 8001b64:	2301      	movs	r3, #1
 8001b66:	733b      	strb	r3, [r7, #12]
            reg[1] = 0x03;
 8001b68:	2303      	movs	r3, #3
 8001b6a:	737b      	strb	r3, [r7, #13]
        }
        break;
 8001b6c:	e000      	b.n	8001b70 <_dwt_enableclocks+0x10c>
        default:
        break;
 8001b6e:	bf00      	nop
    }


    // Need to write lower byte separately before setting the higher byte(s)
    dwt_writetodevice(PMSC_ID, PMSC_CTRL0_OFFSET, 1, &reg[0]);
 8001b70:	f107 030c 	add.w	r3, r7, #12
 8001b74:	2201      	movs	r2, #1
 8001b76:	2100      	movs	r1, #0
 8001b78:	2036      	movs	r0, #54	@ 0x36
 8001b7a:	f7ff fdbd 	bl	80016f8 <dwt_writetodevice>
    dwt_writetodevice(PMSC_ID, 0x1, 1, &reg[1]);
 8001b7e:	f107 030c 	add.w	r3, r7, #12
 8001b82:	3301      	adds	r3, #1
 8001b84:	2201      	movs	r2, #1
 8001b86:	2101      	movs	r1, #1
 8001b88:	2036      	movs	r0, #54	@ 0x36
 8001b8a:	f7ff fdb5 	bl	80016f8 <dwt_writetodevice>

} // end _dwt_enableclocks()
 8001b8e:	bf00      	nop
 8001b90:	3710      	adds	r7, #16
 8001b92:	46bd      	mov	sp, r7
 8001b94:	bd80      	pop	{r7, pc}
 8001b96:	bf00      	nop

08001b98 <_dwt_disablesequencing>:
 * output parameters none
 *
 * no return value
 */
void _dwt_disablesequencing(void) // Disable sequencing and go to state "INIT"
{
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	af00      	add	r7, sp, #0
    _dwt_enableclocks(FORCE_SYS_XTI); // Set system clock to XTI
 8001b9c:	2000      	movs	r0, #0
 8001b9e:	f7ff ff61 	bl	8001a64 <_dwt_enableclocks>

    dwt_write16bitoffsetreg(PMSC_ID, PMSC_CTRL1_OFFSET, PMSC_CTRL1_PKTSEQ_DISABLE); // Disable PMSC ctrl of RF and RX clk blocks
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	2104      	movs	r1, #4
 8001ba6:	2036      	movs	r0, #54	@ 0x36
 8001ba8:	f7ff feb9 	bl	800191e <dwt_write16bitoffsetreg>
}
 8001bac:	bf00      	nop
 8001bae:	bd80      	pop	{r7, pc}

08001bb0 <dwt_starttx>:
 *
 * returns DWT_SUCCESS for success, or DWT_ERROR for error (e.g. a delayed transmission will be cancelled if the delayed time has passed)
 */

int dwt_starttx(uint8 mode)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b084      	sub	sp, #16
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	4603      	mov	r3, r0
 8001bb8:	71fb      	strb	r3, [r7, #7]
    int retval = DWT_SUCCESS ;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	60fb      	str	r3, [r7, #12]
    uint8 temp  = 0x00;
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	72fb      	strb	r3, [r7, #11]
    uint16 checkTxOK = 0 ;
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	813b      	strh	r3, [r7, #8]

    if(mode & DWT_RESPONSE_EXPECTED)
 8001bc6:	79fb      	ldrb	r3, [r7, #7]
 8001bc8:	f003 0302 	and.w	r3, r3, #2
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d005      	beq.n	8001bdc <dwt_starttx+0x2c>
    {
        temp = (uint8)SYS_CTRL_WAIT4RESP ; // Set wait4response bit
 8001bd0:	2380      	movs	r3, #128	@ 0x80
 8001bd2:	72fb      	strb	r3, [r7, #11]
        pdw1000local->wait4resp = 1;
 8001bd4:	4b1c      	ldr	r3, [pc, #112]	@ (8001c48 <dwt_starttx+0x98>)
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	2201      	movs	r2, #1
 8001bda:	755a      	strb	r2, [r3, #21]
    }

    if (mode & DWT_START_TX_DELAYED)
 8001bdc:	79fb      	ldrb	r3, [r7, #7]
 8001bde:	f003 0301 	and.w	r3, r3, #1
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d020      	beq.n	8001c28 <dwt_starttx+0x78>
    {
        // Both SYS_CTRL_TXSTRT and SYS_CTRL_TXDLYS to correctly enable TX
        temp |= (uint8)(SYS_CTRL_TXDLYS | SYS_CTRL_TXSTRT) ;
 8001be6:	7afb      	ldrb	r3, [r7, #11]
 8001be8:	f043 0306 	orr.w	r3, r3, #6
 8001bec:	72fb      	strb	r3, [r7, #11]
        dwt_write8bitoffsetreg(SYS_CTRL_ID, SYS_CTRL_OFFSET, temp);
 8001bee:	7afb      	ldrb	r3, [r7, #11]
 8001bf0:	461a      	mov	r2, r3
 8001bf2:	2100      	movs	r1, #0
 8001bf4:	200d      	movs	r0, #13
 8001bf6:	f7ff fe7f 	bl	80018f8 <dwt_write8bitoffsetreg>
        checkTxOK = dwt_read16bitoffsetreg(SYS_STATUS_ID, 3); // Read at offset 3 to get the upper 2 bytes out of 5
 8001bfa:	2103      	movs	r1, #3
 8001bfc:	200f      	movs	r0, #15
 8001bfe:	f7ff fe4d 	bl	800189c <dwt_read16bitoffsetreg>
 8001c02:	4603      	mov	r3, r0
 8001c04:	813b      	strh	r3, [r7, #8]
        if ((checkTxOK & SYS_STATUS_TXERR) == 0) // Transmit Delayed Send set over Half a Period away or Power Up error (there is enough time to send but not to power up individual blocks).
 8001c06:	893b      	ldrh	r3, [r7, #8]
 8001c08:	f403 6381 	and.w	r3, r3, #1032	@ 0x408
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d102      	bne.n	8001c16 <dwt_starttx+0x66>
        {
            retval = DWT_SUCCESS ; // All okay
 8001c10:	2300      	movs	r3, #0
 8001c12:	60fb      	str	r3, [r7, #12]
 8001c14:	e012      	b.n	8001c3c <dwt_starttx+0x8c>
        }
        else
        {
            // If HPDWARN or TXPUTE are set this indicates that the TXDLYS was set too late for the specified DX_TIME.
            // remedial action is to cancel delayed send and report error
            dwt_write8bitoffsetreg(SYS_CTRL_ID, SYS_CTRL_OFFSET, (uint8)SYS_CTRL_TRXOFF);
 8001c16:	2240      	movs	r2, #64	@ 0x40
 8001c18:	2100      	movs	r1, #0
 8001c1a:	200d      	movs	r0, #13
 8001c1c:	f7ff fe6c 	bl	80018f8 <dwt_write8bitoffsetreg>
            retval = DWT_ERROR ; // Failed !
 8001c20:	f04f 33ff 	mov.w	r3, #4294967295
 8001c24:	60fb      	str	r3, [r7, #12]
 8001c26:	e009      	b.n	8001c3c <dwt_starttx+0x8c>
        }
    }
    else
    {
        temp |= (uint8)SYS_CTRL_TXSTRT ;
 8001c28:	7afb      	ldrb	r3, [r7, #11]
 8001c2a:	f043 0302 	orr.w	r3, r3, #2
 8001c2e:	72fb      	strb	r3, [r7, #11]
        dwt_write8bitoffsetreg(SYS_CTRL_ID, SYS_CTRL_OFFSET, temp);
 8001c30:	7afb      	ldrb	r3, [r7, #11]
 8001c32:	461a      	mov	r2, r3
 8001c34:	2100      	movs	r1, #0
 8001c36:	200d      	movs	r0, #13
 8001c38:	f7ff fe5e 	bl	80018f8 <dwt_write8bitoffsetreg>
    }

    return retval;
 8001c3c:	68fb      	ldr	r3, [r7, #12]

} // end dwt_starttx()
 8001c3e:	4618      	mov	r0, r3
 8001c40:	3710      	adds	r7, #16
 8001c42:	46bd      	mov	sp, r7
 8001c44:	bd80      	pop	{r7, pc}
 8001c46:	bf00      	nop
 8001c48:	20000000 	.word	0x20000000

08001c4c <dwt_forcetrxoff>:
 * output parameters
 *
 * no return value
 */
void dwt_forcetrxoff(void)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	b082      	sub	sp, #8
 8001c50:	af00      	add	r7, sp, #0
    decaIrqStatus_t stat ;
    uint32 mask;

    mask = dwt_read32bitreg(SYS_MASK_ID) ; // Read set interrupt mask
 8001c52:	2100      	movs	r1, #0
 8001c54:	200e      	movs	r0, #14
 8001c56:	f7ff fdfa 	bl	800184e <dwt_read32bitoffsetreg>
 8001c5a:	6078      	str	r0, [r7, #4]

    // Need to beware of interrupts occurring in the middle of following read modify write cycle
    // We can disable the radio, but before the status is cleared an interrupt can be set (e.g. the
    // event has just happened before the radio was disabled)
    // thus we need to disable interrupt during this operation
    stat = decamutexon() ;
 8001c5c:	f000 f900 	bl	8001e60 <decamutexon>
 8001c60:	6038      	str	r0, [r7, #0]

    dwt_write32bitreg(SYS_MASK_ID, 0) ; // Clear interrupt mask - so we don't get any unwanted events
 8001c62:	2200      	movs	r2, #0
 8001c64:	2100      	movs	r1, #0
 8001c66:	200e      	movs	r0, #14
 8001c68:	f7ff fe75 	bl	8001956 <dwt_write32bitoffsetreg>

    dwt_write8bitoffsetreg(SYS_CTRL_ID, SYS_CTRL_OFFSET, (uint8)SYS_CTRL_TRXOFF) ; // Disable the radio
 8001c6c:	2240      	movs	r2, #64	@ 0x40
 8001c6e:	2100      	movs	r1, #0
 8001c70:	200d      	movs	r0, #13
 8001c72:	f7ff fe41 	bl	80018f8 <dwt_write8bitoffsetreg>

    // Forcing Transceiver off - so we do not want to see any new events that may have happened
    dwt_write32bitreg(SYS_STATUS_ID, (SYS_STATUS_ALL_TX | SYS_STATUS_ALL_RX_ERR | SYS_STATUS_ALL_RX_TO | SYS_STATUS_ALL_RX_GOOD));
 8001c76:	4a0b      	ldr	r2, [pc, #44]	@ (8001ca4 <dwt_forcetrxoff+0x58>)
 8001c78:	2100      	movs	r1, #0
 8001c7a:	200f      	movs	r0, #15
 8001c7c:	f7ff fe6b 	bl	8001956 <dwt_write32bitoffsetreg>

    dwt_syncrxbufptrs();
 8001c80:	f000 f814 	bl	8001cac <dwt_syncrxbufptrs>

    dwt_write32bitreg(SYS_MASK_ID, mask) ; // Set interrupt mask to what it was
 8001c84:	687a      	ldr	r2, [r7, #4]
 8001c86:	2100      	movs	r1, #0
 8001c88:	200e      	movs	r0, #14
 8001c8a:	f7ff fe64 	bl	8001956 <dwt_write32bitoffsetreg>

    // Enable/restore interrupts again...
    decamutexoff(stat) ;
 8001c8e:	6838      	ldr	r0, [r7, #0]
 8001c90:	f000 f8f7 	bl	8001e82 <decamutexoff>
    pdw1000local->wait4resp = 0;
 8001c94:	4b04      	ldr	r3, [pc, #16]	@ (8001ca8 <dwt_forcetrxoff+0x5c>)
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	2200      	movs	r2, #0
 8001c9a:	755a      	strb	r2, [r3, #21]

} // end deviceforcetrxoff()
 8001c9c:	bf00      	nop
 8001c9e:	3708      	adds	r7, #8
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	bd80      	pop	{r7, pc}
 8001ca4:	2427fff8 	.word	0x2427fff8
 8001ca8:	20000000 	.word	0x20000000

08001cac <dwt_syncrxbufptrs>:
 * output parameters
 *
 * no return value
 */
void dwt_syncrxbufptrs(void)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b082      	sub	sp, #8
 8001cb0:	af00      	add	r7, sp, #0
    uint8  buff ;
    // Need to make sure that the host/IC buffer pointers are aligned before starting RX
    buff = dwt_read8bitoffsetreg(SYS_STATUS_ID, 3); // Read 1 byte at offset 3 to get the 4th byte out of 5
 8001cb2:	2103      	movs	r1, #3
 8001cb4:	200f      	movs	r0, #15
 8001cb6:	f7ff fe0c 	bl	80018d2 <dwt_read8bitoffsetreg>
 8001cba:	4603      	mov	r3, r0
 8001cbc:	71fb      	strb	r3, [r7, #7]

    if((buff & (SYS_STATUS_ICRBP >> 24)) !=     // IC side Receive Buffer Pointer
 8001cbe:	79fa      	ldrb	r2, [r7, #7]
       ((buff & (SYS_STATUS_HSRBP>>24)) << 1) ) // Host Side Receive Buffer Pointer
 8001cc0:	79fb      	ldrb	r3, [r7, #7]
 8001cc2:	005b      	lsls	r3, r3, #1
    if((buff & (SYS_STATUS_ICRBP >> 24)) !=     // IC side Receive Buffer Pointer
 8001cc4:	4053      	eors	r3, r2
 8001cc6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d004      	beq.n	8001cd8 <dwt_syncrxbufptrs+0x2c>
    {
        dwt_write8bitoffsetreg(SYS_CTRL_ID, SYS_CTRL_HRBT_OFFSET , 0x01) ; // We need to swap RX buffer status reg (write one to toggle internally)
 8001cce:	2201      	movs	r2, #1
 8001cd0:	2103      	movs	r1, #3
 8001cd2:	200d      	movs	r0, #13
 8001cd4:	f7ff fe10 	bl	80018f8 <dwt_write8bitoffsetreg>
    }
}
 8001cd8:	bf00      	nop
 8001cda:	3708      	adds	r7, #8
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	bd80      	pop	{r7, pc}

08001ce0 <dwt_rxenable>:
 *                                               performing manual RX re-enabling in double buffering mode
 *
 * returns DWT_SUCCESS for success, or DWT_ERROR for error (e.g. a delayed receive enable will be too far in the future if delayed time has passed)
 */
int dwt_rxenable(int mode)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b084      	sub	sp, #16
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
    uint16 temp ;
    uint8 temp1 ;

    if ((mode & DWT_NO_SYNC_PTRS) == 0)
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	f003 0304 	and.w	r3, r3, #4
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d101      	bne.n	8001cf6 <dwt_rxenable+0x16>
    {
        dwt_syncrxbufptrs();
 8001cf2:	f7ff ffdb 	bl	8001cac <dwt_syncrxbufptrs>
    }

    temp = (uint16)SYS_CTRL_RXENAB ;
 8001cf6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001cfa:	81fb      	strh	r3, [r7, #14]

    if (mode & DWT_START_RX_DELAYED)
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	f003 0301 	and.w	r3, r3, #1
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d003      	beq.n	8001d0e <dwt_rxenable+0x2e>
    {
        temp |= (uint16)SYS_CTRL_RXDLYE ;
 8001d06:	89fb      	ldrh	r3, [r7, #14]
 8001d08:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001d0c:	81fb      	strh	r3, [r7, #14]
    }

    dwt_write16bitoffsetreg(SYS_CTRL_ID, SYS_CTRL_OFFSET, temp);
 8001d0e:	89fb      	ldrh	r3, [r7, #14]
 8001d10:	461a      	mov	r2, r3
 8001d12:	2100      	movs	r1, #0
 8001d14:	200d      	movs	r0, #13
 8001d16:	f7ff fe02 	bl	800191e <dwt_write16bitoffsetreg>

    if (mode & DWT_START_RX_DELAYED) // check for errors
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	f003 0301 	and.w	r3, r3, #1
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d01a      	beq.n	8001d5a <dwt_rxenable+0x7a>
    {
        temp1 = dwt_read8bitoffsetreg(SYS_STATUS_ID, 3); // Read 1 byte at offset 3 to get the 4th byte out of 5
 8001d24:	2103      	movs	r1, #3
 8001d26:	200f      	movs	r0, #15
 8001d28:	f7ff fdd3 	bl	80018d2 <dwt_read8bitoffsetreg>
 8001d2c:	4603      	mov	r3, r0
 8001d2e:	737b      	strb	r3, [r7, #13]
        if ((temp1 & (SYS_STATUS_HPDWARN >> 24)) != 0) // if delay has passed do immediate RX on unless DWT_IDLE_ON_DLY_ERR is true
 8001d30:	7b7b      	ldrb	r3, [r7, #13]
 8001d32:	f003 0308 	and.w	r3, r3, #8
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d00f      	beq.n	8001d5a <dwt_rxenable+0x7a>
        {
            dwt_forcetrxoff(); // turn the delayed receive off
 8001d3a:	f7ff ff87 	bl	8001c4c <dwt_forcetrxoff>

            if((mode & DWT_IDLE_ON_DLY_ERR) == 0) // if DWT_IDLE_ON_DLY_ERR not set then re-enable receiver
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	f003 0302 	and.w	r3, r3, #2
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d105      	bne.n	8001d54 <dwt_rxenable+0x74>
            {
                dwt_write16bitoffsetreg(SYS_CTRL_ID, SYS_CTRL_OFFSET, SYS_CTRL_RXENAB);
 8001d48:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001d4c:	2100      	movs	r1, #0
 8001d4e:	200d      	movs	r0, #13
 8001d50:	f7ff fde5 	bl	800191e <dwt_write16bitoffsetreg>
            }
            return DWT_ERROR; // return warning indication
 8001d54:	f04f 33ff 	mov.w	r3, #4294967295
 8001d58:	e000      	b.n	8001d5c <dwt_rxenable+0x7c>
        }
    }

    return DWT_SUCCESS;
 8001d5a:	2300      	movs	r3, #0
} // end dwt_rxenable()
 8001d5c:	4618      	mov	r0, r3
 8001d5e:	3710      	adds	r7, #16
 8001d60:	46bd      	mov	sp, r7
 8001d62:	bd80      	pop	{r7, pc}

08001d64 <dwt_setrxtimeout>:
 * output parameters
 *
 * no return value
 */
void dwt_setrxtimeout(uint16 time)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b084      	sub	sp, #16
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	4603      	mov	r3, r0
 8001d6c:	80fb      	strh	r3, [r7, #6]
    uint8 temp ;

    temp = dwt_read8bitoffsetreg(SYS_CFG_ID, 3); // Read at offset 3 to get the upper byte only
 8001d6e:	2103      	movs	r1, #3
 8001d70:	2004      	movs	r0, #4
 8001d72:	f7ff fdae 	bl	80018d2 <dwt_read8bitoffsetreg>
 8001d76:	4603      	mov	r3, r0
 8001d78:	73fb      	strb	r3, [r7, #15]

    if(time > 0)
 8001d7a:	88fb      	ldrh	r3, [r7, #6]
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d018      	beq.n	8001db2 <dwt_setrxtimeout+0x4e>
    {
        dwt_write16bitoffsetreg(RX_FWTO_ID, RX_FWTO_OFFSET, time) ;
 8001d80:	88fb      	ldrh	r3, [r7, #6]
 8001d82:	461a      	mov	r2, r3
 8001d84:	2100      	movs	r1, #0
 8001d86:	200c      	movs	r0, #12
 8001d88:	f7ff fdc9 	bl	800191e <dwt_write16bitoffsetreg>

        temp |= (uint8)(SYS_CFG_RXWTOE>>24); // Shift RXWTOE mask as we read the upper byte only
 8001d8c:	7bfb      	ldrb	r3, [r7, #15]
 8001d8e:	f043 0310 	orr.w	r3, r3, #16
 8001d92:	73fb      	strb	r3, [r7, #15]
        // OR in 32bit value (1 bit set), I know this is in high byte.
        pdw1000local->sysCFGreg |= SYS_CFG_RXWTOE;
 8001d94:	4b12      	ldr	r3, [pc, #72]	@ (8001de0 <dwt_setrxtimeout+0x7c>)
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	691a      	ldr	r2, [r3, #16]
 8001d9a:	4b11      	ldr	r3, [pc, #68]	@ (8001de0 <dwt_setrxtimeout+0x7c>)
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8001da2:	611a      	str	r2, [r3, #16]

        dwt_write8bitoffsetreg(SYS_CFG_ID, 3, temp); // Write at offset 3 to write the upper byte only
 8001da4:	7bfb      	ldrb	r3, [r7, #15]
 8001da6:	461a      	mov	r2, r3
 8001da8:	2103      	movs	r1, #3
 8001daa:	2004      	movs	r0, #4
 8001dac:	f7ff fda4 	bl	80018f8 <dwt_write8bitoffsetreg>
        pdw1000local->sysCFGreg &= ~(SYS_CFG_RXWTOE);

        dwt_write8bitoffsetreg(SYS_CFG_ID, 3, temp); // Write at offset 3 to write the upper byte only
    }

} // end dwt_setrxtimeout()
 8001db0:	e011      	b.n	8001dd6 <dwt_setrxtimeout+0x72>
        temp &= ~((uint8)(SYS_CFG_RXWTOE>>24)); // Shift RXWTOE mask as we read the upper byte only
 8001db2:	7bfb      	ldrb	r3, [r7, #15]
 8001db4:	f023 0310 	bic.w	r3, r3, #16
 8001db8:	73fb      	strb	r3, [r7, #15]
        pdw1000local->sysCFGreg &= ~(SYS_CFG_RXWTOE);
 8001dba:	4b09      	ldr	r3, [pc, #36]	@ (8001de0 <dwt_setrxtimeout+0x7c>)
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	691a      	ldr	r2, [r3, #16]
 8001dc0:	4b07      	ldr	r3, [pc, #28]	@ (8001de0 <dwt_setrxtimeout+0x7c>)
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 8001dc8:	611a      	str	r2, [r3, #16]
        dwt_write8bitoffsetreg(SYS_CFG_ID, 3, temp); // Write at offset 3 to write the upper byte only
 8001dca:	7bfb      	ldrb	r3, [r7, #15]
 8001dcc:	461a      	mov	r2, r3
 8001dce:	2103      	movs	r1, #3
 8001dd0:	2004      	movs	r0, #4
 8001dd2:	f7ff fd91 	bl	80018f8 <dwt_write8bitoffsetreg>
} // end dwt_setrxtimeout()
 8001dd6:	bf00      	nop
 8001dd8:	3710      	adds	r7, #16
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	bd80      	pop	{r7, pc}
 8001dde:	bf00      	nop
 8001de0:	20000000 	.word	0x20000000

08001de4 <dwt_softreset>:
 * output parameters
 *
 * no return value
 */
void dwt_softreset(void)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	af00      	add	r7, sp, #0
    _dwt_disablesequencing();
 8001de8:	f7ff fed6 	bl	8001b98 <_dwt_disablesequencing>

    // Clear any AON auto download bits (as reset will trigger AON download)
    dwt_write16bitoffsetreg(AON_ID, AON_WCFG_OFFSET, 0x00);
 8001dec:	2200      	movs	r2, #0
 8001dee:	2100      	movs	r1, #0
 8001df0:	202c      	movs	r0, #44	@ 0x2c
 8001df2:	f7ff fd94 	bl	800191e <dwt_write16bitoffsetreg>
    // Clear the wake-up configuration
    dwt_write8bitoffsetreg(AON_ID, AON_CFG0_OFFSET, 0x00);
 8001df6:	2200      	movs	r2, #0
 8001df8:	2106      	movs	r1, #6
 8001dfa:	202c      	movs	r0, #44	@ 0x2c
 8001dfc:	f7ff fd7c 	bl	80018f8 <dwt_write8bitoffsetreg>
    // Upload the new configuration
    _dwt_aonarrayupload();
 8001e00:	f7ff fdef 	bl	80019e2 <_dwt_aonarrayupload>

    // Reset HIF, TX, RX and PMSC (set the reset bits)
    dwt_write8bitoffsetreg(PMSC_ID, PMSC_CTRL0_SOFTRESET_OFFSET, PMSC_CTRL0_RESET_ALL);
 8001e04:	2200      	movs	r2, #0
 8001e06:	2103      	movs	r1, #3
 8001e08:	2036      	movs	r0, #54	@ 0x36
 8001e0a:	f7ff fd75 	bl	80018f8 <dwt_write8bitoffsetreg>

    // DW1000 needs a 10us sleep to let clk PLL lock after reset - the PLL will automatically lock after the reset
    // Could also have polled the PLL lock flag, but then the SPI needs to be < 3MHz !! So a simple delay is easier
    deca_sleep(1);
 8001e0e:	2001      	movs	r0, #1
 8001e10:	f000 f844 	bl	8001e9c <deca_sleep>

    // Clear the reset bits
    dwt_write8bitoffsetreg(PMSC_ID, PMSC_CTRL0_SOFTRESET_OFFSET, PMSC_CTRL0_RESET_CLEAR);
 8001e14:	22f0      	movs	r2, #240	@ 0xf0
 8001e16:	2103      	movs	r1, #3
 8001e18:	2036      	movs	r0, #54	@ 0x36
 8001e1a:	f7ff fd6d 	bl	80018f8 <dwt_write8bitoffsetreg>

    pdw1000local->wait4resp = 0;
 8001e1e:	4b03      	ldr	r3, [pc, #12]	@ (8001e2c <dwt_softreset+0x48>)
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	2200      	movs	r2, #0
 8001e24:	755a      	strb	r2, [r3, #21]
}
 8001e26:	bf00      	nop
 8001e28:	bd80      	pop	{r7, pc}
 8001e2a:	bf00      	nop
 8001e2c:	20000000 	.word	0x20000000

08001e30 <dwt_setxtaltrim>:
 * output parameters
 *
 * no return value
 */
void dwt_setxtaltrim(uint8 value)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b084      	sub	sp, #16
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	4603      	mov	r3, r0
 8001e38:	71fb      	strb	r3, [r7, #7]
    // The 3 MSb in this 8-bit register must be kept to 0b011 to avoid any malfunction.
    uint8 reg_val = (3 << 5) | (value & FS_XTALT_MASK);
 8001e3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e3e:	f003 031f 	and.w	r3, r3, #31
 8001e42:	b25b      	sxtb	r3, r3
 8001e44:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8001e48:	b25b      	sxtb	r3, r3
 8001e4a:	73fb      	strb	r3, [r7, #15]
    dwt_write8bitoffsetreg(FS_CTRL_ID, FS_XTALT_OFFSET, reg_val);
 8001e4c:	7bfb      	ldrb	r3, [r7, #15]
 8001e4e:	461a      	mov	r2, r3
 8001e50:	210e      	movs	r1, #14
 8001e52:	202b      	movs	r0, #43	@ 0x2b
 8001e54:	f7ff fd50 	bl	80018f8 <dwt_write8bitoffsetreg>
}
 8001e58:	bf00      	nop
 8001e5a:	3710      	adds	r7, #16
 8001e5c:	46bd      	mov	sp, r7
 8001e5e:	bd80      	pop	{r7, pc}

08001e60 <decamutexon>:
 * output parameters
 *
 * returns the state of the DW1000 interrupt
 */
decaIrqStatus_t decamutexon(void)           
{
 8001e60:	b580      	push	{r7, lr}
 8001e62:	b082      	sub	sp, #8
 8001e64:	af00      	add	r7, sp, #0
	decaIrqStatus_t s = port_GetEXT_IRQStatus();
 8001e66:	f001 f9ab 	bl	80031c0 <port_GetEXT_IRQStatus>
 8001e6a:	4603      	mov	r3, r0
 8001e6c:	607b      	str	r3, [r7, #4]

	if(s) {
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d001      	beq.n	8001e78 <decamutexon+0x18>
		port_DisableEXT_IRQ(); //disable the external interrupt line
 8001e74:	f001 f996 	bl	80031a4 <port_DisableEXT_IRQ>
	}
	return s ;   // return state before disable, value is used to re-enable in decamutexoff call
 8001e78:	687b      	ldr	r3, [r7, #4]
}
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	3708      	adds	r7, #8
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	bd80      	pop	{r7, pc}

08001e82 <decamutexoff>:
 * output parameters
 *
 * returns the state of the DW1000 interrupt
 */
void decamutexoff(decaIrqStatus_t s)        // put a function here that re-enables the interrupt at the end of the critical section
{
 8001e82:	b580      	push	{r7, lr}
 8001e84:	b082      	sub	sp, #8
 8001e86:	af00      	add	r7, sp, #0
 8001e88:	6078      	str	r0, [r7, #4]
	if(s) { //need to check the port state as we can't use level sensitive interrupt on the STM ARM
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d001      	beq.n	8001e94 <decamutexoff+0x12>
		port_EnableEXT_IRQ();
 8001e90:	f001 f98f 	bl	80031b2 <port_EnableEXT_IRQ>
	}
}
 8001e94:	bf00      	nop
 8001e96:	3708      	adds	r7, #8
 8001e98:	46bd      	mov	sp, r7
 8001e9a:	bd80      	pop	{r7, pc}

08001e9c <deca_sleep>:
#include "sleep.h"
#include "port.h"

/* Wrapper function to be used by decadriver. Declared in deca_device_api.h */
__INLINE void deca_sleep(unsigned int time_ms)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b082      	sub	sp, #8
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]
	Sleep(time_ms);
 8001ea4:	6878      	ldr	r0, [r7, #4]
 8001ea6:	f001 f8fd 	bl	80030a4 <Sleep>
}
 8001eaa:	bf00      	nop
 8001eac:	3708      	adds	r7, #8
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	bd80      	pop	{r7, pc}
	...

08001eb4 <dw1000_select_chip>:
 * @param cs_num - Chip select number (1, 2, 3, or 4)
 *
 * @return 0 for success, -1 for invalid CS number
 */
int dw1000_select_chip(uint8_t cs_num)
{
 8001eb4:	b480      	push	{r7}
 8001eb6:	b083      	sub	sp, #12
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	4603      	mov	r3, r0
 8001ebc:	71fb      	strb	r3, [r7, #7]
    if (cs_num < 1 || cs_num > 4) {
 8001ebe:	79fb      	ldrb	r3, [r7, #7]
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d002      	beq.n	8001eca <dw1000_select_chip+0x16>
 8001ec4:	79fb      	ldrb	r3, [r7, #7]
 8001ec6:	2b04      	cmp	r3, #4
 8001ec8:	d902      	bls.n	8001ed0 <dw1000_select_chip+0x1c>
        return -1;  // Invalid CS number
 8001eca:	f04f 33ff 	mov.w	r3, #4294967295
 8001ece:	e007      	b.n	8001ee0 <dw1000_select_chip+0x2c>
    }

    current_cs_pin = cs_pins[cs_num - 1];
 8001ed0:	79fb      	ldrb	r3, [r7, #7]
 8001ed2:	3b01      	subs	r3, #1
 8001ed4:	4a05      	ldr	r2, [pc, #20]	@ (8001eec <dw1000_select_chip+0x38>)
 8001ed6:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8001eda:	4b05      	ldr	r3, [pc, #20]	@ (8001ef0 <dw1000_select_chip+0x3c>)
 8001edc:	801a      	strh	r2, [r3, #0]
    return 0;
 8001ede:	2300      	movs	r3, #0
}
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	370c      	adds	r7, #12
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eea:	4770      	bx	lr
 8001eec:	0800a3c8 	.word	0x0800a3c8
 8001ef0:	20000004 	.word	0x20000004

08001ef4 <dw1000_init_all_cs>:
 *
 * Initialize all CS pins (set all to HIGH/inactive)
 * Call this once during initialization
 */
void dw1000_init_all_cs(void)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b082      	sub	sp, #8
 8001ef8:	af00      	add	r7, sp, #0
    /* Set all CS pins HIGH (inactive) */
    for (uint8_t i = 0; i < 4; i++) {
 8001efa:	2300      	movs	r3, #0
 8001efc:	71fb      	strb	r3, [r7, #7]
 8001efe:	e00b      	b.n	8001f18 <dw1000_init_all_cs+0x24>
        HAL_GPIO_WritePin(DW_NSS_PORT, cs_pins[i], GPIO_PIN_SET);
 8001f00:	79fb      	ldrb	r3, [r7, #7]
 8001f02:	4a09      	ldr	r2, [pc, #36]	@ (8001f28 <dw1000_init_all_cs+0x34>)
 8001f04:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001f08:	2201      	movs	r2, #1
 8001f0a:	4619      	mov	r1, r3
 8001f0c:	4807      	ldr	r0, [pc, #28]	@ (8001f2c <dw1000_init_all_cs+0x38>)
 8001f0e:	f001 ff43 	bl	8003d98 <HAL_GPIO_WritePin>
    for (uint8_t i = 0; i < 4; i++) {
 8001f12:	79fb      	ldrb	r3, [r7, #7]
 8001f14:	3301      	adds	r3, #1
 8001f16:	71fb      	strb	r3, [r7, #7]
 8001f18:	79fb      	ldrb	r3, [r7, #7]
 8001f1a:	2b03      	cmp	r3, #3
 8001f1c:	d9f0      	bls.n	8001f00 <dw1000_init_all_cs+0xc>
    }
}
 8001f1e:	bf00      	nop
 8001f20:	bf00      	nop
 8001f22:	3708      	adds	r7, #8
 8001f24:	46bd      	mov	sp, r7
 8001f26:	bd80      	pop	{r7, pc}
 8001f28:	0800a3c8 	.word	0x0800a3c8
 8001f2c:	40020400 	.word	0x40020400

08001f30 <openspi>:
 *
 * Low level abstract function to open and initialise access to the SPI device.
 * returns 0 for success, or -1 for error
 */
int openspi(void)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	af00      	add	r7, sp, #0
    /* SPI already initialized by CubeMX in main.c */
    /* Initialize all CS pins */
    dw1000_init_all_cs();
 8001f34:	f7ff ffde 	bl	8001ef4 <dw1000_init_all_cs>
    return 0;
 8001f38:	2300      	movs	r3, #0
}
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	bd80      	pop	{r7, pc}
	...

08001f40 <writetospi>:
 */
int writetospi(uint16_t headerLength,
               const uint8_t *headerBuffer,
               uint32_t bodyLength,
               const uint8_t *bodyBuffer)
{
 8001f40:	b590      	push	{r4, r7, lr}
 8001f42:	f5ad 7d1f 	sub.w	sp, sp, #636	@ 0x27c
 8001f46:	af02      	add	r7, sp, #8
 8001f48:	4604      	mov	r4, r0
 8001f4a:	f507 701c 	add.w	r0, r7, #624	@ 0x270
 8001f4e:	f5a0 701a 	sub.w	r0, r0, #616	@ 0x268
 8001f52:	6001      	str	r1, [r0, #0]
 8001f54:	f507 711c 	add.w	r1, r7, #624	@ 0x270
 8001f58:	f5a1 711b 	sub.w	r1, r1, #620	@ 0x26c
 8001f5c:	600a      	str	r2, [r1, #0]
 8001f5e:	f507 721c 	add.w	r2, r7, #624	@ 0x270
 8001f62:	f5a2 721c 	sub.w	r2, r2, #624	@ 0x270
 8001f66:	6013      	str	r3, [r2, #0]
 8001f68:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 8001f6c:	f2a3 2362 	subw	r3, r3, #610	@ 0x262
 8001f70:	4622      	mov	r2, r4
 8001f72:	801a      	strh	r2, [r3, #0]
    uint8_t tx_buf[300];
    uint8_t rx_buf[300];

    /* Check buffer size */
    if ((headerLength + bodyLength) > sizeof(tx_buf)) {
 8001f74:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 8001f78:	f2a3 2362 	subw	r3, r3, #610	@ 0x262
 8001f7c:	881a      	ldrh	r2, [r3, #0]
 8001f7e:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 8001f82:	f5a3 731b 	sub.w	r3, r3, #620	@ 0x26c
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	4413      	add	r3, r2
 8001f8a:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8001f8e:	d902      	bls.n	8001f96 <writetospi+0x56>
        return -1;
 8001f90:	f04f 33ff 	mov.w	r3, #4294967295
 8001f94:	e08d      	b.n	80020b2 <writetospi+0x172>
    }

    /* Combine header and body into single buffer */
    memcpy(tx_buf, headerBuffer, headerLength);
 8001f96:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 8001f9a:	f2a3 2362 	subw	r3, r3, #610	@ 0x262
 8001f9e:	881a      	ldrh	r2, [r3, #0]
 8001fa0:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 8001fa4:	f5a3 731a 	sub.w	r3, r3, #616	@ 0x268
 8001fa8:	f507 70a2 	add.w	r0, r7, #324	@ 0x144
 8001fac:	6819      	ldr	r1, [r3, #0]
 8001fae:	f004 fce6 	bl	800697e <memcpy>
    if (bodyLength > 0 && bodyBuffer != NULL) {
 8001fb2:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 8001fb6:	f5a3 731b 	sub.w	r3, r3, #620	@ 0x26c
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d01a      	beq.n	8001ff6 <writetospi+0xb6>
 8001fc0:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 8001fc4:	f5a3 731c 	sub.w	r3, r3, #624	@ 0x270
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d013      	beq.n	8001ff6 <writetospi+0xb6>
        memcpy(tx_buf + headerLength, bodyBuffer, bodyLength);
 8001fce:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 8001fd2:	f2a3 2362 	subw	r3, r3, #610	@ 0x262
 8001fd6:	881b      	ldrh	r3, [r3, #0]
 8001fd8:	f507 72a2 	add.w	r2, r7, #324	@ 0x144
 8001fdc:	18d0      	adds	r0, r2, r3
 8001fde:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 8001fe2:	f5a3 721b 	sub.w	r2, r3, #620	@ 0x26c
 8001fe6:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 8001fea:	f5a3 731c 	sub.w	r3, r3, #624	@ 0x270
 8001fee:	6812      	ldr	r2, [r2, #0]
 8001ff0:	6819      	ldr	r1, [r3, #0]
 8001ff2:	f004 fcc4 	bl	800697e <memcpy>
    }

    /* Wait for SPI to be ready */
    while (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY) {
 8001ff6:	bf00      	nop
 8001ff8:	4830      	ldr	r0, [pc, #192]	@ (80020bc <writetospi+0x17c>)
 8001ffa:	f002 ff19 	bl	8004e30 <HAL_SPI_GetState>
 8001ffe:	4603      	mov	r3, r0
 8002000:	2b01      	cmp	r3, #1
 8002002:	d1f9      	bne.n	8001ff8 <writetospi+0xb8>
        /* Wait */
    }

    /* Pull CS low to start transaction */
    HAL_GPIO_WritePin(DW_NSS_PORT, current_cs_pin, GPIO_PIN_RESET);
 8002004:	4b2e      	ldr	r3, [pc, #184]	@ (80020c0 <writetospi+0x180>)
 8002006:	881b      	ldrh	r3, [r3, #0]
 8002008:	2200      	movs	r2, #0
 800200a:	4619      	mov	r1, r3
 800200c:	482d      	ldr	r0, [pc, #180]	@ (80020c4 <writetospi+0x184>)
 800200e:	f001 fec3 	bl	8003d98 <HAL_GPIO_WritePin>

    /* Small delay for CS setup time */
    for (volatile int i = 0; i < 10; i++);
 8002012:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 8002016:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800201a:	2200      	movs	r2, #0
 800201c:	601a      	str	r2, [r3, #0]
 800201e:	e00a      	b.n	8002036 <writetospi+0xf6>
 8002020:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 8002024:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	1c5a      	adds	r2, r3, #1
 800202c:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 8002030:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 8002034:	601a      	str	r2, [r3, #0]
 8002036:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 800203a:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	2b09      	cmp	r3, #9
 8002042:	dded      	ble.n	8002020 <writetospi+0xe0>

    /* Transmit data */
    HAL_SPI_TransmitReceive(&hspi1, tx_buf, rx_buf,
 8002044:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 8002048:	f5a3 731b 	sub.w	r3, r3, #620	@ 0x26c
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	b29a      	uxth	r2, r3
 8002050:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 8002054:	f2a3 2362 	subw	r3, r3, #610	@ 0x262
 8002058:	881b      	ldrh	r3, [r3, #0]
 800205a:	4413      	add	r3, r2
 800205c:	b29b      	uxth	r3, r3
 800205e:	f107 0218 	add.w	r2, r7, #24
 8002062:	f507 71a2 	add.w	r1, r7, #324	@ 0x144
 8002066:	2064      	movs	r0, #100	@ 0x64
 8002068:	9000      	str	r0, [sp, #0]
 800206a:	4814      	ldr	r0, [pc, #80]	@ (80020bc <writetospi+0x17c>)
 800206c:	f002 fd37 	bl	8004ade <HAL_SPI_TransmitReceive>
                           headerLength + bodyLength, 100);

    /* Small delay before releasing CS */
    for (volatile int i = 0; i < 10; i++);
 8002070:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 8002074:	f5a3 7318 	sub.w	r3, r3, #608	@ 0x260
 8002078:	2200      	movs	r2, #0
 800207a:	601a      	str	r2, [r3, #0]
 800207c:	e00a      	b.n	8002094 <writetospi+0x154>
 800207e:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 8002082:	f5a3 7318 	sub.w	r3, r3, #608	@ 0x260
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	1c5a      	adds	r2, r3, #1
 800208a:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 800208e:	f5a3 7318 	sub.w	r3, r3, #608	@ 0x260
 8002092:	601a      	str	r2, [r3, #0]
 8002094:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 8002098:	f5a3 7318 	sub.w	r3, r3, #608	@ 0x260
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	2b09      	cmp	r3, #9
 80020a0:	dded      	ble.n	800207e <writetospi+0x13e>

    /* Pull CS high to end transaction */
    HAL_GPIO_WritePin(DW_NSS_PORT, current_cs_pin, GPIO_PIN_SET);
 80020a2:	4b07      	ldr	r3, [pc, #28]	@ (80020c0 <writetospi+0x180>)
 80020a4:	881b      	ldrh	r3, [r3, #0]
 80020a6:	2201      	movs	r2, #1
 80020a8:	4619      	mov	r1, r3
 80020aa:	4806      	ldr	r0, [pc, #24]	@ (80020c4 <writetospi+0x184>)
 80020ac:	f001 fe74 	bl	8003d98 <HAL_GPIO_WritePin>

    return 0;
 80020b0:	2300      	movs	r3, #0
}
 80020b2:	4618      	mov	r0, r3
 80020b4:	f507 771d 	add.w	r7, r7, #628	@ 0x274
 80020b8:	46bd      	mov	sp, r7
 80020ba:	bd90      	pop	{r4, r7, pc}
 80020bc:	2000031c 	.word	0x2000031c
 80020c0:	20000004 	.word	0x20000004
 80020c4:	40020400 	.word	0x40020400

080020c8 <readfromspi>:
 */
int readfromspi(uint16_t headerLength,
                const uint8_t *headerBuffer,
                uint32_t readLength,
                uint8_t *readBuffer)
{
 80020c8:	b590      	push	{r4, r7, lr}
 80020ca:	f5ad 7d1f 	sub.w	sp, sp, #636	@ 0x27c
 80020ce:	af02      	add	r7, sp, #8
 80020d0:	4604      	mov	r4, r0
 80020d2:	f507 701c 	add.w	r0, r7, #624	@ 0x270
 80020d6:	f5a0 701a 	sub.w	r0, r0, #616	@ 0x268
 80020da:	6001      	str	r1, [r0, #0]
 80020dc:	f507 711c 	add.w	r1, r7, #624	@ 0x270
 80020e0:	f5a1 711b 	sub.w	r1, r1, #620	@ 0x26c
 80020e4:	600a      	str	r2, [r1, #0]
 80020e6:	f507 721c 	add.w	r2, r7, #624	@ 0x270
 80020ea:	f5a2 721c 	sub.w	r2, r2, #624	@ 0x270
 80020ee:	6013      	str	r3, [r2, #0]
 80020f0:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 80020f4:	f2a3 2362 	subw	r3, r3, #610	@ 0x262
 80020f8:	4622      	mov	r2, r4
 80020fa:	801a      	strh	r2, [r3, #0]
    uint8_t tx_buf[300];
    uint8_t rx_buf[300];

    /* Check buffer size */
    if ((headerLength + readLength) > sizeof(tx_buf)) {
 80020fc:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 8002100:	f2a3 2362 	subw	r3, r3, #610	@ 0x262
 8002104:	881a      	ldrh	r2, [r3, #0]
 8002106:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 800210a:	f5a3 731b 	sub.w	r3, r3, #620	@ 0x26c
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	4413      	add	r3, r2
 8002112:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8002116:	d902      	bls.n	800211e <readfromspi+0x56>
        return -1;
 8002118:	f04f 33ff 	mov.w	r3, #4294967295
 800211c:	e08f      	b.n	800223e <readfromspi+0x176>
    }

    /* Prepare TX buffer - header + dummy bytes for read */
    memcpy(tx_buf, headerBuffer, headerLength);
 800211e:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 8002122:	f2a3 2362 	subw	r3, r3, #610	@ 0x262
 8002126:	881a      	ldrh	r2, [r3, #0]
 8002128:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 800212c:	f5a3 731a 	sub.w	r3, r3, #616	@ 0x268
 8002130:	f507 70a2 	add.w	r0, r7, #324	@ 0x144
 8002134:	6819      	ldr	r1, [r3, #0]
 8002136:	f004 fc22 	bl	800697e <memcpy>
    memset(tx_buf + headerLength, 0xFF, readLength); // Dummy bytes
 800213a:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 800213e:	f2a3 2362 	subw	r3, r3, #610	@ 0x262
 8002142:	881b      	ldrh	r3, [r3, #0]
 8002144:	f507 72a2 	add.w	r2, r7, #324	@ 0x144
 8002148:	18d0      	adds	r0, r2, r3
 800214a:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 800214e:	f5a3 731b 	sub.w	r3, r3, #620	@ 0x26c
 8002152:	681a      	ldr	r2, [r3, #0]
 8002154:	21ff      	movs	r1, #255	@ 0xff
 8002156:	f004 fb92 	bl	800687e <memset>

    /* Wait for SPI to be ready */
    while (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY) {
 800215a:	bf00      	nop
 800215c:	483a      	ldr	r0, [pc, #232]	@ (8002248 <readfromspi+0x180>)
 800215e:	f002 fe67 	bl	8004e30 <HAL_SPI_GetState>
 8002162:	4603      	mov	r3, r0
 8002164:	2b01      	cmp	r3, #1
 8002166:	d1f9      	bne.n	800215c <readfromspi+0x94>
        /* Wait */
    }

    /* Pull CS low to start transaction */
    HAL_GPIO_WritePin(DW_NSS_PORT, current_cs_pin, GPIO_PIN_RESET);
 8002168:	4b38      	ldr	r3, [pc, #224]	@ (800224c <readfromspi+0x184>)
 800216a:	881b      	ldrh	r3, [r3, #0]
 800216c:	2200      	movs	r2, #0
 800216e:	4619      	mov	r1, r3
 8002170:	4837      	ldr	r0, [pc, #220]	@ (8002250 <readfromspi+0x188>)
 8002172:	f001 fe11 	bl	8003d98 <HAL_GPIO_WritePin>

    /* Small delay for CS setup time */
    for (volatile int i = 0; i < 10; i++);
 8002176:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 800217a:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800217e:	2200      	movs	r2, #0
 8002180:	601a      	str	r2, [r3, #0]
 8002182:	e00a      	b.n	800219a <readfromspi+0xd2>
 8002184:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 8002188:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	1c5a      	adds	r2, r3, #1
 8002190:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 8002194:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 8002198:	601a      	str	r2, [r3, #0]
 800219a:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 800219e:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	2b09      	cmp	r3, #9
 80021a6:	dded      	ble.n	8002184 <readfromspi+0xbc>

    /* Transmit header and receive data */
    HAL_SPI_TransmitReceive(&hspi1, tx_buf, rx_buf,
 80021a8:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 80021ac:	f5a3 731b 	sub.w	r3, r3, #620	@ 0x26c
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	b29a      	uxth	r2, r3
 80021b4:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 80021b8:	f2a3 2362 	subw	r3, r3, #610	@ 0x262
 80021bc:	881b      	ldrh	r3, [r3, #0]
 80021be:	4413      	add	r3, r2
 80021c0:	b29b      	uxth	r3, r3
 80021c2:	f107 0218 	add.w	r2, r7, #24
 80021c6:	f507 71a2 	add.w	r1, r7, #324	@ 0x144
 80021ca:	2064      	movs	r0, #100	@ 0x64
 80021cc:	9000      	str	r0, [sp, #0]
 80021ce:	481e      	ldr	r0, [pc, #120]	@ (8002248 <readfromspi+0x180>)
 80021d0:	f002 fc85 	bl	8004ade <HAL_SPI_TransmitReceive>
                           headerLength + readLength, 100);

    /* Small delay before releasing CS */
    for (volatile int i = 0; i < 10; i++);
 80021d4:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 80021d8:	f5a3 7318 	sub.w	r3, r3, #608	@ 0x260
 80021dc:	2200      	movs	r2, #0
 80021de:	601a      	str	r2, [r3, #0]
 80021e0:	e00a      	b.n	80021f8 <readfromspi+0x130>
 80021e2:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 80021e6:	f5a3 7318 	sub.w	r3, r3, #608	@ 0x260
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	1c5a      	adds	r2, r3, #1
 80021ee:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 80021f2:	f5a3 7318 	sub.w	r3, r3, #608	@ 0x260
 80021f6:	601a      	str	r2, [r3, #0]
 80021f8:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 80021fc:	f5a3 7318 	sub.w	r3, r3, #608	@ 0x260
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	2b09      	cmp	r3, #9
 8002204:	dded      	ble.n	80021e2 <readfromspi+0x11a>

    /* Pull CS high to end transaction */
    HAL_GPIO_WritePin(DW_NSS_PORT, current_cs_pin, GPIO_PIN_SET);
 8002206:	4b11      	ldr	r3, [pc, #68]	@ (800224c <readfromspi+0x184>)
 8002208:	881b      	ldrh	r3, [r3, #0]
 800220a:	2201      	movs	r2, #1
 800220c:	4619      	mov	r1, r3
 800220e:	4810      	ldr	r0, [pc, #64]	@ (8002250 <readfromspi+0x188>)
 8002210:	f001 fdc2 	bl	8003d98 <HAL_GPIO_WritePin>

    /* Copy received data (skip header bytes) */
    memcpy(readBuffer, rx_buf + headerLength, readLength);
 8002214:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 8002218:	f2a3 2362 	subw	r3, r3, #610	@ 0x262
 800221c:	881b      	ldrh	r3, [r3, #0]
 800221e:	f107 0218 	add.w	r2, r7, #24
 8002222:	18d1      	adds	r1, r2, r3
 8002224:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 8002228:	f5a3 721b 	sub.w	r2, r3, #620	@ 0x26c
 800222c:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 8002230:	f5a3 731c 	sub.w	r3, r3, #624	@ 0x270
 8002234:	6812      	ldr	r2, [r2, #0]
 8002236:	6818      	ldr	r0, [r3, #0]
 8002238:	f004 fba1 	bl	800697e <memcpy>

    return 0;
 800223c:	2300      	movs	r3, #0
}
 800223e:	4618      	mov	r0, r3
 8002240:	f507 771d 	add.w	r7, r7, #628	@ 0x274
 8002244:	46bd      	mov	sp, r7
 8002246:	bd90      	pop	{r4, r7, pc}
 8002248:	2000031c 	.word	0x2000031c
 800224c:	20000004 	.word	0x20000004
 8002250:	40020400 	.word	0x40020400

08002254 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002254:	b580      	push	{r7, lr}
 8002256:	b08a      	sub	sp, #40	@ 0x28
 8002258:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800225a:	f107 0314 	add.w	r3, r7, #20
 800225e:	2200      	movs	r2, #0
 8002260:	601a      	str	r2, [r3, #0]
 8002262:	605a      	str	r2, [r3, #4]
 8002264:	609a      	str	r2, [r3, #8]
 8002266:	60da      	str	r2, [r3, #12]
 8002268:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800226a:	2300      	movs	r3, #0
 800226c:	613b      	str	r3, [r7, #16]
 800226e:	4b5a      	ldr	r3, [pc, #360]	@ (80023d8 <MX_GPIO_Init+0x184>)
 8002270:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002272:	4a59      	ldr	r2, [pc, #356]	@ (80023d8 <MX_GPIO_Init+0x184>)
 8002274:	f043 0304 	orr.w	r3, r3, #4
 8002278:	6313      	str	r3, [r2, #48]	@ 0x30
 800227a:	4b57      	ldr	r3, [pc, #348]	@ (80023d8 <MX_GPIO_Init+0x184>)
 800227c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800227e:	f003 0304 	and.w	r3, r3, #4
 8002282:	613b      	str	r3, [r7, #16]
 8002284:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002286:	2300      	movs	r3, #0
 8002288:	60fb      	str	r3, [r7, #12]
 800228a:	4b53      	ldr	r3, [pc, #332]	@ (80023d8 <MX_GPIO_Init+0x184>)
 800228c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800228e:	4a52      	ldr	r2, [pc, #328]	@ (80023d8 <MX_GPIO_Init+0x184>)
 8002290:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002294:	6313      	str	r3, [r2, #48]	@ 0x30
 8002296:	4b50      	ldr	r3, [pc, #320]	@ (80023d8 <MX_GPIO_Init+0x184>)
 8002298:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800229a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800229e:	60fb      	str	r3, [r7, #12]
 80022a0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80022a2:	2300      	movs	r3, #0
 80022a4:	60bb      	str	r3, [r7, #8]
 80022a6:	4b4c      	ldr	r3, [pc, #304]	@ (80023d8 <MX_GPIO_Init+0x184>)
 80022a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022aa:	4a4b      	ldr	r2, [pc, #300]	@ (80023d8 <MX_GPIO_Init+0x184>)
 80022ac:	f043 0301 	orr.w	r3, r3, #1
 80022b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80022b2:	4b49      	ldr	r3, [pc, #292]	@ (80023d8 <MX_GPIO_Init+0x184>)
 80022b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022b6:	f003 0301 	and.w	r3, r3, #1
 80022ba:	60bb      	str	r3, [r7, #8]
 80022bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80022be:	2300      	movs	r3, #0
 80022c0:	607b      	str	r3, [r7, #4]
 80022c2:	4b45      	ldr	r3, [pc, #276]	@ (80023d8 <MX_GPIO_Init+0x184>)
 80022c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022c6:	4a44      	ldr	r2, [pc, #272]	@ (80023d8 <MX_GPIO_Init+0x184>)
 80022c8:	f043 0302 	orr.w	r3, r3, #2
 80022cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80022ce:	4b42      	ldr	r3, [pc, #264]	@ (80023d8 <MX_GPIO_Init+0x184>)
 80022d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022d2:	f003 0302 	and.w	r3, r3, #2
 80022d6:	607b      	str	r3, [r7, #4]
 80022d8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, CS1_Pin|CS4_Pin|CS3_Pin|CS2_Pin, GPIO_PIN_SET);
 80022da:	2201      	movs	r2, #1
 80022dc:	f24e 0102 	movw	r1, #57346	@ 0xe002
 80022e0:	483e      	ldr	r0, [pc, #248]	@ (80023dc <MX_GPIO_Init+0x188>)
 80022e2:	f001 fd59 	bl	8003d98 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DIR1_Pin|DIR4_Pin|DIR2_Pin|DIR3_Pin, GPIO_PIN_RESET);
 80022e6:	2200      	movs	r2, #0
 80022e8:	f44f 6187 	mov.w	r1, #1080	@ 0x438
 80022ec:	483b      	ldr	r0, [pc, #236]	@ (80023dc <MX_GPIO_Init+0x188>)
 80022ee:	f001 fd53 	bl	8003d98 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RST_GPIO_Port, RST_Pin, GPIO_PIN_SET);
 80022f2:	2201      	movs	r2, #1
 80022f4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80022f8:	4839      	ldr	r0, [pc, #228]	@ (80023e0 <MX_GPIO_Init+0x18c>)
 80022fa:	f001 fd4d 	bl	8003d98 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80022fe:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002302:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002304:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8002308:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800230a:	2300      	movs	r3, #0
 800230c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800230e:	f107 0314 	add.w	r3, r7, #20
 8002312:	4619      	mov	r1, r3
 8002314:	4833      	ldr	r0, [pc, #204]	@ (80023e4 <MX_GPIO_Init+0x190>)
 8002316:	f001 fbab 	bl	8003a70 <HAL_GPIO_Init>

  /*Configure GPIO pins : IRQ1_Pin IRQ2_Pin IRQ3_Pin IRQ4_Pin */
  GPIO_InitStruct.Pin = IRQ1_Pin|IRQ2_Pin|IRQ3_Pin|IRQ4_Pin;
 800231a:	230f      	movs	r3, #15
 800231c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800231e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002322:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002324:	2301      	movs	r3, #1
 8002326:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002328:	f107 0314 	add.w	r3, r7, #20
 800232c:	4619      	mov	r1, r3
 800232e:	482d      	ldr	r0, [pc, #180]	@ (80023e4 <MX_GPIO_Init+0x190>)
 8002330:	f001 fb9e 	bl	8003a70 <HAL_GPIO_Init>

  /*Configure GPIO pins : CS1_Pin CS4_Pin CS3_Pin CS2_Pin */
  GPIO_InitStruct.Pin = CS1_Pin|CS4_Pin|CS3_Pin|CS2_Pin;
 8002334:	f24e 0302 	movw	r3, #57346	@ 0xe002
 8002338:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800233a:	2301      	movs	r3, #1
 800233c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800233e:	2301      	movs	r3, #1
 8002340:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8002342:	2301      	movs	r3, #1
 8002344:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002346:	f107 0314 	add.w	r3, r7, #20
 800234a:	4619      	mov	r1, r3
 800234c:	4823      	ldr	r0, [pc, #140]	@ (80023dc <MX_GPIO_Init+0x188>)
 800234e:	f001 fb8f 	bl	8003a70 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIR1_Pin DIR4_Pin DIR2_Pin DIR3_Pin */
  GPIO_InitStruct.Pin = DIR1_Pin|DIR4_Pin|DIR2_Pin|DIR3_Pin;
 8002352:	f44f 6387 	mov.w	r3, #1080	@ 0x438
 8002356:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002358:	2301      	movs	r3, #1
 800235a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800235c:	2302      	movs	r3, #2
 800235e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8002360:	2301      	movs	r3, #1
 8002362:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002364:	f107 0314 	add.w	r3, r7, #20
 8002368:	4619      	mov	r1, r3
 800236a:	481c      	ldr	r0, [pc, #112]	@ (80023dc <MX_GPIO_Init+0x188>)
 800236c:	f001 fb80 	bl	8003a70 <HAL_GPIO_Init>

  /*Configure GPIO pin : RST_Pin */
  GPIO_InitStruct.Pin = RST_Pin;
 8002370:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002374:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8002376:	2311      	movs	r3, #17
 8002378:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800237a:	2300      	movs	r3, #0
 800237c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800237e:	2300      	movs	r3, #0
 8002380:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(RST_GPIO_Port, &GPIO_InitStruct);
 8002382:	f107 0314 	add.w	r3, r7, #20
 8002386:	4619      	mov	r1, r3
 8002388:	4815      	ldr	r0, [pc, #84]	@ (80023e0 <MX_GPIO_Init+0x18c>)
 800238a:	f001 fb71 	bl	8003a70 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 800238e:	2200      	movs	r2, #0
 8002390:	2100      	movs	r1, #0
 8002392:	2006      	movs	r0, #6
 8002394:	f001 fb27 	bl	80039e6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8002398:	2006      	movs	r0, #6
 800239a:	f001 fb40 	bl	8003a1e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 800239e:	2200      	movs	r2, #0
 80023a0:	2100      	movs	r1, #0
 80023a2:	2007      	movs	r0, #7
 80023a4:	f001 fb1f 	bl	80039e6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80023a8:	2007      	movs	r0, #7
 80023aa:	f001 fb38 	bl	8003a1e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 80023ae:	2200      	movs	r2, #0
 80023b0:	2100      	movs	r1, #0
 80023b2:	2008      	movs	r0, #8
 80023b4:	f001 fb17 	bl	80039e6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 80023b8:	2008      	movs	r0, #8
 80023ba:	f001 fb30 	bl	8003a1e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 80023be:	2200      	movs	r2, #0
 80023c0:	2100      	movs	r1, #0
 80023c2:	2009      	movs	r0, #9
 80023c4:	f001 fb0f 	bl	80039e6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 80023c8:	2009      	movs	r0, #9
 80023ca:	f001 fb28 	bl	8003a1e <HAL_NVIC_EnableIRQ>

}
 80023ce:	bf00      	nop
 80023d0:	3728      	adds	r7, #40	@ 0x28
 80023d2:	46bd      	mov	sp, r7
 80023d4:	bd80      	pop	{r7, pc}
 80023d6:	bf00      	nop
 80023d8:	40023800 	.word	0x40023800
 80023dc:	40020400 	.word	0x40020400
 80023e0:	40020000 	.word	0x40020000
 80023e4:	40020800 	.word	0x40020800

080023e8 <uart_print>:
#define FINAL_MSG_RESP_RX_TS_IDX   15
#define FINAL_MSG_FINAL_TX_TS_IDX  20

// ========== HELPER FUNCTIONS ==========
static void uart_print(const char* str)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b082      	sub	sp, #8
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t*)str, strlen(str), HAL_MAX_DELAY);
 80023f0:	6878      	ldr	r0, [r7, #4]
 80023f2:	f7fd ff5d 	bl	80002b0 <strlen>
 80023f6:	4603      	mov	r3, r0
 80023f8:	b29a      	uxth	r2, r3
 80023fa:	f04f 33ff 	mov.w	r3, #4294967295
 80023fe:	6879      	ldr	r1, [r7, #4]
 8002400:	4803      	ldr	r0, [pc, #12]	@ (8002410 <uart_print+0x28>)
 8002402:	f002 fe4f 	bl	80050a4 <HAL_UART_Transmit>
}
 8002406:	bf00      	nop
 8002408:	3708      	adds	r7, #8
 800240a:	46bd      	mov	sp, r7
 800240c:	bd80      	pop	{r7, pc}
 800240e:	bf00      	nop
 8002410:	20000378 	.word	0x20000378

08002414 <SystemClock_Config>:
extern void MX_GPIO_Init(void);
extern void MX_USART2_UART_Init(void);
extern void MX_SPI1_Init(void);

void SystemClock_Config(void)
{
 8002414:	b580      	push	{r7, lr}
 8002416:	b094      	sub	sp, #80	@ 0x50
 8002418:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800241a:	f107 031c 	add.w	r3, r7, #28
 800241e:	2234      	movs	r2, #52	@ 0x34
 8002420:	2100      	movs	r1, #0
 8002422:	4618      	mov	r0, r3
 8002424:	f004 fa2b 	bl	800687e <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002428:	f107 0308 	add.w	r3, r7, #8
 800242c:	2200      	movs	r2, #0
 800242e:	601a      	str	r2, [r3, #0]
 8002430:	605a      	str	r2, [r3, #4]
 8002432:	609a      	str	r2, [r3, #8]
 8002434:	60da      	str	r2, [r3, #12]
 8002436:	611a      	str	r2, [r3, #16]

    __HAL_RCC_PWR_CLK_ENABLE();
 8002438:	2300      	movs	r3, #0
 800243a:	607b      	str	r3, [r7, #4]
 800243c:	4b24      	ldr	r3, [pc, #144]	@ (80024d0 <SystemClock_Config+0xbc>)
 800243e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002440:	4a23      	ldr	r2, [pc, #140]	@ (80024d0 <SystemClock_Config+0xbc>)
 8002442:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002446:	6413      	str	r3, [r2, #64]	@ 0x40
 8002448:	4b21      	ldr	r3, [pc, #132]	@ (80024d0 <SystemClock_Config+0xbc>)
 800244a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800244c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002450:	607b      	str	r3, [r7, #4]
 8002452:	687b      	ldr	r3, [r7, #4]
    __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8002454:	2300      	movs	r3, #0
 8002456:	603b      	str	r3, [r7, #0]
 8002458:	4b1e      	ldr	r3, [pc, #120]	@ (80024d4 <SystemClock_Config+0xc0>)
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8002460:	4a1c      	ldr	r2, [pc, #112]	@ (80024d4 <SystemClock_Config+0xc0>)
 8002462:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002466:	6013      	str	r3, [r2, #0]
 8002468:	4b1a      	ldr	r3, [pc, #104]	@ (80024d4 <SystemClock_Config+0xc0>)
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002470:	603b      	str	r3, [r7, #0]
 8002472:	683b      	ldr	r3, [r7, #0]

    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002474:	2302      	movs	r3, #2
 8002476:	61fb      	str	r3, [r7, #28]
    RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002478:	2301      	movs	r3, #1
 800247a:	62bb      	str	r3, [r7, #40]	@ 0x28
    RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800247c:	2310      	movs	r3, #16
 800247e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002480:	2302      	movs	r3, #2
 8002482:	637b      	str	r3, [r7, #52]	@ 0x34
    RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002484:	2300      	movs	r3, #0
 8002486:	63bb      	str	r3, [r7, #56]	@ 0x38
    RCC_OscInitStruct.PLL.PLLM = 8;
 8002488:	2308      	movs	r3, #8
 800248a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    RCC_OscInitStruct.PLL.PLLN = 84;
 800248c:	2354      	movs	r3, #84	@ 0x54
 800248e:	643b      	str	r3, [r7, #64]	@ 0x40
    RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002490:	2302      	movs	r3, #2
 8002492:	647b      	str	r3, [r7, #68]	@ 0x44
    RCC_OscInitStruct.PLL.PLLQ = 2;
 8002494:	2302      	movs	r3, #2
 8002496:	64bb      	str	r3, [r7, #72]	@ 0x48
    RCC_OscInitStruct.PLL.PLLR = 2;
 8002498:	2302      	movs	r3, #2
 800249a:	64fb      	str	r3, [r7, #76]	@ 0x4c
    HAL_RCC_OscConfig(&RCC_OscInitStruct);
 800249c:	f107 031c 	add.w	r3, r7, #28
 80024a0:	4618      	mov	r0, r3
 80024a2:	f001 fff5 	bl	8004490 <HAL_RCC_OscConfig>

    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80024a6:	230f      	movs	r3, #15
 80024a8:	60bb      	str	r3, [r7, #8]
                                |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80024aa:	2302      	movs	r3, #2
 80024ac:	60fb      	str	r3, [r7, #12]
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80024ae:	2300      	movs	r3, #0
 80024b0:	613b      	str	r3, [r7, #16]
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80024b2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80024b6:	617b      	str	r3, [r7, #20]
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80024b8:	2300      	movs	r3, #0
 80024ba:	61bb      	str	r3, [r7, #24]
    HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2);
 80024bc:	f107 0308 	add.w	r3, r7, #8
 80024c0:	2102      	movs	r1, #2
 80024c2:	4618      	mov	r0, r3
 80024c4:	f001 fc9a 	bl	8003dfc <HAL_RCC_ClockConfig>
}
 80024c8:	bf00      	nop
 80024ca:	3750      	adds	r7, #80	@ 0x50
 80024cc:	46bd      	mov	sp, r7
 80024ce:	bd80      	pop	{r7, pc}
 80024d0:	40023800 	.word	0x40023800
 80024d4:	40007000 	.word	0x40007000

080024d8 <set_spi_speed_slow>:

static void set_spi_speed_slow(void)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	af00      	add	r7, sp, #0
    hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80024dc:	4b03      	ldr	r3, [pc, #12]	@ (80024ec <set_spi_speed_slow+0x14>)
 80024de:	2220      	movs	r2, #32
 80024e0:	61da      	str	r2, [r3, #28]
    HAL_SPI_Init(&hspi1);
 80024e2:	4802      	ldr	r0, [pc, #8]	@ (80024ec <set_spi_speed_slow+0x14>)
 80024e4:	f002 fa72 	bl	80049cc <HAL_SPI_Init>
}
 80024e8:	bf00      	nop
 80024ea:	bd80      	pop	{r7, pc}
 80024ec:	2000031c 	.word	0x2000031c

080024f0 <set_spi_speed_fast>:

static void set_spi_speed_fast(void)
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	af00      	add	r7, sp, #0
    hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80024f4:	4b03      	ldr	r3, [pc, #12]	@ (8002504 <set_spi_speed_fast+0x14>)
 80024f6:	2210      	movs	r2, #16
 80024f8:	61da      	str	r2, [r3, #28]
    HAL_SPI_Init(&hspi1);
 80024fa:	4802      	ldr	r0, [pc, #8]	@ (8002504 <set_spi_speed_fast+0x14>)
 80024fc:	f002 fa66 	bl	80049cc <HAL_SPI_Init>
}
 8002500:	bf00      	nop
 8002502:	bd80      	pop	{r7, pc}
 8002504:	2000031c 	.word	0x2000031c

08002508 <get_tx_timestamp_u64>:

static inline uint64_t get_tx_timestamp_u64(void)
{
 8002508:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800250c:	b086      	sub	sp, #24
 800250e:	af00      	add	r7, sp, #0
    uint8_t ts[5];
    uint64_t v = 0;
 8002510:	f04f 0200 	mov.w	r2, #0
 8002514:	f04f 0300 	mov.w	r3, #0
 8002518:	e9c7 2304 	strd	r2, r3, [r7, #16]
    dwt_readtxtimestamp(ts);
 800251c:	1d3b      	adds	r3, r7, #4
 800251e:	4618      	mov	r0, r3
 8002520:	f7ff f8ce 	bl	80016c0 <dwt_readtxtimestamp>
    for (int i = 4; i >= 0; i--) v = (v << 8) | ts[i];
 8002524:	2304      	movs	r3, #4
 8002526:	60fb      	str	r3, [r7, #12]
 8002528:	e01a      	b.n	8002560 <get_tx_timestamp_u64+0x58>
 800252a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800252e:	f04f 0200 	mov.w	r2, #0
 8002532:	f04f 0300 	mov.w	r3, #0
 8002536:	020b      	lsls	r3, r1, #8
 8002538:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800253c:	0202      	lsls	r2, r0, #8
 800253e:	1d38      	adds	r0, r7, #4
 8002540:	68f9      	ldr	r1, [r7, #12]
 8002542:	4401      	add	r1, r0
 8002544:	7809      	ldrb	r1, [r1, #0]
 8002546:	b2c9      	uxtb	r1, r1
 8002548:	2000      	movs	r0, #0
 800254a:	460c      	mov	r4, r1
 800254c:	4605      	mov	r5, r0
 800254e:	ea42 0804 	orr.w	r8, r2, r4
 8002552:	ea43 0905 	orr.w	r9, r3, r5
 8002556:	e9c7 8904 	strd	r8, r9, [r7, #16]
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	3b01      	subs	r3, #1
 800255e:	60fb      	str	r3, [r7, #12]
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	2b00      	cmp	r3, #0
 8002564:	dae1      	bge.n	800252a <get_tx_timestamp_u64+0x22>
    return v;
 8002566:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
}
 800256a:	4610      	mov	r0, r2
 800256c:	4619      	mov	r1, r3
 800256e:	3718      	adds	r7, #24
 8002570:	46bd      	mov	sp, r7
 8002572:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

08002576 <get_rx_timestamp_u64>:

static inline uint64_t get_rx_timestamp_u64(void)
{
 8002576:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800257a:	b086      	sub	sp, #24
 800257c:	af00      	add	r7, sp, #0
    uint8_t ts[5];
    uint64_t v = 0;
 800257e:	f04f 0200 	mov.w	r2, #0
 8002582:	f04f 0300 	mov.w	r3, #0
 8002586:	e9c7 2304 	strd	r2, r3, [r7, #16]
    dwt_readrxtimestamp(ts);
 800258a:	1d3b      	adds	r3, r7, #4
 800258c:	4618      	mov	r0, r3
 800258e:	f7ff f8a5 	bl	80016dc <dwt_readrxtimestamp>
    for (int i = 4; i >= 0; i--) v = (v << 8) | ts[i];
 8002592:	2304      	movs	r3, #4
 8002594:	60fb      	str	r3, [r7, #12]
 8002596:	e01a      	b.n	80025ce <get_rx_timestamp_u64+0x58>
 8002598:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800259c:	f04f 0200 	mov.w	r2, #0
 80025a0:	f04f 0300 	mov.w	r3, #0
 80025a4:	020b      	lsls	r3, r1, #8
 80025a6:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80025aa:	0202      	lsls	r2, r0, #8
 80025ac:	1d38      	adds	r0, r7, #4
 80025ae:	68f9      	ldr	r1, [r7, #12]
 80025b0:	4401      	add	r1, r0
 80025b2:	7809      	ldrb	r1, [r1, #0]
 80025b4:	b2c9      	uxtb	r1, r1
 80025b6:	2000      	movs	r0, #0
 80025b8:	460c      	mov	r4, r1
 80025ba:	4605      	mov	r5, r0
 80025bc:	ea42 0804 	orr.w	r8, r2, r4
 80025c0:	ea43 0905 	orr.w	r9, r3, r5
 80025c4:	e9c7 8904 	strd	r8, r9, [r7, #16]
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	3b01      	subs	r3, #1
 80025cc:	60fb      	str	r3, [r7, #12]
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	dae1      	bge.n	8002598 <get_rx_timestamp_u64+0x22>
    return v;
 80025d4:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
}
 80025d8:	4610      	mov	r0, r2
 80025da:	4619      	mov	r1, r3
 80025dc:	3718      	adds	r7, #24
 80025de:	46bd      	mov	sp, r7
 80025e0:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

080025e4 <final_msg_get_ts>:

static uint64_t final_msg_get_ts(const uint8_t *ts_field)
{
 80025e4:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 80025e8:	b095      	sub	sp, #84	@ 0x54
 80025ea:	af00      	add	r7, sp, #0
 80025ec:	6478      	str	r0, [r7, #68]	@ 0x44
    uint64_t ts = 0;
 80025ee:	f04f 0200 	mov.w	r2, #0
 80025f2:	f04f 0300 	mov.w	r3, #0
 80025f6:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
    ts |= ((uint64_t)ts_field[0] << 0);
 80025fa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80025fc:	781b      	ldrb	r3, [r3, #0]
 80025fe:	b2db      	uxtb	r3, r3
 8002600:	2200      	movs	r2, #0
 8002602:	461c      	mov	r4, r3
 8002604:	4615      	mov	r5, r2
 8002606:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800260a:	ea42 0804 	orr.w	r8, r2, r4
 800260e:	ea43 0905 	orr.w	r9, r3, r5
 8002612:	e9c7 8912 	strd	r8, r9, [r7, #72]	@ 0x48
    ts |= ((uint64_t)ts_field[1] << 8);
 8002616:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002618:	3301      	adds	r3, #1
 800261a:	781b      	ldrb	r3, [r3, #0]
 800261c:	b2db      	uxtb	r3, r3
 800261e:	2200      	movs	r2, #0
 8002620:	469a      	mov	sl, r3
 8002622:	4693      	mov	fp, r2
 8002624:	f04f 0000 	mov.w	r0, #0
 8002628:	f04f 0100 	mov.w	r1, #0
 800262c:	ea4f 210b 	mov.w	r1, fp, lsl #8
 8002630:	ea41 611a 	orr.w	r1, r1, sl, lsr #24
 8002634:	ea4f 200a 	mov.w	r0, sl, lsl #8
 8002638:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800263c:	ea42 0400 	orr.w	r4, r2, r0
 8002640:	61bc      	str	r4, [r7, #24]
 8002642:	430b      	orrs	r3, r1
 8002644:	61fb      	str	r3, [r7, #28]
 8002646:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 800264a:	e9c7 3412 	strd	r3, r4, [r7, #72]	@ 0x48
    ts |= ((uint64_t)ts_field[2] << 16);
 800264e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002650:	3302      	adds	r3, #2
 8002652:	781b      	ldrb	r3, [r3, #0]
 8002654:	b2db      	uxtb	r3, r3
 8002656:	2200      	movs	r2, #0
 8002658:	63bb      	str	r3, [r7, #56]	@ 0x38
 800265a:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800265c:	f04f 0000 	mov.w	r0, #0
 8002660:	f04f 0100 	mov.w	r1, #0
 8002664:	e9d7 450e 	ldrd	r4, r5, [r7, #56]	@ 0x38
 8002668:	462b      	mov	r3, r5
 800266a:	0419      	lsls	r1, r3, #16
 800266c:	4623      	mov	r3, r4
 800266e:	ea41 4113 	orr.w	r1, r1, r3, lsr #16
 8002672:	4623      	mov	r3, r4
 8002674:	0418      	lsls	r0, r3, #16
 8002676:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800267a:	ea42 0400 	orr.w	r4, r2, r0
 800267e:	613c      	str	r4, [r7, #16]
 8002680:	430b      	orrs	r3, r1
 8002682:	617b      	str	r3, [r7, #20]
 8002684:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8002688:	e9c7 3412 	strd	r3, r4, [r7, #72]	@ 0x48
    ts |= ((uint64_t)ts_field[3] << 24);
 800268c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800268e:	3303      	adds	r3, #3
 8002690:	781b      	ldrb	r3, [r3, #0]
 8002692:	b2db      	uxtb	r3, r3
 8002694:	2200      	movs	r2, #0
 8002696:	633b      	str	r3, [r7, #48]	@ 0x30
 8002698:	637a      	str	r2, [r7, #52]	@ 0x34
 800269a:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800269e:	460b      	mov	r3, r1
 80026a0:	0a1b      	lsrs	r3, r3, #8
 80026a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80026a4:	460b      	mov	r3, r1
 80026a6:	061b      	lsls	r3, r3, #24
 80026a8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80026aa:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80026ae:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	@ 0x28
 80026b2:	4621      	mov	r1, r4
 80026b4:	4311      	orrs	r1, r2
 80026b6:	60b9      	str	r1, [r7, #8]
 80026b8:	4629      	mov	r1, r5
 80026ba:	4319      	orrs	r1, r3
 80026bc:	60f9      	str	r1, [r7, #12]
 80026be:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 80026c2:	e9c7 3412 	strd	r3, r4, [r7, #72]	@ 0x48
    ts |= ((uint64_t)ts_field[4] << 32);
 80026c6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80026c8:	3304      	adds	r3, #4
 80026ca:	781b      	ldrb	r3, [r3, #0]
 80026cc:	b2db      	uxtb	r3, r3
 80026ce:	2200      	movs	r2, #0
 80026d0:	623b      	str	r3, [r7, #32]
 80026d2:	627a      	str	r2, [r7, #36]	@ 0x24
 80026d4:	f04f 0200 	mov.w	r2, #0
 80026d8:	f04f 0300 	mov.w	r3, #0
 80026dc:	6a39      	ldr	r1, [r7, #32]
 80026de:	000b      	movs	r3, r1
 80026e0:	2200      	movs	r2, #0
 80026e2:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	@ 0x48
 80026e6:	ea40 0402 	orr.w	r4, r0, r2
 80026ea:	603c      	str	r4, [r7, #0]
 80026ec:	430b      	orrs	r3, r1
 80026ee:	607b      	str	r3, [r7, #4]
 80026f0:	e9d7 3400 	ldrd	r3, r4, [r7]
 80026f4:	e9c7 3412 	strd	r3, r4, [r7, #72]	@ 0x48
    return ts;
 80026f8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
}
 80026fc:	4610      	mov	r0, r2
 80026fe:	4619      	mov	r1, r3
 8002700:	3754      	adds	r7, #84	@ 0x54
 8002702:	46bd      	mov	sp, r7
 8002704:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8002708:	4770      	bx	lr

0800270a <timestamp_diff>:

static inline int64_t timestamp_diff(uint64_t later, uint64_t earlier)
{
 800270a:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 800270e:	b08b      	sub	sp, #44	@ 0x2c
 8002710:	af00      	add	r7, sp, #0
 8002712:	e9c7 0106 	strd	r0, r1, [r7, #24]
 8002716:	e9c7 2304 	strd	r2, r3, [r7, #16]
    later &= MASK_40;
 800271a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800271e:	60ba      	str	r2, [r7, #8]
 8002720:	f003 03ff 	and.w	r3, r3, #255	@ 0xff
 8002724:	60fb      	str	r3, [r7, #12]
 8002726:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800272a:	e9c7 2306 	strd	r2, r3, [r7, #24]
    earlier &= MASK_40;
 800272e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002732:	603a      	str	r2, [r7, #0]
 8002734:	f003 03ff 	and.w	r3, r3, #255	@ 0xff
 8002738:	607b      	str	r3, [r7, #4]
 800273a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800273e:	e9c7 2304 	strd	r2, r3, [r7, #16]

    int64_t diff = (int64_t)(later - earlier);
 8002742:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002746:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800274a:	1a84      	subs	r4, r0, r2
 800274c:	eb61 0503 	sbc.w	r5, r1, r3
 8002750:	e9c7 4508 	strd	r4, r5, [r7, #32]

    if (diff < 0) {
 8002754:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002758:	2b00      	cmp	r3, #0
 800275a:	da07      	bge.n	800276c <timestamp_diff+0x62>
        diff += (1ULL << 40);
 800275c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002760:	f503 7b80 	add.w	fp, r3, #256	@ 0x100
 8002764:	4692      	mov	sl, r2
 8002766:	e9c7 ab08 	strd	sl, fp, [r7, #32]
 800276a:	e00c      	b.n	8002786 <timestamp_diff+0x7c>
    } else if (diff > (1LL << 39)) {
 800276c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002770:	2a01      	cmp	r2, #1
 8002772:	f173 0380 	sbcs.w	r3, r3, #128	@ 0x80
 8002776:	db06      	blt.n	8002786 <timestamp_diff+0x7c>
        diff -= (1ULL << 40);
 8002778:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800277c:	f5a3 7980 	sub.w	r9, r3, #256	@ 0x100
 8002780:	4690      	mov	r8, r2
 8002782:	e9c7 8908 	strd	r8, r9, [r7, #32]
    }

    return diff;
 8002786:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
}
 800278a:	4610      	mov	r0, r2
 800278c:	4619      	mov	r1, r3
 800278e:	372c      	adds	r7, #44	@ 0x2c
 8002790:	46bd      	mov	sp, r7
 8002792:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8002796:	4770      	bx	lr

08002798 <scan_cs_ports>:

// ========== CS FUNCTIONS ==========
static void scan_cs_ports(void)
{
 8002798:	b580      	push	{r7, lr}
 800279a:	b09c      	sub	sp, #112	@ 0x70
 800279c:	af00      	add	r7, sp, #0
    char msg[100];

    uart_print("\r\n========================================\r\n");
 800279e:	4832      	ldr	r0, [pc, #200]	@ (8002868 <scan_cs_ports+0xd0>)
 80027a0:	f7ff fe22 	bl	80023e8 <uart_print>
    uart_print("Scanning CS Ports...\r\n");
 80027a4:	4831      	ldr	r0, [pc, #196]	@ (800286c <scan_cs_ports+0xd4>)
 80027a6:	f7ff fe1f 	bl	80023e8 <uart_print>
    uart_print("========================================\r\n\r\n");
 80027aa:	4831      	ldr	r0, [pc, #196]	@ (8002870 <scan_cs_ports+0xd8>)
 80027ac:	f7ff fe1c 	bl	80023e8 <uart_print>

    for (int i = 0; i < 4; i++) {
 80027b0:	2300      	movs	r3, #0
 80027b2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80027b4:	e04e      	b.n	8002854 <scan_cs_ports+0xbc>
        sprintf(msg, "[CS%d] Checking...", modules[i].cs_num);
 80027b6:	492f      	ldr	r1, [pc, #188]	@ (8002874 <scan_cs_ports+0xdc>)
 80027b8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80027ba:	4613      	mov	r3, r2
 80027bc:	005b      	lsls	r3, r3, #1
 80027be:	4413      	add	r3, r2
 80027c0:	009b      	lsls	r3, r3, #2
 80027c2:	440b      	add	r3, r1
 80027c4:	781b      	ldrb	r3, [r3, #0]
 80027c6:	461a      	mov	r2, r3
 80027c8:	1d3b      	adds	r3, r7, #4
 80027ca:	492b      	ldr	r1, [pc, #172]	@ (8002878 <scan_cs_ports+0xe0>)
 80027cc:	4618      	mov	r0, r3
 80027ce:	f003 ffe1 	bl	8006794 <siprintf>
        uart_print(msg);
 80027d2:	1d3b      	adds	r3, r7, #4
 80027d4:	4618      	mov	r0, r3
 80027d6:	f7ff fe07 	bl	80023e8 <uart_print>

        dw1000_select_chip(modules[i].cs_num);
 80027da:	4926      	ldr	r1, [pc, #152]	@ (8002874 <scan_cs_ports+0xdc>)
 80027dc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80027de:	4613      	mov	r3, r2
 80027e0:	005b      	lsls	r3, r3, #1
 80027e2:	4413      	add	r3, r2
 80027e4:	009b      	lsls	r3, r3, #2
 80027e6:	440b      	add	r3, r1
 80027e8:	781b      	ldrb	r3, [r3, #0]
 80027ea:	4618      	mov	r0, r3
 80027ec:	f7ff fb62 	bl	8001eb4 <dw1000_select_chip>
        HAL_Delay(5);
 80027f0:	2005      	movs	r0, #5
 80027f2:	f000 ffd5 	bl	80037a0 <HAL_Delay>

        uint32_t dev_id = dwt_readdevid();
 80027f6:	f7fe fd7f 	bl	80012f8 <dwt_readdevid>
 80027fa:	66b8      	str	r0, [r7, #104]	@ 0x68
        modules[i].device_id = dev_id;
 80027fc:	491d      	ldr	r1, [pc, #116]	@ (8002874 <scan_cs_ports+0xdc>)
 80027fe:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002800:	4613      	mov	r3, r2
 8002802:	005b      	lsls	r3, r3, #1
 8002804:	4413      	add	r3, r2
 8002806:	009b      	lsls	r3, r3, #2
 8002808:	440b      	add	r3, r1
 800280a:	3308      	adds	r3, #8
 800280c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800280e:	601a      	str	r2, [r3, #0]

        if (dev_id == 0xDECA0130) {
 8002810:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002812:	4a1a      	ldr	r2, [pc, #104]	@ (800287c <scan_cs_ports+0xe4>)
 8002814:	4293      	cmp	r3, r2
 8002816:	d10d      	bne.n	8002834 <scan_cs_ports+0x9c>
            modules[i].connected = 1;
 8002818:	4916      	ldr	r1, [pc, #88]	@ (8002874 <scan_cs_ports+0xdc>)
 800281a:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800281c:	4613      	mov	r3, r2
 800281e:	005b      	lsls	r3, r3, #1
 8002820:	4413      	add	r3, r2
 8002822:	009b      	lsls	r3, r3, #2
 8002824:	440b      	add	r3, r1
 8002826:	3304      	adds	r3, #4
 8002828:	2201      	movs	r2, #1
 800282a:	601a      	str	r2, [r3, #0]
            uart_print(" OK!\r\n");
 800282c:	4814      	ldr	r0, [pc, #80]	@ (8002880 <scan_cs_ports+0xe8>)
 800282e:	f7ff fddb 	bl	80023e8 <uart_print>
 8002832:	e00c      	b.n	800284e <scan_cs_ports+0xb6>
        } else {
            modules[i].connected = 0;
 8002834:	490f      	ldr	r1, [pc, #60]	@ (8002874 <scan_cs_ports+0xdc>)
 8002836:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002838:	4613      	mov	r3, r2
 800283a:	005b      	lsls	r3, r3, #1
 800283c:	4413      	add	r3, r2
 800283e:	009b      	lsls	r3, r3, #2
 8002840:	440b      	add	r3, r1
 8002842:	3304      	adds	r3, #4
 8002844:	2200      	movs	r2, #0
 8002846:	601a      	str	r2, [r3, #0]
            uart_print(" Not found\r\n");
 8002848:	480e      	ldr	r0, [pc, #56]	@ (8002884 <scan_cs_ports+0xec>)
 800284a:	f7ff fdcd 	bl	80023e8 <uart_print>
    for (int i = 0; i < 4; i++) {
 800284e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002850:	3301      	adds	r3, #1
 8002852:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002854:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002856:	2b03      	cmp	r3, #3
 8002858:	ddad      	ble.n	80027b6 <scan_cs_ports+0x1e>
        }
    }

    uart_print("\r\n");
 800285a:	480b      	ldr	r0, [pc, #44]	@ (8002888 <scan_cs_ports+0xf0>)
 800285c:	f7ff fdc4 	bl	80023e8 <uart_print>
}
 8002860:	bf00      	nop
 8002862:	3770      	adds	r7, #112	@ 0x70
 8002864:	46bd      	mov	sp, r7
 8002866:	bd80      	pop	{r7, pc}
 8002868:	0800a050 	.word	0x0800a050
 800286c:	0800a080 	.word	0x0800a080
 8002870:	0800a098 	.word	0x0800a098
 8002874:	20000008 	.word	0x20000008
 8002878:	0800a0c8 	.word	0x0800a0c8
 800287c:	deca0130 	.word	0xdeca0130
 8002880:	0800a0dc 	.word	0x0800a0dc
 8002884:	0800a0e4 	.word	0x0800a0e4
 8002888:	0800a0f4 	.word	0x0800a0f4

0800288c <init_cs>:

static int init_cs(uint8_t cs_num)
{
 800288c:	b580      	push	{r7, lr}
 800288e:	b0a0      	sub	sp, #128	@ 0x80
 8002890:	af00      	add	r7, sp, #0
 8002892:	4603      	mov	r3, r0
 8002894:	71fb      	strb	r3, [r7, #7]
    char msg[100];

    sprintf(msg, "[CS%d] Initializing...\r\n", cs_num);
 8002896:	79fa      	ldrb	r2, [r7, #7]
 8002898:	f107 0318 	add.w	r3, r7, #24
 800289c:	492b      	ldr	r1, [pc, #172]	@ (800294c <init_cs+0xc0>)
 800289e:	4618      	mov	r0, r3
 80028a0:	f003 ff78 	bl	8006794 <siprintf>
    uart_print(msg);
 80028a4:	f107 0318 	add.w	r3, r7, #24
 80028a8:	4618      	mov	r0, r3
 80028aa:	f7ff fd9d 	bl	80023e8 <uart_print>

    dw1000_select_chip(cs_num);
 80028ae:	79fb      	ldrb	r3, [r7, #7]
 80028b0:	4618      	mov	r0, r3
 80028b2:	f7ff faff 	bl	8001eb4 <dw1000_select_chip>

    reset_DW1000();
 80028b6:	f000 fc01 	bl	80030bc <reset_DW1000>
    set_spi_speed_slow();
 80028ba:	f7ff fe0d 	bl	80024d8 <set_spi_speed_slow>
    HAL_Delay(10);
 80028be:	200a      	movs	r0, #10
 80028c0:	f000 ff6e 	bl	80037a0 <HAL_Delay>

    if (dwt_initialise(DWT_LOADUCODE) != DWT_SUCCESS) {
 80028c4:	2001      	movs	r0, #1
 80028c6:	f7fe fbcb 	bl	8001060 <dwt_initialise>
 80028ca:	4603      	mov	r3, r0
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d005      	beq.n	80028dc <init_cs+0x50>
        uart_print("Init FAILED!\r\n");
 80028d0:	481f      	ldr	r0, [pc, #124]	@ (8002950 <init_cs+0xc4>)
 80028d2:	f7ff fd89 	bl	80023e8 <uart_print>
        return -1;
 80028d6:	f04f 33ff 	mov.w	r3, #4294967295
 80028da:	e032      	b.n	8002942 <init_cs+0xb6>
    }

    set_spi_speed_fast();
 80028dc:	f7ff fe08 	bl	80024f0 <set_spi_speed_fast>

    dwt_config_t config = {
 80028e0:	4a1c      	ldr	r2, [pc, #112]	@ (8002954 <init_cs+0xc8>)
 80028e2:	f107 030c 	add.w	r3, r7, #12
 80028e6:	ca07      	ldmia	r2, {r0, r1, r2}
 80028e8:	e883 0007 	stmia.w	r3, {r0, r1, r2}
        2, DWT_PRF_64M, DWT_PLEN_128, DWT_PAC8,
        9, 9, 0, DWT_BR_6M8, DWT_PHRMODE_STD, (129 + 8 - 8)
    };
    dwt_configure(&config);
 80028ec:	f107 030c 	add.w	r3, r7, #12
 80028f0:	4618      	mov	r0, r3
 80028f2:	f7fe fd0b 	bl	800130c <dwt_configure>
    dwt_setrxantennadelay(RX_ANT_DLY);
 80028f6:	f244 0048 	movw	r0, #16456	@ 0x4048
 80028fa:	f7fe fe71 	bl	80015e0 <dwt_setrxantennadelay>
    dwt_settxantennadelay(TX_ANT_DLY);
 80028fe:	f244 0048 	movw	r0, #16456	@ 0x4048
 8002902:	f7fe fe7d 	bl	8001600 <dwt_settxantennadelay>

    uint32_t sys_cfg = dwt_read32bitreg(SYS_CFG_ID);
 8002906:	2100      	movs	r1, #0
 8002908:	2004      	movs	r0, #4
 800290a:	f7fe ffa0 	bl	800184e <dwt_read32bitoffsetreg>
 800290e:	67f8      	str	r0, [r7, #124]	@ 0x7c
    sys_cfg &= ~SYS_CFG_FFE;
 8002910:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002912:	f023 0301 	bic.w	r3, r3, #1
 8002916:	67fb      	str	r3, [r7, #124]	@ 0x7c
    dwt_write32bitreg(SYS_CFG_ID, sys_cfg);
 8002918:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800291a:	2100      	movs	r1, #0
 800291c:	2004      	movs	r0, #4
 800291e:	f7ff f81a 	bl	8001956 <dwt_write32bitoffsetreg>

    sprintf(msg, "[CS%d] Init OK!\r\n\r\n", cs_num);
 8002922:	79fa      	ldrb	r2, [r7, #7]
 8002924:	f107 0318 	add.w	r3, r7, #24
 8002928:	490b      	ldr	r1, [pc, #44]	@ (8002958 <init_cs+0xcc>)
 800292a:	4618      	mov	r0, r3
 800292c:	f003 ff32 	bl	8006794 <siprintf>
    uart_print(msg);
 8002930:	f107 0318 	add.w	r3, r7, #24
 8002934:	4618      	mov	r0, r3
 8002936:	f7ff fd57 	bl	80023e8 <uart_print>

    current_cs = cs_num;
 800293a:	4a08      	ldr	r2, [pc, #32]	@ (800295c <init_cs+0xd0>)
 800293c:	79fb      	ldrb	r3, [r7, #7]
 800293e:	7013      	strb	r3, [r2, #0]
    return 0;
 8002940:	2300      	movs	r3, #0
}
 8002942:	4618      	mov	r0, r3
 8002944:	3780      	adds	r7, #128	@ 0x80
 8002946:	46bd      	mov	sp, r7
 8002948:	bd80      	pop	{r7, pc}
 800294a:	bf00      	nop
 800294c:	0800a0f8 	.word	0x0800a0f8
 8002950:	0800a114 	.word	0x0800a114
 8002954:	0800a138 	.word	0x0800a138
 8002958:	0800a124 	.word	0x0800a124
 800295c:	20000006 	.word	0x20000006

08002960 <main>:

// ========== MAIN ==========
int main(void)
{
 8002960:	b5b0      	push	{r4, r5, r7, lr}
 8002962:	b0ea      	sub	sp, #424	@ 0x1a8
 8002964:	af00      	add	r7, sp, #0
    char msg[256];
    uint32_t rx_count = 0;
 8002966:	2300      	movs	r3, #0
 8002968:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4

    HAL_Init();
 800296c:	f000 fea6 	bl	80036bc <HAL_Init>
    SystemClock_Config();
 8002970:	f7ff fd50 	bl	8002414 <SystemClock_Config>
    MX_GPIO_Init();
 8002974:	f7ff fc6e 	bl	8002254 <MX_GPIO_Init>
    MX_USART2_UART_Init();
 8002978:	f000 fe04 	bl	8003584 <MX_USART2_UART_Init>
    MX_SPI1_Init();
 800297c:	f000 fc28 	bl	80031d0 <MX_SPI1_Init>
    HAL_Delay(500);
 8002980:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002984:	f000 ff0c 	bl	80037a0 <HAL_Delay>

    uart_print("\r\n====================================\r\n");
 8002988:	48a5      	ldr	r0, [pc, #660]	@ (8002c20 <main+0x2c0>)
 800298a:	f7ff fd2d 	bl	80023e8 <uart_print>
    uart_print("Multi-CS Anchor (WORKING)\r\n");
 800298e:	48a5      	ldr	r0, [pc, #660]	@ (8002c24 <main+0x2c4>)
 8002990:	f7ff fd2a 	bl	80023e8 <uart_print>
    uart_print("====================================\r\n");
 8002994:	48a4      	ldr	r0, [pc, #656]	@ (8002c28 <main+0x2c8>)
 8002996:	f7ff fd27 	bl	80023e8 <uart_print>

    openspi();
 800299a:	f7ff fac9 	bl	8001f30 <openspi>

    // Scan all CS
    scan_cs_ports();
 800299e:	f7ff fefb 	bl	8002798 <scan_cs_ports>

    // Show available CS
    uart_print("Available CS:\r\n");
 80029a2:	48a2      	ldr	r0, [pc, #648]	@ (8002c2c <main+0x2cc>)
 80029a4:	f7ff fd20 	bl	80023e8 <uart_print>
    for (int i = 0; i < 4; i++) {
 80029a8:	2300      	movs	r3, #0
 80029aa:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 80029ae:	e02c      	b.n	8002a0a <main+0xaa>
        if (modules[i].connected) {
 80029b0:	499f      	ldr	r1, [pc, #636]	@ (8002c30 <main+0x2d0>)
 80029b2:	f8d7 21a0 	ldr.w	r2, [r7, #416]	@ 0x1a0
 80029b6:	4613      	mov	r3, r2
 80029b8:	005b      	lsls	r3, r3, #1
 80029ba:	4413      	add	r3, r2
 80029bc:	009b      	lsls	r3, r3, #2
 80029be:	440b      	add	r3, r1
 80029c0:	3304      	adds	r3, #4
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d01b      	beq.n	8002a00 <main+0xa0>
            sprintf(msg, "  '%d' - CS%d\r\n", modules[i].cs_num, modules[i].cs_num);
 80029c8:	4999      	ldr	r1, [pc, #612]	@ (8002c30 <main+0x2d0>)
 80029ca:	f8d7 21a0 	ldr.w	r2, [r7, #416]	@ 0x1a0
 80029ce:	4613      	mov	r3, r2
 80029d0:	005b      	lsls	r3, r3, #1
 80029d2:	4413      	add	r3, r2
 80029d4:	009b      	lsls	r3, r3, #2
 80029d6:	440b      	add	r3, r1
 80029d8:	781b      	ldrb	r3, [r3, #0]
 80029da:	461c      	mov	r4, r3
 80029dc:	4994      	ldr	r1, [pc, #592]	@ (8002c30 <main+0x2d0>)
 80029de:	f8d7 21a0 	ldr.w	r2, [r7, #416]	@ 0x1a0
 80029e2:	4613      	mov	r3, r2
 80029e4:	005b      	lsls	r3, r3, #1
 80029e6:	4413      	add	r3, r2
 80029e8:	009b      	lsls	r3, r3, #2
 80029ea:	440b      	add	r3, r1
 80029ec:	781b      	ldrb	r3, [r3, #0]
 80029ee:	1d38      	adds	r0, r7, #4
 80029f0:	4622      	mov	r2, r4
 80029f2:	4990      	ldr	r1, [pc, #576]	@ (8002c34 <main+0x2d4>)
 80029f4:	f003 fece 	bl	8006794 <siprintf>
            uart_print(msg);
 80029f8:	1d3b      	adds	r3, r7, #4
 80029fa:	4618      	mov	r0, r3
 80029fc:	f7ff fcf4 	bl	80023e8 <uart_print>
    for (int i = 0; i < 4; i++) {
 8002a00:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8002a04:	3301      	adds	r3, #1
 8002a06:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8002a0a:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8002a0e:	2b03      	cmp	r3, #3
 8002a10:	ddce      	ble.n	80029b0 <main+0x50>
        }
    }
    uart_print("\r\nPress 1-4 to select CS:\r\n");
 8002a12:	4889      	ldr	r0, [pc, #548]	@ (8002c38 <main+0x2d8>)
 8002a14:	f7ff fce8 	bl	80023e8 <uart_print>

    // Wait for selection
    uint8_t cmd;
    while (1) {
        if (HAL_UART_Receive(&huart2, &cmd, 1, HAL_MAX_DELAY) == HAL_OK) {
 8002a18:	1cf9      	adds	r1, r7, #3
 8002a1a:	f04f 33ff 	mov.w	r3, #4294967295
 8002a1e:	2201      	movs	r2, #1
 8002a20:	4886      	ldr	r0, [pc, #536]	@ (8002c3c <main+0x2dc>)
 8002a22:	f002 fbca 	bl	80051ba <HAL_UART_Receive>
 8002a26:	4603      	mov	r3, r0
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d1f5      	bne.n	8002a18 <main+0xb8>
            if (cmd >= '1' && cmd <= '4') {
 8002a2c:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8002a30:	f2a3 13a5 	subw	r3, r3, #421	@ 0x1a5
 8002a34:	781b      	ldrb	r3, [r3, #0]
 8002a36:	2b30      	cmp	r3, #48	@ 0x30
 8002a38:	d9ee      	bls.n	8002a18 <main+0xb8>
 8002a3a:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8002a3e:	f2a3 13a5 	subw	r3, r3, #421	@ 0x1a5
 8002a42:	781b      	ldrb	r3, [r3, #0]
 8002a44:	2b34      	cmp	r3, #52	@ 0x34
 8002a46:	d8e7      	bhi.n	8002a18 <main+0xb8>
                uint8_t sel = cmd - '0';
 8002a48:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8002a4c:	f2a3 13a5 	subw	r3, r3, #421	@ 0x1a5
 8002a50:	781b      	ldrb	r3, [r3, #0]
 8002a52:	3b30      	subs	r3, #48	@ 0x30
 8002a54:	f887 3197 	strb.w	r3, [r7, #407]	@ 0x197
                if (modules[sel - 1].connected) {
 8002a58:	f897 3197 	ldrb.w	r3, [r7, #407]	@ 0x197
 8002a5c:	1e5a      	subs	r2, r3, #1
 8002a5e:	4974      	ldr	r1, [pc, #464]	@ (8002c30 <main+0x2d0>)
 8002a60:	4613      	mov	r3, r2
 8002a62:	005b      	lsls	r3, r3, #1
 8002a64:	4413      	add	r3, r2
 8002a66:	009b      	lsls	r3, r3, #2
 8002a68:	440b      	add	r3, r1
 8002a6a:	3304      	adds	r3, #4
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d008      	beq.n	8002a84 <main+0x124>
                    if (init_cs(sel) == 0) {
 8002a72:	f897 3197 	ldrb.w	r3, [r7, #407]	@ 0x197
 8002a76:	4618      	mov	r0, r3
 8002a78:	f7ff ff08 	bl	800288c <init_cs>
 8002a7c:	4603      	mov	r3, r0
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d1ca      	bne.n	8002a18 <main+0xb8>
                        break;
 8002a82:	e003      	b.n	8002a8c <main+0x12c>
                    }
                } else {
                    uart_print("Not available!\r\n");
 8002a84:	486e      	ldr	r0, [pc, #440]	@ (8002c40 <main+0x2e0>)
 8002a86:	f7ff fcaf 	bl	80023e8 <uart_print>
        if (HAL_UART_Receive(&huart2, &cmd, 1, HAL_MAX_DELAY) == HAL_OK) {
 8002a8a:	e7c5      	b.n	8002a18 <main+0xb8>
                }
            }
        }
    }

    uart_print("========================================\r\n");
 8002a8c:	486d      	ldr	r0, [pc, #436]	@ (8002c44 <main+0x2e4>)
 8002a8e:	f7ff fcab 	bl	80023e8 <uart_print>
    sprintf(msg, "Ranging on CS%d\r\n", current_cs);
 8002a92:	4b6d      	ldr	r3, [pc, #436]	@ (8002c48 <main+0x2e8>)
 8002a94:	781b      	ldrb	r3, [r3, #0]
 8002a96:	461a      	mov	r2, r3
 8002a98:	1d3b      	adds	r3, r7, #4
 8002a9a:	496c      	ldr	r1, [pc, #432]	@ (8002c4c <main+0x2ec>)
 8002a9c:	4618      	mov	r0, r3
 8002a9e:	f003 fe79 	bl	8006794 <siprintf>
    uart_print(msg);
 8002aa2:	1d3b      	adds	r3, r7, #4
 8002aa4:	4618      	mov	r0, r3
 8002aa6:	f7ff fc9f 	bl	80023e8 <uart_print>
    uart_print("Commands: '1'-'4' = Switch CS\r\n");
 8002aaa:	4869      	ldr	r0, [pc, #420]	@ (8002c50 <main+0x2f0>)
 8002aac:	f7ff fc9c 	bl	80023e8 <uart_print>
    uart_print("========================================\r\n\r\n");
 8002ab0:	4868      	ldr	r0, [pc, #416]	@ (8002c54 <main+0x2f4>)
 8002ab2:	f7ff fc99 	bl	80023e8 <uart_print>

    uint32_t last_check = HAL_GetTick();
 8002ab6:	f000 fe67 	bl	8003788 <HAL_GetTick>
 8002aba:	f8c7 019c 	str.w	r0, [r7, #412]	@ 0x19c

    while (1)
    {
        // Check for CS switch (non-blocking)
        uint8_t cmd;
        if (HAL_UART_Receive(&huart2, &cmd, 1, 0) == HAL_OK) {
 8002abe:	1cb9      	adds	r1, r7, #2
 8002ac0:	2300      	movs	r3, #0
 8002ac2:	2201      	movs	r2, #1
 8002ac4:	485d      	ldr	r0, [pc, #372]	@ (8002c3c <main+0x2dc>)
 8002ac6:	f002 fb78 	bl	80051ba <HAL_UART_Receive>
 8002aca:	4603      	mov	r3, r0
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d132      	bne.n	8002b36 <main+0x1d6>
            if (cmd >= '1' && cmd <= '4') {
 8002ad0:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8002ad4:	f5a3 73d3 	sub.w	r3, r3, #422	@ 0x1a6
 8002ad8:	781b      	ldrb	r3, [r3, #0]
 8002ada:	2b30      	cmp	r3, #48	@ 0x30
 8002adc:	d92b      	bls.n	8002b36 <main+0x1d6>
 8002ade:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8002ae2:	f5a3 73d3 	sub.w	r3, r3, #422	@ 0x1a6
 8002ae6:	781b      	ldrb	r3, [r3, #0]
 8002ae8:	2b34      	cmp	r3, #52	@ 0x34
 8002aea:	d824      	bhi.n	8002b36 <main+0x1d6>
                uint8_t new_cs = cmd - '0';
 8002aec:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8002af0:	f5a3 73d3 	sub.w	r3, r3, #422	@ 0x1a6
 8002af4:	781b      	ldrb	r3, [r3, #0]
 8002af6:	3b30      	subs	r3, #48	@ 0x30
 8002af8:	f887 3196 	strb.w	r3, [r7, #406]	@ 0x196
                if (modules[new_cs - 1].connected) {
 8002afc:	f897 3196 	ldrb.w	r3, [r7, #406]	@ 0x196
 8002b00:	1e5a      	subs	r2, r3, #1
 8002b02:	494b      	ldr	r1, [pc, #300]	@ (8002c30 <main+0x2d0>)
 8002b04:	4613      	mov	r3, r2
 8002b06:	005b      	lsls	r3, r3, #1
 8002b08:	4413      	add	r3, r2
 8002b0a:	009b      	lsls	r3, r3, #2
 8002b0c:	440b      	add	r3, r1
 8002b0e:	3304      	adds	r3, #4
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d00f      	beq.n	8002b36 <main+0x1d6>
                    sprintf(msg, "\r\n>>> Switching to CS%d <<<\r\n", new_cs);
 8002b16:	f897 2196 	ldrb.w	r2, [r7, #406]	@ 0x196
 8002b1a:	1d3b      	adds	r3, r7, #4
 8002b1c:	494e      	ldr	r1, [pc, #312]	@ (8002c58 <main+0x2f8>)
 8002b1e:	4618      	mov	r0, r3
 8002b20:	f003 fe38 	bl	8006794 <siprintf>
                    uart_print(msg);
 8002b24:	1d3b      	adds	r3, r7, #4
 8002b26:	4618      	mov	r0, r3
 8002b28:	f7ff fc5e 	bl	80023e8 <uart_print>
                    init_cs(new_cs);
 8002b2c:	f897 3196 	ldrb.w	r3, [r7, #406]	@ 0x196
 8002b30:	4618      	mov	r0, r3
 8002b32:	f7ff feab 	bl	800288c <init_cs>
                }
            }
        }

        // Select current CS
        dw1000_select_chip(current_cs);
 8002b36:	4b44      	ldr	r3, [pc, #272]	@ (8002c48 <main+0x2e8>)
 8002b38:	781b      	ldrb	r3, [r3, #0]
 8002b3a:	4618      	mov	r0, r3
 8002b3c:	f7ff f9ba 	bl	8001eb4 <dw1000_select_chip>

        // Start RX
        dwt_forcetrxoff();
 8002b40:	f7ff f884 	bl	8001c4c <dwt_forcetrxoff>
        dwt_write32bitreg(SYS_STATUS_ID, 0xFFFFFFFFUL);
 8002b44:	f04f 32ff 	mov.w	r2, #4294967295
 8002b48:	2100      	movs	r1, #0
 8002b4a:	200f      	movs	r0, #15
 8002b4c:	f7fe ff03 	bl	8001956 <dwt_write32bitoffsetreg>
        dwt_rxenable(DWT_START_RX_IMMEDIATE);
 8002b50:	2000      	movs	r0, #0
 8002b52:	f7ff f8c5 	bl	8001ce0 <dwt_rxenable>

        // Heartbeat
        if ((HAL_GetTick() - last_check) > 5000) {
 8002b56:	f000 fe17 	bl	8003788 <HAL_GetTick>
 8002b5a:	4602      	mov	r2, r0
 8002b5c:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 8002b60:	1ad3      	subs	r3, r2, r3
 8002b62:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b66:	4293      	cmp	r3, r2
 8002b68:	d90f      	bls.n	8002b8a <main+0x22a>
            sprintf(msg, "[CS%d] Listening...\r\n", current_cs);
 8002b6a:	4b37      	ldr	r3, [pc, #220]	@ (8002c48 <main+0x2e8>)
 8002b6c:	781b      	ldrb	r3, [r3, #0]
 8002b6e:	461a      	mov	r2, r3
 8002b70:	1d3b      	adds	r3, r7, #4
 8002b72:	493a      	ldr	r1, [pc, #232]	@ (8002c5c <main+0x2fc>)
 8002b74:	4618      	mov	r0, r3
 8002b76:	f003 fe0d 	bl	8006794 <siprintf>
            uart_print(msg);
 8002b7a:	1d3b      	adds	r3, r7, #4
 8002b7c:	4618      	mov	r0, r3
 8002b7e:	f7ff fc33 	bl	80023e8 <uart_print>
            last_check = HAL_GetTick();
 8002b82:	f000 fe01 	bl	8003788 <HAL_GetTick>
 8002b86:	f8c7 019c 	str.w	r0, [r7, #412]	@ 0x19c
        }

        // Wait for frame (with timeout for CS switching)
        uint32_t status;
        uint32_t rx_start = HAL_GetTick();
 8002b8a:	f000 fdfd 	bl	8003788 <HAL_GetTick>
 8002b8e:	f8c7 0190 	str.w	r0, [r7, #400]	@ 0x190

        while (1) {
            status = dwt_read32bitreg(SYS_STATUS_ID);
 8002b92:	2100      	movs	r1, #0
 8002b94:	200f      	movs	r0, #15
 8002b96:	f7fe fe5a 	bl	800184e <dwt_read32bitoffsetreg>
 8002b9a:	f8c7 018c 	str.w	r0, [r7, #396]	@ 0x18c

            if (status & SYS_STATUS_RXFCG) {
 8002b9e:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8002ba2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d021      	beq.n	8002bee <main+0x28e>
                dwt_write32bitreg(SYS_STATUS_ID, SYS_STATUS_RXFCG);
 8002baa:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002bae:	2100      	movs	r1, #0
 8002bb0:	200f      	movs	r0, #15
 8002bb2:	f7fe fed0 	bl	8001956 <dwt_write32bitoffsetreg>
                break;
 8002bb6:	bf00      	nop
            if ((HAL_GetTick() - rx_start) > 100) {
                goto next_loop;
            }
        }

        rx_count++;
 8002bb8:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 8002bbc:	3301      	adds	r3, #1
 8002bbe:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4

        uint32_t frame_len = dwt_read32bitreg(RX_FINFO_ID) & RX_FINFO_RXFL_MASK_1023;
 8002bc2:	2100      	movs	r1, #0
 8002bc4:	2010      	movs	r0, #16
 8002bc6:	f7fe fe42 	bl	800184e <dwt_read32bitoffsetreg>
 8002bca:	4603      	mov	r3, r0
 8002bcc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002bd0:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
        uint32_t read_len = (frame_len > 50) ? 50 : frame_len;
 8002bd4:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8002bd8:	2b32      	cmp	r3, #50	@ 0x32
 8002bda:	bf28      	it	cs
 8002bdc:	2332      	movcs	r3, #50	@ 0x32
 8002bde:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184

        if (read_len >= 11) {
 8002be2:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 8002be6:	2b0a      	cmp	r3, #10
 8002be8:	f240 820b 	bls.w	8003002 <main+0x6a2>
 8002bec:	e03a      	b.n	8002c64 <main+0x304>
            if (status & SYS_STATUS_ALL_RX_ERR) {
 8002bee:	f8d7 218c 	ldr.w	r2, [r7, #396]	@ 0x18c
 8002bf2:	4b1b      	ldr	r3, [pc, #108]	@ (8002c60 <main+0x300>)
 8002bf4:	4013      	ands	r3, r2
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d007      	beq.n	8002c0a <main+0x2aa>
                dwt_write32bitreg(SYS_STATUS_ID, SYS_STATUS_ALL_RX_ERR);
 8002bfa:	4a19      	ldr	r2, [pc, #100]	@ (8002c60 <main+0x300>)
 8002bfc:	2100      	movs	r1, #0
 8002bfe:	200f      	movs	r0, #15
 8002c00:	f7fe fea9 	bl	8001956 <dwt_write32bitoffsetreg>
                dwt_rxenable(DWT_START_RX_IMMEDIATE);
 8002c04:	2000      	movs	r0, #0
 8002c06:	f7ff f86b 	bl	8001ce0 <dwt_rxenable>
            if ((HAL_GetTick() - rx_start) > 100) {
 8002c0a:	f000 fdbd 	bl	8003788 <HAL_GetTick>
 8002c0e:	4602      	mov	r2, r0
 8002c10:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8002c14:	1ad3      	subs	r3, r2, r3
 8002c16:	2b64      	cmp	r3, #100	@ 0x64
 8002c18:	f200 81f5 	bhi.w	8003006 <main+0x6a6>
            status = dwt_read32bitreg(SYS_STATUS_ID);
 8002c1c:	e7b9      	b.n	8002b92 <main+0x232>
 8002c1e:	bf00      	nop
 8002c20:	0800a144 	.word	0x0800a144
 8002c24:	0800a170 	.word	0x0800a170
 8002c28:	0800a18c 	.word	0x0800a18c
 8002c2c:	0800a1b4 	.word	0x0800a1b4
 8002c30:	20000008 	.word	0x20000008
 8002c34:	0800a1c4 	.word	0x0800a1c4
 8002c38:	0800a1d4 	.word	0x0800a1d4
 8002c3c:	20000378 	.word	0x20000378
 8002c40:	0800a1f0 	.word	0x0800a1f0
 8002c44:	0800a204 	.word	0x0800a204
 8002c48:	20000006 	.word	0x20000006
 8002c4c:	0800a230 	.word	0x0800a230
 8002c50:	0800a244 	.word	0x0800a244
 8002c54:	0800a098 	.word	0x0800a098
 8002c58:	0800a264 	.word	0x0800a264
 8002c5c:	0800a284 	.word	0x0800a284
 8002c60:	24059000 	.word	0x24059000
            dwt_readrxdata(rx_buffer, read_len, 0);
 8002c64:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 8002c68:	b29b      	uxth	r3, r3
 8002c6a:	2200      	movs	r2, #0
 8002c6c:	4619      	mov	r1, r3
 8002c6e:	484c      	ldr	r0, [pc, #304]	@ (8002da0 <main+0x440>)
 8002c70:	f7fe fd14 	bl	800169c <dwt_readrxdata>

            uint8_t saved_sn = rx_buffer[ALL_MSG_SN_IDX];
 8002c74:	4b4a      	ldr	r3, [pc, #296]	@ (8002da0 <main+0x440>)
 8002c76:	789b      	ldrb	r3, [r3, #2]
 8002c78:	f887 3183 	strb.w	r3, [r7, #387]	@ 0x183
            rx_buffer[ALL_MSG_SN_IDX] = 0;
 8002c7c:	4b48      	ldr	r3, [pc, #288]	@ (8002da0 <main+0x440>)
 8002c7e:	2200      	movs	r2, #0
 8002c80:	709a      	strb	r2, [r3, #2]
            int is_poll = (memcmp(rx_buffer, rx_poll_msg, ALL_MSG_COMMON_LEN) == 0);
 8002c82:	220a      	movs	r2, #10
 8002c84:	4947      	ldr	r1, [pc, #284]	@ (8002da4 <main+0x444>)
 8002c86:	4846      	ldr	r0, [pc, #280]	@ (8002da0 <main+0x440>)
 8002c88:	f003 fde9 	bl	800685e <memcmp>
 8002c8c:	4603      	mov	r3, r0
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	bf0c      	ite	eq
 8002c92:	2301      	moveq	r3, #1
 8002c94:	2300      	movne	r3, #0
 8002c96:	b2db      	uxtb	r3, r3
 8002c98:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
            rx_buffer[ALL_MSG_SN_IDX] = saved_sn;
 8002c9c:	4a40      	ldr	r2, [pc, #256]	@ (8002da0 <main+0x440>)
 8002c9e:	f897 3183 	ldrb.w	r3, [r7, #387]	@ 0x183
 8002ca2:	7093      	strb	r3, [r2, #2]

            if (is_poll && rx_buffer[FCODE_IDX] == POLL_FC) {
 8002ca4:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	f000 81aa 	beq.w	8003002 <main+0x6a2>
 8002cae:	4b3c      	ldr	r3, [pc, #240]	@ (8002da0 <main+0x440>)
 8002cb0:	7a5b      	ldrb	r3, [r3, #9]
 8002cb2:	2be0      	cmp	r3, #224	@ 0xe0
 8002cb4:	f040 81a5 	bne.w	8003002 <main+0x6a2>
                uint64_t poll_rx_ts = get_rx_timestamp_u64();
 8002cb8:	f7ff fc5d 	bl	8002576 <get_rx_timestamp_u64>
 8002cbc:	e9c7 015c 	strd	r0, r1, [r7, #368]	@ 0x170

                // Send RESP immediately (NO UART!)
                tx_resp_msg[ALL_MSG_SN_IDX] = saved_sn;
 8002cc0:	4a39      	ldr	r2, [pc, #228]	@ (8002da8 <main+0x448>)
 8002cc2:	f897 3183 	ldrb.w	r3, [r7, #387]	@ 0x183
 8002cc6:	7093      	strb	r3, [r2, #2]

                dwt_forcetrxoff();
 8002cc8:	f7fe ffc0 	bl	8001c4c <dwt_forcetrxoff>
                dwt_write32bitreg(SYS_STATUS_ID, 0xFFFFFFFFUL);
 8002ccc:	f04f 32ff 	mov.w	r2, #4294967295
 8002cd0:	2100      	movs	r1, #0
 8002cd2:	200f      	movs	r0, #15
 8002cd4:	f7fe fe3f 	bl	8001956 <dwt_write32bitoffsetreg>

                dwt_writetxdata(sizeof(tx_resp_msg), tx_resp_msg, 0);
 8002cd8:	2200      	movs	r2, #0
 8002cda:	4933      	ldr	r1, [pc, #204]	@ (8002da8 <main+0x448>)
 8002cdc:	2010      	movs	r0, #16
 8002cde:	f7fe fc9e 	bl	800161e <dwt_writetxdata>
                dwt_writetxfctrl(sizeof(tx_resp_msg) + 2, 0, 0);
 8002ce2:	2200      	movs	r2, #0
 8002ce4:	2100      	movs	r1, #0
 8002ce6:	2012      	movs	r0, #18
 8002ce8:	f7fe fcb8 	bl	800165c <dwt_writetxfctrl>

                dwt_starttx(DWT_START_TX_IMMEDIATE);
 8002cec:	2000      	movs	r0, #0
 8002cee:	f7fe ff5f 	bl	8001bb0 <dwt_starttx>

                while (!(dwt_read32bitreg(SYS_STATUS_ID) & SYS_STATUS_TXFRS));
 8002cf2:	bf00      	nop
 8002cf4:	2100      	movs	r1, #0
 8002cf6:	200f      	movs	r0, #15
 8002cf8:	f7fe fda9 	bl	800184e <dwt_read32bitoffsetreg>
 8002cfc:	4603      	mov	r3, r0
 8002cfe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d0f6      	beq.n	8002cf4 <main+0x394>

                uint64_t resp_tx_ts = get_tx_timestamp_u64();
 8002d06:	f7ff fbff 	bl	8002508 <get_tx_timestamp_u64>
 8002d0a:	e9c7 015a 	strd	r0, r1, [r7, #360]	@ 0x168

                // Start RX for FINAL
                dwt_forcetrxoff();
 8002d0e:	f7fe ff9d 	bl	8001c4c <dwt_forcetrxoff>
                dwt_write32bitreg(SYS_STATUS_ID, 0xFFFFFFFFUL);
 8002d12:	f04f 32ff 	mov.w	r2, #4294967295
 8002d16:	2100      	movs	r1, #0
 8002d18:	200f      	movs	r0, #15
 8002d1a:	f7fe fe1c 	bl	8001956 <dwt_write32bitoffsetreg>
                dwt_setrxtimeout(FINAL_RX_TIMEOUT_UUS);
 8002d1e:	f644 6020 	movw	r0, #20000	@ 0x4e20
 8002d22:	f7ff f81f 	bl	8001d64 <dwt_setrxtimeout>
                dwt_rxenable(DWT_START_RX_IMMEDIATE);
 8002d26:	2000      	movs	r0, #0
 8002d28:	f7fe ffda 	bl	8001ce0 <dwt_rxenable>

                // Now print (after critical timing!)
                sprintf(msg, "[CS%d] POLL OK! (SN=%d)\r\n", current_cs, saved_sn);
 8002d2c:	4b1f      	ldr	r3, [pc, #124]	@ (8002dac <main+0x44c>)
 8002d2e:	781b      	ldrb	r3, [r3, #0]
 8002d30:	461a      	mov	r2, r3
 8002d32:	f897 3183 	ldrb.w	r3, [r7, #387]	@ 0x183
 8002d36:	1d38      	adds	r0, r7, #4
 8002d38:	491d      	ldr	r1, [pc, #116]	@ (8002db0 <main+0x450>)
 8002d3a:	f003 fd2b 	bl	8006794 <siprintf>
                uart_print(msg);
 8002d3e:	1d3b      	adds	r3, r7, #4
 8002d40:	4618      	mov	r0, r3
 8002d42:	f7ff fb51 	bl	80023e8 <uart_print>
                uart_print("RESP sent! Waiting FINAL...\r\n");
 8002d46:	481b      	ldr	r0, [pc, #108]	@ (8002db4 <main+0x454>)
 8002d48:	f7ff fb4e 	bl	80023e8 <uart_print>

                uint32_t start_time = HAL_GetTick();
 8002d4c:	f000 fd1c 	bl	8003788 <HAL_GetTick>
 8002d50:	f8c7 0164 	str.w	r0, [r7, #356]	@ 0x164
                int final_received = 0;
 8002d54:	2300      	movs	r3, #0
 8002d56:	f8c7 3198 	str.w	r3, [r7, #408]	@ 0x198

                while (1) {
                    status = dwt_read32bitreg(SYS_STATUS_ID);
 8002d5a:	2100      	movs	r1, #0
 8002d5c:	200f      	movs	r0, #15
 8002d5e:	f7fe fd76 	bl	800184e <dwt_read32bitoffsetreg>
 8002d62:	f8c7 018c 	str.w	r0, [r7, #396]	@ 0x18c

                    if (status & SYS_STATUS_RXFCG) {
 8002d66:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8002d6a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d003      	beq.n	8002d7a <main+0x41a>
                        final_received = 1;
 8002d72:	2301      	movs	r3, #1
 8002d74:	f8c7 3198 	str.w	r3, [r7, #408]	@ 0x198
                        break;
 8002d78:	e021      	b.n	8002dbe <main+0x45e>
                    }

                    if (status & (SYS_STATUS_ALL_RX_TO | SYS_STATUS_ALL_RX_ERR)) {
 8002d7a:	f8d7 218c 	ldr.w	r2, [r7, #396]	@ 0x18c
 8002d7e:	4b0e      	ldr	r3, [pc, #56]	@ (8002db8 <main+0x458>)
 8002d80:	4013      	ands	r3, r2
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d109      	bne.n	8002d9a <main+0x43a>
                        break;
                    }

                    if ((HAL_GetTick() - start_time) > 500) {
 8002d86:	f000 fcff 	bl	8003788 <HAL_GetTick>
 8002d8a:	4602      	mov	r2, r0
 8002d8c:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 8002d90:	1ad3      	subs	r3, r2, r3
 8002d92:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8002d96:	d811      	bhi.n	8002dbc <main+0x45c>
                    status = dwt_read32bitreg(SYS_STATUS_ID);
 8002d98:	e7df      	b.n	8002d5a <main+0x3fa>
                        break;
 8002d9a:	bf00      	nop
 8002d9c:	e00f      	b.n	8002dbe <main+0x45e>
 8002d9e:	bf00      	nop
 8002da0:	20000298 	.word	0x20000298
 8002da4:	20000038 	.word	0x20000038
 8002da8:	20000044 	.word	0x20000044
 8002dac:	20000006 	.word	0x20000006
 8002db0:	0800a29c 	.word	0x0800a29c
 8002db4:	0800a2b8 	.word	0x0800a2b8
 8002db8:	24279000 	.word	0x24279000
                        break;
 8002dbc:	bf00      	nop
                    }
                }

                dwt_setrxtimeout(0);
 8002dbe:	2000      	movs	r0, #0
 8002dc0:	f7fe ffd0 	bl	8001d64 <dwt_setrxtimeout>

                if (final_received) {
 8002dc4:	f8d7 3198 	ldr.w	r3, [r7, #408]	@ 0x198
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	f000 8116 	beq.w	8002ffa <main+0x69a>
                    frame_len = dwt_read32bitreg(RX_FINFO_ID) & RX_FINFO_RXFL_MASK_1023;
 8002dce:	2100      	movs	r1, #0
 8002dd0:	2010      	movs	r0, #16
 8002dd2:	f7fe fd3c 	bl	800184e <dwt_read32bitoffsetreg>
 8002dd6:	4603      	mov	r3, r0
 8002dd8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002ddc:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
                    read_len = (frame_len > 50) ? 50 : frame_len;
 8002de0:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8002de4:	2b32      	cmp	r3, #50	@ 0x32
 8002de6:	bf28      	it	cs
 8002de8:	2332      	movcs	r3, #50	@ 0x32
 8002dea:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184

                    if (read_len >= 25) {
 8002dee:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 8002df2:	2b18      	cmp	r3, #24
 8002df4:	f240 8108 	bls.w	8003008 <main+0x6a8>
                        dwt_readrxdata(rx_buffer, read_len, 0);
 8002df8:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 8002dfc:	b29b      	uxth	r3, r3
 8002dfe:	2200      	movs	r2, #0
 8002e00:	4619      	mov	r1, r3
 8002e02:	4887      	ldr	r0, [pc, #540]	@ (8003020 <main+0x6c0>)
 8002e04:	f7fe fc4a 	bl	800169c <dwt_readrxdata>

                        saved_sn = rx_buffer[ALL_MSG_SN_IDX];
 8002e08:	4b85      	ldr	r3, [pc, #532]	@ (8003020 <main+0x6c0>)
 8002e0a:	789b      	ldrb	r3, [r3, #2]
 8002e0c:	f887 3183 	strb.w	r3, [r7, #387]	@ 0x183
                        rx_buffer[ALL_MSG_SN_IDX] = 0;
 8002e10:	4b83      	ldr	r3, [pc, #524]	@ (8003020 <main+0x6c0>)
 8002e12:	2200      	movs	r2, #0
 8002e14:	709a      	strb	r2, [r3, #2]
                        int is_final = (memcmp(rx_buffer, rx_final_msg, ALL_MSG_COMMON_LEN) == 0);
 8002e16:	220a      	movs	r2, #10
 8002e18:	4982      	ldr	r1, [pc, #520]	@ (8003024 <main+0x6c4>)
 8002e1a:	4881      	ldr	r0, [pc, #516]	@ (8003020 <main+0x6c0>)
 8002e1c:	f003 fd1f 	bl	800685e <memcmp>
 8002e20:	4603      	mov	r3, r0
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	bf0c      	ite	eq
 8002e26:	2301      	moveq	r3, #1
 8002e28:	2300      	movne	r3, #0
 8002e2a:	b2db      	uxtb	r3, r3
 8002e2c:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
                        rx_buffer[ALL_MSG_SN_IDX] = saved_sn;
 8002e30:	4a7b      	ldr	r2, [pc, #492]	@ (8003020 <main+0x6c0>)
 8002e32:	f897 3183 	ldrb.w	r3, [r7, #387]	@ 0x183
 8002e36:	7093      	strb	r3, [r2, #2]

                        if (is_final && rx_buffer[FCODE_IDX] == FINAL_FC) {
 8002e38:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	f000 80e3 	beq.w	8003008 <main+0x6a8>
 8002e42:	4b77      	ldr	r3, [pc, #476]	@ (8003020 <main+0x6c0>)
 8002e44:	7a5b      	ldrb	r3, [r3, #9]
 8002e46:	2be2      	cmp	r3, #226	@ 0xe2
 8002e48:	f040 80de 	bne.w	8003008 <main+0x6a8>
                            uint64_t final_rx_ts = get_rx_timestamp_u64();
 8002e4c:	f7ff fb93 	bl	8002576 <get_rx_timestamp_u64>
 8002e50:	e9c7 0156 	strd	r0, r1, [r7, #344]	@ 0x158

                            uint64_t poll_tx_ts = final_msg_get_ts(&rx_buffer[FINAL_MSG_POLL_TX_TS_IDX]);
 8002e54:	4874      	ldr	r0, [pc, #464]	@ (8003028 <main+0x6c8>)
 8002e56:	f7ff fbc5 	bl	80025e4 <final_msg_get_ts>
 8002e5a:	e9c7 0154 	strd	r0, r1, [r7, #336]	@ 0x150
                            uint64_t resp_rx_ts = final_msg_get_ts(&rx_buffer[FINAL_MSG_RESP_RX_TS_IDX]);
 8002e5e:	4873      	ldr	r0, [pc, #460]	@ (800302c <main+0x6cc>)
 8002e60:	f7ff fbc0 	bl	80025e4 <final_msg_get_ts>
 8002e64:	e9c7 0152 	strd	r0, r1, [r7, #328]	@ 0x148
                            uint64_t final_tx_ts = final_msg_get_ts(&rx_buffer[FINAL_MSG_FINAL_TX_TS_IDX]);
 8002e68:	4871      	ldr	r0, [pc, #452]	@ (8003030 <main+0x6d0>)
 8002e6a:	f7ff fbbb 	bl	80025e4 <final_msg_get_ts>
 8002e6e:	e9c7 0150 	strd	r0, r1, [r7, #320]	@ 0x140

                            double Ra = (double)timestamp_diff(resp_rx_ts, poll_tx_ts);
 8002e72:	e9d7 2354 	ldrd	r2, r3, [r7, #336]	@ 0x150
 8002e76:	e9d7 0152 	ldrd	r0, r1, [r7, #328]	@ 0x148
 8002e7a:	f7ff fc46 	bl	800270a <timestamp_diff>
 8002e7e:	4602      	mov	r2, r0
 8002e80:	460b      	mov	r3, r1
 8002e82:	4610      	mov	r0, r2
 8002e84:	4619      	mov	r1, r3
 8002e86:	f7fd fba9 	bl	80005dc <__aeabi_l2d>
 8002e8a:	4602      	mov	r2, r0
 8002e8c:	460b      	mov	r3, r1
 8002e8e:	e9c7 234e 	strd	r2, r3, [r7, #312]	@ 0x138
                            double Rb = (double)timestamp_diff(final_rx_ts, resp_tx_ts);
 8002e92:	e9d7 235a 	ldrd	r2, r3, [r7, #360]	@ 0x168
 8002e96:	e9d7 0156 	ldrd	r0, r1, [r7, #344]	@ 0x158
 8002e9a:	f7ff fc36 	bl	800270a <timestamp_diff>
 8002e9e:	4602      	mov	r2, r0
 8002ea0:	460b      	mov	r3, r1
 8002ea2:	4610      	mov	r0, r2
 8002ea4:	4619      	mov	r1, r3
 8002ea6:	f7fd fb99 	bl	80005dc <__aeabi_l2d>
 8002eaa:	4602      	mov	r2, r0
 8002eac:	460b      	mov	r3, r1
 8002eae:	e9c7 234c 	strd	r2, r3, [r7, #304]	@ 0x130
                            double Da = (double)timestamp_diff(resp_tx_ts, poll_rx_ts);
 8002eb2:	e9d7 235c 	ldrd	r2, r3, [r7, #368]	@ 0x170
 8002eb6:	e9d7 015a 	ldrd	r0, r1, [r7, #360]	@ 0x168
 8002eba:	f7ff fc26 	bl	800270a <timestamp_diff>
 8002ebe:	4602      	mov	r2, r0
 8002ec0:	460b      	mov	r3, r1
 8002ec2:	4610      	mov	r0, r2
 8002ec4:	4619      	mov	r1, r3
 8002ec6:	f7fd fb89 	bl	80005dc <__aeabi_l2d>
 8002eca:	4602      	mov	r2, r0
 8002ecc:	460b      	mov	r3, r1
 8002ece:	e9c7 234a 	strd	r2, r3, [r7, #296]	@ 0x128
                            double Db = (double)timestamp_diff(final_tx_ts, resp_rx_ts);
 8002ed2:	e9d7 2352 	ldrd	r2, r3, [r7, #328]	@ 0x148
 8002ed6:	e9d7 0150 	ldrd	r0, r1, [r7, #320]	@ 0x140
 8002eda:	f7ff fc16 	bl	800270a <timestamp_diff>
 8002ede:	4602      	mov	r2, r0
 8002ee0:	460b      	mov	r3, r1
 8002ee2:	4610      	mov	r0, r2
 8002ee4:	4619      	mov	r1, r3
 8002ee6:	f7fd fb79 	bl	80005dc <__aeabi_l2d>
 8002eea:	4602      	mov	r2, r0
 8002eec:	460b      	mov	r3, r1
 8002eee:	e9c7 2348 	strd	r2, r3, [r7, #288]	@ 0x120

                            double tof_dtu = (Ra * Rb - Da * Db) / (Ra + Rb + Da + Db);
 8002ef2:	e9d7 234c 	ldrd	r2, r3, [r7, #304]	@ 0x130
 8002ef6:	e9d7 014e 	ldrd	r0, r1, [r7, #312]	@ 0x138
 8002efa:	f7fd fb9d 	bl	8000638 <__aeabi_dmul>
 8002efe:	4602      	mov	r2, r0
 8002f00:	460b      	mov	r3, r1
 8002f02:	4614      	mov	r4, r2
 8002f04:	461d      	mov	r5, r3
 8002f06:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8002f0a:	e9d7 014a 	ldrd	r0, r1, [r7, #296]	@ 0x128
 8002f0e:	f7fd fb93 	bl	8000638 <__aeabi_dmul>
 8002f12:	4602      	mov	r2, r0
 8002f14:	460b      	mov	r3, r1
 8002f16:	4620      	mov	r0, r4
 8002f18:	4629      	mov	r1, r5
 8002f1a:	f7fd f9d5 	bl	80002c8 <__aeabi_dsub>
 8002f1e:	4602      	mov	r2, r0
 8002f20:	460b      	mov	r3, r1
 8002f22:	4614      	mov	r4, r2
 8002f24:	461d      	mov	r5, r3
 8002f26:	e9d7 234c 	ldrd	r2, r3, [r7, #304]	@ 0x130
 8002f2a:	e9d7 014e 	ldrd	r0, r1, [r7, #312]	@ 0x138
 8002f2e:	f7fd f9cd 	bl	80002cc <__adddf3>
 8002f32:	4602      	mov	r2, r0
 8002f34:	460b      	mov	r3, r1
 8002f36:	4610      	mov	r0, r2
 8002f38:	4619      	mov	r1, r3
 8002f3a:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 8002f3e:	f7fd f9c5 	bl	80002cc <__adddf3>
 8002f42:	4602      	mov	r2, r0
 8002f44:	460b      	mov	r3, r1
 8002f46:	4610      	mov	r0, r2
 8002f48:	4619      	mov	r1, r3
 8002f4a:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8002f4e:	f7fd f9bd 	bl	80002cc <__adddf3>
 8002f52:	4602      	mov	r2, r0
 8002f54:	460b      	mov	r3, r1
 8002f56:	4620      	mov	r0, r4
 8002f58:	4629      	mov	r1, r5
 8002f5a:	f7fd fc97 	bl	800088c <__aeabi_ddiv>
 8002f5e:	4602      	mov	r2, r0
 8002f60:	460b      	mov	r3, r1
 8002f62:	e9c7 2346 	strd	r2, r3, [r7, #280]	@ 0x118
                            double tof = tof_dtu * DWT_TIME_UNITS;
 8002f66:	a32a      	add	r3, pc, #168	@ (adr r3, 8003010 <main+0x6b0>)
 8002f68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f6c:	e9d7 0146 	ldrd	r0, r1, [r7, #280]	@ 0x118
 8002f70:	f7fd fb62 	bl	8000638 <__aeabi_dmul>
 8002f74:	4602      	mov	r2, r0
 8002f76:	460b      	mov	r3, r1
 8002f78:	e9c7 2344 	strd	r2, r3, [r7, #272]	@ 0x110
                            double distance = tof * SPEED_OF_LIGHT;
 8002f7c:	a326      	add	r3, pc, #152	@ (adr r3, 8003018 <main+0x6b8>)
 8002f7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f82:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	@ 0x110
 8002f86:	f7fd fb57 	bl	8000638 <__aeabi_dmul>
 8002f8a:	4602      	mov	r2, r0
 8002f8c:	460b      	mov	r3, r1
 8002f8e:	e9c7 2342 	strd	r2, r3, [r7, #264]	@ 0x108

                            int32_t distance_cm = (int32_t)(distance * 100.0);
 8002f92:	f04f 0200 	mov.w	r2, #0
 8002f96:	4b27      	ldr	r3, [pc, #156]	@ (8003034 <main+0x6d4>)
 8002f98:	e9d7 0142 	ldrd	r0, r1, [r7, #264]	@ 0x108
 8002f9c:	f7fd fb4c 	bl	8000638 <__aeabi_dmul>
 8002fa0:	4602      	mov	r2, r0
 8002fa2:	460b      	mov	r3, r1
 8002fa4:	4610      	mov	r0, r2
 8002fa6:	4619      	mov	r1, r3
 8002fa8:	f7fd fdf6 	bl	8000b98 <__aeabi_d2iz>
 8002fac:	4603      	mov	r3, r0
 8002fae:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104

                            sprintf(msg, "FINAL OK! Distance: %ld.%02ld m \r\n\r\n",
                                    (long)abs(distance_cm) / 100,
 8002fb2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	bfb8      	it	lt
 8002fba:	425b      	neglt	r3, r3
                            sprintf(msg, "FINAL OK! Distance: %ld.%02ld m \r\n\r\n",
 8002fbc:	4a1e      	ldr	r2, [pc, #120]	@ (8003038 <main+0x6d8>)
 8002fbe:	fb82 1203 	smull	r1, r2, r2, r3
 8002fc2:	1152      	asrs	r2, r2, #5
 8002fc4:	17db      	asrs	r3, r3, #31
 8002fc6:	1ad4      	subs	r4, r2, r3
                                    (long)abs(distance_cm % 100));
 8002fc8:	f8d7 2104 	ldr.w	r2, [r7, #260]	@ 0x104
 8002fcc:	4b1a      	ldr	r3, [pc, #104]	@ (8003038 <main+0x6d8>)
 8002fce:	fb83 1302 	smull	r1, r3, r3, r2
 8002fd2:	1159      	asrs	r1, r3, #5
 8002fd4:	17d3      	asrs	r3, r2, #31
 8002fd6:	1acb      	subs	r3, r1, r3
 8002fd8:	2164      	movs	r1, #100	@ 0x64
 8002fda:	fb01 f303 	mul.w	r3, r1, r3
 8002fde:	1ad3      	subs	r3, r2, r3
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	bfb8      	it	lt
 8002fe4:	425b      	neglt	r3, r3
                            sprintf(msg, "FINAL OK! Distance: %ld.%02ld m \r\n\r\n",
 8002fe6:	1d38      	adds	r0, r7, #4
 8002fe8:	4622      	mov	r2, r4
 8002fea:	4914      	ldr	r1, [pc, #80]	@ (800303c <main+0x6dc>)
 8002fec:	f003 fbd2 	bl	8006794 <siprintf>
                            uart_print(msg);
 8002ff0:	1d3b      	adds	r3, r7, #4
 8002ff2:	4618      	mov	r0, r3
 8002ff4:	f7ff f9f8 	bl	80023e8 <uart_print>
                }
            }
        }

next_loop:
        continue;
 8002ff8:	e006      	b.n	8003008 <main+0x6a8>
                    uart_print("FINAL timeout!\r\n\r\n");
 8002ffa:	4811      	ldr	r0, [pc, #68]	@ (8003040 <main+0x6e0>)
 8002ffc:	f7ff f9f4 	bl	80023e8 <uart_print>
        continue;
 8003000:	e002      	b.n	8003008 <main+0x6a8>
next_loop:
 8003002:	bf00      	nop
 8003004:	e000      	b.n	8003008 <main+0x6a8>
                goto next_loop;
 8003006:	bf00      	nop
        continue;
 8003008:	bf00      	nop
    {
 800300a:	e558      	b.n	8002abe <main+0x15e>
 800300c:	f3af 8000 	nop.w
 8003010:	3bce48fa 	.word	0x3bce48fa
 8003014:	3db13518 	.word	0x3db13518
 8003018:	13000000 	.word	0x13000000
 800301c:	41b1dd19 	.word	0x41b1dd19
 8003020:	20000298 	.word	0x20000298
 8003024:	20000054 	.word	0x20000054
 8003028:	200002a2 	.word	0x200002a2
 800302c:	200002a7 	.word	0x200002a7
 8003030:	200002ac 	.word	0x200002ac
 8003034:	40590000 	.word	0x40590000
 8003038:	51eb851f 	.word	0x51eb851f
 800303c:	0800a2d8 	.word	0x0800a2d8
 8003040:	0800a300 	.word	0x0800a300

08003044 <Error_Handler>:
    }
}

void Error_Handler(void)
{
 8003044:	b480      	push	{r7}
 8003046:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003048:	b672      	cpsid	i
}
 800304a:	bf00      	nop
    __disable_irq();
    while (1) {}
 800304c:	bf00      	nop
 800304e:	e7fd      	b.n	800304c <Error_Handler+0x8>

08003050 <usleep>:
/* @fn    usleep
 * @brief precise usleep() delay
 * */
#pragma GCC optimize ("O0")
int usleep(unsigned long usec)
{
 8003050:	b480      	push	{r7}
 8003052:	b085      	sub	sp, #20
 8003054:	af00      	add	r7, sp, #0
 8003056:	6078      	str	r0, [r7, #4]
    int i,j;
#pragma GCC ivdep
    for(i=0;i<usec;i++)
 8003058:	2300      	movs	r3, #0
 800305a:	60fb      	str	r3, [r7, #12]
 800305c:	e012      	b.n	8003084 <usleep+0x34>
    {
#pragma GCC ivdep
        for(j=0;j<2;j++)
 800305e:	2300      	movs	r3, #0
 8003060:	60bb      	str	r3, [r7, #8]
 8003062:	e004      	b.n	800306e <usleep+0x1e>
        {
            __NOP();
 8003064:	bf00      	nop
            __NOP();
 8003066:	bf00      	nop
        for(j=0;j<2;j++)
 8003068:	68bb      	ldr	r3, [r7, #8]
 800306a:	3301      	adds	r3, #1
 800306c:	60bb      	str	r3, [r7, #8]
 800306e:	68bb      	ldr	r3, [r7, #8]
 8003070:	2b01      	cmp	r3, #1
 8003072:	bfd4      	ite	le
 8003074:	2301      	movle	r3, #1
 8003076:	2300      	movgt	r3, #0
 8003078:	b2db      	uxtb	r3, r3
 800307a:	2b00      	cmp	r3, #0
 800307c:	d1f2      	bne.n	8003064 <usleep+0x14>
    for(i=0;i<usec;i++)
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	3301      	adds	r3, #1
 8003082:	60fb      	str	r3, [r7, #12]
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	687a      	ldr	r2, [r7, #4]
 8003088:	429a      	cmp	r2, r3
 800308a:	bf8c      	ite	hi
 800308c:	2301      	movhi	r3, #1
 800308e:	2300      	movls	r3, #0
 8003090:	b2db      	uxtb	r3, r3
 8003092:	2b00      	cmp	r3, #0
 8003094:	d1e3      	bne.n	800305e <usleep+0xe>
        }
    }
    return 0;
 8003096:	2300      	movs	r3, #0
}
 8003098:	4618      	mov	r0, r3
 800309a:	3714      	adds	r7, #20
 800309c:	46bd      	mov	sp, r7
 800309e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a2:	4770      	bx	lr

080030a4 <Sleep>:
/* @fn    Sleep
 * @brief Sleep delay in ms using SysTick timer
 * */
__INLINE void
Sleep(uint32_t x)
{
 80030a4:	b580      	push	{r7, lr}
 80030a6:	b082      	sub	sp, #8
 80030a8:	af00      	add	r7, sp, #0
 80030aa:	6078      	str	r0, [r7, #4]
    HAL_Delay(x);
 80030ac:	6878      	ldr	r0, [r7, #4]
 80030ae:	f000 fb77 	bl	80037a0 <HAL_Delay>
}
 80030b2:	bf00      	nop
 80030b4:	3708      	adds	r7, #8
 80030b6:	46bd      	mov	sp, r7
 80030b8:	bd80      	pop	{r7, pc}
	...

080030bc <reset_DW1000>:
 *          In general it is output, but it also can be used to reset the digital
 *          part of DW1000 by driving this pin low.
 *          Note, the DW_RESET pin should not be driven high externally.
 * */
void reset_DW1000(void)
{
 80030bc:	b580      	push	{r7, lr}
 80030be:	b086      	sub	sp, #24
 80030c0:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct;

    // Enable GPIO used for DW1000 reset as open collector output
    // Using PA15 for RESET
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80030c2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80030c6:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80030c8:	2311      	movs	r3, #17
 80030ca:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030cc:	2300      	movs	r3, #0
 80030ce:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80030d0:	1d3b      	adds	r3, r7, #4
 80030d2:	4619      	mov	r1, r3
 80030d4:	480a      	ldr	r0, [pc, #40]	@ (8003100 <reset_DW1000+0x44>)
 80030d6:	f000 fccb 	bl	8003a70 <HAL_GPIO_Init>

    //drive the RSTn pin low
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 80030da:	2200      	movs	r2, #0
 80030dc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80030e0:	4807      	ldr	r0, [pc, #28]	@ (8003100 <reset_DW1000+0x44>)
 80030e2:	f000 fe59 	bl	8003d98 <HAL_GPIO_WritePin>

    usleep(1);
 80030e6:	2001      	movs	r0, #1
 80030e8:	f7ff ffb2 	bl	8003050 <usleep>

    //put the pin back to output open-drain (not active)
    setup_DW1000RSTnIRQ(0);
 80030ec:	2000      	movs	r0, #0
 80030ee:	f000 f809 	bl	8003104 <setup_DW1000RSTnIRQ>

    Sleep(2);
 80030f2:	2002      	movs	r0, #2
 80030f4:	f7ff ffd6 	bl	80030a4 <Sleep>
}
 80030f8:	bf00      	nop
 80030fa:	3718      	adds	r7, #24
 80030fc:	46bd      	mov	sp, r7
 80030fe:	bd80      	pop	{r7, pc}
 8003100:	40020000 	.word	0x40020000

08003104 <setup_DW1000RSTnIRQ>:
 * @brief   setup the DW_RESET pin mode
 *          0 - output Open collector mode
 *          !0 - input mode with connected EXTI0 IRQ
 * */
void setup_DW1000RSTnIRQ(int enable)
{
 8003104:	b580      	push	{r7, lr}
 8003106:	b088      	sub	sp, #32
 8003108:	af00      	add	r7, sp, #0
 800310a:	6078      	str	r0, [r7, #4]
    GPIO_InitTypeDef GPIO_InitStruct;

    if(enable)
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	2b00      	cmp	r3, #0
 8003110:	d016      	beq.n	8003140 <setup_DW1000RSTnIRQ+0x3c>
    {
        // Enable GPIO used as DECA RESET for interrupt
        // Using PA15 for RESET
        GPIO_InitStruct.Pin = GPIO_PIN_15;
 8003112:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003116:	60fb      	str	r3, [r7, #12]
        GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003118:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800311c:	613b      	str	r3, [r7, #16]
        GPIO_InitStruct.Pull = GPIO_NOPULL;
 800311e:	2300      	movs	r3, #0
 8003120:	617b      	str	r3, [r7, #20]
        HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003122:	f107 030c 	add.w	r3, r7, #12
 8003126:	4619      	mov	r1, r3
 8003128:	4813      	ldr	r0, [pc, #76]	@ (8003178 <setup_DW1000RSTnIRQ+0x74>)
 800312a:	f000 fca1 	bl	8003a70 <HAL_GPIO_Init>

        HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);     //pin #15 -> EXTI15_10
 800312e:	2028      	movs	r0, #40	@ 0x28
 8003130:	f000 fc75 	bl	8003a1e <HAL_NVIC_EnableIRQ>
        HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8003134:	2200      	movs	r2, #0
 8003136:	2105      	movs	r1, #5
 8003138:	2028      	movs	r0, #40	@ 0x28
 800313a:	f000 fc54 	bl	80039e6 <HAL_NVIC_SetPriority>
        GPIO_InitStruct.Pull = GPIO_NOPULL;
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
        HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);
    }
}
 800313e:	e017      	b.n	8003170 <setup_DW1000RSTnIRQ+0x6c>
        HAL_NVIC_DisableIRQ(EXTI15_10_IRQn);    //pin #15 -> EXTI15_10
 8003140:	2028      	movs	r0, #40	@ 0x28
 8003142:	f000 fc7a 	bl	8003a3a <HAL_NVIC_DisableIRQ>
        GPIO_InitStruct.Pin = GPIO_PIN_15;
 8003146:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800314a:	60fb      	str	r3, [r7, #12]
        GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800314c:	2311      	movs	r3, #17
 800314e:	613b      	str	r3, [r7, #16]
        GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003150:	2300      	movs	r3, #0
 8003152:	617b      	str	r3, [r7, #20]
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003154:	2302      	movs	r3, #2
 8003156:	61bb      	str	r3, [r7, #24]
        HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003158:	f107 030c 	add.w	r3, r7, #12
 800315c:	4619      	mov	r1, r3
 800315e:	4806      	ldr	r0, [pc, #24]	@ (8003178 <setup_DW1000RSTnIRQ+0x74>)
 8003160:	f000 fc86 	bl	8003a70 <HAL_GPIO_Init>
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);
 8003164:	2201      	movs	r2, #1
 8003166:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800316a:	4803      	ldr	r0, [pc, #12]	@ (8003178 <setup_DW1000RSTnIRQ+0x74>)
 800316c:	f000 fe14 	bl	8003d98 <HAL_GPIO_WritePin>
}
 8003170:	bf00      	nop
 8003172:	3720      	adds	r7, #32
 8003174:	46bd      	mov	sp, r7
 8003176:	bd80      	pop	{r7, pc}
 8003178:	40020000 	.word	0x40020000

0800317c <HAL_GPIO_EXTI_Callback>:
/* @fn      HAL_GPIO_EXTI_Callback
 * @brief   IRQ HAL call-back for all EXTI configured lines
 *          i.e. DW_RESET_Pin and DW_IRQn_Pin (if configured)
 * */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800317c:	b480      	push	{r7}
 800317e:	b083      	sub	sp, #12
 8003180:	af00      	add	r7, sp, #0
 8003182:	4603      	mov	r3, r0
 8003184:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == GPIO_PIN_15) // DW_RESET_Pin (PA15)
 8003186:	88fb      	ldrh	r3, [r7, #6]
 8003188:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800318c:	d102      	bne.n	8003194 <HAL_GPIO_EXTI_Callback+0x18>
    {
        signalResetDone = 1;
 800318e:	4b04      	ldr	r3, [pc, #16]	@ (80031a0 <HAL_GPIO_EXTI_Callback+0x24>)
 8003190:	2201      	movs	r2, #1
 8003192:	601a      	str	r2, [r3, #0]
    // Example:
    // else if (GPIO_Pin == GPIO_PIN_X) // DW_IRQn_Pin
    // {
    //     process_deca_irq();
    // }
}
 8003194:	bf00      	nop
 8003196:	370c      	adds	r7, #12
 8003198:	46bd      	mov	sp, r7
 800319a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800319e:	4770      	bx	lr
 80031a0:	20000318 	.word	0x20000318

080031a4 <port_DisableEXT_IRQ>:

/* @fn      port_DisableEXT_IRQ
 * @brief   wrapper to disable DW_IRQ pin IRQ
 * */
__INLINE void port_DisableEXT_IRQ(void)
{
 80031a4:	b480      	push	{r7}
 80031a6:	af00      	add	r7, sp, #0
    // If IRQ pin is configured, disable its interrupt here
    // Example: NVIC_DisableIRQ(EXTIx_IRQn);
}
 80031a8:	bf00      	nop
 80031aa:	46bd      	mov	sp, r7
 80031ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b0:	4770      	bx	lr

080031b2 <port_EnableEXT_IRQ>:

/* @fn      port_EnableEXT_IRQ
 * @brief   wrapper to enable DW_IRQ pin IRQ
 * */
__INLINE void port_EnableEXT_IRQ(void)
{
 80031b2:	b480      	push	{r7}
 80031b4:	af00      	add	r7, sp, #0
    // If IRQ pin is configured, enable its interrupt here
    // Example: NVIC_EnableIRQ(EXTIx_IRQn);
}
 80031b6:	bf00      	nop
 80031b8:	46bd      	mov	sp, r7
 80031ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031be:	4770      	bx	lr

080031c0 <port_GetEXT_IRQStatus>:

/* @fn      port_GetEXT_IRQStatus
 * @brief   wrapper to read a DW_IRQ pin IRQ status
 * */
__INLINE uint32_t port_GetEXT_IRQStatus(void)
{
 80031c0:	b480      	push	{r7}
 80031c2:	af00      	add	r7, sp, #0
    // If IRQ pin is configured, return its status here
    // Example: return EXTI_GetITEnStatus(EXTIx_IRQn);
    return 0;
 80031c4:	2300      	movs	r3, #0
}
 80031c6:	4618      	mov	r0, r3
 80031c8:	46bd      	mov	sp, r7
 80031ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ce:	4770      	bx	lr

080031d0 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80031d0:	b580      	push	{r7, lr}
 80031d2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80031d4:	4b17      	ldr	r3, [pc, #92]	@ (8003234 <MX_SPI1_Init+0x64>)
 80031d6:	4a18      	ldr	r2, [pc, #96]	@ (8003238 <MX_SPI1_Init+0x68>)
 80031d8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80031da:	4b16      	ldr	r3, [pc, #88]	@ (8003234 <MX_SPI1_Init+0x64>)
 80031dc:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80031e0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80031e2:	4b14      	ldr	r3, [pc, #80]	@ (8003234 <MX_SPI1_Init+0x64>)
 80031e4:	2200      	movs	r2, #0
 80031e6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80031e8:	4b12      	ldr	r3, [pc, #72]	@ (8003234 <MX_SPI1_Init+0x64>)
 80031ea:	2200      	movs	r2, #0
 80031ec:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80031ee:	4b11      	ldr	r3, [pc, #68]	@ (8003234 <MX_SPI1_Init+0x64>)
 80031f0:	2200      	movs	r2, #0
 80031f2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80031f4:	4b0f      	ldr	r3, [pc, #60]	@ (8003234 <MX_SPI1_Init+0x64>)
 80031f6:	2200      	movs	r2, #0
 80031f8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80031fa:	4b0e      	ldr	r3, [pc, #56]	@ (8003234 <MX_SPI1_Init+0x64>)
 80031fc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003200:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8003202:	4b0c      	ldr	r3, [pc, #48]	@ (8003234 <MX_SPI1_Init+0x64>)
 8003204:	2220      	movs	r2, #32
 8003206:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003208:	4b0a      	ldr	r3, [pc, #40]	@ (8003234 <MX_SPI1_Init+0x64>)
 800320a:	2200      	movs	r2, #0
 800320c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800320e:	4b09      	ldr	r3, [pc, #36]	@ (8003234 <MX_SPI1_Init+0x64>)
 8003210:	2200      	movs	r2, #0
 8003212:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003214:	4b07      	ldr	r3, [pc, #28]	@ (8003234 <MX_SPI1_Init+0x64>)
 8003216:	2200      	movs	r2, #0
 8003218:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800321a:	4b06      	ldr	r3, [pc, #24]	@ (8003234 <MX_SPI1_Init+0x64>)
 800321c:	220a      	movs	r2, #10
 800321e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003220:	4804      	ldr	r0, [pc, #16]	@ (8003234 <MX_SPI1_Init+0x64>)
 8003222:	f001 fbd3 	bl	80049cc <HAL_SPI_Init>
 8003226:	4603      	mov	r3, r0
 8003228:	2b00      	cmp	r3, #0
 800322a:	d001      	beq.n	8003230 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800322c:	f7ff ff0a 	bl	8003044 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8003230:	bf00      	nop
 8003232:	bd80      	pop	{r7, pc}
 8003234:	2000031c 	.word	0x2000031c
 8003238:	40013000 	.word	0x40013000

0800323c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800323c:	b580      	push	{r7, lr}
 800323e:	b08a      	sub	sp, #40	@ 0x28
 8003240:	af00      	add	r7, sp, #0
 8003242:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003244:	f107 0314 	add.w	r3, r7, #20
 8003248:	2200      	movs	r2, #0
 800324a:	601a      	str	r2, [r3, #0]
 800324c:	605a      	str	r2, [r3, #4]
 800324e:	609a      	str	r2, [r3, #8]
 8003250:	60da      	str	r2, [r3, #12]
 8003252:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	4a21      	ldr	r2, [pc, #132]	@ (80032e0 <HAL_SPI_MspInit+0xa4>)
 800325a:	4293      	cmp	r3, r2
 800325c:	d13b      	bne.n	80032d6 <HAL_SPI_MspInit+0x9a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800325e:	2300      	movs	r3, #0
 8003260:	613b      	str	r3, [r7, #16]
 8003262:	4b20      	ldr	r3, [pc, #128]	@ (80032e4 <HAL_SPI_MspInit+0xa8>)
 8003264:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003266:	4a1f      	ldr	r2, [pc, #124]	@ (80032e4 <HAL_SPI_MspInit+0xa8>)
 8003268:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800326c:	6453      	str	r3, [r2, #68]	@ 0x44
 800326e:	4b1d      	ldr	r3, [pc, #116]	@ (80032e4 <HAL_SPI_MspInit+0xa8>)
 8003270:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003272:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003276:	613b      	str	r3, [r7, #16]
 8003278:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800327a:	2300      	movs	r3, #0
 800327c:	60fb      	str	r3, [r7, #12]
 800327e:	4b19      	ldr	r3, [pc, #100]	@ (80032e4 <HAL_SPI_MspInit+0xa8>)
 8003280:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003282:	4a18      	ldr	r2, [pc, #96]	@ (80032e4 <HAL_SPI_MspInit+0xa8>)
 8003284:	f043 0301 	orr.w	r3, r3, #1
 8003288:	6313      	str	r3, [r2, #48]	@ 0x30
 800328a:	4b16      	ldr	r3, [pc, #88]	@ (80032e4 <HAL_SPI_MspInit+0xa8>)
 800328c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800328e:	f003 0301 	and.w	r3, r3, #1
 8003292:	60fb      	str	r3, [r7, #12]
 8003294:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8003296:	23a0      	movs	r3, #160	@ 0xa0
 8003298:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800329a:	2302      	movs	r3, #2
 800329c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800329e:	2300      	movs	r3, #0
 80032a0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80032a2:	2303      	movs	r3, #3
 80032a4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80032a6:	2305      	movs	r3, #5
 80032a8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80032aa:	f107 0314 	add.w	r3, r7, #20
 80032ae:	4619      	mov	r1, r3
 80032b0:	480d      	ldr	r0, [pc, #52]	@ (80032e8 <HAL_SPI_MspInit+0xac>)
 80032b2:	f000 fbdd 	bl	8003a70 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80032b6:	2340      	movs	r3, #64	@ 0x40
 80032b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032ba:	2302      	movs	r3, #2
 80032bc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80032be:	2301      	movs	r3, #1
 80032c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80032c2:	2303      	movs	r3, #3
 80032c4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80032c6:	2305      	movs	r3, #5
 80032c8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80032ca:	f107 0314 	add.w	r3, r7, #20
 80032ce:	4619      	mov	r1, r3
 80032d0:	4805      	ldr	r0, [pc, #20]	@ (80032e8 <HAL_SPI_MspInit+0xac>)
 80032d2:	f000 fbcd 	bl	8003a70 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80032d6:	bf00      	nop
 80032d8:	3728      	adds	r7, #40	@ 0x28
 80032da:	46bd      	mov	sp, r7
 80032dc:	bd80      	pop	{r7, pc}
 80032de:	bf00      	nop
 80032e0:	40013000 	.word	0x40013000
 80032e4:	40023800 	.word	0x40023800
 80032e8:	40020000 	.word	0x40020000

080032ec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80032ec:	b580      	push	{r7, lr}
 80032ee:	b082      	sub	sp, #8
 80032f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80032f2:	2300      	movs	r3, #0
 80032f4:	607b      	str	r3, [r7, #4]
 80032f6:	4b10      	ldr	r3, [pc, #64]	@ (8003338 <HAL_MspInit+0x4c>)
 80032f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032fa:	4a0f      	ldr	r2, [pc, #60]	@ (8003338 <HAL_MspInit+0x4c>)
 80032fc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003300:	6453      	str	r3, [r2, #68]	@ 0x44
 8003302:	4b0d      	ldr	r3, [pc, #52]	@ (8003338 <HAL_MspInit+0x4c>)
 8003304:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003306:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800330a:	607b      	str	r3, [r7, #4]
 800330c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800330e:	2300      	movs	r3, #0
 8003310:	603b      	str	r3, [r7, #0]
 8003312:	4b09      	ldr	r3, [pc, #36]	@ (8003338 <HAL_MspInit+0x4c>)
 8003314:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003316:	4a08      	ldr	r2, [pc, #32]	@ (8003338 <HAL_MspInit+0x4c>)
 8003318:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800331c:	6413      	str	r3, [r2, #64]	@ 0x40
 800331e:	4b06      	ldr	r3, [pc, #24]	@ (8003338 <HAL_MspInit+0x4c>)
 8003320:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003322:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003326:	603b      	str	r3, [r7, #0]
 8003328:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800332a:	2007      	movs	r0, #7
 800332c:	f000 fb50 	bl	80039d0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003330:	bf00      	nop
 8003332:	3708      	adds	r7, #8
 8003334:	46bd      	mov	sp, r7
 8003336:	bd80      	pop	{r7, pc}
 8003338:	40023800 	.word	0x40023800

0800333c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800333c:	b480      	push	{r7}
 800333e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003340:	bf00      	nop
 8003342:	e7fd      	b.n	8003340 <NMI_Handler+0x4>

08003344 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003344:	b480      	push	{r7}
 8003346:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003348:	bf00      	nop
 800334a:	e7fd      	b.n	8003348 <HardFault_Handler+0x4>

0800334c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800334c:	b480      	push	{r7}
 800334e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003350:	bf00      	nop
 8003352:	e7fd      	b.n	8003350 <MemManage_Handler+0x4>

08003354 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003354:	b480      	push	{r7}
 8003356:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003358:	bf00      	nop
 800335a:	e7fd      	b.n	8003358 <BusFault_Handler+0x4>

0800335c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800335c:	b480      	push	{r7}
 800335e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003360:	bf00      	nop
 8003362:	e7fd      	b.n	8003360 <UsageFault_Handler+0x4>

08003364 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003364:	b480      	push	{r7}
 8003366:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003368:	bf00      	nop
 800336a:	46bd      	mov	sp, r7
 800336c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003370:	4770      	bx	lr

08003372 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003372:	b480      	push	{r7}
 8003374:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003376:	bf00      	nop
 8003378:	46bd      	mov	sp, r7
 800337a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800337e:	4770      	bx	lr

08003380 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003380:	b480      	push	{r7}
 8003382:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003384:	bf00      	nop
 8003386:	46bd      	mov	sp, r7
 8003388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800338c:	4770      	bx	lr

0800338e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800338e:	b580      	push	{r7, lr}
 8003390:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003392:	f000 f9e5 	bl	8003760 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003396:	bf00      	nop
 8003398:	bd80      	pop	{r7, pc}

0800339a <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 800339a:	b580      	push	{r7, lr}
 800339c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(IRQ1_Pin);
 800339e:	2001      	movs	r0, #1
 80033a0:	f000 fd14 	bl	8003dcc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80033a4:	bf00      	nop
 80033a6:	bd80      	pop	{r7, pc}

080033a8 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line 1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 80033a8:	b580      	push	{r7, lr}
 80033aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(IRQ2_Pin);
 80033ac:	2002      	movs	r0, #2
 80033ae:	f000 fd0d 	bl	8003dcc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 80033b2:	bf00      	nop
 80033b4:	bd80      	pop	{r7, pc}

080033b6 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line 2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 80033b6:	b580      	push	{r7, lr}
 80033b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(IRQ3_Pin);
 80033ba:	2004      	movs	r0, #4
 80033bc:	f000 fd06 	bl	8003dcc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 80033c0:	bf00      	nop
 80033c2:	bd80      	pop	{r7, pc}

080033c4 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line 3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 80033c4:	b580      	push	{r7, lr}
 80033c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(IRQ4_Pin);
 80033c8:	2008      	movs	r0, #8
 80033ca:	f000 fcff 	bl	8003dcc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 80033ce:	bf00      	nop
 80033d0:	bd80      	pop	{r7, pc}

080033d2 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80033d2:	b480      	push	{r7}
 80033d4:	af00      	add	r7, sp, #0
  return 1;
 80033d6:	2301      	movs	r3, #1
}
 80033d8:	4618      	mov	r0, r3
 80033da:	46bd      	mov	sp, r7
 80033dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e0:	4770      	bx	lr

080033e2 <_kill>:

int _kill(int pid, int sig)
{
 80033e2:	b580      	push	{r7, lr}
 80033e4:	b082      	sub	sp, #8
 80033e6:	af00      	add	r7, sp, #0
 80033e8:	6078      	str	r0, [r7, #4]
 80033ea:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80033ec:	f003 fa9a 	bl	8006924 <__errno>
 80033f0:	4603      	mov	r3, r0
 80033f2:	2216      	movs	r2, #22
 80033f4:	601a      	str	r2, [r3, #0]
  return -1;
 80033f6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80033fa:	4618      	mov	r0, r3
 80033fc:	3708      	adds	r7, #8
 80033fe:	46bd      	mov	sp, r7
 8003400:	bd80      	pop	{r7, pc}

08003402 <_exit>:

void _exit (int status)
{
 8003402:	b580      	push	{r7, lr}
 8003404:	b082      	sub	sp, #8
 8003406:	af00      	add	r7, sp, #0
 8003408:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800340a:	f04f 31ff 	mov.w	r1, #4294967295
 800340e:	6878      	ldr	r0, [r7, #4]
 8003410:	f7ff ffe7 	bl	80033e2 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003414:	bf00      	nop
 8003416:	e7fd      	b.n	8003414 <_exit+0x12>

08003418 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003418:	b580      	push	{r7, lr}
 800341a:	b086      	sub	sp, #24
 800341c:	af00      	add	r7, sp, #0
 800341e:	60f8      	str	r0, [r7, #12]
 8003420:	60b9      	str	r1, [r7, #8]
 8003422:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003424:	2300      	movs	r3, #0
 8003426:	617b      	str	r3, [r7, #20]
 8003428:	e00a      	b.n	8003440 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800342a:	f3af 8000 	nop.w
 800342e:	4601      	mov	r1, r0
 8003430:	68bb      	ldr	r3, [r7, #8]
 8003432:	1c5a      	adds	r2, r3, #1
 8003434:	60ba      	str	r2, [r7, #8]
 8003436:	b2ca      	uxtb	r2, r1
 8003438:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800343a:	697b      	ldr	r3, [r7, #20]
 800343c:	3301      	adds	r3, #1
 800343e:	617b      	str	r3, [r7, #20]
 8003440:	697a      	ldr	r2, [r7, #20]
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	429a      	cmp	r2, r3
 8003446:	dbf0      	blt.n	800342a <_read+0x12>
  }

  return len;
 8003448:	687b      	ldr	r3, [r7, #4]
}
 800344a:	4618      	mov	r0, r3
 800344c:	3718      	adds	r7, #24
 800344e:	46bd      	mov	sp, r7
 8003450:	bd80      	pop	{r7, pc}

08003452 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003452:	b580      	push	{r7, lr}
 8003454:	b086      	sub	sp, #24
 8003456:	af00      	add	r7, sp, #0
 8003458:	60f8      	str	r0, [r7, #12]
 800345a:	60b9      	str	r1, [r7, #8]
 800345c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800345e:	2300      	movs	r3, #0
 8003460:	617b      	str	r3, [r7, #20]
 8003462:	e009      	b.n	8003478 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003464:	68bb      	ldr	r3, [r7, #8]
 8003466:	1c5a      	adds	r2, r3, #1
 8003468:	60ba      	str	r2, [r7, #8]
 800346a:	781b      	ldrb	r3, [r3, #0]
 800346c:	4618      	mov	r0, r3
 800346e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003472:	697b      	ldr	r3, [r7, #20]
 8003474:	3301      	adds	r3, #1
 8003476:	617b      	str	r3, [r7, #20]
 8003478:	697a      	ldr	r2, [r7, #20]
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	429a      	cmp	r2, r3
 800347e:	dbf1      	blt.n	8003464 <_write+0x12>
  }
  return len;
 8003480:	687b      	ldr	r3, [r7, #4]
}
 8003482:	4618      	mov	r0, r3
 8003484:	3718      	adds	r7, #24
 8003486:	46bd      	mov	sp, r7
 8003488:	bd80      	pop	{r7, pc}

0800348a <_close>:

int _close(int file)
{
 800348a:	b480      	push	{r7}
 800348c:	b083      	sub	sp, #12
 800348e:	af00      	add	r7, sp, #0
 8003490:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003492:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003496:	4618      	mov	r0, r3
 8003498:	370c      	adds	r7, #12
 800349a:	46bd      	mov	sp, r7
 800349c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a0:	4770      	bx	lr

080034a2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80034a2:	b480      	push	{r7}
 80034a4:	b083      	sub	sp, #12
 80034a6:	af00      	add	r7, sp, #0
 80034a8:	6078      	str	r0, [r7, #4]
 80034aa:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80034ac:	683b      	ldr	r3, [r7, #0]
 80034ae:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80034b2:	605a      	str	r2, [r3, #4]
  return 0;
 80034b4:	2300      	movs	r3, #0
}
 80034b6:	4618      	mov	r0, r3
 80034b8:	370c      	adds	r7, #12
 80034ba:	46bd      	mov	sp, r7
 80034bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c0:	4770      	bx	lr

080034c2 <_isatty>:

int _isatty(int file)
{
 80034c2:	b480      	push	{r7}
 80034c4:	b083      	sub	sp, #12
 80034c6:	af00      	add	r7, sp, #0
 80034c8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80034ca:	2301      	movs	r3, #1
}
 80034cc:	4618      	mov	r0, r3
 80034ce:	370c      	adds	r7, #12
 80034d0:	46bd      	mov	sp, r7
 80034d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d6:	4770      	bx	lr

080034d8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80034d8:	b480      	push	{r7}
 80034da:	b085      	sub	sp, #20
 80034dc:	af00      	add	r7, sp, #0
 80034de:	60f8      	str	r0, [r7, #12]
 80034e0:	60b9      	str	r1, [r7, #8]
 80034e2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80034e4:	2300      	movs	r3, #0
}
 80034e6:	4618      	mov	r0, r3
 80034e8:	3714      	adds	r7, #20
 80034ea:	46bd      	mov	sp, r7
 80034ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f0:	4770      	bx	lr
	...

080034f4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80034f4:	b580      	push	{r7, lr}
 80034f6:	b086      	sub	sp, #24
 80034f8:	af00      	add	r7, sp, #0
 80034fa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80034fc:	4a14      	ldr	r2, [pc, #80]	@ (8003550 <_sbrk+0x5c>)
 80034fe:	4b15      	ldr	r3, [pc, #84]	@ (8003554 <_sbrk+0x60>)
 8003500:	1ad3      	subs	r3, r2, r3
 8003502:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003504:	697b      	ldr	r3, [r7, #20]
 8003506:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003508:	4b13      	ldr	r3, [pc, #76]	@ (8003558 <_sbrk+0x64>)
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	2b00      	cmp	r3, #0
 800350e:	d102      	bne.n	8003516 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003510:	4b11      	ldr	r3, [pc, #68]	@ (8003558 <_sbrk+0x64>)
 8003512:	4a12      	ldr	r2, [pc, #72]	@ (800355c <_sbrk+0x68>)
 8003514:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003516:	4b10      	ldr	r3, [pc, #64]	@ (8003558 <_sbrk+0x64>)
 8003518:	681a      	ldr	r2, [r3, #0]
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	4413      	add	r3, r2
 800351e:	693a      	ldr	r2, [r7, #16]
 8003520:	429a      	cmp	r2, r3
 8003522:	d207      	bcs.n	8003534 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003524:	f003 f9fe 	bl	8006924 <__errno>
 8003528:	4603      	mov	r3, r0
 800352a:	220c      	movs	r2, #12
 800352c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800352e:	f04f 33ff 	mov.w	r3, #4294967295
 8003532:	e009      	b.n	8003548 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003534:	4b08      	ldr	r3, [pc, #32]	@ (8003558 <_sbrk+0x64>)
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800353a:	4b07      	ldr	r3, [pc, #28]	@ (8003558 <_sbrk+0x64>)
 800353c:	681a      	ldr	r2, [r3, #0]
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	4413      	add	r3, r2
 8003542:	4a05      	ldr	r2, [pc, #20]	@ (8003558 <_sbrk+0x64>)
 8003544:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003546:	68fb      	ldr	r3, [r7, #12]
}
 8003548:	4618      	mov	r0, r3
 800354a:	3718      	adds	r7, #24
 800354c:	46bd      	mov	sp, r7
 800354e:	bd80      	pop	{r7, pc}
 8003550:	20020000 	.word	0x20020000
 8003554:	00000400 	.word	0x00000400
 8003558:	20000374 	.word	0x20000374
 800355c:	20000510 	.word	0x20000510

08003560 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003560:	b480      	push	{r7}
 8003562:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003564:	4b06      	ldr	r3, [pc, #24]	@ (8003580 <SystemInit+0x20>)
 8003566:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800356a:	4a05      	ldr	r2, [pc, #20]	@ (8003580 <SystemInit+0x20>)
 800356c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003570:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003574:	bf00      	nop
 8003576:	46bd      	mov	sp, r7
 8003578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800357c:	4770      	bx	lr
 800357e:	bf00      	nop
 8003580:	e000ed00 	.word	0xe000ed00

08003584 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8003584:	b580      	push	{r7, lr}
 8003586:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003588:	4b11      	ldr	r3, [pc, #68]	@ (80035d0 <MX_USART2_UART_Init+0x4c>)
 800358a:	4a12      	ldr	r2, [pc, #72]	@ (80035d4 <MX_USART2_UART_Init+0x50>)
 800358c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800358e:	4b10      	ldr	r3, [pc, #64]	@ (80035d0 <MX_USART2_UART_Init+0x4c>)
 8003590:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003594:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003596:	4b0e      	ldr	r3, [pc, #56]	@ (80035d0 <MX_USART2_UART_Init+0x4c>)
 8003598:	2200      	movs	r2, #0
 800359a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800359c:	4b0c      	ldr	r3, [pc, #48]	@ (80035d0 <MX_USART2_UART_Init+0x4c>)
 800359e:	2200      	movs	r2, #0
 80035a0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80035a2:	4b0b      	ldr	r3, [pc, #44]	@ (80035d0 <MX_USART2_UART_Init+0x4c>)
 80035a4:	2200      	movs	r2, #0
 80035a6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80035a8:	4b09      	ldr	r3, [pc, #36]	@ (80035d0 <MX_USART2_UART_Init+0x4c>)
 80035aa:	220c      	movs	r2, #12
 80035ac:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80035ae:	4b08      	ldr	r3, [pc, #32]	@ (80035d0 <MX_USART2_UART_Init+0x4c>)
 80035b0:	2200      	movs	r2, #0
 80035b2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80035b4:	4b06      	ldr	r3, [pc, #24]	@ (80035d0 <MX_USART2_UART_Init+0x4c>)
 80035b6:	2200      	movs	r2, #0
 80035b8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80035ba:	4805      	ldr	r0, [pc, #20]	@ (80035d0 <MX_USART2_UART_Init+0x4c>)
 80035bc:	f001 fd22 	bl	8005004 <HAL_UART_Init>
 80035c0:	4603      	mov	r3, r0
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d001      	beq.n	80035ca <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80035c6:	f7ff fd3d 	bl	8003044 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80035ca:	bf00      	nop
 80035cc:	bd80      	pop	{r7, pc}
 80035ce:	bf00      	nop
 80035d0:	20000378 	.word	0x20000378
 80035d4:	40004400 	.word	0x40004400

080035d8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80035d8:	b580      	push	{r7, lr}
 80035da:	b08a      	sub	sp, #40	@ 0x28
 80035dc:	af00      	add	r7, sp, #0
 80035de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035e0:	f107 0314 	add.w	r3, r7, #20
 80035e4:	2200      	movs	r2, #0
 80035e6:	601a      	str	r2, [r3, #0]
 80035e8:	605a      	str	r2, [r3, #4]
 80035ea:	609a      	str	r2, [r3, #8]
 80035ec:	60da      	str	r2, [r3, #12]
 80035ee:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	4a19      	ldr	r2, [pc, #100]	@ (800365c <HAL_UART_MspInit+0x84>)
 80035f6:	4293      	cmp	r3, r2
 80035f8:	d12b      	bne.n	8003652 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80035fa:	2300      	movs	r3, #0
 80035fc:	613b      	str	r3, [r7, #16]
 80035fe:	4b18      	ldr	r3, [pc, #96]	@ (8003660 <HAL_UART_MspInit+0x88>)
 8003600:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003602:	4a17      	ldr	r2, [pc, #92]	@ (8003660 <HAL_UART_MspInit+0x88>)
 8003604:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003608:	6413      	str	r3, [r2, #64]	@ 0x40
 800360a:	4b15      	ldr	r3, [pc, #84]	@ (8003660 <HAL_UART_MspInit+0x88>)
 800360c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800360e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003612:	613b      	str	r3, [r7, #16]
 8003614:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003616:	2300      	movs	r3, #0
 8003618:	60fb      	str	r3, [r7, #12]
 800361a:	4b11      	ldr	r3, [pc, #68]	@ (8003660 <HAL_UART_MspInit+0x88>)
 800361c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800361e:	4a10      	ldr	r2, [pc, #64]	@ (8003660 <HAL_UART_MspInit+0x88>)
 8003620:	f043 0301 	orr.w	r3, r3, #1
 8003624:	6313      	str	r3, [r2, #48]	@ 0x30
 8003626:	4b0e      	ldr	r3, [pc, #56]	@ (8003660 <HAL_UART_MspInit+0x88>)
 8003628:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800362a:	f003 0301 	and.w	r3, r3, #1
 800362e:	60fb      	str	r3, [r7, #12]
 8003630:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8003632:	230c      	movs	r3, #12
 8003634:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003636:	2302      	movs	r3, #2
 8003638:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800363a:	2300      	movs	r3, #0
 800363c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800363e:	2303      	movs	r3, #3
 8003640:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003642:	2307      	movs	r3, #7
 8003644:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003646:	f107 0314 	add.w	r3, r7, #20
 800364a:	4619      	mov	r1, r3
 800364c:	4805      	ldr	r0, [pc, #20]	@ (8003664 <HAL_UART_MspInit+0x8c>)
 800364e:	f000 fa0f 	bl	8003a70 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8003652:	bf00      	nop
 8003654:	3728      	adds	r7, #40	@ 0x28
 8003656:	46bd      	mov	sp, r7
 8003658:	bd80      	pop	{r7, pc}
 800365a:	bf00      	nop
 800365c:	40004400 	.word	0x40004400
 8003660:	40023800 	.word	0x40023800
 8003664:	40020000 	.word	0x40020000

08003668 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8003668:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80036a0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 800366c:	f7ff ff78 	bl	8003560 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003670:	480c      	ldr	r0, [pc, #48]	@ (80036a4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003672:	490d      	ldr	r1, [pc, #52]	@ (80036a8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003674:	4a0d      	ldr	r2, [pc, #52]	@ (80036ac <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003676:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003678:	e002      	b.n	8003680 <LoopCopyDataInit>

0800367a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800367a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800367c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800367e:	3304      	adds	r3, #4

08003680 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003680:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003682:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003684:	d3f9      	bcc.n	800367a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003686:	4a0a      	ldr	r2, [pc, #40]	@ (80036b0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003688:	4c0a      	ldr	r4, [pc, #40]	@ (80036b4 <LoopFillZerobss+0x22>)
  movs r3, #0
 800368a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800368c:	e001      	b.n	8003692 <LoopFillZerobss>

0800368e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800368e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003690:	3204      	adds	r2, #4

08003692 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003692:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003694:	d3fb      	bcc.n	800368e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003696:	f003 f94b 	bl	8006930 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800369a:	f7ff f961 	bl	8002960 <main>
  bx  lr
 800369e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80036a0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80036a4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80036a8:	20000244 	.word	0x20000244
  ldr r2, =_sidata
 80036ac:	0800a824 	.word	0x0800a824
  ldr r2, =_sbss
 80036b0:	20000244 	.word	0x20000244
  ldr r4, =_ebss
 80036b4:	20000510 	.word	0x20000510

080036b8 <ADC_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80036b8:	e7fe      	b.n	80036b8 <ADC_IRQHandler>
	...

080036bc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80036bc:	b580      	push	{r7, lr}
 80036be:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80036c0:	4b0e      	ldr	r3, [pc, #56]	@ (80036fc <HAL_Init+0x40>)
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	4a0d      	ldr	r2, [pc, #52]	@ (80036fc <HAL_Init+0x40>)
 80036c6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80036ca:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80036cc:	4b0b      	ldr	r3, [pc, #44]	@ (80036fc <HAL_Init+0x40>)
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	4a0a      	ldr	r2, [pc, #40]	@ (80036fc <HAL_Init+0x40>)
 80036d2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80036d6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80036d8:	4b08      	ldr	r3, [pc, #32]	@ (80036fc <HAL_Init+0x40>)
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	4a07      	ldr	r2, [pc, #28]	@ (80036fc <HAL_Init+0x40>)
 80036de:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80036e2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80036e4:	2003      	movs	r0, #3
 80036e6:	f000 f973 	bl	80039d0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80036ea:	2000      	movs	r0, #0
 80036ec:	f000 f808 	bl	8003700 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80036f0:	f7ff fdfc 	bl	80032ec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80036f4:	2300      	movs	r3, #0
}
 80036f6:	4618      	mov	r0, r3
 80036f8:	bd80      	pop	{r7, pc}
 80036fa:	bf00      	nop
 80036fc:	40023c00 	.word	0x40023c00

08003700 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003700:	b580      	push	{r7, lr}
 8003702:	b082      	sub	sp, #8
 8003704:	af00      	add	r7, sp, #0
 8003706:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003708:	4b12      	ldr	r3, [pc, #72]	@ (8003754 <HAL_InitTick+0x54>)
 800370a:	681a      	ldr	r2, [r3, #0]
 800370c:	4b12      	ldr	r3, [pc, #72]	@ (8003758 <HAL_InitTick+0x58>)
 800370e:	781b      	ldrb	r3, [r3, #0]
 8003710:	4619      	mov	r1, r3
 8003712:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003716:	fbb3 f3f1 	udiv	r3, r3, r1
 800371a:	fbb2 f3f3 	udiv	r3, r2, r3
 800371e:	4618      	mov	r0, r3
 8003720:	f000 f999 	bl	8003a56 <HAL_SYSTICK_Config>
 8003724:	4603      	mov	r3, r0
 8003726:	2b00      	cmp	r3, #0
 8003728:	d001      	beq.n	800372e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800372a:	2301      	movs	r3, #1
 800372c:	e00e      	b.n	800374c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	2b0f      	cmp	r3, #15
 8003732:	d80a      	bhi.n	800374a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003734:	2200      	movs	r2, #0
 8003736:	6879      	ldr	r1, [r7, #4]
 8003738:	f04f 30ff 	mov.w	r0, #4294967295
 800373c:	f000 f953 	bl	80039e6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003740:	4a06      	ldr	r2, [pc, #24]	@ (800375c <HAL_InitTick+0x5c>)
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003746:	2300      	movs	r3, #0
 8003748:	e000      	b.n	800374c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800374a:	2301      	movs	r3, #1
}
 800374c:	4618      	mov	r0, r3
 800374e:	3708      	adds	r7, #8
 8003750:	46bd      	mov	sp, r7
 8003752:	bd80      	pop	{r7, pc}
 8003754:	20000070 	.word	0x20000070
 8003758:	20000078 	.word	0x20000078
 800375c:	20000074 	.word	0x20000074

08003760 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003760:	b480      	push	{r7}
 8003762:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003764:	4b06      	ldr	r3, [pc, #24]	@ (8003780 <HAL_IncTick+0x20>)
 8003766:	781b      	ldrb	r3, [r3, #0]
 8003768:	461a      	mov	r2, r3
 800376a:	4b06      	ldr	r3, [pc, #24]	@ (8003784 <HAL_IncTick+0x24>)
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	4413      	add	r3, r2
 8003770:	4a04      	ldr	r2, [pc, #16]	@ (8003784 <HAL_IncTick+0x24>)
 8003772:	6013      	str	r3, [r2, #0]
}
 8003774:	bf00      	nop
 8003776:	46bd      	mov	sp, r7
 8003778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800377c:	4770      	bx	lr
 800377e:	bf00      	nop
 8003780:	20000078 	.word	0x20000078
 8003784:	200003c0 	.word	0x200003c0

08003788 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003788:	b480      	push	{r7}
 800378a:	af00      	add	r7, sp, #0
  return uwTick;
 800378c:	4b03      	ldr	r3, [pc, #12]	@ (800379c <HAL_GetTick+0x14>)
 800378e:	681b      	ldr	r3, [r3, #0]
}
 8003790:	4618      	mov	r0, r3
 8003792:	46bd      	mov	sp, r7
 8003794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003798:	4770      	bx	lr
 800379a:	bf00      	nop
 800379c:	200003c0 	.word	0x200003c0

080037a0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80037a0:	b580      	push	{r7, lr}
 80037a2:	b084      	sub	sp, #16
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80037a8:	f7ff ffee 	bl	8003788 <HAL_GetTick>
 80037ac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037b8:	d005      	beq.n	80037c6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80037ba:	4b0a      	ldr	r3, [pc, #40]	@ (80037e4 <HAL_Delay+0x44>)
 80037bc:	781b      	ldrb	r3, [r3, #0]
 80037be:	461a      	mov	r2, r3
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	4413      	add	r3, r2
 80037c4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80037c6:	bf00      	nop
 80037c8:	f7ff ffde 	bl	8003788 <HAL_GetTick>
 80037cc:	4602      	mov	r2, r0
 80037ce:	68bb      	ldr	r3, [r7, #8]
 80037d0:	1ad3      	subs	r3, r2, r3
 80037d2:	68fa      	ldr	r2, [r7, #12]
 80037d4:	429a      	cmp	r2, r3
 80037d6:	d8f7      	bhi.n	80037c8 <HAL_Delay+0x28>
  {
  }
}
 80037d8:	bf00      	nop
 80037da:	bf00      	nop
 80037dc:	3710      	adds	r7, #16
 80037de:	46bd      	mov	sp, r7
 80037e0:	bd80      	pop	{r7, pc}
 80037e2:	bf00      	nop
 80037e4:	20000078 	.word	0x20000078

080037e8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80037e8:	b480      	push	{r7}
 80037ea:	b085      	sub	sp, #20
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	f003 0307 	and.w	r3, r3, #7
 80037f6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80037f8:	4b0c      	ldr	r3, [pc, #48]	@ (800382c <__NVIC_SetPriorityGrouping+0x44>)
 80037fa:	68db      	ldr	r3, [r3, #12]
 80037fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80037fe:	68ba      	ldr	r2, [r7, #8]
 8003800:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003804:	4013      	ands	r3, r2
 8003806:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800380c:	68bb      	ldr	r3, [r7, #8]
 800380e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003810:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003814:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003818:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800381a:	4a04      	ldr	r2, [pc, #16]	@ (800382c <__NVIC_SetPriorityGrouping+0x44>)
 800381c:	68bb      	ldr	r3, [r7, #8]
 800381e:	60d3      	str	r3, [r2, #12]
}
 8003820:	bf00      	nop
 8003822:	3714      	adds	r7, #20
 8003824:	46bd      	mov	sp, r7
 8003826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800382a:	4770      	bx	lr
 800382c:	e000ed00 	.word	0xe000ed00

08003830 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003830:	b480      	push	{r7}
 8003832:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003834:	4b04      	ldr	r3, [pc, #16]	@ (8003848 <__NVIC_GetPriorityGrouping+0x18>)
 8003836:	68db      	ldr	r3, [r3, #12]
 8003838:	0a1b      	lsrs	r3, r3, #8
 800383a:	f003 0307 	and.w	r3, r3, #7
}
 800383e:	4618      	mov	r0, r3
 8003840:	46bd      	mov	sp, r7
 8003842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003846:	4770      	bx	lr
 8003848:	e000ed00 	.word	0xe000ed00

0800384c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800384c:	b480      	push	{r7}
 800384e:	b083      	sub	sp, #12
 8003850:	af00      	add	r7, sp, #0
 8003852:	4603      	mov	r3, r0
 8003854:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003856:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800385a:	2b00      	cmp	r3, #0
 800385c:	db0b      	blt.n	8003876 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800385e:	79fb      	ldrb	r3, [r7, #7]
 8003860:	f003 021f 	and.w	r2, r3, #31
 8003864:	4907      	ldr	r1, [pc, #28]	@ (8003884 <__NVIC_EnableIRQ+0x38>)
 8003866:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800386a:	095b      	lsrs	r3, r3, #5
 800386c:	2001      	movs	r0, #1
 800386e:	fa00 f202 	lsl.w	r2, r0, r2
 8003872:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003876:	bf00      	nop
 8003878:	370c      	adds	r7, #12
 800387a:	46bd      	mov	sp, r7
 800387c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003880:	4770      	bx	lr
 8003882:	bf00      	nop
 8003884:	e000e100 	.word	0xe000e100

08003888 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003888:	b480      	push	{r7}
 800388a:	b083      	sub	sp, #12
 800388c:	af00      	add	r7, sp, #0
 800388e:	4603      	mov	r3, r0
 8003890:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003892:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003896:	2b00      	cmp	r3, #0
 8003898:	db12      	blt.n	80038c0 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800389a:	79fb      	ldrb	r3, [r7, #7]
 800389c:	f003 021f 	and.w	r2, r3, #31
 80038a0:	490a      	ldr	r1, [pc, #40]	@ (80038cc <__NVIC_DisableIRQ+0x44>)
 80038a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038a6:	095b      	lsrs	r3, r3, #5
 80038a8:	2001      	movs	r0, #1
 80038aa:	fa00 f202 	lsl.w	r2, r0, r2
 80038ae:	3320      	adds	r3, #32
 80038b0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 80038b4:	f3bf 8f4f 	dsb	sy
}
 80038b8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80038ba:	f3bf 8f6f 	isb	sy
}
 80038be:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 80038c0:	bf00      	nop
 80038c2:	370c      	adds	r7, #12
 80038c4:	46bd      	mov	sp, r7
 80038c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ca:	4770      	bx	lr
 80038cc:	e000e100 	.word	0xe000e100

080038d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80038d0:	b480      	push	{r7}
 80038d2:	b083      	sub	sp, #12
 80038d4:	af00      	add	r7, sp, #0
 80038d6:	4603      	mov	r3, r0
 80038d8:	6039      	str	r1, [r7, #0]
 80038da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80038dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	db0a      	blt.n	80038fa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80038e4:	683b      	ldr	r3, [r7, #0]
 80038e6:	b2da      	uxtb	r2, r3
 80038e8:	490c      	ldr	r1, [pc, #48]	@ (800391c <__NVIC_SetPriority+0x4c>)
 80038ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038ee:	0112      	lsls	r2, r2, #4
 80038f0:	b2d2      	uxtb	r2, r2
 80038f2:	440b      	add	r3, r1
 80038f4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80038f8:	e00a      	b.n	8003910 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80038fa:	683b      	ldr	r3, [r7, #0]
 80038fc:	b2da      	uxtb	r2, r3
 80038fe:	4908      	ldr	r1, [pc, #32]	@ (8003920 <__NVIC_SetPriority+0x50>)
 8003900:	79fb      	ldrb	r3, [r7, #7]
 8003902:	f003 030f 	and.w	r3, r3, #15
 8003906:	3b04      	subs	r3, #4
 8003908:	0112      	lsls	r2, r2, #4
 800390a:	b2d2      	uxtb	r2, r2
 800390c:	440b      	add	r3, r1
 800390e:	761a      	strb	r2, [r3, #24]
}
 8003910:	bf00      	nop
 8003912:	370c      	adds	r7, #12
 8003914:	46bd      	mov	sp, r7
 8003916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800391a:	4770      	bx	lr
 800391c:	e000e100 	.word	0xe000e100
 8003920:	e000ed00 	.word	0xe000ed00

08003924 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003924:	b480      	push	{r7}
 8003926:	b089      	sub	sp, #36	@ 0x24
 8003928:	af00      	add	r7, sp, #0
 800392a:	60f8      	str	r0, [r7, #12]
 800392c:	60b9      	str	r1, [r7, #8]
 800392e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	f003 0307 	and.w	r3, r3, #7
 8003936:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003938:	69fb      	ldr	r3, [r7, #28]
 800393a:	f1c3 0307 	rsb	r3, r3, #7
 800393e:	2b04      	cmp	r3, #4
 8003940:	bf28      	it	cs
 8003942:	2304      	movcs	r3, #4
 8003944:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003946:	69fb      	ldr	r3, [r7, #28]
 8003948:	3304      	adds	r3, #4
 800394a:	2b06      	cmp	r3, #6
 800394c:	d902      	bls.n	8003954 <NVIC_EncodePriority+0x30>
 800394e:	69fb      	ldr	r3, [r7, #28]
 8003950:	3b03      	subs	r3, #3
 8003952:	e000      	b.n	8003956 <NVIC_EncodePriority+0x32>
 8003954:	2300      	movs	r3, #0
 8003956:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003958:	f04f 32ff 	mov.w	r2, #4294967295
 800395c:	69bb      	ldr	r3, [r7, #24]
 800395e:	fa02 f303 	lsl.w	r3, r2, r3
 8003962:	43da      	mvns	r2, r3
 8003964:	68bb      	ldr	r3, [r7, #8]
 8003966:	401a      	ands	r2, r3
 8003968:	697b      	ldr	r3, [r7, #20]
 800396a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800396c:	f04f 31ff 	mov.w	r1, #4294967295
 8003970:	697b      	ldr	r3, [r7, #20]
 8003972:	fa01 f303 	lsl.w	r3, r1, r3
 8003976:	43d9      	mvns	r1, r3
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800397c:	4313      	orrs	r3, r2
         );
}
 800397e:	4618      	mov	r0, r3
 8003980:	3724      	adds	r7, #36	@ 0x24
 8003982:	46bd      	mov	sp, r7
 8003984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003988:	4770      	bx	lr
	...

0800398c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800398c:	b580      	push	{r7, lr}
 800398e:	b082      	sub	sp, #8
 8003990:	af00      	add	r7, sp, #0
 8003992:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	3b01      	subs	r3, #1
 8003998:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800399c:	d301      	bcc.n	80039a2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800399e:	2301      	movs	r3, #1
 80039a0:	e00f      	b.n	80039c2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80039a2:	4a0a      	ldr	r2, [pc, #40]	@ (80039cc <SysTick_Config+0x40>)
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	3b01      	subs	r3, #1
 80039a8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80039aa:	210f      	movs	r1, #15
 80039ac:	f04f 30ff 	mov.w	r0, #4294967295
 80039b0:	f7ff ff8e 	bl	80038d0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80039b4:	4b05      	ldr	r3, [pc, #20]	@ (80039cc <SysTick_Config+0x40>)
 80039b6:	2200      	movs	r2, #0
 80039b8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80039ba:	4b04      	ldr	r3, [pc, #16]	@ (80039cc <SysTick_Config+0x40>)
 80039bc:	2207      	movs	r2, #7
 80039be:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80039c0:	2300      	movs	r3, #0
}
 80039c2:	4618      	mov	r0, r3
 80039c4:	3708      	adds	r7, #8
 80039c6:	46bd      	mov	sp, r7
 80039c8:	bd80      	pop	{r7, pc}
 80039ca:	bf00      	nop
 80039cc:	e000e010 	.word	0xe000e010

080039d0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80039d0:	b580      	push	{r7, lr}
 80039d2:	b082      	sub	sp, #8
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80039d8:	6878      	ldr	r0, [r7, #4]
 80039da:	f7ff ff05 	bl	80037e8 <__NVIC_SetPriorityGrouping>
}
 80039de:	bf00      	nop
 80039e0:	3708      	adds	r7, #8
 80039e2:	46bd      	mov	sp, r7
 80039e4:	bd80      	pop	{r7, pc}

080039e6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80039e6:	b580      	push	{r7, lr}
 80039e8:	b086      	sub	sp, #24
 80039ea:	af00      	add	r7, sp, #0
 80039ec:	4603      	mov	r3, r0
 80039ee:	60b9      	str	r1, [r7, #8]
 80039f0:	607a      	str	r2, [r7, #4]
 80039f2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80039f4:	2300      	movs	r3, #0
 80039f6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80039f8:	f7ff ff1a 	bl	8003830 <__NVIC_GetPriorityGrouping>
 80039fc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80039fe:	687a      	ldr	r2, [r7, #4]
 8003a00:	68b9      	ldr	r1, [r7, #8]
 8003a02:	6978      	ldr	r0, [r7, #20]
 8003a04:	f7ff ff8e 	bl	8003924 <NVIC_EncodePriority>
 8003a08:	4602      	mov	r2, r0
 8003a0a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003a0e:	4611      	mov	r1, r2
 8003a10:	4618      	mov	r0, r3
 8003a12:	f7ff ff5d 	bl	80038d0 <__NVIC_SetPriority>
}
 8003a16:	bf00      	nop
 8003a18:	3718      	adds	r7, #24
 8003a1a:	46bd      	mov	sp, r7
 8003a1c:	bd80      	pop	{r7, pc}

08003a1e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003a1e:	b580      	push	{r7, lr}
 8003a20:	b082      	sub	sp, #8
 8003a22:	af00      	add	r7, sp, #0
 8003a24:	4603      	mov	r3, r0
 8003a26:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003a28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a2c:	4618      	mov	r0, r3
 8003a2e:	f7ff ff0d 	bl	800384c <__NVIC_EnableIRQ>
}
 8003a32:	bf00      	nop
 8003a34:	3708      	adds	r7, #8
 8003a36:	46bd      	mov	sp, r7
 8003a38:	bd80      	pop	{r7, pc}

08003a3a <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003a3a:	b580      	push	{r7, lr}
 8003a3c:	b082      	sub	sp, #8
 8003a3e:	af00      	add	r7, sp, #0
 8003a40:	4603      	mov	r3, r0
 8003a42:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8003a44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a48:	4618      	mov	r0, r3
 8003a4a:	f7ff ff1d 	bl	8003888 <__NVIC_DisableIRQ>
}
 8003a4e:	bf00      	nop
 8003a50:	3708      	adds	r7, #8
 8003a52:	46bd      	mov	sp, r7
 8003a54:	bd80      	pop	{r7, pc}

08003a56 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003a56:	b580      	push	{r7, lr}
 8003a58:	b082      	sub	sp, #8
 8003a5a:	af00      	add	r7, sp, #0
 8003a5c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003a5e:	6878      	ldr	r0, [r7, #4]
 8003a60:	f7ff ff94 	bl	800398c <SysTick_Config>
 8003a64:	4603      	mov	r3, r0
}
 8003a66:	4618      	mov	r0, r3
 8003a68:	3708      	adds	r7, #8
 8003a6a:	46bd      	mov	sp, r7
 8003a6c:	bd80      	pop	{r7, pc}
	...

08003a70 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003a70:	b480      	push	{r7}
 8003a72:	b089      	sub	sp, #36	@ 0x24
 8003a74:	af00      	add	r7, sp, #0
 8003a76:	6078      	str	r0, [r7, #4]
 8003a78:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003a7a:	2300      	movs	r3, #0
 8003a7c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003a7e:	2300      	movs	r3, #0
 8003a80:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003a82:	2300      	movs	r3, #0
 8003a84:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003a86:	2300      	movs	r3, #0
 8003a88:	61fb      	str	r3, [r7, #28]
 8003a8a:	e165      	b.n	8003d58 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003a8c:	2201      	movs	r2, #1
 8003a8e:	69fb      	ldr	r3, [r7, #28]
 8003a90:	fa02 f303 	lsl.w	r3, r2, r3
 8003a94:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003a96:	683b      	ldr	r3, [r7, #0]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	697a      	ldr	r2, [r7, #20]
 8003a9c:	4013      	ands	r3, r2
 8003a9e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003aa0:	693a      	ldr	r2, [r7, #16]
 8003aa2:	697b      	ldr	r3, [r7, #20]
 8003aa4:	429a      	cmp	r2, r3
 8003aa6:	f040 8154 	bne.w	8003d52 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003aaa:	683b      	ldr	r3, [r7, #0]
 8003aac:	685b      	ldr	r3, [r3, #4]
 8003aae:	f003 0303 	and.w	r3, r3, #3
 8003ab2:	2b01      	cmp	r3, #1
 8003ab4:	d005      	beq.n	8003ac2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003ab6:	683b      	ldr	r3, [r7, #0]
 8003ab8:	685b      	ldr	r3, [r3, #4]
 8003aba:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003abe:	2b02      	cmp	r3, #2
 8003ac0:	d130      	bne.n	8003b24 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	689b      	ldr	r3, [r3, #8]
 8003ac6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003ac8:	69fb      	ldr	r3, [r7, #28]
 8003aca:	005b      	lsls	r3, r3, #1
 8003acc:	2203      	movs	r2, #3
 8003ace:	fa02 f303 	lsl.w	r3, r2, r3
 8003ad2:	43db      	mvns	r3, r3
 8003ad4:	69ba      	ldr	r2, [r7, #24]
 8003ad6:	4013      	ands	r3, r2
 8003ad8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003ada:	683b      	ldr	r3, [r7, #0]
 8003adc:	68da      	ldr	r2, [r3, #12]
 8003ade:	69fb      	ldr	r3, [r7, #28]
 8003ae0:	005b      	lsls	r3, r3, #1
 8003ae2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ae6:	69ba      	ldr	r2, [r7, #24]
 8003ae8:	4313      	orrs	r3, r2
 8003aea:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	69ba      	ldr	r2, [r7, #24]
 8003af0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	685b      	ldr	r3, [r3, #4]
 8003af6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003af8:	2201      	movs	r2, #1
 8003afa:	69fb      	ldr	r3, [r7, #28]
 8003afc:	fa02 f303 	lsl.w	r3, r2, r3
 8003b00:	43db      	mvns	r3, r3
 8003b02:	69ba      	ldr	r2, [r7, #24]
 8003b04:	4013      	ands	r3, r2
 8003b06:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003b08:	683b      	ldr	r3, [r7, #0]
 8003b0a:	685b      	ldr	r3, [r3, #4]
 8003b0c:	091b      	lsrs	r3, r3, #4
 8003b0e:	f003 0201 	and.w	r2, r3, #1
 8003b12:	69fb      	ldr	r3, [r7, #28]
 8003b14:	fa02 f303 	lsl.w	r3, r2, r3
 8003b18:	69ba      	ldr	r2, [r7, #24]
 8003b1a:	4313      	orrs	r3, r2
 8003b1c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	69ba      	ldr	r2, [r7, #24]
 8003b22:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003b24:	683b      	ldr	r3, [r7, #0]
 8003b26:	685b      	ldr	r3, [r3, #4]
 8003b28:	f003 0303 	and.w	r3, r3, #3
 8003b2c:	2b03      	cmp	r3, #3
 8003b2e:	d017      	beq.n	8003b60 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	68db      	ldr	r3, [r3, #12]
 8003b34:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003b36:	69fb      	ldr	r3, [r7, #28]
 8003b38:	005b      	lsls	r3, r3, #1
 8003b3a:	2203      	movs	r2, #3
 8003b3c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b40:	43db      	mvns	r3, r3
 8003b42:	69ba      	ldr	r2, [r7, #24]
 8003b44:	4013      	ands	r3, r2
 8003b46:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003b48:	683b      	ldr	r3, [r7, #0]
 8003b4a:	689a      	ldr	r2, [r3, #8]
 8003b4c:	69fb      	ldr	r3, [r7, #28]
 8003b4e:	005b      	lsls	r3, r3, #1
 8003b50:	fa02 f303 	lsl.w	r3, r2, r3
 8003b54:	69ba      	ldr	r2, [r7, #24]
 8003b56:	4313      	orrs	r3, r2
 8003b58:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	69ba      	ldr	r2, [r7, #24]
 8003b5e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003b60:	683b      	ldr	r3, [r7, #0]
 8003b62:	685b      	ldr	r3, [r3, #4]
 8003b64:	f003 0303 	and.w	r3, r3, #3
 8003b68:	2b02      	cmp	r3, #2
 8003b6a:	d123      	bne.n	8003bb4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003b6c:	69fb      	ldr	r3, [r7, #28]
 8003b6e:	08da      	lsrs	r2, r3, #3
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	3208      	adds	r2, #8
 8003b74:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003b78:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003b7a:	69fb      	ldr	r3, [r7, #28]
 8003b7c:	f003 0307 	and.w	r3, r3, #7
 8003b80:	009b      	lsls	r3, r3, #2
 8003b82:	220f      	movs	r2, #15
 8003b84:	fa02 f303 	lsl.w	r3, r2, r3
 8003b88:	43db      	mvns	r3, r3
 8003b8a:	69ba      	ldr	r2, [r7, #24]
 8003b8c:	4013      	ands	r3, r2
 8003b8e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003b90:	683b      	ldr	r3, [r7, #0]
 8003b92:	691a      	ldr	r2, [r3, #16]
 8003b94:	69fb      	ldr	r3, [r7, #28]
 8003b96:	f003 0307 	and.w	r3, r3, #7
 8003b9a:	009b      	lsls	r3, r3, #2
 8003b9c:	fa02 f303 	lsl.w	r3, r2, r3
 8003ba0:	69ba      	ldr	r2, [r7, #24]
 8003ba2:	4313      	orrs	r3, r2
 8003ba4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003ba6:	69fb      	ldr	r3, [r7, #28]
 8003ba8:	08da      	lsrs	r2, r3, #3
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	3208      	adds	r2, #8
 8003bae:	69b9      	ldr	r1, [r7, #24]
 8003bb0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003bba:	69fb      	ldr	r3, [r7, #28]
 8003bbc:	005b      	lsls	r3, r3, #1
 8003bbe:	2203      	movs	r2, #3
 8003bc0:	fa02 f303 	lsl.w	r3, r2, r3
 8003bc4:	43db      	mvns	r3, r3
 8003bc6:	69ba      	ldr	r2, [r7, #24]
 8003bc8:	4013      	ands	r3, r2
 8003bca:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003bcc:	683b      	ldr	r3, [r7, #0]
 8003bce:	685b      	ldr	r3, [r3, #4]
 8003bd0:	f003 0203 	and.w	r2, r3, #3
 8003bd4:	69fb      	ldr	r3, [r7, #28]
 8003bd6:	005b      	lsls	r3, r3, #1
 8003bd8:	fa02 f303 	lsl.w	r3, r2, r3
 8003bdc:	69ba      	ldr	r2, [r7, #24]
 8003bde:	4313      	orrs	r3, r2
 8003be0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	69ba      	ldr	r2, [r7, #24]
 8003be6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003be8:	683b      	ldr	r3, [r7, #0]
 8003bea:	685b      	ldr	r3, [r3, #4]
 8003bec:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	f000 80ae 	beq.w	8003d52 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003bf6:	2300      	movs	r3, #0
 8003bf8:	60fb      	str	r3, [r7, #12]
 8003bfa:	4b5d      	ldr	r3, [pc, #372]	@ (8003d70 <HAL_GPIO_Init+0x300>)
 8003bfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bfe:	4a5c      	ldr	r2, [pc, #368]	@ (8003d70 <HAL_GPIO_Init+0x300>)
 8003c00:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003c04:	6453      	str	r3, [r2, #68]	@ 0x44
 8003c06:	4b5a      	ldr	r3, [pc, #360]	@ (8003d70 <HAL_GPIO_Init+0x300>)
 8003c08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c0a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003c0e:	60fb      	str	r3, [r7, #12]
 8003c10:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003c12:	4a58      	ldr	r2, [pc, #352]	@ (8003d74 <HAL_GPIO_Init+0x304>)
 8003c14:	69fb      	ldr	r3, [r7, #28]
 8003c16:	089b      	lsrs	r3, r3, #2
 8003c18:	3302      	adds	r3, #2
 8003c1a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c1e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003c20:	69fb      	ldr	r3, [r7, #28]
 8003c22:	f003 0303 	and.w	r3, r3, #3
 8003c26:	009b      	lsls	r3, r3, #2
 8003c28:	220f      	movs	r2, #15
 8003c2a:	fa02 f303 	lsl.w	r3, r2, r3
 8003c2e:	43db      	mvns	r3, r3
 8003c30:	69ba      	ldr	r2, [r7, #24]
 8003c32:	4013      	ands	r3, r2
 8003c34:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	4a4f      	ldr	r2, [pc, #316]	@ (8003d78 <HAL_GPIO_Init+0x308>)
 8003c3a:	4293      	cmp	r3, r2
 8003c3c:	d025      	beq.n	8003c8a <HAL_GPIO_Init+0x21a>
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	4a4e      	ldr	r2, [pc, #312]	@ (8003d7c <HAL_GPIO_Init+0x30c>)
 8003c42:	4293      	cmp	r3, r2
 8003c44:	d01f      	beq.n	8003c86 <HAL_GPIO_Init+0x216>
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	4a4d      	ldr	r2, [pc, #308]	@ (8003d80 <HAL_GPIO_Init+0x310>)
 8003c4a:	4293      	cmp	r3, r2
 8003c4c:	d019      	beq.n	8003c82 <HAL_GPIO_Init+0x212>
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	4a4c      	ldr	r2, [pc, #304]	@ (8003d84 <HAL_GPIO_Init+0x314>)
 8003c52:	4293      	cmp	r3, r2
 8003c54:	d013      	beq.n	8003c7e <HAL_GPIO_Init+0x20e>
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	4a4b      	ldr	r2, [pc, #300]	@ (8003d88 <HAL_GPIO_Init+0x318>)
 8003c5a:	4293      	cmp	r3, r2
 8003c5c:	d00d      	beq.n	8003c7a <HAL_GPIO_Init+0x20a>
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	4a4a      	ldr	r2, [pc, #296]	@ (8003d8c <HAL_GPIO_Init+0x31c>)
 8003c62:	4293      	cmp	r3, r2
 8003c64:	d007      	beq.n	8003c76 <HAL_GPIO_Init+0x206>
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	4a49      	ldr	r2, [pc, #292]	@ (8003d90 <HAL_GPIO_Init+0x320>)
 8003c6a:	4293      	cmp	r3, r2
 8003c6c:	d101      	bne.n	8003c72 <HAL_GPIO_Init+0x202>
 8003c6e:	2306      	movs	r3, #6
 8003c70:	e00c      	b.n	8003c8c <HAL_GPIO_Init+0x21c>
 8003c72:	2307      	movs	r3, #7
 8003c74:	e00a      	b.n	8003c8c <HAL_GPIO_Init+0x21c>
 8003c76:	2305      	movs	r3, #5
 8003c78:	e008      	b.n	8003c8c <HAL_GPIO_Init+0x21c>
 8003c7a:	2304      	movs	r3, #4
 8003c7c:	e006      	b.n	8003c8c <HAL_GPIO_Init+0x21c>
 8003c7e:	2303      	movs	r3, #3
 8003c80:	e004      	b.n	8003c8c <HAL_GPIO_Init+0x21c>
 8003c82:	2302      	movs	r3, #2
 8003c84:	e002      	b.n	8003c8c <HAL_GPIO_Init+0x21c>
 8003c86:	2301      	movs	r3, #1
 8003c88:	e000      	b.n	8003c8c <HAL_GPIO_Init+0x21c>
 8003c8a:	2300      	movs	r3, #0
 8003c8c:	69fa      	ldr	r2, [r7, #28]
 8003c8e:	f002 0203 	and.w	r2, r2, #3
 8003c92:	0092      	lsls	r2, r2, #2
 8003c94:	4093      	lsls	r3, r2
 8003c96:	69ba      	ldr	r2, [r7, #24]
 8003c98:	4313      	orrs	r3, r2
 8003c9a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003c9c:	4935      	ldr	r1, [pc, #212]	@ (8003d74 <HAL_GPIO_Init+0x304>)
 8003c9e:	69fb      	ldr	r3, [r7, #28]
 8003ca0:	089b      	lsrs	r3, r3, #2
 8003ca2:	3302      	adds	r3, #2
 8003ca4:	69ba      	ldr	r2, [r7, #24]
 8003ca6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003caa:	4b3a      	ldr	r3, [pc, #232]	@ (8003d94 <HAL_GPIO_Init+0x324>)
 8003cac:	689b      	ldr	r3, [r3, #8]
 8003cae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003cb0:	693b      	ldr	r3, [r7, #16]
 8003cb2:	43db      	mvns	r3, r3
 8003cb4:	69ba      	ldr	r2, [r7, #24]
 8003cb6:	4013      	ands	r3, r2
 8003cb8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003cba:	683b      	ldr	r3, [r7, #0]
 8003cbc:	685b      	ldr	r3, [r3, #4]
 8003cbe:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d003      	beq.n	8003cce <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8003cc6:	69ba      	ldr	r2, [r7, #24]
 8003cc8:	693b      	ldr	r3, [r7, #16]
 8003cca:	4313      	orrs	r3, r2
 8003ccc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003cce:	4a31      	ldr	r2, [pc, #196]	@ (8003d94 <HAL_GPIO_Init+0x324>)
 8003cd0:	69bb      	ldr	r3, [r7, #24]
 8003cd2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003cd4:	4b2f      	ldr	r3, [pc, #188]	@ (8003d94 <HAL_GPIO_Init+0x324>)
 8003cd6:	68db      	ldr	r3, [r3, #12]
 8003cd8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003cda:	693b      	ldr	r3, [r7, #16]
 8003cdc:	43db      	mvns	r3, r3
 8003cde:	69ba      	ldr	r2, [r7, #24]
 8003ce0:	4013      	ands	r3, r2
 8003ce2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003ce4:	683b      	ldr	r3, [r7, #0]
 8003ce6:	685b      	ldr	r3, [r3, #4]
 8003ce8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d003      	beq.n	8003cf8 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8003cf0:	69ba      	ldr	r2, [r7, #24]
 8003cf2:	693b      	ldr	r3, [r7, #16]
 8003cf4:	4313      	orrs	r3, r2
 8003cf6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003cf8:	4a26      	ldr	r2, [pc, #152]	@ (8003d94 <HAL_GPIO_Init+0x324>)
 8003cfa:	69bb      	ldr	r3, [r7, #24]
 8003cfc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003cfe:	4b25      	ldr	r3, [pc, #148]	@ (8003d94 <HAL_GPIO_Init+0x324>)
 8003d00:	685b      	ldr	r3, [r3, #4]
 8003d02:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d04:	693b      	ldr	r3, [r7, #16]
 8003d06:	43db      	mvns	r3, r3
 8003d08:	69ba      	ldr	r2, [r7, #24]
 8003d0a:	4013      	ands	r3, r2
 8003d0c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003d0e:	683b      	ldr	r3, [r7, #0]
 8003d10:	685b      	ldr	r3, [r3, #4]
 8003d12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d003      	beq.n	8003d22 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8003d1a:	69ba      	ldr	r2, [r7, #24]
 8003d1c:	693b      	ldr	r3, [r7, #16]
 8003d1e:	4313      	orrs	r3, r2
 8003d20:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003d22:	4a1c      	ldr	r2, [pc, #112]	@ (8003d94 <HAL_GPIO_Init+0x324>)
 8003d24:	69bb      	ldr	r3, [r7, #24]
 8003d26:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003d28:	4b1a      	ldr	r3, [pc, #104]	@ (8003d94 <HAL_GPIO_Init+0x324>)
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d2e:	693b      	ldr	r3, [r7, #16]
 8003d30:	43db      	mvns	r3, r3
 8003d32:	69ba      	ldr	r2, [r7, #24]
 8003d34:	4013      	ands	r3, r2
 8003d36:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003d38:	683b      	ldr	r3, [r7, #0]
 8003d3a:	685b      	ldr	r3, [r3, #4]
 8003d3c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d003      	beq.n	8003d4c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003d44:	69ba      	ldr	r2, [r7, #24]
 8003d46:	693b      	ldr	r3, [r7, #16]
 8003d48:	4313      	orrs	r3, r2
 8003d4a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003d4c:	4a11      	ldr	r2, [pc, #68]	@ (8003d94 <HAL_GPIO_Init+0x324>)
 8003d4e:	69bb      	ldr	r3, [r7, #24]
 8003d50:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003d52:	69fb      	ldr	r3, [r7, #28]
 8003d54:	3301      	adds	r3, #1
 8003d56:	61fb      	str	r3, [r7, #28]
 8003d58:	69fb      	ldr	r3, [r7, #28]
 8003d5a:	2b0f      	cmp	r3, #15
 8003d5c:	f67f ae96 	bls.w	8003a8c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003d60:	bf00      	nop
 8003d62:	bf00      	nop
 8003d64:	3724      	adds	r7, #36	@ 0x24
 8003d66:	46bd      	mov	sp, r7
 8003d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d6c:	4770      	bx	lr
 8003d6e:	bf00      	nop
 8003d70:	40023800 	.word	0x40023800
 8003d74:	40013800 	.word	0x40013800
 8003d78:	40020000 	.word	0x40020000
 8003d7c:	40020400 	.word	0x40020400
 8003d80:	40020800 	.word	0x40020800
 8003d84:	40020c00 	.word	0x40020c00
 8003d88:	40021000 	.word	0x40021000
 8003d8c:	40021400 	.word	0x40021400
 8003d90:	40021800 	.word	0x40021800
 8003d94:	40013c00 	.word	0x40013c00

08003d98 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003d98:	b480      	push	{r7}
 8003d9a:	b083      	sub	sp, #12
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	6078      	str	r0, [r7, #4]
 8003da0:	460b      	mov	r3, r1
 8003da2:	807b      	strh	r3, [r7, #2]
 8003da4:	4613      	mov	r3, r2
 8003da6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003da8:	787b      	ldrb	r3, [r7, #1]
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d003      	beq.n	8003db6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003dae:	887a      	ldrh	r2, [r7, #2]
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003db4:	e003      	b.n	8003dbe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003db6:	887b      	ldrh	r3, [r7, #2]
 8003db8:	041a      	lsls	r2, r3, #16
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	619a      	str	r2, [r3, #24]
}
 8003dbe:	bf00      	nop
 8003dc0:	370c      	adds	r7, #12
 8003dc2:	46bd      	mov	sp, r7
 8003dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc8:	4770      	bx	lr
	...

08003dcc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003dcc:	b580      	push	{r7, lr}
 8003dce:	b082      	sub	sp, #8
 8003dd0:	af00      	add	r7, sp, #0
 8003dd2:	4603      	mov	r3, r0
 8003dd4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003dd6:	4b08      	ldr	r3, [pc, #32]	@ (8003df8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003dd8:	695a      	ldr	r2, [r3, #20]
 8003dda:	88fb      	ldrh	r3, [r7, #6]
 8003ddc:	4013      	ands	r3, r2
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d006      	beq.n	8003df0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003de2:	4a05      	ldr	r2, [pc, #20]	@ (8003df8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003de4:	88fb      	ldrh	r3, [r7, #6]
 8003de6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003de8:	88fb      	ldrh	r3, [r7, #6]
 8003dea:	4618      	mov	r0, r3
 8003dec:	f7ff f9c6 	bl	800317c <HAL_GPIO_EXTI_Callback>
  }
}
 8003df0:	bf00      	nop
 8003df2:	3708      	adds	r7, #8
 8003df4:	46bd      	mov	sp, r7
 8003df6:	bd80      	pop	{r7, pc}
 8003df8:	40013c00 	.word	0x40013c00

08003dfc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003dfc:	b580      	push	{r7, lr}
 8003dfe:	b084      	sub	sp, #16
 8003e00:	af00      	add	r7, sp, #0
 8003e02:	6078      	str	r0, [r7, #4]
 8003e04:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d101      	bne.n	8003e10 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003e0c:	2301      	movs	r3, #1
 8003e0e:	e0cc      	b.n	8003faa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003e10:	4b68      	ldr	r3, [pc, #416]	@ (8003fb4 <HAL_RCC_ClockConfig+0x1b8>)
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	f003 030f 	and.w	r3, r3, #15
 8003e18:	683a      	ldr	r2, [r7, #0]
 8003e1a:	429a      	cmp	r2, r3
 8003e1c:	d90c      	bls.n	8003e38 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e1e:	4b65      	ldr	r3, [pc, #404]	@ (8003fb4 <HAL_RCC_ClockConfig+0x1b8>)
 8003e20:	683a      	ldr	r2, [r7, #0]
 8003e22:	b2d2      	uxtb	r2, r2
 8003e24:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e26:	4b63      	ldr	r3, [pc, #396]	@ (8003fb4 <HAL_RCC_ClockConfig+0x1b8>)
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	f003 030f 	and.w	r3, r3, #15
 8003e2e:	683a      	ldr	r2, [r7, #0]
 8003e30:	429a      	cmp	r2, r3
 8003e32:	d001      	beq.n	8003e38 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003e34:	2301      	movs	r3, #1
 8003e36:	e0b8      	b.n	8003faa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	f003 0302 	and.w	r3, r3, #2
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d020      	beq.n	8003e86 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	f003 0304 	and.w	r3, r3, #4
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d005      	beq.n	8003e5c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003e50:	4b59      	ldr	r3, [pc, #356]	@ (8003fb8 <HAL_RCC_ClockConfig+0x1bc>)
 8003e52:	689b      	ldr	r3, [r3, #8]
 8003e54:	4a58      	ldr	r2, [pc, #352]	@ (8003fb8 <HAL_RCC_ClockConfig+0x1bc>)
 8003e56:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003e5a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	f003 0308 	and.w	r3, r3, #8
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d005      	beq.n	8003e74 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003e68:	4b53      	ldr	r3, [pc, #332]	@ (8003fb8 <HAL_RCC_ClockConfig+0x1bc>)
 8003e6a:	689b      	ldr	r3, [r3, #8]
 8003e6c:	4a52      	ldr	r2, [pc, #328]	@ (8003fb8 <HAL_RCC_ClockConfig+0x1bc>)
 8003e6e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003e72:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003e74:	4b50      	ldr	r3, [pc, #320]	@ (8003fb8 <HAL_RCC_ClockConfig+0x1bc>)
 8003e76:	689b      	ldr	r3, [r3, #8]
 8003e78:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	689b      	ldr	r3, [r3, #8]
 8003e80:	494d      	ldr	r1, [pc, #308]	@ (8003fb8 <HAL_RCC_ClockConfig+0x1bc>)
 8003e82:	4313      	orrs	r3, r2
 8003e84:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	f003 0301 	and.w	r3, r3, #1
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d044      	beq.n	8003f1c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	685b      	ldr	r3, [r3, #4]
 8003e96:	2b01      	cmp	r3, #1
 8003e98:	d107      	bne.n	8003eaa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e9a:	4b47      	ldr	r3, [pc, #284]	@ (8003fb8 <HAL_RCC_ClockConfig+0x1bc>)
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d119      	bne.n	8003eda <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ea6:	2301      	movs	r3, #1
 8003ea8:	e07f      	b.n	8003faa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	685b      	ldr	r3, [r3, #4]
 8003eae:	2b02      	cmp	r3, #2
 8003eb0:	d003      	beq.n	8003eba <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003eb6:	2b03      	cmp	r3, #3
 8003eb8:	d107      	bne.n	8003eca <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003eba:	4b3f      	ldr	r3, [pc, #252]	@ (8003fb8 <HAL_RCC_ClockConfig+0x1bc>)
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d109      	bne.n	8003eda <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ec6:	2301      	movs	r3, #1
 8003ec8:	e06f      	b.n	8003faa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003eca:	4b3b      	ldr	r3, [pc, #236]	@ (8003fb8 <HAL_RCC_ClockConfig+0x1bc>)
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	f003 0302 	and.w	r3, r3, #2
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d101      	bne.n	8003eda <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ed6:	2301      	movs	r3, #1
 8003ed8:	e067      	b.n	8003faa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003eda:	4b37      	ldr	r3, [pc, #220]	@ (8003fb8 <HAL_RCC_ClockConfig+0x1bc>)
 8003edc:	689b      	ldr	r3, [r3, #8]
 8003ede:	f023 0203 	bic.w	r2, r3, #3
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	685b      	ldr	r3, [r3, #4]
 8003ee6:	4934      	ldr	r1, [pc, #208]	@ (8003fb8 <HAL_RCC_ClockConfig+0x1bc>)
 8003ee8:	4313      	orrs	r3, r2
 8003eea:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003eec:	f7ff fc4c 	bl	8003788 <HAL_GetTick>
 8003ef0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ef2:	e00a      	b.n	8003f0a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ef4:	f7ff fc48 	bl	8003788 <HAL_GetTick>
 8003ef8:	4602      	mov	r2, r0
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	1ad3      	subs	r3, r2, r3
 8003efe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f02:	4293      	cmp	r3, r2
 8003f04:	d901      	bls.n	8003f0a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003f06:	2303      	movs	r3, #3
 8003f08:	e04f      	b.n	8003faa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f0a:	4b2b      	ldr	r3, [pc, #172]	@ (8003fb8 <HAL_RCC_ClockConfig+0x1bc>)
 8003f0c:	689b      	ldr	r3, [r3, #8]
 8003f0e:	f003 020c 	and.w	r2, r3, #12
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	685b      	ldr	r3, [r3, #4]
 8003f16:	009b      	lsls	r3, r3, #2
 8003f18:	429a      	cmp	r2, r3
 8003f1a:	d1eb      	bne.n	8003ef4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003f1c:	4b25      	ldr	r3, [pc, #148]	@ (8003fb4 <HAL_RCC_ClockConfig+0x1b8>)
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	f003 030f 	and.w	r3, r3, #15
 8003f24:	683a      	ldr	r2, [r7, #0]
 8003f26:	429a      	cmp	r2, r3
 8003f28:	d20c      	bcs.n	8003f44 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f2a:	4b22      	ldr	r3, [pc, #136]	@ (8003fb4 <HAL_RCC_ClockConfig+0x1b8>)
 8003f2c:	683a      	ldr	r2, [r7, #0]
 8003f2e:	b2d2      	uxtb	r2, r2
 8003f30:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f32:	4b20      	ldr	r3, [pc, #128]	@ (8003fb4 <HAL_RCC_ClockConfig+0x1b8>)
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	f003 030f 	and.w	r3, r3, #15
 8003f3a:	683a      	ldr	r2, [r7, #0]
 8003f3c:	429a      	cmp	r2, r3
 8003f3e:	d001      	beq.n	8003f44 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003f40:	2301      	movs	r3, #1
 8003f42:	e032      	b.n	8003faa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f003 0304 	and.w	r3, r3, #4
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d008      	beq.n	8003f62 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003f50:	4b19      	ldr	r3, [pc, #100]	@ (8003fb8 <HAL_RCC_ClockConfig+0x1bc>)
 8003f52:	689b      	ldr	r3, [r3, #8]
 8003f54:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	68db      	ldr	r3, [r3, #12]
 8003f5c:	4916      	ldr	r1, [pc, #88]	@ (8003fb8 <HAL_RCC_ClockConfig+0x1bc>)
 8003f5e:	4313      	orrs	r3, r2
 8003f60:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	f003 0308 	and.w	r3, r3, #8
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d009      	beq.n	8003f82 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003f6e:	4b12      	ldr	r3, [pc, #72]	@ (8003fb8 <HAL_RCC_ClockConfig+0x1bc>)
 8003f70:	689b      	ldr	r3, [r3, #8]
 8003f72:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	691b      	ldr	r3, [r3, #16]
 8003f7a:	00db      	lsls	r3, r3, #3
 8003f7c:	490e      	ldr	r1, [pc, #56]	@ (8003fb8 <HAL_RCC_ClockConfig+0x1bc>)
 8003f7e:	4313      	orrs	r3, r2
 8003f80:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003f82:	f000 f855 	bl	8004030 <HAL_RCC_GetSysClockFreq>
 8003f86:	4602      	mov	r2, r0
 8003f88:	4b0b      	ldr	r3, [pc, #44]	@ (8003fb8 <HAL_RCC_ClockConfig+0x1bc>)
 8003f8a:	689b      	ldr	r3, [r3, #8]
 8003f8c:	091b      	lsrs	r3, r3, #4
 8003f8e:	f003 030f 	and.w	r3, r3, #15
 8003f92:	490a      	ldr	r1, [pc, #40]	@ (8003fbc <HAL_RCC_ClockConfig+0x1c0>)
 8003f94:	5ccb      	ldrb	r3, [r1, r3]
 8003f96:	fa22 f303 	lsr.w	r3, r2, r3
 8003f9a:	4a09      	ldr	r2, [pc, #36]	@ (8003fc0 <HAL_RCC_ClockConfig+0x1c4>)
 8003f9c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003f9e:	4b09      	ldr	r3, [pc, #36]	@ (8003fc4 <HAL_RCC_ClockConfig+0x1c8>)
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	4618      	mov	r0, r3
 8003fa4:	f7ff fbac 	bl	8003700 <HAL_InitTick>

  return HAL_OK;
 8003fa8:	2300      	movs	r3, #0
}
 8003faa:	4618      	mov	r0, r3
 8003fac:	3710      	adds	r7, #16
 8003fae:	46bd      	mov	sp, r7
 8003fb0:	bd80      	pop	{r7, pc}
 8003fb2:	bf00      	nop
 8003fb4:	40023c00 	.word	0x40023c00
 8003fb8:	40023800 	.word	0x40023800
 8003fbc:	0800a3d0 	.word	0x0800a3d0
 8003fc0:	20000070 	.word	0x20000070
 8003fc4:	20000074 	.word	0x20000074

08003fc8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003fc8:	b480      	push	{r7}
 8003fca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003fcc:	4b03      	ldr	r3, [pc, #12]	@ (8003fdc <HAL_RCC_GetHCLKFreq+0x14>)
 8003fce:	681b      	ldr	r3, [r3, #0]
}
 8003fd0:	4618      	mov	r0, r3
 8003fd2:	46bd      	mov	sp, r7
 8003fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd8:	4770      	bx	lr
 8003fda:	bf00      	nop
 8003fdc:	20000070 	.word	0x20000070

08003fe0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003fe0:	b580      	push	{r7, lr}
 8003fe2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003fe4:	f7ff fff0 	bl	8003fc8 <HAL_RCC_GetHCLKFreq>
 8003fe8:	4602      	mov	r2, r0
 8003fea:	4b05      	ldr	r3, [pc, #20]	@ (8004000 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003fec:	689b      	ldr	r3, [r3, #8]
 8003fee:	0a9b      	lsrs	r3, r3, #10
 8003ff0:	f003 0307 	and.w	r3, r3, #7
 8003ff4:	4903      	ldr	r1, [pc, #12]	@ (8004004 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003ff6:	5ccb      	ldrb	r3, [r1, r3]
 8003ff8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003ffc:	4618      	mov	r0, r3
 8003ffe:	bd80      	pop	{r7, pc}
 8004000:	40023800 	.word	0x40023800
 8004004:	0800a3e0 	.word	0x0800a3e0

08004008 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004008:	b580      	push	{r7, lr}
 800400a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800400c:	f7ff ffdc 	bl	8003fc8 <HAL_RCC_GetHCLKFreq>
 8004010:	4602      	mov	r2, r0
 8004012:	4b05      	ldr	r3, [pc, #20]	@ (8004028 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004014:	689b      	ldr	r3, [r3, #8]
 8004016:	0b5b      	lsrs	r3, r3, #13
 8004018:	f003 0307 	and.w	r3, r3, #7
 800401c:	4903      	ldr	r1, [pc, #12]	@ (800402c <HAL_RCC_GetPCLK2Freq+0x24>)
 800401e:	5ccb      	ldrb	r3, [r1, r3]
 8004020:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004024:	4618      	mov	r0, r3
 8004026:	bd80      	pop	{r7, pc}
 8004028:	40023800 	.word	0x40023800
 800402c:	0800a3e0 	.word	0x0800a3e0

08004030 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004030:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004034:	b0ae      	sub	sp, #184	@ 0xb8
 8004036:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004038:	2300      	movs	r3, #0
 800403a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 800403e:	2300      	movs	r3, #0
 8004040:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8004044:	2300      	movs	r3, #0
 8004046:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 800404a:	2300      	movs	r3, #0
 800404c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8004050:	2300      	movs	r3, #0
 8004052:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004056:	4bcb      	ldr	r3, [pc, #812]	@ (8004384 <HAL_RCC_GetSysClockFreq+0x354>)
 8004058:	689b      	ldr	r3, [r3, #8]
 800405a:	f003 030c 	and.w	r3, r3, #12
 800405e:	2b0c      	cmp	r3, #12
 8004060:	f200 8206 	bhi.w	8004470 <HAL_RCC_GetSysClockFreq+0x440>
 8004064:	a201      	add	r2, pc, #4	@ (adr r2, 800406c <HAL_RCC_GetSysClockFreq+0x3c>)
 8004066:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800406a:	bf00      	nop
 800406c:	080040a1 	.word	0x080040a1
 8004070:	08004471 	.word	0x08004471
 8004074:	08004471 	.word	0x08004471
 8004078:	08004471 	.word	0x08004471
 800407c:	080040a9 	.word	0x080040a9
 8004080:	08004471 	.word	0x08004471
 8004084:	08004471 	.word	0x08004471
 8004088:	08004471 	.word	0x08004471
 800408c:	080040b1 	.word	0x080040b1
 8004090:	08004471 	.word	0x08004471
 8004094:	08004471 	.word	0x08004471
 8004098:	08004471 	.word	0x08004471
 800409c:	080042a1 	.word	0x080042a1
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80040a0:	4bb9      	ldr	r3, [pc, #740]	@ (8004388 <HAL_RCC_GetSysClockFreq+0x358>)
 80040a2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80040a6:	e1e7      	b.n	8004478 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80040a8:	4bb8      	ldr	r3, [pc, #736]	@ (800438c <HAL_RCC_GetSysClockFreq+0x35c>)
 80040aa:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80040ae:	e1e3      	b.n	8004478 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80040b0:	4bb4      	ldr	r3, [pc, #720]	@ (8004384 <HAL_RCC_GetSysClockFreq+0x354>)
 80040b2:	685b      	ldr	r3, [r3, #4]
 80040b4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80040b8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80040bc:	4bb1      	ldr	r3, [pc, #708]	@ (8004384 <HAL_RCC_GetSysClockFreq+0x354>)
 80040be:	685b      	ldr	r3, [r3, #4]
 80040c0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d071      	beq.n	80041ac <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
    	  pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80040c8:	4bae      	ldr	r3, [pc, #696]	@ (8004384 <HAL_RCC_GetSysClockFreq+0x354>)
 80040ca:	685b      	ldr	r3, [r3, #4]
 80040cc:	099b      	lsrs	r3, r3, #6
 80040ce:	2200      	movs	r2, #0
 80040d0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80040d4:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 80040d8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80040dc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80040e0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80040e4:	2300      	movs	r3, #0
 80040e6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80040ea:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80040ee:	4622      	mov	r2, r4
 80040f0:	462b      	mov	r3, r5
 80040f2:	f04f 0000 	mov.w	r0, #0
 80040f6:	f04f 0100 	mov.w	r1, #0
 80040fa:	0159      	lsls	r1, r3, #5
 80040fc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004100:	0150      	lsls	r0, r2, #5
 8004102:	4602      	mov	r2, r0
 8004104:	460b      	mov	r3, r1
 8004106:	4621      	mov	r1, r4
 8004108:	1a51      	subs	r1, r2, r1
 800410a:	6439      	str	r1, [r7, #64]	@ 0x40
 800410c:	4629      	mov	r1, r5
 800410e:	eb63 0301 	sbc.w	r3, r3, r1
 8004112:	647b      	str	r3, [r7, #68]	@ 0x44
 8004114:	f04f 0200 	mov.w	r2, #0
 8004118:	f04f 0300 	mov.w	r3, #0
 800411c:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8004120:	4649      	mov	r1, r9
 8004122:	018b      	lsls	r3, r1, #6
 8004124:	4641      	mov	r1, r8
 8004126:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800412a:	4641      	mov	r1, r8
 800412c:	018a      	lsls	r2, r1, #6
 800412e:	4641      	mov	r1, r8
 8004130:	1a51      	subs	r1, r2, r1
 8004132:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004134:	4649      	mov	r1, r9
 8004136:	eb63 0301 	sbc.w	r3, r3, r1
 800413a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800413c:	f04f 0200 	mov.w	r2, #0
 8004140:	f04f 0300 	mov.w	r3, #0
 8004144:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8004148:	4649      	mov	r1, r9
 800414a:	00cb      	lsls	r3, r1, #3
 800414c:	4641      	mov	r1, r8
 800414e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004152:	4641      	mov	r1, r8
 8004154:	00ca      	lsls	r2, r1, #3
 8004156:	4610      	mov	r0, r2
 8004158:	4619      	mov	r1, r3
 800415a:	4603      	mov	r3, r0
 800415c:	4622      	mov	r2, r4
 800415e:	189b      	adds	r3, r3, r2
 8004160:	633b      	str	r3, [r7, #48]	@ 0x30
 8004162:	462b      	mov	r3, r5
 8004164:	460a      	mov	r2, r1
 8004166:	eb42 0303 	adc.w	r3, r2, r3
 800416a:	637b      	str	r3, [r7, #52]	@ 0x34
 800416c:	f04f 0200 	mov.w	r2, #0
 8004170:	f04f 0300 	mov.w	r3, #0
 8004174:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004178:	4629      	mov	r1, r5
 800417a:	024b      	lsls	r3, r1, #9
 800417c:	4621      	mov	r1, r4
 800417e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004182:	4621      	mov	r1, r4
 8004184:	024a      	lsls	r2, r1, #9
 8004186:	4610      	mov	r0, r2
 8004188:	4619      	mov	r1, r3
 800418a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800418e:	2200      	movs	r2, #0
 8004190:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004194:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004198:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 800419c:	f7fc fd94 	bl	8000cc8 <__aeabi_uldivmod>
 80041a0:	4602      	mov	r2, r0
 80041a2:	460b      	mov	r3, r1
 80041a4:	4613      	mov	r3, r2
 80041a6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80041aa:	e067      	b.n	800427c <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80041ac:	4b75      	ldr	r3, [pc, #468]	@ (8004384 <HAL_RCC_GetSysClockFreq+0x354>)
 80041ae:	685b      	ldr	r3, [r3, #4]
 80041b0:	099b      	lsrs	r3, r3, #6
 80041b2:	2200      	movs	r2, #0
 80041b4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80041b8:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 80041bc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80041c0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80041c4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80041c6:	2300      	movs	r3, #0
 80041c8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80041ca:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 80041ce:	4622      	mov	r2, r4
 80041d0:	462b      	mov	r3, r5
 80041d2:	f04f 0000 	mov.w	r0, #0
 80041d6:	f04f 0100 	mov.w	r1, #0
 80041da:	0159      	lsls	r1, r3, #5
 80041dc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80041e0:	0150      	lsls	r0, r2, #5
 80041e2:	4602      	mov	r2, r0
 80041e4:	460b      	mov	r3, r1
 80041e6:	4621      	mov	r1, r4
 80041e8:	1a51      	subs	r1, r2, r1
 80041ea:	62b9      	str	r1, [r7, #40]	@ 0x28
 80041ec:	4629      	mov	r1, r5
 80041ee:	eb63 0301 	sbc.w	r3, r3, r1
 80041f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80041f4:	f04f 0200 	mov.w	r2, #0
 80041f8:	f04f 0300 	mov.w	r3, #0
 80041fc:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8004200:	4649      	mov	r1, r9
 8004202:	018b      	lsls	r3, r1, #6
 8004204:	4641      	mov	r1, r8
 8004206:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800420a:	4641      	mov	r1, r8
 800420c:	018a      	lsls	r2, r1, #6
 800420e:	4641      	mov	r1, r8
 8004210:	ebb2 0a01 	subs.w	sl, r2, r1
 8004214:	4649      	mov	r1, r9
 8004216:	eb63 0b01 	sbc.w	fp, r3, r1
 800421a:	f04f 0200 	mov.w	r2, #0
 800421e:	f04f 0300 	mov.w	r3, #0
 8004222:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004226:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800422a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800422e:	4692      	mov	sl, r2
 8004230:	469b      	mov	fp, r3
 8004232:	4623      	mov	r3, r4
 8004234:	eb1a 0303 	adds.w	r3, sl, r3
 8004238:	623b      	str	r3, [r7, #32]
 800423a:	462b      	mov	r3, r5
 800423c:	eb4b 0303 	adc.w	r3, fp, r3
 8004240:	627b      	str	r3, [r7, #36]	@ 0x24
 8004242:	f04f 0200 	mov.w	r2, #0
 8004246:	f04f 0300 	mov.w	r3, #0
 800424a:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800424e:	4629      	mov	r1, r5
 8004250:	028b      	lsls	r3, r1, #10
 8004252:	4621      	mov	r1, r4
 8004254:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004258:	4621      	mov	r1, r4
 800425a:	028a      	lsls	r2, r1, #10
 800425c:	4610      	mov	r0, r2
 800425e:	4619      	mov	r1, r3
 8004260:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004264:	2200      	movs	r2, #0
 8004266:	673b      	str	r3, [r7, #112]	@ 0x70
 8004268:	677a      	str	r2, [r7, #116]	@ 0x74
 800426a:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 800426e:	f7fc fd2b 	bl	8000cc8 <__aeabi_uldivmod>
 8004272:	4602      	mov	r2, r0
 8004274:	460b      	mov	r3, r1
 8004276:	4613      	mov	r3, r2
 8004278:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800427c:	4b41      	ldr	r3, [pc, #260]	@ (8004384 <HAL_RCC_GetSysClockFreq+0x354>)
 800427e:	685b      	ldr	r3, [r3, #4]
 8004280:	0c1b      	lsrs	r3, r3, #16
 8004282:	f003 0303 	and.w	r3, r3, #3
 8004286:	3301      	adds	r3, #1
 8004288:	005b      	lsls	r3, r3, #1
 800428a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 800428e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004292:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004296:	fbb2 f3f3 	udiv	r3, r2, r3
 800429a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800429e:	e0eb      	b.n	8004478 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80042a0:	4b38      	ldr	r3, [pc, #224]	@ (8004384 <HAL_RCC_GetSysClockFreq+0x354>)
 80042a2:	685b      	ldr	r3, [r3, #4]
 80042a4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80042a8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80042ac:	4b35      	ldr	r3, [pc, #212]	@ (8004384 <HAL_RCC_GetSysClockFreq+0x354>)
 80042ae:	685b      	ldr	r3, [r3, #4]
 80042b0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d06b      	beq.n	8004390 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80042b8:	4b32      	ldr	r3, [pc, #200]	@ (8004384 <HAL_RCC_GetSysClockFreq+0x354>)
 80042ba:	685b      	ldr	r3, [r3, #4]
 80042bc:	099b      	lsrs	r3, r3, #6
 80042be:	2200      	movs	r2, #0
 80042c0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80042c2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80042c4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80042c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80042ca:	663b      	str	r3, [r7, #96]	@ 0x60
 80042cc:	2300      	movs	r3, #0
 80042ce:	667b      	str	r3, [r7, #100]	@ 0x64
 80042d0:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80042d4:	4622      	mov	r2, r4
 80042d6:	462b      	mov	r3, r5
 80042d8:	f04f 0000 	mov.w	r0, #0
 80042dc:	f04f 0100 	mov.w	r1, #0
 80042e0:	0159      	lsls	r1, r3, #5
 80042e2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80042e6:	0150      	lsls	r0, r2, #5
 80042e8:	4602      	mov	r2, r0
 80042ea:	460b      	mov	r3, r1
 80042ec:	4621      	mov	r1, r4
 80042ee:	1a51      	subs	r1, r2, r1
 80042f0:	61b9      	str	r1, [r7, #24]
 80042f2:	4629      	mov	r1, r5
 80042f4:	eb63 0301 	sbc.w	r3, r3, r1
 80042f8:	61fb      	str	r3, [r7, #28]
 80042fa:	f04f 0200 	mov.w	r2, #0
 80042fe:	f04f 0300 	mov.w	r3, #0
 8004302:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8004306:	4659      	mov	r1, fp
 8004308:	018b      	lsls	r3, r1, #6
 800430a:	4651      	mov	r1, sl
 800430c:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004310:	4651      	mov	r1, sl
 8004312:	018a      	lsls	r2, r1, #6
 8004314:	4651      	mov	r1, sl
 8004316:	ebb2 0801 	subs.w	r8, r2, r1
 800431a:	4659      	mov	r1, fp
 800431c:	eb63 0901 	sbc.w	r9, r3, r1
 8004320:	f04f 0200 	mov.w	r2, #0
 8004324:	f04f 0300 	mov.w	r3, #0
 8004328:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800432c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004330:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004334:	4690      	mov	r8, r2
 8004336:	4699      	mov	r9, r3
 8004338:	4623      	mov	r3, r4
 800433a:	eb18 0303 	adds.w	r3, r8, r3
 800433e:	613b      	str	r3, [r7, #16]
 8004340:	462b      	mov	r3, r5
 8004342:	eb49 0303 	adc.w	r3, r9, r3
 8004346:	617b      	str	r3, [r7, #20]
 8004348:	f04f 0200 	mov.w	r2, #0
 800434c:	f04f 0300 	mov.w	r3, #0
 8004350:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8004354:	4629      	mov	r1, r5
 8004356:	024b      	lsls	r3, r1, #9
 8004358:	4621      	mov	r1, r4
 800435a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800435e:	4621      	mov	r1, r4
 8004360:	024a      	lsls	r2, r1, #9
 8004362:	4610      	mov	r0, r2
 8004364:	4619      	mov	r1, r3
 8004366:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800436a:	2200      	movs	r2, #0
 800436c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800436e:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8004370:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004374:	f7fc fca8 	bl	8000cc8 <__aeabi_uldivmod>
 8004378:	4602      	mov	r2, r0
 800437a:	460b      	mov	r3, r1
 800437c:	4613      	mov	r3, r2
 800437e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004382:	e065      	b.n	8004450 <HAL_RCC_GetSysClockFreq+0x420>
 8004384:	40023800 	.word	0x40023800
 8004388:	00f42400 	.word	0x00f42400
 800438c:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004390:	4b3d      	ldr	r3, [pc, #244]	@ (8004488 <HAL_RCC_GetSysClockFreq+0x458>)
 8004392:	685b      	ldr	r3, [r3, #4]
 8004394:	099b      	lsrs	r3, r3, #6
 8004396:	2200      	movs	r2, #0
 8004398:	4618      	mov	r0, r3
 800439a:	4611      	mov	r1, r2
 800439c:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80043a0:	653b      	str	r3, [r7, #80]	@ 0x50
 80043a2:	2300      	movs	r3, #0
 80043a4:	657b      	str	r3, [r7, #84]	@ 0x54
 80043a6:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 80043aa:	4642      	mov	r2, r8
 80043ac:	464b      	mov	r3, r9
 80043ae:	f04f 0000 	mov.w	r0, #0
 80043b2:	f04f 0100 	mov.w	r1, #0
 80043b6:	0159      	lsls	r1, r3, #5
 80043b8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80043bc:	0150      	lsls	r0, r2, #5
 80043be:	4602      	mov	r2, r0
 80043c0:	460b      	mov	r3, r1
 80043c2:	4641      	mov	r1, r8
 80043c4:	1a51      	subs	r1, r2, r1
 80043c6:	60b9      	str	r1, [r7, #8]
 80043c8:	4649      	mov	r1, r9
 80043ca:	eb63 0301 	sbc.w	r3, r3, r1
 80043ce:	60fb      	str	r3, [r7, #12]
 80043d0:	f04f 0200 	mov.w	r2, #0
 80043d4:	f04f 0300 	mov.w	r3, #0
 80043d8:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80043dc:	4659      	mov	r1, fp
 80043de:	018b      	lsls	r3, r1, #6
 80043e0:	4651      	mov	r1, sl
 80043e2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80043e6:	4651      	mov	r1, sl
 80043e8:	018a      	lsls	r2, r1, #6
 80043ea:	4651      	mov	r1, sl
 80043ec:	1a54      	subs	r4, r2, r1
 80043ee:	4659      	mov	r1, fp
 80043f0:	eb63 0501 	sbc.w	r5, r3, r1
 80043f4:	f04f 0200 	mov.w	r2, #0
 80043f8:	f04f 0300 	mov.w	r3, #0
 80043fc:	00eb      	lsls	r3, r5, #3
 80043fe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004402:	00e2      	lsls	r2, r4, #3
 8004404:	4614      	mov	r4, r2
 8004406:	461d      	mov	r5, r3
 8004408:	4643      	mov	r3, r8
 800440a:	18e3      	adds	r3, r4, r3
 800440c:	603b      	str	r3, [r7, #0]
 800440e:	464b      	mov	r3, r9
 8004410:	eb45 0303 	adc.w	r3, r5, r3
 8004414:	607b      	str	r3, [r7, #4]
 8004416:	f04f 0200 	mov.w	r2, #0
 800441a:	f04f 0300 	mov.w	r3, #0
 800441e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004422:	4629      	mov	r1, r5
 8004424:	028b      	lsls	r3, r1, #10
 8004426:	4621      	mov	r1, r4
 8004428:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800442c:	4621      	mov	r1, r4
 800442e:	028a      	lsls	r2, r1, #10
 8004430:	4610      	mov	r0, r2
 8004432:	4619      	mov	r1, r3
 8004434:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004438:	2200      	movs	r2, #0
 800443a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800443c:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800443e:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004442:	f7fc fc41 	bl	8000cc8 <__aeabi_uldivmod>
 8004446:	4602      	mov	r2, r0
 8004448:	460b      	mov	r3, r1
 800444a:	4613      	mov	r3, r2
 800444c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8004450:	4b0d      	ldr	r3, [pc, #52]	@ (8004488 <HAL_RCC_GetSysClockFreq+0x458>)
 8004452:	685b      	ldr	r3, [r3, #4]
 8004454:	0f1b      	lsrs	r3, r3, #28
 8004456:	f003 0307 	and.w	r3, r3, #7
 800445a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 800445e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004462:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004466:	fbb2 f3f3 	udiv	r3, r2, r3
 800446a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800446e:	e003      	b.n	8004478 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004470:	4b06      	ldr	r3, [pc, #24]	@ (800448c <HAL_RCC_GetSysClockFreq+0x45c>)
 8004472:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004476:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004478:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 800447c:	4618      	mov	r0, r3
 800447e:	37b8      	adds	r7, #184	@ 0xb8
 8004480:	46bd      	mov	sp, r7
 8004482:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004486:	bf00      	nop
 8004488:	40023800 	.word	0x40023800
 800448c:	00f42400 	.word	0x00f42400

08004490 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004490:	b580      	push	{r7, lr}
 8004492:	b086      	sub	sp, #24
 8004494:	af00      	add	r7, sp, #0
 8004496:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	2b00      	cmp	r3, #0
 800449c:	d101      	bne.n	80044a2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800449e:	2301      	movs	r3, #1
 80044a0:	e28d      	b.n	80049be <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	f003 0301 	and.w	r3, r3, #1
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	f000 8083 	beq.w	80045b6 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80044b0:	4b94      	ldr	r3, [pc, #592]	@ (8004704 <HAL_RCC_OscConfig+0x274>)
 80044b2:	689b      	ldr	r3, [r3, #8]
 80044b4:	f003 030c 	and.w	r3, r3, #12
 80044b8:	2b04      	cmp	r3, #4
 80044ba:	d019      	beq.n	80044f0 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80044bc:	4b91      	ldr	r3, [pc, #580]	@ (8004704 <HAL_RCC_OscConfig+0x274>)
 80044be:	689b      	ldr	r3, [r3, #8]
 80044c0:	f003 030c 	and.w	r3, r3, #12
        || \
 80044c4:	2b08      	cmp	r3, #8
 80044c6:	d106      	bne.n	80044d6 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80044c8:	4b8e      	ldr	r3, [pc, #568]	@ (8004704 <HAL_RCC_OscConfig+0x274>)
 80044ca:	685b      	ldr	r3, [r3, #4]
 80044cc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80044d0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80044d4:	d00c      	beq.n	80044f0 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80044d6:	4b8b      	ldr	r3, [pc, #556]	@ (8004704 <HAL_RCC_OscConfig+0x274>)
 80044d8:	689b      	ldr	r3, [r3, #8]
 80044da:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80044de:	2b0c      	cmp	r3, #12
 80044e0:	d112      	bne.n	8004508 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80044e2:	4b88      	ldr	r3, [pc, #544]	@ (8004704 <HAL_RCC_OscConfig+0x274>)
 80044e4:	685b      	ldr	r3, [r3, #4]
 80044e6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80044ea:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80044ee:	d10b      	bne.n	8004508 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80044f0:	4b84      	ldr	r3, [pc, #528]	@ (8004704 <HAL_RCC_OscConfig+0x274>)
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d05b      	beq.n	80045b4 <HAL_RCC_OscConfig+0x124>
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	685b      	ldr	r3, [r3, #4]
 8004500:	2b00      	cmp	r3, #0
 8004502:	d157      	bne.n	80045b4 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8004504:	2301      	movs	r3, #1
 8004506:	e25a      	b.n	80049be <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	685b      	ldr	r3, [r3, #4]
 800450c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004510:	d106      	bne.n	8004520 <HAL_RCC_OscConfig+0x90>
 8004512:	4b7c      	ldr	r3, [pc, #496]	@ (8004704 <HAL_RCC_OscConfig+0x274>)
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	4a7b      	ldr	r2, [pc, #492]	@ (8004704 <HAL_RCC_OscConfig+0x274>)
 8004518:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800451c:	6013      	str	r3, [r2, #0]
 800451e:	e01d      	b.n	800455c <HAL_RCC_OscConfig+0xcc>
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	685b      	ldr	r3, [r3, #4]
 8004524:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004528:	d10c      	bne.n	8004544 <HAL_RCC_OscConfig+0xb4>
 800452a:	4b76      	ldr	r3, [pc, #472]	@ (8004704 <HAL_RCC_OscConfig+0x274>)
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	4a75      	ldr	r2, [pc, #468]	@ (8004704 <HAL_RCC_OscConfig+0x274>)
 8004530:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004534:	6013      	str	r3, [r2, #0]
 8004536:	4b73      	ldr	r3, [pc, #460]	@ (8004704 <HAL_RCC_OscConfig+0x274>)
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	4a72      	ldr	r2, [pc, #456]	@ (8004704 <HAL_RCC_OscConfig+0x274>)
 800453c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004540:	6013      	str	r3, [r2, #0]
 8004542:	e00b      	b.n	800455c <HAL_RCC_OscConfig+0xcc>
 8004544:	4b6f      	ldr	r3, [pc, #444]	@ (8004704 <HAL_RCC_OscConfig+0x274>)
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	4a6e      	ldr	r2, [pc, #440]	@ (8004704 <HAL_RCC_OscConfig+0x274>)
 800454a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800454e:	6013      	str	r3, [r2, #0]
 8004550:	4b6c      	ldr	r3, [pc, #432]	@ (8004704 <HAL_RCC_OscConfig+0x274>)
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	4a6b      	ldr	r2, [pc, #428]	@ (8004704 <HAL_RCC_OscConfig+0x274>)
 8004556:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800455a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	685b      	ldr	r3, [r3, #4]
 8004560:	2b00      	cmp	r3, #0
 8004562:	d013      	beq.n	800458c <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004564:	f7ff f910 	bl	8003788 <HAL_GetTick>
 8004568:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800456a:	e008      	b.n	800457e <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800456c:	f7ff f90c 	bl	8003788 <HAL_GetTick>
 8004570:	4602      	mov	r2, r0
 8004572:	693b      	ldr	r3, [r7, #16]
 8004574:	1ad3      	subs	r3, r2, r3
 8004576:	2b64      	cmp	r3, #100	@ 0x64
 8004578:	d901      	bls.n	800457e <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800457a:	2303      	movs	r3, #3
 800457c:	e21f      	b.n	80049be <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800457e:	4b61      	ldr	r3, [pc, #388]	@ (8004704 <HAL_RCC_OscConfig+0x274>)
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004586:	2b00      	cmp	r3, #0
 8004588:	d0f0      	beq.n	800456c <HAL_RCC_OscConfig+0xdc>
 800458a:	e014      	b.n	80045b6 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800458c:	f7ff f8fc 	bl	8003788 <HAL_GetTick>
 8004590:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004592:	e008      	b.n	80045a6 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004594:	f7ff f8f8 	bl	8003788 <HAL_GetTick>
 8004598:	4602      	mov	r2, r0
 800459a:	693b      	ldr	r3, [r7, #16]
 800459c:	1ad3      	subs	r3, r2, r3
 800459e:	2b64      	cmp	r3, #100	@ 0x64
 80045a0:	d901      	bls.n	80045a6 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80045a2:	2303      	movs	r3, #3
 80045a4:	e20b      	b.n	80049be <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80045a6:	4b57      	ldr	r3, [pc, #348]	@ (8004704 <HAL_RCC_OscConfig+0x274>)
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d1f0      	bne.n	8004594 <HAL_RCC_OscConfig+0x104>
 80045b2:	e000      	b.n	80045b6 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80045b4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f003 0302 	and.w	r3, r3, #2
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d06f      	beq.n	80046a2 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80045c2:	4b50      	ldr	r3, [pc, #320]	@ (8004704 <HAL_RCC_OscConfig+0x274>)
 80045c4:	689b      	ldr	r3, [r3, #8]
 80045c6:	f003 030c 	and.w	r3, r3, #12
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d017      	beq.n	80045fe <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80045ce:	4b4d      	ldr	r3, [pc, #308]	@ (8004704 <HAL_RCC_OscConfig+0x274>)
 80045d0:	689b      	ldr	r3, [r3, #8]
 80045d2:	f003 030c 	and.w	r3, r3, #12
        || \
 80045d6:	2b08      	cmp	r3, #8
 80045d8:	d105      	bne.n	80045e6 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80045da:	4b4a      	ldr	r3, [pc, #296]	@ (8004704 <HAL_RCC_OscConfig+0x274>)
 80045dc:	685b      	ldr	r3, [r3, #4]
 80045de:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d00b      	beq.n	80045fe <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80045e6:	4b47      	ldr	r3, [pc, #284]	@ (8004704 <HAL_RCC_OscConfig+0x274>)
 80045e8:	689b      	ldr	r3, [r3, #8]
 80045ea:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80045ee:	2b0c      	cmp	r3, #12
 80045f0:	d11c      	bne.n	800462c <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80045f2:	4b44      	ldr	r3, [pc, #272]	@ (8004704 <HAL_RCC_OscConfig+0x274>)
 80045f4:	685b      	ldr	r3, [r3, #4]
 80045f6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d116      	bne.n	800462c <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80045fe:	4b41      	ldr	r3, [pc, #260]	@ (8004704 <HAL_RCC_OscConfig+0x274>)
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	f003 0302 	and.w	r3, r3, #2
 8004606:	2b00      	cmp	r3, #0
 8004608:	d005      	beq.n	8004616 <HAL_RCC_OscConfig+0x186>
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	68db      	ldr	r3, [r3, #12]
 800460e:	2b01      	cmp	r3, #1
 8004610:	d001      	beq.n	8004616 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8004612:	2301      	movs	r3, #1
 8004614:	e1d3      	b.n	80049be <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004616:	4b3b      	ldr	r3, [pc, #236]	@ (8004704 <HAL_RCC_OscConfig+0x274>)
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	691b      	ldr	r3, [r3, #16]
 8004622:	00db      	lsls	r3, r3, #3
 8004624:	4937      	ldr	r1, [pc, #220]	@ (8004704 <HAL_RCC_OscConfig+0x274>)
 8004626:	4313      	orrs	r3, r2
 8004628:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800462a:	e03a      	b.n	80046a2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	68db      	ldr	r3, [r3, #12]
 8004630:	2b00      	cmp	r3, #0
 8004632:	d020      	beq.n	8004676 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004634:	4b34      	ldr	r3, [pc, #208]	@ (8004708 <HAL_RCC_OscConfig+0x278>)
 8004636:	2201      	movs	r2, #1
 8004638:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800463a:	f7ff f8a5 	bl	8003788 <HAL_GetTick>
 800463e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004640:	e008      	b.n	8004654 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004642:	f7ff f8a1 	bl	8003788 <HAL_GetTick>
 8004646:	4602      	mov	r2, r0
 8004648:	693b      	ldr	r3, [r7, #16]
 800464a:	1ad3      	subs	r3, r2, r3
 800464c:	2b02      	cmp	r3, #2
 800464e:	d901      	bls.n	8004654 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8004650:	2303      	movs	r3, #3
 8004652:	e1b4      	b.n	80049be <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004654:	4b2b      	ldr	r3, [pc, #172]	@ (8004704 <HAL_RCC_OscConfig+0x274>)
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	f003 0302 	and.w	r3, r3, #2
 800465c:	2b00      	cmp	r3, #0
 800465e:	d0f0      	beq.n	8004642 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004660:	4b28      	ldr	r3, [pc, #160]	@ (8004704 <HAL_RCC_OscConfig+0x274>)
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	691b      	ldr	r3, [r3, #16]
 800466c:	00db      	lsls	r3, r3, #3
 800466e:	4925      	ldr	r1, [pc, #148]	@ (8004704 <HAL_RCC_OscConfig+0x274>)
 8004670:	4313      	orrs	r3, r2
 8004672:	600b      	str	r3, [r1, #0]
 8004674:	e015      	b.n	80046a2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004676:	4b24      	ldr	r3, [pc, #144]	@ (8004708 <HAL_RCC_OscConfig+0x278>)
 8004678:	2200      	movs	r2, #0
 800467a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800467c:	f7ff f884 	bl	8003788 <HAL_GetTick>
 8004680:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004682:	e008      	b.n	8004696 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004684:	f7ff f880 	bl	8003788 <HAL_GetTick>
 8004688:	4602      	mov	r2, r0
 800468a:	693b      	ldr	r3, [r7, #16]
 800468c:	1ad3      	subs	r3, r2, r3
 800468e:	2b02      	cmp	r3, #2
 8004690:	d901      	bls.n	8004696 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004692:	2303      	movs	r3, #3
 8004694:	e193      	b.n	80049be <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004696:	4b1b      	ldr	r3, [pc, #108]	@ (8004704 <HAL_RCC_OscConfig+0x274>)
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	f003 0302 	and.w	r3, r3, #2
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d1f0      	bne.n	8004684 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	f003 0308 	and.w	r3, r3, #8
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d036      	beq.n	800471c <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	695b      	ldr	r3, [r3, #20]
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d016      	beq.n	80046e4 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80046b6:	4b15      	ldr	r3, [pc, #84]	@ (800470c <HAL_RCC_OscConfig+0x27c>)
 80046b8:	2201      	movs	r2, #1
 80046ba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046bc:	f7ff f864 	bl	8003788 <HAL_GetTick>
 80046c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80046c2:	e008      	b.n	80046d6 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80046c4:	f7ff f860 	bl	8003788 <HAL_GetTick>
 80046c8:	4602      	mov	r2, r0
 80046ca:	693b      	ldr	r3, [r7, #16]
 80046cc:	1ad3      	subs	r3, r2, r3
 80046ce:	2b02      	cmp	r3, #2
 80046d0:	d901      	bls.n	80046d6 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80046d2:	2303      	movs	r3, #3
 80046d4:	e173      	b.n	80049be <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80046d6:	4b0b      	ldr	r3, [pc, #44]	@ (8004704 <HAL_RCC_OscConfig+0x274>)
 80046d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80046da:	f003 0302 	and.w	r3, r3, #2
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d0f0      	beq.n	80046c4 <HAL_RCC_OscConfig+0x234>
 80046e2:	e01b      	b.n	800471c <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80046e4:	4b09      	ldr	r3, [pc, #36]	@ (800470c <HAL_RCC_OscConfig+0x27c>)
 80046e6:	2200      	movs	r2, #0
 80046e8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046ea:	f7ff f84d 	bl	8003788 <HAL_GetTick>
 80046ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80046f0:	e00e      	b.n	8004710 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80046f2:	f7ff f849 	bl	8003788 <HAL_GetTick>
 80046f6:	4602      	mov	r2, r0
 80046f8:	693b      	ldr	r3, [r7, #16]
 80046fa:	1ad3      	subs	r3, r2, r3
 80046fc:	2b02      	cmp	r3, #2
 80046fe:	d907      	bls.n	8004710 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8004700:	2303      	movs	r3, #3
 8004702:	e15c      	b.n	80049be <HAL_RCC_OscConfig+0x52e>
 8004704:	40023800 	.word	0x40023800
 8004708:	42470000 	.word	0x42470000
 800470c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004710:	4b8a      	ldr	r3, [pc, #552]	@ (800493c <HAL_RCC_OscConfig+0x4ac>)
 8004712:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004714:	f003 0302 	and.w	r3, r3, #2
 8004718:	2b00      	cmp	r3, #0
 800471a:	d1ea      	bne.n	80046f2 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	f003 0304 	and.w	r3, r3, #4
 8004724:	2b00      	cmp	r3, #0
 8004726:	f000 8097 	beq.w	8004858 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800472a:	2300      	movs	r3, #0
 800472c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800472e:	4b83      	ldr	r3, [pc, #524]	@ (800493c <HAL_RCC_OscConfig+0x4ac>)
 8004730:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004732:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004736:	2b00      	cmp	r3, #0
 8004738:	d10f      	bne.n	800475a <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800473a:	2300      	movs	r3, #0
 800473c:	60bb      	str	r3, [r7, #8]
 800473e:	4b7f      	ldr	r3, [pc, #508]	@ (800493c <HAL_RCC_OscConfig+0x4ac>)
 8004740:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004742:	4a7e      	ldr	r2, [pc, #504]	@ (800493c <HAL_RCC_OscConfig+0x4ac>)
 8004744:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004748:	6413      	str	r3, [r2, #64]	@ 0x40
 800474a:	4b7c      	ldr	r3, [pc, #496]	@ (800493c <HAL_RCC_OscConfig+0x4ac>)
 800474c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800474e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004752:	60bb      	str	r3, [r7, #8]
 8004754:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004756:	2301      	movs	r3, #1
 8004758:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800475a:	4b79      	ldr	r3, [pc, #484]	@ (8004940 <HAL_RCC_OscConfig+0x4b0>)
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004762:	2b00      	cmp	r3, #0
 8004764:	d118      	bne.n	8004798 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004766:	4b76      	ldr	r3, [pc, #472]	@ (8004940 <HAL_RCC_OscConfig+0x4b0>)
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	4a75      	ldr	r2, [pc, #468]	@ (8004940 <HAL_RCC_OscConfig+0x4b0>)
 800476c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004770:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004772:	f7ff f809 	bl	8003788 <HAL_GetTick>
 8004776:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004778:	e008      	b.n	800478c <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800477a:	f7ff f805 	bl	8003788 <HAL_GetTick>
 800477e:	4602      	mov	r2, r0
 8004780:	693b      	ldr	r3, [r7, #16]
 8004782:	1ad3      	subs	r3, r2, r3
 8004784:	2b02      	cmp	r3, #2
 8004786:	d901      	bls.n	800478c <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8004788:	2303      	movs	r3, #3
 800478a:	e118      	b.n	80049be <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800478c:	4b6c      	ldr	r3, [pc, #432]	@ (8004940 <HAL_RCC_OscConfig+0x4b0>)
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004794:	2b00      	cmp	r3, #0
 8004796:	d0f0      	beq.n	800477a <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	689b      	ldr	r3, [r3, #8]
 800479c:	2b01      	cmp	r3, #1
 800479e:	d106      	bne.n	80047ae <HAL_RCC_OscConfig+0x31e>
 80047a0:	4b66      	ldr	r3, [pc, #408]	@ (800493c <HAL_RCC_OscConfig+0x4ac>)
 80047a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047a4:	4a65      	ldr	r2, [pc, #404]	@ (800493c <HAL_RCC_OscConfig+0x4ac>)
 80047a6:	f043 0301 	orr.w	r3, r3, #1
 80047aa:	6713      	str	r3, [r2, #112]	@ 0x70
 80047ac:	e01c      	b.n	80047e8 <HAL_RCC_OscConfig+0x358>
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	689b      	ldr	r3, [r3, #8]
 80047b2:	2b05      	cmp	r3, #5
 80047b4:	d10c      	bne.n	80047d0 <HAL_RCC_OscConfig+0x340>
 80047b6:	4b61      	ldr	r3, [pc, #388]	@ (800493c <HAL_RCC_OscConfig+0x4ac>)
 80047b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047ba:	4a60      	ldr	r2, [pc, #384]	@ (800493c <HAL_RCC_OscConfig+0x4ac>)
 80047bc:	f043 0304 	orr.w	r3, r3, #4
 80047c0:	6713      	str	r3, [r2, #112]	@ 0x70
 80047c2:	4b5e      	ldr	r3, [pc, #376]	@ (800493c <HAL_RCC_OscConfig+0x4ac>)
 80047c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047c6:	4a5d      	ldr	r2, [pc, #372]	@ (800493c <HAL_RCC_OscConfig+0x4ac>)
 80047c8:	f043 0301 	orr.w	r3, r3, #1
 80047cc:	6713      	str	r3, [r2, #112]	@ 0x70
 80047ce:	e00b      	b.n	80047e8 <HAL_RCC_OscConfig+0x358>
 80047d0:	4b5a      	ldr	r3, [pc, #360]	@ (800493c <HAL_RCC_OscConfig+0x4ac>)
 80047d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047d4:	4a59      	ldr	r2, [pc, #356]	@ (800493c <HAL_RCC_OscConfig+0x4ac>)
 80047d6:	f023 0301 	bic.w	r3, r3, #1
 80047da:	6713      	str	r3, [r2, #112]	@ 0x70
 80047dc:	4b57      	ldr	r3, [pc, #348]	@ (800493c <HAL_RCC_OscConfig+0x4ac>)
 80047de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047e0:	4a56      	ldr	r2, [pc, #344]	@ (800493c <HAL_RCC_OscConfig+0x4ac>)
 80047e2:	f023 0304 	bic.w	r3, r3, #4
 80047e6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	689b      	ldr	r3, [r3, #8]
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d015      	beq.n	800481c <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047f0:	f7fe ffca 	bl	8003788 <HAL_GetTick>
 80047f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80047f6:	e00a      	b.n	800480e <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80047f8:	f7fe ffc6 	bl	8003788 <HAL_GetTick>
 80047fc:	4602      	mov	r2, r0
 80047fe:	693b      	ldr	r3, [r7, #16]
 8004800:	1ad3      	subs	r3, r2, r3
 8004802:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004806:	4293      	cmp	r3, r2
 8004808:	d901      	bls.n	800480e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800480a:	2303      	movs	r3, #3
 800480c:	e0d7      	b.n	80049be <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800480e:	4b4b      	ldr	r3, [pc, #300]	@ (800493c <HAL_RCC_OscConfig+0x4ac>)
 8004810:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004812:	f003 0302 	and.w	r3, r3, #2
 8004816:	2b00      	cmp	r3, #0
 8004818:	d0ee      	beq.n	80047f8 <HAL_RCC_OscConfig+0x368>
 800481a:	e014      	b.n	8004846 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800481c:	f7fe ffb4 	bl	8003788 <HAL_GetTick>
 8004820:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004822:	e00a      	b.n	800483a <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004824:	f7fe ffb0 	bl	8003788 <HAL_GetTick>
 8004828:	4602      	mov	r2, r0
 800482a:	693b      	ldr	r3, [r7, #16]
 800482c:	1ad3      	subs	r3, r2, r3
 800482e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004832:	4293      	cmp	r3, r2
 8004834:	d901      	bls.n	800483a <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8004836:	2303      	movs	r3, #3
 8004838:	e0c1      	b.n	80049be <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800483a:	4b40      	ldr	r3, [pc, #256]	@ (800493c <HAL_RCC_OscConfig+0x4ac>)
 800483c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800483e:	f003 0302 	and.w	r3, r3, #2
 8004842:	2b00      	cmp	r3, #0
 8004844:	d1ee      	bne.n	8004824 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004846:	7dfb      	ldrb	r3, [r7, #23]
 8004848:	2b01      	cmp	r3, #1
 800484a:	d105      	bne.n	8004858 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800484c:	4b3b      	ldr	r3, [pc, #236]	@ (800493c <HAL_RCC_OscConfig+0x4ac>)
 800484e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004850:	4a3a      	ldr	r2, [pc, #232]	@ (800493c <HAL_RCC_OscConfig+0x4ac>)
 8004852:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004856:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	699b      	ldr	r3, [r3, #24]
 800485c:	2b00      	cmp	r3, #0
 800485e:	f000 80ad 	beq.w	80049bc <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004862:	4b36      	ldr	r3, [pc, #216]	@ (800493c <HAL_RCC_OscConfig+0x4ac>)
 8004864:	689b      	ldr	r3, [r3, #8]
 8004866:	f003 030c 	and.w	r3, r3, #12
 800486a:	2b08      	cmp	r3, #8
 800486c:	d060      	beq.n	8004930 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	699b      	ldr	r3, [r3, #24]
 8004872:	2b02      	cmp	r3, #2
 8004874:	d145      	bne.n	8004902 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004876:	4b33      	ldr	r3, [pc, #204]	@ (8004944 <HAL_RCC_OscConfig+0x4b4>)
 8004878:	2200      	movs	r2, #0
 800487a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800487c:	f7fe ff84 	bl	8003788 <HAL_GetTick>
 8004880:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004882:	e008      	b.n	8004896 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004884:	f7fe ff80 	bl	8003788 <HAL_GetTick>
 8004888:	4602      	mov	r2, r0
 800488a:	693b      	ldr	r3, [r7, #16]
 800488c:	1ad3      	subs	r3, r2, r3
 800488e:	2b02      	cmp	r3, #2
 8004890:	d901      	bls.n	8004896 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8004892:	2303      	movs	r3, #3
 8004894:	e093      	b.n	80049be <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004896:	4b29      	ldr	r3, [pc, #164]	@ (800493c <HAL_RCC_OscConfig+0x4ac>)
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d1f0      	bne.n	8004884 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	69da      	ldr	r2, [r3, #28]
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	6a1b      	ldr	r3, [r3, #32]
 80048aa:	431a      	orrs	r2, r3
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048b0:	019b      	lsls	r3, r3, #6
 80048b2:	431a      	orrs	r2, r3
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048b8:	085b      	lsrs	r3, r3, #1
 80048ba:	3b01      	subs	r3, #1
 80048bc:	041b      	lsls	r3, r3, #16
 80048be:	431a      	orrs	r2, r3
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048c4:	061b      	lsls	r3, r3, #24
 80048c6:	431a      	orrs	r2, r3
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048cc:	071b      	lsls	r3, r3, #28
 80048ce:	491b      	ldr	r1, [pc, #108]	@ (800493c <HAL_RCC_OscConfig+0x4ac>)
 80048d0:	4313      	orrs	r3, r2
 80048d2:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80048d4:	4b1b      	ldr	r3, [pc, #108]	@ (8004944 <HAL_RCC_OscConfig+0x4b4>)
 80048d6:	2201      	movs	r2, #1
 80048d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048da:	f7fe ff55 	bl	8003788 <HAL_GetTick>
 80048de:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80048e0:	e008      	b.n	80048f4 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80048e2:	f7fe ff51 	bl	8003788 <HAL_GetTick>
 80048e6:	4602      	mov	r2, r0
 80048e8:	693b      	ldr	r3, [r7, #16]
 80048ea:	1ad3      	subs	r3, r2, r3
 80048ec:	2b02      	cmp	r3, #2
 80048ee:	d901      	bls.n	80048f4 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80048f0:	2303      	movs	r3, #3
 80048f2:	e064      	b.n	80049be <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80048f4:	4b11      	ldr	r3, [pc, #68]	@ (800493c <HAL_RCC_OscConfig+0x4ac>)
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d0f0      	beq.n	80048e2 <HAL_RCC_OscConfig+0x452>
 8004900:	e05c      	b.n	80049bc <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004902:	4b10      	ldr	r3, [pc, #64]	@ (8004944 <HAL_RCC_OscConfig+0x4b4>)
 8004904:	2200      	movs	r2, #0
 8004906:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004908:	f7fe ff3e 	bl	8003788 <HAL_GetTick>
 800490c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800490e:	e008      	b.n	8004922 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004910:	f7fe ff3a 	bl	8003788 <HAL_GetTick>
 8004914:	4602      	mov	r2, r0
 8004916:	693b      	ldr	r3, [r7, #16]
 8004918:	1ad3      	subs	r3, r2, r3
 800491a:	2b02      	cmp	r3, #2
 800491c:	d901      	bls.n	8004922 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800491e:	2303      	movs	r3, #3
 8004920:	e04d      	b.n	80049be <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004922:	4b06      	ldr	r3, [pc, #24]	@ (800493c <HAL_RCC_OscConfig+0x4ac>)
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800492a:	2b00      	cmp	r3, #0
 800492c:	d1f0      	bne.n	8004910 <HAL_RCC_OscConfig+0x480>
 800492e:	e045      	b.n	80049bc <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	699b      	ldr	r3, [r3, #24]
 8004934:	2b01      	cmp	r3, #1
 8004936:	d107      	bne.n	8004948 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8004938:	2301      	movs	r3, #1
 800493a:	e040      	b.n	80049be <HAL_RCC_OscConfig+0x52e>
 800493c:	40023800 	.word	0x40023800
 8004940:	40007000 	.word	0x40007000
 8004944:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004948:	4b1f      	ldr	r3, [pc, #124]	@ (80049c8 <HAL_RCC_OscConfig+0x538>)
 800494a:	685b      	ldr	r3, [r3, #4]
 800494c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	699b      	ldr	r3, [r3, #24]
 8004952:	2b01      	cmp	r3, #1
 8004954:	d030      	beq.n	80049b8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004960:	429a      	cmp	r2, r3
 8004962:	d129      	bne.n	80049b8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800496e:	429a      	cmp	r2, r3
 8004970:	d122      	bne.n	80049b8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004972:	68fa      	ldr	r2, [r7, #12]
 8004974:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004978:	4013      	ands	r3, r2
 800497a:	687a      	ldr	r2, [r7, #4]
 800497c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800497e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004980:	4293      	cmp	r3, r2
 8004982:	d119      	bne.n	80049b8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800498e:	085b      	lsrs	r3, r3, #1
 8004990:	3b01      	subs	r3, #1
 8004992:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004994:	429a      	cmp	r2, r3
 8004996:	d10f      	bne.n	80049b8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049a2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80049a4:	429a      	cmp	r2, r3
 80049a6:	d107      	bne.n	80049b8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049b2:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80049b4:	429a      	cmp	r2, r3
 80049b6:	d001      	beq.n	80049bc <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80049b8:	2301      	movs	r3, #1
 80049ba:	e000      	b.n	80049be <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80049bc:	2300      	movs	r3, #0
}
 80049be:	4618      	mov	r0, r3
 80049c0:	3718      	adds	r7, #24
 80049c2:	46bd      	mov	sp, r7
 80049c4:	bd80      	pop	{r7, pc}
 80049c6:	bf00      	nop
 80049c8:	40023800 	.word	0x40023800

080049cc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80049cc:	b580      	push	{r7, lr}
 80049ce:	b082      	sub	sp, #8
 80049d0:	af00      	add	r7, sp, #0
 80049d2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d101      	bne.n	80049de <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80049da:	2301      	movs	r3, #1
 80049dc:	e07b      	b.n	8004ad6 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d108      	bne.n	80049f8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	685b      	ldr	r3, [r3, #4]
 80049ea:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80049ee:	d009      	beq.n	8004a04 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	2200      	movs	r2, #0
 80049f4:	61da      	str	r2, [r3, #28]
 80049f6:	e005      	b.n	8004a04 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	2200      	movs	r2, #0
 80049fc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	2200      	movs	r2, #0
 8004a02:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	2200      	movs	r2, #0
 8004a08:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004a10:	b2db      	uxtb	r3, r3
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d106      	bne.n	8004a24 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	2200      	movs	r2, #0
 8004a1a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004a1e:	6878      	ldr	r0, [r7, #4]
 8004a20:	f7fe fc0c 	bl	800323c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	2202      	movs	r2, #2
 8004a28:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	681a      	ldr	r2, [r3, #0]
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004a3a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	685b      	ldr	r3, [r3, #4]
 8004a40:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	689b      	ldr	r3, [r3, #8]
 8004a48:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004a4c:	431a      	orrs	r2, r3
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	68db      	ldr	r3, [r3, #12]
 8004a52:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004a56:	431a      	orrs	r2, r3
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	691b      	ldr	r3, [r3, #16]
 8004a5c:	f003 0302 	and.w	r3, r3, #2
 8004a60:	431a      	orrs	r2, r3
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	695b      	ldr	r3, [r3, #20]
 8004a66:	f003 0301 	and.w	r3, r3, #1
 8004a6a:	431a      	orrs	r2, r3
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	699b      	ldr	r3, [r3, #24]
 8004a70:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004a74:	431a      	orrs	r2, r3
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	69db      	ldr	r3, [r3, #28]
 8004a7a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004a7e:	431a      	orrs	r2, r3
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	6a1b      	ldr	r3, [r3, #32]
 8004a84:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a88:	ea42 0103 	orr.w	r1, r2, r3
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a90:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	430a      	orrs	r2, r1
 8004a9a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	699b      	ldr	r3, [r3, #24]
 8004aa0:	0c1b      	lsrs	r3, r3, #16
 8004aa2:	f003 0104 	and.w	r1, r3, #4
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004aaa:	f003 0210 	and.w	r2, r3, #16
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	430a      	orrs	r2, r1
 8004ab4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	69da      	ldr	r2, [r3, #28]
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004ac4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	2200      	movs	r2, #0
 8004aca:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	2201      	movs	r2, #1
 8004ad0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8004ad4:	2300      	movs	r3, #0
}
 8004ad6:	4618      	mov	r0, r3
 8004ad8:	3708      	adds	r7, #8
 8004ada:	46bd      	mov	sp, r7
 8004adc:	bd80      	pop	{r7, pc}

08004ade <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8004ade:	b580      	push	{r7, lr}
 8004ae0:	b08a      	sub	sp, #40	@ 0x28
 8004ae2:	af00      	add	r7, sp, #0
 8004ae4:	60f8      	str	r0, [r7, #12]
 8004ae6:	60b9      	str	r1, [r7, #8]
 8004ae8:	607a      	str	r2, [r7, #4]
 8004aea:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004aec:	2301      	movs	r3, #1
 8004aee:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004af0:	f7fe fe4a 	bl	8003788 <HAL_GetTick>
 8004af4:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004afc:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	685b      	ldr	r3, [r3, #4]
 8004b02:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8004b04:	887b      	ldrh	r3, [r7, #2]
 8004b06:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004b08:	7ffb      	ldrb	r3, [r7, #31]
 8004b0a:	2b01      	cmp	r3, #1
 8004b0c:	d00c      	beq.n	8004b28 <HAL_SPI_TransmitReceive+0x4a>
 8004b0e:	69bb      	ldr	r3, [r7, #24]
 8004b10:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004b14:	d106      	bne.n	8004b24 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	689b      	ldr	r3, [r3, #8]
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d102      	bne.n	8004b24 <HAL_SPI_TransmitReceive+0x46>
 8004b1e:	7ffb      	ldrb	r3, [r7, #31]
 8004b20:	2b04      	cmp	r3, #4
 8004b22:	d001      	beq.n	8004b28 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8004b24:	2302      	movs	r3, #2
 8004b26:	e17f      	b.n	8004e28 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004b28:	68bb      	ldr	r3, [r7, #8]
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d005      	beq.n	8004b3a <HAL_SPI_TransmitReceive+0x5c>
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d002      	beq.n	8004b3a <HAL_SPI_TransmitReceive+0x5c>
 8004b34:	887b      	ldrh	r3, [r7, #2]
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d101      	bne.n	8004b3e <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8004b3a:	2301      	movs	r3, #1
 8004b3c:	e174      	b.n	8004e28 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004b44:	2b01      	cmp	r3, #1
 8004b46:	d101      	bne.n	8004b4c <HAL_SPI_TransmitReceive+0x6e>
 8004b48:	2302      	movs	r3, #2
 8004b4a:	e16d      	b.n	8004e28 <HAL_SPI_TransmitReceive+0x34a>
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	2201      	movs	r2, #1
 8004b50:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004b5a:	b2db      	uxtb	r3, r3
 8004b5c:	2b04      	cmp	r3, #4
 8004b5e:	d003      	beq.n	8004b68 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	2205      	movs	r2, #5
 8004b64:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	2200      	movs	r2, #0
 8004b6c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	687a      	ldr	r2, [r7, #4]
 8004b72:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	887a      	ldrh	r2, [r7, #2]
 8004b78:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	887a      	ldrh	r2, [r7, #2]
 8004b7e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	68ba      	ldr	r2, [r7, #8]
 8004b84:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	887a      	ldrh	r2, [r7, #2]
 8004b8a:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	887a      	ldrh	r2, [r7, #2]
 8004b90:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	2200      	movs	r2, #0
 8004b96:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	2200      	movs	r2, #0
 8004b9c:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ba8:	2b40      	cmp	r3, #64	@ 0x40
 8004baa:	d007      	beq.n	8004bbc <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	681a      	ldr	r2, [r3, #0]
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004bba:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	68db      	ldr	r3, [r3, #12]
 8004bc0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004bc4:	d17e      	bne.n	8004cc4 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	685b      	ldr	r3, [r3, #4]
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d002      	beq.n	8004bd4 <HAL_SPI_TransmitReceive+0xf6>
 8004bce:	8afb      	ldrh	r3, [r7, #22]
 8004bd0:	2b01      	cmp	r3, #1
 8004bd2:	d16c      	bne.n	8004cae <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bd8:	881a      	ldrh	r2, [r3, #0]
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004be4:	1c9a      	adds	r2, r3, #2
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004bee:	b29b      	uxth	r3, r3
 8004bf0:	3b01      	subs	r3, #1
 8004bf2:	b29a      	uxth	r2, r3
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004bf8:	e059      	b.n	8004cae <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	689b      	ldr	r3, [r3, #8]
 8004c00:	f003 0302 	and.w	r3, r3, #2
 8004c04:	2b02      	cmp	r3, #2
 8004c06:	d11b      	bne.n	8004c40 <HAL_SPI_TransmitReceive+0x162>
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004c0c:	b29b      	uxth	r3, r3
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d016      	beq.n	8004c40 <HAL_SPI_TransmitReceive+0x162>
 8004c12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c14:	2b01      	cmp	r3, #1
 8004c16:	d113      	bne.n	8004c40 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c1c:	881a      	ldrh	r2, [r3, #0]
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c28:	1c9a      	adds	r2, r3, #2
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004c32:	b29b      	uxth	r3, r3
 8004c34:	3b01      	subs	r3, #1
 8004c36:	b29a      	uxth	r2, r3
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004c3c:	2300      	movs	r3, #0
 8004c3e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	689b      	ldr	r3, [r3, #8]
 8004c46:	f003 0301 	and.w	r3, r3, #1
 8004c4a:	2b01      	cmp	r3, #1
 8004c4c:	d119      	bne.n	8004c82 <HAL_SPI_TransmitReceive+0x1a4>
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004c52:	b29b      	uxth	r3, r3
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d014      	beq.n	8004c82 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	68da      	ldr	r2, [r3, #12]
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c62:	b292      	uxth	r2, r2
 8004c64:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c6a:	1c9a      	adds	r2, r3, #2
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004c74:	b29b      	uxth	r3, r3
 8004c76:	3b01      	subs	r3, #1
 8004c78:	b29a      	uxth	r2, r3
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004c7e:	2301      	movs	r3, #1
 8004c80:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004c82:	f7fe fd81 	bl	8003788 <HAL_GetTick>
 8004c86:	4602      	mov	r2, r0
 8004c88:	6a3b      	ldr	r3, [r7, #32]
 8004c8a:	1ad3      	subs	r3, r2, r3
 8004c8c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004c8e:	429a      	cmp	r2, r3
 8004c90:	d80d      	bhi.n	8004cae <HAL_SPI_TransmitReceive+0x1d0>
 8004c92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c98:	d009      	beq.n	8004cae <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	2201      	movs	r2, #1
 8004c9e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	2200      	movs	r2, #0
 8004ca6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8004caa:	2303      	movs	r3, #3
 8004cac:	e0bc      	b.n	8004e28 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004cb2:	b29b      	uxth	r3, r3
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d1a0      	bne.n	8004bfa <HAL_SPI_TransmitReceive+0x11c>
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004cbc:	b29b      	uxth	r3, r3
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d19b      	bne.n	8004bfa <HAL_SPI_TransmitReceive+0x11c>
 8004cc2:	e082      	b.n	8004dca <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	685b      	ldr	r3, [r3, #4]
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d002      	beq.n	8004cd2 <HAL_SPI_TransmitReceive+0x1f4>
 8004ccc:	8afb      	ldrh	r3, [r7, #22]
 8004cce:	2b01      	cmp	r3, #1
 8004cd0:	d171      	bne.n	8004db6 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	330c      	adds	r3, #12
 8004cdc:	7812      	ldrb	r2, [r2, #0]
 8004cde:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ce4:	1c5a      	adds	r2, r3, #1
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004cee:	b29b      	uxth	r3, r3
 8004cf0:	3b01      	subs	r3, #1
 8004cf2:	b29a      	uxth	r2, r3
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004cf8:	e05d      	b.n	8004db6 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	689b      	ldr	r3, [r3, #8]
 8004d00:	f003 0302 	and.w	r3, r3, #2
 8004d04:	2b02      	cmp	r3, #2
 8004d06:	d11c      	bne.n	8004d42 <HAL_SPI_TransmitReceive+0x264>
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004d0c:	b29b      	uxth	r3, r3
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d017      	beq.n	8004d42 <HAL_SPI_TransmitReceive+0x264>
 8004d12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d14:	2b01      	cmp	r3, #1
 8004d16:	d114      	bne.n	8004d42 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	330c      	adds	r3, #12
 8004d22:	7812      	ldrb	r2, [r2, #0]
 8004d24:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d2a:	1c5a      	adds	r2, r3, #1
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004d34:	b29b      	uxth	r3, r3
 8004d36:	3b01      	subs	r3, #1
 8004d38:	b29a      	uxth	r2, r3
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004d3e:	2300      	movs	r3, #0
 8004d40:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	689b      	ldr	r3, [r3, #8]
 8004d48:	f003 0301 	and.w	r3, r3, #1
 8004d4c:	2b01      	cmp	r3, #1
 8004d4e:	d119      	bne.n	8004d84 <HAL_SPI_TransmitReceive+0x2a6>
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004d54:	b29b      	uxth	r3, r3
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d014      	beq.n	8004d84 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	68da      	ldr	r2, [r3, #12]
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d64:	b2d2      	uxtb	r2, r2
 8004d66:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d6c:	1c5a      	adds	r2, r3, #1
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004d76:	b29b      	uxth	r3, r3
 8004d78:	3b01      	subs	r3, #1
 8004d7a:	b29a      	uxth	r2, r3
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004d80:	2301      	movs	r3, #1
 8004d82:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004d84:	f7fe fd00 	bl	8003788 <HAL_GetTick>
 8004d88:	4602      	mov	r2, r0
 8004d8a:	6a3b      	ldr	r3, [r7, #32]
 8004d8c:	1ad3      	subs	r3, r2, r3
 8004d8e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004d90:	429a      	cmp	r2, r3
 8004d92:	d803      	bhi.n	8004d9c <HAL_SPI_TransmitReceive+0x2be>
 8004d94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d9a:	d102      	bne.n	8004da2 <HAL_SPI_TransmitReceive+0x2c4>
 8004d9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d109      	bne.n	8004db6 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	2201      	movs	r2, #1
 8004da6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	2200      	movs	r2, #0
 8004dae:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8004db2:	2303      	movs	r3, #3
 8004db4:	e038      	b.n	8004e28 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004dba:	b29b      	uxth	r3, r3
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d19c      	bne.n	8004cfa <HAL_SPI_TransmitReceive+0x21c>
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004dc4:	b29b      	uxth	r3, r3
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d197      	bne.n	8004cfa <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004dca:	6a3a      	ldr	r2, [r7, #32]
 8004dcc:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004dce:	68f8      	ldr	r0, [r7, #12]
 8004dd0:	f000 f8c4 	bl	8004f5c <SPI_EndRxTxTransaction>
 8004dd4:	4603      	mov	r3, r0
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d008      	beq.n	8004dec <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	2220      	movs	r2, #32
 8004dde:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	2200      	movs	r2, #0
 8004de4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8004de8:	2301      	movs	r3, #1
 8004dea:	e01d      	b.n	8004e28 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	689b      	ldr	r3, [r3, #8]
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d10a      	bne.n	8004e0a <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004df4:	2300      	movs	r3, #0
 8004df6:	613b      	str	r3, [r7, #16]
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	68db      	ldr	r3, [r3, #12]
 8004dfe:	613b      	str	r3, [r7, #16]
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	689b      	ldr	r3, [r3, #8]
 8004e06:	613b      	str	r3, [r7, #16]
 8004e08:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	2201      	movs	r2, #1
 8004e0e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	2200      	movs	r2, #0
 8004e16:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d001      	beq.n	8004e26 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8004e22:	2301      	movs	r3, #1
 8004e24:	e000      	b.n	8004e28 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8004e26:	2300      	movs	r3, #0
  }
}
 8004e28:	4618      	mov	r0, r3
 8004e2a:	3728      	adds	r7, #40	@ 0x28
 8004e2c:	46bd      	mov	sp, r7
 8004e2e:	bd80      	pop	{r7, pc}

08004e30 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 8004e30:	b480      	push	{r7}
 8004e32:	b083      	sub	sp, #12
 8004e34:	af00      	add	r7, sp, #0
 8004e36:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004e3e:	b2db      	uxtb	r3, r3
}
 8004e40:	4618      	mov	r0, r3
 8004e42:	370c      	adds	r7, #12
 8004e44:	46bd      	mov	sp, r7
 8004e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e4a:	4770      	bx	lr

08004e4c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004e4c:	b580      	push	{r7, lr}
 8004e4e:	b088      	sub	sp, #32
 8004e50:	af00      	add	r7, sp, #0
 8004e52:	60f8      	str	r0, [r7, #12]
 8004e54:	60b9      	str	r1, [r7, #8]
 8004e56:	603b      	str	r3, [r7, #0]
 8004e58:	4613      	mov	r3, r2
 8004e5a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004e5c:	f7fe fc94 	bl	8003788 <HAL_GetTick>
 8004e60:	4602      	mov	r2, r0
 8004e62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e64:	1a9b      	subs	r3, r3, r2
 8004e66:	683a      	ldr	r2, [r7, #0]
 8004e68:	4413      	add	r3, r2
 8004e6a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004e6c:	f7fe fc8c 	bl	8003788 <HAL_GetTick>
 8004e70:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004e72:	4b39      	ldr	r3, [pc, #228]	@ (8004f58 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	015b      	lsls	r3, r3, #5
 8004e78:	0d1b      	lsrs	r3, r3, #20
 8004e7a:	69fa      	ldr	r2, [r7, #28]
 8004e7c:	fb02 f303 	mul.w	r3, r2, r3
 8004e80:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004e82:	e055      	b.n	8004f30 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004e84:	683b      	ldr	r3, [r7, #0]
 8004e86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e8a:	d051      	beq.n	8004f30 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004e8c:	f7fe fc7c 	bl	8003788 <HAL_GetTick>
 8004e90:	4602      	mov	r2, r0
 8004e92:	69bb      	ldr	r3, [r7, #24]
 8004e94:	1ad3      	subs	r3, r2, r3
 8004e96:	69fa      	ldr	r2, [r7, #28]
 8004e98:	429a      	cmp	r2, r3
 8004e9a:	d902      	bls.n	8004ea2 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004e9c:	69fb      	ldr	r3, [r7, #28]
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d13d      	bne.n	8004f1e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	685a      	ldr	r2, [r3, #4]
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004eb0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	685b      	ldr	r3, [r3, #4]
 8004eb6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004eba:	d111      	bne.n	8004ee0 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	689b      	ldr	r3, [r3, #8]
 8004ec0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004ec4:	d004      	beq.n	8004ed0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	689b      	ldr	r3, [r3, #8]
 8004eca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ece:	d107      	bne.n	8004ee0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	681a      	ldr	r2, [r3, #0]
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004ede:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ee4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004ee8:	d10f      	bne.n	8004f0a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	681a      	ldr	r2, [r3, #0]
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004ef8:	601a      	str	r2, [r3, #0]
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	681a      	ldr	r2, [r3, #0]
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004f08:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	2201      	movs	r2, #1
 8004f0e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	2200      	movs	r2, #0
 8004f16:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8004f1a:	2303      	movs	r3, #3
 8004f1c:	e018      	b.n	8004f50 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004f1e:	697b      	ldr	r3, [r7, #20]
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d102      	bne.n	8004f2a <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8004f24:	2300      	movs	r3, #0
 8004f26:	61fb      	str	r3, [r7, #28]
 8004f28:	e002      	b.n	8004f30 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8004f2a:	697b      	ldr	r3, [r7, #20]
 8004f2c:	3b01      	subs	r3, #1
 8004f2e:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	689a      	ldr	r2, [r3, #8]
 8004f36:	68bb      	ldr	r3, [r7, #8]
 8004f38:	4013      	ands	r3, r2
 8004f3a:	68ba      	ldr	r2, [r7, #8]
 8004f3c:	429a      	cmp	r2, r3
 8004f3e:	bf0c      	ite	eq
 8004f40:	2301      	moveq	r3, #1
 8004f42:	2300      	movne	r3, #0
 8004f44:	b2db      	uxtb	r3, r3
 8004f46:	461a      	mov	r2, r3
 8004f48:	79fb      	ldrb	r3, [r7, #7]
 8004f4a:	429a      	cmp	r2, r3
 8004f4c:	d19a      	bne.n	8004e84 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8004f4e:	2300      	movs	r3, #0
}
 8004f50:	4618      	mov	r0, r3
 8004f52:	3720      	adds	r7, #32
 8004f54:	46bd      	mov	sp, r7
 8004f56:	bd80      	pop	{r7, pc}
 8004f58:	20000070 	.word	0x20000070

08004f5c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004f5c:	b580      	push	{r7, lr}
 8004f5e:	b088      	sub	sp, #32
 8004f60:	af02      	add	r7, sp, #8
 8004f62:	60f8      	str	r0, [r7, #12]
 8004f64:	60b9      	str	r1, [r7, #8]
 8004f66:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	9300      	str	r3, [sp, #0]
 8004f6c:	68bb      	ldr	r3, [r7, #8]
 8004f6e:	2201      	movs	r2, #1
 8004f70:	2102      	movs	r1, #2
 8004f72:	68f8      	ldr	r0, [r7, #12]
 8004f74:	f7ff ff6a 	bl	8004e4c <SPI_WaitFlagStateUntilTimeout>
 8004f78:	4603      	mov	r3, r0
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d007      	beq.n	8004f8e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f82:	f043 0220 	orr.w	r2, r3, #32
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8004f8a:	2303      	movs	r3, #3
 8004f8c:	e032      	b.n	8004ff4 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004f8e:	4b1b      	ldr	r3, [pc, #108]	@ (8004ffc <SPI_EndRxTxTransaction+0xa0>)
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	4a1b      	ldr	r2, [pc, #108]	@ (8005000 <SPI_EndRxTxTransaction+0xa4>)
 8004f94:	fba2 2303 	umull	r2, r3, r2, r3
 8004f98:	0d5b      	lsrs	r3, r3, #21
 8004f9a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004f9e:	fb02 f303 	mul.w	r3, r2, r3
 8004fa2:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	685b      	ldr	r3, [r3, #4]
 8004fa8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004fac:	d112      	bne.n	8004fd4 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	9300      	str	r3, [sp, #0]
 8004fb2:	68bb      	ldr	r3, [r7, #8]
 8004fb4:	2200      	movs	r2, #0
 8004fb6:	2180      	movs	r1, #128	@ 0x80
 8004fb8:	68f8      	ldr	r0, [r7, #12]
 8004fba:	f7ff ff47 	bl	8004e4c <SPI_WaitFlagStateUntilTimeout>
 8004fbe:	4603      	mov	r3, r0
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d016      	beq.n	8004ff2 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004fc8:	f043 0220 	orr.w	r2, r3, #32
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004fd0:	2303      	movs	r3, #3
 8004fd2:	e00f      	b.n	8004ff4 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004fd4:	697b      	ldr	r3, [r7, #20]
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d00a      	beq.n	8004ff0 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8004fda:	697b      	ldr	r3, [r7, #20]
 8004fdc:	3b01      	subs	r3, #1
 8004fde:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	689b      	ldr	r3, [r3, #8]
 8004fe6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004fea:	2b80      	cmp	r3, #128	@ 0x80
 8004fec:	d0f2      	beq.n	8004fd4 <SPI_EndRxTxTransaction+0x78>
 8004fee:	e000      	b.n	8004ff2 <SPI_EndRxTxTransaction+0x96>
        break;
 8004ff0:	bf00      	nop
  }

  return HAL_OK;
 8004ff2:	2300      	movs	r3, #0
}
 8004ff4:	4618      	mov	r0, r3
 8004ff6:	3718      	adds	r7, #24
 8004ff8:	46bd      	mov	sp, r7
 8004ffa:	bd80      	pop	{r7, pc}
 8004ffc:	20000070 	.word	0x20000070
 8005000:	165e9f81 	.word	0x165e9f81

08005004 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005004:	b580      	push	{r7, lr}
 8005006:	b082      	sub	sp, #8
 8005008:	af00      	add	r7, sp, #0
 800500a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	2b00      	cmp	r3, #0
 8005010:	d101      	bne.n	8005016 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005012:	2301      	movs	r3, #1
 8005014:	e042      	b.n	800509c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800501c:	b2db      	uxtb	r3, r3
 800501e:	2b00      	cmp	r3, #0
 8005020:	d106      	bne.n	8005030 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	2200      	movs	r2, #0
 8005026:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800502a:	6878      	ldr	r0, [r7, #4]
 800502c:	f7fe fad4 	bl	80035d8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	2224      	movs	r2, #36	@ 0x24
 8005034:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	68da      	ldr	r2, [r3, #12]
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005046:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005048:	6878      	ldr	r0, [r7, #4]
 800504a:	f000 fa09 	bl	8005460 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	691a      	ldr	r2, [r3, #16]
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800505c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	695a      	ldr	r2, [r3, #20]
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800506c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	68da      	ldr	r2, [r3, #12]
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800507c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	2200      	movs	r2, #0
 8005082:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	2220      	movs	r2, #32
 8005088:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	2220      	movs	r2, #32
 8005090:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	2200      	movs	r2, #0
 8005098:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800509a:	2300      	movs	r3, #0
}
 800509c:	4618      	mov	r0, r3
 800509e:	3708      	adds	r7, #8
 80050a0:	46bd      	mov	sp, r7
 80050a2:	bd80      	pop	{r7, pc}

080050a4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80050a4:	b580      	push	{r7, lr}
 80050a6:	b08a      	sub	sp, #40	@ 0x28
 80050a8:	af02      	add	r7, sp, #8
 80050aa:	60f8      	str	r0, [r7, #12]
 80050ac:	60b9      	str	r1, [r7, #8]
 80050ae:	603b      	str	r3, [r7, #0]
 80050b0:	4613      	mov	r3, r2
 80050b2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80050b4:	2300      	movs	r3, #0
 80050b6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80050be:	b2db      	uxtb	r3, r3
 80050c0:	2b20      	cmp	r3, #32
 80050c2:	d175      	bne.n	80051b0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80050c4:	68bb      	ldr	r3, [r7, #8]
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d002      	beq.n	80050d0 <HAL_UART_Transmit+0x2c>
 80050ca:	88fb      	ldrh	r3, [r7, #6]
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d101      	bne.n	80050d4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80050d0:	2301      	movs	r3, #1
 80050d2:	e06e      	b.n	80051b2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	2200      	movs	r2, #0
 80050d8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	2221      	movs	r2, #33	@ 0x21
 80050de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80050e2:	f7fe fb51 	bl	8003788 <HAL_GetTick>
 80050e6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	88fa      	ldrh	r2, [r7, #6]
 80050ec:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	88fa      	ldrh	r2, [r7, #6]
 80050f2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	689b      	ldr	r3, [r3, #8]
 80050f8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80050fc:	d108      	bne.n	8005110 <HAL_UART_Transmit+0x6c>
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	691b      	ldr	r3, [r3, #16]
 8005102:	2b00      	cmp	r3, #0
 8005104:	d104      	bne.n	8005110 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005106:	2300      	movs	r3, #0
 8005108:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800510a:	68bb      	ldr	r3, [r7, #8]
 800510c:	61bb      	str	r3, [r7, #24]
 800510e:	e003      	b.n	8005118 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005110:	68bb      	ldr	r3, [r7, #8]
 8005112:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005114:	2300      	movs	r3, #0
 8005116:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005118:	e02e      	b.n	8005178 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800511a:	683b      	ldr	r3, [r7, #0]
 800511c:	9300      	str	r3, [sp, #0]
 800511e:	697b      	ldr	r3, [r7, #20]
 8005120:	2200      	movs	r2, #0
 8005122:	2180      	movs	r1, #128	@ 0x80
 8005124:	68f8      	ldr	r0, [r7, #12]
 8005126:	f000 f8df 	bl	80052e8 <UART_WaitOnFlagUntilTimeout>
 800512a:	4603      	mov	r3, r0
 800512c:	2b00      	cmp	r3, #0
 800512e:	d005      	beq.n	800513c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	2220      	movs	r2, #32
 8005134:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005138:	2303      	movs	r3, #3
 800513a:	e03a      	b.n	80051b2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800513c:	69fb      	ldr	r3, [r7, #28]
 800513e:	2b00      	cmp	r3, #0
 8005140:	d10b      	bne.n	800515a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005142:	69bb      	ldr	r3, [r7, #24]
 8005144:	881b      	ldrh	r3, [r3, #0]
 8005146:	461a      	mov	r2, r3
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005150:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005152:	69bb      	ldr	r3, [r7, #24]
 8005154:	3302      	adds	r3, #2
 8005156:	61bb      	str	r3, [r7, #24]
 8005158:	e007      	b.n	800516a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800515a:	69fb      	ldr	r3, [r7, #28]
 800515c:	781a      	ldrb	r2, [r3, #0]
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005164:	69fb      	ldr	r3, [r7, #28]
 8005166:	3301      	adds	r3, #1
 8005168:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800516e:	b29b      	uxth	r3, r3
 8005170:	3b01      	subs	r3, #1
 8005172:	b29a      	uxth	r2, r3
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800517c:	b29b      	uxth	r3, r3
 800517e:	2b00      	cmp	r3, #0
 8005180:	d1cb      	bne.n	800511a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005182:	683b      	ldr	r3, [r7, #0]
 8005184:	9300      	str	r3, [sp, #0]
 8005186:	697b      	ldr	r3, [r7, #20]
 8005188:	2200      	movs	r2, #0
 800518a:	2140      	movs	r1, #64	@ 0x40
 800518c:	68f8      	ldr	r0, [r7, #12]
 800518e:	f000 f8ab 	bl	80052e8 <UART_WaitOnFlagUntilTimeout>
 8005192:	4603      	mov	r3, r0
 8005194:	2b00      	cmp	r3, #0
 8005196:	d005      	beq.n	80051a4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	2220      	movs	r2, #32
 800519c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80051a0:	2303      	movs	r3, #3
 80051a2:	e006      	b.n	80051b2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	2220      	movs	r2, #32
 80051a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80051ac:	2300      	movs	r3, #0
 80051ae:	e000      	b.n	80051b2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80051b0:	2302      	movs	r3, #2
  }
}
 80051b2:	4618      	mov	r0, r3
 80051b4:	3720      	adds	r7, #32
 80051b6:	46bd      	mov	sp, r7
 80051b8:	bd80      	pop	{r7, pc}

080051ba <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80051ba:	b580      	push	{r7, lr}
 80051bc:	b08a      	sub	sp, #40	@ 0x28
 80051be:	af02      	add	r7, sp, #8
 80051c0:	60f8      	str	r0, [r7, #12]
 80051c2:	60b9      	str	r1, [r7, #8]
 80051c4:	603b      	str	r3, [r7, #0]
 80051c6:	4613      	mov	r3, r2
 80051c8:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80051ca:	2300      	movs	r3, #0
 80051cc:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80051d4:	b2db      	uxtb	r3, r3
 80051d6:	2b20      	cmp	r3, #32
 80051d8:	f040 8081 	bne.w	80052de <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 80051dc:	68bb      	ldr	r3, [r7, #8]
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d002      	beq.n	80051e8 <HAL_UART_Receive+0x2e>
 80051e2:	88fb      	ldrh	r3, [r7, #6]
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d101      	bne.n	80051ec <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80051e8:	2301      	movs	r3, #1
 80051ea:	e079      	b.n	80052e0 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	2200      	movs	r2, #0
 80051f0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	2222      	movs	r2, #34	@ 0x22
 80051f6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	2200      	movs	r2, #0
 80051fe:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005200:	f7fe fac2 	bl	8003788 <HAL_GetTick>
 8005204:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	88fa      	ldrh	r2, [r7, #6]
 800520a:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	88fa      	ldrh	r2, [r7, #6]
 8005210:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	689b      	ldr	r3, [r3, #8]
 8005216:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800521a:	d108      	bne.n	800522e <HAL_UART_Receive+0x74>
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	691b      	ldr	r3, [r3, #16]
 8005220:	2b00      	cmp	r3, #0
 8005222:	d104      	bne.n	800522e <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8005224:	2300      	movs	r3, #0
 8005226:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005228:	68bb      	ldr	r3, [r7, #8]
 800522a:	61bb      	str	r3, [r7, #24]
 800522c:	e003      	b.n	8005236 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 800522e:	68bb      	ldr	r3, [r7, #8]
 8005230:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005232:	2300      	movs	r3, #0
 8005234:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8005236:	e047      	b.n	80052c8 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8005238:	683b      	ldr	r3, [r7, #0]
 800523a:	9300      	str	r3, [sp, #0]
 800523c:	697b      	ldr	r3, [r7, #20]
 800523e:	2200      	movs	r2, #0
 8005240:	2120      	movs	r1, #32
 8005242:	68f8      	ldr	r0, [r7, #12]
 8005244:	f000 f850 	bl	80052e8 <UART_WaitOnFlagUntilTimeout>
 8005248:	4603      	mov	r3, r0
 800524a:	2b00      	cmp	r3, #0
 800524c:	d005      	beq.n	800525a <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	2220      	movs	r2, #32
 8005252:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 8005256:	2303      	movs	r3, #3
 8005258:	e042      	b.n	80052e0 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 800525a:	69fb      	ldr	r3, [r7, #28]
 800525c:	2b00      	cmp	r3, #0
 800525e:	d10c      	bne.n	800527a <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	685b      	ldr	r3, [r3, #4]
 8005266:	b29b      	uxth	r3, r3
 8005268:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800526c:	b29a      	uxth	r2, r3
 800526e:	69bb      	ldr	r3, [r7, #24]
 8005270:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8005272:	69bb      	ldr	r3, [r7, #24]
 8005274:	3302      	adds	r3, #2
 8005276:	61bb      	str	r3, [r7, #24]
 8005278:	e01f      	b.n	80052ba <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	689b      	ldr	r3, [r3, #8]
 800527e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005282:	d007      	beq.n	8005294 <HAL_UART_Receive+0xda>
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	689b      	ldr	r3, [r3, #8]
 8005288:	2b00      	cmp	r3, #0
 800528a:	d10a      	bne.n	80052a2 <HAL_UART_Receive+0xe8>
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	691b      	ldr	r3, [r3, #16]
 8005290:	2b00      	cmp	r3, #0
 8005292:	d106      	bne.n	80052a2 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	685b      	ldr	r3, [r3, #4]
 800529a:	b2da      	uxtb	r2, r3
 800529c:	69fb      	ldr	r3, [r7, #28]
 800529e:	701a      	strb	r2, [r3, #0]
 80052a0:	e008      	b.n	80052b4 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	685b      	ldr	r3, [r3, #4]
 80052a8:	b2db      	uxtb	r3, r3
 80052aa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80052ae:	b2da      	uxtb	r2, r3
 80052b0:	69fb      	ldr	r3, [r7, #28]
 80052b2:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 80052b4:	69fb      	ldr	r3, [r7, #28]
 80052b6:	3301      	adds	r3, #1
 80052b8:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80052be:	b29b      	uxth	r3, r3
 80052c0:	3b01      	subs	r3, #1
 80052c2:	b29a      	uxth	r2, r3
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80052cc:	b29b      	uxth	r3, r3
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d1b2      	bne.n	8005238 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	2220      	movs	r2, #32
 80052d6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 80052da:	2300      	movs	r3, #0
 80052dc:	e000      	b.n	80052e0 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 80052de:	2302      	movs	r3, #2
  }
}
 80052e0:	4618      	mov	r0, r3
 80052e2:	3720      	adds	r7, #32
 80052e4:	46bd      	mov	sp, r7
 80052e6:	bd80      	pop	{r7, pc}

080052e8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80052e8:	b580      	push	{r7, lr}
 80052ea:	b086      	sub	sp, #24
 80052ec:	af00      	add	r7, sp, #0
 80052ee:	60f8      	str	r0, [r7, #12]
 80052f0:	60b9      	str	r1, [r7, #8]
 80052f2:	603b      	str	r3, [r7, #0]
 80052f4:	4613      	mov	r3, r2
 80052f6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80052f8:	e03b      	b.n	8005372 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80052fa:	6a3b      	ldr	r3, [r7, #32]
 80052fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005300:	d037      	beq.n	8005372 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005302:	f7fe fa41 	bl	8003788 <HAL_GetTick>
 8005306:	4602      	mov	r2, r0
 8005308:	683b      	ldr	r3, [r7, #0]
 800530a:	1ad3      	subs	r3, r2, r3
 800530c:	6a3a      	ldr	r2, [r7, #32]
 800530e:	429a      	cmp	r2, r3
 8005310:	d302      	bcc.n	8005318 <UART_WaitOnFlagUntilTimeout+0x30>
 8005312:	6a3b      	ldr	r3, [r7, #32]
 8005314:	2b00      	cmp	r3, #0
 8005316:	d101      	bne.n	800531c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005318:	2303      	movs	r3, #3
 800531a:	e03a      	b.n	8005392 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	68db      	ldr	r3, [r3, #12]
 8005322:	f003 0304 	and.w	r3, r3, #4
 8005326:	2b00      	cmp	r3, #0
 8005328:	d023      	beq.n	8005372 <UART_WaitOnFlagUntilTimeout+0x8a>
 800532a:	68bb      	ldr	r3, [r7, #8]
 800532c:	2b80      	cmp	r3, #128	@ 0x80
 800532e:	d020      	beq.n	8005372 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005330:	68bb      	ldr	r3, [r7, #8]
 8005332:	2b40      	cmp	r3, #64	@ 0x40
 8005334:	d01d      	beq.n	8005372 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	f003 0308 	and.w	r3, r3, #8
 8005340:	2b08      	cmp	r3, #8
 8005342:	d116      	bne.n	8005372 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005344:	2300      	movs	r3, #0
 8005346:	617b      	str	r3, [r7, #20]
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	617b      	str	r3, [r7, #20]
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	685b      	ldr	r3, [r3, #4]
 8005356:	617b      	str	r3, [r7, #20]
 8005358:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800535a:	68f8      	ldr	r0, [r7, #12]
 800535c:	f000 f81d 	bl	800539a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	2208      	movs	r2, #8
 8005364:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	2200      	movs	r2, #0
 800536a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800536e:	2301      	movs	r3, #1
 8005370:	e00f      	b.n	8005392 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	681a      	ldr	r2, [r3, #0]
 8005378:	68bb      	ldr	r3, [r7, #8]
 800537a:	4013      	ands	r3, r2
 800537c:	68ba      	ldr	r2, [r7, #8]
 800537e:	429a      	cmp	r2, r3
 8005380:	bf0c      	ite	eq
 8005382:	2301      	moveq	r3, #1
 8005384:	2300      	movne	r3, #0
 8005386:	b2db      	uxtb	r3, r3
 8005388:	461a      	mov	r2, r3
 800538a:	79fb      	ldrb	r3, [r7, #7]
 800538c:	429a      	cmp	r2, r3
 800538e:	d0b4      	beq.n	80052fa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005390:	2300      	movs	r3, #0
}
 8005392:	4618      	mov	r0, r3
 8005394:	3718      	adds	r7, #24
 8005396:	46bd      	mov	sp, r7
 8005398:	bd80      	pop	{r7, pc}

0800539a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800539a:	b480      	push	{r7}
 800539c:	b095      	sub	sp, #84	@ 0x54
 800539e:	af00      	add	r7, sp, #0
 80053a0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	330c      	adds	r3, #12
 80053a8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80053ac:	e853 3f00 	ldrex	r3, [r3]
 80053b0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80053b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053b4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80053b8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	330c      	adds	r3, #12
 80053c0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80053c2:	643a      	str	r2, [r7, #64]	@ 0x40
 80053c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053c6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80053c8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80053ca:	e841 2300 	strex	r3, r2, [r1]
 80053ce:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80053d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d1e5      	bne.n	80053a2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	3314      	adds	r3, #20
 80053dc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053de:	6a3b      	ldr	r3, [r7, #32]
 80053e0:	e853 3f00 	ldrex	r3, [r3]
 80053e4:	61fb      	str	r3, [r7, #28]
   return(result);
 80053e6:	69fb      	ldr	r3, [r7, #28]
 80053e8:	f023 0301 	bic.w	r3, r3, #1
 80053ec:	64bb      	str	r3, [r7, #72]	@ 0x48
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	3314      	adds	r3, #20
 80053f4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80053f6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80053f8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053fa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80053fc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80053fe:	e841 2300 	strex	r3, r2, [r1]
 8005402:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005404:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005406:	2b00      	cmp	r3, #0
 8005408:	d1e5      	bne.n	80053d6 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800540e:	2b01      	cmp	r3, #1
 8005410:	d119      	bne.n	8005446 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	330c      	adds	r3, #12
 8005418:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	e853 3f00 	ldrex	r3, [r3]
 8005420:	60bb      	str	r3, [r7, #8]
   return(result);
 8005422:	68bb      	ldr	r3, [r7, #8]
 8005424:	f023 0310 	bic.w	r3, r3, #16
 8005428:	647b      	str	r3, [r7, #68]	@ 0x44
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	330c      	adds	r3, #12
 8005430:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005432:	61ba      	str	r2, [r7, #24]
 8005434:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005436:	6979      	ldr	r1, [r7, #20]
 8005438:	69ba      	ldr	r2, [r7, #24]
 800543a:	e841 2300 	strex	r3, r2, [r1]
 800543e:	613b      	str	r3, [r7, #16]
   return(result);
 8005440:	693b      	ldr	r3, [r7, #16]
 8005442:	2b00      	cmp	r3, #0
 8005444:	d1e5      	bne.n	8005412 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	2220      	movs	r2, #32
 800544a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	2200      	movs	r2, #0
 8005452:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005454:	bf00      	nop
 8005456:	3754      	adds	r7, #84	@ 0x54
 8005458:	46bd      	mov	sp, r7
 800545a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800545e:	4770      	bx	lr

08005460 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005460:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005464:	b0c0      	sub	sp, #256	@ 0x100
 8005466:	af00      	add	r7, sp, #0
 8005468:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800546c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	691b      	ldr	r3, [r3, #16]
 8005474:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005478:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800547c:	68d9      	ldr	r1, [r3, #12]
 800547e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005482:	681a      	ldr	r2, [r3, #0]
 8005484:	ea40 0301 	orr.w	r3, r0, r1
 8005488:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800548a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800548e:	689a      	ldr	r2, [r3, #8]
 8005490:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005494:	691b      	ldr	r3, [r3, #16]
 8005496:	431a      	orrs	r2, r3
 8005498:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800549c:	695b      	ldr	r3, [r3, #20]
 800549e:	431a      	orrs	r2, r3
 80054a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054a4:	69db      	ldr	r3, [r3, #28]
 80054a6:	4313      	orrs	r3, r2
 80054a8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80054ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	68db      	ldr	r3, [r3, #12]
 80054b4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80054b8:	f021 010c 	bic.w	r1, r1, #12
 80054bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054c0:	681a      	ldr	r2, [r3, #0]
 80054c2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80054c6:	430b      	orrs	r3, r1
 80054c8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80054ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	695b      	ldr	r3, [r3, #20]
 80054d2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80054d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054da:	6999      	ldr	r1, [r3, #24]
 80054dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054e0:	681a      	ldr	r2, [r3, #0]
 80054e2:	ea40 0301 	orr.w	r3, r0, r1
 80054e6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80054e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054ec:	681a      	ldr	r2, [r3, #0]
 80054ee:	4b8f      	ldr	r3, [pc, #572]	@ (800572c <UART_SetConfig+0x2cc>)
 80054f0:	429a      	cmp	r2, r3
 80054f2:	d005      	beq.n	8005500 <UART_SetConfig+0xa0>
 80054f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054f8:	681a      	ldr	r2, [r3, #0]
 80054fa:	4b8d      	ldr	r3, [pc, #564]	@ (8005730 <UART_SetConfig+0x2d0>)
 80054fc:	429a      	cmp	r2, r3
 80054fe:	d104      	bne.n	800550a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005500:	f7fe fd82 	bl	8004008 <HAL_RCC_GetPCLK2Freq>
 8005504:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005508:	e003      	b.n	8005512 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800550a:	f7fe fd69 	bl	8003fe0 <HAL_RCC_GetPCLK1Freq>
 800550e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005512:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005516:	69db      	ldr	r3, [r3, #28]
 8005518:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800551c:	f040 810c 	bne.w	8005738 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005520:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005524:	2200      	movs	r2, #0
 8005526:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800552a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800552e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005532:	4622      	mov	r2, r4
 8005534:	462b      	mov	r3, r5
 8005536:	1891      	adds	r1, r2, r2
 8005538:	65b9      	str	r1, [r7, #88]	@ 0x58
 800553a:	415b      	adcs	r3, r3
 800553c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800553e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005542:	4621      	mov	r1, r4
 8005544:	eb12 0801 	adds.w	r8, r2, r1
 8005548:	4629      	mov	r1, r5
 800554a:	eb43 0901 	adc.w	r9, r3, r1
 800554e:	f04f 0200 	mov.w	r2, #0
 8005552:	f04f 0300 	mov.w	r3, #0
 8005556:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800555a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800555e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005562:	4690      	mov	r8, r2
 8005564:	4699      	mov	r9, r3
 8005566:	4623      	mov	r3, r4
 8005568:	eb18 0303 	adds.w	r3, r8, r3
 800556c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005570:	462b      	mov	r3, r5
 8005572:	eb49 0303 	adc.w	r3, r9, r3
 8005576:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800557a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800557e:	685b      	ldr	r3, [r3, #4]
 8005580:	2200      	movs	r2, #0
 8005582:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005586:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800558a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800558e:	460b      	mov	r3, r1
 8005590:	18db      	adds	r3, r3, r3
 8005592:	653b      	str	r3, [r7, #80]	@ 0x50
 8005594:	4613      	mov	r3, r2
 8005596:	eb42 0303 	adc.w	r3, r2, r3
 800559a:	657b      	str	r3, [r7, #84]	@ 0x54
 800559c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80055a0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80055a4:	f7fb fb90 	bl	8000cc8 <__aeabi_uldivmod>
 80055a8:	4602      	mov	r2, r0
 80055aa:	460b      	mov	r3, r1
 80055ac:	4b61      	ldr	r3, [pc, #388]	@ (8005734 <UART_SetConfig+0x2d4>)
 80055ae:	fba3 2302 	umull	r2, r3, r3, r2
 80055b2:	095b      	lsrs	r3, r3, #5
 80055b4:	011c      	lsls	r4, r3, #4
 80055b6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80055ba:	2200      	movs	r2, #0
 80055bc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80055c0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80055c4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80055c8:	4642      	mov	r2, r8
 80055ca:	464b      	mov	r3, r9
 80055cc:	1891      	adds	r1, r2, r2
 80055ce:	64b9      	str	r1, [r7, #72]	@ 0x48
 80055d0:	415b      	adcs	r3, r3
 80055d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80055d4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80055d8:	4641      	mov	r1, r8
 80055da:	eb12 0a01 	adds.w	sl, r2, r1
 80055de:	4649      	mov	r1, r9
 80055e0:	eb43 0b01 	adc.w	fp, r3, r1
 80055e4:	f04f 0200 	mov.w	r2, #0
 80055e8:	f04f 0300 	mov.w	r3, #0
 80055ec:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80055f0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80055f4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80055f8:	4692      	mov	sl, r2
 80055fa:	469b      	mov	fp, r3
 80055fc:	4643      	mov	r3, r8
 80055fe:	eb1a 0303 	adds.w	r3, sl, r3
 8005602:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005606:	464b      	mov	r3, r9
 8005608:	eb4b 0303 	adc.w	r3, fp, r3
 800560c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005610:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005614:	685b      	ldr	r3, [r3, #4]
 8005616:	2200      	movs	r2, #0
 8005618:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800561c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005620:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005624:	460b      	mov	r3, r1
 8005626:	18db      	adds	r3, r3, r3
 8005628:	643b      	str	r3, [r7, #64]	@ 0x40
 800562a:	4613      	mov	r3, r2
 800562c:	eb42 0303 	adc.w	r3, r2, r3
 8005630:	647b      	str	r3, [r7, #68]	@ 0x44
 8005632:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005636:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800563a:	f7fb fb45 	bl	8000cc8 <__aeabi_uldivmod>
 800563e:	4602      	mov	r2, r0
 8005640:	460b      	mov	r3, r1
 8005642:	4611      	mov	r1, r2
 8005644:	4b3b      	ldr	r3, [pc, #236]	@ (8005734 <UART_SetConfig+0x2d4>)
 8005646:	fba3 2301 	umull	r2, r3, r3, r1
 800564a:	095b      	lsrs	r3, r3, #5
 800564c:	2264      	movs	r2, #100	@ 0x64
 800564e:	fb02 f303 	mul.w	r3, r2, r3
 8005652:	1acb      	subs	r3, r1, r3
 8005654:	00db      	lsls	r3, r3, #3
 8005656:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800565a:	4b36      	ldr	r3, [pc, #216]	@ (8005734 <UART_SetConfig+0x2d4>)
 800565c:	fba3 2302 	umull	r2, r3, r3, r2
 8005660:	095b      	lsrs	r3, r3, #5
 8005662:	005b      	lsls	r3, r3, #1
 8005664:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005668:	441c      	add	r4, r3
 800566a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800566e:	2200      	movs	r2, #0
 8005670:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005674:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005678:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800567c:	4642      	mov	r2, r8
 800567e:	464b      	mov	r3, r9
 8005680:	1891      	adds	r1, r2, r2
 8005682:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005684:	415b      	adcs	r3, r3
 8005686:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005688:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800568c:	4641      	mov	r1, r8
 800568e:	1851      	adds	r1, r2, r1
 8005690:	6339      	str	r1, [r7, #48]	@ 0x30
 8005692:	4649      	mov	r1, r9
 8005694:	414b      	adcs	r3, r1
 8005696:	637b      	str	r3, [r7, #52]	@ 0x34
 8005698:	f04f 0200 	mov.w	r2, #0
 800569c:	f04f 0300 	mov.w	r3, #0
 80056a0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80056a4:	4659      	mov	r1, fp
 80056a6:	00cb      	lsls	r3, r1, #3
 80056a8:	4651      	mov	r1, sl
 80056aa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80056ae:	4651      	mov	r1, sl
 80056b0:	00ca      	lsls	r2, r1, #3
 80056b2:	4610      	mov	r0, r2
 80056b4:	4619      	mov	r1, r3
 80056b6:	4603      	mov	r3, r0
 80056b8:	4642      	mov	r2, r8
 80056ba:	189b      	adds	r3, r3, r2
 80056bc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80056c0:	464b      	mov	r3, r9
 80056c2:	460a      	mov	r2, r1
 80056c4:	eb42 0303 	adc.w	r3, r2, r3
 80056c8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80056cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80056d0:	685b      	ldr	r3, [r3, #4]
 80056d2:	2200      	movs	r2, #0
 80056d4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80056d8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80056dc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80056e0:	460b      	mov	r3, r1
 80056e2:	18db      	adds	r3, r3, r3
 80056e4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80056e6:	4613      	mov	r3, r2
 80056e8:	eb42 0303 	adc.w	r3, r2, r3
 80056ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80056ee:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80056f2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80056f6:	f7fb fae7 	bl	8000cc8 <__aeabi_uldivmod>
 80056fa:	4602      	mov	r2, r0
 80056fc:	460b      	mov	r3, r1
 80056fe:	4b0d      	ldr	r3, [pc, #52]	@ (8005734 <UART_SetConfig+0x2d4>)
 8005700:	fba3 1302 	umull	r1, r3, r3, r2
 8005704:	095b      	lsrs	r3, r3, #5
 8005706:	2164      	movs	r1, #100	@ 0x64
 8005708:	fb01 f303 	mul.w	r3, r1, r3
 800570c:	1ad3      	subs	r3, r2, r3
 800570e:	00db      	lsls	r3, r3, #3
 8005710:	3332      	adds	r3, #50	@ 0x32
 8005712:	4a08      	ldr	r2, [pc, #32]	@ (8005734 <UART_SetConfig+0x2d4>)
 8005714:	fba2 2303 	umull	r2, r3, r2, r3
 8005718:	095b      	lsrs	r3, r3, #5
 800571a:	f003 0207 	and.w	r2, r3, #7
 800571e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	4422      	add	r2, r4
 8005726:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005728:	e106      	b.n	8005938 <UART_SetConfig+0x4d8>
 800572a:	bf00      	nop
 800572c:	40011000 	.word	0x40011000
 8005730:	40011400 	.word	0x40011400
 8005734:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005738:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800573c:	2200      	movs	r2, #0
 800573e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005742:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005746:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800574a:	4642      	mov	r2, r8
 800574c:	464b      	mov	r3, r9
 800574e:	1891      	adds	r1, r2, r2
 8005750:	6239      	str	r1, [r7, #32]
 8005752:	415b      	adcs	r3, r3
 8005754:	627b      	str	r3, [r7, #36]	@ 0x24
 8005756:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800575a:	4641      	mov	r1, r8
 800575c:	1854      	adds	r4, r2, r1
 800575e:	4649      	mov	r1, r9
 8005760:	eb43 0501 	adc.w	r5, r3, r1
 8005764:	f04f 0200 	mov.w	r2, #0
 8005768:	f04f 0300 	mov.w	r3, #0
 800576c:	00eb      	lsls	r3, r5, #3
 800576e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005772:	00e2      	lsls	r2, r4, #3
 8005774:	4614      	mov	r4, r2
 8005776:	461d      	mov	r5, r3
 8005778:	4643      	mov	r3, r8
 800577a:	18e3      	adds	r3, r4, r3
 800577c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005780:	464b      	mov	r3, r9
 8005782:	eb45 0303 	adc.w	r3, r5, r3
 8005786:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800578a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800578e:	685b      	ldr	r3, [r3, #4]
 8005790:	2200      	movs	r2, #0
 8005792:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005796:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800579a:	f04f 0200 	mov.w	r2, #0
 800579e:	f04f 0300 	mov.w	r3, #0
 80057a2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80057a6:	4629      	mov	r1, r5
 80057a8:	008b      	lsls	r3, r1, #2
 80057aa:	4621      	mov	r1, r4
 80057ac:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80057b0:	4621      	mov	r1, r4
 80057b2:	008a      	lsls	r2, r1, #2
 80057b4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80057b8:	f7fb fa86 	bl	8000cc8 <__aeabi_uldivmod>
 80057bc:	4602      	mov	r2, r0
 80057be:	460b      	mov	r3, r1
 80057c0:	4b60      	ldr	r3, [pc, #384]	@ (8005944 <UART_SetConfig+0x4e4>)
 80057c2:	fba3 2302 	umull	r2, r3, r3, r2
 80057c6:	095b      	lsrs	r3, r3, #5
 80057c8:	011c      	lsls	r4, r3, #4
 80057ca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80057ce:	2200      	movs	r2, #0
 80057d0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80057d4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80057d8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80057dc:	4642      	mov	r2, r8
 80057de:	464b      	mov	r3, r9
 80057e0:	1891      	adds	r1, r2, r2
 80057e2:	61b9      	str	r1, [r7, #24]
 80057e4:	415b      	adcs	r3, r3
 80057e6:	61fb      	str	r3, [r7, #28]
 80057e8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80057ec:	4641      	mov	r1, r8
 80057ee:	1851      	adds	r1, r2, r1
 80057f0:	6139      	str	r1, [r7, #16]
 80057f2:	4649      	mov	r1, r9
 80057f4:	414b      	adcs	r3, r1
 80057f6:	617b      	str	r3, [r7, #20]
 80057f8:	f04f 0200 	mov.w	r2, #0
 80057fc:	f04f 0300 	mov.w	r3, #0
 8005800:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005804:	4659      	mov	r1, fp
 8005806:	00cb      	lsls	r3, r1, #3
 8005808:	4651      	mov	r1, sl
 800580a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800580e:	4651      	mov	r1, sl
 8005810:	00ca      	lsls	r2, r1, #3
 8005812:	4610      	mov	r0, r2
 8005814:	4619      	mov	r1, r3
 8005816:	4603      	mov	r3, r0
 8005818:	4642      	mov	r2, r8
 800581a:	189b      	adds	r3, r3, r2
 800581c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005820:	464b      	mov	r3, r9
 8005822:	460a      	mov	r2, r1
 8005824:	eb42 0303 	adc.w	r3, r2, r3
 8005828:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800582c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005830:	685b      	ldr	r3, [r3, #4]
 8005832:	2200      	movs	r2, #0
 8005834:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005836:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005838:	f04f 0200 	mov.w	r2, #0
 800583c:	f04f 0300 	mov.w	r3, #0
 8005840:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005844:	4649      	mov	r1, r9
 8005846:	008b      	lsls	r3, r1, #2
 8005848:	4641      	mov	r1, r8
 800584a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800584e:	4641      	mov	r1, r8
 8005850:	008a      	lsls	r2, r1, #2
 8005852:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005856:	f7fb fa37 	bl	8000cc8 <__aeabi_uldivmod>
 800585a:	4602      	mov	r2, r0
 800585c:	460b      	mov	r3, r1
 800585e:	4611      	mov	r1, r2
 8005860:	4b38      	ldr	r3, [pc, #224]	@ (8005944 <UART_SetConfig+0x4e4>)
 8005862:	fba3 2301 	umull	r2, r3, r3, r1
 8005866:	095b      	lsrs	r3, r3, #5
 8005868:	2264      	movs	r2, #100	@ 0x64
 800586a:	fb02 f303 	mul.w	r3, r2, r3
 800586e:	1acb      	subs	r3, r1, r3
 8005870:	011b      	lsls	r3, r3, #4
 8005872:	3332      	adds	r3, #50	@ 0x32
 8005874:	4a33      	ldr	r2, [pc, #204]	@ (8005944 <UART_SetConfig+0x4e4>)
 8005876:	fba2 2303 	umull	r2, r3, r2, r3
 800587a:	095b      	lsrs	r3, r3, #5
 800587c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005880:	441c      	add	r4, r3
 8005882:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005886:	2200      	movs	r2, #0
 8005888:	673b      	str	r3, [r7, #112]	@ 0x70
 800588a:	677a      	str	r2, [r7, #116]	@ 0x74
 800588c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005890:	4642      	mov	r2, r8
 8005892:	464b      	mov	r3, r9
 8005894:	1891      	adds	r1, r2, r2
 8005896:	60b9      	str	r1, [r7, #8]
 8005898:	415b      	adcs	r3, r3
 800589a:	60fb      	str	r3, [r7, #12]
 800589c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80058a0:	4641      	mov	r1, r8
 80058a2:	1851      	adds	r1, r2, r1
 80058a4:	6039      	str	r1, [r7, #0]
 80058a6:	4649      	mov	r1, r9
 80058a8:	414b      	adcs	r3, r1
 80058aa:	607b      	str	r3, [r7, #4]
 80058ac:	f04f 0200 	mov.w	r2, #0
 80058b0:	f04f 0300 	mov.w	r3, #0
 80058b4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80058b8:	4659      	mov	r1, fp
 80058ba:	00cb      	lsls	r3, r1, #3
 80058bc:	4651      	mov	r1, sl
 80058be:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80058c2:	4651      	mov	r1, sl
 80058c4:	00ca      	lsls	r2, r1, #3
 80058c6:	4610      	mov	r0, r2
 80058c8:	4619      	mov	r1, r3
 80058ca:	4603      	mov	r3, r0
 80058cc:	4642      	mov	r2, r8
 80058ce:	189b      	adds	r3, r3, r2
 80058d0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80058d2:	464b      	mov	r3, r9
 80058d4:	460a      	mov	r2, r1
 80058d6:	eb42 0303 	adc.w	r3, r2, r3
 80058da:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80058dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80058e0:	685b      	ldr	r3, [r3, #4]
 80058e2:	2200      	movs	r2, #0
 80058e4:	663b      	str	r3, [r7, #96]	@ 0x60
 80058e6:	667a      	str	r2, [r7, #100]	@ 0x64
 80058e8:	f04f 0200 	mov.w	r2, #0
 80058ec:	f04f 0300 	mov.w	r3, #0
 80058f0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80058f4:	4649      	mov	r1, r9
 80058f6:	008b      	lsls	r3, r1, #2
 80058f8:	4641      	mov	r1, r8
 80058fa:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80058fe:	4641      	mov	r1, r8
 8005900:	008a      	lsls	r2, r1, #2
 8005902:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005906:	f7fb f9df 	bl	8000cc8 <__aeabi_uldivmod>
 800590a:	4602      	mov	r2, r0
 800590c:	460b      	mov	r3, r1
 800590e:	4b0d      	ldr	r3, [pc, #52]	@ (8005944 <UART_SetConfig+0x4e4>)
 8005910:	fba3 1302 	umull	r1, r3, r3, r2
 8005914:	095b      	lsrs	r3, r3, #5
 8005916:	2164      	movs	r1, #100	@ 0x64
 8005918:	fb01 f303 	mul.w	r3, r1, r3
 800591c:	1ad3      	subs	r3, r2, r3
 800591e:	011b      	lsls	r3, r3, #4
 8005920:	3332      	adds	r3, #50	@ 0x32
 8005922:	4a08      	ldr	r2, [pc, #32]	@ (8005944 <UART_SetConfig+0x4e4>)
 8005924:	fba2 2303 	umull	r2, r3, r2, r3
 8005928:	095b      	lsrs	r3, r3, #5
 800592a:	f003 020f 	and.w	r2, r3, #15
 800592e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	4422      	add	r2, r4
 8005936:	609a      	str	r2, [r3, #8]
}
 8005938:	bf00      	nop
 800593a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800593e:	46bd      	mov	sp, r7
 8005940:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005944:	51eb851f 	.word	0x51eb851f

08005948 <__cvt>:
 8005948:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800594c:	ec57 6b10 	vmov	r6, r7, d0
 8005950:	2f00      	cmp	r7, #0
 8005952:	460c      	mov	r4, r1
 8005954:	4619      	mov	r1, r3
 8005956:	463b      	mov	r3, r7
 8005958:	bfbb      	ittet	lt
 800595a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800595e:	461f      	movlt	r7, r3
 8005960:	2300      	movge	r3, #0
 8005962:	232d      	movlt	r3, #45	@ 0x2d
 8005964:	700b      	strb	r3, [r1, #0]
 8005966:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005968:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800596c:	4691      	mov	r9, r2
 800596e:	f023 0820 	bic.w	r8, r3, #32
 8005972:	bfbc      	itt	lt
 8005974:	4632      	movlt	r2, r6
 8005976:	4616      	movlt	r6, r2
 8005978:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800597c:	d005      	beq.n	800598a <__cvt+0x42>
 800597e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005982:	d100      	bne.n	8005986 <__cvt+0x3e>
 8005984:	3401      	adds	r4, #1
 8005986:	2102      	movs	r1, #2
 8005988:	e000      	b.n	800598c <__cvt+0x44>
 800598a:	2103      	movs	r1, #3
 800598c:	ab03      	add	r3, sp, #12
 800598e:	9301      	str	r3, [sp, #4]
 8005990:	ab02      	add	r3, sp, #8
 8005992:	9300      	str	r3, [sp, #0]
 8005994:	ec47 6b10 	vmov	d0, r6, r7
 8005998:	4653      	mov	r3, sl
 800599a:	4622      	mov	r2, r4
 800599c:	f001 f88c 	bl	8006ab8 <_dtoa_r>
 80059a0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80059a4:	4605      	mov	r5, r0
 80059a6:	d119      	bne.n	80059dc <__cvt+0x94>
 80059a8:	f019 0f01 	tst.w	r9, #1
 80059ac:	d00e      	beq.n	80059cc <__cvt+0x84>
 80059ae:	eb00 0904 	add.w	r9, r0, r4
 80059b2:	2200      	movs	r2, #0
 80059b4:	2300      	movs	r3, #0
 80059b6:	4630      	mov	r0, r6
 80059b8:	4639      	mov	r1, r7
 80059ba:	f7fb f8a5 	bl	8000b08 <__aeabi_dcmpeq>
 80059be:	b108      	cbz	r0, 80059c4 <__cvt+0x7c>
 80059c0:	f8cd 900c 	str.w	r9, [sp, #12]
 80059c4:	2230      	movs	r2, #48	@ 0x30
 80059c6:	9b03      	ldr	r3, [sp, #12]
 80059c8:	454b      	cmp	r3, r9
 80059ca:	d31e      	bcc.n	8005a0a <__cvt+0xc2>
 80059cc:	9b03      	ldr	r3, [sp, #12]
 80059ce:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80059d0:	1b5b      	subs	r3, r3, r5
 80059d2:	4628      	mov	r0, r5
 80059d4:	6013      	str	r3, [r2, #0]
 80059d6:	b004      	add	sp, #16
 80059d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80059dc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80059e0:	eb00 0904 	add.w	r9, r0, r4
 80059e4:	d1e5      	bne.n	80059b2 <__cvt+0x6a>
 80059e6:	7803      	ldrb	r3, [r0, #0]
 80059e8:	2b30      	cmp	r3, #48	@ 0x30
 80059ea:	d10a      	bne.n	8005a02 <__cvt+0xba>
 80059ec:	2200      	movs	r2, #0
 80059ee:	2300      	movs	r3, #0
 80059f0:	4630      	mov	r0, r6
 80059f2:	4639      	mov	r1, r7
 80059f4:	f7fb f888 	bl	8000b08 <__aeabi_dcmpeq>
 80059f8:	b918      	cbnz	r0, 8005a02 <__cvt+0xba>
 80059fa:	f1c4 0401 	rsb	r4, r4, #1
 80059fe:	f8ca 4000 	str.w	r4, [sl]
 8005a02:	f8da 3000 	ldr.w	r3, [sl]
 8005a06:	4499      	add	r9, r3
 8005a08:	e7d3      	b.n	80059b2 <__cvt+0x6a>
 8005a0a:	1c59      	adds	r1, r3, #1
 8005a0c:	9103      	str	r1, [sp, #12]
 8005a0e:	701a      	strb	r2, [r3, #0]
 8005a10:	e7d9      	b.n	80059c6 <__cvt+0x7e>

08005a12 <__exponent>:
 8005a12:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005a14:	2900      	cmp	r1, #0
 8005a16:	bfba      	itte	lt
 8005a18:	4249      	neglt	r1, r1
 8005a1a:	232d      	movlt	r3, #45	@ 0x2d
 8005a1c:	232b      	movge	r3, #43	@ 0x2b
 8005a1e:	2909      	cmp	r1, #9
 8005a20:	7002      	strb	r2, [r0, #0]
 8005a22:	7043      	strb	r3, [r0, #1]
 8005a24:	dd29      	ble.n	8005a7a <__exponent+0x68>
 8005a26:	f10d 0307 	add.w	r3, sp, #7
 8005a2a:	461d      	mov	r5, r3
 8005a2c:	270a      	movs	r7, #10
 8005a2e:	461a      	mov	r2, r3
 8005a30:	fbb1 f6f7 	udiv	r6, r1, r7
 8005a34:	fb07 1416 	mls	r4, r7, r6, r1
 8005a38:	3430      	adds	r4, #48	@ 0x30
 8005a3a:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005a3e:	460c      	mov	r4, r1
 8005a40:	2c63      	cmp	r4, #99	@ 0x63
 8005a42:	f103 33ff 	add.w	r3, r3, #4294967295
 8005a46:	4631      	mov	r1, r6
 8005a48:	dcf1      	bgt.n	8005a2e <__exponent+0x1c>
 8005a4a:	3130      	adds	r1, #48	@ 0x30
 8005a4c:	1e94      	subs	r4, r2, #2
 8005a4e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005a52:	1c41      	adds	r1, r0, #1
 8005a54:	4623      	mov	r3, r4
 8005a56:	42ab      	cmp	r3, r5
 8005a58:	d30a      	bcc.n	8005a70 <__exponent+0x5e>
 8005a5a:	f10d 0309 	add.w	r3, sp, #9
 8005a5e:	1a9b      	subs	r3, r3, r2
 8005a60:	42ac      	cmp	r4, r5
 8005a62:	bf88      	it	hi
 8005a64:	2300      	movhi	r3, #0
 8005a66:	3302      	adds	r3, #2
 8005a68:	4403      	add	r3, r0
 8005a6a:	1a18      	subs	r0, r3, r0
 8005a6c:	b003      	add	sp, #12
 8005a6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005a70:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005a74:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005a78:	e7ed      	b.n	8005a56 <__exponent+0x44>
 8005a7a:	2330      	movs	r3, #48	@ 0x30
 8005a7c:	3130      	adds	r1, #48	@ 0x30
 8005a7e:	7083      	strb	r3, [r0, #2]
 8005a80:	70c1      	strb	r1, [r0, #3]
 8005a82:	1d03      	adds	r3, r0, #4
 8005a84:	e7f1      	b.n	8005a6a <__exponent+0x58>
	...

08005a88 <_printf_float>:
 8005a88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a8c:	b08d      	sub	sp, #52	@ 0x34
 8005a8e:	460c      	mov	r4, r1
 8005a90:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8005a94:	4616      	mov	r6, r2
 8005a96:	461f      	mov	r7, r3
 8005a98:	4605      	mov	r5, r0
 8005a9a:	f000 fef9 	bl	8006890 <_localeconv_r>
 8005a9e:	6803      	ldr	r3, [r0, #0]
 8005aa0:	9304      	str	r3, [sp, #16]
 8005aa2:	4618      	mov	r0, r3
 8005aa4:	f7fa fc04 	bl	80002b0 <strlen>
 8005aa8:	2300      	movs	r3, #0
 8005aaa:	930a      	str	r3, [sp, #40]	@ 0x28
 8005aac:	f8d8 3000 	ldr.w	r3, [r8]
 8005ab0:	9005      	str	r0, [sp, #20]
 8005ab2:	3307      	adds	r3, #7
 8005ab4:	f023 0307 	bic.w	r3, r3, #7
 8005ab8:	f103 0208 	add.w	r2, r3, #8
 8005abc:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005ac0:	f8d4 b000 	ldr.w	fp, [r4]
 8005ac4:	f8c8 2000 	str.w	r2, [r8]
 8005ac8:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005acc:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005ad0:	9307      	str	r3, [sp, #28]
 8005ad2:	f8cd 8018 	str.w	r8, [sp, #24]
 8005ad6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005ada:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005ade:	4b9c      	ldr	r3, [pc, #624]	@ (8005d50 <_printf_float+0x2c8>)
 8005ae0:	f04f 32ff 	mov.w	r2, #4294967295
 8005ae4:	f7fb f842 	bl	8000b6c <__aeabi_dcmpun>
 8005ae8:	bb70      	cbnz	r0, 8005b48 <_printf_float+0xc0>
 8005aea:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005aee:	4b98      	ldr	r3, [pc, #608]	@ (8005d50 <_printf_float+0x2c8>)
 8005af0:	f04f 32ff 	mov.w	r2, #4294967295
 8005af4:	f7fb f81c 	bl	8000b30 <__aeabi_dcmple>
 8005af8:	bb30      	cbnz	r0, 8005b48 <_printf_float+0xc0>
 8005afa:	2200      	movs	r2, #0
 8005afc:	2300      	movs	r3, #0
 8005afe:	4640      	mov	r0, r8
 8005b00:	4649      	mov	r1, r9
 8005b02:	f7fb f80b 	bl	8000b1c <__aeabi_dcmplt>
 8005b06:	b110      	cbz	r0, 8005b0e <_printf_float+0x86>
 8005b08:	232d      	movs	r3, #45	@ 0x2d
 8005b0a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005b0e:	4a91      	ldr	r2, [pc, #580]	@ (8005d54 <_printf_float+0x2cc>)
 8005b10:	4b91      	ldr	r3, [pc, #580]	@ (8005d58 <_printf_float+0x2d0>)
 8005b12:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005b16:	bf8c      	ite	hi
 8005b18:	4690      	movhi	r8, r2
 8005b1a:	4698      	movls	r8, r3
 8005b1c:	2303      	movs	r3, #3
 8005b1e:	6123      	str	r3, [r4, #16]
 8005b20:	f02b 0304 	bic.w	r3, fp, #4
 8005b24:	6023      	str	r3, [r4, #0]
 8005b26:	f04f 0900 	mov.w	r9, #0
 8005b2a:	9700      	str	r7, [sp, #0]
 8005b2c:	4633      	mov	r3, r6
 8005b2e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8005b30:	4621      	mov	r1, r4
 8005b32:	4628      	mov	r0, r5
 8005b34:	f000 f9d2 	bl	8005edc <_printf_common>
 8005b38:	3001      	adds	r0, #1
 8005b3a:	f040 808d 	bne.w	8005c58 <_printf_float+0x1d0>
 8005b3e:	f04f 30ff 	mov.w	r0, #4294967295
 8005b42:	b00d      	add	sp, #52	@ 0x34
 8005b44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b48:	4642      	mov	r2, r8
 8005b4a:	464b      	mov	r3, r9
 8005b4c:	4640      	mov	r0, r8
 8005b4e:	4649      	mov	r1, r9
 8005b50:	f7fb f80c 	bl	8000b6c <__aeabi_dcmpun>
 8005b54:	b140      	cbz	r0, 8005b68 <_printf_float+0xe0>
 8005b56:	464b      	mov	r3, r9
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	bfbc      	itt	lt
 8005b5c:	232d      	movlt	r3, #45	@ 0x2d
 8005b5e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005b62:	4a7e      	ldr	r2, [pc, #504]	@ (8005d5c <_printf_float+0x2d4>)
 8005b64:	4b7e      	ldr	r3, [pc, #504]	@ (8005d60 <_printf_float+0x2d8>)
 8005b66:	e7d4      	b.n	8005b12 <_printf_float+0x8a>
 8005b68:	6863      	ldr	r3, [r4, #4]
 8005b6a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8005b6e:	9206      	str	r2, [sp, #24]
 8005b70:	1c5a      	adds	r2, r3, #1
 8005b72:	d13b      	bne.n	8005bec <_printf_float+0x164>
 8005b74:	2306      	movs	r3, #6
 8005b76:	6063      	str	r3, [r4, #4]
 8005b78:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8005b7c:	2300      	movs	r3, #0
 8005b7e:	6022      	str	r2, [r4, #0]
 8005b80:	9303      	str	r3, [sp, #12]
 8005b82:	ab0a      	add	r3, sp, #40	@ 0x28
 8005b84:	e9cd a301 	strd	sl, r3, [sp, #4]
 8005b88:	ab09      	add	r3, sp, #36	@ 0x24
 8005b8a:	9300      	str	r3, [sp, #0]
 8005b8c:	6861      	ldr	r1, [r4, #4]
 8005b8e:	ec49 8b10 	vmov	d0, r8, r9
 8005b92:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8005b96:	4628      	mov	r0, r5
 8005b98:	f7ff fed6 	bl	8005948 <__cvt>
 8005b9c:	9b06      	ldr	r3, [sp, #24]
 8005b9e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005ba0:	2b47      	cmp	r3, #71	@ 0x47
 8005ba2:	4680      	mov	r8, r0
 8005ba4:	d129      	bne.n	8005bfa <_printf_float+0x172>
 8005ba6:	1cc8      	adds	r0, r1, #3
 8005ba8:	db02      	blt.n	8005bb0 <_printf_float+0x128>
 8005baa:	6863      	ldr	r3, [r4, #4]
 8005bac:	4299      	cmp	r1, r3
 8005bae:	dd41      	ble.n	8005c34 <_printf_float+0x1ac>
 8005bb0:	f1aa 0a02 	sub.w	sl, sl, #2
 8005bb4:	fa5f fa8a 	uxtb.w	sl, sl
 8005bb8:	3901      	subs	r1, #1
 8005bba:	4652      	mov	r2, sl
 8005bbc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005bc0:	9109      	str	r1, [sp, #36]	@ 0x24
 8005bc2:	f7ff ff26 	bl	8005a12 <__exponent>
 8005bc6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005bc8:	1813      	adds	r3, r2, r0
 8005bca:	2a01      	cmp	r2, #1
 8005bcc:	4681      	mov	r9, r0
 8005bce:	6123      	str	r3, [r4, #16]
 8005bd0:	dc02      	bgt.n	8005bd8 <_printf_float+0x150>
 8005bd2:	6822      	ldr	r2, [r4, #0]
 8005bd4:	07d2      	lsls	r2, r2, #31
 8005bd6:	d501      	bpl.n	8005bdc <_printf_float+0x154>
 8005bd8:	3301      	adds	r3, #1
 8005bda:	6123      	str	r3, [r4, #16]
 8005bdc:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d0a2      	beq.n	8005b2a <_printf_float+0xa2>
 8005be4:	232d      	movs	r3, #45	@ 0x2d
 8005be6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005bea:	e79e      	b.n	8005b2a <_printf_float+0xa2>
 8005bec:	9a06      	ldr	r2, [sp, #24]
 8005bee:	2a47      	cmp	r2, #71	@ 0x47
 8005bf0:	d1c2      	bne.n	8005b78 <_printf_float+0xf0>
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d1c0      	bne.n	8005b78 <_printf_float+0xf0>
 8005bf6:	2301      	movs	r3, #1
 8005bf8:	e7bd      	b.n	8005b76 <_printf_float+0xee>
 8005bfa:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005bfe:	d9db      	bls.n	8005bb8 <_printf_float+0x130>
 8005c00:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005c04:	d118      	bne.n	8005c38 <_printf_float+0x1b0>
 8005c06:	2900      	cmp	r1, #0
 8005c08:	6863      	ldr	r3, [r4, #4]
 8005c0a:	dd0b      	ble.n	8005c24 <_printf_float+0x19c>
 8005c0c:	6121      	str	r1, [r4, #16]
 8005c0e:	b913      	cbnz	r3, 8005c16 <_printf_float+0x18e>
 8005c10:	6822      	ldr	r2, [r4, #0]
 8005c12:	07d0      	lsls	r0, r2, #31
 8005c14:	d502      	bpl.n	8005c1c <_printf_float+0x194>
 8005c16:	3301      	adds	r3, #1
 8005c18:	440b      	add	r3, r1
 8005c1a:	6123      	str	r3, [r4, #16]
 8005c1c:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005c1e:	f04f 0900 	mov.w	r9, #0
 8005c22:	e7db      	b.n	8005bdc <_printf_float+0x154>
 8005c24:	b913      	cbnz	r3, 8005c2c <_printf_float+0x1a4>
 8005c26:	6822      	ldr	r2, [r4, #0]
 8005c28:	07d2      	lsls	r2, r2, #31
 8005c2a:	d501      	bpl.n	8005c30 <_printf_float+0x1a8>
 8005c2c:	3302      	adds	r3, #2
 8005c2e:	e7f4      	b.n	8005c1a <_printf_float+0x192>
 8005c30:	2301      	movs	r3, #1
 8005c32:	e7f2      	b.n	8005c1a <_printf_float+0x192>
 8005c34:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005c38:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005c3a:	4299      	cmp	r1, r3
 8005c3c:	db05      	blt.n	8005c4a <_printf_float+0x1c2>
 8005c3e:	6823      	ldr	r3, [r4, #0]
 8005c40:	6121      	str	r1, [r4, #16]
 8005c42:	07d8      	lsls	r0, r3, #31
 8005c44:	d5ea      	bpl.n	8005c1c <_printf_float+0x194>
 8005c46:	1c4b      	adds	r3, r1, #1
 8005c48:	e7e7      	b.n	8005c1a <_printf_float+0x192>
 8005c4a:	2900      	cmp	r1, #0
 8005c4c:	bfd4      	ite	le
 8005c4e:	f1c1 0202 	rsble	r2, r1, #2
 8005c52:	2201      	movgt	r2, #1
 8005c54:	4413      	add	r3, r2
 8005c56:	e7e0      	b.n	8005c1a <_printf_float+0x192>
 8005c58:	6823      	ldr	r3, [r4, #0]
 8005c5a:	055a      	lsls	r2, r3, #21
 8005c5c:	d407      	bmi.n	8005c6e <_printf_float+0x1e6>
 8005c5e:	6923      	ldr	r3, [r4, #16]
 8005c60:	4642      	mov	r2, r8
 8005c62:	4631      	mov	r1, r6
 8005c64:	4628      	mov	r0, r5
 8005c66:	47b8      	blx	r7
 8005c68:	3001      	adds	r0, #1
 8005c6a:	d12b      	bne.n	8005cc4 <_printf_float+0x23c>
 8005c6c:	e767      	b.n	8005b3e <_printf_float+0xb6>
 8005c6e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005c72:	f240 80dd 	bls.w	8005e30 <_printf_float+0x3a8>
 8005c76:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005c7a:	2200      	movs	r2, #0
 8005c7c:	2300      	movs	r3, #0
 8005c7e:	f7fa ff43 	bl	8000b08 <__aeabi_dcmpeq>
 8005c82:	2800      	cmp	r0, #0
 8005c84:	d033      	beq.n	8005cee <_printf_float+0x266>
 8005c86:	4a37      	ldr	r2, [pc, #220]	@ (8005d64 <_printf_float+0x2dc>)
 8005c88:	2301      	movs	r3, #1
 8005c8a:	4631      	mov	r1, r6
 8005c8c:	4628      	mov	r0, r5
 8005c8e:	47b8      	blx	r7
 8005c90:	3001      	adds	r0, #1
 8005c92:	f43f af54 	beq.w	8005b3e <_printf_float+0xb6>
 8005c96:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8005c9a:	4543      	cmp	r3, r8
 8005c9c:	db02      	blt.n	8005ca4 <_printf_float+0x21c>
 8005c9e:	6823      	ldr	r3, [r4, #0]
 8005ca0:	07d8      	lsls	r0, r3, #31
 8005ca2:	d50f      	bpl.n	8005cc4 <_printf_float+0x23c>
 8005ca4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005ca8:	4631      	mov	r1, r6
 8005caa:	4628      	mov	r0, r5
 8005cac:	47b8      	blx	r7
 8005cae:	3001      	adds	r0, #1
 8005cb0:	f43f af45 	beq.w	8005b3e <_printf_float+0xb6>
 8005cb4:	f04f 0900 	mov.w	r9, #0
 8005cb8:	f108 38ff 	add.w	r8, r8, #4294967295
 8005cbc:	f104 0a1a 	add.w	sl, r4, #26
 8005cc0:	45c8      	cmp	r8, r9
 8005cc2:	dc09      	bgt.n	8005cd8 <_printf_float+0x250>
 8005cc4:	6823      	ldr	r3, [r4, #0]
 8005cc6:	079b      	lsls	r3, r3, #30
 8005cc8:	f100 8103 	bmi.w	8005ed2 <_printf_float+0x44a>
 8005ccc:	68e0      	ldr	r0, [r4, #12]
 8005cce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005cd0:	4298      	cmp	r0, r3
 8005cd2:	bfb8      	it	lt
 8005cd4:	4618      	movlt	r0, r3
 8005cd6:	e734      	b.n	8005b42 <_printf_float+0xba>
 8005cd8:	2301      	movs	r3, #1
 8005cda:	4652      	mov	r2, sl
 8005cdc:	4631      	mov	r1, r6
 8005cde:	4628      	mov	r0, r5
 8005ce0:	47b8      	blx	r7
 8005ce2:	3001      	adds	r0, #1
 8005ce4:	f43f af2b 	beq.w	8005b3e <_printf_float+0xb6>
 8005ce8:	f109 0901 	add.w	r9, r9, #1
 8005cec:	e7e8      	b.n	8005cc0 <_printf_float+0x238>
 8005cee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	dc39      	bgt.n	8005d68 <_printf_float+0x2e0>
 8005cf4:	4a1b      	ldr	r2, [pc, #108]	@ (8005d64 <_printf_float+0x2dc>)
 8005cf6:	2301      	movs	r3, #1
 8005cf8:	4631      	mov	r1, r6
 8005cfa:	4628      	mov	r0, r5
 8005cfc:	47b8      	blx	r7
 8005cfe:	3001      	adds	r0, #1
 8005d00:	f43f af1d 	beq.w	8005b3e <_printf_float+0xb6>
 8005d04:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8005d08:	ea59 0303 	orrs.w	r3, r9, r3
 8005d0c:	d102      	bne.n	8005d14 <_printf_float+0x28c>
 8005d0e:	6823      	ldr	r3, [r4, #0]
 8005d10:	07d9      	lsls	r1, r3, #31
 8005d12:	d5d7      	bpl.n	8005cc4 <_printf_float+0x23c>
 8005d14:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005d18:	4631      	mov	r1, r6
 8005d1a:	4628      	mov	r0, r5
 8005d1c:	47b8      	blx	r7
 8005d1e:	3001      	adds	r0, #1
 8005d20:	f43f af0d 	beq.w	8005b3e <_printf_float+0xb6>
 8005d24:	f04f 0a00 	mov.w	sl, #0
 8005d28:	f104 0b1a 	add.w	fp, r4, #26
 8005d2c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005d2e:	425b      	negs	r3, r3
 8005d30:	4553      	cmp	r3, sl
 8005d32:	dc01      	bgt.n	8005d38 <_printf_float+0x2b0>
 8005d34:	464b      	mov	r3, r9
 8005d36:	e793      	b.n	8005c60 <_printf_float+0x1d8>
 8005d38:	2301      	movs	r3, #1
 8005d3a:	465a      	mov	r2, fp
 8005d3c:	4631      	mov	r1, r6
 8005d3e:	4628      	mov	r0, r5
 8005d40:	47b8      	blx	r7
 8005d42:	3001      	adds	r0, #1
 8005d44:	f43f aefb 	beq.w	8005b3e <_printf_float+0xb6>
 8005d48:	f10a 0a01 	add.w	sl, sl, #1
 8005d4c:	e7ee      	b.n	8005d2c <_printf_float+0x2a4>
 8005d4e:	bf00      	nop
 8005d50:	7fefffff 	.word	0x7fefffff
 8005d54:	0800a3ec 	.word	0x0800a3ec
 8005d58:	0800a3e8 	.word	0x0800a3e8
 8005d5c:	0800a3f4 	.word	0x0800a3f4
 8005d60:	0800a3f0 	.word	0x0800a3f0
 8005d64:	0800a3f8 	.word	0x0800a3f8
 8005d68:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005d6a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005d6e:	4553      	cmp	r3, sl
 8005d70:	bfa8      	it	ge
 8005d72:	4653      	movge	r3, sl
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	4699      	mov	r9, r3
 8005d78:	dc36      	bgt.n	8005de8 <_printf_float+0x360>
 8005d7a:	f04f 0b00 	mov.w	fp, #0
 8005d7e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005d82:	f104 021a 	add.w	r2, r4, #26
 8005d86:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005d88:	9306      	str	r3, [sp, #24]
 8005d8a:	eba3 0309 	sub.w	r3, r3, r9
 8005d8e:	455b      	cmp	r3, fp
 8005d90:	dc31      	bgt.n	8005df6 <_printf_float+0x36e>
 8005d92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005d94:	459a      	cmp	sl, r3
 8005d96:	dc3a      	bgt.n	8005e0e <_printf_float+0x386>
 8005d98:	6823      	ldr	r3, [r4, #0]
 8005d9a:	07da      	lsls	r2, r3, #31
 8005d9c:	d437      	bmi.n	8005e0e <_printf_float+0x386>
 8005d9e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005da0:	ebaa 0903 	sub.w	r9, sl, r3
 8005da4:	9b06      	ldr	r3, [sp, #24]
 8005da6:	ebaa 0303 	sub.w	r3, sl, r3
 8005daa:	4599      	cmp	r9, r3
 8005dac:	bfa8      	it	ge
 8005dae:	4699      	movge	r9, r3
 8005db0:	f1b9 0f00 	cmp.w	r9, #0
 8005db4:	dc33      	bgt.n	8005e1e <_printf_float+0x396>
 8005db6:	f04f 0800 	mov.w	r8, #0
 8005dba:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005dbe:	f104 0b1a 	add.w	fp, r4, #26
 8005dc2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005dc4:	ebaa 0303 	sub.w	r3, sl, r3
 8005dc8:	eba3 0309 	sub.w	r3, r3, r9
 8005dcc:	4543      	cmp	r3, r8
 8005dce:	f77f af79 	ble.w	8005cc4 <_printf_float+0x23c>
 8005dd2:	2301      	movs	r3, #1
 8005dd4:	465a      	mov	r2, fp
 8005dd6:	4631      	mov	r1, r6
 8005dd8:	4628      	mov	r0, r5
 8005dda:	47b8      	blx	r7
 8005ddc:	3001      	adds	r0, #1
 8005dde:	f43f aeae 	beq.w	8005b3e <_printf_float+0xb6>
 8005de2:	f108 0801 	add.w	r8, r8, #1
 8005de6:	e7ec      	b.n	8005dc2 <_printf_float+0x33a>
 8005de8:	4642      	mov	r2, r8
 8005dea:	4631      	mov	r1, r6
 8005dec:	4628      	mov	r0, r5
 8005dee:	47b8      	blx	r7
 8005df0:	3001      	adds	r0, #1
 8005df2:	d1c2      	bne.n	8005d7a <_printf_float+0x2f2>
 8005df4:	e6a3      	b.n	8005b3e <_printf_float+0xb6>
 8005df6:	2301      	movs	r3, #1
 8005df8:	4631      	mov	r1, r6
 8005dfa:	4628      	mov	r0, r5
 8005dfc:	9206      	str	r2, [sp, #24]
 8005dfe:	47b8      	blx	r7
 8005e00:	3001      	adds	r0, #1
 8005e02:	f43f ae9c 	beq.w	8005b3e <_printf_float+0xb6>
 8005e06:	9a06      	ldr	r2, [sp, #24]
 8005e08:	f10b 0b01 	add.w	fp, fp, #1
 8005e0c:	e7bb      	b.n	8005d86 <_printf_float+0x2fe>
 8005e0e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005e12:	4631      	mov	r1, r6
 8005e14:	4628      	mov	r0, r5
 8005e16:	47b8      	blx	r7
 8005e18:	3001      	adds	r0, #1
 8005e1a:	d1c0      	bne.n	8005d9e <_printf_float+0x316>
 8005e1c:	e68f      	b.n	8005b3e <_printf_float+0xb6>
 8005e1e:	9a06      	ldr	r2, [sp, #24]
 8005e20:	464b      	mov	r3, r9
 8005e22:	4442      	add	r2, r8
 8005e24:	4631      	mov	r1, r6
 8005e26:	4628      	mov	r0, r5
 8005e28:	47b8      	blx	r7
 8005e2a:	3001      	adds	r0, #1
 8005e2c:	d1c3      	bne.n	8005db6 <_printf_float+0x32e>
 8005e2e:	e686      	b.n	8005b3e <_printf_float+0xb6>
 8005e30:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005e34:	f1ba 0f01 	cmp.w	sl, #1
 8005e38:	dc01      	bgt.n	8005e3e <_printf_float+0x3b6>
 8005e3a:	07db      	lsls	r3, r3, #31
 8005e3c:	d536      	bpl.n	8005eac <_printf_float+0x424>
 8005e3e:	2301      	movs	r3, #1
 8005e40:	4642      	mov	r2, r8
 8005e42:	4631      	mov	r1, r6
 8005e44:	4628      	mov	r0, r5
 8005e46:	47b8      	blx	r7
 8005e48:	3001      	adds	r0, #1
 8005e4a:	f43f ae78 	beq.w	8005b3e <_printf_float+0xb6>
 8005e4e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005e52:	4631      	mov	r1, r6
 8005e54:	4628      	mov	r0, r5
 8005e56:	47b8      	blx	r7
 8005e58:	3001      	adds	r0, #1
 8005e5a:	f43f ae70 	beq.w	8005b3e <_printf_float+0xb6>
 8005e5e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005e62:	2200      	movs	r2, #0
 8005e64:	2300      	movs	r3, #0
 8005e66:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005e6a:	f7fa fe4d 	bl	8000b08 <__aeabi_dcmpeq>
 8005e6e:	b9c0      	cbnz	r0, 8005ea2 <_printf_float+0x41a>
 8005e70:	4653      	mov	r3, sl
 8005e72:	f108 0201 	add.w	r2, r8, #1
 8005e76:	4631      	mov	r1, r6
 8005e78:	4628      	mov	r0, r5
 8005e7a:	47b8      	blx	r7
 8005e7c:	3001      	adds	r0, #1
 8005e7e:	d10c      	bne.n	8005e9a <_printf_float+0x412>
 8005e80:	e65d      	b.n	8005b3e <_printf_float+0xb6>
 8005e82:	2301      	movs	r3, #1
 8005e84:	465a      	mov	r2, fp
 8005e86:	4631      	mov	r1, r6
 8005e88:	4628      	mov	r0, r5
 8005e8a:	47b8      	blx	r7
 8005e8c:	3001      	adds	r0, #1
 8005e8e:	f43f ae56 	beq.w	8005b3e <_printf_float+0xb6>
 8005e92:	f108 0801 	add.w	r8, r8, #1
 8005e96:	45d0      	cmp	r8, sl
 8005e98:	dbf3      	blt.n	8005e82 <_printf_float+0x3fa>
 8005e9a:	464b      	mov	r3, r9
 8005e9c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005ea0:	e6df      	b.n	8005c62 <_printf_float+0x1da>
 8005ea2:	f04f 0800 	mov.w	r8, #0
 8005ea6:	f104 0b1a 	add.w	fp, r4, #26
 8005eaa:	e7f4      	b.n	8005e96 <_printf_float+0x40e>
 8005eac:	2301      	movs	r3, #1
 8005eae:	4642      	mov	r2, r8
 8005eb0:	e7e1      	b.n	8005e76 <_printf_float+0x3ee>
 8005eb2:	2301      	movs	r3, #1
 8005eb4:	464a      	mov	r2, r9
 8005eb6:	4631      	mov	r1, r6
 8005eb8:	4628      	mov	r0, r5
 8005eba:	47b8      	blx	r7
 8005ebc:	3001      	adds	r0, #1
 8005ebe:	f43f ae3e 	beq.w	8005b3e <_printf_float+0xb6>
 8005ec2:	f108 0801 	add.w	r8, r8, #1
 8005ec6:	68e3      	ldr	r3, [r4, #12]
 8005ec8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005eca:	1a5b      	subs	r3, r3, r1
 8005ecc:	4543      	cmp	r3, r8
 8005ece:	dcf0      	bgt.n	8005eb2 <_printf_float+0x42a>
 8005ed0:	e6fc      	b.n	8005ccc <_printf_float+0x244>
 8005ed2:	f04f 0800 	mov.w	r8, #0
 8005ed6:	f104 0919 	add.w	r9, r4, #25
 8005eda:	e7f4      	b.n	8005ec6 <_printf_float+0x43e>

08005edc <_printf_common>:
 8005edc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005ee0:	4616      	mov	r6, r2
 8005ee2:	4698      	mov	r8, r3
 8005ee4:	688a      	ldr	r2, [r1, #8]
 8005ee6:	690b      	ldr	r3, [r1, #16]
 8005ee8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005eec:	4293      	cmp	r3, r2
 8005eee:	bfb8      	it	lt
 8005ef0:	4613      	movlt	r3, r2
 8005ef2:	6033      	str	r3, [r6, #0]
 8005ef4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005ef8:	4607      	mov	r7, r0
 8005efa:	460c      	mov	r4, r1
 8005efc:	b10a      	cbz	r2, 8005f02 <_printf_common+0x26>
 8005efe:	3301      	adds	r3, #1
 8005f00:	6033      	str	r3, [r6, #0]
 8005f02:	6823      	ldr	r3, [r4, #0]
 8005f04:	0699      	lsls	r1, r3, #26
 8005f06:	bf42      	ittt	mi
 8005f08:	6833      	ldrmi	r3, [r6, #0]
 8005f0a:	3302      	addmi	r3, #2
 8005f0c:	6033      	strmi	r3, [r6, #0]
 8005f0e:	6825      	ldr	r5, [r4, #0]
 8005f10:	f015 0506 	ands.w	r5, r5, #6
 8005f14:	d106      	bne.n	8005f24 <_printf_common+0x48>
 8005f16:	f104 0a19 	add.w	sl, r4, #25
 8005f1a:	68e3      	ldr	r3, [r4, #12]
 8005f1c:	6832      	ldr	r2, [r6, #0]
 8005f1e:	1a9b      	subs	r3, r3, r2
 8005f20:	42ab      	cmp	r3, r5
 8005f22:	dc26      	bgt.n	8005f72 <_printf_common+0x96>
 8005f24:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005f28:	6822      	ldr	r2, [r4, #0]
 8005f2a:	3b00      	subs	r3, #0
 8005f2c:	bf18      	it	ne
 8005f2e:	2301      	movne	r3, #1
 8005f30:	0692      	lsls	r2, r2, #26
 8005f32:	d42b      	bmi.n	8005f8c <_printf_common+0xb0>
 8005f34:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005f38:	4641      	mov	r1, r8
 8005f3a:	4638      	mov	r0, r7
 8005f3c:	47c8      	blx	r9
 8005f3e:	3001      	adds	r0, #1
 8005f40:	d01e      	beq.n	8005f80 <_printf_common+0xa4>
 8005f42:	6823      	ldr	r3, [r4, #0]
 8005f44:	6922      	ldr	r2, [r4, #16]
 8005f46:	f003 0306 	and.w	r3, r3, #6
 8005f4a:	2b04      	cmp	r3, #4
 8005f4c:	bf02      	ittt	eq
 8005f4e:	68e5      	ldreq	r5, [r4, #12]
 8005f50:	6833      	ldreq	r3, [r6, #0]
 8005f52:	1aed      	subeq	r5, r5, r3
 8005f54:	68a3      	ldr	r3, [r4, #8]
 8005f56:	bf0c      	ite	eq
 8005f58:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005f5c:	2500      	movne	r5, #0
 8005f5e:	4293      	cmp	r3, r2
 8005f60:	bfc4      	itt	gt
 8005f62:	1a9b      	subgt	r3, r3, r2
 8005f64:	18ed      	addgt	r5, r5, r3
 8005f66:	2600      	movs	r6, #0
 8005f68:	341a      	adds	r4, #26
 8005f6a:	42b5      	cmp	r5, r6
 8005f6c:	d11a      	bne.n	8005fa4 <_printf_common+0xc8>
 8005f6e:	2000      	movs	r0, #0
 8005f70:	e008      	b.n	8005f84 <_printf_common+0xa8>
 8005f72:	2301      	movs	r3, #1
 8005f74:	4652      	mov	r2, sl
 8005f76:	4641      	mov	r1, r8
 8005f78:	4638      	mov	r0, r7
 8005f7a:	47c8      	blx	r9
 8005f7c:	3001      	adds	r0, #1
 8005f7e:	d103      	bne.n	8005f88 <_printf_common+0xac>
 8005f80:	f04f 30ff 	mov.w	r0, #4294967295
 8005f84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005f88:	3501      	adds	r5, #1
 8005f8a:	e7c6      	b.n	8005f1a <_printf_common+0x3e>
 8005f8c:	18e1      	adds	r1, r4, r3
 8005f8e:	1c5a      	adds	r2, r3, #1
 8005f90:	2030      	movs	r0, #48	@ 0x30
 8005f92:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005f96:	4422      	add	r2, r4
 8005f98:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005f9c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005fa0:	3302      	adds	r3, #2
 8005fa2:	e7c7      	b.n	8005f34 <_printf_common+0x58>
 8005fa4:	2301      	movs	r3, #1
 8005fa6:	4622      	mov	r2, r4
 8005fa8:	4641      	mov	r1, r8
 8005faa:	4638      	mov	r0, r7
 8005fac:	47c8      	blx	r9
 8005fae:	3001      	adds	r0, #1
 8005fb0:	d0e6      	beq.n	8005f80 <_printf_common+0xa4>
 8005fb2:	3601      	adds	r6, #1
 8005fb4:	e7d9      	b.n	8005f6a <_printf_common+0x8e>
	...

08005fb8 <_printf_i>:
 8005fb8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005fbc:	7e0f      	ldrb	r7, [r1, #24]
 8005fbe:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005fc0:	2f78      	cmp	r7, #120	@ 0x78
 8005fc2:	4691      	mov	r9, r2
 8005fc4:	4680      	mov	r8, r0
 8005fc6:	460c      	mov	r4, r1
 8005fc8:	469a      	mov	sl, r3
 8005fca:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005fce:	d807      	bhi.n	8005fe0 <_printf_i+0x28>
 8005fd0:	2f62      	cmp	r7, #98	@ 0x62
 8005fd2:	d80a      	bhi.n	8005fea <_printf_i+0x32>
 8005fd4:	2f00      	cmp	r7, #0
 8005fd6:	f000 80d1 	beq.w	800617c <_printf_i+0x1c4>
 8005fda:	2f58      	cmp	r7, #88	@ 0x58
 8005fdc:	f000 80b8 	beq.w	8006150 <_printf_i+0x198>
 8005fe0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005fe4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005fe8:	e03a      	b.n	8006060 <_printf_i+0xa8>
 8005fea:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005fee:	2b15      	cmp	r3, #21
 8005ff0:	d8f6      	bhi.n	8005fe0 <_printf_i+0x28>
 8005ff2:	a101      	add	r1, pc, #4	@ (adr r1, 8005ff8 <_printf_i+0x40>)
 8005ff4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005ff8:	08006051 	.word	0x08006051
 8005ffc:	08006065 	.word	0x08006065
 8006000:	08005fe1 	.word	0x08005fe1
 8006004:	08005fe1 	.word	0x08005fe1
 8006008:	08005fe1 	.word	0x08005fe1
 800600c:	08005fe1 	.word	0x08005fe1
 8006010:	08006065 	.word	0x08006065
 8006014:	08005fe1 	.word	0x08005fe1
 8006018:	08005fe1 	.word	0x08005fe1
 800601c:	08005fe1 	.word	0x08005fe1
 8006020:	08005fe1 	.word	0x08005fe1
 8006024:	08006163 	.word	0x08006163
 8006028:	0800608f 	.word	0x0800608f
 800602c:	0800611d 	.word	0x0800611d
 8006030:	08005fe1 	.word	0x08005fe1
 8006034:	08005fe1 	.word	0x08005fe1
 8006038:	08006185 	.word	0x08006185
 800603c:	08005fe1 	.word	0x08005fe1
 8006040:	0800608f 	.word	0x0800608f
 8006044:	08005fe1 	.word	0x08005fe1
 8006048:	08005fe1 	.word	0x08005fe1
 800604c:	08006125 	.word	0x08006125
 8006050:	6833      	ldr	r3, [r6, #0]
 8006052:	1d1a      	adds	r2, r3, #4
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	6032      	str	r2, [r6, #0]
 8006058:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800605c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006060:	2301      	movs	r3, #1
 8006062:	e09c      	b.n	800619e <_printf_i+0x1e6>
 8006064:	6833      	ldr	r3, [r6, #0]
 8006066:	6820      	ldr	r0, [r4, #0]
 8006068:	1d19      	adds	r1, r3, #4
 800606a:	6031      	str	r1, [r6, #0]
 800606c:	0606      	lsls	r6, r0, #24
 800606e:	d501      	bpl.n	8006074 <_printf_i+0xbc>
 8006070:	681d      	ldr	r5, [r3, #0]
 8006072:	e003      	b.n	800607c <_printf_i+0xc4>
 8006074:	0645      	lsls	r5, r0, #25
 8006076:	d5fb      	bpl.n	8006070 <_printf_i+0xb8>
 8006078:	f9b3 5000 	ldrsh.w	r5, [r3]
 800607c:	2d00      	cmp	r5, #0
 800607e:	da03      	bge.n	8006088 <_printf_i+0xd0>
 8006080:	232d      	movs	r3, #45	@ 0x2d
 8006082:	426d      	negs	r5, r5
 8006084:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006088:	4858      	ldr	r0, [pc, #352]	@ (80061ec <_printf_i+0x234>)
 800608a:	230a      	movs	r3, #10
 800608c:	e011      	b.n	80060b2 <_printf_i+0xfa>
 800608e:	6821      	ldr	r1, [r4, #0]
 8006090:	6833      	ldr	r3, [r6, #0]
 8006092:	0608      	lsls	r0, r1, #24
 8006094:	f853 5b04 	ldr.w	r5, [r3], #4
 8006098:	d402      	bmi.n	80060a0 <_printf_i+0xe8>
 800609a:	0649      	lsls	r1, r1, #25
 800609c:	bf48      	it	mi
 800609e:	b2ad      	uxthmi	r5, r5
 80060a0:	2f6f      	cmp	r7, #111	@ 0x6f
 80060a2:	4852      	ldr	r0, [pc, #328]	@ (80061ec <_printf_i+0x234>)
 80060a4:	6033      	str	r3, [r6, #0]
 80060a6:	bf14      	ite	ne
 80060a8:	230a      	movne	r3, #10
 80060aa:	2308      	moveq	r3, #8
 80060ac:	2100      	movs	r1, #0
 80060ae:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80060b2:	6866      	ldr	r6, [r4, #4]
 80060b4:	60a6      	str	r6, [r4, #8]
 80060b6:	2e00      	cmp	r6, #0
 80060b8:	db05      	blt.n	80060c6 <_printf_i+0x10e>
 80060ba:	6821      	ldr	r1, [r4, #0]
 80060bc:	432e      	orrs	r6, r5
 80060be:	f021 0104 	bic.w	r1, r1, #4
 80060c2:	6021      	str	r1, [r4, #0]
 80060c4:	d04b      	beq.n	800615e <_printf_i+0x1a6>
 80060c6:	4616      	mov	r6, r2
 80060c8:	fbb5 f1f3 	udiv	r1, r5, r3
 80060cc:	fb03 5711 	mls	r7, r3, r1, r5
 80060d0:	5dc7      	ldrb	r7, [r0, r7]
 80060d2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80060d6:	462f      	mov	r7, r5
 80060d8:	42bb      	cmp	r3, r7
 80060da:	460d      	mov	r5, r1
 80060dc:	d9f4      	bls.n	80060c8 <_printf_i+0x110>
 80060de:	2b08      	cmp	r3, #8
 80060e0:	d10b      	bne.n	80060fa <_printf_i+0x142>
 80060e2:	6823      	ldr	r3, [r4, #0]
 80060e4:	07df      	lsls	r7, r3, #31
 80060e6:	d508      	bpl.n	80060fa <_printf_i+0x142>
 80060e8:	6923      	ldr	r3, [r4, #16]
 80060ea:	6861      	ldr	r1, [r4, #4]
 80060ec:	4299      	cmp	r1, r3
 80060ee:	bfde      	ittt	le
 80060f0:	2330      	movle	r3, #48	@ 0x30
 80060f2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80060f6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80060fa:	1b92      	subs	r2, r2, r6
 80060fc:	6122      	str	r2, [r4, #16]
 80060fe:	f8cd a000 	str.w	sl, [sp]
 8006102:	464b      	mov	r3, r9
 8006104:	aa03      	add	r2, sp, #12
 8006106:	4621      	mov	r1, r4
 8006108:	4640      	mov	r0, r8
 800610a:	f7ff fee7 	bl	8005edc <_printf_common>
 800610e:	3001      	adds	r0, #1
 8006110:	d14a      	bne.n	80061a8 <_printf_i+0x1f0>
 8006112:	f04f 30ff 	mov.w	r0, #4294967295
 8006116:	b004      	add	sp, #16
 8006118:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800611c:	6823      	ldr	r3, [r4, #0]
 800611e:	f043 0320 	orr.w	r3, r3, #32
 8006122:	6023      	str	r3, [r4, #0]
 8006124:	4832      	ldr	r0, [pc, #200]	@ (80061f0 <_printf_i+0x238>)
 8006126:	2778      	movs	r7, #120	@ 0x78
 8006128:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800612c:	6823      	ldr	r3, [r4, #0]
 800612e:	6831      	ldr	r1, [r6, #0]
 8006130:	061f      	lsls	r7, r3, #24
 8006132:	f851 5b04 	ldr.w	r5, [r1], #4
 8006136:	d402      	bmi.n	800613e <_printf_i+0x186>
 8006138:	065f      	lsls	r7, r3, #25
 800613a:	bf48      	it	mi
 800613c:	b2ad      	uxthmi	r5, r5
 800613e:	6031      	str	r1, [r6, #0]
 8006140:	07d9      	lsls	r1, r3, #31
 8006142:	bf44      	itt	mi
 8006144:	f043 0320 	orrmi.w	r3, r3, #32
 8006148:	6023      	strmi	r3, [r4, #0]
 800614a:	b11d      	cbz	r5, 8006154 <_printf_i+0x19c>
 800614c:	2310      	movs	r3, #16
 800614e:	e7ad      	b.n	80060ac <_printf_i+0xf4>
 8006150:	4826      	ldr	r0, [pc, #152]	@ (80061ec <_printf_i+0x234>)
 8006152:	e7e9      	b.n	8006128 <_printf_i+0x170>
 8006154:	6823      	ldr	r3, [r4, #0]
 8006156:	f023 0320 	bic.w	r3, r3, #32
 800615a:	6023      	str	r3, [r4, #0]
 800615c:	e7f6      	b.n	800614c <_printf_i+0x194>
 800615e:	4616      	mov	r6, r2
 8006160:	e7bd      	b.n	80060de <_printf_i+0x126>
 8006162:	6833      	ldr	r3, [r6, #0]
 8006164:	6825      	ldr	r5, [r4, #0]
 8006166:	6961      	ldr	r1, [r4, #20]
 8006168:	1d18      	adds	r0, r3, #4
 800616a:	6030      	str	r0, [r6, #0]
 800616c:	062e      	lsls	r6, r5, #24
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	d501      	bpl.n	8006176 <_printf_i+0x1be>
 8006172:	6019      	str	r1, [r3, #0]
 8006174:	e002      	b.n	800617c <_printf_i+0x1c4>
 8006176:	0668      	lsls	r0, r5, #25
 8006178:	d5fb      	bpl.n	8006172 <_printf_i+0x1ba>
 800617a:	8019      	strh	r1, [r3, #0]
 800617c:	2300      	movs	r3, #0
 800617e:	6123      	str	r3, [r4, #16]
 8006180:	4616      	mov	r6, r2
 8006182:	e7bc      	b.n	80060fe <_printf_i+0x146>
 8006184:	6833      	ldr	r3, [r6, #0]
 8006186:	1d1a      	adds	r2, r3, #4
 8006188:	6032      	str	r2, [r6, #0]
 800618a:	681e      	ldr	r6, [r3, #0]
 800618c:	6862      	ldr	r2, [r4, #4]
 800618e:	2100      	movs	r1, #0
 8006190:	4630      	mov	r0, r6
 8006192:	f7fa f83d 	bl	8000210 <memchr>
 8006196:	b108      	cbz	r0, 800619c <_printf_i+0x1e4>
 8006198:	1b80      	subs	r0, r0, r6
 800619a:	6060      	str	r0, [r4, #4]
 800619c:	6863      	ldr	r3, [r4, #4]
 800619e:	6123      	str	r3, [r4, #16]
 80061a0:	2300      	movs	r3, #0
 80061a2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80061a6:	e7aa      	b.n	80060fe <_printf_i+0x146>
 80061a8:	6923      	ldr	r3, [r4, #16]
 80061aa:	4632      	mov	r2, r6
 80061ac:	4649      	mov	r1, r9
 80061ae:	4640      	mov	r0, r8
 80061b0:	47d0      	blx	sl
 80061b2:	3001      	adds	r0, #1
 80061b4:	d0ad      	beq.n	8006112 <_printf_i+0x15a>
 80061b6:	6823      	ldr	r3, [r4, #0]
 80061b8:	079b      	lsls	r3, r3, #30
 80061ba:	d413      	bmi.n	80061e4 <_printf_i+0x22c>
 80061bc:	68e0      	ldr	r0, [r4, #12]
 80061be:	9b03      	ldr	r3, [sp, #12]
 80061c0:	4298      	cmp	r0, r3
 80061c2:	bfb8      	it	lt
 80061c4:	4618      	movlt	r0, r3
 80061c6:	e7a6      	b.n	8006116 <_printf_i+0x15e>
 80061c8:	2301      	movs	r3, #1
 80061ca:	4632      	mov	r2, r6
 80061cc:	4649      	mov	r1, r9
 80061ce:	4640      	mov	r0, r8
 80061d0:	47d0      	blx	sl
 80061d2:	3001      	adds	r0, #1
 80061d4:	d09d      	beq.n	8006112 <_printf_i+0x15a>
 80061d6:	3501      	adds	r5, #1
 80061d8:	68e3      	ldr	r3, [r4, #12]
 80061da:	9903      	ldr	r1, [sp, #12]
 80061dc:	1a5b      	subs	r3, r3, r1
 80061de:	42ab      	cmp	r3, r5
 80061e0:	dcf2      	bgt.n	80061c8 <_printf_i+0x210>
 80061e2:	e7eb      	b.n	80061bc <_printf_i+0x204>
 80061e4:	2500      	movs	r5, #0
 80061e6:	f104 0619 	add.w	r6, r4, #25
 80061ea:	e7f5      	b.n	80061d8 <_printf_i+0x220>
 80061ec:	0800a3fa 	.word	0x0800a3fa
 80061f0:	0800a40b 	.word	0x0800a40b

080061f4 <_scanf_float>:
 80061f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061f8:	b087      	sub	sp, #28
 80061fa:	4691      	mov	r9, r2
 80061fc:	9303      	str	r3, [sp, #12]
 80061fe:	688b      	ldr	r3, [r1, #8]
 8006200:	1e5a      	subs	r2, r3, #1
 8006202:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8006206:	bf81      	itttt	hi
 8006208:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800620c:	eb03 0b05 	addhi.w	fp, r3, r5
 8006210:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8006214:	608b      	strhi	r3, [r1, #8]
 8006216:	680b      	ldr	r3, [r1, #0]
 8006218:	460a      	mov	r2, r1
 800621a:	f04f 0500 	mov.w	r5, #0
 800621e:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8006222:	f842 3b1c 	str.w	r3, [r2], #28
 8006226:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800622a:	4680      	mov	r8, r0
 800622c:	460c      	mov	r4, r1
 800622e:	bf98      	it	ls
 8006230:	f04f 0b00 	movls.w	fp, #0
 8006234:	9201      	str	r2, [sp, #4]
 8006236:	4616      	mov	r6, r2
 8006238:	46aa      	mov	sl, r5
 800623a:	462f      	mov	r7, r5
 800623c:	9502      	str	r5, [sp, #8]
 800623e:	68a2      	ldr	r2, [r4, #8]
 8006240:	b15a      	cbz	r2, 800625a <_scanf_float+0x66>
 8006242:	f8d9 3000 	ldr.w	r3, [r9]
 8006246:	781b      	ldrb	r3, [r3, #0]
 8006248:	2b4e      	cmp	r3, #78	@ 0x4e
 800624a:	d863      	bhi.n	8006314 <_scanf_float+0x120>
 800624c:	2b40      	cmp	r3, #64	@ 0x40
 800624e:	d83b      	bhi.n	80062c8 <_scanf_float+0xd4>
 8006250:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8006254:	b2c8      	uxtb	r0, r1
 8006256:	280e      	cmp	r0, #14
 8006258:	d939      	bls.n	80062ce <_scanf_float+0xda>
 800625a:	b11f      	cbz	r7, 8006264 <_scanf_float+0x70>
 800625c:	6823      	ldr	r3, [r4, #0]
 800625e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006262:	6023      	str	r3, [r4, #0]
 8006264:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006268:	f1ba 0f01 	cmp.w	sl, #1
 800626c:	f200 8114 	bhi.w	8006498 <_scanf_float+0x2a4>
 8006270:	9b01      	ldr	r3, [sp, #4]
 8006272:	429e      	cmp	r6, r3
 8006274:	f200 8105 	bhi.w	8006482 <_scanf_float+0x28e>
 8006278:	2001      	movs	r0, #1
 800627a:	b007      	add	sp, #28
 800627c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006280:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8006284:	2a0d      	cmp	r2, #13
 8006286:	d8e8      	bhi.n	800625a <_scanf_float+0x66>
 8006288:	a101      	add	r1, pc, #4	@ (adr r1, 8006290 <_scanf_float+0x9c>)
 800628a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800628e:	bf00      	nop
 8006290:	080063d9 	.word	0x080063d9
 8006294:	0800625b 	.word	0x0800625b
 8006298:	0800625b 	.word	0x0800625b
 800629c:	0800625b 	.word	0x0800625b
 80062a0:	08006435 	.word	0x08006435
 80062a4:	0800640f 	.word	0x0800640f
 80062a8:	0800625b 	.word	0x0800625b
 80062ac:	0800625b 	.word	0x0800625b
 80062b0:	080063e7 	.word	0x080063e7
 80062b4:	0800625b 	.word	0x0800625b
 80062b8:	0800625b 	.word	0x0800625b
 80062bc:	0800625b 	.word	0x0800625b
 80062c0:	0800625b 	.word	0x0800625b
 80062c4:	080063a3 	.word	0x080063a3
 80062c8:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 80062cc:	e7da      	b.n	8006284 <_scanf_float+0x90>
 80062ce:	290e      	cmp	r1, #14
 80062d0:	d8c3      	bhi.n	800625a <_scanf_float+0x66>
 80062d2:	a001      	add	r0, pc, #4	@ (adr r0, 80062d8 <_scanf_float+0xe4>)
 80062d4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80062d8:	08006393 	.word	0x08006393
 80062dc:	0800625b 	.word	0x0800625b
 80062e0:	08006393 	.word	0x08006393
 80062e4:	08006423 	.word	0x08006423
 80062e8:	0800625b 	.word	0x0800625b
 80062ec:	08006335 	.word	0x08006335
 80062f0:	08006379 	.word	0x08006379
 80062f4:	08006379 	.word	0x08006379
 80062f8:	08006379 	.word	0x08006379
 80062fc:	08006379 	.word	0x08006379
 8006300:	08006379 	.word	0x08006379
 8006304:	08006379 	.word	0x08006379
 8006308:	08006379 	.word	0x08006379
 800630c:	08006379 	.word	0x08006379
 8006310:	08006379 	.word	0x08006379
 8006314:	2b6e      	cmp	r3, #110	@ 0x6e
 8006316:	d809      	bhi.n	800632c <_scanf_float+0x138>
 8006318:	2b60      	cmp	r3, #96	@ 0x60
 800631a:	d8b1      	bhi.n	8006280 <_scanf_float+0x8c>
 800631c:	2b54      	cmp	r3, #84	@ 0x54
 800631e:	d07b      	beq.n	8006418 <_scanf_float+0x224>
 8006320:	2b59      	cmp	r3, #89	@ 0x59
 8006322:	d19a      	bne.n	800625a <_scanf_float+0x66>
 8006324:	2d07      	cmp	r5, #7
 8006326:	d198      	bne.n	800625a <_scanf_float+0x66>
 8006328:	2508      	movs	r5, #8
 800632a:	e02f      	b.n	800638c <_scanf_float+0x198>
 800632c:	2b74      	cmp	r3, #116	@ 0x74
 800632e:	d073      	beq.n	8006418 <_scanf_float+0x224>
 8006330:	2b79      	cmp	r3, #121	@ 0x79
 8006332:	e7f6      	b.n	8006322 <_scanf_float+0x12e>
 8006334:	6821      	ldr	r1, [r4, #0]
 8006336:	05c8      	lsls	r0, r1, #23
 8006338:	d51e      	bpl.n	8006378 <_scanf_float+0x184>
 800633a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800633e:	6021      	str	r1, [r4, #0]
 8006340:	3701      	adds	r7, #1
 8006342:	f1bb 0f00 	cmp.w	fp, #0
 8006346:	d003      	beq.n	8006350 <_scanf_float+0x15c>
 8006348:	3201      	adds	r2, #1
 800634a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800634e:	60a2      	str	r2, [r4, #8]
 8006350:	68a3      	ldr	r3, [r4, #8]
 8006352:	3b01      	subs	r3, #1
 8006354:	60a3      	str	r3, [r4, #8]
 8006356:	6923      	ldr	r3, [r4, #16]
 8006358:	3301      	adds	r3, #1
 800635a:	6123      	str	r3, [r4, #16]
 800635c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8006360:	3b01      	subs	r3, #1
 8006362:	2b00      	cmp	r3, #0
 8006364:	f8c9 3004 	str.w	r3, [r9, #4]
 8006368:	f340 8082 	ble.w	8006470 <_scanf_float+0x27c>
 800636c:	f8d9 3000 	ldr.w	r3, [r9]
 8006370:	3301      	adds	r3, #1
 8006372:	f8c9 3000 	str.w	r3, [r9]
 8006376:	e762      	b.n	800623e <_scanf_float+0x4a>
 8006378:	eb1a 0105 	adds.w	r1, sl, r5
 800637c:	f47f af6d 	bne.w	800625a <_scanf_float+0x66>
 8006380:	6822      	ldr	r2, [r4, #0]
 8006382:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8006386:	6022      	str	r2, [r4, #0]
 8006388:	460d      	mov	r5, r1
 800638a:	468a      	mov	sl, r1
 800638c:	f806 3b01 	strb.w	r3, [r6], #1
 8006390:	e7de      	b.n	8006350 <_scanf_float+0x15c>
 8006392:	6822      	ldr	r2, [r4, #0]
 8006394:	0610      	lsls	r0, r2, #24
 8006396:	f57f af60 	bpl.w	800625a <_scanf_float+0x66>
 800639a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800639e:	6022      	str	r2, [r4, #0]
 80063a0:	e7f4      	b.n	800638c <_scanf_float+0x198>
 80063a2:	f1ba 0f00 	cmp.w	sl, #0
 80063a6:	d10c      	bne.n	80063c2 <_scanf_float+0x1ce>
 80063a8:	b977      	cbnz	r7, 80063c8 <_scanf_float+0x1d4>
 80063aa:	6822      	ldr	r2, [r4, #0]
 80063ac:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80063b0:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80063b4:	d108      	bne.n	80063c8 <_scanf_float+0x1d4>
 80063b6:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80063ba:	6022      	str	r2, [r4, #0]
 80063bc:	f04f 0a01 	mov.w	sl, #1
 80063c0:	e7e4      	b.n	800638c <_scanf_float+0x198>
 80063c2:	f1ba 0f02 	cmp.w	sl, #2
 80063c6:	d050      	beq.n	800646a <_scanf_float+0x276>
 80063c8:	2d01      	cmp	r5, #1
 80063ca:	d002      	beq.n	80063d2 <_scanf_float+0x1de>
 80063cc:	2d04      	cmp	r5, #4
 80063ce:	f47f af44 	bne.w	800625a <_scanf_float+0x66>
 80063d2:	3501      	adds	r5, #1
 80063d4:	b2ed      	uxtb	r5, r5
 80063d6:	e7d9      	b.n	800638c <_scanf_float+0x198>
 80063d8:	f1ba 0f01 	cmp.w	sl, #1
 80063dc:	f47f af3d 	bne.w	800625a <_scanf_float+0x66>
 80063e0:	f04f 0a02 	mov.w	sl, #2
 80063e4:	e7d2      	b.n	800638c <_scanf_float+0x198>
 80063e6:	b975      	cbnz	r5, 8006406 <_scanf_float+0x212>
 80063e8:	2f00      	cmp	r7, #0
 80063ea:	f47f af37 	bne.w	800625c <_scanf_float+0x68>
 80063ee:	6822      	ldr	r2, [r4, #0]
 80063f0:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80063f4:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80063f8:	f040 8103 	bne.w	8006602 <_scanf_float+0x40e>
 80063fc:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006400:	6022      	str	r2, [r4, #0]
 8006402:	2501      	movs	r5, #1
 8006404:	e7c2      	b.n	800638c <_scanf_float+0x198>
 8006406:	2d03      	cmp	r5, #3
 8006408:	d0e3      	beq.n	80063d2 <_scanf_float+0x1de>
 800640a:	2d05      	cmp	r5, #5
 800640c:	e7df      	b.n	80063ce <_scanf_float+0x1da>
 800640e:	2d02      	cmp	r5, #2
 8006410:	f47f af23 	bne.w	800625a <_scanf_float+0x66>
 8006414:	2503      	movs	r5, #3
 8006416:	e7b9      	b.n	800638c <_scanf_float+0x198>
 8006418:	2d06      	cmp	r5, #6
 800641a:	f47f af1e 	bne.w	800625a <_scanf_float+0x66>
 800641e:	2507      	movs	r5, #7
 8006420:	e7b4      	b.n	800638c <_scanf_float+0x198>
 8006422:	6822      	ldr	r2, [r4, #0]
 8006424:	0591      	lsls	r1, r2, #22
 8006426:	f57f af18 	bpl.w	800625a <_scanf_float+0x66>
 800642a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800642e:	6022      	str	r2, [r4, #0]
 8006430:	9702      	str	r7, [sp, #8]
 8006432:	e7ab      	b.n	800638c <_scanf_float+0x198>
 8006434:	6822      	ldr	r2, [r4, #0]
 8006436:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800643a:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800643e:	d005      	beq.n	800644c <_scanf_float+0x258>
 8006440:	0550      	lsls	r0, r2, #21
 8006442:	f57f af0a 	bpl.w	800625a <_scanf_float+0x66>
 8006446:	2f00      	cmp	r7, #0
 8006448:	f000 80db 	beq.w	8006602 <_scanf_float+0x40e>
 800644c:	0591      	lsls	r1, r2, #22
 800644e:	bf58      	it	pl
 8006450:	9902      	ldrpl	r1, [sp, #8]
 8006452:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006456:	bf58      	it	pl
 8006458:	1a79      	subpl	r1, r7, r1
 800645a:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800645e:	bf58      	it	pl
 8006460:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8006464:	6022      	str	r2, [r4, #0]
 8006466:	2700      	movs	r7, #0
 8006468:	e790      	b.n	800638c <_scanf_float+0x198>
 800646a:	f04f 0a03 	mov.w	sl, #3
 800646e:	e78d      	b.n	800638c <_scanf_float+0x198>
 8006470:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8006474:	4649      	mov	r1, r9
 8006476:	4640      	mov	r0, r8
 8006478:	4798      	blx	r3
 800647a:	2800      	cmp	r0, #0
 800647c:	f43f aedf 	beq.w	800623e <_scanf_float+0x4a>
 8006480:	e6eb      	b.n	800625a <_scanf_float+0x66>
 8006482:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006486:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800648a:	464a      	mov	r2, r9
 800648c:	4640      	mov	r0, r8
 800648e:	4798      	blx	r3
 8006490:	6923      	ldr	r3, [r4, #16]
 8006492:	3b01      	subs	r3, #1
 8006494:	6123      	str	r3, [r4, #16]
 8006496:	e6eb      	b.n	8006270 <_scanf_float+0x7c>
 8006498:	1e6b      	subs	r3, r5, #1
 800649a:	2b06      	cmp	r3, #6
 800649c:	d824      	bhi.n	80064e8 <_scanf_float+0x2f4>
 800649e:	2d02      	cmp	r5, #2
 80064a0:	d836      	bhi.n	8006510 <_scanf_float+0x31c>
 80064a2:	9b01      	ldr	r3, [sp, #4]
 80064a4:	429e      	cmp	r6, r3
 80064a6:	f67f aee7 	bls.w	8006278 <_scanf_float+0x84>
 80064aa:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80064ae:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80064b2:	464a      	mov	r2, r9
 80064b4:	4640      	mov	r0, r8
 80064b6:	4798      	blx	r3
 80064b8:	6923      	ldr	r3, [r4, #16]
 80064ba:	3b01      	subs	r3, #1
 80064bc:	6123      	str	r3, [r4, #16]
 80064be:	e7f0      	b.n	80064a2 <_scanf_float+0x2ae>
 80064c0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80064c4:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 80064c8:	464a      	mov	r2, r9
 80064ca:	4640      	mov	r0, r8
 80064cc:	4798      	blx	r3
 80064ce:	6923      	ldr	r3, [r4, #16]
 80064d0:	3b01      	subs	r3, #1
 80064d2:	6123      	str	r3, [r4, #16]
 80064d4:	f10a 3aff 	add.w	sl, sl, #4294967295
 80064d8:	fa5f fa8a 	uxtb.w	sl, sl
 80064dc:	f1ba 0f02 	cmp.w	sl, #2
 80064e0:	d1ee      	bne.n	80064c0 <_scanf_float+0x2cc>
 80064e2:	3d03      	subs	r5, #3
 80064e4:	b2ed      	uxtb	r5, r5
 80064e6:	1b76      	subs	r6, r6, r5
 80064e8:	6823      	ldr	r3, [r4, #0]
 80064ea:	05da      	lsls	r2, r3, #23
 80064ec:	d530      	bpl.n	8006550 <_scanf_float+0x35c>
 80064ee:	055b      	lsls	r3, r3, #21
 80064f0:	d511      	bpl.n	8006516 <_scanf_float+0x322>
 80064f2:	9b01      	ldr	r3, [sp, #4]
 80064f4:	429e      	cmp	r6, r3
 80064f6:	f67f aebf 	bls.w	8006278 <_scanf_float+0x84>
 80064fa:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80064fe:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006502:	464a      	mov	r2, r9
 8006504:	4640      	mov	r0, r8
 8006506:	4798      	blx	r3
 8006508:	6923      	ldr	r3, [r4, #16]
 800650a:	3b01      	subs	r3, #1
 800650c:	6123      	str	r3, [r4, #16]
 800650e:	e7f0      	b.n	80064f2 <_scanf_float+0x2fe>
 8006510:	46aa      	mov	sl, r5
 8006512:	46b3      	mov	fp, r6
 8006514:	e7de      	b.n	80064d4 <_scanf_float+0x2e0>
 8006516:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800651a:	6923      	ldr	r3, [r4, #16]
 800651c:	2965      	cmp	r1, #101	@ 0x65
 800651e:	f103 33ff 	add.w	r3, r3, #4294967295
 8006522:	f106 35ff 	add.w	r5, r6, #4294967295
 8006526:	6123      	str	r3, [r4, #16]
 8006528:	d00c      	beq.n	8006544 <_scanf_float+0x350>
 800652a:	2945      	cmp	r1, #69	@ 0x45
 800652c:	d00a      	beq.n	8006544 <_scanf_float+0x350>
 800652e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006532:	464a      	mov	r2, r9
 8006534:	4640      	mov	r0, r8
 8006536:	4798      	blx	r3
 8006538:	6923      	ldr	r3, [r4, #16]
 800653a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800653e:	3b01      	subs	r3, #1
 8006540:	1eb5      	subs	r5, r6, #2
 8006542:	6123      	str	r3, [r4, #16]
 8006544:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006548:	464a      	mov	r2, r9
 800654a:	4640      	mov	r0, r8
 800654c:	4798      	blx	r3
 800654e:	462e      	mov	r6, r5
 8006550:	6822      	ldr	r2, [r4, #0]
 8006552:	f012 0210 	ands.w	r2, r2, #16
 8006556:	d001      	beq.n	800655c <_scanf_float+0x368>
 8006558:	2000      	movs	r0, #0
 800655a:	e68e      	b.n	800627a <_scanf_float+0x86>
 800655c:	7032      	strb	r2, [r6, #0]
 800655e:	6823      	ldr	r3, [r4, #0]
 8006560:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8006564:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006568:	d125      	bne.n	80065b6 <_scanf_float+0x3c2>
 800656a:	9b02      	ldr	r3, [sp, #8]
 800656c:	429f      	cmp	r7, r3
 800656e:	d00a      	beq.n	8006586 <_scanf_float+0x392>
 8006570:	1bda      	subs	r2, r3, r7
 8006572:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8006576:	429e      	cmp	r6, r3
 8006578:	bf28      	it	cs
 800657a:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800657e:	4922      	ldr	r1, [pc, #136]	@ (8006608 <_scanf_float+0x414>)
 8006580:	4630      	mov	r0, r6
 8006582:	f000 f907 	bl	8006794 <siprintf>
 8006586:	9901      	ldr	r1, [sp, #4]
 8006588:	2200      	movs	r2, #0
 800658a:	4640      	mov	r0, r8
 800658c:	f002 fc10 	bl	8008db0 <_strtod_r>
 8006590:	9b03      	ldr	r3, [sp, #12]
 8006592:	6821      	ldr	r1, [r4, #0]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	f011 0f02 	tst.w	r1, #2
 800659a:	ec57 6b10 	vmov	r6, r7, d0
 800659e:	f103 0204 	add.w	r2, r3, #4
 80065a2:	d015      	beq.n	80065d0 <_scanf_float+0x3dc>
 80065a4:	9903      	ldr	r1, [sp, #12]
 80065a6:	600a      	str	r2, [r1, #0]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	e9c3 6700 	strd	r6, r7, [r3]
 80065ae:	68e3      	ldr	r3, [r4, #12]
 80065b0:	3301      	adds	r3, #1
 80065b2:	60e3      	str	r3, [r4, #12]
 80065b4:	e7d0      	b.n	8006558 <_scanf_float+0x364>
 80065b6:	9b04      	ldr	r3, [sp, #16]
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d0e4      	beq.n	8006586 <_scanf_float+0x392>
 80065bc:	9905      	ldr	r1, [sp, #20]
 80065be:	230a      	movs	r3, #10
 80065c0:	3101      	adds	r1, #1
 80065c2:	4640      	mov	r0, r8
 80065c4:	f002 fc74 	bl	8008eb0 <_strtol_r>
 80065c8:	9b04      	ldr	r3, [sp, #16]
 80065ca:	9e05      	ldr	r6, [sp, #20]
 80065cc:	1ac2      	subs	r2, r0, r3
 80065ce:	e7d0      	b.n	8006572 <_scanf_float+0x37e>
 80065d0:	f011 0f04 	tst.w	r1, #4
 80065d4:	9903      	ldr	r1, [sp, #12]
 80065d6:	600a      	str	r2, [r1, #0]
 80065d8:	d1e6      	bne.n	80065a8 <_scanf_float+0x3b4>
 80065da:	681d      	ldr	r5, [r3, #0]
 80065dc:	4632      	mov	r2, r6
 80065de:	463b      	mov	r3, r7
 80065e0:	4630      	mov	r0, r6
 80065e2:	4639      	mov	r1, r7
 80065e4:	f7fa fac2 	bl	8000b6c <__aeabi_dcmpun>
 80065e8:	b128      	cbz	r0, 80065f6 <_scanf_float+0x402>
 80065ea:	4808      	ldr	r0, [pc, #32]	@ (800660c <_scanf_float+0x418>)
 80065ec:	f000 f9d6 	bl	800699c <nanf>
 80065f0:	ed85 0a00 	vstr	s0, [r5]
 80065f4:	e7db      	b.n	80065ae <_scanf_float+0x3ba>
 80065f6:	4630      	mov	r0, r6
 80065f8:	4639      	mov	r1, r7
 80065fa:	f7fa fb15 	bl	8000c28 <__aeabi_d2f>
 80065fe:	6028      	str	r0, [r5, #0]
 8006600:	e7d5      	b.n	80065ae <_scanf_float+0x3ba>
 8006602:	2700      	movs	r7, #0
 8006604:	e62e      	b.n	8006264 <_scanf_float+0x70>
 8006606:	bf00      	nop
 8006608:	0800a41c 	.word	0x0800a41c
 800660c:	0800a55d 	.word	0x0800a55d

08006610 <std>:
 8006610:	2300      	movs	r3, #0
 8006612:	b510      	push	{r4, lr}
 8006614:	4604      	mov	r4, r0
 8006616:	e9c0 3300 	strd	r3, r3, [r0]
 800661a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800661e:	6083      	str	r3, [r0, #8]
 8006620:	8181      	strh	r1, [r0, #12]
 8006622:	6643      	str	r3, [r0, #100]	@ 0x64
 8006624:	81c2      	strh	r2, [r0, #14]
 8006626:	6183      	str	r3, [r0, #24]
 8006628:	4619      	mov	r1, r3
 800662a:	2208      	movs	r2, #8
 800662c:	305c      	adds	r0, #92	@ 0x5c
 800662e:	f000 f926 	bl	800687e <memset>
 8006632:	4b0d      	ldr	r3, [pc, #52]	@ (8006668 <std+0x58>)
 8006634:	6263      	str	r3, [r4, #36]	@ 0x24
 8006636:	4b0d      	ldr	r3, [pc, #52]	@ (800666c <std+0x5c>)
 8006638:	62a3      	str	r3, [r4, #40]	@ 0x28
 800663a:	4b0d      	ldr	r3, [pc, #52]	@ (8006670 <std+0x60>)
 800663c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800663e:	4b0d      	ldr	r3, [pc, #52]	@ (8006674 <std+0x64>)
 8006640:	6323      	str	r3, [r4, #48]	@ 0x30
 8006642:	4b0d      	ldr	r3, [pc, #52]	@ (8006678 <std+0x68>)
 8006644:	6224      	str	r4, [r4, #32]
 8006646:	429c      	cmp	r4, r3
 8006648:	d006      	beq.n	8006658 <std+0x48>
 800664a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800664e:	4294      	cmp	r4, r2
 8006650:	d002      	beq.n	8006658 <std+0x48>
 8006652:	33d0      	adds	r3, #208	@ 0xd0
 8006654:	429c      	cmp	r4, r3
 8006656:	d105      	bne.n	8006664 <std+0x54>
 8006658:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800665c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006660:	f000 b98a 	b.w	8006978 <__retarget_lock_init_recursive>
 8006664:	bd10      	pop	{r4, pc}
 8006666:	bf00      	nop
 8006668:	080067d9 	.word	0x080067d9
 800666c:	080067fb 	.word	0x080067fb
 8006670:	08006833 	.word	0x08006833
 8006674:	08006857 	.word	0x08006857
 8006678:	200003c4 	.word	0x200003c4

0800667c <stdio_exit_handler>:
 800667c:	4a02      	ldr	r2, [pc, #8]	@ (8006688 <stdio_exit_handler+0xc>)
 800667e:	4903      	ldr	r1, [pc, #12]	@ (800668c <stdio_exit_handler+0x10>)
 8006680:	4803      	ldr	r0, [pc, #12]	@ (8006690 <stdio_exit_handler+0x14>)
 8006682:	f000 b869 	b.w	8006758 <_fwalk_sglue>
 8006686:	bf00      	nop
 8006688:	2000007c 	.word	0x2000007c
 800668c:	0800926d 	.word	0x0800926d
 8006690:	2000008c 	.word	0x2000008c

08006694 <cleanup_stdio>:
 8006694:	6841      	ldr	r1, [r0, #4]
 8006696:	4b0c      	ldr	r3, [pc, #48]	@ (80066c8 <cleanup_stdio+0x34>)
 8006698:	4299      	cmp	r1, r3
 800669a:	b510      	push	{r4, lr}
 800669c:	4604      	mov	r4, r0
 800669e:	d001      	beq.n	80066a4 <cleanup_stdio+0x10>
 80066a0:	f002 fde4 	bl	800926c <_fflush_r>
 80066a4:	68a1      	ldr	r1, [r4, #8]
 80066a6:	4b09      	ldr	r3, [pc, #36]	@ (80066cc <cleanup_stdio+0x38>)
 80066a8:	4299      	cmp	r1, r3
 80066aa:	d002      	beq.n	80066b2 <cleanup_stdio+0x1e>
 80066ac:	4620      	mov	r0, r4
 80066ae:	f002 fddd 	bl	800926c <_fflush_r>
 80066b2:	68e1      	ldr	r1, [r4, #12]
 80066b4:	4b06      	ldr	r3, [pc, #24]	@ (80066d0 <cleanup_stdio+0x3c>)
 80066b6:	4299      	cmp	r1, r3
 80066b8:	d004      	beq.n	80066c4 <cleanup_stdio+0x30>
 80066ba:	4620      	mov	r0, r4
 80066bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80066c0:	f002 bdd4 	b.w	800926c <_fflush_r>
 80066c4:	bd10      	pop	{r4, pc}
 80066c6:	bf00      	nop
 80066c8:	200003c4 	.word	0x200003c4
 80066cc:	2000042c 	.word	0x2000042c
 80066d0:	20000494 	.word	0x20000494

080066d4 <global_stdio_init.part.0>:
 80066d4:	b510      	push	{r4, lr}
 80066d6:	4b0b      	ldr	r3, [pc, #44]	@ (8006704 <global_stdio_init.part.0+0x30>)
 80066d8:	4c0b      	ldr	r4, [pc, #44]	@ (8006708 <global_stdio_init.part.0+0x34>)
 80066da:	4a0c      	ldr	r2, [pc, #48]	@ (800670c <global_stdio_init.part.0+0x38>)
 80066dc:	601a      	str	r2, [r3, #0]
 80066de:	4620      	mov	r0, r4
 80066e0:	2200      	movs	r2, #0
 80066e2:	2104      	movs	r1, #4
 80066e4:	f7ff ff94 	bl	8006610 <std>
 80066e8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80066ec:	2201      	movs	r2, #1
 80066ee:	2109      	movs	r1, #9
 80066f0:	f7ff ff8e 	bl	8006610 <std>
 80066f4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80066f8:	2202      	movs	r2, #2
 80066fa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80066fe:	2112      	movs	r1, #18
 8006700:	f7ff bf86 	b.w	8006610 <std>
 8006704:	200004fc 	.word	0x200004fc
 8006708:	200003c4 	.word	0x200003c4
 800670c:	0800667d 	.word	0x0800667d

08006710 <__sfp_lock_acquire>:
 8006710:	4801      	ldr	r0, [pc, #4]	@ (8006718 <__sfp_lock_acquire+0x8>)
 8006712:	f000 b932 	b.w	800697a <__retarget_lock_acquire_recursive>
 8006716:	bf00      	nop
 8006718:	20000505 	.word	0x20000505

0800671c <__sfp_lock_release>:
 800671c:	4801      	ldr	r0, [pc, #4]	@ (8006724 <__sfp_lock_release+0x8>)
 800671e:	f000 b92d 	b.w	800697c <__retarget_lock_release_recursive>
 8006722:	bf00      	nop
 8006724:	20000505 	.word	0x20000505

08006728 <__sinit>:
 8006728:	b510      	push	{r4, lr}
 800672a:	4604      	mov	r4, r0
 800672c:	f7ff fff0 	bl	8006710 <__sfp_lock_acquire>
 8006730:	6a23      	ldr	r3, [r4, #32]
 8006732:	b11b      	cbz	r3, 800673c <__sinit+0x14>
 8006734:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006738:	f7ff bff0 	b.w	800671c <__sfp_lock_release>
 800673c:	4b04      	ldr	r3, [pc, #16]	@ (8006750 <__sinit+0x28>)
 800673e:	6223      	str	r3, [r4, #32]
 8006740:	4b04      	ldr	r3, [pc, #16]	@ (8006754 <__sinit+0x2c>)
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	2b00      	cmp	r3, #0
 8006746:	d1f5      	bne.n	8006734 <__sinit+0xc>
 8006748:	f7ff ffc4 	bl	80066d4 <global_stdio_init.part.0>
 800674c:	e7f2      	b.n	8006734 <__sinit+0xc>
 800674e:	bf00      	nop
 8006750:	08006695 	.word	0x08006695
 8006754:	200004fc 	.word	0x200004fc

08006758 <_fwalk_sglue>:
 8006758:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800675c:	4607      	mov	r7, r0
 800675e:	4688      	mov	r8, r1
 8006760:	4614      	mov	r4, r2
 8006762:	2600      	movs	r6, #0
 8006764:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006768:	f1b9 0901 	subs.w	r9, r9, #1
 800676c:	d505      	bpl.n	800677a <_fwalk_sglue+0x22>
 800676e:	6824      	ldr	r4, [r4, #0]
 8006770:	2c00      	cmp	r4, #0
 8006772:	d1f7      	bne.n	8006764 <_fwalk_sglue+0xc>
 8006774:	4630      	mov	r0, r6
 8006776:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800677a:	89ab      	ldrh	r3, [r5, #12]
 800677c:	2b01      	cmp	r3, #1
 800677e:	d907      	bls.n	8006790 <_fwalk_sglue+0x38>
 8006780:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006784:	3301      	adds	r3, #1
 8006786:	d003      	beq.n	8006790 <_fwalk_sglue+0x38>
 8006788:	4629      	mov	r1, r5
 800678a:	4638      	mov	r0, r7
 800678c:	47c0      	blx	r8
 800678e:	4306      	orrs	r6, r0
 8006790:	3568      	adds	r5, #104	@ 0x68
 8006792:	e7e9      	b.n	8006768 <_fwalk_sglue+0x10>

08006794 <siprintf>:
 8006794:	b40e      	push	{r1, r2, r3}
 8006796:	b510      	push	{r4, lr}
 8006798:	b09d      	sub	sp, #116	@ 0x74
 800679a:	ab1f      	add	r3, sp, #124	@ 0x7c
 800679c:	9002      	str	r0, [sp, #8]
 800679e:	9006      	str	r0, [sp, #24]
 80067a0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80067a4:	480a      	ldr	r0, [pc, #40]	@ (80067d0 <siprintf+0x3c>)
 80067a6:	9107      	str	r1, [sp, #28]
 80067a8:	9104      	str	r1, [sp, #16]
 80067aa:	490a      	ldr	r1, [pc, #40]	@ (80067d4 <siprintf+0x40>)
 80067ac:	f853 2b04 	ldr.w	r2, [r3], #4
 80067b0:	9105      	str	r1, [sp, #20]
 80067b2:	2400      	movs	r4, #0
 80067b4:	a902      	add	r1, sp, #8
 80067b6:	6800      	ldr	r0, [r0, #0]
 80067b8:	9301      	str	r3, [sp, #4]
 80067ba:	941b      	str	r4, [sp, #108]	@ 0x6c
 80067bc:	f002 fbd6 	bl	8008f6c <_svfiprintf_r>
 80067c0:	9b02      	ldr	r3, [sp, #8]
 80067c2:	701c      	strb	r4, [r3, #0]
 80067c4:	b01d      	add	sp, #116	@ 0x74
 80067c6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80067ca:	b003      	add	sp, #12
 80067cc:	4770      	bx	lr
 80067ce:	bf00      	nop
 80067d0:	20000088 	.word	0x20000088
 80067d4:	ffff0208 	.word	0xffff0208

080067d8 <__sread>:
 80067d8:	b510      	push	{r4, lr}
 80067da:	460c      	mov	r4, r1
 80067dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80067e0:	f000 f87c 	bl	80068dc <_read_r>
 80067e4:	2800      	cmp	r0, #0
 80067e6:	bfab      	itete	ge
 80067e8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80067ea:	89a3      	ldrhlt	r3, [r4, #12]
 80067ec:	181b      	addge	r3, r3, r0
 80067ee:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80067f2:	bfac      	ite	ge
 80067f4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80067f6:	81a3      	strhlt	r3, [r4, #12]
 80067f8:	bd10      	pop	{r4, pc}

080067fa <__swrite>:
 80067fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80067fe:	461f      	mov	r7, r3
 8006800:	898b      	ldrh	r3, [r1, #12]
 8006802:	05db      	lsls	r3, r3, #23
 8006804:	4605      	mov	r5, r0
 8006806:	460c      	mov	r4, r1
 8006808:	4616      	mov	r6, r2
 800680a:	d505      	bpl.n	8006818 <__swrite+0x1e>
 800680c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006810:	2302      	movs	r3, #2
 8006812:	2200      	movs	r2, #0
 8006814:	f000 f850 	bl	80068b8 <_lseek_r>
 8006818:	89a3      	ldrh	r3, [r4, #12]
 800681a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800681e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006822:	81a3      	strh	r3, [r4, #12]
 8006824:	4632      	mov	r2, r6
 8006826:	463b      	mov	r3, r7
 8006828:	4628      	mov	r0, r5
 800682a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800682e:	f000 b867 	b.w	8006900 <_write_r>

08006832 <__sseek>:
 8006832:	b510      	push	{r4, lr}
 8006834:	460c      	mov	r4, r1
 8006836:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800683a:	f000 f83d 	bl	80068b8 <_lseek_r>
 800683e:	1c43      	adds	r3, r0, #1
 8006840:	89a3      	ldrh	r3, [r4, #12]
 8006842:	bf15      	itete	ne
 8006844:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006846:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800684a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800684e:	81a3      	strheq	r3, [r4, #12]
 8006850:	bf18      	it	ne
 8006852:	81a3      	strhne	r3, [r4, #12]
 8006854:	bd10      	pop	{r4, pc}

08006856 <__sclose>:
 8006856:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800685a:	f000 b81d 	b.w	8006898 <_close_r>

0800685e <memcmp>:
 800685e:	b510      	push	{r4, lr}
 8006860:	3901      	subs	r1, #1
 8006862:	4402      	add	r2, r0
 8006864:	4290      	cmp	r0, r2
 8006866:	d101      	bne.n	800686c <memcmp+0xe>
 8006868:	2000      	movs	r0, #0
 800686a:	e005      	b.n	8006878 <memcmp+0x1a>
 800686c:	7803      	ldrb	r3, [r0, #0]
 800686e:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8006872:	42a3      	cmp	r3, r4
 8006874:	d001      	beq.n	800687a <memcmp+0x1c>
 8006876:	1b18      	subs	r0, r3, r4
 8006878:	bd10      	pop	{r4, pc}
 800687a:	3001      	adds	r0, #1
 800687c:	e7f2      	b.n	8006864 <memcmp+0x6>

0800687e <memset>:
 800687e:	4402      	add	r2, r0
 8006880:	4603      	mov	r3, r0
 8006882:	4293      	cmp	r3, r2
 8006884:	d100      	bne.n	8006888 <memset+0xa>
 8006886:	4770      	bx	lr
 8006888:	f803 1b01 	strb.w	r1, [r3], #1
 800688c:	e7f9      	b.n	8006882 <memset+0x4>
	...

08006890 <_localeconv_r>:
 8006890:	4800      	ldr	r0, [pc, #0]	@ (8006894 <_localeconv_r+0x4>)
 8006892:	4770      	bx	lr
 8006894:	200001c8 	.word	0x200001c8

08006898 <_close_r>:
 8006898:	b538      	push	{r3, r4, r5, lr}
 800689a:	4d06      	ldr	r5, [pc, #24]	@ (80068b4 <_close_r+0x1c>)
 800689c:	2300      	movs	r3, #0
 800689e:	4604      	mov	r4, r0
 80068a0:	4608      	mov	r0, r1
 80068a2:	602b      	str	r3, [r5, #0]
 80068a4:	f7fc fdf1 	bl	800348a <_close>
 80068a8:	1c43      	adds	r3, r0, #1
 80068aa:	d102      	bne.n	80068b2 <_close_r+0x1a>
 80068ac:	682b      	ldr	r3, [r5, #0]
 80068ae:	b103      	cbz	r3, 80068b2 <_close_r+0x1a>
 80068b0:	6023      	str	r3, [r4, #0]
 80068b2:	bd38      	pop	{r3, r4, r5, pc}
 80068b4:	20000500 	.word	0x20000500

080068b8 <_lseek_r>:
 80068b8:	b538      	push	{r3, r4, r5, lr}
 80068ba:	4d07      	ldr	r5, [pc, #28]	@ (80068d8 <_lseek_r+0x20>)
 80068bc:	4604      	mov	r4, r0
 80068be:	4608      	mov	r0, r1
 80068c0:	4611      	mov	r1, r2
 80068c2:	2200      	movs	r2, #0
 80068c4:	602a      	str	r2, [r5, #0]
 80068c6:	461a      	mov	r2, r3
 80068c8:	f7fc fe06 	bl	80034d8 <_lseek>
 80068cc:	1c43      	adds	r3, r0, #1
 80068ce:	d102      	bne.n	80068d6 <_lseek_r+0x1e>
 80068d0:	682b      	ldr	r3, [r5, #0]
 80068d2:	b103      	cbz	r3, 80068d6 <_lseek_r+0x1e>
 80068d4:	6023      	str	r3, [r4, #0]
 80068d6:	bd38      	pop	{r3, r4, r5, pc}
 80068d8:	20000500 	.word	0x20000500

080068dc <_read_r>:
 80068dc:	b538      	push	{r3, r4, r5, lr}
 80068de:	4d07      	ldr	r5, [pc, #28]	@ (80068fc <_read_r+0x20>)
 80068e0:	4604      	mov	r4, r0
 80068e2:	4608      	mov	r0, r1
 80068e4:	4611      	mov	r1, r2
 80068e6:	2200      	movs	r2, #0
 80068e8:	602a      	str	r2, [r5, #0]
 80068ea:	461a      	mov	r2, r3
 80068ec:	f7fc fd94 	bl	8003418 <_read>
 80068f0:	1c43      	adds	r3, r0, #1
 80068f2:	d102      	bne.n	80068fa <_read_r+0x1e>
 80068f4:	682b      	ldr	r3, [r5, #0]
 80068f6:	b103      	cbz	r3, 80068fa <_read_r+0x1e>
 80068f8:	6023      	str	r3, [r4, #0]
 80068fa:	bd38      	pop	{r3, r4, r5, pc}
 80068fc:	20000500 	.word	0x20000500

08006900 <_write_r>:
 8006900:	b538      	push	{r3, r4, r5, lr}
 8006902:	4d07      	ldr	r5, [pc, #28]	@ (8006920 <_write_r+0x20>)
 8006904:	4604      	mov	r4, r0
 8006906:	4608      	mov	r0, r1
 8006908:	4611      	mov	r1, r2
 800690a:	2200      	movs	r2, #0
 800690c:	602a      	str	r2, [r5, #0]
 800690e:	461a      	mov	r2, r3
 8006910:	f7fc fd9f 	bl	8003452 <_write>
 8006914:	1c43      	adds	r3, r0, #1
 8006916:	d102      	bne.n	800691e <_write_r+0x1e>
 8006918:	682b      	ldr	r3, [r5, #0]
 800691a:	b103      	cbz	r3, 800691e <_write_r+0x1e>
 800691c:	6023      	str	r3, [r4, #0]
 800691e:	bd38      	pop	{r3, r4, r5, pc}
 8006920:	20000500 	.word	0x20000500

08006924 <__errno>:
 8006924:	4b01      	ldr	r3, [pc, #4]	@ (800692c <__errno+0x8>)
 8006926:	6818      	ldr	r0, [r3, #0]
 8006928:	4770      	bx	lr
 800692a:	bf00      	nop
 800692c:	20000088 	.word	0x20000088

08006930 <__libc_init_array>:
 8006930:	b570      	push	{r4, r5, r6, lr}
 8006932:	4d0d      	ldr	r5, [pc, #52]	@ (8006968 <__libc_init_array+0x38>)
 8006934:	4c0d      	ldr	r4, [pc, #52]	@ (800696c <__libc_init_array+0x3c>)
 8006936:	1b64      	subs	r4, r4, r5
 8006938:	10a4      	asrs	r4, r4, #2
 800693a:	2600      	movs	r6, #0
 800693c:	42a6      	cmp	r6, r4
 800693e:	d109      	bne.n	8006954 <__libc_init_array+0x24>
 8006940:	4d0b      	ldr	r5, [pc, #44]	@ (8006970 <__libc_init_array+0x40>)
 8006942:	4c0c      	ldr	r4, [pc, #48]	@ (8006974 <__libc_init_array+0x44>)
 8006944:	f003 fb76 	bl	800a034 <_init>
 8006948:	1b64      	subs	r4, r4, r5
 800694a:	10a4      	asrs	r4, r4, #2
 800694c:	2600      	movs	r6, #0
 800694e:	42a6      	cmp	r6, r4
 8006950:	d105      	bne.n	800695e <__libc_init_array+0x2e>
 8006952:	bd70      	pop	{r4, r5, r6, pc}
 8006954:	f855 3b04 	ldr.w	r3, [r5], #4
 8006958:	4798      	blx	r3
 800695a:	3601      	adds	r6, #1
 800695c:	e7ee      	b.n	800693c <__libc_init_array+0xc>
 800695e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006962:	4798      	blx	r3
 8006964:	3601      	adds	r6, #1
 8006966:	e7f2      	b.n	800694e <__libc_init_array+0x1e>
 8006968:	0800a81c 	.word	0x0800a81c
 800696c:	0800a81c 	.word	0x0800a81c
 8006970:	0800a81c 	.word	0x0800a81c
 8006974:	0800a820 	.word	0x0800a820

08006978 <__retarget_lock_init_recursive>:
 8006978:	4770      	bx	lr

0800697a <__retarget_lock_acquire_recursive>:
 800697a:	4770      	bx	lr

0800697c <__retarget_lock_release_recursive>:
 800697c:	4770      	bx	lr

0800697e <memcpy>:
 800697e:	440a      	add	r2, r1
 8006980:	4291      	cmp	r1, r2
 8006982:	f100 33ff 	add.w	r3, r0, #4294967295
 8006986:	d100      	bne.n	800698a <memcpy+0xc>
 8006988:	4770      	bx	lr
 800698a:	b510      	push	{r4, lr}
 800698c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006990:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006994:	4291      	cmp	r1, r2
 8006996:	d1f9      	bne.n	800698c <memcpy+0xe>
 8006998:	bd10      	pop	{r4, pc}
	...

0800699c <nanf>:
 800699c:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 80069a4 <nanf+0x8>
 80069a0:	4770      	bx	lr
 80069a2:	bf00      	nop
 80069a4:	7fc00000 	.word	0x7fc00000

080069a8 <quorem>:
 80069a8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069ac:	6903      	ldr	r3, [r0, #16]
 80069ae:	690c      	ldr	r4, [r1, #16]
 80069b0:	42a3      	cmp	r3, r4
 80069b2:	4607      	mov	r7, r0
 80069b4:	db7e      	blt.n	8006ab4 <quorem+0x10c>
 80069b6:	3c01      	subs	r4, #1
 80069b8:	f101 0814 	add.w	r8, r1, #20
 80069bc:	00a3      	lsls	r3, r4, #2
 80069be:	f100 0514 	add.w	r5, r0, #20
 80069c2:	9300      	str	r3, [sp, #0]
 80069c4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80069c8:	9301      	str	r3, [sp, #4]
 80069ca:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80069ce:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80069d2:	3301      	adds	r3, #1
 80069d4:	429a      	cmp	r2, r3
 80069d6:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80069da:	fbb2 f6f3 	udiv	r6, r2, r3
 80069de:	d32e      	bcc.n	8006a3e <quorem+0x96>
 80069e0:	f04f 0a00 	mov.w	sl, #0
 80069e4:	46c4      	mov	ip, r8
 80069e6:	46ae      	mov	lr, r5
 80069e8:	46d3      	mov	fp, sl
 80069ea:	f85c 3b04 	ldr.w	r3, [ip], #4
 80069ee:	b298      	uxth	r0, r3
 80069f0:	fb06 a000 	mla	r0, r6, r0, sl
 80069f4:	0c02      	lsrs	r2, r0, #16
 80069f6:	0c1b      	lsrs	r3, r3, #16
 80069f8:	fb06 2303 	mla	r3, r6, r3, r2
 80069fc:	f8de 2000 	ldr.w	r2, [lr]
 8006a00:	b280      	uxth	r0, r0
 8006a02:	b292      	uxth	r2, r2
 8006a04:	1a12      	subs	r2, r2, r0
 8006a06:	445a      	add	r2, fp
 8006a08:	f8de 0000 	ldr.w	r0, [lr]
 8006a0c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006a10:	b29b      	uxth	r3, r3
 8006a12:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8006a16:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8006a1a:	b292      	uxth	r2, r2
 8006a1c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006a20:	45e1      	cmp	r9, ip
 8006a22:	f84e 2b04 	str.w	r2, [lr], #4
 8006a26:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006a2a:	d2de      	bcs.n	80069ea <quorem+0x42>
 8006a2c:	9b00      	ldr	r3, [sp, #0]
 8006a2e:	58eb      	ldr	r3, [r5, r3]
 8006a30:	b92b      	cbnz	r3, 8006a3e <quorem+0x96>
 8006a32:	9b01      	ldr	r3, [sp, #4]
 8006a34:	3b04      	subs	r3, #4
 8006a36:	429d      	cmp	r5, r3
 8006a38:	461a      	mov	r2, r3
 8006a3a:	d32f      	bcc.n	8006a9c <quorem+0xf4>
 8006a3c:	613c      	str	r4, [r7, #16]
 8006a3e:	4638      	mov	r0, r7
 8006a40:	f001 f9c6 	bl	8007dd0 <__mcmp>
 8006a44:	2800      	cmp	r0, #0
 8006a46:	db25      	blt.n	8006a94 <quorem+0xec>
 8006a48:	4629      	mov	r1, r5
 8006a4a:	2000      	movs	r0, #0
 8006a4c:	f858 2b04 	ldr.w	r2, [r8], #4
 8006a50:	f8d1 c000 	ldr.w	ip, [r1]
 8006a54:	fa1f fe82 	uxth.w	lr, r2
 8006a58:	fa1f f38c 	uxth.w	r3, ip
 8006a5c:	eba3 030e 	sub.w	r3, r3, lr
 8006a60:	4403      	add	r3, r0
 8006a62:	0c12      	lsrs	r2, r2, #16
 8006a64:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8006a68:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006a6c:	b29b      	uxth	r3, r3
 8006a6e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006a72:	45c1      	cmp	r9, r8
 8006a74:	f841 3b04 	str.w	r3, [r1], #4
 8006a78:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006a7c:	d2e6      	bcs.n	8006a4c <quorem+0xa4>
 8006a7e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006a82:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006a86:	b922      	cbnz	r2, 8006a92 <quorem+0xea>
 8006a88:	3b04      	subs	r3, #4
 8006a8a:	429d      	cmp	r5, r3
 8006a8c:	461a      	mov	r2, r3
 8006a8e:	d30b      	bcc.n	8006aa8 <quorem+0x100>
 8006a90:	613c      	str	r4, [r7, #16]
 8006a92:	3601      	adds	r6, #1
 8006a94:	4630      	mov	r0, r6
 8006a96:	b003      	add	sp, #12
 8006a98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a9c:	6812      	ldr	r2, [r2, #0]
 8006a9e:	3b04      	subs	r3, #4
 8006aa0:	2a00      	cmp	r2, #0
 8006aa2:	d1cb      	bne.n	8006a3c <quorem+0x94>
 8006aa4:	3c01      	subs	r4, #1
 8006aa6:	e7c6      	b.n	8006a36 <quorem+0x8e>
 8006aa8:	6812      	ldr	r2, [r2, #0]
 8006aaa:	3b04      	subs	r3, #4
 8006aac:	2a00      	cmp	r2, #0
 8006aae:	d1ef      	bne.n	8006a90 <quorem+0xe8>
 8006ab0:	3c01      	subs	r4, #1
 8006ab2:	e7ea      	b.n	8006a8a <quorem+0xe2>
 8006ab4:	2000      	movs	r0, #0
 8006ab6:	e7ee      	b.n	8006a96 <quorem+0xee>

08006ab8 <_dtoa_r>:
 8006ab8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006abc:	69c7      	ldr	r7, [r0, #28]
 8006abe:	b097      	sub	sp, #92	@ 0x5c
 8006ac0:	ed8d 0b04 	vstr	d0, [sp, #16]
 8006ac4:	ec55 4b10 	vmov	r4, r5, d0
 8006ac8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8006aca:	9107      	str	r1, [sp, #28]
 8006acc:	4681      	mov	r9, r0
 8006ace:	920c      	str	r2, [sp, #48]	@ 0x30
 8006ad0:	9311      	str	r3, [sp, #68]	@ 0x44
 8006ad2:	b97f      	cbnz	r7, 8006af4 <_dtoa_r+0x3c>
 8006ad4:	2010      	movs	r0, #16
 8006ad6:	f000 fe09 	bl	80076ec <malloc>
 8006ada:	4602      	mov	r2, r0
 8006adc:	f8c9 001c 	str.w	r0, [r9, #28]
 8006ae0:	b920      	cbnz	r0, 8006aec <_dtoa_r+0x34>
 8006ae2:	4ba9      	ldr	r3, [pc, #676]	@ (8006d88 <_dtoa_r+0x2d0>)
 8006ae4:	21ef      	movs	r1, #239	@ 0xef
 8006ae6:	48a9      	ldr	r0, [pc, #676]	@ (8006d8c <_dtoa_r+0x2d4>)
 8006ae8:	f002 fc2e 	bl	8009348 <__assert_func>
 8006aec:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006af0:	6007      	str	r7, [r0, #0]
 8006af2:	60c7      	str	r7, [r0, #12]
 8006af4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006af8:	6819      	ldr	r1, [r3, #0]
 8006afa:	b159      	cbz	r1, 8006b14 <_dtoa_r+0x5c>
 8006afc:	685a      	ldr	r2, [r3, #4]
 8006afe:	604a      	str	r2, [r1, #4]
 8006b00:	2301      	movs	r3, #1
 8006b02:	4093      	lsls	r3, r2
 8006b04:	608b      	str	r3, [r1, #8]
 8006b06:	4648      	mov	r0, r9
 8006b08:	f000 fee6 	bl	80078d8 <_Bfree>
 8006b0c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006b10:	2200      	movs	r2, #0
 8006b12:	601a      	str	r2, [r3, #0]
 8006b14:	1e2b      	subs	r3, r5, #0
 8006b16:	bfb9      	ittee	lt
 8006b18:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8006b1c:	9305      	strlt	r3, [sp, #20]
 8006b1e:	2300      	movge	r3, #0
 8006b20:	6033      	strge	r3, [r6, #0]
 8006b22:	9f05      	ldr	r7, [sp, #20]
 8006b24:	4b9a      	ldr	r3, [pc, #616]	@ (8006d90 <_dtoa_r+0x2d8>)
 8006b26:	bfbc      	itt	lt
 8006b28:	2201      	movlt	r2, #1
 8006b2a:	6032      	strlt	r2, [r6, #0]
 8006b2c:	43bb      	bics	r3, r7
 8006b2e:	d112      	bne.n	8006b56 <_dtoa_r+0x9e>
 8006b30:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006b32:	f242 730f 	movw	r3, #9999	@ 0x270f
 8006b36:	6013      	str	r3, [r2, #0]
 8006b38:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006b3c:	4323      	orrs	r3, r4
 8006b3e:	f000 855a 	beq.w	80075f6 <_dtoa_r+0xb3e>
 8006b42:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006b44:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8006da4 <_dtoa_r+0x2ec>
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	f000 855c 	beq.w	8007606 <_dtoa_r+0xb4e>
 8006b4e:	f10a 0303 	add.w	r3, sl, #3
 8006b52:	f000 bd56 	b.w	8007602 <_dtoa_r+0xb4a>
 8006b56:	ed9d 7b04 	vldr	d7, [sp, #16]
 8006b5a:	2200      	movs	r2, #0
 8006b5c:	ec51 0b17 	vmov	r0, r1, d7
 8006b60:	2300      	movs	r3, #0
 8006b62:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8006b66:	f7f9 ffcf 	bl	8000b08 <__aeabi_dcmpeq>
 8006b6a:	4680      	mov	r8, r0
 8006b6c:	b158      	cbz	r0, 8006b86 <_dtoa_r+0xce>
 8006b6e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006b70:	2301      	movs	r3, #1
 8006b72:	6013      	str	r3, [r2, #0]
 8006b74:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006b76:	b113      	cbz	r3, 8006b7e <_dtoa_r+0xc6>
 8006b78:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8006b7a:	4b86      	ldr	r3, [pc, #536]	@ (8006d94 <_dtoa_r+0x2dc>)
 8006b7c:	6013      	str	r3, [r2, #0]
 8006b7e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8006da8 <_dtoa_r+0x2f0>
 8006b82:	f000 bd40 	b.w	8007606 <_dtoa_r+0xb4e>
 8006b86:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8006b8a:	aa14      	add	r2, sp, #80	@ 0x50
 8006b8c:	a915      	add	r1, sp, #84	@ 0x54
 8006b8e:	4648      	mov	r0, r9
 8006b90:	f001 fa3e 	bl	8008010 <__d2b>
 8006b94:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8006b98:	9002      	str	r0, [sp, #8]
 8006b9a:	2e00      	cmp	r6, #0
 8006b9c:	d078      	beq.n	8006c90 <_dtoa_r+0x1d8>
 8006b9e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006ba0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8006ba4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006ba8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006bac:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006bb0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8006bb4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006bb8:	4619      	mov	r1, r3
 8006bba:	2200      	movs	r2, #0
 8006bbc:	4b76      	ldr	r3, [pc, #472]	@ (8006d98 <_dtoa_r+0x2e0>)
 8006bbe:	f7f9 fb83 	bl	80002c8 <__aeabi_dsub>
 8006bc2:	a36b      	add	r3, pc, #428	@ (adr r3, 8006d70 <_dtoa_r+0x2b8>)
 8006bc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bc8:	f7f9 fd36 	bl	8000638 <__aeabi_dmul>
 8006bcc:	a36a      	add	r3, pc, #424	@ (adr r3, 8006d78 <_dtoa_r+0x2c0>)
 8006bce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bd2:	f7f9 fb7b 	bl	80002cc <__adddf3>
 8006bd6:	4604      	mov	r4, r0
 8006bd8:	4630      	mov	r0, r6
 8006bda:	460d      	mov	r5, r1
 8006bdc:	f7f9 fcc2 	bl	8000564 <__aeabi_i2d>
 8006be0:	a367      	add	r3, pc, #412	@ (adr r3, 8006d80 <_dtoa_r+0x2c8>)
 8006be2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006be6:	f7f9 fd27 	bl	8000638 <__aeabi_dmul>
 8006bea:	4602      	mov	r2, r0
 8006bec:	460b      	mov	r3, r1
 8006bee:	4620      	mov	r0, r4
 8006bf0:	4629      	mov	r1, r5
 8006bf2:	f7f9 fb6b 	bl	80002cc <__adddf3>
 8006bf6:	4604      	mov	r4, r0
 8006bf8:	460d      	mov	r5, r1
 8006bfa:	f7f9 ffcd 	bl	8000b98 <__aeabi_d2iz>
 8006bfe:	2200      	movs	r2, #0
 8006c00:	4607      	mov	r7, r0
 8006c02:	2300      	movs	r3, #0
 8006c04:	4620      	mov	r0, r4
 8006c06:	4629      	mov	r1, r5
 8006c08:	f7f9 ff88 	bl	8000b1c <__aeabi_dcmplt>
 8006c0c:	b140      	cbz	r0, 8006c20 <_dtoa_r+0x168>
 8006c0e:	4638      	mov	r0, r7
 8006c10:	f7f9 fca8 	bl	8000564 <__aeabi_i2d>
 8006c14:	4622      	mov	r2, r4
 8006c16:	462b      	mov	r3, r5
 8006c18:	f7f9 ff76 	bl	8000b08 <__aeabi_dcmpeq>
 8006c1c:	b900      	cbnz	r0, 8006c20 <_dtoa_r+0x168>
 8006c1e:	3f01      	subs	r7, #1
 8006c20:	2f16      	cmp	r7, #22
 8006c22:	d852      	bhi.n	8006cca <_dtoa_r+0x212>
 8006c24:	4b5d      	ldr	r3, [pc, #372]	@ (8006d9c <_dtoa_r+0x2e4>)
 8006c26:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006c2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c2e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006c32:	f7f9 ff73 	bl	8000b1c <__aeabi_dcmplt>
 8006c36:	2800      	cmp	r0, #0
 8006c38:	d049      	beq.n	8006cce <_dtoa_r+0x216>
 8006c3a:	3f01      	subs	r7, #1
 8006c3c:	2300      	movs	r3, #0
 8006c3e:	9310      	str	r3, [sp, #64]	@ 0x40
 8006c40:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006c42:	1b9b      	subs	r3, r3, r6
 8006c44:	1e5a      	subs	r2, r3, #1
 8006c46:	bf45      	ittet	mi
 8006c48:	f1c3 0301 	rsbmi	r3, r3, #1
 8006c4c:	9300      	strmi	r3, [sp, #0]
 8006c4e:	2300      	movpl	r3, #0
 8006c50:	2300      	movmi	r3, #0
 8006c52:	9206      	str	r2, [sp, #24]
 8006c54:	bf54      	ite	pl
 8006c56:	9300      	strpl	r3, [sp, #0]
 8006c58:	9306      	strmi	r3, [sp, #24]
 8006c5a:	2f00      	cmp	r7, #0
 8006c5c:	db39      	blt.n	8006cd2 <_dtoa_r+0x21a>
 8006c5e:	9b06      	ldr	r3, [sp, #24]
 8006c60:	970d      	str	r7, [sp, #52]	@ 0x34
 8006c62:	443b      	add	r3, r7
 8006c64:	9306      	str	r3, [sp, #24]
 8006c66:	2300      	movs	r3, #0
 8006c68:	9308      	str	r3, [sp, #32]
 8006c6a:	9b07      	ldr	r3, [sp, #28]
 8006c6c:	2b09      	cmp	r3, #9
 8006c6e:	d863      	bhi.n	8006d38 <_dtoa_r+0x280>
 8006c70:	2b05      	cmp	r3, #5
 8006c72:	bfc4      	itt	gt
 8006c74:	3b04      	subgt	r3, #4
 8006c76:	9307      	strgt	r3, [sp, #28]
 8006c78:	9b07      	ldr	r3, [sp, #28]
 8006c7a:	f1a3 0302 	sub.w	r3, r3, #2
 8006c7e:	bfcc      	ite	gt
 8006c80:	2400      	movgt	r4, #0
 8006c82:	2401      	movle	r4, #1
 8006c84:	2b03      	cmp	r3, #3
 8006c86:	d863      	bhi.n	8006d50 <_dtoa_r+0x298>
 8006c88:	e8df f003 	tbb	[pc, r3]
 8006c8c:	2b375452 	.word	0x2b375452
 8006c90:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8006c94:	441e      	add	r6, r3
 8006c96:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006c9a:	2b20      	cmp	r3, #32
 8006c9c:	bfc1      	itttt	gt
 8006c9e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8006ca2:	409f      	lslgt	r7, r3
 8006ca4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006ca8:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006cac:	bfd6      	itet	le
 8006cae:	f1c3 0320 	rsble	r3, r3, #32
 8006cb2:	ea47 0003 	orrgt.w	r0, r7, r3
 8006cb6:	fa04 f003 	lslle.w	r0, r4, r3
 8006cba:	f7f9 fc43 	bl	8000544 <__aeabi_ui2d>
 8006cbe:	2201      	movs	r2, #1
 8006cc0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8006cc4:	3e01      	subs	r6, #1
 8006cc6:	9212      	str	r2, [sp, #72]	@ 0x48
 8006cc8:	e776      	b.n	8006bb8 <_dtoa_r+0x100>
 8006cca:	2301      	movs	r3, #1
 8006ccc:	e7b7      	b.n	8006c3e <_dtoa_r+0x186>
 8006cce:	9010      	str	r0, [sp, #64]	@ 0x40
 8006cd0:	e7b6      	b.n	8006c40 <_dtoa_r+0x188>
 8006cd2:	9b00      	ldr	r3, [sp, #0]
 8006cd4:	1bdb      	subs	r3, r3, r7
 8006cd6:	9300      	str	r3, [sp, #0]
 8006cd8:	427b      	negs	r3, r7
 8006cda:	9308      	str	r3, [sp, #32]
 8006cdc:	2300      	movs	r3, #0
 8006cde:	930d      	str	r3, [sp, #52]	@ 0x34
 8006ce0:	e7c3      	b.n	8006c6a <_dtoa_r+0x1b2>
 8006ce2:	2301      	movs	r3, #1
 8006ce4:	9309      	str	r3, [sp, #36]	@ 0x24
 8006ce6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006ce8:	eb07 0b03 	add.w	fp, r7, r3
 8006cec:	f10b 0301 	add.w	r3, fp, #1
 8006cf0:	2b01      	cmp	r3, #1
 8006cf2:	9303      	str	r3, [sp, #12]
 8006cf4:	bfb8      	it	lt
 8006cf6:	2301      	movlt	r3, #1
 8006cf8:	e006      	b.n	8006d08 <_dtoa_r+0x250>
 8006cfa:	2301      	movs	r3, #1
 8006cfc:	9309      	str	r3, [sp, #36]	@ 0x24
 8006cfe:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	dd28      	ble.n	8006d56 <_dtoa_r+0x29e>
 8006d04:	469b      	mov	fp, r3
 8006d06:	9303      	str	r3, [sp, #12]
 8006d08:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8006d0c:	2100      	movs	r1, #0
 8006d0e:	2204      	movs	r2, #4
 8006d10:	f102 0514 	add.w	r5, r2, #20
 8006d14:	429d      	cmp	r5, r3
 8006d16:	d926      	bls.n	8006d66 <_dtoa_r+0x2ae>
 8006d18:	6041      	str	r1, [r0, #4]
 8006d1a:	4648      	mov	r0, r9
 8006d1c:	f000 fd9c 	bl	8007858 <_Balloc>
 8006d20:	4682      	mov	sl, r0
 8006d22:	2800      	cmp	r0, #0
 8006d24:	d142      	bne.n	8006dac <_dtoa_r+0x2f4>
 8006d26:	4b1e      	ldr	r3, [pc, #120]	@ (8006da0 <_dtoa_r+0x2e8>)
 8006d28:	4602      	mov	r2, r0
 8006d2a:	f240 11af 	movw	r1, #431	@ 0x1af
 8006d2e:	e6da      	b.n	8006ae6 <_dtoa_r+0x2e>
 8006d30:	2300      	movs	r3, #0
 8006d32:	e7e3      	b.n	8006cfc <_dtoa_r+0x244>
 8006d34:	2300      	movs	r3, #0
 8006d36:	e7d5      	b.n	8006ce4 <_dtoa_r+0x22c>
 8006d38:	2401      	movs	r4, #1
 8006d3a:	2300      	movs	r3, #0
 8006d3c:	9307      	str	r3, [sp, #28]
 8006d3e:	9409      	str	r4, [sp, #36]	@ 0x24
 8006d40:	f04f 3bff 	mov.w	fp, #4294967295
 8006d44:	2200      	movs	r2, #0
 8006d46:	f8cd b00c 	str.w	fp, [sp, #12]
 8006d4a:	2312      	movs	r3, #18
 8006d4c:	920c      	str	r2, [sp, #48]	@ 0x30
 8006d4e:	e7db      	b.n	8006d08 <_dtoa_r+0x250>
 8006d50:	2301      	movs	r3, #1
 8006d52:	9309      	str	r3, [sp, #36]	@ 0x24
 8006d54:	e7f4      	b.n	8006d40 <_dtoa_r+0x288>
 8006d56:	f04f 0b01 	mov.w	fp, #1
 8006d5a:	f8cd b00c 	str.w	fp, [sp, #12]
 8006d5e:	465b      	mov	r3, fp
 8006d60:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8006d64:	e7d0      	b.n	8006d08 <_dtoa_r+0x250>
 8006d66:	3101      	adds	r1, #1
 8006d68:	0052      	lsls	r2, r2, #1
 8006d6a:	e7d1      	b.n	8006d10 <_dtoa_r+0x258>
 8006d6c:	f3af 8000 	nop.w
 8006d70:	636f4361 	.word	0x636f4361
 8006d74:	3fd287a7 	.word	0x3fd287a7
 8006d78:	8b60c8b3 	.word	0x8b60c8b3
 8006d7c:	3fc68a28 	.word	0x3fc68a28
 8006d80:	509f79fb 	.word	0x509f79fb
 8006d84:	3fd34413 	.word	0x3fd34413
 8006d88:	0800a42e 	.word	0x0800a42e
 8006d8c:	0800a445 	.word	0x0800a445
 8006d90:	7ff00000 	.word	0x7ff00000
 8006d94:	0800a3f9 	.word	0x0800a3f9
 8006d98:	3ff80000 	.word	0x3ff80000
 8006d9c:	0800a5f8 	.word	0x0800a5f8
 8006da0:	0800a49d 	.word	0x0800a49d
 8006da4:	0800a42a 	.word	0x0800a42a
 8006da8:	0800a3f8 	.word	0x0800a3f8
 8006dac:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006db0:	6018      	str	r0, [r3, #0]
 8006db2:	9b03      	ldr	r3, [sp, #12]
 8006db4:	2b0e      	cmp	r3, #14
 8006db6:	f200 80a1 	bhi.w	8006efc <_dtoa_r+0x444>
 8006dba:	2c00      	cmp	r4, #0
 8006dbc:	f000 809e 	beq.w	8006efc <_dtoa_r+0x444>
 8006dc0:	2f00      	cmp	r7, #0
 8006dc2:	dd33      	ble.n	8006e2c <_dtoa_r+0x374>
 8006dc4:	4b9c      	ldr	r3, [pc, #624]	@ (8007038 <_dtoa_r+0x580>)
 8006dc6:	f007 020f 	and.w	r2, r7, #15
 8006dca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006dce:	ed93 7b00 	vldr	d7, [r3]
 8006dd2:	05f8      	lsls	r0, r7, #23
 8006dd4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8006dd8:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006ddc:	d516      	bpl.n	8006e0c <_dtoa_r+0x354>
 8006dde:	4b97      	ldr	r3, [pc, #604]	@ (800703c <_dtoa_r+0x584>)
 8006de0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006de4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006de8:	f7f9 fd50 	bl	800088c <__aeabi_ddiv>
 8006dec:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006df0:	f004 040f 	and.w	r4, r4, #15
 8006df4:	2603      	movs	r6, #3
 8006df6:	4d91      	ldr	r5, [pc, #580]	@ (800703c <_dtoa_r+0x584>)
 8006df8:	b954      	cbnz	r4, 8006e10 <_dtoa_r+0x358>
 8006dfa:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006dfe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006e02:	f7f9 fd43 	bl	800088c <__aeabi_ddiv>
 8006e06:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006e0a:	e028      	b.n	8006e5e <_dtoa_r+0x3a6>
 8006e0c:	2602      	movs	r6, #2
 8006e0e:	e7f2      	b.n	8006df6 <_dtoa_r+0x33e>
 8006e10:	07e1      	lsls	r1, r4, #31
 8006e12:	d508      	bpl.n	8006e26 <_dtoa_r+0x36e>
 8006e14:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006e18:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006e1c:	f7f9 fc0c 	bl	8000638 <__aeabi_dmul>
 8006e20:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006e24:	3601      	adds	r6, #1
 8006e26:	1064      	asrs	r4, r4, #1
 8006e28:	3508      	adds	r5, #8
 8006e2a:	e7e5      	b.n	8006df8 <_dtoa_r+0x340>
 8006e2c:	f000 80af 	beq.w	8006f8e <_dtoa_r+0x4d6>
 8006e30:	427c      	negs	r4, r7
 8006e32:	4b81      	ldr	r3, [pc, #516]	@ (8007038 <_dtoa_r+0x580>)
 8006e34:	4d81      	ldr	r5, [pc, #516]	@ (800703c <_dtoa_r+0x584>)
 8006e36:	f004 020f 	and.w	r2, r4, #15
 8006e3a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006e3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e42:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006e46:	f7f9 fbf7 	bl	8000638 <__aeabi_dmul>
 8006e4a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006e4e:	1124      	asrs	r4, r4, #4
 8006e50:	2300      	movs	r3, #0
 8006e52:	2602      	movs	r6, #2
 8006e54:	2c00      	cmp	r4, #0
 8006e56:	f040 808f 	bne.w	8006f78 <_dtoa_r+0x4c0>
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d1d3      	bne.n	8006e06 <_dtoa_r+0x34e>
 8006e5e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006e60:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	f000 8094 	beq.w	8006f92 <_dtoa_r+0x4da>
 8006e6a:	4b75      	ldr	r3, [pc, #468]	@ (8007040 <_dtoa_r+0x588>)
 8006e6c:	2200      	movs	r2, #0
 8006e6e:	4620      	mov	r0, r4
 8006e70:	4629      	mov	r1, r5
 8006e72:	f7f9 fe53 	bl	8000b1c <__aeabi_dcmplt>
 8006e76:	2800      	cmp	r0, #0
 8006e78:	f000 808b 	beq.w	8006f92 <_dtoa_r+0x4da>
 8006e7c:	9b03      	ldr	r3, [sp, #12]
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	f000 8087 	beq.w	8006f92 <_dtoa_r+0x4da>
 8006e84:	f1bb 0f00 	cmp.w	fp, #0
 8006e88:	dd34      	ble.n	8006ef4 <_dtoa_r+0x43c>
 8006e8a:	4620      	mov	r0, r4
 8006e8c:	4b6d      	ldr	r3, [pc, #436]	@ (8007044 <_dtoa_r+0x58c>)
 8006e8e:	2200      	movs	r2, #0
 8006e90:	4629      	mov	r1, r5
 8006e92:	f7f9 fbd1 	bl	8000638 <__aeabi_dmul>
 8006e96:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006e9a:	f107 38ff 	add.w	r8, r7, #4294967295
 8006e9e:	3601      	adds	r6, #1
 8006ea0:	465c      	mov	r4, fp
 8006ea2:	4630      	mov	r0, r6
 8006ea4:	f7f9 fb5e 	bl	8000564 <__aeabi_i2d>
 8006ea8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006eac:	f7f9 fbc4 	bl	8000638 <__aeabi_dmul>
 8006eb0:	4b65      	ldr	r3, [pc, #404]	@ (8007048 <_dtoa_r+0x590>)
 8006eb2:	2200      	movs	r2, #0
 8006eb4:	f7f9 fa0a 	bl	80002cc <__adddf3>
 8006eb8:	4605      	mov	r5, r0
 8006eba:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8006ebe:	2c00      	cmp	r4, #0
 8006ec0:	d16a      	bne.n	8006f98 <_dtoa_r+0x4e0>
 8006ec2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006ec6:	4b61      	ldr	r3, [pc, #388]	@ (800704c <_dtoa_r+0x594>)
 8006ec8:	2200      	movs	r2, #0
 8006eca:	f7f9 f9fd 	bl	80002c8 <__aeabi_dsub>
 8006ece:	4602      	mov	r2, r0
 8006ed0:	460b      	mov	r3, r1
 8006ed2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006ed6:	462a      	mov	r2, r5
 8006ed8:	4633      	mov	r3, r6
 8006eda:	f7f9 fe3d 	bl	8000b58 <__aeabi_dcmpgt>
 8006ede:	2800      	cmp	r0, #0
 8006ee0:	f040 8298 	bne.w	8007414 <_dtoa_r+0x95c>
 8006ee4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006ee8:	462a      	mov	r2, r5
 8006eea:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006eee:	f7f9 fe15 	bl	8000b1c <__aeabi_dcmplt>
 8006ef2:	bb38      	cbnz	r0, 8006f44 <_dtoa_r+0x48c>
 8006ef4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8006ef8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006efc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	f2c0 8157 	blt.w	80071b2 <_dtoa_r+0x6fa>
 8006f04:	2f0e      	cmp	r7, #14
 8006f06:	f300 8154 	bgt.w	80071b2 <_dtoa_r+0x6fa>
 8006f0a:	4b4b      	ldr	r3, [pc, #300]	@ (8007038 <_dtoa_r+0x580>)
 8006f0c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006f10:	ed93 7b00 	vldr	d7, [r3]
 8006f14:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	ed8d 7b00 	vstr	d7, [sp]
 8006f1c:	f280 80e5 	bge.w	80070ea <_dtoa_r+0x632>
 8006f20:	9b03      	ldr	r3, [sp, #12]
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	f300 80e1 	bgt.w	80070ea <_dtoa_r+0x632>
 8006f28:	d10c      	bne.n	8006f44 <_dtoa_r+0x48c>
 8006f2a:	4b48      	ldr	r3, [pc, #288]	@ (800704c <_dtoa_r+0x594>)
 8006f2c:	2200      	movs	r2, #0
 8006f2e:	ec51 0b17 	vmov	r0, r1, d7
 8006f32:	f7f9 fb81 	bl	8000638 <__aeabi_dmul>
 8006f36:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006f3a:	f7f9 fe03 	bl	8000b44 <__aeabi_dcmpge>
 8006f3e:	2800      	cmp	r0, #0
 8006f40:	f000 8266 	beq.w	8007410 <_dtoa_r+0x958>
 8006f44:	2400      	movs	r4, #0
 8006f46:	4625      	mov	r5, r4
 8006f48:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006f4a:	4656      	mov	r6, sl
 8006f4c:	ea6f 0803 	mvn.w	r8, r3
 8006f50:	2700      	movs	r7, #0
 8006f52:	4621      	mov	r1, r4
 8006f54:	4648      	mov	r0, r9
 8006f56:	f000 fcbf 	bl	80078d8 <_Bfree>
 8006f5a:	2d00      	cmp	r5, #0
 8006f5c:	f000 80bd 	beq.w	80070da <_dtoa_r+0x622>
 8006f60:	b12f      	cbz	r7, 8006f6e <_dtoa_r+0x4b6>
 8006f62:	42af      	cmp	r7, r5
 8006f64:	d003      	beq.n	8006f6e <_dtoa_r+0x4b6>
 8006f66:	4639      	mov	r1, r7
 8006f68:	4648      	mov	r0, r9
 8006f6a:	f000 fcb5 	bl	80078d8 <_Bfree>
 8006f6e:	4629      	mov	r1, r5
 8006f70:	4648      	mov	r0, r9
 8006f72:	f000 fcb1 	bl	80078d8 <_Bfree>
 8006f76:	e0b0      	b.n	80070da <_dtoa_r+0x622>
 8006f78:	07e2      	lsls	r2, r4, #31
 8006f7a:	d505      	bpl.n	8006f88 <_dtoa_r+0x4d0>
 8006f7c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006f80:	f7f9 fb5a 	bl	8000638 <__aeabi_dmul>
 8006f84:	3601      	adds	r6, #1
 8006f86:	2301      	movs	r3, #1
 8006f88:	1064      	asrs	r4, r4, #1
 8006f8a:	3508      	adds	r5, #8
 8006f8c:	e762      	b.n	8006e54 <_dtoa_r+0x39c>
 8006f8e:	2602      	movs	r6, #2
 8006f90:	e765      	b.n	8006e5e <_dtoa_r+0x3a6>
 8006f92:	9c03      	ldr	r4, [sp, #12]
 8006f94:	46b8      	mov	r8, r7
 8006f96:	e784      	b.n	8006ea2 <_dtoa_r+0x3ea>
 8006f98:	4b27      	ldr	r3, [pc, #156]	@ (8007038 <_dtoa_r+0x580>)
 8006f9a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006f9c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006fa0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006fa4:	4454      	add	r4, sl
 8006fa6:	2900      	cmp	r1, #0
 8006fa8:	d054      	beq.n	8007054 <_dtoa_r+0x59c>
 8006faa:	4929      	ldr	r1, [pc, #164]	@ (8007050 <_dtoa_r+0x598>)
 8006fac:	2000      	movs	r0, #0
 8006fae:	f7f9 fc6d 	bl	800088c <__aeabi_ddiv>
 8006fb2:	4633      	mov	r3, r6
 8006fb4:	462a      	mov	r2, r5
 8006fb6:	f7f9 f987 	bl	80002c8 <__aeabi_dsub>
 8006fba:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006fbe:	4656      	mov	r6, sl
 8006fc0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006fc4:	f7f9 fde8 	bl	8000b98 <__aeabi_d2iz>
 8006fc8:	4605      	mov	r5, r0
 8006fca:	f7f9 facb 	bl	8000564 <__aeabi_i2d>
 8006fce:	4602      	mov	r2, r0
 8006fd0:	460b      	mov	r3, r1
 8006fd2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006fd6:	f7f9 f977 	bl	80002c8 <__aeabi_dsub>
 8006fda:	3530      	adds	r5, #48	@ 0x30
 8006fdc:	4602      	mov	r2, r0
 8006fde:	460b      	mov	r3, r1
 8006fe0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006fe4:	f806 5b01 	strb.w	r5, [r6], #1
 8006fe8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006fec:	f7f9 fd96 	bl	8000b1c <__aeabi_dcmplt>
 8006ff0:	2800      	cmp	r0, #0
 8006ff2:	d172      	bne.n	80070da <_dtoa_r+0x622>
 8006ff4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006ff8:	4911      	ldr	r1, [pc, #68]	@ (8007040 <_dtoa_r+0x588>)
 8006ffa:	2000      	movs	r0, #0
 8006ffc:	f7f9 f964 	bl	80002c8 <__aeabi_dsub>
 8007000:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007004:	f7f9 fd8a 	bl	8000b1c <__aeabi_dcmplt>
 8007008:	2800      	cmp	r0, #0
 800700a:	f040 80b4 	bne.w	8007176 <_dtoa_r+0x6be>
 800700e:	42a6      	cmp	r6, r4
 8007010:	f43f af70 	beq.w	8006ef4 <_dtoa_r+0x43c>
 8007014:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007018:	4b0a      	ldr	r3, [pc, #40]	@ (8007044 <_dtoa_r+0x58c>)
 800701a:	2200      	movs	r2, #0
 800701c:	f7f9 fb0c 	bl	8000638 <__aeabi_dmul>
 8007020:	4b08      	ldr	r3, [pc, #32]	@ (8007044 <_dtoa_r+0x58c>)
 8007022:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007026:	2200      	movs	r2, #0
 8007028:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800702c:	f7f9 fb04 	bl	8000638 <__aeabi_dmul>
 8007030:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007034:	e7c4      	b.n	8006fc0 <_dtoa_r+0x508>
 8007036:	bf00      	nop
 8007038:	0800a5f8 	.word	0x0800a5f8
 800703c:	0800a5d0 	.word	0x0800a5d0
 8007040:	3ff00000 	.word	0x3ff00000
 8007044:	40240000 	.word	0x40240000
 8007048:	401c0000 	.word	0x401c0000
 800704c:	40140000 	.word	0x40140000
 8007050:	3fe00000 	.word	0x3fe00000
 8007054:	4631      	mov	r1, r6
 8007056:	4628      	mov	r0, r5
 8007058:	f7f9 faee 	bl	8000638 <__aeabi_dmul>
 800705c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007060:	9413      	str	r4, [sp, #76]	@ 0x4c
 8007062:	4656      	mov	r6, sl
 8007064:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007068:	f7f9 fd96 	bl	8000b98 <__aeabi_d2iz>
 800706c:	4605      	mov	r5, r0
 800706e:	f7f9 fa79 	bl	8000564 <__aeabi_i2d>
 8007072:	4602      	mov	r2, r0
 8007074:	460b      	mov	r3, r1
 8007076:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800707a:	f7f9 f925 	bl	80002c8 <__aeabi_dsub>
 800707e:	3530      	adds	r5, #48	@ 0x30
 8007080:	f806 5b01 	strb.w	r5, [r6], #1
 8007084:	4602      	mov	r2, r0
 8007086:	460b      	mov	r3, r1
 8007088:	42a6      	cmp	r6, r4
 800708a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800708e:	f04f 0200 	mov.w	r2, #0
 8007092:	d124      	bne.n	80070de <_dtoa_r+0x626>
 8007094:	4baf      	ldr	r3, [pc, #700]	@ (8007354 <_dtoa_r+0x89c>)
 8007096:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800709a:	f7f9 f917 	bl	80002cc <__adddf3>
 800709e:	4602      	mov	r2, r0
 80070a0:	460b      	mov	r3, r1
 80070a2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80070a6:	f7f9 fd57 	bl	8000b58 <__aeabi_dcmpgt>
 80070aa:	2800      	cmp	r0, #0
 80070ac:	d163      	bne.n	8007176 <_dtoa_r+0x6be>
 80070ae:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80070b2:	49a8      	ldr	r1, [pc, #672]	@ (8007354 <_dtoa_r+0x89c>)
 80070b4:	2000      	movs	r0, #0
 80070b6:	f7f9 f907 	bl	80002c8 <__aeabi_dsub>
 80070ba:	4602      	mov	r2, r0
 80070bc:	460b      	mov	r3, r1
 80070be:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80070c2:	f7f9 fd2b 	bl	8000b1c <__aeabi_dcmplt>
 80070c6:	2800      	cmp	r0, #0
 80070c8:	f43f af14 	beq.w	8006ef4 <_dtoa_r+0x43c>
 80070cc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80070ce:	1e73      	subs	r3, r6, #1
 80070d0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80070d2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80070d6:	2b30      	cmp	r3, #48	@ 0x30
 80070d8:	d0f8      	beq.n	80070cc <_dtoa_r+0x614>
 80070da:	4647      	mov	r7, r8
 80070dc:	e03b      	b.n	8007156 <_dtoa_r+0x69e>
 80070de:	4b9e      	ldr	r3, [pc, #632]	@ (8007358 <_dtoa_r+0x8a0>)
 80070e0:	f7f9 faaa 	bl	8000638 <__aeabi_dmul>
 80070e4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80070e8:	e7bc      	b.n	8007064 <_dtoa_r+0x5ac>
 80070ea:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80070ee:	4656      	mov	r6, sl
 80070f0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80070f4:	4620      	mov	r0, r4
 80070f6:	4629      	mov	r1, r5
 80070f8:	f7f9 fbc8 	bl	800088c <__aeabi_ddiv>
 80070fc:	f7f9 fd4c 	bl	8000b98 <__aeabi_d2iz>
 8007100:	4680      	mov	r8, r0
 8007102:	f7f9 fa2f 	bl	8000564 <__aeabi_i2d>
 8007106:	e9dd 2300 	ldrd	r2, r3, [sp]
 800710a:	f7f9 fa95 	bl	8000638 <__aeabi_dmul>
 800710e:	4602      	mov	r2, r0
 8007110:	460b      	mov	r3, r1
 8007112:	4620      	mov	r0, r4
 8007114:	4629      	mov	r1, r5
 8007116:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800711a:	f7f9 f8d5 	bl	80002c8 <__aeabi_dsub>
 800711e:	f806 4b01 	strb.w	r4, [r6], #1
 8007122:	9d03      	ldr	r5, [sp, #12]
 8007124:	eba6 040a 	sub.w	r4, r6, sl
 8007128:	42a5      	cmp	r5, r4
 800712a:	4602      	mov	r2, r0
 800712c:	460b      	mov	r3, r1
 800712e:	d133      	bne.n	8007198 <_dtoa_r+0x6e0>
 8007130:	f7f9 f8cc 	bl	80002cc <__adddf3>
 8007134:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007138:	4604      	mov	r4, r0
 800713a:	460d      	mov	r5, r1
 800713c:	f7f9 fd0c 	bl	8000b58 <__aeabi_dcmpgt>
 8007140:	b9c0      	cbnz	r0, 8007174 <_dtoa_r+0x6bc>
 8007142:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007146:	4620      	mov	r0, r4
 8007148:	4629      	mov	r1, r5
 800714a:	f7f9 fcdd 	bl	8000b08 <__aeabi_dcmpeq>
 800714e:	b110      	cbz	r0, 8007156 <_dtoa_r+0x69e>
 8007150:	f018 0f01 	tst.w	r8, #1
 8007154:	d10e      	bne.n	8007174 <_dtoa_r+0x6bc>
 8007156:	9902      	ldr	r1, [sp, #8]
 8007158:	4648      	mov	r0, r9
 800715a:	f000 fbbd 	bl	80078d8 <_Bfree>
 800715e:	2300      	movs	r3, #0
 8007160:	7033      	strb	r3, [r6, #0]
 8007162:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007164:	3701      	adds	r7, #1
 8007166:	601f      	str	r7, [r3, #0]
 8007168:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800716a:	2b00      	cmp	r3, #0
 800716c:	f000 824b 	beq.w	8007606 <_dtoa_r+0xb4e>
 8007170:	601e      	str	r6, [r3, #0]
 8007172:	e248      	b.n	8007606 <_dtoa_r+0xb4e>
 8007174:	46b8      	mov	r8, r7
 8007176:	4633      	mov	r3, r6
 8007178:	461e      	mov	r6, r3
 800717a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800717e:	2a39      	cmp	r2, #57	@ 0x39
 8007180:	d106      	bne.n	8007190 <_dtoa_r+0x6d8>
 8007182:	459a      	cmp	sl, r3
 8007184:	d1f8      	bne.n	8007178 <_dtoa_r+0x6c0>
 8007186:	2230      	movs	r2, #48	@ 0x30
 8007188:	f108 0801 	add.w	r8, r8, #1
 800718c:	f88a 2000 	strb.w	r2, [sl]
 8007190:	781a      	ldrb	r2, [r3, #0]
 8007192:	3201      	adds	r2, #1
 8007194:	701a      	strb	r2, [r3, #0]
 8007196:	e7a0      	b.n	80070da <_dtoa_r+0x622>
 8007198:	4b6f      	ldr	r3, [pc, #444]	@ (8007358 <_dtoa_r+0x8a0>)
 800719a:	2200      	movs	r2, #0
 800719c:	f7f9 fa4c 	bl	8000638 <__aeabi_dmul>
 80071a0:	2200      	movs	r2, #0
 80071a2:	2300      	movs	r3, #0
 80071a4:	4604      	mov	r4, r0
 80071a6:	460d      	mov	r5, r1
 80071a8:	f7f9 fcae 	bl	8000b08 <__aeabi_dcmpeq>
 80071ac:	2800      	cmp	r0, #0
 80071ae:	d09f      	beq.n	80070f0 <_dtoa_r+0x638>
 80071b0:	e7d1      	b.n	8007156 <_dtoa_r+0x69e>
 80071b2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80071b4:	2a00      	cmp	r2, #0
 80071b6:	f000 80ea 	beq.w	800738e <_dtoa_r+0x8d6>
 80071ba:	9a07      	ldr	r2, [sp, #28]
 80071bc:	2a01      	cmp	r2, #1
 80071be:	f300 80cd 	bgt.w	800735c <_dtoa_r+0x8a4>
 80071c2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80071c4:	2a00      	cmp	r2, #0
 80071c6:	f000 80c1 	beq.w	800734c <_dtoa_r+0x894>
 80071ca:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80071ce:	9c08      	ldr	r4, [sp, #32]
 80071d0:	9e00      	ldr	r6, [sp, #0]
 80071d2:	9a00      	ldr	r2, [sp, #0]
 80071d4:	441a      	add	r2, r3
 80071d6:	9200      	str	r2, [sp, #0]
 80071d8:	9a06      	ldr	r2, [sp, #24]
 80071da:	2101      	movs	r1, #1
 80071dc:	441a      	add	r2, r3
 80071de:	4648      	mov	r0, r9
 80071e0:	9206      	str	r2, [sp, #24]
 80071e2:	f000 fc77 	bl	8007ad4 <__i2b>
 80071e6:	4605      	mov	r5, r0
 80071e8:	b166      	cbz	r6, 8007204 <_dtoa_r+0x74c>
 80071ea:	9b06      	ldr	r3, [sp, #24]
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	dd09      	ble.n	8007204 <_dtoa_r+0x74c>
 80071f0:	42b3      	cmp	r3, r6
 80071f2:	9a00      	ldr	r2, [sp, #0]
 80071f4:	bfa8      	it	ge
 80071f6:	4633      	movge	r3, r6
 80071f8:	1ad2      	subs	r2, r2, r3
 80071fa:	9200      	str	r2, [sp, #0]
 80071fc:	9a06      	ldr	r2, [sp, #24]
 80071fe:	1af6      	subs	r6, r6, r3
 8007200:	1ad3      	subs	r3, r2, r3
 8007202:	9306      	str	r3, [sp, #24]
 8007204:	9b08      	ldr	r3, [sp, #32]
 8007206:	b30b      	cbz	r3, 800724c <_dtoa_r+0x794>
 8007208:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800720a:	2b00      	cmp	r3, #0
 800720c:	f000 80c6 	beq.w	800739c <_dtoa_r+0x8e4>
 8007210:	2c00      	cmp	r4, #0
 8007212:	f000 80c0 	beq.w	8007396 <_dtoa_r+0x8de>
 8007216:	4629      	mov	r1, r5
 8007218:	4622      	mov	r2, r4
 800721a:	4648      	mov	r0, r9
 800721c:	f000 fd12 	bl	8007c44 <__pow5mult>
 8007220:	9a02      	ldr	r2, [sp, #8]
 8007222:	4601      	mov	r1, r0
 8007224:	4605      	mov	r5, r0
 8007226:	4648      	mov	r0, r9
 8007228:	f000 fc6a 	bl	8007b00 <__multiply>
 800722c:	9902      	ldr	r1, [sp, #8]
 800722e:	4680      	mov	r8, r0
 8007230:	4648      	mov	r0, r9
 8007232:	f000 fb51 	bl	80078d8 <_Bfree>
 8007236:	9b08      	ldr	r3, [sp, #32]
 8007238:	1b1b      	subs	r3, r3, r4
 800723a:	9308      	str	r3, [sp, #32]
 800723c:	f000 80b1 	beq.w	80073a2 <_dtoa_r+0x8ea>
 8007240:	9a08      	ldr	r2, [sp, #32]
 8007242:	4641      	mov	r1, r8
 8007244:	4648      	mov	r0, r9
 8007246:	f000 fcfd 	bl	8007c44 <__pow5mult>
 800724a:	9002      	str	r0, [sp, #8]
 800724c:	2101      	movs	r1, #1
 800724e:	4648      	mov	r0, r9
 8007250:	f000 fc40 	bl	8007ad4 <__i2b>
 8007254:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007256:	4604      	mov	r4, r0
 8007258:	2b00      	cmp	r3, #0
 800725a:	f000 81d8 	beq.w	800760e <_dtoa_r+0xb56>
 800725e:	461a      	mov	r2, r3
 8007260:	4601      	mov	r1, r0
 8007262:	4648      	mov	r0, r9
 8007264:	f000 fcee 	bl	8007c44 <__pow5mult>
 8007268:	9b07      	ldr	r3, [sp, #28]
 800726a:	2b01      	cmp	r3, #1
 800726c:	4604      	mov	r4, r0
 800726e:	f300 809f 	bgt.w	80073b0 <_dtoa_r+0x8f8>
 8007272:	9b04      	ldr	r3, [sp, #16]
 8007274:	2b00      	cmp	r3, #0
 8007276:	f040 8097 	bne.w	80073a8 <_dtoa_r+0x8f0>
 800727a:	9b05      	ldr	r3, [sp, #20]
 800727c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007280:	2b00      	cmp	r3, #0
 8007282:	f040 8093 	bne.w	80073ac <_dtoa_r+0x8f4>
 8007286:	9b05      	ldr	r3, [sp, #20]
 8007288:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800728c:	0d1b      	lsrs	r3, r3, #20
 800728e:	051b      	lsls	r3, r3, #20
 8007290:	b133      	cbz	r3, 80072a0 <_dtoa_r+0x7e8>
 8007292:	9b00      	ldr	r3, [sp, #0]
 8007294:	3301      	adds	r3, #1
 8007296:	9300      	str	r3, [sp, #0]
 8007298:	9b06      	ldr	r3, [sp, #24]
 800729a:	3301      	adds	r3, #1
 800729c:	9306      	str	r3, [sp, #24]
 800729e:	2301      	movs	r3, #1
 80072a0:	9308      	str	r3, [sp, #32]
 80072a2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	f000 81b8 	beq.w	800761a <_dtoa_r+0xb62>
 80072aa:	6923      	ldr	r3, [r4, #16]
 80072ac:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80072b0:	6918      	ldr	r0, [r3, #16]
 80072b2:	f000 fbc3 	bl	8007a3c <__hi0bits>
 80072b6:	f1c0 0020 	rsb	r0, r0, #32
 80072ba:	9b06      	ldr	r3, [sp, #24]
 80072bc:	4418      	add	r0, r3
 80072be:	f010 001f 	ands.w	r0, r0, #31
 80072c2:	f000 8082 	beq.w	80073ca <_dtoa_r+0x912>
 80072c6:	f1c0 0320 	rsb	r3, r0, #32
 80072ca:	2b04      	cmp	r3, #4
 80072cc:	dd73      	ble.n	80073b6 <_dtoa_r+0x8fe>
 80072ce:	9b00      	ldr	r3, [sp, #0]
 80072d0:	f1c0 001c 	rsb	r0, r0, #28
 80072d4:	4403      	add	r3, r0
 80072d6:	9300      	str	r3, [sp, #0]
 80072d8:	9b06      	ldr	r3, [sp, #24]
 80072da:	4403      	add	r3, r0
 80072dc:	4406      	add	r6, r0
 80072de:	9306      	str	r3, [sp, #24]
 80072e0:	9b00      	ldr	r3, [sp, #0]
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	dd05      	ble.n	80072f2 <_dtoa_r+0x83a>
 80072e6:	9902      	ldr	r1, [sp, #8]
 80072e8:	461a      	mov	r2, r3
 80072ea:	4648      	mov	r0, r9
 80072ec:	f000 fd04 	bl	8007cf8 <__lshift>
 80072f0:	9002      	str	r0, [sp, #8]
 80072f2:	9b06      	ldr	r3, [sp, #24]
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	dd05      	ble.n	8007304 <_dtoa_r+0x84c>
 80072f8:	4621      	mov	r1, r4
 80072fa:	461a      	mov	r2, r3
 80072fc:	4648      	mov	r0, r9
 80072fe:	f000 fcfb 	bl	8007cf8 <__lshift>
 8007302:	4604      	mov	r4, r0
 8007304:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007306:	2b00      	cmp	r3, #0
 8007308:	d061      	beq.n	80073ce <_dtoa_r+0x916>
 800730a:	9802      	ldr	r0, [sp, #8]
 800730c:	4621      	mov	r1, r4
 800730e:	f000 fd5f 	bl	8007dd0 <__mcmp>
 8007312:	2800      	cmp	r0, #0
 8007314:	da5b      	bge.n	80073ce <_dtoa_r+0x916>
 8007316:	2300      	movs	r3, #0
 8007318:	9902      	ldr	r1, [sp, #8]
 800731a:	220a      	movs	r2, #10
 800731c:	4648      	mov	r0, r9
 800731e:	f000 fafd 	bl	800791c <__multadd>
 8007322:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007324:	9002      	str	r0, [sp, #8]
 8007326:	f107 38ff 	add.w	r8, r7, #4294967295
 800732a:	2b00      	cmp	r3, #0
 800732c:	f000 8177 	beq.w	800761e <_dtoa_r+0xb66>
 8007330:	4629      	mov	r1, r5
 8007332:	2300      	movs	r3, #0
 8007334:	220a      	movs	r2, #10
 8007336:	4648      	mov	r0, r9
 8007338:	f000 faf0 	bl	800791c <__multadd>
 800733c:	f1bb 0f00 	cmp.w	fp, #0
 8007340:	4605      	mov	r5, r0
 8007342:	dc6f      	bgt.n	8007424 <_dtoa_r+0x96c>
 8007344:	9b07      	ldr	r3, [sp, #28]
 8007346:	2b02      	cmp	r3, #2
 8007348:	dc49      	bgt.n	80073de <_dtoa_r+0x926>
 800734a:	e06b      	b.n	8007424 <_dtoa_r+0x96c>
 800734c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800734e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8007352:	e73c      	b.n	80071ce <_dtoa_r+0x716>
 8007354:	3fe00000 	.word	0x3fe00000
 8007358:	40240000 	.word	0x40240000
 800735c:	9b03      	ldr	r3, [sp, #12]
 800735e:	1e5c      	subs	r4, r3, #1
 8007360:	9b08      	ldr	r3, [sp, #32]
 8007362:	42a3      	cmp	r3, r4
 8007364:	db09      	blt.n	800737a <_dtoa_r+0x8c2>
 8007366:	1b1c      	subs	r4, r3, r4
 8007368:	9b03      	ldr	r3, [sp, #12]
 800736a:	2b00      	cmp	r3, #0
 800736c:	f6bf af30 	bge.w	80071d0 <_dtoa_r+0x718>
 8007370:	9b00      	ldr	r3, [sp, #0]
 8007372:	9a03      	ldr	r2, [sp, #12]
 8007374:	1a9e      	subs	r6, r3, r2
 8007376:	2300      	movs	r3, #0
 8007378:	e72b      	b.n	80071d2 <_dtoa_r+0x71a>
 800737a:	9b08      	ldr	r3, [sp, #32]
 800737c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800737e:	9408      	str	r4, [sp, #32]
 8007380:	1ae3      	subs	r3, r4, r3
 8007382:	441a      	add	r2, r3
 8007384:	9e00      	ldr	r6, [sp, #0]
 8007386:	9b03      	ldr	r3, [sp, #12]
 8007388:	920d      	str	r2, [sp, #52]	@ 0x34
 800738a:	2400      	movs	r4, #0
 800738c:	e721      	b.n	80071d2 <_dtoa_r+0x71a>
 800738e:	9c08      	ldr	r4, [sp, #32]
 8007390:	9e00      	ldr	r6, [sp, #0]
 8007392:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8007394:	e728      	b.n	80071e8 <_dtoa_r+0x730>
 8007396:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800739a:	e751      	b.n	8007240 <_dtoa_r+0x788>
 800739c:	9a08      	ldr	r2, [sp, #32]
 800739e:	9902      	ldr	r1, [sp, #8]
 80073a0:	e750      	b.n	8007244 <_dtoa_r+0x78c>
 80073a2:	f8cd 8008 	str.w	r8, [sp, #8]
 80073a6:	e751      	b.n	800724c <_dtoa_r+0x794>
 80073a8:	2300      	movs	r3, #0
 80073aa:	e779      	b.n	80072a0 <_dtoa_r+0x7e8>
 80073ac:	9b04      	ldr	r3, [sp, #16]
 80073ae:	e777      	b.n	80072a0 <_dtoa_r+0x7e8>
 80073b0:	2300      	movs	r3, #0
 80073b2:	9308      	str	r3, [sp, #32]
 80073b4:	e779      	b.n	80072aa <_dtoa_r+0x7f2>
 80073b6:	d093      	beq.n	80072e0 <_dtoa_r+0x828>
 80073b8:	9a00      	ldr	r2, [sp, #0]
 80073ba:	331c      	adds	r3, #28
 80073bc:	441a      	add	r2, r3
 80073be:	9200      	str	r2, [sp, #0]
 80073c0:	9a06      	ldr	r2, [sp, #24]
 80073c2:	441a      	add	r2, r3
 80073c4:	441e      	add	r6, r3
 80073c6:	9206      	str	r2, [sp, #24]
 80073c8:	e78a      	b.n	80072e0 <_dtoa_r+0x828>
 80073ca:	4603      	mov	r3, r0
 80073cc:	e7f4      	b.n	80073b8 <_dtoa_r+0x900>
 80073ce:	9b03      	ldr	r3, [sp, #12]
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	46b8      	mov	r8, r7
 80073d4:	dc20      	bgt.n	8007418 <_dtoa_r+0x960>
 80073d6:	469b      	mov	fp, r3
 80073d8:	9b07      	ldr	r3, [sp, #28]
 80073da:	2b02      	cmp	r3, #2
 80073dc:	dd1e      	ble.n	800741c <_dtoa_r+0x964>
 80073de:	f1bb 0f00 	cmp.w	fp, #0
 80073e2:	f47f adb1 	bne.w	8006f48 <_dtoa_r+0x490>
 80073e6:	4621      	mov	r1, r4
 80073e8:	465b      	mov	r3, fp
 80073ea:	2205      	movs	r2, #5
 80073ec:	4648      	mov	r0, r9
 80073ee:	f000 fa95 	bl	800791c <__multadd>
 80073f2:	4601      	mov	r1, r0
 80073f4:	4604      	mov	r4, r0
 80073f6:	9802      	ldr	r0, [sp, #8]
 80073f8:	f000 fcea 	bl	8007dd0 <__mcmp>
 80073fc:	2800      	cmp	r0, #0
 80073fe:	f77f ada3 	ble.w	8006f48 <_dtoa_r+0x490>
 8007402:	4656      	mov	r6, sl
 8007404:	2331      	movs	r3, #49	@ 0x31
 8007406:	f806 3b01 	strb.w	r3, [r6], #1
 800740a:	f108 0801 	add.w	r8, r8, #1
 800740e:	e59f      	b.n	8006f50 <_dtoa_r+0x498>
 8007410:	9c03      	ldr	r4, [sp, #12]
 8007412:	46b8      	mov	r8, r7
 8007414:	4625      	mov	r5, r4
 8007416:	e7f4      	b.n	8007402 <_dtoa_r+0x94a>
 8007418:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800741c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800741e:	2b00      	cmp	r3, #0
 8007420:	f000 8101 	beq.w	8007626 <_dtoa_r+0xb6e>
 8007424:	2e00      	cmp	r6, #0
 8007426:	dd05      	ble.n	8007434 <_dtoa_r+0x97c>
 8007428:	4629      	mov	r1, r5
 800742a:	4632      	mov	r2, r6
 800742c:	4648      	mov	r0, r9
 800742e:	f000 fc63 	bl	8007cf8 <__lshift>
 8007432:	4605      	mov	r5, r0
 8007434:	9b08      	ldr	r3, [sp, #32]
 8007436:	2b00      	cmp	r3, #0
 8007438:	d05c      	beq.n	80074f4 <_dtoa_r+0xa3c>
 800743a:	6869      	ldr	r1, [r5, #4]
 800743c:	4648      	mov	r0, r9
 800743e:	f000 fa0b 	bl	8007858 <_Balloc>
 8007442:	4606      	mov	r6, r0
 8007444:	b928      	cbnz	r0, 8007452 <_dtoa_r+0x99a>
 8007446:	4b82      	ldr	r3, [pc, #520]	@ (8007650 <_dtoa_r+0xb98>)
 8007448:	4602      	mov	r2, r0
 800744a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800744e:	f7ff bb4a 	b.w	8006ae6 <_dtoa_r+0x2e>
 8007452:	692a      	ldr	r2, [r5, #16]
 8007454:	3202      	adds	r2, #2
 8007456:	0092      	lsls	r2, r2, #2
 8007458:	f105 010c 	add.w	r1, r5, #12
 800745c:	300c      	adds	r0, #12
 800745e:	f7ff fa8e 	bl	800697e <memcpy>
 8007462:	2201      	movs	r2, #1
 8007464:	4631      	mov	r1, r6
 8007466:	4648      	mov	r0, r9
 8007468:	f000 fc46 	bl	8007cf8 <__lshift>
 800746c:	f10a 0301 	add.w	r3, sl, #1
 8007470:	9300      	str	r3, [sp, #0]
 8007472:	eb0a 030b 	add.w	r3, sl, fp
 8007476:	9308      	str	r3, [sp, #32]
 8007478:	9b04      	ldr	r3, [sp, #16]
 800747a:	f003 0301 	and.w	r3, r3, #1
 800747e:	462f      	mov	r7, r5
 8007480:	9306      	str	r3, [sp, #24]
 8007482:	4605      	mov	r5, r0
 8007484:	9b00      	ldr	r3, [sp, #0]
 8007486:	9802      	ldr	r0, [sp, #8]
 8007488:	4621      	mov	r1, r4
 800748a:	f103 3bff 	add.w	fp, r3, #4294967295
 800748e:	f7ff fa8b 	bl	80069a8 <quorem>
 8007492:	4603      	mov	r3, r0
 8007494:	3330      	adds	r3, #48	@ 0x30
 8007496:	9003      	str	r0, [sp, #12]
 8007498:	4639      	mov	r1, r7
 800749a:	9802      	ldr	r0, [sp, #8]
 800749c:	9309      	str	r3, [sp, #36]	@ 0x24
 800749e:	f000 fc97 	bl	8007dd0 <__mcmp>
 80074a2:	462a      	mov	r2, r5
 80074a4:	9004      	str	r0, [sp, #16]
 80074a6:	4621      	mov	r1, r4
 80074a8:	4648      	mov	r0, r9
 80074aa:	f000 fcad 	bl	8007e08 <__mdiff>
 80074ae:	68c2      	ldr	r2, [r0, #12]
 80074b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80074b2:	4606      	mov	r6, r0
 80074b4:	bb02      	cbnz	r2, 80074f8 <_dtoa_r+0xa40>
 80074b6:	4601      	mov	r1, r0
 80074b8:	9802      	ldr	r0, [sp, #8]
 80074ba:	f000 fc89 	bl	8007dd0 <__mcmp>
 80074be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80074c0:	4602      	mov	r2, r0
 80074c2:	4631      	mov	r1, r6
 80074c4:	4648      	mov	r0, r9
 80074c6:	920c      	str	r2, [sp, #48]	@ 0x30
 80074c8:	9309      	str	r3, [sp, #36]	@ 0x24
 80074ca:	f000 fa05 	bl	80078d8 <_Bfree>
 80074ce:	9b07      	ldr	r3, [sp, #28]
 80074d0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80074d2:	9e00      	ldr	r6, [sp, #0]
 80074d4:	ea42 0103 	orr.w	r1, r2, r3
 80074d8:	9b06      	ldr	r3, [sp, #24]
 80074da:	4319      	orrs	r1, r3
 80074dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80074de:	d10d      	bne.n	80074fc <_dtoa_r+0xa44>
 80074e0:	2b39      	cmp	r3, #57	@ 0x39
 80074e2:	d027      	beq.n	8007534 <_dtoa_r+0xa7c>
 80074e4:	9a04      	ldr	r2, [sp, #16]
 80074e6:	2a00      	cmp	r2, #0
 80074e8:	dd01      	ble.n	80074ee <_dtoa_r+0xa36>
 80074ea:	9b03      	ldr	r3, [sp, #12]
 80074ec:	3331      	adds	r3, #49	@ 0x31
 80074ee:	f88b 3000 	strb.w	r3, [fp]
 80074f2:	e52e      	b.n	8006f52 <_dtoa_r+0x49a>
 80074f4:	4628      	mov	r0, r5
 80074f6:	e7b9      	b.n	800746c <_dtoa_r+0x9b4>
 80074f8:	2201      	movs	r2, #1
 80074fa:	e7e2      	b.n	80074c2 <_dtoa_r+0xa0a>
 80074fc:	9904      	ldr	r1, [sp, #16]
 80074fe:	2900      	cmp	r1, #0
 8007500:	db04      	blt.n	800750c <_dtoa_r+0xa54>
 8007502:	9807      	ldr	r0, [sp, #28]
 8007504:	4301      	orrs	r1, r0
 8007506:	9806      	ldr	r0, [sp, #24]
 8007508:	4301      	orrs	r1, r0
 800750a:	d120      	bne.n	800754e <_dtoa_r+0xa96>
 800750c:	2a00      	cmp	r2, #0
 800750e:	ddee      	ble.n	80074ee <_dtoa_r+0xa36>
 8007510:	9902      	ldr	r1, [sp, #8]
 8007512:	9300      	str	r3, [sp, #0]
 8007514:	2201      	movs	r2, #1
 8007516:	4648      	mov	r0, r9
 8007518:	f000 fbee 	bl	8007cf8 <__lshift>
 800751c:	4621      	mov	r1, r4
 800751e:	9002      	str	r0, [sp, #8]
 8007520:	f000 fc56 	bl	8007dd0 <__mcmp>
 8007524:	2800      	cmp	r0, #0
 8007526:	9b00      	ldr	r3, [sp, #0]
 8007528:	dc02      	bgt.n	8007530 <_dtoa_r+0xa78>
 800752a:	d1e0      	bne.n	80074ee <_dtoa_r+0xa36>
 800752c:	07da      	lsls	r2, r3, #31
 800752e:	d5de      	bpl.n	80074ee <_dtoa_r+0xa36>
 8007530:	2b39      	cmp	r3, #57	@ 0x39
 8007532:	d1da      	bne.n	80074ea <_dtoa_r+0xa32>
 8007534:	2339      	movs	r3, #57	@ 0x39
 8007536:	f88b 3000 	strb.w	r3, [fp]
 800753a:	4633      	mov	r3, r6
 800753c:	461e      	mov	r6, r3
 800753e:	3b01      	subs	r3, #1
 8007540:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007544:	2a39      	cmp	r2, #57	@ 0x39
 8007546:	d04e      	beq.n	80075e6 <_dtoa_r+0xb2e>
 8007548:	3201      	adds	r2, #1
 800754a:	701a      	strb	r2, [r3, #0]
 800754c:	e501      	b.n	8006f52 <_dtoa_r+0x49a>
 800754e:	2a00      	cmp	r2, #0
 8007550:	dd03      	ble.n	800755a <_dtoa_r+0xaa2>
 8007552:	2b39      	cmp	r3, #57	@ 0x39
 8007554:	d0ee      	beq.n	8007534 <_dtoa_r+0xa7c>
 8007556:	3301      	adds	r3, #1
 8007558:	e7c9      	b.n	80074ee <_dtoa_r+0xa36>
 800755a:	9a00      	ldr	r2, [sp, #0]
 800755c:	9908      	ldr	r1, [sp, #32]
 800755e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007562:	428a      	cmp	r2, r1
 8007564:	d028      	beq.n	80075b8 <_dtoa_r+0xb00>
 8007566:	9902      	ldr	r1, [sp, #8]
 8007568:	2300      	movs	r3, #0
 800756a:	220a      	movs	r2, #10
 800756c:	4648      	mov	r0, r9
 800756e:	f000 f9d5 	bl	800791c <__multadd>
 8007572:	42af      	cmp	r7, r5
 8007574:	9002      	str	r0, [sp, #8]
 8007576:	f04f 0300 	mov.w	r3, #0
 800757a:	f04f 020a 	mov.w	r2, #10
 800757e:	4639      	mov	r1, r7
 8007580:	4648      	mov	r0, r9
 8007582:	d107      	bne.n	8007594 <_dtoa_r+0xadc>
 8007584:	f000 f9ca 	bl	800791c <__multadd>
 8007588:	4607      	mov	r7, r0
 800758a:	4605      	mov	r5, r0
 800758c:	9b00      	ldr	r3, [sp, #0]
 800758e:	3301      	adds	r3, #1
 8007590:	9300      	str	r3, [sp, #0]
 8007592:	e777      	b.n	8007484 <_dtoa_r+0x9cc>
 8007594:	f000 f9c2 	bl	800791c <__multadd>
 8007598:	4629      	mov	r1, r5
 800759a:	4607      	mov	r7, r0
 800759c:	2300      	movs	r3, #0
 800759e:	220a      	movs	r2, #10
 80075a0:	4648      	mov	r0, r9
 80075a2:	f000 f9bb 	bl	800791c <__multadd>
 80075a6:	4605      	mov	r5, r0
 80075a8:	e7f0      	b.n	800758c <_dtoa_r+0xad4>
 80075aa:	f1bb 0f00 	cmp.w	fp, #0
 80075ae:	bfcc      	ite	gt
 80075b0:	465e      	movgt	r6, fp
 80075b2:	2601      	movle	r6, #1
 80075b4:	4456      	add	r6, sl
 80075b6:	2700      	movs	r7, #0
 80075b8:	9902      	ldr	r1, [sp, #8]
 80075ba:	9300      	str	r3, [sp, #0]
 80075bc:	2201      	movs	r2, #1
 80075be:	4648      	mov	r0, r9
 80075c0:	f000 fb9a 	bl	8007cf8 <__lshift>
 80075c4:	4621      	mov	r1, r4
 80075c6:	9002      	str	r0, [sp, #8]
 80075c8:	f000 fc02 	bl	8007dd0 <__mcmp>
 80075cc:	2800      	cmp	r0, #0
 80075ce:	dcb4      	bgt.n	800753a <_dtoa_r+0xa82>
 80075d0:	d102      	bne.n	80075d8 <_dtoa_r+0xb20>
 80075d2:	9b00      	ldr	r3, [sp, #0]
 80075d4:	07db      	lsls	r3, r3, #31
 80075d6:	d4b0      	bmi.n	800753a <_dtoa_r+0xa82>
 80075d8:	4633      	mov	r3, r6
 80075da:	461e      	mov	r6, r3
 80075dc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80075e0:	2a30      	cmp	r2, #48	@ 0x30
 80075e2:	d0fa      	beq.n	80075da <_dtoa_r+0xb22>
 80075e4:	e4b5      	b.n	8006f52 <_dtoa_r+0x49a>
 80075e6:	459a      	cmp	sl, r3
 80075e8:	d1a8      	bne.n	800753c <_dtoa_r+0xa84>
 80075ea:	2331      	movs	r3, #49	@ 0x31
 80075ec:	f108 0801 	add.w	r8, r8, #1
 80075f0:	f88a 3000 	strb.w	r3, [sl]
 80075f4:	e4ad      	b.n	8006f52 <_dtoa_r+0x49a>
 80075f6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80075f8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8007654 <_dtoa_r+0xb9c>
 80075fc:	b11b      	cbz	r3, 8007606 <_dtoa_r+0xb4e>
 80075fe:	f10a 0308 	add.w	r3, sl, #8
 8007602:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8007604:	6013      	str	r3, [r2, #0]
 8007606:	4650      	mov	r0, sl
 8007608:	b017      	add	sp, #92	@ 0x5c
 800760a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800760e:	9b07      	ldr	r3, [sp, #28]
 8007610:	2b01      	cmp	r3, #1
 8007612:	f77f ae2e 	ble.w	8007272 <_dtoa_r+0x7ba>
 8007616:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007618:	9308      	str	r3, [sp, #32]
 800761a:	2001      	movs	r0, #1
 800761c:	e64d      	b.n	80072ba <_dtoa_r+0x802>
 800761e:	f1bb 0f00 	cmp.w	fp, #0
 8007622:	f77f aed9 	ble.w	80073d8 <_dtoa_r+0x920>
 8007626:	4656      	mov	r6, sl
 8007628:	9802      	ldr	r0, [sp, #8]
 800762a:	4621      	mov	r1, r4
 800762c:	f7ff f9bc 	bl	80069a8 <quorem>
 8007630:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8007634:	f806 3b01 	strb.w	r3, [r6], #1
 8007638:	eba6 020a 	sub.w	r2, r6, sl
 800763c:	4593      	cmp	fp, r2
 800763e:	ddb4      	ble.n	80075aa <_dtoa_r+0xaf2>
 8007640:	9902      	ldr	r1, [sp, #8]
 8007642:	2300      	movs	r3, #0
 8007644:	220a      	movs	r2, #10
 8007646:	4648      	mov	r0, r9
 8007648:	f000 f968 	bl	800791c <__multadd>
 800764c:	9002      	str	r0, [sp, #8]
 800764e:	e7eb      	b.n	8007628 <_dtoa_r+0xb70>
 8007650:	0800a49d 	.word	0x0800a49d
 8007654:	0800a421 	.word	0x0800a421

08007658 <_free_r>:
 8007658:	b538      	push	{r3, r4, r5, lr}
 800765a:	4605      	mov	r5, r0
 800765c:	2900      	cmp	r1, #0
 800765e:	d041      	beq.n	80076e4 <_free_r+0x8c>
 8007660:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007664:	1f0c      	subs	r4, r1, #4
 8007666:	2b00      	cmp	r3, #0
 8007668:	bfb8      	it	lt
 800766a:	18e4      	addlt	r4, r4, r3
 800766c:	f000 f8e8 	bl	8007840 <__malloc_lock>
 8007670:	4a1d      	ldr	r2, [pc, #116]	@ (80076e8 <_free_r+0x90>)
 8007672:	6813      	ldr	r3, [r2, #0]
 8007674:	b933      	cbnz	r3, 8007684 <_free_r+0x2c>
 8007676:	6063      	str	r3, [r4, #4]
 8007678:	6014      	str	r4, [r2, #0]
 800767a:	4628      	mov	r0, r5
 800767c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007680:	f000 b8e4 	b.w	800784c <__malloc_unlock>
 8007684:	42a3      	cmp	r3, r4
 8007686:	d908      	bls.n	800769a <_free_r+0x42>
 8007688:	6820      	ldr	r0, [r4, #0]
 800768a:	1821      	adds	r1, r4, r0
 800768c:	428b      	cmp	r3, r1
 800768e:	bf01      	itttt	eq
 8007690:	6819      	ldreq	r1, [r3, #0]
 8007692:	685b      	ldreq	r3, [r3, #4]
 8007694:	1809      	addeq	r1, r1, r0
 8007696:	6021      	streq	r1, [r4, #0]
 8007698:	e7ed      	b.n	8007676 <_free_r+0x1e>
 800769a:	461a      	mov	r2, r3
 800769c:	685b      	ldr	r3, [r3, #4]
 800769e:	b10b      	cbz	r3, 80076a4 <_free_r+0x4c>
 80076a0:	42a3      	cmp	r3, r4
 80076a2:	d9fa      	bls.n	800769a <_free_r+0x42>
 80076a4:	6811      	ldr	r1, [r2, #0]
 80076a6:	1850      	adds	r0, r2, r1
 80076a8:	42a0      	cmp	r0, r4
 80076aa:	d10b      	bne.n	80076c4 <_free_r+0x6c>
 80076ac:	6820      	ldr	r0, [r4, #0]
 80076ae:	4401      	add	r1, r0
 80076b0:	1850      	adds	r0, r2, r1
 80076b2:	4283      	cmp	r3, r0
 80076b4:	6011      	str	r1, [r2, #0]
 80076b6:	d1e0      	bne.n	800767a <_free_r+0x22>
 80076b8:	6818      	ldr	r0, [r3, #0]
 80076ba:	685b      	ldr	r3, [r3, #4]
 80076bc:	6053      	str	r3, [r2, #4]
 80076be:	4408      	add	r0, r1
 80076c0:	6010      	str	r0, [r2, #0]
 80076c2:	e7da      	b.n	800767a <_free_r+0x22>
 80076c4:	d902      	bls.n	80076cc <_free_r+0x74>
 80076c6:	230c      	movs	r3, #12
 80076c8:	602b      	str	r3, [r5, #0]
 80076ca:	e7d6      	b.n	800767a <_free_r+0x22>
 80076cc:	6820      	ldr	r0, [r4, #0]
 80076ce:	1821      	adds	r1, r4, r0
 80076d0:	428b      	cmp	r3, r1
 80076d2:	bf04      	itt	eq
 80076d4:	6819      	ldreq	r1, [r3, #0]
 80076d6:	685b      	ldreq	r3, [r3, #4]
 80076d8:	6063      	str	r3, [r4, #4]
 80076da:	bf04      	itt	eq
 80076dc:	1809      	addeq	r1, r1, r0
 80076de:	6021      	streq	r1, [r4, #0]
 80076e0:	6054      	str	r4, [r2, #4]
 80076e2:	e7ca      	b.n	800767a <_free_r+0x22>
 80076e4:	bd38      	pop	{r3, r4, r5, pc}
 80076e6:	bf00      	nop
 80076e8:	2000050c 	.word	0x2000050c

080076ec <malloc>:
 80076ec:	4b02      	ldr	r3, [pc, #8]	@ (80076f8 <malloc+0xc>)
 80076ee:	4601      	mov	r1, r0
 80076f0:	6818      	ldr	r0, [r3, #0]
 80076f2:	f000 b825 	b.w	8007740 <_malloc_r>
 80076f6:	bf00      	nop
 80076f8:	20000088 	.word	0x20000088

080076fc <sbrk_aligned>:
 80076fc:	b570      	push	{r4, r5, r6, lr}
 80076fe:	4e0f      	ldr	r6, [pc, #60]	@ (800773c <sbrk_aligned+0x40>)
 8007700:	460c      	mov	r4, r1
 8007702:	6831      	ldr	r1, [r6, #0]
 8007704:	4605      	mov	r5, r0
 8007706:	b911      	cbnz	r1, 800770e <sbrk_aligned+0x12>
 8007708:	f001 fe04 	bl	8009314 <_sbrk_r>
 800770c:	6030      	str	r0, [r6, #0]
 800770e:	4621      	mov	r1, r4
 8007710:	4628      	mov	r0, r5
 8007712:	f001 fdff 	bl	8009314 <_sbrk_r>
 8007716:	1c43      	adds	r3, r0, #1
 8007718:	d103      	bne.n	8007722 <sbrk_aligned+0x26>
 800771a:	f04f 34ff 	mov.w	r4, #4294967295
 800771e:	4620      	mov	r0, r4
 8007720:	bd70      	pop	{r4, r5, r6, pc}
 8007722:	1cc4      	adds	r4, r0, #3
 8007724:	f024 0403 	bic.w	r4, r4, #3
 8007728:	42a0      	cmp	r0, r4
 800772a:	d0f8      	beq.n	800771e <sbrk_aligned+0x22>
 800772c:	1a21      	subs	r1, r4, r0
 800772e:	4628      	mov	r0, r5
 8007730:	f001 fdf0 	bl	8009314 <_sbrk_r>
 8007734:	3001      	adds	r0, #1
 8007736:	d1f2      	bne.n	800771e <sbrk_aligned+0x22>
 8007738:	e7ef      	b.n	800771a <sbrk_aligned+0x1e>
 800773a:	bf00      	nop
 800773c:	20000508 	.word	0x20000508

08007740 <_malloc_r>:
 8007740:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007744:	1ccd      	adds	r5, r1, #3
 8007746:	f025 0503 	bic.w	r5, r5, #3
 800774a:	3508      	adds	r5, #8
 800774c:	2d0c      	cmp	r5, #12
 800774e:	bf38      	it	cc
 8007750:	250c      	movcc	r5, #12
 8007752:	2d00      	cmp	r5, #0
 8007754:	4606      	mov	r6, r0
 8007756:	db01      	blt.n	800775c <_malloc_r+0x1c>
 8007758:	42a9      	cmp	r1, r5
 800775a:	d904      	bls.n	8007766 <_malloc_r+0x26>
 800775c:	230c      	movs	r3, #12
 800775e:	6033      	str	r3, [r6, #0]
 8007760:	2000      	movs	r0, #0
 8007762:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007766:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800783c <_malloc_r+0xfc>
 800776a:	f000 f869 	bl	8007840 <__malloc_lock>
 800776e:	f8d8 3000 	ldr.w	r3, [r8]
 8007772:	461c      	mov	r4, r3
 8007774:	bb44      	cbnz	r4, 80077c8 <_malloc_r+0x88>
 8007776:	4629      	mov	r1, r5
 8007778:	4630      	mov	r0, r6
 800777a:	f7ff ffbf 	bl	80076fc <sbrk_aligned>
 800777e:	1c43      	adds	r3, r0, #1
 8007780:	4604      	mov	r4, r0
 8007782:	d158      	bne.n	8007836 <_malloc_r+0xf6>
 8007784:	f8d8 4000 	ldr.w	r4, [r8]
 8007788:	4627      	mov	r7, r4
 800778a:	2f00      	cmp	r7, #0
 800778c:	d143      	bne.n	8007816 <_malloc_r+0xd6>
 800778e:	2c00      	cmp	r4, #0
 8007790:	d04b      	beq.n	800782a <_malloc_r+0xea>
 8007792:	6823      	ldr	r3, [r4, #0]
 8007794:	4639      	mov	r1, r7
 8007796:	4630      	mov	r0, r6
 8007798:	eb04 0903 	add.w	r9, r4, r3
 800779c:	f001 fdba 	bl	8009314 <_sbrk_r>
 80077a0:	4581      	cmp	r9, r0
 80077a2:	d142      	bne.n	800782a <_malloc_r+0xea>
 80077a4:	6821      	ldr	r1, [r4, #0]
 80077a6:	1a6d      	subs	r5, r5, r1
 80077a8:	4629      	mov	r1, r5
 80077aa:	4630      	mov	r0, r6
 80077ac:	f7ff ffa6 	bl	80076fc <sbrk_aligned>
 80077b0:	3001      	adds	r0, #1
 80077b2:	d03a      	beq.n	800782a <_malloc_r+0xea>
 80077b4:	6823      	ldr	r3, [r4, #0]
 80077b6:	442b      	add	r3, r5
 80077b8:	6023      	str	r3, [r4, #0]
 80077ba:	f8d8 3000 	ldr.w	r3, [r8]
 80077be:	685a      	ldr	r2, [r3, #4]
 80077c0:	bb62      	cbnz	r2, 800781c <_malloc_r+0xdc>
 80077c2:	f8c8 7000 	str.w	r7, [r8]
 80077c6:	e00f      	b.n	80077e8 <_malloc_r+0xa8>
 80077c8:	6822      	ldr	r2, [r4, #0]
 80077ca:	1b52      	subs	r2, r2, r5
 80077cc:	d420      	bmi.n	8007810 <_malloc_r+0xd0>
 80077ce:	2a0b      	cmp	r2, #11
 80077d0:	d917      	bls.n	8007802 <_malloc_r+0xc2>
 80077d2:	1961      	adds	r1, r4, r5
 80077d4:	42a3      	cmp	r3, r4
 80077d6:	6025      	str	r5, [r4, #0]
 80077d8:	bf18      	it	ne
 80077da:	6059      	strne	r1, [r3, #4]
 80077dc:	6863      	ldr	r3, [r4, #4]
 80077de:	bf08      	it	eq
 80077e0:	f8c8 1000 	streq.w	r1, [r8]
 80077e4:	5162      	str	r2, [r4, r5]
 80077e6:	604b      	str	r3, [r1, #4]
 80077e8:	4630      	mov	r0, r6
 80077ea:	f000 f82f 	bl	800784c <__malloc_unlock>
 80077ee:	f104 000b 	add.w	r0, r4, #11
 80077f2:	1d23      	adds	r3, r4, #4
 80077f4:	f020 0007 	bic.w	r0, r0, #7
 80077f8:	1ac2      	subs	r2, r0, r3
 80077fa:	bf1c      	itt	ne
 80077fc:	1a1b      	subne	r3, r3, r0
 80077fe:	50a3      	strne	r3, [r4, r2]
 8007800:	e7af      	b.n	8007762 <_malloc_r+0x22>
 8007802:	6862      	ldr	r2, [r4, #4]
 8007804:	42a3      	cmp	r3, r4
 8007806:	bf0c      	ite	eq
 8007808:	f8c8 2000 	streq.w	r2, [r8]
 800780c:	605a      	strne	r2, [r3, #4]
 800780e:	e7eb      	b.n	80077e8 <_malloc_r+0xa8>
 8007810:	4623      	mov	r3, r4
 8007812:	6864      	ldr	r4, [r4, #4]
 8007814:	e7ae      	b.n	8007774 <_malloc_r+0x34>
 8007816:	463c      	mov	r4, r7
 8007818:	687f      	ldr	r7, [r7, #4]
 800781a:	e7b6      	b.n	800778a <_malloc_r+0x4a>
 800781c:	461a      	mov	r2, r3
 800781e:	685b      	ldr	r3, [r3, #4]
 8007820:	42a3      	cmp	r3, r4
 8007822:	d1fb      	bne.n	800781c <_malloc_r+0xdc>
 8007824:	2300      	movs	r3, #0
 8007826:	6053      	str	r3, [r2, #4]
 8007828:	e7de      	b.n	80077e8 <_malloc_r+0xa8>
 800782a:	230c      	movs	r3, #12
 800782c:	6033      	str	r3, [r6, #0]
 800782e:	4630      	mov	r0, r6
 8007830:	f000 f80c 	bl	800784c <__malloc_unlock>
 8007834:	e794      	b.n	8007760 <_malloc_r+0x20>
 8007836:	6005      	str	r5, [r0, #0]
 8007838:	e7d6      	b.n	80077e8 <_malloc_r+0xa8>
 800783a:	bf00      	nop
 800783c:	2000050c 	.word	0x2000050c

08007840 <__malloc_lock>:
 8007840:	4801      	ldr	r0, [pc, #4]	@ (8007848 <__malloc_lock+0x8>)
 8007842:	f7ff b89a 	b.w	800697a <__retarget_lock_acquire_recursive>
 8007846:	bf00      	nop
 8007848:	20000504 	.word	0x20000504

0800784c <__malloc_unlock>:
 800784c:	4801      	ldr	r0, [pc, #4]	@ (8007854 <__malloc_unlock+0x8>)
 800784e:	f7ff b895 	b.w	800697c <__retarget_lock_release_recursive>
 8007852:	bf00      	nop
 8007854:	20000504 	.word	0x20000504

08007858 <_Balloc>:
 8007858:	b570      	push	{r4, r5, r6, lr}
 800785a:	69c6      	ldr	r6, [r0, #28]
 800785c:	4604      	mov	r4, r0
 800785e:	460d      	mov	r5, r1
 8007860:	b976      	cbnz	r6, 8007880 <_Balloc+0x28>
 8007862:	2010      	movs	r0, #16
 8007864:	f7ff ff42 	bl	80076ec <malloc>
 8007868:	4602      	mov	r2, r0
 800786a:	61e0      	str	r0, [r4, #28]
 800786c:	b920      	cbnz	r0, 8007878 <_Balloc+0x20>
 800786e:	4b18      	ldr	r3, [pc, #96]	@ (80078d0 <_Balloc+0x78>)
 8007870:	4818      	ldr	r0, [pc, #96]	@ (80078d4 <_Balloc+0x7c>)
 8007872:	216b      	movs	r1, #107	@ 0x6b
 8007874:	f001 fd68 	bl	8009348 <__assert_func>
 8007878:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800787c:	6006      	str	r6, [r0, #0]
 800787e:	60c6      	str	r6, [r0, #12]
 8007880:	69e6      	ldr	r6, [r4, #28]
 8007882:	68f3      	ldr	r3, [r6, #12]
 8007884:	b183      	cbz	r3, 80078a8 <_Balloc+0x50>
 8007886:	69e3      	ldr	r3, [r4, #28]
 8007888:	68db      	ldr	r3, [r3, #12]
 800788a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800788e:	b9b8      	cbnz	r0, 80078c0 <_Balloc+0x68>
 8007890:	2101      	movs	r1, #1
 8007892:	fa01 f605 	lsl.w	r6, r1, r5
 8007896:	1d72      	adds	r2, r6, #5
 8007898:	0092      	lsls	r2, r2, #2
 800789a:	4620      	mov	r0, r4
 800789c:	f001 fd72 	bl	8009384 <_calloc_r>
 80078a0:	b160      	cbz	r0, 80078bc <_Balloc+0x64>
 80078a2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80078a6:	e00e      	b.n	80078c6 <_Balloc+0x6e>
 80078a8:	2221      	movs	r2, #33	@ 0x21
 80078aa:	2104      	movs	r1, #4
 80078ac:	4620      	mov	r0, r4
 80078ae:	f001 fd69 	bl	8009384 <_calloc_r>
 80078b2:	69e3      	ldr	r3, [r4, #28]
 80078b4:	60f0      	str	r0, [r6, #12]
 80078b6:	68db      	ldr	r3, [r3, #12]
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	d1e4      	bne.n	8007886 <_Balloc+0x2e>
 80078bc:	2000      	movs	r0, #0
 80078be:	bd70      	pop	{r4, r5, r6, pc}
 80078c0:	6802      	ldr	r2, [r0, #0]
 80078c2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80078c6:	2300      	movs	r3, #0
 80078c8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80078cc:	e7f7      	b.n	80078be <_Balloc+0x66>
 80078ce:	bf00      	nop
 80078d0:	0800a42e 	.word	0x0800a42e
 80078d4:	0800a4ae 	.word	0x0800a4ae

080078d8 <_Bfree>:
 80078d8:	b570      	push	{r4, r5, r6, lr}
 80078da:	69c6      	ldr	r6, [r0, #28]
 80078dc:	4605      	mov	r5, r0
 80078de:	460c      	mov	r4, r1
 80078e0:	b976      	cbnz	r6, 8007900 <_Bfree+0x28>
 80078e2:	2010      	movs	r0, #16
 80078e4:	f7ff ff02 	bl	80076ec <malloc>
 80078e8:	4602      	mov	r2, r0
 80078ea:	61e8      	str	r0, [r5, #28]
 80078ec:	b920      	cbnz	r0, 80078f8 <_Bfree+0x20>
 80078ee:	4b09      	ldr	r3, [pc, #36]	@ (8007914 <_Bfree+0x3c>)
 80078f0:	4809      	ldr	r0, [pc, #36]	@ (8007918 <_Bfree+0x40>)
 80078f2:	218f      	movs	r1, #143	@ 0x8f
 80078f4:	f001 fd28 	bl	8009348 <__assert_func>
 80078f8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80078fc:	6006      	str	r6, [r0, #0]
 80078fe:	60c6      	str	r6, [r0, #12]
 8007900:	b13c      	cbz	r4, 8007912 <_Bfree+0x3a>
 8007902:	69eb      	ldr	r3, [r5, #28]
 8007904:	6862      	ldr	r2, [r4, #4]
 8007906:	68db      	ldr	r3, [r3, #12]
 8007908:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800790c:	6021      	str	r1, [r4, #0]
 800790e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007912:	bd70      	pop	{r4, r5, r6, pc}
 8007914:	0800a42e 	.word	0x0800a42e
 8007918:	0800a4ae 	.word	0x0800a4ae

0800791c <__multadd>:
 800791c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007920:	690d      	ldr	r5, [r1, #16]
 8007922:	4607      	mov	r7, r0
 8007924:	460c      	mov	r4, r1
 8007926:	461e      	mov	r6, r3
 8007928:	f101 0c14 	add.w	ip, r1, #20
 800792c:	2000      	movs	r0, #0
 800792e:	f8dc 3000 	ldr.w	r3, [ip]
 8007932:	b299      	uxth	r1, r3
 8007934:	fb02 6101 	mla	r1, r2, r1, r6
 8007938:	0c1e      	lsrs	r6, r3, #16
 800793a:	0c0b      	lsrs	r3, r1, #16
 800793c:	fb02 3306 	mla	r3, r2, r6, r3
 8007940:	b289      	uxth	r1, r1
 8007942:	3001      	adds	r0, #1
 8007944:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007948:	4285      	cmp	r5, r0
 800794a:	f84c 1b04 	str.w	r1, [ip], #4
 800794e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007952:	dcec      	bgt.n	800792e <__multadd+0x12>
 8007954:	b30e      	cbz	r6, 800799a <__multadd+0x7e>
 8007956:	68a3      	ldr	r3, [r4, #8]
 8007958:	42ab      	cmp	r3, r5
 800795a:	dc19      	bgt.n	8007990 <__multadd+0x74>
 800795c:	6861      	ldr	r1, [r4, #4]
 800795e:	4638      	mov	r0, r7
 8007960:	3101      	adds	r1, #1
 8007962:	f7ff ff79 	bl	8007858 <_Balloc>
 8007966:	4680      	mov	r8, r0
 8007968:	b928      	cbnz	r0, 8007976 <__multadd+0x5a>
 800796a:	4602      	mov	r2, r0
 800796c:	4b0c      	ldr	r3, [pc, #48]	@ (80079a0 <__multadd+0x84>)
 800796e:	480d      	ldr	r0, [pc, #52]	@ (80079a4 <__multadd+0x88>)
 8007970:	21ba      	movs	r1, #186	@ 0xba
 8007972:	f001 fce9 	bl	8009348 <__assert_func>
 8007976:	6922      	ldr	r2, [r4, #16]
 8007978:	3202      	adds	r2, #2
 800797a:	f104 010c 	add.w	r1, r4, #12
 800797e:	0092      	lsls	r2, r2, #2
 8007980:	300c      	adds	r0, #12
 8007982:	f7fe fffc 	bl	800697e <memcpy>
 8007986:	4621      	mov	r1, r4
 8007988:	4638      	mov	r0, r7
 800798a:	f7ff ffa5 	bl	80078d8 <_Bfree>
 800798e:	4644      	mov	r4, r8
 8007990:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007994:	3501      	adds	r5, #1
 8007996:	615e      	str	r6, [r3, #20]
 8007998:	6125      	str	r5, [r4, #16]
 800799a:	4620      	mov	r0, r4
 800799c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80079a0:	0800a49d 	.word	0x0800a49d
 80079a4:	0800a4ae 	.word	0x0800a4ae

080079a8 <__s2b>:
 80079a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80079ac:	460c      	mov	r4, r1
 80079ae:	4615      	mov	r5, r2
 80079b0:	461f      	mov	r7, r3
 80079b2:	2209      	movs	r2, #9
 80079b4:	3308      	adds	r3, #8
 80079b6:	4606      	mov	r6, r0
 80079b8:	fb93 f3f2 	sdiv	r3, r3, r2
 80079bc:	2100      	movs	r1, #0
 80079be:	2201      	movs	r2, #1
 80079c0:	429a      	cmp	r2, r3
 80079c2:	db09      	blt.n	80079d8 <__s2b+0x30>
 80079c4:	4630      	mov	r0, r6
 80079c6:	f7ff ff47 	bl	8007858 <_Balloc>
 80079ca:	b940      	cbnz	r0, 80079de <__s2b+0x36>
 80079cc:	4602      	mov	r2, r0
 80079ce:	4b19      	ldr	r3, [pc, #100]	@ (8007a34 <__s2b+0x8c>)
 80079d0:	4819      	ldr	r0, [pc, #100]	@ (8007a38 <__s2b+0x90>)
 80079d2:	21d3      	movs	r1, #211	@ 0xd3
 80079d4:	f001 fcb8 	bl	8009348 <__assert_func>
 80079d8:	0052      	lsls	r2, r2, #1
 80079da:	3101      	adds	r1, #1
 80079dc:	e7f0      	b.n	80079c0 <__s2b+0x18>
 80079de:	9b08      	ldr	r3, [sp, #32]
 80079e0:	6143      	str	r3, [r0, #20]
 80079e2:	2d09      	cmp	r5, #9
 80079e4:	f04f 0301 	mov.w	r3, #1
 80079e8:	6103      	str	r3, [r0, #16]
 80079ea:	dd16      	ble.n	8007a1a <__s2b+0x72>
 80079ec:	f104 0909 	add.w	r9, r4, #9
 80079f0:	46c8      	mov	r8, r9
 80079f2:	442c      	add	r4, r5
 80079f4:	f818 3b01 	ldrb.w	r3, [r8], #1
 80079f8:	4601      	mov	r1, r0
 80079fa:	3b30      	subs	r3, #48	@ 0x30
 80079fc:	220a      	movs	r2, #10
 80079fe:	4630      	mov	r0, r6
 8007a00:	f7ff ff8c 	bl	800791c <__multadd>
 8007a04:	45a0      	cmp	r8, r4
 8007a06:	d1f5      	bne.n	80079f4 <__s2b+0x4c>
 8007a08:	f1a5 0408 	sub.w	r4, r5, #8
 8007a0c:	444c      	add	r4, r9
 8007a0e:	1b2d      	subs	r5, r5, r4
 8007a10:	1963      	adds	r3, r4, r5
 8007a12:	42bb      	cmp	r3, r7
 8007a14:	db04      	blt.n	8007a20 <__s2b+0x78>
 8007a16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007a1a:	340a      	adds	r4, #10
 8007a1c:	2509      	movs	r5, #9
 8007a1e:	e7f6      	b.n	8007a0e <__s2b+0x66>
 8007a20:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007a24:	4601      	mov	r1, r0
 8007a26:	3b30      	subs	r3, #48	@ 0x30
 8007a28:	220a      	movs	r2, #10
 8007a2a:	4630      	mov	r0, r6
 8007a2c:	f7ff ff76 	bl	800791c <__multadd>
 8007a30:	e7ee      	b.n	8007a10 <__s2b+0x68>
 8007a32:	bf00      	nop
 8007a34:	0800a49d 	.word	0x0800a49d
 8007a38:	0800a4ae 	.word	0x0800a4ae

08007a3c <__hi0bits>:
 8007a3c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007a40:	4603      	mov	r3, r0
 8007a42:	bf36      	itet	cc
 8007a44:	0403      	lslcc	r3, r0, #16
 8007a46:	2000      	movcs	r0, #0
 8007a48:	2010      	movcc	r0, #16
 8007a4a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007a4e:	bf3c      	itt	cc
 8007a50:	021b      	lslcc	r3, r3, #8
 8007a52:	3008      	addcc	r0, #8
 8007a54:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007a58:	bf3c      	itt	cc
 8007a5a:	011b      	lslcc	r3, r3, #4
 8007a5c:	3004      	addcc	r0, #4
 8007a5e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007a62:	bf3c      	itt	cc
 8007a64:	009b      	lslcc	r3, r3, #2
 8007a66:	3002      	addcc	r0, #2
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	db05      	blt.n	8007a78 <__hi0bits+0x3c>
 8007a6c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007a70:	f100 0001 	add.w	r0, r0, #1
 8007a74:	bf08      	it	eq
 8007a76:	2020      	moveq	r0, #32
 8007a78:	4770      	bx	lr

08007a7a <__lo0bits>:
 8007a7a:	6803      	ldr	r3, [r0, #0]
 8007a7c:	4602      	mov	r2, r0
 8007a7e:	f013 0007 	ands.w	r0, r3, #7
 8007a82:	d00b      	beq.n	8007a9c <__lo0bits+0x22>
 8007a84:	07d9      	lsls	r1, r3, #31
 8007a86:	d421      	bmi.n	8007acc <__lo0bits+0x52>
 8007a88:	0798      	lsls	r0, r3, #30
 8007a8a:	bf49      	itett	mi
 8007a8c:	085b      	lsrmi	r3, r3, #1
 8007a8e:	089b      	lsrpl	r3, r3, #2
 8007a90:	2001      	movmi	r0, #1
 8007a92:	6013      	strmi	r3, [r2, #0]
 8007a94:	bf5c      	itt	pl
 8007a96:	6013      	strpl	r3, [r2, #0]
 8007a98:	2002      	movpl	r0, #2
 8007a9a:	4770      	bx	lr
 8007a9c:	b299      	uxth	r1, r3
 8007a9e:	b909      	cbnz	r1, 8007aa4 <__lo0bits+0x2a>
 8007aa0:	0c1b      	lsrs	r3, r3, #16
 8007aa2:	2010      	movs	r0, #16
 8007aa4:	b2d9      	uxtb	r1, r3
 8007aa6:	b909      	cbnz	r1, 8007aac <__lo0bits+0x32>
 8007aa8:	3008      	adds	r0, #8
 8007aaa:	0a1b      	lsrs	r3, r3, #8
 8007aac:	0719      	lsls	r1, r3, #28
 8007aae:	bf04      	itt	eq
 8007ab0:	091b      	lsreq	r3, r3, #4
 8007ab2:	3004      	addeq	r0, #4
 8007ab4:	0799      	lsls	r1, r3, #30
 8007ab6:	bf04      	itt	eq
 8007ab8:	089b      	lsreq	r3, r3, #2
 8007aba:	3002      	addeq	r0, #2
 8007abc:	07d9      	lsls	r1, r3, #31
 8007abe:	d403      	bmi.n	8007ac8 <__lo0bits+0x4e>
 8007ac0:	085b      	lsrs	r3, r3, #1
 8007ac2:	f100 0001 	add.w	r0, r0, #1
 8007ac6:	d003      	beq.n	8007ad0 <__lo0bits+0x56>
 8007ac8:	6013      	str	r3, [r2, #0]
 8007aca:	4770      	bx	lr
 8007acc:	2000      	movs	r0, #0
 8007ace:	4770      	bx	lr
 8007ad0:	2020      	movs	r0, #32
 8007ad2:	4770      	bx	lr

08007ad4 <__i2b>:
 8007ad4:	b510      	push	{r4, lr}
 8007ad6:	460c      	mov	r4, r1
 8007ad8:	2101      	movs	r1, #1
 8007ada:	f7ff febd 	bl	8007858 <_Balloc>
 8007ade:	4602      	mov	r2, r0
 8007ae0:	b928      	cbnz	r0, 8007aee <__i2b+0x1a>
 8007ae2:	4b05      	ldr	r3, [pc, #20]	@ (8007af8 <__i2b+0x24>)
 8007ae4:	4805      	ldr	r0, [pc, #20]	@ (8007afc <__i2b+0x28>)
 8007ae6:	f240 1145 	movw	r1, #325	@ 0x145
 8007aea:	f001 fc2d 	bl	8009348 <__assert_func>
 8007aee:	2301      	movs	r3, #1
 8007af0:	6144      	str	r4, [r0, #20]
 8007af2:	6103      	str	r3, [r0, #16]
 8007af4:	bd10      	pop	{r4, pc}
 8007af6:	bf00      	nop
 8007af8:	0800a49d 	.word	0x0800a49d
 8007afc:	0800a4ae 	.word	0x0800a4ae

08007b00 <__multiply>:
 8007b00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b04:	4617      	mov	r7, r2
 8007b06:	690a      	ldr	r2, [r1, #16]
 8007b08:	693b      	ldr	r3, [r7, #16]
 8007b0a:	429a      	cmp	r2, r3
 8007b0c:	bfa8      	it	ge
 8007b0e:	463b      	movge	r3, r7
 8007b10:	4689      	mov	r9, r1
 8007b12:	bfa4      	itt	ge
 8007b14:	460f      	movge	r7, r1
 8007b16:	4699      	movge	r9, r3
 8007b18:	693d      	ldr	r5, [r7, #16]
 8007b1a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007b1e:	68bb      	ldr	r3, [r7, #8]
 8007b20:	6879      	ldr	r1, [r7, #4]
 8007b22:	eb05 060a 	add.w	r6, r5, sl
 8007b26:	42b3      	cmp	r3, r6
 8007b28:	b085      	sub	sp, #20
 8007b2a:	bfb8      	it	lt
 8007b2c:	3101      	addlt	r1, #1
 8007b2e:	f7ff fe93 	bl	8007858 <_Balloc>
 8007b32:	b930      	cbnz	r0, 8007b42 <__multiply+0x42>
 8007b34:	4602      	mov	r2, r0
 8007b36:	4b41      	ldr	r3, [pc, #260]	@ (8007c3c <__multiply+0x13c>)
 8007b38:	4841      	ldr	r0, [pc, #260]	@ (8007c40 <__multiply+0x140>)
 8007b3a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007b3e:	f001 fc03 	bl	8009348 <__assert_func>
 8007b42:	f100 0414 	add.w	r4, r0, #20
 8007b46:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8007b4a:	4623      	mov	r3, r4
 8007b4c:	2200      	movs	r2, #0
 8007b4e:	4573      	cmp	r3, lr
 8007b50:	d320      	bcc.n	8007b94 <__multiply+0x94>
 8007b52:	f107 0814 	add.w	r8, r7, #20
 8007b56:	f109 0114 	add.w	r1, r9, #20
 8007b5a:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8007b5e:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8007b62:	9302      	str	r3, [sp, #8]
 8007b64:	1beb      	subs	r3, r5, r7
 8007b66:	3b15      	subs	r3, #21
 8007b68:	f023 0303 	bic.w	r3, r3, #3
 8007b6c:	3304      	adds	r3, #4
 8007b6e:	3715      	adds	r7, #21
 8007b70:	42bd      	cmp	r5, r7
 8007b72:	bf38      	it	cc
 8007b74:	2304      	movcc	r3, #4
 8007b76:	9301      	str	r3, [sp, #4]
 8007b78:	9b02      	ldr	r3, [sp, #8]
 8007b7a:	9103      	str	r1, [sp, #12]
 8007b7c:	428b      	cmp	r3, r1
 8007b7e:	d80c      	bhi.n	8007b9a <__multiply+0x9a>
 8007b80:	2e00      	cmp	r6, #0
 8007b82:	dd03      	ble.n	8007b8c <__multiply+0x8c>
 8007b84:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d055      	beq.n	8007c38 <__multiply+0x138>
 8007b8c:	6106      	str	r6, [r0, #16]
 8007b8e:	b005      	add	sp, #20
 8007b90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b94:	f843 2b04 	str.w	r2, [r3], #4
 8007b98:	e7d9      	b.n	8007b4e <__multiply+0x4e>
 8007b9a:	f8b1 a000 	ldrh.w	sl, [r1]
 8007b9e:	f1ba 0f00 	cmp.w	sl, #0
 8007ba2:	d01f      	beq.n	8007be4 <__multiply+0xe4>
 8007ba4:	46c4      	mov	ip, r8
 8007ba6:	46a1      	mov	r9, r4
 8007ba8:	2700      	movs	r7, #0
 8007baa:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007bae:	f8d9 3000 	ldr.w	r3, [r9]
 8007bb2:	fa1f fb82 	uxth.w	fp, r2
 8007bb6:	b29b      	uxth	r3, r3
 8007bb8:	fb0a 330b 	mla	r3, sl, fp, r3
 8007bbc:	443b      	add	r3, r7
 8007bbe:	f8d9 7000 	ldr.w	r7, [r9]
 8007bc2:	0c12      	lsrs	r2, r2, #16
 8007bc4:	0c3f      	lsrs	r7, r7, #16
 8007bc6:	fb0a 7202 	mla	r2, sl, r2, r7
 8007bca:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8007bce:	b29b      	uxth	r3, r3
 8007bd0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007bd4:	4565      	cmp	r5, ip
 8007bd6:	f849 3b04 	str.w	r3, [r9], #4
 8007bda:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8007bde:	d8e4      	bhi.n	8007baa <__multiply+0xaa>
 8007be0:	9b01      	ldr	r3, [sp, #4]
 8007be2:	50e7      	str	r7, [r4, r3]
 8007be4:	9b03      	ldr	r3, [sp, #12]
 8007be6:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007bea:	3104      	adds	r1, #4
 8007bec:	f1b9 0f00 	cmp.w	r9, #0
 8007bf0:	d020      	beq.n	8007c34 <__multiply+0x134>
 8007bf2:	6823      	ldr	r3, [r4, #0]
 8007bf4:	4647      	mov	r7, r8
 8007bf6:	46a4      	mov	ip, r4
 8007bf8:	f04f 0a00 	mov.w	sl, #0
 8007bfc:	f8b7 b000 	ldrh.w	fp, [r7]
 8007c00:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8007c04:	fb09 220b 	mla	r2, r9, fp, r2
 8007c08:	4452      	add	r2, sl
 8007c0a:	b29b      	uxth	r3, r3
 8007c0c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007c10:	f84c 3b04 	str.w	r3, [ip], #4
 8007c14:	f857 3b04 	ldr.w	r3, [r7], #4
 8007c18:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007c1c:	f8bc 3000 	ldrh.w	r3, [ip]
 8007c20:	fb09 330a 	mla	r3, r9, sl, r3
 8007c24:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8007c28:	42bd      	cmp	r5, r7
 8007c2a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007c2e:	d8e5      	bhi.n	8007bfc <__multiply+0xfc>
 8007c30:	9a01      	ldr	r2, [sp, #4]
 8007c32:	50a3      	str	r3, [r4, r2]
 8007c34:	3404      	adds	r4, #4
 8007c36:	e79f      	b.n	8007b78 <__multiply+0x78>
 8007c38:	3e01      	subs	r6, #1
 8007c3a:	e7a1      	b.n	8007b80 <__multiply+0x80>
 8007c3c:	0800a49d 	.word	0x0800a49d
 8007c40:	0800a4ae 	.word	0x0800a4ae

08007c44 <__pow5mult>:
 8007c44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007c48:	4615      	mov	r5, r2
 8007c4a:	f012 0203 	ands.w	r2, r2, #3
 8007c4e:	4607      	mov	r7, r0
 8007c50:	460e      	mov	r6, r1
 8007c52:	d007      	beq.n	8007c64 <__pow5mult+0x20>
 8007c54:	4c25      	ldr	r4, [pc, #148]	@ (8007cec <__pow5mult+0xa8>)
 8007c56:	3a01      	subs	r2, #1
 8007c58:	2300      	movs	r3, #0
 8007c5a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007c5e:	f7ff fe5d 	bl	800791c <__multadd>
 8007c62:	4606      	mov	r6, r0
 8007c64:	10ad      	asrs	r5, r5, #2
 8007c66:	d03d      	beq.n	8007ce4 <__pow5mult+0xa0>
 8007c68:	69fc      	ldr	r4, [r7, #28]
 8007c6a:	b97c      	cbnz	r4, 8007c8c <__pow5mult+0x48>
 8007c6c:	2010      	movs	r0, #16
 8007c6e:	f7ff fd3d 	bl	80076ec <malloc>
 8007c72:	4602      	mov	r2, r0
 8007c74:	61f8      	str	r0, [r7, #28]
 8007c76:	b928      	cbnz	r0, 8007c84 <__pow5mult+0x40>
 8007c78:	4b1d      	ldr	r3, [pc, #116]	@ (8007cf0 <__pow5mult+0xac>)
 8007c7a:	481e      	ldr	r0, [pc, #120]	@ (8007cf4 <__pow5mult+0xb0>)
 8007c7c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007c80:	f001 fb62 	bl	8009348 <__assert_func>
 8007c84:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007c88:	6004      	str	r4, [r0, #0]
 8007c8a:	60c4      	str	r4, [r0, #12]
 8007c8c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007c90:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007c94:	b94c      	cbnz	r4, 8007caa <__pow5mult+0x66>
 8007c96:	f240 2171 	movw	r1, #625	@ 0x271
 8007c9a:	4638      	mov	r0, r7
 8007c9c:	f7ff ff1a 	bl	8007ad4 <__i2b>
 8007ca0:	2300      	movs	r3, #0
 8007ca2:	f8c8 0008 	str.w	r0, [r8, #8]
 8007ca6:	4604      	mov	r4, r0
 8007ca8:	6003      	str	r3, [r0, #0]
 8007caa:	f04f 0900 	mov.w	r9, #0
 8007cae:	07eb      	lsls	r3, r5, #31
 8007cb0:	d50a      	bpl.n	8007cc8 <__pow5mult+0x84>
 8007cb2:	4631      	mov	r1, r6
 8007cb4:	4622      	mov	r2, r4
 8007cb6:	4638      	mov	r0, r7
 8007cb8:	f7ff ff22 	bl	8007b00 <__multiply>
 8007cbc:	4631      	mov	r1, r6
 8007cbe:	4680      	mov	r8, r0
 8007cc0:	4638      	mov	r0, r7
 8007cc2:	f7ff fe09 	bl	80078d8 <_Bfree>
 8007cc6:	4646      	mov	r6, r8
 8007cc8:	106d      	asrs	r5, r5, #1
 8007cca:	d00b      	beq.n	8007ce4 <__pow5mult+0xa0>
 8007ccc:	6820      	ldr	r0, [r4, #0]
 8007cce:	b938      	cbnz	r0, 8007ce0 <__pow5mult+0x9c>
 8007cd0:	4622      	mov	r2, r4
 8007cd2:	4621      	mov	r1, r4
 8007cd4:	4638      	mov	r0, r7
 8007cd6:	f7ff ff13 	bl	8007b00 <__multiply>
 8007cda:	6020      	str	r0, [r4, #0]
 8007cdc:	f8c0 9000 	str.w	r9, [r0]
 8007ce0:	4604      	mov	r4, r0
 8007ce2:	e7e4      	b.n	8007cae <__pow5mult+0x6a>
 8007ce4:	4630      	mov	r0, r6
 8007ce6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007cea:	bf00      	nop
 8007cec:	0800a5c0 	.word	0x0800a5c0
 8007cf0:	0800a42e 	.word	0x0800a42e
 8007cf4:	0800a4ae 	.word	0x0800a4ae

08007cf8 <__lshift>:
 8007cf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007cfc:	460c      	mov	r4, r1
 8007cfe:	6849      	ldr	r1, [r1, #4]
 8007d00:	6923      	ldr	r3, [r4, #16]
 8007d02:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007d06:	68a3      	ldr	r3, [r4, #8]
 8007d08:	4607      	mov	r7, r0
 8007d0a:	4691      	mov	r9, r2
 8007d0c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007d10:	f108 0601 	add.w	r6, r8, #1
 8007d14:	42b3      	cmp	r3, r6
 8007d16:	db0b      	blt.n	8007d30 <__lshift+0x38>
 8007d18:	4638      	mov	r0, r7
 8007d1a:	f7ff fd9d 	bl	8007858 <_Balloc>
 8007d1e:	4605      	mov	r5, r0
 8007d20:	b948      	cbnz	r0, 8007d36 <__lshift+0x3e>
 8007d22:	4602      	mov	r2, r0
 8007d24:	4b28      	ldr	r3, [pc, #160]	@ (8007dc8 <__lshift+0xd0>)
 8007d26:	4829      	ldr	r0, [pc, #164]	@ (8007dcc <__lshift+0xd4>)
 8007d28:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007d2c:	f001 fb0c 	bl	8009348 <__assert_func>
 8007d30:	3101      	adds	r1, #1
 8007d32:	005b      	lsls	r3, r3, #1
 8007d34:	e7ee      	b.n	8007d14 <__lshift+0x1c>
 8007d36:	2300      	movs	r3, #0
 8007d38:	f100 0114 	add.w	r1, r0, #20
 8007d3c:	f100 0210 	add.w	r2, r0, #16
 8007d40:	4618      	mov	r0, r3
 8007d42:	4553      	cmp	r3, sl
 8007d44:	db33      	blt.n	8007dae <__lshift+0xb6>
 8007d46:	6920      	ldr	r0, [r4, #16]
 8007d48:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007d4c:	f104 0314 	add.w	r3, r4, #20
 8007d50:	f019 091f 	ands.w	r9, r9, #31
 8007d54:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007d58:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007d5c:	d02b      	beq.n	8007db6 <__lshift+0xbe>
 8007d5e:	f1c9 0e20 	rsb	lr, r9, #32
 8007d62:	468a      	mov	sl, r1
 8007d64:	2200      	movs	r2, #0
 8007d66:	6818      	ldr	r0, [r3, #0]
 8007d68:	fa00 f009 	lsl.w	r0, r0, r9
 8007d6c:	4310      	orrs	r0, r2
 8007d6e:	f84a 0b04 	str.w	r0, [sl], #4
 8007d72:	f853 2b04 	ldr.w	r2, [r3], #4
 8007d76:	459c      	cmp	ip, r3
 8007d78:	fa22 f20e 	lsr.w	r2, r2, lr
 8007d7c:	d8f3      	bhi.n	8007d66 <__lshift+0x6e>
 8007d7e:	ebac 0304 	sub.w	r3, ip, r4
 8007d82:	3b15      	subs	r3, #21
 8007d84:	f023 0303 	bic.w	r3, r3, #3
 8007d88:	3304      	adds	r3, #4
 8007d8a:	f104 0015 	add.w	r0, r4, #21
 8007d8e:	4560      	cmp	r0, ip
 8007d90:	bf88      	it	hi
 8007d92:	2304      	movhi	r3, #4
 8007d94:	50ca      	str	r2, [r1, r3]
 8007d96:	b10a      	cbz	r2, 8007d9c <__lshift+0xa4>
 8007d98:	f108 0602 	add.w	r6, r8, #2
 8007d9c:	3e01      	subs	r6, #1
 8007d9e:	4638      	mov	r0, r7
 8007da0:	612e      	str	r6, [r5, #16]
 8007da2:	4621      	mov	r1, r4
 8007da4:	f7ff fd98 	bl	80078d8 <_Bfree>
 8007da8:	4628      	mov	r0, r5
 8007daa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007dae:	f842 0f04 	str.w	r0, [r2, #4]!
 8007db2:	3301      	adds	r3, #1
 8007db4:	e7c5      	b.n	8007d42 <__lshift+0x4a>
 8007db6:	3904      	subs	r1, #4
 8007db8:	f853 2b04 	ldr.w	r2, [r3], #4
 8007dbc:	f841 2f04 	str.w	r2, [r1, #4]!
 8007dc0:	459c      	cmp	ip, r3
 8007dc2:	d8f9      	bhi.n	8007db8 <__lshift+0xc0>
 8007dc4:	e7ea      	b.n	8007d9c <__lshift+0xa4>
 8007dc6:	bf00      	nop
 8007dc8:	0800a49d 	.word	0x0800a49d
 8007dcc:	0800a4ae 	.word	0x0800a4ae

08007dd0 <__mcmp>:
 8007dd0:	690a      	ldr	r2, [r1, #16]
 8007dd2:	4603      	mov	r3, r0
 8007dd4:	6900      	ldr	r0, [r0, #16]
 8007dd6:	1a80      	subs	r0, r0, r2
 8007dd8:	b530      	push	{r4, r5, lr}
 8007dda:	d10e      	bne.n	8007dfa <__mcmp+0x2a>
 8007ddc:	3314      	adds	r3, #20
 8007dde:	3114      	adds	r1, #20
 8007de0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007de4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007de8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007dec:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007df0:	4295      	cmp	r5, r2
 8007df2:	d003      	beq.n	8007dfc <__mcmp+0x2c>
 8007df4:	d205      	bcs.n	8007e02 <__mcmp+0x32>
 8007df6:	f04f 30ff 	mov.w	r0, #4294967295
 8007dfa:	bd30      	pop	{r4, r5, pc}
 8007dfc:	42a3      	cmp	r3, r4
 8007dfe:	d3f3      	bcc.n	8007de8 <__mcmp+0x18>
 8007e00:	e7fb      	b.n	8007dfa <__mcmp+0x2a>
 8007e02:	2001      	movs	r0, #1
 8007e04:	e7f9      	b.n	8007dfa <__mcmp+0x2a>
	...

08007e08 <__mdiff>:
 8007e08:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e0c:	4689      	mov	r9, r1
 8007e0e:	4606      	mov	r6, r0
 8007e10:	4611      	mov	r1, r2
 8007e12:	4648      	mov	r0, r9
 8007e14:	4614      	mov	r4, r2
 8007e16:	f7ff ffdb 	bl	8007dd0 <__mcmp>
 8007e1a:	1e05      	subs	r5, r0, #0
 8007e1c:	d112      	bne.n	8007e44 <__mdiff+0x3c>
 8007e1e:	4629      	mov	r1, r5
 8007e20:	4630      	mov	r0, r6
 8007e22:	f7ff fd19 	bl	8007858 <_Balloc>
 8007e26:	4602      	mov	r2, r0
 8007e28:	b928      	cbnz	r0, 8007e36 <__mdiff+0x2e>
 8007e2a:	4b3f      	ldr	r3, [pc, #252]	@ (8007f28 <__mdiff+0x120>)
 8007e2c:	f240 2137 	movw	r1, #567	@ 0x237
 8007e30:	483e      	ldr	r0, [pc, #248]	@ (8007f2c <__mdiff+0x124>)
 8007e32:	f001 fa89 	bl	8009348 <__assert_func>
 8007e36:	2301      	movs	r3, #1
 8007e38:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007e3c:	4610      	mov	r0, r2
 8007e3e:	b003      	add	sp, #12
 8007e40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e44:	bfbc      	itt	lt
 8007e46:	464b      	movlt	r3, r9
 8007e48:	46a1      	movlt	r9, r4
 8007e4a:	4630      	mov	r0, r6
 8007e4c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007e50:	bfba      	itte	lt
 8007e52:	461c      	movlt	r4, r3
 8007e54:	2501      	movlt	r5, #1
 8007e56:	2500      	movge	r5, #0
 8007e58:	f7ff fcfe 	bl	8007858 <_Balloc>
 8007e5c:	4602      	mov	r2, r0
 8007e5e:	b918      	cbnz	r0, 8007e68 <__mdiff+0x60>
 8007e60:	4b31      	ldr	r3, [pc, #196]	@ (8007f28 <__mdiff+0x120>)
 8007e62:	f240 2145 	movw	r1, #581	@ 0x245
 8007e66:	e7e3      	b.n	8007e30 <__mdiff+0x28>
 8007e68:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007e6c:	6926      	ldr	r6, [r4, #16]
 8007e6e:	60c5      	str	r5, [r0, #12]
 8007e70:	f109 0310 	add.w	r3, r9, #16
 8007e74:	f109 0514 	add.w	r5, r9, #20
 8007e78:	f104 0e14 	add.w	lr, r4, #20
 8007e7c:	f100 0b14 	add.w	fp, r0, #20
 8007e80:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007e84:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007e88:	9301      	str	r3, [sp, #4]
 8007e8a:	46d9      	mov	r9, fp
 8007e8c:	f04f 0c00 	mov.w	ip, #0
 8007e90:	9b01      	ldr	r3, [sp, #4]
 8007e92:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007e96:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007e9a:	9301      	str	r3, [sp, #4]
 8007e9c:	fa1f f38a 	uxth.w	r3, sl
 8007ea0:	4619      	mov	r1, r3
 8007ea2:	b283      	uxth	r3, r0
 8007ea4:	1acb      	subs	r3, r1, r3
 8007ea6:	0c00      	lsrs	r0, r0, #16
 8007ea8:	4463      	add	r3, ip
 8007eaa:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007eae:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007eb2:	b29b      	uxth	r3, r3
 8007eb4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007eb8:	4576      	cmp	r6, lr
 8007eba:	f849 3b04 	str.w	r3, [r9], #4
 8007ebe:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007ec2:	d8e5      	bhi.n	8007e90 <__mdiff+0x88>
 8007ec4:	1b33      	subs	r3, r6, r4
 8007ec6:	3b15      	subs	r3, #21
 8007ec8:	f023 0303 	bic.w	r3, r3, #3
 8007ecc:	3415      	adds	r4, #21
 8007ece:	3304      	adds	r3, #4
 8007ed0:	42a6      	cmp	r6, r4
 8007ed2:	bf38      	it	cc
 8007ed4:	2304      	movcc	r3, #4
 8007ed6:	441d      	add	r5, r3
 8007ed8:	445b      	add	r3, fp
 8007eda:	461e      	mov	r6, r3
 8007edc:	462c      	mov	r4, r5
 8007ede:	4544      	cmp	r4, r8
 8007ee0:	d30e      	bcc.n	8007f00 <__mdiff+0xf8>
 8007ee2:	f108 0103 	add.w	r1, r8, #3
 8007ee6:	1b49      	subs	r1, r1, r5
 8007ee8:	f021 0103 	bic.w	r1, r1, #3
 8007eec:	3d03      	subs	r5, #3
 8007eee:	45a8      	cmp	r8, r5
 8007ef0:	bf38      	it	cc
 8007ef2:	2100      	movcc	r1, #0
 8007ef4:	440b      	add	r3, r1
 8007ef6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007efa:	b191      	cbz	r1, 8007f22 <__mdiff+0x11a>
 8007efc:	6117      	str	r7, [r2, #16]
 8007efe:	e79d      	b.n	8007e3c <__mdiff+0x34>
 8007f00:	f854 1b04 	ldr.w	r1, [r4], #4
 8007f04:	46e6      	mov	lr, ip
 8007f06:	0c08      	lsrs	r0, r1, #16
 8007f08:	fa1c fc81 	uxtah	ip, ip, r1
 8007f0c:	4471      	add	r1, lr
 8007f0e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007f12:	b289      	uxth	r1, r1
 8007f14:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007f18:	f846 1b04 	str.w	r1, [r6], #4
 8007f1c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007f20:	e7dd      	b.n	8007ede <__mdiff+0xd6>
 8007f22:	3f01      	subs	r7, #1
 8007f24:	e7e7      	b.n	8007ef6 <__mdiff+0xee>
 8007f26:	bf00      	nop
 8007f28:	0800a49d 	.word	0x0800a49d
 8007f2c:	0800a4ae 	.word	0x0800a4ae

08007f30 <__ulp>:
 8007f30:	b082      	sub	sp, #8
 8007f32:	ed8d 0b00 	vstr	d0, [sp]
 8007f36:	9a01      	ldr	r2, [sp, #4]
 8007f38:	4b0f      	ldr	r3, [pc, #60]	@ (8007f78 <__ulp+0x48>)
 8007f3a:	4013      	ands	r3, r2
 8007f3c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	dc08      	bgt.n	8007f56 <__ulp+0x26>
 8007f44:	425b      	negs	r3, r3
 8007f46:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8007f4a:	ea4f 5223 	mov.w	r2, r3, asr #20
 8007f4e:	da04      	bge.n	8007f5a <__ulp+0x2a>
 8007f50:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8007f54:	4113      	asrs	r3, r2
 8007f56:	2200      	movs	r2, #0
 8007f58:	e008      	b.n	8007f6c <__ulp+0x3c>
 8007f5a:	f1a2 0314 	sub.w	r3, r2, #20
 8007f5e:	2b1e      	cmp	r3, #30
 8007f60:	bfda      	itte	le
 8007f62:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8007f66:	40da      	lsrle	r2, r3
 8007f68:	2201      	movgt	r2, #1
 8007f6a:	2300      	movs	r3, #0
 8007f6c:	4619      	mov	r1, r3
 8007f6e:	4610      	mov	r0, r2
 8007f70:	ec41 0b10 	vmov	d0, r0, r1
 8007f74:	b002      	add	sp, #8
 8007f76:	4770      	bx	lr
 8007f78:	7ff00000 	.word	0x7ff00000

08007f7c <__b2d>:
 8007f7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007f80:	6906      	ldr	r6, [r0, #16]
 8007f82:	f100 0814 	add.w	r8, r0, #20
 8007f86:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8007f8a:	1f37      	subs	r7, r6, #4
 8007f8c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8007f90:	4610      	mov	r0, r2
 8007f92:	f7ff fd53 	bl	8007a3c <__hi0bits>
 8007f96:	f1c0 0320 	rsb	r3, r0, #32
 8007f9a:	280a      	cmp	r0, #10
 8007f9c:	600b      	str	r3, [r1, #0]
 8007f9e:	491b      	ldr	r1, [pc, #108]	@ (800800c <__b2d+0x90>)
 8007fa0:	dc15      	bgt.n	8007fce <__b2d+0x52>
 8007fa2:	f1c0 0c0b 	rsb	ip, r0, #11
 8007fa6:	fa22 f30c 	lsr.w	r3, r2, ip
 8007faa:	45b8      	cmp	r8, r7
 8007fac:	ea43 0501 	orr.w	r5, r3, r1
 8007fb0:	bf34      	ite	cc
 8007fb2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8007fb6:	2300      	movcs	r3, #0
 8007fb8:	3015      	adds	r0, #21
 8007fba:	fa02 f000 	lsl.w	r0, r2, r0
 8007fbe:	fa23 f30c 	lsr.w	r3, r3, ip
 8007fc2:	4303      	orrs	r3, r0
 8007fc4:	461c      	mov	r4, r3
 8007fc6:	ec45 4b10 	vmov	d0, r4, r5
 8007fca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007fce:	45b8      	cmp	r8, r7
 8007fd0:	bf3a      	itte	cc
 8007fd2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8007fd6:	f1a6 0708 	subcc.w	r7, r6, #8
 8007fda:	2300      	movcs	r3, #0
 8007fdc:	380b      	subs	r0, #11
 8007fde:	d012      	beq.n	8008006 <__b2d+0x8a>
 8007fe0:	f1c0 0120 	rsb	r1, r0, #32
 8007fe4:	fa23 f401 	lsr.w	r4, r3, r1
 8007fe8:	4082      	lsls	r2, r0
 8007fea:	4322      	orrs	r2, r4
 8007fec:	4547      	cmp	r7, r8
 8007fee:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8007ff2:	bf8c      	ite	hi
 8007ff4:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8007ff8:	2200      	movls	r2, #0
 8007ffa:	4083      	lsls	r3, r0
 8007ffc:	40ca      	lsrs	r2, r1
 8007ffe:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8008002:	4313      	orrs	r3, r2
 8008004:	e7de      	b.n	8007fc4 <__b2d+0x48>
 8008006:	ea42 0501 	orr.w	r5, r2, r1
 800800a:	e7db      	b.n	8007fc4 <__b2d+0x48>
 800800c:	3ff00000 	.word	0x3ff00000

08008010 <__d2b>:
 8008010:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008014:	460f      	mov	r7, r1
 8008016:	2101      	movs	r1, #1
 8008018:	ec59 8b10 	vmov	r8, r9, d0
 800801c:	4616      	mov	r6, r2
 800801e:	f7ff fc1b 	bl	8007858 <_Balloc>
 8008022:	4604      	mov	r4, r0
 8008024:	b930      	cbnz	r0, 8008034 <__d2b+0x24>
 8008026:	4602      	mov	r2, r0
 8008028:	4b23      	ldr	r3, [pc, #140]	@ (80080b8 <__d2b+0xa8>)
 800802a:	4824      	ldr	r0, [pc, #144]	@ (80080bc <__d2b+0xac>)
 800802c:	f240 310f 	movw	r1, #783	@ 0x30f
 8008030:	f001 f98a 	bl	8009348 <__assert_func>
 8008034:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008038:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800803c:	b10d      	cbz	r5, 8008042 <__d2b+0x32>
 800803e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008042:	9301      	str	r3, [sp, #4]
 8008044:	f1b8 0300 	subs.w	r3, r8, #0
 8008048:	d023      	beq.n	8008092 <__d2b+0x82>
 800804a:	4668      	mov	r0, sp
 800804c:	9300      	str	r3, [sp, #0]
 800804e:	f7ff fd14 	bl	8007a7a <__lo0bits>
 8008052:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008056:	b1d0      	cbz	r0, 800808e <__d2b+0x7e>
 8008058:	f1c0 0320 	rsb	r3, r0, #32
 800805c:	fa02 f303 	lsl.w	r3, r2, r3
 8008060:	430b      	orrs	r3, r1
 8008062:	40c2      	lsrs	r2, r0
 8008064:	6163      	str	r3, [r4, #20]
 8008066:	9201      	str	r2, [sp, #4]
 8008068:	9b01      	ldr	r3, [sp, #4]
 800806a:	61a3      	str	r3, [r4, #24]
 800806c:	2b00      	cmp	r3, #0
 800806e:	bf0c      	ite	eq
 8008070:	2201      	moveq	r2, #1
 8008072:	2202      	movne	r2, #2
 8008074:	6122      	str	r2, [r4, #16]
 8008076:	b1a5      	cbz	r5, 80080a2 <__d2b+0x92>
 8008078:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800807c:	4405      	add	r5, r0
 800807e:	603d      	str	r5, [r7, #0]
 8008080:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008084:	6030      	str	r0, [r6, #0]
 8008086:	4620      	mov	r0, r4
 8008088:	b003      	add	sp, #12
 800808a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800808e:	6161      	str	r1, [r4, #20]
 8008090:	e7ea      	b.n	8008068 <__d2b+0x58>
 8008092:	a801      	add	r0, sp, #4
 8008094:	f7ff fcf1 	bl	8007a7a <__lo0bits>
 8008098:	9b01      	ldr	r3, [sp, #4]
 800809a:	6163      	str	r3, [r4, #20]
 800809c:	3020      	adds	r0, #32
 800809e:	2201      	movs	r2, #1
 80080a0:	e7e8      	b.n	8008074 <__d2b+0x64>
 80080a2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80080a6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80080aa:	6038      	str	r0, [r7, #0]
 80080ac:	6918      	ldr	r0, [r3, #16]
 80080ae:	f7ff fcc5 	bl	8007a3c <__hi0bits>
 80080b2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80080b6:	e7e5      	b.n	8008084 <__d2b+0x74>
 80080b8:	0800a49d 	.word	0x0800a49d
 80080bc:	0800a4ae 	.word	0x0800a4ae

080080c0 <__ratio>:
 80080c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080c4:	b085      	sub	sp, #20
 80080c6:	e9cd 1000 	strd	r1, r0, [sp]
 80080ca:	a902      	add	r1, sp, #8
 80080cc:	f7ff ff56 	bl	8007f7c <__b2d>
 80080d0:	9800      	ldr	r0, [sp, #0]
 80080d2:	a903      	add	r1, sp, #12
 80080d4:	ec55 4b10 	vmov	r4, r5, d0
 80080d8:	f7ff ff50 	bl	8007f7c <__b2d>
 80080dc:	9b01      	ldr	r3, [sp, #4]
 80080de:	6919      	ldr	r1, [r3, #16]
 80080e0:	9b00      	ldr	r3, [sp, #0]
 80080e2:	691b      	ldr	r3, [r3, #16]
 80080e4:	1ac9      	subs	r1, r1, r3
 80080e6:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 80080ea:	1a9b      	subs	r3, r3, r2
 80080ec:	ec5b ab10 	vmov	sl, fp, d0
 80080f0:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	bfce      	itee	gt
 80080f8:	462a      	movgt	r2, r5
 80080fa:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80080fe:	465a      	movle	r2, fp
 8008100:	462f      	mov	r7, r5
 8008102:	46d9      	mov	r9, fp
 8008104:	bfcc      	ite	gt
 8008106:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800810a:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800810e:	464b      	mov	r3, r9
 8008110:	4652      	mov	r2, sl
 8008112:	4620      	mov	r0, r4
 8008114:	4639      	mov	r1, r7
 8008116:	f7f8 fbb9 	bl	800088c <__aeabi_ddiv>
 800811a:	ec41 0b10 	vmov	d0, r0, r1
 800811e:	b005      	add	sp, #20
 8008120:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008124 <__copybits>:
 8008124:	3901      	subs	r1, #1
 8008126:	b570      	push	{r4, r5, r6, lr}
 8008128:	1149      	asrs	r1, r1, #5
 800812a:	6914      	ldr	r4, [r2, #16]
 800812c:	3101      	adds	r1, #1
 800812e:	f102 0314 	add.w	r3, r2, #20
 8008132:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8008136:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800813a:	1f05      	subs	r5, r0, #4
 800813c:	42a3      	cmp	r3, r4
 800813e:	d30c      	bcc.n	800815a <__copybits+0x36>
 8008140:	1aa3      	subs	r3, r4, r2
 8008142:	3b11      	subs	r3, #17
 8008144:	f023 0303 	bic.w	r3, r3, #3
 8008148:	3211      	adds	r2, #17
 800814a:	42a2      	cmp	r2, r4
 800814c:	bf88      	it	hi
 800814e:	2300      	movhi	r3, #0
 8008150:	4418      	add	r0, r3
 8008152:	2300      	movs	r3, #0
 8008154:	4288      	cmp	r0, r1
 8008156:	d305      	bcc.n	8008164 <__copybits+0x40>
 8008158:	bd70      	pop	{r4, r5, r6, pc}
 800815a:	f853 6b04 	ldr.w	r6, [r3], #4
 800815e:	f845 6f04 	str.w	r6, [r5, #4]!
 8008162:	e7eb      	b.n	800813c <__copybits+0x18>
 8008164:	f840 3b04 	str.w	r3, [r0], #4
 8008168:	e7f4      	b.n	8008154 <__copybits+0x30>

0800816a <__any_on>:
 800816a:	f100 0214 	add.w	r2, r0, #20
 800816e:	6900      	ldr	r0, [r0, #16]
 8008170:	114b      	asrs	r3, r1, #5
 8008172:	4298      	cmp	r0, r3
 8008174:	b510      	push	{r4, lr}
 8008176:	db11      	blt.n	800819c <__any_on+0x32>
 8008178:	dd0a      	ble.n	8008190 <__any_on+0x26>
 800817a:	f011 011f 	ands.w	r1, r1, #31
 800817e:	d007      	beq.n	8008190 <__any_on+0x26>
 8008180:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8008184:	fa24 f001 	lsr.w	r0, r4, r1
 8008188:	fa00 f101 	lsl.w	r1, r0, r1
 800818c:	428c      	cmp	r4, r1
 800818e:	d10b      	bne.n	80081a8 <__any_on+0x3e>
 8008190:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008194:	4293      	cmp	r3, r2
 8008196:	d803      	bhi.n	80081a0 <__any_on+0x36>
 8008198:	2000      	movs	r0, #0
 800819a:	bd10      	pop	{r4, pc}
 800819c:	4603      	mov	r3, r0
 800819e:	e7f7      	b.n	8008190 <__any_on+0x26>
 80081a0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80081a4:	2900      	cmp	r1, #0
 80081a6:	d0f5      	beq.n	8008194 <__any_on+0x2a>
 80081a8:	2001      	movs	r0, #1
 80081aa:	e7f6      	b.n	800819a <__any_on+0x30>

080081ac <sulp>:
 80081ac:	b570      	push	{r4, r5, r6, lr}
 80081ae:	4604      	mov	r4, r0
 80081b0:	460d      	mov	r5, r1
 80081b2:	ec45 4b10 	vmov	d0, r4, r5
 80081b6:	4616      	mov	r6, r2
 80081b8:	f7ff feba 	bl	8007f30 <__ulp>
 80081bc:	ec51 0b10 	vmov	r0, r1, d0
 80081c0:	b17e      	cbz	r6, 80081e2 <sulp+0x36>
 80081c2:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80081c6:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	dd09      	ble.n	80081e2 <sulp+0x36>
 80081ce:	051b      	lsls	r3, r3, #20
 80081d0:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 80081d4:	2400      	movs	r4, #0
 80081d6:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 80081da:	4622      	mov	r2, r4
 80081dc:	462b      	mov	r3, r5
 80081de:	f7f8 fa2b 	bl	8000638 <__aeabi_dmul>
 80081e2:	ec41 0b10 	vmov	d0, r0, r1
 80081e6:	bd70      	pop	{r4, r5, r6, pc}

080081e8 <_strtod_l>:
 80081e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081ec:	b09f      	sub	sp, #124	@ 0x7c
 80081ee:	460c      	mov	r4, r1
 80081f0:	9217      	str	r2, [sp, #92]	@ 0x5c
 80081f2:	2200      	movs	r2, #0
 80081f4:	921a      	str	r2, [sp, #104]	@ 0x68
 80081f6:	9005      	str	r0, [sp, #20]
 80081f8:	f04f 0a00 	mov.w	sl, #0
 80081fc:	f04f 0b00 	mov.w	fp, #0
 8008200:	460a      	mov	r2, r1
 8008202:	9219      	str	r2, [sp, #100]	@ 0x64
 8008204:	7811      	ldrb	r1, [r2, #0]
 8008206:	292b      	cmp	r1, #43	@ 0x2b
 8008208:	d04a      	beq.n	80082a0 <_strtod_l+0xb8>
 800820a:	d838      	bhi.n	800827e <_strtod_l+0x96>
 800820c:	290d      	cmp	r1, #13
 800820e:	d832      	bhi.n	8008276 <_strtod_l+0x8e>
 8008210:	2908      	cmp	r1, #8
 8008212:	d832      	bhi.n	800827a <_strtod_l+0x92>
 8008214:	2900      	cmp	r1, #0
 8008216:	d03b      	beq.n	8008290 <_strtod_l+0xa8>
 8008218:	2200      	movs	r2, #0
 800821a:	920e      	str	r2, [sp, #56]	@ 0x38
 800821c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800821e:	782a      	ldrb	r2, [r5, #0]
 8008220:	2a30      	cmp	r2, #48	@ 0x30
 8008222:	f040 80b2 	bne.w	800838a <_strtod_l+0x1a2>
 8008226:	786a      	ldrb	r2, [r5, #1]
 8008228:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800822c:	2a58      	cmp	r2, #88	@ 0x58
 800822e:	d16e      	bne.n	800830e <_strtod_l+0x126>
 8008230:	9302      	str	r3, [sp, #8]
 8008232:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008234:	9301      	str	r3, [sp, #4]
 8008236:	ab1a      	add	r3, sp, #104	@ 0x68
 8008238:	9300      	str	r3, [sp, #0]
 800823a:	4a8f      	ldr	r2, [pc, #572]	@ (8008478 <_strtod_l+0x290>)
 800823c:	9805      	ldr	r0, [sp, #20]
 800823e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8008240:	a919      	add	r1, sp, #100	@ 0x64
 8008242:	f001 f91b 	bl	800947c <__gethex>
 8008246:	f010 060f 	ands.w	r6, r0, #15
 800824a:	4604      	mov	r4, r0
 800824c:	d005      	beq.n	800825a <_strtod_l+0x72>
 800824e:	2e06      	cmp	r6, #6
 8008250:	d128      	bne.n	80082a4 <_strtod_l+0xbc>
 8008252:	3501      	adds	r5, #1
 8008254:	2300      	movs	r3, #0
 8008256:	9519      	str	r5, [sp, #100]	@ 0x64
 8008258:	930e      	str	r3, [sp, #56]	@ 0x38
 800825a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800825c:	2b00      	cmp	r3, #0
 800825e:	f040 858e 	bne.w	8008d7e <_strtod_l+0xb96>
 8008262:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008264:	b1cb      	cbz	r3, 800829a <_strtod_l+0xb2>
 8008266:	4652      	mov	r2, sl
 8008268:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800826c:	ec43 2b10 	vmov	d0, r2, r3
 8008270:	b01f      	add	sp, #124	@ 0x7c
 8008272:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008276:	2920      	cmp	r1, #32
 8008278:	d1ce      	bne.n	8008218 <_strtod_l+0x30>
 800827a:	3201      	adds	r2, #1
 800827c:	e7c1      	b.n	8008202 <_strtod_l+0x1a>
 800827e:	292d      	cmp	r1, #45	@ 0x2d
 8008280:	d1ca      	bne.n	8008218 <_strtod_l+0x30>
 8008282:	2101      	movs	r1, #1
 8008284:	910e      	str	r1, [sp, #56]	@ 0x38
 8008286:	1c51      	adds	r1, r2, #1
 8008288:	9119      	str	r1, [sp, #100]	@ 0x64
 800828a:	7852      	ldrb	r2, [r2, #1]
 800828c:	2a00      	cmp	r2, #0
 800828e:	d1c5      	bne.n	800821c <_strtod_l+0x34>
 8008290:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008292:	9419      	str	r4, [sp, #100]	@ 0x64
 8008294:	2b00      	cmp	r3, #0
 8008296:	f040 8570 	bne.w	8008d7a <_strtod_l+0xb92>
 800829a:	4652      	mov	r2, sl
 800829c:	465b      	mov	r3, fp
 800829e:	e7e5      	b.n	800826c <_strtod_l+0x84>
 80082a0:	2100      	movs	r1, #0
 80082a2:	e7ef      	b.n	8008284 <_strtod_l+0x9c>
 80082a4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80082a6:	b13a      	cbz	r2, 80082b8 <_strtod_l+0xd0>
 80082a8:	2135      	movs	r1, #53	@ 0x35
 80082aa:	a81c      	add	r0, sp, #112	@ 0x70
 80082ac:	f7ff ff3a 	bl	8008124 <__copybits>
 80082b0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80082b2:	9805      	ldr	r0, [sp, #20]
 80082b4:	f7ff fb10 	bl	80078d8 <_Bfree>
 80082b8:	3e01      	subs	r6, #1
 80082ba:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 80082bc:	2e04      	cmp	r6, #4
 80082be:	d806      	bhi.n	80082ce <_strtod_l+0xe6>
 80082c0:	e8df f006 	tbb	[pc, r6]
 80082c4:	201d0314 	.word	0x201d0314
 80082c8:	14          	.byte	0x14
 80082c9:	00          	.byte	0x00
 80082ca:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 80082ce:	05e1      	lsls	r1, r4, #23
 80082d0:	bf48      	it	mi
 80082d2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 80082d6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80082da:	0d1b      	lsrs	r3, r3, #20
 80082dc:	051b      	lsls	r3, r3, #20
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d1bb      	bne.n	800825a <_strtod_l+0x72>
 80082e2:	f7fe fb1f 	bl	8006924 <__errno>
 80082e6:	2322      	movs	r3, #34	@ 0x22
 80082e8:	6003      	str	r3, [r0, #0]
 80082ea:	e7b6      	b.n	800825a <_strtod_l+0x72>
 80082ec:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 80082f0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80082f4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80082f8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80082fc:	e7e7      	b.n	80082ce <_strtod_l+0xe6>
 80082fe:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8008480 <_strtod_l+0x298>
 8008302:	e7e4      	b.n	80082ce <_strtod_l+0xe6>
 8008304:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8008308:	f04f 3aff 	mov.w	sl, #4294967295
 800830c:	e7df      	b.n	80082ce <_strtod_l+0xe6>
 800830e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008310:	1c5a      	adds	r2, r3, #1
 8008312:	9219      	str	r2, [sp, #100]	@ 0x64
 8008314:	785b      	ldrb	r3, [r3, #1]
 8008316:	2b30      	cmp	r3, #48	@ 0x30
 8008318:	d0f9      	beq.n	800830e <_strtod_l+0x126>
 800831a:	2b00      	cmp	r3, #0
 800831c:	d09d      	beq.n	800825a <_strtod_l+0x72>
 800831e:	2301      	movs	r3, #1
 8008320:	2700      	movs	r7, #0
 8008322:	9308      	str	r3, [sp, #32]
 8008324:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008326:	930c      	str	r3, [sp, #48]	@ 0x30
 8008328:	970b      	str	r7, [sp, #44]	@ 0x2c
 800832a:	46b9      	mov	r9, r7
 800832c:	220a      	movs	r2, #10
 800832e:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8008330:	7805      	ldrb	r5, [r0, #0]
 8008332:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8008336:	b2d9      	uxtb	r1, r3
 8008338:	2909      	cmp	r1, #9
 800833a:	d928      	bls.n	800838e <_strtod_l+0x1a6>
 800833c:	494f      	ldr	r1, [pc, #316]	@ (800847c <_strtod_l+0x294>)
 800833e:	2201      	movs	r2, #1
 8008340:	f000 ffd6 	bl	80092f0 <strncmp>
 8008344:	2800      	cmp	r0, #0
 8008346:	d032      	beq.n	80083ae <_strtod_l+0x1c6>
 8008348:	2000      	movs	r0, #0
 800834a:	462a      	mov	r2, r5
 800834c:	900a      	str	r0, [sp, #40]	@ 0x28
 800834e:	464d      	mov	r5, r9
 8008350:	4603      	mov	r3, r0
 8008352:	2a65      	cmp	r2, #101	@ 0x65
 8008354:	d001      	beq.n	800835a <_strtod_l+0x172>
 8008356:	2a45      	cmp	r2, #69	@ 0x45
 8008358:	d114      	bne.n	8008384 <_strtod_l+0x19c>
 800835a:	b91d      	cbnz	r5, 8008364 <_strtod_l+0x17c>
 800835c:	9a08      	ldr	r2, [sp, #32]
 800835e:	4302      	orrs	r2, r0
 8008360:	d096      	beq.n	8008290 <_strtod_l+0xa8>
 8008362:	2500      	movs	r5, #0
 8008364:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8008366:	1c62      	adds	r2, r4, #1
 8008368:	9219      	str	r2, [sp, #100]	@ 0x64
 800836a:	7862      	ldrb	r2, [r4, #1]
 800836c:	2a2b      	cmp	r2, #43	@ 0x2b
 800836e:	d07a      	beq.n	8008466 <_strtod_l+0x27e>
 8008370:	2a2d      	cmp	r2, #45	@ 0x2d
 8008372:	d07e      	beq.n	8008472 <_strtod_l+0x28a>
 8008374:	f04f 0c00 	mov.w	ip, #0
 8008378:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800837c:	2909      	cmp	r1, #9
 800837e:	f240 8085 	bls.w	800848c <_strtod_l+0x2a4>
 8008382:	9419      	str	r4, [sp, #100]	@ 0x64
 8008384:	f04f 0800 	mov.w	r8, #0
 8008388:	e0a5      	b.n	80084d6 <_strtod_l+0x2ee>
 800838a:	2300      	movs	r3, #0
 800838c:	e7c8      	b.n	8008320 <_strtod_l+0x138>
 800838e:	f1b9 0f08 	cmp.w	r9, #8
 8008392:	bfd8      	it	le
 8008394:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8008396:	f100 0001 	add.w	r0, r0, #1
 800839a:	bfda      	itte	le
 800839c:	fb02 3301 	mlale	r3, r2, r1, r3
 80083a0:	930b      	strle	r3, [sp, #44]	@ 0x2c
 80083a2:	fb02 3707 	mlagt	r7, r2, r7, r3
 80083a6:	f109 0901 	add.w	r9, r9, #1
 80083aa:	9019      	str	r0, [sp, #100]	@ 0x64
 80083ac:	e7bf      	b.n	800832e <_strtod_l+0x146>
 80083ae:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80083b0:	1c5a      	adds	r2, r3, #1
 80083b2:	9219      	str	r2, [sp, #100]	@ 0x64
 80083b4:	785a      	ldrb	r2, [r3, #1]
 80083b6:	f1b9 0f00 	cmp.w	r9, #0
 80083ba:	d03b      	beq.n	8008434 <_strtod_l+0x24c>
 80083bc:	900a      	str	r0, [sp, #40]	@ 0x28
 80083be:	464d      	mov	r5, r9
 80083c0:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 80083c4:	2b09      	cmp	r3, #9
 80083c6:	d912      	bls.n	80083ee <_strtod_l+0x206>
 80083c8:	2301      	movs	r3, #1
 80083ca:	e7c2      	b.n	8008352 <_strtod_l+0x16a>
 80083cc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80083ce:	1c5a      	adds	r2, r3, #1
 80083d0:	9219      	str	r2, [sp, #100]	@ 0x64
 80083d2:	785a      	ldrb	r2, [r3, #1]
 80083d4:	3001      	adds	r0, #1
 80083d6:	2a30      	cmp	r2, #48	@ 0x30
 80083d8:	d0f8      	beq.n	80083cc <_strtod_l+0x1e4>
 80083da:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 80083de:	2b08      	cmp	r3, #8
 80083e0:	f200 84d2 	bhi.w	8008d88 <_strtod_l+0xba0>
 80083e4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80083e6:	900a      	str	r0, [sp, #40]	@ 0x28
 80083e8:	2000      	movs	r0, #0
 80083ea:	930c      	str	r3, [sp, #48]	@ 0x30
 80083ec:	4605      	mov	r5, r0
 80083ee:	3a30      	subs	r2, #48	@ 0x30
 80083f0:	f100 0301 	add.w	r3, r0, #1
 80083f4:	d018      	beq.n	8008428 <_strtod_l+0x240>
 80083f6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80083f8:	4419      	add	r1, r3
 80083fa:	910a      	str	r1, [sp, #40]	@ 0x28
 80083fc:	462e      	mov	r6, r5
 80083fe:	f04f 0e0a 	mov.w	lr, #10
 8008402:	1c71      	adds	r1, r6, #1
 8008404:	eba1 0c05 	sub.w	ip, r1, r5
 8008408:	4563      	cmp	r3, ip
 800840a:	dc15      	bgt.n	8008438 <_strtod_l+0x250>
 800840c:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8008410:	182b      	adds	r3, r5, r0
 8008412:	2b08      	cmp	r3, #8
 8008414:	f105 0501 	add.w	r5, r5, #1
 8008418:	4405      	add	r5, r0
 800841a:	dc1a      	bgt.n	8008452 <_strtod_l+0x26a>
 800841c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800841e:	230a      	movs	r3, #10
 8008420:	fb03 2301 	mla	r3, r3, r1, r2
 8008424:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008426:	2300      	movs	r3, #0
 8008428:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800842a:	1c51      	adds	r1, r2, #1
 800842c:	9119      	str	r1, [sp, #100]	@ 0x64
 800842e:	7852      	ldrb	r2, [r2, #1]
 8008430:	4618      	mov	r0, r3
 8008432:	e7c5      	b.n	80083c0 <_strtod_l+0x1d8>
 8008434:	4648      	mov	r0, r9
 8008436:	e7ce      	b.n	80083d6 <_strtod_l+0x1ee>
 8008438:	2e08      	cmp	r6, #8
 800843a:	dc05      	bgt.n	8008448 <_strtod_l+0x260>
 800843c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800843e:	fb0e f606 	mul.w	r6, lr, r6
 8008442:	960b      	str	r6, [sp, #44]	@ 0x2c
 8008444:	460e      	mov	r6, r1
 8008446:	e7dc      	b.n	8008402 <_strtod_l+0x21a>
 8008448:	2910      	cmp	r1, #16
 800844a:	bfd8      	it	le
 800844c:	fb0e f707 	mulle.w	r7, lr, r7
 8008450:	e7f8      	b.n	8008444 <_strtod_l+0x25c>
 8008452:	2b0f      	cmp	r3, #15
 8008454:	bfdc      	itt	le
 8008456:	230a      	movle	r3, #10
 8008458:	fb03 2707 	mlale	r7, r3, r7, r2
 800845c:	e7e3      	b.n	8008426 <_strtod_l+0x23e>
 800845e:	2300      	movs	r3, #0
 8008460:	930a      	str	r3, [sp, #40]	@ 0x28
 8008462:	2301      	movs	r3, #1
 8008464:	e77a      	b.n	800835c <_strtod_l+0x174>
 8008466:	f04f 0c00 	mov.w	ip, #0
 800846a:	1ca2      	adds	r2, r4, #2
 800846c:	9219      	str	r2, [sp, #100]	@ 0x64
 800846e:	78a2      	ldrb	r2, [r4, #2]
 8008470:	e782      	b.n	8008378 <_strtod_l+0x190>
 8008472:	f04f 0c01 	mov.w	ip, #1
 8008476:	e7f8      	b.n	800846a <_strtod_l+0x282>
 8008478:	0800a6d4 	.word	0x0800a6d4
 800847c:	0800a507 	.word	0x0800a507
 8008480:	7ff00000 	.word	0x7ff00000
 8008484:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008486:	1c51      	adds	r1, r2, #1
 8008488:	9119      	str	r1, [sp, #100]	@ 0x64
 800848a:	7852      	ldrb	r2, [r2, #1]
 800848c:	2a30      	cmp	r2, #48	@ 0x30
 800848e:	d0f9      	beq.n	8008484 <_strtod_l+0x29c>
 8008490:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8008494:	2908      	cmp	r1, #8
 8008496:	f63f af75 	bhi.w	8008384 <_strtod_l+0x19c>
 800849a:	3a30      	subs	r2, #48	@ 0x30
 800849c:	9209      	str	r2, [sp, #36]	@ 0x24
 800849e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80084a0:	920f      	str	r2, [sp, #60]	@ 0x3c
 80084a2:	f04f 080a 	mov.w	r8, #10
 80084a6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80084a8:	1c56      	adds	r6, r2, #1
 80084aa:	9619      	str	r6, [sp, #100]	@ 0x64
 80084ac:	7852      	ldrb	r2, [r2, #1]
 80084ae:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 80084b2:	f1be 0f09 	cmp.w	lr, #9
 80084b6:	d939      	bls.n	800852c <_strtod_l+0x344>
 80084b8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80084ba:	1a76      	subs	r6, r6, r1
 80084bc:	2e08      	cmp	r6, #8
 80084be:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 80084c2:	dc03      	bgt.n	80084cc <_strtod_l+0x2e4>
 80084c4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80084c6:	4588      	cmp	r8, r1
 80084c8:	bfa8      	it	ge
 80084ca:	4688      	movge	r8, r1
 80084cc:	f1bc 0f00 	cmp.w	ip, #0
 80084d0:	d001      	beq.n	80084d6 <_strtod_l+0x2ee>
 80084d2:	f1c8 0800 	rsb	r8, r8, #0
 80084d6:	2d00      	cmp	r5, #0
 80084d8:	d14e      	bne.n	8008578 <_strtod_l+0x390>
 80084da:	9908      	ldr	r1, [sp, #32]
 80084dc:	4308      	orrs	r0, r1
 80084de:	f47f aebc 	bne.w	800825a <_strtod_l+0x72>
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	f47f aed4 	bne.w	8008290 <_strtod_l+0xa8>
 80084e8:	2a69      	cmp	r2, #105	@ 0x69
 80084ea:	d028      	beq.n	800853e <_strtod_l+0x356>
 80084ec:	dc25      	bgt.n	800853a <_strtod_l+0x352>
 80084ee:	2a49      	cmp	r2, #73	@ 0x49
 80084f0:	d025      	beq.n	800853e <_strtod_l+0x356>
 80084f2:	2a4e      	cmp	r2, #78	@ 0x4e
 80084f4:	f47f aecc 	bne.w	8008290 <_strtod_l+0xa8>
 80084f8:	499a      	ldr	r1, [pc, #616]	@ (8008764 <_strtod_l+0x57c>)
 80084fa:	a819      	add	r0, sp, #100	@ 0x64
 80084fc:	f001 f9e0 	bl	80098c0 <__match>
 8008500:	2800      	cmp	r0, #0
 8008502:	f43f aec5 	beq.w	8008290 <_strtod_l+0xa8>
 8008506:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008508:	781b      	ldrb	r3, [r3, #0]
 800850a:	2b28      	cmp	r3, #40	@ 0x28
 800850c:	d12e      	bne.n	800856c <_strtod_l+0x384>
 800850e:	4996      	ldr	r1, [pc, #600]	@ (8008768 <_strtod_l+0x580>)
 8008510:	aa1c      	add	r2, sp, #112	@ 0x70
 8008512:	a819      	add	r0, sp, #100	@ 0x64
 8008514:	f001 f9e8 	bl	80098e8 <__hexnan>
 8008518:	2805      	cmp	r0, #5
 800851a:	d127      	bne.n	800856c <_strtod_l+0x384>
 800851c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800851e:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8008522:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8008526:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800852a:	e696      	b.n	800825a <_strtod_l+0x72>
 800852c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800852e:	fb08 2101 	mla	r1, r8, r1, r2
 8008532:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8008536:	9209      	str	r2, [sp, #36]	@ 0x24
 8008538:	e7b5      	b.n	80084a6 <_strtod_l+0x2be>
 800853a:	2a6e      	cmp	r2, #110	@ 0x6e
 800853c:	e7da      	b.n	80084f4 <_strtod_l+0x30c>
 800853e:	498b      	ldr	r1, [pc, #556]	@ (800876c <_strtod_l+0x584>)
 8008540:	a819      	add	r0, sp, #100	@ 0x64
 8008542:	f001 f9bd 	bl	80098c0 <__match>
 8008546:	2800      	cmp	r0, #0
 8008548:	f43f aea2 	beq.w	8008290 <_strtod_l+0xa8>
 800854c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800854e:	4988      	ldr	r1, [pc, #544]	@ (8008770 <_strtod_l+0x588>)
 8008550:	3b01      	subs	r3, #1
 8008552:	a819      	add	r0, sp, #100	@ 0x64
 8008554:	9319      	str	r3, [sp, #100]	@ 0x64
 8008556:	f001 f9b3 	bl	80098c0 <__match>
 800855a:	b910      	cbnz	r0, 8008562 <_strtod_l+0x37a>
 800855c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800855e:	3301      	adds	r3, #1
 8008560:	9319      	str	r3, [sp, #100]	@ 0x64
 8008562:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8008780 <_strtod_l+0x598>
 8008566:	f04f 0a00 	mov.w	sl, #0
 800856a:	e676      	b.n	800825a <_strtod_l+0x72>
 800856c:	4881      	ldr	r0, [pc, #516]	@ (8008774 <_strtod_l+0x58c>)
 800856e:	f000 fee3 	bl	8009338 <nan>
 8008572:	ec5b ab10 	vmov	sl, fp, d0
 8008576:	e670      	b.n	800825a <_strtod_l+0x72>
 8008578:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800857a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800857c:	eba8 0303 	sub.w	r3, r8, r3
 8008580:	f1b9 0f00 	cmp.w	r9, #0
 8008584:	bf08      	it	eq
 8008586:	46a9      	moveq	r9, r5
 8008588:	2d10      	cmp	r5, #16
 800858a:	9309      	str	r3, [sp, #36]	@ 0x24
 800858c:	462c      	mov	r4, r5
 800858e:	bfa8      	it	ge
 8008590:	2410      	movge	r4, #16
 8008592:	f7f7 ffd7 	bl	8000544 <__aeabi_ui2d>
 8008596:	2d09      	cmp	r5, #9
 8008598:	4682      	mov	sl, r0
 800859a:	468b      	mov	fp, r1
 800859c:	dc13      	bgt.n	80085c6 <_strtod_l+0x3de>
 800859e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80085a0:	2b00      	cmp	r3, #0
 80085a2:	f43f ae5a 	beq.w	800825a <_strtod_l+0x72>
 80085a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80085a8:	dd78      	ble.n	800869c <_strtod_l+0x4b4>
 80085aa:	2b16      	cmp	r3, #22
 80085ac:	dc5f      	bgt.n	800866e <_strtod_l+0x486>
 80085ae:	4972      	ldr	r1, [pc, #456]	@ (8008778 <_strtod_l+0x590>)
 80085b0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80085b4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80085b8:	4652      	mov	r2, sl
 80085ba:	465b      	mov	r3, fp
 80085bc:	f7f8 f83c 	bl	8000638 <__aeabi_dmul>
 80085c0:	4682      	mov	sl, r0
 80085c2:	468b      	mov	fp, r1
 80085c4:	e649      	b.n	800825a <_strtod_l+0x72>
 80085c6:	4b6c      	ldr	r3, [pc, #432]	@ (8008778 <_strtod_l+0x590>)
 80085c8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80085cc:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 80085d0:	f7f8 f832 	bl	8000638 <__aeabi_dmul>
 80085d4:	4682      	mov	sl, r0
 80085d6:	4638      	mov	r0, r7
 80085d8:	468b      	mov	fp, r1
 80085da:	f7f7 ffb3 	bl	8000544 <__aeabi_ui2d>
 80085de:	4602      	mov	r2, r0
 80085e0:	460b      	mov	r3, r1
 80085e2:	4650      	mov	r0, sl
 80085e4:	4659      	mov	r1, fp
 80085e6:	f7f7 fe71 	bl	80002cc <__adddf3>
 80085ea:	2d0f      	cmp	r5, #15
 80085ec:	4682      	mov	sl, r0
 80085ee:	468b      	mov	fp, r1
 80085f0:	ddd5      	ble.n	800859e <_strtod_l+0x3b6>
 80085f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80085f4:	1b2c      	subs	r4, r5, r4
 80085f6:	441c      	add	r4, r3
 80085f8:	2c00      	cmp	r4, #0
 80085fa:	f340 8093 	ble.w	8008724 <_strtod_l+0x53c>
 80085fe:	f014 030f 	ands.w	r3, r4, #15
 8008602:	d00a      	beq.n	800861a <_strtod_l+0x432>
 8008604:	495c      	ldr	r1, [pc, #368]	@ (8008778 <_strtod_l+0x590>)
 8008606:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800860a:	4652      	mov	r2, sl
 800860c:	465b      	mov	r3, fp
 800860e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008612:	f7f8 f811 	bl	8000638 <__aeabi_dmul>
 8008616:	4682      	mov	sl, r0
 8008618:	468b      	mov	fp, r1
 800861a:	f034 040f 	bics.w	r4, r4, #15
 800861e:	d073      	beq.n	8008708 <_strtod_l+0x520>
 8008620:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8008624:	dd49      	ble.n	80086ba <_strtod_l+0x4d2>
 8008626:	2400      	movs	r4, #0
 8008628:	46a0      	mov	r8, r4
 800862a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800862c:	46a1      	mov	r9, r4
 800862e:	9a05      	ldr	r2, [sp, #20]
 8008630:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8008780 <_strtod_l+0x598>
 8008634:	2322      	movs	r3, #34	@ 0x22
 8008636:	6013      	str	r3, [r2, #0]
 8008638:	f04f 0a00 	mov.w	sl, #0
 800863c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800863e:	2b00      	cmp	r3, #0
 8008640:	f43f ae0b 	beq.w	800825a <_strtod_l+0x72>
 8008644:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008646:	9805      	ldr	r0, [sp, #20]
 8008648:	f7ff f946 	bl	80078d8 <_Bfree>
 800864c:	9805      	ldr	r0, [sp, #20]
 800864e:	4649      	mov	r1, r9
 8008650:	f7ff f942 	bl	80078d8 <_Bfree>
 8008654:	9805      	ldr	r0, [sp, #20]
 8008656:	4641      	mov	r1, r8
 8008658:	f7ff f93e 	bl	80078d8 <_Bfree>
 800865c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800865e:	9805      	ldr	r0, [sp, #20]
 8008660:	f7ff f93a 	bl	80078d8 <_Bfree>
 8008664:	9805      	ldr	r0, [sp, #20]
 8008666:	4621      	mov	r1, r4
 8008668:	f7ff f936 	bl	80078d8 <_Bfree>
 800866c:	e5f5      	b.n	800825a <_strtod_l+0x72>
 800866e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008670:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8008674:	4293      	cmp	r3, r2
 8008676:	dbbc      	blt.n	80085f2 <_strtod_l+0x40a>
 8008678:	4c3f      	ldr	r4, [pc, #252]	@ (8008778 <_strtod_l+0x590>)
 800867a:	f1c5 050f 	rsb	r5, r5, #15
 800867e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8008682:	4652      	mov	r2, sl
 8008684:	465b      	mov	r3, fp
 8008686:	e9d1 0100 	ldrd	r0, r1, [r1]
 800868a:	f7f7 ffd5 	bl	8000638 <__aeabi_dmul>
 800868e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008690:	1b5d      	subs	r5, r3, r5
 8008692:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8008696:	e9d4 2300 	ldrd	r2, r3, [r4]
 800869a:	e78f      	b.n	80085bc <_strtod_l+0x3d4>
 800869c:	3316      	adds	r3, #22
 800869e:	dba8      	blt.n	80085f2 <_strtod_l+0x40a>
 80086a0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80086a2:	eba3 0808 	sub.w	r8, r3, r8
 80086a6:	4b34      	ldr	r3, [pc, #208]	@ (8008778 <_strtod_l+0x590>)
 80086a8:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 80086ac:	e9d8 2300 	ldrd	r2, r3, [r8]
 80086b0:	4650      	mov	r0, sl
 80086b2:	4659      	mov	r1, fp
 80086b4:	f7f8 f8ea 	bl	800088c <__aeabi_ddiv>
 80086b8:	e782      	b.n	80085c0 <_strtod_l+0x3d8>
 80086ba:	2300      	movs	r3, #0
 80086bc:	4f2f      	ldr	r7, [pc, #188]	@ (800877c <_strtod_l+0x594>)
 80086be:	1124      	asrs	r4, r4, #4
 80086c0:	4650      	mov	r0, sl
 80086c2:	4659      	mov	r1, fp
 80086c4:	461e      	mov	r6, r3
 80086c6:	2c01      	cmp	r4, #1
 80086c8:	dc21      	bgt.n	800870e <_strtod_l+0x526>
 80086ca:	b10b      	cbz	r3, 80086d0 <_strtod_l+0x4e8>
 80086cc:	4682      	mov	sl, r0
 80086ce:	468b      	mov	fp, r1
 80086d0:	492a      	ldr	r1, [pc, #168]	@ (800877c <_strtod_l+0x594>)
 80086d2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 80086d6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 80086da:	4652      	mov	r2, sl
 80086dc:	465b      	mov	r3, fp
 80086de:	e9d1 0100 	ldrd	r0, r1, [r1]
 80086e2:	f7f7 ffa9 	bl	8000638 <__aeabi_dmul>
 80086e6:	4b26      	ldr	r3, [pc, #152]	@ (8008780 <_strtod_l+0x598>)
 80086e8:	460a      	mov	r2, r1
 80086ea:	400b      	ands	r3, r1
 80086ec:	4925      	ldr	r1, [pc, #148]	@ (8008784 <_strtod_l+0x59c>)
 80086ee:	428b      	cmp	r3, r1
 80086f0:	4682      	mov	sl, r0
 80086f2:	d898      	bhi.n	8008626 <_strtod_l+0x43e>
 80086f4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 80086f8:	428b      	cmp	r3, r1
 80086fa:	bf86      	itte	hi
 80086fc:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8008788 <_strtod_l+0x5a0>
 8008700:	f04f 3aff 	movhi.w	sl, #4294967295
 8008704:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8008708:	2300      	movs	r3, #0
 800870a:	9308      	str	r3, [sp, #32]
 800870c:	e076      	b.n	80087fc <_strtod_l+0x614>
 800870e:	07e2      	lsls	r2, r4, #31
 8008710:	d504      	bpl.n	800871c <_strtod_l+0x534>
 8008712:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008716:	f7f7 ff8f 	bl	8000638 <__aeabi_dmul>
 800871a:	2301      	movs	r3, #1
 800871c:	3601      	adds	r6, #1
 800871e:	1064      	asrs	r4, r4, #1
 8008720:	3708      	adds	r7, #8
 8008722:	e7d0      	b.n	80086c6 <_strtod_l+0x4de>
 8008724:	d0f0      	beq.n	8008708 <_strtod_l+0x520>
 8008726:	4264      	negs	r4, r4
 8008728:	f014 020f 	ands.w	r2, r4, #15
 800872c:	d00a      	beq.n	8008744 <_strtod_l+0x55c>
 800872e:	4b12      	ldr	r3, [pc, #72]	@ (8008778 <_strtod_l+0x590>)
 8008730:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008734:	4650      	mov	r0, sl
 8008736:	4659      	mov	r1, fp
 8008738:	e9d3 2300 	ldrd	r2, r3, [r3]
 800873c:	f7f8 f8a6 	bl	800088c <__aeabi_ddiv>
 8008740:	4682      	mov	sl, r0
 8008742:	468b      	mov	fp, r1
 8008744:	1124      	asrs	r4, r4, #4
 8008746:	d0df      	beq.n	8008708 <_strtod_l+0x520>
 8008748:	2c1f      	cmp	r4, #31
 800874a:	dd1f      	ble.n	800878c <_strtod_l+0x5a4>
 800874c:	2400      	movs	r4, #0
 800874e:	46a0      	mov	r8, r4
 8008750:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008752:	46a1      	mov	r9, r4
 8008754:	9a05      	ldr	r2, [sp, #20]
 8008756:	2322      	movs	r3, #34	@ 0x22
 8008758:	f04f 0a00 	mov.w	sl, #0
 800875c:	f04f 0b00 	mov.w	fp, #0
 8008760:	6013      	str	r3, [r2, #0]
 8008762:	e76b      	b.n	800863c <_strtod_l+0x454>
 8008764:	0800a3f5 	.word	0x0800a3f5
 8008768:	0800a6c0 	.word	0x0800a6c0
 800876c:	0800a3ed 	.word	0x0800a3ed
 8008770:	0800a424 	.word	0x0800a424
 8008774:	0800a55d 	.word	0x0800a55d
 8008778:	0800a5f8 	.word	0x0800a5f8
 800877c:	0800a5d0 	.word	0x0800a5d0
 8008780:	7ff00000 	.word	0x7ff00000
 8008784:	7ca00000 	.word	0x7ca00000
 8008788:	7fefffff 	.word	0x7fefffff
 800878c:	f014 0310 	ands.w	r3, r4, #16
 8008790:	bf18      	it	ne
 8008792:	236a      	movne	r3, #106	@ 0x6a
 8008794:	4ea9      	ldr	r6, [pc, #676]	@ (8008a3c <_strtod_l+0x854>)
 8008796:	9308      	str	r3, [sp, #32]
 8008798:	4650      	mov	r0, sl
 800879a:	4659      	mov	r1, fp
 800879c:	2300      	movs	r3, #0
 800879e:	07e7      	lsls	r7, r4, #31
 80087a0:	d504      	bpl.n	80087ac <_strtod_l+0x5c4>
 80087a2:	e9d6 2300 	ldrd	r2, r3, [r6]
 80087a6:	f7f7 ff47 	bl	8000638 <__aeabi_dmul>
 80087aa:	2301      	movs	r3, #1
 80087ac:	1064      	asrs	r4, r4, #1
 80087ae:	f106 0608 	add.w	r6, r6, #8
 80087b2:	d1f4      	bne.n	800879e <_strtod_l+0x5b6>
 80087b4:	b10b      	cbz	r3, 80087ba <_strtod_l+0x5d2>
 80087b6:	4682      	mov	sl, r0
 80087b8:	468b      	mov	fp, r1
 80087ba:	9b08      	ldr	r3, [sp, #32]
 80087bc:	b1b3      	cbz	r3, 80087ec <_strtod_l+0x604>
 80087be:	f3cb 520a 	ubfx	r2, fp, #20, #11
 80087c2:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	4659      	mov	r1, fp
 80087ca:	dd0f      	ble.n	80087ec <_strtod_l+0x604>
 80087cc:	2b1f      	cmp	r3, #31
 80087ce:	dd56      	ble.n	800887e <_strtod_l+0x696>
 80087d0:	2b34      	cmp	r3, #52	@ 0x34
 80087d2:	bfde      	ittt	le
 80087d4:	f04f 33ff 	movle.w	r3, #4294967295
 80087d8:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 80087dc:	4093      	lslle	r3, r2
 80087de:	f04f 0a00 	mov.w	sl, #0
 80087e2:	bfcc      	ite	gt
 80087e4:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 80087e8:	ea03 0b01 	andle.w	fp, r3, r1
 80087ec:	2200      	movs	r2, #0
 80087ee:	2300      	movs	r3, #0
 80087f0:	4650      	mov	r0, sl
 80087f2:	4659      	mov	r1, fp
 80087f4:	f7f8 f988 	bl	8000b08 <__aeabi_dcmpeq>
 80087f8:	2800      	cmp	r0, #0
 80087fa:	d1a7      	bne.n	800874c <_strtod_l+0x564>
 80087fc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80087fe:	9300      	str	r3, [sp, #0]
 8008800:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8008802:	9805      	ldr	r0, [sp, #20]
 8008804:	462b      	mov	r3, r5
 8008806:	464a      	mov	r2, r9
 8008808:	f7ff f8ce 	bl	80079a8 <__s2b>
 800880c:	900b      	str	r0, [sp, #44]	@ 0x2c
 800880e:	2800      	cmp	r0, #0
 8008810:	f43f af09 	beq.w	8008626 <_strtod_l+0x43e>
 8008814:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008816:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008818:	2a00      	cmp	r2, #0
 800881a:	eba3 0308 	sub.w	r3, r3, r8
 800881e:	bfa8      	it	ge
 8008820:	2300      	movge	r3, #0
 8008822:	9312      	str	r3, [sp, #72]	@ 0x48
 8008824:	2400      	movs	r4, #0
 8008826:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800882a:	9316      	str	r3, [sp, #88]	@ 0x58
 800882c:	46a0      	mov	r8, r4
 800882e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008830:	9805      	ldr	r0, [sp, #20]
 8008832:	6859      	ldr	r1, [r3, #4]
 8008834:	f7ff f810 	bl	8007858 <_Balloc>
 8008838:	4681      	mov	r9, r0
 800883a:	2800      	cmp	r0, #0
 800883c:	f43f aef7 	beq.w	800862e <_strtod_l+0x446>
 8008840:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008842:	691a      	ldr	r2, [r3, #16]
 8008844:	3202      	adds	r2, #2
 8008846:	f103 010c 	add.w	r1, r3, #12
 800884a:	0092      	lsls	r2, r2, #2
 800884c:	300c      	adds	r0, #12
 800884e:	f7fe f896 	bl	800697e <memcpy>
 8008852:	ec4b ab10 	vmov	d0, sl, fp
 8008856:	9805      	ldr	r0, [sp, #20]
 8008858:	aa1c      	add	r2, sp, #112	@ 0x70
 800885a:	a91b      	add	r1, sp, #108	@ 0x6c
 800885c:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8008860:	f7ff fbd6 	bl	8008010 <__d2b>
 8008864:	901a      	str	r0, [sp, #104]	@ 0x68
 8008866:	2800      	cmp	r0, #0
 8008868:	f43f aee1 	beq.w	800862e <_strtod_l+0x446>
 800886c:	9805      	ldr	r0, [sp, #20]
 800886e:	2101      	movs	r1, #1
 8008870:	f7ff f930 	bl	8007ad4 <__i2b>
 8008874:	4680      	mov	r8, r0
 8008876:	b948      	cbnz	r0, 800888c <_strtod_l+0x6a4>
 8008878:	f04f 0800 	mov.w	r8, #0
 800887c:	e6d7      	b.n	800862e <_strtod_l+0x446>
 800887e:	f04f 32ff 	mov.w	r2, #4294967295
 8008882:	fa02 f303 	lsl.w	r3, r2, r3
 8008886:	ea03 0a0a 	and.w	sl, r3, sl
 800888a:	e7af      	b.n	80087ec <_strtod_l+0x604>
 800888c:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800888e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8008890:	2d00      	cmp	r5, #0
 8008892:	bfab      	itete	ge
 8008894:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8008896:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8008898:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800889a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800889c:	bfac      	ite	ge
 800889e:	18ef      	addge	r7, r5, r3
 80088a0:	1b5e      	sublt	r6, r3, r5
 80088a2:	9b08      	ldr	r3, [sp, #32]
 80088a4:	1aed      	subs	r5, r5, r3
 80088a6:	4415      	add	r5, r2
 80088a8:	4b65      	ldr	r3, [pc, #404]	@ (8008a40 <_strtod_l+0x858>)
 80088aa:	3d01      	subs	r5, #1
 80088ac:	429d      	cmp	r5, r3
 80088ae:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 80088b2:	da50      	bge.n	8008956 <_strtod_l+0x76e>
 80088b4:	1b5b      	subs	r3, r3, r5
 80088b6:	2b1f      	cmp	r3, #31
 80088b8:	eba2 0203 	sub.w	r2, r2, r3
 80088bc:	f04f 0101 	mov.w	r1, #1
 80088c0:	dc3d      	bgt.n	800893e <_strtod_l+0x756>
 80088c2:	fa01 f303 	lsl.w	r3, r1, r3
 80088c6:	9313      	str	r3, [sp, #76]	@ 0x4c
 80088c8:	2300      	movs	r3, #0
 80088ca:	9310      	str	r3, [sp, #64]	@ 0x40
 80088cc:	18bd      	adds	r5, r7, r2
 80088ce:	9b08      	ldr	r3, [sp, #32]
 80088d0:	42af      	cmp	r7, r5
 80088d2:	4416      	add	r6, r2
 80088d4:	441e      	add	r6, r3
 80088d6:	463b      	mov	r3, r7
 80088d8:	bfa8      	it	ge
 80088da:	462b      	movge	r3, r5
 80088dc:	42b3      	cmp	r3, r6
 80088de:	bfa8      	it	ge
 80088e0:	4633      	movge	r3, r6
 80088e2:	2b00      	cmp	r3, #0
 80088e4:	bfc2      	ittt	gt
 80088e6:	1aed      	subgt	r5, r5, r3
 80088e8:	1af6      	subgt	r6, r6, r3
 80088ea:	1aff      	subgt	r7, r7, r3
 80088ec:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80088ee:	2b00      	cmp	r3, #0
 80088f0:	dd16      	ble.n	8008920 <_strtod_l+0x738>
 80088f2:	4641      	mov	r1, r8
 80088f4:	9805      	ldr	r0, [sp, #20]
 80088f6:	461a      	mov	r2, r3
 80088f8:	f7ff f9a4 	bl	8007c44 <__pow5mult>
 80088fc:	4680      	mov	r8, r0
 80088fe:	2800      	cmp	r0, #0
 8008900:	d0ba      	beq.n	8008878 <_strtod_l+0x690>
 8008902:	4601      	mov	r1, r0
 8008904:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008906:	9805      	ldr	r0, [sp, #20]
 8008908:	f7ff f8fa 	bl	8007b00 <__multiply>
 800890c:	900a      	str	r0, [sp, #40]	@ 0x28
 800890e:	2800      	cmp	r0, #0
 8008910:	f43f ae8d 	beq.w	800862e <_strtod_l+0x446>
 8008914:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008916:	9805      	ldr	r0, [sp, #20]
 8008918:	f7fe ffde 	bl	80078d8 <_Bfree>
 800891c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800891e:	931a      	str	r3, [sp, #104]	@ 0x68
 8008920:	2d00      	cmp	r5, #0
 8008922:	dc1d      	bgt.n	8008960 <_strtod_l+0x778>
 8008924:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008926:	2b00      	cmp	r3, #0
 8008928:	dd23      	ble.n	8008972 <_strtod_l+0x78a>
 800892a:	4649      	mov	r1, r9
 800892c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800892e:	9805      	ldr	r0, [sp, #20]
 8008930:	f7ff f988 	bl	8007c44 <__pow5mult>
 8008934:	4681      	mov	r9, r0
 8008936:	b9e0      	cbnz	r0, 8008972 <_strtod_l+0x78a>
 8008938:	f04f 0900 	mov.w	r9, #0
 800893c:	e677      	b.n	800862e <_strtod_l+0x446>
 800893e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8008942:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8008946:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800894a:	35e2      	adds	r5, #226	@ 0xe2
 800894c:	fa01 f305 	lsl.w	r3, r1, r5
 8008950:	9310      	str	r3, [sp, #64]	@ 0x40
 8008952:	9113      	str	r1, [sp, #76]	@ 0x4c
 8008954:	e7ba      	b.n	80088cc <_strtod_l+0x6e4>
 8008956:	2300      	movs	r3, #0
 8008958:	9310      	str	r3, [sp, #64]	@ 0x40
 800895a:	2301      	movs	r3, #1
 800895c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800895e:	e7b5      	b.n	80088cc <_strtod_l+0x6e4>
 8008960:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008962:	9805      	ldr	r0, [sp, #20]
 8008964:	462a      	mov	r2, r5
 8008966:	f7ff f9c7 	bl	8007cf8 <__lshift>
 800896a:	901a      	str	r0, [sp, #104]	@ 0x68
 800896c:	2800      	cmp	r0, #0
 800896e:	d1d9      	bne.n	8008924 <_strtod_l+0x73c>
 8008970:	e65d      	b.n	800862e <_strtod_l+0x446>
 8008972:	2e00      	cmp	r6, #0
 8008974:	dd07      	ble.n	8008986 <_strtod_l+0x79e>
 8008976:	4649      	mov	r1, r9
 8008978:	9805      	ldr	r0, [sp, #20]
 800897a:	4632      	mov	r2, r6
 800897c:	f7ff f9bc 	bl	8007cf8 <__lshift>
 8008980:	4681      	mov	r9, r0
 8008982:	2800      	cmp	r0, #0
 8008984:	d0d8      	beq.n	8008938 <_strtod_l+0x750>
 8008986:	2f00      	cmp	r7, #0
 8008988:	dd08      	ble.n	800899c <_strtod_l+0x7b4>
 800898a:	4641      	mov	r1, r8
 800898c:	9805      	ldr	r0, [sp, #20]
 800898e:	463a      	mov	r2, r7
 8008990:	f7ff f9b2 	bl	8007cf8 <__lshift>
 8008994:	4680      	mov	r8, r0
 8008996:	2800      	cmp	r0, #0
 8008998:	f43f ae49 	beq.w	800862e <_strtod_l+0x446>
 800899c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800899e:	9805      	ldr	r0, [sp, #20]
 80089a0:	464a      	mov	r2, r9
 80089a2:	f7ff fa31 	bl	8007e08 <__mdiff>
 80089a6:	4604      	mov	r4, r0
 80089a8:	2800      	cmp	r0, #0
 80089aa:	f43f ae40 	beq.w	800862e <_strtod_l+0x446>
 80089ae:	68c3      	ldr	r3, [r0, #12]
 80089b0:	930f      	str	r3, [sp, #60]	@ 0x3c
 80089b2:	2300      	movs	r3, #0
 80089b4:	60c3      	str	r3, [r0, #12]
 80089b6:	4641      	mov	r1, r8
 80089b8:	f7ff fa0a 	bl	8007dd0 <__mcmp>
 80089bc:	2800      	cmp	r0, #0
 80089be:	da45      	bge.n	8008a4c <_strtod_l+0x864>
 80089c0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80089c2:	ea53 030a 	orrs.w	r3, r3, sl
 80089c6:	d16b      	bne.n	8008aa0 <_strtod_l+0x8b8>
 80089c8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80089cc:	2b00      	cmp	r3, #0
 80089ce:	d167      	bne.n	8008aa0 <_strtod_l+0x8b8>
 80089d0:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80089d4:	0d1b      	lsrs	r3, r3, #20
 80089d6:	051b      	lsls	r3, r3, #20
 80089d8:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80089dc:	d960      	bls.n	8008aa0 <_strtod_l+0x8b8>
 80089de:	6963      	ldr	r3, [r4, #20]
 80089e0:	b913      	cbnz	r3, 80089e8 <_strtod_l+0x800>
 80089e2:	6923      	ldr	r3, [r4, #16]
 80089e4:	2b01      	cmp	r3, #1
 80089e6:	dd5b      	ble.n	8008aa0 <_strtod_l+0x8b8>
 80089e8:	4621      	mov	r1, r4
 80089ea:	2201      	movs	r2, #1
 80089ec:	9805      	ldr	r0, [sp, #20]
 80089ee:	f7ff f983 	bl	8007cf8 <__lshift>
 80089f2:	4641      	mov	r1, r8
 80089f4:	4604      	mov	r4, r0
 80089f6:	f7ff f9eb 	bl	8007dd0 <__mcmp>
 80089fa:	2800      	cmp	r0, #0
 80089fc:	dd50      	ble.n	8008aa0 <_strtod_l+0x8b8>
 80089fe:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008a02:	9a08      	ldr	r2, [sp, #32]
 8008a04:	0d1b      	lsrs	r3, r3, #20
 8008a06:	051b      	lsls	r3, r3, #20
 8008a08:	2a00      	cmp	r2, #0
 8008a0a:	d06a      	beq.n	8008ae2 <_strtod_l+0x8fa>
 8008a0c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8008a10:	d867      	bhi.n	8008ae2 <_strtod_l+0x8fa>
 8008a12:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8008a16:	f67f ae9d 	bls.w	8008754 <_strtod_l+0x56c>
 8008a1a:	4b0a      	ldr	r3, [pc, #40]	@ (8008a44 <_strtod_l+0x85c>)
 8008a1c:	4650      	mov	r0, sl
 8008a1e:	4659      	mov	r1, fp
 8008a20:	2200      	movs	r2, #0
 8008a22:	f7f7 fe09 	bl	8000638 <__aeabi_dmul>
 8008a26:	4b08      	ldr	r3, [pc, #32]	@ (8008a48 <_strtod_l+0x860>)
 8008a28:	400b      	ands	r3, r1
 8008a2a:	4682      	mov	sl, r0
 8008a2c:	468b      	mov	fp, r1
 8008a2e:	2b00      	cmp	r3, #0
 8008a30:	f47f ae08 	bne.w	8008644 <_strtod_l+0x45c>
 8008a34:	9a05      	ldr	r2, [sp, #20]
 8008a36:	2322      	movs	r3, #34	@ 0x22
 8008a38:	6013      	str	r3, [r2, #0]
 8008a3a:	e603      	b.n	8008644 <_strtod_l+0x45c>
 8008a3c:	0800a6e8 	.word	0x0800a6e8
 8008a40:	fffffc02 	.word	0xfffffc02
 8008a44:	39500000 	.word	0x39500000
 8008a48:	7ff00000 	.word	0x7ff00000
 8008a4c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8008a50:	d165      	bne.n	8008b1e <_strtod_l+0x936>
 8008a52:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8008a54:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008a58:	b35a      	cbz	r2, 8008ab2 <_strtod_l+0x8ca>
 8008a5a:	4a9f      	ldr	r2, [pc, #636]	@ (8008cd8 <_strtod_l+0xaf0>)
 8008a5c:	4293      	cmp	r3, r2
 8008a5e:	d12b      	bne.n	8008ab8 <_strtod_l+0x8d0>
 8008a60:	9b08      	ldr	r3, [sp, #32]
 8008a62:	4651      	mov	r1, sl
 8008a64:	b303      	cbz	r3, 8008aa8 <_strtod_l+0x8c0>
 8008a66:	4b9d      	ldr	r3, [pc, #628]	@ (8008cdc <_strtod_l+0xaf4>)
 8008a68:	465a      	mov	r2, fp
 8008a6a:	4013      	ands	r3, r2
 8008a6c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8008a70:	f04f 32ff 	mov.w	r2, #4294967295
 8008a74:	d81b      	bhi.n	8008aae <_strtod_l+0x8c6>
 8008a76:	0d1b      	lsrs	r3, r3, #20
 8008a78:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8008a7c:	fa02 f303 	lsl.w	r3, r2, r3
 8008a80:	4299      	cmp	r1, r3
 8008a82:	d119      	bne.n	8008ab8 <_strtod_l+0x8d0>
 8008a84:	4b96      	ldr	r3, [pc, #600]	@ (8008ce0 <_strtod_l+0xaf8>)
 8008a86:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008a88:	429a      	cmp	r2, r3
 8008a8a:	d102      	bne.n	8008a92 <_strtod_l+0x8aa>
 8008a8c:	3101      	adds	r1, #1
 8008a8e:	f43f adce 	beq.w	800862e <_strtod_l+0x446>
 8008a92:	4b92      	ldr	r3, [pc, #584]	@ (8008cdc <_strtod_l+0xaf4>)
 8008a94:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008a96:	401a      	ands	r2, r3
 8008a98:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8008a9c:	f04f 0a00 	mov.w	sl, #0
 8008aa0:	9b08      	ldr	r3, [sp, #32]
 8008aa2:	2b00      	cmp	r3, #0
 8008aa4:	d1b9      	bne.n	8008a1a <_strtod_l+0x832>
 8008aa6:	e5cd      	b.n	8008644 <_strtod_l+0x45c>
 8008aa8:	f04f 33ff 	mov.w	r3, #4294967295
 8008aac:	e7e8      	b.n	8008a80 <_strtod_l+0x898>
 8008aae:	4613      	mov	r3, r2
 8008ab0:	e7e6      	b.n	8008a80 <_strtod_l+0x898>
 8008ab2:	ea53 030a 	orrs.w	r3, r3, sl
 8008ab6:	d0a2      	beq.n	80089fe <_strtod_l+0x816>
 8008ab8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008aba:	b1db      	cbz	r3, 8008af4 <_strtod_l+0x90c>
 8008abc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008abe:	4213      	tst	r3, r2
 8008ac0:	d0ee      	beq.n	8008aa0 <_strtod_l+0x8b8>
 8008ac2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008ac4:	9a08      	ldr	r2, [sp, #32]
 8008ac6:	4650      	mov	r0, sl
 8008ac8:	4659      	mov	r1, fp
 8008aca:	b1bb      	cbz	r3, 8008afc <_strtod_l+0x914>
 8008acc:	f7ff fb6e 	bl	80081ac <sulp>
 8008ad0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008ad4:	ec53 2b10 	vmov	r2, r3, d0
 8008ad8:	f7f7 fbf8 	bl	80002cc <__adddf3>
 8008adc:	4682      	mov	sl, r0
 8008ade:	468b      	mov	fp, r1
 8008ae0:	e7de      	b.n	8008aa0 <_strtod_l+0x8b8>
 8008ae2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8008ae6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8008aea:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8008aee:	f04f 3aff 	mov.w	sl, #4294967295
 8008af2:	e7d5      	b.n	8008aa0 <_strtod_l+0x8b8>
 8008af4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008af6:	ea13 0f0a 	tst.w	r3, sl
 8008afa:	e7e1      	b.n	8008ac0 <_strtod_l+0x8d8>
 8008afc:	f7ff fb56 	bl	80081ac <sulp>
 8008b00:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008b04:	ec53 2b10 	vmov	r2, r3, d0
 8008b08:	f7f7 fbde 	bl	80002c8 <__aeabi_dsub>
 8008b0c:	2200      	movs	r2, #0
 8008b0e:	2300      	movs	r3, #0
 8008b10:	4682      	mov	sl, r0
 8008b12:	468b      	mov	fp, r1
 8008b14:	f7f7 fff8 	bl	8000b08 <__aeabi_dcmpeq>
 8008b18:	2800      	cmp	r0, #0
 8008b1a:	d0c1      	beq.n	8008aa0 <_strtod_l+0x8b8>
 8008b1c:	e61a      	b.n	8008754 <_strtod_l+0x56c>
 8008b1e:	4641      	mov	r1, r8
 8008b20:	4620      	mov	r0, r4
 8008b22:	f7ff facd 	bl	80080c0 <__ratio>
 8008b26:	ec57 6b10 	vmov	r6, r7, d0
 8008b2a:	2200      	movs	r2, #0
 8008b2c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8008b30:	4630      	mov	r0, r6
 8008b32:	4639      	mov	r1, r7
 8008b34:	f7f7 fffc 	bl	8000b30 <__aeabi_dcmple>
 8008b38:	2800      	cmp	r0, #0
 8008b3a:	d06f      	beq.n	8008c1c <_strtod_l+0xa34>
 8008b3c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008b3e:	2b00      	cmp	r3, #0
 8008b40:	d17a      	bne.n	8008c38 <_strtod_l+0xa50>
 8008b42:	f1ba 0f00 	cmp.w	sl, #0
 8008b46:	d158      	bne.n	8008bfa <_strtod_l+0xa12>
 8008b48:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008b4a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	d15a      	bne.n	8008c08 <_strtod_l+0xa20>
 8008b52:	4b64      	ldr	r3, [pc, #400]	@ (8008ce4 <_strtod_l+0xafc>)
 8008b54:	2200      	movs	r2, #0
 8008b56:	4630      	mov	r0, r6
 8008b58:	4639      	mov	r1, r7
 8008b5a:	f7f7 ffdf 	bl	8000b1c <__aeabi_dcmplt>
 8008b5e:	2800      	cmp	r0, #0
 8008b60:	d159      	bne.n	8008c16 <_strtod_l+0xa2e>
 8008b62:	4630      	mov	r0, r6
 8008b64:	4639      	mov	r1, r7
 8008b66:	4b60      	ldr	r3, [pc, #384]	@ (8008ce8 <_strtod_l+0xb00>)
 8008b68:	2200      	movs	r2, #0
 8008b6a:	f7f7 fd65 	bl	8000638 <__aeabi_dmul>
 8008b6e:	4606      	mov	r6, r0
 8008b70:	460f      	mov	r7, r1
 8008b72:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8008b76:	9606      	str	r6, [sp, #24]
 8008b78:	9307      	str	r3, [sp, #28]
 8008b7a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008b7e:	4d57      	ldr	r5, [pc, #348]	@ (8008cdc <_strtod_l+0xaf4>)
 8008b80:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8008b84:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008b86:	401d      	ands	r5, r3
 8008b88:	4b58      	ldr	r3, [pc, #352]	@ (8008cec <_strtod_l+0xb04>)
 8008b8a:	429d      	cmp	r5, r3
 8008b8c:	f040 80b2 	bne.w	8008cf4 <_strtod_l+0xb0c>
 8008b90:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008b92:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8008b96:	ec4b ab10 	vmov	d0, sl, fp
 8008b9a:	f7ff f9c9 	bl	8007f30 <__ulp>
 8008b9e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008ba2:	ec51 0b10 	vmov	r0, r1, d0
 8008ba6:	f7f7 fd47 	bl	8000638 <__aeabi_dmul>
 8008baa:	4652      	mov	r2, sl
 8008bac:	465b      	mov	r3, fp
 8008bae:	f7f7 fb8d 	bl	80002cc <__adddf3>
 8008bb2:	460b      	mov	r3, r1
 8008bb4:	4949      	ldr	r1, [pc, #292]	@ (8008cdc <_strtod_l+0xaf4>)
 8008bb6:	4a4e      	ldr	r2, [pc, #312]	@ (8008cf0 <_strtod_l+0xb08>)
 8008bb8:	4019      	ands	r1, r3
 8008bba:	4291      	cmp	r1, r2
 8008bbc:	4682      	mov	sl, r0
 8008bbe:	d942      	bls.n	8008c46 <_strtod_l+0xa5e>
 8008bc0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008bc2:	4b47      	ldr	r3, [pc, #284]	@ (8008ce0 <_strtod_l+0xaf8>)
 8008bc4:	429a      	cmp	r2, r3
 8008bc6:	d103      	bne.n	8008bd0 <_strtod_l+0x9e8>
 8008bc8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008bca:	3301      	adds	r3, #1
 8008bcc:	f43f ad2f 	beq.w	800862e <_strtod_l+0x446>
 8008bd0:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8008ce0 <_strtod_l+0xaf8>
 8008bd4:	f04f 3aff 	mov.w	sl, #4294967295
 8008bd8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008bda:	9805      	ldr	r0, [sp, #20]
 8008bdc:	f7fe fe7c 	bl	80078d8 <_Bfree>
 8008be0:	9805      	ldr	r0, [sp, #20]
 8008be2:	4649      	mov	r1, r9
 8008be4:	f7fe fe78 	bl	80078d8 <_Bfree>
 8008be8:	9805      	ldr	r0, [sp, #20]
 8008bea:	4641      	mov	r1, r8
 8008bec:	f7fe fe74 	bl	80078d8 <_Bfree>
 8008bf0:	9805      	ldr	r0, [sp, #20]
 8008bf2:	4621      	mov	r1, r4
 8008bf4:	f7fe fe70 	bl	80078d8 <_Bfree>
 8008bf8:	e619      	b.n	800882e <_strtod_l+0x646>
 8008bfa:	f1ba 0f01 	cmp.w	sl, #1
 8008bfe:	d103      	bne.n	8008c08 <_strtod_l+0xa20>
 8008c00:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	f43f ada6 	beq.w	8008754 <_strtod_l+0x56c>
 8008c08:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8008cb8 <_strtod_l+0xad0>
 8008c0c:	4f35      	ldr	r7, [pc, #212]	@ (8008ce4 <_strtod_l+0xafc>)
 8008c0e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8008c12:	2600      	movs	r6, #0
 8008c14:	e7b1      	b.n	8008b7a <_strtod_l+0x992>
 8008c16:	4f34      	ldr	r7, [pc, #208]	@ (8008ce8 <_strtod_l+0xb00>)
 8008c18:	2600      	movs	r6, #0
 8008c1a:	e7aa      	b.n	8008b72 <_strtod_l+0x98a>
 8008c1c:	4b32      	ldr	r3, [pc, #200]	@ (8008ce8 <_strtod_l+0xb00>)
 8008c1e:	4630      	mov	r0, r6
 8008c20:	4639      	mov	r1, r7
 8008c22:	2200      	movs	r2, #0
 8008c24:	f7f7 fd08 	bl	8000638 <__aeabi_dmul>
 8008c28:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008c2a:	4606      	mov	r6, r0
 8008c2c:	460f      	mov	r7, r1
 8008c2e:	2b00      	cmp	r3, #0
 8008c30:	d09f      	beq.n	8008b72 <_strtod_l+0x98a>
 8008c32:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8008c36:	e7a0      	b.n	8008b7a <_strtod_l+0x992>
 8008c38:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8008cc0 <_strtod_l+0xad8>
 8008c3c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8008c40:	ec57 6b17 	vmov	r6, r7, d7
 8008c44:	e799      	b.n	8008b7a <_strtod_l+0x992>
 8008c46:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8008c4a:	9b08      	ldr	r3, [sp, #32]
 8008c4c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8008c50:	2b00      	cmp	r3, #0
 8008c52:	d1c1      	bne.n	8008bd8 <_strtod_l+0x9f0>
 8008c54:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008c58:	0d1b      	lsrs	r3, r3, #20
 8008c5a:	051b      	lsls	r3, r3, #20
 8008c5c:	429d      	cmp	r5, r3
 8008c5e:	d1bb      	bne.n	8008bd8 <_strtod_l+0x9f0>
 8008c60:	4630      	mov	r0, r6
 8008c62:	4639      	mov	r1, r7
 8008c64:	f7f8 f848 	bl	8000cf8 <__aeabi_d2lz>
 8008c68:	f7f7 fcb8 	bl	80005dc <__aeabi_l2d>
 8008c6c:	4602      	mov	r2, r0
 8008c6e:	460b      	mov	r3, r1
 8008c70:	4630      	mov	r0, r6
 8008c72:	4639      	mov	r1, r7
 8008c74:	f7f7 fb28 	bl	80002c8 <__aeabi_dsub>
 8008c78:	460b      	mov	r3, r1
 8008c7a:	4602      	mov	r2, r0
 8008c7c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8008c80:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8008c84:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008c86:	ea46 060a 	orr.w	r6, r6, sl
 8008c8a:	431e      	orrs	r6, r3
 8008c8c:	d06f      	beq.n	8008d6e <_strtod_l+0xb86>
 8008c8e:	a30e      	add	r3, pc, #56	@ (adr r3, 8008cc8 <_strtod_l+0xae0>)
 8008c90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c94:	f7f7 ff42 	bl	8000b1c <__aeabi_dcmplt>
 8008c98:	2800      	cmp	r0, #0
 8008c9a:	f47f acd3 	bne.w	8008644 <_strtod_l+0x45c>
 8008c9e:	a30c      	add	r3, pc, #48	@ (adr r3, 8008cd0 <_strtod_l+0xae8>)
 8008ca0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ca4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008ca8:	f7f7 ff56 	bl	8000b58 <__aeabi_dcmpgt>
 8008cac:	2800      	cmp	r0, #0
 8008cae:	d093      	beq.n	8008bd8 <_strtod_l+0x9f0>
 8008cb0:	e4c8      	b.n	8008644 <_strtod_l+0x45c>
 8008cb2:	bf00      	nop
 8008cb4:	f3af 8000 	nop.w
 8008cb8:	00000000 	.word	0x00000000
 8008cbc:	bff00000 	.word	0xbff00000
 8008cc0:	00000000 	.word	0x00000000
 8008cc4:	3ff00000 	.word	0x3ff00000
 8008cc8:	94a03595 	.word	0x94a03595
 8008ccc:	3fdfffff 	.word	0x3fdfffff
 8008cd0:	35afe535 	.word	0x35afe535
 8008cd4:	3fe00000 	.word	0x3fe00000
 8008cd8:	000fffff 	.word	0x000fffff
 8008cdc:	7ff00000 	.word	0x7ff00000
 8008ce0:	7fefffff 	.word	0x7fefffff
 8008ce4:	3ff00000 	.word	0x3ff00000
 8008ce8:	3fe00000 	.word	0x3fe00000
 8008cec:	7fe00000 	.word	0x7fe00000
 8008cf0:	7c9fffff 	.word	0x7c9fffff
 8008cf4:	9b08      	ldr	r3, [sp, #32]
 8008cf6:	b323      	cbz	r3, 8008d42 <_strtod_l+0xb5a>
 8008cf8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8008cfc:	d821      	bhi.n	8008d42 <_strtod_l+0xb5a>
 8008cfe:	a328      	add	r3, pc, #160	@ (adr r3, 8008da0 <_strtod_l+0xbb8>)
 8008d00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d04:	4630      	mov	r0, r6
 8008d06:	4639      	mov	r1, r7
 8008d08:	f7f7 ff12 	bl	8000b30 <__aeabi_dcmple>
 8008d0c:	b1a0      	cbz	r0, 8008d38 <_strtod_l+0xb50>
 8008d0e:	4639      	mov	r1, r7
 8008d10:	4630      	mov	r0, r6
 8008d12:	f7f7 ff69 	bl	8000be8 <__aeabi_d2uiz>
 8008d16:	2801      	cmp	r0, #1
 8008d18:	bf38      	it	cc
 8008d1a:	2001      	movcc	r0, #1
 8008d1c:	f7f7 fc12 	bl	8000544 <__aeabi_ui2d>
 8008d20:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008d22:	4606      	mov	r6, r0
 8008d24:	460f      	mov	r7, r1
 8008d26:	b9fb      	cbnz	r3, 8008d68 <_strtod_l+0xb80>
 8008d28:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8008d2c:	9014      	str	r0, [sp, #80]	@ 0x50
 8008d2e:	9315      	str	r3, [sp, #84]	@ 0x54
 8008d30:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8008d34:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8008d38:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008d3a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8008d3e:	1b5b      	subs	r3, r3, r5
 8008d40:	9311      	str	r3, [sp, #68]	@ 0x44
 8008d42:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8008d46:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8008d4a:	f7ff f8f1 	bl	8007f30 <__ulp>
 8008d4e:	4650      	mov	r0, sl
 8008d50:	ec53 2b10 	vmov	r2, r3, d0
 8008d54:	4659      	mov	r1, fp
 8008d56:	f7f7 fc6f 	bl	8000638 <__aeabi_dmul>
 8008d5a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8008d5e:	f7f7 fab5 	bl	80002cc <__adddf3>
 8008d62:	4682      	mov	sl, r0
 8008d64:	468b      	mov	fp, r1
 8008d66:	e770      	b.n	8008c4a <_strtod_l+0xa62>
 8008d68:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8008d6c:	e7e0      	b.n	8008d30 <_strtod_l+0xb48>
 8008d6e:	a30e      	add	r3, pc, #56	@ (adr r3, 8008da8 <_strtod_l+0xbc0>)
 8008d70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d74:	f7f7 fed2 	bl	8000b1c <__aeabi_dcmplt>
 8008d78:	e798      	b.n	8008cac <_strtod_l+0xac4>
 8008d7a:	2300      	movs	r3, #0
 8008d7c:	930e      	str	r3, [sp, #56]	@ 0x38
 8008d7e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8008d80:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008d82:	6013      	str	r3, [r2, #0]
 8008d84:	f7ff ba6d 	b.w	8008262 <_strtod_l+0x7a>
 8008d88:	2a65      	cmp	r2, #101	@ 0x65
 8008d8a:	f43f ab68 	beq.w	800845e <_strtod_l+0x276>
 8008d8e:	2a45      	cmp	r2, #69	@ 0x45
 8008d90:	f43f ab65 	beq.w	800845e <_strtod_l+0x276>
 8008d94:	2301      	movs	r3, #1
 8008d96:	f7ff bba0 	b.w	80084da <_strtod_l+0x2f2>
 8008d9a:	bf00      	nop
 8008d9c:	f3af 8000 	nop.w
 8008da0:	ffc00000 	.word	0xffc00000
 8008da4:	41dfffff 	.word	0x41dfffff
 8008da8:	94a03595 	.word	0x94a03595
 8008dac:	3fcfffff 	.word	0x3fcfffff

08008db0 <_strtod_r>:
 8008db0:	4b01      	ldr	r3, [pc, #4]	@ (8008db8 <_strtod_r+0x8>)
 8008db2:	f7ff ba19 	b.w	80081e8 <_strtod_l>
 8008db6:	bf00      	nop
 8008db8:	200000d8 	.word	0x200000d8

08008dbc <_strtol_l.isra.0>:
 8008dbc:	2b24      	cmp	r3, #36	@ 0x24
 8008dbe:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008dc2:	4686      	mov	lr, r0
 8008dc4:	4690      	mov	r8, r2
 8008dc6:	d801      	bhi.n	8008dcc <_strtol_l.isra.0+0x10>
 8008dc8:	2b01      	cmp	r3, #1
 8008dca:	d106      	bne.n	8008dda <_strtol_l.isra.0+0x1e>
 8008dcc:	f7fd fdaa 	bl	8006924 <__errno>
 8008dd0:	2316      	movs	r3, #22
 8008dd2:	6003      	str	r3, [r0, #0]
 8008dd4:	2000      	movs	r0, #0
 8008dd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008dda:	4834      	ldr	r0, [pc, #208]	@ (8008eac <_strtol_l.isra.0+0xf0>)
 8008ddc:	460d      	mov	r5, r1
 8008dde:	462a      	mov	r2, r5
 8008de0:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008de4:	5d06      	ldrb	r6, [r0, r4]
 8008de6:	f016 0608 	ands.w	r6, r6, #8
 8008dea:	d1f8      	bne.n	8008dde <_strtol_l.isra.0+0x22>
 8008dec:	2c2d      	cmp	r4, #45	@ 0x2d
 8008dee:	d110      	bne.n	8008e12 <_strtol_l.isra.0+0x56>
 8008df0:	782c      	ldrb	r4, [r5, #0]
 8008df2:	2601      	movs	r6, #1
 8008df4:	1c95      	adds	r5, r2, #2
 8008df6:	f033 0210 	bics.w	r2, r3, #16
 8008dfa:	d115      	bne.n	8008e28 <_strtol_l.isra.0+0x6c>
 8008dfc:	2c30      	cmp	r4, #48	@ 0x30
 8008dfe:	d10d      	bne.n	8008e1c <_strtol_l.isra.0+0x60>
 8008e00:	782a      	ldrb	r2, [r5, #0]
 8008e02:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8008e06:	2a58      	cmp	r2, #88	@ 0x58
 8008e08:	d108      	bne.n	8008e1c <_strtol_l.isra.0+0x60>
 8008e0a:	786c      	ldrb	r4, [r5, #1]
 8008e0c:	3502      	adds	r5, #2
 8008e0e:	2310      	movs	r3, #16
 8008e10:	e00a      	b.n	8008e28 <_strtol_l.isra.0+0x6c>
 8008e12:	2c2b      	cmp	r4, #43	@ 0x2b
 8008e14:	bf04      	itt	eq
 8008e16:	782c      	ldrbeq	r4, [r5, #0]
 8008e18:	1c95      	addeq	r5, r2, #2
 8008e1a:	e7ec      	b.n	8008df6 <_strtol_l.isra.0+0x3a>
 8008e1c:	2b00      	cmp	r3, #0
 8008e1e:	d1f6      	bne.n	8008e0e <_strtol_l.isra.0+0x52>
 8008e20:	2c30      	cmp	r4, #48	@ 0x30
 8008e22:	bf14      	ite	ne
 8008e24:	230a      	movne	r3, #10
 8008e26:	2308      	moveq	r3, #8
 8008e28:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8008e2c:	f10c 3cff 	add.w	ip, ip, #4294967295
 8008e30:	2200      	movs	r2, #0
 8008e32:	fbbc f9f3 	udiv	r9, ip, r3
 8008e36:	4610      	mov	r0, r2
 8008e38:	fb03 ca19 	mls	sl, r3, r9, ip
 8008e3c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8008e40:	2f09      	cmp	r7, #9
 8008e42:	d80f      	bhi.n	8008e64 <_strtol_l.isra.0+0xa8>
 8008e44:	463c      	mov	r4, r7
 8008e46:	42a3      	cmp	r3, r4
 8008e48:	dd1b      	ble.n	8008e82 <_strtol_l.isra.0+0xc6>
 8008e4a:	1c57      	adds	r7, r2, #1
 8008e4c:	d007      	beq.n	8008e5e <_strtol_l.isra.0+0xa2>
 8008e4e:	4581      	cmp	r9, r0
 8008e50:	d314      	bcc.n	8008e7c <_strtol_l.isra.0+0xc0>
 8008e52:	d101      	bne.n	8008e58 <_strtol_l.isra.0+0x9c>
 8008e54:	45a2      	cmp	sl, r4
 8008e56:	db11      	blt.n	8008e7c <_strtol_l.isra.0+0xc0>
 8008e58:	fb00 4003 	mla	r0, r0, r3, r4
 8008e5c:	2201      	movs	r2, #1
 8008e5e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008e62:	e7eb      	b.n	8008e3c <_strtol_l.isra.0+0x80>
 8008e64:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8008e68:	2f19      	cmp	r7, #25
 8008e6a:	d801      	bhi.n	8008e70 <_strtol_l.isra.0+0xb4>
 8008e6c:	3c37      	subs	r4, #55	@ 0x37
 8008e6e:	e7ea      	b.n	8008e46 <_strtol_l.isra.0+0x8a>
 8008e70:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8008e74:	2f19      	cmp	r7, #25
 8008e76:	d804      	bhi.n	8008e82 <_strtol_l.isra.0+0xc6>
 8008e78:	3c57      	subs	r4, #87	@ 0x57
 8008e7a:	e7e4      	b.n	8008e46 <_strtol_l.isra.0+0x8a>
 8008e7c:	f04f 32ff 	mov.w	r2, #4294967295
 8008e80:	e7ed      	b.n	8008e5e <_strtol_l.isra.0+0xa2>
 8008e82:	1c53      	adds	r3, r2, #1
 8008e84:	d108      	bne.n	8008e98 <_strtol_l.isra.0+0xdc>
 8008e86:	2322      	movs	r3, #34	@ 0x22
 8008e88:	f8ce 3000 	str.w	r3, [lr]
 8008e8c:	4660      	mov	r0, ip
 8008e8e:	f1b8 0f00 	cmp.w	r8, #0
 8008e92:	d0a0      	beq.n	8008dd6 <_strtol_l.isra.0+0x1a>
 8008e94:	1e69      	subs	r1, r5, #1
 8008e96:	e006      	b.n	8008ea6 <_strtol_l.isra.0+0xea>
 8008e98:	b106      	cbz	r6, 8008e9c <_strtol_l.isra.0+0xe0>
 8008e9a:	4240      	negs	r0, r0
 8008e9c:	f1b8 0f00 	cmp.w	r8, #0
 8008ea0:	d099      	beq.n	8008dd6 <_strtol_l.isra.0+0x1a>
 8008ea2:	2a00      	cmp	r2, #0
 8008ea4:	d1f6      	bne.n	8008e94 <_strtol_l.isra.0+0xd8>
 8008ea6:	f8c8 1000 	str.w	r1, [r8]
 8008eaa:	e794      	b.n	8008dd6 <_strtol_l.isra.0+0x1a>
 8008eac:	0800a711 	.word	0x0800a711

08008eb0 <_strtol_r>:
 8008eb0:	f7ff bf84 	b.w	8008dbc <_strtol_l.isra.0>

08008eb4 <__ssputs_r>:
 8008eb4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008eb8:	688e      	ldr	r6, [r1, #8]
 8008eba:	461f      	mov	r7, r3
 8008ebc:	42be      	cmp	r6, r7
 8008ebe:	680b      	ldr	r3, [r1, #0]
 8008ec0:	4682      	mov	sl, r0
 8008ec2:	460c      	mov	r4, r1
 8008ec4:	4690      	mov	r8, r2
 8008ec6:	d82d      	bhi.n	8008f24 <__ssputs_r+0x70>
 8008ec8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008ecc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008ed0:	d026      	beq.n	8008f20 <__ssputs_r+0x6c>
 8008ed2:	6965      	ldr	r5, [r4, #20]
 8008ed4:	6909      	ldr	r1, [r1, #16]
 8008ed6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008eda:	eba3 0901 	sub.w	r9, r3, r1
 8008ede:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008ee2:	1c7b      	adds	r3, r7, #1
 8008ee4:	444b      	add	r3, r9
 8008ee6:	106d      	asrs	r5, r5, #1
 8008ee8:	429d      	cmp	r5, r3
 8008eea:	bf38      	it	cc
 8008eec:	461d      	movcc	r5, r3
 8008eee:	0553      	lsls	r3, r2, #21
 8008ef0:	d527      	bpl.n	8008f42 <__ssputs_r+0x8e>
 8008ef2:	4629      	mov	r1, r5
 8008ef4:	f7fe fc24 	bl	8007740 <_malloc_r>
 8008ef8:	4606      	mov	r6, r0
 8008efa:	b360      	cbz	r0, 8008f56 <__ssputs_r+0xa2>
 8008efc:	6921      	ldr	r1, [r4, #16]
 8008efe:	464a      	mov	r2, r9
 8008f00:	f7fd fd3d 	bl	800697e <memcpy>
 8008f04:	89a3      	ldrh	r3, [r4, #12]
 8008f06:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008f0a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008f0e:	81a3      	strh	r3, [r4, #12]
 8008f10:	6126      	str	r6, [r4, #16]
 8008f12:	6165      	str	r5, [r4, #20]
 8008f14:	444e      	add	r6, r9
 8008f16:	eba5 0509 	sub.w	r5, r5, r9
 8008f1a:	6026      	str	r6, [r4, #0]
 8008f1c:	60a5      	str	r5, [r4, #8]
 8008f1e:	463e      	mov	r6, r7
 8008f20:	42be      	cmp	r6, r7
 8008f22:	d900      	bls.n	8008f26 <__ssputs_r+0x72>
 8008f24:	463e      	mov	r6, r7
 8008f26:	6820      	ldr	r0, [r4, #0]
 8008f28:	4632      	mov	r2, r6
 8008f2a:	4641      	mov	r1, r8
 8008f2c:	f000 f9c6 	bl	80092bc <memmove>
 8008f30:	68a3      	ldr	r3, [r4, #8]
 8008f32:	1b9b      	subs	r3, r3, r6
 8008f34:	60a3      	str	r3, [r4, #8]
 8008f36:	6823      	ldr	r3, [r4, #0]
 8008f38:	4433      	add	r3, r6
 8008f3a:	6023      	str	r3, [r4, #0]
 8008f3c:	2000      	movs	r0, #0
 8008f3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008f42:	462a      	mov	r2, r5
 8008f44:	f000 fd7d 	bl	8009a42 <_realloc_r>
 8008f48:	4606      	mov	r6, r0
 8008f4a:	2800      	cmp	r0, #0
 8008f4c:	d1e0      	bne.n	8008f10 <__ssputs_r+0x5c>
 8008f4e:	6921      	ldr	r1, [r4, #16]
 8008f50:	4650      	mov	r0, sl
 8008f52:	f7fe fb81 	bl	8007658 <_free_r>
 8008f56:	230c      	movs	r3, #12
 8008f58:	f8ca 3000 	str.w	r3, [sl]
 8008f5c:	89a3      	ldrh	r3, [r4, #12]
 8008f5e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008f62:	81a3      	strh	r3, [r4, #12]
 8008f64:	f04f 30ff 	mov.w	r0, #4294967295
 8008f68:	e7e9      	b.n	8008f3e <__ssputs_r+0x8a>
	...

08008f6c <_svfiprintf_r>:
 8008f6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f70:	4698      	mov	r8, r3
 8008f72:	898b      	ldrh	r3, [r1, #12]
 8008f74:	061b      	lsls	r3, r3, #24
 8008f76:	b09d      	sub	sp, #116	@ 0x74
 8008f78:	4607      	mov	r7, r0
 8008f7a:	460d      	mov	r5, r1
 8008f7c:	4614      	mov	r4, r2
 8008f7e:	d510      	bpl.n	8008fa2 <_svfiprintf_r+0x36>
 8008f80:	690b      	ldr	r3, [r1, #16]
 8008f82:	b973      	cbnz	r3, 8008fa2 <_svfiprintf_r+0x36>
 8008f84:	2140      	movs	r1, #64	@ 0x40
 8008f86:	f7fe fbdb 	bl	8007740 <_malloc_r>
 8008f8a:	6028      	str	r0, [r5, #0]
 8008f8c:	6128      	str	r0, [r5, #16]
 8008f8e:	b930      	cbnz	r0, 8008f9e <_svfiprintf_r+0x32>
 8008f90:	230c      	movs	r3, #12
 8008f92:	603b      	str	r3, [r7, #0]
 8008f94:	f04f 30ff 	mov.w	r0, #4294967295
 8008f98:	b01d      	add	sp, #116	@ 0x74
 8008f9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f9e:	2340      	movs	r3, #64	@ 0x40
 8008fa0:	616b      	str	r3, [r5, #20]
 8008fa2:	2300      	movs	r3, #0
 8008fa4:	9309      	str	r3, [sp, #36]	@ 0x24
 8008fa6:	2320      	movs	r3, #32
 8008fa8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008fac:	f8cd 800c 	str.w	r8, [sp, #12]
 8008fb0:	2330      	movs	r3, #48	@ 0x30
 8008fb2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009150 <_svfiprintf_r+0x1e4>
 8008fb6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008fba:	f04f 0901 	mov.w	r9, #1
 8008fbe:	4623      	mov	r3, r4
 8008fc0:	469a      	mov	sl, r3
 8008fc2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008fc6:	b10a      	cbz	r2, 8008fcc <_svfiprintf_r+0x60>
 8008fc8:	2a25      	cmp	r2, #37	@ 0x25
 8008fca:	d1f9      	bne.n	8008fc0 <_svfiprintf_r+0x54>
 8008fcc:	ebba 0b04 	subs.w	fp, sl, r4
 8008fd0:	d00b      	beq.n	8008fea <_svfiprintf_r+0x7e>
 8008fd2:	465b      	mov	r3, fp
 8008fd4:	4622      	mov	r2, r4
 8008fd6:	4629      	mov	r1, r5
 8008fd8:	4638      	mov	r0, r7
 8008fda:	f7ff ff6b 	bl	8008eb4 <__ssputs_r>
 8008fde:	3001      	adds	r0, #1
 8008fe0:	f000 80a7 	beq.w	8009132 <_svfiprintf_r+0x1c6>
 8008fe4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008fe6:	445a      	add	r2, fp
 8008fe8:	9209      	str	r2, [sp, #36]	@ 0x24
 8008fea:	f89a 3000 	ldrb.w	r3, [sl]
 8008fee:	2b00      	cmp	r3, #0
 8008ff0:	f000 809f 	beq.w	8009132 <_svfiprintf_r+0x1c6>
 8008ff4:	2300      	movs	r3, #0
 8008ff6:	f04f 32ff 	mov.w	r2, #4294967295
 8008ffa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008ffe:	f10a 0a01 	add.w	sl, sl, #1
 8009002:	9304      	str	r3, [sp, #16]
 8009004:	9307      	str	r3, [sp, #28]
 8009006:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800900a:	931a      	str	r3, [sp, #104]	@ 0x68
 800900c:	4654      	mov	r4, sl
 800900e:	2205      	movs	r2, #5
 8009010:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009014:	484e      	ldr	r0, [pc, #312]	@ (8009150 <_svfiprintf_r+0x1e4>)
 8009016:	f7f7 f8fb 	bl	8000210 <memchr>
 800901a:	9a04      	ldr	r2, [sp, #16]
 800901c:	b9d8      	cbnz	r0, 8009056 <_svfiprintf_r+0xea>
 800901e:	06d0      	lsls	r0, r2, #27
 8009020:	bf44      	itt	mi
 8009022:	2320      	movmi	r3, #32
 8009024:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009028:	0711      	lsls	r1, r2, #28
 800902a:	bf44      	itt	mi
 800902c:	232b      	movmi	r3, #43	@ 0x2b
 800902e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009032:	f89a 3000 	ldrb.w	r3, [sl]
 8009036:	2b2a      	cmp	r3, #42	@ 0x2a
 8009038:	d015      	beq.n	8009066 <_svfiprintf_r+0xfa>
 800903a:	9a07      	ldr	r2, [sp, #28]
 800903c:	4654      	mov	r4, sl
 800903e:	2000      	movs	r0, #0
 8009040:	f04f 0c0a 	mov.w	ip, #10
 8009044:	4621      	mov	r1, r4
 8009046:	f811 3b01 	ldrb.w	r3, [r1], #1
 800904a:	3b30      	subs	r3, #48	@ 0x30
 800904c:	2b09      	cmp	r3, #9
 800904e:	d94b      	bls.n	80090e8 <_svfiprintf_r+0x17c>
 8009050:	b1b0      	cbz	r0, 8009080 <_svfiprintf_r+0x114>
 8009052:	9207      	str	r2, [sp, #28]
 8009054:	e014      	b.n	8009080 <_svfiprintf_r+0x114>
 8009056:	eba0 0308 	sub.w	r3, r0, r8
 800905a:	fa09 f303 	lsl.w	r3, r9, r3
 800905e:	4313      	orrs	r3, r2
 8009060:	9304      	str	r3, [sp, #16]
 8009062:	46a2      	mov	sl, r4
 8009064:	e7d2      	b.n	800900c <_svfiprintf_r+0xa0>
 8009066:	9b03      	ldr	r3, [sp, #12]
 8009068:	1d19      	adds	r1, r3, #4
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	9103      	str	r1, [sp, #12]
 800906e:	2b00      	cmp	r3, #0
 8009070:	bfbb      	ittet	lt
 8009072:	425b      	neglt	r3, r3
 8009074:	f042 0202 	orrlt.w	r2, r2, #2
 8009078:	9307      	strge	r3, [sp, #28]
 800907a:	9307      	strlt	r3, [sp, #28]
 800907c:	bfb8      	it	lt
 800907e:	9204      	strlt	r2, [sp, #16]
 8009080:	7823      	ldrb	r3, [r4, #0]
 8009082:	2b2e      	cmp	r3, #46	@ 0x2e
 8009084:	d10a      	bne.n	800909c <_svfiprintf_r+0x130>
 8009086:	7863      	ldrb	r3, [r4, #1]
 8009088:	2b2a      	cmp	r3, #42	@ 0x2a
 800908a:	d132      	bne.n	80090f2 <_svfiprintf_r+0x186>
 800908c:	9b03      	ldr	r3, [sp, #12]
 800908e:	1d1a      	adds	r2, r3, #4
 8009090:	681b      	ldr	r3, [r3, #0]
 8009092:	9203      	str	r2, [sp, #12]
 8009094:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009098:	3402      	adds	r4, #2
 800909a:	9305      	str	r3, [sp, #20]
 800909c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009160 <_svfiprintf_r+0x1f4>
 80090a0:	7821      	ldrb	r1, [r4, #0]
 80090a2:	2203      	movs	r2, #3
 80090a4:	4650      	mov	r0, sl
 80090a6:	f7f7 f8b3 	bl	8000210 <memchr>
 80090aa:	b138      	cbz	r0, 80090bc <_svfiprintf_r+0x150>
 80090ac:	9b04      	ldr	r3, [sp, #16]
 80090ae:	eba0 000a 	sub.w	r0, r0, sl
 80090b2:	2240      	movs	r2, #64	@ 0x40
 80090b4:	4082      	lsls	r2, r0
 80090b6:	4313      	orrs	r3, r2
 80090b8:	3401      	adds	r4, #1
 80090ba:	9304      	str	r3, [sp, #16]
 80090bc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80090c0:	4824      	ldr	r0, [pc, #144]	@ (8009154 <_svfiprintf_r+0x1e8>)
 80090c2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80090c6:	2206      	movs	r2, #6
 80090c8:	f7f7 f8a2 	bl	8000210 <memchr>
 80090cc:	2800      	cmp	r0, #0
 80090ce:	d036      	beq.n	800913e <_svfiprintf_r+0x1d2>
 80090d0:	4b21      	ldr	r3, [pc, #132]	@ (8009158 <_svfiprintf_r+0x1ec>)
 80090d2:	bb1b      	cbnz	r3, 800911c <_svfiprintf_r+0x1b0>
 80090d4:	9b03      	ldr	r3, [sp, #12]
 80090d6:	3307      	adds	r3, #7
 80090d8:	f023 0307 	bic.w	r3, r3, #7
 80090dc:	3308      	adds	r3, #8
 80090de:	9303      	str	r3, [sp, #12]
 80090e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80090e2:	4433      	add	r3, r6
 80090e4:	9309      	str	r3, [sp, #36]	@ 0x24
 80090e6:	e76a      	b.n	8008fbe <_svfiprintf_r+0x52>
 80090e8:	fb0c 3202 	mla	r2, ip, r2, r3
 80090ec:	460c      	mov	r4, r1
 80090ee:	2001      	movs	r0, #1
 80090f0:	e7a8      	b.n	8009044 <_svfiprintf_r+0xd8>
 80090f2:	2300      	movs	r3, #0
 80090f4:	3401      	adds	r4, #1
 80090f6:	9305      	str	r3, [sp, #20]
 80090f8:	4619      	mov	r1, r3
 80090fa:	f04f 0c0a 	mov.w	ip, #10
 80090fe:	4620      	mov	r0, r4
 8009100:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009104:	3a30      	subs	r2, #48	@ 0x30
 8009106:	2a09      	cmp	r2, #9
 8009108:	d903      	bls.n	8009112 <_svfiprintf_r+0x1a6>
 800910a:	2b00      	cmp	r3, #0
 800910c:	d0c6      	beq.n	800909c <_svfiprintf_r+0x130>
 800910e:	9105      	str	r1, [sp, #20]
 8009110:	e7c4      	b.n	800909c <_svfiprintf_r+0x130>
 8009112:	fb0c 2101 	mla	r1, ip, r1, r2
 8009116:	4604      	mov	r4, r0
 8009118:	2301      	movs	r3, #1
 800911a:	e7f0      	b.n	80090fe <_svfiprintf_r+0x192>
 800911c:	ab03      	add	r3, sp, #12
 800911e:	9300      	str	r3, [sp, #0]
 8009120:	462a      	mov	r2, r5
 8009122:	4b0e      	ldr	r3, [pc, #56]	@ (800915c <_svfiprintf_r+0x1f0>)
 8009124:	a904      	add	r1, sp, #16
 8009126:	4638      	mov	r0, r7
 8009128:	f7fc fcae 	bl	8005a88 <_printf_float>
 800912c:	1c42      	adds	r2, r0, #1
 800912e:	4606      	mov	r6, r0
 8009130:	d1d6      	bne.n	80090e0 <_svfiprintf_r+0x174>
 8009132:	89ab      	ldrh	r3, [r5, #12]
 8009134:	065b      	lsls	r3, r3, #25
 8009136:	f53f af2d 	bmi.w	8008f94 <_svfiprintf_r+0x28>
 800913a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800913c:	e72c      	b.n	8008f98 <_svfiprintf_r+0x2c>
 800913e:	ab03      	add	r3, sp, #12
 8009140:	9300      	str	r3, [sp, #0]
 8009142:	462a      	mov	r2, r5
 8009144:	4b05      	ldr	r3, [pc, #20]	@ (800915c <_svfiprintf_r+0x1f0>)
 8009146:	a904      	add	r1, sp, #16
 8009148:	4638      	mov	r0, r7
 800914a:	f7fc ff35 	bl	8005fb8 <_printf_i>
 800914e:	e7ed      	b.n	800912c <_svfiprintf_r+0x1c0>
 8009150:	0800a509 	.word	0x0800a509
 8009154:	0800a513 	.word	0x0800a513
 8009158:	08005a89 	.word	0x08005a89
 800915c:	08008eb5 	.word	0x08008eb5
 8009160:	0800a50f 	.word	0x0800a50f

08009164 <__sflush_r>:
 8009164:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009168:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800916c:	0716      	lsls	r6, r2, #28
 800916e:	4605      	mov	r5, r0
 8009170:	460c      	mov	r4, r1
 8009172:	d454      	bmi.n	800921e <__sflush_r+0xba>
 8009174:	684b      	ldr	r3, [r1, #4]
 8009176:	2b00      	cmp	r3, #0
 8009178:	dc02      	bgt.n	8009180 <__sflush_r+0x1c>
 800917a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800917c:	2b00      	cmp	r3, #0
 800917e:	dd48      	ble.n	8009212 <__sflush_r+0xae>
 8009180:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009182:	2e00      	cmp	r6, #0
 8009184:	d045      	beq.n	8009212 <__sflush_r+0xae>
 8009186:	2300      	movs	r3, #0
 8009188:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800918c:	682f      	ldr	r7, [r5, #0]
 800918e:	6a21      	ldr	r1, [r4, #32]
 8009190:	602b      	str	r3, [r5, #0]
 8009192:	d030      	beq.n	80091f6 <__sflush_r+0x92>
 8009194:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009196:	89a3      	ldrh	r3, [r4, #12]
 8009198:	0759      	lsls	r1, r3, #29
 800919a:	d505      	bpl.n	80091a8 <__sflush_r+0x44>
 800919c:	6863      	ldr	r3, [r4, #4]
 800919e:	1ad2      	subs	r2, r2, r3
 80091a0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80091a2:	b10b      	cbz	r3, 80091a8 <__sflush_r+0x44>
 80091a4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80091a6:	1ad2      	subs	r2, r2, r3
 80091a8:	2300      	movs	r3, #0
 80091aa:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80091ac:	6a21      	ldr	r1, [r4, #32]
 80091ae:	4628      	mov	r0, r5
 80091b0:	47b0      	blx	r6
 80091b2:	1c43      	adds	r3, r0, #1
 80091b4:	89a3      	ldrh	r3, [r4, #12]
 80091b6:	d106      	bne.n	80091c6 <__sflush_r+0x62>
 80091b8:	6829      	ldr	r1, [r5, #0]
 80091ba:	291d      	cmp	r1, #29
 80091bc:	d82b      	bhi.n	8009216 <__sflush_r+0xb2>
 80091be:	4a2a      	ldr	r2, [pc, #168]	@ (8009268 <__sflush_r+0x104>)
 80091c0:	40ca      	lsrs	r2, r1
 80091c2:	07d6      	lsls	r6, r2, #31
 80091c4:	d527      	bpl.n	8009216 <__sflush_r+0xb2>
 80091c6:	2200      	movs	r2, #0
 80091c8:	6062      	str	r2, [r4, #4]
 80091ca:	04d9      	lsls	r1, r3, #19
 80091cc:	6922      	ldr	r2, [r4, #16]
 80091ce:	6022      	str	r2, [r4, #0]
 80091d0:	d504      	bpl.n	80091dc <__sflush_r+0x78>
 80091d2:	1c42      	adds	r2, r0, #1
 80091d4:	d101      	bne.n	80091da <__sflush_r+0x76>
 80091d6:	682b      	ldr	r3, [r5, #0]
 80091d8:	b903      	cbnz	r3, 80091dc <__sflush_r+0x78>
 80091da:	6560      	str	r0, [r4, #84]	@ 0x54
 80091dc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80091de:	602f      	str	r7, [r5, #0]
 80091e0:	b1b9      	cbz	r1, 8009212 <__sflush_r+0xae>
 80091e2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80091e6:	4299      	cmp	r1, r3
 80091e8:	d002      	beq.n	80091f0 <__sflush_r+0x8c>
 80091ea:	4628      	mov	r0, r5
 80091ec:	f7fe fa34 	bl	8007658 <_free_r>
 80091f0:	2300      	movs	r3, #0
 80091f2:	6363      	str	r3, [r4, #52]	@ 0x34
 80091f4:	e00d      	b.n	8009212 <__sflush_r+0xae>
 80091f6:	2301      	movs	r3, #1
 80091f8:	4628      	mov	r0, r5
 80091fa:	47b0      	blx	r6
 80091fc:	4602      	mov	r2, r0
 80091fe:	1c50      	adds	r0, r2, #1
 8009200:	d1c9      	bne.n	8009196 <__sflush_r+0x32>
 8009202:	682b      	ldr	r3, [r5, #0]
 8009204:	2b00      	cmp	r3, #0
 8009206:	d0c6      	beq.n	8009196 <__sflush_r+0x32>
 8009208:	2b1d      	cmp	r3, #29
 800920a:	d001      	beq.n	8009210 <__sflush_r+0xac>
 800920c:	2b16      	cmp	r3, #22
 800920e:	d11e      	bne.n	800924e <__sflush_r+0xea>
 8009210:	602f      	str	r7, [r5, #0]
 8009212:	2000      	movs	r0, #0
 8009214:	e022      	b.n	800925c <__sflush_r+0xf8>
 8009216:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800921a:	b21b      	sxth	r3, r3
 800921c:	e01b      	b.n	8009256 <__sflush_r+0xf2>
 800921e:	690f      	ldr	r7, [r1, #16]
 8009220:	2f00      	cmp	r7, #0
 8009222:	d0f6      	beq.n	8009212 <__sflush_r+0xae>
 8009224:	0793      	lsls	r3, r2, #30
 8009226:	680e      	ldr	r6, [r1, #0]
 8009228:	bf08      	it	eq
 800922a:	694b      	ldreq	r3, [r1, #20]
 800922c:	600f      	str	r7, [r1, #0]
 800922e:	bf18      	it	ne
 8009230:	2300      	movne	r3, #0
 8009232:	eba6 0807 	sub.w	r8, r6, r7
 8009236:	608b      	str	r3, [r1, #8]
 8009238:	f1b8 0f00 	cmp.w	r8, #0
 800923c:	dde9      	ble.n	8009212 <__sflush_r+0xae>
 800923e:	6a21      	ldr	r1, [r4, #32]
 8009240:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009242:	4643      	mov	r3, r8
 8009244:	463a      	mov	r2, r7
 8009246:	4628      	mov	r0, r5
 8009248:	47b0      	blx	r6
 800924a:	2800      	cmp	r0, #0
 800924c:	dc08      	bgt.n	8009260 <__sflush_r+0xfc>
 800924e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009252:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009256:	81a3      	strh	r3, [r4, #12]
 8009258:	f04f 30ff 	mov.w	r0, #4294967295
 800925c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009260:	4407      	add	r7, r0
 8009262:	eba8 0800 	sub.w	r8, r8, r0
 8009266:	e7e7      	b.n	8009238 <__sflush_r+0xd4>
 8009268:	20400001 	.word	0x20400001

0800926c <_fflush_r>:
 800926c:	b538      	push	{r3, r4, r5, lr}
 800926e:	690b      	ldr	r3, [r1, #16]
 8009270:	4605      	mov	r5, r0
 8009272:	460c      	mov	r4, r1
 8009274:	b913      	cbnz	r3, 800927c <_fflush_r+0x10>
 8009276:	2500      	movs	r5, #0
 8009278:	4628      	mov	r0, r5
 800927a:	bd38      	pop	{r3, r4, r5, pc}
 800927c:	b118      	cbz	r0, 8009286 <_fflush_r+0x1a>
 800927e:	6a03      	ldr	r3, [r0, #32]
 8009280:	b90b      	cbnz	r3, 8009286 <_fflush_r+0x1a>
 8009282:	f7fd fa51 	bl	8006728 <__sinit>
 8009286:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800928a:	2b00      	cmp	r3, #0
 800928c:	d0f3      	beq.n	8009276 <_fflush_r+0xa>
 800928e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009290:	07d0      	lsls	r0, r2, #31
 8009292:	d404      	bmi.n	800929e <_fflush_r+0x32>
 8009294:	0599      	lsls	r1, r3, #22
 8009296:	d402      	bmi.n	800929e <_fflush_r+0x32>
 8009298:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800929a:	f7fd fb6e 	bl	800697a <__retarget_lock_acquire_recursive>
 800929e:	4628      	mov	r0, r5
 80092a0:	4621      	mov	r1, r4
 80092a2:	f7ff ff5f 	bl	8009164 <__sflush_r>
 80092a6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80092a8:	07da      	lsls	r2, r3, #31
 80092aa:	4605      	mov	r5, r0
 80092ac:	d4e4      	bmi.n	8009278 <_fflush_r+0xc>
 80092ae:	89a3      	ldrh	r3, [r4, #12]
 80092b0:	059b      	lsls	r3, r3, #22
 80092b2:	d4e1      	bmi.n	8009278 <_fflush_r+0xc>
 80092b4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80092b6:	f7fd fb61 	bl	800697c <__retarget_lock_release_recursive>
 80092ba:	e7dd      	b.n	8009278 <_fflush_r+0xc>

080092bc <memmove>:
 80092bc:	4288      	cmp	r0, r1
 80092be:	b510      	push	{r4, lr}
 80092c0:	eb01 0402 	add.w	r4, r1, r2
 80092c4:	d902      	bls.n	80092cc <memmove+0x10>
 80092c6:	4284      	cmp	r4, r0
 80092c8:	4623      	mov	r3, r4
 80092ca:	d807      	bhi.n	80092dc <memmove+0x20>
 80092cc:	1e43      	subs	r3, r0, #1
 80092ce:	42a1      	cmp	r1, r4
 80092d0:	d008      	beq.n	80092e4 <memmove+0x28>
 80092d2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80092d6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80092da:	e7f8      	b.n	80092ce <memmove+0x12>
 80092dc:	4402      	add	r2, r0
 80092de:	4601      	mov	r1, r0
 80092e0:	428a      	cmp	r2, r1
 80092e2:	d100      	bne.n	80092e6 <memmove+0x2a>
 80092e4:	bd10      	pop	{r4, pc}
 80092e6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80092ea:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80092ee:	e7f7      	b.n	80092e0 <memmove+0x24>

080092f0 <strncmp>:
 80092f0:	b510      	push	{r4, lr}
 80092f2:	b16a      	cbz	r2, 8009310 <strncmp+0x20>
 80092f4:	3901      	subs	r1, #1
 80092f6:	1884      	adds	r4, r0, r2
 80092f8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80092fc:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8009300:	429a      	cmp	r2, r3
 8009302:	d103      	bne.n	800930c <strncmp+0x1c>
 8009304:	42a0      	cmp	r0, r4
 8009306:	d001      	beq.n	800930c <strncmp+0x1c>
 8009308:	2a00      	cmp	r2, #0
 800930a:	d1f5      	bne.n	80092f8 <strncmp+0x8>
 800930c:	1ad0      	subs	r0, r2, r3
 800930e:	bd10      	pop	{r4, pc}
 8009310:	4610      	mov	r0, r2
 8009312:	e7fc      	b.n	800930e <strncmp+0x1e>

08009314 <_sbrk_r>:
 8009314:	b538      	push	{r3, r4, r5, lr}
 8009316:	4d06      	ldr	r5, [pc, #24]	@ (8009330 <_sbrk_r+0x1c>)
 8009318:	2300      	movs	r3, #0
 800931a:	4604      	mov	r4, r0
 800931c:	4608      	mov	r0, r1
 800931e:	602b      	str	r3, [r5, #0]
 8009320:	f7fa f8e8 	bl	80034f4 <_sbrk>
 8009324:	1c43      	adds	r3, r0, #1
 8009326:	d102      	bne.n	800932e <_sbrk_r+0x1a>
 8009328:	682b      	ldr	r3, [r5, #0]
 800932a:	b103      	cbz	r3, 800932e <_sbrk_r+0x1a>
 800932c:	6023      	str	r3, [r4, #0]
 800932e:	bd38      	pop	{r3, r4, r5, pc}
 8009330:	20000500 	.word	0x20000500
 8009334:	00000000 	.word	0x00000000

08009338 <nan>:
 8009338:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8009340 <nan+0x8>
 800933c:	4770      	bx	lr
 800933e:	bf00      	nop
 8009340:	00000000 	.word	0x00000000
 8009344:	7ff80000 	.word	0x7ff80000

08009348 <__assert_func>:
 8009348:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800934a:	4614      	mov	r4, r2
 800934c:	461a      	mov	r2, r3
 800934e:	4b09      	ldr	r3, [pc, #36]	@ (8009374 <__assert_func+0x2c>)
 8009350:	681b      	ldr	r3, [r3, #0]
 8009352:	4605      	mov	r5, r0
 8009354:	68d8      	ldr	r0, [r3, #12]
 8009356:	b14c      	cbz	r4, 800936c <__assert_func+0x24>
 8009358:	4b07      	ldr	r3, [pc, #28]	@ (8009378 <__assert_func+0x30>)
 800935a:	9100      	str	r1, [sp, #0]
 800935c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009360:	4906      	ldr	r1, [pc, #24]	@ (800937c <__assert_func+0x34>)
 8009362:	462b      	mov	r3, r5
 8009364:	f000 fba8 	bl	8009ab8 <fiprintf>
 8009368:	f000 fbb8 	bl	8009adc <abort>
 800936c:	4b04      	ldr	r3, [pc, #16]	@ (8009380 <__assert_func+0x38>)
 800936e:	461c      	mov	r4, r3
 8009370:	e7f3      	b.n	800935a <__assert_func+0x12>
 8009372:	bf00      	nop
 8009374:	20000088 	.word	0x20000088
 8009378:	0800a522 	.word	0x0800a522
 800937c:	0800a52f 	.word	0x0800a52f
 8009380:	0800a55d 	.word	0x0800a55d

08009384 <_calloc_r>:
 8009384:	b570      	push	{r4, r5, r6, lr}
 8009386:	fba1 5402 	umull	r5, r4, r1, r2
 800938a:	b934      	cbnz	r4, 800939a <_calloc_r+0x16>
 800938c:	4629      	mov	r1, r5
 800938e:	f7fe f9d7 	bl	8007740 <_malloc_r>
 8009392:	4606      	mov	r6, r0
 8009394:	b928      	cbnz	r0, 80093a2 <_calloc_r+0x1e>
 8009396:	4630      	mov	r0, r6
 8009398:	bd70      	pop	{r4, r5, r6, pc}
 800939a:	220c      	movs	r2, #12
 800939c:	6002      	str	r2, [r0, #0]
 800939e:	2600      	movs	r6, #0
 80093a0:	e7f9      	b.n	8009396 <_calloc_r+0x12>
 80093a2:	462a      	mov	r2, r5
 80093a4:	4621      	mov	r1, r4
 80093a6:	f7fd fa6a 	bl	800687e <memset>
 80093aa:	e7f4      	b.n	8009396 <_calloc_r+0x12>

080093ac <rshift>:
 80093ac:	6903      	ldr	r3, [r0, #16]
 80093ae:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80093b2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80093b6:	ea4f 1261 	mov.w	r2, r1, asr #5
 80093ba:	f100 0414 	add.w	r4, r0, #20
 80093be:	dd45      	ble.n	800944c <rshift+0xa0>
 80093c0:	f011 011f 	ands.w	r1, r1, #31
 80093c4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80093c8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80093cc:	d10c      	bne.n	80093e8 <rshift+0x3c>
 80093ce:	f100 0710 	add.w	r7, r0, #16
 80093d2:	4629      	mov	r1, r5
 80093d4:	42b1      	cmp	r1, r6
 80093d6:	d334      	bcc.n	8009442 <rshift+0x96>
 80093d8:	1a9b      	subs	r3, r3, r2
 80093da:	009b      	lsls	r3, r3, #2
 80093dc:	1eea      	subs	r2, r5, #3
 80093de:	4296      	cmp	r6, r2
 80093e0:	bf38      	it	cc
 80093e2:	2300      	movcc	r3, #0
 80093e4:	4423      	add	r3, r4
 80093e6:	e015      	b.n	8009414 <rshift+0x68>
 80093e8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80093ec:	f1c1 0820 	rsb	r8, r1, #32
 80093f0:	40cf      	lsrs	r7, r1
 80093f2:	f105 0e04 	add.w	lr, r5, #4
 80093f6:	46a1      	mov	r9, r4
 80093f8:	4576      	cmp	r6, lr
 80093fa:	46f4      	mov	ip, lr
 80093fc:	d815      	bhi.n	800942a <rshift+0x7e>
 80093fe:	1a9a      	subs	r2, r3, r2
 8009400:	0092      	lsls	r2, r2, #2
 8009402:	3a04      	subs	r2, #4
 8009404:	3501      	adds	r5, #1
 8009406:	42ae      	cmp	r6, r5
 8009408:	bf38      	it	cc
 800940a:	2200      	movcc	r2, #0
 800940c:	18a3      	adds	r3, r4, r2
 800940e:	50a7      	str	r7, [r4, r2]
 8009410:	b107      	cbz	r7, 8009414 <rshift+0x68>
 8009412:	3304      	adds	r3, #4
 8009414:	1b1a      	subs	r2, r3, r4
 8009416:	42a3      	cmp	r3, r4
 8009418:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800941c:	bf08      	it	eq
 800941e:	2300      	moveq	r3, #0
 8009420:	6102      	str	r2, [r0, #16]
 8009422:	bf08      	it	eq
 8009424:	6143      	streq	r3, [r0, #20]
 8009426:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800942a:	f8dc c000 	ldr.w	ip, [ip]
 800942e:	fa0c fc08 	lsl.w	ip, ip, r8
 8009432:	ea4c 0707 	orr.w	r7, ip, r7
 8009436:	f849 7b04 	str.w	r7, [r9], #4
 800943a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800943e:	40cf      	lsrs	r7, r1
 8009440:	e7da      	b.n	80093f8 <rshift+0x4c>
 8009442:	f851 cb04 	ldr.w	ip, [r1], #4
 8009446:	f847 cf04 	str.w	ip, [r7, #4]!
 800944a:	e7c3      	b.n	80093d4 <rshift+0x28>
 800944c:	4623      	mov	r3, r4
 800944e:	e7e1      	b.n	8009414 <rshift+0x68>

08009450 <__hexdig_fun>:
 8009450:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8009454:	2b09      	cmp	r3, #9
 8009456:	d802      	bhi.n	800945e <__hexdig_fun+0xe>
 8009458:	3820      	subs	r0, #32
 800945a:	b2c0      	uxtb	r0, r0
 800945c:	4770      	bx	lr
 800945e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8009462:	2b05      	cmp	r3, #5
 8009464:	d801      	bhi.n	800946a <__hexdig_fun+0x1a>
 8009466:	3847      	subs	r0, #71	@ 0x47
 8009468:	e7f7      	b.n	800945a <__hexdig_fun+0xa>
 800946a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800946e:	2b05      	cmp	r3, #5
 8009470:	d801      	bhi.n	8009476 <__hexdig_fun+0x26>
 8009472:	3827      	subs	r0, #39	@ 0x27
 8009474:	e7f1      	b.n	800945a <__hexdig_fun+0xa>
 8009476:	2000      	movs	r0, #0
 8009478:	4770      	bx	lr
	...

0800947c <__gethex>:
 800947c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009480:	b085      	sub	sp, #20
 8009482:	468a      	mov	sl, r1
 8009484:	9302      	str	r3, [sp, #8]
 8009486:	680b      	ldr	r3, [r1, #0]
 8009488:	9001      	str	r0, [sp, #4]
 800948a:	4690      	mov	r8, r2
 800948c:	1c9c      	adds	r4, r3, #2
 800948e:	46a1      	mov	r9, r4
 8009490:	f814 0b01 	ldrb.w	r0, [r4], #1
 8009494:	2830      	cmp	r0, #48	@ 0x30
 8009496:	d0fa      	beq.n	800948e <__gethex+0x12>
 8009498:	eba9 0303 	sub.w	r3, r9, r3
 800949c:	f1a3 0b02 	sub.w	fp, r3, #2
 80094a0:	f7ff ffd6 	bl	8009450 <__hexdig_fun>
 80094a4:	4605      	mov	r5, r0
 80094a6:	2800      	cmp	r0, #0
 80094a8:	d168      	bne.n	800957c <__gethex+0x100>
 80094aa:	49a0      	ldr	r1, [pc, #640]	@ (800972c <__gethex+0x2b0>)
 80094ac:	2201      	movs	r2, #1
 80094ae:	4648      	mov	r0, r9
 80094b0:	f7ff ff1e 	bl	80092f0 <strncmp>
 80094b4:	4607      	mov	r7, r0
 80094b6:	2800      	cmp	r0, #0
 80094b8:	d167      	bne.n	800958a <__gethex+0x10e>
 80094ba:	f899 0001 	ldrb.w	r0, [r9, #1]
 80094be:	4626      	mov	r6, r4
 80094c0:	f7ff ffc6 	bl	8009450 <__hexdig_fun>
 80094c4:	2800      	cmp	r0, #0
 80094c6:	d062      	beq.n	800958e <__gethex+0x112>
 80094c8:	4623      	mov	r3, r4
 80094ca:	7818      	ldrb	r0, [r3, #0]
 80094cc:	2830      	cmp	r0, #48	@ 0x30
 80094ce:	4699      	mov	r9, r3
 80094d0:	f103 0301 	add.w	r3, r3, #1
 80094d4:	d0f9      	beq.n	80094ca <__gethex+0x4e>
 80094d6:	f7ff ffbb 	bl	8009450 <__hexdig_fun>
 80094da:	fab0 f580 	clz	r5, r0
 80094de:	096d      	lsrs	r5, r5, #5
 80094e0:	f04f 0b01 	mov.w	fp, #1
 80094e4:	464a      	mov	r2, r9
 80094e6:	4616      	mov	r6, r2
 80094e8:	3201      	adds	r2, #1
 80094ea:	7830      	ldrb	r0, [r6, #0]
 80094ec:	f7ff ffb0 	bl	8009450 <__hexdig_fun>
 80094f0:	2800      	cmp	r0, #0
 80094f2:	d1f8      	bne.n	80094e6 <__gethex+0x6a>
 80094f4:	498d      	ldr	r1, [pc, #564]	@ (800972c <__gethex+0x2b0>)
 80094f6:	2201      	movs	r2, #1
 80094f8:	4630      	mov	r0, r6
 80094fa:	f7ff fef9 	bl	80092f0 <strncmp>
 80094fe:	2800      	cmp	r0, #0
 8009500:	d13f      	bne.n	8009582 <__gethex+0x106>
 8009502:	b944      	cbnz	r4, 8009516 <__gethex+0x9a>
 8009504:	1c74      	adds	r4, r6, #1
 8009506:	4622      	mov	r2, r4
 8009508:	4616      	mov	r6, r2
 800950a:	3201      	adds	r2, #1
 800950c:	7830      	ldrb	r0, [r6, #0]
 800950e:	f7ff ff9f 	bl	8009450 <__hexdig_fun>
 8009512:	2800      	cmp	r0, #0
 8009514:	d1f8      	bne.n	8009508 <__gethex+0x8c>
 8009516:	1ba4      	subs	r4, r4, r6
 8009518:	00a7      	lsls	r7, r4, #2
 800951a:	7833      	ldrb	r3, [r6, #0]
 800951c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8009520:	2b50      	cmp	r3, #80	@ 0x50
 8009522:	d13e      	bne.n	80095a2 <__gethex+0x126>
 8009524:	7873      	ldrb	r3, [r6, #1]
 8009526:	2b2b      	cmp	r3, #43	@ 0x2b
 8009528:	d033      	beq.n	8009592 <__gethex+0x116>
 800952a:	2b2d      	cmp	r3, #45	@ 0x2d
 800952c:	d034      	beq.n	8009598 <__gethex+0x11c>
 800952e:	1c71      	adds	r1, r6, #1
 8009530:	2400      	movs	r4, #0
 8009532:	7808      	ldrb	r0, [r1, #0]
 8009534:	f7ff ff8c 	bl	8009450 <__hexdig_fun>
 8009538:	1e43      	subs	r3, r0, #1
 800953a:	b2db      	uxtb	r3, r3
 800953c:	2b18      	cmp	r3, #24
 800953e:	d830      	bhi.n	80095a2 <__gethex+0x126>
 8009540:	f1a0 0210 	sub.w	r2, r0, #16
 8009544:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009548:	f7ff ff82 	bl	8009450 <__hexdig_fun>
 800954c:	f100 3cff 	add.w	ip, r0, #4294967295
 8009550:	fa5f fc8c 	uxtb.w	ip, ip
 8009554:	f1bc 0f18 	cmp.w	ip, #24
 8009558:	f04f 030a 	mov.w	r3, #10
 800955c:	d91e      	bls.n	800959c <__gethex+0x120>
 800955e:	b104      	cbz	r4, 8009562 <__gethex+0xe6>
 8009560:	4252      	negs	r2, r2
 8009562:	4417      	add	r7, r2
 8009564:	f8ca 1000 	str.w	r1, [sl]
 8009568:	b1ed      	cbz	r5, 80095a6 <__gethex+0x12a>
 800956a:	f1bb 0f00 	cmp.w	fp, #0
 800956e:	bf0c      	ite	eq
 8009570:	2506      	moveq	r5, #6
 8009572:	2500      	movne	r5, #0
 8009574:	4628      	mov	r0, r5
 8009576:	b005      	add	sp, #20
 8009578:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800957c:	2500      	movs	r5, #0
 800957e:	462c      	mov	r4, r5
 8009580:	e7b0      	b.n	80094e4 <__gethex+0x68>
 8009582:	2c00      	cmp	r4, #0
 8009584:	d1c7      	bne.n	8009516 <__gethex+0x9a>
 8009586:	4627      	mov	r7, r4
 8009588:	e7c7      	b.n	800951a <__gethex+0x9e>
 800958a:	464e      	mov	r6, r9
 800958c:	462f      	mov	r7, r5
 800958e:	2501      	movs	r5, #1
 8009590:	e7c3      	b.n	800951a <__gethex+0x9e>
 8009592:	2400      	movs	r4, #0
 8009594:	1cb1      	adds	r1, r6, #2
 8009596:	e7cc      	b.n	8009532 <__gethex+0xb6>
 8009598:	2401      	movs	r4, #1
 800959a:	e7fb      	b.n	8009594 <__gethex+0x118>
 800959c:	fb03 0002 	mla	r0, r3, r2, r0
 80095a0:	e7ce      	b.n	8009540 <__gethex+0xc4>
 80095a2:	4631      	mov	r1, r6
 80095a4:	e7de      	b.n	8009564 <__gethex+0xe8>
 80095a6:	eba6 0309 	sub.w	r3, r6, r9
 80095aa:	3b01      	subs	r3, #1
 80095ac:	4629      	mov	r1, r5
 80095ae:	2b07      	cmp	r3, #7
 80095b0:	dc0a      	bgt.n	80095c8 <__gethex+0x14c>
 80095b2:	9801      	ldr	r0, [sp, #4]
 80095b4:	f7fe f950 	bl	8007858 <_Balloc>
 80095b8:	4604      	mov	r4, r0
 80095ba:	b940      	cbnz	r0, 80095ce <__gethex+0x152>
 80095bc:	4b5c      	ldr	r3, [pc, #368]	@ (8009730 <__gethex+0x2b4>)
 80095be:	4602      	mov	r2, r0
 80095c0:	21e4      	movs	r1, #228	@ 0xe4
 80095c2:	485c      	ldr	r0, [pc, #368]	@ (8009734 <__gethex+0x2b8>)
 80095c4:	f7ff fec0 	bl	8009348 <__assert_func>
 80095c8:	3101      	adds	r1, #1
 80095ca:	105b      	asrs	r3, r3, #1
 80095cc:	e7ef      	b.n	80095ae <__gethex+0x132>
 80095ce:	f100 0a14 	add.w	sl, r0, #20
 80095d2:	2300      	movs	r3, #0
 80095d4:	4655      	mov	r5, sl
 80095d6:	469b      	mov	fp, r3
 80095d8:	45b1      	cmp	r9, r6
 80095da:	d337      	bcc.n	800964c <__gethex+0x1d0>
 80095dc:	f845 bb04 	str.w	fp, [r5], #4
 80095e0:	eba5 050a 	sub.w	r5, r5, sl
 80095e4:	10ad      	asrs	r5, r5, #2
 80095e6:	6125      	str	r5, [r4, #16]
 80095e8:	4658      	mov	r0, fp
 80095ea:	f7fe fa27 	bl	8007a3c <__hi0bits>
 80095ee:	016d      	lsls	r5, r5, #5
 80095f0:	f8d8 6000 	ldr.w	r6, [r8]
 80095f4:	1a2d      	subs	r5, r5, r0
 80095f6:	42b5      	cmp	r5, r6
 80095f8:	dd54      	ble.n	80096a4 <__gethex+0x228>
 80095fa:	1bad      	subs	r5, r5, r6
 80095fc:	4629      	mov	r1, r5
 80095fe:	4620      	mov	r0, r4
 8009600:	f7fe fdb3 	bl	800816a <__any_on>
 8009604:	4681      	mov	r9, r0
 8009606:	b178      	cbz	r0, 8009628 <__gethex+0x1ac>
 8009608:	1e6b      	subs	r3, r5, #1
 800960a:	1159      	asrs	r1, r3, #5
 800960c:	f003 021f 	and.w	r2, r3, #31
 8009610:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8009614:	f04f 0901 	mov.w	r9, #1
 8009618:	fa09 f202 	lsl.w	r2, r9, r2
 800961c:	420a      	tst	r2, r1
 800961e:	d003      	beq.n	8009628 <__gethex+0x1ac>
 8009620:	454b      	cmp	r3, r9
 8009622:	dc36      	bgt.n	8009692 <__gethex+0x216>
 8009624:	f04f 0902 	mov.w	r9, #2
 8009628:	4629      	mov	r1, r5
 800962a:	4620      	mov	r0, r4
 800962c:	f7ff febe 	bl	80093ac <rshift>
 8009630:	442f      	add	r7, r5
 8009632:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009636:	42bb      	cmp	r3, r7
 8009638:	da42      	bge.n	80096c0 <__gethex+0x244>
 800963a:	9801      	ldr	r0, [sp, #4]
 800963c:	4621      	mov	r1, r4
 800963e:	f7fe f94b 	bl	80078d8 <_Bfree>
 8009642:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009644:	2300      	movs	r3, #0
 8009646:	6013      	str	r3, [r2, #0]
 8009648:	25a3      	movs	r5, #163	@ 0xa3
 800964a:	e793      	b.n	8009574 <__gethex+0xf8>
 800964c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8009650:	2a2e      	cmp	r2, #46	@ 0x2e
 8009652:	d012      	beq.n	800967a <__gethex+0x1fe>
 8009654:	2b20      	cmp	r3, #32
 8009656:	d104      	bne.n	8009662 <__gethex+0x1e6>
 8009658:	f845 bb04 	str.w	fp, [r5], #4
 800965c:	f04f 0b00 	mov.w	fp, #0
 8009660:	465b      	mov	r3, fp
 8009662:	7830      	ldrb	r0, [r6, #0]
 8009664:	9303      	str	r3, [sp, #12]
 8009666:	f7ff fef3 	bl	8009450 <__hexdig_fun>
 800966a:	9b03      	ldr	r3, [sp, #12]
 800966c:	f000 000f 	and.w	r0, r0, #15
 8009670:	4098      	lsls	r0, r3
 8009672:	ea4b 0b00 	orr.w	fp, fp, r0
 8009676:	3304      	adds	r3, #4
 8009678:	e7ae      	b.n	80095d8 <__gethex+0x15c>
 800967a:	45b1      	cmp	r9, r6
 800967c:	d8ea      	bhi.n	8009654 <__gethex+0x1d8>
 800967e:	492b      	ldr	r1, [pc, #172]	@ (800972c <__gethex+0x2b0>)
 8009680:	9303      	str	r3, [sp, #12]
 8009682:	2201      	movs	r2, #1
 8009684:	4630      	mov	r0, r6
 8009686:	f7ff fe33 	bl	80092f0 <strncmp>
 800968a:	9b03      	ldr	r3, [sp, #12]
 800968c:	2800      	cmp	r0, #0
 800968e:	d1e1      	bne.n	8009654 <__gethex+0x1d8>
 8009690:	e7a2      	b.n	80095d8 <__gethex+0x15c>
 8009692:	1ea9      	subs	r1, r5, #2
 8009694:	4620      	mov	r0, r4
 8009696:	f7fe fd68 	bl	800816a <__any_on>
 800969a:	2800      	cmp	r0, #0
 800969c:	d0c2      	beq.n	8009624 <__gethex+0x1a8>
 800969e:	f04f 0903 	mov.w	r9, #3
 80096a2:	e7c1      	b.n	8009628 <__gethex+0x1ac>
 80096a4:	da09      	bge.n	80096ba <__gethex+0x23e>
 80096a6:	1b75      	subs	r5, r6, r5
 80096a8:	4621      	mov	r1, r4
 80096aa:	9801      	ldr	r0, [sp, #4]
 80096ac:	462a      	mov	r2, r5
 80096ae:	f7fe fb23 	bl	8007cf8 <__lshift>
 80096b2:	1b7f      	subs	r7, r7, r5
 80096b4:	4604      	mov	r4, r0
 80096b6:	f100 0a14 	add.w	sl, r0, #20
 80096ba:	f04f 0900 	mov.w	r9, #0
 80096be:	e7b8      	b.n	8009632 <__gethex+0x1b6>
 80096c0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80096c4:	42bd      	cmp	r5, r7
 80096c6:	dd6f      	ble.n	80097a8 <__gethex+0x32c>
 80096c8:	1bed      	subs	r5, r5, r7
 80096ca:	42ae      	cmp	r6, r5
 80096cc:	dc34      	bgt.n	8009738 <__gethex+0x2bc>
 80096ce:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80096d2:	2b02      	cmp	r3, #2
 80096d4:	d022      	beq.n	800971c <__gethex+0x2a0>
 80096d6:	2b03      	cmp	r3, #3
 80096d8:	d024      	beq.n	8009724 <__gethex+0x2a8>
 80096da:	2b01      	cmp	r3, #1
 80096dc:	d115      	bne.n	800970a <__gethex+0x28e>
 80096de:	42ae      	cmp	r6, r5
 80096e0:	d113      	bne.n	800970a <__gethex+0x28e>
 80096e2:	2e01      	cmp	r6, #1
 80096e4:	d10b      	bne.n	80096fe <__gethex+0x282>
 80096e6:	9a02      	ldr	r2, [sp, #8]
 80096e8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80096ec:	6013      	str	r3, [r2, #0]
 80096ee:	2301      	movs	r3, #1
 80096f0:	6123      	str	r3, [r4, #16]
 80096f2:	f8ca 3000 	str.w	r3, [sl]
 80096f6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80096f8:	2562      	movs	r5, #98	@ 0x62
 80096fa:	601c      	str	r4, [r3, #0]
 80096fc:	e73a      	b.n	8009574 <__gethex+0xf8>
 80096fe:	1e71      	subs	r1, r6, #1
 8009700:	4620      	mov	r0, r4
 8009702:	f7fe fd32 	bl	800816a <__any_on>
 8009706:	2800      	cmp	r0, #0
 8009708:	d1ed      	bne.n	80096e6 <__gethex+0x26a>
 800970a:	9801      	ldr	r0, [sp, #4]
 800970c:	4621      	mov	r1, r4
 800970e:	f7fe f8e3 	bl	80078d8 <_Bfree>
 8009712:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009714:	2300      	movs	r3, #0
 8009716:	6013      	str	r3, [r2, #0]
 8009718:	2550      	movs	r5, #80	@ 0x50
 800971a:	e72b      	b.n	8009574 <__gethex+0xf8>
 800971c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800971e:	2b00      	cmp	r3, #0
 8009720:	d1f3      	bne.n	800970a <__gethex+0x28e>
 8009722:	e7e0      	b.n	80096e6 <__gethex+0x26a>
 8009724:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009726:	2b00      	cmp	r3, #0
 8009728:	d1dd      	bne.n	80096e6 <__gethex+0x26a>
 800972a:	e7ee      	b.n	800970a <__gethex+0x28e>
 800972c:	0800a507 	.word	0x0800a507
 8009730:	0800a49d 	.word	0x0800a49d
 8009734:	0800a55e 	.word	0x0800a55e
 8009738:	1e6f      	subs	r7, r5, #1
 800973a:	f1b9 0f00 	cmp.w	r9, #0
 800973e:	d130      	bne.n	80097a2 <__gethex+0x326>
 8009740:	b127      	cbz	r7, 800974c <__gethex+0x2d0>
 8009742:	4639      	mov	r1, r7
 8009744:	4620      	mov	r0, r4
 8009746:	f7fe fd10 	bl	800816a <__any_on>
 800974a:	4681      	mov	r9, r0
 800974c:	117a      	asrs	r2, r7, #5
 800974e:	2301      	movs	r3, #1
 8009750:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8009754:	f007 071f 	and.w	r7, r7, #31
 8009758:	40bb      	lsls	r3, r7
 800975a:	4213      	tst	r3, r2
 800975c:	4629      	mov	r1, r5
 800975e:	4620      	mov	r0, r4
 8009760:	bf18      	it	ne
 8009762:	f049 0902 	orrne.w	r9, r9, #2
 8009766:	f7ff fe21 	bl	80093ac <rshift>
 800976a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800976e:	1b76      	subs	r6, r6, r5
 8009770:	2502      	movs	r5, #2
 8009772:	f1b9 0f00 	cmp.w	r9, #0
 8009776:	d047      	beq.n	8009808 <__gethex+0x38c>
 8009778:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800977c:	2b02      	cmp	r3, #2
 800977e:	d015      	beq.n	80097ac <__gethex+0x330>
 8009780:	2b03      	cmp	r3, #3
 8009782:	d017      	beq.n	80097b4 <__gethex+0x338>
 8009784:	2b01      	cmp	r3, #1
 8009786:	d109      	bne.n	800979c <__gethex+0x320>
 8009788:	f019 0f02 	tst.w	r9, #2
 800978c:	d006      	beq.n	800979c <__gethex+0x320>
 800978e:	f8da 3000 	ldr.w	r3, [sl]
 8009792:	ea49 0903 	orr.w	r9, r9, r3
 8009796:	f019 0f01 	tst.w	r9, #1
 800979a:	d10e      	bne.n	80097ba <__gethex+0x33e>
 800979c:	f045 0510 	orr.w	r5, r5, #16
 80097a0:	e032      	b.n	8009808 <__gethex+0x38c>
 80097a2:	f04f 0901 	mov.w	r9, #1
 80097a6:	e7d1      	b.n	800974c <__gethex+0x2d0>
 80097a8:	2501      	movs	r5, #1
 80097aa:	e7e2      	b.n	8009772 <__gethex+0x2f6>
 80097ac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80097ae:	f1c3 0301 	rsb	r3, r3, #1
 80097b2:	930f      	str	r3, [sp, #60]	@ 0x3c
 80097b4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80097b6:	2b00      	cmp	r3, #0
 80097b8:	d0f0      	beq.n	800979c <__gethex+0x320>
 80097ba:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80097be:	f104 0314 	add.w	r3, r4, #20
 80097c2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80097c6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80097ca:	f04f 0c00 	mov.w	ip, #0
 80097ce:	4618      	mov	r0, r3
 80097d0:	f853 2b04 	ldr.w	r2, [r3], #4
 80097d4:	f1b2 3fff 	cmp.w	r2, #4294967295
 80097d8:	d01b      	beq.n	8009812 <__gethex+0x396>
 80097da:	3201      	adds	r2, #1
 80097dc:	6002      	str	r2, [r0, #0]
 80097de:	2d02      	cmp	r5, #2
 80097e0:	f104 0314 	add.w	r3, r4, #20
 80097e4:	d13c      	bne.n	8009860 <__gethex+0x3e4>
 80097e6:	f8d8 2000 	ldr.w	r2, [r8]
 80097ea:	3a01      	subs	r2, #1
 80097ec:	42b2      	cmp	r2, r6
 80097ee:	d109      	bne.n	8009804 <__gethex+0x388>
 80097f0:	1171      	asrs	r1, r6, #5
 80097f2:	2201      	movs	r2, #1
 80097f4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80097f8:	f006 061f 	and.w	r6, r6, #31
 80097fc:	fa02 f606 	lsl.w	r6, r2, r6
 8009800:	421e      	tst	r6, r3
 8009802:	d13a      	bne.n	800987a <__gethex+0x3fe>
 8009804:	f045 0520 	orr.w	r5, r5, #32
 8009808:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800980a:	601c      	str	r4, [r3, #0]
 800980c:	9b02      	ldr	r3, [sp, #8]
 800980e:	601f      	str	r7, [r3, #0]
 8009810:	e6b0      	b.n	8009574 <__gethex+0xf8>
 8009812:	4299      	cmp	r1, r3
 8009814:	f843 cc04 	str.w	ip, [r3, #-4]
 8009818:	d8d9      	bhi.n	80097ce <__gethex+0x352>
 800981a:	68a3      	ldr	r3, [r4, #8]
 800981c:	459b      	cmp	fp, r3
 800981e:	db17      	blt.n	8009850 <__gethex+0x3d4>
 8009820:	6861      	ldr	r1, [r4, #4]
 8009822:	9801      	ldr	r0, [sp, #4]
 8009824:	3101      	adds	r1, #1
 8009826:	f7fe f817 	bl	8007858 <_Balloc>
 800982a:	4681      	mov	r9, r0
 800982c:	b918      	cbnz	r0, 8009836 <__gethex+0x3ba>
 800982e:	4b1a      	ldr	r3, [pc, #104]	@ (8009898 <__gethex+0x41c>)
 8009830:	4602      	mov	r2, r0
 8009832:	2184      	movs	r1, #132	@ 0x84
 8009834:	e6c5      	b.n	80095c2 <__gethex+0x146>
 8009836:	6922      	ldr	r2, [r4, #16]
 8009838:	3202      	adds	r2, #2
 800983a:	f104 010c 	add.w	r1, r4, #12
 800983e:	0092      	lsls	r2, r2, #2
 8009840:	300c      	adds	r0, #12
 8009842:	f7fd f89c 	bl	800697e <memcpy>
 8009846:	4621      	mov	r1, r4
 8009848:	9801      	ldr	r0, [sp, #4]
 800984a:	f7fe f845 	bl	80078d8 <_Bfree>
 800984e:	464c      	mov	r4, r9
 8009850:	6923      	ldr	r3, [r4, #16]
 8009852:	1c5a      	adds	r2, r3, #1
 8009854:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009858:	6122      	str	r2, [r4, #16]
 800985a:	2201      	movs	r2, #1
 800985c:	615a      	str	r2, [r3, #20]
 800985e:	e7be      	b.n	80097de <__gethex+0x362>
 8009860:	6922      	ldr	r2, [r4, #16]
 8009862:	455a      	cmp	r2, fp
 8009864:	dd0b      	ble.n	800987e <__gethex+0x402>
 8009866:	2101      	movs	r1, #1
 8009868:	4620      	mov	r0, r4
 800986a:	f7ff fd9f 	bl	80093ac <rshift>
 800986e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009872:	3701      	adds	r7, #1
 8009874:	42bb      	cmp	r3, r7
 8009876:	f6ff aee0 	blt.w	800963a <__gethex+0x1be>
 800987a:	2501      	movs	r5, #1
 800987c:	e7c2      	b.n	8009804 <__gethex+0x388>
 800987e:	f016 061f 	ands.w	r6, r6, #31
 8009882:	d0fa      	beq.n	800987a <__gethex+0x3fe>
 8009884:	4453      	add	r3, sl
 8009886:	f1c6 0620 	rsb	r6, r6, #32
 800988a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800988e:	f7fe f8d5 	bl	8007a3c <__hi0bits>
 8009892:	42b0      	cmp	r0, r6
 8009894:	dbe7      	blt.n	8009866 <__gethex+0x3ea>
 8009896:	e7f0      	b.n	800987a <__gethex+0x3fe>
 8009898:	0800a49d 	.word	0x0800a49d

0800989c <L_shift>:
 800989c:	f1c2 0208 	rsb	r2, r2, #8
 80098a0:	0092      	lsls	r2, r2, #2
 80098a2:	b570      	push	{r4, r5, r6, lr}
 80098a4:	f1c2 0620 	rsb	r6, r2, #32
 80098a8:	6843      	ldr	r3, [r0, #4]
 80098aa:	6804      	ldr	r4, [r0, #0]
 80098ac:	fa03 f506 	lsl.w	r5, r3, r6
 80098b0:	432c      	orrs	r4, r5
 80098b2:	40d3      	lsrs	r3, r2
 80098b4:	6004      	str	r4, [r0, #0]
 80098b6:	f840 3f04 	str.w	r3, [r0, #4]!
 80098ba:	4288      	cmp	r0, r1
 80098bc:	d3f4      	bcc.n	80098a8 <L_shift+0xc>
 80098be:	bd70      	pop	{r4, r5, r6, pc}

080098c0 <__match>:
 80098c0:	b530      	push	{r4, r5, lr}
 80098c2:	6803      	ldr	r3, [r0, #0]
 80098c4:	3301      	adds	r3, #1
 80098c6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80098ca:	b914      	cbnz	r4, 80098d2 <__match+0x12>
 80098cc:	6003      	str	r3, [r0, #0]
 80098ce:	2001      	movs	r0, #1
 80098d0:	bd30      	pop	{r4, r5, pc}
 80098d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80098d6:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 80098da:	2d19      	cmp	r5, #25
 80098dc:	bf98      	it	ls
 80098de:	3220      	addls	r2, #32
 80098e0:	42a2      	cmp	r2, r4
 80098e2:	d0f0      	beq.n	80098c6 <__match+0x6>
 80098e4:	2000      	movs	r0, #0
 80098e6:	e7f3      	b.n	80098d0 <__match+0x10>

080098e8 <__hexnan>:
 80098e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80098ec:	680b      	ldr	r3, [r1, #0]
 80098ee:	6801      	ldr	r1, [r0, #0]
 80098f0:	115e      	asrs	r6, r3, #5
 80098f2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80098f6:	f013 031f 	ands.w	r3, r3, #31
 80098fa:	b087      	sub	sp, #28
 80098fc:	bf18      	it	ne
 80098fe:	3604      	addne	r6, #4
 8009900:	2500      	movs	r5, #0
 8009902:	1f37      	subs	r7, r6, #4
 8009904:	4682      	mov	sl, r0
 8009906:	4690      	mov	r8, r2
 8009908:	9301      	str	r3, [sp, #4]
 800990a:	f846 5c04 	str.w	r5, [r6, #-4]
 800990e:	46b9      	mov	r9, r7
 8009910:	463c      	mov	r4, r7
 8009912:	9502      	str	r5, [sp, #8]
 8009914:	46ab      	mov	fp, r5
 8009916:	784a      	ldrb	r2, [r1, #1]
 8009918:	1c4b      	adds	r3, r1, #1
 800991a:	9303      	str	r3, [sp, #12]
 800991c:	b342      	cbz	r2, 8009970 <__hexnan+0x88>
 800991e:	4610      	mov	r0, r2
 8009920:	9105      	str	r1, [sp, #20]
 8009922:	9204      	str	r2, [sp, #16]
 8009924:	f7ff fd94 	bl	8009450 <__hexdig_fun>
 8009928:	2800      	cmp	r0, #0
 800992a:	d151      	bne.n	80099d0 <__hexnan+0xe8>
 800992c:	9a04      	ldr	r2, [sp, #16]
 800992e:	9905      	ldr	r1, [sp, #20]
 8009930:	2a20      	cmp	r2, #32
 8009932:	d818      	bhi.n	8009966 <__hexnan+0x7e>
 8009934:	9b02      	ldr	r3, [sp, #8]
 8009936:	459b      	cmp	fp, r3
 8009938:	dd13      	ble.n	8009962 <__hexnan+0x7a>
 800993a:	454c      	cmp	r4, r9
 800993c:	d206      	bcs.n	800994c <__hexnan+0x64>
 800993e:	2d07      	cmp	r5, #7
 8009940:	dc04      	bgt.n	800994c <__hexnan+0x64>
 8009942:	462a      	mov	r2, r5
 8009944:	4649      	mov	r1, r9
 8009946:	4620      	mov	r0, r4
 8009948:	f7ff ffa8 	bl	800989c <L_shift>
 800994c:	4544      	cmp	r4, r8
 800994e:	d952      	bls.n	80099f6 <__hexnan+0x10e>
 8009950:	2300      	movs	r3, #0
 8009952:	f1a4 0904 	sub.w	r9, r4, #4
 8009956:	f844 3c04 	str.w	r3, [r4, #-4]
 800995a:	f8cd b008 	str.w	fp, [sp, #8]
 800995e:	464c      	mov	r4, r9
 8009960:	461d      	mov	r5, r3
 8009962:	9903      	ldr	r1, [sp, #12]
 8009964:	e7d7      	b.n	8009916 <__hexnan+0x2e>
 8009966:	2a29      	cmp	r2, #41	@ 0x29
 8009968:	d157      	bne.n	8009a1a <__hexnan+0x132>
 800996a:	3102      	adds	r1, #2
 800996c:	f8ca 1000 	str.w	r1, [sl]
 8009970:	f1bb 0f00 	cmp.w	fp, #0
 8009974:	d051      	beq.n	8009a1a <__hexnan+0x132>
 8009976:	454c      	cmp	r4, r9
 8009978:	d206      	bcs.n	8009988 <__hexnan+0xa0>
 800997a:	2d07      	cmp	r5, #7
 800997c:	dc04      	bgt.n	8009988 <__hexnan+0xa0>
 800997e:	462a      	mov	r2, r5
 8009980:	4649      	mov	r1, r9
 8009982:	4620      	mov	r0, r4
 8009984:	f7ff ff8a 	bl	800989c <L_shift>
 8009988:	4544      	cmp	r4, r8
 800998a:	d936      	bls.n	80099fa <__hexnan+0x112>
 800998c:	f1a8 0204 	sub.w	r2, r8, #4
 8009990:	4623      	mov	r3, r4
 8009992:	f853 1b04 	ldr.w	r1, [r3], #4
 8009996:	f842 1f04 	str.w	r1, [r2, #4]!
 800999a:	429f      	cmp	r7, r3
 800999c:	d2f9      	bcs.n	8009992 <__hexnan+0xaa>
 800999e:	1b3b      	subs	r3, r7, r4
 80099a0:	f023 0303 	bic.w	r3, r3, #3
 80099a4:	3304      	adds	r3, #4
 80099a6:	3401      	adds	r4, #1
 80099a8:	3e03      	subs	r6, #3
 80099aa:	42b4      	cmp	r4, r6
 80099ac:	bf88      	it	hi
 80099ae:	2304      	movhi	r3, #4
 80099b0:	4443      	add	r3, r8
 80099b2:	2200      	movs	r2, #0
 80099b4:	f843 2b04 	str.w	r2, [r3], #4
 80099b8:	429f      	cmp	r7, r3
 80099ba:	d2fb      	bcs.n	80099b4 <__hexnan+0xcc>
 80099bc:	683b      	ldr	r3, [r7, #0]
 80099be:	b91b      	cbnz	r3, 80099c8 <__hexnan+0xe0>
 80099c0:	4547      	cmp	r7, r8
 80099c2:	d128      	bne.n	8009a16 <__hexnan+0x12e>
 80099c4:	2301      	movs	r3, #1
 80099c6:	603b      	str	r3, [r7, #0]
 80099c8:	2005      	movs	r0, #5
 80099ca:	b007      	add	sp, #28
 80099cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80099d0:	3501      	adds	r5, #1
 80099d2:	2d08      	cmp	r5, #8
 80099d4:	f10b 0b01 	add.w	fp, fp, #1
 80099d8:	dd06      	ble.n	80099e8 <__hexnan+0x100>
 80099da:	4544      	cmp	r4, r8
 80099dc:	d9c1      	bls.n	8009962 <__hexnan+0x7a>
 80099de:	2300      	movs	r3, #0
 80099e0:	f844 3c04 	str.w	r3, [r4, #-4]
 80099e4:	2501      	movs	r5, #1
 80099e6:	3c04      	subs	r4, #4
 80099e8:	6822      	ldr	r2, [r4, #0]
 80099ea:	f000 000f 	and.w	r0, r0, #15
 80099ee:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80099f2:	6020      	str	r0, [r4, #0]
 80099f4:	e7b5      	b.n	8009962 <__hexnan+0x7a>
 80099f6:	2508      	movs	r5, #8
 80099f8:	e7b3      	b.n	8009962 <__hexnan+0x7a>
 80099fa:	9b01      	ldr	r3, [sp, #4]
 80099fc:	2b00      	cmp	r3, #0
 80099fe:	d0dd      	beq.n	80099bc <__hexnan+0xd4>
 8009a00:	f1c3 0320 	rsb	r3, r3, #32
 8009a04:	f04f 32ff 	mov.w	r2, #4294967295
 8009a08:	40da      	lsrs	r2, r3
 8009a0a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8009a0e:	4013      	ands	r3, r2
 8009a10:	f846 3c04 	str.w	r3, [r6, #-4]
 8009a14:	e7d2      	b.n	80099bc <__hexnan+0xd4>
 8009a16:	3f04      	subs	r7, #4
 8009a18:	e7d0      	b.n	80099bc <__hexnan+0xd4>
 8009a1a:	2004      	movs	r0, #4
 8009a1c:	e7d5      	b.n	80099ca <__hexnan+0xe2>

08009a1e <__ascii_mbtowc>:
 8009a1e:	b082      	sub	sp, #8
 8009a20:	b901      	cbnz	r1, 8009a24 <__ascii_mbtowc+0x6>
 8009a22:	a901      	add	r1, sp, #4
 8009a24:	b142      	cbz	r2, 8009a38 <__ascii_mbtowc+0x1a>
 8009a26:	b14b      	cbz	r3, 8009a3c <__ascii_mbtowc+0x1e>
 8009a28:	7813      	ldrb	r3, [r2, #0]
 8009a2a:	600b      	str	r3, [r1, #0]
 8009a2c:	7812      	ldrb	r2, [r2, #0]
 8009a2e:	1e10      	subs	r0, r2, #0
 8009a30:	bf18      	it	ne
 8009a32:	2001      	movne	r0, #1
 8009a34:	b002      	add	sp, #8
 8009a36:	4770      	bx	lr
 8009a38:	4610      	mov	r0, r2
 8009a3a:	e7fb      	b.n	8009a34 <__ascii_mbtowc+0x16>
 8009a3c:	f06f 0001 	mvn.w	r0, #1
 8009a40:	e7f8      	b.n	8009a34 <__ascii_mbtowc+0x16>

08009a42 <_realloc_r>:
 8009a42:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009a46:	4607      	mov	r7, r0
 8009a48:	4614      	mov	r4, r2
 8009a4a:	460d      	mov	r5, r1
 8009a4c:	b921      	cbnz	r1, 8009a58 <_realloc_r+0x16>
 8009a4e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009a52:	4611      	mov	r1, r2
 8009a54:	f7fd be74 	b.w	8007740 <_malloc_r>
 8009a58:	b92a      	cbnz	r2, 8009a66 <_realloc_r+0x24>
 8009a5a:	f7fd fdfd 	bl	8007658 <_free_r>
 8009a5e:	4625      	mov	r5, r4
 8009a60:	4628      	mov	r0, r5
 8009a62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009a66:	f000 f840 	bl	8009aea <_malloc_usable_size_r>
 8009a6a:	4284      	cmp	r4, r0
 8009a6c:	4606      	mov	r6, r0
 8009a6e:	d802      	bhi.n	8009a76 <_realloc_r+0x34>
 8009a70:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009a74:	d8f4      	bhi.n	8009a60 <_realloc_r+0x1e>
 8009a76:	4621      	mov	r1, r4
 8009a78:	4638      	mov	r0, r7
 8009a7a:	f7fd fe61 	bl	8007740 <_malloc_r>
 8009a7e:	4680      	mov	r8, r0
 8009a80:	b908      	cbnz	r0, 8009a86 <_realloc_r+0x44>
 8009a82:	4645      	mov	r5, r8
 8009a84:	e7ec      	b.n	8009a60 <_realloc_r+0x1e>
 8009a86:	42b4      	cmp	r4, r6
 8009a88:	4622      	mov	r2, r4
 8009a8a:	4629      	mov	r1, r5
 8009a8c:	bf28      	it	cs
 8009a8e:	4632      	movcs	r2, r6
 8009a90:	f7fc ff75 	bl	800697e <memcpy>
 8009a94:	4629      	mov	r1, r5
 8009a96:	4638      	mov	r0, r7
 8009a98:	f7fd fdde 	bl	8007658 <_free_r>
 8009a9c:	e7f1      	b.n	8009a82 <_realloc_r+0x40>

08009a9e <__ascii_wctomb>:
 8009a9e:	4603      	mov	r3, r0
 8009aa0:	4608      	mov	r0, r1
 8009aa2:	b141      	cbz	r1, 8009ab6 <__ascii_wctomb+0x18>
 8009aa4:	2aff      	cmp	r2, #255	@ 0xff
 8009aa6:	d904      	bls.n	8009ab2 <__ascii_wctomb+0x14>
 8009aa8:	228a      	movs	r2, #138	@ 0x8a
 8009aaa:	601a      	str	r2, [r3, #0]
 8009aac:	f04f 30ff 	mov.w	r0, #4294967295
 8009ab0:	4770      	bx	lr
 8009ab2:	700a      	strb	r2, [r1, #0]
 8009ab4:	2001      	movs	r0, #1
 8009ab6:	4770      	bx	lr

08009ab8 <fiprintf>:
 8009ab8:	b40e      	push	{r1, r2, r3}
 8009aba:	b503      	push	{r0, r1, lr}
 8009abc:	4601      	mov	r1, r0
 8009abe:	ab03      	add	r3, sp, #12
 8009ac0:	4805      	ldr	r0, [pc, #20]	@ (8009ad8 <fiprintf+0x20>)
 8009ac2:	f853 2b04 	ldr.w	r2, [r3], #4
 8009ac6:	6800      	ldr	r0, [r0, #0]
 8009ac8:	9301      	str	r3, [sp, #4]
 8009aca:	f000 f83f 	bl	8009b4c <_vfiprintf_r>
 8009ace:	b002      	add	sp, #8
 8009ad0:	f85d eb04 	ldr.w	lr, [sp], #4
 8009ad4:	b003      	add	sp, #12
 8009ad6:	4770      	bx	lr
 8009ad8:	20000088 	.word	0x20000088

08009adc <abort>:
 8009adc:	b508      	push	{r3, lr}
 8009ade:	2006      	movs	r0, #6
 8009ae0:	f000 fa08 	bl	8009ef4 <raise>
 8009ae4:	2001      	movs	r0, #1
 8009ae6:	f7f9 fc8c 	bl	8003402 <_exit>

08009aea <_malloc_usable_size_r>:
 8009aea:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009aee:	1f18      	subs	r0, r3, #4
 8009af0:	2b00      	cmp	r3, #0
 8009af2:	bfbc      	itt	lt
 8009af4:	580b      	ldrlt	r3, [r1, r0]
 8009af6:	18c0      	addlt	r0, r0, r3
 8009af8:	4770      	bx	lr

08009afa <__sfputc_r>:
 8009afa:	6893      	ldr	r3, [r2, #8]
 8009afc:	3b01      	subs	r3, #1
 8009afe:	2b00      	cmp	r3, #0
 8009b00:	b410      	push	{r4}
 8009b02:	6093      	str	r3, [r2, #8]
 8009b04:	da08      	bge.n	8009b18 <__sfputc_r+0x1e>
 8009b06:	6994      	ldr	r4, [r2, #24]
 8009b08:	42a3      	cmp	r3, r4
 8009b0a:	db01      	blt.n	8009b10 <__sfputc_r+0x16>
 8009b0c:	290a      	cmp	r1, #10
 8009b0e:	d103      	bne.n	8009b18 <__sfputc_r+0x1e>
 8009b10:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009b14:	f000 b932 	b.w	8009d7c <__swbuf_r>
 8009b18:	6813      	ldr	r3, [r2, #0]
 8009b1a:	1c58      	adds	r0, r3, #1
 8009b1c:	6010      	str	r0, [r2, #0]
 8009b1e:	7019      	strb	r1, [r3, #0]
 8009b20:	4608      	mov	r0, r1
 8009b22:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009b26:	4770      	bx	lr

08009b28 <__sfputs_r>:
 8009b28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b2a:	4606      	mov	r6, r0
 8009b2c:	460f      	mov	r7, r1
 8009b2e:	4614      	mov	r4, r2
 8009b30:	18d5      	adds	r5, r2, r3
 8009b32:	42ac      	cmp	r4, r5
 8009b34:	d101      	bne.n	8009b3a <__sfputs_r+0x12>
 8009b36:	2000      	movs	r0, #0
 8009b38:	e007      	b.n	8009b4a <__sfputs_r+0x22>
 8009b3a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009b3e:	463a      	mov	r2, r7
 8009b40:	4630      	mov	r0, r6
 8009b42:	f7ff ffda 	bl	8009afa <__sfputc_r>
 8009b46:	1c43      	adds	r3, r0, #1
 8009b48:	d1f3      	bne.n	8009b32 <__sfputs_r+0xa>
 8009b4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009b4c <_vfiprintf_r>:
 8009b4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b50:	460d      	mov	r5, r1
 8009b52:	b09d      	sub	sp, #116	@ 0x74
 8009b54:	4614      	mov	r4, r2
 8009b56:	4698      	mov	r8, r3
 8009b58:	4606      	mov	r6, r0
 8009b5a:	b118      	cbz	r0, 8009b64 <_vfiprintf_r+0x18>
 8009b5c:	6a03      	ldr	r3, [r0, #32]
 8009b5e:	b90b      	cbnz	r3, 8009b64 <_vfiprintf_r+0x18>
 8009b60:	f7fc fde2 	bl	8006728 <__sinit>
 8009b64:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009b66:	07d9      	lsls	r1, r3, #31
 8009b68:	d405      	bmi.n	8009b76 <_vfiprintf_r+0x2a>
 8009b6a:	89ab      	ldrh	r3, [r5, #12]
 8009b6c:	059a      	lsls	r2, r3, #22
 8009b6e:	d402      	bmi.n	8009b76 <_vfiprintf_r+0x2a>
 8009b70:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009b72:	f7fc ff02 	bl	800697a <__retarget_lock_acquire_recursive>
 8009b76:	89ab      	ldrh	r3, [r5, #12]
 8009b78:	071b      	lsls	r3, r3, #28
 8009b7a:	d501      	bpl.n	8009b80 <_vfiprintf_r+0x34>
 8009b7c:	692b      	ldr	r3, [r5, #16]
 8009b7e:	b99b      	cbnz	r3, 8009ba8 <_vfiprintf_r+0x5c>
 8009b80:	4629      	mov	r1, r5
 8009b82:	4630      	mov	r0, r6
 8009b84:	f000 f938 	bl	8009df8 <__swsetup_r>
 8009b88:	b170      	cbz	r0, 8009ba8 <_vfiprintf_r+0x5c>
 8009b8a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009b8c:	07dc      	lsls	r4, r3, #31
 8009b8e:	d504      	bpl.n	8009b9a <_vfiprintf_r+0x4e>
 8009b90:	f04f 30ff 	mov.w	r0, #4294967295
 8009b94:	b01d      	add	sp, #116	@ 0x74
 8009b96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b9a:	89ab      	ldrh	r3, [r5, #12]
 8009b9c:	0598      	lsls	r0, r3, #22
 8009b9e:	d4f7      	bmi.n	8009b90 <_vfiprintf_r+0x44>
 8009ba0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009ba2:	f7fc feeb 	bl	800697c <__retarget_lock_release_recursive>
 8009ba6:	e7f3      	b.n	8009b90 <_vfiprintf_r+0x44>
 8009ba8:	2300      	movs	r3, #0
 8009baa:	9309      	str	r3, [sp, #36]	@ 0x24
 8009bac:	2320      	movs	r3, #32
 8009bae:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009bb2:	f8cd 800c 	str.w	r8, [sp, #12]
 8009bb6:	2330      	movs	r3, #48	@ 0x30
 8009bb8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009d68 <_vfiprintf_r+0x21c>
 8009bbc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009bc0:	f04f 0901 	mov.w	r9, #1
 8009bc4:	4623      	mov	r3, r4
 8009bc6:	469a      	mov	sl, r3
 8009bc8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009bcc:	b10a      	cbz	r2, 8009bd2 <_vfiprintf_r+0x86>
 8009bce:	2a25      	cmp	r2, #37	@ 0x25
 8009bd0:	d1f9      	bne.n	8009bc6 <_vfiprintf_r+0x7a>
 8009bd2:	ebba 0b04 	subs.w	fp, sl, r4
 8009bd6:	d00b      	beq.n	8009bf0 <_vfiprintf_r+0xa4>
 8009bd8:	465b      	mov	r3, fp
 8009bda:	4622      	mov	r2, r4
 8009bdc:	4629      	mov	r1, r5
 8009bde:	4630      	mov	r0, r6
 8009be0:	f7ff ffa2 	bl	8009b28 <__sfputs_r>
 8009be4:	3001      	adds	r0, #1
 8009be6:	f000 80a7 	beq.w	8009d38 <_vfiprintf_r+0x1ec>
 8009bea:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009bec:	445a      	add	r2, fp
 8009bee:	9209      	str	r2, [sp, #36]	@ 0x24
 8009bf0:	f89a 3000 	ldrb.w	r3, [sl]
 8009bf4:	2b00      	cmp	r3, #0
 8009bf6:	f000 809f 	beq.w	8009d38 <_vfiprintf_r+0x1ec>
 8009bfa:	2300      	movs	r3, #0
 8009bfc:	f04f 32ff 	mov.w	r2, #4294967295
 8009c00:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009c04:	f10a 0a01 	add.w	sl, sl, #1
 8009c08:	9304      	str	r3, [sp, #16]
 8009c0a:	9307      	str	r3, [sp, #28]
 8009c0c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009c10:	931a      	str	r3, [sp, #104]	@ 0x68
 8009c12:	4654      	mov	r4, sl
 8009c14:	2205      	movs	r2, #5
 8009c16:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009c1a:	4853      	ldr	r0, [pc, #332]	@ (8009d68 <_vfiprintf_r+0x21c>)
 8009c1c:	f7f6 faf8 	bl	8000210 <memchr>
 8009c20:	9a04      	ldr	r2, [sp, #16]
 8009c22:	b9d8      	cbnz	r0, 8009c5c <_vfiprintf_r+0x110>
 8009c24:	06d1      	lsls	r1, r2, #27
 8009c26:	bf44      	itt	mi
 8009c28:	2320      	movmi	r3, #32
 8009c2a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009c2e:	0713      	lsls	r3, r2, #28
 8009c30:	bf44      	itt	mi
 8009c32:	232b      	movmi	r3, #43	@ 0x2b
 8009c34:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009c38:	f89a 3000 	ldrb.w	r3, [sl]
 8009c3c:	2b2a      	cmp	r3, #42	@ 0x2a
 8009c3e:	d015      	beq.n	8009c6c <_vfiprintf_r+0x120>
 8009c40:	9a07      	ldr	r2, [sp, #28]
 8009c42:	4654      	mov	r4, sl
 8009c44:	2000      	movs	r0, #0
 8009c46:	f04f 0c0a 	mov.w	ip, #10
 8009c4a:	4621      	mov	r1, r4
 8009c4c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009c50:	3b30      	subs	r3, #48	@ 0x30
 8009c52:	2b09      	cmp	r3, #9
 8009c54:	d94b      	bls.n	8009cee <_vfiprintf_r+0x1a2>
 8009c56:	b1b0      	cbz	r0, 8009c86 <_vfiprintf_r+0x13a>
 8009c58:	9207      	str	r2, [sp, #28]
 8009c5a:	e014      	b.n	8009c86 <_vfiprintf_r+0x13a>
 8009c5c:	eba0 0308 	sub.w	r3, r0, r8
 8009c60:	fa09 f303 	lsl.w	r3, r9, r3
 8009c64:	4313      	orrs	r3, r2
 8009c66:	9304      	str	r3, [sp, #16]
 8009c68:	46a2      	mov	sl, r4
 8009c6a:	e7d2      	b.n	8009c12 <_vfiprintf_r+0xc6>
 8009c6c:	9b03      	ldr	r3, [sp, #12]
 8009c6e:	1d19      	adds	r1, r3, #4
 8009c70:	681b      	ldr	r3, [r3, #0]
 8009c72:	9103      	str	r1, [sp, #12]
 8009c74:	2b00      	cmp	r3, #0
 8009c76:	bfbb      	ittet	lt
 8009c78:	425b      	neglt	r3, r3
 8009c7a:	f042 0202 	orrlt.w	r2, r2, #2
 8009c7e:	9307      	strge	r3, [sp, #28]
 8009c80:	9307      	strlt	r3, [sp, #28]
 8009c82:	bfb8      	it	lt
 8009c84:	9204      	strlt	r2, [sp, #16]
 8009c86:	7823      	ldrb	r3, [r4, #0]
 8009c88:	2b2e      	cmp	r3, #46	@ 0x2e
 8009c8a:	d10a      	bne.n	8009ca2 <_vfiprintf_r+0x156>
 8009c8c:	7863      	ldrb	r3, [r4, #1]
 8009c8e:	2b2a      	cmp	r3, #42	@ 0x2a
 8009c90:	d132      	bne.n	8009cf8 <_vfiprintf_r+0x1ac>
 8009c92:	9b03      	ldr	r3, [sp, #12]
 8009c94:	1d1a      	adds	r2, r3, #4
 8009c96:	681b      	ldr	r3, [r3, #0]
 8009c98:	9203      	str	r2, [sp, #12]
 8009c9a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009c9e:	3402      	adds	r4, #2
 8009ca0:	9305      	str	r3, [sp, #20]
 8009ca2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009d78 <_vfiprintf_r+0x22c>
 8009ca6:	7821      	ldrb	r1, [r4, #0]
 8009ca8:	2203      	movs	r2, #3
 8009caa:	4650      	mov	r0, sl
 8009cac:	f7f6 fab0 	bl	8000210 <memchr>
 8009cb0:	b138      	cbz	r0, 8009cc2 <_vfiprintf_r+0x176>
 8009cb2:	9b04      	ldr	r3, [sp, #16]
 8009cb4:	eba0 000a 	sub.w	r0, r0, sl
 8009cb8:	2240      	movs	r2, #64	@ 0x40
 8009cba:	4082      	lsls	r2, r0
 8009cbc:	4313      	orrs	r3, r2
 8009cbe:	3401      	adds	r4, #1
 8009cc0:	9304      	str	r3, [sp, #16]
 8009cc2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009cc6:	4829      	ldr	r0, [pc, #164]	@ (8009d6c <_vfiprintf_r+0x220>)
 8009cc8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009ccc:	2206      	movs	r2, #6
 8009cce:	f7f6 fa9f 	bl	8000210 <memchr>
 8009cd2:	2800      	cmp	r0, #0
 8009cd4:	d03f      	beq.n	8009d56 <_vfiprintf_r+0x20a>
 8009cd6:	4b26      	ldr	r3, [pc, #152]	@ (8009d70 <_vfiprintf_r+0x224>)
 8009cd8:	bb1b      	cbnz	r3, 8009d22 <_vfiprintf_r+0x1d6>
 8009cda:	9b03      	ldr	r3, [sp, #12]
 8009cdc:	3307      	adds	r3, #7
 8009cde:	f023 0307 	bic.w	r3, r3, #7
 8009ce2:	3308      	adds	r3, #8
 8009ce4:	9303      	str	r3, [sp, #12]
 8009ce6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009ce8:	443b      	add	r3, r7
 8009cea:	9309      	str	r3, [sp, #36]	@ 0x24
 8009cec:	e76a      	b.n	8009bc4 <_vfiprintf_r+0x78>
 8009cee:	fb0c 3202 	mla	r2, ip, r2, r3
 8009cf2:	460c      	mov	r4, r1
 8009cf4:	2001      	movs	r0, #1
 8009cf6:	e7a8      	b.n	8009c4a <_vfiprintf_r+0xfe>
 8009cf8:	2300      	movs	r3, #0
 8009cfa:	3401      	adds	r4, #1
 8009cfc:	9305      	str	r3, [sp, #20]
 8009cfe:	4619      	mov	r1, r3
 8009d00:	f04f 0c0a 	mov.w	ip, #10
 8009d04:	4620      	mov	r0, r4
 8009d06:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009d0a:	3a30      	subs	r2, #48	@ 0x30
 8009d0c:	2a09      	cmp	r2, #9
 8009d0e:	d903      	bls.n	8009d18 <_vfiprintf_r+0x1cc>
 8009d10:	2b00      	cmp	r3, #0
 8009d12:	d0c6      	beq.n	8009ca2 <_vfiprintf_r+0x156>
 8009d14:	9105      	str	r1, [sp, #20]
 8009d16:	e7c4      	b.n	8009ca2 <_vfiprintf_r+0x156>
 8009d18:	fb0c 2101 	mla	r1, ip, r1, r2
 8009d1c:	4604      	mov	r4, r0
 8009d1e:	2301      	movs	r3, #1
 8009d20:	e7f0      	b.n	8009d04 <_vfiprintf_r+0x1b8>
 8009d22:	ab03      	add	r3, sp, #12
 8009d24:	9300      	str	r3, [sp, #0]
 8009d26:	462a      	mov	r2, r5
 8009d28:	4b12      	ldr	r3, [pc, #72]	@ (8009d74 <_vfiprintf_r+0x228>)
 8009d2a:	a904      	add	r1, sp, #16
 8009d2c:	4630      	mov	r0, r6
 8009d2e:	f7fb feab 	bl	8005a88 <_printf_float>
 8009d32:	4607      	mov	r7, r0
 8009d34:	1c78      	adds	r0, r7, #1
 8009d36:	d1d6      	bne.n	8009ce6 <_vfiprintf_r+0x19a>
 8009d38:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009d3a:	07d9      	lsls	r1, r3, #31
 8009d3c:	d405      	bmi.n	8009d4a <_vfiprintf_r+0x1fe>
 8009d3e:	89ab      	ldrh	r3, [r5, #12]
 8009d40:	059a      	lsls	r2, r3, #22
 8009d42:	d402      	bmi.n	8009d4a <_vfiprintf_r+0x1fe>
 8009d44:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009d46:	f7fc fe19 	bl	800697c <__retarget_lock_release_recursive>
 8009d4a:	89ab      	ldrh	r3, [r5, #12]
 8009d4c:	065b      	lsls	r3, r3, #25
 8009d4e:	f53f af1f 	bmi.w	8009b90 <_vfiprintf_r+0x44>
 8009d52:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009d54:	e71e      	b.n	8009b94 <_vfiprintf_r+0x48>
 8009d56:	ab03      	add	r3, sp, #12
 8009d58:	9300      	str	r3, [sp, #0]
 8009d5a:	462a      	mov	r2, r5
 8009d5c:	4b05      	ldr	r3, [pc, #20]	@ (8009d74 <_vfiprintf_r+0x228>)
 8009d5e:	a904      	add	r1, sp, #16
 8009d60:	4630      	mov	r0, r6
 8009d62:	f7fc f929 	bl	8005fb8 <_printf_i>
 8009d66:	e7e4      	b.n	8009d32 <_vfiprintf_r+0x1e6>
 8009d68:	0800a509 	.word	0x0800a509
 8009d6c:	0800a513 	.word	0x0800a513
 8009d70:	08005a89 	.word	0x08005a89
 8009d74:	08009b29 	.word	0x08009b29
 8009d78:	0800a50f 	.word	0x0800a50f

08009d7c <__swbuf_r>:
 8009d7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d7e:	460e      	mov	r6, r1
 8009d80:	4614      	mov	r4, r2
 8009d82:	4605      	mov	r5, r0
 8009d84:	b118      	cbz	r0, 8009d8e <__swbuf_r+0x12>
 8009d86:	6a03      	ldr	r3, [r0, #32]
 8009d88:	b90b      	cbnz	r3, 8009d8e <__swbuf_r+0x12>
 8009d8a:	f7fc fccd 	bl	8006728 <__sinit>
 8009d8e:	69a3      	ldr	r3, [r4, #24]
 8009d90:	60a3      	str	r3, [r4, #8]
 8009d92:	89a3      	ldrh	r3, [r4, #12]
 8009d94:	071a      	lsls	r2, r3, #28
 8009d96:	d501      	bpl.n	8009d9c <__swbuf_r+0x20>
 8009d98:	6923      	ldr	r3, [r4, #16]
 8009d9a:	b943      	cbnz	r3, 8009dae <__swbuf_r+0x32>
 8009d9c:	4621      	mov	r1, r4
 8009d9e:	4628      	mov	r0, r5
 8009da0:	f000 f82a 	bl	8009df8 <__swsetup_r>
 8009da4:	b118      	cbz	r0, 8009dae <__swbuf_r+0x32>
 8009da6:	f04f 37ff 	mov.w	r7, #4294967295
 8009daa:	4638      	mov	r0, r7
 8009dac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009dae:	6823      	ldr	r3, [r4, #0]
 8009db0:	6922      	ldr	r2, [r4, #16]
 8009db2:	1a98      	subs	r0, r3, r2
 8009db4:	6963      	ldr	r3, [r4, #20]
 8009db6:	b2f6      	uxtb	r6, r6
 8009db8:	4283      	cmp	r3, r0
 8009dba:	4637      	mov	r7, r6
 8009dbc:	dc05      	bgt.n	8009dca <__swbuf_r+0x4e>
 8009dbe:	4621      	mov	r1, r4
 8009dc0:	4628      	mov	r0, r5
 8009dc2:	f7ff fa53 	bl	800926c <_fflush_r>
 8009dc6:	2800      	cmp	r0, #0
 8009dc8:	d1ed      	bne.n	8009da6 <__swbuf_r+0x2a>
 8009dca:	68a3      	ldr	r3, [r4, #8]
 8009dcc:	3b01      	subs	r3, #1
 8009dce:	60a3      	str	r3, [r4, #8]
 8009dd0:	6823      	ldr	r3, [r4, #0]
 8009dd2:	1c5a      	adds	r2, r3, #1
 8009dd4:	6022      	str	r2, [r4, #0]
 8009dd6:	701e      	strb	r6, [r3, #0]
 8009dd8:	6962      	ldr	r2, [r4, #20]
 8009dda:	1c43      	adds	r3, r0, #1
 8009ddc:	429a      	cmp	r2, r3
 8009dde:	d004      	beq.n	8009dea <__swbuf_r+0x6e>
 8009de0:	89a3      	ldrh	r3, [r4, #12]
 8009de2:	07db      	lsls	r3, r3, #31
 8009de4:	d5e1      	bpl.n	8009daa <__swbuf_r+0x2e>
 8009de6:	2e0a      	cmp	r6, #10
 8009de8:	d1df      	bne.n	8009daa <__swbuf_r+0x2e>
 8009dea:	4621      	mov	r1, r4
 8009dec:	4628      	mov	r0, r5
 8009dee:	f7ff fa3d 	bl	800926c <_fflush_r>
 8009df2:	2800      	cmp	r0, #0
 8009df4:	d0d9      	beq.n	8009daa <__swbuf_r+0x2e>
 8009df6:	e7d6      	b.n	8009da6 <__swbuf_r+0x2a>

08009df8 <__swsetup_r>:
 8009df8:	b538      	push	{r3, r4, r5, lr}
 8009dfa:	4b29      	ldr	r3, [pc, #164]	@ (8009ea0 <__swsetup_r+0xa8>)
 8009dfc:	4605      	mov	r5, r0
 8009dfe:	6818      	ldr	r0, [r3, #0]
 8009e00:	460c      	mov	r4, r1
 8009e02:	b118      	cbz	r0, 8009e0c <__swsetup_r+0x14>
 8009e04:	6a03      	ldr	r3, [r0, #32]
 8009e06:	b90b      	cbnz	r3, 8009e0c <__swsetup_r+0x14>
 8009e08:	f7fc fc8e 	bl	8006728 <__sinit>
 8009e0c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009e10:	0719      	lsls	r1, r3, #28
 8009e12:	d422      	bmi.n	8009e5a <__swsetup_r+0x62>
 8009e14:	06da      	lsls	r2, r3, #27
 8009e16:	d407      	bmi.n	8009e28 <__swsetup_r+0x30>
 8009e18:	2209      	movs	r2, #9
 8009e1a:	602a      	str	r2, [r5, #0]
 8009e1c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009e20:	81a3      	strh	r3, [r4, #12]
 8009e22:	f04f 30ff 	mov.w	r0, #4294967295
 8009e26:	e033      	b.n	8009e90 <__swsetup_r+0x98>
 8009e28:	0758      	lsls	r0, r3, #29
 8009e2a:	d512      	bpl.n	8009e52 <__swsetup_r+0x5a>
 8009e2c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009e2e:	b141      	cbz	r1, 8009e42 <__swsetup_r+0x4a>
 8009e30:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009e34:	4299      	cmp	r1, r3
 8009e36:	d002      	beq.n	8009e3e <__swsetup_r+0x46>
 8009e38:	4628      	mov	r0, r5
 8009e3a:	f7fd fc0d 	bl	8007658 <_free_r>
 8009e3e:	2300      	movs	r3, #0
 8009e40:	6363      	str	r3, [r4, #52]	@ 0x34
 8009e42:	89a3      	ldrh	r3, [r4, #12]
 8009e44:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009e48:	81a3      	strh	r3, [r4, #12]
 8009e4a:	2300      	movs	r3, #0
 8009e4c:	6063      	str	r3, [r4, #4]
 8009e4e:	6923      	ldr	r3, [r4, #16]
 8009e50:	6023      	str	r3, [r4, #0]
 8009e52:	89a3      	ldrh	r3, [r4, #12]
 8009e54:	f043 0308 	orr.w	r3, r3, #8
 8009e58:	81a3      	strh	r3, [r4, #12]
 8009e5a:	6923      	ldr	r3, [r4, #16]
 8009e5c:	b94b      	cbnz	r3, 8009e72 <__swsetup_r+0x7a>
 8009e5e:	89a3      	ldrh	r3, [r4, #12]
 8009e60:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009e64:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009e68:	d003      	beq.n	8009e72 <__swsetup_r+0x7a>
 8009e6a:	4621      	mov	r1, r4
 8009e6c:	4628      	mov	r0, r5
 8009e6e:	f000 f883 	bl	8009f78 <__smakebuf_r>
 8009e72:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009e76:	f013 0201 	ands.w	r2, r3, #1
 8009e7a:	d00a      	beq.n	8009e92 <__swsetup_r+0x9a>
 8009e7c:	2200      	movs	r2, #0
 8009e7e:	60a2      	str	r2, [r4, #8]
 8009e80:	6962      	ldr	r2, [r4, #20]
 8009e82:	4252      	negs	r2, r2
 8009e84:	61a2      	str	r2, [r4, #24]
 8009e86:	6922      	ldr	r2, [r4, #16]
 8009e88:	b942      	cbnz	r2, 8009e9c <__swsetup_r+0xa4>
 8009e8a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009e8e:	d1c5      	bne.n	8009e1c <__swsetup_r+0x24>
 8009e90:	bd38      	pop	{r3, r4, r5, pc}
 8009e92:	0799      	lsls	r1, r3, #30
 8009e94:	bf58      	it	pl
 8009e96:	6962      	ldrpl	r2, [r4, #20]
 8009e98:	60a2      	str	r2, [r4, #8]
 8009e9a:	e7f4      	b.n	8009e86 <__swsetup_r+0x8e>
 8009e9c:	2000      	movs	r0, #0
 8009e9e:	e7f7      	b.n	8009e90 <__swsetup_r+0x98>
 8009ea0:	20000088 	.word	0x20000088

08009ea4 <_raise_r>:
 8009ea4:	291f      	cmp	r1, #31
 8009ea6:	b538      	push	{r3, r4, r5, lr}
 8009ea8:	4605      	mov	r5, r0
 8009eaa:	460c      	mov	r4, r1
 8009eac:	d904      	bls.n	8009eb8 <_raise_r+0x14>
 8009eae:	2316      	movs	r3, #22
 8009eb0:	6003      	str	r3, [r0, #0]
 8009eb2:	f04f 30ff 	mov.w	r0, #4294967295
 8009eb6:	bd38      	pop	{r3, r4, r5, pc}
 8009eb8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009eba:	b112      	cbz	r2, 8009ec2 <_raise_r+0x1e>
 8009ebc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009ec0:	b94b      	cbnz	r3, 8009ed6 <_raise_r+0x32>
 8009ec2:	4628      	mov	r0, r5
 8009ec4:	f000 f830 	bl	8009f28 <_getpid_r>
 8009ec8:	4622      	mov	r2, r4
 8009eca:	4601      	mov	r1, r0
 8009ecc:	4628      	mov	r0, r5
 8009ece:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009ed2:	f000 b817 	b.w	8009f04 <_kill_r>
 8009ed6:	2b01      	cmp	r3, #1
 8009ed8:	d00a      	beq.n	8009ef0 <_raise_r+0x4c>
 8009eda:	1c59      	adds	r1, r3, #1
 8009edc:	d103      	bne.n	8009ee6 <_raise_r+0x42>
 8009ede:	2316      	movs	r3, #22
 8009ee0:	6003      	str	r3, [r0, #0]
 8009ee2:	2001      	movs	r0, #1
 8009ee4:	e7e7      	b.n	8009eb6 <_raise_r+0x12>
 8009ee6:	2100      	movs	r1, #0
 8009ee8:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009eec:	4620      	mov	r0, r4
 8009eee:	4798      	blx	r3
 8009ef0:	2000      	movs	r0, #0
 8009ef2:	e7e0      	b.n	8009eb6 <_raise_r+0x12>

08009ef4 <raise>:
 8009ef4:	4b02      	ldr	r3, [pc, #8]	@ (8009f00 <raise+0xc>)
 8009ef6:	4601      	mov	r1, r0
 8009ef8:	6818      	ldr	r0, [r3, #0]
 8009efa:	f7ff bfd3 	b.w	8009ea4 <_raise_r>
 8009efe:	bf00      	nop
 8009f00:	20000088 	.word	0x20000088

08009f04 <_kill_r>:
 8009f04:	b538      	push	{r3, r4, r5, lr}
 8009f06:	4d07      	ldr	r5, [pc, #28]	@ (8009f24 <_kill_r+0x20>)
 8009f08:	2300      	movs	r3, #0
 8009f0a:	4604      	mov	r4, r0
 8009f0c:	4608      	mov	r0, r1
 8009f0e:	4611      	mov	r1, r2
 8009f10:	602b      	str	r3, [r5, #0]
 8009f12:	f7f9 fa66 	bl	80033e2 <_kill>
 8009f16:	1c43      	adds	r3, r0, #1
 8009f18:	d102      	bne.n	8009f20 <_kill_r+0x1c>
 8009f1a:	682b      	ldr	r3, [r5, #0]
 8009f1c:	b103      	cbz	r3, 8009f20 <_kill_r+0x1c>
 8009f1e:	6023      	str	r3, [r4, #0]
 8009f20:	bd38      	pop	{r3, r4, r5, pc}
 8009f22:	bf00      	nop
 8009f24:	20000500 	.word	0x20000500

08009f28 <_getpid_r>:
 8009f28:	f7f9 ba53 	b.w	80033d2 <_getpid>

08009f2c <__swhatbuf_r>:
 8009f2c:	b570      	push	{r4, r5, r6, lr}
 8009f2e:	460c      	mov	r4, r1
 8009f30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009f34:	2900      	cmp	r1, #0
 8009f36:	b096      	sub	sp, #88	@ 0x58
 8009f38:	4615      	mov	r5, r2
 8009f3a:	461e      	mov	r6, r3
 8009f3c:	da0d      	bge.n	8009f5a <__swhatbuf_r+0x2e>
 8009f3e:	89a3      	ldrh	r3, [r4, #12]
 8009f40:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009f44:	f04f 0100 	mov.w	r1, #0
 8009f48:	bf14      	ite	ne
 8009f4a:	2340      	movne	r3, #64	@ 0x40
 8009f4c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009f50:	2000      	movs	r0, #0
 8009f52:	6031      	str	r1, [r6, #0]
 8009f54:	602b      	str	r3, [r5, #0]
 8009f56:	b016      	add	sp, #88	@ 0x58
 8009f58:	bd70      	pop	{r4, r5, r6, pc}
 8009f5a:	466a      	mov	r2, sp
 8009f5c:	f000 f848 	bl	8009ff0 <_fstat_r>
 8009f60:	2800      	cmp	r0, #0
 8009f62:	dbec      	blt.n	8009f3e <__swhatbuf_r+0x12>
 8009f64:	9901      	ldr	r1, [sp, #4]
 8009f66:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009f6a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009f6e:	4259      	negs	r1, r3
 8009f70:	4159      	adcs	r1, r3
 8009f72:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009f76:	e7eb      	b.n	8009f50 <__swhatbuf_r+0x24>

08009f78 <__smakebuf_r>:
 8009f78:	898b      	ldrh	r3, [r1, #12]
 8009f7a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009f7c:	079d      	lsls	r5, r3, #30
 8009f7e:	4606      	mov	r6, r0
 8009f80:	460c      	mov	r4, r1
 8009f82:	d507      	bpl.n	8009f94 <__smakebuf_r+0x1c>
 8009f84:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009f88:	6023      	str	r3, [r4, #0]
 8009f8a:	6123      	str	r3, [r4, #16]
 8009f8c:	2301      	movs	r3, #1
 8009f8e:	6163      	str	r3, [r4, #20]
 8009f90:	b003      	add	sp, #12
 8009f92:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009f94:	ab01      	add	r3, sp, #4
 8009f96:	466a      	mov	r2, sp
 8009f98:	f7ff ffc8 	bl	8009f2c <__swhatbuf_r>
 8009f9c:	9f00      	ldr	r7, [sp, #0]
 8009f9e:	4605      	mov	r5, r0
 8009fa0:	4639      	mov	r1, r7
 8009fa2:	4630      	mov	r0, r6
 8009fa4:	f7fd fbcc 	bl	8007740 <_malloc_r>
 8009fa8:	b948      	cbnz	r0, 8009fbe <__smakebuf_r+0x46>
 8009faa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009fae:	059a      	lsls	r2, r3, #22
 8009fb0:	d4ee      	bmi.n	8009f90 <__smakebuf_r+0x18>
 8009fb2:	f023 0303 	bic.w	r3, r3, #3
 8009fb6:	f043 0302 	orr.w	r3, r3, #2
 8009fba:	81a3      	strh	r3, [r4, #12]
 8009fbc:	e7e2      	b.n	8009f84 <__smakebuf_r+0xc>
 8009fbe:	89a3      	ldrh	r3, [r4, #12]
 8009fc0:	6020      	str	r0, [r4, #0]
 8009fc2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009fc6:	81a3      	strh	r3, [r4, #12]
 8009fc8:	9b01      	ldr	r3, [sp, #4]
 8009fca:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009fce:	b15b      	cbz	r3, 8009fe8 <__smakebuf_r+0x70>
 8009fd0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009fd4:	4630      	mov	r0, r6
 8009fd6:	f000 f81d 	bl	800a014 <_isatty_r>
 8009fda:	b128      	cbz	r0, 8009fe8 <__smakebuf_r+0x70>
 8009fdc:	89a3      	ldrh	r3, [r4, #12]
 8009fde:	f023 0303 	bic.w	r3, r3, #3
 8009fe2:	f043 0301 	orr.w	r3, r3, #1
 8009fe6:	81a3      	strh	r3, [r4, #12]
 8009fe8:	89a3      	ldrh	r3, [r4, #12]
 8009fea:	431d      	orrs	r5, r3
 8009fec:	81a5      	strh	r5, [r4, #12]
 8009fee:	e7cf      	b.n	8009f90 <__smakebuf_r+0x18>

08009ff0 <_fstat_r>:
 8009ff0:	b538      	push	{r3, r4, r5, lr}
 8009ff2:	4d07      	ldr	r5, [pc, #28]	@ (800a010 <_fstat_r+0x20>)
 8009ff4:	2300      	movs	r3, #0
 8009ff6:	4604      	mov	r4, r0
 8009ff8:	4608      	mov	r0, r1
 8009ffa:	4611      	mov	r1, r2
 8009ffc:	602b      	str	r3, [r5, #0]
 8009ffe:	f7f9 fa50 	bl	80034a2 <_fstat>
 800a002:	1c43      	adds	r3, r0, #1
 800a004:	d102      	bne.n	800a00c <_fstat_r+0x1c>
 800a006:	682b      	ldr	r3, [r5, #0]
 800a008:	b103      	cbz	r3, 800a00c <_fstat_r+0x1c>
 800a00a:	6023      	str	r3, [r4, #0]
 800a00c:	bd38      	pop	{r3, r4, r5, pc}
 800a00e:	bf00      	nop
 800a010:	20000500 	.word	0x20000500

0800a014 <_isatty_r>:
 800a014:	b538      	push	{r3, r4, r5, lr}
 800a016:	4d06      	ldr	r5, [pc, #24]	@ (800a030 <_isatty_r+0x1c>)
 800a018:	2300      	movs	r3, #0
 800a01a:	4604      	mov	r4, r0
 800a01c:	4608      	mov	r0, r1
 800a01e:	602b      	str	r3, [r5, #0]
 800a020:	f7f9 fa4f 	bl	80034c2 <_isatty>
 800a024:	1c43      	adds	r3, r0, #1
 800a026:	d102      	bne.n	800a02e <_isatty_r+0x1a>
 800a028:	682b      	ldr	r3, [r5, #0]
 800a02a:	b103      	cbz	r3, 800a02e <_isatty_r+0x1a>
 800a02c:	6023      	str	r3, [r4, #0]
 800a02e:	bd38      	pop	{r3, r4, r5, pc}
 800a030:	20000500 	.word	0x20000500

0800a034 <_init>:
 800a034:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a036:	bf00      	nop
 800a038:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a03a:	bc08      	pop	{r3}
 800a03c:	469e      	mov	lr, r3
 800a03e:	4770      	bx	lr

0800a040 <_fini>:
 800a040:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a042:	bf00      	nop
 800a044:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a046:	bc08      	pop	{r3}
 800a048:	469e      	mov	lr, r3
 800a04a:	4770      	bx	lr
