

================================================================
== Vitis HLS Report for 'solve_3_Pipeline_VITIS_LOOP_76_1'
================================================================
* Date:           Tue Apr  4 19:45:28 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  60.00 ns|  1.042 ns|    16.20 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        5|        5|  0.300 us|  0.300 us|    5|    5|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_76_1  |        3|        3|         1|          1|          1|     3|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      17|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      36|    -|
|Register             |        -|     -|        4|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|        4|      53|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln76_fu_64_p2   |         +|   0|  0|   9|           2|           1|
    |icmp_ln76_fu_58_p2  |      icmp|   0|  0|   8|           2|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  17|           4|           3|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_done_int           |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_3  |   9|          2|    2|          4|
    |ipiv_we0              |   9|          2|    4|          8|
    |j_fu_34               |   9|          2|    2|          4|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  36|          8|    9|         18|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |j_fu_34      |  2|   0|    2|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  4|   0|    4|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+-----------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+---------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  solve<3>_Pipeline_VITIS_LOOP_76_1|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  solve<3>_Pipeline_VITIS_LOOP_76_1|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  solve<3>_Pipeline_VITIS_LOOP_76_1|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  solve<3>_Pipeline_VITIS_LOOP_76_1|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  solve<3>_Pipeline_VITIS_LOOP_76_1|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  solve<3>_Pipeline_VITIS_LOOP_76_1|  return value|
|ipiv_address0  |  out|    2|   ap_memory|                               ipiv|         array|
|ipiv_ce0       |  out|    1|   ap_memory|                               ipiv|         array|
|ipiv_we0       |  out|    4|   ap_memory|                               ipiv|         array|
|ipiv_d0        |  out|   32|   ap_memory|                               ipiv|         array|
+---------------+-----+-----+------------+-----------------------------------+--------------+

