Timing Analyzer report for embedsystems
Mon May 27 21:03:33 2024
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clockdiv:clocker|ctval[0]'
 13. Slow 1200mV 85C Model Setup: 'clock_in'
 14. Slow 1200mV 85C Model Hold: 'clock_in'
 15. Slow 1200mV 85C Model Hold: 'clockdiv:clocker|ctval[0]'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'clockdiv:clocker|ctval[0]'
 24. Slow 1200mV 0C Model Setup: 'clock_in'
 25. Slow 1200mV 0C Model Hold: 'clock_in'
 26. Slow 1200mV 0C Model Hold: 'clockdiv:clocker|ctval[0]'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'clockdiv:clocker|ctval[0]'
 34. Fast 1200mV 0C Model Setup: 'clock_in'
 35. Fast 1200mV 0C Model Hold: 'clockdiv:clocker|ctval[0]'
 36. Fast 1200mV 0C Model Hold: 'clock_in'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                        ;
+-----------------------+--------------------------------------------------------+
; Quartus Prime Version ; Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                 ;
; Revision Name         ; embedsystems                                           ;
; Device Family         ; Cyclone IV E                                           ;
; Device Name           ; EP4CE22F17C6                                           ;
; Timing Models         ; Final                                                  ;
; Delay Model           ; Combined                                               ;
; Rise/Fall Delays      ; Enabled                                                ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.21        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   8.3%      ;
;     Processor 3            ;   7.3%      ;
;     Processor 4            ;   5.8%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                               ;
+---------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------+
; Clock Name                ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                       ;
+---------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------+
; clock_in                  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_in }                  ;
; clockdiv:clocker|ctval[0] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clockdiv:clocker|ctval[0] } ;
+---------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------+


+-----------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                              ;
+------------+-----------------+---------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                ; Note ;
+------------+-----------------+---------------------------+------+
; 106.95 MHz ; 106.95 MHz      ; clockdiv:clocker|ctval[0] ;      ;
+------------+-----------------+---------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                ;
+---------------------------+--------+---------------+
; Clock                     ; Slack  ; End Point TNS ;
+---------------------------+--------+---------------+
; clockdiv:clocker|ctval[0] ; -5.528 ; -181.820      ;
; clock_in                  ; -0.359 ; -0.359        ;
+---------------------------+--------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                ;
+---------------------------+-------+---------------+
; Clock                     ; Slack ; End Point TNS ;
+---------------------------+-------+---------------+
; clock_in                  ; 0.265 ; 0.000         ;
; clockdiv:clocker|ctval[0] ; 0.312 ; 0.000         ;
+---------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+----------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary  ;
+---------------------------+--------+---------------+
; Clock                     ; Slack  ; End Point TNS ;
+---------------------------+--------+---------------+
; clock_in                  ; -3.000 ; -4.000        ;
; clockdiv:clocker|ctval[0] ; -2.174 ; -51.522       ;
+---------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clockdiv:clocker|ctval[0]'                                                                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                                                                                                                    ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; -5.528 ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg ; reg:instruction_register|regval[4]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -2.164     ; 4.359      ;
; -5.113 ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg ; reg:instruction_register|regval[7]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -1.912     ; 4.196      ;
; -5.059 ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg ; reg:instruction_register|regval[6]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -1.912     ; 4.142      ;
; -4.916 ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg ; pc:program_counter|pc_val[0]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.586     ; 5.325      ;
; -4.842 ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg ; reg:b_register|regval[2]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.581     ; 5.256      ;
; -4.834 ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg ; outreg:output_register|regval[2]                                                                                           ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.581     ; 5.248      ;
; -4.808 ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg ; reg:instruction_register|regval[5]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -1.912     ; 3.891      ;
; -4.735 ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg ; reg:b_register|regval[0]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.581     ; 5.149      ;
; -4.730 ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg ; reg:a_register|regval[2]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.584     ; 5.141      ;
; -4.725 ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg ; outreg:output_register|regval[0]                                                                                           ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.581     ; 5.139      ;
; -4.713 ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg ; reg:a_register|regval[0]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.582     ; 5.126      ;
; -4.705 ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg ; reg:instruction_register|regval[0]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.585     ; 5.115      ;
; -4.634 ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg ; reg:a_register|regval[3]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.582     ; 5.047      ;
; -4.565 ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg ; reg:a_register|regval[4]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.582     ; 4.978      ;
; -4.541 ; reg:instruction_register|regval[7]                                                                                   ; reg:instruction_register|regval[4]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.320     ; 5.216      ;
; -4.540 ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg ; pc:program_counter|pc_val[3]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.586     ; 4.949      ;
; -4.524 ; reg:instruction_register|regval[7]                                                                                   ; reg:instruction_register|regval[5]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.043     ; 5.476      ;
; -4.522 ; reg:b_register|regval[3]                                                                                             ; reg:instruction_register|regval[4]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -1.702     ; 3.815      ;
; -4.518 ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg ; pc:program_counter|pc_val[2]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.586     ; 4.927      ;
; -4.509 ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg ; reg:instruction_register|regval[2]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.585     ; 4.919      ;
; -4.490 ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg ; outreg:output_register|regval[3]                                                                                           ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.581     ; 4.904      ;
; -4.451 ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg ; reg:b_register|regval[4]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.581     ; 4.865      ;
; -4.451 ; reg:instruction_register|regval[7]                                                                                   ; flagsreg:flags_register|zero                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.129     ; 5.317      ;
; -4.446 ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg ; outreg:output_register|regval[4]                                                                                           ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.581     ; 4.860      ;
; -4.442 ; reg:b_register|regval[3]                                                                                             ; reg:instruction_register|regval[5]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -1.450     ; 3.987      ;
; -4.432 ; reg:b_register|regval[3]                                                                                             ; flagsreg:flags_register|zero                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -1.511     ; 3.916      ;
; -4.404 ; reg:instruction_register|regval[4]                                                                                   ; reg:instruction_register|regval[5]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; 0.194      ; 5.593      ;
; -4.375 ; reg:instruction_register|regval[7]                                                                                   ; reg:instruction_register|regval[7]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.038     ; 5.332      ;
; -4.374 ; reg:instruction_register|regval[4]                                                                                   ; reg:instruction_register|regval[4]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.038     ; 5.331      ;
; -4.371 ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg ; reg:instruction_register|regval[3]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.585     ; 4.781      ;
; -4.371 ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg ; reg:b_register|regval[3]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.585     ; 4.781      ;
; -4.310 ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg ; reg:b_register|regval[6]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.581     ; 4.724      ;
; -4.306 ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg ; outreg:output_register|regval[6]                                                                                           ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.581     ; 4.720      ;
; -4.300 ; reg:instruction_register|regval[4]                                                                                   ; flagsreg:flags_register|zero                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; 0.137      ; 5.432      ;
; -4.298 ; reg:b_register|regval[3]                                                                                             ; reg:instruction_register|regval[7]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -1.450     ; 3.843      ;
; -4.262 ; reg:a_register|regval[4]                                                                                             ; reg:instruction_register|regval[4]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -1.705     ; 3.552      ;
; -4.260 ; reg:instruction_register|regval[4]                                                                                   ; reg:instruction_register|regval[7]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; 0.194      ; 5.449      ;
; -4.219 ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg ; reg:b_register|regval[1]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.581     ; 4.633      ;
; -4.211 ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg ; outreg:output_register|regval[1]                                                                                           ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.581     ; 4.625      ;
; -4.195 ; reg:b_register|regval[3]                                                                                             ; reg:instruction_register|regval[6]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -1.450     ; 3.740      ;
; -4.189 ; reg:instruction_register|regval[7]                                                                                   ; reg:instruction_register|regval[6]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.043     ; 5.141      ;
; -4.186 ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_datain_reg0  ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.032     ; 5.182      ;
; -4.180 ; reg:a_register|regval[4]                                                                                             ; reg:instruction_register|regval[5]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -1.453     ; 3.722      ;
; -4.175 ; microcounter:mc|counter_val[0]                                                                                       ; reg:instruction_register|regval[5]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.500        ; 0.125      ; 4.795      ;
; -4.169 ; microcounter:mc|counter_val[0]                                                                                       ; reg:instruction_register|regval[4]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.500        ; -0.131     ; 4.533      ;
; -4.153 ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg ; reg:a_register|regval[1]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.584     ; 4.564      ;
; -4.148 ; microcounter:mc|counter_val[3]                                                                                       ; reg:instruction_register|regval[5]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.500        ; 0.125      ; 4.768      ;
; -4.146 ; reg:b_register|regval[0]                                                                                             ; reg:instruction_register|regval[5]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -1.454     ; 3.687      ;
; -4.144 ; microcounter:mc|counter_val[3]                                                                                       ; reg:instruction_register|regval[4]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.500        ; -0.131     ; 4.508      ;
; -4.114 ; reg:b_register|regval[0]                                                                                             ; reg:instruction_register|regval[4]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -1.706     ; 3.403      ;
; -4.093 ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_address_reg0 ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.037     ; 5.084      ;
; -4.085 ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg ; outreg:output_register|regval[7]                                                                                           ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.581     ; 4.499      ;
; -4.084 ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg ; reg:b_register|regval[7]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.581     ; 4.498      ;
; -4.079 ; microcounter:mc|counter_val[0]                                                                                       ; flagsreg:flags_register|zero                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.500        ; 0.060      ; 4.634      ;
; -4.078 ; reg:instruction_register|regval[6]                                                                                   ; reg:instruction_register|regval[4]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.320     ; 4.753      ;
; -4.077 ; microcounter:mc|counter_val[2]                                                                                       ; reg:instruction_register|regval[6]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.500        ; 0.125      ; 4.697      ;
; -4.071 ; reg:instruction_register|regval[6]                                                                                   ; reg:instruction_register|regval[6]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.038     ; 5.028      ;
; -4.067 ; reg:instruction_register|regval[4]                                                                                   ; reg:instruction_register|regval[6]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; 0.194      ; 5.256      ;
; -4.067 ; reg:b_register|regval[1]                                                                                             ; reg:instruction_register|regval[4]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -1.706     ; 3.356      ;
; -4.054 ; microcounter:mc|counter_val[3]                                                                                       ; flagsreg:flags_register|zero                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.500        ; 0.060      ; 4.609      ;
; -4.053 ; microcounter:mc|counter_val[1]                                                                                       ; reg:instruction_register|regval[6]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.500        ; 0.125      ; 4.673      ;
; -4.050 ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg ; reg:b_register|regval[5]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.581     ; 4.464      ;
; -4.042 ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg ; outreg:output_register|regval[5]                                                                                           ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.581     ; 4.456      ;
; -4.042 ; reg:a_register|regval[4]                                                                                             ; flagsreg:flags_register|zero                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -1.514     ; 3.523      ;
; -4.036 ; reg:a_register|regval[4]                                                                                             ; reg:instruction_register|regval[7]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -1.453     ; 3.578      ;
; -4.031 ; reg:b_register|regval[2]                                                                                             ; reg:instruction_register|regval[5]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -1.454     ; 3.572      ;
; -4.031 ; microcounter:mc|counter_val[0]                                                                                       ; reg:instruction_register|regval[7]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.500        ; 0.125      ; 4.651      ;
; -4.023 ; microcounter:mc|counter_val[2]                                                                                       ; reg:instruction_register|regval[5]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.500        ; 0.125      ; 4.643      ;
; -4.019 ; microcounter:mc|counter_val[2]                                                                                       ; reg:instruction_register|regval[4]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.500        ; -0.131     ; 4.383      ;
; -4.016 ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg ; reg:a_register|regval[6]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.584     ; 4.427      ;
; -4.016 ; reg:instruction_register|regval[7]                                                                                   ; reg:a_register|regval[3]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; 1.262      ; 6.273      ;
; -4.012 ; reg:instruction_register|regval[5]                                                                                   ; reg:instruction_register|regval[6]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.043     ; 4.964      ;
; -4.008 ; reg:b_register|regval[0]                                                                                             ; flagsreg:flags_register|zero                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -1.515     ; 3.488      ;
; -4.004 ; microcounter:mc|counter_val[3]                                                                                       ; reg:instruction_register|regval[7]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.500        ; 0.125      ; 4.624      ;
; -4.002 ; reg:b_register|regval[0]                                                                                             ; reg:instruction_register|regval[7]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -1.454     ; 3.543      ;
; -3.999 ; reg:b_register|regval[2]                                                                                             ; reg:instruction_register|regval[4]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -1.706     ; 3.288      ;
; -3.991 ; reg:a_register|regval[2]                                                                                             ; reg:instruction_register|regval[5]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -1.451     ; 3.535      ;
; -3.987 ; reg:a_register|regval[1]                                                                                             ; reg:instruction_register|regval[4]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -1.703     ; 3.279      ;
; -3.982 ; reg:instruction_register|regval[7]                                                                                   ; outreg:output_register|regval[7]                                                                                           ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; 1.263      ; 6.240      ;
; -3.981 ; reg:instruction_register|regval[7]                                                                                   ; reg:b_register|regval[7]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; 1.263      ; 6.239      ;
; -3.977 ; reg:b_register|regval[1]                                                                                             ; flagsreg:flags_register|zero                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -1.515     ; 3.457      ;
; -3.964 ; microcounter:mc|counter_val[1]                                                                                       ; reg:instruction_register|regval[5]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.500        ; 0.125      ; 4.584      ;
; -3.959 ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg ; pc:program_counter|pc_val[1]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.586     ; 4.368      ;
; -3.959 ; reg:a_register|regval[2]                                                                                             ; reg:instruction_register|regval[4]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -1.703     ; 3.251      ;
; -3.958 ; microcounter:mc|counter_val[1]                                                                                       ; reg:instruction_register|regval[4]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.500        ; -0.131     ; 4.322      ;
; -3.949 ; reg:b_register|regval[1]                                                                                             ; reg:instruction_register|regval[5]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -1.454     ; 3.490      ;
; -3.939 ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg ; reg:a_register|regval[7]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.584     ; 4.350      ;
; -3.929 ; microcounter:mc|counter_val[2]                                                                                       ; flagsreg:flags_register|zero                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.500        ; 0.060      ; 4.484      ;
; -3.927 ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg ; reg:instruction_register|regval[1]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.585     ; 4.337      ;
; -3.922 ; reg:instruction_register|regval[7]                                                                                   ; pc:program_counter|pc_val[3]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; 1.258      ; 6.175      ;
; -3.916 ; flagsreg:flags_register|zero                                                                                         ; reg:instruction_register|regval[6]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.005     ; 4.906      ;
; -3.914 ; reg:b_register|regval[4]                                                                                             ; reg:instruction_register|regval[5]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -1.454     ; 3.455      ;
; -3.911 ; reg:a_register|regval[1]                                                                                             ; reg:instruction_register|regval[5]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -1.451     ; 3.455      ;
; -3.907 ; microcounter:mc|counter_val[0]                                                                                       ; reg:instruction_register|regval[6]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.500        ; 0.125      ; 4.527      ;
; -3.904 ; reg:instruction_register|regval[6]                                                                                   ; reg:instruction_register|regval[5]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.043     ; 4.856      ;
; -3.898 ; reg:instruction_register|regval[5]                                                                                   ; reg:instruction_register|regval[4]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.320     ; 4.573      ;
; -3.897 ; reg:a_register|regval[1]                                                                                             ; flagsreg:flags_register|zero                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -1.512     ; 3.380      ;
; -3.893 ; reg:b_register|regval[2]                                                                                             ; flagsreg:flags_register|zero                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -1.515     ; 3.373      ;
; -3.887 ; reg:b_register|regval[2]                                                                                             ; reg:instruction_register|regval[7]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -1.454     ; 3.428      ;
; -3.879 ; microcounter:mc|counter_val[2]                                                                                       ; reg:instruction_register|regval[7]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.500        ; 0.125      ; 4.499      ;
+--------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_in'                                                                                                           ;
+--------+---------------------------+---------------------------+---------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                   ; Launch Clock              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+---------------------------+---------------------------+-------------+--------------+------------+------------+
; -0.359 ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; clock_in    ; 0.500        ; 2.267      ; 3.310      ;
; 0.213  ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; clock_in    ; 1.000        ; 2.267      ; 3.238      ;
+--------+---------------------------+---------------------------+---------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_in'                                                                                                           ;
+-------+---------------------------+---------------------------+---------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                   ; Launch Clock              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+---------------------------+---------------------------+-------------+--------------+------------+------------+
; 0.265 ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; clock_in    ; 0.000        ; 2.358      ; 3.009      ;
; 0.868 ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; clock_in    ; -0.500       ; 2.358      ; 3.112      ;
+-------+---------------------------+---------------------------+---------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clockdiv:clocker|ctval[0]'                                                                                                                                                                                                                  ;
+-------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                                                                                                                    ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; 0.312 ; reg:instruction_register|regval[4] ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg       ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 2.164      ; 2.663      ;
; 0.381 ; microcounter:mc|counter_val[2]     ; microcounter:mc|counter_val[2]                                                                                             ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.039      ; 0.577      ;
; 0.381 ; microcounter:mc|counter_val[3]     ; microcounter:mc|counter_val[3]                                                                                             ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.039      ; 0.577      ;
; 0.382 ; flagsreg:flags_register|zero       ; flagsreg:flags_register|zero                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.038      ; 0.577      ;
; 0.382 ; reg:instruction_register|regval[5] ; reg:instruction_register|regval[5]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.038      ; 0.577      ;
; 0.382 ; reg:instruction_register|regval[4] ; reg:instruction_register|regval[4]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.038      ; 0.577      ;
; 0.382 ; reg:instruction_register|regval[6] ; reg:instruction_register|regval[6]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.038      ; 0.577      ;
; 0.382 ; reg:instruction_register|regval[7] ; reg:instruction_register|regval[7]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.038      ; 0.577      ;
; 0.383 ; reg:instruction_register|regval[4] ; reg:b_register|regval[7]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.706      ; 2.246      ;
; 0.383 ; reg:instruction_register|regval[4] ; reg:b_register|regval[6]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.706      ; 2.246      ;
; 0.383 ; reg:instruction_register|regval[4] ; reg:b_register|regval[5]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.706      ; 2.246      ;
; 0.383 ; reg:instruction_register|regval[4] ; reg:b_register|regval[4]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.706      ; 2.246      ;
; 0.383 ; reg:instruction_register|regval[4] ; reg:b_register|regval[2]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.706      ; 2.246      ;
; 0.383 ; reg:instruction_register|regval[4] ; reg:b_register|regval[1]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.706      ; 2.246      ;
; 0.383 ; reg:instruction_register|regval[4] ; reg:b_register|regval[0]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.706      ; 2.246      ;
; 0.448 ; microcounter:mc|counter_val[0]     ; microcounter:mc|counter_val[3]                                                                                             ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.046      ; 0.651      ;
; 0.465 ; microcounter:mc|counter_val[1]     ; microcounter:mc|counter_val[2]                                                                                             ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.046      ; 0.668      ;
; 0.524 ; reg:instruction_register|regval[6] ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_datain_reg0  ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.916      ; 2.627      ;
; 0.568 ; pc:program_counter|pc_val[5]       ; pc:program_counter|pc_val[5]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.063      ; 0.788      ;
; 0.569 ; pc:program_counter|pc_val[3]       ; pc:program_counter|pc_val[3]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.063      ; 0.789      ;
; 0.569 ; pc:program_counter|pc_val[7]       ; pc:program_counter|pc_val[7]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.063      ; 0.789      ;
; 0.571 ; pc:program_counter|pc_val[1]       ; pc:program_counter|pc_val[1]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.063      ; 0.791      ;
; 0.572 ; pc:program_counter|pc_val[6]       ; pc:program_counter|pc_val[6]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.063      ; 0.792      ;
; 0.573 ; pc:program_counter|pc_val[2]       ; pc:program_counter|pc_val[2]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.063      ; 0.793      ;
; 0.573 ; pc:program_counter|pc_val[4]       ; pc:program_counter|pc_val[4]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.063      ; 0.793      ;
; 0.591 ; reg:instruction_register|regval[7] ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_datain_reg0  ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.916      ; 2.694      ;
; 0.593 ; pc:program_counter|pc_val[0]       ; pc:program_counter|pc_val[0]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.063      ; 0.813      ;
; 0.603 ; reg:instruction_register|regval[4] ; reg:b_register|regval[3]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.702      ; 2.462      ;
; 0.623 ; reg:instruction_register|regval[6] ; outreg:output_register|regval[7]                                                                                           ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.454      ; 2.234      ;
; 0.623 ; reg:instruction_register|regval[6] ; outreg:output_register|regval[6]                                                                                           ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.454      ; 2.234      ;
; 0.623 ; reg:instruction_register|regval[6] ; outreg:output_register|regval[5]                                                                                           ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.454      ; 2.234      ;
; 0.623 ; reg:instruction_register|regval[6] ; outreg:output_register|regval[3]                                                                                           ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.454      ; 2.234      ;
; 0.623 ; reg:instruction_register|regval[6] ; outreg:output_register|regval[2]                                                                                           ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.454      ; 2.234      ;
; 0.623 ; reg:instruction_register|regval[6] ; outreg:output_register|regval[1]                                                                                           ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.454      ; 2.234      ;
; 0.623 ; reg:instruction_register|regval[6] ; outreg:output_register|regval[0]                                                                                           ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.454      ; 2.234      ;
; 0.646 ; microcounter:mc|counter_val[1]     ; microcounter:mc|counter_val[3]                                                                                             ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.046      ; 0.849      ;
; 0.651 ; reg:instruction_register|regval[5] ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg       ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.912      ; 2.750      ;
; 0.681 ; reg:instruction_register|regval[5] ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_datain_reg0  ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.916      ; 2.784      ;
; 0.682 ; reg:instruction_register|regval[7] ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg       ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.912      ; 2.781      ;
; 0.704 ; reg:instruction_register|regval[4] ; pc:program_counter|pc_val[3]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.701      ; 2.562      ;
; 0.704 ; reg:instruction_register|regval[4] ; pc:program_counter|pc_val[2]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.701      ; 2.562      ;
; 0.704 ; reg:instruction_register|regval[4] ; pc:program_counter|pc_val[1]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.701      ; 2.562      ;
; 0.704 ; reg:instruction_register|regval[4] ; pc:program_counter|pc_val[0]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.701      ; 2.562      ;
; 0.704 ; reg:instruction_register|regval[4] ; pc:program_counter|pc_val[7]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.701      ; 2.562      ;
; 0.704 ; reg:instruction_register|regval[4] ; pc:program_counter|pc_val[4]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.701      ; 2.562      ;
; 0.704 ; reg:instruction_register|regval[4] ; pc:program_counter|pc_val[5]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.701      ; 2.562      ;
; 0.704 ; reg:instruction_register|regval[4] ; pc:program_counter|pc_val[6]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.701      ; 2.562      ;
; 0.705 ; reg:a_register|regval[6]           ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_datain_reg0  ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.588      ; 1.480      ;
; 0.716 ; reg:instruction_register|regval[7] ; reg:b_register|regval[7]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.454      ; 2.327      ;
; 0.716 ; reg:instruction_register|regval[7] ; reg:b_register|regval[6]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.454      ; 2.327      ;
; 0.716 ; reg:instruction_register|regval[7] ; reg:b_register|regval[2]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.454      ; 2.327      ;
; 0.716 ; reg:instruction_register|regval[7] ; reg:b_register|regval[1]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.454      ; 2.327      ;
; 0.716 ; reg:instruction_register|regval[7] ; reg:b_register|regval[0]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.454      ; 2.327      ;
; 0.716 ; reg:instruction_register|regval[7] ; reg:b_register|regval[5]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.454      ; 2.327      ;
; 0.716 ; reg:instruction_register|regval[7] ; reg:b_register|regval[4]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.454      ; 2.327      ;
; 0.743 ; microcounter:mc|counter_val[2]     ; microcounter:mc|counter_val[3]                                                                                             ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.046      ; 0.946      ;
; 0.779 ; microcounter:mc|counter_val[2]     ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_datain_reg0  ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; -0.500       ; 2.098      ; 2.584      ;
; 0.816 ; reg:instruction_register|regval[4] ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_datain_reg0  ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 2.168      ; 3.171      ;
; 0.820 ; reg:a_register|regval[5]           ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_datain_reg0  ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.588      ; 1.595      ;
; 0.825 ; reg:instruction_register|regval[6] ; outreg:output_register|regval[4]                                                                                           ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.454      ; 2.436      ;
; 0.828 ; reg:instruction_register|regval[5] ; outreg:output_register|regval[7]                                                                                           ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.454      ; 2.439      ;
; 0.828 ; reg:instruction_register|regval[5] ; outreg:output_register|regval[6]                                                                                           ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.454      ; 2.439      ;
; 0.828 ; reg:instruction_register|regval[5] ; outreg:output_register|regval[5]                                                                                           ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.454      ; 2.439      ;
; 0.828 ; reg:instruction_register|regval[5] ; outreg:output_register|regval[3]                                                                                           ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.454      ; 2.439      ;
; 0.828 ; reg:instruction_register|regval[5] ; outreg:output_register|regval[2]                                                                                           ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.454      ; 2.439      ;
; 0.828 ; reg:instruction_register|regval[5] ; outreg:output_register|regval[1]                                                                                           ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.454      ; 2.439      ;
; 0.828 ; reg:instruction_register|regval[5] ; outreg:output_register|regval[0]                                                                                           ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.454      ; 2.439      ;
; 0.843 ; pc:program_counter|pc_val[5]       ; pc:program_counter|pc_val[6]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.063      ; 1.063      ;
; 0.844 ; pc:program_counter|pc_val[3]       ; pc:program_counter|pc_val[4]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.063      ; 1.064      ;
; 0.845 ; pc:program_counter|pc_val[1]       ; pc:program_counter|pc_val[2]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.063      ; 1.065      ;
; 0.859 ; pc:program_counter|pc_val[6]       ; pc:program_counter|pc_val[7]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.063      ; 1.079      ;
; 0.859 ; microcounter:mc|counter_val[3]     ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_datain_reg0  ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; -0.500       ; 2.098      ; 2.664      ;
; 0.860 ; pc:program_counter|pc_val[4]       ; pc:program_counter|pc_val[5]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.063      ; 1.080      ;
; 0.860 ; pc:program_counter|pc_val[2]       ; pc:program_counter|pc_val[3]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.063      ; 1.080      ;
; 0.860 ; pc:program_counter|pc_val[0]       ; pc:program_counter|pc_val[1]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.063      ; 1.080      ;
; 0.862 ; pc:program_counter|pc_val[4]       ; pc:program_counter|pc_val[6]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.063      ; 1.082      ;
; 0.862 ; pc:program_counter|pc_val[2]       ; pc:program_counter|pc_val[4]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.063      ; 1.082      ;
; 0.862 ; pc:program_counter|pc_val[0]       ; pc:program_counter|pc_val[2]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.063      ; 1.082      ;
; 0.874 ; microcounter:mc|counter_val[0]     ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg       ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; -0.500       ; 2.094      ; 2.675      ;
; 0.895 ; reg:instruction_register|regval[1] ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_datain_reg0  ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.589      ; 1.671      ;
; 0.928 ; microcounter:mc|counter_val[0]     ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_datain_reg0  ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; -0.500       ; 2.098      ; 2.733      ;
; 0.929 ; reg:instruction_register|regval[0] ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_address_reg0 ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.585      ; 1.701      ;
; 0.936 ; reg:instruction_register|regval[7] ; reg:b_register|regval[3]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.450      ; 2.543      ;
; 0.938 ; microcounter:mc|counter_val[1]     ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_datain_reg0  ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; -0.500       ; 2.098      ; 2.743      ;
; 0.948 ; reg:instruction_register|regval[6] ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_address_reg0 ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.912      ; 3.047      ;
; 0.953 ; pc:program_counter|pc_val[5]       ; pc:program_counter|pc_val[7]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.063      ; 1.173      ;
; 0.954 ; pc:program_counter|pc_val[3]       ; pc:program_counter|pc_val[5]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.063      ; 1.174      ;
; 0.955 ; pc:program_counter|pc_val[1]       ; pc:program_counter|pc_val[3]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.063      ; 1.175      ;
; 0.956 ; pc:program_counter|pc_val[3]       ; pc:program_counter|pc_val[6]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.063      ; 1.176      ;
; 0.957 ; pc:program_counter|pc_val[1]       ; pc:program_counter|pc_val[4]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.063      ; 1.177      ;
; 0.968 ; reg:instruction_register|regval[0] ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_datain_reg0  ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.589      ; 1.744      ;
; 0.969 ; microcounter:mc|counter_val[0]     ; microcounter:mc|counter_val[2]                                                                                             ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.046      ; 1.172      ;
; 0.972 ; pc:program_counter|pc_val[4]       ; pc:program_counter|pc_val[7]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.063      ; 1.192      ;
; 0.972 ; pc:program_counter|pc_val[2]       ; pc:program_counter|pc_val[5]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.063      ; 1.192      ;
; 0.972 ; pc:program_counter|pc_val[0]       ; pc:program_counter|pc_val[3]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.063      ; 1.192      ;
; 0.974 ; pc:program_counter|pc_val[2]       ; pc:program_counter|pc_val[6]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.063      ; 1.194      ;
; 0.974 ; pc:program_counter|pc_val[0]       ; pc:program_counter|pc_val[4]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.063      ; 1.194      ;
; 0.986 ; microcounter:mc|counter_val[1]     ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg       ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; -0.500       ; 2.094      ; 2.787      ;
; 0.995 ; reg:instruction_register|regval[2] ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_address_reg0 ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.585      ; 1.767      ;
; 0.997 ; reg:instruction_register|regval[6] ; reg:a_register|regval[4]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.453      ; 2.607      ;
+-------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                               ;
+------------+-----------------+---------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                ; Note ;
+------------+-----------------+---------------------------+------+
; 119.42 MHz ; 119.42 MHz      ; clockdiv:clocker|ctval[0] ;      ;
+------------+-----------------+---------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                 ;
+---------------------------+--------+---------------+
; Clock                     ; Slack  ; End Point TNS ;
+---------------------------+--------+---------------+
; clockdiv:clocker|ctval[0] ; -4.826 ; -158.324      ;
; clock_in                  ; -0.238 ; -0.238        ;
+---------------------------+--------+---------------+


+---------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                 ;
+---------------------------+-------+---------------+
; Clock                     ; Slack ; End Point TNS ;
+---------------------------+-------+---------------+
; clock_in                  ; 0.216 ; 0.000         ;
; clockdiv:clocker|ctval[0] ; 0.309 ; 0.000         ;
+---------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary   ;
+---------------------------+--------+---------------+
; Clock                     ; Slack  ; End Point TNS ;
+---------------------------+--------+---------------+
; clock_in                  ; -3.000 ; -4.000        ;
; clockdiv:clocker|ctval[0] ; -2.174 ; -51.522       ;
+---------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clockdiv:clocker|ctval[0]'                                                                                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                                                                                                                    ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; -4.826 ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg ; reg:instruction_register|regval[4]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -1.921     ; 3.900      ;
; -4.431 ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg ; reg:instruction_register|regval[7]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -1.675     ; 3.751      ;
; -4.384 ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg ; reg:instruction_register|regval[6]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -1.675     ; 3.704      ;
; -4.327 ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg ; pc:program_counter|pc_val[0]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.516     ; 4.806      ;
; -4.225 ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg ; reg:b_register|regval[2]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.511     ; 4.709      ;
; -4.201 ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg ; outreg:output_register|regval[2]                                                                                           ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.511     ; 4.685      ;
; -4.161 ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg ; reg:instruction_register|regval[5]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -1.675     ; 3.481      ;
; -4.153 ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg ; reg:a_register|regval[2]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.514     ; 4.634      ;
; -4.141 ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg ; reg:b_register|regval[0]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.511     ; 4.625      ;
; -4.123 ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg ; reg:instruction_register|regval[0]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.515     ; 4.603      ;
; -4.115 ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg ; outreg:output_register|regval[0]                                                                                           ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.511     ; 4.599      ;
; -4.108 ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg ; reg:a_register|regval[0]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.512     ; 4.591      ;
; -4.086 ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg ; reg:a_register|regval[3]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.512     ; 4.569      ;
; -4.048 ; reg:instruction_register|regval[7]                                                                                   ; reg:instruction_register|regval[4]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.308     ; 4.735      ;
; -4.018 ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg ; pc:program_counter|pc_val[3]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.516     ; 4.497      ;
; -4.007 ; reg:instruction_register|regval[7]                                                                                   ; reg:instruction_register|regval[5]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.038     ; 4.964      ;
; -3.981 ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg ; reg:a_register|regval[4]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.512     ; 4.464      ;
; -3.956 ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg ; outreg:output_register|regval[3]                                                                                           ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.511     ; 4.440      ;
; -3.944 ; reg:b_register|regval[3]                                                                                             ; reg:instruction_register|regval[4]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -1.517     ; 3.422      ;
; -3.937 ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg ; pc:program_counter|pc_val[2]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.516     ; 4.416      ;
; -3.937 ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg ; reg:instruction_register|regval[2]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.515     ; 4.417      ;
; -3.929 ; reg:instruction_register|regval[7]                                                                                   ; flagsreg:flags_register|zero                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.126     ; 4.798      ;
; -3.895 ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg ; reg:b_register|regval[4]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.511     ; 4.379      ;
; -3.891 ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg ; outreg:output_register|regval[4]                                                                                           ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.511     ; 4.375      ;
; -3.875 ; reg:b_register|regval[3]                                                                                             ; reg:instruction_register|regval[5]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -1.271     ; 3.599      ;
; -3.859 ; reg:instruction_register|regval[7]                                                                                   ; reg:instruction_register|regval[7]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.034     ; 4.820      ;
; -3.845 ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg ; reg:b_register|regval[3]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.515     ; 4.325      ;
; -3.844 ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg ; reg:instruction_register|regval[3]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.515     ; 4.324      ;
; -3.825 ; reg:b_register|regval[3]                                                                                             ; flagsreg:flags_register|zero                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -1.335     ; 3.485      ;
; -3.821 ; reg:instruction_register|regval[4]                                                                                   ; reg:instruction_register|regval[5]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; 0.194      ; 5.010      ;
; -3.809 ; reg:instruction_register|regval[4]                                                                                   ; reg:instruction_register|regval[4]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.034     ; 4.770      ;
; -3.750 ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg ; reg:b_register|regval[6]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.511     ; 4.234      ;
; -3.731 ; reg:b_register|regval[3]                                                                                             ; reg:instruction_register|regval[7]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -1.271     ; 3.455      ;
; -3.728 ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg ; outreg:output_register|regval[6]                                                                                           ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.511     ; 4.212      ;
; -3.705 ; reg:instruction_register|regval[4]                                                                                   ; flagsreg:flags_register|zero                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; 0.133      ; 4.833      ;
; -3.696 ; reg:a_register|regval[4]                                                                                             ; reg:instruction_register|regval[4]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -1.520     ; 3.171      ;
; -3.695 ; reg:instruction_register|regval[7]                                                                                   ; reg:instruction_register|regval[6]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.038     ; 4.652      ;
; -3.687 ; microcounter:mc|counter_val[3]                                                                                       ; reg:instruction_register|regval[4]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.500        ; -0.094     ; 4.088      ;
; -3.685 ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_datain_reg0  ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.036     ; 4.669      ;
; -3.677 ; reg:instruction_register|regval[4]                                                                                   ; reg:instruction_register|regval[7]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; 0.194      ; 4.866      ;
; -3.674 ; microcounter:mc|counter_val[0]                                                                                       ; reg:instruction_register|regval[4]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.500        ; -0.094     ; 4.075      ;
; -3.666 ; microcounter:mc|counter_val[3]                                                                                       ; reg:instruction_register|regval[5]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.500        ; 0.156      ; 4.317      ;
; -3.664 ; microcounter:mc|counter_val[0]                                                                                       ; reg:instruction_register|regval[5]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.500        ; 0.156      ; 4.315      ;
; -3.655 ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg ; reg:b_register|regval[1]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.511     ; 4.139      ;
; -3.643 ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg ; outreg:output_register|regval[1]                                                                                           ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.511     ; 4.127      ;
; -3.636 ; reg:a_register|regval[4]                                                                                             ; reg:instruction_register|regval[5]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -1.274     ; 3.357      ;
; -3.625 ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_address_reg0 ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.040     ; 4.605      ;
; -3.625 ; reg:instruction_register|regval[6]                                                                                   ; reg:instruction_register|regval[4]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.308     ; 4.312      ;
; -3.615 ; reg:b_register|regval[3]                                                                                             ; reg:instruction_register|regval[6]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -1.271     ; 3.339      ;
; -3.604 ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg ; reg:a_register|regval[1]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.514     ; 4.085      ;
; -3.604 ; reg:b_register|regval[0]                                                                                             ; reg:instruction_register|regval[5]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -1.275     ; 3.324      ;
; -3.582 ; microcounter:mc|counter_val[2]                                                                                       ; reg:instruction_register|regval[4]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.500        ; -0.094     ; 3.983      ;
; -3.568 ; microcounter:mc|counter_val[3]                                                                                       ; flagsreg:flags_register|zero                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.500        ; 0.088      ; 4.151      ;
; -3.561 ; reg:b_register|regval[1]                                                                                             ; reg:instruction_register|regval[4]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -1.521     ; 3.035      ;
; -3.561 ; microcounter:mc|counter_val[2]                                                                                       ; reg:instruction_register|regval[5]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.500        ; 0.156      ; 4.212      ;
; -3.556 ; reg:b_register|regval[0]                                                                                             ; reg:instruction_register|regval[4]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -1.521     ; 3.030      ;
; -3.555 ; microcounter:mc|counter_val[0]                                                                                       ; flagsreg:flags_register|zero                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.500        ; 0.088      ; 4.138      ;
; -3.552 ; reg:instruction_register|regval[7]                                                                                   ; reg:a_register|regval[3]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; 1.101      ; 5.648      ;
; -3.545 ; microcounter:mc|counter_val[2]                                                                                       ; reg:instruction_register|regval[6]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.500        ; 0.156      ; 4.196      ;
; -3.536 ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg ; reg:b_register|regval[7]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.511     ; 4.020      ;
; -3.536 ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg ; outreg:output_register|regval[7]                                                                                           ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.511     ; 4.020      ;
; -3.525 ; reg:instruction_register|regval[5]                                                                                   ; reg:instruction_register|regval[6]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.038     ; 4.482      ;
; -3.522 ; microcounter:mc|counter_val[3]                                                                                       ; reg:instruction_register|regval[7]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.500        ; 0.156      ; 4.173      ;
; -3.520 ; microcounter:mc|counter_val[0]                                                                                       ; reg:instruction_register|regval[7]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.500        ; 0.156      ; 4.171      ;
; -3.513 ; reg:instruction_register|regval[7]                                                                                   ; reg:b_register|regval[7]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; 1.102      ; 5.610      ;
; -3.512 ; reg:instruction_register|regval[7]                                                                                   ; outreg:output_register|regval[7]                                                                                           ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; 1.102      ; 5.609      ;
; -3.505 ; reg:b_register|regval[2]                                                                                             ; reg:instruction_register|regval[5]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -1.275     ; 3.225      ;
; -3.501 ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg ; reg:b_register|regval[5]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.511     ; 3.985      ;
; -3.501 ; microcounter:mc|counter_val[1]                                                                                       ; reg:instruction_register|regval[6]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.500        ; 0.156      ; 4.152      ;
; -3.499 ; reg:a_register|regval[1]                                                                                             ; reg:instruction_register|regval[4]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -1.518     ; 2.976      ;
; -3.498 ; reg:instruction_register|regval[4]                                                                                   ; reg:instruction_register|regval[6]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; 0.194      ; 4.687      ;
; -3.497 ; reg:instruction_register|regval[6]                                                                                   ; reg:instruction_register|regval[6]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.034     ; 4.458      ;
; -3.492 ; reg:a_register|regval[4]                                                                                             ; reg:instruction_register|regval[7]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -1.274     ; 3.213      ;
; -3.490 ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg ; outreg:output_register|regval[5]                                                                                           ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.511     ; 3.974      ;
; -3.490 ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg ; reg:a_register|regval[6]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.514     ; 3.971      ;
; -3.486 ; microcounter:mc|counter_val[1]                                                                                       ; reg:instruction_register|regval[4]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.500        ; -0.094     ; 3.887      ;
; -3.484 ; reg:instruction_register|regval[7]                                                                                   ; pc:program_counter|pc_val[3]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; 1.097      ; 5.576      ;
; -3.476 ; microcounter:mc|counter_val[1]                                                                                       ; reg:instruction_register|regval[5]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.500        ; 0.156      ; 4.127      ;
; -3.469 ; reg:a_register|regval[4]                                                                                             ; flagsreg:flags_register|zero                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -1.338     ; 3.126      ;
; -3.463 ; microcounter:mc|counter_val[2]                                                                                       ; flagsreg:flags_register|zero                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.500        ; 0.088      ; 4.046      ;
; -3.462 ; reg:a_register|regval[2]                                                                                             ; reg:instruction_register|regval[5]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -1.272     ; 3.185      ;
; -3.460 ; reg:b_register|regval[0]                                                                                             ; reg:instruction_register|regval[7]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -1.275     ; 3.180      ;
; -3.457 ; reg:b_register|regval[2]                                                                                             ; reg:instruction_register|regval[4]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -1.521     ; 2.931      ;
; -3.452 ; reg:instruction_register|regval[5]                                                                                   ; reg:instruction_register|regval[4]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.308     ; 4.139      ;
; -3.442 ; reg:b_register|regval[1]                                                                                             ; flagsreg:flags_register|zero                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -1.339     ; 3.098      ;
; -3.437 ; reg:instruction_register|regval[5]                                                                                   ; reg:instruction_register|regval[5]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.034     ; 4.398      ;
; -3.437 ; reg:b_register|regval[0]                                                                                             ; flagsreg:flags_register|zero                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -1.339     ; 3.093      ;
; -3.435 ; reg:b_register|regval[1]                                                                                             ; reg:instruction_register|regval[5]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -1.275     ; 3.155      ;
; -3.432 ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg ; pc:program_counter|pc_val[1]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.516     ; 3.911      ;
; -3.422 ; reg:instruction_register|regval[7]                                                                                   ; outreg:output_register|regval[3]                                                                                           ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; 1.102      ; 5.519      ;
; -3.418 ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg ; reg:a_register|regval[7]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.514     ; 3.899      ;
; -3.417 ; microcounter:mc|counter_val[2]                                                                                       ; reg:instruction_register|regval[7]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.500        ; 0.156      ; 4.068      ;
; -3.414 ; reg:a_register|regval[2]                                                                                             ; reg:instruction_register|regval[4]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -1.518     ; 2.891      ;
; -3.411 ; reg:instruction_register|regval[7]                                                                                   ; reg:a_register|regval[7]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; 1.099      ; 5.505      ;
; -3.408 ; reg:instruction_register|regval[6]                                                                                   ; reg:instruction_register|regval[5]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.038     ; 4.365      ;
; -3.405 ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg ; reg:instruction_register|regval[1]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.515     ; 3.885      ;
; -3.405 ; reg:b_register|regval[4]                                                                                             ; reg:instruction_register|regval[5]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -1.275     ; 3.125      ;
; -3.398 ; reg:a_register|regval[1]                                                                                             ; reg:instruction_register|regval[5]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -1.272     ; 3.121      ;
; -3.390 ; microcounter:mc|counter_val[0]                                                                                       ; reg:instruction_register|regval[6]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.500        ; 0.156      ; 4.041      ;
; -3.388 ; reg:instruction_register|regval[7]                                                                                   ; reg:b_register|regval[5]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; 1.102      ; 5.485      ;
+--------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_in'                                                                                                            ;
+--------+---------------------------+---------------------------+---------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                   ; Launch Clock              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+---------------------------+---------------------------+-------------+--------------+------------+------------+
; -0.238 ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; clock_in    ; 0.500        ; 2.081      ; 2.984      ;
; 0.309  ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; clock_in    ; 1.000        ; 2.081      ; 2.937      ;
+--------+---------------------------+---------------------------+---------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_in'                                                                                                            ;
+-------+---------------------------+---------------------------+---------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                   ; Launch Clock              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+---------------------------+---------------------------+-------------+--------------+------------+------------+
; 0.216 ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; clock_in    ; 0.000        ; 2.163      ; 2.733      ;
; 0.787 ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; clock_in    ; -0.500       ; 2.163      ; 2.804      ;
+-------+---------------------------+---------------------------+---------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clockdiv:clocker|ctval[0]'                                                                                                                                                                                                                   ;
+-------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                                                                                                                    ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; 0.309 ; reg:instruction_register|regval[4] ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg       ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.921      ; 2.399      ;
; 0.333 ; flagsreg:flags_register|zero       ; flagsreg:flags_register|zero                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; reg:instruction_register|regval[5] ; reg:instruction_register|regval[5]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; reg:instruction_register|regval[4] ; reg:instruction_register|regval[4]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; reg:instruction_register|regval[6] ; reg:instruction_register|regval[6]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; reg:instruction_register|regval[7] ; reg:instruction_register|regval[7]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; microcounter:mc|counter_val[3]     ; microcounter:mc|counter_val[3]                                                                                             ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; microcounter:mc|counter_val[2]     ; microcounter:mc|counter_val[2]                                                                                             ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.034      ; 0.511      ;
; 0.350 ; reg:instruction_register|regval[4] ; reg:b_register|regval[7]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.521      ; 2.015      ;
; 0.350 ; reg:instruction_register|regval[4] ; reg:b_register|regval[6]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.521      ; 2.015      ;
; 0.350 ; reg:instruction_register|regval[4] ; reg:b_register|regval[5]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.521      ; 2.015      ;
; 0.350 ; reg:instruction_register|regval[4] ; reg:b_register|regval[4]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.521      ; 2.015      ;
; 0.350 ; reg:instruction_register|regval[4] ; reg:b_register|regval[2]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.521      ; 2.015      ;
; 0.350 ; reg:instruction_register|regval[4] ; reg:b_register|regval[1]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.521      ; 2.015      ;
; 0.350 ; reg:instruction_register|regval[4] ; reg:b_register|regval[0]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.521      ; 2.015      ;
; 0.401 ; microcounter:mc|counter_val[0]     ; microcounter:mc|counter_val[3]                                                                                             ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.040      ; 0.585      ;
; 0.408 ; microcounter:mc|counter_val[1]     ; microcounter:mc|counter_val[2]                                                                                             ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.040      ; 0.592      ;
; 0.511 ; pc:program_counter|pc_val[5]       ; pc:program_counter|pc_val[5]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.055      ; 0.710      ;
; 0.512 ; pc:program_counter|pc_val[3]       ; pc:program_counter|pc_val[3]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; pc:program_counter|pc_val[7]       ; pc:program_counter|pc_val[7]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.515 ; pc:program_counter|pc_val[1]       ; pc:program_counter|pc_val[1]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.055      ; 0.714      ;
; 0.516 ; pc:program_counter|pc_val[6]       ; pc:program_counter|pc_val[6]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; pc:program_counter|pc_val[4]       ; pc:program_counter|pc_val[4]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.517 ; pc:program_counter|pc_val[2]       ; pc:program_counter|pc_val[2]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.055      ; 0.716      ;
; 0.533 ; pc:program_counter|pc_val[0]       ; pc:program_counter|pc_val[0]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.055      ; 0.732      ;
; 0.564 ; reg:instruction_register|regval[4] ; reg:b_register|regval[3]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.517      ; 2.225      ;
; 0.569 ; reg:instruction_register|regval[6] ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_datain_reg0  ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.679      ; 2.417      ;
; 0.574 ; microcounter:mc|counter_val[1]     ; microcounter:mc|counter_val[3]                                                                                             ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.040      ; 0.758      ;
; 0.620 ; reg:instruction_register|regval[6] ; outreg:output_register|regval[7]                                                                                           ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.275      ; 2.039      ;
; 0.620 ; reg:instruction_register|regval[6] ; outreg:output_register|regval[6]                                                                                           ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.275      ; 2.039      ;
; 0.620 ; reg:instruction_register|regval[6] ; outreg:output_register|regval[5]                                                                                           ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.275      ; 2.039      ;
; 0.620 ; reg:instruction_register|regval[6] ; outreg:output_register|regval[3]                                                                                           ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.275      ; 2.039      ;
; 0.620 ; reg:instruction_register|regval[6] ; outreg:output_register|regval[2]                                                                                           ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.275      ; 2.039      ;
; 0.620 ; reg:instruction_register|regval[6] ; outreg:output_register|regval[1]                                                                                           ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.275      ; 2.039      ;
; 0.620 ; reg:instruction_register|regval[6] ; outreg:output_register|regval[0]                                                                                           ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.275      ; 2.039      ;
; 0.628 ; reg:instruction_register|regval[7] ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_datain_reg0  ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.679      ; 2.476      ;
; 0.637 ; reg:instruction_register|regval[5] ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg       ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.675      ; 2.481      ;
; 0.639 ; reg:a_register|regval[6]           ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_datain_reg0  ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.518      ; 1.326      ;
; 0.645 ; reg:instruction_register|regval[7] ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg       ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.675      ; 2.489      ;
; 0.655 ; reg:instruction_register|regval[4] ; pc:program_counter|pc_val[3]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.516      ; 2.315      ;
; 0.655 ; reg:instruction_register|regval[4] ; pc:program_counter|pc_val[2]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.516      ; 2.315      ;
; 0.655 ; reg:instruction_register|regval[4] ; pc:program_counter|pc_val[1]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.516      ; 2.315      ;
; 0.655 ; reg:instruction_register|regval[4] ; pc:program_counter|pc_val[0]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.516      ; 2.315      ;
; 0.655 ; reg:instruction_register|regval[4] ; pc:program_counter|pc_val[7]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.516      ; 2.315      ;
; 0.655 ; reg:instruction_register|regval[4] ; pc:program_counter|pc_val[4]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.516      ; 2.315      ;
; 0.655 ; reg:instruction_register|regval[4] ; pc:program_counter|pc_val[5]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.516      ; 2.315      ;
; 0.655 ; reg:instruction_register|regval[4] ; pc:program_counter|pc_val[6]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.516      ; 2.315      ;
; 0.678 ; microcounter:mc|counter_val[2]     ; microcounter:mc|counter_val[3]                                                                                             ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.040      ; 0.862      ;
; 0.681 ; reg:instruction_register|regval[7] ; reg:b_register|regval[7]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.275      ; 2.100      ;
; 0.681 ; reg:instruction_register|regval[7] ; reg:b_register|regval[6]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.275      ; 2.100      ;
; 0.681 ; reg:instruction_register|regval[7] ; reg:b_register|regval[2]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.275      ; 2.100      ;
; 0.681 ; reg:instruction_register|regval[7] ; reg:b_register|regval[1]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.275      ; 2.100      ;
; 0.681 ; reg:instruction_register|regval[7] ; reg:b_register|regval[0]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.275      ; 2.100      ;
; 0.681 ; reg:instruction_register|regval[7] ; reg:b_register|regval[5]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.275      ; 2.100      ;
; 0.681 ; reg:instruction_register|regval[7] ; reg:b_register|regval[4]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.275      ; 2.100      ;
; 0.699 ; reg:instruction_register|regval[5] ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_datain_reg0  ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.679      ; 2.547      ;
; 0.755 ; pc:program_counter|pc_val[5]       ; pc:program_counter|pc_val[6]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.055      ; 0.954      ;
; 0.756 ; pc:program_counter|pc_val[3]       ; pc:program_counter|pc_val[4]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.055      ; 0.955      ;
; 0.760 ; pc:program_counter|pc_val[1]       ; pc:program_counter|pc_val[2]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.055      ; 0.959      ;
; 0.765 ; pc:program_counter|pc_val[4]       ; pc:program_counter|pc_val[5]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.055      ; 0.964      ;
; 0.765 ; pc:program_counter|pc_val[6]       ; pc:program_counter|pc_val[7]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.055      ; 0.964      ;
; 0.766 ; pc:program_counter|pc_val[2]       ; pc:program_counter|pc_val[3]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.055      ; 0.965      ;
; 0.766 ; pc:program_counter|pc_val[0]       ; pc:program_counter|pc_val[1]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.055      ; 0.965      ;
; 0.772 ; reg:a_register|regval[5]           ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_datain_reg0  ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.518      ; 1.459      ;
; 0.772 ; pc:program_counter|pc_val[4]       ; pc:program_counter|pc_val[6]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.055      ; 0.971      ;
; 0.773 ; pc:program_counter|pc_val[2]       ; pc:program_counter|pc_val[4]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.055      ; 0.972      ;
; 0.773 ; pc:program_counter|pc_val[0]       ; pc:program_counter|pc_val[2]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.055      ; 0.972      ;
; 0.791 ; microcounter:mc|counter_val[2]     ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_datain_reg0  ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; -0.500       ; 1.885      ; 2.365      ;
; 0.800 ; reg:instruction_register|regval[6] ; outreg:output_register|regval[4]                                                                                           ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.275      ; 2.219      ;
; 0.808 ; reg:instruction_register|regval[1] ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_datain_reg0  ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.519      ; 1.496      ;
; 0.812 ; reg:instruction_register|regval[5] ; outreg:output_register|regval[7]                                                                                           ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.275      ; 2.231      ;
; 0.812 ; reg:instruction_register|regval[5] ; outreg:output_register|regval[6]                                                                                           ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.275      ; 2.231      ;
; 0.812 ; reg:instruction_register|regval[5] ; outreg:output_register|regval[5]                                                                                           ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.275      ; 2.231      ;
; 0.812 ; reg:instruction_register|regval[5] ; outreg:output_register|regval[3]                                                                                           ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.275      ; 2.231      ;
; 0.812 ; reg:instruction_register|regval[5] ; outreg:output_register|regval[2]                                                                                           ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.275      ; 2.231      ;
; 0.812 ; reg:instruction_register|regval[5] ; outreg:output_register|regval[1]                                                                                           ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.275      ; 2.231      ;
; 0.812 ; reg:instruction_register|regval[5] ; outreg:output_register|regval[0]                                                                                           ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.275      ; 2.231      ;
; 0.830 ; microcounter:mc|counter_val[0]     ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg       ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; -0.500       ; 1.881      ; 2.400      ;
; 0.832 ; reg:instruction_register|regval[4] ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_datain_reg0  ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.925      ; 2.926      ;
; 0.837 ; reg:instruction_register|regval[0] ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_address_reg0 ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.515      ; 1.521      ;
; 0.838 ; microcounter:mc|counter_val[3]     ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_datain_reg0  ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; -0.500       ; 1.885      ; 2.412      ;
; 0.844 ; pc:program_counter|pc_val[5]       ; pc:program_counter|pc_val[7]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.055      ; 1.043      ;
; 0.845 ; pc:program_counter|pc_val[3]       ; pc:program_counter|pc_val[5]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.055      ; 1.044      ;
; 0.849 ; pc:program_counter|pc_val[1]       ; pc:program_counter|pc_val[3]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.055      ; 1.048      ;
; 0.852 ; pc:program_counter|pc_val[3]       ; pc:program_counter|pc_val[6]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.055      ; 1.051      ;
; 0.856 ; pc:program_counter|pc_val[1]       ; pc:program_counter|pc_val[4]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.055      ; 1.055      ;
; 0.861 ; pc:program_counter|pc_val[4]       ; pc:program_counter|pc_val[7]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.055      ; 1.060      ;
; 0.862 ; pc:program_counter|pc_val[2]       ; pc:program_counter|pc_val[5]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.055      ; 1.061      ;
; 0.862 ; pc:program_counter|pc_val[0]       ; pc:program_counter|pc_val[3]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.055      ; 1.061      ;
; 0.869 ; reg:instruction_register|regval[0] ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_datain_reg0  ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.519      ; 1.557      ;
; 0.869 ; pc:program_counter|pc_val[2]       ; pc:program_counter|pc_val[6]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.055      ; 1.068      ;
; 0.869 ; pc:program_counter|pc_val[0]       ; pc:program_counter|pc_val[4]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.055      ; 1.068      ;
; 0.879 ; microcounter:mc|counter_val[0]     ; microcounter:mc|counter_val[2]                                                                                             ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.040      ; 1.063      ;
; 0.895 ; reg:instruction_register|regval[7] ; reg:b_register|regval[3]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.271      ; 2.310      ;
; 0.919 ; microcounter:mc|counter_val[1]     ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg       ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; -0.500       ; 1.881      ; 2.489      ;
; 0.924 ; reg:instruction_register|regval[2] ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_address_reg0 ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.515      ; 1.608      ;
; 0.930 ; microcounter:mc|counter_val[0]     ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_datain_reg0  ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; -0.500       ; 1.885      ; 2.504      ;
; 0.933 ; microcounter:mc|counter_val[1]     ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_datain_reg0  ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; -0.500       ; 1.885      ; 2.507      ;
; 0.938 ; reg:instruction_register|regval[2] ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_datain_reg0  ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.519      ; 1.626      ;
; 0.940 ; reg:instruction_register|regval[6] ; reg:a_register|regval[4]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.274      ; 2.358      ;
+-------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                 ;
+---------------------------+--------+---------------+
; Clock                     ; Slack  ; End Point TNS ;
+---------------------------+--------+---------------+
; clockdiv:clocker|ctval[0] ; -2.534 ; -76.261       ;
; clock_in                  ; -0.011 ; -0.011        ;
+---------------------------+--------+---------------+


+---------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                 ;
+---------------------------+-------+---------------+
; Clock                     ; Slack ; End Point TNS ;
+---------------------------+-------+---------------+
; clockdiv:clocker|ctval[0] ; 0.152 ; 0.000         ;
; clock_in                  ; 0.165 ; 0.000         ;
+---------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary   ;
+---------------------------+--------+---------------+
; Clock                     ; Slack  ; End Point TNS ;
+---------------------------+--------+---------------+
; clock_in                  ; -3.000 ; -4.000        ;
; clockdiv:clocker|ctval[0] ; -1.000 ; -48.000       ;
+---------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clockdiv:clocker|ctval[0]'                                                                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                                                                                                                   ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; -2.534 ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg ; reg:instruction_register|regval[4]                                                                                        ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -1.272     ; 2.249      ;
; -2.281 ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg ; reg:instruction_register|regval[7]                                                                                        ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -1.139     ; 2.129      ;
; -2.249 ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg ; reg:instruction_register|regval[6]                                                                                        ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -1.139     ; 2.097      ;
; -2.188 ; microcounter:mc|counter_val[0]                                                                                       ; reg:instruction_register|regval[5]                                                                                        ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.500        ; 0.044      ; 2.719      ;
; -2.178 ; reg:b_register|regval[3]                                                                                             ; reg:instruction_register|regval[4]                                                                                        ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -1.023     ; 2.142      ;
; -2.168 ; reg:b_register|regval[3]                                                                                             ; reg:instruction_register|regval[5]                                                                                        ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.890     ; 2.265      ;
; -2.162 ; microcounter:mc|counter_val[0]                                                                                       ; reg:instruction_register|regval[4]                                                                                        ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.500        ; -0.091     ; 2.558      ;
; -2.152 ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg ; pc:program_counter|pc_val[0]                                                                                              ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.322     ; 2.817      ;
; -2.140 ; microcounter:mc|counter_val[3]                                                                                       ; reg:instruction_register|regval[5]                                                                                        ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.500        ; 0.044      ; 2.671      ;
; -2.125 ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg ; outreg:output_register|regval[2]                                                                                          ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.318     ; 2.794      ;
; -2.125 ; reg:a_register|regval[4]                                                                                             ; reg:instruction_register|regval[4]                                                                                        ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -1.026     ; 2.086      ;
; -2.118 ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg ; reg:b_register|regval[2]                                                                                                  ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.318     ; 2.787      ;
; -2.114 ; microcounter:mc|counter_val[1]                                                                                       ; reg:instruction_register|regval[6]                                                                                        ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.500        ; 0.044      ; 2.645      ;
; -2.114 ; microcounter:mc|counter_val[3]                                                                                       ; reg:instruction_register|regval[4]                                                                                        ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.500        ; -0.091     ; 2.510      ;
; -2.112 ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg ; reg:instruction_register|regval[5]                                                                                        ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -1.139     ; 1.960      ;
; -2.112 ; microcounter:mc|counter_val[2]                                                                                       ; reg:instruction_register|regval[6]                                                                                        ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.500        ; 0.044      ; 2.643      ;
; -2.104 ; reg:instruction_register|regval[4]                                                                                   ; reg:instruction_register|regval[5]                                                                                        ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; 0.100      ; 3.191      ;
; -2.103 ; reg:instruction_register|regval[7]                                                                                   ; reg:instruction_register|regval[5]                                                                                        ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.025     ; 3.065      ;
; -2.102 ; microcounter:mc|counter_val[0]                                                                                       ; reg:instruction_register|regval[7]                                                                                        ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.500        ; 0.044      ; 2.633      ;
; -2.096 ; reg:b_register|regval[3]                                                                                             ; flagsreg:flags_register|zero                                                                                              ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.917     ; 2.166      ;
; -2.091 ; microcounter:mc|counter_val[2]                                                                                       ; reg:instruction_register|regval[4]                                                                                        ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.500        ; -0.091     ; 2.487      ;
; -2.088 ; reg:instruction_register|regval[7]                                                                                   ; reg:instruction_register|regval[4]                                                                                        ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.171     ; 2.904      ;
; -2.082 ; reg:b_register|regval[3]                                                                                             ; reg:instruction_register|regval[7]                                                                                        ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.890     ; 2.179      ;
; -2.072 ; microcounter:mc|counter_val[1]                                                                                       ; reg:instruction_register|regval[5]                                                                                        ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.500        ; 0.044      ; 2.603      ;
; -2.069 ; microcounter:mc|counter_val[0]                                                                                       ; flagsreg:flags_register|zero                                                                                              ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.500        ; 0.015      ; 2.571      ;
; -2.067 ; microcounter:mc|counter_val[2]                                                                                       ; reg:instruction_register|regval[5]                                                                                        ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.500        ; 0.044      ; 2.598      ;
; -2.065 ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg ; outreg:output_register|regval[0]                                                                                          ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.318     ; 2.734      ;
; -2.065 ; reg:instruction_register|regval[4]                                                                                   ; reg:instruction_register|regval[4]                                                                                        ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.022     ; 3.030      ;
; -2.061 ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg ; reg:b_register|regval[0]                                                                                                  ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.318     ; 2.730      ;
; -2.057 ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg ; reg:a_register|regval[0]                                                                                                  ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.318     ; 2.726      ;
; -2.054 ; microcounter:mc|counter_val[3]                                                                                       ; reg:instruction_register|regval[7]                                                                                        ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.500        ; 0.044      ; 2.585      ;
; -2.048 ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg ; reg:a_register|regval[2]                                                                                                  ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.321     ; 2.714      ;
; -2.048 ; reg:a_register|regval[4]                                                                                             ; reg:instruction_register|regval[5]                                                                                        ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.893     ; 2.142      ;
; -2.046 ; microcounter:mc|counter_val[1]                                                                                       ; reg:instruction_register|regval[4]                                                                                        ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.500        ; -0.091     ; 2.442      ;
; -2.031 ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg ; reg:instruction_register|regval[0]                                                                                        ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.321     ; 2.697      ;
; -2.021 ; microcounter:mc|counter_val[3]                                                                                       ; flagsreg:flags_register|zero                                                                                              ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.500        ; 0.015      ; 2.523      ;
; -2.018 ; reg:instruction_register|regval[4]                                                                                   ; reg:instruction_register|regval[7]                                                                                        ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; 0.100      ; 3.105      ;
; -2.018 ; microcounter:mc|counter_val[0]                                                                                       ; reg:instruction_register|regval[6]                                                                                        ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.500        ; 0.044      ; 2.549      ;
; -2.014 ; reg:instruction_register|regval[7]                                                                                   ; reg:instruction_register|regval[7]                                                                                        ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.022     ; 2.979      ;
; -2.014 ; reg:b_register|regval[3]                                                                                             ; reg:instruction_register|regval[6]                                                                                        ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.890     ; 2.111      ;
; -1.997 ; reg:b_register|regval[0]                                                                                             ; reg:instruction_register|regval[5]                                                                                        ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.894     ; 2.090      ;
; -1.995 ; reg:instruction_register|regval[7]                                                                                   ; flagsreg:flags_register|zero                                                                                              ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.065     ; 2.917      ;
; -1.990 ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg ; reg:a_register|regval[3]                                                                                                  ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.318     ; 2.659      ;
; -1.986 ; microcounter:mc|counter_val[1]                                                                                       ; reg:instruction_register|regval[7]                                                                                        ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.500        ; 0.044      ; 2.517      ;
; -1.981 ; reg:instruction_register|regval[4]                                                                                   ; flagsreg:flags_register|zero                                                                                              ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; 0.075      ; 3.043      ;
; -1.981 ; microcounter:mc|counter_val[2]                                                                                       ; reg:instruction_register|regval[7]                                                                                        ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.500        ; 0.044      ; 2.512      ;
; -1.969 ; reg:b_register|regval[0]                                                                                             ; reg:instruction_register|regval[4]                                                                                        ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -1.027     ; 1.929      ;
; -1.962 ; reg:a_register|regval[4]                                                                                             ; reg:instruction_register|regval[7]                                                                                        ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.893     ; 2.056      ;
; -1.956 ; microcounter:mc|counter_val[3]                                                                                       ; reg:instruction_register|regval[6]                                                                                        ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.500        ; 0.044      ; 2.487      ;
; -1.953 ; microcounter:mc|counter_val[1]                                                                                       ; flagsreg:flags_register|zero                                                                                              ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.500        ; 0.015      ; 2.455      ;
; -1.948 ; microcounter:mc|counter_val[2]                                                                                       ; flagsreg:flags_register|zero                                                                                              ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.500        ; 0.015      ; 2.450      ;
; -1.943 ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg ; reg:a_register|regval[4]                                                                                                  ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.318     ; 2.612      ;
; -1.932 ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg ; pc:program_counter|pc_val[3]                                                                                              ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.322     ; 2.597      ;
; -1.929 ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg ; outreg:output_register|regval[3]                                                                                          ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.318     ; 2.598      ;
; -1.927 ; reg:a_register|regval[4]                                                                                             ; flagsreg:flags_register|zero                                                                                              ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.920     ; 1.994      ;
; -1.927 ; reg:b_register|regval[2]                                                                                             ; reg:instruction_register|regval[5]                                                                                        ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.894     ; 2.020      ;
; -1.920 ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg ; pc:program_counter|pc_val[2]                                                                                              ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.322     ; 2.585      ;
; -1.920 ; reg:a_register|regval[2]                                                                                             ; reg:instruction_register|regval[5]                                                                                        ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.891     ; 2.016      ;
; -1.914 ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg ; reg:instruction_register|regval[2]                                                                                        ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.321     ; 2.580      ;
; -1.912 ; reg:instruction_register|regval[4]                                                                                   ; reg:instruction_register|regval[6]                                                                                        ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; 0.100      ; 2.999      ;
; -1.911 ; reg:instruction_register|regval[7]                                                                                   ; reg:instruction_register|regval[6]                                                                                        ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.025     ; 2.873      ;
; -1.911 ; reg:b_register|regval[0]                                                                                             ; reg:instruction_register|regval[7]                                                                                        ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.894     ; 2.004      ;
; -1.910 ; reg:instruction_register|regval[6]                                                                                   ; reg:instruction_register|regval[6]                                                                                        ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.022     ; 2.875      ;
; -1.899 ; reg:b_register|regval[2]                                                                                             ; reg:instruction_register|regval[4]                                                                                        ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -1.027     ; 1.859      ;
; -1.892 ; reg:a_register|regval[2]                                                                                             ; reg:instruction_register|regval[4]                                                                                        ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -1.024     ; 1.855      ;
; -1.891 ; reg:b_register|regval[1]                                                                                             ; reg:instruction_register|regval[4]                                                                                        ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -1.027     ; 1.851      ;
; -1.883 ; reg:b_register|regval[1]                                                                                             ; reg:instruction_register|regval[5]                                                                                        ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.894     ; 1.976      ;
; -1.876 ; reg:instruction_register|regval[6]                                                                                   ; reg:instruction_register|regval[4]                                                                                        ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.171     ; 2.692      ;
; -1.876 ; reg:b_register|regval[0]                                                                                             ; flagsreg:flags_register|zero                                                                                              ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.921     ; 1.942      ;
; -1.873 ; reg:a_register|regval[1]                                                                                             ; reg:instruction_register|regval[5]                                                                                        ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.891     ; 1.969      ;
; -1.870 ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg ; reg:b_register|regval[4]                                                                                                  ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.318     ; 2.539      ;
; -1.868 ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg ; outreg:output_register|regval[4]                                                                                          ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.318     ; 2.537      ;
; -1.861 ; reg:b_register|regval[4]                                                                                             ; reg:instruction_register|regval[5]                                                                                        ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.894     ; 1.954      ;
; -1.858 ; reg:a_register|regval[1]                                                                                             ; reg:instruction_register|regval[4]                                                                                        ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -1.024     ; 1.821      ;
; -1.856 ; reg:a_register|regval[4]                                                                                             ; reg:instruction_register|regval[6]                                                                                        ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.893     ; 1.950      ;
; -1.847 ; reg:instruction_register|regval[5]                                                                                   ; reg:instruction_register|regval[6]                                                                                        ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.025     ; 2.809      ;
; -1.841 ; reg:b_register|regval[2]                                                                                             ; reg:instruction_register|regval[7]                                                                                        ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.894     ; 1.934      ;
; -1.834 ; reg:a_register|regval[2]                                                                                             ; reg:instruction_register|regval[7]                                                                                        ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.891     ; 1.930      ;
; -1.829 ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg ; reg:instruction_register|regval[3]                                                                                        ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.321     ; 2.495      ;
; -1.829 ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg ; reg:b_register|regval[3]                                                                                                  ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.321     ; 2.495      ;
; -1.823 ; reg:instruction_register|regval[6]                                                                                   ; reg:instruction_register|regval[5]                                                                                        ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.025     ; 2.785      ;
; -1.821 ; microcounter:mc|counter_val[0]                                                                                       ; reg:a_register|regval[3]                                                                                                  ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.500        ; 0.863      ; 3.171      ;
; -1.819 ; flagsreg:flags_register|zero                                                                                         ; reg:instruction_register|regval[6]                                                                                        ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.010     ; 2.796      ;
; -1.809 ; reg:b_register|regval[1]                                                                                             ; flagsreg:flags_register|zero                                                                                              ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.921     ; 1.875      ;
; -1.806 ; reg:b_register|regval[2]                                                                                             ; flagsreg:flags_register|zero                                                                                              ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.921     ; 1.872      ;
; -1.805 ; reg:b_register|regval[0]                                                                                             ; reg:instruction_register|regval[6]                                                                                        ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.894     ; 1.898      ;
; -1.802 ; microcounter:mc|counter_val[0]                                                                                       ; reg:b_register|regval[7]                                                                                                  ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.500        ; 0.863      ; 3.152      ;
; -1.801 ; microcounter:mc|counter_val[0]                                                                                       ; outreg:output_register|regval[7]                                                                                          ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.500        ; 0.863      ; 3.151      ;
; -1.799 ; reg:a_register|regval[2]                                                                                             ; flagsreg:flags_register|zero                                                                                              ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.918     ; 1.868      ;
; -1.797 ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_datain_reg0 ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.027     ; 2.779      ;
; -1.797 ; reg:b_register|regval[1]                                                                                             ; reg:instruction_register|regval[7]                                                                                        ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.894     ; 1.890      ;
; -1.787 ; reg:a_register|regval[1]                                                                                             ; reg:instruction_register|regval[7]                                                                                        ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.891     ; 1.883      ;
; -1.776 ; reg:a_register|regval[1]                                                                                             ; flagsreg:flags_register|zero                                                                                              ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.918     ; 1.845      ;
; -1.775 ; reg:instruction_register|regval[5]                                                                                   ; reg:instruction_register|regval[5]                                                                                        ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.022     ; 2.740      ;
; -1.775 ; reg:b_register|regval[4]                                                                                             ; reg:instruction_register|regval[7]                                                                                        ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.894     ; 1.868      ;
; -1.773 ; microcounter:mc|counter_val[3]                                                                                       ; reg:a_register|regval[3]                                                                                                  ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.500        ; 0.863      ; 3.123      ;
; -1.769 ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg ; outreg:output_register|regval[6]                                                                                          ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.318     ; 2.438      ;
; -1.763 ; reg:instruction_register|regval[5]                                                                                   ; reg:instruction_register|regval[4]                                                                                        ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.171     ; 2.579      ;
; -1.763 ; microcounter:mc|counter_val[0]                                                                                       ; pc:program_counter|pc_val[3]                                                                                              ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.500        ; 0.859      ; 3.109      ;
; -1.760 ; reg:a_register|regval[3]                                                                                             ; reg:instruction_register|regval[5]                                                                                        ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 1.000        ; -0.893     ; 1.854      ;
+--------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_in'                                                                                                            ;
+--------+---------------------------+---------------------------+---------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                   ; Launch Clock              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+---------------------------+---------------------------+-------------+--------------+------------+------------+
; -0.011 ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; clock_in    ; 0.500        ; 1.316      ; 1.909      ;
; 0.511  ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; clock_in    ; 1.000        ; 1.316      ; 1.887      ;
+--------+---------------------------+---------------------------+---------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clockdiv:clocker|ctval[0]'                                                                                                                                                                                                                   ;
+-------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                                                                                                                    ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; 0.152 ; reg:instruction_register|regval[4] ; reg:b_register|regval[7]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.027      ; 1.263      ;
; 0.152 ; reg:instruction_register|regval[4] ; reg:b_register|regval[6]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.027      ; 1.263      ;
; 0.152 ; reg:instruction_register|regval[4] ; reg:b_register|regval[5]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.027      ; 1.263      ;
; 0.152 ; reg:instruction_register|regval[4] ; reg:b_register|regval[4]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.027      ; 1.263      ;
; 0.152 ; reg:instruction_register|regval[4] ; reg:b_register|regval[2]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.027      ; 1.263      ;
; 0.152 ; reg:instruction_register|regval[4] ; reg:b_register|regval[1]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.027      ; 1.263      ;
; 0.152 ; reg:instruction_register|regval[4] ; reg:b_register|regval[0]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.027      ; 1.263      ;
; 0.163 ; reg:instruction_register|regval[4] ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg       ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.272      ; 1.539      ;
; 0.190 ; reg:instruction_register|regval[6] ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_datain_reg0  ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.141      ; 1.435      ;
; 0.199 ; microcounter:mc|counter_val[3]     ; microcounter:mc|counter_val[3]                                                                                             ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; microcounter:mc|counter_val[2]     ; microcounter:mc|counter_val[2]                                                                                             ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.024      ; 0.307      ;
; 0.201 ; flagsreg:flags_register|zero       ; flagsreg:flags_register|zero                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; reg:instruction_register|regval[5] ; reg:instruction_register|regval[5]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; reg:instruction_register|regval[4] ; reg:instruction_register|regval[4]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; reg:instruction_register|regval[6] ; reg:instruction_register|regval[6]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; reg:instruction_register|regval[7] ; reg:instruction_register|regval[7]                                                                                         ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.022      ; 0.307      ;
; 0.224 ; reg:instruction_register|regval[6] ; outreg:output_register|regval[7]                                                                                           ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.894      ; 1.202      ;
; 0.224 ; reg:instruction_register|regval[6] ; outreg:output_register|regval[6]                                                                                           ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.894      ; 1.202      ;
; 0.224 ; reg:instruction_register|regval[6] ; outreg:output_register|regval[5]                                                                                           ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.894      ; 1.202      ;
; 0.224 ; reg:instruction_register|regval[6] ; outreg:output_register|regval[3]                                                                                           ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.894      ; 1.202      ;
; 0.224 ; reg:instruction_register|regval[6] ; outreg:output_register|regval[2]                                                                                           ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.894      ; 1.202      ;
; 0.224 ; reg:instruction_register|regval[6] ; outreg:output_register|regval[1]                                                                                           ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.894      ; 1.202      ;
; 0.224 ; reg:instruction_register|regval[6] ; outreg:output_register|regval[0]                                                                                           ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.894      ; 1.202      ;
; 0.231 ; reg:instruction_register|regval[7] ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_datain_reg0  ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.141      ; 1.476      ;
; 0.242 ; microcounter:mc|counter_val[0]     ; microcounter:mc|counter_val[3]                                                                                             ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.027      ; 0.353      ;
; 0.250 ; microcounter:mc|counter_val[1]     ; microcounter:mc|counter_val[2]                                                                                             ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.027      ; 0.361      ;
; 0.260 ; reg:instruction_register|regval[5] ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_datain_reg0  ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.141      ; 1.505      ;
; 0.288 ; reg:instruction_register|regval[7] ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg       ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.139      ; 1.531      ;
; 0.297 ; reg:instruction_register|regval[4] ; reg:b_register|regval[3]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.023      ; 1.404      ;
; 0.304 ; pc:program_counter|pc_val[7]       ; pc:program_counter|pc_val[7]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; pc:program_counter|pc_val[3]       ; pc:program_counter|pc_val[3]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; pc:program_counter|pc_val[5]       ; pc:program_counter|pc_val[5]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; pc:program_counter|pc_val[1]       ; pc:program_counter|pc_val[1]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; pc:program_counter|pc_val[6]       ; pc:program_counter|pc_val[6]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; pc:program_counter|pc_val[2]       ; pc:program_counter|pc_val[2]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; pc:program_counter|pc_val[4]       ; pc:program_counter|pc_val[4]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.318 ; pc:program_counter|pc_val[0]       ; pc:program_counter|pc_val[0]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.036      ; 0.438      ;
; 0.327 ; reg:instruction_register|regval[4] ; pc:program_counter|pc_val[3]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.022      ; 1.433      ;
; 0.327 ; reg:instruction_register|regval[4] ; pc:program_counter|pc_val[2]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.022      ; 1.433      ;
; 0.327 ; reg:instruction_register|regval[4] ; pc:program_counter|pc_val[1]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.022      ; 1.433      ;
; 0.327 ; reg:instruction_register|regval[4] ; pc:program_counter|pc_val[0]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.022      ; 1.433      ;
; 0.327 ; reg:instruction_register|regval[4] ; pc:program_counter|pc_val[7]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.022      ; 1.433      ;
; 0.327 ; reg:instruction_register|regval[4] ; pc:program_counter|pc_val[4]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.022      ; 1.433      ;
; 0.327 ; reg:instruction_register|regval[4] ; pc:program_counter|pc_val[5]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.022      ; 1.433      ;
; 0.327 ; reg:instruction_register|regval[4] ; pc:program_counter|pc_val[6]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.022      ; 1.433      ;
; 0.327 ; reg:instruction_register|regval[7] ; reg:b_register|regval[7]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.894      ; 1.305      ;
; 0.327 ; reg:instruction_register|regval[7] ; reg:b_register|regval[6]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.894      ; 1.305      ;
; 0.327 ; reg:instruction_register|regval[7] ; reg:b_register|regval[2]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.894      ; 1.305      ;
; 0.327 ; reg:instruction_register|regval[7] ; reg:b_register|regval[1]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.894      ; 1.305      ;
; 0.327 ; reg:instruction_register|regval[7] ; reg:b_register|regval[0]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.894      ; 1.305      ;
; 0.327 ; reg:instruction_register|regval[7] ; reg:b_register|regval[5]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.894      ; 1.305      ;
; 0.327 ; reg:instruction_register|regval[7] ; reg:b_register|regval[4]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.894      ; 1.305      ;
; 0.329 ; reg:instruction_register|regval[6] ; outreg:output_register|regval[4]                                                                                           ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.894      ; 1.307      ;
; 0.338 ; reg:instruction_register|regval[5] ; outreg:output_register|regval[7]                                                                                           ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.894      ; 1.316      ;
; 0.338 ; reg:instruction_register|regval[5] ; outreg:output_register|regval[6]                                                                                           ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.894      ; 1.316      ;
; 0.338 ; reg:instruction_register|regval[5] ; outreg:output_register|regval[5]                                                                                           ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.894      ; 1.316      ;
; 0.338 ; reg:instruction_register|regval[5] ; outreg:output_register|regval[3]                                                                                           ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.894      ; 1.316      ;
; 0.338 ; reg:instruction_register|regval[5] ; outreg:output_register|regval[2]                                                                                           ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.894      ; 1.316      ;
; 0.338 ; reg:instruction_register|regval[5] ; outreg:output_register|regval[1]                                                                                           ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.894      ; 1.316      ;
; 0.338 ; reg:instruction_register|regval[5] ; outreg:output_register|regval[0]                                                                                           ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.894      ; 1.316      ;
; 0.348 ; microcounter:mc|counter_val[1]     ; microcounter:mc|counter_val[3]                                                                                             ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.027      ; 0.459      ;
; 0.357 ; reg:instruction_register|regval[5] ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_we_reg       ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.139      ; 1.600      ;
; 0.368 ; reg:a_register|regval[6]           ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_datain_reg0  ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.323      ; 0.795      ;
; 0.377 ; reg:instruction_register|regval[6] ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_address_reg0 ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.139      ; 1.620      ;
; 0.383 ; reg:instruction_register|regval[4] ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_datain_reg0  ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.274      ; 1.761      ;
; 0.393 ; microcounter:mc|counter_val[2]     ; microcounter:mc|counter_val[3]                                                                                             ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.027      ; 0.504      ;
; 0.429 ; reg:a_register|regval[5]           ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_datain_reg0  ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.323      ; 0.856      ;
; 0.434 ; reg:instruction_register|regval[6] ; reg:a_register|regval[4]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.893      ; 1.411      ;
; 0.434 ; reg:instruction_register|regval[6] ; reg:a_register|regval[3]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.893      ; 1.411      ;
; 0.434 ; reg:instruction_register|regval[6] ; reg:a_register|regval[0]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.893      ; 1.411      ;
; 0.436 ; reg:instruction_register|regval[6] ; reg:a_register|regval[6]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.891      ; 1.411      ;
; 0.443 ; reg:instruction_register|regval[5] ; outreg:output_register|regval[4]                                                                                           ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.894      ; 1.421      ;
; 0.449 ; reg:instruction_register|regval[5] ; reg:b_register|regval[7]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.894      ; 1.427      ;
; 0.449 ; reg:instruction_register|regval[5] ; reg:b_register|regval[6]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.894      ; 1.427      ;
; 0.449 ; reg:instruction_register|regval[5] ; reg:b_register|regval[5]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.894      ; 1.427      ;
; 0.449 ; reg:instruction_register|regval[5] ; reg:b_register|regval[4]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.894      ; 1.427      ;
; 0.449 ; reg:instruction_register|regval[5] ; reg:b_register|regval[2]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.894      ; 1.427      ;
; 0.449 ; reg:instruction_register|regval[5] ; reg:b_register|regval[1]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.894      ; 1.427      ;
; 0.449 ; reg:instruction_register|regval[5] ; reg:b_register|regval[0]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.894      ; 1.427      ;
; 0.454 ; pc:program_counter|pc_val[5]       ; pc:program_counter|pc_val[6]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; pc:program_counter|pc_val[3]       ; pc:program_counter|pc_val[4]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; reg:instruction_register|regval[4] ; reg:a_register|regval[4]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.026      ; 1.565      ;
; 0.455 ; reg:instruction_register|regval[4] ; reg:a_register|regval[3]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.026      ; 1.565      ;
; 0.455 ; reg:instruction_register|regval[4] ; reg:a_register|regval[0]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.026      ; 1.565      ;
; 0.455 ; pc:program_counter|pc_val[1]       ; pc:program_counter|pc_val[2]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.462 ; reg:instruction_register|regval[1] ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_datain_reg0  ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.323      ; 0.889      ;
; 0.465 ; pc:program_counter|pc_val[6]       ; pc:program_counter|pc_val[7]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; pc:program_counter|pc_val[0]       ; pc:program_counter|pc_val[1]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.466 ; reg:instruction_register|regval[4] ; outreg:output_register|regval[4]                                                                                           ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.027      ; 1.577      ;
; 0.466 ; pc:program_counter|pc_val[2]       ; pc:program_counter|pc_val[3]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; pc:program_counter|pc_val[4]       ; pc:program_counter|pc_val[5]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.036      ; 0.586      ;
; 0.468 ; pc:program_counter|pc_val[0]       ; pc:program_counter|pc_val[2]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.469 ; pc:program_counter|pc_val[4]       ; pc:program_counter|pc_val[6]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.036      ; 0.589      ;
; 0.469 ; pc:program_counter|pc_val[2]       ; pc:program_counter|pc_val[4]                                                                                               ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.036      ; 0.589      ;
; 0.472 ; reg:instruction_register|regval[7] ; reg:b_register|regval[3]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.890      ; 1.446      ;
; 0.484 ; reg:instruction_register|regval[0] ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_address_reg0 ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.321      ; 0.909      ;
; 0.491 ; reg:instruction_register|regval[5] ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_address_reg0 ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 1.139      ; 1.734      ;
; 0.502 ; reg:instruction_register|regval[0] ; progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|ram_block1a0~porta_datain_reg0  ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.323      ; 0.929      ;
; 0.510 ; microcounter:mc|counter_val[0]     ; microcounter:mc|counter_val[2]                                                                                             ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.027      ; 0.621      ;
; 0.516 ; reg:instruction_register|regval[5] ; reg:a_register|regval[5]                                                                                                   ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 0.000        ; 0.891      ; 1.491      ;
+-------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_in'                                                                                                            ;
+-------+---------------------------+---------------------------+---------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                   ; Launch Clock              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+---------------------------+---------------------------+-------------+--------------+------------+------------+
; 0.165 ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; clock_in    ; 0.000        ; 1.371      ; 1.755      ;
; 0.709 ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; clock_in    ; -0.500       ; 1.371      ; 1.799      ;
+-------+---------------------------+---------------------------+---------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                      ;
+----------------------------+----------+-------+----------+---------+---------------------+
; Clock                      ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack           ; -5.528   ; 0.152 ; N/A      ; N/A     ; -3.000              ;
;  clock_in                  ; -0.359   ; 0.165 ; N/A      ; N/A     ; -3.000              ;
;  clockdiv:clocker|ctval[0] ; -5.528   ; 0.152 ; N/A      ; N/A     ; -2.174              ;
; Design-wide TNS            ; -182.179 ; 0.0   ; 0.0      ; 0.0     ; -55.522             ;
;  clock_in                  ; -0.359   ; 0.000 ; N/A      ; N/A     ; -4.000              ;
;  clockdiv:clocker|ctval[0] ; -181.820 ; 0.000 ; N/A      ; N/A     ; -51.522             ;
+----------------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; cpu_out[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cpu_out[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cpu_out[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cpu_out[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cpu_out[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cpu_out[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cpu_out[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cpu_out[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clear_in                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clock_in                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; cpu_out[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; cpu_out[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; cpu_out[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; cpu_out[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; cpu_out[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; cpu_out[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; cpu_out[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; cpu_out[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; cpu_out[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; cpu_out[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; cpu_out[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; cpu_out[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; cpu_out[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; cpu_out[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; cpu_out[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; cpu_out[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; cpu_out[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; cpu_out[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; cpu_out[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; cpu_out[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; cpu_out[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; cpu_out[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; cpu_out[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; cpu_out[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                   ;
+---------------------------+---------------------------+----------+----------+----------+----------+
; From Clock                ; To Clock                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------+---------------------------+----------+----------+----------+----------+
; clockdiv:clocker|ctval[0] ; clock_in                  ; 1        ; 1        ; 0        ; 0        ;
; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 3585     ; 2976     ; 0        ; 10       ;
+---------------------------+---------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                    ;
+---------------------------+---------------------------+----------+----------+----------+----------+
; From Clock                ; To Clock                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------+---------------------------+----------+----------+----------+----------+
; clockdiv:clocker|ctval[0] ; clock_in                  ; 1        ; 1        ; 0        ; 0        ;
; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; 3585     ; 2976     ; 0        ; 10       ;
+---------------------------+---------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 45    ; 45   ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 8     ; 8    ;
+---------------------------------+-------+------+


+----------------------------------------------------------------------------+
; Clock Status Summary                                                       ;
+---------------------------+---------------------------+------+-------------+
; Target                    ; Clock                     ; Type ; Status      ;
+---------------------------+---------------------------+------+-------------+
; clock_in                  ; clock_in                  ; Base ; Constrained ;
; clockdiv:clocker|ctval[0] ; clockdiv:clocker|ctval[0] ; Base ; Constrained ;
+---------------------------+---------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; clear_in   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; cpu_out[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cpu_out[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cpu_out[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cpu_out[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cpu_out[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cpu_out[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cpu_out[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cpu_out[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; clear_in   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; cpu_out[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cpu_out[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cpu_out[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cpu_out[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cpu_out[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cpu_out[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cpu_out[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cpu_out[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Processing started: Mon May 27 21:03:31 2024
Info: Command: quartus_sta embedsystems -c embedsystems
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'embedsystems.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clockdiv:clocker|ctval[0] clockdiv:clocker|ctval[0]
    Info (332105): create_clock -period 1.000 -name clock_in clock_in
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.528
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.528            -181.820 clockdiv:clocker|ctval[0] 
    Info (332119):    -0.359              -0.359 clock_in 
Info (332146): Worst-case hold slack is 0.265
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.265               0.000 clock_in 
    Info (332119):     0.312               0.000 clockdiv:clocker|ctval[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -4.000 clock_in 
    Info (332119):    -2.174             -51.522 clockdiv:clocker|ctval[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.826
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.826            -158.324 clockdiv:clocker|ctval[0] 
    Info (332119):    -0.238              -0.238 clock_in 
Info (332146): Worst-case hold slack is 0.216
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.216               0.000 clock_in 
    Info (332119):     0.309               0.000 clockdiv:clocker|ctval[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -4.000 clock_in 
    Info (332119):    -2.174             -51.522 clockdiv:clocker|ctval[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.534
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.534             -76.261 clockdiv:clocker|ctval[0] 
    Info (332119):    -0.011              -0.011 clock_in 
Info (332146): Worst-case hold slack is 0.152
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.152               0.000 clockdiv:clocker|ctval[0] 
    Info (332119):     0.165               0.000 clock_in 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -4.000 clock_in 
    Info (332119):    -1.000             -48.000 clockdiv:clocker|ctval[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4796 megabytes
    Info: Processing ended: Mon May 27 21:03:33 2024
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


