// SPDX-FileCopyrightText: Â© 2025 Tenstorrent AI ULC
//
// SPDX-License-Identifier: Apache-2.0
// Version: FFN1.3.0

/*******************************************************************************
 * Header file for register addresses and fields
 *
 * This file was AUTO-GENERATED by this script:
 *       create_reg_c_header.py   (r2024-08-02)
 * ... from this input file:
 *       overlay.rdl
 * ... using this as the target address space:
 *       overlay
 *
 * This file should not be modified by hand.
 *
 ******************************************************************************/

#ifndef OVERLAY_REG_H
#define OVERLAY_REG_H

#include <stdint.h>

//==============================================================================
// Addresses for Address Map: overlay
//==============================================================================

#define OVERLAY_REG_MAP_BASE_ADDR (0x00000000)
#define OVERLAY_REG_MAP_SIZE (0x08207008)

//==============================================================================
// Addresses for Address Map: memory_port_cacheable
//==============================================================================

#define MEMORY_PORT_CACHEABLE_REG_MAP_BASE_ADDR (0x00000000)
#define MEMORY_PORT_CACHEABLE_REG_MAP_SIZE (0x00400000)

//==============================================================================
// Memory: mem_port
//==============================================================================

#define MEMORY_PORT_CACHEABLE_MEM_PORT_MEM_BASE_ADDR (0x00000000)
#define MEMORY_PORT_CACHEABLE_MEM_PORT_MEM_SIZE (0x00400000)

//==============================================================================
// Addresses for Address Map: memory_port_noncacheable
//==============================================================================

#define MEMORY_PORT_NONCACHEABLE_REG_MAP_BASE_ADDR (0x00400000)
#define MEMORY_PORT_NONCACHEABLE_REG_MAP_SIZE (0x00400000)

//==============================================================================
// Memory: mem_port
//==============================================================================

#define MEMORY_PORT_NONCACHEABLE_MEM_PORT_MEM_BASE_ADDR (0x00400000)
#define MEMORY_PORT_NONCACHEABLE_MEM_PORT_MEM_SIZE (0x00400000)

//==============================================================================
// Addresses for Address Map: edc_biu_map
//==============================================================================

#define EDC_BIU_MAP_REG_MAP_BASE_ADDR (0x01800000)
#define EDC_BIU_MAP_REG_MAP_SIZE (0x00000040)

//==============================================================================
// Register File: edc_biu
//==============================================================================

#define EDC_BIU_MAP_EDC_BIU_REG_FILE_BASE_ADDR (0x01800000)
#define EDC_BIU_MAP_EDC_BIU_REG_FILE_SIZE (0x00000040)

#define EDC_BIU_MAP_EDC_BIU_ID_REG_OFFSET (0x00000000)
#define EDC_BIU_MAP_EDC_BIU_ID_REG_ADDR (0x01800000)
#define EDC_BIU_MAP_EDC_BIU_STAT_REG_OFFSET (0x00000004)
#define EDC_BIU_MAP_EDC_BIU_STAT_REG_ADDR (0x01800004)
#define EDC_BIU_MAP_EDC_BIU_CTRL_REG_OFFSET (0x00000008)
#define EDC_BIU_MAP_EDC_BIU_CTRL_REG_ADDR (0x01800008)
#define EDC_BIU_MAP_EDC_BIU_IRQ_EN_REG_OFFSET (0x0000000C)
#define EDC_BIU_MAP_EDC_BIU_IRQ_EN_REG_ADDR (0x0180000C)
#define EDC_BIU_MAP_EDC_BIU_RSP_HDR0_REG_OFFSET (0x00000010)
#define EDC_BIU_MAP_EDC_BIU_RSP_HDR0_REG_ADDR (0x01800010)
#define EDC_BIU_MAP_EDC_BIU_RSP_HDR1_REG_OFFSET (0x00000014)
#define EDC_BIU_MAP_EDC_BIU_RSP_HDR1_REG_ADDR (0x01800014)
#define EDC_BIU_MAP_EDC_BIU_RSP_DATA_0__REG_OFFSET (0x00000018)
#define EDC_BIU_MAP_EDC_BIU_RSP_DATA_0__REG_ADDR (0x01800018)
#define EDC_BIU_MAP_EDC_BIU_RSP_DATA_1__REG_OFFSET (0x0000001C)
#define EDC_BIU_MAP_EDC_BIU_RSP_DATA_1__REG_ADDR (0x0180001C)
#define EDC_BIU_MAP_EDC_BIU_RSP_DATA_2__REG_OFFSET (0x00000020)
#define EDC_BIU_MAP_EDC_BIU_RSP_DATA_2__REG_ADDR (0x01800020)
#define EDC_BIU_MAP_EDC_BIU_RSP_DATA_3__REG_OFFSET (0x00000024)
#define EDC_BIU_MAP_EDC_BIU_RSP_DATA_3__REG_ADDR (0x01800024)
#define EDC_BIU_MAP_EDC_BIU_REQ_HDR0_REG_OFFSET (0x00000028)
#define EDC_BIU_MAP_EDC_BIU_REQ_HDR0_REG_ADDR (0x01800028)
#define EDC_BIU_MAP_EDC_BIU_REQ_HDR1_REG_OFFSET (0x0000002C)
#define EDC_BIU_MAP_EDC_BIU_REQ_HDR1_REG_ADDR (0x0180002C)
#define EDC_BIU_MAP_EDC_BIU_REQ_DATA_0__REG_OFFSET (0x00000030)
#define EDC_BIU_MAP_EDC_BIU_REQ_DATA_0__REG_ADDR (0x01800030)
#define EDC_BIU_MAP_EDC_BIU_REQ_DATA_1__REG_OFFSET (0x00000034)
#define EDC_BIU_MAP_EDC_BIU_REQ_DATA_1__REG_ADDR (0x01800034)
#define EDC_BIU_MAP_EDC_BIU_REQ_DATA_2__REG_OFFSET (0x00000038)
#define EDC_BIU_MAP_EDC_BIU_REQ_DATA_2__REG_ADDR (0x01800038)
#define EDC_BIU_MAP_EDC_BIU_REQ_DATA_3__REG_OFFSET (0x0000003C)
#define EDC_BIU_MAP_EDC_BIU_REQ_DATA_3__REG_ADDR (0x0180003C)

//==============================================================================
// Addresses for Address Map: tt_cluster_ctrl
//==============================================================================

#define TT_CLUSTER_CTRL_REG_MAP_BASE_ADDR (0x03000000)
#define TT_CLUSTER_CTRL_REG_MAP_SIZE (0x00000354)

#define TT_CLUSTER_CTRL_RESET_VECTOR_0__REG_OFFSET (0x00000000)
#define TT_CLUSTER_CTRL_RESET_VECTOR_0__REG_ADDR (0x03000000)
#define TT_CLUSTER_CTRL_RESET_VECTOR_1__REG_OFFSET (0x00000008)
#define TT_CLUSTER_CTRL_RESET_VECTOR_1__REG_ADDR (0x03000008)
#define TT_CLUSTER_CTRL_RESET_VECTOR_2__REG_OFFSET (0x00000010)
#define TT_CLUSTER_CTRL_RESET_VECTOR_2__REG_ADDR (0x03000010)
#define TT_CLUSTER_CTRL_RESET_VECTOR_3__REG_OFFSET (0x00000018)
#define TT_CLUSTER_CTRL_RESET_VECTOR_3__REG_ADDR (0x03000018)
#define TT_CLUSTER_CTRL_RESET_VECTOR_4__REG_OFFSET (0x00000020)
#define TT_CLUSTER_CTRL_RESET_VECTOR_4__REG_ADDR (0x03000020)
#define TT_CLUSTER_CTRL_RESET_VECTOR_5__REG_OFFSET (0x00000028)
#define TT_CLUSTER_CTRL_RESET_VECTOR_5__REG_ADDR (0x03000028)
#define TT_CLUSTER_CTRL_RESET_VECTOR_6__REG_OFFSET (0x00000030)
#define TT_CLUSTER_CTRL_RESET_VECTOR_6__REG_ADDR (0x03000030)
#define TT_CLUSTER_CTRL_RESET_VECTOR_7__REG_OFFSET (0x00000038)
#define TT_CLUSTER_CTRL_RESET_VECTOR_7__REG_ADDR (0x03000038)
#define TT_CLUSTER_CTRL_SCRATCH_0__REG_OFFSET (0x00000040)
#define TT_CLUSTER_CTRL_SCRATCH_0__REG_ADDR (0x03000040)
#define TT_CLUSTER_CTRL_SCRATCH_1__REG_OFFSET (0x00000044)
#define TT_CLUSTER_CTRL_SCRATCH_1__REG_ADDR (0x03000044)
#define TT_CLUSTER_CTRL_SCRATCH_2__REG_OFFSET (0x00000048)
#define TT_CLUSTER_CTRL_SCRATCH_2__REG_ADDR (0x03000048)
#define TT_CLUSTER_CTRL_SCRATCH_3__REG_OFFSET (0x0000004C)
#define TT_CLUSTER_CTRL_SCRATCH_3__REG_ADDR (0x0300004C)
#define TT_CLUSTER_CTRL_SCRATCH_4__REG_OFFSET (0x00000050)
#define TT_CLUSTER_CTRL_SCRATCH_4__REG_ADDR (0x03000050)
#define TT_CLUSTER_CTRL_SCRATCH_5__REG_OFFSET (0x00000054)
#define TT_CLUSTER_CTRL_SCRATCH_5__REG_ADDR (0x03000054)
#define TT_CLUSTER_CTRL_SCRATCH_6__REG_OFFSET (0x00000058)
#define TT_CLUSTER_CTRL_SCRATCH_6__REG_ADDR (0x03000058)
#define TT_CLUSTER_CTRL_SCRATCH_7__REG_OFFSET (0x0000005C)
#define TT_CLUSTER_CTRL_SCRATCH_7__REG_ADDR (0x0300005C)
#define TT_CLUSTER_CTRL_SCRATCH_8__REG_OFFSET (0x00000060)
#define TT_CLUSTER_CTRL_SCRATCH_8__REG_ADDR (0x03000060)
#define TT_CLUSTER_CTRL_SCRATCH_9__REG_OFFSET (0x00000064)
#define TT_CLUSTER_CTRL_SCRATCH_9__REG_ADDR (0x03000064)
#define TT_CLUSTER_CTRL_SCRATCH_10__REG_OFFSET (0x00000068)
#define TT_CLUSTER_CTRL_SCRATCH_10__REG_ADDR (0x03000068)
#define TT_CLUSTER_CTRL_SCRATCH_11__REG_OFFSET (0x0000006C)
#define TT_CLUSTER_CTRL_SCRATCH_11__REG_ADDR (0x0300006C)
#define TT_CLUSTER_CTRL_SCRATCH_12__REG_OFFSET (0x00000070)
#define TT_CLUSTER_CTRL_SCRATCH_12__REG_ADDR (0x03000070)
#define TT_CLUSTER_CTRL_SCRATCH_13__REG_OFFSET (0x00000074)
#define TT_CLUSTER_CTRL_SCRATCH_13__REG_ADDR (0x03000074)
#define TT_CLUSTER_CTRL_SCRATCH_14__REG_OFFSET (0x00000078)
#define TT_CLUSTER_CTRL_SCRATCH_14__REG_ADDR (0x03000078)
#define TT_CLUSTER_CTRL_SCRATCH_15__REG_OFFSET (0x0000007C)
#define TT_CLUSTER_CTRL_SCRATCH_15__REG_ADDR (0x0300007C)
#define TT_CLUSTER_CTRL_SCRATCH_16__REG_OFFSET (0x00000080)
#define TT_CLUSTER_CTRL_SCRATCH_16__REG_ADDR (0x03000080)
#define TT_CLUSTER_CTRL_SCRATCH_17__REG_OFFSET (0x00000084)
#define TT_CLUSTER_CTRL_SCRATCH_17__REG_ADDR (0x03000084)
#define TT_CLUSTER_CTRL_SCRATCH_18__REG_OFFSET (0x00000088)
#define TT_CLUSTER_CTRL_SCRATCH_18__REG_ADDR (0x03000088)
#define TT_CLUSTER_CTRL_SCRATCH_19__REG_OFFSET (0x0000008C)
#define TT_CLUSTER_CTRL_SCRATCH_19__REG_ADDR (0x0300008C)
#define TT_CLUSTER_CTRL_SCRATCH_20__REG_OFFSET (0x00000090)
#define TT_CLUSTER_CTRL_SCRATCH_20__REG_ADDR (0x03000090)
#define TT_CLUSTER_CTRL_SCRATCH_21__REG_OFFSET (0x00000094)
#define TT_CLUSTER_CTRL_SCRATCH_21__REG_ADDR (0x03000094)
#define TT_CLUSTER_CTRL_SCRATCH_22__REG_OFFSET (0x00000098)
#define TT_CLUSTER_CTRL_SCRATCH_22__REG_ADDR (0x03000098)
#define TT_CLUSTER_CTRL_SCRATCH_23__REG_OFFSET (0x0000009C)
#define TT_CLUSTER_CTRL_SCRATCH_23__REG_ADDR (0x0300009C)
#define TT_CLUSTER_CTRL_SCRATCH_24__REG_OFFSET (0x000000A0)
#define TT_CLUSTER_CTRL_SCRATCH_24__REG_ADDR (0x030000A0)
#define TT_CLUSTER_CTRL_SCRATCH_25__REG_OFFSET (0x000000A4)
#define TT_CLUSTER_CTRL_SCRATCH_25__REG_ADDR (0x030000A4)
#define TT_CLUSTER_CTRL_SCRATCH_26__REG_OFFSET (0x000000A8)
#define TT_CLUSTER_CTRL_SCRATCH_26__REG_ADDR (0x030000A8)
#define TT_CLUSTER_CTRL_SCRATCH_27__REG_OFFSET (0x000000AC)
#define TT_CLUSTER_CTRL_SCRATCH_27__REG_ADDR (0x030000AC)
#define TT_CLUSTER_CTRL_SCRATCH_28__REG_OFFSET (0x000000B0)
#define TT_CLUSTER_CTRL_SCRATCH_28__REG_ADDR (0x030000B0)
#define TT_CLUSTER_CTRL_SCRATCH_29__REG_OFFSET (0x000000B4)
#define TT_CLUSTER_CTRL_SCRATCH_29__REG_ADDR (0x030000B4)
#define TT_CLUSTER_CTRL_SCRATCH_30__REG_OFFSET (0x000000B8)
#define TT_CLUSTER_CTRL_SCRATCH_30__REG_ADDR (0x030000B8)
#define TT_CLUSTER_CTRL_SCRATCH_31__REG_OFFSET (0x000000BC)
#define TT_CLUSTER_CTRL_SCRATCH_31__REG_ADDR (0x030000BC)
#define TT_CLUSTER_CTRL_ROCC_MEM_CHICKEN_REG_OFFSET (0x000000C0)
#define TT_CLUSTER_CTRL_ROCC_MEM_CHICKEN_REG_ADDR (0x030000C0)
#define TT_CLUSTER_CTRL_SCATTER_LIST_MAGIC_NUM_LO_REG_OFFSET (0x000000C4)
#define TT_CLUSTER_CTRL_SCATTER_LIST_MAGIC_NUM_LO_REG_ADDR (0x030000C4)
#define TT_CLUSTER_CTRL_SCATTER_LIST_MAGIC_NUM_HI_REG_OFFSET (0x000000C8)
#define TT_CLUSTER_CTRL_SCATTER_LIST_MAGIC_NUM_HI_REG_ADDR (0x030000C8)
#define TT_CLUSTER_CTRL_CLOCK_GATING_REG_OFFSET (0x000000CC)
#define TT_CLUSTER_CTRL_CLOCK_GATING_REG_ADDR (0x030000CC)
#define TT_CLUSTER_CTRL_CLOCK_GATING_HYST_REG_OFFSET (0x000000D0)
#define TT_CLUSTER_CTRL_CLOCK_GATING_HYST_REG_ADDR (0x030000D0)
#define TT_CLUSTER_CTRL_WB_PC_REG_C0_REG_OFFSET (0x000000D8)
#define TT_CLUSTER_CTRL_WB_PC_REG_C0_REG_ADDR (0x030000D8)
#define TT_CLUSTER_CTRL_WB_PC_REG_C1_REG_OFFSET (0x000000E0)
#define TT_CLUSTER_CTRL_WB_PC_REG_C1_REG_ADDR (0x030000E0)
#define TT_CLUSTER_CTRL_WB_PC_REG_C2_REG_OFFSET (0x000000E8)
#define TT_CLUSTER_CTRL_WB_PC_REG_C2_REG_ADDR (0x030000E8)
#define TT_CLUSTER_CTRL_WB_PC_REG_C3_REG_OFFSET (0x000000F0)
#define TT_CLUSTER_CTRL_WB_PC_REG_C3_REG_ADDR (0x030000F0)
#define TT_CLUSTER_CTRL_WB_PC_REG_C4_REG_OFFSET (0x000000F8)
#define TT_CLUSTER_CTRL_WB_PC_REG_C4_REG_ADDR (0x030000F8)
#define TT_CLUSTER_CTRL_WB_PC_REG_C5_REG_OFFSET (0x00000100)
#define TT_CLUSTER_CTRL_WB_PC_REG_C5_REG_ADDR (0x03000100)
#define TT_CLUSTER_CTRL_WB_PC_REG_C6_REG_OFFSET (0x00000108)
#define TT_CLUSTER_CTRL_WB_PC_REG_C6_REG_ADDR (0x03000108)
#define TT_CLUSTER_CTRL_WB_PC_REG_C7_REG_OFFSET (0x00000110)
#define TT_CLUSTER_CTRL_WB_PC_REG_C7_REG_ADDR (0x03000110)
#define TT_CLUSTER_CTRL_WB_PC_CTRL_REG_OFFSET (0x00000118)
#define TT_CLUSTER_CTRL_WB_PC_CTRL_REG_ADDR (0x03000118)
#define TT_CLUSTER_CTRL_ECC_PARITY_CONTROL_REG_OFFSET (0x0000011C)
#define TT_CLUSTER_CTRL_ECC_PARITY_CONTROL_REG_ADDR (0x0300011C)
#define TT_CLUSTER_CTRL_ECC_PARITY_STATUS_REG_OFFSET (0x00000120)
#define TT_CLUSTER_CTRL_ECC_PARITY_STATUS_REG_ADDR (0x03000120)
#define TT_CLUSTER_CTRL_NOC_SNOOP_TL_MASTER_CFG_REG_OFFSET (0x00000124)
#define TT_CLUSTER_CTRL_NOC_SNOOP_TL_MASTER_CFG_REG_ADDR (0x03000124)
#define TT_CLUSTER_CTRL_ASSERTS_REG_OFFSET (0x00000128)
#define TT_CLUSTER_CTRL_ASSERTS_REG_ADDR (0x03000128)
#define TT_CLUSTER_CTRL_PREFETCHER_CONTROL_REG_OFFSET (0x0000012C)
#define TT_CLUSTER_CTRL_PREFETCHER_CONTROL_REG_ADDR (0x0300012C)
#define TT_CLUSTER_CTRL_BUS_ERROR_UNIT_DATA_C0_REG_OFFSET (0x00000130)
#define TT_CLUSTER_CTRL_BUS_ERROR_UNIT_DATA_C0_REG_ADDR (0x03000130)
#define TT_CLUSTER_CTRL_BUS_ERROR_UNIT_DATA_C1_REG_OFFSET (0x00000138)
#define TT_CLUSTER_CTRL_BUS_ERROR_UNIT_DATA_C1_REG_ADDR (0x03000138)
#define TT_CLUSTER_CTRL_BUS_ERROR_UNIT_DATA_C2_REG_OFFSET (0x00000140)
#define TT_CLUSTER_CTRL_BUS_ERROR_UNIT_DATA_C2_REG_ADDR (0x03000140)
#define TT_CLUSTER_CTRL_BUS_ERROR_UNIT_DATA_C3_REG_OFFSET (0x00000148)
#define TT_CLUSTER_CTRL_BUS_ERROR_UNIT_DATA_C3_REG_ADDR (0x03000148)
#define TT_CLUSTER_CTRL_BUS_ERROR_UNIT_DATA_C4_REG_OFFSET (0x00000150)
#define TT_CLUSTER_CTRL_BUS_ERROR_UNIT_DATA_C4_REG_ADDR (0x03000150)
#define TT_CLUSTER_CTRL_BUS_ERROR_UNIT_DATA_C5_REG_OFFSET (0x00000158)
#define TT_CLUSTER_CTRL_BUS_ERROR_UNIT_DATA_C5_REG_ADDR (0x03000158)
#define TT_CLUSTER_CTRL_BUS_ERROR_UNIT_DATA_C6_REG_OFFSET (0x00000160)
#define TT_CLUSTER_CTRL_BUS_ERROR_UNIT_DATA_C6_REG_ADDR (0x03000160)
#define TT_CLUSTER_CTRL_BUS_ERROR_UNIT_DATA_C7_REG_OFFSET (0x00000168)
#define TT_CLUSTER_CTRL_BUS_ERROR_UNIT_DATA_C7_REG_ADDR (0x03000168)
#define TT_CLUSTER_CTRL_L2_DIR_ERRORS_0__REG_OFFSET (0x00000170)
#define TT_CLUSTER_CTRL_L2_DIR_ERRORS_0__REG_ADDR (0x03000170)
#define TT_CLUSTER_CTRL_L2_DIR_ERRORS_1__REG_OFFSET (0x00000174)
#define TT_CLUSTER_CTRL_L2_DIR_ERRORS_1__REG_ADDR (0x03000174)
#define TT_CLUSTER_CTRL_L2_DIR_ERRORS_2__REG_OFFSET (0x00000178)
#define TT_CLUSTER_CTRL_L2_DIR_ERRORS_2__REG_ADDR (0x03000178)
#define TT_CLUSTER_CTRL_L2_DIR_ERRORS_3__REG_OFFSET (0x0000017C)
#define TT_CLUSTER_CTRL_L2_DIR_ERRORS_3__REG_ADDR (0x0300017C)
#define TT_CLUSTER_CTRL_L2_BANKS_ERRORS_0__REG_OFFSET (0x00000180)
#define TT_CLUSTER_CTRL_L2_BANKS_ERRORS_0__REG_ADDR (0x03000180)
#define TT_CLUSTER_CTRL_L2_BANKS_ERRORS_1__REG_OFFSET (0x00000184)
#define TT_CLUSTER_CTRL_L2_BANKS_ERRORS_1__REG_ADDR (0x03000184)
#define TT_CLUSTER_CTRL_L2_BANKS_ERRORS_2__REG_OFFSET (0x00000188)
#define TT_CLUSTER_CTRL_L2_BANKS_ERRORS_2__REG_ADDR (0x03000188)
#define TT_CLUSTER_CTRL_L2_BANKS_ERRORS_3__REG_OFFSET (0x0000018C)
#define TT_CLUSTER_CTRL_L2_BANKS_ERRORS_3__REG_ADDR (0x0300018C)
#define TT_CLUSTER_CTRL_L2_BANKS_ERRORS_4__REG_OFFSET (0x00000190)
#define TT_CLUSTER_CTRL_L2_BANKS_ERRORS_4__REG_ADDR (0x03000190)
#define TT_CLUSTER_CTRL_L2_BANKS_ERRORS_5__REG_OFFSET (0x00000194)
#define TT_CLUSTER_CTRL_L2_BANKS_ERRORS_5__REG_ADDR (0x03000194)
#define TT_CLUSTER_CTRL_L2_BANKS_ERRORS_6__REG_OFFSET (0x00000198)
#define TT_CLUSTER_CTRL_L2_BANKS_ERRORS_6__REG_ADDR (0x03000198)
#define TT_CLUSTER_CTRL_L2_BANKS_ERRORS_7__REG_OFFSET (0x0000019C)
#define TT_CLUSTER_CTRL_L2_BANKS_ERRORS_7__REG_ADDR (0x0300019C)
#define TT_CLUSTER_CTRL_L2_BANKS_ERRORS_8__REG_OFFSET (0x000001A0)
#define TT_CLUSTER_CTRL_L2_BANKS_ERRORS_8__REG_ADDR (0x030001A0)
#define TT_CLUSTER_CTRL_L2_BANKS_ERRORS_9__REG_OFFSET (0x000001A4)
#define TT_CLUSTER_CTRL_L2_BANKS_ERRORS_9__REG_ADDR (0x030001A4)
#define TT_CLUSTER_CTRL_L2_BANKS_ERRORS_10__REG_OFFSET (0x000001A8)
#define TT_CLUSTER_CTRL_L2_BANKS_ERRORS_10__REG_ADDR (0x030001A8)
#define TT_CLUSTER_CTRL_L2_BANKS_ERRORS_11__REG_OFFSET (0x000001AC)
#define TT_CLUSTER_CTRL_L2_BANKS_ERRORS_11__REG_ADDR (0x030001AC)
#define TT_CLUSTER_CTRL_L2_BANKS_ERRORS_12__REG_OFFSET (0x000001B0)
#define TT_CLUSTER_CTRL_L2_BANKS_ERRORS_12__REG_ADDR (0x030001B0)
#define TT_CLUSTER_CTRL_L2_BANKS_ERRORS_13__REG_OFFSET (0x000001B4)
#define TT_CLUSTER_CTRL_L2_BANKS_ERRORS_13__REG_ADDR (0x030001B4)
#define TT_CLUSTER_CTRL_L2_BANKS_ERRORS_14__REG_OFFSET (0x000001B8)
#define TT_CLUSTER_CTRL_L2_BANKS_ERRORS_14__REG_ADDR (0x030001B8)
#define TT_CLUSTER_CTRL_L2_BANKS_ERRORS_15__REG_OFFSET (0x000001BC)
#define TT_CLUSTER_CTRL_L2_BANKS_ERRORS_15__REG_ADDR (0x030001BC)
#define TT_CLUSTER_CTRL_DEBUG_DMACTIVE_REG_OFFSET (0x000001C0)
#define TT_CLUSTER_CTRL_DEBUG_DMACTIVE_REG_ADDR (0x030001C0)
#define TT_CLUSTER_CTRL_DEBUG_DMACTIVEACK_REG_OFFSET (0x000001C4)
#define TT_CLUSTER_CTRL_DEBUG_DMACTIVEACK_REG_ADDR (0x030001C4)

//==============================================================================
// Register File: t6_l1_csr
//==============================================================================

#define TT_CLUSTER_CTRL_T6_L1_CSR_REG_FILE_BASE_ADDR (0x03000200)
#define TT_CLUSTER_CTRL_T6_L1_CSR_REG_FILE_SIZE (0x00000138)

#define TT_CLUSTER_CTRL_T6_L1_CSR_GROUP_HASH_FN_CTRL_REG_OFFSET (0x00000000)
#define TT_CLUSTER_CTRL_T6_L1_CSR_GROUP_HASH_FN_CTRL_REG_ADDR (0x03000200)
#define TT_CLUSTER_CTRL_T6_L1_CSR_GROUP_HASH_FN0_MASK_REG_OFFSET (0x00000004)
#define TT_CLUSTER_CTRL_T6_L1_CSR_GROUP_HASH_FN0_MASK_REG_ADDR (0x03000204)
#define TT_CLUSTER_CTRL_T6_L1_CSR_GROUP_HASH_FN0_MATCH_REG_OFFSET (0x00000008)
#define TT_CLUSTER_CTRL_T6_L1_CSR_GROUP_HASH_FN0_MATCH_REG_ADDR (0x03000208)
#define TT_CLUSTER_CTRL_T6_L1_CSR_GROUP_HASH_FN0_ADDR4_REG_OFFSET (0x0000000C)
#define TT_CLUSTER_CTRL_T6_L1_CSR_GROUP_HASH_FN0_ADDR4_REG_ADDR (0x0300020C)
#define TT_CLUSTER_CTRL_T6_L1_CSR_GROUP_HASH_FN0_ADDR5_REG_OFFSET (0x00000010)
#define TT_CLUSTER_CTRL_T6_L1_CSR_GROUP_HASH_FN0_ADDR5_REG_ADDR (0x03000210)
#define TT_CLUSTER_CTRL_T6_L1_CSR_GROUP_HASH_FN0_ADDR6_REG_OFFSET (0x00000014)
#define TT_CLUSTER_CTRL_T6_L1_CSR_GROUP_HASH_FN0_ADDR6_REG_ADDR (0x03000214)
#define TT_CLUSTER_CTRL_T6_L1_CSR_GROUP_HASH_FN0_ADDR7_REG_OFFSET (0x00000018)
#define TT_CLUSTER_CTRL_T6_L1_CSR_GROUP_HASH_FN0_ADDR7_REG_ADDR (0x03000218)
#define TT_CLUSTER_CTRL_T6_L1_CSR_GROUP_HASH_FN0_ADDR8_REG_OFFSET (0x0000001C)
#define TT_CLUSTER_CTRL_T6_L1_CSR_GROUP_HASH_FN0_ADDR8_REG_ADDR (0x0300021C)
#define TT_CLUSTER_CTRL_T6_L1_CSR_GROUP_HASH_FN0_ADDR9_REG_OFFSET (0x00000020)
#define TT_CLUSTER_CTRL_T6_L1_CSR_GROUP_HASH_FN0_ADDR9_REG_ADDR (0x03000220)
#define TT_CLUSTER_CTRL_T6_L1_CSR_GROUP_HASH_FN0_ADDR10_REG_OFFSET (0x00000024)
#define TT_CLUSTER_CTRL_T6_L1_CSR_GROUP_HASH_FN0_ADDR10_REG_ADDR (0x03000224)
#define TT_CLUSTER_CTRL_T6_L1_CSR_GROUP_HASH_FN0_ADDR11_REG_OFFSET (0x00000028)
#define TT_CLUSTER_CTRL_T6_L1_CSR_GROUP_HASH_FN0_ADDR11_REG_ADDR (0x03000228)
#define TT_CLUSTER_CTRL_T6_L1_CSR_GROUP_HASH_FN0_SWAP_ADDR10_REG_OFFSET (0x0000002C)
#define TT_CLUSTER_CTRL_T6_L1_CSR_GROUP_HASH_FN0_SWAP_ADDR10_REG_ADDR (0x0300022C)
#define TT_CLUSTER_CTRL_T6_L1_CSR_GROUP_HASH_FN0_SWAP_ADDR11_REG_OFFSET (0x00000030)
#define TT_CLUSTER_CTRL_T6_L1_CSR_GROUP_HASH_FN0_SWAP_ADDR11_REG_ADDR (0x03000230)
#define TT_CLUSTER_CTRL_T6_L1_CSR_GROUP_HASH_FN0_SWAP_ADDR12_REG_OFFSET (0x00000034)
#define TT_CLUSTER_CTRL_T6_L1_CSR_GROUP_HASH_FN0_SWAP_ADDR12_REG_ADDR (0x03000234)
#define TT_CLUSTER_CTRL_T6_L1_CSR_GROUP_HASH_FN0_SWAP_ADDR13_REG_OFFSET (0x00000038)
#define TT_CLUSTER_CTRL_T6_L1_CSR_GROUP_HASH_FN0_SWAP_ADDR13_REG_ADDR (0x03000238)
#define TT_CLUSTER_CTRL_T6_L1_CSR_GROUP_HASH_FN0_SWAP_ADDR14_REG_OFFSET (0x0000003C)
#define TT_CLUSTER_CTRL_T6_L1_CSR_GROUP_HASH_FN0_SWAP_ADDR14_REG_ADDR (0x0300023C)
#define TT_CLUSTER_CTRL_T6_L1_CSR_GROUP_HASH_FN0_SWAP_ADDR15_REG_OFFSET (0x00000040)
#define TT_CLUSTER_CTRL_T6_L1_CSR_GROUP_HASH_FN0_SWAP_ADDR15_REG_ADDR (0x03000240)
#define TT_CLUSTER_CTRL_T6_L1_CSR_GROUP_HASH_FN0_SWAP_ADDR16_REG_OFFSET (0x00000044)
#define TT_CLUSTER_CTRL_T6_L1_CSR_GROUP_HASH_FN0_SWAP_ADDR16_REG_ADDR (0x03000244)
#define TT_CLUSTER_CTRL_T6_L1_CSR_GROUP_HASH_FN0_SWAP_ADDR17_REG_OFFSET (0x00000048)
#define TT_CLUSTER_CTRL_T6_L1_CSR_GROUP_HASH_FN0_SWAP_ADDR17_REG_ADDR (0x03000248)
#define TT_CLUSTER_CTRL_T6_L1_CSR_GROUP_HASH_FN0_SWAP_ADDR18_REG_OFFSET (0x0000004C)
#define TT_CLUSTER_CTRL_T6_L1_CSR_GROUP_HASH_FN0_SWAP_ADDR18_REG_ADDR (0x0300024C)
#define TT_CLUSTER_CTRL_T6_L1_CSR_GROUP_HASH_FN0_SWAP_ADDR19_REG_OFFSET (0x00000050)
#define TT_CLUSTER_CTRL_T6_L1_CSR_GROUP_HASH_FN0_SWAP_ADDR19_REG_ADDR (0x03000250)
#define TT_CLUSTER_CTRL_T6_L1_CSR_GROUP_HASH_FN0_SWAP_ADDR20_REG_OFFSET (0x00000054)
#define TT_CLUSTER_CTRL_T6_L1_CSR_GROUP_HASH_FN0_SWAP_ADDR20_REG_ADDR (0x03000254)
#define TT_CLUSTER_CTRL_T6_L1_CSR_GROUP_HASH_FN0_SWAP_ADDR21_REG_OFFSET (0x00000058)
#define TT_CLUSTER_CTRL_T6_L1_CSR_GROUP_HASH_FN0_SWAP_ADDR21_REG_ADDR (0x03000258)
#define TT_CLUSTER_CTRL_T6_L1_CSR_GROUP_HASH_FN1_MASK_REG_OFFSET (0x0000005C)
#define TT_CLUSTER_CTRL_T6_L1_CSR_GROUP_HASH_FN1_MASK_REG_ADDR (0x0300025C)
#define TT_CLUSTER_CTRL_T6_L1_CSR_GROUP_HASH_FN1_MATCH_REG_OFFSET (0x00000060)
#define TT_CLUSTER_CTRL_T6_L1_CSR_GROUP_HASH_FN1_MATCH_REG_ADDR (0x03000260)
#define TT_CLUSTER_CTRL_T6_L1_CSR_GROUP_HASH_FN1_ADDR4_REG_OFFSET (0x00000064)
#define TT_CLUSTER_CTRL_T6_L1_CSR_GROUP_HASH_FN1_ADDR4_REG_ADDR (0x03000264)
#define TT_CLUSTER_CTRL_T6_L1_CSR_GROUP_HASH_FN1_ADDR5_REG_OFFSET (0x00000068)
#define TT_CLUSTER_CTRL_T6_L1_CSR_GROUP_HASH_FN1_ADDR5_REG_ADDR (0x03000268)
#define TT_CLUSTER_CTRL_T6_L1_CSR_GROUP_HASH_FN1_ADDR6_REG_OFFSET (0x0000006C)
#define TT_CLUSTER_CTRL_T6_L1_CSR_GROUP_HASH_FN1_ADDR6_REG_ADDR (0x0300026C)
#define TT_CLUSTER_CTRL_T6_L1_CSR_GROUP_HASH_FN1_ADDR7_REG_OFFSET (0x00000070)
#define TT_CLUSTER_CTRL_T6_L1_CSR_GROUP_HASH_FN1_ADDR7_REG_ADDR (0x03000270)
#define TT_CLUSTER_CTRL_T6_L1_CSR_GROUP_HASH_FN1_ADDR8_REG_OFFSET (0x00000074)
#define TT_CLUSTER_CTRL_T6_L1_CSR_GROUP_HASH_FN1_ADDR8_REG_ADDR (0x03000274)
#define TT_CLUSTER_CTRL_T6_L1_CSR_GROUP_HASH_FN1_ADDR9_REG_OFFSET (0x00000078)
#define TT_CLUSTER_CTRL_T6_L1_CSR_GROUP_HASH_FN1_ADDR9_REG_ADDR (0x03000278)
#define TT_CLUSTER_CTRL_T6_L1_CSR_GROUP_HASH_FN1_ADDR10_REG_OFFSET (0x0000007C)
#define TT_CLUSTER_CTRL_T6_L1_CSR_GROUP_HASH_FN1_ADDR10_REG_ADDR (0x0300027C)
#define TT_CLUSTER_CTRL_T6_L1_CSR_GROUP_HASH_FN1_ADDR11_REG_OFFSET (0x00000080)
#define TT_CLUSTER_CTRL_T6_L1_CSR_GROUP_HASH_FN1_ADDR11_REG_ADDR (0x03000280)
#define TT_CLUSTER_CTRL_T6_L1_CSR_GROUP_HASH_FN1_SWAP_ADDR10_REG_OFFSET (0x00000084)
#define TT_CLUSTER_CTRL_T6_L1_CSR_GROUP_HASH_FN1_SWAP_ADDR10_REG_ADDR (0x03000284)
#define TT_CLUSTER_CTRL_T6_L1_CSR_GROUP_HASH_FN1_SWAP_ADDR11_REG_OFFSET (0x00000088)
#define TT_CLUSTER_CTRL_T6_L1_CSR_GROUP_HASH_FN1_SWAP_ADDR11_REG_ADDR (0x03000288)
#define TT_CLUSTER_CTRL_T6_L1_CSR_GROUP_HASH_FN1_SWAP_ADDR12_REG_OFFSET (0x0000008C)
#define TT_CLUSTER_CTRL_T6_L1_CSR_GROUP_HASH_FN1_SWAP_ADDR12_REG_ADDR (0x0300028C)
#define TT_CLUSTER_CTRL_T6_L1_CSR_GROUP_HASH_FN1_SWAP_ADDR13_REG_OFFSET (0x00000090)
#define TT_CLUSTER_CTRL_T6_L1_CSR_GROUP_HASH_FN1_SWAP_ADDR13_REG_ADDR (0x03000290)
#define TT_CLUSTER_CTRL_T6_L1_CSR_GROUP_HASH_FN1_SWAP_ADDR14_REG_OFFSET (0x00000094)
#define TT_CLUSTER_CTRL_T6_L1_CSR_GROUP_HASH_FN1_SWAP_ADDR14_REG_ADDR (0x03000294)
#define TT_CLUSTER_CTRL_T6_L1_CSR_GROUP_HASH_FN1_SWAP_ADDR15_REG_OFFSET (0x00000098)
#define TT_CLUSTER_CTRL_T6_L1_CSR_GROUP_HASH_FN1_SWAP_ADDR15_REG_ADDR (0x03000298)
#define TT_CLUSTER_CTRL_T6_L1_CSR_GROUP_HASH_FN1_SWAP_ADDR16_REG_OFFSET (0x0000009C)
#define TT_CLUSTER_CTRL_T6_L1_CSR_GROUP_HASH_FN1_SWAP_ADDR16_REG_ADDR (0x0300029C)
#define TT_CLUSTER_CTRL_T6_L1_CSR_GROUP_HASH_FN1_SWAP_ADDR17_REG_OFFSET (0x000000A0)
#define TT_CLUSTER_CTRL_T6_L1_CSR_GROUP_HASH_FN1_SWAP_ADDR17_REG_ADDR (0x030002A0)
#define TT_CLUSTER_CTRL_T6_L1_CSR_GROUP_HASH_FN1_SWAP_ADDR18_REG_OFFSET (0x000000A4)
#define TT_CLUSTER_CTRL_T6_L1_CSR_GROUP_HASH_FN1_SWAP_ADDR18_REG_ADDR (0x030002A4)
#define TT_CLUSTER_CTRL_T6_L1_CSR_GROUP_HASH_FN1_SWAP_ADDR19_REG_OFFSET (0x000000A8)
#define TT_CLUSTER_CTRL_T6_L1_CSR_GROUP_HASH_FN1_SWAP_ADDR19_REG_ADDR (0x030002A8)
#define TT_CLUSTER_CTRL_T6_L1_CSR_GROUP_HASH_FN1_SWAP_ADDR20_REG_OFFSET (0x000000AC)
#define TT_CLUSTER_CTRL_T6_L1_CSR_GROUP_HASH_FN1_SWAP_ADDR20_REG_ADDR (0x030002AC)
#define TT_CLUSTER_CTRL_T6_L1_CSR_GROUP_HASH_FN1_SWAP_ADDR21_REG_OFFSET (0x000000B0)
#define TT_CLUSTER_CTRL_T6_L1_CSR_GROUP_HASH_FN1_SWAP_ADDR21_REG_ADDR (0x030002B0)
#define TT_CLUSTER_CTRL_T6_L1_CSR_IN_ORDER_MASK_REG_OFFSET (0x000000B4)
#define TT_CLUSTER_CTRL_T6_L1_CSR_IN_ORDER_MASK_REG_ADDR (0x030002B4)
#define TT_CLUSTER_CTRL_T6_L1_CSR_IN_ORDER_MATCH_REG_OFFSET (0x000000B8)
#define TT_CLUSTER_CTRL_T6_L1_CSR_IN_ORDER_MATCH_REG_ADDR (0x030002B8)
#define TT_CLUSTER_CTRL_T6_L1_CSR_RW_PORT_CTRL_0__REG_OFFSET (0x000000BC)
#define TT_CLUSTER_CTRL_T6_L1_CSR_RW_PORT_CTRL_0__REG_ADDR (0x030002BC)
#define TT_CLUSTER_CTRL_T6_L1_CSR_RW_PORT_CTRL_1__REG_OFFSET (0x000000C0)
#define TT_CLUSTER_CTRL_T6_L1_CSR_RW_PORT_CTRL_1__REG_ADDR (0x030002C0)
#define TT_CLUSTER_CTRL_T6_L1_CSR_RW_PORT_CTRL_2__REG_OFFSET (0x000000C4)
#define TT_CLUSTER_CTRL_T6_L1_CSR_RW_PORT_CTRL_2__REG_ADDR (0x030002C4)
#define TT_CLUSTER_CTRL_T6_L1_CSR_RW_PORT_CTRL_3__REG_OFFSET (0x000000C8)
#define TT_CLUSTER_CTRL_T6_L1_CSR_RW_PORT_CTRL_3__REG_ADDR (0x030002C8)
#define TT_CLUSTER_CTRL_T6_L1_CSR_RW_PORT_CTRL_4__REG_OFFSET (0x000000CC)
#define TT_CLUSTER_CTRL_T6_L1_CSR_RW_PORT_CTRL_4__REG_ADDR (0x030002CC)
#define TT_CLUSTER_CTRL_T6_L1_CSR_RW_PORT_CTRL_5__REG_OFFSET (0x000000D0)
#define TT_CLUSTER_CTRL_T6_L1_CSR_RW_PORT_CTRL_5__REG_ADDR (0x030002D0)
#define TT_CLUSTER_CTRL_T6_L1_CSR_RW_PORT_STATUS_NOC_ATOMIC_REG_OFFSET (0x000000D4)
#define TT_CLUSTER_CTRL_T6_L1_CSR_RW_PORT_STATUS_NOC_ATOMIC_REG_ADDR (0x030002D4)
#define TT_CLUSTER_CTRL_T6_L1_CSR_RD_PORT_CTRL_0__REG_OFFSET (0x000000D8)
#define TT_CLUSTER_CTRL_T6_L1_CSR_RD_PORT_CTRL_0__REG_ADDR (0x030002D8)
#define TT_CLUSTER_CTRL_T6_L1_CSR_RD_PORT_CTRL_1__REG_OFFSET (0x000000DC)
#define TT_CLUSTER_CTRL_T6_L1_CSR_RD_PORT_CTRL_1__REG_ADDR (0x030002DC)
#define TT_CLUSTER_CTRL_T6_L1_CSR_RD_PORT_CTRL_2__REG_OFFSET (0x000000E0)
#define TT_CLUSTER_CTRL_T6_L1_CSR_RD_PORT_CTRL_2__REG_ADDR (0x030002E0)
#define TT_CLUSTER_CTRL_T6_L1_CSR_RD_PORT_CTRL_3__REG_OFFSET (0x000000E4)
#define TT_CLUSTER_CTRL_T6_L1_CSR_RD_PORT_CTRL_3__REG_ADDR (0x030002E4)
#define TT_CLUSTER_CTRL_T6_L1_CSR_RD_PORT_CTRL_4__REG_OFFSET (0x000000E8)
#define TT_CLUSTER_CTRL_T6_L1_CSR_RD_PORT_CTRL_4__REG_ADDR (0x030002E8)
#define TT_CLUSTER_CTRL_T6_L1_CSR_RD_PORT_CTRL_5__REG_OFFSET (0x000000EC)
#define TT_CLUSTER_CTRL_T6_L1_CSR_RD_PORT_CTRL_5__REG_ADDR (0x030002EC)
#define TT_CLUSTER_CTRL_T6_L1_CSR_RD_PORT_CTRL_6__REG_OFFSET (0x000000F0)
#define TT_CLUSTER_CTRL_T6_L1_CSR_RD_PORT_CTRL_6__REG_ADDR (0x030002F0)
#define TT_CLUSTER_CTRL_T6_L1_CSR_RD_PORT_CTRL_7__REG_OFFSET (0x000000F4)
#define TT_CLUSTER_CTRL_T6_L1_CSR_RD_PORT_CTRL_7__REG_ADDR (0x030002F4)
#define TT_CLUSTER_CTRL_T6_L1_CSR_WR_PORT_CTRL_0__REG_OFFSET (0x000000F8)
#define TT_CLUSTER_CTRL_T6_L1_CSR_WR_PORT_CTRL_0__REG_ADDR (0x030002F8)
#define TT_CLUSTER_CTRL_T6_L1_CSR_WR_PORT_CTRL_1__REG_OFFSET (0x000000FC)
#define TT_CLUSTER_CTRL_T6_L1_CSR_WR_PORT_CTRL_1__REG_ADDR (0x030002FC)
#define TT_CLUSTER_CTRL_T6_L1_CSR_WR_PORT_CTRL_2__REG_OFFSET (0x00000100)
#define TT_CLUSTER_CTRL_T6_L1_CSR_WR_PORT_CTRL_2__REG_ADDR (0x03000300)
#define TT_CLUSTER_CTRL_T6_L1_CSR_WR_PORT_CTRL_3__REG_OFFSET (0x00000104)
#define TT_CLUSTER_CTRL_T6_L1_CSR_WR_PORT_CTRL_3__REG_ADDR (0x03000304)
#define TT_CLUSTER_CTRL_T6_L1_CSR_WR_PORT_CTRL_4__REG_OFFSET (0x00000108)
#define TT_CLUSTER_CTRL_T6_L1_CSR_WR_PORT_CTRL_4__REG_ADDR (0x03000308)
#define TT_CLUSTER_CTRL_T6_L1_CSR_WR_PORT_CTRL_5__REG_OFFSET (0x0000010C)
#define TT_CLUSTER_CTRL_T6_L1_CSR_WR_PORT_CTRL_5__REG_ADDR (0x0300030C)
#define TT_CLUSTER_CTRL_T6_L1_CSR_WR_PORT_CTRL_6__REG_OFFSET (0x00000110)
#define TT_CLUSTER_CTRL_T6_L1_CSR_WR_PORT_CTRL_6__REG_ADDR (0x03000310)
#define TT_CLUSTER_CTRL_T6_L1_CSR_WR_PORT_CTRL_7__REG_OFFSET (0x00000114)
#define TT_CLUSTER_CTRL_T6_L1_CSR_WR_PORT_CTRL_7__REG_ADDR (0x03000314)
#define TT_CLUSTER_CTRL_T6_L1_CSR_WR_PORT_STATUS_0__REG_OFFSET (0x00000118)
#define TT_CLUSTER_CTRL_T6_L1_CSR_WR_PORT_STATUS_0__REG_ADDR (0x03000318)
#define TT_CLUSTER_CTRL_T6_L1_CSR_WR_PORT_STATUS_1__REG_OFFSET (0x0000011C)
#define TT_CLUSTER_CTRL_T6_L1_CSR_WR_PORT_STATUS_1__REG_ADDR (0x0300031C)
#define TT_CLUSTER_CTRL_T6_L1_CSR_WR_PORT_STATUS_2__REG_OFFSET (0x00000120)
#define TT_CLUSTER_CTRL_T6_L1_CSR_WR_PORT_STATUS_2__REG_ADDR (0x03000320)
#define TT_CLUSTER_CTRL_T6_L1_CSR_WR_PORT_STATUS_3__REG_OFFSET (0x00000124)
#define TT_CLUSTER_CTRL_T6_L1_CSR_WR_PORT_STATUS_3__REG_ADDR (0x03000324)
#define TT_CLUSTER_CTRL_T6_L1_CSR_WR_PORT_STATUS_4__REG_OFFSET (0x00000128)
#define TT_CLUSTER_CTRL_T6_L1_CSR_WR_PORT_STATUS_4__REG_ADDR (0x03000328)
#define TT_CLUSTER_CTRL_T6_L1_CSR_WR_PORT_STATUS_5__REG_OFFSET (0x0000012C)
#define TT_CLUSTER_CTRL_T6_L1_CSR_WR_PORT_STATUS_5__REG_ADDR (0x0300032C)
#define TT_CLUSTER_CTRL_T6_L1_CSR_WR_PORT_STATUS_6__REG_OFFSET (0x00000130)
#define TT_CLUSTER_CTRL_T6_L1_CSR_WR_PORT_STATUS_6__REG_ADDR (0x03000330)
#define TT_CLUSTER_CTRL_T6_L1_CSR_WR_PORT_STATUS_7__REG_OFFSET (0x00000134)
#define TT_CLUSTER_CTRL_T6_L1_CSR_WR_PORT_STATUS_7__REG_ADDR (0x03000334)
#define TT_CLUSTER_CTRL_DEBUG_SNOOP_REG_OFFSET (0x00000338)
#define TT_CLUSTER_CTRL_DEBUG_SNOOP_REG_ADDR (0x03000338)
#define TT_CLUSTER_CTRL_OVERLAY_INFO_REG_OFFSET (0x0000033C)
#define TT_CLUSTER_CTRL_OVERLAY_INFO_REG_ADDR (0x0300033C)
#define TT_CLUSTER_CTRL_SW_RAS_REG_OFFSET (0x00000340)
#define TT_CLUSTER_CTRL_SW_RAS_REG_ADDR (0x03000340)
#define TT_CLUSTER_CTRL_SBUS_RSINK_RESET_FALLBACK_REG_OFFSET (0x00000344)
#define TT_CLUSTER_CTRL_SBUS_RSINK_RESET_FALLBACK_REG_ADDR (0x03000344)
#define TT_CLUSTER_CTRL_OVERLAY_CHICKEN_BITS_REG_OFFSET (0x00000348)
#define TT_CLUSTER_CTRL_OVERLAY_CHICKEN_BITS_REG_ADDR (0x03000348)
#define TT_CLUSTER_CTRL_L1_ACCESSIBLE_REGION_REG_OFFSET (0x0000034C)
#define TT_CLUSTER_CTRL_L1_ACCESSIBLE_REGION_REG_ADDR (0x0300034C)
#define TT_CLUSTER_CTRL_L1_REGION_ERROR_REG_OFFSET (0x00000350)
#define TT_CLUSTER_CTRL_L1_REGION_ERROR_REG_ADDR (0x03000350)

//==============================================================================
// Addresses for Address Map: tt_overlay_llk_tile_counters
//==============================================================================

#define TT_OVERLAY_LLK_TILE_COUNTERS_REG_MAP_BASE_ADDR (0x03003000)
#define TT_OVERLAY_LLK_TILE_COUNTERS_REG_MAP_SIZE (0x00001000)

//==============================================================================
// Addresses for Address Map: tt_llk_interface
//==============================================================================

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_REG_MAP_BASE_ADDR (0x03003000)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_REG_MAP_SIZE (0x00000400)

//==============================================================================
// Register File: tile_counters_0_
//==============================================================================

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_0__REG_FILE_BASE_ADDR (0x03003000)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_0__REG_FILE_SIZE (0x00000040)

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_0__RESET_REG_OFFSET (0x00000004)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_0__RESET_REG_ADDR (0x03003004)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_0__POSTED_REG_OFFSET (0x00000008)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_0__POSTED_REG_ADDR (0x03003008)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_0__ACKED_REG_OFFSET (0x0000000C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_0__ACKED_REG_ADDR (0x0300300C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_0__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_0__BUFFER_CAPACITY_REG_ADDR (0x03003010)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_0__READ_POSTED_REG_OFFSET (0x00000014)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_0__READ_POSTED_REG_ADDR (0x03003014)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_0__READ_ACKED_REG_OFFSET (0x00000018)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_0__READ_ACKED_REG_ADDR (0x03003018)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_0__ERROR_STATUS_REG_OFFSET (0x0000001C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_0__ERROR_STATUS_REG_ADDR (0x0300301C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_0__TILES_AVAIL_THRESHOLD_REG_OFFSET (0x00000038)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_0__TILES_AVAIL_THRESHOLD_REG_ADDR (0x03003038)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_0__TILES_FREE_THRESHOLD_REG_OFFSET (0x0000003C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_0__TILES_FREE_THRESHOLD_REG_ADDR (0x0300303C)

//==============================================================================
// Register File: tile_counters_1_
//==============================================================================

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_1__REG_FILE_BASE_ADDR (0x03003040)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_1__REG_FILE_SIZE (0x00000040)

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_1__RESET_REG_OFFSET (0x00000004)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_1__RESET_REG_ADDR (0x03003044)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_1__POSTED_REG_OFFSET (0x00000008)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_1__POSTED_REG_ADDR (0x03003048)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_1__ACKED_REG_OFFSET (0x0000000C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_1__ACKED_REG_ADDR (0x0300304C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_1__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_1__BUFFER_CAPACITY_REG_ADDR (0x03003050)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_1__READ_POSTED_REG_OFFSET (0x00000014)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_1__READ_POSTED_REG_ADDR (0x03003054)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_1__READ_ACKED_REG_OFFSET (0x00000018)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_1__READ_ACKED_REG_ADDR (0x03003058)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_1__ERROR_STATUS_REG_OFFSET (0x0000001C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_1__ERROR_STATUS_REG_ADDR (0x0300305C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_1__TILES_AVAIL_THRESHOLD_REG_OFFSET (0x00000038)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_1__TILES_AVAIL_THRESHOLD_REG_ADDR (0x03003078)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_1__TILES_FREE_THRESHOLD_REG_OFFSET (0x0000003C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_1__TILES_FREE_THRESHOLD_REG_ADDR (0x0300307C)

//==============================================================================
// Register File: tile_counters_2_
//==============================================================================

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_2__REG_FILE_BASE_ADDR (0x03003080)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_2__REG_FILE_SIZE (0x00000040)

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_2__RESET_REG_OFFSET (0x00000004)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_2__RESET_REG_ADDR (0x03003084)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_2__POSTED_REG_OFFSET (0x00000008)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_2__POSTED_REG_ADDR (0x03003088)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_2__ACKED_REG_OFFSET (0x0000000C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_2__ACKED_REG_ADDR (0x0300308C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_2__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_2__BUFFER_CAPACITY_REG_ADDR (0x03003090)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_2__READ_POSTED_REG_OFFSET (0x00000014)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_2__READ_POSTED_REG_ADDR (0x03003094)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_2__READ_ACKED_REG_OFFSET (0x00000018)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_2__READ_ACKED_REG_ADDR (0x03003098)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_2__ERROR_STATUS_REG_OFFSET (0x0000001C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_2__ERROR_STATUS_REG_ADDR (0x0300309C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_2__TILES_AVAIL_THRESHOLD_REG_OFFSET (0x00000038)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_2__TILES_AVAIL_THRESHOLD_REG_ADDR (0x030030B8)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_2__TILES_FREE_THRESHOLD_REG_OFFSET (0x0000003C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_2__TILES_FREE_THRESHOLD_REG_ADDR (0x030030BC)

//==============================================================================
// Register File: tile_counters_3_
//==============================================================================

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_3__REG_FILE_BASE_ADDR (0x030030C0)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_3__REG_FILE_SIZE (0x00000040)

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_3__RESET_REG_OFFSET (0x00000004)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_3__RESET_REG_ADDR (0x030030C4)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_3__POSTED_REG_OFFSET (0x00000008)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_3__POSTED_REG_ADDR (0x030030C8)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_3__ACKED_REG_OFFSET (0x0000000C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_3__ACKED_REG_ADDR (0x030030CC)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_3__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_3__BUFFER_CAPACITY_REG_ADDR (0x030030D0)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_3__READ_POSTED_REG_OFFSET (0x00000014)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_3__READ_POSTED_REG_ADDR (0x030030D4)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_3__READ_ACKED_REG_OFFSET (0x00000018)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_3__READ_ACKED_REG_ADDR (0x030030D8)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_3__ERROR_STATUS_REG_OFFSET (0x0000001C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_3__ERROR_STATUS_REG_ADDR (0x030030DC)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_3__TILES_AVAIL_THRESHOLD_REG_OFFSET (0x00000038)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_3__TILES_AVAIL_THRESHOLD_REG_ADDR (0x030030F8)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_3__TILES_FREE_THRESHOLD_REG_OFFSET (0x0000003C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_3__TILES_FREE_THRESHOLD_REG_ADDR (0x030030FC)

//==============================================================================
// Register File: tile_counters_4_
//==============================================================================

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_4__REG_FILE_BASE_ADDR (0x03003100)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_4__REG_FILE_SIZE (0x00000040)

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_4__RESET_REG_OFFSET (0x00000004)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_4__RESET_REG_ADDR (0x03003104)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_4__POSTED_REG_OFFSET (0x00000008)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_4__POSTED_REG_ADDR (0x03003108)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_4__ACKED_REG_OFFSET (0x0000000C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_4__ACKED_REG_ADDR (0x0300310C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_4__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_4__BUFFER_CAPACITY_REG_ADDR (0x03003110)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_4__READ_POSTED_REG_OFFSET (0x00000014)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_4__READ_POSTED_REG_ADDR (0x03003114)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_4__READ_ACKED_REG_OFFSET (0x00000018)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_4__READ_ACKED_REG_ADDR (0x03003118)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_4__ERROR_STATUS_REG_OFFSET (0x0000001C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_4__ERROR_STATUS_REG_ADDR (0x0300311C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_4__TILES_AVAIL_THRESHOLD_REG_OFFSET (0x00000038)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_4__TILES_AVAIL_THRESHOLD_REG_ADDR (0x03003138)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_4__TILES_FREE_THRESHOLD_REG_OFFSET (0x0000003C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_4__TILES_FREE_THRESHOLD_REG_ADDR (0x0300313C)

//==============================================================================
// Register File: tile_counters_5_
//==============================================================================

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_5__REG_FILE_BASE_ADDR (0x03003140)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_5__REG_FILE_SIZE (0x00000040)

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_5__RESET_REG_OFFSET (0x00000004)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_5__RESET_REG_ADDR (0x03003144)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_5__POSTED_REG_OFFSET (0x00000008)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_5__POSTED_REG_ADDR (0x03003148)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_5__ACKED_REG_OFFSET (0x0000000C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_5__ACKED_REG_ADDR (0x0300314C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_5__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_5__BUFFER_CAPACITY_REG_ADDR (0x03003150)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_5__READ_POSTED_REG_OFFSET (0x00000014)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_5__READ_POSTED_REG_ADDR (0x03003154)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_5__READ_ACKED_REG_OFFSET (0x00000018)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_5__READ_ACKED_REG_ADDR (0x03003158)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_5__ERROR_STATUS_REG_OFFSET (0x0000001C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_5__ERROR_STATUS_REG_ADDR (0x0300315C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_5__TILES_AVAIL_THRESHOLD_REG_OFFSET (0x00000038)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_5__TILES_AVAIL_THRESHOLD_REG_ADDR (0x03003178)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_5__TILES_FREE_THRESHOLD_REG_OFFSET (0x0000003C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_5__TILES_FREE_THRESHOLD_REG_ADDR (0x0300317C)

//==============================================================================
// Register File: tile_counters_6_
//==============================================================================

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_6__REG_FILE_BASE_ADDR (0x03003180)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_6__REG_FILE_SIZE (0x00000040)

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_6__RESET_REG_OFFSET (0x00000004)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_6__RESET_REG_ADDR (0x03003184)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_6__POSTED_REG_OFFSET (0x00000008)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_6__POSTED_REG_ADDR (0x03003188)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_6__ACKED_REG_OFFSET (0x0000000C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_6__ACKED_REG_ADDR (0x0300318C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_6__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_6__BUFFER_CAPACITY_REG_ADDR (0x03003190)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_6__READ_POSTED_REG_OFFSET (0x00000014)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_6__READ_POSTED_REG_ADDR (0x03003194)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_6__READ_ACKED_REG_OFFSET (0x00000018)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_6__READ_ACKED_REG_ADDR (0x03003198)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_6__ERROR_STATUS_REG_OFFSET (0x0000001C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_6__ERROR_STATUS_REG_ADDR (0x0300319C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_6__TILES_AVAIL_THRESHOLD_REG_OFFSET (0x00000038)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_6__TILES_AVAIL_THRESHOLD_REG_ADDR (0x030031B8)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_6__TILES_FREE_THRESHOLD_REG_OFFSET (0x0000003C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_6__TILES_FREE_THRESHOLD_REG_ADDR (0x030031BC)

//==============================================================================
// Register File: tile_counters_7_
//==============================================================================

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_7__REG_FILE_BASE_ADDR (0x030031C0)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_7__REG_FILE_SIZE (0x00000040)

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_7__RESET_REG_OFFSET (0x00000004)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_7__RESET_REG_ADDR (0x030031C4)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_7__POSTED_REG_OFFSET (0x00000008)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_7__POSTED_REG_ADDR (0x030031C8)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_7__ACKED_REG_OFFSET (0x0000000C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_7__ACKED_REG_ADDR (0x030031CC)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_7__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_7__BUFFER_CAPACITY_REG_ADDR (0x030031D0)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_7__READ_POSTED_REG_OFFSET (0x00000014)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_7__READ_POSTED_REG_ADDR (0x030031D4)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_7__READ_ACKED_REG_OFFSET (0x00000018)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_7__READ_ACKED_REG_ADDR (0x030031D8)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_7__ERROR_STATUS_REG_OFFSET (0x0000001C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_7__ERROR_STATUS_REG_ADDR (0x030031DC)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_7__TILES_AVAIL_THRESHOLD_REG_OFFSET (0x00000038)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_7__TILES_AVAIL_THRESHOLD_REG_ADDR (0x030031F8)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_7__TILES_FREE_THRESHOLD_REG_OFFSET (0x0000003C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_7__TILES_FREE_THRESHOLD_REG_ADDR (0x030031FC)

//==============================================================================
// Register File: tile_counters_8_
//==============================================================================

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_8__REG_FILE_BASE_ADDR (0x03003200)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_8__REG_FILE_SIZE (0x00000040)

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_8__RESET_REG_OFFSET (0x00000004)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_8__RESET_REG_ADDR (0x03003204)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_8__POSTED_REG_OFFSET (0x00000008)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_8__POSTED_REG_ADDR (0x03003208)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_8__ACKED_REG_OFFSET (0x0000000C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_8__ACKED_REG_ADDR (0x0300320C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_8__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_8__BUFFER_CAPACITY_REG_ADDR (0x03003210)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_8__READ_POSTED_REG_OFFSET (0x00000014)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_8__READ_POSTED_REG_ADDR (0x03003214)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_8__READ_ACKED_REG_OFFSET (0x00000018)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_8__READ_ACKED_REG_ADDR (0x03003218)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_8__ERROR_STATUS_REG_OFFSET (0x0000001C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_8__ERROR_STATUS_REG_ADDR (0x0300321C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_8__TILES_AVAIL_THRESHOLD_REG_OFFSET (0x00000038)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_8__TILES_AVAIL_THRESHOLD_REG_ADDR (0x03003238)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_8__TILES_FREE_THRESHOLD_REG_OFFSET (0x0000003C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_8__TILES_FREE_THRESHOLD_REG_ADDR (0x0300323C)

//==============================================================================
// Register File: tile_counters_9_
//==============================================================================

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_9__REG_FILE_BASE_ADDR (0x03003240)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_9__REG_FILE_SIZE (0x00000040)

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_9__RESET_REG_OFFSET (0x00000004)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_9__RESET_REG_ADDR (0x03003244)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_9__POSTED_REG_OFFSET (0x00000008)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_9__POSTED_REG_ADDR (0x03003248)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_9__ACKED_REG_OFFSET (0x0000000C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_9__ACKED_REG_ADDR (0x0300324C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_9__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_9__BUFFER_CAPACITY_REG_ADDR (0x03003250)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_9__READ_POSTED_REG_OFFSET (0x00000014)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_9__READ_POSTED_REG_ADDR (0x03003254)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_9__READ_ACKED_REG_OFFSET (0x00000018)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_9__READ_ACKED_REG_ADDR (0x03003258)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_9__ERROR_STATUS_REG_OFFSET (0x0000001C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_9__ERROR_STATUS_REG_ADDR (0x0300325C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_9__TILES_AVAIL_THRESHOLD_REG_OFFSET (0x00000038)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_9__TILES_AVAIL_THRESHOLD_REG_ADDR (0x03003278)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_9__TILES_FREE_THRESHOLD_REG_OFFSET (0x0000003C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_9__TILES_FREE_THRESHOLD_REG_ADDR (0x0300327C)

//==============================================================================
// Register File: tile_counters_10_
//==============================================================================

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_10__REG_FILE_BASE_ADDR (0x03003280)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_10__REG_FILE_SIZE (0x00000040)

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_10__RESET_REG_OFFSET (0x00000004)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_10__RESET_REG_ADDR (0x03003284)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_10__POSTED_REG_OFFSET (0x00000008)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_10__POSTED_REG_ADDR (0x03003288)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_10__ACKED_REG_OFFSET (0x0000000C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_10__ACKED_REG_ADDR (0x0300328C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_10__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_10__BUFFER_CAPACITY_REG_ADDR (0x03003290)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_10__READ_POSTED_REG_OFFSET (0x00000014)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_10__READ_POSTED_REG_ADDR (0x03003294)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_10__READ_ACKED_REG_OFFSET (0x00000018)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_10__READ_ACKED_REG_ADDR (0x03003298)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_10__ERROR_STATUS_REG_OFFSET (0x0000001C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_10__ERROR_STATUS_REG_ADDR (0x0300329C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_10__TILES_AVAIL_THRESHOLD_REG_OFFSET (0x00000038)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_10__TILES_AVAIL_THRESHOLD_REG_ADDR (0x030032B8)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_10__TILES_FREE_THRESHOLD_REG_OFFSET (0x0000003C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_10__TILES_FREE_THRESHOLD_REG_ADDR (0x030032BC)

//==============================================================================
// Register File: tile_counters_11_
//==============================================================================

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_11__REG_FILE_BASE_ADDR (0x030032C0)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_11__REG_FILE_SIZE (0x00000040)

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_11__RESET_REG_OFFSET (0x00000004)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_11__RESET_REG_ADDR (0x030032C4)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_11__POSTED_REG_OFFSET (0x00000008)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_11__POSTED_REG_ADDR (0x030032C8)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_11__ACKED_REG_OFFSET (0x0000000C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_11__ACKED_REG_ADDR (0x030032CC)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_11__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_11__BUFFER_CAPACITY_REG_ADDR (0x030032D0)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_11__READ_POSTED_REG_OFFSET (0x00000014)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_11__READ_POSTED_REG_ADDR (0x030032D4)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_11__READ_ACKED_REG_OFFSET (0x00000018)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_11__READ_ACKED_REG_ADDR (0x030032D8)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_11__ERROR_STATUS_REG_OFFSET (0x0000001C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_11__ERROR_STATUS_REG_ADDR (0x030032DC)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_11__TILES_AVAIL_THRESHOLD_REG_OFFSET (0x00000038)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_11__TILES_AVAIL_THRESHOLD_REG_ADDR (0x030032F8)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_11__TILES_FREE_THRESHOLD_REG_OFFSET (0x0000003C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_11__TILES_FREE_THRESHOLD_REG_ADDR (0x030032FC)

//==============================================================================
// Register File: tile_counters_12_
//==============================================================================

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_12__REG_FILE_BASE_ADDR (0x03003300)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_12__REG_FILE_SIZE (0x00000040)

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_12__RESET_REG_OFFSET (0x00000004)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_12__RESET_REG_ADDR (0x03003304)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_12__POSTED_REG_OFFSET (0x00000008)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_12__POSTED_REG_ADDR (0x03003308)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_12__ACKED_REG_OFFSET (0x0000000C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_12__ACKED_REG_ADDR (0x0300330C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_12__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_12__BUFFER_CAPACITY_REG_ADDR (0x03003310)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_12__READ_POSTED_REG_OFFSET (0x00000014)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_12__READ_POSTED_REG_ADDR (0x03003314)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_12__READ_ACKED_REG_OFFSET (0x00000018)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_12__READ_ACKED_REG_ADDR (0x03003318)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_12__ERROR_STATUS_REG_OFFSET (0x0000001C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_12__ERROR_STATUS_REG_ADDR (0x0300331C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_12__TILES_AVAIL_THRESHOLD_REG_OFFSET (0x00000038)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_12__TILES_AVAIL_THRESHOLD_REG_ADDR (0x03003338)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_12__TILES_FREE_THRESHOLD_REG_OFFSET (0x0000003C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_12__TILES_FREE_THRESHOLD_REG_ADDR (0x0300333C)

//==============================================================================
// Register File: tile_counters_13_
//==============================================================================

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_13__REG_FILE_BASE_ADDR (0x03003340)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_13__REG_FILE_SIZE (0x00000040)

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_13__RESET_REG_OFFSET (0x00000004)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_13__RESET_REG_ADDR (0x03003344)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_13__POSTED_REG_OFFSET (0x00000008)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_13__POSTED_REG_ADDR (0x03003348)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_13__ACKED_REG_OFFSET (0x0000000C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_13__ACKED_REG_ADDR (0x0300334C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_13__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_13__BUFFER_CAPACITY_REG_ADDR (0x03003350)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_13__READ_POSTED_REG_OFFSET (0x00000014)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_13__READ_POSTED_REG_ADDR (0x03003354)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_13__READ_ACKED_REG_OFFSET (0x00000018)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_13__READ_ACKED_REG_ADDR (0x03003358)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_13__ERROR_STATUS_REG_OFFSET (0x0000001C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_13__ERROR_STATUS_REG_ADDR (0x0300335C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_13__TILES_AVAIL_THRESHOLD_REG_OFFSET (0x00000038)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_13__TILES_AVAIL_THRESHOLD_REG_ADDR (0x03003378)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_13__TILES_FREE_THRESHOLD_REG_OFFSET (0x0000003C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_13__TILES_FREE_THRESHOLD_REG_ADDR (0x0300337C)

//==============================================================================
// Register File: tile_counters_14_
//==============================================================================

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_14__REG_FILE_BASE_ADDR (0x03003380)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_14__REG_FILE_SIZE (0x00000040)

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_14__RESET_REG_OFFSET (0x00000004)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_14__RESET_REG_ADDR (0x03003384)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_14__POSTED_REG_OFFSET (0x00000008)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_14__POSTED_REG_ADDR (0x03003388)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_14__ACKED_REG_OFFSET (0x0000000C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_14__ACKED_REG_ADDR (0x0300338C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_14__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_14__BUFFER_CAPACITY_REG_ADDR (0x03003390)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_14__READ_POSTED_REG_OFFSET (0x00000014)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_14__READ_POSTED_REG_ADDR (0x03003394)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_14__READ_ACKED_REG_OFFSET (0x00000018)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_14__READ_ACKED_REG_ADDR (0x03003398)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_14__ERROR_STATUS_REG_OFFSET (0x0000001C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_14__ERROR_STATUS_REG_ADDR (0x0300339C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_14__TILES_AVAIL_THRESHOLD_REG_OFFSET (0x00000038)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_14__TILES_AVAIL_THRESHOLD_REG_ADDR (0x030033B8)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_14__TILES_FREE_THRESHOLD_REG_OFFSET (0x0000003C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_14__TILES_FREE_THRESHOLD_REG_ADDR (0x030033BC)

//==============================================================================
// Register File: tile_counters_15_
//==============================================================================

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_15__REG_FILE_BASE_ADDR (0x030033C0)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_15__REG_FILE_SIZE (0x00000040)

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_15__RESET_REG_OFFSET (0x00000004)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_15__RESET_REG_ADDR (0x030033C4)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_15__POSTED_REG_OFFSET (0x00000008)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_15__POSTED_REG_ADDR (0x030033C8)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_15__ACKED_REG_OFFSET (0x0000000C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_15__ACKED_REG_ADDR (0x030033CC)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_15__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_15__BUFFER_CAPACITY_REG_ADDR (0x030033D0)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_15__READ_POSTED_REG_OFFSET (0x00000014)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_15__READ_POSTED_REG_ADDR (0x030033D4)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_15__READ_ACKED_REG_OFFSET (0x00000018)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_15__READ_ACKED_REG_ADDR (0x030033D8)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_15__ERROR_STATUS_REG_OFFSET (0x0000001C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_15__ERROR_STATUS_REG_ADDR (0x030033DC)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_15__TILES_AVAIL_THRESHOLD_REG_OFFSET (0x00000038)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_15__TILES_AVAIL_THRESHOLD_REG_ADDR (0x030033F8)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_15__TILES_FREE_THRESHOLD_REG_OFFSET (0x0000003C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_TILE_COUNTERS_15__TILES_FREE_THRESHOLD_REG_ADDR (0x030033FC)

//==============================================================================
// Addresses for Address Map: tt_llk_interface_1
//==============================================================================

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_REG_MAP_BASE_ADDR (0x03003400)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_REG_MAP_SIZE (0x00000400)

//==============================================================================
// Register File: tile_counters_0_
//==============================================================================

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_0__REG_FILE_BASE_ADDR (0x03003400)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_0__REG_FILE_SIZE (0x00000040)

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_0__RESET_REG_OFFSET (0x00000004)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_0__RESET_REG_ADDR (0x03003404)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_0__POSTED_REG_OFFSET (0x00000008)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_0__POSTED_REG_ADDR (0x03003408)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_0__ACKED_REG_OFFSET (0x0000000C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_0__ACKED_REG_ADDR (0x0300340C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_0__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_0__BUFFER_CAPACITY_REG_ADDR (0x03003410)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_0__READ_POSTED_REG_OFFSET (0x00000014)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_0__READ_POSTED_REG_ADDR (0x03003414)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_0__READ_ACKED_REG_OFFSET (0x00000018)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_0__READ_ACKED_REG_ADDR (0x03003418)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_0__ERROR_STATUS_REG_OFFSET (0x0000001C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_0__ERROR_STATUS_REG_ADDR (0x0300341C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_0__TILES_AVAIL_THRESHOLD_REG_OFFSET (0x00000038)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_0__TILES_AVAIL_THRESHOLD_REG_ADDR (0x03003438)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_0__TILES_FREE_THRESHOLD_REG_OFFSET (0x0000003C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_0__TILES_FREE_THRESHOLD_REG_ADDR (0x0300343C)

//==============================================================================
// Register File: tile_counters_1_
//==============================================================================

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_1__REG_FILE_BASE_ADDR (0x03003440)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_1__REG_FILE_SIZE (0x00000040)

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_1__RESET_REG_OFFSET (0x00000004)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_1__RESET_REG_ADDR (0x03003444)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_1__POSTED_REG_OFFSET (0x00000008)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_1__POSTED_REG_ADDR (0x03003448)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_1__ACKED_REG_OFFSET (0x0000000C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_1__ACKED_REG_ADDR (0x0300344C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_1__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_1__BUFFER_CAPACITY_REG_ADDR (0x03003450)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_1__READ_POSTED_REG_OFFSET (0x00000014)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_1__READ_POSTED_REG_ADDR (0x03003454)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_1__READ_ACKED_REG_OFFSET (0x00000018)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_1__READ_ACKED_REG_ADDR (0x03003458)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_1__ERROR_STATUS_REG_OFFSET (0x0000001C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_1__ERROR_STATUS_REG_ADDR (0x0300345C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_1__TILES_AVAIL_THRESHOLD_REG_OFFSET (0x00000038)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_1__TILES_AVAIL_THRESHOLD_REG_ADDR (0x03003478)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_1__TILES_FREE_THRESHOLD_REG_OFFSET (0x0000003C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_1__TILES_FREE_THRESHOLD_REG_ADDR (0x0300347C)

//==============================================================================
// Register File: tile_counters_2_
//==============================================================================

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_2__REG_FILE_BASE_ADDR (0x03003480)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_2__REG_FILE_SIZE (0x00000040)

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_2__RESET_REG_OFFSET (0x00000004)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_2__RESET_REG_ADDR (0x03003484)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_2__POSTED_REG_OFFSET (0x00000008)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_2__POSTED_REG_ADDR (0x03003488)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_2__ACKED_REG_OFFSET (0x0000000C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_2__ACKED_REG_ADDR (0x0300348C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_2__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_2__BUFFER_CAPACITY_REG_ADDR (0x03003490)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_2__READ_POSTED_REG_OFFSET (0x00000014)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_2__READ_POSTED_REG_ADDR (0x03003494)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_2__READ_ACKED_REG_OFFSET (0x00000018)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_2__READ_ACKED_REG_ADDR (0x03003498)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_2__ERROR_STATUS_REG_OFFSET (0x0000001C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_2__ERROR_STATUS_REG_ADDR (0x0300349C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_2__TILES_AVAIL_THRESHOLD_REG_OFFSET (0x00000038)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_2__TILES_AVAIL_THRESHOLD_REG_ADDR (0x030034B8)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_2__TILES_FREE_THRESHOLD_REG_OFFSET (0x0000003C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_2__TILES_FREE_THRESHOLD_REG_ADDR (0x030034BC)

//==============================================================================
// Register File: tile_counters_3_
//==============================================================================

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_3__REG_FILE_BASE_ADDR (0x030034C0)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_3__REG_FILE_SIZE (0x00000040)

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_3__RESET_REG_OFFSET (0x00000004)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_3__RESET_REG_ADDR (0x030034C4)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_3__POSTED_REG_OFFSET (0x00000008)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_3__POSTED_REG_ADDR (0x030034C8)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_3__ACKED_REG_OFFSET (0x0000000C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_3__ACKED_REG_ADDR (0x030034CC)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_3__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_3__BUFFER_CAPACITY_REG_ADDR (0x030034D0)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_3__READ_POSTED_REG_OFFSET (0x00000014)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_3__READ_POSTED_REG_ADDR (0x030034D4)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_3__READ_ACKED_REG_OFFSET (0x00000018)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_3__READ_ACKED_REG_ADDR (0x030034D8)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_3__ERROR_STATUS_REG_OFFSET (0x0000001C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_3__ERROR_STATUS_REG_ADDR (0x030034DC)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_3__TILES_AVAIL_THRESHOLD_REG_OFFSET (0x00000038)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_3__TILES_AVAIL_THRESHOLD_REG_ADDR (0x030034F8)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_3__TILES_FREE_THRESHOLD_REG_OFFSET (0x0000003C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_3__TILES_FREE_THRESHOLD_REG_ADDR (0x030034FC)

//==============================================================================
// Register File: tile_counters_4_
//==============================================================================

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_4__REG_FILE_BASE_ADDR (0x03003500)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_4__REG_FILE_SIZE (0x00000040)

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_4__RESET_REG_OFFSET (0x00000004)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_4__RESET_REG_ADDR (0x03003504)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_4__POSTED_REG_OFFSET (0x00000008)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_4__POSTED_REG_ADDR (0x03003508)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_4__ACKED_REG_OFFSET (0x0000000C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_4__ACKED_REG_ADDR (0x0300350C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_4__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_4__BUFFER_CAPACITY_REG_ADDR (0x03003510)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_4__READ_POSTED_REG_OFFSET (0x00000014)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_4__READ_POSTED_REG_ADDR (0x03003514)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_4__READ_ACKED_REG_OFFSET (0x00000018)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_4__READ_ACKED_REG_ADDR (0x03003518)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_4__ERROR_STATUS_REG_OFFSET (0x0000001C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_4__ERROR_STATUS_REG_ADDR (0x0300351C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_4__TILES_AVAIL_THRESHOLD_REG_OFFSET (0x00000038)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_4__TILES_AVAIL_THRESHOLD_REG_ADDR (0x03003538)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_4__TILES_FREE_THRESHOLD_REG_OFFSET (0x0000003C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_4__TILES_FREE_THRESHOLD_REG_ADDR (0x0300353C)

//==============================================================================
// Register File: tile_counters_5_
//==============================================================================

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_5__REG_FILE_BASE_ADDR (0x03003540)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_5__REG_FILE_SIZE (0x00000040)

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_5__RESET_REG_OFFSET (0x00000004)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_5__RESET_REG_ADDR (0x03003544)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_5__POSTED_REG_OFFSET (0x00000008)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_5__POSTED_REG_ADDR (0x03003548)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_5__ACKED_REG_OFFSET (0x0000000C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_5__ACKED_REG_ADDR (0x0300354C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_5__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_5__BUFFER_CAPACITY_REG_ADDR (0x03003550)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_5__READ_POSTED_REG_OFFSET (0x00000014)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_5__READ_POSTED_REG_ADDR (0x03003554)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_5__READ_ACKED_REG_OFFSET (0x00000018)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_5__READ_ACKED_REG_ADDR (0x03003558)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_5__ERROR_STATUS_REG_OFFSET (0x0000001C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_5__ERROR_STATUS_REG_ADDR (0x0300355C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_5__TILES_AVAIL_THRESHOLD_REG_OFFSET (0x00000038)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_5__TILES_AVAIL_THRESHOLD_REG_ADDR (0x03003578)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_5__TILES_FREE_THRESHOLD_REG_OFFSET (0x0000003C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_5__TILES_FREE_THRESHOLD_REG_ADDR (0x0300357C)

//==============================================================================
// Register File: tile_counters_6_
//==============================================================================

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_6__REG_FILE_BASE_ADDR (0x03003580)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_6__REG_FILE_SIZE (0x00000040)

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_6__RESET_REG_OFFSET (0x00000004)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_6__RESET_REG_ADDR (0x03003584)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_6__POSTED_REG_OFFSET (0x00000008)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_6__POSTED_REG_ADDR (0x03003588)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_6__ACKED_REG_OFFSET (0x0000000C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_6__ACKED_REG_ADDR (0x0300358C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_6__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_6__BUFFER_CAPACITY_REG_ADDR (0x03003590)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_6__READ_POSTED_REG_OFFSET (0x00000014)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_6__READ_POSTED_REG_ADDR (0x03003594)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_6__READ_ACKED_REG_OFFSET (0x00000018)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_6__READ_ACKED_REG_ADDR (0x03003598)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_6__ERROR_STATUS_REG_OFFSET (0x0000001C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_6__ERROR_STATUS_REG_ADDR (0x0300359C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_6__TILES_AVAIL_THRESHOLD_REG_OFFSET (0x00000038)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_6__TILES_AVAIL_THRESHOLD_REG_ADDR (0x030035B8)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_6__TILES_FREE_THRESHOLD_REG_OFFSET (0x0000003C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_6__TILES_FREE_THRESHOLD_REG_ADDR (0x030035BC)

//==============================================================================
// Register File: tile_counters_7_
//==============================================================================

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_7__REG_FILE_BASE_ADDR (0x030035C0)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_7__REG_FILE_SIZE (0x00000040)

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_7__RESET_REG_OFFSET (0x00000004)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_7__RESET_REG_ADDR (0x030035C4)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_7__POSTED_REG_OFFSET (0x00000008)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_7__POSTED_REG_ADDR (0x030035C8)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_7__ACKED_REG_OFFSET (0x0000000C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_7__ACKED_REG_ADDR (0x030035CC)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_7__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_7__BUFFER_CAPACITY_REG_ADDR (0x030035D0)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_7__READ_POSTED_REG_OFFSET (0x00000014)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_7__READ_POSTED_REG_ADDR (0x030035D4)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_7__READ_ACKED_REG_OFFSET (0x00000018)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_7__READ_ACKED_REG_ADDR (0x030035D8)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_7__ERROR_STATUS_REG_OFFSET (0x0000001C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_7__ERROR_STATUS_REG_ADDR (0x030035DC)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_7__TILES_AVAIL_THRESHOLD_REG_OFFSET (0x00000038)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_7__TILES_AVAIL_THRESHOLD_REG_ADDR (0x030035F8)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_7__TILES_FREE_THRESHOLD_REG_OFFSET (0x0000003C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_7__TILES_FREE_THRESHOLD_REG_ADDR (0x030035FC)

//==============================================================================
// Register File: tile_counters_8_
//==============================================================================

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_8__REG_FILE_BASE_ADDR (0x03003600)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_8__REG_FILE_SIZE (0x00000040)

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_8__RESET_REG_OFFSET (0x00000004)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_8__RESET_REG_ADDR (0x03003604)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_8__POSTED_REG_OFFSET (0x00000008)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_8__POSTED_REG_ADDR (0x03003608)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_8__ACKED_REG_OFFSET (0x0000000C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_8__ACKED_REG_ADDR (0x0300360C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_8__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_8__BUFFER_CAPACITY_REG_ADDR (0x03003610)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_8__READ_POSTED_REG_OFFSET (0x00000014)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_8__READ_POSTED_REG_ADDR (0x03003614)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_8__READ_ACKED_REG_OFFSET (0x00000018)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_8__READ_ACKED_REG_ADDR (0x03003618)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_8__ERROR_STATUS_REG_OFFSET (0x0000001C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_8__ERROR_STATUS_REG_ADDR (0x0300361C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_8__TILES_AVAIL_THRESHOLD_REG_OFFSET (0x00000038)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_8__TILES_AVAIL_THRESHOLD_REG_ADDR (0x03003638)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_8__TILES_FREE_THRESHOLD_REG_OFFSET (0x0000003C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_8__TILES_FREE_THRESHOLD_REG_ADDR (0x0300363C)

//==============================================================================
// Register File: tile_counters_9_
//==============================================================================

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_9__REG_FILE_BASE_ADDR (0x03003640)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_9__REG_FILE_SIZE (0x00000040)

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_9__RESET_REG_OFFSET (0x00000004)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_9__RESET_REG_ADDR (0x03003644)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_9__POSTED_REG_OFFSET (0x00000008)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_9__POSTED_REG_ADDR (0x03003648)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_9__ACKED_REG_OFFSET (0x0000000C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_9__ACKED_REG_ADDR (0x0300364C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_9__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_9__BUFFER_CAPACITY_REG_ADDR (0x03003650)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_9__READ_POSTED_REG_OFFSET (0x00000014)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_9__READ_POSTED_REG_ADDR (0x03003654)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_9__READ_ACKED_REG_OFFSET (0x00000018)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_9__READ_ACKED_REG_ADDR (0x03003658)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_9__ERROR_STATUS_REG_OFFSET (0x0000001C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_9__ERROR_STATUS_REG_ADDR (0x0300365C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_9__TILES_AVAIL_THRESHOLD_REG_OFFSET (0x00000038)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_9__TILES_AVAIL_THRESHOLD_REG_ADDR (0x03003678)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_9__TILES_FREE_THRESHOLD_REG_OFFSET (0x0000003C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_9__TILES_FREE_THRESHOLD_REG_ADDR (0x0300367C)

//==============================================================================
// Register File: tile_counters_10_
//==============================================================================

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_10__REG_FILE_BASE_ADDR (0x03003680)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_10__REG_FILE_SIZE (0x00000040)

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_10__RESET_REG_OFFSET (0x00000004)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_10__RESET_REG_ADDR (0x03003684)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_10__POSTED_REG_OFFSET (0x00000008)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_10__POSTED_REG_ADDR (0x03003688)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_10__ACKED_REG_OFFSET (0x0000000C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_10__ACKED_REG_ADDR (0x0300368C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_10__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_10__BUFFER_CAPACITY_REG_ADDR (0x03003690)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_10__READ_POSTED_REG_OFFSET (0x00000014)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_10__READ_POSTED_REG_ADDR (0x03003694)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_10__READ_ACKED_REG_OFFSET (0x00000018)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_10__READ_ACKED_REG_ADDR (0x03003698)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_10__ERROR_STATUS_REG_OFFSET (0x0000001C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_10__ERROR_STATUS_REG_ADDR (0x0300369C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_10__TILES_AVAIL_THRESHOLD_REG_OFFSET (0x00000038)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_10__TILES_AVAIL_THRESHOLD_REG_ADDR (0x030036B8)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_10__TILES_FREE_THRESHOLD_REG_OFFSET (0x0000003C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_10__TILES_FREE_THRESHOLD_REG_ADDR (0x030036BC)

//==============================================================================
// Register File: tile_counters_11_
//==============================================================================

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_11__REG_FILE_BASE_ADDR (0x030036C0)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_11__REG_FILE_SIZE (0x00000040)

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_11__RESET_REG_OFFSET (0x00000004)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_11__RESET_REG_ADDR (0x030036C4)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_11__POSTED_REG_OFFSET (0x00000008)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_11__POSTED_REG_ADDR (0x030036C8)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_11__ACKED_REG_OFFSET (0x0000000C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_11__ACKED_REG_ADDR (0x030036CC)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_11__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_11__BUFFER_CAPACITY_REG_ADDR (0x030036D0)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_11__READ_POSTED_REG_OFFSET (0x00000014)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_11__READ_POSTED_REG_ADDR (0x030036D4)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_11__READ_ACKED_REG_OFFSET (0x00000018)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_11__READ_ACKED_REG_ADDR (0x030036D8)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_11__ERROR_STATUS_REG_OFFSET (0x0000001C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_11__ERROR_STATUS_REG_ADDR (0x030036DC)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_11__TILES_AVAIL_THRESHOLD_REG_OFFSET (0x00000038)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_11__TILES_AVAIL_THRESHOLD_REG_ADDR (0x030036F8)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_11__TILES_FREE_THRESHOLD_REG_OFFSET (0x0000003C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_11__TILES_FREE_THRESHOLD_REG_ADDR (0x030036FC)

//==============================================================================
// Register File: tile_counters_12_
//==============================================================================

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_12__REG_FILE_BASE_ADDR (0x03003700)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_12__REG_FILE_SIZE (0x00000040)

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_12__RESET_REG_OFFSET (0x00000004)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_12__RESET_REG_ADDR (0x03003704)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_12__POSTED_REG_OFFSET (0x00000008)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_12__POSTED_REG_ADDR (0x03003708)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_12__ACKED_REG_OFFSET (0x0000000C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_12__ACKED_REG_ADDR (0x0300370C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_12__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_12__BUFFER_CAPACITY_REG_ADDR (0x03003710)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_12__READ_POSTED_REG_OFFSET (0x00000014)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_12__READ_POSTED_REG_ADDR (0x03003714)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_12__READ_ACKED_REG_OFFSET (0x00000018)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_12__READ_ACKED_REG_ADDR (0x03003718)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_12__ERROR_STATUS_REG_OFFSET (0x0000001C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_12__ERROR_STATUS_REG_ADDR (0x0300371C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_12__TILES_AVAIL_THRESHOLD_REG_OFFSET (0x00000038)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_12__TILES_AVAIL_THRESHOLD_REG_ADDR (0x03003738)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_12__TILES_FREE_THRESHOLD_REG_OFFSET (0x0000003C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_12__TILES_FREE_THRESHOLD_REG_ADDR (0x0300373C)

//==============================================================================
// Register File: tile_counters_13_
//==============================================================================

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_13__REG_FILE_BASE_ADDR (0x03003740)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_13__REG_FILE_SIZE (0x00000040)

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_13__RESET_REG_OFFSET (0x00000004)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_13__RESET_REG_ADDR (0x03003744)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_13__POSTED_REG_OFFSET (0x00000008)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_13__POSTED_REG_ADDR (0x03003748)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_13__ACKED_REG_OFFSET (0x0000000C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_13__ACKED_REG_ADDR (0x0300374C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_13__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_13__BUFFER_CAPACITY_REG_ADDR (0x03003750)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_13__READ_POSTED_REG_OFFSET (0x00000014)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_13__READ_POSTED_REG_ADDR (0x03003754)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_13__READ_ACKED_REG_OFFSET (0x00000018)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_13__READ_ACKED_REG_ADDR (0x03003758)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_13__ERROR_STATUS_REG_OFFSET (0x0000001C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_13__ERROR_STATUS_REG_ADDR (0x0300375C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_13__TILES_AVAIL_THRESHOLD_REG_OFFSET (0x00000038)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_13__TILES_AVAIL_THRESHOLD_REG_ADDR (0x03003778)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_13__TILES_FREE_THRESHOLD_REG_OFFSET (0x0000003C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_13__TILES_FREE_THRESHOLD_REG_ADDR (0x0300377C)

//==============================================================================
// Register File: tile_counters_14_
//==============================================================================

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_14__REG_FILE_BASE_ADDR (0x03003780)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_14__REG_FILE_SIZE (0x00000040)

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_14__RESET_REG_OFFSET (0x00000004)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_14__RESET_REG_ADDR (0x03003784)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_14__POSTED_REG_OFFSET (0x00000008)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_14__POSTED_REG_ADDR (0x03003788)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_14__ACKED_REG_OFFSET (0x0000000C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_14__ACKED_REG_ADDR (0x0300378C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_14__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_14__BUFFER_CAPACITY_REG_ADDR (0x03003790)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_14__READ_POSTED_REG_OFFSET (0x00000014)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_14__READ_POSTED_REG_ADDR (0x03003794)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_14__READ_ACKED_REG_OFFSET (0x00000018)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_14__READ_ACKED_REG_ADDR (0x03003798)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_14__ERROR_STATUS_REG_OFFSET (0x0000001C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_14__ERROR_STATUS_REG_ADDR (0x0300379C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_14__TILES_AVAIL_THRESHOLD_REG_OFFSET (0x00000038)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_14__TILES_AVAIL_THRESHOLD_REG_ADDR (0x030037B8)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_14__TILES_FREE_THRESHOLD_REG_OFFSET (0x0000003C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_14__TILES_FREE_THRESHOLD_REG_ADDR (0x030037BC)

//==============================================================================
// Register File: tile_counters_15_
//==============================================================================

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_15__REG_FILE_BASE_ADDR (0x030037C0)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_15__REG_FILE_SIZE (0x00000040)

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_15__RESET_REG_OFFSET (0x00000004)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_15__RESET_REG_ADDR (0x030037C4)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_15__POSTED_REG_OFFSET (0x00000008)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_15__POSTED_REG_ADDR (0x030037C8)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_15__ACKED_REG_OFFSET (0x0000000C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_15__ACKED_REG_ADDR (0x030037CC)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_15__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_15__BUFFER_CAPACITY_REG_ADDR (0x030037D0)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_15__READ_POSTED_REG_OFFSET (0x00000014)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_15__READ_POSTED_REG_ADDR (0x030037D4)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_15__READ_ACKED_REG_OFFSET (0x00000018)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_15__READ_ACKED_REG_ADDR (0x030037D8)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_15__ERROR_STATUS_REG_OFFSET (0x0000001C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_15__ERROR_STATUS_REG_ADDR (0x030037DC)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_15__TILES_AVAIL_THRESHOLD_REG_OFFSET (0x00000038)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_15__TILES_AVAIL_THRESHOLD_REG_ADDR (0x030037F8)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_15__TILES_FREE_THRESHOLD_REG_OFFSET (0x0000003C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_1_TILE_COUNTERS_15__TILES_FREE_THRESHOLD_REG_ADDR (0x030037FC)

//==============================================================================
// Addresses for Address Map: tt_llk_interface_2
//==============================================================================

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_REG_MAP_BASE_ADDR (0x03003800)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_REG_MAP_SIZE (0x00000400)

//==============================================================================
// Register File: tile_counters_0_
//==============================================================================

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_0__REG_FILE_BASE_ADDR (0x03003800)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_0__REG_FILE_SIZE (0x00000040)

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_0__RESET_REG_OFFSET (0x00000004)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_0__RESET_REG_ADDR (0x03003804)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_0__POSTED_REG_OFFSET (0x00000008)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_0__POSTED_REG_ADDR (0x03003808)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_0__ACKED_REG_OFFSET (0x0000000C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_0__ACKED_REG_ADDR (0x0300380C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_0__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_0__BUFFER_CAPACITY_REG_ADDR (0x03003810)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_0__READ_POSTED_REG_OFFSET (0x00000014)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_0__READ_POSTED_REG_ADDR (0x03003814)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_0__READ_ACKED_REG_OFFSET (0x00000018)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_0__READ_ACKED_REG_ADDR (0x03003818)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_0__ERROR_STATUS_REG_OFFSET (0x0000001C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_0__ERROR_STATUS_REG_ADDR (0x0300381C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_0__TILES_AVAIL_THRESHOLD_REG_OFFSET (0x00000038)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_0__TILES_AVAIL_THRESHOLD_REG_ADDR (0x03003838)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_0__TILES_FREE_THRESHOLD_REG_OFFSET (0x0000003C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_0__TILES_FREE_THRESHOLD_REG_ADDR (0x0300383C)

//==============================================================================
// Register File: tile_counters_1_
//==============================================================================

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_1__REG_FILE_BASE_ADDR (0x03003840)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_1__REG_FILE_SIZE (0x00000040)

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_1__RESET_REG_OFFSET (0x00000004)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_1__RESET_REG_ADDR (0x03003844)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_1__POSTED_REG_OFFSET (0x00000008)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_1__POSTED_REG_ADDR (0x03003848)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_1__ACKED_REG_OFFSET (0x0000000C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_1__ACKED_REG_ADDR (0x0300384C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_1__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_1__BUFFER_CAPACITY_REG_ADDR (0x03003850)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_1__READ_POSTED_REG_OFFSET (0x00000014)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_1__READ_POSTED_REG_ADDR (0x03003854)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_1__READ_ACKED_REG_OFFSET (0x00000018)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_1__READ_ACKED_REG_ADDR (0x03003858)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_1__ERROR_STATUS_REG_OFFSET (0x0000001C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_1__ERROR_STATUS_REG_ADDR (0x0300385C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_1__TILES_AVAIL_THRESHOLD_REG_OFFSET (0x00000038)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_1__TILES_AVAIL_THRESHOLD_REG_ADDR (0x03003878)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_1__TILES_FREE_THRESHOLD_REG_OFFSET (0x0000003C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_1__TILES_FREE_THRESHOLD_REG_ADDR (0x0300387C)

//==============================================================================
// Register File: tile_counters_2_
//==============================================================================

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_2__REG_FILE_BASE_ADDR (0x03003880)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_2__REG_FILE_SIZE (0x00000040)

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_2__RESET_REG_OFFSET (0x00000004)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_2__RESET_REG_ADDR (0x03003884)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_2__POSTED_REG_OFFSET (0x00000008)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_2__POSTED_REG_ADDR (0x03003888)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_2__ACKED_REG_OFFSET (0x0000000C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_2__ACKED_REG_ADDR (0x0300388C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_2__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_2__BUFFER_CAPACITY_REG_ADDR (0x03003890)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_2__READ_POSTED_REG_OFFSET (0x00000014)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_2__READ_POSTED_REG_ADDR (0x03003894)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_2__READ_ACKED_REG_OFFSET (0x00000018)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_2__READ_ACKED_REG_ADDR (0x03003898)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_2__ERROR_STATUS_REG_OFFSET (0x0000001C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_2__ERROR_STATUS_REG_ADDR (0x0300389C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_2__TILES_AVAIL_THRESHOLD_REG_OFFSET (0x00000038)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_2__TILES_AVAIL_THRESHOLD_REG_ADDR (0x030038B8)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_2__TILES_FREE_THRESHOLD_REG_OFFSET (0x0000003C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_2__TILES_FREE_THRESHOLD_REG_ADDR (0x030038BC)

//==============================================================================
// Register File: tile_counters_3_
//==============================================================================

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_3__REG_FILE_BASE_ADDR (0x030038C0)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_3__REG_FILE_SIZE (0x00000040)

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_3__RESET_REG_OFFSET (0x00000004)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_3__RESET_REG_ADDR (0x030038C4)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_3__POSTED_REG_OFFSET (0x00000008)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_3__POSTED_REG_ADDR (0x030038C8)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_3__ACKED_REG_OFFSET (0x0000000C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_3__ACKED_REG_ADDR (0x030038CC)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_3__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_3__BUFFER_CAPACITY_REG_ADDR (0x030038D0)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_3__READ_POSTED_REG_OFFSET (0x00000014)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_3__READ_POSTED_REG_ADDR (0x030038D4)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_3__READ_ACKED_REG_OFFSET (0x00000018)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_3__READ_ACKED_REG_ADDR (0x030038D8)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_3__ERROR_STATUS_REG_OFFSET (0x0000001C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_3__ERROR_STATUS_REG_ADDR (0x030038DC)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_3__TILES_AVAIL_THRESHOLD_REG_OFFSET (0x00000038)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_3__TILES_AVAIL_THRESHOLD_REG_ADDR (0x030038F8)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_3__TILES_FREE_THRESHOLD_REG_OFFSET (0x0000003C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_3__TILES_FREE_THRESHOLD_REG_ADDR (0x030038FC)

//==============================================================================
// Register File: tile_counters_4_
//==============================================================================

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_4__REG_FILE_BASE_ADDR (0x03003900)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_4__REG_FILE_SIZE (0x00000040)

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_4__RESET_REG_OFFSET (0x00000004)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_4__RESET_REG_ADDR (0x03003904)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_4__POSTED_REG_OFFSET (0x00000008)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_4__POSTED_REG_ADDR (0x03003908)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_4__ACKED_REG_OFFSET (0x0000000C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_4__ACKED_REG_ADDR (0x0300390C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_4__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_4__BUFFER_CAPACITY_REG_ADDR (0x03003910)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_4__READ_POSTED_REG_OFFSET (0x00000014)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_4__READ_POSTED_REG_ADDR (0x03003914)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_4__READ_ACKED_REG_OFFSET (0x00000018)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_4__READ_ACKED_REG_ADDR (0x03003918)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_4__ERROR_STATUS_REG_OFFSET (0x0000001C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_4__ERROR_STATUS_REG_ADDR (0x0300391C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_4__TILES_AVAIL_THRESHOLD_REG_OFFSET (0x00000038)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_4__TILES_AVAIL_THRESHOLD_REG_ADDR (0x03003938)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_4__TILES_FREE_THRESHOLD_REG_OFFSET (0x0000003C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_4__TILES_FREE_THRESHOLD_REG_ADDR (0x0300393C)

//==============================================================================
// Register File: tile_counters_5_
//==============================================================================

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_5__REG_FILE_BASE_ADDR (0x03003940)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_5__REG_FILE_SIZE (0x00000040)

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_5__RESET_REG_OFFSET (0x00000004)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_5__RESET_REG_ADDR (0x03003944)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_5__POSTED_REG_OFFSET (0x00000008)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_5__POSTED_REG_ADDR (0x03003948)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_5__ACKED_REG_OFFSET (0x0000000C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_5__ACKED_REG_ADDR (0x0300394C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_5__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_5__BUFFER_CAPACITY_REG_ADDR (0x03003950)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_5__READ_POSTED_REG_OFFSET (0x00000014)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_5__READ_POSTED_REG_ADDR (0x03003954)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_5__READ_ACKED_REG_OFFSET (0x00000018)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_5__READ_ACKED_REG_ADDR (0x03003958)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_5__ERROR_STATUS_REG_OFFSET (0x0000001C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_5__ERROR_STATUS_REG_ADDR (0x0300395C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_5__TILES_AVAIL_THRESHOLD_REG_OFFSET (0x00000038)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_5__TILES_AVAIL_THRESHOLD_REG_ADDR (0x03003978)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_5__TILES_FREE_THRESHOLD_REG_OFFSET (0x0000003C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_5__TILES_FREE_THRESHOLD_REG_ADDR (0x0300397C)

//==============================================================================
// Register File: tile_counters_6_
//==============================================================================

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_6__REG_FILE_BASE_ADDR (0x03003980)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_6__REG_FILE_SIZE (0x00000040)

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_6__RESET_REG_OFFSET (0x00000004)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_6__RESET_REG_ADDR (0x03003984)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_6__POSTED_REG_OFFSET (0x00000008)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_6__POSTED_REG_ADDR (0x03003988)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_6__ACKED_REG_OFFSET (0x0000000C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_6__ACKED_REG_ADDR (0x0300398C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_6__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_6__BUFFER_CAPACITY_REG_ADDR (0x03003990)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_6__READ_POSTED_REG_OFFSET (0x00000014)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_6__READ_POSTED_REG_ADDR (0x03003994)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_6__READ_ACKED_REG_OFFSET (0x00000018)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_6__READ_ACKED_REG_ADDR (0x03003998)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_6__ERROR_STATUS_REG_OFFSET (0x0000001C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_6__ERROR_STATUS_REG_ADDR (0x0300399C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_6__TILES_AVAIL_THRESHOLD_REG_OFFSET (0x00000038)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_6__TILES_AVAIL_THRESHOLD_REG_ADDR (0x030039B8)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_6__TILES_FREE_THRESHOLD_REG_OFFSET (0x0000003C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_6__TILES_FREE_THRESHOLD_REG_ADDR (0x030039BC)

//==============================================================================
// Register File: tile_counters_7_
//==============================================================================

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_7__REG_FILE_BASE_ADDR (0x030039C0)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_7__REG_FILE_SIZE (0x00000040)

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_7__RESET_REG_OFFSET (0x00000004)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_7__RESET_REG_ADDR (0x030039C4)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_7__POSTED_REG_OFFSET (0x00000008)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_7__POSTED_REG_ADDR (0x030039C8)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_7__ACKED_REG_OFFSET (0x0000000C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_7__ACKED_REG_ADDR (0x030039CC)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_7__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_7__BUFFER_CAPACITY_REG_ADDR (0x030039D0)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_7__READ_POSTED_REG_OFFSET (0x00000014)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_7__READ_POSTED_REG_ADDR (0x030039D4)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_7__READ_ACKED_REG_OFFSET (0x00000018)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_7__READ_ACKED_REG_ADDR (0x030039D8)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_7__ERROR_STATUS_REG_OFFSET (0x0000001C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_7__ERROR_STATUS_REG_ADDR (0x030039DC)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_7__TILES_AVAIL_THRESHOLD_REG_OFFSET (0x00000038)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_7__TILES_AVAIL_THRESHOLD_REG_ADDR (0x030039F8)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_7__TILES_FREE_THRESHOLD_REG_OFFSET (0x0000003C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_7__TILES_FREE_THRESHOLD_REG_ADDR (0x030039FC)

//==============================================================================
// Register File: tile_counters_8_
//==============================================================================

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_8__REG_FILE_BASE_ADDR (0x03003A00)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_8__REG_FILE_SIZE (0x00000040)

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_8__RESET_REG_OFFSET (0x00000004)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_8__RESET_REG_ADDR (0x03003A04)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_8__POSTED_REG_OFFSET (0x00000008)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_8__POSTED_REG_ADDR (0x03003A08)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_8__ACKED_REG_OFFSET (0x0000000C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_8__ACKED_REG_ADDR (0x03003A0C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_8__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_8__BUFFER_CAPACITY_REG_ADDR (0x03003A10)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_8__READ_POSTED_REG_OFFSET (0x00000014)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_8__READ_POSTED_REG_ADDR (0x03003A14)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_8__READ_ACKED_REG_OFFSET (0x00000018)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_8__READ_ACKED_REG_ADDR (0x03003A18)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_8__ERROR_STATUS_REG_OFFSET (0x0000001C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_8__ERROR_STATUS_REG_ADDR (0x03003A1C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_8__TILES_AVAIL_THRESHOLD_REG_OFFSET (0x00000038)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_8__TILES_AVAIL_THRESHOLD_REG_ADDR (0x03003A38)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_8__TILES_FREE_THRESHOLD_REG_OFFSET (0x0000003C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_8__TILES_FREE_THRESHOLD_REG_ADDR (0x03003A3C)

//==============================================================================
// Register File: tile_counters_9_
//==============================================================================

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_9__REG_FILE_BASE_ADDR (0x03003A40)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_9__REG_FILE_SIZE (0x00000040)

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_9__RESET_REG_OFFSET (0x00000004)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_9__RESET_REG_ADDR (0x03003A44)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_9__POSTED_REG_OFFSET (0x00000008)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_9__POSTED_REG_ADDR (0x03003A48)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_9__ACKED_REG_OFFSET (0x0000000C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_9__ACKED_REG_ADDR (0x03003A4C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_9__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_9__BUFFER_CAPACITY_REG_ADDR (0x03003A50)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_9__READ_POSTED_REG_OFFSET (0x00000014)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_9__READ_POSTED_REG_ADDR (0x03003A54)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_9__READ_ACKED_REG_OFFSET (0x00000018)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_9__READ_ACKED_REG_ADDR (0x03003A58)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_9__ERROR_STATUS_REG_OFFSET (0x0000001C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_9__ERROR_STATUS_REG_ADDR (0x03003A5C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_9__TILES_AVAIL_THRESHOLD_REG_OFFSET (0x00000038)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_9__TILES_AVAIL_THRESHOLD_REG_ADDR (0x03003A78)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_9__TILES_FREE_THRESHOLD_REG_OFFSET (0x0000003C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_9__TILES_FREE_THRESHOLD_REG_ADDR (0x03003A7C)

//==============================================================================
// Register File: tile_counters_10_
//==============================================================================

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_10__REG_FILE_BASE_ADDR (0x03003A80)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_10__REG_FILE_SIZE (0x00000040)

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_10__RESET_REG_OFFSET (0x00000004)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_10__RESET_REG_ADDR (0x03003A84)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_10__POSTED_REG_OFFSET (0x00000008)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_10__POSTED_REG_ADDR (0x03003A88)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_10__ACKED_REG_OFFSET (0x0000000C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_10__ACKED_REG_ADDR (0x03003A8C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_10__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_10__BUFFER_CAPACITY_REG_ADDR (0x03003A90)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_10__READ_POSTED_REG_OFFSET (0x00000014)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_10__READ_POSTED_REG_ADDR (0x03003A94)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_10__READ_ACKED_REG_OFFSET (0x00000018)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_10__READ_ACKED_REG_ADDR (0x03003A98)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_10__ERROR_STATUS_REG_OFFSET (0x0000001C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_10__ERROR_STATUS_REG_ADDR (0x03003A9C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_10__TILES_AVAIL_THRESHOLD_REG_OFFSET (0x00000038)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_10__TILES_AVAIL_THRESHOLD_REG_ADDR (0x03003AB8)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_10__TILES_FREE_THRESHOLD_REG_OFFSET (0x0000003C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_10__TILES_FREE_THRESHOLD_REG_ADDR (0x03003ABC)

//==============================================================================
// Register File: tile_counters_11_
//==============================================================================

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_11__REG_FILE_BASE_ADDR (0x03003AC0)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_11__REG_FILE_SIZE (0x00000040)

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_11__RESET_REG_OFFSET (0x00000004)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_11__RESET_REG_ADDR (0x03003AC4)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_11__POSTED_REG_OFFSET (0x00000008)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_11__POSTED_REG_ADDR (0x03003AC8)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_11__ACKED_REG_OFFSET (0x0000000C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_11__ACKED_REG_ADDR (0x03003ACC)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_11__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_11__BUFFER_CAPACITY_REG_ADDR (0x03003AD0)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_11__READ_POSTED_REG_OFFSET (0x00000014)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_11__READ_POSTED_REG_ADDR (0x03003AD4)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_11__READ_ACKED_REG_OFFSET (0x00000018)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_11__READ_ACKED_REG_ADDR (0x03003AD8)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_11__ERROR_STATUS_REG_OFFSET (0x0000001C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_11__ERROR_STATUS_REG_ADDR (0x03003ADC)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_11__TILES_AVAIL_THRESHOLD_REG_OFFSET (0x00000038)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_11__TILES_AVAIL_THRESHOLD_REG_ADDR (0x03003AF8)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_11__TILES_FREE_THRESHOLD_REG_OFFSET (0x0000003C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_11__TILES_FREE_THRESHOLD_REG_ADDR (0x03003AFC)

//==============================================================================
// Register File: tile_counters_12_
//==============================================================================

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_12__REG_FILE_BASE_ADDR (0x03003B00)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_12__REG_FILE_SIZE (0x00000040)

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_12__RESET_REG_OFFSET (0x00000004)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_12__RESET_REG_ADDR (0x03003B04)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_12__POSTED_REG_OFFSET (0x00000008)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_12__POSTED_REG_ADDR (0x03003B08)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_12__ACKED_REG_OFFSET (0x0000000C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_12__ACKED_REG_ADDR (0x03003B0C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_12__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_12__BUFFER_CAPACITY_REG_ADDR (0x03003B10)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_12__READ_POSTED_REG_OFFSET (0x00000014)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_12__READ_POSTED_REG_ADDR (0x03003B14)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_12__READ_ACKED_REG_OFFSET (0x00000018)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_12__READ_ACKED_REG_ADDR (0x03003B18)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_12__ERROR_STATUS_REG_OFFSET (0x0000001C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_12__ERROR_STATUS_REG_ADDR (0x03003B1C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_12__TILES_AVAIL_THRESHOLD_REG_OFFSET (0x00000038)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_12__TILES_AVAIL_THRESHOLD_REG_ADDR (0x03003B38)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_12__TILES_FREE_THRESHOLD_REG_OFFSET (0x0000003C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_12__TILES_FREE_THRESHOLD_REG_ADDR (0x03003B3C)

//==============================================================================
// Register File: tile_counters_13_
//==============================================================================

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_13__REG_FILE_BASE_ADDR (0x03003B40)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_13__REG_FILE_SIZE (0x00000040)

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_13__RESET_REG_OFFSET (0x00000004)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_13__RESET_REG_ADDR (0x03003B44)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_13__POSTED_REG_OFFSET (0x00000008)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_13__POSTED_REG_ADDR (0x03003B48)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_13__ACKED_REG_OFFSET (0x0000000C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_13__ACKED_REG_ADDR (0x03003B4C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_13__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_13__BUFFER_CAPACITY_REG_ADDR (0x03003B50)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_13__READ_POSTED_REG_OFFSET (0x00000014)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_13__READ_POSTED_REG_ADDR (0x03003B54)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_13__READ_ACKED_REG_OFFSET (0x00000018)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_13__READ_ACKED_REG_ADDR (0x03003B58)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_13__ERROR_STATUS_REG_OFFSET (0x0000001C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_13__ERROR_STATUS_REG_ADDR (0x03003B5C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_13__TILES_AVAIL_THRESHOLD_REG_OFFSET (0x00000038)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_13__TILES_AVAIL_THRESHOLD_REG_ADDR (0x03003B78)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_13__TILES_FREE_THRESHOLD_REG_OFFSET (0x0000003C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_13__TILES_FREE_THRESHOLD_REG_ADDR (0x03003B7C)

//==============================================================================
// Register File: tile_counters_14_
//==============================================================================

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_14__REG_FILE_BASE_ADDR (0x03003B80)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_14__REG_FILE_SIZE (0x00000040)

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_14__RESET_REG_OFFSET (0x00000004)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_14__RESET_REG_ADDR (0x03003B84)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_14__POSTED_REG_OFFSET (0x00000008)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_14__POSTED_REG_ADDR (0x03003B88)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_14__ACKED_REG_OFFSET (0x0000000C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_14__ACKED_REG_ADDR (0x03003B8C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_14__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_14__BUFFER_CAPACITY_REG_ADDR (0x03003B90)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_14__READ_POSTED_REG_OFFSET (0x00000014)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_14__READ_POSTED_REG_ADDR (0x03003B94)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_14__READ_ACKED_REG_OFFSET (0x00000018)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_14__READ_ACKED_REG_ADDR (0x03003B98)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_14__ERROR_STATUS_REG_OFFSET (0x0000001C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_14__ERROR_STATUS_REG_ADDR (0x03003B9C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_14__TILES_AVAIL_THRESHOLD_REG_OFFSET (0x00000038)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_14__TILES_AVAIL_THRESHOLD_REG_ADDR (0x03003BB8)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_14__TILES_FREE_THRESHOLD_REG_OFFSET (0x0000003C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_14__TILES_FREE_THRESHOLD_REG_ADDR (0x03003BBC)

//==============================================================================
// Register File: tile_counters_15_
//==============================================================================

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_15__REG_FILE_BASE_ADDR (0x03003BC0)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_15__REG_FILE_SIZE (0x00000040)

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_15__RESET_REG_OFFSET (0x00000004)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_15__RESET_REG_ADDR (0x03003BC4)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_15__POSTED_REG_OFFSET (0x00000008)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_15__POSTED_REG_ADDR (0x03003BC8)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_15__ACKED_REG_OFFSET (0x0000000C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_15__ACKED_REG_ADDR (0x03003BCC)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_15__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_15__BUFFER_CAPACITY_REG_ADDR (0x03003BD0)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_15__READ_POSTED_REG_OFFSET (0x00000014)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_15__READ_POSTED_REG_ADDR (0x03003BD4)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_15__READ_ACKED_REG_OFFSET (0x00000018)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_15__READ_ACKED_REG_ADDR (0x03003BD8)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_15__ERROR_STATUS_REG_OFFSET (0x0000001C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_15__ERROR_STATUS_REG_ADDR (0x03003BDC)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_15__TILES_AVAIL_THRESHOLD_REG_OFFSET (0x00000038)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_15__TILES_AVAIL_THRESHOLD_REG_ADDR (0x03003BF8)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_15__TILES_FREE_THRESHOLD_REG_OFFSET (0x0000003C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_2_TILE_COUNTERS_15__TILES_FREE_THRESHOLD_REG_ADDR (0x03003BFC)

//==============================================================================
// Addresses for Address Map: tt_llk_interface_3
//==============================================================================

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_REG_MAP_BASE_ADDR (0x03003C00)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_REG_MAP_SIZE (0x00000400)

//==============================================================================
// Register File: tile_counters_0_
//==============================================================================

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_0__REG_FILE_BASE_ADDR (0x03003C00)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_0__REG_FILE_SIZE (0x00000040)

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_0__RESET_REG_OFFSET (0x00000004)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_0__RESET_REG_ADDR (0x03003C04)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_0__POSTED_REG_OFFSET (0x00000008)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_0__POSTED_REG_ADDR (0x03003C08)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_0__ACKED_REG_OFFSET (0x0000000C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_0__ACKED_REG_ADDR (0x03003C0C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_0__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_0__BUFFER_CAPACITY_REG_ADDR (0x03003C10)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_0__READ_POSTED_REG_OFFSET (0x00000014)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_0__READ_POSTED_REG_ADDR (0x03003C14)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_0__READ_ACKED_REG_OFFSET (0x00000018)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_0__READ_ACKED_REG_ADDR (0x03003C18)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_0__ERROR_STATUS_REG_OFFSET (0x0000001C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_0__ERROR_STATUS_REG_ADDR (0x03003C1C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_0__TILES_AVAIL_THRESHOLD_REG_OFFSET (0x00000038)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_0__TILES_AVAIL_THRESHOLD_REG_ADDR (0x03003C38)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_0__TILES_FREE_THRESHOLD_REG_OFFSET (0x0000003C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_0__TILES_FREE_THRESHOLD_REG_ADDR (0x03003C3C)

//==============================================================================
// Register File: tile_counters_1_
//==============================================================================

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_1__REG_FILE_BASE_ADDR (0x03003C40)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_1__REG_FILE_SIZE (0x00000040)

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_1__RESET_REG_OFFSET (0x00000004)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_1__RESET_REG_ADDR (0x03003C44)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_1__POSTED_REG_OFFSET (0x00000008)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_1__POSTED_REG_ADDR (0x03003C48)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_1__ACKED_REG_OFFSET (0x0000000C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_1__ACKED_REG_ADDR (0x03003C4C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_1__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_1__BUFFER_CAPACITY_REG_ADDR (0x03003C50)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_1__READ_POSTED_REG_OFFSET (0x00000014)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_1__READ_POSTED_REG_ADDR (0x03003C54)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_1__READ_ACKED_REG_OFFSET (0x00000018)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_1__READ_ACKED_REG_ADDR (0x03003C58)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_1__ERROR_STATUS_REG_OFFSET (0x0000001C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_1__ERROR_STATUS_REG_ADDR (0x03003C5C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_1__TILES_AVAIL_THRESHOLD_REG_OFFSET (0x00000038)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_1__TILES_AVAIL_THRESHOLD_REG_ADDR (0x03003C78)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_1__TILES_FREE_THRESHOLD_REG_OFFSET (0x0000003C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_1__TILES_FREE_THRESHOLD_REG_ADDR (0x03003C7C)

//==============================================================================
// Register File: tile_counters_2_
//==============================================================================

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_2__REG_FILE_BASE_ADDR (0x03003C80)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_2__REG_FILE_SIZE (0x00000040)

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_2__RESET_REG_OFFSET (0x00000004)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_2__RESET_REG_ADDR (0x03003C84)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_2__POSTED_REG_OFFSET (0x00000008)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_2__POSTED_REG_ADDR (0x03003C88)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_2__ACKED_REG_OFFSET (0x0000000C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_2__ACKED_REG_ADDR (0x03003C8C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_2__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_2__BUFFER_CAPACITY_REG_ADDR (0x03003C90)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_2__READ_POSTED_REG_OFFSET (0x00000014)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_2__READ_POSTED_REG_ADDR (0x03003C94)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_2__READ_ACKED_REG_OFFSET (0x00000018)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_2__READ_ACKED_REG_ADDR (0x03003C98)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_2__ERROR_STATUS_REG_OFFSET (0x0000001C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_2__ERROR_STATUS_REG_ADDR (0x03003C9C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_2__TILES_AVAIL_THRESHOLD_REG_OFFSET (0x00000038)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_2__TILES_AVAIL_THRESHOLD_REG_ADDR (0x03003CB8)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_2__TILES_FREE_THRESHOLD_REG_OFFSET (0x0000003C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_2__TILES_FREE_THRESHOLD_REG_ADDR (0x03003CBC)

//==============================================================================
// Register File: tile_counters_3_
//==============================================================================

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_3__REG_FILE_BASE_ADDR (0x03003CC0)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_3__REG_FILE_SIZE (0x00000040)

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_3__RESET_REG_OFFSET (0x00000004)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_3__RESET_REG_ADDR (0x03003CC4)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_3__POSTED_REG_OFFSET (0x00000008)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_3__POSTED_REG_ADDR (0x03003CC8)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_3__ACKED_REG_OFFSET (0x0000000C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_3__ACKED_REG_ADDR (0x03003CCC)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_3__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_3__BUFFER_CAPACITY_REG_ADDR (0x03003CD0)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_3__READ_POSTED_REG_OFFSET (0x00000014)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_3__READ_POSTED_REG_ADDR (0x03003CD4)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_3__READ_ACKED_REG_OFFSET (0x00000018)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_3__READ_ACKED_REG_ADDR (0x03003CD8)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_3__ERROR_STATUS_REG_OFFSET (0x0000001C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_3__ERROR_STATUS_REG_ADDR (0x03003CDC)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_3__TILES_AVAIL_THRESHOLD_REG_OFFSET (0x00000038)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_3__TILES_AVAIL_THRESHOLD_REG_ADDR (0x03003CF8)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_3__TILES_FREE_THRESHOLD_REG_OFFSET (0x0000003C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_3__TILES_FREE_THRESHOLD_REG_ADDR (0x03003CFC)

//==============================================================================
// Register File: tile_counters_4_
//==============================================================================

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_4__REG_FILE_BASE_ADDR (0x03003D00)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_4__REG_FILE_SIZE (0x00000040)

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_4__RESET_REG_OFFSET (0x00000004)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_4__RESET_REG_ADDR (0x03003D04)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_4__POSTED_REG_OFFSET (0x00000008)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_4__POSTED_REG_ADDR (0x03003D08)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_4__ACKED_REG_OFFSET (0x0000000C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_4__ACKED_REG_ADDR (0x03003D0C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_4__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_4__BUFFER_CAPACITY_REG_ADDR (0x03003D10)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_4__READ_POSTED_REG_OFFSET (0x00000014)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_4__READ_POSTED_REG_ADDR (0x03003D14)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_4__READ_ACKED_REG_OFFSET (0x00000018)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_4__READ_ACKED_REG_ADDR (0x03003D18)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_4__ERROR_STATUS_REG_OFFSET (0x0000001C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_4__ERROR_STATUS_REG_ADDR (0x03003D1C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_4__TILES_AVAIL_THRESHOLD_REG_OFFSET (0x00000038)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_4__TILES_AVAIL_THRESHOLD_REG_ADDR (0x03003D38)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_4__TILES_FREE_THRESHOLD_REG_OFFSET (0x0000003C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_4__TILES_FREE_THRESHOLD_REG_ADDR (0x03003D3C)

//==============================================================================
// Register File: tile_counters_5_
//==============================================================================

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_5__REG_FILE_BASE_ADDR (0x03003D40)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_5__REG_FILE_SIZE (0x00000040)

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_5__RESET_REG_OFFSET (0x00000004)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_5__RESET_REG_ADDR (0x03003D44)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_5__POSTED_REG_OFFSET (0x00000008)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_5__POSTED_REG_ADDR (0x03003D48)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_5__ACKED_REG_OFFSET (0x0000000C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_5__ACKED_REG_ADDR (0x03003D4C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_5__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_5__BUFFER_CAPACITY_REG_ADDR (0x03003D50)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_5__READ_POSTED_REG_OFFSET (0x00000014)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_5__READ_POSTED_REG_ADDR (0x03003D54)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_5__READ_ACKED_REG_OFFSET (0x00000018)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_5__READ_ACKED_REG_ADDR (0x03003D58)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_5__ERROR_STATUS_REG_OFFSET (0x0000001C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_5__ERROR_STATUS_REG_ADDR (0x03003D5C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_5__TILES_AVAIL_THRESHOLD_REG_OFFSET (0x00000038)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_5__TILES_AVAIL_THRESHOLD_REG_ADDR (0x03003D78)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_5__TILES_FREE_THRESHOLD_REG_OFFSET (0x0000003C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_5__TILES_FREE_THRESHOLD_REG_ADDR (0x03003D7C)

//==============================================================================
// Register File: tile_counters_6_
//==============================================================================

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_6__REG_FILE_BASE_ADDR (0x03003D80)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_6__REG_FILE_SIZE (0x00000040)

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_6__RESET_REG_OFFSET (0x00000004)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_6__RESET_REG_ADDR (0x03003D84)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_6__POSTED_REG_OFFSET (0x00000008)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_6__POSTED_REG_ADDR (0x03003D88)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_6__ACKED_REG_OFFSET (0x0000000C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_6__ACKED_REG_ADDR (0x03003D8C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_6__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_6__BUFFER_CAPACITY_REG_ADDR (0x03003D90)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_6__READ_POSTED_REG_OFFSET (0x00000014)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_6__READ_POSTED_REG_ADDR (0x03003D94)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_6__READ_ACKED_REG_OFFSET (0x00000018)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_6__READ_ACKED_REG_ADDR (0x03003D98)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_6__ERROR_STATUS_REG_OFFSET (0x0000001C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_6__ERROR_STATUS_REG_ADDR (0x03003D9C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_6__TILES_AVAIL_THRESHOLD_REG_OFFSET (0x00000038)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_6__TILES_AVAIL_THRESHOLD_REG_ADDR (0x03003DB8)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_6__TILES_FREE_THRESHOLD_REG_OFFSET (0x0000003C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_6__TILES_FREE_THRESHOLD_REG_ADDR (0x03003DBC)

//==============================================================================
// Register File: tile_counters_7_
//==============================================================================

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_7__REG_FILE_BASE_ADDR (0x03003DC0)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_7__REG_FILE_SIZE (0x00000040)

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_7__RESET_REG_OFFSET (0x00000004)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_7__RESET_REG_ADDR (0x03003DC4)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_7__POSTED_REG_OFFSET (0x00000008)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_7__POSTED_REG_ADDR (0x03003DC8)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_7__ACKED_REG_OFFSET (0x0000000C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_7__ACKED_REG_ADDR (0x03003DCC)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_7__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_7__BUFFER_CAPACITY_REG_ADDR (0x03003DD0)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_7__READ_POSTED_REG_OFFSET (0x00000014)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_7__READ_POSTED_REG_ADDR (0x03003DD4)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_7__READ_ACKED_REG_OFFSET (0x00000018)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_7__READ_ACKED_REG_ADDR (0x03003DD8)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_7__ERROR_STATUS_REG_OFFSET (0x0000001C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_7__ERROR_STATUS_REG_ADDR (0x03003DDC)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_7__TILES_AVAIL_THRESHOLD_REG_OFFSET (0x00000038)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_7__TILES_AVAIL_THRESHOLD_REG_ADDR (0x03003DF8)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_7__TILES_FREE_THRESHOLD_REG_OFFSET (0x0000003C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_7__TILES_FREE_THRESHOLD_REG_ADDR (0x03003DFC)

//==============================================================================
// Register File: tile_counters_8_
//==============================================================================

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_8__REG_FILE_BASE_ADDR (0x03003E00)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_8__REG_FILE_SIZE (0x00000040)

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_8__RESET_REG_OFFSET (0x00000004)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_8__RESET_REG_ADDR (0x03003E04)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_8__POSTED_REG_OFFSET (0x00000008)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_8__POSTED_REG_ADDR (0x03003E08)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_8__ACKED_REG_OFFSET (0x0000000C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_8__ACKED_REG_ADDR (0x03003E0C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_8__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_8__BUFFER_CAPACITY_REG_ADDR (0x03003E10)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_8__READ_POSTED_REG_OFFSET (0x00000014)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_8__READ_POSTED_REG_ADDR (0x03003E14)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_8__READ_ACKED_REG_OFFSET (0x00000018)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_8__READ_ACKED_REG_ADDR (0x03003E18)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_8__ERROR_STATUS_REG_OFFSET (0x0000001C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_8__ERROR_STATUS_REG_ADDR (0x03003E1C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_8__TILES_AVAIL_THRESHOLD_REG_OFFSET (0x00000038)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_8__TILES_AVAIL_THRESHOLD_REG_ADDR (0x03003E38)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_8__TILES_FREE_THRESHOLD_REG_OFFSET (0x0000003C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_8__TILES_FREE_THRESHOLD_REG_ADDR (0x03003E3C)

//==============================================================================
// Register File: tile_counters_9_
//==============================================================================

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_9__REG_FILE_BASE_ADDR (0x03003E40)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_9__REG_FILE_SIZE (0x00000040)

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_9__RESET_REG_OFFSET (0x00000004)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_9__RESET_REG_ADDR (0x03003E44)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_9__POSTED_REG_OFFSET (0x00000008)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_9__POSTED_REG_ADDR (0x03003E48)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_9__ACKED_REG_OFFSET (0x0000000C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_9__ACKED_REG_ADDR (0x03003E4C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_9__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_9__BUFFER_CAPACITY_REG_ADDR (0x03003E50)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_9__READ_POSTED_REG_OFFSET (0x00000014)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_9__READ_POSTED_REG_ADDR (0x03003E54)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_9__READ_ACKED_REG_OFFSET (0x00000018)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_9__READ_ACKED_REG_ADDR (0x03003E58)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_9__ERROR_STATUS_REG_OFFSET (0x0000001C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_9__ERROR_STATUS_REG_ADDR (0x03003E5C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_9__TILES_AVAIL_THRESHOLD_REG_OFFSET (0x00000038)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_9__TILES_AVAIL_THRESHOLD_REG_ADDR (0x03003E78)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_9__TILES_FREE_THRESHOLD_REG_OFFSET (0x0000003C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_9__TILES_FREE_THRESHOLD_REG_ADDR (0x03003E7C)

//==============================================================================
// Register File: tile_counters_10_
//==============================================================================

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_10__REG_FILE_BASE_ADDR (0x03003E80)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_10__REG_FILE_SIZE (0x00000040)

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_10__RESET_REG_OFFSET (0x00000004)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_10__RESET_REG_ADDR (0x03003E84)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_10__POSTED_REG_OFFSET (0x00000008)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_10__POSTED_REG_ADDR (0x03003E88)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_10__ACKED_REG_OFFSET (0x0000000C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_10__ACKED_REG_ADDR (0x03003E8C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_10__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_10__BUFFER_CAPACITY_REG_ADDR (0x03003E90)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_10__READ_POSTED_REG_OFFSET (0x00000014)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_10__READ_POSTED_REG_ADDR (0x03003E94)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_10__READ_ACKED_REG_OFFSET (0x00000018)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_10__READ_ACKED_REG_ADDR (0x03003E98)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_10__ERROR_STATUS_REG_OFFSET (0x0000001C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_10__ERROR_STATUS_REG_ADDR (0x03003E9C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_10__TILES_AVAIL_THRESHOLD_REG_OFFSET (0x00000038)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_10__TILES_AVAIL_THRESHOLD_REG_ADDR (0x03003EB8)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_10__TILES_FREE_THRESHOLD_REG_OFFSET (0x0000003C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_10__TILES_FREE_THRESHOLD_REG_ADDR (0x03003EBC)

//==============================================================================
// Register File: tile_counters_11_
//==============================================================================

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_11__REG_FILE_BASE_ADDR (0x03003EC0)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_11__REG_FILE_SIZE (0x00000040)

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_11__RESET_REG_OFFSET (0x00000004)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_11__RESET_REG_ADDR (0x03003EC4)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_11__POSTED_REG_OFFSET (0x00000008)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_11__POSTED_REG_ADDR (0x03003EC8)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_11__ACKED_REG_OFFSET (0x0000000C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_11__ACKED_REG_ADDR (0x03003ECC)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_11__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_11__BUFFER_CAPACITY_REG_ADDR (0x03003ED0)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_11__READ_POSTED_REG_OFFSET (0x00000014)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_11__READ_POSTED_REG_ADDR (0x03003ED4)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_11__READ_ACKED_REG_OFFSET (0x00000018)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_11__READ_ACKED_REG_ADDR (0x03003ED8)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_11__ERROR_STATUS_REG_OFFSET (0x0000001C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_11__ERROR_STATUS_REG_ADDR (0x03003EDC)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_11__TILES_AVAIL_THRESHOLD_REG_OFFSET (0x00000038)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_11__TILES_AVAIL_THRESHOLD_REG_ADDR (0x03003EF8)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_11__TILES_FREE_THRESHOLD_REG_OFFSET (0x0000003C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_11__TILES_FREE_THRESHOLD_REG_ADDR (0x03003EFC)

//==============================================================================
// Register File: tile_counters_12_
//==============================================================================

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_12__REG_FILE_BASE_ADDR (0x03003F00)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_12__REG_FILE_SIZE (0x00000040)

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_12__RESET_REG_OFFSET (0x00000004)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_12__RESET_REG_ADDR (0x03003F04)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_12__POSTED_REG_OFFSET (0x00000008)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_12__POSTED_REG_ADDR (0x03003F08)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_12__ACKED_REG_OFFSET (0x0000000C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_12__ACKED_REG_ADDR (0x03003F0C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_12__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_12__BUFFER_CAPACITY_REG_ADDR (0x03003F10)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_12__READ_POSTED_REG_OFFSET (0x00000014)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_12__READ_POSTED_REG_ADDR (0x03003F14)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_12__READ_ACKED_REG_OFFSET (0x00000018)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_12__READ_ACKED_REG_ADDR (0x03003F18)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_12__ERROR_STATUS_REG_OFFSET (0x0000001C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_12__ERROR_STATUS_REG_ADDR (0x03003F1C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_12__TILES_AVAIL_THRESHOLD_REG_OFFSET (0x00000038)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_12__TILES_AVAIL_THRESHOLD_REG_ADDR (0x03003F38)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_12__TILES_FREE_THRESHOLD_REG_OFFSET (0x0000003C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_12__TILES_FREE_THRESHOLD_REG_ADDR (0x03003F3C)

//==============================================================================
// Register File: tile_counters_13_
//==============================================================================

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_13__REG_FILE_BASE_ADDR (0x03003F40)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_13__REG_FILE_SIZE (0x00000040)

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_13__RESET_REG_OFFSET (0x00000004)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_13__RESET_REG_ADDR (0x03003F44)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_13__POSTED_REG_OFFSET (0x00000008)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_13__POSTED_REG_ADDR (0x03003F48)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_13__ACKED_REG_OFFSET (0x0000000C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_13__ACKED_REG_ADDR (0x03003F4C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_13__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_13__BUFFER_CAPACITY_REG_ADDR (0x03003F50)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_13__READ_POSTED_REG_OFFSET (0x00000014)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_13__READ_POSTED_REG_ADDR (0x03003F54)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_13__READ_ACKED_REG_OFFSET (0x00000018)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_13__READ_ACKED_REG_ADDR (0x03003F58)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_13__ERROR_STATUS_REG_OFFSET (0x0000001C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_13__ERROR_STATUS_REG_ADDR (0x03003F5C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_13__TILES_AVAIL_THRESHOLD_REG_OFFSET (0x00000038)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_13__TILES_AVAIL_THRESHOLD_REG_ADDR (0x03003F78)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_13__TILES_FREE_THRESHOLD_REG_OFFSET (0x0000003C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_13__TILES_FREE_THRESHOLD_REG_ADDR (0x03003F7C)

//==============================================================================
// Register File: tile_counters_14_
//==============================================================================

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_14__REG_FILE_BASE_ADDR (0x03003F80)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_14__REG_FILE_SIZE (0x00000040)

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_14__RESET_REG_OFFSET (0x00000004)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_14__RESET_REG_ADDR (0x03003F84)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_14__POSTED_REG_OFFSET (0x00000008)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_14__POSTED_REG_ADDR (0x03003F88)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_14__ACKED_REG_OFFSET (0x0000000C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_14__ACKED_REG_ADDR (0x03003F8C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_14__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_14__BUFFER_CAPACITY_REG_ADDR (0x03003F90)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_14__READ_POSTED_REG_OFFSET (0x00000014)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_14__READ_POSTED_REG_ADDR (0x03003F94)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_14__READ_ACKED_REG_OFFSET (0x00000018)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_14__READ_ACKED_REG_ADDR (0x03003F98)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_14__ERROR_STATUS_REG_OFFSET (0x0000001C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_14__ERROR_STATUS_REG_ADDR (0x03003F9C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_14__TILES_AVAIL_THRESHOLD_REG_OFFSET (0x00000038)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_14__TILES_AVAIL_THRESHOLD_REG_ADDR (0x03003FB8)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_14__TILES_FREE_THRESHOLD_REG_OFFSET (0x0000003C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_14__TILES_FREE_THRESHOLD_REG_ADDR (0x03003FBC)

//==============================================================================
// Register File: tile_counters_15_
//==============================================================================

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_15__REG_FILE_BASE_ADDR (0x03003FC0)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_15__REG_FILE_SIZE (0x00000040)

#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_15__RESET_REG_OFFSET (0x00000004)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_15__RESET_REG_ADDR (0x03003FC4)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_15__POSTED_REG_OFFSET (0x00000008)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_15__POSTED_REG_ADDR (0x03003FC8)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_15__ACKED_REG_OFFSET (0x0000000C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_15__ACKED_REG_ADDR (0x03003FCC)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_15__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_15__BUFFER_CAPACITY_REG_ADDR (0x03003FD0)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_15__READ_POSTED_REG_OFFSET (0x00000014)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_15__READ_POSTED_REG_ADDR (0x03003FD4)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_15__READ_ACKED_REG_OFFSET (0x00000018)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_15__READ_ACKED_REG_ADDR (0x03003FD8)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_15__ERROR_STATUS_REG_OFFSET (0x0000001C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_15__ERROR_STATUS_REG_ADDR (0x03003FDC)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_15__TILES_AVAIL_THRESHOLD_REG_OFFSET (0x00000038)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_15__TILES_AVAIL_THRESHOLD_REG_ADDR (0x03003FF8)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_15__TILES_FREE_THRESHOLD_REG_OFFSET (0x0000003C)
#define TT_OVERLAY_LLK_TILE_COUNTERS_TT_LLK_INTERFACE_3_TILE_COUNTERS_15__TILES_FREE_THRESHOLD_REG_ADDR (0x03003FFC)

//==============================================================================
// Addresses for Address Map: tt_rocc_accel
//==============================================================================

#define TT_ROCC_ACCEL_REG_MAP_BASE_ADDR (0x03004000)
#define TT_ROCC_ACCEL_REG_MAP_SIZE (0x00005D78)

//==============================================================================
// Register File: tt_rocc_cpu0_cmd_buf_r
//==============================================================================

#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_REG_FILE_BASE_ADDR (0x03004000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_REG_FILE_SIZE (0x00000178)

#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_IE_REG_OFFSET (0x00000000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_IE_REG_ADDR (0x03004000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_IP_REG_OFFSET (0x00000008)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_IP_REG_ADDR (0x03004008)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_WR_SENT_TR_ID_REG_OFFSET (0x00000010)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_WR_SENT_TR_ID_REG_ADDR (0x03004010)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_TR_ACK_TR_ID_REG_OFFSET (0x00000018)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_TR_ACK_TR_ID_REG_ADDR (0x03004018)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_SRC_ADDR_REG_OFFSET (0x00000020)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_SRC_ADDR_REG_ADDR (0x03004020)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_SRC_BASE_REG_OFFSET (0x00000028)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_SRC_BASE_REG_ADDR (0x03004028)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_SRC_SIZE_REG_OFFSET (0x00000030)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_SRC_SIZE_REG_ADDR (0x03004030)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_SRC_COORD_REG_OFFSET (0x00000038)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_SRC_COORD_REG_ADDR (0x03004038)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_DEST_ADDR_REG_OFFSET (0x00000040)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_DEST_ADDR_REG_ADDR (0x03004040)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_DEST_BASE_REG_OFFSET (0x00000048)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_DEST_BASE_REG_ADDR (0x03004048)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_DEST_SIZE_REG_OFFSET (0x00000050)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_DEST_SIZE_REG_ADDR (0x03004050)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_DEST_COORD_REG_OFFSET (0x00000058)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_DEST_COORD_REG_ADDR (0x03004058)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_LEN_BYTES_REG_OFFSET (0x00000060)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_LEN_BYTES_REG_ADDR (0x03004060)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_REQ_VC_REG_OFFSET (0x00000068)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_REQ_VC_REG_ADDR (0x03004068)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_REQ_VC_BASE_REG_OFFSET (0x00000070)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_REQ_VC_BASE_REG_ADDR (0x03004070)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_REQ_VC_SIZE_REG_OFFSET (0x00000078)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_REQ_VC_SIZE_REG_ADDR (0x03004078)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_RESP_VC_REG_OFFSET (0x00000080)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_RESP_VC_REG_ADDR (0x03004080)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_RESP_VC_BASE_REG_OFFSET (0x00000088)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_RESP_VC_BASE_REG_ADDR (0x03004088)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_RESP_VC_SIZE_REG_OFFSET (0x00000090)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_RESP_VC_SIZE_REG_ADDR (0x03004090)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_TR_ID_REG_OFFSET (0x00000098)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_TR_ID_REG_ADDR (0x03004098)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_TR_ID_BASE_REG_OFFSET (0x000000A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_TR_ID_BASE_REG_ADDR (0x030040A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_TR_ID_SIZE_REG_OFFSET (0x000000A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_TR_ID_SIZE_REG_ADDR (0x030040A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_MCAST_EXCLUDE_REG_OFFSET (0x000000B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_MCAST_EXCLUDE_REG_ADDR (0x030040B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_SCATTER_LIST_ADDR_REG_OFFSET (0x000000B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_SCATTER_LIST_ADDR_REG_ADDR (0x030040B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_SCATTER_BASE_ADDR_REG_OFFSET (0x000000C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_SCATTER_BASE_ADDR_REG_ADDR (0x030040C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_SCATTER_INDEX_REG_OFFSET (0x000000C8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_SCATTER_INDEX_REG_ADDR (0x030040C8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_SCATTER_TIMES_REG_OFFSET (0x000000D0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_SCATTER_TIMES_REG_ADDR (0x030040D0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_SCATTER_ADDR_0__REG_OFFSET (0x000000D8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_SCATTER_ADDR_0__REG_ADDR (0x030040D8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_SCATTER_ADDR_1__REG_OFFSET (0x000000E0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_SCATTER_ADDR_1__REG_ADDR (0x030040E0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_SCATTER_ADDR_2__REG_OFFSET (0x000000E8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_SCATTER_ADDR_2__REG_ADDR (0x030040E8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_SCATTER_ADDR_3__REG_OFFSET (0x000000F0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_SCATTER_ADDR_3__REG_ADDR (0x030040F0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_INLINE_DATA_REG_OFFSET (0x000000F8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_INLINE_DATA_REG_ADDR (0x030040F8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_MAX_BYTES_IN_PACKET_REG_OFFSET (0x00000100)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_MAX_BYTES_IN_PACKET_REG_ADDR (0x03004100)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_MCAST_DESTS_REG_OFFSET (0x00000108)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_MCAST_DESTS_REG_ADDR (0x03004108)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_L1_ACCUM_CFG_REG_OFFSET (0x00000110)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_L1_ACCUM_CFG_REG_ADDR (0x03004110)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_AXI_OPT_1_REG_OFFSET (0x00000118)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_AXI_OPT_1_REG_ADDR (0x03004118)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_AXI_OPT_2_REG_OFFSET (0x00000120)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_AXI_OPT_2_REG_ADDR (0x03004120)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_AUTOINC_REG_OFFSET (0x00000128)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_AUTOINC_REG_ADDR (0x03004128)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_PACKET_TAGS_REG_OFFSET (0x00000130)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_PACKET_TAGS_REG_ADDR (0x03004130)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_DEBUG_REG_OFFSET (0x00000138)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_DEBUG_REG_ADDR (0x03004138)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_MISC_REG_OFFSET (0x00000140)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_MISC_REG_ADDR (0x03004140)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_PER_TR_ID_IE_0_REG_OFFSET (0x00000148)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_PER_TR_ID_IE_0_REG_ADDR (0x03004148)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_PER_TR_ID_IE_1_REG_OFFSET (0x00000150)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_PER_TR_ID_IE_1_REG_ADDR (0x03004150)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_PER_TR_ID_IE_2_REG_OFFSET (0x00000158)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_PER_TR_ID_IE_2_REG_ADDR (0x03004158)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_PER_TR_ID_IP_0_REG_OFFSET (0x00000160)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_PER_TR_ID_IP_0_REG_ADDR (0x03004160)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_PER_TR_ID_IP_1_REG_OFFSET (0x00000168)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_PER_TR_ID_IP_1_REG_ADDR (0x03004168)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_PER_TR_ID_IP_2_REG_OFFSET (0x00000170)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_R_PER_TR_ID_IP_2_REG_ADDR (0x03004170)

//==============================================================================
// Register File: tt_rocc_cpu0_cmd_buf_w
//==============================================================================

#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_REG_FILE_BASE_ADDR (0x03004200)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_REG_FILE_SIZE (0x00000178)

#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_IE_REG_OFFSET (0x00000000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_IE_REG_ADDR (0x03004200)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_IP_REG_OFFSET (0x00000008)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_IP_REG_ADDR (0x03004208)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_WR_SENT_TR_ID_REG_OFFSET (0x00000010)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_WR_SENT_TR_ID_REG_ADDR (0x03004210)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_TR_ACK_TR_ID_REG_OFFSET (0x00000018)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_TR_ACK_TR_ID_REG_ADDR (0x03004218)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_SRC_ADDR_REG_OFFSET (0x00000020)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_SRC_ADDR_REG_ADDR (0x03004220)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_SRC_BASE_REG_OFFSET (0x00000028)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_SRC_BASE_REG_ADDR (0x03004228)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_SRC_SIZE_REG_OFFSET (0x00000030)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_SRC_SIZE_REG_ADDR (0x03004230)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_SRC_COORD_REG_OFFSET (0x00000038)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_SRC_COORD_REG_ADDR (0x03004238)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_DEST_ADDR_REG_OFFSET (0x00000040)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_DEST_ADDR_REG_ADDR (0x03004240)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_DEST_BASE_REG_OFFSET (0x00000048)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_DEST_BASE_REG_ADDR (0x03004248)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_DEST_SIZE_REG_OFFSET (0x00000050)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_DEST_SIZE_REG_ADDR (0x03004250)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_DEST_COORD_REG_OFFSET (0x00000058)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_DEST_COORD_REG_ADDR (0x03004258)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_LEN_BYTES_REG_OFFSET (0x00000060)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_LEN_BYTES_REG_ADDR (0x03004260)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_REQ_VC_REG_OFFSET (0x00000068)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_REQ_VC_REG_ADDR (0x03004268)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_REQ_VC_BASE_REG_OFFSET (0x00000070)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_REQ_VC_BASE_REG_ADDR (0x03004270)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_REQ_VC_SIZE_REG_OFFSET (0x00000078)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_REQ_VC_SIZE_REG_ADDR (0x03004278)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_RESP_VC_REG_OFFSET (0x00000080)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_RESP_VC_REG_ADDR (0x03004280)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_RESP_VC_BASE_REG_OFFSET (0x00000088)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_RESP_VC_BASE_REG_ADDR (0x03004288)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_RESP_VC_SIZE_REG_OFFSET (0x00000090)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_RESP_VC_SIZE_REG_ADDR (0x03004290)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_TR_ID_REG_OFFSET (0x00000098)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_TR_ID_REG_ADDR (0x03004298)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_TR_ID_BASE_REG_OFFSET (0x000000A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_TR_ID_BASE_REG_ADDR (0x030042A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_TR_ID_SIZE_REG_OFFSET (0x000000A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_TR_ID_SIZE_REG_ADDR (0x030042A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_MCAST_EXCLUDE_REG_OFFSET (0x000000B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_MCAST_EXCLUDE_REG_ADDR (0x030042B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_SCATTER_LIST_ADDR_REG_OFFSET (0x000000B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_SCATTER_LIST_ADDR_REG_ADDR (0x030042B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_SCATTER_BASE_ADDR_REG_OFFSET (0x000000C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_SCATTER_BASE_ADDR_REG_ADDR (0x030042C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_SCATTER_INDEX_REG_OFFSET (0x000000C8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_SCATTER_INDEX_REG_ADDR (0x030042C8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_SCATTER_TIMES_REG_OFFSET (0x000000D0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_SCATTER_TIMES_REG_ADDR (0x030042D0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_SCATTER_ADDR_0__REG_OFFSET (0x000000D8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_SCATTER_ADDR_0__REG_ADDR (0x030042D8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_SCATTER_ADDR_1__REG_OFFSET (0x000000E0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_SCATTER_ADDR_1__REG_ADDR (0x030042E0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_SCATTER_ADDR_2__REG_OFFSET (0x000000E8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_SCATTER_ADDR_2__REG_ADDR (0x030042E8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_SCATTER_ADDR_3__REG_OFFSET (0x000000F0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_SCATTER_ADDR_3__REG_ADDR (0x030042F0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_INLINE_DATA_REG_OFFSET (0x000000F8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_INLINE_DATA_REG_ADDR (0x030042F8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_MAX_BYTES_IN_PACKET_REG_OFFSET (0x00000100)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_MAX_BYTES_IN_PACKET_REG_ADDR (0x03004300)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_MCAST_DESTS_REG_OFFSET (0x00000108)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_MCAST_DESTS_REG_ADDR (0x03004308)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_L1_ACCUM_CFG_REG_OFFSET (0x00000110)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_L1_ACCUM_CFG_REG_ADDR (0x03004310)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_AXI_OPT_1_REG_OFFSET (0x00000118)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_AXI_OPT_1_REG_ADDR (0x03004318)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_AXI_OPT_2_REG_OFFSET (0x00000120)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_AXI_OPT_2_REG_ADDR (0x03004320)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_AUTOINC_REG_OFFSET (0x00000128)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_AUTOINC_REG_ADDR (0x03004328)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_PACKET_TAGS_REG_OFFSET (0x00000130)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_PACKET_TAGS_REG_ADDR (0x03004330)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_DEBUG_REG_OFFSET (0x00000138)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_DEBUG_REG_ADDR (0x03004338)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_MISC_REG_OFFSET (0x00000140)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_MISC_REG_ADDR (0x03004340)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_PER_TR_ID_IE_0_REG_OFFSET (0x00000148)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_PER_TR_ID_IE_0_REG_ADDR (0x03004348)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_PER_TR_ID_IE_1_REG_OFFSET (0x00000150)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_PER_TR_ID_IE_1_REG_ADDR (0x03004350)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_PER_TR_ID_IE_2_REG_OFFSET (0x00000158)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_PER_TR_ID_IE_2_REG_ADDR (0x03004358)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_PER_TR_ID_IP_0_REG_OFFSET (0x00000160)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_PER_TR_ID_IP_0_REG_ADDR (0x03004360)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_PER_TR_ID_IP_1_REG_OFFSET (0x00000168)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_PER_TR_ID_IP_1_REG_ADDR (0x03004368)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_PER_TR_ID_IP_2_REG_OFFSET (0x00000170)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_CMD_BUF_W_PER_TR_ID_IP_2_REG_ADDR (0x03004370)

//==============================================================================
// Register File: tt_rocc_cpu0_address_gen_r
//==============================================================================

#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_REG_FILE_BASE_ADDR (0x03004400)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_REG_FILE_SIZE (0x000000C8)

#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_SRC_BANK_CURRENT_REG_OFFSET (0x00000000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_SRC_BANK_CURRENT_REG_ADDR (0x03004400)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_SRC_BANK_BASE_REG_OFFSET (0x00000008)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_SRC_BANK_BASE_REG_ADDR (0x03004408)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_SRC_BANK_SIZE_REG_OFFSET (0x00000010)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_SRC_BANK_SIZE_REG_ADDR (0x03004410)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_SRC_BANK_SKIP_REG_OFFSET (0x00000018)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_SRC_BANK_SKIP_REG_ADDR (0x03004418)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_SRC_INNER_STRIDE_REG_OFFSET (0x00000020)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_SRC_INNER_STRIDE_REG_ADDR (0x03004420)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_SRC_INNER_END_REG_OFFSET (0x00000028)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_SRC_INNER_END_REG_ADDR (0x03004428)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_SRC_INNER_ADDRESS_REG_OFFSET (0x00000030)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_SRC_INNER_ADDRESS_REG_ADDR (0x03004430)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_SRC_OUTER_STRIDE_REG_OFFSET (0x00000038)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_SRC_OUTER_STRIDE_REG_ADDR (0x03004438)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_SRC_OUTER_END_REG_OFFSET (0x00000040)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_SRC_OUTER_END_REG_ADDR (0x03004440)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_SRC_OUTER_ADDRESS_REG_OFFSET (0x00000048)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_SRC_OUTER_ADDRESS_REG_ADDR (0x03004448)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_SRC_FACE_SIZE_REG_OFFSET (0x00000050)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_SRC_FACE_SIZE_REG_ADDR (0x03004450)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_DEST_BANK_CURRENT_REG_OFFSET (0x00000058)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_DEST_BANK_CURRENT_REG_ADDR (0x03004458)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_DEST_BANK_BASE_REG_OFFSET (0x00000060)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_DEST_BANK_BASE_REG_ADDR (0x03004460)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_DEST_BANK_SIZE_REG_OFFSET (0x00000068)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_DEST_BANK_SIZE_REG_ADDR (0x03004468)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_DEST_BANK_SKIP_REG_OFFSET (0x00000070)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_DEST_BANK_SKIP_REG_ADDR (0x03004470)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_DEST_INNER_STRIDE_REG_OFFSET (0x00000078)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_DEST_INNER_STRIDE_REG_ADDR (0x03004478)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_DEST_INNER_END_REG_OFFSET (0x00000080)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_DEST_INNER_END_REG_ADDR (0x03004480)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_DEST_INNER_ADDRESS_REG_OFFSET (0x00000088)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_DEST_INNER_ADDRESS_REG_ADDR (0x03004488)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_DEST_OUTER_STRIDE_REG_OFFSET (0x00000090)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_DEST_OUTER_STRIDE_REG_ADDR (0x03004490)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_DEST_OUTER_END_REG_OFFSET (0x00000098)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_DEST_OUTER_END_REG_ADDR (0x03004498)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_DEST_OUTER_ADDRESS_REG_OFFSET (0x000000A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_DEST_OUTER_ADDRESS_REG_ADDR (0x030044A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_DEST_FACE_SIZE_REG_OFFSET (0x000000A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_DEST_FACE_SIZE_REG_ADDR (0x030044A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_SRC_GEN_ADDRESS_REG_OFFSET (0x000000B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_SRC_GEN_ADDRESS_REG_ADDR (0x030044B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_DEST_GEN_ADDRESS_REG_OFFSET (0x000000B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_DEST_GEN_ADDRESS_REG_ADDR (0x030044B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_MISC_REG_OFFSET (0x000000C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_R_MISC_REG_ADDR (0x030044C0)

//==============================================================================
// Register File: tt_rocc_cpu0_address_gen_w
//==============================================================================

#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_REG_FILE_BASE_ADDR (0x03004600)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_REG_FILE_SIZE (0x000000C8)

#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_SRC_BANK_CURRENT_REG_OFFSET (0x00000000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_SRC_BANK_CURRENT_REG_ADDR (0x03004600)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_SRC_BANK_BASE_REG_OFFSET (0x00000008)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_SRC_BANK_BASE_REG_ADDR (0x03004608)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_SRC_BANK_SIZE_REG_OFFSET (0x00000010)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_SRC_BANK_SIZE_REG_ADDR (0x03004610)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_SRC_BANK_SKIP_REG_OFFSET (0x00000018)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_SRC_BANK_SKIP_REG_ADDR (0x03004618)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_SRC_INNER_STRIDE_REG_OFFSET (0x00000020)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_SRC_INNER_STRIDE_REG_ADDR (0x03004620)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_SRC_INNER_END_REG_OFFSET (0x00000028)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_SRC_INNER_END_REG_ADDR (0x03004628)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_SRC_INNER_ADDRESS_REG_OFFSET (0x00000030)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_SRC_INNER_ADDRESS_REG_ADDR (0x03004630)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_SRC_OUTER_STRIDE_REG_OFFSET (0x00000038)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_SRC_OUTER_STRIDE_REG_ADDR (0x03004638)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_SRC_OUTER_END_REG_OFFSET (0x00000040)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_SRC_OUTER_END_REG_ADDR (0x03004640)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_SRC_OUTER_ADDRESS_REG_OFFSET (0x00000048)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_SRC_OUTER_ADDRESS_REG_ADDR (0x03004648)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_SRC_FACE_SIZE_REG_OFFSET (0x00000050)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_SRC_FACE_SIZE_REG_ADDR (0x03004650)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_DEST_BANK_CURRENT_REG_OFFSET (0x00000058)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_DEST_BANK_CURRENT_REG_ADDR (0x03004658)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_DEST_BANK_BASE_REG_OFFSET (0x00000060)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_DEST_BANK_BASE_REG_ADDR (0x03004660)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_DEST_BANK_SIZE_REG_OFFSET (0x00000068)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_DEST_BANK_SIZE_REG_ADDR (0x03004668)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_DEST_BANK_SKIP_REG_OFFSET (0x00000070)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_DEST_BANK_SKIP_REG_ADDR (0x03004670)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_DEST_INNER_STRIDE_REG_OFFSET (0x00000078)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_DEST_INNER_STRIDE_REG_ADDR (0x03004678)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_DEST_INNER_END_REG_OFFSET (0x00000080)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_DEST_INNER_END_REG_ADDR (0x03004680)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_DEST_INNER_ADDRESS_REG_OFFSET (0x00000088)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_DEST_INNER_ADDRESS_REG_ADDR (0x03004688)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_DEST_OUTER_STRIDE_REG_OFFSET (0x00000090)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_DEST_OUTER_STRIDE_REG_ADDR (0x03004690)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_DEST_OUTER_END_REG_OFFSET (0x00000098)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_DEST_OUTER_END_REG_ADDR (0x03004698)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_DEST_OUTER_ADDRESS_REG_OFFSET (0x000000A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_DEST_OUTER_ADDRESS_REG_ADDR (0x030046A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_DEST_FACE_SIZE_REG_OFFSET (0x000000A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_DEST_FACE_SIZE_REG_ADDR (0x030046A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_SRC_GEN_ADDRESS_REG_OFFSET (0x000000B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_SRC_GEN_ADDRESS_REG_ADDR (0x030046B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_DEST_GEN_ADDRESS_REG_OFFSET (0x000000B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_DEST_GEN_ADDRESS_REG_ADDR (0x030046B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_MISC_REG_OFFSET (0x000000C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_ADDRESS_GEN_W_MISC_REG_ADDR (0x030046C0)

//==============================================================================
// Register File: tt_rocc_cpu0_simple_cmd_buf
//==============================================================================

#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_REG_FILE_BASE_ADDR (0x03004800)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_REG_FILE_SIZE (0x00000178)

#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_IE_REG_OFFSET (0x00000000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_IE_REG_ADDR (0x03004800)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_IP_REG_OFFSET (0x00000008)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_IP_REG_ADDR (0x03004808)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESERVED_0_REG_OFFSET (0x00000010)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESERVED_0_REG_ADDR (0x03004810)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESERVED_1_REG_OFFSET (0x00000018)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESERVED_1_REG_ADDR (0x03004818)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_SRC_ADDR_REG_OFFSET (0x00000020)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_SRC_ADDR_REG_ADDR (0x03004820)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESERVED_2_REG_OFFSET (0x00000028)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESERVED_2_REG_ADDR (0x03004828)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESERVED_3_REG_OFFSET (0x00000030)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESERVED_3_REG_ADDR (0x03004830)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_SRC_COORD_REG_OFFSET (0x00000038)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_SRC_COORD_REG_ADDR (0x03004838)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_DEST_ADDR_REG_OFFSET (0x00000040)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_DEST_ADDR_REG_ADDR (0x03004840)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESERVED_4_REG_OFFSET (0x00000048)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESERVED_4_REG_ADDR (0x03004848)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESERVED_5_REG_OFFSET (0x00000050)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESERVED_5_REG_ADDR (0x03004850)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_DEST_COORD_REG_OFFSET (0x00000058)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_DEST_COORD_REG_ADDR (0x03004858)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_LEN_BYTES_REG_OFFSET (0x00000060)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_LEN_BYTES_REG_ADDR (0x03004860)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_REQ_VC_REG_OFFSET (0x00000068)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_REQ_VC_REG_ADDR (0x03004868)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESERVED_6_REG_OFFSET (0x00000070)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESERVED_6_REG_ADDR (0x03004870)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESERVED_7_REG_OFFSET (0x00000078)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESERVED_7_REG_ADDR (0x03004878)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESP_VC_REG_OFFSET (0x00000080)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESP_VC_REG_ADDR (0x03004880)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESERVED_8_REG_OFFSET (0x00000088)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESERVED_8_REG_ADDR (0x03004888)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESERVED_9_REG_OFFSET (0x00000090)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESERVED_9_REG_ADDR (0x03004890)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_TR_ID_REG_OFFSET (0x00000098)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_TR_ID_REG_ADDR (0x03004898)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESERVED_10_REG_OFFSET (0x000000A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESERVED_10_REG_ADDR (0x030048A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESERVED_11_REG_OFFSET (0x000000A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESERVED_11_REG_ADDR (0x030048A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_MCAST_EXCLUDE_REG_OFFSET (0x000000B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_MCAST_EXCLUDE_REG_ADDR (0x030048B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESERVED_12_0__REG_OFFSET (0x000000B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESERVED_12_0__REG_ADDR (0x030048B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESERVED_12_1__REG_OFFSET (0x000000C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESERVED_12_1__REG_ADDR (0x030048C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESERVED_12_2__REG_OFFSET (0x000000C8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESERVED_12_2__REG_ADDR (0x030048C8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESERVED_12_3__REG_OFFSET (0x000000D0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESERVED_12_3__REG_ADDR (0x030048D0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESERVED_12_4__REG_OFFSET (0x000000D8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESERVED_12_4__REG_ADDR (0x030048D8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESERVED_12_5__REG_OFFSET (0x000000E0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESERVED_12_5__REG_ADDR (0x030048E0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESERVED_12_6__REG_OFFSET (0x000000E8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESERVED_12_6__REG_ADDR (0x030048E8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESERVED_12_7__REG_OFFSET (0x000000F0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESERVED_12_7__REG_ADDR (0x030048F0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_INLINE_DATA_REG_OFFSET (0x000000F8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_INLINE_DATA_REG_ADDR (0x030048F8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESERVED_13_REG_OFFSET (0x00000100)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESERVED_13_REG_ADDR (0x03004900)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_MCAST_DESTS_REG_OFFSET (0x00000108)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_MCAST_DESTS_REG_ADDR (0x03004908)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESERVED_14_REG_OFFSET (0x00000110)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESERVED_14_REG_ADDR (0x03004910)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESERVED_15_REG_OFFSET (0x00000118)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESERVED_15_REG_ADDR (0x03004918)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESERVED_16_REG_OFFSET (0x00000120)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESERVED_16_REG_ADDR (0x03004920)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESERVED_17_REG_OFFSET (0x00000128)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_RESERVED_17_REG_ADDR (0x03004928)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_PACKET_TAGS_REG_OFFSET (0x00000130)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_PACKET_TAGS_REG_ADDR (0x03004930)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_DEBUG_REG_OFFSET (0x00000138)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_DEBUG_REG_ADDR (0x03004938)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_MISC_REG_OFFSET (0x00000140)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_MISC_REG_ADDR (0x03004940)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_PER_TR_ID_IE_0_REG_OFFSET (0x00000148)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_PER_TR_ID_IE_0_REG_ADDR (0x03004948)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_PER_TR_ID_IE_1_REG_OFFSET (0x00000150)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_PER_TR_ID_IE_1_REG_ADDR (0x03004950)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_PER_TR_ID_IE_2_REG_OFFSET (0x00000158)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_PER_TR_ID_IE_2_REG_ADDR (0x03004958)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_PER_TR_ID_IP_0_REG_OFFSET (0x00000160)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_PER_TR_ID_IP_0_REG_ADDR (0x03004960)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_PER_TR_ID_IP_1_REG_OFFSET (0x00000168)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_PER_TR_ID_IP_1_REG_ADDR (0x03004968)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_PER_TR_ID_IP_2_REG_OFFSET (0x00000170)
#define TT_ROCC_ACCEL_TT_ROCC_CPU0_SIMPLE_CMD_BUF_PER_TR_ID_IP_2_REG_ADDR (0x03004970)

//==============================================================================
// Register File: tt_rocc_cpu1_cmd_buf_r
//==============================================================================

#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_REG_FILE_BASE_ADDR (0x03004C00)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_REG_FILE_SIZE (0x00000178)

#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_IE_REG_OFFSET (0x00000000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_IE_REG_ADDR (0x03004C00)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_IP_REG_OFFSET (0x00000008)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_IP_REG_ADDR (0x03004C08)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_WR_SENT_TR_ID_REG_OFFSET (0x00000010)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_WR_SENT_TR_ID_REG_ADDR (0x03004C10)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_TR_ACK_TR_ID_REG_OFFSET (0x00000018)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_TR_ACK_TR_ID_REG_ADDR (0x03004C18)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_SRC_ADDR_REG_OFFSET (0x00000020)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_SRC_ADDR_REG_ADDR (0x03004C20)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_SRC_BASE_REG_OFFSET (0x00000028)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_SRC_BASE_REG_ADDR (0x03004C28)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_SRC_SIZE_REG_OFFSET (0x00000030)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_SRC_SIZE_REG_ADDR (0x03004C30)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_SRC_COORD_REG_OFFSET (0x00000038)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_SRC_COORD_REG_ADDR (0x03004C38)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_DEST_ADDR_REG_OFFSET (0x00000040)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_DEST_ADDR_REG_ADDR (0x03004C40)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_DEST_BASE_REG_OFFSET (0x00000048)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_DEST_BASE_REG_ADDR (0x03004C48)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_DEST_SIZE_REG_OFFSET (0x00000050)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_DEST_SIZE_REG_ADDR (0x03004C50)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_DEST_COORD_REG_OFFSET (0x00000058)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_DEST_COORD_REG_ADDR (0x03004C58)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_LEN_BYTES_REG_OFFSET (0x00000060)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_LEN_BYTES_REG_ADDR (0x03004C60)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_REQ_VC_REG_OFFSET (0x00000068)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_REQ_VC_REG_ADDR (0x03004C68)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_REQ_VC_BASE_REG_OFFSET (0x00000070)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_REQ_VC_BASE_REG_ADDR (0x03004C70)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_REQ_VC_SIZE_REG_OFFSET (0x00000078)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_REQ_VC_SIZE_REG_ADDR (0x03004C78)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_RESP_VC_REG_OFFSET (0x00000080)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_RESP_VC_REG_ADDR (0x03004C80)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_RESP_VC_BASE_REG_OFFSET (0x00000088)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_RESP_VC_BASE_REG_ADDR (0x03004C88)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_RESP_VC_SIZE_REG_OFFSET (0x00000090)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_RESP_VC_SIZE_REG_ADDR (0x03004C90)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_TR_ID_REG_OFFSET (0x00000098)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_TR_ID_REG_ADDR (0x03004C98)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_TR_ID_BASE_REG_OFFSET (0x000000A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_TR_ID_BASE_REG_ADDR (0x03004CA0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_TR_ID_SIZE_REG_OFFSET (0x000000A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_TR_ID_SIZE_REG_ADDR (0x03004CA8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_MCAST_EXCLUDE_REG_OFFSET (0x000000B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_MCAST_EXCLUDE_REG_ADDR (0x03004CB0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_SCATTER_LIST_ADDR_REG_OFFSET (0x000000B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_SCATTER_LIST_ADDR_REG_ADDR (0x03004CB8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_SCATTER_BASE_ADDR_REG_OFFSET (0x000000C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_SCATTER_BASE_ADDR_REG_ADDR (0x03004CC0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_SCATTER_INDEX_REG_OFFSET (0x000000C8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_SCATTER_INDEX_REG_ADDR (0x03004CC8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_SCATTER_TIMES_REG_OFFSET (0x000000D0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_SCATTER_TIMES_REG_ADDR (0x03004CD0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_SCATTER_ADDR_0__REG_OFFSET (0x000000D8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_SCATTER_ADDR_0__REG_ADDR (0x03004CD8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_SCATTER_ADDR_1__REG_OFFSET (0x000000E0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_SCATTER_ADDR_1__REG_ADDR (0x03004CE0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_SCATTER_ADDR_2__REG_OFFSET (0x000000E8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_SCATTER_ADDR_2__REG_ADDR (0x03004CE8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_SCATTER_ADDR_3__REG_OFFSET (0x000000F0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_SCATTER_ADDR_3__REG_ADDR (0x03004CF0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_INLINE_DATA_REG_OFFSET (0x000000F8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_INLINE_DATA_REG_ADDR (0x03004CF8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_MAX_BYTES_IN_PACKET_REG_OFFSET (0x00000100)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_MAX_BYTES_IN_PACKET_REG_ADDR (0x03004D00)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_MCAST_DESTS_REG_OFFSET (0x00000108)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_MCAST_DESTS_REG_ADDR (0x03004D08)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_L1_ACCUM_CFG_REG_OFFSET (0x00000110)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_L1_ACCUM_CFG_REG_ADDR (0x03004D10)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_AXI_OPT_1_REG_OFFSET (0x00000118)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_AXI_OPT_1_REG_ADDR (0x03004D18)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_AXI_OPT_2_REG_OFFSET (0x00000120)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_AXI_OPT_2_REG_ADDR (0x03004D20)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_AUTOINC_REG_OFFSET (0x00000128)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_AUTOINC_REG_ADDR (0x03004D28)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_PACKET_TAGS_REG_OFFSET (0x00000130)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_PACKET_TAGS_REG_ADDR (0x03004D30)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_DEBUG_REG_OFFSET (0x00000138)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_DEBUG_REG_ADDR (0x03004D38)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_MISC_REG_OFFSET (0x00000140)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_MISC_REG_ADDR (0x03004D40)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_PER_TR_ID_IE_0_REG_OFFSET (0x00000148)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_PER_TR_ID_IE_0_REG_ADDR (0x03004D48)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_PER_TR_ID_IE_1_REG_OFFSET (0x00000150)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_PER_TR_ID_IE_1_REG_ADDR (0x03004D50)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_PER_TR_ID_IE_2_REG_OFFSET (0x00000158)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_PER_TR_ID_IE_2_REG_ADDR (0x03004D58)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_PER_TR_ID_IP_0_REG_OFFSET (0x00000160)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_PER_TR_ID_IP_0_REG_ADDR (0x03004D60)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_PER_TR_ID_IP_1_REG_OFFSET (0x00000168)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_PER_TR_ID_IP_1_REG_ADDR (0x03004D68)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_PER_TR_ID_IP_2_REG_OFFSET (0x00000170)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_R_PER_TR_ID_IP_2_REG_ADDR (0x03004D70)

//==============================================================================
// Register File: tt_rocc_cpu1_cmd_buf_w
//==============================================================================

#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_REG_FILE_BASE_ADDR (0x03004E00)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_REG_FILE_SIZE (0x00000178)

#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_IE_REG_OFFSET (0x00000000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_IE_REG_ADDR (0x03004E00)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_IP_REG_OFFSET (0x00000008)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_IP_REG_ADDR (0x03004E08)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_WR_SENT_TR_ID_REG_OFFSET (0x00000010)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_WR_SENT_TR_ID_REG_ADDR (0x03004E10)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_TR_ACK_TR_ID_REG_OFFSET (0x00000018)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_TR_ACK_TR_ID_REG_ADDR (0x03004E18)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_SRC_ADDR_REG_OFFSET (0x00000020)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_SRC_ADDR_REG_ADDR (0x03004E20)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_SRC_BASE_REG_OFFSET (0x00000028)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_SRC_BASE_REG_ADDR (0x03004E28)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_SRC_SIZE_REG_OFFSET (0x00000030)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_SRC_SIZE_REG_ADDR (0x03004E30)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_SRC_COORD_REG_OFFSET (0x00000038)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_SRC_COORD_REG_ADDR (0x03004E38)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_DEST_ADDR_REG_OFFSET (0x00000040)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_DEST_ADDR_REG_ADDR (0x03004E40)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_DEST_BASE_REG_OFFSET (0x00000048)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_DEST_BASE_REG_ADDR (0x03004E48)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_DEST_SIZE_REG_OFFSET (0x00000050)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_DEST_SIZE_REG_ADDR (0x03004E50)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_DEST_COORD_REG_OFFSET (0x00000058)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_DEST_COORD_REG_ADDR (0x03004E58)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_LEN_BYTES_REG_OFFSET (0x00000060)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_LEN_BYTES_REG_ADDR (0x03004E60)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_REQ_VC_REG_OFFSET (0x00000068)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_REQ_VC_REG_ADDR (0x03004E68)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_REQ_VC_BASE_REG_OFFSET (0x00000070)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_REQ_VC_BASE_REG_ADDR (0x03004E70)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_REQ_VC_SIZE_REG_OFFSET (0x00000078)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_REQ_VC_SIZE_REG_ADDR (0x03004E78)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_RESP_VC_REG_OFFSET (0x00000080)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_RESP_VC_REG_ADDR (0x03004E80)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_RESP_VC_BASE_REG_OFFSET (0x00000088)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_RESP_VC_BASE_REG_ADDR (0x03004E88)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_RESP_VC_SIZE_REG_OFFSET (0x00000090)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_RESP_VC_SIZE_REG_ADDR (0x03004E90)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_TR_ID_REG_OFFSET (0x00000098)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_TR_ID_REG_ADDR (0x03004E98)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_TR_ID_BASE_REG_OFFSET (0x000000A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_TR_ID_BASE_REG_ADDR (0x03004EA0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_TR_ID_SIZE_REG_OFFSET (0x000000A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_TR_ID_SIZE_REG_ADDR (0x03004EA8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_MCAST_EXCLUDE_REG_OFFSET (0x000000B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_MCAST_EXCLUDE_REG_ADDR (0x03004EB0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_SCATTER_LIST_ADDR_REG_OFFSET (0x000000B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_SCATTER_LIST_ADDR_REG_ADDR (0x03004EB8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_SCATTER_BASE_ADDR_REG_OFFSET (0x000000C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_SCATTER_BASE_ADDR_REG_ADDR (0x03004EC0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_SCATTER_INDEX_REG_OFFSET (0x000000C8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_SCATTER_INDEX_REG_ADDR (0x03004EC8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_SCATTER_TIMES_REG_OFFSET (0x000000D0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_SCATTER_TIMES_REG_ADDR (0x03004ED0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_SCATTER_ADDR_0__REG_OFFSET (0x000000D8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_SCATTER_ADDR_0__REG_ADDR (0x03004ED8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_SCATTER_ADDR_1__REG_OFFSET (0x000000E0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_SCATTER_ADDR_1__REG_ADDR (0x03004EE0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_SCATTER_ADDR_2__REG_OFFSET (0x000000E8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_SCATTER_ADDR_2__REG_ADDR (0x03004EE8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_SCATTER_ADDR_3__REG_OFFSET (0x000000F0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_SCATTER_ADDR_3__REG_ADDR (0x03004EF0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_INLINE_DATA_REG_OFFSET (0x000000F8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_INLINE_DATA_REG_ADDR (0x03004EF8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_MAX_BYTES_IN_PACKET_REG_OFFSET (0x00000100)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_MAX_BYTES_IN_PACKET_REG_ADDR (0x03004F00)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_MCAST_DESTS_REG_OFFSET (0x00000108)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_MCAST_DESTS_REG_ADDR (0x03004F08)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_L1_ACCUM_CFG_REG_OFFSET (0x00000110)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_L1_ACCUM_CFG_REG_ADDR (0x03004F10)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_AXI_OPT_1_REG_OFFSET (0x00000118)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_AXI_OPT_1_REG_ADDR (0x03004F18)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_AXI_OPT_2_REG_OFFSET (0x00000120)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_AXI_OPT_2_REG_ADDR (0x03004F20)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_AUTOINC_REG_OFFSET (0x00000128)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_AUTOINC_REG_ADDR (0x03004F28)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_PACKET_TAGS_REG_OFFSET (0x00000130)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_PACKET_TAGS_REG_ADDR (0x03004F30)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_DEBUG_REG_OFFSET (0x00000138)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_DEBUG_REG_ADDR (0x03004F38)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_MISC_REG_OFFSET (0x00000140)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_MISC_REG_ADDR (0x03004F40)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_PER_TR_ID_IE_0_REG_OFFSET (0x00000148)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_PER_TR_ID_IE_0_REG_ADDR (0x03004F48)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_PER_TR_ID_IE_1_REG_OFFSET (0x00000150)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_PER_TR_ID_IE_1_REG_ADDR (0x03004F50)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_PER_TR_ID_IE_2_REG_OFFSET (0x00000158)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_PER_TR_ID_IE_2_REG_ADDR (0x03004F58)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_PER_TR_ID_IP_0_REG_OFFSET (0x00000160)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_PER_TR_ID_IP_0_REG_ADDR (0x03004F60)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_PER_TR_ID_IP_1_REG_OFFSET (0x00000168)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_PER_TR_ID_IP_1_REG_ADDR (0x03004F68)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_PER_TR_ID_IP_2_REG_OFFSET (0x00000170)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_CMD_BUF_W_PER_TR_ID_IP_2_REG_ADDR (0x03004F70)

//==============================================================================
// Register File: tt_rocc_cpu1_address_gen_r
//==============================================================================

#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_REG_FILE_BASE_ADDR (0x03005000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_REG_FILE_SIZE (0x000000C8)

#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_SRC_BANK_CURRENT_REG_OFFSET (0x00000000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_SRC_BANK_CURRENT_REG_ADDR (0x03005000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_SRC_BANK_BASE_REG_OFFSET (0x00000008)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_SRC_BANK_BASE_REG_ADDR (0x03005008)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_SRC_BANK_SIZE_REG_OFFSET (0x00000010)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_SRC_BANK_SIZE_REG_ADDR (0x03005010)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_SRC_BANK_SKIP_REG_OFFSET (0x00000018)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_SRC_BANK_SKIP_REG_ADDR (0x03005018)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_SRC_INNER_STRIDE_REG_OFFSET (0x00000020)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_SRC_INNER_STRIDE_REG_ADDR (0x03005020)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_SRC_INNER_END_REG_OFFSET (0x00000028)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_SRC_INNER_END_REG_ADDR (0x03005028)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_SRC_INNER_ADDRESS_REG_OFFSET (0x00000030)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_SRC_INNER_ADDRESS_REG_ADDR (0x03005030)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_SRC_OUTER_STRIDE_REG_OFFSET (0x00000038)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_SRC_OUTER_STRIDE_REG_ADDR (0x03005038)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_SRC_OUTER_END_REG_OFFSET (0x00000040)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_SRC_OUTER_END_REG_ADDR (0x03005040)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_SRC_OUTER_ADDRESS_REG_OFFSET (0x00000048)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_SRC_OUTER_ADDRESS_REG_ADDR (0x03005048)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_SRC_FACE_SIZE_REG_OFFSET (0x00000050)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_SRC_FACE_SIZE_REG_ADDR (0x03005050)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_DEST_BANK_CURRENT_REG_OFFSET (0x00000058)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_DEST_BANK_CURRENT_REG_ADDR (0x03005058)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_DEST_BANK_BASE_REG_OFFSET (0x00000060)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_DEST_BANK_BASE_REG_ADDR (0x03005060)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_DEST_BANK_SIZE_REG_OFFSET (0x00000068)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_DEST_BANK_SIZE_REG_ADDR (0x03005068)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_DEST_BANK_SKIP_REG_OFFSET (0x00000070)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_DEST_BANK_SKIP_REG_ADDR (0x03005070)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_DEST_INNER_STRIDE_REG_OFFSET (0x00000078)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_DEST_INNER_STRIDE_REG_ADDR (0x03005078)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_DEST_INNER_END_REG_OFFSET (0x00000080)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_DEST_INNER_END_REG_ADDR (0x03005080)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_DEST_INNER_ADDRESS_REG_OFFSET (0x00000088)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_DEST_INNER_ADDRESS_REG_ADDR (0x03005088)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_DEST_OUTER_STRIDE_REG_OFFSET (0x00000090)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_DEST_OUTER_STRIDE_REG_ADDR (0x03005090)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_DEST_OUTER_END_REG_OFFSET (0x00000098)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_DEST_OUTER_END_REG_ADDR (0x03005098)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_DEST_OUTER_ADDRESS_REG_OFFSET (0x000000A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_DEST_OUTER_ADDRESS_REG_ADDR (0x030050A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_DEST_FACE_SIZE_REG_OFFSET (0x000000A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_DEST_FACE_SIZE_REG_ADDR (0x030050A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_SRC_GEN_ADDRESS_REG_OFFSET (0x000000B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_SRC_GEN_ADDRESS_REG_ADDR (0x030050B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_DEST_GEN_ADDRESS_REG_OFFSET (0x000000B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_DEST_GEN_ADDRESS_REG_ADDR (0x030050B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_MISC_REG_OFFSET (0x000000C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_R_MISC_REG_ADDR (0x030050C0)

//==============================================================================
// Register File: tt_rocc_cpu1_address_gen_w
//==============================================================================

#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_REG_FILE_BASE_ADDR (0x03005200)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_REG_FILE_SIZE (0x000000C8)

#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_SRC_BANK_CURRENT_REG_OFFSET (0x00000000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_SRC_BANK_CURRENT_REG_ADDR (0x03005200)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_SRC_BANK_BASE_REG_OFFSET (0x00000008)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_SRC_BANK_BASE_REG_ADDR (0x03005208)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_SRC_BANK_SIZE_REG_OFFSET (0x00000010)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_SRC_BANK_SIZE_REG_ADDR (0x03005210)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_SRC_BANK_SKIP_REG_OFFSET (0x00000018)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_SRC_BANK_SKIP_REG_ADDR (0x03005218)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_SRC_INNER_STRIDE_REG_OFFSET (0x00000020)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_SRC_INNER_STRIDE_REG_ADDR (0x03005220)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_SRC_INNER_END_REG_OFFSET (0x00000028)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_SRC_INNER_END_REG_ADDR (0x03005228)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_SRC_INNER_ADDRESS_REG_OFFSET (0x00000030)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_SRC_INNER_ADDRESS_REG_ADDR (0x03005230)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_SRC_OUTER_STRIDE_REG_OFFSET (0x00000038)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_SRC_OUTER_STRIDE_REG_ADDR (0x03005238)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_SRC_OUTER_END_REG_OFFSET (0x00000040)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_SRC_OUTER_END_REG_ADDR (0x03005240)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_SRC_OUTER_ADDRESS_REG_OFFSET (0x00000048)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_SRC_OUTER_ADDRESS_REG_ADDR (0x03005248)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_SRC_FACE_SIZE_REG_OFFSET (0x00000050)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_SRC_FACE_SIZE_REG_ADDR (0x03005250)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_DEST_BANK_CURRENT_REG_OFFSET (0x00000058)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_DEST_BANK_CURRENT_REG_ADDR (0x03005258)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_DEST_BANK_BASE_REG_OFFSET (0x00000060)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_DEST_BANK_BASE_REG_ADDR (0x03005260)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_DEST_BANK_SIZE_REG_OFFSET (0x00000068)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_DEST_BANK_SIZE_REG_ADDR (0x03005268)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_DEST_BANK_SKIP_REG_OFFSET (0x00000070)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_DEST_BANK_SKIP_REG_ADDR (0x03005270)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_DEST_INNER_STRIDE_REG_OFFSET (0x00000078)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_DEST_INNER_STRIDE_REG_ADDR (0x03005278)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_DEST_INNER_END_REG_OFFSET (0x00000080)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_DEST_INNER_END_REG_ADDR (0x03005280)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_DEST_INNER_ADDRESS_REG_OFFSET (0x00000088)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_DEST_INNER_ADDRESS_REG_ADDR (0x03005288)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_DEST_OUTER_STRIDE_REG_OFFSET (0x00000090)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_DEST_OUTER_STRIDE_REG_ADDR (0x03005290)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_DEST_OUTER_END_REG_OFFSET (0x00000098)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_DEST_OUTER_END_REG_ADDR (0x03005298)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_DEST_OUTER_ADDRESS_REG_OFFSET (0x000000A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_DEST_OUTER_ADDRESS_REG_ADDR (0x030052A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_DEST_FACE_SIZE_REG_OFFSET (0x000000A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_DEST_FACE_SIZE_REG_ADDR (0x030052A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_SRC_GEN_ADDRESS_REG_OFFSET (0x000000B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_SRC_GEN_ADDRESS_REG_ADDR (0x030052B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_DEST_GEN_ADDRESS_REG_OFFSET (0x000000B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_DEST_GEN_ADDRESS_REG_ADDR (0x030052B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_MISC_REG_OFFSET (0x000000C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_ADDRESS_GEN_W_MISC_REG_ADDR (0x030052C0)

//==============================================================================
// Register File: tt_rocc_cpu1_simple_cmd_buf
//==============================================================================

#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_REG_FILE_BASE_ADDR (0x03005400)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_REG_FILE_SIZE (0x00000178)

#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_IE_REG_OFFSET (0x00000000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_IE_REG_ADDR (0x03005400)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_IP_REG_OFFSET (0x00000008)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_IP_REG_ADDR (0x03005408)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESERVED_0_REG_OFFSET (0x00000010)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESERVED_0_REG_ADDR (0x03005410)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESERVED_1_REG_OFFSET (0x00000018)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESERVED_1_REG_ADDR (0x03005418)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_SRC_ADDR_REG_OFFSET (0x00000020)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_SRC_ADDR_REG_ADDR (0x03005420)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESERVED_2_REG_OFFSET (0x00000028)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESERVED_2_REG_ADDR (0x03005428)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESERVED_3_REG_OFFSET (0x00000030)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESERVED_3_REG_ADDR (0x03005430)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_SRC_COORD_REG_OFFSET (0x00000038)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_SRC_COORD_REG_ADDR (0x03005438)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_DEST_ADDR_REG_OFFSET (0x00000040)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_DEST_ADDR_REG_ADDR (0x03005440)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESERVED_4_REG_OFFSET (0x00000048)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESERVED_4_REG_ADDR (0x03005448)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESERVED_5_REG_OFFSET (0x00000050)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESERVED_5_REG_ADDR (0x03005450)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_DEST_COORD_REG_OFFSET (0x00000058)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_DEST_COORD_REG_ADDR (0x03005458)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_LEN_BYTES_REG_OFFSET (0x00000060)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_LEN_BYTES_REG_ADDR (0x03005460)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_REQ_VC_REG_OFFSET (0x00000068)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_REQ_VC_REG_ADDR (0x03005468)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESERVED_6_REG_OFFSET (0x00000070)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESERVED_6_REG_ADDR (0x03005470)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESERVED_7_REG_OFFSET (0x00000078)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESERVED_7_REG_ADDR (0x03005478)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESP_VC_REG_OFFSET (0x00000080)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESP_VC_REG_ADDR (0x03005480)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESERVED_8_REG_OFFSET (0x00000088)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESERVED_8_REG_ADDR (0x03005488)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESERVED_9_REG_OFFSET (0x00000090)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESERVED_9_REG_ADDR (0x03005490)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_TR_ID_REG_OFFSET (0x00000098)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_TR_ID_REG_ADDR (0x03005498)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESERVED_10_REG_OFFSET (0x000000A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESERVED_10_REG_ADDR (0x030054A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESERVED_11_REG_OFFSET (0x000000A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESERVED_11_REG_ADDR (0x030054A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_MCAST_EXCLUDE_REG_OFFSET (0x000000B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_MCAST_EXCLUDE_REG_ADDR (0x030054B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESERVED_12_0__REG_OFFSET (0x000000B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESERVED_12_0__REG_ADDR (0x030054B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESERVED_12_1__REG_OFFSET (0x000000C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESERVED_12_1__REG_ADDR (0x030054C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESERVED_12_2__REG_OFFSET (0x000000C8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESERVED_12_2__REG_ADDR (0x030054C8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESERVED_12_3__REG_OFFSET (0x000000D0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESERVED_12_3__REG_ADDR (0x030054D0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESERVED_12_4__REG_OFFSET (0x000000D8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESERVED_12_4__REG_ADDR (0x030054D8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESERVED_12_5__REG_OFFSET (0x000000E0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESERVED_12_5__REG_ADDR (0x030054E0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESERVED_12_6__REG_OFFSET (0x000000E8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESERVED_12_6__REG_ADDR (0x030054E8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESERVED_12_7__REG_OFFSET (0x000000F0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESERVED_12_7__REG_ADDR (0x030054F0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_INLINE_DATA_REG_OFFSET (0x000000F8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_INLINE_DATA_REG_ADDR (0x030054F8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESERVED_13_REG_OFFSET (0x00000100)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESERVED_13_REG_ADDR (0x03005500)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_MCAST_DESTS_REG_OFFSET (0x00000108)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_MCAST_DESTS_REG_ADDR (0x03005508)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESERVED_14_REG_OFFSET (0x00000110)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESERVED_14_REG_ADDR (0x03005510)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESERVED_15_REG_OFFSET (0x00000118)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESERVED_15_REG_ADDR (0x03005518)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESERVED_16_REG_OFFSET (0x00000120)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESERVED_16_REG_ADDR (0x03005520)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESERVED_17_REG_OFFSET (0x00000128)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_RESERVED_17_REG_ADDR (0x03005528)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_PACKET_TAGS_REG_OFFSET (0x00000130)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_PACKET_TAGS_REG_ADDR (0x03005530)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_DEBUG_REG_OFFSET (0x00000138)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_DEBUG_REG_ADDR (0x03005538)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_MISC_REG_OFFSET (0x00000140)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_MISC_REG_ADDR (0x03005540)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_PER_TR_ID_IE_0_REG_OFFSET (0x00000148)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_PER_TR_ID_IE_0_REG_ADDR (0x03005548)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_PER_TR_ID_IE_1_REG_OFFSET (0x00000150)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_PER_TR_ID_IE_1_REG_ADDR (0x03005550)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_PER_TR_ID_IE_2_REG_OFFSET (0x00000158)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_PER_TR_ID_IE_2_REG_ADDR (0x03005558)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_PER_TR_ID_IP_0_REG_OFFSET (0x00000160)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_PER_TR_ID_IP_0_REG_ADDR (0x03005560)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_PER_TR_ID_IP_1_REG_OFFSET (0x00000168)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_PER_TR_ID_IP_1_REG_ADDR (0x03005568)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_PER_TR_ID_IP_2_REG_OFFSET (0x00000170)
#define TT_ROCC_ACCEL_TT_ROCC_CPU1_SIMPLE_CMD_BUF_PER_TR_ID_IP_2_REG_ADDR (0x03005570)

//==============================================================================
// Register File: tt_rocc_cpu2_cmd_buf_r
//==============================================================================

#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_REG_FILE_BASE_ADDR (0x03005800)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_REG_FILE_SIZE (0x00000178)

#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_IE_REG_OFFSET (0x00000000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_IE_REG_ADDR (0x03005800)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_IP_REG_OFFSET (0x00000008)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_IP_REG_ADDR (0x03005808)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_WR_SENT_TR_ID_REG_OFFSET (0x00000010)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_WR_SENT_TR_ID_REG_ADDR (0x03005810)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_TR_ACK_TR_ID_REG_OFFSET (0x00000018)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_TR_ACK_TR_ID_REG_ADDR (0x03005818)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_SRC_ADDR_REG_OFFSET (0x00000020)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_SRC_ADDR_REG_ADDR (0x03005820)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_SRC_BASE_REG_OFFSET (0x00000028)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_SRC_BASE_REG_ADDR (0x03005828)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_SRC_SIZE_REG_OFFSET (0x00000030)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_SRC_SIZE_REG_ADDR (0x03005830)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_SRC_COORD_REG_OFFSET (0x00000038)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_SRC_COORD_REG_ADDR (0x03005838)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_DEST_ADDR_REG_OFFSET (0x00000040)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_DEST_ADDR_REG_ADDR (0x03005840)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_DEST_BASE_REG_OFFSET (0x00000048)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_DEST_BASE_REG_ADDR (0x03005848)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_DEST_SIZE_REG_OFFSET (0x00000050)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_DEST_SIZE_REG_ADDR (0x03005850)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_DEST_COORD_REG_OFFSET (0x00000058)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_DEST_COORD_REG_ADDR (0x03005858)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_LEN_BYTES_REG_OFFSET (0x00000060)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_LEN_BYTES_REG_ADDR (0x03005860)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_REQ_VC_REG_OFFSET (0x00000068)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_REQ_VC_REG_ADDR (0x03005868)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_REQ_VC_BASE_REG_OFFSET (0x00000070)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_REQ_VC_BASE_REG_ADDR (0x03005870)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_REQ_VC_SIZE_REG_OFFSET (0x00000078)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_REQ_VC_SIZE_REG_ADDR (0x03005878)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_RESP_VC_REG_OFFSET (0x00000080)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_RESP_VC_REG_ADDR (0x03005880)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_RESP_VC_BASE_REG_OFFSET (0x00000088)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_RESP_VC_BASE_REG_ADDR (0x03005888)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_RESP_VC_SIZE_REG_OFFSET (0x00000090)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_RESP_VC_SIZE_REG_ADDR (0x03005890)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_TR_ID_REG_OFFSET (0x00000098)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_TR_ID_REG_ADDR (0x03005898)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_TR_ID_BASE_REG_OFFSET (0x000000A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_TR_ID_BASE_REG_ADDR (0x030058A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_TR_ID_SIZE_REG_OFFSET (0x000000A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_TR_ID_SIZE_REG_ADDR (0x030058A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_MCAST_EXCLUDE_REG_OFFSET (0x000000B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_MCAST_EXCLUDE_REG_ADDR (0x030058B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_SCATTER_LIST_ADDR_REG_OFFSET (0x000000B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_SCATTER_LIST_ADDR_REG_ADDR (0x030058B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_SCATTER_BASE_ADDR_REG_OFFSET (0x000000C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_SCATTER_BASE_ADDR_REG_ADDR (0x030058C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_SCATTER_INDEX_REG_OFFSET (0x000000C8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_SCATTER_INDEX_REG_ADDR (0x030058C8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_SCATTER_TIMES_REG_OFFSET (0x000000D0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_SCATTER_TIMES_REG_ADDR (0x030058D0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_SCATTER_ADDR_0__REG_OFFSET (0x000000D8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_SCATTER_ADDR_0__REG_ADDR (0x030058D8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_SCATTER_ADDR_1__REG_OFFSET (0x000000E0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_SCATTER_ADDR_1__REG_ADDR (0x030058E0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_SCATTER_ADDR_2__REG_OFFSET (0x000000E8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_SCATTER_ADDR_2__REG_ADDR (0x030058E8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_SCATTER_ADDR_3__REG_OFFSET (0x000000F0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_SCATTER_ADDR_3__REG_ADDR (0x030058F0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_INLINE_DATA_REG_OFFSET (0x000000F8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_INLINE_DATA_REG_ADDR (0x030058F8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_MAX_BYTES_IN_PACKET_REG_OFFSET (0x00000100)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_MAX_BYTES_IN_PACKET_REG_ADDR (0x03005900)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_MCAST_DESTS_REG_OFFSET (0x00000108)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_MCAST_DESTS_REG_ADDR (0x03005908)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_L1_ACCUM_CFG_REG_OFFSET (0x00000110)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_L1_ACCUM_CFG_REG_ADDR (0x03005910)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_AXI_OPT_1_REG_OFFSET (0x00000118)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_AXI_OPT_1_REG_ADDR (0x03005918)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_AXI_OPT_2_REG_OFFSET (0x00000120)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_AXI_OPT_2_REG_ADDR (0x03005920)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_AUTOINC_REG_OFFSET (0x00000128)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_AUTOINC_REG_ADDR (0x03005928)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_PACKET_TAGS_REG_OFFSET (0x00000130)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_PACKET_TAGS_REG_ADDR (0x03005930)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_DEBUG_REG_OFFSET (0x00000138)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_DEBUG_REG_ADDR (0x03005938)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_MISC_REG_OFFSET (0x00000140)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_MISC_REG_ADDR (0x03005940)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_PER_TR_ID_IE_0_REG_OFFSET (0x00000148)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_PER_TR_ID_IE_0_REG_ADDR (0x03005948)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_PER_TR_ID_IE_1_REG_OFFSET (0x00000150)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_PER_TR_ID_IE_1_REG_ADDR (0x03005950)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_PER_TR_ID_IE_2_REG_OFFSET (0x00000158)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_PER_TR_ID_IE_2_REG_ADDR (0x03005958)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_PER_TR_ID_IP_0_REG_OFFSET (0x00000160)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_PER_TR_ID_IP_0_REG_ADDR (0x03005960)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_PER_TR_ID_IP_1_REG_OFFSET (0x00000168)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_PER_TR_ID_IP_1_REG_ADDR (0x03005968)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_PER_TR_ID_IP_2_REG_OFFSET (0x00000170)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_R_PER_TR_ID_IP_2_REG_ADDR (0x03005970)

//==============================================================================
// Register File: tt_rocc_cpu2_cmd_buf_w
//==============================================================================

#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_REG_FILE_BASE_ADDR (0x03005A00)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_REG_FILE_SIZE (0x00000178)

#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_IE_REG_OFFSET (0x00000000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_IE_REG_ADDR (0x03005A00)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_IP_REG_OFFSET (0x00000008)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_IP_REG_ADDR (0x03005A08)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_WR_SENT_TR_ID_REG_OFFSET (0x00000010)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_WR_SENT_TR_ID_REG_ADDR (0x03005A10)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_TR_ACK_TR_ID_REG_OFFSET (0x00000018)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_TR_ACK_TR_ID_REG_ADDR (0x03005A18)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_SRC_ADDR_REG_OFFSET (0x00000020)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_SRC_ADDR_REG_ADDR (0x03005A20)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_SRC_BASE_REG_OFFSET (0x00000028)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_SRC_BASE_REG_ADDR (0x03005A28)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_SRC_SIZE_REG_OFFSET (0x00000030)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_SRC_SIZE_REG_ADDR (0x03005A30)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_SRC_COORD_REG_OFFSET (0x00000038)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_SRC_COORD_REG_ADDR (0x03005A38)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_DEST_ADDR_REG_OFFSET (0x00000040)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_DEST_ADDR_REG_ADDR (0x03005A40)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_DEST_BASE_REG_OFFSET (0x00000048)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_DEST_BASE_REG_ADDR (0x03005A48)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_DEST_SIZE_REG_OFFSET (0x00000050)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_DEST_SIZE_REG_ADDR (0x03005A50)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_DEST_COORD_REG_OFFSET (0x00000058)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_DEST_COORD_REG_ADDR (0x03005A58)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_LEN_BYTES_REG_OFFSET (0x00000060)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_LEN_BYTES_REG_ADDR (0x03005A60)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_REQ_VC_REG_OFFSET (0x00000068)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_REQ_VC_REG_ADDR (0x03005A68)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_REQ_VC_BASE_REG_OFFSET (0x00000070)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_REQ_VC_BASE_REG_ADDR (0x03005A70)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_REQ_VC_SIZE_REG_OFFSET (0x00000078)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_REQ_VC_SIZE_REG_ADDR (0x03005A78)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_RESP_VC_REG_OFFSET (0x00000080)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_RESP_VC_REG_ADDR (0x03005A80)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_RESP_VC_BASE_REG_OFFSET (0x00000088)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_RESP_VC_BASE_REG_ADDR (0x03005A88)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_RESP_VC_SIZE_REG_OFFSET (0x00000090)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_RESP_VC_SIZE_REG_ADDR (0x03005A90)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_TR_ID_REG_OFFSET (0x00000098)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_TR_ID_REG_ADDR (0x03005A98)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_TR_ID_BASE_REG_OFFSET (0x000000A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_TR_ID_BASE_REG_ADDR (0x03005AA0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_TR_ID_SIZE_REG_OFFSET (0x000000A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_TR_ID_SIZE_REG_ADDR (0x03005AA8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_MCAST_EXCLUDE_REG_OFFSET (0x000000B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_MCAST_EXCLUDE_REG_ADDR (0x03005AB0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_SCATTER_LIST_ADDR_REG_OFFSET (0x000000B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_SCATTER_LIST_ADDR_REG_ADDR (0x03005AB8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_SCATTER_BASE_ADDR_REG_OFFSET (0x000000C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_SCATTER_BASE_ADDR_REG_ADDR (0x03005AC0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_SCATTER_INDEX_REG_OFFSET (0x000000C8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_SCATTER_INDEX_REG_ADDR (0x03005AC8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_SCATTER_TIMES_REG_OFFSET (0x000000D0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_SCATTER_TIMES_REG_ADDR (0x03005AD0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_SCATTER_ADDR_0__REG_OFFSET (0x000000D8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_SCATTER_ADDR_0__REG_ADDR (0x03005AD8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_SCATTER_ADDR_1__REG_OFFSET (0x000000E0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_SCATTER_ADDR_1__REG_ADDR (0x03005AE0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_SCATTER_ADDR_2__REG_OFFSET (0x000000E8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_SCATTER_ADDR_2__REG_ADDR (0x03005AE8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_SCATTER_ADDR_3__REG_OFFSET (0x000000F0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_SCATTER_ADDR_3__REG_ADDR (0x03005AF0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_INLINE_DATA_REG_OFFSET (0x000000F8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_INLINE_DATA_REG_ADDR (0x03005AF8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_MAX_BYTES_IN_PACKET_REG_OFFSET (0x00000100)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_MAX_BYTES_IN_PACKET_REG_ADDR (0x03005B00)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_MCAST_DESTS_REG_OFFSET (0x00000108)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_MCAST_DESTS_REG_ADDR (0x03005B08)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_L1_ACCUM_CFG_REG_OFFSET (0x00000110)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_L1_ACCUM_CFG_REG_ADDR (0x03005B10)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_AXI_OPT_1_REG_OFFSET (0x00000118)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_AXI_OPT_1_REG_ADDR (0x03005B18)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_AXI_OPT_2_REG_OFFSET (0x00000120)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_AXI_OPT_2_REG_ADDR (0x03005B20)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_AUTOINC_REG_OFFSET (0x00000128)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_AUTOINC_REG_ADDR (0x03005B28)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_PACKET_TAGS_REG_OFFSET (0x00000130)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_PACKET_TAGS_REG_ADDR (0x03005B30)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_DEBUG_REG_OFFSET (0x00000138)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_DEBUG_REG_ADDR (0x03005B38)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_MISC_REG_OFFSET (0x00000140)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_MISC_REG_ADDR (0x03005B40)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_PER_TR_ID_IE_0_REG_OFFSET (0x00000148)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_PER_TR_ID_IE_0_REG_ADDR (0x03005B48)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_PER_TR_ID_IE_1_REG_OFFSET (0x00000150)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_PER_TR_ID_IE_1_REG_ADDR (0x03005B50)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_PER_TR_ID_IE_2_REG_OFFSET (0x00000158)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_PER_TR_ID_IE_2_REG_ADDR (0x03005B58)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_PER_TR_ID_IP_0_REG_OFFSET (0x00000160)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_PER_TR_ID_IP_0_REG_ADDR (0x03005B60)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_PER_TR_ID_IP_1_REG_OFFSET (0x00000168)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_PER_TR_ID_IP_1_REG_ADDR (0x03005B68)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_PER_TR_ID_IP_2_REG_OFFSET (0x00000170)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_CMD_BUF_W_PER_TR_ID_IP_2_REG_ADDR (0x03005B70)

//==============================================================================
// Register File: tt_rocc_cpu2_address_gen_r
//==============================================================================

#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_REG_FILE_BASE_ADDR (0x03005C00)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_REG_FILE_SIZE (0x000000C8)

#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_SRC_BANK_CURRENT_REG_OFFSET (0x00000000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_SRC_BANK_CURRENT_REG_ADDR (0x03005C00)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_SRC_BANK_BASE_REG_OFFSET (0x00000008)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_SRC_BANK_BASE_REG_ADDR (0x03005C08)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_SRC_BANK_SIZE_REG_OFFSET (0x00000010)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_SRC_BANK_SIZE_REG_ADDR (0x03005C10)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_SRC_BANK_SKIP_REG_OFFSET (0x00000018)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_SRC_BANK_SKIP_REG_ADDR (0x03005C18)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_SRC_INNER_STRIDE_REG_OFFSET (0x00000020)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_SRC_INNER_STRIDE_REG_ADDR (0x03005C20)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_SRC_INNER_END_REG_OFFSET (0x00000028)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_SRC_INNER_END_REG_ADDR (0x03005C28)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_SRC_INNER_ADDRESS_REG_OFFSET (0x00000030)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_SRC_INNER_ADDRESS_REG_ADDR (0x03005C30)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_SRC_OUTER_STRIDE_REG_OFFSET (0x00000038)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_SRC_OUTER_STRIDE_REG_ADDR (0x03005C38)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_SRC_OUTER_END_REG_OFFSET (0x00000040)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_SRC_OUTER_END_REG_ADDR (0x03005C40)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_SRC_OUTER_ADDRESS_REG_OFFSET (0x00000048)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_SRC_OUTER_ADDRESS_REG_ADDR (0x03005C48)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_SRC_FACE_SIZE_REG_OFFSET (0x00000050)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_SRC_FACE_SIZE_REG_ADDR (0x03005C50)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_DEST_BANK_CURRENT_REG_OFFSET (0x00000058)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_DEST_BANK_CURRENT_REG_ADDR (0x03005C58)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_DEST_BANK_BASE_REG_OFFSET (0x00000060)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_DEST_BANK_BASE_REG_ADDR (0x03005C60)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_DEST_BANK_SIZE_REG_OFFSET (0x00000068)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_DEST_BANK_SIZE_REG_ADDR (0x03005C68)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_DEST_BANK_SKIP_REG_OFFSET (0x00000070)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_DEST_BANK_SKIP_REG_ADDR (0x03005C70)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_DEST_INNER_STRIDE_REG_OFFSET (0x00000078)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_DEST_INNER_STRIDE_REG_ADDR (0x03005C78)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_DEST_INNER_END_REG_OFFSET (0x00000080)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_DEST_INNER_END_REG_ADDR (0x03005C80)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_DEST_INNER_ADDRESS_REG_OFFSET (0x00000088)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_DEST_INNER_ADDRESS_REG_ADDR (0x03005C88)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_DEST_OUTER_STRIDE_REG_OFFSET (0x00000090)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_DEST_OUTER_STRIDE_REG_ADDR (0x03005C90)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_DEST_OUTER_END_REG_OFFSET (0x00000098)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_DEST_OUTER_END_REG_ADDR (0x03005C98)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_DEST_OUTER_ADDRESS_REG_OFFSET (0x000000A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_DEST_OUTER_ADDRESS_REG_ADDR (0x03005CA0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_DEST_FACE_SIZE_REG_OFFSET (0x000000A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_DEST_FACE_SIZE_REG_ADDR (0x03005CA8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_SRC_GEN_ADDRESS_REG_OFFSET (0x000000B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_SRC_GEN_ADDRESS_REG_ADDR (0x03005CB0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_DEST_GEN_ADDRESS_REG_OFFSET (0x000000B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_DEST_GEN_ADDRESS_REG_ADDR (0x03005CB8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_MISC_REG_OFFSET (0x000000C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_R_MISC_REG_ADDR (0x03005CC0)

//==============================================================================
// Register File: tt_rocc_cpu2_address_gen_w
//==============================================================================

#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_REG_FILE_BASE_ADDR (0x03005E00)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_REG_FILE_SIZE (0x000000C8)

#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_SRC_BANK_CURRENT_REG_OFFSET (0x00000000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_SRC_BANK_CURRENT_REG_ADDR (0x03005E00)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_SRC_BANK_BASE_REG_OFFSET (0x00000008)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_SRC_BANK_BASE_REG_ADDR (0x03005E08)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_SRC_BANK_SIZE_REG_OFFSET (0x00000010)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_SRC_BANK_SIZE_REG_ADDR (0x03005E10)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_SRC_BANK_SKIP_REG_OFFSET (0x00000018)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_SRC_BANK_SKIP_REG_ADDR (0x03005E18)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_SRC_INNER_STRIDE_REG_OFFSET (0x00000020)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_SRC_INNER_STRIDE_REG_ADDR (0x03005E20)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_SRC_INNER_END_REG_OFFSET (0x00000028)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_SRC_INNER_END_REG_ADDR (0x03005E28)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_SRC_INNER_ADDRESS_REG_OFFSET (0x00000030)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_SRC_INNER_ADDRESS_REG_ADDR (0x03005E30)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_SRC_OUTER_STRIDE_REG_OFFSET (0x00000038)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_SRC_OUTER_STRIDE_REG_ADDR (0x03005E38)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_SRC_OUTER_END_REG_OFFSET (0x00000040)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_SRC_OUTER_END_REG_ADDR (0x03005E40)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_SRC_OUTER_ADDRESS_REG_OFFSET (0x00000048)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_SRC_OUTER_ADDRESS_REG_ADDR (0x03005E48)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_SRC_FACE_SIZE_REG_OFFSET (0x00000050)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_SRC_FACE_SIZE_REG_ADDR (0x03005E50)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_DEST_BANK_CURRENT_REG_OFFSET (0x00000058)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_DEST_BANK_CURRENT_REG_ADDR (0x03005E58)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_DEST_BANK_BASE_REG_OFFSET (0x00000060)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_DEST_BANK_BASE_REG_ADDR (0x03005E60)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_DEST_BANK_SIZE_REG_OFFSET (0x00000068)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_DEST_BANK_SIZE_REG_ADDR (0x03005E68)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_DEST_BANK_SKIP_REG_OFFSET (0x00000070)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_DEST_BANK_SKIP_REG_ADDR (0x03005E70)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_DEST_INNER_STRIDE_REG_OFFSET (0x00000078)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_DEST_INNER_STRIDE_REG_ADDR (0x03005E78)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_DEST_INNER_END_REG_OFFSET (0x00000080)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_DEST_INNER_END_REG_ADDR (0x03005E80)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_DEST_INNER_ADDRESS_REG_OFFSET (0x00000088)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_DEST_INNER_ADDRESS_REG_ADDR (0x03005E88)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_DEST_OUTER_STRIDE_REG_OFFSET (0x00000090)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_DEST_OUTER_STRIDE_REG_ADDR (0x03005E90)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_DEST_OUTER_END_REG_OFFSET (0x00000098)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_DEST_OUTER_END_REG_ADDR (0x03005E98)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_DEST_OUTER_ADDRESS_REG_OFFSET (0x000000A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_DEST_OUTER_ADDRESS_REG_ADDR (0x03005EA0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_DEST_FACE_SIZE_REG_OFFSET (0x000000A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_DEST_FACE_SIZE_REG_ADDR (0x03005EA8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_SRC_GEN_ADDRESS_REG_OFFSET (0x000000B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_SRC_GEN_ADDRESS_REG_ADDR (0x03005EB0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_DEST_GEN_ADDRESS_REG_OFFSET (0x000000B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_DEST_GEN_ADDRESS_REG_ADDR (0x03005EB8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_MISC_REG_OFFSET (0x000000C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_ADDRESS_GEN_W_MISC_REG_ADDR (0x03005EC0)

//==============================================================================
// Register File: tt_rocc_cpu2_simple_cmd_buf
//==============================================================================

#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_REG_FILE_BASE_ADDR (0x03006000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_REG_FILE_SIZE (0x00000178)

#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_IE_REG_OFFSET (0x00000000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_IE_REG_ADDR (0x03006000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_IP_REG_OFFSET (0x00000008)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_IP_REG_ADDR (0x03006008)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESERVED_0_REG_OFFSET (0x00000010)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESERVED_0_REG_ADDR (0x03006010)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESERVED_1_REG_OFFSET (0x00000018)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESERVED_1_REG_ADDR (0x03006018)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_SRC_ADDR_REG_OFFSET (0x00000020)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_SRC_ADDR_REG_ADDR (0x03006020)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESERVED_2_REG_OFFSET (0x00000028)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESERVED_2_REG_ADDR (0x03006028)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESERVED_3_REG_OFFSET (0x00000030)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESERVED_3_REG_ADDR (0x03006030)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_SRC_COORD_REG_OFFSET (0x00000038)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_SRC_COORD_REG_ADDR (0x03006038)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_DEST_ADDR_REG_OFFSET (0x00000040)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_DEST_ADDR_REG_ADDR (0x03006040)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESERVED_4_REG_OFFSET (0x00000048)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESERVED_4_REG_ADDR (0x03006048)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESERVED_5_REG_OFFSET (0x00000050)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESERVED_5_REG_ADDR (0x03006050)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_DEST_COORD_REG_OFFSET (0x00000058)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_DEST_COORD_REG_ADDR (0x03006058)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_LEN_BYTES_REG_OFFSET (0x00000060)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_LEN_BYTES_REG_ADDR (0x03006060)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_REQ_VC_REG_OFFSET (0x00000068)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_REQ_VC_REG_ADDR (0x03006068)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESERVED_6_REG_OFFSET (0x00000070)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESERVED_6_REG_ADDR (0x03006070)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESERVED_7_REG_OFFSET (0x00000078)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESERVED_7_REG_ADDR (0x03006078)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESP_VC_REG_OFFSET (0x00000080)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESP_VC_REG_ADDR (0x03006080)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESERVED_8_REG_OFFSET (0x00000088)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESERVED_8_REG_ADDR (0x03006088)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESERVED_9_REG_OFFSET (0x00000090)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESERVED_9_REG_ADDR (0x03006090)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_TR_ID_REG_OFFSET (0x00000098)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_TR_ID_REG_ADDR (0x03006098)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESERVED_10_REG_OFFSET (0x000000A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESERVED_10_REG_ADDR (0x030060A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESERVED_11_REG_OFFSET (0x000000A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESERVED_11_REG_ADDR (0x030060A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_MCAST_EXCLUDE_REG_OFFSET (0x000000B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_MCAST_EXCLUDE_REG_ADDR (0x030060B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESERVED_12_0__REG_OFFSET (0x000000B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESERVED_12_0__REG_ADDR (0x030060B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESERVED_12_1__REG_OFFSET (0x000000C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESERVED_12_1__REG_ADDR (0x030060C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESERVED_12_2__REG_OFFSET (0x000000C8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESERVED_12_2__REG_ADDR (0x030060C8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESERVED_12_3__REG_OFFSET (0x000000D0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESERVED_12_3__REG_ADDR (0x030060D0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESERVED_12_4__REG_OFFSET (0x000000D8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESERVED_12_4__REG_ADDR (0x030060D8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESERVED_12_5__REG_OFFSET (0x000000E0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESERVED_12_5__REG_ADDR (0x030060E0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESERVED_12_6__REG_OFFSET (0x000000E8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESERVED_12_6__REG_ADDR (0x030060E8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESERVED_12_7__REG_OFFSET (0x000000F0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESERVED_12_7__REG_ADDR (0x030060F0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_INLINE_DATA_REG_OFFSET (0x000000F8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_INLINE_DATA_REG_ADDR (0x030060F8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESERVED_13_REG_OFFSET (0x00000100)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESERVED_13_REG_ADDR (0x03006100)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_MCAST_DESTS_REG_OFFSET (0x00000108)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_MCAST_DESTS_REG_ADDR (0x03006108)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESERVED_14_REG_OFFSET (0x00000110)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESERVED_14_REG_ADDR (0x03006110)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESERVED_15_REG_OFFSET (0x00000118)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESERVED_15_REG_ADDR (0x03006118)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESERVED_16_REG_OFFSET (0x00000120)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESERVED_16_REG_ADDR (0x03006120)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESERVED_17_REG_OFFSET (0x00000128)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_RESERVED_17_REG_ADDR (0x03006128)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_PACKET_TAGS_REG_OFFSET (0x00000130)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_PACKET_TAGS_REG_ADDR (0x03006130)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_DEBUG_REG_OFFSET (0x00000138)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_DEBUG_REG_ADDR (0x03006138)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_MISC_REG_OFFSET (0x00000140)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_MISC_REG_ADDR (0x03006140)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_PER_TR_ID_IE_0_REG_OFFSET (0x00000148)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_PER_TR_ID_IE_0_REG_ADDR (0x03006148)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_PER_TR_ID_IE_1_REG_OFFSET (0x00000150)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_PER_TR_ID_IE_1_REG_ADDR (0x03006150)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_PER_TR_ID_IE_2_REG_OFFSET (0x00000158)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_PER_TR_ID_IE_2_REG_ADDR (0x03006158)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_PER_TR_ID_IP_0_REG_OFFSET (0x00000160)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_PER_TR_ID_IP_0_REG_ADDR (0x03006160)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_PER_TR_ID_IP_1_REG_OFFSET (0x00000168)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_PER_TR_ID_IP_1_REG_ADDR (0x03006168)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_PER_TR_ID_IP_2_REG_OFFSET (0x00000170)
#define TT_ROCC_ACCEL_TT_ROCC_CPU2_SIMPLE_CMD_BUF_PER_TR_ID_IP_2_REG_ADDR (0x03006170)

//==============================================================================
// Register File: tt_rocc_cpu3_cmd_buf_r
//==============================================================================

#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_REG_FILE_BASE_ADDR (0x03006400)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_REG_FILE_SIZE (0x00000178)

#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_IE_REG_OFFSET (0x00000000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_IE_REG_ADDR (0x03006400)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_IP_REG_OFFSET (0x00000008)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_IP_REG_ADDR (0x03006408)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_WR_SENT_TR_ID_REG_OFFSET (0x00000010)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_WR_SENT_TR_ID_REG_ADDR (0x03006410)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_TR_ACK_TR_ID_REG_OFFSET (0x00000018)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_TR_ACK_TR_ID_REG_ADDR (0x03006418)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_SRC_ADDR_REG_OFFSET (0x00000020)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_SRC_ADDR_REG_ADDR (0x03006420)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_SRC_BASE_REG_OFFSET (0x00000028)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_SRC_BASE_REG_ADDR (0x03006428)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_SRC_SIZE_REG_OFFSET (0x00000030)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_SRC_SIZE_REG_ADDR (0x03006430)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_SRC_COORD_REG_OFFSET (0x00000038)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_SRC_COORD_REG_ADDR (0x03006438)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_DEST_ADDR_REG_OFFSET (0x00000040)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_DEST_ADDR_REG_ADDR (0x03006440)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_DEST_BASE_REG_OFFSET (0x00000048)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_DEST_BASE_REG_ADDR (0x03006448)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_DEST_SIZE_REG_OFFSET (0x00000050)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_DEST_SIZE_REG_ADDR (0x03006450)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_DEST_COORD_REG_OFFSET (0x00000058)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_DEST_COORD_REG_ADDR (0x03006458)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_LEN_BYTES_REG_OFFSET (0x00000060)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_LEN_BYTES_REG_ADDR (0x03006460)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_REQ_VC_REG_OFFSET (0x00000068)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_REQ_VC_REG_ADDR (0x03006468)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_REQ_VC_BASE_REG_OFFSET (0x00000070)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_REQ_VC_BASE_REG_ADDR (0x03006470)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_REQ_VC_SIZE_REG_OFFSET (0x00000078)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_REQ_VC_SIZE_REG_ADDR (0x03006478)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_RESP_VC_REG_OFFSET (0x00000080)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_RESP_VC_REG_ADDR (0x03006480)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_RESP_VC_BASE_REG_OFFSET (0x00000088)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_RESP_VC_BASE_REG_ADDR (0x03006488)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_RESP_VC_SIZE_REG_OFFSET (0x00000090)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_RESP_VC_SIZE_REG_ADDR (0x03006490)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_TR_ID_REG_OFFSET (0x00000098)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_TR_ID_REG_ADDR (0x03006498)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_TR_ID_BASE_REG_OFFSET (0x000000A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_TR_ID_BASE_REG_ADDR (0x030064A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_TR_ID_SIZE_REG_OFFSET (0x000000A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_TR_ID_SIZE_REG_ADDR (0x030064A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_MCAST_EXCLUDE_REG_OFFSET (0x000000B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_MCAST_EXCLUDE_REG_ADDR (0x030064B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_SCATTER_LIST_ADDR_REG_OFFSET (0x000000B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_SCATTER_LIST_ADDR_REG_ADDR (0x030064B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_SCATTER_BASE_ADDR_REG_OFFSET (0x000000C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_SCATTER_BASE_ADDR_REG_ADDR (0x030064C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_SCATTER_INDEX_REG_OFFSET (0x000000C8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_SCATTER_INDEX_REG_ADDR (0x030064C8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_SCATTER_TIMES_REG_OFFSET (0x000000D0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_SCATTER_TIMES_REG_ADDR (0x030064D0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_SCATTER_ADDR_0__REG_OFFSET (0x000000D8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_SCATTER_ADDR_0__REG_ADDR (0x030064D8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_SCATTER_ADDR_1__REG_OFFSET (0x000000E0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_SCATTER_ADDR_1__REG_ADDR (0x030064E0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_SCATTER_ADDR_2__REG_OFFSET (0x000000E8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_SCATTER_ADDR_2__REG_ADDR (0x030064E8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_SCATTER_ADDR_3__REG_OFFSET (0x000000F0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_SCATTER_ADDR_3__REG_ADDR (0x030064F0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_INLINE_DATA_REG_OFFSET (0x000000F8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_INLINE_DATA_REG_ADDR (0x030064F8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_MAX_BYTES_IN_PACKET_REG_OFFSET (0x00000100)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_MAX_BYTES_IN_PACKET_REG_ADDR (0x03006500)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_MCAST_DESTS_REG_OFFSET (0x00000108)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_MCAST_DESTS_REG_ADDR (0x03006508)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_L1_ACCUM_CFG_REG_OFFSET (0x00000110)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_L1_ACCUM_CFG_REG_ADDR (0x03006510)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_AXI_OPT_1_REG_OFFSET (0x00000118)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_AXI_OPT_1_REG_ADDR (0x03006518)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_AXI_OPT_2_REG_OFFSET (0x00000120)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_AXI_OPT_2_REG_ADDR (0x03006520)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_AUTOINC_REG_OFFSET (0x00000128)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_AUTOINC_REG_ADDR (0x03006528)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_PACKET_TAGS_REG_OFFSET (0x00000130)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_PACKET_TAGS_REG_ADDR (0x03006530)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_DEBUG_REG_OFFSET (0x00000138)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_DEBUG_REG_ADDR (0x03006538)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_MISC_REG_OFFSET (0x00000140)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_MISC_REG_ADDR (0x03006540)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_PER_TR_ID_IE_0_REG_OFFSET (0x00000148)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_PER_TR_ID_IE_0_REG_ADDR (0x03006548)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_PER_TR_ID_IE_1_REG_OFFSET (0x00000150)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_PER_TR_ID_IE_1_REG_ADDR (0x03006550)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_PER_TR_ID_IE_2_REG_OFFSET (0x00000158)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_PER_TR_ID_IE_2_REG_ADDR (0x03006558)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_PER_TR_ID_IP_0_REG_OFFSET (0x00000160)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_PER_TR_ID_IP_0_REG_ADDR (0x03006560)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_PER_TR_ID_IP_1_REG_OFFSET (0x00000168)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_PER_TR_ID_IP_1_REG_ADDR (0x03006568)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_PER_TR_ID_IP_2_REG_OFFSET (0x00000170)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_R_PER_TR_ID_IP_2_REG_ADDR (0x03006570)

//==============================================================================
// Register File: tt_rocc_cpu3_cmd_buf_w
//==============================================================================

#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_REG_FILE_BASE_ADDR (0x03006600)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_REG_FILE_SIZE (0x00000178)

#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_IE_REG_OFFSET (0x00000000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_IE_REG_ADDR (0x03006600)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_IP_REG_OFFSET (0x00000008)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_IP_REG_ADDR (0x03006608)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_WR_SENT_TR_ID_REG_OFFSET (0x00000010)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_WR_SENT_TR_ID_REG_ADDR (0x03006610)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_TR_ACK_TR_ID_REG_OFFSET (0x00000018)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_TR_ACK_TR_ID_REG_ADDR (0x03006618)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_SRC_ADDR_REG_OFFSET (0x00000020)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_SRC_ADDR_REG_ADDR (0x03006620)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_SRC_BASE_REG_OFFSET (0x00000028)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_SRC_BASE_REG_ADDR (0x03006628)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_SRC_SIZE_REG_OFFSET (0x00000030)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_SRC_SIZE_REG_ADDR (0x03006630)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_SRC_COORD_REG_OFFSET (0x00000038)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_SRC_COORD_REG_ADDR (0x03006638)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_DEST_ADDR_REG_OFFSET (0x00000040)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_DEST_ADDR_REG_ADDR (0x03006640)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_DEST_BASE_REG_OFFSET (0x00000048)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_DEST_BASE_REG_ADDR (0x03006648)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_DEST_SIZE_REG_OFFSET (0x00000050)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_DEST_SIZE_REG_ADDR (0x03006650)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_DEST_COORD_REG_OFFSET (0x00000058)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_DEST_COORD_REG_ADDR (0x03006658)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_LEN_BYTES_REG_OFFSET (0x00000060)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_LEN_BYTES_REG_ADDR (0x03006660)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_REQ_VC_REG_OFFSET (0x00000068)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_REQ_VC_REG_ADDR (0x03006668)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_REQ_VC_BASE_REG_OFFSET (0x00000070)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_REQ_VC_BASE_REG_ADDR (0x03006670)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_REQ_VC_SIZE_REG_OFFSET (0x00000078)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_REQ_VC_SIZE_REG_ADDR (0x03006678)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_RESP_VC_REG_OFFSET (0x00000080)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_RESP_VC_REG_ADDR (0x03006680)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_RESP_VC_BASE_REG_OFFSET (0x00000088)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_RESP_VC_BASE_REG_ADDR (0x03006688)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_RESP_VC_SIZE_REG_OFFSET (0x00000090)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_RESP_VC_SIZE_REG_ADDR (0x03006690)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_TR_ID_REG_OFFSET (0x00000098)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_TR_ID_REG_ADDR (0x03006698)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_TR_ID_BASE_REG_OFFSET (0x000000A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_TR_ID_BASE_REG_ADDR (0x030066A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_TR_ID_SIZE_REG_OFFSET (0x000000A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_TR_ID_SIZE_REG_ADDR (0x030066A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_MCAST_EXCLUDE_REG_OFFSET (0x000000B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_MCAST_EXCLUDE_REG_ADDR (0x030066B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_SCATTER_LIST_ADDR_REG_OFFSET (0x000000B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_SCATTER_LIST_ADDR_REG_ADDR (0x030066B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_SCATTER_BASE_ADDR_REG_OFFSET (0x000000C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_SCATTER_BASE_ADDR_REG_ADDR (0x030066C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_SCATTER_INDEX_REG_OFFSET (0x000000C8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_SCATTER_INDEX_REG_ADDR (0x030066C8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_SCATTER_TIMES_REG_OFFSET (0x000000D0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_SCATTER_TIMES_REG_ADDR (0x030066D0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_SCATTER_ADDR_0__REG_OFFSET (0x000000D8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_SCATTER_ADDR_0__REG_ADDR (0x030066D8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_SCATTER_ADDR_1__REG_OFFSET (0x000000E0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_SCATTER_ADDR_1__REG_ADDR (0x030066E0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_SCATTER_ADDR_2__REG_OFFSET (0x000000E8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_SCATTER_ADDR_2__REG_ADDR (0x030066E8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_SCATTER_ADDR_3__REG_OFFSET (0x000000F0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_SCATTER_ADDR_3__REG_ADDR (0x030066F0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_INLINE_DATA_REG_OFFSET (0x000000F8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_INLINE_DATA_REG_ADDR (0x030066F8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_MAX_BYTES_IN_PACKET_REG_OFFSET (0x00000100)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_MAX_BYTES_IN_PACKET_REG_ADDR (0x03006700)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_MCAST_DESTS_REG_OFFSET (0x00000108)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_MCAST_DESTS_REG_ADDR (0x03006708)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_L1_ACCUM_CFG_REG_OFFSET (0x00000110)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_L1_ACCUM_CFG_REG_ADDR (0x03006710)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_AXI_OPT_1_REG_OFFSET (0x00000118)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_AXI_OPT_1_REG_ADDR (0x03006718)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_AXI_OPT_2_REG_OFFSET (0x00000120)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_AXI_OPT_2_REG_ADDR (0x03006720)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_AUTOINC_REG_OFFSET (0x00000128)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_AUTOINC_REG_ADDR (0x03006728)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_PACKET_TAGS_REG_OFFSET (0x00000130)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_PACKET_TAGS_REG_ADDR (0x03006730)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_DEBUG_REG_OFFSET (0x00000138)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_DEBUG_REG_ADDR (0x03006738)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_MISC_REG_OFFSET (0x00000140)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_MISC_REG_ADDR (0x03006740)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_PER_TR_ID_IE_0_REG_OFFSET (0x00000148)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_PER_TR_ID_IE_0_REG_ADDR (0x03006748)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_PER_TR_ID_IE_1_REG_OFFSET (0x00000150)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_PER_TR_ID_IE_1_REG_ADDR (0x03006750)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_PER_TR_ID_IE_2_REG_OFFSET (0x00000158)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_PER_TR_ID_IE_2_REG_ADDR (0x03006758)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_PER_TR_ID_IP_0_REG_OFFSET (0x00000160)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_PER_TR_ID_IP_0_REG_ADDR (0x03006760)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_PER_TR_ID_IP_1_REG_OFFSET (0x00000168)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_PER_TR_ID_IP_1_REG_ADDR (0x03006768)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_PER_TR_ID_IP_2_REG_OFFSET (0x00000170)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_CMD_BUF_W_PER_TR_ID_IP_2_REG_ADDR (0x03006770)

//==============================================================================
// Register File: tt_rocc_cpu3_address_gen_r
//==============================================================================

#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_REG_FILE_BASE_ADDR (0x03006800)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_REG_FILE_SIZE (0x000000C8)

#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_SRC_BANK_CURRENT_REG_OFFSET (0x00000000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_SRC_BANK_CURRENT_REG_ADDR (0x03006800)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_SRC_BANK_BASE_REG_OFFSET (0x00000008)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_SRC_BANK_BASE_REG_ADDR (0x03006808)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_SRC_BANK_SIZE_REG_OFFSET (0x00000010)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_SRC_BANK_SIZE_REG_ADDR (0x03006810)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_SRC_BANK_SKIP_REG_OFFSET (0x00000018)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_SRC_BANK_SKIP_REG_ADDR (0x03006818)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_SRC_INNER_STRIDE_REG_OFFSET (0x00000020)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_SRC_INNER_STRIDE_REG_ADDR (0x03006820)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_SRC_INNER_END_REG_OFFSET (0x00000028)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_SRC_INNER_END_REG_ADDR (0x03006828)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_SRC_INNER_ADDRESS_REG_OFFSET (0x00000030)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_SRC_INNER_ADDRESS_REG_ADDR (0x03006830)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_SRC_OUTER_STRIDE_REG_OFFSET (0x00000038)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_SRC_OUTER_STRIDE_REG_ADDR (0x03006838)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_SRC_OUTER_END_REG_OFFSET (0x00000040)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_SRC_OUTER_END_REG_ADDR (0x03006840)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_SRC_OUTER_ADDRESS_REG_OFFSET (0x00000048)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_SRC_OUTER_ADDRESS_REG_ADDR (0x03006848)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_SRC_FACE_SIZE_REG_OFFSET (0x00000050)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_SRC_FACE_SIZE_REG_ADDR (0x03006850)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_DEST_BANK_CURRENT_REG_OFFSET (0x00000058)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_DEST_BANK_CURRENT_REG_ADDR (0x03006858)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_DEST_BANK_BASE_REG_OFFSET (0x00000060)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_DEST_BANK_BASE_REG_ADDR (0x03006860)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_DEST_BANK_SIZE_REG_OFFSET (0x00000068)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_DEST_BANK_SIZE_REG_ADDR (0x03006868)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_DEST_BANK_SKIP_REG_OFFSET (0x00000070)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_DEST_BANK_SKIP_REG_ADDR (0x03006870)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_DEST_INNER_STRIDE_REG_OFFSET (0x00000078)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_DEST_INNER_STRIDE_REG_ADDR (0x03006878)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_DEST_INNER_END_REG_OFFSET (0x00000080)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_DEST_INNER_END_REG_ADDR (0x03006880)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_DEST_INNER_ADDRESS_REG_OFFSET (0x00000088)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_DEST_INNER_ADDRESS_REG_ADDR (0x03006888)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_DEST_OUTER_STRIDE_REG_OFFSET (0x00000090)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_DEST_OUTER_STRIDE_REG_ADDR (0x03006890)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_DEST_OUTER_END_REG_OFFSET (0x00000098)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_DEST_OUTER_END_REG_ADDR (0x03006898)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_DEST_OUTER_ADDRESS_REG_OFFSET (0x000000A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_DEST_OUTER_ADDRESS_REG_ADDR (0x030068A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_DEST_FACE_SIZE_REG_OFFSET (0x000000A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_DEST_FACE_SIZE_REG_ADDR (0x030068A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_SRC_GEN_ADDRESS_REG_OFFSET (0x000000B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_SRC_GEN_ADDRESS_REG_ADDR (0x030068B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_DEST_GEN_ADDRESS_REG_OFFSET (0x000000B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_DEST_GEN_ADDRESS_REG_ADDR (0x030068B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_MISC_REG_OFFSET (0x000000C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_R_MISC_REG_ADDR (0x030068C0)

//==============================================================================
// Register File: tt_rocc_cpu3_address_gen_w
//==============================================================================

#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_REG_FILE_BASE_ADDR (0x03006A00)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_REG_FILE_SIZE (0x000000C8)

#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_SRC_BANK_CURRENT_REG_OFFSET (0x00000000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_SRC_BANK_CURRENT_REG_ADDR (0x03006A00)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_SRC_BANK_BASE_REG_OFFSET (0x00000008)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_SRC_BANK_BASE_REG_ADDR (0x03006A08)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_SRC_BANK_SIZE_REG_OFFSET (0x00000010)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_SRC_BANK_SIZE_REG_ADDR (0x03006A10)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_SRC_BANK_SKIP_REG_OFFSET (0x00000018)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_SRC_BANK_SKIP_REG_ADDR (0x03006A18)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_SRC_INNER_STRIDE_REG_OFFSET (0x00000020)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_SRC_INNER_STRIDE_REG_ADDR (0x03006A20)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_SRC_INNER_END_REG_OFFSET (0x00000028)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_SRC_INNER_END_REG_ADDR (0x03006A28)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_SRC_INNER_ADDRESS_REG_OFFSET (0x00000030)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_SRC_INNER_ADDRESS_REG_ADDR (0x03006A30)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_SRC_OUTER_STRIDE_REG_OFFSET (0x00000038)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_SRC_OUTER_STRIDE_REG_ADDR (0x03006A38)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_SRC_OUTER_END_REG_OFFSET (0x00000040)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_SRC_OUTER_END_REG_ADDR (0x03006A40)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_SRC_OUTER_ADDRESS_REG_OFFSET (0x00000048)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_SRC_OUTER_ADDRESS_REG_ADDR (0x03006A48)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_SRC_FACE_SIZE_REG_OFFSET (0x00000050)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_SRC_FACE_SIZE_REG_ADDR (0x03006A50)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_DEST_BANK_CURRENT_REG_OFFSET (0x00000058)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_DEST_BANK_CURRENT_REG_ADDR (0x03006A58)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_DEST_BANK_BASE_REG_OFFSET (0x00000060)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_DEST_BANK_BASE_REG_ADDR (0x03006A60)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_DEST_BANK_SIZE_REG_OFFSET (0x00000068)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_DEST_BANK_SIZE_REG_ADDR (0x03006A68)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_DEST_BANK_SKIP_REG_OFFSET (0x00000070)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_DEST_BANK_SKIP_REG_ADDR (0x03006A70)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_DEST_INNER_STRIDE_REG_OFFSET (0x00000078)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_DEST_INNER_STRIDE_REG_ADDR (0x03006A78)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_DEST_INNER_END_REG_OFFSET (0x00000080)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_DEST_INNER_END_REG_ADDR (0x03006A80)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_DEST_INNER_ADDRESS_REG_OFFSET (0x00000088)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_DEST_INNER_ADDRESS_REG_ADDR (0x03006A88)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_DEST_OUTER_STRIDE_REG_OFFSET (0x00000090)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_DEST_OUTER_STRIDE_REG_ADDR (0x03006A90)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_DEST_OUTER_END_REG_OFFSET (0x00000098)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_DEST_OUTER_END_REG_ADDR (0x03006A98)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_DEST_OUTER_ADDRESS_REG_OFFSET (0x000000A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_DEST_OUTER_ADDRESS_REG_ADDR (0x03006AA0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_DEST_FACE_SIZE_REG_OFFSET (0x000000A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_DEST_FACE_SIZE_REG_ADDR (0x03006AA8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_SRC_GEN_ADDRESS_REG_OFFSET (0x000000B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_SRC_GEN_ADDRESS_REG_ADDR (0x03006AB0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_DEST_GEN_ADDRESS_REG_OFFSET (0x000000B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_DEST_GEN_ADDRESS_REG_ADDR (0x03006AB8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_MISC_REG_OFFSET (0x000000C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_ADDRESS_GEN_W_MISC_REG_ADDR (0x03006AC0)

//==============================================================================
// Register File: tt_rocc_cpu3_simple_cmd_buf
//==============================================================================

#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_REG_FILE_BASE_ADDR (0x03006C00)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_REG_FILE_SIZE (0x00000178)

#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_IE_REG_OFFSET (0x00000000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_IE_REG_ADDR (0x03006C00)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_IP_REG_OFFSET (0x00000008)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_IP_REG_ADDR (0x03006C08)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESERVED_0_REG_OFFSET (0x00000010)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESERVED_0_REG_ADDR (0x03006C10)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESERVED_1_REG_OFFSET (0x00000018)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESERVED_1_REG_ADDR (0x03006C18)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_SRC_ADDR_REG_OFFSET (0x00000020)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_SRC_ADDR_REG_ADDR (0x03006C20)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESERVED_2_REG_OFFSET (0x00000028)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESERVED_2_REG_ADDR (0x03006C28)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESERVED_3_REG_OFFSET (0x00000030)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESERVED_3_REG_ADDR (0x03006C30)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_SRC_COORD_REG_OFFSET (0x00000038)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_SRC_COORD_REG_ADDR (0x03006C38)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_DEST_ADDR_REG_OFFSET (0x00000040)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_DEST_ADDR_REG_ADDR (0x03006C40)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESERVED_4_REG_OFFSET (0x00000048)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESERVED_4_REG_ADDR (0x03006C48)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESERVED_5_REG_OFFSET (0x00000050)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESERVED_5_REG_ADDR (0x03006C50)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_DEST_COORD_REG_OFFSET (0x00000058)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_DEST_COORD_REG_ADDR (0x03006C58)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_LEN_BYTES_REG_OFFSET (0x00000060)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_LEN_BYTES_REG_ADDR (0x03006C60)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_REQ_VC_REG_OFFSET (0x00000068)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_REQ_VC_REG_ADDR (0x03006C68)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESERVED_6_REG_OFFSET (0x00000070)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESERVED_6_REG_ADDR (0x03006C70)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESERVED_7_REG_OFFSET (0x00000078)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESERVED_7_REG_ADDR (0x03006C78)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESP_VC_REG_OFFSET (0x00000080)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESP_VC_REG_ADDR (0x03006C80)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESERVED_8_REG_OFFSET (0x00000088)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESERVED_8_REG_ADDR (0x03006C88)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESERVED_9_REG_OFFSET (0x00000090)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESERVED_9_REG_ADDR (0x03006C90)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_TR_ID_REG_OFFSET (0x00000098)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_TR_ID_REG_ADDR (0x03006C98)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESERVED_10_REG_OFFSET (0x000000A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESERVED_10_REG_ADDR (0x03006CA0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESERVED_11_REG_OFFSET (0x000000A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESERVED_11_REG_ADDR (0x03006CA8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_MCAST_EXCLUDE_REG_OFFSET (0x000000B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_MCAST_EXCLUDE_REG_ADDR (0x03006CB0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESERVED_12_0__REG_OFFSET (0x000000B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESERVED_12_0__REG_ADDR (0x03006CB8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESERVED_12_1__REG_OFFSET (0x000000C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESERVED_12_1__REG_ADDR (0x03006CC0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESERVED_12_2__REG_OFFSET (0x000000C8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESERVED_12_2__REG_ADDR (0x03006CC8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESERVED_12_3__REG_OFFSET (0x000000D0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESERVED_12_3__REG_ADDR (0x03006CD0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESERVED_12_4__REG_OFFSET (0x000000D8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESERVED_12_4__REG_ADDR (0x03006CD8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESERVED_12_5__REG_OFFSET (0x000000E0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESERVED_12_5__REG_ADDR (0x03006CE0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESERVED_12_6__REG_OFFSET (0x000000E8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESERVED_12_6__REG_ADDR (0x03006CE8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESERVED_12_7__REG_OFFSET (0x000000F0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESERVED_12_7__REG_ADDR (0x03006CF0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_INLINE_DATA_REG_OFFSET (0x000000F8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_INLINE_DATA_REG_ADDR (0x03006CF8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESERVED_13_REG_OFFSET (0x00000100)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESERVED_13_REG_ADDR (0x03006D00)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_MCAST_DESTS_REG_OFFSET (0x00000108)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_MCAST_DESTS_REG_ADDR (0x03006D08)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESERVED_14_REG_OFFSET (0x00000110)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESERVED_14_REG_ADDR (0x03006D10)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESERVED_15_REG_OFFSET (0x00000118)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESERVED_15_REG_ADDR (0x03006D18)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESERVED_16_REG_OFFSET (0x00000120)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESERVED_16_REG_ADDR (0x03006D20)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESERVED_17_REG_OFFSET (0x00000128)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_RESERVED_17_REG_ADDR (0x03006D28)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_PACKET_TAGS_REG_OFFSET (0x00000130)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_PACKET_TAGS_REG_ADDR (0x03006D30)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_DEBUG_REG_OFFSET (0x00000138)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_DEBUG_REG_ADDR (0x03006D38)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_MISC_REG_OFFSET (0x00000140)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_MISC_REG_ADDR (0x03006D40)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_PER_TR_ID_IE_0_REG_OFFSET (0x00000148)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_PER_TR_ID_IE_0_REG_ADDR (0x03006D48)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_PER_TR_ID_IE_1_REG_OFFSET (0x00000150)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_PER_TR_ID_IE_1_REG_ADDR (0x03006D50)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_PER_TR_ID_IE_2_REG_OFFSET (0x00000158)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_PER_TR_ID_IE_2_REG_ADDR (0x03006D58)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_PER_TR_ID_IP_0_REG_OFFSET (0x00000160)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_PER_TR_ID_IP_0_REG_ADDR (0x03006D60)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_PER_TR_ID_IP_1_REG_OFFSET (0x00000168)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_PER_TR_ID_IP_1_REG_ADDR (0x03006D68)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_PER_TR_ID_IP_2_REG_OFFSET (0x00000170)
#define TT_ROCC_ACCEL_TT_ROCC_CPU3_SIMPLE_CMD_BUF_PER_TR_ID_IP_2_REG_ADDR (0x03006D70)

//==============================================================================
// Register File: tt_rocc_cpu4_cmd_buf_r
//==============================================================================

#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_REG_FILE_BASE_ADDR (0x03007000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_REG_FILE_SIZE (0x00000178)

#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_IE_REG_OFFSET (0x00000000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_IE_REG_ADDR (0x03007000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_IP_REG_OFFSET (0x00000008)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_IP_REG_ADDR (0x03007008)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_WR_SENT_TR_ID_REG_OFFSET (0x00000010)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_WR_SENT_TR_ID_REG_ADDR (0x03007010)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_TR_ACK_TR_ID_REG_OFFSET (0x00000018)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_TR_ACK_TR_ID_REG_ADDR (0x03007018)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_SRC_ADDR_REG_OFFSET (0x00000020)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_SRC_ADDR_REG_ADDR (0x03007020)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_SRC_BASE_REG_OFFSET (0x00000028)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_SRC_BASE_REG_ADDR (0x03007028)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_SRC_SIZE_REG_OFFSET (0x00000030)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_SRC_SIZE_REG_ADDR (0x03007030)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_SRC_COORD_REG_OFFSET (0x00000038)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_SRC_COORD_REG_ADDR (0x03007038)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_DEST_ADDR_REG_OFFSET (0x00000040)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_DEST_ADDR_REG_ADDR (0x03007040)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_DEST_BASE_REG_OFFSET (0x00000048)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_DEST_BASE_REG_ADDR (0x03007048)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_DEST_SIZE_REG_OFFSET (0x00000050)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_DEST_SIZE_REG_ADDR (0x03007050)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_DEST_COORD_REG_OFFSET (0x00000058)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_DEST_COORD_REG_ADDR (0x03007058)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_LEN_BYTES_REG_OFFSET (0x00000060)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_LEN_BYTES_REG_ADDR (0x03007060)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_REQ_VC_REG_OFFSET (0x00000068)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_REQ_VC_REG_ADDR (0x03007068)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_REQ_VC_BASE_REG_OFFSET (0x00000070)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_REQ_VC_BASE_REG_ADDR (0x03007070)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_REQ_VC_SIZE_REG_OFFSET (0x00000078)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_REQ_VC_SIZE_REG_ADDR (0x03007078)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_RESP_VC_REG_OFFSET (0x00000080)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_RESP_VC_REG_ADDR (0x03007080)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_RESP_VC_BASE_REG_OFFSET (0x00000088)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_RESP_VC_BASE_REG_ADDR (0x03007088)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_RESP_VC_SIZE_REG_OFFSET (0x00000090)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_RESP_VC_SIZE_REG_ADDR (0x03007090)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_TR_ID_REG_OFFSET (0x00000098)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_TR_ID_REG_ADDR (0x03007098)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_TR_ID_BASE_REG_OFFSET (0x000000A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_TR_ID_BASE_REG_ADDR (0x030070A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_TR_ID_SIZE_REG_OFFSET (0x000000A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_TR_ID_SIZE_REG_ADDR (0x030070A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_MCAST_EXCLUDE_REG_OFFSET (0x000000B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_MCAST_EXCLUDE_REG_ADDR (0x030070B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_SCATTER_LIST_ADDR_REG_OFFSET (0x000000B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_SCATTER_LIST_ADDR_REG_ADDR (0x030070B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_SCATTER_BASE_ADDR_REG_OFFSET (0x000000C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_SCATTER_BASE_ADDR_REG_ADDR (0x030070C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_SCATTER_INDEX_REG_OFFSET (0x000000C8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_SCATTER_INDEX_REG_ADDR (0x030070C8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_SCATTER_TIMES_REG_OFFSET (0x000000D0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_SCATTER_TIMES_REG_ADDR (0x030070D0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_SCATTER_ADDR_0__REG_OFFSET (0x000000D8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_SCATTER_ADDR_0__REG_ADDR (0x030070D8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_SCATTER_ADDR_1__REG_OFFSET (0x000000E0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_SCATTER_ADDR_1__REG_ADDR (0x030070E0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_SCATTER_ADDR_2__REG_OFFSET (0x000000E8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_SCATTER_ADDR_2__REG_ADDR (0x030070E8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_SCATTER_ADDR_3__REG_OFFSET (0x000000F0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_SCATTER_ADDR_3__REG_ADDR (0x030070F0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_INLINE_DATA_REG_OFFSET (0x000000F8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_INLINE_DATA_REG_ADDR (0x030070F8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_MAX_BYTES_IN_PACKET_REG_OFFSET (0x00000100)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_MAX_BYTES_IN_PACKET_REG_ADDR (0x03007100)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_MCAST_DESTS_REG_OFFSET (0x00000108)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_MCAST_DESTS_REG_ADDR (0x03007108)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_L1_ACCUM_CFG_REG_OFFSET (0x00000110)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_L1_ACCUM_CFG_REG_ADDR (0x03007110)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_AXI_OPT_1_REG_OFFSET (0x00000118)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_AXI_OPT_1_REG_ADDR (0x03007118)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_AXI_OPT_2_REG_OFFSET (0x00000120)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_AXI_OPT_2_REG_ADDR (0x03007120)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_AUTOINC_REG_OFFSET (0x00000128)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_AUTOINC_REG_ADDR (0x03007128)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_PACKET_TAGS_REG_OFFSET (0x00000130)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_PACKET_TAGS_REG_ADDR (0x03007130)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_DEBUG_REG_OFFSET (0x00000138)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_DEBUG_REG_ADDR (0x03007138)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_MISC_REG_OFFSET (0x00000140)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_MISC_REG_ADDR (0x03007140)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_PER_TR_ID_IE_0_REG_OFFSET (0x00000148)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_PER_TR_ID_IE_0_REG_ADDR (0x03007148)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_PER_TR_ID_IE_1_REG_OFFSET (0x00000150)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_PER_TR_ID_IE_1_REG_ADDR (0x03007150)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_PER_TR_ID_IE_2_REG_OFFSET (0x00000158)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_PER_TR_ID_IE_2_REG_ADDR (0x03007158)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_PER_TR_ID_IP_0_REG_OFFSET (0x00000160)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_PER_TR_ID_IP_0_REG_ADDR (0x03007160)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_PER_TR_ID_IP_1_REG_OFFSET (0x00000168)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_PER_TR_ID_IP_1_REG_ADDR (0x03007168)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_PER_TR_ID_IP_2_REG_OFFSET (0x00000170)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_R_PER_TR_ID_IP_2_REG_ADDR (0x03007170)

//==============================================================================
// Register File: tt_rocc_cpu4_cmd_buf_w
//==============================================================================

#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_REG_FILE_BASE_ADDR (0x03007200)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_REG_FILE_SIZE (0x00000178)

#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_IE_REG_OFFSET (0x00000000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_IE_REG_ADDR (0x03007200)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_IP_REG_OFFSET (0x00000008)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_IP_REG_ADDR (0x03007208)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_WR_SENT_TR_ID_REG_OFFSET (0x00000010)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_WR_SENT_TR_ID_REG_ADDR (0x03007210)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_TR_ACK_TR_ID_REG_OFFSET (0x00000018)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_TR_ACK_TR_ID_REG_ADDR (0x03007218)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_SRC_ADDR_REG_OFFSET (0x00000020)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_SRC_ADDR_REG_ADDR (0x03007220)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_SRC_BASE_REG_OFFSET (0x00000028)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_SRC_BASE_REG_ADDR (0x03007228)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_SRC_SIZE_REG_OFFSET (0x00000030)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_SRC_SIZE_REG_ADDR (0x03007230)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_SRC_COORD_REG_OFFSET (0x00000038)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_SRC_COORD_REG_ADDR (0x03007238)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_DEST_ADDR_REG_OFFSET (0x00000040)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_DEST_ADDR_REG_ADDR (0x03007240)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_DEST_BASE_REG_OFFSET (0x00000048)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_DEST_BASE_REG_ADDR (0x03007248)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_DEST_SIZE_REG_OFFSET (0x00000050)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_DEST_SIZE_REG_ADDR (0x03007250)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_DEST_COORD_REG_OFFSET (0x00000058)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_DEST_COORD_REG_ADDR (0x03007258)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_LEN_BYTES_REG_OFFSET (0x00000060)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_LEN_BYTES_REG_ADDR (0x03007260)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_REQ_VC_REG_OFFSET (0x00000068)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_REQ_VC_REG_ADDR (0x03007268)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_REQ_VC_BASE_REG_OFFSET (0x00000070)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_REQ_VC_BASE_REG_ADDR (0x03007270)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_REQ_VC_SIZE_REG_OFFSET (0x00000078)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_REQ_VC_SIZE_REG_ADDR (0x03007278)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_RESP_VC_REG_OFFSET (0x00000080)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_RESP_VC_REG_ADDR (0x03007280)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_RESP_VC_BASE_REG_OFFSET (0x00000088)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_RESP_VC_BASE_REG_ADDR (0x03007288)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_RESP_VC_SIZE_REG_OFFSET (0x00000090)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_RESP_VC_SIZE_REG_ADDR (0x03007290)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_TR_ID_REG_OFFSET (0x00000098)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_TR_ID_REG_ADDR (0x03007298)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_TR_ID_BASE_REG_OFFSET (0x000000A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_TR_ID_BASE_REG_ADDR (0x030072A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_TR_ID_SIZE_REG_OFFSET (0x000000A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_TR_ID_SIZE_REG_ADDR (0x030072A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_MCAST_EXCLUDE_REG_OFFSET (0x000000B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_MCAST_EXCLUDE_REG_ADDR (0x030072B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_SCATTER_LIST_ADDR_REG_OFFSET (0x000000B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_SCATTER_LIST_ADDR_REG_ADDR (0x030072B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_SCATTER_BASE_ADDR_REG_OFFSET (0x000000C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_SCATTER_BASE_ADDR_REG_ADDR (0x030072C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_SCATTER_INDEX_REG_OFFSET (0x000000C8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_SCATTER_INDEX_REG_ADDR (0x030072C8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_SCATTER_TIMES_REG_OFFSET (0x000000D0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_SCATTER_TIMES_REG_ADDR (0x030072D0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_SCATTER_ADDR_0__REG_OFFSET (0x000000D8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_SCATTER_ADDR_0__REG_ADDR (0x030072D8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_SCATTER_ADDR_1__REG_OFFSET (0x000000E0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_SCATTER_ADDR_1__REG_ADDR (0x030072E0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_SCATTER_ADDR_2__REG_OFFSET (0x000000E8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_SCATTER_ADDR_2__REG_ADDR (0x030072E8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_SCATTER_ADDR_3__REG_OFFSET (0x000000F0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_SCATTER_ADDR_3__REG_ADDR (0x030072F0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_INLINE_DATA_REG_OFFSET (0x000000F8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_INLINE_DATA_REG_ADDR (0x030072F8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_MAX_BYTES_IN_PACKET_REG_OFFSET (0x00000100)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_MAX_BYTES_IN_PACKET_REG_ADDR (0x03007300)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_MCAST_DESTS_REG_OFFSET (0x00000108)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_MCAST_DESTS_REG_ADDR (0x03007308)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_L1_ACCUM_CFG_REG_OFFSET (0x00000110)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_L1_ACCUM_CFG_REG_ADDR (0x03007310)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_AXI_OPT_1_REG_OFFSET (0x00000118)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_AXI_OPT_1_REG_ADDR (0x03007318)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_AXI_OPT_2_REG_OFFSET (0x00000120)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_AXI_OPT_2_REG_ADDR (0x03007320)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_AUTOINC_REG_OFFSET (0x00000128)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_AUTOINC_REG_ADDR (0x03007328)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_PACKET_TAGS_REG_OFFSET (0x00000130)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_PACKET_TAGS_REG_ADDR (0x03007330)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_DEBUG_REG_OFFSET (0x00000138)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_DEBUG_REG_ADDR (0x03007338)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_MISC_REG_OFFSET (0x00000140)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_MISC_REG_ADDR (0x03007340)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_PER_TR_ID_IE_0_REG_OFFSET (0x00000148)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_PER_TR_ID_IE_0_REG_ADDR (0x03007348)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_PER_TR_ID_IE_1_REG_OFFSET (0x00000150)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_PER_TR_ID_IE_1_REG_ADDR (0x03007350)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_PER_TR_ID_IE_2_REG_OFFSET (0x00000158)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_PER_TR_ID_IE_2_REG_ADDR (0x03007358)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_PER_TR_ID_IP_0_REG_OFFSET (0x00000160)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_PER_TR_ID_IP_0_REG_ADDR (0x03007360)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_PER_TR_ID_IP_1_REG_OFFSET (0x00000168)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_PER_TR_ID_IP_1_REG_ADDR (0x03007368)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_PER_TR_ID_IP_2_REG_OFFSET (0x00000170)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_CMD_BUF_W_PER_TR_ID_IP_2_REG_ADDR (0x03007370)

//==============================================================================
// Register File: tt_rocc_cpu4_address_gen_r
//==============================================================================

#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_REG_FILE_BASE_ADDR (0x03007400)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_REG_FILE_SIZE (0x000000C8)

#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_SRC_BANK_CURRENT_REG_OFFSET (0x00000000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_SRC_BANK_CURRENT_REG_ADDR (0x03007400)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_SRC_BANK_BASE_REG_OFFSET (0x00000008)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_SRC_BANK_BASE_REG_ADDR (0x03007408)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_SRC_BANK_SIZE_REG_OFFSET (0x00000010)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_SRC_BANK_SIZE_REG_ADDR (0x03007410)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_SRC_BANK_SKIP_REG_OFFSET (0x00000018)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_SRC_BANK_SKIP_REG_ADDR (0x03007418)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_SRC_INNER_STRIDE_REG_OFFSET (0x00000020)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_SRC_INNER_STRIDE_REG_ADDR (0x03007420)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_SRC_INNER_END_REG_OFFSET (0x00000028)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_SRC_INNER_END_REG_ADDR (0x03007428)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_SRC_INNER_ADDRESS_REG_OFFSET (0x00000030)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_SRC_INNER_ADDRESS_REG_ADDR (0x03007430)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_SRC_OUTER_STRIDE_REG_OFFSET (0x00000038)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_SRC_OUTER_STRIDE_REG_ADDR (0x03007438)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_SRC_OUTER_END_REG_OFFSET (0x00000040)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_SRC_OUTER_END_REG_ADDR (0x03007440)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_SRC_OUTER_ADDRESS_REG_OFFSET (0x00000048)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_SRC_OUTER_ADDRESS_REG_ADDR (0x03007448)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_SRC_FACE_SIZE_REG_OFFSET (0x00000050)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_SRC_FACE_SIZE_REG_ADDR (0x03007450)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_DEST_BANK_CURRENT_REG_OFFSET (0x00000058)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_DEST_BANK_CURRENT_REG_ADDR (0x03007458)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_DEST_BANK_BASE_REG_OFFSET (0x00000060)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_DEST_BANK_BASE_REG_ADDR (0x03007460)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_DEST_BANK_SIZE_REG_OFFSET (0x00000068)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_DEST_BANK_SIZE_REG_ADDR (0x03007468)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_DEST_BANK_SKIP_REG_OFFSET (0x00000070)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_DEST_BANK_SKIP_REG_ADDR (0x03007470)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_DEST_INNER_STRIDE_REG_OFFSET (0x00000078)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_DEST_INNER_STRIDE_REG_ADDR (0x03007478)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_DEST_INNER_END_REG_OFFSET (0x00000080)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_DEST_INNER_END_REG_ADDR (0x03007480)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_DEST_INNER_ADDRESS_REG_OFFSET (0x00000088)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_DEST_INNER_ADDRESS_REG_ADDR (0x03007488)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_DEST_OUTER_STRIDE_REG_OFFSET (0x00000090)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_DEST_OUTER_STRIDE_REG_ADDR (0x03007490)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_DEST_OUTER_END_REG_OFFSET (0x00000098)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_DEST_OUTER_END_REG_ADDR (0x03007498)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_DEST_OUTER_ADDRESS_REG_OFFSET (0x000000A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_DEST_OUTER_ADDRESS_REG_ADDR (0x030074A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_DEST_FACE_SIZE_REG_OFFSET (0x000000A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_DEST_FACE_SIZE_REG_ADDR (0x030074A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_SRC_GEN_ADDRESS_REG_OFFSET (0x000000B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_SRC_GEN_ADDRESS_REG_ADDR (0x030074B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_DEST_GEN_ADDRESS_REG_OFFSET (0x000000B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_DEST_GEN_ADDRESS_REG_ADDR (0x030074B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_MISC_REG_OFFSET (0x000000C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_R_MISC_REG_ADDR (0x030074C0)

//==============================================================================
// Register File: tt_rocc_cpu4_address_gen_w
//==============================================================================

#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_REG_FILE_BASE_ADDR (0x03007600)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_REG_FILE_SIZE (0x000000C8)

#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_SRC_BANK_CURRENT_REG_OFFSET (0x00000000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_SRC_BANK_CURRENT_REG_ADDR (0x03007600)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_SRC_BANK_BASE_REG_OFFSET (0x00000008)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_SRC_BANK_BASE_REG_ADDR (0x03007608)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_SRC_BANK_SIZE_REG_OFFSET (0x00000010)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_SRC_BANK_SIZE_REG_ADDR (0x03007610)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_SRC_BANK_SKIP_REG_OFFSET (0x00000018)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_SRC_BANK_SKIP_REG_ADDR (0x03007618)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_SRC_INNER_STRIDE_REG_OFFSET (0x00000020)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_SRC_INNER_STRIDE_REG_ADDR (0x03007620)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_SRC_INNER_END_REG_OFFSET (0x00000028)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_SRC_INNER_END_REG_ADDR (0x03007628)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_SRC_INNER_ADDRESS_REG_OFFSET (0x00000030)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_SRC_INNER_ADDRESS_REG_ADDR (0x03007630)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_SRC_OUTER_STRIDE_REG_OFFSET (0x00000038)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_SRC_OUTER_STRIDE_REG_ADDR (0x03007638)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_SRC_OUTER_END_REG_OFFSET (0x00000040)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_SRC_OUTER_END_REG_ADDR (0x03007640)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_SRC_OUTER_ADDRESS_REG_OFFSET (0x00000048)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_SRC_OUTER_ADDRESS_REG_ADDR (0x03007648)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_SRC_FACE_SIZE_REG_OFFSET (0x00000050)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_SRC_FACE_SIZE_REG_ADDR (0x03007650)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_DEST_BANK_CURRENT_REG_OFFSET (0x00000058)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_DEST_BANK_CURRENT_REG_ADDR (0x03007658)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_DEST_BANK_BASE_REG_OFFSET (0x00000060)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_DEST_BANK_BASE_REG_ADDR (0x03007660)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_DEST_BANK_SIZE_REG_OFFSET (0x00000068)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_DEST_BANK_SIZE_REG_ADDR (0x03007668)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_DEST_BANK_SKIP_REG_OFFSET (0x00000070)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_DEST_BANK_SKIP_REG_ADDR (0x03007670)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_DEST_INNER_STRIDE_REG_OFFSET (0x00000078)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_DEST_INNER_STRIDE_REG_ADDR (0x03007678)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_DEST_INNER_END_REG_OFFSET (0x00000080)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_DEST_INNER_END_REG_ADDR (0x03007680)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_DEST_INNER_ADDRESS_REG_OFFSET (0x00000088)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_DEST_INNER_ADDRESS_REG_ADDR (0x03007688)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_DEST_OUTER_STRIDE_REG_OFFSET (0x00000090)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_DEST_OUTER_STRIDE_REG_ADDR (0x03007690)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_DEST_OUTER_END_REG_OFFSET (0x00000098)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_DEST_OUTER_END_REG_ADDR (0x03007698)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_DEST_OUTER_ADDRESS_REG_OFFSET (0x000000A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_DEST_OUTER_ADDRESS_REG_ADDR (0x030076A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_DEST_FACE_SIZE_REG_OFFSET (0x000000A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_DEST_FACE_SIZE_REG_ADDR (0x030076A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_SRC_GEN_ADDRESS_REG_OFFSET (0x000000B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_SRC_GEN_ADDRESS_REG_ADDR (0x030076B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_DEST_GEN_ADDRESS_REG_OFFSET (0x000000B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_DEST_GEN_ADDRESS_REG_ADDR (0x030076B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_MISC_REG_OFFSET (0x000000C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_ADDRESS_GEN_W_MISC_REG_ADDR (0x030076C0)

//==============================================================================
// Register File: tt_rocc_cpu4_simple_cmd_buf
//==============================================================================

#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_REG_FILE_BASE_ADDR (0x03007800)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_REG_FILE_SIZE (0x00000178)

#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_IE_REG_OFFSET (0x00000000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_IE_REG_ADDR (0x03007800)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_IP_REG_OFFSET (0x00000008)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_IP_REG_ADDR (0x03007808)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESERVED_0_REG_OFFSET (0x00000010)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESERVED_0_REG_ADDR (0x03007810)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESERVED_1_REG_OFFSET (0x00000018)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESERVED_1_REG_ADDR (0x03007818)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_SRC_ADDR_REG_OFFSET (0x00000020)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_SRC_ADDR_REG_ADDR (0x03007820)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESERVED_2_REG_OFFSET (0x00000028)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESERVED_2_REG_ADDR (0x03007828)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESERVED_3_REG_OFFSET (0x00000030)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESERVED_3_REG_ADDR (0x03007830)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_SRC_COORD_REG_OFFSET (0x00000038)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_SRC_COORD_REG_ADDR (0x03007838)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_DEST_ADDR_REG_OFFSET (0x00000040)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_DEST_ADDR_REG_ADDR (0x03007840)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESERVED_4_REG_OFFSET (0x00000048)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESERVED_4_REG_ADDR (0x03007848)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESERVED_5_REG_OFFSET (0x00000050)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESERVED_5_REG_ADDR (0x03007850)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_DEST_COORD_REG_OFFSET (0x00000058)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_DEST_COORD_REG_ADDR (0x03007858)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_LEN_BYTES_REG_OFFSET (0x00000060)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_LEN_BYTES_REG_ADDR (0x03007860)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_REQ_VC_REG_OFFSET (0x00000068)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_REQ_VC_REG_ADDR (0x03007868)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESERVED_6_REG_OFFSET (0x00000070)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESERVED_6_REG_ADDR (0x03007870)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESERVED_7_REG_OFFSET (0x00000078)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESERVED_7_REG_ADDR (0x03007878)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESP_VC_REG_OFFSET (0x00000080)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESP_VC_REG_ADDR (0x03007880)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESERVED_8_REG_OFFSET (0x00000088)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESERVED_8_REG_ADDR (0x03007888)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESERVED_9_REG_OFFSET (0x00000090)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESERVED_9_REG_ADDR (0x03007890)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_TR_ID_REG_OFFSET (0x00000098)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_TR_ID_REG_ADDR (0x03007898)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESERVED_10_REG_OFFSET (0x000000A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESERVED_10_REG_ADDR (0x030078A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESERVED_11_REG_OFFSET (0x000000A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESERVED_11_REG_ADDR (0x030078A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_MCAST_EXCLUDE_REG_OFFSET (0x000000B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_MCAST_EXCLUDE_REG_ADDR (0x030078B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESERVED_12_0__REG_OFFSET (0x000000B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESERVED_12_0__REG_ADDR (0x030078B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESERVED_12_1__REG_OFFSET (0x000000C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESERVED_12_1__REG_ADDR (0x030078C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESERVED_12_2__REG_OFFSET (0x000000C8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESERVED_12_2__REG_ADDR (0x030078C8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESERVED_12_3__REG_OFFSET (0x000000D0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESERVED_12_3__REG_ADDR (0x030078D0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESERVED_12_4__REG_OFFSET (0x000000D8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESERVED_12_4__REG_ADDR (0x030078D8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESERVED_12_5__REG_OFFSET (0x000000E0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESERVED_12_5__REG_ADDR (0x030078E0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESERVED_12_6__REG_OFFSET (0x000000E8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESERVED_12_6__REG_ADDR (0x030078E8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESERVED_12_7__REG_OFFSET (0x000000F0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESERVED_12_7__REG_ADDR (0x030078F0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_INLINE_DATA_REG_OFFSET (0x000000F8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_INLINE_DATA_REG_ADDR (0x030078F8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESERVED_13_REG_OFFSET (0x00000100)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESERVED_13_REG_ADDR (0x03007900)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_MCAST_DESTS_REG_OFFSET (0x00000108)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_MCAST_DESTS_REG_ADDR (0x03007908)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESERVED_14_REG_OFFSET (0x00000110)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESERVED_14_REG_ADDR (0x03007910)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESERVED_15_REG_OFFSET (0x00000118)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESERVED_15_REG_ADDR (0x03007918)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESERVED_16_REG_OFFSET (0x00000120)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESERVED_16_REG_ADDR (0x03007920)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESERVED_17_REG_OFFSET (0x00000128)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_RESERVED_17_REG_ADDR (0x03007928)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_PACKET_TAGS_REG_OFFSET (0x00000130)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_PACKET_TAGS_REG_ADDR (0x03007930)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_DEBUG_REG_OFFSET (0x00000138)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_DEBUG_REG_ADDR (0x03007938)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_MISC_REG_OFFSET (0x00000140)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_MISC_REG_ADDR (0x03007940)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_PER_TR_ID_IE_0_REG_OFFSET (0x00000148)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_PER_TR_ID_IE_0_REG_ADDR (0x03007948)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_PER_TR_ID_IE_1_REG_OFFSET (0x00000150)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_PER_TR_ID_IE_1_REG_ADDR (0x03007950)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_PER_TR_ID_IE_2_REG_OFFSET (0x00000158)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_PER_TR_ID_IE_2_REG_ADDR (0x03007958)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_PER_TR_ID_IP_0_REG_OFFSET (0x00000160)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_PER_TR_ID_IP_0_REG_ADDR (0x03007960)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_PER_TR_ID_IP_1_REG_OFFSET (0x00000168)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_PER_TR_ID_IP_1_REG_ADDR (0x03007968)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_PER_TR_ID_IP_2_REG_OFFSET (0x00000170)
#define TT_ROCC_ACCEL_TT_ROCC_CPU4_SIMPLE_CMD_BUF_PER_TR_ID_IP_2_REG_ADDR (0x03007970)

//==============================================================================
// Register File: tt_rocc_cpu5_cmd_buf_r
//==============================================================================

#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_REG_FILE_BASE_ADDR (0x03007C00)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_REG_FILE_SIZE (0x00000178)

#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_IE_REG_OFFSET (0x00000000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_IE_REG_ADDR (0x03007C00)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_IP_REG_OFFSET (0x00000008)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_IP_REG_ADDR (0x03007C08)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_WR_SENT_TR_ID_REG_OFFSET (0x00000010)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_WR_SENT_TR_ID_REG_ADDR (0x03007C10)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_TR_ACK_TR_ID_REG_OFFSET (0x00000018)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_TR_ACK_TR_ID_REG_ADDR (0x03007C18)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_SRC_ADDR_REG_OFFSET (0x00000020)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_SRC_ADDR_REG_ADDR (0x03007C20)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_SRC_BASE_REG_OFFSET (0x00000028)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_SRC_BASE_REG_ADDR (0x03007C28)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_SRC_SIZE_REG_OFFSET (0x00000030)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_SRC_SIZE_REG_ADDR (0x03007C30)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_SRC_COORD_REG_OFFSET (0x00000038)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_SRC_COORD_REG_ADDR (0x03007C38)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_DEST_ADDR_REG_OFFSET (0x00000040)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_DEST_ADDR_REG_ADDR (0x03007C40)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_DEST_BASE_REG_OFFSET (0x00000048)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_DEST_BASE_REG_ADDR (0x03007C48)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_DEST_SIZE_REG_OFFSET (0x00000050)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_DEST_SIZE_REG_ADDR (0x03007C50)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_DEST_COORD_REG_OFFSET (0x00000058)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_DEST_COORD_REG_ADDR (0x03007C58)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_LEN_BYTES_REG_OFFSET (0x00000060)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_LEN_BYTES_REG_ADDR (0x03007C60)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_REQ_VC_REG_OFFSET (0x00000068)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_REQ_VC_REG_ADDR (0x03007C68)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_REQ_VC_BASE_REG_OFFSET (0x00000070)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_REQ_VC_BASE_REG_ADDR (0x03007C70)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_REQ_VC_SIZE_REG_OFFSET (0x00000078)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_REQ_VC_SIZE_REG_ADDR (0x03007C78)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_RESP_VC_REG_OFFSET (0x00000080)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_RESP_VC_REG_ADDR (0x03007C80)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_RESP_VC_BASE_REG_OFFSET (0x00000088)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_RESP_VC_BASE_REG_ADDR (0x03007C88)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_RESP_VC_SIZE_REG_OFFSET (0x00000090)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_RESP_VC_SIZE_REG_ADDR (0x03007C90)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_TR_ID_REG_OFFSET (0x00000098)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_TR_ID_REG_ADDR (0x03007C98)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_TR_ID_BASE_REG_OFFSET (0x000000A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_TR_ID_BASE_REG_ADDR (0x03007CA0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_TR_ID_SIZE_REG_OFFSET (0x000000A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_TR_ID_SIZE_REG_ADDR (0x03007CA8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_MCAST_EXCLUDE_REG_OFFSET (0x000000B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_MCAST_EXCLUDE_REG_ADDR (0x03007CB0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_SCATTER_LIST_ADDR_REG_OFFSET (0x000000B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_SCATTER_LIST_ADDR_REG_ADDR (0x03007CB8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_SCATTER_BASE_ADDR_REG_OFFSET (0x000000C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_SCATTER_BASE_ADDR_REG_ADDR (0x03007CC0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_SCATTER_INDEX_REG_OFFSET (0x000000C8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_SCATTER_INDEX_REG_ADDR (0x03007CC8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_SCATTER_TIMES_REG_OFFSET (0x000000D0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_SCATTER_TIMES_REG_ADDR (0x03007CD0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_SCATTER_ADDR_0__REG_OFFSET (0x000000D8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_SCATTER_ADDR_0__REG_ADDR (0x03007CD8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_SCATTER_ADDR_1__REG_OFFSET (0x000000E0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_SCATTER_ADDR_1__REG_ADDR (0x03007CE0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_SCATTER_ADDR_2__REG_OFFSET (0x000000E8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_SCATTER_ADDR_2__REG_ADDR (0x03007CE8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_SCATTER_ADDR_3__REG_OFFSET (0x000000F0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_SCATTER_ADDR_3__REG_ADDR (0x03007CF0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_INLINE_DATA_REG_OFFSET (0x000000F8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_INLINE_DATA_REG_ADDR (0x03007CF8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_MAX_BYTES_IN_PACKET_REG_OFFSET (0x00000100)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_MAX_BYTES_IN_PACKET_REG_ADDR (0x03007D00)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_MCAST_DESTS_REG_OFFSET (0x00000108)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_MCAST_DESTS_REG_ADDR (0x03007D08)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_L1_ACCUM_CFG_REG_OFFSET (0x00000110)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_L1_ACCUM_CFG_REG_ADDR (0x03007D10)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_AXI_OPT_1_REG_OFFSET (0x00000118)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_AXI_OPT_1_REG_ADDR (0x03007D18)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_AXI_OPT_2_REG_OFFSET (0x00000120)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_AXI_OPT_2_REG_ADDR (0x03007D20)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_AUTOINC_REG_OFFSET (0x00000128)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_AUTOINC_REG_ADDR (0x03007D28)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_PACKET_TAGS_REG_OFFSET (0x00000130)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_PACKET_TAGS_REG_ADDR (0x03007D30)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_DEBUG_REG_OFFSET (0x00000138)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_DEBUG_REG_ADDR (0x03007D38)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_MISC_REG_OFFSET (0x00000140)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_MISC_REG_ADDR (0x03007D40)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_PER_TR_ID_IE_0_REG_OFFSET (0x00000148)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_PER_TR_ID_IE_0_REG_ADDR (0x03007D48)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_PER_TR_ID_IE_1_REG_OFFSET (0x00000150)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_PER_TR_ID_IE_1_REG_ADDR (0x03007D50)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_PER_TR_ID_IE_2_REG_OFFSET (0x00000158)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_PER_TR_ID_IE_2_REG_ADDR (0x03007D58)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_PER_TR_ID_IP_0_REG_OFFSET (0x00000160)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_PER_TR_ID_IP_0_REG_ADDR (0x03007D60)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_PER_TR_ID_IP_1_REG_OFFSET (0x00000168)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_PER_TR_ID_IP_1_REG_ADDR (0x03007D68)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_PER_TR_ID_IP_2_REG_OFFSET (0x00000170)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_R_PER_TR_ID_IP_2_REG_ADDR (0x03007D70)

//==============================================================================
// Register File: tt_rocc_cpu5_cmd_buf_w
//==============================================================================

#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_REG_FILE_BASE_ADDR (0x03007E00)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_REG_FILE_SIZE (0x00000178)

#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_IE_REG_OFFSET (0x00000000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_IE_REG_ADDR (0x03007E00)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_IP_REG_OFFSET (0x00000008)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_IP_REG_ADDR (0x03007E08)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_WR_SENT_TR_ID_REG_OFFSET (0x00000010)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_WR_SENT_TR_ID_REG_ADDR (0x03007E10)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_TR_ACK_TR_ID_REG_OFFSET (0x00000018)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_TR_ACK_TR_ID_REG_ADDR (0x03007E18)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_SRC_ADDR_REG_OFFSET (0x00000020)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_SRC_ADDR_REG_ADDR (0x03007E20)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_SRC_BASE_REG_OFFSET (0x00000028)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_SRC_BASE_REG_ADDR (0x03007E28)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_SRC_SIZE_REG_OFFSET (0x00000030)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_SRC_SIZE_REG_ADDR (0x03007E30)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_SRC_COORD_REG_OFFSET (0x00000038)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_SRC_COORD_REG_ADDR (0x03007E38)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_DEST_ADDR_REG_OFFSET (0x00000040)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_DEST_ADDR_REG_ADDR (0x03007E40)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_DEST_BASE_REG_OFFSET (0x00000048)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_DEST_BASE_REG_ADDR (0x03007E48)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_DEST_SIZE_REG_OFFSET (0x00000050)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_DEST_SIZE_REG_ADDR (0x03007E50)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_DEST_COORD_REG_OFFSET (0x00000058)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_DEST_COORD_REG_ADDR (0x03007E58)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_LEN_BYTES_REG_OFFSET (0x00000060)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_LEN_BYTES_REG_ADDR (0x03007E60)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_REQ_VC_REG_OFFSET (0x00000068)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_REQ_VC_REG_ADDR (0x03007E68)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_REQ_VC_BASE_REG_OFFSET (0x00000070)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_REQ_VC_BASE_REG_ADDR (0x03007E70)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_REQ_VC_SIZE_REG_OFFSET (0x00000078)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_REQ_VC_SIZE_REG_ADDR (0x03007E78)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_RESP_VC_REG_OFFSET (0x00000080)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_RESP_VC_REG_ADDR (0x03007E80)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_RESP_VC_BASE_REG_OFFSET (0x00000088)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_RESP_VC_BASE_REG_ADDR (0x03007E88)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_RESP_VC_SIZE_REG_OFFSET (0x00000090)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_RESP_VC_SIZE_REG_ADDR (0x03007E90)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_TR_ID_REG_OFFSET (0x00000098)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_TR_ID_REG_ADDR (0x03007E98)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_TR_ID_BASE_REG_OFFSET (0x000000A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_TR_ID_BASE_REG_ADDR (0x03007EA0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_TR_ID_SIZE_REG_OFFSET (0x000000A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_TR_ID_SIZE_REG_ADDR (0x03007EA8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_MCAST_EXCLUDE_REG_OFFSET (0x000000B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_MCAST_EXCLUDE_REG_ADDR (0x03007EB0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_SCATTER_LIST_ADDR_REG_OFFSET (0x000000B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_SCATTER_LIST_ADDR_REG_ADDR (0x03007EB8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_SCATTER_BASE_ADDR_REG_OFFSET (0x000000C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_SCATTER_BASE_ADDR_REG_ADDR (0x03007EC0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_SCATTER_INDEX_REG_OFFSET (0x000000C8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_SCATTER_INDEX_REG_ADDR (0x03007EC8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_SCATTER_TIMES_REG_OFFSET (0x000000D0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_SCATTER_TIMES_REG_ADDR (0x03007ED0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_SCATTER_ADDR_0__REG_OFFSET (0x000000D8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_SCATTER_ADDR_0__REG_ADDR (0x03007ED8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_SCATTER_ADDR_1__REG_OFFSET (0x000000E0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_SCATTER_ADDR_1__REG_ADDR (0x03007EE0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_SCATTER_ADDR_2__REG_OFFSET (0x000000E8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_SCATTER_ADDR_2__REG_ADDR (0x03007EE8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_SCATTER_ADDR_3__REG_OFFSET (0x000000F0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_SCATTER_ADDR_3__REG_ADDR (0x03007EF0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_INLINE_DATA_REG_OFFSET (0x000000F8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_INLINE_DATA_REG_ADDR (0x03007EF8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_MAX_BYTES_IN_PACKET_REG_OFFSET (0x00000100)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_MAX_BYTES_IN_PACKET_REG_ADDR (0x03007F00)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_MCAST_DESTS_REG_OFFSET (0x00000108)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_MCAST_DESTS_REG_ADDR (0x03007F08)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_L1_ACCUM_CFG_REG_OFFSET (0x00000110)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_L1_ACCUM_CFG_REG_ADDR (0x03007F10)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_AXI_OPT_1_REG_OFFSET (0x00000118)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_AXI_OPT_1_REG_ADDR (0x03007F18)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_AXI_OPT_2_REG_OFFSET (0x00000120)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_AXI_OPT_2_REG_ADDR (0x03007F20)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_AUTOINC_REG_OFFSET (0x00000128)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_AUTOINC_REG_ADDR (0x03007F28)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_PACKET_TAGS_REG_OFFSET (0x00000130)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_PACKET_TAGS_REG_ADDR (0x03007F30)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_DEBUG_REG_OFFSET (0x00000138)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_DEBUG_REG_ADDR (0x03007F38)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_MISC_REG_OFFSET (0x00000140)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_MISC_REG_ADDR (0x03007F40)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_PER_TR_ID_IE_0_REG_OFFSET (0x00000148)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_PER_TR_ID_IE_0_REG_ADDR (0x03007F48)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_PER_TR_ID_IE_1_REG_OFFSET (0x00000150)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_PER_TR_ID_IE_1_REG_ADDR (0x03007F50)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_PER_TR_ID_IE_2_REG_OFFSET (0x00000158)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_PER_TR_ID_IE_2_REG_ADDR (0x03007F58)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_PER_TR_ID_IP_0_REG_OFFSET (0x00000160)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_PER_TR_ID_IP_0_REG_ADDR (0x03007F60)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_PER_TR_ID_IP_1_REG_OFFSET (0x00000168)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_PER_TR_ID_IP_1_REG_ADDR (0x03007F68)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_PER_TR_ID_IP_2_REG_OFFSET (0x00000170)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_CMD_BUF_W_PER_TR_ID_IP_2_REG_ADDR (0x03007F70)

//==============================================================================
// Register File: tt_rocc_cpu5_address_gen_r
//==============================================================================

#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_REG_FILE_BASE_ADDR (0x03008000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_REG_FILE_SIZE (0x000000C8)

#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_SRC_BANK_CURRENT_REG_OFFSET (0x00000000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_SRC_BANK_CURRENT_REG_ADDR (0x03008000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_SRC_BANK_BASE_REG_OFFSET (0x00000008)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_SRC_BANK_BASE_REG_ADDR (0x03008008)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_SRC_BANK_SIZE_REG_OFFSET (0x00000010)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_SRC_BANK_SIZE_REG_ADDR (0x03008010)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_SRC_BANK_SKIP_REG_OFFSET (0x00000018)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_SRC_BANK_SKIP_REG_ADDR (0x03008018)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_SRC_INNER_STRIDE_REG_OFFSET (0x00000020)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_SRC_INNER_STRIDE_REG_ADDR (0x03008020)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_SRC_INNER_END_REG_OFFSET (0x00000028)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_SRC_INNER_END_REG_ADDR (0x03008028)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_SRC_INNER_ADDRESS_REG_OFFSET (0x00000030)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_SRC_INNER_ADDRESS_REG_ADDR (0x03008030)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_SRC_OUTER_STRIDE_REG_OFFSET (0x00000038)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_SRC_OUTER_STRIDE_REG_ADDR (0x03008038)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_SRC_OUTER_END_REG_OFFSET (0x00000040)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_SRC_OUTER_END_REG_ADDR (0x03008040)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_SRC_OUTER_ADDRESS_REG_OFFSET (0x00000048)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_SRC_OUTER_ADDRESS_REG_ADDR (0x03008048)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_SRC_FACE_SIZE_REG_OFFSET (0x00000050)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_SRC_FACE_SIZE_REG_ADDR (0x03008050)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_DEST_BANK_CURRENT_REG_OFFSET (0x00000058)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_DEST_BANK_CURRENT_REG_ADDR (0x03008058)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_DEST_BANK_BASE_REG_OFFSET (0x00000060)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_DEST_BANK_BASE_REG_ADDR (0x03008060)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_DEST_BANK_SIZE_REG_OFFSET (0x00000068)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_DEST_BANK_SIZE_REG_ADDR (0x03008068)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_DEST_BANK_SKIP_REG_OFFSET (0x00000070)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_DEST_BANK_SKIP_REG_ADDR (0x03008070)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_DEST_INNER_STRIDE_REG_OFFSET (0x00000078)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_DEST_INNER_STRIDE_REG_ADDR (0x03008078)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_DEST_INNER_END_REG_OFFSET (0x00000080)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_DEST_INNER_END_REG_ADDR (0x03008080)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_DEST_INNER_ADDRESS_REG_OFFSET (0x00000088)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_DEST_INNER_ADDRESS_REG_ADDR (0x03008088)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_DEST_OUTER_STRIDE_REG_OFFSET (0x00000090)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_DEST_OUTER_STRIDE_REG_ADDR (0x03008090)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_DEST_OUTER_END_REG_OFFSET (0x00000098)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_DEST_OUTER_END_REG_ADDR (0x03008098)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_DEST_OUTER_ADDRESS_REG_OFFSET (0x000000A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_DEST_OUTER_ADDRESS_REG_ADDR (0x030080A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_DEST_FACE_SIZE_REG_OFFSET (0x000000A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_DEST_FACE_SIZE_REG_ADDR (0x030080A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_SRC_GEN_ADDRESS_REG_OFFSET (0x000000B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_SRC_GEN_ADDRESS_REG_ADDR (0x030080B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_DEST_GEN_ADDRESS_REG_OFFSET (0x000000B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_DEST_GEN_ADDRESS_REG_ADDR (0x030080B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_MISC_REG_OFFSET (0x000000C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_R_MISC_REG_ADDR (0x030080C0)

//==============================================================================
// Register File: tt_rocc_cpu5_address_gen_w
//==============================================================================

#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_REG_FILE_BASE_ADDR (0x03008200)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_REG_FILE_SIZE (0x000000C8)

#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_SRC_BANK_CURRENT_REG_OFFSET (0x00000000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_SRC_BANK_CURRENT_REG_ADDR (0x03008200)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_SRC_BANK_BASE_REG_OFFSET (0x00000008)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_SRC_BANK_BASE_REG_ADDR (0x03008208)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_SRC_BANK_SIZE_REG_OFFSET (0x00000010)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_SRC_BANK_SIZE_REG_ADDR (0x03008210)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_SRC_BANK_SKIP_REG_OFFSET (0x00000018)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_SRC_BANK_SKIP_REG_ADDR (0x03008218)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_SRC_INNER_STRIDE_REG_OFFSET (0x00000020)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_SRC_INNER_STRIDE_REG_ADDR (0x03008220)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_SRC_INNER_END_REG_OFFSET (0x00000028)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_SRC_INNER_END_REG_ADDR (0x03008228)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_SRC_INNER_ADDRESS_REG_OFFSET (0x00000030)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_SRC_INNER_ADDRESS_REG_ADDR (0x03008230)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_SRC_OUTER_STRIDE_REG_OFFSET (0x00000038)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_SRC_OUTER_STRIDE_REG_ADDR (0x03008238)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_SRC_OUTER_END_REG_OFFSET (0x00000040)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_SRC_OUTER_END_REG_ADDR (0x03008240)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_SRC_OUTER_ADDRESS_REG_OFFSET (0x00000048)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_SRC_OUTER_ADDRESS_REG_ADDR (0x03008248)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_SRC_FACE_SIZE_REG_OFFSET (0x00000050)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_SRC_FACE_SIZE_REG_ADDR (0x03008250)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_DEST_BANK_CURRENT_REG_OFFSET (0x00000058)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_DEST_BANK_CURRENT_REG_ADDR (0x03008258)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_DEST_BANK_BASE_REG_OFFSET (0x00000060)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_DEST_BANK_BASE_REG_ADDR (0x03008260)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_DEST_BANK_SIZE_REG_OFFSET (0x00000068)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_DEST_BANK_SIZE_REG_ADDR (0x03008268)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_DEST_BANK_SKIP_REG_OFFSET (0x00000070)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_DEST_BANK_SKIP_REG_ADDR (0x03008270)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_DEST_INNER_STRIDE_REG_OFFSET (0x00000078)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_DEST_INNER_STRIDE_REG_ADDR (0x03008278)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_DEST_INNER_END_REG_OFFSET (0x00000080)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_DEST_INNER_END_REG_ADDR (0x03008280)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_DEST_INNER_ADDRESS_REG_OFFSET (0x00000088)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_DEST_INNER_ADDRESS_REG_ADDR (0x03008288)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_DEST_OUTER_STRIDE_REG_OFFSET (0x00000090)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_DEST_OUTER_STRIDE_REG_ADDR (0x03008290)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_DEST_OUTER_END_REG_OFFSET (0x00000098)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_DEST_OUTER_END_REG_ADDR (0x03008298)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_DEST_OUTER_ADDRESS_REG_OFFSET (0x000000A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_DEST_OUTER_ADDRESS_REG_ADDR (0x030082A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_DEST_FACE_SIZE_REG_OFFSET (0x000000A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_DEST_FACE_SIZE_REG_ADDR (0x030082A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_SRC_GEN_ADDRESS_REG_OFFSET (0x000000B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_SRC_GEN_ADDRESS_REG_ADDR (0x030082B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_DEST_GEN_ADDRESS_REG_OFFSET (0x000000B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_DEST_GEN_ADDRESS_REG_ADDR (0x030082B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_MISC_REG_OFFSET (0x000000C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_ADDRESS_GEN_W_MISC_REG_ADDR (0x030082C0)

//==============================================================================
// Register File: tt_rocc_cpu5_simple_cmd_buf
//==============================================================================

#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_REG_FILE_BASE_ADDR (0x03008400)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_REG_FILE_SIZE (0x00000178)

#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_IE_REG_OFFSET (0x00000000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_IE_REG_ADDR (0x03008400)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_IP_REG_OFFSET (0x00000008)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_IP_REG_ADDR (0x03008408)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESERVED_0_REG_OFFSET (0x00000010)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESERVED_0_REG_ADDR (0x03008410)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESERVED_1_REG_OFFSET (0x00000018)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESERVED_1_REG_ADDR (0x03008418)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_SRC_ADDR_REG_OFFSET (0x00000020)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_SRC_ADDR_REG_ADDR (0x03008420)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESERVED_2_REG_OFFSET (0x00000028)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESERVED_2_REG_ADDR (0x03008428)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESERVED_3_REG_OFFSET (0x00000030)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESERVED_3_REG_ADDR (0x03008430)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_SRC_COORD_REG_OFFSET (0x00000038)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_SRC_COORD_REG_ADDR (0x03008438)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_DEST_ADDR_REG_OFFSET (0x00000040)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_DEST_ADDR_REG_ADDR (0x03008440)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESERVED_4_REG_OFFSET (0x00000048)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESERVED_4_REG_ADDR (0x03008448)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESERVED_5_REG_OFFSET (0x00000050)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESERVED_5_REG_ADDR (0x03008450)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_DEST_COORD_REG_OFFSET (0x00000058)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_DEST_COORD_REG_ADDR (0x03008458)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_LEN_BYTES_REG_OFFSET (0x00000060)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_LEN_BYTES_REG_ADDR (0x03008460)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_REQ_VC_REG_OFFSET (0x00000068)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_REQ_VC_REG_ADDR (0x03008468)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESERVED_6_REG_OFFSET (0x00000070)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESERVED_6_REG_ADDR (0x03008470)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESERVED_7_REG_OFFSET (0x00000078)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESERVED_7_REG_ADDR (0x03008478)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESP_VC_REG_OFFSET (0x00000080)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESP_VC_REG_ADDR (0x03008480)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESERVED_8_REG_OFFSET (0x00000088)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESERVED_8_REG_ADDR (0x03008488)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESERVED_9_REG_OFFSET (0x00000090)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESERVED_9_REG_ADDR (0x03008490)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_TR_ID_REG_OFFSET (0x00000098)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_TR_ID_REG_ADDR (0x03008498)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESERVED_10_REG_OFFSET (0x000000A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESERVED_10_REG_ADDR (0x030084A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESERVED_11_REG_OFFSET (0x000000A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESERVED_11_REG_ADDR (0x030084A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_MCAST_EXCLUDE_REG_OFFSET (0x000000B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_MCAST_EXCLUDE_REG_ADDR (0x030084B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESERVED_12_0__REG_OFFSET (0x000000B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESERVED_12_0__REG_ADDR (0x030084B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESERVED_12_1__REG_OFFSET (0x000000C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESERVED_12_1__REG_ADDR (0x030084C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESERVED_12_2__REG_OFFSET (0x000000C8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESERVED_12_2__REG_ADDR (0x030084C8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESERVED_12_3__REG_OFFSET (0x000000D0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESERVED_12_3__REG_ADDR (0x030084D0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESERVED_12_4__REG_OFFSET (0x000000D8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESERVED_12_4__REG_ADDR (0x030084D8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESERVED_12_5__REG_OFFSET (0x000000E0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESERVED_12_5__REG_ADDR (0x030084E0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESERVED_12_6__REG_OFFSET (0x000000E8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESERVED_12_6__REG_ADDR (0x030084E8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESERVED_12_7__REG_OFFSET (0x000000F0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESERVED_12_7__REG_ADDR (0x030084F0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_INLINE_DATA_REG_OFFSET (0x000000F8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_INLINE_DATA_REG_ADDR (0x030084F8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESERVED_13_REG_OFFSET (0x00000100)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESERVED_13_REG_ADDR (0x03008500)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_MCAST_DESTS_REG_OFFSET (0x00000108)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_MCAST_DESTS_REG_ADDR (0x03008508)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESERVED_14_REG_OFFSET (0x00000110)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESERVED_14_REG_ADDR (0x03008510)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESERVED_15_REG_OFFSET (0x00000118)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESERVED_15_REG_ADDR (0x03008518)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESERVED_16_REG_OFFSET (0x00000120)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESERVED_16_REG_ADDR (0x03008520)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESERVED_17_REG_OFFSET (0x00000128)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_RESERVED_17_REG_ADDR (0x03008528)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_PACKET_TAGS_REG_OFFSET (0x00000130)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_PACKET_TAGS_REG_ADDR (0x03008530)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_DEBUG_REG_OFFSET (0x00000138)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_DEBUG_REG_ADDR (0x03008538)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_MISC_REG_OFFSET (0x00000140)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_MISC_REG_ADDR (0x03008540)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_PER_TR_ID_IE_0_REG_OFFSET (0x00000148)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_PER_TR_ID_IE_0_REG_ADDR (0x03008548)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_PER_TR_ID_IE_1_REG_OFFSET (0x00000150)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_PER_TR_ID_IE_1_REG_ADDR (0x03008550)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_PER_TR_ID_IE_2_REG_OFFSET (0x00000158)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_PER_TR_ID_IE_2_REG_ADDR (0x03008558)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_PER_TR_ID_IP_0_REG_OFFSET (0x00000160)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_PER_TR_ID_IP_0_REG_ADDR (0x03008560)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_PER_TR_ID_IP_1_REG_OFFSET (0x00000168)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_PER_TR_ID_IP_1_REG_ADDR (0x03008568)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_PER_TR_ID_IP_2_REG_OFFSET (0x00000170)
#define TT_ROCC_ACCEL_TT_ROCC_CPU5_SIMPLE_CMD_BUF_PER_TR_ID_IP_2_REG_ADDR (0x03008570)

//==============================================================================
// Register File: tt_rocc_cpu6_cmd_buf_r
//==============================================================================

#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_REG_FILE_BASE_ADDR (0x03008800)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_REG_FILE_SIZE (0x00000178)

#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_IE_REG_OFFSET (0x00000000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_IE_REG_ADDR (0x03008800)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_IP_REG_OFFSET (0x00000008)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_IP_REG_ADDR (0x03008808)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_WR_SENT_TR_ID_REG_OFFSET (0x00000010)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_WR_SENT_TR_ID_REG_ADDR (0x03008810)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_TR_ACK_TR_ID_REG_OFFSET (0x00000018)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_TR_ACK_TR_ID_REG_ADDR (0x03008818)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_SRC_ADDR_REG_OFFSET (0x00000020)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_SRC_ADDR_REG_ADDR (0x03008820)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_SRC_BASE_REG_OFFSET (0x00000028)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_SRC_BASE_REG_ADDR (0x03008828)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_SRC_SIZE_REG_OFFSET (0x00000030)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_SRC_SIZE_REG_ADDR (0x03008830)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_SRC_COORD_REG_OFFSET (0x00000038)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_SRC_COORD_REG_ADDR (0x03008838)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_DEST_ADDR_REG_OFFSET (0x00000040)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_DEST_ADDR_REG_ADDR (0x03008840)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_DEST_BASE_REG_OFFSET (0x00000048)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_DEST_BASE_REG_ADDR (0x03008848)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_DEST_SIZE_REG_OFFSET (0x00000050)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_DEST_SIZE_REG_ADDR (0x03008850)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_DEST_COORD_REG_OFFSET (0x00000058)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_DEST_COORD_REG_ADDR (0x03008858)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_LEN_BYTES_REG_OFFSET (0x00000060)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_LEN_BYTES_REG_ADDR (0x03008860)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_REQ_VC_REG_OFFSET (0x00000068)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_REQ_VC_REG_ADDR (0x03008868)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_REQ_VC_BASE_REG_OFFSET (0x00000070)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_REQ_VC_BASE_REG_ADDR (0x03008870)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_REQ_VC_SIZE_REG_OFFSET (0x00000078)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_REQ_VC_SIZE_REG_ADDR (0x03008878)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_RESP_VC_REG_OFFSET (0x00000080)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_RESP_VC_REG_ADDR (0x03008880)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_RESP_VC_BASE_REG_OFFSET (0x00000088)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_RESP_VC_BASE_REG_ADDR (0x03008888)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_RESP_VC_SIZE_REG_OFFSET (0x00000090)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_RESP_VC_SIZE_REG_ADDR (0x03008890)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_TR_ID_REG_OFFSET (0x00000098)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_TR_ID_REG_ADDR (0x03008898)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_TR_ID_BASE_REG_OFFSET (0x000000A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_TR_ID_BASE_REG_ADDR (0x030088A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_TR_ID_SIZE_REG_OFFSET (0x000000A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_TR_ID_SIZE_REG_ADDR (0x030088A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_MCAST_EXCLUDE_REG_OFFSET (0x000000B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_MCAST_EXCLUDE_REG_ADDR (0x030088B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_SCATTER_LIST_ADDR_REG_OFFSET (0x000000B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_SCATTER_LIST_ADDR_REG_ADDR (0x030088B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_SCATTER_BASE_ADDR_REG_OFFSET (0x000000C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_SCATTER_BASE_ADDR_REG_ADDR (0x030088C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_SCATTER_INDEX_REG_OFFSET (0x000000C8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_SCATTER_INDEX_REG_ADDR (0x030088C8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_SCATTER_TIMES_REG_OFFSET (0x000000D0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_SCATTER_TIMES_REG_ADDR (0x030088D0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_SCATTER_ADDR_0__REG_OFFSET (0x000000D8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_SCATTER_ADDR_0__REG_ADDR (0x030088D8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_SCATTER_ADDR_1__REG_OFFSET (0x000000E0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_SCATTER_ADDR_1__REG_ADDR (0x030088E0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_SCATTER_ADDR_2__REG_OFFSET (0x000000E8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_SCATTER_ADDR_2__REG_ADDR (0x030088E8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_SCATTER_ADDR_3__REG_OFFSET (0x000000F0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_SCATTER_ADDR_3__REG_ADDR (0x030088F0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_INLINE_DATA_REG_OFFSET (0x000000F8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_INLINE_DATA_REG_ADDR (0x030088F8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_MAX_BYTES_IN_PACKET_REG_OFFSET (0x00000100)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_MAX_BYTES_IN_PACKET_REG_ADDR (0x03008900)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_MCAST_DESTS_REG_OFFSET (0x00000108)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_MCAST_DESTS_REG_ADDR (0x03008908)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_L1_ACCUM_CFG_REG_OFFSET (0x00000110)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_L1_ACCUM_CFG_REG_ADDR (0x03008910)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_AXI_OPT_1_REG_OFFSET (0x00000118)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_AXI_OPT_1_REG_ADDR (0x03008918)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_AXI_OPT_2_REG_OFFSET (0x00000120)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_AXI_OPT_2_REG_ADDR (0x03008920)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_AUTOINC_REG_OFFSET (0x00000128)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_AUTOINC_REG_ADDR (0x03008928)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_PACKET_TAGS_REG_OFFSET (0x00000130)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_PACKET_TAGS_REG_ADDR (0x03008930)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_DEBUG_REG_OFFSET (0x00000138)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_DEBUG_REG_ADDR (0x03008938)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_MISC_REG_OFFSET (0x00000140)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_MISC_REG_ADDR (0x03008940)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_PER_TR_ID_IE_0_REG_OFFSET (0x00000148)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_PER_TR_ID_IE_0_REG_ADDR (0x03008948)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_PER_TR_ID_IE_1_REG_OFFSET (0x00000150)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_PER_TR_ID_IE_1_REG_ADDR (0x03008950)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_PER_TR_ID_IE_2_REG_OFFSET (0x00000158)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_PER_TR_ID_IE_2_REG_ADDR (0x03008958)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_PER_TR_ID_IP_0_REG_OFFSET (0x00000160)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_PER_TR_ID_IP_0_REG_ADDR (0x03008960)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_PER_TR_ID_IP_1_REG_OFFSET (0x00000168)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_PER_TR_ID_IP_1_REG_ADDR (0x03008968)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_PER_TR_ID_IP_2_REG_OFFSET (0x00000170)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_R_PER_TR_ID_IP_2_REG_ADDR (0x03008970)

//==============================================================================
// Register File: tt_rocc_cpu6_cmd_buf_w
//==============================================================================

#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_REG_FILE_BASE_ADDR (0x03008A00)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_REG_FILE_SIZE (0x00000178)

#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_IE_REG_OFFSET (0x00000000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_IE_REG_ADDR (0x03008A00)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_IP_REG_OFFSET (0x00000008)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_IP_REG_ADDR (0x03008A08)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_WR_SENT_TR_ID_REG_OFFSET (0x00000010)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_WR_SENT_TR_ID_REG_ADDR (0x03008A10)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_TR_ACK_TR_ID_REG_OFFSET (0x00000018)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_TR_ACK_TR_ID_REG_ADDR (0x03008A18)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_SRC_ADDR_REG_OFFSET (0x00000020)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_SRC_ADDR_REG_ADDR (0x03008A20)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_SRC_BASE_REG_OFFSET (0x00000028)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_SRC_BASE_REG_ADDR (0x03008A28)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_SRC_SIZE_REG_OFFSET (0x00000030)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_SRC_SIZE_REG_ADDR (0x03008A30)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_SRC_COORD_REG_OFFSET (0x00000038)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_SRC_COORD_REG_ADDR (0x03008A38)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_DEST_ADDR_REG_OFFSET (0x00000040)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_DEST_ADDR_REG_ADDR (0x03008A40)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_DEST_BASE_REG_OFFSET (0x00000048)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_DEST_BASE_REG_ADDR (0x03008A48)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_DEST_SIZE_REG_OFFSET (0x00000050)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_DEST_SIZE_REG_ADDR (0x03008A50)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_DEST_COORD_REG_OFFSET (0x00000058)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_DEST_COORD_REG_ADDR (0x03008A58)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_LEN_BYTES_REG_OFFSET (0x00000060)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_LEN_BYTES_REG_ADDR (0x03008A60)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_REQ_VC_REG_OFFSET (0x00000068)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_REQ_VC_REG_ADDR (0x03008A68)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_REQ_VC_BASE_REG_OFFSET (0x00000070)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_REQ_VC_BASE_REG_ADDR (0x03008A70)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_REQ_VC_SIZE_REG_OFFSET (0x00000078)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_REQ_VC_SIZE_REG_ADDR (0x03008A78)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_RESP_VC_REG_OFFSET (0x00000080)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_RESP_VC_REG_ADDR (0x03008A80)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_RESP_VC_BASE_REG_OFFSET (0x00000088)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_RESP_VC_BASE_REG_ADDR (0x03008A88)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_RESP_VC_SIZE_REG_OFFSET (0x00000090)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_RESP_VC_SIZE_REG_ADDR (0x03008A90)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_TR_ID_REG_OFFSET (0x00000098)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_TR_ID_REG_ADDR (0x03008A98)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_TR_ID_BASE_REG_OFFSET (0x000000A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_TR_ID_BASE_REG_ADDR (0x03008AA0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_TR_ID_SIZE_REG_OFFSET (0x000000A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_TR_ID_SIZE_REG_ADDR (0x03008AA8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_MCAST_EXCLUDE_REG_OFFSET (0x000000B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_MCAST_EXCLUDE_REG_ADDR (0x03008AB0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_SCATTER_LIST_ADDR_REG_OFFSET (0x000000B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_SCATTER_LIST_ADDR_REG_ADDR (0x03008AB8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_SCATTER_BASE_ADDR_REG_OFFSET (0x000000C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_SCATTER_BASE_ADDR_REG_ADDR (0x03008AC0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_SCATTER_INDEX_REG_OFFSET (0x000000C8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_SCATTER_INDEX_REG_ADDR (0x03008AC8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_SCATTER_TIMES_REG_OFFSET (0x000000D0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_SCATTER_TIMES_REG_ADDR (0x03008AD0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_SCATTER_ADDR_0__REG_OFFSET (0x000000D8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_SCATTER_ADDR_0__REG_ADDR (0x03008AD8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_SCATTER_ADDR_1__REG_OFFSET (0x000000E0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_SCATTER_ADDR_1__REG_ADDR (0x03008AE0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_SCATTER_ADDR_2__REG_OFFSET (0x000000E8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_SCATTER_ADDR_2__REG_ADDR (0x03008AE8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_SCATTER_ADDR_3__REG_OFFSET (0x000000F0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_SCATTER_ADDR_3__REG_ADDR (0x03008AF0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_INLINE_DATA_REG_OFFSET (0x000000F8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_INLINE_DATA_REG_ADDR (0x03008AF8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_MAX_BYTES_IN_PACKET_REG_OFFSET (0x00000100)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_MAX_BYTES_IN_PACKET_REG_ADDR (0x03008B00)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_MCAST_DESTS_REG_OFFSET (0x00000108)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_MCAST_DESTS_REG_ADDR (0x03008B08)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_L1_ACCUM_CFG_REG_OFFSET (0x00000110)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_L1_ACCUM_CFG_REG_ADDR (0x03008B10)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_AXI_OPT_1_REG_OFFSET (0x00000118)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_AXI_OPT_1_REG_ADDR (0x03008B18)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_AXI_OPT_2_REG_OFFSET (0x00000120)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_AXI_OPT_2_REG_ADDR (0x03008B20)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_AUTOINC_REG_OFFSET (0x00000128)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_AUTOINC_REG_ADDR (0x03008B28)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_PACKET_TAGS_REG_OFFSET (0x00000130)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_PACKET_TAGS_REG_ADDR (0x03008B30)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_DEBUG_REG_OFFSET (0x00000138)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_DEBUG_REG_ADDR (0x03008B38)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_MISC_REG_OFFSET (0x00000140)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_MISC_REG_ADDR (0x03008B40)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_PER_TR_ID_IE_0_REG_OFFSET (0x00000148)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_PER_TR_ID_IE_0_REG_ADDR (0x03008B48)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_PER_TR_ID_IE_1_REG_OFFSET (0x00000150)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_PER_TR_ID_IE_1_REG_ADDR (0x03008B50)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_PER_TR_ID_IE_2_REG_OFFSET (0x00000158)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_PER_TR_ID_IE_2_REG_ADDR (0x03008B58)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_PER_TR_ID_IP_0_REG_OFFSET (0x00000160)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_PER_TR_ID_IP_0_REG_ADDR (0x03008B60)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_PER_TR_ID_IP_1_REG_OFFSET (0x00000168)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_PER_TR_ID_IP_1_REG_ADDR (0x03008B68)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_PER_TR_ID_IP_2_REG_OFFSET (0x00000170)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_CMD_BUF_W_PER_TR_ID_IP_2_REG_ADDR (0x03008B70)

//==============================================================================
// Register File: tt_rocc_cpu6_address_gen_r
//==============================================================================

#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_REG_FILE_BASE_ADDR (0x03008C00)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_REG_FILE_SIZE (0x000000C8)

#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_SRC_BANK_CURRENT_REG_OFFSET (0x00000000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_SRC_BANK_CURRENT_REG_ADDR (0x03008C00)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_SRC_BANK_BASE_REG_OFFSET (0x00000008)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_SRC_BANK_BASE_REG_ADDR (0x03008C08)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_SRC_BANK_SIZE_REG_OFFSET (0x00000010)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_SRC_BANK_SIZE_REG_ADDR (0x03008C10)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_SRC_BANK_SKIP_REG_OFFSET (0x00000018)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_SRC_BANK_SKIP_REG_ADDR (0x03008C18)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_SRC_INNER_STRIDE_REG_OFFSET (0x00000020)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_SRC_INNER_STRIDE_REG_ADDR (0x03008C20)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_SRC_INNER_END_REG_OFFSET (0x00000028)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_SRC_INNER_END_REG_ADDR (0x03008C28)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_SRC_INNER_ADDRESS_REG_OFFSET (0x00000030)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_SRC_INNER_ADDRESS_REG_ADDR (0x03008C30)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_SRC_OUTER_STRIDE_REG_OFFSET (0x00000038)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_SRC_OUTER_STRIDE_REG_ADDR (0x03008C38)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_SRC_OUTER_END_REG_OFFSET (0x00000040)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_SRC_OUTER_END_REG_ADDR (0x03008C40)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_SRC_OUTER_ADDRESS_REG_OFFSET (0x00000048)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_SRC_OUTER_ADDRESS_REG_ADDR (0x03008C48)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_SRC_FACE_SIZE_REG_OFFSET (0x00000050)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_SRC_FACE_SIZE_REG_ADDR (0x03008C50)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_DEST_BANK_CURRENT_REG_OFFSET (0x00000058)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_DEST_BANK_CURRENT_REG_ADDR (0x03008C58)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_DEST_BANK_BASE_REG_OFFSET (0x00000060)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_DEST_BANK_BASE_REG_ADDR (0x03008C60)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_DEST_BANK_SIZE_REG_OFFSET (0x00000068)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_DEST_BANK_SIZE_REG_ADDR (0x03008C68)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_DEST_BANK_SKIP_REG_OFFSET (0x00000070)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_DEST_BANK_SKIP_REG_ADDR (0x03008C70)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_DEST_INNER_STRIDE_REG_OFFSET (0x00000078)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_DEST_INNER_STRIDE_REG_ADDR (0x03008C78)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_DEST_INNER_END_REG_OFFSET (0x00000080)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_DEST_INNER_END_REG_ADDR (0x03008C80)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_DEST_INNER_ADDRESS_REG_OFFSET (0x00000088)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_DEST_INNER_ADDRESS_REG_ADDR (0x03008C88)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_DEST_OUTER_STRIDE_REG_OFFSET (0x00000090)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_DEST_OUTER_STRIDE_REG_ADDR (0x03008C90)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_DEST_OUTER_END_REG_OFFSET (0x00000098)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_DEST_OUTER_END_REG_ADDR (0x03008C98)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_DEST_OUTER_ADDRESS_REG_OFFSET (0x000000A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_DEST_OUTER_ADDRESS_REG_ADDR (0x03008CA0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_DEST_FACE_SIZE_REG_OFFSET (0x000000A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_DEST_FACE_SIZE_REG_ADDR (0x03008CA8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_SRC_GEN_ADDRESS_REG_OFFSET (0x000000B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_SRC_GEN_ADDRESS_REG_ADDR (0x03008CB0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_DEST_GEN_ADDRESS_REG_OFFSET (0x000000B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_DEST_GEN_ADDRESS_REG_ADDR (0x03008CB8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_MISC_REG_OFFSET (0x000000C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_R_MISC_REG_ADDR (0x03008CC0)

//==============================================================================
// Register File: tt_rocc_cpu6_address_gen_w
//==============================================================================

#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_REG_FILE_BASE_ADDR (0x03008E00)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_REG_FILE_SIZE (0x000000C8)

#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_SRC_BANK_CURRENT_REG_OFFSET (0x00000000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_SRC_BANK_CURRENT_REG_ADDR (0x03008E00)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_SRC_BANK_BASE_REG_OFFSET (0x00000008)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_SRC_BANK_BASE_REG_ADDR (0x03008E08)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_SRC_BANK_SIZE_REG_OFFSET (0x00000010)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_SRC_BANK_SIZE_REG_ADDR (0x03008E10)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_SRC_BANK_SKIP_REG_OFFSET (0x00000018)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_SRC_BANK_SKIP_REG_ADDR (0x03008E18)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_SRC_INNER_STRIDE_REG_OFFSET (0x00000020)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_SRC_INNER_STRIDE_REG_ADDR (0x03008E20)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_SRC_INNER_END_REG_OFFSET (0x00000028)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_SRC_INNER_END_REG_ADDR (0x03008E28)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_SRC_INNER_ADDRESS_REG_OFFSET (0x00000030)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_SRC_INNER_ADDRESS_REG_ADDR (0x03008E30)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_SRC_OUTER_STRIDE_REG_OFFSET (0x00000038)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_SRC_OUTER_STRIDE_REG_ADDR (0x03008E38)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_SRC_OUTER_END_REG_OFFSET (0x00000040)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_SRC_OUTER_END_REG_ADDR (0x03008E40)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_SRC_OUTER_ADDRESS_REG_OFFSET (0x00000048)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_SRC_OUTER_ADDRESS_REG_ADDR (0x03008E48)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_SRC_FACE_SIZE_REG_OFFSET (0x00000050)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_SRC_FACE_SIZE_REG_ADDR (0x03008E50)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_DEST_BANK_CURRENT_REG_OFFSET (0x00000058)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_DEST_BANK_CURRENT_REG_ADDR (0x03008E58)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_DEST_BANK_BASE_REG_OFFSET (0x00000060)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_DEST_BANK_BASE_REG_ADDR (0x03008E60)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_DEST_BANK_SIZE_REG_OFFSET (0x00000068)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_DEST_BANK_SIZE_REG_ADDR (0x03008E68)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_DEST_BANK_SKIP_REG_OFFSET (0x00000070)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_DEST_BANK_SKIP_REG_ADDR (0x03008E70)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_DEST_INNER_STRIDE_REG_OFFSET (0x00000078)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_DEST_INNER_STRIDE_REG_ADDR (0x03008E78)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_DEST_INNER_END_REG_OFFSET (0x00000080)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_DEST_INNER_END_REG_ADDR (0x03008E80)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_DEST_INNER_ADDRESS_REG_OFFSET (0x00000088)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_DEST_INNER_ADDRESS_REG_ADDR (0x03008E88)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_DEST_OUTER_STRIDE_REG_OFFSET (0x00000090)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_DEST_OUTER_STRIDE_REG_ADDR (0x03008E90)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_DEST_OUTER_END_REG_OFFSET (0x00000098)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_DEST_OUTER_END_REG_ADDR (0x03008E98)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_DEST_OUTER_ADDRESS_REG_OFFSET (0x000000A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_DEST_OUTER_ADDRESS_REG_ADDR (0x03008EA0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_DEST_FACE_SIZE_REG_OFFSET (0x000000A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_DEST_FACE_SIZE_REG_ADDR (0x03008EA8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_SRC_GEN_ADDRESS_REG_OFFSET (0x000000B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_SRC_GEN_ADDRESS_REG_ADDR (0x03008EB0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_DEST_GEN_ADDRESS_REG_OFFSET (0x000000B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_DEST_GEN_ADDRESS_REG_ADDR (0x03008EB8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_MISC_REG_OFFSET (0x000000C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_ADDRESS_GEN_W_MISC_REG_ADDR (0x03008EC0)

//==============================================================================
// Register File: tt_rocc_cpu6_simple_cmd_buf
//==============================================================================

#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_REG_FILE_BASE_ADDR (0x03009000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_REG_FILE_SIZE (0x00000178)

#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_IE_REG_OFFSET (0x00000000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_IE_REG_ADDR (0x03009000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_IP_REG_OFFSET (0x00000008)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_IP_REG_ADDR (0x03009008)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESERVED_0_REG_OFFSET (0x00000010)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESERVED_0_REG_ADDR (0x03009010)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESERVED_1_REG_OFFSET (0x00000018)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESERVED_1_REG_ADDR (0x03009018)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_SRC_ADDR_REG_OFFSET (0x00000020)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_SRC_ADDR_REG_ADDR (0x03009020)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESERVED_2_REG_OFFSET (0x00000028)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESERVED_2_REG_ADDR (0x03009028)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESERVED_3_REG_OFFSET (0x00000030)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESERVED_3_REG_ADDR (0x03009030)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_SRC_COORD_REG_OFFSET (0x00000038)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_SRC_COORD_REG_ADDR (0x03009038)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_DEST_ADDR_REG_OFFSET (0x00000040)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_DEST_ADDR_REG_ADDR (0x03009040)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESERVED_4_REG_OFFSET (0x00000048)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESERVED_4_REG_ADDR (0x03009048)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESERVED_5_REG_OFFSET (0x00000050)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESERVED_5_REG_ADDR (0x03009050)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_DEST_COORD_REG_OFFSET (0x00000058)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_DEST_COORD_REG_ADDR (0x03009058)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_LEN_BYTES_REG_OFFSET (0x00000060)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_LEN_BYTES_REG_ADDR (0x03009060)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_REQ_VC_REG_OFFSET (0x00000068)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_REQ_VC_REG_ADDR (0x03009068)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESERVED_6_REG_OFFSET (0x00000070)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESERVED_6_REG_ADDR (0x03009070)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESERVED_7_REG_OFFSET (0x00000078)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESERVED_7_REG_ADDR (0x03009078)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESP_VC_REG_OFFSET (0x00000080)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESP_VC_REG_ADDR (0x03009080)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESERVED_8_REG_OFFSET (0x00000088)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESERVED_8_REG_ADDR (0x03009088)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESERVED_9_REG_OFFSET (0x00000090)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESERVED_9_REG_ADDR (0x03009090)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_TR_ID_REG_OFFSET (0x00000098)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_TR_ID_REG_ADDR (0x03009098)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESERVED_10_REG_OFFSET (0x000000A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESERVED_10_REG_ADDR (0x030090A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESERVED_11_REG_OFFSET (0x000000A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESERVED_11_REG_ADDR (0x030090A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_MCAST_EXCLUDE_REG_OFFSET (0x000000B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_MCAST_EXCLUDE_REG_ADDR (0x030090B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESERVED_12_0__REG_OFFSET (0x000000B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESERVED_12_0__REG_ADDR (0x030090B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESERVED_12_1__REG_OFFSET (0x000000C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESERVED_12_1__REG_ADDR (0x030090C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESERVED_12_2__REG_OFFSET (0x000000C8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESERVED_12_2__REG_ADDR (0x030090C8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESERVED_12_3__REG_OFFSET (0x000000D0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESERVED_12_3__REG_ADDR (0x030090D0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESERVED_12_4__REG_OFFSET (0x000000D8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESERVED_12_4__REG_ADDR (0x030090D8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESERVED_12_5__REG_OFFSET (0x000000E0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESERVED_12_5__REG_ADDR (0x030090E0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESERVED_12_6__REG_OFFSET (0x000000E8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESERVED_12_6__REG_ADDR (0x030090E8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESERVED_12_7__REG_OFFSET (0x000000F0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESERVED_12_7__REG_ADDR (0x030090F0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_INLINE_DATA_REG_OFFSET (0x000000F8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_INLINE_DATA_REG_ADDR (0x030090F8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESERVED_13_REG_OFFSET (0x00000100)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESERVED_13_REG_ADDR (0x03009100)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_MCAST_DESTS_REG_OFFSET (0x00000108)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_MCAST_DESTS_REG_ADDR (0x03009108)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESERVED_14_REG_OFFSET (0x00000110)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESERVED_14_REG_ADDR (0x03009110)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESERVED_15_REG_OFFSET (0x00000118)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESERVED_15_REG_ADDR (0x03009118)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESERVED_16_REG_OFFSET (0x00000120)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESERVED_16_REG_ADDR (0x03009120)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESERVED_17_REG_OFFSET (0x00000128)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_RESERVED_17_REG_ADDR (0x03009128)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_PACKET_TAGS_REG_OFFSET (0x00000130)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_PACKET_TAGS_REG_ADDR (0x03009130)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_DEBUG_REG_OFFSET (0x00000138)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_DEBUG_REG_ADDR (0x03009138)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_MISC_REG_OFFSET (0x00000140)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_MISC_REG_ADDR (0x03009140)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_PER_TR_ID_IE_0_REG_OFFSET (0x00000148)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_PER_TR_ID_IE_0_REG_ADDR (0x03009148)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_PER_TR_ID_IE_1_REG_OFFSET (0x00000150)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_PER_TR_ID_IE_1_REG_ADDR (0x03009150)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_PER_TR_ID_IE_2_REG_OFFSET (0x00000158)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_PER_TR_ID_IE_2_REG_ADDR (0x03009158)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_PER_TR_ID_IP_0_REG_OFFSET (0x00000160)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_PER_TR_ID_IP_0_REG_ADDR (0x03009160)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_PER_TR_ID_IP_1_REG_OFFSET (0x00000168)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_PER_TR_ID_IP_1_REG_ADDR (0x03009168)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_PER_TR_ID_IP_2_REG_OFFSET (0x00000170)
#define TT_ROCC_ACCEL_TT_ROCC_CPU6_SIMPLE_CMD_BUF_PER_TR_ID_IP_2_REG_ADDR (0x03009170)

//==============================================================================
// Register File: tt_rocc_cpu7_cmd_buf_r
//==============================================================================

#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_REG_FILE_BASE_ADDR (0x03009400)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_REG_FILE_SIZE (0x00000178)

#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_IE_REG_OFFSET (0x00000000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_IE_REG_ADDR (0x03009400)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_IP_REG_OFFSET (0x00000008)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_IP_REG_ADDR (0x03009408)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_WR_SENT_TR_ID_REG_OFFSET (0x00000010)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_WR_SENT_TR_ID_REG_ADDR (0x03009410)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_TR_ACK_TR_ID_REG_OFFSET (0x00000018)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_TR_ACK_TR_ID_REG_ADDR (0x03009418)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_SRC_ADDR_REG_OFFSET (0x00000020)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_SRC_ADDR_REG_ADDR (0x03009420)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_SRC_BASE_REG_OFFSET (0x00000028)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_SRC_BASE_REG_ADDR (0x03009428)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_SRC_SIZE_REG_OFFSET (0x00000030)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_SRC_SIZE_REG_ADDR (0x03009430)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_SRC_COORD_REG_OFFSET (0x00000038)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_SRC_COORD_REG_ADDR (0x03009438)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_DEST_ADDR_REG_OFFSET (0x00000040)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_DEST_ADDR_REG_ADDR (0x03009440)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_DEST_BASE_REG_OFFSET (0x00000048)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_DEST_BASE_REG_ADDR (0x03009448)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_DEST_SIZE_REG_OFFSET (0x00000050)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_DEST_SIZE_REG_ADDR (0x03009450)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_DEST_COORD_REG_OFFSET (0x00000058)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_DEST_COORD_REG_ADDR (0x03009458)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_LEN_BYTES_REG_OFFSET (0x00000060)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_LEN_BYTES_REG_ADDR (0x03009460)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_REQ_VC_REG_OFFSET (0x00000068)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_REQ_VC_REG_ADDR (0x03009468)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_REQ_VC_BASE_REG_OFFSET (0x00000070)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_REQ_VC_BASE_REG_ADDR (0x03009470)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_REQ_VC_SIZE_REG_OFFSET (0x00000078)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_REQ_VC_SIZE_REG_ADDR (0x03009478)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_RESP_VC_REG_OFFSET (0x00000080)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_RESP_VC_REG_ADDR (0x03009480)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_RESP_VC_BASE_REG_OFFSET (0x00000088)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_RESP_VC_BASE_REG_ADDR (0x03009488)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_RESP_VC_SIZE_REG_OFFSET (0x00000090)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_RESP_VC_SIZE_REG_ADDR (0x03009490)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_TR_ID_REG_OFFSET (0x00000098)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_TR_ID_REG_ADDR (0x03009498)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_TR_ID_BASE_REG_OFFSET (0x000000A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_TR_ID_BASE_REG_ADDR (0x030094A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_TR_ID_SIZE_REG_OFFSET (0x000000A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_TR_ID_SIZE_REG_ADDR (0x030094A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_MCAST_EXCLUDE_REG_OFFSET (0x000000B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_MCAST_EXCLUDE_REG_ADDR (0x030094B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_SCATTER_LIST_ADDR_REG_OFFSET (0x000000B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_SCATTER_LIST_ADDR_REG_ADDR (0x030094B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_SCATTER_BASE_ADDR_REG_OFFSET (0x000000C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_SCATTER_BASE_ADDR_REG_ADDR (0x030094C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_SCATTER_INDEX_REG_OFFSET (0x000000C8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_SCATTER_INDEX_REG_ADDR (0x030094C8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_SCATTER_TIMES_REG_OFFSET (0x000000D0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_SCATTER_TIMES_REG_ADDR (0x030094D0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_SCATTER_ADDR_0__REG_OFFSET (0x000000D8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_SCATTER_ADDR_0__REG_ADDR (0x030094D8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_SCATTER_ADDR_1__REG_OFFSET (0x000000E0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_SCATTER_ADDR_1__REG_ADDR (0x030094E0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_SCATTER_ADDR_2__REG_OFFSET (0x000000E8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_SCATTER_ADDR_2__REG_ADDR (0x030094E8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_SCATTER_ADDR_3__REG_OFFSET (0x000000F0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_SCATTER_ADDR_3__REG_ADDR (0x030094F0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_INLINE_DATA_REG_OFFSET (0x000000F8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_INLINE_DATA_REG_ADDR (0x030094F8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_MAX_BYTES_IN_PACKET_REG_OFFSET (0x00000100)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_MAX_BYTES_IN_PACKET_REG_ADDR (0x03009500)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_MCAST_DESTS_REG_OFFSET (0x00000108)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_MCAST_DESTS_REG_ADDR (0x03009508)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_L1_ACCUM_CFG_REG_OFFSET (0x00000110)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_L1_ACCUM_CFG_REG_ADDR (0x03009510)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_AXI_OPT_1_REG_OFFSET (0x00000118)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_AXI_OPT_1_REG_ADDR (0x03009518)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_AXI_OPT_2_REG_OFFSET (0x00000120)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_AXI_OPT_2_REG_ADDR (0x03009520)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_AUTOINC_REG_OFFSET (0x00000128)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_AUTOINC_REG_ADDR (0x03009528)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_PACKET_TAGS_REG_OFFSET (0x00000130)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_PACKET_TAGS_REG_ADDR (0x03009530)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_DEBUG_REG_OFFSET (0x00000138)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_DEBUG_REG_ADDR (0x03009538)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_MISC_REG_OFFSET (0x00000140)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_MISC_REG_ADDR (0x03009540)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_PER_TR_ID_IE_0_REG_OFFSET (0x00000148)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_PER_TR_ID_IE_0_REG_ADDR (0x03009548)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_PER_TR_ID_IE_1_REG_OFFSET (0x00000150)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_PER_TR_ID_IE_1_REG_ADDR (0x03009550)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_PER_TR_ID_IE_2_REG_OFFSET (0x00000158)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_PER_TR_ID_IE_2_REG_ADDR (0x03009558)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_PER_TR_ID_IP_0_REG_OFFSET (0x00000160)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_PER_TR_ID_IP_0_REG_ADDR (0x03009560)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_PER_TR_ID_IP_1_REG_OFFSET (0x00000168)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_PER_TR_ID_IP_1_REG_ADDR (0x03009568)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_PER_TR_ID_IP_2_REG_OFFSET (0x00000170)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_R_PER_TR_ID_IP_2_REG_ADDR (0x03009570)

//==============================================================================
// Register File: tt_rocc_cpu7_cmd_buf_w
//==============================================================================

#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_REG_FILE_BASE_ADDR (0x03009600)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_REG_FILE_SIZE (0x00000178)

#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_IE_REG_OFFSET (0x00000000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_IE_REG_ADDR (0x03009600)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_IP_REG_OFFSET (0x00000008)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_IP_REG_ADDR (0x03009608)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_WR_SENT_TR_ID_REG_OFFSET (0x00000010)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_WR_SENT_TR_ID_REG_ADDR (0x03009610)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_TR_ACK_TR_ID_REG_OFFSET (0x00000018)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_TR_ACK_TR_ID_REG_ADDR (0x03009618)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_SRC_ADDR_REG_OFFSET (0x00000020)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_SRC_ADDR_REG_ADDR (0x03009620)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_SRC_BASE_REG_OFFSET (0x00000028)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_SRC_BASE_REG_ADDR (0x03009628)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_SRC_SIZE_REG_OFFSET (0x00000030)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_SRC_SIZE_REG_ADDR (0x03009630)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_SRC_COORD_REG_OFFSET (0x00000038)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_SRC_COORD_REG_ADDR (0x03009638)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_DEST_ADDR_REG_OFFSET (0x00000040)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_DEST_ADDR_REG_ADDR (0x03009640)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_DEST_BASE_REG_OFFSET (0x00000048)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_DEST_BASE_REG_ADDR (0x03009648)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_DEST_SIZE_REG_OFFSET (0x00000050)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_DEST_SIZE_REG_ADDR (0x03009650)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_DEST_COORD_REG_OFFSET (0x00000058)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_DEST_COORD_REG_ADDR (0x03009658)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_LEN_BYTES_REG_OFFSET (0x00000060)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_LEN_BYTES_REG_ADDR (0x03009660)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_REQ_VC_REG_OFFSET (0x00000068)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_REQ_VC_REG_ADDR (0x03009668)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_REQ_VC_BASE_REG_OFFSET (0x00000070)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_REQ_VC_BASE_REG_ADDR (0x03009670)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_REQ_VC_SIZE_REG_OFFSET (0x00000078)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_REQ_VC_SIZE_REG_ADDR (0x03009678)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_RESP_VC_REG_OFFSET (0x00000080)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_RESP_VC_REG_ADDR (0x03009680)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_RESP_VC_BASE_REG_OFFSET (0x00000088)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_RESP_VC_BASE_REG_ADDR (0x03009688)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_RESP_VC_SIZE_REG_OFFSET (0x00000090)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_RESP_VC_SIZE_REG_ADDR (0x03009690)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_TR_ID_REG_OFFSET (0x00000098)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_TR_ID_REG_ADDR (0x03009698)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_TR_ID_BASE_REG_OFFSET (0x000000A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_TR_ID_BASE_REG_ADDR (0x030096A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_TR_ID_SIZE_REG_OFFSET (0x000000A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_TR_ID_SIZE_REG_ADDR (0x030096A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_MCAST_EXCLUDE_REG_OFFSET (0x000000B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_MCAST_EXCLUDE_REG_ADDR (0x030096B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_SCATTER_LIST_ADDR_REG_OFFSET (0x000000B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_SCATTER_LIST_ADDR_REG_ADDR (0x030096B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_SCATTER_BASE_ADDR_REG_OFFSET (0x000000C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_SCATTER_BASE_ADDR_REG_ADDR (0x030096C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_SCATTER_INDEX_REG_OFFSET (0x000000C8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_SCATTER_INDEX_REG_ADDR (0x030096C8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_SCATTER_TIMES_REG_OFFSET (0x000000D0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_SCATTER_TIMES_REG_ADDR (0x030096D0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_SCATTER_ADDR_0__REG_OFFSET (0x000000D8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_SCATTER_ADDR_0__REG_ADDR (0x030096D8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_SCATTER_ADDR_1__REG_OFFSET (0x000000E0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_SCATTER_ADDR_1__REG_ADDR (0x030096E0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_SCATTER_ADDR_2__REG_OFFSET (0x000000E8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_SCATTER_ADDR_2__REG_ADDR (0x030096E8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_SCATTER_ADDR_3__REG_OFFSET (0x000000F0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_SCATTER_ADDR_3__REG_ADDR (0x030096F0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_INLINE_DATA_REG_OFFSET (0x000000F8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_INLINE_DATA_REG_ADDR (0x030096F8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_MAX_BYTES_IN_PACKET_REG_OFFSET (0x00000100)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_MAX_BYTES_IN_PACKET_REG_ADDR (0x03009700)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_MCAST_DESTS_REG_OFFSET (0x00000108)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_MCAST_DESTS_REG_ADDR (0x03009708)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_L1_ACCUM_CFG_REG_OFFSET (0x00000110)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_L1_ACCUM_CFG_REG_ADDR (0x03009710)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_AXI_OPT_1_REG_OFFSET (0x00000118)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_AXI_OPT_1_REG_ADDR (0x03009718)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_AXI_OPT_2_REG_OFFSET (0x00000120)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_AXI_OPT_2_REG_ADDR (0x03009720)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_AUTOINC_REG_OFFSET (0x00000128)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_AUTOINC_REG_ADDR (0x03009728)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_PACKET_TAGS_REG_OFFSET (0x00000130)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_PACKET_TAGS_REG_ADDR (0x03009730)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_DEBUG_REG_OFFSET (0x00000138)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_DEBUG_REG_ADDR (0x03009738)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_MISC_REG_OFFSET (0x00000140)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_MISC_REG_ADDR (0x03009740)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_PER_TR_ID_IE_0_REG_OFFSET (0x00000148)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_PER_TR_ID_IE_0_REG_ADDR (0x03009748)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_PER_TR_ID_IE_1_REG_OFFSET (0x00000150)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_PER_TR_ID_IE_1_REG_ADDR (0x03009750)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_PER_TR_ID_IE_2_REG_OFFSET (0x00000158)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_PER_TR_ID_IE_2_REG_ADDR (0x03009758)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_PER_TR_ID_IP_0_REG_OFFSET (0x00000160)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_PER_TR_ID_IP_0_REG_ADDR (0x03009760)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_PER_TR_ID_IP_1_REG_OFFSET (0x00000168)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_PER_TR_ID_IP_1_REG_ADDR (0x03009768)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_PER_TR_ID_IP_2_REG_OFFSET (0x00000170)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_CMD_BUF_W_PER_TR_ID_IP_2_REG_ADDR (0x03009770)

//==============================================================================
// Register File: tt_rocc_cpu7_address_gen_r
//==============================================================================

#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_REG_FILE_BASE_ADDR (0x03009800)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_REG_FILE_SIZE (0x000000C8)

#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_SRC_BANK_CURRENT_REG_OFFSET (0x00000000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_SRC_BANK_CURRENT_REG_ADDR (0x03009800)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_SRC_BANK_BASE_REG_OFFSET (0x00000008)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_SRC_BANK_BASE_REG_ADDR (0x03009808)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_SRC_BANK_SIZE_REG_OFFSET (0x00000010)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_SRC_BANK_SIZE_REG_ADDR (0x03009810)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_SRC_BANK_SKIP_REG_OFFSET (0x00000018)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_SRC_BANK_SKIP_REG_ADDR (0x03009818)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_SRC_INNER_STRIDE_REG_OFFSET (0x00000020)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_SRC_INNER_STRIDE_REG_ADDR (0x03009820)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_SRC_INNER_END_REG_OFFSET (0x00000028)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_SRC_INNER_END_REG_ADDR (0x03009828)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_SRC_INNER_ADDRESS_REG_OFFSET (0x00000030)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_SRC_INNER_ADDRESS_REG_ADDR (0x03009830)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_SRC_OUTER_STRIDE_REG_OFFSET (0x00000038)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_SRC_OUTER_STRIDE_REG_ADDR (0x03009838)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_SRC_OUTER_END_REG_OFFSET (0x00000040)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_SRC_OUTER_END_REG_ADDR (0x03009840)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_SRC_OUTER_ADDRESS_REG_OFFSET (0x00000048)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_SRC_OUTER_ADDRESS_REG_ADDR (0x03009848)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_SRC_FACE_SIZE_REG_OFFSET (0x00000050)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_SRC_FACE_SIZE_REG_ADDR (0x03009850)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_DEST_BANK_CURRENT_REG_OFFSET (0x00000058)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_DEST_BANK_CURRENT_REG_ADDR (0x03009858)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_DEST_BANK_BASE_REG_OFFSET (0x00000060)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_DEST_BANK_BASE_REG_ADDR (0x03009860)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_DEST_BANK_SIZE_REG_OFFSET (0x00000068)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_DEST_BANK_SIZE_REG_ADDR (0x03009868)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_DEST_BANK_SKIP_REG_OFFSET (0x00000070)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_DEST_BANK_SKIP_REG_ADDR (0x03009870)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_DEST_INNER_STRIDE_REG_OFFSET (0x00000078)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_DEST_INNER_STRIDE_REG_ADDR (0x03009878)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_DEST_INNER_END_REG_OFFSET (0x00000080)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_DEST_INNER_END_REG_ADDR (0x03009880)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_DEST_INNER_ADDRESS_REG_OFFSET (0x00000088)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_DEST_INNER_ADDRESS_REG_ADDR (0x03009888)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_DEST_OUTER_STRIDE_REG_OFFSET (0x00000090)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_DEST_OUTER_STRIDE_REG_ADDR (0x03009890)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_DEST_OUTER_END_REG_OFFSET (0x00000098)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_DEST_OUTER_END_REG_ADDR (0x03009898)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_DEST_OUTER_ADDRESS_REG_OFFSET (0x000000A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_DEST_OUTER_ADDRESS_REG_ADDR (0x030098A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_DEST_FACE_SIZE_REG_OFFSET (0x000000A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_DEST_FACE_SIZE_REG_ADDR (0x030098A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_SRC_GEN_ADDRESS_REG_OFFSET (0x000000B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_SRC_GEN_ADDRESS_REG_ADDR (0x030098B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_DEST_GEN_ADDRESS_REG_OFFSET (0x000000B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_DEST_GEN_ADDRESS_REG_ADDR (0x030098B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_MISC_REG_OFFSET (0x000000C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_R_MISC_REG_ADDR (0x030098C0)

//==============================================================================
// Register File: tt_rocc_cpu7_address_gen_w
//==============================================================================

#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_REG_FILE_BASE_ADDR (0x03009A00)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_REG_FILE_SIZE (0x000000C8)

#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_SRC_BANK_CURRENT_REG_OFFSET (0x00000000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_SRC_BANK_CURRENT_REG_ADDR (0x03009A00)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_SRC_BANK_BASE_REG_OFFSET (0x00000008)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_SRC_BANK_BASE_REG_ADDR (0x03009A08)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_SRC_BANK_SIZE_REG_OFFSET (0x00000010)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_SRC_BANK_SIZE_REG_ADDR (0x03009A10)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_SRC_BANK_SKIP_REG_OFFSET (0x00000018)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_SRC_BANK_SKIP_REG_ADDR (0x03009A18)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_SRC_INNER_STRIDE_REG_OFFSET (0x00000020)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_SRC_INNER_STRIDE_REG_ADDR (0x03009A20)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_SRC_INNER_END_REG_OFFSET (0x00000028)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_SRC_INNER_END_REG_ADDR (0x03009A28)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_SRC_INNER_ADDRESS_REG_OFFSET (0x00000030)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_SRC_INNER_ADDRESS_REG_ADDR (0x03009A30)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_SRC_OUTER_STRIDE_REG_OFFSET (0x00000038)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_SRC_OUTER_STRIDE_REG_ADDR (0x03009A38)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_SRC_OUTER_END_REG_OFFSET (0x00000040)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_SRC_OUTER_END_REG_ADDR (0x03009A40)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_SRC_OUTER_ADDRESS_REG_OFFSET (0x00000048)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_SRC_OUTER_ADDRESS_REG_ADDR (0x03009A48)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_SRC_FACE_SIZE_REG_OFFSET (0x00000050)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_SRC_FACE_SIZE_REG_ADDR (0x03009A50)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_DEST_BANK_CURRENT_REG_OFFSET (0x00000058)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_DEST_BANK_CURRENT_REG_ADDR (0x03009A58)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_DEST_BANK_BASE_REG_OFFSET (0x00000060)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_DEST_BANK_BASE_REG_ADDR (0x03009A60)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_DEST_BANK_SIZE_REG_OFFSET (0x00000068)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_DEST_BANK_SIZE_REG_ADDR (0x03009A68)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_DEST_BANK_SKIP_REG_OFFSET (0x00000070)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_DEST_BANK_SKIP_REG_ADDR (0x03009A70)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_DEST_INNER_STRIDE_REG_OFFSET (0x00000078)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_DEST_INNER_STRIDE_REG_ADDR (0x03009A78)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_DEST_INNER_END_REG_OFFSET (0x00000080)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_DEST_INNER_END_REG_ADDR (0x03009A80)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_DEST_INNER_ADDRESS_REG_OFFSET (0x00000088)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_DEST_INNER_ADDRESS_REG_ADDR (0x03009A88)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_DEST_OUTER_STRIDE_REG_OFFSET (0x00000090)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_DEST_OUTER_STRIDE_REG_ADDR (0x03009A90)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_DEST_OUTER_END_REG_OFFSET (0x00000098)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_DEST_OUTER_END_REG_ADDR (0x03009A98)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_DEST_OUTER_ADDRESS_REG_OFFSET (0x000000A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_DEST_OUTER_ADDRESS_REG_ADDR (0x03009AA0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_DEST_FACE_SIZE_REG_OFFSET (0x000000A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_DEST_FACE_SIZE_REG_ADDR (0x03009AA8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_SRC_GEN_ADDRESS_REG_OFFSET (0x000000B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_SRC_GEN_ADDRESS_REG_ADDR (0x03009AB0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_DEST_GEN_ADDRESS_REG_OFFSET (0x000000B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_DEST_GEN_ADDRESS_REG_ADDR (0x03009AB8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_MISC_REG_OFFSET (0x000000C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_ADDRESS_GEN_W_MISC_REG_ADDR (0x03009AC0)

//==============================================================================
// Register File: tt_rocc_cpu7_simple_cmd_buf
//==============================================================================

#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_REG_FILE_BASE_ADDR (0x03009C00)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_REG_FILE_SIZE (0x00000178)

#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_IE_REG_OFFSET (0x00000000)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_IE_REG_ADDR (0x03009C00)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_IP_REG_OFFSET (0x00000008)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_IP_REG_ADDR (0x03009C08)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESERVED_0_REG_OFFSET (0x00000010)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESERVED_0_REG_ADDR (0x03009C10)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESERVED_1_REG_OFFSET (0x00000018)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESERVED_1_REG_ADDR (0x03009C18)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_SRC_ADDR_REG_OFFSET (0x00000020)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_SRC_ADDR_REG_ADDR (0x03009C20)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESERVED_2_REG_OFFSET (0x00000028)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESERVED_2_REG_ADDR (0x03009C28)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESERVED_3_REG_OFFSET (0x00000030)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESERVED_3_REG_ADDR (0x03009C30)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_SRC_COORD_REG_OFFSET (0x00000038)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_SRC_COORD_REG_ADDR (0x03009C38)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_DEST_ADDR_REG_OFFSET (0x00000040)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_DEST_ADDR_REG_ADDR (0x03009C40)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESERVED_4_REG_OFFSET (0x00000048)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESERVED_4_REG_ADDR (0x03009C48)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESERVED_5_REG_OFFSET (0x00000050)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESERVED_5_REG_ADDR (0x03009C50)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_DEST_COORD_REG_OFFSET (0x00000058)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_DEST_COORD_REG_ADDR (0x03009C58)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_LEN_BYTES_REG_OFFSET (0x00000060)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_LEN_BYTES_REG_ADDR (0x03009C60)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_REQ_VC_REG_OFFSET (0x00000068)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_REQ_VC_REG_ADDR (0x03009C68)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESERVED_6_REG_OFFSET (0x00000070)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESERVED_6_REG_ADDR (0x03009C70)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESERVED_7_REG_OFFSET (0x00000078)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESERVED_7_REG_ADDR (0x03009C78)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESP_VC_REG_OFFSET (0x00000080)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESP_VC_REG_ADDR (0x03009C80)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESERVED_8_REG_OFFSET (0x00000088)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESERVED_8_REG_ADDR (0x03009C88)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESERVED_9_REG_OFFSET (0x00000090)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESERVED_9_REG_ADDR (0x03009C90)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_TR_ID_REG_OFFSET (0x00000098)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_TR_ID_REG_ADDR (0x03009C98)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESERVED_10_REG_OFFSET (0x000000A0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESERVED_10_REG_ADDR (0x03009CA0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESERVED_11_REG_OFFSET (0x000000A8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESERVED_11_REG_ADDR (0x03009CA8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_MCAST_EXCLUDE_REG_OFFSET (0x000000B0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_MCAST_EXCLUDE_REG_ADDR (0x03009CB0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESERVED_12_0__REG_OFFSET (0x000000B8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESERVED_12_0__REG_ADDR (0x03009CB8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESERVED_12_1__REG_OFFSET (0x000000C0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESERVED_12_1__REG_ADDR (0x03009CC0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESERVED_12_2__REG_OFFSET (0x000000C8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESERVED_12_2__REG_ADDR (0x03009CC8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESERVED_12_3__REG_OFFSET (0x000000D0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESERVED_12_3__REG_ADDR (0x03009CD0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESERVED_12_4__REG_OFFSET (0x000000D8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESERVED_12_4__REG_ADDR (0x03009CD8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESERVED_12_5__REG_OFFSET (0x000000E0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESERVED_12_5__REG_ADDR (0x03009CE0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESERVED_12_6__REG_OFFSET (0x000000E8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESERVED_12_6__REG_ADDR (0x03009CE8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESERVED_12_7__REG_OFFSET (0x000000F0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESERVED_12_7__REG_ADDR (0x03009CF0)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_INLINE_DATA_REG_OFFSET (0x000000F8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_INLINE_DATA_REG_ADDR (0x03009CF8)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESERVED_13_REG_OFFSET (0x00000100)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESERVED_13_REG_ADDR (0x03009D00)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_MCAST_DESTS_REG_OFFSET (0x00000108)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_MCAST_DESTS_REG_ADDR (0x03009D08)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESERVED_14_REG_OFFSET (0x00000110)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESERVED_14_REG_ADDR (0x03009D10)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESERVED_15_REG_OFFSET (0x00000118)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESERVED_15_REG_ADDR (0x03009D18)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESERVED_16_REG_OFFSET (0x00000120)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESERVED_16_REG_ADDR (0x03009D20)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESERVED_17_REG_OFFSET (0x00000128)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_RESERVED_17_REG_ADDR (0x03009D28)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_PACKET_TAGS_REG_OFFSET (0x00000130)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_PACKET_TAGS_REG_ADDR (0x03009D30)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_DEBUG_REG_OFFSET (0x00000138)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_DEBUG_REG_ADDR (0x03009D38)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_MISC_REG_OFFSET (0x00000140)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_MISC_REG_ADDR (0x03009D40)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_PER_TR_ID_IE_0_REG_OFFSET (0x00000148)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_PER_TR_ID_IE_0_REG_ADDR (0x03009D48)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_PER_TR_ID_IE_1_REG_OFFSET (0x00000150)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_PER_TR_ID_IE_1_REG_ADDR (0x03009D50)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_PER_TR_ID_IE_2_REG_OFFSET (0x00000158)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_PER_TR_ID_IE_2_REG_ADDR (0x03009D58)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_PER_TR_ID_IP_0_REG_OFFSET (0x00000160)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_PER_TR_ID_IP_0_REG_ADDR (0x03009D60)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_PER_TR_ID_IP_1_REG_OFFSET (0x00000168)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_PER_TR_ID_IP_1_REG_ADDR (0x03009D68)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_PER_TR_ID_IP_2_REG_OFFSET (0x00000170)
#define TT_ROCC_ACCEL_TT_ROCC_CPU7_SIMPLE_CMD_BUF_PER_TR_ID_IP_2_REG_ADDR (0x03009D70)

//==============================================================================
// Addresses for Address Map: tt_debug_module_apb
//==============================================================================

#define TT_DEBUG_MODULE_APB_REG_MAP_BASE_ADDR (0x0300A000)
#define TT_DEBUG_MODULE_APB_REG_MAP_SIZE (0x00000104)

#define TT_DEBUG_MODULE_APB_DATA_REG_OFFSET (0x00000010)
#define TT_DEBUG_MODULE_APB_DATA_REG_ADDR (0x0300A010)
#define TT_DEBUG_MODULE_APB_DMCONTROL_REG_OFFSET (0x00000040)
#define TT_DEBUG_MODULE_APB_DMCONTROL_REG_ADDR (0x0300A040)
#define TT_DEBUG_MODULE_APB_STATUS_REG_OFFSET (0x00000044)
#define TT_DEBUG_MODULE_APB_STATUS_REG_ADDR (0x0300A044)
#define TT_DEBUG_MODULE_APB_DMI_HARTINFO_REG_OFFSET (0x00000048)
#define TT_DEBUG_MODULE_APB_DMI_HARTINFO_REG_ADDR (0x0300A048)
#define TT_DEBUG_MODULE_APB_HALTSUMMARY1_REG_OFFSET (0x0000004C)
#define TT_DEBUG_MODULE_APB_HALTSUMMARY1_REG_ADDR (0x0300A04C)
#define TT_DEBUG_MODULE_APB_HAWINDOW_REG_OFFSET (0x00000054)
#define TT_DEBUG_MODULE_APB_HAWINDOW_REG_ADDR (0x0300A054)
#define TT_DEBUG_MODULE_APB_ABSTRACTS_REG_OFFSET (0x00000058)
#define TT_DEBUG_MODULE_APB_ABSTRACTS_REG_ADDR (0x0300A058)
#define TT_DEBUG_MODULE_APB_COMMAND_REG_OFFSET (0x0000005C)
#define TT_DEBUG_MODULE_APB_COMMAND_REG_ADDR (0x0300A05C)
#define TT_DEBUG_MODULE_APB_ABSTRACTAUTO_REG_OFFSET (0x00000060)
#define TT_DEBUG_MODULE_APB_ABSTRACTAUTO_REG_ADDR (0x0300A060)
#define TT_DEBUG_MODULE_APB_PROGBUF_REG_OFFSET (0x00000080)
#define TT_DEBUG_MODULE_APB_PROGBUF_REG_ADDR (0x0300A080)
#define TT_DEBUG_MODULE_APB_STATUS2_REG_OFFSET (0x000000C8)
#define TT_DEBUG_MODULE_APB_STATUS2_REG_ADDR (0x0300A0C8)
#define TT_DEBUG_MODULE_APB_SBCS_REG_OFFSET (0x000000E0)
#define TT_DEBUG_MODULE_APB_SBCS_REG_ADDR (0x0300A0E0)
#define TT_DEBUG_MODULE_APB_SBADDR0_REG_OFFSET (0x000000E4)
#define TT_DEBUG_MODULE_APB_SBADDR0_REG_ADDR (0x0300A0E4)
#define TT_DEBUG_MODULE_APB_SBADDR1_REG_OFFSET (0x000000E8)
#define TT_DEBUG_MODULE_APB_SBADDR1_REG_ADDR (0x0300A0E8)
#define TT_DEBUG_MODULE_APB_SBDATA0_REG_OFFSET (0x000000F0)
#define TT_DEBUG_MODULE_APB_SBDATA0_REG_ADDR (0x0300A0F0)
#define TT_DEBUG_MODULE_APB_SBDATA1_REG_OFFSET (0x000000F4)
#define TT_DEBUG_MODULE_APB_SBDATA1_REG_ADDR (0x0300A0F4)
#define TT_DEBUG_MODULE_APB_HALTSUMMARY0_REG_OFFSET (0x00000100)
#define TT_DEBUG_MODULE_APB_HALTSUMMARY0_REG_ADDR (0x0300A100)

//==============================================================================
// Addresses for Address Map: smn
//==============================================================================

#define SMN_REG_MAP_BASE_ADDR (0x03010000)
#define SMN_REG_MAP_SIZE (0x00009050)

//==============================================================================
// Addresses for Address Map: smn_mst_common_block
//==============================================================================

#define SMN_SMN_MST_COMMON_BLOCK_REG_MAP_BASE_ADDR (0x03010000)
#define SMN_SMN_MST_COMMON_BLOCK_REG_MAP_SIZE (0x000000C8)

#define SMN_SMN_MST_COMMON_BLOCK_SMN_MST_CTRL_REG_OFFSET (0x00000000)
#define SMN_SMN_MST_COMMON_BLOCK_SMN_MST_CTRL_REG_ADDR (0x03010000)
#define SMN_SMN_MST_COMMON_BLOCK_SMN_MST_CMD_TIMEOUT_REG_OFFSET (0x00000008)
#define SMN_SMN_MST_COMMON_BLOCK_SMN_MST_CMD_TIMEOUT_REG_ADDR (0x03010008)
#define SMN_SMN_MST_COMMON_BLOCK_SMN_MST_RESP_TIMEOUT_REG_OFFSET (0x00000010)
#define SMN_SMN_MST_COMMON_BLOCK_SMN_MST_RESP_TIMEOUT_REG_ADDR (0x03010010)
#define SMN_SMN_MST_COMMON_BLOCK_SMN_MST_RESP_INT_THD_REG_OFFSET (0x00000018)
#define SMN_SMN_MST_COMMON_BLOCK_SMN_MST_RESP_INT_THD_REG_ADDR (0x03010018)
#define SMN_SMN_MST_COMMON_BLOCK_SMN_MST_STATUS_REG_OFFSET (0x00000020)
#define SMN_SMN_MST_COMMON_BLOCK_SMN_MST_STATUS_REG_ADDR (0x03010020)
#define SMN_SMN_MST_COMMON_BLOCK_SMN_MST_CMD_DESC_QUEUE_STATUS_REG_OFFSET (0x00000028)
#define SMN_SMN_MST_COMMON_BLOCK_SMN_MST_CMD_DESC_QUEUE_STATUS_REG_ADDR (0x03010028)
#define SMN_SMN_MST_COMMON_BLOCK_SMN_MST_CMD_DATA_QUEUE_STATUS_REG_OFFSET (0x00000030)
#define SMN_SMN_MST_COMMON_BLOCK_SMN_MST_CMD_DATA_QUEUE_STATUS_REG_ADDR (0x03010030)
#define SMN_SMN_MST_COMMON_BLOCK_SMN_MST_RESP_DESC_QUEUE_STATUS_REG_OFFSET (0x00000038)
#define SMN_SMN_MST_COMMON_BLOCK_SMN_MST_RESP_DESC_QUEUE_STATUS_REG_ADDR (0x03010038)
#define SMN_SMN_MST_COMMON_BLOCK_SMN_MST_RESP_DATA_QUEUE_STATUS_REG_OFFSET (0x00000040)
#define SMN_SMN_MST_COMMON_BLOCK_SMN_MST_RESP_DATA_QUEUE_STATUS_REG_ADDR (0x03010040)
#define SMN_SMN_MST_COMMON_BLOCK_SMN_MST_OUTST_DESC_QUEUE_STATUS_REG_OFFSET (0x00000048)
#define SMN_SMN_MST_COMMON_BLOCK_SMN_MST_OUTST_DESC_QUEUE_STATUS_REG_ADDR (0x03010048)
#define SMN_SMN_MST_COMMON_BLOCK_SMN_MST_ERROR_STATUS_REG_OFFSET (0x00000050)
#define SMN_SMN_MST_COMMON_BLOCK_SMN_MST_ERROR_STATUS_REG_ADDR (0x03010050)
#define SMN_SMN_MST_COMMON_BLOCK_SMN_MST_EXP_DESC_HDR_REG_OFFSET (0x00000058)
#define SMN_SMN_MST_COMMON_BLOCK_SMN_MST_EXP_DESC_HDR_REG_ADDR (0x03010058)
#define SMN_SMN_MST_COMMON_BLOCK_SMN_MST_EXP_DESC_CMD_REG_OFFSET (0x00000060)
#define SMN_SMN_MST_COMMON_BLOCK_SMN_MST_EXP_DESC_CMD_REG_ADDR (0x03010060)
#define SMN_SMN_MST_COMMON_BLOCK_SMN_MST_EXP_DESC_ADDR_REG_OFFSET (0x00000068)
#define SMN_SMN_MST_COMMON_BLOCK_SMN_MST_EXP_DESC_ADDR_REG_ADDR (0x03010068)
#define SMN_SMN_MST_COMMON_BLOCK_SMN_MST_EXP_DESC_EOF_REG_OFFSET (0x00000070)
#define SMN_SMN_MST_COMMON_BLOCK_SMN_MST_EXP_DESC_EOF_REG_ADDR (0x03010070)
#define SMN_SMN_MST_COMMON_BLOCK_SMN_MST_RECVD_DESC_HDR_REG_OFFSET (0x00000078)
#define SMN_SMN_MST_COMMON_BLOCK_SMN_MST_RECVD_DESC_HDR_REG_ADDR (0x03010078)
#define SMN_SMN_MST_COMMON_BLOCK_SMN_MST_RECVD_DESC_CMD_REG_OFFSET (0x00000080)
#define SMN_SMN_MST_COMMON_BLOCK_SMN_MST_RECVD_DESC_CMD_REG_ADDR (0x03010080)
#define SMN_SMN_MST_COMMON_BLOCK_SMN_MST_RECVD_DESC_ADDR_REG_OFFSET (0x00000088)
#define SMN_SMN_MST_COMMON_BLOCK_SMN_MST_RECVD_DESC_ADDR_REG_ADDR (0x03010088)
#define SMN_SMN_MST_COMMON_BLOCK_SMN_MST_RECVD_DESC_EOF_REG_OFFSET (0x00000090)
#define SMN_SMN_MST_COMMON_BLOCK_SMN_MST_RECVD_DESC_EOF_REG_ADDR (0x03010090)
#define SMN_SMN_MST_COMMON_BLOCK_SMN_MST_INT_ENABLE_REG_OFFSET (0x00000098)
#define SMN_SMN_MST_COMMON_BLOCK_SMN_MST_INT_ENABLE_REG_ADDR (0x03010098)
#define SMN_SMN_MST_COMMON_BLOCK_SMN_MST_INT_STATUS_REG_OFFSET (0x000000A0)
#define SMN_SMN_MST_COMMON_BLOCK_SMN_MST_INT_STATUS_REG_ADDR (0x030100A0)
#define SMN_SMN_MST_COMMON_BLOCK_SMN_MST_INT_STATUS_RAW_REG_OFFSET (0x000000A8)
#define SMN_SMN_MST_COMMON_BLOCK_SMN_MST_INT_STATUS_RAW_REG_ADDR (0x030100A8)
#define SMN_SMN_MST_COMMON_BLOCK_SMN_MST_INT_CLEAR_REG_OFFSET (0x000000B0)
#define SMN_SMN_MST_COMMON_BLOCK_SMN_MST_INT_CLEAR_REG_ADDR (0x030100B0)
#define SMN_SMN_MST_COMMON_BLOCK_SMN_FRAME_CNT_REG_OFFSET (0x000000B8)
#define SMN_SMN_MST_COMMON_BLOCK_SMN_FRAME_CNT_REG_ADDR (0x030100B8)
#define SMN_SMN_MST_COMMON_BLOCK_SMN_FRAME_ERR_CNT_REG_OFFSET (0x000000C0)
#define SMN_SMN_MST_COMMON_BLOCK_SMN_FRAME_ERR_CNT_REG_ADDR (0x030100C0)

//==============================================================================
// Addresses for Address Map: smn_mst_main_block
//==============================================================================

#define SMN_SMN_MST_MAIN_BLOCK_REG_MAP_BASE_ADDR (0x03011000)
#define SMN_SMN_MST_MAIN_BLOCK_REG_MAP_SIZE (0x00000058)

#define SMN_SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_CONFIG_REG_OFFSET (0x00000000)
#define SMN_SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_CONFIG_REG_ADDR (0x03011000)
#define SMN_SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_TIMER_REG_OFFSET (0x00000008)
#define SMN_SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_TIMER_REG_ADDR (0x03011008)
#define SMN_SMN_MST_MAIN_BLOCK_SMN_MST_IDLE_TOKEN_TIMER_REG_OFFSET (0x00000010)
#define SMN_SMN_MST_MAIN_BLOCK_SMN_MST_IDLE_TOKEN_TIMER_REG_ADDR (0x03011010)
#define SMN_SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_COUNTER_REG_OFFSET (0x00000018)
#define SMN_SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_COUNTER_REG_ADDR (0x03011018)
#define SMN_SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_RETURN_TIMEOUT_REG_OFFSET (0x00000020)
#define SMN_SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_RETURN_TIMEOUT_REG_ADDR (0x03011020)
#define SMN_SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_SENT_CNT_REG_OFFSET (0x00000028)
#define SMN_SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_SENT_CNT_REG_ADDR (0x03011028)
#define SMN_SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_USED_CNT_REG_OFFSET (0x00000030)
#define SMN_SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_USED_CNT_REG_ADDR (0x03011030)
#define SMN_SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_REQ_CNT_REG_OFFSET (0x00000038)
#define SMN_SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_REQ_CNT_REG_ADDR (0x03011038)
#define SMN_SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_STATUS_REG_OFFSET (0x00000040)
#define SMN_SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_STATUS_REG_ADDR (0x03011040)
#define SMN_SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_FRAME_CNT_REG_OFFSET (0x00000048)
#define SMN_SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_FRAME_CNT_REG_ADDR (0x03011048)
#define SMN_SMN_MST_MAIN_BLOCK_SMN_MST_NETWORK_ERR_REG_OFFSET (0x00000050)
#define SMN_SMN_MST_MAIN_BLOCK_SMN_MST_NETWORK_ERR_REG_ADDR (0x03011050)

//==============================================================================
// Addresses for Address Map: smn_addr_trans_block
//==============================================================================

#define SMN_SMN_ADDR_TRANS_BLOCK_REG_MAP_BASE_ADDR (0x03012000)
#define SMN_SMN_ADDR_TRANS_BLOCK_REG_MAP_SIZE (0x00000490)

#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_MASK_TABLE_CFG_0__REG_OFFSET (0x00000000)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_MASK_TABLE_CFG_0__REG_ADDR (0x03012000)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_MASK_TABLE_CFG_1__REG_OFFSET (0x00000008)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_MASK_TABLE_CFG_1__REG_ADDR (0x03012008)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_MASK_TABLE_CFG_2__REG_OFFSET (0x00000010)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_MASK_TABLE_CFG_2__REG_ADDR (0x03012010)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_MASK_TABLE_CFG_3__REG_OFFSET (0x00000018)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_MASK_TABLE_CFG_3__REG_ADDR (0x03012018)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_MASK_TABLE_CFG_4__REG_OFFSET (0x00000020)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_MASK_TABLE_CFG_4__REG_ADDR (0x03012020)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_MASK_TABLE_CFG_5__REG_OFFSET (0x00000028)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_MASK_TABLE_CFG_5__REG_ADDR (0x03012028)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_MASK_TABLE_CFG_6__REG_OFFSET (0x00000030)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_MASK_TABLE_CFG_6__REG_ADDR (0x03012030)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_MASK_TABLE_CFG_7__REG_OFFSET (0x00000038)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_MASK_TABLE_CFG_7__REG_ADDR (0x03012038)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_MASK_TABLE_CFG_8__REG_OFFSET (0x00000040)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_MASK_TABLE_CFG_8__REG_ADDR (0x03012040)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_MASK_TABLE_CFG_9__REG_OFFSET (0x00000048)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_MASK_TABLE_CFG_9__REG_ADDR (0x03012048)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_MASK_TABLE_CFG_10__REG_OFFSET (0x00000050)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_MASK_TABLE_CFG_10__REG_ADDR (0x03012050)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_MASK_TABLE_CFG_11__REG_OFFSET (0x00000058)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_MASK_TABLE_CFG_11__REG_ADDR (0x03012058)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_MASK_TABLE_CFG_12__REG_OFFSET (0x00000060)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_MASK_TABLE_CFG_12__REG_ADDR (0x03012060)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_MASK_TABLE_CFG_13__REG_OFFSET (0x00000068)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_MASK_TABLE_CFG_13__REG_ADDR (0x03012068)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_MASK_TABLE_CFG_14__REG_OFFSET (0x00000070)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_MASK_TABLE_CFG_14__REG_ADDR (0x03012070)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_MASK_TABLE_CFG_15__REG_OFFSET (0x00000078)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_MASK_TABLE_CFG_15__REG_ADDR (0x03012078)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_0__REG_OFFSET (0x00000080)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_0__REG_ADDR (0x03012080)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_1__REG_OFFSET (0x00000088)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_1__REG_ADDR (0x03012088)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_2__REG_OFFSET (0x00000090)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_2__REG_ADDR (0x03012090)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_3__REG_OFFSET (0x00000098)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_3__REG_ADDR (0x03012098)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_4__REG_OFFSET (0x000000A0)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_4__REG_ADDR (0x030120A0)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_5__REG_OFFSET (0x000000A8)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_5__REG_ADDR (0x030120A8)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_6__REG_OFFSET (0x000000B0)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_6__REG_ADDR (0x030120B0)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_7__REG_OFFSET (0x000000B8)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_7__REG_ADDR (0x030120B8)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_8__REG_OFFSET (0x000000C0)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_8__REG_ADDR (0x030120C0)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_9__REG_OFFSET (0x000000C8)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_9__REG_ADDR (0x030120C8)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_10__REG_OFFSET (0x000000D0)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_10__REG_ADDR (0x030120D0)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_11__REG_OFFSET (0x000000D8)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_11__REG_ADDR (0x030120D8)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_12__REG_OFFSET (0x000000E0)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_12__REG_ADDR (0x030120E0)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_13__REG_OFFSET (0x000000E8)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_13__REG_ADDR (0x030120E8)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_14__REG_OFFSET (0x000000F0)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_14__REG_ADDR (0x030120F0)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_15__REG_OFFSET (0x000000F8)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_15__REG_ADDR (0x030120F8)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_16__REG_OFFSET (0x00000100)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_16__REG_ADDR (0x03012100)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_17__REG_OFFSET (0x00000108)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_17__REG_ADDR (0x03012108)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_18__REG_OFFSET (0x00000110)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_18__REG_ADDR (0x03012110)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_19__REG_OFFSET (0x00000118)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_19__REG_ADDR (0x03012118)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_20__REG_OFFSET (0x00000120)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_20__REG_ADDR (0x03012120)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_21__REG_OFFSET (0x00000128)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_21__REG_ADDR (0x03012128)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_22__REG_OFFSET (0x00000130)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_22__REG_ADDR (0x03012130)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_23__REG_OFFSET (0x00000138)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_23__REG_ADDR (0x03012138)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_24__REG_OFFSET (0x00000140)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_24__REG_ADDR (0x03012140)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_25__REG_OFFSET (0x00000148)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_25__REG_ADDR (0x03012148)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_26__REG_OFFSET (0x00000150)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_26__REG_ADDR (0x03012150)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_27__REG_OFFSET (0x00000158)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_27__REG_ADDR (0x03012158)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_28__REG_OFFSET (0x00000160)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_28__REG_ADDR (0x03012160)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_29__REG_OFFSET (0x00000168)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_29__REG_ADDR (0x03012168)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_30__REG_OFFSET (0x00000170)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_30__REG_ADDR (0x03012170)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_31__REG_OFFSET (0x00000178)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_31__REG_ADDR (0x03012178)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_32__REG_OFFSET (0x00000180)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_32__REG_ADDR (0x03012180)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_33__REG_OFFSET (0x00000188)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_33__REG_ADDR (0x03012188)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_34__REG_OFFSET (0x00000190)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_34__REG_ADDR (0x03012190)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_35__REG_OFFSET (0x00000198)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_35__REG_ADDR (0x03012198)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_36__REG_OFFSET (0x000001A0)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_36__REG_ADDR (0x030121A0)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_37__REG_OFFSET (0x000001A8)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_37__REG_ADDR (0x030121A8)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_38__REG_OFFSET (0x000001B0)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_38__REG_ADDR (0x030121B0)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_39__REG_OFFSET (0x000001B8)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_39__REG_ADDR (0x030121B8)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_40__REG_OFFSET (0x000001C0)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_40__REG_ADDR (0x030121C0)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_41__REG_OFFSET (0x000001C8)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_41__REG_ADDR (0x030121C8)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_42__REG_OFFSET (0x000001D0)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_42__REG_ADDR (0x030121D0)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_43__REG_OFFSET (0x000001D8)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_43__REG_ADDR (0x030121D8)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_44__REG_OFFSET (0x000001E0)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_44__REG_ADDR (0x030121E0)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_45__REG_OFFSET (0x000001E8)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_45__REG_ADDR (0x030121E8)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_46__REG_OFFSET (0x000001F0)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_46__REG_ADDR (0x030121F0)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_47__REG_OFFSET (0x000001F8)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_47__REG_ADDR (0x030121F8)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_48__REG_OFFSET (0x00000200)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_48__REG_ADDR (0x03012200)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_49__REG_OFFSET (0x00000208)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_49__REG_ADDR (0x03012208)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_50__REG_OFFSET (0x00000210)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_50__REG_ADDR (0x03012210)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_51__REG_OFFSET (0x00000218)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_51__REG_ADDR (0x03012218)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_52__REG_OFFSET (0x00000220)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_52__REG_ADDR (0x03012220)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_53__REG_OFFSET (0x00000228)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_53__REG_ADDR (0x03012228)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_54__REG_OFFSET (0x00000230)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_54__REG_ADDR (0x03012230)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_55__REG_OFFSET (0x00000238)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_55__REG_ADDR (0x03012238)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_56__REG_OFFSET (0x00000240)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_56__REG_ADDR (0x03012240)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_57__REG_OFFSET (0x00000248)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_57__REG_ADDR (0x03012248)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_58__REG_OFFSET (0x00000250)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_58__REG_ADDR (0x03012250)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_59__REG_OFFSET (0x00000258)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_59__REG_ADDR (0x03012258)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_60__REG_OFFSET (0x00000260)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_60__REG_ADDR (0x03012260)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_61__REG_OFFSET (0x00000268)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_61__REG_ADDR (0x03012268)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_62__REG_OFFSET (0x00000270)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_62__REG_ADDR (0x03012270)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_63__REG_OFFSET (0x00000278)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_63__REG_ADDR (0x03012278)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_64__REG_OFFSET (0x00000280)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_64__REG_ADDR (0x03012280)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_65__REG_OFFSET (0x00000288)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_65__REG_ADDR (0x03012288)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_66__REG_OFFSET (0x00000290)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_66__REG_ADDR (0x03012290)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_67__REG_OFFSET (0x00000298)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_67__REG_ADDR (0x03012298)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_68__REG_OFFSET (0x000002A0)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_68__REG_ADDR (0x030122A0)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_69__REG_OFFSET (0x000002A8)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_69__REG_ADDR (0x030122A8)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_70__REG_OFFSET (0x000002B0)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_70__REG_ADDR (0x030122B0)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_71__REG_OFFSET (0x000002B8)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_71__REG_ADDR (0x030122B8)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_72__REG_OFFSET (0x000002C0)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_72__REG_ADDR (0x030122C0)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_73__REG_OFFSET (0x000002C8)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_73__REG_ADDR (0x030122C8)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_74__REG_OFFSET (0x000002D0)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_74__REG_ADDR (0x030122D0)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_75__REG_OFFSET (0x000002D8)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_75__REG_ADDR (0x030122D8)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_76__REG_OFFSET (0x000002E0)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_76__REG_ADDR (0x030122E0)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_77__REG_OFFSET (0x000002E8)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_77__REG_ADDR (0x030122E8)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_78__REG_OFFSET (0x000002F0)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_78__REG_ADDR (0x030122F0)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_79__REG_OFFSET (0x000002F8)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_79__REG_ADDR (0x030122F8)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_80__REG_OFFSET (0x00000300)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_80__REG_ADDR (0x03012300)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_81__REG_OFFSET (0x00000308)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_81__REG_ADDR (0x03012308)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_82__REG_OFFSET (0x00000310)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_82__REG_ADDR (0x03012310)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_83__REG_OFFSET (0x00000318)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_83__REG_ADDR (0x03012318)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_84__REG_OFFSET (0x00000320)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_84__REG_ADDR (0x03012320)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_85__REG_OFFSET (0x00000328)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_85__REG_ADDR (0x03012328)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_86__REG_OFFSET (0x00000330)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_86__REG_ADDR (0x03012330)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_87__REG_OFFSET (0x00000338)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_87__REG_ADDR (0x03012338)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_88__REG_OFFSET (0x00000340)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_88__REG_ADDR (0x03012340)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_89__REG_OFFSET (0x00000348)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_89__REG_ADDR (0x03012348)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_90__REG_OFFSET (0x00000350)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_90__REG_ADDR (0x03012350)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_91__REG_OFFSET (0x00000358)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_91__REG_ADDR (0x03012358)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_92__REG_OFFSET (0x00000360)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_92__REG_ADDR (0x03012360)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_93__REG_OFFSET (0x00000368)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_93__REG_ADDR (0x03012368)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_94__REG_OFFSET (0x00000370)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_94__REG_ADDR (0x03012370)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_95__REG_OFFSET (0x00000378)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_95__REG_ADDR (0x03012378)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_96__REG_OFFSET (0x00000380)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_96__REG_ADDR (0x03012380)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_97__REG_OFFSET (0x00000388)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_97__REG_ADDR (0x03012388)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_98__REG_OFFSET (0x00000390)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_98__REG_ADDR (0x03012390)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_99__REG_OFFSET (0x00000398)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_99__REG_ADDR (0x03012398)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_100__REG_OFFSET (0x000003A0)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_100__REG_ADDR (0x030123A0)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_101__REG_OFFSET (0x000003A8)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_101__REG_ADDR (0x030123A8)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_102__REG_OFFSET (0x000003B0)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_102__REG_ADDR (0x030123B0)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_103__REG_OFFSET (0x000003B8)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_103__REG_ADDR (0x030123B8)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_104__REG_OFFSET (0x000003C0)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_104__REG_ADDR (0x030123C0)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_105__REG_OFFSET (0x000003C8)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_105__REG_ADDR (0x030123C8)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_106__REG_OFFSET (0x000003D0)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_106__REG_ADDR (0x030123D0)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_107__REG_OFFSET (0x000003D8)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_107__REG_ADDR (0x030123D8)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_108__REG_OFFSET (0x000003E0)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_108__REG_ADDR (0x030123E0)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_109__REG_OFFSET (0x000003E8)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_109__REG_ADDR (0x030123E8)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_110__REG_OFFSET (0x000003F0)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_110__REG_ADDR (0x030123F0)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_111__REG_OFFSET (0x000003F8)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_111__REG_ADDR (0x030123F8)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_112__REG_OFFSET (0x00000400)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_112__REG_ADDR (0x03012400)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_113__REG_OFFSET (0x00000408)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_113__REG_ADDR (0x03012408)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_114__REG_OFFSET (0x00000410)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_114__REG_ADDR (0x03012410)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_115__REG_OFFSET (0x00000418)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_115__REG_ADDR (0x03012418)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_116__REG_OFFSET (0x00000420)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_116__REG_ADDR (0x03012420)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_117__REG_OFFSET (0x00000428)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_117__REG_ADDR (0x03012428)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_118__REG_OFFSET (0x00000430)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_118__REG_ADDR (0x03012430)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_119__REG_OFFSET (0x00000438)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_119__REG_ADDR (0x03012438)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_120__REG_OFFSET (0x00000440)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_120__REG_ADDR (0x03012440)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_121__REG_OFFSET (0x00000448)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_121__REG_ADDR (0x03012448)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_122__REG_OFFSET (0x00000450)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_122__REG_ADDR (0x03012450)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_123__REG_OFFSET (0x00000458)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_123__REG_ADDR (0x03012458)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_124__REG_OFFSET (0x00000460)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_124__REG_ADDR (0x03012460)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_125__REG_OFFSET (0x00000468)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_125__REG_ADDR (0x03012468)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_126__REG_OFFSET (0x00000470)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_126__REG_ADDR (0x03012470)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_127__REG_OFFSET (0x00000478)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_127__REG_ADDR (0x03012478)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_ERR_STS_REG_OFFSET (0x00000480)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_ERR_STS_REG_ADDR (0x03012480)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_CFG_REG_OFFSET (0x00000488)
#define SMN_SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_CFG_REG_ADDR (0x03012488)

//==============================================================================
// Addresses for Address Map: smn_mst_cmd_buf
//==============================================================================

#define SMN_SMN_MST_CMD_BUF_REG_MAP_BASE_ADDR (0x03013000)
#define SMN_SMN_MST_CMD_BUF_REG_MAP_SIZE (0x00000010)

#define SMN_SMN_MST_CMD_BUF_SMN_MST_CMD_BUF_REG0_REG_OFFSET (0x00000000)
#define SMN_SMN_MST_CMD_BUF_SMN_MST_CMD_BUF_REG0_REG_ADDR (0x03013000)
#define SMN_SMN_MST_CMD_BUF_SMN_MST_CMD_BUF_REG1_REG_OFFSET (0x00000008)
#define SMN_SMN_MST_CMD_BUF_SMN_MST_CMD_BUF_REG1_REG_ADDR (0x03013008)

//==============================================================================
// Memory: smn_mst_cmd_data_queue
//==============================================================================

#define SMN_SMN_MST_CMD_DATA_QUEUE_MEM_BASE_ADDR (0x03014000)
#define SMN_SMN_MST_CMD_DATA_QUEUE_MEM_SIZE (0x00001000)

//==============================================================================
// Memory: smn_mst_resp_desc_queue
//==============================================================================

#define SMN_SMN_MST_RESP_DESC_QUEUE_MEM_BASE_ADDR (0x03015000)
#define SMN_SMN_MST_RESP_DESC_QUEUE_MEM_SIZE (0x00000020)

//==============================================================================
// Memory: smn_mst_resp_desc_queue_32b
//==============================================================================

#define SMN_SMN_MST_RESP_DESC_QUEUE_32B_MEM_BASE_ADDR (0x03015020)
#define SMN_SMN_MST_RESP_DESC_QUEUE_32B_MEM_SIZE (0x00000020)

//==============================================================================
// Memory: smn_mst_resp_data_queue
//==============================================================================

#define SMN_SMN_MST_RESP_DATA_QUEUE_MEM_BASE_ADDR (0x03016000)
#define SMN_SMN_MST_RESP_DATA_QUEUE_MEM_SIZE (0x00000008)

//==============================================================================
// Memory: smn_mst_resp_data_queue_32b
//==============================================================================

#define SMN_SMN_MST_RESP_DATA_QUEUE_32B_MEM_BASE_ADDR (0x03016008)
#define SMN_SMN_MST_RESP_DATA_QUEUE_32B_MEM_SIZE (0x00000008)

//==============================================================================
// Addresses for Address Map: smn_slave_mailbox_0
//==============================================================================

#define SMN_SMN_SLAVE_MAILBOX_0_REG_MAP_BASE_ADDR (0x03017000)
#define SMN_SMN_SLAVE_MAILBOX_0_REG_MAP_SIZE (0x00000050)

#define SMN_SMN_SLAVE_MAILBOX_0_SMN_MBOXW_REG_OFFSET (0x00000000)
#define SMN_SMN_SLAVE_MAILBOX_0_SMN_MBOXW_REG_ADDR (0x03017000)
#define SMN_SMN_SLAVE_MAILBOX_0_SMN_MBOXR_REG_OFFSET (0x00000008)
#define SMN_SMN_SLAVE_MAILBOX_0_SMN_MBOXR_REG_ADDR (0x03017008)
#define SMN_SMN_SLAVE_MAILBOX_0_SMN_MBOX_STATUS_REG_OFFSET (0x00000010)
#define SMN_SMN_SLAVE_MAILBOX_0_SMN_MBOX_STATUS_REG_ADDR (0x03017010)
#define SMN_SMN_SLAVE_MAILBOX_0_SMN_MBOX_ERROR_REG_OFFSET (0x00000018)
#define SMN_SMN_SLAVE_MAILBOX_0_SMN_MBOX_ERROR_REG_ADDR (0x03017018)
#define SMN_SMN_SLAVE_MAILBOX_0_SMN_MBOX_WIRQT_REG_OFFSET (0x00000020)
#define SMN_SMN_SLAVE_MAILBOX_0_SMN_MBOX_WIRQT_REG_ADDR (0x03017020)
#define SMN_SMN_SLAVE_MAILBOX_0_SMN_MBOX_RIRQT_REG_OFFSET (0x00000028)
#define SMN_SMN_SLAVE_MAILBOX_0_SMN_MBOX_RIRQT_REG_ADDR (0x03017028)
#define SMN_SMN_SLAVE_MAILBOX_0_SMN_MBOX_IRQS_REG_OFFSET (0x00000030)
#define SMN_SMN_SLAVE_MAILBOX_0_SMN_MBOX_IRQS_REG_ADDR (0x03017030)
#define SMN_SMN_SLAVE_MAILBOX_0_SMN_MBOX_IRQEN_REG_OFFSET (0x00000038)
#define SMN_SMN_SLAVE_MAILBOX_0_SMN_MBOX_IRQEN_REG_ADDR (0x03017038)
#define SMN_SMN_SLAVE_MAILBOX_0_SMN_MBOX_IRQP_REG_OFFSET (0x00000040)
#define SMN_SMN_SLAVE_MAILBOX_0_SMN_MBOX_IRQP_REG_ADDR (0x03017040)
#define SMN_SMN_SLAVE_MAILBOX_0_SMN_MBOX_CTRL_REG_OFFSET (0x00000048)
#define SMN_SMN_SLAVE_MAILBOX_0_SMN_MBOX_CTRL_REG_ADDR (0x03017048)

//==============================================================================
// Addresses for Address Map: smn_slave_mailbox_1
//==============================================================================

#define SMN_SMN_SLAVE_MAILBOX_1_REG_MAP_BASE_ADDR (0x03017100)
#define SMN_SMN_SLAVE_MAILBOX_1_REG_MAP_SIZE (0x00000050)

#define SMN_SMN_SLAVE_MAILBOX_1_SMN_MBOXW_REG_OFFSET (0x00000000)
#define SMN_SMN_SLAVE_MAILBOX_1_SMN_MBOXW_REG_ADDR (0x03017100)
#define SMN_SMN_SLAVE_MAILBOX_1_SMN_MBOXR_REG_OFFSET (0x00000008)
#define SMN_SMN_SLAVE_MAILBOX_1_SMN_MBOXR_REG_ADDR (0x03017108)
#define SMN_SMN_SLAVE_MAILBOX_1_SMN_MBOX_STATUS_REG_OFFSET (0x00000010)
#define SMN_SMN_SLAVE_MAILBOX_1_SMN_MBOX_STATUS_REG_ADDR (0x03017110)
#define SMN_SMN_SLAVE_MAILBOX_1_SMN_MBOX_ERROR_REG_OFFSET (0x00000018)
#define SMN_SMN_SLAVE_MAILBOX_1_SMN_MBOX_ERROR_REG_ADDR (0x03017118)
#define SMN_SMN_SLAVE_MAILBOX_1_SMN_MBOX_WIRQT_REG_OFFSET (0x00000020)
#define SMN_SMN_SLAVE_MAILBOX_1_SMN_MBOX_WIRQT_REG_ADDR (0x03017120)
#define SMN_SMN_SLAVE_MAILBOX_1_SMN_MBOX_RIRQT_REG_OFFSET (0x00000028)
#define SMN_SMN_SLAVE_MAILBOX_1_SMN_MBOX_RIRQT_REG_ADDR (0x03017128)
#define SMN_SMN_SLAVE_MAILBOX_1_SMN_MBOX_IRQS_REG_OFFSET (0x00000030)
#define SMN_SMN_SLAVE_MAILBOX_1_SMN_MBOX_IRQS_REG_ADDR (0x03017130)
#define SMN_SMN_SLAVE_MAILBOX_1_SMN_MBOX_IRQEN_REG_OFFSET (0x00000038)
#define SMN_SMN_SLAVE_MAILBOX_1_SMN_MBOX_IRQEN_REG_ADDR (0x03017138)
#define SMN_SMN_SLAVE_MAILBOX_1_SMN_MBOX_IRQP_REG_OFFSET (0x00000040)
#define SMN_SMN_SLAVE_MAILBOX_1_SMN_MBOX_IRQP_REG_ADDR (0x03017140)
#define SMN_SMN_SLAVE_MAILBOX_1_SMN_MBOX_CTRL_REG_OFFSET (0x00000048)
#define SMN_SMN_SLAVE_MAILBOX_1_SMN_MBOX_CTRL_REG_ADDR (0x03017148)

//==============================================================================
// Addresses for Address Map: smn_slv_block
//==============================================================================

#define SMN_SMN_SLV_BLOCK_REG_MAP_BASE_ADDR (0x03017800)
#define SMN_SMN_SLV_BLOCK_REG_MAP_SIZE (0x00000240)

#define SMN_SMN_SLV_BLOCK_SMN_SLV_SCRATCH_REG_0__REG_OFFSET (0x00000000)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_SCRATCH_REG_0__REG_ADDR (0x03017800)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_SCRATCH_REG_1__REG_OFFSET (0x00000008)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_SCRATCH_REG_1__REG_ADDR (0x03017808)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_SCRATCH_REG_2__REG_OFFSET (0x00000010)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_SCRATCH_REG_2__REG_ADDR (0x03017810)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_SCRATCH_REG_3__REG_OFFSET (0x00000018)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_SCRATCH_REG_3__REG_ADDR (0x03017818)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_SCRATCH_REG_4__REG_OFFSET (0x00000020)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_SCRATCH_REG_4__REG_ADDR (0x03017820)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_SCRATCH_REG_5__REG_OFFSET (0x00000028)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_SCRATCH_REG_5__REG_ADDR (0x03017828)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_SCRATCH_REG_6__REG_OFFSET (0x00000030)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_SCRATCH_REG_6__REG_ADDR (0x03017830)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_SCRATCH_REG_7__REG_OFFSET (0x00000038)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_SCRATCH_REG_7__REG_ADDR (0x03017838)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_EXT_STATUS_0__REG_OFFSET (0x00000040)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_EXT_STATUS_0__REG_ADDR (0x03017840)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_EXT_STATUS_1__REG_OFFSET (0x00000048)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_EXT_STATUS_1__REG_ADDR (0x03017848)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_EXT_STATUS_2__REG_OFFSET (0x00000050)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_EXT_STATUS_2__REG_ADDR (0x03017850)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_EXT_STATUS_3__REG_OFFSET (0x00000058)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_EXT_STATUS_3__REG_ADDR (0x03017858)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_EXT_STATUS_4__REG_OFFSET (0x00000060)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_EXT_STATUS_4__REG_ADDR (0x03017860)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_EXT_STATUS_5__REG_OFFSET (0x00000068)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_EXT_STATUS_5__REG_ADDR (0x03017868)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_EXT_STATUS_6__REG_OFFSET (0x00000070)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_EXT_STATUS_6__REG_ADDR (0x03017870)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_EXT_STATUS_7__REG_OFFSET (0x00000078)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_EXT_STATUS_7__REG_ADDR (0x03017878)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_EXT_ERROR_REG_OFFSET (0x00000080)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_EXT_ERROR_REG_ADDR (0x03017880)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_INT_CLEAR_REG_OFFSET (0x00000088)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_INT_CLEAR_REG_ADDR (0x03017888)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_INT_ENABLE_REG_OFFSET (0x00000090)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_INT_ENABLE_REG_ADDR (0x03017890)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_INT_STATUS_REG_OFFSET (0x00000098)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_INT_STATUS_REG_ADDR (0x03017898)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_INT_STATUS_RAW_REG_OFFSET (0x000000A0)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_INT_STATUS_RAW_REG_ADDR (0x030178A0)
#define SMN_SMN_SLV_BLOCK_SMN_NODE_CTRL_REG_OFFSET (0x000000A8)
#define SMN_SMN_SLV_BLOCK_SMN_NODE_CTRL_REG_ADDR (0x030178A8)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_CLK_CTRL_REG_OFFSET (0x000000B0)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_CLK_CTRL_REG_ADDR (0x030178B0)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_DEBUG_REG_OFFSET (0x000000B8)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_DEBUG_REG_ADDR (0x030178B8)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_ECC_ERR_CNT_REG_OFFSET (0x000000C0)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_ECC_ERR_CNT_REG_ADDR (0x030178C0)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_PARSER_TIMEOUT_REG_OFFSET (0x000000C8)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_PARSER_TIMEOUT_REG_ADDR (0x030178C8)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_AXI_TIMEOUT_REG_OFFSET (0x000000D0)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_AXI_TIMEOUT_REG_ADDR (0x030178D0)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_ROUTER_TIMEOUT_REG_OFFSET (0x000000D8)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_ROUTER_TIMEOUT_REG_ADDR (0x030178D8)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_FIREWALL_SMN2AXI_0_RANGE_RW_REG_OFFSET (0x000000E0)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_FIREWALL_SMN2AXI_0_RANGE_RW_REG_ADDR (0x030178E0)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_FIREWALL_SMN2AXI_0_START_ADDR_REG_OFFSET (0x000000E8)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_FIREWALL_SMN2AXI_0_START_ADDR_REG_ADDR (0x030178E8)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_FIREWALL_SMN2AXI_0_END_ADDR_REG_OFFSET (0x000000F0)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_FIREWALL_SMN2AXI_0_END_ADDR_REG_ADDR (0x030178F0)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_FIREWALL_SMN2AXI_1_RANGE_RW_REG_OFFSET (0x000000F8)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_FIREWALL_SMN2AXI_1_RANGE_RW_REG_ADDR (0x030178F8)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_FIREWALL_SMN2AXI_1_START_ADDR_REG_OFFSET (0x00000100)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_FIREWALL_SMN2AXI_1_START_ADDR_REG_ADDR (0x03017900)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_FIREWALL_SMN2AXI_1_END_ADDR_REG_OFFSET (0x00000108)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_FIREWALL_SMN2AXI_1_END_ADDR_REG_ADDR (0x03017908)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_FIREWALL_SMN2AXI_2_RANGE_RW_REG_OFFSET (0x00000110)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_FIREWALL_SMN2AXI_2_RANGE_RW_REG_ADDR (0x03017910)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_FIREWALL_SMN2AXI_2_START_ADDR_REG_OFFSET (0x00000118)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_FIREWALL_SMN2AXI_2_START_ADDR_REG_ADDR (0x03017918)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_FIREWALL_SMN2AXI_2_END_ADDR_REG_OFFSET (0x00000120)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_FIREWALL_SMN2AXI_2_END_ADDR_REG_ADDR (0x03017920)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_FIREWALL_SMN2AXI_3_RANGE_RW_REG_OFFSET (0x00000128)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_FIREWALL_SMN2AXI_3_RANGE_RW_REG_ADDR (0x03017928)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_FIREWALL_SMN2AXI_3_START_ADDR_REG_OFFSET (0x00000130)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_FIREWALL_SMN2AXI_3_START_ADDR_REG_ADDR (0x03017930)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_FIREWALL_SMN2AXI_3_END_ADDR_REG_OFFSET (0x00000138)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_FIREWALL_SMN2AXI_3_END_ADDR_REG_ADDR (0x03017938)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_FIREWALL_LOCAL_MST_0_RANGE_RW_REG_OFFSET (0x00000140)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_FIREWALL_LOCAL_MST_0_RANGE_RW_REG_ADDR (0x03017940)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_FIREWALL_LOCAL_MST_0_START_ADDR_REG_OFFSET (0x00000148)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_FIREWALL_LOCAL_MST_0_START_ADDR_REG_ADDR (0x03017948)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_FIREWALL_LOCAL_MST_0_END_ADDR_REG_OFFSET (0x00000150)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_FIREWALL_LOCAL_MST_0_END_ADDR_REG_ADDR (0x03017950)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_FIREWALL_LOCAL_MST_1_RANGE_RW_REG_OFFSET (0x00000158)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_FIREWALL_LOCAL_MST_1_RANGE_RW_REG_ADDR (0x03017958)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_FIREWALL_LOCAL_MST_1_START_ADDR_REG_OFFSET (0x00000160)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_FIREWALL_LOCAL_MST_1_START_ADDR_REG_ADDR (0x03017960)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_FIREWALL_LOCAL_MST_1_END_ADDR_REG_OFFSET (0x00000168)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_FIREWALL_LOCAL_MST_1_END_ADDR_REG_ADDR (0x03017968)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_FIREWALL_LOCAL_MST_2_RANGE_RW_REG_OFFSET (0x00000170)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_FIREWALL_LOCAL_MST_2_RANGE_RW_REG_ADDR (0x03017970)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_FIREWALL_LOCAL_MST_2_START_ADDR_REG_OFFSET (0x00000178)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_FIREWALL_LOCAL_MST_2_START_ADDR_REG_ADDR (0x03017978)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_FIREWALL_LOCAL_MST_2_END_ADDR_REG_OFFSET (0x00000180)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_FIREWALL_LOCAL_MST_2_END_ADDR_REG_ADDR (0x03017980)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_FIREWALL_LOCAL_MST_3_RANGE_RW_REG_OFFSET (0x00000188)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_FIREWALL_LOCAL_MST_3_RANGE_RW_REG_ADDR (0x03017988)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_FIREWALL_LOCAL_MST_3_START_ADDR_REG_OFFSET (0x00000190)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_FIREWALL_LOCAL_MST_3_START_ADDR_REG_ADDR (0x03017990)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_FIREWALL_LOCAL_MST_3_END_ADDR_REG_OFFSET (0x00000198)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_FIREWALL_LOCAL_MST_3_END_ADDR_REG_ADDR (0x03017998)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_AXI_MST_ISOLATE_REG_OFFSET (0x000001A0)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_AXI_MST_ISOLATE_REG_ADDR (0x030179A0)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_ROUTER_ERR_INJ_REG_OFFSET (0x000001A8)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_ROUTER_ERR_INJ_REG_ADDR (0x030179A8)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_TILE_RESET_REG_OFFSET (0x000001B0)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_TILE_RESET_REG_ADDR (0x030179B0)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_TILE_CLKEN_FORCEREF_REG_OFFSET (0x000001B8)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_TILE_CLKEN_FORCEREF_REG_ADDR (0x030179B8)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_TILE_FREQ_SEL_REG_OFFSET (0x000001C0)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_TILE_FREQ_SEL_REG_ADDR (0x030179C0)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_TILE_CLK_WAVE_CTRL_REG_OFFSET (0x000001C8)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_TILE_CLK_WAVE_CTRL_REG_ADDR (0x030179C8)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_TILE_CLK_STATUS_REG_OFFSET (0x000001D0)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_TILE_CLK_STATUS_REG_ADDR (0x030179D0)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_TILE_HARVEST_PD_REG_OFFSET (0x000001D8)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_TILE_HARVEST_PD_REG_ADDR (0x030179D8)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RA1_UHD_REG_OFFSET (0x000001E0)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RA1_UHD_REG_ADDR (0x030179E0)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RF1_UHD_REG_OFFSET (0x000001E8)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RF1_UHD_REG_ADDR (0x030179E8)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RA1_HS_REG_OFFSET (0x000001F0)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RA1_HS_REG_ADDR (0x030179F0)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RF1_HS_REG_OFFSET (0x000001F8)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RF1_HS_REG_ADDR (0x030179F8)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RD2_HS_REG_OFFSET (0x00000200)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RD2_HS_REG_ADDR (0x03017A00)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RD2_UHS_REG_OFFSET (0x00000208)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RD2_UHS_REG_ADDR (0x03017A08)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_PLL_PERFORMANCE_LOCK_REG_OFFSET (0x00000210)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_PLL_PERFORMANCE_LOCK_REG_ADDR (0x03017A10)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_REFCLK_BUMPPAD_REG_OFFSET (0x00000218)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_REFCLK_BUMPPAD_REG_ADDR (0x03017A18)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_NODE_COORD_OVERRIDE_REG_OFFSET (0x00000220)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_NODE_COORD_OVERRIDE_REG_ADDR (0x03017A20)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RD2_HS_EMC_REG_OFFSET (0x00000228)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RD2_HS_EMC_REG_ADDR (0x03017A28)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RA1_UHD_EMC_REG_OFFSET (0x00000230)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RA1_UHD_EMC_REG_ADDR (0x03017A30)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_FUSE_MVMUL_REDUCE_REG_OFFSET (0x00000238)
#define SMN_SMN_SLV_BLOCK_SMN_SLV_FUSE_MVMUL_REDUCE_REG_ADDR (0x03017A38)

//==============================================================================
// Addresses for Address Map: smn_slv_noc_sec_block
//==============================================================================

#define SMN_SMN_SLV_NOC_SEC_BLOCK_REG_MAP_BASE_ADDR (0x03018000)
#define SMN_SMN_SLV_NOC_SEC_BLOCK_REG_MAP_SIZE (0x00000138)

#define SMN_SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_X_Y_REG_OFFSET (0x00000000)
#define SMN_SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_X_Y_REG_ADDR (0x03018000)
#define SMN_SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MESH_X_Y_ORIENTATION_REG_OFFSET (0x00000008)
#define SMN_SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MESH_X_Y_ORIENTATION_REG_ADDR (0x03018008)
#define SMN_SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_ENDPOINT_ID_REG_OFFSET (0x00000010)
#define SMN_SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_ENDPOINT_ID_REG_ADDR (0x03018010)
#define SMN_SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_X_Y_DEFAULT_REG_OFFSET (0x00000018)
#define SMN_SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_X_Y_DEFAULT_REG_ADDR (0x03018018)
#define SMN_SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MESH_X_Y_ORIENTATION_DEFAULT_REG_OFFSET (0x00000020)
#define SMN_SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MESH_X_Y_ORIENTATION_DEFAULT_REG_ADDR (0x03018020)
#define SMN_SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_ENDPOINT_ID_DEFAULT_REG_OFFSET (0x00000028)
#define SMN_SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_ENDPOINT_ID_DEFAULT_REG_ADDR (0x03018028)
#define SMN_SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_FENCE_ENABLE_REG_OFFSET (0x00000030)
#define SMN_SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_FENCE_ENABLE_REG_ADDR (0x03018030)
#define SMN_SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_SECURE_GROUP_ID_REG_OFFSET (0x00000038)
#define SMN_SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_SECURE_GROUP_ID_REG_ADDR (0x03018038)
#define SMN_SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_RANGE_START_0_REG_OFFSET (0x00000040)
#define SMN_SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_RANGE_START_0_REG_ADDR (0x03018040)
#define SMN_SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_RANGE_END_0_REG_OFFSET (0x00000048)
#define SMN_SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_RANGE_END_0_REG_ADDR (0x03018048)
#define SMN_SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_RANGE_START_1_REG_OFFSET (0x00000050)
#define SMN_SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_RANGE_START_1_REG_ADDR (0x03018050)
#define SMN_SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_RANGE_END_1_REG_OFFSET (0x00000058)
#define SMN_SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_RANGE_END_1_REG_ADDR (0x03018058)
#define SMN_SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_RANGE_START_2_REG_OFFSET (0x00000060)
#define SMN_SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_RANGE_START_2_REG_ADDR (0x03018060)
#define SMN_SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_RANGE_END_2_REG_OFFSET (0x00000068)
#define SMN_SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_RANGE_END_2_REG_ADDR (0x03018068)
#define SMN_SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_RANGE_START_3_REG_OFFSET (0x00000070)
#define SMN_SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_RANGE_START_3_REG_ADDR (0x03018070)
#define SMN_SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_RANGE_END_3_REG_OFFSET (0x00000078)
#define SMN_SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_RANGE_END_3_REG_ADDR (0x03018078)
#define SMN_SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_RANGE_START_4_REG_OFFSET (0x00000080)
#define SMN_SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_RANGE_START_4_REG_ADDR (0x03018080)
#define SMN_SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_RANGE_END_4_REG_OFFSET (0x00000088)
#define SMN_SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_RANGE_END_4_REG_ADDR (0x03018088)
#define SMN_SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_RANGE_START_5_REG_OFFSET (0x00000090)
#define SMN_SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_RANGE_START_5_REG_ADDR (0x03018090)
#define SMN_SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_RANGE_END_5_REG_OFFSET (0x00000098)
#define SMN_SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_RANGE_END_5_REG_ADDR (0x03018098)
#define SMN_SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_RANGE_START_6_REG_OFFSET (0x000000A0)
#define SMN_SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_RANGE_START_6_REG_ADDR (0x030180A0)
#define SMN_SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_RANGE_END_6_REG_OFFSET (0x000000A8)
#define SMN_SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_RANGE_END_6_REG_ADDR (0x030180A8)
#define SMN_SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_RANGE_START_7_REG_OFFSET (0x000000B0)
#define SMN_SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_RANGE_START_7_REG_ADDR (0x030180B0)
#define SMN_SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_RANGE_END_7_REG_OFFSET (0x000000B8)
#define SMN_SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_RANGE_END_7_REG_ADDR (0x030180B8)
#define SMN_SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_ATTRIBUTE_0__REG_OFFSET (0x000000C0)
#define SMN_SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_ATTRIBUTE_0__REG_ADDR (0x030180C0)
#define SMN_SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_ATTRIBUTE_1__REG_OFFSET (0x000000C8)
#define SMN_SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_ATTRIBUTE_1__REG_ADDR (0x030180C8)
#define SMN_SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_ATTRIBUTE_2__REG_OFFSET (0x000000D0)
#define SMN_SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_ATTRIBUTE_2__REG_ADDR (0x030180D0)
#define SMN_SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_ATTRIBUTE_3__REG_OFFSET (0x000000D8)
#define SMN_SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_ATTRIBUTE_3__REG_ADDR (0x030180D8)
#define SMN_SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_ATTRIBUTE_4__REG_OFFSET (0x000000E0)
#define SMN_SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_ATTRIBUTE_4__REG_ADDR (0x030180E0)
#define SMN_SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_ATTRIBUTE_5__REG_OFFSET (0x000000E8)
#define SMN_SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_ATTRIBUTE_5__REG_ADDR (0x030180E8)
#define SMN_SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_ATTRIBUTE_6__REG_OFFSET (0x000000F0)
#define SMN_SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_ATTRIBUTE_6__REG_ADDR (0x030180F0)
#define SMN_SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_ATTRIBUTE_7__REG_OFFSET (0x000000F8)
#define SMN_SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_ATTRIBUTE_7__REG_ADDR (0x030180F8)
#define SMN_SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MASTER_LEVEL_REG_OFFSET (0x00000100)
#define SMN_SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MASTER_LEVEL_REG_ADDR (0x03018100)
#define SMN_SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_VIOLATION_FIFO_STATUS_REG_OFFSET (0x00000108)
#define SMN_SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_VIOLATION_FIFO_STATUS_REG_ADDR (0x03018108)
#define SMN_SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_VIOLATION_FIFO_RDDATA_REG_OFFSET (0x00000110)
#define SMN_SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_VIOLATION_FIFO_RDDATA_REG_ADDR (0x03018110)
#define SMN_SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_DEFAULT_RANGE_ATTRIBUTE_REG_OFFSET (0x00000118)
#define SMN_SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_DEFAULT_RANGE_ATTRIBUTE_REG_ADDR (0x03018118)
#define SMN_SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_DEFAULT_RANGE_START_REG_OFFSET (0x00000120)
#define SMN_SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_DEFAULT_RANGE_START_REG_ADDR (0x03018120)
#define SMN_SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_DEFAULT_RANGE_END_REG_OFFSET (0x00000128)
#define SMN_SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_DEFAULT_RANGE_END_REG_ADDR (0x03018128)
#define SMN_SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_POP_VIOLATION_FIFO_REG_OFFSET (0x00000130)
#define SMN_SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_POP_VIOLATION_FIFO_REG_ADDR (0x03018130)

//==============================================================================
// Addresses for Address Map: smn_slv_d2d_block
//==============================================================================

#define SMN_SMN_SLV_D2D_BLOCK_REG_MAP_BASE_ADDR (0x03019000)
#define SMN_SMN_SLV_D2D_BLOCK_REG_MAP_SIZE (0x00000050)

#define SMN_SMN_SLV_D2D_BLOCK_SMN_SLV_D2D_BAR_BASE_0__REG_OFFSET (0x00000000)
#define SMN_SMN_SLV_D2D_BLOCK_SMN_SLV_D2D_BAR_BASE_0__REG_ADDR (0x03019000)
#define SMN_SMN_SLV_D2D_BLOCK_SMN_SLV_D2D_BAR_BASE_1__REG_OFFSET (0x00000008)
#define SMN_SMN_SLV_D2D_BLOCK_SMN_SLV_D2D_BAR_BASE_1__REG_ADDR (0x03019008)
#define SMN_SMN_SLV_D2D_BLOCK_SMN_SLV_D2D_BAR_BASE_2__REG_OFFSET (0x00000010)
#define SMN_SMN_SLV_D2D_BLOCK_SMN_SLV_D2D_BAR_BASE_2__REG_ADDR (0x03019010)
#define SMN_SMN_SLV_D2D_BLOCK_SMN_SLV_D2D_BAR_BASE_3__REG_OFFSET (0x00000018)
#define SMN_SMN_SLV_D2D_BLOCK_SMN_SLV_D2D_BAR_BASE_3__REG_ADDR (0x03019018)
#define SMN_SMN_SLV_D2D_BLOCK_SMN_SLV_D2D_BAR_LIMIT_0__REG_OFFSET (0x00000020)
#define SMN_SMN_SLV_D2D_BLOCK_SMN_SLV_D2D_BAR_LIMIT_0__REG_ADDR (0x03019020)
#define SMN_SMN_SLV_D2D_BLOCK_SMN_SLV_D2D_BAR_LIMIT_1__REG_OFFSET (0x00000028)
#define SMN_SMN_SLV_D2D_BLOCK_SMN_SLV_D2D_BAR_LIMIT_1__REG_ADDR (0x03019028)
#define SMN_SMN_SLV_D2D_BLOCK_SMN_SLV_D2D_BAR_LIMIT_2__REG_OFFSET (0x00000030)
#define SMN_SMN_SLV_D2D_BLOCK_SMN_SLV_D2D_BAR_LIMIT_2__REG_ADDR (0x03019030)
#define SMN_SMN_SLV_D2D_BLOCK_SMN_SLV_D2D_BAR_LIMIT_3__REG_OFFSET (0x00000038)
#define SMN_SMN_SLV_D2D_BLOCK_SMN_SLV_D2D_BAR_LIMIT_3__REG_ADDR (0x03019038)
#define SMN_SMN_SLV_D2D_BLOCK_SMN_SLV_D2D_SS_BAR_ADDR_REG_OFFSET (0x00000040)
#define SMN_SMN_SLV_D2D_BLOCK_SMN_SLV_D2D_SS_BAR_ADDR_REG_ADDR (0x03019040)
#define SMN_SMN_SLV_D2D_BLOCK_SMN_SLV_D2D_DTB_SEL_REG_OFFSET (0x00000048)
#define SMN_SMN_SLV_D2D_BLOCK_SMN_SLV_D2D_DTB_SEL_REG_ADDR (0x03019048)

//==============================================================================
// Addresses for Address Map: tt_neo_awm_wrap
//==============================================================================

#define TT_NEO_AWM_WRAP_REG_MAP_BASE_ADDR (0x03020000)
#define TT_NEO_AWM_WRAP_REG_MAP_SIZE (0x00000B0C)

//==============================================================================
// Addresses for Address Map: awm
//==============================================================================

#define TT_NEO_AWM_WRAP_AWM_REG_MAP_BASE_ADDR (0x03020000)
#define TT_NEO_AWM_WRAP_AWM_REG_MAP_SIZE (0x000004E2)

//==============================================================================
// Addresses for Address Map: GLOBAL_a
//==============================================================================

#define TT_NEO_AWM_WRAP_AWM_GLOBAL_A_REG_MAP_BASE_ADDR (0x03020000)
#define TT_NEO_AWM_WRAP_AWM_GLOBAL_A_REG_MAP_SIZE (0x000000AA)

#define TT_NEO_AWM_WRAP_AWM_GLOBAL_A_RESOURCE_CONFIGURATION_ENABLES_REG_OFFSET (0x00000000)
#define TT_NEO_AWM_WRAP_AWM_GLOBAL_A_RESOURCE_CONFIGURATION_ENABLES_REG_ADDR (0x03020000)
#define TT_NEO_AWM_WRAP_AWM_GLOBAL_A_DYNAMIC_SCHEME_0_REG_OFFSET (0x00000004)
#define TT_NEO_AWM_WRAP_AWM_GLOBAL_A_DYNAMIC_SCHEME_0_REG_ADDR (0x03020004)
#define TT_NEO_AWM_WRAP_AWM_GLOBAL_A_DYNAMIC_SCHEME_1_REG_OFFSET (0x00000008)
#define TT_NEO_AWM_WRAP_AWM_GLOBAL_A_DYNAMIC_SCHEME_1_REG_ADDR (0x03020008)
#define TT_NEO_AWM_WRAP_AWM_GLOBAL_A_DYNAMIC_SCHEME_2_REG_OFFSET (0x0000000C)
#define TT_NEO_AWM_WRAP_AWM_GLOBAL_A_DYNAMIC_SCHEME_2_REG_ADDR (0x0302000C)
#define TT_NEO_AWM_WRAP_AWM_GLOBAL_A_DYNAMIC_SCHEME_3_REG_OFFSET (0x00000010)
#define TT_NEO_AWM_WRAP_AWM_GLOBAL_A_DYNAMIC_SCHEME_3_REG_ADDR (0x03020010)
#define TT_NEO_AWM_WRAP_AWM_GLOBAL_A_DYNAMIC_SCHEME_4_REG_OFFSET (0x00000014)
#define TT_NEO_AWM_WRAP_AWM_GLOBAL_A_DYNAMIC_SCHEME_4_REG_ADDR (0x03020014)
#define TT_NEO_AWM_WRAP_AWM_GLOBAL_A_DYNAMIC_SCHEME_5_REG_OFFSET (0x00000018)
#define TT_NEO_AWM_WRAP_AWM_GLOBAL_A_DYNAMIC_SCHEME_5_REG_ADDR (0x03020018)
#define TT_NEO_AWM_WRAP_AWM_GLOBAL_A_FCW_INT_BOUND_REG_OFFSET (0x0000001C)
#define TT_NEO_AWM_WRAP_AWM_GLOBAL_A_FCW_INT_BOUND_REG_ADDR (0x0302001C)
#define TT_NEO_AWM_WRAP_AWM_GLOBAL_A_FCW_FRAC_UPPERBOUND_REG_OFFSET (0x00000020)
#define TT_NEO_AWM_WRAP_AWM_GLOBAL_A_FCW_FRAC_UPPERBOUND_REG_ADDR (0x03020020)
#define TT_NEO_AWM_WRAP_AWM_GLOBAL_A_FCW_FRAC_LOWERBOUND_REG_OFFSET (0x00000024)
#define TT_NEO_AWM_WRAP_AWM_GLOBAL_A_FCW_FRAC_LOWERBOUND_REG_ADDR (0x03020024)
#define TT_NEO_AWM_WRAP_AWM_GLOBAL_A_REG_UPDATE_REG_OFFSET (0x00000028)
#define TT_NEO_AWM_WRAP_AWM_GLOBAL_A_REG_UPDATE_REG_ADDR (0x03020028)
#define TT_NEO_AWM_WRAP_AWM_GLOBAL_A_MEAS_CONFIG_REG_OFFSET (0x00000034)
#define TT_NEO_AWM_WRAP_AWM_GLOBAL_A_MEAS_CONFIG_REG_ADDR (0x03020034)
#define TT_NEO_AWM_WRAP_AWM_GLOBAL_A_MEAS_DURATION0_REG_OFFSET (0x00000038)
#define TT_NEO_AWM_WRAP_AWM_GLOBAL_A_MEAS_DURATION0_REG_ADDR (0x03020038)
#define TT_NEO_AWM_WRAP_AWM_GLOBAL_A_MEAS_DURATION1_REG_OFFSET (0x0000003C)
#define TT_NEO_AWM_WRAP_AWM_GLOBAL_A_MEAS_DURATION1_REG_ADDR (0x0302003C)
#define TT_NEO_AWM_WRAP_AWM_GLOBAL_A_MEAS_STATUS_REG_OFFSET (0x00000040)
#define TT_NEO_AWM_WRAP_AWM_GLOBAL_A_MEAS_STATUS_REG_ADDR (0x03020040)
#define TT_NEO_AWM_WRAP_AWM_GLOBAL_A_EXT_FREQ_REG_OFFSET (0x00000044)
#define TT_NEO_AWM_WRAP_AWM_GLOBAL_A_EXT_FREQ_REG_ADDR (0x03020044)
#define TT_NEO_AWM_WRAP_AWM_GLOBAL_A_EXT_REF_REG_OFFSET (0x00000048)
#define TT_NEO_AWM_WRAP_AWM_GLOBAL_A_EXT_REF_REG_ADDR (0x03020048)
#define TT_NEO_AWM_WRAP_AWM_GLOBAL_A_EXT_DROOP_DUR0_REG_OFFSET (0x0000004C)
#define TT_NEO_AWM_WRAP_AWM_GLOBAL_A_EXT_DROOP_DUR0_REG_ADDR (0x0302004C)
#define TT_NEO_AWM_WRAP_AWM_GLOBAL_A_EXT_DROOP_DUR1_REG_OFFSET (0x00000050)
#define TT_NEO_AWM_WRAP_AWM_GLOBAL_A_EXT_DROOP_DUR1_REG_ADDR (0x03020050)
#define TT_NEO_AWM_WRAP_AWM_GLOBAL_A_EXT_DROOP_DUR2_REG_OFFSET (0x00000054)
#define TT_NEO_AWM_WRAP_AWM_GLOBAL_A_EXT_DROOP_DUR2_REG_ADDR (0x03020054)
#define TT_NEO_AWM_WRAP_AWM_GLOBAL_A_EXT_DROOP_DUR3_REG_OFFSET (0x00000058)
#define TT_NEO_AWM_WRAP_AWM_GLOBAL_A_EXT_DROOP_DUR3_REG_ADDR (0x03020058)
#define TT_NEO_AWM_WRAP_AWM_GLOBAL_A_EXT_DROOP_TRAN01_REG_OFFSET (0x0000005C)
#define TT_NEO_AWM_WRAP_AWM_GLOBAL_A_EXT_DROOP_TRAN01_REG_ADDR (0x0302005C)
#define TT_NEO_AWM_WRAP_AWM_GLOBAL_A_EXT_DROOP_TRAN23_REG_OFFSET (0x00000060)
#define TT_NEO_AWM_WRAP_AWM_GLOBAL_A_EXT_DROOP_TRAN23_REG_ADDR (0x03020060)
#define TT_NEO_AWM_WRAP_AWM_GLOBAL_A_EXT_FLOOR_LOOPS_REG_OFFSET (0x00000064)
#define TT_NEO_AWM_WRAP_AWM_GLOBAL_A_EXT_FLOOR_LOOPS_REG_ADDR (0x03020064)
#define TT_NEO_AWM_WRAP_AWM_GLOBAL_A_EXT_FLOOR1_DURATION0_REG_OFFSET (0x00000068)
#define TT_NEO_AWM_WRAP_AWM_GLOBAL_A_EXT_FLOOR1_DURATION0_REG_ADDR (0x03020068)
#define TT_NEO_AWM_WRAP_AWM_GLOBAL_A_EXT_FLOOR2_DURATION0_REG_OFFSET (0x0000006C)
#define TT_NEO_AWM_WRAP_AWM_GLOBAL_A_EXT_FLOOR2_DURATION0_REG_ADDR (0x0302006C)
#define TT_NEO_AWM_WRAP_AWM_GLOBAL_A_EXT_FLOOR3_DURATION0_REG_OFFSET (0x00000070)
#define TT_NEO_AWM_WRAP_AWM_GLOBAL_A_EXT_FLOOR3_DURATION0_REG_ADDR (0x03020070)
#define TT_NEO_AWM_WRAP_AWM_GLOBAL_A_EXT_FLOOR1_DURATION1_REG_OFFSET (0x00000074)
#define TT_NEO_AWM_WRAP_AWM_GLOBAL_A_EXT_FLOOR1_DURATION1_REG_ADDR (0x03020074)
#define TT_NEO_AWM_WRAP_AWM_GLOBAL_A_EXT_FLOOR2_DURATION1_REG_OFFSET (0x00000078)
#define TT_NEO_AWM_WRAP_AWM_GLOBAL_A_EXT_FLOOR2_DURATION1_REG_ADDR (0x03020078)
#define TT_NEO_AWM_WRAP_AWM_GLOBAL_A_EXT_FLOOR3_DURATION1_REG_OFFSET (0x0000007C)
#define TT_NEO_AWM_WRAP_AWM_GLOBAL_A_EXT_FLOOR3_DURATION1_REG_ADDR (0x0302007C)
#define TT_NEO_AWM_WRAP_AWM_GLOBAL_A_EXT_FLOOR1_DURATION2_REG_OFFSET (0x00000080)
#define TT_NEO_AWM_WRAP_AWM_GLOBAL_A_EXT_FLOOR1_DURATION2_REG_ADDR (0x03020080)
#define TT_NEO_AWM_WRAP_AWM_GLOBAL_A_EXT_FLOOR2_DURATION2_REG_OFFSET (0x00000084)
#define TT_NEO_AWM_WRAP_AWM_GLOBAL_A_EXT_FLOOR2_DURATION2_REG_ADDR (0x03020084)
#define TT_NEO_AWM_WRAP_AWM_GLOBAL_A_EXT_FLOOR3_DURATION2_REG_OFFSET (0x00000088)
#define TT_NEO_AWM_WRAP_AWM_GLOBAL_A_EXT_FLOOR3_DURATION2_REG_ADDR (0x03020088)
#define TT_NEO_AWM_WRAP_AWM_GLOBAL_A_EXT_SAFETY_DURATION0_REG_OFFSET (0x0000008C)
#define TT_NEO_AWM_WRAP_AWM_GLOBAL_A_EXT_SAFETY_DURATION0_REG_ADDR (0x0302008C)
#define TT_NEO_AWM_WRAP_AWM_GLOBAL_A_EXT_SAFETY_DURATION1_REG_OFFSET (0x00000090)
#define TT_NEO_AWM_WRAP_AWM_GLOBAL_A_EXT_SAFETY_DURATION1_REG_ADDR (0x03020090)
#define TT_NEO_AWM_WRAP_AWM_GLOBAL_A_EXT_SAFETY_DURATION2_REG_OFFSET (0x00000094)
#define TT_NEO_AWM_WRAP_AWM_GLOBAL_A_EXT_SAFETY_DURATION2_REG_ADDR (0x03020094)
#define TT_NEO_AWM_WRAP_AWM_GLOBAL_A_LOCK_STATUS_REG_OFFSET (0x00000098)
#define TT_NEO_AWM_WRAP_AWM_GLOBAL_A_LOCK_STATUS_REG_ADDR (0x03020098)
#define TT_NEO_AWM_WRAP_AWM_GLOBAL_A_LOCK_MONITOR_0_REG_OFFSET (0x0000009C)
#define TT_NEO_AWM_WRAP_AWM_GLOBAL_A_LOCK_MONITOR_0_REG_ADDR (0x0302009C)
#define TT_NEO_AWM_WRAP_AWM_GLOBAL_A_LOCK_MONITOR_1_REG_OFFSET (0x000000A0)
#define TT_NEO_AWM_WRAP_AWM_GLOBAL_A_LOCK_MONITOR_1_REG_ADDR (0x030200A0)
#define TT_NEO_AWM_WRAP_AWM_GLOBAL_A_LOCK_MONITOR_2_REG_OFFSET (0x000000A4)
#define TT_NEO_AWM_WRAP_AWM_GLOBAL_A_LOCK_MONITOR_2_REG_ADDR (0x030200A4)
#define TT_NEO_AWM_WRAP_AWM_GLOBAL_A_DROOP_PAUSE_REG_OFFSET (0x000000A8)
#define TT_NEO_AWM_WRAP_AWM_GLOBAL_A_DROOP_PAUSE_REG_ADDR (0x030200A8)

//==============================================================================
// Addresses for Address Map: FREQUENCY0_a
//==============================================================================

#define TT_NEO_AWM_WRAP_AWM_FREQUENCY0_A_REG_MAP_BASE_ADDR (0x03020100)
#define TT_NEO_AWM_WRAP_AWM_FREQUENCY0_A_REG_MAP_SIZE (0x0000001E)

#define TT_NEO_AWM_WRAP_AWM_FREQUENCY0_A_FCW_INT0_REG_OFFSET (0x00000000)
#define TT_NEO_AWM_WRAP_AWM_FREQUENCY0_A_FCW_INT0_REG_ADDR (0x03020100)
#define TT_NEO_AWM_WRAP_AWM_FREQUENCY0_A_FCW_INT1_REG_OFFSET (0x00000004)
#define TT_NEO_AWM_WRAP_AWM_FREQUENCY0_A_FCW_INT1_REG_ADDR (0x03020104)
#define TT_NEO_AWM_WRAP_AWM_FREQUENCY0_A_FCW_FRAC_REG_OFFSET (0x00000008)
#define TT_NEO_AWM_WRAP_AWM_FREQUENCY0_A_FCW_FRAC_REG_ADDR (0x03020108)
#define TT_NEO_AWM_WRAP_AWM_FREQUENCY0_A_FCW_FRAC1_REG_OFFSET (0x0000000C)
#define TT_NEO_AWM_WRAP_AWM_FREQUENCY0_A_FCW_FRAC1_REG_ADDR (0x0302010C)
#define TT_NEO_AWM_WRAP_AWM_FREQUENCY0_A_FCW_FRAC2_REG_OFFSET (0x00000010)
#define TT_NEO_AWM_WRAP_AWM_FREQUENCY0_A_FCW_FRAC2_REG_ADDR (0x03020110)
#define TT_NEO_AWM_WRAP_AWM_FREQUENCY0_A_FCW_FRAC3_REG_OFFSET (0x00000014)
#define TT_NEO_AWM_WRAP_AWM_FREQUENCY0_A_FCW_FRAC3_REG_ADDR (0x03020114)
#define TT_NEO_AWM_WRAP_AWM_FREQUENCY0_A_PREDIV_REG_OFFSET (0x00000018)
#define TT_NEO_AWM_WRAP_AWM_FREQUENCY0_A_PREDIV_REG_ADDR (0x03020118)
#define TT_NEO_AWM_WRAP_AWM_FREQUENCY0_A_FREQ_ACQ_ENABLES_REG_OFFSET (0x0000001C)
#define TT_NEO_AWM_WRAP_AWM_FREQUENCY0_A_FREQ_ACQ_ENABLES_REG_ADDR (0x0302011C)

//==============================================================================
// Addresses for Address Map: FREQUENCY1_a
//==============================================================================

#define TT_NEO_AWM_WRAP_AWM_FREQUENCY1_A_REG_MAP_BASE_ADDR (0x03020140)
#define TT_NEO_AWM_WRAP_AWM_FREQUENCY1_A_REG_MAP_SIZE (0x0000001E)

#define TT_NEO_AWM_WRAP_AWM_FREQUENCY1_A_FCW_INT0_REG_OFFSET (0x00000000)
#define TT_NEO_AWM_WRAP_AWM_FREQUENCY1_A_FCW_INT0_REG_ADDR (0x03020140)
#define TT_NEO_AWM_WRAP_AWM_FREQUENCY1_A_FCW_INT1_REG_OFFSET (0x00000004)
#define TT_NEO_AWM_WRAP_AWM_FREQUENCY1_A_FCW_INT1_REG_ADDR (0x03020144)
#define TT_NEO_AWM_WRAP_AWM_FREQUENCY1_A_FCW_FRAC_REG_OFFSET (0x00000008)
#define TT_NEO_AWM_WRAP_AWM_FREQUENCY1_A_FCW_FRAC_REG_ADDR (0x03020148)
#define TT_NEO_AWM_WRAP_AWM_FREQUENCY1_A_FCW_FRAC1_REG_OFFSET (0x0000000C)
#define TT_NEO_AWM_WRAP_AWM_FREQUENCY1_A_FCW_FRAC1_REG_ADDR (0x0302014C)
#define TT_NEO_AWM_WRAP_AWM_FREQUENCY1_A_FCW_FRAC2_REG_OFFSET (0x00000010)
#define TT_NEO_AWM_WRAP_AWM_FREQUENCY1_A_FCW_FRAC2_REG_ADDR (0x03020150)
#define TT_NEO_AWM_WRAP_AWM_FREQUENCY1_A_FCW_FRAC3_REG_OFFSET (0x00000014)
#define TT_NEO_AWM_WRAP_AWM_FREQUENCY1_A_FCW_FRAC3_REG_ADDR (0x03020154)
#define TT_NEO_AWM_WRAP_AWM_FREQUENCY1_A_PREDIV_REG_OFFSET (0x00000018)
#define TT_NEO_AWM_WRAP_AWM_FREQUENCY1_A_PREDIV_REG_ADDR (0x03020158)
#define TT_NEO_AWM_WRAP_AWM_FREQUENCY1_A_FREQ_ACQ_ENABLES_REG_OFFSET (0x0000001C)
#define TT_NEO_AWM_WRAP_AWM_FREQUENCY1_A_FREQ_ACQ_ENABLES_REG_ADDR (0x0302015C)

//==============================================================================
// Addresses for Address Map: FREQUENCY2_a
//==============================================================================

#define TT_NEO_AWM_WRAP_AWM_FREQUENCY2_A_REG_MAP_BASE_ADDR (0x03020180)
#define TT_NEO_AWM_WRAP_AWM_FREQUENCY2_A_REG_MAP_SIZE (0x0000001E)

#define TT_NEO_AWM_WRAP_AWM_FREQUENCY2_A_FCW_INT0_REG_OFFSET (0x00000000)
#define TT_NEO_AWM_WRAP_AWM_FREQUENCY2_A_FCW_INT0_REG_ADDR (0x03020180)
#define TT_NEO_AWM_WRAP_AWM_FREQUENCY2_A_FCW_INT1_REG_OFFSET (0x00000004)
#define TT_NEO_AWM_WRAP_AWM_FREQUENCY2_A_FCW_INT1_REG_ADDR (0x03020184)
#define TT_NEO_AWM_WRAP_AWM_FREQUENCY2_A_FCW_FRAC_REG_OFFSET (0x00000008)
#define TT_NEO_AWM_WRAP_AWM_FREQUENCY2_A_FCW_FRAC_REG_ADDR (0x03020188)
#define TT_NEO_AWM_WRAP_AWM_FREQUENCY2_A_FCW_FRAC1_REG_OFFSET (0x0000000C)
#define TT_NEO_AWM_WRAP_AWM_FREQUENCY2_A_FCW_FRAC1_REG_ADDR (0x0302018C)
#define TT_NEO_AWM_WRAP_AWM_FREQUENCY2_A_FCW_FRAC2_REG_OFFSET (0x00000010)
#define TT_NEO_AWM_WRAP_AWM_FREQUENCY2_A_FCW_FRAC2_REG_ADDR (0x03020190)
#define TT_NEO_AWM_WRAP_AWM_FREQUENCY2_A_FCW_FRAC3_REG_OFFSET (0x00000014)
#define TT_NEO_AWM_WRAP_AWM_FREQUENCY2_A_FCW_FRAC3_REG_ADDR (0x03020194)
#define TT_NEO_AWM_WRAP_AWM_FREQUENCY2_A_PREDIV_REG_OFFSET (0x00000018)
#define TT_NEO_AWM_WRAP_AWM_FREQUENCY2_A_PREDIV_REG_ADDR (0x03020198)
#define TT_NEO_AWM_WRAP_AWM_FREQUENCY2_A_FREQ_ACQ_ENABLES_REG_OFFSET (0x0000001C)
#define TT_NEO_AWM_WRAP_AWM_FREQUENCY2_A_FREQ_ACQ_ENABLES_REG_ADDR (0x0302019C)

//==============================================================================
// Addresses for Address Map: FREQUENCY3_a
//==============================================================================

#define TT_NEO_AWM_WRAP_AWM_FREQUENCY3_A_REG_MAP_BASE_ADDR (0x030201C0)
#define TT_NEO_AWM_WRAP_AWM_FREQUENCY3_A_REG_MAP_SIZE (0x0000001E)

#define TT_NEO_AWM_WRAP_AWM_FREQUENCY3_A_FCW_INT0_REG_OFFSET (0x00000000)
#define TT_NEO_AWM_WRAP_AWM_FREQUENCY3_A_FCW_INT0_REG_ADDR (0x030201C0)
#define TT_NEO_AWM_WRAP_AWM_FREQUENCY3_A_FCW_INT1_REG_OFFSET (0x00000004)
#define TT_NEO_AWM_WRAP_AWM_FREQUENCY3_A_FCW_INT1_REG_ADDR (0x030201C4)
#define TT_NEO_AWM_WRAP_AWM_FREQUENCY3_A_FCW_FRAC_REG_OFFSET (0x00000008)
#define TT_NEO_AWM_WRAP_AWM_FREQUENCY3_A_FCW_FRAC_REG_ADDR (0x030201C8)
#define TT_NEO_AWM_WRAP_AWM_FREQUENCY3_A_FCW_FRAC1_REG_OFFSET (0x0000000C)
#define TT_NEO_AWM_WRAP_AWM_FREQUENCY3_A_FCW_FRAC1_REG_ADDR (0x030201CC)
#define TT_NEO_AWM_WRAP_AWM_FREQUENCY3_A_FCW_FRAC2_REG_OFFSET (0x00000010)
#define TT_NEO_AWM_WRAP_AWM_FREQUENCY3_A_FCW_FRAC2_REG_ADDR (0x030201D0)
#define TT_NEO_AWM_WRAP_AWM_FREQUENCY3_A_FCW_FRAC3_REG_OFFSET (0x00000014)
#define TT_NEO_AWM_WRAP_AWM_FREQUENCY3_A_FCW_FRAC3_REG_ADDR (0x030201D4)
#define TT_NEO_AWM_WRAP_AWM_FREQUENCY3_A_PREDIV_REG_OFFSET (0x00000018)
#define TT_NEO_AWM_WRAP_AWM_FREQUENCY3_A_PREDIV_REG_ADDR (0x030201D8)
#define TT_NEO_AWM_WRAP_AWM_FREQUENCY3_A_FREQ_ACQ_ENABLES_REG_OFFSET (0x0000001C)
#define TT_NEO_AWM_WRAP_AWM_FREQUENCY3_A_FREQ_ACQ_ENABLES_REG_ADDR (0x030201DC)

//==============================================================================
// Addresses for Address Map: FREQUENCY4_a
//==============================================================================

#define TT_NEO_AWM_WRAP_AWM_FREQUENCY4_A_REG_MAP_BASE_ADDR (0x03020200)
#define TT_NEO_AWM_WRAP_AWM_FREQUENCY4_A_REG_MAP_SIZE (0x0000001E)

#define TT_NEO_AWM_WRAP_AWM_FREQUENCY4_A_FCW_INT0_REG_OFFSET (0x00000000)
#define TT_NEO_AWM_WRAP_AWM_FREQUENCY4_A_FCW_INT0_REG_ADDR (0x03020200)
#define TT_NEO_AWM_WRAP_AWM_FREQUENCY4_A_FCW_INT1_REG_OFFSET (0x00000004)
#define TT_NEO_AWM_WRAP_AWM_FREQUENCY4_A_FCW_INT1_REG_ADDR (0x03020204)
#define TT_NEO_AWM_WRAP_AWM_FREQUENCY4_A_FCW_FRAC_REG_OFFSET (0x00000008)
#define TT_NEO_AWM_WRAP_AWM_FREQUENCY4_A_FCW_FRAC_REG_ADDR (0x03020208)
#define TT_NEO_AWM_WRAP_AWM_FREQUENCY4_A_FCW_FRAC1_REG_OFFSET (0x0000000C)
#define TT_NEO_AWM_WRAP_AWM_FREQUENCY4_A_FCW_FRAC1_REG_ADDR (0x0302020C)
#define TT_NEO_AWM_WRAP_AWM_FREQUENCY4_A_FCW_FRAC2_REG_OFFSET (0x00000010)
#define TT_NEO_AWM_WRAP_AWM_FREQUENCY4_A_FCW_FRAC2_REG_ADDR (0x03020210)
#define TT_NEO_AWM_WRAP_AWM_FREQUENCY4_A_FCW_FRAC3_REG_OFFSET (0x00000014)
#define TT_NEO_AWM_WRAP_AWM_FREQUENCY4_A_FCW_FRAC3_REG_ADDR (0x03020214)
#define TT_NEO_AWM_WRAP_AWM_FREQUENCY4_A_PREDIV_REG_OFFSET (0x00000018)
#define TT_NEO_AWM_WRAP_AWM_FREQUENCY4_A_PREDIV_REG_ADDR (0x03020218)
#define TT_NEO_AWM_WRAP_AWM_FREQUENCY4_A_FREQ_ACQ_ENABLES_REG_OFFSET (0x0000001C)
#define TT_NEO_AWM_WRAP_AWM_FREQUENCY4_A_FREQ_ACQ_ENABLES_REG_ADDR (0x0302021C)

//==============================================================================
// Addresses for Address Map: FREQUENCY5_a
//==============================================================================

#define TT_NEO_AWM_WRAP_AWM_FREQUENCY5_A_REG_MAP_BASE_ADDR (0x03020240)
#define TT_NEO_AWM_WRAP_AWM_FREQUENCY5_A_REG_MAP_SIZE (0x0000001E)

#define TT_NEO_AWM_WRAP_AWM_FREQUENCY5_A_FCW_INT0_REG_OFFSET (0x00000000)
#define TT_NEO_AWM_WRAP_AWM_FREQUENCY5_A_FCW_INT0_REG_ADDR (0x03020240)
#define TT_NEO_AWM_WRAP_AWM_FREQUENCY5_A_FCW_INT1_REG_OFFSET (0x00000004)
#define TT_NEO_AWM_WRAP_AWM_FREQUENCY5_A_FCW_INT1_REG_ADDR (0x03020244)
#define TT_NEO_AWM_WRAP_AWM_FREQUENCY5_A_FCW_FRAC_REG_OFFSET (0x00000008)
#define TT_NEO_AWM_WRAP_AWM_FREQUENCY5_A_FCW_FRAC_REG_ADDR (0x03020248)
#define TT_NEO_AWM_WRAP_AWM_FREQUENCY5_A_FCW_FRAC1_REG_OFFSET (0x0000000C)
#define TT_NEO_AWM_WRAP_AWM_FREQUENCY5_A_FCW_FRAC1_REG_ADDR (0x0302024C)
#define TT_NEO_AWM_WRAP_AWM_FREQUENCY5_A_FCW_FRAC2_REG_OFFSET (0x00000010)
#define TT_NEO_AWM_WRAP_AWM_FREQUENCY5_A_FCW_FRAC2_REG_ADDR (0x03020250)
#define TT_NEO_AWM_WRAP_AWM_FREQUENCY5_A_FCW_FRAC3_REG_OFFSET (0x00000014)
#define TT_NEO_AWM_WRAP_AWM_FREQUENCY5_A_FCW_FRAC3_REG_ADDR (0x03020254)
#define TT_NEO_AWM_WRAP_AWM_FREQUENCY5_A_PREDIV_REG_OFFSET (0x00000018)
#define TT_NEO_AWM_WRAP_AWM_FREQUENCY5_A_PREDIV_REG_ADDR (0x03020258)
#define TT_NEO_AWM_WRAP_AWM_FREQUENCY5_A_FREQ_ACQ_ENABLES_REG_OFFSET (0x0000001C)
#define TT_NEO_AWM_WRAP_AWM_FREQUENCY5_A_FREQ_ACQ_ENABLES_REG_ADDR (0x0302025C)

//==============================================================================
// Addresses for Address Map: CGM0_a
//==============================================================================

#define TT_NEO_AWM_WRAP_AWM_CGM0_A_REG_MAP_BASE_ADDR (0x03020280)
#define TT_NEO_AWM_WRAP_AWM_CGM0_A_REG_MAP_SIZE (0x00000062)

#define TT_NEO_AWM_WRAP_AWM_CGM0_A_ENABLES_REG_OFFSET (0x00000000)
#define TT_NEO_AWM_WRAP_AWM_CGM0_A_ENABLES_REG_ADDR (0x03020280)
#define TT_NEO_AWM_WRAP_AWM_CGM0_A_OPEN_LOOP_REG_OFFSET (0x00000004)
#define TT_NEO_AWM_WRAP_AWM_CGM0_A_OPEN_LOOP_REG_ADDR (0x03020284)
#define TT_NEO_AWM_WRAP_AWM_CGM0_A_DM0_READ_REG_OFFSET (0x00000020)
#define TT_NEO_AWM_WRAP_AWM_CGM0_A_DM0_READ_REG_ADDR (0x030202A0)
#define TT_NEO_AWM_WRAP_AWM_CGM0_A_DM1_READ_REG_OFFSET (0x00000024)
#define TT_NEO_AWM_WRAP_AWM_CGM0_A_DM1_READ_REG_ADDR (0x030202A4)
#define TT_NEO_AWM_WRAP_AWM_CGM0_A_DM2_READ_REG_OFFSET (0x00000028)
#define TT_NEO_AWM_WRAP_AWM_CGM0_A_DM2_READ_REG_ADDR (0x030202A8)
#define TT_NEO_AWM_WRAP_AWM_CGM0_A_DM3_READ_REG_OFFSET (0x0000002C)
#define TT_NEO_AWM_WRAP_AWM_CGM0_A_DM3_READ_REG_ADDR (0x030202AC)
#define TT_NEO_AWM_WRAP_AWM_CGM0_A_CGM_STATUS_REG_OFFSET (0x00000030)
#define TT_NEO_AWM_WRAP_AWM_CGM0_A_CGM_STATUS_REG_ADDR (0x030202B0)
#define TT_NEO_AWM_WRAP_AWM_CGM0_A_DM0_CONFIG_REG_OFFSET (0x00000034)
#define TT_NEO_AWM_WRAP_AWM_CGM0_A_DM0_CONFIG_REG_ADDR (0x030202B4)
#define TT_NEO_AWM_WRAP_AWM_CGM0_A_FREQ_MONITOR_CONFIG_REG_OFFSET (0x00000054)
#define TT_NEO_AWM_WRAP_AWM_CGM0_A_FREQ_MONITOR_CONFIG_REG_ADDR (0x030202D4)
#define TT_NEO_AWM_WRAP_AWM_CGM0_A_FREQ_MONITOR_COUNT_REG_OFFSET (0x00000058)
#define TT_NEO_AWM_WRAP_AWM_CGM0_A_FREQ_MONITOR_COUNT_REG_ADDR (0x030202D8)
#define TT_NEO_AWM_WRAP_AWM_CGM0_A_DCO_CODE_INST_READ_REG_OFFSET (0x00000060)
#define TT_NEO_AWM_WRAP_AWM_CGM0_A_DCO_CODE_INST_READ_REG_ADDR (0x030202E0)

//==============================================================================
// Addresses for Address Map: CGM1_a
//==============================================================================

#define TT_NEO_AWM_WRAP_AWM_CGM1_A_REG_MAP_BASE_ADDR (0x03020380)
#define TT_NEO_AWM_WRAP_AWM_CGM1_A_REG_MAP_SIZE (0x00000062)

#define TT_NEO_AWM_WRAP_AWM_CGM1_A_ENABLES_REG_OFFSET (0x00000000)
#define TT_NEO_AWM_WRAP_AWM_CGM1_A_ENABLES_REG_ADDR (0x03020380)
#define TT_NEO_AWM_WRAP_AWM_CGM1_A_OPEN_LOOP_REG_OFFSET (0x00000004)
#define TT_NEO_AWM_WRAP_AWM_CGM1_A_OPEN_LOOP_REG_ADDR (0x03020384)
#define TT_NEO_AWM_WRAP_AWM_CGM1_A_DM0_READ_REG_OFFSET (0x00000020)
#define TT_NEO_AWM_WRAP_AWM_CGM1_A_DM0_READ_REG_ADDR (0x030203A0)
#define TT_NEO_AWM_WRAP_AWM_CGM1_A_DM1_READ_REG_OFFSET (0x00000024)
#define TT_NEO_AWM_WRAP_AWM_CGM1_A_DM1_READ_REG_ADDR (0x030203A4)
#define TT_NEO_AWM_WRAP_AWM_CGM1_A_DM2_READ_REG_OFFSET (0x00000028)
#define TT_NEO_AWM_WRAP_AWM_CGM1_A_DM2_READ_REG_ADDR (0x030203A8)
#define TT_NEO_AWM_WRAP_AWM_CGM1_A_DM3_READ_REG_OFFSET (0x0000002C)
#define TT_NEO_AWM_WRAP_AWM_CGM1_A_DM3_READ_REG_ADDR (0x030203AC)
#define TT_NEO_AWM_WRAP_AWM_CGM1_A_CGM_STATUS_REG_OFFSET (0x00000030)
#define TT_NEO_AWM_WRAP_AWM_CGM1_A_CGM_STATUS_REG_ADDR (0x030203B0)
#define TT_NEO_AWM_WRAP_AWM_CGM1_A_DM0_CONFIG_REG_OFFSET (0x00000034)
#define TT_NEO_AWM_WRAP_AWM_CGM1_A_DM0_CONFIG_REG_ADDR (0x030203B4)
#define TT_NEO_AWM_WRAP_AWM_CGM1_A_FREQ_MONITOR_CONFIG_REG_OFFSET (0x00000054)
#define TT_NEO_AWM_WRAP_AWM_CGM1_A_FREQ_MONITOR_CONFIG_REG_ADDR (0x030203D4)
#define TT_NEO_AWM_WRAP_AWM_CGM1_A_FREQ_MONITOR_COUNT_REG_OFFSET (0x00000058)
#define TT_NEO_AWM_WRAP_AWM_CGM1_A_FREQ_MONITOR_COUNT_REG_ADDR (0x030203D8)
#define TT_NEO_AWM_WRAP_AWM_CGM1_A_DCO_CODE_INST_READ_REG_OFFSET (0x00000060)
#define TT_NEO_AWM_WRAP_AWM_CGM1_A_DCO_CODE_INST_READ_REG_ADDR (0x030203E0)

//==============================================================================
// Addresses for Address Map: CGM2_a
//==============================================================================

#define TT_NEO_AWM_WRAP_AWM_CGM2_A_REG_MAP_BASE_ADDR (0x03020480)
#define TT_NEO_AWM_WRAP_AWM_CGM2_A_REG_MAP_SIZE (0x00000062)

#define TT_NEO_AWM_WRAP_AWM_CGM2_A_ENABLES_REG_OFFSET (0x00000000)
#define TT_NEO_AWM_WRAP_AWM_CGM2_A_ENABLES_REG_ADDR (0x03020480)
#define TT_NEO_AWM_WRAP_AWM_CGM2_A_OPEN_LOOP_REG_OFFSET (0x00000004)
#define TT_NEO_AWM_WRAP_AWM_CGM2_A_OPEN_LOOP_REG_ADDR (0x03020484)
#define TT_NEO_AWM_WRAP_AWM_CGM2_A_DM0_READ_REG_OFFSET (0x00000020)
#define TT_NEO_AWM_WRAP_AWM_CGM2_A_DM0_READ_REG_ADDR (0x030204A0)
#define TT_NEO_AWM_WRAP_AWM_CGM2_A_DM1_READ_REG_OFFSET (0x00000024)
#define TT_NEO_AWM_WRAP_AWM_CGM2_A_DM1_READ_REG_ADDR (0x030204A4)
#define TT_NEO_AWM_WRAP_AWM_CGM2_A_DM2_READ_REG_OFFSET (0x00000028)
#define TT_NEO_AWM_WRAP_AWM_CGM2_A_DM2_READ_REG_ADDR (0x030204A8)
#define TT_NEO_AWM_WRAP_AWM_CGM2_A_DM3_READ_REG_OFFSET (0x0000002C)
#define TT_NEO_AWM_WRAP_AWM_CGM2_A_DM3_READ_REG_ADDR (0x030204AC)
#define TT_NEO_AWM_WRAP_AWM_CGM2_A_CGM_STATUS_REG_OFFSET (0x00000030)
#define TT_NEO_AWM_WRAP_AWM_CGM2_A_CGM_STATUS_REG_ADDR (0x030204B0)
#define TT_NEO_AWM_WRAP_AWM_CGM2_A_DM0_CONFIG_REG_OFFSET (0x00000034)
#define TT_NEO_AWM_WRAP_AWM_CGM2_A_DM0_CONFIG_REG_ADDR (0x030204B4)
#define TT_NEO_AWM_WRAP_AWM_CGM2_A_FREQ_MONITOR_CONFIG_REG_OFFSET (0x00000054)
#define TT_NEO_AWM_WRAP_AWM_CGM2_A_FREQ_MONITOR_CONFIG_REG_ADDR (0x030204D4)
#define TT_NEO_AWM_WRAP_AWM_CGM2_A_FREQ_MONITOR_COUNT_REG_OFFSET (0x00000058)
#define TT_NEO_AWM_WRAP_AWM_CGM2_A_FREQ_MONITOR_COUNT_REG_ADDR (0x030204D8)
#define TT_NEO_AWM_WRAP_AWM_CGM2_A_DCO_CODE_INST_READ_REG_OFFSET (0x00000060)
#define TT_NEO_AWM_WRAP_AWM_CGM2_A_DCO_CODE_INST_READ_REG_ADDR (0x030204E0)

//==============================================================================
// Addresses for Address Map: droop_0
//==============================================================================

#define TT_NEO_AWM_WRAP_DROOP_0_REG_MAP_BASE_ADDR (0x03020500)
#define TT_NEO_AWM_WRAP_DROOP_0_REG_MAP_SIZE (0x000000F2)

#define TT_NEO_AWM_WRAP_DROOP_0_ENABLES_REG_OFFSET (0x00000000)
#define TT_NEO_AWM_WRAP_DROOP_0_ENABLES_REG_ADDR (0x03020500)
#define TT_NEO_AWM_WRAP_DROOP_0_SAMPLE_STROBE_REG_OFFSET (0x00000004)
#define TT_NEO_AWM_WRAP_DROOP_0_SAMPLE_STROBE_REG_ADDR (0x03020504)
#define TT_NEO_AWM_WRAP_DROOP_0_TARGET_MONITOR_CODE_REG_OFFSET (0x00000008)
#define TT_NEO_AWM_WRAP_DROOP_0_TARGET_MONITOR_CODE_REG_ADDR (0x03020508)
#define TT_NEO_AWM_WRAP_DROOP_0_CONFIG_REG_OFFSET (0x0000000C)
#define TT_NEO_AWM_WRAP_DROOP_0_CONFIG_REG_ADDR (0x0302050C)
#define TT_NEO_AWM_WRAP_DROOP_0_MEAS_DURATION0_REG_OFFSET (0x00000010)
#define TT_NEO_AWM_WRAP_DROOP_0_MEAS_DURATION0_REG_ADDR (0x03020510)
#define TT_NEO_AWM_WRAP_DROOP_0_MEAS_DURATION1_REG_OFFSET (0x00000014)
#define TT_NEO_AWM_WRAP_DROOP_0_MEAS_DURATION1_REG_ADDR (0x03020514)
#define TT_NEO_AWM_WRAP_DROOP_0_LONG_TERM_MAX_CODE_REG_OFFSET (0x00000018)
#define TT_NEO_AWM_WRAP_DROOP_0_LONG_TERM_MAX_CODE_REG_ADDR (0x03020518)
#define TT_NEO_AWM_WRAP_DROOP_0_LONG_TERM_MIN_CODE_REG_OFFSET (0x0000001C)
#define TT_NEO_AWM_WRAP_DROOP_0_LONG_TERM_MIN_CODE_REG_ADDR (0x0302051C)
#define TT_NEO_AWM_WRAP_DROOP_0_EXT_DROOP_DUR0_REG_OFFSET (0x00000020)
#define TT_NEO_AWM_WRAP_DROOP_0_EXT_DROOP_DUR0_REG_ADDR (0x03020520)
#define TT_NEO_AWM_WRAP_DROOP_0_EXT_DROOP_DUR1_REG_OFFSET (0x00000024)
#define TT_NEO_AWM_WRAP_DROOP_0_EXT_DROOP_DUR1_REG_ADDR (0x03020524)
#define TT_NEO_AWM_WRAP_DROOP_0_EXT_DROOP_DUR2_REG_OFFSET (0x00000028)
#define TT_NEO_AWM_WRAP_DROOP_0_EXT_DROOP_DUR2_REG_ADDR (0x03020528)
#define TT_NEO_AWM_WRAP_DROOP_0_EXT_DROOP_DUR3_REG_OFFSET (0x0000002C)
#define TT_NEO_AWM_WRAP_DROOP_0_EXT_DROOP_DUR3_REG_ADDR (0x0302052C)
#define TT_NEO_AWM_WRAP_DROOP_0_EXT_DROOP_TRAN_01_REG_OFFSET (0x00000030)
#define TT_NEO_AWM_WRAP_DROOP_0_EXT_DROOP_TRAN_01_REG_ADDR (0x03020530)
#define TT_NEO_AWM_WRAP_DROOP_0_EXT_DROOP_TRAN_23_REG_OFFSET (0x00000034)
#define TT_NEO_AWM_WRAP_DROOP_0_EXT_DROOP_TRAN_23_REG_ADDR (0x03020534)
#define TT_NEO_AWM_WRAP_DROOP_0_FORCE_REG_OFFSET (0x00000038)
#define TT_NEO_AWM_WRAP_DROOP_0_FORCE_REG_ADDR (0x03020538)
#define TT_NEO_AWM_WRAP_DROOP_0_SAMPLED_AVG_MONITOR_REG_OFFSET (0x0000003C)
#define TT_NEO_AWM_WRAP_DROOP_0_SAMPLED_AVG_MONITOR_REG_ADDR (0x0302053C)
#define TT_NEO_AWM_WRAP_DROOP_0_SAMPLED_DROOP_REG_OFFSET (0x00000040)
#define TT_NEO_AWM_WRAP_DROOP_0_SAMPLED_DROOP_REG_ADDR (0x03020540)
#define TT_NEO_AWM_WRAP_DROOP_0_SAMPLED_MONITOR_REG_OFFSET (0x00000044)
#define TT_NEO_AWM_WRAP_DROOP_0_SAMPLED_MONITOR_REG_ADDR (0x03020544)
#define TT_NEO_AWM_WRAP_DROOP_0_SAMPLED_DELAY_REG_OFFSET (0x00000048)
#define TT_NEO_AWM_WRAP_DROOP_0_SAMPLED_DELAY_REG_ADDR (0x03020548)
#define TT_NEO_AWM_WRAP_DROOP_0_CONFIG_SETTING_0_LW_REG_OFFSET (0x0000004C)
#define TT_NEO_AWM_WRAP_DROOP_0_CONFIG_SETTING_0_LW_REG_ADDR (0x0302054C)
#define TT_NEO_AWM_WRAP_DROOP_0_CONFIG_SETTING_0_HW_REG_OFFSET (0x00000050)
#define TT_NEO_AWM_WRAP_DROOP_0_CONFIG_SETTING_0_HW_REG_ADDR (0x03020550)
#define TT_NEO_AWM_WRAP_DROOP_0_CONFIG_SETTING_1_LW_REG_OFFSET (0x00000054)
#define TT_NEO_AWM_WRAP_DROOP_0_CONFIG_SETTING_1_LW_REG_ADDR (0x03020554)
#define TT_NEO_AWM_WRAP_DROOP_0_CONFIG_SETTING_1_HW_REG_OFFSET (0x00000058)
#define TT_NEO_AWM_WRAP_DROOP_0_CONFIG_SETTING_1_HW_REG_ADDR (0x03020558)
#define TT_NEO_AWM_WRAP_DROOP_0_CONFIG_SETTING_2_LW_REG_OFFSET (0x0000005C)
#define TT_NEO_AWM_WRAP_DROOP_0_CONFIG_SETTING_2_LW_REG_ADDR (0x0302055C)
#define TT_NEO_AWM_WRAP_DROOP_0_CONFIG_SETTING_2_HW_REG_OFFSET (0x00000060)
#define TT_NEO_AWM_WRAP_DROOP_0_CONFIG_SETTING_2_HW_REG_ADDR (0x03020560)
#define TT_NEO_AWM_WRAP_DROOP_0_CONFIG_SETTING_3_LW_REG_OFFSET (0x00000064)
#define TT_NEO_AWM_WRAP_DROOP_0_CONFIG_SETTING_3_LW_REG_ADDR (0x03020564)
#define TT_NEO_AWM_WRAP_DROOP_0_CONFIG_SETTING_3_HW_REG_OFFSET (0x00000068)
#define TT_NEO_AWM_WRAP_DROOP_0_CONFIG_SETTING_3_HW_REG_ADDR (0x03020568)
#define TT_NEO_AWM_WRAP_DROOP_0_CONFIG_SETTING_4_LW_REG_OFFSET (0x0000006C)
#define TT_NEO_AWM_WRAP_DROOP_0_CONFIG_SETTING_4_LW_REG_ADDR (0x0302056C)
#define TT_NEO_AWM_WRAP_DROOP_0_CONFIG_SETTING_4_HW_REG_OFFSET (0x00000070)
#define TT_NEO_AWM_WRAP_DROOP_0_CONFIG_SETTING_4_HW_REG_ADDR (0x03020570)
#define TT_NEO_AWM_WRAP_DROOP_0_CONFIG_SETTING_5_LW_REG_OFFSET (0x00000074)
#define TT_NEO_AWM_WRAP_DROOP_0_CONFIG_SETTING_5_LW_REG_ADDR (0x03020574)
#define TT_NEO_AWM_WRAP_DROOP_0_CONFIG_SETTING_5_HW_REG_OFFSET (0x00000078)
#define TT_NEO_AWM_WRAP_DROOP_0_CONFIG_SETTING_5_HW_REG_ADDR (0x03020578)
#define TT_NEO_AWM_WRAP_DROOP_0_CONFIG_SETTING_6_LW_REG_OFFSET (0x0000007C)
#define TT_NEO_AWM_WRAP_DROOP_0_CONFIG_SETTING_6_LW_REG_ADDR (0x0302057C)
#define TT_NEO_AWM_WRAP_DROOP_0_CONFIG_SETTING_6_HW_REG_OFFSET (0x00000080)
#define TT_NEO_AWM_WRAP_DROOP_0_CONFIG_SETTING_6_HW_REG_ADDR (0x03020580)
#define TT_NEO_AWM_WRAP_DROOP_0_CONFIG_SETTING_7_LW_REG_OFFSET (0x00000084)
#define TT_NEO_AWM_WRAP_DROOP_0_CONFIG_SETTING_7_LW_REG_ADDR (0x03020584)
#define TT_NEO_AWM_WRAP_DROOP_0_CONFIG_SETTING_7_HW_REG_OFFSET (0x00000088)
#define TT_NEO_AWM_WRAP_DROOP_0_CONFIG_SETTING_7_HW_REG_ADDR (0x03020588)
#define TT_NEO_AWM_WRAP_DROOP_0_CONFIG_SETTING_8_LW_REG_OFFSET (0x0000008C)
#define TT_NEO_AWM_WRAP_DROOP_0_CONFIG_SETTING_8_LW_REG_ADDR (0x0302058C)
#define TT_NEO_AWM_WRAP_DROOP_0_CONFIG_SETTING_8_HW_REG_OFFSET (0x00000090)
#define TT_NEO_AWM_WRAP_DROOP_0_CONFIG_SETTING_8_HW_REG_ADDR (0x03020590)
#define TT_NEO_AWM_WRAP_DROOP_0_CONFIG_SETTING_9_LW_REG_OFFSET (0x00000094)
#define TT_NEO_AWM_WRAP_DROOP_0_CONFIG_SETTING_9_LW_REG_ADDR (0x03020594)
#define TT_NEO_AWM_WRAP_DROOP_0_CONFIG_SETTING_9_HW_REG_OFFSET (0x00000098)
#define TT_NEO_AWM_WRAP_DROOP_0_CONFIG_SETTING_9_HW_REG_ADDR (0x03020598)
#define TT_NEO_AWM_WRAP_DROOP_0_CONFIG_SETTING_10_LW_REG_OFFSET (0x0000009C)
#define TT_NEO_AWM_WRAP_DROOP_0_CONFIG_SETTING_10_LW_REG_ADDR (0x0302059C)
#define TT_NEO_AWM_WRAP_DROOP_0_CONFIG_SETTING_10_HW_REG_OFFSET (0x000000A0)
#define TT_NEO_AWM_WRAP_DROOP_0_CONFIG_SETTING_10_HW_REG_ADDR (0x030205A0)
#define TT_NEO_AWM_WRAP_DROOP_0_CONFIG_SETTING_11_LW_REG_OFFSET (0x000000A4)
#define TT_NEO_AWM_WRAP_DROOP_0_CONFIG_SETTING_11_LW_REG_ADDR (0x030205A4)
#define TT_NEO_AWM_WRAP_DROOP_0_CONFIG_SETTING_11_HW_REG_OFFSET (0x000000A8)
#define TT_NEO_AWM_WRAP_DROOP_0_CONFIG_SETTING_11_HW_REG_ADDR (0x030205A8)
#define TT_NEO_AWM_WRAP_DROOP_0_CONFIG_SETTING_12_LW_REG_OFFSET (0x000000AC)
#define TT_NEO_AWM_WRAP_DROOP_0_CONFIG_SETTING_12_LW_REG_ADDR (0x030205AC)
#define TT_NEO_AWM_WRAP_DROOP_0_CONFIG_SETTING_12_HW_REG_OFFSET (0x000000B0)
#define TT_NEO_AWM_WRAP_DROOP_0_CONFIG_SETTING_12_HW_REG_ADDR (0x030205B0)
#define TT_NEO_AWM_WRAP_DROOP_0_CONFIG_SETTING_13_LW_REG_OFFSET (0x000000B4)
#define TT_NEO_AWM_WRAP_DROOP_0_CONFIG_SETTING_13_LW_REG_ADDR (0x030205B4)
#define TT_NEO_AWM_WRAP_DROOP_0_CONFIG_SETTING_13_HW_REG_OFFSET (0x000000B8)
#define TT_NEO_AWM_WRAP_DROOP_0_CONFIG_SETTING_13_HW_REG_ADDR (0x030205B8)
#define TT_NEO_AWM_WRAP_DROOP_0_CONFIG_SETTING_14_LW_REG_OFFSET (0x000000BC)
#define TT_NEO_AWM_WRAP_DROOP_0_CONFIG_SETTING_14_LW_REG_ADDR (0x030205BC)
#define TT_NEO_AWM_WRAP_DROOP_0_CONFIG_SETTING_14_HW_REG_OFFSET (0x000000C0)
#define TT_NEO_AWM_WRAP_DROOP_0_CONFIG_SETTING_14_HW_REG_ADDR (0x030205C0)
#define TT_NEO_AWM_WRAP_DROOP_0_CONFIG_SETTING_15_LW_REG_OFFSET (0x000000C4)
#define TT_NEO_AWM_WRAP_DROOP_0_CONFIG_SETTING_15_LW_REG_ADDR (0x030205C4)
#define TT_NEO_AWM_WRAP_DROOP_0_CONFIG_SETTING_15_HW_REG_OFFSET (0x000000C8)
#define TT_NEO_AWM_WRAP_DROOP_0_CONFIG_SETTING_15_HW_REG_ADDR (0x030205C8)
#define TT_NEO_AWM_WRAP_DROOP_0_CONFIG_SETTING_01_K2_REG_OFFSET (0x000000CC)
#define TT_NEO_AWM_WRAP_DROOP_0_CONFIG_SETTING_01_K2_REG_ADDR (0x030205CC)
#define TT_NEO_AWM_WRAP_DROOP_0_CONFIG_SETTING_23_K2_REG_OFFSET (0x000000D0)
#define TT_NEO_AWM_WRAP_DROOP_0_CONFIG_SETTING_23_K2_REG_ADDR (0x030205D0)
#define TT_NEO_AWM_WRAP_DROOP_0_CONFIG_SETTING_45_K2_REG_OFFSET (0x000000D4)
#define TT_NEO_AWM_WRAP_DROOP_0_CONFIG_SETTING_45_K2_REG_ADDR (0x030205D4)
#define TT_NEO_AWM_WRAP_DROOP_0_CONFIG_SETTING_67_K2_REG_OFFSET (0x000000D8)
#define TT_NEO_AWM_WRAP_DROOP_0_CONFIG_SETTING_67_K2_REG_ADDR (0x030205D8)
#define TT_NEO_AWM_WRAP_DROOP_0_CONFIG_SETTING_89_K2_REG_OFFSET (0x000000DC)
#define TT_NEO_AWM_WRAP_DROOP_0_CONFIG_SETTING_89_K2_REG_ADDR (0x030205DC)
#define TT_NEO_AWM_WRAP_DROOP_0_CONFIG_SETTING_1011_K2_REG_OFFSET (0x000000E0)
#define TT_NEO_AWM_WRAP_DROOP_0_CONFIG_SETTING_1011_K2_REG_ADDR (0x030205E0)
#define TT_NEO_AWM_WRAP_DROOP_0_CONFIG_SETTING_1213_K2_REG_OFFSET (0x000000E4)
#define TT_NEO_AWM_WRAP_DROOP_0_CONFIG_SETTING_1213_K2_REG_ADDR (0x030205E4)
#define TT_NEO_AWM_WRAP_DROOP_0_CONFIG_SETTING_1415_K2_REG_OFFSET (0x000000E8)
#define TT_NEO_AWM_WRAP_DROOP_0_CONFIG_SETTING_1415_K2_REG_ADDR (0x030205E8)
#define TT_NEO_AWM_WRAP_DROOP_0_PERCENT_DELAY_TH0_REG_OFFSET (0x000000EC)
#define TT_NEO_AWM_WRAP_DROOP_0_PERCENT_DELAY_TH0_REG_ADDR (0x030205EC)
#define TT_NEO_AWM_WRAP_DROOP_0_PERCENT_DELAY_TH1_REG_OFFSET (0x000000F0)
#define TT_NEO_AWM_WRAP_DROOP_0_PERCENT_DELAY_TH1_REG_ADDR (0x030205F0)

//==============================================================================
// Addresses for Address Map: droop_1
//==============================================================================

#define TT_NEO_AWM_WRAP_DROOP_1_REG_MAP_BASE_ADDR (0x03020600)
#define TT_NEO_AWM_WRAP_DROOP_1_REG_MAP_SIZE (0x000000F2)

#define TT_NEO_AWM_WRAP_DROOP_1_ENABLES_REG_OFFSET (0x00000000)
#define TT_NEO_AWM_WRAP_DROOP_1_ENABLES_REG_ADDR (0x03020600)
#define TT_NEO_AWM_WRAP_DROOP_1_SAMPLE_STROBE_REG_OFFSET (0x00000004)
#define TT_NEO_AWM_WRAP_DROOP_1_SAMPLE_STROBE_REG_ADDR (0x03020604)
#define TT_NEO_AWM_WRAP_DROOP_1_TARGET_MONITOR_CODE_REG_OFFSET (0x00000008)
#define TT_NEO_AWM_WRAP_DROOP_1_TARGET_MONITOR_CODE_REG_ADDR (0x03020608)
#define TT_NEO_AWM_WRAP_DROOP_1_CONFIG_REG_OFFSET (0x0000000C)
#define TT_NEO_AWM_WRAP_DROOP_1_CONFIG_REG_ADDR (0x0302060C)
#define TT_NEO_AWM_WRAP_DROOP_1_MEAS_DURATION0_REG_OFFSET (0x00000010)
#define TT_NEO_AWM_WRAP_DROOP_1_MEAS_DURATION0_REG_ADDR (0x03020610)
#define TT_NEO_AWM_WRAP_DROOP_1_MEAS_DURATION1_REG_OFFSET (0x00000014)
#define TT_NEO_AWM_WRAP_DROOP_1_MEAS_DURATION1_REG_ADDR (0x03020614)
#define TT_NEO_AWM_WRAP_DROOP_1_LONG_TERM_MAX_CODE_REG_OFFSET (0x00000018)
#define TT_NEO_AWM_WRAP_DROOP_1_LONG_TERM_MAX_CODE_REG_ADDR (0x03020618)
#define TT_NEO_AWM_WRAP_DROOP_1_LONG_TERM_MIN_CODE_REG_OFFSET (0x0000001C)
#define TT_NEO_AWM_WRAP_DROOP_1_LONG_TERM_MIN_CODE_REG_ADDR (0x0302061C)
#define TT_NEO_AWM_WRAP_DROOP_1_EXT_DROOP_DUR0_REG_OFFSET (0x00000020)
#define TT_NEO_AWM_WRAP_DROOP_1_EXT_DROOP_DUR0_REG_ADDR (0x03020620)
#define TT_NEO_AWM_WRAP_DROOP_1_EXT_DROOP_DUR1_REG_OFFSET (0x00000024)
#define TT_NEO_AWM_WRAP_DROOP_1_EXT_DROOP_DUR1_REG_ADDR (0x03020624)
#define TT_NEO_AWM_WRAP_DROOP_1_EXT_DROOP_DUR2_REG_OFFSET (0x00000028)
#define TT_NEO_AWM_WRAP_DROOP_1_EXT_DROOP_DUR2_REG_ADDR (0x03020628)
#define TT_NEO_AWM_WRAP_DROOP_1_EXT_DROOP_DUR3_REG_OFFSET (0x0000002C)
#define TT_NEO_AWM_WRAP_DROOP_1_EXT_DROOP_DUR3_REG_ADDR (0x0302062C)
#define TT_NEO_AWM_WRAP_DROOP_1_EXT_DROOP_TRAN_01_REG_OFFSET (0x00000030)
#define TT_NEO_AWM_WRAP_DROOP_1_EXT_DROOP_TRAN_01_REG_ADDR (0x03020630)
#define TT_NEO_AWM_WRAP_DROOP_1_EXT_DROOP_TRAN_23_REG_OFFSET (0x00000034)
#define TT_NEO_AWM_WRAP_DROOP_1_EXT_DROOP_TRAN_23_REG_ADDR (0x03020634)
#define TT_NEO_AWM_WRAP_DROOP_1_FORCE_REG_OFFSET (0x00000038)
#define TT_NEO_AWM_WRAP_DROOP_1_FORCE_REG_ADDR (0x03020638)
#define TT_NEO_AWM_WRAP_DROOP_1_SAMPLED_AVG_MONITOR_REG_OFFSET (0x0000003C)
#define TT_NEO_AWM_WRAP_DROOP_1_SAMPLED_AVG_MONITOR_REG_ADDR (0x0302063C)
#define TT_NEO_AWM_WRAP_DROOP_1_SAMPLED_DROOP_REG_OFFSET (0x00000040)
#define TT_NEO_AWM_WRAP_DROOP_1_SAMPLED_DROOP_REG_ADDR (0x03020640)
#define TT_NEO_AWM_WRAP_DROOP_1_SAMPLED_MONITOR_REG_OFFSET (0x00000044)
#define TT_NEO_AWM_WRAP_DROOP_1_SAMPLED_MONITOR_REG_ADDR (0x03020644)
#define TT_NEO_AWM_WRAP_DROOP_1_SAMPLED_DELAY_REG_OFFSET (0x00000048)
#define TT_NEO_AWM_WRAP_DROOP_1_SAMPLED_DELAY_REG_ADDR (0x03020648)
#define TT_NEO_AWM_WRAP_DROOP_1_CONFIG_SETTING_0_LW_REG_OFFSET (0x0000004C)
#define TT_NEO_AWM_WRAP_DROOP_1_CONFIG_SETTING_0_LW_REG_ADDR (0x0302064C)
#define TT_NEO_AWM_WRAP_DROOP_1_CONFIG_SETTING_0_HW_REG_OFFSET (0x00000050)
#define TT_NEO_AWM_WRAP_DROOP_1_CONFIG_SETTING_0_HW_REG_ADDR (0x03020650)
#define TT_NEO_AWM_WRAP_DROOP_1_CONFIG_SETTING_1_LW_REG_OFFSET (0x00000054)
#define TT_NEO_AWM_WRAP_DROOP_1_CONFIG_SETTING_1_LW_REG_ADDR (0x03020654)
#define TT_NEO_AWM_WRAP_DROOP_1_CONFIG_SETTING_1_HW_REG_OFFSET (0x00000058)
#define TT_NEO_AWM_WRAP_DROOP_1_CONFIG_SETTING_1_HW_REG_ADDR (0x03020658)
#define TT_NEO_AWM_WRAP_DROOP_1_CONFIG_SETTING_2_LW_REG_OFFSET (0x0000005C)
#define TT_NEO_AWM_WRAP_DROOP_1_CONFIG_SETTING_2_LW_REG_ADDR (0x0302065C)
#define TT_NEO_AWM_WRAP_DROOP_1_CONFIG_SETTING_2_HW_REG_OFFSET (0x00000060)
#define TT_NEO_AWM_WRAP_DROOP_1_CONFIG_SETTING_2_HW_REG_ADDR (0x03020660)
#define TT_NEO_AWM_WRAP_DROOP_1_CONFIG_SETTING_3_LW_REG_OFFSET (0x00000064)
#define TT_NEO_AWM_WRAP_DROOP_1_CONFIG_SETTING_3_LW_REG_ADDR (0x03020664)
#define TT_NEO_AWM_WRAP_DROOP_1_CONFIG_SETTING_3_HW_REG_OFFSET (0x00000068)
#define TT_NEO_AWM_WRAP_DROOP_1_CONFIG_SETTING_3_HW_REG_ADDR (0x03020668)
#define TT_NEO_AWM_WRAP_DROOP_1_CONFIG_SETTING_4_LW_REG_OFFSET (0x0000006C)
#define TT_NEO_AWM_WRAP_DROOP_1_CONFIG_SETTING_4_LW_REG_ADDR (0x0302066C)
#define TT_NEO_AWM_WRAP_DROOP_1_CONFIG_SETTING_4_HW_REG_OFFSET (0x00000070)
#define TT_NEO_AWM_WRAP_DROOP_1_CONFIG_SETTING_4_HW_REG_ADDR (0x03020670)
#define TT_NEO_AWM_WRAP_DROOP_1_CONFIG_SETTING_5_LW_REG_OFFSET (0x00000074)
#define TT_NEO_AWM_WRAP_DROOP_1_CONFIG_SETTING_5_LW_REG_ADDR (0x03020674)
#define TT_NEO_AWM_WRAP_DROOP_1_CONFIG_SETTING_5_HW_REG_OFFSET (0x00000078)
#define TT_NEO_AWM_WRAP_DROOP_1_CONFIG_SETTING_5_HW_REG_ADDR (0x03020678)
#define TT_NEO_AWM_WRAP_DROOP_1_CONFIG_SETTING_6_LW_REG_OFFSET (0x0000007C)
#define TT_NEO_AWM_WRAP_DROOP_1_CONFIG_SETTING_6_LW_REG_ADDR (0x0302067C)
#define TT_NEO_AWM_WRAP_DROOP_1_CONFIG_SETTING_6_HW_REG_OFFSET (0x00000080)
#define TT_NEO_AWM_WRAP_DROOP_1_CONFIG_SETTING_6_HW_REG_ADDR (0x03020680)
#define TT_NEO_AWM_WRAP_DROOP_1_CONFIG_SETTING_7_LW_REG_OFFSET (0x00000084)
#define TT_NEO_AWM_WRAP_DROOP_1_CONFIG_SETTING_7_LW_REG_ADDR (0x03020684)
#define TT_NEO_AWM_WRAP_DROOP_1_CONFIG_SETTING_7_HW_REG_OFFSET (0x00000088)
#define TT_NEO_AWM_WRAP_DROOP_1_CONFIG_SETTING_7_HW_REG_ADDR (0x03020688)
#define TT_NEO_AWM_WRAP_DROOP_1_CONFIG_SETTING_8_LW_REG_OFFSET (0x0000008C)
#define TT_NEO_AWM_WRAP_DROOP_1_CONFIG_SETTING_8_LW_REG_ADDR (0x0302068C)
#define TT_NEO_AWM_WRAP_DROOP_1_CONFIG_SETTING_8_HW_REG_OFFSET (0x00000090)
#define TT_NEO_AWM_WRAP_DROOP_1_CONFIG_SETTING_8_HW_REG_ADDR (0x03020690)
#define TT_NEO_AWM_WRAP_DROOP_1_CONFIG_SETTING_9_LW_REG_OFFSET (0x00000094)
#define TT_NEO_AWM_WRAP_DROOP_1_CONFIG_SETTING_9_LW_REG_ADDR (0x03020694)
#define TT_NEO_AWM_WRAP_DROOP_1_CONFIG_SETTING_9_HW_REG_OFFSET (0x00000098)
#define TT_NEO_AWM_WRAP_DROOP_1_CONFIG_SETTING_9_HW_REG_ADDR (0x03020698)
#define TT_NEO_AWM_WRAP_DROOP_1_CONFIG_SETTING_10_LW_REG_OFFSET (0x0000009C)
#define TT_NEO_AWM_WRAP_DROOP_1_CONFIG_SETTING_10_LW_REG_ADDR (0x0302069C)
#define TT_NEO_AWM_WRAP_DROOP_1_CONFIG_SETTING_10_HW_REG_OFFSET (0x000000A0)
#define TT_NEO_AWM_WRAP_DROOP_1_CONFIG_SETTING_10_HW_REG_ADDR (0x030206A0)
#define TT_NEO_AWM_WRAP_DROOP_1_CONFIG_SETTING_11_LW_REG_OFFSET (0x000000A4)
#define TT_NEO_AWM_WRAP_DROOP_1_CONFIG_SETTING_11_LW_REG_ADDR (0x030206A4)
#define TT_NEO_AWM_WRAP_DROOP_1_CONFIG_SETTING_11_HW_REG_OFFSET (0x000000A8)
#define TT_NEO_AWM_WRAP_DROOP_1_CONFIG_SETTING_11_HW_REG_ADDR (0x030206A8)
#define TT_NEO_AWM_WRAP_DROOP_1_CONFIG_SETTING_12_LW_REG_OFFSET (0x000000AC)
#define TT_NEO_AWM_WRAP_DROOP_1_CONFIG_SETTING_12_LW_REG_ADDR (0x030206AC)
#define TT_NEO_AWM_WRAP_DROOP_1_CONFIG_SETTING_12_HW_REG_OFFSET (0x000000B0)
#define TT_NEO_AWM_WRAP_DROOP_1_CONFIG_SETTING_12_HW_REG_ADDR (0x030206B0)
#define TT_NEO_AWM_WRAP_DROOP_1_CONFIG_SETTING_13_LW_REG_OFFSET (0x000000B4)
#define TT_NEO_AWM_WRAP_DROOP_1_CONFIG_SETTING_13_LW_REG_ADDR (0x030206B4)
#define TT_NEO_AWM_WRAP_DROOP_1_CONFIG_SETTING_13_HW_REG_OFFSET (0x000000B8)
#define TT_NEO_AWM_WRAP_DROOP_1_CONFIG_SETTING_13_HW_REG_ADDR (0x030206B8)
#define TT_NEO_AWM_WRAP_DROOP_1_CONFIG_SETTING_14_LW_REG_OFFSET (0x000000BC)
#define TT_NEO_AWM_WRAP_DROOP_1_CONFIG_SETTING_14_LW_REG_ADDR (0x030206BC)
#define TT_NEO_AWM_WRAP_DROOP_1_CONFIG_SETTING_14_HW_REG_OFFSET (0x000000C0)
#define TT_NEO_AWM_WRAP_DROOP_1_CONFIG_SETTING_14_HW_REG_ADDR (0x030206C0)
#define TT_NEO_AWM_WRAP_DROOP_1_CONFIG_SETTING_15_LW_REG_OFFSET (0x000000C4)
#define TT_NEO_AWM_WRAP_DROOP_1_CONFIG_SETTING_15_LW_REG_ADDR (0x030206C4)
#define TT_NEO_AWM_WRAP_DROOP_1_CONFIG_SETTING_15_HW_REG_OFFSET (0x000000C8)
#define TT_NEO_AWM_WRAP_DROOP_1_CONFIG_SETTING_15_HW_REG_ADDR (0x030206C8)
#define TT_NEO_AWM_WRAP_DROOP_1_CONFIG_SETTING_01_K2_REG_OFFSET (0x000000CC)
#define TT_NEO_AWM_WRAP_DROOP_1_CONFIG_SETTING_01_K2_REG_ADDR (0x030206CC)
#define TT_NEO_AWM_WRAP_DROOP_1_CONFIG_SETTING_23_K2_REG_OFFSET (0x000000D0)
#define TT_NEO_AWM_WRAP_DROOP_1_CONFIG_SETTING_23_K2_REG_ADDR (0x030206D0)
#define TT_NEO_AWM_WRAP_DROOP_1_CONFIG_SETTING_45_K2_REG_OFFSET (0x000000D4)
#define TT_NEO_AWM_WRAP_DROOP_1_CONFIG_SETTING_45_K2_REG_ADDR (0x030206D4)
#define TT_NEO_AWM_WRAP_DROOP_1_CONFIG_SETTING_67_K2_REG_OFFSET (0x000000D8)
#define TT_NEO_AWM_WRAP_DROOP_1_CONFIG_SETTING_67_K2_REG_ADDR (0x030206D8)
#define TT_NEO_AWM_WRAP_DROOP_1_CONFIG_SETTING_89_K2_REG_OFFSET (0x000000DC)
#define TT_NEO_AWM_WRAP_DROOP_1_CONFIG_SETTING_89_K2_REG_ADDR (0x030206DC)
#define TT_NEO_AWM_WRAP_DROOP_1_CONFIG_SETTING_1011_K2_REG_OFFSET (0x000000E0)
#define TT_NEO_AWM_WRAP_DROOP_1_CONFIG_SETTING_1011_K2_REG_ADDR (0x030206E0)
#define TT_NEO_AWM_WRAP_DROOP_1_CONFIG_SETTING_1213_K2_REG_OFFSET (0x000000E4)
#define TT_NEO_AWM_WRAP_DROOP_1_CONFIG_SETTING_1213_K2_REG_ADDR (0x030206E4)
#define TT_NEO_AWM_WRAP_DROOP_1_CONFIG_SETTING_1415_K2_REG_OFFSET (0x000000E8)
#define TT_NEO_AWM_WRAP_DROOP_1_CONFIG_SETTING_1415_K2_REG_ADDR (0x030206E8)
#define TT_NEO_AWM_WRAP_DROOP_1_PERCENT_DELAY_TH0_REG_OFFSET (0x000000EC)
#define TT_NEO_AWM_WRAP_DROOP_1_PERCENT_DELAY_TH0_REG_ADDR (0x030206EC)
#define TT_NEO_AWM_WRAP_DROOP_1_PERCENT_DELAY_TH1_REG_OFFSET (0x000000F0)
#define TT_NEO_AWM_WRAP_DROOP_1_PERCENT_DELAY_TH1_REG_ADDR (0x030206F0)

//==============================================================================
// Addresses for Address Map: droop_2
//==============================================================================

#define TT_NEO_AWM_WRAP_DROOP_2_REG_MAP_BASE_ADDR (0x03020700)
#define TT_NEO_AWM_WRAP_DROOP_2_REG_MAP_SIZE (0x000000F2)

#define TT_NEO_AWM_WRAP_DROOP_2_ENABLES_REG_OFFSET (0x00000000)
#define TT_NEO_AWM_WRAP_DROOP_2_ENABLES_REG_ADDR (0x03020700)
#define TT_NEO_AWM_WRAP_DROOP_2_SAMPLE_STROBE_REG_OFFSET (0x00000004)
#define TT_NEO_AWM_WRAP_DROOP_2_SAMPLE_STROBE_REG_ADDR (0x03020704)
#define TT_NEO_AWM_WRAP_DROOP_2_TARGET_MONITOR_CODE_REG_OFFSET (0x00000008)
#define TT_NEO_AWM_WRAP_DROOP_2_TARGET_MONITOR_CODE_REG_ADDR (0x03020708)
#define TT_NEO_AWM_WRAP_DROOP_2_CONFIG_REG_OFFSET (0x0000000C)
#define TT_NEO_AWM_WRAP_DROOP_2_CONFIG_REG_ADDR (0x0302070C)
#define TT_NEO_AWM_WRAP_DROOP_2_MEAS_DURATION0_REG_OFFSET (0x00000010)
#define TT_NEO_AWM_WRAP_DROOP_2_MEAS_DURATION0_REG_ADDR (0x03020710)
#define TT_NEO_AWM_WRAP_DROOP_2_MEAS_DURATION1_REG_OFFSET (0x00000014)
#define TT_NEO_AWM_WRAP_DROOP_2_MEAS_DURATION1_REG_ADDR (0x03020714)
#define TT_NEO_AWM_WRAP_DROOP_2_LONG_TERM_MAX_CODE_REG_OFFSET (0x00000018)
#define TT_NEO_AWM_WRAP_DROOP_2_LONG_TERM_MAX_CODE_REG_ADDR (0x03020718)
#define TT_NEO_AWM_WRAP_DROOP_2_LONG_TERM_MIN_CODE_REG_OFFSET (0x0000001C)
#define TT_NEO_AWM_WRAP_DROOP_2_LONG_TERM_MIN_CODE_REG_ADDR (0x0302071C)
#define TT_NEO_AWM_WRAP_DROOP_2_EXT_DROOP_DUR0_REG_OFFSET (0x00000020)
#define TT_NEO_AWM_WRAP_DROOP_2_EXT_DROOP_DUR0_REG_ADDR (0x03020720)
#define TT_NEO_AWM_WRAP_DROOP_2_EXT_DROOP_DUR1_REG_OFFSET (0x00000024)
#define TT_NEO_AWM_WRAP_DROOP_2_EXT_DROOP_DUR1_REG_ADDR (0x03020724)
#define TT_NEO_AWM_WRAP_DROOP_2_EXT_DROOP_DUR2_REG_OFFSET (0x00000028)
#define TT_NEO_AWM_WRAP_DROOP_2_EXT_DROOP_DUR2_REG_ADDR (0x03020728)
#define TT_NEO_AWM_WRAP_DROOP_2_EXT_DROOP_DUR3_REG_OFFSET (0x0000002C)
#define TT_NEO_AWM_WRAP_DROOP_2_EXT_DROOP_DUR3_REG_ADDR (0x0302072C)
#define TT_NEO_AWM_WRAP_DROOP_2_EXT_DROOP_TRAN_01_REG_OFFSET (0x00000030)
#define TT_NEO_AWM_WRAP_DROOP_2_EXT_DROOP_TRAN_01_REG_ADDR (0x03020730)
#define TT_NEO_AWM_WRAP_DROOP_2_EXT_DROOP_TRAN_23_REG_OFFSET (0x00000034)
#define TT_NEO_AWM_WRAP_DROOP_2_EXT_DROOP_TRAN_23_REG_ADDR (0x03020734)
#define TT_NEO_AWM_WRAP_DROOP_2_FORCE_REG_OFFSET (0x00000038)
#define TT_NEO_AWM_WRAP_DROOP_2_FORCE_REG_ADDR (0x03020738)
#define TT_NEO_AWM_WRAP_DROOP_2_SAMPLED_AVG_MONITOR_REG_OFFSET (0x0000003C)
#define TT_NEO_AWM_WRAP_DROOP_2_SAMPLED_AVG_MONITOR_REG_ADDR (0x0302073C)
#define TT_NEO_AWM_WRAP_DROOP_2_SAMPLED_DROOP_REG_OFFSET (0x00000040)
#define TT_NEO_AWM_WRAP_DROOP_2_SAMPLED_DROOP_REG_ADDR (0x03020740)
#define TT_NEO_AWM_WRAP_DROOP_2_SAMPLED_MONITOR_REG_OFFSET (0x00000044)
#define TT_NEO_AWM_WRAP_DROOP_2_SAMPLED_MONITOR_REG_ADDR (0x03020744)
#define TT_NEO_AWM_WRAP_DROOP_2_SAMPLED_DELAY_REG_OFFSET (0x00000048)
#define TT_NEO_AWM_WRAP_DROOP_2_SAMPLED_DELAY_REG_ADDR (0x03020748)
#define TT_NEO_AWM_WRAP_DROOP_2_CONFIG_SETTING_0_LW_REG_OFFSET (0x0000004C)
#define TT_NEO_AWM_WRAP_DROOP_2_CONFIG_SETTING_0_LW_REG_ADDR (0x0302074C)
#define TT_NEO_AWM_WRAP_DROOP_2_CONFIG_SETTING_0_HW_REG_OFFSET (0x00000050)
#define TT_NEO_AWM_WRAP_DROOP_2_CONFIG_SETTING_0_HW_REG_ADDR (0x03020750)
#define TT_NEO_AWM_WRAP_DROOP_2_CONFIG_SETTING_1_LW_REG_OFFSET (0x00000054)
#define TT_NEO_AWM_WRAP_DROOP_2_CONFIG_SETTING_1_LW_REG_ADDR (0x03020754)
#define TT_NEO_AWM_WRAP_DROOP_2_CONFIG_SETTING_1_HW_REG_OFFSET (0x00000058)
#define TT_NEO_AWM_WRAP_DROOP_2_CONFIG_SETTING_1_HW_REG_ADDR (0x03020758)
#define TT_NEO_AWM_WRAP_DROOP_2_CONFIG_SETTING_2_LW_REG_OFFSET (0x0000005C)
#define TT_NEO_AWM_WRAP_DROOP_2_CONFIG_SETTING_2_LW_REG_ADDR (0x0302075C)
#define TT_NEO_AWM_WRAP_DROOP_2_CONFIG_SETTING_2_HW_REG_OFFSET (0x00000060)
#define TT_NEO_AWM_WRAP_DROOP_2_CONFIG_SETTING_2_HW_REG_ADDR (0x03020760)
#define TT_NEO_AWM_WRAP_DROOP_2_CONFIG_SETTING_3_LW_REG_OFFSET (0x00000064)
#define TT_NEO_AWM_WRAP_DROOP_2_CONFIG_SETTING_3_LW_REG_ADDR (0x03020764)
#define TT_NEO_AWM_WRAP_DROOP_2_CONFIG_SETTING_3_HW_REG_OFFSET (0x00000068)
#define TT_NEO_AWM_WRAP_DROOP_2_CONFIG_SETTING_3_HW_REG_ADDR (0x03020768)
#define TT_NEO_AWM_WRAP_DROOP_2_CONFIG_SETTING_4_LW_REG_OFFSET (0x0000006C)
#define TT_NEO_AWM_WRAP_DROOP_2_CONFIG_SETTING_4_LW_REG_ADDR (0x0302076C)
#define TT_NEO_AWM_WRAP_DROOP_2_CONFIG_SETTING_4_HW_REG_OFFSET (0x00000070)
#define TT_NEO_AWM_WRAP_DROOP_2_CONFIG_SETTING_4_HW_REG_ADDR (0x03020770)
#define TT_NEO_AWM_WRAP_DROOP_2_CONFIG_SETTING_5_LW_REG_OFFSET (0x00000074)
#define TT_NEO_AWM_WRAP_DROOP_2_CONFIG_SETTING_5_LW_REG_ADDR (0x03020774)
#define TT_NEO_AWM_WRAP_DROOP_2_CONFIG_SETTING_5_HW_REG_OFFSET (0x00000078)
#define TT_NEO_AWM_WRAP_DROOP_2_CONFIG_SETTING_5_HW_REG_ADDR (0x03020778)
#define TT_NEO_AWM_WRAP_DROOP_2_CONFIG_SETTING_6_LW_REG_OFFSET (0x0000007C)
#define TT_NEO_AWM_WRAP_DROOP_2_CONFIG_SETTING_6_LW_REG_ADDR (0x0302077C)
#define TT_NEO_AWM_WRAP_DROOP_2_CONFIG_SETTING_6_HW_REG_OFFSET (0x00000080)
#define TT_NEO_AWM_WRAP_DROOP_2_CONFIG_SETTING_6_HW_REG_ADDR (0x03020780)
#define TT_NEO_AWM_WRAP_DROOP_2_CONFIG_SETTING_7_LW_REG_OFFSET (0x00000084)
#define TT_NEO_AWM_WRAP_DROOP_2_CONFIG_SETTING_7_LW_REG_ADDR (0x03020784)
#define TT_NEO_AWM_WRAP_DROOP_2_CONFIG_SETTING_7_HW_REG_OFFSET (0x00000088)
#define TT_NEO_AWM_WRAP_DROOP_2_CONFIG_SETTING_7_HW_REG_ADDR (0x03020788)
#define TT_NEO_AWM_WRAP_DROOP_2_CONFIG_SETTING_8_LW_REG_OFFSET (0x0000008C)
#define TT_NEO_AWM_WRAP_DROOP_2_CONFIG_SETTING_8_LW_REG_ADDR (0x0302078C)
#define TT_NEO_AWM_WRAP_DROOP_2_CONFIG_SETTING_8_HW_REG_OFFSET (0x00000090)
#define TT_NEO_AWM_WRAP_DROOP_2_CONFIG_SETTING_8_HW_REG_ADDR (0x03020790)
#define TT_NEO_AWM_WRAP_DROOP_2_CONFIG_SETTING_9_LW_REG_OFFSET (0x00000094)
#define TT_NEO_AWM_WRAP_DROOP_2_CONFIG_SETTING_9_LW_REG_ADDR (0x03020794)
#define TT_NEO_AWM_WRAP_DROOP_2_CONFIG_SETTING_9_HW_REG_OFFSET (0x00000098)
#define TT_NEO_AWM_WRAP_DROOP_2_CONFIG_SETTING_9_HW_REG_ADDR (0x03020798)
#define TT_NEO_AWM_WRAP_DROOP_2_CONFIG_SETTING_10_LW_REG_OFFSET (0x0000009C)
#define TT_NEO_AWM_WRAP_DROOP_2_CONFIG_SETTING_10_LW_REG_ADDR (0x0302079C)
#define TT_NEO_AWM_WRAP_DROOP_2_CONFIG_SETTING_10_HW_REG_OFFSET (0x000000A0)
#define TT_NEO_AWM_WRAP_DROOP_2_CONFIG_SETTING_10_HW_REG_ADDR (0x030207A0)
#define TT_NEO_AWM_WRAP_DROOP_2_CONFIG_SETTING_11_LW_REG_OFFSET (0x000000A4)
#define TT_NEO_AWM_WRAP_DROOP_2_CONFIG_SETTING_11_LW_REG_ADDR (0x030207A4)
#define TT_NEO_AWM_WRAP_DROOP_2_CONFIG_SETTING_11_HW_REG_OFFSET (0x000000A8)
#define TT_NEO_AWM_WRAP_DROOP_2_CONFIG_SETTING_11_HW_REG_ADDR (0x030207A8)
#define TT_NEO_AWM_WRAP_DROOP_2_CONFIG_SETTING_12_LW_REG_OFFSET (0x000000AC)
#define TT_NEO_AWM_WRAP_DROOP_2_CONFIG_SETTING_12_LW_REG_ADDR (0x030207AC)
#define TT_NEO_AWM_WRAP_DROOP_2_CONFIG_SETTING_12_HW_REG_OFFSET (0x000000B0)
#define TT_NEO_AWM_WRAP_DROOP_2_CONFIG_SETTING_12_HW_REG_ADDR (0x030207B0)
#define TT_NEO_AWM_WRAP_DROOP_2_CONFIG_SETTING_13_LW_REG_OFFSET (0x000000B4)
#define TT_NEO_AWM_WRAP_DROOP_2_CONFIG_SETTING_13_LW_REG_ADDR (0x030207B4)
#define TT_NEO_AWM_WRAP_DROOP_2_CONFIG_SETTING_13_HW_REG_OFFSET (0x000000B8)
#define TT_NEO_AWM_WRAP_DROOP_2_CONFIG_SETTING_13_HW_REG_ADDR (0x030207B8)
#define TT_NEO_AWM_WRAP_DROOP_2_CONFIG_SETTING_14_LW_REG_OFFSET (0x000000BC)
#define TT_NEO_AWM_WRAP_DROOP_2_CONFIG_SETTING_14_LW_REG_ADDR (0x030207BC)
#define TT_NEO_AWM_WRAP_DROOP_2_CONFIG_SETTING_14_HW_REG_OFFSET (0x000000C0)
#define TT_NEO_AWM_WRAP_DROOP_2_CONFIG_SETTING_14_HW_REG_ADDR (0x030207C0)
#define TT_NEO_AWM_WRAP_DROOP_2_CONFIG_SETTING_15_LW_REG_OFFSET (0x000000C4)
#define TT_NEO_AWM_WRAP_DROOP_2_CONFIG_SETTING_15_LW_REG_ADDR (0x030207C4)
#define TT_NEO_AWM_WRAP_DROOP_2_CONFIG_SETTING_15_HW_REG_OFFSET (0x000000C8)
#define TT_NEO_AWM_WRAP_DROOP_2_CONFIG_SETTING_15_HW_REG_ADDR (0x030207C8)
#define TT_NEO_AWM_WRAP_DROOP_2_CONFIG_SETTING_01_K2_REG_OFFSET (0x000000CC)
#define TT_NEO_AWM_WRAP_DROOP_2_CONFIG_SETTING_01_K2_REG_ADDR (0x030207CC)
#define TT_NEO_AWM_WRAP_DROOP_2_CONFIG_SETTING_23_K2_REG_OFFSET (0x000000D0)
#define TT_NEO_AWM_WRAP_DROOP_2_CONFIG_SETTING_23_K2_REG_ADDR (0x030207D0)
#define TT_NEO_AWM_WRAP_DROOP_2_CONFIG_SETTING_45_K2_REG_OFFSET (0x000000D4)
#define TT_NEO_AWM_WRAP_DROOP_2_CONFIG_SETTING_45_K2_REG_ADDR (0x030207D4)
#define TT_NEO_AWM_WRAP_DROOP_2_CONFIG_SETTING_67_K2_REG_OFFSET (0x000000D8)
#define TT_NEO_AWM_WRAP_DROOP_2_CONFIG_SETTING_67_K2_REG_ADDR (0x030207D8)
#define TT_NEO_AWM_WRAP_DROOP_2_CONFIG_SETTING_89_K2_REG_OFFSET (0x000000DC)
#define TT_NEO_AWM_WRAP_DROOP_2_CONFIG_SETTING_89_K2_REG_ADDR (0x030207DC)
#define TT_NEO_AWM_WRAP_DROOP_2_CONFIG_SETTING_1011_K2_REG_OFFSET (0x000000E0)
#define TT_NEO_AWM_WRAP_DROOP_2_CONFIG_SETTING_1011_K2_REG_ADDR (0x030207E0)
#define TT_NEO_AWM_WRAP_DROOP_2_CONFIG_SETTING_1213_K2_REG_OFFSET (0x000000E4)
#define TT_NEO_AWM_WRAP_DROOP_2_CONFIG_SETTING_1213_K2_REG_ADDR (0x030207E4)
#define TT_NEO_AWM_WRAP_DROOP_2_CONFIG_SETTING_1415_K2_REG_OFFSET (0x000000E8)
#define TT_NEO_AWM_WRAP_DROOP_2_CONFIG_SETTING_1415_K2_REG_ADDR (0x030207E8)
#define TT_NEO_AWM_WRAP_DROOP_2_PERCENT_DELAY_TH0_REG_OFFSET (0x000000EC)
#define TT_NEO_AWM_WRAP_DROOP_2_PERCENT_DELAY_TH0_REG_ADDR (0x030207EC)
#define TT_NEO_AWM_WRAP_DROOP_2_PERCENT_DELAY_TH1_REG_OFFSET (0x000000F0)
#define TT_NEO_AWM_WRAP_DROOP_2_PERCENT_DELAY_TH1_REG_ADDR (0x030207F0)

//==============================================================================
// Addresses for Address Map: droop_3
//==============================================================================

#define TT_NEO_AWM_WRAP_DROOP_3_REG_MAP_BASE_ADDR (0x03020800)
#define TT_NEO_AWM_WRAP_DROOP_3_REG_MAP_SIZE (0x000000F2)

#define TT_NEO_AWM_WRAP_DROOP_3_ENABLES_REG_OFFSET (0x00000000)
#define TT_NEO_AWM_WRAP_DROOP_3_ENABLES_REG_ADDR (0x03020800)
#define TT_NEO_AWM_WRAP_DROOP_3_SAMPLE_STROBE_REG_OFFSET (0x00000004)
#define TT_NEO_AWM_WRAP_DROOP_3_SAMPLE_STROBE_REG_ADDR (0x03020804)
#define TT_NEO_AWM_WRAP_DROOP_3_TARGET_MONITOR_CODE_REG_OFFSET (0x00000008)
#define TT_NEO_AWM_WRAP_DROOP_3_TARGET_MONITOR_CODE_REG_ADDR (0x03020808)
#define TT_NEO_AWM_WRAP_DROOP_3_CONFIG_REG_OFFSET (0x0000000C)
#define TT_NEO_AWM_WRAP_DROOP_3_CONFIG_REG_ADDR (0x0302080C)
#define TT_NEO_AWM_WRAP_DROOP_3_MEAS_DURATION0_REG_OFFSET (0x00000010)
#define TT_NEO_AWM_WRAP_DROOP_3_MEAS_DURATION0_REG_ADDR (0x03020810)
#define TT_NEO_AWM_WRAP_DROOP_3_MEAS_DURATION1_REG_OFFSET (0x00000014)
#define TT_NEO_AWM_WRAP_DROOP_3_MEAS_DURATION1_REG_ADDR (0x03020814)
#define TT_NEO_AWM_WRAP_DROOP_3_LONG_TERM_MAX_CODE_REG_OFFSET (0x00000018)
#define TT_NEO_AWM_WRAP_DROOP_3_LONG_TERM_MAX_CODE_REG_ADDR (0x03020818)
#define TT_NEO_AWM_WRAP_DROOP_3_LONG_TERM_MIN_CODE_REG_OFFSET (0x0000001C)
#define TT_NEO_AWM_WRAP_DROOP_3_LONG_TERM_MIN_CODE_REG_ADDR (0x0302081C)
#define TT_NEO_AWM_WRAP_DROOP_3_EXT_DROOP_DUR0_REG_OFFSET (0x00000020)
#define TT_NEO_AWM_WRAP_DROOP_3_EXT_DROOP_DUR0_REG_ADDR (0x03020820)
#define TT_NEO_AWM_WRAP_DROOP_3_EXT_DROOP_DUR1_REG_OFFSET (0x00000024)
#define TT_NEO_AWM_WRAP_DROOP_3_EXT_DROOP_DUR1_REG_ADDR (0x03020824)
#define TT_NEO_AWM_WRAP_DROOP_3_EXT_DROOP_DUR2_REG_OFFSET (0x00000028)
#define TT_NEO_AWM_WRAP_DROOP_3_EXT_DROOP_DUR2_REG_ADDR (0x03020828)
#define TT_NEO_AWM_WRAP_DROOP_3_EXT_DROOP_DUR3_REG_OFFSET (0x0000002C)
#define TT_NEO_AWM_WRAP_DROOP_3_EXT_DROOP_DUR3_REG_ADDR (0x0302082C)
#define TT_NEO_AWM_WRAP_DROOP_3_EXT_DROOP_TRAN_01_REG_OFFSET (0x00000030)
#define TT_NEO_AWM_WRAP_DROOP_3_EXT_DROOP_TRAN_01_REG_ADDR (0x03020830)
#define TT_NEO_AWM_WRAP_DROOP_3_EXT_DROOP_TRAN_23_REG_OFFSET (0x00000034)
#define TT_NEO_AWM_WRAP_DROOP_3_EXT_DROOP_TRAN_23_REG_ADDR (0x03020834)
#define TT_NEO_AWM_WRAP_DROOP_3_FORCE_REG_OFFSET (0x00000038)
#define TT_NEO_AWM_WRAP_DROOP_3_FORCE_REG_ADDR (0x03020838)
#define TT_NEO_AWM_WRAP_DROOP_3_SAMPLED_AVG_MONITOR_REG_OFFSET (0x0000003C)
#define TT_NEO_AWM_WRAP_DROOP_3_SAMPLED_AVG_MONITOR_REG_ADDR (0x0302083C)
#define TT_NEO_AWM_WRAP_DROOP_3_SAMPLED_DROOP_REG_OFFSET (0x00000040)
#define TT_NEO_AWM_WRAP_DROOP_3_SAMPLED_DROOP_REG_ADDR (0x03020840)
#define TT_NEO_AWM_WRAP_DROOP_3_SAMPLED_MONITOR_REG_OFFSET (0x00000044)
#define TT_NEO_AWM_WRAP_DROOP_3_SAMPLED_MONITOR_REG_ADDR (0x03020844)
#define TT_NEO_AWM_WRAP_DROOP_3_SAMPLED_DELAY_REG_OFFSET (0x00000048)
#define TT_NEO_AWM_WRAP_DROOP_3_SAMPLED_DELAY_REG_ADDR (0x03020848)
#define TT_NEO_AWM_WRAP_DROOP_3_CONFIG_SETTING_0_LW_REG_OFFSET (0x0000004C)
#define TT_NEO_AWM_WRAP_DROOP_3_CONFIG_SETTING_0_LW_REG_ADDR (0x0302084C)
#define TT_NEO_AWM_WRAP_DROOP_3_CONFIG_SETTING_0_HW_REG_OFFSET (0x00000050)
#define TT_NEO_AWM_WRAP_DROOP_3_CONFIG_SETTING_0_HW_REG_ADDR (0x03020850)
#define TT_NEO_AWM_WRAP_DROOP_3_CONFIG_SETTING_1_LW_REG_OFFSET (0x00000054)
#define TT_NEO_AWM_WRAP_DROOP_3_CONFIG_SETTING_1_LW_REG_ADDR (0x03020854)
#define TT_NEO_AWM_WRAP_DROOP_3_CONFIG_SETTING_1_HW_REG_OFFSET (0x00000058)
#define TT_NEO_AWM_WRAP_DROOP_3_CONFIG_SETTING_1_HW_REG_ADDR (0x03020858)
#define TT_NEO_AWM_WRAP_DROOP_3_CONFIG_SETTING_2_LW_REG_OFFSET (0x0000005C)
#define TT_NEO_AWM_WRAP_DROOP_3_CONFIG_SETTING_2_LW_REG_ADDR (0x0302085C)
#define TT_NEO_AWM_WRAP_DROOP_3_CONFIG_SETTING_2_HW_REG_OFFSET (0x00000060)
#define TT_NEO_AWM_WRAP_DROOP_3_CONFIG_SETTING_2_HW_REG_ADDR (0x03020860)
#define TT_NEO_AWM_WRAP_DROOP_3_CONFIG_SETTING_3_LW_REG_OFFSET (0x00000064)
#define TT_NEO_AWM_WRAP_DROOP_3_CONFIG_SETTING_3_LW_REG_ADDR (0x03020864)
#define TT_NEO_AWM_WRAP_DROOP_3_CONFIG_SETTING_3_HW_REG_OFFSET (0x00000068)
#define TT_NEO_AWM_WRAP_DROOP_3_CONFIG_SETTING_3_HW_REG_ADDR (0x03020868)
#define TT_NEO_AWM_WRAP_DROOP_3_CONFIG_SETTING_4_LW_REG_OFFSET (0x0000006C)
#define TT_NEO_AWM_WRAP_DROOP_3_CONFIG_SETTING_4_LW_REG_ADDR (0x0302086C)
#define TT_NEO_AWM_WRAP_DROOP_3_CONFIG_SETTING_4_HW_REG_OFFSET (0x00000070)
#define TT_NEO_AWM_WRAP_DROOP_3_CONFIG_SETTING_4_HW_REG_ADDR (0x03020870)
#define TT_NEO_AWM_WRAP_DROOP_3_CONFIG_SETTING_5_LW_REG_OFFSET (0x00000074)
#define TT_NEO_AWM_WRAP_DROOP_3_CONFIG_SETTING_5_LW_REG_ADDR (0x03020874)
#define TT_NEO_AWM_WRAP_DROOP_3_CONFIG_SETTING_5_HW_REG_OFFSET (0x00000078)
#define TT_NEO_AWM_WRAP_DROOP_3_CONFIG_SETTING_5_HW_REG_ADDR (0x03020878)
#define TT_NEO_AWM_WRAP_DROOP_3_CONFIG_SETTING_6_LW_REG_OFFSET (0x0000007C)
#define TT_NEO_AWM_WRAP_DROOP_3_CONFIG_SETTING_6_LW_REG_ADDR (0x0302087C)
#define TT_NEO_AWM_WRAP_DROOP_3_CONFIG_SETTING_6_HW_REG_OFFSET (0x00000080)
#define TT_NEO_AWM_WRAP_DROOP_3_CONFIG_SETTING_6_HW_REG_ADDR (0x03020880)
#define TT_NEO_AWM_WRAP_DROOP_3_CONFIG_SETTING_7_LW_REG_OFFSET (0x00000084)
#define TT_NEO_AWM_WRAP_DROOP_3_CONFIG_SETTING_7_LW_REG_ADDR (0x03020884)
#define TT_NEO_AWM_WRAP_DROOP_3_CONFIG_SETTING_7_HW_REG_OFFSET (0x00000088)
#define TT_NEO_AWM_WRAP_DROOP_3_CONFIG_SETTING_7_HW_REG_ADDR (0x03020888)
#define TT_NEO_AWM_WRAP_DROOP_3_CONFIG_SETTING_8_LW_REG_OFFSET (0x0000008C)
#define TT_NEO_AWM_WRAP_DROOP_3_CONFIG_SETTING_8_LW_REG_ADDR (0x0302088C)
#define TT_NEO_AWM_WRAP_DROOP_3_CONFIG_SETTING_8_HW_REG_OFFSET (0x00000090)
#define TT_NEO_AWM_WRAP_DROOP_3_CONFIG_SETTING_8_HW_REG_ADDR (0x03020890)
#define TT_NEO_AWM_WRAP_DROOP_3_CONFIG_SETTING_9_LW_REG_OFFSET (0x00000094)
#define TT_NEO_AWM_WRAP_DROOP_3_CONFIG_SETTING_9_LW_REG_ADDR (0x03020894)
#define TT_NEO_AWM_WRAP_DROOP_3_CONFIG_SETTING_9_HW_REG_OFFSET (0x00000098)
#define TT_NEO_AWM_WRAP_DROOP_3_CONFIG_SETTING_9_HW_REG_ADDR (0x03020898)
#define TT_NEO_AWM_WRAP_DROOP_3_CONFIG_SETTING_10_LW_REG_OFFSET (0x0000009C)
#define TT_NEO_AWM_WRAP_DROOP_3_CONFIG_SETTING_10_LW_REG_ADDR (0x0302089C)
#define TT_NEO_AWM_WRAP_DROOP_3_CONFIG_SETTING_10_HW_REG_OFFSET (0x000000A0)
#define TT_NEO_AWM_WRAP_DROOP_3_CONFIG_SETTING_10_HW_REG_ADDR (0x030208A0)
#define TT_NEO_AWM_WRAP_DROOP_3_CONFIG_SETTING_11_LW_REG_OFFSET (0x000000A4)
#define TT_NEO_AWM_WRAP_DROOP_3_CONFIG_SETTING_11_LW_REG_ADDR (0x030208A4)
#define TT_NEO_AWM_WRAP_DROOP_3_CONFIG_SETTING_11_HW_REG_OFFSET (0x000000A8)
#define TT_NEO_AWM_WRAP_DROOP_3_CONFIG_SETTING_11_HW_REG_ADDR (0x030208A8)
#define TT_NEO_AWM_WRAP_DROOP_3_CONFIG_SETTING_12_LW_REG_OFFSET (0x000000AC)
#define TT_NEO_AWM_WRAP_DROOP_3_CONFIG_SETTING_12_LW_REG_ADDR (0x030208AC)
#define TT_NEO_AWM_WRAP_DROOP_3_CONFIG_SETTING_12_HW_REG_OFFSET (0x000000B0)
#define TT_NEO_AWM_WRAP_DROOP_3_CONFIG_SETTING_12_HW_REG_ADDR (0x030208B0)
#define TT_NEO_AWM_WRAP_DROOP_3_CONFIG_SETTING_13_LW_REG_OFFSET (0x000000B4)
#define TT_NEO_AWM_WRAP_DROOP_3_CONFIG_SETTING_13_LW_REG_ADDR (0x030208B4)
#define TT_NEO_AWM_WRAP_DROOP_3_CONFIG_SETTING_13_HW_REG_OFFSET (0x000000B8)
#define TT_NEO_AWM_WRAP_DROOP_3_CONFIG_SETTING_13_HW_REG_ADDR (0x030208B8)
#define TT_NEO_AWM_WRAP_DROOP_3_CONFIG_SETTING_14_LW_REG_OFFSET (0x000000BC)
#define TT_NEO_AWM_WRAP_DROOP_3_CONFIG_SETTING_14_LW_REG_ADDR (0x030208BC)
#define TT_NEO_AWM_WRAP_DROOP_3_CONFIG_SETTING_14_HW_REG_OFFSET (0x000000C0)
#define TT_NEO_AWM_WRAP_DROOP_3_CONFIG_SETTING_14_HW_REG_ADDR (0x030208C0)
#define TT_NEO_AWM_WRAP_DROOP_3_CONFIG_SETTING_15_LW_REG_OFFSET (0x000000C4)
#define TT_NEO_AWM_WRAP_DROOP_3_CONFIG_SETTING_15_LW_REG_ADDR (0x030208C4)
#define TT_NEO_AWM_WRAP_DROOP_3_CONFIG_SETTING_15_HW_REG_OFFSET (0x000000C8)
#define TT_NEO_AWM_WRAP_DROOP_3_CONFIG_SETTING_15_HW_REG_ADDR (0x030208C8)
#define TT_NEO_AWM_WRAP_DROOP_3_CONFIG_SETTING_01_K2_REG_OFFSET (0x000000CC)
#define TT_NEO_AWM_WRAP_DROOP_3_CONFIG_SETTING_01_K2_REG_ADDR (0x030208CC)
#define TT_NEO_AWM_WRAP_DROOP_3_CONFIG_SETTING_23_K2_REG_OFFSET (0x000000D0)
#define TT_NEO_AWM_WRAP_DROOP_3_CONFIG_SETTING_23_K2_REG_ADDR (0x030208D0)
#define TT_NEO_AWM_WRAP_DROOP_3_CONFIG_SETTING_45_K2_REG_OFFSET (0x000000D4)
#define TT_NEO_AWM_WRAP_DROOP_3_CONFIG_SETTING_45_K2_REG_ADDR (0x030208D4)
#define TT_NEO_AWM_WRAP_DROOP_3_CONFIG_SETTING_67_K2_REG_OFFSET (0x000000D8)
#define TT_NEO_AWM_WRAP_DROOP_3_CONFIG_SETTING_67_K2_REG_ADDR (0x030208D8)
#define TT_NEO_AWM_WRAP_DROOP_3_CONFIG_SETTING_89_K2_REG_OFFSET (0x000000DC)
#define TT_NEO_AWM_WRAP_DROOP_3_CONFIG_SETTING_89_K2_REG_ADDR (0x030208DC)
#define TT_NEO_AWM_WRAP_DROOP_3_CONFIG_SETTING_1011_K2_REG_OFFSET (0x000000E0)
#define TT_NEO_AWM_WRAP_DROOP_3_CONFIG_SETTING_1011_K2_REG_ADDR (0x030208E0)
#define TT_NEO_AWM_WRAP_DROOP_3_CONFIG_SETTING_1213_K2_REG_OFFSET (0x000000E4)
#define TT_NEO_AWM_WRAP_DROOP_3_CONFIG_SETTING_1213_K2_REG_ADDR (0x030208E4)
#define TT_NEO_AWM_WRAP_DROOP_3_CONFIG_SETTING_1415_K2_REG_OFFSET (0x000000E8)
#define TT_NEO_AWM_WRAP_DROOP_3_CONFIG_SETTING_1415_K2_REG_ADDR (0x030208E8)
#define TT_NEO_AWM_WRAP_DROOP_3_PERCENT_DELAY_TH0_REG_OFFSET (0x000000EC)
#define TT_NEO_AWM_WRAP_DROOP_3_PERCENT_DELAY_TH0_REG_ADDR (0x030208EC)
#define TT_NEO_AWM_WRAP_DROOP_3_PERCENT_DELAY_TH1_REG_OFFSET (0x000000F0)
#define TT_NEO_AWM_WRAP_DROOP_3_PERCENT_DELAY_TH1_REG_ADDR (0x030208F0)

//==============================================================================
// Addresses for Address Map: temp_sensor
//==============================================================================

#define TT_NEO_AWM_WRAP_TEMP_SENSOR_REG_MAP_BASE_ADDR (0x03020900)
#define TT_NEO_AWM_WRAP_TEMP_SENSOR_REG_MAP_SIZE (0x000000C0)

#define TT_NEO_AWM_WRAP_TEMP_SENSOR_TEMP_SENSOR_CTRL_REG_OFFSET (0x00000000)
#define TT_NEO_AWM_WRAP_TEMP_SENSOR_TEMP_SENSOR_CTRL_REG_ADDR (0x03020900)
#define TT_NEO_AWM_WRAP_TEMP_SENSOR_BYPASS_ID_LO_REG_OFFSET (0x00000004)
#define TT_NEO_AWM_WRAP_TEMP_SENSOR_BYPASS_ID_LO_REG_ADDR (0x03020904)
#define TT_NEO_AWM_WRAP_TEMP_SENSOR_BYPASS_ID_HI_REG_OFFSET (0x00000008)
#define TT_NEO_AWM_WRAP_TEMP_SENSOR_BYPASS_ID_HI_REG_ADDR (0x03020908)
#define TT_NEO_AWM_WRAP_TEMP_SENSOR_TEMP_SENSOR_CFG_0_REG_OFFSET (0x0000000C)
#define TT_NEO_AWM_WRAP_TEMP_SENSOR_TEMP_SENSOR_CFG_0_REG_ADDR (0x0302090C)
#define TT_NEO_AWM_WRAP_TEMP_SENSOR_TEMP_SENSOR_CFG_1_REG_OFFSET (0x00000010)
#define TT_NEO_AWM_WRAP_TEMP_SENSOR_TEMP_SENSOR_CFG_1_REG_ADDR (0x03020910)
#define TT_NEO_AWM_WRAP_TEMP_SENSOR_TEMP_COEFF_B_REG_OFFSET (0x00000014)
#define TT_NEO_AWM_WRAP_TEMP_SENSOR_TEMP_COEFF_B_REG_ADDR (0x03020914)
#define TT_NEO_AWM_WRAP_TEMP_SENSOR_TEMP_COEFF_C_REG_OFFSET (0x00000018)
#define TT_NEO_AWM_WRAP_TEMP_SENSOR_TEMP_COEFF_C_REG_ADDR (0x03020918)
#define TT_NEO_AWM_WRAP_TEMP_SENSOR_ADC_TARGET_REG_OFFSET (0x0000001C)
#define TT_NEO_AWM_WRAP_TEMP_SENSOR_ADC_TARGET_REG_ADDR (0x0302091C)
#define TT_NEO_AWM_WRAP_TEMP_SENSOR_CONV_AVG_SEL_NUM_REG_OFFSET (0x00000020)
#define TT_NEO_AWM_WRAP_TEMP_SENSOR_CONV_AVG_SEL_NUM_REG_ADDR (0x03020920)
#define TT_NEO_AWM_WRAP_TEMP_SENSOR_DAC_GAIN_REG_OFFSET (0x00000024)
#define TT_NEO_AWM_WRAP_TEMP_SENSOR_DAC_GAIN_REG_ADDR (0x03020924)
#define TT_NEO_AWM_WRAP_TEMP_SENSOR_REMOTE_CALIBRATION_0__REG_OFFSET (0x00000028)
#define TT_NEO_AWM_WRAP_TEMP_SENSOR_REMOTE_CALIBRATION_0__REG_ADDR (0x03020928)
#define TT_NEO_AWM_WRAP_TEMP_SENSOR_REMOTE_CALIBRATION_1__REG_OFFSET (0x0000002C)
#define TT_NEO_AWM_WRAP_TEMP_SENSOR_REMOTE_CALIBRATION_1__REG_ADDR (0x0302092C)
#define TT_NEO_AWM_WRAP_TEMP_SENSOR_REMOTE_CALIBRATION_2__REG_OFFSET (0x00000030)
#define TT_NEO_AWM_WRAP_TEMP_SENSOR_REMOTE_CALIBRATION_2__REG_ADDR (0x03020930)
#define TT_NEO_AWM_WRAP_TEMP_SENSOR_REMOTE_CALIBRATION_3__REG_OFFSET (0x00000034)
#define TT_NEO_AWM_WRAP_TEMP_SENSOR_REMOTE_CALIBRATION_3__REG_ADDR (0x03020934)
#define TT_NEO_AWM_WRAP_TEMP_SENSOR_REMOTE_CALIBRATION_4__REG_OFFSET (0x00000038)
#define TT_NEO_AWM_WRAP_TEMP_SENSOR_REMOTE_CALIBRATION_4__REG_ADDR (0x03020938)
#define TT_NEO_AWM_WRAP_TEMP_SENSOR_REMOTE_CALIBRATION_5__REG_OFFSET (0x0000003C)
#define TT_NEO_AWM_WRAP_TEMP_SENSOR_REMOTE_CALIBRATION_5__REG_ADDR (0x0302093C)
#define TT_NEO_AWM_WRAP_TEMP_SENSOR_REMOTE_CALIBRATION_6__REG_OFFSET (0x00000040)
#define TT_NEO_AWM_WRAP_TEMP_SENSOR_REMOTE_CALIBRATION_6__REG_ADDR (0x03020940)
#define TT_NEO_AWM_WRAP_TEMP_SENSOR_REMOTE_CALIBRATION_7__REG_OFFSET (0x00000044)
#define TT_NEO_AWM_WRAP_TEMP_SENSOR_REMOTE_CALIBRATION_7__REG_ADDR (0x03020944)
#define TT_NEO_AWM_WRAP_TEMP_SENSOR_REMOTE_CALIBRATION_8__REG_OFFSET (0x00000048)
#define TT_NEO_AWM_WRAP_TEMP_SENSOR_REMOTE_CALIBRATION_8__REG_ADDR (0x03020948)
#define TT_NEO_AWM_WRAP_TEMP_SENSOR_REMOTE_CALIBRATION_9__REG_OFFSET (0x0000004C)
#define TT_NEO_AWM_WRAP_TEMP_SENSOR_REMOTE_CALIBRATION_9__REG_ADDR (0x0302094C)
#define TT_NEO_AWM_WRAP_TEMP_SENSOR_REMOTE_CALIBRATION_10__REG_OFFSET (0x00000050)
#define TT_NEO_AWM_WRAP_TEMP_SENSOR_REMOTE_CALIBRATION_10__REG_ADDR (0x03020950)
#define TT_NEO_AWM_WRAP_TEMP_SENSOR_REMOTE_CALIBRATION_11__REG_OFFSET (0x00000054)
#define TT_NEO_AWM_WRAP_TEMP_SENSOR_REMOTE_CALIBRATION_11__REG_ADDR (0x03020954)
#define TT_NEO_AWM_WRAP_TEMP_SENSOR_REMOTE_CALIBRATION_12__REG_OFFSET (0x00000058)
#define TT_NEO_AWM_WRAP_TEMP_SENSOR_REMOTE_CALIBRATION_12__REG_ADDR (0x03020958)
#define TT_NEO_AWM_WRAP_TEMP_SENSOR_REMOTE_CALIBRATION_13__REG_OFFSET (0x0000005C)
#define TT_NEO_AWM_WRAP_TEMP_SENSOR_REMOTE_CALIBRATION_13__REG_ADDR (0x0302095C)
#define TT_NEO_AWM_WRAP_TEMP_SENSOR_REMOTE_CALIBRATION_14__REG_OFFSET (0x00000060)
#define TT_NEO_AWM_WRAP_TEMP_SENSOR_REMOTE_CALIBRATION_14__REG_ADDR (0x03020960)
#define TT_NEO_AWM_WRAP_TEMP_SENSOR_REMOTE_CALIBRATION_15__REG_OFFSET (0x00000064)
#define TT_NEO_AWM_WRAP_TEMP_SENSOR_REMOTE_CALIBRATION_15__REG_ADDR (0x03020964)
#define TT_NEO_AWM_WRAP_TEMP_SENSOR_ATE_CTRL_REG_OFFSET (0x00000068)
#define TT_NEO_AWM_WRAP_TEMP_SENSOR_ATE_CTRL_REG_ADDR (0x03020968)
#define TT_NEO_AWM_WRAP_TEMP_SENSOR_TEST_LMT_MAX_REG_OFFSET (0x0000006C)
#define TT_NEO_AWM_WRAP_TEMP_SENSOR_TEST_LMT_MAX_REG_ADDR (0x0302096C)
#define TT_NEO_AWM_WRAP_TEMP_SENSOR_TEST_LMT_MIN_REG_OFFSET (0x00000070)
#define TT_NEO_AWM_WRAP_TEMP_SENSOR_TEST_LMT_MIN_REG_ADDR (0x03020970)
#define TT_NEO_AWM_WRAP_TEMP_SENSOR_START_TEMP_SENSE_REG_OFFSET (0x00000074)
#define TT_NEO_AWM_WRAP_TEMP_SENSOR_START_TEMP_SENSE_REG_ADDR (0x03020974)
#define TT_NEO_AWM_WRAP_TEMP_SENSOR_REMOTE_SENSOR_DATA_0_REG_OFFSET (0x00000080)
#define TT_NEO_AWM_WRAP_TEMP_SENSOR_REMOTE_SENSOR_DATA_0_REG_ADDR (0x03020980)
#define TT_NEO_AWM_WRAP_TEMP_SENSOR_REMOTE_SENSOR_DATA_1_REG_OFFSET (0x00000084)
#define TT_NEO_AWM_WRAP_TEMP_SENSOR_REMOTE_SENSOR_DATA_1_REG_ADDR (0x03020984)
#define TT_NEO_AWM_WRAP_TEMP_SENSOR_REMOTE_SENSOR_DATA_2_REG_OFFSET (0x00000088)
#define TT_NEO_AWM_WRAP_TEMP_SENSOR_REMOTE_SENSOR_DATA_2_REG_ADDR (0x03020988)
#define TT_NEO_AWM_WRAP_TEMP_SENSOR_REMOTE_SENSOR_DATA_3_REG_OFFSET (0x0000008C)
#define TT_NEO_AWM_WRAP_TEMP_SENSOR_REMOTE_SENSOR_DATA_3_REG_ADDR (0x0302098C)
#define TT_NEO_AWM_WRAP_TEMP_SENSOR_REMOTE_SENSOR_DATA_4_REG_OFFSET (0x00000090)
#define TT_NEO_AWM_WRAP_TEMP_SENSOR_REMOTE_SENSOR_DATA_4_REG_ADDR (0x03020990)
#define TT_NEO_AWM_WRAP_TEMP_SENSOR_REMOTE_SENSOR_DATA_5_REG_OFFSET (0x00000094)
#define TT_NEO_AWM_WRAP_TEMP_SENSOR_REMOTE_SENSOR_DATA_5_REG_ADDR (0x03020994)
#define TT_NEO_AWM_WRAP_TEMP_SENSOR_REMOTE_SENSOR_DATA_6_REG_OFFSET (0x00000098)
#define TT_NEO_AWM_WRAP_TEMP_SENSOR_REMOTE_SENSOR_DATA_6_REG_ADDR (0x03020998)
#define TT_NEO_AWM_WRAP_TEMP_SENSOR_REMOTE_SENSOR_DATA_7_REG_OFFSET (0x0000009C)
#define TT_NEO_AWM_WRAP_TEMP_SENSOR_REMOTE_SENSOR_DATA_7_REG_ADDR (0x0302099C)
#define TT_NEO_AWM_WRAP_TEMP_SENSOR_REMOTE_SENSOR_DATA_8_REG_OFFSET (0x000000A0)
#define TT_NEO_AWM_WRAP_TEMP_SENSOR_REMOTE_SENSOR_DATA_8_REG_ADDR (0x030209A0)
#define TT_NEO_AWM_WRAP_TEMP_SENSOR_REMOTE_SENSOR_DATA_9_REG_OFFSET (0x000000A4)
#define TT_NEO_AWM_WRAP_TEMP_SENSOR_REMOTE_SENSOR_DATA_9_REG_ADDR (0x030209A4)
#define TT_NEO_AWM_WRAP_TEMP_SENSOR_REMOTE_SENSOR_DATA_10_REG_OFFSET (0x000000A8)
#define TT_NEO_AWM_WRAP_TEMP_SENSOR_REMOTE_SENSOR_DATA_10_REG_ADDR (0x030209A8)
#define TT_NEO_AWM_WRAP_TEMP_SENSOR_REMOTE_SENSOR_DATA_11_REG_OFFSET (0x000000AC)
#define TT_NEO_AWM_WRAP_TEMP_SENSOR_REMOTE_SENSOR_DATA_11_REG_ADDR (0x030209AC)
#define TT_NEO_AWM_WRAP_TEMP_SENSOR_REMOTE_SENSOR_DATA_12_REG_OFFSET (0x000000B0)
#define TT_NEO_AWM_WRAP_TEMP_SENSOR_REMOTE_SENSOR_DATA_12_REG_ADDR (0x030209B0)
#define TT_NEO_AWM_WRAP_TEMP_SENSOR_REMOTE_SENSOR_DATA_13_REG_OFFSET (0x000000B4)
#define TT_NEO_AWM_WRAP_TEMP_SENSOR_REMOTE_SENSOR_DATA_13_REG_ADDR (0x030209B4)
#define TT_NEO_AWM_WRAP_TEMP_SENSOR_REMOTE_SENSOR_DATA_14_REG_OFFSET (0x000000B8)
#define TT_NEO_AWM_WRAP_TEMP_SENSOR_REMOTE_SENSOR_DATA_14_REG_ADDR (0x030209B8)
#define TT_NEO_AWM_WRAP_TEMP_SENSOR_REMOTE_SENSOR_DATA_15_REG_OFFSET (0x000000BC)
#define TT_NEO_AWM_WRAP_TEMP_SENSOR_REMOTE_SENSOR_DATA_15_REG_ADDR (0x030209BC)

//==============================================================================
// Addresses for Address Map: tt_pll_pvt
//==============================================================================

#define TT_NEO_AWM_WRAP_TT_PLL_PVT_REG_MAP_BASE_ADDR (0x03020A00)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_REG_MAP_SIZE (0x0000010C)

#define TT_NEO_AWM_WRAP_TT_PLL_PVT_PROGRAMMABLE_THRESHOLD_REG_OFFSET (0x00000000)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_PROGRAMMABLE_THRESHOLD_REG_ADDR (0x03020A00)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_DEBUG_TEMP_VAL_REG_OFFSET (0x00000004)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_DEBUG_TEMP_VAL_REG_ADDR (0x03020A04)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_DELTA_THRESHOLD_PLUS_REG_OFFSET (0x00000008)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_DELTA_THRESHOLD_PLUS_REG_ADDR (0x03020A08)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_DELTA_THRESHOLD_MNUS_REG_OFFSET (0x0000000C)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_DELTA_THRESHOLD_MNUS_REG_ADDR (0x03020A0C)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_FREQ_SEL_STEP_SIZE_REG_OFFSET (0x00000010)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_FREQ_SEL_STEP_SIZE_REG_ADDR (0x03020A10)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_THERMAL_CTRL_LOOP_CFG_REG_OFFSET (0x00000014)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_THERMAL_CTRL_LOOP_CFG_REG_ADDR (0x03020A14)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_RESET_P_STATE_REG_OFFSET (0x00000018)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_RESET_P_STATE_REG_ADDR (0x03020A18)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_HYSTERESIS_COUNTER_REG_OFFSET (0x0000001C)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_HYSTERESIS_COUNTER_REG_ADDR (0x03020A1C)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_INCREASE_FREQ_EVENT_COUNT_REG_OFFSET (0x00000020)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_INCREASE_FREQ_EVENT_COUNT_REG_ADDR (0x03020A20)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_REDUCE_FREQ_EVENT_COUNT_REG_OFFSET (0x00000024)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_REDUCE_FREQ_EVENT_COUNT_REG_ADDR (0x03020A24)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_THERMAL_CTRL_STATUS_REG_OFFSET (0x00000028)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_THERMAL_CTRL_STATUS_REG_ADDR (0x03020A28)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_THERMAL_DFS_UNLOCK_NUM_CYCLES_REG_OFFSET (0x0000002C)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_THERMAL_DFS_UNLOCK_NUM_CYCLES_REG_ADDR (0x03020A2C)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_LOOKUP_FCW_INT_FREQ0_REG_OFFSET (0x00000030)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_LOOKUP_FCW_INT_FREQ0_REG_ADDR (0x03020A30)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_LOOKUP_POSTDIV_FREQ0_REG_OFFSET (0x00000034)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_LOOKUP_POSTDIV_FREQ0_REG_ADDR (0x03020A34)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_LOOKUP_FCW_INT_FREQ1_REG_OFFSET (0x00000038)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_LOOKUP_FCW_INT_FREQ1_REG_ADDR (0x03020A38)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_LOOKUP_POSTDIV_FREQ1_REG_OFFSET (0x0000003C)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_LOOKUP_POSTDIV_FREQ1_REG_ADDR (0x03020A3C)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_LOOKUP_FCW_INT_FREQ2_REG_OFFSET (0x00000040)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_LOOKUP_FCW_INT_FREQ2_REG_ADDR (0x03020A40)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_LOOKUP_POSTDIV_FREQ2_REG_OFFSET (0x00000044)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_LOOKUP_POSTDIV_FREQ2_REG_ADDR (0x03020A44)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_LOOKUP_FCW_INT_FREQ3_REG_OFFSET (0x00000048)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_LOOKUP_FCW_INT_FREQ3_REG_ADDR (0x03020A48)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_LOOKUP_POSTDIV_FREQ3_REG_OFFSET (0x0000004C)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_LOOKUP_POSTDIV_FREQ3_REG_ADDR (0x03020A4C)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_LOOKUP_FCW_INT_FREQ4_REG_OFFSET (0x00000050)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_LOOKUP_FCW_INT_FREQ4_REG_ADDR (0x03020A50)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_LOOKUP_POSTDIV_FREQ4_REG_OFFSET (0x00000054)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_LOOKUP_POSTDIV_FREQ4_REG_ADDR (0x03020A54)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_LOOKUP_FCW_INT_FREQ5_REG_OFFSET (0x00000058)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_LOOKUP_FCW_INT_FREQ5_REG_ADDR (0x03020A58)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_LOOKUP_POSTDIV_FREQ5_REG_OFFSET (0x0000005C)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_LOOKUP_POSTDIV_FREQ5_REG_ADDR (0x03020A5C)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_LOOKUP_FCW_INT_FREQ6_REG_OFFSET (0x00000060)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_LOOKUP_FCW_INT_FREQ6_REG_ADDR (0x03020A60)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_LOOKUP_POSTDIV_FREQ6_REG_OFFSET (0x00000064)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_LOOKUP_POSTDIV_FREQ6_REG_ADDR (0x03020A64)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_LOOKUP_FCW_INT_FREQ7_REG_OFFSET (0x00000068)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_LOOKUP_FCW_INT_FREQ7_REG_ADDR (0x03020A68)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_LOOKUP_POSTDIV_FREQ7_REG_OFFSET (0x0000006C)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_LOOKUP_POSTDIV_FREQ7_REG_ADDR (0x03020A6C)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_LOOKUP_FCW_INT_FREQ8_REG_OFFSET (0x00000070)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_LOOKUP_FCW_INT_FREQ8_REG_ADDR (0x03020A70)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_LOOKUP_POSTDIV_FREQ8_REG_OFFSET (0x00000074)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_LOOKUP_POSTDIV_FREQ8_REG_ADDR (0x03020A74)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_LOOKUP_FCW_INT_FREQ9_REG_OFFSET (0x00000078)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_LOOKUP_FCW_INT_FREQ9_REG_ADDR (0x03020A78)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_LOOKUP_POSTDIV_FREQ9_REG_OFFSET (0x0000007C)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_LOOKUP_POSTDIV_FREQ9_REG_ADDR (0x03020A7C)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_LOOKUP_FCW_INT_FREQ10_REG_OFFSET (0x00000080)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_LOOKUP_FCW_INT_FREQ10_REG_ADDR (0x03020A80)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_LOOKUP_POSTDIV_FREQ10_REG_OFFSET (0x00000084)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_LOOKUP_POSTDIV_FREQ10_REG_ADDR (0x03020A84)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_LOOKUP_FCW_INT_FREQ11_REG_OFFSET (0x00000088)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_LOOKUP_FCW_INT_FREQ11_REG_ADDR (0x03020A88)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_LOOKUP_POSTDIV_FREQ11_REG_OFFSET (0x0000008C)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_LOOKUP_POSTDIV_FREQ11_REG_ADDR (0x03020A8C)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_LOOKUP_FCW_INT_FREQ12_REG_OFFSET (0x00000090)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_LOOKUP_FCW_INT_FREQ12_REG_ADDR (0x03020A90)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_LOOKUP_POSTDIV_FREQ12_REG_OFFSET (0x00000094)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_LOOKUP_POSTDIV_FREQ12_REG_ADDR (0x03020A94)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_LOOKUP_FCW_INT_FREQ13_REG_OFFSET (0x00000098)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_LOOKUP_FCW_INT_FREQ13_REG_ADDR (0x03020A98)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_LOOKUP_POSTDIV_FREQ13_REG_OFFSET (0x0000009C)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_LOOKUP_POSTDIV_FREQ13_REG_ADDR (0x03020A9C)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_LOOKUP_FCW_INT_FREQ14_REG_OFFSET (0x000000A0)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_LOOKUP_FCW_INT_FREQ14_REG_ADDR (0x03020AA0)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_LOOKUP_POSTDIV_FREQ14_REG_OFFSET (0x000000A4)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_LOOKUP_POSTDIV_FREQ14_REG_ADDR (0x03020AA4)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_LOOKUP_FCW_INT_FREQ15_REG_OFFSET (0x000000A8)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_LOOKUP_FCW_INT_FREQ15_REG_ADDR (0x03020AA8)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_LOOKUP_POSTDIV_FREQ15_REG_OFFSET (0x000000AC)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_LOOKUP_POSTDIV_FREQ15_REG_ADDR (0x03020AAC)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_PROMISE_SENSOR_CTRL_REG_OFFSET (0x000000B0)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_PROMISE_SENSOR_CTRL_REG_ADDR (0x03020AB0)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_VRHOT_PSYSCRIT_CFG_REG_OFFSET (0x000000B4)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_VRHOT_PSYSCRIT_CFG_REG_ADDR (0x03020AB4)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_VRHOT_PSYSCRIT_HOP_UP_COUNT_REG_OFFSET (0x000000B8)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_VRHOT_PSYSCRIT_HOP_UP_COUNT_REG_ADDR (0x03020AB8)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_VRHOT_PSYSCRIT_HOP_DOWN_COUNT_REG_OFFSET (0x000000BC)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_VRHOT_PSYSCRIT_HOP_DOWN_COUNT_REG_ADDR (0x03020ABC)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_THERMAL_THRESHOLDS_REG_OFFSET (0x000000C0)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_THERMAL_THRESHOLDS_REG_ADDR (0x03020AC0)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_THERMAL_THRESHOLDS_REACHED_REG_OFFSET (0x000000C4)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_THERMAL_THRESHOLDS_REACHED_REG_ADDR (0x03020AC4)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_POLL_TEMP_REG_OFFSET (0x000000C8)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_POLL_TEMP_REG_ADDR (0x03020AC8)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_LAST_READ_TEMP_REG_OFFSET (0x000000CC)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_LAST_READ_TEMP_REG_ADDR (0x03020ACC)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_CLOCK_COUNTER_CTRL_REG_OFFSET (0x000000D0)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_CLOCK_COUNTER_CTRL_REG_ADDR (0x03020AD0)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_REF_CLK_COUNT_PERIOD_LO_REG_OFFSET (0x000000D4)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_REF_CLK_COUNT_PERIOD_LO_REG_ADDR (0x03020AD4)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_REF_CLK_COUNT_PERIOD_HI_REG_OFFSET (0x000000D8)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_REF_CLK_COUNT_PERIOD_HI_REG_ADDR (0x03020AD8)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_CLOCK_COUNTER_STATUS_REG_OFFSET (0x000000DC)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_CLOCK_COUNTER_STATUS_REG_ADDR (0x03020ADC)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_AWM_0_CLOCK_0_COUNT_LO_REG_OFFSET (0x000000E0)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_AWM_0_CLOCK_0_COUNT_LO_REG_ADDR (0x03020AE0)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_AWM_0_CLOCK_0_COUNT_HI_REG_OFFSET (0x000000E4)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_AWM_0_CLOCK_0_COUNT_HI_REG_ADDR (0x03020AE4)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_AWM_0_CLOCK_2_COUNT_LO_REG_OFFSET (0x000000E8)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_AWM_0_CLOCK_2_COUNT_LO_REG_ADDR (0x03020AE8)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_AWM_0_CLOCK_2_COUNT_HI_REG_OFFSET (0x000000EC)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_AWM_0_CLOCK_2_COUNT_HI_REG_ADDR (0x03020AEC)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_PM_0_COUNT_LO_REG_OFFSET (0x000000F0)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_PM_0_COUNT_LO_REG_ADDR (0x03020AF0)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_PM_0_COUNT_HI_REG_OFFSET (0x000000F4)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_PM_0_COUNT_HI_REG_ADDR (0x03020AF4)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_PM_1_COUNT_LO_REG_OFFSET (0x000000F8)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_PM_1_COUNT_LO_REG_ADDR (0x03020AF8)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_PM_1_COUNT_HI_REG_OFFSET (0x000000FC)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_PM_1_COUNT_HI_REG_ADDR (0x03020AFC)

//==============================================================================
// Register File: pll_pvt_clk_observe
//==============================================================================

#define TT_NEO_AWM_WRAP_TT_PLL_PVT_PLL_PVT_CLK_OBSERVE_REG_FILE_BASE_ADDR (0x03020B00)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_PLL_PVT_CLK_OBSERVE_REG_FILE_SIZE (0x0000000C)

#define TT_NEO_AWM_WRAP_TT_PLL_PVT_PLL_PVT_CLK_OBSERVE_CLK_CTR_CONFIG_REG_OFFSET (0x00000000)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_PLL_PVT_CLK_OBSERVE_CLK_CTR_CONFIG_REG_ADDR (0x03020B00)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_PLL_PVT_CLK_OBSERVE_CLK_CTR_OUT_REG_OFFSET (0x00000004)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_PLL_PVT_CLK_OBSERVE_CLK_CTR_OUT_REG_ADDR (0x03020B04)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_PLL_PVT_CLK_OBSERVE_CLK_CTR_FUNCTIONAL_REG_OFFSET (0x00000008)
#define TT_NEO_AWM_WRAP_TT_PLL_PVT_PLL_PVT_CLK_OBSERVE_CLK_CTR_FUNCTIONAL_REG_ADDR (0x03020B08)

//==============================================================================
// Addresses for Address Map: tt_t6l1_slv
//==============================================================================

#define TT_T6L1_SLV_REG_MAP_BASE_ADDR (0x03800000)
#define TT_T6L1_SLV_REG_MAP_SIZE (0x00400000)

//==============================================================================
// Memory: t6l1_mem_port
//==============================================================================

#define TT_T6L1_SLV_T6L1_MEM_PORT_MEM_BASE_ADDR (0x03800000)
#define TT_T6L1_SLV_T6L1_MEM_PORT_MEM_SIZE (0x00400000)

//==============================================================================
// Addresses for Address Map: bus_error_unit_0
//==============================================================================

#define BUS_ERROR_UNIT_0_REG_MAP_BASE_ADDR (0x04000000)
#define BUS_ERROR_UNIT_0_REG_MAP_SIZE (0x00000030)

#define BUS_ERROR_UNIT_0_CAUSE_REG_OFFSET (0x00000000)
#define BUS_ERROR_UNIT_0_CAUSE_REG_ADDR (0x04000000)
#define BUS_ERROR_UNIT_0_PHYS_ADDR_REG_OFFSET (0x00000008)
#define BUS_ERROR_UNIT_0_PHYS_ADDR_REG_ADDR (0x04000008)
#define BUS_ERROR_UNIT_0_ENABLE_REG_OFFSET (0x00000010)
#define BUS_ERROR_UNIT_0_ENABLE_REG_ADDR (0x04000010)
#define BUS_ERROR_UNIT_0_PLIC_ENABLE_REG_OFFSET (0x00000018)
#define BUS_ERROR_UNIT_0_PLIC_ENABLE_REG_ADDR (0x04000018)
#define BUS_ERROR_UNIT_0_ACCRUED_REG_OFFSET (0x00000020)
#define BUS_ERROR_UNIT_0_ACCRUED_REG_ADDR (0x04000020)
#define BUS_ERROR_UNIT_0_LOCAL_ENABLE_REG_OFFSET (0x00000028)
#define BUS_ERROR_UNIT_0_LOCAL_ENABLE_REG_ADDR (0x04000028)

//==============================================================================
// Addresses for Address Map: bus_error_unit_1
//==============================================================================

#define BUS_ERROR_UNIT_1_REG_MAP_BASE_ADDR (0x04001000)
#define BUS_ERROR_UNIT_1_REG_MAP_SIZE (0x00000030)

#define BUS_ERROR_UNIT_1_CAUSE_REG_OFFSET (0x00000000)
#define BUS_ERROR_UNIT_1_CAUSE_REG_ADDR (0x04001000)
#define BUS_ERROR_UNIT_1_PHYS_ADDR_REG_OFFSET (0x00000008)
#define BUS_ERROR_UNIT_1_PHYS_ADDR_REG_ADDR (0x04001008)
#define BUS_ERROR_UNIT_1_ENABLE_REG_OFFSET (0x00000010)
#define BUS_ERROR_UNIT_1_ENABLE_REG_ADDR (0x04001010)
#define BUS_ERROR_UNIT_1_PLIC_ENABLE_REG_OFFSET (0x00000018)
#define BUS_ERROR_UNIT_1_PLIC_ENABLE_REG_ADDR (0x04001018)
#define BUS_ERROR_UNIT_1_ACCRUED_REG_OFFSET (0x00000020)
#define BUS_ERROR_UNIT_1_ACCRUED_REG_ADDR (0x04001020)
#define BUS_ERROR_UNIT_1_LOCAL_ENABLE_REG_OFFSET (0x00000028)
#define BUS_ERROR_UNIT_1_LOCAL_ENABLE_REG_ADDR (0x04001028)

//==============================================================================
// Addresses for Address Map: bus_error_unit_2
//==============================================================================

#define BUS_ERROR_UNIT_2_REG_MAP_BASE_ADDR (0x04002000)
#define BUS_ERROR_UNIT_2_REG_MAP_SIZE (0x00000030)

#define BUS_ERROR_UNIT_2_CAUSE_REG_OFFSET (0x00000000)
#define BUS_ERROR_UNIT_2_CAUSE_REG_ADDR (0x04002000)
#define BUS_ERROR_UNIT_2_PHYS_ADDR_REG_OFFSET (0x00000008)
#define BUS_ERROR_UNIT_2_PHYS_ADDR_REG_ADDR (0x04002008)
#define BUS_ERROR_UNIT_2_ENABLE_REG_OFFSET (0x00000010)
#define BUS_ERROR_UNIT_2_ENABLE_REG_ADDR (0x04002010)
#define BUS_ERROR_UNIT_2_PLIC_ENABLE_REG_OFFSET (0x00000018)
#define BUS_ERROR_UNIT_2_PLIC_ENABLE_REG_ADDR (0x04002018)
#define BUS_ERROR_UNIT_2_ACCRUED_REG_OFFSET (0x00000020)
#define BUS_ERROR_UNIT_2_ACCRUED_REG_ADDR (0x04002020)
#define BUS_ERROR_UNIT_2_LOCAL_ENABLE_REG_OFFSET (0x00000028)
#define BUS_ERROR_UNIT_2_LOCAL_ENABLE_REG_ADDR (0x04002028)

//==============================================================================
// Addresses for Address Map: bus_error_unit_3
//==============================================================================

#define BUS_ERROR_UNIT_3_REG_MAP_BASE_ADDR (0x04003000)
#define BUS_ERROR_UNIT_3_REG_MAP_SIZE (0x00000030)

#define BUS_ERROR_UNIT_3_CAUSE_REG_OFFSET (0x00000000)
#define BUS_ERROR_UNIT_3_CAUSE_REG_ADDR (0x04003000)
#define BUS_ERROR_UNIT_3_PHYS_ADDR_REG_OFFSET (0x00000008)
#define BUS_ERROR_UNIT_3_PHYS_ADDR_REG_ADDR (0x04003008)
#define BUS_ERROR_UNIT_3_ENABLE_REG_OFFSET (0x00000010)
#define BUS_ERROR_UNIT_3_ENABLE_REG_ADDR (0x04003010)
#define BUS_ERROR_UNIT_3_PLIC_ENABLE_REG_OFFSET (0x00000018)
#define BUS_ERROR_UNIT_3_PLIC_ENABLE_REG_ADDR (0x04003018)
#define BUS_ERROR_UNIT_3_ACCRUED_REG_OFFSET (0x00000020)
#define BUS_ERROR_UNIT_3_ACCRUED_REG_ADDR (0x04003020)
#define BUS_ERROR_UNIT_3_LOCAL_ENABLE_REG_OFFSET (0x00000028)
#define BUS_ERROR_UNIT_3_LOCAL_ENABLE_REG_ADDR (0x04003028)

//==============================================================================
// Addresses for Address Map: bus_error_unit_4
//==============================================================================

#define BUS_ERROR_UNIT_4_REG_MAP_BASE_ADDR (0x04004000)
#define BUS_ERROR_UNIT_4_REG_MAP_SIZE (0x00000030)

#define BUS_ERROR_UNIT_4_CAUSE_REG_OFFSET (0x00000000)
#define BUS_ERROR_UNIT_4_CAUSE_REG_ADDR (0x04004000)
#define BUS_ERROR_UNIT_4_PHYS_ADDR_REG_OFFSET (0x00000008)
#define BUS_ERROR_UNIT_4_PHYS_ADDR_REG_ADDR (0x04004008)
#define BUS_ERROR_UNIT_4_ENABLE_REG_OFFSET (0x00000010)
#define BUS_ERROR_UNIT_4_ENABLE_REG_ADDR (0x04004010)
#define BUS_ERROR_UNIT_4_PLIC_ENABLE_REG_OFFSET (0x00000018)
#define BUS_ERROR_UNIT_4_PLIC_ENABLE_REG_ADDR (0x04004018)
#define BUS_ERROR_UNIT_4_ACCRUED_REG_OFFSET (0x00000020)
#define BUS_ERROR_UNIT_4_ACCRUED_REG_ADDR (0x04004020)
#define BUS_ERROR_UNIT_4_LOCAL_ENABLE_REG_OFFSET (0x00000028)
#define BUS_ERROR_UNIT_4_LOCAL_ENABLE_REG_ADDR (0x04004028)

//==============================================================================
// Addresses for Address Map: bus_error_unit_5
//==============================================================================

#define BUS_ERROR_UNIT_5_REG_MAP_BASE_ADDR (0x04005000)
#define BUS_ERROR_UNIT_5_REG_MAP_SIZE (0x00000030)

#define BUS_ERROR_UNIT_5_CAUSE_REG_OFFSET (0x00000000)
#define BUS_ERROR_UNIT_5_CAUSE_REG_ADDR (0x04005000)
#define BUS_ERROR_UNIT_5_PHYS_ADDR_REG_OFFSET (0x00000008)
#define BUS_ERROR_UNIT_5_PHYS_ADDR_REG_ADDR (0x04005008)
#define BUS_ERROR_UNIT_5_ENABLE_REG_OFFSET (0x00000010)
#define BUS_ERROR_UNIT_5_ENABLE_REG_ADDR (0x04005010)
#define BUS_ERROR_UNIT_5_PLIC_ENABLE_REG_OFFSET (0x00000018)
#define BUS_ERROR_UNIT_5_PLIC_ENABLE_REG_ADDR (0x04005018)
#define BUS_ERROR_UNIT_5_ACCRUED_REG_OFFSET (0x00000020)
#define BUS_ERROR_UNIT_5_ACCRUED_REG_ADDR (0x04005020)
#define BUS_ERROR_UNIT_5_LOCAL_ENABLE_REG_OFFSET (0x00000028)
#define BUS_ERROR_UNIT_5_LOCAL_ENABLE_REG_ADDR (0x04005028)

//==============================================================================
// Addresses for Address Map: bus_error_unit_6
//==============================================================================

#define BUS_ERROR_UNIT_6_REG_MAP_BASE_ADDR (0x04006000)
#define BUS_ERROR_UNIT_6_REG_MAP_SIZE (0x00000030)

#define BUS_ERROR_UNIT_6_CAUSE_REG_OFFSET (0x00000000)
#define BUS_ERROR_UNIT_6_CAUSE_REG_ADDR (0x04006000)
#define BUS_ERROR_UNIT_6_PHYS_ADDR_REG_OFFSET (0x00000008)
#define BUS_ERROR_UNIT_6_PHYS_ADDR_REG_ADDR (0x04006008)
#define BUS_ERROR_UNIT_6_ENABLE_REG_OFFSET (0x00000010)
#define BUS_ERROR_UNIT_6_ENABLE_REG_ADDR (0x04006010)
#define BUS_ERROR_UNIT_6_PLIC_ENABLE_REG_OFFSET (0x00000018)
#define BUS_ERROR_UNIT_6_PLIC_ENABLE_REG_ADDR (0x04006018)
#define BUS_ERROR_UNIT_6_ACCRUED_REG_OFFSET (0x00000020)
#define BUS_ERROR_UNIT_6_ACCRUED_REG_ADDR (0x04006020)
#define BUS_ERROR_UNIT_6_LOCAL_ENABLE_REG_OFFSET (0x00000028)
#define BUS_ERROR_UNIT_6_LOCAL_ENABLE_REG_ADDR (0x04006028)

//==============================================================================
// Addresses for Address Map: bus_error_unit_7
//==============================================================================

#define BUS_ERROR_UNIT_7_REG_MAP_BASE_ADDR (0x04007000)
#define BUS_ERROR_UNIT_7_REG_MAP_SIZE (0x00000030)

#define BUS_ERROR_UNIT_7_CAUSE_REG_OFFSET (0x00000000)
#define BUS_ERROR_UNIT_7_CAUSE_REG_ADDR (0x04007000)
#define BUS_ERROR_UNIT_7_PHYS_ADDR_REG_OFFSET (0x00000008)
#define BUS_ERROR_UNIT_7_PHYS_ADDR_REG_ADDR (0x04007008)
#define BUS_ERROR_UNIT_7_ENABLE_REG_OFFSET (0x00000010)
#define BUS_ERROR_UNIT_7_ENABLE_REG_ADDR (0x04007010)
#define BUS_ERROR_UNIT_7_PLIC_ENABLE_REG_OFFSET (0x00000018)
#define BUS_ERROR_UNIT_7_PLIC_ENABLE_REG_ADDR (0x04007018)
#define BUS_ERROR_UNIT_7_ACCRUED_REG_OFFSET (0x00000020)
#define BUS_ERROR_UNIT_7_ACCRUED_REG_ADDR (0x04007020)
#define BUS_ERROR_UNIT_7_LOCAL_ENABLE_REG_OFFSET (0x00000028)
#define BUS_ERROR_UNIT_7_LOCAL_ENABLE_REG_ADDR (0x04007028)

//==============================================================================
// Addresses for Address Map: tt_cluster_core0_wdt
//==============================================================================

#define TT_CLUSTER_CORE0_WDT_REG_MAP_BASE_ADDR (0x04008000)
#define TT_CLUSTER_CORE0_WDT_REG_MAP_SIZE (0x00000024)

#define TT_CLUSTER_CORE0_WDT_CTRL_REG_OFFSET (0x00000000)
#define TT_CLUSTER_CORE0_WDT_CTRL_REG_ADDR (0x04008000)
#define TT_CLUSTER_CORE0_WDT_COUNT_REG_OFFSET (0x00000008)
#define TT_CLUSTER_CORE0_WDT_COUNT_REG_ADDR (0x04008008)
#define TT_CLUSTER_CORE0_WDT_SCALED_COUNT_REG_OFFSET (0x00000010)
#define TT_CLUSTER_CORE0_WDT_SCALED_COUNT_REG_ADDR (0x04008010)
#define TT_CLUSTER_CORE0_WDT_FEED_REG_OFFSET (0x00000018)
#define TT_CLUSTER_CORE0_WDT_FEED_REG_ADDR (0x04008018)
#define TT_CLUSTER_CORE0_WDT_KEY_REG_OFFSET (0x0000001C)
#define TT_CLUSTER_CORE0_WDT_KEY_REG_ADDR (0x0400801C)
#define TT_CLUSTER_CORE0_WDT_CMP_REG_OFFSET (0x00000020)
#define TT_CLUSTER_CORE0_WDT_CMP_REG_ADDR (0x04008020)

//==============================================================================
// Addresses for Address Map: tt_cluster_core1_wdt
//==============================================================================

#define TT_CLUSTER_CORE1_WDT_REG_MAP_BASE_ADDR (0x04009000)
#define TT_CLUSTER_CORE1_WDT_REG_MAP_SIZE (0x00000024)

#define TT_CLUSTER_CORE1_WDT_CTRL_REG_OFFSET (0x00000000)
#define TT_CLUSTER_CORE1_WDT_CTRL_REG_ADDR (0x04009000)
#define TT_CLUSTER_CORE1_WDT_COUNT_REG_OFFSET (0x00000008)
#define TT_CLUSTER_CORE1_WDT_COUNT_REG_ADDR (0x04009008)
#define TT_CLUSTER_CORE1_WDT_SCALED_COUNT_REG_OFFSET (0x00000010)
#define TT_CLUSTER_CORE1_WDT_SCALED_COUNT_REG_ADDR (0x04009010)
#define TT_CLUSTER_CORE1_WDT_FEED_REG_OFFSET (0x00000018)
#define TT_CLUSTER_CORE1_WDT_FEED_REG_ADDR (0x04009018)
#define TT_CLUSTER_CORE1_WDT_KEY_REG_OFFSET (0x0000001C)
#define TT_CLUSTER_CORE1_WDT_KEY_REG_ADDR (0x0400901C)
#define TT_CLUSTER_CORE1_WDT_CMP_REG_OFFSET (0x00000020)
#define TT_CLUSTER_CORE1_WDT_CMP_REG_ADDR (0x04009020)

//==============================================================================
// Addresses for Address Map: tt_cluster_core2_wdt
//==============================================================================

#define TT_CLUSTER_CORE2_WDT_REG_MAP_BASE_ADDR (0x0400A000)
#define TT_CLUSTER_CORE2_WDT_REG_MAP_SIZE (0x00000024)

#define TT_CLUSTER_CORE2_WDT_CTRL_REG_OFFSET (0x00000000)
#define TT_CLUSTER_CORE2_WDT_CTRL_REG_ADDR (0x0400A000)
#define TT_CLUSTER_CORE2_WDT_COUNT_REG_OFFSET (0x00000008)
#define TT_CLUSTER_CORE2_WDT_COUNT_REG_ADDR (0x0400A008)
#define TT_CLUSTER_CORE2_WDT_SCALED_COUNT_REG_OFFSET (0x00000010)
#define TT_CLUSTER_CORE2_WDT_SCALED_COUNT_REG_ADDR (0x0400A010)
#define TT_CLUSTER_CORE2_WDT_FEED_REG_OFFSET (0x00000018)
#define TT_CLUSTER_CORE2_WDT_FEED_REG_ADDR (0x0400A018)
#define TT_CLUSTER_CORE2_WDT_KEY_REG_OFFSET (0x0000001C)
#define TT_CLUSTER_CORE2_WDT_KEY_REG_ADDR (0x0400A01C)
#define TT_CLUSTER_CORE2_WDT_CMP_REG_OFFSET (0x00000020)
#define TT_CLUSTER_CORE2_WDT_CMP_REG_ADDR (0x0400A020)

//==============================================================================
// Addresses for Address Map: tt_cluster_core3_wdt
//==============================================================================

#define TT_CLUSTER_CORE3_WDT_REG_MAP_BASE_ADDR (0x0400B000)
#define TT_CLUSTER_CORE3_WDT_REG_MAP_SIZE (0x00000024)

#define TT_CLUSTER_CORE3_WDT_CTRL_REG_OFFSET (0x00000000)
#define TT_CLUSTER_CORE3_WDT_CTRL_REG_ADDR (0x0400B000)
#define TT_CLUSTER_CORE3_WDT_COUNT_REG_OFFSET (0x00000008)
#define TT_CLUSTER_CORE3_WDT_COUNT_REG_ADDR (0x0400B008)
#define TT_CLUSTER_CORE3_WDT_SCALED_COUNT_REG_OFFSET (0x00000010)
#define TT_CLUSTER_CORE3_WDT_SCALED_COUNT_REG_ADDR (0x0400B010)
#define TT_CLUSTER_CORE3_WDT_FEED_REG_OFFSET (0x00000018)
#define TT_CLUSTER_CORE3_WDT_FEED_REG_ADDR (0x0400B018)
#define TT_CLUSTER_CORE3_WDT_KEY_REG_OFFSET (0x0000001C)
#define TT_CLUSTER_CORE3_WDT_KEY_REG_ADDR (0x0400B01C)
#define TT_CLUSTER_CORE3_WDT_CMP_REG_OFFSET (0x00000020)
#define TT_CLUSTER_CORE3_WDT_CMP_REG_ADDR (0x0400B020)

//==============================================================================
// Addresses for Address Map: tt_cluster_core4_wdt
//==============================================================================

#define TT_CLUSTER_CORE4_WDT_REG_MAP_BASE_ADDR (0x0400C000)
#define TT_CLUSTER_CORE4_WDT_REG_MAP_SIZE (0x00000024)

#define TT_CLUSTER_CORE4_WDT_CTRL_REG_OFFSET (0x00000000)
#define TT_CLUSTER_CORE4_WDT_CTRL_REG_ADDR (0x0400C000)
#define TT_CLUSTER_CORE4_WDT_COUNT_REG_OFFSET (0x00000008)
#define TT_CLUSTER_CORE4_WDT_COUNT_REG_ADDR (0x0400C008)
#define TT_CLUSTER_CORE4_WDT_SCALED_COUNT_REG_OFFSET (0x00000010)
#define TT_CLUSTER_CORE4_WDT_SCALED_COUNT_REG_ADDR (0x0400C010)
#define TT_CLUSTER_CORE4_WDT_FEED_REG_OFFSET (0x00000018)
#define TT_CLUSTER_CORE4_WDT_FEED_REG_ADDR (0x0400C018)
#define TT_CLUSTER_CORE4_WDT_KEY_REG_OFFSET (0x0000001C)
#define TT_CLUSTER_CORE4_WDT_KEY_REG_ADDR (0x0400C01C)
#define TT_CLUSTER_CORE4_WDT_CMP_REG_OFFSET (0x00000020)
#define TT_CLUSTER_CORE4_WDT_CMP_REG_ADDR (0x0400C020)

//==============================================================================
// Addresses for Address Map: tt_cluster_core5_wdt
//==============================================================================

#define TT_CLUSTER_CORE5_WDT_REG_MAP_BASE_ADDR (0x0400D000)
#define TT_CLUSTER_CORE5_WDT_REG_MAP_SIZE (0x00000024)

#define TT_CLUSTER_CORE5_WDT_CTRL_REG_OFFSET (0x00000000)
#define TT_CLUSTER_CORE5_WDT_CTRL_REG_ADDR (0x0400D000)
#define TT_CLUSTER_CORE5_WDT_COUNT_REG_OFFSET (0x00000008)
#define TT_CLUSTER_CORE5_WDT_COUNT_REG_ADDR (0x0400D008)
#define TT_CLUSTER_CORE5_WDT_SCALED_COUNT_REG_OFFSET (0x00000010)
#define TT_CLUSTER_CORE5_WDT_SCALED_COUNT_REG_ADDR (0x0400D010)
#define TT_CLUSTER_CORE5_WDT_FEED_REG_OFFSET (0x00000018)
#define TT_CLUSTER_CORE5_WDT_FEED_REG_ADDR (0x0400D018)
#define TT_CLUSTER_CORE5_WDT_KEY_REG_OFFSET (0x0000001C)
#define TT_CLUSTER_CORE5_WDT_KEY_REG_ADDR (0x0400D01C)
#define TT_CLUSTER_CORE5_WDT_CMP_REG_OFFSET (0x00000020)
#define TT_CLUSTER_CORE5_WDT_CMP_REG_ADDR (0x0400D020)

//==============================================================================
// Addresses for Address Map: tt_cluster_core6_wdt
//==============================================================================

#define TT_CLUSTER_CORE6_WDT_REG_MAP_BASE_ADDR (0x0400E000)
#define TT_CLUSTER_CORE6_WDT_REG_MAP_SIZE (0x00000024)

#define TT_CLUSTER_CORE6_WDT_CTRL_REG_OFFSET (0x00000000)
#define TT_CLUSTER_CORE6_WDT_CTRL_REG_ADDR (0x0400E000)
#define TT_CLUSTER_CORE6_WDT_COUNT_REG_OFFSET (0x00000008)
#define TT_CLUSTER_CORE6_WDT_COUNT_REG_ADDR (0x0400E008)
#define TT_CLUSTER_CORE6_WDT_SCALED_COUNT_REG_OFFSET (0x00000010)
#define TT_CLUSTER_CORE6_WDT_SCALED_COUNT_REG_ADDR (0x0400E010)
#define TT_CLUSTER_CORE6_WDT_FEED_REG_OFFSET (0x00000018)
#define TT_CLUSTER_CORE6_WDT_FEED_REG_ADDR (0x0400E018)
#define TT_CLUSTER_CORE6_WDT_KEY_REG_OFFSET (0x0000001C)
#define TT_CLUSTER_CORE6_WDT_KEY_REG_ADDR (0x0400E01C)
#define TT_CLUSTER_CORE6_WDT_CMP_REG_OFFSET (0x00000020)
#define TT_CLUSTER_CORE6_WDT_CMP_REG_ADDR (0x0400E020)

//==============================================================================
// Addresses for Address Map: tt_cluster_core7_wdt
//==============================================================================

#define TT_CLUSTER_CORE7_WDT_REG_MAP_BASE_ADDR (0x0400F000)
#define TT_CLUSTER_CORE7_WDT_REG_MAP_SIZE (0x00000024)

#define TT_CLUSTER_CORE7_WDT_CTRL_REG_OFFSET (0x00000000)
#define TT_CLUSTER_CORE7_WDT_CTRL_REG_ADDR (0x0400F000)
#define TT_CLUSTER_CORE7_WDT_COUNT_REG_OFFSET (0x00000008)
#define TT_CLUSTER_CORE7_WDT_COUNT_REG_ADDR (0x0400F008)
#define TT_CLUSTER_CORE7_WDT_SCALED_COUNT_REG_OFFSET (0x00000010)
#define TT_CLUSTER_CORE7_WDT_SCALED_COUNT_REG_ADDR (0x0400F010)
#define TT_CLUSTER_CORE7_WDT_FEED_REG_OFFSET (0x00000018)
#define TT_CLUSTER_CORE7_WDT_FEED_REG_ADDR (0x0400F018)
#define TT_CLUSTER_CORE7_WDT_KEY_REG_OFFSET (0x0000001C)
#define TT_CLUSTER_CORE7_WDT_KEY_REG_ADDR (0x0400F01C)
#define TT_CLUSTER_CORE7_WDT_CMP_REG_OFFSET (0x00000020)
#define TT_CLUSTER_CORE7_WDT_CMP_REG_ADDR (0x0400F020)

//==============================================================================
// Addresses for Address Map: tt_cache_controller
//==============================================================================

#define TT_CACHE_CONTROLLER_REG_MAP_BASE_ADDR (0x04010000)
#define TT_CACHE_CONTROLLER_REG_MAP_SIZE (0x00000348)

#define TT_CACHE_CONTROLLER_CONFIGURATION_REG_OFFSET (0x00000000)
#define TT_CACHE_CONTROLLER_CONFIGURATION_REG_ADDR (0x04010000)
#define TT_CACHE_CONTROLLER_FLUSH64_REG_OFFSET (0x00000200)
#define TT_CACHE_CONTROLLER_FLUSH64_REG_ADDR (0x04010200)
#define TT_CACHE_CONTROLLER_FLUSH32_REG_OFFSET (0x00000240)
#define TT_CACHE_CONTROLLER_FLUSH32_REG_ADDR (0x04010240)
#define TT_CACHE_CONTROLLER_INVALIDATE64_REG_OFFSET (0x00000280)
#define TT_CACHE_CONTROLLER_INVALIDATE64_REG_ADDR (0x04010280)
#define TT_CACHE_CONTROLLER_INVALIDATE32_REG_OFFSET (0x000002C0)
#define TT_CACHE_CONTROLLER_INVALIDATE32_REG_ADDR (0x040102C0)
#define TT_CACHE_CONTROLLER_FULLINVALIDATE_REG_OFFSET (0x00000300)
#define TT_CACHE_CONTROLLER_FULLINVALIDATE_REG_ADDR (0x04010300)
#define TT_CACHE_CONTROLLER_INVALIDATEFLUSHDIRTY_REG_OFFSET (0x00000340)
#define TT_CACHE_CONTROLLER_INVALIDATEFLUSHDIRTY_REG_ADDR (0x04010340)

//==============================================================================
// Addresses for Address Map: tt_debug_module_sbus
//==============================================================================

#define TT_DEBUG_MODULE_SBUS_REG_MAP_BASE_ADDR (0x04011000)
#define TT_DEBUG_MODULE_SBUS_REG_MAP_SIZE (0x00000880)

#define TT_DEBUG_MODULE_SBUS_HALTED_REG_OFFSET (0x00000100)
#define TT_DEBUG_MODULE_SBUS_HALTED_REG_ADDR (0x04011100)
#define TT_DEBUG_MODULE_SBUS_GOING_REG_OFFSET (0x00000104)
#define TT_DEBUG_MODULE_SBUS_GOING_REG_ADDR (0x04011104)
#define TT_DEBUG_MODULE_SBUS_RESUMING_REG_OFFSET (0x00000108)
#define TT_DEBUG_MODULE_SBUS_RESUMING_REG_ADDR (0x04011108)
#define TT_DEBUG_MODULE_SBUS_EXCEPTION_REG_OFFSET (0x0000010C)
#define TT_DEBUG_MODULE_SBUS_EXCEPTION_REG_ADDR (0x0401110C)
#define TT_DEBUG_MODULE_SBUS_WHERETO_REG_OFFSET (0x00000300)
#define TT_DEBUG_MODULE_SBUS_WHERETO_REG_ADDR (0x04011300)
#define TT_DEBUG_MODULE_SBUS_ABSTRACT_REG_OFFSET (0x00000328)
#define TT_DEBUG_MODULE_SBUS_ABSTRACT_REG_ADDR (0x04011328)
#define TT_DEBUG_MODULE_SBUS_ABSTRACT_2_REG_OFFSET (0x00000338)
#define TT_DEBUG_MODULE_SBUS_ABSTRACT_2_REG_ADDR (0x04011338)
#define TT_DEBUG_MODULE_SBUS_PROGBUF_REG_OFFSET (0x0000033C)
#define TT_DEBUG_MODULE_SBUS_PROGBUF_REG_ADDR (0x0401133C)
#define TT_DEBUG_MODULE_SBUS_IMPEBREAK_REG_OFFSET (0x0000037C)
#define TT_DEBUG_MODULE_SBUS_IMPEBREAK_REG_ADDR (0x0401137C)
#define TT_DEBUG_MODULE_SBUS_DATA_REG_OFFSET (0x00000380)
#define TT_DEBUG_MODULE_SBUS_DATA_REG_ADDR (0x04011380)
#define TT_DEBUG_MODULE_SBUS_FLAGS_REG_OFFSET (0x00000400)
#define TT_DEBUG_MODULE_SBUS_FLAGS_REG_ADDR (0x04011400)
#define TT_DEBUG_MODULE_SBUS_ROM_REG_OFFSET (0x00000800)
#define TT_DEBUG_MODULE_SBUS_ROM_REG_ADDR (0x04011800)

//==============================================================================
// Addresses for Address Map: tt_cluster_clint
//==============================================================================

#define TT_CLUSTER_CLINT_REG_MAP_BASE_ADDR (0x04020000)
#define TT_CLUSTER_CLINT_REG_MAP_SIZE (0x0000C000)

#define TT_CLUSTER_CLINT_MSIP_0__REG_OFFSET (0x00000000)
#define TT_CLUSTER_CLINT_MSIP_0__REG_ADDR (0x04020000)
#define TT_CLUSTER_CLINT_MSIP_1__REG_OFFSET (0x00000004)
#define TT_CLUSTER_CLINT_MSIP_1__REG_ADDR (0x04020004)
#define TT_CLUSTER_CLINT_MSIP_2__REG_OFFSET (0x00000008)
#define TT_CLUSTER_CLINT_MSIP_2__REG_ADDR (0x04020008)
#define TT_CLUSTER_CLINT_MSIP_3__REG_OFFSET (0x0000000C)
#define TT_CLUSTER_CLINT_MSIP_3__REG_ADDR (0x0402000C)
#define TT_CLUSTER_CLINT_MSIP_4__REG_OFFSET (0x00000010)
#define TT_CLUSTER_CLINT_MSIP_4__REG_ADDR (0x04020010)
#define TT_CLUSTER_CLINT_MSIP_5__REG_OFFSET (0x00000014)
#define TT_CLUSTER_CLINT_MSIP_5__REG_ADDR (0x04020014)
#define TT_CLUSTER_CLINT_MSIP_6__REG_OFFSET (0x00000018)
#define TT_CLUSTER_CLINT_MSIP_6__REG_ADDR (0x04020018)
#define TT_CLUSTER_CLINT_MSIP_7__REG_OFFSET (0x0000001C)
#define TT_CLUSTER_CLINT_MSIP_7__REG_ADDR (0x0402001C)
#define TT_CLUSTER_CLINT_MTIMECMP_0__REG_OFFSET (0x00004000)
#define TT_CLUSTER_CLINT_MTIMECMP_0__REG_ADDR (0x04024000)
#define TT_CLUSTER_CLINT_MTIMECMP_1__REG_OFFSET (0x00004008)
#define TT_CLUSTER_CLINT_MTIMECMP_1__REG_ADDR (0x04024008)
#define TT_CLUSTER_CLINT_MTIMECMP_2__REG_OFFSET (0x00004010)
#define TT_CLUSTER_CLINT_MTIMECMP_2__REG_ADDR (0x04024010)
#define TT_CLUSTER_CLINT_MTIMECMP_3__REG_OFFSET (0x00004018)
#define TT_CLUSTER_CLINT_MTIMECMP_3__REG_ADDR (0x04024018)
#define TT_CLUSTER_CLINT_MTIMECMP_4__REG_OFFSET (0x00004020)
#define TT_CLUSTER_CLINT_MTIMECMP_4__REG_ADDR (0x04024020)
#define TT_CLUSTER_CLINT_MTIMECMP_5__REG_OFFSET (0x00004028)
#define TT_CLUSTER_CLINT_MTIMECMP_5__REG_ADDR (0x04024028)
#define TT_CLUSTER_CLINT_MTIMECMP_6__REG_OFFSET (0x00004030)
#define TT_CLUSTER_CLINT_MTIMECMP_6__REG_ADDR (0x04024030)
#define TT_CLUSTER_CLINT_MTIMECMP_7__REG_OFFSET (0x00004038)
#define TT_CLUSTER_CLINT_MTIMECMP_7__REG_ADDR (0x04024038)
#define TT_CLUSTER_CLINT_MTIME_REG_OFFSET (0x0000BFF8)
#define TT_CLUSTER_CLINT_MTIME_REG_ADDR (0x0402BFF8)

//==============================================================================
// Addresses for Address Map: tt_cluster_plic
//==============================================================================

#define TT_CLUSTER_PLIC_REG_MAP_BASE_ADDR (0x08000000)
#define TT_CLUSTER_PLIC_REG_MAP_SIZE (0x00207008)

#define TT_CLUSTER_PLIC_PRIORITY_0__REG_OFFSET (0x00000004)
#define TT_CLUSTER_PLIC_PRIORITY_0__REG_ADDR (0x08000004)
#define TT_CLUSTER_PLIC_PRIORITY_1__REG_OFFSET (0x00000008)
#define TT_CLUSTER_PLIC_PRIORITY_1__REG_ADDR (0x08000008)
#define TT_CLUSTER_PLIC_PRIORITY_2__REG_OFFSET (0x0000000C)
#define TT_CLUSTER_PLIC_PRIORITY_2__REG_ADDR (0x0800000C)
#define TT_CLUSTER_PLIC_PRIORITY_3__REG_OFFSET (0x00000010)
#define TT_CLUSTER_PLIC_PRIORITY_3__REG_ADDR (0x08000010)
#define TT_CLUSTER_PLIC_PRIORITY_4__REG_OFFSET (0x00000014)
#define TT_CLUSTER_PLIC_PRIORITY_4__REG_ADDR (0x08000014)
#define TT_CLUSTER_PLIC_PRIORITY_5__REG_OFFSET (0x00000018)
#define TT_CLUSTER_PLIC_PRIORITY_5__REG_ADDR (0x08000018)
#define TT_CLUSTER_PLIC_PRIORITY_6__REG_OFFSET (0x0000001C)
#define TT_CLUSTER_PLIC_PRIORITY_6__REG_ADDR (0x0800001C)
#define TT_CLUSTER_PLIC_PRIORITY_7__REG_OFFSET (0x00000020)
#define TT_CLUSTER_PLIC_PRIORITY_7__REG_ADDR (0x08000020)
#define TT_CLUSTER_PLIC_PRIORITY_8__REG_OFFSET (0x00000024)
#define TT_CLUSTER_PLIC_PRIORITY_8__REG_ADDR (0x08000024)
#define TT_CLUSTER_PLIC_PRIORITY_9__REG_OFFSET (0x00000028)
#define TT_CLUSTER_PLIC_PRIORITY_9__REG_ADDR (0x08000028)
#define TT_CLUSTER_PLIC_PRIORITY_10__REG_OFFSET (0x0000002C)
#define TT_CLUSTER_PLIC_PRIORITY_10__REG_ADDR (0x0800002C)
#define TT_CLUSTER_PLIC_PRIORITY_11__REG_OFFSET (0x00000030)
#define TT_CLUSTER_PLIC_PRIORITY_11__REG_ADDR (0x08000030)
#define TT_CLUSTER_PLIC_PRIORITY_12__REG_OFFSET (0x00000034)
#define TT_CLUSTER_PLIC_PRIORITY_12__REG_ADDR (0x08000034)
#define TT_CLUSTER_PLIC_PRIORITY_13__REG_OFFSET (0x00000038)
#define TT_CLUSTER_PLIC_PRIORITY_13__REG_ADDR (0x08000038)
#define TT_CLUSTER_PLIC_PRIORITY_14__REG_OFFSET (0x0000003C)
#define TT_CLUSTER_PLIC_PRIORITY_14__REG_ADDR (0x0800003C)
#define TT_CLUSTER_PLIC_PRIORITY_15__REG_OFFSET (0x00000040)
#define TT_CLUSTER_PLIC_PRIORITY_15__REG_ADDR (0x08000040)
#define TT_CLUSTER_PLIC_PRIORITY_16__REG_OFFSET (0x00000044)
#define TT_CLUSTER_PLIC_PRIORITY_16__REG_ADDR (0x08000044)
#define TT_CLUSTER_PLIC_PRIORITY_17__REG_OFFSET (0x00000048)
#define TT_CLUSTER_PLIC_PRIORITY_17__REG_ADDR (0x08000048)
#define TT_CLUSTER_PLIC_PRIORITY_18__REG_OFFSET (0x0000004C)
#define TT_CLUSTER_PLIC_PRIORITY_18__REG_ADDR (0x0800004C)
#define TT_CLUSTER_PLIC_PRIORITY_19__REG_OFFSET (0x00000050)
#define TT_CLUSTER_PLIC_PRIORITY_19__REG_ADDR (0x08000050)
#define TT_CLUSTER_PLIC_PRIORITY_20__REG_OFFSET (0x00000054)
#define TT_CLUSTER_PLIC_PRIORITY_20__REG_ADDR (0x08000054)
#define TT_CLUSTER_PLIC_PRIORITY_21__REG_OFFSET (0x00000058)
#define TT_CLUSTER_PLIC_PRIORITY_21__REG_ADDR (0x08000058)
#define TT_CLUSTER_PLIC_PRIORITY_22__REG_OFFSET (0x0000005C)
#define TT_CLUSTER_PLIC_PRIORITY_22__REG_ADDR (0x0800005C)
#define TT_CLUSTER_PLIC_PRIORITY_23__REG_OFFSET (0x00000060)
#define TT_CLUSTER_PLIC_PRIORITY_23__REG_ADDR (0x08000060)
#define TT_CLUSTER_PLIC_PRIORITY_24__REG_OFFSET (0x00000064)
#define TT_CLUSTER_PLIC_PRIORITY_24__REG_ADDR (0x08000064)
#define TT_CLUSTER_PLIC_PRIORITY_25__REG_OFFSET (0x00000068)
#define TT_CLUSTER_PLIC_PRIORITY_25__REG_ADDR (0x08000068)
#define TT_CLUSTER_PLIC_PRIORITY_26__REG_OFFSET (0x0000006C)
#define TT_CLUSTER_PLIC_PRIORITY_26__REG_ADDR (0x0800006C)
#define TT_CLUSTER_PLIC_PRIORITY_27__REG_OFFSET (0x00000070)
#define TT_CLUSTER_PLIC_PRIORITY_27__REG_ADDR (0x08000070)
#define TT_CLUSTER_PLIC_PRIORITY_28__REG_OFFSET (0x00000074)
#define TT_CLUSTER_PLIC_PRIORITY_28__REG_ADDR (0x08000074)
#define TT_CLUSTER_PLIC_PRIORITY_29__REG_OFFSET (0x00000078)
#define TT_CLUSTER_PLIC_PRIORITY_29__REG_ADDR (0x08000078)
#define TT_CLUSTER_PLIC_PRIORITY_30__REG_OFFSET (0x0000007C)
#define TT_CLUSTER_PLIC_PRIORITY_30__REG_ADDR (0x0800007C)
#define TT_CLUSTER_PLIC_PRIORITY_31__REG_OFFSET (0x00000080)
#define TT_CLUSTER_PLIC_PRIORITY_31__REG_ADDR (0x08000080)
#define TT_CLUSTER_PLIC_PRIORITY_32__REG_OFFSET (0x00000084)
#define TT_CLUSTER_PLIC_PRIORITY_32__REG_ADDR (0x08000084)
#define TT_CLUSTER_PLIC_PRIORITY_33__REG_OFFSET (0x00000088)
#define TT_CLUSTER_PLIC_PRIORITY_33__REG_ADDR (0x08000088)
#define TT_CLUSTER_PLIC_PRIORITY_34__REG_OFFSET (0x0000008C)
#define TT_CLUSTER_PLIC_PRIORITY_34__REG_ADDR (0x0800008C)
#define TT_CLUSTER_PLIC_PRIORITY_35__REG_OFFSET (0x00000090)
#define TT_CLUSTER_PLIC_PRIORITY_35__REG_ADDR (0x08000090)
#define TT_CLUSTER_PLIC_PRIORITY_36__REG_OFFSET (0x00000094)
#define TT_CLUSTER_PLIC_PRIORITY_36__REG_ADDR (0x08000094)
#define TT_CLUSTER_PLIC_PRIORITY_37__REG_OFFSET (0x00000098)
#define TT_CLUSTER_PLIC_PRIORITY_37__REG_ADDR (0x08000098)
#define TT_CLUSTER_PLIC_PRIORITY_38__REG_OFFSET (0x0000009C)
#define TT_CLUSTER_PLIC_PRIORITY_38__REG_ADDR (0x0800009C)
#define TT_CLUSTER_PLIC_PRIORITY_39__REG_OFFSET (0x000000A0)
#define TT_CLUSTER_PLIC_PRIORITY_39__REG_ADDR (0x080000A0)
#define TT_CLUSTER_PLIC_PRIORITY_40__REG_OFFSET (0x000000A4)
#define TT_CLUSTER_PLIC_PRIORITY_40__REG_ADDR (0x080000A4)
#define TT_CLUSTER_PLIC_PRIORITY_41__REG_OFFSET (0x000000A8)
#define TT_CLUSTER_PLIC_PRIORITY_41__REG_ADDR (0x080000A8)
#define TT_CLUSTER_PLIC_PRIORITY_42__REG_OFFSET (0x000000AC)
#define TT_CLUSTER_PLIC_PRIORITY_42__REG_ADDR (0x080000AC)
#define TT_CLUSTER_PLIC_PRIORITY_43__REG_OFFSET (0x000000B0)
#define TT_CLUSTER_PLIC_PRIORITY_43__REG_ADDR (0x080000B0)
#define TT_CLUSTER_PLIC_PRIORITY_44__REG_OFFSET (0x000000B4)
#define TT_CLUSTER_PLIC_PRIORITY_44__REG_ADDR (0x080000B4)
#define TT_CLUSTER_PLIC_PRIORITY_45__REG_OFFSET (0x000000B8)
#define TT_CLUSTER_PLIC_PRIORITY_45__REG_ADDR (0x080000B8)
#define TT_CLUSTER_PLIC_PRIORITY_46__REG_OFFSET (0x000000BC)
#define TT_CLUSTER_PLIC_PRIORITY_46__REG_ADDR (0x080000BC)
#define TT_CLUSTER_PLIC_PRIORITY_47__REG_OFFSET (0x000000C0)
#define TT_CLUSTER_PLIC_PRIORITY_47__REG_ADDR (0x080000C0)
#define TT_CLUSTER_PLIC_PRIORITY_48__REG_OFFSET (0x000000C4)
#define TT_CLUSTER_PLIC_PRIORITY_48__REG_ADDR (0x080000C4)
#define TT_CLUSTER_PLIC_PRIORITY_49__REG_OFFSET (0x000000C8)
#define TT_CLUSTER_PLIC_PRIORITY_49__REG_ADDR (0x080000C8)
#define TT_CLUSTER_PLIC_PRIORITY_50__REG_OFFSET (0x000000CC)
#define TT_CLUSTER_PLIC_PRIORITY_50__REG_ADDR (0x080000CC)
#define TT_CLUSTER_PLIC_PRIORITY_51__REG_OFFSET (0x000000D0)
#define TT_CLUSTER_PLIC_PRIORITY_51__REG_ADDR (0x080000D0)
#define TT_CLUSTER_PLIC_PRIORITY_52__REG_OFFSET (0x000000D4)
#define TT_CLUSTER_PLIC_PRIORITY_52__REG_ADDR (0x080000D4)
#define TT_CLUSTER_PLIC_PRIORITY_53__REG_OFFSET (0x000000D8)
#define TT_CLUSTER_PLIC_PRIORITY_53__REG_ADDR (0x080000D8)
#define TT_CLUSTER_PLIC_PRIORITY_54__REG_OFFSET (0x000000DC)
#define TT_CLUSTER_PLIC_PRIORITY_54__REG_ADDR (0x080000DC)
#define TT_CLUSTER_PLIC_PRIORITY_55__REG_OFFSET (0x000000E0)
#define TT_CLUSTER_PLIC_PRIORITY_55__REG_ADDR (0x080000E0)
#define TT_CLUSTER_PLIC_PRIORITY_56__REG_OFFSET (0x000000E4)
#define TT_CLUSTER_PLIC_PRIORITY_56__REG_ADDR (0x080000E4)
#define TT_CLUSTER_PLIC_PRIORITY_57__REG_OFFSET (0x000000E8)
#define TT_CLUSTER_PLIC_PRIORITY_57__REG_ADDR (0x080000E8)
#define TT_CLUSTER_PLIC_PRIORITY_58__REG_OFFSET (0x000000EC)
#define TT_CLUSTER_PLIC_PRIORITY_58__REG_ADDR (0x080000EC)
#define TT_CLUSTER_PLIC_PRIORITY_59__REG_OFFSET (0x000000F0)
#define TT_CLUSTER_PLIC_PRIORITY_59__REG_ADDR (0x080000F0)
#define TT_CLUSTER_PLIC_PRIORITY_60__REG_OFFSET (0x000000F4)
#define TT_CLUSTER_PLIC_PRIORITY_60__REG_ADDR (0x080000F4)
#define TT_CLUSTER_PLIC_PRIORITY_61__REG_OFFSET (0x000000F8)
#define TT_CLUSTER_PLIC_PRIORITY_61__REG_ADDR (0x080000F8)
#define TT_CLUSTER_PLIC_PRIORITY_62__REG_OFFSET (0x000000FC)
#define TT_CLUSTER_PLIC_PRIORITY_62__REG_ADDR (0x080000FC)
#define TT_CLUSTER_PLIC_PRIORITY_63__REG_OFFSET (0x00000100)
#define TT_CLUSTER_PLIC_PRIORITY_63__REG_ADDR (0x08000100)
#define TT_CLUSTER_PLIC_PRIORITY_64__REG_OFFSET (0x00000104)
#define TT_CLUSTER_PLIC_PRIORITY_64__REG_ADDR (0x08000104)
#define TT_CLUSTER_PLIC_PRIORITY_65__REG_OFFSET (0x00000108)
#define TT_CLUSTER_PLIC_PRIORITY_65__REG_ADDR (0x08000108)
#define TT_CLUSTER_PLIC_PRIORITY_66__REG_OFFSET (0x0000010C)
#define TT_CLUSTER_PLIC_PRIORITY_66__REG_ADDR (0x0800010C)
#define TT_CLUSTER_PLIC_PRIORITY_67__REG_OFFSET (0x00000110)
#define TT_CLUSTER_PLIC_PRIORITY_67__REG_ADDR (0x08000110)
#define TT_CLUSTER_PLIC_PRIORITY_68__REG_OFFSET (0x00000114)
#define TT_CLUSTER_PLIC_PRIORITY_68__REG_ADDR (0x08000114)
#define TT_CLUSTER_PLIC_PRIORITY_69__REG_OFFSET (0x00000118)
#define TT_CLUSTER_PLIC_PRIORITY_69__REG_ADDR (0x08000118)
#define TT_CLUSTER_PLIC_PRIORITY_70__REG_OFFSET (0x0000011C)
#define TT_CLUSTER_PLIC_PRIORITY_70__REG_ADDR (0x0800011C)
#define TT_CLUSTER_PLIC_PRIORITY_71__REG_OFFSET (0x00000120)
#define TT_CLUSTER_PLIC_PRIORITY_71__REG_ADDR (0x08000120)
#define TT_CLUSTER_PLIC_PRIORITY_72__REG_OFFSET (0x00000124)
#define TT_CLUSTER_PLIC_PRIORITY_72__REG_ADDR (0x08000124)
#define TT_CLUSTER_PLIC_PRIORITY_73__REG_OFFSET (0x00000128)
#define TT_CLUSTER_PLIC_PRIORITY_73__REG_ADDR (0x08000128)
#define TT_CLUSTER_PLIC_PRIORITY_74__REG_OFFSET (0x0000012C)
#define TT_CLUSTER_PLIC_PRIORITY_74__REG_ADDR (0x0800012C)
#define TT_CLUSTER_PLIC_PRIORITY_75__REG_OFFSET (0x00000130)
#define TT_CLUSTER_PLIC_PRIORITY_75__REG_ADDR (0x08000130)
#define TT_CLUSTER_PLIC_PRIORITY_76__REG_OFFSET (0x00000134)
#define TT_CLUSTER_PLIC_PRIORITY_76__REG_ADDR (0x08000134)
#define TT_CLUSTER_PLIC_PRIORITY_77__REG_OFFSET (0x00000138)
#define TT_CLUSTER_PLIC_PRIORITY_77__REG_ADDR (0x08000138)
#define TT_CLUSTER_PLIC_PRIORITY_78__REG_OFFSET (0x0000013C)
#define TT_CLUSTER_PLIC_PRIORITY_78__REG_ADDR (0x0800013C)
#define TT_CLUSTER_PLIC_PRIORITY_79__REG_OFFSET (0x00000140)
#define TT_CLUSTER_PLIC_PRIORITY_79__REG_ADDR (0x08000140)
#define TT_CLUSTER_PLIC_PENDING_0__REG_OFFSET (0x00001000)
#define TT_CLUSTER_PLIC_PENDING_0__REG_ADDR (0x08001000)
#define TT_CLUSTER_PLIC_PENDING_1__REG_OFFSET (0x00001004)
#define TT_CLUSTER_PLIC_PENDING_1__REG_ADDR (0x08001004)
#define TT_CLUSTER_PLIC_PENDING_2__REG_OFFSET (0x00001008)
#define TT_CLUSTER_PLIC_PENDING_2__REG_ADDR (0x08001008)
#define TT_CLUSTER_PLIC_CORE0_IE_0__REG_OFFSET (0x00002000)
#define TT_CLUSTER_PLIC_CORE0_IE_0__REG_ADDR (0x08002000)
#define TT_CLUSTER_PLIC_CORE0_IE_1__REG_OFFSET (0x00002004)
#define TT_CLUSTER_PLIC_CORE0_IE_1__REG_ADDR (0x08002004)
#define TT_CLUSTER_PLIC_CORE0_IE_2__REG_OFFSET (0x00002008)
#define TT_CLUSTER_PLIC_CORE0_IE_2__REG_ADDR (0x08002008)
#define TT_CLUSTER_PLIC_CORE1_IE_0__REG_OFFSET (0x00002080)
#define TT_CLUSTER_PLIC_CORE1_IE_0__REG_ADDR (0x08002080)
#define TT_CLUSTER_PLIC_CORE1_IE_1__REG_OFFSET (0x00002084)
#define TT_CLUSTER_PLIC_CORE1_IE_1__REG_ADDR (0x08002084)
#define TT_CLUSTER_PLIC_CORE1_IE_2__REG_OFFSET (0x00002088)
#define TT_CLUSTER_PLIC_CORE1_IE_2__REG_ADDR (0x08002088)
#define TT_CLUSTER_PLIC_CORE2_IE_0__REG_OFFSET (0x00002100)
#define TT_CLUSTER_PLIC_CORE2_IE_0__REG_ADDR (0x08002100)
#define TT_CLUSTER_PLIC_CORE2_IE_1__REG_OFFSET (0x00002104)
#define TT_CLUSTER_PLIC_CORE2_IE_1__REG_ADDR (0x08002104)
#define TT_CLUSTER_PLIC_CORE2_IE_2__REG_OFFSET (0x00002108)
#define TT_CLUSTER_PLIC_CORE2_IE_2__REG_ADDR (0x08002108)
#define TT_CLUSTER_PLIC_CORE3_IE_0__REG_OFFSET (0x00002180)
#define TT_CLUSTER_PLIC_CORE3_IE_0__REG_ADDR (0x08002180)
#define TT_CLUSTER_PLIC_CORE3_IE_1__REG_OFFSET (0x00002184)
#define TT_CLUSTER_PLIC_CORE3_IE_1__REG_ADDR (0x08002184)
#define TT_CLUSTER_PLIC_CORE3_IE_2__REG_OFFSET (0x00002188)
#define TT_CLUSTER_PLIC_CORE3_IE_2__REG_ADDR (0x08002188)
#define TT_CLUSTER_PLIC_CORE4_IE_0__REG_OFFSET (0x00002200)
#define TT_CLUSTER_PLIC_CORE4_IE_0__REG_ADDR (0x08002200)
#define TT_CLUSTER_PLIC_CORE4_IE_1__REG_OFFSET (0x00002204)
#define TT_CLUSTER_PLIC_CORE4_IE_1__REG_ADDR (0x08002204)
#define TT_CLUSTER_PLIC_CORE4_IE_2__REG_OFFSET (0x00002208)
#define TT_CLUSTER_PLIC_CORE4_IE_2__REG_ADDR (0x08002208)
#define TT_CLUSTER_PLIC_CORE5_IE_0__REG_OFFSET (0x00002280)
#define TT_CLUSTER_PLIC_CORE5_IE_0__REG_ADDR (0x08002280)
#define TT_CLUSTER_PLIC_CORE5_IE_1__REG_OFFSET (0x00002284)
#define TT_CLUSTER_PLIC_CORE5_IE_1__REG_ADDR (0x08002284)
#define TT_CLUSTER_PLIC_CORE5_IE_2__REG_OFFSET (0x00002288)
#define TT_CLUSTER_PLIC_CORE5_IE_2__REG_ADDR (0x08002288)
#define TT_CLUSTER_PLIC_CORE6_IE_0__REG_OFFSET (0x00002300)
#define TT_CLUSTER_PLIC_CORE6_IE_0__REG_ADDR (0x08002300)
#define TT_CLUSTER_PLIC_CORE6_IE_1__REG_OFFSET (0x00002304)
#define TT_CLUSTER_PLIC_CORE6_IE_1__REG_ADDR (0x08002304)
#define TT_CLUSTER_PLIC_CORE6_IE_2__REG_OFFSET (0x00002308)
#define TT_CLUSTER_PLIC_CORE6_IE_2__REG_ADDR (0x08002308)
#define TT_CLUSTER_PLIC_CORE7_IE_0__REG_OFFSET (0x00002380)
#define TT_CLUSTER_PLIC_CORE7_IE_0__REG_ADDR (0x08002380)
#define TT_CLUSTER_PLIC_CORE7_IE_1__REG_OFFSET (0x00002384)
#define TT_CLUSTER_PLIC_CORE7_IE_1__REG_ADDR (0x08002384)
#define TT_CLUSTER_PLIC_CORE7_IE_2__REG_OFFSET (0x00002388)
#define TT_CLUSTER_PLIC_CORE7_IE_2__REG_ADDR (0x08002388)
#define TT_CLUSTER_PLIC_CORE0_THRESHOLD_REG_OFFSET (0x00200000)
#define TT_CLUSTER_PLIC_CORE0_THRESHOLD_REG_ADDR (0x08200000)
#define TT_CLUSTER_PLIC_CORE0_CLAIM_COMPLETE_REG_OFFSET (0x00200004)
#define TT_CLUSTER_PLIC_CORE0_CLAIM_COMPLETE_REG_ADDR (0x08200004)
#define TT_CLUSTER_PLIC_CORE1_THRESHOLD_REG_OFFSET (0x00201000)
#define TT_CLUSTER_PLIC_CORE1_THRESHOLD_REG_ADDR (0x08201000)
#define TT_CLUSTER_PLIC_CORE1_CLAIM_COMPLETE_REG_OFFSET (0x00201004)
#define TT_CLUSTER_PLIC_CORE1_CLAIM_COMPLETE_REG_ADDR (0x08201004)
#define TT_CLUSTER_PLIC_CORE2_THRESHOLD_REG_OFFSET (0x00202000)
#define TT_CLUSTER_PLIC_CORE2_THRESHOLD_REG_ADDR (0x08202000)
#define TT_CLUSTER_PLIC_CORE2_CLAIM_COMPLETE_REG_OFFSET (0x00202004)
#define TT_CLUSTER_PLIC_CORE2_CLAIM_COMPLETE_REG_ADDR (0x08202004)
#define TT_CLUSTER_PLIC_CORE3_THRESHOLD_REG_OFFSET (0x00203000)
#define TT_CLUSTER_PLIC_CORE3_THRESHOLD_REG_ADDR (0x08203000)
#define TT_CLUSTER_PLIC_CORE3_CLAIM_COMPLETE_REG_OFFSET (0x00203004)
#define TT_CLUSTER_PLIC_CORE3_CLAIM_COMPLETE_REG_ADDR (0x08203004)
#define TT_CLUSTER_PLIC_CORE4_THRESHOLD_REG_OFFSET (0x00204000)
#define TT_CLUSTER_PLIC_CORE4_THRESHOLD_REG_ADDR (0x08204000)
#define TT_CLUSTER_PLIC_CORE4_CLAIM_COMPLETE_REG_OFFSET (0x00204004)
#define TT_CLUSTER_PLIC_CORE4_CLAIM_COMPLETE_REG_ADDR (0x08204004)
#define TT_CLUSTER_PLIC_CORE5_THRESHOLD_REG_OFFSET (0x00205000)
#define TT_CLUSTER_PLIC_CORE5_THRESHOLD_REG_ADDR (0x08205000)
#define TT_CLUSTER_PLIC_CORE5_CLAIM_COMPLETE_REG_OFFSET (0x00205004)
#define TT_CLUSTER_PLIC_CORE5_CLAIM_COMPLETE_REG_ADDR (0x08205004)
#define TT_CLUSTER_PLIC_CORE6_THRESHOLD_REG_OFFSET (0x00206000)
#define TT_CLUSTER_PLIC_CORE6_THRESHOLD_REG_ADDR (0x08206000)
#define TT_CLUSTER_PLIC_CORE6_CLAIM_COMPLETE_REG_OFFSET (0x00206004)
#define TT_CLUSTER_PLIC_CORE6_CLAIM_COMPLETE_REG_ADDR (0x08206004)
#define TT_CLUSTER_PLIC_CORE7_THRESHOLD_REG_OFFSET (0x00207000)
#define TT_CLUSTER_PLIC_CORE7_THRESHOLD_REG_ADDR (0x08207000)
#define TT_CLUSTER_PLIC_CORE7_CLAIM_COMPLETE_REG_OFFSET (0x00207004)
#define TT_CLUSTER_PLIC_CORE7_CLAIM_COMPLETE_REG_ADDR (0x08207004)

//==============================================================================
// Structs for Address Map: overlay
//==============================================================================

typedef struct {
    uint32_t edc_biu_id : 8;
    uint32_t rsvd_0 : 8;
    uint32_t edc_version : 16;
} EDC_BIU_REGFILE_ID_reg_t;

typedef union {
    uint32_t val;
    EDC_BIU_REGFILE_ID_reg_t f;
} EDC_BIU_REGFILE_ID_reg_u;

#define EDC_BIU_REGFILE_ID_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t rsp_pkt_rcvd : 1;
    uint32_t rsvd_0 : 7;
    uint32_t req_pkt_sent : 1;
    uint32_t rsvd_1 : 7;
    uint32_t cor_err : 1;
    uint32_t crit_err : 1;
    uint32_t fatal_err : 1;
} EDC_BIU_REGFILE_STAT_reg_t;

typedef union {
    uint32_t val;
    EDC_BIU_REGFILE_STAT_reg_t f;
} EDC_BIU_REGFILE_STAT_reg_u;

#define EDC_BIU_REGFILE_STAT_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t rsvd : 1;
    uint32_t rsvd_0 : 30;
    uint32_t init : 1;
} EDC_BIU_REGFILE_CTRL_reg_t;

typedef union {
    uint32_t val;
    EDC_BIU_REGFILE_CTRL_reg_t f;
} EDC_BIU_REGFILE_CTRL_reg_u;

#define EDC_BIU_REGFILE_CTRL_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t rsp_pkt_rcvd_ien : 1;
    uint32_t rsvd_0 : 3;
    uint32_t req_pkt_sent_ien : 1;
    uint32_t rsvd_1 : 4;
    uint32_t cor_err_ien : 1;
    uint32_t crit_err_ien : 1;
    uint32_t fatal_err_ien : 1;
} EDC_BIU_REGFILE_IRQ_EN_reg_t;

typedef union {
    uint32_t val;
    EDC_BIU_REGFILE_IRQ_EN_reg_t f;
} EDC_BIU_REGFILE_IRQ_EN_reg_u;

#define EDC_BIU_REGFILE_IRQ_EN_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t cmd_opt : 8;
    uint32_t pyld_len : 4;
    uint32_t cmd : 4;
    uint32_t tgt_id : 16;
} EDC_BIU_REGFILE_HEADER0_reg_t;

typedef union {
    uint32_t val;
    EDC_BIU_REGFILE_HEADER0_reg_t f;
} EDC_BIU_REGFILE_HEADER0_reg_u;

#define EDC_BIU_REGFILE_HEADER0_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t src_id : 16;
    uint32_t data0 : 8;
    uint32_t data1 : 8;
} EDC_BIU_REGFILE_HEADER1_reg_t;

typedef union {
    uint32_t val;
    EDC_BIU_REGFILE_HEADER1_reg_t f;
} EDC_BIU_REGFILE_HEADER1_reg_u;

#define EDC_BIU_REGFILE_HEADER1_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t data0 : 8;
    uint32_t data1 : 8;
    uint32_t data2 : 8;
    uint32_t data3 : 8;
} EDC_BIU_REGFILE_PAYLOAD_reg_t;

typedef union {
    uint32_t val;
    EDC_BIU_REGFILE_PAYLOAD_reg_t f;
} EDC_BIU_REGFILE_PAYLOAD_reg_u;

#define EDC_BIU_REGFILE_PAYLOAD_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 52;
} TT_CLUSTER_CTRL_RESET_VECTOR_reg_t;

typedef union {
    uint64_t val;
    TT_CLUSTER_CTRL_RESET_VECTOR_reg_t f;
} TT_CLUSTER_CTRL_RESET_VECTOR_reg_u;

#define TT_CLUSTER_CTRL_RESET_VECTOR_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t data : 32;
} TT_CLUSTER_CTRL_SCRATCH_reg_t;

typedef union {
    uint32_t val;
    TT_CLUSTER_CTRL_SCRATCH_reg_t f;
} TT_CLUSTER_CTRL_SCRATCH_reg_u;

#define TT_CLUSTER_CTRL_SCRATCH_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t data : 32;
} TT_CLUSTER_CTRL_ROCC_MEM_CHICKEN_reg_t;

typedef union {
    uint32_t val;
    TT_CLUSTER_CTRL_ROCC_MEM_CHICKEN_reg_t f;
} TT_CLUSTER_CTRL_ROCC_MEM_CHICKEN_reg_u;

#define TT_CLUSTER_CTRL_ROCC_MEM_CHICKEN_REG_DEFAULT (0x0000002E)

typedef struct {
    uint32_t data : 32;
} TT_CLUSTER_CTRL_SCATTER_LIST_MAGIC_NUM_reg_t;

typedef union {
    uint32_t val;
    TT_CLUSTER_CTRL_SCATTER_LIST_MAGIC_NUM_reg_t f;
} TT_CLUSTER_CTRL_SCATTER_LIST_MAGIC_NUM_reg_u;

#define TT_CLUSTER_CTRL_SCATTER_LIST_MAGIC_NUM_REG_DEFAULT (0xFFFFFFFF)

typedef struct {
    uint32_t rocc : 1;
    uint32_t idma : 1;
    uint32_t cluster_ctrl : 1;
    uint32_t context_switch : 1;
    uint32_t llk_intf : 1;
    uint32_t snoop : 1;
    uint32_t rsvd_0 : 1;
    uint32_t l1_flex_client_idma : 1;
    uint32_t l1_flex_client_overlay : 1;
} TT_CLUSTER_CTRL_CLOCK_GATING_reg_t;

typedef union {
    uint32_t val;
    TT_CLUSTER_CTRL_CLOCK_GATING_reg_t f;
} TT_CLUSTER_CTRL_CLOCK_GATING_reg_u;

#define TT_CLUSTER_CTRL_CLOCK_GATING_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t hyst : 7;
} TT_CLUSTER_CTRL_CLOCK_GATING_HYST_reg_t;

typedef union {
    uint32_t val;
    TT_CLUSTER_CTRL_CLOCK_GATING_HYST_reg_t f;
} TT_CLUSTER_CTRL_CLOCK_GATING_HYST_reg_u;

#define TT_CLUSTER_CTRL_CLOCK_GATING_HYST_REG_DEFAULT (0x00000008)

typedef struct {
    uint64_t pc : 58;
} TT_CLUSTER_CTRL_WB_PC_REG_reg_t;

typedef union {
    uint64_t val;
    TT_CLUSTER_CTRL_WB_PC_REG_reg_t f;
} TT_CLUSTER_CTRL_WB_PC_REG_reg_u;

#define TT_CLUSTER_CTRL_WB_PC_REG_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t capture_en : 1;
} TT_CLUSTER_CTRL_WB_PC_CTRL_reg_t;

typedef union {
    uint32_t val;
    TT_CLUSTER_CTRL_WB_PC_CTRL_reg_t f;
} TT_CLUSTER_CTRL_WB_PC_CTRL_reg_u;

#define TT_CLUSTER_CTRL_WB_PC_CTRL_REG_DEFAULT (0x00000001)

typedef struct {
    uint32_t en : 1;
} TT_CLUSTER_CTRL_ECC_PARITY_CONTROL_reg_t;

typedef union {
    uint32_t val;
    TT_CLUSTER_CTRL_ECC_PARITY_CONTROL_reg_t f;
} TT_CLUSTER_CTRL_ECC_PARITY_CONTROL_reg_u;

#define TT_CLUSTER_CTRL_ECC_PARITY_CONTROL_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t context_switch_parity_error : 1;
    uint32_t context_switch_parity_error_index : 5;
} TT_CLUSTER_CTRL_ECC_PARITY_STATUS_reg_t;

typedef union {
    uint32_t val;
    TT_CLUSTER_CTRL_ECC_PARITY_STATUS_reg_t f;
} TT_CLUSTER_CTRL_ECC_PARITY_STATUS_reg_u;

#define TT_CLUSTER_CTRL_ECC_PARITY_STATUS_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t disable_inline_writes : 1;
    uint32_t invalidate_flush_dirty_en : 1;
    uint32_t clean_putdata_en : 1;
} TT_CLUSTER_CTRL_NOC_SNOOP_TL_MASTER_CFG_reg_t;

typedef union {
    uint32_t val;
    TT_CLUSTER_CTRL_NOC_SNOOP_TL_MASTER_CFG_reg_t f;
} TT_CLUSTER_CTRL_NOC_SNOOP_TL_MASTER_CFG_reg_u;

#define TT_CLUSTER_CTRL_NOC_SNOOP_TL_MASTER_CFG_REG_DEFAULT (0x00000006)

typedef struct {
    uint32_t data : 32;
} TT_CLUSTER_CTRL_ASSERTS_reg_t;

typedef union {
    uint32_t val;
    TT_CLUSTER_CTRL_ASSERTS_reg_t f;
} TT_CLUSTER_CTRL_ASSERTS_reg_u;

#define TT_CLUSTER_CTRL_ASSERTS_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t dcache_prefetcher_ctrl : 8;
    uint32_t dcache_prefetcher_waitforhit : 1;
    uint32_t dcache_prefetcher_ahead : 6;
    uint32_t icache_prefetcher_ctrl : 8;
    uint32_t icache_prefetcher_waitforhit : 1;
    uint32_t icache_prefetcher_ahead : 6;
} TT_CLUSTER_CTRL_PREFETCHER_CONTROL_reg_t;

typedef union {
    uint32_t val;
    TT_CLUSTER_CTRL_PREFETCHER_CONTROL_reg_t f;
} TT_CLUSTER_CTRL_PREFETCHER_CONTROL_reg_u;

#define TT_CLUSTER_CTRL_PREFETCHER_CONTROL_REG_DEFAULT (0x027F84FF)

typedef struct {
    uint64_t icache_tl_bus_error : 1;
    uint64_t dcache_tl_bus_error : 1;
    uint64_t icache_parity_uncorrectable : 1;
    uint64_t dcache_ecc_correctable : 1;
    uint64_t dcache_ecc_uncorrectable : 1;
    uint64_t dcache_error_addr : 52;
    uint64_t beu_cause_reg : 3;
} TT_CLUSTER_CTRL_BUS_ERROR_UNIT_DATA_reg_t;

typedef union {
    uint64_t val;
    TT_CLUSTER_CTRL_BUS_ERROR_UNIT_DATA_reg_t f;
} TT_CLUSTER_CTRL_BUS_ERROR_UNIT_DATA_reg_u;

#define TT_CLUSTER_CTRL_BUS_ERROR_UNIT_DATA_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t error : 2;
    uint32_t error_index : 6;
} TT_CLUSTER_CTRL_L2_DIR_ERRORS_reg_t;

typedef union {
    uint32_t val;
    TT_CLUSTER_CTRL_L2_DIR_ERRORS_reg_t f;
} TT_CLUSTER_CTRL_L2_DIR_ERRORS_reg_u;

#define TT_CLUSTER_CTRL_L2_DIR_ERRORS_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t error : 2;
    uint32_t error_index : 8;
} TT_CLUSTER_CTRL_L2_BANKS_ERRORS_reg_t;

typedef union {
    uint32_t val;
    TT_CLUSTER_CTRL_L2_BANKS_ERRORS_reg_t f;
} TT_CLUSTER_CTRL_L2_BANKS_ERRORS_reg_u;

#define TT_CLUSTER_CTRL_L2_BANKS_ERRORS_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t dmactive : 1;
} TT_CLUSTER_CTRL_DEBUG_DMACTIVE_reg_t;

typedef union {
    uint32_t val;
    TT_CLUSTER_CTRL_DEBUG_DMACTIVE_reg_t f;
} TT_CLUSTER_CTRL_DEBUG_DMACTIVE_reg_u;

#define TT_CLUSTER_CTRL_DEBUG_DMACTIVE_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t dmactiveack : 1;
} TT_CLUSTER_CTRL_DEBUG_DMACTIVEACK_reg_t;

typedef union {
    uint32_t val;
    TT_CLUSTER_CTRL_DEBUG_DMACTIVEACK_reg_t f;
} TT_CLUSTER_CTRL_DEBUG_DMACTIVEACK_reg_u;

#define TT_CLUSTER_CTRL_DEBUG_DMACTIVEACK_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t hash_fn0_en : 1;
    uint32_t hash_fn1_en : 1;
} T6_L1_CSR_GROUP_HASH_FN_CTRL_reg_t;

typedef union {
    uint32_t val;
    T6_L1_CSR_GROUP_HASH_FN_CTRL_reg_t f;
} T6_L1_CSR_GROUP_HASH_FN_CTRL_reg_u;

#define T6_L1_CSR_GROUP_HASH_FN_CTRL_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t rsvd_0 : 10;
    uint32_t bit_sel : 12;
} T6_L1_CSR_GROUP_HASH_FN_MASK_reg_t;

typedef union {
    uint32_t val;
    T6_L1_CSR_GROUP_HASH_FN_MASK_reg_t f;
} T6_L1_CSR_GROUP_HASH_FN_MASK_reg_u;

#define T6_L1_CSR_GROUP_HASH_FN_MASK_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t rsvd_0 : 10;
    uint32_t bit_sel : 12;
} T6_L1_CSR_GROUP_HASH_FN_MATCH_reg_t;

typedef union {
    uint32_t val;
    T6_L1_CSR_GROUP_HASH_FN_MATCH_reg_t f;
} T6_L1_CSR_GROUP_HASH_FN_MATCH_reg_u;

#define T6_L1_CSR_GROUP_HASH_FN_MATCH_REG_DEFAULT (0x003FFC00)

typedef struct {
    uint32_t rsvd_0 : 4;
    uint32_t bit_sel : 18;
} T6_L1_CSR_GROUP_HASH_FN_ADDR_reg_t;

typedef union {
    uint32_t val;
    T6_L1_CSR_GROUP_HASH_FN_ADDR_reg_t f;
} T6_L1_CSR_GROUP_HASH_FN_ADDR_reg_u;

#define T6_L1_CSR_GROUP_HASH_FN_ADDR_REG_DEFAULT (0x00000800)

typedef struct {
    uint32_t bit_sel : 3;
} T6_L1_CSR_GROUP_HASH_FN_SWAP_reg_t;

typedef union {
    uint32_t val;
    T6_L1_CSR_GROUP_HASH_FN_SWAP_reg_t f;
} T6_L1_CSR_GROUP_HASH_FN_SWAP_reg_u;

#define T6_L1_CSR_GROUP_HASH_FN_SWAP_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t rsvd_0 : 4;
    uint32_t bit_sel : 18;
} T6_L1_CSR_IN_ORDER_MASK_reg_t;

typedef union {
    uint32_t val;
    T6_L1_CSR_IN_ORDER_MASK_reg_t f;
} T6_L1_CSR_IN_ORDER_MASK_reg_u;

#define T6_L1_CSR_IN_ORDER_MASK_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t rsvd_0 : 4;
    uint32_t bit_sel : 18;
} T6_L1_CSR_IN_ORDER_MATCH_reg_t;

typedef union {
    uint32_t val;
    T6_L1_CSR_IN_ORDER_MATCH_reg_t f;
} T6_L1_CSR_IN_ORDER_MATCH_reg_u;

#define T6_L1_CSR_IN_ORDER_MATCH_REG_DEFAULT (0x003FFFF0)

typedef struct {
    uint32_t all_in_order : 1;
    uint32_t write_in_order : 1;
    uint32_t rw_barrier_order : 1;
} T6_L1_CSR_PORT_CTRL_reg_t;

typedef union {
    uint32_t val;
    T6_L1_CSR_PORT_CTRL_reg_t f;
} T6_L1_CSR_PORT_CTRL_reg_u;

#define T6_L1_CSR_PORT_CTRL_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t fp_error : 1;
    uint32_t fp_nan : 1;
    uint32_t fp_overflow : 1;
    uint32_t fp_underflow : 1;
    uint32_t int_overflow : 1;
    uint32_t fifo_parity_err : 1;
} T6_L1_CSR_PORT_STATUS_reg_t;

typedef union {
    uint32_t val;
    T6_L1_CSR_PORT_STATUS_reg_t f;
} T6_L1_CSR_PORT_STATUS_reg_u;

#define T6_L1_CSR_PORT_STATUS_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t debug_tl_req_fifo_empty : 1;
    uint32_t debug_tl_req_fifo_full : 1;
    uint32_t debug_tl_req_in_progress : 1;
} TT_CLUSTER_CTRL_DEBUG_SNOOP_reg_t;

typedef union {
    uint32_t val;
    TT_CLUSTER_CTRL_DEBUG_SNOOP_reg_t f;
} TT_CLUSTER_CTRL_DEBUG_SNOOP_reg_u;

#define TT_CLUSTER_CTRL_DEBUG_SNOOP_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t dispatch_inst : 1;
    uint32_t is_customer : 1;
    uint32_t has_pll : 1;
    uint32_t has_smn : 1;
    uint32_t tensix_version : 6;
    uint32_t noc_version : 6;
    uint32_t overlay_version : 6;
    uint32_t rsvd : 10;
} TT_CLUSTER_CTRL_OVERLAY_INFO_reg_t;

typedef union {
    uint32_t val;
    TT_CLUSTER_CTRL_OVERLAY_INFO_reg_t f;
} TT_CLUSTER_CTRL_OVERLAY_INFO_reg_u;

#define TT_CLUSTER_CTRL_OVERLAY_INFO_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t data : 1;
} TT_CLUSTER_CTRL_SW_RAS_reg_t;

typedef union {
    uint32_t val;
    TT_CLUSTER_CTRL_SW_RAS_reg_t f;
} TT_CLUSTER_CTRL_SW_RAS_reg_u;

#define TT_CLUSTER_CTRL_SW_RAS_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t data : 1;
} TT_CLUSTER_CTRL_SBUS_RSINK_RESET_FALLBACK_reg_t;

typedef union {
    uint32_t val;
    TT_CLUSTER_CTRL_SBUS_RSINK_RESET_FALLBACK_reg_t f;
} TT_CLUSTER_CTRL_SBUS_RSINK_RESET_FALLBACK_reg_u;

#define TT_CLUSTER_CTRL_SBUS_RSINK_RESET_FALLBACK_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t l1_region_en : 1;
    uint32_t snoop_perf_disable : 1;
} TT_CLUSTER_CTRL_OVERLAY_CHICKEN_BITS_reg_t;

typedef union {
    uint32_t val;
    TT_CLUSTER_CTRL_OVERLAY_CHICKEN_BITS_reg_t f;
} TT_CLUSTER_CTRL_OVERLAY_CHICKEN_BITS_reg_u;

#define TT_CLUSTER_CTRL_OVERLAY_CHICKEN_BITS_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t start_addr : 16;
    uint32_t end_addr : 16;
} TT_CLUSTER_CTRL_L1_ACCESSIBLE_REGION_reg_t;

typedef union {
    uint32_t val;
    TT_CLUSTER_CTRL_L1_ACCESSIBLE_REGION_reg_t f;
} TT_CLUSTER_CTRL_L1_ACCESSIBLE_REGION_reg_u;

#define TT_CLUSTER_CTRL_L1_ACCESSIBLE_REGION_REG_DEFAULT (0xFFFF0000)

typedef struct {
    uint32_t error : 1;
    uint32_t error_addr : 16;
} TT_CLUSTER_CTRL_L1_REGION_ERROR_reg_t;

typedef union {
    uint32_t val;
    TT_CLUSTER_CTRL_L1_REGION_ERROR_reg_t f;
} TT_CLUSTER_CTRL_L1_REGION_ERROR_reg_u;

#define TT_CLUSTER_CTRL_L1_REGION_ERROR_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t reset : 1;
} TILE_COUNTER_RESET_reg_t;

typedef union {
    uint32_t val;
    TILE_COUNTER_RESET_reg_t f;
} TILE_COUNTER_RESET_reg_u;

#define TILE_COUNTER_RESET_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t incr : 16;
} TILE_COUNTER_POSTED_reg_t;

typedef union {
    uint32_t val;
    TILE_COUNTER_POSTED_reg_t f;
} TILE_COUNTER_POSTED_reg_u;

#define TILE_COUNTER_POSTED_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t incr : 16;
} TILE_COUNTER_ACKED_reg_t;

typedef union {
    uint32_t val;
    TILE_COUNTER_ACKED_reg_t f;
} TILE_COUNTER_ACKED_reg_u;

#define TILE_COUNTER_ACKED_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t capacity : 16;
} TILE_COUNTER_BUFFER_CAPACITY_reg_t;

typedef union {
    uint32_t val;
    TILE_COUNTER_BUFFER_CAPACITY_reg_t f;
} TILE_COUNTER_BUFFER_CAPACITY_reg_u;

#define TILE_COUNTER_BUFFER_CAPACITY_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t posted_cnt : 16;
} TILE_COUNTER_READ_POSTED_reg_t;

typedef union {
    uint32_t val;
    TILE_COUNTER_READ_POSTED_reg_t f;
} TILE_COUNTER_READ_POSTED_reg_u;

#define TILE_COUNTER_READ_POSTED_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t acked_cnt : 16;
} TILE_COUNTER_READ_ACKED_reg_t;

typedef union {
    uint32_t val;
    TILE_COUNTER_READ_ACKED_reg_t f;
} TILE_COUNTER_READ_ACKED_reg_u;

#define TILE_COUNTER_READ_ACKED_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t error : 1;
} TILE_COUNTER_ERROR_STATUS_reg_t;

typedef union {
    uint32_t val;
    TILE_COUNTER_ERROR_STATUS_reg_t f;
} TILE_COUNTER_ERROR_STATUS_reg_u;

#define TILE_COUNTER_ERROR_STATUS_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t threshold : 16;
} TILE_COUNTER_TILES_AVAIL_THRESHOLD_reg_t;

typedef union {
    uint32_t val;
    TILE_COUNTER_TILES_AVAIL_THRESHOLD_reg_t f;
} TILE_COUNTER_TILES_AVAIL_THRESHOLD_reg_u;

#define TILE_COUNTER_TILES_AVAIL_THRESHOLD_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t threshold : 16;
} TILE_COUNTER_TILES_FREE_THRESHOLD_reg_t;

typedef union {
    uint32_t val;
    TILE_COUNTER_TILES_FREE_THRESHOLD_reg_t f;
} TILE_COUNTER_TILES_FREE_THRESHOLD_reg_u;

#define TILE_COUNTER_TILES_FREE_THRESHOLD_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t tr_count_zero_ie : 1;
    uint64_t wr_count_zero_ie : 1;
    uint64_t vc_has_space_ie : 1;
    uint64_t rsvd_0 : 29;
    uint64_t per_vc_has_space_ie : 12;
    uint64_t rsvd_1 : 4;
    uint64_t per_idma_vc_has_space_ie : 12;
} TT_ROCC_CMD_BUF_IE_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_CMD_BUF_IE_reg_t f;
} TT_ROCC_CMD_BUF_IE_reg_u;

#define TT_ROCC_CMD_BUF_IE_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t tr_count_zero_ip : 1;
    uint64_t wr_count_zero_ip : 1;
    uint64_t vc_has_space_ip : 1;
    uint64_t rsvd_0 : 29;
    uint64_t per_vc_has_space_ip : 12;
    uint64_t rsvd_1 : 4;
    uint64_t per_idma_vc_has_space_ip : 12;
} TT_ROCC_CMD_BUF_IP_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_CMD_BUF_IP_reg_t f;
} TT_ROCC_CMD_BUF_IP_reg_u;

#define TT_ROCC_CMD_BUF_IP_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 4;
} TT_ROCC_CMD_BUF_WR_SENT_TR_ID_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_CMD_BUF_WR_SENT_TR_ID_reg_t f;
} TT_ROCC_CMD_BUF_WR_SENT_TR_ID_reg_u;

#define TT_ROCC_CMD_BUF_WR_SENT_TR_ID_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 4;
} TT_ROCC_CMD_BUF_TR_ACK_TR_ID_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_CMD_BUF_TR_ACK_TR_ID_reg_t f;
} TT_ROCC_CMD_BUF_TR_ACK_TR_ID_reg_u;

#define TT_ROCC_CMD_BUF_TR_ACK_TR_ID_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 64;
} TT_ROCC_CMD_BUF_SRC_ADDR_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_CMD_BUF_SRC_ADDR_reg_t f;
} TT_ROCC_CMD_BUF_SRC_ADDR_reg_u;

#define TT_ROCC_CMD_BUF_SRC_ADDR_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 64;
} TT_ROCC_CMD_BUF_SRC_BASE_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_CMD_BUF_SRC_BASE_reg_t f;
} TT_ROCC_CMD_BUF_SRC_BASE_reg_u;

#define TT_ROCC_CMD_BUF_SRC_BASE_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 64;
} TT_ROCC_CMD_BUF_SRC_SIZE_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_CMD_BUF_SRC_SIZE_reg_t f;
} TT_ROCC_CMD_BUF_SRC_SIZE_reg_u;

#define TT_ROCC_CMD_BUF_SRC_SIZE_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t x : 6;
    uint64_t y : 6;
} TT_ROCC_CMD_BUF_SRC_COORD_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_CMD_BUF_SRC_COORD_reg_t f;
} TT_ROCC_CMD_BUF_SRC_COORD_reg_u;

#define TT_ROCC_CMD_BUF_SRC_COORD_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 64;
} TT_ROCC_CMD_BUF_DEST_ADDR_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_CMD_BUF_DEST_ADDR_reg_t f;
} TT_ROCC_CMD_BUF_DEST_ADDR_reg_u;

#define TT_ROCC_CMD_BUF_DEST_ADDR_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 64;
} TT_ROCC_CMD_BUF_DEST_BASE_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_CMD_BUF_DEST_BASE_reg_t f;
} TT_ROCC_CMD_BUF_DEST_BASE_reg_u;

#define TT_ROCC_CMD_BUF_DEST_BASE_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 64;
} TT_ROCC_CMD_BUF_DEST_SIZE_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_CMD_BUF_DEST_SIZE_reg_t f;
} TT_ROCC_CMD_BUF_DEST_SIZE_reg_u;

#define TT_ROCC_CMD_BUF_DEST_SIZE_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t x : 6;
    uint64_t y : 6;
    uint64_t mcast_start_x : 6;
    uint64_t mcast_start_y : 6;
} TT_ROCC_CMD_BUF_DEST_COORD_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_CMD_BUF_DEST_COORD_reg_t f;
} TT_ROCC_CMD_BUF_DEST_COORD_reg_u;

#define TT_ROCC_CMD_BUF_DEST_COORD_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 64;
} TT_ROCC_CMD_BUF_LEN_BYTES_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_CMD_BUF_LEN_BYTES_reg_t f;
} TT_ROCC_CMD_BUF_LEN_BYTES_reg_u;

#define TT_ROCC_CMD_BUF_LEN_BYTES_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 6;
} TT_ROCC_CMD_BUF_REQ_VC_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_CMD_BUF_REQ_VC_reg_t f;
} TT_ROCC_CMD_BUF_REQ_VC_reg_u;

#define TT_ROCC_CMD_BUF_REQ_VC_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 6;
} TT_ROCC_CMD_BUF_REQ_VC_BASE_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_CMD_BUF_REQ_VC_BASE_reg_t f;
} TT_ROCC_CMD_BUF_REQ_VC_BASE_reg_u;

#define TT_ROCC_CMD_BUF_REQ_VC_BASE_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 6;
} TT_ROCC_CMD_BUF_REQ_VC_SIZE_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_CMD_BUF_REQ_VC_SIZE_reg_t f;
} TT_ROCC_CMD_BUF_REQ_VC_SIZE_reg_u;

#define TT_ROCC_CMD_BUF_REQ_VC_SIZE_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 6;
} TT_ROCC_CMD_BUF_RESP_VC_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_CMD_BUF_RESP_VC_reg_t f;
} TT_ROCC_CMD_BUF_RESP_VC_reg_u;

#define TT_ROCC_CMD_BUF_RESP_VC_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 6;
} TT_ROCC_CMD_BUF_RESP_VC_BASE_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_CMD_BUF_RESP_VC_BASE_reg_t f;
} TT_ROCC_CMD_BUF_RESP_VC_BASE_reg_u;

#define TT_ROCC_CMD_BUF_RESP_VC_BASE_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 6;
} TT_ROCC_CMD_BUF_RESP_VC_SIZE_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_CMD_BUF_RESP_VC_SIZE_reg_t f;
} TT_ROCC_CMD_BUF_RESP_VC_SIZE_reg_u;

#define TT_ROCC_CMD_BUF_RESP_VC_SIZE_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 4;
} TT_ROCC_CMD_BUF_TR_ID_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_CMD_BUF_TR_ID_reg_t f;
} TT_ROCC_CMD_BUF_TR_ID_reg_u;

#define TT_ROCC_CMD_BUF_TR_ID_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 4;
} TT_ROCC_CMD_BUF_TR_ID_BASE_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_CMD_BUF_TR_ID_BASE_reg_t f;
} TT_ROCC_CMD_BUF_TR_ID_BASE_reg_u;

#define TT_ROCC_CMD_BUF_TR_ID_BASE_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 4;
} TT_ROCC_CMD_BUF_TR_ID_SIZE_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_CMD_BUF_TR_ID_SIZE_reg_t f;
} TT_ROCC_CMD_BUF_TR_ID_SIZE_reg_u;

#define TT_ROCC_CMD_BUF_TR_ID_SIZE_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t quad_excl_enable : 1;
    uint64_t quad_excl_coord_x : 6;
    uint64_t quad_excl_coord_y : 6;
    uint64_t quad_excl_dir_x : 1;
    uint64_t quad_excl_dir_y : 1;
    uint64_t strided_keep_x : 2;
    uint64_t strided_skip_x : 2;
    uint64_t strided_keep_y : 2;
    uint64_t strided_skip_y : 2;
} TT_ROCC_CMD_BUF_MCAST_EXCLUDE_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_CMD_BUF_MCAST_EXCLUDE_reg_t f;
} TT_ROCC_CMD_BUF_MCAST_EXCLUDE_reg_u;

#define TT_ROCC_CMD_BUF_MCAST_EXCLUDE_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 64;
} TT_ROCC_CMD_BUF_SCATTER_LIST_ADDR_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_CMD_BUF_SCATTER_LIST_ADDR_reg_t f;
} TT_ROCC_CMD_BUF_SCATTER_LIST_ADDR_reg_u;

#define TT_ROCC_CMD_BUF_SCATTER_LIST_ADDR_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 64;
} TT_ROCC_CMD_BUF_SCATTER_BASE_ADDR_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_CMD_BUF_SCATTER_BASE_ADDR_reg_t f;
} TT_ROCC_CMD_BUF_SCATTER_BASE_ADDR_reg_u;

#define TT_ROCC_CMD_BUF_SCATTER_BASE_ADDR_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 32;
} TT_ROCC_CMD_BUF_SCATTER_INDEX_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_CMD_BUF_SCATTER_INDEX_reg_t f;
} TT_ROCC_CMD_BUF_SCATTER_INDEX_reg_u;

#define TT_ROCC_CMD_BUF_SCATTER_INDEX_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 32;
} TT_ROCC_CMD_BUF_SCATTER_TIMES_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_CMD_BUF_SCATTER_TIMES_reg_t f;
} TT_ROCC_CMD_BUF_SCATTER_TIMES_reg_u;

#define TT_ROCC_CMD_BUF_SCATTER_TIMES_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 64;
} TT_ROCC_CMD_BUF_SCATTER_ADDR_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_CMD_BUF_SCATTER_ADDR_reg_t f;
} TT_ROCC_CMD_BUF_SCATTER_ADDR_reg_u;

#define TT_ROCC_CMD_BUF_SCATTER_ADDR_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 64;
} TT_ROCC_CMD_BUF_INLINE_DATA_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_CMD_BUF_INLINE_DATA_reg_t f;
} TT_ROCC_CMD_BUF_INLINE_DATA_reg_u;

#define TT_ROCC_CMD_BUF_INLINE_DATA_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 18;
} TT_ROCC_CMD_BUF_MAX_BYTES_IN_PACKET_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_CMD_BUF_MAX_BYTES_IN_PACKET_reg_t f;
} TT_ROCC_CMD_BUF_MAX_BYTES_IN_PACKET_reg_u;

#define TT_ROCC_CMD_BUF_MAX_BYTES_IN_PACKET_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 64;
} TT_ROCC_CMD_BUF_MCAST_DESTS_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_CMD_BUF_MCAST_DESTS_reg_t f;
} TT_ROCC_CMD_BUF_MCAST_DESTS_reg_u;

#define TT_ROCC_CMD_BUF_MCAST_DESTS_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t l1_atomic_fmt : 3;
    uint64_t disable_sat : 1;
    uint64_t reserved : 8;
    uint64_t l1_atomic_operation : 4;
} TT_ROCC_CMD_BUF_L1_ACCUM_CFG_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_CMD_BUF_L1_ACCUM_CFG_reg_t f;
} TT_ROCC_CMD_BUF_L1_ACCUM_CFG_reg_u;

#define TT_ROCC_CMD_BUF_L1_ACCUM_CFG_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t last : 1;
    uint64_t dst_reduce_len : 1;
    uint64_t src_reduce_len : 1;
    uint64_t dst_max_llen : 3;
    uint64_t src_max_llen : 3;
    uint64_t decouple_rw : 1;
    uint64_t decouple_aw : 1;
    uint64_t dst_region : 4;
    uint64_t dst_qos : 4;
    uint64_t dst_prot : 3;
    uint64_t dst_lock : 1;
    uint64_t dst_cache : 4;
    uint64_t dst_burst : 2;
    uint64_t src_region : 4;
    uint64_t src_qos : 4;
    uint64_t src_prot : 3;
    uint64_t src_lock : 1;
    uint64_t src_cache : 4;
    uint64_t src_burst : 2;
    uint64_t axi_id : 10;
    uint64_t dst_protocol : 3;
    uint64_t src_protocol : 3;
    uint64_t data : 1;
} TT_ROCC_CMD_BUF_AXI_OPT_1_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_CMD_BUF_AXI_OPT_1_reg_t f;
} TT_ROCC_CMD_BUF_AXI_OPT_1_reg_u;

#define TT_ROCC_CMD_BUF_AXI_OPT_1_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t pcie_rid : 8;
    uint64_t pcie_pasid_valid : 1;
    uint64_t pcie_pasid : 20;
    uint64_t data : 35;
} TT_ROCC_CMD_BUF_AXI_OPT_2_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_CMD_BUF_AXI_OPT_2_reg_t f;
} TT_ROCC_CMD_BUF_AXI_OPT_2_reg_u;

#define TT_ROCC_CMD_BUF_AXI_OPT_2_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t src_addr_inc_en : 1;
    uint64_t dest_addr_inc_en : 1;
    uint64_t trid_inc_en : 1;
    uint64_t req_vc_inc_en : 1;
    uint64_t resp_vc_inc_en : 1;
    uint64_t req_vc_inc_on_entire_trans : 1;
    uint64_t resp_vc_inc_on_entire_trans : 1;
} TT_ROCC_CMD_BUF_AUTOINC_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_CMD_BUF_AUTOINC_reg_t f;
} TT_ROCC_CMD_BUF_AUTOINC_reg_u;

#define TT_ROCC_CMD_BUF_AUTOINC_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t snoop_bit : 1;
    uint64_t flush_bit : 1;
} TT_ROCC_CMD_BUF_PACKET_TAGS_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_CMD_BUF_PACKET_TAGS_reg_t f;
} TT_ROCC_CMD_BUF_PACKET_TAGS_reg_u;

#define TT_ROCC_CMD_BUF_PACKET_TAGS_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t debug_assert_zero_size_reg : 1;
    uint64_t o_req_head_flit_vld : 1;
    uint64_t stalled_reg : 1;
    uint64_t rsvd1 : 29;
    uint64_t scatter_list_rd_ptr_reg : 3;
    uint64_t scatter_list_wr_ptr_reg : 3;
    uint64_t scatter_addr_recved_reg : 4;
    uint64_t scatter_list_magic_num_detected_reg : 1;
    uint64_t equality_magic_num_first_trans_reg : 1;
    uint64_t rsvd2 : 20;
} TT_ROCC_CMD_BUF_DEBUG_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_CMD_BUF_DEBUG_reg_t f;
} TT_ROCC_CMD_BUF_DEBUG_reg_u;

#define TT_ROCC_CMD_BUF_DEBUG_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t linked : 1;
    uint64_t posted : 1;
    uint64_t inline_wr : 1;
    uint64_t multicast : 1;
    uint64_t multicast_mode : 1;
    uint64_t src_include : 1;
    uint64_t scatter_list_en : 1;
    uint64_t scatter_list_to_dest_addr : 1;
    uint64_t wrapping_en : 1;
    uint64_t write_trans : 1;
    uint64_t atomic_trans : 1;
    uint64_t byte_enable_trans : 1;
    uint64_t dis_linked_per_trans : 1;
    uint64_t scatter_list_has_size : 1;
    uint64_t scatter_list_has_xy : 1;
    uint64_t l1_accum_en : 1;
    uint64_t idma_en : 1;
    uint64_t force_dim_routing : 1;
    uint64_t path_res_disable : 1;
} TT_ROCC_CMD_BUF_MISC_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_CMD_BUF_MISC_reg_t f;
} TT_ROCC_CMD_BUF_MISC_reg_u;

#define TT_ROCC_CMD_BUF_MISC_REG_DEFAULT (0x00000020)

typedef struct {
    uint64_t irq_per_tr_id_zero_ie : 32;
    uint64_t irq_per_tr_id_wr_count_zero_ie : 32;
} TT_ROCC_CMD_BUF_PER_TR_ID_IE_0_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_CMD_BUF_PER_TR_ID_IE_0_reg_t f;
} TT_ROCC_CMD_BUF_PER_TR_ID_IE_0_reg_u;

#define TT_ROCC_CMD_BUF_PER_TR_ID_IE_0_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t irq_per_tr_id_idma_zero_ie : 32;
    uint64_t irq_per_tr_id_tiles_to_process_ie : 32;
} TT_ROCC_CMD_BUF_PER_TR_ID_IE_1_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_CMD_BUF_PER_TR_ID_IE_1_reg_t f;
} TT_ROCC_CMD_BUF_PER_TR_ID_IE_1_reg_u;

#define TT_ROCC_CMD_BUF_PER_TR_ID_IE_1_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t irq_per_tr_id_wr_tiles_to_process_ie : 32;
    uint64_t irq_per_tr_id_idma_tiles_to_process_ie : 32;
} TT_ROCC_CMD_BUF_PER_TR_ID_IE_2_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_CMD_BUF_PER_TR_ID_IE_2_reg_t f;
} TT_ROCC_CMD_BUF_PER_TR_ID_IE_2_reg_u;

#define TT_ROCC_CMD_BUF_PER_TR_ID_IE_2_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t irq_per_tr_id_zero_ip : 32;
    uint64_t irq_per_tr_id_wr_count_zero_ip : 32;
} TT_ROCC_CMD_BUF_PER_TR_ID_IP_0_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_CMD_BUF_PER_TR_ID_IP_0_reg_t f;
} TT_ROCC_CMD_BUF_PER_TR_ID_IP_0_reg_u;

#define TT_ROCC_CMD_BUF_PER_TR_ID_IP_0_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t irq_per_tr_id_idma_zero_ip : 32;
    uint64_t irq_per_tr_id_tiles_to_process_ip : 32;
} TT_ROCC_CMD_BUF_PER_TR_ID_IP_1_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_CMD_BUF_PER_TR_ID_IP_1_reg_t f;
} TT_ROCC_CMD_BUF_PER_TR_ID_IP_1_reg_u;

#define TT_ROCC_CMD_BUF_PER_TR_ID_IP_1_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t irq_per_tr_id_wr_tiles_to_process_ip : 32;
    uint64_t irq_per_tr_id_idma_tiles_to_process_ip : 32;
} TT_ROCC_CMD_BUF_PER_TR_ID_IP_2_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_CMD_BUF_PER_TR_ID_IP_2_reg_t f;
} TT_ROCC_CMD_BUF_PER_TR_ID_IP_2_reg_u;

#define TT_ROCC_CMD_BUF_PER_TR_ID_IP_2_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 8;
} TT_ROCC_ADDRESS_GEN_BANK_CURRENT_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_ADDRESS_GEN_BANK_CURRENT_reg_t f;
} TT_ROCC_ADDRESS_GEN_BANK_CURRENT_reg_u;

#define TT_ROCC_ADDRESS_GEN_BANK_CURRENT_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 8;
} TT_ROCC_ADDRESS_GEN_BANK_BASE_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_ADDRESS_GEN_BANK_BASE_reg_t f;
} TT_ROCC_ADDRESS_GEN_BANK_BASE_reg_u;

#define TT_ROCC_ADDRESS_GEN_BANK_BASE_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 8;
} TT_ROCC_ADDRESS_GEN_BANK_SIZE_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_ADDRESS_GEN_BANK_SIZE_reg_t f;
} TT_ROCC_ADDRESS_GEN_BANK_SIZE_reg_u;

#define TT_ROCC_ADDRESS_GEN_BANK_SIZE_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 8;
} TT_ROCC_ADDRESS_GEN_BANK_SKIP_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_ADDRESS_GEN_BANK_SKIP_reg_t f;
} TT_ROCC_ADDRESS_GEN_BANK_SKIP_reg_u;

#define TT_ROCC_ADDRESS_GEN_BANK_SKIP_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 64;
} TT_ROCC_ADDRESS_GEN_INNER_STRIDE_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_ADDRESS_GEN_INNER_STRIDE_reg_t f;
} TT_ROCC_ADDRESS_GEN_INNER_STRIDE_reg_u;

#define TT_ROCC_ADDRESS_GEN_INNER_STRIDE_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 64;
} TT_ROCC_ADDRESS_GEN_INNER_END_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_ADDRESS_GEN_INNER_END_reg_t f;
} TT_ROCC_ADDRESS_GEN_INNER_END_reg_u;

#define TT_ROCC_ADDRESS_GEN_INNER_END_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 64;
} TT_ROCC_ADDRESS_GEN_INNER_ADDRESS_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_ADDRESS_GEN_INNER_ADDRESS_reg_t f;
} TT_ROCC_ADDRESS_GEN_INNER_ADDRESS_reg_u;

#define TT_ROCC_ADDRESS_GEN_INNER_ADDRESS_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 64;
} TT_ROCC_ADDRESS_GEN_OUTER_STRIDE_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_ADDRESS_GEN_OUTER_STRIDE_reg_t f;
} TT_ROCC_ADDRESS_GEN_OUTER_STRIDE_reg_u;

#define TT_ROCC_ADDRESS_GEN_OUTER_STRIDE_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 64;
} TT_ROCC_ADDRESS_GEN_OUTER_END_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_ADDRESS_GEN_OUTER_END_reg_t f;
} TT_ROCC_ADDRESS_GEN_OUTER_END_reg_u;

#define TT_ROCC_ADDRESS_GEN_OUTER_END_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 64;
} TT_ROCC_ADDRESS_GEN_OUTER_ADDRESS_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_ADDRESS_GEN_OUTER_ADDRESS_reg_t f;
} TT_ROCC_ADDRESS_GEN_OUTER_ADDRESS_reg_u;

#define TT_ROCC_ADDRESS_GEN_OUTER_ADDRESS_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 64;
} TT_ROCC_ADDRESS_GEN_FACE_SIZE_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_ADDRESS_GEN_FACE_SIZE_reg_t f;
} TT_ROCC_ADDRESS_GEN_FACE_SIZE_reg_u;

#define TT_ROCC_ADDRESS_GEN_FACE_SIZE_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 64;
} TT_ROCC_ADDRESS_GEN_GEN_ADDRESS_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_ADDRESS_GEN_GEN_ADDRESS_reg_t f;
} TT_ROCC_ADDRESS_GEN_GEN_ADDRESS_reg_u;

#define TT_ROCC_ADDRESS_GEN_GEN_ADDRESS_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t bank_offset : 6;
    uint64_t src_pending_base_inc : 1;
    uint64_t dest_pending_base_inc : 1;
    uint64_t src_bank_order : 2;
    uint64_t dst_bank_order : 2;
} TT_ROCC_ADDRESS_GEN_MISC_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_ADDRESS_GEN_MISC_reg_t f;
} TT_ROCC_ADDRESS_GEN_MISC_reg_u;

#define TT_ROCC_ADDRESS_GEN_MISC_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t tr_count_zero_ie : 1;
    uint64_t wr_count_zero_ie : 1;
    uint64_t vc_has_space_ie : 1;
    uint64_t rsvd_0 : 29;
    uint64_t per_vc_has_space_ie : 12;
    uint64_t rsvd_1 : 4;
    uint64_t per_idma_vc_has_space_ie : 12;
} TT_ROCC_SIMPLE_CMD_BUF_IE_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_SIMPLE_CMD_BUF_IE_reg_t f;
} TT_ROCC_SIMPLE_CMD_BUF_IE_reg_u;

#define TT_ROCC_SIMPLE_CMD_BUF_IE_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t tr_count_zero_ip : 1;
    uint64_t wr_count_zero_ip : 1;
    uint64_t vc_has_space_ip : 1;
    uint64_t rsvd_0 : 29;
    uint64_t per_vc_has_space_ip : 12;
    uint64_t rsvd_1 : 4;
    uint64_t per_idma_vc_has_space_ip : 12;
} TT_ROCC_SIMPLE_CMD_BUF_IP_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_SIMPLE_CMD_BUF_IP_reg_t f;
} TT_ROCC_SIMPLE_CMD_BUF_IP_reg_u;

#define TT_ROCC_SIMPLE_CMD_BUF_IP_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t reserved : 64;
} TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_t f;
} TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u;

#define TT_ROCC_SIMPLE_CMD_BUF_RESERVED_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 64;
} TT_ROCC_SIMPLE_CMD_BUF_SRC_ADDR_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_SIMPLE_CMD_BUF_SRC_ADDR_reg_t f;
} TT_ROCC_SIMPLE_CMD_BUF_SRC_ADDR_reg_u;

#define TT_ROCC_SIMPLE_CMD_BUF_SRC_ADDR_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t x : 6;
    uint64_t y : 6;
} TT_ROCC_SIMPLE_CMD_BUF_SRC_COORD_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_SIMPLE_CMD_BUF_SRC_COORD_reg_t f;
} TT_ROCC_SIMPLE_CMD_BUF_SRC_COORD_reg_u;

#define TT_ROCC_SIMPLE_CMD_BUF_SRC_COORD_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 64;
} TT_ROCC_SIMPLE_CMD_BUF_DEST_ADDR_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_SIMPLE_CMD_BUF_DEST_ADDR_reg_t f;
} TT_ROCC_SIMPLE_CMD_BUF_DEST_ADDR_reg_u;

#define TT_ROCC_SIMPLE_CMD_BUF_DEST_ADDR_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t x : 6;
    uint64_t y : 6;
    uint64_t mcast_start_x : 6;
    uint64_t mcast_start_y : 6;
} TT_ROCC_SIMPLE_CMD_BUF_DEST_COORD_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_SIMPLE_CMD_BUF_DEST_COORD_reg_t f;
} TT_ROCC_SIMPLE_CMD_BUF_DEST_COORD_reg_u;

#define TT_ROCC_SIMPLE_CMD_BUF_DEST_COORD_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 64;
} TT_ROCC_SIMPLE_CMD_BUF_LEN_BYTES_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_SIMPLE_CMD_BUF_LEN_BYTES_reg_t f;
} TT_ROCC_SIMPLE_CMD_BUF_LEN_BYTES_reg_u;

#define TT_ROCC_SIMPLE_CMD_BUF_LEN_BYTES_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 6;
} TT_ROCC_SIMPLE_CMD_BUF_REQ_VC_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_SIMPLE_CMD_BUF_REQ_VC_reg_t f;
} TT_ROCC_SIMPLE_CMD_BUF_REQ_VC_reg_u;

#define TT_ROCC_SIMPLE_CMD_BUF_REQ_VC_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 6;
} TT_ROCC_SIMPLE_CMD_BUF_RESP_VC_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_SIMPLE_CMD_BUF_RESP_VC_reg_t f;
} TT_ROCC_SIMPLE_CMD_BUF_RESP_VC_reg_u;

#define TT_ROCC_SIMPLE_CMD_BUF_RESP_VC_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 4;
} TT_ROCC_SIMPLE_CMD_BUF_TR_ID_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_SIMPLE_CMD_BUF_TR_ID_reg_t f;
} TT_ROCC_SIMPLE_CMD_BUF_TR_ID_reg_u;

#define TT_ROCC_SIMPLE_CMD_BUF_TR_ID_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t quad_excl_enable : 1;
    uint64_t quad_excl_coord_x : 6;
    uint64_t quad_excl_coord_y : 6;
    uint64_t quad_excl_dir_x : 1;
    uint64_t quad_excl_dir_y : 1;
    uint64_t strided_keep_x : 2;
    uint64_t strided_skip_x : 2;
    uint64_t strided_keep_y : 2;
    uint64_t strided_skip_y : 2;
} TT_ROCC_SIMPLE_CMD_BUF_MCAST_EXCLUDE_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_SIMPLE_CMD_BUF_MCAST_EXCLUDE_reg_t f;
} TT_ROCC_SIMPLE_CMD_BUF_MCAST_EXCLUDE_reg_u;

#define TT_ROCC_SIMPLE_CMD_BUF_MCAST_EXCLUDE_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 64;
} TT_ROCC_SIMPLE_CMD_BUF_INLINE_DATA_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_SIMPLE_CMD_BUF_INLINE_DATA_reg_t f;
} TT_ROCC_SIMPLE_CMD_BUF_INLINE_DATA_reg_u;

#define TT_ROCC_SIMPLE_CMD_BUF_INLINE_DATA_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 64;
} TT_ROCC_SIMPLE_CMD_BUF_MCAST_DESTS_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_SIMPLE_CMD_BUF_MCAST_DESTS_reg_t f;
} TT_ROCC_SIMPLE_CMD_BUF_MCAST_DESTS_reg_u;

#define TT_ROCC_SIMPLE_CMD_BUF_MCAST_DESTS_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t snoop_bit : 1;
    uint64_t flush_bit : 1;
} TT_ROCC_SIMPLE_CMD_BUF_PACKET_TAGS_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_SIMPLE_CMD_BUF_PACKET_TAGS_reg_t f;
} TT_ROCC_SIMPLE_CMD_BUF_PACKET_TAGS_reg_u;

#define TT_ROCC_SIMPLE_CMD_BUF_PACKET_TAGS_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t debug_assert_zero_size_reg : 1;
    uint64_t o_req_head_flit_vld : 1;
    uint64_t stalled_reg : 1;
    uint64_t rsvd1 : 29;
    uint64_t scatter_list_rd_ptr_reg : 3;
    uint64_t scatter_list_wr_ptr_reg : 3;
    uint64_t scatter_addr_recved_reg : 4;
    uint64_t scatter_list_magic_num_detected_reg : 1;
    uint64_t equality_magic_num_first_trans_reg : 1;
    uint64_t rsvd2 : 20;
} TT_ROCC_SIMPLE_CMD_BUF_DEBUG_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_SIMPLE_CMD_BUF_DEBUG_reg_t f;
} TT_ROCC_SIMPLE_CMD_BUF_DEBUG_reg_u;

#define TT_ROCC_SIMPLE_CMD_BUF_DEBUG_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t linked : 1;
    uint64_t posted : 1;
    uint64_t inline_wr : 1;
    uint64_t multicast : 1;
    uint64_t multicast_mode : 1;
    uint64_t src_include : 1;
    uint64_t scatter_list_en : 1;
    uint64_t scatter_list_to_dest_addr : 1;
    uint64_t wrapping_en : 1;
    uint64_t write_trans : 1;
    uint64_t atomic_trans : 1;
    uint64_t byte_enable_trans : 1;
    uint64_t dis_linked_per_trans : 1;
    uint64_t scatter_list_has_size : 1;
    uint64_t scatter_list_has_xy : 1;
    uint64_t l1_accum_en : 1;
    uint64_t idma_en : 1;
    uint64_t force_dim_routing : 1;
    uint64_t path_res_disable : 1;
} TT_ROCC_SIMPLE_CMD_BUF_MISC_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_SIMPLE_CMD_BUF_MISC_reg_t f;
} TT_ROCC_SIMPLE_CMD_BUF_MISC_reg_u;

#define TT_ROCC_SIMPLE_CMD_BUF_MISC_REG_DEFAULT (0x00000020)

typedef struct {
    uint64_t irq_per_tr_id_zero_ie : 32;
    uint64_t irq_per_tr_id_wr_count_zero_ie : 32;
} TT_ROCC_SIMPLE_CMD_BUF_PER_TR_ID_IE_0_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_SIMPLE_CMD_BUF_PER_TR_ID_IE_0_reg_t f;
} TT_ROCC_SIMPLE_CMD_BUF_PER_TR_ID_IE_0_reg_u;

#define TT_ROCC_SIMPLE_CMD_BUF_PER_TR_ID_IE_0_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t irq_per_tr_id_idma_zero_ie : 32;
    uint64_t irq_per_tr_id_tiles_to_process_ie : 32;
} TT_ROCC_SIMPLE_CMD_BUF_PER_TR_ID_IE_1_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_SIMPLE_CMD_BUF_PER_TR_ID_IE_1_reg_t f;
} TT_ROCC_SIMPLE_CMD_BUF_PER_TR_ID_IE_1_reg_u;

#define TT_ROCC_SIMPLE_CMD_BUF_PER_TR_ID_IE_1_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t irq_per_tr_id_wr_tiles_to_process_ie : 32;
    uint64_t irq_per_tr_id_idma_tiles_to_process_ie : 32;
} TT_ROCC_SIMPLE_CMD_BUF_PER_TR_ID_IE_2_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_SIMPLE_CMD_BUF_PER_TR_ID_IE_2_reg_t f;
} TT_ROCC_SIMPLE_CMD_BUF_PER_TR_ID_IE_2_reg_u;

#define TT_ROCC_SIMPLE_CMD_BUF_PER_TR_ID_IE_2_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t irq_per_tr_id_zero_ip : 32;
    uint64_t irq_per_tr_id_wr_count_zero_ip : 32;
} TT_ROCC_SIMPLE_CMD_BUF_PER_TR_ID_IP_0_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_SIMPLE_CMD_BUF_PER_TR_ID_IP_0_reg_t f;
} TT_ROCC_SIMPLE_CMD_BUF_PER_TR_ID_IP_0_reg_u;

#define TT_ROCC_SIMPLE_CMD_BUF_PER_TR_ID_IP_0_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t irq_per_tr_id_idma_zero_ip : 32;
    uint64_t irq_per_tr_id_tiles_to_process_ip : 32;
} TT_ROCC_SIMPLE_CMD_BUF_PER_TR_ID_IP_1_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_SIMPLE_CMD_BUF_PER_TR_ID_IP_1_reg_t f;
} TT_ROCC_SIMPLE_CMD_BUF_PER_TR_ID_IP_1_reg_u;

#define TT_ROCC_SIMPLE_CMD_BUF_PER_TR_ID_IP_1_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t irq_per_tr_id_wr_tiles_to_process_ip : 32;
    uint64_t irq_per_tr_id_idma_tiles_to_process_ip : 32;
} TT_ROCC_SIMPLE_CMD_BUF_PER_TR_ID_IP_2_reg_t;

typedef union {
    uint64_t val;
    TT_ROCC_SIMPLE_CMD_BUF_PER_TR_ID_IP_2_reg_t f;
} TT_ROCC_SIMPLE_CMD_BUF_PER_TR_ID_IP_2_reg_u;

#define TT_ROCC_SIMPLE_CMD_BUF_PER_TR_ID_IP_2_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t dmi_data_0 : 8;
    uint64_t dmi_data_1 : 8;
    uint64_t dmi_data_2 : 8;
    uint64_t dmi_data_3 : 8;
    uint64_t dmi_data_4 : 8;
    uint64_t dmi_data_5 : 8;
    uint64_t dmi_data_6 : 8;
    uint64_t dmi_data_7 : 8;
    uint64_t dmi_data_8 : 8;
    uint64_t dmi_data_9 : 8;
    uint64_t dmi_data_10 : 8;
    uint64_t dmi_data_11 : 8;
    uint64_t dmi_data_12 : 8;
    uint64_t dmi_data_13 : 8;
    uint64_t dmi_data_14 : 8;
    uint64_t dmi_data_15 : 8;
} TT_DEBUG_MODULE_APB_DATA_reg_t;

typedef union {
    uint64_t val[2];
    TT_DEBUG_MODULE_APB_DATA_reg_t f;
} TT_DEBUG_MODULE_APB_DATA_reg_u;

#define TT_DEBUG_MODULE_APB_DATA_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t dmactive : 1;
    uint32_t ndmreset : 1;
    uint32_t clrresethaltreq : 1;
    uint32_t setresethaltreq : 1;
    uint32_t rsvd_0 : 12;
    uint32_t hartsello : 3;
    uint32_t rsvd_1 : 7;
    uint32_t hasel : 1;
    uint32_t rsvd_2 : 1;
    uint32_t ackhavereset : 1;
    uint32_t rsvd_3 : 1;
    uint32_t resumereq : 1;
    uint32_t haltreq : 1;
} TT_DEBUG_MODULE_APB_DMCONTROL_reg_t;

typedef union {
    uint32_t val;
    TT_DEBUG_MODULE_APB_DMCONTROL_reg_t f;
} TT_DEBUG_MODULE_APB_DMCONTROL_reg_u;

#define TT_DEBUG_MODULE_APB_DMCONTROL_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t dmi_dmstatus_version : 4;
    uint32_t dmi_dmstatus_confstrptrvalid : 1;
    uint32_t dmi_dmstatus_hasresethaltreq : 1;
    uint32_t dmi_dmstatus_authbusy : 1;
    uint32_t dmi_dmstatus_authenticated : 1;
    uint32_t dmi_dmstatus_anyhalted : 1;
    uint32_t dmi_dmstatus_allhalted : 1;
    uint32_t dmi_dmstatus_anyrunning : 1;
    uint32_t dmi_dmstatus_allrunning : 1;
    uint32_t dmi_dmstatus_anyunavail : 1;
    uint32_t dmi_dmstatus_allunavail : 1;
    uint32_t dmi_dmstatus_anynonexistent : 1;
    uint32_t dmi_dmstatus_allnonexistent : 1;
    uint32_t dmi_dmstatus_anyresumeack : 1;
    uint32_t dmi_dmstatus_allresumeack : 1;
    uint32_t dmi_dmstatus_anyhavereset : 1;
    uint32_t dmi_dmstatus_allhavereset : 1;
    uint32_t dmi_dmstatus_reserved : 2;
    uint32_t dmi_dmstatus_impebreak : 1;
} TT_DEBUG_MODULE_APB_STATUS_reg_t;

typedef union {
    uint32_t val;
    TT_DEBUG_MODULE_APB_STATUS_reg_t f;
} TT_DEBUG_MODULE_APB_STATUS_reg_u;

#define TT_DEBUG_MODULE_APB_STATUS_REG_DEFAULT (0x00430CA2)

typedef struct {
    uint32_t dataaddr : 12;
    uint32_t datasize : 4;
    uint32_t dataaccess : 1;
    uint32_t rsvd_0 : 3;
    uint32_t nscratch : 4;
} TT_DEBUG_MODULE_APB_DMI_HARTINFO_reg_t;

typedef union {
    uint32_t val;
    TT_DEBUG_MODULE_APB_DMI_HARTINFO_reg_t f;
} TT_DEBUG_MODULE_APB_DMI_HARTINFO_reg_u;

#define TT_DEBUG_MODULE_APB_DMI_HARTINFO_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t dmi_haltsum1 : 32;
} TT_DEBUG_MODULE_APB_HALTSUMMARY1_reg_t;

typedef union {
    uint32_t val;
    TT_DEBUG_MODULE_APB_HALTSUMMARY1_reg_t f;
} TT_DEBUG_MODULE_APB_HALTSUMMARY1_reg_u;

#define TT_DEBUG_MODULE_APB_HALTSUMMARY1_REG_DEFAULT (0x00000000)

typedef struct {
    uint8_t hawindow : 8;
} TT_DEBUG_MODULE_APB_HAWINDOW_reg_t;

typedef union {
    uint8_t val;
    TT_DEBUG_MODULE_APB_HAWINDOW_reg_t f;
} TT_DEBUG_MODULE_APB_HAWINDOW_reg_u;

#define TT_DEBUG_MODULE_APB_HAWINDOW_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t dmi_abstracts_datacount : 4;
    uint32_t dmi_abstracts_reserved1 : 4;
    uint32_t dmi_abstracts_cmderr : 3;
    uint32_t dmi_abstracts_reserved2 : 1;
    uint32_t dmi_abstracts_busy : 1;
    uint32_t dmi_abstracts_reserved3 : 11;
    uint32_t dmi_abstracts_progbufsize : 5;
} TT_DEBUG_MODULE_APB_ABSTRACTS_reg_t;

typedef union {
    uint32_t val;
    TT_DEBUG_MODULE_APB_ABSTRACTS_reg_t f;
} TT_DEBUG_MODULE_APB_ABSTRACTS_reg_u;

#define TT_DEBUG_MODULE_APB_ABSTRACTS_REG_DEFAULT (0x10000004)

typedef struct {
    uint32_t dmi_command : 32;
} TT_DEBUG_MODULE_APB_COMMAND_reg_t;

typedef union {
    uint32_t val;
    TT_DEBUG_MODULE_APB_COMMAND_reg_t f;
} TT_DEBUG_MODULE_APB_COMMAND_reg_u;

#define TT_DEBUG_MODULE_APB_COMMAND_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t dmi_abstractauto_execdata : 4;
    uint32_t dmi_abstractauto_reserved1 : 12;
    uint32_t dmi_abstracauto_execprogbuf : 16;
} TT_DEBUG_MODULE_APB_ABSTRACTAUTO_reg_t;

typedef union {
    uint32_t val;
    TT_DEBUG_MODULE_APB_ABSTRACTAUTO_reg_t f;
} TT_DEBUG_MODULE_APB_ABSTRACTAUTO_reg_u;

#define TT_DEBUG_MODULE_APB_ABSTRACTAUTO_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t dmi_dmcs2_hgselect : 1;
    uint16_t dmi_dmcs2_hgwrite : 1;
    uint16_t dmi_dmcs2_haltgroup : 5;
    uint16_t dmi_dmcs2_reserved : 4;
} TT_DEBUG_MODULE_APB_STATUS2_reg_t;

typedef union {
    uint16_t val;
    TT_DEBUG_MODULE_APB_STATUS2_reg_t f;
} TT_DEBUG_MODULE_APB_STATUS2_reg_u;

#define TT_DEBUG_MODULE_APB_STATUS2_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t sbcs_sbaccess8 : 1;
    uint32_t sbcs_sbaccess16 : 1;
    uint32_t sbcs_sbaccess32 : 1;
    uint32_t sbcs_sbaccess64 : 1;
    uint32_t sbcs_sbaccess128 : 1;
    uint32_t sbcs_sbasize : 7;
    uint32_t sbcs_sberror : 2;
    uint32_t rsvd_0 : 1;
    uint32_t sbcs_sbreadondata : 1;
    uint32_t sbcs_sbautoincrement : 1;
    uint32_t sbcs_sbaccess : 3;
    uint32_t sbcs_sbreadonaddr : 1;
    uint32_t sbcs_sbbusy : 1;
    uint32_t sbcs_sbbusyerror : 1;
    uint32_t sbcs_reserved : 6;
    uint32_t sbcs_sbversion : 3;
} TT_DEBUG_MODULE_APB_SBCS_reg_t;

typedef union {
    uint32_t val;
    TT_DEBUG_MODULE_APB_SBCS_reg_t f;
} TT_DEBUG_MODULE_APB_SBCS_reg_u;

#define TT_DEBUG_MODULE_APB_SBCS_REG_DEFAULT (0x2004068F)

typedef struct {
    uint32_t dmi_sbaddr0 : 32;
} TT_DEBUG_MODULE_APB_SBADDR0_reg_t;

typedef union {
    uint32_t val;
    TT_DEBUG_MODULE_APB_SBADDR0_reg_t f;
} TT_DEBUG_MODULE_APB_SBADDR0_reg_u;

#define TT_DEBUG_MODULE_APB_SBADDR0_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t dmi_sbaddr1 : 32;
} TT_DEBUG_MODULE_APB_SBADDR1_reg_t;

typedef union {
    uint32_t val;
    TT_DEBUG_MODULE_APB_SBADDR1_reg_t f;
} TT_DEBUG_MODULE_APB_SBADDR1_reg_u;

#define TT_DEBUG_MODULE_APB_SBADDR1_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t dmi_sbdata0 : 32;
} TT_DEBUG_MODULE_APB_SBDATA0_reg_t;

typedef union {
    uint32_t val;
    TT_DEBUG_MODULE_APB_SBDATA0_reg_t f;
} TT_DEBUG_MODULE_APB_SBDATA0_reg_u;

#define TT_DEBUG_MODULE_APB_SBDATA0_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t dmi_sbdata1 : 32;
} TT_DEBUG_MODULE_APB_SBDATA1_reg_t;

typedef union {
    uint32_t val;
    TT_DEBUG_MODULE_APB_SBDATA1_reg_t f;
} TT_DEBUG_MODULE_APB_SBDATA1_reg_u;

#define TT_DEBUG_MODULE_APB_SBDATA1_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t dmi_haltsum1 : 32;
} TT_DEBUG_MODULE_APB_HALTSUMMARY0_reg_t;

typedef union {
    uint32_t val;
    TT_DEBUG_MODULE_APB_HALTSUMMARY0_reg_t f;
} TT_DEBUG_MODULE_APB_HALTSUMMARY0_reg_u;

#define TT_DEBUG_MODULE_APB_HALTSUMMARY0_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t queue_flush : 1;
    uint64_t rsvd_0 : 3;
    uint64_t queue_over_underflow_en : 1;
    uint64_t rsvd_1 : 3;
    uint64_t token_hw_req_en : 1;
    uint64_t rsvd_2 : 7;
    uint64_t smn_dbg_en : 1;
    uint64_t rsvd_3 : 7;
    uint64_t status_clear : 1;
    uint64_t rsvd_4 : 7;
    uint64_t halt_on_error_en : 1;
} SMN_MST_COMMON_BLOCK_SMN_MST_CTRL_reg_t;

typedef union {
    uint64_t val;
    SMN_MST_COMMON_BLOCK_SMN_MST_CTRL_reg_t f;
} SMN_MST_COMMON_BLOCK_SMN_MST_CTRL_reg_u;

#define SMN_MST_COMMON_BLOCK_SMN_MST_CTRL_REG_DEFAULT (0x100010000)

typedef struct {
    uint64_t val : 32;
    uint64_t enable : 1;
} SMN_MST_COMMON_BLOCK_SMN_MST_CMD_TIMEOUT_reg_t;

typedef union {
    uint64_t val;
    SMN_MST_COMMON_BLOCK_SMN_MST_CMD_TIMEOUT_reg_t f;
} SMN_MST_COMMON_BLOCK_SMN_MST_CMD_TIMEOUT_reg_u;

#define SMN_MST_COMMON_BLOCK_SMN_MST_CMD_TIMEOUT_REG_DEFAULT (0xFFFFFFFF)

typedef struct {
    uint64_t val : 32;
    uint64_t enable : 1;
} SMN_MST_COMMON_BLOCK_SMN_MST_RESP_TIMEOUT_reg_t;

typedef union {
    uint64_t val;
    SMN_MST_COMMON_BLOCK_SMN_MST_RESP_TIMEOUT_reg_t f;
} SMN_MST_COMMON_BLOCK_SMN_MST_RESP_TIMEOUT_reg_u;

#define SMN_MST_COMMON_BLOCK_SMN_MST_RESP_TIMEOUT_REG_DEFAULT (0xFFFFFFFF)

typedef struct {
    uint64_t val : 3;
} SMN_MST_COMMON_BLOCK_SMN_MST_RESP_INT_THD_reg_t;

typedef union {
    uint64_t val;
    SMN_MST_COMMON_BLOCK_SMN_MST_RESP_INT_THD_reg_t f;
} SMN_MST_COMMON_BLOCK_SMN_MST_RESP_INT_THD_reg_u;

#define SMN_MST_COMMON_BLOCK_SMN_MST_RESP_INT_THD_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t command_fsm : 3;
    uint64_t rsvd_0 : 1;
    uint64_t resp_fsm : 3;
} SMN_MST_COMMON_BLOCK_SMN_MST_STATUS_reg_t;

typedef union {
    uint64_t val;
    SMN_MST_COMMON_BLOCK_SMN_MST_STATUS_reg_t f;
} SMN_MST_COMMON_BLOCK_SMN_MST_STATUS_reg_u;

#define SMN_MST_COMMON_BLOCK_SMN_MST_STATUS_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t full : 1;
    uint64_t empty : 1;
    uint64_t overflow : 1;
    uint64_t rsvd_0 : 9;
    uint64_t count : 4;
} SMN_MST_COMMON_BLOCK_SMN_MST_CMD_DESC_QUEUE_STATUS_reg_t;

typedef union {
    uint64_t val;
    SMN_MST_COMMON_BLOCK_SMN_MST_CMD_DESC_QUEUE_STATUS_reg_t f;
} SMN_MST_COMMON_BLOCK_SMN_MST_CMD_DESC_QUEUE_STATUS_reg_u;

#define SMN_MST_COMMON_BLOCK_SMN_MST_CMD_DESC_QUEUE_STATUS_REG_DEFAULT (0x00000002)

typedef struct {
    uint64_t full : 1;
    uint64_t empty : 1;
    uint64_t overflow : 1;
    uint64_t rsvd_0 : 8;
    uint64_t count : 5;
} SMN_MST_COMMON_BLOCK_SMN_MST_CMD_DATA_QUEUE_STATUS_reg_t;

typedef union {
    uint64_t val;
    SMN_MST_COMMON_BLOCK_SMN_MST_CMD_DATA_QUEUE_STATUS_reg_t f;
} SMN_MST_COMMON_BLOCK_SMN_MST_CMD_DATA_QUEUE_STATUS_reg_u;

#define SMN_MST_COMMON_BLOCK_SMN_MST_CMD_DATA_QUEUE_STATUS_REG_DEFAULT (0x00000002)

typedef struct {
    uint64_t full : 1;
    uint64_t empty : 1;
    uint64_t underflow : 1;
    uint64_t rsvd_0 : 9;
    uint64_t count : 4;
} SMN_MST_COMMON_BLOCK_SMN_MST_RESP_DESC_QUEUE_STATUS_reg_t;

typedef union {
    uint64_t val;
    SMN_MST_COMMON_BLOCK_SMN_MST_RESP_DESC_QUEUE_STATUS_reg_t f;
} SMN_MST_COMMON_BLOCK_SMN_MST_RESP_DESC_QUEUE_STATUS_reg_u;

#define SMN_MST_COMMON_BLOCK_SMN_MST_RESP_DESC_QUEUE_STATUS_REG_DEFAULT (0x00000002)

typedef struct {
    uint64_t full : 1;
    uint64_t empty : 1;
    uint64_t underflow : 1;
    uint64_t rsvd_0 : 8;
    uint64_t count : 5;
} SMN_MST_COMMON_BLOCK_SMN_MST_RESP_DATA_QUEUE_STATUS_reg_t;

typedef union {
    uint64_t val;
    SMN_MST_COMMON_BLOCK_SMN_MST_RESP_DATA_QUEUE_STATUS_reg_t f;
} SMN_MST_COMMON_BLOCK_SMN_MST_RESP_DATA_QUEUE_STATUS_reg_u;

#define SMN_MST_COMMON_BLOCK_SMN_MST_RESP_DATA_QUEUE_STATUS_REG_DEFAULT (0x00000002)

typedef struct {
    uint64_t full : 1;
    uint64_t empty : 1;
    uint64_t rsvd_0 : 6;
    uint64_t count : 8;
} SMN_MST_COMMON_BLOCK_SMN_MST_OUTST_DESC_QUEUE_STATUS_reg_t;

typedef union {
    uint64_t val;
    SMN_MST_COMMON_BLOCK_SMN_MST_OUTST_DESC_QUEUE_STATUS_reg_t f;
} SMN_MST_COMMON_BLOCK_SMN_MST_OUTST_DESC_QUEUE_STATUS_reg_u;

#define SMN_MST_COMMON_BLOCK_SMN_MST_OUTST_DESC_QUEUE_STATUS_REG_DEFAULT (0x00000002)

typedef struct {
    uint64_t frame_id : 1;
    uint64_t src_id : 1;
    uint64_t dst_id : 1;
    uint64_t target_id : 1;
    uint64_t addr_mode : 1;
    uint64_t cmd : 1;
    uint64_t cmd_flag : 1;
    uint64_t data_size : 1;
    uint64_t address : 1;
    uint64_t frame_status : 1;
    uint64_t resp_cnt : 1;
} SMN_MST_COMMON_BLOCK_SMN_MST_ERROR_STATUS_reg_t;

typedef union {
    uint64_t val;
    SMN_MST_COMMON_BLOCK_SMN_MST_ERROR_STATUS_reg_t f;
} SMN_MST_COMMON_BLOCK_SMN_MST_ERROR_STATUS_reg_u;

#define SMN_MST_COMMON_BLOCK_SMN_MST_ERROR_STATUS_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t frame_id : 8;
    uint64_t hdr_flags : 4;
    uint64_t rsvd_0 : 8;
    uint64_t addr_mode : 4;
    uint64_t target_type : 4;
    uint64_t x_src : 6;
    uint64_t y_src : 6;
    uint64_t x_dst_start : 6;
    uint64_t y_dst_start : 6;
    uint64_t x_dst_end : 6;
    uint64_t y_dst_end : 6;
} SMN_MST_COMMON_BLOCK_SMN_MST_EXP_DESC_HDR_reg_t;

typedef union {
    uint64_t val;
    SMN_MST_COMMON_BLOCK_SMN_MST_EXP_DESC_HDR_reg_t f;
} SMN_MST_COMMON_BLOCK_SMN_MST_EXP_DESC_HDR_reg_u;

#define SMN_MST_COMMON_BLOCK_SMN_MST_EXP_DESC_HDR_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t cmd : 4;
    uint64_t cmd_flags : 4;
    uint64_t data_size : 12;
} SMN_MST_COMMON_BLOCK_SMN_MST_EXP_DESC_CMD_reg_t;

typedef union {
    uint64_t val;
    SMN_MST_COMMON_BLOCK_SMN_MST_EXP_DESC_CMD_reg_t f;
} SMN_MST_COMMON_BLOCK_SMN_MST_EXP_DESC_CMD_reg_u;

#define SMN_MST_COMMON_BLOCK_SMN_MST_EXP_DESC_CMD_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t addr : 38;
} SMN_MST_COMMON_BLOCK_SMN_MST_EXP_DESC_ADDR_reg_t;

typedef union {
    uint64_t val;
    SMN_MST_COMMON_BLOCK_SMN_MST_EXP_DESC_ADDR_reg_t f;
} SMN_MST_COMMON_BLOCK_SMN_MST_EXP_DESC_ADDR_reg_u;

#define SMN_MST_COMMON_BLOCK_SMN_MST_EXP_DESC_ADDR_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t status : 8;
    uint64_t x_status : 6;
    uint64_t y_status : 6;
    uint64_t resp_cnt : 8;
} SMN_MST_COMMON_BLOCK_SMN_MST_EXP_DESC_EOF_reg_t;

typedef union {
    uint64_t val;
    SMN_MST_COMMON_BLOCK_SMN_MST_EXP_DESC_EOF_reg_t f;
} SMN_MST_COMMON_BLOCK_SMN_MST_EXP_DESC_EOF_reg_u;

#define SMN_MST_COMMON_BLOCK_SMN_MST_EXP_DESC_EOF_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t frame_id : 8;
    uint64_t hdr_flags : 4;
    uint64_t rsvd_0 : 8;
    uint64_t addr_mode : 4;
    uint64_t target_type : 4;
    uint64_t x_src : 6;
    uint64_t y_src : 6;
    uint64_t x_dst_start : 6;
    uint64_t y_dst_start : 6;
    uint64_t x_dst_end : 6;
    uint64_t y_dst_end : 6;
} SMN_MST_COMMON_BLOCK_SMN_MST_RECVD_DESC_HDR_reg_t;

typedef union {
    uint64_t val;
    SMN_MST_COMMON_BLOCK_SMN_MST_RECVD_DESC_HDR_reg_t f;
} SMN_MST_COMMON_BLOCK_SMN_MST_RECVD_DESC_HDR_reg_u;

#define SMN_MST_COMMON_BLOCK_SMN_MST_RECVD_DESC_HDR_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t cmd : 4;
    uint64_t cmd_flags : 4;
    uint64_t data_size : 12;
} SMN_MST_COMMON_BLOCK_SMN_MST_RECVD_DESC_CMD_reg_t;

typedef union {
    uint64_t val;
    SMN_MST_COMMON_BLOCK_SMN_MST_RECVD_DESC_CMD_reg_t f;
} SMN_MST_COMMON_BLOCK_SMN_MST_RECVD_DESC_CMD_reg_u;

#define SMN_MST_COMMON_BLOCK_SMN_MST_RECVD_DESC_CMD_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t addr : 38;
} SMN_MST_COMMON_BLOCK_SMN_MST_RECVD_DESC_ADDR_reg_t;

typedef union {
    uint64_t val;
    SMN_MST_COMMON_BLOCK_SMN_MST_RECVD_DESC_ADDR_reg_t f;
} SMN_MST_COMMON_BLOCK_SMN_MST_RECVD_DESC_ADDR_reg_u;

#define SMN_MST_COMMON_BLOCK_SMN_MST_RECVD_DESC_ADDR_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t status : 8;
    uint64_t x_status : 6;
    uint64_t y_status : 6;
    uint64_t resp_cnt : 8;
} SMN_MST_COMMON_BLOCK_SMN_MST_RECVD_DESC_EOF_reg_t;

typedef union {
    uint64_t val;
    SMN_MST_COMMON_BLOCK_SMN_MST_RECVD_DESC_EOF_reg_t f;
} SMN_MST_COMMON_BLOCK_SMN_MST_RECVD_DESC_EOF_reg_u;

#define SMN_MST_COMMON_BLOCK_SMN_MST_RECVD_DESC_EOF_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t smn_network_err : 1;
    uint64_t cmd_timeout : 1;
    uint64_t resp_timeout : 1;
    uint64_t resp_err : 1;
    uint64_t resp_frame : 1;
    uint64_t token_timeout : 1;
    uint64_t token_request : 1;
    uint64_t cmd_desc_rdy : 1;
    uint64_t cmd_data_rdy : 1;
    uint64_t queue_over_underflow : 1;
} SMN_MST_COMMON_BLOCK_SMN_MST_INT_ENABLE_reg_t;

typedef union {
    uint64_t val;
    SMN_MST_COMMON_BLOCK_SMN_MST_INT_ENABLE_reg_t f;
} SMN_MST_COMMON_BLOCK_SMN_MST_INT_ENABLE_reg_u;

#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_ENABLE_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t smn_network_err : 1;
    uint64_t cmd_timeout : 1;
    uint64_t resp_timeout : 1;
    uint64_t resp_err : 1;
    uint64_t resp_frame : 1;
    uint64_t token_timeout : 1;
    uint64_t token_request : 1;
    uint64_t cmd_desc_rdy : 1;
    uint64_t cmd_data_rdy : 1;
    uint64_t queue_over_underflow : 1;
} SMN_MST_COMMON_BLOCK_SMN_MST_INT_STATUS_reg_t;

typedef union {
    uint64_t val;
    SMN_MST_COMMON_BLOCK_SMN_MST_INT_STATUS_reg_t f;
} SMN_MST_COMMON_BLOCK_SMN_MST_INT_STATUS_reg_u;

#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_STATUS_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t smn_network_err : 1;
    uint64_t cmd_timeout : 1;
    uint64_t resp_timeout : 1;
    uint64_t resp_err : 1;
    uint64_t resp_frame : 1;
    uint64_t token_timeout : 1;
    uint64_t token_request : 1;
    uint64_t cmd_desc_rdy : 1;
    uint64_t cmd_data_rdy : 1;
    uint64_t queue_over_underflow : 1;
} SMN_MST_COMMON_BLOCK_SMN_MST_INT_STATUS_RAW_reg_t;

typedef union {
    uint64_t val;
    SMN_MST_COMMON_BLOCK_SMN_MST_INT_STATUS_RAW_reg_t f;
} SMN_MST_COMMON_BLOCK_SMN_MST_INT_STATUS_RAW_reg_u;

#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_STATUS_RAW_REG_DEFAULT (0x00000180)

typedef struct {
    uint64_t smn_network_err : 1;
    uint64_t cmd_timeout : 1;
    uint64_t resp_timeout : 1;
    uint64_t resp_err : 1;
    uint64_t resp_frame : 1;
    uint64_t token_timeout : 1;
    uint64_t token_request : 1;
    uint64_t cmd_desc_rdy : 1;
    uint64_t cmd_data_rdy : 1;
    uint64_t queue_over_underflow : 1;
} SMN_MST_COMMON_BLOCK_SMN_MST_INT_CLEAR_reg_t;

typedef union {
    uint64_t val;
    SMN_MST_COMMON_BLOCK_SMN_MST_INT_CLEAR_reg_t f;
} SMN_MST_COMMON_BLOCK_SMN_MST_INT_CLEAR_reg_u;

#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_CLEAR_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t sent : 32;
    uint64_t received : 32;
} SMN_MST_COMMON_BLOCK_SMN_FRAME_CNT_reg_t;

typedef union {
    uint64_t val;
    SMN_MST_COMMON_BLOCK_SMN_FRAME_CNT_reg_t f;
} SMN_MST_COMMON_BLOCK_SMN_FRAME_CNT_reg_u;

#define SMN_MST_COMMON_BLOCK_SMN_FRAME_CNT_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t val : 32;
} SMN_MST_COMMON_BLOCK_SMN_FRAME_ERR_CNT_reg_t;

typedef union {
    uint64_t val;
    SMN_MST_COMMON_BLOCK_SMN_FRAME_ERR_CNT_reg_t f;
} SMN_MST_COMMON_BLOCK_SMN_FRAME_ERR_CNT_reg_u;

#define SMN_MST_COMMON_BLOCK_SMN_FRAME_ERR_CNT_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t timer_trig_en : 1;
    uint64_t idle_timer_trig_en : 1;
    uint64_t cnt_trig_en : 1;
    uint64_t sw_trig_en : 1;
    uint64_t hw_req_en : 1;
    uint64_t rsvd_0 : 3;
    uint64_t token_num : 8;
    uint64_t token_per_master : 8;
} SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_CONFIG_reg_t;

typedef union {
    uint64_t val;
    SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_CONFIG_reg_t f;
} SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_CONFIG_reg_u;

#define SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_CONFIG_REG_DEFAULT (0x00FFFF00)

typedef struct {
    uint64_t val : 32;
} SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_TIMER_reg_t;

typedef union {
    uint64_t val;
    SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_TIMER_reg_t f;
} SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_TIMER_reg_u;

#define SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_TIMER_REG_DEFAULT (0xFFFFFFFF)

typedef struct {
    uint64_t val : 32;
} SMN_MST_MAIN_BLOCK_SMN_MST_IDLE_TOKEN_TIMER_reg_t;

typedef union {
    uint64_t val;
    SMN_MST_MAIN_BLOCK_SMN_MST_IDLE_TOKEN_TIMER_reg_t f;
} SMN_MST_MAIN_BLOCK_SMN_MST_IDLE_TOKEN_TIMER_reg_u;

#define SMN_MST_MAIN_BLOCK_SMN_MST_IDLE_TOKEN_TIMER_REG_DEFAULT (0xFFFFFFFF)

typedef struct {
    uint64_t val : 32;
} SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_COUNTER_reg_t;

typedef union {
    uint64_t val;
    SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_COUNTER_reg_t f;
} SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_COUNTER_reg_u;

#define SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_COUNTER_REG_DEFAULT (0xFFFFFFFF)

typedef struct {
    uint64_t val : 32;
} SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_RETURN_TIMEOUT_reg_t;

typedef union {
    uint64_t val;
    SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_RETURN_TIMEOUT_reg_t f;
} SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_RETURN_TIMEOUT_reg_u;

#define SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_RETURN_TIMEOUT_REG_DEFAULT (0xFFFFFFFF)

typedef struct {
    uint64_t val : 32;
} SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_SENT_CNT_reg_t;

typedef union {
    uint64_t val;
    SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_SENT_CNT_reg_t f;
} SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_SENT_CNT_reg_u;

#define SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_SENT_CNT_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t val : 32;
} SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_USED_CNT_reg_t;

typedef union {
    uint64_t val;
    SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_USED_CNT_reg_t f;
} SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_USED_CNT_reg_u;

#define SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_USED_CNT_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t val : 32;
} SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_REQ_CNT_reg_t;

typedef union {
    uint64_t val;
    SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_REQ_CNT_reg_t f;
} SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_REQ_CNT_reg_u;

#define SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_REQ_CNT_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t frame_status : 2;
    uint64_t token_request : 1;
} SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_STATUS_reg_t;

typedef union {
    uint64_t val;
    SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_STATUS_reg_t f;
} SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_STATUS_reg_u;

#define SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_STATUS_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t val : 32;
} SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_FRAME_CNT_reg_t;

typedef union {
    uint64_t val;
    SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_FRAME_CNT_reg_t f;
} SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_FRAME_CNT_reg_u;

#define SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_FRAME_CNT_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 1;
} SMN_MST_MAIN_BLOCK_SMN_MST_NETWORK_ERR_reg_t;

typedef union {
    uint64_t val;
    SMN_MST_MAIN_BLOCK_SMN_MST_NETWORK_ERR_reg_t f;
} SMN_MST_MAIN_BLOCK_SMN_MST_NETWORK_ERR_reg_u;

#define SMN_MST_MAIN_BLOCK_SMN_MST_NETWORK_ERR_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t valid : 1;
    uint64_t mask_idx : 6;
    uint64_t ep_idx : 6;
    uint64_t ep_id_width : 6;
    uint64_t ep_id_offset : 7;
    uint64_t ep_address : 37;
} SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_MASK_TABLE_CFG_reg_t;

typedef union {
    uint64_t val;
    SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_MASK_TABLE_CFG_reg_t f;
} SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_MASK_TABLE_CFG_reg_u;

#define SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_MASK_TABLE_CFG_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t x : 6;
    uint64_t y : 6;
    uint64_t addr_local : 1;
} SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_reg_t;

typedef union {
    uint64_t val;
    SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_reg_t f;
} SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_reg_u;

#define SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t address : 38;
    uint64_t wr_err : 1;
    uint64_t rd_err : 1;
    uint64_t no_match : 1;
    uint64_t multi_match : 1;
} SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_ERR_STS_reg_t;

typedef union {
    uint64_t val;
    SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_ERR_STS_reg_t f;
} SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_ERR_STS_reg_u;

#define SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_ERR_STS_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t posted_write : 1;
    uint64_t buff_cmd : 1;
} SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_CFG_reg_t;

typedef union {
    uint64_t val;
    SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_CFG_reg_t f;
} SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_CFG_reg_u;

#define SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_CFG_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t addr_mode : 4;
    uint64_t target_type : 4;
    uint64_t x_dst_start : 6;
    uint64_t rsvd_0 : 2;
    uint64_t y_dst_start : 6;
    uint64_t rsvd_1 : 2;
    uint64_t x_dst_end : 6;
    uint64_t rsvd_2 : 2;
    uint64_t y_dst_end : 6;
    uint64_t rsvd_3 : 2;
    uint64_t cmd : 4;
    uint64_t cmd_flags : 4;
    uint64_t mcast_src_incld : 1;
} SMN_MST_CMD_BUF_SMN_MST_CMD_BUF_REG0_reg_t;

typedef union {
    uint64_t val;
    SMN_MST_CMD_BUF_SMN_MST_CMD_BUF_REG0_reg_t f;
} SMN_MST_CMD_BUF_SMN_MST_CMD_BUF_REG0_reg_u;

#define SMN_MST_CMD_BUF_SMN_MST_CMD_BUF_REG0_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data_size : 16;
    uint64_t addr : 38;
} SMN_MST_CMD_BUF_SMN_MST_CMD_BUF_REG1_reg_t;

typedef union {
    uint64_t val;
    SMN_MST_CMD_BUF_SMN_MST_CMD_BUF_REG1_reg_t f;
} SMN_MST_CMD_BUF_SMN_MST_CMD_BUF_REG1_reg_u;

#define SMN_MST_CMD_BUF_SMN_MST_CMD_BUF_REG1_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 64;
} SMN_SLV_MAILBOX_SMN_MBOXW_reg_t;

typedef union {
    uint64_t val;
    SMN_SLV_MAILBOX_SMN_MBOXW_reg_t f;
} SMN_SLV_MAILBOX_SMN_MBOXW_reg_u;

#define SMN_SLV_MAILBOX_SMN_MBOXW_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 64;
} SMN_SLV_MAILBOX_SMN_MBOXR_reg_t;

typedef union {
    uint64_t val;
    SMN_SLV_MAILBOX_SMN_MBOXR_reg_t f;
} SMN_SLV_MAILBOX_SMN_MBOXR_reg_u;

#define SMN_SLV_MAILBOX_SMN_MBOXR_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t empty : 1;
    uint64_t full : 1;
    uint64_t wfifol : 1;
    uint64_t rfifol : 1;
} SMN_SLV_MAILBOX_SMN_MBOX_STATUS_reg_t;

typedef union {
    uint64_t val;
    SMN_SLV_MAILBOX_SMN_MBOX_STATUS_reg_t f;
} SMN_SLV_MAILBOX_SMN_MBOX_STATUS_reg_u;

#define SMN_SLV_MAILBOX_SMN_MBOX_STATUS_REG_DEFAULT (0x00000001)

typedef struct {
    uint64_t read_error : 1;
    uint64_t write_error : 1;
} SMN_SLV_MAILBOX_SMN_MBOX_ERROR_reg_t;

typedef union {
    uint64_t val;
    SMN_SLV_MAILBOX_SMN_MBOX_ERROR_reg_t f;
} SMN_SLV_MAILBOX_SMN_MBOX_ERROR_reg_u;

#define SMN_SLV_MAILBOX_SMN_MBOX_ERROR_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t wirqt : 4;
} SMN_SLV_MAILBOX_SMN_MBOX_WIRQT_reg_t;

typedef union {
    uint64_t val;
    SMN_SLV_MAILBOX_SMN_MBOX_WIRQT_reg_t f;
} SMN_SLV_MAILBOX_SMN_MBOX_WIRQT_reg_u;

#define SMN_SLV_MAILBOX_SMN_MBOX_WIRQT_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t rirqt : 4;
} SMN_SLV_MAILBOX_SMN_MBOX_RIRQT_reg_t;

typedef union {
    uint64_t val;
    SMN_SLV_MAILBOX_SMN_MBOX_RIRQT_reg_t f;
} SMN_SLV_MAILBOX_SMN_MBOX_RIRQT_reg_u;

#define SMN_SLV_MAILBOX_SMN_MBOX_RIRQT_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t wtirq : 1;
    uint64_t rtirq : 1;
    uint64_t eirq : 1;
} SMN_SLV_MAILBOX_SMN_MBOX_IRQS_reg_t;

typedef union {
    uint64_t val;
    SMN_SLV_MAILBOX_SMN_MBOX_IRQS_reg_t f;
} SMN_SLV_MAILBOX_SMN_MBOX_IRQS_reg_u;

#define SMN_SLV_MAILBOX_SMN_MBOX_IRQS_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t wtirq : 1;
    uint64_t rtirq : 1;
    uint64_t eirq : 1;
} SMN_SLV_MAILBOX_SMN_MBOX_IRQEN_reg_t;

typedef union {
    uint64_t val;
    SMN_SLV_MAILBOX_SMN_MBOX_IRQEN_reg_t f;
} SMN_SLV_MAILBOX_SMN_MBOX_IRQEN_reg_u;

#define SMN_SLV_MAILBOX_SMN_MBOX_IRQEN_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t wtirq : 1;
    uint64_t rtirq : 1;
    uint64_t eirq : 1;
} SMN_SLV_MAILBOX_SMN_MBOX_IRQP_reg_t;

typedef union {
    uint64_t val;
    SMN_SLV_MAILBOX_SMN_MBOX_IRQP_reg_t f;
} SMN_SLV_MAILBOX_SMN_MBOX_IRQP_reg_u;

#define SMN_SLV_MAILBOX_SMN_MBOX_IRQP_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t wtirq : 1;
    uint64_t rtirq : 1;
} SMN_SLV_MAILBOX_SMN_MBOX_CTRL_reg_t;

typedef union {
    uint64_t val;
    SMN_SLV_MAILBOX_SMN_MBOX_CTRL_reg_t f;
} SMN_SLV_MAILBOX_SMN_MBOX_CTRL_reg_u;

#define SMN_SLV_MAILBOX_SMN_MBOX_CTRL_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 64;
} SMN_SLV_BLOCK_SMN_SLV_SCRATCH_REG_reg_t;

typedef union {
    uint64_t val;
    SMN_SLV_BLOCK_SMN_SLV_SCRATCH_REG_reg_t f;
} SMN_SLV_BLOCK_SMN_SLV_SCRATCH_REG_reg_u;

#define SMN_SLV_BLOCK_SMN_SLV_SCRATCH_REG_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 64;
} SMN_SLV_BLOCK_SMN_SLV_EXT_STATUS_reg_t;

typedef union {
    uint64_t val;
    SMN_SLV_BLOCK_SMN_SLV_EXT_STATUS_reg_t f;
} SMN_SLV_BLOCK_SMN_SLV_EXT_STATUS_reg_u;

#define SMN_SLV_BLOCK_SMN_SLV_EXT_STATUS_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t mailbox_int : 1;
    uint64_t rsvd_0 : 7;
    uint64_t external_int_0 : 1;
    uint64_t external_int_1 : 1;
    uint64_t external_int_2 : 1;
    uint64_t external_int_3 : 1;
    uint64_t external_int_4 : 1;
    uint64_t external_int_5 : 1;
    uint64_t external_int_6 : 1;
    uint64_t external_int_7 : 1;
} SMN_SLV_BLOCK_SMN_SLV_INT_CLEAR_reg_t;

typedef union {
    uint64_t val;
    SMN_SLV_BLOCK_SMN_SLV_INT_CLEAR_reg_t f;
} SMN_SLV_BLOCK_SMN_SLV_INT_CLEAR_reg_u;

#define SMN_SLV_BLOCK_SMN_SLV_INT_CLEAR_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t mailbox_int : 1;
    uint64_t rsvd_0 : 7;
    uint64_t external_int : 8;
} SMN_SLV_BLOCK_SMN_SLV_INT_ENABLE_reg_t;

typedef union {
    uint64_t val;
    SMN_SLV_BLOCK_SMN_SLV_INT_ENABLE_reg_t f;
} SMN_SLV_BLOCK_SMN_SLV_INT_ENABLE_reg_u;

#define SMN_SLV_BLOCK_SMN_SLV_INT_ENABLE_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t mailbox_int : 1;
    uint64_t rsvd_0 : 7;
    uint64_t external_int : 8;
} SMN_SLV_BLOCK_SMN_SLV_INT_STATUS_reg_t;

typedef union {
    uint64_t val;
    SMN_SLV_BLOCK_SMN_SLV_INT_STATUS_reg_t f;
} SMN_SLV_BLOCK_SMN_SLV_INT_STATUS_reg_u;

#define SMN_SLV_BLOCK_SMN_SLV_INT_STATUS_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t mailbox_int : 1;
    uint64_t rsvd_0 : 7;
    uint64_t external_int : 8;
} SMN_SLV_BLOCK_SMN_SLV_INT_STATUS_RAW_reg_t;

typedef union {
    uint64_t val;
    SMN_SLV_BLOCK_SMN_SLV_INT_STATUS_RAW_reg_t f;
} SMN_SLV_BLOCK_SMN_SLV_INT_STATUS_RAW_reg_u;

#define SMN_SLV_BLOCK_SMN_SLV_INT_STATUS_RAW_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t smn_node_bypass : 1;
} SMN_SLV_BLOCK_SMN_NODE_CTRL_reg_t;

typedef union {
    uint64_t val;
    SMN_SLV_BLOCK_SMN_NODE_CTRL_reg_t f;
} SMN_SLV_BLOCK_SMN_NODE_CTRL_reg_u;

#define SMN_SLV_BLOCK_SMN_NODE_CTRL_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t clk_gate_en : 1;
    uint64_t rsvd_0 : 15;
    uint64_t clk_gate_hyst : 16;
} SMN_SLV_BLOCK_SMN_SLV_CLK_CTRL_reg_t;

typedef union {
    uint64_t val;
    SMN_SLV_BLOCK_SMN_SLV_CLK_CTRL_reg_t f;
} SMN_SLV_BLOCK_SMN_SLV_CLK_CTRL_reg_u;

#define SMN_SLV_BLOCK_SMN_SLV_CLK_CTRL_REG_DEFAULT (0xFFFF0000)

typedef struct {
    uint64_t router_rx_timeout : 1;
    uint64_t router_tx_timeout : 1;
    uint64_t slv_parser_timeout : 1;
    uint64_t slv_axi_timeout : 1;
    uint64_t mst_cmd_timeout : 1;
    uint64_t mst_resp_timeout : 1;
    uint64_t router_double_error : 1;
    uint64_t external_error : 1;
    uint64_t router_rx_fsm : 3;
    uint64_t rsvd_0 : 1;
    uint64_t router_tx_fsm : 3;
    uint64_t rsvd_1 : 1;
    uint64_t slv_parser_fsm : 3;
    uint64_t rsvd_2 : 1;
    uint64_t slv_axi_fsm : 2;
    uint64_t rsvd_3 : 2;
    uint64_t mst_cmd_fsm : 3;
    uint64_t rsvd_4 : 1;
    uint64_t mst_resp_fsm : 3;
    uint64_t rsvd_5 : 1;
    uint64_t clear : 1;
} SMN_SLV_BLOCK_SMN_SLV_DEBUG_reg_t;

typedef union {
    uint64_t val;
    SMN_SLV_BLOCK_SMN_SLV_DEBUG_reg_t f;
} SMN_SLV_BLOCK_SMN_SLV_DEBUG_reg_u;

#define SMN_SLV_BLOCK_SMN_SLV_DEBUG_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t ecc_err_cnt : 32;
    uint64_t clear : 1;
} SMN_SLV_BLOCK_SMN_SLV_ECC_ERR_CNT_reg_t;

typedef union {
    uint64_t val;
    SMN_SLV_BLOCK_SMN_SLV_ECC_ERR_CNT_reg_t f;
} SMN_SLV_BLOCK_SMN_SLV_ECC_ERR_CNT_reg_u;

#define SMN_SLV_BLOCK_SMN_SLV_ECC_ERR_CNT_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t val : 32;
    uint64_t enable : 1;
} SMN_SLV_BLOCK_SMN_SLV_PARSER_TIMEOUT_reg_t;

typedef union {
    uint64_t val;
    SMN_SLV_BLOCK_SMN_SLV_PARSER_TIMEOUT_reg_t f;
} SMN_SLV_BLOCK_SMN_SLV_PARSER_TIMEOUT_reg_u;

#define SMN_SLV_BLOCK_SMN_SLV_PARSER_TIMEOUT_REG_DEFAULT (0xFFFFFFFF)

typedef struct {
    uint64_t val : 32;
    uint64_t enable : 1;
} SMN_SLV_BLOCK_SMN_SLV_AXI_TIMEOUT_reg_t;

typedef union {
    uint64_t val;
    SMN_SLV_BLOCK_SMN_SLV_AXI_TIMEOUT_reg_t f;
} SMN_SLV_BLOCK_SMN_SLV_AXI_TIMEOUT_reg_u;

#define SMN_SLV_BLOCK_SMN_SLV_AXI_TIMEOUT_REG_DEFAULT (0xFFFFFFFF)

typedef struct {
    uint64_t val : 32;
    uint64_t enable : 1;
} SMN_SLV_BLOCK_SMN_SLV_ROUTER_TIMEOUT_reg_t;

typedef union {
    uint64_t val;
    SMN_SLV_BLOCK_SMN_SLV_ROUTER_TIMEOUT_reg_t f;
} SMN_SLV_BLOCK_SMN_SLV_ROUTER_TIMEOUT_reg_u;

#define SMN_SLV_BLOCK_SMN_SLV_ROUTER_TIMEOUT_REG_DEFAULT (0xFFFFFFFF)

typedef struct {
    uint64_t write_read : 2;
} SMN_SLV_BLOCK_SMN_SLV_ADDR_FILT_RULE_TYPE_reg_t;

typedef union {
    uint64_t val;
    SMN_SLV_BLOCK_SMN_SLV_ADDR_FILT_RULE_TYPE_reg_t f;
} SMN_SLV_BLOCK_SMN_SLV_ADDR_FILT_RULE_TYPE_reg_u;

#define SMN_SLV_BLOCK_SMN_SLV_ADDR_FILT_RULE_TYPE_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t val : 38;
} SMN_SLV_BLOCK_SMN_SLV_ADDR_FILT_RULE_ADDR_reg_t;

typedef union {
    uint64_t val;
    SMN_SLV_BLOCK_SMN_SLV_ADDR_FILT_RULE_ADDR_reg_t f;
} SMN_SLV_BLOCK_SMN_SLV_ADDR_FILT_RULE_ADDR_reg_u;

#define SMN_SLV_BLOCK_SMN_SLV_ADDR_FILT_RULE_ADDR_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t isolate : 1;
} SMN_SLV_BLOCK_SMN_SLV_AXI_MST_ISOLATE_reg_t;

typedef union {
    uint64_t val;
    SMN_SLV_BLOCK_SMN_SLV_AXI_MST_ISOLATE_reg_t f;
} SMN_SLV_BLOCK_SMN_SLV_AXI_MST_ISOLATE_reg_u;

#define SMN_SLV_BLOCK_SMN_SLV_AXI_MST_ISOLATE_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t err_1b : 1;
    uint64_t err_2b : 1;
    uint64_t rsvd_0 : 6;
    uint64_t direct_err_inj : 1;
} SMN_SLV_BLOCK_SMN_SLV_ROUTER_ERR_INJ_reg_t;

typedef union {
    uint64_t val;
    SMN_SLV_BLOCK_SMN_SLV_ROUTER_ERR_INJ_reg_t f;
} SMN_SLV_BLOCK_SMN_SLV_ROUTER_ERR_INJ_reg_u;

#define SMN_SLV_BLOCK_SMN_SLV_ROUTER_ERR_INJ_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t noc_reset_n : 8;
    uint64_t overlay_reset_n : 16;
    uint64_t tensix_reset_n : 8;
    uint64_t d2d_reset_n : 8;
} SMN_SLV_BLOCK_SMN_SLV_TILE_RESET_reg_t;

typedef union {
    uint64_t val;
    SMN_SLV_BLOCK_SMN_SLV_TILE_RESET_reg_t f;
} SMN_SLV_BLOCK_SMN_SLV_TILE_RESET_reg_u;

#define SMN_SLV_BLOCK_SMN_SLV_TILE_RESET_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t ai_clk_en : 8;
    uint64_t dm_clk_en : 8;
    uint64_t noc_clk_en : 8;
    uint64_t ai_clk_force_ref : 8;
    uint64_t dm_clk_force_ref : 8;
    uint64_t noc_clk_force_ref : 8;
} SMN_SLV_BLOCK_SMN_SLV_TILE_CLKEN_FORCEREF_reg_t;

typedef union {
    uint64_t val;
    SMN_SLV_BLOCK_SMN_SLV_TILE_CLKEN_FORCEREF_reg_t f;
} SMN_SLV_BLOCK_SMN_SLV_TILE_CLKEN_FORCEREF_reg_u;

#define SMN_SLV_BLOCK_SMN_SLV_TILE_CLKEN_FORCEREF_REG_DEFAULT (0x00FFFFFF)

typedef struct {
    uint64_t ai_clk_freq_sel : 9;
} SMN_SLV_BLOCK_SMN_SLV_TILE_FREQ_SEL_reg_t;

typedef union {
    uint64_t val;
    SMN_SLV_BLOCK_SMN_SLV_TILE_FREQ_SEL_reg_t f;
} SMN_SLV_BLOCK_SMN_SLV_TILE_FREQ_SEL_reg_u;

#define SMN_SLV_BLOCK_SMN_SLV_TILE_FREQ_SEL_REG_DEFAULT (0x00000109)

typedef struct {
    uint64_t wave_ctrl : 32;
} SMN_SLV_BLOCK_SMN_SLV_TILE_CLK_WAVE_CTRL_reg_t;

typedef union {
    uint64_t val;
    SMN_SLV_BLOCK_SMN_SLV_TILE_CLK_WAVE_CTRL_reg_t f;
} SMN_SLV_BLOCK_SMN_SLV_TILE_CLK_WAVE_CTRL_reg_u;

#define SMN_SLV_BLOCK_SMN_SLV_TILE_CLK_WAVE_CTRL_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t pll_locked_status : 32;
} SMN_SLV_BLOCK_SMN_SLV_TILE_CLK_STATUS_reg_t;

typedef union {
    uint64_t val;
    SMN_SLV_BLOCK_SMN_SLV_TILE_CLK_STATUS_reg_t f;
} SMN_SLV_BLOCK_SMN_SLV_TILE_CLK_STATUS_reg_u;

#define SMN_SLV_BLOCK_SMN_SLV_TILE_CLK_STATUS_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t pd_vec : 8;
    uint64_t harvest_vec : 8;
} SMN_SLV_BLOCK_SMN_SLV_TILE_HARVEST_PD_reg_t;

typedef union {
    uint64_t val;
    SMN_SLV_BLOCK_SMN_SLV_TILE_HARVEST_PD_reg_t f;
} SMN_SLV_BLOCK_SMN_SLV_TILE_HARVEST_PD_reg_u;

#define SMN_SLV_BLOCK_SMN_SLV_TILE_HARVEST_PD_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t cfg : 11;
    uint64_t rsvd_0 : 5;
    uint64_t retention_en : 1;
} SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RA1_UHD_reg_t;

typedef union {
    uint64_t val;
    SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RA1_UHD_reg_t f;
} SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RA1_UHD_reg_u;

#define SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RA1_UHD_REG_DEFAULT (0x000000AA)

typedef struct {
    uint64_t cfg : 11;
    uint64_t rsvd_0 : 5;
    uint64_t retention_en : 1;
} SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RF1_UHD_reg_t;

typedef union {
    uint64_t val;
    SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RF1_UHD_reg_t f;
} SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RF1_UHD_reg_u;

#define SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RF1_UHD_REG_DEFAULT (0x000000AA)

typedef struct {
    uint64_t cfg : 11;
    uint64_t rsvd_0 : 5;
    uint64_t retention_en : 1;
} SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RA1_HS_reg_t;

typedef union {
    uint64_t val;
    SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RA1_HS_reg_t f;
} SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RA1_HS_reg_u;

#define SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RA1_HS_REG_DEFAULT (0x00000022)

typedef struct {
    uint64_t cfg : 11;
    uint64_t rsvd_0 : 5;
    uint64_t retention_en : 1;
} SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RF1_HS_reg_t;

typedef union {
    uint64_t val;
    SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RF1_HS_reg_t f;
} SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RF1_HS_reg_u;

#define SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RF1_HS_REG_DEFAULT (0x00000022)

typedef struct {
    uint64_t cfg : 11;
    uint64_t rsvd_0 : 5;
    uint64_t retention_en : 1;
} SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RD2_HS_reg_t;

typedef union {
    uint64_t val;
    SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RD2_HS_reg_t f;
} SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RD2_HS_reg_u;

#define SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RD2_HS_REG_DEFAULT (0x00000045)

typedef struct {
    uint64_t cfg : 11;
    uint64_t rsvd_0 : 5;
    uint64_t retention_en : 1;
} SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RD2_UHS_reg_t;

typedef union {
    uint64_t val;
    SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RD2_UHS_reg_t f;
} SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RD2_UHS_reg_u;

#define SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RD2_UHS_REG_DEFAULT (0x00000655)

typedef struct {
    uint64_t fcw_int_min : 8;
    uint64_t fcw_int_max : 8;
    uint64_t postdiv_min : 3;
    uint64_t rsvd_0 : 1;
    uint64_t postdiv_max : 3;
    uint64_t rsvd_1 : 8;
    uint64_t pll_performance_lock_en : 1;
} SMN_SLV_BLOCK_SMN_SLV_PLL_PERFORMANCE_LOCK_reg_t;

typedef union {
    uint64_t val;
    SMN_SLV_BLOCK_SMN_SLV_PLL_PERFORMANCE_LOCK_reg_t f;
} SMN_SLV_BLOCK_SMN_SLV_PLL_PERFORMANCE_LOCK_reg_u;

#define SMN_SLV_BLOCK_SMN_SLV_PLL_PERFORMANCE_LOCK_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t buffer_en : 1;
    uint64_t rsvd_0 : 7;
    uint64_t trigger_sel : 1;
    uint64_t rsvd_1 : 7;
    uint64_t pu_res_en : 1;
    uint64_t rsvd_2 : 15;
    uint64_t pu_res_sel : 1;
} SMN_SLV_BLOCK_SMN_SLV_REFCLK_BUMPPAD_reg_t;

typedef union {
    uint64_t val;
    SMN_SLV_BLOCK_SMN_SLV_REFCLK_BUMPPAD_reg_t f;
} SMN_SLV_BLOCK_SMN_SLV_REFCLK_BUMPPAD_reg_u;

#define SMN_SLV_BLOCK_SMN_SLV_REFCLK_BUMPPAD_REG_DEFAULT (0x00000001)

typedef struct {
    uint64_t x_ovrd_val : 6;
    uint64_t rsvd_0 : 1;
    uint64_t x_sel : 1;
    uint64_t y_ovrd_val : 6;
    uint64_t rsvd_1 : 1;
    uint64_t y_sel : 1;
    uint64_t x_val : 6;
    uint64_t rsvd_2 : 2;
    uint64_t y_val : 6;
    uint64_t rsvd_3 : 2;
    uint64_t smc_x_val : 6;
    uint64_t rsvd_4 : 2;
    uint64_t smc_y_val : 6;
} SMN_SLV_BLOCK_SMN_SLV_NODE_COORD_OVERRIDE_reg_t;

typedef union {
    uint64_t val;
    SMN_SLV_BLOCK_SMN_SLV_NODE_COORD_OVERRIDE_reg_t f;
} SMN_SLV_BLOCK_SMN_SLV_NODE_COORD_OVERRIDE_reg_u;

#define SMN_SLV_BLOCK_SMN_SLV_NODE_COORD_OVERRIDE_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t cfg : 11;
    uint64_t rsvd_0 : 5;
    uint64_t retention_en : 1;
} SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RD2_HS_EMC_reg_t;

typedef union {
    uint64_t val;
    SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RD2_HS_EMC_reg_t f;
} SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RD2_HS_EMC_reg_u;

#define SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RD2_HS_EMC_REG_DEFAULT (0x00000045)

typedef struct {
    uint64_t cfg : 11;
    uint64_t rsvd_0 : 5;
    uint64_t retention_en : 1;
} SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RA1_UHD_EMC_reg_t;

typedef union {
    uint64_t val;
    SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RA1_UHD_EMC_reg_t f;
} SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RA1_UHD_EMC_reg_u;

#define SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RA1_UHD_EMC_REG_DEFAULT (0x000000AA)

typedef struct {
    uint64_t val : 1;
} SMN_SLV_BLOCK_SMN_SLV_FUSE_MVMUL_REDUCE_reg_t;

typedef union {
    uint64_t val;
    SMN_SLV_BLOCK_SMN_SLV_FUSE_MVMUL_REDUCE_reg_t f;
} SMN_SLV_BLOCK_SMN_SLV_FUSE_MVMUL_REDUCE_reg_u;

#define SMN_SLV_BLOCK_SMN_SLV_FUSE_MVMUL_REDUCE_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t local_node_id_x : 6;
    uint64_t rsvd_0 : 2;
    uint64_t local_node_id_y : 6;
    uint64_t rsvd_1 : 2;
    uint64_t noc_x_size : 7;
    uint64_t rsvd_2 : 1;
    uint64_t noc_y_size : 7;
    uint64_t rsvd_3 : 25;
    uint64_t local_node_id_x_sel : 1;
    uint64_t local_node_id_y_sel : 1;
    uint64_t noc_x_size_sel : 1;
    uint64_t noc_y_size_sel : 1;
} SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_X_Y_reg_t;

typedef union {
    uint64_t val;
    SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_X_Y_reg_t f;
} SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_X_Y_reg_u;

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_X_Y_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t mesh_start_x : 6;
    uint64_t rsvd_0 : 2;
    uint64_t mesh_start_y : 6;
    uint64_t rsvd_1 : 2;
    uint64_t mesh_stop_x : 6;
    uint64_t rsvd_2 : 2;
    uint64_t mesh_stop_y : 6;
    uint64_t rsvd_3 : 2;
    uint64_t node_orientation : 3;
    uint64_t rsvd_4 : 21;
    uint64_t mesh_start_x_sel : 1;
    uint64_t mesh_start_y_sel : 1;
    uint64_t mesh_stop_x_sel : 1;
    uint64_t mesh_stop_y_sel : 1;
    uint64_t node_orientation_sel : 1;
} SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MESH_X_Y_ORIENTATION_reg_t;

typedef union {
    uint64_t val;
    SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MESH_X_Y_ORIENTATION_reg_t f;
} SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MESH_X_Y_ORIENTATION_reg_u;

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MESH_X_Y_ORIENTATION_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t endpoint_id : 32;
    uint64_t rsvd_0 : 24;
    uint64_t endpoint_id_sel : 1;
} SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_ENDPOINT_ID_reg_t;

typedef union {
    uint64_t val;
    SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_ENDPOINT_ID_reg_t f;
} SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_ENDPOINT_ID_reg_u;

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_ENDPOINT_ID_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t local_node_id_x : 6;
    uint64_t rsvd_0 : 2;
    uint64_t local_node_id_y : 6;
    uint64_t rsvd_1 : 2;
    uint64_t noc_x_size : 7;
    uint64_t rsvd_2 : 1;
    uint64_t noc_y_size : 7;
} SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_X_Y_DEFAULT_reg_t;

typedef union {
    uint64_t val;
    SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_X_Y_DEFAULT_reg_t f;
} SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_X_Y_DEFAULT_reg_u;

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_X_Y_DEFAULT_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t mesh_start_x : 6;
    uint64_t rsvd_0 : 2;
    uint64_t mesh_start_y : 6;
    uint64_t rsvd_1 : 2;
    uint64_t mesh_stop_x : 6;
    uint64_t rsvd_2 : 2;
    uint64_t mesh_stop_y : 6;
    uint64_t rsvd_3 : 2;
    uint64_t node_orientation : 3;
} SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MESH_X_Y_ORIENTATION_DEFAULT_reg_t;

typedef union {
    uint64_t val;
    SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MESH_X_Y_ORIENTATION_DEFAULT_reg_t f;
} SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MESH_X_Y_ORIENTATION_DEFAULT_reg_u;

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MESH_X_Y_ORIENTATION_DEFAULT_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t endpoint_id : 32;
} SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_ENDPOINT_ID_DEFAULT_reg_t;

typedef union {
    uint64_t val;
    SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_ENDPOINT_ID_DEFAULT_reg_t f;
} SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_ENDPOINT_ID_DEFAULT_reg_u;

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_ENDPOINT_ID_DEFAULT_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t fence_en : 1;
} SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_FENCE_ENABLE_reg_t;

typedef union {
    uint64_t val;
    SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_FENCE_ENABLE_reg_t f;
} SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_FENCE_ENABLE_reg_u;

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_FENCE_ENABLE_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t sec_group_id : 4;
} SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_SECURE_GROUP_ID_reg_t;

typedef union {
    uint64_t val;
    SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_SECURE_GROUP_ID_reg_t f;
} SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_SECURE_GROUP_ID_reg_u;

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_SECURE_GROUP_ID_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t address : 64;
} SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_RANGE_START_reg_t;

typedef union {
    uint64_t val;
    SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_RANGE_START_reg_t f;
} SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_RANGE_START_reg_u;

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_RANGE_START_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t address : 64;
} SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_RANGE_END_reg_t;

typedef union {
    uint64_t val;
    SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_RANGE_END_reg_t f;
} SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_RANGE_END_reg_u;

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_RANGE_END_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t wr_sec_level : 4;
    uint64_t rd_sec_level : 4;
    uint64_t range_enable : 1;
} SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_ATTRIBUTE_reg_t;

typedef union {
    uint64_t val;
    SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_ATTRIBUTE_reg_t f;
} SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_ATTRIBUTE_reg_u;

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_ATTRIBUTE_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t master_level : 4;
    uint64_t tag_group_id : 4;
    uint64_t check_group_id : 4;
    uint64_t tag_ns : 1;
    uint64_t check_ns : 1;
    uint64_t tag_ns_en : 1;
    uint64_t check_group_id_en : 1;
    uint64_t check_ns_en : 1;
} SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MASTER_LEVEL_reg_t;

typedef union {
    uint64_t val;
    SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MASTER_LEVEL_reg_t f;
} SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MASTER_LEVEL_reg_u;

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MASTER_LEVEL_REG_DEFAULT (0x00000FF0)

typedef struct {
    uint64_t entry_counter : 5;
    uint64_t rsvd : 3;
    uint64_t empty : 1;
    uint64_t full : 1;
} SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_VIOLATION_FIFO_STATUS_reg_t;

typedef union {
    uint64_t val;
    SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_VIOLATION_FIFO_STATUS_reg_t f;
} SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_VIOLATION_FIFO_STATUS_reg_u;

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_VIOLATION_FIFO_STATUS_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t violated_range : 8;
    uint64_t violated_default_range : 1;
    uint64_t violated_src_x : 6;
    uint64_t violated_src_y : 6;
    uint64_t violated_sw_invalid_range : 6;
    uint64_t violated_group_id : 1;
    uint64_t violated_group_id_ns : 1;
} SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_VIOLATION_FIFO_RDDATA_reg_t;

typedef union {
    uint64_t val;
    SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_VIOLATION_FIFO_RDDATA_reg_t f;
} SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_VIOLATION_FIFO_RDDATA_reg_u;

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_VIOLATION_FIFO_RDDATA_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t address : 64;
} SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_DEFAULT_RANGE_START_reg_t;

typedef union {
    uint64_t val;
    SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_DEFAULT_RANGE_START_reg_t f;
} SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_DEFAULT_RANGE_START_reg_u;

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_DEFAULT_RANGE_START_REG_DEFAULT (0x02000400)

typedef struct {
    uint64_t address : 64;
} SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_DEFAULT_RANGE_END_reg_t;

typedef union {
    uint64_t val;
    SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_DEFAULT_RANGE_END_reg_t f;
} SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_DEFAULT_RANGE_END_reg_u;

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_DEFAULT_RANGE_END_REG_DEFAULT (0x020004FF)

typedef struct {
    uint64_t pop_violation_fifo : 1;
} SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_POP_VIOLATION_FIFO_reg_t;

typedef union {
    uint64_t val;
    SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_POP_VIOLATION_FIFO_reg_t f;
} SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_POP_VIOLATION_FIFO_reg_u;

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_POP_VIOLATION_FIFO_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t cfg_val : 64;
} SMN_SLV_D2D_BLOCK_SMN_SLV_D2D_BAR_BASE_reg_t;

typedef union {
    uint64_t val;
    SMN_SLV_D2D_BLOCK_SMN_SLV_D2D_BAR_BASE_reg_t f;
} SMN_SLV_D2D_BLOCK_SMN_SLV_D2D_BAR_BASE_reg_u;

#define SMN_SLV_D2D_BLOCK_SMN_SLV_D2D_BAR_BASE_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t cfg_val : 64;
} SMN_SLV_D2D_BLOCK_SMN_SLV_D2D_BAR_LIMIT_reg_t;

typedef union {
    uint64_t val;
    SMN_SLV_D2D_BLOCK_SMN_SLV_D2D_BAR_LIMIT_reg_t f;
} SMN_SLV_D2D_BLOCK_SMN_SLV_D2D_BAR_LIMIT_reg_u;

#define SMN_SLV_D2D_BLOCK_SMN_SLV_D2D_BAR_LIMIT_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t cfg_val : 64;
} SMN_SLV_D2D_BLOCK_SMN_SLV_D2D_SS_BAR_ADDR_reg_t;

typedef union {
    uint64_t val;
    SMN_SLV_D2D_BLOCK_SMN_SLV_D2D_SS_BAR_ADDR_reg_t f;
} SMN_SLV_D2D_BLOCK_SMN_SLV_D2D_SS_BAR_ADDR_reg_u;

#define SMN_SLV_D2D_BLOCK_SMN_SLV_D2D_SS_BAR_ADDR_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t dtb_sel : 1;
} SMN_SLV_D2D_BLOCK_SMN_SLV_D2D_DTB_SEL_reg_t;

typedef union {
    uint64_t val;
    SMN_SLV_D2D_BLOCK_SMN_SLV_D2D_DTB_SEL_reg_t f;
} SMN_SLV_D2D_BLOCK_SMN_SLV_D2D_DTB_SEL_reg_u;

#define SMN_SLV_D2D_BLOCK_SMN_SLV_D2D_DTB_SEL_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t resource_configuration_dynamic_ramp : 4;
    uint16_t resource_configuration_dynamic_hop : 4;
    uint16_t resource_configuration_static : 4;
    uint16_t droop_response_enable : 1;
} GLOBAL_RESOURCE_CONFIGURATION_ENABLES_reg_t;

typedef union {
    uint16_t val;
    GLOBAL_RESOURCE_CONFIGURATION_ENABLES_reg_t f;
} GLOBAL_RESOURCE_CONFIGURATION_ENABLES_reg_u;

#define GLOBAL_RESOURCE_CONFIGURATION_ENABLES_REG_DEFAULT (0x00000300)

typedef struct {
    uint16_t dvfs_mode : 3;
} GLOBAL_DYNAMIC_SCHEME_0_reg_t;

typedef union {
    uint16_t val;
    GLOBAL_DYNAMIC_SCHEME_0_reg_t f;
} GLOBAL_DYNAMIC_SCHEME_0_reg_u;

#define GLOBAL_DYNAMIC_SCHEME_0_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t wait_duration : 8;
} GLOBAL_DYNAMIC_SCHEME_1_reg_t;

typedef union {
    uint16_t val;
    GLOBAL_DYNAMIC_SCHEME_1_reg_t f;
} GLOBAL_DYNAMIC_SCHEME_1_reg_u;

#define GLOBAL_DYNAMIC_SCHEME_1_REG_DEFAULT (0x0000000F)

typedef struct {
    uint16_t watch_duration_1 : 8;
    uint16_t floor_duration_1 : 8;
} GLOBAL_DYNAMIC_SCHEME_2_reg_t;

typedef union {
    uint16_t val;
    GLOBAL_DYNAMIC_SCHEME_2_reg_t f;
} GLOBAL_DYNAMIC_SCHEME_2_reg_u;

#define GLOBAL_DYNAMIC_SCHEME_2_REG_DEFAULT (0x0000FFFF)

typedef struct {
    uint16_t watch_duration_2 : 8;
    uint16_t floor_duration_2 : 8;
} GLOBAL_DYNAMIC_SCHEME_3_reg_t;

typedef union {
    uint16_t val;
    GLOBAL_DYNAMIC_SCHEME_3_reg_t f;
} GLOBAL_DYNAMIC_SCHEME_3_reg_u;

#define GLOBAL_DYNAMIC_SCHEME_3_REG_DEFAULT (0x0000FFFF)

typedef struct {
    uint16_t watch_duration_3 : 8;
    uint16_t floor_duration_3 : 8;
} GLOBAL_DYNAMIC_SCHEME_4_reg_t;

typedef union {
    uint16_t val;
    GLOBAL_DYNAMIC_SCHEME_4_reg_t f;
} GLOBAL_DYNAMIC_SCHEME_4_reg_u;

#define GLOBAL_DYNAMIC_SCHEME_4_REG_DEFAULT (0x0000FFFF)

typedef struct {
    uint16_t droop_recovery_ramp_rate : 3;
    uint16_t dvfs_ramp_up_rate : 3;
    uint16_t dvfs_ramp_down_rate : 3;
} GLOBAL_DYNAMIC_SCHEME_5_reg_t;

typedef union {
    uint16_t val;
    GLOBAL_DYNAMIC_SCHEME_5_reg_t f;
} GLOBAL_DYNAMIC_SCHEME_5_reg_u;

#define GLOBAL_DYNAMIC_SCHEME_5_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t fcw_int_upperbound : 8;
    uint16_t fcw_int_lowerbound : 8;
} GLOBAL_FCW_INT_BOUND_reg_t;

typedef union {
    uint16_t val;
    GLOBAL_FCW_INT_BOUND_reg_t f;
} GLOBAL_FCW_INT_BOUND_reg_u;

#define GLOBAL_FCW_INT_BOUND_REG_DEFAULT (0x00001428)

typedef struct {
    uint16_t fcw_frac_upperbound : 14;
} GLOBAL_FCW_FRAC_UPPERBOUND_reg_t;

typedef union {
    uint16_t val;
    GLOBAL_FCW_FRAC_UPPERBOUND_reg_t f;
} GLOBAL_FCW_FRAC_UPPERBOUND_reg_u;

#define GLOBAL_FCW_FRAC_UPPERBOUND_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t fcw_frac_lowerbound : 14;
} GLOBAL_FCW_FRAC_LOWERBOUND_reg_t;

typedef union {
    uint16_t val;
    GLOBAL_FCW_FRAC_LOWERBOUND_reg_t f;
} GLOBAL_FCW_FRAC_LOWERBOUND_reg_u;

#define GLOBAL_FCW_FRAC_LOWERBOUND_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t reg_update : 1;
    uint16_t sample_strobe : 1;
} GLOBAL_REG_UPDATE_reg_t;

typedef union {
    uint16_t val;
    GLOBAL_REG_UPDATE_reg_t f;
} GLOBAL_REG_UPDATE_reg_u;

#define GLOBAL_REG_UPDATE_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t ext_meas_mode : 2;
    uint16_t ext_start_trigger : 2;
    uint16_t ext_start_target : 3;
    uint16_t ext_single_config : 4;
    uint16_t ext_freq_meas_target : 3;
} GLOBAL_MEAS_CONFIG_reg_t;

typedef union {
    uint16_t val;
    GLOBAL_MEAS_CONFIG_reg_t f;
} GLOBAL_MEAS_CONFIG_reg_u;

#define GLOBAL_MEAS_CONFIG_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t ext_duration0 : 16;
} GLOBAL_MEAS_DURATION0_reg_t;

typedef union {
    uint16_t val;
    GLOBAL_MEAS_DURATION0_reg_t f;
} GLOBAL_MEAS_DURATION0_reg_u;

#define GLOBAL_MEAS_DURATION0_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t ext_duration1 : 16;
} GLOBAL_MEAS_DURATION1_reg_t;

typedef union {
    uint16_t val;
    GLOBAL_MEAS_DURATION1_reg_t f;
} GLOBAL_MEAS_DURATION1_reg_u;

#define GLOBAL_MEAS_DURATION1_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t ext_meas_done : 1;
    uint16_t ext_dvfs_mode : 3;
    uint16_t ext_valid : 1;
} GLOBAL_MEAS_STATUS_reg_t;

typedef union {
    uint16_t val;
    GLOBAL_MEAS_STATUS_reg_t f;
} GLOBAL_MEAS_STATUS_reg_u;

#define GLOBAL_MEAS_STATUS_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t ext_freq_counter : 16;
} GLOBAL_EXT_FREQ_reg_t;

typedef union {
    uint16_t val;
    GLOBAL_EXT_FREQ_reg_t f;
} GLOBAL_EXT_FREQ_reg_u;

#define GLOBAL_EXT_FREQ_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t ext_ref_counter : 16;
} GLOBAL_EXT_REF_reg_t;

typedef union {
    uint16_t val;
    GLOBAL_EXT_REF_reg_t f;
} GLOBAL_EXT_REF_reg_u;

#define GLOBAL_EXT_REF_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t ext_droop_duration0 : 16;
} GLOBAL_EXT_DROOP_DUR0_reg_t;

typedef union {
    uint16_t val;
    GLOBAL_EXT_DROOP_DUR0_reg_t f;
} GLOBAL_EXT_DROOP_DUR0_reg_u;

#define GLOBAL_EXT_DROOP_DUR0_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t ext_droop_duration1 : 16;
} GLOBAL_EXT_DROOP_DUR1_reg_t;

typedef union {
    uint16_t val;
    GLOBAL_EXT_DROOP_DUR1_reg_t f;
} GLOBAL_EXT_DROOP_DUR1_reg_u;

#define GLOBAL_EXT_DROOP_DUR1_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t ext_droop_duration2 : 16;
} GLOBAL_EXT_DROOP_DUR2_reg_t;

typedef union {
    uint16_t val;
    GLOBAL_EXT_DROOP_DUR2_reg_t f;
} GLOBAL_EXT_DROOP_DUR2_reg_u;

#define GLOBAL_EXT_DROOP_DUR2_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t ext_droop_duration3 : 16;
} GLOBAL_EXT_DROOP_DUR3_reg_t;

typedef union {
    uint16_t val;
    GLOBAL_EXT_DROOP_DUR3_reg_t f;
} GLOBAL_EXT_DROOP_DUR3_reg_u;

#define GLOBAL_EXT_DROOP_DUR3_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t ext_droop_transition0 : 8;
    uint16_t ext_droop_transition1 : 8;
} GLOBAL_EXT_DROOP_TRAN01_reg_t;

typedef union {
    uint16_t val;
    GLOBAL_EXT_DROOP_TRAN01_reg_t f;
} GLOBAL_EXT_DROOP_TRAN01_reg_u;

#define GLOBAL_EXT_DROOP_TRAN01_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t ext_droop_transition2 : 8;
    uint16_t ext_droop_transition3 : 8;
} GLOBAL_EXT_DROOP_TRAN23_reg_t;

typedef union {
    uint16_t val;
    GLOBAL_EXT_DROOP_TRAN23_reg_t f;
} GLOBAL_EXT_DROOP_TRAN23_reg_u;

#define GLOBAL_EXT_DROOP_TRAN23_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t ext_floor_loops : 8;
} GLOBAL_EXT_FLOOR_LOOPS_reg_t;

typedef union {
    uint16_t val;
    GLOBAL_EXT_FLOOR_LOOPS_reg_t f;
} GLOBAL_EXT_FLOOR_LOOPS_reg_u;

#define GLOBAL_EXT_FLOOR_LOOPS_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t ext_floor1_duration0 : 16;
} GLOBAL_EXT_FLOOR1_DURATION0_reg_t;

typedef union {
    uint16_t val;
    GLOBAL_EXT_FLOOR1_DURATION0_reg_t f;
} GLOBAL_EXT_FLOOR1_DURATION0_reg_u;

#define GLOBAL_EXT_FLOOR1_DURATION0_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t ext_floor2_duration0 : 16;
} GLOBAL_EXT_FLOOR2_DURATION0_reg_t;

typedef union {
    uint16_t val;
    GLOBAL_EXT_FLOOR2_DURATION0_reg_t f;
} GLOBAL_EXT_FLOOR2_DURATION0_reg_u;

#define GLOBAL_EXT_FLOOR2_DURATION0_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t ext_floor3_duration0 : 16;
} GLOBAL_EXT_FLOOR3_DURATION0_reg_t;

typedef union {
    uint16_t val;
    GLOBAL_EXT_FLOOR3_DURATION0_reg_t f;
} GLOBAL_EXT_FLOOR3_DURATION0_reg_u;

#define GLOBAL_EXT_FLOOR3_DURATION0_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t ext_floor1_duration1 : 16;
} GLOBAL_EXT_FLOOR1_DURATION1_reg_t;

typedef union {
    uint16_t val;
    GLOBAL_EXT_FLOOR1_DURATION1_reg_t f;
} GLOBAL_EXT_FLOOR1_DURATION1_reg_u;

#define GLOBAL_EXT_FLOOR1_DURATION1_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t ext_floor2_duration1 : 16;
} GLOBAL_EXT_FLOOR2_DURATION1_reg_t;

typedef union {
    uint16_t val;
    GLOBAL_EXT_FLOOR2_DURATION1_reg_t f;
} GLOBAL_EXT_FLOOR2_DURATION1_reg_u;

#define GLOBAL_EXT_FLOOR2_DURATION1_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t ext_floor3_duration1 : 16;
} GLOBAL_EXT_FLOOR3_DURATION1_reg_t;

typedef union {
    uint16_t val;
    GLOBAL_EXT_FLOOR3_DURATION1_reg_t f;
} GLOBAL_EXT_FLOOR3_DURATION1_reg_u;

#define GLOBAL_EXT_FLOOR3_DURATION1_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t ext_floor1_duration2 : 16;
} GLOBAL_EXT_FLOOR1_DURATION2_reg_t;

typedef union {
    uint16_t val;
    GLOBAL_EXT_FLOOR1_DURATION2_reg_t f;
} GLOBAL_EXT_FLOOR1_DURATION2_reg_u;

#define GLOBAL_EXT_FLOOR1_DURATION2_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t ext_floor2_duration2 : 16;
} GLOBAL_EXT_FLOOR2_DURATION2_reg_t;

typedef union {
    uint16_t val;
    GLOBAL_EXT_FLOOR2_DURATION2_reg_t f;
} GLOBAL_EXT_FLOOR2_DURATION2_reg_u;

#define GLOBAL_EXT_FLOOR2_DURATION2_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t ext_floor3_duration2 : 16;
} GLOBAL_EXT_FLOOR3_DURATION2_reg_t;

typedef union {
    uint16_t val;
    GLOBAL_EXT_FLOOR3_DURATION2_reg_t f;
} GLOBAL_EXT_FLOOR3_DURATION2_reg_u;

#define GLOBAL_EXT_FLOOR3_DURATION2_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t ext_safety_duration0 : 16;
} GLOBAL_EXT_SAFETY_DURATION0_reg_t;

typedef union {
    uint16_t val;
    GLOBAL_EXT_SAFETY_DURATION0_reg_t f;
} GLOBAL_EXT_SAFETY_DURATION0_reg_u;

#define GLOBAL_EXT_SAFETY_DURATION0_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t ext_safety_duration1 : 16;
} GLOBAL_EXT_SAFETY_DURATION1_reg_t;

typedef union {
    uint16_t val;
    GLOBAL_EXT_SAFETY_DURATION1_reg_t f;
} GLOBAL_EXT_SAFETY_DURATION1_reg_u;

#define GLOBAL_EXT_SAFETY_DURATION1_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t ext_safety_duration2 : 16;
} GLOBAL_EXT_SAFETY_DURATION2_reg_t;

typedef union {
    uint16_t val;
    GLOBAL_EXT_SAFETY_DURATION2_reg_t f;
} GLOBAL_EXT_SAFETY_DURATION2_reg_u;

#define GLOBAL_EXT_SAFETY_DURATION2_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t lock_monitor_clear : 3;
    uint16_t lock_detect : 3;
    uint16_t droop_interrupt : 5;
} GLOBAL_LOCK_STATUS_reg_t;

typedef union {
    uint16_t val;
    GLOBAL_LOCK_STATUS_reg_t f;
} GLOBAL_LOCK_STATUS_reg_u;

#define GLOBAL_LOCK_STATUS_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t lock_monitor_0 : 16;
} GLOBAL_LOCK_MONITOR_0_reg_t;

typedef union {
    uint16_t val;
    GLOBAL_LOCK_MONITOR_0_reg_t f;
} GLOBAL_LOCK_MONITOR_0_reg_u;

#define GLOBAL_LOCK_MONITOR_0_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t lock_monitor_1 : 16;
} GLOBAL_LOCK_MONITOR_1_reg_t;

typedef union {
    uint16_t val;
    GLOBAL_LOCK_MONITOR_1_reg_t f;
} GLOBAL_LOCK_MONITOR_1_reg_u;

#define GLOBAL_LOCK_MONITOR_1_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t lock_monitor_2 : 16;
} GLOBAL_LOCK_MONITOR_2_reg_t;

typedef union {
    uint16_t val;
    GLOBAL_LOCK_MONITOR_2_reg_t f;
} GLOBAL_LOCK_MONITOR_2_reg_u;

#define GLOBAL_LOCK_MONITOR_2_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t droop_pause : 3;
} GLOBAL_DROOP_PAUSE_reg_t;

typedef union {
    uint16_t val;
    GLOBAL_DROOP_PAUSE_reg_t f;
} GLOBAL_DROOP_PAUSE_reg_u;

#define GLOBAL_DROOP_PAUSE_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t fcw_int : 8;
    uint16_t fcw_int_floor1 : 8;
} FREQUENCY0_FCW_INT0_reg_t;

typedef union {
    uint16_t val;
    FREQUENCY0_FCW_INT0_reg_t f;
} FREQUENCY0_FCW_INT0_reg_u;

#define FREQUENCY0_FCW_INT0_REG_DEFAULT (0x00001010)

typedef struct {
    uint16_t fcw_int_floor2 : 8;
    uint16_t fcw_int_floor3 : 8;
} FREQUENCY0_FCW_INT1_reg_t;

typedef union {
    uint16_t val;
    FREQUENCY0_FCW_INT1_reg_t f;
} FREQUENCY0_FCW_INT1_reg_u;

#define FREQUENCY0_FCW_INT1_REG_DEFAULT (0x00001010)

typedef struct {
    uint16_t fcw_frac : 14;
} FREQUENCY0_FCW_FRAC_reg_t;

typedef union {
    uint16_t val;
    FREQUENCY0_FCW_FRAC_reg_t f;
} FREQUENCY0_FCW_FRAC_reg_u;

#define FREQUENCY0_FCW_FRAC_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t fcw_frac_floor1 : 14;
} FREQUENCY0_FCW_FRAC1_reg_t;

typedef union {
    uint16_t val;
    FREQUENCY0_FCW_FRAC1_reg_t f;
} FREQUENCY0_FCW_FRAC1_reg_u;

#define FREQUENCY0_FCW_FRAC1_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t fcw_frac_floor2 : 14;
} FREQUENCY0_FCW_FRAC2_reg_t;

typedef union {
    uint16_t val;
    FREQUENCY0_FCW_FRAC2_reg_t f;
} FREQUENCY0_FCW_FRAC2_reg_u;

#define FREQUENCY0_FCW_FRAC2_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t fcw_frac_floor3 : 14;
} FREQUENCY0_FCW_FRAC3_reg_t;

typedef union {
    uint16_t val;
    FREQUENCY0_FCW_FRAC3_reg_t f;
} FREQUENCY0_FCW_FRAC3_reg_u;

#define FREQUENCY0_FCW_FRAC3_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t prediv : 2;
    uint16_t postdiv : 3;
    uint16_t postdiv_config : 2;
    uint16_t freq_lock_threshold : 7;
} FREQUENCY0_PREDIV_reg_t;

typedef union {
    uint16_t val;
    FREQUENCY0_PREDIV_reg_t f;
} FREQUENCY0_PREDIV_reg_u;

#define FREQUENCY0_PREDIV_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t freq_acq_enable : 1;
} FREQUENCY0_FREQ_ACQ_ENABLES_reg_t;

typedef union {
    uint16_t val;
    FREQUENCY0_FREQ_ACQ_ENABLES_reg_t f;
} FREQUENCY0_FREQ_ACQ_ENABLES_reg_u;

#define FREQUENCY0_FREQ_ACQ_ENABLES_REG_DEFAULT (0x00000001)

typedef struct {
    uint16_t fcw_int : 8;
    uint16_t fcw_int_floor1 : 8;
} FREQUENCY1_FCW_INT0_reg_t;

typedef union {
    uint16_t val;
    FREQUENCY1_FCW_INT0_reg_t f;
} FREQUENCY1_FCW_INT0_reg_u;

#define FREQUENCY1_FCW_INT0_REG_DEFAULT (0x00001010)

typedef struct {
    uint16_t fcw_int_floor2 : 8;
    uint16_t fcw_int_floor3 : 8;
} FREQUENCY1_FCW_INT1_reg_t;

typedef union {
    uint16_t val;
    FREQUENCY1_FCW_INT1_reg_t f;
} FREQUENCY1_FCW_INT1_reg_u;

#define FREQUENCY1_FCW_INT1_REG_DEFAULT (0x00001010)

typedef struct {
    uint16_t fcw_frac : 14;
} FREQUENCY1_FCW_FRAC_reg_t;

typedef union {
    uint16_t val;
    FREQUENCY1_FCW_FRAC_reg_t f;
} FREQUENCY1_FCW_FRAC_reg_u;

#define FREQUENCY1_FCW_FRAC_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t fcw_frac_floor1 : 14;
} FREQUENCY1_FCW_FRAC1_reg_t;

typedef union {
    uint16_t val;
    FREQUENCY1_FCW_FRAC1_reg_t f;
} FREQUENCY1_FCW_FRAC1_reg_u;

#define FREQUENCY1_FCW_FRAC1_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t fcw_frac_floor2 : 14;
} FREQUENCY1_FCW_FRAC2_reg_t;

typedef union {
    uint16_t val;
    FREQUENCY1_FCW_FRAC2_reg_t f;
} FREQUENCY1_FCW_FRAC2_reg_u;

#define FREQUENCY1_FCW_FRAC2_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t fcw_frac_floor3 : 14;
} FREQUENCY1_FCW_FRAC3_reg_t;

typedef union {
    uint16_t val;
    FREQUENCY1_FCW_FRAC3_reg_t f;
} FREQUENCY1_FCW_FRAC3_reg_u;

#define FREQUENCY1_FCW_FRAC3_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t prediv : 2;
    uint16_t postdiv : 3;
    uint16_t postdiv_config : 2;
    uint16_t freq_lock_threshold : 7;
} FREQUENCY1_PREDIV_reg_t;

typedef union {
    uint16_t val;
    FREQUENCY1_PREDIV_reg_t f;
} FREQUENCY1_PREDIV_reg_u;

#define FREQUENCY1_PREDIV_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t freq_acq_enable : 1;
} FREQUENCY1_FREQ_ACQ_ENABLES_reg_t;

typedef union {
    uint16_t val;
    FREQUENCY1_FREQ_ACQ_ENABLES_reg_t f;
} FREQUENCY1_FREQ_ACQ_ENABLES_reg_u;

#define FREQUENCY1_FREQ_ACQ_ENABLES_REG_DEFAULT (0x00000001)

typedef struct {
    uint16_t fcw_int : 8;
    uint16_t fcw_int_floor1 : 8;
} FREQUENCY2_FCW_INT0_reg_t;

typedef union {
    uint16_t val;
    FREQUENCY2_FCW_INT0_reg_t f;
} FREQUENCY2_FCW_INT0_reg_u;

#define FREQUENCY2_FCW_INT0_REG_DEFAULT (0x00001010)

typedef struct {
    uint16_t fcw_int_floor2 : 8;
    uint16_t fcw_int_floor3 : 8;
} FREQUENCY2_FCW_INT1_reg_t;

typedef union {
    uint16_t val;
    FREQUENCY2_FCW_INT1_reg_t f;
} FREQUENCY2_FCW_INT1_reg_u;

#define FREQUENCY2_FCW_INT1_REG_DEFAULT (0x00001010)

typedef struct {
    uint16_t fcw_frac : 14;
} FREQUENCY2_FCW_FRAC_reg_t;

typedef union {
    uint16_t val;
    FREQUENCY2_FCW_FRAC_reg_t f;
} FREQUENCY2_FCW_FRAC_reg_u;

#define FREQUENCY2_FCW_FRAC_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t fcw_frac_floor1 : 14;
} FREQUENCY2_FCW_FRAC1_reg_t;

typedef union {
    uint16_t val;
    FREQUENCY2_FCW_FRAC1_reg_t f;
} FREQUENCY2_FCW_FRAC1_reg_u;

#define FREQUENCY2_FCW_FRAC1_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t fcw_frac_floor2 : 14;
} FREQUENCY2_FCW_FRAC2_reg_t;

typedef union {
    uint16_t val;
    FREQUENCY2_FCW_FRAC2_reg_t f;
} FREQUENCY2_FCW_FRAC2_reg_u;

#define FREQUENCY2_FCW_FRAC2_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t fcw_frac_floor3 : 14;
} FREQUENCY2_FCW_FRAC3_reg_t;

typedef union {
    uint16_t val;
    FREQUENCY2_FCW_FRAC3_reg_t f;
} FREQUENCY2_FCW_FRAC3_reg_u;

#define FREQUENCY2_FCW_FRAC3_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t prediv : 2;
    uint16_t postdiv : 3;
    uint16_t postdiv_config : 2;
    uint16_t freq_lock_threshold : 7;
} FREQUENCY2_PREDIV_reg_t;

typedef union {
    uint16_t val;
    FREQUENCY2_PREDIV_reg_t f;
} FREQUENCY2_PREDIV_reg_u;

#define FREQUENCY2_PREDIV_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t freq_acq_enable : 1;
} FREQUENCY2_FREQ_ACQ_ENABLES_reg_t;

typedef union {
    uint16_t val;
    FREQUENCY2_FREQ_ACQ_ENABLES_reg_t f;
} FREQUENCY2_FREQ_ACQ_ENABLES_reg_u;

#define FREQUENCY2_FREQ_ACQ_ENABLES_REG_DEFAULT (0x00000001)

typedef struct {
    uint16_t fcw_int : 8;
    uint16_t fcw_int_floor1 : 8;
} FREQUENCY3_FCW_INT0_reg_t;

typedef union {
    uint16_t val;
    FREQUENCY3_FCW_INT0_reg_t f;
} FREQUENCY3_FCW_INT0_reg_u;

#define FREQUENCY3_FCW_INT0_REG_DEFAULT (0x00001010)

typedef struct {
    uint16_t fcw_int_floor2 : 8;
    uint16_t fcw_int_floor3 : 8;
} FREQUENCY3_FCW_INT1_reg_t;

typedef union {
    uint16_t val;
    FREQUENCY3_FCW_INT1_reg_t f;
} FREQUENCY3_FCW_INT1_reg_u;

#define FREQUENCY3_FCW_INT1_REG_DEFAULT (0x00001010)

typedef struct {
    uint16_t fcw_frac : 14;
} FREQUENCY3_FCW_FRAC_reg_t;

typedef union {
    uint16_t val;
    FREQUENCY3_FCW_FRAC_reg_t f;
} FREQUENCY3_FCW_FRAC_reg_u;

#define FREQUENCY3_FCW_FRAC_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t fcw_frac_floor1 : 14;
} FREQUENCY3_FCW_FRAC1_reg_t;

typedef union {
    uint16_t val;
    FREQUENCY3_FCW_FRAC1_reg_t f;
} FREQUENCY3_FCW_FRAC1_reg_u;

#define FREQUENCY3_FCW_FRAC1_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t fcw_frac_floor2 : 14;
} FREQUENCY3_FCW_FRAC2_reg_t;

typedef union {
    uint16_t val;
    FREQUENCY3_FCW_FRAC2_reg_t f;
} FREQUENCY3_FCW_FRAC2_reg_u;

#define FREQUENCY3_FCW_FRAC2_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t fcw_frac_floor3 : 14;
} FREQUENCY3_FCW_FRAC3_reg_t;

typedef union {
    uint16_t val;
    FREQUENCY3_FCW_FRAC3_reg_t f;
} FREQUENCY3_FCW_FRAC3_reg_u;

#define FREQUENCY3_FCW_FRAC3_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t prediv : 2;
    uint16_t postdiv : 3;
    uint16_t postdiv_config : 2;
    uint16_t freq_lock_threshold : 7;
} FREQUENCY3_PREDIV_reg_t;

typedef union {
    uint16_t val;
    FREQUENCY3_PREDIV_reg_t f;
} FREQUENCY3_PREDIV_reg_u;

#define FREQUENCY3_PREDIV_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t freq_acq_enable : 1;
} FREQUENCY3_FREQ_ACQ_ENABLES_reg_t;

typedef union {
    uint16_t val;
    FREQUENCY3_FREQ_ACQ_ENABLES_reg_t f;
} FREQUENCY3_FREQ_ACQ_ENABLES_reg_u;

#define FREQUENCY3_FREQ_ACQ_ENABLES_REG_DEFAULT (0x00000001)

typedef struct {
    uint16_t fcw_int : 8;
    uint16_t fcw_int_floor1 : 8;
} FREQUENCY4_FCW_INT0_reg_t;

typedef union {
    uint16_t val;
    FREQUENCY4_FCW_INT0_reg_t f;
} FREQUENCY4_FCW_INT0_reg_u;

#define FREQUENCY4_FCW_INT0_REG_DEFAULT (0x00001010)

typedef struct {
    uint16_t fcw_int_floor2 : 8;
    uint16_t fcw_int_floor3 : 8;
} FREQUENCY4_FCW_INT1_reg_t;

typedef union {
    uint16_t val;
    FREQUENCY4_FCW_INT1_reg_t f;
} FREQUENCY4_FCW_INT1_reg_u;

#define FREQUENCY4_FCW_INT1_REG_DEFAULT (0x00001010)

typedef struct {
    uint16_t fcw_frac : 14;
} FREQUENCY4_FCW_FRAC_reg_t;

typedef union {
    uint16_t val;
    FREQUENCY4_FCW_FRAC_reg_t f;
} FREQUENCY4_FCW_FRAC_reg_u;

#define FREQUENCY4_FCW_FRAC_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t fcw_frac_floor1 : 14;
} FREQUENCY4_FCW_FRAC1_reg_t;

typedef union {
    uint16_t val;
    FREQUENCY4_FCW_FRAC1_reg_t f;
} FREQUENCY4_FCW_FRAC1_reg_u;

#define FREQUENCY4_FCW_FRAC1_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t fcw_frac_floor2 : 14;
} FREQUENCY4_FCW_FRAC2_reg_t;

typedef union {
    uint16_t val;
    FREQUENCY4_FCW_FRAC2_reg_t f;
} FREQUENCY4_FCW_FRAC2_reg_u;

#define FREQUENCY4_FCW_FRAC2_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t fcw_frac_floor3 : 14;
} FREQUENCY4_FCW_FRAC3_reg_t;

typedef union {
    uint16_t val;
    FREQUENCY4_FCW_FRAC3_reg_t f;
} FREQUENCY4_FCW_FRAC3_reg_u;

#define FREQUENCY4_FCW_FRAC3_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t prediv : 2;
    uint16_t postdiv : 3;
    uint16_t postdiv_config : 2;
    uint16_t freq_lock_threshold : 7;
} FREQUENCY4_PREDIV_reg_t;

typedef union {
    uint16_t val;
    FREQUENCY4_PREDIV_reg_t f;
} FREQUENCY4_PREDIV_reg_u;

#define FREQUENCY4_PREDIV_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t freq_acq_enable : 1;
} FREQUENCY4_FREQ_ACQ_ENABLES_reg_t;

typedef union {
    uint16_t val;
    FREQUENCY4_FREQ_ACQ_ENABLES_reg_t f;
} FREQUENCY4_FREQ_ACQ_ENABLES_reg_u;

#define FREQUENCY4_FREQ_ACQ_ENABLES_REG_DEFAULT (0x00000001)

typedef struct {
    uint16_t fcw_int : 8;
    uint16_t fcw_int_floor1 : 8;
} FREQUENCY5_FCW_INT0_reg_t;

typedef union {
    uint16_t val;
    FREQUENCY5_FCW_INT0_reg_t f;
} FREQUENCY5_FCW_INT0_reg_u;

#define FREQUENCY5_FCW_INT0_REG_DEFAULT (0x00001010)

typedef struct {
    uint16_t fcw_int_floor2 : 8;
    uint16_t fcw_int_floor3 : 8;
} FREQUENCY5_FCW_INT1_reg_t;

typedef union {
    uint16_t val;
    FREQUENCY5_FCW_INT1_reg_t f;
} FREQUENCY5_FCW_INT1_reg_u;

#define FREQUENCY5_FCW_INT1_REG_DEFAULT (0x00001010)

typedef struct {
    uint16_t fcw_frac : 14;
} FREQUENCY5_FCW_FRAC_reg_t;

typedef union {
    uint16_t val;
    FREQUENCY5_FCW_FRAC_reg_t f;
} FREQUENCY5_FCW_FRAC_reg_u;

#define FREQUENCY5_FCW_FRAC_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t fcw_frac_floor1 : 14;
} FREQUENCY5_FCW_FRAC1_reg_t;

typedef union {
    uint16_t val;
    FREQUENCY5_FCW_FRAC1_reg_t f;
} FREQUENCY5_FCW_FRAC1_reg_u;

#define FREQUENCY5_FCW_FRAC1_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t fcw_frac_floor2 : 14;
} FREQUENCY5_FCW_FRAC2_reg_t;

typedef union {
    uint16_t val;
    FREQUENCY5_FCW_FRAC2_reg_t f;
} FREQUENCY5_FCW_FRAC2_reg_u;

#define FREQUENCY5_FCW_FRAC2_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t fcw_frac_floor3 : 14;
} FREQUENCY5_FCW_FRAC3_reg_t;

typedef union {
    uint16_t val;
    FREQUENCY5_FCW_FRAC3_reg_t f;
} FREQUENCY5_FCW_FRAC3_reg_u;

#define FREQUENCY5_FCW_FRAC3_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t prediv : 2;
    uint16_t postdiv : 3;
    uint16_t postdiv_config : 2;
    uint16_t freq_lock_threshold : 7;
} FREQUENCY5_PREDIV_reg_t;

typedef union {
    uint16_t val;
    FREQUENCY5_PREDIV_reg_t f;
} FREQUENCY5_PREDIV_reg_u;

#define FREQUENCY5_PREDIV_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t freq_acq_enable : 1;
} FREQUENCY5_FREQ_ACQ_ENABLES_reg_t;

typedef union {
    uint16_t val;
    FREQUENCY5_FREQ_ACQ_ENABLES_reg_t f;
} FREQUENCY5_FREQ_ACQ_ENABLES_reg_u;

#define FREQUENCY5_FREQ_ACQ_ENABLES_REG_DEFAULT (0x00000001)

typedef struct {
    uint16_t static_cgm_enable : 1;
} CGM0_ENABLES_reg_t;

typedef union {
    uint16_t val;
    CGM0_ENABLES_reg_t f;
} CGM0_ENABLES_reg_u;

#define CGM0_ENABLES_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t rsvd_0 : 1;
    uint16_t static_open_loop_bypass : 1;
    uint16_t static_open_loop_code : 12;
} CGM0_OPEN_LOOP_reg_t;

typedef union {
    uint16_t val;
    CGM0_OPEN_LOOP_reg_t f;
} CGM0_OPEN_LOOP_reg_u;

#define CGM0_OPEN_LOOP_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t dm0 : 16;
} CGM0_DM0_READ_reg_t;

typedef union {
    uint16_t val;
    CGM0_DM0_READ_reg_t f;
} CGM0_DM0_READ_reg_u;

#define CGM0_DM0_READ_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t dm1 : 16;
} CGM0_DM1_READ_reg_t;

typedef union {
    uint16_t val;
    CGM0_DM1_READ_reg_t f;
} CGM0_DM1_READ_reg_u;

#define CGM0_DM1_READ_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t dm2 : 16;
} CGM0_DM2_READ_reg_t;

typedef union {
    uint16_t val;
    CGM0_DM2_READ_reg_t f;
} CGM0_DM2_READ_reg_u;

#define CGM0_DM2_READ_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t dm3 : 16;
} CGM0_DM3_READ_reg_t;

typedef union {
    uint16_t val;
    CGM0_DM3_READ_reg_t f;
} CGM0_DM3_READ_reg_u;

#define CGM0_DM3_READ_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t freq_monitor_done : 1;
    uint16_t dm0_window_done : 1;
} CGM0_CGM_STATUS_reg_t;

typedef union {
    uint16_t val;
    CGM0_CGM_STATUS_reg_t f;
} CGM0_CGM_STATUS_reg_u;

#define CGM0_CGM_STATUS_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t dm0_window_mode : 3;
    uint16_t dm0_window : 4;
} CGM0_DM0_CONFIG_reg_t;

typedef union {
    uint16_t val;
    CGM0_DM0_CONFIG_reg_t f;
} CGM0_DM0_CONFIG_reg_u;

#define CGM0_DM0_CONFIG_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t freq_monitor_enable : 1;
    uint16_t freq_monitor_window_mode : 2;
    uint16_t freq_monitor_window : 4;
    uint16_t rsvd_0 : 3;
    uint16_t dm0_enable : 1;
} CGM0_FREQ_MONITOR_CONFIG_reg_t;

typedef union {
    uint16_t val;
    CGM0_FREQ_MONITOR_CONFIG_reg_t f;
} CGM0_FREQ_MONITOR_CONFIG_reg_u;

#define CGM0_FREQ_MONITOR_CONFIG_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t freq_monitor_clk_count : 16;
} CGM0_FREQ_MONITOR_COUNT_reg_t;

typedef union {
    uint16_t val;
    CGM0_FREQ_MONITOR_COUNT_reg_t f;
} CGM0_FREQ_MONITOR_COUNT_reg_u;

#define CGM0_FREQ_MONITOR_COUNT_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t dco_code_inst : 16;
} CGM0_DCO_CODE_INST_READ_reg_t;

typedef union {
    uint16_t val;
    CGM0_DCO_CODE_INST_READ_reg_t f;
} CGM0_DCO_CODE_INST_READ_reg_u;

#define CGM0_DCO_CODE_INST_READ_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t static_cgm_enable : 1;
} CGM1_ENABLES_reg_t;

typedef union {
    uint16_t val;
    CGM1_ENABLES_reg_t f;
} CGM1_ENABLES_reg_u;

#define CGM1_ENABLES_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t rsvd_0 : 1;
    uint16_t static_open_loop_bypass : 1;
    uint16_t static_open_loop_code : 12;
} CGM1_OPEN_LOOP_reg_t;

typedef union {
    uint16_t val;
    CGM1_OPEN_LOOP_reg_t f;
} CGM1_OPEN_LOOP_reg_u;

#define CGM1_OPEN_LOOP_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t dm0 : 16;
} CGM1_DM0_READ_reg_t;

typedef union {
    uint16_t val;
    CGM1_DM0_READ_reg_t f;
} CGM1_DM0_READ_reg_u;

#define CGM1_DM0_READ_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t dm1 : 16;
} CGM1_DM1_READ_reg_t;

typedef union {
    uint16_t val;
    CGM1_DM1_READ_reg_t f;
} CGM1_DM1_READ_reg_u;

#define CGM1_DM1_READ_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t dm2 : 16;
} CGM1_DM2_READ_reg_t;

typedef union {
    uint16_t val;
    CGM1_DM2_READ_reg_t f;
} CGM1_DM2_READ_reg_u;

#define CGM1_DM2_READ_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t dm3 : 16;
} CGM1_DM3_READ_reg_t;

typedef union {
    uint16_t val;
    CGM1_DM3_READ_reg_t f;
} CGM1_DM3_READ_reg_u;

#define CGM1_DM3_READ_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t freq_monitor_done : 1;
    uint16_t dm0_window_done : 1;
} CGM1_CGM_STATUS_reg_t;

typedef union {
    uint16_t val;
    CGM1_CGM_STATUS_reg_t f;
} CGM1_CGM_STATUS_reg_u;

#define CGM1_CGM_STATUS_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t dm0_window_mode : 3;
    uint16_t dm0_window : 4;
} CGM1_DM0_CONFIG_reg_t;

typedef union {
    uint16_t val;
    CGM1_DM0_CONFIG_reg_t f;
} CGM1_DM0_CONFIG_reg_u;

#define CGM1_DM0_CONFIG_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t freq_monitor_enable : 1;
    uint16_t freq_monitor_window_mode : 2;
    uint16_t freq_monitor_window : 4;
    uint16_t rsvd_0 : 3;
    uint16_t dm0_enable : 1;
} CGM1_FREQ_MONITOR_CONFIG_reg_t;

typedef union {
    uint16_t val;
    CGM1_FREQ_MONITOR_CONFIG_reg_t f;
} CGM1_FREQ_MONITOR_CONFIG_reg_u;

#define CGM1_FREQ_MONITOR_CONFIG_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t freq_monitor_clk_count : 16;
} CGM1_FREQ_MONITOR_COUNT_reg_t;

typedef union {
    uint16_t val;
    CGM1_FREQ_MONITOR_COUNT_reg_t f;
} CGM1_FREQ_MONITOR_COUNT_reg_u;

#define CGM1_FREQ_MONITOR_COUNT_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t dco_code_inst : 16;
} CGM1_DCO_CODE_INST_READ_reg_t;

typedef union {
    uint16_t val;
    CGM1_DCO_CODE_INST_READ_reg_t f;
} CGM1_DCO_CODE_INST_READ_reg_u;

#define CGM1_DCO_CODE_INST_READ_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t static_cgm_enable : 1;
} CGM2_ENABLES_reg_t;

typedef union {
    uint16_t val;
    CGM2_ENABLES_reg_t f;
} CGM2_ENABLES_reg_u;

#define CGM2_ENABLES_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t rsvd_0 : 1;
    uint16_t static_open_loop_bypass : 1;
    uint16_t static_open_loop_code : 12;
} CGM2_OPEN_LOOP_reg_t;

typedef union {
    uint16_t val;
    CGM2_OPEN_LOOP_reg_t f;
} CGM2_OPEN_LOOP_reg_u;

#define CGM2_OPEN_LOOP_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t dm0 : 16;
} CGM2_DM0_READ_reg_t;

typedef union {
    uint16_t val;
    CGM2_DM0_READ_reg_t f;
} CGM2_DM0_READ_reg_u;

#define CGM2_DM0_READ_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t dm1 : 16;
} CGM2_DM1_READ_reg_t;

typedef union {
    uint16_t val;
    CGM2_DM1_READ_reg_t f;
} CGM2_DM1_READ_reg_u;

#define CGM2_DM1_READ_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t dm2 : 16;
} CGM2_DM2_READ_reg_t;

typedef union {
    uint16_t val;
    CGM2_DM2_READ_reg_t f;
} CGM2_DM2_READ_reg_u;

#define CGM2_DM2_READ_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t dm3 : 16;
} CGM2_DM3_READ_reg_t;

typedef union {
    uint16_t val;
    CGM2_DM3_READ_reg_t f;
} CGM2_DM3_READ_reg_u;

#define CGM2_DM3_READ_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t freq_monitor_done : 1;
    uint16_t dm0_window_done : 1;
} CGM2_CGM_STATUS_reg_t;

typedef union {
    uint16_t val;
    CGM2_CGM_STATUS_reg_t f;
} CGM2_CGM_STATUS_reg_u;

#define CGM2_CGM_STATUS_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t dm0_window_mode : 3;
    uint16_t dm0_window : 4;
} CGM2_DM0_CONFIG_reg_t;

typedef union {
    uint16_t val;
    CGM2_DM0_CONFIG_reg_t f;
} CGM2_DM0_CONFIG_reg_u;

#define CGM2_DM0_CONFIG_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t freq_monitor_enable : 1;
    uint16_t freq_monitor_window_mode : 2;
    uint16_t freq_monitor_window : 4;
    uint16_t rsvd_0 : 3;
    uint16_t dm0_enable : 1;
} CGM2_FREQ_MONITOR_CONFIG_reg_t;

typedef union {
    uint16_t val;
    CGM2_FREQ_MONITOR_CONFIG_reg_t f;
} CGM2_FREQ_MONITOR_CONFIG_reg_u;

#define CGM2_FREQ_MONITOR_CONFIG_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t freq_monitor_clk_count : 16;
} CGM2_FREQ_MONITOR_COUNT_reg_t;

typedef union {
    uint16_t val;
    CGM2_FREQ_MONITOR_COUNT_reg_t f;
} CGM2_FREQ_MONITOR_COUNT_reg_u;

#define CGM2_FREQ_MONITOR_COUNT_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t dco_code_inst : 16;
} CGM2_DCO_CODE_INST_READ_reg_t;

typedef union {
    uint16_t val;
    CGM2_DCO_CODE_INST_READ_reg_t f;
} CGM2_DCO_CODE_INST_READ_reg_u;

#define CGM2_DCO_CODE_INST_READ_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t enable : 1;
    uint16_t sticky_droop_enable : 1;
    uint16_t sticky_droop_duration : 3;
    uint16_t rsvd_0 : 1;
    uint16_t operating_mode : 1;
    uint16_t rsvd_1 : 1;
    uint16_t config_select : 4;
    uint16_t config_select_update : 1;
} DROOP_ENABLES_reg_t;

typedef union {
    uint16_t val;
    DROOP_ENABLES_reg_t f;
} DROOP_ENABLES_reg_u;

#define DROOP_ENABLES_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t sample_strobe : 1;
    uint16_t rsvd_0 : 4;
    uint16_t avg_samples_num : 4;
    uint16_t rsvd_1 : 5;
    uint16_t avg_code_sample_strobe : 1;
} DROOP_SAMPLE_STROBE_reg_t;

typedef union {
    uint16_t val;
    DROOP_SAMPLE_STROBE_reg_t f;
} DROOP_SAMPLE_STROBE_reg_u;

#define DROOP_SAMPLE_STROBE_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t target_monitor_code : 8;
} DROOP_TARGET_MONITOR_CODE_reg_t;

typedef union {
    uint16_t val;
    DROOP_TARGET_MONITOR_CODE_reg_t f;
} DROOP_TARGET_MONITOR_CODE_reg_u;

#define DROOP_TARGET_MONITOR_CODE_REG_DEFAULT (0x00000020)

typedef struct {
    uint16_t rsvd_0 : 5;
    uint16_t run_dcdl_init : 1;
    uint16_t ext_meas_mode : 2;
    uint16_t ext_start_trigger : 1;
    uint16_t ext_single_config : 4;
    uint16_t ext_ltm_enable : 1;
    uint16_t rsvd_1 : 1;
    uint16_t ext_meas_done : 1;
} DROOP_CONFIG_reg_t;

typedef union {
    uint16_t val;
    DROOP_CONFIG_reg_t f;
} DROOP_CONFIG_reg_u;

#define DROOP_CONFIG_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t ext_duration0 : 16;
} DROOP_MEAS_DURATION0_reg_t;

typedef union {
    uint16_t val;
    DROOP_MEAS_DURATION0_reg_t f;
} DROOP_MEAS_DURATION0_reg_u;

#define DROOP_MEAS_DURATION0_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t ext_duration1 : 16;
} DROOP_MEAS_DURATION1_reg_t;

typedef union {
    uint16_t val;
    DROOP_MEAS_DURATION1_reg_t f;
} DROOP_MEAS_DURATION1_reg_u;

#define DROOP_MEAS_DURATION1_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t ext_ltm_max_code : 6;
    uint16_t rsvd_0 : 2;
    uint16_t ext_ltm_overflow : 1;
} DROOP_LONG_TERM_MAX_CODE_reg_t;

typedef union {
    uint16_t val;
    DROOP_LONG_TERM_MAX_CODE_reg_t f;
} DROOP_LONG_TERM_MAX_CODE_reg_u;

#define DROOP_LONG_TERM_MAX_CODE_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t ext_ltm_min_code : 6;
    uint16_t rsvd_0 : 2;
    uint16_t ext_ltm_underflow : 1;
} DROOP_LONG_TERM_MIN_CODE_reg_t;

typedef union {
    uint16_t val;
    DROOP_LONG_TERM_MIN_CODE_reg_t f;
} DROOP_LONG_TERM_MIN_CODE_reg_u;

#define DROOP_LONG_TERM_MIN_CODE_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t ext_droop_duration0 : 16;
} DROOP_EXT_DROOP_DUR0_reg_t;

typedef union {
    uint16_t val;
    DROOP_EXT_DROOP_DUR0_reg_t f;
} DROOP_EXT_DROOP_DUR0_reg_u;

#define DROOP_EXT_DROOP_DUR0_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t ext_droop_duration1 : 16;
} DROOP_EXT_DROOP_DUR1_reg_t;

typedef union {
    uint16_t val;
    DROOP_EXT_DROOP_DUR1_reg_t f;
} DROOP_EXT_DROOP_DUR1_reg_u;

#define DROOP_EXT_DROOP_DUR1_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t ext_droop_duration2 : 16;
} DROOP_EXT_DROOP_DUR2_reg_t;

typedef union {
    uint16_t val;
    DROOP_EXT_DROOP_DUR2_reg_t f;
} DROOP_EXT_DROOP_DUR2_reg_u;

#define DROOP_EXT_DROOP_DUR2_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t ext_droop_duration3 : 16;
} DROOP_EXT_DROOP_DUR3_reg_t;

typedef union {
    uint16_t val;
    DROOP_EXT_DROOP_DUR3_reg_t f;
} DROOP_EXT_DROOP_DUR3_reg_u;

#define DROOP_EXT_DROOP_DUR3_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t ext_droop_transition0 : 8;
    uint16_t ext_droop_transition1 : 8;
} DROOP_EXT_DROOP_TRAN_01_reg_t;

typedef union {
    uint16_t val;
    DROOP_EXT_DROOP_TRAN_01_reg_t f;
} DROOP_EXT_DROOP_TRAN_01_reg_u;

#define DROOP_EXT_DROOP_TRAN_01_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t ext_droop_transition2 : 8;
    uint16_t ext_droop_transition3 : 8;
} DROOP_EXT_DROOP_TRAN_23_reg_t;

typedef union {
    uint16_t val;
    DROOP_EXT_DROOP_TRAN_23_reg_t f;
} DROOP_EXT_DROOP_TRAN_23_reg_u;

#define DROOP_EXT_DROOP_TRAN_23_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t force_droop_enable : 1;
    uint16_t force_monitor_enable : 1;
    uint16_t force_droop : 3;
    uint16_t force_monitor : 6;
} DROOP_FORCE_reg_t;

typedef union {
    uint16_t val;
    DROOP_FORCE_reg_t f;
} DROOP_FORCE_reg_u;

#define DROOP_FORCE_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t sampled_avg_monitor : 8;
    uint16_t sampled_avg_monitor_valid : 1;
    uint16_t rsvd_0 : 3;
    uint16_t multiple_edges : 1;
    uint16_t threshold_error : 3;
} DROOP_SAMPLED_AVG_MONITOR_reg_t;

typedef union {
    uint16_t val;
    DROOP_SAMPLED_AVG_MONITOR_reg_t f;
} DROOP_SAMPLED_AVG_MONITOR_reg_u;

#define DROOP_SAMPLED_AVG_MONITOR_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t sampled_droop : 8;
    uint16_t sampled_droop_valid : 1;
} DROOP_SAMPLED_DROOP_reg_t;

typedef union {
    uint16_t val;
    DROOP_SAMPLED_DROOP_reg_t f;
} DROOP_SAMPLED_DROOP_reg_u;

#define DROOP_SAMPLED_DROOP_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t sampled_monitor : 8;
    uint16_t sampled_monitor_valid : 1;
} DROOP_SAMPLED_MONITOR_reg_t;

typedef union {
    uint16_t val;
    DROOP_SAMPLED_MONITOR_reg_t f;
} DROOP_SAMPLED_MONITOR_reg_u;

#define DROOP_SAMPLED_MONITOR_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t sampled_delay : 8;
    uint16_t sampled_delay_valid : 1;
} DROOP_SAMPLED_DELAY_reg_t;

typedef union {
    uint16_t val;
    DROOP_SAMPLED_DELAY_reg_t f;
} DROOP_SAMPLED_DELAY_reg_u;

#define DROOP_SAMPLED_DELAY_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t config_setting_0_delay_code : 8;
    uint16_t config_setting_0_t0 : 8;
} DROOP_CONFIG_SETTING_0_LW_reg_t;

typedef union {
    uint16_t val;
    DROOP_CONFIG_SETTING_0_LW_reg_t f;
} DROOP_CONFIG_SETTING_0_LW_reg_u;

#define DROOP_CONFIG_SETTING_0_LW_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t config_setting_0_t1 : 8;
    uint16_t config_setting_0_t2 : 8;
} DROOP_CONFIG_SETTING_0_HW_reg_t;

typedef union {
    uint16_t val;
    DROOP_CONFIG_SETTING_0_HW_reg_t f;
} DROOP_CONFIG_SETTING_0_HW_reg_u;

#define DROOP_CONFIG_SETTING_0_HW_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t config_setting_1_delay_code : 8;
    uint16_t config_setting_1_t0 : 8;
} DROOP_CONFIG_SETTING_1_LW_reg_t;

typedef union {
    uint16_t val;
    DROOP_CONFIG_SETTING_1_LW_reg_t f;
} DROOP_CONFIG_SETTING_1_LW_reg_u;

#define DROOP_CONFIG_SETTING_1_LW_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t config_setting_1_t1 : 8;
    uint16_t config_setting_1_t2 : 8;
} DROOP_CONFIG_SETTING_1_HW_reg_t;

typedef union {
    uint16_t val;
    DROOP_CONFIG_SETTING_1_HW_reg_t f;
} DROOP_CONFIG_SETTING_1_HW_reg_u;

#define DROOP_CONFIG_SETTING_1_HW_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t config_setting_2_delay_code : 8;
    uint16_t config_setting_2_t0 : 8;
} DROOP_CONFIG_SETTING_2_LW_reg_t;

typedef union {
    uint16_t val;
    DROOP_CONFIG_SETTING_2_LW_reg_t f;
} DROOP_CONFIG_SETTING_2_LW_reg_u;

#define DROOP_CONFIG_SETTING_2_LW_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t config_setting_2_t1 : 8;
    uint16_t config_setting_2_t2 : 8;
} DROOP_CONFIG_SETTING_2_HW_reg_t;

typedef union {
    uint16_t val;
    DROOP_CONFIG_SETTING_2_HW_reg_t f;
} DROOP_CONFIG_SETTING_2_HW_reg_u;

#define DROOP_CONFIG_SETTING_2_HW_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t config_setting_3_delay_code : 8;
    uint16_t config_setting_3_t0 : 8;
} DROOP_CONFIG_SETTING_3_LW_reg_t;

typedef union {
    uint16_t val;
    DROOP_CONFIG_SETTING_3_LW_reg_t f;
} DROOP_CONFIG_SETTING_3_LW_reg_u;

#define DROOP_CONFIG_SETTING_3_LW_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t config_setting_3_t1 : 8;
    uint16_t config_setting_3_t2 : 8;
} DROOP_CONFIG_SETTING_3_HW_reg_t;

typedef union {
    uint16_t val;
    DROOP_CONFIG_SETTING_3_HW_reg_t f;
} DROOP_CONFIG_SETTING_3_HW_reg_u;

#define DROOP_CONFIG_SETTING_3_HW_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t config_setting_4_delay_code : 8;
    uint16_t config_setting_4_t0 : 8;
} DROOP_CONFIG_SETTING_4_LW_reg_t;

typedef union {
    uint16_t val;
    DROOP_CONFIG_SETTING_4_LW_reg_t f;
} DROOP_CONFIG_SETTING_4_LW_reg_u;

#define DROOP_CONFIG_SETTING_4_LW_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t config_setting_4_t1 : 8;
    uint16_t config_setting_4_t2 : 8;
} DROOP_CONFIG_SETTING_4_HW_reg_t;

typedef union {
    uint16_t val;
    DROOP_CONFIG_SETTING_4_HW_reg_t f;
} DROOP_CONFIG_SETTING_4_HW_reg_u;

#define DROOP_CONFIG_SETTING_4_HW_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t config_setting_5_delay_code : 8;
    uint16_t config_setting_5_t0 : 8;
} DROOP_CONFIG_SETTING_5_LW_reg_t;

typedef union {
    uint16_t val;
    DROOP_CONFIG_SETTING_5_LW_reg_t f;
} DROOP_CONFIG_SETTING_5_LW_reg_u;

#define DROOP_CONFIG_SETTING_5_LW_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t config_setting_5_t1 : 8;
    uint16_t config_setting_5_t2 : 8;
} DROOP_CONFIG_SETTING_5_HW_reg_t;

typedef union {
    uint16_t val;
    DROOP_CONFIG_SETTING_5_HW_reg_t f;
} DROOP_CONFIG_SETTING_5_HW_reg_u;

#define DROOP_CONFIG_SETTING_5_HW_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t config_setting_6_delay_code : 8;
    uint16_t config_setting_6_t0 : 8;
} DROOP_CONFIG_SETTING_6_LW_reg_t;

typedef union {
    uint16_t val;
    DROOP_CONFIG_SETTING_6_LW_reg_t f;
} DROOP_CONFIG_SETTING_6_LW_reg_u;

#define DROOP_CONFIG_SETTING_6_LW_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t config_setting_6_t1 : 8;
    uint16_t config_setting_6_t2 : 8;
} DROOP_CONFIG_SETTING_6_HW_reg_t;

typedef union {
    uint16_t val;
    DROOP_CONFIG_SETTING_6_HW_reg_t f;
} DROOP_CONFIG_SETTING_6_HW_reg_u;

#define DROOP_CONFIG_SETTING_6_HW_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t config_setting_7_delay_code : 8;
    uint16_t config_setting_7_t0 : 8;
} DROOP_CONFIG_SETTING_7_LW_reg_t;

typedef union {
    uint16_t val;
    DROOP_CONFIG_SETTING_7_LW_reg_t f;
} DROOP_CONFIG_SETTING_7_LW_reg_u;

#define DROOP_CONFIG_SETTING_7_LW_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t config_setting_7_t1 : 8;
    uint16_t config_setting_7_t2 : 8;
} DROOP_CONFIG_SETTING_7_HW_reg_t;

typedef union {
    uint16_t val;
    DROOP_CONFIG_SETTING_7_HW_reg_t f;
} DROOP_CONFIG_SETTING_7_HW_reg_u;

#define DROOP_CONFIG_SETTING_7_HW_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t config_setting_8_delay_code : 8;
    uint16_t config_setting_8_t0 : 8;
} DROOP_CONFIG_SETTING_8_LW_reg_t;

typedef union {
    uint16_t val;
    DROOP_CONFIG_SETTING_8_LW_reg_t f;
} DROOP_CONFIG_SETTING_8_LW_reg_u;

#define DROOP_CONFIG_SETTING_8_LW_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t config_setting_8_t1 : 8;
    uint16_t config_setting_8_t2 : 8;
} DROOP_CONFIG_SETTING_8_HW_reg_t;

typedef union {
    uint16_t val;
    DROOP_CONFIG_SETTING_8_HW_reg_t f;
} DROOP_CONFIG_SETTING_8_HW_reg_u;

#define DROOP_CONFIG_SETTING_8_HW_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t config_setting_9_delay_code : 8;
    uint16_t config_setting_9_t0 : 8;
} DROOP_CONFIG_SETTING_9_LW_reg_t;

typedef union {
    uint16_t val;
    DROOP_CONFIG_SETTING_9_LW_reg_t f;
} DROOP_CONFIG_SETTING_9_LW_reg_u;

#define DROOP_CONFIG_SETTING_9_LW_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t config_setting_9_t1 : 8;
    uint16_t config_setting_9_t2 : 8;
} DROOP_CONFIG_SETTING_9_HW_reg_t;

typedef union {
    uint16_t val;
    DROOP_CONFIG_SETTING_9_HW_reg_t f;
} DROOP_CONFIG_SETTING_9_HW_reg_u;

#define DROOP_CONFIG_SETTING_9_HW_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t config_setting_10_delay_code : 8;
    uint16_t config_setting_10_t0 : 8;
} DROOP_CONFIG_SETTING_10_LW_reg_t;

typedef union {
    uint16_t val;
    DROOP_CONFIG_SETTING_10_LW_reg_t f;
} DROOP_CONFIG_SETTING_10_LW_reg_u;

#define DROOP_CONFIG_SETTING_10_LW_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t config_setting_10_t1 : 8;
    uint16_t config_setting_10_t2 : 8;
} DROOP_CONFIG_SETTING_10_HW_reg_t;

typedef union {
    uint16_t val;
    DROOP_CONFIG_SETTING_10_HW_reg_t f;
} DROOP_CONFIG_SETTING_10_HW_reg_u;

#define DROOP_CONFIG_SETTING_10_HW_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t config_setting_11_delay_code : 8;
    uint16_t config_setting_11_t0 : 8;
} DROOP_CONFIG_SETTING_11_LW_reg_t;

typedef union {
    uint16_t val;
    DROOP_CONFIG_SETTING_11_LW_reg_t f;
} DROOP_CONFIG_SETTING_11_LW_reg_u;

#define DROOP_CONFIG_SETTING_11_LW_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t config_setting_11_t1 : 8;
    uint16_t config_setting_11_t2 : 8;
} DROOP_CONFIG_SETTING_11_HW_reg_t;

typedef union {
    uint16_t val;
    DROOP_CONFIG_SETTING_11_HW_reg_t f;
} DROOP_CONFIG_SETTING_11_HW_reg_u;

#define DROOP_CONFIG_SETTING_11_HW_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t config_setting_12_delay_code : 8;
    uint16_t config_setting_12_t0 : 8;
} DROOP_CONFIG_SETTING_12_LW_reg_t;

typedef union {
    uint16_t val;
    DROOP_CONFIG_SETTING_12_LW_reg_t f;
} DROOP_CONFIG_SETTING_12_LW_reg_u;

#define DROOP_CONFIG_SETTING_12_LW_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t config_setting_12_t1 : 8;
    uint16_t config_setting_12_t2 : 8;
} DROOP_CONFIG_SETTING_12_HW_reg_t;

typedef union {
    uint16_t val;
    DROOP_CONFIG_SETTING_12_HW_reg_t f;
} DROOP_CONFIG_SETTING_12_HW_reg_u;

#define DROOP_CONFIG_SETTING_12_HW_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t config_setting_13_delay_code : 8;
    uint16_t config_setting_13_t0 : 8;
} DROOP_CONFIG_SETTING_13_LW_reg_t;

typedef union {
    uint16_t val;
    DROOP_CONFIG_SETTING_13_LW_reg_t f;
} DROOP_CONFIG_SETTING_13_LW_reg_u;

#define DROOP_CONFIG_SETTING_13_LW_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t config_setting_13_t1 : 8;
    uint16_t config_setting_13_t2 : 8;
} DROOP_CONFIG_SETTING_13_HW_reg_t;

typedef union {
    uint16_t val;
    DROOP_CONFIG_SETTING_13_HW_reg_t f;
} DROOP_CONFIG_SETTING_13_HW_reg_u;

#define DROOP_CONFIG_SETTING_13_HW_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t config_setting_14_delay_code : 8;
    uint16_t config_setting_14_t0 : 8;
} DROOP_CONFIG_SETTING_14_LW_reg_t;

typedef union {
    uint16_t val;
    DROOP_CONFIG_SETTING_14_LW_reg_t f;
} DROOP_CONFIG_SETTING_14_LW_reg_u;

#define DROOP_CONFIG_SETTING_14_LW_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t config_setting_14_t1 : 8;
    uint16_t config_setting_14_t2 : 8;
} DROOP_CONFIG_SETTING_14_HW_reg_t;

typedef union {
    uint16_t val;
    DROOP_CONFIG_SETTING_14_HW_reg_t f;
} DROOP_CONFIG_SETTING_14_HW_reg_u;

#define DROOP_CONFIG_SETTING_14_HW_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t config_setting_15_delay_code : 8;
    uint16_t config_setting_15_t0 : 8;
} DROOP_CONFIG_SETTING_15_LW_reg_t;

typedef union {
    uint16_t val;
    DROOP_CONFIG_SETTING_15_LW_reg_t f;
} DROOP_CONFIG_SETTING_15_LW_reg_u;

#define DROOP_CONFIG_SETTING_15_LW_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t config_setting_15_t1 : 8;
    uint16_t config_setting_15_t2 : 8;
} DROOP_CONFIG_SETTING_15_HW_reg_t;

typedef union {
    uint16_t val;
    DROOP_CONFIG_SETTING_15_HW_reg_t f;
} DROOP_CONFIG_SETTING_15_HW_reg_u;

#define DROOP_CONFIG_SETTING_15_HW_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t config_setting_0_k2 : 8;
    uint16_t config_setting_1_k2 : 8;
} DROOP_CONFIG_SETTING_01_K2_reg_t;

typedef union {
    uint16_t val;
    DROOP_CONFIG_SETTING_01_K2_reg_t f;
} DROOP_CONFIG_SETTING_01_K2_reg_u;

#define DROOP_CONFIG_SETTING_01_K2_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t config_setting_2_k2 : 8;
    uint16_t config_setting_3_k2 : 8;
} DROOP_CONFIG_SETTING_23_K2_reg_t;

typedef union {
    uint16_t val;
    DROOP_CONFIG_SETTING_23_K2_reg_t f;
} DROOP_CONFIG_SETTING_23_K2_reg_u;

#define DROOP_CONFIG_SETTING_23_K2_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t config_setting_4_k2 : 8;
    uint16_t config_setting_5_k2 : 8;
} DROOP_CONFIG_SETTING_45_K2_reg_t;

typedef union {
    uint16_t val;
    DROOP_CONFIG_SETTING_45_K2_reg_t f;
} DROOP_CONFIG_SETTING_45_K2_reg_u;

#define DROOP_CONFIG_SETTING_45_K2_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t config_setting_6_k2 : 8;
    uint16_t config_setting_7_k2 : 8;
} DROOP_CONFIG_SETTING_67_K2_reg_t;

typedef union {
    uint16_t val;
    DROOP_CONFIG_SETTING_67_K2_reg_t f;
} DROOP_CONFIG_SETTING_67_K2_reg_u;

#define DROOP_CONFIG_SETTING_67_K2_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t config_setting_8_k2 : 8;
    uint16_t config_setting_9_k2 : 8;
} DROOP_CONFIG_SETTING_89_K2_reg_t;

typedef union {
    uint16_t val;
    DROOP_CONFIG_SETTING_89_K2_reg_t f;
} DROOP_CONFIG_SETTING_89_K2_reg_u;

#define DROOP_CONFIG_SETTING_89_K2_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t config_setting_10_k2 : 8;
    uint16_t config_setting_11_k2 : 8;
} DROOP_CONFIG_SETTING_1011_K2_reg_t;

typedef union {
    uint16_t val;
    DROOP_CONFIG_SETTING_1011_K2_reg_t f;
} DROOP_CONFIG_SETTING_1011_K2_reg_u;

#define DROOP_CONFIG_SETTING_1011_K2_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t config_setting_12_k2 : 8;
    uint16_t config_setting_13_k2 : 8;
} DROOP_CONFIG_SETTING_1213_K2_reg_t;

typedef union {
    uint16_t val;
    DROOP_CONFIG_SETTING_1213_K2_reg_t f;
} DROOP_CONFIG_SETTING_1213_K2_reg_u;

#define DROOP_CONFIG_SETTING_1213_K2_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t config_setting_14_k2 : 8;
    uint16_t config_setting_15_k2 : 8;
} DROOP_CONFIG_SETTING_1415_K2_reg_t;

typedef union {
    uint16_t val;
    DROOP_CONFIG_SETTING_1415_K2_reg_t f;
} DROOP_CONFIG_SETTING_1415_K2_reg_u;

#define DROOP_CONFIG_SETTING_1415_K2_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t percent_delay_t0 : 8;
    uint16_t percent_delay_t1 : 8;
} DROOP_PERCENT_DELAY_TH0_reg_t;

typedef union {
    uint16_t val;
    DROOP_PERCENT_DELAY_TH0_reg_t f;
} DROOP_PERCENT_DELAY_TH0_reg_u;

#define DROOP_PERCENT_DELAY_TH0_REG_DEFAULT (0x00000000)

typedef struct {
    uint16_t percent_delay_t2 : 8;
    uint16_t percent_delay_th_valid : 1;
} DROOP_PERCENT_DELAY_TH1_reg_t;

typedef union {
    uint16_t val;
    DROOP_PERCENT_DELAY_TH1_reg_t f;
} DROOP_PERCENT_DELAY_TH1_reg_u;

#define DROOP_PERCENT_DELAY_TH1_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t ts_en : 1;
    uint32_t rsvd_0 : 1;
    uint32_t raw_adc_en : 1;
    uint32_t remote_num : 5;
    uint32_t burst_mode_en : 1;
} TEMP_SENSOR_TEMP_SENSOR_CTRL_reg_t;

typedef union {
    uint32_t val;
    TEMP_SENSOR_TEMP_SENSOR_CTRL_reg_t f;
} TEMP_SENSOR_TEMP_SENSOR_CTRL_reg_u;

#define TEMP_SENSOR_TEMP_SENSOR_CTRL_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t id_lo : 8;
    uint32_t oscal_en : 1;
} TEMP_SENSOR_BYPASS_ID_LO_reg_t;

typedef union {
    uint32_t val;
    TEMP_SENSOR_BYPASS_ID_LO_reg_t f;
} TEMP_SENSOR_BYPASS_ID_LO_reg_u;

#define TEMP_SENSOR_BYPASS_ID_LO_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t id_hi : 8;
    uint32_t clk_inv : 1;
} TEMP_SENSOR_BYPASS_ID_HI_reg_t;

typedef union {
    uint32_t val;
    TEMP_SENSOR_BYPASS_ID_HI_reg_t f;
} TEMP_SENSOR_BYPASS_ID_HI_reg_u;

#define TEMP_SENSOR_BYPASS_ID_HI_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t tsr_n_ck1 : 3;
    uint32_t rsvd_0 : 1;
    uint32_t tsr_n_ck3 : 3;
    uint32_t rsvd_1 : 1;
    uint32_t cdc_stage_en : 1;
} TEMP_SENSOR_TEMP_SENSOR_CFG_0_reg_t;

typedef union {
    uint32_t val;
    TEMP_SENSOR_TEMP_SENSOR_CFG_0_reg_t f;
} TEMP_SENSOR_TEMP_SENSOR_CFG_0_reg_u;

#define TEMP_SENSOR_TEMP_SENSOR_CFG_0_REG_DEFAULT (0x00000110)

typedef struct {
    uint32_t ts_coa0 : 4;
    uint32_t tsr_n_ck2 : 5;
} TEMP_SENSOR_TEMP_SENSOR_CFG_1_reg_t;

typedef union {
    uint32_t val;
    TEMP_SENSOR_TEMP_SENSOR_CFG_1_reg_t f;
} TEMP_SENSOR_TEMP_SENSOR_CFG_1_reg_u;

#define TEMP_SENSOR_TEMP_SENSOR_CFG_1_REG_DEFAULT (0x00000079)

typedef struct {
    uint32_t ts_cob0 : 7;
    uint32_t rsvd_0 : 1;
    uint32_t ts_coc0_hi : 1;
} TEMP_SENSOR_TEMP_COEFF_B_reg_t;

typedef union {
    uint32_t val;
    TEMP_SENSOR_TEMP_COEFF_B_reg_t f;
} TEMP_SENSOR_TEMP_COEFF_B_reg_u;

#define TEMP_SENSOR_TEMP_COEFF_B_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t ts_coc0 : 9;
} TEMP_SENSOR_TEMP_COEFF_C_reg_t;

typedef union {
    uint32_t val;
    TEMP_SENSOR_TEMP_COEFF_C_reg_t f;
} TEMP_SENSOR_TEMP_COEFF_C_reg_u;

#define TEMP_SENSOR_TEMP_COEFF_C_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t adc_target : 9;
} TEMP_SENSOR_ADC_TARGET_reg_t;

typedef union {
    uint32_t val;
    TEMP_SENSOR_ADC_TARGET_reg_t f;
} TEMP_SENSOR_ADC_TARGET_reg_u;

#define TEMP_SENSOR_ADC_TARGET_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t conv_avg_sel_num : 2;
} TEMP_SENSOR_CONV_AVG_SEL_NUM_reg_t;

typedef union {
    uint32_t val;
    TEMP_SENSOR_CONV_AVG_SEL_NUM_reg_t f;
} TEMP_SENSOR_CONV_AVG_SEL_NUM_reg_u;

#define TEMP_SENSOR_CONV_AVG_SEL_NUM_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t adc_cap_select : 6;
    uint32_t adc_gain_mode : 1;
    uint32_t fsmp_en : 1;
    uint32_t fast_mode : 1;
} TEMP_SENSOR_DAC_GAIN_reg_t;

typedef union {
    uint32_t val;
    TEMP_SENSOR_DAC_GAIN_reg_t f;
} TEMP_SENSOR_DAC_GAIN_reg_u;

#define TEMP_SENSOR_DAC_GAIN_REG_DEFAULT (0x00000020)

typedef struct {
    uint32_t ts_co : 6;
} TEMP_SENSOR_REMOTE_CALIBRATION_reg_t;

typedef union {
    uint32_t val;
    TEMP_SENSOR_REMOTE_CALIBRATION_reg_t f;
} TEMP_SENSOR_REMOTE_CALIBRATION_reg_u;

#define TEMP_SENSOR_REMOTE_CALIBRATION_REG_DEFAULT (0x00000020)

typedef struct {
    uint32_t ate_ro_mux : 3;
    uint32_t ate_avg_en : 1;
    uint32_t avg_mux_sel : 4;
    uint32_t ate_en : 1;
} TEMP_SENSOR_ATE_CTRL_reg_t;

typedef union {
    uint32_t val;
    TEMP_SENSOR_ATE_CTRL_reg_t f;
} TEMP_SENSOR_ATE_CTRL_reg_u;

#define TEMP_SENSOR_ATE_CTRL_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t test_lmt_max : 9;
} TEMP_SENSOR_TEST_LMT_MAX_reg_t;

typedef union {
    uint32_t val;
    TEMP_SENSOR_TEST_LMT_MAX_reg_t f;
} TEMP_SENSOR_TEST_LMT_MAX_reg_u;

#define TEMP_SENSOR_TEST_LMT_MAX_REG_DEFAULT (0x000001FF)

typedef struct {
    uint32_t test_lmt_min : 9;
} TEMP_SENSOR_TEST_LMT_MIN_reg_t;

typedef union {
    uint32_t val;
    TEMP_SENSOR_TEST_LMT_MIN_reg_t f;
} TEMP_SENSOR_TEST_LMT_MIN_reg_u;

#define TEMP_SENSOR_TEST_LMT_MIN_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t start_temp_sense : 1;
} TEMP_SENSOR_START_TEMP_SENSE_reg_t;

typedef union {
    uint32_t val;
    TEMP_SENSOR_START_TEMP_SENSE_reg_t f;
} TEMP_SENSOR_START_TEMP_SENSE_reg_u;

#define TEMP_SENSOR_START_TEMP_SENSE_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t ts_out : 9;
} TEMP_SENSOR_REMOTE_SENSOR_DATA_reg_t;

typedef union {
    uint32_t val;
    TEMP_SENSOR_REMOTE_SENSOR_DATA_reg_t f;
} TEMP_SENSOR_REMOTE_SENSOR_DATA_reg_u;

#define TEMP_SENSOR_REMOTE_SENSOR_DATA_REG_DEFAULT (0x00000100)

typedef struct {
    uint32_t programmable_threshold : 8;
} TT_PLL_PVT_PROGRAMMABLE_THRESHOLD_reg_t;

typedef union {
    uint32_t val;
    TT_PLL_PVT_PROGRAMMABLE_THRESHOLD_reg_t f;
} TT_PLL_PVT_PROGRAMMABLE_THRESHOLD_reg_u;

#define TT_PLL_PVT_PROGRAMMABLE_THRESHOLD_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t debug_temp_val : 9;
} TT_PLL_PVT_DEBUG_TEMP_VAL_reg_t;

typedef union {
    uint32_t val;
    TT_PLL_PVT_DEBUG_TEMP_VAL_reg_t f;
} TT_PLL_PVT_DEBUG_TEMP_VAL_reg_u;

#define TT_PLL_PVT_DEBUG_TEMP_VAL_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t delta_threshold_0 : 8;
    uint32_t delta_threshold_1 : 8;
    uint32_t delta_threshold_2 : 8;
    uint32_t delta_threshold_3 : 8;
} TT_PLL_PVT_DELTA_THRESHOLD_reg_t;

typedef union {
    uint32_t val;
    TT_PLL_PVT_DELTA_THRESHOLD_reg_t f;
} TT_PLL_PVT_DELTA_THRESHOLD_reg_u;

#define TT_PLL_PVT_DELTA_THRESHOLD_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t step0_size_plus : 4;
    uint32_t step1_size_plus : 4;
    uint32_t step2_size_plus : 4;
    uint32_t step3_size_plus : 4;
    uint32_t step0_size_mnus : 4;
    uint32_t step1_size_mnus : 4;
    uint32_t step2_size_mnus : 4;
    uint32_t step3_size_mnus : 4;
} TT_PLL_PVT_FREQ_SEL_STEP_SIZE_reg_t;

typedef union {
    uint32_t val;
    TT_PLL_PVT_FREQ_SEL_STEP_SIZE_reg_t f;
} TT_PLL_PVT_FREQ_SEL_STEP_SIZE_reg_u;

#define TT_PLL_PVT_FREQ_SEL_STEP_SIZE_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t desired_p_state : 4;
    uint32_t thermal_ctrl_loop_en : 1;
    uint32_t moving_average_sel : 1;
    uint32_t read_temp_from_reg_sel : 1;
    uint32_t pll_bypass_on_dfs : 1;
    uint32_t disable_postdiv_writes : 1;
} TT_PLL_PVT_THERMAL_CTRL_LOOP_CFG_reg_t;

typedef union {
    uint32_t val;
    TT_PLL_PVT_THERMAL_CTRL_LOOP_CFG_reg_t f;
} TT_PLL_PVT_THERMAL_CTRL_LOOP_CFG_reg_u;

#define TT_PLL_PVT_THERMAL_CTRL_LOOP_CFG_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t reset_p_state : 4;
} TT_PLL_PVT_RESET_P_STATE_reg_t;

typedef union {
    uint32_t val;
    TT_PLL_PVT_RESET_P_STATE_reg_t f;
} TT_PLL_PVT_RESET_P_STATE_reg_u;

#define TT_PLL_PVT_RESET_P_STATE_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t increase_freq_hysteresis_counter : 16;
    uint32_t reduce_freq_hysteresis_counter : 16;
} TT_PLL_PVT_HYSTERESIS_COUNTER_reg_t;

typedef union {
    uint32_t val;
    TT_PLL_PVT_HYSTERESIS_COUNTER_reg_t f;
} TT_PLL_PVT_HYSTERESIS_COUNTER_reg_u;

#define TT_PLL_PVT_HYSTERESIS_COUNTER_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t increase_freq_event_count : 32;
} TT_PLL_PVT_INCREASE_FREQ_EVENT_COUNT_reg_t;

typedef union {
    uint32_t val;
    TT_PLL_PVT_INCREASE_FREQ_EVENT_COUNT_reg_t f;
} TT_PLL_PVT_INCREASE_FREQ_EVENT_COUNT_reg_u;

#define TT_PLL_PVT_INCREASE_FREQ_EVENT_COUNT_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t reduce_freq_event_count : 32;
} TT_PLL_PVT_REDUCE_FREQ_EVENT_COUNT_reg_t;

typedef union {
    uint32_t val;
    TT_PLL_PVT_REDUCE_FREQ_EVENT_COUNT_reg_t f;
} TT_PLL_PVT_REDUCE_FREQ_EVENT_COUNT_reg_u;

#define TT_PLL_PVT_REDUCE_FREQ_EVENT_COUNT_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t ai_out_freq_select : 4;
    uint32_t current_freq_select : 4;
    uint32_t hyst_fsm_state : 3;
    uint32_t awm3_reg_state : 5;
    uint32_t thermal_poll_state : 4;
    uint32_t dfvs_mode_0_freq_sel : 4;
    uint32_t dfvs_mode_1_freq_sel : 4;
} TT_PLL_PVT_THERMAL_CTRL_STATUS_reg_t;

typedef union {
    uint32_t val;
    TT_PLL_PVT_THERMAL_CTRL_STATUS_reg_t f;
} TT_PLL_PVT_THERMAL_CTRL_STATUS_reg_u;

#define TT_PLL_PVT_THERMAL_CTRL_STATUS_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t thermal_dfs_unlock_num_cycles : 12;
} TT_PLL_PVT_THERMAL_DFS_UNLOCK_NUM_CYCLES_reg_t;

typedef union {
    uint32_t val;
    TT_PLL_PVT_THERMAL_DFS_UNLOCK_NUM_CYCLES_reg_t f;
} TT_PLL_PVT_THERMAL_DFS_UNLOCK_NUM_CYCLES_reg_u;

#define TT_PLL_PVT_THERMAL_DFS_UNLOCK_NUM_CYCLES_REG_DEFAULT (0x00000096)

typedef struct {
    uint32_t lookup_fcw_int_f0 : 8;
    uint32_t lookup_fcw_int_f1 : 8;
    uint32_t lookup_fcw_int_f2 : 8;
    uint32_t lookup_fcw_int_f3 : 8;
} TT_PLL_PVT_LOOKUP_FCW_INT_FREQ_reg_t;

typedef union {
    uint32_t val;
    TT_PLL_PVT_LOOKUP_FCW_INT_FREQ_reg_t f;
} TT_PLL_PVT_LOOKUP_FCW_INT_FREQ_reg_u;

#define TT_PLL_PVT_LOOKUP_FCW_INT_FREQ_REG_DEFAULT (0x22222222)

typedef struct {
    uint32_t lookup_postdiv : 3;
} TT_PLL_PVT_LOOKUP_POSTDIV_FREQ_reg_t;

typedef union {
    uint32_t val;
    TT_PLL_PVT_LOOKUP_POSTDIV_FREQ_reg_t f;
} TT_PLL_PVT_LOOKUP_POSTDIV_FREQ_reg_u;

#define TT_PLL_PVT_LOOKUP_POSTDIV_FREQ_REG_DEFAULT (0x00000001)

typedef struct {
    uint32_t sf_promise_en : 1;
    uint32_t rsvd_0 : 7;
    uint32_t sf_promise_select : 6;
} TT_PLL_PVT_PROMISE_SENSOR_CTRL_reg_t;

typedef union {
    uint32_t val;
    TT_PLL_PVT_PROMISE_SENSOR_CTRL_reg_t f;
} TT_PLL_PVT_PROMISE_SENSOR_CTRL_reg_u;

#define TT_PLL_PVT_PROMISE_SENSOR_CTRL_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t vrhot_psyscrit_en : 1;
    uint32_t vrhot_psyscrit_wait_for_idle : 1;
    uint32_t rsvd_0 : 2;
    uint32_t vrhot_psyscrit_override_index : 4;
} TT_PLL_PVT_VRHOT_PSYSCRIT_CFG_reg_t;

typedef union {
    uint32_t val;
    TT_PLL_PVT_VRHOT_PSYSCRIT_CFG_reg_t f;
} TT_PLL_PVT_VRHOT_PSYSCRIT_CFG_reg_u;

#define TT_PLL_PVT_VRHOT_PSYSCRIT_CFG_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t hop_up_delay : 24;
} TT_PLL_PVT_VRHOT_PSYSCRIT_HOP_UP_COUNT_reg_t;

typedef union {
    uint32_t val;
    TT_PLL_PVT_VRHOT_PSYSCRIT_HOP_UP_COUNT_reg_t f;
} TT_PLL_PVT_VRHOT_PSYSCRIT_HOP_UP_COUNT_reg_u;

#define TT_PLL_PVT_VRHOT_PSYSCRIT_HOP_UP_COUNT_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t hop_down_delay : 24;
} TT_PLL_PVT_VRHOT_PSYSCRIT_HOP_DOWN_COUNT_reg_t;

typedef union {
    uint32_t val;
    TT_PLL_PVT_VRHOT_PSYSCRIT_HOP_DOWN_COUNT_reg_t f;
} TT_PLL_PVT_VRHOT_PSYSCRIT_HOP_DOWN_COUNT_reg_u;

#define TT_PLL_PVT_VRHOT_PSYSCRIT_HOP_DOWN_COUNT_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t thermal_threshold_cat : 8;
    uint32_t thermal_threshold2 : 8;
    uint32_t thermal_threshold1 : 8;
} TT_PLL_PVT_THERMAL_THRESHOLDS_reg_t;

typedef union {
    uint32_t val;
    TT_PLL_PVT_THERMAL_THRESHOLDS_reg_t f;
} TT_PLL_PVT_THERMAL_THRESHOLDS_reg_u;

#define TT_PLL_PVT_THERMAL_THRESHOLDS_REG_DEFAULT (0x00FFFFFF)

typedef struct {
    uint32_t thermal_threshold_cat_reached : 1;
    uint32_t thermal_threshold2_reached : 1;
    uint32_t thermal_threshold1_reached : 1;
} TT_PLL_PVT_THERMAL_THRESHOLDS_REACHED_reg_t;

typedef union {
    uint32_t val;
    TT_PLL_PVT_THERMAL_THRESHOLDS_REACHED_reg_t f;
} TT_PLL_PVT_THERMAL_THRESHOLDS_REACHED_reg_u;

#define TT_PLL_PVT_THERMAL_THRESHOLDS_REACHED_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t poll_temp : 1;
    uint32_t enable_threshold_interrupts : 1;
    uint32_t enable_cat_interrupt : 1;
} TT_PLL_PVT_POLL_TEMP_reg_t;

typedef union {
    uint32_t val;
    TT_PLL_PVT_POLL_TEMP_reg_t f;
} TT_PLL_PVT_POLL_TEMP_reg_u;

#define TT_PLL_PVT_POLL_TEMP_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t last_read_temp : 9;
} TT_PLL_PVT_LAST_READ_TEMP_reg_t;

typedef union {
    uint32_t val;
    TT_PLL_PVT_LAST_READ_TEMP_reg_t f;
} TT_PLL_PVT_LAST_READ_TEMP_reg_u;

#define TT_PLL_PVT_LAST_READ_TEMP_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t awm_clk_count_en : 3;
    uint32_t rsvd_0 : 1;
    uint32_t pm_clk_count_en : 2;
} TT_PLL_PVT_CLOCK_COUNTER_CTRL_reg_t;

typedef union {
    uint32_t val;
    TT_PLL_PVT_CLOCK_COUNTER_CTRL_reg_t f;
} TT_PLL_PVT_CLOCK_COUNTER_CTRL_reg_u;

#define TT_PLL_PVT_CLOCK_COUNTER_CTRL_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t refclk_count_period_lo : 32;
} TT_PLL_PVT_REF_CLK_COUNT_PERIOD_LO_reg_t;

typedef union {
    uint32_t val;
    TT_PLL_PVT_REF_CLK_COUNT_PERIOD_LO_reg_t f;
} TT_PLL_PVT_REF_CLK_COUNT_PERIOD_LO_reg_u;

#define TT_PLL_PVT_REF_CLK_COUNT_PERIOD_LO_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t refclk_count_period_hi : 32;
} TT_PLL_PVT_REF_CLK_COUNT_PERIOD_HI_reg_t;

typedef union {
    uint32_t val;
    TT_PLL_PVT_REF_CLK_COUNT_PERIOD_HI_reg_t f;
} TT_PLL_PVT_REF_CLK_COUNT_PERIOD_HI_reg_u;

#define TT_PLL_PVT_REF_CLK_COUNT_PERIOD_HI_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t awm_clk_count_valid : 3;
    uint32_t rsvd_0 : 1;
    uint32_t pm_clk_count_valid : 2;
} TT_PLL_PVT_CLOCK_COUNTER_STATUS_reg_t;

typedef union {
    uint32_t val;
    TT_PLL_PVT_CLOCK_COUNTER_STATUS_reg_t f;
} TT_PLL_PVT_CLOCK_COUNTER_STATUS_reg_u;

#define TT_PLL_PVT_CLOCK_COUNTER_STATUS_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t clock_count_lo : 32;
} TT_PLL_PVT_CLOCK_COUNTER_LO_reg_t;

typedef union {
    uint32_t val;
    TT_PLL_PVT_CLOCK_COUNTER_LO_reg_t f;
} TT_PLL_PVT_CLOCK_COUNTER_LO_reg_u;

#define TT_PLL_PVT_CLOCK_COUNTER_LO_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t clock_count_hi : 32;
} TT_PLL_PVT_CLOCK_COUNTER_HI_reg_t;

typedef union {
    uint32_t val;
    TT_PLL_PVT_CLOCK_COUNTER_HI_reg_t f;
} TT_PLL_PVT_CLOCK_COUNTER_HI_reg_u;

#define TT_PLL_PVT_CLOCK_COUNTER_HI_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t func_trigger_en : 1;
    uint32_t input_clk_sel : 4;
    uint32_t use_div_clk : 1;
    uint32_t down_ctr_use_tck : 1;
    uint32_t clk_div_factor : 7;
    uint32_t down_ctr_val : 12;
    uint32_t clk_obs : 1;
} PLL_PVT_CLK_OBSERVE_CLK_CTR_CONFIG_reg_t;

typedef union {
    uint32_t val;
    PLL_PVT_CLK_OBSERVE_CLK_CTR_CONFIG_reg_t f;
} PLL_PVT_CLK_OBSERVE_CLK_CTR_CONFIG_reg_u;

#define PLL_PVT_CLK_OBSERVE_CLK_CTR_CONFIG_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t clk_ctr_start : 1;
    uint32_t freq_ctr_valid : 1;
    uint32_t freq_ctr_out : 20;
} PLL_PVT_CLK_OBSERVE_CLK_CTR_OUT_reg_t;

typedef union {
    uint32_t val;
    PLL_PVT_CLK_OBSERVE_CLK_CTR_OUT_reg_t f;
} PLL_PVT_CLK_OBSERVE_CLK_CTR_OUT_reg_u;

#define PLL_PVT_CLK_OBSERVE_CLK_CTR_OUT_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t reset_n : 1;
} PLL_PVT_CLK_OBSERVE_CLK_CTR_FUNCTIONAL_reg_t;

typedef union {
    uint32_t val;
    PLL_PVT_CLK_OBSERVE_CLK_CTR_FUNCTIONAL_reg_t f;
} PLL_PVT_CLK_OBSERVE_CLK_CTR_FUNCTIONAL_reg_u;

#define PLL_PVT_CLK_OBSERVE_CLK_CTR_FUNCTIONAL_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 3;
    uint64_t rsvd0 : 5;
} BUS_ERROR_UNIT_CAUSE_reg_t;

typedef union {
    uint64_t val;
    BUS_ERROR_UNIT_CAUSE_reg_t f;
} BUS_ERROR_UNIT_CAUSE_reg_u;

#define BUS_ERROR_UNIT_CAUSE_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t value : 52;
    uint64_t rsvd0 : 4;
} BUS_ERROR_UNIT_PHYS_ADDR_reg_t;

typedef union {
    uint64_t val;
    BUS_ERROR_UNIT_PHYS_ADDR_reg_t f;
} BUS_ERROR_UNIT_PHYS_ADDR_reg_u;

#define BUS_ERROR_UNIT_PHYS_ADDR_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t rsvd0 : 1;
    uint64_t icache_tlbus : 1;
    uint64_t icache_correctable : 1;
    uint64_t rsvd3 : 1;
    uint64_t rsvd4 : 1;
    uint64_t dcache_tlbus : 1;
    uint64_t dcache_correctable : 1;
    uint64_t dcache_uncorrectable : 1;
} BUS_ERROR_UNIT_ENABLE_reg_t;

typedef union {
    uint64_t val;
    BUS_ERROR_UNIT_ENABLE_reg_t f;
} BUS_ERROR_UNIT_ENABLE_reg_u;

#define BUS_ERROR_UNIT_ENABLE_REG_DEFAULT (0x000000E6)

typedef struct {
    uint64_t rsvd0 : 1;
    uint64_t icache_tlbus : 1;
    uint64_t icache_correctable : 1;
    uint64_t rsvd3 : 1;
    uint64_t rsvd4 : 1;
    uint64_t dcache_tlbus : 1;
    uint64_t dcache_correctable : 1;
    uint64_t dcache_uncorrectable : 1;
} BUS_ERROR_UNIT_PLIC_ENABLE_reg_t;

typedef union {
    uint64_t val;
    BUS_ERROR_UNIT_PLIC_ENABLE_reg_t f;
} BUS_ERROR_UNIT_PLIC_ENABLE_reg_u;

#define BUS_ERROR_UNIT_PLIC_ENABLE_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t rsvd0 : 1;
    uint64_t icache_tlbus : 1;
    uint64_t icache_correctable : 1;
    uint64_t rsvd3 : 1;
    uint64_t rsvd4 : 1;
    uint64_t dcache_tlbus : 1;
    uint64_t dcache_correctable : 1;
    uint64_t dcache_uncorrectable : 1;
} BUS_ERROR_UNIT_ACCRUED_reg_t;

typedef union {
    uint64_t val;
    BUS_ERROR_UNIT_ACCRUED_reg_t f;
} BUS_ERROR_UNIT_ACCRUED_reg_u;

#define BUS_ERROR_UNIT_ACCRUED_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t rsvd0 : 1;
    uint64_t icache_tlbus : 1;
    uint64_t icache_correctable : 1;
    uint64_t rsvd3 : 1;
    uint64_t rsvd4 : 1;
    uint64_t dcache_tlbus : 1;
    uint64_t dcache_correctable : 1;
    uint64_t dcache_uncorrectable : 1;
} BUS_ERROR_UNIT_LOCAL_ENABLE_reg_t;

typedef union {
    uint64_t val;
    BUS_ERROR_UNIT_LOCAL_ENABLE_reg_t f;
} BUS_ERROR_UNIT_LOCAL_ENABLE_reg_u;

#define BUS_ERROR_UNIT_LOCAL_ENABLE_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t wdogscale : 4;
    uint32_t rsvd0 : 4;
    uint32_t wdogrsten : 1;
    uint32_t wdogzerocmp : 1;
    uint32_t rsvd1 : 2;
    uint32_t wdogenalways : 1;
    uint32_t wdogcoreawake : 1;
    uint32_t rsvd2 : 14;
    uint32_t wdogip0 : 1;
    uint32_t rsvd3 : 3;
} WDT_CTRL_reg_t;

typedef union {
    uint32_t val;
    WDT_CTRL_reg_t f;
} WDT_CTRL_reg_u;

#define WDT_CTRL_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t wdogcount : 31;
} WDT_COUNT_reg_t;

typedef union {
    uint32_t val;
    WDT_COUNT_reg_t f;
} WDT_COUNT_reg_u;

#define WDT_COUNT_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t wdogs : 16;
} WDT_SCALED_COUNT_reg_t;

typedef union {
    uint32_t val;
    WDT_SCALED_COUNT_reg_t f;
} WDT_SCALED_COUNT_reg_u;

#define WDT_SCALED_COUNT_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t wdogfeed : 32;
} WDT_FEED_reg_t;

typedef union {
    uint32_t val;
    WDT_FEED_reg_t f;
} WDT_FEED_reg_u;

#define WDT_FEED_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t wdogkey : 32;
} WDT_KEY_reg_t;

typedef union {
    uint32_t val;
    WDT_KEY_reg_t f;
} WDT_KEY_reg_u;

#define WDT_KEY_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t wdogcmp0 : 16;
} WDT_CMP_reg_t;

typedef union {
    uint32_t val;
    WDT_CMP_reg_t f;
} WDT_CMP_reg_u;

#define WDT_CMP_REG_DEFAULT (0x00001000)

typedef struct {
    uint32_t banks : 8;
    uint32_t ways : 8;
    uint32_t lgsets : 8;
    uint32_t lgblockbytes : 8;
} TT_CACHE_CONTROLLER_CONFIGURATION_reg_t;

typedef union {
    uint32_t val;
    TT_CACHE_CONTROLLER_CONFIGURATION_reg_t f;
} TT_CACHE_CONTROLLER_CONFIGURATION_reg_u;

#define TT_CACHE_CONTROLLER_CONFIGURATION_REG_DEFAULT (0x06050808)

typedef struct {
    uint64_t flush_addr : 64;
} TT_CACHE_CONTROLLER_FLUSH64_reg_t;

typedef union {
    uint64_t val;
    TT_CACHE_CONTROLLER_FLUSH64_reg_t f;
} TT_CACHE_CONTROLLER_FLUSH64_reg_u;

#define TT_CACHE_CONTROLLER_FLUSH64_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t flush_addr : 32;
} TT_CACHE_CONTROLLER_FLUSH32_reg_t;

typedef union {
    uint32_t val;
    TT_CACHE_CONTROLLER_FLUSH32_reg_t f;
} TT_CACHE_CONTROLLER_FLUSH32_reg_u;

#define TT_CACHE_CONTROLLER_FLUSH32_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t invalidate_addr : 64;
} TT_CACHE_CONTROLLER_INVALIDATE64_reg_t;

typedef union {
    uint64_t val;
    TT_CACHE_CONTROLLER_INVALIDATE64_reg_t f;
} TT_CACHE_CONTROLLER_INVALIDATE64_reg_u;

#define TT_CACHE_CONTROLLER_INVALIDATE64_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t invalidate_addr : 32;
} TT_CACHE_CONTROLLER_INVALIDATE32_reg_t;

typedef union {
    uint32_t val;
    TT_CACHE_CONTROLLER_INVALIDATE32_reg_t f;
} TT_CACHE_CONTROLLER_INVALIDATE32_reg_u;

#define TT_CACHE_CONTROLLER_INVALIDATE32_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t invalidate_cache : 32;
} TT_CACHE_CONTROLLER_FULLINVALIDATE_reg_t;

typedef union {
    uint32_t val;
    TT_CACHE_CONTROLLER_FULLINVALIDATE_reg_t f;
} TT_CACHE_CONTROLLER_FULLINVALIDATE_reg_u;

#define TT_CACHE_CONTROLLER_FULLINVALIDATE_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t invalidate_flush_dirty : 64;
} TT_CACHE_CONTROLLER_INVALIDATEFLUSHDIRTY_reg_t;

typedef union {
    uint64_t val;
    TT_CACHE_CONTROLLER_INVALIDATEFLUSHDIRTY_reg_t f;
} TT_CACHE_CONTROLLER_INVALIDATEFLUSHDIRTY_reg_u;

#define TT_CACHE_CONTROLLER_INVALIDATEFLUSHDIRTY_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t debug_hart_halted : 10;
} TT_DEBUG_MODULE_SBUS_HALTED_reg_t;

typedef union {
    uint32_t val;
    TT_DEBUG_MODULE_SBUS_HALTED_reg_t f;
} TT_DEBUG_MODULE_SBUS_HALTED_reg_u;

#define TT_DEBUG_MODULE_SBUS_HALTED_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t debug_hart_going : 10;
} TT_DEBUG_MODULE_SBUS_GOING_reg_t;

typedef union {
    uint32_t val;
    TT_DEBUG_MODULE_SBUS_GOING_reg_t f;
} TT_DEBUG_MODULE_SBUS_GOING_reg_u;

#define TT_DEBUG_MODULE_SBUS_GOING_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t debug_hart_resuming : 10;
} TT_DEBUG_MODULE_SBUS_RESUMING_reg_t;

typedef union {
    uint32_t val;
    TT_DEBUG_MODULE_SBUS_RESUMING_reg_t f;
} TT_DEBUG_MODULE_SBUS_RESUMING_reg_u;

#define TT_DEBUG_MODULE_SBUS_RESUMING_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t debug_hart_exception : 10;
} TT_DEBUG_MODULE_SBUS_EXCEPTION_reg_t;

typedef union {
    uint32_t val;
    TT_DEBUG_MODULE_SBUS_EXCEPTION_reg_t f;
} TT_DEBUG_MODULE_SBUS_EXCEPTION_reg_u;

#define TT_DEBUG_MODULE_SBUS_EXCEPTION_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t debug_whereto : 32;
} TT_DEBUG_MODULE_SBUS_WHERETO_reg_t;

typedef union {
    uint32_t val;
    TT_DEBUG_MODULE_SBUS_WHERETO_reg_t f;
} TT_DEBUG_MODULE_SBUS_WHERETO_reg_u;

#define TT_DEBUG_MODULE_SBUS_WHERETO_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t debug_abstract_0 : 32;
    uint64_t debug_abstract_1 : 32;
    uint64_t debug_abstract_2 : 32;
    uint64_t debug_abstract_3 : 32;
} TT_DEBUG_MODULE_SBUS_ABSTRACT_reg_t;

typedef union {
    uint64_t val[2];
    TT_DEBUG_MODULE_SBUS_ABSTRACT_reg_t f;
} TT_DEBUG_MODULE_SBUS_ABSTRACT_reg_u;

#define TT_DEBUG_MODULE_SBUS_ABSTRACT_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t debug_abstract_4 : 32;
} TT_DEBUG_MODULE_SBUS_ABSTRACT_2_reg_t;

typedef union {
    uint32_t val;
    TT_DEBUG_MODULE_SBUS_ABSTRACT_2_reg_t f;
} TT_DEBUG_MODULE_SBUS_ABSTRACT_2_reg_u;

#define TT_DEBUG_MODULE_SBUS_ABSTRACT_2_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t debug_impebreak : 32;
} TT_DEBUG_MODULE_SBUS_IMPEBREAK_reg_t;

typedef union {
    uint32_t val;
    TT_DEBUG_MODULE_SBUS_IMPEBREAK_reg_t f;
} TT_DEBUG_MODULE_SBUS_IMPEBREAK_reg_u;

#define TT_DEBUG_MODULE_SBUS_IMPEBREAK_REG_DEFAULT (0x00100073)

typedef struct {
    uint64_t debug_data_0 : 8;
    uint64_t debug_data_1 : 8;
    uint64_t debug_data_2 : 8;
    uint64_t debug_data_3 : 8;
    uint64_t debug_data_4 : 8;
    uint64_t debug_data_5 : 8;
    uint64_t debug_data_6 : 8;
    uint64_t debug_data_7 : 8;
    uint64_t debug_data_8 : 8;
    uint64_t debug_data_9 : 8;
    uint64_t debug_data_10 : 8;
    uint64_t debug_data_11 : 8;
    uint64_t debug_data_12 : 8;
    uint64_t debug_data_13 : 8;
    uint64_t debug_data_14 : 8;
    uint64_t debug_data_15 : 8;
} TT_DEBUG_MODULE_SBUS_DATA_reg_t;

typedef union {
    uint64_t val[2];
    TT_DEBUG_MODULE_SBUS_DATA_reg_t f;
} TT_DEBUG_MODULE_SBUS_DATA_reg_u;

#define TT_DEBUG_MODULE_SBUS_DATA_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t debug_flags_0 : 8;
    uint64_t debug_flags_1 : 8;
    uint64_t debug_flags_2 : 8;
    uint64_t debug_flags_3 : 8;
    uint64_t debug_flags_4 : 8;
    uint64_t debug_flags_5 : 8;
    uint64_t debug_flags_6 : 8;
    uint64_t debug_flags_7 : 8;
} TT_DEBUG_MODULE_SBUS_FLAGS_reg_t;

typedef union {
    uint64_t val;
    TT_DEBUG_MODULE_SBUS_FLAGS_reg_t f;
} TT_DEBUG_MODULE_SBUS_FLAGS_reg_u;

#define TT_DEBUG_MODULE_SBUS_FLAGS_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t value : 1;
    uint32_t rsvd0 : 31;
} CLINT_MSIP_reg_t;

typedef union {
    uint32_t val;
    CLINT_MSIP_reg_t f;
} CLINT_MSIP_reg_u;

#define CLINT_MSIP_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t count : 64;
} CLINT_MTIMECMP_reg_t;

typedef union {
    uint64_t val;
    CLINT_MTIMECMP_reg_t f;
} CLINT_MTIMECMP_reg_u;

#define CLINT_MTIMECMP_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t count : 64;
} CLINT_MTIME_reg_t;

typedef union {
    uint64_t val;
    CLINT_MTIME_reg_t f;
} CLINT_MTIME_reg_u;

#define CLINT_MTIME_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t value : 3;
} PLIC_PRIORITY_reg_t;

typedef union {
    uint32_t val;
    PLIC_PRIORITY_reg_t f;
} PLIC_PRIORITY_reg_u;

#define PLIC_PRIORITY_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t value : 32;
} PLIC_PENDING_reg_t;

typedef union {
    uint32_t val;
    PLIC_PENDING_reg_t f;
} PLIC_PENDING_reg_u;

#define PLIC_PENDING_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t value : 32;
} PLIC_ENABLE_reg_t;

typedef union {
    uint32_t val;
    PLIC_ENABLE_reg_t f;
} PLIC_ENABLE_reg_u;

#define PLIC_ENABLE_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t value : 3;
} PLIC_THRESHOLD_reg_t;

typedef union {
    uint32_t val;
    PLIC_THRESHOLD_reg_t f;
} PLIC_THRESHOLD_reg_u;

#define PLIC_THRESHOLD_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t value : 32;
} PLIC_CLAIM_COMPLETE_reg_t;

typedef union {
    uint32_t val;
    PLIC_CLAIM_COMPLETE_reg_t f;
} PLIC_CLAIM_COMPLETE_reg_u;

#define PLIC_CLAIM_COMPLETE_REG_DEFAULT (0x00000000)

typedef struct {
    EDC_BIU_REGFILE_ID_reg_u edc_biu_id;
    EDC_BIU_REGFILE_STAT_reg_u edc_biu_stat;
    EDC_BIU_REGFILE_CTRL_reg_u edc_biu_ctrl;
    EDC_BIU_REGFILE_IRQ_EN_reg_u edc_biu_irq_en;
    EDC_BIU_REGFILE_HEADER0_reg_u edc_biu_rsp_hdr0;
    EDC_BIU_REGFILE_HEADER1_reg_u edc_biu_rsp_hdr1;
    EDC_BIU_REGFILE_PAYLOAD_reg_u edc_biu_rsp_data[4];
    EDC_BIU_REGFILE_HEADER0_reg_u edc_biu_req_hdr0;
    EDC_BIU_REGFILE_HEADER1_reg_u edc_biu_req_hdr1;
    EDC_BIU_REGFILE_PAYLOAD_reg_u edc_biu_req_data[4];
    TT_CLUSTER_CTRL_RESET_VECTOR_reg_u tt_cluster_ctrl_reset_vector[8];
    TT_CLUSTER_CTRL_SCRATCH_reg_u tt_cluster_ctrl_scratch[32];
    TT_CLUSTER_CTRL_ROCC_MEM_CHICKEN_reg_u tt_cluster_ctrl_rocc_mem_chicken;
    TT_CLUSTER_CTRL_SCATTER_LIST_MAGIC_NUM_reg_u tt_cluster_ctrl_scatter_list_magic_num_lo;
    TT_CLUSTER_CTRL_SCATTER_LIST_MAGIC_NUM_reg_u tt_cluster_ctrl_scatter_list_magic_num_hi;
    TT_CLUSTER_CTRL_CLOCK_GATING_reg_u tt_cluster_ctrl_clock_gating;
    TT_CLUSTER_CTRL_CLOCK_GATING_HYST_reg_u tt_cluster_ctrl_clock_gating_hyst;
    TT_CLUSTER_CTRL_WB_PC_REG_reg_u tt_cluster_ctrl_wb_pc_reg_c0;
    TT_CLUSTER_CTRL_WB_PC_REG_reg_u tt_cluster_ctrl_wb_pc_reg_c1;
    TT_CLUSTER_CTRL_WB_PC_REG_reg_u tt_cluster_ctrl_wb_pc_reg_c2;
    TT_CLUSTER_CTRL_WB_PC_REG_reg_u tt_cluster_ctrl_wb_pc_reg_c3;
    TT_CLUSTER_CTRL_WB_PC_REG_reg_u tt_cluster_ctrl_wb_pc_reg_c4;
    TT_CLUSTER_CTRL_WB_PC_REG_reg_u tt_cluster_ctrl_wb_pc_reg_c5;
    TT_CLUSTER_CTRL_WB_PC_REG_reg_u tt_cluster_ctrl_wb_pc_reg_c6;
    TT_CLUSTER_CTRL_WB_PC_REG_reg_u tt_cluster_ctrl_wb_pc_reg_c7;
    TT_CLUSTER_CTRL_WB_PC_CTRL_reg_u tt_cluster_ctrl_wb_pc_ctrl;
    TT_CLUSTER_CTRL_ECC_PARITY_CONTROL_reg_u tt_cluster_ctrl_ecc_parity_control;
    TT_CLUSTER_CTRL_ECC_PARITY_STATUS_reg_u tt_cluster_ctrl_ecc_parity_status;
    TT_CLUSTER_CTRL_NOC_SNOOP_TL_MASTER_CFG_reg_u tt_cluster_ctrl_noc_snoop_tl_master_cfg;
    TT_CLUSTER_CTRL_ASSERTS_reg_u tt_cluster_ctrl_asserts;
    TT_CLUSTER_CTRL_PREFETCHER_CONTROL_reg_u tt_cluster_ctrl_prefetcher_control;
    TT_CLUSTER_CTRL_BUS_ERROR_UNIT_DATA_reg_u tt_cluster_ctrl_bus_error_unit_data_c0;
    TT_CLUSTER_CTRL_BUS_ERROR_UNIT_DATA_reg_u tt_cluster_ctrl_bus_error_unit_data_c1;
    TT_CLUSTER_CTRL_BUS_ERROR_UNIT_DATA_reg_u tt_cluster_ctrl_bus_error_unit_data_c2;
    TT_CLUSTER_CTRL_BUS_ERROR_UNIT_DATA_reg_u tt_cluster_ctrl_bus_error_unit_data_c3;
    TT_CLUSTER_CTRL_BUS_ERROR_UNIT_DATA_reg_u tt_cluster_ctrl_bus_error_unit_data_c4;
    TT_CLUSTER_CTRL_BUS_ERROR_UNIT_DATA_reg_u tt_cluster_ctrl_bus_error_unit_data_c5;
    TT_CLUSTER_CTRL_BUS_ERROR_UNIT_DATA_reg_u tt_cluster_ctrl_bus_error_unit_data_c6;
    TT_CLUSTER_CTRL_BUS_ERROR_UNIT_DATA_reg_u tt_cluster_ctrl_bus_error_unit_data_c7;
    TT_CLUSTER_CTRL_L2_DIR_ERRORS_reg_u tt_cluster_ctrl_l2_dir_errors[4];
    TT_CLUSTER_CTRL_L2_BANKS_ERRORS_reg_u tt_cluster_ctrl_l2_banks_errors[16];
    TT_CLUSTER_CTRL_DEBUG_DMACTIVE_reg_u tt_cluster_ctrl_debug_dmactive;
    TT_CLUSTER_CTRL_DEBUG_DMACTIVEACK_reg_u tt_cluster_ctrl_debug_dmactiveack;
    T6_L1_CSR_GROUP_HASH_FN_CTRL_reg_u t6_l1_csr_group_hash_fn_ctrl;
    T6_L1_CSR_GROUP_HASH_FN_MASK_reg_u t6_l1_csr_group_hash_fn0_mask;
    T6_L1_CSR_GROUP_HASH_FN_MATCH_reg_u t6_l1_csr_group_hash_fn0_match;
    T6_L1_CSR_GROUP_HASH_FN_ADDR_reg_u t6_l1_csr_group_hash_fn0_addr4;
    T6_L1_CSR_GROUP_HASH_FN_ADDR_reg_u t6_l1_csr_group_hash_fn0_addr5;
    T6_L1_CSR_GROUP_HASH_FN_ADDR_reg_u t6_l1_csr_group_hash_fn0_addr6;
    T6_L1_CSR_GROUP_HASH_FN_ADDR_reg_u t6_l1_csr_group_hash_fn0_addr7;
    T6_L1_CSR_GROUP_HASH_FN_ADDR_reg_u t6_l1_csr_group_hash_fn0_addr8;
    T6_L1_CSR_GROUP_HASH_FN_ADDR_reg_u t6_l1_csr_group_hash_fn0_addr9;
    T6_L1_CSR_GROUP_HASH_FN_ADDR_reg_u t6_l1_csr_group_hash_fn0_addr10;
    T6_L1_CSR_GROUP_HASH_FN_ADDR_reg_u t6_l1_csr_group_hash_fn0_addr11;
    T6_L1_CSR_GROUP_HASH_FN_SWAP_reg_u t6_l1_csr_group_hash_fn0_swap_addr10;
    T6_L1_CSR_GROUP_HASH_FN_SWAP_reg_u t6_l1_csr_group_hash_fn0_swap_addr11;
    T6_L1_CSR_GROUP_HASH_FN_SWAP_reg_u t6_l1_csr_group_hash_fn0_swap_addr12;
    T6_L1_CSR_GROUP_HASH_FN_SWAP_reg_u t6_l1_csr_group_hash_fn0_swap_addr13;
    T6_L1_CSR_GROUP_HASH_FN_SWAP_reg_u t6_l1_csr_group_hash_fn0_swap_addr14;
    T6_L1_CSR_GROUP_HASH_FN_SWAP_reg_u t6_l1_csr_group_hash_fn0_swap_addr15;
    T6_L1_CSR_GROUP_HASH_FN_SWAP_reg_u t6_l1_csr_group_hash_fn0_swap_addr16;
    T6_L1_CSR_GROUP_HASH_FN_SWAP_reg_u t6_l1_csr_group_hash_fn0_swap_addr17;
    T6_L1_CSR_GROUP_HASH_FN_SWAP_reg_u t6_l1_csr_group_hash_fn0_swap_addr18;
    T6_L1_CSR_GROUP_HASH_FN_SWAP_reg_u t6_l1_csr_group_hash_fn0_swap_addr19;
    T6_L1_CSR_GROUP_HASH_FN_SWAP_reg_u t6_l1_csr_group_hash_fn0_swap_addr20;
    T6_L1_CSR_GROUP_HASH_FN_SWAP_reg_u t6_l1_csr_group_hash_fn0_swap_addr21;
    T6_L1_CSR_GROUP_HASH_FN_MASK_reg_u t6_l1_csr_group_hash_fn1_mask;
    T6_L1_CSR_GROUP_HASH_FN_MATCH_reg_u t6_l1_csr_group_hash_fn1_match;
    T6_L1_CSR_GROUP_HASH_FN_ADDR_reg_u t6_l1_csr_group_hash_fn1_addr4;
    T6_L1_CSR_GROUP_HASH_FN_ADDR_reg_u t6_l1_csr_group_hash_fn1_addr5;
    T6_L1_CSR_GROUP_HASH_FN_ADDR_reg_u t6_l1_csr_group_hash_fn1_addr6;
    T6_L1_CSR_GROUP_HASH_FN_ADDR_reg_u t6_l1_csr_group_hash_fn1_addr7;
    T6_L1_CSR_GROUP_HASH_FN_ADDR_reg_u t6_l1_csr_group_hash_fn1_addr8;
    T6_L1_CSR_GROUP_HASH_FN_ADDR_reg_u t6_l1_csr_group_hash_fn1_addr9;
    T6_L1_CSR_GROUP_HASH_FN_ADDR_reg_u t6_l1_csr_group_hash_fn1_addr10;
    T6_L1_CSR_GROUP_HASH_FN_ADDR_reg_u t6_l1_csr_group_hash_fn1_addr11;
    T6_L1_CSR_GROUP_HASH_FN_SWAP_reg_u t6_l1_csr_group_hash_fn1_swap_addr10;
    T6_L1_CSR_GROUP_HASH_FN_SWAP_reg_u t6_l1_csr_group_hash_fn1_swap_addr11;
    T6_L1_CSR_GROUP_HASH_FN_SWAP_reg_u t6_l1_csr_group_hash_fn1_swap_addr12;
    T6_L1_CSR_GROUP_HASH_FN_SWAP_reg_u t6_l1_csr_group_hash_fn1_swap_addr13;
    T6_L1_CSR_GROUP_HASH_FN_SWAP_reg_u t6_l1_csr_group_hash_fn1_swap_addr14;
    T6_L1_CSR_GROUP_HASH_FN_SWAP_reg_u t6_l1_csr_group_hash_fn1_swap_addr15;
    T6_L1_CSR_GROUP_HASH_FN_SWAP_reg_u t6_l1_csr_group_hash_fn1_swap_addr16;
    T6_L1_CSR_GROUP_HASH_FN_SWAP_reg_u t6_l1_csr_group_hash_fn1_swap_addr17;
    T6_L1_CSR_GROUP_HASH_FN_SWAP_reg_u t6_l1_csr_group_hash_fn1_swap_addr18;
    T6_L1_CSR_GROUP_HASH_FN_SWAP_reg_u t6_l1_csr_group_hash_fn1_swap_addr19;
    T6_L1_CSR_GROUP_HASH_FN_SWAP_reg_u t6_l1_csr_group_hash_fn1_swap_addr20;
    T6_L1_CSR_GROUP_HASH_FN_SWAP_reg_u t6_l1_csr_group_hash_fn1_swap_addr21;
    T6_L1_CSR_IN_ORDER_MASK_reg_u t6_l1_csr_in_order_mask;
    T6_L1_CSR_IN_ORDER_MATCH_reg_u t6_l1_csr_in_order_match;
    T6_L1_CSR_PORT_CTRL_reg_u t6_l1_csr_rw_port_ctrl[6];
    T6_L1_CSR_PORT_STATUS_reg_u t6_l1_csr_rw_port_status_noc_atomic;
    T6_L1_CSR_PORT_CTRL_reg_u t6_l1_csr_rd_port_ctrl[8];
    T6_L1_CSR_PORT_CTRL_reg_u t6_l1_csr_wr_port_ctrl[8];
    T6_L1_CSR_PORT_STATUS_reg_u t6_l1_csr_wr_port_status[8];
    TT_CLUSTER_CTRL_DEBUG_SNOOP_reg_u tt_cluster_ctrl_debug_snoop;
    TT_CLUSTER_CTRL_OVERLAY_INFO_reg_u tt_cluster_ctrl_overlay_info;
    TT_CLUSTER_CTRL_SW_RAS_reg_u tt_cluster_ctrl_sw_ras;
    TT_CLUSTER_CTRL_SBUS_RSINK_RESET_FALLBACK_reg_u tt_cluster_ctrl_sbus_rsink_reset_fallback;
    TT_CLUSTER_CTRL_OVERLAY_CHICKEN_BITS_reg_u tt_cluster_ctrl_overlay_chicken_bits;
    TT_CLUSTER_CTRL_L1_ACCESSIBLE_REGION_reg_u tt_cluster_ctrl_l1_accessible_region;
    TT_CLUSTER_CTRL_L1_REGION_ERROR_reg_u tt_cluster_ctrl_l1_region_error;
    TILE_COUNTER_RESET_reg_u tile_counters_0__reset;
    TILE_COUNTER_POSTED_reg_u tile_counters_0__posted;
    TILE_COUNTER_ACKED_reg_u tile_counters_0__acked;
    TILE_COUNTER_BUFFER_CAPACITY_reg_u tile_counters_0__buffer_capacity;
    TILE_COUNTER_READ_POSTED_reg_u tile_counters_0__read_posted;
    TILE_COUNTER_READ_ACKED_reg_u tile_counters_0__read_acked;
    TILE_COUNTER_ERROR_STATUS_reg_u tile_counters_0__error_status;
    TILE_COUNTER_TILES_AVAIL_THRESHOLD_reg_u tile_counters_0__tiles_avail_threshold;
    TILE_COUNTER_TILES_FREE_THRESHOLD_reg_u tile_counters_0__tiles_free_threshold;
    TILE_COUNTER_RESET_reg_u tile_counters_1__reset;
    TILE_COUNTER_POSTED_reg_u tile_counters_1__posted;
    TILE_COUNTER_ACKED_reg_u tile_counters_1__acked;
    TILE_COUNTER_BUFFER_CAPACITY_reg_u tile_counters_1__buffer_capacity;
    TILE_COUNTER_READ_POSTED_reg_u tile_counters_1__read_posted;
    TILE_COUNTER_READ_ACKED_reg_u tile_counters_1__read_acked;
    TILE_COUNTER_ERROR_STATUS_reg_u tile_counters_1__error_status;
    TILE_COUNTER_TILES_AVAIL_THRESHOLD_reg_u tile_counters_1__tiles_avail_threshold;
    TILE_COUNTER_TILES_FREE_THRESHOLD_reg_u tile_counters_1__tiles_free_threshold;
    TILE_COUNTER_RESET_reg_u tile_counters_2__reset;
    TILE_COUNTER_POSTED_reg_u tile_counters_2__posted;
    TILE_COUNTER_ACKED_reg_u tile_counters_2__acked;
    TILE_COUNTER_BUFFER_CAPACITY_reg_u tile_counters_2__buffer_capacity;
    TILE_COUNTER_READ_POSTED_reg_u tile_counters_2__read_posted;
    TILE_COUNTER_READ_ACKED_reg_u tile_counters_2__read_acked;
    TILE_COUNTER_ERROR_STATUS_reg_u tile_counters_2__error_status;
    TILE_COUNTER_TILES_AVAIL_THRESHOLD_reg_u tile_counters_2__tiles_avail_threshold;
    TILE_COUNTER_TILES_FREE_THRESHOLD_reg_u tile_counters_2__tiles_free_threshold;
    TILE_COUNTER_RESET_reg_u tile_counters_3__reset;
    TILE_COUNTER_POSTED_reg_u tile_counters_3__posted;
    TILE_COUNTER_ACKED_reg_u tile_counters_3__acked;
    TILE_COUNTER_BUFFER_CAPACITY_reg_u tile_counters_3__buffer_capacity;
    TILE_COUNTER_READ_POSTED_reg_u tile_counters_3__read_posted;
    TILE_COUNTER_READ_ACKED_reg_u tile_counters_3__read_acked;
    TILE_COUNTER_ERROR_STATUS_reg_u tile_counters_3__error_status;
    TILE_COUNTER_TILES_AVAIL_THRESHOLD_reg_u tile_counters_3__tiles_avail_threshold;
    TILE_COUNTER_TILES_FREE_THRESHOLD_reg_u tile_counters_3__tiles_free_threshold;
    TILE_COUNTER_RESET_reg_u tile_counters_4__reset;
    TILE_COUNTER_POSTED_reg_u tile_counters_4__posted;
    TILE_COUNTER_ACKED_reg_u tile_counters_4__acked;
    TILE_COUNTER_BUFFER_CAPACITY_reg_u tile_counters_4__buffer_capacity;
    TILE_COUNTER_READ_POSTED_reg_u tile_counters_4__read_posted;
    TILE_COUNTER_READ_ACKED_reg_u tile_counters_4__read_acked;
    TILE_COUNTER_ERROR_STATUS_reg_u tile_counters_4__error_status;
    TILE_COUNTER_TILES_AVAIL_THRESHOLD_reg_u tile_counters_4__tiles_avail_threshold;
    TILE_COUNTER_TILES_FREE_THRESHOLD_reg_u tile_counters_4__tiles_free_threshold;
    TILE_COUNTER_RESET_reg_u tile_counters_5__reset;
    TILE_COUNTER_POSTED_reg_u tile_counters_5__posted;
    TILE_COUNTER_ACKED_reg_u tile_counters_5__acked;
    TILE_COUNTER_BUFFER_CAPACITY_reg_u tile_counters_5__buffer_capacity;
    TILE_COUNTER_READ_POSTED_reg_u tile_counters_5__read_posted;
    TILE_COUNTER_READ_ACKED_reg_u tile_counters_5__read_acked;
    TILE_COUNTER_ERROR_STATUS_reg_u tile_counters_5__error_status;
    TILE_COUNTER_TILES_AVAIL_THRESHOLD_reg_u tile_counters_5__tiles_avail_threshold;
    TILE_COUNTER_TILES_FREE_THRESHOLD_reg_u tile_counters_5__tiles_free_threshold;
    TILE_COUNTER_RESET_reg_u tile_counters_6__reset;
    TILE_COUNTER_POSTED_reg_u tile_counters_6__posted;
    TILE_COUNTER_ACKED_reg_u tile_counters_6__acked;
    TILE_COUNTER_BUFFER_CAPACITY_reg_u tile_counters_6__buffer_capacity;
    TILE_COUNTER_READ_POSTED_reg_u tile_counters_6__read_posted;
    TILE_COUNTER_READ_ACKED_reg_u tile_counters_6__read_acked;
    TILE_COUNTER_ERROR_STATUS_reg_u tile_counters_6__error_status;
    TILE_COUNTER_TILES_AVAIL_THRESHOLD_reg_u tile_counters_6__tiles_avail_threshold;
    TILE_COUNTER_TILES_FREE_THRESHOLD_reg_u tile_counters_6__tiles_free_threshold;
    TILE_COUNTER_RESET_reg_u tile_counters_7__reset;
    TILE_COUNTER_POSTED_reg_u tile_counters_7__posted;
    TILE_COUNTER_ACKED_reg_u tile_counters_7__acked;
    TILE_COUNTER_BUFFER_CAPACITY_reg_u tile_counters_7__buffer_capacity;
    TILE_COUNTER_READ_POSTED_reg_u tile_counters_7__read_posted;
    TILE_COUNTER_READ_ACKED_reg_u tile_counters_7__read_acked;
    TILE_COUNTER_ERROR_STATUS_reg_u tile_counters_7__error_status;
    TILE_COUNTER_TILES_AVAIL_THRESHOLD_reg_u tile_counters_7__tiles_avail_threshold;
    TILE_COUNTER_TILES_FREE_THRESHOLD_reg_u tile_counters_7__tiles_free_threshold;
    TILE_COUNTER_RESET_reg_u tile_counters_8__reset;
    TILE_COUNTER_POSTED_reg_u tile_counters_8__posted;
    TILE_COUNTER_ACKED_reg_u tile_counters_8__acked;
    TILE_COUNTER_BUFFER_CAPACITY_reg_u tile_counters_8__buffer_capacity;
    TILE_COUNTER_READ_POSTED_reg_u tile_counters_8__read_posted;
    TILE_COUNTER_READ_ACKED_reg_u tile_counters_8__read_acked;
    TILE_COUNTER_ERROR_STATUS_reg_u tile_counters_8__error_status;
    TILE_COUNTER_TILES_AVAIL_THRESHOLD_reg_u tile_counters_8__tiles_avail_threshold;
    TILE_COUNTER_TILES_FREE_THRESHOLD_reg_u tile_counters_8__tiles_free_threshold;
    TILE_COUNTER_RESET_reg_u tile_counters_9__reset;
    TILE_COUNTER_POSTED_reg_u tile_counters_9__posted;
    TILE_COUNTER_ACKED_reg_u tile_counters_9__acked;
    TILE_COUNTER_BUFFER_CAPACITY_reg_u tile_counters_9__buffer_capacity;
    TILE_COUNTER_READ_POSTED_reg_u tile_counters_9__read_posted;
    TILE_COUNTER_READ_ACKED_reg_u tile_counters_9__read_acked;
    TILE_COUNTER_ERROR_STATUS_reg_u tile_counters_9__error_status;
    TILE_COUNTER_TILES_AVAIL_THRESHOLD_reg_u tile_counters_9__tiles_avail_threshold;
    TILE_COUNTER_TILES_FREE_THRESHOLD_reg_u tile_counters_9__tiles_free_threshold;
    TILE_COUNTER_RESET_reg_u tile_counters_10__reset;
    TILE_COUNTER_POSTED_reg_u tile_counters_10__posted;
    TILE_COUNTER_ACKED_reg_u tile_counters_10__acked;
    TILE_COUNTER_BUFFER_CAPACITY_reg_u tile_counters_10__buffer_capacity;
    TILE_COUNTER_READ_POSTED_reg_u tile_counters_10__read_posted;
    TILE_COUNTER_READ_ACKED_reg_u tile_counters_10__read_acked;
    TILE_COUNTER_ERROR_STATUS_reg_u tile_counters_10__error_status;
    TILE_COUNTER_TILES_AVAIL_THRESHOLD_reg_u tile_counters_10__tiles_avail_threshold;
    TILE_COUNTER_TILES_FREE_THRESHOLD_reg_u tile_counters_10__tiles_free_threshold;
    TILE_COUNTER_RESET_reg_u tile_counters_11__reset;
    TILE_COUNTER_POSTED_reg_u tile_counters_11__posted;
    TILE_COUNTER_ACKED_reg_u tile_counters_11__acked;
    TILE_COUNTER_BUFFER_CAPACITY_reg_u tile_counters_11__buffer_capacity;
    TILE_COUNTER_READ_POSTED_reg_u tile_counters_11__read_posted;
    TILE_COUNTER_READ_ACKED_reg_u tile_counters_11__read_acked;
    TILE_COUNTER_ERROR_STATUS_reg_u tile_counters_11__error_status;
    TILE_COUNTER_TILES_AVAIL_THRESHOLD_reg_u tile_counters_11__tiles_avail_threshold;
    TILE_COUNTER_TILES_FREE_THRESHOLD_reg_u tile_counters_11__tiles_free_threshold;
    TILE_COUNTER_RESET_reg_u tile_counters_12__reset;
    TILE_COUNTER_POSTED_reg_u tile_counters_12__posted;
    TILE_COUNTER_ACKED_reg_u tile_counters_12__acked;
    TILE_COUNTER_BUFFER_CAPACITY_reg_u tile_counters_12__buffer_capacity;
    TILE_COUNTER_READ_POSTED_reg_u tile_counters_12__read_posted;
    TILE_COUNTER_READ_ACKED_reg_u tile_counters_12__read_acked;
    TILE_COUNTER_ERROR_STATUS_reg_u tile_counters_12__error_status;
    TILE_COUNTER_TILES_AVAIL_THRESHOLD_reg_u tile_counters_12__tiles_avail_threshold;
    TILE_COUNTER_TILES_FREE_THRESHOLD_reg_u tile_counters_12__tiles_free_threshold;
    TILE_COUNTER_RESET_reg_u tile_counters_13__reset;
    TILE_COUNTER_POSTED_reg_u tile_counters_13__posted;
    TILE_COUNTER_ACKED_reg_u tile_counters_13__acked;
    TILE_COUNTER_BUFFER_CAPACITY_reg_u tile_counters_13__buffer_capacity;
    TILE_COUNTER_READ_POSTED_reg_u tile_counters_13__read_posted;
    TILE_COUNTER_READ_ACKED_reg_u tile_counters_13__read_acked;
    TILE_COUNTER_ERROR_STATUS_reg_u tile_counters_13__error_status;
    TILE_COUNTER_TILES_AVAIL_THRESHOLD_reg_u tile_counters_13__tiles_avail_threshold;
    TILE_COUNTER_TILES_FREE_THRESHOLD_reg_u tile_counters_13__tiles_free_threshold;
    TILE_COUNTER_RESET_reg_u tile_counters_14__reset;
    TILE_COUNTER_POSTED_reg_u tile_counters_14__posted;
    TILE_COUNTER_ACKED_reg_u tile_counters_14__acked;
    TILE_COUNTER_BUFFER_CAPACITY_reg_u tile_counters_14__buffer_capacity;
    TILE_COUNTER_READ_POSTED_reg_u tile_counters_14__read_posted;
    TILE_COUNTER_READ_ACKED_reg_u tile_counters_14__read_acked;
    TILE_COUNTER_ERROR_STATUS_reg_u tile_counters_14__error_status;
    TILE_COUNTER_TILES_AVAIL_THRESHOLD_reg_u tile_counters_14__tiles_avail_threshold;
    TILE_COUNTER_TILES_FREE_THRESHOLD_reg_u tile_counters_14__tiles_free_threshold;
    TILE_COUNTER_RESET_reg_u tile_counters_15__reset;
    TILE_COUNTER_POSTED_reg_u tile_counters_15__posted;
    TILE_COUNTER_ACKED_reg_u tile_counters_15__acked;
    TILE_COUNTER_BUFFER_CAPACITY_reg_u tile_counters_15__buffer_capacity;
    TILE_COUNTER_READ_POSTED_reg_u tile_counters_15__read_posted;
    TILE_COUNTER_READ_ACKED_reg_u tile_counters_15__read_acked;
    TILE_COUNTER_ERROR_STATUS_reg_u tile_counters_15__error_status;
    TILE_COUNTER_TILES_AVAIL_THRESHOLD_reg_u tile_counters_15__tiles_avail_threshold;
    TILE_COUNTER_TILES_FREE_THRESHOLD_reg_u tile_counters_15__tiles_free_threshold;
    TT_ROCC_CMD_BUF_IE_reg_u tt_rocc_cpu0_cmd_buf_r_ie;
    TT_ROCC_CMD_BUF_IP_reg_u tt_rocc_cpu0_cmd_buf_r_ip;
    TT_ROCC_CMD_BUF_WR_SENT_TR_ID_reg_u tt_rocc_cpu0_cmd_buf_r_wr_sent_tr_id;
    TT_ROCC_CMD_BUF_TR_ACK_TR_ID_reg_u tt_rocc_cpu0_cmd_buf_r_tr_ack_tr_id;
    TT_ROCC_CMD_BUF_SRC_ADDR_reg_u tt_rocc_cpu0_cmd_buf_r_src_addr;
    TT_ROCC_CMD_BUF_SRC_BASE_reg_u tt_rocc_cpu0_cmd_buf_r_src_base;
    TT_ROCC_CMD_BUF_SRC_SIZE_reg_u tt_rocc_cpu0_cmd_buf_r_src_size;
    TT_ROCC_CMD_BUF_SRC_COORD_reg_u tt_rocc_cpu0_cmd_buf_r_src_coord;
    TT_ROCC_CMD_BUF_DEST_ADDR_reg_u tt_rocc_cpu0_cmd_buf_r_dest_addr;
    TT_ROCC_CMD_BUF_DEST_BASE_reg_u tt_rocc_cpu0_cmd_buf_r_dest_base;
    TT_ROCC_CMD_BUF_DEST_SIZE_reg_u tt_rocc_cpu0_cmd_buf_r_dest_size;
    TT_ROCC_CMD_BUF_DEST_COORD_reg_u tt_rocc_cpu0_cmd_buf_r_dest_coord;
    TT_ROCC_CMD_BUF_LEN_BYTES_reg_u tt_rocc_cpu0_cmd_buf_r_len_bytes;
    TT_ROCC_CMD_BUF_REQ_VC_reg_u tt_rocc_cpu0_cmd_buf_r_req_vc;
    TT_ROCC_CMD_BUF_REQ_VC_BASE_reg_u tt_rocc_cpu0_cmd_buf_r_req_vc_base;
    TT_ROCC_CMD_BUF_REQ_VC_SIZE_reg_u tt_rocc_cpu0_cmd_buf_r_req_vc_size;
    TT_ROCC_CMD_BUF_RESP_VC_reg_u tt_rocc_cpu0_cmd_buf_r_resp_vc;
    TT_ROCC_CMD_BUF_RESP_VC_BASE_reg_u tt_rocc_cpu0_cmd_buf_r_resp_vc_base;
    TT_ROCC_CMD_BUF_RESP_VC_SIZE_reg_u tt_rocc_cpu0_cmd_buf_r_resp_vc_size;
    TT_ROCC_CMD_BUF_TR_ID_reg_u tt_rocc_cpu0_cmd_buf_r_tr_id;
    TT_ROCC_CMD_BUF_TR_ID_BASE_reg_u tt_rocc_cpu0_cmd_buf_r_tr_id_base;
    TT_ROCC_CMD_BUF_TR_ID_SIZE_reg_u tt_rocc_cpu0_cmd_buf_r_tr_id_size;
    TT_ROCC_CMD_BUF_MCAST_EXCLUDE_reg_u tt_rocc_cpu0_cmd_buf_r_mcast_exclude;
    TT_ROCC_CMD_BUF_SCATTER_LIST_ADDR_reg_u tt_rocc_cpu0_cmd_buf_r_scatter_list_addr;
    TT_ROCC_CMD_BUF_SCATTER_BASE_ADDR_reg_u tt_rocc_cpu0_cmd_buf_r_scatter_base_addr;
    TT_ROCC_CMD_BUF_SCATTER_INDEX_reg_u tt_rocc_cpu0_cmd_buf_r_scatter_index;
    TT_ROCC_CMD_BUF_SCATTER_TIMES_reg_u tt_rocc_cpu0_cmd_buf_r_scatter_times;
    TT_ROCC_CMD_BUF_SCATTER_ADDR_reg_u tt_rocc_cpu0_cmd_buf_r_scatter_addr[4];
    TT_ROCC_CMD_BUF_INLINE_DATA_reg_u tt_rocc_cpu0_cmd_buf_r_inline_data;
    TT_ROCC_CMD_BUF_MAX_BYTES_IN_PACKET_reg_u tt_rocc_cpu0_cmd_buf_r_max_bytes_in_packet;
    TT_ROCC_CMD_BUF_MCAST_DESTS_reg_u tt_rocc_cpu0_cmd_buf_r_mcast_dests;
    TT_ROCC_CMD_BUF_L1_ACCUM_CFG_reg_u tt_rocc_cpu0_cmd_buf_r_l1_accum_cfg;
    TT_ROCC_CMD_BUF_AXI_OPT_1_reg_u tt_rocc_cpu0_cmd_buf_r_axi_opt_1;
    TT_ROCC_CMD_BUF_AXI_OPT_2_reg_u tt_rocc_cpu0_cmd_buf_r_axi_opt_2;
    TT_ROCC_CMD_BUF_AUTOINC_reg_u tt_rocc_cpu0_cmd_buf_r_autoinc;
    TT_ROCC_CMD_BUF_PACKET_TAGS_reg_u tt_rocc_cpu0_cmd_buf_r_packet_tags;
    TT_ROCC_CMD_BUF_DEBUG_reg_u tt_rocc_cpu0_cmd_buf_r_debug;
    TT_ROCC_CMD_BUF_MISC_reg_u tt_rocc_cpu0_cmd_buf_r_misc;
    TT_ROCC_CMD_BUF_PER_TR_ID_IE_0_reg_u tt_rocc_cpu0_cmd_buf_r_per_tr_id_ie_0;
    TT_ROCC_CMD_BUF_PER_TR_ID_IE_1_reg_u tt_rocc_cpu0_cmd_buf_r_per_tr_id_ie_1;
    TT_ROCC_CMD_BUF_PER_TR_ID_IE_2_reg_u tt_rocc_cpu0_cmd_buf_r_per_tr_id_ie_2;
    TT_ROCC_CMD_BUF_PER_TR_ID_IP_0_reg_u tt_rocc_cpu0_cmd_buf_r_per_tr_id_ip_0;
    TT_ROCC_CMD_BUF_PER_TR_ID_IP_1_reg_u tt_rocc_cpu0_cmd_buf_r_per_tr_id_ip_1;
    TT_ROCC_CMD_BUF_PER_TR_ID_IP_2_reg_u tt_rocc_cpu0_cmd_buf_r_per_tr_id_ip_2;
    TT_ROCC_CMD_BUF_IE_reg_u tt_rocc_cpu0_cmd_buf_w_ie;
    TT_ROCC_CMD_BUF_IP_reg_u tt_rocc_cpu0_cmd_buf_w_ip;
    TT_ROCC_CMD_BUF_WR_SENT_TR_ID_reg_u tt_rocc_cpu0_cmd_buf_w_wr_sent_tr_id;
    TT_ROCC_CMD_BUF_TR_ACK_TR_ID_reg_u tt_rocc_cpu0_cmd_buf_w_tr_ack_tr_id;
    TT_ROCC_CMD_BUF_SRC_ADDR_reg_u tt_rocc_cpu0_cmd_buf_w_src_addr;
    TT_ROCC_CMD_BUF_SRC_BASE_reg_u tt_rocc_cpu0_cmd_buf_w_src_base;
    TT_ROCC_CMD_BUF_SRC_SIZE_reg_u tt_rocc_cpu0_cmd_buf_w_src_size;
    TT_ROCC_CMD_BUF_SRC_COORD_reg_u tt_rocc_cpu0_cmd_buf_w_src_coord;
    TT_ROCC_CMD_BUF_DEST_ADDR_reg_u tt_rocc_cpu0_cmd_buf_w_dest_addr;
    TT_ROCC_CMD_BUF_DEST_BASE_reg_u tt_rocc_cpu0_cmd_buf_w_dest_base;
    TT_ROCC_CMD_BUF_DEST_SIZE_reg_u tt_rocc_cpu0_cmd_buf_w_dest_size;
    TT_ROCC_CMD_BUF_DEST_COORD_reg_u tt_rocc_cpu0_cmd_buf_w_dest_coord;
    TT_ROCC_CMD_BUF_LEN_BYTES_reg_u tt_rocc_cpu0_cmd_buf_w_len_bytes;
    TT_ROCC_CMD_BUF_REQ_VC_reg_u tt_rocc_cpu0_cmd_buf_w_req_vc;
    TT_ROCC_CMD_BUF_REQ_VC_BASE_reg_u tt_rocc_cpu0_cmd_buf_w_req_vc_base;
    TT_ROCC_CMD_BUF_REQ_VC_SIZE_reg_u tt_rocc_cpu0_cmd_buf_w_req_vc_size;
    TT_ROCC_CMD_BUF_RESP_VC_reg_u tt_rocc_cpu0_cmd_buf_w_resp_vc;
    TT_ROCC_CMD_BUF_RESP_VC_BASE_reg_u tt_rocc_cpu0_cmd_buf_w_resp_vc_base;
    TT_ROCC_CMD_BUF_RESP_VC_SIZE_reg_u tt_rocc_cpu0_cmd_buf_w_resp_vc_size;
    TT_ROCC_CMD_BUF_TR_ID_reg_u tt_rocc_cpu0_cmd_buf_w_tr_id;
    TT_ROCC_CMD_BUF_TR_ID_BASE_reg_u tt_rocc_cpu0_cmd_buf_w_tr_id_base;
    TT_ROCC_CMD_BUF_TR_ID_SIZE_reg_u tt_rocc_cpu0_cmd_buf_w_tr_id_size;
    TT_ROCC_CMD_BUF_MCAST_EXCLUDE_reg_u tt_rocc_cpu0_cmd_buf_w_mcast_exclude;
    TT_ROCC_CMD_BUF_SCATTER_LIST_ADDR_reg_u tt_rocc_cpu0_cmd_buf_w_scatter_list_addr;
    TT_ROCC_CMD_BUF_SCATTER_BASE_ADDR_reg_u tt_rocc_cpu0_cmd_buf_w_scatter_base_addr;
    TT_ROCC_CMD_BUF_SCATTER_INDEX_reg_u tt_rocc_cpu0_cmd_buf_w_scatter_index;
    TT_ROCC_CMD_BUF_SCATTER_TIMES_reg_u tt_rocc_cpu0_cmd_buf_w_scatter_times;
    TT_ROCC_CMD_BUF_SCATTER_ADDR_reg_u tt_rocc_cpu0_cmd_buf_w_scatter_addr[4];
    TT_ROCC_CMD_BUF_INLINE_DATA_reg_u tt_rocc_cpu0_cmd_buf_w_inline_data;
    TT_ROCC_CMD_BUF_MAX_BYTES_IN_PACKET_reg_u tt_rocc_cpu0_cmd_buf_w_max_bytes_in_packet;
    TT_ROCC_CMD_BUF_MCAST_DESTS_reg_u tt_rocc_cpu0_cmd_buf_w_mcast_dests;
    TT_ROCC_CMD_BUF_L1_ACCUM_CFG_reg_u tt_rocc_cpu0_cmd_buf_w_l1_accum_cfg;
    TT_ROCC_CMD_BUF_AXI_OPT_1_reg_u tt_rocc_cpu0_cmd_buf_w_axi_opt_1;
    TT_ROCC_CMD_BUF_AXI_OPT_2_reg_u tt_rocc_cpu0_cmd_buf_w_axi_opt_2;
    TT_ROCC_CMD_BUF_AUTOINC_reg_u tt_rocc_cpu0_cmd_buf_w_autoinc;
    TT_ROCC_CMD_BUF_PACKET_TAGS_reg_u tt_rocc_cpu0_cmd_buf_w_packet_tags;
    TT_ROCC_CMD_BUF_DEBUG_reg_u tt_rocc_cpu0_cmd_buf_w_debug;
    TT_ROCC_CMD_BUF_MISC_reg_u tt_rocc_cpu0_cmd_buf_w_misc;
    TT_ROCC_CMD_BUF_PER_TR_ID_IE_0_reg_u tt_rocc_cpu0_cmd_buf_w_per_tr_id_ie_0;
    TT_ROCC_CMD_BUF_PER_TR_ID_IE_1_reg_u tt_rocc_cpu0_cmd_buf_w_per_tr_id_ie_1;
    TT_ROCC_CMD_BUF_PER_TR_ID_IE_2_reg_u tt_rocc_cpu0_cmd_buf_w_per_tr_id_ie_2;
    TT_ROCC_CMD_BUF_PER_TR_ID_IP_0_reg_u tt_rocc_cpu0_cmd_buf_w_per_tr_id_ip_0;
    TT_ROCC_CMD_BUF_PER_TR_ID_IP_1_reg_u tt_rocc_cpu0_cmd_buf_w_per_tr_id_ip_1;
    TT_ROCC_CMD_BUF_PER_TR_ID_IP_2_reg_u tt_rocc_cpu0_cmd_buf_w_per_tr_id_ip_2;
    TT_ROCC_ADDRESS_GEN_BANK_CURRENT_reg_u tt_rocc_cpu0_address_gen_r_src_bank_current;
    TT_ROCC_ADDRESS_GEN_BANK_BASE_reg_u tt_rocc_cpu0_address_gen_r_src_bank_base;
    TT_ROCC_ADDRESS_GEN_BANK_SIZE_reg_u tt_rocc_cpu0_address_gen_r_src_bank_size;
    TT_ROCC_ADDRESS_GEN_BANK_SKIP_reg_u tt_rocc_cpu0_address_gen_r_src_bank_skip;
    TT_ROCC_ADDRESS_GEN_INNER_STRIDE_reg_u tt_rocc_cpu0_address_gen_r_src_inner_stride;
    TT_ROCC_ADDRESS_GEN_INNER_END_reg_u tt_rocc_cpu0_address_gen_r_src_inner_end;
    TT_ROCC_ADDRESS_GEN_INNER_ADDRESS_reg_u tt_rocc_cpu0_address_gen_r_src_inner_address;
    TT_ROCC_ADDRESS_GEN_OUTER_STRIDE_reg_u tt_rocc_cpu0_address_gen_r_src_outer_stride;
    TT_ROCC_ADDRESS_GEN_OUTER_END_reg_u tt_rocc_cpu0_address_gen_r_src_outer_end;
    TT_ROCC_ADDRESS_GEN_OUTER_ADDRESS_reg_u tt_rocc_cpu0_address_gen_r_src_outer_address;
    TT_ROCC_ADDRESS_GEN_FACE_SIZE_reg_u tt_rocc_cpu0_address_gen_r_src_face_size;
    TT_ROCC_ADDRESS_GEN_BANK_CURRENT_reg_u tt_rocc_cpu0_address_gen_r_dest_bank_current;
    TT_ROCC_ADDRESS_GEN_BANK_BASE_reg_u tt_rocc_cpu0_address_gen_r_dest_bank_base;
    TT_ROCC_ADDRESS_GEN_BANK_SIZE_reg_u tt_rocc_cpu0_address_gen_r_dest_bank_size;
    TT_ROCC_ADDRESS_GEN_BANK_SKIP_reg_u tt_rocc_cpu0_address_gen_r_dest_bank_skip;
    TT_ROCC_ADDRESS_GEN_INNER_STRIDE_reg_u tt_rocc_cpu0_address_gen_r_dest_inner_stride;
    TT_ROCC_ADDRESS_GEN_INNER_END_reg_u tt_rocc_cpu0_address_gen_r_dest_inner_end;
    TT_ROCC_ADDRESS_GEN_INNER_ADDRESS_reg_u tt_rocc_cpu0_address_gen_r_dest_inner_address;
    TT_ROCC_ADDRESS_GEN_OUTER_STRIDE_reg_u tt_rocc_cpu0_address_gen_r_dest_outer_stride;
    TT_ROCC_ADDRESS_GEN_OUTER_END_reg_u tt_rocc_cpu0_address_gen_r_dest_outer_end;
    TT_ROCC_ADDRESS_GEN_OUTER_ADDRESS_reg_u tt_rocc_cpu0_address_gen_r_dest_outer_address;
    TT_ROCC_ADDRESS_GEN_FACE_SIZE_reg_u tt_rocc_cpu0_address_gen_r_dest_face_size;
    TT_ROCC_ADDRESS_GEN_GEN_ADDRESS_reg_u tt_rocc_cpu0_address_gen_r_src_gen_address;
    TT_ROCC_ADDRESS_GEN_GEN_ADDRESS_reg_u tt_rocc_cpu0_address_gen_r_dest_gen_address;
    TT_ROCC_ADDRESS_GEN_MISC_reg_u tt_rocc_cpu0_address_gen_r_misc;
    TT_ROCC_ADDRESS_GEN_BANK_CURRENT_reg_u tt_rocc_cpu0_address_gen_w_src_bank_current;
    TT_ROCC_ADDRESS_GEN_BANK_BASE_reg_u tt_rocc_cpu0_address_gen_w_src_bank_base;
    TT_ROCC_ADDRESS_GEN_BANK_SIZE_reg_u tt_rocc_cpu0_address_gen_w_src_bank_size;
    TT_ROCC_ADDRESS_GEN_BANK_SKIP_reg_u tt_rocc_cpu0_address_gen_w_src_bank_skip;
    TT_ROCC_ADDRESS_GEN_INNER_STRIDE_reg_u tt_rocc_cpu0_address_gen_w_src_inner_stride;
    TT_ROCC_ADDRESS_GEN_INNER_END_reg_u tt_rocc_cpu0_address_gen_w_src_inner_end;
    TT_ROCC_ADDRESS_GEN_INNER_ADDRESS_reg_u tt_rocc_cpu0_address_gen_w_src_inner_address;
    TT_ROCC_ADDRESS_GEN_OUTER_STRIDE_reg_u tt_rocc_cpu0_address_gen_w_src_outer_stride;
    TT_ROCC_ADDRESS_GEN_OUTER_END_reg_u tt_rocc_cpu0_address_gen_w_src_outer_end;
    TT_ROCC_ADDRESS_GEN_OUTER_ADDRESS_reg_u tt_rocc_cpu0_address_gen_w_src_outer_address;
    TT_ROCC_ADDRESS_GEN_FACE_SIZE_reg_u tt_rocc_cpu0_address_gen_w_src_face_size;
    TT_ROCC_ADDRESS_GEN_BANK_CURRENT_reg_u tt_rocc_cpu0_address_gen_w_dest_bank_current;
    TT_ROCC_ADDRESS_GEN_BANK_BASE_reg_u tt_rocc_cpu0_address_gen_w_dest_bank_base;
    TT_ROCC_ADDRESS_GEN_BANK_SIZE_reg_u tt_rocc_cpu0_address_gen_w_dest_bank_size;
    TT_ROCC_ADDRESS_GEN_BANK_SKIP_reg_u tt_rocc_cpu0_address_gen_w_dest_bank_skip;
    TT_ROCC_ADDRESS_GEN_INNER_STRIDE_reg_u tt_rocc_cpu0_address_gen_w_dest_inner_stride;
    TT_ROCC_ADDRESS_GEN_INNER_END_reg_u tt_rocc_cpu0_address_gen_w_dest_inner_end;
    TT_ROCC_ADDRESS_GEN_INNER_ADDRESS_reg_u tt_rocc_cpu0_address_gen_w_dest_inner_address;
    TT_ROCC_ADDRESS_GEN_OUTER_STRIDE_reg_u tt_rocc_cpu0_address_gen_w_dest_outer_stride;
    TT_ROCC_ADDRESS_GEN_OUTER_END_reg_u tt_rocc_cpu0_address_gen_w_dest_outer_end;
    TT_ROCC_ADDRESS_GEN_OUTER_ADDRESS_reg_u tt_rocc_cpu0_address_gen_w_dest_outer_address;
    TT_ROCC_ADDRESS_GEN_FACE_SIZE_reg_u tt_rocc_cpu0_address_gen_w_dest_face_size;
    TT_ROCC_ADDRESS_GEN_GEN_ADDRESS_reg_u tt_rocc_cpu0_address_gen_w_src_gen_address;
    TT_ROCC_ADDRESS_GEN_GEN_ADDRESS_reg_u tt_rocc_cpu0_address_gen_w_dest_gen_address;
    TT_ROCC_ADDRESS_GEN_MISC_reg_u tt_rocc_cpu0_address_gen_w_misc;
    TT_ROCC_SIMPLE_CMD_BUF_IE_reg_u tt_rocc_cpu0_simple_cmd_buf_ie;
    TT_ROCC_SIMPLE_CMD_BUF_IP_reg_u tt_rocc_cpu0_simple_cmd_buf_ip;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu0_simple_cmd_buf_reserved_0;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu0_simple_cmd_buf_reserved_1;
    TT_ROCC_SIMPLE_CMD_BUF_SRC_ADDR_reg_u tt_rocc_cpu0_simple_cmd_buf_src_addr;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu0_simple_cmd_buf_reserved_2;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu0_simple_cmd_buf_reserved_3;
    TT_ROCC_SIMPLE_CMD_BUF_SRC_COORD_reg_u tt_rocc_cpu0_simple_cmd_buf_src_coord;
    TT_ROCC_SIMPLE_CMD_BUF_DEST_ADDR_reg_u tt_rocc_cpu0_simple_cmd_buf_dest_addr;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu0_simple_cmd_buf_reserved_4;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu0_simple_cmd_buf_reserved_5;
    TT_ROCC_SIMPLE_CMD_BUF_DEST_COORD_reg_u tt_rocc_cpu0_simple_cmd_buf_dest_coord;
    TT_ROCC_SIMPLE_CMD_BUF_LEN_BYTES_reg_u tt_rocc_cpu0_simple_cmd_buf_len_bytes;
    TT_ROCC_SIMPLE_CMD_BUF_REQ_VC_reg_u tt_rocc_cpu0_simple_cmd_buf_req_vc;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu0_simple_cmd_buf_reserved_6;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu0_simple_cmd_buf_reserved_7;
    TT_ROCC_SIMPLE_CMD_BUF_RESP_VC_reg_u tt_rocc_cpu0_simple_cmd_buf_resp_vc;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu0_simple_cmd_buf_reserved_8;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu0_simple_cmd_buf_reserved_9;
    TT_ROCC_SIMPLE_CMD_BUF_TR_ID_reg_u tt_rocc_cpu0_simple_cmd_buf_tr_id;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu0_simple_cmd_buf_reserved_10;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu0_simple_cmd_buf_reserved_11;
    TT_ROCC_SIMPLE_CMD_BUF_MCAST_EXCLUDE_reg_u tt_rocc_cpu0_simple_cmd_buf_mcast_exclude;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu0_simple_cmd_buf_reserved_12[8];
    TT_ROCC_SIMPLE_CMD_BUF_INLINE_DATA_reg_u tt_rocc_cpu0_simple_cmd_buf_inline_data;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu0_simple_cmd_buf_reserved_13;
    TT_ROCC_SIMPLE_CMD_BUF_MCAST_DESTS_reg_u tt_rocc_cpu0_simple_cmd_buf_mcast_dests;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu0_simple_cmd_buf_reserved_14;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu0_simple_cmd_buf_reserved_15;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu0_simple_cmd_buf_reserved_16;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu0_simple_cmd_buf_reserved_17;
    TT_ROCC_SIMPLE_CMD_BUF_PACKET_TAGS_reg_u tt_rocc_cpu0_simple_cmd_buf_packet_tags;
    TT_ROCC_SIMPLE_CMD_BUF_DEBUG_reg_u tt_rocc_cpu0_simple_cmd_buf_debug;
    TT_ROCC_SIMPLE_CMD_BUF_MISC_reg_u tt_rocc_cpu0_simple_cmd_buf_misc;
    TT_ROCC_SIMPLE_CMD_BUF_PER_TR_ID_IE_0_reg_u tt_rocc_cpu0_simple_cmd_buf_per_tr_id_ie_0;
    TT_ROCC_SIMPLE_CMD_BUF_PER_TR_ID_IE_1_reg_u tt_rocc_cpu0_simple_cmd_buf_per_tr_id_ie_1;
    TT_ROCC_SIMPLE_CMD_BUF_PER_TR_ID_IE_2_reg_u tt_rocc_cpu0_simple_cmd_buf_per_tr_id_ie_2;
    TT_ROCC_SIMPLE_CMD_BUF_PER_TR_ID_IP_0_reg_u tt_rocc_cpu0_simple_cmd_buf_per_tr_id_ip_0;
    TT_ROCC_SIMPLE_CMD_BUF_PER_TR_ID_IP_1_reg_u tt_rocc_cpu0_simple_cmd_buf_per_tr_id_ip_1;
    TT_ROCC_SIMPLE_CMD_BUF_PER_TR_ID_IP_2_reg_u tt_rocc_cpu0_simple_cmd_buf_per_tr_id_ip_2;
    TT_ROCC_CMD_BUF_IE_reg_u tt_rocc_cpu1_cmd_buf_r_ie;
    TT_ROCC_CMD_BUF_IP_reg_u tt_rocc_cpu1_cmd_buf_r_ip;
    TT_ROCC_CMD_BUF_WR_SENT_TR_ID_reg_u tt_rocc_cpu1_cmd_buf_r_wr_sent_tr_id;
    TT_ROCC_CMD_BUF_TR_ACK_TR_ID_reg_u tt_rocc_cpu1_cmd_buf_r_tr_ack_tr_id;
    TT_ROCC_CMD_BUF_SRC_ADDR_reg_u tt_rocc_cpu1_cmd_buf_r_src_addr;
    TT_ROCC_CMD_BUF_SRC_BASE_reg_u tt_rocc_cpu1_cmd_buf_r_src_base;
    TT_ROCC_CMD_BUF_SRC_SIZE_reg_u tt_rocc_cpu1_cmd_buf_r_src_size;
    TT_ROCC_CMD_BUF_SRC_COORD_reg_u tt_rocc_cpu1_cmd_buf_r_src_coord;
    TT_ROCC_CMD_BUF_DEST_ADDR_reg_u tt_rocc_cpu1_cmd_buf_r_dest_addr;
    TT_ROCC_CMD_BUF_DEST_BASE_reg_u tt_rocc_cpu1_cmd_buf_r_dest_base;
    TT_ROCC_CMD_BUF_DEST_SIZE_reg_u tt_rocc_cpu1_cmd_buf_r_dest_size;
    TT_ROCC_CMD_BUF_DEST_COORD_reg_u tt_rocc_cpu1_cmd_buf_r_dest_coord;
    TT_ROCC_CMD_BUF_LEN_BYTES_reg_u tt_rocc_cpu1_cmd_buf_r_len_bytes;
    TT_ROCC_CMD_BUF_REQ_VC_reg_u tt_rocc_cpu1_cmd_buf_r_req_vc;
    TT_ROCC_CMD_BUF_REQ_VC_BASE_reg_u tt_rocc_cpu1_cmd_buf_r_req_vc_base;
    TT_ROCC_CMD_BUF_REQ_VC_SIZE_reg_u tt_rocc_cpu1_cmd_buf_r_req_vc_size;
    TT_ROCC_CMD_BUF_RESP_VC_reg_u tt_rocc_cpu1_cmd_buf_r_resp_vc;
    TT_ROCC_CMD_BUF_RESP_VC_BASE_reg_u tt_rocc_cpu1_cmd_buf_r_resp_vc_base;
    TT_ROCC_CMD_BUF_RESP_VC_SIZE_reg_u tt_rocc_cpu1_cmd_buf_r_resp_vc_size;
    TT_ROCC_CMD_BUF_TR_ID_reg_u tt_rocc_cpu1_cmd_buf_r_tr_id;
    TT_ROCC_CMD_BUF_TR_ID_BASE_reg_u tt_rocc_cpu1_cmd_buf_r_tr_id_base;
    TT_ROCC_CMD_BUF_TR_ID_SIZE_reg_u tt_rocc_cpu1_cmd_buf_r_tr_id_size;
    TT_ROCC_CMD_BUF_MCAST_EXCLUDE_reg_u tt_rocc_cpu1_cmd_buf_r_mcast_exclude;
    TT_ROCC_CMD_BUF_SCATTER_LIST_ADDR_reg_u tt_rocc_cpu1_cmd_buf_r_scatter_list_addr;
    TT_ROCC_CMD_BUF_SCATTER_BASE_ADDR_reg_u tt_rocc_cpu1_cmd_buf_r_scatter_base_addr;
    TT_ROCC_CMD_BUF_SCATTER_INDEX_reg_u tt_rocc_cpu1_cmd_buf_r_scatter_index;
    TT_ROCC_CMD_BUF_SCATTER_TIMES_reg_u tt_rocc_cpu1_cmd_buf_r_scatter_times;
    TT_ROCC_CMD_BUF_SCATTER_ADDR_reg_u tt_rocc_cpu1_cmd_buf_r_scatter_addr[4];
    TT_ROCC_CMD_BUF_INLINE_DATA_reg_u tt_rocc_cpu1_cmd_buf_r_inline_data;
    TT_ROCC_CMD_BUF_MAX_BYTES_IN_PACKET_reg_u tt_rocc_cpu1_cmd_buf_r_max_bytes_in_packet;
    TT_ROCC_CMD_BUF_MCAST_DESTS_reg_u tt_rocc_cpu1_cmd_buf_r_mcast_dests;
    TT_ROCC_CMD_BUF_L1_ACCUM_CFG_reg_u tt_rocc_cpu1_cmd_buf_r_l1_accum_cfg;
    TT_ROCC_CMD_BUF_AXI_OPT_1_reg_u tt_rocc_cpu1_cmd_buf_r_axi_opt_1;
    TT_ROCC_CMD_BUF_AXI_OPT_2_reg_u tt_rocc_cpu1_cmd_buf_r_axi_opt_2;
    TT_ROCC_CMD_BUF_AUTOINC_reg_u tt_rocc_cpu1_cmd_buf_r_autoinc;
    TT_ROCC_CMD_BUF_PACKET_TAGS_reg_u tt_rocc_cpu1_cmd_buf_r_packet_tags;
    TT_ROCC_CMD_BUF_DEBUG_reg_u tt_rocc_cpu1_cmd_buf_r_debug;
    TT_ROCC_CMD_BUF_MISC_reg_u tt_rocc_cpu1_cmd_buf_r_misc;
    TT_ROCC_CMD_BUF_PER_TR_ID_IE_0_reg_u tt_rocc_cpu1_cmd_buf_r_per_tr_id_ie_0;
    TT_ROCC_CMD_BUF_PER_TR_ID_IE_1_reg_u tt_rocc_cpu1_cmd_buf_r_per_tr_id_ie_1;
    TT_ROCC_CMD_BUF_PER_TR_ID_IE_2_reg_u tt_rocc_cpu1_cmd_buf_r_per_tr_id_ie_2;
    TT_ROCC_CMD_BUF_PER_TR_ID_IP_0_reg_u tt_rocc_cpu1_cmd_buf_r_per_tr_id_ip_0;
    TT_ROCC_CMD_BUF_PER_TR_ID_IP_1_reg_u tt_rocc_cpu1_cmd_buf_r_per_tr_id_ip_1;
    TT_ROCC_CMD_BUF_PER_TR_ID_IP_2_reg_u tt_rocc_cpu1_cmd_buf_r_per_tr_id_ip_2;
    TT_ROCC_CMD_BUF_IE_reg_u tt_rocc_cpu1_cmd_buf_w_ie;
    TT_ROCC_CMD_BUF_IP_reg_u tt_rocc_cpu1_cmd_buf_w_ip;
    TT_ROCC_CMD_BUF_WR_SENT_TR_ID_reg_u tt_rocc_cpu1_cmd_buf_w_wr_sent_tr_id;
    TT_ROCC_CMD_BUF_TR_ACK_TR_ID_reg_u tt_rocc_cpu1_cmd_buf_w_tr_ack_tr_id;
    TT_ROCC_CMD_BUF_SRC_ADDR_reg_u tt_rocc_cpu1_cmd_buf_w_src_addr;
    TT_ROCC_CMD_BUF_SRC_BASE_reg_u tt_rocc_cpu1_cmd_buf_w_src_base;
    TT_ROCC_CMD_BUF_SRC_SIZE_reg_u tt_rocc_cpu1_cmd_buf_w_src_size;
    TT_ROCC_CMD_BUF_SRC_COORD_reg_u tt_rocc_cpu1_cmd_buf_w_src_coord;
    TT_ROCC_CMD_BUF_DEST_ADDR_reg_u tt_rocc_cpu1_cmd_buf_w_dest_addr;
    TT_ROCC_CMD_BUF_DEST_BASE_reg_u tt_rocc_cpu1_cmd_buf_w_dest_base;
    TT_ROCC_CMD_BUF_DEST_SIZE_reg_u tt_rocc_cpu1_cmd_buf_w_dest_size;
    TT_ROCC_CMD_BUF_DEST_COORD_reg_u tt_rocc_cpu1_cmd_buf_w_dest_coord;
    TT_ROCC_CMD_BUF_LEN_BYTES_reg_u tt_rocc_cpu1_cmd_buf_w_len_bytes;
    TT_ROCC_CMD_BUF_REQ_VC_reg_u tt_rocc_cpu1_cmd_buf_w_req_vc;
    TT_ROCC_CMD_BUF_REQ_VC_BASE_reg_u tt_rocc_cpu1_cmd_buf_w_req_vc_base;
    TT_ROCC_CMD_BUF_REQ_VC_SIZE_reg_u tt_rocc_cpu1_cmd_buf_w_req_vc_size;
    TT_ROCC_CMD_BUF_RESP_VC_reg_u tt_rocc_cpu1_cmd_buf_w_resp_vc;
    TT_ROCC_CMD_BUF_RESP_VC_BASE_reg_u tt_rocc_cpu1_cmd_buf_w_resp_vc_base;
    TT_ROCC_CMD_BUF_RESP_VC_SIZE_reg_u tt_rocc_cpu1_cmd_buf_w_resp_vc_size;
    TT_ROCC_CMD_BUF_TR_ID_reg_u tt_rocc_cpu1_cmd_buf_w_tr_id;
    TT_ROCC_CMD_BUF_TR_ID_BASE_reg_u tt_rocc_cpu1_cmd_buf_w_tr_id_base;
    TT_ROCC_CMD_BUF_TR_ID_SIZE_reg_u tt_rocc_cpu1_cmd_buf_w_tr_id_size;
    TT_ROCC_CMD_BUF_MCAST_EXCLUDE_reg_u tt_rocc_cpu1_cmd_buf_w_mcast_exclude;
    TT_ROCC_CMD_BUF_SCATTER_LIST_ADDR_reg_u tt_rocc_cpu1_cmd_buf_w_scatter_list_addr;
    TT_ROCC_CMD_BUF_SCATTER_BASE_ADDR_reg_u tt_rocc_cpu1_cmd_buf_w_scatter_base_addr;
    TT_ROCC_CMD_BUF_SCATTER_INDEX_reg_u tt_rocc_cpu1_cmd_buf_w_scatter_index;
    TT_ROCC_CMD_BUF_SCATTER_TIMES_reg_u tt_rocc_cpu1_cmd_buf_w_scatter_times;
    TT_ROCC_CMD_BUF_SCATTER_ADDR_reg_u tt_rocc_cpu1_cmd_buf_w_scatter_addr[4];
    TT_ROCC_CMD_BUF_INLINE_DATA_reg_u tt_rocc_cpu1_cmd_buf_w_inline_data;
    TT_ROCC_CMD_BUF_MAX_BYTES_IN_PACKET_reg_u tt_rocc_cpu1_cmd_buf_w_max_bytes_in_packet;
    TT_ROCC_CMD_BUF_MCAST_DESTS_reg_u tt_rocc_cpu1_cmd_buf_w_mcast_dests;
    TT_ROCC_CMD_BUF_L1_ACCUM_CFG_reg_u tt_rocc_cpu1_cmd_buf_w_l1_accum_cfg;
    TT_ROCC_CMD_BUF_AXI_OPT_1_reg_u tt_rocc_cpu1_cmd_buf_w_axi_opt_1;
    TT_ROCC_CMD_BUF_AXI_OPT_2_reg_u tt_rocc_cpu1_cmd_buf_w_axi_opt_2;
    TT_ROCC_CMD_BUF_AUTOINC_reg_u tt_rocc_cpu1_cmd_buf_w_autoinc;
    TT_ROCC_CMD_BUF_PACKET_TAGS_reg_u tt_rocc_cpu1_cmd_buf_w_packet_tags;
    TT_ROCC_CMD_BUF_DEBUG_reg_u tt_rocc_cpu1_cmd_buf_w_debug;
    TT_ROCC_CMD_BUF_MISC_reg_u tt_rocc_cpu1_cmd_buf_w_misc;
    TT_ROCC_CMD_BUF_PER_TR_ID_IE_0_reg_u tt_rocc_cpu1_cmd_buf_w_per_tr_id_ie_0;
    TT_ROCC_CMD_BUF_PER_TR_ID_IE_1_reg_u tt_rocc_cpu1_cmd_buf_w_per_tr_id_ie_1;
    TT_ROCC_CMD_BUF_PER_TR_ID_IE_2_reg_u tt_rocc_cpu1_cmd_buf_w_per_tr_id_ie_2;
    TT_ROCC_CMD_BUF_PER_TR_ID_IP_0_reg_u tt_rocc_cpu1_cmd_buf_w_per_tr_id_ip_0;
    TT_ROCC_CMD_BUF_PER_TR_ID_IP_1_reg_u tt_rocc_cpu1_cmd_buf_w_per_tr_id_ip_1;
    TT_ROCC_CMD_BUF_PER_TR_ID_IP_2_reg_u tt_rocc_cpu1_cmd_buf_w_per_tr_id_ip_2;
    TT_ROCC_ADDRESS_GEN_BANK_CURRENT_reg_u tt_rocc_cpu1_address_gen_r_src_bank_current;
    TT_ROCC_ADDRESS_GEN_BANK_BASE_reg_u tt_rocc_cpu1_address_gen_r_src_bank_base;
    TT_ROCC_ADDRESS_GEN_BANK_SIZE_reg_u tt_rocc_cpu1_address_gen_r_src_bank_size;
    TT_ROCC_ADDRESS_GEN_BANK_SKIP_reg_u tt_rocc_cpu1_address_gen_r_src_bank_skip;
    TT_ROCC_ADDRESS_GEN_INNER_STRIDE_reg_u tt_rocc_cpu1_address_gen_r_src_inner_stride;
    TT_ROCC_ADDRESS_GEN_INNER_END_reg_u tt_rocc_cpu1_address_gen_r_src_inner_end;
    TT_ROCC_ADDRESS_GEN_INNER_ADDRESS_reg_u tt_rocc_cpu1_address_gen_r_src_inner_address;
    TT_ROCC_ADDRESS_GEN_OUTER_STRIDE_reg_u tt_rocc_cpu1_address_gen_r_src_outer_stride;
    TT_ROCC_ADDRESS_GEN_OUTER_END_reg_u tt_rocc_cpu1_address_gen_r_src_outer_end;
    TT_ROCC_ADDRESS_GEN_OUTER_ADDRESS_reg_u tt_rocc_cpu1_address_gen_r_src_outer_address;
    TT_ROCC_ADDRESS_GEN_FACE_SIZE_reg_u tt_rocc_cpu1_address_gen_r_src_face_size;
    TT_ROCC_ADDRESS_GEN_BANK_CURRENT_reg_u tt_rocc_cpu1_address_gen_r_dest_bank_current;
    TT_ROCC_ADDRESS_GEN_BANK_BASE_reg_u tt_rocc_cpu1_address_gen_r_dest_bank_base;
    TT_ROCC_ADDRESS_GEN_BANK_SIZE_reg_u tt_rocc_cpu1_address_gen_r_dest_bank_size;
    TT_ROCC_ADDRESS_GEN_BANK_SKIP_reg_u tt_rocc_cpu1_address_gen_r_dest_bank_skip;
    TT_ROCC_ADDRESS_GEN_INNER_STRIDE_reg_u tt_rocc_cpu1_address_gen_r_dest_inner_stride;
    TT_ROCC_ADDRESS_GEN_INNER_END_reg_u tt_rocc_cpu1_address_gen_r_dest_inner_end;
    TT_ROCC_ADDRESS_GEN_INNER_ADDRESS_reg_u tt_rocc_cpu1_address_gen_r_dest_inner_address;
    TT_ROCC_ADDRESS_GEN_OUTER_STRIDE_reg_u tt_rocc_cpu1_address_gen_r_dest_outer_stride;
    TT_ROCC_ADDRESS_GEN_OUTER_END_reg_u tt_rocc_cpu1_address_gen_r_dest_outer_end;
    TT_ROCC_ADDRESS_GEN_OUTER_ADDRESS_reg_u tt_rocc_cpu1_address_gen_r_dest_outer_address;
    TT_ROCC_ADDRESS_GEN_FACE_SIZE_reg_u tt_rocc_cpu1_address_gen_r_dest_face_size;
    TT_ROCC_ADDRESS_GEN_GEN_ADDRESS_reg_u tt_rocc_cpu1_address_gen_r_src_gen_address;
    TT_ROCC_ADDRESS_GEN_GEN_ADDRESS_reg_u tt_rocc_cpu1_address_gen_r_dest_gen_address;
    TT_ROCC_ADDRESS_GEN_MISC_reg_u tt_rocc_cpu1_address_gen_r_misc;
    TT_ROCC_ADDRESS_GEN_BANK_CURRENT_reg_u tt_rocc_cpu1_address_gen_w_src_bank_current;
    TT_ROCC_ADDRESS_GEN_BANK_BASE_reg_u tt_rocc_cpu1_address_gen_w_src_bank_base;
    TT_ROCC_ADDRESS_GEN_BANK_SIZE_reg_u tt_rocc_cpu1_address_gen_w_src_bank_size;
    TT_ROCC_ADDRESS_GEN_BANK_SKIP_reg_u tt_rocc_cpu1_address_gen_w_src_bank_skip;
    TT_ROCC_ADDRESS_GEN_INNER_STRIDE_reg_u tt_rocc_cpu1_address_gen_w_src_inner_stride;
    TT_ROCC_ADDRESS_GEN_INNER_END_reg_u tt_rocc_cpu1_address_gen_w_src_inner_end;
    TT_ROCC_ADDRESS_GEN_INNER_ADDRESS_reg_u tt_rocc_cpu1_address_gen_w_src_inner_address;
    TT_ROCC_ADDRESS_GEN_OUTER_STRIDE_reg_u tt_rocc_cpu1_address_gen_w_src_outer_stride;
    TT_ROCC_ADDRESS_GEN_OUTER_END_reg_u tt_rocc_cpu1_address_gen_w_src_outer_end;
    TT_ROCC_ADDRESS_GEN_OUTER_ADDRESS_reg_u tt_rocc_cpu1_address_gen_w_src_outer_address;
    TT_ROCC_ADDRESS_GEN_FACE_SIZE_reg_u tt_rocc_cpu1_address_gen_w_src_face_size;
    TT_ROCC_ADDRESS_GEN_BANK_CURRENT_reg_u tt_rocc_cpu1_address_gen_w_dest_bank_current;
    TT_ROCC_ADDRESS_GEN_BANK_BASE_reg_u tt_rocc_cpu1_address_gen_w_dest_bank_base;
    TT_ROCC_ADDRESS_GEN_BANK_SIZE_reg_u tt_rocc_cpu1_address_gen_w_dest_bank_size;
    TT_ROCC_ADDRESS_GEN_BANK_SKIP_reg_u tt_rocc_cpu1_address_gen_w_dest_bank_skip;
    TT_ROCC_ADDRESS_GEN_INNER_STRIDE_reg_u tt_rocc_cpu1_address_gen_w_dest_inner_stride;
    TT_ROCC_ADDRESS_GEN_INNER_END_reg_u tt_rocc_cpu1_address_gen_w_dest_inner_end;
    TT_ROCC_ADDRESS_GEN_INNER_ADDRESS_reg_u tt_rocc_cpu1_address_gen_w_dest_inner_address;
    TT_ROCC_ADDRESS_GEN_OUTER_STRIDE_reg_u tt_rocc_cpu1_address_gen_w_dest_outer_stride;
    TT_ROCC_ADDRESS_GEN_OUTER_END_reg_u tt_rocc_cpu1_address_gen_w_dest_outer_end;
    TT_ROCC_ADDRESS_GEN_OUTER_ADDRESS_reg_u tt_rocc_cpu1_address_gen_w_dest_outer_address;
    TT_ROCC_ADDRESS_GEN_FACE_SIZE_reg_u tt_rocc_cpu1_address_gen_w_dest_face_size;
    TT_ROCC_ADDRESS_GEN_GEN_ADDRESS_reg_u tt_rocc_cpu1_address_gen_w_src_gen_address;
    TT_ROCC_ADDRESS_GEN_GEN_ADDRESS_reg_u tt_rocc_cpu1_address_gen_w_dest_gen_address;
    TT_ROCC_ADDRESS_GEN_MISC_reg_u tt_rocc_cpu1_address_gen_w_misc;
    TT_ROCC_SIMPLE_CMD_BUF_IE_reg_u tt_rocc_cpu1_simple_cmd_buf_ie;
    TT_ROCC_SIMPLE_CMD_BUF_IP_reg_u tt_rocc_cpu1_simple_cmd_buf_ip;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu1_simple_cmd_buf_reserved_0;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu1_simple_cmd_buf_reserved_1;
    TT_ROCC_SIMPLE_CMD_BUF_SRC_ADDR_reg_u tt_rocc_cpu1_simple_cmd_buf_src_addr;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu1_simple_cmd_buf_reserved_2;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu1_simple_cmd_buf_reserved_3;
    TT_ROCC_SIMPLE_CMD_BUF_SRC_COORD_reg_u tt_rocc_cpu1_simple_cmd_buf_src_coord;
    TT_ROCC_SIMPLE_CMD_BUF_DEST_ADDR_reg_u tt_rocc_cpu1_simple_cmd_buf_dest_addr;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu1_simple_cmd_buf_reserved_4;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu1_simple_cmd_buf_reserved_5;
    TT_ROCC_SIMPLE_CMD_BUF_DEST_COORD_reg_u tt_rocc_cpu1_simple_cmd_buf_dest_coord;
    TT_ROCC_SIMPLE_CMD_BUF_LEN_BYTES_reg_u tt_rocc_cpu1_simple_cmd_buf_len_bytes;
    TT_ROCC_SIMPLE_CMD_BUF_REQ_VC_reg_u tt_rocc_cpu1_simple_cmd_buf_req_vc;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu1_simple_cmd_buf_reserved_6;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu1_simple_cmd_buf_reserved_7;
    TT_ROCC_SIMPLE_CMD_BUF_RESP_VC_reg_u tt_rocc_cpu1_simple_cmd_buf_resp_vc;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu1_simple_cmd_buf_reserved_8;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu1_simple_cmd_buf_reserved_9;
    TT_ROCC_SIMPLE_CMD_BUF_TR_ID_reg_u tt_rocc_cpu1_simple_cmd_buf_tr_id;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu1_simple_cmd_buf_reserved_10;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu1_simple_cmd_buf_reserved_11;
    TT_ROCC_SIMPLE_CMD_BUF_MCAST_EXCLUDE_reg_u tt_rocc_cpu1_simple_cmd_buf_mcast_exclude;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu1_simple_cmd_buf_reserved_12[8];
    TT_ROCC_SIMPLE_CMD_BUF_INLINE_DATA_reg_u tt_rocc_cpu1_simple_cmd_buf_inline_data;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu1_simple_cmd_buf_reserved_13;
    TT_ROCC_SIMPLE_CMD_BUF_MCAST_DESTS_reg_u tt_rocc_cpu1_simple_cmd_buf_mcast_dests;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu1_simple_cmd_buf_reserved_14;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu1_simple_cmd_buf_reserved_15;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu1_simple_cmd_buf_reserved_16;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu1_simple_cmd_buf_reserved_17;
    TT_ROCC_SIMPLE_CMD_BUF_PACKET_TAGS_reg_u tt_rocc_cpu1_simple_cmd_buf_packet_tags;
    TT_ROCC_SIMPLE_CMD_BUF_DEBUG_reg_u tt_rocc_cpu1_simple_cmd_buf_debug;
    TT_ROCC_SIMPLE_CMD_BUF_MISC_reg_u tt_rocc_cpu1_simple_cmd_buf_misc;
    TT_ROCC_SIMPLE_CMD_BUF_PER_TR_ID_IE_0_reg_u tt_rocc_cpu1_simple_cmd_buf_per_tr_id_ie_0;
    TT_ROCC_SIMPLE_CMD_BUF_PER_TR_ID_IE_1_reg_u tt_rocc_cpu1_simple_cmd_buf_per_tr_id_ie_1;
    TT_ROCC_SIMPLE_CMD_BUF_PER_TR_ID_IE_2_reg_u tt_rocc_cpu1_simple_cmd_buf_per_tr_id_ie_2;
    TT_ROCC_SIMPLE_CMD_BUF_PER_TR_ID_IP_0_reg_u tt_rocc_cpu1_simple_cmd_buf_per_tr_id_ip_0;
    TT_ROCC_SIMPLE_CMD_BUF_PER_TR_ID_IP_1_reg_u tt_rocc_cpu1_simple_cmd_buf_per_tr_id_ip_1;
    TT_ROCC_SIMPLE_CMD_BUF_PER_TR_ID_IP_2_reg_u tt_rocc_cpu1_simple_cmd_buf_per_tr_id_ip_2;
    TT_ROCC_CMD_BUF_IE_reg_u tt_rocc_cpu2_cmd_buf_r_ie;
    TT_ROCC_CMD_BUF_IP_reg_u tt_rocc_cpu2_cmd_buf_r_ip;
    TT_ROCC_CMD_BUF_WR_SENT_TR_ID_reg_u tt_rocc_cpu2_cmd_buf_r_wr_sent_tr_id;
    TT_ROCC_CMD_BUF_TR_ACK_TR_ID_reg_u tt_rocc_cpu2_cmd_buf_r_tr_ack_tr_id;
    TT_ROCC_CMD_BUF_SRC_ADDR_reg_u tt_rocc_cpu2_cmd_buf_r_src_addr;
    TT_ROCC_CMD_BUF_SRC_BASE_reg_u tt_rocc_cpu2_cmd_buf_r_src_base;
    TT_ROCC_CMD_BUF_SRC_SIZE_reg_u tt_rocc_cpu2_cmd_buf_r_src_size;
    TT_ROCC_CMD_BUF_SRC_COORD_reg_u tt_rocc_cpu2_cmd_buf_r_src_coord;
    TT_ROCC_CMD_BUF_DEST_ADDR_reg_u tt_rocc_cpu2_cmd_buf_r_dest_addr;
    TT_ROCC_CMD_BUF_DEST_BASE_reg_u tt_rocc_cpu2_cmd_buf_r_dest_base;
    TT_ROCC_CMD_BUF_DEST_SIZE_reg_u tt_rocc_cpu2_cmd_buf_r_dest_size;
    TT_ROCC_CMD_BUF_DEST_COORD_reg_u tt_rocc_cpu2_cmd_buf_r_dest_coord;
    TT_ROCC_CMD_BUF_LEN_BYTES_reg_u tt_rocc_cpu2_cmd_buf_r_len_bytes;
    TT_ROCC_CMD_BUF_REQ_VC_reg_u tt_rocc_cpu2_cmd_buf_r_req_vc;
    TT_ROCC_CMD_BUF_REQ_VC_BASE_reg_u tt_rocc_cpu2_cmd_buf_r_req_vc_base;
    TT_ROCC_CMD_BUF_REQ_VC_SIZE_reg_u tt_rocc_cpu2_cmd_buf_r_req_vc_size;
    TT_ROCC_CMD_BUF_RESP_VC_reg_u tt_rocc_cpu2_cmd_buf_r_resp_vc;
    TT_ROCC_CMD_BUF_RESP_VC_BASE_reg_u tt_rocc_cpu2_cmd_buf_r_resp_vc_base;
    TT_ROCC_CMD_BUF_RESP_VC_SIZE_reg_u tt_rocc_cpu2_cmd_buf_r_resp_vc_size;
    TT_ROCC_CMD_BUF_TR_ID_reg_u tt_rocc_cpu2_cmd_buf_r_tr_id;
    TT_ROCC_CMD_BUF_TR_ID_BASE_reg_u tt_rocc_cpu2_cmd_buf_r_tr_id_base;
    TT_ROCC_CMD_BUF_TR_ID_SIZE_reg_u tt_rocc_cpu2_cmd_buf_r_tr_id_size;
    TT_ROCC_CMD_BUF_MCAST_EXCLUDE_reg_u tt_rocc_cpu2_cmd_buf_r_mcast_exclude;
    TT_ROCC_CMD_BUF_SCATTER_LIST_ADDR_reg_u tt_rocc_cpu2_cmd_buf_r_scatter_list_addr;
    TT_ROCC_CMD_BUF_SCATTER_BASE_ADDR_reg_u tt_rocc_cpu2_cmd_buf_r_scatter_base_addr;
    TT_ROCC_CMD_BUF_SCATTER_INDEX_reg_u tt_rocc_cpu2_cmd_buf_r_scatter_index;
    TT_ROCC_CMD_BUF_SCATTER_TIMES_reg_u tt_rocc_cpu2_cmd_buf_r_scatter_times;
    TT_ROCC_CMD_BUF_SCATTER_ADDR_reg_u tt_rocc_cpu2_cmd_buf_r_scatter_addr[4];
    TT_ROCC_CMD_BUF_INLINE_DATA_reg_u tt_rocc_cpu2_cmd_buf_r_inline_data;
    TT_ROCC_CMD_BUF_MAX_BYTES_IN_PACKET_reg_u tt_rocc_cpu2_cmd_buf_r_max_bytes_in_packet;
    TT_ROCC_CMD_BUF_MCAST_DESTS_reg_u tt_rocc_cpu2_cmd_buf_r_mcast_dests;
    TT_ROCC_CMD_BUF_L1_ACCUM_CFG_reg_u tt_rocc_cpu2_cmd_buf_r_l1_accum_cfg;
    TT_ROCC_CMD_BUF_AXI_OPT_1_reg_u tt_rocc_cpu2_cmd_buf_r_axi_opt_1;
    TT_ROCC_CMD_BUF_AXI_OPT_2_reg_u tt_rocc_cpu2_cmd_buf_r_axi_opt_2;
    TT_ROCC_CMD_BUF_AUTOINC_reg_u tt_rocc_cpu2_cmd_buf_r_autoinc;
    TT_ROCC_CMD_BUF_PACKET_TAGS_reg_u tt_rocc_cpu2_cmd_buf_r_packet_tags;
    TT_ROCC_CMD_BUF_DEBUG_reg_u tt_rocc_cpu2_cmd_buf_r_debug;
    TT_ROCC_CMD_BUF_MISC_reg_u tt_rocc_cpu2_cmd_buf_r_misc;
    TT_ROCC_CMD_BUF_PER_TR_ID_IE_0_reg_u tt_rocc_cpu2_cmd_buf_r_per_tr_id_ie_0;
    TT_ROCC_CMD_BUF_PER_TR_ID_IE_1_reg_u tt_rocc_cpu2_cmd_buf_r_per_tr_id_ie_1;
    TT_ROCC_CMD_BUF_PER_TR_ID_IE_2_reg_u tt_rocc_cpu2_cmd_buf_r_per_tr_id_ie_2;
    TT_ROCC_CMD_BUF_PER_TR_ID_IP_0_reg_u tt_rocc_cpu2_cmd_buf_r_per_tr_id_ip_0;
    TT_ROCC_CMD_BUF_PER_TR_ID_IP_1_reg_u tt_rocc_cpu2_cmd_buf_r_per_tr_id_ip_1;
    TT_ROCC_CMD_BUF_PER_TR_ID_IP_2_reg_u tt_rocc_cpu2_cmd_buf_r_per_tr_id_ip_2;
    TT_ROCC_CMD_BUF_IE_reg_u tt_rocc_cpu2_cmd_buf_w_ie;
    TT_ROCC_CMD_BUF_IP_reg_u tt_rocc_cpu2_cmd_buf_w_ip;
    TT_ROCC_CMD_BUF_WR_SENT_TR_ID_reg_u tt_rocc_cpu2_cmd_buf_w_wr_sent_tr_id;
    TT_ROCC_CMD_BUF_TR_ACK_TR_ID_reg_u tt_rocc_cpu2_cmd_buf_w_tr_ack_tr_id;
    TT_ROCC_CMD_BUF_SRC_ADDR_reg_u tt_rocc_cpu2_cmd_buf_w_src_addr;
    TT_ROCC_CMD_BUF_SRC_BASE_reg_u tt_rocc_cpu2_cmd_buf_w_src_base;
    TT_ROCC_CMD_BUF_SRC_SIZE_reg_u tt_rocc_cpu2_cmd_buf_w_src_size;
    TT_ROCC_CMD_BUF_SRC_COORD_reg_u tt_rocc_cpu2_cmd_buf_w_src_coord;
    TT_ROCC_CMD_BUF_DEST_ADDR_reg_u tt_rocc_cpu2_cmd_buf_w_dest_addr;
    TT_ROCC_CMD_BUF_DEST_BASE_reg_u tt_rocc_cpu2_cmd_buf_w_dest_base;
    TT_ROCC_CMD_BUF_DEST_SIZE_reg_u tt_rocc_cpu2_cmd_buf_w_dest_size;
    TT_ROCC_CMD_BUF_DEST_COORD_reg_u tt_rocc_cpu2_cmd_buf_w_dest_coord;
    TT_ROCC_CMD_BUF_LEN_BYTES_reg_u tt_rocc_cpu2_cmd_buf_w_len_bytes;
    TT_ROCC_CMD_BUF_REQ_VC_reg_u tt_rocc_cpu2_cmd_buf_w_req_vc;
    TT_ROCC_CMD_BUF_REQ_VC_BASE_reg_u tt_rocc_cpu2_cmd_buf_w_req_vc_base;
    TT_ROCC_CMD_BUF_REQ_VC_SIZE_reg_u tt_rocc_cpu2_cmd_buf_w_req_vc_size;
    TT_ROCC_CMD_BUF_RESP_VC_reg_u tt_rocc_cpu2_cmd_buf_w_resp_vc;
    TT_ROCC_CMD_BUF_RESP_VC_BASE_reg_u tt_rocc_cpu2_cmd_buf_w_resp_vc_base;
    TT_ROCC_CMD_BUF_RESP_VC_SIZE_reg_u tt_rocc_cpu2_cmd_buf_w_resp_vc_size;
    TT_ROCC_CMD_BUF_TR_ID_reg_u tt_rocc_cpu2_cmd_buf_w_tr_id;
    TT_ROCC_CMD_BUF_TR_ID_BASE_reg_u tt_rocc_cpu2_cmd_buf_w_tr_id_base;
    TT_ROCC_CMD_BUF_TR_ID_SIZE_reg_u tt_rocc_cpu2_cmd_buf_w_tr_id_size;
    TT_ROCC_CMD_BUF_MCAST_EXCLUDE_reg_u tt_rocc_cpu2_cmd_buf_w_mcast_exclude;
    TT_ROCC_CMD_BUF_SCATTER_LIST_ADDR_reg_u tt_rocc_cpu2_cmd_buf_w_scatter_list_addr;
    TT_ROCC_CMD_BUF_SCATTER_BASE_ADDR_reg_u tt_rocc_cpu2_cmd_buf_w_scatter_base_addr;
    TT_ROCC_CMD_BUF_SCATTER_INDEX_reg_u tt_rocc_cpu2_cmd_buf_w_scatter_index;
    TT_ROCC_CMD_BUF_SCATTER_TIMES_reg_u tt_rocc_cpu2_cmd_buf_w_scatter_times;
    TT_ROCC_CMD_BUF_SCATTER_ADDR_reg_u tt_rocc_cpu2_cmd_buf_w_scatter_addr[4];
    TT_ROCC_CMD_BUF_INLINE_DATA_reg_u tt_rocc_cpu2_cmd_buf_w_inline_data;
    TT_ROCC_CMD_BUF_MAX_BYTES_IN_PACKET_reg_u tt_rocc_cpu2_cmd_buf_w_max_bytes_in_packet;
    TT_ROCC_CMD_BUF_MCAST_DESTS_reg_u tt_rocc_cpu2_cmd_buf_w_mcast_dests;
    TT_ROCC_CMD_BUF_L1_ACCUM_CFG_reg_u tt_rocc_cpu2_cmd_buf_w_l1_accum_cfg;
    TT_ROCC_CMD_BUF_AXI_OPT_1_reg_u tt_rocc_cpu2_cmd_buf_w_axi_opt_1;
    TT_ROCC_CMD_BUF_AXI_OPT_2_reg_u tt_rocc_cpu2_cmd_buf_w_axi_opt_2;
    TT_ROCC_CMD_BUF_AUTOINC_reg_u tt_rocc_cpu2_cmd_buf_w_autoinc;
    TT_ROCC_CMD_BUF_PACKET_TAGS_reg_u tt_rocc_cpu2_cmd_buf_w_packet_tags;
    TT_ROCC_CMD_BUF_DEBUG_reg_u tt_rocc_cpu2_cmd_buf_w_debug;
    TT_ROCC_CMD_BUF_MISC_reg_u tt_rocc_cpu2_cmd_buf_w_misc;
    TT_ROCC_CMD_BUF_PER_TR_ID_IE_0_reg_u tt_rocc_cpu2_cmd_buf_w_per_tr_id_ie_0;
    TT_ROCC_CMD_BUF_PER_TR_ID_IE_1_reg_u tt_rocc_cpu2_cmd_buf_w_per_tr_id_ie_1;
    TT_ROCC_CMD_BUF_PER_TR_ID_IE_2_reg_u tt_rocc_cpu2_cmd_buf_w_per_tr_id_ie_2;
    TT_ROCC_CMD_BUF_PER_TR_ID_IP_0_reg_u tt_rocc_cpu2_cmd_buf_w_per_tr_id_ip_0;
    TT_ROCC_CMD_BUF_PER_TR_ID_IP_1_reg_u tt_rocc_cpu2_cmd_buf_w_per_tr_id_ip_1;
    TT_ROCC_CMD_BUF_PER_TR_ID_IP_2_reg_u tt_rocc_cpu2_cmd_buf_w_per_tr_id_ip_2;
    TT_ROCC_ADDRESS_GEN_BANK_CURRENT_reg_u tt_rocc_cpu2_address_gen_r_src_bank_current;
    TT_ROCC_ADDRESS_GEN_BANK_BASE_reg_u tt_rocc_cpu2_address_gen_r_src_bank_base;
    TT_ROCC_ADDRESS_GEN_BANK_SIZE_reg_u tt_rocc_cpu2_address_gen_r_src_bank_size;
    TT_ROCC_ADDRESS_GEN_BANK_SKIP_reg_u tt_rocc_cpu2_address_gen_r_src_bank_skip;
    TT_ROCC_ADDRESS_GEN_INNER_STRIDE_reg_u tt_rocc_cpu2_address_gen_r_src_inner_stride;
    TT_ROCC_ADDRESS_GEN_INNER_END_reg_u tt_rocc_cpu2_address_gen_r_src_inner_end;
    TT_ROCC_ADDRESS_GEN_INNER_ADDRESS_reg_u tt_rocc_cpu2_address_gen_r_src_inner_address;
    TT_ROCC_ADDRESS_GEN_OUTER_STRIDE_reg_u tt_rocc_cpu2_address_gen_r_src_outer_stride;
    TT_ROCC_ADDRESS_GEN_OUTER_END_reg_u tt_rocc_cpu2_address_gen_r_src_outer_end;
    TT_ROCC_ADDRESS_GEN_OUTER_ADDRESS_reg_u tt_rocc_cpu2_address_gen_r_src_outer_address;
    TT_ROCC_ADDRESS_GEN_FACE_SIZE_reg_u tt_rocc_cpu2_address_gen_r_src_face_size;
    TT_ROCC_ADDRESS_GEN_BANK_CURRENT_reg_u tt_rocc_cpu2_address_gen_r_dest_bank_current;
    TT_ROCC_ADDRESS_GEN_BANK_BASE_reg_u tt_rocc_cpu2_address_gen_r_dest_bank_base;
    TT_ROCC_ADDRESS_GEN_BANK_SIZE_reg_u tt_rocc_cpu2_address_gen_r_dest_bank_size;
    TT_ROCC_ADDRESS_GEN_BANK_SKIP_reg_u tt_rocc_cpu2_address_gen_r_dest_bank_skip;
    TT_ROCC_ADDRESS_GEN_INNER_STRIDE_reg_u tt_rocc_cpu2_address_gen_r_dest_inner_stride;
    TT_ROCC_ADDRESS_GEN_INNER_END_reg_u tt_rocc_cpu2_address_gen_r_dest_inner_end;
    TT_ROCC_ADDRESS_GEN_INNER_ADDRESS_reg_u tt_rocc_cpu2_address_gen_r_dest_inner_address;
    TT_ROCC_ADDRESS_GEN_OUTER_STRIDE_reg_u tt_rocc_cpu2_address_gen_r_dest_outer_stride;
    TT_ROCC_ADDRESS_GEN_OUTER_END_reg_u tt_rocc_cpu2_address_gen_r_dest_outer_end;
    TT_ROCC_ADDRESS_GEN_OUTER_ADDRESS_reg_u tt_rocc_cpu2_address_gen_r_dest_outer_address;
    TT_ROCC_ADDRESS_GEN_FACE_SIZE_reg_u tt_rocc_cpu2_address_gen_r_dest_face_size;
    TT_ROCC_ADDRESS_GEN_GEN_ADDRESS_reg_u tt_rocc_cpu2_address_gen_r_src_gen_address;
    TT_ROCC_ADDRESS_GEN_GEN_ADDRESS_reg_u tt_rocc_cpu2_address_gen_r_dest_gen_address;
    TT_ROCC_ADDRESS_GEN_MISC_reg_u tt_rocc_cpu2_address_gen_r_misc;
    TT_ROCC_ADDRESS_GEN_BANK_CURRENT_reg_u tt_rocc_cpu2_address_gen_w_src_bank_current;
    TT_ROCC_ADDRESS_GEN_BANK_BASE_reg_u tt_rocc_cpu2_address_gen_w_src_bank_base;
    TT_ROCC_ADDRESS_GEN_BANK_SIZE_reg_u tt_rocc_cpu2_address_gen_w_src_bank_size;
    TT_ROCC_ADDRESS_GEN_BANK_SKIP_reg_u tt_rocc_cpu2_address_gen_w_src_bank_skip;
    TT_ROCC_ADDRESS_GEN_INNER_STRIDE_reg_u tt_rocc_cpu2_address_gen_w_src_inner_stride;
    TT_ROCC_ADDRESS_GEN_INNER_END_reg_u tt_rocc_cpu2_address_gen_w_src_inner_end;
    TT_ROCC_ADDRESS_GEN_INNER_ADDRESS_reg_u tt_rocc_cpu2_address_gen_w_src_inner_address;
    TT_ROCC_ADDRESS_GEN_OUTER_STRIDE_reg_u tt_rocc_cpu2_address_gen_w_src_outer_stride;
    TT_ROCC_ADDRESS_GEN_OUTER_END_reg_u tt_rocc_cpu2_address_gen_w_src_outer_end;
    TT_ROCC_ADDRESS_GEN_OUTER_ADDRESS_reg_u tt_rocc_cpu2_address_gen_w_src_outer_address;
    TT_ROCC_ADDRESS_GEN_FACE_SIZE_reg_u tt_rocc_cpu2_address_gen_w_src_face_size;
    TT_ROCC_ADDRESS_GEN_BANK_CURRENT_reg_u tt_rocc_cpu2_address_gen_w_dest_bank_current;
    TT_ROCC_ADDRESS_GEN_BANK_BASE_reg_u tt_rocc_cpu2_address_gen_w_dest_bank_base;
    TT_ROCC_ADDRESS_GEN_BANK_SIZE_reg_u tt_rocc_cpu2_address_gen_w_dest_bank_size;
    TT_ROCC_ADDRESS_GEN_BANK_SKIP_reg_u tt_rocc_cpu2_address_gen_w_dest_bank_skip;
    TT_ROCC_ADDRESS_GEN_INNER_STRIDE_reg_u tt_rocc_cpu2_address_gen_w_dest_inner_stride;
    TT_ROCC_ADDRESS_GEN_INNER_END_reg_u tt_rocc_cpu2_address_gen_w_dest_inner_end;
    TT_ROCC_ADDRESS_GEN_INNER_ADDRESS_reg_u tt_rocc_cpu2_address_gen_w_dest_inner_address;
    TT_ROCC_ADDRESS_GEN_OUTER_STRIDE_reg_u tt_rocc_cpu2_address_gen_w_dest_outer_stride;
    TT_ROCC_ADDRESS_GEN_OUTER_END_reg_u tt_rocc_cpu2_address_gen_w_dest_outer_end;
    TT_ROCC_ADDRESS_GEN_OUTER_ADDRESS_reg_u tt_rocc_cpu2_address_gen_w_dest_outer_address;
    TT_ROCC_ADDRESS_GEN_FACE_SIZE_reg_u tt_rocc_cpu2_address_gen_w_dest_face_size;
    TT_ROCC_ADDRESS_GEN_GEN_ADDRESS_reg_u tt_rocc_cpu2_address_gen_w_src_gen_address;
    TT_ROCC_ADDRESS_GEN_GEN_ADDRESS_reg_u tt_rocc_cpu2_address_gen_w_dest_gen_address;
    TT_ROCC_ADDRESS_GEN_MISC_reg_u tt_rocc_cpu2_address_gen_w_misc;
    TT_ROCC_SIMPLE_CMD_BUF_IE_reg_u tt_rocc_cpu2_simple_cmd_buf_ie;
    TT_ROCC_SIMPLE_CMD_BUF_IP_reg_u tt_rocc_cpu2_simple_cmd_buf_ip;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu2_simple_cmd_buf_reserved_0;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu2_simple_cmd_buf_reserved_1;
    TT_ROCC_SIMPLE_CMD_BUF_SRC_ADDR_reg_u tt_rocc_cpu2_simple_cmd_buf_src_addr;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu2_simple_cmd_buf_reserved_2;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu2_simple_cmd_buf_reserved_3;
    TT_ROCC_SIMPLE_CMD_BUF_SRC_COORD_reg_u tt_rocc_cpu2_simple_cmd_buf_src_coord;
    TT_ROCC_SIMPLE_CMD_BUF_DEST_ADDR_reg_u tt_rocc_cpu2_simple_cmd_buf_dest_addr;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu2_simple_cmd_buf_reserved_4;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu2_simple_cmd_buf_reserved_5;
    TT_ROCC_SIMPLE_CMD_BUF_DEST_COORD_reg_u tt_rocc_cpu2_simple_cmd_buf_dest_coord;
    TT_ROCC_SIMPLE_CMD_BUF_LEN_BYTES_reg_u tt_rocc_cpu2_simple_cmd_buf_len_bytes;
    TT_ROCC_SIMPLE_CMD_BUF_REQ_VC_reg_u tt_rocc_cpu2_simple_cmd_buf_req_vc;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu2_simple_cmd_buf_reserved_6;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu2_simple_cmd_buf_reserved_7;
    TT_ROCC_SIMPLE_CMD_BUF_RESP_VC_reg_u tt_rocc_cpu2_simple_cmd_buf_resp_vc;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu2_simple_cmd_buf_reserved_8;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu2_simple_cmd_buf_reserved_9;
    TT_ROCC_SIMPLE_CMD_BUF_TR_ID_reg_u tt_rocc_cpu2_simple_cmd_buf_tr_id;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu2_simple_cmd_buf_reserved_10;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu2_simple_cmd_buf_reserved_11;
    TT_ROCC_SIMPLE_CMD_BUF_MCAST_EXCLUDE_reg_u tt_rocc_cpu2_simple_cmd_buf_mcast_exclude;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu2_simple_cmd_buf_reserved_12[8];
    TT_ROCC_SIMPLE_CMD_BUF_INLINE_DATA_reg_u tt_rocc_cpu2_simple_cmd_buf_inline_data;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu2_simple_cmd_buf_reserved_13;
    TT_ROCC_SIMPLE_CMD_BUF_MCAST_DESTS_reg_u tt_rocc_cpu2_simple_cmd_buf_mcast_dests;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu2_simple_cmd_buf_reserved_14;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu2_simple_cmd_buf_reserved_15;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu2_simple_cmd_buf_reserved_16;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu2_simple_cmd_buf_reserved_17;
    TT_ROCC_SIMPLE_CMD_BUF_PACKET_TAGS_reg_u tt_rocc_cpu2_simple_cmd_buf_packet_tags;
    TT_ROCC_SIMPLE_CMD_BUF_DEBUG_reg_u tt_rocc_cpu2_simple_cmd_buf_debug;
    TT_ROCC_SIMPLE_CMD_BUF_MISC_reg_u tt_rocc_cpu2_simple_cmd_buf_misc;
    TT_ROCC_SIMPLE_CMD_BUF_PER_TR_ID_IE_0_reg_u tt_rocc_cpu2_simple_cmd_buf_per_tr_id_ie_0;
    TT_ROCC_SIMPLE_CMD_BUF_PER_TR_ID_IE_1_reg_u tt_rocc_cpu2_simple_cmd_buf_per_tr_id_ie_1;
    TT_ROCC_SIMPLE_CMD_BUF_PER_TR_ID_IE_2_reg_u tt_rocc_cpu2_simple_cmd_buf_per_tr_id_ie_2;
    TT_ROCC_SIMPLE_CMD_BUF_PER_TR_ID_IP_0_reg_u tt_rocc_cpu2_simple_cmd_buf_per_tr_id_ip_0;
    TT_ROCC_SIMPLE_CMD_BUF_PER_TR_ID_IP_1_reg_u tt_rocc_cpu2_simple_cmd_buf_per_tr_id_ip_1;
    TT_ROCC_SIMPLE_CMD_BUF_PER_TR_ID_IP_2_reg_u tt_rocc_cpu2_simple_cmd_buf_per_tr_id_ip_2;
    TT_ROCC_CMD_BUF_IE_reg_u tt_rocc_cpu3_cmd_buf_r_ie;
    TT_ROCC_CMD_BUF_IP_reg_u tt_rocc_cpu3_cmd_buf_r_ip;
    TT_ROCC_CMD_BUF_WR_SENT_TR_ID_reg_u tt_rocc_cpu3_cmd_buf_r_wr_sent_tr_id;
    TT_ROCC_CMD_BUF_TR_ACK_TR_ID_reg_u tt_rocc_cpu3_cmd_buf_r_tr_ack_tr_id;
    TT_ROCC_CMD_BUF_SRC_ADDR_reg_u tt_rocc_cpu3_cmd_buf_r_src_addr;
    TT_ROCC_CMD_BUF_SRC_BASE_reg_u tt_rocc_cpu3_cmd_buf_r_src_base;
    TT_ROCC_CMD_BUF_SRC_SIZE_reg_u tt_rocc_cpu3_cmd_buf_r_src_size;
    TT_ROCC_CMD_BUF_SRC_COORD_reg_u tt_rocc_cpu3_cmd_buf_r_src_coord;
    TT_ROCC_CMD_BUF_DEST_ADDR_reg_u tt_rocc_cpu3_cmd_buf_r_dest_addr;
    TT_ROCC_CMD_BUF_DEST_BASE_reg_u tt_rocc_cpu3_cmd_buf_r_dest_base;
    TT_ROCC_CMD_BUF_DEST_SIZE_reg_u tt_rocc_cpu3_cmd_buf_r_dest_size;
    TT_ROCC_CMD_BUF_DEST_COORD_reg_u tt_rocc_cpu3_cmd_buf_r_dest_coord;
    TT_ROCC_CMD_BUF_LEN_BYTES_reg_u tt_rocc_cpu3_cmd_buf_r_len_bytes;
    TT_ROCC_CMD_BUF_REQ_VC_reg_u tt_rocc_cpu3_cmd_buf_r_req_vc;
    TT_ROCC_CMD_BUF_REQ_VC_BASE_reg_u tt_rocc_cpu3_cmd_buf_r_req_vc_base;
    TT_ROCC_CMD_BUF_REQ_VC_SIZE_reg_u tt_rocc_cpu3_cmd_buf_r_req_vc_size;
    TT_ROCC_CMD_BUF_RESP_VC_reg_u tt_rocc_cpu3_cmd_buf_r_resp_vc;
    TT_ROCC_CMD_BUF_RESP_VC_BASE_reg_u tt_rocc_cpu3_cmd_buf_r_resp_vc_base;
    TT_ROCC_CMD_BUF_RESP_VC_SIZE_reg_u tt_rocc_cpu3_cmd_buf_r_resp_vc_size;
    TT_ROCC_CMD_BUF_TR_ID_reg_u tt_rocc_cpu3_cmd_buf_r_tr_id;
    TT_ROCC_CMD_BUF_TR_ID_BASE_reg_u tt_rocc_cpu3_cmd_buf_r_tr_id_base;
    TT_ROCC_CMD_BUF_TR_ID_SIZE_reg_u tt_rocc_cpu3_cmd_buf_r_tr_id_size;
    TT_ROCC_CMD_BUF_MCAST_EXCLUDE_reg_u tt_rocc_cpu3_cmd_buf_r_mcast_exclude;
    TT_ROCC_CMD_BUF_SCATTER_LIST_ADDR_reg_u tt_rocc_cpu3_cmd_buf_r_scatter_list_addr;
    TT_ROCC_CMD_BUF_SCATTER_BASE_ADDR_reg_u tt_rocc_cpu3_cmd_buf_r_scatter_base_addr;
    TT_ROCC_CMD_BUF_SCATTER_INDEX_reg_u tt_rocc_cpu3_cmd_buf_r_scatter_index;
    TT_ROCC_CMD_BUF_SCATTER_TIMES_reg_u tt_rocc_cpu3_cmd_buf_r_scatter_times;
    TT_ROCC_CMD_BUF_SCATTER_ADDR_reg_u tt_rocc_cpu3_cmd_buf_r_scatter_addr[4];
    TT_ROCC_CMD_BUF_INLINE_DATA_reg_u tt_rocc_cpu3_cmd_buf_r_inline_data;
    TT_ROCC_CMD_BUF_MAX_BYTES_IN_PACKET_reg_u tt_rocc_cpu3_cmd_buf_r_max_bytes_in_packet;
    TT_ROCC_CMD_BUF_MCAST_DESTS_reg_u tt_rocc_cpu3_cmd_buf_r_mcast_dests;
    TT_ROCC_CMD_BUF_L1_ACCUM_CFG_reg_u tt_rocc_cpu3_cmd_buf_r_l1_accum_cfg;
    TT_ROCC_CMD_BUF_AXI_OPT_1_reg_u tt_rocc_cpu3_cmd_buf_r_axi_opt_1;
    TT_ROCC_CMD_BUF_AXI_OPT_2_reg_u tt_rocc_cpu3_cmd_buf_r_axi_opt_2;
    TT_ROCC_CMD_BUF_AUTOINC_reg_u tt_rocc_cpu3_cmd_buf_r_autoinc;
    TT_ROCC_CMD_BUF_PACKET_TAGS_reg_u tt_rocc_cpu3_cmd_buf_r_packet_tags;
    TT_ROCC_CMD_BUF_DEBUG_reg_u tt_rocc_cpu3_cmd_buf_r_debug;
    TT_ROCC_CMD_BUF_MISC_reg_u tt_rocc_cpu3_cmd_buf_r_misc;
    TT_ROCC_CMD_BUF_PER_TR_ID_IE_0_reg_u tt_rocc_cpu3_cmd_buf_r_per_tr_id_ie_0;
    TT_ROCC_CMD_BUF_PER_TR_ID_IE_1_reg_u tt_rocc_cpu3_cmd_buf_r_per_tr_id_ie_1;
    TT_ROCC_CMD_BUF_PER_TR_ID_IE_2_reg_u tt_rocc_cpu3_cmd_buf_r_per_tr_id_ie_2;
    TT_ROCC_CMD_BUF_PER_TR_ID_IP_0_reg_u tt_rocc_cpu3_cmd_buf_r_per_tr_id_ip_0;
    TT_ROCC_CMD_BUF_PER_TR_ID_IP_1_reg_u tt_rocc_cpu3_cmd_buf_r_per_tr_id_ip_1;
    TT_ROCC_CMD_BUF_PER_TR_ID_IP_2_reg_u tt_rocc_cpu3_cmd_buf_r_per_tr_id_ip_2;
    TT_ROCC_CMD_BUF_IE_reg_u tt_rocc_cpu3_cmd_buf_w_ie;
    TT_ROCC_CMD_BUF_IP_reg_u tt_rocc_cpu3_cmd_buf_w_ip;
    TT_ROCC_CMD_BUF_WR_SENT_TR_ID_reg_u tt_rocc_cpu3_cmd_buf_w_wr_sent_tr_id;
    TT_ROCC_CMD_BUF_TR_ACK_TR_ID_reg_u tt_rocc_cpu3_cmd_buf_w_tr_ack_tr_id;
    TT_ROCC_CMD_BUF_SRC_ADDR_reg_u tt_rocc_cpu3_cmd_buf_w_src_addr;
    TT_ROCC_CMD_BUF_SRC_BASE_reg_u tt_rocc_cpu3_cmd_buf_w_src_base;
    TT_ROCC_CMD_BUF_SRC_SIZE_reg_u tt_rocc_cpu3_cmd_buf_w_src_size;
    TT_ROCC_CMD_BUF_SRC_COORD_reg_u tt_rocc_cpu3_cmd_buf_w_src_coord;
    TT_ROCC_CMD_BUF_DEST_ADDR_reg_u tt_rocc_cpu3_cmd_buf_w_dest_addr;
    TT_ROCC_CMD_BUF_DEST_BASE_reg_u tt_rocc_cpu3_cmd_buf_w_dest_base;
    TT_ROCC_CMD_BUF_DEST_SIZE_reg_u tt_rocc_cpu3_cmd_buf_w_dest_size;
    TT_ROCC_CMD_BUF_DEST_COORD_reg_u tt_rocc_cpu3_cmd_buf_w_dest_coord;
    TT_ROCC_CMD_BUF_LEN_BYTES_reg_u tt_rocc_cpu3_cmd_buf_w_len_bytes;
    TT_ROCC_CMD_BUF_REQ_VC_reg_u tt_rocc_cpu3_cmd_buf_w_req_vc;
    TT_ROCC_CMD_BUF_REQ_VC_BASE_reg_u tt_rocc_cpu3_cmd_buf_w_req_vc_base;
    TT_ROCC_CMD_BUF_REQ_VC_SIZE_reg_u tt_rocc_cpu3_cmd_buf_w_req_vc_size;
    TT_ROCC_CMD_BUF_RESP_VC_reg_u tt_rocc_cpu3_cmd_buf_w_resp_vc;
    TT_ROCC_CMD_BUF_RESP_VC_BASE_reg_u tt_rocc_cpu3_cmd_buf_w_resp_vc_base;
    TT_ROCC_CMD_BUF_RESP_VC_SIZE_reg_u tt_rocc_cpu3_cmd_buf_w_resp_vc_size;
    TT_ROCC_CMD_BUF_TR_ID_reg_u tt_rocc_cpu3_cmd_buf_w_tr_id;
    TT_ROCC_CMD_BUF_TR_ID_BASE_reg_u tt_rocc_cpu3_cmd_buf_w_tr_id_base;
    TT_ROCC_CMD_BUF_TR_ID_SIZE_reg_u tt_rocc_cpu3_cmd_buf_w_tr_id_size;
    TT_ROCC_CMD_BUF_MCAST_EXCLUDE_reg_u tt_rocc_cpu3_cmd_buf_w_mcast_exclude;
    TT_ROCC_CMD_BUF_SCATTER_LIST_ADDR_reg_u tt_rocc_cpu3_cmd_buf_w_scatter_list_addr;
    TT_ROCC_CMD_BUF_SCATTER_BASE_ADDR_reg_u tt_rocc_cpu3_cmd_buf_w_scatter_base_addr;
    TT_ROCC_CMD_BUF_SCATTER_INDEX_reg_u tt_rocc_cpu3_cmd_buf_w_scatter_index;
    TT_ROCC_CMD_BUF_SCATTER_TIMES_reg_u tt_rocc_cpu3_cmd_buf_w_scatter_times;
    TT_ROCC_CMD_BUF_SCATTER_ADDR_reg_u tt_rocc_cpu3_cmd_buf_w_scatter_addr[4];
    TT_ROCC_CMD_BUF_INLINE_DATA_reg_u tt_rocc_cpu3_cmd_buf_w_inline_data;
    TT_ROCC_CMD_BUF_MAX_BYTES_IN_PACKET_reg_u tt_rocc_cpu3_cmd_buf_w_max_bytes_in_packet;
    TT_ROCC_CMD_BUF_MCAST_DESTS_reg_u tt_rocc_cpu3_cmd_buf_w_mcast_dests;
    TT_ROCC_CMD_BUF_L1_ACCUM_CFG_reg_u tt_rocc_cpu3_cmd_buf_w_l1_accum_cfg;
    TT_ROCC_CMD_BUF_AXI_OPT_1_reg_u tt_rocc_cpu3_cmd_buf_w_axi_opt_1;
    TT_ROCC_CMD_BUF_AXI_OPT_2_reg_u tt_rocc_cpu3_cmd_buf_w_axi_opt_2;
    TT_ROCC_CMD_BUF_AUTOINC_reg_u tt_rocc_cpu3_cmd_buf_w_autoinc;
    TT_ROCC_CMD_BUF_PACKET_TAGS_reg_u tt_rocc_cpu3_cmd_buf_w_packet_tags;
    TT_ROCC_CMD_BUF_DEBUG_reg_u tt_rocc_cpu3_cmd_buf_w_debug;
    TT_ROCC_CMD_BUF_MISC_reg_u tt_rocc_cpu3_cmd_buf_w_misc;
    TT_ROCC_CMD_BUF_PER_TR_ID_IE_0_reg_u tt_rocc_cpu3_cmd_buf_w_per_tr_id_ie_0;
    TT_ROCC_CMD_BUF_PER_TR_ID_IE_1_reg_u tt_rocc_cpu3_cmd_buf_w_per_tr_id_ie_1;
    TT_ROCC_CMD_BUF_PER_TR_ID_IE_2_reg_u tt_rocc_cpu3_cmd_buf_w_per_tr_id_ie_2;
    TT_ROCC_CMD_BUF_PER_TR_ID_IP_0_reg_u tt_rocc_cpu3_cmd_buf_w_per_tr_id_ip_0;
    TT_ROCC_CMD_BUF_PER_TR_ID_IP_1_reg_u tt_rocc_cpu3_cmd_buf_w_per_tr_id_ip_1;
    TT_ROCC_CMD_BUF_PER_TR_ID_IP_2_reg_u tt_rocc_cpu3_cmd_buf_w_per_tr_id_ip_2;
    TT_ROCC_ADDRESS_GEN_BANK_CURRENT_reg_u tt_rocc_cpu3_address_gen_r_src_bank_current;
    TT_ROCC_ADDRESS_GEN_BANK_BASE_reg_u tt_rocc_cpu3_address_gen_r_src_bank_base;
    TT_ROCC_ADDRESS_GEN_BANK_SIZE_reg_u tt_rocc_cpu3_address_gen_r_src_bank_size;
    TT_ROCC_ADDRESS_GEN_BANK_SKIP_reg_u tt_rocc_cpu3_address_gen_r_src_bank_skip;
    TT_ROCC_ADDRESS_GEN_INNER_STRIDE_reg_u tt_rocc_cpu3_address_gen_r_src_inner_stride;
    TT_ROCC_ADDRESS_GEN_INNER_END_reg_u tt_rocc_cpu3_address_gen_r_src_inner_end;
    TT_ROCC_ADDRESS_GEN_INNER_ADDRESS_reg_u tt_rocc_cpu3_address_gen_r_src_inner_address;
    TT_ROCC_ADDRESS_GEN_OUTER_STRIDE_reg_u tt_rocc_cpu3_address_gen_r_src_outer_stride;
    TT_ROCC_ADDRESS_GEN_OUTER_END_reg_u tt_rocc_cpu3_address_gen_r_src_outer_end;
    TT_ROCC_ADDRESS_GEN_OUTER_ADDRESS_reg_u tt_rocc_cpu3_address_gen_r_src_outer_address;
    TT_ROCC_ADDRESS_GEN_FACE_SIZE_reg_u tt_rocc_cpu3_address_gen_r_src_face_size;
    TT_ROCC_ADDRESS_GEN_BANK_CURRENT_reg_u tt_rocc_cpu3_address_gen_r_dest_bank_current;
    TT_ROCC_ADDRESS_GEN_BANK_BASE_reg_u tt_rocc_cpu3_address_gen_r_dest_bank_base;
    TT_ROCC_ADDRESS_GEN_BANK_SIZE_reg_u tt_rocc_cpu3_address_gen_r_dest_bank_size;
    TT_ROCC_ADDRESS_GEN_BANK_SKIP_reg_u tt_rocc_cpu3_address_gen_r_dest_bank_skip;
    TT_ROCC_ADDRESS_GEN_INNER_STRIDE_reg_u tt_rocc_cpu3_address_gen_r_dest_inner_stride;
    TT_ROCC_ADDRESS_GEN_INNER_END_reg_u tt_rocc_cpu3_address_gen_r_dest_inner_end;
    TT_ROCC_ADDRESS_GEN_INNER_ADDRESS_reg_u tt_rocc_cpu3_address_gen_r_dest_inner_address;
    TT_ROCC_ADDRESS_GEN_OUTER_STRIDE_reg_u tt_rocc_cpu3_address_gen_r_dest_outer_stride;
    TT_ROCC_ADDRESS_GEN_OUTER_END_reg_u tt_rocc_cpu3_address_gen_r_dest_outer_end;
    TT_ROCC_ADDRESS_GEN_OUTER_ADDRESS_reg_u tt_rocc_cpu3_address_gen_r_dest_outer_address;
    TT_ROCC_ADDRESS_GEN_FACE_SIZE_reg_u tt_rocc_cpu3_address_gen_r_dest_face_size;
    TT_ROCC_ADDRESS_GEN_GEN_ADDRESS_reg_u tt_rocc_cpu3_address_gen_r_src_gen_address;
    TT_ROCC_ADDRESS_GEN_GEN_ADDRESS_reg_u tt_rocc_cpu3_address_gen_r_dest_gen_address;
    TT_ROCC_ADDRESS_GEN_MISC_reg_u tt_rocc_cpu3_address_gen_r_misc;
    TT_ROCC_ADDRESS_GEN_BANK_CURRENT_reg_u tt_rocc_cpu3_address_gen_w_src_bank_current;
    TT_ROCC_ADDRESS_GEN_BANK_BASE_reg_u tt_rocc_cpu3_address_gen_w_src_bank_base;
    TT_ROCC_ADDRESS_GEN_BANK_SIZE_reg_u tt_rocc_cpu3_address_gen_w_src_bank_size;
    TT_ROCC_ADDRESS_GEN_BANK_SKIP_reg_u tt_rocc_cpu3_address_gen_w_src_bank_skip;
    TT_ROCC_ADDRESS_GEN_INNER_STRIDE_reg_u tt_rocc_cpu3_address_gen_w_src_inner_stride;
    TT_ROCC_ADDRESS_GEN_INNER_END_reg_u tt_rocc_cpu3_address_gen_w_src_inner_end;
    TT_ROCC_ADDRESS_GEN_INNER_ADDRESS_reg_u tt_rocc_cpu3_address_gen_w_src_inner_address;
    TT_ROCC_ADDRESS_GEN_OUTER_STRIDE_reg_u tt_rocc_cpu3_address_gen_w_src_outer_stride;
    TT_ROCC_ADDRESS_GEN_OUTER_END_reg_u tt_rocc_cpu3_address_gen_w_src_outer_end;
    TT_ROCC_ADDRESS_GEN_OUTER_ADDRESS_reg_u tt_rocc_cpu3_address_gen_w_src_outer_address;
    TT_ROCC_ADDRESS_GEN_FACE_SIZE_reg_u tt_rocc_cpu3_address_gen_w_src_face_size;
    TT_ROCC_ADDRESS_GEN_BANK_CURRENT_reg_u tt_rocc_cpu3_address_gen_w_dest_bank_current;
    TT_ROCC_ADDRESS_GEN_BANK_BASE_reg_u tt_rocc_cpu3_address_gen_w_dest_bank_base;
    TT_ROCC_ADDRESS_GEN_BANK_SIZE_reg_u tt_rocc_cpu3_address_gen_w_dest_bank_size;
    TT_ROCC_ADDRESS_GEN_BANK_SKIP_reg_u tt_rocc_cpu3_address_gen_w_dest_bank_skip;
    TT_ROCC_ADDRESS_GEN_INNER_STRIDE_reg_u tt_rocc_cpu3_address_gen_w_dest_inner_stride;
    TT_ROCC_ADDRESS_GEN_INNER_END_reg_u tt_rocc_cpu3_address_gen_w_dest_inner_end;
    TT_ROCC_ADDRESS_GEN_INNER_ADDRESS_reg_u tt_rocc_cpu3_address_gen_w_dest_inner_address;
    TT_ROCC_ADDRESS_GEN_OUTER_STRIDE_reg_u tt_rocc_cpu3_address_gen_w_dest_outer_stride;
    TT_ROCC_ADDRESS_GEN_OUTER_END_reg_u tt_rocc_cpu3_address_gen_w_dest_outer_end;
    TT_ROCC_ADDRESS_GEN_OUTER_ADDRESS_reg_u tt_rocc_cpu3_address_gen_w_dest_outer_address;
    TT_ROCC_ADDRESS_GEN_FACE_SIZE_reg_u tt_rocc_cpu3_address_gen_w_dest_face_size;
    TT_ROCC_ADDRESS_GEN_GEN_ADDRESS_reg_u tt_rocc_cpu3_address_gen_w_src_gen_address;
    TT_ROCC_ADDRESS_GEN_GEN_ADDRESS_reg_u tt_rocc_cpu3_address_gen_w_dest_gen_address;
    TT_ROCC_ADDRESS_GEN_MISC_reg_u tt_rocc_cpu3_address_gen_w_misc;
    TT_ROCC_SIMPLE_CMD_BUF_IE_reg_u tt_rocc_cpu3_simple_cmd_buf_ie;
    TT_ROCC_SIMPLE_CMD_BUF_IP_reg_u tt_rocc_cpu3_simple_cmd_buf_ip;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu3_simple_cmd_buf_reserved_0;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu3_simple_cmd_buf_reserved_1;
    TT_ROCC_SIMPLE_CMD_BUF_SRC_ADDR_reg_u tt_rocc_cpu3_simple_cmd_buf_src_addr;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu3_simple_cmd_buf_reserved_2;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu3_simple_cmd_buf_reserved_3;
    TT_ROCC_SIMPLE_CMD_BUF_SRC_COORD_reg_u tt_rocc_cpu3_simple_cmd_buf_src_coord;
    TT_ROCC_SIMPLE_CMD_BUF_DEST_ADDR_reg_u tt_rocc_cpu3_simple_cmd_buf_dest_addr;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu3_simple_cmd_buf_reserved_4;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu3_simple_cmd_buf_reserved_5;
    TT_ROCC_SIMPLE_CMD_BUF_DEST_COORD_reg_u tt_rocc_cpu3_simple_cmd_buf_dest_coord;
    TT_ROCC_SIMPLE_CMD_BUF_LEN_BYTES_reg_u tt_rocc_cpu3_simple_cmd_buf_len_bytes;
    TT_ROCC_SIMPLE_CMD_BUF_REQ_VC_reg_u tt_rocc_cpu3_simple_cmd_buf_req_vc;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu3_simple_cmd_buf_reserved_6;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu3_simple_cmd_buf_reserved_7;
    TT_ROCC_SIMPLE_CMD_BUF_RESP_VC_reg_u tt_rocc_cpu3_simple_cmd_buf_resp_vc;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu3_simple_cmd_buf_reserved_8;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu3_simple_cmd_buf_reserved_9;
    TT_ROCC_SIMPLE_CMD_BUF_TR_ID_reg_u tt_rocc_cpu3_simple_cmd_buf_tr_id;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu3_simple_cmd_buf_reserved_10;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu3_simple_cmd_buf_reserved_11;
    TT_ROCC_SIMPLE_CMD_BUF_MCAST_EXCLUDE_reg_u tt_rocc_cpu3_simple_cmd_buf_mcast_exclude;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu3_simple_cmd_buf_reserved_12[8];
    TT_ROCC_SIMPLE_CMD_BUF_INLINE_DATA_reg_u tt_rocc_cpu3_simple_cmd_buf_inline_data;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu3_simple_cmd_buf_reserved_13;
    TT_ROCC_SIMPLE_CMD_BUF_MCAST_DESTS_reg_u tt_rocc_cpu3_simple_cmd_buf_mcast_dests;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu3_simple_cmd_buf_reserved_14;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu3_simple_cmd_buf_reserved_15;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu3_simple_cmd_buf_reserved_16;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu3_simple_cmd_buf_reserved_17;
    TT_ROCC_SIMPLE_CMD_BUF_PACKET_TAGS_reg_u tt_rocc_cpu3_simple_cmd_buf_packet_tags;
    TT_ROCC_SIMPLE_CMD_BUF_DEBUG_reg_u tt_rocc_cpu3_simple_cmd_buf_debug;
    TT_ROCC_SIMPLE_CMD_BUF_MISC_reg_u tt_rocc_cpu3_simple_cmd_buf_misc;
    TT_ROCC_SIMPLE_CMD_BUF_PER_TR_ID_IE_0_reg_u tt_rocc_cpu3_simple_cmd_buf_per_tr_id_ie_0;
    TT_ROCC_SIMPLE_CMD_BUF_PER_TR_ID_IE_1_reg_u tt_rocc_cpu3_simple_cmd_buf_per_tr_id_ie_1;
    TT_ROCC_SIMPLE_CMD_BUF_PER_TR_ID_IE_2_reg_u tt_rocc_cpu3_simple_cmd_buf_per_tr_id_ie_2;
    TT_ROCC_SIMPLE_CMD_BUF_PER_TR_ID_IP_0_reg_u tt_rocc_cpu3_simple_cmd_buf_per_tr_id_ip_0;
    TT_ROCC_SIMPLE_CMD_BUF_PER_TR_ID_IP_1_reg_u tt_rocc_cpu3_simple_cmd_buf_per_tr_id_ip_1;
    TT_ROCC_SIMPLE_CMD_BUF_PER_TR_ID_IP_2_reg_u tt_rocc_cpu3_simple_cmd_buf_per_tr_id_ip_2;
    TT_ROCC_CMD_BUF_IE_reg_u tt_rocc_cpu4_cmd_buf_r_ie;
    TT_ROCC_CMD_BUF_IP_reg_u tt_rocc_cpu4_cmd_buf_r_ip;
    TT_ROCC_CMD_BUF_WR_SENT_TR_ID_reg_u tt_rocc_cpu4_cmd_buf_r_wr_sent_tr_id;
    TT_ROCC_CMD_BUF_TR_ACK_TR_ID_reg_u tt_rocc_cpu4_cmd_buf_r_tr_ack_tr_id;
    TT_ROCC_CMD_BUF_SRC_ADDR_reg_u tt_rocc_cpu4_cmd_buf_r_src_addr;
    TT_ROCC_CMD_BUF_SRC_BASE_reg_u tt_rocc_cpu4_cmd_buf_r_src_base;
    TT_ROCC_CMD_BUF_SRC_SIZE_reg_u tt_rocc_cpu4_cmd_buf_r_src_size;
    TT_ROCC_CMD_BUF_SRC_COORD_reg_u tt_rocc_cpu4_cmd_buf_r_src_coord;
    TT_ROCC_CMD_BUF_DEST_ADDR_reg_u tt_rocc_cpu4_cmd_buf_r_dest_addr;
    TT_ROCC_CMD_BUF_DEST_BASE_reg_u tt_rocc_cpu4_cmd_buf_r_dest_base;
    TT_ROCC_CMD_BUF_DEST_SIZE_reg_u tt_rocc_cpu4_cmd_buf_r_dest_size;
    TT_ROCC_CMD_BUF_DEST_COORD_reg_u tt_rocc_cpu4_cmd_buf_r_dest_coord;
    TT_ROCC_CMD_BUF_LEN_BYTES_reg_u tt_rocc_cpu4_cmd_buf_r_len_bytes;
    TT_ROCC_CMD_BUF_REQ_VC_reg_u tt_rocc_cpu4_cmd_buf_r_req_vc;
    TT_ROCC_CMD_BUF_REQ_VC_BASE_reg_u tt_rocc_cpu4_cmd_buf_r_req_vc_base;
    TT_ROCC_CMD_BUF_REQ_VC_SIZE_reg_u tt_rocc_cpu4_cmd_buf_r_req_vc_size;
    TT_ROCC_CMD_BUF_RESP_VC_reg_u tt_rocc_cpu4_cmd_buf_r_resp_vc;
    TT_ROCC_CMD_BUF_RESP_VC_BASE_reg_u tt_rocc_cpu4_cmd_buf_r_resp_vc_base;
    TT_ROCC_CMD_BUF_RESP_VC_SIZE_reg_u tt_rocc_cpu4_cmd_buf_r_resp_vc_size;
    TT_ROCC_CMD_BUF_TR_ID_reg_u tt_rocc_cpu4_cmd_buf_r_tr_id;
    TT_ROCC_CMD_BUF_TR_ID_BASE_reg_u tt_rocc_cpu4_cmd_buf_r_tr_id_base;
    TT_ROCC_CMD_BUF_TR_ID_SIZE_reg_u tt_rocc_cpu4_cmd_buf_r_tr_id_size;
    TT_ROCC_CMD_BUF_MCAST_EXCLUDE_reg_u tt_rocc_cpu4_cmd_buf_r_mcast_exclude;
    TT_ROCC_CMD_BUF_SCATTER_LIST_ADDR_reg_u tt_rocc_cpu4_cmd_buf_r_scatter_list_addr;
    TT_ROCC_CMD_BUF_SCATTER_BASE_ADDR_reg_u tt_rocc_cpu4_cmd_buf_r_scatter_base_addr;
    TT_ROCC_CMD_BUF_SCATTER_INDEX_reg_u tt_rocc_cpu4_cmd_buf_r_scatter_index;
    TT_ROCC_CMD_BUF_SCATTER_TIMES_reg_u tt_rocc_cpu4_cmd_buf_r_scatter_times;
    TT_ROCC_CMD_BUF_SCATTER_ADDR_reg_u tt_rocc_cpu4_cmd_buf_r_scatter_addr[4];
    TT_ROCC_CMD_BUF_INLINE_DATA_reg_u tt_rocc_cpu4_cmd_buf_r_inline_data;
    TT_ROCC_CMD_BUF_MAX_BYTES_IN_PACKET_reg_u tt_rocc_cpu4_cmd_buf_r_max_bytes_in_packet;
    TT_ROCC_CMD_BUF_MCAST_DESTS_reg_u tt_rocc_cpu4_cmd_buf_r_mcast_dests;
    TT_ROCC_CMD_BUF_L1_ACCUM_CFG_reg_u tt_rocc_cpu4_cmd_buf_r_l1_accum_cfg;
    TT_ROCC_CMD_BUF_AXI_OPT_1_reg_u tt_rocc_cpu4_cmd_buf_r_axi_opt_1;
    TT_ROCC_CMD_BUF_AXI_OPT_2_reg_u tt_rocc_cpu4_cmd_buf_r_axi_opt_2;
    TT_ROCC_CMD_BUF_AUTOINC_reg_u tt_rocc_cpu4_cmd_buf_r_autoinc;
    TT_ROCC_CMD_BUF_PACKET_TAGS_reg_u tt_rocc_cpu4_cmd_buf_r_packet_tags;
    TT_ROCC_CMD_BUF_DEBUG_reg_u tt_rocc_cpu4_cmd_buf_r_debug;
    TT_ROCC_CMD_BUF_MISC_reg_u tt_rocc_cpu4_cmd_buf_r_misc;
    TT_ROCC_CMD_BUF_PER_TR_ID_IE_0_reg_u tt_rocc_cpu4_cmd_buf_r_per_tr_id_ie_0;
    TT_ROCC_CMD_BUF_PER_TR_ID_IE_1_reg_u tt_rocc_cpu4_cmd_buf_r_per_tr_id_ie_1;
    TT_ROCC_CMD_BUF_PER_TR_ID_IE_2_reg_u tt_rocc_cpu4_cmd_buf_r_per_tr_id_ie_2;
    TT_ROCC_CMD_BUF_PER_TR_ID_IP_0_reg_u tt_rocc_cpu4_cmd_buf_r_per_tr_id_ip_0;
    TT_ROCC_CMD_BUF_PER_TR_ID_IP_1_reg_u tt_rocc_cpu4_cmd_buf_r_per_tr_id_ip_1;
    TT_ROCC_CMD_BUF_PER_TR_ID_IP_2_reg_u tt_rocc_cpu4_cmd_buf_r_per_tr_id_ip_2;
    TT_ROCC_CMD_BUF_IE_reg_u tt_rocc_cpu4_cmd_buf_w_ie;
    TT_ROCC_CMD_BUF_IP_reg_u tt_rocc_cpu4_cmd_buf_w_ip;
    TT_ROCC_CMD_BUF_WR_SENT_TR_ID_reg_u tt_rocc_cpu4_cmd_buf_w_wr_sent_tr_id;
    TT_ROCC_CMD_BUF_TR_ACK_TR_ID_reg_u tt_rocc_cpu4_cmd_buf_w_tr_ack_tr_id;
    TT_ROCC_CMD_BUF_SRC_ADDR_reg_u tt_rocc_cpu4_cmd_buf_w_src_addr;
    TT_ROCC_CMD_BUF_SRC_BASE_reg_u tt_rocc_cpu4_cmd_buf_w_src_base;
    TT_ROCC_CMD_BUF_SRC_SIZE_reg_u tt_rocc_cpu4_cmd_buf_w_src_size;
    TT_ROCC_CMD_BUF_SRC_COORD_reg_u tt_rocc_cpu4_cmd_buf_w_src_coord;
    TT_ROCC_CMD_BUF_DEST_ADDR_reg_u tt_rocc_cpu4_cmd_buf_w_dest_addr;
    TT_ROCC_CMD_BUF_DEST_BASE_reg_u tt_rocc_cpu4_cmd_buf_w_dest_base;
    TT_ROCC_CMD_BUF_DEST_SIZE_reg_u tt_rocc_cpu4_cmd_buf_w_dest_size;
    TT_ROCC_CMD_BUF_DEST_COORD_reg_u tt_rocc_cpu4_cmd_buf_w_dest_coord;
    TT_ROCC_CMD_BUF_LEN_BYTES_reg_u tt_rocc_cpu4_cmd_buf_w_len_bytes;
    TT_ROCC_CMD_BUF_REQ_VC_reg_u tt_rocc_cpu4_cmd_buf_w_req_vc;
    TT_ROCC_CMD_BUF_REQ_VC_BASE_reg_u tt_rocc_cpu4_cmd_buf_w_req_vc_base;
    TT_ROCC_CMD_BUF_REQ_VC_SIZE_reg_u tt_rocc_cpu4_cmd_buf_w_req_vc_size;
    TT_ROCC_CMD_BUF_RESP_VC_reg_u tt_rocc_cpu4_cmd_buf_w_resp_vc;
    TT_ROCC_CMD_BUF_RESP_VC_BASE_reg_u tt_rocc_cpu4_cmd_buf_w_resp_vc_base;
    TT_ROCC_CMD_BUF_RESP_VC_SIZE_reg_u tt_rocc_cpu4_cmd_buf_w_resp_vc_size;
    TT_ROCC_CMD_BUF_TR_ID_reg_u tt_rocc_cpu4_cmd_buf_w_tr_id;
    TT_ROCC_CMD_BUF_TR_ID_BASE_reg_u tt_rocc_cpu4_cmd_buf_w_tr_id_base;
    TT_ROCC_CMD_BUF_TR_ID_SIZE_reg_u tt_rocc_cpu4_cmd_buf_w_tr_id_size;
    TT_ROCC_CMD_BUF_MCAST_EXCLUDE_reg_u tt_rocc_cpu4_cmd_buf_w_mcast_exclude;
    TT_ROCC_CMD_BUF_SCATTER_LIST_ADDR_reg_u tt_rocc_cpu4_cmd_buf_w_scatter_list_addr;
    TT_ROCC_CMD_BUF_SCATTER_BASE_ADDR_reg_u tt_rocc_cpu4_cmd_buf_w_scatter_base_addr;
    TT_ROCC_CMD_BUF_SCATTER_INDEX_reg_u tt_rocc_cpu4_cmd_buf_w_scatter_index;
    TT_ROCC_CMD_BUF_SCATTER_TIMES_reg_u tt_rocc_cpu4_cmd_buf_w_scatter_times;
    TT_ROCC_CMD_BUF_SCATTER_ADDR_reg_u tt_rocc_cpu4_cmd_buf_w_scatter_addr[4];
    TT_ROCC_CMD_BUF_INLINE_DATA_reg_u tt_rocc_cpu4_cmd_buf_w_inline_data;
    TT_ROCC_CMD_BUF_MAX_BYTES_IN_PACKET_reg_u tt_rocc_cpu4_cmd_buf_w_max_bytes_in_packet;
    TT_ROCC_CMD_BUF_MCAST_DESTS_reg_u tt_rocc_cpu4_cmd_buf_w_mcast_dests;
    TT_ROCC_CMD_BUF_L1_ACCUM_CFG_reg_u tt_rocc_cpu4_cmd_buf_w_l1_accum_cfg;
    TT_ROCC_CMD_BUF_AXI_OPT_1_reg_u tt_rocc_cpu4_cmd_buf_w_axi_opt_1;
    TT_ROCC_CMD_BUF_AXI_OPT_2_reg_u tt_rocc_cpu4_cmd_buf_w_axi_opt_2;
    TT_ROCC_CMD_BUF_AUTOINC_reg_u tt_rocc_cpu4_cmd_buf_w_autoinc;
    TT_ROCC_CMD_BUF_PACKET_TAGS_reg_u tt_rocc_cpu4_cmd_buf_w_packet_tags;
    TT_ROCC_CMD_BUF_DEBUG_reg_u tt_rocc_cpu4_cmd_buf_w_debug;
    TT_ROCC_CMD_BUF_MISC_reg_u tt_rocc_cpu4_cmd_buf_w_misc;
    TT_ROCC_CMD_BUF_PER_TR_ID_IE_0_reg_u tt_rocc_cpu4_cmd_buf_w_per_tr_id_ie_0;
    TT_ROCC_CMD_BUF_PER_TR_ID_IE_1_reg_u tt_rocc_cpu4_cmd_buf_w_per_tr_id_ie_1;
    TT_ROCC_CMD_BUF_PER_TR_ID_IE_2_reg_u tt_rocc_cpu4_cmd_buf_w_per_tr_id_ie_2;
    TT_ROCC_CMD_BUF_PER_TR_ID_IP_0_reg_u tt_rocc_cpu4_cmd_buf_w_per_tr_id_ip_0;
    TT_ROCC_CMD_BUF_PER_TR_ID_IP_1_reg_u tt_rocc_cpu4_cmd_buf_w_per_tr_id_ip_1;
    TT_ROCC_CMD_BUF_PER_TR_ID_IP_2_reg_u tt_rocc_cpu4_cmd_buf_w_per_tr_id_ip_2;
    TT_ROCC_ADDRESS_GEN_BANK_CURRENT_reg_u tt_rocc_cpu4_address_gen_r_src_bank_current;
    TT_ROCC_ADDRESS_GEN_BANK_BASE_reg_u tt_rocc_cpu4_address_gen_r_src_bank_base;
    TT_ROCC_ADDRESS_GEN_BANK_SIZE_reg_u tt_rocc_cpu4_address_gen_r_src_bank_size;
    TT_ROCC_ADDRESS_GEN_BANK_SKIP_reg_u tt_rocc_cpu4_address_gen_r_src_bank_skip;
    TT_ROCC_ADDRESS_GEN_INNER_STRIDE_reg_u tt_rocc_cpu4_address_gen_r_src_inner_stride;
    TT_ROCC_ADDRESS_GEN_INNER_END_reg_u tt_rocc_cpu4_address_gen_r_src_inner_end;
    TT_ROCC_ADDRESS_GEN_INNER_ADDRESS_reg_u tt_rocc_cpu4_address_gen_r_src_inner_address;
    TT_ROCC_ADDRESS_GEN_OUTER_STRIDE_reg_u tt_rocc_cpu4_address_gen_r_src_outer_stride;
    TT_ROCC_ADDRESS_GEN_OUTER_END_reg_u tt_rocc_cpu4_address_gen_r_src_outer_end;
    TT_ROCC_ADDRESS_GEN_OUTER_ADDRESS_reg_u tt_rocc_cpu4_address_gen_r_src_outer_address;
    TT_ROCC_ADDRESS_GEN_FACE_SIZE_reg_u tt_rocc_cpu4_address_gen_r_src_face_size;
    TT_ROCC_ADDRESS_GEN_BANK_CURRENT_reg_u tt_rocc_cpu4_address_gen_r_dest_bank_current;
    TT_ROCC_ADDRESS_GEN_BANK_BASE_reg_u tt_rocc_cpu4_address_gen_r_dest_bank_base;
    TT_ROCC_ADDRESS_GEN_BANK_SIZE_reg_u tt_rocc_cpu4_address_gen_r_dest_bank_size;
    TT_ROCC_ADDRESS_GEN_BANK_SKIP_reg_u tt_rocc_cpu4_address_gen_r_dest_bank_skip;
    TT_ROCC_ADDRESS_GEN_INNER_STRIDE_reg_u tt_rocc_cpu4_address_gen_r_dest_inner_stride;
    TT_ROCC_ADDRESS_GEN_INNER_END_reg_u tt_rocc_cpu4_address_gen_r_dest_inner_end;
    TT_ROCC_ADDRESS_GEN_INNER_ADDRESS_reg_u tt_rocc_cpu4_address_gen_r_dest_inner_address;
    TT_ROCC_ADDRESS_GEN_OUTER_STRIDE_reg_u tt_rocc_cpu4_address_gen_r_dest_outer_stride;
    TT_ROCC_ADDRESS_GEN_OUTER_END_reg_u tt_rocc_cpu4_address_gen_r_dest_outer_end;
    TT_ROCC_ADDRESS_GEN_OUTER_ADDRESS_reg_u tt_rocc_cpu4_address_gen_r_dest_outer_address;
    TT_ROCC_ADDRESS_GEN_FACE_SIZE_reg_u tt_rocc_cpu4_address_gen_r_dest_face_size;
    TT_ROCC_ADDRESS_GEN_GEN_ADDRESS_reg_u tt_rocc_cpu4_address_gen_r_src_gen_address;
    TT_ROCC_ADDRESS_GEN_GEN_ADDRESS_reg_u tt_rocc_cpu4_address_gen_r_dest_gen_address;
    TT_ROCC_ADDRESS_GEN_MISC_reg_u tt_rocc_cpu4_address_gen_r_misc;
    TT_ROCC_ADDRESS_GEN_BANK_CURRENT_reg_u tt_rocc_cpu4_address_gen_w_src_bank_current;
    TT_ROCC_ADDRESS_GEN_BANK_BASE_reg_u tt_rocc_cpu4_address_gen_w_src_bank_base;
    TT_ROCC_ADDRESS_GEN_BANK_SIZE_reg_u tt_rocc_cpu4_address_gen_w_src_bank_size;
    TT_ROCC_ADDRESS_GEN_BANK_SKIP_reg_u tt_rocc_cpu4_address_gen_w_src_bank_skip;
    TT_ROCC_ADDRESS_GEN_INNER_STRIDE_reg_u tt_rocc_cpu4_address_gen_w_src_inner_stride;
    TT_ROCC_ADDRESS_GEN_INNER_END_reg_u tt_rocc_cpu4_address_gen_w_src_inner_end;
    TT_ROCC_ADDRESS_GEN_INNER_ADDRESS_reg_u tt_rocc_cpu4_address_gen_w_src_inner_address;
    TT_ROCC_ADDRESS_GEN_OUTER_STRIDE_reg_u tt_rocc_cpu4_address_gen_w_src_outer_stride;
    TT_ROCC_ADDRESS_GEN_OUTER_END_reg_u tt_rocc_cpu4_address_gen_w_src_outer_end;
    TT_ROCC_ADDRESS_GEN_OUTER_ADDRESS_reg_u tt_rocc_cpu4_address_gen_w_src_outer_address;
    TT_ROCC_ADDRESS_GEN_FACE_SIZE_reg_u tt_rocc_cpu4_address_gen_w_src_face_size;
    TT_ROCC_ADDRESS_GEN_BANK_CURRENT_reg_u tt_rocc_cpu4_address_gen_w_dest_bank_current;
    TT_ROCC_ADDRESS_GEN_BANK_BASE_reg_u tt_rocc_cpu4_address_gen_w_dest_bank_base;
    TT_ROCC_ADDRESS_GEN_BANK_SIZE_reg_u tt_rocc_cpu4_address_gen_w_dest_bank_size;
    TT_ROCC_ADDRESS_GEN_BANK_SKIP_reg_u tt_rocc_cpu4_address_gen_w_dest_bank_skip;
    TT_ROCC_ADDRESS_GEN_INNER_STRIDE_reg_u tt_rocc_cpu4_address_gen_w_dest_inner_stride;
    TT_ROCC_ADDRESS_GEN_INNER_END_reg_u tt_rocc_cpu4_address_gen_w_dest_inner_end;
    TT_ROCC_ADDRESS_GEN_INNER_ADDRESS_reg_u tt_rocc_cpu4_address_gen_w_dest_inner_address;
    TT_ROCC_ADDRESS_GEN_OUTER_STRIDE_reg_u tt_rocc_cpu4_address_gen_w_dest_outer_stride;
    TT_ROCC_ADDRESS_GEN_OUTER_END_reg_u tt_rocc_cpu4_address_gen_w_dest_outer_end;
    TT_ROCC_ADDRESS_GEN_OUTER_ADDRESS_reg_u tt_rocc_cpu4_address_gen_w_dest_outer_address;
    TT_ROCC_ADDRESS_GEN_FACE_SIZE_reg_u tt_rocc_cpu4_address_gen_w_dest_face_size;
    TT_ROCC_ADDRESS_GEN_GEN_ADDRESS_reg_u tt_rocc_cpu4_address_gen_w_src_gen_address;
    TT_ROCC_ADDRESS_GEN_GEN_ADDRESS_reg_u tt_rocc_cpu4_address_gen_w_dest_gen_address;
    TT_ROCC_ADDRESS_GEN_MISC_reg_u tt_rocc_cpu4_address_gen_w_misc;
    TT_ROCC_SIMPLE_CMD_BUF_IE_reg_u tt_rocc_cpu4_simple_cmd_buf_ie;
    TT_ROCC_SIMPLE_CMD_BUF_IP_reg_u tt_rocc_cpu4_simple_cmd_buf_ip;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu4_simple_cmd_buf_reserved_0;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu4_simple_cmd_buf_reserved_1;
    TT_ROCC_SIMPLE_CMD_BUF_SRC_ADDR_reg_u tt_rocc_cpu4_simple_cmd_buf_src_addr;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu4_simple_cmd_buf_reserved_2;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu4_simple_cmd_buf_reserved_3;
    TT_ROCC_SIMPLE_CMD_BUF_SRC_COORD_reg_u tt_rocc_cpu4_simple_cmd_buf_src_coord;
    TT_ROCC_SIMPLE_CMD_BUF_DEST_ADDR_reg_u tt_rocc_cpu4_simple_cmd_buf_dest_addr;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu4_simple_cmd_buf_reserved_4;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu4_simple_cmd_buf_reserved_5;
    TT_ROCC_SIMPLE_CMD_BUF_DEST_COORD_reg_u tt_rocc_cpu4_simple_cmd_buf_dest_coord;
    TT_ROCC_SIMPLE_CMD_BUF_LEN_BYTES_reg_u tt_rocc_cpu4_simple_cmd_buf_len_bytes;
    TT_ROCC_SIMPLE_CMD_BUF_REQ_VC_reg_u tt_rocc_cpu4_simple_cmd_buf_req_vc;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu4_simple_cmd_buf_reserved_6;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu4_simple_cmd_buf_reserved_7;
    TT_ROCC_SIMPLE_CMD_BUF_RESP_VC_reg_u tt_rocc_cpu4_simple_cmd_buf_resp_vc;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu4_simple_cmd_buf_reserved_8;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu4_simple_cmd_buf_reserved_9;
    TT_ROCC_SIMPLE_CMD_BUF_TR_ID_reg_u tt_rocc_cpu4_simple_cmd_buf_tr_id;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu4_simple_cmd_buf_reserved_10;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu4_simple_cmd_buf_reserved_11;
    TT_ROCC_SIMPLE_CMD_BUF_MCAST_EXCLUDE_reg_u tt_rocc_cpu4_simple_cmd_buf_mcast_exclude;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu4_simple_cmd_buf_reserved_12[8];
    TT_ROCC_SIMPLE_CMD_BUF_INLINE_DATA_reg_u tt_rocc_cpu4_simple_cmd_buf_inline_data;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu4_simple_cmd_buf_reserved_13;
    TT_ROCC_SIMPLE_CMD_BUF_MCAST_DESTS_reg_u tt_rocc_cpu4_simple_cmd_buf_mcast_dests;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu4_simple_cmd_buf_reserved_14;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu4_simple_cmd_buf_reserved_15;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu4_simple_cmd_buf_reserved_16;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu4_simple_cmd_buf_reserved_17;
    TT_ROCC_SIMPLE_CMD_BUF_PACKET_TAGS_reg_u tt_rocc_cpu4_simple_cmd_buf_packet_tags;
    TT_ROCC_SIMPLE_CMD_BUF_DEBUG_reg_u tt_rocc_cpu4_simple_cmd_buf_debug;
    TT_ROCC_SIMPLE_CMD_BUF_MISC_reg_u tt_rocc_cpu4_simple_cmd_buf_misc;
    TT_ROCC_SIMPLE_CMD_BUF_PER_TR_ID_IE_0_reg_u tt_rocc_cpu4_simple_cmd_buf_per_tr_id_ie_0;
    TT_ROCC_SIMPLE_CMD_BUF_PER_TR_ID_IE_1_reg_u tt_rocc_cpu4_simple_cmd_buf_per_tr_id_ie_1;
    TT_ROCC_SIMPLE_CMD_BUF_PER_TR_ID_IE_2_reg_u tt_rocc_cpu4_simple_cmd_buf_per_tr_id_ie_2;
    TT_ROCC_SIMPLE_CMD_BUF_PER_TR_ID_IP_0_reg_u tt_rocc_cpu4_simple_cmd_buf_per_tr_id_ip_0;
    TT_ROCC_SIMPLE_CMD_BUF_PER_TR_ID_IP_1_reg_u tt_rocc_cpu4_simple_cmd_buf_per_tr_id_ip_1;
    TT_ROCC_SIMPLE_CMD_BUF_PER_TR_ID_IP_2_reg_u tt_rocc_cpu4_simple_cmd_buf_per_tr_id_ip_2;
    TT_ROCC_CMD_BUF_IE_reg_u tt_rocc_cpu5_cmd_buf_r_ie;
    TT_ROCC_CMD_BUF_IP_reg_u tt_rocc_cpu5_cmd_buf_r_ip;
    TT_ROCC_CMD_BUF_WR_SENT_TR_ID_reg_u tt_rocc_cpu5_cmd_buf_r_wr_sent_tr_id;
    TT_ROCC_CMD_BUF_TR_ACK_TR_ID_reg_u tt_rocc_cpu5_cmd_buf_r_tr_ack_tr_id;
    TT_ROCC_CMD_BUF_SRC_ADDR_reg_u tt_rocc_cpu5_cmd_buf_r_src_addr;
    TT_ROCC_CMD_BUF_SRC_BASE_reg_u tt_rocc_cpu5_cmd_buf_r_src_base;
    TT_ROCC_CMD_BUF_SRC_SIZE_reg_u tt_rocc_cpu5_cmd_buf_r_src_size;
    TT_ROCC_CMD_BUF_SRC_COORD_reg_u tt_rocc_cpu5_cmd_buf_r_src_coord;
    TT_ROCC_CMD_BUF_DEST_ADDR_reg_u tt_rocc_cpu5_cmd_buf_r_dest_addr;
    TT_ROCC_CMD_BUF_DEST_BASE_reg_u tt_rocc_cpu5_cmd_buf_r_dest_base;
    TT_ROCC_CMD_BUF_DEST_SIZE_reg_u tt_rocc_cpu5_cmd_buf_r_dest_size;
    TT_ROCC_CMD_BUF_DEST_COORD_reg_u tt_rocc_cpu5_cmd_buf_r_dest_coord;
    TT_ROCC_CMD_BUF_LEN_BYTES_reg_u tt_rocc_cpu5_cmd_buf_r_len_bytes;
    TT_ROCC_CMD_BUF_REQ_VC_reg_u tt_rocc_cpu5_cmd_buf_r_req_vc;
    TT_ROCC_CMD_BUF_REQ_VC_BASE_reg_u tt_rocc_cpu5_cmd_buf_r_req_vc_base;
    TT_ROCC_CMD_BUF_REQ_VC_SIZE_reg_u tt_rocc_cpu5_cmd_buf_r_req_vc_size;
    TT_ROCC_CMD_BUF_RESP_VC_reg_u tt_rocc_cpu5_cmd_buf_r_resp_vc;
    TT_ROCC_CMD_BUF_RESP_VC_BASE_reg_u tt_rocc_cpu5_cmd_buf_r_resp_vc_base;
    TT_ROCC_CMD_BUF_RESP_VC_SIZE_reg_u tt_rocc_cpu5_cmd_buf_r_resp_vc_size;
    TT_ROCC_CMD_BUF_TR_ID_reg_u tt_rocc_cpu5_cmd_buf_r_tr_id;
    TT_ROCC_CMD_BUF_TR_ID_BASE_reg_u tt_rocc_cpu5_cmd_buf_r_tr_id_base;
    TT_ROCC_CMD_BUF_TR_ID_SIZE_reg_u tt_rocc_cpu5_cmd_buf_r_tr_id_size;
    TT_ROCC_CMD_BUF_MCAST_EXCLUDE_reg_u tt_rocc_cpu5_cmd_buf_r_mcast_exclude;
    TT_ROCC_CMD_BUF_SCATTER_LIST_ADDR_reg_u tt_rocc_cpu5_cmd_buf_r_scatter_list_addr;
    TT_ROCC_CMD_BUF_SCATTER_BASE_ADDR_reg_u tt_rocc_cpu5_cmd_buf_r_scatter_base_addr;
    TT_ROCC_CMD_BUF_SCATTER_INDEX_reg_u tt_rocc_cpu5_cmd_buf_r_scatter_index;
    TT_ROCC_CMD_BUF_SCATTER_TIMES_reg_u tt_rocc_cpu5_cmd_buf_r_scatter_times;
    TT_ROCC_CMD_BUF_SCATTER_ADDR_reg_u tt_rocc_cpu5_cmd_buf_r_scatter_addr[4];
    TT_ROCC_CMD_BUF_INLINE_DATA_reg_u tt_rocc_cpu5_cmd_buf_r_inline_data;
    TT_ROCC_CMD_BUF_MAX_BYTES_IN_PACKET_reg_u tt_rocc_cpu5_cmd_buf_r_max_bytes_in_packet;
    TT_ROCC_CMD_BUF_MCAST_DESTS_reg_u tt_rocc_cpu5_cmd_buf_r_mcast_dests;
    TT_ROCC_CMD_BUF_L1_ACCUM_CFG_reg_u tt_rocc_cpu5_cmd_buf_r_l1_accum_cfg;
    TT_ROCC_CMD_BUF_AXI_OPT_1_reg_u tt_rocc_cpu5_cmd_buf_r_axi_opt_1;
    TT_ROCC_CMD_BUF_AXI_OPT_2_reg_u tt_rocc_cpu5_cmd_buf_r_axi_opt_2;
    TT_ROCC_CMD_BUF_AUTOINC_reg_u tt_rocc_cpu5_cmd_buf_r_autoinc;
    TT_ROCC_CMD_BUF_PACKET_TAGS_reg_u tt_rocc_cpu5_cmd_buf_r_packet_tags;
    TT_ROCC_CMD_BUF_DEBUG_reg_u tt_rocc_cpu5_cmd_buf_r_debug;
    TT_ROCC_CMD_BUF_MISC_reg_u tt_rocc_cpu5_cmd_buf_r_misc;
    TT_ROCC_CMD_BUF_PER_TR_ID_IE_0_reg_u tt_rocc_cpu5_cmd_buf_r_per_tr_id_ie_0;
    TT_ROCC_CMD_BUF_PER_TR_ID_IE_1_reg_u tt_rocc_cpu5_cmd_buf_r_per_tr_id_ie_1;
    TT_ROCC_CMD_BUF_PER_TR_ID_IE_2_reg_u tt_rocc_cpu5_cmd_buf_r_per_tr_id_ie_2;
    TT_ROCC_CMD_BUF_PER_TR_ID_IP_0_reg_u tt_rocc_cpu5_cmd_buf_r_per_tr_id_ip_0;
    TT_ROCC_CMD_BUF_PER_TR_ID_IP_1_reg_u tt_rocc_cpu5_cmd_buf_r_per_tr_id_ip_1;
    TT_ROCC_CMD_BUF_PER_TR_ID_IP_2_reg_u tt_rocc_cpu5_cmd_buf_r_per_tr_id_ip_2;
    TT_ROCC_CMD_BUF_IE_reg_u tt_rocc_cpu5_cmd_buf_w_ie;
    TT_ROCC_CMD_BUF_IP_reg_u tt_rocc_cpu5_cmd_buf_w_ip;
    TT_ROCC_CMD_BUF_WR_SENT_TR_ID_reg_u tt_rocc_cpu5_cmd_buf_w_wr_sent_tr_id;
    TT_ROCC_CMD_BUF_TR_ACK_TR_ID_reg_u tt_rocc_cpu5_cmd_buf_w_tr_ack_tr_id;
    TT_ROCC_CMD_BUF_SRC_ADDR_reg_u tt_rocc_cpu5_cmd_buf_w_src_addr;
    TT_ROCC_CMD_BUF_SRC_BASE_reg_u tt_rocc_cpu5_cmd_buf_w_src_base;
    TT_ROCC_CMD_BUF_SRC_SIZE_reg_u tt_rocc_cpu5_cmd_buf_w_src_size;
    TT_ROCC_CMD_BUF_SRC_COORD_reg_u tt_rocc_cpu5_cmd_buf_w_src_coord;
    TT_ROCC_CMD_BUF_DEST_ADDR_reg_u tt_rocc_cpu5_cmd_buf_w_dest_addr;
    TT_ROCC_CMD_BUF_DEST_BASE_reg_u tt_rocc_cpu5_cmd_buf_w_dest_base;
    TT_ROCC_CMD_BUF_DEST_SIZE_reg_u tt_rocc_cpu5_cmd_buf_w_dest_size;
    TT_ROCC_CMD_BUF_DEST_COORD_reg_u tt_rocc_cpu5_cmd_buf_w_dest_coord;
    TT_ROCC_CMD_BUF_LEN_BYTES_reg_u tt_rocc_cpu5_cmd_buf_w_len_bytes;
    TT_ROCC_CMD_BUF_REQ_VC_reg_u tt_rocc_cpu5_cmd_buf_w_req_vc;
    TT_ROCC_CMD_BUF_REQ_VC_BASE_reg_u tt_rocc_cpu5_cmd_buf_w_req_vc_base;
    TT_ROCC_CMD_BUF_REQ_VC_SIZE_reg_u tt_rocc_cpu5_cmd_buf_w_req_vc_size;
    TT_ROCC_CMD_BUF_RESP_VC_reg_u tt_rocc_cpu5_cmd_buf_w_resp_vc;
    TT_ROCC_CMD_BUF_RESP_VC_BASE_reg_u tt_rocc_cpu5_cmd_buf_w_resp_vc_base;
    TT_ROCC_CMD_BUF_RESP_VC_SIZE_reg_u tt_rocc_cpu5_cmd_buf_w_resp_vc_size;
    TT_ROCC_CMD_BUF_TR_ID_reg_u tt_rocc_cpu5_cmd_buf_w_tr_id;
    TT_ROCC_CMD_BUF_TR_ID_BASE_reg_u tt_rocc_cpu5_cmd_buf_w_tr_id_base;
    TT_ROCC_CMD_BUF_TR_ID_SIZE_reg_u tt_rocc_cpu5_cmd_buf_w_tr_id_size;
    TT_ROCC_CMD_BUF_MCAST_EXCLUDE_reg_u tt_rocc_cpu5_cmd_buf_w_mcast_exclude;
    TT_ROCC_CMD_BUF_SCATTER_LIST_ADDR_reg_u tt_rocc_cpu5_cmd_buf_w_scatter_list_addr;
    TT_ROCC_CMD_BUF_SCATTER_BASE_ADDR_reg_u tt_rocc_cpu5_cmd_buf_w_scatter_base_addr;
    TT_ROCC_CMD_BUF_SCATTER_INDEX_reg_u tt_rocc_cpu5_cmd_buf_w_scatter_index;
    TT_ROCC_CMD_BUF_SCATTER_TIMES_reg_u tt_rocc_cpu5_cmd_buf_w_scatter_times;
    TT_ROCC_CMD_BUF_SCATTER_ADDR_reg_u tt_rocc_cpu5_cmd_buf_w_scatter_addr[4];
    TT_ROCC_CMD_BUF_INLINE_DATA_reg_u tt_rocc_cpu5_cmd_buf_w_inline_data;
    TT_ROCC_CMD_BUF_MAX_BYTES_IN_PACKET_reg_u tt_rocc_cpu5_cmd_buf_w_max_bytes_in_packet;
    TT_ROCC_CMD_BUF_MCAST_DESTS_reg_u tt_rocc_cpu5_cmd_buf_w_mcast_dests;
    TT_ROCC_CMD_BUF_L1_ACCUM_CFG_reg_u tt_rocc_cpu5_cmd_buf_w_l1_accum_cfg;
    TT_ROCC_CMD_BUF_AXI_OPT_1_reg_u tt_rocc_cpu5_cmd_buf_w_axi_opt_1;
    TT_ROCC_CMD_BUF_AXI_OPT_2_reg_u tt_rocc_cpu5_cmd_buf_w_axi_opt_2;
    TT_ROCC_CMD_BUF_AUTOINC_reg_u tt_rocc_cpu5_cmd_buf_w_autoinc;
    TT_ROCC_CMD_BUF_PACKET_TAGS_reg_u tt_rocc_cpu5_cmd_buf_w_packet_tags;
    TT_ROCC_CMD_BUF_DEBUG_reg_u tt_rocc_cpu5_cmd_buf_w_debug;
    TT_ROCC_CMD_BUF_MISC_reg_u tt_rocc_cpu5_cmd_buf_w_misc;
    TT_ROCC_CMD_BUF_PER_TR_ID_IE_0_reg_u tt_rocc_cpu5_cmd_buf_w_per_tr_id_ie_0;
    TT_ROCC_CMD_BUF_PER_TR_ID_IE_1_reg_u tt_rocc_cpu5_cmd_buf_w_per_tr_id_ie_1;
    TT_ROCC_CMD_BUF_PER_TR_ID_IE_2_reg_u tt_rocc_cpu5_cmd_buf_w_per_tr_id_ie_2;
    TT_ROCC_CMD_BUF_PER_TR_ID_IP_0_reg_u tt_rocc_cpu5_cmd_buf_w_per_tr_id_ip_0;
    TT_ROCC_CMD_BUF_PER_TR_ID_IP_1_reg_u tt_rocc_cpu5_cmd_buf_w_per_tr_id_ip_1;
    TT_ROCC_CMD_BUF_PER_TR_ID_IP_2_reg_u tt_rocc_cpu5_cmd_buf_w_per_tr_id_ip_2;
    TT_ROCC_ADDRESS_GEN_BANK_CURRENT_reg_u tt_rocc_cpu5_address_gen_r_src_bank_current;
    TT_ROCC_ADDRESS_GEN_BANK_BASE_reg_u tt_rocc_cpu5_address_gen_r_src_bank_base;
    TT_ROCC_ADDRESS_GEN_BANK_SIZE_reg_u tt_rocc_cpu5_address_gen_r_src_bank_size;
    TT_ROCC_ADDRESS_GEN_BANK_SKIP_reg_u tt_rocc_cpu5_address_gen_r_src_bank_skip;
    TT_ROCC_ADDRESS_GEN_INNER_STRIDE_reg_u tt_rocc_cpu5_address_gen_r_src_inner_stride;
    TT_ROCC_ADDRESS_GEN_INNER_END_reg_u tt_rocc_cpu5_address_gen_r_src_inner_end;
    TT_ROCC_ADDRESS_GEN_INNER_ADDRESS_reg_u tt_rocc_cpu5_address_gen_r_src_inner_address;
    TT_ROCC_ADDRESS_GEN_OUTER_STRIDE_reg_u tt_rocc_cpu5_address_gen_r_src_outer_stride;
    TT_ROCC_ADDRESS_GEN_OUTER_END_reg_u tt_rocc_cpu5_address_gen_r_src_outer_end;
    TT_ROCC_ADDRESS_GEN_OUTER_ADDRESS_reg_u tt_rocc_cpu5_address_gen_r_src_outer_address;
    TT_ROCC_ADDRESS_GEN_FACE_SIZE_reg_u tt_rocc_cpu5_address_gen_r_src_face_size;
    TT_ROCC_ADDRESS_GEN_BANK_CURRENT_reg_u tt_rocc_cpu5_address_gen_r_dest_bank_current;
    TT_ROCC_ADDRESS_GEN_BANK_BASE_reg_u tt_rocc_cpu5_address_gen_r_dest_bank_base;
    TT_ROCC_ADDRESS_GEN_BANK_SIZE_reg_u tt_rocc_cpu5_address_gen_r_dest_bank_size;
    TT_ROCC_ADDRESS_GEN_BANK_SKIP_reg_u tt_rocc_cpu5_address_gen_r_dest_bank_skip;
    TT_ROCC_ADDRESS_GEN_INNER_STRIDE_reg_u tt_rocc_cpu5_address_gen_r_dest_inner_stride;
    TT_ROCC_ADDRESS_GEN_INNER_END_reg_u tt_rocc_cpu5_address_gen_r_dest_inner_end;
    TT_ROCC_ADDRESS_GEN_INNER_ADDRESS_reg_u tt_rocc_cpu5_address_gen_r_dest_inner_address;
    TT_ROCC_ADDRESS_GEN_OUTER_STRIDE_reg_u tt_rocc_cpu5_address_gen_r_dest_outer_stride;
    TT_ROCC_ADDRESS_GEN_OUTER_END_reg_u tt_rocc_cpu5_address_gen_r_dest_outer_end;
    TT_ROCC_ADDRESS_GEN_OUTER_ADDRESS_reg_u tt_rocc_cpu5_address_gen_r_dest_outer_address;
    TT_ROCC_ADDRESS_GEN_FACE_SIZE_reg_u tt_rocc_cpu5_address_gen_r_dest_face_size;
    TT_ROCC_ADDRESS_GEN_GEN_ADDRESS_reg_u tt_rocc_cpu5_address_gen_r_src_gen_address;
    TT_ROCC_ADDRESS_GEN_GEN_ADDRESS_reg_u tt_rocc_cpu5_address_gen_r_dest_gen_address;
    TT_ROCC_ADDRESS_GEN_MISC_reg_u tt_rocc_cpu5_address_gen_r_misc;
    TT_ROCC_ADDRESS_GEN_BANK_CURRENT_reg_u tt_rocc_cpu5_address_gen_w_src_bank_current;
    TT_ROCC_ADDRESS_GEN_BANK_BASE_reg_u tt_rocc_cpu5_address_gen_w_src_bank_base;
    TT_ROCC_ADDRESS_GEN_BANK_SIZE_reg_u tt_rocc_cpu5_address_gen_w_src_bank_size;
    TT_ROCC_ADDRESS_GEN_BANK_SKIP_reg_u tt_rocc_cpu5_address_gen_w_src_bank_skip;
    TT_ROCC_ADDRESS_GEN_INNER_STRIDE_reg_u tt_rocc_cpu5_address_gen_w_src_inner_stride;
    TT_ROCC_ADDRESS_GEN_INNER_END_reg_u tt_rocc_cpu5_address_gen_w_src_inner_end;
    TT_ROCC_ADDRESS_GEN_INNER_ADDRESS_reg_u tt_rocc_cpu5_address_gen_w_src_inner_address;
    TT_ROCC_ADDRESS_GEN_OUTER_STRIDE_reg_u tt_rocc_cpu5_address_gen_w_src_outer_stride;
    TT_ROCC_ADDRESS_GEN_OUTER_END_reg_u tt_rocc_cpu5_address_gen_w_src_outer_end;
    TT_ROCC_ADDRESS_GEN_OUTER_ADDRESS_reg_u tt_rocc_cpu5_address_gen_w_src_outer_address;
    TT_ROCC_ADDRESS_GEN_FACE_SIZE_reg_u tt_rocc_cpu5_address_gen_w_src_face_size;
    TT_ROCC_ADDRESS_GEN_BANK_CURRENT_reg_u tt_rocc_cpu5_address_gen_w_dest_bank_current;
    TT_ROCC_ADDRESS_GEN_BANK_BASE_reg_u tt_rocc_cpu5_address_gen_w_dest_bank_base;
    TT_ROCC_ADDRESS_GEN_BANK_SIZE_reg_u tt_rocc_cpu5_address_gen_w_dest_bank_size;
    TT_ROCC_ADDRESS_GEN_BANK_SKIP_reg_u tt_rocc_cpu5_address_gen_w_dest_bank_skip;
    TT_ROCC_ADDRESS_GEN_INNER_STRIDE_reg_u tt_rocc_cpu5_address_gen_w_dest_inner_stride;
    TT_ROCC_ADDRESS_GEN_INNER_END_reg_u tt_rocc_cpu5_address_gen_w_dest_inner_end;
    TT_ROCC_ADDRESS_GEN_INNER_ADDRESS_reg_u tt_rocc_cpu5_address_gen_w_dest_inner_address;
    TT_ROCC_ADDRESS_GEN_OUTER_STRIDE_reg_u tt_rocc_cpu5_address_gen_w_dest_outer_stride;
    TT_ROCC_ADDRESS_GEN_OUTER_END_reg_u tt_rocc_cpu5_address_gen_w_dest_outer_end;
    TT_ROCC_ADDRESS_GEN_OUTER_ADDRESS_reg_u tt_rocc_cpu5_address_gen_w_dest_outer_address;
    TT_ROCC_ADDRESS_GEN_FACE_SIZE_reg_u tt_rocc_cpu5_address_gen_w_dest_face_size;
    TT_ROCC_ADDRESS_GEN_GEN_ADDRESS_reg_u tt_rocc_cpu5_address_gen_w_src_gen_address;
    TT_ROCC_ADDRESS_GEN_GEN_ADDRESS_reg_u tt_rocc_cpu5_address_gen_w_dest_gen_address;
    TT_ROCC_ADDRESS_GEN_MISC_reg_u tt_rocc_cpu5_address_gen_w_misc;
    TT_ROCC_SIMPLE_CMD_BUF_IE_reg_u tt_rocc_cpu5_simple_cmd_buf_ie;
    TT_ROCC_SIMPLE_CMD_BUF_IP_reg_u tt_rocc_cpu5_simple_cmd_buf_ip;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu5_simple_cmd_buf_reserved_0;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu5_simple_cmd_buf_reserved_1;
    TT_ROCC_SIMPLE_CMD_BUF_SRC_ADDR_reg_u tt_rocc_cpu5_simple_cmd_buf_src_addr;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu5_simple_cmd_buf_reserved_2;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu5_simple_cmd_buf_reserved_3;
    TT_ROCC_SIMPLE_CMD_BUF_SRC_COORD_reg_u tt_rocc_cpu5_simple_cmd_buf_src_coord;
    TT_ROCC_SIMPLE_CMD_BUF_DEST_ADDR_reg_u tt_rocc_cpu5_simple_cmd_buf_dest_addr;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu5_simple_cmd_buf_reserved_4;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu5_simple_cmd_buf_reserved_5;
    TT_ROCC_SIMPLE_CMD_BUF_DEST_COORD_reg_u tt_rocc_cpu5_simple_cmd_buf_dest_coord;
    TT_ROCC_SIMPLE_CMD_BUF_LEN_BYTES_reg_u tt_rocc_cpu5_simple_cmd_buf_len_bytes;
    TT_ROCC_SIMPLE_CMD_BUF_REQ_VC_reg_u tt_rocc_cpu5_simple_cmd_buf_req_vc;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu5_simple_cmd_buf_reserved_6;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu5_simple_cmd_buf_reserved_7;
    TT_ROCC_SIMPLE_CMD_BUF_RESP_VC_reg_u tt_rocc_cpu5_simple_cmd_buf_resp_vc;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu5_simple_cmd_buf_reserved_8;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu5_simple_cmd_buf_reserved_9;
    TT_ROCC_SIMPLE_CMD_BUF_TR_ID_reg_u tt_rocc_cpu5_simple_cmd_buf_tr_id;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu5_simple_cmd_buf_reserved_10;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu5_simple_cmd_buf_reserved_11;
    TT_ROCC_SIMPLE_CMD_BUF_MCAST_EXCLUDE_reg_u tt_rocc_cpu5_simple_cmd_buf_mcast_exclude;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu5_simple_cmd_buf_reserved_12[8];
    TT_ROCC_SIMPLE_CMD_BUF_INLINE_DATA_reg_u tt_rocc_cpu5_simple_cmd_buf_inline_data;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu5_simple_cmd_buf_reserved_13;
    TT_ROCC_SIMPLE_CMD_BUF_MCAST_DESTS_reg_u tt_rocc_cpu5_simple_cmd_buf_mcast_dests;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu5_simple_cmd_buf_reserved_14;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu5_simple_cmd_buf_reserved_15;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu5_simple_cmd_buf_reserved_16;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu5_simple_cmd_buf_reserved_17;
    TT_ROCC_SIMPLE_CMD_BUF_PACKET_TAGS_reg_u tt_rocc_cpu5_simple_cmd_buf_packet_tags;
    TT_ROCC_SIMPLE_CMD_BUF_DEBUG_reg_u tt_rocc_cpu5_simple_cmd_buf_debug;
    TT_ROCC_SIMPLE_CMD_BUF_MISC_reg_u tt_rocc_cpu5_simple_cmd_buf_misc;
    TT_ROCC_SIMPLE_CMD_BUF_PER_TR_ID_IE_0_reg_u tt_rocc_cpu5_simple_cmd_buf_per_tr_id_ie_0;
    TT_ROCC_SIMPLE_CMD_BUF_PER_TR_ID_IE_1_reg_u tt_rocc_cpu5_simple_cmd_buf_per_tr_id_ie_1;
    TT_ROCC_SIMPLE_CMD_BUF_PER_TR_ID_IE_2_reg_u tt_rocc_cpu5_simple_cmd_buf_per_tr_id_ie_2;
    TT_ROCC_SIMPLE_CMD_BUF_PER_TR_ID_IP_0_reg_u tt_rocc_cpu5_simple_cmd_buf_per_tr_id_ip_0;
    TT_ROCC_SIMPLE_CMD_BUF_PER_TR_ID_IP_1_reg_u tt_rocc_cpu5_simple_cmd_buf_per_tr_id_ip_1;
    TT_ROCC_SIMPLE_CMD_BUF_PER_TR_ID_IP_2_reg_u tt_rocc_cpu5_simple_cmd_buf_per_tr_id_ip_2;
    TT_ROCC_CMD_BUF_IE_reg_u tt_rocc_cpu6_cmd_buf_r_ie;
    TT_ROCC_CMD_BUF_IP_reg_u tt_rocc_cpu6_cmd_buf_r_ip;
    TT_ROCC_CMD_BUF_WR_SENT_TR_ID_reg_u tt_rocc_cpu6_cmd_buf_r_wr_sent_tr_id;
    TT_ROCC_CMD_BUF_TR_ACK_TR_ID_reg_u tt_rocc_cpu6_cmd_buf_r_tr_ack_tr_id;
    TT_ROCC_CMD_BUF_SRC_ADDR_reg_u tt_rocc_cpu6_cmd_buf_r_src_addr;
    TT_ROCC_CMD_BUF_SRC_BASE_reg_u tt_rocc_cpu6_cmd_buf_r_src_base;
    TT_ROCC_CMD_BUF_SRC_SIZE_reg_u tt_rocc_cpu6_cmd_buf_r_src_size;
    TT_ROCC_CMD_BUF_SRC_COORD_reg_u tt_rocc_cpu6_cmd_buf_r_src_coord;
    TT_ROCC_CMD_BUF_DEST_ADDR_reg_u tt_rocc_cpu6_cmd_buf_r_dest_addr;
    TT_ROCC_CMD_BUF_DEST_BASE_reg_u tt_rocc_cpu6_cmd_buf_r_dest_base;
    TT_ROCC_CMD_BUF_DEST_SIZE_reg_u tt_rocc_cpu6_cmd_buf_r_dest_size;
    TT_ROCC_CMD_BUF_DEST_COORD_reg_u tt_rocc_cpu6_cmd_buf_r_dest_coord;
    TT_ROCC_CMD_BUF_LEN_BYTES_reg_u tt_rocc_cpu6_cmd_buf_r_len_bytes;
    TT_ROCC_CMD_BUF_REQ_VC_reg_u tt_rocc_cpu6_cmd_buf_r_req_vc;
    TT_ROCC_CMD_BUF_REQ_VC_BASE_reg_u tt_rocc_cpu6_cmd_buf_r_req_vc_base;
    TT_ROCC_CMD_BUF_REQ_VC_SIZE_reg_u tt_rocc_cpu6_cmd_buf_r_req_vc_size;
    TT_ROCC_CMD_BUF_RESP_VC_reg_u tt_rocc_cpu6_cmd_buf_r_resp_vc;
    TT_ROCC_CMD_BUF_RESP_VC_BASE_reg_u tt_rocc_cpu6_cmd_buf_r_resp_vc_base;
    TT_ROCC_CMD_BUF_RESP_VC_SIZE_reg_u tt_rocc_cpu6_cmd_buf_r_resp_vc_size;
    TT_ROCC_CMD_BUF_TR_ID_reg_u tt_rocc_cpu6_cmd_buf_r_tr_id;
    TT_ROCC_CMD_BUF_TR_ID_BASE_reg_u tt_rocc_cpu6_cmd_buf_r_tr_id_base;
    TT_ROCC_CMD_BUF_TR_ID_SIZE_reg_u tt_rocc_cpu6_cmd_buf_r_tr_id_size;
    TT_ROCC_CMD_BUF_MCAST_EXCLUDE_reg_u tt_rocc_cpu6_cmd_buf_r_mcast_exclude;
    TT_ROCC_CMD_BUF_SCATTER_LIST_ADDR_reg_u tt_rocc_cpu6_cmd_buf_r_scatter_list_addr;
    TT_ROCC_CMD_BUF_SCATTER_BASE_ADDR_reg_u tt_rocc_cpu6_cmd_buf_r_scatter_base_addr;
    TT_ROCC_CMD_BUF_SCATTER_INDEX_reg_u tt_rocc_cpu6_cmd_buf_r_scatter_index;
    TT_ROCC_CMD_BUF_SCATTER_TIMES_reg_u tt_rocc_cpu6_cmd_buf_r_scatter_times;
    TT_ROCC_CMD_BUF_SCATTER_ADDR_reg_u tt_rocc_cpu6_cmd_buf_r_scatter_addr[4];
    TT_ROCC_CMD_BUF_INLINE_DATA_reg_u tt_rocc_cpu6_cmd_buf_r_inline_data;
    TT_ROCC_CMD_BUF_MAX_BYTES_IN_PACKET_reg_u tt_rocc_cpu6_cmd_buf_r_max_bytes_in_packet;
    TT_ROCC_CMD_BUF_MCAST_DESTS_reg_u tt_rocc_cpu6_cmd_buf_r_mcast_dests;
    TT_ROCC_CMD_BUF_L1_ACCUM_CFG_reg_u tt_rocc_cpu6_cmd_buf_r_l1_accum_cfg;
    TT_ROCC_CMD_BUF_AXI_OPT_1_reg_u tt_rocc_cpu6_cmd_buf_r_axi_opt_1;
    TT_ROCC_CMD_BUF_AXI_OPT_2_reg_u tt_rocc_cpu6_cmd_buf_r_axi_opt_2;
    TT_ROCC_CMD_BUF_AUTOINC_reg_u tt_rocc_cpu6_cmd_buf_r_autoinc;
    TT_ROCC_CMD_BUF_PACKET_TAGS_reg_u tt_rocc_cpu6_cmd_buf_r_packet_tags;
    TT_ROCC_CMD_BUF_DEBUG_reg_u tt_rocc_cpu6_cmd_buf_r_debug;
    TT_ROCC_CMD_BUF_MISC_reg_u tt_rocc_cpu6_cmd_buf_r_misc;
    TT_ROCC_CMD_BUF_PER_TR_ID_IE_0_reg_u tt_rocc_cpu6_cmd_buf_r_per_tr_id_ie_0;
    TT_ROCC_CMD_BUF_PER_TR_ID_IE_1_reg_u tt_rocc_cpu6_cmd_buf_r_per_tr_id_ie_1;
    TT_ROCC_CMD_BUF_PER_TR_ID_IE_2_reg_u tt_rocc_cpu6_cmd_buf_r_per_tr_id_ie_2;
    TT_ROCC_CMD_BUF_PER_TR_ID_IP_0_reg_u tt_rocc_cpu6_cmd_buf_r_per_tr_id_ip_0;
    TT_ROCC_CMD_BUF_PER_TR_ID_IP_1_reg_u tt_rocc_cpu6_cmd_buf_r_per_tr_id_ip_1;
    TT_ROCC_CMD_BUF_PER_TR_ID_IP_2_reg_u tt_rocc_cpu6_cmd_buf_r_per_tr_id_ip_2;
    TT_ROCC_CMD_BUF_IE_reg_u tt_rocc_cpu6_cmd_buf_w_ie;
    TT_ROCC_CMD_BUF_IP_reg_u tt_rocc_cpu6_cmd_buf_w_ip;
    TT_ROCC_CMD_BUF_WR_SENT_TR_ID_reg_u tt_rocc_cpu6_cmd_buf_w_wr_sent_tr_id;
    TT_ROCC_CMD_BUF_TR_ACK_TR_ID_reg_u tt_rocc_cpu6_cmd_buf_w_tr_ack_tr_id;
    TT_ROCC_CMD_BUF_SRC_ADDR_reg_u tt_rocc_cpu6_cmd_buf_w_src_addr;
    TT_ROCC_CMD_BUF_SRC_BASE_reg_u tt_rocc_cpu6_cmd_buf_w_src_base;
    TT_ROCC_CMD_BUF_SRC_SIZE_reg_u tt_rocc_cpu6_cmd_buf_w_src_size;
    TT_ROCC_CMD_BUF_SRC_COORD_reg_u tt_rocc_cpu6_cmd_buf_w_src_coord;
    TT_ROCC_CMD_BUF_DEST_ADDR_reg_u tt_rocc_cpu6_cmd_buf_w_dest_addr;
    TT_ROCC_CMD_BUF_DEST_BASE_reg_u tt_rocc_cpu6_cmd_buf_w_dest_base;
    TT_ROCC_CMD_BUF_DEST_SIZE_reg_u tt_rocc_cpu6_cmd_buf_w_dest_size;
    TT_ROCC_CMD_BUF_DEST_COORD_reg_u tt_rocc_cpu6_cmd_buf_w_dest_coord;
    TT_ROCC_CMD_BUF_LEN_BYTES_reg_u tt_rocc_cpu6_cmd_buf_w_len_bytes;
    TT_ROCC_CMD_BUF_REQ_VC_reg_u tt_rocc_cpu6_cmd_buf_w_req_vc;
    TT_ROCC_CMD_BUF_REQ_VC_BASE_reg_u tt_rocc_cpu6_cmd_buf_w_req_vc_base;
    TT_ROCC_CMD_BUF_REQ_VC_SIZE_reg_u tt_rocc_cpu6_cmd_buf_w_req_vc_size;
    TT_ROCC_CMD_BUF_RESP_VC_reg_u tt_rocc_cpu6_cmd_buf_w_resp_vc;
    TT_ROCC_CMD_BUF_RESP_VC_BASE_reg_u tt_rocc_cpu6_cmd_buf_w_resp_vc_base;
    TT_ROCC_CMD_BUF_RESP_VC_SIZE_reg_u tt_rocc_cpu6_cmd_buf_w_resp_vc_size;
    TT_ROCC_CMD_BUF_TR_ID_reg_u tt_rocc_cpu6_cmd_buf_w_tr_id;
    TT_ROCC_CMD_BUF_TR_ID_BASE_reg_u tt_rocc_cpu6_cmd_buf_w_tr_id_base;
    TT_ROCC_CMD_BUF_TR_ID_SIZE_reg_u tt_rocc_cpu6_cmd_buf_w_tr_id_size;
    TT_ROCC_CMD_BUF_MCAST_EXCLUDE_reg_u tt_rocc_cpu6_cmd_buf_w_mcast_exclude;
    TT_ROCC_CMD_BUF_SCATTER_LIST_ADDR_reg_u tt_rocc_cpu6_cmd_buf_w_scatter_list_addr;
    TT_ROCC_CMD_BUF_SCATTER_BASE_ADDR_reg_u tt_rocc_cpu6_cmd_buf_w_scatter_base_addr;
    TT_ROCC_CMD_BUF_SCATTER_INDEX_reg_u tt_rocc_cpu6_cmd_buf_w_scatter_index;
    TT_ROCC_CMD_BUF_SCATTER_TIMES_reg_u tt_rocc_cpu6_cmd_buf_w_scatter_times;
    TT_ROCC_CMD_BUF_SCATTER_ADDR_reg_u tt_rocc_cpu6_cmd_buf_w_scatter_addr[4];
    TT_ROCC_CMD_BUF_INLINE_DATA_reg_u tt_rocc_cpu6_cmd_buf_w_inline_data;
    TT_ROCC_CMD_BUF_MAX_BYTES_IN_PACKET_reg_u tt_rocc_cpu6_cmd_buf_w_max_bytes_in_packet;
    TT_ROCC_CMD_BUF_MCAST_DESTS_reg_u tt_rocc_cpu6_cmd_buf_w_mcast_dests;
    TT_ROCC_CMD_BUF_L1_ACCUM_CFG_reg_u tt_rocc_cpu6_cmd_buf_w_l1_accum_cfg;
    TT_ROCC_CMD_BUF_AXI_OPT_1_reg_u tt_rocc_cpu6_cmd_buf_w_axi_opt_1;
    TT_ROCC_CMD_BUF_AXI_OPT_2_reg_u tt_rocc_cpu6_cmd_buf_w_axi_opt_2;
    TT_ROCC_CMD_BUF_AUTOINC_reg_u tt_rocc_cpu6_cmd_buf_w_autoinc;
    TT_ROCC_CMD_BUF_PACKET_TAGS_reg_u tt_rocc_cpu6_cmd_buf_w_packet_tags;
    TT_ROCC_CMD_BUF_DEBUG_reg_u tt_rocc_cpu6_cmd_buf_w_debug;
    TT_ROCC_CMD_BUF_MISC_reg_u tt_rocc_cpu6_cmd_buf_w_misc;
    TT_ROCC_CMD_BUF_PER_TR_ID_IE_0_reg_u tt_rocc_cpu6_cmd_buf_w_per_tr_id_ie_0;
    TT_ROCC_CMD_BUF_PER_TR_ID_IE_1_reg_u tt_rocc_cpu6_cmd_buf_w_per_tr_id_ie_1;
    TT_ROCC_CMD_BUF_PER_TR_ID_IE_2_reg_u tt_rocc_cpu6_cmd_buf_w_per_tr_id_ie_2;
    TT_ROCC_CMD_BUF_PER_TR_ID_IP_0_reg_u tt_rocc_cpu6_cmd_buf_w_per_tr_id_ip_0;
    TT_ROCC_CMD_BUF_PER_TR_ID_IP_1_reg_u tt_rocc_cpu6_cmd_buf_w_per_tr_id_ip_1;
    TT_ROCC_CMD_BUF_PER_TR_ID_IP_2_reg_u tt_rocc_cpu6_cmd_buf_w_per_tr_id_ip_2;
    TT_ROCC_ADDRESS_GEN_BANK_CURRENT_reg_u tt_rocc_cpu6_address_gen_r_src_bank_current;
    TT_ROCC_ADDRESS_GEN_BANK_BASE_reg_u tt_rocc_cpu6_address_gen_r_src_bank_base;
    TT_ROCC_ADDRESS_GEN_BANK_SIZE_reg_u tt_rocc_cpu6_address_gen_r_src_bank_size;
    TT_ROCC_ADDRESS_GEN_BANK_SKIP_reg_u tt_rocc_cpu6_address_gen_r_src_bank_skip;
    TT_ROCC_ADDRESS_GEN_INNER_STRIDE_reg_u tt_rocc_cpu6_address_gen_r_src_inner_stride;
    TT_ROCC_ADDRESS_GEN_INNER_END_reg_u tt_rocc_cpu6_address_gen_r_src_inner_end;
    TT_ROCC_ADDRESS_GEN_INNER_ADDRESS_reg_u tt_rocc_cpu6_address_gen_r_src_inner_address;
    TT_ROCC_ADDRESS_GEN_OUTER_STRIDE_reg_u tt_rocc_cpu6_address_gen_r_src_outer_stride;
    TT_ROCC_ADDRESS_GEN_OUTER_END_reg_u tt_rocc_cpu6_address_gen_r_src_outer_end;
    TT_ROCC_ADDRESS_GEN_OUTER_ADDRESS_reg_u tt_rocc_cpu6_address_gen_r_src_outer_address;
    TT_ROCC_ADDRESS_GEN_FACE_SIZE_reg_u tt_rocc_cpu6_address_gen_r_src_face_size;
    TT_ROCC_ADDRESS_GEN_BANK_CURRENT_reg_u tt_rocc_cpu6_address_gen_r_dest_bank_current;
    TT_ROCC_ADDRESS_GEN_BANK_BASE_reg_u tt_rocc_cpu6_address_gen_r_dest_bank_base;
    TT_ROCC_ADDRESS_GEN_BANK_SIZE_reg_u tt_rocc_cpu6_address_gen_r_dest_bank_size;
    TT_ROCC_ADDRESS_GEN_BANK_SKIP_reg_u tt_rocc_cpu6_address_gen_r_dest_bank_skip;
    TT_ROCC_ADDRESS_GEN_INNER_STRIDE_reg_u tt_rocc_cpu6_address_gen_r_dest_inner_stride;
    TT_ROCC_ADDRESS_GEN_INNER_END_reg_u tt_rocc_cpu6_address_gen_r_dest_inner_end;
    TT_ROCC_ADDRESS_GEN_INNER_ADDRESS_reg_u tt_rocc_cpu6_address_gen_r_dest_inner_address;
    TT_ROCC_ADDRESS_GEN_OUTER_STRIDE_reg_u tt_rocc_cpu6_address_gen_r_dest_outer_stride;
    TT_ROCC_ADDRESS_GEN_OUTER_END_reg_u tt_rocc_cpu6_address_gen_r_dest_outer_end;
    TT_ROCC_ADDRESS_GEN_OUTER_ADDRESS_reg_u tt_rocc_cpu6_address_gen_r_dest_outer_address;
    TT_ROCC_ADDRESS_GEN_FACE_SIZE_reg_u tt_rocc_cpu6_address_gen_r_dest_face_size;
    TT_ROCC_ADDRESS_GEN_GEN_ADDRESS_reg_u tt_rocc_cpu6_address_gen_r_src_gen_address;
    TT_ROCC_ADDRESS_GEN_GEN_ADDRESS_reg_u tt_rocc_cpu6_address_gen_r_dest_gen_address;
    TT_ROCC_ADDRESS_GEN_MISC_reg_u tt_rocc_cpu6_address_gen_r_misc;
    TT_ROCC_ADDRESS_GEN_BANK_CURRENT_reg_u tt_rocc_cpu6_address_gen_w_src_bank_current;
    TT_ROCC_ADDRESS_GEN_BANK_BASE_reg_u tt_rocc_cpu6_address_gen_w_src_bank_base;
    TT_ROCC_ADDRESS_GEN_BANK_SIZE_reg_u tt_rocc_cpu6_address_gen_w_src_bank_size;
    TT_ROCC_ADDRESS_GEN_BANK_SKIP_reg_u tt_rocc_cpu6_address_gen_w_src_bank_skip;
    TT_ROCC_ADDRESS_GEN_INNER_STRIDE_reg_u tt_rocc_cpu6_address_gen_w_src_inner_stride;
    TT_ROCC_ADDRESS_GEN_INNER_END_reg_u tt_rocc_cpu6_address_gen_w_src_inner_end;
    TT_ROCC_ADDRESS_GEN_INNER_ADDRESS_reg_u tt_rocc_cpu6_address_gen_w_src_inner_address;
    TT_ROCC_ADDRESS_GEN_OUTER_STRIDE_reg_u tt_rocc_cpu6_address_gen_w_src_outer_stride;
    TT_ROCC_ADDRESS_GEN_OUTER_END_reg_u tt_rocc_cpu6_address_gen_w_src_outer_end;
    TT_ROCC_ADDRESS_GEN_OUTER_ADDRESS_reg_u tt_rocc_cpu6_address_gen_w_src_outer_address;
    TT_ROCC_ADDRESS_GEN_FACE_SIZE_reg_u tt_rocc_cpu6_address_gen_w_src_face_size;
    TT_ROCC_ADDRESS_GEN_BANK_CURRENT_reg_u tt_rocc_cpu6_address_gen_w_dest_bank_current;
    TT_ROCC_ADDRESS_GEN_BANK_BASE_reg_u tt_rocc_cpu6_address_gen_w_dest_bank_base;
    TT_ROCC_ADDRESS_GEN_BANK_SIZE_reg_u tt_rocc_cpu6_address_gen_w_dest_bank_size;
    TT_ROCC_ADDRESS_GEN_BANK_SKIP_reg_u tt_rocc_cpu6_address_gen_w_dest_bank_skip;
    TT_ROCC_ADDRESS_GEN_INNER_STRIDE_reg_u tt_rocc_cpu6_address_gen_w_dest_inner_stride;
    TT_ROCC_ADDRESS_GEN_INNER_END_reg_u tt_rocc_cpu6_address_gen_w_dest_inner_end;
    TT_ROCC_ADDRESS_GEN_INNER_ADDRESS_reg_u tt_rocc_cpu6_address_gen_w_dest_inner_address;
    TT_ROCC_ADDRESS_GEN_OUTER_STRIDE_reg_u tt_rocc_cpu6_address_gen_w_dest_outer_stride;
    TT_ROCC_ADDRESS_GEN_OUTER_END_reg_u tt_rocc_cpu6_address_gen_w_dest_outer_end;
    TT_ROCC_ADDRESS_GEN_OUTER_ADDRESS_reg_u tt_rocc_cpu6_address_gen_w_dest_outer_address;
    TT_ROCC_ADDRESS_GEN_FACE_SIZE_reg_u tt_rocc_cpu6_address_gen_w_dest_face_size;
    TT_ROCC_ADDRESS_GEN_GEN_ADDRESS_reg_u tt_rocc_cpu6_address_gen_w_src_gen_address;
    TT_ROCC_ADDRESS_GEN_GEN_ADDRESS_reg_u tt_rocc_cpu6_address_gen_w_dest_gen_address;
    TT_ROCC_ADDRESS_GEN_MISC_reg_u tt_rocc_cpu6_address_gen_w_misc;
    TT_ROCC_SIMPLE_CMD_BUF_IE_reg_u tt_rocc_cpu6_simple_cmd_buf_ie;
    TT_ROCC_SIMPLE_CMD_BUF_IP_reg_u tt_rocc_cpu6_simple_cmd_buf_ip;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu6_simple_cmd_buf_reserved_0;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu6_simple_cmd_buf_reserved_1;
    TT_ROCC_SIMPLE_CMD_BUF_SRC_ADDR_reg_u tt_rocc_cpu6_simple_cmd_buf_src_addr;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu6_simple_cmd_buf_reserved_2;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu6_simple_cmd_buf_reserved_3;
    TT_ROCC_SIMPLE_CMD_BUF_SRC_COORD_reg_u tt_rocc_cpu6_simple_cmd_buf_src_coord;
    TT_ROCC_SIMPLE_CMD_BUF_DEST_ADDR_reg_u tt_rocc_cpu6_simple_cmd_buf_dest_addr;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu6_simple_cmd_buf_reserved_4;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu6_simple_cmd_buf_reserved_5;
    TT_ROCC_SIMPLE_CMD_BUF_DEST_COORD_reg_u tt_rocc_cpu6_simple_cmd_buf_dest_coord;
    TT_ROCC_SIMPLE_CMD_BUF_LEN_BYTES_reg_u tt_rocc_cpu6_simple_cmd_buf_len_bytes;
    TT_ROCC_SIMPLE_CMD_BUF_REQ_VC_reg_u tt_rocc_cpu6_simple_cmd_buf_req_vc;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu6_simple_cmd_buf_reserved_6;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu6_simple_cmd_buf_reserved_7;
    TT_ROCC_SIMPLE_CMD_BUF_RESP_VC_reg_u tt_rocc_cpu6_simple_cmd_buf_resp_vc;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu6_simple_cmd_buf_reserved_8;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu6_simple_cmd_buf_reserved_9;
    TT_ROCC_SIMPLE_CMD_BUF_TR_ID_reg_u tt_rocc_cpu6_simple_cmd_buf_tr_id;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu6_simple_cmd_buf_reserved_10;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu6_simple_cmd_buf_reserved_11;
    TT_ROCC_SIMPLE_CMD_BUF_MCAST_EXCLUDE_reg_u tt_rocc_cpu6_simple_cmd_buf_mcast_exclude;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu6_simple_cmd_buf_reserved_12[8];
    TT_ROCC_SIMPLE_CMD_BUF_INLINE_DATA_reg_u tt_rocc_cpu6_simple_cmd_buf_inline_data;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu6_simple_cmd_buf_reserved_13;
    TT_ROCC_SIMPLE_CMD_BUF_MCAST_DESTS_reg_u tt_rocc_cpu6_simple_cmd_buf_mcast_dests;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu6_simple_cmd_buf_reserved_14;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu6_simple_cmd_buf_reserved_15;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu6_simple_cmd_buf_reserved_16;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu6_simple_cmd_buf_reserved_17;
    TT_ROCC_SIMPLE_CMD_BUF_PACKET_TAGS_reg_u tt_rocc_cpu6_simple_cmd_buf_packet_tags;
    TT_ROCC_SIMPLE_CMD_BUF_DEBUG_reg_u tt_rocc_cpu6_simple_cmd_buf_debug;
    TT_ROCC_SIMPLE_CMD_BUF_MISC_reg_u tt_rocc_cpu6_simple_cmd_buf_misc;
    TT_ROCC_SIMPLE_CMD_BUF_PER_TR_ID_IE_0_reg_u tt_rocc_cpu6_simple_cmd_buf_per_tr_id_ie_0;
    TT_ROCC_SIMPLE_CMD_BUF_PER_TR_ID_IE_1_reg_u tt_rocc_cpu6_simple_cmd_buf_per_tr_id_ie_1;
    TT_ROCC_SIMPLE_CMD_BUF_PER_TR_ID_IE_2_reg_u tt_rocc_cpu6_simple_cmd_buf_per_tr_id_ie_2;
    TT_ROCC_SIMPLE_CMD_BUF_PER_TR_ID_IP_0_reg_u tt_rocc_cpu6_simple_cmd_buf_per_tr_id_ip_0;
    TT_ROCC_SIMPLE_CMD_BUF_PER_TR_ID_IP_1_reg_u tt_rocc_cpu6_simple_cmd_buf_per_tr_id_ip_1;
    TT_ROCC_SIMPLE_CMD_BUF_PER_TR_ID_IP_2_reg_u tt_rocc_cpu6_simple_cmd_buf_per_tr_id_ip_2;
    TT_ROCC_CMD_BUF_IE_reg_u tt_rocc_cpu7_cmd_buf_r_ie;
    TT_ROCC_CMD_BUF_IP_reg_u tt_rocc_cpu7_cmd_buf_r_ip;
    TT_ROCC_CMD_BUF_WR_SENT_TR_ID_reg_u tt_rocc_cpu7_cmd_buf_r_wr_sent_tr_id;
    TT_ROCC_CMD_BUF_TR_ACK_TR_ID_reg_u tt_rocc_cpu7_cmd_buf_r_tr_ack_tr_id;
    TT_ROCC_CMD_BUF_SRC_ADDR_reg_u tt_rocc_cpu7_cmd_buf_r_src_addr;
    TT_ROCC_CMD_BUF_SRC_BASE_reg_u tt_rocc_cpu7_cmd_buf_r_src_base;
    TT_ROCC_CMD_BUF_SRC_SIZE_reg_u tt_rocc_cpu7_cmd_buf_r_src_size;
    TT_ROCC_CMD_BUF_SRC_COORD_reg_u tt_rocc_cpu7_cmd_buf_r_src_coord;
    TT_ROCC_CMD_BUF_DEST_ADDR_reg_u tt_rocc_cpu7_cmd_buf_r_dest_addr;
    TT_ROCC_CMD_BUF_DEST_BASE_reg_u tt_rocc_cpu7_cmd_buf_r_dest_base;
    TT_ROCC_CMD_BUF_DEST_SIZE_reg_u tt_rocc_cpu7_cmd_buf_r_dest_size;
    TT_ROCC_CMD_BUF_DEST_COORD_reg_u tt_rocc_cpu7_cmd_buf_r_dest_coord;
    TT_ROCC_CMD_BUF_LEN_BYTES_reg_u tt_rocc_cpu7_cmd_buf_r_len_bytes;
    TT_ROCC_CMD_BUF_REQ_VC_reg_u tt_rocc_cpu7_cmd_buf_r_req_vc;
    TT_ROCC_CMD_BUF_REQ_VC_BASE_reg_u tt_rocc_cpu7_cmd_buf_r_req_vc_base;
    TT_ROCC_CMD_BUF_REQ_VC_SIZE_reg_u tt_rocc_cpu7_cmd_buf_r_req_vc_size;
    TT_ROCC_CMD_BUF_RESP_VC_reg_u tt_rocc_cpu7_cmd_buf_r_resp_vc;
    TT_ROCC_CMD_BUF_RESP_VC_BASE_reg_u tt_rocc_cpu7_cmd_buf_r_resp_vc_base;
    TT_ROCC_CMD_BUF_RESP_VC_SIZE_reg_u tt_rocc_cpu7_cmd_buf_r_resp_vc_size;
    TT_ROCC_CMD_BUF_TR_ID_reg_u tt_rocc_cpu7_cmd_buf_r_tr_id;
    TT_ROCC_CMD_BUF_TR_ID_BASE_reg_u tt_rocc_cpu7_cmd_buf_r_tr_id_base;
    TT_ROCC_CMD_BUF_TR_ID_SIZE_reg_u tt_rocc_cpu7_cmd_buf_r_tr_id_size;
    TT_ROCC_CMD_BUF_MCAST_EXCLUDE_reg_u tt_rocc_cpu7_cmd_buf_r_mcast_exclude;
    TT_ROCC_CMD_BUF_SCATTER_LIST_ADDR_reg_u tt_rocc_cpu7_cmd_buf_r_scatter_list_addr;
    TT_ROCC_CMD_BUF_SCATTER_BASE_ADDR_reg_u tt_rocc_cpu7_cmd_buf_r_scatter_base_addr;
    TT_ROCC_CMD_BUF_SCATTER_INDEX_reg_u tt_rocc_cpu7_cmd_buf_r_scatter_index;
    TT_ROCC_CMD_BUF_SCATTER_TIMES_reg_u tt_rocc_cpu7_cmd_buf_r_scatter_times;
    TT_ROCC_CMD_BUF_SCATTER_ADDR_reg_u tt_rocc_cpu7_cmd_buf_r_scatter_addr[4];
    TT_ROCC_CMD_BUF_INLINE_DATA_reg_u tt_rocc_cpu7_cmd_buf_r_inline_data;
    TT_ROCC_CMD_BUF_MAX_BYTES_IN_PACKET_reg_u tt_rocc_cpu7_cmd_buf_r_max_bytes_in_packet;
    TT_ROCC_CMD_BUF_MCAST_DESTS_reg_u tt_rocc_cpu7_cmd_buf_r_mcast_dests;
    TT_ROCC_CMD_BUF_L1_ACCUM_CFG_reg_u tt_rocc_cpu7_cmd_buf_r_l1_accum_cfg;
    TT_ROCC_CMD_BUF_AXI_OPT_1_reg_u tt_rocc_cpu7_cmd_buf_r_axi_opt_1;
    TT_ROCC_CMD_BUF_AXI_OPT_2_reg_u tt_rocc_cpu7_cmd_buf_r_axi_opt_2;
    TT_ROCC_CMD_BUF_AUTOINC_reg_u tt_rocc_cpu7_cmd_buf_r_autoinc;
    TT_ROCC_CMD_BUF_PACKET_TAGS_reg_u tt_rocc_cpu7_cmd_buf_r_packet_tags;
    TT_ROCC_CMD_BUF_DEBUG_reg_u tt_rocc_cpu7_cmd_buf_r_debug;
    TT_ROCC_CMD_BUF_MISC_reg_u tt_rocc_cpu7_cmd_buf_r_misc;
    TT_ROCC_CMD_BUF_PER_TR_ID_IE_0_reg_u tt_rocc_cpu7_cmd_buf_r_per_tr_id_ie_0;
    TT_ROCC_CMD_BUF_PER_TR_ID_IE_1_reg_u tt_rocc_cpu7_cmd_buf_r_per_tr_id_ie_1;
    TT_ROCC_CMD_BUF_PER_TR_ID_IE_2_reg_u tt_rocc_cpu7_cmd_buf_r_per_tr_id_ie_2;
    TT_ROCC_CMD_BUF_PER_TR_ID_IP_0_reg_u tt_rocc_cpu7_cmd_buf_r_per_tr_id_ip_0;
    TT_ROCC_CMD_BUF_PER_TR_ID_IP_1_reg_u tt_rocc_cpu7_cmd_buf_r_per_tr_id_ip_1;
    TT_ROCC_CMD_BUF_PER_TR_ID_IP_2_reg_u tt_rocc_cpu7_cmd_buf_r_per_tr_id_ip_2;
    TT_ROCC_CMD_BUF_IE_reg_u tt_rocc_cpu7_cmd_buf_w_ie;
    TT_ROCC_CMD_BUF_IP_reg_u tt_rocc_cpu7_cmd_buf_w_ip;
    TT_ROCC_CMD_BUF_WR_SENT_TR_ID_reg_u tt_rocc_cpu7_cmd_buf_w_wr_sent_tr_id;
    TT_ROCC_CMD_BUF_TR_ACK_TR_ID_reg_u tt_rocc_cpu7_cmd_buf_w_tr_ack_tr_id;
    TT_ROCC_CMD_BUF_SRC_ADDR_reg_u tt_rocc_cpu7_cmd_buf_w_src_addr;
    TT_ROCC_CMD_BUF_SRC_BASE_reg_u tt_rocc_cpu7_cmd_buf_w_src_base;
    TT_ROCC_CMD_BUF_SRC_SIZE_reg_u tt_rocc_cpu7_cmd_buf_w_src_size;
    TT_ROCC_CMD_BUF_SRC_COORD_reg_u tt_rocc_cpu7_cmd_buf_w_src_coord;
    TT_ROCC_CMD_BUF_DEST_ADDR_reg_u tt_rocc_cpu7_cmd_buf_w_dest_addr;
    TT_ROCC_CMD_BUF_DEST_BASE_reg_u tt_rocc_cpu7_cmd_buf_w_dest_base;
    TT_ROCC_CMD_BUF_DEST_SIZE_reg_u tt_rocc_cpu7_cmd_buf_w_dest_size;
    TT_ROCC_CMD_BUF_DEST_COORD_reg_u tt_rocc_cpu7_cmd_buf_w_dest_coord;
    TT_ROCC_CMD_BUF_LEN_BYTES_reg_u tt_rocc_cpu7_cmd_buf_w_len_bytes;
    TT_ROCC_CMD_BUF_REQ_VC_reg_u tt_rocc_cpu7_cmd_buf_w_req_vc;
    TT_ROCC_CMD_BUF_REQ_VC_BASE_reg_u tt_rocc_cpu7_cmd_buf_w_req_vc_base;
    TT_ROCC_CMD_BUF_REQ_VC_SIZE_reg_u tt_rocc_cpu7_cmd_buf_w_req_vc_size;
    TT_ROCC_CMD_BUF_RESP_VC_reg_u tt_rocc_cpu7_cmd_buf_w_resp_vc;
    TT_ROCC_CMD_BUF_RESP_VC_BASE_reg_u tt_rocc_cpu7_cmd_buf_w_resp_vc_base;
    TT_ROCC_CMD_BUF_RESP_VC_SIZE_reg_u tt_rocc_cpu7_cmd_buf_w_resp_vc_size;
    TT_ROCC_CMD_BUF_TR_ID_reg_u tt_rocc_cpu7_cmd_buf_w_tr_id;
    TT_ROCC_CMD_BUF_TR_ID_BASE_reg_u tt_rocc_cpu7_cmd_buf_w_tr_id_base;
    TT_ROCC_CMD_BUF_TR_ID_SIZE_reg_u tt_rocc_cpu7_cmd_buf_w_tr_id_size;
    TT_ROCC_CMD_BUF_MCAST_EXCLUDE_reg_u tt_rocc_cpu7_cmd_buf_w_mcast_exclude;
    TT_ROCC_CMD_BUF_SCATTER_LIST_ADDR_reg_u tt_rocc_cpu7_cmd_buf_w_scatter_list_addr;
    TT_ROCC_CMD_BUF_SCATTER_BASE_ADDR_reg_u tt_rocc_cpu7_cmd_buf_w_scatter_base_addr;
    TT_ROCC_CMD_BUF_SCATTER_INDEX_reg_u tt_rocc_cpu7_cmd_buf_w_scatter_index;
    TT_ROCC_CMD_BUF_SCATTER_TIMES_reg_u tt_rocc_cpu7_cmd_buf_w_scatter_times;
    TT_ROCC_CMD_BUF_SCATTER_ADDR_reg_u tt_rocc_cpu7_cmd_buf_w_scatter_addr[4];
    TT_ROCC_CMD_BUF_INLINE_DATA_reg_u tt_rocc_cpu7_cmd_buf_w_inline_data;
    TT_ROCC_CMD_BUF_MAX_BYTES_IN_PACKET_reg_u tt_rocc_cpu7_cmd_buf_w_max_bytes_in_packet;
    TT_ROCC_CMD_BUF_MCAST_DESTS_reg_u tt_rocc_cpu7_cmd_buf_w_mcast_dests;
    TT_ROCC_CMD_BUF_L1_ACCUM_CFG_reg_u tt_rocc_cpu7_cmd_buf_w_l1_accum_cfg;
    TT_ROCC_CMD_BUF_AXI_OPT_1_reg_u tt_rocc_cpu7_cmd_buf_w_axi_opt_1;
    TT_ROCC_CMD_BUF_AXI_OPT_2_reg_u tt_rocc_cpu7_cmd_buf_w_axi_opt_2;
    TT_ROCC_CMD_BUF_AUTOINC_reg_u tt_rocc_cpu7_cmd_buf_w_autoinc;
    TT_ROCC_CMD_BUF_PACKET_TAGS_reg_u tt_rocc_cpu7_cmd_buf_w_packet_tags;
    TT_ROCC_CMD_BUF_DEBUG_reg_u tt_rocc_cpu7_cmd_buf_w_debug;
    TT_ROCC_CMD_BUF_MISC_reg_u tt_rocc_cpu7_cmd_buf_w_misc;
    TT_ROCC_CMD_BUF_PER_TR_ID_IE_0_reg_u tt_rocc_cpu7_cmd_buf_w_per_tr_id_ie_0;
    TT_ROCC_CMD_BUF_PER_TR_ID_IE_1_reg_u tt_rocc_cpu7_cmd_buf_w_per_tr_id_ie_1;
    TT_ROCC_CMD_BUF_PER_TR_ID_IE_2_reg_u tt_rocc_cpu7_cmd_buf_w_per_tr_id_ie_2;
    TT_ROCC_CMD_BUF_PER_TR_ID_IP_0_reg_u tt_rocc_cpu7_cmd_buf_w_per_tr_id_ip_0;
    TT_ROCC_CMD_BUF_PER_TR_ID_IP_1_reg_u tt_rocc_cpu7_cmd_buf_w_per_tr_id_ip_1;
    TT_ROCC_CMD_BUF_PER_TR_ID_IP_2_reg_u tt_rocc_cpu7_cmd_buf_w_per_tr_id_ip_2;
    TT_ROCC_ADDRESS_GEN_BANK_CURRENT_reg_u tt_rocc_cpu7_address_gen_r_src_bank_current;
    TT_ROCC_ADDRESS_GEN_BANK_BASE_reg_u tt_rocc_cpu7_address_gen_r_src_bank_base;
    TT_ROCC_ADDRESS_GEN_BANK_SIZE_reg_u tt_rocc_cpu7_address_gen_r_src_bank_size;
    TT_ROCC_ADDRESS_GEN_BANK_SKIP_reg_u tt_rocc_cpu7_address_gen_r_src_bank_skip;
    TT_ROCC_ADDRESS_GEN_INNER_STRIDE_reg_u tt_rocc_cpu7_address_gen_r_src_inner_stride;
    TT_ROCC_ADDRESS_GEN_INNER_END_reg_u tt_rocc_cpu7_address_gen_r_src_inner_end;
    TT_ROCC_ADDRESS_GEN_INNER_ADDRESS_reg_u tt_rocc_cpu7_address_gen_r_src_inner_address;
    TT_ROCC_ADDRESS_GEN_OUTER_STRIDE_reg_u tt_rocc_cpu7_address_gen_r_src_outer_stride;
    TT_ROCC_ADDRESS_GEN_OUTER_END_reg_u tt_rocc_cpu7_address_gen_r_src_outer_end;
    TT_ROCC_ADDRESS_GEN_OUTER_ADDRESS_reg_u tt_rocc_cpu7_address_gen_r_src_outer_address;
    TT_ROCC_ADDRESS_GEN_FACE_SIZE_reg_u tt_rocc_cpu7_address_gen_r_src_face_size;
    TT_ROCC_ADDRESS_GEN_BANK_CURRENT_reg_u tt_rocc_cpu7_address_gen_r_dest_bank_current;
    TT_ROCC_ADDRESS_GEN_BANK_BASE_reg_u tt_rocc_cpu7_address_gen_r_dest_bank_base;
    TT_ROCC_ADDRESS_GEN_BANK_SIZE_reg_u tt_rocc_cpu7_address_gen_r_dest_bank_size;
    TT_ROCC_ADDRESS_GEN_BANK_SKIP_reg_u tt_rocc_cpu7_address_gen_r_dest_bank_skip;
    TT_ROCC_ADDRESS_GEN_INNER_STRIDE_reg_u tt_rocc_cpu7_address_gen_r_dest_inner_stride;
    TT_ROCC_ADDRESS_GEN_INNER_END_reg_u tt_rocc_cpu7_address_gen_r_dest_inner_end;
    TT_ROCC_ADDRESS_GEN_INNER_ADDRESS_reg_u tt_rocc_cpu7_address_gen_r_dest_inner_address;
    TT_ROCC_ADDRESS_GEN_OUTER_STRIDE_reg_u tt_rocc_cpu7_address_gen_r_dest_outer_stride;
    TT_ROCC_ADDRESS_GEN_OUTER_END_reg_u tt_rocc_cpu7_address_gen_r_dest_outer_end;
    TT_ROCC_ADDRESS_GEN_OUTER_ADDRESS_reg_u tt_rocc_cpu7_address_gen_r_dest_outer_address;
    TT_ROCC_ADDRESS_GEN_FACE_SIZE_reg_u tt_rocc_cpu7_address_gen_r_dest_face_size;
    TT_ROCC_ADDRESS_GEN_GEN_ADDRESS_reg_u tt_rocc_cpu7_address_gen_r_src_gen_address;
    TT_ROCC_ADDRESS_GEN_GEN_ADDRESS_reg_u tt_rocc_cpu7_address_gen_r_dest_gen_address;
    TT_ROCC_ADDRESS_GEN_MISC_reg_u tt_rocc_cpu7_address_gen_r_misc;
    TT_ROCC_ADDRESS_GEN_BANK_CURRENT_reg_u tt_rocc_cpu7_address_gen_w_src_bank_current;
    TT_ROCC_ADDRESS_GEN_BANK_BASE_reg_u tt_rocc_cpu7_address_gen_w_src_bank_base;
    TT_ROCC_ADDRESS_GEN_BANK_SIZE_reg_u tt_rocc_cpu7_address_gen_w_src_bank_size;
    TT_ROCC_ADDRESS_GEN_BANK_SKIP_reg_u tt_rocc_cpu7_address_gen_w_src_bank_skip;
    TT_ROCC_ADDRESS_GEN_INNER_STRIDE_reg_u tt_rocc_cpu7_address_gen_w_src_inner_stride;
    TT_ROCC_ADDRESS_GEN_INNER_END_reg_u tt_rocc_cpu7_address_gen_w_src_inner_end;
    TT_ROCC_ADDRESS_GEN_INNER_ADDRESS_reg_u tt_rocc_cpu7_address_gen_w_src_inner_address;
    TT_ROCC_ADDRESS_GEN_OUTER_STRIDE_reg_u tt_rocc_cpu7_address_gen_w_src_outer_stride;
    TT_ROCC_ADDRESS_GEN_OUTER_END_reg_u tt_rocc_cpu7_address_gen_w_src_outer_end;
    TT_ROCC_ADDRESS_GEN_OUTER_ADDRESS_reg_u tt_rocc_cpu7_address_gen_w_src_outer_address;
    TT_ROCC_ADDRESS_GEN_FACE_SIZE_reg_u tt_rocc_cpu7_address_gen_w_src_face_size;
    TT_ROCC_ADDRESS_GEN_BANK_CURRENT_reg_u tt_rocc_cpu7_address_gen_w_dest_bank_current;
    TT_ROCC_ADDRESS_GEN_BANK_BASE_reg_u tt_rocc_cpu7_address_gen_w_dest_bank_base;
    TT_ROCC_ADDRESS_GEN_BANK_SIZE_reg_u tt_rocc_cpu7_address_gen_w_dest_bank_size;
    TT_ROCC_ADDRESS_GEN_BANK_SKIP_reg_u tt_rocc_cpu7_address_gen_w_dest_bank_skip;
    TT_ROCC_ADDRESS_GEN_INNER_STRIDE_reg_u tt_rocc_cpu7_address_gen_w_dest_inner_stride;
    TT_ROCC_ADDRESS_GEN_INNER_END_reg_u tt_rocc_cpu7_address_gen_w_dest_inner_end;
    TT_ROCC_ADDRESS_GEN_INNER_ADDRESS_reg_u tt_rocc_cpu7_address_gen_w_dest_inner_address;
    TT_ROCC_ADDRESS_GEN_OUTER_STRIDE_reg_u tt_rocc_cpu7_address_gen_w_dest_outer_stride;
    TT_ROCC_ADDRESS_GEN_OUTER_END_reg_u tt_rocc_cpu7_address_gen_w_dest_outer_end;
    TT_ROCC_ADDRESS_GEN_OUTER_ADDRESS_reg_u tt_rocc_cpu7_address_gen_w_dest_outer_address;
    TT_ROCC_ADDRESS_GEN_FACE_SIZE_reg_u tt_rocc_cpu7_address_gen_w_dest_face_size;
    TT_ROCC_ADDRESS_GEN_GEN_ADDRESS_reg_u tt_rocc_cpu7_address_gen_w_src_gen_address;
    TT_ROCC_ADDRESS_GEN_GEN_ADDRESS_reg_u tt_rocc_cpu7_address_gen_w_dest_gen_address;
    TT_ROCC_ADDRESS_GEN_MISC_reg_u tt_rocc_cpu7_address_gen_w_misc;
    TT_ROCC_SIMPLE_CMD_BUF_IE_reg_u tt_rocc_cpu7_simple_cmd_buf_ie;
    TT_ROCC_SIMPLE_CMD_BUF_IP_reg_u tt_rocc_cpu7_simple_cmd_buf_ip;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu7_simple_cmd_buf_reserved_0;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu7_simple_cmd_buf_reserved_1;
    TT_ROCC_SIMPLE_CMD_BUF_SRC_ADDR_reg_u tt_rocc_cpu7_simple_cmd_buf_src_addr;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu7_simple_cmd_buf_reserved_2;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu7_simple_cmd_buf_reserved_3;
    TT_ROCC_SIMPLE_CMD_BUF_SRC_COORD_reg_u tt_rocc_cpu7_simple_cmd_buf_src_coord;
    TT_ROCC_SIMPLE_CMD_BUF_DEST_ADDR_reg_u tt_rocc_cpu7_simple_cmd_buf_dest_addr;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu7_simple_cmd_buf_reserved_4;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu7_simple_cmd_buf_reserved_5;
    TT_ROCC_SIMPLE_CMD_BUF_DEST_COORD_reg_u tt_rocc_cpu7_simple_cmd_buf_dest_coord;
    TT_ROCC_SIMPLE_CMD_BUF_LEN_BYTES_reg_u tt_rocc_cpu7_simple_cmd_buf_len_bytes;
    TT_ROCC_SIMPLE_CMD_BUF_REQ_VC_reg_u tt_rocc_cpu7_simple_cmd_buf_req_vc;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu7_simple_cmd_buf_reserved_6;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu7_simple_cmd_buf_reserved_7;
    TT_ROCC_SIMPLE_CMD_BUF_RESP_VC_reg_u tt_rocc_cpu7_simple_cmd_buf_resp_vc;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu7_simple_cmd_buf_reserved_8;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu7_simple_cmd_buf_reserved_9;
    TT_ROCC_SIMPLE_CMD_BUF_TR_ID_reg_u tt_rocc_cpu7_simple_cmd_buf_tr_id;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu7_simple_cmd_buf_reserved_10;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu7_simple_cmd_buf_reserved_11;
    TT_ROCC_SIMPLE_CMD_BUF_MCAST_EXCLUDE_reg_u tt_rocc_cpu7_simple_cmd_buf_mcast_exclude;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu7_simple_cmd_buf_reserved_12[8];
    TT_ROCC_SIMPLE_CMD_BUF_INLINE_DATA_reg_u tt_rocc_cpu7_simple_cmd_buf_inline_data;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu7_simple_cmd_buf_reserved_13;
    TT_ROCC_SIMPLE_CMD_BUF_MCAST_DESTS_reg_u tt_rocc_cpu7_simple_cmd_buf_mcast_dests;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu7_simple_cmd_buf_reserved_14;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu7_simple_cmd_buf_reserved_15;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu7_simple_cmd_buf_reserved_16;
    TT_ROCC_SIMPLE_CMD_BUF_RESERVED_reg_u tt_rocc_cpu7_simple_cmd_buf_reserved_17;
    TT_ROCC_SIMPLE_CMD_BUF_PACKET_TAGS_reg_u tt_rocc_cpu7_simple_cmd_buf_packet_tags;
    TT_ROCC_SIMPLE_CMD_BUF_DEBUG_reg_u tt_rocc_cpu7_simple_cmd_buf_debug;
    TT_ROCC_SIMPLE_CMD_BUF_MISC_reg_u tt_rocc_cpu7_simple_cmd_buf_misc;
    TT_ROCC_SIMPLE_CMD_BUF_PER_TR_ID_IE_0_reg_u tt_rocc_cpu7_simple_cmd_buf_per_tr_id_ie_0;
    TT_ROCC_SIMPLE_CMD_BUF_PER_TR_ID_IE_1_reg_u tt_rocc_cpu7_simple_cmd_buf_per_tr_id_ie_1;
    TT_ROCC_SIMPLE_CMD_BUF_PER_TR_ID_IE_2_reg_u tt_rocc_cpu7_simple_cmd_buf_per_tr_id_ie_2;
    TT_ROCC_SIMPLE_CMD_BUF_PER_TR_ID_IP_0_reg_u tt_rocc_cpu7_simple_cmd_buf_per_tr_id_ip_0;
    TT_ROCC_SIMPLE_CMD_BUF_PER_TR_ID_IP_1_reg_u tt_rocc_cpu7_simple_cmd_buf_per_tr_id_ip_1;
    TT_ROCC_SIMPLE_CMD_BUF_PER_TR_ID_IP_2_reg_u tt_rocc_cpu7_simple_cmd_buf_per_tr_id_ip_2;
    TT_DEBUG_MODULE_APB_DATA_reg_u tt_debug_module_apb_data;
    TT_DEBUG_MODULE_APB_DMCONTROL_reg_u tt_debug_module_apb_dmcontrol;
    TT_DEBUG_MODULE_APB_STATUS_reg_u tt_debug_module_apb_status;
    TT_DEBUG_MODULE_APB_DMI_HARTINFO_reg_u tt_debug_module_apb_dmi_hartinfo;
    TT_DEBUG_MODULE_APB_HALTSUMMARY1_reg_u tt_debug_module_apb_haltsummary1;
    TT_DEBUG_MODULE_APB_HAWINDOW_reg_u tt_debug_module_apb_hawindow;
    TT_DEBUG_MODULE_APB_ABSTRACTS_reg_u tt_debug_module_apb_abstracts;
    TT_DEBUG_MODULE_APB_COMMAND_reg_u tt_debug_module_apb_command;
    TT_DEBUG_MODULE_APB_ABSTRACTAUTO_reg_u tt_debug_module_apb_abstractauto;
    TT_DEBUG_MODULE_APB_STATUS2_reg_u tt_debug_module_apb_status2;
    TT_DEBUG_MODULE_APB_SBCS_reg_u tt_debug_module_apb_sbcs;
    TT_DEBUG_MODULE_APB_SBADDR0_reg_u tt_debug_module_apb_sbaddr0;
    TT_DEBUG_MODULE_APB_SBADDR1_reg_u tt_debug_module_apb_sbaddr1;
    TT_DEBUG_MODULE_APB_SBDATA0_reg_u tt_debug_module_apb_sbdata0;
    TT_DEBUG_MODULE_APB_SBDATA1_reg_u tt_debug_module_apb_sbdata1;
    TT_DEBUG_MODULE_APB_HALTSUMMARY0_reg_u tt_debug_module_apb_haltsummary0;
    SMN_MST_COMMON_BLOCK_SMN_MST_CTRL_reg_u smn_mst_common_block_smn_mst_ctrl;
    SMN_MST_COMMON_BLOCK_SMN_MST_CMD_TIMEOUT_reg_u smn_mst_common_block_smn_mst_cmd_timeout;
    SMN_MST_COMMON_BLOCK_SMN_MST_RESP_TIMEOUT_reg_u smn_mst_common_block_smn_mst_resp_timeout;
    SMN_MST_COMMON_BLOCK_SMN_MST_RESP_INT_THD_reg_u smn_mst_common_block_smn_mst_resp_int_thd;
    SMN_MST_COMMON_BLOCK_SMN_MST_STATUS_reg_u smn_mst_common_block_smn_mst_status;
    SMN_MST_COMMON_BLOCK_SMN_MST_CMD_DESC_QUEUE_STATUS_reg_u smn_mst_common_block_smn_mst_cmd_desc_queue_status;
    SMN_MST_COMMON_BLOCK_SMN_MST_CMD_DATA_QUEUE_STATUS_reg_u smn_mst_common_block_smn_mst_cmd_data_queue_status;
    SMN_MST_COMMON_BLOCK_SMN_MST_RESP_DESC_QUEUE_STATUS_reg_u smn_mst_common_block_smn_mst_resp_desc_queue_status;
    SMN_MST_COMMON_BLOCK_SMN_MST_RESP_DATA_QUEUE_STATUS_reg_u smn_mst_common_block_smn_mst_resp_data_queue_status;
    SMN_MST_COMMON_BLOCK_SMN_MST_OUTST_DESC_QUEUE_STATUS_reg_u smn_mst_common_block_smn_mst_outst_desc_queue_status;
    SMN_MST_COMMON_BLOCK_SMN_MST_ERROR_STATUS_reg_u smn_mst_common_block_smn_mst_error_status;
    SMN_MST_COMMON_BLOCK_SMN_MST_EXP_DESC_HDR_reg_u smn_mst_common_block_smn_mst_exp_desc_hdr;
    SMN_MST_COMMON_BLOCK_SMN_MST_EXP_DESC_CMD_reg_u smn_mst_common_block_smn_mst_exp_desc_cmd;
    SMN_MST_COMMON_BLOCK_SMN_MST_EXP_DESC_ADDR_reg_u smn_mst_common_block_smn_mst_exp_desc_addr;
    SMN_MST_COMMON_BLOCK_SMN_MST_EXP_DESC_EOF_reg_u smn_mst_common_block_smn_mst_exp_desc_eof;
    SMN_MST_COMMON_BLOCK_SMN_MST_RECVD_DESC_HDR_reg_u smn_mst_common_block_smn_mst_recvd_desc_hdr;
    SMN_MST_COMMON_BLOCK_SMN_MST_RECVD_DESC_CMD_reg_u smn_mst_common_block_smn_mst_recvd_desc_cmd;
    SMN_MST_COMMON_BLOCK_SMN_MST_RECVD_DESC_ADDR_reg_u smn_mst_common_block_smn_mst_recvd_desc_addr;
    SMN_MST_COMMON_BLOCK_SMN_MST_RECVD_DESC_EOF_reg_u smn_mst_common_block_smn_mst_recvd_desc_eof;
    SMN_MST_COMMON_BLOCK_SMN_MST_INT_ENABLE_reg_u smn_mst_common_block_smn_mst_int_enable;
    SMN_MST_COMMON_BLOCK_SMN_MST_INT_STATUS_reg_u smn_mst_common_block_smn_mst_int_status;
    SMN_MST_COMMON_BLOCK_SMN_MST_INT_STATUS_RAW_reg_u smn_mst_common_block_smn_mst_int_status_raw;
    SMN_MST_COMMON_BLOCK_SMN_MST_INT_CLEAR_reg_u smn_mst_common_block_smn_mst_int_clear;
    SMN_MST_COMMON_BLOCK_SMN_FRAME_CNT_reg_u smn_mst_common_block_smn_frame_cnt;
    SMN_MST_COMMON_BLOCK_SMN_FRAME_ERR_CNT_reg_u smn_mst_common_block_smn_frame_err_cnt;
    SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_CONFIG_reg_u smn_mst_main_block_smn_mst_token_config;
    SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_TIMER_reg_u smn_mst_main_block_smn_mst_token_timer;
    SMN_MST_MAIN_BLOCK_SMN_MST_IDLE_TOKEN_TIMER_reg_u smn_mst_main_block_smn_mst_idle_token_timer;
    SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_COUNTER_reg_u smn_mst_main_block_smn_mst_token_counter;
    SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_RETURN_TIMEOUT_reg_u smn_mst_main_block_smn_mst_token_return_timeout;
    SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_SENT_CNT_reg_u smn_mst_main_block_smn_mst_token_sent_cnt;
    SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_USED_CNT_reg_u smn_mst_main_block_smn_mst_token_used_cnt;
    SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_REQ_CNT_reg_u smn_mst_main_block_smn_mst_token_req_cnt;
    SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_STATUS_reg_u smn_mst_main_block_smn_mst_token_status;
    SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_FRAME_CNT_reg_u smn_mst_main_block_smn_mst_token_frame_cnt;
    SMN_MST_MAIN_BLOCK_SMN_MST_NETWORK_ERR_reg_u smn_mst_main_block_smn_mst_network_err;
    SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_MASK_TABLE_CFG_reg_u smn_addr_trans_block_smn_addr_trans_mask_table_cfg[16];
    SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_reg_u smn_addr_trans_block_smn_addr_trans_ep_table_cfg[128];
    SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_ERR_STS_reg_u smn_addr_trans_block_smn_addr_trans_err_sts;
    SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_CFG_reg_u smn_addr_trans_block_smn_addr_trans_cfg;
    SMN_MST_CMD_BUF_SMN_MST_CMD_BUF_REG0_reg_u smn_mst_cmd_buf_smn_mst_cmd_buf_reg0;
    SMN_MST_CMD_BUF_SMN_MST_CMD_BUF_REG1_reg_u smn_mst_cmd_buf_smn_mst_cmd_buf_reg1;
    SMN_SLV_MAILBOX_SMN_MBOXW_reg_u smn_slave_mailbox_0_smn_mboxw;
    SMN_SLV_MAILBOX_SMN_MBOXR_reg_u smn_slave_mailbox_0_smn_mboxr;
    SMN_SLV_MAILBOX_SMN_MBOX_STATUS_reg_u smn_slave_mailbox_0_smn_mbox_status;
    SMN_SLV_MAILBOX_SMN_MBOX_ERROR_reg_u smn_slave_mailbox_0_smn_mbox_error;
    SMN_SLV_MAILBOX_SMN_MBOX_WIRQT_reg_u smn_slave_mailbox_0_smn_mbox_wirqt;
    SMN_SLV_MAILBOX_SMN_MBOX_RIRQT_reg_u smn_slave_mailbox_0_smn_mbox_rirqt;
    SMN_SLV_MAILBOX_SMN_MBOX_IRQS_reg_u smn_slave_mailbox_0_smn_mbox_irqs;
    SMN_SLV_MAILBOX_SMN_MBOX_IRQEN_reg_u smn_slave_mailbox_0_smn_mbox_irqen;
    SMN_SLV_MAILBOX_SMN_MBOX_IRQP_reg_u smn_slave_mailbox_0_smn_mbox_irqp;
    SMN_SLV_MAILBOX_SMN_MBOX_CTRL_reg_u smn_slave_mailbox_0_smn_mbox_ctrl;
    SMN_SLV_MAILBOX_SMN_MBOXW_reg_u smn_slave_mailbox_1_smn_mboxw;
    SMN_SLV_MAILBOX_SMN_MBOXR_reg_u smn_slave_mailbox_1_smn_mboxr;
    SMN_SLV_MAILBOX_SMN_MBOX_STATUS_reg_u smn_slave_mailbox_1_smn_mbox_status;
    SMN_SLV_MAILBOX_SMN_MBOX_ERROR_reg_u smn_slave_mailbox_1_smn_mbox_error;
    SMN_SLV_MAILBOX_SMN_MBOX_WIRQT_reg_u smn_slave_mailbox_1_smn_mbox_wirqt;
    SMN_SLV_MAILBOX_SMN_MBOX_RIRQT_reg_u smn_slave_mailbox_1_smn_mbox_rirqt;
    SMN_SLV_MAILBOX_SMN_MBOX_IRQS_reg_u smn_slave_mailbox_1_smn_mbox_irqs;
    SMN_SLV_MAILBOX_SMN_MBOX_IRQEN_reg_u smn_slave_mailbox_1_smn_mbox_irqen;
    SMN_SLV_MAILBOX_SMN_MBOX_IRQP_reg_u smn_slave_mailbox_1_smn_mbox_irqp;
    SMN_SLV_MAILBOX_SMN_MBOX_CTRL_reg_u smn_slave_mailbox_1_smn_mbox_ctrl;
    SMN_SLV_BLOCK_SMN_SLV_SCRATCH_REG_reg_u smn_slv_block_smn_slv_scratch_reg[8];
    SMN_SLV_BLOCK_SMN_SLV_EXT_STATUS_reg_u smn_slv_block_smn_slv_ext_status[8];
    SMN_SLV_BLOCK_SMN_SLV_EXT_STATUS_reg_u smn_slv_block_smn_slv_ext_error;
    SMN_SLV_BLOCK_SMN_SLV_INT_CLEAR_reg_u smn_slv_block_smn_slv_int_clear;
    SMN_SLV_BLOCK_SMN_SLV_INT_ENABLE_reg_u smn_slv_block_smn_slv_int_enable;
    SMN_SLV_BLOCK_SMN_SLV_INT_STATUS_reg_u smn_slv_block_smn_slv_int_status;
    SMN_SLV_BLOCK_SMN_SLV_INT_STATUS_RAW_reg_u smn_slv_block_smn_slv_int_status_raw;
    SMN_SLV_BLOCK_SMN_NODE_CTRL_reg_u smn_slv_block_smn_node_ctrl;
    SMN_SLV_BLOCK_SMN_SLV_CLK_CTRL_reg_u smn_slv_block_smn_slv_clk_ctrl;
    SMN_SLV_BLOCK_SMN_SLV_DEBUG_reg_u smn_slv_block_smn_slv_debug;
    SMN_SLV_BLOCK_SMN_SLV_ECC_ERR_CNT_reg_u smn_slv_block_smn_slv_ecc_err_cnt;
    SMN_SLV_BLOCK_SMN_SLV_PARSER_TIMEOUT_reg_u smn_slv_block_smn_slv_parser_timeout;
    SMN_SLV_BLOCK_SMN_SLV_AXI_TIMEOUT_reg_u smn_slv_block_smn_slv_axi_timeout;
    SMN_SLV_BLOCK_SMN_SLV_ROUTER_TIMEOUT_reg_u smn_slv_block_smn_slv_router_timeout;
    SMN_SLV_BLOCK_SMN_SLV_ADDR_FILT_RULE_TYPE_reg_u smn_slv_block_smn_slv_firewall_smn2axi_0_range_rw;
    SMN_SLV_BLOCK_SMN_SLV_ADDR_FILT_RULE_ADDR_reg_u smn_slv_block_smn_slv_firewall_smn2axi_0_start_addr;
    SMN_SLV_BLOCK_SMN_SLV_ADDR_FILT_RULE_ADDR_reg_u smn_slv_block_smn_slv_firewall_smn2axi_0_end_addr;
    SMN_SLV_BLOCK_SMN_SLV_ADDR_FILT_RULE_TYPE_reg_u smn_slv_block_smn_slv_firewall_smn2axi_1_range_rw;
    SMN_SLV_BLOCK_SMN_SLV_ADDR_FILT_RULE_ADDR_reg_u smn_slv_block_smn_slv_firewall_smn2axi_1_start_addr;
    SMN_SLV_BLOCK_SMN_SLV_ADDR_FILT_RULE_ADDR_reg_u smn_slv_block_smn_slv_firewall_smn2axi_1_end_addr;
    SMN_SLV_BLOCK_SMN_SLV_ADDR_FILT_RULE_TYPE_reg_u smn_slv_block_smn_slv_firewall_smn2axi_2_range_rw;
    SMN_SLV_BLOCK_SMN_SLV_ADDR_FILT_RULE_ADDR_reg_u smn_slv_block_smn_slv_firewall_smn2axi_2_start_addr;
    SMN_SLV_BLOCK_SMN_SLV_ADDR_FILT_RULE_ADDR_reg_u smn_slv_block_smn_slv_firewall_smn2axi_2_end_addr;
    SMN_SLV_BLOCK_SMN_SLV_ADDR_FILT_RULE_TYPE_reg_u smn_slv_block_smn_slv_firewall_smn2axi_3_range_rw;
    SMN_SLV_BLOCK_SMN_SLV_ADDR_FILT_RULE_ADDR_reg_u smn_slv_block_smn_slv_firewall_smn2axi_3_start_addr;
    SMN_SLV_BLOCK_SMN_SLV_ADDR_FILT_RULE_ADDR_reg_u smn_slv_block_smn_slv_firewall_smn2axi_3_end_addr;
    SMN_SLV_BLOCK_SMN_SLV_ADDR_FILT_RULE_TYPE_reg_u smn_slv_block_smn_slv_firewall_local_mst_0_range_rw;
    SMN_SLV_BLOCK_SMN_SLV_ADDR_FILT_RULE_ADDR_reg_u smn_slv_block_smn_slv_firewall_local_mst_0_start_addr;
    SMN_SLV_BLOCK_SMN_SLV_ADDR_FILT_RULE_ADDR_reg_u smn_slv_block_smn_slv_firewall_local_mst_0_end_addr;
    SMN_SLV_BLOCK_SMN_SLV_ADDR_FILT_RULE_TYPE_reg_u smn_slv_block_smn_slv_firewall_local_mst_1_range_rw;
    SMN_SLV_BLOCK_SMN_SLV_ADDR_FILT_RULE_ADDR_reg_u smn_slv_block_smn_slv_firewall_local_mst_1_start_addr;
    SMN_SLV_BLOCK_SMN_SLV_ADDR_FILT_RULE_ADDR_reg_u smn_slv_block_smn_slv_firewall_local_mst_1_end_addr;
    SMN_SLV_BLOCK_SMN_SLV_ADDR_FILT_RULE_TYPE_reg_u smn_slv_block_smn_slv_firewall_local_mst_2_range_rw;
    SMN_SLV_BLOCK_SMN_SLV_ADDR_FILT_RULE_ADDR_reg_u smn_slv_block_smn_slv_firewall_local_mst_2_start_addr;
    SMN_SLV_BLOCK_SMN_SLV_ADDR_FILT_RULE_ADDR_reg_u smn_slv_block_smn_slv_firewall_local_mst_2_end_addr;
    SMN_SLV_BLOCK_SMN_SLV_ADDR_FILT_RULE_TYPE_reg_u smn_slv_block_smn_slv_firewall_local_mst_3_range_rw;
    SMN_SLV_BLOCK_SMN_SLV_ADDR_FILT_RULE_ADDR_reg_u smn_slv_block_smn_slv_firewall_local_mst_3_start_addr;
    SMN_SLV_BLOCK_SMN_SLV_ADDR_FILT_RULE_ADDR_reg_u smn_slv_block_smn_slv_firewall_local_mst_3_end_addr;
    SMN_SLV_BLOCK_SMN_SLV_AXI_MST_ISOLATE_reg_u smn_slv_block_smn_slv_axi_mst_isolate;
    SMN_SLV_BLOCK_SMN_SLV_ROUTER_ERR_INJ_reg_u smn_slv_block_smn_slv_router_err_inj;
    SMN_SLV_BLOCK_SMN_SLV_TILE_RESET_reg_u smn_slv_block_smn_slv_tile_reset;
    SMN_SLV_BLOCK_SMN_SLV_TILE_CLKEN_FORCEREF_reg_u smn_slv_block_smn_slv_tile_clken_forceref;
    SMN_SLV_BLOCK_SMN_SLV_TILE_FREQ_SEL_reg_u smn_slv_block_smn_slv_tile_freq_sel;
    SMN_SLV_BLOCK_SMN_SLV_TILE_CLK_WAVE_CTRL_reg_u smn_slv_block_smn_slv_tile_clk_wave_ctrl;
    SMN_SLV_BLOCK_SMN_SLV_TILE_CLK_STATUS_reg_u smn_slv_block_smn_slv_tile_clk_status;
    SMN_SLV_BLOCK_SMN_SLV_TILE_HARVEST_PD_reg_u smn_slv_block_smn_slv_tile_harvest_pd;
    SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RA1_UHD_reg_u smn_slv_block_smn_slv_tile_mem_cfg_ra1_uhd;
    SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RF1_UHD_reg_u smn_slv_block_smn_slv_tile_mem_cfg_rf1_uhd;
    SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RA1_HS_reg_u smn_slv_block_smn_slv_tile_mem_cfg_ra1_hs;
    SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RF1_HS_reg_u smn_slv_block_smn_slv_tile_mem_cfg_rf1_hs;
    SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RD2_HS_reg_u smn_slv_block_smn_slv_tile_mem_cfg_rd2_hs;
    SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RD2_UHS_reg_u smn_slv_block_smn_slv_tile_mem_cfg_rd2_uhs;
    SMN_SLV_BLOCK_SMN_SLV_PLL_PERFORMANCE_LOCK_reg_u smn_slv_block_smn_slv_pll_performance_lock;
    SMN_SLV_BLOCK_SMN_SLV_REFCLK_BUMPPAD_reg_u smn_slv_block_smn_slv_refclk_bumppad;
    SMN_SLV_BLOCK_SMN_SLV_NODE_COORD_OVERRIDE_reg_u smn_slv_block_smn_slv_node_coord_override;
    SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RD2_HS_EMC_reg_u smn_slv_block_smn_slv_tile_mem_cfg_rd2_hs_emc;
    SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RA1_UHD_EMC_reg_u smn_slv_block_smn_slv_tile_mem_cfg_ra1_uhd_emc;
    SMN_SLV_BLOCK_SMN_SLV_FUSE_MVMUL_REDUCE_reg_u smn_slv_block_smn_slv_fuse_mvmul_reduce;
    SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_X_Y_reg_u smn_slv_noc_sec_block_smn_noc_sec_x_y;
    SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MESH_X_Y_ORIENTATION_reg_u smn_slv_noc_sec_block_smn_noc_sec_mesh_x_y_orientation;
    SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_ENDPOINT_ID_reg_u smn_slv_noc_sec_block_smn_noc_sec_endpoint_id;
    SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_X_Y_DEFAULT_reg_u smn_slv_noc_sec_block_smn_noc_sec_x_y_default;
    SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MESH_X_Y_ORIENTATION_DEFAULT_reg_u
        smn_slv_noc_sec_block_smn_noc_sec_mesh_x_y_orientation_default;
    SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_ENDPOINT_ID_DEFAULT_reg_u smn_slv_noc_sec_block_smn_noc_sec_endpoint_id_default;
    SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_FENCE_ENABLE_reg_u smn_slv_noc_sec_block_smn_noc_sec_fence_enable;
    SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_SECURE_GROUP_ID_reg_u smn_slv_noc_sec_block_smn_noc_sec_secure_group_id;
    SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_RANGE_START_reg_u smn_slv_noc_sec_block_smn_noc_sec_range_start_0;
    SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_RANGE_END_reg_u smn_slv_noc_sec_block_smn_noc_sec_range_end_0;
    SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_RANGE_START_reg_u smn_slv_noc_sec_block_smn_noc_sec_range_start_1;
    SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_RANGE_END_reg_u smn_slv_noc_sec_block_smn_noc_sec_range_end_1;
    SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_RANGE_START_reg_u smn_slv_noc_sec_block_smn_noc_sec_range_start_2;
    SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_RANGE_END_reg_u smn_slv_noc_sec_block_smn_noc_sec_range_end_2;
    SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_RANGE_START_reg_u smn_slv_noc_sec_block_smn_noc_sec_range_start_3;
    SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_RANGE_END_reg_u smn_slv_noc_sec_block_smn_noc_sec_range_end_3;
    SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_RANGE_START_reg_u smn_slv_noc_sec_block_smn_noc_sec_range_start_4;
    SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_RANGE_END_reg_u smn_slv_noc_sec_block_smn_noc_sec_range_end_4;
    SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_RANGE_START_reg_u smn_slv_noc_sec_block_smn_noc_sec_range_start_5;
    SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_RANGE_END_reg_u smn_slv_noc_sec_block_smn_noc_sec_range_end_5;
    SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_RANGE_START_reg_u smn_slv_noc_sec_block_smn_noc_sec_range_start_6;
    SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_RANGE_END_reg_u smn_slv_noc_sec_block_smn_noc_sec_range_end_6;
    SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_RANGE_START_reg_u smn_slv_noc_sec_block_smn_noc_sec_range_start_7;
    SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_RANGE_END_reg_u smn_slv_noc_sec_block_smn_noc_sec_range_end_7;
    SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_ATTRIBUTE_reg_u smn_slv_noc_sec_block_smn_noc_sec_attribute[8];
    SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MASTER_LEVEL_reg_u smn_slv_noc_sec_block_smn_noc_sec_master_level;
    SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_VIOLATION_FIFO_STATUS_reg_u
        smn_slv_noc_sec_block_smn_noc_sec_violation_fifo_status;
    SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_VIOLATION_FIFO_RDDATA_reg_u
        smn_slv_noc_sec_block_smn_noc_sec_violation_fifo_rddata;
    SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_ATTRIBUTE_reg_u smn_slv_noc_sec_block_smn_noc_sec_default_range_attribute;
    SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_DEFAULT_RANGE_START_reg_u smn_slv_noc_sec_block_smn_noc_sec_default_range_start;
    SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_DEFAULT_RANGE_END_reg_u smn_slv_noc_sec_block_smn_noc_sec_default_range_end;
    SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_POP_VIOLATION_FIFO_reg_u smn_slv_noc_sec_block_smn_noc_sec_pop_violation_fifo;
    SMN_SLV_D2D_BLOCK_SMN_SLV_D2D_BAR_BASE_reg_u smn_slv_d2d_block_smn_slv_d2d_bar_base[4];
    SMN_SLV_D2D_BLOCK_SMN_SLV_D2D_BAR_LIMIT_reg_u smn_slv_d2d_block_smn_slv_d2d_bar_limit[4];
    SMN_SLV_D2D_BLOCK_SMN_SLV_D2D_SS_BAR_ADDR_reg_u smn_slv_d2d_block_smn_slv_d2d_ss_bar_addr;
    SMN_SLV_D2D_BLOCK_SMN_SLV_D2D_DTB_SEL_reg_u smn_slv_d2d_block_smn_slv_d2d_dtb_sel;
    GLOBAL_RESOURCE_CONFIGURATION_ENABLES_reg_u global_a_resource_configuration_enables;
    GLOBAL_DYNAMIC_SCHEME_0_reg_u global_a_dynamic_scheme_0;
    GLOBAL_DYNAMIC_SCHEME_1_reg_u global_a_dynamic_scheme_1;
    GLOBAL_DYNAMIC_SCHEME_2_reg_u global_a_dynamic_scheme_2;
    GLOBAL_DYNAMIC_SCHEME_3_reg_u global_a_dynamic_scheme_3;
    GLOBAL_DYNAMIC_SCHEME_4_reg_u global_a_dynamic_scheme_4;
    GLOBAL_DYNAMIC_SCHEME_5_reg_u global_a_dynamic_scheme_5;
    GLOBAL_FCW_INT_BOUND_reg_u global_a_fcw_int_bound;
    GLOBAL_FCW_FRAC_UPPERBOUND_reg_u global_a_fcw_frac_upperbound;
    GLOBAL_FCW_FRAC_LOWERBOUND_reg_u global_a_fcw_frac_lowerbound;
    GLOBAL_REG_UPDATE_reg_u global_a_reg_update;
    GLOBAL_MEAS_CONFIG_reg_u global_a_meas_config;
    GLOBAL_MEAS_DURATION0_reg_u global_a_meas_duration0;
    GLOBAL_MEAS_DURATION1_reg_u global_a_meas_duration1;
    GLOBAL_MEAS_STATUS_reg_u global_a_meas_status;
    GLOBAL_EXT_FREQ_reg_u global_a_ext_freq;
    GLOBAL_EXT_REF_reg_u global_a_ext_ref;
    GLOBAL_EXT_DROOP_DUR0_reg_u global_a_ext_droop_dur0;
    GLOBAL_EXT_DROOP_DUR1_reg_u global_a_ext_droop_dur1;
    GLOBAL_EXT_DROOP_DUR2_reg_u global_a_ext_droop_dur2;
    GLOBAL_EXT_DROOP_DUR3_reg_u global_a_ext_droop_dur3;
    GLOBAL_EXT_DROOP_TRAN01_reg_u global_a_ext_droop_tran01;
    GLOBAL_EXT_DROOP_TRAN23_reg_u global_a_ext_droop_tran23;
    GLOBAL_EXT_FLOOR_LOOPS_reg_u global_a_ext_floor_loops;
    GLOBAL_EXT_FLOOR1_DURATION0_reg_u global_a_ext_floor1_duration0;
    GLOBAL_EXT_FLOOR2_DURATION0_reg_u global_a_ext_floor2_duration0;
    GLOBAL_EXT_FLOOR3_DURATION0_reg_u global_a_ext_floor3_duration0;
    GLOBAL_EXT_FLOOR1_DURATION1_reg_u global_a_ext_floor1_duration1;
    GLOBAL_EXT_FLOOR2_DURATION1_reg_u global_a_ext_floor2_duration1;
    GLOBAL_EXT_FLOOR3_DURATION1_reg_u global_a_ext_floor3_duration1;
    GLOBAL_EXT_FLOOR1_DURATION2_reg_u global_a_ext_floor1_duration2;
    GLOBAL_EXT_FLOOR2_DURATION2_reg_u global_a_ext_floor2_duration2;
    GLOBAL_EXT_FLOOR3_DURATION2_reg_u global_a_ext_floor3_duration2;
    GLOBAL_EXT_SAFETY_DURATION0_reg_u global_a_ext_safety_duration0;
    GLOBAL_EXT_SAFETY_DURATION1_reg_u global_a_ext_safety_duration1;
    GLOBAL_EXT_SAFETY_DURATION2_reg_u global_a_ext_safety_duration2;
    GLOBAL_LOCK_STATUS_reg_u global_a_lock_status;
    GLOBAL_LOCK_MONITOR_0_reg_u global_a_lock_monitor_0;
    GLOBAL_LOCK_MONITOR_1_reg_u global_a_lock_monitor_1;
    GLOBAL_LOCK_MONITOR_2_reg_u global_a_lock_monitor_2;
    GLOBAL_DROOP_PAUSE_reg_u global_a_droop_pause;
    FREQUENCY0_FCW_INT0_reg_u frequency0_a_fcw_int0;
    FREQUENCY0_FCW_INT1_reg_u frequency0_a_fcw_int1;
    FREQUENCY0_FCW_FRAC_reg_u frequency0_a_fcw_frac;
    FREQUENCY0_FCW_FRAC1_reg_u frequency0_a_fcw_frac1;
    FREQUENCY0_FCW_FRAC2_reg_u frequency0_a_fcw_frac2;
    FREQUENCY0_FCW_FRAC3_reg_u frequency0_a_fcw_frac3;
    FREQUENCY0_PREDIV_reg_u frequency0_a_prediv;
    FREQUENCY0_FREQ_ACQ_ENABLES_reg_u frequency0_a_freq_acq_enables;
    FREQUENCY1_FCW_INT0_reg_u frequency1_a_fcw_int0;
    FREQUENCY1_FCW_INT1_reg_u frequency1_a_fcw_int1;
    FREQUENCY1_FCW_FRAC_reg_u frequency1_a_fcw_frac;
    FREQUENCY1_FCW_FRAC1_reg_u frequency1_a_fcw_frac1;
    FREQUENCY1_FCW_FRAC2_reg_u frequency1_a_fcw_frac2;
    FREQUENCY1_FCW_FRAC3_reg_u frequency1_a_fcw_frac3;
    FREQUENCY1_PREDIV_reg_u frequency1_a_prediv;
    FREQUENCY1_FREQ_ACQ_ENABLES_reg_u frequency1_a_freq_acq_enables;
    FREQUENCY2_FCW_INT0_reg_u frequency2_a_fcw_int0;
    FREQUENCY2_FCW_INT1_reg_u frequency2_a_fcw_int1;
    FREQUENCY2_FCW_FRAC_reg_u frequency2_a_fcw_frac;
    FREQUENCY2_FCW_FRAC1_reg_u frequency2_a_fcw_frac1;
    FREQUENCY2_FCW_FRAC2_reg_u frequency2_a_fcw_frac2;
    FREQUENCY2_FCW_FRAC3_reg_u frequency2_a_fcw_frac3;
    FREQUENCY2_PREDIV_reg_u frequency2_a_prediv;
    FREQUENCY2_FREQ_ACQ_ENABLES_reg_u frequency2_a_freq_acq_enables;
    FREQUENCY3_FCW_INT0_reg_u frequency3_a_fcw_int0;
    FREQUENCY3_FCW_INT1_reg_u frequency3_a_fcw_int1;
    FREQUENCY3_FCW_FRAC_reg_u frequency3_a_fcw_frac;
    FREQUENCY3_FCW_FRAC1_reg_u frequency3_a_fcw_frac1;
    FREQUENCY3_FCW_FRAC2_reg_u frequency3_a_fcw_frac2;
    FREQUENCY3_FCW_FRAC3_reg_u frequency3_a_fcw_frac3;
    FREQUENCY3_PREDIV_reg_u frequency3_a_prediv;
    FREQUENCY3_FREQ_ACQ_ENABLES_reg_u frequency3_a_freq_acq_enables;
    FREQUENCY4_FCW_INT0_reg_u frequency4_a_fcw_int0;
    FREQUENCY4_FCW_INT1_reg_u frequency4_a_fcw_int1;
    FREQUENCY4_FCW_FRAC_reg_u frequency4_a_fcw_frac;
    FREQUENCY4_FCW_FRAC1_reg_u frequency4_a_fcw_frac1;
    FREQUENCY4_FCW_FRAC2_reg_u frequency4_a_fcw_frac2;
    FREQUENCY4_FCW_FRAC3_reg_u frequency4_a_fcw_frac3;
    FREQUENCY4_PREDIV_reg_u frequency4_a_prediv;
    FREQUENCY4_FREQ_ACQ_ENABLES_reg_u frequency4_a_freq_acq_enables;
    FREQUENCY5_FCW_INT0_reg_u frequency5_a_fcw_int0;
    FREQUENCY5_FCW_INT1_reg_u frequency5_a_fcw_int1;
    FREQUENCY5_FCW_FRAC_reg_u frequency5_a_fcw_frac;
    FREQUENCY5_FCW_FRAC1_reg_u frequency5_a_fcw_frac1;
    FREQUENCY5_FCW_FRAC2_reg_u frequency5_a_fcw_frac2;
    FREQUENCY5_FCW_FRAC3_reg_u frequency5_a_fcw_frac3;
    FREQUENCY5_PREDIV_reg_u frequency5_a_prediv;
    FREQUENCY5_FREQ_ACQ_ENABLES_reg_u frequency5_a_freq_acq_enables;
    CGM0_ENABLES_reg_u cgm0_a_enables;
    CGM0_OPEN_LOOP_reg_u cgm0_a_open_loop;
    CGM0_DM0_READ_reg_u cgm0_a_dm0_read;
    CGM0_DM1_READ_reg_u cgm0_a_dm1_read;
    CGM0_DM2_READ_reg_u cgm0_a_dm2_read;
    CGM0_DM3_READ_reg_u cgm0_a_dm3_read;
    CGM0_CGM_STATUS_reg_u cgm0_a_cgm_status;
    CGM0_DM0_CONFIG_reg_u cgm0_a_dm0_config;
    CGM0_FREQ_MONITOR_CONFIG_reg_u cgm0_a_freq_monitor_config;
    CGM0_FREQ_MONITOR_COUNT_reg_u cgm0_a_freq_monitor_count;
    CGM0_DCO_CODE_INST_READ_reg_u cgm0_a_dco_code_inst_read;
    CGM1_ENABLES_reg_u cgm1_a_enables;
    CGM1_OPEN_LOOP_reg_u cgm1_a_open_loop;
    CGM1_DM0_READ_reg_u cgm1_a_dm0_read;
    CGM1_DM1_READ_reg_u cgm1_a_dm1_read;
    CGM1_DM2_READ_reg_u cgm1_a_dm2_read;
    CGM1_DM3_READ_reg_u cgm1_a_dm3_read;
    CGM1_CGM_STATUS_reg_u cgm1_a_cgm_status;
    CGM1_DM0_CONFIG_reg_u cgm1_a_dm0_config;
    CGM1_FREQ_MONITOR_CONFIG_reg_u cgm1_a_freq_monitor_config;
    CGM1_FREQ_MONITOR_COUNT_reg_u cgm1_a_freq_monitor_count;
    CGM1_DCO_CODE_INST_READ_reg_u cgm1_a_dco_code_inst_read;
    CGM2_ENABLES_reg_u cgm2_a_enables;
    CGM2_OPEN_LOOP_reg_u cgm2_a_open_loop;
    CGM2_DM0_READ_reg_u cgm2_a_dm0_read;
    CGM2_DM1_READ_reg_u cgm2_a_dm1_read;
    CGM2_DM2_READ_reg_u cgm2_a_dm2_read;
    CGM2_DM3_READ_reg_u cgm2_a_dm3_read;
    CGM2_CGM_STATUS_reg_u cgm2_a_cgm_status;
    CGM2_DM0_CONFIG_reg_u cgm2_a_dm0_config;
    CGM2_FREQ_MONITOR_CONFIG_reg_u cgm2_a_freq_monitor_config;
    CGM2_FREQ_MONITOR_COUNT_reg_u cgm2_a_freq_monitor_count;
    CGM2_DCO_CODE_INST_READ_reg_u cgm2_a_dco_code_inst_read;
    DROOP_ENABLES_reg_u droop_0_enables;
    DROOP_SAMPLE_STROBE_reg_u droop_0_sample_strobe;
    DROOP_TARGET_MONITOR_CODE_reg_u droop_0_target_monitor_code;
    DROOP_CONFIG_reg_u droop_0_config;
    DROOP_MEAS_DURATION0_reg_u droop_0_meas_duration0;
    DROOP_MEAS_DURATION1_reg_u droop_0_meas_duration1;
    DROOP_LONG_TERM_MAX_CODE_reg_u droop_0_long_term_max_code;
    DROOP_LONG_TERM_MIN_CODE_reg_u droop_0_long_term_min_code;
    DROOP_EXT_DROOP_DUR0_reg_u droop_0_ext_droop_dur0;
    DROOP_EXT_DROOP_DUR1_reg_u droop_0_ext_droop_dur1;
    DROOP_EXT_DROOP_DUR2_reg_u droop_0_ext_droop_dur2;
    DROOP_EXT_DROOP_DUR3_reg_u droop_0_ext_droop_dur3;
    DROOP_EXT_DROOP_TRAN_01_reg_u droop_0_ext_droop_tran_01;
    DROOP_EXT_DROOP_TRAN_23_reg_u droop_0_ext_droop_tran_23;
    DROOP_FORCE_reg_u droop_0_force;
    DROOP_SAMPLED_AVG_MONITOR_reg_u droop_0_sampled_avg_monitor;
    DROOP_SAMPLED_DROOP_reg_u droop_0_sampled_droop;
    DROOP_SAMPLED_MONITOR_reg_u droop_0_sampled_monitor;
    DROOP_SAMPLED_DELAY_reg_u droop_0_sampled_delay;
    DROOP_CONFIG_SETTING_0_LW_reg_u droop_0_config_setting_0_lw;
    DROOP_CONFIG_SETTING_0_HW_reg_u droop_0_config_setting_0_hw;
    DROOP_CONFIG_SETTING_1_LW_reg_u droop_0_config_setting_1_lw;
    DROOP_CONFIG_SETTING_1_HW_reg_u droop_0_config_setting_1_hw;
    DROOP_CONFIG_SETTING_2_LW_reg_u droop_0_config_setting_2_lw;
    DROOP_CONFIG_SETTING_2_HW_reg_u droop_0_config_setting_2_hw;
    DROOP_CONFIG_SETTING_3_LW_reg_u droop_0_config_setting_3_lw;
    DROOP_CONFIG_SETTING_3_HW_reg_u droop_0_config_setting_3_hw;
    DROOP_CONFIG_SETTING_4_LW_reg_u droop_0_config_setting_4_lw;
    DROOP_CONFIG_SETTING_4_HW_reg_u droop_0_config_setting_4_hw;
    DROOP_CONFIG_SETTING_5_LW_reg_u droop_0_config_setting_5_lw;
    DROOP_CONFIG_SETTING_5_HW_reg_u droop_0_config_setting_5_hw;
    DROOP_CONFIG_SETTING_6_LW_reg_u droop_0_config_setting_6_lw;
    DROOP_CONFIG_SETTING_6_HW_reg_u droop_0_config_setting_6_hw;
    DROOP_CONFIG_SETTING_7_LW_reg_u droop_0_config_setting_7_lw;
    DROOP_CONFIG_SETTING_7_HW_reg_u droop_0_config_setting_7_hw;
    DROOP_CONFIG_SETTING_8_LW_reg_u droop_0_config_setting_8_lw;
    DROOP_CONFIG_SETTING_8_HW_reg_u droop_0_config_setting_8_hw;
    DROOP_CONFIG_SETTING_9_LW_reg_u droop_0_config_setting_9_lw;
    DROOP_CONFIG_SETTING_9_HW_reg_u droop_0_config_setting_9_hw;
    DROOP_CONFIG_SETTING_10_LW_reg_u droop_0_config_setting_10_lw;
    DROOP_CONFIG_SETTING_10_HW_reg_u droop_0_config_setting_10_hw;
    DROOP_CONFIG_SETTING_11_LW_reg_u droop_0_config_setting_11_lw;
    DROOP_CONFIG_SETTING_11_HW_reg_u droop_0_config_setting_11_hw;
    DROOP_CONFIG_SETTING_12_LW_reg_u droop_0_config_setting_12_lw;
    DROOP_CONFIG_SETTING_12_HW_reg_u droop_0_config_setting_12_hw;
    DROOP_CONFIG_SETTING_13_LW_reg_u droop_0_config_setting_13_lw;
    DROOP_CONFIG_SETTING_13_HW_reg_u droop_0_config_setting_13_hw;
    DROOP_CONFIG_SETTING_14_LW_reg_u droop_0_config_setting_14_lw;
    DROOP_CONFIG_SETTING_14_HW_reg_u droop_0_config_setting_14_hw;
    DROOP_CONFIG_SETTING_15_LW_reg_u droop_0_config_setting_15_lw;
    DROOP_CONFIG_SETTING_15_HW_reg_u droop_0_config_setting_15_hw;
    DROOP_CONFIG_SETTING_01_K2_reg_u droop_0_config_setting_01_k2;
    DROOP_CONFIG_SETTING_23_K2_reg_u droop_0_config_setting_23_k2;
    DROOP_CONFIG_SETTING_45_K2_reg_u droop_0_config_setting_45_k2;
    DROOP_CONFIG_SETTING_67_K2_reg_u droop_0_config_setting_67_k2;
    DROOP_CONFIG_SETTING_89_K2_reg_u droop_0_config_setting_89_k2;
    DROOP_CONFIG_SETTING_1011_K2_reg_u droop_0_config_setting_1011_k2;
    DROOP_CONFIG_SETTING_1213_K2_reg_u droop_0_config_setting_1213_k2;
    DROOP_CONFIG_SETTING_1415_K2_reg_u droop_0_config_setting_1415_k2;
    DROOP_PERCENT_DELAY_TH0_reg_u droop_0_percent_delay_th0;
    DROOP_PERCENT_DELAY_TH1_reg_u droop_0_percent_delay_th1;
    DROOP_ENABLES_reg_u droop_1_enables;
    DROOP_SAMPLE_STROBE_reg_u droop_1_sample_strobe;
    DROOP_TARGET_MONITOR_CODE_reg_u droop_1_target_monitor_code;
    DROOP_CONFIG_reg_u droop_1_config;
    DROOP_MEAS_DURATION0_reg_u droop_1_meas_duration0;
    DROOP_MEAS_DURATION1_reg_u droop_1_meas_duration1;
    DROOP_LONG_TERM_MAX_CODE_reg_u droop_1_long_term_max_code;
    DROOP_LONG_TERM_MIN_CODE_reg_u droop_1_long_term_min_code;
    DROOP_EXT_DROOP_DUR0_reg_u droop_1_ext_droop_dur0;
    DROOP_EXT_DROOP_DUR1_reg_u droop_1_ext_droop_dur1;
    DROOP_EXT_DROOP_DUR2_reg_u droop_1_ext_droop_dur2;
    DROOP_EXT_DROOP_DUR3_reg_u droop_1_ext_droop_dur3;
    DROOP_EXT_DROOP_TRAN_01_reg_u droop_1_ext_droop_tran_01;
    DROOP_EXT_DROOP_TRAN_23_reg_u droop_1_ext_droop_tran_23;
    DROOP_FORCE_reg_u droop_1_force;
    DROOP_SAMPLED_AVG_MONITOR_reg_u droop_1_sampled_avg_monitor;
    DROOP_SAMPLED_DROOP_reg_u droop_1_sampled_droop;
    DROOP_SAMPLED_MONITOR_reg_u droop_1_sampled_monitor;
    DROOP_SAMPLED_DELAY_reg_u droop_1_sampled_delay;
    DROOP_CONFIG_SETTING_0_LW_reg_u droop_1_config_setting_0_lw;
    DROOP_CONFIG_SETTING_0_HW_reg_u droop_1_config_setting_0_hw;
    DROOP_CONFIG_SETTING_1_LW_reg_u droop_1_config_setting_1_lw;
    DROOP_CONFIG_SETTING_1_HW_reg_u droop_1_config_setting_1_hw;
    DROOP_CONFIG_SETTING_2_LW_reg_u droop_1_config_setting_2_lw;
    DROOP_CONFIG_SETTING_2_HW_reg_u droop_1_config_setting_2_hw;
    DROOP_CONFIG_SETTING_3_LW_reg_u droop_1_config_setting_3_lw;
    DROOP_CONFIG_SETTING_3_HW_reg_u droop_1_config_setting_3_hw;
    DROOP_CONFIG_SETTING_4_LW_reg_u droop_1_config_setting_4_lw;
    DROOP_CONFIG_SETTING_4_HW_reg_u droop_1_config_setting_4_hw;
    DROOP_CONFIG_SETTING_5_LW_reg_u droop_1_config_setting_5_lw;
    DROOP_CONFIG_SETTING_5_HW_reg_u droop_1_config_setting_5_hw;
    DROOP_CONFIG_SETTING_6_LW_reg_u droop_1_config_setting_6_lw;
    DROOP_CONFIG_SETTING_6_HW_reg_u droop_1_config_setting_6_hw;
    DROOP_CONFIG_SETTING_7_LW_reg_u droop_1_config_setting_7_lw;
    DROOP_CONFIG_SETTING_7_HW_reg_u droop_1_config_setting_7_hw;
    DROOP_CONFIG_SETTING_8_LW_reg_u droop_1_config_setting_8_lw;
    DROOP_CONFIG_SETTING_8_HW_reg_u droop_1_config_setting_8_hw;
    DROOP_CONFIG_SETTING_9_LW_reg_u droop_1_config_setting_9_lw;
    DROOP_CONFIG_SETTING_9_HW_reg_u droop_1_config_setting_9_hw;
    DROOP_CONFIG_SETTING_10_LW_reg_u droop_1_config_setting_10_lw;
    DROOP_CONFIG_SETTING_10_HW_reg_u droop_1_config_setting_10_hw;
    DROOP_CONFIG_SETTING_11_LW_reg_u droop_1_config_setting_11_lw;
    DROOP_CONFIG_SETTING_11_HW_reg_u droop_1_config_setting_11_hw;
    DROOP_CONFIG_SETTING_12_LW_reg_u droop_1_config_setting_12_lw;
    DROOP_CONFIG_SETTING_12_HW_reg_u droop_1_config_setting_12_hw;
    DROOP_CONFIG_SETTING_13_LW_reg_u droop_1_config_setting_13_lw;
    DROOP_CONFIG_SETTING_13_HW_reg_u droop_1_config_setting_13_hw;
    DROOP_CONFIG_SETTING_14_LW_reg_u droop_1_config_setting_14_lw;
    DROOP_CONFIG_SETTING_14_HW_reg_u droop_1_config_setting_14_hw;
    DROOP_CONFIG_SETTING_15_LW_reg_u droop_1_config_setting_15_lw;
    DROOP_CONFIG_SETTING_15_HW_reg_u droop_1_config_setting_15_hw;
    DROOP_CONFIG_SETTING_01_K2_reg_u droop_1_config_setting_01_k2;
    DROOP_CONFIG_SETTING_23_K2_reg_u droop_1_config_setting_23_k2;
    DROOP_CONFIG_SETTING_45_K2_reg_u droop_1_config_setting_45_k2;
    DROOP_CONFIG_SETTING_67_K2_reg_u droop_1_config_setting_67_k2;
    DROOP_CONFIG_SETTING_89_K2_reg_u droop_1_config_setting_89_k2;
    DROOP_CONFIG_SETTING_1011_K2_reg_u droop_1_config_setting_1011_k2;
    DROOP_CONFIG_SETTING_1213_K2_reg_u droop_1_config_setting_1213_k2;
    DROOP_CONFIG_SETTING_1415_K2_reg_u droop_1_config_setting_1415_k2;
    DROOP_PERCENT_DELAY_TH0_reg_u droop_1_percent_delay_th0;
    DROOP_PERCENT_DELAY_TH1_reg_u droop_1_percent_delay_th1;
    DROOP_ENABLES_reg_u droop_2_enables;
    DROOP_SAMPLE_STROBE_reg_u droop_2_sample_strobe;
    DROOP_TARGET_MONITOR_CODE_reg_u droop_2_target_monitor_code;
    DROOP_CONFIG_reg_u droop_2_config;
    DROOP_MEAS_DURATION0_reg_u droop_2_meas_duration0;
    DROOP_MEAS_DURATION1_reg_u droop_2_meas_duration1;
    DROOP_LONG_TERM_MAX_CODE_reg_u droop_2_long_term_max_code;
    DROOP_LONG_TERM_MIN_CODE_reg_u droop_2_long_term_min_code;
    DROOP_EXT_DROOP_DUR0_reg_u droop_2_ext_droop_dur0;
    DROOP_EXT_DROOP_DUR1_reg_u droop_2_ext_droop_dur1;
    DROOP_EXT_DROOP_DUR2_reg_u droop_2_ext_droop_dur2;
    DROOP_EXT_DROOP_DUR3_reg_u droop_2_ext_droop_dur3;
    DROOP_EXT_DROOP_TRAN_01_reg_u droop_2_ext_droop_tran_01;
    DROOP_EXT_DROOP_TRAN_23_reg_u droop_2_ext_droop_tran_23;
    DROOP_FORCE_reg_u droop_2_force;
    DROOP_SAMPLED_AVG_MONITOR_reg_u droop_2_sampled_avg_monitor;
    DROOP_SAMPLED_DROOP_reg_u droop_2_sampled_droop;
    DROOP_SAMPLED_MONITOR_reg_u droop_2_sampled_monitor;
    DROOP_SAMPLED_DELAY_reg_u droop_2_sampled_delay;
    DROOP_CONFIG_SETTING_0_LW_reg_u droop_2_config_setting_0_lw;
    DROOP_CONFIG_SETTING_0_HW_reg_u droop_2_config_setting_0_hw;
    DROOP_CONFIG_SETTING_1_LW_reg_u droop_2_config_setting_1_lw;
    DROOP_CONFIG_SETTING_1_HW_reg_u droop_2_config_setting_1_hw;
    DROOP_CONFIG_SETTING_2_LW_reg_u droop_2_config_setting_2_lw;
    DROOP_CONFIG_SETTING_2_HW_reg_u droop_2_config_setting_2_hw;
    DROOP_CONFIG_SETTING_3_LW_reg_u droop_2_config_setting_3_lw;
    DROOP_CONFIG_SETTING_3_HW_reg_u droop_2_config_setting_3_hw;
    DROOP_CONFIG_SETTING_4_LW_reg_u droop_2_config_setting_4_lw;
    DROOP_CONFIG_SETTING_4_HW_reg_u droop_2_config_setting_4_hw;
    DROOP_CONFIG_SETTING_5_LW_reg_u droop_2_config_setting_5_lw;
    DROOP_CONFIG_SETTING_5_HW_reg_u droop_2_config_setting_5_hw;
    DROOP_CONFIG_SETTING_6_LW_reg_u droop_2_config_setting_6_lw;
    DROOP_CONFIG_SETTING_6_HW_reg_u droop_2_config_setting_6_hw;
    DROOP_CONFIG_SETTING_7_LW_reg_u droop_2_config_setting_7_lw;
    DROOP_CONFIG_SETTING_7_HW_reg_u droop_2_config_setting_7_hw;
    DROOP_CONFIG_SETTING_8_LW_reg_u droop_2_config_setting_8_lw;
    DROOP_CONFIG_SETTING_8_HW_reg_u droop_2_config_setting_8_hw;
    DROOP_CONFIG_SETTING_9_LW_reg_u droop_2_config_setting_9_lw;
    DROOP_CONFIG_SETTING_9_HW_reg_u droop_2_config_setting_9_hw;
    DROOP_CONFIG_SETTING_10_LW_reg_u droop_2_config_setting_10_lw;
    DROOP_CONFIG_SETTING_10_HW_reg_u droop_2_config_setting_10_hw;
    DROOP_CONFIG_SETTING_11_LW_reg_u droop_2_config_setting_11_lw;
    DROOP_CONFIG_SETTING_11_HW_reg_u droop_2_config_setting_11_hw;
    DROOP_CONFIG_SETTING_12_LW_reg_u droop_2_config_setting_12_lw;
    DROOP_CONFIG_SETTING_12_HW_reg_u droop_2_config_setting_12_hw;
    DROOP_CONFIG_SETTING_13_LW_reg_u droop_2_config_setting_13_lw;
    DROOP_CONFIG_SETTING_13_HW_reg_u droop_2_config_setting_13_hw;
    DROOP_CONFIG_SETTING_14_LW_reg_u droop_2_config_setting_14_lw;
    DROOP_CONFIG_SETTING_14_HW_reg_u droop_2_config_setting_14_hw;
    DROOP_CONFIG_SETTING_15_LW_reg_u droop_2_config_setting_15_lw;
    DROOP_CONFIG_SETTING_15_HW_reg_u droop_2_config_setting_15_hw;
    DROOP_CONFIG_SETTING_01_K2_reg_u droop_2_config_setting_01_k2;
    DROOP_CONFIG_SETTING_23_K2_reg_u droop_2_config_setting_23_k2;
    DROOP_CONFIG_SETTING_45_K2_reg_u droop_2_config_setting_45_k2;
    DROOP_CONFIG_SETTING_67_K2_reg_u droop_2_config_setting_67_k2;
    DROOP_CONFIG_SETTING_89_K2_reg_u droop_2_config_setting_89_k2;
    DROOP_CONFIG_SETTING_1011_K2_reg_u droop_2_config_setting_1011_k2;
    DROOP_CONFIG_SETTING_1213_K2_reg_u droop_2_config_setting_1213_k2;
    DROOP_CONFIG_SETTING_1415_K2_reg_u droop_2_config_setting_1415_k2;
    DROOP_PERCENT_DELAY_TH0_reg_u droop_2_percent_delay_th0;
    DROOP_PERCENT_DELAY_TH1_reg_u droop_2_percent_delay_th1;
    DROOP_ENABLES_reg_u droop_3_enables;
    DROOP_SAMPLE_STROBE_reg_u droop_3_sample_strobe;
    DROOP_TARGET_MONITOR_CODE_reg_u droop_3_target_monitor_code;
    DROOP_CONFIG_reg_u droop_3_config;
    DROOP_MEAS_DURATION0_reg_u droop_3_meas_duration0;
    DROOP_MEAS_DURATION1_reg_u droop_3_meas_duration1;
    DROOP_LONG_TERM_MAX_CODE_reg_u droop_3_long_term_max_code;
    DROOP_LONG_TERM_MIN_CODE_reg_u droop_3_long_term_min_code;
    DROOP_EXT_DROOP_DUR0_reg_u droop_3_ext_droop_dur0;
    DROOP_EXT_DROOP_DUR1_reg_u droop_3_ext_droop_dur1;
    DROOP_EXT_DROOP_DUR2_reg_u droop_3_ext_droop_dur2;
    DROOP_EXT_DROOP_DUR3_reg_u droop_3_ext_droop_dur3;
    DROOP_EXT_DROOP_TRAN_01_reg_u droop_3_ext_droop_tran_01;
    DROOP_EXT_DROOP_TRAN_23_reg_u droop_3_ext_droop_tran_23;
    DROOP_FORCE_reg_u droop_3_force;
    DROOP_SAMPLED_AVG_MONITOR_reg_u droop_3_sampled_avg_monitor;
    DROOP_SAMPLED_DROOP_reg_u droop_3_sampled_droop;
    DROOP_SAMPLED_MONITOR_reg_u droop_3_sampled_monitor;
    DROOP_SAMPLED_DELAY_reg_u droop_3_sampled_delay;
    DROOP_CONFIG_SETTING_0_LW_reg_u droop_3_config_setting_0_lw;
    DROOP_CONFIG_SETTING_0_HW_reg_u droop_3_config_setting_0_hw;
    DROOP_CONFIG_SETTING_1_LW_reg_u droop_3_config_setting_1_lw;
    DROOP_CONFIG_SETTING_1_HW_reg_u droop_3_config_setting_1_hw;
    DROOP_CONFIG_SETTING_2_LW_reg_u droop_3_config_setting_2_lw;
    DROOP_CONFIG_SETTING_2_HW_reg_u droop_3_config_setting_2_hw;
    DROOP_CONFIG_SETTING_3_LW_reg_u droop_3_config_setting_3_lw;
    DROOP_CONFIG_SETTING_3_HW_reg_u droop_3_config_setting_3_hw;
    DROOP_CONFIG_SETTING_4_LW_reg_u droop_3_config_setting_4_lw;
    DROOP_CONFIG_SETTING_4_HW_reg_u droop_3_config_setting_4_hw;
    DROOP_CONFIG_SETTING_5_LW_reg_u droop_3_config_setting_5_lw;
    DROOP_CONFIG_SETTING_5_HW_reg_u droop_3_config_setting_5_hw;
    DROOP_CONFIG_SETTING_6_LW_reg_u droop_3_config_setting_6_lw;
    DROOP_CONFIG_SETTING_6_HW_reg_u droop_3_config_setting_6_hw;
    DROOP_CONFIG_SETTING_7_LW_reg_u droop_3_config_setting_7_lw;
    DROOP_CONFIG_SETTING_7_HW_reg_u droop_3_config_setting_7_hw;
    DROOP_CONFIG_SETTING_8_LW_reg_u droop_3_config_setting_8_lw;
    DROOP_CONFIG_SETTING_8_HW_reg_u droop_3_config_setting_8_hw;
    DROOP_CONFIG_SETTING_9_LW_reg_u droop_3_config_setting_9_lw;
    DROOP_CONFIG_SETTING_9_HW_reg_u droop_3_config_setting_9_hw;
    DROOP_CONFIG_SETTING_10_LW_reg_u droop_3_config_setting_10_lw;
    DROOP_CONFIG_SETTING_10_HW_reg_u droop_3_config_setting_10_hw;
    DROOP_CONFIG_SETTING_11_LW_reg_u droop_3_config_setting_11_lw;
    DROOP_CONFIG_SETTING_11_HW_reg_u droop_3_config_setting_11_hw;
    DROOP_CONFIG_SETTING_12_LW_reg_u droop_3_config_setting_12_lw;
    DROOP_CONFIG_SETTING_12_HW_reg_u droop_3_config_setting_12_hw;
    DROOP_CONFIG_SETTING_13_LW_reg_u droop_3_config_setting_13_lw;
    DROOP_CONFIG_SETTING_13_HW_reg_u droop_3_config_setting_13_hw;
    DROOP_CONFIG_SETTING_14_LW_reg_u droop_3_config_setting_14_lw;
    DROOP_CONFIG_SETTING_14_HW_reg_u droop_3_config_setting_14_hw;
    DROOP_CONFIG_SETTING_15_LW_reg_u droop_3_config_setting_15_lw;
    DROOP_CONFIG_SETTING_15_HW_reg_u droop_3_config_setting_15_hw;
    DROOP_CONFIG_SETTING_01_K2_reg_u droop_3_config_setting_01_k2;
    DROOP_CONFIG_SETTING_23_K2_reg_u droop_3_config_setting_23_k2;
    DROOP_CONFIG_SETTING_45_K2_reg_u droop_3_config_setting_45_k2;
    DROOP_CONFIG_SETTING_67_K2_reg_u droop_3_config_setting_67_k2;
    DROOP_CONFIG_SETTING_89_K2_reg_u droop_3_config_setting_89_k2;
    DROOP_CONFIG_SETTING_1011_K2_reg_u droop_3_config_setting_1011_k2;
    DROOP_CONFIG_SETTING_1213_K2_reg_u droop_3_config_setting_1213_k2;
    DROOP_CONFIG_SETTING_1415_K2_reg_u droop_3_config_setting_1415_k2;
    DROOP_PERCENT_DELAY_TH0_reg_u droop_3_percent_delay_th0;
    DROOP_PERCENT_DELAY_TH1_reg_u droop_3_percent_delay_th1;
    TEMP_SENSOR_TEMP_SENSOR_CTRL_reg_u temp_sensor_temp_sensor_ctrl;
    TEMP_SENSOR_BYPASS_ID_LO_reg_u temp_sensor_bypass_id_lo;
    TEMP_SENSOR_BYPASS_ID_HI_reg_u temp_sensor_bypass_id_hi;
    TEMP_SENSOR_TEMP_SENSOR_CFG_0_reg_u temp_sensor_temp_sensor_cfg_0;
    TEMP_SENSOR_TEMP_SENSOR_CFG_1_reg_u temp_sensor_temp_sensor_cfg_1;
    TEMP_SENSOR_TEMP_COEFF_B_reg_u temp_sensor_temp_coeff_b;
    TEMP_SENSOR_TEMP_COEFF_C_reg_u temp_sensor_temp_coeff_c;
    TEMP_SENSOR_ADC_TARGET_reg_u temp_sensor_adc_target;
    TEMP_SENSOR_CONV_AVG_SEL_NUM_reg_u temp_sensor_conv_avg_sel_num;
    TEMP_SENSOR_DAC_GAIN_reg_u temp_sensor_dac_gain;
    TEMP_SENSOR_REMOTE_CALIBRATION_reg_u temp_sensor_remote_calibration[16];
    TEMP_SENSOR_ATE_CTRL_reg_u temp_sensor_ate_ctrl;
    TEMP_SENSOR_TEST_LMT_MAX_reg_u temp_sensor_test_lmt_max;
    TEMP_SENSOR_TEST_LMT_MIN_reg_u temp_sensor_test_lmt_min;
    TEMP_SENSOR_START_TEMP_SENSE_reg_u temp_sensor_start_temp_sense;
    TEMP_SENSOR_REMOTE_SENSOR_DATA_reg_u temp_sensor_remote_sensor_data_0;
    TEMP_SENSOR_REMOTE_SENSOR_DATA_reg_u temp_sensor_remote_sensor_data_1;
    TEMP_SENSOR_REMOTE_SENSOR_DATA_reg_u temp_sensor_remote_sensor_data_2;
    TEMP_SENSOR_REMOTE_SENSOR_DATA_reg_u temp_sensor_remote_sensor_data_3;
    TEMP_SENSOR_REMOTE_SENSOR_DATA_reg_u temp_sensor_remote_sensor_data_4;
    TEMP_SENSOR_REMOTE_SENSOR_DATA_reg_u temp_sensor_remote_sensor_data_5;
    TEMP_SENSOR_REMOTE_SENSOR_DATA_reg_u temp_sensor_remote_sensor_data_6;
    TEMP_SENSOR_REMOTE_SENSOR_DATA_reg_u temp_sensor_remote_sensor_data_7;
    TEMP_SENSOR_REMOTE_SENSOR_DATA_reg_u temp_sensor_remote_sensor_data_8;
    TEMP_SENSOR_REMOTE_SENSOR_DATA_reg_u temp_sensor_remote_sensor_data_9;
    TEMP_SENSOR_REMOTE_SENSOR_DATA_reg_u temp_sensor_remote_sensor_data_10;
    TEMP_SENSOR_REMOTE_SENSOR_DATA_reg_u temp_sensor_remote_sensor_data_11;
    TEMP_SENSOR_REMOTE_SENSOR_DATA_reg_u temp_sensor_remote_sensor_data_12;
    TEMP_SENSOR_REMOTE_SENSOR_DATA_reg_u temp_sensor_remote_sensor_data_13;
    TEMP_SENSOR_REMOTE_SENSOR_DATA_reg_u temp_sensor_remote_sensor_data_14;
    TEMP_SENSOR_REMOTE_SENSOR_DATA_reg_u temp_sensor_remote_sensor_data_15;
    TT_PLL_PVT_PROGRAMMABLE_THRESHOLD_reg_u tt_pll_pvt_programmable_threshold;
    TT_PLL_PVT_DEBUG_TEMP_VAL_reg_u tt_pll_pvt_debug_temp_val;
    TT_PLL_PVT_DELTA_THRESHOLD_reg_u tt_pll_pvt_delta_threshold_plus;
    TT_PLL_PVT_DELTA_THRESHOLD_reg_u tt_pll_pvt_delta_threshold_mnus;
    TT_PLL_PVT_FREQ_SEL_STEP_SIZE_reg_u tt_pll_pvt_freq_sel_step_size;
    TT_PLL_PVT_THERMAL_CTRL_LOOP_CFG_reg_u tt_pll_pvt_thermal_ctrl_loop_cfg;
    TT_PLL_PVT_RESET_P_STATE_reg_u tt_pll_pvt_reset_p_state;
    TT_PLL_PVT_HYSTERESIS_COUNTER_reg_u tt_pll_pvt_hysteresis_counter;
    TT_PLL_PVT_INCREASE_FREQ_EVENT_COUNT_reg_u tt_pll_pvt_increase_freq_event_count;
    TT_PLL_PVT_REDUCE_FREQ_EVENT_COUNT_reg_u tt_pll_pvt_reduce_freq_event_count;
    TT_PLL_PVT_THERMAL_CTRL_STATUS_reg_u tt_pll_pvt_thermal_ctrl_status;
    TT_PLL_PVT_THERMAL_DFS_UNLOCK_NUM_CYCLES_reg_u tt_pll_pvt_thermal_dfs_unlock_num_cycles;
    TT_PLL_PVT_LOOKUP_FCW_INT_FREQ_reg_u tt_pll_pvt_lookup_fcw_int_freq0;
    TT_PLL_PVT_LOOKUP_POSTDIV_FREQ_reg_u tt_pll_pvt_lookup_postdiv_freq0;
    TT_PLL_PVT_LOOKUP_FCW_INT_FREQ_reg_u tt_pll_pvt_lookup_fcw_int_freq1;
    TT_PLL_PVT_LOOKUP_POSTDIV_FREQ_reg_u tt_pll_pvt_lookup_postdiv_freq1;
    TT_PLL_PVT_LOOKUP_FCW_INT_FREQ_reg_u tt_pll_pvt_lookup_fcw_int_freq2;
    TT_PLL_PVT_LOOKUP_POSTDIV_FREQ_reg_u tt_pll_pvt_lookup_postdiv_freq2;
    TT_PLL_PVT_LOOKUP_FCW_INT_FREQ_reg_u tt_pll_pvt_lookup_fcw_int_freq3;
    TT_PLL_PVT_LOOKUP_POSTDIV_FREQ_reg_u tt_pll_pvt_lookup_postdiv_freq3;
    TT_PLL_PVT_LOOKUP_FCW_INT_FREQ_reg_u tt_pll_pvt_lookup_fcw_int_freq4;
    TT_PLL_PVT_LOOKUP_POSTDIV_FREQ_reg_u tt_pll_pvt_lookup_postdiv_freq4;
    TT_PLL_PVT_LOOKUP_FCW_INT_FREQ_reg_u tt_pll_pvt_lookup_fcw_int_freq5;
    TT_PLL_PVT_LOOKUP_POSTDIV_FREQ_reg_u tt_pll_pvt_lookup_postdiv_freq5;
    TT_PLL_PVT_LOOKUP_FCW_INT_FREQ_reg_u tt_pll_pvt_lookup_fcw_int_freq6;
    TT_PLL_PVT_LOOKUP_POSTDIV_FREQ_reg_u tt_pll_pvt_lookup_postdiv_freq6;
    TT_PLL_PVT_LOOKUP_FCW_INT_FREQ_reg_u tt_pll_pvt_lookup_fcw_int_freq7;
    TT_PLL_PVT_LOOKUP_POSTDIV_FREQ_reg_u tt_pll_pvt_lookup_postdiv_freq7;
    TT_PLL_PVT_LOOKUP_FCW_INT_FREQ_reg_u tt_pll_pvt_lookup_fcw_int_freq8;
    TT_PLL_PVT_LOOKUP_POSTDIV_FREQ_reg_u tt_pll_pvt_lookup_postdiv_freq8;
    TT_PLL_PVT_LOOKUP_FCW_INT_FREQ_reg_u tt_pll_pvt_lookup_fcw_int_freq9;
    TT_PLL_PVT_LOOKUP_POSTDIV_FREQ_reg_u tt_pll_pvt_lookup_postdiv_freq9;
    TT_PLL_PVT_LOOKUP_FCW_INT_FREQ_reg_u tt_pll_pvt_lookup_fcw_int_freq10;
    TT_PLL_PVT_LOOKUP_POSTDIV_FREQ_reg_u tt_pll_pvt_lookup_postdiv_freq10;
    TT_PLL_PVT_LOOKUP_FCW_INT_FREQ_reg_u tt_pll_pvt_lookup_fcw_int_freq11;
    TT_PLL_PVT_LOOKUP_POSTDIV_FREQ_reg_u tt_pll_pvt_lookup_postdiv_freq11;
    TT_PLL_PVT_LOOKUP_FCW_INT_FREQ_reg_u tt_pll_pvt_lookup_fcw_int_freq12;
    TT_PLL_PVT_LOOKUP_POSTDIV_FREQ_reg_u tt_pll_pvt_lookup_postdiv_freq12;
    TT_PLL_PVT_LOOKUP_FCW_INT_FREQ_reg_u tt_pll_pvt_lookup_fcw_int_freq13;
    TT_PLL_PVT_LOOKUP_POSTDIV_FREQ_reg_u tt_pll_pvt_lookup_postdiv_freq13;
    TT_PLL_PVT_LOOKUP_FCW_INT_FREQ_reg_u tt_pll_pvt_lookup_fcw_int_freq14;
    TT_PLL_PVT_LOOKUP_POSTDIV_FREQ_reg_u tt_pll_pvt_lookup_postdiv_freq14;
    TT_PLL_PVT_LOOKUP_FCW_INT_FREQ_reg_u tt_pll_pvt_lookup_fcw_int_freq15;
    TT_PLL_PVT_LOOKUP_POSTDIV_FREQ_reg_u tt_pll_pvt_lookup_postdiv_freq15;
    TT_PLL_PVT_PROMISE_SENSOR_CTRL_reg_u tt_pll_pvt_promise_sensor_ctrl;
    TT_PLL_PVT_VRHOT_PSYSCRIT_CFG_reg_u tt_pll_pvt_vrhot_psyscrit_cfg;
    TT_PLL_PVT_VRHOT_PSYSCRIT_HOP_UP_COUNT_reg_u tt_pll_pvt_vrhot_psyscrit_hop_up_count;
    TT_PLL_PVT_VRHOT_PSYSCRIT_HOP_DOWN_COUNT_reg_u tt_pll_pvt_vrhot_psyscrit_hop_down_count;
    TT_PLL_PVT_THERMAL_THRESHOLDS_reg_u tt_pll_pvt_thermal_thresholds;
    TT_PLL_PVT_THERMAL_THRESHOLDS_REACHED_reg_u tt_pll_pvt_thermal_thresholds_reached;
    TT_PLL_PVT_POLL_TEMP_reg_u tt_pll_pvt_poll_temp;
    TT_PLL_PVT_LAST_READ_TEMP_reg_u tt_pll_pvt_last_read_temp;
    TT_PLL_PVT_CLOCK_COUNTER_CTRL_reg_u tt_pll_pvt_clock_counter_ctrl;
    TT_PLL_PVT_REF_CLK_COUNT_PERIOD_LO_reg_u tt_pll_pvt_ref_clk_count_period_lo;
    TT_PLL_PVT_REF_CLK_COUNT_PERIOD_HI_reg_u tt_pll_pvt_ref_clk_count_period_hi;
    TT_PLL_PVT_CLOCK_COUNTER_STATUS_reg_u tt_pll_pvt_clock_counter_status;
    TT_PLL_PVT_CLOCK_COUNTER_LO_reg_u tt_pll_pvt_awm_0_clock_0_count_lo;
    TT_PLL_PVT_CLOCK_COUNTER_HI_reg_u tt_pll_pvt_awm_0_clock_0_count_hi;
    TT_PLL_PVT_CLOCK_COUNTER_LO_reg_u tt_pll_pvt_awm_0_clock_2_count_lo;
    TT_PLL_PVT_CLOCK_COUNTER_HI_reg_u tt_pll_pvt_awm_0_clock_2_count_hi;
    TT_PLL_PVT_CLOCK_COUNTER_LO_reg_u tt_pll_pvt_pm_0_count_lo;
    TT_PLL_PVT_CLOCK_COUNTER_HI_reg_u tt_pll_pvt_pm_0_count_hi;
    TT_PLL_PVT_CLOCK_COUNTER_LO_reg_u tt_pll_pvt_pm_1_count_lo;
    TT_PLL_PVT_CLOCK_COUNTER_HI_reg_u tt_pll_pvt_pm_1_count_hi;
    PLL_PVT_CLK_OBSERVE_CLK_CTR_CONFIG_reg_u pll_pvt_clk_observe_clk_ctr_config;
    PLL_PVT_CLK_OBSERVE_CLK_CTR_OUT_reg_u pll_pvt_clk_observe_clk_ctr_out;
    PLL_PVT_CLK_OBSERVE_CLK_CTR_FUNCTIONAL_reg_u pll_pvt_clk_observe_clk_ctr_functional;
    BUS_ERROR_UNIT_CAUSE_reg_u bus_error_unit_0_cause;
    BUS_ERROR_UNIT_PHYS_ADDR_reg_u bus_error_unit_0_phys_addr;
    BUS_ERROR_UNIT_ENABLE_reg_u bus_error_unit_0_enable;
    BUS_ERROR_UNIT_PLIC_ENABLE_reg_u bus_error_unit_0_plic_enable;
    BUS_ERROR_UNIT_ACCRUED_reg_u bus_error_unit_0_accrued;
    BUS_ERROR_UNIT_LOCAL_ENABLE_reg_u bus_error_unit_0_local_enable;
    BUS_ERROR_UNIT_CAUSE_reg_u bus_error_unit_1_cause;
    BUS_ERROR_UNIT_PHYS_ADDR_reg_u bus_error_unit_1_phys_addr;
    BUS_ERROR_UNIT_ENABLE_reg_u bus_error_unit_1_enable;
    BUS_ERROR_UNIT_PLIC_ENABLE_reg_u bus_error_unit_1_plic_enable;
    BUS_ERROR_UNIT_ACCRUED_reg_u bus_error_unit_1_accrued;
    BUS_ERROR_UNIT_LOCAL_ENABLE_reg_u bus_error_unit_1_local_enable;
    BUS_ERROR_UNIT_CAUSE_reg_u bus_error_unit_2_cause;
    BUS_ERROR_UNIT_PHYS_ADDR_reg_u bus_error_unit_2_phys_addr;
    BUS_ERROR_UNIT_ENABLE_reg_u bus_error_unit_2_enable;
    BUS_ERROR_UNIT_PLIC_ENABLE_reg_u bus_error_unit_2_plic_enable;
    BUS_ERROR_UNIT_ACCRUED_reg_u bus_error_unit_2_accrued;
    BUS_ERROR_UNIT_LOCAL_ENABLE_reg_u bus_error_unit_2_local_enable;
    BUS_ERROR_UNIT_CAUSE_reg_u bus_error_unit_3_cause;
    BUS_ERROR_UNIT_PHYS_ADDR_reg_u bus_error_unit_3_phys_addr;
    BUS_ERROR_UNIT_ENABLE_reg_u bus_error_unit_3_enable;
    BUS_ERROR_UNIT_PLIC_ENABLE_reg_u bus_error_unit_3_plic_enable;
    BUS_ERROR_UNIT_ACCRUED_reg_u bus_error_unit_3_accrued;
    BUS_ERROR_UNIT_LOCAL_ENABLE_reg_u bus_error_unit_3_local_enable;
    BUS_ERROR_UNIT_CAUSE_reg_u bus_error_unit_4_cause;
    BUS_ERROR_UNIT_PHYS_ADDR_reg_u bus_error_unit_4_phys_addr;
    BUS_ERROR_UNIT_ENABLE_reg_u bus_error_unit_4_enable;
    BUS_ERROR_UNIT_PLIC_ENABLE_reg_u bus_error_unit_4_plic_enable;
    BUS_ERROR_UNIT_ACCRUED_reg_u bus_error_unit_4_accrued;
    BUS_ERROR_UNIT_LOCAL_ENABLE_reg_u bus_error_unit_4_local_enable;
    BUS_ERROR_UNIT_CAUSE_reg_u bus_error_unit_5_cause;
    BUS_ERROR_UNIT_PHYS_ADDR_reg_u bus_error_unit_5_phys_addr;
    BUS_ERROR_UNIT_ENABLE_reg_u bus_error_unit_5_enable;
    BUS_ERROR_UNIT_PLIC_ENABLE_reg_u bus_error_unit_5_plic_enable;
    BUS_ERROR_UNIT_ACCRUED_reg_u bus_error_unit_5_accrued;
    BUS_ERROR_UNIT_LOCAL_ENABLE_reg_u bus_error_unit_5_local_enable;
    BUS_ERROR_UNIT_CAUSE_reg_u bus_error_unit_6_cause;
    BUS_ERROR_UNIT_PHYS_ADDR_reg_u bus_error_unit_6_phys_addr;
    BUS_ERROR_UNIT_ENABLE_reg_u bus_error_unit_6_enable;
    BUS_ERROR_UNIT_PLIC_ENABLE_reg_u bus_error_unit_6_plic_enable;
    BUS_ERROR_UNIT_ACCRUED_reg_u bus_error_unit_6_accrued;
    BUS_ERROR_UNIT_LOCAL_ENABLE_reg_u bus_error_unit_6_local_enable;
    BUS_ERROR_UNIT_CAUSE_reg_u bus_error_unit_7_cause;
    BUS_ERROR_UNIT_PHYS_ADDR_reg_u bus_error_unit_7_phys_addr;
    BUS_ERROR_UNIT_ENABLE_reg_u bus_error_unit_7_enable;
    BUS_ERROR_UNIT_PLIC_ENABLE_reg_u bus_error_unit_7_plic_enable;
    BUS_ERROR_UNIT_ACCRUED_reg_u bus_error_unit_7_accrued;
    BUS_ERROR_UNIT_LOCAL_ENABLE_reg_u bus_error_unit_7_local_enable;
    WDT_CTRL_reg_u tt_cluster_core0_wdt_ctrl;
    WDT_COUNT_reg_u tt_cluster_core0_wdt_count;
    WDT_SCALED_COUNT_reg_u tt_cluster_core0_wdt_scaled_count;
    WDT_FEED_reg_u tt_cluster_core0_wdt_feed;
    WDT_KEY_reg_u tt_cluster_core0_wdt_key;
    WDT_CMP_reg_u tt_cluster_core0_wdt_cmp;
    WDT_CTRL_reg_u tt_cluster_core1_wdt_ctrl;
    WDT_COUNT_reg_u tt_cluster_core1_wdt_count;
    WDT_SCALED_COUNT_reg_u tt_cluster_core1_wdt_scaled_count;
    WDT_FEED_reg_u tt_cluster_core1_wdt_feed;
    WDT_KEY_reg_u tt_cluster_core1_wdt_key;
    WDT_CMP_reg_u tt_cluster_core1_wdt_cmp;
    WDT_CTRL_reg_u tt_cluster_core2_wdt_ctrl;
    WDT_COUNT_reg_u tt_cluster_core2_wdt_count;
    WDT_SCALED_COUNT_reg_u tt_cluster_core2_wdt_scaled_count;
    WDT_FEED_reg_u tt_cluster_core2_wdt_feed;
    WDT_KEY_reg_u tt_cluster_core2_wdt_key;
    WDT_CMP_reg_u tt_cluster_core2_wdt_cmp;
    WDT_CTRL_reg_u tt_cluster_core3_wdt_ctrl;
    WDT_COUNT_reg_u tt_cluster_core3_wdt_count;
    WDT_SCALED_COUNT_reg_u tt_cluster_core3_wdt_scaled_count;
    WDT_FEED_reg_u tt_cluster_core3_wdt_feed;
    WDT_KEY_reg_u tt_cluster_core3_wdt_key;
    WDT_CMP_reg_u tt_cluster_core3_wdt_cmp;
    WDT_CTRL_reg_u tt_cluster_core4_wdt_ctrl;
    WDT_COUNT_reg_u tt_cluster_core4_wdt_count;
    WDT_SCALED_COUNT_reg_u tt_cluster_core4_wdt_scaled_count;
    WDT_FEED_reg_u tt_cluster_core4_wdt_feed;
    WDT_KEY_reg_u tt_cluster_core4_wdt_key;
    WDT_CMP_reg_u tt_cluster_core4_wdt_cmp;
    WDT_CTRL_reg_u tt_cluster_core5_wdt_ctrl;
    WDT_COUNT_reg_u tt_cluster_core5_wdt_count;
    WDT_SCALED_COUNT_reg_u tt_cluster_core5_wdt_scaled_count;
    WDT_FEED_reg_u tt_cluster_core5_wdt_feed;
    WDT_KEY_reg_u tt_cluster_core5_wdt_key;
    WDT_CMP_reg_u tt_cluster_core5_wdt_cmp;
    WDT_CTRL_reg_u tt_cluster_core6_wdt_ctrl;
    WDT_COUNT_reg_u tt_cluster_core6_wdt_count;
    WDT_SCALED_COUNT_reg_u tt_cluster_core6_wdt_scaled_count;
    WDT_FEED_reg_u tt_cluster_core6_wdt_feed;
    WDT_KEY_reg_u tt_cluster_core6_wdt_key;
    WDT_CMP_reg_u tt_cluster_core6_wdt_cmp;
    WDT_CTRL_reg_u tt_cluster_core7_wdt_ctrl;
    WDT_COUNT_reg_u tt_cluster_core7_wdt_count;
    WDT_SCALED_COUNT_reg_u tt_cluster_core7_wdt_scaled_count;
    WDT_FEED_reg_u tt_cluster_core7_wdt_feed;
    WDT_KEY_reg_u tt_cluster_core7_wdt_key;
    WDT_CMP_reg_u tt_cluster_core7_wdt_cmp;
    TT_CACHE_CONTROLLER_CONFIGURATION_reg_u tt_cache_controller_configuration;
    TT_CACHE_CONTROLLER_FLUSH64_reg_u tt_cache_controller_flush64;
    TT_CACHE_CONTROLLER_FLUSH32_reg_u tt_cache_controller_flush32;
    TT_CACHE_CONTROLLER_INVALIDATE64_reg_u tt_cache_controller_invalidate64;
    TT_CACHE_CONTROLLER_INVALIDATE32_reg_u tt_cache_controller_invalidate32;
    TT_CACHE_CONTROLLER_FULLINVALIDATE_reg_u tt_cache_controller_fullinvalidate;
    TT_CACHE_CONTROLLER_INVALIDATEFLUSHDIRTY_reg_u tt_cache_controller_invalidateflushdirty;
    TT_DEBUG_MODULE_SBUS_HALTED_reg_u tt_debug_module_sbus_halted;
    TT_DEBUG_MODULE_SBUS_GOING_reg_u tt_debug_module_sbus_going;
    TT_DEBUG_MODULE_SBUS_RESUMING_reg_u tt_debug_module_sbus_resuming;
    TT_DEBUG_MODULE_SBUS_EXCEPTION_reg_u tt_debug_module_sbus_exception;
    TT_DEBUG_MODULE_SBUS_WHERETO_reg_u tt_debug_module_sbus_whereto;
    TT_DEBUG_MODULE_SBUS_ABSTRACT_reg_u tt_debug_module_sbus_abstract;
    TT_DEBUG_MODULE_SBUS_ABSTRACT_2_reg_u tt_debug_module_sbus_abstract_2;
    TT_DEBUG_MODULE_SBUS_IMPEBREAK_reg_u tt_debug_module_sbus_impebreak;
    TT_DEBUG_MODULE_SBUS_DATA_reg_u tt_debug_module_sbus_data;
    TT_DEBUG_MODULE_SBUS_FLAGS_reg_u tt_debug_module_sbus_flags;
    CLINT_MSIP_reg_u tt_cluster_clint_msip[8];
    CLINT_MTIMECMP_reg_u tt_cluster_clint_mtimecmp[8];
    CLINT_MTIME_reg_u tt_cluster_clint_mtime;
    PLIC_PRIORITY_reg_u tt_cluster_plic_priority[80];
    PLIC_PENDING_reg_u tt_cluster_plic_pending[3];
    PLIC_ENABLE_reg_u tt_cluster_plic_core0_ie[3];
    PLIC_ENABLE_reg_u tt_cluster_plic_core1_ie[3];
    PLIC_ENABLE_reg_u tt_cluster_plic_core2_ie[3];
    PLIC_ENABLE_reg_u tt_cluster_plic_core3_ie[3];
    PLIC_ENABLE_reg_u tt_cluster_plic_core4_ie[3];
    PLIC_ENABLE_reg_u tt_cluster_plic_core5_ie[3];
    PLIC_ENABLE_reg_u tt_cluster_plic_core6_ie[3];
    PLIC_ENABLE_reg_u tt_cluster_plic_core7_ie[3];
    PLIC_THRESHOLD_reg_u tt_cluster_plic_core0_threshold;
    PLIC_CLAIM_COMPLETE_reg_u tt_cluster_plic_core0_claim_complete;
    PLIC_THRESHOLD_reg_u tt_cluster_plic_core1_threshold;
    PLIC_CLAIM_COMPLETE_reg_u tt_cluster_plic_core1_claim_complete;
    PLIC_THRESHOLD_reg_u tt_cluster_plic_core2_threshold;
    PLIC_CLAIM_COMPLETE_reg_u tt_cluster_plic_core2_claim_complete;
    PLIC_THRESHOLD_reg_u tt_cluster_plic_core3_threshold;
    PLIC_CLAIM_COMPLETE_reg_u tt_cluster_plic_core3_claim_complete;
    PLIC_THRESHOLD_reg_u tt_cluster_plic_core4_threshold;
    PLIC_CLAIM_COMPLETE_reg_u tt_cluster_plic_core4_claim_complete;
    PLIC_THRESHOLD_reg_u tt_cluster_plic_core5_threshold;
    PLIC_CLAIM_COMPLETE_reg_u tt_cluster_plic_core5_claim_complete;
    PLIC_THRESHOLD_reg_u tt_cluster_plic_core6_threshold;
    PLIC_CLAIM_COMPLETE_reg_u tt_cluster_plic_core6_claim_complete;
    PLIC_THRESHOLD_reg_u tt_cluster_plic_core7_threshold;
    PLIC_CLAIM_COMPLETE_reg_u tt_cluster_plic_core7_claim_complete;
} overlay_regmap_t;

//==============================================================================
// Bit Fields for Address Map: overlay
//==============================================================================

#define EDC_BIU_REGFILE_ID_EDC_BIU_ID_MASK 0xFF
#define EDC_BIU_REGFILE_ID_EDC_BIU_ID_SHIFT 0

#define EDC_BIU_REGFILE_ID_EDC_VERSION_MASK 0xFFFF0000
#define EDC_BIU_REGFILE_ID_EDC_VERSION_SHIFT 16

#define EDC_BIU_REGFILE_STAT_RSP_PKT_RCVD_MASK 0x1
#define EDC_BIU_REGFILE_STAT_RSP_PKT_RCVD_SHIFT 0

#define EDC_BIU_REGFILE_STAT_REQ_PKT_SENT_MASK 0x100
#define EDC_BIU_REGFILE_STAT_REQ_PKT_SENT_SHIFT 8

#define EDC_BIU_REGFILE_STAT_COR_ERR_MASK 0x10000
#define EDC_BIU_REGFILE_STAT_COR_ERR_SHIFT 16

#define EDC_BIU_REGFILE_STAT_CRIT_ERR_MASK 0x20000
#define EDC_BIU_REGFILE_STAT_CRIT_ERR_SHIFT 17

#define EDC_BIU_REGFILE_STAT_FATAL_ERR_MASK 0x40000
#define EDC_BIU_REGFILE_STAT_FATAL_ERR_SHIFT 18

#define EDC_BIU_REGFILE_CTRL_RSVD_MASK 0x1
#define EDC_BIU_REGFILE_CTRL_RSVD_SHIFT 0

#define EDC_BIU_REGFILE_CTRL_INIT_MASK 0x80000000
#define EDC_BIU_REGFILE_CTRL_INIT_SHIFT 31

#define EDC_BIU_REGFILE_IRQ_EN_RSP_PKT_RCVD_IEN_MASK 0x1
#define EDC_BIU_REGFILE_IRQ_EN_RSP_PKT_RCVD_IEN_SHIFT 0

#define EDC_BIU_REGFILE_IRQ_EN_REQ_PKT_SENT_IEN_MASK 0x10
#define EDC_BIU_REGFILE_IRQ_EN_REQ_PKT_SENT_IEN_SHIFT 4

#define EDC_BIU_REGFILE_IRQ_EN_COR_ERR_IEN_MASK 0x200
#define EDC_BIU_REGFILE_IRQ_EN_COR_ERR_IEN_SHIFT 9

#define EDC_BIU_REGFILE_IRQ_EN_CRIT_ERR_IEN_MASK 0x400
#define EDC_BIU_REGFILE_IRQ_EN_CRIT_ERR_IEN_SHIFT 10

#define EDC_BIU_REGFILE_IRQ_EN_FATAL_ERR_IEN_MASK 0x800
#define EDC_BIU_REGFILE_IRQ_EN_FATAL_ERR_IEN_SHIFT 11

#define EDC_BIU_REGFILE_HEADER0_CMD_OPT_MASK 0xFF
#define EDC_BIU_REGFILE_HEADER0_CMD_OPT_SHIFT 0

#define EDC_BIU_REGFILE_HEADER0_PYLD_LEN_MASK 0xF00
#define EDC_BIU_REGFILE_HEADER0_PYLD_LEN_SHIFT 8

#define EDC_BIU_REGFILE_HEADER0_CMD_MASK 0xF000
#define EDC_BIU_REGFILE_HEADER0_CMD_SHIFT 12

#define EDC_BIU_REGFILE_HEADER0_TGT_ID_MASK 0xFFFF0000
#define EDC_BIU_REGFILE_HEADER0_TGT_ID_SHIFT 16

#define EDC_BIU_REGFILE_HEADER1_SRC_ID_MASK 0xFFFF
#define EDC_BIU_REGFILE_HEADER1_SRC_ID_SHIFT 0

#define EDC_BIU_REGFILE_HEADER1_DATA0_MASK 0xFF0000
#define EDC_BIU_REGFILE_HEADER1_DATA0_SHIFT 16

#define EDC_BIU_REGFILE_HEADER1_DATA1_MASK 0xFF000000
#define EDC_BIU_REGFILE_HEADER1_DATA1_SHIFT 24

#define EDC_BIU_REGFILE_PAYLOAD_DATA0_MASK 0xFF
#define EDC_BIU_REGFILE_PAYLOAD_DATA0_SHIFT 0

#define EDC_BIU_REGFILE_PAYLOAD_DATA1_MASK 0xFF00
#define EDC_BIU_REGFILE_PAYLOAD_DATA1_SHIFT 8

#define EDC_BIU_REGFILE_PAYLOAD_DATA2_MASK 0xFF0000
#define EDC_BIU_REGFILE_PAYLOAD_DATA2_SHIFT 16

#define EDC_BIU_REGFILE_PAYLOAD_DATA3_MASK 0xFF000000
#define EDC_BIU_REGFILE_PAYLOAD_DATA3_SHIFT 24

#define TT_CLUSTER_CTRL_RESET_VECTOR_DATA_MASK 0xFFFFFFFFFFFFF
#define TT_CLUSTER_CTRL_RESET_VECTOR_DATA_SHIFT 0

#define TT_CLUSTER_CTRL_SCRATCH_DATA_MASK 0xFFFFFFFF
#define TT_CLUSTER_CTRL_SCRATCH_DATA_SHIFT 0

#define TT_CLUSTER_CTRL_ROCC_MEM_CHICKEN_DATA_MASK 0xFFFFFFFF
#define TT_CLUSTER_CTRL_ROCC_MEM_CHICKEN_DATA_SHIFT 0

#define TT_CLUSTER_CTRL_SCATTER_LIST_MAGIC_NUM_DATA_MASK 0xFFFFFFFF
#define TT_CLUSTER_CTRL_SCATTER_LIST_MAGIC_NUM_DATA_SHIFT 0

#define TT_CLUSTER_CTRL_CLOCK_GATING_ROCC_MASK 0x1
#define TT_CLUSTER_CTRL_CLOCK_GATING_ROCC_SHIFT 0

#define TT_CLUSTER_CTRL_CLOCK_GATING_IDMA_MASK 0x2
#define TT_CLUSTER_CTRL_CLOCK_GATING_IDMA_SHIFT 1

#define TT_CLUSTER_CTRL_CLOCK_GATING_CLUSTER_CTRL_MASK 0x4
#define TT_CLUSTER_CTRL_CLOCK_GATING_CLUSTER_CTRL_SHIFT 2

#define TT_CLUSTER_CTRL_CLOCK_GATING_CONTEXT_SWITCH_MASK 0x8
#define TT_CLUSTER_CTRL_CLOCK_GATING_CONTEXT_SWITCH_SHIFT 3

#define TT_CLUSTER_CTRL_CLOCK_GATING_LLK_INTF_MASK 0x10
#define TT_CLUSTER_CTRL_CLOCK_GATING_LLK_INTF_SHIFT 4

#define TT_CLUSTER_CTRL_CLOCK_GATING_SNOOP_MASK 0x20
#define TT_CLUSTER_CTRL_CLOCK_GATING_SNOOP_SHIFT 5

#define TT_CLUSTER_CTRL_CLOCK_GATING_L1_FLEX_CLIENT_IDMA_MASK 0x80
#define TT_CLUSTER_CTRL_CLOCK_GATING_L1_FLEX_CLIENT_IDMA_SHIFT 7

#define TT_CLUSTER_CTRL_CLOCK_GATING_L1_FLEX_CLIENT_OVERLAY_MASK 0x100
#define TT_CLUSTER_CTRL_CLOCK_GATING_L1_FLEX_CLIENT_OVERLAY_SHIFT 8

#define TT_CLUSTER_CTRL_CLOCK_GATING_HYST_HYST_MASK 0x7F
#define TT_CLUSTER_CTRL_CLOCK_GATING_HYST_HYST_SHIFT 0

#define TT_CLUSTER_CTRL_WB_PC_REG_PC_MASK 0x3FFFFFFFFFFFFFF
#define TT_CLUSTER_CTRL_WB_PC_REG_PC_SHIFT 0

#define TT_CLUSTER_CTRL_WB_PC_CTRL_CAPTURE_EN_MASK 0x1
#define TT_CLUSTER_CTRL_WB_PC_CTRL_CAPTURE_EN_SHIFT 0

#define TT_CLUSTER_CTRL_ECC_PARITY_CONTROL_EN_MASK 0x1
#define TT_CLUSTER_CTRL_ECC_PARITY_CONTROL_EN_SHIFT 0

#define TT_CLUSTER_CTRL_ECC_PARITY_STATUS_CONTEXT_SWITCH_PARITY_ERROR_MASK 0x1
#define TT_CLUSTER_CTRL_ECC_PARITY_STATUS_CONTEXT_SWITCH_PARITY_ERROR_SHIFT 0

#define TT_CLUSTER_CTRL_ECC_PARITY_STATUS_CONTEXT_SWITCH_PARITY_ERROR_INDEX_MASK 0x3E
#define TT_CLUSTER_CTRL_ECC_PARITY_STATUS_CONTEXT_SWITCH_PARITY_ERROR_INDEX_SHIFT 1

#define TT_CLUSTER_CTRL_NOC_SNOOP_TL_MASTER_CFG_DISABLE_INLINE_WRITES_MASK 0x1
#define TT_CLUSTER_CTRL_NOC_SNOOP_TL_MASTER_CFG_DISABLE_INLINE_WRITES_SHIFT 0

#define TT_CLUSTER_CTRL_NOC_SNOOP_TL_MASTER_CFG_INVALIDATE_FLUSH_DIRTY_EN_MASK 0x2
#define TT_CLUSTER_CTRL_NOC_SNOOP_TL_MASTER_CFG_INVALIDATE_FLUSH_DIRTY_EN_SHIFT 1

#define TT_CLUSTER_CTRL_NOC_SNOOP_TL_MASTER_CFG_CLEAN_PUTDATA_EN_MASK 0x4
#define TT_CLUSTER_CTRL_NOC_SNOOP_TL_MASTER_CFG_CLEAN_PUTDATA_EN_SHIFT 2

#define TT_CLUSTER_CTRL_ASSERTS_DATA_MASK 0xFFFFFFFF
#define TT_CLUSTER_CTRL_ASSERTS_DATA_SHIFT 0

#define TT_CLUSTER_CTRL_PREFETCHER_CONTROL_DCACHE_PREFETCHER_CTRL_MASK 0xFF
#define TT_CLUSTER_CTRL_PREFETCHER_CONTROL_DCACHE_PREFETCHER_CTRL_SHIFT 0

#define TT_CLUSTER_CTRL_PREFETCHER_CONTROL_DCACHE_PREFETCHER_WAITFORHIT_MASK 0x100
#define TT_CLUSTER_CTRL_PREFETCHER_CONTROL_DCACHE_PREFETCHER_WAITFORHIT_SHIFT 8

#define TT_CLUSTER_CTRL_PREFETCHER_CONTROL_DCACHE_PREFETCHER_AHEAD_MASK 0x7E00
#define TT_CLUSTER_CTRL_PREFETCHER_CONTROL_DCACHE_PREFETCHER_AHEAD_SHIFT 9

#define TT_CLUSTER_CTRL_PREFETCHER_CONTROL_ICACHE_PREFETCHER_CTRL_MASK 0x7F8000
#define TT_CLUSTER_CTRL_PREFETCHER_CONTROL_ICACHE_PREFETCHER_CTRL_SHIFT 15

#define TT_CLUSTER_CTRL_PREFETCHER_CONTROL_ICACHE_PREFETCHER_WAITFORHIT_MASK 0x800000
#define TT_CLUSTER_CTRL_PREFETCHER_CONTROL_ICACHE_PREFETCHER_WAITFORHIT_SHIFT 23

#define TT_CLUSTER_CTRL_PREFETCHER_CONTROL_ICACHE_PREFETCHER_AHEAD_MASK 0x3F000000
#define TT_CLUSTER_CTRL_PREFETCHER_CONTROL_ICACHE_PREFETCHER_AHEAD_SHIFT 24

#define TT_CLUSTER_CTRL_BUS_ERROR_UNIT_DATA_ICACHE_TL_BUS_ERROR_MASK 0x1
#define TT_CLUSTER_CTRL_BUS_ERROR_UNIT_DATA_ICACHE_TL_BUS_ERROR_SHIFT 0

#define TT_CLUSTER_CTRL_BUS_ERROR_UNIT_DATA_DCACHE_TL_BUS_ERROR_MASK 0x2
#define TT_CLUSTER_CTRL_BUS_ERROR_UNIT_DATA_DCACHE_TL_BUS_ERROR_SHIFT 1

#define TT_CLUSTER_CTRL_BUS_ERROR_UNIT_DATA_ICACHE_PARITY_UNCORRECTABLE_MASK 0x4
#define TT_CLUSTER_CTRL_BUS_ERROR_UNIT_DATA_ICACHE_PARITY_UNCORRECTABLE_SHIFT 2

#define TT_CLUSTER_CTRL_BUS_ERROR_UNIT_DATA_DCACHE_ECC_CORRECTABLE_MASK 0x8
#define TT_CLUSTER_CTRL_BUS_ERROR_UNIT_DATA_DCACHE_ECC_CORRECTABLE_SHIFT 3

#define TT_CLUSTER_CTRL_BUS_ERROR_UNIT_DATA_DCACHE_ECC_UNCORRECTABLE_MASK 0x10
#define TT_CLUSTER_CTRL_BUS_ERROR_UNIT_DATA_DCACHE_ECC_UNCORRECTABLE_SHIFT 4

#define TT_CLUSTER_CTRL_BUS_ERROR_UNIT_DATA_DCACHE_ERROR_ADDR_MASK 0x1FFFFFFFFFFFFE0
#define TT_CLUSTER_CTRL_BUS_ERROR_UNIT_DATA_DCACHE_ERROR_ADDR_SHIFT 5

#define TT_CLUSTER_CTRL_BUS_ERROR_UNIT_DATA_BEU_CAUSE_REG_MASK 0xE00000000000000
#define TT_CLUSTER_CTRL_BUS_ERROR_UNIT_DATA_BEU_CAUSE_REG_SHIFT 57

#define TT_CLUSTER_CTRL_L2_DIR_ERRORS_ERROR_MASK 0x3
#define TT_CLUSTER_CTRL_L2_DIR_ERRORS_ERROR_SHIFT 0

#define TT_CLUSTER_CTRL_L2_DIR_ERRORS_ERROR_INDEX_MASK 0xFC
#define TT_CLUSTER_CTRL_L2_DIR_ERRORS_ERROR_INDEX_SHIFT 2

#define TT_CLUSTER_CTRL_L2_BANKS_ERRORS_ERROR_MASK 0x3
#define TT_CLUSTER_CTRL_L2_BANKS_ERRORS_ERROR_SHIFT 0

#define TT_CLUSTER_CTRL_L2_BANKS_ERRORS_ERROR_INDEX_MASK 0x3FC
#define TT_CLUSTER_CTRL_L2_BANKS_ERRORS_ERROR_INDEX_SHIFT 2

#define TT_CLUSTER_CTRL_DEBUG_DMACTIVE_DMACTIVE_MASK 0x1
#define TT_CLUSTER_CTRL_DEBUG_DMACTIVE_DMACTIVE_SHIFT 0

#define TT_CLUSTER_CTRL_DEBUG_DMACTIVEACK_DMACTIVEACK_MASK 0x1
#define TT_CLUSTER_CTRL_DEBUG_DMACTIVEACK_DMACTIVEACK_SHIFT 0

#define T6_L1_CSR_GROUP_HASH_FN_CTRL_HASH_FN0_EN_MASK 0x1
#define T6_L1_CSR_GROUP_HASH_FN_CTRL_HASH_FN0_EN_SHIFT 0

#define T6_L1_CSR_GROUP_HASH_FN_CTRL_HASH_FN1_EN_MASK 0x2
#define T6_L1_CSR_GROUP_HASH_FN_CTRL_HASH_FN1_EN_SHIFT 1

#define T6_L1_CSR_GROUP_HASH_FN_MASK_BIT_SEL_MASK 0x3FFC00
#define T6_L1_CSR_GROUP_HASH_FN_MASK_BIT_SEL_SHIFT 10

#define T6_L1_CSR_GROUP_HASH_FN_MATCH_BIT_SEL_MASK 0x3FFC00
#define T6_L1_CSR_GROUP_HASH_FN_MATCH_BIT_SEL_SHIFT 10

#define T6_L1_CSR_GROUP_HASH_FN_ADDR_BIT_SEL_MASK 0x3FFFF0
#define T6_L1_CSR_GROUP_HASH_FN_ADDR_BIT_SEL_SHIFT 4

#define T6_L1_CSR_GROUP_HASH_FN_SWAP_BIT_SEL_MASK 0x7
#define T6_L1_CSR_GROUP_HASH_FN_SWAP_BIT_SEL_SHIFT 0

#define T6_L1_CSR_IN_ORDER_MASK_BIT_SEL_MASK 0x3FFFF0
#define T6_L1_CSR_IN_ORDER_MASK_BIT_SEL_SHIFT 4

#define T6_L1_CSR_IN_ORDER_MATCH_BIT_SEL_MASK 0x3FFFF0
#define T6_L1_CSR_IN_ORDER_MATCH_BIT_SEL_SHIFT 4

#define T6_L1_CSR_PORT_CTRL_ALL_IN_ORDER_MASK 0x1
#define T6_L1_CSR_PORT_CTRL_ALL_IN_ORDER_SHIFT 0

#define T6_L1_CSR_PORT_CTRL_WRITE_IN_ORDER_MASK 0x2
#define T6_L1_CSR_PORT_CTRL_WRITE_IN_ORDER_SHIFT 1

#define T6_L1_CSR_PORT_CTRL_RW_BARRIER_ORDER_MASK 0x4
#define T6_L1_CSR_PORT_CTRL_RW_BARRIER_ORDER_SHIFT 2

#define T6_L1_CSR_PORT_STATUS_FP_ERROR_MASK 0x1
#define T6_L1_CSR_PORT_STATUS_FP_ERROR_SHIFT 0

#define T6_L1_CSR_PORT_STATUS_FP_NAN_MASK 0x2
#define T6_L1_CSR_PORT_STATUS_FP_NAN_SHIFT 1

#define T6_L1_CSR_PORT_STATUS_FP_OVERFLOW_MASK 0x4
#define T6_L1_CSR_PORT_STATUS_FP_OVERFLOW_SHIFT 2

#define T6_L1_CSR_PORT_STATUS_FP_UNDERFLOW_MASK 0x8
#define T6_L1_CSR_PORT_STATUS_FP_UNDERFLOW_SHIFT 3

#define T6_L1_CSR_PORT_STATUS_INT_OVERFLOW_MASK 0x10
#define T6_L1_CSR_PORT_STATUS_INT_OVERFLOW_SHIFT 4

#define T6_L1_CSR_PORT_STATUS_FIFO_PARITY_ERR_MASK 0x20
#define T6_L1_CSR_PORT_STATUS_FIFO_PARITY_ERR_SHIFT 5

#define TT_CLUSTER_CTRL_DEBUG_SNOOP_DEBUG_TL_REQ_FIFO_EMPTY_MASK 0x1
#define TT_CLUSTER_CTRL_DEBUG_SNOOP_DEBUG_TL_REQ_FIFO_EMPTY_SHIFT 0

#define TT_CLUSTER_CTRL_DEBUG_SNOOP_DEBUG_TL_REQ_FIFO_FULL_MASK 0x2
#define TT_CLUSTER_CTRL_DEBUG_SNOOP_DEBUG_TL_REQ_FIFO_FULL_SHIFT 1

#define TT_CLUSTER_CTRL_DEBUG_SNOOP_DEBUG_TL_REQ_IN_PROGRESS_MASK 0x4
#define TT_CLUSTER_CTRL_DEBUG_SNOOP_DEBUG_TL_REQ_IN_PROGRESS_SHIFT 2

#define TT_CLUSTER_CTRL_OVERLAY_INFO_DISPATCH_INST_MASK 0x1
#define TT_CLUSTER_CTRL_OVERLAY_INFO_DISPATCH_INST_SHIFT 0

#define TT_CLUSTER_CTRL_OVERLAY_INFO_IS_CUSTOMER_MASK 0x2
#define TT_CLUSTER_CTRL_OVERLAY_INFO_IS_CUSTOMER_SHIFT 1

#define TT_CLUSTER_CTRL_OVERLAY_INFO_HAS_PLL_MASK 0x4
#define TT_CLUSTER_CTRL_OVERLAY_INFO_HAS_PLL_SHIFT 2

#define TT_CLUSTER_CTRL_OVERLAY_INFO_HAS_SMN_MASK 0x8
#define TT_CLUSTER_CTRL_OVERLAY_INFO_HAS_SMN_SHIFT 3

#define TT_CLUSTER_CTRL_OVERLAY_INFO_TENSIX_VERSION_MASK 0x3F0
#define TT_CLUSTER_CTRL_OVERLAY_INFO_TENSIX_VERSION_SHIFT 4

#define TT_CLUSTER_CTRL_OVERLAY_INFO_NOC_VERSION_MASK 0xFC00
#define TT_CLUSTER_CTRL_OVERLAY_INFO_NOC_VERSION_SHIFT 10

#define TT_CLUSTER_CTRL_OVERLAY_INFO_OVERLAY_VERSION_MASK 0x3F0000
#define TT_CLUSTER_CTRL_OVERLAY_INFO_OVERLAY_VERSION_SHIFT 16

#define TT_CLUSTER_CTRL_OVERLAY_INFO_RSVD_MASK 0xFFC00000
#define TT_CLUSTER_CTRL_OVERLAY_INFO_RSVD_SHIFT 22

#define TT_CLUSTER_CTRL_SW_RAS_DATA_MASK 0x1
#define TT_CLUSTER_CTRL_SW_RAS_DATA_SHIFT 0

#define TT_CLUSTER_CTRL_SBUS_RSINK_RESET_FALLBACK_DATA_MASK 0x1
#define TT_CLUSTER_CTRL_SBUS_RSINK_RESET_FALLBACK_DATA_SHIFT 0

#define TT_CLUSTER_CTRL_OVERLAY_CHICKEN_BITS_L1_REGION_EN_MASK 0x1
#define TT_CLUSTER_CTRL_OVERLAY_CHICKEN_BITS_L1_REGION_EN_SHIFT 0

#define TT_CLUSTER_CTRL_OVERLAY_CHICKEN_BITS_SNOOP_PERF_DISABLE_MASK 0x2
#define TT_CLUSTER_CTRL_OVERLAY_CHICKEN_BITS_SNOOP_PERF_DISABLE_SHIFT 1

#define TT_CLUSTER_CTRL_L1_ACCESSIBLE_REGION_START_ADDR_MASK 0xFFFF
#define TT_CLUSTER_CTRL_L1_ACCESSIBLE_REGION_START_ADDR_SHIFT 0

#define TT_CLUSTER_CTRL_L1_ACCESSIBLE_REGION_END_ADDR_MASK 0xFFFF0000
#define TT_CLUSTER_CTRL_L1_ACCESSIBLE_REGION_END_ADDR_SHIFT 16

#define TT_CLUSTER_CTRL_L1_REGION_ERROR_ERROR_MASK 0x1
#define TT_CLUSTER_CTRL_L1_REGION_ERROR_ERROR_SHIFT 0

#define TT_CLUSTER_CTRL_L1_REGION_ERROR_ERROR_ADDR_MASK 0x1FFFE
#define TT_CLUSTER_CTRL_L1_REGION_ERROR_ERROR_ADDR_SHIFT 1

#define TILE_COUNTER_RESET_RESET_MASK 0x1
#define TILE_COUNTER_RESET_RESET_SHIFT 0

#define TILE_COUNTER_POSTED_INCR_MASK 0xFFFF
#define TILE_COUNTER_POSTED_INCR_SHIFT 0

#define TILE_COUNTER_ACKED_INCR_MASK 0xFFFF
#define TILE_COUNTER_ACKED_INCR_SHIFT 0

#define TILE_COUNTER_BUFFER_CAPACITY_CAPACITY_MASK 0xFFFF
#define TILE_COUNTER_BUFFER_CAPACITY_CAPACITY_SHIFT 0

#define TILE_COUNTER_READ_POSTED_POSTED_CNT_MASK 0xFFFF
#define TILE_COUNTER_READ_POSTED_POSTED_CNT_SHIFT 0

#define TILE_COUNTER_READ_ACKED_ACKED_CNT_MASK 0xFFFF
#define TILE_COUNTER_READ_ACKED_ACKED_CNT_SHIFT 0

#define TILE_COUNTER_ERROR_STATUS_ERROR_MASK 0x1
#define TILE_COUNTER_ERROR_STATUS_ERROR_SHIFT 0

#define TILE_COUNTER_TILES_AVAIL_THRESHOLD_THRESHOLD_MASK 0xFFFF
#define TILE_COUNTER_TILES_AVAIL_THRESHOLD_THRESHOLD_SHIFT 0

#define TILE_COUNTER_TILES_FREE_THRESHOLD_THRESHOLD_MASK 0xFFFF
#define TILE_COUNTER_TILES_FREE_THRESHOLD_THRESHOLD_SHIFT 0

#define TT_ROCC_CMD_BUF_IE_TR_COUNT_ZERO_IE_MASK 0x1
#define TT_ROCC_CMD_BUF_IE_TR_COUNT_ZERO_IE_SHIFT 0

#define TT_ROCC_CMD_BUF_IE_WR_COUNT_ZERO_IE_MASK 0x2
#define TT_ROCC_CMD_BUF_IE_WR_COUNT_ZERO_IE_SHIFT 1

#define TT_ROCC_CMD_BUF_IE_VC_HAS_SPACE_IE_MASK 0x4
#define TT_ROCC_CMD_BUF_IE_VC_HAS_SPACE_IE_SHIFT 2

#define TT_ROCC_CMD_BUF_IE_PER_VC_HAS_SPACE_IE_MASK 0xFFF00000000
#define TT_ROCC_CMD_BUF_IE_PER_VC_HAS_SPACE_IE_SHIFT 32

#define TT_ROCC_CMD_BUF_IE_PER_IDMA_VC_HAS_SPACE_IE_MASK 0xFFF000000000000
#define TT_ROCC_CMD_BUF_IE_PER_IDMA_VC_HAS_SPACE_IE_SHIFT 48

#define TT_ROCC_CMD_BUF_IP_TR_COUNT_ZERO_IP_MASK 0x1
#define TT_ROCC_CMD_BUF_IP_TR_COUNT_ZERO_IP_SHIFT 0

#define TT_ROCC_CMD_BUF_IP_WR_COUNT_ZERO_IP_MASK 0x2
#define TT_ROCC_CMD_BUF_IP_WR_COUNT_ZERO_IP_SHIFT 1

#define TT_ROCC_CMD_BUF_IP_VC_HAS_SPACE_IP_MASK 0x4
#define TT_ROCC_CMD_BUF_IP_VC_HAS_SPACE_IP_SHIFT 2

#define TT_ROCC_CMD_BUF_IP_PER_VC_HAS_SPACE_IP_MASK 0xFFF00000000
#define TT_ROCC_CMD_BUF_IP_PER_VC_HAS_SPACE_IP_SHIFT 32

#define TT_ROCC_CMD_BUF_IP_PER_IDMA_VC_HAS_SPACE_IP_MASK 0xFFF000000000000
#define TT_ROCC_CMD_BUF_IP_PER_IDMA_VC_HAS_SPACE_IP_SHIFT 48

#define TT_ROCC_CMD_BUF_WR_SENT_TR_ID_DATA_MASK 0xF
#define TT_ROCC_CMD_BUF_WR_SENT_TR_ID_DATA_SHIFT 0

#define TT_ROCC_CMD_BUF_TR_ACK_TR_ID_DATA_MASK 0xF
#define TT_ROCC_CMD_BUF_TR_ACK_TR_ID_DATA_SHIFT 0

#define TT_ROCC_CMD_BUF_SRC_ADDR_DATA_MASK 0xFFFFFFFFFFFFFFFF
#define TT_ROCC_CMD_BUF_SRC_ADDR_DATA_SHIFT 0

#define TT_ROCC_CMD_BUF_SRC_BASE_DATA_MASK 0xFFFFFFFFFFFFFFFF
#define TT_ROCC_CMD_BUF_SRC_BASE_DATA_SHIFT 0

#define TT_ROCC_CMD_BUF_SRC_SIZE_DATA_MASK 0xFFFFFFFFFFFFFFFF
#define TT_ROCC_CMD_BUF_SRC_SIZE_DATA_SHIFT 0

#define TT_ROCC_CMD_BUF_SRC_COORD_X_MASK 0x3F
#define TT_ROCC_CMD_BUF_SRC_COORD_X_SHIFT 0

#define TT_ROCC_CMD_BUF_SRC_COORD_Y_MASK 0xFC0
#define TT_ROCC_CMD_BUF_SRC_COORD_Y_SHIFT 6

#define TT_ROCC_CMD_BUF_DEST_ADDR_DATA_MASK 0xFFFFFFFFFFFFFFFF
#define TT_ROCC_CMD_BUF_DEST_ADDR_DATA_SHIFT 0

#define TT_ROCC_CMD_BUF_DEST_BASE_DATA_MASK 0xFFFFFFFFFFFFFFFF
#define TT_ROCC_CMD_BUF_DEST_BASE_DATA_SHIFT 0

#define TT_ROCC_CMD_BUF_DEST_SIZE_DATA_MASK 0xFFFFFFFFFFFFFFFF
#define TT_ROCC_CMD_BUF_DEST_SIZE_DATA_SHIFT 0

#define TT_ROCC_CMD_BUF_DEST_COORD_X_MASK 0x3F
#define TT_ROCC_CMD_BUF_DEST_COORD_X_SHIFT 0

#define TT_ROCC_CMD_BUF_DEST_COORD_Y_MASK 0xFC0
#define TT_ROCC_CMD_BUF_DEST_COORD_Y_SHIFT 6

#define TT_ROCC_CMD_BUF_DEST_COORD_MCAST_START_X_MASK 0x3F000
#define TT_ROCC_CMD_BUF_DEST_COORD_MCAST_START_X_SHIFT 12

#define TT_ROCC_CMD_BUF_DEST_COORD_MCAST_START_Y_MASK 0xFC0000
#define TT_ROCC_CMD_BUF_DEST_COORD_MCAST_START_Y_SHIFT 18

#define TT_ROCC_CMD_BUF_LEN_BYTES_DATA_MASK 0xFFFFFFFFFFFFFFFF
#define TT_ROCC_CMD_BUF_LEN_BYTES_DATA_SHIFT 0

#define TT_ROCC_CMD_BUF_REQ_VC_DATA_MASK 0x3F
#define TT_ROCC_CMD_BUF_REQ_VC_DATA_SHIFT 0

#define TT_ROCC_CMD_BUF_REQ_VC_BASE_DATA_MASK 0x3F
#define TT_ROCC_CMD_BUF_REQ_VC_BASE_DATA_SHIFT 0

#define TT_ROCC_CMD_BUF_REQ_VC_SIZE_DATA_MASK 0x3F
#define TT_ROCC_CMD_BUF_REQ_VC_SIZE_DATA_SHIFT 0

#define TT_ROCC_CMD_BUF_RESP_VC_DATA_MASK 0x3F
#define TT_ROCC_CMD_BUF_RESP_VC_DATA_SHIFT 0

#define TT_ROCC_CMD_BUF_RESP_VC_BASE_DATA_MASK 0x3F
#define TT_ROCC_CMD_BUF_RESP_VC_BASE_DATA_SHIFT 0

#define TT_ROCC_CMD_BUF_RESP_VC_SIZE_DATA_MASK 0x3F
#define TT_ROCC_CMD_BUF_RESP_VC_SIZE_DATA_SHIFT 0

#define TT_ROCC_CMD_BUF_TR_ID_DATA_MASK 0xF
#define TT_ROCC_CMD_BUF_TR_ID_DATA_SHIFT 0

#define TT_ROCC_CMD_BUF_TR_ID_BASE_DATA_MASK 0xF
#define TT_ROCC_CMD_BUF_TR_ID_BASE_DATA_SHIFT 0

#define TT_ROCC_CMD_BUF_TR_ID_SIZE_DATA_MASK 0xF
#define TT_ROCC_CMD_BUF_TR_ID_SIZE_DATA_SHIFT 0

#define TT_ROCC_CMD_BUF_MCAST_EXCLUDE_QUAD_EXCL_ENABLE_MASK 0x1
#define TT_ROCC_CMD_BUF_MCAST_EXCLUDE_QUAD_EXCL_ENABLE_SHIFT 0

#define TT_ROCC_CMD_BUF_MCAST_EXCLUDE_QUAD_EXCL_COORD_X_MASK 0x7E
#define TT_ROCC_CMD_BUF_MCAST_EXCLUDE_QUAD_EXCL_COORD_X_SHIFT 1

#define TT_ROCC_CMD_BUF_MCAST_EXCLUDE_QUAD_EXCL_COORD_Y_MASK 0x1F80
#define TT_ROCC_CMD_BUF_MCAST_EXCLUDE_QUAD_EXCL_COORD_Y_SHIFT 7

#define TT_ROCC_CMD_BUF_MCAST_EXCLUDE_QUAD_EXCL_DIR_X_MASK 0x2000
#define TT_ROCC_CMD_BUF_MCAST_EXCLUDE_QUAD_EXCL_DIR_X_SHIFT 13

#define TT_ROCC_CMD_BUF_MCAST_EXCLUDE_QUAD_EXCL_DIR_Y_MASK 0x4000
#define TT_ROCC_CMD_BUF_MCAST_EXCLUDE_QUAD_EXCL_DIR_Y_SHIFT 14

#define TT_ROCC_CMD_BUF_MCAST_EXCLUDE_STRIDED_KEEP_X_MASK 0x18000
#define TT_ROCC_CMD_BUF_MCAST_EXCLUDE_STRIDED_KEEP_X_SHIFT 15

#define TT_ROCC_CMD_BUF_MCAST_EXCLUDE_STRIDED_SKIP_X_MASK 0x60000
#define TT_ROCC_CMD_BUF_MCAST_EXCLUDE_STRIDED_SKIP_X_SHIFT 17

#define TT_ROCC_CMD_BUF_MCAST_EXCLUDE_STRIDED_KEEP_Y_MASK 0x180000
#define TT_ROCC_CMD_BUF_MCAST_EXCLUDE_STRIDED_KEEP_Y_SHIFT 19

#define TT_ROCC_CMD_BUF_MCAST_EXCLUDE_STRIDED_SKIP_Y_MASK 0x600000
#define TT_ROCC_CMD_BUF_MCAST_EXCLUDE_STRIDED_SKIP_Y_SHIFT 21

#define TT_ROCC_CMD_BUF_SCATTER_LIST_ADDR_DATA_MASK 0xFFFFFFFFFFFFFFFF
#define TT_ROCC_CMD_BUF_SCATTER_LIST_ADDR_DATA_SHIFT 0

#define TT_ROCC_CMD_BUF_SCATTER_BASE_ADDR_DATA_MASK 0xFFFFFFFFFFFFFFFF
#define TT_ROCC_CMD_BUF_SCATTER_BASE_ADDR_DATA_SHIFT 0

#define TT_ROCC_CMD_BUF_SCATTER_INDEX_DATA_MASK 0xFFFFFFFF
#define TT_ROCC_CMD_BUF_SCATTER_INDEX_DATA_SHIFT 0

#define TT_ROCC_CMD_BUF_SCATTER_TIMES_DATA_MASK 0xFFFFFFFF
#define TT_ROCC_CMD_BUF_SCATTER_TIMES_DATA_SHIFT 0

#define TT_ROCC_CMD_BUF_SCATTER_ADDR_DATA_MASK 0xFFFFFFFFFFFFFFFF
#define TT_ROCC_CMD_BUF_SCATTER_ADDR_DATA_SHIFT 0

#define TT_ROCC_CMD_BUF_INLINE_DATA_DATA_MASK 0xFFFFFFFFFFFFFFFF
#define TT_ROCC_CMD_BUF_INLINE_DATA_DATA_SHIFT 0

#define TT_ROCC_CMD_BUF_MAX_BYTES_IN_PACKET_DATA_MASK 0x3FFFF
#define TT_ROCC_CMD_BUF_MAX_BYTES_IN_PACKET_DATA_SHIFT 0

#define TT_ROCC_CMD_BUF_MCAST_DESTS_DATA_MASK 0xFFFFFFFFFFFFFFFF
#define TT_ROCC_CMD_BUF_MCAST_DESTS_DATA_SHIFT 0

#define TT_ROCC_CMD_BUF_L1_ACCUM_CFG_L1_ATOMIC_FMT_MASK 0x7
#define TT_ROCC_CMD_BUF_L1_ACCUM_CFG_L1_ATOMIC_FMT_SHIFT 0

#define TT_ROCC_CMD_BUF_L1_ACCUM_CFG_DISABLE_SAT_MASK 0x8
#define TT_ROCC_CMD_BUF_L1_ACCUM_CFG_DISABLE_SAT_SHIFT 3

#define TT_ROCC_CMD_BUF_L1_ACCUM_CFG_RESERVED_MASK 0xFF0
#define TT_ROCC_CMD_BUF_L1_ACCUM_CFG_RESERVED_SHIFT 4

#define TT_ROCC_CMD_BUF_L1_ACCUM_CFG_L1_ATOMIC_OPERATION_MASK 0xF000
#define TT_ROCC_CMD_BUF_L1_ACCUM_CFG_L1_ATOMIC_OPERATION_SHIFT 12

#define TT_ROCC_CMD_BUF_AXI_OPT_1_LAST_MASK 0x1
#define TT_ROCC_CMD_BUF_AXI_OPT_1_LAST_SHIFT 0

#define TT_ROCC_CMD_BUF_AXI_OPT_1_DST_REDUCE_LEN_MASK 0x2
#define TT_ROCC_CMD_BUF_AXI_OPT_1_DST_REDUCE_LEN_SHIFT 1

#define TT_ROCC_CMD_BUF_AXI_OPT_1_SRC_REDUCE_LEN_MASK 0x4
#define TT_ROCC_CMD_BUF_AXI_OPT_1_SRC_REDUCE_LEN_SHIFT 2

#define TT_ROCC_CMD_BUF_AXI_OPT_1_DST_MAX_LLEN_MASK 0x38
#define TT_ROCC_CMD_BUF_AXI_OPT_1_DST_MAX_LLEN_SHIFT 3

#define TT_ROCC_CMD_BUF_AXI_OPT_1_SRC_MAX_LLEN_MASK 0x1C0
#define TT_ROCC_CMD_BUF_AXI_OPT_1_SRC_MAX_LLEN_SHIFT 6

#define TT_ROCC_CMD_BUF_AXI_OPT_1_DECOUPLE_RW_MASK 0x200
#define TT_ROCC_CMD_BUF_AXI_OPT_1_DECOUPLE_RW_SHIFT 9

#define TT_ROCC_CMD_BUF_AXI_OPT_1_DECOUPLE_AW_MASK 0x400
#define TT_ROCC_CMD_BUF_AXI_OPT_1_DECOUPLE_AW_SHIFT 10

#define TT_ROCC_CMD_BUF_AXI_OPT_1_DST_REGION_MASK 0x7800
#define TT_ROCC_CMD_BUF_AXI_OPT_1_DST_REGION_SHIFT 11

#define TT_ROCC_CMD_BUF_AXI_OPT_1_DST_QOS_MASK 0x78000
#define TT_ROCC_CMD_BUF_AXI_OPT_1_DST_QOS_SHIFT 15

#define TT_ROCC_CMD_BUF_AXI_OPT_1_DST_PROT_MASK 0x380000
#define TT_ROCC_CMD_BUF_AXI_OPT_1_DST_PROT_SHIFT 19

#define TT_ROCC_CMD_BUF_AXI_OPT_1_DST_LOCK_MASK 0x400000
#define TT_ROCC_CMD_BUF_AXI_OPT_1_DST_LOCK_SHIFT 22

#define TT_ROCC_CMD_BUF_AXI_OPT_1_DST_CACHE_MASK 0x7800000
#define TT_ROCC_CMD_BUF_AXI_OPT_1_DST_CACHE_SHIFT 23

#define TT_ROCC_CMD_BUF_AXI_OPT_1_DST_BURST_MASK 0x18000000
#define TT_ROCC_CMD_BUF_AXI_OPT_1_DST_BURST_SHIFT 27

#define TT_ROCC_CMD_BUF_AXI_OPT_1_SRC_REGION_MASK 0x1E0000000
#define TT_ROCC_CMD_BUF_AXI_OPT_1_SRC_REGION_SHIFT 29

#define TT_ROCC_CMD_BUF_AXI_OPT_1_SRC_QOS_MASK 0x1E00000000
#define TT_ROCC_CMD_BUF_AXI_OPT_1_SRC_QOS_SHIFT 33

#define TT_ROCC_CMD_BUF_AXI_OPT_1_SRC_PROT_MASK 0xE000000000
#define TT_ROCC_CMD_BUF_AXI_OPT_1_SRC_PROT_SHIFT 37

#define TT_ROCC_CMD_BUF_AXI_OPT_1_SRC_LOCK_MASK 0x10000000000
#define TT_ROCC_CMD_BUF_AXI_OPT_1_SRC_LOCK_SHIFT 40

#define TT_ROCC_CMD_BUF_AXI_OPT_1_SRC_CACHE_MASK 0x1E0000000000
#define TT_ROCC_CMD_BUF_AXI_OPT_1_SRC_CACHE_SHIFT 41

#define TT_ROCC_CMD_BUF_AXI_OPT_1_SRC_BURST_MASK 0x600000000000
#define TT_ROCC_CMD_BUF_AXI_OPT_1_SRC_BURST_SHIFT 45

#define TT_ROCC_CMD_BUF_AXI_OPT_1_AXI_ID_MASK 0x1FF800000000000
#define TT_ROCC_CMD_BUF_AXI_OPT_1_AXI_ID_SHIFT 47

#define TT_ROCC_CMD_BUF_AXI_OPT_1_DST_PROTOCOL_MASK 0xE00000000000000
#define TT_ROCC_CMD_BUF_AXI_OPT_1_DST_PROTOCOL_SHIFT 57

#define TT_ROCC_CMD_BUF_AXI_OPT_1_SRC_PROTOCOL_MASK 0x7000000000000000
#define TT_ROCC_CMD_BUF_AXI_OPT_1_SRC_PROTOCOL_SHIFT 60

#define TT_ROCC_CMD_BUF_AXI_OPT_1_DATA_MASK 0x8000000000000000
#define TT_ROCC_CMD_BUF_AXI_OPT_1_DATA_SHIFT 63

#define TT_ROCC_CMD_BUF_AXI_OPT_2_PCIE_RID_MASK 0xFF
#define TT_ROCC_CMD_BUF_AXI_OPT_2_PCIE_RID_SHIFT 0

#define TT_ROCC_CMD_BUF_AXI_OPT_2_PCIE_PASID_VALID_MASK 0x100
#define TT_ROCC_CMD_BUF_AXI_OPT_2_PCIE_PASID_VALID_SHIFT 8

#define TT_ROCC_CMD_BUF_AXI_OPT_2_PCIE_PASID_MASK 0x1FFFFE00
#define TT_ROCC_CMD_BUF_AXI_OPT_2_PCIE_PASID_SHIFT 9

#define TT_ROCC_CMD_BUF_AXI_OPT_2_DATA_MASK 0xFFFFFFFFE0000000
#define TT_ROCC_CMD_BUF_AXI_OPT_2_DATA_SHIFT 29

#define TT_ROCC_CMD_BUF_AUTOINC_SRC_ADDR_INC_EN_MASK 0x1
#define TT_ROCC_CMD_BUF_AUTOINC_SRC_ADDR_INC_EN_SHIFT 0

#define TT_ROCC_CMD_BUF_AUTOINC_DEST_ADDR_INC_EN_MASK 0x2
#define TT_ROCC_CMD_BUF_AUTOINC_DEST_ADDR_INC_EN_SHIFT 1

#define TT_ROCC_CMD_BUF_AUTOINC_TRID_INC_EN_MASK 0x4
#define TT_ROCC_CMD_BUF_AUTOINC_TRID_INC_EN_SHIFT 2

#define TT_ROCC_CMD_BUF_AUTOINC_REQ_VC_INC_EN_MASK 0x8
#define TT_ROCC_CMD_BUF_AUTOINC_REQ_VC_INC_EN_SHIFT 3

#define TT_ROCC_CMD_BUF_AUTOINC_RESP_VC_INC_EN_MASK 0x10
#define TT_ROCC_CMD_BUF_AUTOINC_RESP_VC_INC_EN_SHIFT 4

#define TT_ROCC_CMD_BUF_AUTOINC_REQ_VC_INC_ON_ENTIRE_TRANS_MASK 0x20
#define TT_ROCC_CMD_BUF_AUTOINC_REQ_VC_INC_ON_ENTIRE_TRANS_SHIFT 5

#define TT_ROCC_CMD_BUF_AUTOINC_RESP_VC_INC_ON_ENTIRE_TRANS_MASK 0x40
#define TT_ROCC_CMD_BUF_AUTOINC_RESP_VC_INC_ON_ENTIRE_TRANS_SHIFT 6

#define TT_ROCC_CMD_BUF_PACKET_TAGS_SNOOP_BIT_MASK 0x1
#define TT_ROCC_CMD_BUF_PACKET_TAGS_SNOOP_BIT_SHIFT 0

#define TT_ROCC_CMD_BUF_PACKET_TAGS_FLUSH_BIT_MASK 0x2
#define TT_ROCC_CMD_BUF_PACKET_TAGS_FLUSH_BIT_SHIFT 1

#define TT_ROCC_CMD_BUF_DEBUG_DEBUG_ASSERT_ZERO_SIZE_REG_MASK 0x1
#define TT_ROCC_CMD_BUF_DEBUG_DEBUG_ASSERT_ZERO_SIZE_REG_SHIFT 0

#define TT_ROCC_CMD_BUF_DEBUG_O_REQ_HEAD_FLIT_VLD_MASK 0x2
#define TT_ROCC_CMD_BUF_DEBUG_O_REQ_HEAD_FLIT_VLD_SHIFT 1

#define TT_ROCC_CMD_BUF_DEBUG_STALLED_REG_MASK 0x4
#define TT_ROCC_CMD_BUF_DEBUG_STALLED_REG_SHIFT 2

#define TT_ROCC_CMD_BUF_DEBUG_RSVD1_MASK 0xFFFFFFF8
#define TT_ROCC_CMD_BUF_DEBUG_RSVD1_SHIFT 3

#define TT_ROCC_CMD_BUF_DEBUG_SCATTER_LIST_RD_PTR_REG_MASK 0x700000000
#define TT_ROCC_CMD_BUF_DEBUG_SCATTER_LIST_RD_PTR_REG_SHIFT 32

#define TT_ROCC_CMD_BUF_DEBUG_SCATTER_LIST_WR_PTR_REG_MASK 0x3800000000
#define TT_ROCC_CMD_BUF_DEBUG_SCATTER_LIST_WR_PTR_REG_SHIFT 35

#define TT_ROCC_CMD_BUF_DEBUG_SCATTER_ADDR_RECVED_REG_MASK 0x3C000000000
#define TT_ROCC_CMD_BUF_DEBUG_SCATTER_ADDR_RECVED_REG_SHIFT 38

#define TT_ROCC_CMD_BUF_DEBUG_SCATTER_LIST_MAGIC_NUM_DETECTED_REG_MASK 0x40000000000
#define TT_ROCC_CMD_BUF_DEBUG_SCATTER_LIST_MAGIC_NUM_DETECTED_REG_SHIFT 42

#define TT_ROCC_CMD_BUF_DEBUG_EQUALITY_MAGIC_NUM_FIRST_TRANS_REG_MASK 0x80000000000
#define TT_ROCC_CMD_BUF_DEBUG_EQUALITY_MAGIC_NUM_FIRST_TRANS_REG_SHIFT 43

#define TT_ROCC_CMD_BUF_DEBUG_RSVD2_MASK 0xFFFFF00000000000
#define TT_ROCC_CMD_BUF_DEBUG_RSVD2_SHIFT 44

#define TT_ROCC_CMD_BUF_MISC_LINKED_MASK 0x1
#define TT_ROCC_CMD_BUF_MISC_LINKED_SHIFT 0

#define TT_ROCC_CMD_BUF_MISC_POSTED_MASK 0x2
#define TT_ROCC_CMD_BUF_MISC_POSTED_SHIFT 1

#define TT_ROCC_CMD_BUF_MISC_INLINE_WR_MASK 0x4
#define TT_ROCC_CMD_BUF_MISC_INLINE_WR_SHIFT 2

#define TT_ROCC_CMD_BUF_MISC_MULTICAST_MASK 0x8
#define TT_ROCC_CMD_BUF_MISC_MULTICAST_SHIFT 3

#define TT_ROCC_CMD_BUF_MISC_MULTICAST_MODE_MASK 0x10
#define TT_ROCC_CMD_BUF_MISC_MULTICAST_MODE_SHIFT 4

#define TT_ROCC_CMD_BUF_MISC_SRC_INCLUDE_MASK 0x20
#define TT_ROCC_CMD_BUF_MISC_SRC_INCLUDE_SHIFT 5

#define TT_ROCC_CMD_BUF_MISC_SCATTER_LIST_EN_MASK 0x40
#define TT_ROCC_CMD_BUF_MISC_SCATTER_LIST_EN_SHIFT 6

#define TT_ROCC_CMD_BUF_MISC_SCATTER_LIST_TO_DEST_ADDR_MASK 0x80
#define TT_ROCC_CMD_BUF_MISC_SCATTER_LIST_TO_DEST_ADDR_SHIFT 7

#define TT_ROCC_CMD_BUF_MISC_WRAPPING_EN_MASK 0x100
#define TT_ROCC_CMD_BUF_MISC_WRAPPING_EN_SHIFT 8

#define TT_ROCC_CMD_BUF_MISC_WRITE_TRANS_MASK 0x200
#define TT_ROCC_CMD_BUF_MISC_WRITE_TRANS_SHIFT 9

#define TT_ROCC_CMD_BUF_MISC_ATOMIC_TRANS_MASK 0x400
#define TT_ROCC_CMD_BUF_MISC_ATOMIC_TRANS_SHIFT 10

#define TT_ROCC_CMD_BUF_MISC_BYTE_ENABLE_TRANS_MASK 0x800
#define TT_ROCC_CMD_BUF_MISC_BYTE_ENABLE_TRANS_SHIFT 11

#define TT_ROCC_CMD_BUF_MISC_DIS_LINKED_PER_TRANS_MASK 0x1000
#define TT_ROCC_CMD_BUF_MISC_DIS_LINKED_PER_TRANS_SHIFT 12

#define TT_ROCC_CMD_BUF_MISC_SCATTER_LIST_HAS_SIZE_MASK 0x2000
#define TT_ROCC_CMD_BUF_MISC_SCATTER_LIST_HAS_SIZE_SHIFT 13

#define TT_ROCC_CMD_BUF_MISC_SCATTER_LIST_HAS_XY_MASK 0x4000
#define TT_ROCC_CMD_BUF_MISC_SCATTER_LIST_HAS_XY_SHIFT 14

#define TT_ROCC_CMD_BUF_MISC_L1_ACCUM_EN_MASK 0x8000
#define TT_ROCC_CMD_BUF_MISC_L1_ACCUM_EN_SHIFT 15

#define TT_ROCC_CMD_BUF_MISC_IDMA_EN_MASK 0x10000
#define TT_ROCC_CMD_BUF_MISC_IDMA_EN_SHIFT 16

#define TT_ROCC_CMD_BUF_MISC_FORCE_DIM_ROUTING_MASK 0x20000
#define TT_ROCC_CMD_BUF_MISC_FORCE_DIM_ROUTING_SHIFT 17

#define TT_ROCC_CMD_BUF_MISC_PATH_RES_DISABLE_MASK 0x40000
#define TT_ROCC_CMD_BUF_MISC_PATH_RES_DISABLE_SHIFT 18

#define TT_ROCC_CMD_BUF_PER_TR_ID_IE_0_IRQ_PER_TR_ID_ZERO_IE_MASK 0xFFFFFFFF
#define TT_ROCC_CMD_BUF_PER_TR_ID_IE_0_IRQ_PER_TR_ID_ZERO_IE_SHIFT 0

#define TT_ROCC_CMD_BUF_PER_TR_ID_IE_0_IRQ_PER_TR_ID_WR_COUNT_ZERO_IE_MASK 0xFFFFFFFF00000000
#define TT_ROCC_CMD_BUF_PER_TR_ID_IE_0_IRQ_PER_TR_ID_WR_COUNT_ZERO_IE_SHIFT 32

#define TT_ROCC_CMD_BUF_PER_TR_ID_IE_1_IRQ_PER_TR_ID_IDMA_ZERO_IE_MASK 0xFFFFFFFF
#define TT_ROCC_CMD_BUF_PER_TR_ID_IE_1_IRQ_PER_TR_ID_IDMA_ZERO_IE_SHIFT 0

#define TT_ROCC_CMD_BUF_PER_TR_ID_IE_1_IRQ_PER_TR_ID_TILES_TO_PROCESS_IE_MASK 0xFFFFFFFF00000000
#define TT_ROCC_CMD_BUF_PER_TR_ID_IE_1_IRQ_PER_TR_ID_TILES_TO_PROCESS_IE_SHIFT 32

#define TT_ROCC_CMD_BUF_PER_TR_ID_IE_2_IRQ_PER_TR_ID_WR_TILES_TO_PROCESS_IE_MASK 0xFFFFFFFF
#define TT_ROCC_CMD_BUF_PER_TR_ID_IE_2_IRQ_PER_TR_ID_WR_TILES_TO_PROCESS_IE_SHIFT 0

#define TT_ROCC_CMD_BUF_PER_TR_ID_IE_2_IRQ_PER_TR_ID_IDMA_TILES_TO_PROCESS_IE_MASK 0xFFFFFFFF00000000
#define TT_ROCC_CMD_BUF_PER_TR_ID_IE_2_IRQ_PER_TR_ID_IDMA_TILES_TO_PROCESS_IE_SHIFT 32

#define TT_ROCC_CMD_BUF_PER_TR_ID_IP_0_IRQ_PER_TR_ID_ZERO_IP_MASK 0xFFFFFFFF
#define TT_ROCC_CMD_BUF_PER_TR_ID_IP_0_IRQ_PER_TR_ID_ZERO_IP_SHIFT 0

#define TT_ROCC_CMD_BUF_PER_TR_ID_IP_0_IRQ_PER_TR_ID_WR_COUNT_ZERO_IP_MASK 0xFFFFFFFF00000000
#define TT_ROCC_CMD_BUF_PER_TR_ID_IP_0_IRQ_PER_TR_ID_WR_COUNT_ZERO_IP_SHIFT 32

#define TT_ROCC_CMD_BUF_PER_TR_ID_IP_1_IRQ_PER_TR_ID_IDMA_ZERO_IP_MASK 0xFFFFFFFF
#define TT_ROCC_CMD_BUF_PER_TR_ID_IP_1_IRQ_PER_TR_ID_IDMA_ZERO_IP_SHIFT 0

#define TT_ROCC_CMD_BUF_PER_TR_ID_IP_1_IRQ_PER_TR_ID_TILES_TO_PROCESS_IP_MASK 0xFFFFFFFF00000000
#define TT_ROCC_CMD_BUF_PER_TR_ID_IP_1_IRQ_PER_TR_ID_TILES_TO_PROCESS_IP_SHIFT 32

#define TT_ROCC_CMD_BUF_PER_TR_ID_IP_2_IRQ_PER_TR_ID_WR_TILES_TO_PROCESS_IP_MASK 0xFFFFFFFF
#define TT_ROCC_CMD_BUF_PER_TR_ID_IP_2_IRQ_PER_TR_ID_WR_TILES_TO_PROCESS_IP_SHIFT 0

#define TT_ROCC_CMD_BUF_PER_TR_ID_IP_2_IRQ_PER_TR_ID_IDMA_TILES_TO_PROCESS_IP_MASK 0xFFFFFFFF00000000
#define TT_ROCC_CMD_BUF_PER_TR_ID_IP_2_IRQ_PER_TR_ID_IDMA_TILES_TO_PROCESS_IP_SHIFT 32

#define TT_ROCC_ADDRESS_GEN_BANK_CURRENT_DATA_MASK 0xFF
#define TT_ROCC_ADDRESS_GEN_BANK_CURRENT_DATA_SHIFT 0

#define TT_ROCC_ADDRESS_GEN_BANK_BASE_DATA_MASK 0xFF
#define TT_ROCC_ADDRESS_GEN_BANK_BASE_DATA_SHIFT 0

#define TT_ROCC_ADDRESS_GEN_BANK_SIZE_DATA_MASK 0xFF
#define TT_ROCC_ADDRESS_GEN_BANK_SIZE_DATA_SHIFT 0

#define TT_ROCC_ADDRESS_GEN_BANK_SKIP_DATA_MASK 0xFF
#define TT_ROCC_ADDRESS_GEN_BANK_SKIP_DATA_SHIFT 0

#define TT_ROCC_ADDRESS_GEN_INNER_STRIDE_DATA_MASK 0xFFFFFFFFFFFFFFFF
#define TT_ROCC_ADDRESS_GEN_INNER_STRIDE_DATA_SHIFT 0

#define TT_ROCC_ADDRESS_GEN_INNER_END_DATA_MASK 0xFFFFFFFFFFFFFFFF
#define TT_ROCC_ADDRESS_GEN_INNER_END_DATA_SHIFT 0

#define TT_ROCC_ADDRESS_GEN_INNER_ADDRESS_DATA_MASK 0xFFFFFFFFFFFFFFFF
#define TT_ROCC_ADDRESS_GEN_INNER_ADDRESS_DATA_SHIFT 0

#define TT_ROCC_ADDRESS_GEN_OUTER_STRIDE_DATA_MASK 0xFFFFFFFFFFFFFFFF
#define TT_ROCC_ADDRESS_GEN_OUTER_STRIDE_DATA_SHIFT 0

#define TT_ROCC_ADDRESS_GEN_OUTER_END_DATA_MASK 0xFFFFFFFFFFFFFFFF
#define TT_ROCC_ADDRESS_GEN_OUTER_END_DATA_SHIFT 0

#define TT_ROCC_ADDRESS_GEN_OUTER_ADDRESS_DATA_MASK 0xFFFFFFFFFFFFFFFF
#define TT_ROCC_ADDRESS_GEN_OUTER_ADDRESS_DATA_SHIFT 0

#define TT_ROCC_ADDRESS_GEN_FACE_SIZE_DATA_MASK 0xFFFFFFFFFFFFFFFF
#define TT_ROCC_ADDRESS_GEN_FACE_SIZE_DATA_SHIFT 0

#define TT_ROCC_ADDRESS_GEN_GEN_ADDRESS_DATA_MASK 0xFFFFFFFFFFFFFFFF
#define TT_ROCC_ADDRESS_GEN_GEN_ADDRESS_DATA_SHIFT 0

#define TT_ROCC_ADDRESS_GEN_MISC_BANK_OFFSET_MASK 0x3F
#define TT_ROCC_ADDRESS_GEN_MISC_BANK_OFFSET_SHIFT 0

#define TT_ROCC_ADDRESS_GEN_MISC_SRC_PENDING_BASE_INC_MASK 0x40
#define TT_ROCC_ADDRESS_GEN_MISC_SRC_PENDING_BASE_INC_SHIFT 6

#define TT_ROCC_ADDRESS_GEN_MISC_DEST_PENDING_BASE_INC_MASK 0x80
#define TT_ROCC_ADDRESS_GEN_MISC_DEST_PENDING_BASE_INC_SHIFT 7

#define TT_ROCC_ADDRESS_GEN_MISC_SRC_BANK_ORDER_MASK 0x300
#define TT_ROCC_ADDRESS_GEN_MISC_SRC_BANK_ORDER_SHIFT 8

#define TT_ROCC_ADDRESS_GEN_MISC_DST_BANK_ORDER_MASK 0xC00
#define TT_ROCC_ADDRESS_GEN_MISC_DST_BANK_ORDER_SHIFT 10

#define TT_ROCC_SIMPLE_CMD_BUF_IE_TR_COUNT_ZERO_IE_MASK 0x1
#define TT_ROCC_SIMPLE_CMD_BUF_IE_TR_COUNT_ZERO_IE_SHIFT 0

#define TT_ROCC_SIMPLE_CMD_BUF_IE_WR_COUNT_ZERO_IE_MASK 0x2
#define TT_ROCC_SIMPLE_CMD_BUF_IE_WR_COUNT_ZERO_IE_SHIFT 1

#define TT_ROCC_SIMPLE_CMD_BUF_IE_VC_HAS_SPACE_IE_MASK 0x4
#define TT_ROCC_SIMPLE_CMD_BUF_IE_VC_HAS_SPACE_IE_SHIFT 2

#define TT_ROCC_SIMPLE_CMD_BUF_IE_PER_VC_HAS_SPACE_IE_MASK 0xFFF00000000
#define TT_ROCC_SIMPLE_CMD_BUF_IE_PER_VC_HAS_SPACE_IE_SHIFT 32

#define TT_ROCC_SIMPLE_CMD_BUF_IE_PER_IDMA_VC_HAS_SPACE_IE_MASK 0xFFF000000000000
#define TT_ROCC_SIMPLE_CMD_BUF_IE_PER_IDMA_VC_HAS_SPACE_IE_SHIFT 48

#define TT_ROCC_SIMPLE_CMD_BUF_IP_TR_COUNT_ZERO_IP_MASK 0x1
#define TT_ROCC_SIMPLE_CMD_BUF_IP_TR_COUNT_ZERO_IP_SHIFT 0

#define TT_ROCC_SIMPLE_CMD_BUF_IP_WR_COUNT_ZERO_IP_MASK 0x2
#define TT_ROCC_SIMPLE_CMD_BUF_IP_WR_COUNT_ZERO_IP_SHIFT 1

#define TT_ROCC_SIMPLE_CMD_BUF_IP_VC_HAS_SPACE_IP_MASK 0x4
#define TT_ROCC_SIMPLE_CMD_BUF_IP_VC_HAS_SPACE_IP_SHIFT 2

#define TT_ROCC_SIMPLE_CMD_BUF_IP_PER_VC_HAS_SPACE_IP_MASK 0xFFF00000000
#define TT_ROCC_SIMPLE_CMD_BUF_IP_PER_VC_HAS_SPACE_IP_SHIFT 32

#define TT_ROCC_SIMPLE_CMD_BUF_IP_PER_IDMA_VC_HAS_SPACE_IP_MASK 0xFFF000000000000
#define TT_ROCC_SIMPLE_CMD_BUF_IP_PER_IDMA_VC_HAS_SPACE_IP_SHIFT 48

#define TT_ROCC_SIMPLE_CMD_BUF_RESERVED_RESERVED_MASK 0xFFFFFFFFFFFFFFFF
#define TT_ROCC_SIMPLE_CMD_BUF_RESERVED_RESERVED_SHIFT 0

#define TT_ROCC_SIMPLE_CMD_BUF_SRC_ADDR_DATA_MASK 0xFFFFFFFFFFFFFFFF
#define TT_ROCC_SIMPLE_CMD_BUF_SRC_ADDR_DATA_SHIFT 0

#define TT_ROCC_SIMPLE_CMD_BUF_SRC_COORD_X_MASK 0x3F
#define TT_ROCC_SIMPLE_CMD_BUF_SRC_COORD_X_SHIFT 0

#define TT_ROCC_SIMPLE_CMD_BUF_SRC_COORD_Y_MASK 0xFC0
#define TT_ROCC_SIMPLE_CMD_BUF_SRC_COORD_Y_SHIFT 6

#define TT_ROCC_SIMPLE_CMD_BUF_DEST_ADDR_DATA_MASK 0xFFFFFFFFFFFFFFFF
#define TT_ROCC_SIMPLE_CMD_BUF_DEST_ADDR_DATA_SHIFT 0

#define TT_ROCC_SIMPLE_CMD_BUF_DEST_COORD_X_MASK 0x3F
#define TT_ROCC_SIMPLE_CMD_BUF_DEST_COORD_X_SHIFT 0

#define TT_ROCC_SIMPLE_CMD_BUF_DEST_COORD_Y_MASK 0xFC0
#define TT_ROCC_SIMPLE_CMD_BUF_DEST_COORD_Y_SHIFT 6

#define TT_ROCC_SIMPLE_CMD_BUF_DEST_COORD_MCAST_START_X_MASK 0x3F000
#define TT_ROCC_SIMPLE_CMD_BUF_DEST_COORD_MCAST_START_X_SHIFT 12

#define TT_ROCC_SIMPLE_CMD_BUF_DEST_COORD_MCAST_START_Y_MASK 0xFC0000
#define TT_ROCC_SIMPLE_CMD_BUF_DEST_COORD_MCAST_START_Y_SHIFT 18

#define TT_ROCC_SIMPLE_CMD_BUF_LEN_BYTES_DATA_MASK 0xFFFFFFFFFFFFFFFF
#define TT_ROCC_SIMPLE_CMD_BUF_LEN_BYTES_DATA_SHIFT 0

#define TT_ROCC_SIMPLE_CMD_BUF_REQ_VC_DATA_MASK 0x3F
#define TT_ROCC_SIMPLE_CMD_BUF_REQ_VC_DATA_SHIFT 0

#define TT_ROCC_SIMPLE_CMD_BUF_RESP_VC_DATA_MASK 0x3F
#define TT_ROCC_SIMPLE_CMD_BUF_RESP_VC_DATA_SHIFT 0

#define TT_ROCC_SIMPLE_CMD_BUF_TR_ID_DATA_MASK 0xF
#define TT_ROCC_SIMPLE_CMD_BUF_TR_ID_DATA_SHIFT 0

#define TT_ROCC_SIMPLE_CMD_BUF_MCAST_EXCLUDE_QUAD_EXCL_ENABLE_MASK 0x1
#define TT_ROCC_SIMPLE_CMD_BUF_MCAST_EXCLUDE_QUAD_EXCL_ENABLE_SHIFT 0

#define TT_ROCC_SIMPLE_CMD_BUF_MCAST_EXCLUDE_QUAD_EXCL_COORD_X_MASK 0x7E
#define TT_ROCC_SIMPLE_CMD_BUF_MCAST_EXCLUDE_QUAD_EXCL_COORD_X_SHIFT 1

#define TT_ROCC_SIMPLE_CMD_BUF_MCAST_EXCLUDE_QUAD_EXCL_COORD_Y_MASK 0x1F80
#define TT_ROCC_SIMPLE_CMD_BUF_MCAST_EXCLUDE_QUAD_EXCL_COORD_Y_SHIFT 7

#define TT_ROCC_SIMPLE_CMD_BUF_MCAST_EXCLUDE_QUAD_EXCL_DIR_X_MASK 0x2000
#define TT_ROCC_SIMPLE_CMD_BUF_MCAST_EXCLUDE_QUAD_EXCL_DIR_X_SHIFT 13

#define TT_ROCC_SIMPLE_CMD_BUF_MCAST_EXCLUDE_QUAD_EXCL_DIR_Y_MASK 0x4000
#define TT_ROCC_SIMPLE_CMD_BUF_MCAST_EXCLUDE_QUAD_EXCL_DIR_Y_SHIFT 14

#define TT_ROCC_SIMPLE_CMD_BUF_MCAST_EXCLUDE_STRIDED_KEEP_X_MASK 0x18000
#define TT_ROCC_SIMPLE_CMD_BUF_MCAST_EXCLUDE_STRIDED_KEEP_X_SHIFT 15

#define TT_ROCC_SIMPLE_CMD_BUF_MCAST_EXCLUDE_STRIDED_SKIP_X_MASK 0x60000
#define TT_ROCC_SIMPLE_CMD_BUF_MCAST_EXCLUDE_STRIDED_SKIP_X_SHIFT 17

#define TT_ROCC_SIMPLE_CMD_BUF_MCAST_EXCLUDE_STRIDED_KEEP_Y_MASK 0x180000
#define TT_ROCC_SIMPLE_CMD_BUF_MCAST_EXCLUDE_STRIDED_KEEP_Y_SHIFT 19

#define TT_ROCC_SIMPLE_CMD_BUF_MCAST_EXCLUDE_STRIDED_SKIP_Y_MASK 0x600000
#define TT_ROCC_SIMPLE_CMD_BUF_MCAST_EXCLUDE_STRIDED_SKIP_Y_SHIFT 21

#define TT_ROCC_SIMPLE_CMD_BUF_INLINE_DATA_DATA_MASK 0xFFFFFFFFFFFFFFFF
#define TT_ROCC_SIMPLE_CMD_BUF_INLINE_DATA_DATA_SHIFT 0

#define TT_ROCC_SIMPLE_CMD_BUF_MCAST_DESTS_DATA_MASK 0xFFFFFFFFFFFFFFFF
#define TT_ROCC_SIMPLE_CMD_BUF_MCAST_DESTS_DATA_SHIFT 0

#define TT_ROCC_SIMPLE_CMD_BUF_PACKET_TAGS_SNOOP_BIT_MASK 0x1
#define TT_ROCC_SIMPLE_CMD_BUF_PACKET_TAGS_SNOOP_BIT_SHIFT 0

#define TT_ROCC_SIMPLE_CMD_BUF_PACKET_TAGS_FLUSH_BIT_MASK 0x2
#define TT_ROCC_SIMPLE_CMD_BUF_PACKET_TAGS_FLUSH_BIT_SHIFT 1

#define TT_ROCC_SIMPLE_CMD_BUF_DEBUG_DEBUG_ASSERT_ZERO_SIZE_REG_MASK 0x1
#define TT_ROCC_SIMPLE_CMD_BUF_DEBUG_DEBUG_ASSERT_ZERO_SIZE_REG_SHIFT 0

#define TT_ROCC_SIMPLE_CMD_BUF_DEBUG_O_REQ_HEAD_FLIT_VLD_MASK 0x2
#define TT_ROCC_SIMPLE_CMD_BUF_DEBUG_O_REQ_HEAD_FLIT_VLD_SHIFT 1

#define TT_ROCC_SIMPLE_CMD_BUF_DEBUG_STALLED_REG_MASK 0x4
#define TT_ROCC_SIMPLE_CMD_BUF_DEBUG_STALLED_REG_SHIFT 2

#define TT_ROCC_SIMPLE_CMD_BUF_DEBUG_RSVD1_MASK 0xFFFFFFF8
#define TT_ROCC_SIMPLE_CMD_BUF_DEBUG_RSVD1_SHIFT 3

#define TT_ROCC_SIMPLE_CMD_BUF_DEBUG_SCATTER_LIST_RD_PTR_REG_MASK 0x700000000
#define TT_ROCC_SIMPLE_CMD_BUF_DEBUG_SCATTER_LIST_RD_PTR_REG_SHIFT 32

#define TT_ROCC_SIMPLE_CMD_BUF_DEBUG_SCATTER_LIST_WR_PTR_REG_MASK 0x3800000000
#define TT_ROCC_SIMPLE_CMD_BUF_DEBUG_SCATTER_LIST_WR_PTR_REG_SHIFT 35

#define TT_ROCC_SIMPLE_CMD_BUF_DEBUG_SCATTER_ADDR_RECVED_REG_MASK 0x3C000000000
#define TT_ROCC_SIMPLE_CMD_BUF_DEBUG_SCATTER_ADDR_RECVED_REG_SHIFT 38

#define TT_ROCC_SIMPLE_CMD_BUF_DEBUG_SCATTER_LIST_MAGIC_NUM_DETECTED_REG_MASK 0x40000000000
#define TT_ROCC_SIMPLE_CMD_BUF_DEBUG_SCATTER_LIST_MAGIC_NUM_DETECTED_REG_SHIFT 42

#define TT_ROCC_SIMPLE_CMD_BUF_DEBUG_EQUALITY_MAGIC_NUM_FIRST_TRANS_REG_MASK 0x80000000000
#define TT_ROCC_SIMPLE_CMD_BUF_DEBUG_EQUALITY_MAGIC_NUM_FIRST_TRANS_REG_SHIFT 43

#define TT_ROCC_SIMPLE_CMD_BUF_DEBUG_RSVD2_MASK 0xFFFFF00000000000
#define TT_ROCC_SIMPLE_CMD_BUF_DEBUG_RSVD2_SHIFT 44

#define TT_ROCC_SIMPLE_CMD_BUF_MISC_LINKED_MASK 0x1
#define TT_ROCC_SIMPLE_CMD_BUF_MISC_LINKED_SHIFT 0

#define TT_ROCC_SIMPLE_CMD_BUF_MISC_POSTED_MASK 0x2
#define TT_ROCC_SIMPLE_CMD_BUF_MISC_POSTED_SHIFT 1

#define TT_ROCC_SIMPLE_CMD_BUF_MISC_INLINE_WR_MASK 0x4
#define TT_ROCC_SIMPLE_CMD_BUF_MISC_INLINE_WR_SHIFT 2

#define TT_ROCC_SIMPLE_CMD_BUF_MISC_MULTICAST_MASK 0x8
#define TT_ROCC_SIMPLE_CMD_BUF_MISC_MULTICAST_SHIFT 3

#define TT_ROCC_SIMPLE_CMD_BUF_MISC_MULTICAST_MODE_MASK 0x10
#define TT_ROCC_SIMPLE_CMD_BUF_MISC_MULTICAST_MODE_SHIFT 4

#define TT_ROCC_SIMPLE_CMD_BUF_MISC_SRC_INCLUDE_MASK 0x20
#define TT_ROCC_SIMPLE_CMD_BUF_MISC_SRC_INCLUDE_SHIFT 5

#define TT_ROCC_SIMPLE_CMD_BUF_MISC_SCATTER_LIST_EN_MASK 0x40
#define TT_ROCC_SIMPLE_CMD_BUF_MISC_SCATTER_LIST_EN_SHIFT 6

#define TT_ROCC_SIMPLE_CMD_BUF_MISC_SCATTER_LIST_TO_DEST_ADDR_MASK 0x80
#define TT_ROCC_SIMPLE_CMD_BUF_MISC_SCATTER_LIST_TO_DEST_ADDR_SHIFT 7

#define TT_ROCC_SIMPLE_CMD_BUF_MISC_WRAPPING_EN_MASK 0x100
#define TT_ROCC_SIMPLE_CMD_BUF_MISC_WRAPPING_EN_SHIFT 8

#define TT_ROCC_SIMPLE_CMD_BUF_MISC_WRITE_TRANS_MASK 0x200
#define TT_ROCC_SIMPLE_CMD_BUF_MISC_WRITE_TRANS_SHIFT 9

#define TT_ROCC_SIMPLE_CMD_BUF_MISC_ATOMIC_TRANS_MASK 0x400
#define TT_ROCC_SIMPLE_CMD_BUF_MISC_ATOMIC_TRANS_SHIFT 10

#define TT_ROCC_SIMPLE_CMD_BUF_MISC_BYTE_ENABLE_TRANS_MASK 0x800
#define TT_ROCC_SIMPLE_CMD_BUF_MISC_BYTE_ENABLE_TRANS_SHIFT 11

#define TT_ROCC_SIMPLE_CMD_BUF_MISC_DIS_LINKED_PER_TRANS_MASK 0x1000
#define TT_ROCC_SIMPLE_CMD_BUF_MISC_DIS_LINKED_PER_TRANS_SHIFT 12

#define TT_ROCC_SIMPLE_CMD_BUF_MISC_SCATTER_LIST_HAS_SIZE_MASK 0x2000
#define TT_ROCC_SIMPLE_CMD_BUF_MISC_SCATTER_LIST_HAS_SIZE_SHIFT 13

#define TT_ROCC_SIMPLE_CMD_BUF_MISC_SCATTER_LIST_HAS_XY_MASK 0x4000
#define TT_ROCC_SIMPLE_CMD_BUF_MISC_SCATTER_LIST_HAS_XY_SHIFT 14

#define TT_ROCC_SIMPLE_CMD_BUF_MISC_L1_ACCUM_EN_MASK 0x8000
#define TT_ROCC_SIMPLE_CMD_BUF_MISC_L1_ACCUM_EN_SHIFT 15

#define TT_ROCC_SIMPLE_CMD_BUF_MISC_IDMA_EN_MASK 0x10000
#define TT_ROCC_SIMPLE_CMD_BUF_MISC_IDMA_EN_SHIFT 16

#define TT_ROCC_SIMPLE_CMD_BUF_MISC_FORCE_DIM_ROUTING_MASK 0x20000
#define TT_ROCC_SIMPLE_CMD_BUF_MISC_FORCE_DIM_ROUTING_SHIFT 17

#define TT_ROCC_SIMPLE_CMD_BUF_MISC_PATH_RES_DISABLE_MASK 0x40000
#define TT_ROCC_SIMPLE_CMD_BUF_MISC_PATH_RES_DISABLE_SHIFT 18

#define TT_ROCC_SIMPLE_CMD_BUF_PER_TR_ID_IE_0_IRQ_PER_TR_ID_ZERO_IE_MASK 0xFFFFFFFF
#define TT_ROCC_SIMPLE_CMD_BUF_PER_TR_ID_IE_0_IRQ_PER_TR_ID_ZERO_IE_SHIFT 0

#define TT_ROCC_SIMPLE_CMD_BUF_PER_TR_ID_IE_0_IRQ_PER_TR_ID_WR_COUNT_ZERO_IE_MASK 0xFFFFFFFF00000000
#define TT_ROCC_SIMPLE_CMD_BUF_PER_TR_ID_IE_0_IRQ_PER_TR_ID_WR_COUNT_ZERO_IE_SHIFT 32

#define TT_ROCC_SIMPLE_CMD_BUF_PER_TR_ID_IE_1_IRQ_PER_TR_ID_IDMA_ZERO_IE_MASK 0xFFFFFFFF
#define TT_ROCC_SIMPLE_CMD_BUF_PER_TR_ID_IE_1_IRQ_PER_TR_ID_IDMA_ZERO_IE_SHIFT 0

#define TT_ROCC_SIMPLE_CMD_BUF_PER_TR_ID_IE_1_IRQ_PER_TR_ID_TILES_TO_PROCESS_IE_MASK 0xFFFFFFFF00000000
#define TT_ROCC_SIMPLE_CMD_BUF_PER_TR_ID_IE_1_IRQ_PER_TR_ID_TILES_TO_PROCESS_IE_SHIFT 32

#define TT_ROCC_SIMPLE_CMD_BUF_PER_TR_ID_IE_2_IRQ_PER_TR_ID_WR_TILES_TO_PROCESS_IE_MASK 0xFFFFFFFF
#define TT_ROCC_SIMPLE_CMD_BUF_PER_TR_ID_IE_2_IRQ_PER_TR_ID_WR_TILES_TO_PROCESS_IE_SHIFT 0

#define TT_ROCC_SIMPLE_CMD_BUF_PER_TR_ID_IE_2_IRQ_PER_TR_ID_IDMA_TILES_TO_PROCESS_IE_MASK 0xFFFFFFFF00000000
#define TT_ROCC_SIMPLE_CMD_BUF_PER_TR_ID_IE_2_IRQ_PER_TR_ID_IDMA_TILES_TO_PROCESS_IE_SHIFT 32

#define TT_ROCC_SIMPLE_CMD_BUF_PER_TR_ID_IP_0_IRQ_PER_TR_ID_ZERO_IP_MASK 0xFFFFFFFF
#define TT_ROCC_SIMPLE_CMD_BUF_PER_TR_ID_IP_0_IRQ_PER_TR_ID_ZERO_IP_SHIFT 0

#define TT_ROCC_SIMPLE_CMD_BUF_PER_TR_ID_IP_0_IRQ_PER_TR_ID_WR_COUNT_ZERO_IP_MASK 0xFFFFFFFF00000000
#define TT_ROCC_SIMPLE_CMD_BUF_PER_TR_ID_IP_0_IRQ_PER_TR_ID_WR_COUNT_ZERO_IP_SHIFT 32

#define TT_ROCC_SIMPLE_CMD_BUF_PER_TR_ID_IP_1_IRQ_PER_TR_ID_IDMA_ZERO_IP_MASK 0xFFFFFFFF
#define TT_ROCC_SIMPLE_CMD_BUF_PER_TR_ID_IP_1_IRQ_PER_TR_ID_IDMA_ZERO_IP_SHIFT 0

#define TT_ROCC_SIMPLE_CMD_BUF_PER_TR_ID_IP_1_IRQ_PER_TR_ID_TILES_TO_PROCESS_IP_MASK 0xFFFFFFFF00000000
#define TT_ROCC_SIMPLE_CMD_BUF_PER_TR_ID_IP_1_IRQ_PER_TR_ID_TILES_TO_PROCESS_IP_SHIFT 32

#define TT_ROCC_SIMPLE_CMD_BUF_PER_TR_ID_IP_2_IRQ_PER_TR_ID_WR_TILES_TO_PROCESS_IP_MASK 0xFFFFFFFF
#define TT_ROCC_SIMPLE_CMD_BUF_PER_TR_ID_IP_2_IRQ_PER_TR_ID_WR_TILES_TO_PROCESS_IP_SHIFT 0

#define TT_ROCC_SIMPLE_CMD_BUF_PER_TR_ID_IP_2_IRQ_PER_TR_ID_IDMA_TILES_TO_PROCESS_IP_MASK 0xFFFFFFFF00000000
#define TT_ROCC_SIMPLE_CMD_BUF_PER_TR_ID_IP_2_IRQ_PER_TR_ID_IDMA_TILES_TO_PROCESS_IP_SHIFT 32

#define TT_DEBUG_MODULE_APB_DATA_DMI_DATA_0_MASK 0xFF
#define TT_DEBUG_MODULE_APB_DATA_DMI_DATA_0_SHIFT 0

#define TT_DEBUG_MODULE_APB_DATA_DMI_DATA_1_MASK 0xFF00
#define TT_DEBUG_MODULE_APB_DATA_DMI_DATA_1_SHIFT 8

#define TT_DEBUG_MODULE_APB_DATA_DMI_DATA_2_MASK 0xFF0000
#define TT_DEBUG_MODULE_APB_DATA_DMI_DATA_2_SHIFT 16

#define TT_DEBUG_MODULE_APB_DATA_DMI_DATA_3_MASK 0xFF000000
#define TT_DEBUG_MODULE_APB_DATA_DMI_DATA_3_SHIFT 24

#define TT_DEBUG_MODULE_APB_DATA_DMI_DATA_4_MASK 0xFF00000000
#define TT_DEBUG_MODULE_APB_DATA_DMI_DATA_4_SHIFT 32

#define TT_DEBUG_MODULE_APB_DATA_DMI_DATA_5_MASK 0xFF0000000000
#define TT_DEBUG_MODULE_APB_DATA_DMI_DATA_5_SHIFT 40

#define TT_DEBUG_MODULE_APB_DATA_DMI_DATA_6_MASK 0xFF000000000000
#define TT_DEBUG_MODULE_APB_DATA_DMI_DATA_6_SHIFT 48

#define TT_DEBUG_MODULE_APB_DATA_DMI_DATA_7_MASK 0xFF00000000000000
#define TT_DEBUG_MODULE_APB_DATA_DMI_DATA_7_SHIFT 56

#define TT_DEBUG_MODULE_APB_DATA_DMI_DATA_8_MASK 0xFF0000000000000000
#define TT_DEBUG_MODULE_APB_DATA_DMI_DATA_8_SHIFT 64

#define TT_DEBUG_MODULE_APB_DATA_DMI_DATA_9_MASK 0xFF000000000000000000
#define TT_DEBUG_MODULE_APB_DATA_DMI_DATA_9_SHIFT 72

#define TT_DEBUG_MODULE_APB_DATA_DMI_DATA_10_MASK 0xFF00000000000000000000
#define TT_DEBUG_MODULE_APB_DATA_DMI_DATA_10_SHIFT 80

#define TT_DEBUG_MODULE_APB_DATA_DMI_DATA_11_MASK 0xFF0000000000000000000000
#define TT_DEBUG_MODULE_APB_DATA_DMI_DATA_11_SHIFT 88

#define TT_DEBUG_MODULE_APB_DATA_DMI_DATA_12_MASK 0xFF000000000000000000000000
#define TT_DEBUG_MODULE_APB_DATA_DMI_DATA_12_SHIFT 96

#define TT_DEBUG_MODULE_APB_DATA_DMI_DATA_13_MASK 0xFF00000000000000000000000000
#define TT_DEBUG_MODULE_APB_DATA_DMI_DATA_13_SHIFT 104

#define TT_DEBUG_MODULE_APB_DATA_DMI_DATA_14_MASK 0xFF0000000000000000000000000000
#define TT_DEBUG_MODULE_APB_DATA_DMI_DATA_14_SHIFT 112

#define TT_DEBUG_MODULE_APB_DATA_DMI_DATA_15_MASK 0xFF000000000000000000000000000000
#define TT_DEBUG_MODULE_APB_DATA_DMI_DATA_15_SHIFT 120

#define TT_DEBUG_MODULE_APB_DMCONTROL_DMACTIVE_MASK 0x1
#define TT_DEBUG_MODULE_APB_DMCONTROL_DMACTIVE_SHIFT 0

#define TT_DEBUG_MODULE_APB_DMCONTROL_NDMRESET_MASK 0x2
#define TT_DEBUG_MODULE_APB_DMCONTROL_NDMRESET_SHIFT 1

#define TT_DEBUG_MODULE_APB_DMCONTROL_CLRRESETHALTREQ_MASK 0x4
#define TT_DEBUG_MODULE_APB_DMCONTROL_CLRRESETHALTREQ_SHIFT 2

#define TT_DEBUG_MODULE_APB_DMCONTROL_SETRESETHALTREQ_MASK 0x8
#define TT_DEBUG_MODULE_APB_DMCONTROL_SETRESETHALTREQ_SHIFT 3

#define TT_DEBUG_MODULE_APB_DMCONTROL_RSVD_0_MASK 0xFFF0
#define TT_DEBUG_MODULE_APB_DMCONTROL_RSVD_0_SHIFT 4

#define TT_DEBUG_MODULE_APB_DMCONTROL_HARTSELLO_MASK 0x70000
#define TT_DEBUG_MODULE_APB_DMCONTROL_HARTSELLO_SHIFT 16

#define TT_DEBUG_MODULE_APB_DMCONTROL_RSVD_1_MASK 0x3F80000
#define TT_DEBUG_MODULE_APB_DMCONTROL_RSVD_1_SHIFT 19

#define TT_DEBUG_MODULE_APB_DMCONTROL_HASEL_MASK 0x4000000
#define TT_DEBUG_MODULE_APB_DMCONTROL_HASEL_SHIFT 26

#define TT_DEBUG_MODULE_APB_DMCONTROL_RSVD_2_MASK 0x8000000
#define TT_DEBUG_MODULE_APB_DMCONTROL_RSVD_2_SHIFT 27

#define TT_DEBUG_MODULE_APB_DMCONTROL_ACKHAVERESET_MASK 0x10000000
#define TT_DEBUG_MODULE_APB_DMCONTROL_ACKHAVERESET_SHIFT 28

#define TT_DEBUG_MODULE_APB_DMCONTROL_RSVD_3_MASK 0x20000000
#define TT_DEBUG_MODULE_APB_DMCONTROL_RSVD_3_SHIFT 29

#define TT_DEBUG_MODULE_APB_DMCONTROL_RESUMEREQ_MASK 0x40000000
#define TT_DEBUG_MODULE_APB_DMCONTROL_RESUMEREQ_SHIFT 30

#define TT_DEBUG_MODULE_APB_DMCONTROL_HALTREQ_MASK 0x80000000
#define TT_DEBUG_MODULE_APB_DMCONTROL_HALTREQ_SHIFT 31

#define TT_DEBUG_MODULE_APB_STATUS_DMI_DMSTATUS_VERSION_MASK 0xF
#define TT_DEBUG_MODULE_APB_STATUS_DMI_DMSTATUS_VERSION_SHIFT 0

#define TT_DEBUG_MODULE_APB_STATUS_DMI_DMSTATUS_CONFSTRPTRVALID_MASK 0x10
#define TT_DEBUG_MODULE_APB_STATUS_DMI_DMSTATUS_CONFSTRPTRVALID_SHIFT 4

#define TT_DEBUG_MODULE_APB_STATUS_DMI_DMSTATUS_HASRESETHALTREQ_MASK 0x20
#define TT_DEBUG_MODULE_APB_STATUS_DMI_DMSTATUS_HASRESETHALTREQ_SHIFT 5

#define TT_DEBUG_MODULE_APB_STATUS_DMI_DMSTATUS_AUTHBUSY_MASK 0x40
#define TT_DEBUG_MODULE_APB_STATUS_DMI_DMSTATUS_AUTHBUSY_SHIFT 6

#define TT_DEBUG_MODULE_APB_STATUS_DMI_DMSTATUS_AUTHENTICATED_MASK 0x80
#define TT_DEBUG_MODULE_APB_STATUS_DMI_DMSTATUS_AUTHENTICATED_SHIFT 7

#define TT_DEBUG_MODULE_APB_STATUS_DMI_DMSTATUS_ANYHALTED_MASK 0x100
#define TT_DEBUG_MODULE_APB_STATUS_DMI_DMSTATUS_ANYHALTED_SHIFT 8

#define TT_DEBUG_MODULE_APB_STATUS_DMI_DMSTATUS_ALLHALTED_MASK 0x200
#define TT_DEBUG_MODULE_APB_STATUS_DMI_DMSTATUS_ALLHALTED_SHIFT 9

#define TT_DEBUG_MODULE_APB_STATUS_DMI_DMSTATUS_ANYRUNNING_MASK 0x400
#define TT_DEBUG_MODULE_APB_STATUS_DMI_DMSTATUS_ANYRUNNING_SHIFT 10

#define TT_DEBUG_MODULE_APB_STATUS_DMI_DMSTATUS_ALLRUNNING_MASK 0x800
#define TT_DEBUG_MODULE_APB_STATUS_DMI_DMSTATUS_ALLRUNNING_SHIFT 11

#define TT_DEBUG_MODULE_APB_STATUS_DMI_DMSTATUS_ANYUNAVAIL_MASK 0x1000
#define TT_DEBUG_MODULE_APB_STATUS_DMI_DMSTATUS_ANYUNAVAIL_SHIFT 12

#define TT_DEBUG_MODULE_APB_STATUS_DMI_DMSTATUS_ALLUNAVAIL_MASK 0x2000
#define TT_DEBUG_MODULE_APB_STATUS_DMI_DMSTATUS_ALLUNAVAIL_SHIFT 13

#define TT_DEBUG_MODULE_APB_STATUS_DMI_DMSTATUS_ANYNONEXISTENT_MASK 0x4000
#define TT_DEBUG_MODULE_APB_STATUS_DMI_DMSTATUS_ANYNONEXISTENT_SHIFT 14

#define TT_DEBUG_MODULE_APB_STATUS_DMI_DMSTATUS_ALLNONEXISTENT_MASK 0x8000
#define TT_DEBUG_MODULE_APB_STATUS_DMI_DMSTATUS_ALLNONEXISTENT_SHIFT 15

#define TT_DEBUG_MODULE_APB_STATUS_DMI_DMSTATUS_ANYRESUMEACK_MASK 0x10000
#define TT_DEBUG_MODULE_APB_STATUS_DMI_DMSTATUS_ANYRESUMEACK_SHIFT 16

#define TT_DEBUG_MODULE_APB_STATUS_DMI_DMSTATUS_ALLRESUMEACK_MASK 0x20000
#define TT_DEBUG_MODULE_APB_STATUS_DMI_DMSTATUS_ALLRESUMEACK_SHIFT 17

#define TT_DEBUG_MODULE_APB_STATUS_DMI_DMSTATUS_ANYHAVERESET_MASK 0x40000
#define TT_DEBUG_MODULE_APB_STATUS_DMI_DMSTATUS_ANYHAVERESET_SHIFT 18

#define TT_DEBUG_MODULE_APB_STATUS_DMI_DMSTATUS_ALLHAVERESET_MASK 0x80000
#define TT_DEBUG_MODULE_APB_STATUS_DMI_DMSTATUS_ALLHAVERESET_SHIFT 19

#define TT_DEBUG_MODULE_APB_STATUS_DMI_DMSTATUS_RESERVED_MASK 0x300000
#define TT_DEBUG_MODULE_APB_STATUS_DMI_DMSTATUS_RESERVED_SHIFT 20

#define TT_DEBUG_MODULE_APB_STATUS_DMI_DMSTATUS_IMPEBREAK_MASK 0x400000
#define TT_DEBUG_MODULE_APB_STATUS_DMI_DMSTATUS_IMPEBREAK_SHIFT 22

#define TT_DEBUG_MODULE_APB_DMI_HARTINFO_DATAADDR_MASK 0xFFF
#define TT_DEBUG_MODULE_APB_DMI_HARTINFO_DATAADDR_SHIFT 0

#define TT_DEBUG_MODULE_APB_DMI_HARTINFO_DATASIZE_MASK 0xF000
#define TT_DEBUG_MODULE_APB_DMI_HARTINFO_DATASIZE_SHIFT 12

#define TT_DEBUG_MODULE_APB_DMI_HARTINFO_DATAACCESS_MASK 0x10000
#define TT_DEBUG_MODULE_APB_DMI_HARTINFO_DATAACCESS_SHIFT 16

#define TT_DEBUG_MODULE_APB_DMI_HARTINFO_RSVD_0_MASK 0xE0000
#define TT_DEBUG_MODULE_APB_DMI_HARTINFO_RSVD_0_SHIFT 17

#define TT_DEBUG_MODULE_APB_DMI_HARTINFO_NSCRATCH_MASK 0xF00000
#define TT_DEBUG_MODULE_APB_DMI_HARTINFO_NSCRATCH_SHIFT 20

#define TT_DEBUG_MODULE_APB_HALTSUMMARY1_DMI_HALTSUM1_MASK 0xFFFFFFFF
#define TT_DEBUG_MODULE_APB_HALTSUMMARY1_DMI_HALTSUM1_SHIFT 0

#define TT_DEBUG_MODULE_APB_HAWINDOW_HAWINDOW_MASK 0xFF
#define TT_DEBUG_MODULE_APB_HAWINDOW_HAWINDOW_SHIFT 0

#define TT_DEBUG_MODULE_APB_ABSTRACTS_DMI_ABSTRACTS_DATACOUNT_MASK 0xF
#define TT_DEBUG_MODULE_APB_ABSTRACTS_DMI_ABSTRACTS_DATACOUNT_SHIFT 0

#define TT_DEBUG_MODULE_APB_ABSTRACTS_DMI_ABSTRACTS_RESERVED1_MASK 0xF0
#define TT_DEBUG_MODULE_APB_ABSTRACTS_DMI_ABSTRACTS_RESERVED1_SHIFT 4

#define TT_DEBUG_MODULE_APB_ABSTRACTS_DMI_ABSTRACTS_CMDERR_MASK 0x700
#define TT_DEBUG_MODULE_APB_ABSTRACTS_DMI_ABSTRACTS_CMDERR_SHIFT 8

#define TT_DEBUG_MODULE_APB_ABSTRACTS_DMI_ABSTRACTS_RESERVED2_MASK 0x800
#define TT_DEBUG_MODULE_APB_ABSTRACTS_DMI_ABSTRACTS_RESERVED2_SHIFT 11

#define TT_DEBUG_MODULE_APB_ABSTRACTS_DMI_ABSTRACTS_BUSY_MASK 0x1000
#define TT_DEBUG_MODULE_APB_ABSTRACTS_DMI_ABSTRACTS_BUSY_SHIFT 12

#define TT_DEBUG_MODULE_APB_ABSTRACTS_DMI_ABSTRACTS_RESERVED3_MASK 0xFFE000
#define TT_DEBUG_MODULE_APB_ABSTRACTS_DMI_ABSTRACTS_RESERVED3_SHIFT 13

#define TT_DEBUG_MODULE_APB_ABSTRACTS_DMI_ABSTRACTS_PROGBUFSIZE_MASK 0x1F000000
#define TT_DEBUG_MODULE_APB_ABSTRACTS_DMI_ABSTRACTS_PROGBUFSIZE_SHIFT 24

#define TT_DEBUG_MODULE_APB_COMMAND_DMI_COMMAND_MASK 0xFFFFFFFF
#define TT_DEBUG_MODULE_APB_COMMAND_DMI_COMMAND_SHIFT 0

#define TT_DEBUG_MODULE_APB_ABSTRACTAUTO_DMI_ABSTRACTAUTO_EXECDATA_MASK 0xF
#define TT_DEBUG_MODULE_APB_ABSTRACTAUTO_DMI_ABSTRACTAUTO_EXECDATA_SHIFT 0

#define TT_DEBUG_MODULE_APB_ABSTRACTAUTO_DMI_ABSTRACTAUTO_RESERVED1_MASK 0xFFF0
#define TT_DEBUG_MODULE_APB_ABSTRACTAUTO_DMI_ABSTRACTAUTO_RESERVED1_SHIFT 4

#define TT_DEBUG_MODULE_APB_ABSTRACTAUTO_DMI_ABSTRACAUTO_EXECPROGBUF_MASK 0xFFFF0000
#define TT_DEBUG_MODULE_APB_ABSTRACTAUTO_DMI_ABSTRACAUTO_EXECPROGBUF_SHIFT 16

#define TT_DEBUG_MODULE_APB_STATUS2_DMI_DMCS2_HGSELECT_MASK 0x1
#define TT_DEBUG_MODULE_APB_STATUS2_DMI_DMCS2_HGSELECT_SHIFT 0

#define TT_DEBUG_MODULE_APB_STATUS2_DMI_DMCS2_HGWRITE_MASK 0x2
#define TT_DEBUG_MODULE_APB_STATUS2_DMI_DMCS2_HGWRITE_SHIFT 1

#define TT_DEBUG_MODULE_APB_STATUS2_DMI_DMCS2_HALTGROUP_MASK 0x7C
#define TT_DEBUG_MODULE_APB_STATUS2_DMI_DMCS2_HALTGROUP_SHIFT 2

#define TT_DEBUG_MODULE_APB_STATUS2_DMI_DMCS2_RESERVED_MASK 0x780
#define TT_DEBUG_MODULE_APB_STATUS2_DMI_DMCS2_RESERVED_SHIFT 7

#define TT_DEBUG_MODULE_APB_SBCS_SBCS_SBACCESS8_MASK 0x1
#define TT_DEBUG_MODULE_APB_SBCS_SBCS_SBACCESS8_SHIFT 0

#define TT_DEBUG_MODULE_APB_SBCS_SBCS_SBACCESS16_MASK 0x2
#define TT_DEBUG_MODULE_APB_SBCS_SBCS_SBACCESS16_SHIFT 1

#define TT_DEBUG_MODULE_APB_SBCS_SBCS_SBACCESS32_MASK 0x4
#define TT_DEBUG_MODULE_APB_SBCS_SBCS_SBACCESS32_SHIFT 2

#define TT_DEBUG_MODULE_APB_SBCS_SBCS_SBACCESS64_MASK 0x8
#define TT_DEBUG_MODULE_APB_SBCS_SBCS_SBACCESS64_SHIFT 3

#define TT_DEBUG_MODULE_APB_SBCS_SBCS_SBACCESS128_MASK 0x10
#define TT_DEBUG_MODULE_APB_SBCS_SBCS_SBACCESS128_SHIFT 4

#define TT_DEBUG_MODULE_APB_SBCS_SBCS_SBASIZE_MASK 0xFE0
#define TT_DEBUG_MODULE_APB_SBCS_SBCS_SBASIZE_SHIFT 5

#define TT_DEBUG_MODULE_APB_SBCS_SBCS_SBERROR_MASK 0x3000
#define TT_DEBUG_MODULE_APB_SBCS_SBCS_SBERROR_SHIFT 12

#define TT_DEBUG_MODULE_APB_SBCS_SBCS_SBREADONDATA_MASK 0x8000
#define TT_DEBUG_MODULE_APB_SBCS_SBCS_SBREADONDATA_SHIFT 15

#define TT_DEBUG_MODULE_APB_SBCS_SBCS_SBAUTOINCREMENT_MASK 0x10000
#define TT_DEBUG_MODULE_APB_SBCS_SBCS_SBAUTOINCREMENT_SHIFT 16

#define TT_DEBUG_MODULE_APB_SBCS_SBCS_SBACCESS_MASK 0xE0000
#define TT_DEBUG_MODULE_APB_SBCS_SBCS_SBACCESS_SHIFT 17

#define TT_DEBUG_MODULE_APB_SBCS_SBCS_SBREADONADDR_MASK 0x100000
#define TT_DEBUG_MODULE_APB_SBCS_SBCS_SBREADONADDR_SHIFT 20

#define TT_DEBUG_MODULE_APB_SBCS_SBCS_SBBUSY_MASK 0x200000
#define TT_DEBUG_MODULE_APB_SBCS_SBCS_SBBUSY_SHIFT 21

#define TT_DEBUG_MODULE_APB_SBCS_SBCS_SBBUSYERROR_MASK 0x400000
#define TT_DEBUG_MODULE_APB_SBCS_SBCS_SBBUSYERROR_SHIFT 22

#define TT_DEBUG_MODULE_APB_SBCS_SBCS_RESERVED_MASK 0x1F800000
#define TT_DEBUG_MODULE_APB_SBCS_SBCS_RESERVED_SHIFT 23

#define TT_DEBUG_MODULE_APB_SBCS_SBCS_SBVERSION_MASK 0xE0000000
#define TT_DEBUG_MODULE_APB_SBCS_SBCS_SBVERSION_SHIFT 29

#define TT_DEBUG_MODULE_APB_SBADDR0_DMI_SBADDR0_MASK 0xFFFFFFFF
#define TT_DEBUG_MODULE_APB_SBADDR0_DMI_SBADDR0_SHIFT 0

#define TT_DEBUG_MODULE_APB_SBADDR1_DMI_SBADDR1_MASK 0xFFFFFFFF
#define TT_DEBUG_MODULE_APB_SBADDR1_DMI_SBADDR1_SHIFT 0

#define TT_DEBUG_MODULE_APB_SBDATA0_DMI_SBDATA0_MASK 0xFFFFFFFF
#define TT_DEBUG_MODULE_APB_SBDATA0_DMI_SBDATA0_SHIFT 0

#define TT_DEBUG_MODULE_APB_SBDATA1_DMI_SBDATA1_MASK 0xFFFFFFFF
#define TT_DEBUG_MODULE_APB_SBDATA1_DMI_SBDATA1_SHIFT 0

#define TT_DEBUG_MODULE_APB_HALTSUMMARY0_DMI_HALTSUM1_MASK 0xFFFFFFFF
#define TT_DEBUG_MODULE_APB_HALTSUMMARY0_DMI_HALTSUM1_SHIFT 0

#define SMN_MST_COMMON_BLOCK_SMN_MST_CTRL_QUEUE_FLUSH_MASK 0x1
#define SMN_MST_COMMON_BLOCK_SMN_MST_CTRL_QUEUE_FLUSH_SHIFT 0

#define SMN_MST_COMMON_BLOCK_SMN_MST_CTRL_QUEUE_OVER_UNDERFLOW_EN_MASK 0x10
#define SMN_MST_COMMON_BLOCK_SMN_MST_CTRL_QUEUE_OVER_UNDERFLOW_EN_SHIFT 4

#define SMN_MST_COMMON_BLOCK_SMN_MST_CTRL_TOKEN_HW_REQ_EN_MASK 0x100
#define SMN_MST_COMMON_BLOCK_SMN_MST_CTRL_TOKEN_HW_REQ_EN_SHIFT 8

#define SMN_MST_COMMON_BLOCK_SMN_MST_CTRL_SMN_DBG_EN_MASK 0x10000
#define SMN_MST_COMMON_BLOCK_SMN_MST_CTRL_SMN_DBG_EN_SHIFT 16

#define SMN_MST_COMMON_BLOCK_SMN_MST_CTRL_STATUS_CLEAR_MASK 0x1000000
#define SMN_MST_COMMON_BLOCK_SMN_MST_CTRL_STATUS_CLEAR_SHIFT 24

#define SMN_MST_COMMON_BLOCK_SMN_MST_CTRL_HALT_ON_ERROR_EN_MASK 0x100000000
#define SMN_MST_COMMON_BLOCK_SMN_MST_CTRL_HALT_ON_ERROR_EN_SHIFT 32

#define SMN_MST_COMMON_BLOCK_SMN_MST_CMD_TIMEOUT_VAL_MASK 0xFFFFFFFF
#define SMN_MST_COMMON_BLOCK_SMN_MST_CMD_TIMEOUT_VAL_SHIFT 0

#define SMN_MST_COMMON_BLOCK_SMN_MST_CMD_TIMEOUT_ENABLE_MASK 0x100000000
#define SMN_MST_COMMON_BLOCK_SMN_MST_CMD_TIMEOUT_ENABLE_SHIFT 32

#define SMN_MST_COMMON_BLOCK_SMN_MST_RESP_TIMEOUT_VAL_MASK 0xFFFFFFFF
#define SMN_MST_COMMON_BLOCK_SMN_MST_RESP_TIMEOUT_VAL_SHIFT 0

#define SMN_MST_COMMON_BLOCK_SMN_MST_RESP_TIMEOUT_ENABLE_MASK 0x100000000
#define SMN_MST_COMMON_BLOCK_SMN_MST_RESP_TIMEOUT_ENABLE_SHIFT 32

#define SMN_MST_COMMON_BLOCK_SMN_MST_RESP_INT_THD_VAL_MASK 0x7
#define SMN_MST_COMMON_BLOCK_SMN_MST_RESP_INT_THD_VAL_SHIFT 0

#define SMN_MST_COMMON_BLOCK_SMN_MST_STATUS_COMMAND_FSM_MASK 0x7
#define SMN_MST_COMMON_BLOCK_SMN_MST_STATUS_COMMAND_FSM_SHIFT 0

#define SMN_MST_COMMON_BLOCK_SMN_MST_STATUS_RESP_FSM_MASK 0x70
#define SMN_MST_COMMON_BLOCK_SMN_MST_STATUS_RESP_FSM_SHIFT 4

#define SMN_MST_COMMON_BLOCK_SMN_MST_CMD_DESC_QUEUE_STATUS_FULL_MASK 0x1
#define SMN_MST_COMMON_BLOCK_SMN_MST_CMD_DESC_QUEUE_STATUS_FULL_SHIFT 0

#define SMN_MST_COMMON_BLOCK_SMN_MST_CMD_DESC_QUEUE_STATUS_EMPTY_MASK 0x2
#define SMN_MST_COMMON_BLOCK_SMN_MST_CMD_DESC_QUEUE_STATUS_EMPTY_SHIFT 1

#define SMN_MST_COMMON_BLOCK_SMN_MST_CMD_DESC_QUEUE_STATUS_OVERFLOW_MASK 0x4
#define SMN_MST_COMMON_BLOCK_SMN_MST_CMD_DESC_QUEUE_STATUS_OVERFLOW_SHIFT 2

#define SMN_MST_COMMON_BLOCK_SMN_MST_CMD_DESC_QUEUE_STATUS_COUNT_MASK 0xF000
#define SMN_MST_COMMON_BLOCK_SMN_MST_CMD_DESC_QUEUE_STATUS_COUNT_SHIFT 12

#define SMN_MST_COMMON_BLOCK_SMN_MST_CMD_DATA_QUEUE_STATUS_FULL_MASK 0x1
#define SMN_MST_COMMON_BLOCK_SMN_MST_CMD_DATA_QUEUE_STATUS_FULL_SHIFT 0

#define SMN_MST_COMMON_BLOCK_SMN_MST_CMD_DATA_QUEUE_STATUS_EMPTY_MASK 0x2
#define SMN_MST_COMMON_BLOCK_SMN_MST_CMD_DATA_QUEUE_STATUS_EMPTY_SHIFT 1

#define SMN_MST_COMMON_BLOCK_SMN_MST_CMD_DATA_QUEUE_STATUS_OVERFLOW_MASK 0x4
#define SMN_MST_COMMON_BLOCK_SMN_MST_CMD_DATA_QUEUE_STATUS_OVERFLOW_SHIFT 2

#define SMN_MST_COMMON_BLOCK_SMN_MST_CMD_DATA_QUEUE_STATUS_COUNT_MASK 0xF800
#define SMN_MST_COMMON_BLOCK_SMN_MST_CMD_DATA_QUEUE_STATUS_COUNT_SHIFT 11

#define SMN_MST_COMMON_BLOCK_SMN_MST_RESP_DESC_QUEUE_STATUS_FULL_MASK 0x1
#define SMN_MST_COMMON_BLOCK_SMN_MST_RESP_DESC_QUEUE_STATUS_FULL_SHIFT 0

#define SMN_MST_COMMON_BLOCK_SMN_MST_RESP_DESC_QUEUE_STATUS_EMPTY_MASK 0x2
#define SMN_MST_COMMON_BLOCK_SMN_MST_RESP_DESC_QUEUE_STATUS_EMPTY_SHIFT 1

#define SMN_MST_COMMON_BLOCK_SMN_MST_RESP_DESC_QUEUE_STATUS_UNDERFLOW_MASK 0x4
#define SMN_MST_COMMON_BLOCK_SMN_MST_RESP_DESC_QUEUE_STATUS_UNDERFLOW_SHIFT 2

#define SMN_MST_COMMON_BLOCK_SMN_MST_RESP_DESC_QUEUE_STATUS_COUNT_MASK 0xF000
#define SMN_MST_COMMON_BLOCK_SMN_MST_RESP_DESC_QUEUE_STATUS_COUNT_SHIFT 12

#define SMN_MST_COMMON_BLOCK_SMN_MST_RESP_DATA_QUEUE_STATUS_FULL_MASK 0x1
#define SMN_MST_COMMON_BLOCK_SMN_MST_RESP_DATA_QUEUE_STATUS_FULL_SHIFT 0

#define SMN_MST_COMMON_BLOCK_SMN_MST_RESP_DATA_QUEUE_STATUS_EMPTY_MASK 0x2
#define SMN_MST_COMMON_BLOCK_SMN_MST_RESP_DATA_QUEUE_STATUS_EMPTY_SHIFT 1

#define SMN_MST_COMMON_BLOCK_SMN_MST_RESP_DATA_QUEUE_STATUS_UNDERFLOW_MASK 0x4
#define SMN_MST_COMMON_BLOCK_SMN_MST_RESP_DATA_QUEUE_STATUS_UNDERFLOW_SHIFT 2

#define SMN_MST_COMMON_BLOCK_SMN_MST_RESP_DATA_QUEUE_STATUS_COUNT_MASK 0xF800
#define SMN_MST_COMMON_BLOCK_SMN_MST_RESP_DATA_QUEUE_STATUS_COUNT_SHIFT 11

#define SMN_MST_COMMON_BLOCK_SMN_MST_OUTST_DESC_QUEUE_STATUS_FULL_MASK 0x1
#define SMN_MST_COMMON_BLOCK_SMN_MST_OUTST_DESC_QUEUE_STATUS_FULL_SHIFT 0

#define SMN_MST_COMMON_BLOCK_SMN_MST_OUTST_DESC_QUEUE_STATUS_EMPTY_MASK 0x2
#define SMN_MST_COMMON_BLOCK_SMN_MST_OUTST_DESC_QUEUE_STATUS_EMPTY_SHIFT 1

#define SMN_MST_COMMON_BLOCK_SMN_MST_OUTST_DESC_QUEUE_STATUS_COUNT_MASK 0xFF00
#define SMN_MST_COMMON_BLOCK_SMN_MST_OUTST_DESC_QUEUE_STATUS_COUNT_SHIFT 8

#define SMN_MST_COMMON_BLOCK_SMN_MST_ERROR_STATUS_FRAME_ID_MASK 0x1
#define SMN_MST_COMMON_BLOCK_SMN_MST_ERROR_STATUS_FRAME_ID_SHIFT 0

#define SMN_MST_COMMON_BLOCK_SMN_MST_ERROR_STATUS_SRC_ID_MASK 0x2
#define SMN_MST_COMMON_BLOCK_SMN_MST_ERROR_STATUS_SRC_ID_SHIFT 1

#define SMN_MST_COMMON_BLOCK_SMN_MST_ERROR_STATUS_DST_ID_MASK 0x4
#define SMN_MST_COMMON_BLOCK_SMN_MST_ERROR_STATUS_DST_ID_SHIFT 2

#define SMN_MST_COMMON_BLOCK_SMN_MST_ERROR_STATUS_TARGET_ID_MASK 0x8
#define SMN_MST_COMMON_BLOCK_SMN_MST_ERROR_STATUS_TARGET_ID_SHIFT 3

#define SMN_MST_COMMON_BLOCK_SMN_MST_ERROR_STATUS_ADDR_MODE_MASK 0x10
#define SMN_MST_COMMON_BLOCK_SMN_MST_ERROR_STATUS_ADDR_MODE_SHIFT 4

#define SMN_MST_COMMON_BLOCK_SMN_MST_ERROR_STATUS_CMD_MASK 0x20
#define SMN_MST_COMMON_BLOCK_SMN_MST_ERROR_STATUS_CMD_SHIFT 5

#define SMN_MST_COMMON_BLOCK_SMN_MST_ERROR_STATUS_CMD_FLAG_MASK 0x40
#define SMN_MST_COMMON_BLOCK_SMN_MST_ERROR_STATUS_CMD_FLAG_SHIFT 6

#define SMN_MST_COMMON_BLOCK_SMN_MST_ERROR_STATUS_DATA_SIZE_MASK 0x80
#define SMN_MST_COMMON_BLOCK_SMN_MST_ERROR_STATUS_DATA_SIZE_SHIFT 7

#define SMN_MST_COMMON_BLOCK_SMN_MST_ERROR_STATUS_ADDRESS_MASK 0x100
#define SMN_MST_COMMON_BLOCK_SMN_MST_ERROR_STATUS_ADDRESS_SHIFT 8

#define SMN_MST_COMMON_BLOCK_SMN_MST_ERROR_STATUS_FRAME_STATUS_MASK 0x200
#define SMN_MST_COMMON_BLOCK_SMN_MST_ERROR_STATUS_FRAME_STATUS_SHIFT 9

#define SMN_MST_COMMON_BLOCK_SMN_MST_ERROR_STATUS_RESP_CNT_MASK 0x400
#define SMN_MST_COMMON_BLOCK_SMN_MST_ERROR_STATUS_RESP_CNT_SHIFT 10

#define SMN_MST_COMMON_BLOCK_SMN_MST_EXP_DESC_HDR_FRAME_ID_MASK 0xFF
#define SMN_MST_COMMON_BLOCK_SMN_MST_EXP_DESC_HDR_FRAME_ID_SHIFT 0

#define SMN_MST_COMMON_BLOCK_SMN_MST_EXP_DESC_HDR_HDR_FLAGS_MASK 0xF00
#define SMN_MST_COMMON_BLOCK_SMN_MST_EXP_DESC_HDR_HDR_FLAGS_SHIFT 8

#define SMN_MST_COMMON_BLOCK_SMN_MST_EXP_DESC_HDR_ADDR_MODE_MASK 0xF00000
#define SMN_MST_COMMON_BLOCK_SMN_MST_EXP_DESC_HDR_ADDR_MODE_SHIFT 20

#define SMN_MST_COMMON_BLOCK_SMN_MST_EXP_DESC_HDR_TARGET_TYPE_MASK 0xF000000
#define SMN_MST_COMMON_BLOCK_SMN_MST_EXP_DESC_HDR_TARGET_TYPE_SHIFT 24

#define SMN_MST_COMMON_BLOCK_SMN_MST_EXP_DESC_HDR_X_SRC_MASK 0x3F0000000
#define SMN_MST_COMMON_BLOCK_SMN_MST_EXP_DESC_HDR_X_SRC_SHIFT 28

#define SMN_MST_COMMON_BLOCK_SMN_MST_EXP_DESC_HDR_Y_SRC_MASK 0xFC00000000
#define SMN_MST_COMMON_BLOCK_SMN_MST_EXP_DESC_HDR_Y_SRC_SHIFT 34

#define SMN_MST_COMMON_BLOCK_SMN_MST_EXP_DESC_HDR_X_DST_START_MASK 0x3F0000000000
#define SMN_MST_COMMON_BLOCK_SMN_MST_EXP_DESC_HDR_X_DST_START_SHIFT 40

#define SMN_MST_COMMON_BLOCK_SMN_MST_EXP_DESC_HDR_Y_DST_START_MASK 0xFC00000000000
#define SMN_MST_COMMON_BLOCK_SMN_MST_EXP_DESC_HDR_Y_DST_START_SHIFT 46

#define SMN_MST_COMMON_BLOCK_SMN_MST_EXP_DESC_HDR_X_DST_END_MASK 0x3F0000000000000
#define SMN_MST_COMMON_BLOCK_SMN_MST_EXP_DESC_HDR_X_DST_END_SHIFT 52

#define SMN_MST_COMMON_BLOCK_SMN_MST_EXP_DESC_HDR_Y_DST_END_MASK 0xFC00000000000000
#define SMN_MST_COMMON_BLOCK_SMN_MST_EXP_DESC_HDR_Y_DST_END_SHIFT 58

#define SMN_MST_COMMON_BLOCK_SMN_MST_EXP_DESC_CMD_CMD_MASK 0xF
#define SMN_MST_COMMON_BLOCK_SMN_MST_EXP_DESC_CMD_CMD_SHIFT 0

#define SMN_MST_COMMON_BLOCK_SMN_MST_EXP_DESC_CMD_CMD_FLAGS_MASK 0xF0
#define SMN_MST_COMMON_BLOCK_SMN_MST_EXP_DESC_CMD_CMD_FLAGS_SHIFT 4

#define SMN_MST_COMMON_BLOCK_SMN_MST_EXP_DESC_CMD_DATA_SIZE_MASK 0xFFF00
#define SMN_MST_COMMON_BLOCK_SMN_MST_EXP_DESC_CMD_DATA_SIZE_SHIFT 8

#define SMN_MST_COMMON_BLOCK_SMN_MST_EXP_DESC_ADDR_ADDR_MASK 0x3FFFFFFFFF
#define SMN_MST_COMMON_BLOCK_SMN_MST_EXP_DESC_ADDR_ADDR_SHIFT 0

#define SMN_MST_COMMON_BLOCK_SMN_MST_EXP_DESC_EOF_STATUS_MASK 0xFF
#define SMN_MST_COMMON_BLOCK_SMN_MST_EXP_DESC_EOF_STATUS_SHIFT 0

#define SMN_MST_COMMON_BLOCK_SMN_MST_EXP_DESC_EOF_X_STATUS_MASK 0x3F00
#define SMN_MST_COMMON_BLOCK_SMN_MST_EXP_DESC_EOF_X_STATUS_SHIFT 8

#define SMN_MST_COMMON_BLOCK_SMN_MST_EXP_DESC_EOF_Y_STATUS_MASK 0xFC000
#define SMN_MST_COMMON_BLOCK_SMN_MST_EXP_DESC_EOF_Y_STATUS_SHIFT 14

#define SMN_MST_COMMON_BLOCK_SMN_MST_EXP_DESC_EOF_RESP_CNT_MASK 0xFF00000
#define SMN_MST_COMMON_BLOCK_SMN_MST_EXP_DESC_EOF_RESP_CNT_SHIFT 20

#define SMN_MST_COMMON_BLOCK_SMN_MST_RECVD_DESC_HDR_FRAME_ID_MASK 0xFF
#define SMN_MST_COMMON_BLOCK_SMN_MST_RECVD_DESC_HDR_FRAME_ID_SHIFT 0

#define SMN_MST_COMMON_BLOCK_SMN_MST_RECVD_DESC_HDR_HDR_FLAGS_MASK 0xF00
#define SMN_MST_COMMON_BLOCK_SMN_MST_RECVD_DESC_HDR_HDR_FLAGS_SHIFT 8

#define SMN_MST_COMMON_BLOCK_SMN_MST_RECVD_DESC_HDR_ADDR_MODE_MASK 0xF00000
#define SMN_MST_COMMON_BLOCK_SMN_MST_RECVD_DESC_HDR_ADDR_MODE_SHIFT 20

#define SMN_MST_COMMON_BLOCK_SMN_MST_RECVD_DESC_HDR_TARGET_TYPE_MASK 0xF000000
#define SMN_MST_COMMON_BLOCK_SMN_MST_RECVD_DESC_HDR_TARGET_TYPE_SHIFT 24

#define SMN_MST_COMMON_BLOCK_SMN_MST_RECVD_DESC_HDR_X_SRC_MASK 0x3F0000000
#define SMN_MST_COMMON_BLOCK_SMN_MST_RECVD_DESC_HDR_X_SRC_SHIFT 28

#define SMN_MST_COMMON_BLOCK_SMN_MST_RECVD_DESC_HDR_Y_SRC_MASK 0xFC00000000
#define SMN_MST_COMMON_BLOCK_SMN_MST_RECVD_DESC_HDR_Y_SRC_SHIFT 34

#define SMN_MST_COMMON_BLOCK_SMN_MST_RECVD_DESC_HDR_X_DST_START_MASK 0x3F0000000000
#define SMN_MST_COMMON_BLOCK_SMN_MST_RECVD_DESC_HDR_X_DST_START_SHIFT 40

#define SMN_MST_COMMON_BLOCK_SMN_MST_RECVD_DESC_HDR_Y_DST_START_MASK 0xFC00000000000
#define SMN_MST_COMMON_BLOCK_SMN_MST_RECVD_DESC_HDR_Y_DST_START_SHIFT 46

#define SMN_MST_COMMON_BLOCK_SMN_MST_RECVD_DESC_HDR_X_DST_END_MASK 0x3F0000000000000
#define SMN_MST_COMMON_BLOCK_SMN_MST_RECVD_DESC_HDR_X_DST_END_SHIFT 52

#define SMN_MST_COMMON_BLOCK_SMN_MST_RECVD_DESC_HDR_Y_DST_END_MASK 0xFC00000000000000
#define SMN_MST_COMMON_BLOCK_SMN_MST_RECVD_DESC_HDR_Y_DST_END_SHIFT 58

#define SMN_MST_COMMON_BLOCK_SMN_MST_RECVD_DESC_CMD_CMD_MASK 0xF
#define SMN_MST_COMMON_BLOCK_SMN_MST_RECVD_DESC_CMD_CMD_SHIFT 0

#define SMN_MST_COMMON_BLOCK_SMN_MST_RECVD_DESC_CMD_CMD_FLAGS_MASK 0xF0
#define SMN_MST_COMMON_BLOCK_SMN_MST_RECVD_DESC_CMD_CMD_FLAGS_SHIFT 4

#define SMN_MST_COMMON_BLOCK_SMN_MST_RECVD_DESC_CMD_DATA_SIZE_MASK 0xFFF00
#define SMN_MST_COMMON_BLOCK_SMN_MST_RECVD_DESC_CMD_DATA_SIZE_SHIFT 8

#define SMN_MST_COMMON_BLOCK_SMN_MST_RECVD_DESC_ADDR_ADDR_MASK 0x3FFFFFFFFF
#define SMN_MST_COMMON_BLOCK_SMN_MST_RECVD_DESC_ADDR_ADDR_SHIFT 0

#define SMN_MST_COMMON_BLOCK_SMN_MST_RECVD_DESC_EOF_STATUS_MASK 0xFF
#define SMN_MST_COMMON_BLOCK_SMN_MST_RECVD_DESC_EOF_STATUS_SHIFT 0

#define SMN_MST_COMMON_BLOCK_SMN_MST_RECVD_DESC_EOF_X_STATUS_MASK 0x3F00
#define SMN_MST_COMMON_BLOCK_SMN_MST_RECVD_DESC_EOF_X_STATUS_SHIFT 8

#define SMN_MST_COMMON_BLOCK_SMN_MST_RECVD_DESC_EOF_Y_STATUS_MASK 0xFC000
#define SMN_MST_COMMON_BLOCK_SMN_MST_RECVD_DESC_EOF_Y_STATUS_SHIFT 14

#define SMN_MST_COMMON_BLOCK_SMN_MST_RECVD_DESC_EOF_RESP_CNT_MASK 0xFF00000
#define SMN_MST_COMMON_BLOCK_SMN_MST_RECVD_DESC_EOF_RESP_CNT_SHIFT 20

#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_ENABLE_SMN_NETWORK_ERR_MASK 0x1
#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_ENABLE_SMN_NETWORK_ERR_SHIFT 0

#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_ENABLE_CMD_TIMEOUT_MASK 0x2
#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_ENABLE_CMD_TIMEOUT_SHIFT 1

#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_ENABLE_RESP_TIMEOUT_MASK 0x4
#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_ENABLE_RESP_TIMEOUT_SHIFT 2

#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_ENABLE_RESP_ERR_MASK 0x8
#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_ENABLE_RESP_ERR_SHIFT 3

#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_ENABLE_RESP_FRAME_MASK 0x10
#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_ENABLE_RESP_FRAME_SHIFT 4

#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_ENABLE_TOKEN_TIMEOUT_MASK 0x20
#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_ENABLE_TOKEN_TIMEOUT_SHIFT 5

#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_ENABLE_TOKEN_REQUEST_MASK 0x40
#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_ENABLE_TOKEN_REQUEST_SHIFT 6

#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_ENABLE_CMD_DESC_RDY_MASK 0x80
#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_ENABLE_CMD_DESC_RDY_SHIFT 7

#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_ENABLE_CMD_DATA_RDY_MASK 0x100
#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_ENABLE_CMD_DATA_RDY_SHIFT 8

#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_ENABLE_QUEUE_OVER_UNDERFLOW_MASK 0x200
#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_ENABLE_QUEUE_OVER_UNDERFLOW_SHIFT 9

#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_STATUS_SMN_NETWORK_ERR_MASK 0x1
#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_STATUS_SMN_NETWORK_ERR_SHIFT 0

#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_STATUS_CMD_TIMEOUT_MASK 0x2
#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_STATUS_CMD_TIMEOUT_SHIFT 1

#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_STATUS_RESP_TIMEOUT_MASK 0x4
#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_STATUS_RESP_TIMEOUT_SHIFT 2

#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_STATUS_RESP_ERR_MASK 0x8
#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_STATUS_RESP_ERR_SHIFT 3

#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_STATUS_RESP_FRAME_MASK 0x10
#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_STATUS_RESP_FRAME_SHIFT 4

#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_STATUS_TOKEN_TIMEOUT_MASK 0x20
#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_STATUS_TOKEN_TIMEOUT_SHIFT 5

#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_STATUS_TOKEN_REQUEST_MASK 0x40
#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_STATUS_TOKEN_REQUEST_SHIFT 6

#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_STATUS_CMD_DESC_RDY_MASK 0x80
#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_STATUS_CMD_DESC_RDY_SHIFT 7

#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_STATUS_CMD_DATA_RDY_MASK 0x100
#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_STATUS_CMD_DATA_RDY_SHIFT 8

#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_STATUS_QUEUE_OVER_UNDERFLOW_MASK 0x200
#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_STATUS_QUEUE_OVER_UNDERFLOW_SHIFT 9

#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_STATUS_RAW_SMN_NETWORK_ERR_MASK 0x1
#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_STATUS_RAW_SMN_NETWORK_ERR_SHIFT 0

#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_STATUS_RAW_CMD_TIMEOUT_MASK 0x2
#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_STATUS_RAW_CMD_TIMEOUT_SHIFT 1

#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_STATUS_RAW_RESP_TIMEOUT_MASK 0x4
#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_STATUS_RAW_RESP_TIMEOUT_SHIFT 2

#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_STATUS_RAW_RESP_ERR_MASK 0x8
#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_STATUS_RAW_RESP_ERR_SHIFT 3

#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_STATUS_RAW_RESP_FRAME_MASK 0x10
#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_STATUS_RAW_RESP_FRAME_SHIFT 4

#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_STATUS_RAW_TOKEN_TIMEOUT_MASK 0x20
#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_STATUS_RAW_TOKEN_TIMEOUT_SHIFT 5

#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_STATUS_RAW_TOKEN_REQUEST_MASK 0x40
#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_STATUS_RAW_TOKEN_REQUEST_SHIFT 6

#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_STATUS_RAW_CMD_DESC_RDY_MASK 0x80
#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_STATUS_RAW_CMD_DESC_RDY_SHIFT 7

#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_STATUS_RAW_CMD_DATA_RDY_MASK 0x100
#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_STATUS_RAW_CMD_DATA_RDY_SHIFT 8

#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_STATUS_RAW_QUEUE_OVER_UNDERFLOW_MASK 0x200
#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_STATUS_RAW_QUEUE_OVER_UNDERFLOW_SHIFT 9

#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_CLEAR_SMN_NETWORK_ERR_MASK 0x1
#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_CLEAR_SMN_NETWORK_ERR_SHIFT 0

#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_CLEAR_CMD_TIMEOUT_MASK 0x2
#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_CLEAR_CMD_TIMEOUT_SHIFT 1

#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_CLEAR_RESP_TIMEOUT_MASK 0x4
#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_CLEAR_RESP_TIMEOUT_SHIFT 2

#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_CLEAR_RESP_ERR_MASK 0x8
#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_CLEAR_RESP_ERR_SHIFT 3

#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_CLEAR_RESP_FRAME_MASK 0x10
#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_CLEAR_RESP_FRAME_SHIFT 4

#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_CLEAR_TOKEN_TIMEOUT_MASK 0x20
#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_CLEAR_TOKEN_TIMEOUT_SHIFT 5

#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_CLEAR_TOKEN_REQUEST_MASK 0x40
#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_CLEAR_TOKEN_REQUEST_SHIFT 6

#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_CLEAR_CMD_DESC_RDY_MASK 0x80
#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_CLEAR_CMD_DESC_RDY_SHIFT 7

#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_CLEAR_CMD_DATA_RDY_MASK 0x100
#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_CLEAR_CMD_DATA_RDY_SHIFT 8

#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_CLEAR_QUEUE_OVER_UNDERFLOW_MASK 0x200
#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_CLEAR_QUEUE_OVER_UNDERFLOW_SHIFT 9

#define SMN_MST_COMMON_BLOCK_SMN_FRAME_CNT_SENT_MASK 0xFFFFFFFF
#define SMN_MST_COMMON_BLOCK_SMN_FRAME_CNT_SENT_SHIFT 0

#define SMN_MST_COMMON_BLOCK_SMN_FRAME_CNT_RECEIVED_MASK 0xFFFFFFFF00000000
#define SMN_MST_COMMON_BLOCK_SMN_FRAME_CNT_RECEIVED_SHIFT 32

#define SMN_MST_COMMON_BLOCK_SMN_FRAME_ERR_CNT_VAL_MASK 0xFFFFFFFF
#define SMN_MST_COMMON_BLOCK_SMN_FRAME_ERR_CNT_VAL_SHIFT 0

#define SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_CONFIG_TIMER_TRIG_EN_MASK 0x1
#define SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_CONFIG_TIMER_TRIG_EN_SHIFT 0

#define SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_CONFIG_IDLE_TIMER_TRIG_EN_MASK 0x2
#define SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_CONFIG_IDLE_TIMER_TRIG_EN_SHIFT 1

#define SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_CONFIG_CNT_TRIG_EN_MASK 0x4
#define SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_CONFIG_CNT_TRIG_EN_SHIFT 2

#define SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_CONFIG_SW_TRIG_EN_MASK 0x8
#define SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_CONFIG_SW_TRIG_EN_SHIFT 3

#define SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_CONFIG_HW_REQ_EN_MASK 0x10
#define SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_CONFIG_HW_REQ_EN_SHIFT 4

#define SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_CONFIG_TOKEN_NUM_MASK 0xFF00
#define SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_CONFIG_TOKEN_NUM_SHIFT 8

#define SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_CONFIG_TOKEN_PER_MASTER_MASK 0xFF0000
#define SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_CONFIG_TOKEN_PER_MASTER_SHIFT 16

#define SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_TIMER_VAL_MASK 0xFFFFFFFF
#define SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_TIMER_VAL_SHIFT 0

#define SMN_MST_MAIN_BLOCK_SMN_MST_IDLE_TOKEN_TIMER_VAL_MASK 0xFFFFFFFF
#define SMN_MST_MAIN_BLOCK_SMN_MST_IDLE_TOKEN_TIMER_VAL_SHIFT 0

#define SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_COUNTER_VAL_MASK 0xFFFFFFFF
#define SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_COUNTER_VAL_SHIFT 0

#define SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_RETURN_TIMEOUT_VAL_MASK 0xFFFFFFFF
#define SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_RETURN_TIMEOUT_VAL_SHIFT 0

#define SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_SENT_CNT_VAL_MASK 0xFFFFFFFF
#define SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_SENT_CNT_VAL_SHIFT 0

#define SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_USED_CNT_VAL_MASK 0xFFFFFFFF
#define SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_USED_CNT_VAL_SHIFT 0

#define SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_REQ_CNT_VAL_MASK 0xFFFFFFFF
#define SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_REQ_CNT_VAL_SHIFT 0

#define SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_STATUS_FRAME_STATUS_MASK 0x3
#define SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_STATUS_FRAME_STATUS_SHIFT 0

#define SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_STATUS_TOKEN_REQUEST_MASK 0x4
#define SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_STATUS_TOKEN_REQUEST_SHIFT 2

#define SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_FRAME_CNT_VAL_MASK 0xFFFFFFFF
#define SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_FRAME_CNT_VAL_SHIFT 0

#define SMN_MST_MAIN_BLOCK_SMN_MST_NETWORK_ERR_DATA_MASK 0x1
#define SMN_MST_MAIN_BLOCK_SMN_MST_NETWORK_ERR_DATA_SHIFT 0

#define SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_MASK_TABLE_CFG_VALID_MASK 0x1
#define SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_MASK_TABLE_CFG_VALID_SHIFT 0

#define SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_MASK_TABLE_CFG_MASK_IDX_MASK 0x7E
#define SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_MASK_TABLE_CFG_MASK_IDX_SHIFT 1

#define SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_MASK_TABLE_CFG_EP_IDX_MASK 0x1F80
#define SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_MASK_TABLE_CFG_EP_IDX_SHIFT 7

#define SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_MASK_TABLE_CFG_EP_ID_WIDTH_MASK 0x7E000
#define SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_MASK_TABLE_CFG_EP_ID_WIDTH_SHIFT 13

#define SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_MASK_TABLE_CFG_EP_ID_OFFSET_MASK 0x3F80000
#define SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_MASK_TABLE_CFG_EP_ID_OFFSET_SHIFT 19

#define SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_MASK_TABLE_CFG_EP_ADDRESS_MASK 0x7FFFFFFFFC000000
#define SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_MASK_TABLE_CFG_EP_ADDRESS_SHIFT 26

#define SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_X_MASK 0x3F
#define SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_X_SHIFT 0

#define SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_Y_MASK 0xFC0
#define SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_Y_SHIFT 6

#define SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_ADDR_LOCAL_MASK 0x1000
#define SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_ADDR_LOCAL_SHIFT 12

#define SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_ERR_STS_ADDRESS_MASK 0x3FFFFFFFFF
#define SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_ERR_STS_ADDRESS_SHIFT 0

#define SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_ERR_STS_WR_ERR_MASK 0x4000000000
#define SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_ERR_STS_WR_ERR_SHIFT 38

#define SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_ERR_STS_RD_ERR_MASK 0x8000000000
#define SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_ERR_STS_RD_ERR_SHIFT 39

#define SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_ERR_STS_NO_MATCH_MASK 0x10000000000
#define SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_ERR_STS_NO_MATCH_SHIFT 40

#define SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_ERR_STS_MULTI_MATCH_MASK 0x20000000000
#define SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_ERR_STS_MULTI_MATCH_SHIFT 41

#define SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_CFG_POSTED_WRITE_MASK 0x1
#define SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_CFG_POSTED_WRITE_SHIFT 0

#define SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_CFG_BUFF_CMD_MASK 0x2
#define SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_CFG_BUFF_CMD_SHIFT 1

#define SMN_MST_CMD_BUF_SMN_MST_CMD_BUF_REG0_ADDR_MODE_MASK 0xF
#define SMN_MST_CMD_BUF_SMN_MST_CMD_BUF_REG0_ADDR_MODE_SHIFT 0

#define SMN_MST_CMD_BUF_SMN_MST_CMD_BUF_REG0_TARGET_TYPE_MASK 0xF0
#define SMN_MST_CMD_BUF_SMN_MST_CMD_BUF_REG0_TARGET_TYPE_SHIFT 4

#define SMN_MST_CMD_BUF_SMN_MST_CMD_BUF_REG0_X_DST_START_MASK 0x3F00
#define SMN_MST_CMD_BUF_SMN_MST_CMD_BUF_REG0_X_DST_START_SHIFT 8

#define SMN_MST_CMD_BUF_SMN_MST_CMD_BUF_REG0_Y_DST_START_MASK 0x3F0000
#define SMN_MST_CMD_BUF_SMN_MST_CMD_BUF_REG0_Y_DST_START_SHIFT 16

#define SMN_MST_CMD_BUF_SMN_MST_CMD_BUF_REG0_X_DST_END_MASK 0x3F000000
#define SMN_MST_CMD_BUF_SMN_MST_CMD_BUF_REG0_X_DST_END_SHIFT 24

#define SMN_MST_CMD_BUF_SMN_MST_CMD_BUF_REG0_Y_DST_END_MASK 0x3F00000000
#define SMN_MST_CMD_BUF_SMN_MST_CMD_BUF_REG0_Y_DST_END_SHIFT 32

#define SMN_MST_CMD_BUF_SMN_MST_CMD_BUF_REG0_CMD_MASK 0xF0000000000
#define SMN_MST_CMD_BUF_SMN_MST_CMD_BUF_REG0_CMD_SHIFT 40

#define SMN_MST_CMD_BUF_SMN_MST_CMD_BUF_REG0_CMD_FLAGS_MASK 0xF00000000000
#define SMN_MST_CMD_BUF_SMN_MST_CMD_BUF_REG0_CMD_FLAGS_SHIFT 44

#define SMN_MST_CMD_BUF_SMN_MST_CMD_BUF_REG0_MCAST_SRC_INCLD_MASK 0x1000000000000
#define SMN_MST_CMD_BUF_SMN_MST_CMD_BUF_REG0_MCAST_SRC_INCLD_SHIFT 48

#define SMN_MST_CMD_BUF_SMN_MST_CMD_BUF_REG1_DATA_SIZE_MASK 0xFFFF
#define SMN_MST_CMD_BUF_SMN_MST_CMD_BUF_REG1_DATA_SIZE_SHIFT 0

#define SMN_MST_CMD_BUF_SMN_MST_CMD_BUF_REG1_ADDR_MASK 0x3FFFFFFFFF0000
#define SMN_MST_CMD_BUF_SMN_MST_CMD_BUF_REG1_ADDR_SHIFT 16

#define SMN_SLV_MAILBOX_SMN_MBOXW_DATA_MASK 0xFFFFFFFFFFFFFFFF
#define SMN_SLV_MAILBOX_SMN_MBOXW_DATA_SHIFT 0

#define SMN_SLV_MAILBOX_SMN_MBOXR_DATA_MASK 0xFFFFFFFFFFFFFFFF
#define SMN_SLV_MAILBOX_SMN_MBOXR_DATA_SHIFT 0

#define SMN_SLV_MAILBOX_SMN_MBOX_STATUS_EMPTY_MASK 0x1
#define SMN_SLV_MAILBOX_SMN_MBOX_STATUS_EMPTY_SHIFT 0

#define SMN_SLV_MAILBOX_SMN_MBOX_STATUS_FULL_MASK 0x2
#define SMN_SLV_MAILBOX_SMN_MBOX_STATUS_FULL_SHIFT 1

#define SMN_SLV_MAILBOX_SMN_MBOX_STATUS_WFIFOL_MASK 0x4
#define SMN_SLV_MAILBOX_SMN_MBOX_STATUS_WFIFOL_SHIFT 2

#define SMN_SLV_MAILBOX_SMN_MBOX_STATUS_RFIFOL_MASK 0x8
#define SMN_SLV_MAILBOX_SMN_MBOX_STATUS_RFIFOL_SHIFT 3

#define SMN_SLV_MAILBOX_SMN_MBOX_ERROR_READ_ERROR_MASK 0x1
#define SMN_SLV_MAILBOX_SMN_MBOX_ERROR_READ_ERROR_SHIFT 0

#define SMN_SLV_MAILBOX_SMN_MBOX_ERROR_WRITE_ERROR_MASK 0x2
#define SMN_SLV_MAILBOX_SMN_MBOX_ERROR_WRITE_ERROR_SHIFT 1

#define SMN_SLV_MAILBOX_SMN_MBOX_WIRQT_WIRQT_MASK 0xF
#define SMN_SLV_MAILBOX_SMN_MBOX_WIRQT_WIRQT_SHIFT 0

#define SMN_SLV_MAILBOX_SMN_MBOX_RIRQT_RIRQT_MASK 0xF
#define SMN_SLV_MAILBOX_SMN_MBOX_RIRQT_RIRQT_SHIFT 0

#define SMN_SLV_MAILBOX_SMN_MBOX_IRQS_WTIRQ_MASK 0x1
#define SMN_SLV_MAILBOX_SMN_MBOX_IRQS_WTIRQ_SHIFT 0

#define SMN_SLV_MAILBOX_SMN_MBOX_IRQS_RTIRQ_MASK 0x2
#define SMN_SLV_MAILBOX_SMN_MBOX_IRQS_RTIRQ_SHIFT 1

#define SMN_SLV_MAILBOX_SMN_MBOX_IRQS_EIRQ_MASK 0x4
#define SMN_SLV_MAILBOX_SMN_MBOX_IRQS_EIRQ_SHIFT 2

#define SMN_SLV_MAILBOX_SMN_MBOX_IRQEN_WTIRQ_MASK 0x1
#define SMN_SLV_MAILBOX_SMN_MBOX_IRQEN_WTIRQ_SHIFT 0

#define SMN_SLV_MAILBOX_SMN_MBOX_IRQEN_RTIRQ_MASK 0x2
#define SMN_SLV_MAILBOX_SMN_MBOX_IRQEN_RTIRQ_SHIFT 1

#define SMN_SLV_MAILBOX_SMN_MBOX_IRQEN_EIRQ_MASK 0x4
#define SMN_SLV_MAILBOX_SMN_MBOX_IRQEN_EIRQ_SHIFT 2

#define SMN_SLV_MAILBOX_SMN_MBOX_IRQP_WTIRQ_MASK 0x1
#define SMN_SLV_MAILBOX_SMN_MBOX_IRQP_WTIRQ_SHIFT 0

#define SMN_SLV_MAILBOX_SMN_MBOX_IRQP_RTIRQ_MASK 0x2
#define SMN_SLV_MAILBOX_SMN_MBOX_IRQP_RTIRQ_SHIFT 1

#define SMN_SLV_MAILBOX_SMN_MBOX_IRQP_EIRQ_MASK 0x4
#define SMN_SLV_MAILBOX_SMN_MBOX_IRQP_EIRQ_SHIFT 2

#define SMN_SLV_MAILBOX_SMN_MBOX_CTRL_WTIRQ_MASK 0x1
#define SMN_SLV_MAILBOX_SMN_MBOX_CTRL_WTIRQ_SHIFT 0

#define SMN_SLV_MAILBOX_SMN_MBOX_CTRL_RTIRQ_MASK 0x2
#define SMN_SLV_MAILBOX_SMN_MBOX_CTRL_RTIRQ_SHIFT 1

#define SMN_SLV_BLOCK_SMN_SLV_SCRATCH_REG_DATA_MASK 0xFFFFFFFFFFFFFFFF
#define SMN_SLV_BLOCK_SMN_SLV_SCRATCH_REG_DATA_SHIFT 0

#define SMN_SLV_BLOCK_SMN_SLV_EXT_STATUS_DATA_MASK 0xFFFFFFFFFFFFFFFF
#define SMN_SLV_BLOCK_SMN_SLV_EXT_STATUS_DATA_SHIFT 0

#define SMN_SLV_BLOCK_SMN_SLV_INT_CLEAR_MAILBOX_INT_MASK 0x1
#define SMN_SLV_BLOCK_SMN_SLV_INT_CLEAR_MAILBOX_INT_SHIFT 0

#define SMN_SLV_BLOCK_SMN_SLV_INT_CLEAR_EXTERNAL_INT_0_MASK 0x100
#define SMN_SLV_BLOCK_SMN_SLV_INT_CLEAR_EXTERNAL_INT_0_SHIFT 8

#define SMN_SLV_BLOCK_SMN_SLV_INT_CLEAR_EXTERNAL_INT_1_MASK 0x200
#define SMN_SLV_BLOCK_SMN_SLV_INT_CLEAR_EXTERNAL_INT_1_SHIFT 9

#define SMN_SLV_BLOCK_SMN_SLV_INT_CLEAR_EXTERNAL_INT_2_MASK 0x400
#define SMN_SLV_BLOCK_SMN_SLV_INT_CLEAR_EXTERNAL_INT_2_SHIFT 10

#define SMN_SLV_BLOCK_SMN_SLV_INT_CLEAR_EXTERNAL_INT_3_MASK 0x800
#define SMN_SLV_BLOCK_SMN_SLV_INT_CLEAR_EXTERNAL_INT_3_SHIFT 11

#define SMN_SLV_BLOCK_SMN_SLV_INT_CLEAR_EXTERNAL_INT_4_MASK 0x1000
#define SMN_SLV_BLOCK_SMN_SLV_INT_CLEAR_EXTERNAL_INT_4_SHIFT 12

#define SMN_SLV_BLOCK_SMN_SLV_INT_CLEAR_EXTERNAL_INT_5_MASK 0x2000
#define SMN_SLV_BLOCK_SMN_SLV_INT_CLEAR_EXTERNAL_INT_5_SHIFT 13

#define SMN_SLV_BLOCK_SMN_SLV_INT_CLEAR_EXTERNAL_INT_6_MASK 0x4000
#define SMN_SLV_BLOCK_SMN_SLV_INT_CLEAR_EXTERNAL_INT_6_SHIFT 14

#define SMN_SLV_BLOCK_SMN_SLV_INT_CLEAR_EXTERNAL_INT_7_MASK 0x8000
#define SMN_SLV_BLOCK_SMN_SLV_INT_CLEAR_EXTERNAL_INT_7_SHIFT 15

#define SMN_SLV_BLOCK_SMN_SLV_INT_ENABLE_MAILBOX_INT_MASK 0x1
#define SMN_SLV_BLOCK_SMN_SLV_INT_ENABLE_MAILBOX_INT_SHIFT 0

#define SMN_SLV_BLOCK_SMN_SLV_INT_ENABLE_EXTERNAL_INT_MASK 0xFF00
#define SMN_SLV_BLOCK_SMN_SLV_INT_ENABLE_EXTERNAL_INT_SHIFT 8

#define SMN_SLV_BLOCK_SMN_SLV_INT_STATUS_MAILBOX_INT_MASK 0x1
#define SMN_SLV_BLOCK_SMN_SLV_INT_STATUS_MAILBOX_INT_SHIFT 0

#define SMN_SLV_BLOCK_SMN_SLV_INT_STATUS_EXTERNAL_INT_MASK 0xFF00
#define SMN_SLV_BLOCK_SMN_SLV_INT_STATUS_EXTERNAL_INT_SHIFT 8

#define SMN_SLV_BLOCK_SMN_SLV_INT_STATUS_RAW_MAILBOX_INT_MASK 0x1
#define SMN_SLV_BLOCK_SMN_SLV_INT_STATUS_RAW_MAILBOX_INT_SHIFT 0

#define SMN_SLV_BLOCK_SMN_SLV_INT_STATUS_RAW_EXTERNAL_INT_MASK 0xFF00
#define SMN_SLV_BLOCK_SMN_SLV_INT_STATUS_RAW_EXTERNAL_INT_SHIFT 8

#define SMN_SLV_BLOCK_SMN_NODE_CTRL_SMN_NODE_BYPASS_MASK 0x1
#define SMN_SLV_BLOCK_SMN_NODE_CTRL_SMN_NODE_BYPASS_SHIFT 0

#define SMN_SLV_BLOCK_SMN_SLV_CLK_CTRL_CLK_GATE_EN_MASK 0x1
#define SMN_SLV_BLOCK_SMN_SLV_CLK_CTRL_CLK_GATE_EN_SHIFT 0

#define SMN_SLV_BLOCK_SMN_SLV_CLK_CTRL_CLK_GATE_HYST_MASK 0xFFFF0000
#define SMN_SLV_BLOCK_SMN_SLV_CLK_CTRL_CLK_GATE_HYST_SHIFT 16

#define SMN_SLV_BLOCK_SMN_SLV_DEBUG_ROUTER_RX_TIMEOUT_MASK 0x1
#define SMN_SLV_BLOCK_SMN_SLV_DEBUG_ROUTER_RX_TIMEOUT_SHIFT 0

#define SMN_SLV_BLOCK_SMN_SLV_DEBUG_ROUTER_TX_TIMEOUT_MASK 0x2
#define SMN_SLV_BLOCK_SMN_SLV_DEBUG_ROUTER_TX_TIMEOUT_SHIFT 1

#define SMN_SLV_BLOCK_SMN_SLV_DEBUG_SLV_PARSER_TIMEOUT_MASK 0x4
#define SMN_SLV_BLOCK_SMN_SLV_DEBUG_SLV_PARSER_TIMEOUT_SHIFT 2

#define SMN_SLV_BLOCK_SMN_SLV_DEBUG_SLV_AXI_TIMEOUT_MASK 0x8
#define SMN_SLV_BLOCK_SMN_SLV_DEBUG_SLV_AXI_TIMEOUT_SHIFT 3

#define SMN_SLV_BLOCK_SMN_SLV_DEBUG_MST_CMD_TIMEOUT_MASK 0x10
#define SMN_SLV_BLOCK_SMN_SLV_DEBUG_MST_CMD_TIMEOUT_SHIFT 4

#define SMN_SLV_BLOCK_SMN_SLV_DEBUG_MST_RESP_TIMEOUT_MASK 0x20
#define SMN_SLV_BLOCK_SMN_SLV_DEBUG_MST_RESP_TIMEOUT_SHIFT 5

#define SMN_SLV_BLOCK_SMN_SLV_DEBUG_ROUTER_DOUBLE_ERROR_MASK 0x40
#define SMN_SLV_BLOCK_SMN_SLV_DEBUG_ROUTER_DOUBLE_ERROR_SHIFT 6

#define SMN_SLV_BLOCK_SMN_SLV_DEBUG_EXTERNAL_ERROR_MASK 0x80
#define SMN_SLV_BLOCK_SMN_SLV_DEBUG_EXTERNAL_ERROR_SHIFT 7

#define SMN_SLV_BLOCK_SMN_SLV_DEBUG_ROUTER_RX_FSM_MASK 0x700
#define SMN_SLV_BLOCK_SMN_SLV_DEBUG_ROUTER_RX_FSM_SHIFT 8

#define SMN_SLV_BLOCK_SMN_SLV_DEBUG_ROUTER_TX_FSM_MASK 0x7000
#define SMN_SLV_BLOCK_SMN_SLV_DEBUG_ROUTER_TX_FSM_SHIFT 12

#define SMN_SLV_BLOCK_SMN_SLV_DEBUG_SLV_PARSER_FSM_MASK 0x70000
#define SMN_SLV_BLOCK_SMN_SLV_DEBUG_SLV_PARSER_FSM_SHIFT 16

#define SMN_SLV_BLOCK_SMN_SLV_DEBUG_SLV_AXI_FSM_MASK 0x300000
#define SMN_SLV_BLOCK_SMN_SLV_DEBUG_SLV_AXI_FSM_SHIFT 20

#define SMN_SLV_BLOCK_SMN_SLV_DEBUG_MST_CMD_FSM_MASK 0x7000000
#define SMN_SLV_BLOCK_SMN_SLV_DEBUG_MST_CMD_FSM_SHIFT 24

#define SMN_SLV_BLOCK_SMN_SLV_DEBUG_MST_RESP_FSM_MASK 0x70000000
#define SMN_SLV_BLOCK_SMN_SLV_DEBUG_MST_RESP_FSM_SHIFT 28

#define SMN_SLV_BLOCK_SMN_SLV_DEBUG_CLEAR_MASK 0x100000000
#define SMN_SLV_BLOCK_SMN_SLV_DEBUG_CLEAR_SHIFT 32

#define SMN_SLV_BLOCK_SMN_SLV_ECC_ERR_CNT_ECC_ERR_CNT_MASK 0xFFFFFFFF
#define SMN_SLV_BLOCK_SMN_SLV_ECC_ERR_CNT_ECC_ERR_CNT_SHIFT 0

#define SMN_SLV_BLOCK_SMN_SLV_ECC_ERR_CNT_CLEAR_MASK 0x100000000
#define SMN_SLV_BLOCK_SMN_SLV_ECC_ERR_CNT_CLEAR_SHIFT 32

#define SMN_SLV_BLOCK_SMN_SLV_PARSER_TIMEOUT_VAL_MASK 0xFFFFFFFF
#define SMN_SLV_BLOCK_SMN_SLV_PARSER_TIMEOUT_VAL_SHIFT 0

#define SMN_SLV_BLOCK_SMN_SLV_PARSER_TIMEOUT_ENABLE_MASK 0x100000000
#define SMN_SLV_BLOCK_SMN_SLV_PARSER_TIMEOUT_ENABLE_SHIFT 32

#define SMN_SLV_BLOCK_SMN_SLV_AXI_TIMEOUT_VAL_MASK 0xFFFFFFFF
#define SMN_SLV_BLOCK_SMN_SLV_AXI_TIMEOUT_VAL_SHIFT 0

#define SMN_SLV_BLOCK_SMN_SLV_AXI_TIMEOUT_ENABLE_MASK 0x100000000
#define SMN_SLV_BLOCK_SMN_SLV_AXI_TIMEOUT_ENABLE_SHIFT 32

#define SMN_SLV_BLOCK_SMN_SLV_ROUTER_TIMEOUT_VAL_MASK 0xFFFFFFFF
#define SMN_SLV_BLOCK_SMN_SLV_ROUTER_TIMEOUT_VAL_SHIFT 0

#define SMN_SLV_BLOCK_SMN_SLV_ROUTER_TIMEOUT_ENABLE_MASK 0x100000000
#define SMN_SLV_BLOCK_SMN_SLV_ROUTER_TIMEOUT_ENABLE_SHIFT 32

#define SMN_SLV_BLOCK_SMN_SLV_ADDR_FILT_RULE_TYPE_WRITE_READ_MASK 0x3
#define SMN_SLV_BLOCK_SMN_SLV_ADDR_FILT_RULE_TYPE_WRITE_READ_SHIFT 0

#define SMN_SLV_BLOCK_SMN_SLV_ADDR_FILT_RULE_ADDR_VAL_MASK 0x3FFFFFFFFF
#define SMN_SLV_BLOCK_SMN_SLV_ADDR_FILT_RULE_ADDR_VAL_SHIFT 0

#define SMN_SLV_BLOCK_SMN_SLV_AXI_MST_ISOLATE_ISOLATE_MASK 0x1
#define SMN_SLV_BLOCK_SMN_SLV_AXI_MST_ISOLATE_ISOLATE_SHIFT 0

#define SMN_SLV_BLOCK_SMN_SLV_ROUTER_ERR_INJ_ERR_1B_MASK 0x1
#define SMN_SLV_BLOCK_SMN_SLV_ROUTER_ERR_INJ_ERR_1B_SHIFT 0

#define SMN_SLV_BLOCK_SMN_SLV_ROUTER_ERR_INJ_ERR_2B_MASK 0x2
#define SMN_SLV_BLOCK_SMN_SLV_ROUTER_ERR_INJ_ERR_2B_SHIFT 1

#define SMN_SLV_BLOCK_SMN_SLV_ROUTER_ERR_INJ_DIRECT_ERR_INJ_MASK 0x100
#define SMN_SLV_BLOCK_SMN_SLV_ROUTER_ERR_INJ_DIRECT_ERR_INJ_SHIFT 8

#define SMN_SLV_BLOCK_SMN_SLV_TILE_RESET_NOC_RESET_N_MASK 0xFF
#define SMN_SLV_BLOCK_SMN_SLV_TILE_RESET_NOC_RESET_N_SHIFT 0

#define SMN_SLV_BLOCK_SMN_SLV_TILE_RESET_OVERLAY_RESET_N_MASK 0xFFFF00
#define SMN_SLV_BLOCK_SMN_SLV_TILE_RESET_OVERLAY_RESET_N_SHIFT 8

#define SMN_SLV_BLOCK_SMN_SLV_TILE_RESET_TENSIX_RESET_N_MASK 0xFF000000
#define SMN_SLV_BLOCK_SMN_SLV_TILE_RESET_TENSIX_RESET_N_SHIFT 24

#define SMN_SLV_BLOCK_SMN_SLV_TILE_RESET_D2D_RESET_N_MASK 0xFF00000000
#define SMN_SLV_BLOCK_SMN_SLV_TILE_RESET_D2D_RESET_N_SHIFT 32

#define SMN_SLV_BLOCK_SMN_SLV_TILE_CLKEN_FORCEREF_AI_CLK_EN_MASK 0xFF
#define SMN_SLV_BLOCK_SMN_SLV_TILE_CLKEN_FORCEREF_AI_CLK_EN_SHIFT 0

#define SMN_SLV_BLOCK_SMN_SLV_TILE_CLKEN_FORCEREF_DM_CLK_EN_MASK 0xFF00
#define SMN_SLV_BLOCK_SMN_SLV_TILE_CLKEN_FORCEREF_DM_CLK_EN_SHIFT 8

#define SMN_SLV_BLOCK_SMN_SLV_TILE_CLKEN_FORCEREF_NOC_CLK_EN_MASK 0xFF0000
#define SMN_SLV_BLOCK_SMN_SLV_TILE_CLKEN_FORCEREF_NOC_CLK_EN_SHIFT 16

#define SMN_SLV_BLOCK_SMN_SLV_TILE_CLKEN_FORCEREF_AI_CLK_FORCE_REF_MASK 0xFF000000
#define SMN_SLV_BLOCK_SMN_SLV_TILE_CLKEN_FORCEREF_AI_CLK_FORCE_REF_SHIFT 24

#define SMN_SLV_BLOCK_SMN_SLV_TILE_CLKEN_FORCEREF_DM_CLK_FORCE_REF_MASK 0xFF00000000
#define SMN_SLV_BLOCK_SMN_SLV_TILE_CLKEN_FORCEREF_DM_CLK_FORCE_REF_SHIFT 32

#define SMN_SLV_BLOCK_SMN_SLV_TILE_CLKEN_FORCEREF_NOC_CLK_FORCE_REF_MASK 0xFF0000000000
#define SMN_SLV_BLOCK_SMN_SLV_TILE_CLKEN_FORCEREF_NOC_CLK_FORCE_REF_SHIFT 40

#define SMN_SLV_BLOCK_SMN_SLV_TILE_FREQ_SEL_AI_CLK_FREQ_SEL_MASK 0x1FF
#define SMN_SLV_BLOCK_SMN_SLV_TILE_FREQ_SEL_AI_CLK_FREQ_SEL_SHIFT 0

#define SMN_SLV_BLOCK_SMN_SLV_TILE_CLK_WAVE_CTRL_WAVE_CTRL_MASK 0xFFFFFFFF
#define SMN_SLV_BLOCK_SMN_SLV_TILE_CLK_WAVE_CTRL_WAVE_CTRL_SHIFT 0

#define SMN_SLV_BLOCK_SMN_SLV_TILE_CLK_STATUS_PLL_LOCKED_STATUS_MASK 0xFFFFFFFF
#define SMN_SLV_BLOCK_SMN_SLV_TILE_CLK_STATUS_PLL_LOCKED_STATUS_SHIFT 0

#define SMN_SLV_BLOCK_SMN_SLV_TILE_HARVEST_PD_PD_VEC_MASK 0xFF
#define SMN_SLV_BLOCK_SMN_SLV_TILE_HARVEST_PD_PD_VEC_SHIFT 0

#define SMN_SLV_BLOCK_SMN_SLV_TILE_HARVEST_PD_HARVEST_VEC_MASK 0xFF00
#define SMN_SLV_BLOCK_SMN_SLV_TILE_HARVEST_PD_HARVEST_VEC_SHIFT 8

#define SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RA1_UHD_CFG_MASK 0x7FF
#define SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RA1_UHD_CFG_SHIFT 0

#define SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RA1_UHD_RETENTION_EN_MASK 0x10000
#define SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RA1_UHD_RETENTION_EN_SHIFT 16

#define SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RF1_UHD_CFG_MASK 0x7FF
#define SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RF1_UHD_CFG_SHIFT 0

#define SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RF1_UHD_RETENTION_EN_MASK 0x10000
#define SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RF1_UHD_RETENTION_EN_SHIFT 16

#define SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RA1_HS_CFG_MASK 0x7FF
#define SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RA1_HS_CFG_SHIFT 0

#define SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RA1_HS_RETENTION_EN_MASK 0x10000
#define SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RA1_HS_RETENTION_EN_SHIFT 16

#define SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RF1_HS_CFG_MASK 0x7FF
#define SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RF1_HS_CFG_SHIFT 0

#define SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RF1_HS_RETENTION_EN_MASK 0x10000
#define SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RF1_HS_RETENTION_EN_SHIFT 16

#define SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RD2_HS_CFG_MASK 0x7FF
#define SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RD2_HS_CFG_SHIFT 0

#define SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RD2_HS_RETENTION_EN_MASK 0x10000
#define SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RD2_HS_RETENTION_EN_SHIFT 16

#define SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RD2_UHS_CFG_MASK 0x7FF
#define SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RD2_UHS_CFG_SHIFT 0

#define SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RD2_UHS_RETENTION_EN_MASK 0x10000
#define SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RD2_UHS_RETENTION_EN_SHIFT 16

#define SMN_SLV_BLOCK_SMN_SLV_PLL_PERFORMANCE_LOCK_FCW_INT_MIN_MASK 0xFF
#define SMN_SLV_BLOCK_SMN_SLV_PLL_PERFORMANCE_LOCK_FCW_INT_MIN_SHIFT 0

#define SMN_SLV_BLOCK_SMN_SLV_PLL_PERFORMANCE_LOCK_FCW_INT_MAX_MASK 0xFF00
#define SMN_SLV_BLOCK_SMN_SLV_PLL_PERFORMANCE_LOCK_FCW_INT_MAX_SHIFT 8

#define SMN_SLV_BLOCK_SMN_SLV_PLL_PERFORMANCE_LOCK_POSTDIV_MIN_MASK 0x70000
#define SMN_SLV_BLOCK_SMN_SLV_PLL_PERFORMANCE_LOCK_POSTDIV_MIN_SHIFT 16

#define SMN_SLV_BLOCK_SMN_SLV_PLL_PERFORMANCE_LOCK_POSTDIV_MAX_MASK 0x700000
#define SMN_SLV_BLOCK_SMN_SLV_PLL_PERFORMANCE_LOCK_POSTDIV_MAX_SHIFT 20

#define SMN_SLV_BLOCK_SMN_SLV_PLL_PERFORMANCE_LOCK_PLL_PERFORMANCE_LOCK_EN_MASK 0x80000000
#define SMN_SLV_BLOCK_SMN_SLV_PLL_PERFORMANCE_LOCK_PLL_PERFORMANCE_LOCK_EN_SHIFT 31

#define SMN_SLV_BLOCK_SMN_SLV_REFCLK_BUMPPAD_BUFFER_EN_MASK 0x1
#define SMN_SLV_BLOCK_SMN_SLV_REFCLK_BUMPPAD_BUFFER_EN_SHIFT 0

#define SMN_SLV_BLOCK_SMN_SLV_REFCLK_BUMPPAD_TRIGGER_SEL_MASK 0x100
#define SMN_SLV_BLOCK_SMN_SLV_REFCLK_BUMPPAD_TRIGGER_SEL_SHIFT 8

#define SMN_SLV_BLOCK_SMN_SLV_REFCLK_BUMPPAD_PU_RES_EN_MASK 0x10000
#define SMN_SLV_BLOCK_SMN_SLV_REFCLK_BUMPPAD_PU_RES_EN_SHIFT 16

#define SMN_SLV_BLOCK_SMN_SLV_REFCLK_BUMPPAD_PU_RES_SEL_MASK 0x100000000
#define SMN_SLV_BLOCK_SMN_SLV_REFCLK_BUMPPAD_PU_RES_SEL_SHIFT 32

#define SMN_SLV_BLOCK_SMN_SLV_NODE_COORD_OVERRIDE_X_OVRD_VAL_MASK 0x3F
#define SMN_SLV_BLOCK_SMN_SLV_NODE_COORD_OVERRIDE_X_OVRD_VAL_SHIFT 0

#define SMN_SLV_BLOCK_SMN_SLV_NODE_COORD_OVERRIDE_X_SEL_MASK 0x80
#define SMN_SLV_BLOCK_SMN_SLV_NODE_COORD_OVERRIDE_X_SEL_SHIFT 7

#define SMN_SLV_BLOCK_SMN_SLV_NODE_COORD_OVERRIDE_Y_OVRD_VAL_MASK 0x3F00
#define SMN_SLV_BLOCK_SMN_SLV_NODE_COORD_OVERRIDE_Y_OVRD_VAL_SHIFT 8

#define SMN_SLV_BLOCK_SMN_SLV_NODE_COORD_OVERRIDE_Y_SEL_MASK 0x8000
#define SMN_SLV_BLOCK_SMN_SLV_NODE_COORD_OVERRIDE_Y_SEL_SHIFT 15

#define SMN_SLV_BLOCK_SMN_SLV_NODE_COORD_OVERRIDE_X_VAL_MASK 0x3F0000
#define SMN_SLV_BLOCK_SMN_SLV_NODE_COORD_OVERRIDE_X_VAL_SHIFT 16

#define SMN_SLV_BLOCK_SMN_SLV_NODE_COORD_OVERRIDE_Y_VAL_MASK 0x3F000000
#define SMN_SLV_BLOCK_SMN_SLV_NODE_COORD_OVERRIDE_Y_VAL_SHIFT 24

#define SMN_SLV_BLOCK_SMN_SLV_NODE_COORD_OVERRIDE_SMC_X_VAL_MASK 0x3F00000000
#define SMN_SLV_BLOCK_SMN_SLV_NODE_COORD_OVERRIDE_SMC_X_VAL_SHIFT 32

#define SMN_SLV_BLOCK_SMN_SLV_NODE_COORD_OVERRIDE_SMC_Y_VAL_MASK 0x3F0000000000
#define SMN_SLV_BLOCK_SMN_SLV_NODE_COORD_OVERRIDE_SMC_Y_VAL_SHIFT 40

#define SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RD2_HS_EMC_CFG_MASK 0x7FF
#define SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RD2_HS_EMC_CFG_SHIFT 0

#define SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RD2_HS_EMC_RETENTION_EN_MASK 0x10000
#define SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RD2_HS_EMC_RETENTION_EN_SHIFT 16

#define SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RA1_UHD_EMC_CFG_MASK 0x7FF
#define SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RA1_UHD_EMC_CFG_SHIFT 0

#define SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RA1_UHD_EMC_RETENTION_EN_MASK 0x10000
#define SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RA1_UHD_EMC_RETENTION_EN_SHIFT 16

#define SMN_SLV_BLOCK_SMN_SLV_FUSE_MVMUL_REDUCE_VAL_MASK 0x1
#define SMN_SLV_BLOCK_SMN_SLV_FUSE_MVMUL_REDUCE_VAL_SHIFT 0

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_X_Y_LOCAL_NODE_ID_X_MASK 0x3F
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_X_Y_LOCAL_NODE_ID_X_SHIFT 0

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_X_Y_LOCAL_NODE_ID_Y_MASK 0x3F00
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_X_Y_LOCAL_NODE_ID_Y_SHIFT 8

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_X_Y_NOC_X_SIZE_MASK 0x7F0000
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_X_Y_NOC_X_SIZE_SHIFT 16

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_X_Y_NOC_Y_SIZE_MASK 0x7F000000
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_X_Y_NOC_Y_SIZE_SHIFT 24

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_X_Y_LOCAL_NODE_ID_X_SEL_MASK 0x100000000000000
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_X_Y_LOCAL_NODE_ID_X_SEL_SHIFT 56

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_X_Y_LOCAL_NODE_ID_Y_SEL_MASK 0x200000000000000
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_X_Y_LOCAL_NODE_ID_Y_SEL_SHIFT 57

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_X_Y_NOC_X_SIZE_SEL_MASK 0x400000000000000
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_X_Y_NOC_X_SIZE_SEL_SHIFT 58

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_X_Y_NOC_Y_SIZE_SEL_MASK 0x800000000000000
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_X_Y_NOC_Y_SIZE_SEL_SHIFT 59

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MESH_X_Y_ORIENTATION_MESH_START_X_MASK 0x3F
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MESH_X_Y_ORIENTATION_MESH_START_X_SHIFT 0

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MESH_X_Y_ORIENTATION_MESH_START_Y_MASK 0x3F00
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MESH_X_Y_ORIENTATION_MESH_START_Y_SHIFT 8

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MESH_X_Y_ORIENTATION_MESH_STOP_X_MASK 0x3F0000
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MESH_X_Y_ORIENTATION_MESH_STOP_X_SHIFT 16

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MESH_X_Y_ORIENTATION_MESH_STOP_Y_MASK 0x3F000000
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MESH_X_Y_ORIENTATION_MESH_STOP_Y_SHIFT 24

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MESH_X_Y_ORIENTATION_NODE_ORIENTATION_MASK 0x700000000
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MESH_X_Y_ORIENTATION_NODE_ORIENTATION_SHIFT 32

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MESH_X_Y_ORIENTATION_MESH_START_X_SEL_MASK 0x100000000000000
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MESH_X_Y_ORIENTATION_MESH_START_X_SEL_SHIFT 56

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MESH_X_Y_ORIENTATION_MESH_START_Y_SEL_MASK 0x200000000000000
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MESH_X_Y_ORIENTATION_MESH_START_Y_SEL_SHIFT 57

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MESH_X_Y_ORIENTATION_MESH_STOP_X_SEL_MASK 0x400000000000000
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MESH_X_Y_ORIENTATION_MESH_STOP_X_SEL_SHIFT 58

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MESH_X_Y_ORIENTATION_MESH_STOP_Y_SEL_MASK 0x800000000000000
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MESH_X_Y_ORIENTATION_MESH_STOP_Y_SEL_SHIFT 59

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MESH_X_Y_ORIENTATION_NODE_ORIENTATION_SEL_MASK 0x1000000000000000
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MESH_X_Y_ORIENTATION_NODE_ORIENTATION_SEL_SHIFT 60

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_ENDPOINT_ID_ENDPOINT_ID_MASK 0xFFFFFFFF
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_ENDPOINT_ID_ENDPOINT_ID_SHIFT 0

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_ENDPOINT_ID_ENDPOINT_ID_SEL_MASK 0x100000000000000
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_ENDPOINT_ID_ENDPOINT_ID_SEL_SHIFT 56

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_X_Y_DEFAULT_LOCAL_NODE_ID_X_MASK 0x3F
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_X_Y_DEFAULT_LOCAL_NODE_ID_X_SHIFT 0

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_X_Y_DEFAULT_LOCAL_NODE_ID_Y_MASK 0x3F00
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_X_Y_DEFAULT_LOCAL_NODE_ID_Y_SHIFT 8

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_X_Y_DEFAULT_NOC_X_SIZE_MASK 0x7F0000
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_X_Y_DEFAULT_NOC_X_SIZE_SHIFT 16

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_X_Y_DEFAULT_NOC_Y_SIZE_MASK 0x7F000000
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_X_Y_DEFAULT_NOC_Y_SIZE_SHIFT 24

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MESH_X_Y_ORIENTATION_DEFAULT_MESH_START_X_MASK 0x3F
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MESH_X_Y_ORIENTATION_DEFAULT_MESH_START_X_SHIFT 0

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MESH_X_Y_ORIENTATION_DEFAULT_MESH_START_Y_MASK 0x3F00
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MESH_X_Y_ORIENTATION_DEFAULT_MESH_START_Y_SHIFT 8

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MESH_X_Y_ORIENTATION_DEFAULT_MESH_STOP_X_MASK 0x3F0000
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MESH_X_Y_ORIENTATION_DEFAULT_MESH_STOP_X_SHIFT 16

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MESH_X_Y_ORIENTATION_DEFAULT_MESH_STOP_Y_MASK 0x3F000000
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MESH_X_Y_ORIENTATION_DEFAULT_MESH_STOP_Y_SHIFT 24

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MESH_X_Y_ORIENTATION_DEFAULT_NODE_ORIENTATION_MASK 0x700000000
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MESH_X_Y_ORIENTATION_DEFAULT_NODE_ORIENTATION_SHIFT 32

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_ENDPOINT_ID_DEFAULT_ENDPOINT_ID_MASK 0xFFFFFFFF
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_ENDPOINT_ID_DEFAULT_ENDPOINT_ID_SHIFT 0

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_FENCE_ENABLE_FENCE_EN_MASK 0x1
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_FENCE_ENABLE_FENCE_EN_SHIFT 0

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_SECURE_GROUP_ID_SEC_GROUP_ID_MASK 0xF
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_SECURE_GROUP_ID_SEC_GROUP_ID_SHIFT 0

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_RANGE_START_ADDRESS_MASK 0xFFFFFFFFFFFFFFFF
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_RANGE_START_ADDRESS_SHIFT 0

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_RANGE_END_ADDRESS_MASK 0xFFFFFFFFFFFFFFFF
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_RANGE_END_ADDRESS_SHIFT 0

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_ATTRIBUTE_WR_SEC_LEVEL_MASK 0xF
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_ATTRIBUTE_WR_SEC_LEVEL_SHIFT 0

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_ATTRIBUTE_RD_SEC_LEVEL_MASK 0xF0
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_ATTRIBUTE_RD_SEC_LEVEL_SHIFT 4

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_ATTRIBUTE_RANGE_ENABLE_MASK 0x100
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_ATTRIBUTE_RANGE_ENABLE_SHIFT 8

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MASTER_LEVEL_MASTER_LEVEL_MASK 0xF
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MASTER_LEVEL_MASTER_LEVEL_SHIFT 0

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MASTER_LEVEL_TAG_GROUP_ID_MASK 0xF0
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MASTER_LEVEL_TAG_GROUP_ID_SHIFT 4

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MASTER_LEVEL_CHECK_GROUP_ID_MASK 0xF00
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MASTER_LEVEL_CHECK_GROUP_ID_SHIFT 8

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MASTER_LEVEL_TAG_NS_MASK 0x1000
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MASTER_LEVEL_TAG_NS_SHIFT 12

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MASTER_LEVEL_CHECK_NS_MASK 0x2000
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MASTER_LEVEL_CHECK_NS_SHIFT 13

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MASTER_LEVEL_TAG_NS_EN_MASK 0x4000
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MASTER_LEVEL_TAG_NS_EN_SHIFT 14

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MASTER_LEVEL_CHECK_GROUP_ID_EN_MASK 0x8000
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MASTER_LEVEL_CHECK_GROUP_ID_EN_SHIFT 15

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MASTER_LEVEL_CHECK_NS_EN_MASK 0x10000
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MASTER_LEVEL_CHECK_NS_EN_SHIFT 16

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_VIOLATION_FIFO_STATUS_ENTRY_COUNTER_MASK 0x1F
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_VIOLATION_FIFO_STATUS_ENTRY_COUNTER_SHIFT 0

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_VIOLATION_FIFO_STATUS_RSVD_MASK 0xE0
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_VIOLATION_FIFO_STATUS_RSVD_SHIFT 5

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_VIOLATION_FIFO_STATUS_EMPTY_MASK 0x100
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_VIOLATION_FIFO_STATUS_EMPTY_SHIFT 8

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_VIOLATION_FIFO_STATUS_FULL_MASK 0x200
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_VIOLATION_FIFO_STATUS_FULL_SHIFT 9

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_VIOLATION_FIFO_RDDATA_VIOLATED_RANGE_MASK 0xFF
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_VIOLATION_FIFO_RDDATA_VIOLATED_RANGE_SHIFT 0

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_VIOLATION_FIFO_RDDATA_VIOLATED_DEFAULT_RANGE_MASK 0x100
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_VIOLATION_FIFO_RDDATA_VIOLATED_DEFAULT_RANGE_SHIFT 8

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_VIOLATION_FIFO_RDDATA_VIOLATED_SRC_X_MASK 0x7E00
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_VIOLATION_FIFO_RDDATA_VIOLATED_SRC_X_SHIFT 9

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_VIOLATION_FIFO_RDDATA_VIOLATED_SRC_Y_MASK 0x1F8000
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_VIOLATION_FIFO_RDDATA_VIOLATED_SRC_Y_SHIFT 15

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_VIOLATION_FIFO_RDDATA_VIOLATED_SW_INVALID_RANGE_MASK 0x7E00000
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_VIOLATION_FIFO_RDDATA_VIOLATED_SW_INVALID_RANGE_SHIFT 21

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_VIOLATION_FIFO_RDDATA_VIOLATED_GROUP_ID_MASK 0x8000000
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_VIOLATION_FIFO_RDDATA_VIOLATED_GROUP_ID_SHIFT 27

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_VIOLATION_FIFO_RDDATA_VIOLATED_GROUP_ID_NS_MASK 0x10000000
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_VIOLATION_FIFO_RDDATA_VIOLATED_GROUP_ID_NS_SHIFT 28

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_DEFAULT_RANGE_START_ADDRESS_MASK 0xFFFFFFFFFFFFFFFF
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_DEFAULT_RANGE_START_ADDRESS_SHIFT 0

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_DEFAULT_RANGE_END_ADDRESS_MASK 0xFFFFFFFFFFFFFFFF
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_DEFAULT_RANGE_END_ADDRESS_SHIFT 0

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_POP_VIOLATION_FIFO_POP_VIOLATION_FIFO_MASK 0x1
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_POP_VIOLATION_FIFO_POP_VIOLATION_FIFO_SHIFT 0

#define SMN_SLV_D2D_BLOCK_SMN_SLV_D2D_BAR_BASE_CFG_VAL_MASK 0xFFFFFFFFFFFFFFFF
#define SMN_SLV_D2D_BLOCK_SMN_SLV_D2D_BAR_BASE_CFG_VAL_SHIFT 0

#define SMN_SLV_D2D_BLOCK_SMN_SLV_D2D_BAR_LIMIT_CFG_VAL_MASK 0xFFFFFFFFFFFFFFFF
#define SMN_SLV_D2D_BLOCK_SMN_SLV_D2D_BAR_LIMIT_CFG_VAL_SHIFT 0

#define SMN_SLV_D2D_BLOCK_SMN_SLV_D2D_SS_BAR_ADDR_CFG_VAL_MASK 0xFFFFFFFFFFFFFFFF
#define SMN_SLV_D2D_BLOCK_SMN_SLV_D2D_SS_BAR_ADDR_CFG_VAL_SHIFT 0

#define SMN_SLV_D2D_BLOCK_SMN_SLV_D2D_DTB_SEL_DTB_SEL_MASK 0x1
#define SMN_SLV_D2D_BLOCK_SMN_SLV_D2D_DTB_SEL_DTB_SEL_SHIFT 0

#define GLOBAL_RESOURCE_CONFIGURATION_ENABLES_RESOURCE_CONFIGURATION_DYNAMIC_RAMP_MASK 0xF
#define GLOBAL_RESOURCE_CONFIGURATION_ENABLES_RESOURCE_CONFIGURATION_DYNAMIC_RAMP_SHIFT 0

#define GLOBAL_RESOURCE_CONFIGURATION_ENABLES_RESOURCE_CONFIGURATION_DYNAMIC_HOP_MASK 0xF0
#define GLOBAL_RESOURCE_CONFIGURATION_ENABLES_RESOURCE_CONFIGURATION_DYNAMIC_HOP_SHIFT 4

#define GLOBAL_RESOURCE_CONFIGURATION_ENABLES_RESOURCE_CONFIGURATION_STATIC_MASK 0xF00
#define GLOBAL_RESOURCE_CONFIGURATION_ENABLES_RESOURCE_CONFIGURATION_STATIC_SHIFT 8

#define GLOBAL_RESOURCE_CONFIGURATION_ENABLES_DROOP_RESPONSE_ENABLE_MASK 0x1000
#define GLOBAL_RESOURCE_CONFIGURATION_ENABLES_DROOP_RESPONSE_ENABLE_SHIFT 12

#define GLOBAL_DYNAMIC_SCHEME_0_DVFS_MODE_MASK 0x7
#define GLOBAL_DYNAMIC_SCHEME_0_DVFS_MODE_SHIFT 0

#define GLOBAL_DYNAMIC_SCHEME_1_WAIT_DURATION_MASK 0xFF
#define GLOBAL_DYNAMIC_SCHEME_1_WAIT_DURATION_SHIFT 0

#define GLOBAL_DYNAMIC_SCHEME_2_WATCH_DURATION_1_MASK 0xFF
#define GLOBAL_DYNAMIC_SCHEME_2_WATCH_DURATION_1_SHIFT 0

#define GLOBAL_DYNAMIC_SCHEME_2_FLOOR_DURATION_1_MASK 0xFF00
#define GLOBAL_DYNAMIC_SCHEME_2_FLOOR_DURATION_1_SHIFT 8

#define GLOBAL_DYNAMIC_SCHEME_3_WATCH_DURATION_2_MASK 0xFF
#define GLOBAL_DYNAMIC_SCHEME_3_WATCH_DURATION_2_SHIFT 0

#define GLOBAL_DYNAMIC_SCHEME_3_FLOOR_DURATION_2_MASK 0xFF00
#define GLOBAL_DYNAMIC_SCHEME_3_FLOOR_DURATION_2_SHIFT 8

#define GLOBAL_DYNAMIC_SCHEME_4_WATCH_DURATION_3_MASK 0xFF
#define GLOBAL_DYNAMIC_SCHEME_4_WATCH_DURATION_3_SHIFT 0

#define GLOBAL_DYNAMIC_SCHEME_4_FLOOR_DURATION_3_MASK 0xFF00
#define GLOBAL_DYNAMIC_SCHEME_4_FLOOR_DURATION_3_SHIFT 8

#define GLOBAL_DYNAMIC_SCHEME_5_DROOP_RECOVERY_RAMP_RATE_MASK 0x7
#define GLOBAL_DYNAMIC_SCHEME_5_DROOP_RECOVERY_RAMP_RATE_SHIFT 0

#define GLOBAL_DYNAMIC_SCHEME_5_DVFS_RAMP_UP_RATE_MASK 0x38
#define GLOBAL_DYNAMIC_SCHEME_5_DVFS_RAMP_UP_RATE_SHIFT 3

#define GLOBAL_DYNAMIC_SCHEME_5_DVFS_RAMP_DOWN_RATE_MASK 0x1C0
#define GLOBAL_DYNAMIC_SCHEME_5_DVFS_RAMP_DOWN_RATE_SHIFT 6

#define GLOBAL_FCW_INT_BOUND_FCW_INT_UPPERBOUND_MASK 0xFF
#define GLOBAL_FCW_INT_BOUND_FCW_INT_UPPERBOUND_SHIFT 0

#define GLOBAL_FCW_INT_BOUND_FCW_INT_LOWERBOUND_MASK 0xFF00
#define GLOBAL_FCW_INT_BOUND_FCW_INT_LOWERBOUND_SHIFT 8

#define GLOBAL_FCW_FRAC_UPPERBOUND_FCW_FRAC_UPPERBOUND_MASK 0x3FFF
#define GLOBAL_FCW_FRAC_UPPERBOUND_FCW_FRAC_UPPERBOUND_SHIFT 0

#define GLOBAL_FCW_FRAC_LOWERBOUND_FCW_FRAC_LOWERBOUND_MASK 0x3FFF
#define GLOBAL_FCW_FRAC_LOWERBOUND_FCW_FRAC_LOWERBOUND_SHIFT 0

#define GLOBAL_REG_UPDATE_REG_UPDATE_MASK 0x1
#define GLOBAL_REG_UPDATE_REG_UPDATE_SHIFT 0

#define GLOBAL_REG_UPDATE_SAMPLE_STROBE_MASK 0x2
#define GLOBAL_REG_UPDATE_SAMPLE_STROBE_SHIFT 1

#define GLOBAL_MEAS_CONFIG_EXT_MEAS_MODE_MASK 0x3
#define GLOBAL_MEAS_CONFIG_EXT_MEAS_MODE_SHIFT 0

#define GLOBAL_MEAS_CONFIG_EXT_START_TRIGGER_MASK 0xC
#define GLOBAL_MEAS_CONFIG_EXT_START_TRIGGER_SHIFT 2

#define GLOBAL_MEAS_CONFIG_EXT_START_TARGET_MASK 0x70
#define GLOBAL_MEAS_CONFIG_EXT_START_TARGET_SHIFT 4

#define GLOBAL_MEAS_CONFIG_EXT_SINGLE_CONFIG_MASK 0x780
#define GLOBAL_MEAS_CONFIG_EXT_SINGLE_CONFIG_SHIFT 7

#define GLOBAL_MEAS_CONFIG_EXT_FREQ_MEAS_TARGET_MASK 0x3800
#define GLOBAL_MEAS_CONFIG_EXT_FREQ_MEAS_TARGET_SHIFT 11

#define GLOBAL_MEAS_DURATION0_EXT_DURATION0_MASK 0xFFFF
#define GLOBAL_MEAS_DURATION0_EXT_DURATION0_SHIFT 0

#define GLOBAL_MEAS_DURATION1_EXT_DURATION1_MASK 0xFFFF
#define GLOBAL_MEAS_DURATION1_EXT_DURATION1_SHIFT 0

#define GLOBAL_MEAS_STATUS_EXT_MEAS_DONE_MASK 0x1
#define GLOBAL_MEAS_STATUS_EXT_MEAS_DONE_SHIFT 0

#define GLOBAL_MEAS_STATUS_EXT_DVFS_MODE_MASK 0xE
#define GLOBAL_MEAS_STATUS_EXT_DVFS_MODE_SHIFT 1

#define GLOBAL_MEAS_STATUS_EXT_VALID_MASK 0x10
#define GLOBAL_MEAS_STATUS_EXT_VALID_SHIFT 4

#define GLOBAL_EXT_FREQ_EXT_FREQ_COUNTER_MASK 0xFFFF
#define GLOBAL_EXT_FREQ_EXT_FREQ_COUNTER_SHIFT 0

#define GLOBAL_EXT_REF_EXT_REF_COUNTER_MASK 0xFFFF
#define GLOBAL_EXT_REF_EXT_REF_COUNTER_SHIFT 0

#define GLOBAL_EXT_DROOP_DUR0_EXT_DROOP_DURATION0_MASK 0xFFFF
#define GLOBAL_EXT_DROOP_DUR0_EXT_DROOP_DURATION0_SHIFT 0

#define GLOBAL_EXT_DROOP_DUR1_EXT_DROOP_DURATION1_MASK 0xFFFF
#define GLOBAL_EXT_DROOP_DUR1_EXT_DROOP_DURATION1_SHIFT 0

#define GLOBAL_EXT_DROOP_DUR2_EXT_DROOP_DURATION2_MASK 0xFFFF
#define GLOBAL_EXT_DROOP_DUR2_EXT_DROOP_DURATION2_SHIFT 0

#define GLOBAL_EXT_DROOP_DUR3_EXT_DROOP_DURATION3_MASK 0xFFFF
#define GLOBAL_EXT_DROOP_DUR3_EXT_DROOP_DURATION3_SHIFT 0

#define GLOBAL_EXT_DROOP_TRAN01_EXT_DROOP_TRANSITION0_MASK 0xFF
#define GLOBAL_EXT_DROOP_TRAN01_EXT_DROOP_TRANSITION0_SHIFT 0

#define GLOBAL_EXT_DROOP_TRAN01_EXT_DROOP_TRANSITION1_MASK 0xFF00
#define GLOBAL_EXT_DROOP_TRAN01_EXT_DROOP_TRANSITION1_SHIFT 8

#define GLOBAL_EXT_DROOP_TRAN23_EXT_DROOP_TRANSITION2_MASK 0xFF
#define GLOBAL_EXT_DROOP_TRAN23_EXT_DROOP_TRANSITION2_SHIFT 0

#define GLOBAL_EXT_DROOP_TRAN23_EXT_DROOP_TRANSITION3_MASK 0xFF00
#define GLOBAL_EXT_DROOP_TRAN23_EXT_DROOP_TRANSITION3_SHIFT 8

#define GLOBAL_EXT_FLOOR_LOOPS_EXT_FLOOR_LOOPS_MASK 0xFF
#define GLOBAL_EXT_FLOOR_LOOPS_EXT_FLOOR_LOOPS_SHIFT 0

#define GLOBAL_EXT_FLOOR1_DURATION0_EXT_FLOOR1_DURATION0_MASK 0xFFFF
#define GLOBAL_EXT_FLOOR1_DURATION0_EXT_FLOOR1_DURATION0_SHIFT 0

#define GLOBAL_EXT_FLOOR2_DURATION0_EXT_FLOOR2_DURATION0_MASK 0xFFFF
#define GLOBAL_EXT_FLOOR2_DURATION0_EXT_FLOOR2_DURATION0_SHIFT 0

#define GLOBAL_EXT_FLOOR3_DURATION0_EXT_FLOOR3_DURATION0_MASK 0xFFFF
#define GLOBAL_EXT_FLOOR3_DURATION0_EXT_FLOOR3_DURATION0_SHIFT 0

#define GLOBAL_EXT_FLOOR1_DURATION1_EXT_FLOOR1_DURATION1_MASK 0xFFFF
#define GLOBAL_EXT_FLOOR1_DURATION1_EXT_FLOOR1_DURATION1_SHIFT 0

#define GLOBAL_EXT_FLOOR2_DURATION1_EXT_FLOOR2_DURATION1_MASK 0xFFFF
#define GLOBAL_EXT_FLOOR2_DURATION1_EXT_FLOOR2_DURATION1_SHIFT 0

#define GLOBAL_EXT_FLOOR3_DURATION1_EXT_FLOOR3_DURATION1_MASK 0xFFFF
#define GLOBAL_EXT_FLOOR3_DURATION1_EXT_FLOOR3_DURATION1_SHIFT 0

#define GLOBAL_EXT_FLOOR1_DURATION2_EXT_FLOOR1_DURATION2_MASK 0xFFFF
#define GLOBAL_EXT_FLOOR1_DURATION2_EXT_FLOOR1_DURATION2_SHIFT 0

#define GLOBAL_EXT_FLOOR2_DURATION2_EXT_FLOOR2_DURATION2_MASK 0xFFFF
#define GLOBAL_EXT_FLOOR2_DURATION2_EXT_FLOOR2_DURATION2_SHIFT 0

#define GLOBAL_EXT_FLOOR3_DURATION2_EXT_FLOOR3_DURATION2_MASK 0xFFFF
#define GLOBAL_EXT_FLOOR3_DURATION2_EXT_FLOOR3_DURATION2_SHIFT 0

#define GLOBAL_EXT_SAFETY_DURATION0_EXT_SAFETY_DURATION0_MASK 0xFFFF
#define GLOBAL_EXT_SAFETY_DURATION0_EXT_SAFETY_DURATION0_SHIFT 0

#define GLOBAL_EXT_SAFETY_DURATION1_EXT_SAFETY_DURATION1_MASK 0xFFFF
#define GLOBAL_EXT_SAFETY_DURATION1_EXT_SAFETY_DURATION1_SHIFT 0

#define GLOBAL_EXT_SAFETY_DURATION2_EXT_SAFETY_DURATION2_MASK 0xFFFF
#define GLOBAL_EXT_SAFETY_DURATION2_EXT_SAFETY_DURATION2_SHIFT 0

#define GLOBAL_LOCK_STATUS_LOCK_MONITOR_CLEAR_MASK 0x7
#define GLOBAL_LOCK_STATUS_LOCK_MONITOR_CLEAR_SHIFT 0

#define GLOBAL_LOCK_STATUS_LOCK_DETECT_MASK 0x38
#define GLOBAL_LOCK_STATUS_LOCK_DETECT_SHIFT 3

#define GLOBAL_LOCK_STATUS_DROOP_INTERRUPT_MASK 0x7C0
#define GLOBAL_LOCK_STATUS_DROOP_INTERRUPT_SHIFT 6

#define GLOBAL_LOCK_MONITOR_0_LOCK_MONITOR_0_MASK 0xFFFF
#define GLOBAL_LOCK_MONITOR_0_LOCK_MONITOR_0_SHIFT 0

#define GLOBAL_LOCK_MONITOR_1_LOCK_MONITOR_1_MASK 0xFFFF
#define GLOBAL_LOCK_MONITOR_1_LOCK_MONITOR_1_SHIFT 0

#define GLOBAL_LOCK_MONITOR_2_LOCK_MONITOR_2_MASK 0xFFFF
#define GLOBAL_LOCK_MONITOR_2_LOCK_MONITOR_2_SHIFT 0

#define GLOBAL_DROOP_PAUSE_DROOP_PAUSE_MASK 0x7
#define GLOBAL_DROOP_PAUSE_DROOP_PAUSE_SHIFT 0

#define FREQUENCY0_FCW_INT0_FCW_INT_MASK 0xFF
#define FREQUENCY0_FCW_INT0_FCW_INT_SHIFT 0

#define FREQUENCY0_FCW_INT0_FCW_INT_FLOOR1_MASK 0xFF00
#define FREQUENCY0_FCW_INT0_FCW_INT_FLOOR1_SHIFT 8

#define FREQUENCY0_FCW_INT1_FCW_INT_FLOOR2_MASK 0xFF
#define FREQUENCY0_FCW_INT1_FCW_INT_FLOOR2_SHIFT 0

#define FREQUENCY0_FCW_INT1_FCW_INT_FLOOR3_MASK 0xFF00
#define FREQUENCY0_FCW_INT1_FCW_INT_FLOOR3_SHIFT 8

#define FREQUENCY0_FCW_FRAC_FCW_FRAC_MASK 0x3FFF
#define FREQUENCY0_FCW_FRAC_FCW_FRAC_SHIFT 0

#define FREQUENCY0_FCW_FRAC1_FCW_FRAC_FLOOR1_MASK 0x3FFF
#define FREQUENCY0_FCW_FRAC1_FCW_FRAC_FLOOR1_SHIFT 0

#define FREQUENCY0_FCW_FRAC2_FCW_FRAC_FLOOR2_MASK 0x3FFF
#define FREQUENCY0_FCW_FRAC2_FCW_FRAC_FLOOR2_SHIFT 0

#define FREQUENCY0_FCW_FRAC3_FCW_FRAC_FLOOR3_MASK 0x3FFF
#define FREQUENCY0_FCW_FRAC3_FCW_FRAC_FLOOR3_SHIFT 0

#define FREQUENCY0_PREDIV_PREDIV_MASK 0x3
#define FREQUENCY0_PREDIV_PREDIV_SHIFT 0

#define FREQUENCY0_PREDIV_POSTDIV_MASK 0x1C
#define FREQUENCY0_PREDIV_POSTDIV_SHIFT 2

#define FREQUENCY0_PREDIV_POSTDIV_CONFIG_MASK 0x60
#define FREQUENCY0_PREDIV_POSTDIV_CONFIG_SHIFT 5

#define FREQUENCY0_PREDIV_FREQ_LOCK_THRESHOLD_MASK 0x3F80
#define FREQUENCY0_PREDIV_FREQ_LOCK_THRESHOLD_SHIFT 7

#define FREQUENCY0_FREQ_ACQ_ENABLES_FREQ_ACQ_ENABLE_MASK 0x1
#define FREQUENCY0_FREQ_ACQ_ENABLES_FREQ_ACQ_ENABLE_SHIFT 0

#define FREQUENCY1_FCW_INT0_FCW_INT_MASK 0xFF
#define FREQUENCY1_FCW_INT0_FCW_INT_SHIFT 0

#define FREQUENCY1_FCW_INT0_FCW_INT_FLOOR1_MASK 0xFF00
#define FREQUENCY1_FCW_INT0_FCW_INT_FLOOR1_SHIFT 8

#define FREQUENCY1_FCW_INT1_FCW_INT_FLOOR2_MASK 0xFF
#define FREQUENCY1_FCW_INT1_FCW_INT_FLOOR2_SHIFT 0

#define FREQUENCY1_FCW_INT1_FCW_INT_FLOOR3_MASK 0xFF00
#define FREQUENCY1_FCW_INT1_FCW_INT_FLOOR3_SHIFT 8

#define FREQUENCY1_FCW_FRAC_FCW_FRAC_MASK 0x3FFF
#define FREQUENCY1_FCW_FRAC_FCW_FRAC_SHIFT 0

#define FREQUENCY1_FCW_FRAC1_FCW_FRAC_FLOOR1_MASK 0x3FFF
#define FREQUENCY1_FCW_FRAC1_FCW_FRAC_FLOOR1_SHIFT 0

#define FREQUENCY1_FCW_FRAC2_FCW_FRAC_FLOOR2_MASK 0x3FFF
#define FREQUENCY1_FCW_FRAC2_FCW_FRAC_FLOOR2_SHIFT 0

#define FREQUENCY1_FCW_FRAC3_FCW_FRAC_FLOOR3_MASK 0x3FFF
#define FREQUENCY1_FCW_FRAC3_FCW_FRAC_FLOOR3_SHIFT 0

#define FREQUENCY1_PREDIV_PREDIV_MASK 0x3
#define FREQUENCY1_PREDIV_PREDIV_SHIFT 0

#define FREQUENCY1_PREDIV_POSTDIV_MASK 0x1C
#define FREQUENCY1_PREDIV_POSTDIV_SHIFT 2

#define FREQUENCY1_PREDIV_POSTDIV_CONFIG_MASK 0x60
#define FREQUENCY1_PREDIV_POSTDIV_CONFIG_SHIFT 5

#define FREQUENCY1_PREDIV_FREQ_LOCK_THRESHOLD_MASK 0x3F80
#define FREQUENCY1_PREDIV_FREQ_LOCK_THRESHOLD_SHIFT 7

#define FREQUENCY1_FREQ_ACQ_ENABLES_FREQ_ACQ_ENABLE_MASK 0x1
#define FREQUENCY1_FREQ_ACQ_ENABLES_FREQ_ACQ_ENABLE_SHIFT 0

#define FREQUENCY2_FCW_INT0_FCW_INT_MASK 0xFF
#define FREQUENCY2_FCW_INT0_FCW_INT_SHIFT 0

#define FREQUENCY2_FCW_INT0_FCW_INT_FLOOR1_MASK 0xFF00
#define FREQUENCY2_FCW_INT0_FCW_INT_FLOOR1_SHIFT 8

#define FREQUENCY2_FCW_INT1_FCW_INT_FLOOR2_MASK 0xFF
#define FREQUENCY2_FCW_INT1_FCW_INT_FLOOR2_SHIFT 0

#define FREQUENCY2_FCW_INT1_FCW_INT_FLOOR3_MASK 0xFF00
#define FREQUENCY2_FCW_INT1_FCW_INT_FLOOR3_SHIFT 8

#define FREQUENCY2_FCW_FRAC_FCW_FRAC_MASK 0x3FFF
#define FREQUENCY2_FCW_FRAC_FCW_FRAC_SHIFT 0

#define FREQUENCY2_FCW_FRAC1_FCW_FRAC_FLOOR1_MASK 0x3FFF
#define FREQUENCY2_FCW_FRAC1_FCW_FRAC_FLOOR1_SHIFT 0

#define FREQUENCY2_FCW_FRAC2_FCW_FRAC_FLOOR2_MASK 0x3FFF
#define FREQUENCY2_FCW_FRAC2_FCW_FRAC_FLOOR2_SHIFT 0

#define FREQUENCY2_FCW_FRAC3_FCW_FRAC_FLOOR3_MASK 0x3FFF
#define FREQUENCY2_FCW_FRAC3_FCW_FRAC_FLOOR3_SHIFT 0

#define FREQUENCY2_PREDIV_PREDIV_MASK 0x3
#define FREQUENCY2_PREDIV_PREDIV_SHIFT 0

#define FREQUENCY2_PREDIV_POSTDIV_MASK 0x1C
#define FREQUENCY2_PREDIV_POSTDIV_SHIFT 2

#define FREQUENCY2_PREDIV_POSTDIV_CONFIG_MASK 0x60
#define FREQUENCY2_PREDIV_POSTDIV_CONFIG_SHIFT 5

#define FREQUENCY2_PREDIV_FREQ_LOCK_THRESHOLD_MASK 0x3F80
#define FREQUENCY2_PREDIV_FREQ_LOCK_THRESHOLD_SHIFT 7

#define FREQUENCY2_FREQ_ACQ_ENABLES_FREQ_ACQ_ENABLE_MASK 0x1
#define FREQUENCY2_FREQ_ACQ_ENABLES_FREQ_ACQ_ENABLE_SHIFT 0

#define FREQUENCY3_FCW_INT0_FCW_INT_MASK 0xFF
#define FREQUENCY3_FCW_INT0_FCW_INT_SHIFT 0

#define FREQUENCY3_FCW_INT0_FCW_INT_FLOOR1_MASK 0xFF00
#define FREQUENCY3_FCW_INT0_FCW_INT_FLOOR1_SHIFT 8

#define FREQUENCY3_FCW_INT1_FCW_INT_FLOOR2_MASK 0xFF
#define FREQUENCY3_FCW_INT1_FCW_INT_FLOOR2_SHIFT 0

#define FREQUENCY3_FCW_INT1_FCW_INT_FLOOR3_MASK 0xFF00
#define FREQUENCY3_FCW_INT1_FCW_INT_FLOOR3_SHIFT 8

#define FREQUENCY3_FCW_FRAC_FCW_FRAC_MASK 0x3FFF
#define FREQUENCY3_FCW_FRAC_FCW_FRAC_SHIFT 0

#define FREQUENCY3_FCW_FRAC1_FCW_FRAC_FLOOR1_MASK 0x3FFF
#define FREQUENCY3_FCW_FRAC1_FCW_FRAC_FLOOR1_SHIFT 0

#define FREQUENCY3_FCW_FRAC2_FCW_FRAC_FLOOR2_MASK 0x3FFF
#define FREQUENCY3_FCW_FRAC2_FCW_FRAC_FLOOR2_SHIFT 0

#define FREQUENCY3_FCW_FRAC3_FCW_FRAC_FLOOR3_MASK 0x3FFF
#define FREQUENCY3_FCW_FRAC3_FCW_FRAC_FLOOR3_SHIFT 0

#define FREQUENCY3_PREDIV_PREDIV_MASK 0x3
#define FREQUENCY3_PREDIV_PREDIV_SHIFT 0

#define FREQUENCY3_PREDIV_POSTDIV_MASK 0x1C
#define FREQUENCY3_PREDIV_POSTDIV_SHIFT 2

#define FREQUENCY3_PREDIV_POSTDIV_CONFIG_MASK 0x60
#define FREQUENCY3_PREDIV_POSTDIV_CONFIG_SHIFT 5

#define FREQUENCY3_PREDIV_FREQ_LOCK_THRESHOLD_MASK 0x3F80
#define FREQUENCY3_PREDIV_FREQ_LOCK_THRESHOLD_SHIFT 7

#define FREQUENCY3_FREQ_ACQ_ENABLES_FREQ_ACQ_ENABLE_MASK 0x1
#define FREQUENCY3_FREQ_ACQ_ENABLES_FREQ_ACQ_ENABLE_SHIFT 0

#define FREQUENCY4_FCW_INT0_FCW_INT_MASK 0xFF
#define FREQUENCY4_FCW_INT0_FCW_INT_SHIFT 0

#define FREQUENCY4_FCW_INT0_FCW_INT_FLOOR1_MASK 0xFF00
#define FREQUENCY4_FCW_INT0_FCW_INT_FLOOR1_SHIFT 8

#define FREQUENCY4_FCW_INT1_FCW_INT_FLOOR2_MASK 0xFF
#define FREQUENCY4_FCW_INT1_FCW_INT_FLOOR2_SHIFT 0

#define FREQUENCY4_FCW_INT1_FCW_INT_FLOOR3_MASK 0xFF00
#define FREQUENCY4_FCW_INT1_FCW_INT_FLOOR3_SHIFT 8

#define FREQUENCY4_FCW_FRAC_FCW_FRAC_MASK 0x3FFF
#define FREQUENCY4_FCW_FRAC_FCW_FRAC_SHIFT 0

#define FREQUENCY4_FCW_FRAC1_FCW_FRAC_FLOOR1_MASK 0x3FFF
#define FREQUENCY4_FCW_FRAC1_FCW_FRAC_FLOOR1_SHIFT 0

#define FREQUENCY4_FCW_FRAC2_FCW_FRAC_FLOOR2_MASK 0x3FFF
#define FREQUENCY4_FCW_FRAC2_FCW_FRAC_FLOOR2_SHIFT 0

#define FREQUENCY4_FCW_FRAC3_FCW_FRAC_FLOOR3_MASK 0x3FFF
#define FREQUENCY4_FCW_FRAC3_FCW_FRAC_FLOOR3_SHIFT 0

#define FREQUENCY4_PREDIV_PREDIV_MASK 0x3
#define FREQUENCY4_PREDIV_PREDIV_SHIFT 0

#define FREQUENCY4_PREDIV_POSTDIV_MASK 0x1C
#define FREQUENCY4_PREDIV_POSTDIV_SHIFT 2

#define FREQUENCY4_PREDIV_POSTDIV_CONFIG_MASK 0x60
#define FREQUENCY4_PREDIV_POSTDIV_CONFIG_SHIFT 5

#define FREQUENCY4_PREDIV_FREQ_LOCK_THRESHOLD_MASK 0x3F80
#define FREQUENCY4_PREDIV_FREQ_LOCK_THRESHOLD_SHIFT 7

#define FREQUENCY4_FREQ_ACQ_ENABLES_FREQ_ACQ_ENABLE_MASK 0x1
#define FREQUENCY4_FREQ_ACQ_ENABLES_FREQ_ACQ_ENABLE_SHIFT 0

#define FREQUENCY5_FCW_INT0_FCW_INT_MASK 0xFF
#define FREQUENCY5_FCW_INT0_FCW_INT_SHIFT 0

#define FREQUENCY5_FCW_INT0_FCW_INT_FLOOR1_MASK 0xFF00
#define FREQUENCY5_FCW_INT0_FCW_INT_FLOOR1_SHIFT 8

#define FREQUENCY5_FCW_INT1_FCW_INT_FLOOR2_MASK 0xFF
#define FREQUENCY5_FCW_INT1_FCW_INT_FLOOR2_SHIFT 0

#define FREQUENCY5_FCW_INT1_FCW_INT_FLOOR3_MASK 0xFF00
#define FREQUENCY5_FCW_INT1_FCW_INT_FLOOR3_SHIFT 8

#define FREQUENCY5_FCW_FRAC_FCW_FRAC_MASK 0x3FFF
#define FREQUENCY5_FCW_FRAC_FCW_FRAC_SHIFT 0

#define FREQUENCY5_FCW_FRAC1_FCW_FRAC_FLOOR1_MASK 0x3FFF
#define FREQUENCY5_FCW_FRAC1_FCW_FRAC_FLOOR1_SHIFT 0

#define FREQUENCY5_FCW_FRAC2_FCW_FRAC_FLOOR2_MASK 0x3FFF
#define FREQUENCY5_FCW_FRAC2_FCW_FRAC_FLOOR2_SHIFT 0

#define FREQUENCY5_FCW_FRAC3_FCW_FRAC_FLOOR3_MASK 0x3FFF
#define FREQUENCY5_FCW_FRAC3_FCW_FRAC_FLOOR3_SHIFT 0

#define FREQUENCY5_PREDIV_PREDIV_MASK 0x3
#define FREQUENCY5_PREDIV_PREDIV_SHIFT 0

#define FREQUENCY5_PREDIV_POSTDIV_MASK 0x1C
#define FREQUENCY5_PREDIV_POSTDIV_SHIFT 2

#define FREQUENCY5_PREDIV_POSTDIV_CONFIG_MASK 0x60
#define FREQUENCY5_PREDIV_POSTDIV_CONFIG_SHIFT 5

#define FREQUENCY5_PREDIV_FREQ_LOCK_THRESHOLD_MASK 0x3F80
#define FREQUENCY5_PREDIV_FREQ_LOCK_THRESHOLD_SHIFT 7

#define FREQUENCY5_FREQ_ACQ_ENABLES_FREQ_ACQ_ENABLE_MASK 0x1
#define FREQUENCY5_FREQ_ACQ_ENABLES_FREQ_ACQ_ENABLE_SHIFT 0

#define CGM0_ENABLES_STATIC_CGM_ENABLE_MASK 0x1
#define CGM0_ENABLES_STATIC_CGM_ENABLE_SHIFT 0

#define CGM0_OPEN_LOOP_STATIC_OPEN_LOOP_BYPASS_MASK 0x2
#define CGM0_OPEN_LOOP_STATIC_OPEN_LOOP_BYPASS_SHIFT 1

#define CGM0_OPEN_LOOP_STATIC_OPEN_LOOP_CODE_MASK 0x3FFC
#define CGM0_OPEN_LOOP_STATIC_OPEN_LOOP_CODE_SHIFT 2

#define CGM0_DM0_READ_DM0_MASK 0xFFFF
#define CGM0_DM0_READ_DM0_SHIFT 0

#define CGM0_DM1_READ_DM1_MASK 0xFFFF
#define CGM0_DM1_READ_DM1_SHIFT 0

#define CGM0_DM2_READ_DM2_MASK 0xFFFF
#define CGM0_DM2_READ_DM2_SHIFT 0

#define CGM0_DM3_READ_DM3_MASK 0xFFFF
#define CGM0_DM3_READ_DM3_SHIFT 0

#define CGM0_CGM_STATUS_FREQ_MONITOR_DONE_MASK 0x1
#define CGM0_CGM_STATUS_FREQ_MONITOR_DONE_SHIFT 0

#define CGM0_CGM_STATUS_DM0_WINDOW_DONE_MASK 0x2
#define CGM0_CGM_STATUS_DM0_WINDOW_DONE_SHIFT 1

#define CGM0_DM0_CONFIG_DM0_WINDOW_MODE_MASK 0x7
#define CGM0_DM0_CONFIG_DM0_WINDOW_MODE_SHIFT 0

#define CGM0_DM0_CONFIG_DM0_WINDOW_MASK 0x78
#define CGM0_DM0_CONFIG_DM0_WINDOW_SHIFT 3

#define CGM0_FREQ_MONITOR_CONFIG_FREQ_MONITOR_ENABLE_MASK 0x1
#define CGM0_FREQ_MONITOR_CONFIG_FREQ_MONITOR_ENABLE_SHIFT 0

#define CGM0_FREQ_MONITOR_CONFIG_FREQ_MONITOR_WINDOW_MODE_MASK 0x6
#define CGM0_FREQ_MONITOR_CONFIG_FREQ_MONITOR_WINDOW_MODE_SHIFT 1

#define CGM0_FREQ_MONITOR_CONFIG_FREQ_MONITOR_WINDOW_MASK 0x78
#define CGM0_FREQ_MONITOR_CONFIG_FREQ_MONITOR_WINDOW_SHIFT 3

#define CGM0_FREQ_MONITOR_CONFIG_DM0_ENABLE_MASK 0x400
#define CGM0_FREQ_MONITOR_CONFIG_DM0_ENABLE_SHIFT 10

#define CGM0_FREQ_MONITOR_COUNT_FREQ_MONITOR_CLK_COUNT_MASK 0xFFFF
#define CGM0_FREQ_MONITOR_COUNT_FREQ_MONITOR_CLK_COUNT_SHIFT 0

#define CGM0_DCO_CODE_INST_READ_DCO_CODE_INST_MASK 0xFFFF
#define CGM0_DCO_CODE_INST_READ_DCO_CODE_INST_SHIFT 0

#define CGM1_ENABLES_STATIC_CGM_ENABLE_MASK 0x1
#define CGM1_ENABLES_STATIC_CGM_ENABLE_SHIFT 0

#define CGM1_OPEN_LOOP_STATIC_OPEN_LOOP_BYPASS_MASK 0x2
#define CGM1_OPEN_LOOP_STATIC_OPEN_LOOP_BYPASS_SHIFT 1

#define CGM1_OPEN_LOOP_STATIC_OPEN_LOOP_CODE_MASK 0x3FFC
#define CGM1_OPEN_LOOP_STATIC_OPEN_LOOP_CODE_SHIFT 2

#define CGM1_DM0_READ_DM0_MASK 0xFFFF
#define CGM1_DM0_READ_DM0_SHIFT 0

#define CGM1_DM1_READ_DM1_MASK 0xFFFF
#define CGM1_DM1_READ_DM1_SHIFT 0

#define CGM1_DM2_READ_DM2_MASK 0xFFFF
#define CGM1_DM2_READ_DM2_SHIFT 0

#define CGM1_DM3_READ_DM3_MASK 0xFFFF
#define CGM1_DM3_READ_DM3_SHIFT 0

#define CGM1_CGM_STATUS_FREQ_MONITOR_DONE_MASK 0x1
#define CGM1_CGM_STATUS_FREQ_MONITOR_DONE_SHIFT 0

#define CGM1_CGM_STATUS_DM0_WINDOW_DONE_MASK 0x2
#define CGM1_CGM_STATUS_DM0_WINDOW_DONE_SHIFT 1

#define CGM1_DM0_CONFIG_DM0_WINDOW_MODE_MASK 0x7
#define CGM1_DM0_CONFIG_DM0_WINDOW_MODE_SHIFT 0

#define CGM1_DM0_CONFIG_DM0_WINDOW_MASK 0x78
#define CGM1_DM0_CONFIG_DM0_WINDOW_SHIFT 3

#define CGM1_FREQ_MONITOR_CONFIG_FREQ_MONITOR_ENABLE_MASK 0x1
#define CGM1_FREQ_MONITOR_CONFIG_FREQ_MONITOR_ENABLE_SHIFT 0

#define CGM1_FREQ_MONITOR_CONFIG_FREQ_MONITOR_WINDOW_MODE_MASK 0x6
#define CGM1_FREQ_MONITOR_CONFIG_FREQ_MONITOR_WINDOW_MODE_SHIFT 1

#define CGM1_FREQ_MONITOR_CONFIG_FREQ_MONITOR_WINDOW_MASK 0x78
#define CGM1_FREQ_MONITOR_CONFIG_FREQ_MONITOR_WINDOW_SHIFT 3

#define CGM1_FREQ_MONITOR_CONFIG_DM0_ENABLE_MASK 0x400
#define CGM1_FREQ_MONITOR_CONFIG_DM0_ENABLE_SHIFT 10

#define CGM1_FREQ_MONITOR_COUNT_FREQ_MONITOR_CLK_COUNT_MASK 0xFFFF
#define CGM1_FREQ_MONITOR_COUNT_FREQ_MONITOR_CLK_COUNT_SHIFT 0

#define CGM1_DCO_CODE_INST_READ_DCO_CODE_INST_MASK 0xFFFF
#define CGM1_DCO_CODE_INST_READ_DCO_CODE_INST_SHIFT 0

#define CGM2_ENABLES_STATIC_CGM_ENABLE_MASK 0x1
#define CGM2_ENABLES_STATIC_CGM_ENABLE_SHIFT 0

#define CGM2_OPEN_LOOP_STATIC_OPEN_LOOP_BYPASS_MASK 0x2
#define CGM2_OPEN_LOOP_STATIC_OPEN_LOOP_BYPASS_SHIFT 1

#define CGM2_OPEN_LOOP_STATIC_OPEN_LOOP_CODE_MASK 0x3FFC
#define CGM2_OPEN_LOOP_STATIC_OPEN_LOOP_CODE_SHIFT 2

#define CGM2_DM0_READ_DM0_MASK 0xFFFF
#define CGM2_DM0_READ_DM0_SHIFT 0

#define CGM2_DM1_READ_DM1_MASK 0xFFFF
#define CGM2_DM1_READ_DM1_SHIFT 0

#define CGM2_DM2_READ_DM2_MASK 0xFFFF
#define CGM2_DM2_READ_DM2_SHIFT 0

#define CGM2_DM3_READ_DM3_MASK 0xFFFF
#define CGM2_DM3_READ_DM3_SHIFT 0

#define CGM2_CGM_STATUS_FREQ_MONITOR_DONE_MASK 0x1
#define CGM2_CGM_STATUS_FREQ_MONITOR_DONE_SHIFT 0

#define CGM2_CGM_STATUS_DM0_WINDOW_DONE_MASK 0x2
#define CGM2_CGM_STATUS_DM0_WINDOW_DONE_SHIFT 1

#define CGM2_DM0_CONFIG_DM0_WINDOW_MODE_MASK 0x7
#define CGM2_DM0_CONFIG_DM0_WINDOW_MODE_SHIFT 0

#define CGM2_DM0_CONFIG_DM0_WINDOW_MASK 0x78
#define CGM2_DM0_CONFIG_DM0_WINDOW_SHIFT 3

#define CGM2_FREQ_MONITOR_CONFIG_FREQ_MONITOR_ENABLE_MASK 0x1
#define CGM2_FREQ_MONITOR_CONFIG_FREQ_MONITOR_ENABLE_SHIFT 0

#define CGM2_FREQ_MONITOR_CONFIG_FREQ_MONITOR_WINDOW_MODE_MASK 0x6
#define CGM2_FREQ_MONITOR_CONFIG_FREQ_MONITOR_WINDOW_MODE_SHIFT 1

#define CGM2_FREQ_MONITOR_CONFIG_FREQ_MONITOR_WINDOW_MASK 0x78
#define CGM2_FREQ_MONITOR_CONFIG_FREQ_MONITOR_WINDOW_SHIFT 3

#define CGM2_FREQ_MONITOR_CONFIG_DM0_ENABLE_MASK 0x400
#define CGM2_FREQ_MONITOR_CONFIG_DM0_ENABLE_SHIFT 10

#define CGM2_FREQ_MONITOR_COUNT_FREQ_MONITOR_CLK_COUNT_MASK 0xFFFF
#define CGM2_FREQ_MONITOR_COUNT_FREQ_MONITOR_CLK_COUNT_SHIFT 0

#define CGM2_DCO_CODE_INST_READ_DCO_CODE_INST_MASK 0xFFFF
#define CGM2_DCO_CODE_INST_READ_DCO_CODE_INST_SHIFT 0

#define DROOP_ENABLES_ENABLE_MASK 0x1
#define DROOP_ENABLES_ENABLE_SHIFT 0

#define DROOP_ENABLES_STICKY_DROOP_ENABLE_MASK 0x2
#define DROOP_ENABLES_STICKY_DROOP_ENABLE_SHIFT 1

#define DROOP_ENABLES_STICKY_DROOP_DURATION_MASK 0x1C
#define DROOP_ENABLES_STICKY_DROOP_DURATION_SHIFT 2

#define DROOP_ENABLES_OPERATING_MODE_MASK 0x40
#define DROOP_ENABLES_OPERATING_MODE_SHIFT 6

#define DROOP_ENABLES_CONFIG_SELECT_MASK 0xF00
#define DROOP_ENABLES_CONFIG_SELECT_SHIFT 8

#define DROOP_ENABLES_CONFIG_SELECT_UPDATE_MASK 0x1000
#define DROOP_ENABLES_CONFIG_SELECT_UPDATE_SHIFT 12

#define DROOP_SAMPLE_STROBE_SAMPLE_STROBE_MASK 0x1
#define DROOP_SAMPLE_STROBE_SAMPLE_STROBE_SHIFT 0

#define DROOP_SAMPLE_STROBE_AVG_SAMPLES_NUM_MASK 0x1E0
#define DROOP_SAMPLE_STROBE_AVG_SAMPLES_NUM_SHIFT 5

#define DROOP_SAMPLE_STROBE_AVG_CODE_SAMPLE_STROBE_MASK 0x4000
#define DROOP_SAMPLE_STROBE_AVG_CODE_SAMPLE_STROBE_SHIFT 14

#define DROOP_TARGET_MONITOR_CODE_TARGET_MONITOR_CODE_MASK 0xFF
#define DROOP_TARGET_MONITOR_CODE_TARGET_MONITOR_CODE_SHIFT 0

#define DROOP_CONFIG_RUN_DCDL_INIT_MASK 0x20
#define DROOP_CONFIG_RUN_DCDL_INIT_SHIFT 5

#define DROOP_CONFIG_EXT_MEAS_MODE_MASK 0xC0
#define DROOP_CONFIG_EXT_MEAS_MODE_SHIFT 6

#define DROOP_CONFIG_EXT_START_TRIGGER_MASK 0x100
#define DROOP_CONFIG_EXT_START_TRIGGER_SHIFT 8

#define DROOP_CONFIG_EXT_SINGLE_CONFIG_MASK 0x1E00
#define DROOP_CONFIG_EXT_SINGLE_CONFIG_SHIFT 9

#define DROOP_CONFIG_EXT_LTM_ENABLE_MASK 0x2000
#define DROOP_CONFIG_EXT_LTM_ENABLE_SHIFT 13

#define DROOP_CONFIG_EXT_MEAS_DONE_MASK 0x8000
#define DROOP_CONFIG_EXT_MEAS_DONE_SHIFT 15

#define DROOP_MEAS_DURATION0_EXT_DURATION0_MASK 0xFFFF
#define DROOP_MEAS_DURATION0_EXT_DURATION0_SHIFT 0

#define DROOP_MEAS_DURATION1_EXT_DURATION1_MASK 0xFFFF
#define DROOP_MEAS_DURATION1_EXT_DURATION1_SHIFT 0

#define DROOP_LONG_TERM_MAX_CODE_EXT_LTM_MAX_CODE_MASK 0x3F
#define DROOP_LONG_TERM_MAX_CODE_EXT_LTM_MAX_CODE_SHIFT 0

#define DROOP_LONG_TERM_MAX_CODE_EXT_LTM_OVERFLOW_MASK 0x100
#define DROOP_LONG_TERM_MAX_CODE_EXT_LTM_OVERFLOW_SHIFT 8

#define DROOP_LONG_TERM_MIN_CODE_EXT_LTM_MIN_CODE_MASK 0x3F
#define DROOP_LONG_TERM_MIN_CODE_EXT_LTM_MIN_CODE_SHIFT 0

#define DROOP_LONG_TERM_MIN_CODE_EXT_LTM_UNDERFLOW_MASK 0x100
#define DROOP_LONG_TERM_MIN_CODE_EXT_LTM_UNDERFLOW_SHIFT 8

#define DROOP_EXT_DROOP_DUR0_EXT_DROOP_DURATION0_MASK 0xFFFF
#define DROOP_EXT_DROOP_DUR0_EXT_DROOP_DURATION0_SHIFT 0

#define DROOP_EXT_DROOP_DUR1_EXT_DROOP_DURATION1_MASK 0xFFFF
#define DROOP_EXT_DROOP_DUR1_EXT_DROOP_DURATION1_SHIFT 0

#define DROOP_EXT_DROOP_DUR2_EXT_DROOP_DURATION2_MASK 0xFFFF
#define DROOP_EXT_DROOP_DUR2_EXT_DROOP_DURATION2_SHIFT 0

#define DROOP_EXT_DROOP_DUR3_EXT_DROOP_DURATION3_MASK 0xFFFF
#define DROOP_EXT_DROOP_DUR3_EXT_DROOP_DURATION3_SHIFT 0

#define DROOP_EXT_DROOP_TRAN_01_EXT_DROOP_TRANSITION0_MASK 0xFF
#define DROOP_EXT_DROOP_TRAN_01_EXT_DROOP_TRANSITION0_SHIFT 0

#define DROOP_EXT_DROOP_TRAN_01_EXT_DROOP_TRANSITION1_MASK 0xFF00
#define DROOP_EXT_DROOP_TRAN_01_EXT_DROOP_TRANSITION1_SHIFT 8

#define DROOP_EXT_DROOP_TRAN_23_EXT_DROOP_TRANSITION2_MASK 0xFF
#define DROOP_EXT_DROOP_TRAN_23_EXT_DROOP_TRANSITION2_SHIFT 0

#define DROOP_EXT_DROOP_TRAN_23_EXT_DROOP_TRANSITION3_MASK 0xFF00
#define DROOP_EXT_DROOP_TRAN_23_EXT_DROOP_TRANSITION3_SHIFT 8

#define DROOP_FORCE_FORCE_DROOP_ENABLE_MASK 0x1
#define DROOP_FORCE_FORCE_DROOP_ENABLE_SHIFT 0

#define DROOP_FORCE_FORCE_MONITOR_ENABLE_MASK 0x2
#define DROOP_FORCE_FORCE_MONITOR_ENABLE_SHIFT 1

#define DROOP_FORCE_FORCE_DROOP_MASK 0x1C
#define DROOP_FORCE_FORCE_DROOP_SHIFT 2

#define DROOP_FORCE_FORCE_MONITOR_MASK 0x7E0
#define DROOP_FORCE_FORCE_MONITOR_SHIFT 5

#define DROOP_SAMPLED_AVG_MONITOR_SAMPLED_AVG_MONITOR_MASK 0xFF
#define DROOP_SAMPLED_AVG_MONITOR_SAMPLED_AVG_MONITOR_SHIFT 0

#define DROOP_SAMPLED_AVG_MONITOR_SAMPLED_AVG_MONITOR_VALID_MASK 0x100
#define DROOP_SAMPLED_AVG_MONITOR_SAMPLED_AVG_MONITOR_VALID_SHIFT 8

#define DROOP_SAMPLED_AVG_MONITOR_MULTIPLE_EDGES_MASK 0x1000
#define DROOP_SAMPLED_AVG_MONITOR_MULTIPLE_EDGES_SHIFT 12

#define DROOP_SAMPLED_AVG_MONITOR_THRESHOLD_ERROR_MASK 0xE000
#define DROOP_SAMPLED_AVG_MONITOR_THRESHOLD_ERROR_SHIFT 13

#define DROOP_SAMPLED_DROOP_SAMPLED_DROOP_MASK 0xFF
#define DROOP_SAMPLED_DROOP_SAMPLED_DROOP_SHIFT 0

#define DROOP_SAMPLED_DROOP_SAMPLED_DROOP_VALID_MASK 0x100
#define DROOP_SAMPLED_DROOP_SAMPLED_DROOP_VALID_SHIFT 8

#define DROOP_SAMPLED_MONITOR_SAMPLED_MONITOR_MASK 0xFF
#define DROOP_SAMPLED_MONITOR_SAMPLED_MONITOR_SHIFT 0

#define DROOP_SAMPLED_MONITOR_SAMPLED_MONITOR_VALID_MASK 0x100
#define DROOP_SAMPLED_MONITOR_SAMPLED_MONITOR_VALID_SHIFT 8

#define DROOP_SAMPLED_DELAY_SAMPLED_DELAY_MASK 0xFF
#define DROOP_SAMPLED_DELAY_SAMPLED_DELAY_SHIFT 0

#define DROOP_SAMPLED_DELAY_SAMPLED_DELAY_VALID_MASK 0x100
#define DROOP_SAMPLED_DELAY_SAMPLED_DELAY_VALID_SHIFT 8

#define DROOP_CONFIG_SETTING_0_LW_CONFIG_SETTING_0_DELAY_CODE_MASK 0xFF
#define DROOP_CONFIG_SETTING_0_LW_CONFIG_SETTING_0_DELAY_CODE_SHIFT 0

#define DROOP_CONFIG_SETTING_0_LW_CONFIG_SETTING_0_T0_MASK 0xFF00
#define DROOP_CONFIG_SETTING_0_LW_CONFIG_SETTING_0_T0_SHIFT 8

#define DROOP_CONFIG_SETTING_0_HW_CONFIG_SETTING_0_T1_MASK 0xFF
#define DROOP_CONFIG_SETTING_0_HW_CONFIG_SETTING_0_T1_SHIFT 0

#define DROOP_CONFIG_SETTING_0_HW_CONFIG_SETTING_0_T2_MASK 0xFF00
#define DROOP_CONFIG_SETTING_0_HW_CONFIG_SETTING_0_T2_SHIFT 8

#define DROOP_CONFIG_SETTING_1_LW_CONFIG_SETTING_1_DELAY_CODE_MASK 0xFF
#define DROOP_CONFIG_SETTING_1_LW_CONFIG_SETTING_1_DELAY_CODE_SHIFT 0

#define DROOP_CONFIG_SETTING_1_LW_CONFIG_SETTING_1_T0_MASK 0xFF00
#define DROOP_CONFIG_SETTING_1_LW_CONFIG_SETTING_1_T0_SHIFT 8

#define DROOP_CONFIG_SETTING_1_HW_CONFIG_SETTING_1_T1_MASK 0xFF
#define DROOP_CONFIG_SETTING_1_HW_CONFIG_SETTING_1_T1_SHIFT 0

#define DROOP_CONFIG_SETTING_1_HW_CONFIG_SETTING_1_T2_MASK 0xFF00
#define DROOP_CONFIG_SETTING_1_HW_CONFIG_SETTING_1_T2_SHIFT 8

#define DROOP_CONFIG_SETTING_2_LW_CONFIG_SETTING_2_DELAY_CODE_MASK 0xFF
#define DROOP_CONFIG_SETTING_2_LW_CONFIG_SETTING_2_DELAY_CODE_SHIFT 0

#define DROOP_CONFIG_SETTING_2_LW_CONFIG_SETTING_2_T0_MASK 0xFF00
#define DROOP_CONFIG_SETTING_2_LW_CONFIG_SETTING_2_T0_SHIFT 8

#define DROOP_CONFIG_SETTING_2_HW_CONFIG_SETTING_2_T1_MASK 0xFF
#define DROOP_CONFIG_SETTING_2_HW_CONFIG_SETTING_2_T1_SHIFT 0

#define DROOP_CONFIG_SETTING_2_HW_CONFIG_SETTING_2_T2_MASK 0xFF00
#define DROOP_CONFIG_SETTING_2_HW_CONFIG_SETTING_2_T2_SHIFT 8

#define DROOP_CONFIG_SETTING_3_LW_CONFIG_SETTING_3_DELAY_CODE_MASK 0xFF
#define DROOP_CONFIG_SETTING_3_LW_CONFIG_SETTING_3_DELAY_CODE_SHIFT 0

#define DROOP_CONFIG_SETTING_3_LW_CONFIG_SETTING_3_T0_MASK 0xFF00
#define DROOP_CONFIG_SETTING_3_LW_CONFIG_SETTING_3_T0_SHIFT 8

#define DROOP_CONFIG_SETTING_3_HW_CONFIG_SETTING_3_T1_MASK 0xFF
#define DROOP_CONFIG_SETTING_3_HW_CONFIG_SETTING_3_T1_SHIFT 0

#define DROOP_CONFIG_SETTING_3_HW_CONFIG_SETTING_3_T2_MASK 0xFF00
#define DROOP_CONFIG_SETTING_3_HW_CONFIG_SETTING_3_T2_SHIFT 8

#define DROOP_CONFIG_SETTING_4_LW_CONFIG_SETTING_4_DELAY_CODE_MASK 0xFF
#define DROOP_CONFIG_SETTING_4_LW_CONFIG_SETTING_4_DELAY_CODE_SHIFT 0

#define DROOP_CONFIG_SETTING_4_LW_CONFIG_SETTING_4_T0_MASK 0xFF00
#define DROOP_CONFIG_SETTING_4_LW_CONFIG_SETTING_4_T0_SHIFT 8

#define DROOP_CONFIG_SETTING_4_HW_CONFIG_SETTING_4_T1_MASK 0xFF
#define DROOP_CONFIG_SETTING_4_HW_CONFIG_SETTING_4_T1_SHIFT 0

#define DROOP_CONFIG_SETTING_4_HW_CONFIG_SETTING_4_T2_MASK 0xFF00
#define DROOP_CONFIG_SETTING_4_HW_CONFIG_SETTING_4_T2_SHIFT 8

#define DROOP_CONFIG_SETTING_5_LW_CONFIG_SETTING_5_DELAY_CODE_MASK 0xFF
#define DROOP_CONFIG_SETTING_5_LW_CONFIG_SETTING_5_DELAY_CODE_SHIFT 0

#define DROOP_CONFIG_SETTING_5_LW_CONFIG_SETTING_5_T0_MASK 0xFF00
#define DROOP_CONFIG_SETTING_5_LW_CONFIG_SETTING_5_T0_SHIFT 8

#define DROOP_CONFIG_SETTING_5_HW_CONFIG_SETTING_5_T1_MASK 0xFF
#define DROOP_CONFIG_SETTING_5_HW_CONFIG_SETTING_5_T1_SHIFT 0

#define DROOP_CONFIG_SETTING_5_HW_CONFIG_SETTING_5_T2_MASK 0xFF00
#define DROOP_CONFIG_SETTING_5_HW_CONFIG_SETTING_5_T2_SHIFT 8

#define DROOP_CONFIG_SETTING_6_LW_CONFIG_SETTING_6_DELAY_CODE_MASK 0xFF
#define DROOP_CONFIG_SETTING_6_LW_CONFIG_SETTING_6_DELAY_CODE_SHIFT 0

#define DROOP_CONFIG_SETTING_6_LW_CONFIG_SETTING_6_T0_MASK 0xFF00
#define DROOP_CONFIG_SETTING_6_LW_CONFIG_SETTING_6_T0_SHIFT 8

#define DROOP_CONFIG_SETTING_6_HW_CONFIG_SETTING_6_T1_MASK 0xFF
#define DROOP_CONFIG_SETTING_6_HW_CONFIG_SETTING_6_T1_SHIFT 0

#define DROOP_CONFIG_SETTING_6_HW_CONFIG_SETTING_6_T2_MASK 0xFF00
#define DROOP_CONFIG_SETTING_6_HW_CONFIG_SETTING_6_T2_SHIFT 8

#define DROOP_CONFIG_SETTING_7_LW_CONFIG_SETTING_7_DELAY_CODE_MASK 0xFF
#define DROOP_CONFIG_SETTING_7_LW_CONFIG_SETTING_7_DELAY_CODE_SHIFT 0

#define DROOP_CONFIG_SETTING_7_LW_CONFIG_SETTING_7_T0_MASK 0xFF00
#define DROOP_CONFIG_SETTING_7_LW_CONFIG_SETTING_7_T0_SHIFT 8

#define DROOP_CONFIG_SETTING_7_HW_CONFIG_SETTING_7_T1_MASK 0xFF
#define DROOP_CONFIG_SETTING_7_HW_CONFIG_SETTING_7_T1_SHIFT 0

#define DROOP_CONFIG_SETTING_7_HW_CONFIG_SETTING_7_T2_MASK 0xFF00
#define DROOP_CONFIG_SETTING_7_HW_CONFIG_SETTING_7_T2_SHIFT 8

#define DROOP_CONFIG_SETTING_8_LW_CONFIG_SETTING_8_DELAY_CODE_MASK 0xFF
#define DROOP_CONFIG_SETTING_8_LW_CONFIG_SETTING_8_DELAY_CODE_SHIFT 0

#define DROOP_CONFIG_SETTING_8_LW_CONFIG_SETTING_8_T0_MASK 0xFF00
#define DROOP_CONFIG_SETTING_8_LW_CONFIG_SETTING_8_T0_SHIFT 8

#define DROOP_CONFIG_SETTING_8_HW_CONFIG_SETTING_8_T1_MASK 0xFF
#define DROOP_CONFIG_SETTING_8_HW_CONFIG_SETTING_8_T1_SHIFT 0

#define DROOP_CONFIG_SETTING_8_HW_CONFIG_SETTING_8_T2_MASK 0xFF00
#define DROOP_CONFIG_SETTING_8_HW_CONFIG_SETTING_8_T2_SHIFT 8

#define DROOP_CONFIG_SETTING_9_LW_CONFIG_SETTING_9_DELAY_CODE_MASK 0xFF
#define DROOP_CONFIG_SETTING_9_LW_CONFIG_SETTING_9_DELAY_CODE_SHIFT 0

#define DROOP_CONFIG_SETTING_9_LW_CONFIG_SETTING_9_T0_MASK 0xFF00
#define DROOP_CONFIG_SETTING_9_LW_CONFIG_SETTING_9_T0_SHIFT 8

#define DROOP_CONFIG_SETTING_9_HW_CONFIG_SETTING_9_T1_MASK 0xFF
#define DROOP_CONFIG_SETTING_9_HW_CONFIG_SETTING_9_T1_SHIFT 0

#define DROOP_CONFIG_SETTING_9_HW_CONFIG_SETTING_9_T2_MASK 0xFF00
#define DROOP_CONFIG_SETTING_9_HW_CONFIG_SETTING_9_T2_SHIFT 8

#define DROOP_CONFIG_SETTING_10_LW_CONFIG_SETTING_10_DELAY_CODE_MASK 0xFF
#define DROOP_CONFIG_SETTING_10_LW_CONFIG_SETTING_10_DELAY_CODE_SHIFT 0

#define DROOP_CONFIG_SETTING_10_LW_CONFIG_SETTING_10_T0_MASK 0xFF00
#define DROOP_CONFIG_SETTING_10_LW_CONFIG_SETTING_10_T0_SHIFT 8

#define DROOP_CONFIG_SETTING_10_HW_CONFIG_SETTING_10_T1_MASK 0xFF
#define DROOP_CONFIG_SETTING_10_HW_CONFIG_SETTING_10_T1_SHIFT 0

#define DROOP_CONFIG_SETTING_10_HW_CONFIG_SETTING_10_T2_MASK 0xFF00
#define DROOP_CONFIG_SETTING_10_HW_CONFIG_SETTING_10_T2_SHIFT 8

#define DROOP_CONFIG_SETTING_11_LW_CONFIG_SETTING_11_DELAY_CODE_MASK 0xFF
#define DROOP_CONFIG_SETTING_11_LW_CONFIG_SETTING_11_DELAY_CODE_SHIFT 0

#define DROOP_CONFIG_SETTING_11_LW_CONFIG_SETTING_11_T0_MASK 0xFF00
#define DROOP_CONFIG_SETTING_11_LW_CONFIG_SETTING_11_T0_SHIFT 8

#define DROOP_CONFIG_SETTING_11_HW_CONFIG_SETTING_11_T1_MASK 0xFF
#define DROOP_CONFIG_SETTING_11_HW_CONFIG_SETTING_11_T1_SHIFT 0

#define DROOP_CONFIG_SETTING_11_HW_CONFIG_SETTING_11_T2_MASK 0xFF00
#define DROOP_CONFIG_SETTING_11_HW_CONFIG_SETTING_11_T2_SHIFT 8

#define DROOP_CONFIG_SETTING_12_LW_CONFIG_SETTING_12_DELAY_CODE_MASK 0xFF
#define DROOP_CONFIG_SETTING_12_LW_CONFIG_SETTING_12_DELAY_CODE_SHIFT 0

#define DROOP_CONFIG_SETTING_12_LW_CONFIG_SETTING_12_T0_MASK 0xFF00
#define DROOP_CONFIG_SETTING_12_LW_CONFIG_SETTING_12_T0_SHIFT 8

#define DROOP_CONFIG_SETTING_12_HW_CONFIG_SETTING_12_T1_MASK 0xFF
#define DROOP_CONFIG_SETTING_12_HW_CONFIG_SETTING_12_T1_SHIFT 0

#define DROOP_CONFIG_SETTING_12_HW_CONFIG_SETTING_12_T2_MASK 0xFF00
#define DROOP_CONFIG_SETTING_12_HW_CONFIG_SETTING_12_T2_SHIFT 8

#define DROOP_CONFIG_SETTING_13_LW_CONFIG_SETTING_13_DELAY_CODE_MASK 0xFF
#define DROOP_CONFIG_SETTING_13_LW_CONFIG_SETTING_13_DELAY_CODE_SHIFT 0

#define DROOP_CONFIG_SETTING_13_LW_CONFIG_SETTING_13_T0_MASK 0xFF00
#define DROOP_CONFIG_SETTING_13_LW_CONFIG_SETTING_13_T0_SHIFT 8

#define DROOP_CONFIG_SETTING_13_HW_CONFIG_SETTING_13_T1_MASK 0xFF
#define DROOP_CONFIG_SETTING_13_HW_CONFIG_SETTING_13_T1_SHIFT 0

#define DROOP_CONFIG_SETTING_13_HW_CONFIG_SETTING_13_T2_MASK 0xFF00
#define DROOP_CONFIG_SETTING_13_HW_CONFIG_SETTING_13_T2_SHIFT 8

#define DROOP_CONFIG_SETTING_14_LW_CONFIG_SETTING_14_DELAY_CODE_MASK 0xFF
#define DROOP_CONFIG_SETTING_14_LW_CONFIG_SETTING_14_DELAY_CODE_SHIFT 0

#define DROOP_CONFIG_SETTING_14_LW_CONFIG_SETTING_14_T0_MASK 0xFF00
#define DROOP_CONFIG_SETTING_14_LW_CONFIG_SETTING_14_T0_SHIFT 8

#define DROOP_CONFIG_SETTING_14_HW_CONFIG_SETTING_14_T1_MASK 0xFF
#define DROOP_CONFIG_SETTING_14_HW_CONFIG_SETTING_14_T1_SHIFT 0

#define DROOP_CONFIG_SETTING_14_HW_CONFIG_SETTING_14_T2_MASK 0xFF00
#define DROOP_CONFIG_SETTING_14_HW_CONFIG_SETTING_14_T2_SHIFT 8

#define DROOP_CONFIG_SETTING_15_LW_CONFIG_SETTING_15_DELAY_CODE_MASK 0xFF
#define DROOP_CONFIG_SETTING_15_LW_CONFIG_SETTING_15_DELAY_CODE_SHIFT 0

#define DROOP_CONFIG_SETTING_15_LW_CONFIG_SETTING_15_T0_MASK 0xFF00
#define DROOP_CONFIG_SETTING_15_LW_CONFIG_SETTING_15_T0_SHIFT 8

#define DROOP_CONFIG_SETTING_15_HW_CONFIG_SETTING_15_T1_MASK 0xFF
#define DROOP_CONFIG_SETTING_15_HW_CONFIG_SETTING_15_T1_SHIFT 0

#define DROOP_CONFIG_SETTING_15_HW_CONFIG_SETTING_15_T2_MASK 0xFF00
#define DROOP_CONFIG_SETTING_15_HW_CONFIG_SETTING_15_T2_SHIFT 8

#define DROOP_CONFIG_SETTING_01_K2_CONFIG_SETTING_0_K2_MASK 0xFF
#define DROOP_CONFIG_SETTING_01_K2_CONFIG_SETTING_0_K2_SHIFT 0

#define DROOP_CONFIG_SETTING_01_K2_CONFIG_SETTING_1_K2_MASK 0xFF00
#define DROOP_CONFIG_SETTING_01_K2_CONFIG_SETTING_1_K2_SHIFT 8

#define DROOP_CONFIG_SETTING_23_K2_CONFIG_SETTING_2_K2_MASK 0xFF
#define DROOP_CONFIG_SETTING_23_K2_CONFIG_SETTING_2_K2_SHIFT 0

#define DROOP_CONFIG_SETTING_23_K2_CONFIG_SETTING_3_K2_MASK 0xFF00
#define DROOP_CONFIG_SETTING_23_K2_CONFIG_SETTING_3_K2_SHIFT 8

#define DROOP_CONFIG_SETTING_45_K2_CONFIG_SETTING_4_K2_MASK 0xFF
#define DROOP_CONFIG_SETTING_45_K2_CONFIG_SETTING_4_K2_SHIFT 0

#define DROOP_CONFIG_SETTING_45_K2_CONFIG_SETTING_5_K2_MASK 0xFF00
#define DROOP_CONFIG_SETTING_45_K2_CONFIG_SETTING_5_K2_SHIFT 8

#define DROOP_CONFIG_SETTING_67_K2_CONFIG_SETTING_6_K2_MASK 0xFF
#define DROOP_CONFIG_SETTING_67_K2_CONFIG_SETTING_6_K2_SHIFT 0

#define DROOP_CONFIG_SETTING_67_K2_CONFIG_SETTING_7_K2_MASK 0xFF00
#define DROOP_CONFIG_SETTING_67_K2_CONFIG_SETTING_7_K2_SHIFT 8

#define DROOP_CONFIG_SETTING_89_K2_CONFIG_SETTING_8_K2_MASK 0xFF
#define DROOP_CONFIG_SETTING_89_K2_CONFIG_SETTING_8_K2_SHIFT 0

#define DROOP_CONFIG_SETTING_89_K2_CONFIG_SETTING_9_K2_MASK 0xFF00
#define DROOP_CONFIG_SETTING_89_K2_CONFIG_SETTING_9_K2_SHIFT 8

#define DROOP_CONFIG_SETTING_1011_K2_CONFIG_SETTING_10_K2_MASK 0xFF
#define DROOP_CONFIG_SETTING_1011_K2_CONFIG_SETTING_10_K2_SHIFT 0

#define DROOP_CONFIG_SETTING_1011_K2_CONFIG_SETTING_11_K2_MASK 0xFF00
#define DROOP_CONFIG_SETTING_1011_K2_CONFIG_SETTING_11_K2_SHIFT 8

#define DROOP_CONFIG_SETTING_1213_K2_CONFIG_SETTING_12_K2_MASK 0xFF
#define DROOP_CONFIG_SETTING_1213_K2_CONFIG_SETTING_12_K2_SHIFT 0

#define DROOP_CONFIG_SETTING_1213_K2_CONFIG_SETTING_13_K2_MASK 0xFF00
#define DROOP_CONFIG_SETTING_1213_K2_CONFIG_SETTING_13_K2_SHIFT 8

#define DROOP_CONFIG_SETTING_1415_K2_CONFIG_SETTING_14_K2_MASK 0xFF
#define DROOP_CONFIG_SETTING_1415_K2_CONFIG_SETTING_14_K2_SHIFT 0

#define DROOP_CONFIG_SETTING_1415_K2_CONFIG_SETTING_15_K2_MASK 0xFF00
#define DROOP_CONFIG_SETTING_1415_K2_CONFIG_SETTING_15_K2_SHIFT 8

#define DROOP_PERCENT_DELAY_TH0_PERCENT_DELAY_T0_MASK 0xFF
#define DROOP_PERCENT_DELAY_TH0_PERCENT_DELAY_T0_SHIFT 0

#define DROOP_PERCENT_DELAY_TH0_PERCENT_DELAY_T1_MASK 0xFF00
#define DROOP_PERCENT_DELAY_TH0_PERCENT_DELAY_T1_SHIFT 8

#define DROOP_PERCENT_DELAY_TH1_PERCENT_DELAY_T2_MASK 0xFF
#define DROOP_PERCENT_DELAY_TH1_PERCENT_DELAY_T2_SHIFT 0

#define DROOP_PERCENT_DELAY_TH1_PERCENT_DELAY_TH_VALID_MASK 0x100
#define DROOP_PERCENT_DELAY_TH1_PERCENT_DELAY_TH_VALID_SHIFT 8

#define TEMP_SENSOR_TEMP_SENSOR_CTRL_TS_EN_MASK 0x1
#define TEMP_SENSOR_TEMP_SENSOR_CTRL_TS_EN_SHIFT 0

#define TEMP_SENSOR_TEMP_SENSOR_CTRL_RAW_ADC_EN_MASK 0x4
#define TEMP_SENSOR_TEMP_SENSOR_CTRL_RAW_ADC_EN_SHIFT 2

#define TEMP_SENSOR_TEMP_SENSOR_CTRL_REMOTE_NUM_MASK 0xF8
#define TEMP_SENSOR_TEMP_SENSOR_CTRL_REMOTE_NUM_SHIFT 3

#define TEMP_SENSOR_TEMP_SENSOR_CTRL_BURST_MODE_EN_MASK 0x100
#define TEMP_SENSOR_TEMP_SENSOR_CTRL_BURST_MODE_EN_SHIFT 8

#define TEMP_SENSOR_BYPASS_ID_LO_ID_LO_MASK 0xFF
#define TEMP_SENSOR_BYPASS_ID_LO_ID_LO_SHIFT 0

#define TEMP_SENSOR_BYPASS_ID_LO_OSCAL_EN_MASK 0x100
#define TEMP_SENSOR_BYPASS_ID_LO_OSCAL_EN_SHIFT 8

#define TEMP_SENSOR_BYPASS_ID_HI_ID_HI_MASK 0xFF
#define TEMP_SENSOR_BYPASS_ID_HI_ID_HI_SHIFT 0

#define TEMP_SENSOR_BYPASS_ID_HI_CLK_INV_MASK 0x100
#define TEMP_SENSOR_BYPASS_ID_HI_CLK_INV_SHIFT 8

#define TEMP_SENSOR_TEMP_SENSOR_CFG_0_TSR_N_CK1_MASK 0x7
#define TEMP_SENSOR_TEMP_SENSOR_CFG_0_TSR_N_CK1_SHIFT 0

#define TEMP_SENSOR_TEMP_SENSOR_CFG_0_TSR_N_CK3_MASK 0x70
#define TEMP_SENSOR_TEMP_SENSOR_CFG_0_TSR_N_CK3_SHIFT 4

#define TEMP_SENSOR_TEMP_SENSOR_CFG_0_CDC_STAGE_EN_MASK 0x100
#define TEMP_SENSOR_TEMP_SENSOR_CFG_0_CDC_STAGE_EN_SHIFT 8

#define TEMP_SENSOR_TEMP_SENSOR_CFG_1_TS_COA0_MASK 0xF
#define TEMP_SENSOR_TEMP_SENSOR_CFG_1_TS_COA0_SHIFT 0

#define TEMP_SENSOR_TEMP_SENSOR_CFG_1_TSR_N_CK2_MASK 0x1F0
#define TEMP_SENSOR_TEMP_SENSOR_CFG_1_TSR_N_CK2_SHIFT 4

#define TEMP_SENSOR_TEMP_COEFF_B_TS_COB0_MASK 0x7F
#define TEMP_SENSOR_TEMP_COEFF_B_TS_COB0_SHIFT 0

#define TEMP_SENSOR_TEMP_COEFF_B_TS_COC0_HI_MASK 0x100
#define TEMP_SENSOR_TEMP_COEFF_B_TS_COC0_HI_SHIFT 8

#define TEMP_SENSOR_TEMP_COEFF_C_TS_COC0_MASK 0x1FF
#define TEMP_SENSOR_TEMP_COEFF_C_TS_COC0_SHIFT 0

#define TEMP_SENSOR_ADC_TARGET_ADC_TARGET_MASK 0x1FF
#define TEMP_SENSOR_ADC_TARGET_ADC_TARGET_SHIFT 0

#define TEMP_SENSOR_CONV_AVG_SEL_NUM_CONV_AVG_SEL_NUM_MASK 0x3
#define TEMP_SENSOR_CONV_AVG_SEL_NUM_CONV_AVG_SEL_NUM_SHIFT 0

#define TEMP_SENSOR_DAC_GAIN_ADC_CAP_SELECT_MASK 0x3F
#define TEMP_SENSOR_DAC_GAIN_ADC_CAP_SELECT_SHIFT 0

#define TEMP_SENSOR_DAC_GAIN_ADC_GAIN_MODE_MASK 0x40
#define TEMP_SENSOR_DAC_GAIN_ADC_GAIN_MODE_SHIFT 6

#define TEMP_SENSOR_DAC_GAIN_FSMP_EN_MASK 0x80
#define TEMP_SENSOR_DAC_GAIN_FSMP_EN_SHIFT 7

#define TEMP_SENSOR_DAC_GAIN_FAST_MODE_MASK 0x100
#define TEMP_SENSOR_DAC_GAIN_FAST_MODE_SHIFT 8

#define TEMP_SENSOR_REMOTE_CALIBRATION_TS_CO_MASK 0x3F
#define TEMP_SENSOR_REMOTE_CALIBRATION_TS_CO_SHIFT 0

#define TEMP_SENSOR_ATE_CTRL_ATE_RO_MUX_MASK 0x7
#define TEMP_SENSOR_ATE_CTRL_ATE_RO_MUX_SHIFT 0

#define TEMP_SENSOR_ATE_CTRL_ATE_AVG_EN_MASK 0x8
#define TEMP_SENSOR_ATE_CTRL_ATE_AVG_EN_SHIFT 3

#define TEMP_SENSOR_ATE_CTRL_AVG_MUX_SEL_MASK 0xF0
#define TEMP_SENSOR_ATE_CTRL_AVG_MUX_SEL_SHIFT 4

#define TEMP_SENSOR_ATE_CTRL_ATE_EN_MASK 0x100
#define TEMP_SENSOR_ATE_CTRL_ATE_EN_SHIFT 8

#define TEMP_SENSOR_TEST_LMT_MAX_TEST_LMT_MAX_MASK 0x1FF
#define TEMP_SENSOR_TEST_LMT_MAX_TEST_LMT_MAX_SHIFT 0

#define TEMP_SENSOR_TEST_LMT_MIN_TEST_LMT_MIN_MASK 0x1FF
#define TEMP_SENSOR_TEST_LMT_MIN_TEST_LMT_MIN_SHIFT 0

#define TEMP_SENSOR_START_TEMP_SENSE_START_TEMP_SENSE_MASK 0x1
#define TEMP_SENSOR_START_TEMP_SENSE_START_TEMP_SENSE_SHIFT 0

#define TEMP_SENSOR_REMOTE_SENSOR_DATA_TS_OUT_MASK 0x1FF
#define TEMP_SENSOR_REMOTE_SENSOR_DATA_TS_OUT_SHIFT 0

#define TT_PLL_PVT_PROGRAMMABLE_THRESHOLD_PROGRAMMABLE_THRESHOLD_MASK 0xFF
#define TT_PLL_PVT_PROGRAMMABLE_THRESHOLD_PROGRAMMABLE_THRESHOLD_SHIFT 0

#define TT_PLL_PVT_DEBUG_TEMP_VAL_DEBUG_TEMP_VAL_MASK 0x1FF
#define TT_PLL_PVT_DEBUG_TEMP_VAL_DEBUG_TEMP_VAL_SHIFT 0

#define TT_PLL_PVT_DELTA_THRESHOLD_DELTA_THRESHOLD_0_MASK 0xFF
#define TT_PLL_PVT_DELTA_THRESHOLD_DELTA_THRESHOLD_0_SHIFT 0

#define TT_PLL_PVT_DELTA_THRESHOLD_DELTA_THRESHOLD_1_MASK 0xFF00
#define TT_PLL_PVT_DELTA_THRESHOLD_DELTA_THRESHOLD_1_SHIFT 8

#define TT_PLL_PVT_DELTA_THRESHOLD_DELTA_THRESHOLD_2_MASK 0xFF0000
#define TT_PLL_PVT_DELTA_THRESHOLD_DELTA_THRESHOLD_2_SHIFT 16

#define TT_PLL_PVT_DELTA_THRESHOLD_DELTA_THRESHOLD_3_MASK 0xFF000000
#define TT_PLL_PVT_DELTA_THRESHOLD_DELTA_THRESHOLD_3_SHIFT 24

#define TT_PLL_PVT_FREQ_SEL_STEP_SIZE_STEP0_SIZE_PLUS_MASK 0xF
#define TT_PLL_PVT_FREQ_SEL_STEP_SIZE_STEP0_SIZE_PLUS_SHIFT 0

#define TT_PLL_PVT_FREQ_SEL_STEP_SIZE_STEP1_SIZE_PLUS_MASK 0xF0
#define TT_PLL_PVT_FREQ_SEL_STEP_SIZE_STEP1_SIZE_PLUS_SHIFT 4

#define TT_PLL_PVT_FREQ_SEL_STEP_SIZE_STEP2_SIZE_PLUS_MASK 0xF00
#define TT_PLL_PVT_FREQ_SEL_STEP_SIZE_STEP2_SIZE_PLUS_SHIFT 8

#define TT_PLL_PVT_FREQ_SEL_STEP_SIZE_STEP3_SIZE_PLUS_MASK 0xF000
#define TT_PLL_PVT_FREQ_SEL_STEP_SIZE_STEP3_SIZE_PLUS_SHIFT 12

#define TT_PLL_PVT_FREQ_SEL_STEP_SIZE_STEP0_SIZE_MNUS_MASK 0xF0000
#define TT_PLL_PVT_FREQ_SEL_STEP_SIZE_STEP0_SIZE_MNUS_SHIFT 16

#define TT_PLL_PVT_FREQ_SEL_STEP_SIZE_STEP1_SIZE_MNUS_MASK 0xF00000
#define TT_PLL_PVT_FREQ_SEL_STEP_SIZE_STEP1_SIZE_MNUS_SHIFT 20

#define TT_PLL_PVT_FREQ_SEL_STEP_SIZE_STEP2_SIZE_MNUS_MASK 0xF000000
#define TT_PLL_PVT_FREQ_SEL_STEP_SIZE_STEP2_SIZE_MNUS_SHIFT 24

#define TT_PLL_PVT_FREQ_SEL_STEP_SIZE_STEP3_SIZE_MNUS_MASK 0xF0000000
#define TT_PLL_PVT_FREQ_SEL_STEP_SIZE_STEP3_SIZE_MNUS_SHIFT 28

#define TT_PLL_PVT_THERMAL_CTRL_LOOP_CFG_DESIRED_P_STATE_MASK 0xF
#define TT_PLL_PVT_THERMAL_CTRL_LOOP_CFG_DESIRED_P_STATE_SHIFT 0

#define TT_PLL_PVT_THERMAL_CTRL_LOOP_CFG_THERMAL_CTRL_LOOP_EN_MASK 0x10
#define TT_PLL_PVT_THERMAL_CTRL_LOOP_CFG_THERMAL_CTRL_LOOP_EN_SHIFT 4

#define TT_PLL_PVT_THERMAL_CTRL_LOOP_CFG_MOVING_AVERAGE_SEL_MASK 0x20
#define TT_PLL_PVT_THERMAL_CTRL_LOOP_CFG_MOVING_AVERAGE_SEL_SHIFT 5

#define TT_PLL_PVT_THERMAL_CTRL_LOOP_CFG_READ_TEMP_FROM_REG_SEL_MASK 0x40
#define TT_PLL_PVT_THERMAL_CTRL_LOOP_CFG_READ_TEMP_FROM_REG_SEL_SHIFT 6

#define TT_PLL_PVT_THERMAL_CTRL_LOOP_CFG_PLL_BYPASS_ON_DFS_MASK 0x80
#define TT_PLL_PVT_THERMAL_CTRL_LOOP_CFG_PLL_BYPASS_ON_DFS_SHIFT 7

#define TT_PLL_PVT_THERMAL_CTRL_LOOP_CFG_DISABLE_POSTDIV_WRITES_MASK 0x100
#define TT_PLL_PVT_THERMAL_CTRL_LOOP_CFG_DISABLE_POSTDIV_WRITES_SHIFT 8

#define TT_PLL_PVT_RESET_P_STATE_RESET_P_STATE_MASK 0xF
#define TT_PLL_PVT_RESET_P_STATE_RESET_P_STATE_SHIFT 0

#define TT_PLL_PVT_HYSTERESIS_COUNTER_INCREASE_FREQ_HYSTERESIS_COUNTER_MASK 0xFFFF
#define TT_PLL_PVT_HYSTERESIS_COUNTER_INCREASE_FREQ_HYSTERESIS_COUNTER_SHIFT 0

#define TT_PLL_PVT_HYSTERESIS_COUNTER_REDUCE_FREQ_HYSTERESIS_COUNTER_MASK 0xFFFF0000
#define TT_PLL_PVT_HYSTERESIS_COUNTER_REDUCE_FREQ_HYSTERESIS_COUNTER_SHIFT 16

#define TT_PLL_PVT_INCREASE_FREQ_EVENT_COUNT_INCREASE_FREQ_EVENT_COUNT_MASK 0xFFFFFFFF
#define TT_PLL_PVT_INCREASE_FREQ_EVENT_COUNT_INCREASE_FREQ_EVENT_COUNT_SHIFT 0

#define TT_PLL_PVT_REDUCE_FREQ_EVENT_COUNT_REDUCE_FREQ_EVENT_COUNT_MASK 0xFFFFFFFF
#define TT_PLL_PVT_REDUCE_FREQ_EVENT_COUNT_REDUCE_FREQ_EVENT_COUNT_SHIFT 0

#define TT_PLL_PVT_THERMAL_CTRL_STATUS_AI_OUT_FREQ_SELECT_MASK 0xF
#define TT_PLL_PVT_THERMAL_CTRL_STATUS_AI_OUT_FREQ_SELECT_SHIFT 0

#define TT_PLL_PVT_THERMAL_CTRL_STATUS_CURRENT_FREQ_SELECT_MASK 0xF0
#define TT_PLL_PVT_THERMAL_CTRL_STATUS_CURRENT_FREQ_SELECT_SHIFT 4

#define TT_PLL_PVT_THERMAL_CTRL_STATUS_HYST_FSM_STATE_MASK 0x700
#define TT_PLL_PVT_THERMAL_CTRL_STATUS_HYST_FSM_STATE_SHIFT 8

#define TT_PLL_PVT_THERMAL_CTRL_STATUS_AWM3_REG_STATE_MASK 0xF800
#define TT_PLL_PVT_THERMAL_CTRL_STATUS_AWM3_REG_STATE_SHIFT 11

#define TT_PLL_PVT_THERMAL_CTRL_STATUS_THERMAL_POLL_STATE_MASK 0xF0000
#define TT_PLL_PVT_THERMAL_CTRL_STATUS_THERMAL_POLL_STATE_SHIFT 16

#define TT_PLL_PVT_THERMAL_CTRL_STATUS_DFVS_MODE_0_FREQ_SEL_MASK 0xF00000
#define TT_PLL_PVT_THERMAL_CTRL_STATUS_DFVS_MODE_0_FREQ_SEL_SHIFT 20

#define TT_PLL_PVT_THERMAL_CTRL_STATUS_DFVS_MODE_1_FREQ_SEL_MASK 0xF000000
#define TT_PLL_PVT_THERMAL_CTRL_STATUS_DFVS_MODE_1_FREQ_SEL_SHIFT 24

#define TT_PLL_PVT_THERMAL_DFS_UNLOCK_NUM_CYCLES_THERMAL_DFS_UNLOCK_NUM_CYCLES_MASK 0xFFF
#define TT_PLL_PVT_THERMAL_DFS_UNLOCK_NUM_CYCLES_THERMAL_DFS_UNLOCK_NUM_CYCLES_SHIFT 0

#define TT_PLL_PVT_LOOKUP_FCW_INT_FREQ_LOOKUP_FCW_INT_F0_MASK 0xFF
#define TT_PLL_PVT_LOOKUP_FCW_INT_FREQ_LOOKUP_FCW_INT_F0_SHIFT 0

#define TT_PLL_PVT_LOOKUP_FCW_INT_FREQ_LOOKUP_FCW_INT_F1_MASK 0xFF00
#define TT_PLL_PVT_LOOKUP_FCW_INT_FREQ_LOOKUP_FCW_INT_F1_SHIFT 8

#define TT_PLL_PVT_LOOKUP_FCW_INT_FREQ_LOOKUP_FCW_INT_F2_MASK 0xFF0000
#define TT_PLL_PVT_LOOKUP_FCW_INT_FREQ_LOOKUP_FCW_INT_F2_SHIFT 16

#define TT_PLL_PVT_LOOKUP_FCW_INT_FREQ_LOOKUP_FCW_INT_F3_MASK 0xFF000000
#define TT_PLL_PVT_LOOKUP_FCW_INT_FREQ_LOOKUP_FCW_INT_F3_SHIFT 24

#define TT_PLL_PVT_LOOKUP_POSTDIV_FREQ_LOOKUP_POSTDIV_MASK 0x7
#define TT_PLL_PVT_LOOKUP_POSTDIV_FREQ_LOOKUP_POSTDIV_SHIFT 0

#define TT_PLL_PVT_PROMISE_SENSOR_CTRL_SF_PROMISE_EN_MASK 0x1
#define TT_PLL_PVT_PROMISE_SENSOR_CTRL_SF_PROMISE_EN_SHIFT 0

#define TT_PLL_PVT_PROMISE_SENSOR_CTRL_SF_PROMISE_SELECT_MASK 0x3F00
#define TT_PLL_PVT_PROMISE_SENSOR_CTRL_SF_PROMISE_SELECT_SHIFT 8

#define TT_PLL_PVT_VRHOT_PSYSCRIT_CFG_VRHOT_PSYSCRIT_EN_MASK 0x1
#define TT_PLL_PVT_VRHOT_PSYSCRIT_CFG_VRHOT_PSYSCRIT_EN_SHIFT 0

#define TT_PLL_PVT_VRHOT_PSYSCRIT_CFG_VRHOT_PSYSCRIT_WAIT_FOR_IDLE_MASK 0x2
#define TT_PLL_PVT_VRHOT_PSYSCRIT_CFG_VRHOT_PSYSCRIT_WAIT_FOR_IDLE_SHIFT 1

#define TT_PLL_PVT_VRHOT_PSYSCRIT_CFG_VRHOT_PSYSCRIT_OVERRIDE_INDEX_MASK 0xF0
#define TT_PLL_PVT_VRHOT_PSYSCRIT_CFG_VRHOT_PSYSCRIT_OVERRIDE_INDEX_SHIFT 4

#define TT_PLL_PVT_VRHOT_PSYSCRIT_HOP_UP_COUNT_HOP_UP_DELAY_MASK 0xFFFFFF
#define TT_PLL_PVT_VRHOT_PSYSCRIT_HOP_UP_COUNT_HOP_UP_DELAY_SHIFT 0

#define TT_PLL_PVT_VRHOT_PSYSCRIT_HOP_DOWN_COUNT_HOP_DOWN_DELAY_MASK 0xFFFFFF
#define TT_PLL_PVT_VRHOT_PSYSCRIT_HOP_DOWN_COUNT_HOP_DOWN_DELAY_SHIFT 0

#define TT_PLL_PVT_THERMAL_THRESHOLDS_THERMAL_THRESHOLD_CAT_MASK 0xFF
#define TT_PLL_PVT_THERMAL_THRESHOLDS_THERMAL_THRESHOLD_CAT_SHIFT 0

#define TT_PLL_PVT_THERMAL_THRESHOLDS_THERMAL_THRESHOLD2_MASK 0xFF00
#define TT_PLL_PVT_THERMAL_THRESHOLDS_THERMAL_THRESHOLD2_SHIFT 8

#define TT_PLL_PVT_THERMAL_THRESHOLDS_THERMAL_THRESHOLD1_MASK 0xFF0000
#define TT_PLL_PVT_THERMAL_THRESHOLDS_THERMAL_THRESHOLD1_SHIFT 16

#define TT_PLL_PVT_THERMAL_THRESHOLDS_REACHED_THERMAL_THRESHOLD_CAT_REACHED_MASK 0x1
#define TT_PLL_PVT_THERMAL_THRESHOLDS_REACHED_THERMAL_THRESHOLD_CAT_REACHED_SHIFT 0

#define TT_PLL_PVT_THERMAL_THRESHOLDS_REACHED_THERMAL_THRESHOLD2_REACHED_MASK 0x2
#define TT_PLL_PVT_THERMAL_THRESHOLDS_REACHED_THERMAL_THRESHOLD2_REACHED_SHIFT 1

#define TT_PLL_PVT_THERMAL_THRESHOLDS_REACHED_THERMAL_THRESHOLD1_REACHED_MASK 0x4
#define TT_PLL_PVT_THERMAL_THRESHOLDS_REACHED_THERMAL_THRESHOLD1_REACHED_SHIFT 2

#define TT_PLL_PVT_POLL_TEMP_POLL_TEMP_MASK 0x1
#define TT_PLL_PVT_POLL_TEMP_POLL_TEMP_SHIFT 0

#define TT_PLL_PVT_POLL_TEMP_ENABLE_THRESHOLD_INTERRUPTS_MASK 0x2
#define TT_PLL_PVT_POLL_TEMP_ENABLE_THRESHOLD_INTERRUPTS_SHIFT 1

#define TT_PLL_PVT_POLL_TEMP_ENABLE_CAT_INTERRUPT_MASK 0x4
#define TT_PLL_PVT_POLL_TEMP_ENABLE_CAT_INTERRUPT_SHIFT 2

#define TT_PLL_PVT_LAST_READ_TEMP_LAST_READ_TEMP_MASK 0x1FF
#define TT_PLL_PVT_LAST_READ_TEMP_LAST_READ_TEMP_SHIFT 0

#define TT_PLL_PVT_CLOCK_COUNTER_CTRL_AWM_CLK_COUNT_EN_MASK 0x7
#define TT_PLL_PVT_CLOCK_COUNTER_CTRL_AWM_CLK_COUNT_EN_SHIFT 0

#define TT_PLL_PVT_CLOCK_COUNTER_CTRL_PM_CLK_COUNT_EN_MASK 0x30
#define TT_PLL_PVT_CLOCK_COUNTER_CTRL_PM_CLK_COUNT_EN_SHIFT 4

#define TT_PLL_PVT_REF_CLK_COUNT_PERIOD_LO_REFCLK_COUNT_PERIOD_LO_MASK 0xFFFFFFFF
#define TT_PLL_PVT_REF_CLK_COUNT_PERIOD_LO_REFCLK_COUNT_PERIOD_LO_SHIFT 0

#define TT_PLL_PVT_REF_CLK_COUNT_PERIOD_HI_REFCLK_COUNT_PERIOD_HI_MASK 0xFFFFFFFF
#define TT_PLL_PVT_REF_CLK_COUNT_PERIOD_HI_REFCLK_COUNT_PERIOD_HI_SHIFT 0

#define TT_PLL_PVT_CLOCK_COUNTER_STATUS_AWM_CLK_COUNT_VALID_MASK 0x7
#define TT_PLL_PVT_CLOCK_COUNTER_STATUS_AWM_CLK_COUNT_VALID_SHIFT 0

#define TT_PLL_PVT_CLOCK_COUNTER_STATUS_PM_CLK_COUNT_VALID_MASK 0x30
#define TT_PLL_PVT_CLOCK_COUNTER_STATUS_PM_CLK_COUNT_VALID_SHIFT 4

#define TT_PLL_PVT_CLOCK_COUNTER_LO_CLOCK_COUNT_LO_MASK 0xFFFFFFFF
#define TT_PLL_PVT_CLOCK_COUNTER_LO_CLOCK_COUNT_LO_SHIFT 0

#define TT_PLL_PVT_CLOCK_COUNTER_HI_CLOCK_COUNT_HI_MASK 0xFFFFFFFF
#define TT_PLL_PVT_CLOCK_COUNTER_HI_CLOCK_COUNT_HI_SHIFT 0

#define PLL_PVT_CLK_OBSERVE_CLK_CTR_CONFIG_FUNC_TRIGGER_EN_MASK 0x1
#define PLL_PVT_CLK_OBSERVE_CLK_CTR_CONFIG_FUNC_TRIGGER_EN_SHIFT 0

#define PLL_PVT_CLK_OBSERVE_CLK_CTR_CONFIG_INPUT_CLK_SEL_MASK 0x1E
#define PLL_PVT_CLK_OBSERVE_CLK_CTR_CONFIG_INPUT_CLK_SEL_SHIFT 1

#define PLL_PVT_CLK_OBSERVE_CLK_CTR_CONFIG_USE_DIV_CLK_MASK 0x20
#define PLL_PVT_CLK_OBSERVE_CLK_CTR_CONFIG_USE_DIV_CLK_SHIFT 5

#define PLL_PVT_CLK_OBSERVE_CLK_CTR_CONFIG_DOWN_CTR_USE_TCK_MASK 0x40
#define PLL_PVT_CLK_OBSERVE_CLK_CTR_CONFIG_DOWN_CTR_USE_TCK_SHIFT 6

#define PLL_PVT_CLK_OBSERVE_CLK_CTR_CONFIG_CLK_DIV_FACTOR_MASK 0x3F80
#define PLL_PVT_CLK_OBSERVE_CLK_CTR_CONFIG_CLK_DIV_FACTOR_SHIFT 7

#define PLL_PVT_CLK_OBSERVE_CLK_CTR_CONFIG_DOWN_CTR_VAL_MASK 0x3FFC000
#define PLL_PVT_CLK_OBSERVE_CLK_CTR_CONFIG_DOWN_CTR_VAL_SHIFT 14

#define PLL_PVT_CLK_OBSERVE_CLK_CTR_CONFIG_CLK_OBS_MASK 0x4000000
#define PLL_PVT_CLK_OBSERVE_CLK_CTR_CONFIG_CLK_OBS_SHIFT 26

#define PLL_PVT_CLK_OBSERVE_CLK_CTR_OUT_CLK_CTR_START_MASK 0x1
#define PLL_PVT_CLK_OBSERVE_CLK_CTR_OUT_CLK_CTR_START_SHIFT 0

#define PLL_PVT_CLK_OBSERVE_CLK_CTR_OUT_FREQ_CTR_VALID_MASK 0x2
#define PLL_PVT_CLK_OBSERVE_CLK_CTR_OUT_FREQ_CTR_VALID_SHIFT 1

#define PLL_PVT_CLK_OBSERVE_CLK_CTR_OUT_FREQ_CTR_OUT_MASK 0x3FFFFC
#define PLL_PVT_CLK_OBSERVE_CLK_CTR_OUT_FREQ_CTR_OUT_SHIFT 2

#define PLL_PVT_CLK_OBSERVE_CLK_CTR_FUNCTIONAL_RESET_N_MASK 0x1
#define PLL_PVT_CLK_OBSERVE_CLK_CTR_FUNCTIONAL_RESET_N_SHIFT 0

#define BUS_ERROR_UNIT_CAUSE_DATA_MASK 0x7
#define BUS_ERROR_UNIT_CAUSE_DATA_SHIFT 0

#define BUS_ERROR_UNIT_CAUSE_RSVD0_MASK 0xF8
#define BUS_ERROR_UNIT_CAUSE_RSVD0_SHIFT 3

#define BUS_ERROR_UNIT_PHYS_ADDR_VALUE_MASK 0xFFFFFFFFFFFFF
#define BUS_ERROR_UNIT_PHYS_ADDR_VALUE_SHIFT 0

#define BUS_ERROR_UNIT_PHYS_ADDR_RSVD0_MASK 0xF0000000000000
#define BUS_ERROR_UNIT_PHYS_ADDR_RSVD0_SHIFT 52

#define BUS_ERROR_UNIT_ENABLE_RSVD0_MASK 0x1
#define BUS_ERROR_UNIT_ENABLE_RSVD0_SHIFT 0

#define BUS_ERROR_UNIT_ENABLE_ICACHE_TLBUS_MASK 0x2
#define BUS_ERROR_UNIT_ENABLE_ICACHE_TLBUS_SHIFT 1

#define BUS_ERROR_UNIT_ENABLE_ICACHE_CORRECTABLE_MASK 0x4
#define BUS_ERROR_UNIT_ENABLE_ICACHE_CORRECTABLE_SHIFT 2

#define BUS_ERROR_UNIT_ENABLE_RSVD3_MASK 0x8
#define BUS_ERROR_UNIT_ENABLE_RSVD3_SHIFT 3

#define BUS_ERROR_UNIT_ENABLE_RSVD4_MASK 0x10
#define BUS_ERROR_UNIT_ENABLE_RSVD4_SHIFT 4

#define BUS_ERROR_UNIT_ENABLE_DCACHE_TLBUS_MASK 0x20
#define BUS_ERROR_UNIT_ENABLE_DCACHE_TLBUS_SHIFT 5

#define BUS_ERROR_UNIT_ENABLE_DCACHE_CORRECTABLE_MASK 0x40
#define BUS_ERROR_UNIT_ENABLE_DCACHE_CORRECTABLE_SHIFT 6

#define BUS_ERROR_UNIT_ENABLE_DCACHE_UNCORRECTABLE_MASK 0x80
#define BUS_ERROR_UNIT_ENABLE_DCACHE_UNCORRECTABLE_SHIFT 7

#define BUS_ERROR_UNIT_PLIC_ENABLE_RSVD0_MASK 0x1
#define BUS_ERROR_UNIT_PLIC_ENABLE_RSVD0_SHIFT 0

#define BUS_ERROR_UNIT_PLIC_ENABLE_ICACHE_TLBUS_MASK 0x2
#define BUS_ERROR_UNIT_PLIC_ENABLE_ICACHE_TLBUS_SHIFT 1

#define BUS_ERROR_UNIT_PLIC_ENABLE_ICACHE_CORRECTABLE_MASK 0x4
#define BUS_ERROR_UNIT_PLIC_ENABLE_ICACHE_CORRECTABLE_SHIFT 2

#define BUS_ERROR_UNIT_PLIC_ENABLE_RSVD3_MASK 0x8
#define BUS_ERROR_UNIT_PLIC_ENABLE_RSVD3_SHIFT 3

#define BUS_ERROR_UNIT_PLIC_ENABLE_RSVD4_MASK 0x10
#define BUS_ERROR_UNIT_PLIC_ENABLE_RSVD4_SHIFT 4

#define BUS_ERROR_UNIT_PLIC_ENABLE_DCACHE_TLBUS_MASK 0x20
#define BUS_ERROR_UNIT_PLIC_ENABLE_DCACHE_TLBUS_SHIFT 5

#define BUS_ERROR_UNIT_PLIC_ENABLE_DCACHE_CORRECTABLE_MASK 0x40
#define BUS_ERROR_UNIT_PLIC_ENABLE_DCACHE_CORRECTABLE_SHIFT 6

#define BUS_ERROR_UNIT_PLIC_ENABLE_DCACHE_UNCORRECTABLE_MASK 0x80
#define BUS_ERROR_UNIT_PLIC_ENABLE_DCACHE_UNCORRECTABLE_SHIFT 7

#define BUS_ERROR_UNIT_ACCRUED_RSVD0_MASK 0x1
#define BUS_ERROR_UNIT_ACCRUED_RSVD0_SHIFT 0

#define BUS_ERROR_UNIT_ACCRUED_ICACHE_TLBUS_MASK 0x2
#define BUS_ERROR_UNIT_ACCRUED_ICACHE_TLBUS_SHIFT 1

#define BUS_ERROR_UNIT_ACCRUED_ICACHE_CORRECTABLE_MASK 0x4
#define BUS_ERROR_UNIT_ACCRUED_ICACHE_CORRECTABLE_SHIFT 2

#define BUS_ERROR_UNIT_ACCRUED_RSVD3_MASK 0x8
#define BUS_ERROR_UNIT_ACCRUED_RSVD3_SHIFT 3

#define BUS_ERROR_UNIT_ACCRUED_RSVD4_MASK 0x10
#define BUS_ERROR_UNIT_ACCRUED_RSVD4_SHIFT 4

#define BUS_ERROR_UNIT_ACCRUED_DCACHE_TLBUS_MASK 0x20
#define BUS_ERROR_UNIT_ACCRUED_DCACHE_TLBUS_SHIFT 5

#define BUS_ERROR_UNIT_ACCRUED_DCACHE_CORRECTABLE_MASK 0x40
#define BUS_ERROR_UNIT_ACCRUED_DCACHE_CORRECTABLE_SHIFT 6

#define BUS_ERROR_UNIT_ACCRUED_DCACHE_UNCORRECTABLE_MASK 0x80
#define BUS_ERROR_UNIT_ACCRUED_DCACHE_UNCORRECTABLE_SHIFT 7

#define BUS_ERROR_UNIT_LOCAL_ENABLE_RSVD0_MASK 0x1
#define BUS_ERROR_UNIT_LOCAL_ENABLE_RSVD0_SHIFT 0

#define BUS_ERROR_UNIT_LOCAL_ENABLE_ICACHE_TLBUS_MASK 0x2
#define BUS_ERROR_UNIT_LOCAL_ENABLE_ICACHE_TLBUS_SHIFT 1

#define BUS_ERROR_UNIT_LOCAL_ENABLE_ICACHE_CORRECTABLE_MASK 0x4
#define BUS_ERROR_UNIT_LOCAL_ENABLE_ICACHE_CORRECTABLE_SHIFT 2

#define BUS_ERROR_UNIT_LOCAL_ENABLE_RSVD3_MASK 0x8
#define BUS_ERROR_UNIT_LOCAL_ENABLE_RSVD3_SHIFT 3

#define BUS_ERROR_UNIT_LOCAL_ENABLE_RSVD4_MASK 0x10
#define BUS_ERROR_UNIT_LOCAL_ENABLE_RSVD4_SHIFT 4

#define BUS_ERROR_UNIT_LOCAL_ENABLE_DCACHE_TLBUS_MASK 0x20
#define BUS_ERROR_UNIT_LOCAL_ENABLE_DCACHE_TLBUS_SHIFT 5

#define BUS_ERROR_UNIT_LOCAL_ENABLE_DCACHE_CORRECTABLE_MASK 0x40
#define BUS_ERROR_UNIT_LOCAL_ENABLE_DCACHE_CORRECTABLE_SHIFT 6

#define BUS_ERROR_UNIT_LOCAL_ENABLE_DCACHE_UNCORRECTABLE_MASK 0x80
#define BUS_ERROR_UNIT_LOCAL_ENABLE_DCACHE_UNCORRECTABLE_SHIFT 7

#define WDT_CTRL_WDOGSCALE_MASK 0xF
#define WDT_CTRL_WDOGSCALE_SHIFT 0

#define WDT_CTRL_RSVD0_MASK 0xF0
#define WDT_CTRL_RSVD0_SHIFT 4

#define WDT_CTRL_WDOGRSTEN_MASK 0x100
#define WDT_CTRL_WDOGRSTEN_SHIFT 8

#define WDT_CTRL_WDOGZEROCMP_MASK 0x200
#define WDT_CTRL_WDOGZEROCMP_SHIFT 9

#define WDT_CTRL_RSVD1_MASK 0xC00
#define WDT_CTRL_RSVD1_SHIFT 10

#define WDT_CTRL_WDOGENALWAYS_MASK 0x1000
#define WDT_CTRL_WDOGENALWAYS_SHIFT 12

#define WDT_CTRL_WDOGCOREAWAKE_MASK 0x2000
#define WDT_CTRL_WDOGCOREAWAKE_SHIFT 13

#define WDT_CTRL_RSVD2_MASK 0xFFFC000
#define WDT_CTRL_RSVD2_SHIFT 14

#define WDT_CTRL_WDOGIP0_MASK 0x10000000
#define WDT_CTRL_WDOGIP0_SHIFT 28

#define WDT_CTRL_RSVD3_MASK 0xE0000000
#define WDT_CTRL_RSVD3_SHIFT 29

#define WDT_COUNT_WDOGCOUNT_MASK 0x7FFFFFFF
#define WDT_COUNT_WDOGCOUNT_SHIFT 0

#define WDT_SCALED_COUNT_WDOGS_MASK 0xFFFF
#define WDT_SCALED_COUNT_WDOGS_SHIFT 0

#define WDT_FEED_WDOGFEED_MASK 0xFFFFFFFF
#define WDT_FEED_WDOGFEED_SHIFT 0

#define WDT_KEY_WDOGKEY_MASK 0xFFFFFFFF
#define WDT_KEY_WDOGKEY_SHIFT 0

#define WDT_CMP_WDOGCMP0_MASK 0xFFFF
#define WDT_CMP_WDOGCMP0_SHIFT 0

#define TT_CACHE_CONTROLLER_CONFIGURATION_BANKS_MASK 0xFF
#define TT_CACHE_CONTROLLER_CONFIGURATION_BANKS_SHIFT 0

#define TT_CACHE_CONTROLLER_CONFIGURATION_WAYS_MASK 0xFF00
#define TT_CACHE_CONTROLLER_CONFIGURATION_WAYS_SHIFT 8

#define TT_CACHE_CONTROLLER_CONFIGURATION_LGSETS_MASK 0xFF0000
#define TT_CACHE_CONTROLLER_CONFIGURATION_LGSETS_SHIFT 16

#define TT_CACHE_CONTROLLER_CONFIGURATION_LGBLOCKBYTES_MASK 0xFF000000
#define TT_CACHE_CONTROLLER_CONFIGURATION_LGBLOCKBYTES_SHIFT 24

#define TT_CACHE_CONTROLLER_FLUSH64_FLUSH_ADDR_MASK 0xFFFFFFFFFFFFFFFF
#define TT_CACHE_CONTROLLER_FLUSH64_FLUSH_ADDR_SHIFT 0

#define TT_CACHE_CONTROLLER_FLUSH32_FLUSH_ADDR_MASK 0xFFFFFFFF
#define TT_CACHE_CONTROLLER_FLUSH32_FLUSH_ADDR_SHIFT 0

#define TT_CACHE_CONTROLLER_INVALIDATE64_INVALIDATE_ADDR_MASK 0xFFFFFFFFFFFFFFFF
#define TT_CACHE_CONTROLLER_INVALIDATE64_INVALIDATE_ADDR_SHIFT 0

#define TT_CACHE_CONTROLLER_INVALIDATE32_INVALIDATE_ADDR_MASK 0xFFFFFFFF
#define TT_CACHE_CONTROLLER_INVALIDATE32_INVALIDATE_ADDR_SHIFT 0

#define TT_CACHE_CONTROLLER_FULLINVALIDATE_INVALIDATE_CACHE_MASK 0xFFFFFFFF
#define TT_CACHE_CONTROLLER_FULLINVALIDATE_INVALIDATE_CACHE_SHIFT 0

#define TT_CACHE_CONTROLLER_INVALIDATEFLUSHDIRTY_INVALIDATE_FLUSH_DIRTY_MASK 0xFFFFFFFFFFFFFFFF
#define TT_CACHE_CONTROLLER_INVALIDATEFLUSHDIRTY_INVALIDATE_FLUSH_DIRTY_SHIFT 0

#define TT_DEBUG_MODULE_SBUS_HALTED_DEBUG_HART_HALTED_MASK 0x3FF
#define TT_DEBUG_MODULE_SBUS_HALTED_DEBUG_HART_HALTED_SHIFT 0

#define TT_DEBUG_MODULE_SBUS_GOING_DEBUG_HART_GOING_MASK 0x3FF
#define TT_DEBUG_MODULE_SBUS_GOING_DEBUG_HART_GOING_SHIFT 0

#define TT_DEBUG_MODULE_SBUS_RESUMING_DEBUG_HART_RESUMING_MASK 0x3FF
#define TT_DEBUG_MODULE_SBUS_RESUMING_DEBUG_HART_RESUMING_SHIFT 0

#define TT_DEBUG_MODULE_SBUS_EXCEPTION_DEBUG_HART_EXCEPTION_MASK 0x3FF
#define TT_DEBUG_MODULE_SBUS_EXCEPTION_DEBUG_HART_EXCEPTION_SHIFT 0

#define TT_DEBUG_MODULE_SBUS_WHERETO_DEBUG_WHERETO_MASK 0xFFFFFFFF
#define TT_DEBUG_MODULE_SBUS_WHERETO_DEBUG_WHERETO_SHIFT 0

#define TT_DEBUG_MODULE_SBUS_ABSTRACT_DEBUG_ABSTRACT_0_MASK 0xFFFFFFFF
#define TT_DEBUG_MODULE_SBUS_ABSTRACT_DEBUG_ABSTRACT_0_SHIFT 0

#define TT_DEBUG_MODULE_SBUS_ABSTRACT_DEBUG_ABSTRACT_1_MASK 0xFFFFFFFF00000000
#define TT_DEBUG_MODULE_SBUS_ABSTRACT_DEBUG_ABSTRACT_1_SHIFT 32

#define TT_DEBUG_MODULE_SBUS_ABSTRACT_DEBUG_ABSTRACT_2_MASK 0xFFFFFFFF0000000000000000
#define TT_DEBUG_MODULE_SBUS_ABSTRACT_DEBUG_ABSTRACT_2_SHIFT 64

#define TT_DEBUG_MODULE_SBUS_ABSTRACT_DEBUG_ABSTRACT_3_MASK 0xFFFFFFFF000000000000000000000000
#define TT_DEBUG_MODULE_SBUS_ABSTRACT_DEBUG_ABSTRACT_3_SHIFT 96

#define TT_DEBUG_MODULE_SBUS_ABSTRACT_2_DEBUG_ABSTRACT_4_MASK 0xFFFFFFFF
#define TT_DEBUG_MODULE_SBUS_ABSTRACT_2_DEBUG_ABSTRACT_4_SHIFT 0

#define TT_DEBUG_MODULE_SBUS_IMPEBREAK_DEBUG_IMPEBREAK_MASK 0xFFFFFFFF
#define TT_DEBUG_MODULE_SBUS_IMPEBREAK_DEBUG_IMPEBREAK_SHIFT 0

#define TT_DEBUG_MODULE_SBUS_DATA_DEBUG_DATA_0_MASK 0xFF
#define TT_DEBUG_MODULE_SBUS_DATA_DEBUG_DATA_0_SHIFT 0

#define TT_DEBUG_MODULE_SBUS_DATA_DEBUG_DATA_1_MASK 0xFF00
#define TT_DEBUG_MODULE_SBUS_DATA_DEBUG_DATA_1_SHIFT 8

#define TT_DEBUG_MODULE_SBUS_DATA_DEBUG_DATA_2_MASK 0xFF0000
#define TT_DEBUG_MODULE_SBUS_DATA_DEBUG_DATA_2_SHIFT 16

#define TT_DEBUG_MODULE_SBUS_DATA_DEBUG_DATA_3_MASK 0xFF000000
#define TT_DEBUG_MODULE_SBUS_DATA_DEBUG_DATA_3_SHIFT 24

#define TT_DEBUG_MODULE_SBUS_DATA_DEBUG_DATA_4_MASK 0xFF00000000
#define TT_DEBUG_MODULE_SBUS_DATA_DEBUG_DATA_4_SHIFT 32

#define TT_DEBUG_MODULE_SBUS_DATA_DEBUG_DATA_5_MASK 0xFF0000000000
#define TT_DEBUG_MODULE_SBUS_DATA_DEBUG_DATA_5_SHIFT 40

#define TT_DEBUG_MODULE_SBUS_DATA_DEBUG_DATA_6_MASK 0xFF000000000000
#define TT_DEBUG_MODULE_SBUS_DATA_DEBUG_DATA_6_SHIFT 48

#define TT_DEBUG_MODULE_SBUS_DATA_DEBUG_DATA_7_MASK 0xFF00000000000000
#define TT_DEBUG_MODULE_SBUS_DATA_DEBUG_DATA_7_SHIFT 56

#define TT_DEBUG_MODULE_SBUS_DATA_DEBUG_DATA_8_MASK 0xFF0000000000000000
#define TT_DEBUG_MODULE_SBUS_DATA_DEBUG_DATA_8_SHIFT 64

#define TT_DEBUG_MODULE_SBUS_DATA_DEBUG_DATA_9_MASK 0xFF000000000000000000
#define TT_DEBUG_MODULE_SBUS_DATA_DEBUG_DATA_9_SHIFT 72

#define TT_DEBUG_MODULE_SBUS_DATA_DEBUG_DATA_10_MASK 0xFF00000000000000000000
#define TT_DEBUG_MODULE_SBUS_DATA_DEBUG_DATA_10_SHIFT 80

#define TT_DEBUG_MODULE_SBUS_DATA_DEBUG_DATA_11_MASK 0xFF0000000000000000000000
#define TT_DEBUG_MODULE_SBUS_DATA_DEBUG_DATA_11_SHIFT 88

#define TT_DEBUG_MODULE_SBUS_DATA_DEBUG_DATA_12_MASK 0xFF000000000000000000000000
#define TT_DEBUG_MODULE_SBUS_DATA_DEBUG_DATA_12_SHIFT 96

#define TT_DEBUG_MODULE_SBUS_DATA_DEBUG_DATA_13_MASK 0xFF00000000000000000000000000
#define TT_DEBUG_MODULE_SBUS_DATA_DEBUG_DATA_13_SHIFT 104

#define TT_DEBUG_MODULE_SBUS_DATA_DEBUG_DATA_14_MASK 0xFF0000000000000000000000000000
#define TT_DEBUG_MODULE_SBUS_DATA_DEBUG_DATA_14_SHIFT 112

#define TT_DEBUG_MODULE_SBUS_DATA_DEBUG_DATA_15_MASK 0xFF000000000000000000000000000000
#define TT_DEBUG_MODULE_SBUS_DATA_DEBUG_DATA_15_SHIFT 120

#define TT_DEBUG_MODULE_SBUS_FLAGS_DEBUG_FLAGS_0_MASK 0xFF
#define TT_DEBUG_MODULE_SBUS_FLAGS_DEBUG_FLAGS_0_SHIFT 0

#define TT_DEBUG_MODULE_SBUS_FLAGS_DEBUG_FLAGS_1_MASK 0xFF00
#define TT_DEBUG_MODULE_SBUS_FLAGS_DEBUG_FLAGS_1_SHIFT 8

#define TT_DEBUG_MODULE_SBUS_FLAGS_DEBUG_FLAGS_2_MASK 0xFF0000
#define TT_DEBUG_MODULE_SBUS_FLAGS_DEBUG_FLAGS_2_SHIFT 16

#define TT_DEBUG_MODULE_SBUS_FLAGS_DEBUG_FLAGS_3_MASK 0xFF000000
#define TT_DEBUG_MODULE_SBUS_FLAGS_DEBUG_FLAGS_3_SHIFT 24

#define TT_DEBUG_MODULE_SBUS_FLAGS_DEBUG_FLAGS_4_MASK 0xFF00000000
#define TT_DEBUG_MODULE_SBUS_FLAGS_DEBUG_FLAGS_4_SHIFT 32

#define TT_DEBUG_MODULE_SBUS_FLAGS_DEBUG_FLAGS_5_MASK 0xFF0000000000
#define TT_DEBUG_MODULE_SBUS_FLAGS_DEBUG_FLAGS_5_SHIFT 40

#define TT_DEBUG_MODULE_SBUS_FLAGS_DEBUG_FLAGS_6_MASK 0xFF000000000000
#define TT_DEBUG_MODULE_SBUS_FLAGS_DEBUG_FLAGS_6_SHIFT 48

#define TT_DEBUG_MODULE_SBUS_FLAGS_DEBUG_FLAGS_7_MASK 0xFF00000000000000
#define TT_DEBUG_MODULE_SBUS_FLAGS_DEBUG_FLAGS_7_SHIFT 56

#define CLINT_MSIP_VALUE_MASK 0x1
#define CLINT_MSIP_VALUE_SHIFT 0

#define CLINT_MSIP_RSVD0_MASK 0xFFFFFFFE
#define CLINT_MSIP_RSVD0_SHIFT 1

#define CLINT_MTIMECMP_COUNT_MASK 0xFFFFFFFFFFFFFFFF
#define CLINT_MTIMECMP_COUNT_SHIFT 0

#define CLINT_MTIME_COUNT_MASK 0xFFFFFFFFFFFFFFFF
#define CLINT_MTIME_COUNT_SHIFT 0

#define PLIC_PRIORITY_VALUE_MASK 0x7
#define PLIC_PRIORITY_VALUE_SHIFT 0

#define PLIC_PENDING_VALUE_MASK 0xFFFFFFFF
#define PLIC_PENDING_VALUE_SHIFT 0

#define PLIC_ENABLE_VALUE_MASK 0xFFFFFFFF
#define PLIC_ENABLE_VALUE_SHIFT 0

#define PLIC_THRESHOLD_VALUE_MASK 0x7
#define PLIC_THRESHOLD_VALUE_SHIFT 0

#define PLIC_CLAIM_COMPLETE_VALUE_MASK 0xFFFFFFFF
#define PLIC_CLAIM_COMPLETE_VALUE_SHIFT 0

#endif
