RaR/modules/Edgedetect2.v:1: error: Variable declaration in unnamed block requires SystemVerilog.
Module file path: RaR/modules/Edgedetect2.v
Testbench file path: hdlbits_testbenches/Edgedetect2_0_tb.v
Error during compilation: Command '['iverilog', '-o', 'RaR/simulations/Edgedetect2_sim', 'RaR/modules/Edgedetect2.v', 'hdlbits_testbenches/Edgedetect2_0_tb.v']' returned non-zero exit status 1.
