// Seed: 2219054399
module module_0 (
    input tri0 id_0,
    input tri1 id_1
);
  logic [1 : 1] id_3;
  ;
  parameter id_4 = 1;
  module_2 modCall_1 (
      id_1,
      id_0
  );
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    input wand id_1,
    input wand id_2
);
  logic id_4 = 1, id_5;
  module_0 modCall_1 (
      id_2,
      id_2
  );
  wire id_6;
  wire id_7 = -1;
endmodule
module module_2 (
    input tri id_0,
    input wor id_1
);
  wire id_3;
endmodule
module module_3 #(
    parameter id_0 = 32'd49,
    parameter id_2 = 32'd37
) (
    input  wire  _id_0,
    input  uwire id_1,
    input  uwire _id_2,
    output wand  id_3,
    input  wor   id_4
);
  wire [id_2 : id_0] id_6;
  module_2 modCall_1 (
      id_4,
      id_4
  );
  assign modCall_1.id_0 = 0;
endmodule
