ENOMEM	,	V_88
IMX7ULP_CCR	,	V_42
chip_select	,	V_30
fsl_lpspi_intctrl	,	F_1
unprepare_transfer_hardware	,	V_94
bus_num	,	V_90
spi_master_put	,	F_44
fsl_lpspi_read_rx_fifo	,	F_15
prepare_transfer_hardware	,	V_93
HZ	,	V_71
spi_master	,	V_6
dev	,	V_13
len	,	V_69
enable	,	V_3
scldiv	,	V_38
SPI_CPHA	,	V_97
id	,	V_91
spi_message	,	V_72
devm_spi_register_master	,	F_43
fsl_lpspi_remove	,	F_45
txfifo_cnt	,	V_15
clk	,	V_8
xfer	,	V_74
remain	,	V_17
lpspi_unprepare_xfer_hardware	,	F_6
SPI_BPW_RANGE_MASK	,	F_32
wait_for_completion_timeout	,	F_24
IRQ_HANDLED	,	V_82
SPI_CS_HIGH	,	V_49
CR_RRF	,	V_52
IMX7ULP_TDR	,	V_19
"ipg"	,	L_7
IMX7ULP_CFGR1	,	V_51
of_node	,	V_101
fsl_lpspi_txfifo_empty	,	F_8
SPI_CPOL	,	V_96
SPI_MASTER_MUST_RX	,	V_99
spi_master_get_devdata	,	F_4
"perclk=%d, speed=%d, prescale =%d, scldiv=%d\n"	,	L_4
status	,	V_75
lpspi_config	,	V_36
actual_length	,	V_76
clkdivs	,	V_39
IRQ_NONE	,	V_83
CFGR1_MASTER	,	V_47
TCR_CONT	,	V_31
rx	,	V_23
IMX7ULP_IER	,	V_5
fsl_lpspi_write_tx_fifo	,	F_14
perclk_rate	,	V_37
flags	,	V_98
IMX7ULP_SR	,	V_80
init_completion	,	F_33
IMX7ULP_TCR	,	V_33
fsl_lpspi_probe	,	F_29
mode_bits	,	V_95
bits_per_word	,	V_59
"spi_register_master error.\n"	,	L_9
time_after	,	F_10
fsl_lpspi_buf_tx_u8	,	V_62
rxfifosize	,	V_34
IMX7ULP_CR	,	V_45
clk_prepare_enable	,	F_5
orig_jiffies	,	V_10
cond_resched	,	F_13
prescale	,	V_28
fsl_lpspi_config	,	F_20
devm_ioremap_resource	,	F_35
u8	,	T_2
fsl_lpspi	,	V_2
CR_RST	,	V_44
irq	,	V_78
spi_device	,	V_55
EINVAL	,	V_41
CR_RTF	,	V_53
t	,	V_58
fsl_lpspi_buf_tx_u16	,	V_64
jiffies	,	V_11
complete	,	V_77
config	,	V_26
platform_device	,	V_84
msg	,	V_73
tx_buf	,	V_67
tx	,	V_18
fsl_lpspi_buf_rx_u16	,	V_63
dev_dbg	,	F_12
fsl_lpspi_buf_tx_u32	,	V_66
reinit_completion	,	F_23
fsl_lpspi_data	,	V_1
mode	,	V_29
pdev	,	V_85
max_speed_hz	,	V_60
u32	,	T_1
"TCR=0x%x\n"	,	L_2
platform_get_irq	,	F_38
ret	,	V_43
out_master_put	,	V_103
fsl_lpspi_set_cmd	,	F_16
res	,	V_87
SR_TDF	,	V_81
lpspi_prepare_xfer_hardware	,	F_3
resource	,	V_86
spi_transfer	,	V_57
is_first_xfer	,	V_24
rx_buf	,	V_68
CFGR1_NOSTALL	,	V_48
spi	,	V_56
PTR_ERR	,	F_37
fsl_lpspi_transfer_one_msg	,	F_25
txfifosize	,	V_16
clk_get_rate	,	F_19
ETIMEDOUT	,	V_14
"FCR=0x%x\n"	,	L_3
xfer_done	,	V_70
platform_get_resource	,	F_34
fsl_lpspi_buf_rx_u8	,	V_61
list_for_each_entry	,	F_26
transfer_one_message	,	V_92
platform_set_drvdata	,	F_31
IMX7ULP_RSR	,	V_21
platform_get_drvdata	,	F_46
TCR_CONTC	,	V_32
IMX7ULP_FCR	,	V_35
spi_finalize_current_message	,	F_27
"wait for completion timeout\n"	,	L_5
dev_err	,	F_41
msecs_to_jiffies	,	F_11
fsl_lpspi_isr	,	F_28
fsl_lpspi_setup_transfer	,	F_21
CFGR1_PCSCFG	,	V_46
fsl_lpspi_set_watermark	,	F_17
IORESOURCE_MEM	,	V_102
"can't get irq%d: %d\n"	,	L_6
dev_name	,	F_40
temp	,	V_25
CR_MEN	,	V_54
readl	,	F_9
devm_clk_get	,	F_42
writel	,	F_2
IER_TDIE	,	V_20
irqreturn_t	,	T_3
bpw	,	V_27
clk_disable_unprepare	,	F_7
"txfifo empty timeout\n"	,	L_1
bits_per_word_mask	,	V_89
master	,	V_7
fsl_lpspi_set_bitrate	,	F_18
dev_id	,	V_79
fsl_lpspi_buf_rx_u32	,	V_65
fsl_lpspi_transfer_one	,	F_22
"can't enable lpspi clock, ret=%d\n"	,	L_8
speed_hz	,	V_40
IMX7ULP_PARAM	,	V_104
IMX7ULP_FSR	,	V_12
CFGR1_PCSPOL	,	V_50
base	,	V_4
txcnt	,	V_9
RSR_RXEMPTY	,	V_22
spi_alloc_master	,	F_30
SPI_MASTER_MUST_TX	,	V_100
IS_ERR	,	F_36
devm_request_irq	,	F_39
