/nfs_scratch/scratch/CompilerValidation/abdul_hameed/2nd-feb/Validation/RTL_testcases/Memory_Designs/sbox/EDA-2461/SBox/run_1/synth_1_1/synthesis/slpp_all/lib/work/rtl/SBox.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/2nd-feb/Validation/RTL_testcases/Memory_Designs/sbox/EDA-2461/rtl/SBox.v
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/2nd-feb/Validation/RTL_testcases/Memory_Designs/sbox/EDA-2461/SBox/run_1/synth_1_1/synthesis/slpp_all/lib/work/cell_sim_blackbox.v /nfs_eda_sw/softwares/Raptor/instl_dir/02_01_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
