Date: 02 Sep 2005 22:41:31 +0200
From: Andi Kleen <>
Subject: Re: [PATCH 2.6.13] lockless pagecache 2/7
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-Lkml-Link: https://lkml.org/lkml/2005/9/2/193

Alan Cox <alan@lxorguk.ukuu.org.uk> writes:
> On Gwe, 2005-09-02 at 16:29 +1000, Nick Piggin wrote:
> > 2/7
> > Implement atomic_cmpxchg for i386 and ppc64. Is there any
> > architecture that won't be able to implement such an operation?
> 
> i386, sun4c, ....
Actually we have cmpxchg on i386 these days - we don't support
any SMP i386s so it's just done non atomically.
> Yeah quite a few. I suspect most MIPS also would have a problem in this
> area.
cmpxchg can be done with LL/SC can't it? Any MIPS should have that.
-Andi
-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.kernel.org
More majordomo info at  
http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  
http://www.tux.org/lkml/