# do course_3_mult.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module course_3_mult
# 
# Top level modules:
# 	course_3_mult
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module course_3_mult_vlg_sample_tst
# -- Compiling module course_3_mult_vlg_check_tst
# ** Warning: course_3_mult.vt(260): (vlog-2576) [BSOB] - Bit-select into 'out_expected_prev' is out of bounds.
# 
# ** Warning: course_3_mult.vt(260): (vlog-2576) [BSOB] - Bit-select into 'out_prev' is out of bounds.
# 
# ** Warning: course_3_mult.vt(260): (vlog-2576) [BSOB] - Bit-select into 'out_expected_prev' is out of bounds.
# 
# ** Warning: course_3_mult.vt(261): (vlog-2576) [BSOB] - Bit-select into 'out_expected_prev' is out of bounds.
# 
# ** Warning: course_3_mult.vt(261): (vlog-2576) [BSOB] - Bit-select into 'last_out_exp' is out of bounds.
# 
# ** Warning: course_3_mult.vt(270): (vlog-2576) [BSOB] - Bit-select into 'last_out_exp' is out of bounds.
# 
# ** Warning: course_3_mult.vt(270): (vlog-2576) [BSOB] - Bit-select into 'out_expected_prev' is out of bounds.
# 
# -- Compiling module course_3_mult_vlg_vec_tst
# 
# Top level modules:
# 	course_3_mult_vlg_vec_tst
# vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -t 1ps -novopt work.course_3_mult_vlg_vec_tst 
# Loading work.course_3_mult_vlg_vec_tst
# Loading work.course_3_mult
# Loading cycloneive_ver.cycloneive_mac_out
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_mac_mult
# Loading cycloneive_ver.cycloneive_mac_data_reg
# Loading cycloneive_ver.cycloneive_mac_sign_reg
# Loading cycloneive_ver.cycloneive_mac_mult_internal
# Loading work.course_3_mult_vlg_sample_tst
# Loading work.course_3_mult_vlg_check_tst
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: (vsim-8607) c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneive_atoms.v(6154): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneive_atoms.v(6155): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneive_atoms.v(6154): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneive_atoms.v(6155): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneive_atoms.v(6154): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneive_atoms.v(6155): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneive_atoms.v(6154): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneive_atoms.v(6155): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneive_atoms.v(6154): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneive_atoms.v(6155): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneive_atoms.v(6154): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneive_atoms.v(6155): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneive_atoms.v(6154): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneive_atoms.v(6155): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneive_atoms.v(6154): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneive_atoms.v(6155): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneive_atoms.v(6154): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneive_atoms.v(6155): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ERROR! Vector Mismatch for output port out[3] :: @time = 450000.000 ps
#      Expected value = x00000000000011010001100
#      Real value = 000000000000000000000000
# ERROR! Vector Mismatch for output port out[4] :: @time = 450000.000 ps
#      Expected value = x00000000000011010001100
#      Real value = 000000000000000000000000
# ERROR! Vector Mismatch for output port out[8] :: @time = 450000.000 ps
#      Expected value = x00000000000011010001100
#      Real value = 000000000000000000000000
# ERROR! Vector Mismatch for output port out[10] :: @time = 450000.000 ps
#      Expected value = x00000000000011010001100
#      Real value = 000000000000000000000000
# ERROR! Vector Mismatch for output port out[11] :: @time = 450000.000 ps
#      Expected value = x00000000000011010001100
#      Real value = 000000000000000000000000
# ERROR! Vector Mismatch for output port out[2] :: @time = 900000.000 ps
#      Expected value = x00000000000011010001100
#      Real value = 000000000000001101000110
# ERROR! Vector Mismatch for output port out[7] :: @time = 900000.000 ps
#      Expected value = x00000000000011010001100
#      Real value = 000000000000001101000110
# ERROR! Vector Mismatch for output port out[9] :: @time = 900000.000 ps
#      Expected value = x00000000000011010001100
#      Real value = 000000000000001101000110
# ERROR! Vector Mismatch for output port out[6] :: @time = 6900000.000 ps
#      Expected value = x00000000000011010001100
#      Real value = 000000000000111110100110
# ERROR! Vector Mismatch for output port out[12] :: @time = 6900000.000 ps
#      Expected value = x00000000000011010001100
#      Real value = 000000000000111110100110
# ERROR! Vector Mismatch for output port out[3] :: @time = 12000000.000 ps
#      Expected value = x00000000000000000000000
#      Real value = 000000000000111110100110
# ERROR! Vector Mismatch for output port out[8] :: @time = 12000000.000 ps
#      Expected value = x00000000000000000000000
#      Real value = 000000000000111110100110
# ERROR! Vector Mismatch for output port out[10] :: @time = 12000000.000 ps
#      Expected value = x00000000000000000000000
#      Real value = 000000000000111110100110
# ERROR! Vector Mismatch for output port out[11] :: @time = 12000000.000 ps
#      Expected value = x00000000000000000000000
#      Real value = 000000000000111110100110
# ERROR! Vector Mismatch for output port out[4] :: @time = 12900000.000 ps
#      Expected value = x00000000000000000000000
#      Real value = 000000000010011000001110
# ERROR! Vector Mismatch for output port out[14] :: @time = 12900000.000 ps
#      Expected value = x00000000000000000000000
#      Real value = 000000000010011000001110
# ERROR! Vector Mismatch for output port out[5] :: @time = 18900000.000 ps
#      Expected value = x00000000000000000000000
#      Real value = 000000000100001011110100
# ERROR! Vector Mismatch for output port out[15] :: @time = 18900000.000 ps
#      Expected value = x00000000000000000000000
#      Real value = 000000000100001011110100
# ERROR! Vector Mismatch for output port out[1] :: @time = 24900000.000 ps
#      Expected value = x00000000000000000000000
#      Real value = 000000000110001001100111
# ERROR! Vector Mismatch for output port out[16] :: @time = 30900000.000 ps
#      Expected value = x00000000000000000000000
#      Real value = 000000001000000001101010
# ERROR! Vector Mismatch for output port out[13] :: @time = 36900000.000 ps
#      Expected value = x00000000000000000000000
#      Real value = 000000001001100101000110
# ERROR! Vector Mismatch for output port out[17] :: @time = 84900000.000 ps
#      Expected value = x00000000000000000000000
#      Real value = 111111111110011011010011
# ERROR! Vector Mismatch for output port out[18] :: @time = 84900000.000 ps
#      Expected value = x00000000000000000000000
#      Real value = 111111111110011011010011
# ERROR! Vector Mismatch for output port out[19] :: @time = 84900000.000 ps
#      Expected value = x00000000000000000000000
#      Real value = 111111111110011011010011
# ERROR! Vector Mismatch for output port out[20] :: @time = 84900000.000 ps
#      Expected value = x00000000000000000000000
#      Real value = 111111111110011011010011
# ERROR! Vector Mismatch for output port out[21] :: @time = 84900000.000 ps
#      Expected value = x00000000000000000000000
#      Real value = 111111111110011011010011
# ERROR! Vector Mismatch for output port out[22] :: @time = 84900000.000 ps
#      Expected value = x00000000000000000000000
#      Real value = 111111111110011011010011
# ERROR! Vector Mismatch for output port out[23] :: @time = 84900000.000 ps
#      Expected value = x00000000000000000000000
#      Real value = 111111111110011011010011
#          28 mismatched vectors : Simulation failed !
# ** Note: $finish    : course_3_mult.vt(583)
#    Time: 100 us  Iteration: 0  Instance: /course_3_mult_vlg_vec_tst/tb_out
