CURR_MCLK_INDEX_MASK,VAR_0
CURR_MCLK_INDEX_SHIFT,VAR_1
CURR_PCIE_INDEX_MASK,VAR_2
CURR_PCIE_INDEX_SHIFT,VAR_3
CURR_SCLK_INDEX_MASK,VAR_4
CURR_SCLK_INDEX_SHIFT,VAR_5
EINVAL,VAR_6
PPSMC_MSG_PCIeDPM_UnForceLevel,VAR_7
PPSMC_Result_OK,VAR_8
RADEON_DPM_FORCED_LEVEL_AUTO,VAR_9
RADEON_DPM_FORCED_LEVEL_HIGH,VAR_10
RADEON_DPM_FORCED_LEVEL_LOW,VAR_11
RREG32_SMC,FUNC_0
TARGET_AND_CURRENT_PROFILE_INDEX,VAR_12
TARGET_AND_CURRENT_PROFILE_INDEX_1,VAR_13
ci_dpm_force_state_mclk,FUNC_1
ci_dpm_force_state_pcie,FUNC_2
ci_dpm_force_state_sclk,FUNC_3
ci_get_lowest_enabled_level,FUNC_4
ci_get_pi,FUNC_5
ci_send_msg_to_smc,FUNC_6
ci_upload_dpm_level_enable_mask,FUNC_7
udelay,FUNC_8
ci_dpm_force_performance_level,FUNC_9
rdev,VAR_14
level,VAR_15
pi,VAR_16
tmp,VAR_17
levels,VAR_18
i,VAR_19
ret,VAR_20
smc_result,VAR_21
