// Seed: 1377781116
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  localparam id_5 = 1;
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd10
) (
    output tri0  id_0
    , id_6,
    input  wand  id_1,
    input  uwire _id_2,
    output wor   id_3,
    output uwire id_4
);
  wire [-1 : id_2] id_7;
  module_0 modCall_1 (
      id_6,
      id_7,
      id_7,
      id_7
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5[1 : 1'b0]
);
  input logic [7:0] id_5;
  inout wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4
  );
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_6;
  assign id_4 = id_4;
  assign id_4 = $clog2(40);
  ;
endmodule
