// Seed: 1752164298
module module_0 #(
    parameter id_5 = 32'd27,
    parameter id_7 = 32'd20
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5
);
  output wire _id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = ~id_4;
  wire id_6;
  logic [1 : id_5  -  id_5] _id_7 = 1 == 1;
  wire [id_7 : ""] id_8;
  assign module_1.id_8 = 0;
  int id_9;
endmodule
module module_1 #(
    parameter id_10 = 32'd46,
    parameter id_2  = 32'd35,
    parameter id_3  = 32'd37,
    parameter id_6  = 32'd91,
    parameter id_8  = 32'd53
) (
    id_1,
    _id_2,
    _id_3,
    id_4,
    id_5,
    _id_6
);
  output wire _id_6;
  output wire id_5;
  output wire id_4;
  output wire _id_3;
  input wire _id_2;
  output wire id_1;
  logic [id_6 : ~  id_3] id_7;
  wire _id_8;
  wire [(  id_8  ) : id_2] id_9;
  parameter id_10 = 1;
  module_0 modCall_1 (
      id_7,
      id_9,
      id_4,
      id_9,
      id_10
  );
  logic id_11;
  defparam id_10.id_10 = id_10;
endmodule
