<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="lab3_z2" solutionName="solution1" date="2022-11-23T07:05:34.677+0300"/>
        <logs message="ERROR: [APCC 202-1] APCC failed." projectName="lab3_z2" solutionName="solution1" date="2022-11-23T07:05:34.611+0300"/>
        <logs message="ERROR: [APCC 202-1] ProcessSources failed" projectName="lab3_z2" solutionName="solution1" date="2022-11-23T07:05:34.603+0300"/>
        <logs message="ERROR: [APCC 202-10] clang compile failed: child process exited abnormally" projectName="lab3_z2" solutionName="solution1" date="2022-11-23T07:05:34.596+0300"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="lab3_z2" solutionName="solution1" date="2022-11-23T07:03:15.037+0300"/>
        <logs message="ERROR: [APCC 202-1] APCC failed." projectName="lab3_z2" solutionName="solution1" date="2022-11-23T07:03:14.957+0300"/>
        <logs message="ERROR: [APCC 202-1] ProcessSources failed" projectName="lab3_z2" solutionName="solution1" date="2022-11-23T07:03:14.950+0300"/>
        <logs message="ERROR: [APCC 202-10] clang compile failed: child process exited abnormally" projectName="lab3_z2" solutionName="solution1" date="2022-11-23T07:03:14.943+0300"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="lab3_z2" solutionName="solution1" date="2022-11-23T06:54:38.530+0300"/>
        <logs message="ERROR: [APCC 202-1] APCC failed." projectName="lab3_z2" solutionName="solution1" date="2022-11-23T06:54:38.505+0300"/>
        <logs message="ERROR: [APCC 202-1] ProcessSources failed" projectName="lab3_z2" solutionName="solution1" date="2022-11-23T06:54:38.498+0300"/>
        <logs message="ERROR: [APCC 202-10] clang compile failed: child process exited abnormally" projectName="lab3_z2" solutionName="solution1" date="2022-11-23T06:54:38.491+0300"/>
        <logs message="ERROR: [APCC 202-1] APCC failed." projectName="lab3_z2" solutionName="solution1" date="2022-11-23T06:54:38.483+0300"/>
        <logs message="ERROR: [APCC 202-1] ProcessSources failed" projectName="lab3_z2" solutionName="solution1" date="2022-11-23T06:54:38.476+0300"/>
        <logs message="ERROR: [APCC 202-10] clang compile failed: child process exited abnormally" projectName="lab3_z2" solutionName="solution1" date="2022-11-23T06:54:38.468+0300"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="lab3_z2" solutionName="solution1" date="2022-11-23T03:40:24.896+0300"/>
        <logs message="ERROR: [APCC 202-1] APCC failed." projectName="lab3_z2" solutionName="solution1" date="2022-11-23T03:40:24.822+0300"/>
        <logs message="ERROR: [APCC 202-1] ProcessSources failed" projectName="lab3_z2" solutionName="solution1" date="2022-11-23T03:40:24.816+0300"/>
        <logs message="ERROR: [APCC 202-10] clang compile failed: child process exited abnormally" projectName="lab3_z2" solutionName="solution1" date="2022-11-23T03:40:24.808+0300"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="lab3_z2" solutionName="solution1" date="2022-11-23T03:39:29.017+0300"/>
        <logs message="ERROR: [APCC 202-1] APCC failed." projectName="lab3_z2" solutionName="solution1" date="2022-11-23T03:39:28.907+0300"/>
        <logs message="ERROR: [APCC 202-1] ProcessSources failed" projectName="lab3_z2" solutionName="solution1" date="2022-11-23T03:39:28.901+0300"/>
        <logs message="ERROR: [APCC 202-10] clang compile failed: child process exited abnormally" projectName="lab3_z2" solutionName="solution1" date="2022-11-23T03:39:28.894+0300"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="lab3_z2" solutionName="solution1" date="2022-11-23T03:39:02.716+0300"/>
        <logs message="ERROR: [APCC 202-1] APCC failed." projectName="lab3_z2" solutionName="solution1" date="2022-11-23T03:39:02.637+0300"/>
        <logs message="ERROR: [APCC 202-1] ProcessSources failed" projectName="lab3_z2" solutionName="solution1" date="2022-11-23T03:39:02.630+0300"/>
        <logs message="ERROR: [APCC 202-10] clang compile failed: child process exited abnormally" projectName="lab3_z2" solutionName="solution1" date="2022-11-23T03:39:02.623+0300"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="lab3_z2" solutionName="solution1" date="2022-11-23T03:28:09.133+0300"/>
        <logs message="ERROR: [APCC 202-1] APCC failed." projectName="lab3_z2" solutionName="solution1" date="2022-11-23T03:28:09.062+0300"/>
        <logs message="ERROR: [APCC 202-1] ProcessSources failed" projectName="lab3_z2" solutionName="solution1" date="2022-11-23T03:28:09.055+0300"/>
        <logs message="ERROR: [APCC 202-10] clang compile failed: child process exited abnormally" projectName="lab3_z2" solutionName="solution1" date="2022-11-23T03:28:09.047+0300"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="lab3_z2" solutionName="solution1" date="2022-11-23T03:22:43.982+0300"/>
        <logs message="ERROR: [APCC 202-1] APCC failed." projectName="lab3_z2" solutionName="solution1" date="2022-11-23T03:22:43.924+0300"/>
        <logs message="ERROR: [APCC 202-1] ProcessSources failed" projectName="lab3_z2" solutionName="solution1" date="2022-11-23T03:22:43.918+0300"/>
        <logs message="ERROR: [APCC 202-10] clang compile failed: child process exited abnormally" projectName="lab3_z2" solutionName="solution1" date="2022-11-23T03:22:43.909+0300"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="lab3_z2" solutionName="solution1" date="2022-11-23T03:20:34.149+0300"/>
        <logs message="ERROR: [APCC 202-1] APCC failed." projectName="lab3_z2" solutionName="solution1" date="2022-11-23T03:20:34.067+0300"/>
        <logs message="ERROR: [APCC 202-1] ProcessSources failed" projectName="lab3_z2" solutionName="solution1" date="2022-11-23T03:20:34.058+0300"/>
        <logs message="ERROR: [APCC 202-10] clang compile failed: child process exited abnormally" projectName="lab3_z2" solutionName="solution1" date="2022-11-23T03:20:34.050+0300"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="lab3_z2" solutionName="solution1" date="2022-11-23T03:15:02.256+0300"/>
        <logs message="ERROR: [APCC 202-1] APCC failed." projectName="lab3_z2" solutionName="solution1" date="2022-11-23T03:15:02.177+0300"/>
        <logs message="ERROR: [APCC 202-1] ProcessSources failed" projectName="lab3_z2" solutionName="solution1" date="2022-11-23T03:15:02.169+0300"/>
        <logs message="ERROR: [APCC 202-10] clang compile failed: child process exited abnormally" projectName="lab3_z2" solutionName="solution1" date="2022-11-23T03:15:02.160+0300"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="lab3_z2" solutionName="solution1" date="2022-11-23T03:14:02.183+0300"/>
        <logs message="ERROR: [APCC 202-1] APCC failed." projectName="lab3_z2" solutionName="solution1" date="2022-11-23T03:14:02.089+0300"/>
        <logs message="ERROR: [APCC 202-1] ProcessSources failed" projectName="lab3_z2" solutionName="solution1" date="2022-11-23T03:14:02.081+0300"/>
        <logs message="ERROR: [APCC 202-10] clang compile failed: child process exited abnormally" projectName="lab3_z2" solutionName="solution1" date="2022-11-23T03:14:02.074+0300"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="lab3_z2" solutionName="solution1" date="2022-11-23T03:05:58.969+0300"/>
      </csimLog>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'inA_ar' (./source/lab3_z2.c:4:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-142.html" projectName="lab3_z2" solutionName="sol1" date="2022-11-23T07:39:29.694+0300" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xD;&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xD;&#xA;## set cinoutgroup [add_wave_group &quot;C InOuts&quot; -into $designtopgroup]&#xD;&#xA;## set return_group [add_wave_group return(memory) -into $cinoutgroup]&#xD;&#xA;## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/out_ar_q0 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/out_ar_d0 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/out_ar_we0 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/out_ar_ce0 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/out_ar_address0 -into $return_group -radix hex&#xD;&#xA;## set coutputgroup [add_wave_group &quot;C Outputs&quot; -into $designtopgroup]&#xD;&#xA;## set return_group [add_wave_group return(axi_slave) -into $coutputgroup]&#xD;&#xA;## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/ap_local_deadlock -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/ap_local_block -into $return_group -radix hex&#xD;&#xA;## set cinputgroup [add_wave_group &quot;C Inputs&quot; -into $designtopgroup]&#xD;&#xA;## set return_group [add_wave_group return(memory) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/inA_ar_q0 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/inA_ar_ce0 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/inA_ar_address0 -into $return_group -radix hex&#xD;&#xA;## set blocksiggroup [add_wave_group &quot;Block-level IO Handshake&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/ap_start -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/ap_done -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/ap_idle -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/ap_ready -into $blocksiggroup&#xD;&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/ap_rst -into $resetgroup&#xD;&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/ap_clk -into $clockgroup&#xD;&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xD;&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xD;&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xD;&#xA;## add_wave /apatb_lab3_z2_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z2_top/ready_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z2_top/done_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z2_top/LENGTH_inA_ar -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z2_top/LENGTH_out_ar -into $tb_portdepth_group -radix hex&#xD;&#xA;## set tbcinoutgroup [add_wave_group &quot;C InOuts&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_return_group [add_wave_group return(memory) -into $tbcinoutgroup]&#xD;&#xA;## add_wave /apatb_lab3_z2_top/out_ar_q0 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z2_top/out_ar_d0 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z2_top/out_ar_we0 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z2_top/out_ar_ce0 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z2_top/out_ar_address0 -into $tb_return_group -radix hex&#xD;&#xA;## set tbcoutputgroup [add_wave_group &quot;C Outputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_return_group [add_wave_group return(axi_slave) -into $tbcoutputgroup]&#xD;&#xA;## add_wave /apatb_lab3_z2_top/ap_local_deadlock -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z2_top/ap_local_block -into $tb_return_group -radix hex&#xD;&#xA;## set tbcinputgroup [add_wave_group &quot;C Inputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_return_group [add_wave_group return(memory) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_lab3_z2_top/inA_ar_q0 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z2_top/inA_ar_ce0 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z2_top/inA_ar_address0 -into $tb_return_group -radix hex&#xD;&#xA;## save_wave_config lab3_z2.wcfg&#xD;&#xA;## run all&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;//&#xD;&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 32 [0.00%] @ &quot;116000&quot;&#xD;&#xA;// RTL Simulation : 1 / 32 [100.00%] @ &quot;131212000&quot;&#xD;&#xA;// RTL Simulation : 2 / 32 [100.00%] @ &quot;262300000&quot;&#xD;&#xA;// RTL Simulation : 3 / 32 [100.00%] @ &quot;393388000&quot;&#xD;&#xA;// RTL Simulation : 4 / 32 [100.00%] @ &quot;524476000&quot;&#xD;&#xA;// RTL Simulation : 5 / 32 [100.00%] @ &quot;655564000&quot;&#xD;&#xA;// RTL Simulation : 6 / 32 [100.00%] @ &quot;786652000&quot;&#xD;&#xA;// RTL Simulation : 7 / 32 [100.00%] @ &quot;917740000&quot;&#xD;&#xA;// RTL Simulation : 8 / 32 [100.00%] @ &quot;1048828000&quot;&#xD;&#xA;// RTL Simulation : 9 / 32 [100.00%] @ &quot;1179916000&quot;&#xD;&#xA;// RTL Simulation : 10 / 32 [100.00%] @ &quot;1311004000&quot;&#xD;&#xA;// RTL Simulation : 11 / 32 [100.00%] @ &quot;1442092000&quot;&#xD;&#xA;// RTL Simulation : 12 / 32 [100.00%] @ &quot;1573180000&quot;&#xD;&#xA;// RTL Simulation : 13 / 32 [100.00%] @ &quot;1704268000&quot;&#xD;&#xA;// RTL Simulation : 14 / 32 [100.00%] @ &quot;1835356000&quot;&#xD;&#xA;// RTL Simulation : 15 / 32 [100.00%] @ &quot;1966444000&quot;&#xD;&#xA;// RTL Simulation : 16 / 32 [100.00%] @ &quot;2097532000&quot;&#xD;&#xA;// RTL Simulation : 17 / 32 [100.00%] @ &quot;2228620000&quot;&#xD;&#xA;// RTL Simulation : 18 / 32 [100.00%] @ &quot;2359708000&quot;&#xD;&#xA;// RTL Simulation : 19 / 32 [100.00%] @ &quot;2490796000&quot;&#xD;&#xA;// RTL Simulation : 20 / 32 [100.00%] @ &quot;2621884000&quot;&#xD;&#xA;// RTL Simulation : 21 / 32 [100.00%] @ &quot;2752972000&quot;&#xD;&#xA;// RTL Simulation : 22 / 32 [100.00%] @ &quot;2884060000&quot;&#xD;&#xA;// RTL Simulation : 23 / 32 [100.00%] @ &quot;3015148000&quot;&#xD;&#xA;// RTL Simulation : 24 / 32 [100.00%] @ &quot;3146236000&quot;&#xD;&#xA;// RTL Simulation : 25 / 32 [100.00%] @ &quot;3277324000&quot;&#xD;&#xA;// RTL Simulation : 26 / 32 [100.00%] @ &quot;3408412000&quot;&#xD;&#xA;// RTL Simulation : 27 / 32 [100.00%] @ &quot;3539500000&quot;&#xD;&#xA;// RTL Simulation : 28 / 32 [100.00%] @ &quot;3670588000&quot;&#xD;&#xA;// RTL Simulation : 29 / 32 [100.00%] @ &quot;3801676000&quot;&#xD;&#xA;// RTL Simulation : 30 / 32 [100.00%] @ &quot;3932764000&quot;&#xD;&#xA;// RTL Simulation : 31 / 32 [100.00%] @ &quot;4063852000&quot;&#xD;&#xA;// RTL Simulation : 32 / 32 [100.00%] @ &quot;4194940000&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;$finish called at time : 4194988 ns : File &quot;D:/Labs/3sem/FPGA/lab3_z3/lab3_z2/ex_sol1/sim/verilog/lab3_z2.autotb.v&quot; Line 272&#xD;&#xA;run: Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 1185.957 ; gain = 0.000&#xD;&#xA;## quit" projectName="lab3_z2" solutionName="ex_sol1" date="2022-11-23T07:19:49.806+0300" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
