# Compile of D-latch.sv was successful.
# Compile of Dlatch_TB.sv was successful.
# Compile of Shift_Register.sv failed with 3 errors.
# Compile of Shift_Register_TB.sv was successful.
# Compile of D_Flip_Flop.sv was successful.
# Compile of Register.sv was successful.
# Compile of Final_TB.sv was successful.
# 7 compiles, 1 failed with 3 errors.
# Compile of D-latch.sv was successful.
# Compile of Dlatch_TB.sv was successful.
# Compile of Shift_Register.sv was successful.
# Compile of Shift_Register_TB.sv was successful.
# Compile of D_Flip_Flop.sv was successful.
# Compile of Register.sv was successful.
# Compile of Final_TB.sv was successful.
# 7 compiles, 0 failed with no errors.
vsim -gui work.Shift_Register_TB_P8
# vsim -gui work.Shift_Register_TB_P8 
# Start time: 12:37:18 on Dec 11,2020
# Loading sv_std.std
# Loading work.Shift_Register_TB_P8
# Loading work.Shift_Register_P8
# Loading work.D_Flip_Flop_Reset_P7
# Loading work.Clocked_Dlatch_With_Delay_P2
add wave -position insertpoint sim:/Shift_Register_TB_P8/*
run -all
# ** Note: $stop    : D:/Files/University/Term 3/Madar Manteghi/Projects/Project4/Shift_Register_TB.sv(45)
#    Time: 30 us  Iteration: 0  Instance: /Shift_Register_TB_P8
# Break in Module Shift_Register_TB_P8 at D:/Files/University/Term 3/Madar Manteghi/Projects/Project4/Shift_Register_TB.sv line 45
quit -sim
# End time: 12:38:41 on Dec 11,2020, Elapsed time: 0:01:23
# Errors: 0, Warnings: 3
# Compile of D-latch.sv was successful.
# Compile of Dlatch_TB.sv was successful.
# Compile of Shift_Register.sv was successful.
# Compile of Shift_Register_TB.sv was successful.
# Compile of D_Flip_Flop.sv was successful.
# Compile of Register.sv was successful.
# Compile of Final_TB.sv was successful.
# 7 compiles, 0 failed with no errors.
vsim -gui work.Shift_Register_TB_P8
# vsim -gui work.Shift_Register_TB_P8 
# Start time: 12:39:26 on Dec 11,2020
# Loading sv_std.std
# Loading work.Shift_Register_TB_P8
# Loading work.Shift_Register_P8
# Loading work.D_Flip_Flop_Reset_P7
# Loading work.Clocked_Dlatch_With_Delay_P2
add wave -position end sim:/Shift_Register_TB_P8/*
run -all
# ** Note: $stop    : D:/Files/University/Term 3/Madar Manteghi/Projects/Project4/Shift_Register_TB.sv(47)
#    Time: 30040 ns  Iteration: 0  Instance: /Shift_Register_TB_P8
# Break in Module Shift_Register_TB_P8 at D:/Files/University/Term 3/Madar Manteghi/Projects/Project4/Shift_Register_TB.sv line 47
quit -sim
# End time: 12:40:07 on Dec 11,2020, Elapsed time: 0:00:41
# Errors: 0, Warnings: 2
# Compile of D-latch.sv was successful.
# Compile of Dlatch_TB.sv was successful.
# Compile of Shift_Register.sv was successful.
# Compile of Shift_Register_TB.sv was successful.
# Compile of D_Flip_Flop.sv was successful.
# Compile of Register.sv was successful.
# Compile of Final_TB.sv was successful.
# 7 compiles, 0 failed with no errors.
vsim -gui work.Shift_Register_TB_P8
# vsim -gui work.Shift_Register_TB_P8 
# Start time: 12:40:48 on Dec 11,2020
# Loading sv_std.std
# Loading work.Shift_Register_TB_P8
# Loading work.Shift_Register_P8
# Loading work.D_Flip_Flop_Reset_P7
# Loading work.Clocked_Dlatch_With_Delay_P2
add wave -position end sim:/Shift_Register_TB_P8/*
run -all
# ** Note: $stop    : D:/Files/University/Term 3/Madar Manteghi/Projects/Project4/Shift_Register_TB.sv(47)
#    Time: 30100 ns  Iteration: 0  Instance: /Shift_Register_TB_P8
# Break in Module Shift_Register_TB_P8 at D:/Files/University/Term 3/Madar Manteghi/Projects/Project4/Shift_Register_TB.sv line 47
quit -sim
# End time: 12:44:36 on Dec 11,2020, Elapsed time: 0:03:48
# Errors: 0, Warnings: 2
# Compile of D-latch.sv was successful.
# Compile of Dlatch_TB.sv was successful.
# Compile of Shift_Register.sv was successful.
# Compile of Shift_Register_TB.sv failed with 1 errors.
# Compile of D_Flip_Flop.sv was successful.
# Compile of Register.sv was successful.
# Compile of Final_TB.sv was successful.
# 7 compiles, 1 failed with 1 error.
# Compile of D-latch.sv was successful.
# Compile of Dlatch_TB.sv was successful.
# Compile of Shift_Register.sv was successful.
# Compile of Shift_Register_TB.sv was successful.
# Compile of D_Flip_Flop.sv was successful.
# Compile of Register.sv was successful.
# Compile of Final_TB.sv was successful.
# 7 compiles, 0 failed with no errors.
vsim -gui work.Final_Shift_Register_TB_P10
# vsim -gui work.Final_Shift_Register_TB_P10 
# Start time: 18:20:57 on Dec 11,2020
# Loading sv_std.std
# Loading work.Final_Shift_Register_TB_P10
# Loading work.Shift_Register_P10
# Loading work.Shift_Register_P8
# Loading work.D_Flip_Flop_Reset_Always_P9
# Loading work.D_Flip_Flop_Reset_P7
# Loading work.Clocked_Dlatch_With_Delay_P2
add wave -position end sim:/Final_Shift_Register_TB_P10/*
run -all
# ** Note: $stop    : D:/Files/University/Term 3/Madar Manteghi/Projects/Project4/Shift_Register_TB.sv(125)
#    Time: 30100 ns  Iteration: 0  Instance: /Final_Shift_Register_TB_P10
# Break in Module Final_Shift_Register_TB_P10 at D:/Files/University/Term 3/Madar Manteghi/Projects/Project4/Shift_Register_TB.sv line 125
quit -sim
# End time: 18:21:59 on Dec 11,2020, Elapsed time: 0:01:02
# Errors: 0, Warnings: 3
# Compile of D-latch.sv was successful.
# Compile of Dlatch_TB.sv was successful.
# Compile of Shift_Register.sv was successful.
# Compile of Shift_Register_TB.sv was successful.
# Compile of D_Flip_Flop.sv was successful.
# Compile of Register.sv was successful.
# Compile of Final_TB.sv was successful.
# 7 compiles, 0 failed with no errors.
vsim -gui work.Final_Shift_Register_TB_P10
# vsim -gui work.Final_Shift_Register_TB_P10 
# Start time: 18:22:19 on Dec 11,2020
# Loading sv_std.std
# Loading work.Final_Shift_Register_TB_P10
# Loading work.Shift_Register_P10
# Loading work.Shift_Register_P8
# Loading work.D_Flip_Flop_Reset_Always_P9
# Loading work.D_Flip_Flop_Reset_P7
# Loading work.Clocked_Dlatch_With_Delay_P2
add wave -position end sim:/Final_Shift_Register_TB_P10/*
run -all
# ** Note: $stop    : D:/Files/University/Term 3/Madar Manteghi/Projects/Project4/Shift_Register_TB.sv(126)
#    Time: 60100 ns  Iteration: 0  Instance: /Final_Shift_Register_TB_P10
# Break in Module Final_Shift_Register_TB_P10 at D:/Files/University/Term 3/Madar Manteghi/Projects/Project4/Shift_Register_TB.sv line 126
quit -sim
# End time: 18:24:16 on Dec 11,2020, Elapsed time: 0:01:57
# Errors: 0, Warnings: 2
vsim -gui work.Final_TB_P10
# vsim -gui work.Final_TB_P10 
# Start time: 18:24:41 on Dec 11,2020
# Loading sv_std.std
# Loading work.Final_TB_P10
# Loading work.D_Flip_Flop_Reset_Always_P9
# Loading work.D_Flip_Flop_Reset_P7
# Loading work.Clocked_Dlatch_With_Delay_P2
add wave -position end sim:/Final_TB_P10/*
run -all
# ** Note: $stop    : D:/Files/University/Term 3/Madar Manteghi/Projects/Project4/Final_TB.sv(57)
#    Time: 11925 ns  Iteration: 0  Instance: /Final_TB_P10
# Break in Module Final_TB_P10 at D:/Files/University/Term 3/Madar Manteghi/Projects/Project4/Final_TB.sv line 57
quit -sim
# End time: 18:25:54 on Dec 11,2020, Elapsed time: 0:01:13
# Errors: 0, Warnings: 1
# Load canceled
# Compile of D-latch.sv was successful.
# Compile of Dlatch_TB.sv was successful.
# Compile of Shift_Register.sv was successful.
# Compile of Shift_Register_TB.sv was successful.
# Compile of D_Flip_Flop.sv was successful.
# Compile of Register.sv was successful.
# Compile of Final_TB.sv was successful.
# 7 compiles, 0 failed with no errors.
vsim -gui work.D_Flip_Flop_TB_P9
# vsim -gui work.D_Flip_Flop_TB_P9 
# Start time: 18:28:32 on Dec 11,2020
# Loading sv_std.std
# Loading work.D_Flip_Flop_TB_P9
# Loading work.D_Flip_Flop_Reset_Always_P9
add wave -position end sim:/D_Flip_Flop_TB_P9/*
run -all
# ** Note: $stop    : D:/Files/University/Term 3/Madar Manteghi/Projects/Project4/D_Flip_Flop.sv(92)
#    Time: 11015 ns  Iteration: 0  Instance: /D_Flip_Flop_TB_P9
# Break in Module D_Flip_Flop_TB_P9 at D:/Files/University/Term 3/Madar Manteghi/Projects/Project4/D_Flip_Flop.sv line 92
quit -sim
vsim -gui work.Final_Shift_Register_TB_P10
# End time: 18:30:57 on Dec 11,2020, Elapsed time: 0:02:25
# Errors: 0, Warnings: 2
# vsim -gui work.Final_Shift_Register_TB_P10 
# Start time: 18:30:57 on Dec 11,2020
# Loading sv_std.std
# Loading work.Final_Shift_Register_TB_P10
# Loading work.Shift_Register_P10
# Loading work.Shift_Register_P8
# Loading work.D_Flip_Flop_Reset_Always_P9
# Loading work.D_Flip_Flop_Reset_P7
# Loading work.Clocked_Dlatch_With_Delay_P2
add wave -position end sim:/Final_Shift_Register_TB_P10/*
run -all
# ** Note: $stop    : D:/Files/University/Term 3/Madar Manteghi/Projects/Project4/Shift_Register_TB.sv(126)
#    Time: 60100 ns  Iteration: 0  Instance: /Final_Shift_Register_TB_P10
# Break in Module Final_Shift_Register_TB_P10 at D:/Files/University/Term 3/Madar Manteghi/Projects/Project4/Shift_Register_TB.sv line 126
quit -sim
# End time: 18:31:41 on Dec 11,2020, Elapsed time: 0:00:44
# Errors: 0, Warnings: 1
vsim -gui work.Shift_Register_TB_P10
# vsim -gui work.Shift_Register_TB_P10 
# Start time: 18:31:47 on Dec 11,2020
# Loading sv_std.std
# Loading work.Shift_Register_TB_P10
# Loading work.Shift_Register_P10
# Loading work.D_Flip_Flop_Reset_Always_P9
add wave -position end sim:/Shift_Register_TB_P10/*
run -all
# ** Note: $stop    : D:/Files/University/Term 3/Madar Manteghi/Projects/Project4/Shift_Register_TB.sv(73)
#    Time: 30100 ns  Iteration: 0  Instance: /Shift_Register_TB_P10
# Break in Module Shift_Register_TB_P10 at D:/Files/University/Term 3/Madar Manteghi/Projects/Project4/Shift_Register_TB.sv line 73
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
quit -sim
# End time: 18:59:25 on Dec 11,2020, Elapsed time: 0:27:38
# Errors: 0, Warnings: 1
# Compile of D-latch.sv was successful.
# Compile of Dlatch_TB.sv was successful.
# Compile of Shift_Register.sv was successful.
# Compile of Shift_Register_TB.sv was successful.
# Compile of D_Flip_Flop.sv was successful.
# Compile of Register.sv was successful.
# Compile of Final_TB.sv was successful.
# 7 compiles, 0 failed with no errors.
vsim -gui work.Shift_Register_P10
# vsim -gui work.Shift_Register_P10 
# Start time: 18:59:48 on Dec 11,2020
# Loading sv_std.std
# Loading work.Shift_Register_P10
# Loading work.D_Flip_Flop_Reset_Always_P9
add wave -position end sim:/Shift_Register_P10/*
run -all
run -all
quit -sim
vsim -gui work.Shift_Register_TB_P10
# End time: 19:00:23 on Dec 11,2020, Elapsed time: 0:00:35
# Errors: 0, Warnings: 2
# vsim -gui work.Shift_Register_TB_P10 
# Start time: 19:00:23 on Dec 11,2020
# Loading sv_std.std
# Loading work.Shift_Register_TB_P10
# Loading work.Shift_Register_P10
# Loading work.D_Flip_Flop_Reset_Always_P9
add wave -position end sim:/Shift_Register_TB_P10/*
run -all
# ** Note: $stop    : D:/Files/University/Term 3/Madar Manteghi/Projects/Project4/Shift_Register_TB.sv(75)
#    Time: 30100 ns  Iteration: 0  Instance: /Shift_Register_TB_P10
# Break in Module Shift_Register_TB_P10 at D:/Files/University/Term 3/Madar Manteghi/Projects/Project4/Shift_Register_TB.sv line 75
quit -sim
# End time: 19:01:22 on Dec 11,2020, Elapsed time: 0:00:59
# Errors: 0, Warnings: 1
vsim -gui work.Shift_Register_TB_P10
# vsim -gui work.Shift_Register_TB_P10 
# Start time: 19:01:45 on Dec 11,2020
# Loading sv_std.std
# Loading work.Shift_Register_TB_P10
# Loading work.Shift_Register_P10
# Loading work.D_Flip_Flop_Reset_Always_P9
add wave -position end sim:/Shift_Register_TB_P10/*
run -all
# ** Note: $stop    : D:/Files/University/Term 3/Madar Manteghi/Projects/Project4/Shift_Register_TB.sv(75)
#    Time: 30100 ns  Iteration: 0  Instance: /Shift_Register_TB_P10
# Break in Module Shift_Register_TB_P10 at D:/Files/University/Term 3/Madar Manteghi/Projects/Project4/Shift_Register_TB.sv line 75
quit -sim
vsim -gui work.D_Flip_Flop_TB_P9
# End time: 19:11:52 on Dec 11,2020, Elapsed time: 0:10:07
# Errors: 0, Warnings: 1
# vsim -gui work.D_Flip_Flop_TB_P9 
# Start time: 19:11:53 on Dec 11,2020
# Loading sv_std.std
# Loading work.D_Flip_Flop_TB_P9
# Loading work.D_Flip_Flop_Reset_Always_P9
add wave -position end sim:/D_Flip_Flop_TB_P9/*
run -all
# ** Note: $stop    : D:/Files/University/Term 3/Madar Manteghi/Projects/Project4/D_Flip_Flop.sv(92)
#    Time: 11015 ns  Iteration: 0  Instance: /D_Flip_Flop_TB_P9
# Break in Module D_Flip_Flop_TB_P9 at D:/Files/University/Term 3/Madar Manteghi/Projects/Project4/D_Flip_Flop.sv line 92
quit -sim
# End time: 19:14:37 on Dec 11,2020, Elapsed time: 0:02:44
# Errors: 0, Warnings: 1
vsim -gui work.Final_TB_P10
# vsim -gui work.Final_TB_P10 
# Start time: 19:14:53 on Dec 11,2020
# Loading sv_std.std
# Loading work.Final_TB_P10
# Loading work.D_Flip_Flop_Reset_Always_P9
# Loading work.D_Flip_Flop_Reset_P7
# Loading work.Clocked_Dlatch_With_Delay_P2
add wave -position end sim:/Final_TB_P10/*
run -all
# ** Note: $stop    : D:/Files/University/Term 3/Madar Manteghi/Projects/Project4/Final_TB.sv(57)
#    Time: 11925 ns  Iteration: 0  Instance: /Final_TB_P10
# Break in Module Final_TB_P10 at D:/Files/University/Term 3/Madar Manteghi/Projects/Project4/Final_TB.sv line 57
quit -sim
# End time: 19:36:14 on Dec 11,2020, Elapsed time: 0:21:21
# Errors: 0, Warnings: 1
# Compile of D-latch.sv was successful.
# Compile of Dlatch_TB.sv was successful.
# Compile of Shift_Register.sv was successful.
# Compile of Shift_Register_TB.sv was successful.
# Compile of D_Flip_Flop.sv was successful.
# Compile of Register.sv was successful.
# Compile of Final_TB.sv was successful.
# 7 compiles, 0 failed with no errors.
vsim -gui work.Final_Shift_Register_TB_P10
# vsim -gui work.Final_Shift_Register_TB_P10 
# Start time: 19:37:34 on Dec 11,2020
# Loading sv_std.std
# Loading work.Final_Shift_Register_TB_P10
# Loading work.Shift_Register_P10
# Loading work.Shift_Register_P8
# Loading work.D_Flip_Flop_Reset_Always_P9
# Loading work.D_Flip_Flop_Reset_P7
# Loading work.Clocked_Dlatch_With_Delay_P2
add wave -position end sim:/Final_Shift_Register_TB_P10/*
run -all
# ** Note: $stop    : D:/Files/University/Term 3/Madar Manteghi/Projects/Project4/Shift_Register_TB.sv(124)
#    Time: 60 us  Iteration: 0  Instance: /Final_Shift_Register_TB_P10
# Break in Module Final_Shift_Register_TB_P10 at D:/Files/University/Term 3/Madar Manteghi/Projects/Project4/Shift_Register_TB.sv line 124
quit -sim
# End time: 19:43:50 on Dec 11,2020, Elapsed time: 0:06:16
# Errors: 0, Warnings: 2
# Compile of D-latch.sv was successful.
# Compile of Dlatch_TB.sv was successful.
# Compile of Shift_Register.sv was successful.
# Compile of Shift_Register_TB.sv failed with 1 errors.
# Compile of D_Flip_Flop.sv was successful.
# Compile of Register.sv was successful.
# Compile of Final_TB.sv was successful.
# 7 compiles, 1 failed with 1 error.
# Compile of D-latch.sv was successful.
# Compile of Dlatch_TB.sv was successful.
# Compile of Shift_Register.sv was successful.
# Compile of Shift_Register_TB.sv was successful.
# Compile of D_Flip_Flop.sv was successful.
# Compile of Register.sv was successful.
# Compile of Final_TB.sv was successful.
# 7 compiles, 0 failed with no errors.
vsim -gui work.Final_Shift_Register_TB_P10
# vsim -gui work.Final_Shift_Register_TB_P10 
# Start time: 19:44:20 on Dec 11,2020
# Loading sv_std.std
# Loading work.Final_Shift_Register_TB_P10
# Loading work.Shift_Register_P10
# Loading work.Shift_Register_P8
# Loading work.D_Flip_Flop_Reset_Always_P9
# Loading work.D_Flip_Flop_Reset_P7
# Loading work.Clocked_Dlatch_With_Delay_P2
add wave -position end sim:/Final_Shift_Register_TB_P10/*
run -all
# ** Note: $stop    : D:/Files/University/Term 3/Madar Manteghi/Projects/Project4/Shift_Register_TB.sv(120)
#    Time: 69590 ns  Iteration: 0  Instance: /Final_Shift_Register_TB_P10
# Break in Module Final_Shift_Register_TB_P10 at D:/Files/University/Term 3/Madar Manteghi/Projects/Project4/Shift_Register_TB.sv line 120
quit -sim
# Compile of D-latch.sv was successful.
# Compile of Dlatch_TB.sv was successful.
# Compile of Shift_Register.sv was successful.
# Compile of Shift_Register_TB.sv was successful.
# Compile of D_Flip_Flop.sv was successful.
# Compile of Register.sv was successful.
# Compile of Final_TB.sv was successful.
# 7 compiles, 0 failed with no errors.
# End time: 19:45:27 on Dec 11,2020, Elapsed time: 0:01:07
# Errors: 0, Warnings: 4
vsim -gui work.Final_Shift_Register_TB_P10
# vsim -gui work.Final_Shift_Register_TB_P10 
# Start time: 19:45:37 on Dec 11,2020
# Loading sv_std.std
# Loading work.Final_Shift_Register_TB_P10
# Loading work.Shift_Register_P10
# Loading work.Shift_Register_P8
# Loading work.D_Flip_Flop_Reset_Always_P9
# Loading work.D_Flip_Flop_Reset_P7
# Loading work.Clocked_Dlatch_With_Delay_P2
run -all
# ** Note: $stop    : D:/Files/University/Term 3/Madar Manteghi/Projects/Project4/Shift_Register_TB.sv(120)
#    Time: 69590 ns  Iteration: 0  Instance: /Final_Shift_Register_TB_P10
# Break in Module Final_Shift_Register_TB_P10 at D:/Files/University/Term 3/Madar Manteghi/Projects/Project4/Shift_Register_TB.sv line 120
add wave -position end sim:/Final_Shift_Register_TB_P10/*
run -all
# Break key hit
# Simulation stop requested.
restart -f
restart -f
quit -sim
# End time: 19:46:25 on Dec 11,2020, Elapsed time: 0:00:48
# Errors: 0, Warnings: 1
vsim -gui work.Final_Shift_Register_TB_P10
# vsim -gui work.Final_Shift_Register_TB_P10 
# Start time: 19:46:38 on Dec 11,2020
# Loading sv_std.std
# Loading work.Final_Shift_Register_TB_P10
# Loading work.Shift_Register_P10
# Loading work.Shift_Register_P8
# Loading work.D_Flip_Flop_Reset_Always_P9
# Loading work.D_Flip_Flop_Reset_P7
# Loading work.Clocked_Dlatch_With_Delay_P2
add wave -position end sim:/Final_Shift_Register_TB_P10/*
run -all
# ** Note: $stop    : D:/Files/University/Term 3/Madar Manteghi/Projects/Project4/Shift_Register_TB.sv(120)
#    Time: 69590 ns  Iteration: 0  Instance: /Final_Shift_Register_TB_P10
# Break in Module Final_Shift_Register_TB_P10 at D:/Files/University/Term 3/Madar Manteghi/Projects/Project4/Shift_Register_TB.sv line 120
quit -sim
# Compile of D-latch.sv was successful.
# Compile of Dlatch_TB.sv was successful.
# Compile of Shift_Register.sv was successful.
# Compile of Shift_Register_TB.sv was successful.
# Compile of D_Flip_Flop.sv was successful.
# Compile of Register.sv was successful.
# Compile of Final_TB.sv was successful.
# 7 compiles, 0 failed with no errors.
# End time: 19:47:50 on Dec 11,2020, Elapsed time: 0:01:12
# Errors: 0, Warnings: 2
vsim -gui work.Final_Shift_Register_TB_P10
# vsim -gui work.Final_Shift_Register_TB_P10 
# Start time: 19:47:59 on Dec 11,2020
# Loading sv_std.std
# Loading work.Final_Shift_Register_TB_P10
# Loading work.Shift_Register_P10
# Loading work.Shift_Register_P8
# Loading work.D_Flip_Flop_Reset_Always_P9
# Loading work.D_Flip_Flop_Reset_P7
# Loading work.Clocked_Dlatch_With_Delay_P2
add wave -position end sim:/Final_Shift_Register_TB_P10/*
run -all
# ** Note: $stop    : D:/Files/University/Term 3/Madar Manteghi/Projects/Project4/Shift_Register_TB.sv(120)
#    Time: 72590 ns  Iteration: 0  Instance: /Final_Shift_Register_TB_P10
# Break in Module Final_Shift_Register_TB_P10 at D:/Files/University/Term 3/Madar Manteghi/Projects/Project4/Shift_Register_TB.sv line 120
quit -sim
# Compile of D-latch.sv was successful.
# Compile of Dlatch_TB.sv was successful.
# Compile of Shift_Register.sv was successful.
# Compile of Shift_Register_TB.sv was successful.
# Compile of D_Flip_Flop.sv was successful.
# Compile of Register.sv was successful.
# Compile of Final_TB.sv was successful.
# 7 compiles, 0 failed with no errors.
vsim -gui work.Final_Shift_Register_TB_P10
# End time: 19:49:23 on Dec 11,2020, Elapsed time: 0:01:24
# Errors: 0, Warnings: 2
# vsim -gui work.Final_Shift_Register_TB_P10 
# Start time: 19:49:24 on Dec 11,2020
# Loading sv_std.std
# Loading work.Final_Shift_Register_TB_P10
# Loading work.Shift_Register_P10
# Loading work.Shift_Register_P8
# Loading work.D_Flip_Flop_Reset_Always_P9
# Loading work.D_Flip_Flop_Reset_P7
# Loading work.Clocked_Dlatch_With_Delay_P2
add wave -position end sim:/Final_Shift_Register_TB_P10/*
run -all
# ** Note: $stop    : D:/Files/University/Term 3/Madar Manteghi/Projects/Project4/Shift_Register_TB.sv(120)
#    Time: 71990 ns  Iteration: 0  Instance: /Final_Shift_Register_TB_P10
# Break in Module Final_Shift_Register_TB_P10 at D:/Files/University/Term 3/Madar Manteghi/Projects/Project4/Shift_Register_TB.sv line 120
quit -sim
# Compile of D-latch.sv was successful.
# Compile of Dlatch_TB.sv was successful.
# Compile of Shift_Register.sv was successful.
# Compile of Shift_Register_TB.sv was successful.
# Compile of D_Flip_Flop.sv was successful.
# Compile of Register.sv was successful.
# Compile of Final_TB.sv was successful.
# 7 compiles, 0 failed with no errors.
# End time: 19:51:17 on Dec 11,2020, Elapsed time: 0:01:53
# Errors: 0, Warnings: 2
vsim -gui work.Final_Shift_Register_TB_P10
# vsim -gui work.Final_Shift_Register_TB_P10 
# Start time: 19:51:26 on Dec 11,2020
# Loading sv_std.std
# Loading work.Final_Shift_Register_TB_P10
# Loading work.Shift_Register_P10
# Loading work.Shift_Register_P8
# Loading work.D_Flip_Flop_Reset_Always_P9
# Loading work.D_Flip_Flop_Reset_P7
# Loading work.Clocked_Dlatch_With_Delay_P2
add wave -position end sim:/Final_Shift_Register_TB_P10/*
run -all
# ** Note: $stop    : D:/Files/University/Term 3/Madar Manteghi/Projects/Project4/Shift_Register_TB.sv(120)
#    Time: 83190 ns  Iteration: 0  Instance: /Final_Shift_Register_TB_P10
# Break in Module Final_Shift_Register_TB_P10 at D:/Files/University/Term 3/Madar Manteghi/Projects/Project4/Shift_Register_TB.sv line 120
quit -sim
# End time: 19:54:44 on Dec 11,2020, Elapsed time: 0:03:18
# Errors: 0, Warnings: 1
# Compile of D-latch.sv was successful.
# Compile of Dlatch_TB.sv was successful.
# Compile of Shift_Register.sv was successful.
# Compile of Shift_Register_TB.sv was successful.
# Compile of D_Flip_Flop.sv was successful.
# Compile of Register.sv was successful.
# Compile of Final_TB.sv was successful.
# 7 compiles, 0 failed with no errors.
vsim -gui work.Final_Shift_Register_TB_P10
# vsim -gui work.Final_Shift_Register_TB_P10 
# Start time: 19:54:55 on Dec 11,2020
# Loading sv_std.std
# Loading work.Final_Shift_Register_TB_P10
# Loading work.Shift_Register_P10
# Loading work.Shift_Register_P8
# Loading work.D_Flip_Flop_Reset_Always_P9
# Loading work.D_Flip_Flop_Reset_P7
# Loading work.Clocked_Dlatch_With_Delay_P2
add wave -position end sim:/Final_Shift_Register_TB_P10/*
run -all
# ** Note: $stop    : D:/Files/University/Term 3/Madar Manteghi/Projects/Project4/Shift_Register_TB.sv(136)
#    Time: 103190 ns  Iteration: 0  Instance: /Final_Shift_Register_TB_P10
# Break in Module Final_Shift_Register_TB_P10 at D:/Files/University/Term 3/Madar Manteghi/Projects/Project4/Shift_Register_TB.sv line 136
quit -sim
# Compile of D-latch.sv was successful.
# Compile of Dlatch_TB.sv was successful.
# Compile of Shift_Register.sv was successful.
# Compile of Shift_Register_TB.sv was successful.
# Compile of D_Flip_Flop.sv was successful.
# Compile of Register.sv was successful.
# Compile of Final_TB.sv was successful.
# 7 compiles, 0 failed with no errors.
# End time: 19:56:36 on Dec 11,2020, Elapsed time: 0:01:41
# Errors: 0, Warnings: 3
vsim -gui work.Final_Shift_Register_TB_P10
# vsim -gui work.Final_Shift_Register_TB_P10 
# Start time: 19:56:44 on Dec 11,2020
# Loading sv_std.std
# Loading work.Final_Shift_Register_TB_P10
# Loading work.Shift_Register_P10
# Loading work.Shift_Register_P8
# Loading work.D_Flip_Flop_Reset_Always_P9
# Loading work.D_Flip_Flop_Reset_P7
# Loading work.Clocked_Dlatch_With_Delay_P2
add wave -position end sim:/Final_Shift_Register_TB_P10/*
run -all
# ** Note: $stop    : D:/Files/University/Term 3/Madar Manteghi/Projects/Project4/Shift_Register_TB.sv(136)
#    Time: 113190 ns  Iteration: 0  Instance: /Final_Shift_Register_TB_P10
# Break in Module Final_Shift_Register_TB_P10 at D:/Files/University/Term 3/Madar Manteghi/Projects/Project4/Shift_Register_TB.sv line 136
quit -sim
# End time: 20:09:26 on Dec 11,2020, Elapsed time: 0:12:42
# Errors: 0, Warnings: 1
# Compile of D-latch.sv was successful.
# Compile of Dlatch_TB.sv was successful.
# Compile of Shift_Register.sv was successful.
# Compile of Shift_Register_TB.sv was successful.
# Compile of D_Flip_Flop.sv was successful.
# Compile of Register.sv was successful.
# Compile of Final_TB.sv was successful.
# 7 compiles, 0 failed with no errors.
vsim -gui work.Clocked_Dlatch_With_Delay_TB_P3
# vsim -gui work.Clocked_Dlatch_With_Delay_TB_P3 
# Start time: 20:28:02 on Dec 11,2020
# Loading sv_std.std
# Loading work.Clocked_Dlatch_With_Delay_TB_P3
# Loading work.Clocked_Dlatch_With_Delay_P2
add wave -position end sim:/Clocked_Dlatch_With_Delay_TB_P3/*
run -all
# ** Note: $stop    : D:/Files/University/Term 3/Madar Manteghi/Projects/Project4/Dlatch_TB.sv(45)
#    Time: 6085 ns  Iteration: 0  Instance: /Clocked_Dlatch_With_Delay_TB_P3
# Break in Module Clocked_Dlatch_With_Delay_TB_P3 at D:/Files/University/Term 3/Madar Manteghi/Projects/Project4/Dlatch_TB.sv line 45
quit -sim
# Compile of D-latch.sv was successful.
# Compile of Dlatch_TB.sv was successful.
# Compile of Shift_Register.sv was successful.
# Compile of Shift_Register_TB.sv was successful.
# Compile of D_Flip_Flop.sv was successful.
# Compile of Register.sv was successful.
# Compile of Final_TB.sv was successful.
# 7 compiles, 0 failed with no errors.
# End time: 20:31:06 on Dec 11,2020, Elapsed time: 0:03:04
# Errors: 0, Warnings: 3
vsim -gui work.Clocked_Dlatch_With_Delay_TB_P3
# vsim -gui work.Clocked_Dlatch_With_Delay_TB_P3 
# Start time: 20:31:15 on Dec 11,2020
# Loading sv_std.std
# Loading work.Clocked_Dlatch_With_Delay_TB_P3
# Loading work.Clocked_Dlatch_With_Delay_P2
add wave -position end sim:/Clocked_Dlatch_With_Delay_TB_P3/*
run -all
# ** Note: $stop    : D:/Files/University/Term 3/Madar Manteghi/Projects/Project4/Dlatch_TB.sv(51)
#    Time: 6485 ns  Iteration: 0  Instance: /Clocked_Dlatch_With_Delay_TB_P3
# Break in Module Clocked_Dlatch_With_Delay_TB_P3 at D:/Files/University/Term 3/Madar Manteghi/Projects/Project4/Dlatch_TB.sv line 51
quit -sim
# End time: 20:35:42 on Dec 11,2020, Elapsed time: 0:04:27
# Errors: 0, Warnings: 1
# Compile of D-latch.sv was successful.
# Compile of Dlatch_TB.sv was successful.
# Compile of Shift_Register.sv was successful.
# Compile of Shift_Register_TB.sv was successful.
# Compile of D_Flip_Flop.sv was successful.
# Compile of Register.sv was successful.
# Compile of Final_TB.sv was successful.
# 7 compiles, 0 failed with no errors.
vsim -gui work.Clocked_Dlatch_With_Delay_TB_P3
# vsim -gui work.Clocked_Dlatch_With_Delay_TB_P3 
# Start time: 20:35:54 on Dec 11,2020
# Loading sv_std.std
# Loading work.Clocked_Dlatch_With_Delay_TB_P3
# Loading work.Clocked_Dlatch_With_Delay_P2
add wave -position end sim:/Clocked_Dlatch_With_Delay_TB_P3/*
run -all
# ** Note: $stop    : D:/Files/University/Term 3/Madar Manteghi/Projects/Project4/Dlatch_TB.sv(55)
#    Time: 6593 ns  Iteration: 0  Instance: /Clocked_Dlatch_With_Delay_TB_P3
# Break in Module Clocked_Dlatch_With_Delay_TB_P3 at D:/Files/University/Term 3/Madar Manteghi/Projects/Project4/Dlatch_TB.sv line 55
quit -sim
# End time: 20:39:00 on Dec 11,2020, Elapsed time: 0:03:06
# Errors: 0, Warnings: 2
vsim -gui work.Shift_Register_TB_P6
# vsim -gui work.Shift_Register_TB_P6 
# Start time: 20:52:26 on Dec 11,2020
# Loading sv_std.std
# Loading work.Shift_Register_TB_P6
# Loading work.Shift_Register_P5
# Loading work.Clocked_Dlatch_With_Delay_Reset_P4
add wave -position end sim:/Shift_Register_TB_P6/*
# Load canceled
run -all
# ** Note: $stop    : D:/Files/University/Term 3/Madar Manteghi/Projects/Project4/Shift_Register_TB.sv(23)
#    Time: 16100 ns  Iteration: 0  Instance: /Shift_Register_TB_P6
# Break in Module Shift_Register_TB_P6 at D:/Files/University/Term 3/Madar Manteghi/Projects/Project4/Shift_Register_TB.sv line 23
quit -sim
# Compile of D-latch.sv was successful.
# Compile of Dlatch_TB.sv was successful.
# Compile of Shift_Register.sv was successful.
# Compile of Shift_Register_TB.sv was successful.
# Compile of D_Flip_Flop.sv was successful.
# Compile of Register.sv was successful.
# Compile of Final_TB.sv was successful.
# 7 compiles, 0 failed with no errors.
vsim -gui work.D_Flip_Flop_TB_P7
# End time: 21:12:44 on Dec 11,2020, Elapsed time: 0:20:18
# Errors: 0, Warnings: 2
# vsim -gui work.D_Flip_Flop_TB_P7 
# Start time: 21:12:44 on Dec 11,2020
# Loading sv_std.std
# Loading work.D_Flip_Flop_TB_P7
# Loading work.D_Flip_Flop_Reset_P7
# Loading work.Clocked_Dlatch_With_Delay_P2
add wave -position end sim:/D_Flip_Flop_TB_P7/*
run -all
# ** Note: $stop    : D:/Files/University/Term 3/Madar Manteghi/Projects/Project4/D_Flip_Flop.sv(68)
#    Time: 11823 ns  Iteration: 0  Instance: /D_Flip_Flop_TB_P7
# Break in Module D_Flip_Flop_TB_P7 at D:/Files/University/Term 3/Madar Manteghi/Projects/Project4/D_Flip_Flop.sv line 68
quit -sim
# End time: 21:13:34 on Dec 11,2020, Elapsed time: 0:00:50
# Errors: 0, Warnings: 1
vsim -gui work.Shift_Register_TB_P8
# vsim -gui work.Shift_Register_TB_P8 
# Start time: 21:13:53 on Dec 11,2020
# Loading sv_std.std
# Loading work.Shift_Register_TB_P8
# Loading work.Shift_Register_P8
# Loading work.D_Flip_Flop_Reset_P7
# Loading work.Clocked_Dlatch_With_Delay_P2
add wave -position end sim:/Shift_Register_TB_P8/*
run -all
# ** Note: $stop    : D:/Files/University/Term 3/Madar Manteghi/Projects/Project4/Shift_Register_TB.sv(49)
#    Time: 30100 ns  Iteration: 0  Instance: /Shift_Register_TB_P8
# Break in Module Shift_Register_TB_P8 at D:/Files/University/Term 3/Madar Manteghi/Projects/Project4/Shift_Register_TB.sv line 49
quit -sim
vsim -gui work.Register_TB_P8
# End time: 21:14:19 on Dec 11,2020, Elapsed time: 0:00:26
# Errors: 0, Warnings: 1
# vsim -gui work.Register_TB_P8 
# Start time: 21:14:19 on Dec 11,2020
# Loading sv_std.std
# Loading work.Register_TB_P8
# Loading work.Register_P8
# Loading work.D_Flip_Flop_Reset_P7
# Loading work.Clocked_Dlatch_With_Delay_P2
add wave -position end sim:/Register_TB_P8/*
run -all
# ** Note: $stop    : D:/Files/University/Term 3/Madar Manteghi/Projects/Project4/Register.sv(33)
#    Time: 3010 ns  Iteration: 0  Instance: /Register_TB_P8
# Break in Module Register_TB_P8 at D:/Files/University/Term 3/Madar Manteghi/Projects/Project4/Register.sv line 33
quit -sim
# End time: 21:15:22 on Dec 11,2020, Elapsed time: 0:01:03
# Errors: 0, Warnings: 1
vsim -gui work.D_Flip_Flop_TB_P9
# vsim -gui work.D_Flip_Flop_TB_P9 
# Start time: 21:16:31 on Dec 11,2020
# Loading sv_std.std
# Loading work.D_Flip_Flop_TB_P9
# Loading work.D_Flip_Flop_Reset_Always_P9
add wave -position end sim:/D_Flip_Flop_TB_P9/*
run -all
# ** Note: $stop    : D:/Files/University/Term 3/Madar Manteghi/Projects/Project4/D_Flip_Flop.sv(104)
#    Time: 11015 ns  Iteration: 0  Instance: /D_Flip_Flop_TB_P9
# Break in Module D_Flip_Flop_TB_P9 at D:/Files/University/Term 3/Madar Manteghi/Projects/Project4/D_Flip_Flop.sv line 104
quit -sim
vsim -gui work.Final_Shift_Register_TB_P10
# End time: 21:17:30 on Dec 11,2020, Elapsed time: 0:00:59
# Errors: 0, Warnings: 1
# vsim -gui work.Final_Shift_Register_TB_P10 
# Start time: 21:17:31 on Dec 11,2020
# Loading sv_std.std
# Loading work.Final_Shift_Register_TB_P10
# Loading work.Shift_Register_P10
# Loading work.Shift_Register_P8
# Loading work.D_Flip_Flop_Reset_Always_P9
# Loading work.D_Flip_Flop_Reset_P7
# Loading work.Clocked_Dlatch_With_Delay_P2
add wave -position end sim:/Final_Shift_Register_TB_P10/*
run -all
# ** Note: $stop    : D:/Files/University/Term 3/Madar Manteghi/Projects/Project4/Shift_Register_TB.sv(136)
#    Time: 113190 ns  Iteration: 0  Instance: /Final_Shift_Register_TB_P10
# Break in Module Final_Shift_Register_TB_P10 at D:/Files/University/Term 3/Madar Manteghi/Projects/Project4/Shift_Register_TB.sv line 136
quit -sim
# End time: 21:17:53 on Dec 11,2020, Elapsed time: 0:00:22
# Errors: 0, Warnings: 1
vsim -gui work.Clocked_Dlatch_With_Delay_TB_P3
# vsim -gui work.Clocked_Dlatch_With_Delay_TB_P3 
# Start time: 21:18:20 on Dec 11,2020
# Loading sv_std.std
# Loading work.Clocked_Dlatch_With_Delay_TB_P3
# Loading work.Clocked_Dlatch_With_Delay_P2
add wave -position end sim:/Clocked_Dlatch_With_Delay_TB_P3/*
run -all
# ** Note: $stop    : D:/Files/University/Term 3/Madar Manteghi/Projects/Project4/Dlatch_TB.sv(55)
#    Time: 6593 ns  Iteration: 0  Instance: /Clocked_Dlatch_With_Delay_TB_P3
# Break in Module Clocked_Dlatch_With_Delay_TB_P3 at D:/Files/University/Term 3/Madar Manteghi/Projects/Project4/Dlatch_TB.sv line 55
quit -sim
# End time: 21:18:44 on Dec 11,2020, Elapsed time: 0:00:24
# Errors: 0, Warnings: 1
# Compile of D-latch.sv was successful.
# Compile of Dlatch_TB.sv was successful.
# Compile of Shift_Register.sv was successful.
# Compile of Shift_Register_TB.sv was successful.
# Compile of D_Flip_Flop.sv was successful.
# Compile of Register.sv was successful.
# Compile of Final_TB.sv was successful.
# 7 compiles, 0 failed with no errors.
vsim -gui work.Register_TB_P10
# vsim -gui work.Register_TB_P10 
# Start time: 21:20:24 on Dec 11,2020
# Loading sv_std.std
# Loading work.Register_TB_P10
# Loading work.Register_P10
# Loading work.D_Flip_Flop_Reset_Always_P9
add wave -position end sim:/Register_TB_P10/*
run -all
# ** Note: $stop    : D:/Files/University/Term 3/Madar Manteghi/Projects/Project4/Register.sv(67)
#    Time: 3010 ns  Iteration: 0  Instance: /Register_TB_P10
# Break in Module Register_TB_P10 at D:/Files/University/Term 3/Madar Manteghi/Projects/Project4/Register.sv line 67
quit -sim
# End time: 21:21:58 on Dec 11,2020, Elapsed time: 0:01:34
# Errors: 0, Warnings: 2
# Compile of D-latch.sv was successful.
# Compile of Dlatch_TB.sv was successful.
# Compile of Shift_Register.sv was successful.
# Compile of Shift_Register_TB.sv was successful.
# Compile of D_Flip_Flop.sv was successful.
# Compile of Register.sv was successful.
# Compile of Final_TB.sv was successful.
# 7 compiles, 0 failed with no errors.
vsim -gui work.Register_P10
# vsim -gui work.Register_P10 
# Start time: 21:22:19 on Dec 11,2020
# Loading sv_std.std
# Loading work.Register_P10
# Loading work.D_Flip_Flop_Reset_Always_P9
add wave -position end sim:/Register_P10/*
run -all
run -all
quit -sim
vsim -gui work.Register_TB_P10
# End time: 21:22:47 on Dec 11,2020, Elapsed time: 0:00:28
# Errors: 0, Warnings: 2
# vsim -gui work.Register_TB_P10 
# Start time: 21:22:47 on Dec 11,2020
# Loading sv_std.std
# Loading work.Register_TB_P10
# Loading work.Register_P10
# Loading work.D_Flip_Flop_Reset_Always_P9
add wave -position end sim:/Register_TB_P10/*
run -all
# ** Note: $stop    : D:/Files/University/Term 3/Madar Manteghi/Projects/Project4/Register.sv(67)
#    Time: 3010 ns  Iteration: 0  Instance: /Register_TB_P10
# Break in Module Register_TB_P10 at D:/Files/University/Term 3/Madar Manteghi/Projects/Project4/Register.sv line 67
quit -sim
# Compile of D-latch.sv was successful.
# Compile of Dlatch_TB.sv was successful.
# Compile of Shift_Register.sv was successful.
# Compile of Shift_Register_TB.sv was successful.
# Compile of D_Flip_Flop.sv was successful.
# Compile of Register.sv was successful.
# Compile of Final_TB.sv was successful.
# 7 compiles, 0 failed with no errors.
# End time: 21:24:00 on Dec 11,2020, Elapsed time: 0:01:13
# Errors: 0, Warnings: 2
