# VenomCPU
## RISC-V RV32I Pipelined CPU Core in SystemVerilog
### This is ~1-2 weeks from being verified. full docs will drop then!
### Free to use, just email me at jch0100@uah.edu
### DO NOT USE prototype versions. they are not verified
### Specifications:
- In Order 5 Stage Pipeline
- Deterministic Variable Latency
  MEM Interface Designed For a
  Harness
- M-Mode Privilaged ISA
- Base RV32I + Zicsr Support
