# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 422 \
    name sum_59_V_loc \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_59_V_loc \
    op interface \
    ports { sum_59_V_loc_dout { I 18 vector } sum_59_V_loc_empty_n { I 1 bit } sum_59_V_loc_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 423 \
    name sum_58_V_loc \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_58_V_loc \
    op interface \
    ports { sum_58_V_loc_dout { I 18 vector } sum_58_V_loc_empty_n { I 1 bit } sum_58_V_loc_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 424 \
    name sum_57_V_loc \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_57_V_loc \
    op interface \
    ports { sum_57_V_loc_dout { I 18 vector } sum_57_V_loc_empty_n { I 1 bit } sum_57_V_loc_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 425 \
    name sum_56_V_loc \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_56_V_loc \
    op interface \
    ports { sum_56_V_loc_dout { I 18 vector } sum_56_V_loc_empty_n { I 1 bit } sum_56_V_loc_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 426 \
    name sum_55_V_loc \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_55_V_loc \
    op interface \
    ports { sum_55_V_loc_dout { I 18 vector } sum_55_V_loc_empty_n { I 1 bit } sum_55_V_loc_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 427 \
    name sum_54_V_loc \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_54_V_loc \
    op interface \
    ports { sum_54_V_loc_dout { I 18 vector } sum_54_V_loc_empty_n { I 1 bit } sum_54_V_loc_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 428 \
    name sum_53_V_loc \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_53_V_loc \
    op interface \
    ports { sum_53_V_loc_dout { I 18 vector } sum_53_V_loc_empty_n { I 1 bit } sum_53_V_loc_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 429 \
    name sum_52_V_loc \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_52_V_loc \
    op interface \
    ports { sum_52_V_loc_dout { I 18 vector } sum_52_V_loc_empty_n { I 1 bit } sum_52_V_loc_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 430 \
    name sum_51_V_loc \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_51_V_loc \
    op interface \
    ports { sum_51_V_loc_dout { I 18 vector } sum_51_V_loc_empty_n { I 1 bit } sum_51_V_loc_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 431 \
    name sum_50_V_loc \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_50_V_loc \
    op interface \
    ports { sum_50_V_loc_dout { I 18 vector } sum_50_V_loc_empty_n { I 1 bit } sum_50_V_loc_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 432 \
    name sum_49_V_loc \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_49_V_loc \
    op interface \
    ports { sum_49_V_loc_dout { I 18 vector } sum_49_V_loc_empty_n { I 1 bit } sum_49_V_loc_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 433 \
    name sum_48_V_loc \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_48_V_loc \
    op interface \
    ports { sum_48_V_loc_dout { I 18 vector } sum_48_V_loc_empty_n { I 1 bit } sum_48_V_loc_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 434 \
    name sum_47_V_loc \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_47_V_loc \
    op interface \
    ports { sum_47_V_loc_dout { I 18 vector } sum_47_V_loc_empty_n { I 1 bit } sum_47_V_loc_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 435 \
    name sum_46_V_loc \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_46_V_loc \
    op interface \
    ports { sum_46_V_loc_dout { I 18 vector } sum_46_V_loc_empty_n { I 1 bit } sum_46_V_loc_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 436 \
    name sum_45_V_loc \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_45_V_loc \
    op interface \
    ports { sum_45_V_loc_dout { I 18 vector } sum_45_V_loc_empty_n { I 1 bit } sum_45_V_loc_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 437 \
    name sum_44_V_loc \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_44_V_loc \
    op interface \
    ports { sum_44_V_loc_dout { I 18 vector } sum_44_V_loc_empty_n { I 1 bit } sum_44_V_loc_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 438 \
    name sum_43_V_loc \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_43_V_loc \
    op interface \
    ports { sum_43_V_loc_dout { I 18 vector } sum_43_V_loc_empty_n { I 1 bit } sum_43_V_loc_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 439 \
    name sum_42_V_loc \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_42_V_loc \
    op interface \
    ports { sum_42_V_loc_dout { I 18 vector } sum_42_V_loc_empty_n { I 1 bit } sum_42_V_loc_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 440 \
    name sum_41_V_loc \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_41_V_loc \
    op interface \
    ports { sum_41_V_loc_dout { I 18 vector } sum_41_V_loc_empty_n { I 1 bit } sum_41_V_loc_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 441 \
    name sum_40_V_loc \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_40_V_loc \
    op interface \
    ports { sum_40_V_loc_dout { I 18 vector } sum_40_V_loc_empty_n { I 1 bit } sum_40_V_loc_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 442 \
    name sum_39_V_loc \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_39_V_loc \
    op interface \
    ports { sum_39_V_loc_dout { I 18 vector } sum_39_V_loc_empty_n { I 1 bit } sum_39_V_loc_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 443 \
    name sum_38_V_loc \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_38_V_loc \
    op interface \
    ports { sum_38_V_loc_dout { I 18 vector } sum_38_V_loc_empty_n { I 1 bit } sum_38_V_loc_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 444 \
    name sum_37_V_loc \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_37_V_loc \
    op interface \
    ports { sum_37_V_loc_dout { I 18 vector } sum_37_V_loc_empty_n { I 1 bit } sum_37_V_loc_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 445 \
    name sum_36_V_loc \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_36_V_loc \
    op interface \
    ports { sum_36_V_loc_dout { I 18 vector } sum_36_V_loc_empty_n { I 1 bit } sum_36_V_loc_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 446 \
    name sum_35_V_loc \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_35_V_loc \
    op interface \
    ports { sum_35_V_loc_dout { I 18 vector } sum_35_V_loc_empty_n { I 1 bit } sum_35_V_loc_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 447 \
    name sum_34_V_loc \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_34_V_loc \
    op interface \
    ports { sum_34_V_loc_dout { I 18 vector } sum_34_V_loc_empty_n { I 1 bit } sum_34_V_loc_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 448 \
    name sum_33_V_loc \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_33_V_loc \
    op interface \
    ports { sum_33_V_loc_dout { I 18 vector } sum_33_V_loc_empty_n { I 1 bit } sum_33_V_loc_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 449 \
    name sum_32_V_loc \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_32_V_loc \
    op interface \
    ports { sum_32_V_loc_dout { I 18 vector } sum_32_V_loc_empty_n { I 1 bit } sum_32_V_loc_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 450 \
    name sum_31_V_loc \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_31_V_loc \
    op interface \
    ports { sum_31_V_loc_dout { I 18 vector } sum_31_V_loc_empty_n { I 1 bit } sum_31_V_loc_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 451 \
    name sum_30_V_loc \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_30_V_loc \
    op interface \
    ports { sum_30_V_loc_dout { I 18 vector } sum_30_V_loc_empty_n { I 1 bit } sum_30_V_loc_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 452 \
    name sum_29_V_loc \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_29_V_loc \
    op interface \
    ports { sum_29_V_loc_dout { I 18 vector } sum_29_V_loc_empty_n { I 1 bit } sum_29_V_loc_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 453 \
    name sum_28_V_loc \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_28_V_loc \
    op interface \
    ports { sum_28_V_loc_dout { I 18 vector } sum_28_V_loc_empty_n { I 1 bit } sum_28_V_loc_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 454 \
    name sum_27_V_loc \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_27_V_loc \
    op interface \
    ports { sum_27_V_loc_dout { I 18 vector } sum_27_V_loc_empty_n { I 1 bit } sum_27_V_loc_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 455 \
    name sum_26_V_loc \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_26_V_loc \
    op interface \
    ports { sum_26_V_loc_dout { I 18 vector } sum_26_V_loc_empty_n { I 1 bit } sum_26_V_loc_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 456 \
    name sum_25_V_loc \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_25_V_loc \
    op interface \
    ports { sum_25_V_loc_dout { I 18 vector } sum_25_V_loc_empty_n { I 1 bit } sum_25_V_loc_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 457 \
    name sum_24_V_loc \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_24_V_loc \
    op interface \
    ports { sum_24_V_loc_dout { I 18 vector } sum_24_V_loc_empty_n { I 1 bit } sum_24_V_loc_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 458 \
    name sum_23_V_loc \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_23_V_loc \
    op interface \
    ports { sum_23_V_loc_dout { I 18 vector } sum_23_V_loc_empty_n { I 1 bit } sum_23_V_loc_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 459 \
    name sum_22_V_loc \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_22_V_loc \
    op interface \
    ports { sum_22_V_loc_dout { I 18 vector } sum_22_V_loc_empty_n { I 1 bit } sum_22_V_loc_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 460 \
    name sum_21_V_loc \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_21_V_loc \
    op interface \
    ports { sum_21_V_loc_dout { I 18 vector } sum_21_V_loc_empty_n { I 1 bit } sum_21_V_loc_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 461 \
    name sum_20_V_loc \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_20_V_loc \
    op interface \
    ports { sum_20_V_loc_dout { I 18 vector } sum_20_V_loc_empty_n { I 1 bit } sum_20_V_loc_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 462 \
    name sum_19_V_loc \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_19_V_loc \
    op interface \
    ports { sum_19_V_loc_dout { I 18 vector } sum_19_V_loc_empty_n { I 1 bit } sum_19_V_loc_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 463 \
    name sum_18_V_loc \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_18_V_loc \
    op interface \
    ports { sum_18_V_loc_dout { I 18 vector } sum_18_V_loc_empty_n { I 1 bit } sum_18_V_loc_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 464 \
    name sum_17_V_loc \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_17_V_loc \
    op interface \
    ports { sum_17_V_loc_dout { I 18 vector } sum_17_V_loc_empty_n { I 1 bit } sum_17_V_loc_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 465 \
    name sum_16_V_loc \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_16_V_loc \
    op interface \
    ports { sum_16_V_loc_dout { I 18 vector } sum_16_V_loc_empty_n { I 1 bit } sum_16_V_loc_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 466 \
    name sum_15_V_loc \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_15_V_loc \
    op interface \
    ports { sum_15_V_loc_dout { I 18 vector } sum_15_V_loc_empty_n { I 1 bit } sum_15_V_loc_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 467 \
    name sum_14_V_loc \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_14_V_loc \
    op interface \
    ports { sum_14_V_loc_dout { I 18 vector } sum_14_V_loc_empty_n { I 1 bit } sum_14_V_loc_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 468 \
    name sum_13_V_loc \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_13_V_loc \
    op interface \
    ports { sum_13_V_loc_dout { I 18 vector } sum_13_V_loc_empty_n { I 1 bit } sum_13_V_loc_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 469 \
    name sum_12_V_loc \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_12_V_loc \
    op interface \
    ports { sum_12_V_loc_dout { I 18 vector } sum_12_V_loc_empty_n { I 1 bit } sum_12_V_loc_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 470 \
    name sum_11_V_loc \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_11_V_loc \
    op interface \
    ports { sum_11_V_loc_dout { I 18 vector } sum_11_V_loc_empty_n { I 1 bit } sum_11_V_loc_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 471 \
    name sum_10_V_loc \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_10_V_loc \
    op interface \
    ports { sum_10_V_loc_dout { I 18 vector } sum_10_V_loc_empty_n { I 1 bit } sum_10_V_loc_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 472 \
    name sum_9_V_loc \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_9_V_loc \
    op interface \
    ports { sum_9_V_loc_dout { I 18 vector } sum_9_V_loc_empty_n { I 1 bit } sum_9_V_loc_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 473 \
    name sum_8_V_loc \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_8_V_loc \
    op interface \
    ports { sum_8_V_loc_dout { I 18 vector } sum_8_V_loc_empty_n { I 1 bit } sum_8_V_loc_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 474 \
    name sum_7_V_loc \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_7_V_loc \
    op interface \
    ports { sum_7_V_loc_dout { I 18 vector } sum_7_V_loc_empty_n { I 1 bit } sum_7_V_loc_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 475 \
    name sum_6_V_loc \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_6_V_loc \
    op interface \
    ports { sum_6_V_loc_dout { I 18 vector } sum_6_V_loc_empty_n { I 1 bit } sum_6_V_loc_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 476 \
    name sum_5_V_loc \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_5_V_loc \
    op interface \
    ports { sum_5_V_loc_dout { I 18 vector } sum_5_V_loc_empty_n { I 1 bit } sum_5_V_loc_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 477 \
    name sum_4_V_loc \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_4_V_loc \
    op interface \
    ports { sum_4_V_loc_dout { I 18 vector } sum_4_V_loc_empty_n { I 1 bit } sum_4_V_loc_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 478 \
    name sum_3_V_loc \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_3_V_loc \
    op interface \
    ports { sum_3_V_loc_dout { I 18 vector } sum_3_V_loc_empty_n { I 1 bit } sum_3_V_loc_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 479 \
    name sum_2_V_loc \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_2_V_loc \
    op interface \
    ports { sum_2_V_loc_dout { I 18 vector } sum_2_V_loc_empty_n { I 1 bit } sum_2_V_loc_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 480 \
    name sum_1_V_loc \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_1_V_loc \
    op interface \
    ports { sum_1_V_loc_dout { I 18 vector } sum_1_V_loc_empty_n { I 1 bit } sum_1_V_loc_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 481 \
    name sum_0_V_loc \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_0_V_loc \
    op interface \
    ports { sum_0_V_loc_dout { I 18 vector } sum_0_V_loc_empty_n { I 1 bit } sum_0_V_loc_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 482 \
    name Layer2_Int_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Layer2_Int_V \
    op interface \
    ports { Layer2_Int_V_dout { I 18 vector } Layer2_Int_V_empty_n { I 1 bit } Layer2_Int_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } ap_continue { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -2 \
    name ap_return \
    type ap_return \
    reset_level 1 \
    sync_rst true \
    corename ap_return \
    op interface \
    ports { ap_return { O 1 vector } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -4 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


