-- ==============================================================
-- Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity krnl_lstm_readVec2Stream_float_4u_150_W_ho_28_rom is 
    generic(
             DWIDTH     : integer := 32; 
             AWIDTH     : integer := 6; 
             MEM_SIZE    : integer := 64
    ); 
    port (
          addr0      : in std_logic_vector(AWIDTH-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(DWIDTH-1 downto 0);
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of krnl_lstm_readVec2Stream_float_4u_150_W_ho_28_rom is 

signal addr0_tmp : std_logic_vector(AWIDTH-1 downto 0); 
type mem_array is array (0 to MEM_SIZE-1) of std_logic_vector (DWIDTH-1 downto 0); 
signal mem : mem_array := (
    0 => "10111100110010100010110001011101", 
    1 => "00111101100011001001110000000011", 
    2 => "10111101001010000000000101100011", 
    3 => "00111101100011111110001001100110", 
    4 => "00111101100000011100101011000101", 
    5 => "10111110001010101001111000010110", 
    6 => "10111110110100111101000101011000", 
    7 => "00111101100001100111110010010101", 
    8 => "00111101011011101001011111111011", 
    9 => "00111101100000010110101001010010", 
    10 => "00111101100010111011000011111001", 
    11 => "10111101001100101001110001001100", 
    12 => "10111110100001101100111101100110", 
    13 => "10111111001100000110110011011101", 
    14 => "10111110100101100011110010000010", 
    15 => "10111110110001111110111001101101", 
    16 => "10111110110000100111100000101101", 
    17 => "10111101000111100011100101100011", 
    18 => "10111110110000100101101110000001", 
    19 => "10111101101011011010010011011011", 
    20 => "10111110101011000001110010111100", 
    21 => "00111101100110000011101101110011", 
    22 => "10111110110000010010001001100010", 
    23 => "10111110110100111100111001110011", 
    24 => "10111100111010100000111001110101", 
    25 => "10111111000110001100011101111011", 
    26 => "10111101010000011100110101110101", 
    27 => "10111110100000100110011101101100", 
    28 => "10111100110000010000100101110110", 
    29 => "10111110011101000010010101000010", 
    30 => "00111101011101100110101010000001", 
    31 => "10111101000110100000001100100011", 
    32 => "10111110110011001111000101011010", 
    33 => "00111101100100010100100001111000", 
    34 => "00111101100011101101010111111101", 
    35 => "10111111000000000100100100000001", 
    36 => "10111110001000001010000101011100", 
    37 => "00111101100100000111010100000010", 
    38 => "10111101111001110001101001011110", 
    39 => "10111110100000101100100101101011", 
    40 => "10111110110110100111101000100001", 
    41 => "00111101100011001100000000110011", 
    42 => "00111101011010101001101000100110", 
    43 => "00111101100000101001010001111000", 
    44 => "00111101011110100111100001011011", 
    45 => "10111101001000010111110001001001", 
    46 => "00111101100011101000110000111110", 
    47 => "00111101001101101010011101111001", 
    48 => "00111100101110111111111011101001", 
    49 => "10111100111101110111110101011111", 
    50 => "10111110110011010000110001000101", 
    51 => "10111110110110010010001000100101", 
    52 => "00111101100010100101000011100001", 
    53 => "00111101100000001100010000110111", 
    54 => "10111110010100010100100001100110", 
    55 => "10111010110001110111010111000001", 
    56 => "00111101100010101011011001011011", 
    57 => "10111100000001001000111101001001", 
    58 => "00111101001011101100011111101011", 
    59 => "10111110100111011101000111010100", 
    60 => "10111100001100101001000001100111", 
    61 => "00111100100010000101111001011001", 
    62 => "00111101100010011010001001100000", 
    63 => "00111101100010101110101001100001" );


begin 


memory_access_guard_0: process (addr0) 
begin
      addr0_tmp <= addr0;
--synthesis translate_off
      if (CONV_INTEGER(addr0) > mem_size-1) then
           addr0_tmp <= (others => '0');
      else 
           addr0_tmp <= addr0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(addr0_tmp)); 
        end if;
    end if;
end process;

end rtl;

Library IEEE;
use IEEE.std_logic_1164.all;

entity krnl_lstm_readVec2Stream_float_4u_150_W_ho_28 is
    generic (
        DataWidth : INTEGER := 32;
        AddressRange : INTEGER := 64;
        AddressWidth : INTEGER := 6);
    port (
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR(AddressWidth - 1 DOWNTO 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR(DataWidth - 1 DOWNTO 0));
end entity;

architecture arch of krnl_lstm_readVec2Stream_float_4u_150_W_ho_28 is
    component krnl_lstm_readVec2Stream_float_4u_150_W_ho_28_rom is
        port (
            clk : IN STD_LOGIC;
            addr0 : IN STD_LOGIC_VECTOR;
            ce0 : IN STD_LOGIC;
            q0 : OUT STD_LOGIC_VECTOR);
    end component;



begin
    krnl_lstm_readVec2Stream_float_4u_150_W_ho_28_rom_U :  component krnl_lstm_readVec2Stream_float_4u_150_W_ho_28_rom
    port map (
        clk => clk,
        addr0 => address0,
        ce0 => ce0,
        q0 => q0);

end architecture;


