==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.2
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'lenet_hls_conv5/lenet_hls_c5.c' ... 
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 96.277 ; gain = 46.414
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 96.301 ; gain = 46.438
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (lenet_hls_conv5/lenet_hls_c5.c:31) in function 'convolution5': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1.1' (lenet_hls_conv5/lenet_hls_c5.c:42) in function 'convolution5': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-4.1.1.1' (lenet_hls_conv5/lenet_hls_c5.c:61) in function 'convolution5': changing partial unrolling into complete unrolling since the unrolling factor (=16) is no less than the loop trip count (=16).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 117.348 ; gain = 67.484
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'relu' into 'convolution5' (lenet_hls_conv5/lenet_hls_c5.c:73) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 136.203 ; gain = 86.340
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (lenet_hls_conv5/lenet_hls_c5.c:28) in function 'convolution5' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1' (lenet_hls_conv5/lenet_hls_c5.c:31) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1.1' (lenet_hls_conv5/lenet_hls_c5.c:40) in function 'convolution5' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-2.1.1.1' (lenet_hls_conv5/lenet_hls_c5.c:42) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-4' (lenet_hls_conv5/lenet_hls_c5.c:56) in function 'convolution5' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-4.1.1.1' (lenet_hls_conv5/lenet_hls_c5.c:61) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (lenet_hls_conv5/lenet_hls_c5.c:30) in function 'convolution5' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (lenet_hls_conv5/lenet_hls_c5.c:31) in function 'convolution5' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1.1' (lenet_hls_conv5/lenet_hls_c5.c:42) in function 'convolution5' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (lenet_hls_conv5/lenet_hls_c5.c:50) in function 'convolution5' partially with a factor of 20.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4.1' (lenet_hls_conv5/lenet_hls_c5.c:59) in function 'convolution5' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4.1.1' (lenet_hls_conv5/lenet_hls_c5.c:60) in function 'convolution5' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4.1.1.1' (lenet_hls_conv5/lenet_hls_c5.c:61) in function 'convolution5' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (lenet_hls_conv5/lenet_hls_c5.c:71) in function 'convolution5' partially with a factor of 20.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (lenet_hls_conv5/lenet_hls_c5.c:76) in function 'convolution5' partially with a factor of 20.
INFO: [XFORM 203-102] Partitioning array 'c5_i' (lenet_hls_conv5/lenet_hls_c5.c:17) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'c5_w' (lenet_hls_conv5/lenet_hls_c5.c:18) in dimension 4 automatically.
INFO: [XFORM 203-102] Partitioning array 'c5_o' (lenet_hls_conv5/lenet_hls_c5.c:20) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'c5_intermediate' (lenet_hls_conv5/lenet_hls_c5.c:21) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'c5_i.0' (lenet_hls_conv5/lenet_hls_c5.c:17) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'c5_i.1' (lenet_hls_conv5/lenet_hls_c5.c:17) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'c5_i.2' (lenet_hls_conv5/lenet_hls_c5.c:17) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'c5_i.3' (lenet_hls_conv5/lenet_hls_c5.c:17) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'c5_i.4' (lenet_hls_conv5/lenet_hls_c5.c:17) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'c5_o.0' (lenet_hls_conv5/lenet_hls_c5.c:20) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'c5_intermediate.0' (lenet_hls_conv5/lenet_hls_c5.c:21) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'relu' into 'convolution5' (lenet_hls_conv5/lenet_hls_c5.c:73) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 143.652 ; gain = 93.789
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (lenet_hls_conv5/lenet_hls_c5.c:39:7) in function 'convolution5'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (lenet_hls_conv5/lenet_hls_c5.c:38:6) in function 'convolution5'.
INFO: [XFORM 203-811] Inferring bus burst read of length 5 on port 'DATA_B' (lenet_hls_conv5/lenet_hls_c5.c:44:2).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 161.094 ; gain = 111.230
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convolution5' ...
WARNING: [SYN 201-107] Renaming port name 'convolution5/input' to 'convolution5/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'convolution5/output' to 'convolution5/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between bus request on port 'DATA_A' (lenet_hls_conv5/lenet_hls_c5.c:33) and bus request on port 'DATA_A' (lenet_hls_conv5/lenet_hls_c5.c:33).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between bus request on port 'DATA_A' (lenet_hls_conv5/lenet_hls_c5.c:33) and bus request on port 'DATA_A' (lenet_hls_conv5/lenet_hls_c5.c:33).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between bus request on port 'DATA_A' (lenet_hls_conv5/lenet_hls_c5.c:33) and bus request on port 'DATA_A' (lenet_hls_conv5/lenet_hls_c5.c:33).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between bus request on port 'DATA_A' (lenet_hls_conv5/lenet_hls_c5.c:33) and bus request on port 'DATA_A' (lenet_hls_conv5/lenet_hls_c5.c:33).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between bus request on port 'DATA_A' (lenet_hls_conv5/lenet_hls_c5.c:33) and bus request on port 'DATA_A' (lenet_hls_conv5/lenet_hls_c5.c:33).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between bus request on port 'DATA_A' (lenet_hls_conv5/lenet_hls_c5.c:33) and bus request on port 'DATA_A' (lenet_hls_conv5/lenet_hls_c5.c:33).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 24, distance = 1, offset = 1)
   between bus request on port 'DATA_A' (lenet_hls_conv5/lenet_hls_c5.c:33) and bus request on port 'DATA_A' (lenet_hls_conv5/lenet_hls_c5.c:33).
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 25, Depth: 34.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between bus read on port 'DATA_B' (lenet_hls_conv5/lenet_hls_c5.c:44) and bus read on port 'DATA_B' (lenet_hls_conv5/lenet_hls_c5.c:44).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between bus read on port 'DATA_B' (lenet_hls_conv5/lenet_hls_c5.c:44) and bus read on port 'DATA_B' (lenet_hls_conv5/lenet_hls_c5.c:44).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between bus read on port 'DATA_B' (lenet_hls_conv5/lenet_hls_c5.c:44) and bus read on port 'DATA_B' (lenet_hls_conv5/lenet_hls_c5.c:44).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between bus read on port 'DATA_B' (lenet_hls_conv5/lenet_hls_c5.c:44) and bus read on port 'DATA_B' (lenet_hls_conv5/lenet_hls_c5.c:44).
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 5, Depth: 16.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('c5_w_0_load_2', lenet_hls_conv5/lenet_hls_c5.c:63) on array 'c5_w[0]', lenet_hls_conv5/lenet_hls_c5.c:18 due to limited memory ports.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 40, Depth: 2016.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 59.449 seconds; current allocated memory: 135.305 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 40.332 seconds; current allocated memory: 185.015 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convolution5/DATA_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolution5/DATA_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolution5/DATA_C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolution5/DATA_D' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolution5/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolution5/weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolution5/bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolution5/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convolution5' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'input_r', 'weights', 'bias' and 'output_r' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'convolution5_c5_i_0_0' to 'convolution5_c5_ibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution5_c5_i_0_1' to 'convolution5_c5_icud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution5_c5_i_0_2' to 'convolution5_c5_idEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution5_c5_i_0_3' to 'convolution5_c5_ieOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution5_c5_i_0_4' to 'convolution5_c5_ifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution5_c5_i_1_0' to 'convolution5_c5_ig8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution5_c5_i_1_1' to 'convolution5_c5_ihbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution5_c5_i_1_2' to 'convolution5_c5_iibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution5_c5_i_1_3' to 'convolution5_c5_ijbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution5_c5_i_1_4' to 'convolution5_c5_ikbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution5_c5_i_2_0' to 'convolution5_c5_ilbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution5_c5_i_2_1' to 'convolution5_c5_imb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution5_c5_i_2_2' to 'convolution5_c5_incg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution5_c5_i_2_3' to 'convolution5_c5_iocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution5_c5_i_2_4' to 'convolution5_c5_ipcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution5_c5_i_3_0' to 'convolution5_c5_iqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution5_c5_i_3_1' to 'convolution5_c5_ircU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution5_c5_i_3_2' to 'convolution5_c5_isc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution5_c5_i_3_3' to 'convolution5_c5_itde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution5_c5_i_3_4' to 'convolution5_c5_iudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution5_c5_i_4_0' to 'convolution5_c5_ivdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution5_c5_i_4_1' to 'convolution5_c5_iwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution5_c5_i_4_2' to 'convolution5_c5_ixdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution5_c5_i_4_3' to 'convolution5_c5_iyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution5_c5_i_4_4' to 'convolution5_c5_izec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution5_c5_o_0_0' to 'convolution5_c5_oAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution5_c5_intermediate_0_0' to 'convolution5_c5_iBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution5_fadd_32ns_32ns_32_5_full_dsp' to 'convolution5_faddCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution5_fmul_32ns_32ns_32_4_max_dsp' to 'convolution5_fmulDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution5_fcmp_32ns_32ns_1_1' to 'convolution5_fcmpEe0' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'convolution5' is 14321 from HDL expression: ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_block_pp2_stage0_flag00011001 == 1'b0))
INFO: [RTGEN 206-100] Generating core module 'convolution5_faddCeG': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolution5_fcmpEe0': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolution5_fmulDeQ': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution5'.
INFO: [HLS 200-111]  Elapsed time: 35.127 seconds; current allocated memory: 219.771 MB.
INFO: [RTMG 210-278] Implementing memory 'convolution5_c5_ibkb_ram' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'convolution5_c5_w_0_ram' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'convolution5_c5_b_ram' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'convolution5_c5_oAem_ram' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'convolution5_c5_iBew_ram' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:22 ; elapsed = 00:03:01 . Memory (MB): peak = 356.992 ; gain = 307.129
INFO: [SYSC 207-301] Generating SystemC RTL for convolution5.
INFO: [VHDL 208-304] Generating VHDL RTL for convolution5.
INFO: [VLOG 209-307] Generating Verilog RTL for convolution5.
INFO: [HLS 200-112] Total elapsed time: 180.861 seconds; peak allocated memory: 219.771 MB.
