C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_Dest_Mux.v {1 {vlog -work MIPS32 -nocovercells C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_Dest_Mux.v
Model Technology ModelSim ALTERA vlog 10.0d Compiler 2012.01 Jan 18 2012
-- Compiling module EX_Dest_Mux

Top level modules:
	EX_Dest_Mux

} {} {}} C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_PC_Add.v {1 {vlog -work MIPS32 -nocovercells C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_PC_Add.v
Model Technology ModelSim ALTERA vlog 10.0d Compiler 2012.01 Jan 18 2012
-- Compiling module EX_PC_Add

Top level modules:
	EX_PC_Add

} {} {}} C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_Forward_A.v {1 {vlog -work MIPS32 -nocovercells C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_Forward_A.v
Model Technology ModelSim ALTERA vlog 10.0d Compiler 2012.01 Jan 18 2012
-- Compiling module EX_Forward_A

Top level modules:
	EX_Forward_A

} {} {}} C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Branch_AND.v {1 {vlog -work MIPS32 -nocovercells C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Branch_AND.v
Model Technology ModelSim ALTERA vlog 10.0d Compiler 2012.01 Jan 18 2012
-- Compiling module MEM_Branch_AND

Top level modules:
	MEM_Branch_AND

} {} {}} C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v {1 {vlog -work MIPS32 -nocovercells C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v
Model Technology ModelSim ALTERA vlog 10.0d Compiler 2012.01 Jan 18 2012
-- Compiling module EX_ALU

Top level modules:
	EX_ALU

} {} {}} C:/Users/Frank-Laptop/Documents/MIPS32_verilog/IF_Instruction_Memory.v {1 {vlog -work MIPS32 -nocovercells C:/Users/Frank-Laptop/Documents/MIPS32_verilog/IF_Instruction_Memory.v
Model Technology ModelSim ALTERA vlog 10.0d Compiler 2012.01 Jan 18 2012
-- Compiling module IF_Instruction_Memory

Top level modules:
	IF_Instruction_Memory

} {} {}} C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_Forward_A.v {1 {vlog -work MIPS32 -nocovercells C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_Forward_A.v
Model Technology ModelSim ALTERA vlog 10.0d Compiler 2012.01 Jan 18 2012
-- Compiling module EX_Forward_A

Top level modules:
	EX_Forward_A

} {} {}} C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_PC_Add.v {1 {vlog -work MIPS32 -nocovercells C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_PC_Add.v
Model Technology ModelSim ALTERA vlog 10.0d Compiler 2012.01 Jan 18 2012
-- Compiling module EX_PC_Add

Top level modules:
	EX_PC_Add

} {} {}} C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_to_MEM_Forward.v {1 {vlog -work MIPS32 -nocovercells C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_to_MEM_Forward.v
Model Technology ModelSim ALTERA vlog 10.0d Compiler 2012.01 Jan 18 2012
-- Compiling module MEM_to_MEM_Forward

Top level modules:
	MEM_to_MEM_Forward

} {} {}} C:/Users/Frank-Desktop/Documents/MIPS32_verilog/ID_Read_data_Mux.v {1 {vlog -work MIPS32 -nocovercells C:/Users/Frank-Desktop/Documents/MIPS32_verilog/ID_Read_data_Mux.v
Model Technology ModelSim ALTERA vlog 10.0d Compiler 2012.01 Jan 18 2012
-- Compiling module ID_Read_data_Mux

Top level modules:
	ID_Read_data_Mux

} {} {}} C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS_Top.v {1 {vlog -work MIPS32 -nocovercells C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS_Top.v
Model Technology ModelSim ALTERA vlog 10.0d Compiler 2012.01 Jan 18 2012
-- Compiling module MIPS_Top

Top level modules:
	MIPS_Top

} {} {}} C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_WB_Pipeline_Stage.v {1 {vlog -work MIPS32 -nocovercells C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_WB_Pipeline_Stage.v
Model Technology ModelSim ALTERA vlog 10.0d Compiler 2012.01 Jan 18 2012
-- Compiling module MEM_WB_Pipeline_Stage

Top level modules:
	MEM_WB_Pipeline_Stage

} {} {}} C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v {1 {vlog -work MIPS32 -nocovercells C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v
Model Technology ModelSim ALTERA vlog 10.0d Compiler 2012.01 Jan 18 2012
-- Compiling module MEM_Data_Memory

Top level modules:
	MEM_Data_Memory

} {} {}} C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU_Mux.v {1 {vlog -work MIPS32 -nocovercells C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU_Mux.v
Model Technology ModelSim ALTERA vlog 10.0d Compiler 2012.01 Jan 18 2012
-- Compiling module EX_ALU_Mux

Top level modules:
	EX_ALU_Mux

} {} {}} C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_Instruction_Memory.v {1 {vlog -work MIPS32 -nocovercells C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_Instruction_Memory.v
Model Technology ModelSim ALTERA vlog 10.0d Compiler 2012.01 Jan 18 2012
-- Compiling module IF_Instruction_Memory

Top level modules:
	IF_Instruction_Memory

} {} {}} C:/Users/Frank-Laptop/Documents/MIPS32_verilog/ID_Read_data_Mux.v {1 {vlog -work MIPS32 -nocovercells C:/Users/Frank-Laptop/Documents/MIPS32_verilog/ID_Read_data_Mux.v
Model Technology ModelSim ALTERA vlog 10.0d Compiler 2012.01 Jan 18 2012
-- Compiling module ID_Read_data_Mux

Top level modules:
	ID_Read_data_Mux

} {} {}} C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS_Top.v {1 {vlog -work MIPS32 -nocovercells C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS_Top.v
Model Technology ModelSim ALTERA vlog 10.0d Compiler 2012.01 Jan 18 2012
-- Compiling module MIPS_Top

Top level modules:
	MIPS_Top

} {} {}} C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_MEM_Pipeline_Stage.v {1 {vlog -work MIPS32 -nocovercells C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_MEM_Pipeline_Stage.v
Model Technology ModelSim ALTERA vlog 10.0d Compiler 2012.01 Jan 18 2012
-- Compiling module EX_MEM_Pipeline_Stage

Top level modules:
	EX_MEM_Pipeline_Stage

} {} {}} C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_Forward_B.v {1 {vlog -work MIPS32 -nocovercells C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_Forward_B.v
Model Technology ModelSim ALTERA vlog 10.0d Compiler 2012.01 Jan 18 2012
-- Compiling module EX_Forward_B

Top level modules:
	EX_Forward_B

} {} {}} C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU_Control.v {1 {vlog -work MIPS32 -nocovercells C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU_Control.v
Model Technology ModelSim ALTERA vlog 10.0d Compiler 2012.01 Jan 18 2012
-- Compiling module EX_ALU_Control

Top level modules:
	EX_ALU_Control

} {} {}} C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_Shift_Left_2.v {1 {vlog -work MIPS32 -nocovercells C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_Shift_Left_2.v
Model Technology ModelSim ALTERA vlog 10.0d Compiler 2012.01 Jan 18 2012
-- Compiling module EX_Shift_Left_2

Top level modules:
	EX_Shift_Left_2

} {} {}} C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v {1 {vlog -work MIPS32 -nocovercells C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v
Model Technology ModelSim ALTERA vlog 10.0d Compiler 2012.01 Jan 18 2012
-- Compiling module MIPS32

Top level modules:
	MIPS32

} {} {}} C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MEM_WB_Pipeline_Stage.v {1 {vlog -work MIPS32 -nocovercells C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MEM_WB_Pipeline_Stage.v
Model Technology ModelSim ALTERA vlog 10.0d Compiler 2012.01 Jan 18 2012
-- Compiling module MEM_WB_Pipeline_Stage

Top level modules:
	MEM_WB_Pipeline_Stage

} {} {}} C:/Users/Frank-Laptop/Documents/MIPS32_verilog/ID_Sign_Extension.v {1 {vlog -work MIPS32 -nocovercells C:/Users/Frank-Laptop/Documents/MIPS32_verilog/ID_Sign_Extension.v
Model Technology ModelSim ALTERA vlog 10.0d Compiler 2012.01 Jan 18 2012
-- Compiling module ID_Sign_Extension

Top level modules:
	ID_Sign_Extension

} {} {}} C:/Users/Frank-Desktop/Documents/MIPS32_verilog/ID_Jump.v {1 {vlog -work MIPS32 -nocovercells C:/Users/Frank-Desktop/Documents/MIPS32_verilog/ID_Jump.v
Model Technology ModelSim ALTERA vlog 10.0d Compiler 2012.01 Jan 18 2012
-- Compiling module ID_Jump

Top level modules:
	ID_Jump

} {} {}} C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_Forward_B.v {1 {vlog -work MIPS32 -nocovercells C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_Forward_B.v
Model Technology ModelSim ALTERA vlog 10.0d Compiler 2012.01 Jan 18 2012
-- Compiling module EX_Forward_B

Top level modules:
	EX_Forward_B

} {} {}} C:/Users/Frank-Desktop/Documents/MIPS32_verilog/WB_MemtoReg_Mux.v {1 {vlog -work MIPS32 -nocovercells C:/Users/Frank-Desktop/Documents/MIPS32_verilog/WB_MemtoReg_Mux.v
Model Technology ModelSim ALTERA vlog 10.0d Compiler 2012.01 Jan 18 2012
-- Compiling module WB_MemtoReg_Mux

Top level modules:
	WB_MemtoReg_Mux

} {} {}} C:/Users/Frank-Desktop/Documents/MIPS32_verilog/ID_EX_Pipeline_Stage.v {1 {vlog -work MIPS32 -nocovercells C:/Users/Frank-Desktop/Documents/MIPS32_verilog/ID_EX_Pipeline_Stage.v
Model Technology ModelSim ALTERA vlog 10.0d Compiler 2012.01 Jan 18 2012
-- Compiling module ID_EX_Pipeline_Stage

Top level modules:
	ID_EX_Pipeline_Stage

} {} {}} C:/Users/Frank-Desktop/Documents/MIPS32_verilog/register_file.list {0 {vlog -work MIPS32 -nocovercells C:/Users/Frank-Desktop/Documents/MIPS32_verilog/register_file.list
Model Technology ModelSim ALTERA vlog 10.0d Compiler 2012.01 Jan 18 2012
** Error: C:/Users/Frank-Desktop/Documents/MIPS32_verilog/register_file.list(2): near "@": syntax error, unexpected '@', expecting class

} {3.0 4.0} {}} C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_MEM_Pipeline_Stage.v {1 {vlog -work MIPS32 -nocovercells C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_MEM_Pipeline_Stage.v
Model Technology ModelSim ALTERA vlog 10.0d Compiler 2012.01 Jan 18 2012
-- Compiling module EX_MEM_Pipeline_Stage

Top level modules:
	EX_MEM_Pipeline_Stage

} {} {}} C:/Users/Frank-Laptop/Documents/MIPS32_verilog/ID_Control.v {1 {vlog -work MIPS32 -nocovercells C:/Users/Frank-Laptop/Documents/MIPS32_verilog/ID_Control.v
Model Technology ModelSim ALTERA vlog 10.0d Compiler 2012.01 Jan 18 2012
-- Compiling module ID_Control

Top level modules:
	ID_Control

} {} {}} C:/Users/Frank-Laptop/Documents/MIPS32_verilog/IF_PC_Reg.v {1 {vlog -work MIPS32 -nocovercells C:/Users/Frank-Laptop/Documents/MIPS32_verilog/IF_PC_Reg.v
Model Technology ModelSim ALTERA vlog 10.0d Compiler 2012.01 Jan 18 2012
-- Compiling module IF_PC_Reg

Top level modules:
	IF_PC_Reg

} {} {}} C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MEM_Branch_AND.v {1 {vlog -work MIPS32 -nocovercells C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MEM_Branch_AND.v
Model Technology ModelSim ALTERA vlog 10.0d Compiler 2012.01 Jan 18 2012
-- Compiling module MEM_Branch_AND

Top level modules:
	MEM_Branch_AND

} {} {}} C:/Users/Frank-Laptop/Documents/MIPS32_verilog/IF_PC_Add.v {1 {vlog -work MIPS32 -nocovercells C:/Users/Frank-Laptop/Documents/MIPS32_verilog/IF_PC_Add.v
Model Technology ModelSim ALTERA vlog 10.0d Compiler 2012.01 Jan 18 2012
-- Compiling module IF_PC_Add

Top level modules:
	IF_PC_Add

} {} {}} C:/Users/Frank-Laptop/Documents/MIPS32_verilog/ID_EX_Pipeline_Stage.v {1 {vlog -work MIPS32 -nocovercells C:/Users/Frank-Laptop/Documents/MIPS32_verilog/ID_EX_Pipeline_Stage.v
Model Technology ModelSim ALTERA vlog 10.0d Compiler 2012.01 Jan 18 2012
-- Compiling module ID_EX_Pipeline_Stage

Top level modules:
	ID_EX_Pipeline_Stage

} {} {}} C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_Forward_Unit.v {1 {vlog -work MIPS32 -nocovercells C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_Forward_Unit.v
Model Technology ModelSim ALTERA vlog 10.0d Compiler 2012.01 Jan 18 2012
-- Compiling module EX_Forward_Unit

Top level modules:
	EX_Forward_Unit

} {} {}} C:/Users/Frank-Laptop/Documents/MIPS32_verilog/register_file.list {0 {vlog -work MIPS32 -nocovercells C:/Users/Frank-Laptop/Documents/MIPS32_verilog/register_file.list
Model Technology ModelSim ALTERA vlog 10.0d Compiler 2012.01 Jan 18 2012
** Error: C:/Users/Frank-Laptop/Documents/MIPS32_verilog/register_file.list(2): near "@": syntax error, unexpected '@', expecting class

} {3.0 4.0} {}} C:/Users/Frank-Desktop/Documents/MIPS32_verilog/ID_Sign_Extension.v {1 {vlog -work MIPS32 -nocovercells C:/Users/Frank-Desktop/Documents/MIPS32_verilog/ID_Sign_Extension.v
Model Technology ModelSim ALTERA vlog 10.0d Compiler 2012.01 Jan 18 2012
-- Compiling module ID_Sign_Extension

Top level modules:
	ID_Sign_Extension

} {} {}} C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MEM_to_MEM_Forward.v {1 {vlog -work MIPS32 -nocovercells C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MEM_to_MEM_Forward.v
Model Technology ModelSim ALTERA vlog 10.0d Compiler 2012.01 Jan 18 2012
-- Compiling module MEM_to_MEM_Forward

Top level modules:
	MEM_to_MEM_Forward

} {} {}} C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_Dest_Mux.v {1 {vlog -work MIPS32 -nocovercells C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_Dest_Mux.v
Model Technology ModelSim ALTERA vlog 10.0d Compiler 2012.01 Jan 18 2012
-- Compiling module EX_Dest_Mux

Top level modules:
	EX_Dest_Mux

} {} {}} C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_PC_Reg.v {1 {vlog -work MIPS32 -nocovercells C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_PC_Reg.v
Model Technology ModelSim ALTERA vlog 10.0d Compiler 2012.01 Jan 18 2012
-- Compiling module IF_PC_Reg

Top level modules:
	IF_PC_Reg

} {} {}} C:/Users/Frank-Laptop/Documents/MIPS32_verilog/instruction_memory.list {0 {vlog -work MIPS32 -nocovercells C:/Users/Frank-Laptop/Documents/MIPS32_verilog/instruction_memory.list
Model Technology ModelSim ALTERA vlog 10.0d Compiler 2012.01 Jan 18 2012
** Error: C:/Users/Frank-Laptop/Documents/MIPS32_verilog/instruction_memory.list(66): near "@": syntax error, unexpected '@', expecting class

} {3.0 4.0} {}} C:/Users/Frank-Laptop/Documents/MIPS32_verilog/IF_PC_Mux.v {1 {vlog -work MIPS32 -nocovercells C:/Users/Frank-Laptop/Documents/MIPS32_verilog/IF_PC_Mux.v
Model Technology ModelSim ALTERA vlog 10.0d Compiler 2012.01 Jan 18 2012
-- Compiling module IF_PC_Mux

Top level modules:
	IF_PC_Mux

} {} {}} C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_PC_Add.v {1 {vlog -work MIPS32 -nocovercells C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_PC_Add.v
Model Technology ModelSim ALTERA vlog 10.0d Compiler 2012.01 Jan 18 2012
-- Compiling module IF_PC_Add

Top level modules:
	IF_PC_Add

} {} {}} C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_ID_Pipeline_Stage.v {1 {vlog -work MIPS32 -nocovercells C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_ID_Pipeline_Stage.v
Model Technology ModelSim ALTERA vlog 10.0d Compiler 2012.01 Jan 18 2012
-- Compiling module IF_ID_Pipeline_Stage

Top level modules:
	IF_ID_Pipeline_Stage

} {} {}} C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_Shift_Left_2.v {1 {vlog -work MIPS32 -nocovercells C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_Shift_Left_2.v
Model Technology ModelSim ALTERA vlog 10.0d Compiler 2012.01 Jan 18 2012
-- Compiling module EX_Shift_Left_2

Top level modules:
	EX_Shift_Left_2

} {} {}} C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU.v {1 {vlog -work MIPS32 -nocovercells C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU.v
Model Technology ModelSim ALTERA vlog 10.0d Compiler 2012.01 Jan 18 2012
-- Compiling module EX_ALU

Top level modules:
	EX_ALU

} {} {}} C:/Users/Frank-Desktop/Documents/MIPS32_verilog/ID_Registers.v {1 {vlog -work MIPS32 -nocovercells C:/Users/Frank-Desktop/Documents/MIPS32_verilog/ID_Registers.v
Model Technology ModelSim ALTERA vlog 10.0d Compiler 2012.01 Jan 18 2012
-- Compiling module ID_Registers

Top level modules:
	ID_Registers

} {} {}} C:/Users/Frank-Laptop/Documents/MIPS32_verilog/ID_Jump.v {1 {vlog -work MIPS32 -nocovercells C:/Users/Frank-Laptop/Documents/MIPS32_verilog/ID_Jump.v
Model Technology ModelSim ALTERA vlog 10.0d Compiler 2012.01 Jan 18 2012
-- Compiling module ID_Jump

Top level modules:
	ID_Jump

} {} {}} C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU_Control.v {1 {vlog -work MIPS32 -nocovercells C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU_Control.v
Model Technology ModelSim ALTERA vlog 10.0d Compiler 2012.01 Jan 18 2012
-- Compiling module EX_ALU_Control

Top level modules:
	EX_ALU_Control

} {} {}} C:/Users/Frank-Laptop/Documents/MIPS32_verilog/WB_MemtoReg_Mux.v {1 {vlog -work MIPS32 -nocovercells C:/Users/Frank-Laptop/Documents/MIPS32_verilog/WB_MemtoReg_Mux.v
Model Technology ModelSim ALTERA vlog 10.0d Compiler 2012.01 Jan 18 2012
-- Compiling module WB_MemtoReg_Mux

Top level modules:
	WB_MemtoReg_Mux

} {} {}} C:/Users/Frank-Desktop/Documents/MIPS32_verilog/instruction_memory.list {0 {vlog -work MIPS32 -nocovercells C:/Users/Frank-Desktop/Documents/MIPS32_verilog/instruction_memory.list
Model Technology ModelSim ALTERA vlog 10.0d Compiler 2012.01 Jan 18 2012
** Error: C:/Users/Frank-Desktop/Documents/MIPS32_verilog/instruction_memory.list(66): near "@": syntax error, unexpected '@', expecting class

} {3.0 4.0} {}} C:/Users/Frank-Laptop/Documents/MIPS32_verilog/IF_ID_Pipeline_Stage.v {1 {vlog -work MIPS32 -nocovercells C:/Users/Frank-Laptop/Documents/MIPS32_verilog/IF_ID_Pipeline_Stage.v
Model Technology ModelSim ALTERA vlog 10.0d Compiler 2012.01 Jan 18 2012
-- Compiling module IF_ID_Pipeline_Stage

Top level modules:
	IF_ID_Pipeline_Stage

} {} {}} C:/Users/Frank-Laptop/Documents/MIPS32_verilog/ID_Registers.v {1 {vlog -work MIPS32 -nocovercells C:/Users/Frank-Laptop/Documents/MIPS32_verilog/ID_Registers.v
Model Technology ModelSim ALTERA vlog 10.0d Compiler 2012.01 Jan 18 2012
-- Compiling module ID_Registers

Top level modules:
	ID_Registers

} {} {}} C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_PC_Mux.v {1 {vlog -work MIPS32 -nocovercells C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_PC_Mux.v
Model Technology ModelSim ALTERA vlog 10.0d Compiler 2012.01 Jan 18 2012
-- Compiling module IF_PC_Mux

Top level modules:
	IF_PC_Mux

} {} {}} C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU_Mux.v {1 {vlog -work MIPS32 -nocovercells C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU_Mux.v
Model Technology ModelSim ALTERA vlog 10.0d Compiler 2012.01 Jan 18 2012
-- Compiling module EX_ALU_Mux

Top level modules:
	EX_ALU_Mux

} {} {}} C:/Users/Frank-Desktop/Documents/MIPS32_verilog/ID_Control.v {1 {vlog -work MIPS32 -nocovercells C:/Users/Frank-Desktop/Documents/MIPS32_verilog/ID_Control.v
Model Technology ModelSim ALTERA vlog 10.0d Compiler 2012.01 Jan 18 2012
-- Compiling module ID_Control

Top level modules:
	ID_Control

} {} {}} C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_Forward_Unit.v {1 {vlog -work MIPS32 -nocovercells C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_Forward_Unit.v
Model Technology ModelSim ALTERA vlog 10.0d Compiler 2012.01 Jan 18 2012
-- Compiling module EX_Forward_Unit

Top level modules:
	EX_Forward_Unit

} {} {}} C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MEM_Data_Memory.v {1 {vlog -work MIPS32 -nocovercells C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MEM_Data_Memory.v
Model Technology ModelSim ALTERA vlog 10.0d Compiler 2012.01 Jan 18 2012
-- Compiling module MEM_Data_Memory

Top level modules:
	MEM_Data_Memory

} {} {}}
