{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "import sys\n",
    "import math\n",
    "import import_ipynb\n",
    "import os\n",
    "from Generator_DotProduct_N_SI_HR_v4_6 import DotProduct_SI"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "def DotProduct_SI_AXI_Stream(parameters,Print_To_File,Files_Location,Is_Top,modules):\n",
    "    #N>=2\n",
    "    N = parameters[\"N\"]\n",
    "    N = int(N)\n",
    "    if N<2:\n",
    "        N = 2\n",
    "    #HRR>=2\n",
    "    HRR = parameters[\"HRR\"]\n",
    "    if not HRR:\n",
    "        HRR = 2\n",
    "    else:\n",
    "        HRR = int(HRR)\n",
    "        if HRR<2:\n",
    "            HRR = 2\n",
    "        if HRR>N: \n",
    "            HRR = N\n",
    "\n",
    "    NMult = math.ceil(N/HRR)\n",
    "    #print(\"NMult: {}\".format(NMult))\n",
    "\n",
    "    while math.ceil(N/NMult) != HRR:\n",
    "        HRR -= 1\n",
    "    print(\"HRR calculated value: {}\".format(HRR))\n",
    "    #MAMCS>=1\n",
    "    MAMCS = parameters[\"MAMCS\"]\n",
    "    if not MAMCS:\n",
    "        MAMCS = NMult\n",
    "    else:\n",
    "        MAMCS = int(MAMCS)\n",
    "        if MAMCS>NMult:\n",
    "            MAMCS = NMult\n",
    "        elif MAMCS<1:\n",
    "            MAMCS = 1\n",
    "    #AdderSize>=2\n",
    "    if MAMCS<NMult:\n",
    "        AdderSize = parameters[\"AdderSize\"]\n",
    "    ENABLE_INPUT_LATCH =parameters[\"ENABLE_INPUT_LATCH\"]\n",
    "    #IN_WIDTH>=1\n",
    "    IN_WIDTH = parameters[\"IN_WIDTH\"]\n",
    "    #INPUT_REG_DEPTH>=0\n",
    "    INPUT_REG_DEPTH = parameters[\"INPUT_REG_DEPTH\"]\n",
    "    #MULT_PIPE_DEPTH>=0\n",
    "    MULT_PIPE_DEPTH = parameters[\"MULT_PIPE_DEPTH\"]\n",
    "    NumOfComponents = math.ceil(NMult/MAMCS)\n",
    "    if MAMCS==NMult:\n",
    "        AdderSize = 0\n",
    "    else:\n",
    "        if not AdderSize:\n",
    "            AdderSize = 2\n",
    "        else:\n",
    "            AdderSize = int(AdderSize)\n",
    "            if AdderSize<2:\n",
    "                AdderSize = 2\n",
    "            if AdderSize>NumOfComponents:\n",
    "                AdderSize = NumOfComponents\n",
    "\n",
    "    if not IN_WIDTH:\n",
    "        IN_WIDTH=10\n",
    "    else:\n",
    "        IN_WIDTH = int(IN_WIDTH)\n",
    "        if(IN_WIDTH<1):\n",
    "            IN_WIDTH=1\n",
    "\n",
    "    if not INPUT_REG_DEPTH:\n",
    "        INPUT_REG_DEPTH=1\n",
    "    else:\n",
    "        INPUT_REG_DEPTH = int(INPUT_REG_DEPTH)\n",
    "        if(INPUT_REG_DEPTH<0):\n",
    "            INPUT_REG_DEPTH=0\n",
    "\n",
    "    if not MULT_PIPE_DEPTH:\n",
    "        MULT_PIPE_DEPTH=1\n",
    "    else:\n",
    "        MULT_PIPE_DEPTH = int(MULT_PIPE_DEPTH)\n",
    "        if(MULT_PIPE_DEPTH<0):\n",
    "            MULT_PIPE_DEPTH=0\n",
    "\n",
    "    if not ENABLE_INPUT_LATCH:\n",
    "        ENABLE_INPUT_LATCH=0\n",
    "    else:\n",
    "        ENABLE_INPUT_LATCH = int(ENABLE_INPUT_LATCH)\n",
    "    if(ENABLE_INPUT_LATCH!=1):\n",
    "        ENABLE_INPUT_LATCH=1#input latch should be always active for HR mode in axi stream so that  \n",
    "    parameters={ \n",
    "        \"N\":N,\n",
    "        \"HRR\":HRR,\n",
    "        \"MAMCS\":MAMCS,\n",
    "        \"ADDER_SIZE\":AdderSize,\n",
    "        \"IN_WIDTH\":IN_WIDTH,\n",
    "        \"INPUT_REG_DEPTH\":INPUT_REG_DEPTH,\n",
    "        \"MULT_PIPE_DEPTH\":MULT_PIPE_DEPTH,\n",
    "        \"ENABLE_INPUT_LATCH\":ENABLE_INPUT_LATCH\n",
    "        # \"ENABLE_INPUT_REGISTERS\":ENABLE_INPUT_REGISTERS,\n",
    "    }\n",
    "    lgN=math.ceil(math.log2(N))\n",
    "    IN_DATA_LENGHT=2*N*IN_WIDTH  \n",
    "    OUT_WIDTH=2*IN_WIDTH+lgN\n",
    "    #OUT_DATA_LENGHT_HR=NAdd*OUT_WIDTH\n",
    "    OUT_DATA_LENGHT=OUT_WIDTH\n",
    "    #OUT_DATA_LENGHT_NE=NE*OUT_WIDTH\n",
    "    ModuleName=\"DotProduct_{}_SI_HRx{}_C{}_A{}_\".format(N, HRR, MAMCS, AdderSize)\n",
    "    if ENABLE_INPUT_LATCH<=0:\n",
    "        ModuleName+=\"N\"\n",
    "    ModuleName+=\"IL\"\n",
    "    ModuleName+=\"_AXIStream\"\n",
    "    if(Is_Top):\n",
    "        Files_Location+=ModuleName+\"/\"\n",
    "        if not os.path.exists(Files_Location):\n",
    "            os.makedirs(Files_Location)\n",
    "    #modules={}\n",
    "    GeneratedFileName=DotProduct_SI(parameters,Print_To_File,Files_Location,0,modules)\n",
    "    wrapperModuleName=GeneratedFileName+\"_AXIStream\"\n",
    "    if(Print_To_File<=0):\n",
    "        of = sys.stdout\n",
    "    else:    \n",
    "        of=open(Files_Location+wrapperModuleName+\".v\", 'w+')\n",
    "    # in this cell we will use the generated file and instanciate it in our new AXI wrapper module.\n",
    "    print(\"`timescale 1ns / 1ps\\n\",file=of)\n",
    "    print(\"module \"+wrapperModuleName,file=of)\n",
    "    print(\"#(\",file=of)\n",
    "    print(\"parameter IN_DATA_LENGHT= {}, \".format(IN_DATA_LENGHT),file=of)\n",
    "    print(\"parameter OUT_DATA_LENGHT= {} \".format(OUT_DATA_LENGHT),file=of)\n",
    "    print(\")( \\n\",file=of)\n",
    "    print(\"input aclk,\".format(),file=of)\n",
    "    print(\"input aresetn,\".format(),file=of)\n",
    "    print(\"input enable,\".format(),file=of)\n",
    "    print(\"input [IN_DATA_LENGHT-1:0]s_axi_data,\".format(),file=of)\n",
    "    print(\"input s_axi_valid,\".format(),file=of)\n",
    "    print(\"input m_axi_ready,\".format(),file=of)\n",
    "    print(\"output reg[OUT_DATA_LENGHT-1:0]m_axi_data,\".format(),file=of)\n",
    "    print(\"output reg m_axi_valid,\".format(),file=of)\n",
    "    print(\"output reg s_axi_ready\".format(),file=of)\n",
    "    print(\");\\n\".format(),file=of)\n",
    "    print(\"reg inready;\".format(),file=of)\n",
    "    print(\"reg [IN_DATA_LENGHT-1:0]indata;\".format(),file=of)\n",
    "    print(\"wire outready;\".format(),file=of)\n",
    "    print(\"wire earlyoutready;\".format(),file=of)\n",
    "    print(\"wire [OUT_DATA_LENGHT-1:0]outdata;\".format(),file=of)\n",
    "\n",
    "    print(\"////////////////instancing wrapping module///////////////////\".format(),file=of)\n",
    "    print(\"{} {}(\".format(GeneratedFileName,GeneratedFileName+\"_inst\"),file=of)\n",
    "    print(\".clk(aclk),\".format(),file=of)\n",
    "    print(\".reset(!aresetn),\".format(),file=of)\n",
    "    print(\".enable(enable),\".format(),file=of)\n",
    "    print(\".inReady(inready),\".format(),file=of)\n",
    "    for i in range (N):\n",
    "        print(\".A{}(indata[{}:{}]),\".format( i, IN_DATA_LENGHT-(i*IN_WIDTH)-1  ,  IN_DATA_LENGHT-(i+1)*IN_WIDTH), file=of )\n",
    "    for i in range (N):    \n",
    "        print(\".B{}(indata[{}:{}]),\".format( i, int((IN_DATA_LENGHT)/2-(i*IN_WIDTH)-1) , int(IN_DATA_LENGHT/2-(i+1)*IN_WIDTH)), file=of )\n",
    "    print(\".outReady(outready),\".format(), file=of)\n",
    "    print(\".DP(outdata),\".format(), file=of)\n",
    "    print(\".earlyOutReady(earlyoutready)\".format(),file=of)\n",
    "    print(\");\".format(),file=of)\n",
    "\n",
    "    #in this cell we will add Axi stream compatability codes to wrapp the generated module in the previeous cell\n",
    "    print(\"/////////////////Main body/////////////\".format(),file=of)\n",
    "    print(\"always @(posedge aclk)begin\".format(),file=of)\n",
    "    print(\" if(aresetn==0)begin\".format(),file=of)\n",
    "    print(\"  m_axi_data<=0;\".format(),file=of)\n",
    "    print(\"  m_axi_valid<=0;\".format(),file=of)\n",
    "    print(\" end\".format(),file=of)\n",
    "    print(\" else begin\".format(),file=of)\n",
    "    print(\"  if(m_axi_ready==1 && m_axi_valid==1)begin\".format(),file=of)\n",
    "    print(\"   m_axi_valid<=0;\".format(),file=of)\n",
    "    print(\"  end\".format(),file=of)\n",
    "    print(\"  else if(outready==1)begin\".format(),file=of)\n",
    "    print(\"   m_axi_valid<=1;\".format(),file=of)\n",
    "    print(\"   m_axi_data<=outdata;\".format(),file=of)\n",
    "    print(\"  end\".format(),file=of)\n",
    "    print(\" end\".format(),file=of)\n",
    "    print(\"end\".format(),file=of)\n",
    "    print(\"always @(posedge aclk)begin\".format(),file=of)\n",
    "    print(\" if(aresetn==0)begin\".format(),file=of)\n",
    "    print(\"  s_axi_ready<=1;\".format(),file=of)\n",
    "    print(\"  inready<=0;\".format(),file=of)\n",
    "    print(\"  indata<=0;\".format(),file=of)\n",
    "    print(\" end\".format(),file=of)\n",
    "    print(\" else begin\".format(),file=of) \n",
    "    print(\"  inready<=0;\".format(),file=of)\n",
    "    print(\"  if(s_axi_valid==1 && s_axi_ready==1)begin\".format(),file=of)\n",
    "    print(\"   s_axi_ready<=0;\".format(),file=of)\n",
    "    print(\"   inready<=1;\".format(),file=of)\n",
    "    print(\"   indata<= s_axi_data;\".format(),file=of)\n",
    "    print(\"  end\".format(),file=of)\n",
    "    print(\"  else if(m_axi_valid==1 && m_axi_ready==1)begin\".format(),file=of)\n",
    "    print(\"   s_axi_ready<=1;\".format(),file=of)\n",
    "    print(\"  end\".format(),file=of)\n",
    "    print(\" end\".format(),file=of)\n",
    "    print(\"end\".format(),file=of)\n",
    "    print(\"endmodule\".format(),file=of)    \n",
    "    if(Print_To_File>=1): \n",
    "        of.close()\n",
    "    return wrapperModuleName"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "parameters={ \n",
    "        \"N\":5,\n",
    "        \"HRR\":2,\n",
    "        \"MAMCS\":1,\n",
    "        \"AdderSize\":0,\n",
    "        \"IN_WIDTH\":10,\n",
    "        \"INPUT_REG_DEPTH\":1,\n",
    "        \"MULT_PIPE_DEPTH\":1,\n",
    "       # \"ENABLE_INPUT_REGISTERS\":ENABLE_INPUT_REGISTERS,\n",
    "        \"ENABLE_INPUT_LATCH\":1\n",
    "    }\n",
    "Files_Location='DotProduct_GeneratedVerilogCodes/'\n",
    "Is_top=1\n",
    "Print_To_File=1\n",
    "modules={}\n",
    "DotProduct_SI_AXI_Stream(parameters,Print_To_File,Files_Location,Is_top,modules)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.7.6"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 4
}
