{
  "module_name": "videocc-sc7280.c",
  "hash_id": "16e6601fd4636ea9efe8b3009068827fdfc0e04c418a5429e513440a7469b943",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/qcom/videocc-sc7280.c",
  "human_readable_source": "\n \n\n#include <linux/clk-provider.h>\n#include <linux/module.h>\n#include <linux/platform_device.h>\n#include <linux/regmap.h>\n\n#include <dt-bindings/clock/qcom,videocc-sc7280.h>\n\n#include \"clk-alpha-pll.h\"\n#include \"clk-branch.h\"\n#include \"clk-rcg.h\"\n#include \"common.h\"\n#include \"reset.h\"\n#include \"gdsc.h\"\n\nenum {\n\tP_BI_TCXO,\n\tP_SLEEP_CLK,\n\tP_VIDEO_PLL0_OUT_EVEN,\n};\n\nstatic const struct pll_vco lucid_vco[] = {\n\t{ 249600000, 2000000000, 0 },\n};\n\n \nstatic const struct alpha_pll_config video_pll0_config = {\n\t.l = 0x14,\n\t.alpha = 0xD555,\n\t.config_ctl_val = 0x20485699,\n\t.config_ctl_hi_val = 0x00002261,\n\t.config_ctl_hi1_val = 0x329A299C,\n\t.user_ctl_val = 0x00000001,\n\t.user_ctl_hi_val = 0x00000805,\n\t.user_ctl_hi1_val = 0x00000000,\n};\n\nstatic struct clk_alpha_pll video_pll0 = {\n\t.offset = 0x0,\n\t.vco_table = lucid_vco,\n\t.num_vco = ARRAY_SIZE(lucid_vco),\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID],\n\t.clkr = {\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"video_pll0\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"bi_tcxo\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_lucid_ops,\n\t\t},\n\t},\n};\n\nstatic const struct parent_map video_cc_parent_map_0[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_VIDEO_PLL0_OUT_EVEN, 3 },\n};\n\nstatic const struct clk_parent_data video_cc_parent_data_0[] = {\n\t{ .fw_name = \"bi_tcxo\" },\n\t{ .hw = &video_pll0.clkr.hw },\n};\n\nstatic const struct parent_map video_cc_parent_map_1[] = {\n\t{ P_SLEEP_CLK, 0 },\n};\n\nstatic const struct clk_parent_data video_cc_parent_data_1[] = {\n\t{ .fw_name = \"sleep_clk\" },\n};\n\nstatic const struct freq_tbl ftbl_video_cc_iris_clk_src[] = {\n\tF(133333333, P_VIDEO_PLL0_OUT_EVEN, 3, 0, 0),\n\tF(240000000, P_VIDEO_PLL0_OUT_EVEN, 2, 0, 0),\n\tF(335000000, P_VIDEO_PLL0_OUT_EVEN, 2, 0, 0),\n\tF(424000000, P_VIDEO_PLL0_OUT_EVEN, 2, 0, 0),\n\tF(460000000, P_VIDEO_PLL0_OUT_EVEN, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 video_cc_iris_clk_src = {\n\t.cmd_rcgr = 0x1000,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = video_cc_parent_map_0,\n\t.freq_tbl = ftbl_video_cc_iris_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"video_cc_iris_clk_src\",\n\t\t.parent_data = video_cc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(video_cc_parent_data_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_video_cc_sleep_clk_src[] = {\n\tF(32000, P_SLEEP_CLK, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 video_cc_sleep_clk_src = {\n\t.cmd_rcgr = 0x701c,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = video_cc_parent_map_1,\n\t.freq_tbl = ftbl_video_cc_sleep_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"video_cc_sleep_clk_src\",\n\t\t.parent_data = video_cc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(video_cc_parent_data_1),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_branch video_cc_iris_ahb_clk = {\n\t.halt_reg = 0x5004,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x5004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"video_cc_iris_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&video_cc_iris_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch video_cc_mvs0_axi_clk = {\n\t.halt_reg = 0x800c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x800c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"video_cc_mvs0_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch video_cc_mvs0_core_clk = {\n\t.halt_reg = 0x3010,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x3010,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x3010,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"video_cc_mvs0_core_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&video_cc_iris_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch video_cc_mvsc_core_clk = {\n\t.halt_reg = 0x2014,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2014,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"video_cc_mvsc_core_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&video_cc_iris_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch video_cc_mvsc_ctl_axi_clk = {\n\t.halt_reg = 0x8004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x8004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"video_cc_mvsc_ctl_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch video_cc_sleep_clk = {\n\t.halt_reg = 0x7034,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x7034,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"video_cc_sleep_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&video_cc_sleep_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch video_cc_venus_ahb_clk = {\n\t.halt_reg = 0x801c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x801c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"video_cc_venus_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct gdsc mvs0_gdsc = {\n\t.gdscr = 0x3004,\n\t.pd = {\n\t\t.name = \"mvs0_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = HW_CTRL | RETAIN_FF_ENABLE,\n};\n\nstatic struct gdsc mvsc_gdsc = {\n\t.gdscr = 0x2004,\n\t.pd = {\n\t\t.name = \"mvsc_gdsc\",\n\t},\n\t.flags = RETAIN_FF_ENABLE,\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct clk_regmap *video_cc_sc7280_clocks[] = {\n\t[VIDEO_CC_IRIS_AHB_CLK] = &video_cc_iris_ahb_clk.clkr,\n\t[VIDEO_CC_IRIS_CLK_SRC] = &video_cc_iris_clk_src.clkr,\n\t[VIDEO_CC_MVS0_AXI_CLK] = &video_cc_mvs0_axi_clk.clkr,\n\t[VIDEO_CC_MVS0_CORE_CLK] = &video_cc_mvs0_core_clk.clkr,\n\t[VIDEO_CC_MVSC_CORE_CLK] = &video_cc_mvsc_core_clk.clkr,\n\t[VIDEO_CC_MVSC_CTL_AXI_CLK] = &video_cc_mvsc_ctl_axi_clk.clkr,\n\t[VIDEO_CC_SLEEP_CLK] = &video_cc_sleep_clk.clkr,\n\t[VIDEO_CC_SLEEP_CLK_SRC] = &video_cc_sleep_clk_src.clkr,\n\t[VIDEO_CC_VENUS_AHB_CLK] = &video_cc_venus_ahb_clk.clkr,\n\t[VIDEO_PLL0] = &video_pll0.clkr,\n};\n\nstatic struct gdsc *video_cc_sc7280_gdscs[] = {\n\t[MVS0_GDSC] = &mvs0_gdsc,\n\t[MVSC_GDSC] = &mvsc_gdsc,\n};\n\nstatic const struct regmap_config video_cc_sc7280_regmap_config = {\n\t.reg_bits = 32,\n\t.reg_stride = 4,\n\t.val_bits = 32,\n\t.max_register = 0xb000,\n\t.fast_io = true,\n};\n\nstatic const struct qcom_cc_desc video_cc_sc7280_desc = {\n\t.config = &video_cc_sc7280_regmap_config,\n\t.clks = video_cc_sc7280_clocks,\n\t.num_clks = ARRAY_SIZE(video_cc_sc7280_clocks),\n\t.gdscs = video_cc_sc7280_gdscs,\n\t.num_gdscs = ARRAY_SIZE(video_cc_sc7280_gdscs),\n};\n\nstatic const struct of_device_id video_cc_sc7280_match_table[] = {\n\t{ .compatible = \"qcom,sc7280-videocc\" },\n\t{ }\n};\nMODULE_DEVICE_TABLE(of, video_cc_sc7280_match_table);\n\nstatic int video_cc_sc7280_probe(struct platform_device *pdev)\n{\n\tstruct regmap *regmap;\n\n\tregmap = qcom_cc_map(pdev, &video_cc_sc7280_desc);\n\tif (IS_ERR(regmap))\n\t\treturn PTR_ERR(regmap);\n\n\tclk_lucid_pll_configure(&video_pll0, regmap, &video_pll0_config);\n\n\treturn qcom_cc_really_probe(pdev, &video_cc_sc7280_desc, regmap);\n}\n\nstatic struct platform_driver video_cc_sc7280_driver = {\n\t.probe = video_cc_sc7280_probe,\n\t.driver = {\n\t\t.name = \"video_cc-sc7280\",\n\t\t.of_match_table = video_cc_sc7280_match_table,\n\t},\n};\n\nstatic int __init video_cc_sc7280_init(void)\n{\n\treturn platform_driver_register(&video_cc_sc7280_driver);\n}\nsubsys_initcall(video_cc_sc7280_init);\n\nstatic void __exit video_cc_sc7280_exit(void)\n{\n\tplatform_driver_unregister(&video_cc_sc7280_driver);\n}\nmodule_exit(video_cc_sc7280_exit);\n\nMODULE_DESCRIPTION(\"QTI VIDEO_CC sc7280 Driver\");\nMODULE_LICENSE(\"GPL v2\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}