/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [13:0] _02_;
  wire [23:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [3:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [28:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [26:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [5:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [5:0] celloutsig_0_8z;
  wire [31:0] celloutsig_0_9z;
  wire [21:0] celloutsig_1_0z;
  wire [7:0] celloutsig_1_10z;
  wire [4:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [10:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_11z = ~(celloutsig_0_3z & celloutsig_0_1z);
  assign celloutsig_0_5z = !(celloutsig_0_1z ? _00_ : celloutsig_0_0z);
  assign celloutsig_1_2z = !(celloutsig_1_0z[2] ? in_data[155] : celloutsig_1_0z[19]);
  assign celloutsig_0_12z = ~(_01_ | celloutsig_0_11z);
  assign celloutsig_0_24z = celloutsig_0_13z ^ celloutsig_0_18z;
  assign celloutsig_1_19z = ~(celloutsig_1_2z ^ celloutsig_1_1z[5]);
  assign celloutsig_1_5z = ~(celloutsig_1_1z[4] ^ in_data[164]);
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _02_ <= 14'h0000;
    else _02_ <= { in_data[149], celloutsig_1_11z, celloutsig_1_10z };
  reg [23:0] _12_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _12_ <= 24'h000000;
    else _12_ <= { in_data[92:89], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z };
  assign { _03_[23:8], _00_, _01_, _03_[5:0] } = _12_;
  assign celloutsig_1_10z = in_data[166:159] & { celloutsig_1_1z[10:5], celloutsig_1_8z, celloutsig_1_2z };
  assign celloutsig_0_9z = in_data[41:10] & { _03_[22:8], celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_7z };
  assign celloutsig_0_2z = in_data[94:89] & { in_data[61:58], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_8z = _03_[14:9] / { 1'h1, _03_[20:16] };
  assign celloutsig_0_19z = { celloutsig_0_2z[3:0], celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_11z } / { 1'h1, in_data[52:26], celloutsig_0_16z };
  assign celloutsig_1_16z = { celloutsig_1_6z[3:1], celloutsig_1_5z } == celloutsig_1_11z[3:0];
  assign celloutsig_0_14z = celloutsig_0_2z[2:0] == { _03_[0], celloutsig_0_12z, celloutsig_0_0z };
  assign celloutsig_0_13z = in_data[83:81] === { celloutsig_0_2z[5:4], celloutsig_0_6z };
  assign celloutsig_0_0z = in_data[7:0] > in_data[62:55];
  assign celloutsig_1_8z = { in_data[131:124], celloutsig_1_7z } > { in_data[125:118], celloutsig_1_4z };
  assign celloutsig_0_7z = ! { _00_, _01_, _03_[5], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_15z = ! { celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_0_16z = ! celloutsig_0_9z[29:26];
  assign celloutsig_1_7z = ! { celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_18z = { _02_[11:8], celloutsig_1_13z, celloutsig_1_8z, celloutsig_1_6z } || { celloutsig_1_7z, celloutsig_1_16z, celloutsig_1_10z };
  assign celloutsig_0_18z = { celloutsig_0_2z[0], celloutsig_0_11z, celloutsig_0_17z, celloutsig_0_13z, celloutsig_0_15z, celloutsig_0_6z } || { celloutsig_0_8z[1], celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_17z, celloutsig_0_14z };
  assign celloutsig_0_23z = { in_data[24:0], celloutsig_0_13z, celloutsig_0_11z } % { 1'h1, celloutsig_0_19z[11:1], celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_18z, celloutsig_0_18z, celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_14z };
  assign celloutsig_1_6z = { in_data[172:171], celloutsig_1_5z, celloutsig_1_2z } % { 1'h1, celloutsig_1_3z, celloutsig_1_4z, in_data[96] };
  assign celloutsig_1_0z = in_data[132:111] * in_data[140:119];
  assign celloutsig_0_6z = { _03_[22:8], _00_, _01_, celloutsig_0_5z } != { _03_[23:8], _00_, _01_ };
  assign celloutsig_1_3z = celloutsig_1_0z[10:7] != celloutsig_1_1z[7:4];
  assign celloutsig_1_1z = - celloutsig_1_0z[20:10];
  assign celloutsig_0_1z = | { in_data[41:26], celloutsig_0_0z };
  assign celloutsig_1_4z = | celloutsig_1_1z[5:3];
  assign celloutsig_0_17z = { celloutsig_0_9z[27:25], celloutsig_0_13z } >> { _03_[21], celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_1_11z = { celloutsig_1_10z[5:3], celloutsig_1_8z, celloutsig_1_5z } << celloutsig_1_10z[4:0];
  assign celloutsig_0_10z = ~((celloutsig_0_9z[24] & in_data[35]) | celloutsig_0_3z);
  assign celloutsig_1_13z = ~((celloutsig_1_2z & celloutsig_1_11z[4]) | (celloutsig_1_4z & celloutsig_1_1z[8]));
  assign celloutsig_0_3z = ~((celloutsig_0_2z[1] & in_data[44]) | (celloutsig_0_1z & celloutsig_0_1z));
  assign _03_[7:6] = { _00_, _01_ };
  assign { out_data[128], out_data[96], out_data[58:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_23z, celloutsig_0_24z };
endmodule
