-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity ViT_act_patch_embed_accumulate_16u_128u_8u_s is
port (
    m_axi_inout1_AWVALID : OUT STD_LOGIC;
    m_axi_inout1_AWREADY : IN STD_LOGIC;
    m_axi_inout1_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_inout1_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout1_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_inout1_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_inout1_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout1_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout1_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout1_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_inout1_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout1_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout1_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout1_WVALID : OUT STD_LOGIC;
    m_axi_inout1_WREADY : IN STD_LOGIC;
    m_axi_inout1_WDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
    m_axi_inout1_WSTRB : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_inout1_WLAST : OUT STD_LOGIC;
    m_axi_inout1_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout1_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout1_ARVALID : OUT STD_LOGIC;
    m_axi_inout1_ARREADY : IN STD_LOGIC;
    m_axi_inout1_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_inout1_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout1_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_inout1_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_inout1_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout1_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout1_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout1_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_inout1_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout1_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout1_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout1_RVALID : IN STD_LOGIC;
    m_axi_inout1_RREADY : OUT STD_LOGIC;
    m_axi_inout1_RDATA : IN STD_LOGIC_VECTOR (255 downto 0);
    m_axi_inout1_RLAST : IN STD_LOGIC;
    m_axi_inout1_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout1_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_inout1_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout1_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout1_BVALID : IN STD_LOGIC;
    m_axi_inout1_BREADY : OUT STD_LOGIC;
    m_axi_inout1_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout1_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout1_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    x : IN STD_LOGIC_VECTOR (63 downto 0);
    patches31_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    patches31_ce0 : OUT STD_LOGIC;
    patches31_d0 : OUT STD_LOGIC_VECTOR (511 downto 0);
    patches31_q0 : IN STD_LOGIC_VECTOR (511 downto 0);
    patches31_we0 : OUT STD_LOGIC;
    patches31_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    patches31_ce1 : OUT STD_LOGIC;
    patches31_d1 : OUT STD_LOGIC_VECTOR (511 downto 0);
    patches31_q1 : IN STD_LOGIC_VECTOR (511 downto 0);
    patches31_we1 : OUT STD_LOGIC;
    y_block : IN STD_LOGIC_VECTOR (2 downto 0);
    patch_embed_bias_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    patch_embed_bias_ce0 : OUT STD_LOGIC;
    patch_embed_bias_d0 : OUT STD_LOGIC_VECTOR (127 downto 0);
    patch_embed_bias_q0 : IN STD_LOGIC_VECTOR (127 downto 0);
    patch_embed_bias_we0 : OUT STD_LOGIC;
    patch_embed_bias_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    patch_embed_bias_ce1 : OUT STD_LOGIC;
    patch_embed_bias_d1 : OUT STD_LOGIC_VECTOR (127 downto 0);
    patch_embed_bias_q1 : IN STD_LOGIC_VECTOR (127 downto 0);
    patch_embed_bias_we1 : OUT STD_LOGIC;
    patch_embed_weights_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    patch_embed_weights_ce0 : OUT STD_LOGIC;
    patch_embed_weights_d0 : OUT STD_LOGIC_VECTOR (2047 downto 0);
    patch_embed_weights_q0 : IN STD_LOGIC_VECTOR (2047 downto 0);
    patch_embed_weights_we0 : OUT STD_LOGIC;
    patch_embed_weights_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    patch_embed_weights_ce1 : OUT STD_LOGIC;
    patch_embed_weights_d1 : OUT STD_LOGIC_VECTOR (2047 downto 0);
    patch_embed_weights_q1 : IN STD_LOGIC_VECTOR (2047 downto 0);
    patch_embed_weights_we1 : OUT STD_LOGIC;
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    y_block_ap_vld : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    x_ap_vld : IN STD_LOGIC;
    patches31_full_n : IN STD_LOGIC;
    patches31_write : OUT STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC );
end;


architecture behav of ViT_act_patch_embed_accumulate_16u_128u_8u_s is 
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv128_lc_1 : STD_LOGIC_VECTOR (127 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv2048_lc_1 : STD_LOGIC_VECTOR (2047 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv256_lc_1 : STD_LOGIC_VECTOR (255 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;

attribute shreg_extract : string;
    signal patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8_U0_ap_start : STD_LOGIC;
    signal patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8_U0_ap_done : STD_LOGIC;
    signal patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8_U0_ap_continue : STD_LOGIC;
    signal patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8_U0_ap_idle : STD_LOGIC;
    signal patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8_U0_ap_ready : STD_LOGIC;
    signal patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8_U0_ap_return : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_full_n : STD_LOGIC;
    signal patch_embed_accumulate_read_16u_128u_8u_U0_ap_start : STD_LOGIC;
    signal patch_embed_accumulate_read_16u_128u_8u_U0_ap_done : STD_LOGIC;
    signal patch_embed_accumulate_read_16u_128u_8u_U0_ap_continue : STD_LOGIC;
    signal patch_embed_accumulate_read_16u_128u_8u_U0_ap_idle : STD_LOGIC;
    signal patch_embed_accumulate_read_16u_128u_8u_U0_ap_ready : STD_LOGIC;
    signal patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_AWVALID : STD_LOGIC;
    signal patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_WVALID : STD_LOGIC;
    signal patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_WDATA : STD_LOGIC_VECTOR (255 downto 0);
    signal patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_WSTRB : STD_LOGIC_VECTOR (31 downto 0);
    signal patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_WLAST : STD_LOGIC;
    signal patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_ARVALID : STD_LOGIC;
    signal patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_RREADY : STD_LOGIC;
    signal patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_BREADY : STD_LOGIC;
    signal patch_embed_accumulate_read_16u_128u_8u_U0_image_stream_din : STD_LOGIC_VECTOR (255 downto 0);
    signal patch_embed_accumulate_read_16u_128u_8u_U0_image_stream_write : STD_LOGIC;
    signal patch_embed_accumulate_compute_16u_128u_8u_U0_ap_start : STD_LOGIC;
    signal patch_embed_accumulate_compute_16u_128u_8u_U0_ap_done : STD_LOGIC;
    signal patch_embed_accumulate_compute_16u_128u_8u_U0_ap_continue : STD_LOGIC;
    signal patch_embed_accumulate_compute_16u_128u_8u_U0_ap_idle : STD_LOGIC;
    signal patch_embed_accumulate_compute_16u_128u_8u_U0_ap_ready : STD_LOGIC;
    signal patch_embed_accumulate_compute_16u_128u_8u_U0_image_stream_read : STD_LOGIC;
    signal patch_embed_accumulate_compute_16u_128u_8u_U0_patches_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal patch_embed_accumulate_compute_16u_128u_8u_U0_patches_ce0 : STD_LOGIC;
    signal patch_embed_accumulate_compute_16u_128u_8u_U0_patches_we0 : STD_LOGIC;
    signal patch_embed_accumulate_compute_16u_128u_8u_U0_patches_d0 : STD_LOGIC_VECTOR (511 downto 0);
    signal patch_embed_accumulate_compute_16u_128u_8u_U0_patches_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal patch_embed_accumulate_compute_16u_128u_8u_U0_patches_ce1 : STD_LOGIC;
    signal patch_embed_accumulate_compute_16u_128u_8u_U0_patches_we1 : STD_LOGIC;
    signal patch_embed_accumulate_compute_16u_128u_8u_U0_patches_d1 : STD_LOGIC_VECTOR (511 downto 0);
    signal patch_embed_accumulate_compute_16u_128u_8u_U0_patch_embed_bias_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal patch_embed_accumulate_compute_16u_128u_8u_U0_patch_embed_bias_ce0 : STD_LOGIC;
    signal patch_embed_accumulate_compute_16u_128u_8u_U0_patch_embed_weights_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal patch_embed_accumulate_compute_16u_128u_8u_U0_patch_embed_weights_ce0 : STD_LOGIC;
    signal patch_embed_accumulate_compute_16u_128u_8u_U0_patches_write : STD_LOGIC;
    signal tmp_dout : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_empty_n : STD_LOGIC;
    signal image_stream_i_full_n : STD_LOGIC;
    signal image_stream_i_dout : STD_LOGIC_VECTOR (255 downto 0);
    signal image_stream_i_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal image_stream_i_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal image_stream_i_empty_n : STD_LOGIC;
    signal ap_sync_ready : STD_LOGIC;
    signal ap_sync_reg_patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8_U0_ap_ready : STD_LOGIC;
    signal ap_sync_reg_patch_embed_accumulate_read_16u_128u_8u_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_patch_embed_accumulate_read_16u_128u_8u_U0_ap_ready : STD_LOGIC;
    signal ap_sync_reg_patch_embed_accumulate_compute_16u_128u_8u_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_patch_embed_accumulate_compute_16u_128u_8u_U0_ap_ready : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component ViT_act_patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        y_block : IN STD_LOGIC_VECTOR (2 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (6 downto 0) );
    end component;


    component ViT_act_patch_embed_accumulate_read_16u_128u_8u_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_inout1_AWVALID : OUT STD_LOGIC;
        m_axi_inout1_AWREADY : IN STD_LOGIC;
        m_axi_inout1_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_inout1_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_inout1_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout1_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout1_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout1_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout1_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout1_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout1_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout1_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_WVALID : OUT STD_LOGIC;
        m_axi_inout1_WREADY : IN STD_LOGIC;
        m_axi_inout1_WDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
        m_axi_inout1_WSTRB : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_inout1_WLAST : OUT STD_LOGIC;
        m_axi_inout1_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_ARVALID : OUT STD_LOGIC;
        m_axi_inout1_ARREADY : IN STD_LOGIC;
        m_axi_inout1_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_inout1_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_inout1_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout1_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout1_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout1_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout1_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout1_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout1_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout1_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_RVALID : IN STD_LOGIC;
        m_axi_inout1_RREADY : OUT STD_LOGIC;
        m_axi_inout1_RDATA : IN STD_LOGIC_VECTOR (255 downto 0);
        m_axi_inout1_RLAST : IN STD_LOGIC;
        m_axi_inout1_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_inout1_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout1_BVALID : IN STD_LOGIC;
        m_axi_inout1_BREADY : OUT STD_LOGIC;
        m_axi_inout1_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout1_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        image_r : IN STD_LOGIC_VECTOR (63 downto 0);
        image_stream_din : OUT STD_LOGIC_VECTOR (255 downto 0);
        image_stream_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        image_stream_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        image_stream_full_n : IN STD_LOGIC;
        image_stream_write : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (6 downto 0) );
    end component;


    component ViT_act_patch_embed_accumulate_compute_16u_128u_8u_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        image_stream_dout : IN STD_LOGIC_VECTOR (255 downto 0);
        image_stream_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        image_stream_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        image_stream_empty_n : IN STD_LOGIC;
        image_stream_read : OUT STD_LOGIC;
        patches_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        patches_ce0 : OUT STD_LOGIC;
        patches_we0 : OUT STD_LOGIC;
        patches_d0 : OUT STD_LOGIC_VECTOR (511 downto 0);
        patches_q0 : IN STD_LOGIC_VECTOR (511 downto 0);
        patches_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        patches_ce1 : OUT STD_LOGIC;
        patches_we1 : OUT STD_LOGIC;
        patches_d1 : OUT STD_LOGIC_VECTOR (511 downto 0);
        patch_embed_bias_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        patch_embed_bias_ce0 : OUT STD_LOGIC;
        patch_embed_bias_q0 : IN STD_LOGIC_VECTOR (127 downto 0);
        patch_embed_weights_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        patch_embed_weights_ce0 : OUT STD_LOGIC;
        patch_embed_weights_q0 : IN STD_LOGIC_VECTOR (2047 downto 0) );
    end component;


    component ViT_act_fifo_w7_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (6 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (6 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component ViT_act_fifo_w256_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (255 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (255 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8_U0 : component ViT_act_patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8_U0_ap_start,
        ap_done => patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8_U0_ap_done,
        ap_continue => patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8_U0_ap_continue,
        ap_idle => patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8_U0_ap_idle,
        ap_ready => patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8_U0_ap_ready,
        y_block => y_block,
        ap_return => patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8_U0_ap_return);

    patch_embed_accumulate_read_16u_128u_8u_U0 : component ViT_act_patch_embed_accumulate_read_16u_128u_8u_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => patch_embed_accumulate_read_16u_128u_8u_U0_ap_start,
        ap_done => patch_embed_accumulate_read_16u_128u_8u_U0_ap_done,
        ap_continue => patch_embed_accumulate_read_16u_128u_8u_U0_ap_continue,
        ap_idle => patch_embed_accumulate_read_16u_128u_8u_U0_ap_idle,
        ap_ready => patch_embed_accumulate_read_16u_128u_8u_U0_ap_ready,
        m_axi_inout1_AWVALID => patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_AWVALID,
        m_axi_inout1_AWREADY => ap_const_logic_0,
        m_axi_inout1_AWADDR => patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_AWADDR,
        m_axi_inout1_AWID => patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_AWID,
        m_axi_inout1_AWLEN => patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_AWLEN,
        m_axi_inout1_AWSIZE => patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_AWSIZE,
        m_axi_inout1_AWBURST => patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_AWBURST,
        m_axi_inout1_AWLOCK => patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_AWLOCK,
        m_axi_inout1_AWCACHE => patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_AWCACHE,
        m_axi_inout1_AWPROT => patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_AWPROT,
        m_axi_inout1_AWQOS => patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_AWQOS,
        m_axi_inout1_AWREGION => patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_AWREGION,
        m_axi_inout1_AWUSER => patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_AWUSER,
        m_axi_inout1_WVALID => patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_WVALID,
        m_axi_inout1_WREADY => ap_const_logic_0,
        m_axi_inout1_WDATA => patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_WDATA,
        m_axi_inout1_WSTRB => patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_WSTRB,
        m_axi_inout1_WLAST => patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_WLAST,
        m_axi_inout1_WID => patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_WID,
        m_axi_inout1_WUSER => patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_WUSER,
        m_axi_inout1_ARVALID => patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_ARVALID,
        m_axi_inout1_ARREADY => m_axi_inout1_ARREADY,
        m_axi_inout1_ARADDR => patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_ARADDR,
        m_axi_inout1_ARID => patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_ARID,
        m_axi_inout1_ARLEN => patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_ARLEN,
        m_axi_inout1_ARSIZE => patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_ARSIZE,
        m_axi_inout1_ARBURST => patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_ARBURST,
        m_axi_inout1_ARLOCK => patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_ARLOCK,
        m_axi_inout1_ARCACHE => patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_ARCACHE,
        m_axi_inout1_ARPROT => patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_ARPROT,
        m_axi_inout1_ARQOS => patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_ARQOS,
        m_axi_inout1_ARREGION => patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_ARREGION,
        m_axi_inout1_ARUSER => patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_ARUSER,
        m_axi_inout1_RVALID => m_axi_inout1_RVALID,
        m_axi_inout1_RREADY => patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_RREADY,
        m_axi_inout1_RDATA => m_axi_inout1_RDATA,
        m_axi_inout1_RLAST => m_axi_inout1_RLAST,
        m_axi_inout1_RID => m_axi_inout1_RID,
        m_axi_inout1_RFIFONUM => m_axi_inout1_RFIFONUM,
        m_axi_inout1_RUSER => m_axi_inout1_RUSER,
        m_axi_inout1_RRESP => m_axi_inout1_RRESP,
        m_axi_inout1_BVALID => ap_const_logic_0,
        m_axi_inout1_BREADY => patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_BREADY,
        m_axi_inout1_BRESP => ap_const_lv2_0,
        m_axi_inout1_BID => ap_const_lv1_0,
        m_axi_inout1_BUSER => ap_const_lv1_0,
        image_r => x,
        image_stream_din => patch_embed_accumulate_read_16u_128u_8u_U0_image_stream_din,
        image_stream_num_data_valid => image_stream_i_num_data_valid,
        image_stream_fifo_cap => image_stream_i_fifo_cap,
        image_stream_full_n => image_stream_i_full_n,
        image_stream_write => patch_embed_accumulate_read_16u_128u_8u_U0_image_stream_write,
        p_read => tmp_dout);

    patch_embed_accumulate_compute_16u_128u_8u_U0 : component ViT_act_patch_embed_accumulate_compute_16u_128u_8u_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => patch_embed_accumulate_compute_16u_128u_8u_U0_ap_start,
        ap_done => patch_embed_accumulate_compute_16u_128u_8u_U0_ap_done,
        ap_continue => patch_embed_accumulate_compute_16u_128u_8u_U0_ap_continue,
        ap_idle => patch_embed_accumulate_compute_16u_128u_8u_U0_ap_idle,
        ap_ready => patch_embed_accumulate_compute_16u_128u_8u_U0_ap_ready,
        image_stream_dout => image_stream_i_dout,
        image_stream_num_data_valid => image_stream_i_num_data_valid,
        image_stream_fifo_cap => image_stream_i_fifo_cap,
        image_stream_empty_n => image_stream_i_empty_n,
        image_stream_read => patch_embed_accumulate_compute_16u_128u_8u_U0_image_stream_read,
        patches_address0 => patch_embed_accumulate_compute_16u_128u_8u_U0_patches_address0,
        patches_ce0 => patch_embed_accumulate_compute_16u_128u_8u_U0_patches_ce0,
        patches_we0 => patch_embed_accumulate_compute_16u_128u_8u_U0_patches_we0,
        patches_d0 => patch_embed_accumulate_compute_16u_128u_8u_U0_patches_d0,
        patches_q0 => patches31_q0,
        patches_address1 => patch_embed_accumulate_compute_16u_128u_8u_U0_patches_address1,
        patches_ce1 => patch_embed_accumulate_compute_16u_128u_8u_U0_patches_ce1,
        patches_we1 => patch_embed_accumulate_compute_16u_128u_8u_U0_patches_we1,
        patches_d1 => patch_embed_accumulate_compute_16u_128u_8u_U0_patches_d1,
        patch_embed_bias_address0 => patch_embed_accumulate_compute_16u_128u_8u_U0_patch_embed_bias_address0,
        patch_embed_bias_ce0 => patch_embed_accumulate_compute_16u_128u_8u_U0_patch_embed_bias_ce0,
        patch_embed_bias_q0 => patch_embed_bias_q0,
        patch_embed_weights_address0 => patch_embed_accumulate_compute_16u_128u_8u_U0_patch_embed_weights_address0,
        patch_embed_weights_ce0 => patch_embed_accumulate_compute_16u_128u_8u_U0_patch_embed_weights_ce0,
        patch_embed_weights_q0 => patch_embed_weights_q0);

    tmp_U : component ViT_act_fifo_w7_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8_U0_ap_return,
        if_full_n => tmp_full_n,
        if_write => patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8_U0_ap_done,
        if_dout => tmp_dout,
        if_num_data_valid => tmp_num_data_valid,
        if_fifo_cap => tmp_fifo_cap,
        if_empty_n => tmp_empty_n,
        if_read => patch_embed_accumulate_read_16u_128u_8u_U0_ap_ready);

    image_stream_i_U : component ViT_act_fifo_w256_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => patch_embed_accumulate_read_16u_128u_8u_U0_image_stream_din,
        if_full_n => image_stream_i_full_n,
        if_write => patch_embed_accumulate_read_16u_128u_8u_U0_image_stream_write,
        if_dout => image_stream_i_dout,
        if_num_data_valid => image_stream_i_num_data_valid,
        if_fifo_cap => image_stream_i_fifo_cap,
        if_empty_n => image_stream_i_empty_n,
        if_read => patch_embed_accumulate_compute_16u_128u_8u_U0_image_stream_read);





    ap_sync_reg_patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8_U0_ap_ready <= ap_sync_patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_patch_embed_accumulate_compute_16u_128u_8u_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_patch_embed_accumulate_compute_16u_128u_8u_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_patch_embed_accumulate_compute_16u_128u_8u_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_patch_embed_accumulate_compute_16u_128u_8u_U0_ap_ready <= ap_sync_patch_embed_accumulate_compute_16u_128u_8u_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_patch_embed_accumulate_read_16u_128u_8u_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_patch_embed_accumulate_read_16u_128u_8u_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_patch_embed_accumulate_read_16u_128u_8u_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_patch_embed_accumulate_read_16u_128u_8u_U0_ap_ready <= ap_sync_patch_embed_accumulate_read_16u_128u_8u_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;

    ap_done <= patch_embed_accumulate_compute_16u_128u_8u_U0_ap_done;
    ap_idle <= (patch_embed_accumulate_read_16u_128u_8u_U0_ap_idle and patch_embed_accumulate_compute_16u_128u_8u_U0_ap_idle and patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8_U0_ap_idle and (tmp_empty_n xor ap_const_logic_1));
    ap_ready <= ap_sync_ready;
    ap_sync_patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8_U0_ap_ready <= (patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8_U0_ap_ready or ap_sync_reg_patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8_U0_ap_ready);
    ap_sync_patch_embed_accumulate_compute_16u_128u_8u_U0_ap_ready <= (patch_embed_accumulate_compute_16u_128u_8u_U0_ap_ready or ap_sync_reg_patch_embed_accumulate_compute_16u_128u_8u_U0_ap_ready);
    ap_sync_patch_embed_accumulate_read_16u_128u_8u_U0_ap_ready <= (patch_embed_accumulate_read_16u_128u_8u_U0_ap_ready or ap_sync_reg_patch_embed_accumulate_read_16u_128u_8u_U0_ap_ready);
    ap_sync_ready <= (ap_sync_patch_embed_accumulate_read_16u_128u_8u_U0_ap_ready and ap_sync_patch_embed_accumulate_compute_16u_128u_8u_U0_ap_ready and ap_sync_patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8_U0_ap_ready);
    m_axi_inout1_ARADDR <= patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_ARADDR;
    m_axi_inout1_ARBURST <= patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_ARBURST;
    m_axi_inout1_ARCACHE <= patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_ARCACHE;
    m_axi_inout1_ARID <= patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_ARID;
    m_axi_inout1_ARLEN <= patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_ARLEN;
    m_axi_inout1_ARLOCK <= patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_ARLOCK;
    m_axi_inout1_ARPROT <= patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_ARPROT;
    m_axi_inout1_ARQOS <= patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_ARQOS;
    m_axi_inout1_ARREGION <= patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_ARREGION;
    m_axi_inout1_ARSIZE <= patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_ARSIZE;
    m_axi_inout1_ARUSER <= patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_ARUSER;
    m_axi_inout1_ARVALID <= patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_ARVALID;
    m_axi_inout1_AWADDR <= ap_const_lv64_0;
    m_axi_inout1_AWBURST <= ap_const_lv2_0;
    m_axi_inout1_AWCACHE <= ap_const_lv4_0;
    m_axi_inout1_AWID <= ap_const_lv1_0;
    m_axi_inout1_AWLEN <= ap_const_lv32_0;
    m_axi_inout1_AWLOCK <= ap_const_lv2_0;
    m_axi_inout1_AWPROT <= ap_const_lv3_0;
    m_axi_inout1_AWQOS <= ap_const_lv4_0;
    m_axi_inout1_AWREGION <= ap_const_lv4_0;
    m_axi_inout1_AWSIZE <= ap_const_lv3_0;
    m_axi_inout1_AWUSER <= ap_const_lv1_0;
    m_axi_inout1_AWVALID <= ap_const_logic_0;
    m_axi_inout1_BREADY <= ap_const_logic_0;
    m_axi_inout1_RREADY <= patch_embed_accumulate_read_16u_128u_8u_U0_m_axi_inout1_RREADY;
    m_axi_inout1_WDATA <= ap_const_lv256_lc_1;
    m_axi_inout1_WID <= ap_const_lv1_0;
    m_axi_inout1_WLAST <= ap_const_logic_0;
    m_axi_inout1_WSTRB <= ap_const_lv32_0;
    m_axi_inout1_WUSER <= ap_const_lv1_0;
    m_axi_inout1_WVALID <= ap_const_logic_0;
    patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8_U0_ap_continue <= tmp_full_n;
    patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8_U0_ap_start <= ((ap_sync_reg_patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8_U0_ap_ready xor ap_const_logic_1) and ap_start);
    patch_embed_accumulate_compute_16u_128u_8u_U0_ap_continue <= ap_continue;
    patch_embed_accumulate_compute_16u_128u_8u_U0_ap_start <= ((ap_sync_reg_patch_embed_accumulate_compute_16u_128u_8u_U0_ap_ready xor ap_const_logic_1) and ap_start);
    patch_embed_accumulate_compute_16u_128u_8u_U0_patches_write <= ap_const_logic_0;
    patch_embed_accumulate_read_16u_128u_8u_U0_ap_continue <= ap_const_logic_1;
    patch_embed_accumulate_read_16u_128u_8u_U0_ap_start <= (tmp_empty_n and (ap_sync_reg_patch_embed_accumulate_read_16u_128u_8u_U0_ap_ready xor ap_const_logic_1) and ap_start);
    patch_embed_bias_address0 <= patch_embed_accumulate_compute_16u_128u_8u_U0_patch_embed_bias_address0;
    patch_embed_bias_address1 <= ap_const_lv5_0;
    patch_embed_bias_ce0 <= patch_embed_accumulate_compute_16u_128u_8u_U0_patch_embed_bias_ce0;
    patch_embed_bias_ce1 <= ap_const_logic_0;
    patch_embed_bias_d0 <= ap_const_lv128_lc_1;
    patch_embed_bias_d1 <= ap_const_lv128_lc_1;
    patch_embed_bias_we0 <= ap_const_logic_0;
    patch_embed_bias_we1 <= ap_const_logic_0;
    patch_embed_weights_address0 <= patch_embed_accumulate_compute_16u_128u_8u_U0_patch_embed_weights_address0;
    patch_embed_weights_address1 <= ap_const_lv11_0;
    patch_embed_weights_ce0 <= patch_embed_accumulate_compute_16u_128u_8u_U0_patch_embed_weights_ce0;
    patch_embed_weights_ce1 <= ap_const_logic_0;
    patch_embed_weights_d0 <= ap_const_lv2048_lc_1;
    patch_embed_weights_d1 <= ap_const_lv2048_lc_1;
    patch_embed_weights_we0 <= ap_const_logic_0;
    patch_embed_weights_we1 <= ap_const_logic_0;
    patches31_address0 <= patch_embed_accumulate_compute_16u_128u_8u_U0_patches_address0;
    patches31_address1 <= patch_embed_accumulate_compute_16u_128u_8u_U0_patches_address1;
    patches31_ce0 <= patch_embed_accumulate_compute_16u_128u_8u_U0_patches_ce0;
    patches31_ce1 <= patch_embed_accumulate_compute_16u_128u_8u_U0_patches_ce1;
    patches31_d0 <= patch_embed_accumulate_compute_16u_128u_8u_U0_patches_d0;
    patches31_d1 <= patch_embed_accumulate_compute_16u_128u_8u_U0_patches_d1;
    patches31_we0 <= patch_embed_accumulate_compute_16u_128u_8u_U0_patches_we0;
    patches31_we1 <= patch_embed_accumulate_compute_16u_128u_8u_U0_patches_we1;
    patches31_write <= patch_embed_accumulate_compute_16u_128u_8u_U0_patches_write;
end behav;
