<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p366" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_366{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_366{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_366{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_366{left:189px;bottom:979px;letter-spacing:-0.13px;}
#t5_366{left:534px;bottom:979px;letter-spacing:-0.14px;}
#t6_366{left:534px;bottom:958px;letter-spacing:-0.12px;}
#t7_366{left:534px;bottom:941px;letter-spacing:-0.11px;}
#t8_366{left:534px;bottom:924px;letter-spacing:-0.12px;}
#t9_366{left:534px;bottom:903px;letter-spacing:-0.11px;}
#ta_366{left:81px;bottom:878px;letter-spacing:-0.16px;}
#tb_366{left:142px;bottom:878px;letter-spacing:-0.18px;}
#tc_366{left:189px;bottom:878px;letter-spacing:-0.15px;}
#td_366{left:534px;bottom:878px;letter-spacing:-0.14px;word-spacing:0.01px;}
#te_366{left:189px;bottom:854px;letter-spacing:-0.15px;}
#tf_366{left:447px;bottom:854px;letter-spacing:-0.17px;}
#tg_366{left:534px;bottom:854px;letter-spacing:-0.16px;}
#th_366{left:534px;bottom:833px;letter-spacing:-0.12px;}
#ti_366{left:189px;bottom:808px;letter-spacing:-0.15px;}
#tj_366{left:447px;bottom:808px;letter-spacing:-0.14px;}
#tk_366{left:534px;bottom:808px;letter-spacing:-0.15px;}
#tl_366{left:534px;bottom:787px;letter-spacing:-0.11px;word-spacing:-0.73px;}
#tm_366{left:534px;bottom:770px;letter-spacing:-0.13px;}
#tn_366{left:189px;bottom:745px;letter-spacing:-0.15px;}
#to_366{left:534px;bottom:745px;letter-spacing:-0.11px;}
#tp_366{left:189px;bottom:721px;letter-spacing:-0.15px;}
#tq_366{left:447px;bottom:721px;letter-spacing:-0.13px;}
#tr_366{left:534px;bottom:721px;letter-spacing:-0.16px;}
#ts_366{left:534px;bottom:700px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tt_366{left:534px;bottom:678px;letter-spacing:-0.11px;}
#tu_366{left:534px;bottom:661px;letter-spacing:-0.1px;}
#tv_366{left:534px;bottom:640px;letter-spacing:-0.11px;}
#tw_366{left:534px;bottom:623px;letter-spacing:-0.11px;}
#tx_366{left:534px;bottom:602px;letter-spacing:-0.12px;}
#ty_366{left:534px;bottom:585px;letter-spacing:-0.12px;word-spacing:-0.38px;}
#tz_366{left:534px;bottom:568px;letter-spacing:-0.1px;}
#t10_366{left:534px;bottom:547px;letter-spacing:-0.11px;word-spacing:-0.58px;}
#t11_366{left:534px;bottom:530px;letter-spacing:-0.13px;}
#t12_366{left:534px;bottom:513px;letter-spacing:-0.15px;}
#t13_366{left:534px;bottom:492px;letter-spacing:-0.11px;}
#t14_366{left:534px;bottom:475px;letter-spacing:-0.13px;}
#t15_366{left:534px;bottom:454px;letter-spacing:-0.11px;word-spacing:-0.59px;}
#t16_366{left:534px;bottom:437px;letter-spacing:-0.12px;}
#t17_366{left:534px;bottom:415px;letter-spacing:-0.12px;}
#t18_366{left:534px;bottom:399px;letter-spacing:-0.1px;}
#t19_366{left:534px;bottom:382px;letter-spacing:-0.12px;}
#t1a_366{left:534px;bottom:360px;letter-spacing:-0.11px;}
#t1b_366{left:534px;bottom:344px;letter-spacing:-0.11px;}
#t1c_366{left:534px;bottom:327px;letter-spacing:-0.12px;}
#t1d_366{left:189px;bottom:302px;letter-spacing:-0.15px;}
#t1e_366{left:534px;bottom:302px;letter-spacing:-0.11px;}
#t1f_366{left:189px;bottom:278px;letter-spacing:-0.17px;}
#t1g_366{left:447px;bottom:278px;letter-spacing:-0.15px;}
#t1h_366{left:534px;bottom:278px;letter-spacing:-0.15px;}
#t1i_366{left:534px;bottom:257px;letter-spacing:-0.12px;}
#t1j_366{left:189px;bottom:232px;letter-spacing:-0.17px;}
#t1k_366{left:447px;bottom:232px;letter-spacing:-0.14px;}
#t1l_366{left:534px;bottom:232px;letter-spacing:-0.15px;}
#t1m_366{left:534px;bottom:211px;letter-spacing:-0.11px;word-spacing:-0.12px;}
#t1n_366{left:81px;bottom:186px;letter-spacing:-0.16px;}
#t1o_366{left:142px;bottom:186px;letter-spacing:-0.18px;}
#t1p_366{left:189px;bottom:186px;letter-spacing:-0.15px;}
#t1q_366{left:447px;bottom:186px;letter-spacing:-0.14px;}
#t1r_366{left:534px;bottom:186px;letter-spacing:-0.13px;}
#t1s_366{left:189px;bottom:162px;letter-spacing:-0.14px;}
#t1t_366{left:534px;bottom:162px;letter-spacing:-0.11px;word-spacing:-0.35px;}
#t1u_366{left:534px;bottom:145px;letter-spacing:-0.11px;}
#t1v_366{left:189px;bottom:121px;letter-spacing:-0.15px;}
#t1w_366{left:534px;bottom:121px;letter-spacing:-0.11px;}
#t1x_366{left:113px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1y_366{left:199px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t1z_366{left:221px;bottom:1068px;letter-spacing:0.13px;word-spacing:0.01px;}
#t20_366{left:100px;bottom:1045px;letter-spacing:-0.12px;}
#t21_366{left:101px;bottom:1028px;letter-spacing:-0.12px;}
#t22_366{left:231px;bottom:1028px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t23_366{left:466px;bottom:1028px;letter-spacing:-0.13px;}
#t24_366{left:644px;bottom:1028px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t25_366{left:87px;bottom:1004px;letter-spacing:-0.18px;}
#t26_366{left:143px;bottom:1004px;letter-spacing:-0.14px;}

.s1_366{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_366{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_366{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_366{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_366{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts366" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg366Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg366" style="-webkit-user-select: none;"><object width="935" height="1210" data="366/366.svg" type="image/svg+xml" id="pdf366" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_366" class="t s1_366">2-350 </span><span id="t2_366" class="t s1_366">Vol. 4 </span>
<span id="t3_366" class="t s2_366">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_366" class="t s3_366">63 </span><span id="t5_366" class="t s3_366">SIGNAL_MCE </span>
<span id="t6_366" class="t s3_366">If 1, then on scan-error log MC in MC4_STATUS and </span>
<span id="t7_366" class="t s3_366">signal MCE if machine check signaling enabled in </span>
<span id="t8_366" class="t s3_366">MC4_CTL[0]. </span>
<span id="t9_366" class="t s3_366">If 0, then no logging/no signaling. </span>
<span id="ta_366" class="t s3_366">2C7H </span><span id="tb_366" class="t s3_366">711 </span><span id="tc_366" class="t s3_366">MSR_SCAN_STATUS </span><span id="td_366" class="t s3_366">SCAN_STATUS (R/O) </span>
<span id="te_366" class="t s3_366">7:0 </span><span id="tf_366" class="t s3_366">Core </span><span id="tg_366" class="t s3_366">CHUNK_NUM </span>
<span id="th_366" class="t s3_366">SCAN Chunk that was reached. </span>
<span id="ti_366" class="t s3_366">15:8 </span><span id="tj_366" class="t s3_366">Core </span><span id="tk_366" class="t s3_366">CHUNK_STOP_INDEX </span>
<span id="tl_366" class="t s3_366">Indicates what chunk index to stop at (inclusive). Maps </span>
<span id="tm_366" class="t s3_366">to same field in WRMSR(ACTIVATE_SCAN). </span>
<span id="tn_366" class="t s3_366">31:16 </span><span id="to_366" class="t s3_366">Reserved: return all zeros. </span>
<span id="tp_366" class="t s3_366">39:32 </span><span id="tq_366" class="t s3_366">Thread </span><span id="tr_366" class="t s3_366">ERROR_CODE </span>
<span id="ts_366" class="t s3_366">0x0: No error. </span>
<span id="tt_366" class="t s3_366">0x1: SCAN operation did not start. Other thread did </span>
<span id="tu_366" class="t s3_366">not join in time. </span>
<span id="tv_366" class="t s3_366">0x2: SCAN operation did not start. Interrupt occurred </span>
<span id="tw_366" class="t s3_366">prior to threads rendezvous. </span>
<span id="tx_366" class="t s3_366">0x3: SCAN operation did not start. Power </span>
<span id="ty_366" class="t s3_366">Management conditions are inadequate to run Intel In- </span>
<span id="tz_366" class="t s3_366">field Scan. </span>
<span id="t10_366" class="t s3_366">0x4: SCAN operation did not start. Non-valid chunks in </span>
<span id="t11_366" class="t s3_366">the range CHUNK_STOP_INDEX : </span>
<span id="t12_366" class="t s3_366">CHUNK_START_INDEX. </span>
<span id="t13_366" class="t s3_366">0x5: SCAN operation did not start. Mismatch in </span>
<span id="t14_366" class="t s3_366">arguments between threads T0/T1. </span>
<span id="t15_366" class="t s3_366">0x6: SCAN operation did not start. Core not capable of </span>
<span id="t16_366" class="t s3_366">performing SCAN currently. </span>
<span id="t17_366" class="t s3_366">0x8: SCAN operation did not start. Exceeded number </span>
<span id="t18_366" class="t s3_366">of Logical Processors (LP) allowed to run Intel In-field </span>
<span id="t19_366" class="t s3_366">Scan concurrently. MAX_CORE_LIMIT exceeded. </span>
<span id="t1a_366" class="t s3_366">0x9: Interrupt occurred. Scan operation aborted </span>
<span id="t1b_366" class="t s3_366">prematurely, not all chunks requested have been </span>
<span id="t1c_366" class="t s3_366">executed. </span>
<span id="t1d_366" class="t s3_366">61:40 </span><span id="t1e_366" class="t s3_366">Reserved: return all zeros. </span>
<span id="t1f_366" class="t s3_366">62 </span><span id="t1g_366" class="t s3_366">Core </span><span id="t1h_366" class="t s3_366">SCAN_CONTROL_ERROR </span>
<span id="t1i_366" class="t s3_366">Scan-System-Controller malfunction. </span>
<span id="t1j_366" class="t s3_366">63 </span><span id="t1k_366" class="t s3_366">Core </span><span id="t1l_366" class="t s3_366">SCAN_SIGNATURE_ERROR </span>
<span id="t1m_366" class="t s3_366">Core failed SCAN-SIGNATURE checking for this chunk. </span>
<span id="t1n_366" class="t s3_366">2C8H </span><span id="t1o_366" class="t s3_366">712 </span><span id="t1p_366" class="t s3_366">MSR_SCAN_MODULE_ID </span><span id="t1q_366" class="t s3_366">Module </span><span id="t1r_366" class="t s3_366">SCAN_MODULE_ID (R/O) </span>
<span id="t1s_366" class="t s3_366">31:0 </span><span id="t1t_366" class="t s3_366">RevID of the currently installed scan test image. Maps </span>
<span id="t1u_366" class="t s3_366">to Revision field in external header (offset 4). </span>
<span id="t1v_366" class="t s3_366">63:32 </span><span id="t1w_366" class="t s3_366">Reserved: return all zeros. </span>
<span id="t1x_366" class="t s4_366">Table 2-52. </span><span id="t1y_366" class="t s4_366">Additional MSRs Supported by the 4th Generation Intel® Xeon® Scalable Processor Family </span>
<span id="t1z_366" class="t s4_366">with a CPUID Signature DisplayFamily_DisplayModel Value of 06_8FH </span>
<span id="t20_366" class="t s5_366">Register </span>
<span id="t21_366" class="t s5_366">Address </span><span id="t22_366" class="t s5_366">Register Name / Bit Fields </span><span id="t23_366" class="t s5_366">Scope </span><span id="t24_366" class="t s5_366">Bit Description </span>
<span id="t25_366" class="t s5_366">Hex </span><span id="t26_366" class="t s5_366">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
