TraceInfo({"top.clock":Clock,"top.input":Empty,"top.outputs":Empty,"top.prev_value.dff.input":Bits(32),"top.prev_value.dff.output":Bits(32),"top.reg.address.constant.value":Bits(32),"top.reg.data.dff.input":Bits(32),"top.reg.data.dff.output":Bits(32),"top.reg.input":Struct((name:"rhdl_fpga::axi4lite::register::single::In",fields:[(name:"read_axi",ty:Struct((name:"rhdl_fpga::axi4lite::types::ReadMOSI",fields:[(name:"araddr",ty:Bits(32)),(name:"arvalid",ty:Bits(1)),(name:"rready",ty:Bits(1))]))),(name:"write_axi",ty:Struct((name:"rhdl_fpga::axi4lite::types::WriteMOSI",fields:[(name:"awaddr",ty:Bits(32)),(name:"awvalid",ty:Bits(1)),(name:"wdata",ty:Bits(32)),(name:"wstrb",ty:Bits(4)),(name:"wvalid",ty:Bits(1)),(name:"bready",ty:Bits(1))]))),(name:"data",ty:Enum((name:"Option::<rhdl_bits::bits_impl::Bits<32>>",variants:[(name:"None",discriminant:0,ty:Empty),(name:"Some",discriminant:1,ty:Tuple((elements:[Bits(32)])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned))))])),"top.reg.outputs":Struct((name:"rhdl_fpga::axi4lite::register::single::Out",fields:[(name:"read_axi",ty:Struct((name:"rhdl_fpga::axi4lite::types::ReadMISO",fields:[(name:"arready",ty:Bits(1)),(name:"rdata",ty:Bits(32)),(name:"rresp",ty:Bits(2)),(name:"rvalid",ty:Bits(1))]))),(name:"write_axi",ty:Struct((name:"rhdl_fpga::axi4lite::types::WriteMISO",fields:[(name:"awready",ty:Bits(1)),(name:"wready",ty:Bits(1)),(name:"bresp",ty:Bits(2)),(name:"bvalid",ty:Bits(1))]))),(name:"data",ty:Bits(32))])),"top.reg.read.inbuf.inbuf.aux_ff.dff.input":Bits(32),"top.reg.read.inbuf.inbuf.aux_ff.dff.output":Bits(32),"top.reg.read.inbuf.inbuf.input":Struct((name:"rhdl_fpga::lid::carloni::In<rhdl_bits::bits_impl::Bits<32>>",fields:[(name:"data_in",ty:Bits(32)),(name:"void_in",ty:Bits(1)),(name:"stop_in",ty:Bits(1))])),"top.reg.read.inbuf.inbuf.main_ff.dff.input":Bits(32),"top.reg.read.inbuf.inbuf.main_ff.dff.output":Bits(32),"top.reg.read.inbuf.inbuf.outputs":Struct((name:"rhdl_fpga::lid::carloni::Out<rhdl_bits::bits_impl::Bits<32>>",fields:[(name:"data_out",ty:Bits(32)),(name:"void_out",ty:Bits(1)),(name:"stop_out",ty:Bits(1))])),"top.reg.read.inbuf.inbuf.state_ff.dff.input":Enum((name:"rhdl_fpga::lid::carloni::State",variants:[(name:"Run",discriminant:0,ty:Empty),(name:"Stall",discriminant:1,ty:Empty)],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned))),"top.reg.read.inbuf.inbuf.state_ff.dff.output":Enum((name:"rhdl_fpga::lid::carloni::State",variants:[(name:"Run",discriminant:0,ty:Empty),(name:"Stall",discriminant:1,ty:Empty)],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned))),"top.reg.read.inbuf.inbuf.void_ff.dff.input":Bits(1),"top.reg.read.inbuf.inbuf.void_ff.dff.output":Bits(1),"top.reg.read.inbuf.input":Struct((name:"rhdl_fpga::axi4lite::stream::axi_to_rhdl::In<rhdl_bits::bits_impl::Bits<32>>",fields:[(name:"tdata",ty:Bits(32)),(name:"tvalid",ty:Bits(1)),(name:"ready",ty:Struct((name:"rhdl_fpga::stream::Ready<rhdl_bits::bits_impl::Bits<32>>",fields:[(name:"marker",ty:Empty),(name:"raw",ty:Bits(1))])))])),"top.reg.read.inbuf.outputs":Struct((name:"rhdl_fpga::axi4lite::stream::axi_to_rhdl::Out<rhdl_bits::bits_impl::Bits<32>>",fields:[(name:"data",ty:Enum((name:"Option::<rhdl_bits::bits_impl::Bits<32>>",variants:[(name:"None",discriminant:0,ty:Empty),(name:"Some",discriminant:1,ty:Tuple((elements:[Bits(32)])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))),(name:"tready",ty:Bits(1))])),"top.reg.read.input":Struct((name:"rhdl_fpga::axi4lite::core::endpoint::read::In",fields:[(name:"axi",ty:Struct((name:"rhdl_fpga::axi4lite::types::ReadMOSI",fields:[(name:"araddr",ty:Bits(32)),(name:"arvalid",ty:Bits(1)),(name:"rready",ty:Bits(1))]))),(name:"req_ready",ty:Struct((name:"rhdl_fpga::stream::Ready<rhdl_bits::bits_impl::Bits<32>>",fields:[(name:"marker",ty:Empty),(name:"raw",ty:Bits(1))]))),(name:"resp_data",ty:Enum((name:"Option::<core::result::Result<rhdl_bits::bits_impl::Bits<32>, rhdl_fpga::axi4lite::types::AXI4Error>>",variants:[(name:"None",discriminant:0,ty:Empty),(name:"Some",discriminant:1,ty:Tuple((elements:[Enum((name:"Result::<rhdl_bits::bits_impl::Bits<32>, rhdl_fpga::axi4lite::types::AXI4Error>",variants:[(name:"Err",discriminant:0,ty:Tuple((elements:[Enum((name:"rhdl_fpga::axi4lite::types::AXI4Error",variants:[(name:"SLVERR",discriminant:0,ty:Empty),(name:"DECERR",discriminant:1,ty:Empty)],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))]))),(name:"Ok",discriminant:1,ty:Tuple((elements:[Bits(32)])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned))))])),"top.reg.read.map.func.func.input":Enum((name:"Result::<rhdl_bits::bits_impl::Bits<32>, rhdl_fpga::axi4lite::types::AXI4Error>",variants:[(name:"Err",discriminant:0,ty:Tuple((elements:[Enum((name:"rhdl_fpga::axi4lite::types::AXI4Error",variants:[(name:"SLVERR",discriminant:0,ty:Empty),(name:"DECERR",discriminant:1,ty:Empty)],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))]))),(name:"Ok",discriminant:1,ty:Tuple((elements:[Bits(32)])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned))),"top.reg.read.map.func.func.output":Struct((name:"rhdl_fpga::axi4lite::types::ReadResponse",fields:[(name:"resp",ty:Bits(2)),(name:"data",ty:Bits(32))])),"top.reg.read.map.input":Struct((name:"rhdl_fpga::stream::StreamIO<core::result::Result<rhdl_bits::bits_impl::Bits<32>, rhdl_fpga::axi4lite::types::AXI4Error>,rhdl_fpga::axi4lite::types::ReadResponse>",fields:[(name:"data",ty:Enum((name:"Option::<core::result::Result<rhdl_bits::bits_impl::Bits<32>, rhdl_fpga::axi4lite::types::AXI4Error>>",variants:[(name:"None",discriminant:0,ty:Empty),(name:"Some",discriminant:1,ty:Tuple((elements:[Enum((name:"Result::<rhdl_bits::bits_impl::Bits<32>, rhdl_fpga::axi4lite::types::AXI4Error>",variants:[(name:"Err",discriminant:0,ty:Tuple((elements:[Enum((name:"rhdl_fpga::axi4lite::types::AXI4Error",variants:[(name:"SLVERR",discriminant:0,ty:Empty),(name:"DECERR",discriminant:1,ty:Empty)],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))]))),(name:"Ok",discriminant:1,ty:Tuple((elements:[Bits(32)])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))),(name:"ready",ty:Struct((name:"rhdl_fpga::stream::Ready<rhdl_fpga::axi4lite::types::ReadResponse>",fields:[(name:"marker",ty:Empty),(name:"raw",ty:Bits(1))])))])),"top.reg.read.map.input_buffer.inner.aux_ff.dff.input":Enum((name:"Result::<rhdl_bits::bits_impl::Bits<32>, rhdl_fpga::axi4lite::types::AXI4Error>",variants:[(name:"Err",discriminant:0,ty:Tuple((elements:[Enum((name:"rhdl_fpga::axi4lite::types::AXI4Error",variants:[(name:"SLVERR",discriminant:0,ty:Empty),(name:"DECERR",discriminant:1,ty:Empty)],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))]))),(name:"Ok",discriminant:1,ty:Tuple((elements:[Bits(32)])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned))),"top.reg.read.map.input_buffer.inner.aux_ff.dff.output":Enum((name:"Result::<rhdl_bits::bits_impl::Bits<32>, rhdl_fpga::axi4lite::types::AXI4Error>",variants:[(name:"Err",discriminant:0,ty:Tuple((elements:[Enum((name:"rhdl_fpga::axi4lite::types::AXI4Error",variants:[(name:"SLVERR",discriminant:0,ty:Empty),(name:"DECERR",discriminant:1,ty:Empty)],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))]))),(name:"Ok",discriminant:1,ty:Tuple((elements:[Bits(32)])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned))),"top.reg.read.map.input_buffer.inner.input":Struct((name:"rhdl_fpga::lid::carloni::In<core::result::Result<rhdl_bits::bits_impl::Bits<32>, rhdl_fpga::axi4lite::types::AXI4Error>>",fields:[(name:"data_in",ty:Enum((name:"Result::<rhdl_bits::bits_impl::Bits<32>, rhdl_fpga::axi4lite::types::AXI4Error>",variants:[(name:"Err",discriminant:0,ty:Tuple((elements:[Enum((name:"rhdl_fpga::axi4lite::types::AXI4Error",variants:[(name:"SLVERR",discriminant:0,ty:Empty),(name:"DECERR",discriminant:1,ty:Empty)],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))]))),(name:"Ok",discriminant:1,ty:Tuple((elements:[Bits(32)])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))),(name:"void_in",ty:Bits(1)),(name:"stop_in",ty:Bits(1))])),"top.reg.read.map.input_buffer.inner.main_ff.dff.input":Enum((name:"Result::<rhdl_bits::bits_impl::Bits<32>, rhdl_fpga::axi4lite::types::AXI4Error>",variants:[(name:"Err",discriminant:0,ty:Tuple((elements:[Enum((name:"rhdl_fpga::axi4lite::types::AXI4Error",variants:[(name:"SLVERR",discriminant:0,ty:Empty),(name:"DECERR",discriminant:1,ty:Empty)],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))]))),(name:"Ok",discriminant:1,ty:Tuple((elements:[Bits(32)])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned))),"top.reg.read.map.input_buffer.inner.main_ff.dff.output":Enum((name:"Result::<rhdl_bits::bits_impl::Bits<32>, rhdl_fpga::axi4lite::types::AXI4Error>",variants:[(name:"Err",discriminant:0,ty:Tuple((elements:[Enum((name:"rhdl_fpga::axi4lite::types::AXI4Error",variants:[(name:"SLVERR",discriminant:0,ty:Empty),(name:"DECERR",discriminant:1,ty:Empty)],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))]))),(name:"Ok",discriminant:1,ty:Tuple((elements:[Bits(32)])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned))),"top.reg.read.map.input_buffer.inner.outputs":Struct((name:"rhdl_fpga::lid::carloni::Out<core::result::Result<rhdl_bits::bits_impl::Bits<32>, rhdl_fpga::axi4lite::types::AXI4Error>>",fields:[(name:"data_out",ty:Enum((name:"Result::<rhdl_bits::bits_impl::Bits<32>, rhdl_fpga::axi4lite::types::AXI4Error>",variants:[(name:"Err",discriminant:0,ty:Tuple((elements:[Enum((name:"rhdl_fpga::axi4lite::types::AXI4Error",variants:[(name:"SLVERR",discriminant:0,ty:Empty),(name:"DECERR",discriminant:1,ty:Empty)],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))]))),(name:"Ok",discriminant:1,ty:Tuple((elements:[Bits(32)])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))),(name:"void_out",ty:Bits(1)),(name:"stop_out",ty:Bits(1))])),"top.reg.read.map.input_buffer.inner.state_ff.dff.input":Enum((name:"rhdl_fpga::lid::carloni::State",variants:[(name:"Run",discriminant:0,ty:Empty),(name:"Stall",discriminant:1,ty:Empty)],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned))),"top.reg.read.map.input_buffer.inner.state_ff.dff.output":Enum((name:"rhdl_fpga::lid::carloni::State",variants:[(name:"Run",discriminant:0,ty:Empty),(name:"Stall",discriminant:1,ty:Empty)],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned))),"top.reg.read.map.input_buffer.inner.void_ff.dff.input":Bits(1),"top.reg.read.map.input_buffer.inner.void_ff.dff.output":Bits(1),"top.reg.read.map.input_buffer.input":Struct((name:"rhdl_fpga::stream::StreamIO<core::result::Result<rhdl_bits::bits_impl::Bits<32>, rhdl_fpga::axi4lite::types::AXI4Error>,core::result::Result<rhdl_bits::bits_impl::Bits<32>, rhdl_fpga::axi4lite::types::AXI4Error>>",fields:[(name:"data",ty:Enum((name:"Option::<core::result::Result<rhdl_bits::bits_impl::Bits<32>, rhdl_fpga::axi4lite::types::AXI4Error>>",variants:[(name:"None",discriminant:0,ty:Empty),(name:"Some",discriminant:1,ty:Tuple((elements:[Enum((name:"Result::<rhdl_bits::bits_impl::Bits<32>, rhdl_fpga::axi4lite::types::AXI4Error>",variants:[(name:"Err",discriminant:0,ty:Tuple((elements:[Enum((name:"rhdl_fpga::axi4lite::types::AXI4Error",variants:[(name:"SLVERR",discriminant:0,ty:Empty),(name:"DECERR",discriminant:1,ty:Empty)],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))]))),(name:"Ok",discriminant:1,ty:Tuple((elements:[Bits(32)])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))),(name:"ready",ty:Struct((name:"rhdl_fpga::stream::Ready<core::result::Result<rhdl_bits::bits_impl::Bits<32>, rhdl_fpga::axi4lite::types::AXI4Error>>",fields:[(name:"marker",ty:Empty),(name:"raw",ty:Bits(1))])))])),"top.reg.read.map.input_buffer.outputs":Struct((name:"rhdl_fpga::stream::StreamIO<core::result::Result<rhdl_bits::bits_impl::Bits<32>, rhdl_fpga::axi4lite::types::AXI4Error>,core::result::Result<rhdl_bits::bits_impl::Bits<32>, rhdl_fpga::axi4lite::types::AXI4Error>>",fields:[(name:"data",ty:Enum((name:"Option::<core::result::Result<rhdl_bits::bits_impl::Bits<32>, rhdl_fpga::axi4lite::types::AXI4Error>>",variants:[(name:"None",discriminant:0,ty:Empty),(name:"Some",discriminant:1,ty:Tuple((elements:[Enum((name:"Result::<rhdl_bits::bits_impl::Bits<32>, rhdl_fpga::axi4lite::types::AXI4Error>",variants:[(name:"Err",discriminant:0,ty:Tuple((elements:[Enum((name:"rhdl_fpga::axi4lite::types::AXI4Error",variants:[(name:"SLVERR",discriminant:0,ty:Empty),(name:"DECERR",discriminant:1,ty:Empty)],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))]))),(name:"Ok",discriminant:1,ty:Tuple((elements:[Bits(32)])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))),(name:"ready",ty:Struct((name:"rhdl_fpga::stream::Ready<core::result::Result<rhdl_bits::bits_impl::Bits<32>, rhdl_fpga::axi4lite::types::AXI4Error>>",fields:[(name:"marker",ty:Empty),(name:"raw",ty:Bits(1))])))])),"top.reg.read.map.outputs":Struct((name:"rhdl_fpga::stream::StreamIO<rhdl_fpga::axi4lite::types::ReadResponse,core::result::Result<rhdl_bits::bits_impl::Bits<32>, rhdl_fpga::axi4lite::types::AXI4Error>>",fields:[(name:"data",ty:Enum((name:"Option::<rhdl_fpga::axi4lite::types::ReadResponse>",variants:[(name:"None",discriminant:0,ty:Empty),(name:"Some",discriminant:1,ty:Tuple((elements:[Struct((name:"rhdl_fpga::axi4lite::types::ReadResponse",fields:[(name:"resp",ty:Bits(2)),(name:"data",ty:Bits(32))]))])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))),(name:"ready",ty:Struct((name:"rhdl_fpga::stream::Ready<core::result::Result<rhdl_bits::bits_impl::Bits<32>, rhdl_fpga::axi4lite::types::AXI4Error>>",fields:[(name:"marker",ty:Empty),(name:"raw",ty:Bits(1))])))])),"top.reg.read.outbuf.input":Struct((name:"rhdl_fpga::axi4lite::stream::rhdl_to_axi::In<rhdl_fpga::axi4lite::types::ReadResponse>",fields:[(name:"data",ty:Enum((name:"Option::<rhdl_fpga::axi4lite::types::ReadResponse>",variants:[(name:"None",discriminant:0,ty:Empty),(name:"Some",discriminant:1,ty:Tuple((elements:[Struct((name:"rhdl_fpga::axi4lite::types::ReadResponse",fields:[(name:"resp",ty:Bits(2)),(name:"data",ty:Bits(32))]))])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))),(name:"tready",ty:Bits(1))])),"top.reg.read.outbuf.outbuf.aux_ff.dff.input":Struct((name:"rhdl_fpga::axi4lite::types::ReadResponse",fields:[(name:"resp",ty:Bits(2)),(name:"data",ty:Bits(32))])),"top.reg.read.outbuf.outbuf.aux_ff.dff.output":Struct((name:"rhdl_fpga::axi4lite::types::ReadResponse",fields:[(name:"resp",ty:Bits(2)),(name:"data",ty:Bits(32))])),"top.reg.read.outbuf.outbuf.input":Struct((name:"rhdl_fpga::lid::carloni::In<rhdl_fpga::axi4lite::types::ReadResponse>",fields:[(name:"data_in",ty:Struct((name:"rhdl_fpga::axi4lite::types::ReadResponse",fields:[(name:"resp",ty:Bits(2)),(name:"data",ty:Bits(32))]))),(name:"void_in",ty:Bits(1)),(name:"stop_in",ty:Bits(1))])),"top.reg.read.outbuf.outbuf.main_ff.dff.input":Struct((name:"rhdl_fpga::axi4lite::types::ReadResponse",fields:[(name:"resp",ty:Bits(2)),(name:"data",ty:Bits(32))])),"top.reg.read.outbuf.outbuf.main_ff.dff.output":Struct((name:"rhdl_fpga::axi4lite::types::ReadResponse",fields:[(name:"resp",ty:Bits(2)),(name:"data",ty:Bits(32))])),"top.reg.read.outbuf.outbuf.outputs":Struct((name:"rhdl_fpga::lid::carloni::Out<rhdl_fpga::axi4lite::types::ReadResponse>",fields:[(name:"data_out",ty:Struct((name:"rhdl_fpga::axi4lite::types::ReadResponse",fields:[(name:"resp",ty:Bits(2)),(name:"data",ty:Bits(32))]))),(name:"void_out",ty:Bits(1)),(name:"stop_out",ty:Bits(1))])),"top.reg.read.outbuf.outbuf.state_ff.dff.input":Enum((name:"rhdl_fpga::lid::carloni::State",variants:[(name:"Run",discriminant:0,ty:Empty),(name:"Stall",discriminant:1,ty:Empty)],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned))),"top.reg.read.outbuf.outbuf.state_ff.dff.output":Enum((name:"rhdl_fpga::lid::carloni::State",variants:[(name:"Run",discriminant:0,ty:Empty),(name:"Stall",discriminant:1,ty:Empty)],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned))),"top.reg.read.outbuf.outbuf.void_ff.dff.input":Bits(1),"top.reg.read.outbuf.outbuf.void_ff.dff.output":Bits(1),"top.reg.read.outbuf.outputs":Struct((name:"rhdl_fpga::axi4lite::stream::rhdl_to_axi::Out<rhdl_fpga::axi4lite::types::ReadResponse>",fields:[(name:"tdata",ty:Struct((name:"rhdl_fpga::axi4lite::types::ReadResponse",fields:[(name:"resp",ty:Bits(2)),(name:"data",ty:Bits(32))]))),(name:"tvalid",ty:Bits(1)),(name:"ready",ty:Struct((name:"rhdl_fpga::stream::Ready<rhdl_fpga::axi4lite::types::ReadResponse>",fields:[(name:"marker",ty:Empty),(name:"raw",ty:Bits(1))])))])),"top.reg.read.outputs":Struct((name:"rhdl_fpga::axi4lite::core::endpoint::read::Out",fields:[(name:"axi",ty:Struct((name:"rhdl_fpga::axi4lite::types::ReadMISO",fields:[(name:"arready",ty:Bits(1)),(name:"rdata",ty:Bits(32)),(name:"rresp",ty:Bits(2)),(name:"rvalid",ty:Bits(1))]))),(name:"req_data",ty:Enum((name:"Option::<rhdl_bits::bits_impl::Bits<32>>",variants:[(name:"None",discriminant:0,ty:Empty),(name:"Some",discriminant:1,ty:Tuple((elements:[Bits(32)])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))),(name:"resp_ready",ty:Struct((name:"rhdl_fpga::stream::Ready<core::result::Result<rhdl_bits::bits_impl::Bits<32>, rhdl_fpga::axi4lite::types::AXI4Error>>",fields:[(name:"marker",ty:Empty),(name:"raw",ty:Bits(1))])))])),"top.reg.write.addr_buf.inbuf.aux_ff.dff.input":Bits(32),"top.reg.write.addr_buf.inbuf.aux_ff.dff.output":Bits(32),"top.reg.write.addr_buf.inbuf.input":Struct((name:"rhdl_fpga::lid::carloni::In<rhdl_bits::bits_impl::Bits<32>>",fields:[(name:"data_in",ty:Bits(32)),(name:"void_in",ty:Bits(1)),(name:"stop_in",ty:Bits(1))])),"top.reg.write.addr_buf.inbuf.main_ff.dff.input":Bits(32),"top.reg.write.addr_buf.inbuf.main_ff.dff.output":Bits(32),"top.reg.write.addr_buf.inbuf.outputs":Struct((name:"rhdl_fpga::lid::carloni::Out<rhdl_bits::bits_impl::Bits<32>>",fields:[(name:"data_out",ty:Bits(32)),(name:"void_out",ty:Bits(1)),(name:"stop_out",ty:Bits(1))])),"top.reg.write.addr_buf.inbuf.state_ff.dff.input":Enum((name:"rhdl_fpga::lid::carloni::State",variants:[(name:"Run",discriminant:0,ty:Empty),(name:"Stall",discriminant:1,ty:Empty)],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned))),"top.reg.write.addr_buf.inbuf.state_ff.dff.output":Enum((name:"rhdl_fpga::lid::carloni::State",variants:[(name:"Run",discriminant:0,ty:Empty),(name:"Stall",discriminant:1,ty:Empty)],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned))),"top.reg.write.addr_buf.inbuf.void_ff.dff.input":Bits(1),"top.reg.write.addr_buf.inbuf.void_ff.dff.output":Bits(1),"top.reg.write.addr_buf.input":Struct((name:"rhdl_fpga::axi4lite::stream::axi_to_rhdl::In<rhdl_bits::bits_impl::Bits<32>>",fields:[(name:"tdata",ty:Bits(32)),(name:"tvalid",ty:Bits(1)),(name:"ready",ty:Struct((name:"rhdl_fpga::stream::Ready<rhdl_bits::bits_impl::Bits<32>>",fields:[(name:"marker",ty:Empty),(name:"raw",ty:Bits(1))])))])),"top.reg.write.addr_buf.outputs":Struct((name:"rhdl_fpga::axi4lite::stream::axi_to_rhdl::Out<rhdl_bits::bits_impl::Bits<32>>",fields:[(name:"data",ty:Enum((name:"Option::<rhdl_bits::bits_impl::Bits<32>>",variants:[(name:"None",discriminant:0,ty:Empty),(name:"Some",discriminant:1,ty:Tuple((elements:[Bits(32)])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))),(name:"tready",ty:Bits(1))])),"top.reg.write.data_buf.inbuf.aux_ff.dff.input":Struct((name:"rhdl_fpga::axi4lite::types::StrobedData",fields:[(name:"data",ty:Bits(32)),(name:"strobe",ty:Bits(4))])),"top.reg.write.data_buf.inbuf.aux_ff.dff.output":Struct((name:"rhdl_fpga::axi4lite::types::StrobedData",fields:[(name:"data",ty:Bits(32)),(name:"strobe",ty:Bits(4))])),"top.reg.write.data_buf.inbuf.input":Struct((name:"rhdl_fpga::lid::carloni::In<rhdl_fpga::axi4lite::types::StrobedData>",fields:[(name:"data_in",ty:Struct((name:"rhdl_fpga::axi4lite::types::StrobedData",fields:[(name:"data",ty:Bits(32)),(name:"strobe",ty:Bits(4))]))),(name:"void_in",ty:Bits(1)),(name:"stop_in",ty:Bits(1))])),"top.reg.write.data_buf.inbuf.main_ff.dff.input":Struct((name:"rhdl_fpga::axi4lite::types::StrobedData",fields:[(name:"data",ty:Bits(32)),(name:"strobe",ty:Bits(4))])),"top.reg.write.data_buf.inbuf.main_ff.dff.output":Struct((name:"rhdl_fpga::axi4lite::types::StrobedData",fields:[(name:"data",ty:Bits(32)),(name:"strobe",ty:Bits(4))])),"top.reg.write.data_buf.inbuf.outputs":Struct((name:"rhdl_fpga::lid::carloni::Out<rhdl_fpga::axi4lite::types::StrobedData>",fields:[(name:"data_out",ty:Struct((name:"rhdl_fpga::axi4lite::types::StrobedData",fields:[(name:"data",ty:Bits(32)),(name:"strobe",ty:Bits(4))]))),(name:"void_out",ty:Bits(1)),(name:"stop_out",ty:Bits(1))])),"top.reg.write.data_buf.inbuf.state_ff.dff.input":Enum((name:"rhdl_fpga::lid::carloni::State",variants:[(name:"Run",discriminant:0,ty:Empty),(name:"Stall",discriminant:1,ty:Empty)],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned))),"top.reg.write.data_buf.inbuf.state_ff.dff.output":Enum((name:"rhdl_fpga::lid::carloni::State",variants:[(name:"Run",discriminant:0,ty:Empty),(name:"Stall",discriminant:1,ty:Empty)],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned))),"top.reg.write.data_buf.inbuf.void_ff.dff.input":Bits(1),"top.reg.write.data_buf.inbuf.void_ff.dff.output":Bits(1),"top.reg.write.data_buf.input":Struct((name:"rhdl_fpga::axi4lite::stream::axi_to_rhdl::In<rhdl_fpga::axi4lite::types::StrobedData>",fields:[(name:"tdata",ty:Struct((name:"rhdl_fpga::axi4lite::types::StrobedData",fields:[(name:"data",ty:Bits(32)),(name:"strobe",ty:Bits(4))]))),(name:"tvalid",ty:Bits(1)),(name:"ready",ty:Struct((name:"rhdl_fpga::stream::Ready<rhdl_fpga::axi4lite::types::StrobedData>",fields:[(name:"marker",ty:Empty),(name:"raw",ty:Bits(1))])))])),"top.reg.write.data_buf.outputs":Struct((name:"rhdl_fpga::axi4lite::stream::axi_to_rhdl::Out<rhdl_fpga::axi4lite::types::StrobedData>",fields:[(name:"data",ty:Enum((name:"Option::<rhdl_fpga::axi4lite::types::StrobedData>",variants:[(name:"None",discriminant:0,ty:Empty),(name:"Some",discriminant:1,ty:Tuple((elements:[Struct((name:"rhdl_fpga::axi4lite::types::StrobedData",fields:[(name:"data",ty:Bits(32)),(name:"strobe",ty:Bits(4))]))])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))),(name:"tready",ty:Bits(1))])),"top.reg.write.input":Struct((name:"rhdl_fpga::axi4lite::core::endpoint::write::In",fields:[(name:"axi",ty:Struct((name:"rhdl_fpga::axi4lite::types::WriteMOSI",fields:[(name:"awaddr",ty:Bits(32)),(name:"awvalid",ty:Bits(1)),(name:"wdata",ty:Bits(32)),(name:"wstrb",ty:Bits(4)),(name:"wvalid",ty:Bits(1)),(name:"bready",ty:Bits(1))]))),(name:"req_ready",ty:Struct((name:"rhdl_fpga::stream::Ready<rhdl_fpga::axi4lite::types::WriteCommand>",fields:[(name:"marker",ty:Empty),(name:"raw",ty:Bits(1))]))),(name:"resp_data",ty:Enum((name:"Option::<core::result::Result<(), rhdl_fpga::axi4lite::types::AXI4Error>>",variants:[(name:"None",discriminant:0,ty:Empty),(name:"Some",discriminant:1,ty:Tuple((elements:[Enum((name:"Result::<(), rhdl_fpga::axi4lite::types::AXI4Error>",variants:[(name:"Err",discriminant:0,ty:Tuple((elements:[Enum((name:"rhdl_fpga::axi4lite::types::AXI4Error",variants:[(name:"SLVERR",discriminant:0,ty:Empty),(name:"DECERR",discriminant:1,ty:Empty)],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))]))),(name:"Ok",discriminant:1,ty:Tuple((elements:[Empty])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned))))])),"top.reg.write.map.func.func.input":Enum((name:"Result::<(), rhdl_fpga::axi4lite::types::AXI4Error>",variants:[(name:"Err",discriminant:0,ty:Tuple((elements:[Enum((name:"rhdl_fpga::axi4lite::types::AXI4Error",variants:[(name:"SLVERR",discriminant:0,ty:Empty),(name:"DECERR",discriminant:1,ty:Empty)],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))]))),(name:"Ok",discriminant:1,ty:Tuple((elements:[Empty])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned))),"top.reg.write.map.func.func.output":Bits(2),"top.reg.write.map.input":Struct((name:"rhdl_fpga::stream::StreamIO<core::result::Result<(), rhdl_fpga::axi4lite::types::AXI4Error>,rhdl_bits::bits_impl::Bits<2>>",fields:[(name:"data",ty:Enum((name:"Option::<core::result::Result<(), rhdl_fpga::axi4lite::types::AXI4Error>>",variants:[(name:"None",discriminant:0,ty:Empty),(name:"Some",discriminant:1,ty:Tuple((elements:[Enum((name:"Result::<(), rhdl_fpga::axi4lite::types::AXI4Error>",variants:[(name:"Err",discriminant:0,ty:Tuple((elements:[Enum((name:"rhdl_fpga::axi4lite::types::AXI4Error",variants:[(name:"SLVERR",discriminant:0,ty:Empty),(name:"DECERR",discriminant:1,ty:Empty)],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))]))),(name:"Ok",discriminant:1,ty:Tuple((elements:[Empty])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))),(name:"ready",ty:Struct((name:"rhdl_fpga::stream::Ready<rhdl_bits::bits_impl::Bits<2>>",fields:[(name:"marker",ty:Empty),(name:"raw",ty:Bits(1))])))])),"top.reg.write.map.input_buffer.inner.aux_ff.dff.input":Enum((name:"Result::<(), rhdl_fpga::axi4lite::types::AXI4Error>",variants:[(name:"Err",discriminant:0,ty:Tuple((elements:[Enum((name:"rhdl_fpga::axi4lite::types::AXI4Error",variants:[(name:"SLVERR",discriminant:0,ty:Empty),(name:"DECERR",discriminant:1,ty:Empty)],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))]))),(name:"Ok",discriminant:1,ty:Tuple((elements:[Empty])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned))),"top.reg.write.map.input_buffer.inner.aux_ff.dff.output":Enum((name:"Result::<(), rhdl_fpga::axi4lite::types::AXI4Error>",variants:[(name:"Err",discriminant:0,ty:Tuple((elements:[Enum((name:"rhdl_fpga::axi4lite::types::AXI4Error",variants:[(name:"SLVERR",discriminant:0,ty:Empty),(name:"DECERR",discriminant:1,ty:Empty)],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))]))),(name:"Ok",discriminant:1,ty:Tuple((elements:[Empty])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned))),"top.reg.write.map.input_buffer.inner.input":Struct((name:"rhdl_fpga::lid::carloni::In<core::result::Result<(), rhdl_fpga::axi4lite::types::AXI4Error>>",fields:[(name:"data_in",ty:Enum((name:"Result::<(), rhdl_fpga::axi4lite::types::AXI4Error>",variants:[(name:"Err",discriminant:0,ty:Tuple((elements:[Enum((name:"rhdl_fpga::axi4lite::types::AXI4Error",variants:[(name:"SLVERR",discriminant:0,ty:Empty),(name:"DECERR",discriminant:1,ty:Empty)],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))]))),(name:"Ok",discriminant:1,ty:Tuple((elements:[Empty])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))),(name:"void_in",ty:Bits(1)),(name:"stop_in",ty:Bits(1))])),"top.reg.write.map.input_buffer.inner.main_ff.dff.input":Enum((name:"Result::<(), rhdl_fpga::axi4lite::types::AXI4Error>",variants:[(name:"Err",discriminant:0,ty:Tuple((elements:[Enum((name:"rhdl_fpga::axi4lite::types::AXI4Error",variants:[(name:"SLVERR",discriminant:0,ty:Empty),(name:"DECERR",discriminant:1,ty:Empty)],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))]))),(name:"Ok",discriminant:1,ty:Tuple((elements:[Empty])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned))),"top.reg.write.map.input_buffer.inner.main_ff.dff.output":Enum((name:"Result::<(), rhdl_fpga::axi4lite::types::AXI4Error>",variants:[(name:"Err",discriminant:0,ty:Tuple((elements:[Enum((name:"rhdl_fpga::axi4lite::types::AXI4Error",variants:[(name:"SLVERR",discriminant:0,ty:Empty),(name:"DECERR",discriminant:1,ty:Empty)],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))]))),(name:"Ok",discriminant:1,ty:Tuple((elements:[Empty])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned))),"top.reg.write.map.input_buffer.inner.outputs":Struct((name:"rhdl_fpga::lid::carloni::Out<core::result::Result<(), rhdl_fpga::axi4lite::types::AXI4Error>>",fields:[(name:"data_out",ty:Enum((name:"Result::<(), rhdl_fpga::axi4lite::types::AXI4Error>",variants:[(name:"Err",discriminant:0,ty:Tuple((elements:[Enum((name:"rhdl_fpga::axi4lite::types::AXI4Error",variants:[(name:"SLVERR",discriminant:0,ty:Empty),(name:"DECERR",discriminant:1,ty:Empty)],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))]))),(name:"Ok",discriminant:1,ty:Tuple((elements:[Empty])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))),(name:"void_out",ty:Bits(1)),(name:"stop_out",ty:Bits(1))])),"top.reg.write.map.input_buffer.inner.state_ff.dff.input":Enum((name:"rhdl_fpga::lid::carloni::State",variants:[(name:"Run",discriminant:0,ty:Empty),(name:"Stall",discriminant:1,ty:Empty)],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned))),"top.reg.write.map.input_buffer.inner.state_ff.dff.output":Enum((name:"rhdl_fpga::lid::carloni::State",variants:[(name:"Run",discriminant:0,ty:Empty),(name:"Stall",discriminant:1,ty:Empty)],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned))),"top.reg.write.map.input_buffer.inner.void_ff.dff.input":Bits(1),"top.reg.write.map.input_buffer.inner.void_ff.dff.output":Bits(1),"top.reg.write.map.input_buffer.input":Struct((name:"rhdl_fpga::stream::StreamIO<core::result::Result<(), rhdl_fpga::axi4lite::types::AXI4Error>,core::result::Result<(), rhdl_fpga::axi4lite::types::AXI4Error>>",fields:[(name:"data",ty:Enum((name:"Option::<core::result::Result<(), rhdl_fpga::axi4lite::types::AXI4Error>>",variants:[(name:"None",discriminant:0,ty:Empty),(name:"Some",discriminant:1,ty:Tuple((elements:[Enum((name:"Result::<(), rhdl_fpga::axi4lite::types::AXI4Error>",variants:[(name:"Err",discriminant:0,ty:Tuple((elements:[Enum((name:"rhdl_fpga::axi4lite::types::AXI4Error",variants:[(name:"SLVERR",discriminant:0,ty:Empty),(name:"DECERR",discriminant:1,ty:Empty)],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))]))),(name:"Ok",discriminant:1,ty:Tuple((elements:[Empty])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))),(name:"ready",ty:Struct((name:"rhdl_fpga::stream::Ready<core::result::Result<(), rhdl_fpga::axi4lite::types::AXI4Error>>",fields:[(name:"marker",ty:Empty),(name:"raw",ty:Bits(1))])))])),"top.reg.write.map.input_buffer.outputs":Struct((name:"rhdl_fpga::stream::StreamIO<core::result::Result<(), rhdl_fpga::axi4lite::types::AXI4Error>,core::result::Result<(), rhdl_fpga::axi4lite::types::AXI4Error>>",fields:[(name:"data",ty:Enum((name:"Option::<core::result::Result<(), rhdl_fpga::axi4lite::types::AXI4Error>>",variants:[(name:"None",discriminant:0,ty:Empty),(name:"Some",discriminant:1,ty:Tuple((elements:[Enum((name:"Result::<(), rhdl_fpga::axi4lite::types::AXI4Error>",variants:[(name:"Err",discriminant:0,ty:Tuple((elements:[Enum((name:"rhdl_fpga::axi4lite::types::AXI4Error",variants:[(name:"SLVERR",discriminant:0,ty:Empty),(name:"DECERR",discriminant:1,ty:Empty)],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))]))),(name:"Ok",discriminant:1,ty:Tuple((elements:[Empty])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))),(name:"ready",ty:Struct((name:"rhdl_fpga::stream::Ready<core::result::Result<(), rhdl_fpga::axi4lite::types::AXI4Error>>",fields:[(name:"marker",ty:Empty),(name:"raw",ty:Bits(1))])))])),"top.reg.write.map.outputs":Struct((name:"rhdl_fpga::stream::StreamIO<rhdl_bits::bits_impl::Bits<2>,core::result::Result<(), rhdl_fpga::axi4lite::types::AXI4Error>>",fields:[(name:"data",ty:Enum((name:"Option::<rhdl_bits::bits_impl::Bits<2>>",variants:[(name:"None",discriminant:0,ty:Empty),(name:"Some",discriminant:1,ty:Tuple((elements:[Bits(2)])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))),(name:"ready",ty:Struct((name:"rhdl_fpga::stream::Ready<core::result::Result<(), rhdl_fpga::axi4lite::types::AXI4Error>>",fields:[(name:"marker",ty:Empty),(name:"raw",ty:Bits(1))])))])),"top.reg.write.outputs":Struct((name:"rhdl_fpga::axi4lite::core::endpoint::write::Out",fields:[(name:"axi",ty:Struct((name:"rhdl_fpga::axi4lite::types::WriteMISO",fields:[(name:"awready",ty:Bits(1)),(name:"wready",ty:Bits(1)),(name:"bresp",ty:Bits(2)),(name:"bvalid",ty:Bits(1))]))),(name:"req_data",ty:Enum((name:"Option::<rhdl_fpga::axi4lite::types::WriteCommand>",variants:[(name:"None",discriminant:0,ty:Empty),(name:"Some",discriminant:1,ty:Tuple((elements:[Struct((name:"rhdl_fpga::axi4lite::types::WriteCommand",fields:[(name:"addr",ty:Bits(32)),(name:"strobed_data",ty:Struct((name:"rhdl_fpga::axi4lite::types::StrobedData",fields:[(name:"data",ty:Bits(32)),(name:"strobe",ty:Bits(4))])))]))])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))),(name:"resp_ready",ty:Struct((name:"rhdl_fpga::stream::Ready<core::result::Result<(), rhdl_fpga::axi4lite::types::AXI4Error>>",fields:[(name:"marker",ty:Empty),(name:"raw",ty:Bits(1))])))])),"top.reg.write.resp_buf.input":Struct((name:"rhdl_fpga::axi4lite::stream::rhdl_to_axi::In<rhdl_bits::bits_impl::Bits<2>>",fields:[(name:"data",ty:Enum((name:"Option::<rhdl_bits::bits_impl::Bits<2>>",variants:[(name:"None",discriminant:0,ty:Empty),(name:"Some",discriminant:1,ty:Tuple((elements:[Bits(2)])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))),(name:"tready",ty:Bits(1))])),"top.reg.write.resp_buf.outbuf.aux_ff.dff.input":Bits(2),"top.reg.write.resp_buf.outbuf.aux_ff.dff.output":Bits(2),"top.reg.write.resp_buf.outbuf.input":Struct((name:"rhdl_fpga::lid::carloni::In<rhdl_bits::bits_impl::Bits<2>>",fields:[(name:"data_in",ty:Bits(2)),(name:"void_in",ty:Bits(1)),(name:"stop_in",ty:Bits(1))])),"top.reg.write.resp_buf.outbuf.main_ff.dff.input":Bits(2),"top.reg.write.resp_buf.outbuf.main_ff.dff.output":Bits(2),"top.reg.write.resp_buf.outbuf.outputs":Struct((name:"rhdl_fpga::lid::carloni::Out<rhdl_bits::bits_impl::Bits<2>>",fields:[(name:"data_out",ty:Bits(2)),(name:"void_out",ty:Bits(1)),(name:"stop_out",ty:Bits(1))])),"top.reg.write.resp_buf.outbuf.state_ff.dff.input":Enum((name:"rhdl_fpga::lid::carloni::State",variants:[(name:"Run",discriminant:0,ty:Empty),(name:"Stall",discriminant:1,ty:Empty)],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned))),"top.reg.write.resp_buf.outbuf.state_ff.dff.output":Enum((name:"rhdl_fpga::lid::carloni::State",variants:[(name:"Run",discriminant:0,ty:Empty),(name:"Stall",discriminant:1,ty:Empty)],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned))),"top.reg.write.resp_buf.outbuf.void_ff.dff.input":Bits(1),"top.reg.write.resp_buf.outbuf.void_ff.dff.output":Bits(1),"top.reg.write.resp_buf.outputs":Struct((name:"rhdl_fpga::axi4lite::stream::rhdl_to_axi::Out<rhdl_bits::bits_impl::Bits<2>>",fields:[(name:"tdata",ty:Bits(2)),(name:"tvalid",ty:Bits(1)),(name:"ready",ty:Struct((name:"rhdl_fpga::stream::Ready<rhdl_bits::bits_impl::Bits<2>>",fields:[(name:"marker",ty:Empty),(name:"raw",ty:Bits(1))])))])),"top.reg.write.zip.a_buffer.input":Struct((name:"rhdl_fpga::stream::stream_to_fifo::In<rhdl_bits::bits_impl::Bits<32>>",fields:[(name:"data",ty:Enum((name:"Option::<rhdl_bits::bits_impl::Bits<32>>",variants:[(name:"None",discriminant:0,ty:Empty),(name:"Some",discriminant:1,ty:Tuple((elements:[Bits(32)])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))),(name:"next",ty:Bits(1))])),"top.reg.write.zip.a_buffer.one_slot.dff.input":Bits(32),"top.reg.write.zip.a_buffer.one_slot.dff.output":Bits(32),"top.reg.write.zip.a_buffer.outputs":Struct((name:"rhdl_fpga::stream::stream_to_fifo::Out<rhdl_bits::bits_impl::Bits<32>>",fields:[(name:"data",ty:Enum((name:"Option::<rhdl_bits::bits_impl::Bits<32>>",variants:[(name:"None",discriminant:0,ty:Empty),(name:"Some",discriminant:1,ty:Tuple((elements:[Bits(32)])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))),(name:"ready",ty:Struct((name:"rhdl_fpga::stream::Ready<rhdl_bits::bits_impl::Bits<32>>",fields:[(name:"marker",ty:Empty),(name:"raw",ty:Bits(1))]))),(name:"error",ty:Bits(1))])),"top.reg.write.zip.a_buffer.read_slot.dff.input":Bits(1),"top.reg.write.zip.a_buffer.read_slot.dff.output":Bits(1),"top.reg.write.zip.a_buffer.state.dff.input":Enum((name:"rhdl_fpga::stream::stream_to_fifo::State",variants:[(name:"Empty",discriminant:0,ty:Empty),(name:"OneLoaded",discriminant:1,ty:Empty),(name:"TwoLoaded",discriminant:2,ty:Empty),(name:"Error",discriminant:3,ty:Empty)],discriminant_layout:(width:2,alignment:Msb,ty:Unsigned))),"top.reg.write.zip.a_buffer.state.dff.output":Enum((name:"rhdl_fpga::stream::stream_to_fifo::State",variants:[(name:"Empty",discriminant:0,ty:Empty),(name:"OneLoaded",discriminant:1,ty:Empty),(name:"TwoLoaded",discriminant:2,ty:Empty),(name:"Error",discriminant:3,ty:Empty)],discriminant_layout:(width:2,alignment:Msb,ty:Unsigned))),"top.reg.write.zip.a_buffer.write_slot.dff.input":Bits(1),"top.reg.write.zip.a_buffer.write_slot.dff.output":Bits(1),"top.reg.write.zip.a_buffer.zero_slot.dff.input":Bits(32),"top.reg.write.zip.a_buffer.zero_slot.dff.output":Bits(32),"top.reg.write.zip.b_buffer.input":Struct((name:"rhdl_fpga::stream::stream_to_fifo::In<rhdl_fpga::axi4lite::types::StrobedData>",fields:[(name:"data",ty:Enum((name:"Option::<rhdl_fpga::axi4lite::types::StrobedData>",variants:[(name:"None",discriminant:0,ty:Empty),(name:"Some",discriminant:1,ty:Tuple((elements:[Struct((name:"rhdl_fpga::axi4lite::types::StrobedData",fields:[(name:"data",ty:Bits(32)),(name:"strobe",ty:Bits(4))]))])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))),(name:"next",ty:Bits(1))])),"top.reg.write.zip.b_buffer.one_slot.dff.input":Struct((name:"rhdl_fpga::axi4lite::types::StrobedData",fields:[(name:"data",ty:Bits(32)),(name:"strobe",ty:Bits(4))])),"top.reg.write.zip.b_buffer.one_slot.dff.output":Struct((name:"rhdl_fpga::axi4lite::types::StrobedData",fields:[(name:"data",ty:Bits(32)),(name:"strobe",ty:Bits(4))])),"top.reg.write.zip.b_buffer.outputs":Struct((name:"rhdl_fpga::stream::stream_to_fifo::Out<rhdl_fpga::axi4lite::types::StrobedData>",fields:[(name:"data",ty:Enum((name:"Option::<rhdl_fpga::axi4lite::types::StrobedData>",variants:[(name:"None",discriminant:0,ty:Empty),(name:"Some",discriminant:1,ty:Tuple((elements:[Struct((name:"rhdl_fpga::axi4lite::types::StrobedData",fields:[(name:"data",ty:Bits(32)),(name:"strobe",ty:Bits(4))]))])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))),(name:"ready",ty:Struct((name:"rhdl_fpga::stream::Ready<rhdl_fpga::axi4lite::types::StrobedData>",fields:[(name:"marker",ty:Empty),(name:"raw",ty:Bits(1))]))),(name:"error",ty:Bits(1))])),"top.reg.write.zip.b_buffer.read_slot.dff.input":Bits(1),"top.reg.write.zip.b_buffer.read_slot.dff.output":Bits(1),"top.reg.write.zip.b_buffer.state.dff.input":Enum((name:"rhdl_fpga::stream::stream_to_fifo::State",variants:[(name:"Empty",discriminant:0,ty:Empty),(name:"OneLoaded",discriminant:1,ty:Empty),(name:"TwoLoaded",discriminant:2,ty:Empty),(name:"Error",discriminant:3,ty:Empty)],discriminant_layout:(width:2,alignment:Msb,ty:Unsigned))),"top.reg.write.zip.b_buffer.state.dff.output":Enum((name:"rhdl_fpga::stream::stream_to_fifo::State",variants:[(name:"Empty",discriminant:0,ty:Empty),(name:"OneLoaded",discriminant:1,ty:Empty),(name:"TwoLoaded",discriminant:2,ty:Empty),(name:"Error",discriminant:3,ty:Empty)],discriminant_layout:(width:2,alignment:Msb,ty:Unsigned))),"top.reg.write.zip.b_buffer.write_slot.dff.input":Bits(1),"top.reg.write.zip.b_buffer.write_slot.dff.output":Bits(1),"top.reg.write.zip.b_buffer.zero_slot.dff.input":Struct((name:"rhdl_fpga::axi4lite::types::StrobedData",fields:[(name:"data",ty:Bits(32)),(name:"strobe",ty:Bits(4))])),"top.reg.write.zip.b_buffer.zero_slot.dff.output":Struct((name:"rhdl_fpga::axi4lite::types::StrobedData",fields:[(name:"data",ty:Bits(32)),(name:"strobe",ty:Bits(4))])),"top.reg.write.zip.input":Struct((name:"rhdl_fpga::stream::zip::In<rhdl_bits::bits_impl::Bits<32>,rhdl_fpga::axi4lite::types::StrobedData>",fields:[(name:"a_data",ty:Enum((name:"Option::<rhdl_bits::bits_impl::Bits<32>>",variants:[(name:"None",discriminant:0,ty:Empty),(name:"Some",discriminant:1,ty:Tuple((elements:[Bits(32)])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))),(name:"b_data",ty:Enum((name:"Option::<rhdl_fpga::axi4lite::types::StrobedData>",variants:[(name:"None",discriminant:0,ty:Empty),(name:"Some",discriminant:1,ty:Tuple((elements:[Struct((name:"rhdl_fpga::axi4lite::types::StrobedData",fields:[(name:"data",ty:Bits(32)),(name:"strobe",ty:Bits(4))]))])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))),(name:"ready",ty:Struct((name:"rhdl_fpga::stream::Ready<(rhdl_bits::bits_impl::Bits<32>, rhdl_fpga::axi4lite::types::StrobedData)>",fields:[(name:"marker",ty:Empty),(name:"raw",ty:Bits(1))])))])),"top.reg.write.zip.out_buffer.input":Struct((name:"rhdl_fpga::stream::StreamIO<(rhdl_bits::bits_impl::Bits<32>, rhdl_fpga::axi4lite::types::StrobedData),(rhdl_bits::bits_impl::Bits<32>, rhdl_fpga::axi4lite::types::StrobedData)>",fields:[(name:"data",ty:Enum((name:"Option::<(rhdl_bits::bits_impl::Bits<32>, rhdl_fpga::axi4lite::types::StrobedData)>",variants:[(name:"None",discriminant:0,ty:Empty),(name:"Some",discriminant:1,ty:Tuple((elements:[Tuple((elements:[Bits(32),Struct((name:"rhdl_fpga::axi4lite::types::StrobedData",fields:[(name:"data",ty:Bits(32)),(name:"strobe",ty:Bits(4))]))]))])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))),(name:"ready",ty:Struct((name:"rhdl_fpga::stream::Ready<(rhdl_bits::bits_impl::Bits<32>, rhdl_fpga::axi4lite::types::StrobedData)>",fields:[(name:"marker",ty:Empty),(name:"raw",ty:Bits(1))])))])),"top.reg.write.zip.out_buffer.one_slot.dff.input":Tuple((elements:[Bits(32),Struct((name:"rhdl_fpga::axi4lite::types::StrobedData",fields:[(name:"data",ty:Bits(32)),(name:"strobe",ty:Bits(4))]))])),"top.reg.write.zip.out_buffer.one_slot.dff.output":Tuple((elements:[Bits(32),Struct((name:"rhdl_fpga::axi4lite::types::StrobedData",fields:[(name:"data",ty:Bits(32)),(name:"strobe",ty:Bits(4))]))])),"top.reg.write.zip.out_buffer.outputs":Struct((name:"rhdl_fpga::stream::fifo_to_stream::Out<(rhdl_bits::bits_impl::Bits<32>, rhdl_fpga::axi4lite::types::StrobedData)>",fields:[(name:"data",ty:Enum((name:"Option::<(rhdl_bits::bits_impl::Bits<32>, rhdl_fpga::axi4lite::types::StrobedData)>",variants:[(name:"None",discriminant:0,ty:Empty),(name:"Some",discriminant:1,ty:Tuple((elements:[Tuple((elements:[Bits(32),Struct((name:"rhdl_fpga::axi4lite::types::StrobedData",fields:[(name:"data",ty:Bits(32)),(name:"strobe",ty:Bits(4))]))]))])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))),(name:"full",ty:Bits(1)),(name:"error",ty:Bits(1))])),"top.reg.write.zip.out_buffer.read_slot.dff.input":Bits(1),"top.reg.write.zip.out_buffer.read_slot.dff.output":Bits(1),"top.reg.write.zip.out_buffer.state.dff.input":Enum((name:"rhdl_fpga::stream::fifo_to_stream::State",variants:[(name:"Empty",discriminant:0,ty:Empty),(name:"OneLoaded",discriminant:1,ty:Empty),(name:"TwoLoaded",discriminant:2,ty:Empty),(name:"Error",discriminant:3,ty:Empty)],discriminant_layout:(width:2,alignment:Msb,ty:Unsigned))),"top.reg.write.zip.out_buffer.state.dff.output":Enum((name:"rhdl_fpga::stream::fifo_to_stream::State",variants:[(name:"Empty",discriminant:0,ty:Empty),(name:"OneLoaded",discriminant:1,ty:Empty),(name:"TwoLoaded",discriminant:2,ty:Empty),(name:"Error",discriminant:3,ty:Empty)],discriminant_layout:(width:2,alignment:Msb,ty:Unsigned))),"top.reg.write.zip.out_buffer.write_slot.dff.input":Bits(1),"top.reg.write.zip.out_buffer.write_slot.dff.output":Bits(1),"top.reg.write.zip.out_buffer.zero_slot.dff.input":Tuple((elements:[Bits(32),Struct((name:"rhdl_fpga::axi4lite::types::StrobedData",fields:[(name:"data",ty:Bits(32)),(name:"strobe",ty:Bits(4))]))])),"top.reg.write.zip.out_buffer.zero_slot.dff.output":Tuple((elements:[Bits(32),Struct((name:"rhdl_fpga::axi4lite::types::StrobedData",fields:[(name:"data",ty:Bits(32)),(name:"strobe",ty:Bits(4))]))])),"top.reg.write.zip.outputs":Struct((name:"rhdl_fpga::stream::zip::Out<rhdl_bits::bits_impl::Bits<32>,rhdl_fpga::axi4lite::types::StrobedData>",fields:[(name:"a_ready",ty:Struct((name:"rhdl_fpga::stream::Ready<rhdl_bits::bits_impl::Bits<32>>",fields:[(name:"marker",ty:Empty),(name:"raw",ty:Bits(1))]))),(name:"b_ready",ty:Struct((name:"rhdl_fpga::stream::Ready<rhdl_fpga::axi4lite::types::StrobedData>",fields:[(name:"marker",ty:Empty),(name:"raw",ty:Bits(1))]))),(name:"data",ty:Enum((name:"Option::<(rhdl_bits::bits_impl::Bits<32>, rhdl_fpga::axi4lite::types::StrobedData)>",variants:[(name:"None",discriminant:0,ty:Empty),(name:"Some",discriminant:1,ty:Tuple((elements:[Tuple((elements:[Bits(32),Struct((name:"rhdl_fpga::axi4lite::types::StrobedData",fields:[(name:"data",ty:Bits(32)),(name:"strobe",ty:Bits(4))]))]))])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned))))])),"top.reset":Reset,"top.valid.dff.input":Bits(1),"top.valid.dff.output":Bits(1),"top.write.addr_buf.input":Struct((name:"rhdl_fpga::axi4lite::stream::rhdl_to_axi::In<rhdl_bits::bits_impl::Bits<32>>",fields:[(name:"data",ty:Enum((name:"Option::<rhdl_bits::bits_impl::Bits<32>>",variants:[(name:"None",discriminant:0,ty:Empty),(name:"Some",discriminant:1,ty:Tuple((elements:[Bits(32)])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))),(name:"tready",ty:Bits(1))])),"top.write.addr_buf.outbuf.aux_ff.dff.input":Bits(32),"top.write.addr_buf.outbuf.aux_ff.dff.output":Bits(32),"top.write.addr_buf.outbuf.input":Struct((name:"rhdl_fpga::lid::carloni::In<rhdl_bits::bits_impl::Bits<32>>",fields:[(name:"data_in",ty:Bits(32)),(name:"void_in",ty:Bits(1)),(name:"stop_in",ty:Bits(1))])),"top.write.addr_buf.outbuf.main_ff.dff.input":Bits(32),"top.write.addr_buf.outbuf.main_ff.dff.output":Bits(32),"top.write.addr_buf.outbuf.outputs":Struct((name:"rhdl_fpga::lid::carloni::Out<rhdl_bits::bits_impl::Bits<32>>",fields:[(name:"data_out",ty:Bits(32)),(name:"void_out",ty:Bits(1)),(name:"stop_out",ty:Bits(1))])),"top.write.addr_buf.outbuf.state_ff.dff.input":Enum((name:"rhdl_fpga::lid::carloni::State",variants:[(name:"Run",discriminant:0,ty:Empty),(name:"Stall",discriminant:1,ty:Empty)],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned))),"top.write.addr_buf.outbuf.state_ff.dff.output":Enum((name:"rhdl_fpga::lid::carloni::State",variants:[(name:"Run",discriminant:0,ty:Empty),(name:"Stall",discriminant:1,ty:Empty)],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned))),"top.write.addr_buf.outbuf.void_ff.dff.input":Bits(1),"top.write.addr_buf.outbuf.void_ff.dff.output":Bits(1),"top.write.addr_buf.outputs":Struct((name:"rhdl_fpga::axi4lite::stream::rhdl_to_axi::Out<rhdl_bits::bits_impl::Bits<32>>",fields:[(name:"tdata",ty:Bits(32)),(name:"tvalid",ty:Bits(1)),(name:"ready",ty:Struct((name:"rhdl_fpga::stream::Ready<rhdl_bits::bits_impl::Bits<32>>",fields:[(name:"marker",ty:Empty),(name:"raw",ty:Bits(1))])))])),"top.write.data_buf.input":Struct((name:"rhdl_fpga::axi4lite::stream::rhdl_to_axi::In<rhdl_fpga::axi4lite::types::StrobedData>",fields:[(name:"data",ty:Enum((name:"Option::<rhdl_fpga::axi4lite::types::StrobedData>",variants:[(name:"None",discriminant:0,ty:Empty),(name:"Some",discriminant:1,ty:Tuple((elements:[Struct((name:"rhdl_fpga::axi4lite::types::StrobedData",fields:[(name:"data",ty:Bits(32)),(name:"strobe",ty:Bits(4))]))])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))),(name:"tready",ty:Bits(1))])),"top.write.data_buf.outbuf.aux_ff.dff.input":Struct((name:"rhdl_fpga::axi4lite::types::StrobedData",fields:[(name:"data",ty:Bits(32)),(name:"strobe",ty:Bits(4))])),"top.write.data_buf.outbuf.aux_ff.dff.output":Struct((name:"rhdl_fpga::axi4lite::types::StrobedData",fields:[(name:"data",ty:Bits(32)),(name:"strobe",ty:Bits(4))])),"top.write.data_buf.outbuf.input":Struct((name:"rhdl_fpga::lid::carloni::In<rhdl_fpga::axi4lite::types::StrobedData>",fields:[(name:"data_in",ty:Struct((name:"rhdl_fpga::axi4lite::types::StrobedData",fields:[(name:"data",ty:Bits(32)),(name:"strobe",ty:Bits(4))]))),(name:"void_in",ty:Bits(1)),(name:"stop_in",ty:Bits(1))])),"top.write.data_buf.outbuf.main_ff.dff.input":Struct((name:"rhdl_fpga::axi4lite::types::StrobedData",fields:[(name:"data",ty:Bits(32)),(name:"strobe",ty:Bits(4))])),"top.write.data_buf.outbuf.main_ff.dff.output":Struct((name:"rhdl_fpga::axi4lite::types::StrobedData",fields:[(name:"data",ty:Bits(32)),(name:"strobe",ty:Bits(4))])),"top.write.data_buf.outbuf.outputs":Struct((name:"rhdl_fpga::lid::carloni::Out<rhdl_fpga::axi4lite::types::StrobedData>",fields:[(name:"data_out",ty:Struct((name:"rhdl_fpga::axi4lite::types::StrobedData",fields:[(name:"data",ty:Bits(32)),(name:"strobe",ty:Bits(4))]))),(name:"void_out",ty:Bits(1)),(name:"stop_out",ty:Bits(1))])),"top.write.data_buf.outbuf.state_ff.dff.input":Enum((name:"rhdl_fpga::lid::carloni::State",variants:[(name:"Run",discriminant:0,ty:Empty),(name:"Stall",discriminant:1,ty:Empty)],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned))),"top.write.data_buf.outbuf.state_ff.dff.output":Enum((name:"rhdl_fpga::lid::carloni::State",variants:[(name:"Run",discriminant:0,ty:Empty),(name:"Stall",discriminant:1,ty:Empty)],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned))),"top.write.data_buf.outbuf.void_ff.dff.input":Bits(1),"top.write.data_buf.outbuf.void_ff.dff.output":Bits(1),"top.write.data_buf.outputs":Struct((name:"rhdl_fpga::axi4lite::stream::rhdl_to_axi::Out<rhdl_fpga::axi4lite::types::StrobedData>",fields:[(name:"tdata",ty:Struct((name:"rhdl_fpga::axi4lite::types::StrobedData",fields:[(name:"data",ty:Bits(32)),(name:"strobe",ty:Bits(4))]))),(name:"tvalid",ty:Bits(1)),(name:"ready",ty:Struct((name:"rhdl_fpga::stream::Ready<rhdl_fpga::axi4lite::types::StrobedData>",fields:[(name:"marker",ty:Empty),(name:"raw",ty:Bits(1))])))])),"top.write.input":Struct((name:"rhdl_fpga::axi4lite::core::controller::write::In",fields:[(name:"axi",ty:Struct((name:"rhdl_fpga::axi4lite::types::WriteMISO",fields:[(name:"awready",ty:Bits(1)),(name:"wready",ty:Bits(1)),(name:"bresp",ty:Bits(2)),(name:"bvalid",ty:Bits(1))]))),(name:"req_data",ty:Enum((name:"Option::<rhdl_fpga::axi4lite::types::WriteCommand>",variants:[(name:"None",discriminant:0,ty:Empty),(name:"Some",discriminant:1,ty:Tuple((elements:[Struct((name:"rhdl_fpga::axi4lite::types::WriteCommand",fields:[(name:"addr",ty:Bits(32)),(name:"strobed_data",ty:Struct((name:"rhdl_fpga::axi4lite::types::StrobedData",fields:[(name:"data",ty:Bits(32)),(name:"strobe",ty:Bits(4))])))]))])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))),(name:"resp_ready",ty:Struct((name:"rhdl_fpga::stream::Ready<core::result::Result<(), rhdl_fpga::axi4lite::types::AXI4Error>>",fields:[(name:"marker",ty:Empty),(name:"raw",ty:Bits(1))])))])),"top.write.map.func.func.input":Bits(2),"top.write.map.func.func.output":Enum((name:"Result::<(), rhdl_fpga::axi4lite::types::AXI4Error>",variants:[(name:"Err",discriminant:0,ty:Tuple((elements:[Enum((name:"rhdl_fpga::axi4lite::types::AXI4Error",variants:[(name:"SLVERR",discriminant:0,ty:Empty),(name:"DECERR",discriminant:1,ty:Empty)],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))]))),(name:"Ok",discriminant:1,ty:Tuple((elements:[Empty])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned))),"top.write.map.input":Struct((name:"rhdl_fpga::stream::StreamIO<rhdl_bits::bits_impl::Bits<2>,core::result::Result<(), rhdl_fpga::axi4lite::types::AXI4Error>>",fields:[(name:"data",ty:Enum((name:"Option::<rhdl_bits::bits_impl::Bits<2>>",variants:[(name:"None",discriminant:0,ty:Empty),(name:"Some",discriminant:1,ty:Tuple((elements:[Bits(2)])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))),(name:"ready",ty:Struct((name:"rhdl_fpga::stream::Ready<core::result::Result<(), rhdl_fpga::axi4lite::types::AXI4Error>>",fields:[(name:"marker",ty:Empty),(name:"raw",ty:Bits(1))])))])),"top.write.map.input_buffer.inner.aux_ff.dff.input":Bits(2),"top.write.map.input_buffer.inner.aux_ff.dff.output":Bits(2),"top.write.map.input_buffer.inner.input":Struct((name:"rhdl_fpga::lid::carloni::In<rhdl_bits::bits_impl::Bits<2>>",fields:[(name:"data_in",ty:Bits(2)),(name:"void_in",ty:Bits(1)),(name:"stop_in",ty:Bits(1))])),"top.write.map.input_buffer.inner.main_ff.dff.input":Bits(2),"top.write.map.input_buffer.inner.main_ff.dff.output":Bits(2),"top.write.map.input_buffer.inner.outputs":Struct((name:"rhdl_fpga::lid::carloni::Out<rhdl_bits::bits_impl::Bits<2>>",fields:[(name:"data_out",ty:Bits(2)),(name:"void_out",ty:Bits(1)),(name:"stop_out",ty:Bits(1))])),"top.write.map.input_buffer.inner.state_ff.dff.input":Enum((name:"rhdl_fpga::lid::carloni::State",variants:[(name:"Run",discriminant:0,ty:Empty),(name:"Stall",discriminant:1,ty:Empty)],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned))),"top.write.map.input_buffer.inner.state_ff.dff.output":Enum((name:"rhdl_fpga::lid::carloni::State",variants:[(name:"Run",discriminant:0,ty:Empty),(name:"Stall",discriminant:1,ty:Empty)],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned))),"top.write.map.input_buffer.inner.void_ff.dff.input":Bits(1),"top.write.map.input_buffer.inner.void_ff.dff.output":Bits(1),"top.write.map.input_buffer.input":Struct((name:"rhdl_fpga::stream::StreamIO<rhdl_bits::bits_impl::Bits<2>,rhdl_bits::bits_impl::Bits<2>>",fields:[(name:"data",ty:Enum((name:"Option::<rhdl_bits::bits_impl::Bits<2>>",variants:[(name:"None",discriminant:0,ty:Empty),(name:"Some",discriminant:1,ty:Tuple((elements:[Bits(2)])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))),(name:"ready",ty:Struct((name:"rhdl_fpga::stream::Ready<rhdl_bits::bits_impl::Bits<2>>",fields:[(name:"marker",ty:Empty),(name:"raw",ty:Bits(1))])))])),"top.write.map.input_buffer.outputs":Struct((name:"rhdl_fpga::stream::StreamIO<rhdl_bits::bits_impl::Bits<2>,rhdl_bits::bits_impl::Bits<2>>",fields:[(name:"data",ty:Enum((name:"Option::<rhdl_bits::bits_impl::Bits<2>>",variants:[(name:"None",discriminant:0,ty:Empty),(name:"Some",discriminant:1,ty:Tuple((elements:[Bits(2)])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))),(name:"ready",ty:Struct((name:"rhdl_fpga::stream::Ready<rhdl_bits::bits_impl::Bits<2>>",fields:[(name:"marker",ty:Empty),(name:"raw",ty:Bits(1))])))])),"top.write.map.outputs":Struct((name:"rhdl_fpga::stream::StreamIO<core::result::Result<(), rhdl_fpga::axi4lite::types::AXI4Error>,rhdl_bits::bits_impl::Bits<2>>",fields:[(name:"data",ty:Enum((name:"Option::<core::result::Result<(), rhdl_fpga::axi4lite::types::AXI4Error>>",variants:[(name:"None",discriminant:0,ty:Empty),(name:"Some",discriminant:1,ty:Tuple((elements:[Enum((name:"Result::<(), rhdl_fpga::axi4lite::types::AXI4Error>",variants:[(name:"Err",discriminant:0,ty:Tuple((elements:[Enum((name:"rhdl_fpga::axi4lite::types::AXI4Error",variants:[(name:"SLVERR",discriminant:0,ty:Empty),(name:"DECERR",discriminant:1,ty:Empty)],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))]))),(name:"Ok",discriminant:1,ty:Tuple((elements:[Empty])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))),(name:"ready",ty:Struct((name:"rhdl_fpga::stream::Ready<rhdl_bits::bits_impl::Bits<2>>",fields:[(name:"marker",ty:Empty),(name:"raw",ty:Bits(1))])))])),"top.write.outbuf.inbuf.aux_ff.dff.input":Bits(2),"top.write.outbuf.inbuf.aux_ff.dff.output":Bits(2),"top.write.outbuf.inbuf.input":Struct((name:"rhdl_fpga::lid::carloni::In<rhdl_bits::bits_impl::Bits<2>>",fields:[(name:"data_in",ty:Bits(2)),(name:"void_in",ty:Bits(1)),(name:"stop_in",ty:Bits(1))])),"top.write.outbuf.inbuf.main_ff.dff.input":Bits(2),"top.write.outbuf.inbuf.main_ff.dff.output":Bits(2),"top.write.outbuf.inbuf.outputs":Struct((name:"rhdl_fpga::lid::carloni::Out<rhdl_bits::bits_impl::Bits<2>>",fields:[(name:"data_out",ty:Bits(2)),(name:"void_out",ty:Bits(1)),(name:"stop_out",ty:Bits(1))])),"top.write.outbuf.inbuf.state_ff.dff.input":Enum((name:"rhdl_fpga::lid::carloni::State",variants:[(name:"Run",discriminant:0,ty:Empty),(name:"Stall",discriminant:1,ty:Empty)],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned))),"top.write.outbuf.inbuf.state_ff.dff.output":Enum((name:"rhdl_fpga::lid::carloni::State",variants:[(name:"Run",discriminant:0,ty:Empty),(name:"Stall",discriminant:1,ty:Empty)],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned))),"top.write.outbuf.inbuf.void_ff.dff.input":Bits(1),"top.write.outbuf.inbuf.void_ff.dff.output":Bits(1),"top.write.outbuf.input":Struct((name:"rhdl_fpga::axi4lite::stream::axi_to_rhdl::In<rhdl_bits::bits_impl::Bits<2>>",fields:[(name:"tdata",ty:Bits(2)),(name:"tvalid",ty:Bits(1)),(name:"ready",ty:Struct((name:"rhdl_fpga::stream::Ready<rhdl_bits::bits_impl::Bits<2>>",fields:[(name:"marker",ty:Empty),(name:"raw",ty:Bits(1))])))])),"top.write.outbuf.outputs":Struct((name:"rhdl_fpga::axi4lite::stream::axi_to_rhdl::Out<rhdl_bits::bits_impl::Bits<2>>",fields:[(name:"data",ty:Enum((name:"Option::<rhdl_bits::bits_impl::Bits<2>>",variants:[(name:"None",discriminant:0,ty:Empty),(name:"Some",discriminant:1,ty:Tuple((elements:[Bits(2)])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))),(name:"tready",ty:Bits(1))])),"top.write.outputs":Struct((name:"rhdl_fpga::axi4lite::core::controller::write::Out",fields:[(name:"axi",ty:Struct((name:"rhdl_fpga::axi4lite::types::WriteMOSI",fields:[(name:"awaddr",ty:Bits(32)),(name:"awvalid",ty:Bits(1)),(name:"wdata",ty:Bits(32)),(name:"wstrb",ty:Bits(4)),(name:"wvalid",ty:Bits(1)),(name:"bready",ty:Bits(1))]))),(name:"req_ready",ty:Struct((name:"rhdl_fpga::stream::Ready<rhdl_fpga::axi4lite::types::WriteCommand>",fields:[(name:"marker",ty:Empty),(name:"raw",ty:Bits(1))]))),(name:"resp_data",ty:Enum((name:"Option::<core::result::Result<(), rhdl_fpga::axi4lite::types::AXI4Error>>",variants:[(name:"None",discriminant:0,ty:Empty),(name:"Some",discriminant:1,ty:Tuple((elements:[Enum((name:"Result::<(), rhdl_fpga::axi4lite::types::AXI4Error>",variants:[(name:"Err",discriminant:0,ty:Tuple((elements:[Enum((name:"rhdl_fpga::axi4lite::types::AXI4Error",variants:[(name:"SLVERR",discriminant:0,ty:Empty),(name:"DECERR",discriminant:1,ty:Empty)],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))]))),(name:"Ok",discriminant:1,ty:Tuple((elements:[Empty])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned))))])),"top.write.tee.in_buffer.input":Struct((name:"rhdl_fpga::stream::stream_to_fifo::In<(rhdl_bits::bits_impl::Bits<32>, rhdl_fpga::axi4lite::types::StrobedData)>",fields:[(name:"data",ty:Enum((name:"Option::<(rhdl_bits::bits_impl::Bits<32>, rhdl_fpga::axi4lite::types::StrobedData)>",variants:[(name:"None",discriminant:0,ty:Empty),(name:"Some",discriminant:1,ty:Tuple((elements:[Tuple((elements:[Bits(32),Struct((name:"rhdl_fpga::axi4lite::types::StrobedData",fields:[(name:"data",ty:Bits(32)),(name:"strobe",ty:Bits(4))]))]))])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))),(name:"next",ty:Bits(1))])),"top.write.tee.in_buffer.one_slot.dff.input":Tuple((elements:[Bits(32),Struct((name:"rhdl_fpga::axi4lite::types::StrobedData",fields:[(name:"data",ty:Bits(32)),(name:"strobe",ty:Bits(4))]))])),"top.write.tee.in_buffer.one_slot.dff.output":Tuple((elements:[Bits(32),Struct((name:"rhdl_fpga::axi4lite::types::StrobedData",fields:[(name:"data",ty:Bits(32)),(name:"strobe",ty:Bits(4))]))])),"top.write.tee.in_buffer.outputs":Struct((name:"rhdl_fpga::stream::stream_to_fifo::Out<(rhdl_bits::bits_impl::Bits<32>, rhdl_fpga::axi4lite::types::StrobedData)>",fields:[(name:"data",ty:Enum((name:"Option::<(rhdl_bits::bits_impl::Bits<32>, rhdl_fpga::axi4lite::types::StrobedData)>",variants:[(name:"None",discriminant:0,ty:Empty),(name:"Some",discriminant:1,ty:Tuple((elements:[Tuple((elements:[Bits(32),Struct((name:"rhdl_fpga::axi4lite::types::StrobedData",fields:[(name:"data",ty:Bits(32)),(name:"strobe",ty:Bits(4))]))]))])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))),(name:"ready",ty:Struct((name:"rhdl_fpga::stream::Ready<(rhdl_bits::bits_impl::Bits<32>, rhdl_fpga::axi4lite::types::StrobedData)>",fields:[(name:"marker",ty:Empty),(name:"raw",ty:Bits(1))]))),(name:"error",ty:Bits(1))])),"top.write.tee.in_buffer.read_slot.dff.input":Bits(1),"top.write.tee.in_buffer.read_slot.dff.output":Bits(1),"top.write.tee.in_buffer.state.dff.input":Enum((name:"rhdl_fpga::stream::stream_to_fifo::State",variants:[(name:"Empty",discriminant:0,ty:Empty),(name:"OneLoaded",discriminant:1,ty:Empty),(name:"TwoLoaded",discriminant:2,ty:Empty),(name:"Error",discriminant:3,ty:Empty)],discriminant_layout:(width:2,alignment:Msb,ty:Unsigned))),"top.write.tee.in_buffer.state.dff.output":Enum((name:"rhdl_fpga::stream::stream_to_fifo::State",variants:[(name:"Empty",discriminant:0,ty:Empty),(name:"OneLoaded",discriminant:1,ty:Empty),(name:"TwoLoaded",discriminant:2,ty:Empty),(name:"Error",discriminant:3,ty:Empty)],discriminant_layout:(width:2,alignment:Msb,ty:Unsigned))),"top.write.tee.in_buffer.write_slot.dff.input":Bits(1),"top.write.tee.in_buffer.write_slot.dff.output":Bits(1),"top.write.tee.in_buffer.zero_slot.dff.input":Tuple((elements:[Bits(32),Struct((name:"rhdl_fpga::axi4lite::types::StrobedData",fields:[(name:"data",ty:Bits(32)),(name:"strobe",ty:Bits(4))]))])),"top.write.tee.in_buffer.zero_slot.dff.output":Tuple((elements:[Bits(32),Struct((name:"rhdl_fpga::axi4lite::types::StrobedData",fields:[(name:"data",ty:Bits(32)),(name:"strobe",ty:Bits(4))]))])),"top.write.tee.input":Struct((name:"rhdl_fpga::stream::tee::In<rhdl_bits::bits_impl::Bits<32>,rhdl_fpga::axi4lite::types::StrobedData>",fields:[(name:"data",ty:Enum((name:"Option::<(rhdl_bits::bits_impl::Bits<32>, rhdl_fpga::axi4lite::types::StrobedData)>",variants:[(name:"None",discriminant:0,ty:Empty),(name:"Some",discriminant:1,ty:Tuple((elements:[Tuple((elements:[Bits(32),Struct((name:"rhdl_fpga::axi4lite::types::StrobedData",fields:[(name:"data",ty:Bits(32)),(name:"strobe",ty:Bits(4))]))]))])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))),(name:"s_ready",ty:Struct((name:"rhdl_fpga::stream::Ready<rhdl_bits::bits_impl::Bits<32>>",fields:[(name:"marker",ty:Empty),(name:"raw",ty:Bits(1))]))),(name:"t_ready",ty:Struct((name:"rhdl_fpga::stream::Ready<rhdl_fpga::axi4lite::types::StrobedData>",fields:[(name:"marker",ty:Empty),(name:"raw",ty:Bits(1))])))])),"top.write.tee.outputs":Struct((name:"rhdl_fpga::stream::tee::Out<rhdl_bits::bits_impl::Bits<32>,rhdl_fpga::axi4lite::types::StrobedData>",fields:[(name:"s_data",ty:Enum((name:"Option::<rhdl_bits::bits_impl::Bits<32>>",variants:[(name:"None",discriminant:0,ty:Empty),(name:"Some",discriminant:1,ty:Tuple((elements:[Bits(32)])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))),(name:"t_data",ty:Enum((name:"Option::<rhdl_fpga::axi4lite::types::StrobedData>",variants:[(name:"None",discriminant:0,ty:Empty),(name:"Some",discriminant:1,ty:Tuple((elements:[Struct((name:"rhdl_fpga::axi4lite::types::StrobedData",fields:[(name:"data",ty:Bits(32)),(name:"strobe",ty:Bits(4))]))])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))),(name:"ready",ty:Struct((name:"rhdl_fpga::stream::Ready<(rhdl_bits::bits_impl::Bits<32>, rhdl_fpga::axi4lite::types::StrobedData)>",fields:[(name:"marker",ty:Empty),(name:"raw",ty:Bits(1))])))])),"top.write.tee.s_buffer.input":Struct((name:"rhdl_fpga::stream::StreamIO<rhdl_bits::bits_impl::Bits<32>,rhdl_bits::bits_impl::Bits<32>>",fields:[(name:"data",ty:Enum((name:"Option::<rhdl_bits::bits_impl::Bits<32>>",variants:[(name:"None",discriminant:0,ty:Empty),(name:"Some",discriminant:1,ty:Tuple((elements:[Bits(32)])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))),(name:"ready",ty:Struct((name:"rhdl_fpga::stream::Ready<rhdl_bits::bits_impl::Bits<32>>",fields:[(name:"marker",ty:Empty),(name:"raw",ty:Bits(1))])))])),"top.write.tee.s_buffer.one_slot.dff.input":Bits(32),"top.write.tee.s_buffer.one_slot.dff.output":Bits(32),"top.write.tee.s_buffer.outputs":Struct((name:"rhdl_fpga::stream::fifo_to_stream::Out<rhdl_bits::bits_impl::Bits<32>>",fields:[(name:"data",ty:Enum((name:"Option::<rhdl_bits::bits_impl::Bits<32>>",variants:[(name:"None",discriminant:0,ty:Empty),(name:"Some",discriminant:1,ty:Tuple((elements:[Bits(32)])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))),(name:"full",ty:Bits(1)),(name:"error",ty:Bits(1))])),"top.write.tee.s_buffer.read_slot.dff.input":Bits(1),"top.write.tee.s_buffer.read_slot.dff.output":Bits(1),"top.write.tee.s_buffer.state.dff.input":Enum((name:"rhdl_fpga::stream::fifo_to_stream::State",variants:[(name:"Empty",discriminant:0,ty:Empty),(name:"OneLoaded",discriminant:1,ty:Empty),(name:"TwoLoaded",discriminant:2,ty:Empty),(name:"Error",discriminant:3,ty:Empty)],discriminant_layout:(width:2,alignment:Msb,ty:Unsigned))),"top.write.tee.s_buffer.state.dff.output":Enum((name:"rhdl_fpga::stream::fifo_to_stream::State",variants:[(name:"Empty",discriminant:0,ty:Empty),(name:"OneLoaded",discriminant:1,ty:Empty),(name:"TwoLoaded",discriminant:2,ty:Empty),(name:"Error",discriminant:3,ty:Empty)],discriminant_layout:(width:2,alignment:Msb,ty:Unsigned))),"top.write.tee.s_buffer.write_slot.dff.input":Bits(1),"top.write.tee.s_buffer.write_slot.dff.output":Bits(1),"top.write.tee.s_buffer.zero_slot.dff.input":Bits(32),"top.write.tee.s_buffer.zero_slot.dff.output":Bits(32),"top.write.tee.t_buffer.input":Struct((name:"rhdl_fpga::stream::StreamIO<rhdl_fpga::axi4lite::types::StrobedData,rhdl_fpga::axi4lite::types::StrobedData>",fields:[(name:"data",ty:Enum((name:"Option::<rhdl_fpga::axi4lite::types::StrobedData>",variants:[(name:"None",discriminant:0,ty:Empty),(name:"Some",discriminant:1,ty:Tuple((elements:[Struct((name:"rhdl_fpga::axi4lite::types::StrobedData",fields:[(name:"data",ty:Bits(32)),(name:"strobe",ty:Bits(4))]))])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))),(name:"ready",ty:Struct((name:"rhdl_fpga::stream::Ready<rhdl_fpga::axi4lite::types::StrobedData>",fields:[(name:"marker",ty:Empty),(name:"raw",ty:Bits(1))])))])),"top.write.tee.t_buffer.one_slot.dff.input":Struct((name:"rhdl_fpga::axi4lite::types::StrobedData",fields:[(name:"data",ty:Bits(32)),(name:"strobe",ty:Bits(4))])),"top.write.tee.t_buffer.one_slot.dff.output":Struct((name:"rhdl_fpga::axi4lite::types::StrobedData",fields:[(name:"data",ty:Bits(32)),(name:"strobe",ty:Bits(4))])),"top.write.tee.t_buffer.outputs":Struct((name:"rhdl_fpga::stream::fifo_to_stream::Out<rhdl_fpga::axi4lite::types::StrobedData>",fields:[(name:"data",ty:Enum((name:"Option::<rhdl_fpga::axi4lite::types::StrobedData>",variants:[(name:"None",discriminant:0,ty:Empty),(name:"Some",discriminant:1,ty:Tuple((elements:[Struct((name:"rhdl_fpga::axi4lite::types::StrobedData",fields:[(name:"data",ty:Bits(32)),(name:"strobe",ty:Bits(4))]))])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))),(name:"full",ty:Bits(1)),(name:"error",ty:Bits(1))])),"top.write.tee.t_buffer.read_slot.dff.input":Bits(1),"top.write.tee.t_buffer.read_slot.dff.output":Bits(1),"top.write.tee.t_buffer.state.dff.input":Enum((name:"rhdl_fpga::stream::fifo_to_stream::State",variants:[(name:"Empty",discriminant:0,ty:Empty),(name:"OneLoaded",discriminant:1,ty:Empty),(name:"TwoLoaded",discriminant:2,ty:Empty),(name:"Error",discriminant:3,ty:Empty)],discriminant_layout:(width:2,alignment:Msb,ty:Unsigned))),"top.write.tee.t_buffer.state.dff.output":Enum((name:"rhdl_fpga::stream::fifo_to_stream::State",variants:[(name:"Empty",discriminant:0,ty:Empty),(name:"OneLoaded",discriminant:1,ty:Empty),(name:"TwoLoaded",discriminant:2,ty:Empty),(name:"Error",discriminant:3,ty:Empty)],discriminant_layout:(width:2,alignment:Msb,ty:Unsigned))),"top.write.tee.t_buffer.write_slot.dff.input":Bits(1),"top.write.tee.t_buffer.write_slot.dff.output":Bits(1),"top.write.tee.t_buffer.zero_slot.dff.input":Struct((name:"rhdl_fpga::axi4lite::types::StrobedData",fields:[(name:"data",ty:Bits(32)),(name:"strobe",ty:Bits(4))])),"top.write.tee.t_buffer.zero_slot.dff.output":Struct((name:"rhdl_fpga::axi4lite::types::StrobedData",fields:[(name:"data",ty:Bits(32)),(name:"strobe",ty:Bits(4))])),"top.write_sink.sink_from_fn.input":Enum((name:"Option::<core::result::Result<(), rhdl_fpga::axi4lite::types::AXI4Error>>",variants:[(name:"None",discriminant:0,ty:Empty),(name:"Some",discriminant:1,ty:Tuple((elements:[Enum((name:"Result::<(), rhdl_fpga::axi4lite::types::AXI4Error>",variants:[(name:"Err",discriminant:0,ty:Tuple((elements:[Enum((name:"rhdl_fpga::axi4lite::types::AXI4Error",variants:[(name:"SLVERR",discriminant:0,ty:Empty),(name:"DECERR",discriminant:1,ty:Empty)],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))]))),(name:"Ok",discriminant:1,ty:Tuple((elements:[Empty])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned))),"top.write_sink.sink_from_fn.output":Bits(1),"top.write_source.from_fn_stream.input":Struct((name:"rhdl_fpga::stream::Ready<rhdl_fpga::axi4lite::types::WriteCommand>",fields:[(name:"marker",ty:Empty),(name:"raw",ty:Bits(1))])),"top.write_source.from_fn_stream.output":Enum((name:"Option::<rhdl_fpga::axi4lite::types::WriteCommand>",variants:[(name:"None",discriminant:0,ty:Empty),(name:"Some",discriminant:1,ty:Tuple((elements:[Struct((name:"rhdl_fpga::axi4lite::types::WriteCommand",fields:[(name:"addr",ty:Bits(32)),(name:"strobed_data",ty:Struct((name:"rhdl_fpga::axi4lite::types::StrobedData",fields:[(name:"data",ty:Bits(32)),(name:"strobe",ty:Bits(4))])))]))])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned))),"top.xor.input":Bits(1),"top.xor.outputs":Bits(32),"top.xor.w.dff.input":Bits(32),"top.xor.w.dff.output":Bits(32),"top.xor.x.dff.input":Bits(32),"top.xor.x.dff.output":Bits(32),"top.xor.y.dff.input":Bits(32),"top.xor.y.dff.output":Bits(32),"top.xor.z.dff.input":Bits(32),"top.xor.z.dff.output":Bits(32)})