***Set of mini-projects which was implemented using Verilog HDL. for more details please refer to this [playlist](https://www.youtube.com/watch?v=Kt-78I-NUgY&list=PL-iIOnHwN7NXw01eBDR7wI8KzGK4mu8Sr&pp=iAQB)***
