<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>Yarib</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>ILI9341_DISPLAY_YARIB</spirit:name>
  <spirit:version>2.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>ILI9341_DISPLAY_YARIB_v2_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>869b1333</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>ILI9341_DISPLAY_YARIB_v2_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>bbf8dead</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>eb4d24b7</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>fd592ead</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>45a2f450</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>tft_mosi</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>tft_sck</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>tft_dc</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>tft_r</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>tft_cs</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/zybo_z7-20.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/ILI9341_DISPLAY_YARIB_v2_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/espi.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/ILI9341_DISPLAY_YARIB_v2_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_63346d4a</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/ILI9341_DISPLAY_YARIB_v2_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/espi.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/ILI9341_DISPLAY_YARIB_v2_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/ILI9341_DISPLAY_YARIB_v1_0/data/ILI9341_DISPLAY_YARIB.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/ILI9341_DISPLAY_YARIB_v1_0/data/ILI9341_DISPLAY_YARIB.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/ILI9341_DISPLAY_YARIB_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/ILI9341_DISPLAY_YARIB_v1_0/src/ILI9341_DISPLAY_YARIB.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/ILI9341_DISPLAY_YARIB_v1_0/src/ILI9341_DISPLAY_YARIB.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/ILI9341_DISPLAY_YARIB_v1_0/src/ILI9341_DISPLAY_YARIB_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/ILI9341_DISPLAY_YARIB_v1_0/src/ili9341_graphics.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/ILI9341_DISPLAY_YARIB_v1_0/src/framepanel.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/ILI9341_DISPLAY_YARIB_v1_0/src/ili9341.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/ILI9341_DISPLAY_YARIB_v1_0/src/widget.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/ILI9341_DISPLAY_YARIB_v1_0/src/plot2d.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/ILI9341_DISPLAY_YARIB_v1_0/src/font5x8.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/ILI9341_DISPLAY_YARIB_v1_0/src/framepanel.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/ILI9341_DISPLAY_YARIB_v1_0/src/plot2d.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/ILI9341_DISPLAY_YARIB_v1_0/src/tft_graphics.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/ILI9341_DISPLAY_YARIB_v1_0/src/textlabel.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/ILI9341_DISPLAY_YARIB_v1_0/src/tft_graphics.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/ILI9341_DISPLAY_YARIB_v1_0/src/tft_spi_driver.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/ILI9341_DISPLAY_YARIB_v1_0/src/tft_spi_driver.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/ILI9341_DISPLAY_YARIB_v1_0/src/textlabel.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/ILI9341_DISPLAY_YARIB_v2_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_fd592ead</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>ILI9341 TFT SPI DISPLAY CONTROLLER</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">ILI9341_DISPLAY_YARIB_v2_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>ILI9341 DISPLAY YARIB v2.0</xilinx:displayName>
      <xilinx:vendorDisplayName>Yarib</xilinx:vendorDisplayName>
      <xilinx:coreRevision>14</xilinx:coreRevision>
      <xilinx:upgrades>
        <xilinx:canUpgradeFrom>user.org:user:ILI9341_DISPLAY_YARIB:2.0</xilinx:canUpgradeFrom>
      </xilinx:upgrades>
      <xilinx:coreCreationDateTime>2019-09-05T09:48:44Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f522135_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@af69f2b_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@88fdc13_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e0fe0a2_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53008805_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23aac6e8_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a85561b_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4940479a_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a6760a0_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a36bb3b_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43cc2931_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b50f3b_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13c0882c_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19f01dcc_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bae7945_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a1b7538_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fb615e8_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b4b5d86_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1994083f_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5845ace8_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@759dafa8_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bb0e08a_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@751f3236_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2957e50f_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1668ccc9_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70e129ca_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bfbf4a0_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48906f3a_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2eeb116c_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f674072_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@703a58d1_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fcc9051_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@376c2195_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dec57f0_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76367a8e_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@607df1b9_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69c89b01_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6080f05b_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ad74036_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37c97b17_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f07238e_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7861e85d_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66d7b46a_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18bbe2c8_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14365b45_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73896551_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56560da0_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@699ca28_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ecb035a_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33fb2e05_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11466833_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10afbe04_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fffe5c3_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8c6ec89_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1af4e936_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7854d85e_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5023ab10_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@494314c5_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59c6f738_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a9ffde8_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47fef7ab_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ac68daa_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c210dc4_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67cee04_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d9e7213_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f799261_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43ef1225_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16a8d7e_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69882570_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@373f45cc_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39487c30_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63b6ebfa_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e7562d2_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73be3d25_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4076edd5_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a09d534_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@314c35f4_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c84e260_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c2aaaa0_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b1de712_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36b18749_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50fabd25_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@594b717b_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45c34b61_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73343b5b_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5610b4ec_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@308361a2_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@785a02b9_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@400c3fd6_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55e13fe8_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a941d03_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@647f894f_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35fc126e_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@630fab59_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@303e008e_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ec44e8e_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ecdd03f_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24a009ad_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@249c5713_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e62f9f2_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@761fdfb8_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11eac957_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15bea3d9_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14dc7885_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71d64767_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14eec747_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@745dc6d5_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bedc04e_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bb85d9d_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@747c1d_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ee31d18_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@261a5e7e_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41d8ea1_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70e9996_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12e66770_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29344aba_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5747c3c6_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2efa3276_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33be6dd3_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a61cae5_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d907202_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7abfe9b3_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4efd595a_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13da9ac3_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1866f14b_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@550c2115_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f35db44_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@520de1bc_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56eaf0d0_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a3ea1a9_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dc2abcb_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@215547cd_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ef55489_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15002ec4_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3aaa45e2_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dfe2ce4_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c64c1b7_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6998a454_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56272bc6_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@522d5ecf_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30d6b340_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e323745_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6097bd3_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61189a34_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66425b88_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@237dfee8_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30ca697e_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cbfc3d0_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27f0589a_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66ca25cb_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25667759_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fde040e_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75216cdd_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e354e67_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3388687b_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@164bb79f_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b79ef71_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59519820_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60115e8f_ARCHIVE_LOCATION">/home/nevarez/work/GITHUB/hardware_ip_repo_xilinx/ILI9341_DISPLAY_YARIB_2.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="7a63f3fc"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="3241fb67"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="c9274cbc"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="6992ea72"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="03c09454"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
