{"vcs1":{"timestamp_begin":1677641374.849389258, "rt":0.35, "ut":0.10, "st":0.07}}
{"vcselab":{"timestamp_begin":1677641375.225960743, "rt":0.29, "ut":0.11, "st":0.06}}
{"link":{"timestamp_begin":1677641375.545857312, "rt":0.16, "ut":0.04, "st":0.05}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1677641374.707818543}
{"VCS_COMP_START_TIME": 1677641374.707818543}
{"VCS_COMP_END_TIME": 1677641375.745781661}
{"VCS_USER_OPTIONS": "-sverilog -cm line -cm_line contassign 01_struc.sv 02_abstract.sv HexDisplay.sv tb.sv"}
{"vcs1": {"peak_mem": 337352}}
{"stitch_vcselab": {"peak_mem": 238972}}
