

================================================================
== Vivado HLS Report for 'yuv_filter_yuv_scale'
================================================================
* Date:           Fri May 08 12:54:54 2015

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        yuv_filter.prj
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   8.00|      6.38|        1.00|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+---------+-------+---------+---------+
    |     Latency     |     Interval    | Pipeline|
    |  min  |   max   |  min  |   max   |   Type  |
    +-------+---------+-------+---------+---------+
    |  40005|  2457605|  40005|  2457605|   none  |
    +-------+---------+-------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+-------+---------+----------+-----------+-----------+-----------------+----------+
        |                                     |     Latency     | Iteration|  Initiation Interval  |       Trip      |          |
        |              Loop Name              |  min  |   max   |  Latency |  achieved |   target  |      Count      | Pipelined|
        +-------------------------------------+-------+---------+----------+-----------+-----------+-----------------+----------+
        |- YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y  |  40003|  2457603|         5|          1|          1| 40000 ~ 2457600 |    yes   |
        +-------------------------------------+-------+---------+----------+-----------+-----------+-----------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|Expression       |        -|      4|      0|    183|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|     82|
|Register         |        -|      -|    236|     28|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      4|    236|    293|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      5|   ~0  |      1|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |bound_fu_230_p2                |     *    |      1|  0|   0|          16|          16|
    |tmp_16_fu_327_p2               |     *    |      1|  0|   0|           8|           8|
    |tmp_17_fu_335_p2               |     *    |      1|  0|   0|           8|           8|
    |tmp_18_fu_343_p2               |     *    |      1|  0|   0|           8|           8|
    |indvar_flatten_next_fu_241_p2  |     +    |      0|  0|  32|          32|           1|
    |p_addr1_fu_311_p2              |     +    |      0|  0|  13|          27|          27|
    |p_addr_fu_305_p2               |     +    |      0|  0|  13|          27|          27|
    |x_s_fu_260_p2                  |     +    |      0|  0|  16|          16|           1|
    |y_2_fu_274_p2                  |     +    |      0|  0|  16|          16|           1|
    |x_mid2_fu_266_p3               |  Select  |      0|  0|  16|           1|          16|
    |y_mid2_fu_252_p3               |  Select  |      0|  0|  16|           1|           1|
    |exitcond_flatten_fu_236_p2     |   icmp   |      0|  0|  40|          32|          32|
    |exitcond_fu_247_p2             |   icmp   |      0|  0|  20|          16|          16|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      4|  0| 183|         208|         162|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |   1|          4|    1|          4|
    |ap_reg_ppiten_pp0_it4   |   1|          2|    1|          2|
    |indvar_flatten_reg_176  |  32|          2|   32|         64|
    |x_phi_fu_191_p4         |  16|          2|   16|         32|
    |x_reg_187               |  16|          2|   16|         32|
    |y_reg_198               |  16|          2|   16|         32|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  82|         14|   82|        166|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |U_reg_472                 |   8|   0|    8|          0|
    |V_reg_477                 |   8|   0|    8|          0|
    |Y_reg_467                 |   8|   0|    8|          0|
    |ap_CS_fsm                 |   3|   0|    3|          0|
    |ap_reg_ppiten_pp0_it0     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it4     |   1|   0|    1|          0|
    |bound_reg_414             |  32|   0|   32|          0|
    |exitcond_flatten_reg_419  |   1|   0|    1|          0|
    |indvar_flatten_reg_176    |  32|   0|   32|          0|
    |tmp_19_reg_482            |   8|   0|    8|          0|
    |tmp_20_reg_487            |   8|   0|    8|          0|
    |tmp_21_reg_492            |   8|   0|    8|          0|
    |tmp_28_cast_reg_409       |   8|   0|   15|          7|
    |tmp_6_reg_445             |  27|   0|   64|         37|
    |tmp_cast_15_reg_404       |   8|   0|   15|          7|
    |tmp_cast_reg_399          |   8|   0|   15|          7|
    |x_mid2_reg_433            |  16|   0|   16|          0|
    |x_reg_187                 |  16|   0|   16|          0|
    |y_mid2_reg_428            |  16|   0|   16|          0|
    |y_reg_198                 |  16|   0|   16|          0|
    |exitcond_flatten_reg_419  |   0|   1|    1|          0|
    |tmp_6_reg_445             |   0|  27|   64|         37|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 236|  28|  359|         95|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+----------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+---------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs | yuv_filter_yuv_scale | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs | yuv_filter_yuv_scale | return value |
|ap_start                   |  in |    1| ap_ctrl_hs | yuv_filter_yuv_scale | return value |
|ap_done                    | out |    1| ap_ctrl_hs | yuv_filter_yuv_scale | return value |
|ap_idle                    | out |    1| ap_ctrl_hs | yuv_filter_yuv_scale | return value |
|ap_ready                   | out |    1| ap_ctrl_hs | yuv_filter_yuv_scale | return value |
|ap_return_0                | out |   16| ap_ctrl_hs | yuv_filter_yuv_scale | return value |
|ap_return_1                | out |   16| ap_ctrl_hs | yuv_filter_yuv_scale | return value |
|in_channels_ch1_address0   | out |   22|  ap_memory |    in_channels_ch1   |     array    |
|in_channels_ch1_ce0        | out |    1|  ap_memory |    in_channels_ch1   |     array    |
|in_channels_ch1_q0         |  in |    8|  ap_memory |    in_channels_ch1   |     array    |
|in_channels_ch2_address0   | out |   22|  ap_memory |    in_channels_ch2   |     array    |
|in_channels_ch2_ce0        | out |    1|  ap_memory |    in_channels_ch2   |     array    |
|in_channels_ch2_q0         |  in |    8|  ap_memory |    in_channels_ch2   |     array    |
|in_channels_ch3_address0   | out |   22|  ap_memory |    in_channels_ch3   |     array    |
|in_channels_ch3_ce0        | out |    1|  ap_memory |    in_channels_ch3   |     array    |
|in_channels_ch3_q0         |  in |    8|  ap_memory |    in_channels_ch3   |     array    |
|in_width_read              |  in |   16|   ap_none  |     in_width_read    |    scalar    |
|in_height_read             |  in |   16|   ap_none  |    in_height_read    |    scalar    |
|out_channels_ch1_address0  | out |   22|  ap_memory |   out_channels_ch1   |     array    |
|out_channels_ch1_ce0       | out |    1|  ap_memory |   out_channels_ch1   |     array    |
|out_channels_ch1_we0       | out |    1|  ap_memory |   out_channels_ch1   |     array    |
|out_channels_ch1_d0        | out |    8|  ap_memory |   out_channels_ch1   |     array    |
|out_channels_ch2_address0  | out |   22|  ap_memory |   out_channels_ch2   |     array    |
|out_channels_ch2_ce0       | out |    1|  ap_memory |   out_channels_ch2   |     array    |
|out_channels_ch2_we0       | out |    1|  ap_memory |   out_channels_ch2   |     array    |
|out_channels_ch2_d0        | out |    8|  ap_memory |   out_channels_ch2   |     array    |
|out_channels_ch3_address0  | out |   22|  ap_memory |   out_channels_ch3   |     array    |
|out_channels_ch3_ce0       | out |    1|  ap_memory |   out_channels_ch3   |     array    |
|out_channels_ch3_we0       | out |    1|  ap_memory |   out_channels_ch3   |     array    |
|out_channels_ch3_d0        | out |    8|  ap_memory |   out_channels_ch3   |     array    |
|Y_scale                    |  in |    8|   ap_none  |        Y_scale       |    scalar    |
|U_scale                    |  in |    8|   ap_none  |        U_scale       |    scalar    |
|V_scale                    |  in |    8|   ap_none  |        V_scale       |    scalar    |
+---------------------------+-----+-----+------------+----------------------+--------------+

