<annotationInfo>
<item  id="4" filename="exact_dot_product/complete_register.cpp" linenumber="19" name="p_Repl2_4" contextFuncName="get_result" moduleName="get_result" rtlName="p_Repl2_4_reg_439" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="7" filename="exact_dot_product/complete_register.cpp" linenumber="28" name="tmp_7" contextFuncName="get_result" moduleName="get_result" rtlName="tmp_7_fu_155_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="8" filename="exact_dot_product/complete_register.cpp" linenumber="28" name="p_Result_1" contextFuncName="get_result" moduleName="get_result" rtlName="p_Result_1_fu_165_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="9" filename="exact_dot_product/complete_register.cpp" linenumber="28" name="tmp_10" contextFuncName="get_result" moduleName="get_result" rtlName="tmp_10_fu_169_p3" latency="0" BRAM="-1" DSP="-1" FF="73" LUT="71" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="10" filename="exact_dot_product/complete_register.cpp" linenumber="28" name="tmp_11" contextFuncName="get_result" moduleName="get_result" rtlName="tmp_11_fu_177_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="11" filename="exact_dot_product/complete_register.cpp" linenumber="28" name="p_Result_2" contextFuncName="get_result" moduleName="get_result" rtlName="p_Result_2_fu_183_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="12" filename="exact_dot_product/complete_register.cpp" linenumber="28" name="tmp_2" contextFuncName="get_result" moduleName="get_result" rtlName="tmp_2_fu_187_p3" latency="0" BRAM="-1" DSP="-1" FF="73" LUT="71" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="13" filename="exact_dot_product/complete_register.cpp" linenumber="28" name="tmp_14" contextFuncName="get_result" moduleName="get_result" rtlName="tmp_14_fu_195_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="14" filename="exact_dot_product/complete_register.cpp" linenumber="28" name="tmp_15" contextFuncName="get_result" moduleName="get_result" rtlName="tmp_15_fu_199_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="15" filename="exact_dot_product/complete_register.cpp" linenumber="28" name="tmp_13" contextFuncName="get_result" moduleName="get_result" rtlName="tmp_13_fu_223_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="16" filename="exact_dot_product/complete_register.cpp" linenumber="28" name="leading_signs_V_1" contextFuncName="get_result" moduleName="get_result" rtlName="leading_signs_V_1_fu_227_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="17" filename="exact_dot_product/complete_register.cpp" linenumber="29" name="tmp_4" contextFuncName="get_result" moduleName="get_result" rtlName="tmp_4_fu_233_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="20" filename="exact_dot_product/complete_register.cpp" linenumber="25" name="flipped_V" contextFuncName="get_result" moduleName="get_result" rtlName="flipped_V_fu_203_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="79" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="21" filename="exact_dot_product/complete_register.cpp" linenumber="26" name="tmp" contextFuncName="get_result" moduleName="get_result" rtlName="tmp_reg_460" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="22" filename="exact_dot_product/complete_register.cpp" linenumber="26" name="p_Result_s" contextFuncName="get_result" moduleName="get_result" rtlName="p_Result_s_fu_238_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="23" filename="exact_dot_product/complete_register.cpp" linenumber="26" name="tmp_1" contextFuncName="get_result" moduleName="get_result" rtlName="tmp_1_fu_241_p3" latency="0" BRAM="-1" DSP="-1" FF="73" LUT="71" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="24" filename="exact_dot_product/complete_register.cpp" linenumber="26" name="tmp_3" contextFuncName="get_result" moduleName="get_result" rtlName="tmp_3_fu_249_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="25" filename="exact_dot_product/complete_register.cpp" linenumber="26" name="p_Result_s_7" contextFuncName="get_result" moduleName="get_result" rtlName="p_Result_s_7_fu_219_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="26" filename="exact_dot_product/complete_register.cpp" linenumber="26" name="tmp_s" contextFuncName="get_result" moduleName="get_result" rtlName="tmp_s_fu_254_p3" latency="0" BRAM="-1" DSP="-1" FF="73" LUT="71" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="27" filename="exact_dot_product/complete_register.cpp" linenumber="26" name="tmp_8" contextFuncName="get_result" moduleName="get_result" rtlName="tmp_8_fu_261_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="28" filename="exact_dot_product/complete_register.cpp" linenumber="26" name="tmp_9" contextFuncName="get_result" moduleName="get_result" rtlName="tmp_9_fu_265_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="29" filename="exact_dot_product/complete_register.cpp" linenumber="26" name="tmp_5" contextFuncName="get_result" moduleName="get_result" rtlName="tmp_5_fu_269_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="30" filename="exact_dot_product/complete_register.cpp" linenumber="26" name="leading_signs_V" contextFuncName="get_result" moduleName="get_result" rtlName="leading_signs_V_fu_273_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="34" filename="exact_dot_product/complete_register.cpp" linenumber="35" name="tmp_16" contextFuncName="get_result" moduleName="get_result" rtlName="tmp_16_fu_279_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="35" filename="exact_dot_product/complete_register.cpp" linenumber="35" name="tmp_6" contextFuncName="get_result" moduleName="get_result" rtlName="tmp_6_fu_283_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="36" filename="exact_dot_product/complete_register.cpp" linenumber="35" name="exponent_V" contextFuncName="get_result" moduleName="get_result" rtlName="exponent_V_fu_289_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="37" filename="exact_dot_product/complete_register.cpp" linenumber="40" name="rhs_V_cast" contextFuncName="get_result" moduleName="get_result" rtlName="rhs_V_cast_fu_295_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="38" filename="exact_dot_product/complete_register.cpp" linenumber="40" name="addconv" contextFuncName="get_result" moduleName="get_result" rtlName="addconv_fu_299_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="43" filename="exact_dot_product/complete_register.cpp" linenumber="39" name="i_op_assign_cast3" contextFuncName="get_result" moduleName="get_result" rtlName="i_op_assign_cast3_fu_305_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="44" filename="exact_dot_product/complete_register.cpp" linenumber="39" name="exitcond1" contextFuncName="get_result" moduleName="get_result" rtlName="exitcond1_fu_309_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="46" filename="exact_dot_product/complete_register.cpp" linenumber="39" name="i" contextFuncName="get_result" moduleName="get_result" rtlName="i_fu_315_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="50" filename="exact_dot_product/complete_register.cpp" linenumber="40" name="r_V" contextFuncName="get_result" moduleName="get_result" rtlName="r_V_fu_321_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="51" filename="exact_dot_product/complete_register.cpp" linenumber="40" name="tmp_17" contextFuncName="get_result" moduleName="get_result" rtlName="tmp_17_fu_326_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="52" filename="exact_dot_product/complete_register.cpp" linenumber="40" name="rev" contextFuncName="get_result" moduleName="get_result" rtlName="rev_fu_334_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="53" filename="exact_dot_product/complete_register.cpp" linenumber="42" name="bvh_d_index" contextFuncName="get_result" moduleName="get_result" rtlName="bvh_d_index_fu_340_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="54" filename="exact_dot_product/complete_register.cpp" linenumber="42" name="index_assign_cast" contextFuncName="get_result" moduleName="get_result" rtlName="index_assign_cast_fu_346_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="55" filename="exact_dot_product/complete_register.cpp" linenumber="42" name="index_assign_1_cast" contextFuncName="get_result" moduleName="get_result" rtlName="index_assign_1_cast_fu_350_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="56" filename="exact_dot_product/complete_register.cpp" linenumber="42" name="p_Repl2_1" contextFuncName="get_result" moduleName="get_result" rtlName="p_Repl2_1_fu_354_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="57" filename="exact_dot_product/complete_register.cpp" linenumber="42" name="tmp_18" contextFuncName="get_result" moduleName="get_result" rtlName="tmp_18_fu_361_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="58" filename="exact_dot_product/complete_register.cpp" linenumber="42" name="tmp_18_cast" contextFuncName="get_result" moduleName="get_result" rtlName="tmp_18_cast_fu_367_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="59" filename="exact_dot_product/complete_register.cpp" linenumber="42" name="mantissa_V" contextFuncName="get_result" moduleName="get_result" rtlName="mantissa_V_fu_371_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="68" filename="exact_dot_product/complete_register.cpp" linenumber="49" name="index_assign_2_cast1" contextFuncName="get_result" moduleName="get_result" rtlName="index_assign_2_cast1_fu_381_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="69" filename="exact_dot_product/complete_register.cpp" linenumber="49" name="exitcond" contextFuncName="get_result" moduleName="get_result" rtlName="exitcond_fu_385_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="71" filename="exact_dot_product/complete_register.cpp" linenumber="49" name="i_1" contextFuncName="get_result" moduleName="get_result" rtlName="i_1_fu_391_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="75" filename="exact_dot_product/complete_register.cpp" linenumber="50" name="tmp_21" contextFuncName="get_result" moduleName="get_result" rtlName="tmp_21_fu_397_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="76" filename="exact_dot_product/complete_register.cpp" linenumber="50" name="tmp_12" contextFuncName="get_result" moduleName="get_result" rtlName="tmp_12_fu_405_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="77" filename="exact_dot_product/complete_register.cpp" linenumber="50" name="p_Repl2_2" contextFuncName="get_result" moduleName="get_result" rtlName="p_Repl2_2_fu_411_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="78" filename="exact_dot_product/complete_register.cpp" linenumber="50" name="p_Result_3" contextFuncName="get_result" moduleName="get_result" rtlName="p_Result_3_fu_415_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="84" filename="exact_dot_product/complete_register.cpp" linenumber="54" name="p_Result_4" contextFuncName="get_result" moduleName="get_result" rtlName="p_Result_4_fu_425_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="13" filename="exact_dot_product/exact_dot_product.cpp" linenumber="10" name="exitcond" contextFuncName="exact_dot_product" moduleName="exact_dot_product" rtlName="exitcond_fu_117_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="14" filename="exact_dot_product/exact_dot_product.cpp" linenumber="10" name="i_1" contextFuncName="exact_dot_product" moduleName="exact_dot_product" rtlName="i_1_fu_123_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="22" filename="exact_dot_product/complete_register.cpp" linenumber="119" name="sign" contextFuncName="get_sign" moduleName="exact_dot_product" rtlName="sign_fu_173_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="23" filename="exact_dot_product/complete_register.cpp" linenumber="103" name="tmp_24" contextFuncName="get_mantissa" moduleName="exact_dot_product" rtlName="tmp_24_fu_129_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="24" filename="exact_dot_product/complete_register.cpp" linenumber="113" name="e2_V" contextFuncName="get_exponent" moduleName="exact_dot_product" rtlName="e2_V_fu_133_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="25" filename="exact_dot_product/complete_register.cpp" linenumber="126" name="r_V" contextFuncName="mantissa_mult" moduleName="exact_dot_product" rtlName="r_V_fu_143_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="26" filename="exact_dot_product/complete_register.cpp" linenumber="126" name="r_V_cast" contextFuncName="mantissa_mult" moduleName="exact_dot_product" rtlName="r_V_cast_fu_153_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="27" filename="exact_dot_product/complete_register.cpp" linenumber="147" name="agg_result_V_assign_s" contextFuncName="to_2s_complement" moduleName="exact_dot_product" rtlName="agg_result_V_assign_s_fu_157_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="28" filename="exact_dot_product/complete_register.cpp" linenumber="146" name="result_V" contextFuncName="to_2s_complement" moduleName="exact_dot_product" rtlName="result_V_fu_180_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="22" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="29" filename="exact_dot_product/complete_register.cpp" linenumber="83" name="tmp_i_cast" contextFuncName="multiply_accumulate" moduleName="exact_dot_product" rtlName="tmp_i_cast_fu_163_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="30" filename="exact_dot_product/complete_register.cpp" linenumber="83" name="shifted_V_cast" contextFuncName="multiply_accumulate" moduleName="exact_dot_product" rtlName="shifted_V_cast_fu_186_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="31" filename="exact_dot_product/complete_register.cpp" linenumber="84" name="op2_assign" contextFuncName="multiply_accumulate" moduleName="exact_dot_product" rtlName="op2_assign_fu_167_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="32" filename="exact_dot_product/complete_register.cpp" linenumber="84" name="tmp_i_cast_9" contextFuncName="multiply_accumulate" moduleName="exact_dot_product" rtlName="tmp_i_cast_9_fu_190_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="33" filename="exact_dot_product/complete_register.cpp" linenumber="84" name="r_V_1" contextFuncName="multiply_accumulate" moduleName="exact_dot_product" rtlName="r_V_1_fu_193_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="187" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="34" filename="exact_dot_product/complete_register.cpp" linenumber="84" name="r_V_2_cast" contextFuncName="multiply_accumulate" moduleName="exact_dot_product" rtlName="r_V_2_cast_fu_199_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="35" filename="exact_dot_product/complete_register.cpp" linenumber="87" name="cr_m_cr_V" contextFuncName="multiply_accumulate" moduleName="exact_dot_product" rtlName="cr_m_cr_V_fu_203_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="79" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="39" filename="exact_dot_product/exact_dot_product.cpp" linenumber="16" name="tmp_V" contextFuncName="exact_dot_product" moduleName="exact_dot_product" rtlName="grp_get_result_fu_110" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
</annotationInfo>
