James Balfour , William J. Dally, Design tradeoffs for tiled CMP on-chip networks, Proceedings of the 20th annual international conference on Supercomputing, June 28-July 01, 2006, Cairns, Queensland, Australia[doi>10.1145/1183401.1183430]
William J. Dally, Virtual-channel flow control, Proceedings of the 17th annual international symposium on Computer Architecture, p.60-68, May 28-31, 1990, Seattle, Washington, USA[doi>10.1145/325164.325115]
José Duato, A Necessary and Sufficient Condition for Deadlock-Free Adaptive Routing in Wormhole Networks, IEEE Transactions on Parallel and Distributed Systems, v.6 n.10, p.1055-1067, October 1995[doi>10.1109/71.473515]
Gratz, P., Grot, B., and Keckler, S. W. 2008. Regional congestion awareness for load balance in networks-on-chip. In Proceedings of the International Symposium on High-Performance Computer Architecture.
Gratz, P., Kim, C., McDonald, R., Keckler, S. W., and Burger, D. 2006. Implementation and evaluation of on-chip network architectures. In Proceedings of the IEEE International Conference on Computer Design.
Jingcao Hu , Radu Marculescu, DyAD: smart routing for networks-on-chip, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996638]
IBM. IBM Blue Gene project. http://www.research.ibm.com/bluegene/.
Nan Jiang , John Kim , William J. Dally, Indirect adaptive routing on large scale interconnection networks, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555783]
J. A. Kahle , M. N. Day , H. P. Hofstee , C. R. Johns , T. R. Maeurer , D. Shippy, Introduction to the cell multiprocessor, IBM Journal of Research and Development, v.49 n.4/5, p.589-604, July 2005
John Kim , James Balfour , William Dally, Flattened Butterfly Topology for On-Chip Networks, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.172-182, December 01-05, 2007[doi>10.1109/MICRO.2007.15]
Jongman Kim , Dongkook Park , T. Theocharides , N. Vijaykrishnan , Chita R. Das, A low latency router supporting adaptivity for on-chip interconnects, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA[doi>10.1145/1065579.1065726]
Amit Kumar , Li-Shiuan Peh , Niraj K. Jha, Token flow control, Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture, p.342-353, November 08-12, 2008[doi>10.1109/MICRO.2008.4771803]
Amit Kumar , Li-Shiuan Peh , Partha Kundu , Niraj K. Jha, Express virtual channels: towards the ideal interconnection fabric, Proceedings of the 34th annual international symposium on Computer architecture, June 09-13, 2007, San Diego, California, USA[doi>10.1145/1250662.1250681]
Ming Li , Qing-An Zeng , Wen-Ben Jone, DyXY: a proximity congestion-aware deadlock-free dynamic routing method for network on chip, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147125]
D. Lugones , D. Franco , E. Luque, Dynamic and Distributed Multipath Routing Policy for High-Speed Cluster Networks, Proceedings of the 2009 9th IEEE/ACM International Symposium on Cluster Computing and the Grid, p.396-403, May 18-21, 2009[doi>10.1109/CCGRID.2009.13]
Sheng Ma , Natalie Enright Jerger , Zhiying Wang, DBAR: an efficient routing algorithm to support multiple concurrent applications in networks-on-chip, Proceedings of the 38th annual international symposium on Computer architecture, June 04-08, 2011, San Jose, California, USA[doi>10.1145/2000064.2000113]
Robert Mullins , Andrew West , Simon Moore, Low-Latency Virtual-Channel Routers for On-Chip Networks, Proceedings of the 31st annual international symposium on Computer architecture, p.188, June 19-23, 2004, München, Germany
Netmaker. 2009. Netmaker. http://www-dyn.cl.cam.ac.uk/∼rdm34/wiki/index.php&quest;title=Main_Page.
Vern Paxson, Fast, approximate synthesis of fractional Gaussian noise for generating self-similar network traffic, ACM SIGCOMM Computer Communication Review, v.27 n.5, p.5-18, Oct. 1997[doi>10.1145/269790.269792]
Rohit Sunkam Ramanujam , Bill Lin, Destination-based adaptive routing on 2D mesh networks, Proceedings of the 6th ACM/IEEE Symposium on Architectures for Networking and Communications Systems, October 25-26, 2010, La Jolla, California[doi>10.1145/1872007.1872030]
Scott, S. L. and Thorson, G. 1996. The Cray T3E network: Adaptive routing in a high-performance 3D torus. In Proceedings of the Annual Symposium on High Performance Interconnects.
Larry Seiler , Doug Carmean , Eric Sprangle , Tom Forsyth , Michael Abrash , Pradeep Dubey , Stephen Junkins , Adam Lake , Jeremy Sugerman , Robert Cavin , Roger Espasa , Ed Grochowski , Toni Juan , Pat Hanrahan, Larrabee: a many-core x86 architecture for visual computing, ACM SIGGRAPH 2008 papers, August 11-15, 2008, Los Angeles, California[doi>10.1145/1399504.1360617]
Daeho Seo , Akif Ali , Won-Taek Lim , Nauman Rafique , Mithuna Thottethodi, Near-Optimal Worst-Case Throughput Routing for Two-Dimensional Mesh Networks, Proceedings of the 32nd annual international symposium on Computer Architecture, p.432-443, June 04-08, 2005[doi>10.1109/ISCA.2005.37]
Li Shang , Li-Shiuan Peh , Niraj K. Jha, Dynamic Voltage Scaling with Links for Power Optimization of Interconnection Networks, Proceedings of the 9th International Symposium on High-Performance Computer Architecture, p.91, February 08-12, 2003
Arjun Singh , William J. Dally , Amit K. Gupta , Brian Towles, Adaptive channel queue routing on k-ary n-cubes, Proceedings of the sixteenth annual ACM symposium on Parallelism in algorithms and architectures, June 27-30, 2004, Barcelona, Spain[doi>10.1145/1007912.1007915]
SPLASH-2. http://www-flash.stanford.edu/apps/SPLASH/.
Taylor, M., Kim, J., et al. 2002. The Raw microprocessor: A computational fabric for software circuits and general-purpose programs. In Proceedings of the Annual ACM/IEEE International Symposium on Microarchitecture.
Brian Towles , William J. Dally , Stephen Boyd, Throughput-centric routing algorithm design, Proceedings of the fifteenth annual ACM symposium on Parallel algorithms and architectures, June 07-09, 2003, San Diego, California, USA[doi>10.1145/777412.777444]
L. G. Valiant , G. J. Brebner, Universal schemes for parallel communication, Proceedings of the thirteenth annual ACM symposium on Theory of computing, p.263-277, May 11-13, 1981, Milwaukee, Wisconsin, USA[doi>10.1145/800076.802479]
Vangal, S., Howard, J., et al. An 80-tile 1.28TFLOPS network-on-chip in 65nm CMOS. In Proceedings of the IEEE International Solid-State Circuits Conference.
