{"Source Block": ["hdl/library/xilinx/axi_dacfifo/axi_dacfifo_rd.v@117:127@HdlIdDef", "  // internal registers\n\n  reg                                   axi_data_req = 1'b0;\n  reg     [ 4:0]                        axi_read_state = 5'b0;\n  reg     [(AXI_MEM_ADDRESS_WIDTH-1):0] axi_mem_waddr = 'd0;\n (* dont_touch = \"true\" *) reg     [(AXI_MEM_ADDRESS_WIDTH-1):0] axi_mem_laddr = 'd0;\n  reg     [(DAC_MEM_ADDRESS_WIDTH-1):0] axi_mem_waddr_g = 'd0;\n (* dont_touch = \"true\" *) reg                                  axi_mem_laddr_toggle = 1'b0;\n  reg     [(DAC_MEM_ADDRESS_WIDTH-1):0] axi_mem_raddr = 'd0;\n  reg     [(DAC_MEM_ADDRESS_WIDTH-1):0] axi_mem_raddr_m1 = 'd0;\n  reg     [(DAC_MEM_ADDRESS_WIDTH-1):0] axi_mem_raddr_m2 = 'd0;\n"], "Clone Blocks": [["hdl/library/xilinx/axi_dacfifo/axi_dacfifo_wr.v@134:144", "  reg     [ 1:0]                            dma_xfer_req_d = 2'b0;\n\n  reg     [(DMA_MEM_ADDRESS_WIDTH-1):0]     axi_mem_waddr_m1 = 'd0;\n  reg     [(DMA_MEM_ADDRESS_WIDTH-1):0]     axi_mem_waddr_m2 = 'd0;\n  reg     [(DMA_MEM_ADDRESS_WIDTH-1):0]     axi_mem_waddr = 'd0;\n  reg                                       axi_mem_rvalid = 1'b0;\n  reg                                       axi_mem_rvalid_d = 1'b0;\n  reg                                       axi_mem_last = 1'b0;\n  reg                                       axi_mem_last_d = 1'b0;\n  reg     [(AXI_DATA_WIDTH-1):0]            axi_mem_rdata = 'd0;\n  reg     [(AXI_MEM_ADDRESS_WIDTH-1):0]     axi_mem_raddr = 'd0;\n"], ["hdl/library/xilinx/axi_dacfifo/axi_dacfifo_wr.v@132:142", "  reg     [(AXI_MEM_ADDRESS_WIDTH-1):0]     dma_mem_raddr = 'd0;\n  reg     [ 2:0]                            dma_mem_last_read_toggle_m = 3'b0;\n  reg     [ 1:0]                            dma_xfer_req_d = 2'b0;\n\n  reg     [(DMA_MEM_ADDRESS_WIDTH-1):0]     axi_mem_waddr_m1 = 'd0;\n  reg     [(DMA_MEM_ADDRESS_WIDTH-1):0]     axi_mem_waddr_m2 = 'd0;\n  reg     [(DMA_MEM_ADDRESS_WIDTH-1):0]     axi_mem_waddr = 'd0;\n  reg                                       axi_mem_rvalid = 1'b0;\n  reg                                       axi_mem_rvalid_d = 1'b0;\n  reg                                       axi_mem_last = 1'b0;\n  reg                                       axi_mem_last_d = 1'b0;\n"], ["hdl/library/xilinx/axi_dacfifo/axi_dacfifo_wr.v@135:145", "\n  reg     [(DMA_MEM_ADDRESS_WIDTH-1):0]     axi_mem_waddr_m1 = 'd0;\n  reg     [(DMA_MEM_ADDRESS_WIDTH-1):0]     axi_mem_waddr_m2 = 'd0;\n  reg     [(DMA_MEM_ADDRESS_WIDTH-1):0]     axi_mem_waddr = 'd0;\n  reg                                       axi_mem_rvalid = 1'b0;\n  reg                                       axi_mem_rvalid_d = 1'b0;\n  reg                                       axi_mem_last = 1'b0;\n  reg                                       axi_mem_last_d = 1'b0;\n  reg     [(AXI_DATA_WIDTH-1):0]            axi_mem_rdata = 'd0;\n  reg     [(AXI_MEM_ADDRESS_WIDTH-1):0]     axi_mem_raddr = 'd0;\n  reg     [(AXI_MEM_ADDRESS_WIDTH-1):0]     axi_mem_raddr_g = 'd0;\n"], ["hdl/library/xilinx/axi_dacfifo/axi_dacfifo_wr.v@136:146", "  reg     [(DMA_MEM_ADDRESS_WIDTH-1):0]     axi_mem_waddr_m1 = 'd0;\n  reg     [(DMA_MEM_ADDRESS_WIDTH-1):0]     axi_mem_waddr_m2 = 'd0;\n  reg     [(DMA_MEM_ADDRESS_WIDTH-1):0]     axi_mem_waddr = 'd0;\n  reg                                       axi_mem_rvalid = 1'b0;\n  reg                                       axi_mem_rvalid_d = 1'b0;\n  reg                                       axi_mem_last = 1'b0;\n  reg                                       axi_mem_last_d = 1'b0;\n  reg     [(AXI_DATA_WIDTH-1):0]            axi_mem_rdata = 'd0;\n  reg     [(AXI_MEM_ADDRESS_WIDTH-1):0]     axi_mem_raddr = 'd0;\n  reg     [(AXI_MEM_ADDRESS_WIDTH-1):0]     axi_mem_raddr_g = 'd0;\n  reg                                       axi_mem_read_en_d = 1'b0;\n"], ["hdl/library/xilinx/axi_dacfifo/axi_dacfifo_rd.v@115:125", "  localparam  XFER_END                = 5'b10000;\n\n  // internal registers\n\n  reg                                   axi_data_req = 1'b0;\n  reg     [ 4:0]                        axi_read_state = 5'b0;\n  reg     [(AXI_MEM_ADDRESS_WIDTH-1):0] axi_mem_waddr = 'd0;\n (* dont_touch = \"true\" *) reg     [(AXI_MEM_ADDRESS_WIDTH-1):0] axi_mem_laddr = 'd0;\n  reg     [(DAC_MEM_ADDRESS_WIDTH-1):0] axi_mem_waddr_g = 'd0;\n (* dont_touch = \"true\" *) reg                                  axi_mem_laddr_toggle = 1'b0;\n  reg     [(DAC_MEM_ADDRESS_WIDTH-1):0] axi_mem_raddr = 'd0;\n"], ["hdl/library/xilinx/axi_dacfifo/axi_dacfifo_wr.v@131:141", "  reg     [(AXI_MEM_ADDRESS_WIDTH-1):0]     dma_mem_raddr_m2 = 'd0;\n  reg     [(AXI_MEM_ADDRESS_WIDTH-1):0]     dma_mem_raddr = 'd0;\n  reg     [ 2:0]                            dma_mem_last_read_toggle_m = 3'b0;\n  reg     [ 1:0]                            dma_xfer_req_d = 2'b0;\n\n  reg     [(DMA_MEM_ADDRESS_WIDTH-1):0]     axi_mem_waddr_m1 = 'd0;\n  reg     [(DMA_MEM_ADDRESS_WIDTH-1):0]     axi_mem_waddr_m2 = 'd0;\n  reg     [(DMA_MEM_ADDRESS_WIDTH-1):0]     axi_mem_waddr = 'd0;\n  reg                                       axi_mem_rvalid = 1'b0;\n  reg                                       axi_mem_rvalid_d = 1'b0;\n  reg                                       axi_mem_last = 1'b0;\n"], ["hdl/library/xilinx/axi_dacfifo/axi_dacfifo_rd.v@121:131", "  reg     [(AXI_MEM_ADDRESS_WIDTH-1):0] axi_mem_waddr = 'd0;\n (* dont_touch = \"true\" *) reg     [(AXI_MEM_ADDRESS_WIDTH-1):0] axi_mem_laddr = 'd0;\n  reg     [(DAC_MEM_ADDRESS_WIDTH-1):0] axi_mem_waddr_g = 'd0;\n (* dont_touch = \"true\" *) reg                                  axi_mem_laddr_toggle = 1'b0;\n  reg     [(DAC_MEM_ADDRESS_WIDTH-1):0] axi_mem_raddr = 'd0;\n  reg     [(DAC_MEM_ADDRESS_WIDTH-1):0] axi_mem_raddr_m1 = 'd0;\n  reg     [(DAC_MEM_ADDRESS_WIDTH-1):0] axi_mem_raddr_m2 = 'd0;\n  reg     [(AXI_MEM_ADDRESS_WIDTH-1):0] axi_mem_addr_diff = 'd0;\n  reg     [31:0]                        axi_araddr_prev = 'd0;\n\n  reg     [(DAC_MEM_ADDRESS_WIDTH-1):0] dac_mem_raddr = 'd0;\n"], ["hdl/library/xilinx/axi_dacfifo/axi_dacfifo_rd.v@124:134", " (* dont_touch = \"true\" *) reg                                  axi_mem_laddr_toggle = 1'b0;\n  reg     [(DAC_MEM_ADDRESS_WIDTH-1):0] axi_mem_raddr = 'd0;\n  reg     [(DAC_MEM_ADDRESS_WIDTH-1):0] axi_mem_raddr_m1 = 'd0;\n  reg     [(DAC_MEM_ADDRESS_WIDTH-1):0] axi_mem_raddr_m2 = 'd0;\n  reg     [(AXI_MEM_ADDRESS_WIDTH-1):0] axi_mem_addr_diff = 'd0;\n  reg     [31:0]                        axi_araddr_prev = 'd0;\n\n  reg     [(DAC_MEM_ADDRESS_WIDTH-1):0] dac_mem_raddr = 'd0;\n  reg     [(DAC_MEM_ADDRESS_WIDTH-1):0] dac_mem_raddr_g = 'd0;\n  reg     [(DAC_MEM_ADDRESS_WIDTH-1):0] dac_mem_waddr = 'd0;\n  reg     [(DAC_MEM_ADDRESS_WIDTH-1):0] dac_mem_waddr_m1 = 'd0;\n"], ["hdl/library/xilinx/axi_dacfifo/axi_dacfifo_rd.v@122:132", " (* dont_touch = \"true\" *) reg     [(AXI_MEM_ADDRESS_WIDTH-1):0] axi_mem_laddr = 'd0;\n  reg     [(DAC_MEM_ADDRESS_WIDTH-1):0] axi_mem_waddr_g = 'd0;\n (* dont_touch = \"true\" *) reg                                  axi_mem_laddr_toggle = 1'b0;\n  reg     [(DAC_MEM_ADDRESS_WIDTH-1):0] axi_mem_raddr = 'd0;\n  reg     [(DAC_MEM_ADDRESS_WIDTH-1):0] axi_mem_raddr_m1 = 'd0;\n  reg     [(DAC_MEM_ADDRESS_WIDTH-1):0] axi_mem_raddr_m2 = 'd0;\n  reg     [(AXI_MEM_ADDRESS_WIDTH-1):0] axi_mem_addr_diff = 'd0;\n  reg     [31:0]                        axi_araddr_prev = 'd0;\n\n  reg     [(DAC_MEM_ADDRESS_WIDTH-1):0] dac_mem_raddr = 'd0;\n  reg     [(DAC_MEM_ADDRESS_WIDTH-1):0] dac_mem_raddr_g = 'd0;\n"], ["hdl/library/xilinx/axi_dacfifo/axi_dacfifo_rd.v@127:137", "  reg     [(DAC_MEM_ADDRESS_WIDTH-1):0] axi_mem_raddr_m2 = 'd0;\n  reg     [(AXI_MEM_ADDRESS_WIDTH-1):0] axi_mem_addr_diff = 'd0;\n  reg     [31:0]                        axi_araddr_prev = 'd0;\n\n  reg     [(DAC_MEM_ADDRESS_WIDTH-1):0] dac_mem_raddr = 'd0;\n  reg     [(DAC_MEM_ADDRESS_WIDTH-1):0] dac_mem_raddr_g = 'd0;\n  reg     [(DAC_MEM_ADDRESS_WIDTH-1):0] dac_mem_waddr = 'd0;\n  reg     [(DAC_MEM_ADDRESS_WIDTH-1):0] dac_mem_waddr_m1 = 'd0;\n  reg     [(DAC_MEM_ADDRESS_WIDTH-1):0] dac_mem_waddr_m2 = 'd0;\n  reg     [(DAC_MEM_ADDRESS_WIDTH-1):0] dac_mem_laddr = 'd0;\n  reg     [ 3:0]                        dac_mem_laddr_toggle_m = 4'd0;\n"], ["hdl/library/xilinx/axi_dacfifo/axi_dacfifo_rd.v@123:133", "  reg     [(DAC_MEM_ADDRESS_WIDTH-1):0] axi_mem_waddr_g = 'd0;\n (* dont_touch = \"true\" *) reg                                  axi_mem_laddr_toggle = 1'b0;\n  reg     [(DAC_MEM_ADDRESS_WIDTH-1):0] axi_mem_raddr = 'd0;\n  reg     [(DAC_MEM_ADDRESS_WIDTH-1):0] axi_mem_raddr_m1 = 'd0;\n  reg     [(DAC_MEM_ADDRESS_WIDTH-1):0] axi_mem_raddr_m2 = 'd0;\n  reg     [(AXI_MEM_ADDRESS_WIDTH-1):0] axi_mem_addr_diff = 'd0;\n  reg     [31:0]                        axi_araddr_prev = 'd0;\n\n  reg     [(DAC_MEM_ADDRESS_WIDTH-1):0] dac_mem_raddr = 'd0;\n  reg     [(DAC_MEM_ADDRESS_WIDTH-1):0] dac_mem_raddr_g = 'd0;\n  reg     [(DAC_MEM_ADDRESS_WIDTH-1):0] dac_mem_waddr = 'd0;\n"], ["hdl/library/xilinx/axi_dacfifo/axi_dacfifo_rd.v@116:126", "\n  // internal registers\n\n  reg                                   axi_data_req = 1'b0;\n  reg     [ 4:0]                        axi_read_state = 5'b0;\n  reg     [(AXI_MEM_ADDRESS_WIDTH-1):0] axi_mem_waddr = 'd0;\n (* dont_touch = \"true\" *) reg     [(AXI_MEM_ADDRESS_WIDTH-1):0] axi_mem_laddr = 'd0;\n  reg     [(DAC_MEM_ADDRESS_WIDTH-1):0] axi_mem_waddr_g = 'd0;\n (* dont_touch = \"true\" *) reg                                  axi_mem_laddr_toggle = 1'b0;\n  reg     [(DAC_MEM_ADDRESS_WIDTH-1):0] axi_mem_raddr = 'd0;\n  reg     [(DAC_MEM_ADDRESS_WIDTH-1):0] axi_mem_raddr_m1 = 'd0;\n"], ["hdl/library/xilinx/axi_dacfifo/axi_dacfifo_rd.v@120:130", "  reg     [ 4:0]                        axi_read_state = 5'b0;\n  reg     [(AXI_MEM_ADDRESS_WIDTH-1):0] axi_mem_waddr = 'd0;\n (* dont_touch = \"true\" *) reg     [(AXI_MEM_ADDRESS_WIDTH-1):0] axi_mem_laddr = 'd0;\n  reg     [(DAC_MEM_ADDRESS_WIDTH-1):0] axi_mem_waddr_g = 'd0;\n (* dont_touch = \"true\" *) reg                                  axi_mem_laddr_toggle = 1'b0;\n  reg     [(DAC_MEM_ADDRESS_WIDTH-1):0] axi_mem_raddr = 'd0;\n  reg     [(DAC_MEM_ADDRESS_WIDTH-1):0] axi_mem_raddr_m1 = 'd0;\n  reg     [(DAC_MEM_ADDRESS_WIDTH-1):0] axi_mem_raddr_m2 = 'd0;\n  reg     [(AXI_MEM_ADDRESS_WIDTH-1):0] axi_mem_addr_diff = 'd0;\n  reg     [31:0]                        axi_araddr_prev = 'd0;\n\n"], ["hdl/library/xilinx/axi_dacfifo/axi_dacfifo_rd.v@119:129", "  reg                                   axi_data_req = 1'b0;\n  reg     [ 4:0]                        axi_read_state = 5'b0;\n  reg     [(AXI_MEM_ADDRESS_WIDTH-1):0] axi_mem_waddr = 'd0;\n (* dont_touch = \"true\" *) reg     [(AXI_MEM_ADDRESS_WIDTH-1):0] axi_mem_laddr = 'd0;\n  reg     [(DAC_MEM_ADDRESS_WIDTH-1):0] axi_mem_waddr_g = 'd0;\n (* dont_touch = \"true\" *) reg                                  axi_mem_laddr_toggle = 1'b0;\n  reg     [(DAC_MEM_ADDRESS_WIDTH-1):0] axi_mem_raddr = 'd0;\n  reg     [(DAC_MEM_ADDRESS_WIDTH-1):0] axi_mem_raddr_m1 = 'd0;\n  reg     [(DAC_MEM_ADDRESS_WIDTH-1):0] axi_mem_raddr_m2 = 'd0;\n  reg     [(AXI_MEM_ADDRESS_WIDTH-1):0] axi_mem_addr_diff = 'd0;\n  reg     [31:0]                        axi_araddr_prev = 'd0;\n"], ["hdl/library/xilinx/axi_dacfifo/axi_dacfifo_rd.v@118:128", "\n  reg                                   axi_data_req = 1'b0;\n  reg     [ 4:0]                        axi_read_state = 5'b0;\n  reg     [(AXI_MEM_ADDRESS_WIDTH-1):0] axi_mem_waddr = 'd0;\n (* dont_touch = \"true\" *) reg     [(AXI_MEM_ADDRESS_WIDTH-1):0] axi_mem_laddr = 'd0;\n  reg     [(DAC_MEM_ADDRESS_WIDTH-1):0] axi_mem_waddr_g = 'd0;\n (* dont_touch = \"true\" *) reg                                  axi_mem_laddr_toggle = 1'b0;\n  reg     [(DAC_MEM_ADDRESS_WIDTH-1):0] axi_mem_raddr = 'd0;\n  reg     [(DAC_MEM_ADDRESS_WIDTH-1):0] axi_mem_raddr_m1 = 'd0;\n  reg     [(DAC_MEM_ADDRESS_WIDTH-1):0] axi_mem_raddr_m2 = 'd0;\n  reg     [(AXI_MEM_ADDRESS_WIDTH-1):0] axi_mem_addr_diff = 'd0;\n"]], "Diff Content": {"Delete": [[122, " (* dont_touch = \"true\" *) reg     [(AXI_MEM_ADDRESS_WIDTH-1):0] axi_mem_laddr = 'd0;\n"]], "Add": [[122, "  (* dont_touch = \"true\" *) reg     [(AXI_MEM_ADDRESS_WIDTH-1):0] axi_mem_laddr = 'd0;\n"]]}}