// Seed: 1977422125
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  parameter id_4 = 1;
  assign module_2.type_9 = 0;
  assign module_1.id_6   = 0;
  wire id_5;
  assign id_3 = -1;
endmodule
module module_1 (
    output supply0 id_0,
    input supply0 id_1,
    output logic id_2,
    input uwire id_3,
    output tri id_4,
    output wor id_5,
    input logic id_6,
    output wand id_7
);
  initial id_2 <= id_6;
  wire id_9;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9
  );
endmodule
module module_2;
  tri id_1, id_2, id_3, id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4
  );
  wire id_5, id_6, id_7;
  wire id_8;
  assign id_2 = -1'b0;
endmodule
