[12/01 10:10:35      0s] 
[12/01 10:10:35      0s] Cadence Innovus(TM) Implementation System.
[12/01 10:10:35      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[12/01 10:10:35      0s] 
[12/01 10:10:35      0s] Version:	v21.10-p004_1, built Tue May 18 11:58:29 PDT 2021
[12/01 10:10:35      0s] Options:	-init encounter.tcl 
[12/01 10:10:35      0s] Date:		Thu Dec  1 10:10:35 2022
[12/01 10:10:35      0s] Host:		ece-498hk-04.ece.illinois.edu (x86_64 w/Linux 4.18.0-348.el8.x86_64) (1core*4cpus*Intel(R) Xeon(R) Silver 4216 CPU @ 2.10GHz 22528KB)
[12/01 10:10:35      0s] OS:		AlmaLinux release 8.6 (Sky Tiger)
[12/01 10:10:35      0s] 
[12/01 10:10:35      0s] License:
[12/01 10:10:35      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[12/01 10:10:35      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[12/01 10:10:51     13s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.10-p004_1 (64bit) 05/18/2021 11:58 (Linux 3.10.0-693.el7.x86_64)
[12/01 10:10:54     16s] @(#)CDS: NanoRoute 21.10-p004_1 NR210506-1544/21_10-UB (database version 18.20.544) {superthreading v2.14}
[12/01 10:10:54     16s] @(#)CDS: AAE 21.10-p006 (64bit) 05/18/2021 (Linux 3.10.0-693.el7.x86_64)
[12/01 10:10:54     16s] @(#)CDS: CTE 21.10-p004_1 () May 13 2021 20:04:41 ( )
[12/01 10:10:54     16s] @(#)CDS: SYNTECH 21.10-b006_1 () Apr 18 2021 22:44:07 ( )
[12/01 10:10:54     16s] @(#)CDS: CPE v21.10-p004
[12/01 10:10:54     16s] @(#)CDS: IQuantus/TQuantus 20.1.2-s510 (64bit) Sun Apr 18 10:29:16 PDT 2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[12/01 10:10:54     16s] @(#)CDS: OA 22.60-p052 Thu Feb 25 10:35:13 2021
[12/01 10:10:54     16s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[12/01 10:10:54     16s] @(#)CDS: RCDB 11.15.0
[12/01 10:10:54     16s] @(#)CDS: STYLUS 21.10-d038_1 (02/12/2021 04:34 PST)
[12/01 10:10:54     16s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_1508544_ece-498hk-04.ece.illinois.edu_hfaroo9_8Bdy78.

[12/01 10:10:54     16s] Change the soft stacksize limit to 0.2%RAM (15 mbytes). Set global soft_stack_size_limit to change the value.
[12/01 10:10:57     18s] 
[12/01 10:10:57     18s] **INFO:  MMMC transition support version v31-84 
[12/01 10:10:57     18s] 
[12/01 10:10:57     18s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[12/01 10:10:57     18s] <CMD> suppressMessage ENCEXT-2799
[12/01 10:10:57     19s] <CMD> getVersion
[12/01 10:10:57     19s] <CMD> getVersion
[12/01 10:10:57     19s] <CMD> getVersion
[12/01 10:10:58     19s] [INFO] Loading PVS 21.10 fill procedures
[12/01 10:10:58     19s] Sourcing file "encounter.tcl" ...
[12/01 10:10:58     19s] <CMD> set init_lef_file {/ece498hk/libs/TSMC65GP_RFMIM__1P0V_2P5V__1p9m_6X1Z1U_ALRDL/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef /ece498hk/libs/TSMC65GP_RFMIM__1P0V_2P5V__1p9m_6X1Z1U_ALRDL/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc65_rvt_sc_adv10_macro.lef}
[12/01 10:10:58     19s] <CMD> set init_verilog .././vlogout/toplevel_498.gate.v
[12/01 10:10:58     19s] <CMD> set init_top_cell toplevel_498
[12/01 10:10:58     19s] <CMD> set init_design_netlisttype Verilog
[12/01 10:10:58     19s] <CMD> set init_design_settop 1
[12/01 10:10:58     19s] Set Using Default Delay Limit as 1000.
[12/01 10:10:58     19s] <CMD> set delaycal_use_default_delay_limit 1000
[12/01 10:10:58     19s] Set Default Net Delay as 1000 ps.
[12/01 10:10:58     19s] <CMD> set delaycal_default_net_delay 1000.0ps
[12/01 10:10:58     19s] Set Default Net Load as 0.5 pF. 
[12/01 10:10:58     19s] <CMD> set delaycal_default_net_load 0.5pf
[12/01 10:10:58     19s] Set Default Input Pin Transition as 120 ps.
[12/01 10:10:58     19s] <CMD> set delaycal_input_transition_delay 120.0ps
[12/01 10:10:58     19s] <CMD> set extract_shrink_factor 1.0
[12/01 10:10:58     19s] <CMD> setLibraryUnit -time 1ns
[12/01 10:10:58     19s] <CMD> setLibraryUnit -cap 1pf
[12/01 10:10:58     19s] <CMD> set init_pwr_net vdd
[12/01 10:10:58     19s] <CMD> set init_gnd_net vss
[12/01 10:10:58     19s] <CMD> set init_assign_buffer 0
[12/01 10:10:58     19s] <CMD> set init_mmmc_file timingSetup.viewDefinition
[12/01 10:10:58     19s] <CMD> init_design
[12/01 10:10:58     19s] #% Begin Load MMMC data ... (date=12/01 10:10:58, mem=802.4M)
[12/01 10:10:58     19s] #% End Load MMMC data ... (date=12/01 10:10:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=803.4M, current mem=803.4M)
[12/01 10:10:58     19s] 
[12/01 10:10:58     19s] Loading LEF file /ece498hk/libs/TSMC65GP_RFMIM__1P0V_2P5V__1p9m_6X1Z1U_ALRDL/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef ...
[12/01 10:10:58     19s] WARNING (LEFPARS-2009): USEMINSPACING PIN statement is obsolete in version 5.6 or later.
[12/01 10:10:58     19s]  The USEMINSPACING PIN statement will be ignored. See file /ece498hk/libs/TSMC65GP_RFMIM__1P0V_2P5V__1p9m_6X1Z1U_ALRDL/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 57.
[12/01 10:10:58     19s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[12/01 10:10:58     19s] The LEF parser will ignore this statement.
[12/01 10:10:58     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/TSMC65GP_RFMIM__1P0V_2P5V__1p9m_6X1Z1U_ALRDL/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1382.
[12/01 10:10:58     19s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[12/01 10:10:58     19s] The LEF parser will ignore this statement.
[12/01 10:10:58     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/TSMC65GP_RFMIM__1P0V_2P5V__1p9m_6X1Z1U_ALRDL/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1385.
[12/01 10:10:58     19s] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[12/01 10:10:58     19s] The LEF parser will ignore this statement.
[12/01 10:10:58     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/TSMC65GP_RFMIM__1P0V_2P5V__1p9m_6X1Z1U_ALRDL/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1386.
[12/01 10:10:58     19s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[12/01 10:10:58     19s] The LEF parser will ignore this statement.
[12/01 10:10:58     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/TSMC65GP_RFMIM__1P0V_2P5V__1p9m_6X1Z1U_ALRDL/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1390.
[12/01 10:10:58     19s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[12/01 10:10:58     19s] The LEF parser will ignore this statement.
[12/01 10:10:58     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/TSMC65GP_RFMIM__1P0V_2P5V__1p9m_6X1Z1U_ALRDL/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1393.
[12/01 10:10:58     19s] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[12/01 10:10:58     19s] The LEF parser will ignore this statement.
[12/01 10:10:58     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/TSMC65GP_RFMIM__1P0V_2P5V__1p9m_6X1Z1U_ALRDL/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1394.
[12/01 10:10:58     19s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[12/01 10:10:58     19s] The LEF parser will ignore this statement.
[12/01 10:10:58     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/TSMC65GP_RFMIM__1P0V_2P5V__1p9m_6X1Z1U_ALRDL/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1398.
[12/01 10:10:58     19s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[12/01 10:10:58     19s] The LEF parser will ignore this statement.
[12/01 10:10:58     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/TSMC65GP_RFMIM__1P0V_2P5V__1p9m_6X1Z1U_ALRDL/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1401.
[12/01 10:10:58     19s] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[12/01 10:10:58     19s] The LEF parser will ignore this statement.
[12/01 10:10:58     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/TSMC65GP_RFMIM__1P0V_2P5V__1p9m_6X1Z1U_ALRDL/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1402.
[12/01 10:10:58     19s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[12/01 10:10:58     19s] The LEF parser will ignore this statement.
[12/01 10:10:58     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/TSMC65GP_RFMIM__1P0V_2P5V__1p9m_6X1Z1U_ALRDL/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1406.
[12/01 10:10:58     19s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[12/01 10:10:58     19s] The LEF parser will ignore this statement.
[12/01 10:10:58     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/TSMC65GP_RFMIM__1P0V_2P5V__1p9m_6X1Z1U_ALRDL/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1409.
[12/01 10:10:58     19s] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[12/01 10:10:58     19s] The LEF parser will ignore this statement.
[12/01 10:10:58     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/TSMC65GP_RFMIM__1P0V_2P5V__1p9m_6X1Z1U_ALRDL/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1410.
[12/01 10:10:58     19s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[12/01 10:10:58     19s] The LEF parser will ignore this statement.
[12/01 10:10:58     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/TSMC65GP_RFMIM__1P0V_2P5V__1p9m_6X1Z1U_ALRDL/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1414.
[12/01 10:10:58     19s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[12/01 10:10:58     19s] The LEF parser will ignore this statement.
[12/01 10:10:58     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/TSMC65GP_RFMIM__1P0V_2P5V__1p9m_6X1Z1U_ALRDL/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1417.
[12/01 10:10:58     19s] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[12/01 10:10:58     19s] The LEF parser will ignore this statement.
[12/01 10:10:58     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/TSMC65GP_RFMIM__1P0V_2P5V__1p9m_6X1Z1U_ALRDL/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1418.
[12/01 10:10:58     19s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[12/01 10:10:58     19s] The LEF parser will ignore this statement.
[12/01 10:10:58     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/TSMC65GP_RFMIM__1P0V_2P5V__1p9m_6X1Z1U_ALRDL/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1422.
[12/01 10:10:58     19s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[12/01 10:10:58     19s] The LEF parser will ignore this statement.
[12/01 10:10:58     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/TSMC65GP_RFMIM__1P0V_2P5V__1p9m_6X1Z1U_ALRDL/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1425.
[12/01 10:10:58     19s] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[12/01 10:10:58     19s] The LEF parser will ignore this statement.
[12/01 10:10:58     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/TSMC65GP_RFMIM__1P0V_2P5V__1p9m_6X1Z1U_ALRDL/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1426.
[12/01 10:10:58     19s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[12/01 10:10:58     19s] The LEF parser will ignore this statement.
[12/01 10:10:58     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/TSMC65GP_RFMIM__1P0V_2P5V__1p9m_6X1Z1U_ALRDL/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1430.
[12/01 10:10:58     19s] 
[12/01 10:10:58     19s] Loading LEF file /ece498hk/libs/TSMC65GP_RFMIM__1P0V_2P5V__1p9m_6X1Z1U_ALRDL/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc65_rvt_sc_adv10_macro.lef ...
[12/01 10:10:58     19s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[12/01 10:10:58     19s] The LEF parser will ignore this statement.
[12/01 10:10:58     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/TSMC65GP_RFMIM__1P0V_2P5V__1p9m_6X1Z1U_ALRDL/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc65_rvt_sc_adv10_macro.lef at line 2.
[12/01 10:10:58     19s] Set DBUPerIGU to M2 pitch 400.
[12/01 10:10:59     19s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA2A10TR' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 10:10:59     19s] Type 'man IMPLF-200' for more detail.
[12/01 10:10:59     19s] 
[12/01 10:10:59     19s] viaInitial starts at Thu Dec  1 10:10:59 2022
viaInitial ends at Thu Dec  1 10:10:59 2022

##  Check design process and node:  
##  Both design process and tech node are not set.

[12/01 10:10:59     19s] Loading view definition file from timingSetup.viewDefinition
[12/01 10:10:59     19s] Reading slowLib timing library '/ece498hk/libs/TSMC65GP_RFMIM__1P0V_2P5V__1p9m_6X1Z1U_ALRDL/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib' ...
[12/01 10:11:00     21s] Both ff/latch and statetable are present in cell 'RF1R2WSX1MA10TR'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /ece498hk/libs/TSMC65GP_RFMIM__1P0V_2P5V__1p9m_6X1Z1U_ALRDL/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/01 10:11:00     21s] Both ff/latch and statetable are present in cell 'RF1R2WSX1P4MA10TR'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /ece498hk/libs/TSMC65GP_RFMIM__1P0V_2P5V__1p9m_6X1Z1U_ALRDL/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/01 10:11:00     21s] Both ff/latch and statetable are present in cell 'RF1R2WSX2MA10TR'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /ece498hk/libs/TSMC65GP_RFMIM__1P0V_2P5V__1p9m_6X1Z1U_ALRDL/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/01 10:11:00     21s] Both ff/latch and statetable are present in cell 'RF2R2WSX1MA10TR'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /ece498hk/libs/TSMC65GP_RFMIM__1P0V_2P5V__1p9m_6X1Z1U_ALRDL/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/01 10:11:00     21s] Both ff/latch and statetable are present in cell 'RF2R2WSX1P4MA10TR'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /ece498hk/libs/TSMC65GP_RFMIM__1P0V_2P5V__1p9m_6X1Z1U_ALRDL/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/01 10:11:00     21s] Both ff/latch and statetable are present in cell 'RF2R2WSX2MA10TR'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /ece498hk/libs/TSMC65GP_RFMIM__1P0V_2P5V__1p9m_6X1Z1U_ALRDL/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/01 10:11:00     21s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAPTIE8A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/TSMC65GP_RFMIM__1P0V_2P5V__1p9m_6X1Z1U_ALRDL/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/01 10:11:00     21s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAPTIE6A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/TSMC65GP_RFMIM__1P0V_2P5V__1p9m_6X1Z1U_ALRDL/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/01 10:11:00     21s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAPTIE64A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/TSMC65GP_RFMIM__1P0V_2P5V__1p9m_6X1Z1U_ALRDL/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/01 10:11:00     21s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAPTIE32A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/TSMC65GP_RFMIM__1P0V_2P5V__1p9m_6X1Z1U_ALRDL/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/01 10:11:00     21s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAPTIE16A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/TSMC65GP_RFMIM__1P0V_2P5V__1p9m_6X1Z1U_ALRDL/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/01 10:11:00     21s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAPTIE128A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/TSMC65GP_RFMIM__1P0V_2P5V__1p9m_6X1Z1U_ALRDL/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/01 10:11:00     21s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAP8A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/TSMC65GP_RFMIM__1P0V_2P5V__1p9m_6X1Z1U_ALRDL/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/01 10:11:00     21s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAP64A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/TSMC65GP_RFMIM__1P0V_2P5V__1p9m_6X1Z1U_ALRDL/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/01 10:11:00     21s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAP4A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/TSMC65GP_RFMIM__1P0V_2P5V__1p9m_6X1Z1U_ALRDL/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/01 10:11:00     21s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAP3A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/TSMC65GP_RFMIM__1P0V_2P5V__1p9m_6X1Z1U_ALRDL/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/01 10:11:00     21s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAP32A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/TSMC65GP_RFMIM__1P0V_2P5V__1p9m_6X1Z1U_ALRDL/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/01 10:11:00     21s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAP16A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/TSMC65GP_RFMIM__1P0V_2P5V__1p9m_6X1Z1U_ALRDL/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/01 10:11:00     21s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAP128A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/TSMC65GP_RFMIM__1P0V_2P5V__1p9m_6X1Z1U_ALRDL/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/01 10:11:00     21s] **WARN: (TECHLIB-302):	No function defined for cell 'FILL18CAPTIE64A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/TSMC65GP_RFMIM__1P0V_2P5V__1p9m_6X1Z1U_ALRDL/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/01 10:11:00     21s] **WARN: (TECHLIB-302):	No function defined for cell 'FILL18CAPTIE32A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/TSMC65GP_RFMIM__1P0V_2P5V__1p9m_6X1Z1U_ALRDL/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/01 10:11:00     21s] **WARN: (TECHLIB-302):	No function defined for cell 'FILL18CAPTIE16A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/TSMC65GP_RFMIM__1P0V_2P5V__1p9m_6X1Z1U_ALRDL/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/01 10:11:00     21s] **WARN: (TECHLIB-302):	No function defined for cell 'FILL18CAPTIE12A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/TSMC65GP_RFMIM__1P0V_2P5V__1p9m_6X1Z1U_ALRDL/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/01 10:11:00     21s] **WARN: (TECHLIB-302):	No function defined for cell 'FILL18CAPTIE128A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/TSMC65GP_RFMIM__1P0V_2P5V__1p9m_6X1Z1U_ALRDL/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/01 10:11:00     21s] **WARN: (TECHLIB-302):	No function defined for cell 'FILL18CAP64A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/TSMC65GP_RFMIM__1P0V_2P5V__1p9m_6X1Z1U_ALRDL/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/01 10:11:00     21s] **WARN: (TECHLIB-302):	No function defined for cell 'FILL18CAP32A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/TSMC65GP_RFMIM__1P0V_2P5V__1p9m_6X1Z1U_ALRDL/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/01 10:11:00     21s] Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[12/01 10:11:00     21s] Read 890 cells in library 'scadv10_cln65gp_rvt_ss_0p9v_125c' 
[12/01 10:11:00     21s] Reading fastLib timing library '/ece498hk/libs/TSMC65GP_RFMIM__1P0V_2P5V__1p9m_6X1Z1U_ALRDL/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ff_1p1v_m40c.lib' ...
[12/01 10:11:02     22s] Both ff/latch and statetable are present in cell 'RF1R2WSX1MA10TR'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /ece498hk/libs/TSMC65GP_RFMIM__1P0V_2P5V__1p9m_6X1Z1U_ALRDL/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ff_1p1v_m40c.lib)
[12/01 10:11:02     22s] Both ff/latch and statetable are present in cell 'RF1R2WSX1P4MA10TR'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /ece498hk/libs/TSMC65GP_RFMIM__1P0V_2P5V__1p9m_6X1Z1U_ALRDL/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ff_1p1v_m40c.lib)
[12/01 10:11:02     22s] Both ff/latch and statetable are present in cell 'RF1R2WSX2MA10TR'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /ece498hk/libs/TSMC65GP_RFMIM__1P0V_2P5V__1p9m_6X1Z1U_ALRDL/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ff_1p1v_m40c.lib)
[12/01 10:11:02     22s] Both ff/latch and statetable are present in cell 'RF2R2WSX1MA10TR'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /ece498hk/libs/TSMC65GP_RFMIM__1P0V_2P5V__1p9m_6X1Z1U_ALRDL/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ff_1p1v_m40c.lib)
[12/01 10:11:02     22s] Both ff/latch and statetable are present in cell 'RF2R2WSX1P4MA10TR'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /ece498hk/libs/TSMC65GP_RFMIM__1P0V_2P5V__1p9m_6X1Z1U_ALRDL/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ff_1p1v_m40c.lib)
[12/01 10:11:02     22s] Both ff/latch and statetable are present in cell 'RF2R2WSX2MA10TR'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /ece498hk/libs/TSMC65GP_RFMIM__1P0V_2P5V__1p9m_6X1Z1U_ALRDL/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ff_1p1v_m40c.lib)
[12/01 10:11:02     23s] Read 890 cells in library 'scadv10_cln65gp_rvt_ff_1p1v_m40c' 
[12/01 10:11:02     23s] Ending "PreSetAnalysisView" (total cpu=0:00:03.3, real=0:00:03.0, peak res=932.0M, current mem=832.6M)
[12/01 10:11:02     23s] *** End library_loading (cpu=0.05min, real=0.05min, mem=69.3M, fe_cpu=0.38min, fe_real=0.45min, fe_mem=874.5M) ***
[12/01 10:11:02     23s] #% Begin Load netlist data ... (date=12/01 10:11:02, mem=832.6M)
[12/01 10:11:02     23s] *** Begin netlist parsing (mem=874.5M) ***
[12/01 10:11:02     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X4MA10TR' is defined in LEF but not in the timing library.
[12/01 10:11:02     23s] Type 'man IMPVL-159' for more detail.
[12/01 10:11:02     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X4MA10TR' is defined in LEF but not in the timing library.
[12/01 10:11:02     23s] Type 'man IMPVL-159' for more detail.
[12/01 10:11:02     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X3MA10TR' is defined in LEF but not in the timing library.
[12/01 10:11:02     23s] Type 'man IMPVL-159' for more detail.
[12/01 10:11:02     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X3MA10TR' is defined in LEF but not in the timing library.
[12/01 10:11:02     23s] Type 'man IMPVL-159' for more detail.
[12/01 10:11:02     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X2MA10TR' is defined in LEF but not in the timing library.
[12/01 10:11:02     23s] Type 'man IMPVL-159' for more detail.
[12/01 10:11:02     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X2MA10TR' is defined in LEF but not in the timing library.
[12/01 10:11:02     23s] Type 'man IMPVL-159' for more detail.
[12/01 10:11:02     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X1P4MA10TR' is defined in LEF but not in the timing library.
[12/01 10:11:02     23s] Type 'man IMPVL-159' for more detail.
[12/01 10:11:02     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X1P4MA10TR' is defined in LEF but not in the timing library.
[12/01 10:11:02     23s] Type 'man IMPVL-159' for more detail.
[12/01 10:11:02     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X1MA10TR' is defined in LEF but not in the timing library.
[12/01 10:11:02     23s] Type 'man IMPVL-159' for more detail.
[12/01 10:11:02     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X1MA10TR' is defined in LEF but not in the timing library.
[12/01 10:11:02     23s] Type 'man IMPVL-159' for more detail.
[12/01 10:11:02     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X0P7MA10TR' is defined in LEF but not in the timing library.
[12/01 10:11:02     23s] Type 'man IMPVL-159' for more detail.
[12/01 10:11:02     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X0P7MA10TR' is defined in LEF but not in the timing library.
[12/01 10:11:02     23s] Type 'man IMPVL-159' for more detail.
[12/01 10:11:02     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X0P5MA10TR' is defined in LEF but not in the timing library.
[12/01 10:11:02     23s] Type 'man IMPVL-159' for more detail.
[12/01 10:11:02     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X0P5MA10TR' is defined in LEF but not in the timing library.
[12/01 10:11:02     23s] Type 'man IMPVL-159' for more detail.
[12/01 10:11:02     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X4MA10TR' is defined in LEF but not in the timing library.
[12/01 10:11:02     23s] Type 'man IMPVL-159' for more detail.
[12/01 10:11:02     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X4MA10TR' is defined in LEF but not in the timing library.
[12/01 10:11:02     23s] Type 'man IMPVL-159' for more detail.
[12/01 10:11:02     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X3MA10TR' is defined in LEF but not in the timing library.
[12/01 10:11:02     23s] Type 'man IMPVL-159' for more detail.
[12/01 10:11:02     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X3MA10TR' is defined in LEF but not in the timing library.
[12/01 10:11:02     23s] Type 'man IMPVL-159' for more detail.
[12/01 10:11:02     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X2MA10TR' is defined in LEF but not in the timing library.
[12/01 10:11:02     23s] Type 'man IMPVL-159' for more detail.
[12/01 10:11:02     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X2MA10TR' is defined in LEF but not in the timing library.
[12/01 10:11:02     23s] Type 'man IMPVL-159' for more detail.
[12/01 10:11:02     23s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[12/01 10:11:02     23s] To increase the message display limit, refer to the product command reference manual.
[12/01 10:11:02     23s] Created 890 new cells from 2 timing libraries.
[12/01 10:11:02     23s] Reading netlist ...
[12/01 10:11:02     23s] Backslashed names will retain backslash and a trailing blank character.
[12/01 10:11:02     23s] Reading verilog netlist '.././vlogout/toplevel_498.gate.v'
[12/01 10:11:03     23s] 
[12/01 10:11:03     23s] *** Memory Usage v#1 (Current mem = 916.457M, initial mem = 316.102M) ***
[12/01 10:11:03     23s] *** End netlist parsing (cpu=0:00:00.9, real=0:00:01.0, mem=916.5M) ***
[12/01 10:11:03     24s] #% End Load netlist data ... (date=12/01 10:11:03, total cpu=0:00:00.9, real=0:00:01.0, peak res=911.6M, current mem=911.6M)
[12/01 10:11:03     24s] Set top cell to toplevel_498.
[12/01 10:11:04     24s] Hooked 1780 DB cells to tlib cells.
[12/01 10:11:04     24s] Ending "BindLib:" (total cpu=0:00:00.3, real=0:00:01.0, peak res=926.4M, current mem=926.4M)
[12/01 10:11:04     24s] Starting recursive module instantiation check.
[12/01 10:11:04     24s] No recursion found.
[12/01 10:11:04     24s] Building hierarchical netlist for Cell toplevel_498 ...
[12/01 10:11:04     24s] *** Netlist is unique.
[12/01 10:11:04     24s] Setting Std. cell height to 4000 DBU (smallest netlist inst).
[12/01 10:11:04     24s] ** info: there are 1822 modules.
[12/01 10:11:04     24s] ** info: there are 106436 stdCell insts.
[12/01 10:11:04     24s] 
[12/01 10:11:04     24s] *** Memory Usage v#1 (Current mem = 1021.371M, initial mem = 316.102M) ***
[12/01 10:11:04     24s] Set Default Net Delay as 1000 ps.
[12/01 10:11:04     24s] Set Default Net Load as 0.5 pF. 
[12/01 10:11:04     24s] Set Default Input Pin Transition as 0.1 ps.
[12/01 10:11:05     25s] Extraction setup Started 
[12/01 10:11:05     25s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[12/01 10:11:05     25s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[12/01 10:11:05     25s] Type 'man IMPEXT-2773' for more detail.
[12/01 10:11:05     25s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 1.5 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/01 10:11:05     25s] Type 'man IMPEXT-2776' for more detail.
[12/01 10:11:05     25s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 1.5 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/01 10:11:05     25s] Type 'man IMPEXT-2776' for more detail.
[12/01 10:11:05     25s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 1.5 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/01 10:11:05     25s] Type 'man IMPEXT-2776' for more detail.
[12/01 10:11:05     25s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 1.5 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/01 10:11:05     25s] Type 'man IMPEXT-2776' for more detail.
[12/01 10:11:05     25s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 1.5 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/01 10:11:05     25s] Type 'man IMPEXT-2776' for more detail.
[12/01 10:11:05     25s] **WARN: (IMPEXT-2776):	The via resistance between layers M6 and M7 is not defined in the capacitance table file. The via resistance of 1.5 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/01 10:11:05     25s] Type 'man IMPEXT-2776' for more detail.
[12/01 10:11:05     25s] **WARN: (IMPEXT-2776):	The via resistance between layers M7 and M8 is not defined in the capacitance table file. The via resistance of 0.22 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/01 10:11:05     25s] Type 'man IMPEXT-2776' for more detail.
[12/01 10:11:05     25s] **WARN: (IMPEXT-2776):	The via resistance between layers M8 and M9 is not defined in the capacitance table file. The via resistance of 0.22 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/01 10:11:05     25s] Type 'man IMPEXT-2776' for more detail.
[12/01 10:11:05     25s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.16 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/01 10:11:05     25s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.14 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/01 10:11:05     25s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.14 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/01 10:11:05     25s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.14 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/01 10:11:05     25s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.14 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/01 10:11:05     25s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.14 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/01 10:11:05     25s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.14 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/01 10:11:05     25s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.022 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/01 10:11:05     25s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.022 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/01 10:11:05     25s] Summary of Active RC-Corners : 
[12/01 10:11:05     25s]  
[12/01 10:11:05     25s]  Analysis View: slowView
[12/01 10:11:05     25s]     RC-Corner Name        : default_rc_corner
[12/01 10:11:05     25s]     RC-Corner Index       : 0
[12/01 10:11:05     25s]     RC-Corner Temperature : 25 Celsius
[12/01 10:11:05     25s]     RC-Corner Cap Table   : ''
[12/01 10:11:05     25s]     RC-Corner PreRoute Res Factor         : 1
[12/01 10:11:05     25s]     RC-Corner PreRoute Cap Factor         : 1
[12/01 10:11:05     25s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/01 10:11:05     25s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/01 10:11:05     25s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/01 10:11:05     25s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[12/01 10:11:05     25s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[12/01 10:11:05     25s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/01 10:11:05     25s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/01 10:11:05     25s]  
[12/01 10:11:05     25s]  Analysis View: fastView
[12/01 10:11:05     25s]     RC-Corner Name        : default_rc_corner
[12/01 10:11:05     25s]     RC-Corner Index       : 0
[12/01 10:11:05     25s]     RC-Corner Temperature : 25 Celsius
[12/01 10:11:05     25s]     RC-Corner Cap Table   : ''
[12/01 10:11:05     25s]     RC-Corner PreRoute Res Factor         : 1
[12/01 10:11:05     25s]     RC-Corner PreRoute Cap Factor         : 1
[12/01 10:11:05     25s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/01 10:11:05     25s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/01 10:11:05     25s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/01 10:11:05     25s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[12/01 10:11:05     25s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[12/01 10:11:05     25s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/01 10:11:05     25s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/01 10:11:05     25s] LayerId::1 widthSet size::1
[12/01 10:11:05     25s] LayerId::2 widthSet size::1
[12/01 10:11:05     25s] LayerId::3 widthSet size::1
[12/01 10:11:05     25s] LayerId::4 widthSet size::1
[12/01 10:11:05     25s] LayerId::5 widthSet size::1
[12/01 10:11:05     25s] LayerId::6 widthSet size::1
[12/01 10:11:05     25s] LayerId::7 widthSet size::1
[12/01 10:11:05     25s] LayerId::8 widthSet size::1
[12/01 10:11:05     25s] LayerId::9 widthSet size::1
[12/01 10:11:05     25s] Updating RC grid for preRoute extraction ...
[12/01 10:11:05     25s] eee: pegSigSF::1.070000
[12/01 10:11:05     25s] Initializing multi-corner resistance tables ...
[12/01 10:11:05     25s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 10:11:05     25s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 10:11:05     25s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 10:11:05     25s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 10:11:05     25s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 10:11:05     25s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 10:11:05     25s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 10:11:05     25s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 10:11:05     25s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 10:11:05     25s] **Info: Trial Route has Max Route Layer 15/9.
[12/01 10:11:05     25s] {RT default_rc_corner 0 9 9 {8 0} 1}
[12/01 10:11:05     25s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; 
[12/01 10:11:05     25s] *Info: initialize multi-corner CTS.
[12/01 10:11:05     25s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1229.8M, current mem=979.6M)
[12/01 10:11:05     25s] Reading timing constraints file '.././sdcout/toplevel_498.gate.sdc' ...
[12/01 10:11:05     25s] Current (total cpu=0:00:25.8, real=0:00:30.0, peak res=1260.4M, current mem=1260.4M)
[12/01 10:11:05     25s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File .././sdcout/toplevel_498.gate.sdc, Line 8).
[12/01 10:11:05     25s] 
[12/01 10:11:05     25s] **ERROR: (TCLCMD-290):	Could not find technology library 'scadv10_cln65gp_rvt_ss_0p9v_125c' (File .././sdcout/toplevel_498.gate.sdc, Line 9).

**WARN: (TCLCMD-1531):	'create_generated_clock' has been applied on hierarchical pin 'mmu_storage_controller_qspi_controller/s_pclk' (File .././sdcout/toplevel_498.gate.sdc, Line 70).
[12/01 10:11:05     25s] 
[12/01 10:11:05     25s] **WARN: (TCLCMD-1531):	'create_generated_clock' has been applied on hierarchical pin 'mmu_storage_controller_qspi_controller/qspi_ck_o' (File .././sdcout/toplevel_498.gate.sdc, Line 70).
[12/01 10:11:05     25s] 
[12/01 10:11:05     25s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File .././sdcout/toplevel_498.gate.sdc, Line 80).
[12/01 10:11:05     25s] 
[12/01 10:11:05     25s] INFO (CTE): Reading of timing constraints file .././sdcout/toplevel_498.gate.sdc completed, with 4 Warnings and 1 Errors.
[12/01 10:11:05     26s] Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1302.4M, current mem=1302.4M)
[12/01 10:11:05     26s] Current (total cpu=0:00:26.1, real=0:00:30.0, peak res=1302.4M, current mem=1302.4M)
[12/01 10:11:05     26s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/01 10:11:05     26s] 
[12/01 10:11:05     26s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[12/01 10:11:05     26s] Summary for sequential cells identification: 
[12/01 10:11:05     26s]   Identified SBFF number: 148
[12/01 10:11:05     26s]   Identified MBFF number: 0
[12/01 10:11:05     26s]   Identified SB Latch number: 0
[12/01 10:11:05     26s]   Identified MB Latch number: 0
[12/01 10:11:05     26s]   Not identified SBFF number: 0
[12/01 10:11:05     26s]   Not identified MBFF number: 0
[12/01 10:11:05     26s]   Not identified SB Latch number: 0
[12/01 10:11:05     26s]   Not identified MB Latch number: 0
[12/01 10:11:05     26s]   Number of sequential cells which are not FFs: 106
[12/01 10:11:06     26s] Total number of combinational cells: 627
[12/01 10:11:06     26s] Total number of sequential cells: 254
[12/01 10:11:06     26s] Total number of tristate cells: 9
[12/01 10:11:06     26s] Total number of level shifter cells: 0
[12/01 10:11:06     26s] Total number of power gating cells: 0
[12/01 10:11:06     26s] Total number of isolation cells: 0
[12/01 10:11:06     26s] Total number of power switch cells: 0
[12/01 10:11:06     26s] Total number of pulse generator cells: 0
[12/01 10:11:06     26s] Total number of always on buffers: 0
[12/01 10:11:06     26s] Total number of retention cells: 0
[12/01 10:11:06     26s] List of usable buffers: FRICGX0P5BA10TR FRICGX0P6BA10TR FRICGX0P8BA10TR FRICGX0P7BA10TR FRICGX11BA10TR FRICGX13BA10TR FRICGX16BA10TR FRICGX1BA10TR FRICGX1P2BA10TR FRICGX1P4BA10TR FRICGX2BA10TR FRICGX1P7BA10TR FRICGX3BA10TR FRICGX2P5BA10TR FRICGX4BA10TR FRICGX3P5BA10TR FRICGX5BA10TR FRICGX6BA10TR FRICGX7P5BA10TR FRICGX9BA10TR BUFHX0P8MA10TR BUFHX0P7MA10TR BUFHX11MA10TR BUFHX13MA10TR BUFHX16MA10TR BUFHX1MA10TR BUFHX1P2MA10TR BUFHX1P7MA10TR BUFHX1P4MA10TR BUFHX2MA10TR BUFHX3MA10TR BUFHX2P5MA10TR BUFHX4MA10TR BUFHX3P5MA10TR BUFHX5MA10TR BUFHX6MA10TR BUFHX7P5MA10TR BUFHX9MA10TR BUFX0P7BA10TR BUFX0P7MA10TR BUFX0P8MA10TR BUFX0P8BA10TR BUFX11MA10TR BUFX11BA10TR BUFX13MA10TR BUFX13BA10TR BUFX16BA10TR BUFX16MA10TR BUFX1MA10TR BUFX1BA10TR BUFX1P2BA10TR BUFX1P2MA10TR BUFX1P4BA10TR BUFX1P4MA10TR BUFX1P7BA10TR BUFX1P7MA10TR BUFX2MA10TR BUFX2BA10TR BUFX2P5BA10TR BUFX2P5MA10TR BUFX3MA10TR BUFX3BA10TR BUFX3P5BA10TR BUFX3P5MA10TR BUFX4MA10TR BUFX4BA10TR BUFX5MA10TR BUFX5BA10TR BUFX6MA10TR BUFX6BA10TR BUFX7P5MA10TR BUFX7P5BA10TR BUFX9BA10TR BUFX9MA10TR
[12/01 10:11:06     26s] Total number of usable buffers: 74
[12/01 10:11:06     26s] List of unusable buffers:
[12/01 10:11:06     26s] Total number of unusable buffers: 0
[12/01 10:11:06     26s] List of usable inverters: INVX0P5BA10TR INVX0P5MA10TR INVX0P6BA10TR INVX0P6MA10TR INVX0P7BA10TR INVX0P7MA10TR INVX0P8MA10TR INVX0P8BA10TR INVX11MA10TR INVX11BA10TR INVX13MA10TR INVX13BA10TR INVX16BA10TR INVX16MA10TR INVX1MA10TR INVX1BA10TR INVX1P2BA10TR INVX1P2MA10TR INVX1P4BA10TR INVX1P4MA10TR INVX1P7BA10TR INVX1P7MA10TR INVX2MA10TR INVX2BA10TR INVX2P5BA10TR INVX2P5MA10TR INVX3MA10TR INVX3BA10TR INVX3P5BA10TR INVX3P5MA10TR INVX4MA10TR INVX4BA10TR INVX5MA10TR INVX5BA10TR INVX6MA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9MA10TR INVX9BA10TR
[12/01 10:11:06     26s] Total number of usable inverters: 40
[12/01 10:11:06     26s] List of unusable inverters:
[12/01 10:11:06     26s] Total number of unusable inverters: 0
[12/01 10:11:06     26s] List of identified usable delay cells: DLY2X0P5MA10TR DLY4X0P5MA10TR
[12/01 10:11:06     26s] Total number of identified usable delay cells: 2
[12/01 10:11:06     26s] List of identified unusable delay cells:
[12/01 10:11:06     26s] Total number of identified unusable delay cells: 0
[12/01 10:11:06     26s] 
[12/01 10:11:06     26s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[12/01 10:11:06     26s] 
[12/01 10:11:06     26s] TimeStamp Deleting Cell Server Begin ...
[12/01 10:11:06     26s] 
[12/01 10:11:06     26s] TimeStamp Deleting Cell Server End ...
[12/01 10:11:06     26s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1304.0M, current mem=1303.9M)
[12/01 10:11:06     26s] 
[12/01 10:11:06     26s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/01 10:11:06     26s] Summary for sequential cells identification: 
[12/01 10:11:06     26s]   Identified SBFF number: 148
[12/01 10:11:06     26s]   Identified MBFF number: 0
[12/01 10:11:06     26s]   Identified SB Latch number: 0
[12/01 10:11:06     26s]   Identified MB Latch number: 0
[12/01 10:11:06     26s]   Not identified SBFF number: 0
[12/01 10:11:06     26s]   Not identified MBFF number: 0
[12/01 10:11:06     26s]   Not identified SB Latch number: 0
[12/01 10:11:06     26s]   Not identified MB Latch number: 0
[12/01 10:11:06     26s]   Number of sequential cells which are not FFs: 106
[12/01 10:11:06     26s]  Visiting view : slowView
[12/01 10:11:06     26s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/01 10:11:06     26s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/01 10:11:06     26s]  Visiting view : fastView
[12/01 10:11:06     26s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/01 10:11:06     26s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/01 10:11:06     26s] TLC MultiMap info (StdDelay):
[12/01 10:11:06     26s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/01 10:11:06     26s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/01 10:11:06     26s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/01 10:11:06     26s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/01 10:11:06     26s]  Setting StdDelay to: 15.6ps
[12/01 10:11:06     26s] 
[12/01 10:11:06     26s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/01 10:11:06     26s] 
[12/01 10:11:06     26s] *** Summary of all messages that are not suppressed in this session:
[12/01 10:11:06     26s] Severity  ID               Count  Summary                                  
[12/01 10:11:06     26s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/01 10:11:06     26s] WARNING   IMPEXT-2766          9  The sheet resistance for layer %s is not...
[12/01 10:11:06     26s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[12/01 10:11:06     26s] WARNING   IMPEXT-2776          8  The via resistance between layers %s and...
[12/01 10:11:06     26s] WARNING   IMPVL-159         1780  Pin '%s' of cell '%s' is defined in LEF ...
[12/01 10:11:06     26s] ERROR     TCLCMD-290           1  Could not find technology library '%s'   
[12/01 10:11:06     26s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[12/01 10:11:06     26s] WARNING   TCLCMD-1531          2  '%s' has been applied on hierarchical pi...
[12/01 10:11:06     26s] WARNING   TCLNL-330            1  set_input_delay on clock root '%s' is no...
[12/01 10:11:06     26s] WARNING   TECHLIB-302         46  No function defined for cell '%s'. The c...
[12/01 10:11:06     26s] *** Message Summary: 1849 warning(s), 1 error(s)
[12/01 10:11:06     26s] 
[12/01 10:11:06     26s] <CMD> saveDesign toplevel_498.init.enc
[12/01 10:11:06     26s] #% Begin save design ... (date=12/01 10:11:06, mem=1308.3M)
[12/01 10:11:06     26s] % Begin Save ccopt configuration ... (date=12/01 10:11:06, mem=1308.3M)
[12/01 10:11:06     26s] % End Save ccopt configuration ... (date=12/01 10:11:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=1309.9M, current mem=1309.9M)
[12/01 10:11:06     26s] % Begin Save netlist data ... (date=12/01 10:11:06, mem=1309.9M)
[12/01 10:11:06     26s] Writing Binary DB to toplevel_498.init.enc.dat.tmp/toplevel_498.v.bin in single-threaded mode...
[12/01 10:11:06     26s] % End Save netlist data ... (date=12/01 10:11:06, total cpu=0:00:00.3, real=0:00:00.0, peak res=1312.4M, current mem=1310.0M)
[12/01 10:11:06     26s] Saving symbol-table file ...
[12/01 10:11:07     26s] Saving congestion map file toplevel_498.init.enc.dat.tmp/toplevel_498.route.congmap.gz ...
[12/01 10:11:08     26s] % Begin Save AAE data ... (date=12/01 10:11:08, mem=1312.1M)
[12/01 10:11:08     26s] Saving AAE Data ...
[12/01 10:11:08     26s] % End Save AAE data ... (date=12/01 10:11:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=1312.1M, current mem=1312.1M)
[12/01 10:11:08     27s] Saving preference file toplevel_498.init.enc.dat.tmp/gui.pref.tcl ...
[12/01 10:11:08     27s] Saving mode setting ...
[12/01 10:11:08     27s] Saving global file ...
[12/01 10:11:08     27s] % Begin Save floorplan data ... (date=12/01 10:11:08, mem=1314.8M)
[12/01 10:11:08     27s] Saving floorplan file ...
[12/01 10:11:08     27s] % End Save floorplan data ... (date=12/01 10:11:08, total cpu=0:00:00.1, real=0:00:00.0, peak res=1316.9M, current mem=1316.9M)
[12/01 10:11:09     27s] Saving Drc markers ...
[12/01 10:11:09     27s] ... No Drc file written since there is no markers found.
[12/01 10:11:09     27s] % Begin Save placement data ... (date=12/01 10:11:09, mem=1317.4M)
[12/01 10:11:09     27s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/01 10:11:09     27s] Save Adaptive View Pruning View Names to Binary file
[12/01 10:11:09     27s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1335.0M) ***
[12/01 10:11:09     27s] % End Save placement data ... (date=12/01 10:11:09, total cpu=0:00:00.1, real=0:00:00.0, peak res=1317.6M, current mem=1317.6M)
[12/01 10:11:09     27s] % Begin Save routing data ... (date=12/01 10:11:09, mem=1317.6M)
[12/01 10:11:09     27s] Saving route file ...
[12/01 10:11:09     27s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1332.0M) ***
[12/01 10:11:09     27s] % End Save routing data ... (date=12/01 10:11:09, total cpu=0:00:00.2, real=0:00:00.0, peak res=1318.3M, current mem=1318.3M)
[12/01 10:11:09     27s] Saving property file toplevel_498.init.enc.dat.tmp/toplevel_498.prop
[12/01 10:11:09     27s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1335.0M) ***
[12/01 10:11:09     27s] % Begin Save power constraints data ... (date=12/01 10:11:09, mem=1319.7M)
[12/01 10:11:09     27s] % End Save power constraints data ... (date=12/01 10:11:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=1319.7M, current mem=1319.7M)
[12/01 10:11:10     28s] Generated self-contained design toplevel_498.init.enc.dat.tmp
[12/01 10:11:10     28s] #% End save design ... (date=12/01 10:11:10, total cpu=0:00:01.8, real=0:00:04.0, peak res=1345.4M, current mem=1322.9M)
[12/01 10:11:10     28s] *** Message Summary: 0 warning(s), 0 error(s)
[12/01 10:11:10     28s] 
[12/01 10:11:10     28s] <CMD> floorPlan -s 2000 2000 0 0 0 0
[12/01 10:11:10     28s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[12/01 10:11:10     28s] <CMD> setObjFPlanPolygon cell toplevel_498 0 0 2000 2000
[12/01 10:11:10     28s] **ERROR: (IMPFP-10102):	Design boundary shape cannot be adjusted due to the design has rectilinear shape.  Do "setFPlanMode -enableRectilinearDesign true" and re-run the command again.
[12/01 10:11:10     28s] <CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 2000 4 -pin external_qspi_ck_o
[12/01 10:11:10     28s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[12/01 10:11:11     28s] #create default rule from bind_ndr_rule rule=0x7f33fcf2e530 0x7f33f4ccea88
[12/01 10:11:11     28s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/01 10:11:11     28s] Successfully spread [1] pins.
[12/01 10:11:11     28s] editPin : finished (cpu = 0:00:00.5 real = 0:00:01.0, mem = 1376.8M).
[12/01 10:11:11     28s] <CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 2000 4.4 -pin external_qspi_cs_o
[12/01 10:11:11     28s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[12/01 10:11:11     28s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/01 10:11:11     28s] Successfully spread [1] pins.
[12/01 10:11:11     28s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1377.8M).
[12/01 10:11:11     28s] <CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 2000 7 -pin {gpio_pins[0]}
[12/01 10:11:11     28s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[12/01 10:11:11     28s] ### import design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/01 10:11:11     28s] Successfully spread [1] pins.
[12/01 10:11:11     28s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1378.8M).
[12/01 10:11:11     28s] <CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 2000 7.2 -pin {gpio_pins[1]}
[12/01 10:11:11     28s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[12/01 10:11:11     28s] ### import design signature (4): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/01 10:11:11     29s] Successfully spread [1] pins.
[12/01 10:11:11     29s] **WARN: (IMPPTN-1520):	Pin 'gpio_pins[1]' of partition 'toplevel_498' cannot be placed at the constrained location [2000.00 7.20] due to a blocked pin slot close to the location. Placing the pin at location [2000.00 7.50].
[12/01 10:11:11     29s] Type 'man IMPPTN-1520' for more detail.
[12/01 10:11:11     29s] editPin : finished (cpu = 0:00:00.1 real = 0:00:00.0, mem = 1379.8M).
[12/01 10:11:11     29s] <CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 2000 7.4 -pin {gpio_pins[2]}
[12/01 10:11:11     29s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[12/01 10:11:11     29s] ### import design signature (5): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/01 10:11:11     29s] Successfully spread [1] pins.
[12/01 10:11:11     29s] **WARN: (IMPPTN-1520):	Pin 'gpio_pins[2]' of partition 'toplevel_498' cannot be placed at the constrained location [2000.00 7.40] due to a blocked pin slot close to the location. Placing the pin at location [2000.00 7.90].
[12/01 10:11:11     29s] Type 'man IMPPTN-1520' for more detail.
[12/01 10:11:11     29s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1379.8M).
[12/01 10:11:11     29s] <CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 2000 7.6 -pin {gpio_pins[3]}
[12/01 10:11:11     29s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[12/01 10:11:11     29s] ### import design signature (6): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/01 10:11:11     29s] Successfully spread [1] pins.
[12/01 10:11:11     29s] **WARN: (IMPPTN-1520):	Pin 'gpio_pins[3]' of partition 'toplevel_498' cannot be placed at the constrained location [2000.00 7.60] due to a blocked pin slot close to the location. Placing the pin at location [2000.00 8.30].
[12/01 10:11:11     29s] Type 'man IMPPTN-1520' for more detail.
[12/01 10:11:11     29s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1379.8M).
[12/01 10:11:11     29s] <CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 2000 7.8 -pin {gpio_pins[4]}
[12/01 10:11:11     29s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[12/01 10:11:11     29s] ### import design signature (7): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/01 10:11:11     29s] Successfully spread [1] pins.
[12/01 10:11:11     29s] **WARN: (IMPPTN-1520):	Pin 'gpio_pins[4]' of partition 'toplevel_498' cannot be placed at the constrained location [2000.00 7.80] due to a blocked pin slot close to the location. Placing the pin at location [2000.00 8.70].
[12/01 10:11:11     29s] Type 'man IMPPTN-1520' for more detail.
[12/01 10:11:11     29s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1379.8M).
[12/01 10:11:11     29s] <CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 2000 8 -pin {gpio_pins[5]}
[12/01 10:11:11     29s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[12/01 10:11:11     29s] ### import design signature (8): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/01 10:11:11     29s] Successfully spread [1] pins.
[12/01 10:11:11     29s] **WARN: (IMPPTN-1520):	Pin 'gpio_pins[5]' of partition 'toplevel_498' cannot be placed at the constrained location [2000.00 8.00] due to a blocked pin slot close to the location. Placing the pin at location [2000.00 9.10].
[12/01 10:11:11     29s] Type 'man IMPPTN-1520' for more detail.
[12/01 10:11:11     29s] editPin : finished (cpu = 0:00:00.1 real = 0:00:00.0, mem = 1379.8M).
[12/01 10:11:11     29s] <CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 2000 8.2 -pin {gpio_pins[6]}
[12/01 10:11:11     29s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[12/01 10:11:11     29s] ### import design signature (9): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/01 10:11:11     29s] Successfully spread [1] pins.
[12/01 10:11:11     29s] **WARN: (IMPPTN-1520):	Pin 'gpio_pins[6]' of partition 'toplevel_498' cannot be placed at the constrained location [2000.00 8.20] due to a blocked pin slot close to the location. Placing the pin at location [2000.00 9.50].
[12/01 10:11:11     29s] Type 'man IMPPTN-1520' for more detail.
[12/01 10:11:11     29s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1379.8M).
[12/01 10:11:11     29s] <CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 2000 8.4 -pin {gpio_pins[7]}
[12/01 10:11:11     29s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[12/01 10:11:11     29s] ### import design signature (10): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/01 10:11:11     29s] Successfully spread [1] pins.
[12/01 10:11:11     29s] **WARN: (IMPPTN-1520):	Pin 'gpio_pins[7]' of partition 'toplevel_498' cannot be placed at the constrained location [2000.00 8.40] due to a blocked pin slot close to the location. Placing the pin at location [2000.00 9.90].
[12/01 10:11:11     29s] Type 'man IMPPTN-1520' for more detail.
[12/01 10:11:11     29s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1379.8M).
[12/01 10:11:11     29s] <CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 2000 8.6 -pin {gpio_pins[8]}
[12/01 10:11:11     29s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[12/01 10:11:11     29s] ### import design signature (11): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/01 10:11:11     29s] Successfully spread [1] pins.
[12/01 10:11:11     29s] **WARN: (IMPPTN-1520):	Pin 'gpio_pins[8]' of partition 'toplevel_498' cannot be placed at the constrained location [2000.00 8.60] due to a blocked pin slot close to the location. Placing the pin at location [2000.00 10.30].
[12/01 10:11:11     29s] Type 'man IMPPTN-1520' for more detail.
[12/01 10:11:11     29s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1379.8M).
[12/01 10:11:11     29s] <CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 2000 8.8 -pin {gpio_pins[9]}
[12/01 10:11:11     29s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[12/01 10:11:11     29s] ### import design signature (12): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/01 10:11:11     29s] Successfully spread [1] pins.
[12/01 10:11:11     29s] **WARN: (IMPPTN-1520):	Pin 'gpio_pins[9]' of partition 'toplevel_498' cannot be placed at the constrained location [2000.00 8.80] due to a blocked pin slot close to the location. Placing the pin at location [2000.00 10.70].
[12/01 10:11:11     29s] Type 'man IMPPTN-1520' for more detail.
[12/01 10:11:11     29s] editPin : finished (cpu = 0:00:00.1 real = 0:00:00.0, mem = 1379.8M).
[12/01 10:11:11     29s] <CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 2000 10 -pin {external_qspi_pins[0]}
[12/01 10:11:11     29s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[12/01 10:11:11     29s] ### import design signature (13): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/01 10:11:11     29s] Successfully spread [1] pins.
[12/01 10:11:11     29s] **WARN: (IMPPTN-1520):	Pin 'external_qspi_pins[0]' of partition 'toplevel_498' cannot be placed at the constrained location [2000.00 10.00] due to a blocked pin slot close to the location. Placing the pin at location [2000.00 11.10].
[12/01 10:11:11     29s] Type 'man IMPPTN-1520' for more detail.
[12/01 10:11:11     29s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1379.8M).
[12/01 10:11:11     29s] <CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 2000 10.2 -pin {external_qspi_pins[1]}
[12/01 10:11:11     29s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[12/01 10:11:11     29s] ### import design signature (14): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/01 10:11:11     29s] Successfully spread [1] pins.
[12/01 10:11:11     29s] **WARN: (IMPPTN-1520):	Pin 'external_qspi_pins[1]' of partition 'toplevel_498' cannot be placed at the constrained location [2000.00 10.20] due to a blocked pin slot close to the location. Placing the pin at location [2000.00 11.50].
[12/01 10:11:11     29s] Type 'man IMPPTN-1520' for more detail.
[12/01 10:11:11     29s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1380.8M).
[12/01 10:11:11     29s] <CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 2000 10.4 -pin {external_qspi_pins[2]}
[12/01 10:11:11     29s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[12/01 10:11:11     29s] ### import design signature (15): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/01 10:11:11     29s] Successfully spread [1] pins.
[12/01 10:11:11     29s] **WARN: (IMPPTN-1520):	Pin 'external_qspi_pins[2]' of partition 'toplevel_498' cannot be placed at the constrained location [2000.00 10.40] due to a blocked pin slot close to the location. Placing the pin at location [2000.00 11.90].
[12/01 10:11:11     29s] Type 'man IMPPTN-1520' for more detail.
[12/01 10:11:11     29s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1380.8M).
[12/01 10:11:11     29s] <CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 2000 10.8 -pin {external_qspi_pins[3]}
[12/01 10:11:11     29s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[12/01 10:11:11     29s] ### import design signature (16): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/01 10:11:11     29s] Successfully spread [1] pins.
[12/01 10:11:11     29s] **WARN: (IMPPTN-1520):	Pin 'external_qspi_pins[3]' of partition 'toplevel_498' cannot be placed at the constrained location [2000.00 10.80] due to a blocked pin slot close to the location. Placing the pin at location [2000.00 12.30].
[12/01 10:11:11     29s] Type 'man IMPPTN-1520' for more detail.
[12/01 10:11:11     29s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1380.8M).
[12/01 10:11:11     29s] <CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 0 1 -pin clk
[12/01 10:11:11     29s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[12/01 10:11:11     29s] ### import design signature (17): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/01 10:11:11     29s] Successfully spread [1] pins.
[12/01 10:11:11     29s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1380.8M).
[12/01 10:11:11     29s] <CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 0 1.4 -pin rst
[12/01 10:11:11     29s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[12/01 10:11:11     29s] ### import design signature (18): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/01 10:11:11     29s] Successfully spread [1] pins.
[12/01 10:11:11     29s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1380.8M).
[12/01 10:11:11     29s] <CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 0 1.8 -pin set_programming_mode
[12/01 10:11:11     29s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[12/01 10:11:11     29s] ### import design signature (19): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/01 10:11:11     29s] Successfully spread [1] pins.
[12/01 10:11:11     29s] editPin : finished (cpu = 0:00:00.1 real = 0:00:00.0, mem = 1380.8M).
[12/01 10:11:11     29s] <CMD> setMultiCpuUsage -localCpu 4
[12/01 10:11:11     29s] <CMD> timeDesign -preplace
[12/01 10:11:11     29s] *** timeDesign #1 [begin] : totSession cpu/real = 0:00:29.7/0:00:34.4 (0.9), mem = 1380.8M
[12/01 10:11:12     29s] Setting timing_disable_library_data_to_data_checks to 'true'.
[12/01 10:11:12     29s] Setting timing_disable_user_data_to_data_checks to 'true'.
[12/01 10:11:12     30s] Multithreaded Timing Analysis is initialized with 4 threads
[12/01 10:11:12     30s] 
[12/01 10:11:12     30s] Set Using Default Delay Limit as 101.
[12/01 10:11:12     30s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[12/01 10:11:12     30s] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[12/01 10:11:12     30s] Set Default Net Delay as 0 ps.
[12/01 10:11:12     30s] Set Default Net Load as 0 pF. 
[12/01 10:11:12     30s] 
[12/01 10:11:12     30s] TimeStamp Deleting Cell Server Begin ...
[12/01 10:11:12     30s] 
[12/01 10:11:12     30s] TimeStamp Deleting Cell Server End ...
[12/01 10:11:12     30s] Effort level <high> specified for reg2reg path_group
[12/01 10:11:14     35s] Effort level <high> specified for reg2cgate path_group
[12/01 10:11:14     35s] All LLGs are deleted
[12/01 10:11:14     35s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1599.9M, EPOCH TIME: 1669911074.756575
[12/01 10:11:14     35s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.004, MEM:1599.9M, EPOCH TIME: 1669911074.760429
[12/01 10:11:14     35s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1599.9M, EPOCH TIME: 1669911074.803558
[12/01 10:11:14     35s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1599.9M, EPOCH TIME: 1669911074.804911
[12/01 10:11:14     35s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1599.9M, EPOCH TIME: 1669911074.848295
[12/01 10:11:14     35s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.007, REAL:0.007, MEM:1631.9M, EPOCH TIME: 1669911074.855237
[12/01 10:11:14     35s] Use non-trimmed site array because memory saving is not enough.
[12/01 10:11:14     35s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1670.9M, EPOCH TIME: 1669911074.965766
[12/01 10:11:14     35s] Process 0 wires and vias for routing blockage analysis
[12/01 10:11:14     35s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.003, REAL:0.002, MEM:1670.9M, EPOCH TIME: 1669911074.968148
[12/01 10:11:14     35s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.263, REAL:0.193, MEM:1670.9M, EPOCH TIME: 1669911074.998298
[12/01 10:11:15     35s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.326, REAL:0.259, MEM:1670.9M, EPOCH TIME: 1669911075.062831
[12/01 10:11:15     35s] All LLGs are deleted
[12/01 10:11:15     35s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1670.9M, EPOCH TIME: 1669911075.211424
[12/01 10:11:15     35s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:1670.9M, EPOCH TIME: 1669911075.212402
[12/01 10:11:15     35s] Starting delay calculation for Setup views
[12/01 10:11:15     35s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/01 10:11:16     36s] AAE DB initialization (MEM=1670.91 CPU=0:00:00.1 REAL=0:00:00.0) 
[12/01 10:11:16     36s] #################################################################################
[12/01 10:11:16     36s] # Design Stage: PreRoute
[12/01 10:11:16     36s] # Design Name: toplevel_498
[12/01 10:11:16     36s] # Design Mode: 90nm
[12/01 10:11:16     36s] # Analysis Mode: MMMC Non-OCV 
[12/01 10:11:16     36s] # Parasitics Mode: No SPEF/RCDB 
[12/01 10:11:16     36s] # Signoff Settings: SI Off 
[12/01 10:11:16     36s] #################################################################################
[12/01 10:11:16     38s] Topological Sorting (REAL = 0:00:00.0, MEM = 1670.9M, InitMEM = 1670.9M)
[12/01 10:11:17     39s] Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'slowView'
[12/01 10:11:17     39s] Calculate delays in BcWc mode...
[12/01 10:11:17     39s] Start delay calculation (fullDC) (4 T). (MEM=1686.93)
[12/01 10:11:18     40s] Start AAE Lib Loading. (MEM=1699.45)
[12/01 10:11:18     40s] End AAE Lib Loading. (MEM=1728.07 CPU=0:00:00.0 Real=0:00:00.0)
[12/01 10:11:18     40s] End AAE Lib Interpolated Model. (MEM=1728.07 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 10:11:23     54s] Total number of fetched objects 107479
[12/01 10:11:23     55s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[12/01 10:11:23     55s] End delay calculation. (MEM=2016 CPU=0:00:12.6 REAL=0:00:04.0)
[12/01 10:11:23     55s] End delay calculation (fullDC). (MEM=2016 CPU=0:00:15.3 REAL=0:00:06.0)
[12/01 10:11:23     55s] *** CDM Built up (cpu=0:00:18.4  real=0:00:07.0  mem= 2016.0M) ***
[12/01 10:11:24     57s] *** Done Building Timing Graph (cpu=0:00:21.8 real=0:00:09.0 totSessionCpu=0:00:57.6 mem=1999.0M)
[12/01 10:11:26     59s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| 29.287  | 33.073  | 32.853  | 29.287  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  12546  |  12540  |    2    |    4    |
+--------------------+---------+---------+---------+---------+

Density: 8.263%
------------------------------------------------------------------
Set Using Default Delay Limit as 1000.
[12/01 10:11:27     60s] Resetting back High Fanout Nets as non-ideal
[12/01 10:11:27     60s] Set Default Net Delay as 1000 ps.
[12/01 10:11:27     60s] Set Default Net Load as 0.5 pF. 
[12/01 10:11:27     60s] Reported timing to dir ./timingReports
[12/01 10:11:27     60s] Total CPU time: 30.57 sec
[12/01 10:11:27     60s] Total Real time: 16.0 sec
[12/01 10:11:27     60s] Total Memory Usage: 1796.476562 Mbytes
[12/01 10:11:27     60s] *** timeDesign #1 [finish] : cpu/real = 0:00:30.6/0:00:15.2 (2.0), totSession cpu/real = 0:01:00.3/0:00:49.6 (1.2), mem = 1796.5M
[12/01 10:11:27     60s] 
[12/01 10:11:27     60s] =============================================================================================
[12/01 10:11:27     60s]  Final TAT Report for timeDesign #1                                             21.10-p004_1
[12/01 10:11:27     60s] =============================================================================================
[12/01 10:11:27     60s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 10:11:27     60s] ---------------------------------------------------------------------------------------------
[12/01 10:11:27     60s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 10:11:27     60s] [ OptSummaryReport       ]      1   0:00:00.6  (   4.1 % )     0:00:11.8 /  0:00:24.4    2.1
[12/01 10:11:27     60s] [ TimingUpdate           ]      1   0:00:00.8  (   5.2 % )     0:00:09.3 /  0:00:21.8    2.3
[12/01 10:11:27     60s] [ FullDelayCalc          ]      1   0:00:08.5  (  56.2 % )     0:00:08.5 /  0:00:19.4    2.3
[12/01 10:11:27     60s] [ TimingReport           ]      1   0:00:00.3  (   1.8 % )     0:00:00.3 /  0:00:00.4    1.5
[12/01 10:11:27     60s] [ GenerateReports        ]      1   0:00:01.5  (  10.2 % )     0:00:01.5 /  0:00:01.5    1.0
[12/01 10:11:27     60s] [ MISC                   ]          0:00:03.4  (  22.4 % )     0:00:03.4 /  0:00:06.2    1.8
[12/01 10:11:27     60s] ---------------------------------------------------------------------------------------------
[12/01 10:11:27     60s]  timeDesign #1 TOTAL                0:00:15.2  ( 100.0 % )     0:00:15.2 /  0:00:30.6    2.0
[12/01 10:11:27     60s] ---------------------------------------------------------------------------------------------
[12/01 10:11:27     60s] 
[12/01 10:11:27     60s] <CMD> setPlaceMode -congEffort high
[12/01 10:11:27     60s] <CMD> setPlaceMode -clkGateAware false
[12/01 10:11:27     60s] <CMD> setPlaceMode -placeIoPins false
[12/01 10:11:27     60s] <CMD> setPlaceMode -timingDriven true
[12/01 10:11:27     60s] <CMD> setPlaceMode -fp true
[12/01 10:11:27     60s] <CMD> setOptMode -preserveAssertions false
[12/01 10:11:27     60s] <CMD> setOptMode -leakagePowerEffort none
[12/01 10:11:27     60s] **ERROR: (IMPOPT-7109):	The "-leakagePowerEffort" & "-dynamicPowerEffort" switches are obsolete, pls use "setOptMode -powerEffort <none | low | high> -leakageToDynamicRatio <0.0 -> 1.0>"
<CMD> setOptMode -allEndPoints true
[12/01 10:11:27     60s] <CMD> setOptMode -fixFanoutLoad true
[12/01 10:11:27     60s] <CMD> setOptMode -holdFixingEffort high
[12/01 10:11:27     60s] **WARN: (IMPTCM-125):	Option "-holdFixingEffort" for command setOptMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
[12/01 10:11:27     60s] <CMD> setOptMode -effort high
[12/01 10:11:27     60s] <CMD> setOptMode -fixHoldAllowSetupTnsDegrade false
[12/01 10:11:27     60s] <CMD> setRouteMode -earlyGlobalMaxRouteLayer 6
[12/01 10:11:27     60s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[12/01 10:11:27     60s] <CMD> setPinAssignMode -maxLayer 6
[12/01 10:11:27     60s] **WARN: (IMPPTN-867):	Found use of setPinAssignMode -maxLayer. This will continue to work in this release; however, it is recommended to use setDesignMode -topRoutingLayer instead.
[12/01 10:11:27     60s] <CMD> setNanoRouteMode -routeTopRoutingLayer 6
[12/01 10:11:27     60s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[12/01 10:11:27     60s] <CMD> setDesignMode -topRoutingLayer M6
[12/01 10:11:27     60s] **WARN: (IMPSYT-21024):	Command "setMaxRouteLayer" has become obsolete. It will be removed in the next release and is replaced by "setDesignMode -topRoutingLayer". The obsolete command still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your scripts.
[12/01 10:11:27     60s] <CMD> setViaGenMode -invoke_verifyGeometry true -create_double_row_cut_via 1 -add_pin_to_pin_via true -respect_signal_routes 1
[12/01 10:11:27     60s] Setting -add_pin_to_pin_via to 1. ViaGen will drop vias between pins of different cover macro cell.
[12/01 10:11:27     60s] **WARN: (IMPPP-5022):	Option "-create_double_row_cut_via" is obsolete and can be replaced by "-optimize_cross_via". To avoid this warning and ensure compatibility with future releases, please update your script to use "-optimize_cross_via".
[12/01 10:11:27     60s] Setting -create_double_row_cut_via to 1. ViaGen will try to fit vias with an additional cut than original by allowing via-metal enclosure to overlap existing metal wires outside the intersection area for one-row or one-column vias.
[12/01 10:11:27     60s] Setting -invoke_verifyGeometry to 1. ViaGen will call verify_drc at the end to detect minStep violations and then fixVia to fix them. This may impact its performance negatively.
[12/01 10:11:27     60s] Setting -respect_signal_routes to 1. ViaGen will read pre-existing signal routes and will avoid DRC violations with them. This may impact its performance negatively.
[12/01 10:11:27     60s] <CMD> setAddRingOption -avoid_short 1
[12/01 10:11:27     60s] **WARN: (IMPPP-4018):	Command "setAddRingOption" is obsolete and has been replaced by "setAddRingMode". The obsolete command still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddRingMode".
[12/01 10:11:27     60s] addRing command will avoid shorts while creating rings.
[12/01 10:11:27     60s] <CMD> addRing -spacing {top 0.2 bottom 0.2 left 0.2 right 0.2} -width {top 0.6 bottom 0.6 left 0.6 right 0.6} -layer {top M1 bottom M1 left M2 right M2} -center 1 -nets {vss vdd}
[12/01 10:11:27     60s] #% Begin addRing (date=12/01 10:11:27, mem=1518.9M)
[12/01 10:11:27     60s] 
[12/01 10:11:27     60s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1796.5M)
[12/01 10:11:27     60s] **WARN: (IMPPP-193):	The currently specified top spacing 0.200000  might create min enclosed area violation. The required min enclosed area for layer M1 is 0.200000. If violation happens, increase the spacing to around 0.497214. The recommended spacing is the square root of min enclosure area.
[12/01 10:11:27     60s] **WARN: (IMPPP-193):	The currently specified bottom spacing 0.200000  might create min enclosed area violation. The required min enclosed area for layer M1 is 0.200000. If violation happens, increase the spacing to around 0.497214. The recommended spacing is the square root of min enclosure area.
[12/01 10:11:27     60s] **WARN: (IMPPP-193):	The currently specified left spacing 0.200000  might create min enclosed area violation. The required min enclosed area for layer M2 is 0.200000. If violation happens, increase the spacing to around 0.497214. The recommended spacing is the square root of min enclosure area.
[12/01 10:11:27     60s] **WARN: (IMPPP-193):	The currently specified right spacing 0.200000  might create min enclosed area violation. The required min enclosed area for layer M2 is 0.200000. If violation happens, increase the spacing to around 0.497214. The recommended spacing is the square root of min enclosure area.
[12/01 10:11:27     60s] **WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
[12/01 10:11:27     60s] **WARN: (IMPPP-4051):	Failed to add rings, because the IO cells might contain gaps. Run the 'addIoFiller' command to fill gaps between the cells and try again.
[12/01 10:11:27     60s] Type 'man IMPPP-4051' for more detail.
[12/01 10:11:27     60s] #% End addRing (date=12/01 10:11:27, total cpu=0:00:00.1, real=0:00:00.0, peak res=1520.1M, current mem=1520.1M)
[12/01 10:11:27     60s] <CMD> addStripe -block_ring_top_layer_limit M5 -max_same_layer_jog_length 0.56 -padcore_ring_bottom_layer_limit M1 -number_of_sets 6 -padcore_ring_top_layer_limit M4 -spacing 1.84 -merge_stripes_value 0.28 -layer M5 -block_ring_bottom_layer_limit M1 -width 1 -nets { vss vdd }
[12/01 10:11:27     60s] #% Begin addStripe (date=12/01 10:11:27, mem=1520.1M)
[12/01 10:11:27     60s] 
[12/01 10:11:27     60s] Initialize fgc environment(mem: 1796.5M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1796.5M)
[12/01 10:11:27     60s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1796.5M)
[12/01 10:11:27     60s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1796.5M)
[12/01 10:11:27     60s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1796.5M)
[12/01 10:11:27     60s] Starting stripe generation ...
[12/01 10:11:27     60s] Non-Default Mode Option Settings :
[12/01 10:11:27     60s]   NONE
[12/01 10:11:27     60s] The core ring for vss is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[12/01 10:11:27     60s] The core ring for vdd is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[12/01 10:11:27     60s] **WARN: (IMPPP-4063):	Multi-CPU is set to 1 in addStripe automatically according to the free memory on the current machine.  When the number of CPU in setMultiCpuUsage is more than 1, addStripe gets worse runtime caused by data exchange and other time consuming operations
[12/01 10:11:27     60s] Stripe generation is complete.
[12/01 10:11:27     60s] vias are now being generated.
[12/01 10:11:27     60s] addStripe created 12 wires.
[12/01 10:11:27     60s] ViaGen created 0 via, deleted 0 via to avoid violation.
[12/01 10:11:27     60s] +--------+----------------+----------------+
[12/01 10:11:27     60s] |  Layer |     Created    |     Deleted    |
[12/01 10:11:27     60s] +--------+----------------+----------------+
[12/01 10:11:27     60s] |   M5   |       12       |       NA       |
[12/01 10:11:27     60s] +--------+----------------+----------------+
[12/01 10:11:27     60s] #% End addStripe (date=12/01 10:11:27, total cpu=0:00:00.1, real=0:00:00.0, peak res=1522.4M, current mem=1522.4M)
[12/01 10:11:27     60s] <CMD> sroute
[12/01 10:11:27     60s] #% Begin sroute (date=12/01 10:11:27, mem=1522.4M)
[12/01 10:11:27     60s] *** Begin SPECIAL ROUTE on Thu Dec  1 10:11:27 2022 ***
[12/01 10:11:27     60s] SPECIAL ROUTE ran on directory: /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/pnr
[12/01 10:11:27     60s] SPECIAL ROUTE ran on machine: ece-498hk-04.ece.illinois.edu (Linux 4.18.0-348.el8.x86_64 Xeon 2.10Ghz)
[12/01 10:11:27     60s] 
[12/01 10:11:27     60s] Begin option processing ...
[12/01 10:11:27     60s] srouteConnectPowerBump set to false
[12/01 10:11:27     60s] routeSpecial set to true
[12/01 10:11:27     60s] srouteConnectConverterPin set to false
[12/01 10:11:27     60s] srouteFollowCorePinEnd set to 3
[12/01 10:11:27     60s] srouteJogControl set to "preferWithChanges differentLayer"
[12/01 10:11:27     60s] sroutePadPinAllPorts set to true
[12/01 10:11:27     60s] sroutePreserveExistingRoutes set to true
[12/01 10:11:27     60s] srouteRoutePowerBarPortOnBothDir set to true
[12/01 10:11:27     60s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3137.00 megs.
[12/01 10:11:27     60s] 
[12/01 10:11:27     60s] Reading DB technology information...
[12/01 10:11:27     60s] Finished reading DB technology information.
[12/01 10:11:27     60s] Reading floorplan and netlist information...
[12/01 10:11:27     60s] Finished reading floorplan and netlist information.
[12/01 10:11:28     61s] Read in 18 layers, 9 routing layers, 1 overlap layer
[12/01 10:11:28     61s] Read in 916 macros, 294 used
[12/01 10:11:28     61s] Read in 293 components
[12/01 10:11:28     61s]   293 core components: 293 unplaced, 0 placed, 0 fixed
[12/01 10:11:28     61s] Read in 43 physical pins
[12/01 10:11:28     61s]   43 physical pins: 0 unplaced, 19 placed, 24 fixed
[12/01 10:11:28     61s] Read in 21 nets
[12/01 10:11:28     61s] Read in 2 special nets, 2 routed
[12/01 10:11:28     61s] Read in 43 terminals
[12/01 10:11:28     61s] Begin power routing ...
[12/01 10:11:28     61s] **WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the vdd net.
[12/01 10:11:28     61s]  Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
[12/01 10:11:28     61s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the vdd net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[12/01 10:11:28     61s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the vdd net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[12/01 10:11:28     61s] Type 'man IMPSR-1256' for more detail.
[12/01 10:11:28     61s] Cannot find any AREAIO class pad pin of net vdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[12/01 10:11:28     61s] **WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the vss net.
[12/01 10:11:28     61s]  Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
[12/01 10:11:28     61s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the vss net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[12/01 10:11:28     61s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the vss net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[12/01 10:11:28     61s] Type 'man IMPSR-1256' for more detail.
[12/01 10:11:28     61s] Cannot find any AREAIO class pad pin of net vss. Check net list, or change port class in the technology file, or change option to include pin in given range.
[12/01 10:11:28     61s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
[12/01 10:11:28     61s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[12/01 10:11:28     61s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
[12/01 10:11:28     61s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[12/01 10:11:28     61s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vss.
[12/01 10:11:28     61s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[12/01 10:11:28     61s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vss.
[12/01 10:11:28     61s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[12/01 10:11:28     61s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
[12/01 10:11:28     61s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[12/01 10:11:28     61s] CPU time for vdd FollowPin 0 seconds
[12/01 10:11:28     61s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vss.
[12/01 10:11:28     61s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[12/01 10:11:29     62s] CPU time for vss FollowPin 0 seconds
[12/01 10:11:29     62s]   Number of IO ports routed: 0
[12/01 10:11:29     62s]   Number of Block ports routed: 0
[12/01 10:11:29     62s]   Number of Stripe ports routed: 0
[12/01 10:11:29     62s]   Number of Core ports routed: 0
[12/01 10:11:29     62s]   Number of Pad ports routed: 0
[12/01 10:11:29     62s]   Number of Power Bump ports routed: 0
[12/01 10:11:29     62s]   Number of Followpin connections: 1001
[12/01 10:11:29     62s] End power routing: cpu: 0:00:01, real: 0:00:01, peak: 3139.00 megs.
[12/01 10:11:29     62s] 
[12/01 10:11:29     62s] 
[12/01 10:11:29     62s] 
[12/01 10:11:29     62s]  Begin updating DB with routing results ...
[12/01 10:11:29     62s]  Updating DB with 43 io pins ...
[12/01 10:11:29     62s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[12/01 10:11:29     62s] Pin and blockage extraction finished
[12/01 10:11:29     62s] 
[12/01 10:11:29     62s] 
[12/01 10:11:29     62s] Calling verify_drc with messages suppressed...
[12/01 10:11:29     62s] verify_drc starts at Thu Dec  1 10:11:29 2022
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {527.040 0.000 614.880 87.840} 7 of 529  Thread : 1
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {0.000 0.000 87.840 87.840} 1 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {614.880 0.000 702.720 87.840} 8 of 529  Thread : 1
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {966.240 0.000 1054.080 87.840} 12 of 529  Thread : 1
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1054.080 0.000 1141.920 87.840} 13 of 529  Thread : 1
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {790.560 0.000 878.400 87.840} 10 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {702.720 0.000 790.560 87.840} 9 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {878.400 0.000 966.240 87.840} 11 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1141.920 0.000 1229.760 87.840} 14 of 529  Thread : 1
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1317.600 0.000 1405.440 87.840} 16 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1229.760 0.000 1317.600 87.840} 15 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1405.440 0.000 1493.280 87.840} 17 of 529  Thread : 1
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1756.800 0.000 1844.640 87.840} 21 of 529  Thread : 1
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1844.640 0.000 1932.480 87.840} 22 of 529  Thread : 1
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {351.360 0.000 439.200 87.840} 5 of 529  Thread : 3
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1581.120 0.000 1668.960 87.840} 19 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1668.960 0.000 1756.800 87.840} 20 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {439.200 0.000 527.040 87.840} 6 of 529  Thread : 3
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {614.880 87.840 702.720 175.680} 31 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {527.040 87.840 614.880 175.680} 30 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {702.720 87.840 790.560 175.680} 32 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {351.360 87.840 439.200 175.680} 28 of 529  Thread : 3
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {439.200 87.840 527.040 175.680} 29 of 529  Thread : 3
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {0.000 87.840 87.840 175.680} 24 of 529  Thread : 1
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {966.240 87.840 1054.080 175.680} 35 of 529  Thread : 3
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {790.560 87.840 878.400 175.680} 33 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {175.680 0.000 263.520 87.840} 3 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {878.400 87.840 966.240 175.680} 34 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {263.520 0.000 351.360 87.840} 4 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {87.840 0.000 175.680 87.840} 2 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {263.520 87.840 351.360 175.680} 27 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1493.280 87.840 1581.120 175.680} 41 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1141.920 87.840 1229.760 175.680} 37 of 529  Thread : 1
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1756.800 87.840 1844.640 175.680} 44 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1054.080 87.840 1141.920 175.680} 36 of 529  Thread : 1
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1844.640 87.840 1932.480 175.680} 45 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1581.120 87.840 1668.960 175.680} 42 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1668.960 87.840 1756.800 175.680} 43 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1317.600 87.840 1405.440 175.680} 39 of 529  Thread : 3
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {263.520 175.680 351.360 263.520} 50 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1932.480 87.840 2000.000 175.680} 46 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {351.360 175.680 439.200 263.520} 51 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1405.440 87.840 1493.280 175.680} 40 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {439.200 175.680 527.040 263.520} 52 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {966.240 175.680 1054.080 263.520} 58 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {527.040 175.680 614.880 263.520} 53 of 529  Thread : 3
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1054.080 175.680 1141.920 263.520} 59 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1229.760 175.680 1317.600 263.520} 61 of 529  Thread : 3
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1405.440 175.680 1493.280 263.520} 63 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1317.600 175.680 1405.440 263.520} 62 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1493.280 175.680 1581.120 263.520} 64 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {790.560 175.680 878.400 263.520} 56 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {702.720 175.680 790.560 263.520} 55 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {878.400 175.680 966.240 263.520} 57 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1756.800 175.680 1844.640 263.520} 67 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1141.920 175.680 1229.760 263.520} 60 of 529  Thread : 3
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1844.640 175.680 1932.480 263.520} 68 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {175.680 263.520 263.520 351.360} 72 of 529  Thread : 3
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1581.120 175.680 1668.960 263.520} 65 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {263.520 263.520 351.360 351.360} 73 of 529  Thread : 3
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1668.960 175.680 1756.800 263.520} 66 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {527.040 263.520 614.880 351.360} 76 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {614.880 263.520 702.720 351.360} 77 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {702.720 263.520 790.560 351.360} 78 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {878.400 263.520 966.240 351.360} 80 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1054.080 263.520 1141.920 351.360} 82 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {351.360 263.520 439.200 351.360} 74 of 529  Thread : 3
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {966.240 263.520 1054.080 351.360} 81 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {439.200 263.520 527.040 351.360} 75 of 529  Thread : 3
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1317.600 263.520 1405.440 351.360} 85 of 529  Thread : 3
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1405.440 263.520 1493.280 351.360} 86 of 529  Thread : 3
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1493.280 263.520 1581.120 351.360} 87 of 529  Thread : 3
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {790.560 263.520 878.400 351.360} 79 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1756.800 263.520 1844.640 351.360} 90 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1844.640 263.520 1932.480 351.360} 91 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1141.920 263.520 1229.760 351.360} 83 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1229.760 263.520 1317.600 351.360} 84 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {87.840 351.360 175.680 439.200} 94 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1581.120 263.520 1668.960 351.360} 88 of 529  Thread : 3
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {175.680 351.360 263.520 439.200} 95 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {439.200 351.360 527.040 439.200} 98 of 529  Thread : 3
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1932.480 263.520 2000.000 351.360} 92 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {263.520 351.360 351.360 439.200} 96 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {527.040 351.360 614.880 439.200} 99 of 529  Thread : 3
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {614.880 351.360 702.720 439.200} 100 of 529  Thread : 3
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {702.720 351.360 790.560 439.200} 101 of 529  Thread : 3
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {351.360 351.360 439.200 439.200} 97 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {966.240 351.360 1054.080 439.200} 104 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1317.600 351.360 1405.440 439.200} 108 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {878.400 351.360 966.240 439.200} 103 of 529  Thread : 3
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1405.440 351.360 1493.280 439.200} 109 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {0.000 175.680 87.840 263.520} 47 of 529  Thread : 1
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1229.760 351.360 1317.600 439.200} 107 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1054.080 351.360 1141.920 439.200} 105 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1844.640 351.360 1932.480 439.200} 114 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {87.840 175.680 175.680 263.520} 48 of 529  Thread : 1
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1581.120 351.360 1668.960 439.200} 111 of 529  Thread : 3
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1493.280 351.360 1581.120 439.200} 110 of 529  Thread : 3
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1668.960 351.360 1756.800 439.200} 112 of 529  Thread : 3
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {0.000 439.200 87.840 527.040} 116 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {527.040 439.200 614.880 527.040} 122 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {87.840 439.200 175.680 527.040} 117 of 529  Thread : 3
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {614.880 439.200 702.720 527.040} 123 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {966.240 439.200 1054.080 527.040} 127 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {0.000 263.520 87.840 351.360} 70 of 529  Thread : 1
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1054.080 439.200 1141.920 527.040} 128 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {87.840 263.520 175.680 351.360} 71 of 529  Thread : 1
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {263.520 439.200 351.360 527.040} 119 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {790.560 439.200 878.400 527.040} 125 of 529  Thread : 3
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {439.200 439.200 527.040 527.040} 121 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {702.720 439.200 790.560 527.040} 124 of 529  Thread : 3
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1317.600 439.200 1405.440 527.040} 131 of 529  Thread : 1
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1668.960 439.200 1756.800 527.040} 135 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1844.640 439.200 1932.480 527.040} 137 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1229.760 439.200 1317.600 527.040} 130 of 529  Thread : 1
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1405.440 439.200 1493.280 527.040} 132 of 529  Thread : 3
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1756.800 439.200 1844.640 527.040} 136 of 529  Thread : 1
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {175.680 527.040 263.520 614.880} 141 of 529  Thread : 1
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {263.520 527.040 351.360 614.880} 142 of 529  Thread : 1
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {0.000 527.040 87.840 614.880} 139 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1581.120 439.200 1668.960 527.040} 134 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {87.840 527.040 175.680 614.880} 140 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {527.040 527.040 614.880 614.880} 145 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1054.080 527.040 1141.920 614.880} 151 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {966.240 527.040 1054.080 614.880} 150 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1317.600 527.040 1405.440 614.880} 154 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {351.360 527.040 439.200 614.880} 143 of 529  Thread : 1
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1405.440 527.040 1493.280 614.880} 155 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {439.200 527.040 527.040 614.880} 144 of 529  Thread : 1
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1493.280 527.040 1581.120 614.880} 156 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1668.960 527.040 1756.800 614.880} 158 of 529  Thread : 1
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1141.920 527.040 1229.760 614.880} 152 of 529  Thread : 3
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1756.800 527.040 1844.640 614.880} 159 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1229.760 527.040 1317.600 614.880} 153 of 529  Thread : 3
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {87.840 614.880 175.680 702.720} 163 of 529  Thread : 3
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {175.680 614.880 263.520 702.720} 164 of 529  Thread : 3
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {263.520 614.880 351.360 702.720} 165 of 529  Thread : 3
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1581.120 527.040 1668.960 614.880} 157 of 529  Thread : 1
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {527.040 614.880 614.880 702.720} 168 of 529  Thread : 1
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {614.880 614.880 702.720 702.720} 169 of 529  Thread : 1
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1932.480 527.040 2000.000 614.880} 161 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {966.240 614.880 1054.080 702.720} 173 of 529  Thread : 1
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1054.080 614.880 1141.920 702.720} 174 of 529  Thread : 1
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {351.360 614.880 439.200 702.720} 166 of 529  Thread : 3
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {439.200 614.880 527.040 702.720} 167 of 529  Thread : 3
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1317.600 614.880 1405.440 702.720} 177 of 529  Thread : 3
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1405.440 614.880 1493.280 702.720} 178 of 529  Thread : 3
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1493.280 614.880 1581.120 702.720} 179 of 529  Thread : 3
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1844.640 614.880 1932.480 702.720} 183 of 529  Thread : 3
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1141.920 614.880 1229.760 702.720} 175 of 529  Thread : 1
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1756.800 614.880 1844.640 702.720} 182 of 529  Thread : 3
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1229.760 614.880 1317.600 702.720} 176 of 529  Thread : 1
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {87.840 702.720 175.680 790.560} 186 of 529  Thread : 1
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {175.680 702.720 263.520 790.560} 187 of 529  Thread : 1
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {263.520 702.720 351.360 790.560} 188 of 529  Thread : 1
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1581.120 614.880 1668.960 702.720} 180 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1932.480 614.880 2000.000 702.720} 184 of 529  Thread : 3
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {614.880 702.720 702.720 790.560} 192 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {966.240 702.720 1054.080 790.560} 196 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1054.080 702.720 1141.920 790.560} 197 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {351.360 702.720 439.200 790.560} 189 of 529  Thread : 1
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {439.200 702.720 527.040 790.560} 190 of 529  Thread : 1
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1317.600 702.720 1405.440 790.560} 200 of 529  Thread : 1
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {0.000 702.720 87.840 790.560} 185 of 529  Thread : 3
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1405.440 702.720 1493.280 790.560} 201 of 529  Thread : 1
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {790.560 614.880 878.400 702.720} 171 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1756.800 702.720 1844.640 790.560} 205 of 529  Thread : 1
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {702.720 614.880 790.560 702.720} 170 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {878.400 614.880 966.240 702.720} 172 of 529  Thread : 1
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {878.400 702.720 966.240 790.560} 195 of 529  Thread : 1
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1141.920 702.720 1229.760 790.560} 198 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1844.640 702.720 1932.480 790.560} 206 of 529  Thread : 1
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1229.760 702.720 1317.600 790.560} 199 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {87.840 790.560 175.680 878.400} 209 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1493.280 702.720 1581.120 790.560} 202 of 529  Thread : 3
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1668.960 702.720 1756.800 790.560} 204 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {175.680 790.560 263.520 878.400} 210 of 529  Thread : 3
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {790.560 702.720 878.400 790.560} 194 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1932.480 702.720 2000.000 790.560} 207 of 529  Thread : 1
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {614.880 790.560 702.720 878.400} 215 of 529  Thread : 3
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {966.240 790.560 1054.080 878.400} 219 of 529  Thread : 3
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1054.080 790.560 1141.920 878.400} 220 of 529  Thread : 3
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {351.360 790.560 439.200 878.400} 212 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {263.520 790.560 351.360 878.400} 211 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {790.560 790.560 878.400 878.400} 217 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1317.600 790.560 1405.440 878.400} 223 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {702.720 790.560 790.560 878.400} 216 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {878.400 790.560 966.240 878.400} 218 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1405.440 790.560 1493.280 878.400} 224 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1229.760 790.560 1317.600 878.400} 222 of 529  Thread : 3
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1756.800 790.560 1844.640 878.400} 228 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {263.520 878.400 351.360 966.240} 234 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {439.200 878.400 527.040 966.240} 236 of 529  Thread : 3
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {175.680 878.400 263.520 966.240} 233 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1581.120 790.560 1668.960 878.400} 226 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {614.880 878.400 702.720 966.240} 238 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1493.280 790.560 1581.120 878.400} 225 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1668.960 790.560 1756.800 878.400} 227 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {702.720 878.400 790.560 966.240} 239 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {878.400 878.400 966.240 966.240} 241 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1054.080 878.400 1141.920 966.240} 243 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1932.480 790.560 2000.000 878.400} 230 of 529  Thread : 1
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {966.240 878.400 1054.080 966.240} 242 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1844.640 790.560 1932.480 878.400} 229 of 529  Thread : 1
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1317.600 878.400 1405.440 966.240} 246 of 529  Thread : 1
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1405.440 878.400 1493.280 966.240} 247 of 529  Thread : 1
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1493.280 878.400 1581.120 966.240} 248 of 529  Thread : 1
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {790.560 878.400 878.400 966.240} 240 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1756.800 878.400 1844.640 966.240} 251 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {0.000 878.400 87.840 966.240} 231 of 529  Thread : 3
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1141.920 878.400 1229.760 966.240} 244 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1229.760 878.400 1317.600 966.240} 245 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1581.120 878.400 1668.960 966.240} 249 of 529  Thread : 1
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {175.680 966.240 263.520 1054.080} 256 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1668.960 878.400 1756.800 966.240} 250 of 529  Thread : 1
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {263.520 966.240 351.360 1054.080} 257 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {0.000 966.240 87.840 1054.080} 254 of 529  Thread : 3
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1932.480 878.400 2000.000 966.240} 253 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {527.040 966.240 614.880 1054.080} 260 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {87.840 966.240 175.680 1054.080} 255 of 529  Thread : 3
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {702.720 966.240 790.560 1054.080} 262 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {878.400 966.240 966.240 1054.080} 264 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1054.080 966.240 1141.920 1054.080} 266 of 529  Thread : 3
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1229.760 966.240 1317.600 1054.080} 268 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {966.240 966.240 1054.080 1054.080} 265 of 529  Thread : 3
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1317.600 966.240 1405.440 1054.080} 269 of 529  Thread : 3
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1405.440 966.240 1493.280 1054.080} 270 of 529  Thread : 3
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {351.360 966.240 439.200 1054.080} 258 of 529  Thread : 1
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1493.280 966.240 1581.120 1054.080} 271 of 529  Thread : 3
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {790.560 966.240 878.400 1054.080} 263 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1141.920 966.240 1229.760 1054.080} 267 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1756.800 966.240 1844.640 1054.080} 274 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {87.840 1054.080 175.680 1141.920} 278 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {263.520 1054.080 351.360 1141.920} 280 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {439.200 1054.080 527.040 1141.920} 282 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {175.680 1054.080 263.520 1141.920} 279 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {527.040 1054.080 614.880 1141.920} 283 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1932.480 966.240 2000.000 1054.080} 276 of 529  Thread : 3
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {614.880 1054.080 702.720 1141.920} 284 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1581.120 966.240 1668.960 1054.080} 272 of 529  Thread : 1
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {702.720 1054.080 790.560 1141.920} 285 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1054.080 1054.080 1141.920 1141.920} 289 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {966.240 1054.080 1054.080 1141.920} 288 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {351.360 1054.080 439.200 1141.920} 281 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1317.600 1054.080 1405.440 1141.920} 292 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1493.280 1054.080 1581.120 1141.920} 294 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {790.560 1054.080 878.400 1141.920} 286 of 529  Thread : 1
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1141.920 1054.080 1229.760 1141.920} 290 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1756.800 1054.080 1844.640 1141.920} 297 of 529  Thread : 1
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1229.760 1054.080 1317.600 1141.920} 291 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1844.640 1054.080 1932.480 1141.920} 298 of 529  Thread : 1
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {175.680 1141.920 263.520 1229.760} 302 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1581.120 1054.080 1668.960 1141.920} 295 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1668.960 1054.080 1756.800 1141.920} 296 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {527.040 1141.920 614.880 1229.760} 306 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1932.480 1054.080 2000.000 1141.920} 299 of 529  Thread : 1
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {702.720 1141.920 790.560 1229.760} 308 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {878.400 1141.920 966.240 1229.760} 310 of 529  Thread : 1
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1054.080 1141.920 1141.920 1229.760} 312 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {351.360 1141.920 439.200 1229.760} 304 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {966.240 1141.920 1054.080 1229.760} 311 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {439.200 1141.920 527.040 1229.760} 305 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1317.600 1141.920 1405.440 1229.760} 315 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1405.440 1141.920 1493.280 1229.760} 316 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1493.280 1141.920 1581.120 1229.760} 317 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {790.560 1141.920 878.400 1229.760} 309 of 529  Thread : 1
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1756.800 1141.920 1844.640 1229.760} 320 of 529  Thread : 1
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {0.000 1054.080 87.840 1141.920} 277 of 529  Thread : 3
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {175.680 1229.760 263.520 1317.600} 325 of 529  Thread : 3
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1844.640 1141.920 1932.480 1229.760} 321 of 529  Thread : 1
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {0.000 1229.760 87.840 1317.600} 323 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1581.120 1141.920 1668.960 1229.760} 318 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {351.360 1229.760 439.200 1317.600} 327 of 529  Thread : 3
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {614.880 1229.760 702.720 1317.600} 330 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {527.040 1229.760 614.880 1317.600} 329 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {0.000 1141.920 87.840 1229.760} 300 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1054.080 1229.760 1141.920 1317.600} 335 of 529  Thread : 3
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1229.760 1229.760 1317.600 1317.600} 337 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1405.440 1229.760 1493.280 1317.600} 339 of 529  Thread : 3
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {87.840 1229.760 175.680 1317.600} 324 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1317.600 1229.760 1405.440 1317.600} 338 of 529  Thread : 3
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1493.280 1229.760 1581.120 1317.600} 340 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1844.640 1229.760 1932.480 1317.600} 344 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1756.800 1229.760 1844.640 1317.600} 343 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1141.920 1229.760 1229.760 1317.600} 336 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {87.840 1317.600 175.680 1405.440} 347 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {175.680 1317.600 263.520 1405.440} 348 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {263.520 1317.600 351.360 1405.440} 349 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1581.120 1229.760 1668.960 1317.600} 341 of 529  Thread : 3
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {351.360 1317.600 439.200 1405.440} 350 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {966.240 1317.600 1054.080 1405.440} 357 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {527.040 1317.600 614.880 1405.440} 352 of 529  Thread : 3
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {0.000 1317.600 87.840 1405.440} 346 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {614.880 1317.600 702.720 1405.440} 353 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1229.760 1317.600 1317.600 1405.440} 360 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1317.600 1317.600 1405.440 1405.440} 361 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1405.440 1317.600 1493.280 1405.440} 362 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1493.280 1317.600 1581.120 1405.440} 363 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {790.560 1229.760 878.400 1317.600} 332 of 529  Thread : 1
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {702.720 1229.760 790.560 1317.600} 331 of 529  Thread : 1
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {878.400 1229.760 966.240 1317.600} 333 of 529  Thread : 1
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1581.120 1317.600 1668.960 1405.440} 364 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {702.720 1317.600 790.560 1405.440} 354 of 529  Thread : 1
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {878.400 1317.600 966.240 1405.440} 356 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1668.960 1317.600 1756.800 1405.440} 365 of 529  Thread : 1
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1054.080 1317.600 1141.920 1405.440} 358 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1756.800 1317.600 1844.640 1405.440} 366 of 529  Thread : 1
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1844.640 1317.600 1932.480 1405.440} 367 of 529  Thread : 1
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {790.560 1317.600 878.400 1405.440} 355 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {87.840 1405.440 175.680 1493.280} 370 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {263.520 1405.440 351.360 1493.280} 372 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {614.880 1405.440 702.720 1493.280} 376 of 529  Thread : 1
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {175.680 1405.440 263.520 1493.280} 371 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {702.720 1405.440 790.560 1493.280} 377 of 529  Thread : 1
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {878.400 1405.440 966.240 1493.280} 379 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1054.080 1405.440 1141.920 1493.280} 381 of 529  Thread : 1
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {966.240 1405.440 1054.080 1493.280} 380 of 529  Thread : 1
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {0.000 1405.440 87.840 1493.280} 369 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1317.600 1405.440 1405.440 1493.280} 384 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {790.560 1405.440 878.400 1493.280} 378 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1405.440 1405.440 1493.280 1493.280} 385 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1844.640 1405.440 1932.480 1493.280} 390 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1141.920 1405.440 1229.760 1493.280} 382 of 529  Thread : 1
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1229.760 1405.440 1317.600 1493.280} 383 of 529  Thread : 1
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1581.120 1405.440 1668.960 1493.280} 387 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {175.680 1493.280 263.520 1581.120} 394 of 529  Thread : 1
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {439.200 1317.600 527.040 1405.440} 351 of 529  Thread : 3
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1932.480 1405.440 2000.000 1493.280} 391 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {527.040 1405.440 614.880 1493.280} 375 of 529  Thread : 1
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {702.720 1493.280 790.560 1581.120} 400 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {527.040 1493.280 614.880 1581.120} 398 of 529  Thread : 1
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {614.880 1493.280 702.720 1581.120} 399 of 529  Thread : 1
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {966.240 1493.280 1054.080 1581.120} 403 of 529  Thread : 1
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1054.080 1493.280 1141.920 1581.120} 404 of 529  Thread : 1
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {351.360 1405.440 439.200 1493.280} 373 of 529  Thread : 3
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {0.000 1493.280 87.840 1581.120} 392 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {790.560 1493.280 878.400 1581.120} 401 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {263.520 1493.280 351.360 1581.120} 395 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {878.400 1493.280 966.240 1581.120} 402 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1317.600 1493.280 1405.440 1581.120} 407 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {439.200 1405.440 527.040 1493.280} 374 of 529  Thread : 3
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1668.960 1493.280 1756.800 1581.120} 411 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1141.920 1493.280 1229.760 1581.120} 405 of 529  Thread : 1
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1405.440 1493.280 1493.280 1581.120} 408 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1756.800 1493.280 1844.640 1581.120} 412 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {87.840 1581.120 175.680 1668.960} 416 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {175.680 1581.120 263.520 1668.960} 417 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {527.040 1581.120 614.880 1668.960} 421 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {614.880 1581.120 702.720 1668.960} 422 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1581.120 1493.280 1668.960 1581.120} 410 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {702.720 1581.120 790.560 1668.960} 423 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1054.080 1581.120 1141.920 1668.960} 427 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1844.640 1493.280 1932.480 1581.120} 413 of 529  Thread : 1
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {878.400 1581.120 966.240 1668.960} 425 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {351.360 1493.280 439.200 1581.120} 396 of 529  Thread : 3
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {439.200 1493.280 527.040 1581.120} 397 of 529  Thread : 3
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {263.520 1581.120 351.360 1668.960} 418 of 529  Thread : 3
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {0.000 1581.120 87.840 1668.960} 415 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1141.920 1581.120 1229.760 1668.960} 428 of 529  Thread : 1
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {966.240 1581.120 1054.080 1668.960} 426 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {790.560 1581.120 878.400 1668.960} 424 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1405.440 1581.120 1493.280 1668.960} 431 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1756.800 1581.120 1844.640 1668.960} 435 of 529  Thread : 1
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1317.600 1581.120 1405.440 1668.960} 430 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {351.360 1581.120 439.200 1668.960} 419 of 529  Thread : 3
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1844.640 1581.120 1932.480 1668.960} 436 of 529  Thread : 1
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {439.200 1581.120 527.040 1668.960} 420 of 529  Thread : 3
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {175.680 1668.960 263.520 1756.800} 440 of 529  Thread : 3
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {263.520 1668.960 351.360 1756.800} 441 of 529  Thread : 3
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1581.120 1581.120 1668.960 1668.960} 433 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1493.280 1581.120 1581.120 1668.960} 432 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {0.000 1668.960 87.840 1756.800} 438 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1668.960 1581.120 1756.800 1668.960} 434 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1932.480 1581.120 2000.000 1668.960} 437 of 529  Thread : 1
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {87.840 1668.960 175.680 1756.800} 439 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {527.040 1668.960 614.880 1756.800} 444 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {702.720 1668.960 790.560 1756.800} 446 of 529  Thread : 1
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {878.400 1668.960 966.240 1756.800} 448 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1054.080 1668.960 1141.920 1756.800} 450 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {614.880 1668.960 702.720 1756.800} 445 of 529  Thread : 1
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {351.360 1668.960 439.200 1756.800} 442 of 529  Thread : 3
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1317.600 1668.960 1405.440 1756.800} 453 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {439.200 1668.960 527.040 1756.800} 443 of 529  Thread : 3
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1405.440 1668.960 1493.280 1756.800} 454 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1756.800 1668.960 1844.640 1756.800} 458 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1844.640 1668.960 1932.480 1756.800} 459 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {790.560 1668.960 878.400 1756.800} 447 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1141.920 1668.960 1229.760 1756.800} 451 of 529  Thread : 1
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {87.840 1756.800 175.680 1844.640} 462 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1229.760 1668.960 1317.600 1756.800} 452 of 529  Thread : 1
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {175.680 1756.800 263.520 1844.640} 463 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {614.880 1756.800 702.720 1844.640} 468 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1581.120 1668.960 1668.960 1756.800} 456 of 529  Thread : 3
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {702.720 1756.800 790.560 1844.640} 469 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1932.480 1668.960 2000.000 1756.800} 460 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1668.960 1668.960 1756.800 1756.800} 457 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {966.240 1756.800 1054.080 1844.640} 472 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1054.080 1756.800 1141.920 1844.640} 473 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {263.520 1756.800 351.360 1844.640} 464 of 529  Thread : 1
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {439.200 1756.800 527.040 1844.640} 466 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1317.600 1756.800 1405.440 1844.640} 476 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {0.000 1756.800 87.840 1844.640} 461 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {790.560 1756.800 878.400 1844.640} 470 of 529  Thread : 3
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1493.280 1756.800 1581.120 1844.640} 478 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1668.960 1756.800 1756.800 1844.640} 480 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1844.640 1756.800 1932.480 1844.640} 482 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1756.800 1756.800 1844.640 1844.640} 481 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1141.920 1756.800 1229.760 1844.640} 474 of 529  Thread : 1
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1229.760 1756.800 1317.600 1844.640} 475 of 529  Thread : 1
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {175.680 1844.640 263.520 1932.480} 486 of 529  Thread : 1
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {263.520 1844.640 351.360 1932.480} 487 of 529  Thread : 1
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1581.120 1756.800 1668.960 1844.640} 479 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {0.000 1844.640 87.840 1932.480} 484 of 529  Thread : 3
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {527.040 1844.640 614.880 1932.480} 490 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {87.840 1844.640 175.680 1932.480} 485 of 529  Thread : 3
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {614.880 1844.640 702.720 1932.480} 491 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1932.480 1756.800 2000.000 1844.640} 483 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {702.720 1844.640 790.560 1932.480} 492 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {878.400 1844.640 966.240 1932.480} 494 of 529  Thread : 3
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1054.080 1844.640 1141.920 1932.480} 496 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1229.760 1844.640 1317.600 1932.480} 498 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {351.360 1844.640 439.200 1932.480} 488 of 529  Thread : 1
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1317.600 1844.640 1405.440 1932.480} 499 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {439.200 1844.640 527.040 1932.480} 489 of 529  Thread : 1
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1405.440 1844.640 1493.280 1932.480} 500 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1756.800 1844.640 1844.640 1932.480} 504 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1844.640 1844.640 1932.480 1932.480} 505 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {790.560 1844.640 878.400 1932.480} 493 of 529  Thread : 3
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1141.920 1844.640 1229.760 1932.480} 497 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {87.840 1932.480 175.680 2000.000} 508 of 529  Thread : 3
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {263.520 1932.480 351.360 2000.000} 510 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {439.200 1932.480 527.040 2000.000} 512 of 529  Thread : 3
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {175.680 1932.480 263.520 2000.000} 509 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1493.280 1844.640 1581.120 1932.480} 501 of 529  Thread : 1
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1668.960 1844.640 1756.800 1932.480} 503 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {527.040 1932.480 614.880 2000.000} 513 of 529  Thread : 1
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1932.480 1844.640 2000.000 1932.480} 506 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {702.720 1932.480 790.560 2000.000} 515 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {878.400 1932.480 966.240 2000.000} 517 of 529  Thread : 1
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {614.880 1932.480 702.720 2000.000} 514 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {966.240 1932.480 1054.080 2000.000} 518 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1317.600 1932.480 1405.440 2000.000} 522 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1405.440 1932.480 1493.280 2000.000} 523 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1493.280 1932.480 1581.120 2000.000} 524 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {0.000 1932.480 87.840 2000.000} 507 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {790.560 1932.480 878.400 2000.000} 516 of 529  Thread : 1
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1756.800 1932.480 1844.640 2000.000} 527 of 529  Thread : 0
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1141.920 1932.480 1229.760 2000.000} 520 of 529  Thread : 3
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1054.080 1932.480 1141.920 2000.000} 519 of 529  Thread : 3
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1581.120 1932.480 1668.960 2000.000} 525 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1932.480 1932.480 2000.000 2000.000} 529 of 529  Thread : 1
[12/01 10:11:29     62s]  VERIFY DRC ...... Thread : 0 finished.
[12/01 10:11:29     62s]  VERIFY DRC ...... Sub-Area: {1668.960 1932.480 1756.800 2000.000} 526 of 529  Thread : 2
[12/01 10:11:29     62s]  VERIFY DRC ...... Thread : 3 finished.
[12/01 10:11:29     62s]  VERIFY DRC ...... Thread : 1 finished.

[12/01 10:11:29     62s]   Verification Complete : 0 Viols.
[12/01 10:11:29     62s] 
[12/01 10:11:29     62s]  *** End Verify DRC (CPU: 0:00:00.3  ELAPSED TIME: 0.00  MEM: 21.0M) ***
[12/01 10:11:29     62s] 
[12/01 10:11:29     62s] Un-suppress "**DIAG ..." messages.
[12/01 10:11:29     62s] Un-suppress "**WARN ..." messages.
[12/01 10:11:29     62s] verify_drc ends at Thu Dec  1 10:11:29 2022
sroute created 1001 wires.
[12/01 10:11:29     62s] ViaGen created 24024 vias, deleted 0 via to avoid violation.
[12/01 10:11:29     62s] +--------+----------------+----------------+
[12/01 10:11:29     62s] |  Layer |     Created    |     Deleted    |
[12/01 10:11:29     62s] +--------+----------------+----------------+
[12/01 10:11:29     62s] |   M1   |      1001      |       NA       |
[12/01 10:11:29     62s] |  VIA1  |      6006      |        0       |
[12/01 10:11:29     62s] |  VIA2  |      6006      |        0       |
[12/01 10:11:29     62s] |  VIA3  |      6006      |        0       |
[12/01 10:11:29     62s] |  VIA4  |      6006      |        0       |
[12/01 10:11:29     62s] +--------+----------------+----------------+
[12/01 10:11:29     62s] #% End sroute (date=12/01 10:11:29, total cpu=0:00:01.9, real=0:00:02.0, peak res=1534.4M, current mem=1534.4M)
[12/01 10:11:29     62s] <CMD> addEndCap -prefix PwrCap -preCap FILLCAP16A10TR -postCap FILLCAP16A10TR -flipY
[12/01 10:11:29     62s] **WARN: (IMPSP-5224):	Option '-preCap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -rightEdge cell_name'. 
[12/01 10:11:29     62s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
[12/01 10:11:29     62s] update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
[12/01 10:11:29     62s] **WARN: (IMPSP-5224):	Option '-postcap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -leftEdge cell_name'. 
[12/01 10:11:29     62s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
[12/01 10:11:29     62s] update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
[12/01 10:11:29     62s] **WARN: (IMPSP-5224):	Option '-flipY' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -flipY true'. 
[12/01 10:11:29     62s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
[12/01 10:11:29     62s] update your script to use 'setEndCapMode -flipY true' and 'addEndCap'.
[12/01 10:11:29     62s] **WARN: (IMPSP-5534):	'setEndCapMode -leftEdge' and 'setEndCapMode -rightEdge' are using the same endcap cells
[12/01 10:11:29     62s] **WARN: (IMPSP-5534):	'setEndCapMode -leftBottomCorner' and 'setEndCapMode -rightBottomCorner' are using the same endcap cells
[12/01 10:11:29     62s] **WARN: (IMPSP-5534):	'setEndCapMode -leftTopCorner' and 'setEndCapMode -rightTopCorner' are using the same endcap cells
[12/01 10:11:29     62s] OPERPROF: Starting DPlace-Init at level 1, MEM:1817.8M, EPOCH TIME: 1669911089.608755
[12/01 10:11:29     62s] z: 2, totalTracks: 1
[12/01 10:11:29     62s] z: 4, totalTracks: 1
[12/01 10:11:29     62s] z: 6, totalTracks: 1
[12/01 10:11:29     62s] z: 8, totalTracks: 1
[12/01 10:11:29     62s] #spOpts: VtWidth mergeVia=F 
[12/01 10:11:29     62s] All LLGs are deleted
[12/01 10:11:29     62s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1828.8M, EPOCH TIME: 1669911089.679716
[12/01 10:11:29     62s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:1828.8M, EPOCH TIME: 1669911089.680817
[12/01 10:11:29     62s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1832.8M, EPOCH TIME: 1669911089.721338
[12/01 10:11:29     62s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1832.8M, EPOCH TIME: 1669911089.721704
[12/01 10:11:29     62s] Core basic site is TSMC65ADV10TSITE
[12/01 10:11:29     62s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1832.8M, EPOCH TIME: 1669911089.729304
[12/01 10:11:29     62s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.009, REAL:0.005, MEM:1833.8M, EPOCH TIME: 1669911089.733838
[12/01 10:11:29     62s] SiteArray: non-trimmed site array dimensions = 1000 x 10000
[12/01 10:11:29     62s] SiteArray: use 40,960,000 bytes
[12/01 10:11:29     62s] SiteArray: current memory after site array memory allocation 1833.8M
[12/01 10:11:29     62s] SiteArray: FP blocked sites are writable
[12/01 10:11:29     62s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.208, REAL:0.131, MEM:1826.8M, EPOCH TIME: 1669911089.852786
[12/01 10:11:29     62s] 
[12/01 10:11:29     62s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/01 10:11:29     62s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.268, REAL:0.191, MEM:1826.8M, EPOCH TIME: 1669911089.911914
[12/01 10:11:29     62s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:00.0, mem=1826.8MB).
[12/01 10:11:29     62s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.396, REAL:0.320, MEM:1826.8M, EPOCH TIME: 1669911089.928643
[12/01 10:11:29     62s] OPERPROF: Starting ECCreateSitePattern at level 1, MEM:1826.8M, EPOCH TIME: 1669911089.958621
[12/01 10:11:30     63s] OPERPROF: Finished ECCreateSitePattern at level 1, CPU:0.048, REAL:0.049, MEM:1826.8M, EPOCH TIME: 1669911090.007815
[12/01 10:11:30     63s] Minimum row-size in sites for endcap insertion = 33.
[12/01 10:11:30     63s] Minimum number of sites for row blockage       = 1.
[12/01 10:11:30     63s] Inserted 1000 pre-endcap <FILLCAP16A10TR> cells (prefix PwrCap).
[12/01 10:11:30     63s] Inserted 1000 post-endcap <FILLCAP16A10TR> cells (prefix PwrCap).
[12/01 10:11:30     63s] OPERPROF: Starting DB-Batch-Applying-GNC-RULES at level 1, MEM:1827.8M, EPOCH TIME: 1669911090.088783
[12/01 10:11:30     63s] For 2000 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
[12/01 10:11:30     63s] OPERPROF: Finished DB-Batch-Applying-GNC-RULES at level 1, CPU:0.003, REAL:0.003, MEM:1827.8M, EPOCH TIME: 1669911090.092228
[12/01 10:11:30     63s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1827.8M, EPOCH TIME: 1669911090.092307
[12/01 10:11:30     63s] All LLGs are deleted
[12/01 10:11:30     63s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1827.8M, EPOCH TIME: 1669911090.119814
[12/01 10:11:30     63s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:1827.8M, EPOCH TIME: 1669911090.121176
[12/01 10:11:30     63s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.034, REAL:0.034, MEM:1821.8M, EPOCH TIME: 1669911090.126793
[12/01 10:11:30     63s] <CMD> addWellTap -cell FILLTIE2A10TR -cellInterval 30 -prefix TAP
[12/01 10:11:30     63s] OPERPROF: Starting DPlace-Init at level 1, MEM:1821.8M, EPOCH TIME: 1669911090.138055
[12/01 10:11:30     63s] z: 2, totalTracks: 1
[12/01 10:11:30     63s] z: 4, totalTracks: 1
[12/01 10:11:30     63s] z: 6, totalTracks: 1
[12/01 10:11:30     63s] z: 8, totalTracks: 1
[12/01 10:11:30     63s] #spOpts: VtWidth mergeVia=F 
[12/01 10:11:30     63s] All LLGs are deleted
[12/01 10:11:30     63s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1822.8M, EPOCH TIME: 1669911090.205753
[12/01 10:11:30     63s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:1822.8M, EPOCH TIME: 1669911090.206901
[12/01 10:11:30     63s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1826.8M, EPOCH TIME: 1669911090.248156
[12/01 10:11:30     63s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1826.8M, EPOCH TIME: 1669911090.248561
[12/01 10:11:30     63s] Core basic site is TSMC65ADV10TSITE
[12/01 10:11:30     63s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1826.8M, EPOCH TIME: 1669911090.257890
[12/01 10:11:30     63s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.015, REAL:0.011, MEM:1827.8M, EPOCH TIME: 1669911090.268474
[12/01 10:11:30     63s] Fast DP-INIT is on for default
[12/01 10:11:30     63s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.184, REAL:0.108, MEM:1827.8M, EPOCH TIME: 1669911090.357058
[12/01 10:11:30     63s] 
[12/01 10:11:30     63s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/01 10:11:30     63s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.249, REAL:0.174, MEM:1827.8M, EPOCH TIME: 1669911090.421714
[12/01 10:11:30     63s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:00.0, mem=1827.8MB).
[12/01 10:11:30     63s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.374, REAL:0.299, MEM:1827.8M, EPOCH TIME: 1669911090.437528
[12/01 10:11:31     64s] For 68000 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
[12/01 10:11:31     64s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1880.5M, EPOCH TIME: 1669911091.106259
[12/01 10:11:31     64s] All LLGs are deleted
[12/01 10:11:31     64s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1880.5M, EPOCH TIME: 1669911091.138441
[12/01 10:11:31     64s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.021, REAL:0.021, MEM:1880.5M, EPOCH TIME: 1669911091.159651
[12/01 10:11:31     64s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.059, REAL:0.059, MEM:1880.5M, EPOCH TIME: 1669911091.165128
[12/01 10:11:31     64s] Inserted 68000 well-taps <FILLTIE2A10TR> cells (prefix TAP).
[12/01 10:11:31     64s] <CMD> setNanoRouteMode -routeInsertAntennaDiode false
[12/01 10:11:31     64s] <CMD> getPlaceMode -place_hierarchical_flow -quiet
[12/01 10:11:31     64s] <CMD> report_message -start_cmd
[12/01 10:11:31     64s] <CMD> getRouteMode -maxRouteLayer -quiet
[12/01 10:11:31     64s] <CMD> getRouteMode -user -maxRouteLayer
[12/01 10:11:31     64s] <CMD> getPlaceMode -place_global_place_io_pins -quiet
[12/01 10:11:31     64s] <CMD> getPlaceMode -user -maxRouteLayer
[12/01 10:11:31     64s] <CMD> getPlaceMode -quiet -adaptiveFlowMode
[12/01 10:11:31     64s] <CMD> getPlaceMode -timingDriven -quiet
[12/01 10:11:31     64s] <CMD> getPlaceMode -adaptive -quiet
[12/01 10:11:31     64s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[12/01 10:11:31     64s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[12/01 10:11:31     64s] <CMD> getPlaceMode -ignoreScan -quiet
[12/01 10:11:31     64s] <CMD> getPlaceMode -user -ignoreScan
[12/01 10:11:31     64s] <CMD> getPlaceMode -repairPlace -quiet
[12/01 10:11:31     64s] <CMD> getPlaceMode -user -repairPlace
[12/01 10:11:31     64s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[12/01 10:11:31     64s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[12/01 10:11:31     64s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/01 10:11:31     64s] <CMD> um::push_snapshot_stack
[12/01 10:11:31     64s] <CMD> getDesignMode -quiet -flowEffort
[12/01 10:11:31     64s] <CMD> getDesignMode -highSpeedCore -quiet
[12/01 10:11:31     64s] <CMD> getPlaceMode -quiet -adaptive
[12/01 10:11:31     64s] <CMD> set spgFlowInInitialPlace 1
[12/01 10:11:31     64s] <CMD> getPlaceMode -sdpAlignment -quiet
[12/01 10:11:31     64s] <CMD> getPlaceMode -softGuide -quiet
[12/01 10:11:31     64s] <CMD> getPlaceMode -useSdpGroup -quiet
[12/01 10:11:31     64s] <CMD> getPlaceMode -sdpAlignment -quiet
[12/01 10:11:31     64s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[12/01 10:11:31     64s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/01 10:11:31     64s] <CMD> getPlaceMode -sdpPlace -quiet
[12/01 10:11:31     64s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/01 10:11:31     64s] <CMD> getPlaceMode -sdpPlace -quiet
[12/01 10:11:31     64s] <CMD> getPlaceMode -groupHighLevelClkGate -quiet
[12/01 10:11:31     64s] <CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
[12/01 10:11:31     64s] <CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
[12/01 10:11:31     64s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 11440, percentage of missing scan cell = 0.00% (0 / 11440)
[12/01 10:11:31     64s] <CMD> getPlaceMode -place_check_library -quiet
[12/01 10:11:31     64s] <CMD> getPlaceMode -trimView -quiet
[12/01 10:11:31     64s] <CMD> getPlaceMode -expTrimOptBeforeTDGP -quiet
[12/01 10:11:31     64s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[12/01 10:11:31     64s] <CMD> getPlaceMode -congEffort -quiet
[12/01 10:11:31     64s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[12/01 10:11:31     64s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[12/01 10:11:31     64s] <CMD> getPlaceMode -ignoreScan -quiet
[12/01 10:11:31     64s] <CMD> getPlaceMode -user -ignoreScan
[12/01 10:11:31     64s] <CMD> getPlaceMode -repairPlace -quiet
[12/01 10:11:31     64s] <CMD> getPlaceMode -user -repairPlace
[12/01 10:11:31     64s] <CMD> getPlaceMode -congEffort -quiet
[12/01 10:11:31     64s] <CMD> getPlaceMode -fp -quiet
[12/01 10:11:31     64s] <CMD> getPlaceMode -timingDriven -quiet
[12/01 10:11:31     64s] <CMD> getPlaceMode -user -timingDriven
[12/01 10:11:31     64s] <CMD> getPlaceMode -fastFp -quiet
[12/01 10:11:31     64s] <CMD> getPlaceMode -clusterMode -quiet
[12/01 10:11:31     64s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[12/01 10:11:31     64s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[12/01 10:11:31     64s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[12/01 10:11:31     64s] <CMD> getPlaceMode -ultraCongEffortFlow -quiet
[12/01 10:11:31     64s] <CMD> getPlaceMode -forceTiming -quiet
[12/01 10:11:31     64s] <CMD> getPlaceMode -fp -quiet
[12/01 10:11:31     64s] <CMD> getPlaceMode -fp -quiet
[12/01 10:11:31     64s] <CMD> getExtractRCMode -quiet -engine
[12/01 10:11:31     64s] <CMD> getAnalysisMode -quiet -clkSrcPath
[12/01 10:11:31     64s] <CMD> getAnalysisMode -quiet -clockPropagation
[12/01 10:11:31     64s] <CMD> getAnalysisMode -quiet -cppr
[12/01 10:11:31     64s] <CMD> setExtractRCMode -engine preRoute
[12/01 10:11:31     64s] <CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
[12/01 10:11:31     64s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/01 10:11:31     64s] <CMD_INTERNAL> isAnalysisModeSetup
[12/01 10:11:31     64s] <CMD> getPlaceMode -quiet -place_global_exp_solve_unbalance_path
[12/01 10:11:31     64s] <CMD> getPlaceMode -quiet -NMPsuppressInfo
[12/01 10:11:31     64s] <CMD> getPlaceMode -quiet -place_global_exp_wns_focus_v2
[12/01 10:11:31     64s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/01 10:11:31     64s] <CMD> getPlaceMode -quiet -clusterMode
[12/01 10:11:31     64s] <CMD> getPlaceMode -wl_budget_mode -quiet
[12/01 10:11:31     64s] <CMD> setPlaceMode -reset -place_global_exp_balance_buffer_chain
[12/01 10:11:31     64s] <CMD> getPlaceMode -wl_budget_mode -quiet
[12/01 10:11:31     64s] <CMD> setPlaceMode -reset -place_global_exp_balance_pipeline
[12/01 10:11:31     64s] <CMD> getPlaceMode -place_global_exp_balance_buffer_chain -quiet
[12/01 10:11:31     64s] <CMD> getPlaceMode -place_global_exp_balance_pipeline -quiet
[12/01 10:11:31     64s] <CMD> getPlaceMode -tdgpMemFlow -quiet
[12/01 10:11:31     64s] <CMD> getPlaceMode -user -resetCombineRFLevel
[12/01 10:11:31     64s] <CMD> getPlaceMode -quiet -resetCombineRFLevel
[12/01 10:11:31     64s] <CMD> setPlaceMode -resetCombineRFLevel 1000
[12/01 10:11:31     64s] <CMD_INTERNAL> setvar spgSpeedupBuildVSM 1
[12/01 10:11:31     64s] <CMD> getPlaceMode -tdgpResetCteTG -quiet
[12/01 10:11:31     64s] <CMD> getPlaceMode -macroPlaceMode -quiet
[12/01 10:11:31     64s] <CMD> getPlaceMode -place_global_replace_QP -quiet
[12/01 10:11:31     64s] <CMD> getPlaceMode -macroPlaceMode -quiet
[12/01 10:11:31     64s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/01 10:11:31     64s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/01 10:11:31     64s] <CMD> getPlaceMode -place_global_ignore_spare -quiet
[12/01 10:11:31     64s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/01 10:11:31     64s] <CMD> getPlaceMode -quiet -expNewFastMode
[12/01 10:11:31     64s] <CMD> setPlaceMode -expHiddenFastMode 1
[12/01 10:11:31     64s] <CMD> setPlaceMode -reset -ignoreScan
[12/01 10:11:31     64s] <CMD> getPlaceMode -quiet -place_global_exp_auto_finish_floorplan
[12/01 10:11:31     64s] <CMD_INTERNAL> colorizeGeometry
[12/01 10:11:31     64s] #Start colorize_geometry on Thu Dec  1 10:11:31 2022
[12/01 10:11:31     64s] #
[12/01 10:11:31     64s] ### Time Record (colorize_geometry) is installed.
[12/01 10:11:31     64s] ### Time Record (Pre Callback) is installed.
[12/01 10:11:31     64s] ### Time Record (Pre Callback) is uninstalled.
[12/01 10:11:31     64s] ### Time Record (DB Import) is installed.
[12/01 10:11:31     64s] ### info: trigger incremental cell import ( 916 new cells ).
[12/01 10:11:31     64s] ### info: trigger incremental reloading library data ( #cell = 916 ).
[12/01 10:11:32     65s] #WARNING (NRDB-166) Boundary for CELL_VIEW toplevel_498,init is not properly defined. Correct the SIZE of the corresponding MACRO in the library.
[12/01 10:11:32     65s] ### import design signature (20): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1321704319 placement=1144250286 pin_access=1 inst_pattern=1
[12/01 10:11:32     65s] ### Time Record (DB Import) is uninstalled.
[12/01 10:11:32     65s] ### Time Record (DB Export) is installed.
[12/01 10:11:32     65s] Extracting standard cell pins and blockage ...... 
[12/01 10:11:32     65s] Pin and blockage extraction finished
[12/01 10:11:32     65s] ### export design design signature (21): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1321704319 placement=1144250286 pin_access=1 inst_pattern=1
[12/01 10:11:32     65s] ### Time Record (DB Export) is uninstalled.
[12/01 10:11:32     65s] ### Time Record (Post Callback) is installed.
[12/01 10:11:32     65s] ### Time Record (Post Callback) is uninstalled.
[12/01 10:11:32     65s] #
[12/01 10:11:32     65s] #colorize_geometry statistics:
[12/01 10:11:32     65s] #Cpu time = 00:00:01
[12/01 10:11:32     65s] #Elapsed time = 00:00:01
[12/01 10:11:32     65s] #Increased memory = 83.33 (MB)
[12/01 10:11:32     65s] #Total memory = 1680.88 (MB)
[12/01 10:11:32     65s] #Peak memory = 1702.34 (MB)
[12/01 10:11:32     65s] #Number of warnings = 1
[12/01 10:11:32     65s] #Total number of warnings = 2
[12/01 10:11:32     65s] #Number of fails = 0
[12/01 10:11:32     65s] #Total number of fails = 0
[12/01 10:11:32     65s] #Complete colorize_geometry on Thu Dec  1 10:11:32 2022
[12/01 10:11:32     65s] #
[12/01 10:11:32     65s] ### import design signature (22): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/01 10:11:32     65s] ### Time Record (colorize_geometry) is uninstalled.
[12/01 10:11:32     65s] ### 
[12/01 10:11:32     65s] ###   Scalability Statistics
[12/01 10:11:32     65s] ### 
[12/01 10:11:32     65s] ### ------------------------+----------------+----------------+----------------+
[12/01 10:11:32     65s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[12/01 10:11:32     65s] ### ------------------------+----------------+----------------+----------------+
[12/01 10:11:32     65s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[12/01 10:11:32     65s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[12/01 10:11:32     65s] ###   DB Import             |        00:00:01|        00:00:01|             1.0|
[12/01 10:11:32     65s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[12/01 10:11:32     65s] ###   Entire Command        |        00:00:01|        00:00:01|             1.1|
[12/01 10:11:32     65s] ### ------------------------+----------------+----------------+----------------+
[12/01 10:11:32     65s] ### 
[12/01 10:11:32     65s] <CMD> getPlaceMode -quiet -IOSlackAdjust
[12/01 10:11:32     65s] *** Starting placeDesign default flow ***
[12/01 10:11:32     65s] <CMD> getPlaceMode -tdgpCteZeroDelayModeDelBuf -quiet
[12/01 10:11:32     65s] <CMD> set_global timing_enable_zero_delay_analysis_mode true
[12/01 10:11:33     66s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[12/01 10:11:33     66s] <CMD> getPlaceMode -quiet -prePlaceOptSimplifyNetlist
[12/01 10:11:33     66s] <CMD> getPlaceMode -quiet -enablePrePlaceOptimizations
[12/01 10:11:33     66s] <CMD> getPlaceMode -quiet -prePlaceOptDecloneInv
[12/01 10:11:33     66s] <CMD> deleteBufferTree -decloneInv
[12/01 10:11:33     66s] ### Creating LA Mngr. totSessionCpu=0:01:06 mem=1950.1M
[12/01 10:11:33     66s] ### Creating LA Mngr, finished. totSessionCpu=0:01:06 mem=1950.1M
[12/01 10:11:33     66s] *** Start deleteBufferTree ***
[12/01 10:11:36     69s] Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'slowView'
[12/01 10:11:36     70s] Info: Detect buffers to remove automatically.
[12/01 10:11:36     70s] Analyzing netlist ...
[12/01 10:11:38     71s] Updating netlist
[12/01 10:11:38     71s] 
[12/01 10:11:39     72s] *summary: 2698 instances (buffers/inverters) removed
[12/01 10:11:39     72s] *** Finish deleteBufferTree (0:00:06.7) ***
[12/01 10:11:39     72s] <CMD> getPlaceMode -tdgpCteZeroDelayModeDelBuf -quiet
[12/01 10:11:39     72s] <CMD> set_global timing_enable_zero_delay_analysis_mode false
[12/01 10:11:39     73s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/01 10:11:39     73s] <CMD> all_setup_analysis_views
[12/01 10:11:39     73s] <CMD> getPlaceMode -place_global_exp_ignore_low_effort_path_groups -quiet
[12/01 10:11:39     73s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/01 10:11:39     73s] <CMD> getPlaceMode -ignoreUnproperPowerInit -quiet
[12/01 10:11:39     73s] <CMD> getPlaceMode -quiet -expSkipGP
[12/01 10:11:39     73s] Enhanced MH flow has been turned off for floorplan mode.
[12/01 10:11:39     73s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1987.8M, EPOCH TIME: 1669911099.958084
[12/01 10:11:39     73s] Deleted 0 physical inst  (cell - / prefix -).
[12/01 10:11:39     73s] Did not delete 70000 physical insts as they were marked preplaced.
[12/01 10:11:39     73s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.013, REAL:0.013, MEM:1987.8M, EPOCH TIME: 1669911099.971515
[12/01 10:11:39     73s] INFO: #ExclusiveGroups=0
[12/01 10:11:39     73s] INFO: There are no Exclusive Groups.
[12/01 10:11:39     73s] *** Starting "NanoPlace(TM) placement v#2 (mem=1987.8M)" ...
[12/01 10:11:39     73s] <CMD> setDelayCalMode -engine feDc
[12/01 10:11:39     73s] No user-set net weight.
[12/01 10:11:39     73s] Net fanout histogram:
[12/01 10:11:39     73s] 2		: 62849 (59.9%) nets
[12/01 10:11:39     73s] 3		: 21195 (20.2%) nets
[12/01 10:11:39     73s] 4     -	14	: 18510 (17.6%) nets
[12/01 10:11:39     73s] 15    -	39	: 2111 (2.0%) nets
[12/01 10:11:39     73s] 40    -	79	: 124 (0.1%) nets
[12/01 10:11:39     73s] 80    -	159	: 108 (0.1%) nets
[12/01 10:11:39     73s] 160   -	319	: 5 (0.0%) nets
[12/01 10:11:39     73s] 320   -	639	: 3 (0.0%) nets
[12/01 10:11:39     73s] 640   -	1279	: 1 (0.0%) nets
[12/01 10:11:39     73s] 1280  -	2559	: 2 (0.0%) nets
[12/01 10:11:39     73s] 2560  -	5119	: 0 (0.0%) nets
[12/01 10:11:39     73s] 5120+		: 1 (0.0%) nets
[12/01 10:11:39     73s] no activity file in design. spp won't run.
[12/01 10:11:39     73s] Options: ignoreScan pinGuide congEffort=low gpeffort=fp 
[12/01 10:11:40     73s] Scan chains were not defined.
[12/01 10:11:40     73s] z: 2, totalTracks: 1
[12/01 10:11:40     73s] z: 4, totalTracks: 1
[12/01 10:11:40     73s] z: 6, totalTracks: 1
[12/01 10:11:40     73s] z: 8, totalTracks: 1
[12/01 10:11:40     73s] All LLGs are deleted
[12/01 10:11:40     73s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1987.8M, EPOCH TIME: 1669911100.224558
[12/01 10:11:40     73s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:1987.8M, EPOCH TIME: 1669911100.225675
[12/01 10:11:40     73s] #std cell=173885 (70000 fixed + 103885 movable) #buf cell=0 #inv cell=13592 #block=0 (0 floating + 0 preplaced)
[12/01 10:11:40     73s] #ioInst=0 #net=104909 #term=366704 #term/net=3.50, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=19
[12/01 10:11:40     73s] stdCell: 173885 single + 0 double + 0 multi
[12/01 10:11:40     73s] Total standard cell length = 195.9782 (mm), area = 0.3920 (mm^2)
[12/01 10:11:40     73s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1987.8M, EPOCH TIME: 1669911100.308240
[12/01 10:11:40     73s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1987.8M, EPOCH TIME: 1669911100.308593
[12/01 10:11:40     73s] Core basic site is TSMC65ADV10TSITE
[12/01 10:11:40     73s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1987.8M, EPOCH TIME: 1669911100.321542
[12/01 10:11:40     73s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.012, REAL:0.008, MEM:1987.8M, EPOCH TIME: 1669911100.329354
[12/01 10:11:40     73s] SiteArray: non-trimmed site array dimensions = 1000 x 10000
[12/01 10:11:40     73s] SiteArray: use 40,960,000 bytes
[12/01 10:11:40     73s] SiteArray: current memory after site array memory allocation 1987.8M
[12/01 10:11:40     73s] SiteArray: FP blocked sites are writable
[12/01 10:11:40     73s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.233, REAL:0.184, MEM:1987.8M, EPOCH TIME: 1669911100.492849
[12/01 10:11:40     73s] 
[12/01 10:11:40     73s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/01 10:11:40     73s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.441, REAL:0.393, MEM:1987.8M, EPOCH TIME: 1669911100.701295
[12/01 10:11:40     73s] OPERPROF: Starting pre-place ADS at level 1, MEM:1987.8M, EPOCH TIME: 1669911100.702464
[12/01 10:11:40     74s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1987.8M, EPOCH TIME: 1669911100.976186
[12/01 10:11:40     74s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1987.8M, EPOCH TIME: 1669911100.976345
[12/01 10:11:40     74s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.001, REAL:0.001, MEM:1987.8M, EPOCH TIME: 1669911100.977283
[12/01 10:11:40     74s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1987.8M, EPOCH TIME: 1669911100.977330
[12/01 10:11:40     74s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1987.8M, EPOCH TIME: 1669911100.977356
[12/01 10:11:41     74s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.028, REAL:0.028, MEM:1987.8M, EPOCH TIME: 1669911101.005510
[12/01 10:11:41     74s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1987.8M, EPOCH TIME: 1669911101.005658
[12/01 10:11:41     74s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.002, REAL:0.002, MEM:1987.8M, EPOCH TIME: 1669911101.007829
[12/01 10:11:41     74s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.030, REAL:0.031, MEM:1987.8M, EPOCH TIME: 1669911101.007921
[12/01 10:11:41     74s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.036, REAL:0.037, MEM:1987.8M, EPOCH TIME: 1669911101.012996
[12/01 10:11:41     74s] ADSU 0.083 -> 0.083. GS 16.000
[12/01 10:11:41     74s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.575, REAL:0.583, MEM:1987.8M, EPOCH TIME: 1669911101.285056
[12/01 10:11:41     74s] Average module density = 0.083.
[12/01 10:11:41     74s] Density for the design = 0.083.
[12/01 10:11:41     74s]        = stdcell_area 811891 sites (324756 um^2) / alloc_area 9831529 sites (3932612 um^2).
[12/01 10:11:41     74s] Pin Density = 0.03667.
[12/01 10:11:41     74s]             = total # of pins 366704 / total area 10000000.
[12/01 10:11:41     74s] OPERPROF: Starting spMPad at level 1, MEM:1956.8M, EPOCH TIME: 1669911101.503821
[12/01 10:11:41     74s] OPERPROF:   Starting spContextMPad at level 2, MEM:1956.8M, EPOCH TIME: 1669911101.519172
[12/01 10:11:41     74s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1956.8M, EPOCH TIME: 1669911101.519322
[12/01 10:11:41     74s] OPERPROF: Finished spMPad at level 1, CPU:0.015, REAL:0.016, MEM:1956.8M, EPOCH TIME: 1669911101.519353
[12/01 10:11:41     75s] Initial padding reaches pin density 0.476 for top
[12/01 10:11:41     75s] InitPadU 0.083 -> 0.125 for top
[12/01 10:11:42     75s] Enabling multi-CPU acceleration with 4 CPU(s) for placement
[12/01 10:11:42     75s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1956.8M, EPOCH TIME: 1669911102.227353
[12/01 10:11:42     75s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.261, REAL:0.262, MEM:1962.8M, EPOCH TIME: 1669911102.489774
[12/01 10:11:42     75s] === lastAutoLevel = 11 
[12/01 10:11:42     75s] OPERPROF: Starting spInitNetWt at level 1, MEM:1962.8M, EPOCH TIME: 1669911102.748055
[12/01 10:11:42     75s] no activity file in design. spp won't run.
[12/01 10:11:42     75s] [spp] 0
[12/01 10:11:42     75s] [adp] 0:1:1:3
[12/01 10:11:42     75s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.034, REAL:0.035, MEM:1962.8M, EPOCH TIME: 1669911102.783493
[12/01 10:11:42     75s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[12/01 10:11:42     75s] OPERPROF: Starting npMain at level 1, MEM:1962.8M, EPOCH TIME: 1669911102.817964
[12/01 10:11:44     76s] OPERPROF:   Starting npPlace at level 2, MEM:2204.4M, EPOCH TIME: 1669911104.233072
[12/01 10:11:45     80s] Iteration  1: Total net bbox = 1.458e+05 (6.97e+04 7.62e+04)
[12/01 10:11:45     80s]               Est.  stn bbox = 1.652e+05 (7.96e+04 8.56e+04)
[12/01 10:11:45     80s]               cpu = 0:00:03.6 real = 0:00:01.0 mem = 2342.4M
[12/01 10:11:45     80s] Iteration  2: Total net bbox = 1.458e+05 (6.97e+04 7.62e+04)
[12/01 10:11:45     80s]               Est.  stn bbox = 1.652e+05 (7.96e+04 8.56e+04)
[12/01 10:11:45     80s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2344.0M
[12/01 10:11:46     80s] exp_mt_sequential is set from setPlaceMode option to 1
[12/01 10:11:46     80s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=4)
[12/01 10:11:46     80s] place_exp_mt_interval set to default 32
[12/01 10:11:46     80s] place_exp_mt_interval_bias (first half) set to default 0.750000
[12/01 10:11:47     85s] Iteration  3: Total net bbox = 2.343e+05 (1.17e+05 1.18e+05)
[12/01 10:11:47     85s]               Est.  stn bbox = 2.750e+05 (1.38e+05 1.37e+05)
[12/01 10:11:47     85s]               cpu = 0:00:05.3 real = 0:00:02.0 mem = 2613.5M
[12/01 10:11:49     91s] Iteration  4: Total net bbox = 2.614e+05 (1.30e+05 1.32e+05)
[12/01 10:11:49     91s]               Est.  stn bbox = 3.129e+05 (1.57e+05 1.56e+05)
[12/01 10:11:49     91s]               cpu = 0:00:06.0 real = 0:00:02.0 mem = 2613.4M
[12/01 10:11:52     97s] Iteration  5: Total net bbox = 7.501e+05 (4.27e+05 3.23e+05)
[12/01 10:11:52     97s]               Est.  stn bbox = 9.388e+05 (5.36e+05 4.03e+05)
[12/01 10:11:52     97s]               cpu = 0:00:06.2 real = 0:00:03.0 mem = 2613.2M
[12/01 10:11:52     97s] OPERPROF:   Finished npPlace at level 2, CPU:21.169, REAL:7.823, MEM:2581.2M, EPOCH TIME: 1669911112.055999
[12/01 10:11:52     97s] OPERPROF: Finished npMain at level 1, CPU:22.017, REAL:9.422, MEM:2581.2M, EPOCH TIME: 1669911112.240377
[12/01 10:11:52     98s] OPERPROF: Starting npMain at level 1, MEM:2581.2M, EPOCH TIME: 1669911112.504425
[12/01 10:11:53     99s] OPERPROF:   Starting npPlace at level 2, MEM:2613.2M, EPOCH TIME: 1669911113.125171
[12/01 10:11:59    120s] Iteration  6: Total net bbox = 1.091e+06 (4.86e+05 6.05e+05)
[12/01 10:11:59    120s]               Est.  stn bbox = 1.410e+06 (6.20e+05 7.91e+05)
[12/01 10:11:59    120s]               cpu = 0:00:20.1 real = 0:00:06.0 mem = 2718.4M
[12/01 10:11:59    120s] OPERPROF:   Finished npPlace at level 2, CPU:20.838, REAL:6.701, MEM:2686.4M, EPOCH TIME: 1669911119.826150
[12/01 10:12:00    120s] OPERPROF: Finished npMain at level 1, CPU:22.242, REAL:7.536, MEM:2622.4M, EPOCH TIME: 1669911120.039952
[12/01 10:12:00    120s] Iteration  7: Total net bbox = 1.130e+06 (5.17e+05 6.13e+05)
[12/01 10:12:00    120s]               Est.  stn bbox = 1.451e+06 (6.52e+05 7.99e+05)
[12/01 10:12:00    120s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 2622.4M
[12/01 10:12:00    120s] Iteration  8: Total net bbox = 1.130e+06 (5.17e+05 6.13e+05)
[12/01 10:12:00    120s]               Est.  stn bbox = 1.451e+06 (6.52e+05 7.99e+05)
[12/01 10:12:00    120s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 2622.4M
[12/01 10:12:00    121s] OPERPROF: Starting npMain at level 1, MEM:2622.4M, EPOCH TIME: 1669911120.651759
[12/01 10:12:01    122s] OPERPROF:   Starting npPlace at level 2, MEM:2654.4M, EPOCH TIME: 1669911121.144320
[12/01 10:12:06    140s] OPERPROF:   Finished npPlace at level 2, CPU:18.886, REAL:5.641, MEM:2686.4M, EPOCH TIME: 1669911126.785809
[12/01 10:12:06    141s] OPERPROF: Finished npMain at level 1, CPU:20.043, REAL:6.294, MEM:2622.4M, EPOCH TIME: 1669911126.945648
[12/01 10:12:07    141s] Iteration  9: Total net bbox = 1.369e+06 (6.64e+05 7.05e+05)
[12/01 10:12:07    141s]               Est.  stn bbox = 1.799e+06 (8.62e+05 9.37e+05)
[12/01 10:12:07    141s]               cpu = 0:00:20.3 real = 0:00:07.0 mem = 2622.4M
[12/01 10:12:07    141s] Iteration 10: Total net bbox = 1.369e+06 (6.64e+05 7.05e+05)
[12/01 10:12:07    141s]               Est.  stn bbox = 1.799e+06 (8.62e+05 9.37e+05)
[12/01 10:12:07    141s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 2622.4M
[12/01 10:12:07    141s] OPERPROF: Starting npMain at level 1, MEM:2622.4M, EPOCH TIME: 1669911127.425110
[12/01 10:12:07    142s] OPERPROF:   Starting npPlace at level 2, MEM:2654.4M, EPOCH TIME: 1669911127.888019
[12/01 10:12:13    161s] OPERPROF:   Finished npPlace at level 2, CPU:18.649, REAL:5.527, MEM:2686.4M, EPOCH TIME: 1669911133.414550
[12/01 10:12:13    161s] OPERPROF: Finished npMain at level 1, CPU:19.769, REAL:6.151, MEM:2622.4M, EPOCH TIME: 1669911133.576207
[12/01 10:12:13    161s] Iteration 11: Total net bbox = 1.524e+06 (7.55e+05 7.69e+05)
[12/01 10:12:13    161s]               Est.  stn bbox = 2.025e+06 (9.97e+05 1.03e+06)
[12/01 10:12:13    161s]               cpu = 0:00:20.0 real = 0:00:06.0 mem = 2622.4M
[12/01 10:12:13    161s] Iteration 12: Total net bbox = 1.524e+06 (7.55e+05 7.69e+05)
[12/01 10:12:13    161s]               Est.  stn bbox = 2.025e+06 (9.97e+05 1.03e+06)
[12/01 10:12:13    161s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 2622.4M
[12/01 10:12:14    161s] OPERPROF: Starting npMain at level 1, MEM:2622.4M, EPOCH TIME: 1669911134.069644
[12/01 10:12:14    162s] OPERPROF:   Starting npPlace at level 2, MEM:2654.4M, EPOCH TIME: 1669911134.533548
[12/01 10:12:21    185s] OPERPROF:   Finished npPlace at level 2, CPU:22.727, REAL:6.774, MEM:2686.4M, EPOCH TIME: 1669911141.307704
[12/01 10:12:21    185s] OPERPROF: Finished npMain at level 1, CPU:23.856, REAL:7.399, MEM:2622.4M, EPOCH TIME: 1669911141.468924
[12/01 10:12:21    185s] Iteration 13: Total net bbox = 1.665e+06 (8.33e+05 8.32e+05)
[12/01 10:12:21    185s]               Est.  stn bbox = 2.202e+06 (1.10e+06 1.11e+06)
[12/01 10:12:21    185s]               cpu = 0:00:24.1 real = 0:00:08.0 mem = 2622.4M
[12/01 10:12:21    186s] Iteration 14: Total net bbox = 1.665e+06 (8.33e+05 8.32e+05)
[12/01 10:12:21    186s]               Est.  stn bbox = 2.202e+06 (1.10e+06 1.11e+06)
[12/01 10:12:21    186s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 2622.4M
[12/01 10:12:21    186s] OPERPROF: Starting npMain at level 1, MEM:2622.4M, EPOCH TIME: 1669911141.962376
[12/01 10:12:22    187s] OPERPROF:   Starting npPlace at level 2, MEM:2654.4M, EPOCH TIME: 1669911142.417009
[12/01 10:12:28    209s] OPERPROF:   Finished npPlace at level 2, CPU:21.980, REAL:6.370, MEM:2686.4M, EPOCH TIME: 1669911148.786672
[12/01 10:12:28    209s] OPERPROF: Finished npMain at level 1, CPU:23.098, REAL:6.989, MEM:2622.4M, EPOCH TIME: 1669911148.951461
[12/01 10:12:29    209s] Iteration 15: Total net bbox = 1.669e+06 (8.35e+05 8.34e+05)
[12/01 10:12:29    209s]               Est.  stn bbox = 2.211e+06 (1.10e+06 1.11e+06)
[12/01 10:12:29    209s]               cpu = 0:00:23.3 real = 0:00:08.0 mem = 2622.4M
[12/01 10:12:29    209s] Iteration 16: Total net bbox = 1.669e+06 (8.35e+05 8.34e+05)
[12/01 10:12:29    209s]               Est.  stn bbox = 2.211e+06 (1.10e+06 1.11e+06)
[12/01 10:12:29    209s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 2622.4M
[12/01 10:12:29    209s] OPERPROF: Starting npMain at level 1, MEM:2622.4M, EPOCH TIME: 1669911149.473475
[12/01 10:12:29    210s] OPERPROF:   Starting npPlace at level 2, MEM:2654.4M, EPOCH TIME: 1669911149.981405
[12/01 10:12:36    233s] OPERPROF:   Finished npPlace at level 2, CPU:22.965, REAL:6.631, MEM:2683.4M, EPOCH TIME: 1669911156.612231
[12/01 10:12:36    233s] OPERPROF: Finished npMain at level 1, CPU:24.119, REAL:7.304, MEM:2619.4M, EPOCH TIME: 1669911156.777518
[12/01 10:12:36    234s] Iteration 17: Total net bbox = 1.694e+06 (8.50e+05 8.45e+05)
[12/01 10:12:36    234s]               Est.  stn bbox = 2.234e+06 (1.11e+06 1.12e+06)
[12/01 10:12:36    234s]               cpu = 0:00:24.4 real = 0:00:07.0 mem = 2619.4M
[12/01 10:12:37    234s] Iteration 18: Total net bbox = 1.694e+06 (8.50e+05 8.45e+05)
[12/01 10:12:37    234s]               Est.  stn bbox = 2.234e+06 (1.11e+06 1.12e+06)
[12/01 10:12:37    234s]               cpu = 0:00:00.3 real = 0:00:01.0 mem = 2619.4M
[12/01 10:12:37    234s] [adp] clock
[12/01 10:12:37    234s] [adp] weight, nr nets, wire length
[12/01 10:12:37    234s] [adp]      0       11  4762.688000
[12/01 10:12:37    234s] [adp] data
[12/01 10:12:37    234s] [adp] weight, nr nets, wire length
[12/01 10:12:37    234s] [adp]      0   104898  1689580.593000
[12/01 10:12:37    234s] [adp] 0.000000|0.000000|0.000000
[12/01 10:12:37    234s] Iteration 19: Total net bbox = 1.694e+06 (8.50e+05 8.45e+05)
[12/01 10:12:37    234s]               Est.  stn bbox = 2.234e+06 (1.11e+06 1.12e+06)
[12/01 10:12:37    234s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 2619.4M
[12/01 10:12:37    234s] *** cost = 1.694e+06 (8.50e+05 8.45e+05) (cpu for global=0:02:39) real=0:00:55.0***
[12/01 10:12:37    234s] Placement multithread real runtime: 0:00:55.0 with 4 threads.
[12/01 10:12:37    234s] Saved padding area to DB
[12/01 10:12:37    234s] All LLGs are deleted
[12/01 10:12:37    234s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2619.4M, EPOCH TIME: 1669911157.665862
[12/01 10:12:37    234s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.016, REAL:0.020, MEM:2619.4M, EPOCH TIME: 1669911157.685598
[12/01 10:12:37    234s] Solver runtime cpu: 0:02:14 real: 0:00:38.9
[12/01 10:12:37    234s] Core Placement runtime cpu: 0:02:35 real: 0:00:51.0
[12/01 10:12:37    234s] *** End of Placement (cpu=0:02:42, real=0:00:58.0, mem=2619.4M) ***
[12/01 10:12:37    234s] <CMD> setDelayCalMode -engine aae
[12/01 10:12:37    234s] <CMD> all_setup_analysis_views
[12/01 10:12:37    234s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/01 10:12:37    234s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[12/01 10:12:37    234s] <CMD> get_ccopt_clock_trees *
[12/01 10:12:37    234s] <CMD> getPlaceMode -exp_insert_guidance_clock_tree -quiet
[12/01 10:12:37    234s] <CMD> getPlaceMode -exp_cluster_based_high_fanout_buffering -quiet
[12/01 10:12:37    234s] <CMD> getPlaceMode -place_global_exp_incr_skp_preserve_mode_v2 -quiet
[12/01 10:12:37    234s] <CMD> getPlaceMode -quiet -place_global_exp_netlist_balance_flow
[12/01 10:12:37    234s] <CMD> getPlaceMode -quiet -timingEffort
[12/01 10:12:37    234s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/01 10:12:37    234s] <CMD> all_setup_analysis_views
[12/01 10:12:37    234s] <CMD> getPlaceMode -place_global_exp_ignore_low_effort_path_groups -quiet
[12/01 10:12:37    234s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/01 10:12:37    234s] <CMD> getPlaceMode -quiet -cong_repair_commit_clock_net_route_attr
[12/01 10:12:37    234s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[12/01 10:12:37    234s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/01 10:12:37    234s] <CMD> setPlaceMode -reset -improveWithPsp
[12/01 10:12:37    234s] <CMD> getPlaceMode -quiet -debugGlobalPlace
[12/01 10:12:37    234s] <CMD> getPlaceMode -congRepair -quiet
[12/01 10:12:37    234s] <CMD> getPlaceMode -fp -quiet
[12/01 10:12:37    234s] <CMD> getPlaceMode -nrgrAware -quiet
[12/01 10:12:37    234s] <CMD> getPlaceMode -fp -quiet
[12/01 10:12:37    234s] <CMD> getPlaceMode -enableCongRepairV3 -quiet
[12/01 10:12:37    234s] <CMD> getPlaceMode -user -rplaceIncrNPClkGateAwareMode
[12/01 10:12:37    234s] <CMD> getPlaceMode -user -congRepairMaxIter
[12/01 10:12:37    234s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[12/01 10:12:37    234s] <CMD> setPlaceMode -rplaceIncrNPClkGateAwareMode 4
[12/01 10:12:37    234s] <CMD> getPlaceMode -quiet -expCongRepairPDOneLoop
[12/01 10:12:37    234s] <CMD> setPlaceMode -congRepairMaxIter 1
[12/01 10:12:37    234s] <CMD> getPlaceMode -quiet -congRepair
[12/01 10:12:37    234s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[12/01 10:12:37    234s] <CMD> setPlaceMode -reset -rplaceIncrNPClkGateAwareMode
[12/01 10:12:37    234s] <CMD> setPlaceMode -reset -congRepairMaxIter
[12/01 10:12:37    234s] <CMD> getPlaceMode -congRepairCleanupPadding -quiet
[12/01 10:12:37    234s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/01 10:12:37    234s] <CMD> all_setup_analysis_views
[12/01 10:12:37    234s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/01 10:12:37    234s] <CMD> getPlaceMode -place_global_exp_incr_skp_preserve_mode_v2 -quiet
[12/01 10:12:37    234s] <CMD> getPlaceMode -quiet -place_global_exp_netlist_balance_flow
[12/01 10:12:37    234s] <CMD> getPlaceMode -quiet -timingEffort
[12/01 10:12:37    234s] <CMD> getPlaceMode -tdgpDumpStageTiming -quiet
[12/01 10:12:38    234s] *** Finishing placeDesign default flow ***
[12/01 10:12:38    234s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[12/01 10:12:38    235s] **placeDesign ... cpu = 0: 2:50, real = 0: 1: 7, mem = 2140.4M **
[12/01 10:12:38    235s] <CMD> getPlaceMode -trimView -quiet
[12/01 10:12:38    235s] <CMD> getOptMode -quiet -viewOptPolishing
[12/01 10:12:38    235s] <CMD> getOptMode -quiet -fastViewOpt
[12/01 10:12:38    235s] <CMD_INTERNAL> spInternalUse deleteViewOptManager
[12/01 10:12:38    235s] <CMD_INTERNAL> spInternalUse tdgp clearSkpData
[12/01 10:12:38    235s] Tdgp not successfully inited but do clear! skip clearing
[12/01 10:12:38    235s] <CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
[12/01 10:12:38    235s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/01 10:12:38    235s] <CMD> setExtractRCMode -engine preRoute
[12/01 10:12:38    235s] <CMD> setPlaceMode -reset -relaxSoftBlockageMode
[12/01 10:12:38    235s] <CMD> setPlaceMode -reset -ignoreScan
[12/01 10:12:38    235s] <CMD> setPlaceMode -reset -repairPlace
[12/01 10:12:38    235s] <CMD> getPlaceMode -quiet -NMPsuppressInfo
[12/01 10:12:38    235s] <CMD_INTERNAL> setvar spgSpeedupBuildVSM 0
[12/01 10:12:38    235s] <CMD> getPlaceMode -macroPlaceMode -quiet
[12/01 10:12:38    235s] <CMD> getPlaceMode -place_global_replace_QP -quiet
[12/01 10:12:38    235s] <CMD> getPlaceMode -macroPlaceMode -quiet
[12/01 10:12:38    235s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/01 10:12:38    235s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/01 10:12:38    235s] <CMD> getPlaceMode -place_global_ignore_spare -quiet
[12/01 10:12:38    235s] <CMD> getPlaceMode -tdgpMemFlow -quiet
[12/01 10:12:38    235s] <CMD> setPlaceMode -reset -resetCombineRFLevel
[12/01 10:12:38    235s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/01 10:12:38    235s] <CMD> getPlaceMode -quiet -clusterMode
[12/01 10:12:38    235s] <CMD> getPlaceMode -quiet -place_global_exp_solve_unbalance_path
[12/01 10:12:38    235s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/01 10:12:38    235s] <CMD> setPlaceMode -reset -expHiddenFastMode
[12/01 10:12:38    235s] <CMD> getPlaceMode -tcg2Pass -quiet
[12/01 10:12:38    235s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/01 10:12:38    235s] <CMD> getPlaceMode -fp -quiet
[12/01 10:12:38    235s] INFO: Finished place_design in floorplan mode - no legalization done.
[12/01 10:12:38    235s] 
[12/01 10:12:38    235s] <CMD> getPlaceMode -quickCTS -quiet
[12/01 10:12:38    235s] <CMD> set spgFlowInInitialPlace 0
[12/01 10:12:38    235s] <CMD> getPlaceMode -user -maxRouteLayer
[12/01 10:12:38    235s] <CMD_INTERNAL> spInternalUse TDGP resetIgnoreNetLoad
[12/01 10:12:38    235s] <CMD> getPlaceMode -place_global_exp_balance_pipeline -quiet
[12/01 10:12:38    235s] <CMD> getDesignMode -quiet -flowEffort
[12/01 10:12:38    235s] <CMD> report_message -end_cmd
[12/01 10:12:38    235s] 
[12/01 10:12:38    235s] *** Summary of all messages that are not suppressed in this session:
[12/01 10:12:38    235s] Severity  ID               Count  Summary                                  
[12/01 10:12:38    235s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[12/01 10:12:38    235s] *** Message Summary: 1 warning(s), 0 error(s)
[12/01 10:12:38    235s] 
[12/01 10:12:38    235s] <CMD> um::create_snapshot -name final -auto min
[12/01 10:12:38    235s] <CMD> um::pop_snapshot_stack
[12/01 10:12:38    235s] <CMD> um::create_snapshot -name place_design
[12/01 10:12:38    235s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/01 10:12:38    235s] <CMD> refinePlace -checkRoute 0 -preserveRouting 0 -rmAffectedRouting 0 -swapEEQ 0 -checkPinLayerForAccess 1
[12/01 10:12:38    235s] **WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command refinePlace is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
[12/01 10:12:38    235s] Enhanced MH flow has been turned off for floorplan mode.
[12/01 10:12:38    235s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2140.4M, EPOCH TIME: 1669911158.148051
[12/01 10:12:38    235s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2140.4M, EPOCH TIME: 1669911158.149578
[12/01 10:12:38    235s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2140.4M, EPOCH TIME: 1669911158.149683
[12/01 10:12:38    235s] z: 2, totalTracks: 1
[12/01 10:12:38    235s] z: 4, totalTracks: 1
[12/01 10:12:38    235s] z: 6, totalTracks: 1
[12/01 10:12:38    235s] z: 8, totalTracks: 1
[12/01 10:12:38    235s] All LLGs are deleted
[12/01 10:12:38    235s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2140.4M, EPOCH TIME: 1669911158.248868
[12/01 10:12:38    235s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.001, REAL:0.001, MEM:2140.4M, EPOCH TIME: 1669911158.249671
[12/01 10:12:38    235s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2140.4M, EPOCH TIME: 1669911158.304797
[12/01 10:12:38    235s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2140.4M, EPOCH TIME: 1669911158.311222
[12/01 10:12:38    235s] Core basic site is TSMC65ADV10TSITE
[12/01 10:12:38    235s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2140.4M, EPOCH TIME: 1669911158.320665
[12/01 10:12:38    235s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.011, REAL:0.009, MEM:2140.4M, EPOCH TIME: 1669911158.329715
[12/01 10:12:38    235s] Fast DP-INIT is on for default
[12/01 10:12:38    235s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.176, REAL:0.102, MEM:2140.4M, EPOCH TIME: 1669911158.413656
[12/01 10:12:38    235s] 
[12/01 10:12:38    235s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/01 10:12:38    235s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.408, REAL:0.340, MEM:2140.4M, EPOCH TIME: 1669911158.644809
[12/01 10:12:38    235s] [CPU] DPlace-Init (cpu=0:00:00.7, real=0:00:00.0, mem=2140.4MB).
[12/01 10:12:38    235s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.693, REAL:0.650, MEM:2140.4M, EPOCH TIME: 1669911158.799381
[12/01 10:12:38    235s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.694, REAL:0.651, MEM:2140.4M, EPOCH TIME: 1669911158.800839
[12/01 10:12:38    235s] TDRefine: refinePlace mode is spiral
[12/01 10:12:38    235s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1508544.1
[12/01 10:12:38    235s] OPERPROF:   Starting RefinePlace at level 2, MEM:2140.4M, EPOCH TIME: 1669911158.807557
[12/01 10:12:38    235s] *** Starting refinePlace (0:03:56 mem=2140.4M) ***
[12/01 10:12:38    235s] Total net bbox length = 1.694e+06 (8.499e+05 8.445e+05) (ext = 4.656e+03)
[12/01 10:12:38    235s] 
[12/01 10:12:38    235s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/01 10:12:38    235s] **WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
[12/01 10:12:39    235s] (I)      Default power domain name = toplevel_498
[12/01 10:12:39    235s] .Default power domain name = toplevel_498
[12/01 10:12:39    235s] .OPERPROF:     Starting RefinePlace2 at level 3, MEM:2140.4M, EPOCH TIME: 1669911159.071746
[12/01 10:12:39    235s] Starting refinePlace ...
[12/01 10:12:39    235s] Default power domain name = toplevel_498
[12/01 10:12:39    235s] .One DDP V2 for no tweak run.
[12/01 10:12:39    236s] Default power domain name = toplevel_498
[12/01 10:12:39    236s] .** Cut row section cpu time 0:00:00.2.
[12/01 10:12:39    236s]    Spread Effort: high, standalone mode, useDDP on.
[12/01 10:12:40    237s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.6, real=0:00:01.0, mem=2193.4MB) @(0:03:56 - 0:03:58).
[12/01 10:12:40    237s] Move report: preRPlace moves 103885 insts, mean move: 1.10 um, max move: 7.37 um 
[12/01 10:12:40    237s] 	Max move on inst (vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/unpack/stage_state_q_reg_3__ctrl__15_): (1139.67, 770.63) --> (1140.40, 764.00)
[12/01 10:12:40    237s] 	Length: 31 sites, height: 1 rows, site name: TSMC65ADV10TSITE, cell type: EDFFQX0P5MA10TR
[12/01 10:12:40    237s] 	Violation at original loc: Placement Blockage Violation
[12/01 10:12:40    237s] wireLenOptFixPriorityInst 0 inst fixed
[12/01 10:12:41    238s] 
[12/01 10:12:41    238s] Running Spiral MT with 4 threads  fetchWidth=1024 
[12/01 10:12:41    239s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/01 10:12:41    239s] [CPU] RefinePlace/Spiral (cpu=0:00:00.6, real=0:00:00.0)
[12/01 10:12:41    239s] [CPU] RefinePlace/Commit (cpu=0:00:01.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/01 10:12:41    239s] [CPU] RefinePlace/Legalization (cpu=0:00:02.1, real=0:00:01.0, mem=2193.4MB) @(0:03:58 - 0:04:00).
[12/01 10:12:41    239s] Move report: Detail placement moves 103885 insts, mean move: 1.10 um, max move: 7.37 um 
[12/01 10:12:41    239s] 	Max move on inst (vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/unpack/stage_state_q_reg_3__ctrl__15_): (1139.67, 770.63) --> (1140.40, 764.00)
[12/01 10:12:41    239s] 	Runtime: CPU: 0:00:03.7 REAL: 0:00:02.0 MEM: 2193.4MB
[12/01 10:12:41    239s] Statistics of distance of Instance movement in refine placement:
[12/01 10:12:41    239s]   maximum (X+Y) =         7.37 um
[12/01 10:12:41    239s]   inst (vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/unpack/stage_state_q_reg_3__ctrl__15_) with max move: (1139.67, 770.63) -> (1140.4, 764)
[12/01 10:12:41    239s]   mean    (X+Y) =         1.10 um
[12/01 10:12:41    239s] Summary Report:
[12/01 10:12:41    239s] Instances move: 103885 (out of 103885 movable)
[12/01 10:12:41    239s] Instances flipped: 0
[12/01 10:12:41    239s] Mean displacement: 1.10 um
[12/01 10:12:41    239s] Max displacement: 7.37 um (Instance: vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/unpack/stage_state_q_reg_3__ctrl__15_) (1139.67, 770.63) -> (1140.4, 764)
[12/01 10:12:41    239s] 	Length: 31 sites, height: 1 rows, site name: TSMC65ADV10TSITE, cell type: EDFFQX0P5MA10TR
[12/01 10:12:41    239s] 	Violation at original loc: Placement Blockage Violation
[12/01 10:12:41    239s] Total instances moved : 103885
[12/01 10:12:41    239s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:3.775, REAL:2.740, MEM:2193.4M, EPOCH TIME: 1669911161.811662
[12/01 10:12:41    239s] Total net bbox length = 1.759e+06 (8.786e+05 8.807e+05) (ext = 4.654e+03)
[12/01 10:12:41    239s] Runtime: CPU: 0:00:04.0 REAL: 0:00:03.0 MEM: 2193.4MB
[12/01 10:12:41    239s] [CPU] RefinePlace/total (cpu=0:00:04.0, real=0:00:03.0, mem=2193.4MB) @(0:03:56 - 0:04:00).
[12/01 10:12:41    239s] *** Finished refinePlace (0:04:00 mem=2193.4M) ***
[12/01 10:12:41    239s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1508544.1
[12/01 10:12:41    239s] OPERPROF:   Finished RefinePlace at level 2, CPU:4.085, REAL:3.063, MEM:2193.4M, EPOCH TIME: 1669911161.870965
[12/01 10:12:41    239s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2193.4M, EPOCH TIME: 1669911161.876358
[12/01 10:12:41    239s] All LLGs are deleted
[12/01 10:12:41    239s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2193.4M, EPOCH TIME: 1669911161.902382
[12/01 10:12:41    239s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.069, REAL:0.069, MEM:2193.4M, EPOCH TIME: 1669911161.971737
[12/01 10:12:41    239s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.104, REAL:0.105, MEM:2135.4M, EPOCH TIME: 1669911161.980952
[12/01 10:12:41    239s] OPERPROF: Finished RefinePlace2 at level 1, CPU:4.894, REAL:3.833, MEM:2135.4M, EPOCH TIME: 1669911161.981057
[12/01 10:12:41    239s] <CMD> addTieHiLo -cell {TIEHIX1MA10TR TIELOX1MA10TR} -createHierPort true -reportHierPort true
[12/01 10:12:41    239s] OPERPROF: Starting DPlace-Init at level 1, MEM:2135.4M, EPOCH TIME: 1669911161.993440
[12/01 10:12:41    239s] z: 2, totalTracks: 1
[12/01 10:12:41    239s] z: 4, totalTracks: 1
[12/01 10:12:41    239s] z: 6, totalTracks: 1
[12/01 10:12:41    239s] z: 8, totalTracks: 1
[12/01 10:12:42    240s] All LLGs are deleted
[12/01 10:12:42    240s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2135.4M, EPOCH TIME: 1669911162.067450
[12/01 10:12:42    240s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:2135.4M, EPOCH TIME: 1669911162.068205
[12/01 10:12:42    240s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2135.4M, EPOCH TIME: 1669911162.123594
[12/01 10:12:42    240s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2135.4M, EPOCH TIME: 1669911162.129684
[12/01 10:12:42    240s] Core basic site is TSMC65ADV10TSITE
[12/01 10:12:42    240s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2135.4M, EPOCH TIME: 1669911162.146254
[12/01 10:12:42    240s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.007, MEM:2135.4M, EPOCH TIME: 1669911162.152845
[12/01 10:12:42    240s] Fast DP-INIT is on for default
[12/01 10:12:42    240s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.178, REAL:0.106, MEM:2135.4M, EPOCH TIME: 1669911162.235301
[12/01 10:12:42    240s] 
[12/01 10:12:42    240s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/01 10:12:42    240s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.373, REAL:0.301, MEM:2135.4M, EPOCH TIME: 1669911162.424975
[12/01 10:12:42    240s] [CPU] DPlace-Init (cpu=0:00:00.7, real=0:00:01.0, mem=2135.4MB).
[12/01 10:12:42    240s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.654, REAL:0.584, MEM:2135.4M, EPOCH TIME: 1669911162.577512
[12/01 10:12:42    240s] Options: No distance constraint, No Fan-out constraint.
[12/01 10:12:42    240s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:2135.4M, EPOCH TIME: 1669911162.581891
[12/01 10:12:42    240s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.007, REAL:0.008, MEM:2135.4M, EPOCH TIME: 1669911162.589917
[12/01 10:12:42    240s] ### Creating TopoMgr, started
[12/01 10:12:42    240s] ### Creating TopoMgr, finished
[12/01 10:12:43    241s] #optDebug: Start CG creation (mem=2139.9M)
[12/01 10:12:43    241s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 2.000000 defLenToSkip 14.000000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 14.000000 
[12/01 10:12:43    241s] (cpu=0:00:00.1, mem=2241.5M)
[12/01 10:12:43    241s]  ...processing cgPrt (cpu=0:00:00.1, mem=2241.5M)
[12/01 10:12:43    241s]  ...processing cgEgp (cpu=0:00:00.1, mem=2241.5M)
[12/01 10:12:43    241s]  ...processing cgPbk (cpu=0:00:00.1, mem=2241.5M)
[12/01 10:12:43    241s]  ...processing cgNrb(cpu=0:00:00.1, mem=2241.5M)
[12/01 10:12:43    241s]  ...processing cgObs (cpu=0:00:00.1, mem=2241.5M)
[12/01 10:12:43    241s]  ...processing cgCon (cpu=0:00:00.1, mem=2241.5M)
[12/01 10:12:43    241s]  ...processing cgPdm (cpu=0:00:00.1, mem=2241.5M)
[12/01 10:12:43    241s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2241.5M)
[12/01 10:12:50    248s] Re-routed 104910 nets
[12/01 10:12:50    248s] INFO: Total Number of Tie Cells (TIEHIX1MA10TR) placed: 1  
[12/01 10:12:50    248s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:2250.5M, EPOCH TIME: 1669911170.208602
[12/01 10:12:50    248s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.007, REAL:0.007, MEM:2251.5M, EPOCH TIME: 1669911170.215871
[12/01 10:12:50    248s] Re-routed 1 nets
[12/01 10:12:50    248s] INFO: Total Number of Tie Cells (TIELOX1MA10TR) placed: 1  
[12/01 10:12:50    248s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2251.5M, EPOCH TIME: 1669911170.483172
[12/01 10:12:50    248s] All LLGs are deleted
[12/01 10:12:50    248s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2251.5M, EPOCH TIME: 1669911170.515277
[12/01 10:12:50    248s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.050, REAL:0.050, MEM:2251.5M, EPOCH TIME: 1669911170.565503
[12/01 10:12:50    248s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.081, REAL:0.087, MEM:2248.5M, EPOCH TIME: 1669911170.569868
[12/01 10:12:50    248s] <CMD> optDesign -preCTS
[12/01 10:12:50    248s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1543.6M, totSessionCpu=0:04:09 **
[12/01 10:12:50    248s] Executing: place_opt_design -opt
[12/01 10:12:50    248s] **ERROR: (IMPSP-9537):	'setPlaceMode -place_design_floorplan_mode true' is not supported in place_opt_design. Please use place_design instead.<CMD> optDesign -preCTS -drv
[12/01 10:12:50    248s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1545.2M, totSessionCpu=0:04:09 **
[12/01 10:12:50    248s] **INFO: User settings:
[12/01 10:12:50    248s] setDesignMode -topRoutingLayer               M6
[12/01 10:12:50    248s] setExtractRCMode -engine                     preRoute
[12/01 10:12:50    248s] setDelayCalMode -enable_high_fanout          true
[12/01 10:12:50    248s] setDelayCalMode -engine                      aae
[12/01 10:12:50    248s] setDelayCalMode -ignoreNetLoad               false
[12/01 10:12:50    248s] setDelayCalMode -socv_accuracy_mode          low
[12/01 10:12:50    248s] setOptMode -allEndPoints                     true
[12/01 10:12:50    248s] setOptMode -effort                           high
[12/01 10:12:50    248s] setOptMode -fixFanoutLoad                    true
[12/01 10:12:50    248s] setOptMode -fixHoldAllowSetupTnsDegrade      false
[12/01 10:12:50    248s] setOptMode -leakagePowerEffort               none
[12/01 10:12:50    248s] setOptMode -preserveAssertions               false
[12/01 10:12:50    248s] setPlaceMode -place_design_floorplan_mode    true
[12/01 10:12:50    248s] setPlaceMode -place_global_clock_gate_aware  false
[12/01 10:12:50    248s] setPlaceMode -place_global_cong_effort       high
[12/01 10:12:50    248s] setPlaceMode -place_global_place_io_pins     false
[12/01 10:12:50    248s] setPlaceMode -timingDriven                   true
[12/01 10:12:50    248s] setAnalysisMode -analysisType                bcwc
[12/01 10:12:50    248s] setAnalysisMode -checkType                   setup
[12/01 10:12:50    248s] setAnalysisMode -clkSrcPath                  false
[12/01 10:12:50    248s] setAnalysisMode -clockPropagation            forcedIdeal
[12/01 10:12:50    248s] setRouteMode -earlyGlobalMaxRouteLayer       6
[12/01 10:12:50    248s] 
[12/01 10:12:50    248s] **INFO: Enabling NR-eGR flow for DRV Fixing.
[12/01 10:12:50    248s] [EEQ-INFO] #EEQ #Cell
[12/01 10:12:50    248s] [EEQ-INFO] 1    868
[12/01 10:12:50    248s] [EEQ-INFO] Opt(LEF/DEF) master EEQ cnt: 868(868)
[12/01 10:12:50    248s] *** optDesign #1 [begin] : totSession cpu/real = 0:04:08.7/0:02:13.2 (1.9), mem = 2248.5M
[12/01 10:12:50    248s] *** InitOpt #1 [begin] : totSession cpu/real = 0:04:08.7/0:02:13.2 (1.9), mem = 2248.5M
[12/01 10:12:50    248s] GigaOpt running with 4 threads.
[12/01 10:12:50    248s] Info: 4 threads available for lower-level modules during optimization.
[12/01 10:12:50    248s] OPERPROF: Starting DPlace-Init at level 1, MEM:2248.5M, EPOCH TIME: 1669911170.815950
[12/01 10:12:50    248s] z: 2, totalTracks: 1
[12/01 10:12:50    248s] z: 4, totalTracks: 1
[12/01 10:12:50    248s] z: 6, totalTracks: 1
[12/01 10:12:50    248s] z: 8, totalTracks: 1
[12/01 10:12:50    248s] All LLGs are deleted
[12/01 10:12:50    248s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2248.5M, EPOCH TIME: 1669911170.901095
[12/01 10:12:50    248s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:2248.5M, EPOCH TIME: 1669911170.901889
[12/01 10:12:50    248s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2248.5M, EPOCH TIME: 1669911170.962880
[12/01 10:12:50    248s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2248.5M, EPOCH TIME: 1669911170.968800
[12/01 10:12:50    248s] Core basic site is TSMC65ADV10TSITE
[12/01 10:12:50    248s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2248.5M, EPOCH TIME: 1669911170.977421
[12/01 10:12:50    248s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.009, REAL:0.006, MEM:2248.5M, EPOCH TIME: 1669911170.983557
[12/01 10:12:50    248s] Fast DP-INIT is on for default
[12/01 10:12:51    249s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.173, REAL:0.093, MEM:2248.5M, EPOCH TIME: 1669911171.062209
[12/01 10:12:51    249s] 
[12/01 10:12:51    249s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/01 10:12:51    249s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.371, REAL:0.292, MEM:2248.5M, EPOCH TIME: 1669911171.255214
[12/01 10:12:51    249s] [CPU] DPlace-Init (cpu=0:00:00.7, real=0:00:01.0, mem=2248.5MB).
[12/01 10:12:51    249s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.656, REAL:0.598, MEM:2248.5M, EPOCH TIME: 1669911171.414233
[12/01 10:12:51    249s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2248.5M, EPOCH TIME: 1669911171.414762
[12/01 10:12:51    249s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.029, REAL:0.029, MEM:2248.5M, EPOCH TIME: 1669911171.443906
[12/01 10:12:51    249s] 
[12/01 10:12:51    249s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/01 10:12:51    249s] Summary for sequential cells identification: 
[12/01 10:12:51    249s]   Identified SBFF number: 148
[12/01 10:12:51    249s]   Identified MBFF number: 0
[12/01 10:12:51    249s]   Identified SB Latch number: 0
[12/01 10:12:51    249s]   Identified MB Latch number: 0
[12/01 10:12:51    249s]   Not identified SBFF number: 0
[12/01 10:12:51    249s]   Not identified MBFF number: 0
[12/01 10:12:51    249s]   Not identified SB Latch number: 0
[12/01 10:12:51    249s]   Not identified MB Latch number: 0
[12/01 10:12:51    249s]   Number of sequential cells which are not FFs: 106
[12/01 10:12:51    249s]  Visiting view : slowView
[12/01 10:12:51    249s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/01 10:12:51    249s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/01 10:12:51    249s]  Visiting view : fastView
[12/01 10:12:51    249s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/01 10:12:51    249s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/01 10:12:51    249s] TLC MultiMap info (StdDelay):
[12/01 10:12:51    249s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/01 10:12:51    249s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/01 10:12:51    249s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/01 10:12:51    249s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/01 10:12:51    249s]  Setting StdDelay to: 15.6ps
[12/01 10:12:51    249s] 
[12/01 10:12:51    249s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/01 10:12:51    249s] 
[12/01 10:12:51    249s] Creating Lib Analyzer ...
[12/01 10:12:51    249s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/01 10:12:51    249s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/01 10:12:51    249s] Total number of usable buffers from Lib Analyzer: 74 ( BUFX1MA10TR BUFX1BA10TR BUFX0P8MA10TR BUFX0P8BA10TR BUFX0P7MA10TR BUFX0P7BA10TR BUFHX1MA10TR BUFHX0P8MA10TR BUFHX0P7MA10TR BUFX2MA10TR BUFX2BA10TR BUFX1P7MA10TR BUFX1P7BA10TR BUFX1P4MA10TR BUFX1P4BA10TR BUFX1P2MA10TR BUFX1P2BA10TR BUFHX1P7MA10TR BUFHX1P4MA10TR BUFHX1P2MA10TR BUFX3MA10TR BUFX3BA10TR BUFX2P5MA10TR BUFX2P5BA10TR BUFHX2MA10TR FRICGX1BA10TR FRICGX0P8BA10TR FRICGX0P7BA10TR FRICGX0P6BA10TR FRICGX0P5BA10TR BUFHX3MA10TR BUFHX2P5MA10TR FRICGX2BA10TR FRICGX1P7BA10TR FRICGX1P4BA10TR FRICGX1P2BA10TR BUFX4MA10TR BUFX4BA10TR BUFX3P5MA10TR BUFX3P5BA10TR FRICGX3BA10TR FRICGX2P5BA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFHX3P5MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR FRICGX4BA10TR FRICGX3P5BA10TR BUFHX6MA10TR FRICGX5BA10TR BUFX7P5MA10TR BUFX7P5BA10TR FRICGX6BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR FRICGX7P5BA10TR BUFX11MA10TR BUFX11BA10TR BUFHX9MA10TR FRICGX9BA10TR BUFX13MA10TR BUFX13BA10TR BUFHX11MA10TR FRICGX11BA10TR FRICGX13BA10TR BUFX16MA10TR BUFX16BA10TR BUFHX13MA10TR FRICGX16BA10TR BUFHX16MA10TR)
[12/01 10:12:51    249s] Total number of usable inverters from Lib Analyzer: 40 ( INVX1MA10TR INVX1BA10TR INVX0P8MA10TR INVX0P8BA10TR INVX0P7MA10TR INVX0P7BA10TR INVX0P6MA10TR INVX0P6BA10TR INVX0P5MA10TR INVX0P5BA10TR INVX2MA10TR INVX2BA10TR INVX1P7MA10TR INVX1P7BA10TR INVX1P4MA10TR INVX1P4BA10TR INVX1P2MA10TR INVX1P2BA10TR INVX3MA10TR INVX3BA10TR INVX2P5MA10TR INVX2P5BA10TR INVX4MA10TR INVX4BA10TR INVX3P5MA10TR INVX3P5BA10TR INVX5MA10TR INVX5BA10TR INVX6MA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9MA10TR INVX9BA10TR INVX11MA10TR INVX11BA10TR INVX13MA10TR INVX13BA10TR INVX16MA10TR INVX16BA10TR)
[12/01 10:12:51    249s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TR DLY4X0P5MA10TR)
[12/01 10:12:51    249s] 
[12/01 10:12:51    249s] {RT default_rc_corner 0 6 6 0}
[12/01 10:12:53    251s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:12 mem=2252.5M
[12/01 10:12:53    251s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:12 mem=2252.5M
[12/01 10:12:53    251s] Creating Lib Analyzer, finished. 
[12/01 10:12:53    251s] #optDebug: fT-S <1 1 0 0 0>
[12/01 10:12:53    251s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1542.2M, totSessionCpu=0:04:12 **
[12/01 10:12:53    251s] *** optDesign -preCTS ***
[12/01 10:12:53    251s] DRC Margin: user margin 0.0; extra margin 0.2
[12/01 10:12:53    251s] Setup Target Slack: user slack 0; extra slack 0.0
[12/01 10:12:53    251s] Hold Target Slack: user slack 0
[12/01 10:12:53    251s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[12/01 10:12:54    251s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2218.5M, EPOCH TIME: 1669911174.041115
[12/01 10:12:54    252s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.316, REAL:0.317, MEM:2218.5M, EPOCH TIME: 1669911174.358317
[12/01 10:12:54    252s] 
[12/01 10:12:54    252s] TimeStamp Deleting Cell Server Begin ...
[12/01 10:12:54    252s] Deleting Lib Analyzer.
[12/01 10:12:54    252s] 
[12/01 10:12:54    252s] TimeStamp Deleting Cell Server End ...
[12/01 10:12:54    252s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/01 10:12:54    252s] 
[12/01 10:12:54    252s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/01 10:12:54    252s] Summary for sequential cells identification: 
[12/01 10:12:54    252s]   Identified SBFF number: 148
[12/01 10:12:54    252s]   Identified MBFF number: 0
[12/01 10:12:54    252s]   Identified SB Latch number: 0
[12/01 10:12:54    252s]   Identified MB Latch number: 0
[12/01 10:12:54    252s]   Not identified SBFF number: 0
[12/01 10:12:54    252s]   Not identified MBFF number: 0
[12/01 10:12:54    252s]   Not identified SB Latch number: 0
[12/01 10:12:54    252s]   Not identified MB Latch number: 0
[12/01 10:12:54    252s]   Number of sequential cells which are not FFs: 106
[12/01 10:12:54    252s]  Visiting view : slowView
[12/01 10:12:54    252s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/01 10:12:54    252s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/01 10:12:54    252s]  Visiting view : fastView
[12/01 10:12:54    252s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/01 10:12:54    252s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/01 10:12:54    252s] TLC MultiMap info (StdDelay):
[12/01 10:12:54    252s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/01 10:12:54    252s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/01 10:12:54    252s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/01 10:12:54    252s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/01 10:12:54    252s]  Setting StdDelay to: 15.6ps
[12/01 10:12:54    252s] 
[12/01 10:12:54    252s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/01 10:12:54    252s] 
[12/01 10:12:54    252s] TimeStamp Deleting Cell Server Begin ...
[12/01 10:12:54    252s] 
[12/01 10:12:54    252s] TimeStamp Deleting Cell Server End ...
[12/01 10:12:54    252s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2218.5M, EPOCH TIME: 1669911174.720586
[12/01 10:12:54    252s] All LLGs are deleted
[12/01 10:12:54    252s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2218.5M, EPOCH TIME: 1669911174.720683
[12/01 10:12:54    252s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.012, REAL:0.012, MEM:2218.5M, EPOCH TIME: 1669911174.732810
[12/01 10:12:54    252s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.013, REAL:0.013, MEM:2212.5M, EPOCH TIME: 1669911174.733693
[12/01 10:12:54    252s] Start to check current routing status for nets...
[12/01 10:12:55    253s] All nets are already routed correctly.
[12/01 10:12:55    253s] End to check current routing status for nets (mem=2212.5M)
[12/01 10:12:55    253s] Extraction called for design 'toplevel_498' of instances=173887 and nets=107071 using extraction engine 'preRoute' .
[12/01 10:12:55    253s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/01 10:12:55    253s] Type 'man IMPEXT-3530' for more detail.
[12/01 10:12:55    253s] PreRoute RC Extraction called for design toplevel_498.
[12/01 10:12:55    253s] RC Extraction called in multi-corner(1) mode.
[12/01 10:12:55    253s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/01 10:12:55    253s] Type 'man IMPEXT-6197' for more detail.
[12/01 10:12:55    253s] RCMode: PreRoute
[12/01 10:12:55    253s]       RC Corner Indexes            0   
[12/01 10:12:55    253s] Capacitance Scaling Factor   : 1.00000 
[12/01 10:12:55    253s] Resistance Scaling Factor    : 1.00000 
[12/01 10:12:55    253s] Clock Cap. Scaling Factor    : 1.00000 
[12/01 10:12:55    253s] Clock Res. Scaling Factor    : 1.00000 
[12/01 10:12:55    253s] Shrink Factor                : 1.00000
[12/01 10:12:55    253s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/01 10:12:55    253s] LayerId::1 widthSet size::1
[12/01 10:12:55    253s] LayerId::2 widthSet size::1
[12/01 10:12:55    253s] LayerId::3 widthSet size::1
[12/01 10:12:55    253s] LayerId::4 widthSet size::1
[12/01 10:12:55    253s] LayerId::5 widthSet size::1
[12/01 10:12:55    253s] LayerId::6 widthSet size::1
[12/01 10:12:55    253s] LayerId::7 widthSet size::1
[12/01 10:12:55    253s] LayerId::8 widthSet size::1
[12/01 10:12:55    253s] LayerId::9 widthSet size::1
[12/01 10:12:55    253s] Updating RC grid for preRoute extraction ...
[12/01 10:12:55    253s] eee: pegSigSF::1.070000
[12/01 10:12:55    253s] Initializing multi-corner resistance tables ...
[12/01 10:12:55    253s] eee: l::1 avDens::0.108911 usedTrk::110000.000000 availTrk::1010000.000000 sigTrk::110000.000000
[12/01 10:12:55    253s] eee: l::2 avDens::0.262431 usedTrk::53614.600790 availTrk::204300.000000 sigTrk::53614.600790
[12/01 10:12:55    253s] eee: l::3 avDens::0.263816 usedTrk::54715.417994 availTrk::207400.000000 sigTrk::54715.417994
[12/01 10:12:55    253s] eee: l::4 avDens::0.020646 usedTrk::26.840000 availTrk::1300.000000 sigTrk::26.840000
[12/01 10:12:55    253s] eee: l::5 avDens::0.000600 usedTrk::60.600001 availTrk::101000.000000 sigTrk::60.600001
[12/01 10:12:55    253s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 10:12:55    253s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 10:12:55    253s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 10:12:55    253s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 10:12:55    253s] {RT default_rc_corner 0 6 6 0}
[12/01 10:12:55    253s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; 
[12/01 10:12:55    253s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:00.0  MEM: 2212.492M)
[12/01 10:12:55    253s] All LLGs are deleted
[12/01 10:12:55    253s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2212.5M, EPOCH TIME: 1669911175.850901
[12/01 10:12:55    253s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:2212.5M, EPOCH TIME: 1669911175.851721
[12/01 10:12:55    253s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2212.5M, EPOCH TIME: 1669911175.910611
[12/01 10:12:55    253s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2212.5M, EPOCH TIME: 1669911175.916619
[12/01 10:12:55    253s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2212.5M, EPOCH TIME: 1669911175.925008
[12/01 10:12:55    253s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.008, REAL:0.006, MEM:2212.5M, EPOCH TIME: 1669911175.930543
[12/01 10:12:55    253s] Fast DP-INIT is on for default
[12/01 10:12:56    253s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.173, REAL:0.096, MEM:2212.5M, EPOCH TIME: 1669911176.012464
[12/01 10:12:56    254s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.369, REAL:0.297, MEM:2212.5M, EPOCH TIME: 1669911176.208042
[12/01 10:12:56    254s] Starting delay calculation for Setup views
[12/01 10:12:56    254s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/01 10:12:56    254s] #################################################################################
[12/01 10:12:56    254s] # Design Stage: PreRoute
[12/01 10:12:56    254s] # Design Name: toplevel_498
[12/01 10:12:56    254s] # Design Mode: 90nm
[12/01 10:12:56    254s] # Analysis Mode: MMMC Non-OCV 
[12/01 10:12:56    254s] # Parasitics Mode: No SPEF/RCDB 
[12/01 10:12:56    254s] # Signoff Settings: SI Off 
[12/01 10:12:56    254s] #################################################################################
[12/01 10:12:57    257s] Topological Sorting (REAL = 0:00:00.0, MEM = 2282.3M, InitMEM = 2266.5M)
[12/01 10:12:57    258s] Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'slowView'
[12/01 10:12:57    258s] Calculate delays in BcWc mode...
[12/01 10:12:58    258s] Start delay calculation (fullDC) (4 T). (MEM=2282.3)
[12/01 10:12:58    259s] End AAE Lib Interpolated Model. (MEM=2294.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 10:13:04    277s] Total number of fetched objects 104930
[12/01 10:13:04    277s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[12/01 10:13:04    277s] End delay calculation. (MEM=2463.65 CPU=0:00:15.8 REAL=0:00:05.0)
[12/01 10:13:04    277s] End delay calculation (fullDC). (MEM=2463.65 CPU=0:00:19.1 REAL=0:00:06.0)
[12/01 10:13:04    277s] *** CDM Built up (cpu=0:00:23.5  real=0:00:08.0  mem= 2463.7M) ***
[12/01 10:13:05    280s] *** Done Building Timing Graph (cpu=0:00:25.8 real=0:00:09.0 totSessionCpu=0:04:40 mem=2478.7M)
[12/01 10:13:06    281s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 25.101  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  12546  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    554 (554)     |   -4.198   |    556 (556)     |
|   max_tran     |   4984 (53195)   |  -36.070   |   4987 (53340)   |
|   max_fanout   |      1 (1)       |     -1     |      2 (2)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 8.258%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:33, real = 0:00:16, mem = 1692.9M, totSessionCpu=0:04:42 **
[12/01 10:13:06    281s] *** InitOpt #1 [finish] : cpu/real = 0:00:33.3/0:00:16.0 (2.1), totSession cpu/real = 0:04:42.0/0:02:29.2 (1.9), mem = 2307.2M
[12/01 10:13:06    281s] 
[12/01 10:13:06    281s] =============================================================================================
[12/01 10:13:06    281s]  Step TAT Report for InitOpt #1                                                 21.10-p004_1
[12/01 10:13:06    281s] =============================================================================================
[12/01 10:13:06    281s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 10:13:06    281s] ---------------------------------------------------------------------------------------------
[12/01 10:13:06    281s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 10:13:06    281s] [ OptSummaryReport       ]      1   0:00:00.6  (   3.7 % )     0:00:11.0 /  0:00:28.4    2.6
[12/01 10:13:06    281s] [ DrvReport              ]      1   0:00:00.9  (   5.6 % )     0:00:00.9 /  0:00:01.7    1.8
[12/01 10:13:06    281s] [ CellServerInit         ]      2   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    0.8
[12/01 10:13:06    281s] [ LibAnalyzerInit        ]      1   0:00:02.2  (  13.7 % )     0:00:02.2 /  0:00:02.2    1.0
[12/01 10:13:06    281s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 10:13:06    281s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 10:13:06    281s] [ ExtractRC              ]      1   0:00:00.5  (   3.3 % )     0:00:00.5 /  0:00:00.5    1.0
[12/01 10:13:06    281s] [ TimingUpdate           ]      1   0:00:00.7  (   4.2 % )     0:00:09.4 /  0:00:25.8    2.8
[12/01 10:13:06    281s] [ FullDelayCalc          ]      1   0:00:08.7  (  54.6 % )     0:00:08.7 /  0:00:23.7    2.7
[12/01 10:13:06    281s] [ TimingReport           ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.2    1.5
[12/01 10:13:06    281s] [ MISC                   ]          0:00:02.2  (  13.7 % )     0:00:02.2 /  0:00:02.2    1.0
[12/01 10:13:06    281s] ---------------------------------------------------------------------------------------------
[12/01 10:13:06    281s]  InitOpt #1 TOTAL                   0:00:16.0  ( 100.0 % )     0:00:16.0 /  0:00:33.3    2.1
[12/01 10:13:06    281s] ---------------------------------------------------------------------------------------------
[12/01 10:13:06    281s] 
[12/01 10:13:06    281s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/01 10:13:06    281s] ### Creating PhyDesignMc. totSessionCpu=0:04:42 mem=2307.2M
[12/01 10:13:06    281s] OPERPROF: Starting DPlace-Init at level 1, MEM:2307.2M, EPOCH TIME: 1669911186.788302
[12/01 10:13:06    281s] z: 2, totalTracks: 1
[12/01 10:13:06    281s] z: 4, totalTracks: 1
[12/01 10:13:06    281s] z: 6, totalTracks: 1
[12/01 10:13:06    281s] z: 8, totalTracks: 1
[12/01 10:13:06    281s] #spOpts: VtWidth mergeVia=F 
[12/01 10:13:06    282s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2307.2M, EPOCH TIME: 1669911186.919570
[12/01 10:13:07    282s] 
[12/01 10:13:07    282s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/01 10:13:07    282s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.317, REAL:0.318, MEM:2307.2M, EPOCH TIME: 1669911187.237672
[12/01 10:13:07    282s] [CPU] DPlace-Init (cpu=0:00:00.5, real=0:00:01.0, mem=2307.2MB).
[12/01 10:13:07    282s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.482, REAL:0.485, MEM:2307.2M, EPOCH TIME: 1669911187.272833
[12/01 10:13:07    282s] TotalInstCnt at PhyDesignMc Initialization: 103,887
[12/01 10:13:07    282s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:43 mem=2316.2M
[12/01 10:13:07    282s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2316.2M, EPOCH TIME: 1669911187.644315
[12/01 10:13:07    282s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.030, MEM:2316.2M, EPOCH TIME: 1669911187.674706
[12/01 10:13:07    282s] TotalInstCnt at PhyDesignMc Destruction: 103,887
[12/01 10:13:07    282s] *** Starting optimizing excluded clock nets MEM= 2316.2M) ***
[12/01 10:13:07    283s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.6  MEM= 2318.2M) ***
[12/01 10:13:07    283s] 
[12/01 10:13:07    283s] Creating Lib Analyzer ...
[12/01 10:13:07    283s] 
[12/01 10:13:07    283s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/01 10:13:07    283s] Summary for sequential cells identification: 
[12/01 10:13:07    283s]   Identified SBFF number: 148
[12/01 10:13:07    283s]   Identified MBFF number: 0
[12/01 10:13:07    283s]   Identified SB Latch number: 0
[12/01 10:13:07    283s]   Identified MB Latch number: 0
[12/01 10:13:07    283s]   Not identified SBFF number: 0
[12/01 10:13:07    283s]   Not identified MBFF number: 0
[12/01 10:13:07    283s]   Not identified SB Latch number: 0
[12/01 10:13:07    283s]   Not identified MB Latch number: 0
[12/01 10:13:07    283s]   Number of sequential cells which are not FFs: 106
[12/01 10:13:07    283s]  Visiting view : slowView
[12/01 10:13:07    283s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/01 10:13:07    283s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/01 10:13:07    283s]  Visiting view : fastView
[12/01 10:13:07    283s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/01 10:13:07    283s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/01 10:13:07    283s] TLC MultiMap info (StdDelay):
[12/01 10:13:07    283s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/01 10:13:07    283s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/01 10:13:07    283s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/01 10:13:07    283s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/01 10:13:07    283s]  Setting StdDelay to: 15.6ps
[12/01 10:13:07    283s] 
[12/01 10:13:07    283s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/01 10:13:08    283s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/01 10:13:08    283s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/01 10:13:08    283s] Total number of usable buffers from Lib Analyzer: 28 ( BUFX1MA10TR BUFHX1MA10TR BUFX2MA10TR BUFX2BA10TR BUFHX1P7MA10TR BUFX3MA10TR BUFX3BA10TR BUFHX3MA10TR BUFX4MA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR BUFHX6MA10TR BUFX7P5MA10TR BUFX7P5BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR BUFX11MA10TR BUFX11BA10TR BUFX13MA10TR BUFX13BA10TR BUFX16MA10TR BUFX16BA10TR BUFHX16MA10TR)
[12/01 10:13:08    283s] Total number of usable inverters from Lib Analyzer: 20 ( INVX1MA10TR INVX1BA10TR INVX0P8BA10TR INVX0P6BA10TR INVX2MA10TR INVX2BA10TR INVX1P7BA10TR INVX3MA10TR INVX3BA10TR INVX2P5BA10TR INVX4BA10TR INVX5BA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9BA10TR INVX11BA10TR INVX13BA10TR INVX16MA10TR INVX16BA10TR)
[12/01 10:13:08    283s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TR DLY4X0P5MA10TR)
[12/01 10:13:08    283s] 
[12/01 10:13:08    283s] {RT default_rc_corner 0 6 6 0}
[12/01 10:13:09    284s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:45 mem=2325.7M
[12/01 10:13:09    284s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:45 mem=2325.7M
[12/01 10:13:09    284s] Creating Lib Analyzer, finished. 
[12/01 10:13:09    284s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2325.7M, EPOCH TIME: 1669911189.304104
[12/01 10:13:09    284s] All LLGs are deleted
[12/01 10:13:09    284s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2325.7M, EPOCH TIME: 1669911189.304161
[12/01 10:13:09    284s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.018, REAL:0.018, MEM:2325.7M, EPOCH TIME: 1669911189.322583
[12/01 10:13:09    284s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.019, REAL:0.019, MEM:2323.7M, EPOCH TIME: 1669911189.323166
[12/01 10:13:09    284s] ### Creating LA Mngr. totSessionCpu=0:04:45 mem=2323.7M
[12/01 10:13:09    284s] ### Creating LA Mngr, finished. totSessionCpu=0:04:45 mem=2323.7M
[12/01 10:13:09    285s] Started Early Global Route kernel ( Curr Mem: 2323.66 MB )
[12/01 10:13:09    285s] (I)      ==================== Layers =====================
[12/01 10:13:09    285s] (I)      +-----+----+---------+---------+--------+-------+
[12/01 10:13:09    285s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/01 10:13:09    285s] (I)      +-----+----+---------+---------+--------+-------+
[12/01 10:13:09    285s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/01 10:13:09    285s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/01 10:13:09    285s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/01 10:13:09    285s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/01 10:13:09    285s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/01 10:13:09    285s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/01 10:13:09    285s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/01 10:13:09    285s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/01 10:13:09    285s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/01 10:13:09    285s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/01 10:13:09    285s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/01 10:13:09    285s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/01 10:13:09    285s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/01 10:13:09    285s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/01 10:13:09    285s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/01 10:13:09    285s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/01 10:13:09    285s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/01 10:13:09    285s] (I)      +-----+----+---------+---------+--------+-------+
[12/01 10:13:09    285s] (I)      |  64 | 64 |     RVT | implant |        |       |
[12/01 10:13:09    285s] (I)      |  65 | 65 |     HVT | implant |        |       |
[12/01 10:13:09    285s] (I)      |  66 | 66 |     LVT | implant |        |       |
[12/01 10:13:09    285s] (I)      |   0 |  0 |   POLY1 |   other |        |    MS |
[12/01 10:13:09    285s] (I)      |  67 | 67 | OVERLAP | overlap |        |       |
[12/01 10:13:09    285s] (I)      +-----+----+---------+---------+--------+-------+
[12/01 10:13:09    285s] (I)      Started Import and model ( Curr Mem: 2323.66 MB )
[12/01 10:13:09    285s] (I)      Default power domain name = toplevel_498
[12/01 10:13:09    285s] .Number of ignored instance 0
[12/01 10:13:09    285s] (I)      Number of inbound cells 0
[12/01 10:13:09    285s] (I)      Number of opened ILM blockages 0
[12/01 10:13:09    285s] (I)      Number of instances temporarily fixed by detailed placement 70000
[12/01 10:13:09    285s] (I)      numMoveCells=103887, numMacros=0  numPads=21  numMultiRowHeightInsts=0
[12/01 10:13:09    285s] (I)      cell height: 4000, count: 103887
[12/01 10:13:10    285s] (I)      Number of nets = 104911 ( 0 ignored )
[12/01 10:13:10    285s] (I)      Read rows... (mem=2417.6M)
[12/01 10:13:10    285s] (I)      Done Read rows (cpu=0.000s, mem=2417.6M)
[12/01 10:13:10    285s] (I)      Identified Clock instances: Flop 11437, Clock buffer/inverter 2, Gate 0, Logic 8
[12/01 10:13:10    285s] (I)      Read module constraints... (mem=2417.6M)
[12/01 10:13:10    285s] (I)      Done Read module constraints (cpu=0.000s, mem=2417.6M)
[12/01 10:13:10    285s] (I)      == Non-default Options ==
[12/01 10:13:10    285s] (I)      Maximum routing layer                              : 6
[12/01 10:13:10    285s] (I)      Buffering-aware routing                            : true
[12/01 10:13:10    285s] (I)      Spread congestion away from blockages              : true
[12/01 10:13:10    285s] (I)      Number of threads                                  : 4
[12/01 10:13:10    285s] (I)      Overflow penalty cost                              : 10
[12/01 10:13:10    285s] (I)      Source-to-sink ratio                               : 0.300000
[12/01 10:13:10    285s] (I)      Method to set GCell size                           : row
[12/01 10:13:10    285s] (I)      Counted 25037 PG shapes. We will not process PG shapes layer by layer.
[12/01 10:13:10    285s] (I)      Use row-based GCell size
[12/01 10:13:10    285s] (I)      Use row-based GCell align
[12/01 10:13:10    285s] (I)      layer 0 area = 168000
[12/01 10:13:10    285s] (I)      layer 1 area = 208000
[12/01 10:13:10    285s] (I)      layer 2 area = 208000
[12/01 10:13:10    285s] (I)      layer 3 area = 208000
[12/01 10:13:10    285s] (I)      layer 4 area = 208000
[12/01 10:13:10    285s] (I)      layer 5 area = 208000
[12/01 10:13:10    285s] (I)      GCell unit size   : 4000
[12/01 10:13:10    285s] (I)      GCell multiplier  : 1
[12/01 10:13:10    285s] (I)      GCell row height  : 4000
[12/01 10:13:10    285s] (I)      Actual row height : 4000
[12/01 10:13:10    285s] (I)      GCell align ref   : 0 0
[12/01 10:13:10    285s] [NR-eGR] Track table information for default rule: 
[12/01 10:13:10    285s] [NR-eGR] M1 has no routable track
[12/01 10:13:10    285s] [NR-eGR] M2 has single uniform track structure
[12/01 10:13:10    285s] [NR-eGR] M3 has single uniform track structure
[12/01 10:13:10    285s] [NR-eGR] M4 has single uniform track structure
[12/01 10:13:10    285s] [NR-eGR] M5 has single uniform track structure
[12/01 10:13:10    285s] [NR-eGR] M6 has single uniform track structure
[12/01 10:13:10    285s] (I)      =============== Default via ================
[12/01 10:13:10    285s] (I)      +---+------------------+-------------------+
[12/01 10:13:10    285s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[12/01 10:13:10    285s] (I)      +---+------------------+-------------------+
[12/01 10:13:10    285s] (I)      | 1 |    3  VIA1_X     |   34  VIA1_2CUT_W |
[12/01 10:13:10    285s] (I)      | 2 |    7  VIA2_X     |   39  VIA2_2CUT_N |
[12/01 10:13:10    285s] (I)      | 3 |   11  VIA3_X     |   41  VIA3_2CUT_E |
[12/01 10:13:10    285s] (I)      | 4 |   15  VIA4_X     |   45  VIA4_2CUT_E |
[12/01 10:13:10    285s] (I)      | 5 |   19  VIA5_X     |   51  VIA5_2CUT_N |
[12/01 10:13:10    285s] (I)      | 6 |   23  VIA6_X     |   54  VIA6_2CUT_W |
[12/01 10:13:10    285s] (I)      | 7 |   27  VIA7_X     |   57  VIA7_2CUT_E |
[12/01 10:13:10    285s] (I)      | 8 |   31  VIA8_X     |   62  VIA8_2CUT_W |
[12/01 10:13:10    285s] (I)      +---+------------------+-------------------+
[12/01 10:13:10    285s] [NR-eGR] Read 42054 PG shapes
[12/01 10:13:10    285s] [NR-eGR] Read 0 clock shapes
[12/01 10:13:10    285s] [NR-eGR] Read 0 other shapes
[12/01 10:13:10    285s] [NR-eGR] #Routing Blockages  : 0
[12/01 10:13:10    285s] [NR-eGR] #Instance Blockages : 0
[12/01 10:13:10    285s] [NR-eGR] #PG Blockages       : 42054
[12/01 10:13:10    285s] [NR-eGR] #Halo Blockages     : 0
[12/01 10:13:10    285s] [NR-eGR] #Boundary Blockages : 0
[12/01 10:13:10    285s] [NR-eGR] #Clock Blockages    : 0
[12/01 10:13:10    285s] [NR-eGR] #Other Blockages    : 0
[12/01 10:13:10    285s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/01 10:13:10    285s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/01 10:13:10    285s] [NR-eGR] Read 104911 nets ( ignored 0 )
[12/01 10:13:10    285s] (I)      early_global_route_priority property id does not exist.
[12/01 10:13:10    285s] (I)      Read Num Blocks=42054  Num Prerouted Wires=0  Num CS=0
[12/01 10:13:10    285s] (I)      Layer 1 (V) : #blockages 12012 : #preroutes 0
[12/01 10:13:10    286s] (I)      Layer 2 (H) : #blockages 12012 : #preroutes 0
[12/01 10:13:10    286s] (I)      Layer 3 (V) : #blockages 12012 : #preroutes 0
[12/01 10:13:10    286s] (I)      Layer 4 (H) : #blockages 6018 : #preroutes 0
[12/01 10:13:10    286s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[12/01 10:13:10    286s] (I)      Number of ignored nets                =      0
[12/01 10:13:10    286s] (I)      Number of connected nets              =      0
[12/01 10:13:10    286s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/01 10:13:10    286s] (I)      Number of clock nets                  =     11.  Ignored: No
[12/01 10:13:10    286s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/01 10:13:10    286s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/01 10:13:10    286s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/01 10:13:10    286s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/01 10:13:10    286s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/01 10:13:10    286s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/01 10:13:10    286s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/01 10:13:10    286s] (I)      Constructing bin map
[12/01 10:13:10    286s] (I)      Initialize bin information with width=8000 height=8000
[12/01 10:13:11    286s] (I)      Done constructing bin map
[12/01 10:13:11    286s] [NR-eGR] There are 11 clock nets ( 0 with NDR ).
[12/01 10:13:11    286s] (I)      Ndr track 0 does not exist
[12/01 10:13:11    286s] (I)      ---------------------Grid Graph Info--------------------
[12/01 10:13:11    286s] (I)      Routing area        : (0, 0) - (4000000, 4000000)
[12/01 10:13:11    286s] (I)      Core area           : (0, 0) - (4000000, 4000000)
[12/01 10:13:11    286s] (I)      Site width          :   400  (dbu)
[12/01 10:13:11    286s] (I)      Row height          :  4000  (dbu)
[12/01 10:13:11    286s] (I)      GCell row height    :  4000  (dbu)
[12/01 10:13:11    286s] (I)      GCell width         :  4000  (dbu)
[12/01 10:13:11    286s] (I)      GCell height        :  4000  (dbu)
[12/01 10:13:11    286s] (I)      Grid                :  1000  1000     6
[12/01 10:13:11    286s] (I)      Layer numbers       :     1     2     3     4     5     6
[12/01 10:13:11    286s] (I)      Vertical capacity   :     0  4000     0  4000     0  4000
[12/01 10:13:11    286s] (I)      Horizontal capacity :     0     0  4000     0  4000     0
[12/01 10:13:11    286s] (I)      Default wire width  :   180   200   200   200   200   200
[12/01 10:13:11    286s] (I)      Default wire space  :   180   200   200   200   200   200
[12/01 10:13:11    286s] (I)      Default wire pitch  :   360   400   400   400   400   400
[12/01 10:13:11    286s] (I)      Default pitch size  :   360   400   400   400   400   400
[12/01 10:13:11    286s] (I)      First track coord   :     0   200   200   200   200   200
[12/01 10:13:11    286s] (I)      Num tracks per GCell: 11.11 10.00 10.00 10.00 10.00 10.00
[12/01 10:13:11    286s] (I)      Total num of tracks :     0 10000 10000 10000 10000 10000
[12/01 10:13:11    286s] (I)      Num of masks        :     1     1     1     1     1     1
[12/01 10:13:11    286s] (I)      Num of trim masks   :     0     0     0     0     0     0
[12/01 10:13:11    286s] (I)      --------------------------------------------------------
[12/01 10:13:11    286s] 
[12/01 10:13:11    286s] [NR-eGR] ============ Routing rule table ============
[12/01 10:13:11    286s] [NR-eGR] Rule id: 0  Nets: 104911
[12/01 10:13:11    286s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/01 10:13:11    286s] (I)                    Layer    2    3    4    5    6 
[12/01 10:13:11    286s] (I)                    Pitch  400  400  400  400  400 
[12/01 10:13:11    286s] (I)             #Used tracks    1    1    1    1    1 
[12/01 10:13:11    286s] (I)       #Fully used tracks    1    1    1    1    1 
[12/01 10:13:11    286s] [NR-eGR] ========================================
[12/01 10:13:11    286s] [NR-eGR] 
[12/01 10:13:11    286s] (I)      =============== Blocked Tracks ================
[12/01 10:13:11    286s] (I)      +-------+----------+----------+---------------+
[12/01 10:13:11    286s] (I)      | Layer |  #Tracks | #Blocked | Blocked Ratio |
[12/01 10:13:11    286s] (I)      +-------+----------+----------+---------------+
[12/01 10:13:11    286s] (I)      |     1 |        0 |        0 |         0.00% |
[12/01 10:13:11    286s] (I)      |     2 | 10000000 |    77000 |         0.77% |
[12/01 10:13:11    286s] (I)      |     3 | 10000000 |    36000 |         0.36% |
[12/01 10:13:11    286s] (I)      |     4 | 10000000 |    77000 |         0.77% |
[12/01 10:13:11    286s] (I)      |     5 | 10000000 |   160000 |         1.60% |
[12/01 10:13:11    286s] (I)      |     6 | 10000000 |        0 |         0.00% |
[12/01 10:13:11    286s] (I)      +-------+----------+----------+---------------+
[12/01 10:13:11    286s] (I)      Finished Import and model ( CPU: 1.52 sec, Real: 1.59 sec, Curr Mem: 2576.27 MB )
[12/01 10:13:11    286s] (I)      Reset routing kernel
[12/01 10:13:11    286s] (I)      Started Global Routing ( Curr Mem: 2576.27 MB )
[12/01 10:13:11    286s] (I)      totalPins=368626  totalGlobalPin=346193 (93.91%)
[12/01 10:13:11    286s] (I)      total 2D Cap : 49827004 = (19882004 H, 29945000 V)
[12/01 10:13:11    286s] (I)      #blocked areas for congestion spreading : 0
[12/01 10:13:11    286s] [NR-eGR] Layer group 1: route 104911 net(s) in layer range [2, 6]
[12/01 10:13:11    286s] (I)      
[12/01 10:13:11    286s] (I)      ============  Phase 1a Route ============
[12/01 10:13:11    287s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/01 10:13:11    287s] (I)      Usage: 1090686 = (550857 H, 539829 V) = (2.77% H, 1.80% V) = (1.102e+06um H, 1.080e+06um V)
[12/01 10:13:11    287s] (I)      
[12/01 10:13:11    287s] (I)      ============  Phase 1b Route ============
[12/01 10:13:12    287s] (I)      Usage: 1090688 = (550857 H, 539831 V) = (2.77% H, 1.80% V) = (1.102e+06um H, 1.080e+06um V)
[12/01 10:13:12    287s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.181376e+06um
[12/01 10:13:12    287s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/01 10:13:12    287s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/01 10:13:12    287s] (I)      
[12/01 10:13:12    287s] (I)      ============  Phase 1c Route ============
[12/01 10:13:12    287s] (I)      Usage: 1090688 = (550857 H, 539831 V) = (2.77% H, 1.80% V) = (1.102e+06um H, 1.080e+06um V)
[12/01 10:13:12    287s] (I)      
[12/01 10:13:12    287s] (I)      ============  Phase 1d Route ============
[12/01 10:13:12    287s] (I)      Usage: 1090688 = (550857 H, 539831 V) = (2.77% H, 1.80% V) = (1.102e+06um H, 1.080e+06um V)
[12/01 10:13:12    287s] (I)      
[12/01 10:13:12    287s] (I)      ============  Phase 1e Route ============
[12/01 10:13:12    287s] (I)      Usage: 1090688 = (550857 H, 539831 V) = (2.77% H, 1.80% V) = (1.102e+06um H, 1.080e+06um V)
[12/01 10:13:12    287s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.181376e+06um
[12/01 10:13:12    287s] (I)      
[12/01 10:13:12    287s] (I)      ============  Phase 1l Route ============
[12/01 10:13:12    288s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/01 10:13:12    288s] (I)      Layer  2:    9966923    514422         6           0     9990000    ( 0.00%) 
[12/01 10:13:12    288s] (I)      Layer  3:    9965201    494431        15           0     9990000    ( 0.00%) 
[12/01 10:13:12    288s] (I)      Layer  4:    9966923    171905         0           0     9990000    ( 0.00%) 
[12/01 10:13:12    288s] (I)      Layer  5:    9910820     65446        13           0     9990000    ( 0.00%) 
[12/01 10:13:12    288s] (I)      Layer  6:    9990000      2524         0           0     9990000    ( 0.00%) 
[12/01 10:13:12    288s] (I)      Total:      49799867   1248728        34           0    49950000    ( 0.00%) 
[12/01 10:13:12    288s] (I)      
[12/01 10:13:12    288s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/01 10:13:12    288s] [NR-eGR]                        OverCon           OverCon            
[12/01 10:13:12    288s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[12/01 10:13:12    288s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[12/01 10:13:12    288s] [NR-eGR] ---------------------------------------------------------------
[12/01 10:13:12    288s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/01 10:13:12    288s] [NR-eGR]      M2 ( 2)         5( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/01 10:13:12    288s] [NR-eGR]      M3 ( 3)        12( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/01 10:13:12    288s] [NR-eGR]      M4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/01 10:13:12    288s] [NR-eGR]      M5 ( 5)         9( 0.00%)         1( 0.00%)   ( 0.00%) 
[12/01 10:13:12    288s] [NR-eGR]      M6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/01 10:13:12    288s] [NR-eGR] ---------------------------------------------------------------
[12/01 10:13:12    288s] [NR-eGR]        Total        26( 0.00%)         1( 0.00%)   ( 0.00%) 
[12/01 10:13:12    288s] [NR-eGR] 
[12/01 10:13:12    288s] (I)      Finished Global Routing ( CPU: 2.31 sec, Real: 1.51 sec, Curr Mem: 2576.27 MB )
[12/01 10:13:12    288s] (I)      total 2D Cap : 49842000 = (19888000 H, 29954000 V)
[12/01 10:13:12    289s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/01 10:13:12    289s] (I)      ============= Track Assignment ============
[12/01 10:13:12    289s] (I)      Started Track Assignment (4T) ( Curr Mem: 2576.27 MB )
[12/01 10:13:12    289s] (I)      Initialize Track Assignment ( max pin layer : 9 )
[12/01 10:13:12    289s] (I)      Run Multi-thread track assignment
[12/01 10:13:13    291s] (I)      Finished Track Assignment (4T) ( CPU: 2.38 sec, Real: 0.81 sec, Curr Mem: 2677.38 MB )
[12/01 10:13:13    291s] (I)      Started Export ( Curr Mem: 2677.38 MB )
[12/01 10:13:13    292s] [NR-eGR]             Length (um)    Vias 
[12/01 10:13:13    292s] [NR-eGR] --------------------------------
[12/01 10:13:13    292s] [NR-eGR]  M1  (1H)             0  368607 
[12/01 10:13:13    292s] [NR-eGR]  M2  (2V)        795980  538730 
[12/01 10:13:13    292s] [NR-eGR]  M3  (3H)        990586   31660 
[12/01 10:13:13    292s] [NR-eGR]  M4  (4V)        341316    7167 
[12/01 10:13:13    292s] [NR-eGR]  M5  (5H)        131328     231 
[12/01 10:13:13    292s] [NR-eGR]  M6  (6V)          5055       0 
[12/01 10:13:13    292s] [NR-eGR]  M7  (7H)             0       0 
[12/01 10:13:13    292s] [NR-eGR]  M8  (8V)             0       0 
[12/01 10:13:13    292s] [NR-eGR]  M9  (9H)             0       0 
[12/01 10:13:13    292s] [NR-eGR] --------------------------------
[12/01 10:13:13    292s] [NR-eGR]      Total      2264266  946395 
[12/01 10:13:13    292s] [NR-eGR] --------------------------------------------------------------------------
[12/01 10:13:13    292s] [NR-eGR] Total half perimeter of net bounding box: 1762883um
[12/01 10:13:13    292s] [NR-eGR] Total length: 2264266um, number of vias: 946395
[12/01 10:13:13    292s] [NR-eGR] --------------------------------------------------------------------------
[12/01 10:13:13    292s] [NR-eGR] Total eGR-routed clock nets wire length: 53692um, number of vias: 32306
[12/01 10:13:13    292s] [NR-eGR] --------------------------------------------------------------------------
[12/01 10:13:14    292s] (I)      Finished Export ( CPU: 1.47 sec, Real: 1.03 sec, Curr Mem: 2666.86 MB )
[12/01 10:13:14    293s] [NR-eGR] Finished Early Global Route kernel ( CPU: 7.97 sec, Real: 5.25 sec, Curr Mem: 2666.86 MB )
[12/01 10:13:14    293s] (I)      ====================================== Runtime Summary ======================================
[12/01 10:13:14    293s] (I)       Step                                              %     Start    Finish      Real       CPU 
[12/01 10:13:14    293s] (I)      ---------------------------------------------------------------------------------------------
[12/01 10:13:14    293s] (I)       Early Global Route kernel                   100.00%  0.00 sec  5.25 sec  5.25 sec  7.97 sec 
[12/01 10:13:14    293s] (I)       +-Import and model                           30.30%  0.01 sec  1.60 sec  1.59 sec  1.52 sec 
[12/01 10:13:14    293s] (I)       | +-Create place DB                          13.21%  0.01 sec  0.70 sec  0.69 sec  0.69 sec 
[12/01 10:13:14    293s] (I)       | | +-Import place data                      13.20%  0.01 sec  0.70 sec  0.69 sec  0.69 sec 
[12/01 10:13:14    293s] (I)       | | | +-Read instances and placement          4.60%  0.01 sec  0.25 sec  0.24 sec  0.24 sec 
[12/01 10:13:14    293s] (I)       | | | +-Read nets                             6.60%  0.25 sec  0.59 sec  0.35 sec  0.34 sec 
[12/01 10:13:14    293s] (I)       | +-Create route DB                          13.33%  0.70 sec  1.40 sec  0.70 sec  0.66 sec 
[12/01 10:13:14    293s] (I)       | | +-Import route data (4T)                 13.30%  0.70 sec  1.40 sec  0.70 sec  0.66 sec 
[12/01 10:13:14    293s] (I)       | | | +-Read blockages ( Layer 2-6 )          0.69%  0.71 sec  0.74 sec  0.04 sec  0.03 sec 
[12/01 10:13:14    293s] (I)       | | | | +-Read routing blockages              0.00%  0.71 sec  0.71 sec  0.00 sec  0.00 sec 
[12/01 10:13:14    293s] (I)       | | | | +-Read instance blockages             0.55%  0.71 sec  0.74 sec  0.03 sec  0.03 sec 
[12/01 10:13:14    293s] (I)       | | | | +-Read PG blockages                   0.11%  0.74 sec  0.74 sec  0.01 sec  0.01 sec 
[12/01 10:13:14    293s] (I)       | | | | +-Read clock blockages                0.00%  0.74 sec  0.74 sec  0.00 sec  0.00 sec 
[12/01 10:13:14    293s] (I)       | | | | +-Read other blockages                0.00%  0.74 sec  0.74 sec  0.00 sec  0.00 sec 
[12/01 10:13:14    293s] (I)       | | | | +-Read boundary cut boxes             0.00%  0.74 sec  0.74 sec  0.00 sec  0.00 sec 
[12/01 10:13:14    293s] (I)       | | | +-Read blackboxes                       0.00%  0.74 sec  0.74 sec  0.00 sec  0.00 sec 
[12/01 10:13:14    293s] (I)       | | | +-Read prerouted                        0.08%  0.74 sec  0.75 sec  0.00 sec  0.00 sec 
[12/01 10:13:14    293s] (I)       | | | +-Read unlegalized nets                 0.43%  0.75 sec  0.77 sec  0.02 sec  0.02 sec 
[12/01 10:13:14    293s] (I)       | | | +-Read nets                             1.25%  0.77 sec  0.84 sec  0.07 sec  0.05 sec 
[12/01 10:13:14    293s] (I)       | | | +-Set up via pillars                    0.05%  0.85 sec  0.85 sec  0.00 sec  0.00 sec 
[12/01 10:13:14    293s] (I)       | | | +-Initialize 3D grid graph              0.31%  0.86 sec  0.88 sec  0.02 sec  0.01 sec 
[12/01 10:13:14    293s] (I)       | | | +-Model blockage capacity               9.68%  0.88 sec  1.39 sec  0.51 sec  0.49 sec 
[12/01 10:13:14    293s] (I)       | | | | +-Initialize 3D capacity              9.37%  0.88 sec  1.37 sec  0.49 sec  0.48 sec 
[12/01 10:13:14    293s] (I)       | +-Read aux data                             1.84%  1.40 sec  1.50 sec  0.10 sec  0.08 sec 
[12/01 10:13:14    293s] (I)       | +-Others data preparation                   0.24%  1.50 sec  1.51 sec  0.01 sec  0.01 sec 
[12/01 10:13:14    293s] (I)       | +-Create route kernel                       1.07%  1.51 sec  1.57 sec  0.06 sec  0.04 sec 
[12/01 10:13:14    293s] (I)       +-Global Routing                             28.83%  1.60 sec  3.11 sec  1.51 sec  2.31 sec 
[12/01 10:13:14    293s] (I)       | +-Initialization                            1.51%  1.60 sec  1.68 sec  0.08 sec  0.08 sec 
[12/01 10:13:14    293s] (I)       | +-Net group 1                              24.57%  1.68 sec  2.97 sec  1.29 sec  2.08 sec 
[12/01 10:13:14    293s] (I)       | | +-Generate topology (4T)                  1.63%  1.68 sec  1.77 sec  0.09 sec  0.16 sec 
[12/01 10:13:14    293s] (I)       | | +-Phase 1a                                9.60%  1.89 sec  2.39 sec  0.50 sec  0.81 sec 
[12/01 10:13:14    293s] (I)       | | | +-Pattern routing (4T)                  6.41%  1.89 sec  2.22 sec  0.34 sec  0.64 sec 
[12/01 10:13:14    293s] (I)       | | | +-Pattern Routing Avoiding Blockages    1.57%  2.22 sec  2.31 sec  0.08 sec  0.08 sec 
[12/01 10:13:14    293s] (I)       | | | +-Add via demand to 2D                  1.61%  2.31 sec  2.39 sec  0.08 sec  0.08 sec 
[12/01 10:13:14    293s] (I)       | | +-Phase 1b                                2.91%  2.39 sec  2.54 sec  0.15 sec  0.18 sec 
[12/01 10:13:14    293s] (I)       | | | +-Monotonic routing (4T)                2.78%  2.39 sec  2.54 sec  0.15 sec  0.18 sec 
[12/01 10:13:14    293s] (I)       | | +-Phase 1c                                0.00%  2.54 sec  2.54 sec  0.00 sec  0.00 sec 
[12/01 10:13:14    293s] (I)       | | +-Phase 1d                                0.00%  2.54 sec  2.54 sec  0.00 sec  0.00 sec 
[12/01 10:13:14    293s] (I)       | | +-Phase 1e                                0.28%  2.54 sec  2.56 sec  0.01 sec  0.01 sec 
[12/01 10:13:14    293s] (I)       | | | +-Route legalization                    0.19%  2.54 sec  2.55 sec  0.01 sec  0.01 sec 
[12/01 10:13:14    293s] (I)       | | | | +-Legalize Reach Aware Violations     0.19%  2.54 sec  2.55 sec  0.01 sec  0.01 sec 
[12/01 10:13:14    293s] (I)       | | +-Phase 1l                                7.87%  2.56 sec  2.97 sec  0.41 sec  0.80 sec 
[12/01 10:13:14    293s] (I)       | | | +-Layer assignment (4T)                 6.25%  2.64 sec  2.97 sec  0.33 sec  0.72 sec 
[12/01 10:13:14    293s] (I)       | +-Clean cong LA                             0.00%  2.97 sec  2.97 sec  0.00 sec  0.00 sec 
[12/01 10:13:14    293s] (I)       +-Export 3D cong map                          4.27%  3.11 sec  3.34 sec  0.22 sec  0.22 sec 
[12/01 10:13:14    293s] (I)       | +-Export 2D cong map                        0.63%  3.30 sec  3.34 sec  0.03 sec  0.03 sec 
[12/01 10:13:14    293s] (I)       +-Extract Global 3D Wires                     0.47%  3.34 sec  3.37 sec  0.02 sec  0.02 sec 
[12/01 10:13:14    293s] (I)       +-Track Assignment (4T)                      15.37%  3.37 sec  4.18 sec  0.81 sec  2.38 sec 
[12/01 10:13:14    293s] (I)       | +-Initialization                            0.21%  3.37 sec  3.38 sec  0.01 sec  0.01 sec 
[12/01 10:13:14    293s] (I)       | +-Track Assignment Kernel                  15.14%  3.38 sec  4.18 sec  0.80 sec  2.37 sec 
[12/01 10:13:14    293s] (I)       | +-Free Memory                               0.01%  4.18 sec  4.18 sec  0.00 sec  0.00 sec 
[12/01 10:13:14    293s] (I)       +-Export                                     19.54%  4.18 sec  5.20 sec  1.03 sec  1.47 sec 
[12/01 10:13:14    293s] (I)       | +-Export DB wires                           3.50%  4.18 sec  4.36 sec  0.18 sec  0.54 sec 
[12/01 10:13:14    293s] (I)       | | +-Export all nets (4T)                    2.28%  4.21 sec  4.33 sec  0.12 sec  0.41 sec 
[12/01 10:13:14    293s] (I)       | | +-Set wire vias (4T)                      0.49%  4.33 sec  4.36 sec  0.03 sec  0.09 sec 
[12/01 10:13:14    293s] (I)       | +-Report wirelength                         3.12%  4.36 sec  4.52 sec  0.16 sec  0.16 sec 
[12/01 10:13:14    293s] (I)       | +-Update net boxes                          1.50%  4.52 sec  4.60 sec  0.08 sec  0.19 sec 
[12/01 10:13:14    293s] (I)       | +-Update timing                            11.41%  4.60 sec  5.20 sec  0.60 sec  0.58 sec 
[12/01 10:13:14    293s] (I)       +-Postprocess design                          0.04%  5.20 sec  5.21 sec  0.00 sec  0.00 sec 
[12/01 10:13:14    293s] (I)      ======================= Summary by functions ========================
[12/01 10:13:14    293s] (I)       Lv  Step                                      %      Real       CPU 
[12/01 10:13:14    293s] (I)      ---------------------------------------------------------------------
[12/01 10:13:14    293s] (I)        0  Early Global Route kernel           100.00%  5.25 sec  7.97 sec 
[12/01 10:13:14    293s] (I)        1  Import and model                     30.30%  1.59 sec  1.52 sec 
[12/01 10:13:14    293s] (I)        1  Global Routing                       28.83%  1.51 sec  2.31 sec 
[12/01 10:13:14    293s] (I)        1  Export                               19.54%  1.03 sec  1.47 sec 
[12/01 10:13:14    293s] (I)        1  Track Assignment (4T)                15.37%  0.81 sec  2.38 sec 
[12/01 10:13:14    293s] (I)        1  Export 3D cong map                    4.27%  0.22 sec  0.22 sec 
[12/01 10:13:14    293s] (I)        1  Extract Global 3D Wires               0.47%  0.02 sec  0.02 sec 
[12/01 10:13:14    293s] (I)        1  Postprocess design                    0.04%  0.00 sec  0.00 sec 
[12/01 10:13:14    293s] (I)        2  Net group 1                          24.57%  1.29 sec  2.08 sec 
[12/01 10:13:14    293s] (I)        2  Track Assignment Kernel              15.14%  0.80 sec  2.37 sec 
[12/01 10:13:14    293s] (I)        2  Create route DB                      13.33%  0.70 sec  0.66 sec 
[12/01 10:13:14    293s] (I)        2  Create place DB                      13.21%  0.69 sec  0.69 sec 
[12/01 10:13:14    293s] (I)        2  Update timing                        11.41%  0.60 sec  0.58 sec 
[12/01 10:13:14    293s] (I)        2  Export DB wires                       3.50%  0.18 sec  0.54 sec 
[12/01 10:13:14    293s] (I)        2  Report wirelength                     3.12%  0.16 sec  0.16 sec 
[12/01 10:13:14    293s] (I)        2  Read aux data                         1.84%  0.10 sec  0.08 sec 
[12/01 10:13:14    293s] (I)        2  Initialization                        1.72%  0.09 sec  0.09 sec 
[12/01 10:13:14    293s] (I)        2  Update net boxes                      1.50%  0.08 sec  0.19 sec 
[12/01 10:13:14    293s] (I)        2  Create route kernel                   1.07%  0.06 sec  0.04 sec 
[12/01 10:13:14    293s] (I)        2  Export 2D cong map                    0.63%  0.03 sec  0.03 sec 
[12/01 10:13:14    293s] (I)        2  Others data preparation               0.24%  0.01 sec  0.01 sec 
[12/01 10:13:14    293s] (I)        2  Free Memory                           0.01%  0.00 sec  0.00 sec 
[12/01 10:13:14    293s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[12/01 10:13:14    293s] (I)        3  Import route data (4T)               13.30%  0.70 sec  0.66 sec 
[12/01 10:13:14    293s] (I)        3  Import place data                    13.20%  0.69 sec  0.69 sec 
[12/01 10:13:14    293s] (I)        3  Phase 1a                              9.60%  0.50 sec  0.81 sec 
[12/01 10:13:14    293s] (I)        3  Phase 1l                              7.87%  0.41 sec  0.80 sec 
[12/01 10:13:14    293s] (I)        3  Phase 1b                              2.91%  0.15 sec  0.18 sec 
[12/01 10:13:14    293s] (I)        3  Export all nets (4T)                  2.28%  0.12 sec  0.41 sec 
[12/01 10:13:14    293s] (I)        3  Generate topology (4T)                1.63%  0.09 sec  0.16 sec 
[12/01 10:13:14    293s] (I)        3  Set wire vias (4T)                    0.49%  0.03 sec  0.09 sec 
[12/01 10:13:14    293s] (I)        3  Phase 1e                              0.28%  0.01 sec  0.01 sec 
[12/01 10:13:14    293s] (I)        3  Phase 1c                              0.00%  0.00 sec  0.00 sec 
[12/01 10:13:14    293s] (I)        3  Phase 1d                              0.00%  0.00 sec  0.00 sec 
[12/01 10:13:14    293s] (I)        4  Model blockage capacity               9.68%  0.51 sec  0.49 sec 
[12/01 10:13:14    293s] (I)        4  Read nets                             7.85%  0.41 sec  0.39 sec 
[12/01 10:13:14    293s] (I)        4  Pattern routing (4T)                  6.41%  0.34 sec  0.64 sec 
[12/01 10:13:14    293s] (I)        4  Layer assignment (4T)                 6.25%  0.33 sec  0.72 sec 
[12/01 10:13:14    293s] (I)        4  Read instances and placement          4.60%  0.24 sec  0.24 sec 
[12/01 10:13:14    293s] (I)        4  Monotonic routing (4T)                2.78%  0.15 sec  0.18 sec 
[12/01 10:13:14    293s] (I)        4  Add via demand to 2D                  1.61%  0.08 sec  0.08 sec 
[12/01 10:13:14    293s] (I)        4  Pattern Routing Avoiding Blockages    1.57%  0.08 sec  0.08 sec 
[12/01 10:13:14    293s] (I)        4  Read blockages ( Layer 2-6 )          0.69%  0.04 sec  0.03 sec 
[12/01 10:13:14    293s] (I)        4  Read unlegalized nets                 0.43%  0.02 sec  0.02 sec 
[12/01 10:13:14    293s] (I)        4  Initialize 3D grid graph              0.31%  0.02 sec  0.01 sec 
[12/01 10:13:14    293s] (I)        4  Route legalization                    0.19%  0.01 sec  0.01 sec 
[12/01 10:13:14    293s] (I)        4  Read prerouted                        0.08%  0.00 sec  0.00 sec 
[12/01 10:13:14    293s] (I)        4  Set up via pillars                    0.05%  0.00 sec  0.00 sec 
[12/01 10:13:14    293s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[12/01 10:13:14    293s] (I)        5  Initialize 3D capacity                9.37%  0.49 sec  0.48 sec 
[12/01 10:13:14    293s] (I)        5  Read instance blockages               0.55%  0.03 sec  0.03 sec 
[12/01 10:13:14    293s] (I)        5  Legalize Reach Aware Violations       0.19%  0.01 sec  0.01 sec 
[12/01 10:13:14    293s] (I)        5  Read PG blockages                     0.11%  0.01 sec  0.01 sec 
[12/01 10:13:14    293s] (I)        5  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[12/01 10:13:14    293s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[12/01 10:13:14    293s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/01 10:13:14    293s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/01 10:13:14    293s] Extraction called for design 'toplevel_498' of instances=173887 and nets=107071 using extraction engine 'preRoute' .
[12/01 10:13:14    293s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/01 10:13:14    293s] Type 'man IMPEXT-3530' for more detail.
[12/01 10:13:14    293s] PreRoute RC Extraction called for design toplevel_498.
[12/01 10:13:14    293s] RC Extraction called in multi-corner(1) mode.
[12/01 10:13:14    293s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/01 10:13:14    293s] Type 'man IMPEXT-6197' for more detail.
[12/01 10:13:14    293s] RCMode: PreRoute
[12/01 10:13:14    293s]       RC Corner Indexes            0   
[12/01 10:13:14    293s] Capacitance Scaling Factor   : 1.00000 
[12/01 10:13:14    293s] Resistance Scaling Factor    : 1.00000 
[12/01 10:13:14    293s] Clock Cap. Scaling Factor    : 1.00000 
[12/01 10:13:14    293s] Clock Res. Scaling Factor    : 1.00000 
[12/01 10:13:14    293s] Shrink Factor                : 1.00000
[12/01 10:13:14    293s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/01 10:13:15    293s] LayerId::1 widthSet size::1
[12/01 10:13:15    293s] LayerId::2 widthSet size::1
[12/01 10:13:15    293s] LayerId::3 widthSet size::1
[12/01 10:13:15    293s] LayerId::4 widthSet size::1
[12/01 10:13:15    293s] LayerId::5 widthSet size::1
[12/01 10:13:15    293s] LayerId::6 widthSet size::1
[12/01 10:13:15    293s] LayerId::7 widthSet size::1
[12/01 10:13:15    293s] LayerId::8 widthSet size::1
[12/01 10:13:15    293s] LayerId::9 widthSet size::1
[12/01 10:13:15    293s] Updating RC grid for preRoute extraction ...
[12/01 10:13:15    293s] eee: pegSigSF::1.070000
[12/01 10:13:15    293s] Initializing multi-corner resistance tables ...
[12/01 10:13:15    293s] eee: l::1 avDens::0.108911 usedTrk::110000.000000 availTrk::1010000.000000 sigTrk::110000.000000
[12/01 10:13:15    293s] eee: l::2 avDens::0.207071 usedTrk::39799.018719 availTrk::192200.000000 sigTrk::39799.018719
[12/01 10:13:15    293s] eee: l::3 avDens::0.235517 usedTrk::49529.315002 availTrk::210300.000000 sigTrk::49529.315002
[12/01 10:13:15    293s] eee: l::4 avDens::0.096417 usedTrk::17065.795247 availTrk::177000.000000 sigTrk::17065.795247
[12/01 10:13:15    293s] eee: l::5 avDens::0.030399 usedTrk::6627.020012 availTrk::218000.000000 sigTrk::6627.020012
[12/01 10:13:15    293s] eee: l::6 avDens::0.016630 usedTrk::252.770749 availTrk::15200.000000 sigTrk::252.770749
[12/01 10:13:15    293s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 10:13:15    293s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 10:13:15    293s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 10:13:15    293s] {RT default_rc_corner 0 6 6 0}
[12/01 10:13:15    293s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.270729 ; uaWl: 1.000000 ; uaWlH: 0.210973 ; aWlH: 0.000000 ; Pmax: 0.828200 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 82 ; 
[12/01 10:13:15    293s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 2666.855M)
[12/01 10:13:15    294s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/01 10:13:15    294s] #################################################################################
[12/01 10:13:15    294s] # Design Stage: PreRoute
[12/01 10:13:15    294s] # Design Name: toplevel_498
[12/01 10:13:15    294s] # Design Mode: 90nm
[12/01 10:13:15    294s] # Analysis Mode: MMMC Non-OCV 
[12/01 10:13:15    294s] # Parasitics Mode: No SPEF/RCDB 
[12/01 10:13:15    294s] # Signoff Settings: SI Off 
[12/01 10:13:15    294s] #################################################################################
[12/01 10:13:17    297s] Topological Sorting (REAL = 0:00:01.0, MEM = 2664.9M, InitMEM = 2664.9M)
[12/01 10:13:17    298s] Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'slowView'
[12/01 10:13:17    298s] Calculate delays in BcWc mode...
[12/01 10:13:17    298s] Start delay calculation (fullDC) (4 T). (MEM=2664.86)
[12/01 10:13:18    299s] End AAE Lib Interpolated Model. (MEM=2677.38 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 10:13:24    317s] Total number of fetched objects 104930
[12/01 10:13:24    317s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[12/01 10:13:24    317s] End delay calculation. (MEM=2645.38 CPU=0:00:15.7 REAL=0:00:05.0)
[12/01 10:13:24    317s] End delay calculation (fullDC). (MEM=2645.38 CPU=0:00:19.3 REAL=0:00:07.0)
[12/01 10:13:24    317s] *** CDM Built up (cpu=0:00:23.8  real=0:00:09.0  mem= 2645.4M) ***
[12/01 10:13:26    322s] 
[12/01 10:13:26    322s] TimeStamp Deleting Cell Server Begin ...
[12/01 10:13:26    322s] Deleting Lib Analyzer.
[12/01 10:13:26    322s] 
[12/01 10:13:26    322s] TimeStamp Deleting Cell Server End ...
[12/01 10:13:26    322s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/01 10:13:26    322s] 
[12/01 10:13:26    322s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/01 10:13:27    322s] Summary for sequential cells identification: 
[12/01 10:13:27    322s]   Identified SBFF number: 148
[12/01 10:13:27    322s]   Identified MBFF number: 0
[12/01 10:13:27    322s]   Identified SB Latch number: 0
[12/01 10:13:27    322s]   Identified MB Latch number: 0
[12/01 10:13:27    322s]   Not identified SBFF number: 0
[12/01 10:13:27    322s]   Not identified MBFF number: 0
[12/01 10:13:27    322s]   Not identified SB Latch number: 0
[12/01 10:13:27    322s]   Not identified MB Latch number: 0
[12/01 10:13:27    322s]   Number of sequential cells which are not FFs: 106
[12/01 10:13:27    322s]  Visiting view : slowView
[12/01 10:13:27    322s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/01 10:13:27    322s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/01 10:13:27    322s]  Visiting view : fastView
[12/01 10:13:27    322s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/01 10:13:27    322s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/01 10:13:27    322s] TLC MultiMap info (StdDelay):
[12/01 10:13:27    322s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/01 10:13:27    322s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/01 10:13:27    322s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/01 10:13:27    322s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/01 10:13:27    322s]  Setting StdDelay to: 15.6ps
[12/01 10:13:27    322s] 
[12/01 10:13:27    322s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/01 10:13:27    323s] 
[12/01 10:13:27    323s] TimeStamp Deleting Cell Server Begin ...
[12/01 10:13:27    323s] 
[12/01 10:13:27    323s] TimeStamp Deleting Cell Server End ...
[12/01 10:13:27    323s] Begin: GigaOpt high fanout net optimization
[12/01 10:13:27    323s] GigaOpt HFN: use maxLocalDensity 1.2
[12/01 10:13:27    323s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 4 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/01 10:13:27    323s] *** DrvOpt #1 [begin] : totSession cpu/real = 0:05:23.0/0:02:49.7 (1.9), mem = 2660.4M
[12/01 10:13:27    323s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[12/01 10:13:27    323s] Info: 11 clock nets excluded from IPO operation.
[12/01 10:13:27    323s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1508544.1
[12/01 10:13:27    323s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/01 10:13:27    323s] ### Creating PhyDesignMc. totSessionCpu=0:05:23 mem=2660.4M
[12/01 10:13:27    323s] OPERPROF: Starting DPlace-Init at level 1, MEM:2660.4M, EPOCH TIME: 1669911207.582739
[12/01 10:13:27    323s] z: 2, totalTracks: 1
[12/01 10:13:27    323s] z: 4, totalTracks: 1
[12/01 10:13:27    323s] z: 6, totalTracks: 1
[12/01 10:13:27    323s] z: 8, totalTracks: 1
[12/01 10:13:27    323s] #spOpts: VtWidth mergeVia=F 
[12/01 10:13:27    323s] All LLGs are deleted
[12/01 10:13:27    323s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2660.4M, EPOCH TIME: 1669911207.691015
[12/01 10:13:27    323s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.003, MEM:2660.4M, EPOCH TIME: 1669911207.693936
[12/01 10:13:27    323s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2660.4M, EPOCH TIME: 1669911207.754359
[12/01 10:13:27    323s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2660.4M, EPOCH TIME: 1669911207.760796
[12/01 10:13:27    323s] Core basic site is TSMC65ADV10TSITE
[12/01 10:13:27    323s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2660.4M, EPOCH TIME: 1669911207.771549
[12/01 10:13:27    323s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.012, REAL:0.013, MEM:2684.4M, EPOCH TIME: 1669911207.784280
[12/01 10:13:27    323s] Fast DP-INIT is on for default
[12/01 10:13:27    323s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.180, REAL:0.109, MEM:2677.4M, EPOCH TIME: 1669911207.869874
[12/01 10:13:27    323s] 
[12/01 10:13:27    323s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/01 10:13:28    323s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.383, REAL:0.320, MEM:2677.4M, EPOCH TIME: 1669911208.074027
[12/01 10:13:28    323s] [CPU] DPlace-Init (cpu=0:00:00.6, real=0:00:01.0, mem=2677.4MB).
[12/01 10:13:28    323s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.557, REAL:0.531, MEM:2677.4M, EPOCH TIME: 1669911208.113735
[12/01 10:13:28    325s] TotalInstCnt at PhyDesignMc Initialization: 103,887
[12/01 10:13:28    325s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:26 mem=2677.4M
[12/01 10:13:28    325s] 
[12/01 10:13:28    325s] Footprint cell information for calculating maxBufDist
[12/01 10:13:29    325s] 
[12/01 10:13:29    325s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/01 10:13:29    325s] Summary for sequential cells identification: 
[12/01 10:13:29    325s]   Identified SBFF number: 148
[12/01 10:13:29    325s]   Identified MBFF number: 0
[12/01 10:13:29    325s]   Identified SB Latch number: 0
[12/01 10:13:29    325s]   Identified MB Latch number: 0
[12/01 10:13:29    325s]   Not identified SBFF number: 0
[12/01 10:13:29    325s]   Not identified MBFF number: 0
[12/01 10:13:29    325s]   Not identified SB Latch number: 0
[12/01 10:13:29    325s]   Not identified MB Latch number: 0
[12/01 10:13:29    325s]   Number of sequential cells which are not FFs: 106
[12/01 10:13:29    325s]  Visiting view : slowView
[12/01 10:13:29    325s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/01 10:13:29    325s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/01 10:13:29    325s]  Visiting view : fastView
[12/01 10:13:29    325s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/01 10:13:29    325s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/01 10:13:29    325s] TLC MultiMap info (StdDelay):
[12/01 10:13:29    325s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/01 10:13:29    325s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/01 10:13:29    325s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/01 10:13:29    325s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/01 10:13:29    325s]  Setting StdDelay to: 15.6ps
[12/01 10:13:29    325s] 
[12/01 10:13:29    325s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/01 10:13:29    325s] *info: There are 28 candidate Buffer cells
[12/01 10:13:29    325s] *info: There are 20 candidate Inverter cells
[12/01 10:13:29    325s] 
[12/01 10:13:29    325s] #optDebug: Start CG creation (mem=2677.4M)
[12/01 10:13:29    325s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 2.000000 defLenToSkip 14.000000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 14.000000 
[12/01 10:13:29    326s] (cpu=0:00:00.1, mem=2677.4M)
[12/01 10:13:29    326s]  ...processing cgPrt (cpu=0:00:00.1, mem=2677.4M)
[12/01 10:13:29    326s]  ...processing cgEgp (cpu=0:00:00.1, mem=2677.4M)
[12/01 10:13:29    326s]  ...processing cgPbk (cpu=0:00:00.1, mem=2677.4M)
[12/01 10:13:29    326s]  ...processing cgNrb(cpu=0:00:00.1, mem=2677.4M)
[12/01 10:13:29    326s]  ...processing cgObs (cpu=0:00:00.1, mem=2677.4M)
[12/01 10:13:29    326s]  ...processing cgCon (cpu=0:00:00.1, mem=2677.4M)
[12/01 10:13:29    326s]  ...processing cgPdm (cpu=0:00:00.1, mem=2677.4M)
[12/01 10:13:29    326s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2677.4M)
[12/01 10:13:29    326s] ### Creating RouteCongInterface, started
[12/01 10:13:29    326s] 
[12/01 10:13:29    326s] Creating Lib Analyzer ...
[12/01 10:13:29    326s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/01 10:13:29    326s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/01 10:13:29    326s] Total number of usable buffers from Lib Analyzer: 28 ( BUFX1MA10TR BUFHX1MA10TR BUFX2MA10TR BUFX2BA10TR BUFHX1P7MA10TR BUFX3MA10TR BUFX3BA10TR BUFHX3MA10TR BUFX4MA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR BUFHX6MA10TR BUFX7P5MA10TR BUFX7P5BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR BUFX11MA10TR BUFX11BA10TR BUFX13MA10TR BUFX13BA10TR BUFX16MA10TR BUFX16BA10TR BUFHX16MA10TR)
[12/01 10:13:29    326s] Total number of usable inverters from Lib Analyzer: 20 ( INVX1MA10TR INVX1BA10TR INVX0P8BA10TR INVX0P6BA10TR INVX2MA10TR INVX2BA10TR INVX1P7BA10TR INVX3MA10TR INVX3BA10TR INVX2P5BA10TR INVX4BA10TR INVX5BA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9BA10TR INVX11BA10TR INVX13BA10TR INVX16MA10TR INVX16BA10TR)
[12/01 10:13:29    326s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TR DLY4X0P5MA10TR)
[12/01 10:13:29    326s] 
[12/01 10:13:29    326s] {RT default_rc_corner 0 6 6 0}
[12/01 10:13:30    327s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:27 mem=2677.4M
[12/01 10:13:30    327s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:28 mem=2677.4M
[12/01 10:13:30    327s] Creating Lib Analyzer, finished. 
[12/01 10:13:31    327s] 
[12/01 10:13:31    327s] #optDebug:  {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.7135} {6, 0.200, 0.4971} 
[12/01 10:13:31    327s] 
[12/01 10:13:31    327s] #optDebug: {0, 1.000}
[12/01 10:13:31    327s] ### Creating RouteCongInterface, finished
[12/01 10:13:33    331s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/01 10:13:33    331s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/01 10:13:33    331s] Info: violation cost 2.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 2.000000, glitch 0.000000)
[12/01 10:13:33    331s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2786.9M, EPOCH TIME: 1669911213.553928
[12/01 10:13:33    331s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.004, REAL:0.006, MEM:2786.9M, EPOCH TIME: 1669911213.560101
[12/01 10:13:34    332s] +---------+---------+--------+--------+------------+--------+
[12/01 10:13:34    332s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/01 10:13:34    332s] +---------+---------+--------+--------+------------+--------+
[12/01 10:13:34    332s] |    8.26%|        -|   0.000|   0.000|   0:00:00.0| 2786.9M|
[12/01 10:13:34    332s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/01 10:13:34    332s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/01 10:13:34    332s] Info: violation cost 2.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 2.000000, glitch 0.000000)
[12/01 10:13:36    335s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/01 10:13:36    335s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/01 10:13:36    335s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/01 10:13:36    335s] |    8.26%|       71|   0.000|   0.000|   0:00:02.0| 2869.1M|
[12/01 10:13:36    335s] +---------+---------+--------+--------+------------+--------+
[12/01 10:13:36    335s] 
[12/01 10:13:36    335s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:03.1 real=0:00:02.0 mem=2869.1M) ***
[12/01 10:13:36    335s] 
[12/01 10:13:36    335s] ###############################################################################
[12/01 10:13:36    335s] #
[12/01 10:13:36    335s] #  Large fanout net report:  
[12/01 10:13:36    335s] #     - there are 5 high fanout ( > 75) nets in the design. (excluding clock nets)
[12/01 10:13:36    335s] #     - current density: 8.26
[12/01 10:13:36    335s] #
[12/01 10:13:36    335s] #  List of high fanout nets:
[12/01 10:13:36    335s] #        Net(1):  vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/unpack/n585: (fanouts = 127)
[12/01 10:13:36    335s] #        Net(2):  vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/unpack/n661: (fanouts = 122)
[12/01 10:13:36    335s] #        Net(3):  vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/unpack/FE_DBTN144_n204: (fanouts = 121)
[12/01 10:13:36    335s] #        Net(4):  vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/unpack/n129: (fanouts = 99)
[12/01 10:13:36    335s] #        Net(5):  n4918: (fanouts = 87)
[12/01 10:13:36    335s] #
[12/01 10:13:36    335s] ###############################################################################
[12/01 10:13:36    335s] 
[12/01 10:13:36    335s] 
[12/01 10:13:36    335s] =======================================================================
[12/01 10:13:36    335s]                 Reasons for remaining drv violations
[12/01 10:13:36    335s] =======================================================================
[12/01 10:13:36    335s] *info: Total 5 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.
[12/01 10:13:36    335s] 
[12/01 10:13:36    335s] Total-nets :: 104982, Stn-nets :: 75, ratio :: 0.0714408 %
[12/01 10:13:36    335s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2758.1M, EPOCH TIME: 1669911216.148056
[12/01 10:13:36    335s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.045, REAL:0.074, MEM:2553.1M, EPOCH TIME: 1669911216.222506
[12/01 10:13:36    335s] TotalInstCnt at PhyDesignMc Destruction: 103,958
[12/01 10:13:36    335s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1508544.1
[12/01 10:13:36    335s] *** DrvOpt #1 [finish] : cpu/real = 0:00:12.5/0:00:09.0 (1.4), totSession cpu/real = 0:05:35.5/0:02:58.7 (1.9), mem = 2553.1M
[12/01 10:13:36    335s] 
[12/01 10:13:36    335s] =============================================================================================
[12/01 10:13:36    335s]  Step TAT Report for DrvOpt #1                                                  21.10-p004_1
[12/01 10:13:36    335s] =============================================================================================
[12/01 10:13:36    335s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 10:13:36    335s] ---------------------------------------------------------------------------------------------
[12/01 10:13:36    335s] [ SlackTraversorInit     ]      1   0:00:00.6  (   6.8 % )     0:00:00.6 /  0:00:00.6    1.0
[12/01 10:13:36    335s] [ CellServerInit         ]      1   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    0.5
[12/01 10:13:36    335s] [ LibAnalyzerInit        ]      1   0:00:01.3  (  14.7 % )     0:00:01.3 /  0:00:01.4    1.0
[12/01 10:13:36    335s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 10:13:36    335s] [ PlacerInterfaceInit    ]      1   0:00:01.4  (  15.3 % )     0:00:01.4 /  0:00:02.2    1.6
[12/01 10:13:36    335s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (   3.7 % )     0:00:01.7 /  0:00:01.8    1.1
[12/01 10:13:36    335s] [ SteinerInterfaceInit   ]      1   0:00:00.6  (   6.7 % )     0:00:00.7 /  0:00:00.6    0.9
[12/01 10:13:36    335s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:01.4 /  0:00:02.9    2.1
[12/01 10:13:36    335s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 10:13:36    335s] [ OptEval                ]      1   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.2    1.6
[12/01 10:13:36    335s] [ OptCommit              ]      1   0:00:00.2  (   2.1 % )     0:00:00.2 /  0:00:00.2    0.8
[12/01 10:13:36    335s] [ PostCommitDelayUpdate  ]      1   0:00:00.1  (   1.1 % )     0:00:00.5 /  0:00:01.3    2.4
[12/01 10:13:36    335s] [ IncrDelayCalc          ]     15   0:00:00.4  (   4.7 % )     0:00:00.4 /  0:00:01.2    2.8
[12/01 10:13:36    335s] [ DrvFindVioNets         ]      3   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.2    1.7
[12/01 10:13:36    335s] [ IncrTimingUpdate       ]      1   0:00:00.5  (   5.7 % )     0:00:00.5 /  0:00:01.3    2.5
[12/01 10:13:36    335s] [ MISC                   ]          0:00:03.2  (  35.1 % )     0:00:03.2 /  0:00:04.2    1.3
[12/01 10:13:36    335s] ---------------------------------------------------------------------------------------------
[12/01 10:13:36    335s]  DrvOpt #1 TOTAL                    0:00:09.0  ( 100.0 % )     0:00:09.0 /  0:00:12.5    1.4
[12/01 10:13:36    335s] ---------------------------------------------------------------------------------------------
[12/01 10:13:36    335s] 
[12/01 10:13:36    335s] GigaOpt HFN: restore maxLocalDensity to 0.98
[12/01 10:13:36    335s] End: GigaOpt high fanout net optimization
[12/01 10:13:36    335s] Begin: GigaOpt DRV Optimization
[12/01 10:13:36    335s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 4 -largeScaleFixing -maxIter 2 -max_fanout -preCTS
[12/01 10:13:36    335s] *** DrvOpt #2 [begin] : totSession cpu/real = 0:05:35.5/0:02:58.7 (1.9), mem = 2553.1M
[12/01 10:13:36    335s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[12/01 10:13:36    335s] Info: 11 clock nets excluded from IPO operation.
[12/01 10:13:36    335s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1508544.2
[12/01 10:13:36    335s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/01 10:13:36    335s] ### Creating PhyDesignMc. totSessionCpu=0:05:36 mem=2553.1M
[12/01 10:13:36    335s] OPERPROF: Starting DPlace-Init at level 1, MEM:2553.1M, EPOCH TIME: 1669911216.587708
[12/01 10:13:36    335s] z: 2, totalTracks: 1
[12/01 10:13:36    335s] z: 4, totalTracks: 1
[12/01 10:13:36    335s] z: 6, totalTracks: 1
[12/01 10:13:36    335s] z: 8, totalTracks: 1
[12/01 10:13:36    335s] #spOpts: VtWidth mergeVia=F 
[12/01 10:13:36    335s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2553.1M, EPOCH TIME: 1669911216.733958
[12/01 10:13:36    336s] 
[12/01 10:13:36    336s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/01 10:13:37    336s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.351, REAL:0.368, MEM:2553.1M, EPOCH TIME: 1669911217.101572
[12/01 10:13:37    336s] [CPU] DPlace-Init (cpu=0:00:00.5, real=0:00:01.0, mem=2553.1MB).
[12/01 10:13:37    336s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.518, REAL:0.552, MEM:2553.1M, EPOCH TIME: 1669911217.139239
[12/01 10:13:37    338s] TotalInstCnt at PhyDesignMc Initialization: 103,958
[12/01 10:13:37    338s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:38 mem=2561.9M
[12/01 10:13:37    338s] ### Creating RouteCongInterface, started
[12/01 10:13:38    338s] 
[12/01 10:13:38    338s] #optDebug:  {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.7135} {6, 0.200, 0.4971} 
[12/01 10:13:38    338s] 
[12/01 10:13:38    338s] #optDebug: {0, 1.000}
[12/01 10:13:38    338s] ### Creating RouteCongInterface, finished
[12/01 10:13:40    341s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2750.8M, EPOCH TIME: 1669911220.497664
[12/01 10:13:40    341s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.004, REAL:0.004, MEM:2750.8M, EPOCH TIME: 1669911220.501413
[12/01 10:13:41    342s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 10:13:41    342s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/01 10:13:41    342s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 10:13:41    342s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/01 10:13:41    342s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 10:13:41    342s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/01 10:13:41    343s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/01 10:13:41    343s] Info: violation cost 224587.375000 (cap = 670.401672, tran = 223897.046875, len = 0.000000, fanout load = 1.000000, fanout count = 19.000000, glitch 0.000000)
[12/01 10:13:41    343s] |  6295| 59669|   -13.83|   635|   635|    -0.72|     1|     1|     0|     0|    26.45|     0.00|       0|       0|       0|  8.26%|          |         |
[12/01 10:13:56    388s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/01 10:13:57    389s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/01 10:13:57    389s] Info: violation cost 0.112500 (cap = 0.000000, tran = 0.112500, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/01 10:13:57    389s] |     1|     5|    -0.02|     0|     0|     0.00|     0|     0|     0|     0|    28.40|     0.00|     979|      72|     983|  8.31%| 0:00:16.0|  2965.8M|
[12/01 10:13:57    389s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/01 10:13:57    389s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/01 10:13:57    389s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/01 10:13:57    389s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    28.40|     0.00|       0|       0|       1|  8.31%| 0:00:00.0|  2965.8M|
[12/01 10:13:57    389s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 10:13:57    389s] 
[12/01 10:13:57    389s] *** Finish DRV Fixing (cpu=0:00:47.5 real=0:00:17.0 mem=2965.8M) ***
[12/01 10:13:57    389s] 
[12/01 10:13:57    389s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2965.8M, EPOCH TIME: 1669911237.184657
[12/01 10:13:57    389s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.033, REAL:0.038, MEM:2960.8M, EPOCH TIME: 1669911237.222870
[12/01 10:13:57    389s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2960.8M, EPOCH TIME: 1669911237.236484
[12/01 10:13:57    389s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2960.8M, EPOCH TIME: 1669911237.236607
[12/01 10:13:57    389s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2960.8M, EPOCH TIME: 1669911237.366267
[12/01 10:13:57    389s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.387, REAL:0.390, MEM:2960.8M, EPOCH TIME: 1669911237.755964
[12/01 10:13:57    390s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2960.8M, EPOCH TIME: 1669911237.797789
[12/01 10:13:57    390s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.003, REAL:0.004, MEM:2960.8M, EPOCH TIME: 1669911237.801306
[12/01 10:13:57    390s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.562, REAL:0.565, MEM:2960.8M, EPOCH TIME: 1669911237.801430
[12/01 10:13:57    390s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.562, REAL:0.566, MEM:2960.8M, EPOCH TIME: 1669911237.802266
[12/01 10:13:57    390s] TDRefine: refinePlace mode is spiral
[12/01 10:13:57    390s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1508544.2
[12/01 10:13:57    390s] OPERPROF: Starting RefinePlace at level 1, MEM:2960.8M, EPOCH TIME: 1669911237.805496
[12/01 10:13:57    390s] *** Starting refinePlace (0:06:30 mem=2960.8M) ***
[12/01 10:13:57    390s] Total net bbox length = 1.816e+06 (9.084e+05 9.075e+05) (ext = 2.933e+03)
[12/01 10:13:57    390s] 
[12/01 10:13:57    390s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/01 10:13:57    390s] **WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
[12/01 10:13:58    390s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 10:13:58    390s] Enhanced MH flow has been turned off for floorplan mode.
[12/01 10:13:58    390s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[12/01 10:13:58    390s] Type 'man IMPSP-5140' for more detail.
[12/01 10:13:58    390s] **WARN: (IMPSP-315):	Found 175009 instances insts with no PG Term connections.
[12/01 10:13:58    390s] Type 'man IMPSP-315' for more detail.
[12/01 10:13:58    390s] (I)      Default power domain name = toplevel_498
[12/01 10:13:58    390s] .Default power domain name = toplevel_498
[12/01 10:13:58    390s] .OPERPROF:   Starting RefinePlace2 at level 2, MEM:2960.8M, EPOCH TIME: 1669911238.069815
[12/01 10:13:58    390s] Starting refinePlace ...
[12/01 10:13:58    390s] Default power domain name = toplevel_498
[12/01 10:13:58    390s] .One DDP V2 for no tweak run.
[12/01 10:13:58    390s] Default power domain name = toplevel_498
[12/01 10:13:58    390s] .DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/01 10:13:58    391s] ** Cut row section cpu time 0:00:00.2.
[12/01 10:13:58    391s]    Spread Effort: high, pre-route mode, useDDP on.
[12/01 10:13:59    391s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.4, real=0:00:01.0, mem=3001.6MB) @(0:06:30 - 0:06:32).
[12/01 10:13:59    391s] Move report: preRPlace moves 3367 insts, mean move: 0.55 um, max move: 4.00 um 
[12/01 10:13:59    391s] 	Max move on inst (vproc_top_u_core_gen_regfile_ff_register_file_i/U601): (1376.80, 622.00) --> (1376.80, 618.00)
[12/01 10:13:59    391s] 	Length: 4 sites, height: 1 rows, site name: TSMC65ADV10TSITE, cell type: NOR2X0P5MA10TR
[12/01 10:13:59    391s] wireLenOptFixPriorityInst 0 inst fixed
[12/01 10:13:59    392s] 
[12/01 10:13:59    392s] Running Spiral MT with 4 threads  fetchWidth=1024 
[12/01 10:14:00    393s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/01 10:14:00    393s] [CPU] RefinePlace/Spiral (cpu=0:00:00.6, real=0:00:01.0)
[12/01 10:14:00    393s] [CPU] RefinePlace/Commit (cpu=0:00:01.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/01 10:14:00    393s] [CPU] RefinePlace/Legalization (cpu=0:00:02.2, real=0:00:01.0, mem=3001.6MB) @(0:06:32 - 0:06:34).
[12/01 10:14:00    393s] Move report: Detail placement moves 3367 insts, mean move: 0.55 um, max move: 4.00 um 
[12/01 10:14:00    393s] 	Max move on inst (vproc_top_u_core_gen_regfile_ff_register_file_i/U601): (1376.80, 622.00) --> (1376.80, 618.00)
[12/01 10:14:00    393s] 	Runtime: CPU: 0:00:03.7 REAL: 0:00:02.0 MEM: 3001.6MB
[12/01 10:14:00    393s] Statistics of distance of Instance movement in refine placement:
[12/01 10:14:00    393s]   maximum (X+Y) =         4.00 um
[12/01 10:14:00    393s]   inst (vproc_top_u_core_gen_regfile_ff_register_file_i/U601) with max move: (1376.8, 622) -> (1376.8, 618)
[12/01 10:14:00    393s]   mean    (X+Y) =         0.55 um
[12/01 10:14:00    393s] Summary Report:
[12/01 10:14:00    393s] Instances move: 3367 (out of 105009 movable)
[12/01 10:14:00    393s] Instances flipped: 0
[12/01 10:14:00    393s] Mean displacement: 0.55 um
[12/01 10:14:00    393s] Max displacement: 4.00 um (Instance: vproc_top_u_core_gen_regfile_ff_register_file_i/U601) (1376.8, 622) -> (1376.8, 618)
[12/01 10:14:00    393s] 	Length: 4 sites, height: 1 rows, site name: TSMC65ADV10TSITE, cell type: NOR2X0P5MA10TR
[12/01 10:14:00    393s] Total instances moved : 3367
[12/01 10:14:00    394s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:3.741, REAL:2.750, MEM:3001.6M, EPOCH TIME: 1669911240.819639
[12/01 10:14:00    394s] Total net bbox length = 1.817e+06 (9.094e+05 9.078e+05) (ext = 2.934e+03)
[12/01 10:14:00    394s] Runtime: CPU: 0:00:04.0 REAL: 0:00:03.0 MEM: 3001.6MB
[12/01 10:14:00    394s] [CPU] RefinePlace/total (cpu=0:00:04.0, real=0:00:03.0, mem=3001.6MB) @(0:06:30 - 0:06:34).
[12/01 10:14:00    394s] *** Finished refinePlace (0:06:34 mem=3001.6M) ***
[12/01 10:14:00    394s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1508544.2
[12/01 10:14:00    394s] OPERPROF: Finished RefinePlace at level 1, CPU:4.051, REAL:3.074, MEM:3001.6M, EPOCH TIME: 1669911240.879470
[12/01 10:14:01    394s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3001.6M, EPOCH TIME: 1669911241.278041
[12/01 10:14:01    394s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.035, REAL:0.046, MEM:2969.6M, EPOCH TIME: 1669911241.323949
[12/01 10:14:01    394s] *** maximum move = 4.00 um ***
[12/01 10:14:01    394s] *** Finished re-routing un-routed nets (2969.6M) ***
[12/01 10:14:01    394s] OPERPROF: Starting DPlace-Init at level 1, MEM:2969.6M, EPOCH TIME: 1669911241.532711
[12/01 10:14:01    394s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2969.6M, EPOCH TIME: 1669911241.665459
[12/01 10:14:02    395s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.378, REAL:0.380, MEM:2969.6M, EPOCH TIME: 1669911242.045199
[12/01 10:14:02    395s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2969.6M, EPOCH TIME: 1669911242.081077
[12/01 10:14:02    395s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.004, REAL:0.004, MEM:2969.6M, EPOCH TIME: 1669911242.084665
[12/01 10:14:02    395s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.549, REAL:0.552, MEM:2969.6M, EPOCH TIME: 1669911242.084788
[12/01 10:14:02    396s] 
[12/01 10:14:02    396s] *** Finish Physical Update (cpu=0:00:07.6 real=0:00:05.0 mem=2969.6M) ***
[12/01 10:14:03    397s] Total-nets :: 106033, Stn-nets :: 96, ratio :: 0.0905379 %
[12/01 10:14:03    397s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2859.4M, EPOCH TIME: 1669911243.583286
[12/01 10:14:03    397s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.036, REAL:0.037, MEM:2656.4M, EPOCH TIME: 1669911243.619929
[12/01 10:14:03    397s] TotalInstCnt at PhyDesignMc Destruction: 105,009
[12/01 10:14:03    397s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1508544.2
[12/01 10:14:03    397s] *** DrvOpt #2 [finish] : cpu/real = 0:01:02.1/0:00:27.4 (2.3), totSession cpu/real = 0:06:37.6/0:03:26.0 (1.9), mem = 2656.4M
[12/01 10:14:03    397s] 
[12/01 10:14:03    397s] =============================================================================================
[12/01 10:14:03    397s]  Step TAT Report for DrvOpt #2                                                  21.10-p004_1
[12/01 10:14:03    397s] =============================================================================================
[12/01 10:14:03    397s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 10:14:03    397s] ---------------------------------------------------------------------------------------------
[12/01 10:14:03    397s] [ SlackTraversorInit     ]      2   0:00:01.2  (   4.5 % )     0:00:01.2 /  0:00:01.2    1.0
[12/01 10:14:03    397s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 10:14:03    397s] [ PlacerInterfaceInit    ]      1   0:00:01.3  (   4.9 % )     0:00:01.3 /  0:00:02.2    1.6
[12/01 10:14:03    397s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (   1.2 % )     0:00:00.3 /  0:00:00.4    1.2
[12/01 10:14:03    397s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 10:14:03    397s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:15.2 /  0:00:45.1    3.0
[12/01 10:14:03    397s] [ OptGetWeight           ]     11   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 10:14:03    397s] [ OptEval                ]     11   0:00:01.8  (   6.6 % )     0:00:01.8 /  0:00:06.6    3.7
[12/01 10:14:03    397s] [ OptCommit              ]     11   0:00:01.1  (   4.0 % )     0:00:01.1 /  0:00:01.1    1.0
[12/01 10:14:03    397s] [ PostCommitDelayUpdate  ]     11   0:00:01.9  (   7.1 % )     0:00:08.6 /  0:00:26.6    3.1
[12/01 10:14:03    397s] [ IncrDelayCalc          ]    209   0:00:06.6  (  24.3 % )     0:00:06.6 /  0:00:24.8    3.7
[12/01 10:14:03    397s] [ DrvFindVioNets         ]      3   0:00:00.4  (   1.5 % )     0:00:00.4 /  0:00:01.3    3.2
[12/01 10:14:03    397s] [ DrvComputeSummary      ]      3   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.2    2.5
[12/01 10:14:03    397s] [ RefinePlace            ]      1   0:00:05.7  (  21.0 % )     0:00:05.7 /  0:00:07.6    1.3
[12/01 10:14:03    397s] [ IncrTimingUpdate       ]     11   0:00:03.7  (  13.6 % )     0:00:03.7 /  0:00:10.8    2.9
[12/01 10:14:03    397s] [ MISC                   ]          0:00:03.0  (  11.1 % )     0:00:03.0 /  0:00:04.2    1.4
[12/01 10:14:03    397s] ---------------------------------------------------------------------------------------------
[12/01 10:14:03    397s]  DrvOpt #2 TOTAL                    0:00:27.4  ( 100.0 % )     0:00:27.4 /  0:01:02.1    2.3
[12/01 10:14:03    397s] ---------------------------------------------------------------------------------------------
[12/01 10:14:03    397s] 
[12/01 10:14:03    397s] End: GigaOpt DRV Optimization
[12/01 10:14:03    397s] GigaOpt: Cleaning up trial route
[12/01 10:14:03    397s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2656.4M, EPOCH TIME: 1669911243.639816
[12/01 10:14:03    397s] All LLGs are deleted
[12/01 10:14:03    397s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2656.4M, EPOCH TIME: 1669911243.639887
[12/01 10:14:03    397s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.021, REAL:0.023, MEM:2656.4M, EPOCH TIME: 1669911243.662872
[12/01 10:14:03    397s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.022, REAL:0.024, MEM:2656.4M, EPOCH TIME: 1669911243.663787
[12/01 10:14:03    397s] ### Creating LA Mngr. totSessionCpu=0:06:38 mem=2656.4M
[12/01 10:14:03    397s] ### Creating LA Mngr, finished. totSessionCpu=0:06:38 mem=2656.4M
[12/01 10:14:03    397s] Started Early Global Route kernel ( Curr Mem: 2656.40 MB )
[12/01 10:14:03    397s] (I)      ==================== Layers =====================
[12/01 10:14:03    397s] (I)      +-----+----+---------+---------+--------+-------+
[12/01 10:14:03    397s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/01 10:14:03    397s] (I)      +-----+----+---------+---------+--------+-------+
[12/01 10:14:03    397s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/01 10:14:03    397s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/01 10:14:03    397s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/01 10:14:03    397s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/01 10:14:03    397s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/01 10:14:03    397s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/01 10:14:03    397s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/01 10:14:03    397s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/01 10:14:03    397s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/01 10:14:03    397s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/01 10:14:03    397s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/01 10:14:03    397s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/01 10:14:03    397s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/01 10:14:03    397s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/01 10:14:03    397s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/01 10:14:03    397s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/01 10:14:03    397s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/01 10:14:03    397s] (I)      +-----+----+---------+---------+--------+-------+
[12/01 10:14:03    397s] (I)      |  64 | 64 |     RVT | implant |        |       |
[12/01 10:14:03    397s] (I)      |  65 | 65 |     HVT | implant |        |       |
[12/01 10:14:03    397s] (I)      |  66 | 66 |     LVT | implant |        |       |
[12/01 10:14:03    397s] (I)      |   0 |  0 |   POLY1 |   other |        |    MS |
[12/01 10:14:03    397s] (I)      |  67 | 67 | OVERLAP | overlap |        |       |
[12/01 10:14:03    397s] (I)      +-----+----+---------+---------+--------+-------+
[12/01 10:14:03    397s] (I)      Started Import and model ( Curr Mem: 2656.40 MB )
[12/01 10:14:03    397s] (I)      Default power domain name = toplevel_498
[12/01 10:14:03    397s] .== Non-default Options ==
[12/01 10:14:04    398s] (I)      Maximum routing layer                              : 6
[12/01 10:14:04    398s] (I)      Number of threads                                  : 4
[12/01 10:14:04    398s] (I)      Method to set GCell size                           : row
[12/01 10:14:04    398s] (I)      Counted 25037 PG shapes. We will not process PG shapes layer by layer.
[12/01 10:14:04    398s] (I)      Use row-based GCell size
[12/01 10:14:04    398s] (I)      Use row-based GCell align
[12/01 10:14:04    398s] (I)      layer 0 area = 168000
[12/01 10:14:04    398s] (I)      layer 1 area = 208000
[12/01 10:14:04    398s] (I)      layer 2 area = 208000
[12/01 10:14:04    398s] (I)      layer 3 area = 208000
[12/01 10:14:04    398s] (I)      layer 4 area = 208000
[12/01 10:14:04    398s] (I)      layer 5 area = 208000
[12/01 10:14:04    398s] (I)      GCell unit size   : 4000
[12/01 10:14:04    398s] (I)      GCell multiplier  : 1
[12/01 10:14:04    398s] (I)      GCell row height  : 4000
[12/01 10:14:04    398s] (I)      Actual row height : 4000
[12/01 10:14:04    398s] (I)      GCell align ref   : 0 0
[12/01 10:14:04    398s] [NR-eGR] Track table information for default rule: 
[12/01 10:14:04    398s] [NR-eGR] M1 has no routable track
[12/01 10:14:04    398s] [NR-eGR] M2 has single uniform track structure
[12/01 10:14:04    398s] [NR-eGR] M3 has single uniform track structure
[12/01 10:14:04    398s] [NR-eGR] M4 has single uniform track structure
[12/01 10:14:04    398s] [NR-eGR] M5 has single uniform track structure
[12/01 10:14:04    398s] [NR-eGR] M6 has single uniform track structure
[12/01 10:14:04    398s] (I)      =============== Default via ================
[12/01 10:14:04    398s] (I)      +---+------------------+-------------------+
[12/01 10:14:04    398s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[12/01 10:14:04    398s] (I)      +---+------------------+-------------------+
[12/01 10:14:04    398s] (I)      | 1 |    3  VIA1_X     |   34  VIA1_2CUT_W |
[12/01 10:14:04    398s] (I)      | 2 |    7  VIA2_X     |   39  VIA2_2CUT_N |
[12/01 10:14:04    398s] (I)      | 3 |   11  VIA3_X     |   41  VIA3_2CUT_E |
[12/01 10:14:04    398s] (I)      | 4 |   15  VIA4_X     |   45  VIA4_2CUT_E |
[12/01 10:14:04    398s] (I)      | 5 |   19  VIA5_X     |   51  VIA5_2CUT_N |
[12/01 10:14:04    398s] (I)      | 6 |   23  VIA6_X     |   54  VIA6_2CUT_W |
[12/01 10:14:04    398s] (I)      | 7 |   27  VIA7_X     |   57  VIA7_2CUT_E |
[12/01 10:14:04    398s] (I)      | 8 |   31  VIA8_X     |   62  VIA8_2CUT_W |
[12/01 10:14:04    398s] (I)      +---+------------------+-------------------+
[12/01 10:14:04    398s] [NR-eGR] Read 42054 PG shapes
[12/01 10:14:04    398s] [NR-eGR] Read 0 clock shapes
[12/01 10:14:04    398s] [NR-eGR] Read 0 other shapes
[12/01 10:14:04    398s] [NR-eGR] #Routing Blockages  : 0
[12/01 10:14:04    398s] [NR-eGR] #Instance Blockages : 0
[12/01 10:14:04    398s] [NR-eGR] #PG Blockages       : 42054
[12/01 10:14:04    398s] [NR-eGR] #Halo Blockages     : 0
[12/01 10:14:04    398s] [NR-eGR] #Boundary Blockages : 0
[12/01 10:14:04    398s] [NR-eGR] #Clock Blockages    : 0
[12/01 10:14:04    398s] [NR-eGR] #Other Blockages    : 0
[12/01 10:14:04    398s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/01 10:14:04    398s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/01 10:14:04    398s] [NR-eGR] Read 106033 nets ( ignored 0 )
[12/01 10:14:04    398s] (I)      early_global_route_priority property id does not exist.
[12/01 10:14:04    398s] (I)      Read Num Blocks=42054  Num Prerouted Wires=0  Num CS=0
[12/01 10:14:04    398s] (I)      Layer 1 (V) : #blockages 12012 : #preroutes 0
[12/01 10:14:04    398s] (I)      Layer 2 (H) : #blockages 12012 : #preroutes 0
[12/01 10:14:04    398s] (I)      Layer 3 (V) : #blockages 12012 : #preroutes 0
[12/01 10:14:05    398s] (I)      Layer 4 (H) : #blockages 6018 : #preroutes 0
[12/01 10:14:05    399s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[12/01 10:14:05    399s] (I)      Number of ignored nets                =      0
[12/01 10:14:05    399s] (I)      Number of connected nets              =      0
[12/01 10:14:05    399s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/01 10:14:05    399s] (I)      Number of clock nets                  =     11.  Ignored: No
[12/01 10:14:05    399s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/01 10:14:05    399s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/01 10:14:05    399s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/01 10:14:05    399s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/01 10:14:05    399s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/01 10:14:05    399s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/01 10:14:05    399s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/01 10:14:05    399s] [NR-eGR] There are 11 clock nets ( 0 with NDR ).
[12/01 10:14:05    399s] (I)      Ndr track 0 does not exist
[12/01 10:14:05    399s] (I)      ---------------------Grid Graph Info--------------------
[12/01 10:14:05    399s] (I)      Routing area        : (0, 0) - (4000000, 4000000)
[12/01 10:14:05    399s] (I)      Core area           : (0, 0) - (4000000, 4000000)
[12/01 10:14:05    399s] (I)      Site width          :   400  (dbu)
[12/01 10:14:05    399s] (I)      Row height          :  4000  (dbu)
[12/01 10:14:05    399s] (I)      GCell row height    :  4000  (dbu)
[12/01 10:14:05    399s] (I)      GCell width         :  4000  (dbu)
[12/01 10:14:05    399s] (I)      GCell height        :  4000  (dbu)
[12/01 10:14:05    399s] (I)      Grid                :  1000  1000     6
[12/01 10:14:05    399s] (I)      Layer numbers       :     1     2     3     4     5     6
[12/01 10:14:05    399s] (I)      Vertical capacity   :     0  4000     0  4000     0  4000
[12/01 10:14:05    399s] (I)      Horizontal capacity :     0     0  4000     0  4000     0
[12/01 10:14:05    399s] (I)      Default wire width  :   180   200   200   200   200   200
[12/01 10:14:05    399s] (I)      Default wire space  :   180   200   200   200   200   200
[12/01 10:14:05    399s] (I)      Default wire pitch  :   360   400   400   400   400   400
[12/01 10:14:05    399s] (I)      Default pitch size  :   360   400   400   400   400   400
[12/01 10:14:05    399s] (I)      First track coord   :     0   200   200   200   200   200
[12/01 10:14:05    399s] (I)      Num tracks per GCell: 11.11 10.00 10.00 10.00 10.00 10.00
[12/01 10:14:05    399s] (I)      Total num of tracks :     0 10000 10000 10000 10000 10000
[12/01 10:14:05    399s] (I)      Num of masks        :     1     1     1     1     1     1
[12/01 10:14:05    399s] (I)      Num of trim masks   :     0     0     0     0     0     0
[12/01 10:14:05    399s] (I)      --------------------------------------------------------
[12/01 10:14:05    399s] 
[12/01 10:14:05    399s] [NR-eGR] ============ Routing rule table ============
[12/01 10:14:05    399s] [NR-eGR] Rule id: 0  Nets: 106033
[12/01 10:14:05    399s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/01 10:14:05    399s] (I)                    Layer    2    3    4    5    6 
[12/01 10:14:05    399s] (I)                    Pitch  400  400  400  400  400 
[12/01 10:14:05    399s] (I)             #Used tracks    1    1    1    1    1 
[12/01 10:14:05    399s] (I)       #Fully used tracks    1    1    1    1    1 
[12/01 10:14:05    399s] [NR-eGR] ========================================
[12/01 10:14:05    399s] [NR-eGR] 
[12/01 10:14:05    399s] (I)      =============== Blocked Tracks ================
[12/01 10:14:05    399s] (I)      +-------+----------+----------+---------------+
[12/01 10:14:05    399s] (I)      | Layer |  #Tracks | #Blocked | Blocked Ratio |
[12/01 10:14:05    399s] (I)      +-------+----------+----------+---------------+
[12/01 10:14:05    399s] (I)      |     1 |        0 |        0 |         0.00% |
[12/01 10:14:05    399s] (I)      |     2 | 10000000 |    77000 |         0.77% |
[12/01 10:14:05    399s] (I)      |     3 | 10000000 |    36000 |         0.36% |
[12/01 10:14:05    399s] (I)      |     4 | 10000000 |    77000 |         0.77% |
[12/01 10:14:05    399s] (I)      |     5 | 10000000 |   160000 |         1.60% |
[12/01 10:14:05    399s] (I)      |     6 | 10000000 |        0 |         0.00% |
[12/01 10:14:05    399s] (I)      +-------+----------+----------+---------------+
[12/01 10:14:05    399s] (I)      Finished Import and model ( CPU: 1.33 sec, Real: 1.42 sec, Curr Mem: 2843.94 MB )
[12/01 10:14:05    399s] (I)      Reset routing kernel
[12/01 10:14:05    399s] (I)      Started Global Routing ( Curr Mem: 2843.94 MB )
[12/01 10:14:05    399s] (I)      totalPins=370870  totalGlobalPin=347940 (93.82%)
[12/01 10:14:05    399s] (I)      total 2D Cap : 49827004 = (19882004 H, 29945000 V)
[12/01 10:14:05    399s] [NR-eGR] Layer group 1: route 106033 net(s) in layer range [2, 6]
[12/01 10:14:05    399s] (I)      
[12/01 10:14:05    399s] (I)      ============  Phase 1a Route ============
[12/01 10:14:05    400s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/01 10:14:05    400s] (I)      Usage: 1084901 = (546970 H, 537931 V) = (2.75% H, 1.80% V) = (1.094e+06um H, 1.076e+06um V)
[12/01 10:14:06    400s] (I)      
[12/01 10:14:06    400s] (I)      ============  Phase 1b Route ============
[12/01 10:14:06    400s] (I)      Usage: 1084903 = (546970 H, 537933 V) = (2.75% H, 1.80% V) = (1.094e+06um H, 1.076e+06um V)
[12/01 10:14:06    400s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.169806e+06um
[12/01 10:14:06    400s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/01 10:14:06    400s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/01 10:14:06    400s] (I)      
[12/01 10:14:06    400s] (I)      ============  Phase 1c Route ============
[12/01 10:14:06    400s] (I)      Usage: 1084903 = (546970 H, 537933 V) = (2.75% H, 1.80% V) = (1.094e+06um H, 1.076e+06um V)
[12/01 10:14:06    400s] (I)      
[12/01 10:14:06    400s] (I)      ============  Phase 1d Route ============
[12/01 10:14:06    400s] (I)      Usage: 1084903 = (546970 H, 537933 V) = (2.75% H, 1.80% V) = (1.094e+06um H, 1.076e+06um V)
[12/01 10:14:06    400s] (I)      
[12/01 10:14:06    400s] (I)      ============  Phase 1e Route ============
[12/01 10:14:06    400s] (I)      Usage: 1084903 = (546970 H, 537933 V) = (2.75% H, 1.80% V) = (1.094e+06um H, 1.076e+06um V)
[12/01 10:14:06    400s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.169806e+06um
[12/01 10:14:06    400s] (I)      
[12/01 10:14:06    400s] (I)      ============  Phase 1l Route ============
[12/01 10:14:06    401s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/01 10:14:06    401s] (I)      Layer  2:    9966923    516498         5           0     9990000    ( 0.00%) 
[12/01 10:14:06    401s] (I)      Layer  3:    9965201    491105        14           0     9990000    ( 0.00%) 
[12/01 10:14:06    401s] (I)      Layer  4:    9966923    169555         0           0     9990000    ( 0.00%) 
[12/01 10:14:06    401s] (I)      Layer  5:    9910820     64943        11           0     9990000    ( 0.00%) 
[12/01 10:14:06    401s] (I)      Layer  6:    9990000      2308         0           0     9990000    ( 0.00%) 
[12/01 10:14:06    401s] (I)      Total:      49799867   1244409        30           0    49950000    ( 0.00%) 
[12/01 10:14:06    401s] (I)      
[12/01 10:14:06    401s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/01 10:14:06    401s] [NR-eGR]                        OverCon            
[12/01 10:14:06    401s] [NR-eGR]                         #Gcell     %Gcell
[12/01 10:14:06    401s] [NR-eGR]        Layer             (1-2)    OverCon
[12/01 10:14:06    401s] [NR-eGR] ----------------------------------------------
[12/01 10:14:06    401s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[12/01 10:14:06    401s] [NR-eGR]      M2 ( 2)         5( 0.00%)   ( 0.00%) 
[12/01 10:14:06    401s] [NR-eGR]      M3 ( 3)        11( 0.00%)   ( 0.00%) 
[12/01 10:14:06    401s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[12/01 10:14:06    401s] [NR-eGR]      M5 ( 5)         9( 0.00%)   ( 0.00%) 
[12/01 10:14:06    401s] [NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[12/01 10:14:06    401s] [NR-eGR] ----------------------------------------------
[12/01 10:14:06    401s] [NR-eGR]        Total        25( 0.00%)   ( 0.00%) 
[12/01 10:14:06    401s] [NR-eGR] 
[12/01 10:14:06    401s] (I)      Finished Global Routing ( CPU: 2.14 sec, Real: 1.42 sec, Curr Mem: 2852.68 MB )
[12/01 10:14:06    401s] (I)      total 2D Cap : 49842000 = (19888000 H, 29954000 V)
[12/01 10:14:06    401s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/01 10:14:06    401s] (I)      ============= Track Assignment ============
[12/01 10:14:07    401s] (I)      Started Track Assignment (4T) ( Curr Mem: 2852.68 MB )
[12/01 10:14:07    401s] (I)      Initialize Track Assignment ( max pin layer : 9 )
[12/01 10:14:07    401s] (I)      Run Multi-thread track assignment
[12/01 10:14:08    404s] (I)      Finished Track Assignment (4T) ( CPU: 2.57 sec, Real: 1.11 sec, Curr Mem: 2930.89 MB )
[12/01 10:14:08    404s] (I)      Started Export ( Curr Mem: 2930.89 MB )
[12/01 10:14:08    404s] [NR-eGR]             Length (um)    Vias 
[12/01 10:14:08    404s] [NR-eGR] --------------------------------
[12/01 10:14:08    404s] [NR-eGR]  M1  (1H)             0  370851 
[12/01 10:14:08    404s] [NR-eGR]  M2  (2V)        797045  541139 
[12/01 10:14:08    404s] [NR-eGR]  M3  (3H)        984267   31086 
[12/01 10:14:08    404s] [NR-eGR]  M4  (4V)        336433    6742 
[12/01 10:14:08    404s] [NR-eGR]  M5  (5H)        130229     204 
[12/01 10:14:08    404s] [NR-eGR]  M6  (6V)          4632       0 
[12/01 10:14:08    404s] [NR-eGR]  M7  (7H)             0       0 
[12/01 10:14:08    404s] [NR-eGR]  M8  (8V)             0       0 
[12/01 10:14:08    404s] [NR-eGR]  M9  (9H)             0       0 
[12/01 10:14:08    404s] [NR-eGR] --------------------------------
[12/01 10:14:08    404s] [NR-eGR]      Total      2252607  950022 
[12/01 10:14:08    404s] [NR-eGR] --------------------------------------------------------------------------
[12/01 10:14:08    404s] [NR-eGR] Total half perimeter of net bounding box: 1817201um
[12/01 10:14:08    404s] [NR-eGR] Total length: 2252607um, number of vias: 950022
[12/01 10:14:08    404s] [NR-eGR] --------------------------------------------------------------------------
[12/01 10:14:08    404s] [NR-eGR] Total eGR-routed clock nets wire length: 51133um, number of vias: 32504
[12/01 10:14:08    404s] [NR-eGR] --------------------------------------------------------------------------
[12/01 10:14:09    405s] (I)      Finished Export ( CPU: 1.48 sec, Real: 1.05 sec, Curr Mem: 2920.37 MB )
[12/01 10:14:09    405s] [NR-eGR] Finished Early Global Route kernel ( CPU: 7.82 sec, Real: 5.32 sec, Curr Mem: 2920.37 MB )
[12/01 10:14:09    405s] (I)      ======================================= Runtime Summary =======================================
[12/01 10:14:09    405s] (I)       Step                                              %      Start     Finish      Real       CPU 
[12/01 10:14:09    405s] (I)      -----------------------------------------------------------------------------------------------
[12/01 10:14:09    405s] (I)       Early Global Route kernel                   100.00%  54.39 sec  59.71 sec  5.32 sec  7.82 sec 
[12/01 10:14:09    405s] (I)       +-Import and model                           26.68%  54.40 sec  55.82 sec  1.42 sec  1.33 sec 
[12/01 10:14:09    405s] (I)       | +-Create place DB                          10.86%  54.40 sec  54.98 sec  0.58 sec  0.57 sec 
[12/01 10:14:09    405s] (I)       | | +-Import place data                      10.86%  54.40 sec  54.98 sec  0.58 sec  0.57 sec 
[12/01 10:14:09    405s] (I)       | | | +-Read instances and placement          4.32%  54.40 sec  54.63 sec  0.23 sec  0.23 sec 
[12/01 10:14:09    405s] (I)       | | | +-Read nets                             6.53%  54.63 sec  54.98 sec  0.35 sec  0.35 sec 
[12/01 10:14:09    405s] (I)       | +-Create route DB                          13.55%  54.98 sec  55.70 sec  0.72 sec  0.67 sec 
[12/01 10:14:09    405s] (I)       | | +-Import route data (4T)                 13.49%  54.98 sec  55.70 sec  0.72 sec  0.67 sec 
[12/01 10:14:09    405s] (I)       | | | +-Read blockages ( Layer 2-6 )          0.72%  54.99 sec  55.03 sec  0.04 sec  0.04 sec 
[12/01 10:14:09    405s] (I)       | | | | +-Read routing blockages              0.00%  54.99 sec  54.99 sec  0.00 sec  0.00 sec 
[12/01 10:14:09    405s] (I)       | | | | +-Read instance blockages             0.58%  54.99 sec  55.02 sec  0.03 sec  0.03 sec 
[12/01 10:14:09    405s] (I)       | | | | +-Read PG blockages                   0.12%  55.02 sec  55.03 sec  0.01 sec  0.01 sec 
[12/01 10:14:09    405s] (I)       | | | | +-Read clock blockages                0.00%  55.03 sec  55.03 sec  0.00 sec  0.00 sec 
[12/01 10:14:09    405s] (I)       | | | | +-Read other blockages                0.00%  55.03 sec  55.03 sec  0.00 sec  0.00 sec 
[12/01 10:14:09    405s] (I)       | | | | +-Read boundary cut boxes             0.00%  55.03 sec  55.03 sec  0.00 sec  0.00 sec 
[12/01 10:14:09    405s] (I)       | | | +-Read blackboxes                       0.00%  55.03 sec  55.03 sec  0.00 sec  0.00 sec 
[12/01 10:14:09    405s] (I)       | | | +-Read prerouted                        0.08%  55.03 sec  55.03 sec  0.00 sec  0.00 sec 
[12/01 10:14:09    405s] (I)       | | | +-Read unlegalized nets                 0.44%  55.03 sec  55.06 sec  0.02 sec  0.02 sec 
[12/01 10:14:09    405s] (I)       | | | +-Read nets                             1.06%  55.06 sec  55.11 sec  0.06 sec  0.05 sec 
[12/01 10:14:09    405s] (I)       | | | +-Set up via pillars                    0.05%  55.13 sec  55.13 sec  0.00 sec  0.00 sec 
[12/01 10:14:09    405s] (I)       | | | +-Initialize 3D grid graph              0.21%  55.14 sec  55.15 sec  0.01 sec  0.01 sec 
[12/01 10:14:09    405s] (I)       | | | +-Model blockage capacity              10.01%  55.15 sec  55.69 sec  0.53 sec  0.51 sec 
[12/01 10:14:09    405s] (I)       | | | | +-Initialize 3D capacity              9.70%  55.15 sec  55.67 sec  0.52 sec  0.49 sec 
[12/01 10:14:09    405s] (I)       | +-Read aux data                             0.00%  55.70 sec  55.70 sec  0.00 sec  0.00 sec 
[12/01 10:14:09    405s] (I)       | +-Others data preparation                   0.23%  55.70 sec  55.71 sec  0.01 sec  0.01 sec 
[12/01 10:14:09    405s] (I)       | +-Create route kernel                       1.23%  55.71 sec  55.78 sec  0.07 sec  0.04 sec 
[12/01 10:14:09    405s] (I)       +-Global Routing                             26.62%  55.82 sec  57.24 sec  1.42 sec  2.14 sec 
[12/01 10:14:09    405s] (I)       | +-Initialization                            0.89%  55.82 sec  55.87 sec  0.05 sec  0.04 sec 
[12/01 10:14:09    405s] (I)       | +-Net group 1                              22.84%  55.87 sec  57.09 sec  1.21 sec  1.95 sec 
[12/01 10:14:09    405s] (I)       | | +-Generate topology (4T)                  1.45%  55.87 sec  55.95 sec  0.08 sec  0.13 sec 
[12/01 10:14:09    405s] (I)       | | +-Phase 1a                                9.41%  56.04 sec  56.54 sec  0.50 sec  0.81 sec 
[12/01 10:14:09    405s] (I)       | | | +-Pattern routing (4T)                  6.23%  56.04 sec  56.37 sec  0.33 sec  0.61 sec 
[12/01 10:14:09    405s] (I)       | | | +-Pattern Routing Avoiding Blockages    1.60%  56.37 sec  56.45 sec  0.09 sec  0.12 sec 
[12/01 10:14:09    405s] (I)       | | | +-Add via demand to 2D                  1.55%  56.46 sec  56.54 sec  0.08 sec  0.08 sec 
[12/01 10:14:09    405s] (I)       | | +-Phase 1b                                2.84%  56.54 sec  56.69 sec  0.15 sec  0.18 sec 
[12/01 10:14:09    405s] (I)       | | | +-Monotonic routing (4T)                2.72%  56.54 sec  56.68 sec  0.14 sec  0.18 sec 
[12/01 10:14:09    405s] (I)       | | +-Phase 1c                                0.00%  56.69 sec  56.69 sec  0.00 sec  0.00 sec 
[12/01 10:14:09    405s] (I)       | | +-Phase 1d                                0.00%  56.69 sec  56.69 sec  0.00 sec  0.00 sec 
[12/01 10:14:09    405s] (I)       | | +-Phase 1e                                0.10%  56.69 sec  56.69 sec  0.01 sec  0.00 sec 
[12/01 10:14:09    405s] (I)       | | | +-Route legalization                    0.00%  56.69 sec  56.69 sec  0.00 sec  0.00 sec 
[12/01 10:14:09    405s] (I)       | | +-Phase 1l                                7.36%  56.69 sec  57.09 sec  0.39 sec  0.74 sec 
[12/01 10:14:09    405s] (I)       | | | +-Layer assignment (4T)                 6.05%  56.76 sec  57.09 sec  0.32 sec  0.67 sec 
[12/01 10:14:09    405s] (I)       | +-Clean cong LA                             0.00%  57.09 sec  57.09 sec  0.00 sec  0.00 sec 
[12/01 10:14:09    405s] (I)       +-Export 3D cong map                          4.26%  57.24 sec  57.46 sec  0.23 sec  0.22 sec 
[12/01 10:14:09    405s] (I)       | +-Export 2D cong map                        0.63%  57.43 sec  57.46 sec  0.03 sec  0.03 sec 
[12/01 10:14:09    405s] (I)       +-Extract Global 3D Wires                     0.48%  57.47 sec  57.50 sec  0.03 sec  0.03 sec 
[12/01 10:14:09    405s] (I)       +-Track Assignment (4T)                      20.92%  57.50 sec  58.61 sec  1.11 sec  2.57 sec 
[12/01 10:14:09    405s] (I)       | +-Initialization                            0.15%  57.50 sec  57.51 sec  0.01 sec  0.01 sec 
[12/01 10:14:09    405s] (I)       | +-Track Assignment Kernel                  20.33%  57.51 sec  58.59 sec  1.08 sec  2.55 sec 
[12/01 10:14:09    405s] (I)       | +-Free Memory                               0.01%  58.61 sec  58.61 sec  0.00 sec  0.00 sec 
[12/01 10:14:09    405s] (I)       +-Export                                     19.72%  58.61 sec  59.66 sec  1.05 sec  1.48 sec 
[12/01 10:14:09    405s] (I)       | +-Export DB wires                           3.67%  58.62 sec  58.81 sec  0.20 sec  0.55 sec 
[12/01 10:14:09    405s] (I)       | | +-Export all nets (4T)                    2.43%  58.65 sec  58.78 sec  0.13 sec  0.42 sec 
[12/01 10:14:09    405s] (I)       | | +-Set wire vias (4T)                      0.49%  58.78 sec  58.81 sec  0.03 sec  0.10 sec 
[12/01 10:14:09    405s] (I)       | +-Report wirelength                         3.11%  58.81 sec  58.98 sec  0.17 sec  0.16 sec 
[12/01 10:14:09    405s] (I)       | +-Update net boxes                          1.44%  58.99 sec  59.06 sec  0.08 sec  0.19 sec 
[12/01 10:14:09    405s] (I)       | +-Update timing                            11.26%  59.06 sec  59.66 sec  0.60 sec  0.58 sec 
[12/01 10:14:09    405s] (I)       +-Postprocess design                          0.06%  59.66 sec  59.67 sec  0.00 sec  0.00 sec 
[12/01 10:14:09    405s] (I)      ======================= Summary by functions ========================
[12/01 10:14:09    405s] (I)       Lv  Step                                      %      Real       CPU 
[12/01 10:14:09    405s] (I)      ---------------------------------------------------------------------
[12/01 10:14:09    405s] (I)        0  Early Global Route kernel           100.00%  5.32 sec  7.82 sec 
[12/01 10:14:09    405s] (I)        1  Import and model                     26.68%  1.42 sec  1.33 sec 
[12/01 10:14:09    405s] (I)        1  Global Routing                       26.62%  1.42 sec  2.14 sec 
[12/01 10:14:09    405s] (I)        1  Track Assignment (4T)                20.92%  1.11 sec  2.57 sec 
[12/01 10:14:09    405s] (I)        1  Export                               19.72%  1.05 sec  1.48 sec 
[12/01 10:14:09    405s] (I)        1  Export 3D cong map                    4.26%  0.23 sec  0.22 sec 
[12/01 10:14:09    405s] (I)        1  Extract Global 3D Wires               0.48%  0.03 sec  0.03 sec 
[12/01 10:14:09    405s] (I)        1  Postprocess design                    0.06%  0.00 sec  0.00 sec 
[12/01 10:14:09    405s] (I)        2  Net group 1                          22.84%  1.21 sec  1.95 sec 
[12/01 10:14:09    405s] (I)        2  Track Assignment Kernel              20.33%  1.08 sec  2.55 sec 
[12/01 10:14:09    405s] (I)        2  Create route DB                      13.55%  0.72 sec  0.67 sec 
[12/01 10:14:09    405s] (I)        2  Update timing                        11.26%  0.60 sec  0.58 sec 
[12/01 10:14:09    405s] (I)        2  Create place DB                      10.86%  0.58 sec  0.57 sec 
[12/01 10:14:09    405s] (I)        2  Export DB wires                       3.67%  0.20 sec  0.55 sec 
[12/01 10:14:09    405s] (I)        2  Report wirelength                     3.11%  0.17 sec  0.16 sec 
[12/01 10:14:09    405s] (I)        2  Update net boxes                      1.44%  0.08 sec  0.19 sec 
[12/01 10:14:09    405s] (I)        2  Create route kernel                   1.23%  0.07 sec  0.04 sec 
[12/01 10:14:09    405s] (I)        2  Initialization                        1.05%  0.06 sec  0.05 sec 
[12/01 10:14:09    405s] (I)        2  Export 2D cong map                    0.63%  0.03 sec  0.03 sec 
[12/01 10:14:09    405s] (I)        2  Others data preparation               0.23%  0.01 sec  0.01 sec 
[12/01 10:14:09    405s] (I)        2  Free Memory                           0.01%  0.00 sec  0.00 sec 
[12/01 10:14:09    405s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[12/01 10:14:09    405s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[12/01 10:14:09    405s] (I)        3  Import route data (4T)               13.49%  0.72 sec  0.67 sec 
[12/01 10:14:09    405s] (I)        3  Import place data                    10.86%  0.58 sec  0.57 sec 
[12/01 10:14:09    405s] (I)        3  Phase 1a                              9.41%  0.50 sec  0.81 sec 
[12/01 10:14:09    405s] (I)        3  Phase 1l                              7.36%  0.39 sec  0.74 sec 
[12/01 10:14:09    405s] (I)        3  Phase 1b                              2.84%  0.15 sec  0.18 sec 
[12/01 10:14:09    405s] (I)        3  Export all nets (4T)                  2.43%  0.13 sec  0.42 sec 
[12/01 10:14:09    405s] (I)        3  Generate topology (4T)                1.45%  0.08 sec  0.13 sec 
[12/01 10:14:09    405s] (I)        3  Set wire vias (4T)                    0.49%  0.03 sec  0.10 sec 
[12/01 10:14:09    405s] (I)        3  Phase 1e                              0.10%  0.01 sec  0.00 sec 
[12/01 10:14:09    405s] (I)        3  Phase 1c                              0.00%  0.00 sec  0.00 sec 
[12/01 10:14:09    405s] (I)        3  Phase 1d                              0.00%  0.00 sec  0.00 sec 
[12/01 10:14:09    405s] (I)        4  Model blockage capacity              10.01%  0.53 sec  0.51 sec 
[12/01 10:14:09    405s] (I)        4  Read nets                             7.59%  0.40 sec  0.39 sec 
[12/01 10:14:09    405s] (I)        4  Pattern routing (4T)                  6.23%  0.33 sec  0.61 sec 
[12/01 10:14:09    405s] (I)        4  Layer assignment (4T)                 6.05%  0.32 sec  0.67 sec 
[12/01 10:14:09    405s] (I)        4  Read instances and placement          4.32%  0.23 sec  0.23 sec 
[12/01 10:14:09    405s] (I)        4  Monotonic routing (4T)                2.72%  0.14 sec  0.18 sec 
[12/01 10:14:09    405s] (I)        4  Pattern Routing Avoiding Blockages    1.60%  0.09 sec  0.12 sec 
[12/01 10:14:09    405s] (I)        4  Add via demand to 2D                  1.55%  0.08 sec  0.08 sec 
[12/01 10:14:09    405s] (I)        4  Read blockages ( Layer 2-6 )          0.72%  0.04 sec  0.04 sec 
[12/01 10:14:09    405s] (I)        4  Read unlegalized nets                 0.44%  0.02 sec  0.02 sec 
[12/01 10:14:09    405s] (I)        4  Initialize 3D grid graph              0.21%  0.01 sec  0.01 sec 
[12/01 10:14:09    405s] (I)        4  Read prerouted                        0.08%  0.00 sec  0.00 sec 
[12/01 10:14:09    405s] (I)        4  Set up via pillars                    0.05%  0.00 sec  0.00 sec 
[12/01 10:14:09    405s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[12/01 10:14:09    405s] (I)        4  Route legalization                    0.00%  0.00 sec  0.00 sec 
[12/01 10:14:09    405s] (I)        5  Initialize 3D capacity                9.70%  0.52 sec  0.49 sec 
[12/01 10:14:09    405s] (I)        5  Read instance blockages               0.58%  0.03 sec  0.03 sec 
[12/01 10:14:09    405s] (I)        5  Read PG blockages                     0.12%  0.01 sec  0.01 sec 
[12/01 10:14:09    405s] (I)        5  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[12/01 10:14:09    405s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[12/01 10:14:09    405s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/01 10:14:09    405s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/01 10:14:09    405s] GigaOpt: Cleaning up extraction
[12/01 10:14:09    405s] Extraction called for design 'toplevel_498' of instances=175009 and nets=108193 using extraction engine 'preRoute' .
[12/01 10:14:09    405s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/01 10:14:09    405s] Type 'man IMPEXT-3530' for more detail.
[12/01 10:14:09    405s] PreRoute RC Extraction called for design toplevel_498.
[12/01 10:14:09    405s] RC Extraction called in multi-corner(1) mode.
[12/01 10:14:09    405s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/01 10:14:09    405s] Type 'man IMPEXT-6197' for more detail.
[12/01 10:14:09    405s] RCMode: PreRoute
[12/01 10:14:09    405s]       RC Corner Indexes            0   
[12/01 10:14:09    405s] Capacitance Scaling Factor   : 1.00000 
[12/01 10:14:09    405s] Resistance Scaling Factor    : 1.00000 
[12/01 10:14:09    405s] Clock Cap. Scaling Factor    : 1.00000 
[12/01 10:14:09    405s] Clock Res. Scaling Factor    : 1.00000 
[12/01 10:14:09    405s] Shrink Factor                : 1.00000
[12/01 10:14:09    405s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/01 10:14:09    405s] LayerId::1 widthSet size::1
[12/01 10:14:09    405s] LayerId::2 widthSet size::1
[12/01 10:14:09    405s] LayerId::3 widthSet size::1
[12/01 10:14:09    405s] LayerId::4 widthSet size::1
[12/01 10:14:09    405s] LayerId::5 widthSet size::1
[12/01 10:14:09    405s] LayerId::6 widthSet size::1
[12/01 10:14:09    405s] LayerId::7 widthSet size::1
[12/01 10:14:09    405s] LayerId::8 widthSet size::1
[12/01 10:14:09    405s] LayerId::9 widthSet size::1
[12/01 10:14:09    405s] Updating RC grid for preRoute extraction ...
[12/01 10:14:09    405s] eee: pegSigSF::1.070000
[12/01 10:14:09    405s] Initializing multi-corner resistance tables ...
[12/01 10:14:09    405s] eee: l::1 avDens::0.108911 usedTrk::110000.000000 availTrk::1010000.000000 sigTrk::110000.000000
[12/01 10:14:09    405s] eee: l::2 avDens::0.195259 usedTrk::39852.268502 availTrk::204100.000000 sigTrk::39852.268502
[12/01 10:14:09    405s] eee: l::3 avDens::0.230832 usedTrk::49213.359996 availTrk::213200.000000 sigTrk::49213.359996
[12/01 10:14:09    405s] eee: l::4 avDens::0.098257 usedTrk::16821.643757 availTrk::171200.000000 sigTrk::16821.643757
[12/01 10:14:09    405s] eee: l::5 avDens::0.030051 usedTrk::6572.049989 availTrk::218700.000000 sigTrk::6572.049989
[12/01 10:14:09    405s] eee: l::6 avDens::0.016311 usedTrk::231.620000 availTrk::14200.000000 sigTrk::231.620000
[12/01 10:14:09    405s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 10:14:09    405s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 10:14:09    405s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 10:14:09    406s] {RT default_rc_corner 0 6 6 0}
[12/01 10:14:09    406s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.269621 ; uaWl: 1.000000 ; uaWlH: 0.209222 ; aWlH: 0.000000 ; Pmax: 0.827900 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 82 ; 
[12/01 10:14:10    406s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 2920.367M)
[12/01 10:14:10    406s] GigaOpt: Cleaning up delay & timing
[12/01 10:14:10    406s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/01 10:14:10    406s] #################################################################################
[12/01 10:14:10    406s] # Design Stage: PreRoute
[12/01 10:14:10    406s] # Design Name: toplevel_498
[12/01 10:14:10    406s] # Design Mode: 90nm
[12/01 10:14:10    406s] # Analysis Mode: MMMC Non-OCV 
[12/01 10:14:10    406s] # Parasitics Mode: No SPEF/RCDB 
[12/01 10:14:10    406s] # Signoff Settings: SI Off 
[12/01 10:14:10    406s] #################################################################################
[12/01 10:14:11    410s] Topological Sorting (REAL = 0:00:00.0, MEM = 2886.4M, InitMEM = 2886.4M)
[12/01 10:14:11    411s] Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'slowView'
[12/01 10:14:12    411s] Calculate delays in BcWc mode...
[12/01 10:14:12    411s] Start delay calculation (fullDC) (4 T). (MEM=2886.37)
[12/01 10:14:12    411s] End AAE Lib Interpolated Model. (MEM=2898.89 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 10:14:17    429s] Total number of fetched objects 106052
[12/01 10:14:17    430s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[12/01 10:14:17    430s] End delay calculation. (MEM=2878.7 CPU=0:00:15.4 REAL=0:00:04.0)
[12/01 10:14:17    430s] End delay calculation (fullDC). (MEM=2878.7 CPU=0:00:18.9 REAL=0:00:05.0)
[12/01 10:14:17    430s] *** CDM Built up (cpu=0:00:23.4  real=0:00:07.0  mem= 2878.7M) ***
[12/01 10:14:18    432s] Begin: GigaOpt DRV Optimization (small scale fixing)
[12/01 10:14:18    432s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 4 -max_fanout -preCTS -smallScaleFixing  -maxIter 3 -setupTNSCostFactor 3.0
[12/01 10:14:18    432s] *** DrvOpt #3 [begin] : totSession cpu/real = 0:07:12.3/0:03:41.1 (2.0), mem = 2893.7M
[12/01 10:14:18    432s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[12/01 10:14:19    432s] Info: 11 clock nets excluded from IPO operation.
[12/01 10:14:19    432s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1508544.3
[12/01 10:14:19    432s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/01 10:14:19    432s] ### Creating PhyDesignMc. totSessionCpu=0:07:13 mem=2893.7M
[12/01 10:14:19    432s] OPERPROF: Starting DPlace-Init at level 1, MEM:2893.7M, EPOCH TIME: 1669911259.043706
[12/01 10:14:19    432s] z: 2, totalTracks: 1
[12/01 10:14:19    432s] z: 4, totalTracks: 1
[12/01 10:14:19    432s] z: 6, totalTracks: 1
[12/01 10:14:19    432s] z: 8, totalTracks: 1
[12/01 10:14:19    432s] #spOpts: VtWidth mergeVia=F 
[12/01 10:14:19    432s] All LLGs are deleted
[12/01 10:14:19    432s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2893.7M, EPOCH TIME: 1669911259.131969
[12/01 10:14:19    432s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.003, MEM:2893.7M, EPOCH TIME: 1669911259.134483
[12/01 10:14:19    432s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2893.7M, EPOCH TIME: 1669911259.195298
[12/01 10:14:19    432s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2893.7M, EPOCH TIME: 1669911259.201741
[12/01 10:14:19    432s] Core basic site is TSMC65ADV10TSITE
[12/01 10:14:19    432s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2893.7M, EPOCH TIME: 1669911259.211094
[12/01 10:14:19    432s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.008, MEM:2917.7M, EPOCH TIME: 1669911259.218667
[12/01 10:14:19    432s] Fast DP-INIT is on for default
[12/01 10:14:19    432s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.176, REAL:0.101, MEM:2910.7M, EPOCH TIME: 1669911259.302652
[12/01 10:14:19    432s] 
[12/01 10:14:19    432s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/01 10:14:19    433s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.380, REAL:0.313, MEM:2910.7M, EPOCH TIME: 1669911259.508176
[12/01 10:14:19    433s] [CPU] DPlace-Init (cpu=0:00:00.6, real=0:00:00.0, mem=2910.7MB).
[12/01 10:14:19    433s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.557, REAL:0.505, MEM:2910.7M, EPOCH TIME: 1669911259.548480
[12/01 10:14:20    434s] TotalInstCnt at PhyDesignMc Initialization: 105,009
[12/01 10:14:20    434s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:15 mem=2910.7M
[12/01 10:14:20    434s] ### Creating RouteCongInterface, started
[12/01 10:14:20    435s] 
[12/01 10:14:20    435s] #optDebug:  {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.7135} {6, 0.200, 0.4971} 
[12/01 10:14:20    435s] 
[12/01 10:14:20    435s] #optDebug: {0, 1.000}
[12/01 10:14:20    435s] ### Creating RouteCongInterface, finished
[12/01 10:14:22    438s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3004.2M, EPOCH TIME: 1669911262.947205
[12/01 10:14:22    438s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.004, REAL:0.005, MEM:3004.2M, EPOCH TIME: 1669911262.951821
[12/01 10:14:24    441s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 10:14:24    441s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/01 10:14:24    441s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 10:14:24    441s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/01 10:14:24    441s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 10:14:24    441s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/01 10:14:24    442s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/01 10:14:24    442s] Info: violation cost 0.084625 (cap = 0.000000, tran = 0.084625, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/01 10:14:24    442s] |     6|    27|    -0.00|     0|     0|     0.00|     0|     0|     0|     0|    28.40|     0.00|       0|       0|       0|  8.31%|          |         |
[12/01 10:14:24    442s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/01 10:14:24    442s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/01 10:14:24    442s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/01 10:14:24    442s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    28.40|     0.00|       1|       0|       5|  8.31%| 0:00:00.0|  3039.3M|
[12/01 10:14:25    442s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/01 10:14:25    442s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/01 10:14:25    442s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/01 10:14:25    442s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    28.40|     0.00|       0|       0|       0|  8.31%| 0:00:01.0|  3039.3M|
[12/01 10:14:25    442s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 10:14:25    442s] 
[12/01 10:14:25    442s] *** Finish DRV Fixing (cpu=0:00:03.6 real=0:00:03.0 mem=3039.3M) ***
[12/01 10:14:25    442s] 
[12/01 10:14:25    442s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3039.3M, EPOCH TIME: 1669911265.051482
[12/01 10:14:25    442s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.043, REAL:0.044, MEM:2934.3M, EPOCH TIME: 1669911265.095152
[12/01 10:14:25    442s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2934.3M, EPOCH TIME: 1669911265.109487
[12/01 10:14:25    442s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2934.3M, EPOCH TIME: 1669911265.109623
[12/01 10:14:25    442s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2934.3M, EPOCH TIME: 1669911265.241656
[12/01 10:14:25    443s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.388, REAL:0.389, MEM:2934.3M, EPOCH TIME: 1669911265.630822
[12/01 10:14:25    443s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2934.3M, EPOCH TIME: 1669911265.668735
[12/01 10:14:25    443s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.004, REAL:0.004, MEM:2934.3M, EPOCH TIME: 1669911265.672386
[12/01 10:14:25    443s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.559, REAL:0.563, MEM:2934.3M, EPOCH TIME: 1669911265.672528
[12/01 10:14:25    443s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.559, REAL:0.564, MEM:2934.3M, EPOCH TIME: 1669911265.673358
[12/01 10:14:25    443s] TDRefine: refinePlace mode is spiral
[12/01 10:14:25    443s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1508544.3
[12/01 10:14:25    443s] OPERPROF: Starting RefinePlace at level 1, MEM:2934.3M, EPOCH TIME: 1669911265.674593
[12/01 10:14:25    443s] *** Starting refinePlace (0:07:23 mem=2934.3M) ***
[12/01 10:14:25    443s] Total net bbox length = 1.817e+06 (9.094e+05 9.078e+05) (ext = 2.934e+03)
[12/01 10:14:25    443s] 
[12/01 10:14:25    443s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/01 10:14:25    443s] **WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
[12/01 10:14:25    443s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 10:14:25    443s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[12/01 10:14:25    443s] Type 'man IMPSP-5140' for more detail.
[12/01 10:14:25    443s] **WARN: (IMPSP-315):	Found 175010 instances insts with no PG Term connections.
[12/01 10:14:25    443s] Type 'man IMPSP-315' for more detail.
[12/01 10:14:25    443s] (I)      Default power domain name = toplevel_498
[12/01 10:14:25    443s] .Default power domain name = toplevel_498
[12/01 10:14:25    443s] .OPERPROF:   Starting RefinePlace2 at level 2, MEM:2934.3M, EPOCH TIME: 1669911265.940978
[12/01 10:14:25    443s] Starting refinePlace ...
[12/01 10:14:25    443s] Default power domain name = toplevel_498
[12/01 10:14:25    443s] .One DDP V2 for no tweak run.
[12/01 10:14:26    443s] Default power domain name = toplevel_498
[12/01 10:14:26    443s] .  Spread Effort: high, pre-route mode, useDDP on.
[12/01 10:14:26    443s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:01.0, mem=2973.5MB) @(0:07:23 - 0:07:24).
[12/01 10:14:26    443s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 10:14:26    444s] wireLenOptFixPriorityInst 0 inst fixed
[12/01 10:14:27    444s] 
[12/01 10:14:27    444s] Running Spiral MT with 4 threads  fetchWidth=1024 
[12/01 10:14:27    446s] Move report: legalization moves 1 insts, mean move: 1.20 um, max move: 1.20 um spiral
[12/01 10:14:27    446s] 	Max move on inst (vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/FE_OFC1122_n12670): (597.60, 1316.00) --> (596.40, 1316.00)
[12/01 10:14:27    446s] [CPU] RefinePlace/Spiral (cpu=0:00:00.5, real=0:00:00.0)
[12/01 10:14:27    446s] [CPU] RefinePlace/Commit (cpu=0:00:01.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/01 10:14:27    446s] [CPU] RefinePlace/Legalization (cpu=0:00:02.1, real=0:00:01.0, mem=2973.5MB) @(0:07:24 - 0:07:26).
[12/01 10:14:27    446s] Move report: Detail placement moves 1 insts, mean move: 1.20 um, max move: 1.20 um 
[12/01 10:14:27    446s] 	Max move on inst (vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/FE_OFC1122_n12670): (597.60, 1316.00) --> (596.40, 1316.00)
[12/01 10:14:27    446s] 	Runtime: CPU: 0:00:02.7 REAL: 0:00:02.0 MEM: 2973.5MB
[12/01 10:14:27    446s] Statistics of distance of Instance movement in refine placement:
[12/01 10:14:27    446s]   maximum (X+Y) =         1.20 um
[12/01 10:14:27    446s]   inst (vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/FE_OFC1122_n12670) with max move: (597.6, 1316) -> (596.4, 1316)
[12/01 10:14:27    446s]   mean    (X+Y) =         1.20 um
[12/01 10:14:27    446s] Summary Report:
[12/01 10:14:27    446s] Instances move: 1 (out of 105010 movable)
[12/01 10:14:27    446s] Instances flipped: 0
[12/01 10:14:27    446s] Mean displacement: 1.20 um
[12/01 10:14:27    446s] Max displacement: 1.20 um (Instance: vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/FE_OFC1122_n12670) (597.6, 1316) -> (596.4, 1316)
[12/01 10:14:27    446s] 	Length: 4 sites, height: 1 rows, site name: TSMC65ADV10TSITE, cell type: BUFX1MA10TR
[12/01 10:14:27    446s] Total instances moved : 1
[12/01 10:14:27    446s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:2.788, REAL:1.873, MEM:2973.5M, EPOCH TIME: 1669911267.814265
[12/01 10:14:27    446s] Total net bbox length = 1.817e+06 (9.094e+05 9.078e+05) (ext = 2.934e+03)
[12/01 10:14:27    446s] Runtime: CPU: 0:00:03.0 REAL: 0:00:02.0 MEM: 2973.5MB
[12/01 10:14:27    446s] [CPU] RefinePlace/total (cpu=0:00:03.0, real=0:00:02.0, mem=2973.5MB) @(0:07:23 - 0:07:26).
[12/01 10:14:27    446s] *** Finished refinePlace (0:07:26 mem=2973.5M) ***
[12/01 10:14:27    446s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1508544.3
[12/01 10:14:27    446s] OPERPROF: Finished RefinePlace at level 1, CPU:3.102, REAL:2.200, MEM:2973.5M, EPOCH TIME: 1669911267.874779
[12/01 10:14:28    446s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2973.5M, EPOCH TIME: 1669911268.247066
[12/01 10:14:28    446s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.034, REAL:0.034, MEM:2934.5M, EPOCH TIME: 1669911268.281243
[12/01 10:14:28    446s] *** maximum move = 1.20 um ***
[12/01 10:14:28    446s] *** Finished re-routing un-routed nets (2934.5M) ***
[12/01 10:14:28    446s] OPERPROF: Starting DPlace-Init at level 1, MEM:2934.5M, EPOCH TIME: 1669911268.468378
[12/01 10:14:28    446s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2934.5M, EPOCH TIME: 1669911268.597141
[12/01 10:14:28    447s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.374, REAL:0.376, MEM:2934.5M, EPOCH TIME: 1669911268.973145
[12/01 10:14:29    447s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2934.5M, EPOCH TIME: 1669911269.010942
[12/01 10:14:29    447s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.003, REAL:0.003, MEM:2934.5M, EPOCH TIME: 1669911269.014417
[12/01 10:14:29    447s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.543, REAL:0.546, MEM:2934.5M, EPOCH TIME: 1669911269.014546
[12/01 10:14:29    449s] 
[12/01 10:14:29    449s] *** Finish Physical Update (cpu=0:00:06.8 real=0:00:04.0 mem=2934.5M) ***
[12/01 10:14:30    449s] Total-nets :: 106034, Stn-nets :: 0, ratio :: 0 %
[12/01 10:14:30    449s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2823.6M, EPOCH TIME: 1669911270.518763
[12/01 10:14:30    449s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.044, REAL:0.044, MEM:2626.6M, EPOCH TIME: 1669911270.562854
[12/01 10:14:30    449s] TotalInstCnt at PhyDesignMc Destruction: 105,010
[12/01 10:14:30    449s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1508544.3
[12/01 10:14:30    449s] *** DrvOpt #3 [finish] : cpu/real = 0:00:17.7/0:00:11.9 (1.5), totSession cpu/real = 0:07:30.0/0:03:53.0 (1.9), mem = 2626.6M
[12/01 10:14:30    449s] 
[12/01 10:14:30    449s] =============================================================================================
[12/01 10:14:30    449s]  Step TAT Report for DrvOpt #3                                                  21.10-p004_1
[12/01 10:14:30    449s] =============================================================================================
[12/01 10:14:30    449s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 10:14:30    449s] ---------------------------------------------------------------------------------------------
[12/01 10:14:30    449s] [ SlackTraversorInit     ]      2   0:00:01.8  (  15.4 % )     0:00:01.8 /  0:00:02.6    1.4
[12/01 10:14:30    449s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 10:14:30    449s] [ PlacerInterfaceInit    ]      1   0:00:01.3  (  11.3 % )     0:00:01.3 /  0:00:02.3    1.7
[12/01 10:14:30    449s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (   2.6 % )     0:00:00.3 /  0:00:00.4    1.3
[12/01 10:14:30    449s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 10:14:30    449s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.2    1.3
[12/01 10:14:30    449s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 10:14:30    449s] [ OptEval                ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    0.9
[12/01 10:14:30    449s] [ OptCommit              ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[12/01 10:14:30    449s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.2
[12/01 10:14:30    449s] [ IncrDelayCalc          ]      6   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.4
[12/01 10:14:30    449s] [ DrvFindVioNets         ]      3   0:00:00.3  (   2.5 % )     0:00:00.3 /  0:00:00.8    2.7
[12/01 10:14:30    449s] [ DrvComputeSummary      ]      3   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.2    2.3
[12/01 10:14:30    449s] [ RefinePlace            ]      1   0:00:04.8  (  40.7 % )     0:00:04.8 /  0:00:06.8    1.4
[12/01 10:14:30    449s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.1    1.8
[12/01 10:14:30    449s] [ MISC                   ]          0:00:03.0  (  25.7 % )     0:00:03.0 /  0:00:04.4    1.4
[12/01 10:14:30    449s] ---------------------------------------------------------------------------------------------
[12/01 10:14:30    449s]  DrvOpt #3 TOTAL                    0:00:11.9  ( 100.0 % )     0:00:11.9 /  0:00:17.7    1.5
[12/01 10:14:30    449s] ---------------------------------------------------------------------------------------------
[12/01 10:14:30    449s] 
[12/01 10:14:30    449s] End: GigaOpt DRV Optimization (small scale fixing)
[12/01 10:14:30    449s] GigaOpt: Cleaning up delay & timing
[12/01 10:14:30    449s] GigaOpt DRV: restore maxLocalDensity to 0.98
[12/01 10:14:30    450s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2626.6M, EPOCH TIME: 1669911270.723373
[12/01 10:14:31    450s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.323, REAL:0.324, MEM:2626.6M, EPOCH TIME: 1669911271.047393
[12/01 10:14:32    452s] 
------------------------------------------------------------------
     Summary (cpu=2.12min real=1.05min mem=2626.6M)
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 28.398  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  12546  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 8.308%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:03:24, real = 0:01:42, mem = 1930.4M, totSessionCpu=0:07:32 **
[12/01 10:14:32    452s] Started Early Global Route kernel ( Curr Mem: 2627.30 MB )
[12/01 10:14:32    452s] (I)      ==================== Layers =====================
[12/01 10:14:32    452s] (I)      +-----+----+---------+---------+--------+-------+
[12/01 10:14:32    452s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/01 10:14:32    452s] (I)      +-----+----+---------+---------+--------+-------+
[12/01 10:14:32    452s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/01 10:14:32    452s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/01 10:14:32    452s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/01 10:14:32    452s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/01 10:14:32    452s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/01 10:14:32    452s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/01 10:14:32    452s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/01 10:14:32    452s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/01 10:14:32    452s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/01 10:14:32    452s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/01 10:14:32    452s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/01 10:14:32    452s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/01 10:14:32    452s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/01 10:14:32    452s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/01 10:14:32    452s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/01 10:14:32    452s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/01 10:14:32    452s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/01 10:14:32    452s] (I)      +-----+----+---------+---------+--------+-------+
[12/01 10:14:32    452s] (I)      |  64 | 64 |     RVT | implant |        |       |
[12/01 10:14:32    452s] (I)      |  65 | 65 |     HVT | implant |        |       |
[12/01 10:14:32    452s] (I)      |  66 | 66 |     LVT | implant |        |       |
[12/01 10:14:32    452s] (I)      |   0 |  0 |   POLY1 |   other |        |    MS |
[12/01 10:14:32    452s] (I)      |  67 | 67 | OVERLAP | overlap |        |       |
[12/01 10:14:32    452s] (I)      +-----+----+---------+---------+--------+-------+
[12/01 10:14:32    452s] (I)      Started Import and model ( Curr Mem: 2627.30 MB )
[12/01 10:14:32    452s] (I)      Default power domain name = toplevel_498
[12/01 10:14:32    452s] .== Non-default Options ==
[12/01 10:14:32    452s] (I)      Build term to term wires                           : false
[12/01 10:14:32    452s] (I)      Maximum routing layer                              : 6
[12/01 10:14:32    452s] (I)      Number of threads                                  : 4
[12/01 10:14:32    452s] (I)      Method to set GCell size                           : row
[12/01 10:14:32    452s] (I)      Counted 25037 PG shapes. We will not process PG shapes layer by layer.
[12/01 10:14:32    452s] (I)      Use row-based GCell size
[12/01 10:14:32    452s] (I)      Use row-based GCell align
[12/01 10:14:32    452s] (I)      layer 0 area = 168000
[12/01 10:14:32    452s] (I)      layer 1 area = 208000
[12/01 10:14:32    452s] (I)      layer 2 area = 208000
[12/01 10:14:32    452s] (I)      layer 3 area = 208000
[12/01 10:14:32    452s] (I)      layer 4 area = 208000
[12/01 10:14:32    452s] (I)      layer 5 area = 208000
[12/01 10:14:32    452s] (I)      GCell unit size   : 4000
[12/01 10:14:32    452s] (I)      GCell multiplier  : 1
[12/01 10:14:32    452s] (I)      GCell row height  : 4000
[12/01 10:14:32    452s] (I)      Actual row height : 4000
[12/01 10:14:32    452s] (I)      GCell align ref   : 0 0
[12/01 10:14:32    452s] [NR-eGR] Track table information for default rule: 
[12/01 10:14:32    452s] [NR-eGR] M1 has no routable track
[12/01 10:14:32    452s] [NR-eGR] M2 has single uniform track structure
[12/01 10:14:32    452s] [NR-eGR] M3 has single uniform track structure
[12/01 10:14:32    452s] [NR-eGR] M4 has single uniform track structure
[12/01 10:14:32    452s] [NR-eGR] M5 has single uniform track structure
[12/01 10:14:32    452s] [NR-eGR] M6 has single uniform track structure
[12/01 10:14:32    452s] (I)      =============== Default via ================
[12/01 10:14:32    452s] (I)      +---+------------------+-------------------+
[12/01 10:14:32    452s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[12/01 10:14:32    452s] (I)      +---+------------------+-------------------+
[12/01 10:14:32    452s] (I)      | 1 |    3  VIA1_X     |   34  VIA1_2CUT_W |
[12/01 10:14:32    452s] (I)      | 2 |    7  VIA2_X     |   39  VIA2_2CUT_N |
[12/01 10:14:32    452s] (I)      | 3 |   11  VIA3_X     |   41  VIA3_2CUT_E |
[12/01 10:14:32    452s] (I)      | 4 |   15  VIA4_X     |   45  VIA4_2CUT_E |
[12/01 10:14:32    452s] (I)      | 5 |   19  VIA5_X     |   51  VIA5_2CUT_N |
[12/01 10:14:32    452s] (I)      | 6 |   23  VIA6_X     |   54  VIA6_2CUT_W |
[12/01 10:14:32    452s] (I)      | 7 |   27  VIA7_X     |   57  VIA7_2CUT_E |
[12/01 10:14:32    452s] (I)      | 8 |   31  VIA8_X     |   62  VIA8_2CUT_W |
[12/01 10:14:32    452s] (I)      +---+------------------+-------------------+
[12/01 10:14:32    453s] [NR-eGR] Read 42054 PG shapes
[12/01 10:14:32    453s] [NR-eGR] Read 0 clock shapes
[12/01 10:14:32    453s] [NR-eGR] Read 0 other shapes
[12/01 10:14:32    453s] [NR-eGR] #Routing Blockages  : 0
[12/01 10:14:32    453s] [NR-eGR] #Instance Blockages : 0
[12/01 10:14:32    453s] [NR-eGR] #PG Blockages       : 42054
[12/01 10:14:32    453s] [NR-eGR] #Halo Blockages     : 0
[12/01 10:14:32    453s] [NR-eGR] #Boundary Blockages : 0
[12/01 10:14:32    453s] [NR-eGR] #Clock Blockages    : 0
[12/01 10:14:32    453s] [NR-eGR] #Other Blockages    : 0
[12/01 10:14:32    453s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/01 10:14:32    453s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/01 10:14:32    453s] [NR-eGR] Read 106034 nets ( ignored 0 )
[12/01 10:14:32    453s] (I)      early_global_route_priority property id does not exist.
[12/01 10:14:32    453s] (I)      Read Num Blocks=42054  Num Prerouted Wires=0  Num CS=0
[12/01 10:14:33    453s] (I)      Layer 1 (V) : #blockages 12012 : #preroutes 0
[12/01 10:14:33    453s] (I)      Layer 2 (H) : #blockages 12012 : #preroutes 0
[12/01 10:14:33    453s] (I)      Layer 3 (V) : #blockages 12012 : #preroutes 0
[12/01 10:14:33    453s] (I)      Layer 4 (H) : #blockages 6018 : #preroutes 0
[12/01 10:14:33    453s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[12/01 10:14:33    453s] (I)      Number of ignored nets                =      0
[12/01 10:14:33    453s] (I)      Number of connected nets              =      0
[12/01 10:14:33    453s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/01 10:14:33    453s] (I)      Number of clock nets                  =     11.  Ignored: No
[12/01 10:14:33    453s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/01 10:14:33    453s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/01 10:14:33    453s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/01 10:14:33    453s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/01 10:14:33    453s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/01 10:14:33    453s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/01 10:14:33    453s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/01 10:14:33    453s] [NR-eGR] There are 11 clock nets ( 0 with NDR ).
[12/01 10:14:33    453s] (I)      Ndr track 0 does not exist
[12/01 10:14:33    453s] (I)      ---------------------Grid Graph Info--------------------
[12/01 10:14:33    453s] (I)      Routing area        : (0, 0) - (4000000, 4000000)
[12/01 10:14:33    453s] (I)      Core area           : (0, 0) - (4000000, 4000000)
[12/01 10:14:33    453s] (I)      Site width          :   400  (dbu)
[12/01 10:14:33    453s] (I)      Row height          :  4000  (dbu)
[12/01 10:14:33    453s] (I)      GCell row height    :  4000  (dbu)
[12/01 10:14:33    453s] (I)      GCell width         :  4000  (dbu)
[12/01 10:14:33    453s] (I)      GCell height        :  4000  (dbu)
[12/01 10:14:33    453s] (I)      Grid                :  1000  1000     6
[12/01 10:14:33    453s] (I)      Layer numbers       :     1     2     3     4     5     6
[12/01 10:14:33    453s] (I)      Vertical capacity   :     0  4000     0  4000     0  4000
[12/01 10:14:33    453s] (I)      Horizontal capacity :     0     0  4000     0  4000     0
[12/01 10:14:33    453s] (I)      Default wire width  :   180   200   200   200   200   200
[12/01 10:14:33    453s] (I)      Default wire space  :   180   200   200   200   200   200
[12/01 10:14:33    453s] (I)      Default wire pitch  :   360   400   400   400   400   400
[12/01 10:14:33    453s] (I)      Default pitch size  :   360   400   400   400   400   400
[12/01 10:14:33    453s] (I)      First track coord   :     0   200   200   200   200   200
[12/01 10:14:33    453s] (I)      Num tracks per GCell: 11.11 10.00 10.00 10.00 10.00 10.00
[12/01 10:14:33    453s] (I)      Total num of tracks :     0 10000 10000 10000 10000 10000
[12/01 10:14:33    453s] (I)      Num of masks        :     1     1     1     1     1     1
[12/01 10:14:33    453s] (I)      Num of trim masks   :     0     0     0     0     0     0
[12/01 10:14:33    453s] (I)      --------------------------------------------------------
[12/01 10:14:33    453s] 
[12/01 10:14:33    453s] [NR-eGR] ============ Routing rule table ============
[12/01 10:14:33    453s] [NR-eGR] Rule id: 0  Nets: 106034
[12/01 10:14:33    453s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/01 10:14:33    453s] (I)                    Layer    2    3    4    5    6 
[12/01 10:14:33    453s] (I)                    Pitch  400  400  400  400  400 
[12/01 10:14:33    453s] (I)             #Used tracks    1    1    1    1    1 
[12/01 10:14:33    453s] (I)       #Fully used tracks    1    1    1    1    1 
[12/01 10:14:33    453s] [NR-eGR] ========================================
[12/01 10:14:33    453s] [NR-eGR] 
[12/01 10:14:33    453s] (I)      =============== Blocked Tracks ================
[12/01 10:14:33    453s] (I)      +-------+----------+----------+---------------+
[12/01 10:14:33    453s] (I)      | Layer |  #Tracks | #Blocked | Blocked Ratio |
[12/01 10:14:33    453s] (I)      +-------+----------+----------+---------------+
[12/01 10:14:33    453s] (I)      |     1 |        0 |        0 |         0.00% |
[12/01 10:14:33    453s] (I)      |     2 | 10000000 |    77000 |         0.77% |
[12/01 10:14:33    453s] (I)      |     3 | 10000000 |    36000 |         0.36% |
[12/01 10:14:33    453s] (I)      |     4 | 10000000 |    77000 |         0.77% |
[12/01 10:14:33    453s] (I)      |     5 | 10000000 |   160000 |         1.60% |
[12/01 10:14:33    453s] (I)      |     6 | 10000000 |        0 |         0.00% |
[12/01 10:14:33    453s] (I)      +-------+----------+----------+---------------+
[12/01 10:14:33    453s] (I)      Finished Import and model ( CPU: 1.32 sec, Real: 1.35 sec, Curr Mem: 2814.84 MB )
[12/01 10:14:33    453s] (I)      Reset routing kernel
[12/01 10:14:33    453s] (I)      Started Global Routing ( Curr Mem: 2814.84 MB )
[12/01 10:14:33    453s] (I)      totalPins=370872  totalGlobalPin=347940 (93.82%)
[12/01 10:14:33    453s] (I)      total 2D Cap : 49827004 = (19882004 H, 29945000 V)
[12/01 10:14:33    453s] [NR-eGR] Layer group 1: route 106034 net(s) in layer range [2, 6]
[12/01 10:14:33    453s] (I)      
[12/01 10:14:33    453s] (I)      ============  Phase 1a Route ============
[12/01 10:14:34    454s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/01 10:14:34    454s] (I)      Usage: 1084901 = (546978 H, 537923 V) = (2.75% H, 1.80% V) = (1.094e+06um H, 1.076e+06um V)
[12/01 10:14:34    454s] (I)      
[12/01 10:14:34    454s] (I)      ============  Phase 1b Route ============
[12/01 10:14:34    454s] (I)      Usage: 1084903 = (546978 H, 537925 V) = (2.75% H, 1.80% V) = (1.094e+06um H, 1.076e+06um V)
[12/01 10:14:34    454s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.169806e+06um
[12/01 10:14:34    454s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/01 10:14:34    454s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/01 10:14:34    454s] (I)      
[12/01 10:14:34    454s] (I)      ============  Phase 1c Route ============
[12/01 10:14:34    454s] (I)      Usage: 1084903 = (546978 H, 537925 V) = (2.75% H, 1.80% V) = (1.094e+06um H, 1.076e+06um V)
[12/01 10:14:34    454s] (I)      
[12/01 10:14:34    454s] (I)      ============  Phase 1d Route ============
[12/01 10:14:34    454s] (I)      Usage: 1084903 = (546978 H, 537925 V) = (2.75% H, 1.80% V) = (1.094e+06um H, 1.076e+06um V)
[12/01 10:14:34    454s] (I)      
[12/01 10:14:34    454s] (I)      ============  Phase 1e Route ============
[12/01 10:14:34    454s] (I)      Usage: 1084903 = (546978 H, 537925 V) = (2.75% H, 1.80% V) = (1.094e+06um H, 1.076e+06um V)
[12/01 10:14:34    454s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.169806e+06um
[12/01 10:14:34    454s] (I)      
[12/01 10:14:34    454s] (I)      ============  Phase 1l Route ============
[12/01 10:14:34    455s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/01 10:14:34    455s] (I)      Layer  2:    9966923    516952         5           0     9990000    ( 0.00%) 
[12/01 10:14:34    455s] (I)      Layer  3:    9965201    491478        14           0     9990000    ( 0.00%) 
[12/01 10:14:34    455s] (I)      Layer  4:    9966923    169042         0           0     9990000    ( 0.00%) 
[12/01 10:14:34    455s] (I)      Layer  5:    9910820     64543        11           0     9990000    ( 0.00%) 
[12/01 10:14:34    455s] (I)      Layer  6:    9990000      2334         0           0     9990000    ( 0.00%) 
[12/01 10:14:34    455s] (I)      Total:      49799867   1244349        30           0    49950000    ( 0.00%) 
[12/01 10:14:34    455s] (I)      
[12/01 10:14:34    455s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/01 10:14:34    455s] [NR-eGR]                        OverCon            
[12/01 10:14:34    455s] [NR-eGR]                         #Gcell     %Gcell
[12/01 10:14:34    455s] [NR-eGR]        Layer             (1-2)    OverCon
[12/01 10:14:34    455s] [NR-eGR] ----------------------------------------------
[12/01 10:14:34    455s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[12/01 10:14:34    455s] [NR-eGR]      M2 ( 2)         5( 0.00%)   ( 0.00%) 
[12/01 10:14:34    455s] [NR-eGR]      M3 ( 3)        11( 0.00%)   ( 0.00%) 
[12/01 10:14:34    455s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[12/01 10:14:34    455s] [NR-eGR]      M5 ( 5)         9( 0.00%)   ( 0.00%) 
[12/01 10:14:34    455s] [NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[12/01 10:14:34    455s] [NR-eGR] ----------------------------------------------
[12/01 10:14:34    455s] [NR-eGR]        Total        25( 0.00%)   ( 0.00%) 
[12/01 10:14:34    455s] [NR-eGR] 
[12/01 10:14:34    455s] (I)      Finished Global Routing ( CPU: 2.09 sec, Real: 1.38 sec, Curr Mem: 2823.58 MB )
[12/01 10:14:35    455s] (I)      total 2D Cap : 49842000 = (19888000 H, 29954000 V)
[12/01 10:14:35    456s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/01 10:14:35    456s] [NR-eGR] Finished Early Global Route kernel ( CPU: 3.64 sec, Real: 2.96 sec, Curr Mem: 2823.58 MB )
[12/01 10:14:35    456s] (I)      ======================================= Runtime Summary =======================================
[12/01 10:14:35    456s] (I)       Step                                              %      Start     Finish      Real       CPU 
[12/01 10:14:35    456s] (I)      -----------------------------------------------------------------------------------------------
[12/01 10:14:35    456s] (I)       Early Global Route kernel                   100.00%  82.68 sec  85.64 sec  2.96 sec  3.64 sec 
[12/01 10:14:35    456s] (I)       +-Import and model                           45.64%  82.68 sec  84.03 sec  1.35 sec  1.32 sec 
[12/01 10:14:35    456s] (I)       | +-Create place DB                          19.63%  82.68 sec  83.26 sec  0.58 sec  0.57 sec 
[12/01 10:14:35    456s] (I)       | | +-Import place data                      19.63%  82.68 sec  83.26 sec  0.58 sec  0.57 sec 
[12/01 10:14:35    456s] (I)       | | | +-Read instances and placement          7.93%  82.68 sec  82.92 sec  0.24 sec  0.22 sec 
[12/01 10:14:35    456s] (I)       | | | +-Read nets                            11.68%  82.92 sec  83.26 sec  0.35 sec  0.34 sec 
[12/01 10:14:35    456s] (I)       | +-Create route DB                          23.14%  83.26 sec  83.95 sec  0.69 sec  0.67 sec 
[12/01 10:14:35    456s] (I)       | | +-Import route data (4T)                 23.10%  83.26 sec  83.95 sec  0.68 sec  0.67 sec 
[12/01 10:14:35    456s] (I)       | | | +-Read blockages ( Layer 2-6 )          1.25%  83.27 sec  83.31 sec  0.04 sec  0.04 sec 
[12/01 10:14:35    456s] (I)       | | | | +-Read routing blockages              0.00%  83.27 sec  83.27 sec  0.00 sec  0.00 sec 
[12/01 10:14:35    456s] (I)       | | | | +-Read instance blockages             1.01%  83.27 sec  83.30 sec  0.03 sec  0.03 sec 
[12/01 10:14:35    456s] (I)       | | | | +-Read PG blockages                   0.21%  83.30 sec  83.31 sec  0.01 sec  0.01 sec 
[12/01 10:14:35    456s] (I)       | | | | +-Read clock blockages                0.00%  83.31 sec  83.31 sec  0.00 sec  0.00 sec 
[12/01 10:14:35    456s] (I)       | | | | +-Read other blockages                0.00%  83.31 sec  83.31 sec  0.00 sec  0.00 sec 
[12/01 10:14:35    456s] (I)       | | | | +-Read boundary cut boxes             0.00%  83.31 sec  83.31 sec  0.00 sec  0.00 sec 
[12/01 10:14:35    456s] (I)       | | | +-Read blackboxes                       0.00%  83.31 sec  83.31 sec  0.00 sec  0.00 sec 
[12/01 10:14:35    456s] (I)       | | | +-Read prerouted                        1.15%  83.31 sec  83.34 sec  0.03 sec  0.03 sec 
[12/01 10:14:35    456s] (I)       | | | +-Read unlegalized nets                 0.79%  83.34 sec  83.37 sec  0.02 sec  0.02 sec 
[12/01 10:14:35    456s] (I)       | | | +-Read nets                             1.58%  83.37 sec  83.41 sec  0.05 sec  0.05 sec 
[12/01 10:14:35    456s] (I)       | | | +-Set up via pillars                    0.06%  83.42 sec  83.43 sec  0.00 sec  0.00 sec 
[12/01 10:14:35    456s] (I)       | | | +-Initialize 3D grid graph              0.37%  83.44 sec  83.45 sec  0.01 sec  0.01 sec 
[12/01 10:14:35    456s] (I)       | | | +-Model blockage capacity              16.58%  83.45 sec  83.94 sec  0.49 sec  0.48 sec 
[12/01 10:14:35    456s] (I)       | | | | +-Initialize 3D capacity             16.04%  83.45 sec  83.92 sec  0.48 sec  0.47 sec 
[12/01 10:14:35    456s] (I)       | +-Read aux data                             0.00%  83.95 sec  83.95 sec  0.00 sec  0.00 sec 
[12/01 10:14:35    456s] (I)       | +-Others data preparation                   0.42%  83.95 sec  83.96 sec  0.01 sec  0.01 sec 
[12/01 10:14:35    456s] (I)       | +-Create route kernel                       1.37%  83.96 sec  84.00 sec  0.04 sec  0.04 sec 
[12/01 10:14:35    456s] (I)       +-Global Routing                             46.52%  84.04 sec  85.41 sec  1.38 sec  2.09 sec 
[12/01 10:14:35    456s] (I)       | +-Initialization                            1.36%  84.04 sec  84.08 sec  0.04 sec  0.04 sec 
[12/01 10:14:35    456s] (I)       | +-Net group 1                              40.30%  84.08 sec  85.27 sec  1.19 sec  1.91 sec 
[12/01 10:14:35    456s] (I)       | | +-Generate topology (4T)                  2.29%  84.08 sec  84.15 sec  0.07 sec  0.13 sec 
[12/01 10:14:35    456s] (I)       | | +-Phase 1a                               16.41%  84.24 sec  84.72 sec  0.49 sec  0.79 sec 
[12/01 10:14:35    456s] (I)       | | | +-Pattern routing (4T)                 10.48%  84.24 sec  84.55 sec  0.31 sec  0.62 sec 
[12/01 10:14:35    456s] (I)       | | | +-Pattern Routing Avoiding Blockages    2.89%  84.55 sec  84.63 sec  0.09 sec  0.08 sec 
[12/01 10:14:35    456s] (I)       | | | +-Add via demand to 2D                  3.03%  84.63 sec  84.72 sec  0.09 sec  0.08 sec 
[12/01 10:14:35    456s] (I)       | | +-Phase 1b                                4.85%  84.72 sec  84.87 sec  0.14 sec  0.18 sec 
[12/01 10:14:35    456s] (I)       | | | +-Monotonic routing (4T)                4.63%  84.72 sec  84.86 sec  0.14 sec  0.17 sec 
[12/01 10:14:35    456s] (I)       | | +-Phase 1c                                0.00%  84.87 sec  84.87 sec  0.00 sec  0.00 sec 
[12/01 10:14:35    456s] (I)       | | +-Phase 1d                                0.00%  84.87 sec  84.87 sec  0.00 sec  0.00 sec 
[12/01 10:14:35    456s] (I)       | | +-Phase 1e                                0.16%  84.87 sec  84.87 sec  0.00 sec  0.00 sec 
[12/01 10:14:35    456s] (I)       | | | +-Route legalization                    0.00%  84.87 sec  84.87 sec  0.00 sec  0.00 sec 
[12/01 10:14:35    456s] (I)       | | +-Phase 1l                               13.59%  84.87 sec  85.27 sec  0.40 sec  0.72 sec 
[12/01 10:14:35    456s] (I)       | | | +-Layer assignment (4T)                11.29%  84.94 sec  85.27 sec  0.33 sec  0.66 sec 
[12/01 10:14:35    456s] (I)       | +-Clean cong LA                             0.00%  85.27 sec  85.27 sec  0.00 sec  0.00 sec 
[12/01 10:14:35    456s] (I)       +-Export 3D cong map                          7.19%  85.41 sec  85.63 sec  0.21 sec  0.21 sec 
[12/01 10:14:35    456s] (I)       | +-Export 2D cong map                        1.19%  85.59 sec  85.63 sec  0.04 sec  0.03 sec 
[12/01 10:14:35    456s] (I)      ======================= Summary by functions ========================
[12/01 10:14:35    456s] (I)       Lv  Step                                      %      Real       CPU 
[12/01 10:14:35    456s] (I)      ---------------------------------------------------------------------
[12/01 10:14:35    456s] (I)        0  Early Global Route kernel           100.00%  2.96 sec  3.64 sec 
[12/01 10:14:35    456s] (I)        1  Global Routing                       46.52%  1.38 sec  2.09 sec 
[12/01 10:14:35    456s] (I)        1  Import and model                     45.64%  1.35 sec  1.32 sec 
[12/01 10:14:35    456s] (I)        1  Export 3D cong map                    7.19%  0.21 sec  0.21 sec 
[12/01 10:14:35    456s] (I)        2  Net group 1                          40.30%  1.19 sec  1.91 sec 
[12/01 10:14:35    456s] (I)        2  Create route DB                      23.14%  0.69 sec  0.67 sec 
[12/01 10:14:35    456s] (I)        2  Create place DB                      19.63%  0.58 sec  0.57 sec 
[12/01 10:14:35    456s] (I)        2  Create route kernel                   1.37%  0.04 sec  0.04 sec 
[12/01 10:14:35    456s] (I)        2  Initialization                        1.36%  0.04 sec  0.04 sec 
[12/01 10:14:35    456s] (I)        2  Export 2D cong map                    1.19%  0.04 sec  0.03 sec 
[12/01 10:14:35    456s] (I)        2  Others data preparation               0.42%  0.01 sec  0.01 sec 
[12/01 10:14:35    456s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[12/01 10:14:35    456s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[12/01 10:14:35    456s] (I)        3  Import route data (4T)               23.10%  0.68 sec  0.67 sec 
[12/01 10:14:35    456s] (I)        3  Import place data                    19.63%  0.58 sec  0.57 sec 
[12/01 10:14:35    456s] (I)        3  Phase 1a                             16.41%  0.49 sec  0.79 sec 
[12/01 10:14:35    456s] (I)        3  Phase 1l                             13.59%  0.40 sec  0.72 sec 
[12/01 10:14:35    456s] (I)        3  Phase 1b                              4.85%  0.14 sec  0.18 sec 
[12/01 10:14:35    456s] (I)        3  Generate topology (4T)                2.29%  0.07 sec  0.13 sec 
[12/01 10:14:35    456s] (I)        3  Phase 1e                              0.16%  0.00 sec  0.00 sec 
[12/01 10:14:35    456s] (I)        3  Phase 1c                              0.00%  0.00 sec  0.00 sec 
[12/01 10:14:35    456s] (I)        3  Phase 1d                              0.00%  0.00 sec  0.00 sec 
[12/01 10:14:35    456s] (I)        4  Model blockage capacity              16.58%  0.49 sec  0.48 sec 
[12/01 10:14:35    456s] (I)        4  Read nets                            13.26%  0.39 sec  0.39 sec 
[12/01 10:14:35    456s] (I)        4  Layer assignment (4T)                11.29%  0.33 sec  0.66 sec 
[12/01 10:14:35    456s] (I)        4  Pattern routing (4T)                 10.48%  0.31 sec  0.62 sec 
[12/01 10:14:35    456s] (I)        4  Read instances and placement          7.93%  0.24 sec  0.22 sec 
[12/01 10:14:35    456s] (I)        4  Monotonic routing (4T)                4.63%  0.14 sec  0.17 sec 
[12/01 10:14:35    456s] (I)        4  Add via demand to 2D                  3.03%  0.09 sec  0.08 sec 
[12/01 10:14:35    456s] (I)        4  Pattern Routing Avoiding Blockages    2.89%  0.09 sec  0.08 sec 
[12/01 10:14:35    456s] (I)        4  Read blockages ( Layer 2-6 )          1.25%  0.04 sec  0.04 sec 
[12/01 10:14:35    456s] (I)        4  Read prerouted                        1.15%  0.03 sec  0.03 sec 
[12/01 10:14:35    456s] (I)        4  Read unlegalized nets                 0.79%  0.02 sec  0.02 sec 
[12/01 10:14:35    456s] (I)        4  Initialize 3D grid graph              0.37%  0.01 sec  0.01 sec 
[12/01 10:14:35    456s] (I)        4  Set up via pillars                    0.06%  0.00 sec  0.00 sec 
[12/01 10:14:35    456s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[12/01 10:14:35    456s] (I)        4  Route legalization                    0.00%  0.00 sec  0.00 sec 
[12/01 10:14:35    456s] (I)        5  Initialize 3D capacity               16.04%  0.48 sec  0.47 sec 
[12/01 10:14:35    456s] (I)        5  Read instance blockages               1.01%  0.03 sec  0.03 sec 
[12/01 10:14:35    456s] (I)        5  Read PG blockages                     0.21%  0.01 sec  0.01 sec 
[12/01 10:14:35    456s] (I)        5  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[12/01 10:14:35    456s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[12/01 10:14:35    456s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/01 10:14:35    456s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/01 10:14:35    456s] OPERPROF: Starting HotSpotCal at level 1, MEM:2823.6M, EPOCH TIME: 1669911275.169144
[12/01 10:14:35    456s] [hotspot] +------------+---------------+---------------+
[12/01 10:14:35    456s] [hotspot] |            |   max hotspot | total hotspot |
[12/01 10:14:35    456s] [hotspot] +------------+---------------+---------------+
[12/01 10:14:35    456s] [hotspot] | normalized |          0.00 |          0.00 |
[12/01 10:14:35    456s] [hotspot] +------------+---------------+---------------+
[12/01 10:14:35    456s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/01 10:14:35    456s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/01 10:14:35    456s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.058, REAL:0.065, MEM:2816.3M, EPOCH TIME: 1669911275.234155
[12/01 10:14:35    456s] [hotspot] Hotspot report including placement blocked areas
[12/01 10:14:35    456s] OPERPROF: Starting HotSpotCal at level 1, MEM:2816.3M, EPOCH TIME: 1669911275.234390
[12/01 10:14:35    456s] [hotspot] +------------+---------------+---------------+
[12/01 10:14:35    456s] [hotspot] |            |   max hotspot | total hotspot |
[12/01 10:14:35    456s] [hotspot] +------------+---------------+---------------+
[12/01 10:14:35    456s] [hotspot] | normalized |          0.00 |          0.00 |
[12/01 10:14:35    456s] [hotspot] +------------+---------------+---------------+
[12/01 10:14:35    456s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/01 10:14:35    456s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/01 10:14:35    456s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.054, REAL:0.040, MEM:2816.3M, EPOCH TIME: 1669911275.274644
[12/01 10:14:35    456s] Effort level <high> specified for reg2reg path_group
[12/01 10:14:36    458s] Effort level <high> specified for reg2cgate path_group
[12/01 10:14:37    463s] Reported timing to dir ./timingReports
[12/01 10:14:37    463s] **optDesign ... cpu = 0:03:35, real = 0:01:47, mem = 1958.1M, totSessionCpu=0:07:43 **
[12/01 10:14:37    463s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2631.3M, EPOCH TIME: 1669911277.882209
[12/01 10:14:38    463s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.322, REAL:0.324, MEM:2631.3M, EPOCH TIME: 1669911278.206382
[12/01 10:14:43    468s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| 28.398  | 33.068  | 32.789  | 28.398  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  12546  |  12540  |    2    |    4    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 8.308%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:03:40, real = 0:01:53, mem = 1947.2M, totSessionCpu=0:07:49 **
[12/01 10:14:43    468s] 
[12/01 10:14:43    468s] TimeStamp Deleting Cell Server Begin ...
[12/01 10:14:43    468s] Deleting Lib Analyzer.
[12/01 10:14:43    468s] 
[12/01 10:14:43    468s] TimeStamp Deleting Cell Server End ...
[12/01 10:14:43    468s] *** Finished optDesign ***
[12/01 10:14:43    468s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/01 10:14:43    468s] Info: pop threads available for lower-level modules during optimization.
[12/01 10:14:43    468s] clean pInstBBox. size 0
[12/01 10:14:43    469s] All LLGs are deleted
[12/01 10:14:43    469s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2626.7M, EPOCH TIME: 1669911283.953695
[12/01 10:14:43    469s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.015, REAL:0.015, MEM:2626.7M, EPOCH TIME: 1669911283.968315
[12/01 10:14:43    469s] *** optDesign #1 [finish] : cpu/real = 0:03:40.4/0:01:53.2 (1.9), totSession cpu/real = 0:07:49.1/0:04:06.4 (1.9), mem = 2626.7M
[12/01 10:14:43    469s] 
[12/01 10:14:43    469s] =============================================================================================
[12/01 10:14:43    469s]  Final TAT Report for optDesign #1                                              21.10-p004_1
[12/01 10:14:43    469s] =============================================================================================
[12/01 10:14:43    469s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 10:14:43    469s] ---------------------------------------------------------------------------------------------
[12/01 10:14:43    469s] [ InitOpt                ]      1   0:00:04.4  (   3.9 % )     0:00:16.0 /  0:00:33.3    2.1
[12/01 10:14:43    469s] [ DrvOpt                 ]      3   0:00:37.6  (  33.3 % )     0:00:48.2 /  0:01:32.3    1.9
[12/01 10:14:43    469s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 10:14:43    469s] [ OptSummaryReport       ]      3   0:00:01.8  (   1.6 % )     0:00:18.5 /  0:00:36.4    2.0
[12/01 10:14:43    469s] [ DrvReport              ]      3   0:00:05.4  (   4.8 % )     0:00:05.4 /  0:00:06.5    1.2
[12/01 10:14:43    469s] [ SlackTraversorInit     ]      1   0:00:01.3  (   1.2 % )     0:00:01.3 /  0:00:02.2    1.7
[12/01 10:14:43    469s] [ CellServerInit         ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.7
[12/01 10:14:43    469s] [ LibAnalyzerInit        ]      1   0:00:01.3  (   1.2 % )     0:00:01.3 /  0:00:01.4    1.0
[12/01 10:14:43    469s] [ ReportFanoutViolation  ]      1   0:00:00.5  (   0.4 % )     0:00:00.5 /  0:00:00.4    0.9
[12/01 10:14:43    469s] [ RefinePlace            ]      2   0:00:10.6  (   9.3 % )     0:00:10.6 /  0:00:14.3    1.4
[12/01 10:14:43    469s] [ EarlyGlobalRoute       ]      3   0:00:13.6  (  12.0 % )     0:00:13.6 /  0:00:19.4    1.4
[12/01 10:14:43    469s] [ ExtractRC              ]      3   0:00:02.3  (   2.0 % )     0:00:02.3 /  0:00:02.2    0.9
[12/01 10:14:43    469s] [ TimingUpdate           ]      4   0:00:00.7  (   0.6 % )     0:00:09.4 /  0:00:25.8    2.8
[12/01 10:14:43    469s] [ FullDelayCalc          ]      3   0:00:21.2  (  18.7 % )     0:00:21.2 /  0:01:02.0    2.9
[12/01 10:14:43    469s] [ TimingReport           ]      3   0:00:00.5  (   0.4 % )     0:00:00.5 /  0:00:00.8    1.6
[12/01 10:14:43    469s] [ GenerateReports        ]      1   0:00:01.4  (   1.2 % )     0:00:01.4 /  0:00:01.3    1.0
[12/01 10:14:43    469s] [ MISC                   ]          0:00:10.5  (   9.2 % )     0:00:10.5 /  0:00:23.4    2.2
[12/01 10:14:43    469s] ---------------------------------------------------------------------------------------------
[12/01 10:14:43    469s]  optDesign #1 TOTAL                 0:01:53.2  ( 100.0 % )     0:01:53.2 /  0:03:40.4    1.9
[12/01 10:14:43    469s] ---------------------------------------------------------------------------------------------
[12/01 10:14:43    469s] 
[12/01 10:14:43    469s] <CMD> group_path -name CLOCK -from $env(DESIGN_CLOCK)
[12/01 10:14:43    469s] **WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[12/01 10:14:43    469s] <CMD> set_ccopt_property buffer_cells {BUFX16MA10TR BUFX16BA10TR FRICGX11BA10TR BUFX5BA10TR FRICGX13BA10TR INVX16BA10TR INVX9BA10TR}
[12/01 10:14:44    469s] <CMD> ccopt_design
[12/01 10:14:44    469s] #% Begin ccopt_design (date=12/01 10:14:44, mem=1887.3M)
[12/01 10:14:44    469s] Turning off fast DC mode.
[12/01 10:14:44    469s] *** ccopt_design #1 [begin] : totSession cpu/real = 0:07:49.7/0:04:07.0 (1.9), mem = 2564.1M
[12/01 10:14:44    469s] Runtime...
[12/01 10:14:44    469s] **INFO: User's settings:
[12/01 10:14:44    469s] setNanoRouteMode -drouteUseMinSpacingForBlockage    auto
[12/01 10:14:44    469s] setNanoRouteMode -extractThirdPartyCompatible       false
[12/01 10:14:44    469s] setNanoRouteMode -routeInsertAntennaDiode           false
[12/01 10:14:44    469s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule  false
[12/01 10:14:44    469s] setNanoRouteMode -routeTopRoutingLayer              6
[12/01 10:14:44    469s] setDesignMode -topRoutingLayer                      M6
[12/01 10:14:44    469s] setExtractRCMode -engine                            preRoute
[12/01 10:14:44    469s] setDelayCalMode -enable_high_fanout                 true
[12/01 10:14:44    469s] setDelayCalMode -engine                             aae
[12/01 10:14:44    469s] setDelayCalMode -ignoreNetLoad                      false
[12/01 10:14:44    469s] setDelayCalMode -socv_accuracy_mode                 low
[12/01 10:14:44    469s] setOptMode -allEndPoints                            true
[12/01 10:14:44    469s] setOptMode -drcMargin                               0
[12/01 10:14:44    469s] setOptMode -effort                                  high
[12/01 10:14:44    469s] setOptMode -fixFanoutLoad                           true
[12/01 10:14:44    469s] setOptMode -fixHoldAllowSetupTnsDegrade             false
[12/01 10:14:44    469s] setOptMode -leakagePowerEffort                      none
[12/01 10:14:44    469s] setOptMode -preserveAllSequential                   true
[12/01 10:14:44    469s] setOptMode -preserveAssertions                      false
[12/01 10:14:44    469s] setOptMode -setupTargetSlack                        0
[12/01 10:14:44    469s] setPlaceMode -place_design_floorplan_mode           true
[12/01 10:14:44    469s] setPlaceMode -place_global_clock_gate_aware         false
[12/01 10:14:44    469s] setPlaceMode -place_global_cong_effort              high
[12/01 10:14:44    469s] setPlaceMode -place_global_place_io_pins            false
[12/01 10:14:44    469s] setPlaceMode -timingDriven                          true
[12/01 10:14:44    469s] setRouteMode -earlyGlobalMaxRouteLayer              6
[12/01 10:14:44    469s] 
[12/01 10:14:44    469s] (ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[12/01 10:14:44    469s] (ccopt_design): create_ccopt_clock_tree_spec
[12/01 10:14:44    469s] Creating clock tree spec for modes (timing configs): mode
[12/01 10:14:44    469s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[12/01 10:14:44    469s] 
[12/01 10:14:44    469s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/01 10:14:44    469s] Summary for sequential cells identification: 
[12/01 10:14:44    469s]   Identified SBFF number: 148
[12/01 10:14:44    469s]   Identified MBFF number: 0
[12/01 10:14:44    469s]   Identified SB Latch number: 0
[12/01 10:14:44    469s]   Identified MB Latch number: 0
[12/01 10:14:44    469s]   Not identified SBFF number: 0
[12/01 10:14:44    469s]   Not identified MBFF number: 0
[12/01 10:14:44    469s]   Not identified SB Latch number: 0
[12/01 10:14:44    469s]   Not identified MB Latch number: 0
[12/01 10:14:44    469s]   Number of sequential cells which are not FFs: 106
[12/01 10:14:44    469s]  Visiting view : slowView
[12/01 10:14:44    469s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/01 10:14:44    469s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/01 10:14:44    469s]  Visiting view : fastView
[12/01 10:14:44    469s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/01 10:14:44    469s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/01 10:14:44    469s] TLC MultiMap info (StdDelay):
[12/01 10:14:44    469s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/01 10:14:44    469s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/01 10:14:44    469s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/01 10:14:44    469s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/01 10:14:44    469s]  Setting StdDelay to: 15.6ps
[12/01 10:14:44    469s] 
[12/01 10:14:44    469s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/01 10:14:44    469s] Reset timing graph...
[12/01 10:14:44    469s] Ignoring AAE DB Resetting ...
[12/01 10:14:44    469s] Reset timing graph done.
[12/01 10:14:44    469s] Ignoring AAE DB Resetting ...
[12/01 10:14:48    473s] Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'slowView'
[12/01 10:14:48    473s] Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'fastView'
[12/01 10:14:48    473s] **WARN: (IMPCCOPT-2248):	Clock external_qspi_ck_o has a source defined at module port mmu_storage_controller_qspi_controller/qspi_ck_o. CCOpt does not support module port clocks and will consider the clock to be sourced at mmu_storage_controller_qspi_controller/U155/Y. This may lead to clock latency differences between CCOpt and timing analysis. Consider changing the clock source in the SDC file.
[12/01 10:14:48    473s] Analyzing clock structure...
[12/01 10:14:49    474s]   Creating skew group _clock_gen_my_clk_state_reg_0_/mode to balance generator flop mmu_storage_controller_qspi_controller/state_reg_0_ with adjacent flops with respect to master clock my_clk and generated clock(s) [ ] in constraint mode mode:
[12/01 10:14:49    474s]     mmu_storage_controller_qspi_controller/state_reg_1_/CK
[12/01 10:14:49    474s]     mmu_storage_controller_qspi_controller/state_reg_2_/CK
[12/01 10:14:49    474s]     mmu_storage_controller_qspi_controller/nibble_counter_q_reg_2_/CK
[12/01 10:14:49    474s]     mmu_storage_controller_qspi_controller/nibble_counter_q_reg_0_/CK
[12/01 10:14:49    474s]     mmu_storage_controller_qspi_controller/nibble_counter_q_reg_1_/CK
[12/01 10:14:49    474s]     mmu_storage_controller_state_reg_0_/CK
[12/01 10:14:49    474s]     mmu_storage_controller_state_reg_1_/CK
[12/01 10:14:49    474s]     mmu_storage_controller_state_reg_2_/CK
[12/01 10:14:49    474s]     mmu_storage_controller_qspi_controller/state_reg_0_/CK
[12/01 10:14:49    474s]   Creating skew group _clock_gen_my_clk_state_reg_1_/mode to balance generator flop mmu_storage_controller_qspi_controller/state_reg_1_ with adjacent flops with respect to master clock my_clk and generated clock(s) [ ] in constraint mode mode:
[12/01 10:14:49    474s]     mmu_storage_controller_qspi_controller/state_reg_0_/CK
[12/01 10:14:49    474s]     mmu_storage_controller_qspi_controller/state_reg_2_/CK
[12/01 10:14:49    474s]     mmu_storage_controller_qspi_controller/nibble_counter_q_reg_2_/CK
[12/01 10:14:49    474s]     mmu_storage_controller_qspi_controller/nibble_counter_q_reg_0_/CK
[12/01 10:14:49    474s]     mmu_storage_controller_qspi_controller/nibble_counter_q_reg_1_/CK
[12/01 10:14:49    474s]     mmu_storage_controller_qspi_controller/state_reg_1_/CK
[12/01 10:14:49    474s]   Creating skew group _clock_gen_my_clk_state_reg_2_/mode to balance generator flop mmu_storage_controller_qspi_controller/state_reg_2_ with adjacent flops with respect to master clock my_clk and generated clock(s) [ ] in constraint mode mode:
[12/01 10:14:49    474s]     mmu_storage_controller_qspi_controller/state_reg_0_/CK
[12/01 10:14:49    474s]     mmu_storage_controller_qspi_controller/state_reg_1_/CK
[12/01 10:14:49    474s]     mmu_storage_controller_qspi_controller/nibble_counter_q_reg_2_/CK
[12/01 10:14:49    474s]     mmu_storage_controller_qspi_controller/nibble_counter_q_reg_0_/CK
[12/01 10:14:49    474s]     mmu_storage_controller_qspi_controller/nibble_counter_q_reg_1_/CK
[12/01 10:14:49    474s]     mmu_storage_controller_qspi_controller/state_reg_2_/CK
[12/01 10:14:49    474s] Analyzing clock structure done.
[12/01 10:14:49    474s] Reset timing graph...
[12/01 10:14:49    474s] Ignoring AAE DB Resetting ...
[12/01 10:14:49    474s] Reset timing graph done.
[12/01 10:14:49    474s] Extracting original clock gating for my_clk...
[12/01 10:14:50    475s]   clock_tree my_clk contains 11327 sinks and 1 clock gates.
[12/01 10:14:50    475s] Extracting original clock gating for my_clk done.
[12/01 10:14:50    475s] Extracting original clock gating for my_clk_generator_for_external_qspi_ck_o<1>...
[12/01 10:14:50    475s]   clock_tree my_clk_generator_for_external_qspi_ck_o<1> contains 10 sinks and 0 clock gates.
[12/01 10:14:50    475s] Extracting original clock gating for my_clk_generator_for_external_qspi_ck_o<1> done.
[12/01 10:14:50    475s] Found 1 generator input for clock tree my_clk_generator_for_external_qspi_ck_o<1>.
[12/01 10:14:50    475s] Extracting original clock gating for my_clk_generator_for_external_qspi_ck_o<2>...
[12/01 10:14:50    475s]   clock_tree my_clk_generator_for_external_qspi_ck_o<2> contains 8 sinks and 0 clock gates.
[12/01 10:14:50    475s] Extracting original clock gating for my_clk_generator_for_external_qspi_ck_o<2> done.
[12/01 10:14:50    475s] Found 1 generator input for clock tree my_clk_generator_for_external_qspi_ck_o<2>.
[12/01 10:14:50    475s] Extracting original clock gating for my_clk_generator_for_external_qspi_ck_o<3>...
[12/01 10:14:50    475s]   clock_tree my_clk_generator_for_external_qspi_ck_o<3> contains 7 sinks and 0 clock gates.
[12/01 10:14:50    475s] Extracting original clock gating for my_clk_generator_for_external_qspi_ck_o<3> done.
[12/01 10:14:50    475s] Found 1 generator input for clock tree my_clk_generator_for_external_qspi_ck_o<3>.
[12/01 10:14:50    475s] The skew group external_qspi_ck_o/mode was created. It contains 1 sinks and 1 sources.
[12/01 10:14:50    475s] The skew group my_clk/mode was created. It contains 11339 sinks and 1 sources.
[12/01 10:14:50    475s] The skew group _clock_gen_my_clk_state_reg_0_/mode was created. It contains 9 sinks and 1 sources.
[12/01 10:14:50    475s] The skew group _clock_gen_my_clk_state_reg_1_/mode was created. It contains 6 sinks and 1 sources.
[12/01 10:14:50    475s] The skew group _clock_gen_my_clk_state_reg_2_/mode was created. It contains 6 sinks and 1 sources.
[12/01 10:14:50    475s] Checking clock tree convergence...
[12/01 10:14:50    475s] Checking clock tree convergence done.
[12/01 10:14:50    475s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[12/01 10:14:50    475s] Set place::cacheFPlanSiteMark to 1
[12/01 10:14:50    475s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[12/01 10:14:50    475s] Using CCOpt effort standard.
[12/01 10:14:50    475s] CCOpt::Phase::Initialization...
[12/01 10:14:50    475s] Check Prerequisites...
[12/01 10:14:50    475s] Leaving CCOpt scope - CheckPlace...
[12/01 10:14:50    475s] OPERPROF: Starting checkPlace at level 1, MEM:2564.1M, EPOCH TIME: 1669911290.315242
[12/01 10:14:50    475s] z: 2, totalTracks: 1
[12/01 10:14:50    475s] z: 4, totalTracks: 1
[12/01 10:14:50    475s] z: 6, totalTracks: 1
[12/01 10:14:50    475s] z: 8, totalTracks: 1
[12/01 10:14:50    475s] All LLGs are deleted
[12/01 10:14:50    475s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2564.1M, EPOCH TIME: 1669911290.382855
[12/01 10:14:50    475s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:2564.1M, EPOCH TIME: 1669911290.383679
[12/01 10:14:50    475s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2564.1M, EPOCH TIME: 1669911290.391344
[12/01 10:14:50    475s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2564.1M, EPOCH TIME: 1669911290.397284
[12/01 10:14:50    475s] Core basic site is TSMC65ADV10TSITE
[12/01 10:14:50    475s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2564.1M, EPOCH TIME: 1669911290.406015
[12/01 10:14:50    475s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.026, MEM:2572.9M, EPOCH TIME: 1669911290.431873
[12/01 10:14:50    475s] SiteArray: non-trimmed site array dimensions = 1000 x 10000
[12/01 10:14:50    475s] SiteArray: use 40,960,000 bytes
[12/01 10:14:50    475s] SiteArray: current memory after site array memory allocation 2572.9M
[12/01 10:14:50    475s] SiteArray: FP blocked sites are writable
[12/01 10:14:50    475s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.192, REAL:0.132, MEM:2565.6M, EPOCH TIME: 1669911290.529748
[12/01 10:14:50    475s] 
[12/01 10:14:50    475s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/01 10:14:50    475s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.227, REAL:0.167, MEM:2565.6M, EPOCH TIME: 1669911290.558721
[12/01 10:14:50    475s] Begin checking placement ... (start mem=2564.1M, init mem=2565.6M)
[12/01 10:14:51    476s] 
[12/01 10:14:51    476s] Running CheckPlace using 4 threads!...
[12/01 10:14:51    477s] 
[12/01 10:14:51    477s] ...checkPlace MT is done!
[12/01 10:14:51    477s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2565.6M, EPOCH TIME: 1669911291.413160
[12/01 10:14:51    477s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.065, REAL:0.065, MEM:2565.6M, EPOCH TIME: 1669911291.478009
[12/01 10:14:51    477s] *info: Placed = 175010         (Fixed = 70000)
[12/01 10:14:51    477s] *info: Unplaced = 0           
[12/01 10:14:51    477s] Placement Density:8.31%(326746/3932800)
[12/01 10:14:51    477s] Placement Density (including fixed std cells):9.85%(393946/4000000)
[12/01 10:14:51    477s] All LLGs are deleted
[12/01 10:14:51    477s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2565.6M, EPOCH TIME: 1669911291.526879
[12/01 10:14:51    477s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.050, REAL:0.050, MEM:2565.6M, EPOCH TIME: 1669911291.577230
[12/01 10:14:51    477s] Finished checkPlace (total: cpu=0:00:02.2, real=0:00:01.0; vio checks: cpu=0:00:01.6, real=0:00:01.0; mem=2565.6M)
[12/01 10:14:51    477s] OPERPROF: Finished checkPlace at level 1, CPU:2.149, REAL:1.268, MEM:2565.6M, EPOCH TIME: 1669911291.582863
[12/01 10:14:51    477s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:02.2 real=0:00:01.3)
[12/01 10:14:51    477s] Innovus will update I/O latencies
[12/01 10:14:51    477s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[12/01 10:14:51    477s] 
[12/01 10:14:51    477s] 
[12/01 10:14:51    477s] 
[12/01 10:14:51    477s] Check Prerequisites done. (took cpu=0:00:02.2 real=0:00:01.3)
[12/01 10:14:51    477s] CCOpt::Phase::Initialization done. (took cpu=0:00:02.2 real=0:00:01.3)
[12/01 10:14:51    477s] Executing ccopt post-processing.
[12/01 10:14:51    477s] Synthesizing clock trees with CCOpt...
[12/01 10:14:51    477s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/01 10:14:51    477s] CCOpt::Phase::PreparingToBalance...
[12/01 10:14:51    477s] Leaving CCOpt scope - Initializing power interface...
[12/01 10:14:51    477s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 10:14:51    477s] 
[12/01 10:14:51    477s] Positive (advancing) pin insertion delays
[12/01 10:14:51    477s] =========================================
[12/01 10:14:51    477s] 
[12/01 10:14:51    477s] Found 0 advancing pin insertion delay (0.000% of 11339 clock tree sinks)
[12/01 10:14:51    477s] 
[12/01 10:14:51    477s] Negative (delaying) pin insertion delays
[12/01 10:14:51    477s] ========================================
[12/01 10:14:51    477s] 
[12/01 10:14:51    477s] Found 0 delaying pin insertion delay (0.000% of 11339 clock tree sinks)
[12/01 10:14:51    477s] **WARN: (IMPCCOPT-1127):	The skew group default._clock_gen_my_clk_state_reg_2_/mode has been identified as a duplicate of: _clock_gen_my_clk_state_reg_1_/mode
[12/01 10:14:51    477s] The skew group _clock_gen_my_clk_state_reg_2_/mode has been identified as a duplicate of: _clock_gen_my_clk_state_reg_1_/mode, so it will not be cloned.
[12/01 10:14:51    477s] Notify start of optimization...
[12/01 10:14:51    477s] Notify start of optimization done.
[12/01 10:14:51    477s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[12/01 10:14:51    477s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2565.6M, EPOCH TIME: 1669911291.662867
[12/01 10:14:51    477s] All LLGs are deleted
[12/01 10:14:51    477s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2565.6M, EPOCH TIME: 1669911291.662958
[12/01 10:14:51    477s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2565.6M, EPOCH TIME: 1669911291.662993
[12/01 10:14:51    477s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.008, REAL:0.008, MEM:2509.6M, EPOCH TIME: 1669911291.670686
[12/01 10:14:51    477s] ### Creating LA Mngr. totSessionCpu=0:07:58 mem=2509.6M
[12/01 10:14:51    477s] ### Creating LA Mngr, finished. totSessionCpu=0:07:58 mem=2509.6M
[12/01 10:14:51    477s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2509.62 MB )
[12/01 10:14:51    477s] (I)      ==================== Layers =====================
[12/01 10:14:51    477s] (I)      +-----+----+---------+---------+--------+-------+
[12/01 10:14:51    477s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/01 10:14:51    477s] (I)      +-----+----+---------+---------+--------+-------+
[12/01 10:14:51    477s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/01 10:14:51    477s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/01 10:14:51    477s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/01 10:14:51    477s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/01 10:14:51    477s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/01 10:14:51    477s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/01 10:14:51    477s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/01 10:14:51    477s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/01 10:14:51    477s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/01 10:14:51    477s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/01 10:14:51    477s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/01 10:14:51    477s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/01 10:14:51    477s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/01 10:14:51    477s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/01 10:14:51    477s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/01 10:14:51    477s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/01 10:14:51    477s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/01 10:14:51    477s] (I)      +-----+----+---------+---------+--------+-------+
[12/01 10:14:51    477s] (I)      |  64 | 64 |     RVT | implant |        |       |
[12/01 10:14:51    477s] (I)      |  65 | 65 |     HVT | implant |        |       |
[12/01 10:14:51    477s] (I)      |  66 | 66 |     LVT | implant |        |       |
[12/01 10:14:51    477s] (I)      |   0 |  0 |   POLY1 |   other |        |    MS |
[12/01 10:14:51    477s] (I)      |  67 | 67 | OVERLAP | overlap |        |       |
[12/01 10:14:51    477s] (I)      +-----+----+---------+---------+--------+-------+
[12/01 10:14:51    477s] (I)      Started Import and model ( Curr Mem: 2509.62 MB )
[12/01 10:14:51    477s] (I)      Default power domain name = toplevel_498
[12/01 10:14:51    477s] .== Non-default Options ==
[12/01 10:14:52    478s] (I)      Maximum routing layer                              : 6
[12/01 10:14:52    478s] (I)      Number of threads                                  : 4
[12/01 10:14:52    478s] (I)      Method to set GCell size                           : row
[12/01 10:14:52    478s] (I)      Counted 25037 PG shapes. We will not process PG shapes layer by layer.
[12/01 10:14:52    478s] (I)      Use row-based GCell size
[12/01 10:14:52    478s] (I)      Use row-based GCell align
[12/01 10:14:52    478s] (I)      layer 0 area = 168000
[12/01 10:14:52    478s] (I)      layer 1 area = 208000
[12/01 10:14:52    478s] (I)      layer 2 area = 208000
[12/01 10:14:52    478s] (I)      layer 3 area = 208000
[12/01 10:14:52    478s] (I)      layer 4 area = 208000
[12/01 10:14:52    478s] (I)      layer 5 area = 208000
[12/01 10:14:52    478s] (I)      GCell unit size   : 4000
[12/01 10:14:52    478s] (I)      GCell multiplier  : 1
[12/01 10:14:52    478s] (I)      GCell row height  : 4000
[12/01 10:14:52    478s] (I)      Actual row height : 4000
[12/01 10:14:52    478s] (I)      GCell align ref   : 0 0
[12/01 10:14:52    478s] [NR-eGR] Track table information for default rule: 
[12/01 10:14:52    478s] [NR-eGR] M1 has no routable track
[12/01 10:14:52    478s] [NR-eGR] M2 has single uniform track structure
[12/01 10:14:52    478s] [NR-eGR] M3 has single uniform track structure
[12/01 10:14:52    478s] [NR-eGR] M4 has single uniform track structure
[12/01 10:14:52    478s] [NR-eGR] M5 has single uniform track structure
[12/01 10:14:52    478s] [NR-eGR] M6 has single uniform track structure
[12/01 10:14:52    478s] (I)      =============== Default via ================
[12/01 10:14:52    478s] (I)      +---+------------------+-------------------+
[12/01 10:14:52    478s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[12/01 10:14:52    478s] (I)      +---+------------------+-------------------+
[12/01 10:14:52    478s] (I)      | 1 |    3  VIA1_X     |   34  VIA1_2CUT_W |
[12/01 10:14:52    478s] (I)      | 2 |    7  VIA2_X     |   39  VIA2_2CUT_N |
[12/01 10:14:52    478s] (I)      | 3 |   11  VIA3_X     |   41  VIA3_2CUT_E |
[12/01 10:14:52    478s] (I)      | 4 |   15  VIA4_X     |   45  VIA4_2CUT_E |
[12/01 10:14:52    478s] (I)      | 5 |   19  VIA5_X     |   51  VIA5_2CUT_N |
[12/01 10:14:52    478s] (I)      | 6 |   23  VIA6_X     |   54  VIA6_2CUT_W |
[12/01 10:14:52    478s] (I)      | 7 |   27  VIA7_X     |   57  VIA7_2CUT_E |
[12/01 10:14:52    478s] (I)      | 8 |   31  VIA8_X     |   62  VIA8_2CUT_W |
[12/01 10:14:52    478s] (I)      +---+------------------+-------------------+
[12/01 10:14:52    478s] [NR-eGR] Read 42054 PG shapes
[12/01 10:14:52    478s] [NR-eGR] Read 0 clock shapes
[12/01 10:14:52    478s] [NR-eGR] Read 0 other shapes
[12/01 10:14:52    478s] [NR-eGR] #Routing Blockages  : 0
[12/01 10:14:52    478s] [NR-eGR] #Instance Blockages : 0
[12/01 10:14:52    478s] [NR-eGR] #PG Blockages       : 42054
[12/01 10:14:52    478s] [NR-eGR] #Halo Blockages     : 0
[12/01 10:14:52    478s] [NR-eGR] #Boundary Blockages : 0
[12/01 10:14:52    478s] [NR-eGR] #Clock Blockages    : 0
[12/01 10:14:52    478s] [NR-eGR] #Other Blockages    : 0
[12/01 10:14:52    478s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/01 10:14:52    478s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/01 10:14:52    478s] [NR-eGR] Read 106034 nets ( ignored 0 )
[12/01 10:14:52    478s] (I)      early_global_route_priority property id does not exist.
[12/01 10:14:52    478s] (I)      Read Num Blocks=42054  Num Prerouted Wires=0  Num CS=0
[12/01 10:14:52    478s] (I)      Layer 1 (V) : #blockages 12012 : #preroutes 0
[12/01 10:14:52    478s] (I)      Layer 2 (H) : #blockages 12012 : #preroutes 0
[12/01 10:14:52    478s] (I)      Layer 3 (V) : #blockages 12012 : #preroutes 0
[12/01 10:14:52    478s] (I)      Layer 4 (H) : #blockages 6018 : #preroutes 0
[12/01 10:14:53    479s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[12/01 10:14:53    479s] (I)      Number of ignored nets                =      0
[12/01 10:14:53    479s] (I)      Number of connected nets              =      0
[12/01 10:14:53    479s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/01 10:14:53    479s] (I)      Number of clock nets                  =     11.  Ignored: No
[12/01 10:14:53    479s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/01 10:14:53    479s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/01 10:14:53    479s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/01 10:14:53    479s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/01 10:14:53    479s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/01 10:14:53    479s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/01 10:14:53    479s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/01 10:14:53    479s] [NR-eGR] There are 11 clock nets ( 0 with NDR ).
[12/01 10:14:53    479s] (I)      Ndr track 0 does not exist
[12/01 10:14:53    479s] (I)      ---------------------Grid Graph Info--------------------
[12/01 10:14:53    479s] (I)      Routing area        : (0, 0) - (4000000, 4000000)
[12/01 10:14:53    479s] (I)      Core area           : (0, 0) - (4000000, 4000000)
[12/01 10:14:53    479s] (I)      Site width          :   400  (dbu)
[12/01 10:14:53    479s] (I)      Row height          :  4000  (dbu)
[12/01 10:14:53    479s] (I)      GCell row height    :  4000  (dbu)
[12/01 10:14:53    479s] (I)      GCell width         :  4000  (dbu)
[12/01 10:14:53    479s] (I)      GCell height        :  4000  (dbu)
[12/01 10:14:53    479s] (I)      Grid                :  1000  1000     6
[12/01 10:14:53    479s] (I)      Layer numbers       :     1     2     3     4     5     6
[12/01 10:14:53    479s] (I)      Vertical capacity   :     0  4000     0  4000     0  4000
[12/01 10:14:53    479s] (I)      Horizontal capacity :     0     0  4000     0  4000     0
[12/01 10:14:53    479s] (I)      Default wire width  :   180   200   200   200   200   200
[12/01 10:14:53    479s] (I)      Default wire space  :   180   200   200   200   200   200
[12/01 10:14:53    479s] (I)      Default wire pitch  :   360   400   400   400   400   400
[12/01 10:14:53    479s] (I)      Default pitch size  :   360   400   400   400   400   400
[12/01 10:14:53    479s] (I)      First track coord   :     0   200   200   200   200   200
[12/01 10:14:53    479s] (I)      Num tracks per GCell: 11.11 10.00 10.00 10.00 10.00 10.00
[12/01 10:14:53    479s] (I)      Total num of tracks :     0 10000 10000 10000 10000 10000
[12/01 10:14:53    479s] (I)      Num of masks        :     1     1     1     1     1     1
[12/01 10:14:53    479s] (I)      Num of trim masks   :     0     0     0     0     0     0
[12/01 10:14:53    479s] (I)      --------------------------------------------------------
[12/01 10:14:53    479s] 
[12/01 10:14:53    479s] [NR-eGR] ============ Routing rule table ============
[12/01 10:14:53    479s] [NR-eGR] Rule id: 0  Nets: 106034
[12/01 10:14:53    479s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/01 10:14:53    479s] (I)                    Layer    2    3    4    5    6 
[12/01 10:14:53    479s] (I)                    Pitch  400  400  400  400  400 
[12/01 10:14:53    479s] (I)             #Used tracks    1    1    1    1    1 
[12/01 10:14:53    479s] (I)       #Fully used tracks    1    1    1    1    1 
[12/01 10:14:53    479s] [NR-eGR] ========================================
[12/01 10:14:53    479s] [NR-eGR] 
[12/01 10:14:53    479s] (I)      =============== Blocked Tracks ================
[12/01 10:14:53    479s] (I)      +-------+----------+----------+---------------+
[12/01 10:14:53    479s] (I)      | Layer |  #Tracks | #Blocked | Blocked Ratio |
[12/01 10:14:53    479s] (I)      +-------+----------+----------+---------------+
[12/01 10:14:53    479s] (I)      |     1 |        0 |        0 |         0.00% |
[12/01 10:14:53    479s] (I)      |     2 | 10000000 |    77000 |         0.77% |
[12/01 10:14:53    479s] (I)      |     3 | 10000000 |    36000 |         0.36% |
[12/01 10:14:53    479s] (I)      |     4 | 10000000 |    77000 |         0.77% |
[12/01 10:14:53    479s] (I)      |     5 | 10000000 |   160000 |         1.60% |
[12/01 10:14:53    479s] (I)      |     6 | 10000000 |        0 |         0.00% |
[12/01 10:14:53    479s] (I)      +-------+----------+----------+---------------+
[12/01 10:14:53    479s] (I)      Finished Import and model ( CPU: 1.30 sec, Real: 1.31 sec, Curr Mem: 2697.17 MB )
[12/01 10:14:53    479s] (I)      Reset routing kernel
[12/01 10:14:53    479s] (I)      Started Global Routing ( Curr Mem: 2697.17 MB )
[12/01 10:14:53    479s] (I)      totalPins=370872  totalGlobalPin=347940 (93.82%)
[12/01 10:14:53    479s] (I)      total 2D Cap : 49827004 = (19882004 H, 29945000 V)
[12/01 10:14:53    479s] [NR-eGR] Layer group 1: route 106034 net(s) in layer range [2, 6]
[12/01 10:14:53    479s] (I)      
[12/01 10:14:53    479s] (I)      ============  Phase 1a Route ============
[12/01 10:14:53    480s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/01 10:14:53    480s] (I)      Usage: 1084901 = (546978 H, 537923 V) = (2.75% H, 1.80% V) = (1.094e+06um H, 1.076e+06um V)
[12/01 10:14:53    480s] (I)      
[12/01 10:14:53    480s] (I)      ============  Phase 1b Route ============
[12/01 10:14:54    480s] (I)      Usage: 1084903 = (546978 H, 537925 V) = (2.75% H, 1.80% V) = (1.094e+06um H, 1.076e+06um V)
[12/01 10:14:54    480s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.169806e+06um
[12/01 10:14:54    480s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/01 10:14:54    480s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/01 10:14:54    480s] (I)      
[12/01 10:14:54    480s] (I)      ============  Phase 1c Route ============
[12/01 10:14:54    480s] (I)      Usage: 1084903 = (546978 H, 537925 V) = (2.75% H, 1.80% V) = (1.094e+06um H, 1.076e+06um V)
[12/01 10:14:54    480s] (I)      
[12/01 10:14:54    480s] (I)      ============  Phase 1d Route ============
[12/01 10:14:54    480s] (I)      Usage: 1084903 = (546978 H, 537925 V) = (2.75% H, 1.80% V) = (1.094e+06um H, 1.076e+06um V)
[12/01 10:14:54    480s] (I)      
[12/01 10:14:54    480s] (I)      ============  Phase 1e Route ============
[12/01 10:14:54    480s] (I)      Usage: 1084903 = (546978 H, 537925 V) = (2.75% H, 1.80% V) = (1.094e+06um H, 1.076e+06um V)
[12/01 10:14:54    480s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.169806e+06um
[12/01 10:14:54    480s] (I)      
[12/01 10:14:54    480s] (I)      ============  Phase 1l Route ============
[12/01 10:14:54    481s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/01 10:14:54    481s] (I)      Layer  2:    9966923    516952         5           0     9990000    ( 0.00%) 
[12/01 10:14:54    481s] (I)      Layer  3:    9965201    491478        14           0     9990000    ( 0.00%) 
[12/01 10:14:54    481s] (I)      Layer  4:    9966923    169042         0           0     9990000    ( 0.00%) 
[12/01 10:14:54    481s] (I)      Layer  5:    9910820     64543        11           0     9990000    ( 0.00%) 
[12/01 10:14:54    481s] (I)      Layer  6:    9990000      2334         0           0     9990000    ( 0.00%) 
[12/01 10:14:54    481s] (I)      Total:      49799867   1244349        30           0    49950000    ( 0.00%) 
[12/01 10:14:54    481s] (I)      
[12/01 10:14:54    481s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/01 10:14:54    481s] [NR-eGR]                        OverCon            
[12/01 10:14:54    481s] [NR-eGR]                         #Gcell     %Gcell
[12/01 10:14:54    481s] [NR-eGR]        Layer             (1-2)    OverCon
[12/01 10:14:54    481s] [NR-eGR] ----------------------------------------------
[12/01 10:14:54    481s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[12/01 10:14:54    481s] [NR-eGR]      M2 ( 2)         5( 0.00%)   ( 0.00%) 
[12/01 10:14:54    481s] [NR-eGR]      M3 ( 3)        11( 0.00%)   ( 0.00%) 
[12/01 10:14:54    481s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[12/01 10:14:54    481s] [NR-eGR]      M5 ( 5)         9( 0.00%)   ( 0.00%) 
[12/01 10:14:54    481s] [NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[12/01 10:14:54    481s] [NR-eGR] ----------------------------------------------
[12/01 10:14:54    481s] [NR-eGR]        Total        25( 0.00%)   ( 0.00%) 
[12/01 10:14:54    481s] [NR-eGR] 
[12/01 10:14:54    481s] (I)      Finished Global Routing ( CPU: 2.20 sec, Real: 1.40 sec, Curr Mem: 2697.17 MB )
[12/01 10:14:54    481s] (I)      total 2D Cap : 49842000 = (19888000 H, 29954000 V)
[12/01 10:14:54    481s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/01 10:14:54    481s] (I)      ============= Track Assignment ============
[12/01 10:14:54    481s] (I)      Started Track Assignment (4T) ( Curr Mem: 2697.17 MB )
[12/01 10:14:54    481s] (I)      Initialize Track Assignment ( max pin layer : 9 )
[12/01 10:14:54    481s] (I)      Run Multi-thread track assignment
[12/01 10:14:55    483s] (I)      Finished Track Assignment (4T) ( CPU: 2.25 sec, Real: 0.74 sec, Curr Mem: 2775.38 MB )
[12/01 10:14:55    483s] (I)      Started Export ( Curr Mem: 2775.38 MB )
[12/01 10:14:55    484s] [NR-eGR]             Length (um)    Vias 
[12/01 10:14:55    484s] [NR-eGR] --------------------------------
[12/01 10:14:55    484s] [NR-eGR]  M1  (1H)             0  370853 
[12/01 10:14:55    484s] [NR-eGR]  M2  (2V)        798066  541375 
[12/01 10:14:55    484s] [NR-eGR]  M3  (3H)        985155   31050 
[12/01 10:14:55    484s] [NR-eGR]  M4  (4V)        335372    6746 
[12/01 10:14:55    484s] [NR-eGR]  M5  (5H)        129424     203 
[12/01 10:14:55    484s] [NR-eGR]  M6  (6V)          4688       0 
[12/01 10:14:55    484s] [NR-eGR]  M7  (7H)             0       0 
[12/01 10:14:55    484s] [NR-eGR]  M8  (8V)             0       0 
[12/01 10:14:55    484s] [NR-eGR]  M9  (9H)             0       0 
[12/01 10:14:55    484s] [NR-eGR] --------------------------------
[12/01 10:14:55    484s] [NR-eGR]      Total      2252705  950227 
[12/01 10:14:55    484s] [NR-eGR] --------------------------------------------------------------------------
[12/01 10:14:55    484s] [NR-eGR] Total half perimeter of net bounding box: 1817202um
[12/01 10:14:55    484s] [NR-eGR] Total length: 2252705um, number of vias: 950227
[12/01 10:14:55    484s] [NR-eGR] --------------------------------------------------------------------------
[12/01 10:14:55    484s] [NR-eGR] Total eGR-routed clock nets wire length: 51136um, number of vias: 32476
[12/01 10:14:55    484s] [NR-eGR] --------------------------------------------------------------------------
[12/01 10:14:55    484s] (I)      Finished Export ( CPU: 0.91 sec, Real: 0.42 sec, Curr Mem: 2775.38 MB )
[12/01 10:14:56    484s] [NR-eGR] Finished Early Global Route kernel ( CPU: 6.95 sec, Real: 4.16 sec, Curr Mem: 2775.38 MB )
[12/01 10:14:56    484s] (I)      ======================================== Runtime Summary ========================================
[12/01 10:14:56    484s] (I)       Step                                              %       Start      Finish      Real       CPU 
[12/01 10:14:56    484s] (I)      -------------------------------------------------------------------------------------------------
[12/01 10:14:56    484s] (I)       Early Global Route kernel                   100.00%  102.35 sec  106.52 sec  4.16 sec  6.95 sec 
[12/01 10:14:56    484s] (I)       +-Import and model                           31.42%  102.36 sec  103.66 sec  1.31 sec  1.30 sec 
[12/01 10:14:56    484s] (I)       | +-Create place DB                          13.78%  102.36 sec  102.93 sec  0.57 sec  0.57 sec 
[12/01 10:14:56    484s] (I)       | | +-Import place data                      13.78%  102.36 sec  102.93 sec  0.57 sec  0.57 sec 
[12/01 10:14:56    484s] (I)       | | | +-Read instances and placement          5.47%  102.36 sec  102.58 sec  0.23 sec  0.23 sec 
[12/01 10:14:56    484s] (I)       | | | +-Read nets                             8.30%  102.59 sec  102.93 sec  0.35 sec  0.34 sec 
[12/01 10:14:56    484s] (I)       | +-Create route DB                          15.68%  102.93 sec  103.58 sec  0.65 sec  0.65 sec 
[12/01 10:14:56    484s] (I)       | | +-Import route data (4T)                 15.67%  102.93 sec  103.58 sec  0.65 sec  0.65 sec 
[12/01 10:14:56    484s] (I)       | | | +-Read blockages ( Layer 2-6 )          0.85%  102.94 sec  102.97 sec  0.04 sec  0.04 sec 
[12/01 10:14:56    484s] (I)       | | | | +-Read routing blockages              0.00%  102.94 sec  102.94 sec  0.00 sec  0.00 sec 
[12/01 10:14:56    484s] (I)       | | | | +-Read instance blockages             0.72%  102.94 sec  102.97 sec  0.03 sec  0.03 sec 
[12/01 10:14:56    484s] (I)       | | | | +-Read PG blockages                   0.12%  102.97 sec  102.97 sec  0.01 sec  0.01 sec 
[12/01 10:14:56    484s] (I)       | | | | +-Read clock blockages                0.00%  102.97 sec  102.97 sec  0.00 sec  0.00 sec 
[12/01 10:14:56    484s] (I)       | | | | +-Read other blockages                0.00%  102.97 sec  102.97 sec  0.00 sec  0.00 sec 
[12/01 10:14:56    484s] (I)       | | | | +-Read boundary cut boxes             0.00%  102.97 sec  102.97 sec  0.00 sec  0.00 sec 
[12/01 10:14:56    484s] (I)       | | | +-Read blackboxes                       0.00%  102.97 sec  102.97 sec  0.00 sec  0.00 sec 
[12/01 10:14:56    484s] (I)       | | | +-Read prerouted                        0.11%  102.97 sec  102.98 sec  0.00 sec  0.00 sec 
[12/01 10:14:56    484s] (I)       | | | +-Read unlegalized nets                 0.56%  102.98 sec  103.00 sec  0.02 sec  0.02 sec 
[12/01 10:14:56    484s] (I)       | | | +-Read nets                             1.13%  103.00 sec  103.05 sec  0.05 sec  0.05 sec 
[12/01 10:14:56    484s] (I)       | | | +-Set up via pillars                    0.05%  103.06 sec  103.06 sec  0.00 sec  0.00 sec 
[12/01 10:14:56    484s] (I)       | | | +-Initialize 3D grid graph              0.28%  103.07 sec  103.08 sec  0.01 sec  0.01 sec 
[12/01 10:14:56    484s] (I)       | | | +-Model blockage capacity              11.79%  103.08 sec  103.57 sec  0.49 sec  0.49 sec 
[12/01 10:14:56    484s] (I)       | | | | +-Initialize 3D capacity             11.40%  103.08 sec  103.56 sec  0.47 sec  0.47 sec 
[12/01 10:14:56    484s] (I)       | +-Read aux data                             0.00%  103.58 sec  103.58 sec  0.00 sec  0.00 sec 
[12/01 10:14:56    484s] (I)       | +-Others data preparation                   0.29%  103.58 sec  103.60 sec  0.01 sec  0.01 sec 
[12/01 10:14:56    484s] (I)       | +-Create route kernel                       0.91%  103.60 sec  103.63 sec  0.04 sec  0.04 sec 
[12/01 10:14:56    484s] (I)       +-Global Routing                             33.61%  103.67 sec  105.06 sec  1.40 sec  2.20 sec 
[12/01 10:14:56    484s] (I)       | +-Initialization                            0.87%  103.67 sec  103.70 sec  0.04 sec  0.04 sec 
[12/01 10:14:56    484s] (I)       | +-Net group 1                              29.00%  103.71 sec  104.91 sec  1.21 sec  2.01 sec 
[12/01 10:14:56    484s] (I)       | | +-Generate topology (4T)                  1.64%  103.71 sec  103.77 sec  0.07 sec  0.13 sec 
[12/01 10:14:56    484s] (I)       | | +-Phase 1a                               11.99%  103.86 sec  104.36 sec  0.50 sec  0.84 sec 
[12/01 10:14:56    484s] (I)       | | | +-Pattern routing (4T)                  7.80%  103.86 sec  104.19 sec  0.32 sec  0.66 sec 
[12/01 10:14:56    484s] (I)       | | | +-Pattern Routing Avoiding Blockages    2.07%  104.19 sec  104.27 sec  0.09 sec  0.09 sec 
[12/01 10:14:56    484s] (I)       | | | +-Add via demand to 2D                  2.11%  104.27 sec  104.36 sec  0.09 sec  0.09 sec 
[12/01 10:14:56    484s] (I)       | | +-Phase 1b                                3.82%  104.36 sec  104.52 sec  0.16 sec  0.19 sec 
[12/01 10:14:56    484s] (I)       | | | +-Monotonic routing (4T)                3.66%  104.36 sec  104.51 sec  0.15 sec  0.18 sec 
[12/01 10:14:56    484s] (I)       | | +-Phase 1c                                0.00%  104.52 sec  104.52 sec  0.00 sec  0.00 sec 
[12/01 10:14:56    484s] (I)       | | +-Phase 1d                                0.00%  104.52 sec  104.52 sec  0.00 sec  0.00 sec 
[12/01 10:14:56    484s] (I)       | | +-Phase 1e                                0.12%  104.52 sec  104.52 sec  0.00 sec  0.00 sec 
[12/01 10:14:56    484s] (I)       | | | +-Route legalization                    0.00%  104.52 sec  104.52 sec  0.00 sec  0.00 sec 
[12/01 10:14:56    484s] (I)       | | +-Phase 1l                                9.33%  104.52 sec  104.91 sec  0.39 sec  0.77 sec 
[12/01 10:14:56    484s] (I)       | | | +-Layer assignment (4T)                 7.71%  104.59 sec  104.91 sec  0.32 sec  0.70 sec 
[12/01 10:14:56    484s] (I)       | +-Clean cong LA                             0.00%  104.91 sec  104.91 sec  0.00 sec  0.00 sec 
[12/01 10:14:56    484s] (I)       +-Export 3D cong map                          5.16%  105.06 sec  105.28 sec  0.21 sec  0.21 sec 
[12/01 10:14:56    484s] (I)       | +-Export 2D cong map                        0.83%  105.24 sec  105.28 sec  0.03 sec  0.03 sec 
[12/01 10:14:56    484s] (I)       +-Extract Global 3D Wires                     0.62%  105.29 sec  105.31 sec  0.03 sec  0.03 sec 
[12/01 10:14:56    484s] (I)       +-Track Assignment (4T)                      17.66%  105.31 sec  106.05 sec  0.74 sec  2.25 sec 
[12/01 10:14:56    484s] (I)       | +-Initialization                            0.16%  105.31 sec  105.32 sec  0.01 sec  0.01 sec 
[12/01 10:14:56    484s] (I)       | +-Track Assignment Kernel                  17.48%  105.32 sec  106.05 sec  0.73 sec  2.24 sec 
[12/01 10:14:56    484s] (I)       | +-Free Memory                               0.01%  106.05 sec  106.05 sec  0.00 sec  0.00 sec 
[12/01 10:14:56    484s] (I)       +-Export                                     10.15%  106.05 sec  106.47 sec  0.42 sec  0.91 sec 
[12/01 10:14:56    484s] (I)       | +-Export DB wires                           4.51%  106.05 sec  106.23 sec  0.19 sec  0.56 sec 
[12/01 10:14:56    484s] (I)       | | +-Export all nets (4T)                    2.88%  106.08 sec  106.20 sec  0.12 sec  0.42 sec 
[12/01 10:14:56    484s] (I)       | | +-Set wire vias (4T)                      0.73%  106.20 sec  106.23 sec  0.03 sec  0.10 sec 
[12/01 10:14:56    484s] (I)       | +-Report wirelength                         3.85%  106.23 sec  106.39 sec  0.16 sec  0.16 sec 
[12/01 10:14:56    484s] (I)       | +-Update net boxes                          1.78%  106.39 sec  106.47 sec  0.07 sec  0.19 sec 
[12/01 10:14:56    484s] (I)       | +-Update timing                             0.00%  106.47 sec  106.47 sec  0.00 sec  0.00 sec 
[12/01 10:14:56    484s] (I)       +-Postprocess design                          0.00%  106.47 sec  106.47 sec  0.00 sec  0.00 sec 
[12/01 10:14:56    484s] (I)      ======================= Summary by functions ========================
[12/01 10:14:56    484s] (I)       Lv  Step                                      %      Real       CPU 
[12/01 10:14:56    484s] (I)      ---------------------------------------------------------------------
[12/01 10:14:56    484s] (I)        0  Early Global Route kernel           100.00%  4.16 sec  6.95 sec 
[12/01 10:14:56    484s] (I)        1  Global Routing                       33.61%  1.40 sec  2.20 sec 
[12/01 10:14:56    484s] (I)        1  Import and model                     31.42%  1.31 sec  1.30 sec 
[12/01 10:14:56    484s] (I)        1  Track Assignment (4T)                17.66%  0.74 sec  2.25 sec 
[12/01 10:14:56    484s] (I)        1  Export                               10.15%  0.42 sec  0.91 sec 
[12/01 10:14:56    484s] (I)        1  Export 3D cong map                    5.16%  0.21 sec  0.21 sec 
[12/01 10:14:56    484s] (I)        1  Extract Global 3D Wires               0.62%  0.03 sec  0.03 sec 
[12/01 10:14:56    484s] (I)        1  Postprocess design                    0.00%  0.00 sec  0.00 sec 
[12/01 10:14:56    484s] (I)        2  Net group 1                          29.00%  1.21 sec  2.01 sec 
[12/01 10:14:56    484s] (I)        2  Track Assignment Kernel              17.48%  0.73 sec  2.24 sec 
[12/01 10:14:56    484s] (I)        2  Create route DB                      15.68%  0.65 sec  0.65 sec 
[12/01 10:14:56    484s] (I)        2  Create place DB                      13.78%  0.57 sec  0.57 sec 
[12/01 10:14:56    484s] (I)        2  Export DB wires                       4.51%  0.19 sec  0.56 sec 
[12/01 10:14:56    484s] (I)        2  Report wirelength                     3.85%  0.16 sec  0.16 sec 
[12/01 10:14:56    484s] (I)        2  Update net boxes                      1.78%  0.07 sec  0.19 sec 
[12/01 10:14:56    484s] (I)        2  Initialization                        1.04%  0.04 sec  0.04 sec 
[12/01 10:14:56    484s] (I)        2  Create route kernel                   0.91%  0.04 sec  0.04 sec 
[12/01 10:14:56    484s] (I)        2  Export 2D cong map                    0.83%  0.03 sec  0.03 sec 
[12/01 10:14:56    484s] (I)        2  Others data preparation               0.29%  0.01 sec  0.01 sec 
[12/01 10:14:56    484s] (I)        2  Free Memory                           0.01%  0.00 sec  0.00 sec 
[12/01 10:14:56    484s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[12/01 10:14:56    484s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[12/01 10:14:56    484s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[12/01 10:14:56    484s] (I)        3  Import route data (4T)               15.67%  0.65 sec  0.65 sec 
[12/01 10:14:56    484s] (I)        3  Import place data                    13.78%  0.57 sec  0.57 sec 
[12/01 10:14:56    484s] (I)        3  Phase 1a                             11.99%  0.50 sec  0.84 sec 
[12/01 10:14:56    484s] (I)        3  Phase 1l                              9.33%  0.39 sec  0.77 sec 
[12/01 10:14:56    484s] (I)        3  Phase 1b                              3.82%  0.16 sec  0.19 sec 
[12/01 10:14:56    484s] (I)        3  Export all nets (4T)                  2.88%  0.12 sec  0.42 sec 
[12/01 10:14:56    484s] (I)        3  Generate topology (4T)                1.64%  0.07 sec  0.13 sec 
[12/01 10:14:56    484s] (I)        3  Set wire vias (4T)                    0.73%  0.03 sec  0.10 sec 
[12/01 10:14:56    484s] (I)        3  Phase 1e                              0.12%  0.00 sec  0.00 sec 
[12/01 10:14:56    484s] (I)        3  Phase 1c                              0.00%  0.00 sec  0.00 sec 
[12/01 10:14:56    484s] (I)        3  Phase 1d                              0.00%  0.00 sec  0.00 sec 
[12/01 10:14:56    484s] (I)        4  Model blockage capacity              11.79%  0.49 sec  0.49 sec 
[12/01 10:14:56    484s] (I)        4  Read nets                             9.43%  0.39 sec  0.39 sec 
[12/01 10:14:56    484s] (I)        4  Pattern routing (4T)                  7.80%  0.32 sec  0.66 sec 
[12/01 10:14:56    484s] (I)        4  Layer assignment (4T)                 7.71%  0.32 sec  0.70 sec 
[12/01 10:14:56    484s] (I)        4  Read instances and placement          5.47%  0.23 sec  0.23 sec 
[12/01 10:14:56    484s] (I)        4  Monotonic routing (4T)                3.66%  0.15 sec  0.18 sec 
[12/01 10:14:56    484s] (I)        4  Add via demand to 2D                  2.11%  0.09 sec  0.09 sec 
[12/01 10:14:56    484s] (I)        4  Pattern Routing Avoiding Blockages    2.07%  0.09 sec  0.09 sec 
[12/01 10:14:56    484s] (I)        4  Read blockages ( Layer 2-6 )          0.85%  0.04 sec  0.04 sec 
[12/01 10:14:56    484s] (I)        4  Read unlegalized nets                 0.56%  0.02 sec  0.02 sec 
[12/01 10:14:56    484s] (I)        4  Initialize 3D grid graph              0.28%  0.01 sec  0.01 sec 
[12/01 10:14:56    484s] (I)        4  Read prerouted                        0.11%  0.00 sec  0.00 sec 
[12/01 10:14:56    484s] (I)        4  Set up via pillars                    0.05%  0.00 sec  0.00 sec 
[12/01 10:14:56    484s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[12/01 10:14:56    484s] (I)        4  Route legalization                    0.00%  0.00 sec  0.00 sec 
[12/01 10:14:56    484s] (I)        5  Initialize 3D capacity               11.40%  0.47 sec  0.47 sec 
[12/01 10:14:56    484s] (I)        5  Read instance blockages               0.72%  0.03 sec  0.03 sec 
[12/01 10:14:56    484s] (I)        5  Read PG blockages                     0.12%  0.01 sec  0.01 sec 
[12/01 10:14:56    484s] (I)        5  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[12/01 10:14:56    484s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[12/01 10:14:56    484s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/01 10:14:56    484s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/01 10:14:56    484s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:07.2 real=0:00:04.4)
[12/01 10:14:56    484s] Legalization setup...
[12/01 10:14:56    484s] Using cell based legalization.
[12/01 10:14:56    484s] Initializing placement interface...
[12/01 10:14:56    484s]   Use check_library -place or consult logv if problems occur.
[12/01 10:14:56    484s]   Leaving CCOpt scope - Initializing placement interface...
[12/01 10:14:56    484s] OPERPROF: Starting DPlace-Init at level 1, MEM:2775.4M, EPOCH TIME: 1669911296.044425
[12/01 10:14:56    484s] z: 2, totalTracks: 1
[12/01 10:14:56    484s] z: 4, totalTracks: 1
[12/01 10:14:56    484s] z: 6, totalTracks: 1
[12/01 10:14:56    484s] z: 8, totalTracks: 1
[12/01 10:14:56    484s] All LLGs are deleted
[12/01 10:14:56    484s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2775.4M, EPOCH TIME: 1669911296.131279
[12/01 10:14:56    484s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:2775.4M, EPOCH TIME: 1669911296.132073
[12/01 10:14:56    484s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2775.4M, EPOCH TIME: 1669911296.189147
[12/01 10:14:56    484s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2775.4M, EPOCH TIME: 1669911296.195040
[12/01 10:14:56    484s] Core basic site is TSMC65ADV10TSITE
[12/01 10:14:56    484s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2775.4M, EPOCH TIME: 1669911296.203190
[12/01 10:14:56    484s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.009, REAL:0.006, MEM:2775.4M, EPOCH TIME: 1669911296.208976
[12/01 10:14:56    484s] SiteArray: non-trimmed site array dimensions = 1000 x 10000
[12/01 10:14:56    484s] SiteArray: use 40,960,000 bytes
[12/01 10:14:56    484s] SiteArray: current memory after site array memory allocation 2775.4M
[12/01 10:14:56    484s] SiteArray: FP blocked sites are writable
[12/01 10:14:56    485s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.197, REAL:0.119, MEM:2775.4M, EPOCH TIME: 1669911296.314382
[12/01 10:14:56    485s] 
[12/01 10:14:56    485s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/01 10:14:56    485s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.393, REAL:0.319, MEM:2775.4M, EPOCH TIME: 1669911296.508499
[12/01 10:14:56    485s] [CPU] DPlace-Init (cpu=0:00:00.7, real=0:00:00.0, mem=2775.4MB).
[12/01 10:14:56    485s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.683, REAL:0.619, MEM:2775.4M, EPOCH TIME: 1669911296.662981
[12/01 10:14:56    485s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.7 real=0:00:00.6)
[12/01 10:14:56    485s] Initializing placement interface done.
[12/01 10:14:56    485s] Leaving CCOpt scope - Cleaning up placement interface...
[12/01 10:14:56    485s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2775.4M, EPOCH TIME: 1669911296.663173
[12/01 10:14:56    485s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.052, REAL:0.052, MEM:2507.4M, EPOCH TIME: 1669911296.715060
[12/01 10:14:56    485s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/01 10:14:56    485s] Leaving CCOpt scope - Initializing placement interface...
[12/01 10:14:56    485s] OPERPROF: Starting DPlace-Init at level 1, MEM:2507.4M, EPOCH TIME: 1669911296.755055
[12/01 10:14:56    485s] z: 2, totalTracks: 1
[12/01 10:14:56    485s] z: 4, totalTracks: 1
[12/01 10:14:56    485s] z: 6, totalTracks: 1
[12/01 10:14:56    485s] z: 8, totalTracks: 1
[12/01 10:14:56    485s] #spOpts: VtWidth mergeVia=F 
[12/01 10:14:56    485s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2507.4M, EPOCH TIME: 1669911296.893208
[12/01 10:14:57    485s] 
[12/01 10:14:57    485s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/01 10:14:57    485s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.315, REAL:0.328, MEM:2507.4M, EPOCH TIME: 1669911297.220981
[12/01 10:14:57    486s] [CPU] DPlace-Init (cpu=0:00:00.5, real=0:00:01.0, mem=2507.4MB).
[12/01 10:14:57    486s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.479, REAL:0.501, MEM:2507.4M, EPOCH TIME: 1669911297.256003
[12/01 10:14:57    486s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.5 real=0:00:00.5)
[12/01 10:14:57    486s] (I)      Default power domain name = toplevel_498
[12/01 10:14:57    486s] .Load db... (mem=2507.4M)
[12/01 10:14:57    486s] (I)      Read data from FE... (mem=2507.4M)
[12/01 10:14:57    486s] (I)      Number of ignored instance 0
[12/01 10:14:57    486s] (I)      Number of inbound cells 0
[12/01 10:14:57    486s] (I)      Number of opened ILM blockages 0
[12/01 10:14:57    486s] (I)      Number of instances temporarily fixed by detailed placement 70003
[12/01 10:14:57    486s] (I)      numMoveCells=105007, numMacros=0  numPads=21  numMultiRowHeightInsts=0
[12/01 10:14:57    486s] (I)      cell height: 4000, count: 105010
[12/01 10:14:57    486s] (I)      Read rows... (mem=2573.3M)
[12/01 10:14:57    486s] (I)      Done Read rows (cpu=0.000s, mem=2573.3M)
[12/01 10:14:57    486s] (I)      Done Read data from FE (cpu=0.246s, mem=2573.3M)
[12/01 10:14:57    486s] (I)      Done Load db (cpu=0.246s, mem=2573.3M)
[12/01 10:14:57    486s] (I)      Constructing placeable region... (mem=2573.3M)
[12/01 10:14:57    486s] (I)      Constructing bin map
[12/01 10:14:57    486s] (I)      Initialize bin information with width=40000 height=40000
[12/01 10:14:57    486s] (I)      Done constructing bin map
[12/01 10:14:57    486s] (I)      Removing 0 blocked bin with high fixed inst density
[12/01 10:14:57    486s] (I)      Compute region effective width... (mem=2573.3M)
[12/01 10:14:57    486s] (I)      Done Compute region effective width (cpu=0.005s, mem=2573.3M)
[12/01 10:14:57    486s] (I)      Done Constructing placeable region (cpu=0.081s, mem=2573.3M)
[12/01 10:14:57    486s] Legalization setup done. (took cpu=0:00:01.6 real=0:00:01.6)
[12/01 10:14:57    486s] Validating CTS configuration...
[12/01 10:14:57    486s] Checking module port directions...
[12/01 10:14:57    486s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 10:14:57    486s] Non-default CCOpt properties:
[12/01 10:14:57    486s]   Public non-default CCOpt properties:
[12/01 10:14:57    486s]     buffer_cells is set for at least one object
[12/01 10:14:57    486s]     cts_merge_clock_gates is set for at least one object
[12/01 10:14:57    486s]     cts_merge_clock_logic is set for at least one object
[12/01 10:14:57    486s]     exclusive_sinks_rank is set for at least one object
[12/01 10:14:57    486s]     route_type is set for at least one object
[12/01 10:14:57    486s]     source_driver is set for at least one object
[12/01 10:14:57    486s]   No private non-default CCOpt properties
[12/01 10:14:57    486s] Route type trimming info:
[12/01 10:14:57    486s]   No route type modifications were made.
[12/01 10:14:57    486s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX16BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<3> -power_domain auto-default.
[12/01 10:14:57    486s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX9BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<3> -power_domain auto-default.
[12/01 10:14:57    486s] LayerId::1 widthSet size::1
[12/01 10:14:57    486s] LayerId::2 widthSet size::1
[12/01 10:14:57    486s] LayerId::3 widthSet size::1
[12/01 10:14:57    486s] LayerId::4 widthSet size::1
[12/01 10:14:57    486s] LayerId::5 widthSet size::1
[12/01 10:14:57    486s] LayerId::6 widthSet size::1
[12/01 10:14:57    486s] LayerId::7 widthSet size::1
[12/01 10:14:57    486s] LayerId::8 widthSet size::1
[12/01 10:14:57    486s] LayerId::9 widthSet size::1
[12/01 10:14:57    486s] Updating RC grid for preRoute extraction ...
[12/01 10:14:57    486s] eee: pegSigSF::1.070000
[12/01 10:14:57    486s] Initializing multi-corner resistance tables ...
[12/01 10:14:57    486s] eee: l::1 avDens::0.108911 usedTrk::110000.000000 availTrk::1010000.000000 sigTrk::110000.000000
[12/01 10:14:57    486s] eee: l::2 avDens::0.195508 usedTrk::39903.279200 availTrk::204100.000000 sigTrk::39903.279200
[12/01 10:14:57    486s] eee: l::3 avDens::0.231040 usedTrk::49257.754990 availTrk::213200.000000 sigTrk::49257.754990
[12/01 10:14:57    486s] eee: l::4 avDens::0.097890 usedTrk::16768.606000 availTrk::171300.000000 sigTrk::16768.606000
[12/01 10:14:57    486s] eee: l::5 avDens::0.029935 usedTrk::6531.799994 availTrk::218200.000000 sigTrk::6531.799994
[12/01 10:14:57    486s] eee: l::6 avDens::0.016278 usedTrk::234.400000 availTrk::14400.000000 sigTrk::234.400000
[12/01 10:14:57    486s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 10:14:57    486s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 10:14:57    486s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 10:14:58    486s] {RT default_rc_corner 0 6 6 0}
[12/01 10:14:58    486s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.269008 ; uaWl: 1.000000 ; uaWlH: 0.208409 ; aWlH: 0.000000 ; Pmax: 0.827800 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 82 ; 
[12/01 10:14:58    487s] End AAE Lib Interpolated Model. (MEM=2573.25 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 10:14:58    487s] Accumulated time to calculate placeable region: 5.5e-05
[12/01 10:14:58    487s] Accumulated time to calculate placeable region: 0.000468
[12/01 10:14:58    487s] Accumulated time to calculate placeable region: 0.000397
[12/01 10:14:58    487s] Accumulated time to calculate placeable region: 0.000397
[12/01 10:14:58    487s] Accumulated time to calculate placeable region: 0.000512
[12/01 10:14:58    487s] (I)      Initializing Steiner engine. 
[12/01 10:14:58    487s] (I)      ==================== Layers =====================
[12/01 10:14:58    487s] (I)      +-----+----+---------+---------+--------+-------+
[12/01 10:14:58    487s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/01 10:14:58    487s] (I)      +-----+----+---------+---------+--------+-------+
[12/01 10:14:58    487s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/01 10:14:58    487s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/01 10:14:58    487s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/01 10:14:58    487s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/01 10:14:58    487s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/01 10:14:58    487s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/01 10:14:58    487s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/01 10:14:58    487s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/01 10:14:58    487s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/01 10:14:58    487s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/01 10:14:58    487s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/01 10:14:58    487s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/01 10:14:58    487s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/01 10:14:58    487s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/01 10:14:58    487s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/01 10:14:58    487s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/01 10:14:58    487s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/01 10:14:58    487s] (I)      +-----+----+---------+---------+--------+-------+
[12/01 10:14:58    487s] (I)      |  64 | 64 |     RVT | implant |        |       |
[12/01 10:14:58    487s] (I)      |  65 | 65 |     HVT | implant |        |       |
[12/01 10:14:58    487s] (I)      |  66 | 66 |     LVT | implant |        |       |
[12/01 10:14:58    487s] (I)      |   0 |  0 |   POLY1 |   other |        |    MS |
[12/01 10:14:58    487s] (I)      |  67 | 67 | OVERLAP | overlap |        |       |
[12/01 10:14:58    487s] (I)      +-----+----+---------+---------+--------+-------+
[12/01 10:14:59    488s] Library trimming buffers in power domain auto-default and half-corner slowDC:setup.late removed 1 of 5 cells
[12/01 10:14:59    488s] Original list had 5 cells:
[12/01 10:14:59    488s] BUFX16MA10TR BUFX16BA10TR FRICGX13BA10TR FRICGX11BA10TR BUFX5BA10TR 
[12/01 10:14:59    488s] New trimmed list has 4 cells:
[12/01 10:14:59    488s] BUFX16MA10TR FRICGX13BA10TR FRICGX11BA10TR BUFX5BA10TR 
[12/01 10:14:59    488s] Accumulated time to calculate placeable region: 0.000608
[12/01 10:14:59    488s] Accumulated time to calculate placeable region: 0.000635
[12/01 10:14:59    488s] Accumulated time to calculate placeable region: 0.000643
[12/01 10:14:59    488s] Accumulated time to calculate placeable region: 0.000656
[12/01 10:14:59    488s] Accumulated time to calculate placeable region: 0.000671
[12/01 10:14:59    488s] Accumulated time to calculate placeable region: 0.000688
[12/01 10:14:59    488s] Accumulated time to calculate placeable region: 0.000693
[12/01 10:14:59    488s] Accumulated time to calculate placeable region: 0.000904
[12/01 10:14:59    488s] Accumulated time to calculate placeable region: 0.00091
[12/01 10:14:59    488s] Accumulated time to calculate placeable region: 0.001
[12/01 10:14:59    488s] Accumulated time to calculate placeable region: 0.001
[12/01 10:14:59    488s] Accumulated time to calculate placeable region: 0.00104
[12/01 10:14:59    488s] Accumulated time to calculate placeable region: 0.00106
[12/01 10:14:59    488s] Accumulated time to calculate placeable region: 0.0011
[12/01 10:14:59    488s] Accumulated time to calculate placeable region: 0.0011
[12/01 10:14:59    488s] Accumulated time to calculate placeable region: 0.00114
[12/01 10:14:59    488s] Accumulated time to calculate placeable region: 0.00116
[12/01 10:14:59    488s] Accumulated time to calculate placeable region: 0.00116
[12/01 10:14:59    488s] Accumulated time to calculate placeable region: 0.00102
[12/01 10:14:59    488s] Accumulated time to calculate placeable region: 0.00114
[12/01 10:15:00    488s] Library trimming inverters in power domain auto-default and half-corner slowDC:setup.late removed 9 of 20 cells
[12/01 10:15:00    488s] Original list had 20 cells:
[12/01 10:15:00    488s] INVX16BA10TR INVX13BA10TR INVX11BA10TR INVX9BA10TR INVX7P5BA10TR INVX6BA10TR INVX5BA10TR INVX4BA10TR INVX3P5BA10TR INVX3BA10TR INVX2P5BA10TR INVX2BA10TR INVX1P7BA10TR INVX1P4BA10TR INVX1P2BA10TR INVX1BA10TR INVX0P8BA10TR INVX0P7BA10TR INVX0P6BA10TR INVX0P5BA10TR 
[12/01 10:15:00    488s] New trimmed list has 11 cells:
[12/01 10:15:00    488s] INVX16BA10TR INVX13BA10TR INVX11BA10TR INVX9BA10TR INVX7P5BA10TR INVX6BA10TR INVX5BA10TR INVX4BA10TR INVX3BA10TR INVX2BA10TR INVX1BA10TR 
[12/01 10:15:00    488s] Accumulated time to calculate placeable region: 0.0012
[12/01 10:15:00    488s] Accumulated time to calculate placeable region: 0.00121
[12/01 10:15:00    488s] Accumulated time to calculate placeable region: 0.00121
[12/01 10:15:00    488s] Accumulated time to calculate placeable region: 0.00122
[12/01 10:15:00    488s] Accumulated time to calculate placeable region: 0.00123
[12/01 10:15:00    488s] Accumulated time to calculate placeable region: 0.00123
[12/01 10:15:00    488s] Accumulated time to calculate placeable region: 0.00124
[12/01 10:15:00    488s] Accumulated time to calculate placeable region: 0.00125
[12/01 10:15:00    488s] Accumulated time to calculate placeable region: 0.00125
[12/01 10:15:00    488s] Accumulated time to calculate placeable region: 0.00127
[12/01 10:15:00    488s] Accumulated time to calculate placeable region: 0.00128
[12/01 10:15:00    488s] Accumulated time to calculate placeable region: 0.00129
[12/01 10:15:00    488s] Accumulated time to calculate placeable region: 0.00136
[12/01 10:15:00    488s] Accumulated time to calculate placeable region: 0.00136
[12/01 10:15:00    488s] Accumulated time to calculate placeable region: 0.00137
[12/01 10:15:00    488s] Accumulated time to calculate placeable region: 0.00138
[12/01 10:15:00    488s] Accumulated time to calculate placeable region: 0.0014
[12/01 10:15:00    488s] Accumulated time to calculate placeable region: 0.00142
[12/01 10:15:00    488s] Accumulated time to calculate placeable region: 0.00146
[12/01 10:15:00    488s] Accumulated time to calculate placeable region: 0.00148
[12/01 10:15:00    488s] Accumulated time to calculate placeable region: 0.00149
[12/01 10:15:00    488s] Accumulated time to calculate placeable region: 0.0015
[12/01 10:15:00    488s] Accumulated time to calculate placeable region: 0.0015
[12/01 10:15:00    488s] Accumulated time to calculate placeable region: 0.00151
[12/01 10:15:00    488s] Accumulated time to calculate placeable region: 0.00151
[12/01 10:15:00    488s] Accumulated time to calculate placeable region: 0.00151
[12/01 10:15:00    488s] Accumulated time to calculate placeable region: 0.00152
[12/01 10:15:00    488s] Accumulated time to calculate placeable region: 0.00152
[12/01 10:15:00    488s] Accumulated time to calculate placeable region: 0.00153
[12/01 10:15:00    488s] Accumulated time to calculate placeable region: 0.00153
[12/01 10:15:00    488s] Accumulated time to calculate placeable region: 0.00154
[12/01 10:15:00    488s] Accumulated time to calculate placeable region: 0.00154
[12/01 10:15:00    488s] Accumulated time to calculate placeable region: 0.00155
[12/01 10:15:00    488s] Accumulated time to calculate placeable region: 0.00155
[12/01 10:15:00    488s] Accumulated time to calculate placeable region: 0.00155
[12/01 10:15:00    488s] Accumulated time to calculate placeable region: 0.00157
[12/01 10:15:00    488s] Accumulated time to calculate placeable region: 0.00161
[12/01 10:15:00    488s] Accumulated time to calculate placeable region: 0.00161
[12/01 10:15:00    488s] Accumulated time to calculate placeable region: 0.00163
[12/01 10:15:00    488s] Accumulated time to calculate placeable region: 0.00164
[12/01 10:15:00    488s] Accumulated time to calculate placeable region: 0.00164
[12/01 10:15:00    488s] Accumulated time to calculate placeable region: 0.00165
[12/01 10:15:00    488s] Accumulated time to calculate placeable region: 0.00165
[12/01 10:15:00    488s] Accumulated time to calculate placeable region: 0.00166
[12/01 10:15:00    488s] Accumulated time to calculate placeable region: 0.00166
[12/01 10:15:00    488s] Accumulated time to calculate placeable region: 0.00166
[12/01 10:15:00    488s] Accumulated time to calculate placeable region: 0.00167
[12/01 10:15:00    488s] Accumulated time to calculate placeable region: 0.00167
[12/01 10:15:00    488s] Accumulated time to calculate placeable region: 0.00167
[12/01 10:15:00    488s] Accumulated time to calculate placeable region: 0.00168
[12/01 10:15:00    488s] Accumulated time to calculate placeable region: 0.00168
[12/01 10:15:00    488s] Accumulated time to calculate placeable region: 0.00169
[12/01 10:15:00    488s] Accumulated time to calculate placeable region: 0.00169
[12/01 10:15:00    488s] Accumulated time to calculate placeable region: 0.00169
[12/01 10:15:00    488s] Accumulated time to calculate placeable region: 0.0017
[12/01 10:15:00    488s] Accumulated time to calculate placeable region: 0.0017
[12/01 10:15:00    488s] Accumulated time to calculate placeable region: 0.00173
[12/01 10:15:00    488s] Accumulated time to calculate placeable region: 0.00177
[12/01 10:15:00    488s] Accumulated time to calculate placeable region: 0.00178
[12/01 10:15:00    488s] Accumulated time to calculate placeable region: 0.0018
[12/01 10:15:00    488s] Accumulated time to calculate placeable region: 0.00181
[12/01 10:15:00    488s] Accumulated time to calculate placeable region: 0.00183
[12/01 10:15:00    488s] Accumulated time to calculate placeable region: 0.00183
[12/01 10:15:00    488s] Accumulated time to calculate placeable region: 0.00185
[12/01 10:15:00    488s] Accumulated time to calculate placeable region: 0.00186
[12/01 10:15:02    491s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX16BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<2> -power_domain auto-default.
[12/01 10:15:02    491s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX9BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<2> -power_domain auto-default.
[12/01 10:15:02    491s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX16BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<1> -power_domain auto-default.
[12/01 10:15:02    491s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX9BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<1> -power_domain auto-default.
[12/01 10:15:02    491s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX16BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk -power_domain auto-default.
[12/01 10:15:02    491s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX9BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk -power_domain auto-default.
[12/01 10:15:02    491s] Clock tree balancer configuration for clock_trees my_clk_generator_for_external_qspi_ck_o<3> my_clk_generator_for_external_qspi_ck_o<2> my_clk_generator_for_external_qspi_ck_o<1>:
[12/01 10:15:02    491s] Non-default CCOpt properties:
[12/01 10:15:02    491s]   Public non-default CCOpt properties:
[12/01 10:15:02    491s]     cts_merge_clock_gates: true (default: false)
[12/01 10:15:02    491s]     cts_merge_clock_logic: true (default: false)
[12/01 10:15:02    491s]     route_type (leaf): default_route_type_leaf (default: default)
[12/01 10:15:02    491s]     route_type (top): default_route_type_nonleaf (default: default)
[12/01 10:15:02    491s]     route_type (trunk): default_route_type_nonleaf (default: default)
[12/01 10:15:02    491s]   No private non-default CCOpt properties
[12/01 10:15:02    491s] For power domain auto-default:
[12/01 10:15:02    491s]   Buffers:     {BUFX16MA10TR FRICGX13BA10TR FRICGX11BA10TR BUFX5BA10TR}
[12/01 10:15:02    491s]   Inverters:   {INVX16BA10TR INVX13BA10TR INVX11BA10TR INVX9BA10TR INVX7P5BA10TR INVX6BA10TR INVX5BA10TR INVX4BA10TR INVX3BA10TR INVX2BA10TR INVX1BA10TR}
[12/01 10:15:02    491s]   Clock gates: PREICGX16BA10TR PREICGX13BA10TR PREICGX11BA10TR PREICGX9BA10TR PREICGX7P5BA10TR PREICGX6BA10TR PREICGX5BA10TR PREICGX4BA10TR PREICGX3P5BA10TR PREICGX3BA10TR PREICGX2P5BA10TR PREICGX2BA10TR PREICGX1P7BA10TR PREICGX1P4BA10TR PREICGX1P2BA10TR PREICGX1BA10TR PREICGX0P8BA10TR PREICGX0P7BA10TR PREICGX0P6BA10TR PREICGX0P5BA10TR 
[12/01 10:15:02    491s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 3985600.000um^2
[12/01 10:15:02    491s] Top Routing info:
[12/01 10:15:02    491s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/01 10:15:02    491s]   Unshielded; Mask Constraint: 0; Source: route_type.
[12/01 10:15:02    491s] Trunk Routing info:
[12/01 10:15:02    491s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/01 10:15:02    491s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/01 10:15:02    491s] Leaf Routing info:
[12/01 10:15:02    491s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[12/01 10:15:02    491s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/01 10:15:02    491s] For timing_corner slowDC:setup, late and power domain auto-default:
[12/01 10:15:02    491s]   Slew time target (leaf):    0.118ns
[12/01 10:15:02    491s]   Slew time target (trunk):   0.118ns
[12/01 10:15:02    491s]   Slew time target (top):     0.118ns (Note: no nets are considered top nets in this clock tree)
[12/01 10:15:02    491s]   Buffer unit delay: 0.058ns
[12/01 10:15:02    491s]   Buffer max distance: 650.909um
[12/01 10:15:02    491s] Fastest wire driving cells and distances:
[12/01 10:15:02    491s]   Buffer    : {lib_cell:BUFX16MA10TR, fastest_considered_half_corner=slowDC:setup.late, optimalDrivingDistance=650.909um, saturatedSlew=0.100ns, speed=5572.851um per ns, cellArea=17.821um^2 per 1000um}
[12/01 10:15:02    491s]   Inverter  : {lib_cell:INVX16BA10TR, fastest_considered_half_corner=slowDC:setup.late, optimalDrivingDistance=475.762um, saturatedSlew=0.090ns, speed=6468.545um per ns, cellArea=19.337um^2 per 1000um}
[12/01 10:15:02    491s]   Clock gate: {lib_cell:PREICGX16BA10TR, fastest_considered_half_corner=slowDC:setup.late, optimalDrivingDistance=626.796um, saturatedSlew=0.101ns, speed=5133.465um per ns, cellArea=29.356um^2 per 1000um}
[12/01 10:15:02    491s] 
[12/01 10:15:02    491s] Clock tree balancer configuration for clock_tree my_clk:
[12/01 10:15:02    491s] Non-default CCOpt properties:
[12/01 10:15:02    491s]   Public non-default CCOpt properties:
[12/01 10:15:02    491s]     cts_merge_clock_gates: true (default: false)
[12/01 10:15:02    491s]     cts_merge_clock_logic: true (default: false)
[12/01 10:15:02    491s]     route_type (leaf): default_route_type_leaf (default: default)
[12/01 10:15:02    491s]     route_type (top): default_route_type_nonleaf (default: default)
[12/01 10:15:02    491s]     route_type (trunk): default_route_type_nonleaf (default: default)
[12/01 10:15:02    491s]     source_driver: INVX1BA10TR/A INVX1BA10TR/Y (default: )
[12/01 10:15:02    491s]   No private non-default CCOpt properties
[12/01 10:15:02    491s] For power domain auto-default:
[12/01 10:15:02    491s]   Buffers:     {BUFX16MA10TR FRICGX13BA10TR FRICGX11BA10TR BUFX5BA10TR}
[12/01 10:15:02    491s]   Inverters:   {INVX16BA10TR INVX13BA10TR INVX11BA10TR INVX9BA10TR INVX7P5BA10TR INVX6BA10TR INVX5BA10TR INVX4BA10TR INVX3BA10TR INVX2BA10TR INVX1BA10TR}
[12/01 10:15:02    491s]   Clock gates: PREICGX16BA10TR PREICGX13BA10TR PREICGX11BA10TR PREICGX9BA10TR PREICGX7P5BA10TR PREICGX6BA10TR PREICGX5BA10TR PREICGX4BA10TR PREICGX3P5BA10TR PREICGX3BA10TR PREICGX2P5BA10TR PREICGX2BA10TR PREICGX1P7BA10TR PREICGX1P4BA10TR PREICGX1P2BA10TR PREICGX1BA10TR PREICGX0P8BA10TR PREICGX0P7BA10TR PREICGX0P6BA10TR PREICGX0P5BA10TR 
[12/01 10:15:02    491s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 3985600.000um^2
[12/01 10:15:02    491s] Top Routing info:
[12/01 10:15:02    491s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/01 10:15:02    491s]   Unshielded; Mask Constraint: 0; Source: route_type.
[12/01 10:15:02    491s] Trunk Routing info:
[12/01 10:15:02    491s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/01 10:15:02    491s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/01 10:15:02    491s] Leaf Routing info:
[12/01 10:15:02    491s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[12/01 10:15:02    491s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/01 10:15:02    491s] For timing_corner slowDC:setup, late and power domain auto-default:
[12/01 10:15:02    491s]   Slew time target (leaf):    0.118ns
[12/01 10:15:02    491s]   Slew time target (trunk):   0.118ns
[12/01 10:15:02    491s]   Slew time target (top):     0.118ns (Note: no nets are considered top nets in this clock tree)
[12/01 10:15:02    491s]   Buffer unit delay: 0.058ns
[12/01 10:15:02    491s]   Buffer max distance: 650.909um
[12/01 10:15:02    491s] Fastest wire driving cells and distances:
[12/01 10:15:02    491s]   Buffer    : {lib_cell:BUFX16MA10TR, fastest_considered_half_corner=slowDC:setup.late, optimalDrivingDistance=650.909um, saturatedSlew=0.100ns, speed=5572.851um per ns, cellArea=17.821um^2 per 1000um}
[12/01 10:15:02    491s]   Inverter  : {lib_cell:INVX16BA10TR, fastest_considered_half_corner=slowDC:setup.late, optimalDrivingDistance=475.762um, saturatedSlew=0.090ns, speed=6468.545um per ns, cellArea=19.337um^2 per 1000um}
[12/01 10:15:02    491s]   Clock gate: {lib_cell:PREICGX16BA10TR, fastest_considered_half_corner=slowDC:setup.late, optimalDrivingDistance=626.796um, saturatedSlew=0.101ns, speed=5133.465um per ns, cellArea=29.356um^2 per 1000um}
[12/01 10:15:02    491s] 
[12/01 10:15:02    491s] 
[12/01 10:15:02    491s] Logic Sizing Table:
[12/01 10:15:02    491s] 
[12/01 10:15:02    491s] -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/01 10:15:02    491s] Cell               Instance count    Source         Eligible library cells
[12/01 10:15:02    491s] -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/01 10:15:02    491s] BUFZX1MA10TR             1           library set    {BUFZX16MA10TR BUFZX11MA10TR BUFZX8MA10TR BUFZX6MA10TR BUFZX4MA10TR BUFZX3MA10TR BUFZX2MA10TR BUFZX1P4MA10TR BUFZX1MA10TR}
[12/01 10:15:02    491s] NAND2X0P5AA10TR          1           library set    {NAND2X8BA10TR NAND2X8AA10TR NAND2X6BA10TR NAND2X6AA10TR NAND2X4BA10TR NAND2X4AA10TR NAND2X3BA10TR NAND2X3AA10TR NAND2X2BA10TR NAND2X2AA10TR NAND2X1P4BA10TR NAND2X1P4AA10TR NAND2X1BA10TR NAND2X1AA10TR NAND2X0P7BA10TR NAND2X0P7AA10TR NAND2X0P5BA10TR NAND2X0P5AA10TR}
[12/01 10:15:02    491s] NOR2X0P5MA10TR           2           library set    {NOR2X8AA10TR NOR2X8MA10TR NOR2X6AA10TR NOR2X6MA10TR NOR2X4AA10TR NOR2X4MA10TR NOR2X3AA10TR NOR2X3MA10TR NOR2X2AA10TR NOR2X2MA10TR NOR2X1P4AA10TR NOR2X1P4MA10TR NOR2X1AA10TR NOR2X1MA10TR NOR2X0P7AA10TR NOR2X0P7MA10TR NOR2X0P5AA10TR NOR2X0P5MA10TR}
[12/01 10:15:02    491s] -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/01 10:15:02    491s] 
[12/01 10:15:02    491s] 
[12/01 10:15:02    491s] Clock tree balancer configuration for skew_group _clock_gen_my_clk_state_reg_0_/mode:
[12/01 10:15:02    491s]   Sources:                     pin clk
[12/01 10:15:02    491s]   Total number of sinks:       9
[12/01 10:15:02    491s]   Delay constrained sinks:     9
[12/01 10:15:02    491s]   Constrains:                  default
[12/01 10:15:02    491s]   Non-leaf sinks:              3
[12/01 10:15:02    491s]   Ignore pins:                 0
[12/01 10:15:02    491s]  Timing corner slowDC:setup.late:
[12/01 10:15:02    491s]   Skew target:                 0.058ns
[12/01 10:15:02    491s] Clock tree balancer configuration for skew_group _clock_gen_my_clk_state_reg_1_/mode:
[12/01 10:15:02    491s]   Sources:                     pin clk
[12/01 10:15:02    491s]   Total number of sinks:       6
[12/01 10:15:02    491s]   Delay constrained sinks:     6
[12/01 10:15:02    491s]   Constrains:                  default
[12/01 10:15:02    491s]   Non-leaf sinks:              3
[12/01 10:15:02    491s]   Ignore pins:                 0
[12/01 10:15:02    491s]  Timing corner slowDC:setup.late:
[12/01 10:15:02    491s]   Skew target:                 0.058ns
[12/01 10:15:02    491s] Clock tree balancer configuration for skew_group my_clk/mode:
[12/01 10:15:02    491s]   Sources:                     pin clk
[12/01 10:15:02    491s]   Total number of sinks:       11339
[12/01 10:15:02    491s]   Delay constrained sinks:     11316
[12/01 10:15:02    491s]   Constrains:                  default
[12/01 10:15:02    491s]   Non-leaf sinks:              0
[12/01 10:15:02    491s]   Ignore pins:                 0
[12/01 10:15:02    491s]  Timing corner slowDC:setup.late:
[12/01 10:15:02    491s]   Skew target:                 0.058ns
[12/01 10:15:02    491s] Primary reporting skew groups are:
[12/01 10:15:02    491s] skew_group my_clk/mode with 11339 clock sinks
[12/01 10:15:02    491s] 
[12/01 10:15:02    491s] Clock DAG stats initial state:
[12/01 10:15:02    491s]   cell counts      : b=0, i=2, icg=0, nicg=1, l=4, total=7
[12/01 10:15:02    491s]   misc counts      : r=4, pp=2
[12/01 10:15:02    491s]   cell areas       : b=0.000um^2, i=2.400um^2, icg=0.000um^2, nicg=2.400um^2, l=9.200um^2, total=14.000um^2
[12/01 10:15:02    491s]   hp wire lengths  : top=0.000um, trunk=610.600um, leaf=1203.900um, total=1814.500um
[12/01 10:15:02    491s] Clock DAG library cell distribution initial state {count}:
[12/01 10:15:02    491s]    Invs: INVX0P5MA10TR: 2 
[12/01 10:15:02    491s]   NICGs: AND2X0P5MA10TR: 1 
[12/01 10:15:02    491s]  Logics: BUFZX1MA10TR: 1 NAND2X0P5AA10TR: 1 NOR2X0P5MA10TR: 2 
[12/01 10:15:02    491s] Clock DAG hash initial state: 6191900838403847961 10905262502204855242
[12/01 10:15:02    491s] 
[12/01 10:15:02    491s] Distribution of half-perimeter wire length by ICG depth:
[12/01 10:15:02    491s] 
[12/01 10:15:02    491s] -------------------------------------------------------------------------------
[12/01 10:15:02    491s] Min ICG    Max ICG    Count    HPWL
[12/01 10:15:02    491s] Depth      Depth               (um)
[12/01 10:15:02    491s] -------------------------------------------------------------------------------
[12/01 10:15:02    491s]    0          0        10      [min=4, max=631, avg=183, sd=282, total=1831]
[12/01 10:15:02    491s]    0          1         1      [min=2940, max=2940, avg=2940, sd=0, total=2940]
[12/01 10:15:02    491s] -------------------------------------------------------------------------------
[12/01 10:15:02    491s] 
[12/01 10:15:02    491s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[12/01 10:15:02    491s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/01 10:15:02    491s] 
[12/01 10:15:02    491s] Layer information for route type default_route_type_leaf:
[12/01 10:15:02    491s] 
[12/01 10:15:02    491s] --------------------------------------------------------------------
[12/01 10:15:02    491s] Layer    Preferred    Route    Res.          Cap.          RC
[12/01 10:15:02    491s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/01 10:15:02    491s] --------------------------------------------------------------------
[12/01 10:15:02    491s] M1       N            H          1.778         0.160         0.284
[12/01 10:15:02    491s] M2       N            V          1.400         0.174         0.244
[12/01 10:15:02    491s] M3       Y            H          1.400         0.174         0.244
[12/01 10:15:02    491s] M4       Y            V          1.400         0.174         0.244
[12/01 10:15:02    491s] M5       N            H          1.400         0.174         0.244
[12/01 10:15:02    491s] M6       N            V          1.400         0.174         0.244
[12/01 10:15:02    491s] M7       N            H          1.400         0.174         0.244
[12/01 10:15:02    491s] M8       N            V          0.055         0.208         0.011
[12/01 10:15:02    491s] M9       N            H          0.055         0.194         0.011
[12/01 10:15:02    491s] --------------------------------------------------------------------
[12/01 10:15:02    491s] 
[12/01 10:15:02    491s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/01 10:15:02    491s] Unshielded; Mask Constraint: 0; Source: route_type.
[12/01 10:15:02    491s] 
[12/01 10:15:02    491s] Layer information for route type default_route_type_nonleaf:
[12/01 10:15:02    491s] 
[12/01 10:15:02    491s] --------------------------------------------------------------------
[12/01 10:15:02    491s] Layer    Preferred    Route    Res.          Cap.          RC
[12/01 10:15:02    491s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/01 10:15:02    491s] --------------------------------------------------------------------
[12/01 10:15:02    491s] M1       N            H          1.778         0.243         0.431
[12/01 10:15:02    491s] M2       N            V          1.400         0.267         0.374
[12/01 10:15:02    491s] M3       Y            H          1.400         0.267         0.374
[12/01 10:15:02    491s] M4       Y            V          1.400         0.267         0.374
[12/01 10:15:02    491s] M5       N            H          1.400         0.267         0.374
[12/01 10:15:02    491s] M6       N            V          1.400         0.267         0.374
[12/01 10:15:02    491s] M7       N            H          1.400         0.267         0.374
[12/01 10:15:02    491s] M8       N            V          0.055         0.293         0.016
[12/01 10:15:02    491s] M9       N            H          0.055         0.308         0.017
[12/01 10:15:02    491s] --------------------------------------------------------------------
[12/01 10:15:02    491s] 
[12/01 10:15:02    491s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/01 10:15:02    491s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/01 10:15:02    491s] 
[12/01 10:15:02    491s] Layer information for route type default_route_type_nonleaf:
[12/01 10:15:02    491s] 
[12/01 10:15:02    491s] --------------------------------------------------------------------
[12/01 10:15:02    491s] Layer    Preferred    Route    Res.          Cap.          RC
[12/01 10:15:02    491s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/01 10:15:02    491s] --------------------------------------------------------------------
[12/01 10:15:02    491s] M1       N            H          1.778         0.160         0.284
[12/01 10:15:02    491s] M2       N            V          1.400         0.174         0.244
[12/01 10:15:02    491s] M3       Y            H          1.400         0.174         0.244
[12/01 10:15:02    491s] M4       Y            V          1.400         0.174         0.244
[12/01 10:15:02    491s] M5       N            H          1.400         0.174         0.244
[12/01 10:15:02    491s] M6       N            V          1.400         0.174         0.244
[12/01 10:15:02    491s] M7       N            H          1.400         0.174         0.244
[12/01 10:15:02    491s] M8       N            V          0.055         0.208         0.011
[12/01 10:15:02    491s] M9       N            H          0.055         0.194         0.011
[12/01 10:15:02    491s] --------------------------------------------------------------------
[12/01 10:15:02    491s] 
[12/01 10:15:02    491s] 
[12/01 10:15:02    491s] Via selection for estimated routes (rule default):
[12/01 10:15:02    491s] 
[12/01 10:15:02    491s] ------------------------------------------------------------
[12/01 10:15:02    491s] Layer    Via Cell    Res.     Cap.     RC       Top of Stack
[12/01 10:15:02    491s] Range                (Ohm)    (fF)     (fs)     Only
[12/01 10:15:02    491s] ------------------------------------------------------------
[12/01 10:15:02    491s] M1-M2    VIA1_X      1.500    0.000    0.000    false
[12/01 10:15:02    491s] M2-M3    VIA2_X      1.500    0.000    0.000    false
[12/01 10:15:02    491s] M3-M4    VIA3_X      1.500    0.000    0.000    false
[12/01 10:15:02    491s] M4-M5    VIA4_X      1.500    0.000    0.000    false
[12/01 10:15:02    491s] M5-M6    VIA5_X      1.500    0.000    0.000    false
[12/01 10:15:02    491s] M6-M7    VIA6_X      1.500    0.000    0.000    false
[12/01 10:15:02    491s] M7-M8    VIA7_X      0.220    0.000    0.000    false
[12/01 10:15:02    491s] M8-M9    VIA8_X      0.220    0.000    0.000    false
[12/01 10:15:02    491s] ------------------------------------------------------------
[12/01 10:15:02    491s] 
[12/01 10:15:02    491s] Have 4 CPUs available for CTS. Selected algorithms will run multithreaded.
[12/01 10:15:02    491s] No ideal or dont_touch nets found in the clock tree
[12/01 10:15:02    491s] No dont_touch hnets found in the clock tree
[12/01 10:15:02    491s] 
[12/01 10:15:02    491s] Total number of dont_touch hpins in the clock network: 2
[12/01 10:15:02    491s]   Large numbers of dont_touch hpins may damage runtime and QoR.
[12/01 10:15:02    491s]   Use report_ccopt_clock_tree_structure or the Clock Tree Debugger in unit delay mode to debug these.
[12/01 10:15:02    491s] 
[12/01 10:15:02    491s] Summary of reasons for dont_touch hpins in the clock network:
[12/01 10:15:02    491s] 
[12/01 10:15:02    491s] -----------------------
[12/01 10:15:02    491s] Reason            Count
[12/01 10:15:02    491s] -----------------------
[12/01 10:15:02    491s] sdc_constraint      2
[12/01 10:15:02    491s] -----------------------
[12/01 10:15:02    491s] 
[12/01 10:15:02    491s] Total number of dont_touch hpins in the clock network with a physical location (typically partition pins): 0
[12/01 10:15:02    491s] 
[12/01 10:15:02    491s] Summary of dont_touch hpins in the clock network representing physical hierarchy:
[12/01 10:15:02    491s] 
[12/01 10:15:02    491s] ---------------------
[12/01 10:15:02    491s] Type            Count
[12/01 10:15:02    491s] ---------------------
[12/01 10:15:02    491s] ilm               0
[12/01 10:15:02    491s] partition         0
[12/01 10:15:02    491s] power_domain      0
[12/01 10:15:02    491s] fence             0
[12/01 10:15:02    491s] none              2
[12/01 10:15:02    491s] ---------------------
[12/01 10:15:02    491s] Total             2
[12/01 10:15:02    491s] ---------------------
[12/01 10:15:02    491s] 
[12/01 10:15:02    491s] Checking for illegal sizes of clock logic instances...
[12/01 10:15:02    491s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 10:15:02    491s] 
[12/01 10:15:02    491s] Filtering reasons for cell type: buffer
[12/01 10:15:02    491s] =======================================
[12/01 10:15:02    491s] 
[12/01 10:15:02    491s] -------------------------------------------------------------------
[12/01 10:15:02    491s] Clock trees    Power domain    Reason              Library cells
[12/01 10:15:02    491s] -------------------------------------------------------------------
[12/01 10:15:02    491s] all            auto-default    Library trimming    { BUFX16BA10TR }
[12/01 10:15:02    491s] -------------------------------------------------------------------
[12/01 10:15:02    491s] 
[12/01 10:15:02    491s] Filtering reasons for cell type: inverter
[12/01 10:15:02    491s] =========================================
[12/01 10:15:02    491s] 
[12/01 10:15:02    491s] -------------------------------------------------------------------------------------------------------------------------------------
[12/01 10:15:02    491s] Clock trees    Power domain    Reason                         Library cells
[12/01 10:15:02    491s] -------------------------------------------------------------------------------------------------------------------------------------
[12/01 10:15:02    491s] all            auto-default    Library trimming               { INVX0P5BA10TR INVX0P6BA10TR INVX0P7BA10TR INVX0P8BA10TR INVX1P2BA10TR
[12/01 10:15:02    491s]                                                                 INVX1P4BA10TR INVX1P7BA10TR INVX2P5BA10TR INVX3P5BA10TR }
[12/01 10:15:02    491s] all            auto-default    Unbalanced rise/fall delays    { INVX0P5MA10TR INVX0P6MA10TR INVX0P7MA10TR INVX0P8MA10TR INVX11MA10TR
[12/01 10:15:02    491s]                                                                 INVX13MA10TR INVX16MA10TR INVX1MA10TR INVX1P2MA10TR INVX1P4MA10TR
[12/01 10:15:02    491s]                                                                 INVX1P7MA10TR INVX2MA10TR INVX2P5MA10TR INVX3MA10TR INVX3P5MA10TR
[12/01 10:15:02    491s]                                                                 INVX4MA10TR INVX5MA10TR INVX6MA10TR INVX7P5MA10TR INVX9MA10TR }
[12/01 10:15:02    491s] -------------------------------------------------------------------------------------------------------------------------------------
[12/01 10:15:02    491s] 
[12/01 10:15:02    491s] 
[12/01 10:15:02    491s] Validating CTS configuration done. (took cpu=0:00:04.8 real=0:00:05.0)
[12/01 10:15:02    491s] CCOpt configuration status: all checks passed.
[12/01 10:15:02    491s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[12/01 10:15:02    491s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[12/01 10:15:02    491s]   No exclusion drivers are needed.
[12/01 10:15:02    491s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[12/01 10:15:02    491s] Antenna diode management...
[12/01 10:15:02    491s]   Found 0 antenna diodes in the clock trees.
[12/01 10:15:02    491s]   
[12/01 10:15:02    491s] Antenna diode management done.
[12/01 10:15:02    491s] Adding driver cells for primary IOs...
[12/01 10:15:02    491s]   
[12/01 10:15:02    491s]   ----------------------------------------------------------------------------------------------
[12/01 10:15:02    491s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[12/01 10:15:02    491s]   ----------------------------------------------------------------------------------------------
[12/01 10:15:02    491s]     (empty table)
[12/01 10:15:02    491s]   ----------------------------------------------------------------------------------------------
[12/01 10:15:02    491s]   
[12/01 10:15:02    491s]   
[12/01 10:15:02    491s] Adding driver cells for primary IOs done.
[12/01 10:15:02    491s] Adding driver cell for primary IO roots...
[12/01 10:15:02    491s] Adding driver cell for primary IO roots done.
[12/01 10:15:02    491s] Maximizing clock DAG abstraction...
[12/01 10:15:02    491s]   Removing clock DAG drivers
[12/01 10:15:02    491s] Maximizing clock DAG abstraction done.
[12/01 10:15:02    491s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:13.7 real=0:00:11.1)
[12/01 10:15:02    491s] Synthesizing clock trees...
[12/01 10:15:02    491s]   Preparing To Balance...
[12/01 10:15:02    491s]   Leaving CCOpt scope - Cleaning up placement interface...
[12/01 10:15:02    491s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2763.3M, EPOCH TIME: 1669911302.775012
[12/01 10:15:02    491s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.038, REAL:0.038, MEM:2755.3M, EPOCH TIME: 1669911302.813013
[12/01 10:15:02    491s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 10:15:02    491s]   Leaving CCOpt scope - Initializing placement interface...
[12/01 10:15:02    491s] OPERPROF: Starting DPlace-Init at level 1, MEM:2745.8M, EPOCH TIME: 1669911302.815040
[12/01 10:15:02    491s] z: 2, totalTracks: 1
[12/01 10:15:02    491s] z: 4, totalTracks: 1
[12/01 10:15:02    491s] z: 6, totalTracks: 1
[12/01 10:15:02    491s] z: 8, totalTracks: 1
[12/01 10:15:02    491s] #spOpts: VtWidth mergeVia=F 
[12/01 10:15:02    491s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2745.8M, EPOCH TIME: 1669911302.957562
[12/01 10:15:03    491s] 
[12/01 10:15:03    491s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/01 10:15:03    491s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.322, REAL:0.323, MEM:2745.8M, EPOCH TIME: 1669911303.280411
[12/01 10:15:03    491s] [CPU] DPlace-Init (cpu=0:00:00.5, real=0:00:01.0, mem=2745.8MB).
[12/01 10:15:03    491s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.490, REAL:0.502, MEM:2745.8M, EPOCH TIME: 1669911303.317472
[12/01 10:15:03    491s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.5 real=0:00:00.5)
[12/01 10:15:03    491s] End AAE Lib Interpolated Model. (MEM=2745.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 10:15:03    491s]   Merging duplicate siblings in DAG...
[12/01 10:15:03    491s]     Clock DAG stats before merging:
[12/01 10:15:03    491s]       cell counts      : b=0, i=2, icg=0, nicg=1, l=4, total=7
[12/01 10:15:03    491s]       misc counts      : r=4, pp=2
[12/01 10:15:03    491s]       cell areas       : b=0.000um^2, i=2.400um^2, icg=0.000um^2, nicg=2.400um^2, l=9.200um^2, total=14.000um^2
[12/01 10:15:03    491s]       hp wire lengths  : top=0.000um, trunk=610.600um, leaf=1203.900um, total=1814.500um
[12/01 10:15:03    491s]     Clock DAG library cell distribution before merging {count}:
[12/01 10:15:03    491s]        Invs: INVX0P5MA10TR: 2 
[12/01 10:15:03    491s]       NICGs: AND2X0P5MA10TR: 1 
[12/01 10:15:03    491s]      Logics: BUFZX1MA10TR: 1 NAND2X0P5AA10TR: 1 NOR2X0P5MA10TR: 2 
[12/01 10:15:03    491s]     Clock DAG hash before merging: 6191900838403847961 10905262502204855242
[12/01 10:15:03    491s]     Resynthesising clock tree into netlist...
[12/01 10:15:03    491s]       Reset timing graph...
[12/01 10:15:03    491s] Ignoring AAE DB Resetting ...
[12/01 10:15:03    491s]       Reset timing graph done.
[12/01 10:15:03    491s]     Resynthesising clock tree into netlist done.
[12/01 10:15:03    491s]     
[12/01 10:15:03    491s]     Clock gate merging summary:
[12/01 10:15:03    491s]     
[12/01 10:15:03    491s]     ----------------------------------------------------------
[12/01 10:15:03    491s]     Description                          Number of occurrences
[12/01 10:15:03    491s]     ----------------------------------------------------------
[12/01 10:15:03    491s]     Total clock gates                              1
[12/01 10:15:03    491s]     Globally unique enables                        1
[12/01 10:15:03    491s]     Potentially mergeable clock gates              0
[12/01 10:15:03    491s]     Actually merged clock gates                    0
[12/01 10:15:03    491s]     ----------------------------------------------------------
[12/01 10:15:03    491s]     
[12/01 10:15:03    491s]     --------------------------------------------
[12/01 10:15:03    491s]     Cannot merge reason    Number of occurrences
[12/01 10:15:03    491s]     --------------------------------------------
[12/01 10:15:03    491s]     GloballyUnique                   1
[12/01 10:15:03    491s]     --------------------------------------------
[12/01 10:15:03    491s]     
[12/01 10:15:03    491s]     Clock logic merging summary:
[12/01 10:15:03    491s]     
[12/01 10:15:03    491s]     -----------------------------------------------------------
[12/01 10:15:03    491s]     Description                           Number of occurrences
[12/01 10:15:03    491s]     -----------------------------------------------------------
[12/01 10:15:03    491s]     Total clock logics                              4
[12/01 10:15:03    491s]     Globally unique logic expressions               4
[12/01 10:15:03    491s]     Potentially mergeable clock logics              0
[12/01 10:15:03    491s]     Actually merged clock logics                    0
[12/01 10:15:03    491s]     -----------------------------------------------------------
[12/01 10:15:03    491s]     
[12/01 10:15:03    491s]     --------------------------------------------
[12/01 10:15:03    491s]     Cannot merge reason    Number of occurrences
[12/01 10:15:03    491s]     --------------------------------------------
[12/01 10:15:03    491s]     GloballyUnique                   4
[12/01 10:15:03    491s]     --------------------------------------------
[12/01 10:15:03    491s]     
[12/01 10:15:03    491s]     Disconnecting clock tree from netlist...
[12/01 10:15:03    491s]     Disconnecting clock tree from netlist done.
[12/01 10:15:03    491s]   Merging duplicate siblings in DAG done.
[12/01 10:15:03    491s]   Accumulated time to calculate placeable region: 0.00189
[12/01 10:15:03    491s]   Preparing To Balance done. (took cpu=0:00:00.6 real=0:00:00.7)
[12/01 10:15:03    491s]   CCOpt::Phase::Construction...
[12/01 10:15:03    491s]   Stage::Clustering...
[12/01 10:15:03    491s]   Clustering...
[12/01 10:15:03    491s]     Clock DAG hash before 'Clustering': 2295200392486677842 10758189686969193829
[12/01 10:15:03    491s]     Initialize for clustering...
[12/01 10:15:03    491s]     Clock DAG stats before clustering:
[12/01 10:15:03    491s]       cell counts      : b=0, i=2, icg=0, nicg=1, l=4, total=7
[12/01 10:15:03    491s]       misc counts      : r=4, pp=2
[12/01 10:15:03    491s]       cell areas       : b=0.000um^2, i=18.400um^2, icg=0.000um^2, nicg=12.800um^2, l=51.600um^2, total=82.800um^2
[12/01 10:15:03    491s]       hp wire lengths  : top=0.000um, trunk=610.600um, leaf=1203.900um, total=1814.500um
[12/01 10:15:03    491s]     Clock DAG library cell distribution before clustering {count}:
[12/01 10:15:03    491s]        Invs: INVX16BA10TR: 2 
[12/01 10:15:03    491s]       NICGs: AND2X11MA10TR: 1 
[12/01 10:15:03    491s]      Logics: BUFZX16MA10TR: 1 NAND2X8BA10TR: 1 NOR2X8AA10TR: 2 
[12/01 10:15:03    492s]     Clock DAG hash before clustering: 2295200392486677842 10758189686969193829
[12/01 10:15:03    492s]     Computing optimal clock node locations...
[12/01 10:15:03    492s] End AAE Lib Interpolated Model. (MEM=2745.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 10:15:03    492s]       Optimal path computation stats:
[12/01 10:15:03    492s]         Successful          : 6
[12/01 10:15:03    492s]         Unsuccessful        : 0
[12/01 10:15:03    492s]         Immovable           : 4
[12/01 10:15:03    492s]         lockedParentLocation: 3
[12/01 10:15:03    492s]       Unsuccessful details:
[12/01 10:15:03    492s]       
[12/01 10:15:03    492s]     Computing optimal clock node locations done.
[12/01 10:15:03    492s]     Computing max distances from locked parents...
[12/01 10:15:03    492s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[12/01 10:15:03    492s]     Computing max distances from locked parents done.
[12/01 10:15:03    492s]     
[12/01 10:15:03    492s]     MT Status Report:
[12/01 10:15:03    492s]     
[12/01 10:15:03    492s]     -----------------------------------------------------------------------
[12/01 10:15:03    492s]     Node                                           Reason
[12/01 10:15:03    492s]     -----------------------------------------------------------------------
[12/01 10:15:03    492s]     U11033                                         IsNonIntegratedClockGate
[12/01 10:15:03    492s]     mmu_storage_controller_qspi_controller/U155    IsMultiInputNode
[12/01 10:15:03    492s]     mmu_storage_controller_qspi_controller/U28     IsMultiInputNode
[12/01 10:15:03    492s]     mmu_storage_controller_qspi_controller/U29     IsMultiInputNode
[12/01 10:15:03    492s]     -----------------------------------------------------------------------
[12/01 10:15:03    492s]     
[12/01 10:15:03    492s]     Found 2 MT nodes and marked 15 non-MT because of 4 problematic nodes.
[12/01 10:15:03    492s]     
[12/01 10:15:03    492s]     
[12/01 10:15:03    492s]     Initialize for clustering done. (took cpu=0:00:00.2 real=0:00:00.1)
[12/01 10:15:03    492s]     Bottom-up phase...
[12/01 10:15:03    492s]     Clustering bottom-up starting from leaves...
[12/01 10:15:03    492s]         Clock tree timing engine global stage delay update for slowDC:setup.late...
[12/01 10:15:04    492s]         Clock tree timing engine global stage delay update for slowDC:setup.late done. (took cpu=0:00:00.1 real=0:00:00.0)
[12/01 10:15:04    492s]       Clustering clock_tree my_clk_generator_for_external_qspi_ck_o<3>...
[12/01 10:15:04    492s]       Clustering clock_tree my_clk_generator_for_external_qspi_ck_o<3> done.
[12/01 10:15:04    492s]       Clustering clock_tree my_clk_generator_for_external_qspi_ck_o<2>...
[12/01 10:15:04    492s]       Clustering clock_tree my_clk_generator_for_external_qspi_ck_o<2> done.
[12/01 10:15:04    492s]       Clustering clock_tree my_clk_generator_for_external_qspi_ck_o<1>...
[12/01 10:15:04    492s]       Clustering clock_tree my_clk_generator_for_external_qspi_ck_o<1> done.
[12/01 10:15:04    493s]       Clustering clock_tree my_clk...
[12/01 10:15:04    493s]         Accumulated time to calculate placeable region: 0.00191
[12/01 10:15:06    497s]       Clustering clock_tree my_clk done.
[12/01 10:15:06    497s]     Clustering bottom-up starting from leaves done.
[12/01 10:15:06    497s]     Rebuilding the clock tree after clustering...
[12/01 10:15:06    497s]     Rebuilding the clock tree after clustering done.
[12/01 10:15:06    497s]     Clock DAG stats after bottom-up phase:
[12/01 10:15:06    497s]       cell counts      : b=143, i=2, icg=0, nicg=1, l=4, total=150
[12/01 10:15:06    497s]       misc counts      : r=4, pp=2
[12/01 10:15:06    497s]       cell areas       : b=1544.800um^2, i=18.400um^2, icg=0.000um^2, nicg=12.800um^2, l=51.600um^2, total=1627.600um^2
[12/01 10:15:06    497s]       hp wire lengths  : top=0.000um, trunk=7580.200um, leaf=15102.800um, total=22683.000um
[12/01 10:15:06    497s]     Clock DAG library cell distribution after bottom-up phase {count}:
[12/01 10:15:06    497s]        Bufs: BUFX16MA10TR: 48 FRICGX11BA10TR: 95 
[12/01 10:15:06    497s]        Invs: INVX16BA10TR: 2 
[12/01 10:15:06    497s]       NICGs: AND2X11MA10TR: 1 
[12/01 10:15:06    497s]      Logics: BUFZX16MA10TR: 1 NAND2X8BA10TR: 1 NOR2X8AA10TR: 2 
[12/01 10:15:06    497s]     Clock DAG hash after bottom-up phase: 5400718805821655007 15156908228690839641
[12/01 10:15:06    497s]     Bottom-up phase done. (took cpu=0:00:05.0 real=0:00:02.7)
[12/01 10:15:06    497s]     Legalizing clock trees...
[12/01 10:15:06    497s]     Resynthesising clock tree into netlist...
[12/01 10:15:06    497s]       Reset timing graph...
[12/01 10:15:06    497s] Ignoring AAE DB Resetting ...
[12/01 10:15:06    497s]       Reset timing graph done.
[12/01 10:15:06    497s]     Resynthesising clock tree into netlist done.
[12/01 10:15:06    497s]     Commiting net attributes....
[12/01 10:15:06    497s]     Commiting net attributes. done.
[12/01 10:15:06    497s]     Leaving CCOpt scope - ClockRefiner...
[12/01 10:15:06    497s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2890.1M, EPOCH TIME: 1669911306.533471
[12/01 10:15:06    497s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.034, REAL:0.040, MEM:2735.1M, EPOCH TIME: 1669911306.573498
[12/01 10:15:06    497s]     Assigned high priority to 11485 instances.
[12/01 10:15:06    497s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[12/01 10:15:06    497s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[12/01 10:15:06    497s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2735.1M, EPOCH TIME: 1669911306.591949
[12/01 10:15:06    497s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2735.1M, EPOCH TIME: 1669911306.592075
[12/01 10:15:06    497s] z: 2, totalTracks: 1
[12/01 10:15:06    497s] z: 4, totalTracks: 1
[12/01 10:15:06    497s] z: 6, totalTracks: 1
[12/01 10:15:06    497s] z: 8, totalTracks: 1
[12/01 10:15:06    497s] #spOpts: VtWidth mergeVia=F 
[12/01 10:15:06    497s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2735.1M, EPOCH TIME: 1669911306.729331
[12/01 10:15:06    497s] 
[12/01 10:15:06    497s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/01 10:15:07    497s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.357, REAL:0.365, MEM:2735.1M, EPOCH TIME: 1669911307.094018
[12/01 10:15:07    497s] [CPU] DPlace-Init (cpu=0:00:00.5, real=0:00:01.0, mem=2735.1MB).
[12/01 10:15:07    497s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.525, REAL:0.539, MEM:2735.1M, EPOCH TIME: 1669911307.130578
[12/01 10:15:07    497s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.526, REAL:0.539, MEM:2735.1M, EPOCH TIME: 1669911307.130610
[12/01 10:15:07    497s] TDRefine: refinePlace mode is spiral
[12/01 10:15:07    497s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1508544.4
[12/01 10:15:07    497s] OPERPROF: Starting RefinePlace at level 1, MEM:2735.1M, EPOCH TIME: 1669911307.130675
[12/01 10:15:07    497s] *** Starting refinePlace (0:08:18 mem=2735.1M) ***
[12/01 10:15:07    497s] Total net bbox length = 1.835e+06 (9.185e+05 9.168e+05) (ext = 2.104e+03)
[12/01 10:15:07    497s] 
[12/01 10:15:07    497s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/01 10:15:07    497s] **WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
[12/01 10:15:07    498s] # spcSbClkGt: 8
[12/01 10:15:07    498s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 10:15:07    498s] Enhanced MH flow has been turned off for floorplan mode.
[12/01 10:15:07    498s] (I)      Default power domain name = toplevel_498
[12/01 10:15:07    498s] .Default power domain name = toplevel_498
[12/01 10:15:07    498s] .OPERPROF:   Starting RefinePlace2 at level 2, MEM:2735.1M, EPOCH TIME: 1669911307.393866
[12/01 10:15:07    498s] Starting refinePlace ...
[12/01 10:15:07    498s] Default power domain name = toplevel_498
[12/01 10:15:07    498s] .One DDP V2 for no tweak run.
[12/01 10:15:07    498s] Default power domain name = toplevel_498
[12/01 10:15:07    498s] .** Cut row section cpu time 0:00:00.2.
[12/01 10:15:08    498s]    Spread Effort: high, standalone mode, useDDP on.
[12/01 10:15:08    499s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.4, real=0:00:01.0, mem=2807.4MB) @(0:08:18 - 0:08:20).
[12/01 10:15:08    499s] Move report: preRPlace moves 814 insts, mean move: 1.43 um, max move: 8.60 um 
[12/01 10:15:08    499s] 	Max move on inst (CTS_ccl_buf_00131): (1271.60, 570.00) --> (1280.20, 570.00)
[12/01 10:15:08    499s] 	Length: 29 sites, height: 1 rows, site name: TSMC65ADV10TSITE, cell type: BUFX16MA10TR
[12/01 10:15:08    499s] wireLenOptFixPriorityInst 11334 inst fixed
[12/01 10:15:09    500s] 
[12/01 10:15:09    500s] Running Spiral MT with 4 threads  fetchWidth=1024 
[12/01 10:15:10    501s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/01 10:15:10    501s] [CPU] RefinePlace/Spiral (cpu=0:00:00.6, real=0:00:00.0)
[12/01 10:15:10    501s] [CPU] RefinePlace/Commit (cpu=0:00:01.2, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.1, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/01 10:15:10    501s] [CPU] RefinePlace/Legalization (cpu=0:00:02.2, real=0:00:02.0, mem=2807.4MB) @(0:08:20 - 0:08:22).
[12/01 10:15:10    501s] Move report: Detail placement moves 814 insts, mean move: 1.43 um, max move: 8.60 um 
[12/01 10:15:10    501s] 	Max move on inst (CTS_ccl_buf_00131): (1271.60, 570.00) --> (1280.20, 570.00)
[12/01 10:15:10    501s] 	Runtime: CPU: 0:00:03.8 REAL: 0:00:03.0 MEM: 2807.4MB
[12/01 10:15:10    501s] Statistics of distance of Instance movement in refine placement:
[12/01 10:15:10    501s]   maximum (X+Y) =         8.60 um
[12/01 10:15:10    501s]   inst (CTS_ccl_buf_00131) with max move: (1271.6, 570) -> (1280.2, 570)
[12/01 10:15:10    501s]   mean    (X+Y) =         1.43 um
[12/01 10:15:10    501s] Summary Report:
[12/01 10:15:10    501s] Instances move: 814 (out of 105153 movable)
[12/01 10:15:10    501s] Instances flipped: 0
[12/01 10:15:10    501s] Mean displacement: 1.43 um
[12/01 10:15:10    501s] Max displacement: 8.60 um (Instance: CTS_ccl_buf_00131) (1271.6, 570) -> (1280.2, 570)
[12/01 10:15:10    501s] 	Length: 29 sites, height: 1 rows, site name: TSMC65ADV10TSITE, cell type: BUFX16MA10TR
[12/01 10:15:10    501s] Total instances moved : 814
[12/01 10:15:10    501s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:3.818, REAL:2.765, MEM:2807.4M, EPOCH TIME: 1669911310.159136
[12/01 10:15:10    502s] Total net bbox length = 1.836e+06 (9.187e+05 9.172e+05) (ext = 2.104e+03)
[12/01 10:15:10    502s] Runtime: CPU: 0:00:04.1 REAL: 0:00:03.0 MEM: 2807.4MB
[12/01 10:15:10    502s] [CPU] RefinePlace/total (cpu=0:00:04.1, real=0:00:03.0, mem=2807.4MB) @(0:08:18 - 0:08:22).
[12/01 10:15:10    502s] *** Finished refinePlace (0:08:22 mem=2807.4M) ***
[12/01 10:15:10    502s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1508544.4
[12/01 10:15:10    502s] OPERPROF: Finished RefinePlace at level 1, CPU:4.141, REAL:3.090, MEM:2807.4M, EPOCH TIME: 1669911310.220700
[12/01 10:15:10    502s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2807.4M, EPOCH TIME: 1669911310.220745
[12/01 10:15:10    502s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.037, REAL:0.037, MEM:2767.4M, EPOCH TIME: 1669911310.258194
[12/01 10:15:10    502s]     ClockRefiner summary
[12/01 10:15:10    502s]     All clock instances: Moved 292, flipped 109 and cell swapped 0 (out of a total of 11488).
[12/01 10:15:10    502s]     The largest move was 8.6 um for CTS_ccl_buf_00131.
[12/01 10:15:10    502s]     Non-sink clock instances: Moved 21, flipped 4 and cell swapped 0 (out of a total of 153).
[12/01 10:15:10    502s]     The largest move was 8.6 um for CTS_ccl_buf_00131.
[12/01 10:15:10    502s]     Clock sinks: Moved 271, flipped 105 and cell swapped 0 (out of a total of 11335).
[12/01 10:15:10    502s]     The largest move was 8 um for vproc_top_u_core_core_clock_gate_i_en_latch_reg.
[12/01 10:15:10    502s]     Revert refine place priority changes on 0 instances.
[12/01 10:15:10    502s] OPERPROF: Starting DPlace-Init at level 1, MEM:2767.4M, EPOCH TIME: 1669911310.299196
[12/01 10:15:10    502s] z: 2, totalTracks: 1
[12/01 10:15:10    502s] z: 4, totalTracks: 1
[12/01 10:15:10    502s] z: 6, totalTracks: 1
[12/01 10:15:10    502s] z: 8, totalTracks: 1
[12/01 10:15:10    502s] #spOpts: VtWidth mergeVia=F 
[12/01 10:15:10    502s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2767.4M, EPOCH TIME: 1669911310.438565
[12/01 10:15:10    502s] 
[12/01 10:15:10    502s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/01 10:15:10    502s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.383, REAL:0.392, MEM:2767.4M, EPOCH TIME: 1669911310.830909
[12/01 10:15:10    502s] [CPU] DPlace-Init (cpu=0:00:00.6, real=0:00:00.0, mem=2767.4MB).
[12/01 10:15:10    502s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.550, REAL:0.568, MEM:2767.4M, EPOCH TIME: 1669911310.867275
[12/01 10:15:10    502s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:05.3 real=0:00:04.3)
[12/01 10:15:10    502s]     Disconnecting clock tree from netlist...
[12/01 10:15:10    502s]     Disconnecting clock tree from netlist done.
[12/01 10:15:10    502s]     Leaving CCOpt scope - Cleaning up placement interface...
[12/01 10:15:10    502s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2767.4M, EPOCH TIME: 1669911310.903163
[12/01 10:15:10    502s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.031, REAL:0.031, MEM:2767.4M, EPOCH TIME: 1669911310.934068
[12/01 10:15:10    502s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 10:15:10    502s]     Leaving CCOpt scope - Initializing placement interface...
[12/01 10:15:10    502s] OPERPROF: Starting DPlace-Init at level 1, MEM:2767.4M, EPOCH TIME: 1669911310.936101
[12/01 10:15:10    502s] z: 2, totalTracks: 1
[12/01 10:15:10    502s] z: 4, totalTracks: 1
[12/01 10:15:10    502s] z: 6, totalTracks: 1
[12/01 10:15:10    502s] z: 8, totalTracks: 1
[12/01 10:15:10    502s] #spOpts: VtWidth mergeVia=F 
[12/01 10:15:11    502s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2767.4M, EPOCH TIME: 1669911311.072541
[12/01 10:15:11    502s] 
[12/01 10:15:11    502s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/01 10:15:11    503s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.350, REAL:0.351, MEM:2767.4M, EPOCH TIME: 1669911311.423899
[12/01 10:15:11    503s] [CPU] DPlace-Init (cpu=0:00:00.5, real=0:00:01.0, mem=2767.4MB).
[12/01 10:15:11    503s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.515, REAL:0.526, MEM:2767.4M, EPOCH TIME: 1669911311.462238
[12/01 10:15:11    503s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.5 real=0:00:00.5)
[12/01 10:15:11    503s]     Clock tree timing engine global stage delay update for slowDC:setup.late...
[12/01 10:15:11    503s] End AAE Lib Interpolated Model. (MEM=2767.41 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 10:15:11    503s]     Clock tree timing engine global stage delay update for slowDC:setup.late done. (took cpu=0:00:00.4 real=0:00:00.2)
[12/01 10:15:11    503s]     
[12/01 10:15:11    503s]     Clock tree legalization - Histogram:
[12/01 10:15:11    503s]     ====================================
[12/01 10:15:11    503s]     
[12/01 10:15:11    503s]     --------------------------------
[12/01 10:15:11    503s]     Movement (um)    Number of cells
[12/01 10:15:11    503s]     --------------------------------
[12/01 10:15:11    503s]     [1.6,2.3)               7
[12/01 10:15:11    503s]     [2.3,3)                 1
[12/01 10:15:11    503s]     [3,3.7)                 1
[12/01 10:15:11    503s]     [3.7,4.4)               9
[12/01 10:15:11    503s]     [4.4,5.1)               0
[12/01 10:15:11    503s]     [5.1,5.8)               0
[12/01 10:15:11    503s]     [5.8,6.5)               0
[12/01 10:15:11    503s]     [6.5,7.2)               1
[12/01 10:15:11    503s]     [7.2,7.9)               2
[12/01 10:15:11    503s]     [7.9,8.6)               3
[12/01 10:15:11    503s]     --------------------------------
[12/01 10:15:11    503s]     
[12/01 10:15:11    503s]     
[12/01 10:15:11    503s]     Clock tree legalization - Top 10 Movements:
[12/01 10:15:11    503s]     ===========================================
[12/01 10:15:11    503s]     
[12/01 10:15:11    503s]     ----------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/01 10:15:11    503s]     Movement (um)    Desired               Achieved              Node
[12/01 10:15:11    503s]                      location              location              
[12/01 10:15:11    503s]     ----------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/01 10:15:11    503s]          8.6         (1271.600,570.000)    (1280.200,570.000)    CTS_ccl_buf_00131 (a lib_cell BUFX16MA10TR) at (1280.200,570.000), in power domain auto-default
[12/01 10:15:11    503s]          8           (1271.600,570.000)    (1263.600,570.000)    CTS_ccl_buf_00129 (a lib_cell BUFX16MA10TR) at (1263.600,570.000), in power domain auto-default
[12/01 10:15:11    503s]          8           (1271.600,570.000)    (1271.600,578.000)    CTS_ccl_buf_00130 (a lib_cell BUFX16MA10TR) at (1271.600,578.000), in power domain auto-default
[12/01 10:15:11    503s]          7.8         (1380.400,534.000)    (1372.600,534.000)    CTS_ccl_a_buf_00138 (a lib_cell BUFX16MA10TR) at (1372.600,534.000), in power domain auto-default
[12/01 10:15:11    503s]          7.8         (1380.400,534.000)    (1388.200,534.000)    CTS_ccl_a_buf_00139 (a lib_cell BUFX16MA10TR) at (1388.200,534.000), in power domain auto-default
[12/01 10:15:11    503s]          6.8         (1271.600,570.000)    (1274.400,566.000)    CTS_ccl_a_buf_00118 (a lib_cell BUFX16MA10TR) at (1274.400,566.000), in power domain auto-default
[12/01 10:15:11    503s]          4           (1187.600,610.000)    (1187.600,606.000)    CTS_ccl_a_buf_00022 (a lib_cell FRICGX11BA10TR) at (1187.600,606.000), in power domain auto-default
[12/01 10:15:11    503s]          4           (690.400,926.000)     (690.400,930.000)     CTS_ccl_a_buf_00113 (a lib_cell FRICGX11BA10TR) at (690.400,930.000), in power domain auto-default
[12/01 10:15:11    503s]          4           (879.800,966.000)     (879.800,962.000)     CTS_ccl_a_buf_00109 (a lib_cell FRICGX11BA10TR) at (879.800,962.000), in power domain auto-default
[12/01 10:15:11    503s]          4           (604.200,1282.000)    (604.200,1278.000)    CTS_ccl_a_buf_00036 (a lib_cell FRICGX11BA10TR) at (604.200,1278.000), in power domain auto-default
[12/01 10:15:11    503s]     ----------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/01 10:15:11    503s]     
[12/01 10:15:11    503s]     Legalizing clock trees done. (took cpu=0:00:06.6 real=0:00:05.4)
[12/01 10:15:11    503s]     Clock DAG stats after 'Clustering':
[12/01 10:15:11    503s]       cell counts      : b=143, i=2, icg=0, nicg=1, l=4, total=150
[12/01 10:15:11    503s]       misc counts      : r=4, pp=2
[12/01 10:15:11    503s]       cell areas       : b=1544.800um^2, i=18.400um^2, icg=0.000um^2, nicg=12.800um^2, l=51.600um^2, total=1627.600um^2
[12/01 10:15:11    503s]       cell capacitance : b=1.013pF, i=0.052pF, icg=0.000pF, nicg=0.009pF, l=0.099pF, total=1.173pF
[12/01 10:15:11    503s]       sink capacitance : count=11339, total=9.968pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/01 10:15:11    503s]       wire capacitance : top=0.000pF, trunk=0.971pF, leaf=5.543pF, total=6.514pF
[12/01 10:15:11    503s]       wire lengths     : top=0.000um, trunk=9233.300um, leaf=51112.511um, total=60345.810um
[12/01 10:15:11    503s]       hp wire lengths  : top=0.000um, trunk=7646.400um, leaf=15129.800um, total=22776.200um
[12/01 10:15:11    503s]     Clock DAG net violations after 'Clustering':
[12/01 10:15:11    503s]       Remaining Transition : {count=3, worst=[0.011ns, 0.008ns, 0.003ns]} avg=0.007ns sd=0.004ns sum=0.022ns
[12/01 10:15:11    503s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[12/01 10:15:11    503s]       Trunk : target=0.118ns count=32 avg=0.060ns sd=0.037ns min=0.000ns max=0.128ns {16 <= 0.071ns, 11 <= 0.094ns, 1 <= 0.106ns, 1 <= 0.112ns, 0 <= 0.118ns} {1 <= 0.124ns, 2 <= 0.130ns, 0 <= 0.142ns, 0 <= 0.177ns, 0 > 0.177ns}
[12/01 10:15:11    503s]       Leaf  : target=0.118ns count=125 avg=0.085ns sd=0.019ns min=0.017ns max=0.110ns {21 <= 0.071ns, 79 <= 0.094ns, 21 <= 0.106ns, 4 <= 0.112ns, 0 <= 0.118ns}
[12/01 10:15:11    503s]     Clock DAG library cell distribution after 'Clustering' {count}:
[12/01 10:15:11    503s]        Bufs: BUFX16MA10TR: 48 FRICGX11BA10TR: 95 
[12/01 10:15:11    503s]        Invs: INVX16BA10TR: 2 
[12/01 10:15:11    503s]       NICGs: AND2X11MA10TR: 1 
[12/01 10:15:11    503s]      Logics: BUFZX16MA10TR: 1 NAND2X8BA10TR: 1 NOR2X8AA10TR: 2 
[12/01 10:15:11    503s]     Clock DAG hash after 'Clustering': 7875536839894621117 10813053569917730999
[12/01 10:15:11    503s]     Clock DAG hash after 'Clustering': 7875536839894621117 10813053569917730999
[12/01 10:15:12    504s]     Primary reporting skew groups after 'Clustering':
[12/01 10:15:12    504s]       skew_group my_clk/mode: insertion delay [min=0.385, max=0.728, avg=0.681, sd=0.021], skew [0.343 vs 0.058*], 97.5% {0.654, 0.711} (wid=0.221 ws=0.129) (gid=0.571 gs=0.284)
[12/01 10:15:12    504s]           min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_3_/CK
[12/01 10:15:12    504s]           max path sink: vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/R_31986/CK
[12/01 10:15:12    504s]     Skew group summary after 'Clustering':
[12/01 10:15:12    504s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.374, max=0.416, avg=0.402, sd=0.021], skew [0.042 vs 0.058], 100% {0.374, 0.416} (wid=0.100 ws=0.003) (gid=0.316 gs=0.039)
[12/01 10:15:12    504s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.416, max=0.416, avg=0.416, sd=0.000], skew [0.000 vs 0.058], 100% {0.416, 0.416} (wid=0.100 ws=0.000) (gid=0.316 gs=0.000)
[12/01 10:15:12    504s]       skew_group my_clk/mode: insertion delay [min=0.385, max=0.728, avg=0.681, sd=0.021], skew [0.343 vs 0.058*], 97.5% {0.654, 0.711} (wid=0.221 ws=0.129) (gid=0.571 gs=0.284)
[12/01 10:15:12    504s]     Legalizer API calls during this step: 2306 succeeded with high effort: 2306 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 10:15:12    504s]   Clustering done. (took cpu=0:00:12.2 real=0:00:08.8)
[12/01 10:15:12    504s]   
[12/01 10:15:12    504s]   Post-Clustering Statistics Report
[12/01 10:15:12    504s]   =================================
[12/01 10:15:12    504s]   
[12/01 10:15:12    504s]   Fanout Statistics:
[12/01 10:15:12    504s]   
[12/01 10:15:12    504s]   --------------------------------------------------------------------------------------------------------
[12/01 10:15:12    504s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[12/01 10:15:12    504s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[12/01 10:15:12    504s]   --------------------------------------------------------------------------------------------------------
[12/01 10:15:12    504s]   Trunk         35      4.514      1         16        4.967      {23 <= 4, 6 <= 8, 1 <= 12, 5 <= 16}
[12/01 10:15:12    504s]   Leaf         125     90.760      1        100       26.986      {10 <= 20, 1 <= 40, 2 <= 80, 112 <= 100}
[12/01 10:15:12    504s]   --------------------------------------------------------------------------------------------------------
[12/01 10:15:12    504s]   
[12/01 10:15:12    504s]   Clustering Failure Statistics:
[12/01 10:15:12    504s]   
[12/01 10:15:12    504s]   ----------------------------------------------------------
[12/01 10:15:12    504s]   Net Type    Clusters    Clusters    Net Skew    Transition
[12/01 10:15:12    504s]               Tried       Failed      Failures    Failures
[12/01 10:15:12    504s]   ----------------------------------------------------------
[12/01 10:15:12    504s]   Trunk          16           1           1            1
[12/01 10:15:12    504s]   Leaf          190          27          23           27
[12/01 10:15:12    504s]   ----------------------------------------------------------
[12/01 10:15:12    504s]   
[12/01 10:15:12    504s]   Clustering Partition Statistics:
[12/01 10:15:12    504s]   
[12/01 10:15:12    504s]   --------------------------------------------------------------------------------------
[12/01 10:15:12    504s]   Net Type    Case B      Case C      Partition    Mean        Min     Max     Std. Dev.
[12/01 10:15:12    504s]               Fraction    Fraction    Count        Size        Size    Size    Size
[12/01 10:15:12    504s]   --------------------------------------------------------------------------------------
[12/01 10:15:12    504s]   Trunk        0.273       0.727         11           3.091     1        19       5.319
[12/01 10:15:12    504s]   Leaf         0.636       0.364         11        1039.909     3      9385    2824.873
[12/01 10:15:12    504s]   --------------------------------------------------------------------------------------
[12/01 10:15:12    504s]   
[12/01 10:15:12    504s]   
[12/01 10:15:12    504s]   Looking for fanout violations...
[12/01 10:15:12    504s]   Looking for fanout violations done.
[12/01 10:15:12    504s]   CongRepair After Initial Clustering...
[12/01 10:15:12    504s]   Reset timing graph...
[12/01 10:15:12    504s] Ignoring AAE DB Resetting ...
[12/01 10:15:12    504s]   Reset timing graph done.
[12/01 10:15:12    504s]   Leaving CCOpt scope - Early Global Route...
[12/01 10:15:12    504s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2923.1M, EPOCH TIME: 1669911312.392022
[12/01 10:15:12    504s] All LLGs are deleted
[12/01 10:15:12    504s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2923.1M, EPOCH TIME: 1669911312.419566
[12/01 10:15:12    504s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.020, REAL:0.020, MEM:2923.1M, EPOCH TIME: 1669911312.439461
[12/01 10:15:12    504s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.054, REAL:0.054, MEM:2767.1M, EPOCH TIME: 1669911312.446087
[12/01 10:15:12    504s]   Clock implementation routing...
[12/01 10:15:12    504s] Net route status summary:
[12/01 10:15:12    504s]   Clock:       154 (unrouted=154, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/01 10:15:12    504s]   Non-clock: 109634 (unrouted=3614, trialRouted=106020, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3611, (crossesIlmBoundary AND tooFewTerms=0)])
[12/01 10:15:12    504s]     Routing using eGR only...
[12/01 10:15:12    504s]       Early Global Route - eGR only step...
[12/01 10:15:12    504s] (ccopt eGR): There are 154 nets for routing of which 154 have one or more fixed wires.
[12/01 10:15:12    504s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[12/01 10:15:12    504s] (ccopt eGR): Start to route 154 all nets
[12/01 10:15:12    504s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[12/01 10:15:12    504s] Started Early Global Route kernel ( Curr Mem: 2767.09 MB )
[12/01 10:15:12    504s] (I)      ==================== Layers =====================
[12/01 10:15:12    504s] (I)      +-----+----+---------+---------+--------+-------+
[12/01 10:15:12    504s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/01 10:15:12    504s] (I)      +-----+----+---------+---------+--------+-------+
[12/01 10:15:12    504s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/01 10:15:12    504s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/01 10:15:12    504s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/01 10:15:12    504s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/01 10:15:12    504s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/01 10:15:12    504s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/01 10:15:12    504s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/01 10:15:12    504s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/01 10:15:12    504s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/01 10:15:12    504s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/01 10:15:12    504s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/01 10:15:12    504s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/01 10:15:12    504s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/01 10:15:12    504s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/01 10:15:12    504s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/01 10:15:12    504s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/01 10:15:12    504s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/01 10:15:12    504s] (I)      +-----+----+---------+---------+--------+-------+
[12/01 10:15:12    504s] (I)      |  64 | 64 |     RVT | implant |        |       |
[12/01 10:15:12    504s] (I)      |  65 | 65 |     HVT | implant |        |       |
[12/01 10:15:12    504s] (I)      |  66 | 66 |     LVT | implant |        |       |
[12/01 10:15:12    504s] (I)      |   0 |  0 |   POLY1 |   other |        |    MS |
[12/01 10:15:12    504s] (I)      |  67 | 67 | OVERLAP | overlap |        |       |
[12/01 10:15:12    504s] (I)      +-----+----+---------+---------+--------+-------+
[12/01 10:15:12    504s] (I)      Started Import and model ( Curr Mem: 2767.09 MB )
[12/01 10:15:12    504s] (I)      Default power domain name = toplevel_498
[12/01 10:15:12    504s] .== Non-default Options ==
[12/01 10:15:13    505s] (I)      Clean congestion better                            : true
[12/01 10:15:13    505s] (I)      Estimate vias on DPT layer                         : true
[12/01 10:15:13    505s] (I)      Clean congestion layer assignment rounds           : 3
[12/01 10:15:13    505s] (I)      Layer constraints as soft constraints              : true
[12/01 10:15:13    505s] (I)      Soft top layer                                     : true
[12/01 10:15:13    505s] (I)      Skip prospective layer relax nets                  : true
[12/01 10:15:13    505s] (I)      Better NDR handling                                : true
[12/01 10:15:13    505s] (I)      Improved NDR modeling in LA                        : true
[12/01 10:15:13    505s] (I)      Routing cost fix for NDR handling                  : true
[12/01 10:15:13    505s] (I)      Update initial WL after Phase 1a                   : true
[12/01 10:15:13    505s] (I)      Block tracks for preroutes                         : true
[12/01 10:15:13    505s] (I)      Assign IRoute by net group key                     : true
[12/01 10:15:13    505s] (I)      Block unroutable channels                          : true
[12/01 10:15:13    505s] (I)      Block unroutable channels 3D                       : true
[12/01 10:15:13    505s] (I)      Bound layer relaxed segment wl                     : true
[12/01 10:15:13    505s] (I)      Blocked pin reach length threshold                 : 2
[12/01 10:15:13    505s] (I)      Check blockage within NDR space in TA              : true
[12/01 10:15:13    505s] (I)      Skip must join for term with via pillar            : true
[12/01 10:15:13    505s] (I)      Model find APA for IO pin                          : true
[12/01 10:15:13    505s] (I)      On pin location for off pin term                   : true
[12/01 10:15:13    505s] (I)      Handle EOL spacing                                 : true
[12/01 10:15:13    505s] (I)      Merge PG vias by gap                               : true
[12/01 10:15:13    505s] (I)      Maximum routing layer                              : 6
[12/01 10:15:13    505s] (I)      Route selected nets only                           : true
[12/01 10:15:13    505s] (I)      Refine MST                                         : true
[12/01 10:15:13    505s] (I)      Honor PRL                                          : true
[12/01 10:15:13    505s] (I)      Strong congestion aware                            : true
[12/01 10:15:13    505s] (I)      Improved initial location for IRoutes              : true
[12/01 10:15:13    505s] (I)      Multi panel TA                                     : true
[12/01 10:15:13    505s] (I)      Penalize wire overlap                              : true
[12/01 10:15:13    505s] (I)      Expand small instance blockage                     : true
[12/01 10:15:13    505s] (I)      Reduce via in TA                                   : true
[12/01 10:15:13    505s] (I)      SS-aware routing                                   : true
[12/01 10:15:13    505s] (I)      Improve tree edge sharing                          : true
[12/01 10:15:13    505s] (I)      Improve 2D via estimation                          : true
[12/01 10:15:13    505s] (I)      Refine Steiner tree                                : true
[12/01 10:15:13    505s] (I)      Build spine tree                                   : true
[12/01 10:15:13    505s] (I)      Model pass through capacity                        : true
[12/01 10:15:13    505s] (I)      Extend blockages by a half GCell                   : true
[12/01 10:15:13    505s] (I)      Consider pin shapes                                : true
[12/01 10:15:13    505s] (I)      Consider pin shapes for all nodes                  : true
[12/01 10:15:13    505s] (I)      Consider NR APA                                    : true
[12/01 10:15:13    505s] (I)      Consider IO pin shape                              : true
[12/01 10:15:13    505s] (I)      Fix pin connection bug                             : true
[12/01 10:15:13    505s] (I)      Consider layer RC for local wires                  : true
[12/01 10:15:13    505s] (I)      LA-aware pin escape length                         : 2
[12/01 10:15:13    505s] (I)      Connect multiple ports                             : true
[12/01 10:15:13    505s] (I)      Split for must join                                : true
[12/01 10:15:13    505s] (I)      Number of threads                                  : 4
[12/01 10:15:13    505s] (I)      Routing effort level                               : 10000
[12/01 10:15:13    505s] (I)      Prefer layer length threshold                      : 8
[12/01 10:15:13    505s] (I)      Overflow penalty cost                              : 10
[12/01 10:15:13    505s] (I)      A-star cost                                        : 0.300000
[12/01 10:15:13    505s] (I)      Misalignment cost                                  : 10.000000
[12/01 10:15:13    505s] (I)      Threshold for short IRoute                         : 6
[12/01 10:15:13    505s] (I)      Via cost during post routing                       : 1.000000
[12/01 10:15:13    505s] (I)      Layer congestion ratios                            : { { 1.0 } }
[12/01 10:15:13    505s] (I)      Source-to-sink ratio                               : 0.300000
[12/01 10:15:13    505s] (I)      Scenic ratio bound                                 : 3.000000
[12/01 10:15:13    505s] (I)      Segment layer relax scenic ratio                   : 1.250000
[12/01 10:15:13    505s] (I)      Source-sink aware LA ratio                         : 0.500000
[12/01 10:15:13    505s] (I)      PG-aware similar topology routing                  : true
[12/01 10:15:13    505s] (I)      Maze routing via cost fix                          : true
[12/01 10:15:13    505s] (I)      Apply PRL on PG terms                              : true
[12/01 10:15:13    505s] (I)      Apply PRL on obs objects                           : true
[12/01 10:15:13    505s] (I)      Handle range-type spacing rules                    : true
[12/01 10:15:13    505s] (I)      PG gap threshold multiplier                        : 10.000000
[12/01 10:15:13    505s] (I)      Parallel spacing query fix                         : true
[12/01 10:15:13    505s] (I)      Force source to root IR                            : true
[12/01 10:15:13    505s] (I)      Layer Weights                                      : L2:4 L3:2.5
[12/01 10:15:13    505s] (I)      Do not relax to DPT layer                          : true
[12/01 10:15:13    505s] (I)      No DPT in post routing                             : true
[12/01 10:15:13    505s] (I)      Modeling PG via merging fix                        : true
[12/01 10:15:13    505s] (I)      Shield aware TA                                    : true
[12/01 10:15:13    505s] (I)      Strong shield aware TA                             : true
[12/01 10:15:13    505s] (I)      Overflow calculation fix in LA                     : true
[12/01 10:15:13    505s] (I)      Post routing fix                                   : true
[12/01 10:15:13    505s] (I)      Strong post routing                                : true
[12/01 10:15:13    505s] (I)      Access via pillar from top                         : true
[12/01 10:15:13    505s] (I)      NDR via pillar fix                                 : true
[12/01 10:15:13    505s] (I)      Violation on path threshold                        : 1
[12/01 10:15:13    505s] (I)      Pass through capacity modeling                     : true
[12/01 10:15:13    505s] (I)      Select the non-relaxed segments in post routing stage : true
[12/01 10:15:13    505s] (I)      Select term pin box for io pin                     : true
[12/01 10:15:13    505s] (I)      Penalize NDR sharing                               : true
[12/01 10:15:13    505s] (I)      Enable special modeling                            : false
[12/01 10:15:13    505s] (I)      Keep fixed segments                                : true
[12/01 10:15:13    505s] (I)      Reorder net groups by key                          : true
[12/01 10:15:13    505s] (I)      Increase net scenic ratio                          : true
[12/01 10:15:13    505s] (I)      Method to set GCell size                           : row
[12/01 10:15:13    505s] (I)      Connect multiple ports and must join fix           : true
[12/01 10:15:13    505s] (I)      Avoid high resistance layers                       : true
[12/01 10:15:13    505s] (I)      Model find APA for IO pin fix                      : true
[12/01 10:15:13    505s] (I)      Avoid connecting non-metal layers                  : true
[12/01 10:15:13    505s] (I)      Use track pitch for NDR                            : true
[12/01 10:15:13    505s] (I)      Enable layer relax to lower layer                  : true
[12/01 10:15:13    505s] (I)      Enable layer relax to upper layer                  : true
[12/01 10:15:13    505s] (I)      Top layer relaxation fix                           : true
[12/01 10:15:13    505s] (I)      Counted 25037 PG shapes. We will not process PG shapes layer by layer.
[12/01 10:15:13    505s] (I)      Use row-based GCell size
[12/01 10:15:13    505s] (I)      Use row-based GCell align
[12/01 10:15:13    505s] (I)      layer 0 area = 168000
[12/01 10:15:13    505s] (I)      layer 1 area = 208000
[12/01 10:15:13    505s] (I)      layer 2 area = 208000
[12/01 10:15:13    505s] (I)      layer 3 area = 208000
[12/01 10:15:13    505s] (I)      layer 4 area = 208000
[12/01 10:15:13    505s] (I)      layer 5 area = 208000
[12/01 10:15:13    505s] (I)      GCell unit size   : 4000
[12/01 10:15:13    505s] (I)      GCell multiplier  : 1
[12/01 10:15:13    505s] (I)      GCell row height  : 4000
[12/01 10:15:13    505s] (I)      Actual row height : 4000
[12/01 10:15:13    505s] (I)      GCell align ref   : 0 0
[12/01 10:15:13    505s] [NR-eGR] Track table information for default rule: 
[12/01 10:15:13    505s] [NR-eGR] M1 has no routable track
[12/01 10:15:13    505s] [NR-eGR] M2 has single uniform track structure
[12/01 10:15:13    505s] [NR-eGR] M3 has single uniform track structure
[12/01 10:15:13    505s] [NR-eGR] M4 has single uniform track structure
[12/01 10:15:13    505s] [NR-eGR] M5 has single uniform track structure
[12/01 10:15:13    505s] [NR-eGR] M6 has single uniform track structure
[12/01 10:15:13    505s] (I)      =============== Default via ================
[12/01 10:15:13    505s] (I)      +---+------------------+-------------------+
[12/01 10:15:13    505s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[12/01 10:15:13    505s] (I)      +---+------------------+-------------------+
[12/01 10:15:13    505s] (I)      | 1 |    3  VIA1_X     |   34  VIA1_2CUT_W |
[12/01 10:15:13    505s] (I)      | 2 |    7  VIA2_X     |   39  VIA2_2CUT_N |
[12/01 10:15:13    505s] (I)      | 3 |   11  VIA3_X     |   41  VIA3_2CUT_E |
[12/01 10:15:13    505s] (I)      | 4 |   15  VIA4_X     |   45  VIA4_2CUT_E |
[12/01 10:15:13    505s] (I)      | 5 |   19  VIA5_X     |   51  VIA5_2CUT_N |
[12/01 10:15:13    505s] (I)      | 6 |   23  VIA6_X     |   54  VIA6_2CUT_W |
[12/01 10:15:13    505s] (I)      | 7 |   27  VIA7_X     |   57  VIA7_2CUT_E |
[12/01 10:15:13    505s] (I)      | 8 |   31  VIA8_X     |   62  VIA8_2CUT_W |
[12/01 10:15:13    505s] (I)      +---+------------------+-------------------+
[12/01 10:15:13    505s] [NR-eGR] Read 36072 PG shapes
[12/01 10:15:13    505s] [NR-eGR] Read 0 clock shapes
[12/01 10:15:13    505s] [NR-eGR] Read 0 other shapes
[12/01 10:15:13    505s] [NR-eGR] #Routing Blockages  : 0
[12/01 10:15:13    505s] [NR-eGR] #Instance Blockages : 0
[12/01 10:15:13    505s] [NR-eGR] #PG Blockages       : 36072
[12/01 10:15:13    505s] [NR-eGR] #Halo Blockages     : 0
[12/01 10:15:13    505s] [NR-eGR] #Boundary Blockages : 0
[12/01 10:15:13    505s] [NR-eGR] #Clock Blockages    : 0
[12/01 10:15:13    505s] [NR-eGR] #Other Blockages    : 0
[12/01 10:15:13    505s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/01 10:15:13    505s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/01 10:15:13    505s] [NR-eGR] Read 106177 nets ( ignored 106023 )
[12/01 10:15:13    505s] [NR-eGR] Connected 0 must-join pins/ports
[12/01 10:15:13    505s] (I)      early_global_route_priority property id does not exist.
[12/01 10:15:13    505s] (I)      Read Num Blocks=48114  Num Prerouted Wires=0  Num CS=0
[12/01 10:15:13    505s] (I)      Layer 1 (V) : #blockages 15 : #preroutes 0
[12/01 10:15:13    505s] (I)      Layer 2 (H) : #blockages 30006 : #preroutes 0
[12/01 10:15:14    505s] (I)      Layer 3 (V) : #blockages 15 : #preroutes 0
[12/01 10:15:14    506s] (I)      Layer 4 (H) : #blockages 18018 : #preroutes 0
[12/01 10:15:14    506s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[12/01 10:15:14    506s] (I)      Moved 2 terms for better access 
[12/01 10:15:14    506s] (I)      Number of ignored nets                =      0
[12/01 10:15:14    506s] (I)      Number of connected nets              =      0
[12/01 10:15:14    506s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/01 10:15:14    506s] (I)      Number of clock nets                  =    154.  Ignored: No
[12/01 10:15:14    506s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/01 10:15:14    506s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/01 10:15:14    506s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/01 10:15:14    506s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/01 10:15:14    506s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/01 10:15:14    506s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/01 10:15:14    506s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/01 10:15:14    506s] [NR-eGR] There are 154 clock nets ( 154 with NDR ).
[12/01 10:15:14    506s] (I)      Ndr track 0 does not exist
[12/01 10:15:14    506s] (I)      Ndr track 0 does not exist
[12/01 10:15:14    506s] (I)      ---------------------Grid Graph Info--------------------
[12/01 10:15:14    506s] (I)      Routing area        : (0, 0) - (4000000, 4000000)
[12/01 10:15:14    506s] (I)      Core area           : (0, 0) - (4000000, 4000000)
[12/01 10:15:14    506s] (I)      Site width          :   400  (dbu)
[12/01 10:15:14    506s] (I)      Row height          :  4000  (dbu)
[12/01 10:15:14    506s] (I)      GCell row height    :  4000  (dbu)
[12/01 10:15:14    506s] (I)      GCell width         :  4000  (dbu)
[12/01 10:15:14    506s] (I)      GCell height        :  4000  (dbu)
[12/01 10:15:14    506s] (I)      Grid                :  1000  1000     6
[12/01 10:15:14    506s] (I)      Layer numbers       :     1     2     3     4     5     6
[12/01 10:15:14    506s] (I)      Vertical capacity   :     0  4000     0  4000     0  4000
[12/01 10:15:14    506s] (I)      Horizontal capacity :     0     0  4000     0  4000     0
[12/01 10:15:14    506s] (I)      Default wire width  :   180   200   200   200   200   200
[12/01 10:15:14    506s] (I)      Default wire space  :   180   200   200   200   200   200
[12/01 10:15:14    506s] (I)      Default wire pitch  :   360   400   400   400   400   400
[12/01 10:15:14    506s] (I)      Default pitch size  :   360   400   400   400   400   400
[12/01 10:15:14    506s] (I)      First track coord   :     0   200   200   200   200   200
[12/01 10:15:14    506s] (I)      Num tracks per GCell: 11.11 10.00 10.00 10.00 10.00 10.00
[12/01 10:15:14    506s] (I)      Total num of tracks :     0 10000 10000 10000 10000 10000
[12/01 10:15:14    506s] (I)      Num of masks        :     1     1     1     1     1     1
[12/01 10:15:14    506s] (I)      Num of trim masks   :     0     0     0     0     0     0
[12/01 10:15:14    506s] (I)      --------------------------------------------------------
[12/01 10:15:14    506s] 
[12/01 10:15:14    506s] [NR-eGR] ============ Routing rule table ============
[12/01 10:15:14    506s] [NR-eGR] Rule id: 0  Nets: 154
[12/01 10:15:14    506s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[12/01 10:15:14    506s] (I)                    Layer    2    3    4    5    6 
[12/01 10:15:14    506s] (I)                    Pitch  800  800  800  800  800 
[12/01 10:15:14    506s] (I)             #Used tracks    2    2    2    2    2 
[12/01 10:15:14    506s] (I)       #Fully used tracks    1    1    1    1    1 
[12/01 10:15:14    506s] [NR-eGR] Rule id: 1  Nets: 0
[12/01 10:15:14    506s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/01 10:15:14    506s] (I)                    Layer    2    3    4    5    6 
[12/01 10:15:14    506s] (I)                    Pitch  400  400  400  400  400 
[12/01 10:15:14    506s] (I)             #Used tracks    1    1    1    1    1 
[12/01 10:15:14    506s] (I)       #Fully used tracks    1    1    1    1    1 
[12/01 10:15:14    506s] [NR-eGR] ========================================
[12/01 10:15:14    506s] [NR-eGR] 
[12/01 10:15:14    506s] (I)      =============== Blocked Tracks ================
[12/01 10:15:14    506s] (I)      +-------+----------+----------+---------------+
[12/01 10:15:14    506s] (I)      | Layer |  #Tracks | #Blocked | Blocked Ratio |
[12/01 10:15:14    506s] (I)      +-------+----------+----------+---------------+
[12/01 10:15:14    506s] (I)      |     1 |        0 |        0 |         0.00% |
[12/01 10:15:14    506s] (I)      |     2 | 10000000 |    75000 |         0.75% |
[12/01 10:15:14    506s] (I)      |     3 | 10000000 |    34000 |         0.34% |
[12/01 10:15:14    506s] (I)      |     4 | 10000000 |    75000 |         0.75% |
[12/01 10:15:14    506s] (I)      |     5 | 10000000 |   160000 |         1.60% |
[12/01 10:15:14    506s] (I)      |     6 | 10000000 |        0 |         0.00% |
[12/01 10:15:14    506s] (I)      +-------+----------+----------+---------------+
[12/01 10:15:14    506s] (I)      Finished Import and model ( CPU: 1.42 sec, Real: 1.42 sec, Curr Mem: 2937.20 MB )
[12/01 10:15:14    506s] (I)      Reset routing kernel
[12/01 10:15:14    506s] (I)      Started Global Routing ( Curr Mem: 2937.20 MB )
[12/01 10:15:14    506s] (I)      totalPins=11649  totalGlobalPin=11645 (99.97%)
[12/01 10:15:14    506s] (I)      total 2D Cap : 19897050 = (9972004 H, 9925046 V)
[12/01 10:15:14    506s] [NR-eGR] Layer group 1: route 154 net(s) in layer range [3, 4]
[12/01 10:15:14    506s] (I)      
[12/01 10:15:14    506s] (I)      ============  Phase 1a Route ============
[12/01 10:15:14    506s] (I)      Usage: 29102 = (13854 H, 15248 V) = (0.14% H, 0.15% V) = (2.771e+04um H, 3.050e+04um V)
[12/01 10:15:14    506s] (I)      
[12/01 10:15:14    506s] (I)      ============  Phase 1b Route ============
[12/01 10:15:14    506s] (I)      Usage: 29102 = (13854 H, 15248 V) = (0.14% H, 0.15% V) = (2.771e+04um H, 3.050e+04um V)
[12/01 10:15:14    506s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.820400e+04um
[12/01 10:15:14    506s] (I)      
[12/01 10:15:14    506s] (I)      ============  Phase 1c Route ============
[12/01 10:15:14    506s] (I)      Usage: 29102 = (13854 H, 15248 V) = (0.14% H, 0.15% V) = (2.771e+04um H, 3.050e+04um V)
[12/01 10:15:14    506s] (I)      
[12/01 10:15:14    506s] (I)      ============  Phase 1d Route ============
[12/01 10:15:14    506s] (I)      Usage: 29102 = (13854 H, 15248 V) = (0.14% H, 0.15% V) = (2.771e+04um H, 3.050e+04um V)
[12/01 10:15:14    506s] (I)      
[12/01 10:15:14    506s] (I)      ============  Phase 1e Route ============
[12/01 10:15:14    506s] (I)      Usage: 29102 = (13854 H, 15248 V) = (0.14% H, 0.15% V) = (2.771e+04um H, 3.050e+04um V)
[12/01 10:15:14    506s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.820400e+04um
[12/01 10:15:14    506s] (I)      
[12/01 10:15:14    506s] (I)      ============  Phase 1f Route ============
[12/01 10:15:14    506s] (I)      Usage: 29102 = (13854 H, 15248 V) = (0.14% H, 0.15% V) = (2.771e+04um H, 3.050e+04um V)
[12/01 10:15:14    506s] (I)      
[12/01 10:15:14    506s] (I)      ============  Phase 1g Route ============
[12/01 10:15:14    506s] (I)      Usage: 28829 = (13762 H, 15067 V) = (0.14% H, 0.15% V) = (2.752e+04um H, 3.013e+04um V)
[12/01 10:15:14    506s] (I)      #Nets         : 154
[12/01 10:15:14    506s] (I)      #Relaxed nets : 40
[12/01 10:15:14    506s] (I)      Wire length   : 20921
[12/01 10:15:14    506s] [NR-eGR] Create a new net group with 40 nets and layer range [3, 6]
[12/01 10:15:14    506s] (I)      
[12/01 10:15:14    506s] (I)      ============  Phase 1h Route ============
[12/01 10:15:14    506s] (I)      Usage: 28599 = (13673 H, 14926 V) = (0.14% H, 0.15% V) = (2.735e+04um H, 2.985e+04um V)
[12/01 10:15:14    506s] (I)      total 2D Cap : 39808052 = (19883006 H, 19925046 V)
[12/01 10:15:14    506s] [NR-eGR] Layer group 2: route 40 net(s) in layer range [3, 6]
[12/01 10:15:14    506s] (I)      
[12/01 10:15:14    506s] (I)      ============  Phase 1a Route ============
[12/01 10:15:14    506s] (I)      Usage: 36744 = (17653 H, 19091 V) = (0.09% H, 0.10% V) = (3.531e+04um H, 3.818e+04um V)
[12/01 10:15:14    506s] (I)      
[12/01 10:15:14    506s] (I)      ============  Phase 1b Route ============
[12/01 10:15:14    506s] (I)      Usage: 36744 = (17653 H, 19091 V) = (0.09% H, 0.10% V) = (3.531e+04um H, 3.818e+04um V)
[12/01 10:15:14    506s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.348800e+04um
[12/01 10:15:14    506s] (I)      
[12/01 10:15:14    506s] (I)      ============  Phase 1c Route ============
[12/01 10:15:14    506s] (I)      Usage: 36744 = (17653 H, 19091 V) = (0.09% H, 0.10% V) = (3.531e+04um H, 3.818e+04um V)
[12/01 10:15:14    506s] (I)      
[12/01 10:15:14    506s] (I)      ============  Phase 1d Route ============
[12/01 10:15:14    506s] (I)      Usage: 36744 = (17653 H, 19091 V) = (0.09% H, 0.10% V) = (3.531e+04um H, 3.818e+04um V)
[12/01 10:15:14    506s] (I)      
[12/01 10:15:14    506s] (I)      ============  Phase 1e Route ============
[12/01 10:15:14    506s] (I)      Usage: 36744 = (17653 H, 19091 V) = (0.09% H, 0.10% V) = (3.531e+04um H, 3.818e+04um V)
[12/01 10:15:14    506s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.348800e+04um
[12/01 10:15:14    506s] (I)      
[12/01 10:15:14    506s] (I)      ============  Phase 1f Route ============
[12/01 10:15:14    506s] (I)      Usage: 36744 = (17653 H, 19091 V) = (0.09% H, 0.10% V) = (3.531e+04um H, 3.818e+04um V)
[12/01 10:15:14    506s] (I)      
[12/01 10:15:14    506s] (I)      ============  Phase 1g Route ============
[12/01 10:15:14    506s] (I)      Usage: 36511 = (17529 H, 18982 V) = (0.09% H, 0.10% V) = (3.506e+04um H, 3.796e+04um V)
[12/01 10:15:14    506s] (I)      #Nets         : 40
[12/01 10:15:14    506s] (I)      #Relaxed nets : 38
[12/01 10:15:14    506s] (I)      Wire length   : 463
[12/01 10:15:14    506s] [NR-eGR] Create a new net group with 38 nets and layer range [2, 6]
[12/01 10:15:14    506s] (I)      
[12/01 10:15:14    506s] (I)      ============  Phase 1h Route ============
[12/01 10:15:14    506s] (I)      Usage: 36513 = (17530 H, 18983 V) = (0.09% H, 0.10% V) = (3.506e+04um H, 3.797e+04um V)
[12/01 10:15:14    506s] (I)      total 2D Cap : 49733102 = (19883006 H, 29850096 V)
[12/01 10:15:14    506s] [NR-eGR] Layer group 3: route 38 net(s) in layer range [2, 6]
[12/01 10:15:14    506s] (I)      
[12/01 10:15:14    506s] (I)      ============  Phase 1a Route ============
[12/01 10:15:14    507s] (I)      Usage: 51690 = (24923 H, 26767 V) = (0.13% H, 0.09% V) = (4.985e+04um H, 5.353e+04um V)
[12/01 10:15:15    507s] (I)      
[12/01 10:15:15    507s] (I)      ============  Phase 1b Route ============
[12/01 10:15:15    507s] (I)      Usage: 51690 = (24923 H, 26767 V) = (0.13% H, 0.09% V) = (4.985e+04um H, 5.353e+04um V)
[12/01 10:15:15    507s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.033800e+05um
[12/01 10:15:15    507s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/01 10:15:15    507s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/01 10:15:15    507s] (I)      
[12/01 10:15:15    507s] (I)      ============  Phase 1c Route ============
[12/01 10:15:15    507s] (I)      Usage: 51690 = (24923 H, 26767 V) = (0.13% H, 0.09% V) = (4.985e+04um H, 5.353e+04um V)
[12/01 10:15:15    507s] (I)      
[12/01 10:15:15    507s] (I)      ============  Phase 1d Route ============
[12/01 10:15:15    507s] (I)      Usage: 51690 = (24923 H, 26767 V) = (0.13% H, 0.09% V) = (4.985e+04um H, 5.353e+04um V)
[12/01 10:15:15    507s] (I)      
[12/01 10:15:15    507s] (I)      ============  Phase 1e Route ============
[12/01 10:15:15    507s] (I)      Usage: 51690 = (24923 H, 26767 V) = (0.13% H, 0.09% V) = (4.985e+04um H, 5.353e+04um V)
[12/01 10:15:15    507s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.033800e+05um
[12/01 10:15:15    507s] (I)      
[12/01 10:15:15    507s] (I)      ============  Phase 1f Route ============
[12/01 10:15:15    507s] (I)      Usage: 51690 = (24923 H, 26767 V) = (0.13% H, 0.09% V) = (4.985e+04um H, 5.353e+04um V)
[12/01 10:15:15    507s] (I)      
[12/01 10:15:15    507s] (I)      ============  Phase 1g Route ============
[12/01 10:15:15    507s] (I)      Usage: 51679 = (24914 H, 26765 V) = (0.13% H, 0.09% V) = (4.983e+04um H, 5.353e+04um V)
[12/01 10:15:15    507s] (I)      
[12/01 10:15:15    507s] (I)      ============  Phase 1h Route ============
[12/01 10:15:15    507s] (I)      Usage: 51679 = (24914 H, 26765 V) = (0.13% H, 0.09% V) = (4.983e+04um H, 5.353e+04um V)
[12/01 10:15:15    507s] (I)      
[12/01 10:15:15    507s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/01 10:15:15    507s] [NR-eGR]                        OverCon            
[12/01 10:15:15    507s] [NR-eGR]                         #Gcell     %Gcell
[12/01 10:15:15    507s] [NR-eGR]        Layer             (1-0)    OverCon
[12/01 10:15:15    507s] [NR-eGR] ----------------------------------------------
[12/01 10:15:15    507s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[12/01 10:15:15    507s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[12/01 10:15:15    507s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[12/01 10:15:15    507s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[12/01 10:15:15    507s] [NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[12/01 10:15:15    507s] [NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[12/01 10:15:15    507s] [NR-eGR] ----------------------------------------------
[12/01 10:15:15    507s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[12/01 10:15:15    507s] [NR-eGR] 
[12/01 10:15:15    507s] (I)      Finished Global Routing ( CPU: 0.93 sec, Real: 0.85 sec, Curr Mem: 2937.20 MB )
[12/01 10:15:15    507s] (I)      total 2D Cap : 49745108 = (19895006 H, 29850102 V)
[12/01 10:15:15    507s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/01 10:15:15    507s] (I)      ============= Track Assignment ============
[12/01 10:15:15    507s] (I)      Started Track Assignment (4T) ( Curr Mem: 2937.20 MB )
[12/01 10:15:15    507s] (I)      Initialize Track Assignment ( max pin layer : 9 )
[12/01 10:15:15    507s] (I)      Run Multi-thread track assignment
[12/01 10:15:15    508s] (I)      Finished Track Assignment (4T) ( CPU: 0.57 sec, Real: 0.28 sec, Curr Mem: 2960.09 MB )
[12/01 10:15:15    508s] (I)      Started Export ( Curr Mem: 2960.09 MB )
[12/01 10:15:15    508s] [NR-eGR]             Length (um)    Vias 
[12/01 10:15:15    508s] [NR-eGR] --------------------------------
[12/01 10:15:15    508s] [NR-eGR]  M1  (1H)             0  371132 
[12/01 10:15:15    508s] [NR-eGR]  M2  (2V)        783095  533760 
[12/01 10:15:15    508s] [NR-eGR]  M3  (3H)        988551   37097 
[12/01 10:15:15    508s] [NR-eGR]  M4  (4V)        354381    6804 
[12/01 10:15:15    508s] [NR-eGR]  M5  (5H)        129728     203 
[12/01 10:15:15    508s] [NR-eGR]  M6  (6V)          4688       0 
[12/01 10:15:15    508s] [NR-eGR]  M7  (7H)             0       0 
[12/01 10:15:15    508s] [NR-eGR]  M8  (8V)             0       0 
[12/01 10:15:15    508s] [NR-eGR]  M9  (9H)             0       0 
[12/01 10:15:15    508s] [NR-eGR] --------------------------------
[12/01 10:15:15    508s] [NR-eGR]      Total      2260443  948996 
[12/01 10:15:15    508s] [NR-eGR] --------------------------------------------------------------------------
[12/01 10:15:15    508s] [NR-eGR] Total half perimeter of net bounding box: 1835959um
[12/01 10:15:15    508s] [NR-eGR] Total length: 2260443um, number of vias: 948996
[12/01 10:15:15    508s] [NR-eGR] --------------------------------------------------------------------------
[12/01 10:15:15    508s] [NR-eGR] Total eGR-routed clock nets wire length: 60152um, number of vias: 31262
[12/01 10:15:15    508s] [NR-eGR] --------------------------------------------------------------------------
[12/01 10:15:15    508s] [NR-eGR] Report for selected net(s) only.
[12/01 10:15:15    508s] [NR-eGR]             Length (um)   Vias 
[12/01 10:15:15    508s] [NR-eGR] -------------------------------
[12/01 10:15:15    508s] [NR-eGR]  M1  (1H)             0  11647 
[12/01 10:15:15    508s] [NR-eGR]  M2  (2V)         10897  13337 
[12/01 10:15:15    508s] [NR-eGR]  M3  (3H)         29150   6220 
[12/01 10:15:15    508s] [NR-eGR]  M4  (4V)         19801     58 
[12/01 10:15:15    508s] [NR-eGR]  M5  (5H)           304      0 
[12/01 10:15:15    508s] [NR-eGR]  M6  (6V)             0      0 
[12/01 10:15:15    508s] [NR-eGR]  M7  (7H)             0      0 
[12/01 10:15:15    508s] [NR-eGR]  M8  (8V)             0      0 
[12/01 10:15:15    508s] [NR-eGR]  M9  (9H)             0      0 
[12/01 10:15:15    508s] [NR-eGR] -------------------------------
[12/01 10:15:15    508s] [NR-eGR]      Total        60152  31262 
[12/01 10:15:15    508s] [NR-eGR] --------------------------------------------------------------------------
[12/01 10:15:15    508s] [NR-eGR] Total half perimeter of net bounding box: 22893um
[12/01 10:15:15    508s] [NR-eGR] Total length: 60152um, number of vias: 31262
[12/01 10:15:15    508s] [NR-eGR] --------------------------------------------------------------------------
[12/01 10:15:15    508s] [NR-eGR] Total routed clock nets wire length: 60152um, number of vias: 31262
[12/01 10:15:15    508s] [NR-eGR] --------------------------------------------------------------------------
[12/01 10:15:15    508s] (I)      Finished Export ( CPU: 0.39 sec, Real: 0.26 sec, Curr Mem: 2960.09 MB )
[12/01 10:15:15    508s] [NR-eGR] Finished Early Global Route kernel ( CPU: 3.54 sec, Real: 3.04 sec, Curr Mem: 2960.09 MB )
[12/01 10:15:15    508s] (I)      ===================================== Runtime Summary =====================================
[12/01 10:15:15    508s] (I)       Step                                        %       Start      Finish      Real       CPU 
[12/01 10:15:15    508s] (I)      -------------------------------------------------------------------------------------------
[12/01 10:15:15    508s] (I)       Early Global Route kernel             100.00%  123.42 sec  126.47 sec  3.04 sec  3.54 sec 
[12/01 10:15:15    508s] (I)       +-Import and model                     46.71%  123.43 sec  124.85 sec  1.42 sec  1.42 sec 
[12/01 10:15:15    508s] (I)       | +-Create place DB                    19.89%  123.43 sec  124.03 sec  0.61 sec  0.60 sec 
[12/01 10:15:15    508s] (I)       | | +-Import place data                19.89%  123.43 sec  124.03 sec  0.61 sec  0.60 sec 
[12/01 10:15:15    508s] (I)       | | | +-Read instances and placement    8.13%  123.43 sec  123.67 sec  0.25 sec  0.25 sec 
[12/01 10:15:15    508s] (I)       | | | +-Read nets                      11.75%  123.67 sec  124.03 sec  0.36 sec  0.36 sec 
[12/01 10:15:15    508s] (I)       | +-Create route DB                    24.25%  124.03 sec  124.77 sec  0.74 sec  0.74 sec 
[12/01 10:15:15    508s] (I)       | | +-Import route data (4T)           24.22%  124.03 sec  124.77 sec  0.74 sec  0.74 sec 
[12/01 10:15:15    508s] (I)       | | | +-Read blockages ( Layer 2-6 )    1.36%  124.04 sec  124.08 sec  0.04 sec  0.04 sec 
[12/01 10:15:15    508s] (I)       | | | | +-Read routing blockages        0.00%  124.04 sec  124.04 sec  0.00 sec  0.00 sec 
[12/01 10:15:15    508s] (I)       | | | | +-Read instance blockages       0.95%  124.04 sec  124.07 sec  0.03 sec  0.03 sec 
[12/01 10:15:15    508s] (I)       | | | | +-Read PG blockages             0.39%  124.07 sec  124.08 sec  0.01 sec  0.01 sec 
[12/01 10:15:15    508s] (I)       | | | | +-Read clock blockages          0.00%  124.08 sec  124.08 sec  0.00 sec  0.00 sec 
[12/01 10:15:15    508s] (I)       | | | | +-Read other blockages          0.00%  124.08 sec  124.08 sec  0.00 sec  0.00 sec 
[12/01 10:15:15    508s] (I)       | | | | +-Read boundary cut boxes       0.00%  124.08 sec  124.08 sec  0.00 sec  0.00 sec 
[12/01 10:15:15    508s] (I)       | | | +-Read blackboxes                 0.00%  124.08 sec  124.08 sec  0.00 sec  0.00 sec 
[12/01 10:15:15    508s] (I)       | | | +-Read prerouted                  1.10%  124.08 sec  124.11 sec  0.03 sec  0.03 sec 
[12/01 10:15:15    508s] (I)       | | | +-Read unlegalized nets           0.81%  124.11 sec  124.14 sec  0.02 sec  0.02 sec 
[12/01 10:15:15    508s] (I)       | | | +-Read nets                       0.09%  124.14 sec  124.14 sec  0.00 sec  0.00 sec 
[12/01 10:15:15    508s] (I)       | | | +-Set up via pillars              0.00%  124.14 sec  124.14 sec  0.00 sec  0.00 sec 
[12/01 10:15:15    508s] (I)       | | | +-Initialize 3D grid graph        1.15%  124.14 sec  124.18 sec  0.03 sec  0.03 sec 
[12/01 10:15:15    508s] (I)       | | | +-Model blockage capacity        19.28%  124.18 sec  124.77 sec  0.59 sec  0.58 sec 
[12/01 10:15:15    508s] (I)       | | | | +-Initialize 3D capacity       18.52%  124.18 sec  124.74 sec  0.56 sec  0.56 sec 
[12/01 10:15:15    508s] (I)       | | | +-Move terms for access (4T)      0.11%  124.77 sec  124.77 sec  0.00 sec  0.01 sec 
[12/01 10:15:15    508s] (I)       | +-Read aux data                       0.00%  124.77 sec  124.77 sec  0.00 sec  0.00 sec 
[12/01 10:15:15    508s] (I)       | +-Others data preparation             0.06%  124.77 sec  124.77 sec  0.00 sec  0.00 sec 
[12/01 10:15:15    508s] (I)       | +-Create route kernel                 1.34%  124.77 sec  124.81 sec  0.04 sec  0.04 sec 
[12/01 10:15:15    508s] (I)       +-Global Routing                       27.83%  124.85 sec  125.70 sec  0.85 sec  0.93 sec 
[12/01 10:15:15    508s] (I)       | +-Initialization                      0.22%  124.85 sec  124.86 sec  0.01 sec  0.01 sec 
[12/01 10:15:15    508s] (I)       | +-Net group 1                        11.34%  124.86 sec  125.20 sec  0.35 sec  0.41 sec 
[12/01 10:15:15    508s] (I)       | | +-Generate topology (4T)            1.13%  124.86 sec  124.89 sec  0.03 sec  0.09 sec 
[12/01 10:15:15    508s] (I)       | | +-Phase 1a                          0.79%  124.98 sec  125.00 sec  0.02 sec  0.03 sec 
[12/01 10:15:15    508s] (I)       | | | +-Pattern routing (4T)            0.54%  124.98 sec  125.00 sec  0.02 sec  0.02 sec 
[12/01 10:15:15    508s] (I)       | | +-Phase 1b                          0.49%  125.00 sec  125.02 sec  0.01 sec  0.01 sec 
[12/01 10:15:15    508s] (I)       | | +-Phase 1c                          0.00%  125.02 sec  125.02 sec  0.00 sec  0.00 sec 
[12/01 10:15:15    508s] (I)       | | +-Phase 1d                          0.00%  125.02 sec  125.02 sec  0.00 sec  0.00 sec 
[12/01 10:15:15    508s] (I)       | | +-Phase 1e                          0.21%  125.02 sec  125.02 sec  0.01 sec  0.01 sec 
[12/01 10:15:15    508s] (I)       | | | +-Route legalization              0.00%  125.02 sec  125.02 sec  0.00 sec  0.00 sec 
[12/01 10:15:15    508s] (I)       | | +-Phase 1f                          0.00%  125.02 sec  125.02 sec  0.00 sec  0.00 sec 
[12/01 10:15:15    508s] (I)       | | +-Phase 1g                          1.95%  125.02 sec  125.08 sec  0.06 sec  0.06 sec 
[12/01 10:15:15    508s] (I)       | | | +-Post Routing                    1.94%  125.02 sec  125.08 sec  0.06 sec  0.06 sec 
[12/01 10:15:15    508s] (I)       | | +-Phase 1h                          1.99%  125.09 sec  125.15 sec  0.06 sec  0.06 sec 
[12/01 10:15:15    508s] (I)       | | | +-Post Routing                    1.98%  125.09 sec  125.15 sec  0.06 sec  0.06 sec 
[12/01 10:15:15    508s] (I)       | | +-Layer assignment (4T)             1.70%  125.15 sec  125.20 sec  0.05 sec  0.07 sec 
[12/01 10:15:15    508s] (I)       | +-Net group 2                         5.06%  125.20 sec  125.35 sec  0.15 sec  0.18 sec 
[12/01 10:15:15    508s] (I)       | | +-Generate topology (4T)            0.34%  125.20 sec  125.21 sec  0.01 sec  0.03 sec 
[12/01 10:15:15    508s] (I)       | | +-Phase 1a                          0.31%  125.31 sec  125.32 sec  0.01 sec  0.01 sec 
[12/01 10:15:15    508s] (I)       | | | +-Pattern routing (4T)            0.26%  125.31 sec  125.32 sec  0.01 sec  0.01 sec 
[12/01 10:15:15    508s] (I)       | | +-Phase 1b                          0.22%  125.32 sec  125.33 sec  0.01 sec  0.01 sec 
[12/01 10:15:15    508s] (I)       | | +-Phase 1c                          0.00%  125.33 sec  125.33 sec  0.00 sec  0.00 sec 
[12/01 10:15:15    508s] (I)       | | +-Phase 1d                          0.00%  125.33 sec  125.33 sec  0.00 sec  0.00 sec 
[12/01 10:15:15    508s] (I)       | | +-Phase 1e                          0.16%  125.33 sec  125.33 sec  0.01 sec  0.00 sec 
[12/01 10:15:15    508s] (I)       | | | +-Route legalization              0.00%  125.33 sec  125.33 sec  0.00 sec  0.00 sec 
[12/01 10:15:15    508s] (I)       | | +-Phase 1f                          0.00%  125.33 sec  125.33 sec  0.00 sec  0.00 sec 
[12/01 10:15:15    508s] (I)       | | +-Phase 1g                          0.47%  125.33 sec  125.35 sec  0.01 sec  0.01 sec 
[12/01 10:15:15    508s] (I)       | | | +-Post Routing                    0.47%  125.33 sec  125.34 sec  0.01 sec  0.01 sec 
[12/01 10:15:15    508s] (I)       | | +-Phase 1h                          0.23%  125.35 sec  125.35 sec  0.01 sec  0.01 sec 
[12/01 10:15:15    508s] (I)       | | | +-Post Routing                    0.22%  125.35 sec  125.35 sec  0.01 sec  0.01 sec 
[12/01 10:15:15    508s] (I)       | | +-Layer assignment (4T)             0.06%  125.35 sec  125.35 sec  0.00 sec  0.00 sec 
[12/01 10:15:15    508s] (I)       | +-Net group 3                         8.68%  125.35 sec  125.62 sec  0.26 sec  0.26 sec 
[12/01 10:15:15    508s] (I)       | | +-Generate topology (4T)            0.02%  125.35 sec  125.36 sec  0.00 sec  0.00 sec 
[12/01 10:15:15    508s] (I)       | | +-Phase 1a                          0.74%  125.47 sec  125.49 sec  0.02 sec  0.02 sec 
[12/01 10:15:15    508s] (I)       | | | +-Pattern routing (4T)            0.28%  125.47 sec  125.48 sec  0.01 sec  0.01 sec 
[12/01 10:15:15    508s] (I)       | | | +-Add via demand to 2D            0.43%  125.48 sec  125.49 sec  0.01 sec  0.01 sec 
[12/01 10:15:15    508s] (I)       | | +-Phase 1b                          0.27%  125.49 sec  125.50 sec  0.01 sec  0.01 sec 
[12/01 10:15:15    508s] (I)       | | +-Phase 1c                          0.00%  125.50 sec  125.50 sec  0.00 sec  0.00 sec 
[12/01 10:15:15    508s] (I)       | | +-Phase 1d                          0.00%  125.50 sec  125.50 sec  0.00 sec  0.00 sec 
[12/01 10:15:15    508s] (I)       | | +-Phase 1e                          0.20%  125.50 sec  125.51 sec  0.01 sec  0.01 sec 
[12/01 10:15:15    508s] (I)       | | | +-Route legalization              0.00%  125.50 sec  125.50 sec  0.00 sec  0.00 sec 
[12/01 10:15:15    508s] (I)       | | +-Phase 1f                          0.00%  125.51 sec  125.51 sec  0.00 sec  0.00 sec 
[12/01 10:15:15    508s] (I)       | | +-Phase 1g                          0.35%  125.51 sec  125.52 sec  0.01 sec  0.01 sec 
[12/01 10:15:15    508s] (I)       | | | +-Post Routing                    0.34%  125.51 sec  125.52 sec  0.01 sec  0.01 sec 
[12/01 10:15:15    508s] (I)       | | +-Phase 1h                          0.29%  125.52 sec  125.53 sec  0.01 sec  0.01 sec 
[12/01 10:15:15    508s] (I)       | | | +-Post Routing                    0.28%  125.52 sec  125.53 sec  0.01 sec  0.01 sec 
[12/01 10:15:15    508s] (I)       | | +-Layer assignment (4T)             0.69%  125.60 sec  125.62 sec  0.02 sec  0.02 sec 
[12/01 10:15:15    508s] (I)       +-Export 3D cong map                    7.18%  125.70 sec  125.91 sec  0.22 sec  0.22 sec 
[12/01 10:15:15    508s] (I)       | +-Export 2D cong map                  1.13%  125.88 sec  125.91 sec  0.03 sec  0.03 sec 
[12/01 10:15:15    508s] (I)       +-Extract Global 3D Wires               0.02%  125.91 sec  125.92 sec  0.00 sec  0.00 sec 
[12/01 10:15:15    508s] (I)       +-Track Assignment (4T)                 9.20%  125.92 sec  126.20 sec  0.28 sec  0.57 sec 
[12/01 10:15:15    508s] (I)       | +-Initialization                      0.00%  125.92 sec  125.92 sec  0.00 sec  0.00 sec 
[12/01 10:15:15    508s] (I)       | +-Track Assignment Kernel             9.19%  125.92 sec  126.20 sec  0.28 sec  0.57 sec 
[12/01 10:15:15    508s] (I)       | +-Free Memory                         0.00%  126.20 sec  126.20 sec  0.00 sec  0.00 sec 
[12/01 10:15:15    508s] (I)       +-Export                                8.53%  126.20 sec  126.46 sec  0.26 sec  0.39 sec 
[12/01 10:15:15    508s] (I)       | +-Export DB wires                     0.53%  126.20 sec  126.21 sec  0.02 sec  0.02 sec 
[12/01 10:15:15    508s] (I)       | | +-Export all nets (4T)              0.28%  126.20 sec  126.20 sec  0.01 sec  0.02 sec 
[12/01 10:15:15    508s] (I)       | | +-Set wire vias (4T)                0.23%  126.20 sec  126.21 sec  0.01 sec  0.00 sec 
[12/01 10:15:15    508s] (I)       | +-Report wirelength                   5.42%  126.21 sec  126.38 sec  0.16 sec  0.16 sec 
[12/01 10:15:15    508s] (I)       | +-Update net boxes                    2.57%  126.38 sec  126.46 sec  0.08 sec  0.20 sec 
[12/01 10:15:15    508s] (I)       | +-Update timing                       0.00%  126.46 sec  126.46 sec  0.00 sec  0.00 sec 
[12/01 10:15:15    508s] (I)       +-Postprocess design                    0.01%  126.46 sec  126.46 sec  0.00 sec  0.00 sec 
[12/01 10:15:15    508s] (I)      ==================== Summary by functions =====================
[12/01 10:15:15    508s] (I)       Lv  Step                                %      Real       CPU 
[12/01 10:15:15    508s] (I)      ---------------------------------------------------------------
[12/01 10:15:15    508s] (I)        0  Early Global Route kernel     100.00%  3.04 sec  3.54 sec 
[12/01 10:15:15    508s] (I)        1  Import and model               46.71%  1.42 sec  1.42 sec 
[12/01 10:15:15    508s] (I)        1  Global Routing                 27.83%  0.85 sec  0.93 sec 
[12/01 10:15:15    508s] (I)        1  Track Assignment (4T)           9.20%  0.28 sec  0.57 sec 
[12/01 10:15:15    508s] (I)        1  Export                          8.53%  0.26 sec  0.39 sec 
[12/01 10:15:15    508s] (I)        1  Export 3D cong map              7.18%  0.22 sec  0.22 sec 
[12/01 10:15:15    508s] (I)        1  Extract Global 3D Wires         0.02%  0.00 sec  0.00 sec 
[12/01 10:15:15    508s] (I)        1  Postprocess design              0.01%  0.00 sec  0.00 sec 
[12/01 10:15:15    508s] (I)        2  Create route DB                24.25%  0.74 sec  0.74 sec 
[12/01 10:15:15    508s] (I)        2  Create place DB                19.89%  0.61 sec  0.60 sec 
[12/01 10:15:15    508s] (I)        2  Net group 1                    11.34%  0.35 sec  0.41 sec 
[12/01 10:15:15    508s] (I)        2  Track Assignment Kernel         9.19%  0.28 sec  0.57 sec 
[12/01 10:15:15    508s] (I)        2  Net group 3                     8.68%  0.26 sec  0.26 sec 
[12/01 10:15:15    508s] (I)        2  Report wirelength               5.42%  0.16 sec  0.16 sec 
[12/01 10:15:15    508s] (I)        2  Net group 2                     5.06%  0.15 sec  0.18 sec 
[12/01 10:15:15    508s] (I)        2  Update net boxes                2.57%  0.08 sec  0.20 sec 
[12/01 10:15:15    508s] (I)        2  Create route kernel             1.34%  0.04 sec  0.04 sec 
[12/01 10:15:15    508s] (I)        2  Export 2D cong map              1.13%  0.03 sec  0.03 sec 
[12/01 10:15:15    508s] (I)        2  Export DB wires                 0.53%  0.02 sec  0.02 sec 
[12/01 10:15:15    508s] (I)        2  Initialization                  0.22%  0.01 sec  0.01 sec 
[12/01 10:15:15    508s] (I)        2  Others data preparation         0.06%  0.00 sec  0.00 sec 
[12/01 10:15:15    508s] (I)        2  Update timing                   0.00%  0.00 sec  0.00 sec 
[12/01 10:15:15    508s] (I)        2  Free Memory                     0.00%  0.00 sec  0.00 sec 
[12/01 10:15:15    508s] (I)        2  Read aux data                   0.00%  0.00 sec  0.00 sec 
[12/01 10:15:15    508s] (I)        3  Import route data (4T)         24.22%  0.74 sec  0.74 sec 
[12/01 10:15:15    508s] (I)        3  Import place data              19.89%  0.61 sec  0.60 sec 
[12/01 10:15:15    508s] (I)        3  Phase 1g                        2.77%  0.08 sec  0.08 sec 
[12/01 10:15:15    508s] (I)        3  Phase 1h                        2.51%  0.08 sec  0.07 sec 
[12/01 10:15:15    508s] (I)        3  Layer assignment (4T)           2.45%  0.07 sec  0.09 sec 
[12/01 10:15:15    508s] (I)        3  Phase 1a                        1.84%  0.06 sec  0.06 sec 
[12/01 10:15:15    508s] (I)        3  Generate topology (4T)          1.50%  0.05 sec  0.12 sec 
[12/01 10:15:15    508s] (I)        3  Phase 1b                        0.98%  0.03 sec  0.03 sec 
[12/01 10:15:15    508s] (I)        3  Phase 1e                        0.57%  0.02 sec  0.02 sec 
[12/01 10:15:15    508s] (I)        3  Export all nets (4T)            0.28%  0.01 sec  0.02 sec 
[12/01 10:15:15    508s] (I)        3  Set wire vias (4T)              0.23%  0.01 sec  0.00 sec 
[12/01 10:15:15    508s] (I)        3  Phase 1f                        0.00%  0.00 sec  0.00 sec 
[12/01 10:15:15    508s] (I)        3  Phase 1c                        0.00%  0.00 sec  0.00 sec 
[12/01 10:15:15    508s] (I)        3  Phase 1d                        0.00%  0.00 sec  0.00 sec 
[12/01 10:15:15    508s] (I)        4  Model blockage capacity        19.28%  0.59 sec  0.58 sec 
[12/01 10:15:15    508s] (I)        4  Read nets                      11.84%  0.36 sec  0.36 sec 
[12/01 10:15:15    508s] (I)        4  Read instances and placement    8.13%  0.25 sec  0.25 sec 
[12/01 10:15:15    508s] (I)        4  Post Routing                    5.23%  0.16 sec  0.16 sec 
[12/01 10:15:15    508s] (I)        4  Read blockages ( Layer 2-6 )    1.36%  0.04 sec  0.04 sec 
[12/01 10:15:15    508s] (I)        4  Initialize 3D grid graph        1.15%  0.03 sec  0.03 sec 
[12/01 10:15:15    508s] (I)        4  Read prerouted                  1.10%  0.03 sec  0.03 sec 
[12/01 10:15:15    508s] (I)        4  Pattern routing (4T)            1.08%  0.03 sec  0.03 sec 
[12/01 10:15:15    508s] (I)        4  Read unlegalized nets           0.81%  0.02 sec  0.02 sec 
[12/01 10:15:15    508s] (I)        4  Add via demand to 2D            0.43%  0.01 sec  0.01 sec 
[12/01 10:15:15    508s] (I)        4  Move terms for access (4T)      0.11%  0.00 sec  0.01 sec 
[12/01 10:15:15    508s] (I)        4  Read blackboxes                 0.00%  0.00 sec  0.00 sec 
[12/01 10:15:15    508s] (I)        4  Set up via pillars              0.00%  0.00 sec  0.00 sec 
[12/01 10:15:15    508s] (I)        4  Route legalization              0.00%  0.00 sec  0.00 sec 
[12/01 10:15:15    508s] (I)        5  Initialize 3D capacity         18.52%  0.56 sec  0.56 sec 
[12/01 10:15:15    508s] (I)        5  Read instance blockages         0.95%  0.03 sec  0.03 sec 
[12/01 10:15:15    508s] (I)        5  Read PG blockages               0.39%  0.01 sec  0.01 sec 
[12/01 10:15:15    508s] (I)        5  Read clock blockages            0.00%  0.00 sec  0.00 sec 
[12/01 10:15:15    508s] (I)        5  Read routing blockages          0.00%  0.00 sec  0.00 sec 
[12/01 10:15:15    508s] (I)        5  Read other blockages            0.00%  0.00 sec  0.00 sec 
[12/01 10:15:15    508s] (I)        5  Read boundary cut boxes         0.00%  0.00 sec  0.00 sec 
[12/01 10:15:15    508s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[12/01 10:15:16    508s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[12/01 10:15:16    508s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[12/01 10:15:16    508s]       Early Global Route - eGR only step done. (took cpu=0:00:03.7 real=0:00:03.3)
[12/01 10:15:16    508s]     Routing using eGR only done.
[12/01 10:15:16    508s] Net route status summary:
[12/01 10:15:16    508s]   Clock:       154 (unrouted=0, trialRouted=0, noStatus=0, routed=154, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/01 10:15:16    508s]   Non-clock: 109634 (unrouted=3614, trialRouted=106020, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3611, (crossesIlmBoundary AND tooFewTerms=0)])
[12/01 10:15:16    508s] 
[12/01 10:15:16    508s] CCOPT: Done with clock implementation routing.
[12/01 10:15:16    508s] 
[12/01 10:15:16    508s]   Clock implementation routing done.
[12/01 10:15:16    508s]   Fixed 154 wires.
[12/01 10:15:16    508s]   CCOpt: Starting congestion repair using flow wrapper...
[12/01 10:15:16    508s]     Congestion Repair...
[12/01 10:15:16    508s] *** IncrReplace #1 [begin] : totSession cpu/real = 0:08:28.6/0:04:38.6 (1.8), mem = 2960.1M
[12/01 10:15:16    508s] Info: Disable timing driven in postCTS congRepair.
[12/01 10:15:16    508s] 
[12/01 10:15:16    508s] Starting congRepair ...
[12/01 10:15:16    508s] User Input Parameters:
[12/01 10:15:16    508s] - Congestion Driven    : On
[12/01 10:15:16    508s] - Timing Driven        : Off
[12/01 10:15:16    508s] - Area-Violation Based : On
[12/01 10:15:16    508s] - Start Rollback Level : -5
[12/01 10:15:16    508s] - Legalized            : On
[12/01 10:15:16    508s] - Window Based         : Off
[12/01 10:15:16    508s] - eDen incr mode       : Off
[12/01 10:15:16    508s] - Small incr mode      : Off
[12/01 10:15:16    508s] 
[12/01 10:15:16    508s] Enhanced MH flow has been turned off for floorplan mode.
[12/01 10:15:16    508s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2960.1M, EPOCH TIME: 1669911316.211098
[12/01 10:15:16    508s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.042, REAL:0.042, MEM:2960.1M, EPOCH TIME: 1669911316.253106
[12/01 10:15:16    508s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2960.1M, EPOCH TIME: 1669911316.253227
[12/01 10:15:16    508s] Starting Early Global Route congestion estimation: mem = 2960.1M
[12/01 10:15:16    508s] (I)      ==================== Layers =====================
[12/01 10:15:16    508s] (I)      +-----+----+---------+---------+--------+-------+
[12/01 10:15:16    508s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/01 10:15:16    508s] (I)      +-----+----+---------+---------+--------+-------+
[12/01 10:15:16    508s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/01 10:15:16    508s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/01 10:15:16    508s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/01 10:15:16    508s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/01 10:15:16    508s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/01 10:15:16    508s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/01 10:15:16    508s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/01 10:15:16    508s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/01 10:15:16    508s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/01 10:15:16    508s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/01 10:15:16    508s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/01 10:15:16    508s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/01 10:15:16    508s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/01 10:15:16    508s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/01 10:15:16    508s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/01 10:15:16    508s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/01 10:15:16    508s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/01 10:15:16    508s] (I)      +-----+----+---------+---------+--------+-------+
[12/01 10:15:16    508s] (I)      |  64 | 64 |     RVT | implant |        |       |
[12/01 10:15:16    508s] (I)      |  65 | 65 |     HVT | implant |        |       |
[12/01 10:15:16    508s] (I)      |  66 | 66 |     LVT | implant |        |       |
[12/01 10:15:16    508s] (I)      |   0 |  0 |   POLY1 |   other |        |    MS |
[12/01 10:15:16    508s] (I)      |  67 | 67 | OVERLAP | overlap |        |       |
[12/01 10:15:16    508s] (I)      +-----+----+---------+---------+--------+-------+
[12/01 10:15:16    508s] (I)      Started Import and model ( Curr Mem: 2960.09 MB )
[12/01 10:15:16    508s] (I)      Default power domain name = toplevel_498
[12/01 10:15:16    508s] .== Non-default Options ==
[12/01 10:15:16    509s] (I)      Maximum routing layer                              : 6
[12/01 10:15:16    509s] (I)      Number of threads                                  : 4
[12/01 10:15:16    509s] (I)      Use non-blocking free Dbs wires                    : false
[12/01 10:15:16    509s] (I)      Method to set GCell size                           : row
[12/01 10:15:16    509s] (I)      Counted 25037 PG shapes. We will not process PG shapes layer by layer.
[12/01 10:15:16    509s] (I)      Use row-based GCell size
[12/01 10:15:16    509s] (I)      Use row-based GCell align
[12/01 10:15:16    509s] (I)      layer 0 area = 168000
[12/01 10:15:16    509s] (I)      layer 1 area = 208000
[12/01 10:15:16    509s] (I)      layer 2 area = 208000
[12/01 10:15:16    509s] (I)      layer 3 area = 208000
[12/01 10:15:16    509s] (I)      layer 4 area = 208000
[12/01 10:15:16    509s] (I)      layer 5 area = 208000
[12/01 10:15:16    509s] (I)      GCell unit size   : 4000
[12/01 10:15:16    509s] (I)      GCell multiplier  : 1
[12/01 10:15:16    509s] (I)      GCell row height  : 4000
[12/01 10:15:16    509s] (I)      Actual row height : 4000
[12/01 10:15:16    509s] (I)      GCell align ref   : 0 0
[12/01 10:15:16    509s] [NR-eGR] Track table information for default rule: 
[12/01 10:15:16    509s] [NR-eGR] M1 has no routable track
[12/01 10:15:16    509s] [NR-eGR] M2 has single uniform track structure
[12/01 10:15:16    509s] [NR-eGR] M3 has single uniform track structure
[12/01 10:15:16    509s] [NR-eGR] M4 has single uniform track structure
[12/01 10:15:16    509s] [NR-eGR] M5 has single uniform track structure
[12/01 10:15:16    509s] [NR-eGR] M6 has single uniform track structure
[12/01 10:15:16    509s] (I)      =============== Default via ================
[12/01 10:15:16    509s] (I)      +---+------------------+-------------------+
[12/01 10:15:16    509s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[12/01 10:15:16    509s] (I)      +---+------------------+-------------------+
[12/01 10:15:16    509s] (I)      | 1 |    3  VIA1_X     |   34  VIA1_2CUT_W |
[12/01 10:15:16    509s] (I)      | 2 |    7  VIA2_X     |   39  VIA2_2CUT_N |
[12/01 10:15:16    509s] (I)      | 3 |   11  VIA3_X     |   41  VIA3_2CUT_E |
[12/01 10:15:16    509s] (I)      | 4 |   15  VIA4_X     |   45  VIA4_2CUT_E |
[12/01 10:15:16    509s] (I)      | 5 |   19  VIA5_X     |   51  VIA5_2CUT_N |
[12/01 10:15:16    509s] (I)      | 6 |   23  VIA6_X     |   54  VIA6_2CUT_W |
[12/01 10:15:16    509s] (I)      | 7 |   27  VIA7_X     |   57  VIA7_2CUT_E |
[12/01 10:15:16    509s] (I)      | 8 |   31  VIA8_X     |   62  VIA8_2CUT_W |
[12/01 10:15:16    509s] (I)      +---+------------------+-------------------+
[12/01 10:15:16    509s] [NR-eGR] Read 42054 PG shapes
[12/01 10:15:16    509s] [NR-eGR] Read 0 clock shapes
[12/01 10:15:16    509s] [NR-eGR] Read 0 other shapes
[12/01 10:15:16    509s] [NR-eGR] #Routing Blockages  : 0
[12/01 10:15:16    509s] [NR-eGR] #Instance Blockages : 0
[12/01 10:15:16    509s] [NR-eGR] #PG Blockages       : 42054
[12/01 10:15:16    509s] [NR-eGR] #Halo Blockages     : 0
[12/01 10:15:16    509s] [NR-eGR] #Boundary Blockages : 0
[12/01 10:15:16    509s] [NR-eGR] #Clock Blockages    : 0
[12/01 10:15:16    509s] [NR-eGR] #Other Blockages    : 0
[12/01 10:15:16    509s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/01 10:15:16    509s] [NR-eGR] Num Prerouted Nets = 154  Num Prerouted Wires = 30623
[12/01 10:15:16    509s] [NR-eGR] Read 106177 nets ( ignored 154 )
[12/01 10:15:16    509s] (I)      early_global_route_priority property id does not exist.
[12/01 10:15:16    509s] (I)      Read Num Blocks=42054  Num Prerouted Wires=30623  Num CS=0
[12/01 10:15:17    509s] (I)      Layer 1 (V) : #blockages 12012 : #preroutes 16784
[12/01 10:15:17    509s] (I)      Layer 2 (H) : #blockages 12012 : #preroutes 12097
[12/01 10:15:17    509s] (I)      Layer 3 (V) : #blockages 12012 : #preroutes 1719
[12/01 10:15:17    509s] (I)      Layer 4 (H) : #blockages 6018 : #preroutes 23
[12/01 10:15:17    509s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[12/01 10:15:17    509s] (I)      Number of ignored nets                =    154
[12/01 10:15:17    509s] (I)      Number of connected nets              =      0
[12/01 10:15:17    509s] (I)      Number of fixed nets                  =    154.  Ignored: Yes
[12/01 10:15:17    509s] (I)      Number of clock nets                  =    154.  Ignored: No
[12/01 10:15:17    509s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/01 10:15:17    509s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/01 10:15:17    509s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/01 10:15:17    509s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/01 10:15:17    509s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/01 10:15:17    509s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/01 10:15:17    509s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/01 10:15:17    509s] (I)      Ndr track 0 does not exist
[12/01 10:15:17    509s] (I)      Ndr track 0 does not exist
[12/01 10:15:17    509s] (I)      ---------------------Grid Graph Info--------------------
[12/01 10:15:17    509s] (I)      Routing area        : (0, 0) - (4000000, 4000000)
[12/01 10:15:17    509s] (I)      Core area           : (0, 0) - (4000000, 4000000)
[12/01 10:15:17    509s] (I)      Site width          :   400  (dbu)
[12/01 10:15:17    509s] (I)      Row height          :  4000  (dbu)
[12/01 10:15:17    509s] (I)      GCell row height    :  4000  (dbu)
[12/01 10:15:17    509s] (I)      GCell width         :  4000  (dbu)
[12/01 10:15:17    509s] (I)      GCell height        :  4000  (dbu)
[12/01 10:15:17    509s] (I)      Grid                :  1000  1000     6
[12/01 10:15:17    509s] (I)      Layer numbers       :     1     2     3     4     5     6
[12/01 10:15:17    509s] (I)      Vertical capacity   :     0  4000     0  4000     0  4000
[12/01 10:15:17    509s] (I)      Horizontal capacity :     0     0  4000     0  4000     0
[12/01 10:15:17    509s] (I)      Default wire width  :   180   200   200   200   200   200
[12/01 10:15:17    509s] (I)      Default wire space  :   180   200   200   200   200   200
[12/01 10:15:17    509s] (I)      Default wire pitch  :   360   400   400   400   400   400
[12/01 10:15:17    509s] (I)      Default pitch size  :   360   400   400   400   400   400
[12/01 10:15:17    509s] (I)      First track coord   :     0   200   200   200   200   200
[12/01 10:15:17    509s] (I)      Num tracks per GCell: 11.11 10.00 10.00 10.00 10.00 10.00
[12/01 10:15:17    509s] (I)      Total num of tracks :     0 10000 10000 10000 10000 10000
[12/01 10:15:17    509s] (I)      Num of masks        :     1     1     1     1     1     1
[12/01 10:15:17    509s] (I)      Num of trim masks   :     0     0     0     0     0     0
[12/01 10:15:17    509s] (I)      --------------------------------------------------------
[12/01 10:15:17    509s] 
[12/01 10:15:17    509s] [NR-eGR] ============ Routing rule table ============
[12/01 10:15:17    509s] [NR-eGR] Rule id: 0  Nets: 0
[12/01 10:15:17    509s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[12/01 10:15:17    509s] (I)                    Layer    2    3    4    5    6 
[12/01 10:15:17    509s] (I)                    Pitch  800  800  800  800  800 
[12/01 10:15:17    509s] (I)             #Used tracks    2    2    2    2    2 
[12/01 10:15:17    509s] (I)       #Fully used tracks    1    1    1    1    1 
[12/01 10:15:17    509s] [NR-eGR] Rule id: 1  Nets: 106023
[12/01 10:15:17    509s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/01 10:15:17    509s] (I)                    Layer    2    3    4    5    6 
[12/01 10:15:17    509s] (I)                    Pitch  400  400  400  400  400 
[12/01 10:15:17    509s] (I)             #Used tracks    1    1    1    1    1 
[12/01 10:15:17    509s] (I)       #Fully used tracks    1    1    1    1    1 
[12/01 10:15:17    509s] [NR-eGR] ========================================
[12/01 10:15:17    509s] [NR-eGR] 
[12/01 10:15:17    509s] (I)      =============== Blocked Tracks ================
[12/01 10:15:17    509s] (I)      +-------+----------+----------+---------------+
[12/01 10:15:17    509s] (I)      | Layer |  #Tracks | #Blocked | Blocked Ratio |
[12/01 10:15:17    509s] (I)      +-------+----------+----------+---------------+
[12/01 10:15:17    509s] (I)      |     1 |        0 |        0 |         0.00% |
[12/01 10:15:17    509s] (I)      |     2 | 10000000 |    77000 |         0.77% |
[12/01 10:15:17    509s] (I)      |     3 | 10000000 |    36000 |         0.36% |
[12/01 10:15:17    509s] (I)      |     4 | 10000000 |    77000 |         0.77% |
[12/01 10:15:17    509s] (I)      |     5 | 10000000 |   160000 |         1.60% |
[12/01 10:15:17    509s] (I)      |     6 | 10000000 |        0 |         0.00% |
[12/01 10:15:17    509s] (I)      +-------+----------+----------+---------------+
[12/01 10:15:17    509s] (I)      Finished Import and model ( CPU: 1.29 sec, Real: 1.31 sec, Curr Mem: 3000.14 MB )
[12/01 10:15:17    509s] (I)      Reset routing kernel
[12/01 10:15:17    509s] (I)      Started Global Routing ( Curr Mem: 3000.14 MB )
[12/01 10:15:17    509s] (I)      totalPins=359509  totalGlobalPin=336593 (93.63%)
[12/01 10:15:17    510s] (I)      total 2D Cap : 49827004 = (19882004 H, 29945000 V)
[12/01 10:15:17    510s] [NR-eGR] Layer group 1: route 106023 net(s) in layer range [2, 6]
[12/01 10:15:17    510s] (I)      
[12/01 10:15:17    510s] (I)      ============  Phase 1a Route ============
[12/01 10:15:18    510s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/01 10:15:18    510s] (I)      Usage: 1061642 = (535570 H, 526072 V) = (2.69% H, 1.76% V) = (1.071e+06um H, 1.052e+06um V)
[12/01 10:15:18    510s] (I)      
[12/01 10:15:18    510s] (I)      ============  Phase 1b Route ============
[12/01 10:15:18    511s] (I)      Usage: 1061644 = (535570 H, 526074 V) = (2.69% H, 1.76% V) = (1.071e+06um H, 1.052e+06um V)
[12/01 10:15:18    511s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.123288e+06um
[12/01 10:15:18    511s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/01 10:15:18    511s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/01 10:15:18    511s] (I)      
[12/01 10:15:18    511s] (I)      ============  Phase 1c Route ============
[12/01 10:15:18    511s] (I)      Usage: 1061644 = (535570 H, 526074 V) = (2.69% H, 1.76% V) = (1.071e+06um H, 1.052e+06um V)
[12/01 10:15:18    511s] (I)      
[12/01 10:15:18    511s] (I)      ============  Phase 1d Route ============
[12/01 10:15:18    511s] (I)      Usage: 1061644 = (535570 H, 526074 V) = (2.69% H, 1.76% V) = (1.071e+06um H, 1.052e+06um V)
[12/01 10:15:18    511s] (I)      
[12/01 10:15:18    511s] (I)      ============  Phase 1e Route ============
[12/01 10:15:18    511s] (I)      Usage: 1061644 = (535570 H, 526074 V) = (2.69% H, 1.76% V) = (1.071e+06um H, 1.052e+06um V)
[12/01 10:15:18    511s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.123288e+06um
[12/01 10:15:18    511s] (I)      
[12/01 10:15:18    511s] (I)      ============  Phase 1l Route ============
[12/01 10:15:18    511s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/01 10:15:18    511s] (I)      Layer  2:    9966923    516566         7           0     9990000    ( 0.00%) 
[12/01 10:15:18    511s] (I)      Layer  3:    9965201    507656        14           0     9990000    ( 0.00%) 
[12/01 10:15:18    511s] (I)      Layer  4:    9966923    204606         0           0     9990000    ( 0.00%) 
[12/01 10:15:18    511s] (I)      Layer  5:    9910820     84011        11           0     9990000    ( 0.00%) 
[12/01 10:15:18    511s] (I)      Layer  6:    9990000      4568         0           0     9990000    ( 0.00%) 
[12/01 10:15:18    511s] (I)      Total:      49799867   1317407        32           0    49950000    ( 0.00%) 
[12/01 10:15:18    512s] (I)      
[12/01 10:15:18    512s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/01 10:15:18    512s] [NR-eGR]                        OverCon            
[12/01 10:15:18    512s] [NR-eGR]                         #Gcell     %Gcell
[12/01 10:15:18    512s] [NR-eGR]        Layer             (1-2)    OverCon
[12/01 10:15:18    512s] [NR-eGR] ----------------------------------------------
[12/01 10:15:18    512s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[12/01 10:15:18    512s] [NR-eGR]      M2 ( 2)         6( 0.00%)   ( 0.00%) 
[12/01 10:15:18    512s] [NR-eGR]      M3 ( 3)        11( 0.00%)   ( 0.00%) 
[12/01 10:15:18    512s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[12/01 10:15:18    512s] [NR-eGR]      M5 ( 5)        10( 0.00%)   ( 0.00%) 
[12/01 10:15:18    512s] [NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[12/01 10:15:18    512s] [NR-eGR] ----------------------------------------------
[12/01 10:15:18    512s] [NR-eGR]        Total        27( 0.00%)   ( 0.00%) 
[12/01 10:15:18    512s] [NR-eGR] 
[12/01 10:15:18    512s] (I)      Finished Global Routing ( CPU: 2.07 sec, Real: 1.33 sec, Curr Mem: 3000.14 MB )
[12/01 10:15:18    512s] (I)      total 2D Cap : 49842000 = (19888000 H, 29954000 V)
[12/01 10:15:19    512s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/01 10:15:19    512s] Early Global Route congestion estimation runtime: 2.87 seconds, mem = 3000.1M
[12/01 10:15:19    512s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:3.587, REAL:2.866, MEM:3000.1M, EPOCH TIME: 1669911319.118961
[12/01 10:15:19    512s] OPERPROF: Starting HotSpotCal at level 1, MEM:3000.1M, EPOCH TIME: 1669911319.119000
[12/01 10:15:19    512s] [hotspot] +------------+---------------+---------------+
[12/01 10:15:19    512s] [hotspot] |            |   max hotspot | total hotspot |
[12/01 10:15:19    512s] [hotspot] +------------+---------------+---------------+
[12/01 10:15:19    512s] [hotspot] | normalized |          0.00 |          0.00 |
[12/01 10:15:19    512s] [hotspot] +------------+---------------+---------------+
[12/01 10:15:19    512s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/01 10:15:19    512s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/01 10:15:19    512s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.057, REAL:0.041, MEM:3000.1M, EPOCH TIME: 1669911319.160060
[12/01 10:15:19    512s] Skipped repairing congestion.
[12/01 10:15:19    512s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3000.1M, EPOCH TIME: 1669911319.161354
[12/01 10:15:19    512s] Starting Early Global Route wiring: mem = 3000.1M
[12/01 10:15:19    512s] (I)      ============= Track Assignment ============
[12/01 10:15:19    512s] (I)      Started Track Assignment (4T) ( Curr Mem: 3000.14 MB )
[12/01 10:15:19    512s] (I)      Initialize Track Assignment ( max pin layer : 9 )
[12/01 10:15:19    512s] (I)      Run Multi-thread track assignment
[12/01 10:15:20    514s] (I)      Finished Track Assignment (4T) ( CPU: 2.16 sec, Real: 0.66 sec, Curr Mem: 3053.57 MB )
[12/01 10:15:20    514s] (I)      Started Export ( Curr Mem: 3053.57 MB )
[12/01 10:15:20    515s] [NR-eGR]             Length (um)    Vias 
[12/01 10:15:20    515s] [NR-eGR] --------------------------------
[12/01 10:15:20    515s] [NR-eGR]  M1  (1H)             0  371139 
[12/01 10:15:20    515s] [NR-eGR]  M2  (2V)        767676  530700 
[12/01 10:15:20    515s] [NR-eGR]  M3  (3H)        951169   39781 
[12/01 10:15:20    515s] [NR-eGR]  M4  (4V)        365106    9473 
[12/01 10:15:20    515s] [NR-eGR]  M5  (5H)        167831     316 
[12/01 10:15:20    515s] [NR-eGR]  M6  (6V)          9156       0 
[12/01 10:15:20    515s] [NR-eGR]  M7  (7H)             0       0 
[12/01 10:15:20    515s] [NR-eGR]  M8  (8V)             0       0 
[12/01 10:15:20    515s] [NR-eGR]  M9  (9H)             0       0 
[12/01 10:15:20    515s] [NR-eGR] --------------------------------
[12/01 10:15:20    515s] [NR-eGR]      Total      2260938  951409 
[12/01 10:15:20    515s] [NR-eGR] --------------------------------------------------------------------------
[12/01 10:15:20    515s] [NR-eGR] Total half perimeter of net bounding box: 1835959um
[12/01 10:15:20    515s] [NR-eGR] Total length: 2260938um, number of vias: 951409
[12/01 10:15:20    515s] [NR-eGR] --------------------------------------------------------------------------
[12/01 10:15:20    515s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[12/01 10:15:20    515s] [NR-eGR] --------------------------------------------------------------------------
[12/01 10:15:20    515s] (I)      Finished Export ( CPU: 0.98 sec, Real: 0.47 sec, Curr Mem: 3053.57 MB )
[12/01 10:15:20    515s] Early Global Route wiring runtime: 1.33 seconds, mem = 3053.6M
[12/01 10:15:20    515s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:3.345, REAL:1.325, MEM:3053.6M, EPOCH TIME: 1669911320.486770
[12/01 10:15:20    515s] Tdgp not successfully inited but do clear! skip clearing
[12/01 10:15:20    515s] End of congRepair (cpu=0:00:07.1, real=0:00:04.0)
[12/01 10:15:20    515s] *** IncrReplace #1 [finish] : cpu/real = 0:00:07.1/0:00:04.4 (1.6), totSession cpu/real = 0:08:35.7/0:04:43.0 (1.8), mem = 3053.6M
[12/01 10:15:20    515s] 
[12/01 10:15:20    515s] =============================================================================================
[12/01 10:15:20    515s]  Step TAT Report for IncrReplace #1                                             21.10-p004_1
[12/01 10:15:20    515s] =============================================================================================
[12/01 10:15:20    515s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 10:15:20    515s] ---------------------------------------------------------------------------------------------
[12/01 10:15:20    515s] [ MISC                   ]          0:00:04.4  ( 100.0 % )     0:00:04.4 /  0:00:07.1    1.6
[12/01 10:15:20    515s] ---------------------------------------------------------------------------------------------
[12/01 10:15:20    515s]  IncrReplace #1 TOTAL               0:00:04.4  ( 100.0 % )     0:00:04.4 /  0:00:07.1    1.6
[12/01 10:15:20    515s] ---------------------------------------------------------------------------------------------
[12/01 10:15:20    515s] 
[12/01 10:15:20    515s]     Congestion Repair done. (took cpu=0:00:07.1 real=0:00:04.4)
[12/01 10:15:20    515s]   CCOpt: Starting congestion repair using flow wrapper done.
[12/01 10:15:20    515s] OPERPROF: Starting DPlace-Init at level 1, MEM:3053.6M, EPOCH TIME: 1669911320.588295
[12/01 10:15:20    515s] z: 2, totalTracks: 1
[12/01 10:15:20    515s] z: 4, totalTracks: 1
[12/01 10:15:20    515s] z: 6, totalTracks: 1
[12/01 10:15:20    515s] z: 8, totalTracks: 1
[12/01 10:15:20    515s] All LLGs are deleted
[12/01 10:15:20    515s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3053.6M, EPOCH TIME: 1669911320.669927
[12/01 10:15:20    515s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:3053.6M, EPOCH TIME: 1669911320.670790
[12/01 10:15:20    515s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3053.6M, EPOCH TIME: 1669911320.730677
[12/01 10:15:20    515s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3053.6M, EPOCH TIME: 1669911320.736767
[12/01 10:15:20    515s] Core basic site is TSMC65ADV10TSITE
[12/01 10:15:20    515s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3053.6M, EPOCH TIME: 1669911320.745905
[12/01 10:15:20    515s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.007, MEM:3053.6M, EPOCH TIME: 1669911320.752792
[12/01 10:15:20    515s] Fast DP-INIT is on for default
[12/01 10:15:20    516s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.178, REAL:0.102, MEM:3053.6M, EPOCH TIME: 1669911320.838295
[12/01 10:15:20    516s] 
[12/01 10:15:20    516s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/01 10:15:21    516s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.411, REAL:0.335, MEM:3053.6M, EPOCH TIME: 1669911321.066047
[12/01 10:15:21    516s] [CPU] DPlace-Init (cpu=0:00:00.6, real=0:00:01.0, mem=3053.6MB).
[12/01 10:15:21    516s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.585, REAL:0.514, MEM:3053.6M, EPOCH TIME: 1669911321.102570
[12/01 10:15:21    516s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:12.0 real=0:00:08.7)
[12/01 10:15:21    516s]   Leaving CCOpt scope - extractRC...
[12/01 10:15:21    516s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[12/01 10:15:21    516s] Extraction called for design 'toplevel_498' of instances=175153 and nets=109788 using extraction engine 'preRoute' .
[12/01 10:15:21    516s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/01 10:15:21    516s] Type 'man IMPEXT-3530' for more detail.
[12/01 10:15:21    516s] PreRoute RC Extraction called for design toplevel_498.
[12/01 10:15:21    516s] RC Extraction called in multi-corner(1) mode.
[12/01 10:15:21    516s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/01 10:15:21    516s] Type 'man IMPEXT-6197' for more detail.
[12/01 10:15:21    516s] RCMode: PreRoute
[12/01 10:15:21    516s]       RC Corner Indexes            0   
[12/01 10:15:21    516s] Capacitance Scaling Factor   : 1.00000 
[12/01 10:15:21    516s] Resistance Scaling Factor    : 1.00000 
[12/01 10:15:21    516s] Clock Cap. Scaling Factor    : 1.00000 
[12/01 10:15:21    516s] Clock Res. Scaling Factor    : 1.00000 
[12/01 10:15:21    516s] Shrink Factor                : 1.00000
[12/01 10:15:21    516s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/01 10:15:21    516s] LayerId::1 widthSet size::1
[12/01 10:15:21    516s] LayerId::2 widthSet size::1
[12/01 10:15:21    516s] LayerId::3 widthSet size::1
[12/01 10:15:21    516s] LayerId::4 widthSet size::1
[12/01 10:15:21    516s] LayerId::5 widthSet size::1
[12/01 10:15:21    516s] LayerId::6 widthSet size::1
[12/01 10:15:21    516s] LayerId::7 widthSet size::1
[12/01 10:15:21    516s] LayerId::8 widthSet size::1
[12/01 10:15:21    516s] LayerId::9 widthSet size::1
[12/01 10:15:21    516s] Updating RC grid for preRoute extraction ...
[12/01 10:15:21    516s] eee: pegSigSF::1.070000
[12/01 10:15:21    516s] Initializing multi-corner resistance tables ...
[12/01 10:15:21    516s] eee: l::1 avDens::0.108911 usedTrk::110000.000000 availTrk::1010000.000000 sigTrk::110000.000000
[12/01 10:15:21    516s] eee: l::2 avDens::0.187329 usedTrk::38383.780759 availTrk::204900.000000 sigTrk::38383.780759
[12/01 10:15:21    516s] eee: l::3 avDens::0.221925 usedTrk::47558.474067 availTrk::214300.000000 sigTrk::47558.474067
[12/01 10:15:21    516s] eee: l::4 avDens::0.102905 usedTrk::18255.306747 availTrk::177400.000000 sigTrk::18255.306747
[12/01 10:15:21    516s] eee: l::5 avDens::0.037169 usedTrk::8452.135000 availTrk::227400.000000 sigTrk::8452.135000
[12/01 10:15:21    516s] eee: l::6 avDens::0.016708 usedTrk::457.800001 availTrk::27400.000000 sigTrk::457.800001
[12/01 10:15:21    516s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 10:15:21    516s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 10:15:21    516s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 10:15:21    516s] {RT default_rc_corner 0 6 6 0}
[12/01 10:15:21    516s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.265317 ; uaWl: 1.000000 ; uaWlH: 0.237182 ; aWlH: 0.000000 ; Pmax: 0.832600 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 82 ; 
[12/01 10:15:21    517s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:00.0  MEM: 3053.574M)
[12/01 10:15:21    517s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[12/01 10:15:21    517s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.9 real=0:00:00.9)
[12/01 10:15:21    517s]   Clock tree timing engine global stage delay update for slowDC:setup.late...
[12/01 10:15:21    517s] End AAE Lib Interpolated Model. (MEM=3053.57 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 10:15:22    517s]   Clock tree timing engine global stage delay update for slowDC:setup.late done. (took cpu=0:00:00.4 real=0:00:00.2)
[12/01 10:15:22    517s]   Clock DAG stats after clustering cong repair call:
[12/01 10:15:22    517s]     cell counts      : b=143, i=2, icg=0, nicg=1, l=4, total=150
[12/01 10:15:22    517s]     misc counts      : r=4, pp=2
[12/01 10:15:22    517s]     cell areas       : b=1544.800um^2, i=18.400um^2, icg=0.000um^2, nicg=12.800um^2, l=51.600um^2, total=1627.600um^2
[12/01 10:15:22    517s]     cell capacitance : b=1.013pF, i=0.052pF, icg=0.000pF, nicg=0.009pF, l=0.099pF, total=1.173pF
[12/01 10:15:22    517s]     sink capacitance : count=11339, total=9.968pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/01 10:15:22    517s]     wire capacitance : top=0.000pF, trunk=0.975pF, leaf=5.552pF, total=6.527pF
[12/01 10:15:22    517s]     wire lengths     : top=0.000um, trunk=9233.300um, leaf=51112.511um, total=60345.810um
[12/01 10:15:22    517s]     hp wire lengths  : top=0.000um, trunk=7646.400um, leaf=15129.800um, total=22776.200um
[12/01 10:15:22    517s]   Clock DAG net violations after clustering cong repair call:
[12/01 10:15:22    517s]     Remaining Transition : {count=3, worst=[0.011ns, 0.009ns, 0.003ns]} avg=0.008ns sd=0.004ns sum=0.023ns
[12/01 10:15:22    517s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[12/01 10:15:22    517s]     Trunk : target=0.118ns count=32 avg=0.060ns sd=0.037ns min=0.000ns max=0.129ns {16 <= 0.071ns, 11 <= 0.094ns, 1 <= 0.106ns, 1 <= 0.112ns, 0 <= 0.118ns} {1 <= 0.124ns, 2 <= 0.130ns, 0 <= 0.142ns, 0 <= 0.177ns, 0 > 0.177ns}
[12/01 10:15:22    517s]     Leaf  : target=0.118ns count=125 avg=0.085ns sd=0.019ns min=0.017ns max=0.111ns {21 <= 0.071ns, 80 <= 0.094ns, 20 <= 0.106ns, 4 <= 0.112ns, 0 <= 0.118ns}
[12/01 10:15:22    517s]   Clock DAG library cell distribution after clustering cong repair call {count}:
[12/01 10:15:22    517s]      Bufs: BUFX16MA10TR: 48 FRICGX11BA10TR: 95 
[12/01 10:15:22    517s]      Invs: INVX16BA10TR: 2 
[12/01 10:15:22    517s]     NICGs: AND2X11MA10TR: 1 
[12/01 10:15:22    517s]    Logics: BUFZX16MA10TR: 1 NAND2X8BA10TR: 1 NOR2X8AA10TR: 2 
[12/01 10:15:22    517s]   Clock DAG hash after clustering cong repair call: 7875536839894621117 10813053569917730999
[12/01 10:15:22    517s]   Clock DAG hash after clustering cong repair call: 7875536839894621117 10813053569917730999
[12/01 10:15:22    517s]   Primary reporting skew groups after clustering cong repair call:
[12/01 10:15:22    517s]     skew_group my_clk/mode: insertion delay [min=0.386, max=0.728, avg=0.681, sd=0.020], skew [0.343 vs 0.058*], 97.5% {0.654, 0.712} (wid=0.221 ws=0.129) (gid=0.572 gs=0.285)
[12/01 10:15:22    518s]         min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_3_/CK
[12/01 10:15:22    518s]         max path sink: vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/R_31986/CK
[12/01 10:15:22    518s]   Skew group summary after clustering cong repair call:
[12/01 10:15:22    518s]     skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.374, max=0.415, avg=0.402, sd=0.021], skew [0.041 vs 0.058], 100% {0.374, 0.415} (wid=0.100 ws=0.003) (gid=0.315 gs=0.039)
[12/01 10:15:22    518s]     skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.415, max=0.415, avg=0.415, sd=0.000], skew [0.000 vs 0.058], 100% {0.415, 0.415} (wid=0.100 ws=0.000) (gid=0.315 gs=0.000)
[12/01 10:15:22    518s]     skew_group my_clk/mode: insertion delay [min=0.386, max=0.728, avg=0.681, sd=0.020], skew [0.343 vs 0.058*], 97.5% {0.654, 0.712} (wid=0.221 ws=0.129) (gid=0.572 gs=0.285)
[12/01 10:15:22    518s]   CongRepair After Initial Clustering done. (took cpu=0:00:13.8 real=0:00:10.4)
[12/01 10:15:22    518s]   Stage::Clustering done. (took cpu=0:00:26.1 real=0:00:19.3)
[12/01 10:15:22    518s]   Stage::DRV Fixing...
[12/01 10:15:22    518s]   Fixing clock tree slew time and max cap violations...
[12/01 10:15:22    518s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations': 7875536839894621117 10813053569917730999
[12/01 10:15:22    518s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[12/01 10:15:22    518s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[12/01 10:15:22    518s]       cell counts      : b=143, i=2, icg=0, nicg=1, l=4, total=150
[12/01 10:15:22    518s]       misc counts      : r=4, pp=2
[12/01 10:15:22    518s]       cell areas       : b=1543.600um^2, i=18.400um^2, icg=0.000um^2, nicg=12.800um^2, l=51.600um^2, total=1626.400um^2
[12/01 10:15:22    518s]       cell capacitance : b=1.009pF, i=0.052pF, icg=0.000pF, nicg=0.009pF, l=0.099pF, total=1.169pF
[12/01 10:15:22    518s]       sink capacitance : count=11339, total=9.968pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/01 10:15:22    518s]       wire capacitance : top=0.000pF, trunk=0.975pF, leaf=5.552pF, total=6.527pF
[12/01 10:15:22    518s]       wire lengths     : top=0.000um, trunk=9230.900um, leaf=51112.511um, total=60343.410um
[12/01 10:15:22    518s]       hp wire lengths  : top=0.000um, trunk=7646.400um, leaf=15129.800um, total=22776.200um
[12/01 10:15:22    518s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[12/01 10:15:22    518s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[12/01 10:15:22    518s]       Trunk : target=0.118ns count=32 avg=0.059ns sd=0.035ns min=0.000ns max=0.113ns {16 <= 0.071ns, 11 <= 0.094ns, 2 <= 0.106ns, 2 <= 0.112ns, 1 <= 0.118ns}
[12/01 10:15:22    518s]       Leaf  : target=0.118ns count=125 avg=0.085ns sd=0.019ns min=0.017ns max=0.111ns {21 <= 0.071ns, 80 <= 0.094ns, 20 <= 0.106ns, 4 <= 0.112ns, 0 <= 0.118ns}
[12/01 10:15:22    518s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[12/01 10:15:22    518s]        Bufs: BUFX16MA10TR: 45 FRICGX13BA10TR: 3 FRICGX11BA10TR: 95 
[12/01 10:15:22    518s]        Invs: INVX16BA10TR: 2 
[12/01 10:15:22    518s]       NICGs: AND2X11MA10TR: 1 
[12/01 10:15:22    518s]      Logics: BUFZX16MA10TR: 1 NAND2X8BA10TR: 1 NOR2X8AA10TR: 2 
[12/01 10:15:22    518s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 18173694506161320640 17258010853944323902
[12/01 10:15:22    518s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 18173694506161320640 17258010853944323902
[12/01 10:15:22    518s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[12/01 10:15:22    518s]       skew_group my_clk/mode: insertion delay [min=0.386, max=0.728], skew [0.343 vs 0.058*]
[12/01 10:15:22    518s]           min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_3_/CK
[12/01 10:15:22    518s]           max path sink: vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/R_31986/CK
[12/01 10:15:22    518s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[12/01 10:15:22    518s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.374, max=0.415], skew [0.041 vs 0.058]
[12/01 10:15:22    518s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.415, max=0.415], skew [0.000 vs 0.058]
[12/01 10:15:22    518s]       skew_group my_clk/mode: insertion delay [min=0.386, max=0.728], skew [0.343 vs 0.058*]
[12/01 10:15:22    518s]     Legalizer API calls during this step: 5 succeeded with high effort: 5 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 10:15:22    518s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/01 10:15:22    518s]   Fixing clock tree slew time and max cap violations - detailed pass...
[12/01 10:15:23    518s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations - detailed pass': 18173694506161320640 17258010853944323902
[12/01 10:15:23    518s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[12/01 10:15:23    518s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/01 10:15:23    518s]       cell counts      : b=143, i=2, icg=0, nicg=1, l=4, total=150
[12/01 10:15:23    518s]       misc counts      : r=4, pp=2
[12/01 10:15:23    518s]       cell areas       : b=1543.600um^2, i=18.400um^2, icg=0.000um^2, nicg=12.800um^2, l=51.600um^2, total=1626.400um^2
[12/01 10:15:23    518s]       cell capacitance : b=1.009pF, i=0.052pF, icg=0.000pF, nicg=0.009pF, l=0.099pF, total=1.169pF
[12/01 10:15:23    518s]       sink capacitance : count=11339, total=9.968pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/01 10:15:23    518s]       wire capacitance : top=0.000pF, trunk=0.975pF, leaf=5.552pF, total=6.527pF
[12/01 10:15:23    518s]       wire lengths     : top=0.000um, trunk=9230.900um, leaf=51112.511um, total=60343.410um
[12/01 10:15:23    518s]       hp wire lengths  : top=0.000um, trunk=7646.400um, leaf=15129.800um, total=22776.200um
[12/01 10:15:23    518s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[12/01 10:15:23    518s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/01 10:15:23    518s]       Trunk : target=0.118ns count=32 avg=0.059ns sd=0.035ns min=0.000ns max=0.113ns {16 <= 0.071ns, 11 <= 0.094ns, 2 <= 0.106ns, 2 <= 0.112ns, 1 <= 0.118ns}
[12/01 10:15:23    518s]       Leaf  : target=0.118ns count=125 avg=0.085ns sd=0.019ns min=0.017ns max=0.111ns {21 <= 0.071ns, 80 <= 0.094ns, 20 <= 0.106ns, 4 <= 0.112ns, 0 <= 0.118ns}
[12/01 10:15:23    518s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[12/01 10:15:23    518s]        Bufs: BUFX16MA10TR: 45 FRICGX13BA10TR: 3 FRICGX11BA10TR: 95 
[12/01 10:15:23    518s]        Invs: INVX16BA10TR: 2 
[12/01 10:15:23    518s]       NICGs: AND2X11MA10TR: 1 
[12/01 10:15:23    518s]      Logics: BUFZX16MA10TR: 1 NAND2X8BA10TR: 1 NOR2X8AA10TR: 2 
[12/01 10:15:23    518s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 18173694506161320640 17258010853944323902
[12/01 10:15:23    518s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 18173694506161320640 17258010853944323902
[12/01 10:15:23    518s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/01 10:15:23    518s]       skew_group my_clk/mode: insertion delay [min=0.386, max=0.728, avg=0.681, sd=0.020], skew [0.343 vs 0.058*], 97.5% {0.654, 0.712} (wid=0.221 ws=0.129) (gid=0.572 gs=0.285)
[12/01 10:15:23    518s]           min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_3_/CK
[12/01 10:15:23    518s]           max path sink: vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/R_31986/CK
[12/01 10:15:23    518s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/01 10:15:23    518s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.374, max=0.415, avg=0.402, sd=0.021], skew [0.041 vs 0.058], 100% {0.374, 0.415} (wid=0.100 ws=0.003) (gid=0.315 gs=0.039)
[12/01 10:15:23    518s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.415, max=0.415, avg=0.415, sd=0.000], skew [0.000 vs 0.058], 100% {0.415, 0.415} (wid=0.100 ws=0.000) (gid=0.315 gs=0.000)
[12/01 10:15:23    518s]       skew_group my_clk/mode: insertion delay [min=0.386, max=0.728, avg=0.681, sd=0.020], skew [0.343 vs 0.058*], 97.5% {0.654, 0.712} (wid=0.221 ws=0.129) (gid=0.572 gs=0.285)
[12/01 10:15:23    518s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 10:15:23    518s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.4 real=0:00:00.4)
[12/01 10:15:23    518s]   Stage::DRV Fixing done. (took cpu=0:00:00.7 real=0:00:00.7)
[12/01 10:15:23    518s]   Stage::Insertion Delay Reduction...
[12/01 10:15:23    518s]   Removing unnecessary root buffering...
[12/01 10:15:23    518s]     Clock DAG hash before 'Removing unnecessary root buffering': 18173694506161320640 17258010853944323902
[12/01 10:15:23    519s]     Clock DAG stats after 'Removing unnecessary root buffering':
[12/01 10:15:23    519s]       cell counts      : b=140, i=2, icg=0, nicg=1, l=4, total=147
[12/01 10:15:23    519s]       misc counts      : r=4, pp=2
[12/01 10:15:23    519s]       cell areas       : b=1508.800um^2, i=18.400um^2, icg=0.000um^2, nicg=12.800um^2, l=51.600um^2, total=1591.600um^2
[12/01 10:15:23    519s]       cell capacitance : b=0.984pF, i=0.052pF, icg=0.000pF, nicg=0.009pF, l=0.099pF, total=1.143pF
[12/01 10:15:23    519s]       sink capacitance : count=11339, total=9.968pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/01 10:15:23    519s]       wire capacitance : top=0.000pF, trunk=0.971pF, leaf=5.552pF, total=6.524pF
[12/01 10:15:23    519s]       wire lengths     : top=0.000um, trunk=9196.300um, leaf=51114.911um, total=60311.210um
[12/01 10:15:23    519s]       hp wire lengths  : top=0.000um, trunk=7616.600um, leaf=15129.800um, total=22746.400um
[12/01 10:15:23    519s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[12/01 10:15:23    519s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[12/01 10:15:23    519s]       Trunk : target=0.118ns count=29 avg=0.062ns sd=0.034ns min=0.000ns max=0.112ns {13 <= 0.071ns, 11 <= 0.094ns, 1 <= 0.106ns, 4 <= 0.112ns, 0 <= 0.118ns}
[12/01 10:15:23    519s]       Leaf  : target=0.118ns count=125 avg=0.085ns sd=0.019ns min=0.017ns max=0.111ns {21 <= 0.071ns, 80 <= 0.094ns, 20 <= 0.106ns, 4 <= 0.112ns, 0 <= 0.118ns}
[12/01 10:15:23    519s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[12/01 10:15:23    519s]        Bufs: BUFX16MA10TR: 42 FRICGX13BA10TR: 3 FRICGX11BA10TR: 95 
[12/01 10:15:23    519s]        Invs: INVX16BA10TR: 2 
[12/01 10:15:23    519s]       NICGs: AND2X11MA10TR: 1 
[12/01 10:15:23    519s]      Logics: BUFZX16MA10TR: 1 NAND2X8BA10TR: 1 NOR2X8AA10TR: 2 
[12/01 10:15:23    519s]     Clock DAG hash after 'Removing unnecessary root buffering': 15625215600418419384 17259487976059897870
[12/01 10:15:23    519s]     Clock DAG hash after 'Removing unnecessary root buffering': 15625215600418419384 17259487976059897870
[12/01 10:15:23    519s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[12/01 10:15:23    519s]       skew_group my_clk/mode: insertion delay [min=0.386, max=0.728], skew [0.343 vs 0.058*]
[12/01 10:15:23    519s]           min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_3_/CK
[12/01 10:15:23    519s]           max path sink: vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/R_31986/CK
[12/01 10:15:23    519s]     Skew group summary after 'Removing unnecessary root buffering':
[12/01 10:15:23    519s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.374, max=0.415], skew [0.041 vs 0.058]
[12/01 10:15:23    519s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.415, max=0.415], skew [0.000 vs 0.058]
[12/01 10:15:23    519s]       skew_group my_clk/mode: insertion delay [min=0.386, max=0.728], skew [0.343 vs 0.058*]
[12/01 10:15:23    519s]     Legalizer API calls during this step: 43 succeeded with high effort: 43 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 10:15:23    519s]   Removing unnecessary root buffering done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/01 10:15:23    519s]   Removing unconstrained drivers...
[12/01 10:15:23    519s]     Clock DAG hash before 'Removing unconstrained drivers': 15625215600418419384 17259487976059897870
[12/01 10:15:23    519s]     Clock DAG stats after 'Removing unconstrained drivers':
[12/01 10:15:23    519s]       cell counts      : b=140, i=2, icg=0, nicg=1, l=4, total=147
[12/01 10:15:23    519s]       misc counts      : r=4, pp=2
[12/01 10:15:23    519s]       cell areas       : b=1508.800um^2, i=18.400um^2, icg=0.000um^2, nicg=12.800um^2, l=51.600um^2, total=1591.600um^2
[12/01 10:15:23    519s]       cell capacitance : b=0.984pF, i=0.052pF, icg=0.000pF, nicg=0.009pF, l=0.099pF, total=1.143pF
[12/01 10:15:23    519s]       sink capacitance : count=11339, total=9.968pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/01 10:15:23    519s]       wire capacitance : top=0.000pF, trunk=0.971pF, leaf=5.552pF, total=6.524pF
[12/01 10:15:23    519s]       wire lengths     : top=0.000um, trunk=9196.300um, leaf=51114.911um, total=60311.210um
[12/01 10:15:23    519s]       hp wire lengths  : top=0.000um, trunk=7616.600um, leaf=15129.800um, total=22746.400um
[12/01 10:15:23    519s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[12/01 10:15:23    519s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[12/01 10:15:23    519s]       Trunk : target=0.118ns count=29 avg=0.062ns sd=0.034ns min=0.000ns max=0.112ns {13 <= 0.071ns, 11 <= 0.094ns, 1 <= 0.106ns, 4 <= 0.112ns, 0 <= 0.118ns}
[12/01 10:15:23    519s]       Leaf  : target=0.118ns count=125 avg=0.085ns sd=0.019ns min=0.017ns max=0.111ns {21 <= 0.071ns, 80 <= 0.094ns, 20 <= 0.106ns, 4 <= 0.112ns, 0 <= 0.118ns}
[12/01 10:15:23    519s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[12/01 10:15:23    519s]        Bufs: BUFX16MA10TR: 42 FRICGX13BA10TR: 3 FRICGX11BA10TR: 95 
[12/01 10:15:23    519s]        Invs: INVX16BA10TR: 2 
[12/01 10:15:23    519s]       NICGs: AND2X11MA10TR: 1 
[12/01 10:15:23    519s]      Logics: BUFZX16MA10TR: 1 NAND2X8BA10TR: 1 NOR2X8AA10TR: 2 
[12/01 10:15:23    519s]     Clock DAG hash after 'Removing unconstrained drivers': 15625215600418419384 17259487976059897870
[12/01 10:15:23    519s]     Clock DAG hash after 'Removing unconstrained drivers': 15625215600418419384 17259487976059897870
[12/01 10:15:23    519s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[12/01 10:15:23    519s]       skew_group my_clk/mode: insertion delay [min=0.386, max=0.728], skew [0.343 vs 0.058*]
[12/01 10:15:23    519s]           min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_3_/CK
[12/01 10:15:23    519s]           max path sink: vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/R_31986/CK
[12/01 10:15:23    519s]     Skew group summary after 'Removing unconstrained drivers':
[12/01 10:15:23    519s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.374, max=0.415], skew [0.041 vs 0.058]
[12/01 10:15:23    519s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.415, max=0.415], skew [0.000 vs 0.058]
[12/01 10:15:23    519s]       skew_group my_clk/mode: insertion delay [min=0.386, max=0.728], skew [0.343 vs 0.058*]
[12/01 10:15:23    519s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 10:15:23    519s]   Removing unconstrained drivers done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/01 10:15:23    519s]   Reducing insertion delay 1...
[12/01 10:15:23    519s]     Clock DAG hash before 'Reducing insertion delay 1': 15625215600418419384 17259487976059897870
[12/01 10:15:24    519s]     Clock DAG stats after 'Reducing insertion delay 1':
[12/01 10:15:24    519s]       cell counts      : b=140, i=2, icg=0, nicg=1, l=4, total=147
[12/01 10:15:24    519s]       misc counts      : r=4, pp=2
[12/01 10:15:24    519s]       cell areas       : b=1508.800um^2, i=18.400um^2, icg=0.000um^2, nicg=12.800um^2, l=51.600um^2, total=1591.600um^2
[12/01 10:15:24    519s]       cell capacitance : b=0.984pF, i=0.052pF, icg=0.000pF, nicg=0.009pF, l=0.099pF, total=1.143pF
[12/01 10:15:24    519s]       sink capacitance : count=11339, total=9.968pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/01 10:15:24    519s]       wire capacitance : top=0.000pF, trunk=0.971pF, leaf=5.552pF, total=6.524pF
[12/01 10:15:24    519s]       wire lengths     : top=0.000um, trunk=9196.300um, leaf=51114.911um, total=60311.210um
[12/01 10:15:24    519s]       hp wire lengths  : top=0.000um, trunk=7616.600um, leaf=15129.800um, total=22746.400um
[12/01 10:15:24    519s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[12/01 10:15:24    519s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[12/01 10:15:24    519s]       Trunk : target=0.118ns count=29 avg=0.062ns sd=0.034ns min=0.000ns max=0.112ns {13 <= 0.071ns, 11 <= 0.094ns, 1 <= 0.106ns, 4 <= 0.112ns, 0 <= 0.118ns}
[12/01 10:15:24    519s]       Leaf  : target=0.118ns count=125 avg=0.085ns sd=0.019ns min=0.017ns max=0.111ns {21 <= 0.071ns, 80 <= 0.094ns, 20 <= 0.106ns, 4 <= 0.112ns, 0 <= 0.118ns}
[12/01 10:15:24    519s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[12/01 10:15:24    519s]        Bufs: BUFX16MA10TR: 42 FRICGX13BA10TR: 3 FRICGX11BA10TR: 95 
[12/01 10:15:24    519s]        Invs: INVX16BA10TR: 2 
[12/01 10:15:24    519s]       NICGs: AND2X11MA10TR: 1 
[12/01 10:15:24    519s]      Logics: BUFZX16MA10TR: 1 NAND2X8BA10TR: 1 NOR2X8AA10TR: 2 
[12/01 10:15:24    519s]     Clock DAG hash after 'Reducing insertion delay 1': 15625215600418419384 17259487976059897870
[12/01 10:15:24    519s]     Clock DAG hash after 'Reducing insertion delay 1': 15625215600418419384 17259487976059897870
[12/01 10:15:24    519s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[12/01 10:15:24    519s]       skew_group my_clk/mode: insertion delay [min=0.386, max=0.728], skew [0.343 vs 0.058*]
[12/01 10:15:24    519s]           min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_3_/CK
[12/01 10:15:24    519s]           max path sink: vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/R_31986/CK
[12/01 10:15:24    519s]     Skew group summary after 'Reducing insertion delay 1':
[12/01 10:15:24    519s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.374, max=0.415], skew [0.041 vs 0.058]
[12/01 10:15:24    519s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.415, max=0.415], skew [0.000 vs 0.058]
[12/01 10:15:24    519s]       skew_group my_clk/mode: insertion delay [min=0.386, max=0.728], skew [0.343 vs 0.058*]
[12/01 10:15:24    519s]     Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 10:15:24    519s]   Reducing insertion delay 1 done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/01 10:15:24    519s]   Removing longest path buffering...
[12/01 10:15:24    519s]     Clock DAG hash before 'Removing longest path buffering': 15625215600418419384 17259487976059897870
[12/01 10:15:25    520s]     Clock DAG stats after 'Removing longest path buffering':
[12/01 10:15:25    520s]       cell counts      : b=138, i=2, icg=0, nicg=1, l=4, total=145
[12/01 10:15:25    520s]       misc counts      : r=4, pp=2
[12/01 10:15:25    520s]       cell areas       : b=1485.200um^2, i=18.400um^2, icg=0.000um^2, nicg=12.800um^2, l=51.600um^2, total=1568.000um^2
[12/01 10:15:25    520s]       cell capacitance : b=0.965pF, i=0.052pF, icg=0.000pF, nicg=0.009pF, l=0.099pF, total=1.125pF
[12/01 10:15:25    520s]       sink capacitance : count=11339, total=9.968pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/01 10:15:25    520s]       wire capacitance : top=0.000pF, trunk=0.964pF, leaf=5.672pF, total=6.636pF
[12/01 10:15:25    520s]       wire lengths     : top=0.000um, trunk=9229.800um, leaf=52359.511um, total=61589.311um
[12/01 10:15:25    520s]       hp wire lengths  : top=0.000um, trunk=7487.400um, leaf=16391.300um, total=23878.700um
[12/01 10:15:25    520s]     Clock DAG net violations after 'Removing longest path buffering': none
[12/01 10:15:25    520s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[12/01 10:15:25    520s]       Trunk : target=0.118ns count=27 avg=0.066ns sd=0.036ns min=0.000ns max=0.118ns {12 <= 0.071ns, 9 <= 0.094ns, 1 <= 0.106ns, 3 <= 0.112ns, 2 <= 0.118ns}
[12/01 10:15:25    520s]       Leaf  : target=0.118ns count=125 avg=0.087ns sd=0.017ns min=0.017ns max=0.117ns {19 <= 0.071ns, 81 <= 0.094ns, 20 <= 0.106ns, 4 <= 0.112ns, 1 <= 0.118ns}
[12/01 10:15:25    520s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[12/01 10:15:25    520s]        Bufs: BUFX16MA10TR: 39 FRICGX13BA10TR: 4 FRICGX11BA10TR: 95 
[12/01 10:15:25    520s]        Invs: INVX16BA10TR: 2 
[12/01 10:15:25    520s]       NICGs: AND2X11MA10TR: 1 
[12/01 10:15:25    520s]      Logics: BUFZX16MA10TR: 1 NAND2X8BA10TR: 1 NOR2X8AA10TR: 2 
[12/01 10:15:25    520s]     Clock DAG hash after 'Removing longest path buffering': 15742758491297778255 12832701191734916928
[12/01 10:15:25    520s]     Clock DAG hash after 'Removing longest path buffering': 15742758491297778255 12832701191734916928
[12/01 10:15:25    520s]     Primary reporting skew groups after 'Removing longest path buffering':
[12/01 10:15:25    520s]       skew_group my_clk/mode: insertion delay [min=0.363, max=0.682], skew [0.318 vs 0.058*]
[12/01 10:15:25    521s]           min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_0_/CK
[12/01 10:15:25    521s]           max path sink: vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/R_31986/CK
[12/01 10:15:25    521s]     Skew group summary after 'Removing longest path buffering':
[12/01 10:15:25    521s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.331, max=0.385], skew [0.054 vs 0.058]
[12/01 10:15:25    521s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.385, max=0.385], skew [0.000 vs 0.058]
[12/01 10:15:25    521s]       skew_group my_clk/mode: insertion delay [min=0.363, max=0.682], skew [0.318 vs 0.058*]
[12/01 10:15:25    521s]     Legalizer API calls during this step: 206 succeeded with high effort: 206 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 10:15:25    521s]   Removing longest path buffering done. (took cpu=0:00:01.5 real=0:00:01.5)
[12/01 10:15:25    521s]   Reducing insertion delay 2...
[12/01 10:15:25    521s]     Clock DAG hash before 'Reducing insertion delay 2': 15742758491297778255 12832701191734916928
[12/01 10:15:30    525s]     Accumulated time to calculate placeable region: 0.00192
[12/01 10:15:30    525s]     Accumulated time to calculate placeable region: 0.00194
[12/01 10:15:32    527s]     Path optimization required 2678 stage delay updates 
[12/01 10:15:32    528s]     Clock DAG stats after 'Reducing insertion delay 2':
[12/01 10:15:32    528s]       cell counts      : b=138, i=2, icg=0, nicg=1, l=4, total=145
[12/01 10:15:32    528s]       misc counts      : r=4, pp=2
[12/01 10:15:32    528s]       cell areas       : b=1488.000um^2, i=18.400um^2, icg=0.000um^2, nicg=12.800um^2, l=51.600um^2, total=1570.800um^2
[12/01 10:15:32    528s]       cell capacitance : b=0.969pF, i=0.052pF, icg=0.000pF, nicg=0.009pF, l=0.099pF, total=1.129pF
[12/01 10:15:32    528s]       sink capacitance : count=11339, total=9.968pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/01 10:15:32    528s]       wire capacitance : top=0.000pF, trunk=0.964pF, leaf=5.678pF, total=6.642pF
[12/01 10:15:32    528s]       wire lengths     : top=0.000um, trunk=9346.000um, leaf=52414.111um, total=61760.111um
[12/01 10:15:32    528s]       hp wire lengths  : top=0.000um, trunk=7589.700um, leaf=16452.900um, total=24042.600um
[12/01 10:15:32    528s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[12/01 10:15:32    528s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[12/01 10:15:32    528s]       Trunk : target=0.118ns count=27 avg=0.065ns sd=0.033ns min=0.000ns max=0.112ns {12 <= 0.071ns, 10 <= 0.094ns, 2 <= 0.106ns, 3 <= 0.112ns, 0 <= 0.118ns}
[12/01 10:15:32    528s]       Leaf  : target=0.118ns count=125 avg=0.086ns sd=0.017ns min=0.017ns max=0.117ns {20 <= 0.071ns, 81 <= 0.094ns, 20 <= 0.106ns, 3 <= 0.112ns, 1 <= 0.118ns}
[12/01 10:15:32    528s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[12/01 10:15:32    528s]        Bufs: BUFX16MA10TR: 40 FRICGX13BA10TR: 6 FRICGX11BA10TR: 92 
[12/01 10:15:32    528s]        Invs: INVX16BA10TR: 2 
[12/01 10:15:32    528s]       NICGs: AND2X11MA10TR: 1 
[12/01 10:15:32    528s]      Logics: BUFZX16MA10TR: 1 NAND2X8BA10TR: 1 NOR2X8AA10TR: 2 
[12/01 10:15:32    528s]     Clock DAG hash after 'Reducing insertion delay 2': 9819334630741870237 8921766543712221250
[12/01 10:15:32    528s]     Clock DAG hash after 'Reducing insertion delay 2': 9819334630741870237 8921766543712221250
[12/01 10:15:32    528s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[12/01 10:15:32    528s]       skew_group my_clk/mode: insertion delay [min=0.362, max=0.611, avg=0.587, sd=0.017], skew [0.249 vs 0.058*], 99.6% {0.554, 0.611} (wid=0.180 ws=0.086) (gid=0.489 gs=0.257)
[12/01 10:15:32    528s]           min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_0_/CK
[12/01 10:15:32    528s]           max path sink: vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/R_9524/CK
[12/01 10:15:32    528s]     Skew group summary after 'Reducing insertion delay 2':
[12/01 10:15:32    528s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.335, max=0.372, avg=0.360, sd=0.019], skew [0.037 vs 0.058], 100% {0.335, 0.372} (wid=0.098 ws=0.004) (gid=0.274 gs=0.034)
[12/01 10:15:32    528s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.372, max=0.372, avg=0.372, sd=0.000], skew [0.000 vs 0.058], 100% {0.372, 0.372} (wid=0.098 ws=0.000) (gid=0.274 gs=0.000)
[12/01 10:15:32    528s]       skew_group my_clk/mode: insertion delay [min=0.362, max=0.611, avg=0.587, sd=0.017], skew [0.249 vs 0.058*], 99.6% {0.554, 0.611} (wid=0.180 ws=0.086) (gid=0.489 gs=0.257)
[12/01 10:15:32    528s]     Legalizer API calls during this step: 1170 succeeded with high effort: 1170 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 10:15:32    528s]   Reducing insertion delay 2 done. (took cpu=0:00:07.3 real=0:00:07.4)
[12/01 10:15:32    528s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:09.5 real=0:00:09.6)
[12/01 10:15:32    528s]   CCOpt::Phase::Construction done. (took cpu=0:00:36.4 real=0:00:29.6)
[12/01 10:15:32    528s]   CCOpt::Phase::Implementation...
[12/01 10:15:33    528s]   Stage::Reducing Power...
[12/01 10:15:33    528s]   Improving clock tree routing...
[12/01 10:15:33    528s]     Clock DAG hash before 'Improving clock tree routing': 9819334630741870237 8921766543712221250
[12/01 10:15:33    528s]     Iteration 1...
[12/01 10:15:33    528s]     Iteration 1 done.
[12/01 10:15:33    528s]     Clock DAG stats after 'Improving clock tree routing':
[12/01 10:15:33    528s]       cell counts      : b=138, i=2, icg=0, nicg=1, l=4, total=145
[12/01 10:15:33    528s]       misc counts      : r=4, pp=2
[12/01 10:15:33    528s]       cell areas       : b=1488.000um^2, i=18.400um^2, icg=0.000um^2, nicg=12.800um^2, l=51.600um^2, total=1570.800um^2
[12/01 10:15:33    528s]       cell capacitance : b=0.969pF, i=0.052pF, icg=0.000pF, nicg=0.009pF, l=0.099pF, total=1.129pF
[12/01 10:15:33    528s]       sink capacitance : count=11339, total=9.968pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/01 10:15:33    528s]       wire capacitance : top=0.000pF, trunk=0.959pF, leaf=5.678pF, total=6.637pF
[12/01 10:15:33    528s]       wire lengths     : top=0.000um, trunk=9303.700um, leaf=52414.111um, total=61717.811um
[12/01 10:15:33    528s]       hp wire lengths  : top=0.000um, trunk=7631.100um, leaf=16452.900um, total=24084.000um
[12/01 10:15:33    528s]     Clock DAG net violations after 'Improving clock tree routing': none
[12/01 10:15:33    528s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[12/01 10:15:33    528s]       Trunk : target=0.118ns count=27 avg=0.065ns sd=0.033ns min=0.000ns max=0.112ns {12 <= 0.071ns, 10 <= 0.094ns, 2 <= 0.106ns, 3 <= 0.112ns, 0 <= 0.118ns}
[12/01 10:15:33    528s]       Leaf  : target=0.118ns count=125 avg=0.086ns sd=0.017ns min=0.017ns max=0.117ns {20 <= 0.071ns, 81 <= 0.094ns, 20 <= 0.106ns, 3 <= 0.112ns, 1 <= 0.118ns}
[12/01 10:15:33    528s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[12/01 10:15:33    528s]        Bufs: BUFX16MA10TR: 40 FRICGX13BA10TR: 6 FRICGX11BA10TR: 92 
[12/01 10:15:33    528s]        Invs: INVX16BA10TR: 2 
[12/01 10:15:33    528s]       NICGs: AND2X11MA10TR: 1 
[12/01 10:15:33    528s]      Logics: BUFZX16MA10TR: 1 NAND2X8BA10TR: 1 NOR2X8AA10TR: 2 
[12/01 10:15:33    528s]     Clock DAG hash after 'Improving clock tree routing': 8384366292393814419 13597095816212104052
[12/01 10:15:33    528s]     Clock DAG hash after 'Improving clock tree routing': 8384366292393814419 13597095816212104052
[12/01 10:15:33    528s]     Primary reporting skew groups after 'Improving clock tree routing':
[12/01 10:15:33    528s]       skew_group my_clk/mode: insertion delay [min=0.362, max=0.611], skew [0.249 vs 0.058*]
[12/01 10:15:33    528s]           min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_0_/CK
[12/01 10:15:33    528s]           max path sink: vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/R_9524/CK
[12/01 10:15:33    528s]     Skew group summary after 'Improving clock tree routing':
[12/01 10:15:33    528s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.335, max=0.372], skew [0.037 vs 0.058]
[12/01 10:15:33    528s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.372, max=0.372], skew [0.000 vs 0.058]
[12/01 10:15:33    528s]       skew_group my_clk/mode: insertion delay [min=0.362, max=0.611], skew [0.249 vs 0.058*]
[12/01 10:15:33    528s]     Legalizer API calls during this step: 65 succeeded with high effort: 65 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 10:15:33    528s]   Improving clock tree routing done. (took cpu=0:00:00.6 real=0:00:00.6)
[12/01 10:15:33    528s]   Reducing clock tree power 1...
[12/01 10:15:33    528s]     Clock DAG hash before 'Reducing clock tree power 1': 8384366292393814419 13597095816212104052
[12/01 10:15:33    528s]     Resizing gates: 
[12/01 10:15:33    528s]     Legalizer releasing space for clock trees
[12/01 10:15:33    529s]     ...[12/01 10:15:33    529s] 
[12/01 10:15:33    529s] Accumulated time to calculate placeable region: 0.00196
[12/01 10:15:33    529s] Accumulated time to calculate placeable region: 0.00199
    20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/01 10:15:34    531s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 10:15:34    531s]     100% 
[12/01 10:15:35    531s]     Clock DAG stats after reducing clock tree power 1 iteration 1:
[12/01 10:15:35    531s]       cell counts      : b=138, i=2, icg=0, nicg=1, l=4, total=145
[12/01 10:15:35    531s]       misc counts      : r=4, pp=2
[12/01 10:15:35    531s]       cell areas       : b=1444.400um^2, i=4.400um^2, icg=0.000um^2, nicg=9.200um^2, l=41.200um^2, total=1499.200um^2
[12/01 10:15:35    531s]       cell capacitance : b=0.924pF, i=0.010pF, icg=0.000pF, nicg=0.006pF, l=0.061pF, total=1.001pF
[12/01 10:15:35    531s]       sink capacitance : count=11339, total=9.968pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/01 10:15:35    531s]       wire capacitance : top=0.000pF, trunk=0.959pF, leaf=5.675pF, total=6.634pF
[12/01 10:15:35    531s]       wire lengths     : top=0.000um, trunk=9299.200um, leaf=52392.013um, total=61691.212um
[12/01 10:15:35    531s]       hp wire lengths  : top=0.000um, trunk=7631.100um, leaf=16452.900um, total=24084.000um
[12/01 10:15:35    531s]     Clock DAG net violations after reducing clock tree power 1 iteration 1: none
[12/01 10:15:35    531s]     Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
[12/01 10:15:35    531s]       Trunk : target=0.118ns count=27 avg=0.060ns sd=0.028ns min=0.000ns max=0.099ns {17 <= 0.071ns, 8 <= 0.094ns, 2 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
[12/01 10:15:35    531s]       Leaf  : target=0.118ns count=125 avg=0.089ns sd=0.014ns min=0.022ns max=0.117ns {15 <= 0.071ns, 81 <= 0.094ns, 25 <= 0.106ns, 3 <= 0.112ns, 1 <= 0.118ns}
[12/01 10:15:35    531s]     Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
[12/01 10:15:35    531s]        Bufs: BUFX16MA10TR: 26 FRICGX13BA10TR: 10 FRICGX11BA10TR: 97 BUFX5BA10TR: 5 
[12/01 10:15:35    531s]        Invs: INVX4BA10TR: 1 INVX2BA10TR: 1 
[12/01 10:15:35    531s]       NICGs: AND2X8MA10TR: 1 
[12/01 10:15:35    531s]      Logics: BUFZX16MA10TR: 1 NOR2X8AA10TR: 1 NAND2X3AA10TR: 1 NOR2X3MA10TR: 1 
[12/01 10:15:35    531s]     Clock DAG hash after reducing clock tree power 1 iteration 1: 11716373292741023171 12004246441115476580
[12/01 10:15:35    531s]     Clock DAG hash after reducing clock tree power 1 iteration 1: 11716373292741023171 12004246441115476580
[12/01 10:15:35    531s]     Primary reporting skew groups after reducing clock tree power 1 iteration 1:
[12/01 10:15:35    531s]       skew_group my_clk/mode: insertion delay [min=0.376, max=0.624], skew [0.247 vs 0.058*]
[12/01 10:15:35    531s]           min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_0_/CK
[12/01 10:15:35    531s]           max path sink: vproc_top_u_core_u_ibex_core_load_store_unit_i_addr_last_q_reg_17_/CK
[12/01 10:15:35    531s]     Skew group summary after reducing clock tree power 1 iteration 1:
[12/01 10:15:35    531s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.349, max=0.386], skew [0.037 vs 0.058]
[12/01 10:15:35    531s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.385, max=0.386], skew [0.001 vs 0.058]
[12/01 10:15:35    531s]       skew_group my_clk/mode: insertion delay [min=0.376, max=0.624], skew [0.247 vs 0.058*]
[12/01 10:15:35    531s]     Resizing gates: 
[12/01 10:15:35    531s]     Legalizer releasing space for clock trees
[12/01 10:15:35    531s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/01 10:15:36    534s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 10:15:36    534s]     100% 
[12/01 10:15:36    534s]     Clock DAG stats after reducing clock tree power 1 iteration 2:
[12/01 10:15:36    534s]       cell counts      : b=138, i=2, icg=0, nicg=1, l=4, total=145
[12/01 10:15:36    534s]       misc counts      : r=4, pp=2
[12/01 10:15:36    534s]       cell areas       : b=1444.400um^2, i=4.400um^2, icg=0.000um^2, nicg=9.200um^2, l=38.800um^2, total=1496.800um^2
[12/01 10:15:36    534s]       cell capacitance : b=0.924pF, i=0.010pF, icg=0.000pF, nicg=0.006pF, l=0.054pF, total=0.994pF
[12/01 10:15:36    534s]       sink capacitance : count=11339, total=9.968pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/01 10:15:36    534s]       wire capacitance : top=0.000pF, trunk=0.959pF, leaf=5.675pF, total=6.634pF
[12/01 10:15:36    534s]       wire lengths     : top=0.000um, trunk=9299.200um, leaf=52391.013um, total=61690.212um
[12/01 10:15:36    534s]       hp wire lengths  : top=0.000um, trunk=7631.100um, leaf=16452.900um, total=24084.000um
[12/01 10:15:36    534s]     Clock DAG net violations after reducing clock tree power 1 iteration 2: none
[12/01 10:15:36    534s]     Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 2:
[12/01 10:15:36    534s]       Trunk : target=0.118ns count=27 avg=0.060ns sd=0.028ns min=0.000ns max=0.099ns {17 <= 0.071ns, 8 <= 0.094ns, 2 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
[12/01 10:15:36    534s]       Leaf  : target=0.118ns count=125 avg=0.089ns sd=0.015ns min=0.022ns max=0.117ns {14 <= 0.071ns, 81 <= 0.094ns, 25 <= 0.106ns, 4 <= 0.112ns, 1 <= 0.118ns}
[12/01 10:15:36    534s]     Clock DAG library cell distribution after reducing clock tree power 1 iteration 2 {count}:
[12/01 10:15:36    534s]        Bufs: BUFX16MA10TR: 26 FRICGX13BA10TR: 10 FRICGX11BA10TR: 97 BUFX5BA10TR: 5 
[12/01 10:15:36    534s]        Invs: INVX4BA10TR: 1 INVX2BA10TR: 1 
[12/01 10:15:36    534s]       NICGs: AND2X8MA10TR: 1 
[12/01 10:15:36    534s]      Logics: BUFZX16MA10TR: 1 NOR2X8AA10TR: 1 NAND2X1P4BA10TR: 1 NOR2X2MA10TR: 1 
[12/01 10:15:36    534s]     Clock DAG hash after reducing clock tree power 1 iteration 2: 476980550660234208 7680828762860841055
[12/01 10:15:36    534s]     Clock DAG hash after reducing clock tree power 1 iteration 2: 476980550660234208 7680828762860841055
[12/01 10:15:36    534s]     Primary reporting skew groups after reducing clock tree power 1 iteration 2:
[12/01 10:15:36    534s]       skew_group my_clk/mode: insertion delay [min=0.376, max=0.624], skew [0.247 vs 0.058*]
[12/01 10:15:36    534s]           min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_0_/CK
[12/01 10:15:36    534s]           max path sink: vproc_top_u_core_u_ibex_core_load_store_unit_i_addr_last_q_reg_17_/CK
[12/01 10:15:36    534s]     Skew group summary after reducing clock tree power 1 iteration 2:
[12/01 10:15:36    534s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.349, max=0.386], skew [0.037 vs 0.058]
[12/01 10:15:36    534s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.385, max=0.386], skew [0.001 vs 0.058]
[12/01 10:15:36    534s]       skew_group my_clk/mode: insertion delay [min=0.376, max=0.624], skew [0.247 vs 0.058*]
[12/01 10:15:36    534s]     Resizing gates: 
[12/01 10:15:36    534s]     Legalizer releasing space for clock trees
[12/01 10:15:36    534s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/01 10:15:37    536s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 10:15:37    536s]     100% 
[12/01 10:15:37    536s]     Clock DAG stats after 'Reducing clock tree power 1':
[12/01 10:15:37    536s]       cell counts      : b=138, i=2, icg=0, nicg=1, l=4, total=145
[12/01 10:15:37    536s]       misc counts      : r=4, pp=2
[12/01 10:15:37    536s]       cell areas       : b=1444.400um^2, i=4.000um^2, icg=0.000um^2, nicg=9.200um^2, l=38.800um^2, total=1496.400um^2
[12/01 10:15:37    536s]       cell capacitance : b=0.924pF, i=0.008pF, icg=0.000pF, nicg=0.006pF, l=0.054pF, total=0.992pF
[12/01 10:15:37    536s]       sink capacitance : count=11339, total=9.968pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/01 10:15:37    536s]       wire capacitance : top=0.000pF, trunk=0.959pF, leaf=5.675pF, total=6.634pF
[12/01 10:15:37    536s]       wire lengths     : top=0.000um, trunk=9299.200um, leaf=52391.013um, total=61690.212um
[12/01 10:15:37    536s]       hp wire lengths  : top=0.000um, trunk=7631.100um, leaf=16452.900um, total=24084.000um
[12/01 10:15:37    536s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[12/01 10:15:37    536s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[12/01 10:15:37    536s]       Trunk : target=0.118ns count=27 avg=0.060ns sd=0.028ns min=0.000ns max=0.099ns {17 <= 0.071ns, 8 <= 0.094ns, 2 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
[12/01 10:15:37    536s]       Leaf  : target=0.118ns count=125 avg=0.090ns sd=0.014ns min=0.022ns max=0.117ns {13 <= 0.071ns, 81 <= 0.094ns, 25 <= 0.106ns, 5 <= 0.112ns, 1 <= 0.118ns}
[12/01 10:15:37    536s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[12/01 10:15:37    536s]        Bufs: BUFX16MA10TR: 26 FRICGX13BA10TR: 10 FRICGX11BA10TR: 97 BUFX5BA10TR: 5 
[12/01 10:15:37    536s]        Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
[12/01 10:15:37    536s]       NICGs: AND2X8MA10TR: 1 
[12/01 10:15:37    536s]      Logics: BUFZX16MA10TR: 1 NOR2X8AA10TR: 1 NAND2X1P4BA10TR: 1 NOR2X2MA10TR: 1 
[12/01 10:15:37    537s]     Clock DAG hash after 'Reducing clock tree power 1': 6581299308803597787 3691778506613128628
[12/01 10:15:37    537s]     Clock DAG hash after 'Reducing clock tree power 1': 6581299308803597787 3691778506613128628
[12/01 10:15:37    537s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[12/01 10:15:37    537s]       skew_group my_clk/mode: insertion delay [min=0.376, max=0.624], skew [0.247 vs 0.058*]
[12/01 10:15:37    537s]           min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_0_/CK
[12/01 10:15:37    537s]           max path sink: vproc_top_u_core_u_ibex_core_load_store_unit_i_addr_last_q_reg_17_/CK
[12/01 10:15:37    537s]     Skew group summary after 'Reducing clock tree power 1':
[12/01 10:15:37    537s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.349, max=0.386], skew [0.037 vs 0.058]
[12/01 10:15:37    537s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.385, max=0.386], skew [0.001 vs 0.058]
[12/01 10:15:37    537s]       skew_group my_clk/mode: insertion delay [min=0.376, max=0.624], skew [0.247 vs 0.058*]
[12/01 10:15:37    537s]     Legalizer API calls during this step: 1101 succeeded with high effort: 1101 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 10:15:37    537s]   Reducing clock tree power 1 done. (took cpu=0:00:08.2 real=0:00:04.3)
[12/01 10:15:37    537s]   Reducing clock tree power 2...
[12/01 10:15:38    537s]     Clock DAG hash before 'Reducing clock tree power 2': 6581299308803597787 3691778506613128628
[12/01 10:15:38    537s]     Path optimization required 128 stage delay updates 
[12/01 10:15:38    537s]     Clock DAG stats after 'Reducing clock tree power 2':
[12/01 10:15:38    537s]       cell counts      : b=138, i=2, icg=0, nicg=1, l=4, total=145
[12/01 10:15:38    537s]       misc counts      : r=4, pp=2
[12/01 10:15:38    537s]       cell areas       : b=1444.400um^2, i=4.000um^2, icg=0.000um^2, nicg=9.200um^2, l=38.800um^2, total=1496.400um^2
[12/01 10:15:38    537s]       cell capacitance : b=0.924pF, i=0.008pF, icg=0.000pF, nicg=0.006pF, l=0.054pF, total=0.992pF
[12/01 10:15:38    537s]       sink capacitance : count=11339, total=9.968pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/01 10:15:38    537s]       wire capacitance : top=0.000pF, trunk=0.959pF, leaf=5.676pF, total=6.634pF
[12/01 10:15:38    537s]       wire lengths     : top=0.000um, trunk=9299.200um, leaf=52395.013um, total=61694.212um
[12/01 10:15:38    537s]       hp wire lengths  : top=0.000um, trunk=7631.100um, leaf=16456.900um, total=24088.000um
[12/01 10:15:38    537s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[12/01 10:15:38    537s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[12/01 10:15:38    537s]       Trunk : target=0.118ns count=27 avg=0.060ns sd=0.028ns min=0.000ns max=0.099ns {17 <= 0.071ns, 8 <= 0.094ns, 2 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
[12/01 10:15:38    537s]       Leaf  : target=0.118ns count=125 avg=0.090ns sd=0.014ns min=0.022ns max=0.118ns {13 <= 0.071ns, 81 <= 0.094ns, 25 <= 0.106ns, 5 <= 0.112ns, 1 <= 0.118ns}
[12/01 10:15:38    537s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[12/01 10:15:38    537s]        Bufs: BUFX16MA10TR: 26 FRICGX13BA10TR: 10 FRICGX11BA10TR: 97 BUFX5BA10TR: 5 
[12/01 10:15:38    537s]        Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
[12/01 10:15:38    537s]       NICGs: AND2X8MA10TR: 1 
[12/01 10:15:38    537s]      Logics: BUFZX16MA10TR: 1 NOR2X8AA10TR: 1 NAND2X1P4BA10TR: 1 NOR2X2MA10TR: 1 
[12/01 10:15:38    537s]     Clock DAG hash after 'Reducing clock tree power 2': 15444571130652147484 7249700123673437391
[12/01 10:15:38    537s]     Clock DAG hash after 'Reducing clock tree power 2': 15444571130652147484 7249700123673437391
[12/01 10:15:38    537s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[12/01 10:15:38    537s]       skew_group my_clk/mode: insertion delay [min=0.377, max=0.624, avg=0.603, sd=0.016], skew [0.247 vs 0.058*], 99.4% {0.566, 0.624} (wid=0.180 ws=0.090) (gid=0.526 gs=0.280)
[12/01 10:15:38    537s]           min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_0_/CK
[12/01 10:15:38    537s]           max path sink: vproc_top_u_core_u_ibex_core_load_store_unit_i_addr_last_q_reg_17_/CK
[12/01 10:15:38    537s]     Skew group summary after 'Reducing clock tree power 2':
[12/01 10:15:38    537s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.349, max=0.386, avg=0.373, sd=0.018], skew [0.037 vs 0.058], 100% {0.349, 0.386} (wid=0.095 ws=0.002) (gid=0.293 gs=0.039)
[12/01 10:15:38    537s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.385, max=0.386, avg=0.385, sd=0.001], skew [0.001 vs 0.058], 100% {0.385, 0.386} (wid=0.093 ws=0.000) (gid=0.293 gs=0.001)
[12/01 10:15:38    537s]       skew_group my_clk/mode: insertion delay [min=0.377, max=0.624, avg=0.603, sd=0.016], skew [0.247 vs 0.058*], 99.4% {0.566, 0.624} (wid=0.180 ws=0.090) (gid=0.526 gs=0.280)
[12/01 10:15:38    537s]     Legalizer API calls during this step: 52 succeeded with high effort: 52 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 10:15:38    537s]   Reducing clock tree power 2 done. (took cpu=0:00:00.6 real=0:00:00.6)
[12/01 10:15:38    537s]   Stage::Reducing Power done. (took cpu=0:00:09.4 real=0:00:05.6)
[12/01 10:15:38    537s]   Stage::Balancing...
[12/01 10:15:38    537s]   Approximately balancing fragments step...
[12/01 10:15:38    537s]     Clock DAG hash before 'Approximately balancing fragments step': 15444571130652147484 7249700123673437391
[12/01 10:15:38    537s]     Resolve constraints - Approximately balancing fragments...
[12/01 10:15:38    537s]     Resolving skew group constraints...
[12/01 10:15:39    538s]       Solving LP: 3 skew groups; 23 fragments, 37 fraglets and 38 vertices; 117 variables and 349 constraints; tolerance 1
[12/01 10:15:39    538s]     Resolving skew group constraints done.
[12/01 10:15:39    538s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.9 real=0:00:00.9)
[12/01 10:15:39    538s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[12/01 10:15:39    538s]     Trial balancer estimated the amount of delay to be added in balancing: 0.202ns
[12/01 10:15:39    538s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/01 10:15:39    538s]     Approximately balancing fragments...
[12/01 10:15:39    538s]       Moving gates to improve sub-tree skew...
[12/01 10:15:39    539s]         Clock DAG hash before 'Moving gates to improve sub-tree skew': 15444571130652147484 7249700123673437391
[12/01 10:15:39    539s]         Tried: 153 Succeeded: 0
[12/01 10:15:39    539s]         Topology Tried: 0 Succeeded: 0
[12/01 10:15:39    539s]         0 Succeeded with SS ratio
[12/01 10:15:39    539s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[12/01 10:15:39    539s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[12/01 10:15:40    539s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[12/01 10:15:40    539s]           cell counts      : b=138, i=2, icg=0, nicg=1, l=4, total=145
[12/01 10:15:40    539s]           misc counts      : r=4, pp=2
[12/01 10:15:40    539s]           cell areas       : b=1444.400um^2, i=4.000um^2, icg=0.000um^2, nicg=9.200um^2, l=38.800um^2, total=1496.400um^2
[12/01 10:15:40    539s]           cell capacitance : b=0.924pF, i=0.008pF, icg=0.000pF, nicg=0.006pF, l=0.054pF, total=0.992pF
[12/01 10:15:40    539s]           sink capacitance : count=11339, total=9.968pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/01 10:15:40    539s]           wire capacitance : top=0.000pF, trunk=0.959pF, leaf=5.676pF, total=6.634pF
[12/01 10:15:40    539s]           wire lengths     : top=0.000um, trunk=9299.200um, leaf=52395.013um, total=61694.212um
[12/01 10:15:40    539s]           hp wire lengths  : top=0.000um, trunk=7631.100um, leaf=16456.900um, total=24088.000um
[12/01 10:15:40    539s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[12/01 10:15:40    539s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[12/01 10:15:40    539s]           Trunk : target=0.118ns count=27 avg=0.060ns sd=0.028ns min=0.000ns max=0.099ns {17 <= 0.071ns, 8 <= 0.094ns, 2 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
[12/01 10:15:40    539s]           Leaf  : target=0.118ns count=125 avg=0.090ns sd=0.014ns min=0.022ns max=0.118ns {13 <= 0.071ns, 81 <= 0.094ns, 25 <= 0.106ns, 5 <= 0.112ns, 1 <= 0.118ns}
[12/01 10:15:40    539s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[12/01 10:15:40    539s]            Bufs: BUFX16MA10TR: 26 FRICGX13BA10TR: 10 FRICGX11BA10TR: 97 BUFX5BA10TR: 5 
[12/01 10:15:40    539s]            Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
[12/01 10:15:40    539s]           NICGs: AND2X8MA10TR: 1 
[12/01 10:15:40    539s]          Logics: BUFZX16MA10TR: 1 NOR2X8AA10TR: 1 NAND2X1P4BA10TR: 1 NOR2X2MA10TR: 1 
[12/01 10:15:40    539s]         Clock DAG hash after 'Moving gates to improve sub-tree skew': 15444571130652147484 7249700123673437391
[12/01 10:15:40    539s]         Clock DAG hash after 'Moving gates to improve sub-tree skew': 15444571130652147484 7249700123673437391
[12/01 10:15:40    539s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 10:15:40    539s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/01 10:15:40    539s]       Approximately balancing fragments bottom up...
[12/01 10:15:40    539s]         Clock DAG hash before 'Approximately balancing fragments bottom up': 15444571130652147484 7249700123673437391
[12/01 10:15:40    539s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[12/01 10:15:41    540s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[12/01 10:15:41    540s]           cell counts      : b=138, i=2, icg=0, nicg=1, l=4, total=145
[12/01 10:15:41    540s]           misc counts      : r=4, pp=2
[12/01 10:15:41    540s]           cell areas       : b=1443.600um^2, i=4.000um^2, icg=0.000um^2, nicg=9.200um^2, l=36.400um^2, total=1493.200um^2
[12/01 10:15:41    540s]           cell capacitance : b=0.923pF, i=0.008pF, icg=0.000pF, nicg=0.006pF, l=0.044pF, total=0.982pF
[12/01 10:15:41    540s]           sink capacitance : count=11339, total=9.968pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/01 10:15:41    540s]           wire capacitance : top=0.000pF, trunk=0.959pF, leaf=5.676pF, total=6.634pF
[12/01 10:15:41    540s]           wire lengths     : top=0.000um, trunk=9299.200um, leaf=52395.013um, total=61694.212um
[12/01 10:15:41    540s]           hp wire lengths  : top=0.000um, trunk=7631.100um, leaf=16456.900um, total=24088.000um
[12/01 10:15:41    540s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[12/01 10:15:41    540s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[12/01 10:15:41    540s]           Trunk : target=0.118ns count=27 avg=0.060ns sd=0.028ns min=0.000ns max=0.099ns {17 <= 0.071ns, 8 <= 0.094ns, 2 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
[12/01 10:15:41    540s]           Leaf  : target=0.118ns count=125 avg=0.090ns sd=0.014ns min=0.022ns max=0.118ns {13 <= 0.071ns, 82 <= 0.094ns, 24 <= 0.106ns, 5 <= 0.112ns, 1 <= 0.118ns}
[12/01 10:15:41    540s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[12/01 10:15:41    540s]            Bufs: BUFX16MA10TR: 26 FRICGX13BA10TR: 9 FRICGX11BA10TR: 98 BUFX5BA10TR: 5 
[12/01 10:15:41    540s]            Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
[12/01 10:15:41    540s]           NICGs: AND2X8MA10TR: 1 
[12/01 10:15:41    540s]          Logics: BUFZX16MA10TR: 1 NOR2X6MA10TR: 1 NAND2X1P4BA10TR: 1 NOR2X2MA10TR: 1 
[12/01 10:15:41    540s]         Clock DAG hash after 'Approximately balancing fragments bottom up': 17167706181424420611 12725251637194385844
[12/01 10:15:41    540s]         Clock DAG hash after 'Approximately balancing fragments bottom up': 17167706181424420611 12725251637194385844
[12/01 10:15:41    540s]         Legalizer API calls during this step: 44 succeeded with high effort: 44 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 10:15:41    540s]       Approximately balancing fragments bottom up done. (took cpu=0:00:01.6 real=0:00:01.6)
[12/01 10:15:41    540s]       Approximately balancing fragments, wire and cell delays...
[12/01 10:15:41    540s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[12/01 10:15:42    541s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[12/01 10:15:42    541s]           cell counts      : b=142, i=2, icg=0, nicg=1, l=4, total=149
[12/01 10:15:42    541s]           misc counts      : r=4, pp=2
[12/01 10:15:42    541s]           cell areas       : b=1469.600um^2, i=4.000um^2, icg=0.000um^2, nicg=9.200um^2, l=36.400um^2, total=1519.200um^2
[12/01 10:15:42    541s]           cell capacitance : b=0.942pF, i=0.008pF, icg=0.000pF, nicg=0.006pF, l=0.044pF, total=1.000pF
[12/01 10:15:42    541s]           sink capacitance : count=11339, total=9.968pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/01 10:15:42    541s]           wire capacitance : top=0.000pF, trunk=1.042pF, leaf=5.673pF, total=6.715pF
[12/01 10:15:42    541s]           wire lengths     : top=0.000um, trunk=10197.299um, leaf=52359.813um, total=62557.112um
[12/01 10:15:42    541s]           hp wire lengths  : top=0.000um, trunk=8547.100um, leaf=16421.700um, total=24968.800um
[12/01 10:15:42    541s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[12/01 10:15:42    541s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[12/01 10:15:42    541s]           Trunk : target=0.118ns count=31 avg=0.059ns sd=0.029ns min=0.000ns max=0.103ns {20 <= 0.071ns, 8 <= 0.094ns, 3 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
[12/01 10:15:42    541s]           Leaf  : target=0.118ns count=125 avg=0.089ns sd=0.014ns min=0.022ns max=0.112ns {13 <= 0.071ns, 83 <= 0.094ns, 24 <= 0.106ns, 5 <= 0.112ns, 0 <= 0.118ns}
[12/01 10:15:42    541s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[12/01 10:15:42    541s]            Bufs: BUFX16MA10TR: 28 FRICGX13BA10TR: 9 FRICGX11BA10TR: 97 BUFX5BA10TR: 8 
[12/01 10:15:42    541s]            Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
[12/01 10:15:42    541s]           NICGs: AND2X8MA10TR: 1 
[12/01 10:15:42    541s]          Logics: BUFZX16MA10TR: 1 NOR2X6MA10TR: 1 NAND2X1P4BA10TR: 1 NOR2X2MA10TR: 1 
[12/01 10:15:42    542s]         Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 1: 4262565125783873943 13977912344694338768
[12/01 10:15:42    542s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[12/01 10:15:42    542s]       Approximately balancing fragments, wire and cell delays, iteration 2...
[12/01 10:15:43    542s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
[12/01 10:15:43    542s]           cell counts      : b=142, i=2, icg=0, nicg=1, l=4, total=149
[12/01 10:15:43    542s]           misc counts      : r=4, pp=2
[12/01 10:15:43    542s]           cell areas       : b=1469.600um^2, i=4.000um^2, icg=0.000um^2, nicg=9.200um^2, l=36.400um^2, total=1519.200um^2
[12/01 10:15:43    542s]           cell capacitance : b=0.942pF, i=0.008pF, icg=0.000pF, nicg=0.006pF, l=0.044pF, total=1.000pF
[12/01 10:15:43    542s]           sink capacitance : count=11339, total=9.968pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/01 10:15:43    542s]           wire capacitance : top=0.000pF, trunk=1.042pF, leaf=5.673pF, total=6.715pF
[12/01 10:15:43    542s]           wire lengths     : top=0.000um, trunk=10197.299um, leaf=52359.813um, total=62557.112um
[12/01 10:15:43    542s]           hp wire lengths  : top=0.000um, trunk=8547.100um, leaf=16421.700um, total=24968.800um
[12/01 10:15:43    542s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 2: none
[12/01 10:15:43    542s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 2:
[12/01 10:15:43    542s]           Trunk : target=0.118ns count=31 avg=0.059ns sd=0.029ns min=0.000ns max=0.103ns {20 <= 0.071ns, 8 <= 0.094ns, 3 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
[12/01 10:15:43    542s]           Leaf  : target=0.118ns count=125 avg=0.089ns sd=0.014ns min=0.022ns max=0.112ns {13 <= 0.071ns, 83 <= 0.094ns, 24 <= 0.106ns, 5 <= 0.112ns, 0 <= 0.118ns}
[12/01 10:15:43    542s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 2 {count}:
[12/01 10:15:43    542s]            Bufs: BUFX16MA10TR: 28 FRICGX13BA10TR: 9 FRICGX11BA10TR: 97 BUFX5BA10TR: 8 
[12/01 10:15:43    542s]            Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
[12/01 10:15:43    542s]           NICGs: AND2X8MA10TR: 1 
[12/01 10:15:43    542s]          Logics: BUFZX16MA10TR: 1 NOR2X6MA10TR: 1 NAND2X1P4BA10TR: 1 NOR2X2MA10TR: 1 
[12/01 10:15:43    542s]         Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 2: 4262565125783873943 13977912344694338768
[12/01 10:15:43    542s]       Approximately balancing fragments, wire and cell delays, iteration 2 done.
[12/01 10:15:43    542s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:01.4 real=0:00:01.5)
[12/01 10:15:43    542s]     Approximately balancing fragments done.
[12/01 10:15:43    542s]     Clock DAG stats after 'Approximately balancing fragments step':
[12/01 10:15:43    542s]       cell counts      : b=142, i=2, icg=0, nicg=1, l=4, total=149
[12/01 10:15:43    542s]       misc counts      : r=4, pp=2
[12/01 10:15:43    542s]       cell areas       : b=1469.600um^2, i=4.000um^2, icg=0.000um^2, nicg=9.200um^2, l=36.400um^2, total=1519.200um^2
[12/01 10:15:43    542s]       cell capacitance : b=0.942pF, i=0.008pF, icg=0.000pF, nicg=0.006pF, l=0.044pF, total=1.000pF
[12/01 10:15:43    542s]       sink capacitance : count=11339, total=9.968pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/01 10:15:43    542s]       wire capacitance : top=0.000pF, trunk=1.042pF, leaf=5.673pF, total=6.715pF
[12/01 10:15:43    542s]       wire lengths     : top=0.000um, trunk=10197.299um, leaf=52359.813um, total=62557.112um
[12/01 10:15:43    542s]       hp wire lengths  : top=0.000um, trunk=8547.100um, leaf=16421.700um, total=24968.800um
[12/01 10:15:43    542s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[12/01 10:15:43    542s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[12/01 10:15:43    542s]       Trunk : target=0.118ns count=31 avg=0.059ns sd=0.029ns min=0.000ns max=0.103ns {20 <= 0.071ns, 8 <= 0.094ns, 3 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
[12/01 10:15:43    542s]       Leaf  : target=0.118ns count=125 avg=0.089ns sd=0.014ns min=0.022ns max=0.112ns {13 <= 0.071ns, 83 <= 0.094ns, 24 <= 0.106ns, 5 <= 0.112ns, 0 <= 0.118ns}
[12/01 10:15:43    542s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[12/01 10:15:43    542s]        Bufs: BUFX16MA10TR: 28 FRICGX13BA10TR: 9 FRICGX11BA10TR: 97 BUFX5BA10TR: 8 
[12/01 10:15:43    542s]        Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
[12/01 10:15:43    542s]       NICGs: AND2X8MA10TR: 1 
[12/01 10:15:43    542s]      Logics: BUFZX16MA10TR: 1 NOR2X6MA10TR: 1 NAND2X1P4BA10TR: 1 NOR2X2MA10TR: 1 
[12/01 10:15:43    542s]     Clock DAG hash after 'Approximately balancing fragments step': 4262565125783873943 13977912344694338768
[12/01 10:15:43    542s]     Clock DAG hash after 'Approximately balancing fragments step': 4262565125783873943 13977912344694338768
[12/01 10:15:43    542s]     Legalizer API calls during this step: 289 succeeded with high effort: 289 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 10:15:43    542s]   Approximately balancing fragments step done. (took cpu=0:00:04.7 real=0:00:04.8)
[12/01 10:15:43    542s]   Clock DAG stats after Approximately balancing fragments:
[12/01 10:15:43    542s]     cell counts      : b=142, i=2, icg=0, nicg=1, l=4, total=149
[12/01 10:15:43    542s]     misc counts      : r=4, pp=2
[12/01 10:15:43    542s]     cell areas       : b=1469.600um^2, i=4.000um^2, icg=0.000um^2, nicg=9.200um^2, l=36.400um^2, total=1519.200um^2
[12/01 10:15:43    542s]     cell capacitance : b=0.942pF, i=0.008pF, icg=0.000pF, nicg=0.006pF, l=0.044pF, total=1.000pF
[12/01 10:15:43    542s]     sink capacitance : count=11339, total=9.968pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/01 10:15:43    542s]     wire capacitance : top=0.000pF, trunk=1.042pF, leaf=5.673pF, total=6.715pF
[12/01 10:15:43    542s]     wire lengths     : top=0.000um, trunk=10197.299um, leaf=52359.813um, total=62557.112um
[12/01 10:15:43    542s]     hp wire lengths  : top=0.000um, trunk=8547.100um, leaf=16421.700um, total=24968.800um
[12/01 10:15:43    542s]   Clock DAG net violations after Approximately balancing fragments: none
[12/01 10:15:43    542s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[12/01 10:15:43    542s]     Trunk : target=0.118ns count=31 avg=0.059ns sd=0.029ns min=0.000ns max=0.103ns {20 <= 0.071ns, 8 <= 0.094ns, 3 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
[12/01 10:15:43    542s]     Leaf  : target=0.118ns count=125 avg=0.089ns sd=0.014ns min=0.022ns max=0.112ns {13 <= 0.071ns, 83 <= 0.094ns, 24 <= 0.106ns, 5 <= 0.112ns, 0 <= 0.118ns}
[12/01 10:15:43    542s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[12/01 10:15:43    542s]      Bufs: BUFX16MA10TR: 28 FRICGX13BA10TR: 9 FRICGX11BA10TR: 97 BUFX5BA10TR: 8 
[12/01 10:15:43    542s]      Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
[12/01 10:15:43    542s]     NICGs: AND2X8MA10TR: 1 
[12/01 10:15:43    542s]    Logics: BUFZX16MA10TR: 1 NOR2X6MA10TR: 1 NAND2X1P4BA10TR: 1 NOR2X2MA10TR: 1 
[12/01 10:15:43    542s]   Clock DAG hash after Approximately balancing fragments: 4262565125783873943 13977912344694338768
[12/01 10:15:43    542s]   Clock DAG hash after Approximately balancing fragments: 4262565125783873943 13977912344694338768
[12/01 10:15:43    542s]   Primary reporting skew groups after Approximately balancing fragments:
[12/01 10:15:43    542s]     skew_group my_clk/mode: insertion delay [min=0.569, max=0.620], skew [0.052 vs 0.058]
[12/01 10:15:43    542s]         min path sink: vproc_top_v_core_vregfile/genblk1_0__genblk1_genblk1_1__ram_reg_30__14_/CK
[12/01 10:15:43    542s]         max path sink: vproc_top_u_core_u_ibex_core_load_store_unit_i_addr_last_q_reg_17_/CK
[12/01 10:15:43    542s]   Skew group summary after Approximately balancing fragments:
[12/01 10:15:43    542s]     skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.351, max=0.384], skew [0.033 vs 0.058]
[12/01 10:15:43    542s]     skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.382, max=0.384], skew [0.001 vs 0.058]
[12/01 10:15:43    542s]     skew_group my_clk/mode: insertion delay [min=0.569, max=0.620], skew [0.052 vs 0.058]
[12/01 10:15:43    542s]   Improving fragments clock skew...
[12/01 10:15:43    542s]     Clock DAG hash before 'Improving fragments clock skew': 4262565125783873943 13977912344694338768
[12/01 10:15:44    543s]     Clock DAG stats after 'Improving fragments clock skew':
[12/01 10:15:44    543s]       cell counts      : b=142, i=2, icg=0, nicg=1, l=4, total=149
[12/01 10:15:44    543s]       misc counts      : r=4, pp=2
[12/01 10:15:44    543s]       cell areas       : b=1469.600um^2, i=4.000um^2, icg=0.000um^2, nicg=9.200um^2, l=36.400um^2, total=1519.200um^2
[12/01 10:15:44    543s]       cell capacitance : b=0.942pF, i=0.008pF, icg=0.000pF, nicg=0.006pF, l=0.044pF, total=1.000pF
[12/01 10:15:44    543s]       sink capacitance : count=11339, total=9.968pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/01 10:15:44    543s]       wire capacitance : top=0.000pF, trunk=1.042pF, leaf=5.673pF, total=6.715pF
[12/01 10:15:44    543s]       wire lengths     : top=0.000um, trunk=10197.299um, leaf=52359.813um, total=62557.112um
[12/01 10:15:44    543s]       hp wire lengths  : top=0.000um, trunk=8547.100um, leaf=16421.700um, total=24968.800um
[12/01 10:15:44    543s]     Clock DAG net violations after 'Improving fragments clock skew': none
[12/01 10:15:44    543s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[12/01 10:15:44    543s]       Trunk : target=0.118ns count=31 avg=0.059ns sd=0.029ns min=0.000ns max=0.103ns {20 <= 0.071ns, 8 <= 0.094ns, 3 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
[12/01 10:15:44    543s]       Leaf  : target=0.118ns count=125 avg=0.089ns sd=0.014ns min=0.022ns max=0.112ns {13 <= 0.071ns, 83 <= 0.094ns, 24 <= 0.106ns, 5 <= 0.112ns, 0 <= 0.118ns}
[12/01 10:15:44    543s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[12/01 10:15:44    543s]        Bufs: BUFX16MA10TR: 28 FRICGX13BA10TR: 9 FRICGX11BA10TR: 97 BUFX5BA10TR: 8 
[12/01 10:15:44    543s]        Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
[12/01 10:15:44    543s]       NICGs: AND2X8MA10TR: 1 
[12/01 10:15:44    543s]      Logics: BUFZX16MA10TR: 1 NOR2X6MA10TR: 1 NAND2X1P4BA10TR: 1 NOR2X2MA10TR: 1 
[12/01 10:15:44    543s]     Clock DAG hash after 'Improving fragments clock skew': 4262565125783873943 13977912344694338768
[12/01 10:15:44    543s]     Clock DAG hash after 'Improving fragments clock skew': 4262565125783873943 13977912344694338768
[12/01 10:15:44    543s]     Primary reporting skew groups after 'Improving fragments clock skew':
[12/01 10:15:44    543s]       skew_group my_clk/mode: insertion delay [min=0.569, max=0.620], skew [0.052 vs 0.058]
[12/01 10:15:44    543s]           min path sink: vproc_top_v_core_vregfile/genblk1_0__genblk1_genblk1_1__ram_reg_30__14_/CK
[12/01 10:15:44    543s]           max path sink: vproc_top_u_core_u_ibex_core_load_store_unit_i_addr_last_q_reg_17_/CK
[12/01 10:15:44    543s]     Skew group summary after 'Improving fragments clock skew':
[12/01 10:15:44    543s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.351, max=0.384], skew [0.033 vs 0.058]
[12/01 10:15:44    543s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.382, max=0.384], skew [0.001 vs 0.058]
[12/01 10:15:44    543s]       skew_group my_clk/mode: insertion delay [min=0.569, max=0.620], skew [0.052 vs 0.058]
[12/01 10:15:44    543s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 10:15:44    543s]   Improving fragments clock skew done. (took cpu=0:00:00.4 real=0:00:00.4)
[12/01 10:15:44    543s]   Approximately balancing step...
[12/01 10:15:44    543s]     Clock DAG hash before 'Approximately balancing step': 4262565125783873943 13977912344694338768
[12/01 10:15:44    543s]     Resolve constraints - Approximately balancing...
[12/01 10:15:44    543s]     Resolving skew group constraints...
[12/01 10:15:44    543s]       Solving LP: 3 skew groups; 23 fragments, 37 fraglets and 38 vertices; 117 variables and 349 constraints; tolerance 1
[12/01 10:15:44    543s]     Resolving skew group constraints done.
[12/01 10:15:44    543s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.4 real=0:00:00.4)
[12/01 10:15:44    543s]     Approximately balancing...
[12/01 10:15:44    543s]       Approximately balancing, wire and cell delays...
[12/01 10:15:44    543s]       Approximately balancing, wire and cell delays, iteration 1...
[12/01 10:15:44    543s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[12/01 10:15:44    543s]           cell counts      : b=142, i=2, icg=0, nicg=1, l=4, total=149
[12/01 10:15:44    543s]           misc counts      : r=4, pp=2
[12/01 10:15:44    543s]           cell areas       : b=1469.600um^2, i=4.000um^2, icg=0.000um^2, nicg=9.200um^2, l=36.400um^2, total=1519.200um^2
[12/01 10:15:44    543s]           cell capacitance : b=0.942pF, i=0.008pF, icg=0.000pF, nicg=0.006pF, l=0.044pF, total=1.000pF
[12/01 10:15:44    543s]           sink capacitance : count=11339, total=9.968pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/01 10:15:44    543s]           wire capacitance : top=0.000pF, trunk=1.042pF, leaf=5.673pF, total=6.715pF
[12/01 10:15:44    543s]           wire lengths     : top=0.000um, trunk=10197.299um, leaf=52359.813um, total=62557.112um
[12/01 10:15:44    543s]           hp wire lengths  : top=0.000um, trunk=8547.100um, leaf=16421.700um, total=24968.800um
[12/01 10:15:44    543s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[12/01 10:15:44    543s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[12/01 10:15:44    543s]           Trunk : target=0.118ns count=31 avg=0.059ns sd=0.029ns min=0.000ns max=0.103ns {20 <= 0.071ns, 8 <= 0.094ns, 3 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
[12/01 10:15:44    543s]           Leaf  : target=0.118ns count=125 avg=0.089ns sd=0.014ns min=0.022ns max=0.112ns {13 <= 0.071ns, 83 <= 0.094ns, 24 <= 0.106ns, 5 <= 0.112ns, 0 <= 0.118ns}
[12/01 10:15:44    543s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[12/01 10:15:44    543s]            Bufs: BUFX16MA10TR: 28 FRICGX13BA10TR: 9 FRICGX11BA10TR: 97 BUFX5BA10TR: 8 
[12/01 10:15:44    543s]            Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
[12/01 10:15:44    543s]           NICGs: AND2X8MA10TR: 1 
[12/01 10:15:44    543s]          Logics: BUFZX16MA10TR: 1 NOR2X6MA10TR: 1 NAND2X1P4BA10TR: 1 NOR2X2MA10TR: 1 
[12/01 10:15:44    543s]         Clock DAG hash after Approximately balancing, wire and cell delays, iteration 1: 4262565125783873943 13977912344694338768
[12/01 10:15:44    543s]       Approximately balancing, wire and cell delays, iteration 1 done.
[12/01 10:15:44    543s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/01 10:15:44    543s]     Approximately balancing done.
[12/01 10:15:44    543s]     Clock DAG stats after 'Approximately balancing step':
[12/01 10:15:44    543s]       cell counts      : b=142, i=2, icg=0, nicg=1, l=4, total=149
[12/01 10:15:44    543s]       misc counts      : r=4, pp=2
[12/01 10:15:44    543s]       cell areas       : b=1469.600um^2, i=4.000um^2, icg=0.000um^2, nicg=9.200um^2, l=36.400um^2, total=1519.200um^2
[12/01 10:15:44    543s]       cell capacitance : b=0.942pF, i=0.008pF, icg=0.000pF, nicg=0.006pF, l=0.044pF, total=1.000pF
[12/01 10:15:44    543s]       sink capacitance : count=11339, total=9.968pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/01 10:15:44    543s]       wire capacitance : top=0.000pF, trunk=1.042pF, leaf=5.673pF, total=6.715pF
[12/01 10:15:44    543s]       wire lengths     : top=0.000um, trunk=10197.299um, leaf=52359.813um, total=62557.112um
[12/01 10:15:44    543s]       hp wire lengths  : top=0.000um, trunk=8547.100um, leaf=16421.700um, total=24968.800um
[12/01 10:15:44    543s]     Clock DAG net violations after 'Approximately balancing step': none
[12/01 10:15:44    543s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[12/01 10:15:44    543s]       Trunk : target=0.118ns count=31 avg=0.059ns sd=0.029ns min=0.000ns max=0.103ns {20 <= 0.071ns, 8 <= 0.094ns, 3 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
[12/01 10:15:44    543s]       Leaf  : target=0.118ns count=125 avg=0.089ns sd=0.014ns min=0.022ns max=0.112ns {13 <= 0.071ns, 83 <= 0.094ns, 24 <= 0.106ns, 5 <= 0.112ns, 0 <= 0.118ns}
[12/01 10:15:44    543s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[12/01 10:15:44    543s]        Bufs: BUFX16MA10TR: 28 FRICGX13BA10TR: 9 FRICGX11BA10TR: 97 BUFX5BA10TR: 8 
[12/01 10:15:44    543s]        Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
[12/01 10:15:44    543s]       NICGs: AND2X8MA10TR: 1 
[12/01 10:15:44    543s]      Logics: BUFZX16MA10TR: 1 NOR2X6MA10TR: 1 NAND2X1P4BA10TR: 1 NOR2X2MA10TR: 1 
[12/01 10:15:44    543s]     Clock DAG hash after 'Approximately balancing step': 4262565125783873943 13977912344694338768
[12/01 10:15:45    544s]     Clock DAG hash after 'Approximately balancing step': 4262565125783873943 13977912344694338768
[12/01 10:15:45    544s]     Primary reporting skew groups after 'Approximately balancing step':
[12/01 10:15:45    544s]       skew_group my_clk/mode: insertion delay [min=0.569, max=0.620], skew [0.052 vs 0.058]
[12/01 10:15:45    544s]           min path sink: vproc_top_v_core_vregfile/genblk1_0__genblk1_genblk1_1__ram_reg_30__14_/CK
[12/01 10:15:45    544s]           max path sink: vproc_top_u_core_u_ibex_core_load_store_unit_i_addr_last_q_reg_17_/CK
[12/01 10:15:45    544s]     Skew group summary after 'Approximately balancing step':
[12/01 10:15:45    544s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.351, max=0.384], skew [0.033 vs 0.058]
[12/01 10:15:45    544s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.382, max=0.384], skew [0.001 vs 0.058]
[12/01 10:15:45    544s]       skew_group my_clk/mode: insertion delay [min=0.569, max=0.620], skew [0.052 vs 0.058]
[12/01 10:15:45    544s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 10:15:45    544s]   Approximately balancing step done. (took cpu=0:00:00.8 real=0:00:00.8)
[12/01 10:15:45    544s]   Fixing clock tree overload...
[12/01 10:15:45    544s]     Clock DAG hash before 'Fixing clock tree overload': 4262565125783873943 13977912344694338768
[12/01 10:15:45    544s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[12/01 10:15:45    544s]     Clock DAG stats after 'Fixing clock tree overload':
[12/01 10:15:45    544s]       cell counts      : b=142, i=2, icg=0, nicg=1, l=4, total=149
[12/01 10:15:45    544s]       misc counts      : r=4, pp=2
[12/01 10:15:45    544s]       cell areas       : b=1469.600um^2, i=4.000um^2, icg=0.000um^2, nicg=9.200um^2, l=36.400um^2, total=1519.200um^2
[12/01 10:15:45    544s]       cell capacitance : b=0.942pF, i=0.008pF, icg=0.000pF, nicg=0.006pF, l=0.044pF, total=1.000pF
[12/01 10:15:45    544s]       sink capacitance : count=11339, total=9.968pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/01 10:15:45    544s]       wire capacitance : top=0.000pF, trunk=1.042pF, leaf=5.673pF, total=6.715pF
[12/01 10:15:45    544s]       wire lengths     : top=0.000um, trunk=10197.299um, leaf=52359.813um, total=62557.112um
[12/01 10:15:45    544s]       hp wire lengths  : top=0.000um, trunk=8547.100um, leaf=16421.700um, total=24968.800um
[12/01 10:15:45    544s]     Clock DAG net violations after 'Fixing clock tree overload': none
[12/01 10:15:45    544s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[12/01 10:15:45    544s]       Trunk : target=0.118ns count=31 avg=0.059ns sd=0.029ns min=0.000ns max=0.103ns {20 <= 0.071ns, 8 <= 0.094ns, 3 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
[12/01 10:15:45    544s]       Leaf  : target=0.118ns count=125 avg=0.089ns sd=0.014ns min=0.022ns max=0.112ns {13 <= 0.071ns, 83 <= 0.094ns, 24 <= 0.106ns, 5 <= 0.112ns, 0 <= 0.118ns}
[12/01 10:15:45    544s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[12/01 10:15:45    544s]        Bufs: BUFX16MA10TR: 28 FRICGX13BA10TR: 9 FRICGX11BA10TR: 97 BUFX5BA10TR: 8 
[12/01 10:15:45    544s]        Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
[12/01 10:15:45    544s]       NICGs: AND2X8MA10TR: 1 
[12/01 10:15:45    544s]      Logics: BUFZX16MA10TR: 1 NOR2X6MA10TR: 1 NAND2X1P4BA10TR: 1 NOR2X2MA10TR: 1 
[12/01 10:15:45    544s]     Clock DAG hash after 'Fixing clock tree overload': 4262565125783873943 13977912344694338768
[12/01 10:15:45    544s]     Clock DAG hash after 'Fixing clock tree overload': 4262565125783873943 13977912344694338768
[12/01 10:15:45    544s]     Primary reporting skew groups after 'Fixing clock tree overload':
[12/01 10:15:45    544s]       skew_group my_clk/mode: insertion delay [min=0.569, max=0.620], skew [0.052 vs 0.058]
[12/01 10:15:45    544s]           min path sink: vproc_top_v_core_vregfile/genblk1_0__genblk1_genblk1_1__ram_reg_30__14_/CK
[12/01 10:15:45    544s]           max path sink: vproc_top_u_core_u_ibex_core_load_store_unit_i_addr_last_q_reg_17_/CK
[12/01 10:15:45    544s]     Skew group summary after 'Fixing clock tree overload':
[12/01 10:15:45    544s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.351, max=0.384], skew [0.033 vs 0.058]
[12/01 10:15:45    544s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.382, max=0.384], skew [0.001 vs 0.058]
[12/01 10:15:45    544s]       skew_group my_clk/mode: insertion delay [min=0.569, max=0.620], skew [0.052 vs 0.058]
[12/01 10:15:45    544s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 10:15:45    544s]   Fixing clock tree overload done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/01 10:15:45    544s]   Approximately balancing paths...
[12/01 10:15:45    544s]     Clock DAG hash before 'Approximately balancing paths': 4262565125783873943 13977912344694338768
[12/01 10:15:45    544s]     Added 0 buffers.
[12/01 10:15:45    544s]     Clock DAG stats after 'Approximately balancing paths':
[12/01 10:15:45    544s]       cell counts      : b=142, i=2, icg=0, nicg=1, l=4, total=149
[12/01 10:15:45    544s]       misc counts      : r=4, pp=2
[12/01 10:15:45    544s]       cell areas       : b=1469.600um^2, i=4.000um^2, icg=0.000um^2, nicg=9.200um^2, l=36.400um^2, total=1519.200um^2
[12/01 10:15:45    544s]       cell capacitance : b=0.942pF, i=0.008pF, icg=0.000pF, nicg=0.006pF, l=0.044pF, total=1.000pF
[12/01 10:15:45    544s]       sink capacitance : count=11339, total=9.968pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/01 10:15:45    544s]       wire capacitance : top=0.000pF, trunk=1.042pF, leaf=5.673pF, total=6.715pF
[12/01 10:15:45    544s]       wire lengths     : top=0.000um, trunk=10197.299um, leaf=52359.813um, total=62557.112um
[12/01 10:15:45    544s]       hp wire lengths  : top=0.000um, trunk=8547.100um, leaf=16421.700um, total=24968.800um
[12/01 10:15:45    544s]     Clock DAG net violations after 'Approximately balancing paths': none
[12/01 10:15:45    544s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[12/01 10:15:45    544s]       Trunk : target=0.118ns count=31 avg=0.059ns sd=0.029ns min=0.000ns max=0.103ns {20 <= 0.071ns, 8 <= 0.094ns, 3 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
[12/01 10:15:45    544s]       Leaf  : target=0.118ns count=125 avg=0.089ns sd=0.014ns min=0.022ns max=0.112ns {13 <= 0.071ns, 83 <= 0.094ns, 24 <= 0.106ns, 5 <= 0.112ns, 0 <= 0.118ns}
[12/01 10:15:45    544s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[12/01 10:15:45    544s]        Bufs: BUFX16MA10TR: 28 FRICGX13BA10TR: 9 FRICGX11BA10TR: 97 BUFX5BA10TR: 8 
[12/01 10:15:45    544s]        Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
[12/01 10:15:45    544s]       NICGs: AND2X8MA10TR: 1 
[12/01 10:15:45    544s]      Logics: BUFZX16MA10TR: 1 NOR2X6MA10TR: 1 NAND2X1P4BA10TR: 1 NOR2X2MA10TR: 1 
[12/01 10:15:45    544s]     Clock DAG hash after 'Approximately balancing paths': 4262565125783873943 13977912344694338768
[12/01 10:15:45    544s]     Clock DAG hash after 'Approximately balancing paths': 4262565125783873943 13977912344694338768
[12/01 10:15:45    544s]     Primary reporting skew groups after 'Approximately balancing paths':
[12/01 10:15:45    544s]       skew_group my_clk/mode: insertion delay [min=0.569, max=0.620, avg=0.600, sd=0.011], skew [0.052 vs 0.058], 100% {0.569, 0.620} (wid=0.180 ws=0.090) (gid=0.523 gs=0.108)
[12/01 10:15:45    544s]           min path sink: vproc_top_v_core_vregfile/genblk1_0__genblk1_genblk1_1__ram_reg_30__14_/CK
[12/01 10:15:45    544s]           max path sink: vproc_top_u_core_u_ibex_core_load_store_unit_i_addr_last_q_reg_17_/CK
[12/01 10:15:45    544s]     Skew group summary after 'Approximately balancing paths':
[12/01 10:15:45    544s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.351, max=0.384, avg=0.372, sd=0.016], skew [0.033 vs 0.058], 100% {0.351, 0.384} (wid=0.095 ws=0.003) (gid=0.291 gs=0.035)
[12/01 10:15:45    544s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.382, max=0.384, avg=0.383, sd=0.001], skew [0.001 vs 0.058], 100% {0.382, 0.384} (wid=0.092 ws=0.000) (gid=0.291 gs=0.001)
[12/01 10:15:45    544s]       skew_group my_clk/mode: insertion delay [min=0.569, max=0.620, avg=0.600, sd=0.011], skew [0.052 vs 0.058], 100% {0.569, 0.620} (wid=0.180 ws=0.090) (gid=0.523 gs=0.108)
[12/01 10:15:45    544s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 10:15:45    544s]   Approximately balancing paths done. (took cpu=0:00:00.3 real=0:00:00.4)
[12/01 10:15:45    544s]   Stage::Balancing done. (took cpu=0:00:06.9 real=0:00:07.0)
[12/01 10:15:45    544s]   Stage::Polishing...
[12/01 10:15:45    544s]   Clock tree timing engine global stage delay update for slowDC:setup.late...
[12/01 10:15:45    544s]   Clock tree timing engine global stage delay update for slowDC:setup.late done. (took cpu=0:00:00.4 real=0:00:00.2)
[12/01 10:15:45    545s]   Clock DAG stats before polishing:
[12/01 10:15:45    545s]     cell counts      : b=142, i=2, icg=0, nicg=1, l=4, total=149
[12/01 10:15:45    545s]     misc counts      : r=4, pp=2
[12/01 10:15:45    545s]     cell areas       : b=1469.600um^2, i=4.000um^2, icg=0.000um^2, nicg=9.200um^2, l=36.400um^2, total=1519.200um^2
[12/01 10:15:45    545s]     cell capacitance : b=0.942pF, i=0.008pF, icg=0.000pF, nicg=0.006pF, l=0.044pF, total=1.000pF
[12/01 10:15:45    545s]     sink capacitance : count=11339, total=9.968pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/01 10:15:45    545s]     wire capacitance : top=0.000pF, trunk=1.042pF, leaf=5.673pF, total=6.715pF
[12/01 10:15:45    545s]     wire lengths     : top=0.000um, trunk=10197.299um, leaf=52359.813um, total=62557.112um
[12/01 10:15:45    545s]     hp wire lengths  : top=0.000um, trunk=8547.100um, leaf=16421.700um, total=24968.800um
[12/01 10:15:45    545s]   Clock DAG net violations before polishing: none
[12/01 10:15:45    545s]   Clock DAG primary half-corner transition distribution before polishing:
[12/01 10:15:45    545s]     Trunk : target=0.118ns count=31 avg=0.059ns sd=0.029ns min=0.000ns max=0.103ns {20 <= 0.071ns, 8 <= 0.094ns, 3 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
[12/01 10:15:45    545s]     Leaf  : target=0.118ns count=125 avg=0.089ns sd=0.014ns min=0.022ns max=0.112ns {13 <= 0.071ns, 83 <= 0.094ns, 24 <= 0.106ns, 5 <= 0.112ns, 0 <= 0.118ns}
[12/01 10:15:45    545s]   Clock DAG library cell distribution before polishing {count}:
[12/01 10:15:45    545s]      Bufs: BUFX16MA10TR: 28 FRICGX13BA10TR: 9 FRICGX11BA10TR: 97 BUFX5BA10TR: 8 
[12/01 10:15:45    545s]      Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
[12/01 10:15:45    545s]     NICGs: AND2X8MA10TR: 1 
[12/01 10:15:45    545s]    Logics: BUFZX16MA10TR: 1 NOR2X6MA10TR: 1 NAND2X1P4BA10TR: 1 NOR2X2MA10TR: 1 
[12/01 10:15:46    545s]   Clock DAG hash before polishing: 4262565125783873943 13977912344694338768
[12/01 10:15:46    545s]   Clock DAG hash before polishing: 4262565125783873943 13977912344694338768
[12/01 10:15:46    545s]   Primary reporting skew groups before polishing:
[12/01 10:15:46    545s]     skew_group my_clk/mode: insertion delay [min=0.568, max=0.621], skew [0.052 vs 0.058]
[12/01 10:15:46    545s]         min path sink: vproc_top_v_core_vregfile/genblk1_0__genblk1_genblk1_1__ram_reg_30__14_/CK
[12/01 10:15:46    545s]         max path sink: vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/R_9524/CK
[12/01 10:15:46    545s]   Skew group summary before polishing:
[12/01 10:15:46    545s]     skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.350, max=0.383], skew [0.033 vs 0.058]
[12/01 10:15:46    545s]     skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.381, max=0.383], skew [0.001 vs 0.058]
[12/01 10:15:46    545s]     skew_group my_clk/mode: insertion delay [min=0.568, max=0.621], skew [0.052 vs 0.058]
[12/01 10:15:46    545s]   Merging balancing drivers for power...
[12/01 10:15:46    545s]     Clock DAG hash before 'Merging balancing drivers for power': 4262565125783873943 13977912344694338768
[12/01 10:15:46    545s]     Tried: 157 Succeeded: 0
[12/01 10:15:46    545s]     Clock DAG stats after 'Merging balancing drivers for power':
[12/01 10:15:46    545s]       cell counts      : b=142, i=2, icg=0, nicg=1, l=4, total=149
[12/01 10:15:46    545s]       misc counts      : r=4, pp=2
[12/01 10:15:46    545s]       cell areas       : b=1469.600um^2, i=4.000um^2, icg=0.000um^2, nicg=9.200um^2, l=36.400um^2, total=1519.200um^2
[12/01 10:15:46    545s]       cell capacitance : b=0.942pF, i=0.008pF, icg=0.000pF, nicg=0.006pF, l=0.044pF, total=1.000pF
[12/01 10:15:46    545s]       sink capacitance : count=11339, total=9.968pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/01 10:15:46    545s]       wire capacitance : top=0.000pF, trunk=1.042pF, leaf=5.673pF, total=6.715pF
[12/01 10:15:46    545s]       wire lengths     : top=0.000um, trunk=10197.299um, leaf=52359.813um, total=62557.112um
[12/01 10:15:46    545s]       hp wire lengths  : top=0.000um, trunk=8547.100um, leaf=16421.700um, total=24968.800um
[12/01 10:15:46    545s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[12/01 10:15:46    545s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[12/01 10:15:46    545s]       Trunk : target=0.118ns count=31 avg=0.059ns sd=0.029ns min=0.000ns max=0.103ns {20 <= 0.071ns, 8 <= 0.094ns, 3 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
[12/01 10:15:46    545s]       Leaf  : target=0.118ns count=125 avg=0.089ns sd=0.014ns min=0.022ns max=0.112ns {13 <= 0.071ns, 83 <= 0.094ns, 24 <= 0.106ns, 5 <= 0.112ns, 0 <= 0.118ns}
[12/01 10:15:46    545s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[12/01 10:15:46    545s]        Bufs: BUFX16MA10TR: 28 FRICGX13BA10TR: 9 FRICGX11BA10TR: 97 BUFX5BA10TR: 8 
[12/01 10:15:46    545s]        Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
[12/01 10:15:46    545s]       NICGs: AND2X8MA10TR: 1 
[12/01 10:15:46    545s]      Logics: BUFZX16MA10TR: 1 NOR2X6MA10TR: 1 NAND2X1P4BA10TR: 1 NOR2X2MA10TR: 1 
[12/01 10:15:46    545s]     Clock DAG hash after 'Merging balancing drivers for power': 4262565125783873943 13977912344694338768
[12/01 10:15:46    545s]     Clock DAG hash after 'Merging balancing drivers for power': 4262565125783873943 13977912344694338768
[12/01 10:15:46    545s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[12/01 10:15:46    545s]       skew_group my_clk/mode: insertion delay [min=0.568, max=0.621], skew [0.052 vs 0.058]
[12/01 10:15:46    545s]           min path sink: vproc_top_v_core_vregfile/genblk1_0__genblk1_genblk1_1__ram_reg_30__14_/CK
[12/01 10:15:46    545s]           max path sink: vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/R_9524/CK
[12/01 10:15:46    545s]     Skew group summary after 'Merging balancing drivers for power':
[12/01 10:15:46    545s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.350, max=0.383], skew [0.033 vs 0.058]
[12/01 10:15:46    545s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.381, max=0.383], skew [0.001 vs 0.058]
[12/01 10:15:46    545s]       skew_group my_clk/mode: insertion delay [min=0.568, max=0.621], skew [0.052 vs 0.058]
[12/01 10:15:46    545s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 10:15:46    545s]   Merging balancing drivers for power done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/01 10:15:46    545s]   Improving clock skew...
[12/01 10:15:46    545s]     Clock DAG hash before 'Improving clock skew': 4262565125783873943 13977912344694338768
[12/01 10:15:46    545s]     Clock DAG stats after 'Improving clock skew':
[12/01 10:15:46    545s]       cell counts      : b=142, i=2, icg=0, nicg=1, l=4, total=149
[12/01 10:15:46    545s]       misc counts      : r=4, pp=2
[12/01 10:15:46    545s]       cell areas       : b=1469.600um^2, i=4.000um^2, icg=0.000um^2, nicg=9.200um^2, l=36.400um^2, total=1519.200um^2
[12/01 10:15:46    545s]       cell capacitance : b=0.942pF, i=0.008pF, icg=0.000pF, nicg=0.006pF, l=0.044pF, total=1.000pF
[12/01 10:15:46    545s]       sink capacitance : count=11339, total=9.968pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/01 10:15:46    545s]       wire capacitance : top=0.000pF, trunk=1.042pF, leaf=5.673pF, total=6.715pF
[12/01 10:15:46    545s]       wire lengths     : top=0.000um, trunk=10197.299um, leaf=52359.813um, total=62557.112um
[12/01 10:15:46    545s]       hp wire lengths  : top=0.000um, trunk=8547.100um, leaf=16421.700um, total=24968.800um
[12/01 10:15:46    545s]     Clock DAG net violations after 'Improving clock skew': none
[12/01 10:15:46    545s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[12/01 10:15:46    545s]       Trunk : target=0.118ns count=31 avg=0.059ns sd=0.029ns min=0.000ns max=0.103ns {20 <= 0.071ns, 8 <= 0.094ns, 3 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
[12/01 10:15:46    545s]       Leaf  : target=0.118ns count=125 avg=0.089ns sd=0.014ns min=0.022ns max=0.112ns {13 <= 0.071ns, 83 <= 0.094ns, 24 <= 0.106ns, 5 <= 0.112ns, 0 <= 0.118ns}
[12/01 10:15:46    545s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[12/01 10:15:46    545s]        Bufs: BUFX16MA10TR: 28 FRICGX13BA10TR: 9 FRICGX11BA10TR: 97 BUFX5BA10TR: 8 
[12/01 10:15:46    545s]        Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
[12/01 10:15:46    545s]       NICGs: AND2X8MA10TR: 1 
[12/01 10:15:46    545s]      Logics: BUFZX16MA10TR: 1 NOR2X6MA10TR: 1 NAND2X1P4BA10TR: 1 NOR2X2MA10TR: 1 
[12/01 10:15:46    545s]     Clock DAG hash after 'Improving clock skew': 4262565125783873943 13977912344694338768
[12/01 10:15:46    545s]     Clock DAG hash after 'Improving clock skew': 4262565125783873943 13977912344694338768
[12/01 10:15:46    545s]     Primary reporting skew groups after 'Improving clock skew':
[12/01 10:15:46    545s]       skew_group my_clk/mode: insertion delay [min=0.568, max=0.621, avg=0.600, sd=0.011], skew [0.052 vs 0.058], 100% {0.568, 0.621} (wid=0.180 ws=0.090) (gid=0.522 gs=0.108)
[12/01 10:15:46    545s]           min path sink: vproc_top_v_core_vregfile/genblk1_0__genblk1_genblk1_1__ram_reg_30__14_/CK
[12/01 10:15:46    545s]           max path sink: vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/R_9524/CK
[12/01 10:15:46    545s]     Skew group summary after 'Improving clock skew':
[12/01 10:15:46    545s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.350, max=0.383, avg=0.371, sd=0.016], skew [0.033 vs 0.058], 100% {0.350, 0.383} (wid=0.094 ws=0.002) (gid=0.291 gs=0.035)
[12/01 10:15:46    545s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.381, max=0.383, avg=0.382, sd=0.001], skew [0.001 vs 0.058], 100% {0.381, 0.383} (wid=0.092 ws=0.000) (gid=0.291 gs=0.001)
[12/01 10:15:46    545s]       skew_group my_clk/mode: insertion delay [min=0.568, max=0.621, avg=0.600, sd=0.011], skew [0.052 vs 0.058], 100% {0.568, 0.621} (wid=0.180 ws=0.090) (gid=0.522 gs=0.108)
[12/01 10:15:46    545s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 10:15:46    545s]   Improving clock skew done. (took cpu=0:00:00.4 real=0:00:00.4)
[12/01 10:15:46    545s]   Moving gates to reduce wire capacitance...
[12/01 10:15:46    545s]     Clock DAG hash before 'Moving gates to reduce wire capacitance': 4262565125783873943 13977912344694338768
[12/01 10:15:46    545s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[12/01 10:15:46    546s]     Iteration 1...
[12/01 10:15:46    546s]       Artificially removing short and long paths...
[12/01 10:15:46    546s]         Clock DAG hash before 'Artificially removing short and long paths': 4262565125783873943 13977912344694338768
[12/01 10:15:47    546s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 10:15:47    546s]       Artificially removing short and long paths done. (took cpu=0:00:00.1 real=0:00:00.2)
[12/01 10:15:47    546s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[12/01 10:15:47    546s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction': 4262565125783873943 13977912344694338768
[12/01 10:15:47    546s]         Legalizer releasing space for clock trees
[12/01 10:15:49    549s]         Legalizing clock trees...
[12/01 10:15:49    549s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 10:15:49    549s]         Legalizer API calls during this step: 961 succeeded with high effort: 961 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 10:15:49    549s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:03.1 real=0:00:02.1)
[12/01 10:15:49    549s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[12/01 10:15:49    549s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates': 17494955592452900051 11736458998560847092
[12/01 10:15:49    549s]         Moving gates: 
[12/01 10:15:49    549s]         Legalizer releasing space for clock trees
[12/01 10:15:49    549s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/01 10:15:54    562s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 10:15:54    562s]         100% 
[12/01 10:15:54    562s]         Legalizer API calls during this step: 2082 succeeded with high effort: 2082 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 10:15:54    562s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:13.3 real=0:00:05.4)
[12/01 10:15:54    562s]     Iteration 1 done.
[12/01 10:15:54    562s]     Iteration 2...
[12/01 10:15:54    562s]       Artificially removing short and long paths...
[12/01 10:15:54    562s]         Clock DAG hash before 'Artificially removing short and long paths': 12829110706271711838 4762053078688181329
[12/01 10:15:54    562s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 10:15:54    562s]       Artificially removing short and long paths done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/01 10:15:54    562s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
[12/01 10:15:54    562s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction': 12829110706271711838 4762053078688181329
[12/01 10:15:54    562s]         Legalizer releasing space for clock trees
[12/01 10:15:56    566s]         Legalizing clock trees...
[12/01 10:15:56    566s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 10:15:56    566s]         Legalizer API calls during this step: 820 succeeded with high effort: 820 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 10:15:56    566s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:03.4 real=0:00:01.5)
[12/01 10:15:56    566s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates...
[12/01 10:15:56    566s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates': 10313819537962599564 10935236159759695483
[12/01 10:15:56    566s]         Moving gates: 
[12/01 10:15:56    566s]         Legalizer releasing space for clock trees
[12/01 10:15:56    566s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/01 10:16:00    576s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 10:16:00    576s]         100% 
[12/01 10:16:00    576s]         Legalizer API calls during this step: 2082 succeeded with high effort: 2082 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 10:16:00    576s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:09.9 real=0:00:04.4)
[12/01 10:16:00    576s]     Iteration 2 done.
[12/01 10:16:00    576s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[12/01 10:16:00    576s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[12/01 10:16:00    576s]       cell counts      : b=142, i=2, icg=0, nicg=1, l=4, total=149
[12/01 10:16:00    576s]       misc counts      : r=4, pp=2
[12/01 10:16:00    576s]       cell areas       : b=1469.600um^2, i=4.000um^2, icg=0.000um^2, nicg=9.200um^2, l=36.400um^2, total=1519.200um^2
[12/01 10:16:00    576s]       cell capacitance : b=0.942pF, i=0.008pF, icg=0.000pF, nicg=0.006pF, l=0.044pF, total=1.000pF
[12/01 10:16:00    576s]       sink capacitance : count=11339, total=9.968pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/01 10:16:00    576s]       wire capacitance : top=0.000pF, trunk=0.966pF, leaf=5.593pF, total=6.559pF
[12/01 10:16:00    576s]       wire lengths     : top=0.000um, trunk=9520.198um, leaf=51601.317um, total=61121.516um
[12/01 10:16:00    576s]       hp wire lengths  : top=0.000um, trunk=8442.200um, leaf=16173.700um, total=24615.900um
[12/01 10:16:00    576s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
[12/01 10:16:00    576s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[12/01 10:16:00    576s]       Trunk : target=0.118ns count=31 avg=0.058ns sd=0.029ns min=0.000ns max=0.106ns {20 <= 0.071ns, 9 <= 0.094ns, 2 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
[12/01 10:16:00    576s]       Leaf  : target=0.118ns count=125 avg=0.088ns sd=0.014ns min=0.021ns max=0.108ns {13 <= 0.071ns, 88 <= 0.094ns, 23 <= 0.106ns, 1 <= 0.112ns, 0 <= 0.118ns}
[12/01 10:16:00    576s]     Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
[12/01 10:16:00    576s]        Bufs: BUFX16MA10TR: 28 FRICGX13BA10TR: 9 FRICGX11BA10TR: 97 BUFX5BA10TR: 8 
[12/01 10:16:00    576s]        Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
[12/01 10:16:00    576s]       NICGs: AND2X8MA10TR: 1 
[12/01 10:16:00    576s]      Logics: BUFZX16MA10TR: 1 NOR2X6MA10TR: 1 NAND2X1P4BA10TR: 1 NOR2X2MA10TR: 1 
[12/01 10:16:00    576s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 4357624124804023750 7948652460243092845
[12/01 10:16:00    576s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 4357624124804023750 7948652460243092845
[12/01 10:16:01    576s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[12/01 10:16:01    576s]       skew_group my_clk/mode: insertion delay [min=0.563, max=0.621, avg=0.597, sd=0.012], skew [0.058 vs 0.058*], 100% {0.563, 0.621} (wid=0.186 ws=0.095) (gid=0.518 gs=0.102)
[12/01 10:16:01    576s]           min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_0_/CK
[12/01 10:16:01    576s]           max path sink: vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/R_31986/CK
[12/01 10:16:01    576s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[12/01 10:16:01    576s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.350, max=0.381, avg=0.370, sd=0.015], skew [0.031 vs 0.058], 100% {0.350, 0.381} (wid=0.095 ws=0.002) (gid=0.287 gs=0.033)
[12/01 10:16:01    576s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.381, max=0.381, avg=0.381, sd=0.000], skew [0.000 vs 0.058], 100% {0.381, 0.381} (wid=0.094 ws=0.000) (gid=0.287 gs=0.000)
[12/01 10:16:01    576s]       skew_group my_clk/mode: insertion delay [min=0.563, max=0.621, avg=0.597, sd=0.012], skew [0.058 vs 0.058*], 100% {0.563, 0.621} (wid=0.186 ws=0.095) (gid=0.518 gs=0.102)
[12/01 10:16:01    576s]     Legalizer API calls during this step: 5945 succeeded with high effort: 5945 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 10:16:01    576s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:30.8 real=0:00:14.4)
[12/01 10:16:01    576s]   Reducing clock tree power 3...
[12/01 10:16:01    576s]     Clock DAG hash before 'Reducing clock tree power 3': 4357624124804023750 7948652460243092845
[12/01 10:16:01    576s]     Artificially removing short and long paths...
[12/01 10:16:01    576s]       Clock DAG hash before 'Artificially removing short and long paths': 4357624124804023750 7948652460243092845
[12/01 10:16:01    576s]       For skew group my_clk/mode, artificially shortened or lengthened 1 paths.
[12/01 10:16:01    576s]       	The smallest offset applied was -0.000ns.
[12/01 10:16:01    576s]       	The largest offset applied was -0.000ns.
[12/01 10:16:01    576s]       
[12/01 10:16:01    576s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 10:16:01    576s]     Artificially removing short and long paths done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/01 10:16:01    576s]     Initial gate capacitance is (rise=10.988pF fall=10.988pF).
[12/01 10:16:01    576s]     Resizing gates: 
[12/01 10:16:01    576s]     Legalizer releasing space for clock trees
[12/01 10:16:01    576s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/01 10:16:03    580s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 10:16:03    580s]     100% 
[12/01 10:16:03    580s]     Stopping in iteration 1: unable to make further power recovery in this step.
[12/01 10:16:03    580s]     Iteration 1: gate capacitance is (rise=10.961pF fall=10.961pF).
[12/01 10:16:03    580s]     Reverting Artificially removing short and long paths...
[12/01 10:16:03    580s]       Clock DAG hash before 'Reverting Artificially removing short and long paths': 6380148169601625065 13757243256570690962
[12/01 10:16:03    580s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 10:16:03    580s]     Reverting Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 10:16:03    580s]     Clock DAG stats after 'Reducing clock tree power 3':
[12/01 10:16:03    580s]       cell counts      : b=142, i=2, icg=0, nicg=1, l=4, total=149
[12/01 10:16:03    580s]       misc counts      : r=4, pp=2
[12/01 10:16:03    580s]       cell areas       : b=1463.200um^2, i=3.600um^2, icg=0.000um^2, nicg=9.200um^2, l=30.000um^2, total=1506.000um^2
[12/01 10:16:03    580s]       cell capacitance : b=0.928pF, i=0.006pF, icg=0.000pF, nicg=0.006pF, l=0.038pF, total=0.979pF
[12/01 10:16:03    580s]       sink capacitance : count=11339, total=9.968pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/01 10:16:03    580s]       wire capacitance : top=0.000pF, trunk=0.967pF, leaf=5.594pF, total=6.561pF
[12/01 10:16:03    580s]       wire lengths     : top=0.000um, trunk=9533.099um, leaf=51609.716um, total=61142.815um
[12/01 10:16:03    580s]       hp wire lengths  : top=0.000um, trunk=8443.100um, leaf=16173.700um, total=24616.800um
[12/01 10:16:03    580s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[12/01 10:16:03    580s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[12/01 10:16:03    580s]       Trunk : target=0.118ns count=31 avg=0.058ns sd=0.029ns min=0.000ns max=0.098ns {20 <= 0.071ns, 9 <= 0.094ns, 2 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
[12/01 10:16:03    580s]       Leaf  : target=0.118ns count=125 avg=0.090ns sd=0.014ns min=0.021ns max=0.118ns {8 <= 0.071ns, 89 <= 0.094ns, 25 <= 0.106ns, 2 <= 0.112ns, 1 <= 0.118ns}
[12/01 10:16:03    580s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[12/01 10:16:03    580s]        Bufs: BUFX16MA10TR: 20 FRICGX13BA10TR: 13 FRICGX11BA10TR: 101 BUFX5BA10TR: 8 
[12/01 10:16:03    580s]        Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/01 10:16:03    580s]       NICGs: AND2X8MA10TR: 1 
[12/01 10:16:03    580s]      Logics: BUFZX11MA10TR: 1 NOR2X6MA10TR: 1 NAND2X1P4AA10TR: 1 NOR2X1P4MA10TR: 1 
[12/01 10:16:03    580s]     Clock DAG hash after 'Reducing clock tree power 3': 6380148169601625065 13757243256570690962
[12/01 10:16:03    580s]     Clock DAG hash after 'Reducing clock tree power 3': 6380148169601625065 13757243256570690962
[12/01 10:16:03    580s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[12/01 10:16:03    580s]       skew_group my_clk/mode: insertion delay [min=0.569, max=0.626, avg=0.605, sd=0.011], skew [0.057 vs 0.058], 100% {0.569, 0.626} (wid=0.186 ws=0.095) (gid=0.522 gs=0.086)
[12/01 10:16:03    580s]           min path sink: vproc_top_v_core_dec_data_q_reg_widenarrow__0_/CK
[12/01 10:16:03    580s]           max path sink: vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/R_31986/CK
[12/01 10:16:03    580s]     Skew group summary after 'Reducing clock tree power 3':
[12/01 10:16:03    580s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.355, max=0.386, avg=0.375, sd=0.015], skew [0.031 vs 0.058], 100% {0.355, 0.386} (wid=0.096 ws=0.002) (gid=0.292 gs=0.033)
[12/01 10:16:03    580s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.386, max=0.386, avg=0.386, sd=0.000], skew [0.000 vs 0.058], 100% {0.386, 0.386} (wid=0.094 ws=0.000) (gid=0.292 gs=0.000)
[12/01 10:16:03    581s]       skew_group my_clk/mode: insertion delay [min=0.569, max=0.626, avg=0.605, sd=0.011], skew [0.057 vs 0.058], 100% {0.569, 0.626} (wid=0.186 ws=0.095) (gid=0.522 gs=0.086)
[12/01 10:16:03    581s]     Legalizer API calls during this step: 372 succeeded with high effort: 372 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 10:16:03    581s]   Reducing clock tree power 3 done. (took cpu=0:00:04.4 real=0:00:02.3)
[12/01 10:16:03    581s]   Improving insertion delay...
[12/01 10:16:03    581s]     Clock DAG hash before 'Improving insertion delay': 6380148169601625065 13757243256570690962
[12/01 10:16:03    581s]     Clock DAG stats after 'Improving insertion delay':
[12/01 10:16:03    581s]       cell counts      : b=142, i=2, icg=0, nicg=1, l=4, total=149
[12/01 10:16:03    581s]       misc counts      : r=4, pp=2
[12/01 10:16:03    581s]       cell areas       : b=1464.400um^2, i=3.600um^2, icg=0.000um^2, nicg=9.200um^2, l=30.000um^2, total=1507.200um^2
[12/01 10:16:03    581s]       cell capacitance : b=0.930pF, i=0.006pF, icg=0.000pF, nicg=0.006pF, l=0.038pF, total=0.981pF
[12/01 10:16:03    581s]       sink capacitance : count=11339, total=9.968pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/01 10:16:03    581s]       wire capacitance : top=0.000pF, trunk=0.968pF, leaf=5.594pF, total=6.562pF
[12/01 10:16:03    581s]       wire lengths     : top=0.000um, trunk=9535.299um, leaf=51609.716um, total=61145.015um
[12/01 10:16:03    581s]       hp wire lengths  : top=0.000um, trunk=8373.900um, leaf=16173.700um, total=24547.600um
[12/01 10:16:03    581s]     Clock DAG net violations after 'Improving insertion delay': none
[12/01 10:16:03    581s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[12/01 10:16:03    581s]       Trunk : target=0.118ns count=31 avg=0.060ns sd=0.031ns min=0.000ns max=0.116ns {19 <= 0.071ns, 8 <= 0.094ns, 3 <= 0.106ns, 0 <= 0.112ns, 1 <= 0.118ns}
[12/01 10:16:03    581s]       Leaf  : target=0.118ns count=125 avg=0.090ns sd=0.014ns min=0.021ns max=0.118ns {8 <= 0.071ns, 89 <= 0.094ns, 25 <= 0.106ns, 2 <= 0.112ns, 1 <= 0.118ns}
[12/01 10:16:03    581s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[12/01 10:16:03    581s]        Bufs: BUFX16MA10TR: 21 FRICGX13BA10TR: 13 FRICGX11BA10TR: 100 BUFX5BA10TR: 8 
[12/01 10:16:03    581s]        Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/01 10:16:03    581s]       NICGs: AND2X8MA10TR: 1 
[12/01 10:16:03    581s]      Logics: BUFZX11MA10TR: 1 NOR2X6MA10TR: 1 NAND2X1P4AA10TR: 1 NOR2X1P4MA10TR: 1 
[12/01 10:16:03    581s]     Clock DAG hash after 'Improving insertion delay': 10341132218248905390 12139183779039796569
[12/01 10:16:03    581s]     Clock DAG hash after 'Improving insertion delay': 10341132218248905390 12139183779039796569
[12/01 10:16:03    581s]     Primary reporting skew groups after 'Improving insertion delay':
[12/01 10:16:03    581s]       skew_group my_clk/mode: insertion delay [min=0.563, max=0.620, avg=0.599, sd=0.011], skew [0.057 vs 0.058], 100% {0.563, 0.620} (wid=0.185 ws=0.095) (gid=0.517 gs=0.086)
[12/01 10:16:03    581s]           min path sink: vproc_top_v_core_dec_data_q_reg_widenarrow__0_/CK
[12/01 10:16:03    581s]           max path sink: vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/R_31986/CK
[12/01 10:16:03    581s]     Skew group summary after 'Improving insertion delay':
[12/01 10:16:03    581s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.349, max=0.380, avg=0.370, sd=0.016], skew [0.031 vs 0.058], 100% {0.349, 0.380} (wid=0.095 ws=0.002) (gid=0.287 gs=0.033)
[12/01 10:16:03    581s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.380, max=0.380, avg=0.380, sd=0.000], skew [0.000 vs 0.058], 100% {0.380, 0.380} (wid=0.093 ws=0.000) (gid=0.287 gs=0.000)
[12/01 10:16:03    581s]       skew_group my_clk/mode: insertion delay [min=0.563, max=0.620, avg=0.599, sd=0.011], skew [0.057 vs 0.058], 100% {0.563, 0.620} (wid=0.185 ws=0.095) (gid=0.517 gs=0.086)
[12/01 10:16:03    581s]     Legalizer API calls during this step: 127 succeeded with high effort: 127 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 10:16:03    581s]   Improving insertion delay done. (took cpu=0:00:00.5 real=0:00:00.5)
[12/01 10:16:03    581s]   Wire Opt OverFix...
[12/01 10:16:04    581s]     Clock DAG hash before 'Wire Opt OverFix': 10341132218248905390 12139183779039796569
[12/01 10:16:04    581s]     Wire Reduction extra effort...
[12/01 10:16:04    581s]       Clock DAG hash before 'Wire Reduction extra effort': 10341132218248905390 12139183779039796569
[12/01 10:16:04    581s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[12/01 10:16:04    581s]       Artificially removing short and long paths...
[12/01 10:16:04    581s]         Clock DAG hash before 'Artificially removing short and long paths': 10341132218248905390 12139183779039796569
[12/01 10:16:04    581s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 10:16:04    581s]       Artificially removing short and long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/01 10:16:04    581s]       Global shorten wires A0...
[12/01 10:16:04    581s]         Clock DAG hash before 'Global shorten wires A0': 10341132218248905390 12139183779039796569
[12/01 10:16:04    581s]         Legalizer API calls during this step: 80 succeeded with high effort: 80 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 10:16:04    581s]       Global shorten wires A0 done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/01 10:16:04    581s]       Move For Wirelength - core...
[12/01 10:16:04    581s]         Clock DAG hash before 'Move For Wirelength - core': 197716298936257160 3483819627375053167
[12/01 10:16:06    584s]         Move for wirelength. considered=153, filtered=153, permitted=149, cannotCompute=8, computed=141, moveTooSmall=137, resolved=0, predictFail=24, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=40, ignoredLeafDriver=0, worse=449, accepted=27
[12/01 10:16:06    584s]         Max accepted move=382.800um, total accepted move=1107.400um, average move=41.014um
[12/01 10:16:08    586s]         Move for wirelength. considered=153, filtered=153, permitted=149, cannotCompute=9, computed=140, moveTooSmall=148, resolved=0, predictFail=27, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=43, ignoredLeafDriver=0, worse=493, accepted=16
[12/01 10:16:08    586s]         Max accepted move=72.800um, total accepted move=375.800um, average move=23.488um
[12/01 10:16:10    588s]         Move for wirelength. considered=153, filtered=153, permitted=149, cannotCompute=9, computed=140, moveTooSmall=150, resolved=0, predictFail=31, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=50, ignoredLeafDriver=0, worse=497, accepted=9
[12/01 10:16:10    588s]         Max accepted move=169.400um, total accepted move=329.400um, average move=36.600um
[12/01 10:16:10    588s]         Legalizer API calls during this step: 1728 succeeded with high effort: 1728 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 10:16:10    588s]       Move For Wirelength - core done. (took cpu=0:00:06.3 real=0:00:06.3)
[12/01 10:16:10    588s]       Global shorten wires A1...
[12/01 10:16:10    588s]         Clock DAG hash before 'Global shorten wires A1': 16253727559672726617 5951704350246125938
[12/01 10:16:10    588s]         Legalizer API calls during this step: 83 succeeded with high effort: 83 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 10:16:10    588s]       Global shorten wires A1 done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/01 10:16:10    588s]       Move For Wirelength - core...
[12/01 10:16:10    588s]         Clock DAG hash before 'Move For Wirelength - core': 16253727559672726617 5951704350246125938
[12/01 10:16:11    588s]         Move for wirelength. considered=153, filtered=153, permitted=149, cannotCompute=130, computed=19, moveTooSmall=241, resolved=0, predictFail=1, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=9, ignoredLeafDriver=0, worse=17, accepted=1
[12/01 10:16:11    588s]         Max accepted move=4.000um, total accepted move=4.000um, average move=4.000um
[12/01 10:16:11    588s]         Move for wirelength. considered=153, filtered=153, permitted=149, cannotCompute=130, computed=19, moveTooSmall=243, resolved=0, predictFail=1, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=10, ignoredLeafDriver=0, worse=17, accepted=0
[12/01 10:16:11    588s]         Max accepted move=0.000um, total accepted move=0.000um
[12/01 10:16:11    588s]         Legalizer API calls during this step: 60 succeeded with high effort: 60 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 10:16:11    588s]       Move For Wirelength - core done. (took cpu=0:00:00.4 real=0:00:00.4)
[12/01 10:16:11    588s]       Global shorten wires B...
[12/01 10:16:11    588s]         Clock DAG hash before 'Global shorten wires B': 14070936800228221792 2404237217311534703
[12/01 10:16:12    589s]         Legalizer API calls during this step: 610 succeeded with high effort: 610 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 10:16:12    589s]       Global shorten wires B done. (took cpu=0:00:01.1 real=0:00:01.1)
[12/01 10:16:12    589s]       Move For Wirelength - branch...
[12/01 10:16:12    589s]         Clock DAG hash before 'Move For Wirelength - branch': 509462735722203543 7545491126594943584
[12/01 10:16:12    590s]         Move for wirelength. considered=153, filtered=153, permitted=149, cannotCompute=0, computed=149, moveTooSmall=0, resolved=0, predictFail=1, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=154, accepted=11
[12/01 10:16:12    590s]         Max accepted move=2.400um, total accepted move=9.000um, average move=0.818um
[12/01 10:16:12    590s]         Move for wirelength. considered=153, filtered=153, permitted=149, cannotCompute=138, computed=11, moveTooSmall=0, resolved=0, predictFail=257, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=12, accepted=1
[12/01 10:16:12    590s]         Max accepted move=0.800um, total accepted move=0.800um, average move=0.800um
[12/01 10:16:13    590s]         Move for wirelength. considered=153, filtered=153, permitted=149, cannotCompute=148, computed=1, moveTooSmall=0, resolved=0, predictFail=274, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=1, accepted=0
[12/01 10:16:13    590s]         Max accepted move=0.000um, total accepted move=0.000um
[12/01 10:16:13    590s]         Legalizer API calls during this step: 183 succeeded with high effort: 183 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 10:16:13    590s]       Move For Wirelength - branch done. (took cpu=0:00:00.7 real=0:00:00.7)
[12/01 10:16:13    590s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[12/01 10:16:13    590s]       Clock DAG stats after 'Wire Reduction extra effort':
[12/01 10:16:13    590s]         cell counts      : b=142, i=2, icg=0, nicg=1, l=4, total=149
[12/01 10:16:13    590s]         misc counts      : r=4, pp=2
[12/01 10:16:13    590s]         cell areas       : b=1464.400um^2, i=3.600um^2, icg=0.000um^2, nicg=9.200um^2, l=30.000um^2, total=1507.200um^2
[12/01 10:16:13    590s]         cell capacitance : b=0.930pF, i=0.006pF, icg=0.000pF, nicg=0.006pF, l=0.038pF, total=0.981pF
[12/01 10:16:13    590s]         sink capacitance : count=11339, total=9.968pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/01 10:16:13    590s]         wire capacitance : top=0.000pF, trunk=0.922pF, leaf=5.588pF, total=6.509pF
[12/01 10:16:13    590s]         wire lengths     : top=0.000um, trunk=9050.898um, leaf=51530.711um, total=60581.609um
[12/01 10:16:13    590s]         hp wire lengths  : top=0.000um, trunk=8038.000um, leaf=16098.700um, total=24136.700um
[12/01 10:16:13    590s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[12/01 10:16:13    590s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[12/01 10:16:13    590s]         Trunk : target=0.118ns count=31 avg=0.059ns sd=0.031ns min=0.000ns max=0.116ns {19 <= 0.071ns, 9 <= 0.094ns, 2 <= 0.106ns, 0 <= 0.112ns, 1 <= 0.118ns}
[12/01 10:16:13    590s]         Leaf  : target=0.118ns count=125 avg=0.089ns sd=0.014ns min=0.021ns max=0.118ns {9 <= 0.071ns, 90 <= 0.094ns, 24 <= 0.106ns, 1 <= 0.112ns, 1 <= 0.118ns}
[12/01 10:16:13    590s]       Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
[12/01 10:16:13    590s]          Bufs: BUFX16MA10TR: 21 FRICGX13BA10TR: 13 FRICGX11BA10TR: 100 BUFX5BA10TR: 8 
[12/01 10:16:13    590s]          Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/01 10:16:13    590s]         NICGs: AND2X8MA10TR: 1 
[12/01 10:16:13    590s]        Logics: BUFZX11MA10TR: 1 NOR2X6MA10TR: 1 NAND2X1P4AA10TR: 1 NOR2X1P4MA10TR: 1 
[12/01 10:16:13    590s]       Clock DAG hash after 'Wire Reduction extra effort': 16602901465657994915 15107490821721172212
[12/01 10:16:13    590s]       Clock DAG hash after 'Wire Reduction extra effort': 16602901465657994915 15107490821721172212
[12/01 10:16:13    590s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[12/01 10:16:13    590s]         skew_group my_clk/mode: insertion delay [min=0.563, max=0.620, avg=0.598, sd=0.013], skew [0.057 vs 0.058], 100% {0.563, 0.620} (wid=0.190 ws=0.096) (gid=0.515 gs=0.094)
[12/01 10:16:13    590s]             min path sink: vproc_top_v_core_dec_data_q_reg_widenarrow__0_/CK
[12/01 10:16:13    590s]             max path sink: vproc_top_u_core_u_ibex_core_cs_registers_i/priv_lvl_q_reg_1_/CK
[12/01 10:16:13    590s]       Skew group summary after 'Wire Reduction extra effort':
[12/01 10:16:13    590s]         skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.342, max=0.376, avg=0.365, sd=0.017], skew [0.034 vs 0.058], 100% {0.342, 0.376} (wid=0.097 ws=0.002) (gid=0.280 gs=0.031)
[12/01 10:16:13    590s]         skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.376, max=0.376, avg=0.376, sd=0.000], skew [0.000 vs 0.058], 100% {0.376, 0.376} (wid=0.097 ws=0.000) (gid=0.280 gs=0.000)
[12/01 10:16:13    590s]         skew_group my_clk/mode: insertion delay [min=0.563, max=0.620, avg=0.598, sd=0.013], skew [0.057 vs 0.058], 100% {0.563, 0.620} (wid=0.190 ws=0.096) (gid=0.515 gs=0.094)
[12/01 10:16:13    590s]       Legalizer API calls during this step: 2744 succeeded with high effort: 2744 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 10:16:13    590s]     Wire Reduction extra effort done. (took cpu=0:00:09.4 real=0:00:09.4)
[12/01 10:16:13    590s]     Optimizing orientation...
[12/01 10:16:13    590s]     FlipOpt...
[12/01 10:16:13    590s]     Disconnecting clock tree from netlist...
[12/01 10:16:13    590s]     Disconnecting clock tree from netlist done.
[12/01 10:16:13    590s]     Performing Single Threaded FlipOpt
[12/01 10:16:13    590s]     Optimizing orientation on clock cells...
[12/01 10:16:13    591s]       Orientation Wirelength Optimization: Attempted = 157 , Succeeded = 20 , Constraints Broken = 129 , CannotMove = 8 , Illegal = 0 , Other = 0
[12/01 10:16:13    591s]     Optimizing orientation on clock cells done.
[12/01 10:16:13    591s]     Resynthesising clock tree into netlist...
[12/01 10:16:13    591s]       Reset timing graph...
[12/01 10:16:13    591s] Ignoring AAE DB Resetting ...
[12/01 10:16:13    591s]       Reset timing graph done.
[12/01 10:16:13    591s]     Resynthesising clock tree into netlist done.
[12/01 10:16:13    591s]     FlipOpt done. (took cpu=0:00:00.5 real=0:00:00.5)
[12/01 10:16:13    591s]     Optimizing orientation done. (took cpu=0:00:00.5 real=0:00:00.5)
[12/01 10:16:13    591s] End AAE Lib Interpolated Model. (MEM=3099.73 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 10:16:14    591s]     Clock DAG stats after 'Wire Opt OverFix':
[12/01 10:16:14    591s]       cell counts      : b=142, i=2, icg=0, nicg=1, l=4, total=149
[12/01 10:16:14    591s]       misc counts      : r=4, pp=2
[12/01 10:16:14    591s]       cell areas       : b=1464.400um^2, i=3.600um^2, icg=0.000um^2, nicg=9.200um^2, l=30.000um^2, total=1507.200um^2
[12/01 10:16:14    591s]       cell capacitance : b=0.930pF, i=0.006pF, icg=0.000pF, nicg=0.006pF, l=0.038pF, total=0.981pF
[12/01 10:16:14    591s]       sink capacitance : count=11339, total=9.968pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/01 10:16:14    591s]       wire capacitance : top=0.000pF, trunk=0.919pF, leaf=5.587pF, total=6.506pF
[12/01 10:16:14    591s]       wire lengths     : top=0.000um, trunk=9026.598um, leaf=51527.711um, total=60554.309um
[12/01 10:16:14    591s]       hp wire lengths  : top=0.000um, trunk=8038.000um, leaf=16098.700um, total=24136.700um
[12/01 10:16:14    591s]     Clock DAG net violations after 'Wire Opt OverFix': none
[12/01 10:16:14    591s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[12/01 10:16:14    591s]       Trunk : target=0.118ns count=31 avg=0.059ns sd=0.031ns min=0.000ns max=0.116ns {19 <= 0.071ns, 9 <= 0.094ns, 2 <= 0.106ns, 0 <= 0.112ns, 1 <= 0.118ns}
[12/01 10:16:14    591s]       Leaf  : target=0.118ns count=125 avg=0.089ns sd=0.014ns min=0.021ns max=0.118ns {9 <= 0.071ns, 90 <= 0.094ns, 24 <= 0.106ns, 1 <= 0.112ns, 1 <= 0.118ns}
[12/01 10:16:14    591s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[12/01 10:16:14    591s]        Bufs: BUFX16MA10TR: 21 FRICGX13BA10TR: 13 FRICGX11BA10TR: 100 BUFX5BA10TR: 8 
[12/01 10:16:14    591s]        Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/01 10:16:14    591s]       NICGs: AND2X8MA10TR: 1 
[12/01 10:16:14    591s]      Logics: BUFZX11MA10TR: 1 NOR2X6MA10TR: 1 NAND2X1P4AA10TR: 1 NOR2X1P4MA10TR: 1 
[12/01 10:16:14    592s]     Clock DAG hash after 'Wire Opt OverFix': 17930078683542811656 10959434954505630951
[12/01 10:16:14    592s]     Clock DAG hash after 'Wire Opt OverFix': 17930078683542811656 10959434954505630951
[12/01 10:16:14    592s]     Primary reporting skew groups after 'Wire Opt OverFix':
[12/01 10:16:14    592s]       skew_group my_clk/mode: insertion delay [min=0.563, max=0.620, avg=0.598, sd=0.013], skew [0.057 vs 0.058], 100% {0.563, 0.620} (wid=0.190 ws=0.096) (gid=0.515 gs=0.094)
[12/01 10:16:14    592s]           min path sink: vproc_top_v_core_dec_data_q_reg_widenarrow__0_/CK
[12/01 10:16:14    592s]           max path sink: vproc_top_u_core_u_ibex_core_cs_registers_i/priv_lvl_q_reg_1_/CK
[12/01 10:16:14    592s]     Skew group summary after 'Wire Opt OverFix':
[12/01 10:16:14    592s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.342, max=0.376, avg=0.365, sd=0.017], skew [0.034 vs 0.058], 100% {0.342, 0.376} (wid=0.097 ws=0.003) (gid=0.280 gs=0.032)
[12/01 10:16:14    592s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.376, max=0.376, avg=0.376, sd=0.000], skew [0.000 vs 0.058], 100% {0.376, 0.376} (wid=0.097 ws=0.000) (gid=0.280 gs=0.000)
[12/01 10:16:14    592s]       skew_group my_clk/mode: insertion delay [min=0.563, max=0.620, avg=0.598, sd=0.013], skew [0.057 vs 0.058], 100% {0.563, 0.620} (wid=0.190 ws=0.096) (gid=0.515 gs=0.094)
[12/01 10:16:14    592s]     Legalizer API calls during this step: 2744 succeeded with high effort: 2744 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 10:16:14    592s]   Wire Opt OverFix done. (took cpu=0:00:10.8 real=0:00:10.7)
[12/01 10:16:14    592s]   Total capacitance is (rise=17.470pF fall=17.470pF), of which (rise=6.506pF fall=6.506pF) is wire, and (rise=10.964pF fall=10.964pF) is gate.
[12/01 10:16:14    592s]   Stage::Polishing done. (took cpu=0:00:47.7 real=0:00:29.1)
[12/01 10:16:14    592s]   Stage::Updating netlist...
[12/01 10:16:14    592s]   Reset timing graph...
[12/01 10:16:14    592s] Ignoring AAE DB Resetting ...
[12/01 10:16:14    592s]   Reset timing graph done.
[12/01 10:16:14    592s]   Setting non-default rules before calling refine place.
[12/01 10:16:14    592s]   Leaving CCOpt scope - Cleaning up placement interface...
[12/01 10:16:14    592s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3099.7M, EPOCH TIME: 1669911374.773847
[12/01 10:16:14    592s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.056, REAL:0.056, MEM:2824.7M, EPOCH TIME: 1669911374.830196
[12/01 10:16:14    592s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/01 10:16:14    592s]   Leaving CCOpt scope - ClockRefiner...
[12/01 10:16:14    592s]   Assigned high priority to 144 instances.
[12/01 10:16:14    592s]   Soft fixed 149 clock instances.
[12/01 10:16:14    592s]   Performing Clock Only Refine Place.
[12/01 10:16:14    592s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Skipped, Datapath : Skipped.
[12/01 10:16:14    592s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2824.7M, EPOCH TIME: 1669911374.849869
[12/01 10:16:14    592s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2824.7M, EPOCH TIME: 1669911374.849973
[12/01 10:16:14    592s] z: 2, totalTracks: 1
[12/01 10:16:14    592s] z: 4, totalTracks: 1
[12/01 10:16:14    592s] z: 6, totalTracks: 1
[12/01 10:16:14    592s] z: 8, totalTracks: 1
[12/01 10:16:14    592s] #spOpts: VtWidth mergeVia=F 
[12/01 10:16:14    592s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2824.7M, EPOCH TIME: 1669911374.984368
[12/01 10:16:14    592s] Info: 149 insts are soft-fixed.
[12/01 10:16:15    592s] 
[12/01 10:16:15    592s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/01 10:16:15    593s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.371, REAL:0.373, MEM:2824.7M, EPOCH TIME: 1669911375.357303
[12/01 10:16:15    593s] [CPU] DPlace-Init (cpu=0:00:00.5, real=0:00:01.0, mem=2824.7MB).
[12/01 10:16:15    593s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.541, REAL:0.544, MEM:2824.7M, EPOCH TIME: 1669911375.393761
[12/01 10:16:15    593s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.541, REAL:0.544, MEM:2824.7M, EPOCH TIME: 1669911375.393794
[12/01 10:16:15    593s] TDRefine: refinePlace mode is spiral
[12/01 10:16:15    593s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1508544.5
[12/01 10:16:15    593s] OPERPROF: Starting RefinePlace at level 1, MEM:2824.7M, EPOCH TIME: 1669911375.393944
[12/01 10:16:15    593s] *** Starting refinePlace (0:09:53 mem=2824.7M) ***
[12/01 10:16:15    593s] Total net bbox length = 1.837e+06 (9.197e+05 9.175e+05) (ext = 2.167e+03)
[12/01 10:16:15    593s] 
[12/01 10:16:15    593s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/01 10:16:15    593s] **WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
[12/01 10:16:15    593s] Info: 149 insts are soft-fixed.
[12/01 10:16:15    593s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 10:16:15    593s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 10:16:15    593s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 10:16:15    593s] Enhanced MH flow has been turned off for floorplan mode.
[12/01 10:16:15    593s] (I)      Default power domain name = toplevel_498
[12/01 10:16:15    593s] .Default power domain name = toplevel_498
[12/01 10:16:15    593s] .OPERPROF:   Starting RefinePlace2 at level 2, MEM:2824.7M, EPOCH TIME: 1669911375.710933
[12/01 10:16:15    593s] Starting refinePlace ...
[12/01 10:16:15    593s] Default power domain name = toplevel_498
[12/01 10:16:15    593s] .One DDP V2 for no tweak run.
[12/01 10:16:15    593s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 10:16:15    593s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2824.7MB
[12/01 10:16:15    593s] Statistics of distance of Instance movement in refine placement:
[12/01 10:16:15    593s]   maximum (X+Y) =         0.00 um
[12/01 10:16:15    593s]   mean    (X+Y) =         0.00 um
[12/01 10:16:15    593s] Summary Report:
[12/01 10:16:15    593s] Instances move: 0 (out of 105152 movable)
[12/01 10:16:15    593s] Instances flipped: 0
[12/01 10:16:15    593s] Mean displacement: 0.00 um
[12/01 10:16:15    593s] Max displacement: 0.00 um 
[12/01 10:16:15    593s] Total instances moved : 0
[12/01 10:16:15    593s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.128, REAL:0.129, MEM:2824.7M, EPOCH TIME: 1669911375.839720
[12/01 10:16:15    593s] Total net bbox length = 1.837e+06 (9.197e+05 9.175e+05) (ext = 2.167e+03)
[12/01 10:16:15    593s] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2824.7MB
[12/01 10:16:15    593s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=2824.7MB) @(0:09:53 - 0:09:53).
[12/01 10:16:15    593s] *** Finished refinePlace (0:09:54 mem=2824.7M) ***
[12/01 10:16:15    593s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1508544.5
[12/01 10:16:15    593s] OPERPROF: Finished RefinePlace at level 1, CPU:0.505, REAL:0.507, MEM:2824.7M, EPOCH TIME: 1669911375.901283
[12/01 10:16:15    593s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2824.7M, EPOCH TIME: 1669911375.901320
[12/01 10:16:15    593s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.032, REAL:0.032, MEM:2814.7M, EPOCH TIME: 1669911375.933630
[12/01 10:16:15    593s]   ClockRefiner summary
[12/01 10:16:15    593s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 11487).
[12/01 10:16:15    593s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 152).
[12/01 10:16:15    593s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 11335).
[12/01 10:16:15    593s]   Restoring pStatusCts on 149 clock instances.
[12/01 10:16:15    593s]   Revert refine place priority changes on 0 instances.
[12/01 10:16:15    593s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.1 real=0:00:01.1)
[12/01 10:16:15    593s]   Stage::Updating netlist done. (took cpu=0:00:01.2 real=0:00:01.2)
[12/01 10:16:15    593s]   CCOpt::Phase::Implementation done. (took cpu=0:01:05 real=0:00:42.9)
[12/01 10:16:15    593s]   CCOpt::Phase::eGRPC...
[12/01 10:16:15    593s]   eGR Post Conditioning loop iteration 0...
[12/01 10:16:15    593s]     Clock implementation routing...
[12/01 10:16:15    593s]       Leaving CCOpt scope - Routing Tools...
[12/01 10:16:16    593s] Net route status summary:
[12/01 10:16:16    593s]   Clock:       153 (unrouted=153, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/01 10:16:16    593s]   Non-clock: 109634 (unrouted=3614, trialRouted=106020, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3611, (crossesIlmBoundary AND tooFewTerms=0)])
[12/01 10:16:16    593s]       Routing using eGR only...
[12/01 10:16:16    593s]         Early Global Route - eGR only step...
[12/01 10:16:16    593s] (ccopt eGR): There are 153 nets for routing of which 153 have one or more fixed wires.
[12/01 10:16:16    593s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[12/01 10:16:16    593s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[12/01 10:16:16    593s] (ccopt eGR): Start to route 153 all nets
[12/01 10:16:16    593s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[12/01 10:16:16    594s] Started Early Global Route kernel ( Curr Mem: 2814.73 MB )
[12/01 10:16:16    594s] (I)      ==================== Layers =====================
[12/01 10:16:16    594s] (I)      +-----+----+---------+---------+--------+-------+
[12/01 10:16:16    594s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/01 10:16:16    594s] (I)      +-----+----+---------+---------+--------+-------+
[12/01 10:16:16    594s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/01 10:16:16    594s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/01 10:16:16    594s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/01 10:16:16    594s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/01 10:16:16    594s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/01 10:16:16    594s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/01 10:16:16    594s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/01 10:16:16    594s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/01 10:16:16    594s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/01 10:16:16    594s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/01 10:16:16    594s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/01 10:16:16    594s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/01 10:16:16    594s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/01 10:16:16    594s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/01 10:16:16    594s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/01 10:16:16    594s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/01 10:16:16    594s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/01 10:16:16    594s] (I)      +-----+----+---------+---------+--------+-------+
[12/01 10:16:16    594s] (I)      |  64 | 64 |     RVT | implant |        |       |
[12/01 10:16:16    594s] (I)      |  65 | 65 |     HVT | implant |        |       |
[12/01 10:16:16    594s] (I)      |  66 | 66 |     LVT | implant |        |       |
[12/01 10:16:16    594s] (I)      |   0 |  0 |   POLY1 |   other |        |    MS |
[12/01 10:16:16    594s] (I)      |  67 | 67 | OVERLAP | overlap |        |       |
[12/01 10:16:16    594s] (I)      +-----+----+---------+---------+--------+-------+
[12/01 10:16:16    594s] (I)      Started Import and model ( Curr Mem: 2814.73 MB )
[12/01 10:16:16    594s] (I)      Default power domain name = toplevel_498
[12/01 10:16:16    594s] .== Non-default Options ==
[12/01 10:16:16    594s] (I)      Clean congestion better                            : true
[12/01 10:16:16    594s] (I)      Estimate vias on DPT layer                         : true
[12/01 10:16:16    594s] (I)      Clean congestion layer assignment rounds           : 3
[12/01 10:16:16    594s] (I)      Layer constraints as soft constraints              : true
[12/01 10:16:16    594s] (I)      Soft top layer                                     : true
[12/01 10:16:16    594s] (I)      Skip prospective layer relax nets                  : true
[12/01 10:16:16    594s] (I)      Better NDR handling                                : true
[12/01 10:16:16    594s] (I)      Improved NDR modeling in LA                        : true
[12/01 10:16:16    594s] (I)      Routing cost fix for NDR handling                  : true
[12/01 10:16:16    594s] (I)      Update initial WL after Phase 1a                   : true
[12/01 10:16:16    594s] (I)      Block tracks for preroutes                         : true
[12/01 10:16:16    594s] (I)      Assign IRoute by net group key                     : true
[12/01 10:16:16    594s] (I)      Block unroutable channels                          : true
[12/01 10:16:16    594s] (I)      Block unroutable channels 3D                       : true
[12/01 10:16:16    594s] (I)      Bound layer relaxed segment wl                     : true
[12/01 10:16:16    594s] (I)      Blocked pin reach length threshold                 : 2
[12/01 10:16:16    594s] (I)      Check blockage within NDR space in TA              : true
[12/01 10:16:16    594s] (I)      Skip must join for term with via pillar            : true
[12/01 10:16:16    594s] (I)      Model find APA for IO pin                          : true
[12/01 10:16:16    594s] (I)      On pin location for off pin term                   : true
[12/01 10:16:16    594s] (I)      Handle EOL spacing                                 : true
[12/01 10:16:16    594s] (I)      Merge PG vias by gap                               : true
[12/01 10:16:16    594s] (I)      Maximum routing layer                              : 6
[12/01 10:16:16    594s] (I)      Route selected nets only                           : true
[12/01 10:16:16    594s] (I)      Refine MST                                         : true
[12/01 10:16:16    594s] (I)      Honor PRL                                          : true
[12/01 10:16:16    594s] (I)      Strong congestion aware                            : true
[12/01 10:16:16    594s] (I)      Improved initial location for IRoutes              : true
[12/01 10:16:16    594s] (I)      Multi panel TA                                     : true
[12/01 10:16:16    594s] (I)      Penalize wire overlap                              : true
[12/01 10:16:16    594s] (I)      Expand small instance blockage                     : true
[12/01 10:16:16    594s] (I)      Reduce via in TA                                   : true
[12/01 10:16:16    594s] (I)      SS-aware routing                                   : true
[12/01 10:16:16    594s] (I)      Improve tree edge sharing                          : true
[12/01 10:16:16    594s] (I)      Improve 2D via estimation                          : true
[12/01 10:16:16    594s] (I)      Refine Steiner tree                                : true
[12/01 10:16:16    594s] (I)      Build spine tree                                   : true
[12/01 10:16:16    594s] (I)      Model pass through capacity                        : true
[12/01 10:16:16    594s] (I)      Extend blockages by a half GCell                   : true
[12/01 10:16:16    594s] (I)      Consider pin shapes                                : true
[12/01 10:16:16    594s] (I)      Consider pin shapes for all nodes                  : true
[12/01 10:16:16    594s] (I)      Consider NR APA                                    : true
[12/01 10:16:16    594s] (I)      Consider IO pin shape                              : true
[12/01 10:16:16    594s] (I)      Fix pin connection bug                             : true
[12/01 10:16:16    594s] (I)      Consider layer RC for local wires                  : true
[12/01 10:16:16    594s] (I)      LA-aware pin escape length                         : 2
[12/01 10:16:16    594s] (I)      Connect multiple ports                             : true
[12/01 10:16:16    594s] (I)      Split for must join                                : true
[12/01 10:16:16    594s] (I)      Number of threads                                  : 4
[12/01 10:16:16    594s] (I)      Routing effort level                               : 10000
[12/01 10:16:16    594s] (I)      Prefer layer length threshold                      : 8
[12/01 10:16:16    594s] (I)      Overflow penalty cost                              : 10
[12/01 10:16:16    594s] (I)      A-star cost                                        : 0.300000
[12/01 10:16:16    594s] (I)      Misalignment cost                                  : 10.000000
[12/01 10:16:16    594s] (I)      Threshold for short IRoute                         : 6
[12/01 10:16:16    594s] (I)      Via cost during post routing                       : 1.000000
[12/01 10:16:16    594s] (I)      Layer congestion ratios                            : { { 1.0 } }
[12/01 10:16:16    594s] (I)      Source-to-sink ratio                               : 0.300000
[12/01 10:16:16    594s] (I)      Scenic ratio bound                                 : 3.000000
[12/01 10:16:16    594s] (I)      Segment layer relax scenic ratio                   : 1.250000
[12/01 10:16:16    594s] (I)      Source-sink aware LA ratio                         : 0.500000
[12/01 10:16:16    594s] (I)      PG-aware similar topology routing                  : true
[12/01 10:16:16    594s] (I)      Maze routing via cost fix                          : true
[12/01 10:16:16    594s] (I)      Apply PRL on PG terms                              : true
[12/01 10:16:16    594s] (I)      Apply PRL on obs objects                           : true
[12/01 10:16:16    594s] (I)      Handle range-type spacing rules                    : true
[12/01 10:16:16    594s] (I)      PG gap threshold multiplier                        : 10.000000
[12/01 10:16:16    594s] (I)      Parallel spacing query fix                         : true
[12/01 10:16:16    594s] (I)      Force source to root IR                            : true
[12/01 10:16:16    594s] (I)      Layer Weights                                      : L2:4 L3:2.5
[12/01 10:16:16    594s] (I)      Do not relax to DPT layer                          : true
[12/01 10:16:16    594s] (I)      No DPT in post routing                             : true
[12/01 10:16:16    594s] (I)      Modeling PG via merging fix                        : true
[12/01 10:16:16    594s] (I)      Shield aware TA                                    : true
[12/01 10:16:16    594s] (I)      Strong shield aware TA                             : true
[12/01 10:16:16    594s] (I)      Overflow calculation fix in LA                     : true
[12/01 10:16:16    594s] (I)      Post routing fix                                   : true
[12/01 10:16:16    594s] (I)      Strong post routing                                : true
[12/01 10:16:16    594s] (I)      Access via pillar from top                         : true
[12/01 10:16:16    594s] (I)      NDR via pillar fix                                 : true
[12/01 10:16:16    594s] (I)      Violation on path threshold                        : 1
[12/01 10:16:16    594s] (I)      Pass through capacity modeling                     : true
[12/01 10:16:16    594s] (I)      Select the non-relaxed segments in post routing stage : true
[12/01 10:16:16    594s] (I)      Select term pin box for io pin                     : true
[12/01 10:16:16    594s] (I)      Penalize NDR sharing                               : true
[12/01 10:16:16    594s] (I)      Enable special modeling                            : false
[12/01 10:16:16    594s] (I)      Keep fixed segments                                : true
[12/01 10:16:16    594s] (I)      Reorder net groups by key                          : true
[12/01 10:16:16    594s] (I)      Increase net scenic ratio                          : true
[12/01 10:16:16    594s] (I)      Method to set GCell size                           : row
[12/01 10:16:16    594s] (I)      Connect multiple ports and must join fix           : true
[12/01 10:16:16    594s] (I)      Avoid high resistance layers                       : true
[12/01 10:16:16    594s] (I)      Model find APA for IO pin fix                      : true
[12/01 10:16:16    594s] (I)      Avoid connecting non-metal layers                  : true
[12/01 10:16:16    594s] (I)      Use track pitch for NDR                            : true
[12/01 10:16:16    594s] (I)      Enable layer relax to lower layer                  : true
[12/01 10:16:16    594s] (I)      Enable layer relax to upper layer                  : true
[12/01 10:16:16    594s] (I)      Top layer relaxation fix                           : true
[12/01 10:16:16    594s] (I)      Counted 25037 PG shapes. We will not process PG shapes layer by layer.
[12/01 10:16:16    594s] (I)      Use row-based GCell size
[12/01 10:16:16    594s] (I)      Use row-based GCell align
[12/01 10:16:16    594s] (I)      layer 0 area = 168000
[12/01 10:16:16    594s] (I)      layer 1 area = 208000
[12/01 10:16:16    594s] (I)      layer 2 area = 208000
[12/01 10:16:16    594s] (I)      layer 3 area = 208000
[12/01 10:16:16    594s] (I)      layer 4 area = 208000
[12/01 10:16:16    594s] (I)      layer 5 area = 208000
[12/01 10:16:16    594s] (I)      GCell unit size   : 4000
[12/01 10:16:16    594s] (I)      GCell multiplier  : 1
[12/01 10:16:16    594s] (I)      GCell row height  : 4000
[12/01 10:16:16    594s] (I)      Actual row height : 4000
[12/01 10:16:16    594s] (I)      GCell align ref   : 0 0
[12/01 10:16:16    594s] [NR-eGR] Track table information for default rule: 
[12/01 10:16:16    594s] [NR-eGR] M1 has no routable track
[12/01 10:16:16    594s] [NR-eGR] M2 has single uniform track structure
[12/01 10:16:16    594s] [NR-eGR] M3 has single uniform track structure
[12/01 10:16:16    594s] [NR-eGR] M4 has single uniform track structure
[12/01 10:16:16    594s] [NR-eGR] M5 has single uniform track structure
[12/01 10:16:16    594s] [NR-eGR] M6 has single uniform track structure
[12/01 10:16:16    594s] (I)      =============== Default via ================
[12/01 10:16:16    594s] (I)      +---+------------------+-------------------+
[12/01 10:16:16    594s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[12/01 10:16:16    594s] (I)      +---+------------------+-------------------+
[12/01 10:16:16    594s] (I)      | 1 |    3  VIA1_X     |   34  VIA1_2CUT_W |
[12/01 10:16:16    594s] (I)      | 2 |    7  VIA2_X     |   39  VIA2_2CUT_N |
[12/01 10:16:16    594s] (I)      | 3 |   11  VIA3_X     |   41  VIA3_2CUT_E |
[12/01 10:16:16    594s] (I)      | 4 |   15  VIA4_X     |   45  VIA4_2CUT_E |
[12/01 10:16:16    594s] (I)      | 5 |   19  VIA5_X     |   51  VIA5_2CUT_N |
[12/01 10:16:16    594s] (I)      | 6 |   23  VIA6_X     |   54  VIA6_2CUT_W |
[12/01 10:16:16    594s] (I)      | 7 |   27  VIA7_X     |   57  VIA7_2CUT_E |
[12/01 10:16:16    594s] (I)      | 8 |   31  VIA8_X     |   62  VIA8_2CUT_W |
[12/01 10:16:16    594s] (I)      +---+------------------+-------------------+
[12/01 10:16:17    594s] [NR-eGR] Read 36072 PG shapes
[12/01 10:16:17    594s] [NR-eGR] Read 0 clock shapes
[12/01 10:16:17    594s] [NR-eGR] Read 0 other shapes
[12/01 10:16:17    594s] [NR-eGR] #Routing Blockages  : 0
[12/01 10:16:17    594s] [NR-eGR] #Instance Blockages : 0
[12/01 10:16:17    594s] [NR-eGR] #PG Blockages       : 36072
[12/01 10:16:17    594s] [NR-eGR] #Halo Blockages     : 0
[12/01 10:16:17    594s] [NR-eGR] #Boundary Blockages : 0
[12/01 10:16:17    594s] [NR-eGR] #Clock Blockages    : 0
[12/01 10:16:17    594s] [NR-eGR] #Other Blockages    : 0
[12/01 10:16:17    594s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/01 10:16:17    594s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/01 10:16:17    594s] [NR-eGR] Read 106176 nets ( ignored 106023 )
[12/01 10:16:17    594s] [NR-eGR] Connected 0 must-join pins/ports
[12/01 10:16:17    594s] (I)      early_global_route_priority property id does not exist.
[12/01 10:16:17    594s] (I)      Read Num Blocks=48114  Num Prerouted Wires=0  Num CS=0
[12/01 10:16:17    594s] (I)      Layer 1 (V) : #blockages 15 : #preroutes 0
[12/01 10:16:17    594s] (I)      Layer 2 (H) : #blockages 30006 : #preroutes 0
[12/01 10:16:17    595s] (I)      Layer 3 (V) : #blockages 15 : #preroutes 0
[12/01 10:16:17    595s] (I)      Layer 4 (H) : #blockages 18018 : #preroutes 0
[12/01 10:16:17    595s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[12/01 10:16:17    595s] (I)      Moved 2 terms for better access 
[12/01 10:16:17    595s] (I)      Number of ignored nets                =      0
[12/01 10:16:17    595s] (I)      Number of connected nets              =      0
[12/01 10:16:17    595s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/01 10:16:17    595s] (I)      Number of clock nets                  =    153.  Ignored: No
[12/01 10:16:17    595s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/01 10:16:17    595s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/01 10:16:17    595s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/01 10:16:17    595s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/01 10:16:17    595s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/01 10:16:17    595s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/01 10:16:17    595s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/01 10:16:17    595s] [NR-eGR] There are 153 clock nets ( 153 with NDR ).
[12/01 10:16:17    595s] (I)      Ndr track 0 does not exist
[12/01 10:16:17    595s] (I)      Ndr track 0 does not exist
[12/01 10:16:17    595s] (I)      ---------------------Grid Graph Info--------------------
[12/01 10:16:17    595s] (I)      Routing area        : (0, 0) - (4000000, 4000000)
[12/01 10:16:17    595s] (I)      Core area           : (0, 0) - (4000000, 4000000)
[12/01 10:16:17    595s] (I)      Site width          :   400  (dbu)
[12/01 10:16:17    595s] (I)      Row height          :  4000  (dbu)
[12/01 10:16:17    595s] (I)      GCell row height    :  4000  (dbu)
[12/01 10:16:17    595s] (I)      GCell width         :  4000  (dbu)
[12/01 10:16:17    595s] (I)      GCell height        :  4000  (dbu)
[12/01 10:16:17    595s] (I)      Grid                :  1000  1000     6
[12/01 10:16:17    595s] (I)      Layer numbers       :     1     2     3     4     5     6
[12/01 10:16:17    595s] (I)      Vertical capacity   :     0  4000     0  4000     0  4000
[12/01 10:16:17    595s] (I)      Horizontal capacity :     0     0  4000     0  4000     0
[12/01 10:16:17    595s] (I)      Default wire width  :   180   200   200   200   200   200
[12/01 10:16:17    595s] (I)      Default wire space  :   180   200   200   200   200   200
[12/01 10:16:17    595s] (I)      Default wire pitch  :   360   400   400   400   400   400
[12/01 10:16:17    595s] (I)      Default pitch size  :   360   400   400   400   400   400
[12/01 10:16:17    595s] (I)      First track coord   :     0   200   200   200   200   200
[12/01 10:16:17    595s] (I)      Num tracks per GCell: 11.11 10.00 10.00 10.00 10.00 10.00
[12/01 10:16:17    595s] (I)      Total num of tracks :     0 10000 10000 10000 10000 10000
[12/01 10:16:17    595s] (I)      Num of masks        :     1     1     1     1     1     1
[12/01 10:16:17    595s] (I)      Num of trim masks   :     0     0     0     0     0     0
[12/01 10:16:17    595s] (I)      --------------------------------------------------------
[12/01 10:16:17    595s] 
[12/01 10:16:17    595s] [NR-eGR] ============ Routing rule table ============
[12/01 10:16:17    595s] [NR-eGR] Rule id: 0  Nets: 153
[12/01 10:16:17    595s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[12/01 10:16:17    595s] (I)                    Layer    2    3    4    5    6 
[12/01 10:16:17    595s] (I)                    Pitch  800  800  800  800  800 
[12/01 10:16:17    595s] (I)             #Used tracks    2    2    2    2    2 
[12/01 10:16:17    595s] (I)       #Fully used tracks    1    1    1    1    1 
[12/01 10:16:17    595s] [NR-eGR] Rule id: 1  Nets: 0
[12/01 10:16:17    595s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/01 10:16:17    595s] (I)                    Layer    2    3    4    5    6 
[12/01 10:16:17    595s] (I)                    Pitch  400  400  400  400  400 
[12/01 10:16:17    595s] (I)             #Used tracks    1    1    1    1    1 
[12/01 10:16:17    595s] (I)       #Fully used tracks    1    1    1    1    1 
[12/01 10:16:17    595s] [NR-eGR] ========================================
[12/01 10:16:17    595s] [NR-eGR] 
[12/01 10:16:17    595s] (I)      =============== Blocked Tracks ================
[12/01 10:16:17    595s] (I)      +-------+----------+----------+---------------+
[12/01 10:16:17    595s] (I)      | Layer |  #Tracks | #Blocked | Blocked Ratio |
[12/01 10:16:17    595s] (I)      +-------+----------+----------+---------------+
[12/01 10:16:17    595s] (I)      |     1 |        0 |        0 |         0.00% |
[12/01 10:16:17    595s] (I)      |     2 | 10000000 |    75000 |         0.75% |
[12/01 10:16:17    595s] (I)      |     3 | 10000000 |    34000 |         0.34% |
[12/01 10:16:17    595s] (I)      |     4 | 10000000 |    75000 |         0.75% |
[12/01 10:16:17    595s] (I)      |     5 | 10000000 |   160000 |         1.60% |
[12/01 10:16:17    595s] (I)      |     6 | 10000000 |        0 |         0.00% |
[12/01 10:16:17    595s] (I)      +-------+----------+----------+---------------+
[12/01 10:16:17    595s] (I)      Finished Import and model ( CPU: 1.40 sec, Real: 1.40 sec, Curr Mem: 2982.93 MB )
[12/01 10:16:17    595s] (I)      Reset routing kernel
[12/01 10:16:17    595s] (I)      Started Global Routing ( Curr Mem: 2982.93 MB )
[12/01 10:16:17    595s] (I)      totalPins=11647  totalGlobalPin=11641 (99.95%)
[12/01 10:16:17    595s] (I)      total 2D Cap : 19897050 = (9972004 H, 9925046 V)
[12/01 10:16:17    595s] [NR-eGR] Layer group 1: route 153 net(s) in layer range [3, 4]
[12/01 10:16:17    595s] (I)      
[12/01 10:16:17    595s] (I)      ============  Phase 1a Route ============
[12/01 10:16:17    595s] (I)      Usage: 29415 = (14127 H, 15288 V) = (0.14% H, 0.15% V) = (2.825e+04um H, 3.058e+04um V)
[12/01 10:16:17    595s] (I)      
[12/01 10:16:17    595s] (I)      ============  Phase 1b Route ============
[12/01 10:16:17    595s] (I)      Usage: 29415 = (14127 H, 15288 V) = (0.14% H, 0.15% V) = (2.825e+04um H, 3.058e+04um V)
[12/01 10:16:17    595s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.883000e+04um
[12/01 10:16:17    595s] (I)      
[12/01 10:16:17    595s] (I)      ============  Phase 1c Route ============
[12/01 10:16:17    595s] (I)      Usage: 29415 = (14127 H, 15288 V) = (0.14% H, 0.15% V) = (2.825e+04um H, 3.058e+04um V)
[12/01 10:16:17    595s] (I)      
[12/01 10:16:17    595s] (I)      ============  Phase 1d Route ============
[12/01 10:16:17    595s] (I)      Usage: 29415 = (14127 H, 15288 V) = (0.14% H, 0.15% V) = (2.825e+04um H, 3.058e+04um V)
[12/01 10:16:17    595s] (I)      
[12/01 10:16:17    595s] (I)      ============  Phase 1e Route ============
[12/01 10:16:17    595s] (I)      Usage: 29415 = (14127 H, 15288 V) = (0.14% H, 0.15% V) = (2.825e+04um H, 3.058e+04um V)
[12/01 10:16:17    595s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.883000e+04um
[12/01 10:16:17    595s] (I)      
[12/01 10:16:17    595s] (I)      ============  Phase 1f Route ============
[12/01 10:16:17    595s] (I)      Usage: 29415 = (14127 H, 15288 V) = (0.14% H, 0.15% V) = (2.825e+04um H, 3.058e+04um V)
[12/01 10:16:17    595s] (I)      
[12/01 10:16:17    595s] (I)      ============  Phase 1g Route ============
[12/01 10:16:17    595s] (I)      Usage: 29176 = (14086 H, 15090 V) = (0.14% H, 0.15% V) = (2.817e+04um H, 3.018e+04um V)
[12/01 10:16:17    595s] (I)      #Nets         : 153
[12/01 10:16:17    595s] (I)      #Relaxed nets : 39
[12/01 10:16:17    595s] (I)      Wire length   : 21308
[12/01 10:16:17    595s] [NR-eGR] Create a new net group with 39 nets and layer range [3, 6]
[12/01 10:16:17    595s] (I)      
[12/01 10:16:17    595s] (I)      ============  Phase 1h Route ============
[12/01 10:16:18    595s] (I)      Usage: 28768 = (13907 H, 14861 V) = (0.14% H, 0.15% V) = (2.781e+04um H, 2.972e+04um V)
[12/01 10:16:18    595s] (I)      total 2D Cap : 39808052 = (19883006 H, 19925046 V)
[12/01 10:16:18    595s] [NR-eGR] Layer group 2: route 39 net(s) in layer range [3, 6]
[12/01 10:16:18    595s] (I)      
[12/01 10:16:18    595s] (I)      ============  Phase 1a Route ============
[12/01 10:16:18    595s] (I)      Usage: 36824 = (17648 H, 19176 V) = (0.09% H, 0.10% V) = (3.530e+04um H, 3.835e+04um V)
[12/01 10:16:18    595s] (I)      
[12/01 10:16:18    595s] (I)      ============  Phase 1b Route ============
[12/01 10:16:18    595s] (I)      Usage: 36824 = (17648 H, 19176 V) = (0.09% H, 0.10% V) = (3.530e+04um H, 3.835e+04um V)
[12/01 10:16:18    595s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.364800e+04um
[12/01 10:16:18    595s] (I)      
[12/01 10:16:18    595s] (I)      ============  Phase 1c Route ============
[12/01 10:16:18    595s] (I)      Usage: 36824 = (17648 H, 19176 V) = (0.09% H, 0.10% V) = (3.530e+04um H, 3.835e+04um V)
[12/01 10:16:18    595s] (I)      
[12/01 10:16:18    595s] (I)      ============  Phase 1d Route ============
[12/01 10:16:18    595s] (I)      Usage: 36824 = (17648 H, 19176 V) = (0.09% H, 0.10% V) = (3.530e+04um H, 3.835e+04um V)
[12/01 10:16:18    595s] (I)      
[12/01 10:16:18    595s] (I)      ============  Phase 1e Route ============
[12/01 10:16:18    595s] (I)      Usage: 36824 = (17648 H, 19176 V) = (0.09% H, 0.10% V) = (3.530e+04um H, 3.835e+04um V)
[12/01 10:16:18    595s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.364800e+04um
[12/01 10:16:18    595s] (I)      
[12/01 10:16:18    595s] (I)      ============  Phase 1f Route ============
[12/01 10:16:18    595s] (I)      Usage: 36824 = (17648 H, 19176 V) = (0.09% H, 0.10% V) = (3.530e+04um H, 3.835e+04um V)
[12/01 10:16:18    595s] (I)      
[12/01 10:16:18    595s] (I)      ============  Phase 1g Route ============
[12/01 10:16:18    595s] (I)      Usage: 36637 = (17584 H, 19053 V) = (0.09% H, 0.10% V) = (3.517e+04um H, 3.811e+04um V)
[12/01 10:16:18    595s] (I)      #Nets         : 39
[12/01 10:16:18    595s] (I)      #Relaxed nets : 37
[12/01 10:16:18    595s] (I)      Wire length   : 387
[12/01 10:16:18    595s] [NR-eGR] Create a new net group with 37 nets and layer range [2, 6]
[12/01 10:16:18    595s] (I)      
[12/01 10:16:18    595s] (I)      ============  Phase 1h Route ============
[12/01 10:16:18    595s] (I)      Usage: 36637 = (17584 H, 19053 V) = (0.09% H, 0.10% V) = (3.517e+04um H, 3.811e+04um V)
[12/01 10:16:18    596s] (I)      total 2D Cap : 49733102 = (19883006 H, 29850096 V)
[12/01 10:16:18    596s] [NR-eGR] Layer group 3: route 37 net(s) in layer range [2, 6]
[12/01 10:16:18    596s] (I)      
[12/01 10:16:18    596s] (I)      ============  Phase 1a Route ============
[12/01 10:16:18    596s] (I)      Usage: 51834 = (24704 H, 27130 V) = (0.12% H, 0.09% V) = (4.941e+04um H, 5.426e+04um V)
[12/01 10:16:18    596s] (I)      
[12/01 10:16:18    596s] (I)      ============  Phase 1b Route ============
[12/01 10:16:18    596s] (I)      Usage: 51834 = (24704 H, 27130 V) = (0.12% H, 0.09% V) = (4.941e+04um H, 5.426e+04um V)
[12/01 10:16:18    596s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.036680e+05um
[12/01 10:16:18    596s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/01 10:16:18    596s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/01 10:16:18    596s] (I)      
[12/01 10:16:18    596s] (I)      ============  Phase 1c Route ============
[12/01 10:16:18    596s] (I)      Usage: 51834 = (24704 H, 27130 V) = (0.12% H, 0.09% V) = (4.941e+04um H, 5.426e+04um V)
[12/01 10:16:18    596s] (I)      
[12/01 10:16:18    596s] (I)      ============  Phase 1d Route ============
[12/01 10:16:18    596s] (I)      Usage: 51834 = (24704 H, 27130 V) = (0.12% H, 0.09% V) = (4.941e+04um H, 5.426e+04um V)
[12/01 10:16:18    596s] (I)      
[12/01 10:16:18    596s] (I)      ============  Phase 1e Route ============
[12/01 10:16:18    596s] (I)      Usage: 51834 = (24704 H, 27130 V) = (0.12% H, 0.09% V) = (4.941e+04um H, 5.426e+04um V)
[12/01 10:16:18    596s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.036680e+05um
[12/01 10:16:18    596s] (I)      
[12/01 10:16:18    596s] (I)      ============  Phase 1f Route ============
[12/01 10:16:18    596s] (I)      Usage: 51834 = (24704 H, 27130 V) = (0.12% H, 0.09% V) = (4.941e+04um H, 5.426e+04um V)
[12/01 10:16:18    596s] (I)      
[12/01 10:16:18    596s] (I)      ============  Phase 1g Route ============
[12/01 10:16:18    596s] (I)      Usage: 51828 = (24706 H, 27122 V) = (0.12% H, 0.09% V) = (4.941e+04um H, 5.424e+04um V)
[12/01 10:16:18    596s] (I)      
[12/01 10:16:18    596s] (I)      ============  Phase 1h Route ============
[12/01 10:16:18    596s] (I)      Usage: 51828 = (24706 H, 27122 V) = (0.12% H, 0.09% V) = (4.941e+04um H, 5.424e+04um V)
[12/01 10:16:18    596s] (I)      
[12/01 10:16:18    596s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/01 10:16:18    596s] [NR-eGR]                        OverCon            
[12/01 10:16:18    596s] [NR-eGR]                         #Gcell     %Gcell
[12/01 10:16:18    596s] [NR-eGR]        Layer             (1-0)    OverCon
[12/01 10:16:18    596s] [NR-eGR] ----------------------------------------------
[12/01 10:16:18    596s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[12/01 10:16:18    596s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[12/01 10:16:18    596s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[12/01 10:16:18    596s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[12/01 10:16:18    596s] [NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[12/01 10:16:18    596s] [NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[12/01 10:16:18    596s] [NR-eGR] ----------------------------------------------
[12/01 10:16:18    596s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[12/01 10:16:18    596s] [NR-eGR] 
[12/01 10:16:18    596s] (I)      Finished Global Routing ( CPU: 0.88 sec, Real: 0.81 sec, Curr Mem: 2982.93 MB )
[12/01 10:16:18    596s] (I)      total 2D Cap : 49745108 = (19895006 H, 29850102 V)
[12/01 10:16:18    596s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/01 10:16:18    596s] (I)      ============= Track Assignment ============
[12/01 10:16:18    596s] (I)      Started Track Assignment (4T) ( Curr Mem: 2982.93 MB )
[12/01 10:16:18    596s] (I)      Initialize Track Assignment ( max pin layer : 9 )
[12/01 10:16:18    596s] (I)      Run Multi-thread track assignment
[12/01 10:16:19    597s] (I)      Finished Track Assignment (4T) ( CPU: 0.58 sec, Real: 0.27 sec, Curr Mem: 3028.71 MB )
[12/01 10:16:19    597s] (I)      Started Export ( Curr Mem: 3028.71 MB )
[12/01 10:16:19    597s] [NR-eGR]             Length (um)    Vias 
[12/01 10:16:19    597s] [NR-eGR] --------------------------------
[12/01 10:16:19    597s] [NR-eGR]  M1  (1H)             0  371130 
[12/01 10:16:19    597s] [NR-eGR]  M2  (2V)        766963  530719 
[12/01 10:16:19    597s] [NR-eGR]  M3  (3H)        951284   39711 
[12/01 10:16:19    597s] [NR-eGR]  M4  (4V)        365052    9460 
[12/01 10:16:19    597s] [NR-eGR]  M5  (5H)        167666     316 
[12/01 10:16:19    597s] [NR-eGR]  M6  (6V)          9156       0 
[12/01 10:16:19    597s] [NR-eGR]  M7  (7H)             0       0 
[12/01 10:16:19    597s] [NR-eGR]  M8  (8V)             0       0 
[12/01 10:16:19    597s] [NR-eGR]  M9  (9H)             0       0 
[12/01 10:16:19    597s] [NR-eGR] --------------------------------
[12/01 10:16:19    597s] [NR-eGR]      Total      2260120  951336 
[12/01 10:16:19    597s] [NR-eGR] --------------------------------------------------------------------------
[12/01 10:16:19    597s] [NR-eGR] Total half perimeter of net bounding box: 1837227um
[12/01 10:16:19    597s] [NR-eGR] Total length: 2260120um, number of vias: 951336
[12/01 10:16:19    597s] [NR-eGR] --------------------------------------------------------------------------
[12/01 10:16:19    597s] [NR-eGR] Total eGR-routed clock nets wire length: 60704um, number of vias: 31207
[12/01 10:16:19    597s] [NR-eGR] --------------------------------------------------------------------------
[12/01 10:16:19    597s] [NR-eGR] Report for selected net(s) only.
[12/01 10:16:19    597s] [NR-eGR]             Length (um)   Vias 
[12/01 10:16:19    597s] [NR-eGR] -------------------------------
[12/01 10:16:19    597s] [NR-eGR]  M1  (1H)             0  11645 
[12/01 10:16:19    597s] [NR-eGR]  M2  (2V)         11024  13367 
[12/01 10:16:19    597s] [NR-eGR]  M3  (3H)         29794   6150 
[12/01 10:16:19    597s] [NR-eGR]  M4  (4V)         19747     45 
[12/01 10:16:19    597s] [NR-eGR]  M5  (5H)           139      0 
[12/01 10:16:19    597s] [NR-eGR]  M6  (6V)             0      0 
[12/01 10:16:19    597s] [NR-eGR]  M7  (7H)             0      0 
[12/01 10:16:19    597s] [NR-eGR]  M8  (8V)             0      0 
[12/01 10:16:19    597s] [NR-eGR]  M9  (9H)             0      0 
[12/01 10:16:19    597s] [NR-eGR] -------------------------------
[12/01 10:16:19    597s] [NR-eGR]      Total        60704  31207 
[12/01 10:16:19    597s] [NR-eGR] --------------------------------------------------------------------------
[12/01 10:16:19    597s] [NR-eGR] Total half perimeter of net bounding box: 24160um
[12/01 10:16:19    597s] [NR-eGR] Total length: 60704um, number of vias: 31207
[12/01 10:16:19    597s] [NR-eGR] --------------------------------------------------------------------------
[12/01 10:16:19    597s] [NR-eGR] Total routed clock nets wire length: 60704um, number of vias: 31207
[12/01 10:16:19    597s] [NR-eGR] --------------------------------------------------------------------------
[12/01 10:16:19    597s] (I)      Finished Export ( CPU: 0.42 sec, Real: 0.29 sec, Curr Mem: 3028.71 MB )
[12/01 10:16:19    597s] [NR-eGR] Finished Early Global Route kernel ( CPU: 3.52 sec, Real: 3.00 sec, Curr Mem: 3028.71 MB )
[12/01 10:16:19    597s] (I)      ===================================== Runtime Summary =====================================
[12/01 10:16:19    597s] (I)       Step                                        %       Start      Finish      Real       CPU 
[12/01 10:16:19    597s] (I)      -------------------------------------------------------------------------------------------
[12/01 10:16:19    597s] (I)       Early Global Route kernel             100.00%  186.88 sec  189.88 sec  3.00 sec  3.52 sec 
[12/01 10:16:19    597s] (I)       +-Import and model                     46.64%  186.88 sec  188.28 sec  1.40 sec  1.40 sec 
[12/01 10:16:19    597s] (I)       | +-Create place DB                    19.76%  186.88 sec  187.48 sec  0.59 sec  0.59 sec 
[12/01 10:16:19    597s] (I)       | | +-Import place data                19.75%  186.88 sec  187.48 sec  0.59 sec  0.59 sec 
[12/01 10:16:19    597s] (I)       | | | +-Read instances and placement    8.10%  186.88 sec  187.13 sec  0.24 sec  0.24 sec 
[12/01 10:16:19    597s] (I)       | | | +-Read nets                      11.64%  187.13 sec  187.48 sec  0.35 sec  0.35 sec 
[12/01 10:16:19    597s] (I)       | +-Create route DB                    24.46%  187.48 sec  188.21 sec  0.73 sec  0.74 sec 
[12/01 10:16:19    597s] (I)       | | +-Import route data (4T)           24.42%  187.48 sec  188.21 sec  0.73 sec  0.73 sec 
[12/01 10:16:19    597s] (I)       | | | +-Read blockages ( Layer 2-6 )    1.41%  187.48 sec  187.52 sec  0.04 sec  0.04 sec 
[12/01 10:16:19    597s] (I)       | | | | +-Read routing blockages        0.00%  187.48 sec  187.48 sec  0.00 sec  0.00 sec 
[12/01 10:16:19    597s] (I)       | | | | +-Read instance blockages       1.00%  187.48 sec  187.51 sec  0.03 sec  0.03 sec 
[12/01 10:16:19    597s] (I)       | | | | +-Read PG blockages             0.40%  187.51 sec  187.52 sec  0.01 sec  0.01 sec 
[12/01 10:16:19    597s] (I)       | | | | +-Read clock blockages          0.00%  187.52 sec  187.52 sec  0.00 sec  0.00 sec 
[12/01 10:16:19    597s] (I)       | | | | +-Read other blockages          0.00%  187.52 sec  187.52 sec  0.00 sec  0.00 sec 
[12/01 10:16:19    597s] (I)       | | | | +-Read boundary cut boxes       0.00%  187.52 sec  187.52 sec  0.00 sec  0.00 sec 
[12/01 10:16:19    597s] (I)       | | | +-Read blackboxes                 0.00%  187.52 sec  187.52 sec  0.00 sec  0.00 sec 
[12/01 10:16:19    597s] (I)       | | | +-Read prerouted                  1.07%  187.52 sec  187.56 sec  0.03 sec  0.03 sec 
[12/01 10:16:19    597s] (I)       | | | +-Read unlegalized nets           0.80%  187.56 sec  187.58 sec  0.02 sec  0.02 sec 
[12/01 10:16:19    597s] (I)       | | | +-Read nets                       0.08%  187.58 sec  187.58 sec  0.00 sec  0.00 sec 
[12/01 10:16:19    597s] (I)       | | | +-Set up via pillars              0.00%  187.59 sec  187.59 sec  0.00 sec  0.00 sec 
[12/01 10:16:19    597s] (I)       | | | +-Initialize 3D grid graph        1.06%  187.59 sec  187.62 sec  0.03 sec  0.03 sec 
[12/01 10:16:19    597s] (I)       | | | +-Model blockage capacity        19.60%  187.62 sec  188.21 sec  0.59 sec  0.59 sec 
[12/01 10:16:19    597s] (I)       | | | | +-Initialize 3D capacity       18.83%  187.62 sec  188.18 sec  0.57 sec  0.56 sec 
[12/01 10:16:19    597s] (I)       | | | +-Move terms for access (4T)      0.08%  188.21 sec  188.21 sec  0.00 sec  0.01 sec 
[12/01 10:16:19    597s] (I)       | +-Read aux data                       0.00%  188.21 sec  188.21 sec  0.00 sec  0.00 sec 
[12/01 10:16:19    597s] (I)       | +-Others data preparation             0.06%  188.21 sec  188.21 sec  0.00 sec  0.00 sec 
[12/01 10:16:19    597s] (I)       | +-Create route kernel                 1.21%  188.21 sec  188.25 sec  0.04 sec  0.04 sec 
[12/01 10:16:19    597s] (I)       +-Global Routing                       26.80%  188.28 sec  189.09 sec  0.81 sec  0.88 sec 
[12/01 10:16:19    597s] (I)       | +-Initialization                      0.22%  188.28 sec  188.29 sec  0.01 sec  0.01 sec 
[12/01 10:16:19    597s] (I)       | +-Net group 1                         9.87%  188.29 sec  188.59 sec  0.30 sec  0.35 sec 
[12/01 10:16:19    597s] (I)       | | +-Generate topology (4T)            0.97%  188.29 sec  188.32 sec  0.03 sec  0.09 sec 
[12/01 10:16:19    597s] (I)       | | +-Phase 1a                          0.52%  188.40 sec  188.41 sec  0.02 sec  0.02 sec 
[12/01 10:16:19    597s] (I)       | | | +-Pattern routing (4T)            0.35%  188.40 sec  188.41 sec  0.01 sec  0.01 sec 
[12/01 10:16:19    597s] (I)       | | +-Phase 1b                          0.36%  188.41 sec  188.42 sec  0.01 sec  0.01 sec 
[12/01 10:16:19    597s] (I)       | | +-Phase 1c                          0.00%  188.42 sec  188.42 sec  0.00 sec  0.00 sec 
[12/01 10:16:19    597s] (I)       | | +-Phase 1d                          0.00%  188.42 sec  188.42 sec  0.00 sec  0.00 sec 
[12/01 10:16:19    597s] (I)       | | +-Phase 1e                          0.17%  188.42 sec  188.43 sec  0.01 sec  0.01 sec 
[12/01 10:16:19    597s] (I)       | | | +-Route legalization              0.00%  188.42 sec  188.42 sec  0.00 sec  0.00 sec 
[12/01 10:16:19    597s] (I)       | | +-Phase 1f                          0.00%  188.43 sec  188.43 sec  0.00 sec  0.00 sec 
[12/01 10:16:19    597s] (I)       | | +-Phase 1g                          1.73%  188.43 sec  188.48 sec  0.05 sec  0.05 sec 
[12/01 10:16:19    597s] (I)       | | | +-Post Routing                    1.72%  188.43 sec  188.48 sec  0.05 sec  0.05 sec 
[12/01 10:16:19    597s] (I)       | | +-Phase 1h                          2.14%  188.49 sec  188.55 sec  0.06 sec  0.06 sec 
[12/01 10:16:19    597s] (I)       | | | +-Post Routing                    2.13%  188.49 sec  188.55 sec  0.06 sec  0.06 sec 
[12/01 10:16:19    597s] (I)       | | +-Layer assignment (4T)             1.19%  188.55 sec  188.59 sec  0.04 sec  0.02 sec 
[12/01 10:16:19    597s] (I)       | +-Net group 2                         5.26%  188.59 sec  188.75 sec  0.16 sec  0.18 sec 
[12/01 10:16:19    597s] (I)       | | +-Generate topology (4T)            0.30%  188.59 sec  188.60 sec  0.01 sec  0.03 sec 
[12/01 10:16:19    597s] (I)       | | +-Phase 1a                          0.35%  188.70 sec  188.71 sec  0.01 sec  0.01 sec 
[12/01 10:16:19    597s] (I)       | | | +-Pattern routing (4T)            0.29%  188.70 sec  188.71 sec  0.01 sec  0.01 sec 
[12/01 10:16:19    597s] (I)       | | +-Phase 1b                          0.23%  188.71 sec  188.71 sec  0.01 sec  0.01 sec 
[12/01 10:16:19    597s] (I)       | | +-Phase 1c                          0.00%  188.71 sec  188.71 sec  0.00 sec  0.00 sec 
[12/01 10:16:19    597s] (I)       | | +-Phase 1d                          0.00%  188.71 sec  188.71 sec  0.00 sec  0.00 sec 
[12/01 10:16:19    597s] (I)       | | +-Phase 1e                          0.17%  188.71 sec  188.72 sec  0.01 sec  0.01 sec 
[12/01 10:16:19    597s] (I)       | | | +-Route legalization              0.00%  188.71 sec  188.71 sec  0.00 sec  0.00 sec 
[12/01 10:16:19    597s] (I)       | | +-Phase 1f                          0.00%  188.72 sec  188.72 sec  0.00 sec  0.00 sec 
[12/01 10:16:19    597s] (I)       | | +-Phase 1g                          0.51%  188.72 sec  188.74 sec  0.02 sec  0.02 sec 
[12/01 10:16:19    597s] (I)       | | | +-Post Routing                    0.50%  188.72 sec  188.74 sec  0.02 sec  0.01 sec 
[12/01 10:16:19    597s] (I)       | | +-Phase 1h                          0.25%  188.74 sec  188.74 sec  0.01 sec  0.01 sec 
[12/01 10:16:19    597s] (I)       | | | +-Post Routing                    0.24%  188.74 sec  188.74 sec  0.01 sec  0.01 sec 
[12/01 10:16:19    597s] (I)       | | +-Layer assignment (4T)             0.07%  188.74 sec  188.75 sec  0.00 sec  0.00 sec 
[12/01 10:16:19    597s] (I)       | +-Net group 3                         8.92%  188.75 sec  189.01 sec  0.27 sec  0.27 sec 
[12/01 10:16:19    597s] (I)       | | +-Generate topology (4T)            0.02%  188.75 sec  188.75 sec  0.00 sec  0.00 sec 
[12/01 10:16:19    597s] (I)       | | +-Phase 1a                          0.65%  188.87 sec  188.89 sec  0.02 sec  0.02 sec 
[12/01 10:16:19    597s] (I)       | | | +-Pattern routing (4T)            0.30%  188.87 sec  188.88 sec  0.01 sec  0.01 sec 
[12/01 10:16:19    597s] (I)       | | | +-Add via demand to 2D            0.32%  188.88 sec  188.89 sec  0.01 sec  0.01 sec 
[12/01 10:16:19    597s] (I)       | | +-Phase 1b                          0.23%  188.89 sec  188.89 sec  0.01 sec  0.01 sec 
[12/01 10:16:19    597s] (I)       | | +-Phase 1c                          0.00%  188.89 sec  188.89 sec  0.00 sec  0.00 sec 
[12/01 10:16:19    597s] (I)       | | +-Phase 1d                          0.00%  188.89 sec  188.89 sec  0.00 sec  0.00 sec 
[12/01 10:16:19    597s] (I)       | | +-Phase 1e                          0.18%  188.89 sec  188.90 sec  0.01 sec  0.01 sec 
[12/01 10:16:19    597s] (I)       | | | +-Route legalization              0.00%  188.89 sec  188.89 sec  0.00 sec  0.00 sec 
[12/01 10:16:19    597s] (I)       | | +-Phase 1f                          0.00%  188.90 sec  188.90 sec  0.00 sec  0.00 sec 
[12/01 10:16:19    597s] (I)       | | +-Phase 1g                          0.24%  188.90 sec  188.91 sec  0.01 sec  0.01 sec 
[12/01 10:16:19    597s] (I)       | | | +-Post Routing                    0.23%  188.90 sec  188.91 sec  0.01 sec  0.01 sec 
[12/01 10:16:19    597s] (I)       | | +-Phase 1h                          0.24%  188.91 sec  188.91 sec  0.01 sec  0.01 sec 
[12/01 10:16:19    597s] (I)       | | | +-Post Routing                    0.23%  188.91 sec  188.91 sec  0.01 sec  0.01 sec 
[12/01 10:16:19    597s] (I)       | | +-Layer assignment (4T)             1.00%  188.98 sec  189.01 sec  0.03 sec  0.03 sec 
[12/01 10:16:19    597s] (I)       +-Export 3D cong map                    7.40%  189.09 sec  189.31 sec  0.22 sec  0.22 sec 
[12/01 10:16:19    597s] (I)       | +-Export 2D cong map                  1.14%  189.28 sec  189.31 sec  0.03 sec  0.03 sec 
[12/01 10:16:19    597s] (I)       +-Extract Global 3D Wires               0.01%  189.31 sec  189.31 sec  0.00 sec  0.00 sec 
[12/01 10:16:19    597s] (I)       +-Track Assignment (4T)                 9.07%  189.31 sec  189.58 sec  0.27 sec  0.58 sec 
[12/01 10:16:19    597s] (I)       | +-Initialization                      0.00%  189.31 sec  189.31 sec  0.00 sec  0.00 sec 
[12/01 10:16:19    597s] (I)       | +-Track Assignment Kernel             9.06%  189.31 sec  189.58 sec  0.27 sec  0.58 sec 
[12/01 10:16:19    597s] (I)       | +-Free Memory                         0.00%  189.58 sec  189.58 sec  0.00 sec  0.00 sec 
[12/01 10:16:19    597s] (I)       +-Export                                9.53%  189.58 sec  189.87 sec  0.29 sec  0.42 sec 
[12/01 10:16:19    597s] (I)       | +-Export DB wires                     0.35%  189.58 sec  189.60 sec  0.01 sec  0.02 sec 
[12/01 10:16:19    597s] (I)       | | +-Export all nets (4T)              0.29%  189.59 sec  189.59 sec  0.01 sec  0.02 sec 
[12/01 10:16:19    597s] (I)       | | +-Set wire vias (4T)                0.04%  189.59 sec  189.60 sec  0.00 sec  0.00 sec 
[12/01 10:16:19    597s] (I)       | +-Report wirelength                   6.03%  189.60 sec  189.78 sec  0.18 sec  0.18 sec 
[12/01 10:16:19    597s] (I)       | +-Update net boxes                    3.14%  189.78 sec  189.87 sec  0.09 sec  0.22 sec 
[12/01 10:16:19    597s] (I)       | +-Update timing                       0.00%  189.87 sec  189.87 sec  0.00 sec  0.00 sec 
[12/01 10:16:19    597s] (I)       +-Postprocess design                    0.02%  189.87 sec  189.87 sec  0.00 sec  0.00 sec 
[12/01 10:16:19    597s] (I)      ==================== Summary by functions =====================
[12/01 10:16:19    597s] (I)       Lv  Step                                %      Real       CPU 
[12/01 10:16:19    597s] (I)      ---------------------------------------------------------------
[12/01 10:16:19    597s] (I)        0  Early Global Route kernel     100.00%  3.00 sec  3.52 sec 
[12/01 10:16:19    597s] (I)        1  Import and model               46.64%  1.40 sec  1.40 sec 
[12/01 10:16:19    597s] (I)        1  Global Routing                 26.80%  0.81 sec  0.88 sec 
[12/01 10:16:19    597s] (I)        1  Export                          9.53%  0.29 sec  0.42 sec 
[12/01 10:16:19    597s] (I)        1  Track Assignment (4T)           9.07%  0.27 sec  0.58 sec 
[12/01 10:16:19    597s] (I)        1  Export 3D cong map              7.40%  0.22 sec  0.22 sec 
[12/01 10:16:19    597s] (I)        1  Postprocess design              0.02%  0.00 sec  0.00 sec 
[12/01 10:16:19    597s] (I)        1  Extract Global 3D Wires         0.01%  0.00 sec  0.00 sec 
[12/01 10:16:19    597s] (I)        2  Create route DB                24.46%  0.73 sec  0.74 sec 
[12/01 10:16:19    597s] (I)        2  Create place DB                19.76%  0.59 sec  0.59 sec 
[12/01 10:16:19    597s] (I)        2  Net group 1                     9.87%  0.30 sec  0.35 sec 
[12/01 10:16:19    597s] (I)        2  Track Assignment Kernel         9.06%  0.27 sec  0.58 sec 
[12/01 10:16:19    597s] (I)        2  Net group 3                     8.92%  0.27 sec  0.27 sec 
[12/01 10:16:19    597s] (I)        2  Report wirelength               6.03%  0.18 sec  0.18 sec 
[12/01 10:16:19    597s] (I)        2  Net group 2                     5.26%  0.16 sec  0.18 sec 
[12/01 10:16:19    597s] (I)        2  Update net boxes                3.14%  0.09 sec  0.22 sec 
[12/01 10:16:19    597s] (I)        2  Create route kernel             1.21%  0.04 sec  0.04 sec 
[12/01 10:16:19    597s] (I)        2  Export 2D cong map              1.14%  0.03 sec  0.03 sec 
[12/01 10:16:19    597s] (I)        2  Export DB wires                 0.35%  0.01 sec  0.02 sec 
[12/01 10:16:19    597s] (I)        2  Initialization                  0.22%  0.01 sec  0.01 sec 
[12/01 10:16:19    597s] (I)        2  Others data preparation         0.06%  0.00 sec  0.00 sec 
[12/01 10:16:19    597s] (I)        2  Update timing                   0.00%  0.00 sec  0.00 sec 
[12/01 10:16:19    597s] (I)        2  Read aux data                   0.00%  0.00 sec  0.00 sec 
[12/01 10:16:19    597s] (I)        2  Free Memory                     0.00%  0.00 sec  0.00 sec 
[12/01 10:16:19    597s] (I)        3  Import route data (4T)         24.42%  0.73 sec  0.73 sec 
[12/01 10:16:19    597s] (I)        3  Import place data              19.75%  0.59 sec  0.59 sec 
[12/01 10:16:19    597s] (I)        3  Phase 1h                        2.62%  0.08 sec  0.08 sec 
[12/01 10:16:19    597s] (I)        3  Phase 1g                        2.47%  0.07 sec  0.07 sec 
[12/01 10:16:19    597s] (I)        3  Layer assignment (4T)           2.26%  0.07 sec  0.06 sec 
[12/01 10:16:19    597s] (I)        3  Phase 1a                        1.53%  0.05 sec  0.05 sec 
[12/01 10:16:19    597s] (I)        3  Generate topology (4T)          1.29%  0.04 sec  0.12 sec 
[12/01 10:16:19    597s] (I)        3  Phase 1b                        0.82%  0.02 sec  0.02 sec 
[12/01 10:16:19    597s] (I)        3  Phase 1e                        0.51%  0.02 sec  0.02 sec 
[12/01 10:16:19    597s] (I)        3  Export all nets (4T)            0.29%  0.01 sec  0.02 sec 
[12/01 10:16:19    597s] (I)        3  Set wire vias (4T)              0.04%  0.00 sec  0.00 sec 
[12/01 10:16:19    597s] (I)        3  Phase 1c                        0.00%  0.00 sec  0.00 sec 
[12/01 10:16:19    597s] (I)        3  Phase 1f                        0.00%  0.00 sec  0.00 sec 
[12/01 10:16:19    597s] (I)        3  Phase 1d                        0.00%  0.00 sec  0.00 sec 
[12/01 10:16:19    597s] (I)        4  Model blockage capacity        19.60%  0.59 sec  0.59 sec 
[12/01 10:16:19    597s] (I)        4  Read nets                      11.73%  0.35 sec  0.35 sec 
[12/01 10:16:19    597s] (I)        4  Read instances and placement    8.10%  0.24 sec  0.24 sec 
[12/01 10:16:19    597s] (I)        4  Post Routing                    5.05%  0.15 sec  0.15 sec 
[12/01 10:16:19    597s] (I)        4  Read blockages ( Layer 2-6 )    1.41%  0.04 sec  0.04 sec 
[12/01 10:16:19    597s] (I)        4  Read prerouted                  1.07%  0.03 sec  0.03 sec 
[12/01 10:16:19    597s] (I)        4  Initialize 3D grid graph        1.06%  0.03 sec  0.03 sec 
[12/01 10:16:19    597s] (I)        4  Pattern routing (4T)            0.94%  0.03 sec  0.03 sec 
[12/01 10:16:19    597s] (I)        4  Read unlegalized nets           0.80%  0.02 sec  0.02 sec 
[12/01 10:16:19    597s] (I)        4  Add via demand to 2D            0.32%  0.01 sec  0.01 sec 
[12/01 10:16:19    597s] (I)        4  Move terms for access (4T)      0.08%  0.00 sec  0.01 sec 
[12/01 10:16:19    597s] (I)        4  Read blackboxes                 0.00%  0.00 sec  0.00 sec 
[12/01 10:16:19    597s] (I)        4  Set up via pillars              0.00%  0.00 sec  0.00 sec 
[12/01 10:16:19    597s] (I)        4  Route legalization              0.00%  0.00 sec  0.00 sec 
[12/01 10:16:19    597s] (I)        5  Initialize 3D capacity         18.83%  0.57 sec  0.56 sec 
[12/01 10:16:19    597s] (I)        5  Read instance blockages         1.00%  0.03 sec  0.03 sec 
[12/01 10:16:19    597s] (I)        5  Read PG blockages               0.40%  0.01 sec  0.01 sec 
[12/01 10:16:19    597s] (I)        5  Read clock blockages            0.00%  0.00 sec  0.00 sec 
[12/01 10:16:19    597s] (I)        5  Read other blockages            0.00%  0.00 sec  0.00 sec 
[12/01 10:16:19    597s] (I)        5  Read routing blockages          0.00%  0.00 sec  0.00 sec 
[12/01 10:16:19    597s] (I)        5  Read boundary cut boxes         0.00%  0.00 sec  0.00 sec 
[12/01 10:16:19    597s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[12/01 10:16:19    597s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[12/01 10:16:19    597s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[12/01 10:16:19    597s]         Early Global Route - eGR only step done. (took cpu=0:00:03.7 real=0:00:03.2)
[12/01 10:16:19    597s]       Routing using eGR only done.
[12/01 10:16:19    597s] Net route status summary:
[12/01 10:16:19    597s]   Clock:       153 (unrouted=0, trialRouted=0, noStatus=0, routed=153, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/01 10:16:19    597s]   Non-clock: 109634 (unrouted=3614, trialRouted=106020, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3611, (crossesIlmBoundary AND tooFewTerms=0)])
[12/01 10:16:19    597s] 
[12/01 10:16:19    597s] CCOPT: Done with clock implementation routing.
[12/01 10:16:19    597s] 
[12/01 10:16:19    597s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:04.1 real=0:00:03.6)
[12/01 10:16:19    597s]     Clock implementation routing done.
[12/01 10:16:19    597s]     Leaving CCOpt scope - extractRC...
[12/01 10:16:19    597s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[12/01 10:16:19    597s] Extraction called for design 'toplevel_498' of instances=175152 and nets=109787 using extraction engine 'preRoute' .
[12/01 10:16:19    597s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/01 10:16:19    597s] Type 'man IMPEXT-3530' for more detail.
[12/01 10:16:19    597s] PreRoute RC Extraction called for design toplevel_498.
[12/01 10:16:19    597s] RC Extraction called in multi-corner(1) mode.
[12/01 10:16:19    597s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/01 10:16:19    597s] Type 'man IMPEXT-6197' for more detail.
[12/01 10:16:19    597s] RCMode: PreRoute
[12/01 10:16:19    597s]       RC Corner Indexes            0   
[12/01 10:16:19    597s] Capacitance Scaling Factor   : 1.00000 
[12/01 10:16:19    597s] Resistance Scaling Factor    : 1.00000 
[12/01 10:16:19    597s] Clock Cap. Scaling Factor    : 1.00000 
[12/01 10:16:19    597s] Clock Res. Scaling Factor    : 1.00000 
[12/01 10:16:19    597s] Shrink Factor                : 1.00000
[12/01 10:16:19    597s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/01 10:16:19    597s] LayerId::1 widthSet size::1
[12/01 10:16:19    597s] LayerId::2 widthSet size::1
[12/01 10:16:19    597s] LayerId::3 widthSet size::1
[12/01 10:16:19    597s] LayerId::4 widthSet size::1
[12/01 10:16:19    597s] LayerId::5 widthSet size::1
[12/01 10:16:19    597s] LayerId::6 widthSet size::1
[12/01 10:16:19    597s] LayerId::7 widthSet size::1
[12/01 10:16:19    597s] LayerId::8 widthSet size::1
[12/01 10:16:19    597s] LayerId::9 widthSet size::1
[12/01 10:16:19    597s] Updating RC grid for preRoute extraction ...
[12/01 10:16:19    597s] eee: pegSigSF::1.070000
[12/01 10:16:19    597s] Initializing multi-corner resistance tables ...
[12/01 10:16:19    598s] eee: l::1 avDens::0.108911 usedTrk::110000.000000 availTrk::1010000.000000 sigTrk::110000.000000
[12/01 10:16:19    598s] eee: l::2 avDens::0.191072 usedTrk::38348.140740 availTrk::200700.000000 sigTrk::38348.140740
[12/01 10:16:19    598s] eee: l::3 avDens::0.215418 usedTrk::47564.214063 availTrk::220800.000000 sigTrk::47564.214063
[12/01 10:16:19    598s] eee: l::4 avDens::0.100344 usedTrk::18252.586745 availTrk::181900.000000 sigTrk::18252.586745
[12/01 10:16:19    598s] eee: l::5 avDens::0.037198 usedTrk::8443.879996 availTrk::227000.000000 sigTrk::8443.879996
[12/01 10:16:19    598s] eee: l::6 avDens::0.016708 usedTrk::457.800001 availTrk::27400.000000 sigTrk::457.800001
[12/01 10:16:19    598s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 10:16:19    598s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 10:16:19    598s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 10:16:19    598s] {RT default_rc_corner 0 6 6 0}
[12/01 10:16:20    598s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.265323 ; uaWl: 1.000000 ; uaWlH: 0.237330 ; aWlH: 0.000000 ; Pmax: 0.832600 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 82 ; 
[12/01 10:16:20    598s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 3028.707M)
[12/01 10:16:20    598s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[12/01 10:16:20    598s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.9 real=0:00:00.9)
[12/01 10:16:20    598s]     Leaving CCOpt scope - Initializing placement interface...
[12/01 10:16:20    598s] OPERPROF: Starting DPlace-Init at level 1, MEM:3028.7M, EPOCH TIME: 1669911380.526534
[12/01 10:16:20    598s] z: 2, totalTracks: 1
[12/01 10:16:20    598s] z: 4, totalTracks: 1
[12/01 10:16:20    598s] z: 6, totalTracks: 1
[12/01 10:16:20    598s] z: 8, totalTracks: 1
[12/01 10:16:20    598s] #spOpts: VtWidth mergeVia=F 
[12/01 10:16:20    598s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3028.7M, EPOCH TIME: 1669911380.660748
[12/01 10:16:20    598s] 
[12/01 10:16:20    598s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/01 10:16:20    599s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.321, REAL:0.322, MEM:3028.7M, EPOCH TIME: 1669911380.982838
[12/01 10:16:21    599s] [CPU] DPlace-Init (cpu=0:00:00.5, real=0:00:01.0, mem=3028.7MB).
[12/01 10:16:21    599s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.489, REAL:0.491, MEM:3028.7M, EPOCH TIME: 1669911381.017674
[12/01 10:16:21    599s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.5 real=0:00:00.5)
[12/01 10:16:21    599s]     Legalizer reserving space for clock trees
[12/01 10:16:21    599s]     Calling post conditioning for eGRPC...
[12/01 10:16:21    599s]       eGRPC...
[12/01 10:16:21    599s]         eGRPC active optimizations:
[12/01 10:16:21    599s]          - Move Down
[12/01 10:16:21    599s]          - Downsizing before DRV sizing
[12/01 10:16:21    599s]          - DRV fixing with sizing
[12/01 10:16:21    599s]          - Move to fanout
[12/01 10:16:21    599s]          - Cloning
[12/01 10:16:21    599s]         
[12/01 10:16:21    599s]         Currently running CTS, using active skew data
[12/01 10:16:21    599s]         Reset bufferability constraints...
[12/01 10:16:21    599s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[12/01 10:16:21    599s]         Clock tree timing engine global stage delay update for slowDC:setup.late...
[12/01 10:16:21    599s] End AAE Lib Interpolated Model. (MEM=3028.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 10:16:21    599s]         Clock tree timing engine global stage delay update for slowDC:setup.late done. (took cpu=0:00:00.3 real=0:00:00.1)
[12/01 10:16:21    599s]         Reset bufferability constraints done. (took cpu=0:00:00.3 real=0:00:00.1)
[12/01 10:16:21    599s]         Clock DAG stats eGRPC initial state:
[12/01 10:16:21    599s]           cell counts      : b=142, i=2, icg=0, nicg=1, l=4, total=149
[12/01 10:16:21    599s]           misc counts      : r=4, pp=2
[12/01 10:16:21    599s]           cell areas       : b=1464.400um^2, i=3.600um^2, icg=0.000um^2, nicg=9.200um^2, l=30.000um^2, total=1507.200um^2
[12/01 10:16:21    599s]           cell capacitance : b=0.930pF, i=0.006pF, icg=0.000pF, nicg=0.006pF, l=0.038pF, total=0.981pF
[12/01 10:16:21    599s]           sink capacitance : count=11339, total=9.968pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/01 10:16:21    599s]           wire capacitance : top=0.000pF, trunk=0.931pF, leaf=5.696pF, total=6.627pF
[12/01 10:16:21    599s]           wire lengths     : top=0.000um, trunk=9104.490um, leaf=51599.490um, total=60703.980um
[12/01 10:16:21    599s]           hp wire lengths  : top=0.000um, trunk=8038.000um, leaf=16098.700um, total=24136.700um
[12/01 10:16:21    599s]         Clock DAG net violations eGRPC initial state: none
[12/01 10:16:21    599s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[12/01 10:16:21    599s]           Trunk : target=0.118ns count=31 avg=0.059ns sd=0.031ns min=0.000ns max=0.116ns {19 <= 0.071ns, 8 <= 0.094ns, 3 <= 0.106ns, 0 <= 0.112ns, 1 <= 0.118ns}
[12/01 10:16:21    599s]           Leaf  : target=0.118ns count=125 avg=0.089ns sd=0.014ns min=0.021ns max=0.118ns {9 <= 0.071ns, 87 <= 0.094ns, 26 <= 0.106ns, 2 <= 0.112ns, 1 <= 0.118ns}
[12/01 10:16:21    599s]         Clock DAG library cell distribution eGRPC initial state {count}:
[12/01 10:16:21    599s]            Bufs: BUFX16MA10TR: 21 FRICGX13BA10TR: 13 FRICGX11BA10TR: 100 BUFX5BA10TR: 8 
[12/01 10:16:21    599s]            Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/01 10:16:21    599s]           NICGs: AND2X8MA10TR: 1 
[12/01 10:16:21    599s]          Logics: BUFZX11MA10TR: 1 NOR2X6MA10TR: 1 NAND2X1P4AA10TR: 1 NOR2X1P4MA10TR: 1 
[12/01 10:16:21    599s]         Clock DAG hash eGRPC initial state: 17930078683542811656 10959434954505630951
[12/01 10:16:21    599s]         Clock DAG hash eGRPC initial state: 17930078683542811656 10959434954505630951
[12/01 10:16:21    599s]         Primary reporting skew groups eGRPC initial state:
[12/01 10:16:21    599s]           skew_group my_clk/mode: insertion delay [min=0.564, max=0.622, avg=0.600, sd=0.013], skew [0.058 vs 0.058*], 99.9% {0.565, 0.622} (wid=0.191 ws=0.098) (gid=0.519 gs=0.097)
[12/01 10:16:21    599s]               min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_0_/CK
[12/01 10:16:21    599s]               max path sink: vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/R_31986/CK
[12/01 10:16:21    599s]         Skew group summary eGRPC initial state:
[12/01 10:16:21    599s]           skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.345, max=0.378, avg=0.367, sd=0.017], skew [0.033 vs 0.058], 100% {0.345, 0.378} (wid=0.097 ws=0.002) (gid=0.281 gs=0.031)
[12/01 10:16:21    599s]           skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.378, max=0.378, avg=0.378, sd=0.000], skew [0.000 vs 0.058], 100% {0.378, 0.378} (wid=0.097 ws=0.000) (gid=0.281 gs=0.000)
[12/01 10:16:21    600s]           skew_group my_clk/mode: insertion delay [min=0.564, max=0.622, avg=0.600, sd=0.013], skew [0.058 vs 0.058*], 99.9% {0.565, 0.622} (wid=0.191 ws=0.098) (gid=0.519 gs=0.097)
[12/01 10:16:21    600s]         eGRPC Moving buffers...
[12/01 10:16:21    600s]           Clock DAG hash before 'eGRPC Moving buffers': 17930078683542811656 10959434954505630951
[12/01 10:16:21    600s]           Violation analysis...
[12/01 10:16:21    600s]           Violation analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/01 10:16:21    600s]           Clock DAG stats after 'eGRPC Moving buffers':
[12/01 10:16:21    600s]             cell counts      : b=142, i=2, icg=0, nicg=1, l=4, total=149
[12/01 10:16:21    600s]             misc counts      : r=4, pp=2
[12/01 10:16:21    600s]             cell areas       : b=1464.400um^2, i=3.600um^2, icg=0.000um^2, nicg=9.200um^2, l=30.000um^2, total=1507.200um^2
[12/01 10:16:21    600s]             cell capacitance : b=0.930pF, i=0.006pF, icg=0.000pF, nicg=0.006pF, l=0.038pF, total=0.981pF
[12/01 10:16:21    600s]             sink capacitance : count=11339, total=9.968pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/01 10:16:21    600s]             wire capacitance : top=0.000pF, trunk=0.931pF, leaf=5.696pF, total=6.627pF
[12/01 10:16:21    600s]             wire lengths     : top=0.000um, trunk=9104.490um, leaf=51599.490um, total=60703.980um
[12/01 10:16:21    600s]             hp wire lengths  : top=0.000um, trunk=8038.000um, leaf=16098.700um, total=24136.700um
[12/01 10:16:21    600s]           Clock DAG net violations after 'eGRPC Moving buffers': none
[12/01 10:16:21    600s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[12/01 10:16:21    600s]             Trunk : target=0.118ns count=31 avg=0.059ns sd=0.031ns min=0.000ns max=0.116ns {19 <= 0.071ns, 8 <= 0.094ns, 3 <= 0.106ns, 0 <= 0.112ns, 1 <= 0.118ns}
[12/01 10:16:21    600s]             Leaf  : target=0.118ns count=125 avg=0.089ns sd=0.014ns min=0.021ns max=0.118ns {9 <= 0.071ns, 87 <= 0.094ns, 26 <= 0.106ns, 2 <= 0.112ns, 1 <= 0.118ns}
[12/01 10:16:21    600s]           Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
[12/01 10:16:21    600s]              Bufs: BUFX16MA10TR: 21 FRICGX13BA10TR: 13 FRICGX11BA10TR: 100 BUFX5BA10TR: 8 
[12/01 10:16:21    600s]              Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/01 10:16:21    600s]             NICGs: AND2X8MA10TR: 1 
[12/01 10:16:21    600s]            Logics: BUFZX11MA10TR: 1 NOR2X6MA10TR: 1 NAND2X1P4AA10TR: 1 NOR2X1P4MA10TR: 1 
[12/01 10:16:21    600s]           Clock DAG hash after 'eGRPC Moving buffers': 17930078683542811656 10959434954505630951
[12/01 10:16:22    600s]           Clock DAG hash after 'eGRPC Moving buffers': 17930078683542811656 10959434954505630951
[12/01 10:16:22    600s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[12/01 10:16:22    600s]             skew_group my_clk/mode: insertion delay [min=0.564, max=0.622], skew [0.058 vs 0.058*]
[12/01 10:16:22    600s]                 min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_0_/CK
[12/01 10:16:22    600s]                 max path sink: vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/R_31986/CK
[12/01 10:16:22    600s]           Skew group summary after 'eGRPC Moving buffers':
[12/01 10:16:22    600s]             skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.345, max=0.378], skew [0.033 vs 0.058]
[12/01 10:16:22    600s]             skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.378, max=0.378], skew [0.000 vs 0.058]
[12/01 10:16:22    600s]             skew_group my_clk/mode: insertion delay [min=0.564, max=0.622], skew [0.058 vs 0.058*]
[12/01 10:16:22    600s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 10:16:22    600s]         eGRPC Moving buffers done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/01 10:16:22    600s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[12/01 10:16:22    600s]           Clock DAG hash before 'eGRPC Initial Pass of Downsizing Clock Tree cells': 17930078683542811656 10959434954505630951
[12/01 10:16:22    600s]           Artificially removing long paths...
[12/01 10:16:22    600s]             Clock DAG hash before 'Artificially removing long paths': 17930078683542811656 10959434954505630951
[12/01 10:16:22    600s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 10:16:22    600s]           Artificially removing long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/01 10:16:22    600s]           Modifying slew-target multiplier from 1 to 0.9
[12/01 10:16:22    600s]           Downsizing prefiltering...
[12/01 10:16:22    600s]           Downsizing prefiltering done.
[12/01 10:16:22    600s]           Downsizing: Library trimming buffers in power domain auto-default and half-corner slowDC:setup.late removed 0 of 2 cells
[12/01 10:16:22    600s]           Original list had 2 cells:
[12/01 10:16:22    600s]           BUFX16MA10TR BUFX5BA10TR 
[12/01 10:16:22    600s]           Library trimming was not able to trim any cells:
[12/01 10:16:22    600s]           BUFX16MA10TR BUFX5BA10TR 
[12/01 10:16:22    600s]           ..Library trimming buffers in power domain auto-default and half-corner slowDC:setup.late removed 0 of 2 cells
[12/01 10:16:22    600s]           Original list had 2 cells:
[12/01 10:16:22    600s]           FRICGX13BA10TR FRICGX11BA10TR 
[12/01 10:16:22    600s]           Library trimming was not able to trim any cells:
[12/01 10:16:22    600s]           FRICGX13BA10TR FRICGX11BA10TR 
[12/01 10:16:22    600s]           .20% ...40% ...60% ...80% ...100% 
[12/01 10:16:22    601s]           DoDownSizing Summary : numSized = 3, numUnchanged = 93, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 24, numSkippedDueToCloseToSkewTarget = 33
[12/01 10:16:22    601s]           CCOpt-eGRPC Downsizing: considered: 96, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 3, attempted: 93, unsuccessful: 0, sized: 3
[12/01 10:16:22    601s]           Downsizing prefiltering...
[12/01 10:16:22    601s]           Downsizing prefiltering done.
[12/01 10:16:22    601s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[12/01 10:16:22    601s]           DoDownSizing Summary : numSized = 0, numUnchanged = 2, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 1
[12/01 10:16:22    601s]           CCOpt-eGRPC Downsizing: considered: 2, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 2, unsuccessful: 0, sized: 0
[12/01 10:16:22    601s]           Reverting slew-target multiplier from 0.9 to 1
[12/01 10:16:23    601s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/01 10:16:23    601s]             cell counts      : b=142, i=2, icg=0, nicg=1, l=4, total=149
[12/01 10:16:23    601s]             misc counts      : r=4, pp=2
[12/01 10:16:23    601s]             cell areas       : b=1463.600um^2, i=3.600um^2, icg=0.000um^2, nicg=9.200um^2, l=27.600um^2, total=1504.000um^2
[12/01 10:16:23    601s]             cell capacitance : b=0.929pF, i=0.006pF, icg=0.000pF, nicg=0.006pF, l=0.035pF, total=0.978pF
[12/01 10:16:23    601s]             sink capacitance : count=11339, total=9.968pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/01 10:16:23    601s]             wire capacitance : top=0.000pF, trunk=0.931pF, leaf=5.696pF, total=6.627pF
[12/01 10:16:23    601s]             wire lengths     : top=0.000um, trunk=9104.490um, leaf=51599.490um, total=60703.980um
[12/01 10:16:23    601s]             hp wire lengths  : top=0.000um, trunk=8038.000um, leaf=16098.700um, total=24136.700um
[12/01 10:16:23    601s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
[12/01 10:16:23    601s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/01 10:16:23    601s]             Trunk : target=0.118ns count=31 avg=0.059ns sd=0.032ns min=0.000ns max=0.116ns {19 <= 0.071ns, 8 <= 0.094ns, 3 <= 0.106ns, 0 <= 0.112ns, 1 <= 0.118ns}
[12/01 10:16:23    601s]             Leaf  : target=0.118ns count=125 avg=0.089ns sd=0.014ns min=0.021ns max=0.118ns {10 <= 0.071ns, 86 <= 0.094ns, 26 <= 0.106ns, 2 <= 0.112ns, 1 <= 0.118ns}
[12/01 10:16:23    601s]           Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
[12/01 10:16:23    601s]              Bufs: BUFX16MA10TR: 21 FRICGX13BA10TR: 12 FRICGX11BA10TR: 101 BUFX5BA10TR: 8 
[12/01 10:16:23    601s]              Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/01 10:16:23    601s]             NICGs: AND2X8MA10TR: 1 
[12/01 10:16:23    601s]            Logics: BUFZX11MA10TR: 1 NOR2X6MA10TR: 1 NAND2X1BA10TR: 1 NOR2X1AA10TR: 1 
[12/01 10:16:23    601s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 2501164565535442144 6819601123738916219
[12/01 10:16:23    601s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 2501164565535442144 6819601123738916219
[12/01 10:16:23    601s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/01 10:16:23    601s]             skew_group my_clk/mode: insertion delay [min=0.564, max=0.622], skew [0.058 vs 0.058*]
[12/01 10:16:23    601s]                 min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_0_/CK
[12/01 10:16:23    601s]                 max path sink: vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/R_31986/CK
[12/01 10:16:23    601s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/01 10:16:23    601s]             skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.345, max=0.378], skew [0.033 vs 0.058]
[12/01 10:16:23    601s]             skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.378, max=0.378], skew [0.000 vs 0.058]
[12/01 10:16:23    601s]             skew_group my_clk/mode: insertion delay [min=0.564, max=0.622], skew [0.058 vs 0.058*]
[12/01 10:16:23    601s]           Legalizer API calls during this step: 102 succeeded with high effort: 102 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 10:16:23    601s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:01.0 real=0:00:01.1)
[12/01 10:16:23    601s]         eGRPC Fixing DRVs...
[12/01 10:16:23    601s]           Clock DAG hash before 'eGRPC Fixing DRVs': 2501164565535442144 6819601123738916219
[12/01 10:16:23    601s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/01 10:16:23    601s]           CCOpt-eGRPC: considered: 153, tested: 153, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[12/01 10:16:23    601s]           
[12/01 10:16:23    601s]           PRO Statistics: Fix DRVs (cell sizing):
[12/01 10:16:23    601s]           =======================================
[12/01 10:16:23    601s]           
[12/01 10:16:23    601s]           Cell changes by Net Type:
[12/01 10:16:23    601s]           
[12/01 10:16:23    601s]           -------------------------------------------------------------------------------------------------
[12/01 10:16:23    601s]           Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[12/01 10:16:23    601s]           -------------------------------------------------------------------------------------------------
[12/01 10:16:23    601s]           top                0            0           0            0                    0                0
[12/01 10:16:23    601s]           trunk              0            0           0            0                    0                0
[12/01 10:16:23    601s]           leaf               0            0           0            0                    0                0
[12/01 10:16:23    601s]           -------------------------------------------------------------------------------------------------
[12/01 10:16:23    601s]           Total              0            0           0            0                    0                0
[12/01 10:16:23    601s]           -------------------------------------------------------------------------------------------------
[12/01 10:16:23    601s]           
[12/01 10:16:23    601s]           Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[12/01 10:16:23    601s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[12/01 10:16:23    601s]           
[12/01 10:16:23    601s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[12/01 10:16:23    601s]             cell counts      : b=142, i=2, icg=0, nicg=1, l=4, total=149
[12/01 10:16:23    601s]             misc counts      : r=4, pp=2
[12/01 10:16:23    601s]             cell areas       : b=1463.600um^2, i=3.600um^2, icg=0.000um^2, nicg=9.200um^2, l=27.600um^2, total=1504.000um^2
[12/01 10:16:23    601s]             cell capacitance : b=0.929pF, i=0.006pF, icg=0.000pF, nicg=0.006pF, l=0.035pF, total=0.978pF
[12/01 10:16:23    601s]             sink capacitance : count=11339, total=9.968pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/01 10:16:23    601s]             wire capacitance : top=0.000pF, trunk=0.931pF, leaf=5.696pF, total=6.627pF
[12/01 10:16:23    601s]             wire lengths     : top=0.000um, trunk=9104.490um, leaf=51599.490um, total=60703.980um
[12/01 10:16:23    601s]             hp wire lengths  : top=0.000um, trunk=8038.000um, leaf=16098.700um, total=24136.700um
[12/01 10:16:23    601s]           Clock DAG net violations after 'eGRPC Fixing DRVs': none
[12/01 10:16:23    601s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[12/01 10:16:23    601s]             Trunk : target=0.118ns count=31 avg=0.059ns sd=0.032ns min=0.000ns max=0.116ns {19 <= 0.071ns, 8 <= 0.094ns, 3 <= 0.106ns, 0 <= 0.112ns, 1 <= 0.118ns}
[12/01 10:16:23    601s]             Leaf  : target=0.118ns count=125 avg=0.089ns sd=0.014ns min=0.021ns max=0.118ns {10 <= 0.071ns, 86 <= 0.094ns, 26 <= 0.106ns, 2 <= 0.112ns, 1 <= 0.118ns}
[12/01 10:16:23    601s]           Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
[12/01 10:16:23    601s]              Bufs: BUFX16MA10TR: 21 FRICGX13BA10TR: 12 FRICGX11BA10TR: 101 BUFX5BA10TR: 8 
[12/01 10:16:23    601s]              Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/01 10:16:23    601s]             NICGs: AND2X8MA10TR: 1 
[12/01 10:16:23    601s]            Logics: BUFZX11MA10TR: 1 NOR2X6MA10TR: 1 NAND2X1BA10TR: 1 NOR2X1AA10TR: 1 
[12/01 10:16:23    601s]           Clock DAG hash after 'eGRPC Fixing DRVs': 2501164565535442144 6819601123738916219
[12/01 10:16:23    601s]           Clock DAG hash after 'eGRPC Fixing DRVs': 2501164565535442144 6819601123738916219
[12/01 10:16:23    601s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[12/01 10:16:23    601s]             skew_group my_clk/mode: insertion delay [min=0.564, max=0.622], skew [0.058 vs 0.058*]
[12/01 10:16:23    601s]                 min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_0_/CK
[12/01 10:16:23    601s]                 max path sink: vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/R_31986/CK
[12/01 10:16:23    601s]           Skew group summary after 'eGRPC Fixing DRVs':
[12/01 10:16:23    601s]             skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.345, max=0.378], skew [0.033 vs 0.058]
[12/01 10:16:23    601s]             skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.378, max=0.378], skew [0.000 vs 0.058]
[12/01 10:16:23    601s]             skew_group my_clk/mode: insertion delay [min=0.564, max=0.622], skew [0.058 vs 0.058*]
[12/01 10:16:23    601s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 10:16:23    601s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.3)
[12/01 10:16:23    601s]         
[12/01 10:16:23    601s]         Slew Diagnostics: After DRV fixing
[12/01 10:16:23    601s]         ==================================
[12/01 10:16:23    601s]         
[12/01 10:16:23    601s]         Global Causes:
[12/01 10:16:23    601s]         
[12/01 10:16:23    601s]         -------------------------------------
[12/01 10:16:23    601s]         Cause
[12/01 10:16:23    601s]         -------------------------------------
[12/01 10:16:23    601s]         DRV fixing with buffering is disabled
[12/01 10:16:23    601s]         -------------------------------------
[12/01 10:16:23    601s]         
[12/01 10:16:23    601s]         Top 5 overslews:
[12/01 10:16:23    601s]         
[12/01 10:16:23    601s]         ---------------------------------
[12/01 10:16:23    601s]         Overslew    Causes    Driving Pin
[12/01 10:16:23    601s]         ---------------------------------
[12/01 10:16:23    601s]           (empty table)
[12/01 10:16:23    601s]         ---------------------------------
[12/01 10:16:23    601s]         
[12/01 10:16:23    601s]         Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[12/01 10:16:23    601s]         
[12/01 10:16:23    601s]         -------------------
[12/01 10:16:23    601s]         Cause    Occurences
[12/01 10:16:23    601s]         -------------------
[12/01 10:16:23    601s]           (empty table)
[12/01 10:16:23    601s]         -------------------
[12/01 10:16:23    601s]         
[12/01 10:16:23    601s]         Violation diagnostics counts from the 0 nodes that have violations:
[12/01 10:16:23    601s]         
[12/01 10:16:23    601s]         -------------------
[12/01 10:16:23    601s]         Cause    Occurences
[12/01 10:16:23    601s]         -------------------
[12/01 10:16:23    601s]           (empty table)
[12/01 10:16:23    601s]         -------------------
[12/01 10:16:23    601s]         
[12/01 10:16:23    601s]         Reconnecting optimized routes...
[12/01 10:16:23    601s]         Reset timing graph...
[12/01 10:16:23    601s] Ignoring AAE DB Resetting ...
[12/01 10:16:23    601s]         Reset timing graph done.
[12/01 10:16:23    601s]         Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/01 10:16:23    601s]         Violation analysis...
[12/01 10:16:23    601s] End AAE Lib Interpolated Model. (MEM=3037.94 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 10:16:23    601s]         Violation analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/01 10:16:23    601s]         Clock instances to consider for cloning: 0
[12/01 10:16:23    601s]         Reset timing graph...
[12/01 10:16:23    601s] Ignoring AAE DB Resetting ...
[12/01 10:16:23    601s]         Reset timing graph done.
[12/01 10:16:23    601s]         Set dirty flag on 3 instances, 8 nets
[12/01 10:16:23    601s]         Clock DAG stats before routing clock trees:
[12/01 10:16:23    601s]           cell counts      : b=142, i=2, icg=0, nicg=1, l=4, total=149
[12/01 10:16:23    601s]           misc counts      : r=4, pp=2
[12/01 10:16:23    601s]           cell areas       : b=1463.600um^2, i=3.600um^2, icg=0.000um^2, nicg=9.200um^2, l=27.600um^2, total=1504.000um^2
[12/01 10:16:23    601s]           cell capacitance : b=0.929pF, i=0.006pF, icg=0.000pF, nicg=0.006pF, l=0.035pF, total=0.978pF
[12/01 10:16:23    601s]           sink capacitance : count=11339, total=9.968pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/01 10:16:23    601s]           wire capacitance : top=0.000pF, trunk=0.931pF, leaf=5.696pF, total=6.627pF
[12/01 10:16:23    601s]           wire lengths     : top=0.000um, trunk=9104.490um, leaf=51599.490um, total=60703.980um
[12/01 10:16:23    601s]           hp wire lengths  : top=0.000um, trunk=8038.000um, leaf=16098.700um, total=24136.700um
[12/01 10:16:23    601s]         Clock DAG net violations before routing clock trees: none
[12/01 10:16:23    601s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[12/01 10:16:23    601s]           Trunk : target=0.118ns count=31 avg=0.059ns sd=0.032ns min=0.000ns max=0.116ns {19 <= 0.071ns, 8 <= 0.094ns, 3 <= 0.106ns, 0 <= 0.112ns, 1 <= 0.118ns}
[12/01 10:16:23    601s]           Leaf  : target=0.118ns count=125 avg=0.089ns sd=0.014ns min=0.021ns max=0.118ns {10 <= 0.071ns, 86 <= 0.094ns, 26 <= 0.106ns, 2 <= 0.112ns, 1 <= 0.118ns}
[12/01 10:16:23    601s]         Clock DAG library cell distribution before routing clock trees {count}:
[12/01 10:16:23    601s]            Bufs: BUFX16MA10TR: 21 FRICGX13BA10TR: 12 FRICGX11BA10TR: 101 BUFX5BA10TR: 8 
[12/01 10:16:23    601s]            Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/01 10:16:23    601s]           NICGs: AND2X8MA10TR: 1 
[12/01 10:16:23    601s]          Logics: BUFZX11MA10TR: 1 NOR2X6MA10TR: 1 NAND2X1BA10TR: 1 NOR2X1AA10TR: 1 
[12/01 10:16:23    601s]         Clock DAG hash before routing clock trees: 2501164565535442144 6819601123738916219
[12/01 10:16:23    601s]         Clock DAG hash before routing clock trees: 2501164565535442144 6819601123738916219
[12/01 10:16:23    602s]         Primary reporting skew groups before routing clock trees:
[12/01 10:16:23    602s]           skew_group my_clk/mode: insertion delay [min=0.564, max=0.622, avg=0.601, sd=0.013], skew [0.058 vs 0.058*], 99.9% {0.565, 0.622} (wid=0.191 ws=0.098) (gid=0.519 gs=0.097)
[12/01 10:16:23    602s]               min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_0_/CK
[12/01 10:16:23    602s]               max path sink: vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/R_31986/CK
[12/01 10:16:23    602s]         Skew group summary before routing clock trees:
[12/01 10:16:23    602s]           skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.345, max=0.378, avg=0.367, sd=0.017], skew [0.033 vs 0.058], 100% {0.345, 0.378} (wid=0.097 ws=0.002) (gid=0.281 gs=0.031)
[12/01 10:16:23    602s]           skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.378, max=0.378, avg=0.378, sd=0.000], skew [0.000 vs 0.058], 100% {0.378, 0.378} (wid=0.097 ws=0.000) (gid=0.281 gs=0.000)
[12/01 10:16:23    602s]           skew_group my_clk/mode: insertion delay [min=0.564, max=0.622, avg=0.601, sd=0.013], skew [0.058 vs 0.058*], 99.9% {0.565, 0.622} (wid=0.191 ws=0.098) (gid=0.519 gs=0.097)
[12/01 10:16:23    602s]       eGRPC done.
[12/01 10:16:23    602s]     Calling post conditioning for eGRPC done.
[12/01 10:16:23    602s]   eGR Post Conditioning loop iteration 0 done.
[12/01 10:16:23    602s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[12/01 10:16:23    602s]   Leaving CCOpt scope - Cleaning up placement interface...
[12/01 10:16:23    602s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3037.9M, EPOCH TIME: 1669911383.905684
[12/01 10:16:23    602s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.049, REAL:0.049, MEM:2738.9M, EPOCH TIME: 1669911383.955131
[12/01 10:16:23    602s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/01 10:16:23    602s]   Leaving CCOpt scope - ClockRefiner...
[12/01 10:16:23    602s]   Assigned high priority to 0 instances.
[12/01 10:16:23    602s]   Soft fixed 149 clock instances.
[12/01 10:16:23    602s]   Performing Single Pass Refine Place.
[12/01 10:16:23    602s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[12/01 10:16:23    602s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2738.9M, EPOCH TIME: 1669911383.974701
[12/01 10:16:23    602s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2738.9M, EPOCH TIME: 1669911383.974804
[12/01 10:16:23    602s] z: 2, totalTracks: 1
[12/01 10:16:23    602s] z: 4, totalTracks: 1
[12/01 10:16:23    602s] z: 6, totalTracks: 1
[12/01 10:16:23    602s] z: 8, totalTracks: 1
[12/01 10:16:23    602s] #spOpts: VtWidth mergeVia=F 
[12/01 10:16:24    602s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2738.9M, EPOCH TIME: 1669911384.108887
[12/01 10:16:24    602s] Info: 149 insts are soft-fixed.
[12/01 10:16:24    602s] 
[12/01 10:16:24    602s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/01 10:16:24    602s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.367, REAL:0.369, MEM:2738.9M, EPOCH TIME: 1669911384.477642
[12/01 10:16:24    602s] [CPU] DPlace-Init (cpu=0:00:00.5, real=0:00:01.0, mem=2738.9MB).
[12/01 10:16:24    602s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.538, REAL:0.540, MEM:2738.9M, EPOCH TIME: 1669911384.515042
[12/01 10:16:24    602s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.538, REAL:0.540, MEM:2738.9M, EPOCH TIME: 1669911384.515075
[12/01 10:16:24    602s] TDRefine: refinePlace mode is spiral
[12/01 10:16:24    602s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1508544.6
[12/01 10:16:24    602s] OPERPROF: Starting RefinePlace at level 1, MEM:2738.9M, EPOCH TIME: 1669911384.515154
[12/01 10:16:24    602s] *** Starting refinePlace (0:10:03 mem=2738.9M) ***
[12/01 10:16:24    602s] Total net bbox length = 1.837e+06 (9.197e+05 9.175e+05) (ext = 2.167e+03)
[12/01 10:16:24    602s] 
[12/01 10:16:24    602s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/01 10:16:24    602s] **WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
[12/01 10:16:24    602s] Info: 149 insts are soft-fixed.
[12/01 10:16:24    602s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 10:16:24    602s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 10:16:24    603s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 10:16:24    603s] (I)      Default power domain name = toplevel_498
[12/01 10:16:24    603s] .Default power domain name = toplevel_498
[12/01 10:16:24    603s] .OPERPROF:   Starting RefinePlace2 at level 2, MEM:2738.9M, EPOCH TIME: 1669911384.838152
[12/01 10:16:24    603s] Starting refinePlace ...
[12/01 10:16:24    603s] Default power domain name = toplevel_498
[12/01 10:16:24    603s] .One DDP V2 for no tweak run.
[12/01 10:16:25    603s] Default power domain name = toplevel_498
[12/01 10:16:25    603s] .** Cut row section cpu time 0:00:00.2.
[12/01 10:16:25    603s]    Spread Effort: high, standalone mode, useDDP on.
[12/01 10:16:26    604s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.5, real=0:00:02.0, mem=2778.1MB) @(0:10:03 - 0:10:05).
[12/01 10:16:26    604s] Move report: preRPlace moves 485 insts, mean move: 1.29 um, max move: 4.80 um 
[12/01 10:16:26    604s] 	Max move on inst (vproc_top_v_core_vregfile/U5527): (931.60, 962.00) --> (934.40, 964.00)
[12/01 10:16:26    604s] 	Length: 10 sites, height: 1 rows, site name: TSMC65ADV10TSITE, cell type: OA22X0P5MA10TR
[12/01 10:16:26    604s] 	Violation at original loc: Placement Blockage Violation
[12/01 10:16:26    604s] wireLenOptFixPriorityInst 11334 inst fixed
[12/01 10:16:26    605s] 
[12/01 10:16:26    605s] Running Spiral MT with 4 threads  fetchWidth=1024 
[12/01 10:16:27    606s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/01 10:16:27    606s] [CPU] RefinePlace/Spiral (cpu=0:00:00.5, real=0:00:00.0)
[12/01 10:16:27    606s] [CPU] RefinePlace/Commit (cpu=0:00:01.1, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.1, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/01 10:16:27    606s] [CPU] RefinePlace/Legalization (cpu=0:00:02.1, real=0:00:01.0, mem=2778.1MB) @(0:10:05 - 0:10:07).
[12/01 10:16:27    606s] Move report: Detail placement moves 485 insts, mean move: 1.29 um, max move: 4.80 um 
[12/01 10:16:27    606s] 	Max move on inst (vproc_top_v_core_vregfile/U5527): (931.60, 962.00) --> (934.40, 964.00)
[12/01 10:16:27    606s] 	Runtime: CPU: 0:00:03.8 REAL: 0:00:03.0 MEM: 2778.1MB
[12/01 10:16:27    606s] Statistics of distance of Instance movement in refine placement:
[12/01 10:16:27    606s]   maximum (X+Y) =         4.80 um
[12/01 10:16:27    606s]   inst (vproc_top_v_core_vregfile/U5527) with max move: (931.6, 962) -> (934.4, 964)
[12/01 10:16:27    606s]   mean    (X+Y) =         1.29 um
[12/01 10:16:27    606s] Summary Report:
[12/01 10:16:27    606s] Instances move: 485 (out of 105152 movable)
[12/01 10:16:27    606s] Instances flipped: 0
[12/01 10:16:27    606s] Mean displacement: 1.29 um
[12/01 10:16:27    606s] Max displacement: 4.80 um (Instance: vproc_top_v_core_vregfile/U5527) (931.6, 962) -> (934.4, 964)
[12/01 10:16:27    606s] 	Length: 10 sites, height: 1 rows, site name: TSMC65ADV10TSITE, cell type: OA22X0P5MA10TR
[12/01 10:16:27    606s] 	Violation at original loc: Placement Blockage Violation
[12/01 10:16:27    606s] Total instances moved : 485
[12/01 10:16:27    606s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:3.805, REAL:2.727, MEM:2778.1M, EPOCH TIME: 1669911387.564960
[12/01 10:16:27    606s] Total net bbox length = 1.838e+06 (9.199e+05 9.177e+05) (ext = 2.167e+03)
[12/01 10:16:27    606s] Runtime: CPU: 0:00:04.1 REAL: 0:00:03.0 MEM: 2778.1MB
[12/01 10:16:27    606s] [CPU] RefinePlace/total (cpu=0:00:04.1, real=0:00:03.0, mem=2778.1MB) @(0:10:03 - 0:10:07).
[12/01 10:16:27    606s] *** Finished refinePlace (0:10:07 mem=2778.1M) ***
[12/01 10:16:27    606s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1508544.6
[12/01 10:16:27    606s] OPERPROF: Finished RefinePlace at level 1, CPU:4.190, REAL:3.114, MEM:2778.1M, EPOCH TIME: 1669911387.629176
[12/01 10:16:27    606s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2778.1M, EPOCH TIME: 1669911387.629215
[12/01 10:16:27    606s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.037, REAL:0.037, MEM:2740.1M, EPOCH TIME: 1669911387.666586
[12/01 10:16:27    606s]   ClockRefiner summary
[12/01 10:16:27    606s]   All clock instances: Moved 89, flipped 8 and cell swapped 0 (out of a total of 11487).
[12/01 10:16:27    606s]   The largest move was 3.8 um for vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/unit_mux_genblk1_2__genblk1_unit_genblk1_div_state_res_q_reg_last_cycle_.
[12/01 10:16:27    606s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 152).
[12/01 10:16:27    606s]   Clock sinks: Moved 89, flipped 8 and cell swapped 0 (out of a total of 11335).
[12/01 10:16:27    606s]   The largest move was 3.8 um for vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/unit_mux_genblk1_2__genblk1_unit_genblk1_div_state_res_q_reg_last_cycle_.
[12/01 10:16:27    606s]   Restoring pStatusCts on 149 clock instances.
[12/01 10:16:27    606s]   Revert refine place priority changes on 0 instances.
[12/01 10:16:27    606s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:04.8 real=0:00:03.7)
[12/01 10:16:27    606s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:13.4 real=0:00:11.7)
[12/01 10:16:27    606s]   CCOpt::Phase::Routing...
[12/01 10:16:27    607s]   Clock implementation routing...
[12/01 10:16:27    607s]     Leaving CCOpt scope - Routing Tools...
[12/01 10:16:27    607s] Net route status summary:
[12/01 10:16:27    607s]   Clock:       153 (unrouted=0, trialRouted=0, noStatus=0, routed=153, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/01 10:16:27    607s]   Non-clock: 109634 (unrouted=3614, trialRouted=106020, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3611, (crossesIlmBoundary AND tooFewTerms=0)])
[12/01 10:16:28    607s]     Routing using eGR in eGR->NR Step...
[12/01 10:16:28    607s]       Early Global Route - eGR->Nr High Frequency step...
[12/01 10:16:28    607s] (ccopt eGR): There are 153 nets for routing of which 153 have one or more fixed wires.
[12/01 10:16:28    607s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[12/01 10:16:28    607s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[12/01 10:16:28    607s] (ccopt eGR): Start to route 153 all nets
[12/01 10:16:28    607s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[12/01 10:16:28    607s] Started Early Global Route kernel ( Curr Mem: 2740.06 MB )
[12/01 10:16:28    607s] (I)      ==================== Layers =====================
[12/01 10:16:28    607s] (I)      +-----+----+---------+---------+--------+-------+
[12/01 10:16:28    607s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/01 10:16:28    607s] (I)      +-----+----+---------+---------+--------+-------+
[12/01 10:16:28    607s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/01 10:16:28    607s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/01 10:16:28    607s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/01 10:16:28    607s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/01 10:16:28    607s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/01 10:16:28    607s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/01 10:16:28    607s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/01 10:16:28    607s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/01 10:16:28    607s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/01 10:16:28    607s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/01 10:16:28    607s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/01 10:16:28    607s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/01 10:16:28    607s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/01 10:16:28    607s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/01 10:16:28    607s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/01 10:16:28    607s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/01 10:16:28    607s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/01 10:16:28    607s] (I)      +-----+----+---------+---------+--------+-------+
[12/01 10:16:28    607s] (I)      |  64 | 64 |     RVT | implant |        |       |
[12/01 10:16:28    607s] (I)      |  65 | 65 |     HVT | implant |        |       |
[12/01 10:16:28    607s] (I)      |  66 | 66 |     LVT | implant |        |       |
[12/01 10:16:28    607s] (I)      |   0 |  0 |   POLY1 |   other |        |    MS |
[12/01 10:16:28    607s] (I)      |  67 | 67 | OVERLAP | overlap |        |       |
[12/01 10:16:28    607s] (I)      +-----+----+---------+---------+--------+-------+
[12/01 10:16:28    607s] (I)      Started Import and model ( Curr Mem: 2740.06 MB )
[12/01 10:16:28    607s] (I)      Default power domain name = toplevel_498
[12/01 10:16:28    607s] .== Non-default Options ==
[12/01 10:16:28    608s] (I)      Clean congestion better                            : true
[12/01 10:16:28    608s] (I)      Estimate vias on DPT layer                         : true
[12/01 10:16:28    608s] (I)      Clean congestion layer assignment rounds           : 3
[12/01 10:16:28    608s] (I)      Layer constraints as soft constraints              : true
[12/01 10:16:28    608s] (I)      Soft top layer                                     : true
[12/01 10:16:28    608s] (I)      Skip prospective layer relax nets                  : true
[12/01 10:16:28    608s] (I)      Better NDR handling                                : true
[12/01 10:16:28    608s] (I)      Improved NDR modeling in LA                        : true
[12/01 10:16:28    608s] (I)      Routing cost fix for NDR handling                  : true
[12/01 10:16:28    608s] (I)      Update initial WL after Phase 1a                   : true
[12/01 10:16:28    608s] (I)      Block tracks for preroutes                         : true
[12/01 10:16:28    608s] (I)      Assign IRoute by net group key                     : true
[12/01 10:16:28    608s] (I)      Block unroutable channels                          : true
[12/01 10:16:28    608s] (I)      Block unroutable channels 3D                       : true
[12/01 10:16:28    608s] (I)      Bound layer relaxed segment wl                     : true
[12/01 10:16:28    608s] (I)      Blocked pin reach length threshold                 : 2
[12/01 10:16:28    608s] (I)      Check blockage within NDR space in TA              : true
[12/01 10:16:28    608s] (I)      Skip must join for term with via pillar            : true
[12/01 10:16:28    608s] (I)      Model find APA for IO pin                          : true
[12/01 10:16:28    608s] (I)      On pin location for off pin term                   : true
[12/01 10:16:28    608s] (I)      Handle EOL spacing                                 : true
[12/01 10:16:28    608s] (I)      Merge PG vias by gap                               : true
[12/01 10:16:28    608s] (I)      Maximum routing layer                              : 6
[12/01 10:16:28    608s] (I)      Route selected nets only                           : true
[12/01 10:16:28    608s] (I)      Refine MST                                         : true
[12/01 10:16:28    608s] (I)      Honor PRL                                          : true
[12/01 10:16:28    608s] (I)      Strong congestion aware                            : true
[12/01 10:16:28    608s] (I)      Improved initial location for IRoutes              : true
[12/01 10:16:28    608s] (I)      Multi panel TA                                     : true
[12/01 10:16:28    608s] (I)      Penalize wire overlap                              : true
[12/01 10:16:28    608s] (I)      Expand small instance blockage                     : true
[12/01 10:16:28    608s] (I)      Reduce via in TA                                   : true
[12/01 10:16:28    608s] (I)      SS-aware routing                                   : true
[12/01 10:16:28    608s] (I)      Improve tree edge sharing                          : true
[12/01 10:16:28    608s] (I)      Improve 2D via estimation                          : true
[12/01 10:16:28    608s] (I)      Refine Steiner tree                                : true
[12/01 10:16:28    608s] (I)      Build spine tree                                   : true
[12/01 10:16:28    608s] (I)      Model pass through capacity                        : true
[12/01 10:16:28    608s] (I)      Extend blockages by a half GCell                   : true
[12/01 10:16:28    608s] (I)      Consider pin shapes                                : true
[12/01 10:16:28    608s] (I)      Consider pin shapes for all nodes                  : true
[12/01 10:16:28    608s] (I)      Consider NR APA                                    : true
[12/01 10:16:28    608s] (I)      Consider IO pin shape                              : true
[12/01 10:16:28    608s] (I)      Fix pin connection bug                             : true
[12/01 10:16:28    608s] (I)      Consider layer RC for local wires                  : true
[12/01 10:16:28    608s] (I)      LA-aware pin escape length                         : 2
[12/01 10:16:28    608s] (I)      Connect multiple ports                             : true
[12/01 10:16:28    608s] (I)      Split for must join                                : true
[12/01 10:16:28    608s] (I)      Number of threads                                  : 4
[12/01 10:16:28    608s] (I)      Routing effort level                               : 10000
[12/01 10:16:28    608s] (I)      Prefer layer length threshold                      : 8
[12/01 10:16:28    608s] (I)      Overflow penalty cost                              : 10
[12/01 10:16:28    608s] (I)      A-star cost                                        : 0.300000
[12/01 10:16:28    608s] (I)      Misalignment cost                                  : 10.000000
[12/01 10:16:28    608s] (I)      Threshold for short IRoute                         : 6
[12/01 10:16:28    608s] (I)      Via cost during post routing                       : 1.000000
[12/01 10:16:28    608s] (I)      Layer congestion ratios                            : { { 1.0 } }
[12/01 10:16:28    608s] (I)      Source-to-sink ratio                               : 0.300000
[12/01 10:16:28    608s] (I)      Scenic ratio bound                                 : 3.000000
[12/01 10:16:28    608s] (I)      Segment layer relax scenic ratio                   : 1.250000
[12/01 10:16:28    608s] (I)      Source-sink aware LA ratio                         : 0.500000
[12/01 10:16:28    608s] (I)      PG-aware similar topology routing                  : true
[12/01 10:16:28    608s] (I)      Maze routing via cost fix                          : true
[12/01 10:16:28    608s] (I)      Apply PRL on PG terms                              : true
[12/01 10:16:28    608s] (I)      Apply PRL on obs objects                           : true
[12/01 10:16:28    608s] (I)      Handle range-type spacing rules                    : true
[12/01 10:16:28    608s] (I)      PG gap threshold multiplier                        : 10.000000
[12/01 10:16:28    608s] (I)      Parallel spacing query fix                         : true
[12/01 10:16:28    608s] (I)      Force source to root IR                            : true
[12/01 10:16:28    608s] (I)      Layer Weights                                      : L2:4 L3:2.5
[12/01 10:16:28    608s] (I)      Do not relax to DPT layer                          : true
[12/01 10:16:28    608s] (I)      No DPT in post routing                             : true
[12/01 10:16:28    608s] (I)      Modeling PG via merging fix                        : true
[12/01 10:16:28    608s] (I)      Shield aware TA                                    : true
[12/01 10:16:28    608s] (I)      Strong shield aware TA                             : true
[12/01 10:16:28    608s] (I)      Overflow calculation fix in LA                     : true
[12/01 10:16:28    608s] (I)      Post routing fix                                   : true
[12/01 10:16:28    608s] (I)      Strong post routing                                : true
[12/01 10:16:28    608s] (I)      Access via pillar from top                         : true
[12/01 10:16:28    608s] (I)      NDR via pillar fix                                 : true
[12/01 10:16:28    608s] (I)      Violation on path threshold                        : 1
[12/01 10:16:28    608s] (I)      Pass through capacity modeling                     : true
[12/01 10:16:28    608s] (I)      Select the non-relaxed segments in post routing stage : true
[12/01 10:16:28    608s] (I)      Select term pin box for io pin                     : true
[12/01 10:16:28    608s] (I)      Penalize NDR sharing                               : true
[12/01 10:16:28    608s] (I)      Enable special modeling                            : false
[12/01 10:16:28    608s] (I)      Keep fixed segments                                : true
[12/01 10:16:28    608s] (I)      Reorder net groups by key                          : true
[12/01 10:16:28    608s] (I)      Increase net scenic ratio                          : true
[12/01 10:16:28    608s] (I)      Method to set GCell size                           : row
[12/01 10:16:28    608s] (I)      Connect multiple ports and must join fix           : true
[12/01 10:16:28    608s] (I)      Avoid high resistance layers                       : true
[12/01 10:16:28    608s] (I)      Model find APA for IO pin fix                      : true
[12/01 10:16:28    608s] (I)      Avoid connecting non-metal layers                  : true
[12/01 10:16:28    608s] (I)      Use track pitch for NDR                            : true
[12/01 10:16:28    608s] (I)      Enable layer relax to lower layer                  : true
[12/01 10:16:28    608s] (I)      Enable layer relax to upper layer                  : true
[12/01 10:16:28    608s] (I)      Top layer relaxation fix                           : true
[12/01 10:16:28    608s] (I)      Counted 25037 PG shapes. We will not process PG shapes layer by layer.
[12/01 10:16:28    608s] (I)      Use row-based GCell size
[12/01 10:16:28    608s] (I)      Use row-based GCell align
[12/01 10:16:28    608s] (I)      layer 0 area = 168000
[12/01 10:16:28    608s] (I)      layer 1 area = 208000
[12/01 10:16:28    608s] (I)      layer 2 area = 208000
[12/01 10:16:28    608s] (I)      layer 3 area = 208000
[12/01 10:16:28    608s] (I)      layer 4 area = 208000
[12/01 10:16:28    608s] (I)      layer 5 area = 208000
[12/01 10:16:28    608s] (I)      GCell unit size   : 4000
[12/01 10:16:28    608s] (I)      GCell multiplier  : 1
[12/01 10:16:28    608s] (I)      GCell row height  : 4000
[12/01 10:16:28    608s] (I)      Actual row height : 4000
[12/01 10:16:28    608s] (I)      GCell align ref   : 0 0
[12/01 10:16:28    608s] [NR-eGR] Track table information for default rule: 
[12/01 10:16:28    608s] [NR-eGR] M1 has no routable track
[12/01 10:16:28    608s] [NR-eGR] M2 has single uniform track structure
[12/01 10:16:28    608s] [NR-eGR] M3 has single uniform track structure
[12/01 10:16:28    608s] [NR-eGR] M4 has single uniform track structure
[12/01 10:16:28    608s] [NR-eGR] M5 has single uniform track structure
[12/01 10:16:28    608s] [NR-eGR] M6 has single uniform track structure
[12/01 10:16:28    608s] (I)      =============== Default via ================
[12/01 10:16:28    608s] (I)      +---+------------------+-------------------+
[12/01 10:16:28    608s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[12/01 10:16:28    608s] (I)      +---+------------------+-------------------+
[12/01 10:16:28    608s] (I)      | 1 |    3  VIA1_X     |   34  VIA1_2CUT_W |
[12/01 10:16:28    608s] (I)      | 2 |    7  VIA2_X     |   39  VIA2_2CUT_N |
[12/01 10:16:28    608s] (I)      | 3 |   11  VIA3_X     |   41  VIA3_2CUT_E |
[12/01 10:16:28    608s] (I)      | 4 |   15  VIA4_X     |   45  VIA4_2CUT_E |
[12/01 10:16:28    608s] (I)      | 5 |   19  VIA5_X     |   51  VIA5_2CUT_N |
[12/01 10:16:28    608s] (I)      | 6 |   23  VIA6_X     |   54  VIA6_2CUT_W |
[12/01 10:16:28    608s] (I)      | 7 |   27  VIA7_X     |   57  VIA7_2CUT_E |
[12/01 10:16:28    608s] (I)      | 8 |   31  VIA8_X     |   62  VIA8_2CUT_W |
[12/01 10:16:28    608s] (I)      +---+------------------+-------------------+
[12/01 10:16:28    608s] [NR-eGR] Read 36072 PG shapes
[12/01 10:16:28    608s] [NR-eGR] Read 0 clock shapes
[12/01 10:16:28    608s] [NR-eGR] Read 0 other shapes
[12/01 10:16:28    608s] [NR-eGR] #Routing Blockages  : 0
[12/01 10:16:28    608s] [NR-eGR] #Instance Blockages : 0
[12/01 10:16:28    608s] [NR-eGR] #PG Blockages       : 36072
[12/01 10:16:28    608s] [NR-eGR] #Halo Blockages     : 0
[12/01 10:16:28    608s] [NR-eGR] #Boundary Blockages : 0
[12/01 10:16:28    608s] [NR-eGR] #Clock Blockages    : 0
[12/01 10:16:28    608s] [NR-eGR] #Other Blockages    : 0
[12/01 10:16:28    608s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/01 10:16:28    608s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/01 10:16:28    608s] [NR-eGR] Read 106176 nets ( ignored 106023 )
[12/01 10:16:28    608s] [NR-eGR] Connected 0 must-join pins/ports
[12/01 10:16:28    608s] (I)      early_global_route_priority property id does not exist.
[12/01 10:16:28    608s] (I)      Read Num Blocks=48114  Num Prerouted Wires=0  Num CS=0
[12/01 10:16:29    608s] (I)      Layer 1 (V) : #blockages 15 : #preroutes 0
[12/01 10:16:29    608s] (I)      Layer 2 (H) : #blockages 30006 : #preroutes 0
[12/01 10:16:29    608s] (I)      Layer 3 (V) : #blockages 15 : #preroutes 0
[12/01 10:16:29    608s] (I)      Layer 4 (H) : #blockages 18018 : #preroutes 0
[12/01 10:16:29    608s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[12/01 10:16:29    608s] (I)      Moved 2 terms for better access 
[12/01 10:16:29    608s] (I)      Number of ignored nets                =      0
[12/01 10:16:29    608s] (I)      Number of connected nets              =      0
[12/01 10:16:29    608s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/01 10:16:29    608s] (I)      Number of clock nets                  =    153.  Ignored: No
[12/01 10:16:29    608s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/01 10:16:29    608s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/01 10:16:29    608s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/01 10:16:29    608s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/01 10:16:29    608s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/01 10:16:29    608s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/01 10:16:29    608s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/01 10:16:29    608s] [NR-eGR] There are 153 clock nets ( 153 with NDR ).
[12/01 10:16:29    608s] (I)      Ndr track 0 does not exist
[12/01 10:16:29    608s] (I)      Ndr track 0 does not exist
[12/01 10:16:29    608s] (I)      ---------------------Grid Graph Info--------------------
[12/01 10:16:29    608s] (I)      Routing area        : (0, 0) - (4000000, 4000000)
[12/01 10:16:29    608s] (I)      Core area           : (0, 0) - (4000000, 4000000)
[12/01 10:16:29    608s] (I)      Site width          :   400  (dbu)
[12/01 10:16:29    608s] (I)      Row height          :  4000  (dbu)
[12/01 10:16:29    608s] (I)      GCell row height    :  4000  (dbu)
[12/01 10:16:29    608s] (I)      GCell width         :  4000  (dbu)
[12/01 10:16:29    608s] (I)      GCell height        :  4000  (dbu)
[12/01 10:16:29    608s] (I)      Grid                :  1000  1000     6
[12/01 10:16:29    608s] (I)      Layer numbers       :     1     2     3     4     5     6
[12/01 10:16:29    608s] (I)      Vertical capacity   :     0  4000     0  4000     0  4000
[12/01 10:16:29    608s] (I)      Horizontal capacity :     0     0  4000     0  4000     0
[12/01 10:16:29    608s] (I)      Default wire width  :   180   200   200   200   200   200
[12/01 10:16:29    608s] (I)      Default wire space  :   180   200   200   200   200   200
[12/01 10:16:29    608s] (I)      Default wire pitch  :   360   400   400   400   400   400
[12/01 10:16:29    608s] (I)      Default pitch size  :   360   400   400   400   400   400
[12/01 10:16:29    608s] (I)      First track coord   :     0   200   200   200   200   200
[12/01 10:16:29    608s] (I)      Num tracks per GCell: 11.11 10.00 10.00 10.00 10.00 10.00
[12/01 10:16:29    608s] (I)      Total num of tracks :     0 10000 10000 10000 10000 10000
[12/01 10:16:29    608s] (I)      Num of masks        :     1     1     1     1     1     1
[12/01 10:16:29    608s] (I)      Num of trim masks   :     0     0     0     0     0     0
[12/01 10:16:29    608s] (I)      --------------------------------------------------------
[12/01 10:16:29    608s] 
[12/01 10:16:29    608s] [NR-eGR] ============ Routing rule table ============
[12/01 10:16:29    608s] [NR-eGR] Rule id: 0  Nets: 153
[12/01 10:16:29    608s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[12/01 10:16:29    608s] (I)                    Layer    2    3    4    5    6 
[12/01 10:16:29    608s] (I)                    Pitch  800  800  800  800  800 
[12/01 10:16:29    608s] (I)             #Used tracks    2    2    2    2    2 
[12/01 10:16:29    608s] (I)       #Fully used tracks    1    1    1    1    1 
[12/01 10:16:29    608s] [NR-eGR] Rule id: 1  Nets: 0
[12/01 10:16:29    608s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/01 10:16:29    608s] (I)                    Layer    2    3    4    5    6 
[12/01 10:16:29    608s] (I)                    Pitch  400  400  400  400  400 
[12/01 10:16:29    608s] (I)             #Used tracks    1    1    1    1    1 
[12/01 10:16:29    608s] (I)       #Fully used tracks    1    1    1    1    1 
[12/01 10:16:29    608s] [NR-eGR] ========================================
[12/01 10:16:29    608s] [NR-eGR] 
[12/01 10:16:29    608s] (I)      =============== Blocked Tracks ================
[12/01 10:16:29    608s] (I)      +-------+----------+----------+---------------+
[12/01 10:16:29    608s] (I)      | Layer |  #Tracks | #Blocked | Blocked Ratio |
[12/01 10:16:29    608s] (I)      +-------+----------+----------+---------------+
[12/01 10:16:29    608s] (I)      |     1 |        0 |        0 |         0.00% |
[12/01 10:16:29    608s] (I)      |     2 | 10000000 |    75000 |         0.75% |
[12/01 10:16:29    608s] (I)      |     3 | 10000000 |    34000 |         0.34% |
[12/01 10:16:29    608s] (I)      |     4 | 10000000 |    75000 |         0.75% |
[12/01 10:16:29    608s] (I)      |     5 | 10000000 |   160000 |         1.60% |
[12/01 10:16:29    608s] (I)      |     6 | 10000000 |        0 |         0.00% |
[12/01 10:16:29    608s] (I)      +-------+----------+----------+---------------+
[12/01 10:16:29    608s] (I)      Finished Import and model ( CPU: 1.38 sec, Real: 1.38 sec, Curr Mem: 2910.17 MB )
[12/01 10:16:29    608s] (I)      Reset routing kernel
[12/01 10:16:29    608s] (I)      Started Global Routing ( Curr Mem: 2910.17 MB )
[12/01 10:16:29    608s] (I)      totalPins=11647  totalGlobalPin=11641 (99.95%)
[12/01 10:16:29    609s] (I)      total 2D Cap : 19897050 = (9972004 H, 9925046 V)
[12/01 10:16:29    609s] [NR-eGR] Layer group 1: route 153 net(s) in layer range [3, 4]
[12/01 10:16:29    609s] (I)      
[12/01 10:16:29    609s] (I)      ============  Phase 1a Route ============
[12/01 10:16:29    609s] (I)      Usage: 29417 = (14134 H, 15283 V) = (0.14% H, 0.15% V) = (2.827e+04um H, 3.057e+04um V)
[12/01 10:16:29    609s] (I)      
[12/01 10:16:29    609s] (I)      ============  Phase 1b Route ============
[12/01 10:16:29    609s] (I)      Usage: 29417 = (14134 H, 15283 V) = (0.14% H, 0.15% V) = (2.827e+04um H, 3.057e+04um V)
[12/01 10:16:29    609s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.883400e+04um
[12/01 10:16:29    609s] (I)      
[12/01 10:16:29    609s] (I)      ============  Phase 1c Route ============
[12/01 10:16:29    609s] (I)      Usage: 29417 = (14134 H, 15283 V) = (0.14% H, 0.15% V) = (2.827e+04um H, 3.057e+04um V)
[12/01 10:16:29    609s] (I)      
[12/01 10:16:29    609s] (I)      ============  Phase 1d Route ============
[12/01 10:16:29    609s] (I)      Usage: 29417 = (14134 H, 15283 V) = (0.14% H, 0.15% V) = (2.827e+04um H, 3.057e+04um V)
[12/01 10:16:29    609s] (I)      
[12/01 10:16:29    609s] (I)      ============  Phase 1e Route ============
[12/01 10:16:29    609s] (I)      Usage: 29417 = (14134 H, 15283 V) = (0.14% H, 0.15% V) = (2.827e+04um H, 3.057e+04um V)
[12/01 10:16:29    609s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.883400e+04um
[12/01 10:16:29    609s] (I)      
[12/01 10:16:29    609s] (I)      ============  Phase 1f Route ============
[12/01 10:16:29    609s] (I)      Usage: 29417 = (14134 H, 15283 V) = (0.14% H, 0.15% V) = (2.827e+04um H, 3.057e+04um V)
[12/01 10:16:29    609s] (I)      
[12/01 10:16:29    609s] (I)      ============  Phase 1g Route ============
[12/01 10:16:29    609s] (I)      Usage: 29174 = (14088 H, 15086 V) = (0.14% H, 0.15% V) = (2.818e+04um H, 3.017e+04um V)
[12/01 10:16:29    609s] (I)      #Nets         : 153
[12/01 10:16:29    609s] (I)      #Relaxed nets : 39
[12/01 10:16:29    609s] (I)      Wire length   : 21266
[12/01 10:16:29    609s] [NR-eGR] Create a new net group with 39 nets and layer range [3, 6]
[12/01 10:16:29    609s] (I)      
[12/01 10:16:29    609s] (I)      ============  Phase 1h Route ============
[12/01 10:16:29    609s] (I)      Usage: 28766 = (13910 H, 14856 V) = (0.14% H, 0.15% V) = (2.782e+04um H, 2.971e+04um V)
[12/01 10:16:29    609s] (I)      total 2D Cap : 39808052 = (19883006 H, 19925046 V)
[12/01 10:16:29    609s] [NR-eGR] Layer group 2: route 39 net(s) in layer range [3, 6]
[12/01 10:16:29    609s] (I)      
[12/01 10:16:29    609s] (I)      ============  Phase 1a Route ============
[12/01 10:16:29    609s] (I)      Usage: 36867 = (17673 H, 19194 V) = (0.09% H, 0.10% V) = (3.535e+04um H, 3.839e+04um V)
[12/01 10:16:29    609s] (I)      
[12/01 10:16:29    609s] (I)      ============  Phase 1b Route ============
[12/01 10:16:30    609s] (I)      Usage: 36867 = (17673 H, 19194 V) = (0.09% H, 0.10% V) = (3.535e+04um H, 3.839e+04um V)
[12/01 10:16:30    609s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.373400e+04um
[12/01 10:16:30    609s] (I)      
[12/01 10:16:30    609s] (I)      ============  Phase 1c Route ============
[12/01 10:16:30    609s] (I)      Usage: 36867 = (17673 H, 19194 V) = (0.09% H, 0.10% V) = (3.535e+04um H, 3.839e+04um V)
[12/01 10:16:30    609s] (I)      
[12/01 10:16:30    609s] (I)      ============  Phase 1d Route ============
[12/01 10:16:30    609s] (I)      Usage: 36867 = (17673 H, 19194 V) = (0.09% H, 0.10% V) = (3.535e+04um H, 3.839e+04um V)
[12/01 10:16:30    609s] (I)      
[12/01 10:16:30    609s] (I)      ============  Phase 1e Route ============
[12/01 10:16:30    609s] (I)      Usage: 36867 = (17673 H, 19194 V) = (0.09% H, 0.10% V) = (3.535e+04um H, 3.839e+04um V)
[12/01 10:16:30    609s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.373400e+04um
[12/01 10:16:30    609s] (I)      
[12/01 10:16:30    609s] (I)      ============  Phase 1f Route ============
[12/01 10:16:30    609s] (I)      Usage: 36867 = (17673 H, 19194 V) = (0.09% H, 0.10% V) = (3.535e+04um H, 3.839e+04um V)
[12/01 10:16:30    609s] (I)      
[12/01 10:16:30    609s] (I)      ============  Phase 1g Route ============
[12/01 10:16:30    609s] (I)      Usage: 36675 = (17605 H, 19070 V) = (0.09% H, 0.10% V) = (3.521e+04um H, 3.814e+04um V)
[12/01 10:16:30    609s] (I)      #Nets         : 39
[12/01 10:16:30    609s] (I)      #Relaxed nets : 37
[12/01 10:16:30    609s] (I)      Wire length   : 387
[12/01 10:16:30    609s] [NR-eGR] Create a new net group with 37 nets and layer range [2, 6]
[12/01 10:16:30    609s] (I)      
[12/01 10:16:30    609s] (I)      ============  Phase 1h Route ============
[12/01 10:16:30    609s] (I)      Usage: 36675 = (17605 H, 19070 V) = (0.09% H, 0.10% V) = (3.521e+04um H, 3.814e+04um V)
[12/01 10:16:30    609s] (I)      total 2D Cap : 49733102 = (19883006 H, 29850096 V)
[12/01 10:16:30    609s] [NR-eGR] Layer group 3: route 37 net(s) in layer range [2, 6]
[12/01 10:16:30    609s] (I)      
[12/01 10:16:30    609s] (I)      ============  Phase 1a Route ============
[12/01 10:16:30    609s] (I)      Usage: 51961 = (24760 H, 27201 V) = (0.12% H, 0.09% V) = (4.952e+04um H, 5.440e+04um V)
[12/01 10:16:30    609s] (I)      
[12/01 10:16:30    609s] (I)      ============  Phase 1b Route ============
[12/01 10:16:30    609s] (I)      Usage: 51961 = (24760 H, 27201 V) = (0.12% H, 0.09% V) = (4.952e+04um H, 5.440e+04um V)
[12/01 10:16:30    609s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.039220e+05um
[12/01 10:16:30    609s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/01 10:16:30    609s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/01 10:16:30    609s] (I)      
[12/01 10:16:30    609s] (I)      ============  Phase 1c Route ============
[12/01 10:16:30    609s] (I)      Usage: 51961 = (24760 H, 27201 V) = (0.12% H, 0.09% V) = (4.952e+04um H, 5.440e+04um V)
[12/01 10:16:30    609s] (I)      
[12/01 10:16:30    609s] (I)      ============  Phase 1d Route ============
[12/01 10:16:30    609s] (I)      Usage: 51961 = (24760 H, 27201 V) = (0.12% H, 0.09% V) = (4.952e+04um H, 5.440e+04um V)
[12/01 10:16:30    609s] (I)      
[12/01 10:16:30    609s] (I)      ============  Phase 1e Route ============
[12/01 10:16:30    609s] (I)      Usage: 51961 = (24760 H, 27201 V) = (0.12% H, 0.09% V) = (4.952e+04um H, 5.440e+04um V)
[12/01 10:16:30    609s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.039220e+05um
[12/01 10:16:30    609s] (I)      
[12/01 10:16:30    609s] (I)      ============  Phase 1f Route ============
[12/01 10:16:30    609s] (I)      Usage: 51961 = (24760 H, 27201 V) = (0.12% H, 0.09% V) = (4.952e+04um H, 5.440e+04um V)
[12/01 10:16:30    609s] (I)      
[12/01 10:16:30    609s] (I)      ============  Phase 1g Route ============
[12/01 10:16:30    609s] (I)      Usage: 51955 = (24760 H, 27195 V) = (0.12% H, 0.09% V) = (4.952e+04um H, 5.439e+04um V)
[12/01 10:16:30    609s] (I)      
[12/01 10:16:30    609s] (I)      ============  Phase 1h Route ============
[12/01 10:16:30    609s] (I)      Usage: 51955 = (24760 H, 27195 V) = (0.12% H, 0.09% V) = (4.952e+04um H, 5.439e+04um V)
[12/01 10:16:30    609s] (I)      
[12/01 10:16:30    609s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/01 10:16:30    609s] [NR-eGR]                        OverCon            
[12/01 10:16:30    609s] [NR-eGR]                         #Gcell     %Gcell
[12/01 10:16:30    609s] [NR-eGR]        Layer             (1-0)    OverCon
[12/01 10:16:30    609s] [NR-eGR] ----------------------------------------------
[12/01 10:16:30    609s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[12/01 10:16:30    609s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[12/01 10:16:30    609s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[12/01 10:16:30    609s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[12/01 10:16:30    609s] [NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[12/01 10:16:30    609s] [NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[12/01 10:16:30    609s] [NR-eGR] ----------------------------------------------
[12/01 10:16:30    609s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[12/01 10:16:30    609s] [NR-eGR] 
[12/01 10:16:30    609s] (I)      Finished Global Routing ( CPU: 0.87 sec, Real: 0.83 sec, Curr Mem: 2910.17 MB )
[12/01 10:16:30    609s] (I)      total 2D Cap : 49745108 = (19895006 H, 29850102 V)
[12/01 10:16:30    609s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/01 10:16:30    609s] (I)      ============= Track Assignment ============
[12/01 10:16:30    609s] (I)      Started Track Assignment (4T) ( Curr Mem: 2910.17 MB )
[12/01 10:16:30    609s] (I)      Initialize Track Assignment ( max pin layer : 9 )
[12/01 10:16:30    609s] (I)      Run Multi-thread track assignment
[12/01 10:16:30    610s] (I)      Finished Track Assignment (4T) ( CPU: 0.55 sec, Real: 0.22 sec, Curr Mem: 2955.95 MB )
[12/01 10:16:30    610s] (I)      Started Export ( Curr Mem: 2955.95 MB )
[12/01 10:16:30    610s] [NR-eGR]             Length (um)    Vias 
[12/01 10:16:30    610s] [NR-eGR] --------------------------------
[12/01 10:16:30    610s] [NR-eGR]  M1  (1H)             0  371130 
[12/01 10:16:30    610s] [NR-eGR]  M2  (2V)        766883  530683 
[12/01 10:16:30    610s] [NR-eGR]  M3  (3H)        951260   39748 
[12/01 10:16:30    610s] [NR-eGR]  M4  (4V)        365125    9462 
[12/01 10:16:30    610s] [NR-eGR]  M5  (5H)        167672     316 
[12/01 10:16:30    610s] [NR-eGR]  M6  (6V)          9156       0 
[12/01 10:16:30    610s] [NR-eGR]  M7  (7H)             0       0 
[12/01 10:16:30    610s] [NR-eGR]  M8  (8V)             0       0 
[12/01 10:16:30    610s] [NR-eGR]  M9  (9H)             0       0 
[12/01 10:16:30    610s] [NR-eGR] --------------------------------
[12/01 10:16:30    610s] [NR-eGR]      Total      2260097  951339 
[12/01 10:16:30    610s] [NR-eGR] --------------------------------------------------------------------------
[12/01 10:16:30    610s] [NR-eGR] Total half perimeter of net bounding box: 1837547um
[12/01 10:16:30    610s] [NR-eGR] Total length: 2260097um, number of vias: 951339
[12/01 10:16:30    610s] [NR-eGR] --------------------------------------------------------------------------
[12/01 10:16:30    610s] [NR-eGR] Total eGR-routed clock nets wire length: 60680um, number of vias: 31210
[12/01 10:16:30    610s] [NR-eGR] --------------------------------------------------------------------------
[12/01 10:16:31    610s] [NR-eGR] Report for selected net(s) only.
[12/01 10:16:31    610s] [NR-eGR]             Length (um)   Vias 
[12/01 10:16:31    610s] [NR-eGR] -------------------------------
[12/01 10:16:31    610s] [NR-eGR]  M1  (1H)             0  11645 
[12/01 10:16:31    610s] [NR-eGR]  M2  (2V)         10944  13331 
[12/01 10:16:31    610s] [NR-eGR]  M3  (3H)         29770   6187 
[12/01 10:16:31    610s] [NR-eGR]  M4  (4V)         19821     47 
[12/01 10:16:31    610s] [NR-eGR]  M5  (5H)           145      0 
[12/01 10:16:31    610s] [NR-eGR]  M6  (6V)             0      0 
[12/01 10:16:31    610s] [NR-eGR]  M7  (7H)             0      0 
[12/01 10:16:31    610s] [NR-eGR]  M8  (8V)             0      0 
[12/01 10:16:31    610s] [NR-eGR]  M9  (9H)             0      0 
[12/01 10:16:31    610s] [NR-eGR] -------------------------------
[12/01 10:16:31    610s] [NR-eGR]      Total        60680  31210 
[12/01 10:16:31    610s] [NR-eGR] --------------------------------------------------------------------------
[12/01 10:16:31    610s] [NR-eGR] Total half perimeter of net bounding box: 24164um
[12/01 10:16:31    610s] [NR-eGR] Total length: 60680um, number of vias: 31210
[12/01 10:16:31    610s] [NR-eGR] --------------------------------------------------------------------------
[12/01 10:16:31    610s] [NR-eGR] Total routed clock nets wire length: 60680um, number of vias: 31210
[12/01 10:16:31    610s] [NR-eGR] --------------------------------------------------------------------------
[12/01 10:16:31    610s] (I)      Finished Export ( CPU: 0.41 sec, Real: 0.29 sec, Curr Mem: 2955.95 MB )
[12/01 10:16:31    610s] [NR-eGR] Finished Early Global Route kernel ( CPU: 3.44 sec, Real: 2.96 sec, Curr Mem: 2955.95 MB )
[12/01 10:16:31    610s] (I)      ===================================== Runtime Summary =====================================
[12/01 10:16:31    610s] (I)       Step                                        %       Start      Finish      Real       CPU 
[12/01 10:16:31    610s] (I)      -------------------------------------------------------------------------------------------
[12/01 10:16:31    610s] (I)       Early Global Route kernel             100.00%  198.66 sec  201.62 sec  2.96 sec  3.44 sec 
[12/01 10:16:31    610s] (I)       +-Import and model                     46.71%  198.66 sec  200.04 sec  1.38 sec  1.38 sec 
[12/01 10:16:31    610s] (I)       | +-Create place DB                    19.77%  198.66 sec  199.25 sec  0.59 sec  0.58 sec 
[12/01 10:16:31    610s] (I)       | | +-Import place data                19.77%  198.66 sec  199.24 sec  0.59 sec  0.58 sec 
[12/01 10:16:31    610s] (I)       | | | +-Read instances and placement    7.89%  198.66 sec  198.89 sec  0.23 sec  0.23 sec 
[12/01 10:16:31    610s] (I)       | | | +-Read nets                      11.87%  198.89 sec  199.24 sec  0.35 sec  0.35 sec 
[12/01 10:16:31    610s] (I)       | +-Create route DB                    24.63%  199.25 sec  199.97 sec  0.73 sec  0.73 sec 
[12/01 10:16:31    610s] (I)       | | +-Import route data (4T)           24.60%  199.25 sec  199.97 sec  0.73 sec  0.73 sec 
[12/01 10:16:31    610s] (I)       | | | +-Read blockages ( Layer 2-6 )    1.46%  199.25 sec  199.29 sec  0.04 sec  0.04 sec 
[12/01 10:16:31    610s] (I)       | | | | +-Read routing blockages        0.00%  199.25 sec  199.25 sec  0.00 sec  0.00 sec 
[12/01 10:16:31    610s] (I)       | | | | +-Read instance blockages       1.02%  199.25 sec  199.28 sec  0.03 sec  0.03 sec 
[12/01 10:16:31    610s] (I)       | | | | +-Read PG blockages             0.42%  199.28 sec  199.29 sec  0.01 sec  0.01 sec 
[12/01 10:16:31    610s] (I)       | | | | +-Read clock blockages          0.00%  199.29 sec  199.29 sec  0.00 sec  0.00 sec 
[12/01 10:16:31    610s] (I)       | | | | +-Read other blockages          0.00%  199.29 sec  199.29 sec  0.00 sec  0.00 sec 
[12/01 10:16:31    610s] (I)       | | | | +-Read boundary cut boxes       0.00%  199.29 sec  199.29 sec  0.00 sec  0.00 sec 
[12/01 10:16:31    610s] (I)       | | | +-Read blackboxes                 0.00%  199.29 sec  199.29 sec  0.00 sec  0.00 sec 
[12/01 10:16:31    610s] (I)       | | | +-Read prerouted                  1.12%  199.29 sec  199.33 sec  0.03 sec  0.03 sec 
[12/01 10:16:31    610s] (I)       | | | +-Read unlegalized nets           0.82%  199.33 sec  199.35 sec  0.02 sec  0.02 sec 
[12/01 10:16:31    610s] (I)       | | | +-Read nets                       0.09%  199.35 sec  199.36 sec  0.00 sec  0.00 sec 
[12/01 10:16:31    610s] (I)       | | | +-Set up via pillars              0.00%  199.36 sec  199.36 sec  0.00 sec  0.00 sec 
[12/01 10:16:31    610s] (I)       | | | +-Initialize 3D grid graph        1.10%  199.36 sec  199.39 sec  0.03 sec  0.03 sec 
[12/01 10:16:31    610s] (I)       | | | +-Model blockage capacity        19.59%  199.39 sec  199.97 sec  0.58 sec  0.58 sec 
[12/01 10:16:31    610s] (I)       | | | | +-Initialize 3D capacity       18.83%  199.39 sec  199.95 sec  0.56 sec  0.56 sec 
[12/01 10:16:31    610s] (I)       | | | +-Move terms for access (4T)      0.11%  199.97 sec  199.97 sec  0.00 sec  0.01 sec 
[12/01 10:16:31    610s] (I)       | +-Read aux data                       0.00%  199.97 sec  199.97 sec  0.00 sec  0.00 sec 
[12/01 10:16:31    610s] (I)       | +-Others data preparation             0.06%  199.97 sec  199.98 sec  0.00 sec  0.00 sec 
[12/01 10:16:31    610s] (I)       | +-Create route kernel                 1.13%  199.98 sec  200.01 sec  0.03 sec  0.03 sec 
[12/01 10:16:31    610s] (I)       +-Global Routing                       28.01%  200.04 sec  200.87 sec  0.83 sec  0.87 sec 
[12/01 10:16:31    610s] (I)       | +-Initialization                      0.22%  200.04 sec  200.05 sec  0.01 sec  0.01 sec 
[12/01 10:16:31    610s] (I)       | +-Net group 1                        10.58%  200.05 sec  200.36 sec  0.31 sec  0.35 sec 
[12/01 10:16:31    610s] (I)       | | +-Generate topology (4T)            1.63%  200.05 sec  200.10 sec  0.05 sec  0.09 sec 
[12/01 10:16:31    610s] (I)       | | +-Phase 1a                          0.51%  200.18 sec  200.19 sec  0.02 sec  0.02 sec 
[12/01 10:16:31    610s] (I)       | | | +-Pattern routing (4T)            0.35%  200.18 sec  200.19 sec  0.01 sec  0.01 sec 
[12/01 10:16:31    610s] (I)       | | +-Phase 1b                          0.35%  200.19 sec  200.20 sec  0.01 sec  0.01 sec 
[12/01 10:16:31    610s] (I)       | | +-Phase 1c                          0.00%  200.20 sec  200.20 sec  0.00 sec  0.00 sec 
[12/01 10:16:31    610s] (I)       | | +-Phase 1d                          0.00%  200.20 sec  200.20 sec  0.00 sec  0.00 sec 
[12/01 10:16:31    610s] (I)       | | +-Phase 1e                          0.17%  200.20 sec  200.21 sec  0.00 sec  0.00 sec 
[12/01 10:16:31    610s] (I)       | | | +-Route legalization              0.00%  200.20 sec  200.20 sec  0.00 sec  0.00 sec 
[12/01 10:16:31    610s] (I)       | | +-Phase 1f                          0.00%  200.21 sec  200.21 sec  0.00 sec  0.00 sec 
[12/01 10:16:31    610s] (I)       | | +-Phase 1g                          1.71%  200.21 sec  200.26 sec  0.05 sec  0.05 sec 
[12/01 10:16:31    610s] (I)       | | | +-Post Routing                    1.70%  200.21 sec  200.26 sec  0.05 sec  0.05 sec 
[12/01 10:16:31    610s] (I)       | | +-Phase 1h                          2.53%  200.26 sec  200.34 sec  0.08 sec  0.06 sec 
[12/01 10:16:31    610s] (I)       | | | +-Post Routing                    2.52%  200.26 sec  200.34 sec  0.07 sec  0.06 sec 
[12/01 10:16:31    610s] (I)       | | +-Layer assignment (4T)             0.86%  200.34 sec  200.36 sec  0.03 sec  0.03 sec 
[12/01 10:16:31    610s] (I)       | +-Net group 2                         5.79%  200.36 sec  200.54 sec  0.17 sec  0.18 sec 
[12/01 10:16:31    610s] (I)       | | +-Generate topology (4T)            0.52%  200.36 sec  200.38 sec  0.02 sec  0.03 sec 
[12/01 10:16:31    610s] (I)       | | +-Phase 1a                          0.33%  200.48 sec  200.49 sec  0.01 sec  0.01 sec 
[12/01 10:16:31    610s] (I)       | | | +-Pattern routing (4T)            0.28%  200.48 sec  200.49 sec  0.01 sec  0.01 sec 
[12/01 10:16:31    610s] (I)       | | +-Phase 1b                          0.23%  200.49 sec  200.50 sec  0.01 sec  0.01 sec 
[12/01 10:16:31    610s] (I)       | | +-Phase 1c                          0.00%  200.50 sec  200.50 sec  0.00 sec  0.00 sec 
[12/01 10:16:31    610s] (I)       | | +-Phase 1d                          0.00%  200.50 sec  200.50 sec  0.00 sec  0.00 sec 
[12/01 10:16:31    610s] (I)       | | +-Phase 1e                          0.17%  200.50 sec  200.50 sec  0.01 sec  0.01 sec 
[12/01 10:16:31    610s] (I)       | | | +-Route legalization              0.00%  200.50 sec  200.50 sec  0.00 sec  0.00 sec 
[12/01 10:16:31    610s] (I)       | | +-Phase 1f                          0.00%  200.50 sec  200.50 sec  0.00 sec  0.00 sec 
[12/01 10:16:31    610s] (I)       | | +-Phase 1g                          0.82%  200.50 sec  200.53 sec  0.02 sec  0.01 sec 
[12/01 10:16:31    610s] (I)       | | | +-Post Routing                    0.82%  200.50 sec  200.53 sec  0.02 sec  0.01 sec 
[12/01 10:16:31    610s] (I)       | | +-Phase 1h                          0.24%  200.53 sec  200.53 sec  0.01 sec  0.01 sec 
[12/01 10:16:31    610s] (I)       | | | +-Post Routing                    0.23%  200.53 sec  200.53 sec  0.01 sec  0.01 sec 
[12/01 10:16:31    610s] (I)       | | +-Layer assignment (4T)             0.07%  200.53 sec  200.54 sec  0.00 sec  0.00 sec 
[12/01 10:16:31    610s] (I)       | +-Net group 3                         8.88%  200.54 sec  200.80 sec  0.26 sec  0.26 sec 
[12/01 10:16:31    610s] (I)       | | +-Generate topology (4T)            0.02%  200.54 sec  200.54 sec  0.00 sec  0.00 sec 
[12/01 10:16:31    610s] (I)       | | +-Phase 1a                          0.89%  200.65 sec  200.68 sec  0.03 sec  0.02 sec 
[12/01 10:16:31    610s] (I)       | | | +-Pattern routing (4T)            0.54%  200.65 sec  200.67 sec  0.02 sec  0.01 sec 
[12/01 10:16:31    610s] (I)       | | | +-Add via demand to 2D            0.33%  200.67 sec  200.68 sec  0.01 sec  0.01 sec 
[12/01 10:16:31    610s] (I)       | | +-Phase 1b                          0.23%  200.68 sec  200.69 sec  0.01 sec  0.01 sec 
[12/01 10:16:31    610s] (I)       | | +-Phase 1c                          0.00%  200.69 sec  200.69 sec  0.00 sec  0.00 sec 
[12/01 10:16:31    610s] (I)       | | +-Phase 1d                          0.00%  200.69 sec  200.69 sec  0.00 sec  0.00 sec 
[12/01 10:16:31    610s] (I)       | | +-Phase 1e                          0.17%  200.69 sec  200.69 sec  0.01 sec  0.00 sec 
[12/01 10:16:31    610s] (I)       | | | +-Route legalization              0.00%  200.69 sec  200.69 sec  0.00 sec  0.00 sec 
[12/01 10:16:31    610s] (I)       | | +-Phase 1f                          0.00%  200.69 sec  200.69 sec  0.00 sec  0.00 sec 
[12/01 10:16:31    610s] (I)       | | +-Phase 1g                          0.23%  200.69 sec  200.70 sec  0.01 sec  0.01 sec 
[12/01 10:16:31    610s] (I)       | | | +-Post Routing                    0.22%  200.69 sec  200.70 sec  0.01 sec  0.01 sec 
[12/01 10:16:31    610s] (I)       | | +-Phase 1h                          0.24%  200.70 sec  200.70 sec  0.01 sec  0.01 sec 
[12/01 10:16:31    610s] (I)       | | | +-Post Routing                    0.23%  200.70 sec  200.70 sec  0.01 sec  0.01 sec 
[12/01 10:16:31    610s] (I)       | | +-Layer assignment (4T)             0.70%  200.78 sec  200.80 sec  0.02 sec  0.03 sec 
[12/01 10:16:31    610s] (I)       +-Export 3D cong map                    7.51%  200.87 sec  201.10 sec  0.22 sec  0.22 sec 
[12/01 10:16:31    610s] (I)       | +-Export 2D cong map                  1.22%  201.06 sec  201.10 sec  0.04 sec  0.04 sec 
[12/01 10:16:31    610s] (I)       +-Extract Global 3D Wires               0.02%  201.10 sec  201.10 sec  0.00 sec  0.00 sec 
[12/01 10:16:31    610s] (I)       +-Track Assignment (4T)                 7.43%  201.10 sec  201.32 sec  0.22 sec  0.55 sec 
[12/01 10:16:31    610s] (I)       | +-Initialization                      0.00%  201.10 sec  201.10 sec  0.00 sec  0.00 sec 
[12/01 10:16:31    610s] (I)       | +-Track Assignment Kernel             7.42%  201.10 sec  201.32 sec  0.22 sec  0.55 sec 
[12/01 10:16:31    610s] (I)       | +-Free Memory                         0.00%  201.32 sec  201.32 sec  0.00 sec  0.00 sec 
[12/01 10:16:31    610s] (I)       +-Export                                9.79%  201.32 sec  201.61 sec  0.29 sec  0.41 sec 
[12/01 10:16:31    610s] (I)       | +-Export DB wires                     0.33%  201.32 sec  201.33 sec  0.01 sec  0.02 sec 
[12/01 10:16:31    610s] (I)       | | +-Export all nets (4T)              0.27%  201.32 sec  201.33 sec  0.01 sec  0.02 sec 
[12/01 10:16:31    610s] (I)       | | +-Set wire vias (4T)                0.04%  201.33 sec  201.33 sec  0.00 sec  0.00 sec 
[12/01 10:16:31    610s] (I)       | +-Report wirelength                   6.06%  201.33 sec  201.51 sec  0.18 sec  0.17 sec 
[12/01 10:16:31    610s] (I)       | +-Update net boxes                    3.39%  201.51 sec  201.61 sec  0.10 sec  0.22 sec 
[12/01 10:16:31    610s] (I)       | +-Update timing                       0.00%  201.61 sec  201.61 sec  0.00 sec  0.00 sec 
[12/01 10:16:31    610s] (I)       +-Postprocess design                    0.01%  201.61 sec  201.61 sec  0.00 sec  0.00 sec 
[12/01 10:16:31    610s] (I)      ==================== Summary by functions =====================
[12/01 10:16:31    610s] (I)       Lv  Step                                %      Real       CPU 
[12/01 10:16:31    610s] (I)      ---------------------------------------------------------------
[12/01 10:16:31    610s] (I)        0  Early Global Route kernel     100.00%  2.96 sec  3.44 sec 
[12/01 10:16:31    610s] (I)        1  Import and model               46.71%  1.38 sec  1.38 sec 
[12/01 10:16:31    610s] (I)        1  Global Routing                 28.01%  0.83 sec  0.87 sec 
[12/01 10:16:31    610s] (I)        1  Export                          9.79%  0.29 sec  0.41 sec 
[12/01 10:16:31    610s] (I)        1  Export 3D cong map              7.51%  0.22 sec  0.22 sec 
[12/01 10:16:31    610s] (I)        1  Track Assignment (4T)           7.43%  0.22 sec  0.55 sec 
[12/01 10:16:31    610s] (I)        1  Extract Global 3D Wires         0.02%  0.00 sec  0.00 sec 
[12/01 10:16:31    610s] (I)        1  Postprocess design              0.01%  0.00 sec  0.00 sec 
[12/01 10:16:31    610s] (I)        2  Create route DB                24.63%  0.73 sec  0.73 sec 
[12/01 10:16:31    610s] (I)        2  Create place DB                19.77%  0.59 sec  0.58 sec 
[12/01 10:16:31    610s] (I)        2  Net group 1                    10.58%  0.31 sec  0.35 sec 
[12/01 10:16:31    610s] (I)        2  Net group 3                     8.88%  0.26 sec  0.26 sec 
[12/01 10:16:31    610s] (I)        2  Track Assignment Kernel         7.42%  0.22 sec  0.55 sec 
[12/01 10:16:31    610s] (I)        2  Report wirelength               6.06%  0.18 sec  0.17 sec 
[12/01 10:16:31    610s] (I)        2  Net group 2                     5.79%  0.17 sec  0.18 sec 
[12/01 10:16:31    610s] (I)        2  Update net boxes                3.39%  0.10 sec  0.22 sec 
[12/01 10:16:31    610s] (I)        2  Export 2D cong map              1.22%  0.04 sec  0.04 sec 
[12/01 10:16:31    610s] (I)        2  Create route kernel             1.13%  0.03 sec  0.03 sec 
[12/01 10:16:31    610s] (I)        2  Export DB wires                 0.33%  0.01 sec  0.02 sec 
[12/01 10:16:31    610s] (I)        2  Initialization                  0.22%  0.01 sec  0.01 sec 
[12/01 10:16:31    610s] (I)        2  Others data preparation         0.06%  0.00 sec  0.00 sec 
[12/01 10:16:31    610s] (I)        2  Update timing                   0.00%  0.00 sec  0.00 sec 
[12/01 10:16:31    610s] (I)        2  Free Memory                     0.00%  0.00 sec  0.00 sec 
[12/01 10:16:31    610s] (I)        2  Read aux data                   0.00%  0.00 sec  0.00 sec 
[12/01 10:16:31    610s] (I)        3  Import route data (4T)         24.60%  0.73 sec  0.73 sec 
[12/01 10:16:31    610s] (I)        3  Import place data              19.77%  0.59 sec  0.58 sec 
[12/01 10:16:31    610s] (I)        3  Phase 1h                        3.01%  0.09 sec  0.08 sec 
[12/01 10:16:31    610s] (I)        3  Phase 1g                        2.76%  0.08 sec  0.07 sec 
[12/01 10:16:31    610s] (I)        3  Generate topology (4T)          2.17%  0.06 sec  0.12 sec 
[12/01 10:16:31    610s] (I)        3  Phase 1a                        1.73%  0.05 sec  0.05 sec 
[12/01 10:16:31    610s] (I)        3  Layer assignment (4T)           1.63%  0.05 sec  0.06 sec 
[12/01 10:16:31    610s] (I)        3  Phase 1b                        0.81%  0.02 sec  0.02 sec 
[12/01 10:16:31    610s] (I)        3  Phase 1e                        0.51%  0.02 sec  0.02 sec 
[12/01 10:16:31    610s] (I)        3  Export all nets (4T)            0.27%  0.01 sec  0.02 sec 
[12/01 10:16:31    610s] (I)        3  Set wire vias (4T)              0.04%  0.00 sec  0.00 sec 
[12/01 10:16:31    610s] (I)        3  Phase 1f                        0.00%  0.00 sec  0.00 sec 
[12/01 10:16:31    610s] (I)        3  Phase 1c                        0.00%  0.00 sec  0.00 sec 
[12/01 10:16:31    610s] (I)        3  Phase 1d                        0.00%  0.00 sec  0.00 sec 
[12/01 10:16:31    610s] (I)        4  Model blockage capacity        19.59%  0.58 sec  0.58 sec 
[12/01 10:16:31    610s] (I)        4  Read nets                      11.96%  0.35 sec  0.35 sec 
[12/01 10:16:31    610s] (I)        4  Read instances and placement    7.89%  0.23 sec  0.23 sec 
[12/01 10:16:31    610s] (I)        4  Post Routing                    5.73%  0.17 sec  0.15 sec 
[12/01 10:16:31    610s] (I)        4  Read blockages ( Layer 2-6 )    1.46%  0.04 sec  0.04 sec 
[12/01 10:16:31    610s] (I)        4  Pattern routing (4T)            1.16%  0.03 sec  0.03 sec 
[12/01 10:16:31    610s] (I)        4  Read prerouted                  1.12%  0.03 sec  0.03 sec 
[12/01 10:16:31    610s] (I)        4  Initialize 3D grid graph        1.10%  0.03 sec  0.03 sec 
[12/01 10:16:31    610s] (I)        4  Read unlegalized nets           0.82%  0.02 sec  0.02 sec 
[12/01 10:16:31    610s] (I)        4  Add via demand to 2D            0.33%  0.01 sec  0.01 sec 
[12/01 10:16:31    610s] (I)        4  Move terms for access (4T)      0.11%  0.00 sec  0.01 sec 
[12/01 10:16:31    610s] (I)        4  Read blackboxes                 0.00%  0.00 sec  0.00 sec 
[12/01 10:16:31    610s] (I)        4  Set up via pillars              0.00%  0.00 sec  0.00 sec 
[12/01 10:16:31    610s] (I)        4  Route legalization              0.00%  0.00 sec  0.00 sec 
[12/01 10:16:31    610s] (I)        5  Initialize 3D capacity         18.83%  0.56 sec  0.56 sec 
[12/01 10:16:31    610s] (I)        5  Read instance blockages         1.02%  0.03 sec  0.03 sec 
[12/01 10:16:31    610s] (I)        5  Read PG blockages               0.42%  0.01 sec  0.01 sec 
[12/01 10:16:31    610s] (I)        5  Read clock blockages            0.00%  0.00 sec  0.00 sec 
[12/01 10:16:31    610s] (I)        5  Read other blockages            0.00%  0.00 sec  0.00 sec 
[12/01 10:16:31    610s] (I)        5  Read routing blockages          0.00%  0.00 sec  0.00 sec 
[12/01 10:16:31    610s] (I)        5  Read boundary cut boxes         0.00%  0.00 sec  0.00 sec 
[12/01 10:16:31    610s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[12/01 10:16:31    610s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[12/01 10:16:31    610s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[12/01 10:16:31    610s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:03.6 real=0:00:03.1)
[12/01 10:16:31    610s]     Routing using eGR in eGR->NR Step done.
[12/01 10:16:31    610s]     Routing using NR in eGR->NR Step...
[12/01 10:16:31    610s] 
[12/01 10:16:31    610s] CCOPT: Preparing to route 153 clock nets with NanoRoute.
[12/01 10:16:31    610s]   All net are default rule.
[12/01 10:16:31    610s]   Preferred NanoRoute mode settings: Current
[12/01 10:16:31    610s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[12/01 10:16:31    611s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[12/01 10:16:31    611s] **WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[12/01 10:16:31    611s]       Clock detailed routing...
[12/01 10:16:31    611s]         NanoRoute...
[12/01 10:16:31    611s] % Begin globalDetailRoute (date=12/01 10:16:31, mem=2063.8M)
[12/01 10:16:31    611s] 
[12/01 10:16:31    611s] globalDetailRoute
[12/01 10:16:31    611s] 
[12/01 10:16:31    611s] #Start globalDetailRoute on Thu Dec  1 10:16:31 2022
[12/01 10:16:31    611s] #
[12/01 10:16:31    611s] ### Time Record (globalDetailRoute) is installed.
[12/01 10:16:31    611s] ### Time Record (Pre Callback) is installed.
[12/01 10:16:31    611s] ### Time Record (Pre Callback) is uninstalled.
[12/01 10:16:31    611s] ### Time Record (DB Import) is installed.
[12/01 10:16:31    611s] ### Time Record (Timing Data Generation) is installed.
[12/01 10:16:31    611s] ### Time Record (Timing Data Generation) is uninstalled.
[12/01 10:16:31    611s] ### Net info: total nets: 109787
[12/01 10:16:31    611s] ### Net info: dirty nets: 0
[12/01 10:16:31    611s] ### Net info: marked as disconnected nets: 0
[12/01 10:16:32    612s] #num needed restored net=0
[12/01 10:16:32    612s] #need_extraction net=0 (total=109787)
[12/01 10:16:32    612s] ### Net info: fully routed nets: 153
[12/01 10:16:32    612s] ### Net info: trivial (< 2 pins) nets: 3611
[12/01 10:16:32    612s] ### Net info: unrouted nets: 106023
[12/01 10:16:32    612s] ### Net info: re-extraction nets: 0
[12/01 10:16:32    612s] ### Net info: selected nets: 153
[12/01 10:16:32    612s] ### Net info: ignored nets: 0
[12/01 10:16:32    612s] ### Net info: skip routing nets: 0
[12/01 10:16:32    612s] #WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[12/01 10:16:32    612s] #WARNING (NRDB-2005) SPECIAL_NET vss has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[12/01 10:16:32    613s] ### import design signature (23): route=603428913 fixed_route=1368677991 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1945259806 dirty_area=0 del_dirty_area=0 cell=817821223 placement=984468290 pin_access=1 inst_pattern=1
[12/01 10:16:32    613s] ### Time Record (DB Import) is uninstalled.
[12/01 10:16:32    613s] #NanoRoute Version 21.10-p004_1 NR210506-1544/21_10-UB
[12/01 10:16:32    613s] #Wire/Via statistics before line assignment ...
[12/01 10:16:32    613s] #Total number of nets with non-default rule or having extra spacing = 153
[12/01 10:16:32    613s] #Total wire length = 60680 um.
[12/01 10:16:32    613s] #Total half perimeter of net bounding box = 24317 um.
[12/01 10:16:32    613s] #Total wire length on LAYER M1 = 0 um.
[12/01 10:16:32    613s] #Total wire length on LAYER M2 = 10944 um.
[12/01 10:16:32    613s] #Total wire length on LAYER M3 = 29770 um.
[12/01 10:16:32    613s] #Total wire length on LAYER M4 = 19821 um.
[12/01 10:16:32    613s] #Total wire length on LAYER M5 = 145 um.
[12/01 10:16:32    613s] #Total wire length on LAYER M6 = 0 um.
[12/01 10:16:32    613s] #Total wire length on LAYER M7 = 0 um.
[12/01 10:16:32    613s] #Total wire length on LAYER M8 = 0 um.
[12/01 10:16:32    613s] #Total wire length on LAYER M9 = 0 um.
[12/01 10:16:32    613s] #Total number of vias = 31210
[12/01 10:16:32    613s] #Up-Via Summary (total 31210):
[12/01 10:16:32    613s] #           
[12/01 10:16:32    613s] #-----------------------
[12/01 10:16:32    613s] # M1              11645
[12/01 10:16:32    613s] # M2              13331
[12/01 10:16:32    613s] # M3               6187
[12/01 10:16:32    613s] # M4                 47
[12/01 10:16:32    613s] #-----------------------
[12/01 10:16:32    613s] #                 31210 
[12/01 10:16:32    613s] #
[12/01 10:16:32    613s] ### Time Record (Data Preparation) is installed.
[12/01 10:16:32    613s] #Start routing data preparation on Thu Dec  1 10:16:32 2022
[12/01 10:16:32    613s] #
[12/01 10:16:33    613s] #Minimum voltage of a net in the design = 0.000.
[12/01 10:16:33    613s] #Maximum voltage of a net in the design = 1.100.
[12/01 10:16:33    613s] #Voltage range [0.000 - 1.100] has 109785 nets.
[12/01 10:16:33    613s] #Voltage range [0.000 - 0.000] has 1 net.
[12/01 10:16:33    613s] #Voltage range [0.900 - 1.100] has 1 net.
[12/01 10:16:33    613s] ### Time Record (Cell Pin Access) is installed.
[12/01 10:16:33    613s] #Initial pin access analysis.
[12/01 10:16:37    627s] #Detail pin access analysis.
[12/01 10:16:37    628s] ### Time Record (Cell Pin Access) is uninstalled.
[12/01 10:16:38    629s] # M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
[12/01 10:16:38    629s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/01 10:16:38    629s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/01 10:16:38    629s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/01 10:16:38    629s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/01 10:16:38    629s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/01 10:16:38    629s] # M7           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/01 10:16:38    629s] # M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[12/01 10:16:38    629s] # M9           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[12/01 10:16:38    629s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2158.57 (MB), peak = 2424.01 (MB)
[12/01 10:16:39    629s] #Regenerating Ggrids automatically.
[12/01 10:16:39    629s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
[12/01 10:16:39    629s] #Using automatically generated G-grids.
[12/01 10:16:39    630s] #Done routing data preparation.
[12/01 10:16:39    630s] #cpu time = 00:00:17, elapsed time = 00:00:06, memory = 2171.12 (MB), peak = 2424.01 (MB)
[12/01 10:16:39    630s] ### Time Record (Data Preparation) is uninstalled.
[12/01 10:16:39    630s] #
[12/01 10:16:39    630s] #Connectivity extraction summary:
[12/01 10:16:39    630s] #153 routed net(s) are imported.
[12/01 10:16:39    630s] #3609 nets are fixed|skipped|trivial (not extracted).
[12/01 10:16:39    630s] #Total number of nets = 3762.
[12/01 10:16:39    630s] ### Total number of dirty nets = 155.
[12/01 10:16:39    630s] #
[12/01 10:16:39    630s] #Data initialization: cpu:00:00:17, real:00:00:07, mem:2.1 GB, peak:2.4 GB --2.57 [4]--
[12/01 10:16:39    630s] LayerId::1 widthSet size::1
[12/01 10:16:39    630s] LayerId::2 widthSet size::1
[12/01 10:16:39    630s] LayerId::3 widthSet size::1
[12/01 10:16:39    630s] LayerId::4 widthSet size::1
[12/01 10:16:39    630s] LayerId::5 widthSet size::1
[12/01 10:16:39    630s] LayerId::6 widthSet size::1
[12/01 10:16:39    630s] LayerId::7 widthSet size::1
[12/01 10:16:39    630s] LayerId::8 widthSet size::1
[12/01 10:16:39    630s] LayerId::9 widthSet size::1
[12/01 10:16:39    630s] Updating RC grid for preRoute extraction ...
[12/01 10:16:39    630s] eee: pegSigSF::1.070000
[12/01 10:16:39    630s] Initializing multi-corner resistance tables ...
[12/01 10:16:39    630s] eee: l::1 avDens::0.108911 usedTrk::110000.000000 availTrk::1010000.000000 sigTrk::110000.000000
[12/01 10:16:39    630s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 10:16:39    630s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 10:16:39    630s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 10:16:39    630s] eee: l::5 avDens::0.000600 usedTrk::60.600001 availTrk::101000.000000 sigTrk::60.600001
[12/01 10:16:39    630s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 10:16:39    630s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 10:16:39    630s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 10:16:39    630s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 10:16:39    630s] {RT default_rc_corner 0 6 6 0}
[12/01 10:16:39    630s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.832600 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 82 ; 
[12/01 10:16:39    630s] #Successfully loaded pre-route RC model
[12/01 10:16:39    630s] #Enabled timing driven Line Assignment.
[12/01 10:16:39    630s] ### Time Record (Line Assignment) is installed.
[12/01 10:16:39    630s] #
[12/01 10:16:39    630s] #Begin Line Assignment ...
[12/01 10:16:39    630s] #
[12/01 10:16:39    630s] #Begin build data ...
[12/01 10:16:39    630s] #
[12/01 10:16:39    630s] #Distribution of nets:
[12/01 10:16:39    630s] #     3609 ( 0         pin),      2 ( 1         pin),  63568 ( 2         pin),
[12/01 10:16:39    630s] #    21275 ( 3         pin),  11545 ( 4         pin),   2454 ( 5         pin),
[12/01 10:16:39    630s] #     1227 ( 6         pin),    569 ( 7         pin),    410 ( 8         pin),
[12/01 10:16:39    630s] #      996 ( 9         pin),   2616 (10-19      pin),    426 (20-29      pin),
[12/01 10:16:39    630s] #      591 (30-39      pin),    126 (40-49      pin),    119 (50-59      pin),
[12/01 10:16:39    630s] #       79 (60-69      pin),     63 (70-79      pin),      2 (80-89      pin),
[12/01 10:16:39    630s] #        8 (90-99      pin),    102 (100-199    pin),      0 (>=2000     pin).
[12/01 10:16:39    630s] #Total: 109787 nets, 153 fully global routed, 153 clocks, 2 tie-nets,
[12/01 10:16:39    630s] #       153 nets have extra space, 153 nets have layer range,
[12/01 10:16:39    630s] #       153 nets have weight, 153 nets have avoid detour,
[12/01 10:16:39    630s] #       153 nets have priority.
[12/01 10:16:39    630s] #
[12/01 10:16:39    630s] #Nets in 1 layer range:
[12/01 10:16:39    630s] #   (M3, M4) :      153 ( 0.1%)
[12/01 10:16:39    630s] #
[12/01 10:16:39    630s] #Nets in 1 priority group:
[12/01 10:16:39    630s] #  clock:      153 ( 0.1%)
[12/01 10:16:39    630s] #
[12/01 10:16:39    630s] #153 nets selected.
[12/01 10:16:39    630s] #
[12/01 10:16:40    631s] #End build data: cpu:00:00:01, real:00:00:00, mem:2.2 GB, peak:2.4 GB --1.52 [4]--
[12/01 10:16:40    631s] #
[12/01 10:16:40    631s] #Net length summary:
[12/01 10:16:40    631s] #Layer   H-Len   V-Len         Total       #Up-Via
[12/01 10:16:40    631s] #-------------------------------------------------
[12/01 10:16:40    631s] #   M1       0       0       0(  0%)   11645( 37%)
[12/01 10:16:40    631s] #   M2       0   10944   10944( 18%)   13331( 43%)
[12/01 10:16:40    631s] #   M3   29769       0   29769( 49%)    6187( 20%)
[12/01 10:16:40    631s] #   M4       0   19820   19820( 33%)      47(  0%)
[12/01 10:16:40    631s] #   M5     145       0     145(  0%)       0(  0%)
[12/01 10:16:40    631s] #   M6       0       0       0(  0%)       0(  0%)
[12/01 10:16:40    631s] #   M7       0       0       0(  0%)       0(  0%)
[12/01 10:16:40    631s] #   M8       0       0       0(  0%)       0(  0%)
[12/01 10:16:40    631s] #   M9       0       0       0(  0%)       0(  0%)
[12/01 10:16:40    631s] #-------------------------------------------------
[12/01 10:16:40    631s] #        29915   30765   60680         31210      
[12/01 10:16:41    633s] ### Top 1 overlap violations ...
[12/01 10:16:41    633s] ###   Net: external_qspi_ck_o
[12/01 10:16:41    633s] ###     M3: (1998.89050, 4.05000, 1999.73950, 4.15000), length: 0.84900, total: 0.84900
[12/01 10:16:41    633s] ###       fixed object
[12/01 10:16:41    633s] #
[12/01 10:16:41    633s] #Net length and overlap summary:
[12/01 10:16:41    633s] #Layer   H-Len   V-Len         Total       #Up-Via      #Overlap    Overlap-Len       Trim-Len
[12/01 10:16:41    633s] #---------------------------------------------------------------------------------------------
[12/01 10:16:41    633s] #   M1     135       0     135(  0%)   11645( 40%)       0(  0%)      0(  0.0%)      0(  0.0%)
[12/01 10:16:41    633s] #   M2       0   12210   12210( 20%)   12227( 42%)       0(  0%)      0(  0.0%)      0(  0.0%)
[12/01 10:16:41    633s] #   M3   29494       0   29494( 48%)    5093( 18%)       0(  0%)      0(  0.0%)      1(  0.0%)
[12/01 10:16:41    633s] #   M4       0   18976   18976( 31%)      43(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[12/01 10:16:41    633s] #   M5     140       0     140(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[12/01 10:16:41    633s] #   M6       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[12/01 10:16:41    633s] #   M7       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[12/01 10:16:41    633s] #   M8       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[12/01 10:16:41    633s] #   M9       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[12/01 10:16:41    633s] #---------------------------------------------------------------------------------------------
[12/01 10:16:41    633s] #        29770   31186   60956         29008             0            0              1        
[12/01 10:16:41    633s] #
[12/01 10:16:41    633s] #Line Assignment statistics:
[12/01 10:16:41    633s] #Cpu time = 00:00:02
[12/01 10:16:41    633s] #Elapsed time = 00:00:01
[12/01 10:16:41    633s] #Increased memory = 14.01 (MB)
[12/01 10:16:41    633s] #Total memory = 2253.00 (MB)
[12/01 10:16:41    633s] #Peak memory = 2424.01 (MB)
[12/01 10:16:41    633s] #End Line Assignment: cpu:00:00:03, real:00:00:01, mem:2.2 GB, peak:2.4 GB --1.87 [4]--
[12/01 10:16:41    633s] #
[12/01 10:16:41    633s] #Begin assignment summary ...
[12/01 10:16:41    633s] #
[12/01 10:16:41    633s] #  Total number of segments             = 7326
[12/01 10:16:41    633s] #  Total number of overlap segments     =    1 (  0.0%)
[12/01 10:16:41    633s] #  Total number of assigned segments    = 7325 (100.0%)
[12/01 10:16:41    633s] #  Total number of shifted segments     =  169 (  2.3%)
[12/01 10:16:41    633s] #  Average movement of shifted segments =    6.51 tracks
[12/01 10:16:41    633s] #
[12/01 10:16:41    633s] #  Total number of overlaps             =    0
[12/01 10:16:41    633s] #  Total length of overlaps             =    0 um
[12/01 10:16:41    633s] #
[12/01 10:16:41    633s] #End assignment summary.
[12/01 10:16:41    633s] ### Time Record (Line Assignment) is uninstalled.
[12/01 10:16:41    633s] #Wire/Via statistics after line assignment ...
[12/01 10:16:41    633s] #Total number of nets with non-default rule or having extra spacing = 153
[12/01 10:16:41    633s] #Total wire length = 58850 um.
[12/01 10:16:41    633s] #Total half perimeter of net bounding box = 24317 um.
[12/01 10:16:41    633s] #Total wire length on LAYER M1 = 18 um.
[12/01 10:16:41    633s] #Total wire length on LAYER M2 = 10222 um.
[12/01 10:16:41    633s] #Total wire length on LAYER M3 = 29494 um.
[12/01 10:16:41    633s] #Total wire length on LAYER M4 = 18976 um.
[12/01 10:16:41    633s] #Total wire length on LAYER M5 = 140 um.
[12/01 10:16:41    633s] #Total wire length on LAYER M6 = 0 um.
[12/01 10:16:41    633s] #Total wire length on LAYER M7 = 0 um.
[12/01 10:16:41    633s] #Total wire length on LAYER M8 = 0 um.
[12/01 10:16:41    633s] #Total wire length on LAYER M9 = 0 um.
[12/01 10:16:41    633s] #Total number of vias = 29008
[12/01 10:16:41    633s] #Up-Via Summary (total 29008):
[12/01 10:16:41    633s] #           
[12/01 10:16:41    633s] #-----------------------
[12/01 10:16:41    633s] # M1              11645
[12/01 10:16:41    633s] # M2              12227
[12/01 10:16:41    633s] # M3               5093
[12/01 10:16:41    633s] # M4                 43
[12/01 10:16:41    633s] #-----------------------
[12/01 10:16:41    633s] #                 29008 
[12/01 10:16:41    633s] #
[12/01 10:16:41    633s] #Routing data preparation, pin analysis, line assignment statistics:
[12/01 10:16:41    633s] #Cpu time = 00:00:20
[12/01 10:16:41    633s] #Elapsed time = 00:00:08
[12/01 10:16:41    633s] #Increased memory = 104.32 (MB)
[12/01 10:16:41    633s] #Total memory = 2228.60 (MB)
[12/01 10:16:41    633s] #Peak memory = 2424.01 (MB)
[12/01 10:16:41    633s] #RTESIG:78da8d924f4b033110c53dfb2986b4870a5633f9db3d7811bcaa14f5bac46eba2cee2625
[12/01 10:16:41    633s] #       9b55faed8d4510a54d3c26f965e6bd37339bbfdcad8130bc42badc512a6a84fb35432aa9
[12/01 10:16:41    633s] #       5aa214e29a619d9e9e6fc9f96cfef0f8c4808019c7ae75f5e01b7bb3e9fde60d623774ae
[12/01 10:16:41    633s] #       3ddc10588c31a4d3254ca30d30da18d3e9e2fbbb8618260b8b57effba304720d5bd38f39
[12/01 10:16:41    633s] #       86710a8cc2a273d1b6369ce854fdaed3ec9d19ba0d34766ba63efec1398a9232c993f9e8
[12/01 10:16:41    633s] #       77bef7ed1e7a9f0c7f74a16058e9151033459fb0688333617f94abb82ada46a45f0a92ca
[12/01 10:16:41    633s] #       54ccba69384149550c59725e6ea764d27ea0b2fd945280323f0dd46964e49de7c3429da4
[12/01 10:16:41    633s] #       93311ad798d0649b6aa98138eff2d22a21ca362b4d8b79552bf113456ebf29435085cda4
[12/01 10:16:41    633s] #       ac2aaf384ddb568604fe07ca8670f60981c23dd6
[12/01 10:16:41    633s] #
[12/01 10:16:41    633s] #Skip comparing routing design signature in db-snapshot flow
[12/01 10:16:41    633s] #Using multithreading with 4 threads.
[12/01 10:16:41    633s] ### Time Record (Detail Routing) is installed.
[12/01 10:16:41    634s] ### drc_pitch = 4160 ( 2.08000 um) drc_range = 3940 ( 1.97000 um) route_pitch = 2120 ( 1.06000 um) patch_pitch = 6640 ( 3.32000 um) top_route_layer = 6 top_pin_layer = 6
[12/01 10:16:41    634s] #
[12/01 10:16:41    634s] #Start Detail Routing..
[12/01 10:16:41    634s] #start initial detail routing ...
[12/01 10:16:41    634s] ### Design has 109787 dirty nets
[12/01 10:16:43    638s] #    completing 10% with 4 violations
[12/01 10:16:43    638s] #    elapsed time = 00:00:01, memory = 2316.63 (MB)
[12/01 10:16:47    653s] #    completing 20% with 4 violations
[12/01 10:16:47    653s] #    elapsed time = 00:00:06, memory = 2319.69 (MB)
[12/01 10:16:47    654s] #    completing 30% with 4 violations
[12/01 10:16:47    654s] #    elapsed time = 00:00:06, memory = 2320.70 (MB)
[12/01 10:16:50    666s] #    completing 40% with 7 violations
[12/01 10:16:50    666s] #    elapsed time = 00:00:09, memory = 2315.39 (MB)
[12/01 10:16:51    670s] #    completing 50% with 7 violations
[12/01 10:16:51    670s] #    elapsed time = 00:00:10, memory = 2322.00 (MB)
[12/01 10:16:52    673s] #    completing 60% with 3 violations
[12/01 10:16:52    673s] #    elapsed time = 00:00:11, memory = 2318.99 (MB)
[12/01 10:16:57    686s] #    completing 70% with 3 violations
[12/01 10:16:57    686s] #    elapsed time = 00:00:15, memory = 2321.12 (MB)
[12/01 10:16:57    686s] #    completing 80% with 3 violations
[12/01 10:16:57    686s] #    elapsed time = 00:00:15, memory = 2320.27 (MB)
[12/01 10:17:00    697s] #   Improving pin accessing ...
[12/01 10:17:00    697s] #    elapsed time = 00:00:19, memory = 2318.97 (MB)
[12/01 10:17:02    701s] #   Improving pin accessing ...
[12/01 10:17:02    701s] #    elapsed time = 00:00:20, memory = 2320.79 (MB)
[12/01 10:17:02    701s] #   number of violations = 0
[12/01 10:17:02    701s] #cpu time = 00:01:07, elapsed time = 00:00:20, memory = 2228.76 (MB), peak = 2424.01 (MB)
[12/01 10:17:02    701s] #Complete Detail Routing.
[12/01 10:17:02    701s] #Total number of nets with non-default rule or having extra spacing = 153
[12/01 10:17:02    701s] #Total wire length = 63587 um.
[12/01 10:17:02    701s] #Total half perimeter of net bounding box = 24317 um.
[12/01 10:17:02    701s] #Total wire length on LAYER M1 = 1 um.
[12/01 10:17:02    701s] #Total wire length on LAYER M2 = 6751 um.
[12/01 10:17:02    701s] #Total wire length on LAYER M3 = 33491 um.
[12/01 10:17:02    701s] #Total wire length on LAYER M4 = 23205 um.
[12/01 10:17:02    701s] #Total wire length on LAYER M5 = 139 um.
[12/01 10:17:02    701s] #Total wire length on LAYER M6 = 0 um.
[12/01 10:17:02    701s] #Total wire length on LAYER M7 = 0 um.
[12/01 10:17:02    701s] #Total wire length on LAYER M8 = 0 um.
[12/01 10:17:02    701s] #Total wire length on LAYER M9 = 0 um.
[12/01 10:17:02    701s] #Total number of vias = 31243
[12/01 10:17:02    701s] #Up-Via Summary (total 31243):
[12/01 10:17:02    701s] #           
[12/01 10:17:02    701s] #-----------------------
[12/01 10:17:02    701s] # M1              11647
[12/01 10:17:02    701s] # M2              11432
[12/01 10:17:02    701s] # M3               8125
[12/01 10:17:02    701s] # M4                 39
[12/01 10:17:02    701s] #-----------------------
[12/01 10:17:02    701s] #                 31243 
[12/01 10:17:02    701s] #
[12/01 10:17:02    701s] #Total number of DRC violations = 0
[12/01 10:17:02    701s] ### Time Record (Detail Routing) is uninstalled.
[12/01 10:17:02    701s] #Cpu time = 00:01:08
[12/01 10:17:02    701s] #Elapsed time = 00:00:21
[12/01 10:17:02    701s] #Increased memory = 0.16 (MB)
[12/01 10:17:02    701s] #Total memory = 2228.76 (MB)
[12/01 10:17:02    701s] #Peak memory = 2424.01 (MB)
[12/01 10:17:02    701s] #Skip updating routing design signature in db-snapshot flow
[12/01 10:17:02    701s] #detailRoute Statistics:
[12/01 10:17:02    701s] #Cpu time = 00:01:08
[12/01 10:17:02    701s] #Elapsed time = 00:00:21
[12/01 10:17:02    701s] #Increased memory = 0.16 (MB)
[12/01 10:17:02    701s] #Total memory = 2228.76 (MB)
[12/01 10:17:02    701s] #Peak memory = 2424.01 (MB)
[12/01 10:17:02    701s] ### Time Record (DB Export) is installed.
[12/01 10:17:02    701s] ### export design design signature (28): route=2050027998 fixed_route=1368677991 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1171507745 dirty_area=0 del_dirty_area=0 cell=817821223 placement=984468290 pin_access=1188696485 inst_pattern=1
[12/01 10:17:03    702s] ### Time Record (DB Export) is uninstalled.
[12/01 10:17:03    702s] ### Time Record (Post Callback) is installed.
[12/01 10:17:03    702s] ### Time Record (Post Callback) is uninstalled.
[12/01 10:17:03    702s] #
[12/01 10:17:03    702s] #globalDetailRoute statistics:
[12/01 10:17:03    702s] #Cpu time = 00:01:32
[12/01 10:17:03    702s] #Elapsed time = 00:00:32
[12/01 10:17:03    702s] #Increased memory = 135.91 (MB)
[12/01 10:17:03    702s] #Total memory = 2199.72 (MB)
[12/01 10:17:03    702s] #Peak memory = 2424.01 (MB)
[12/01 10:17:03    702s] #Number of warnings = 2
[12/01 10:17:03    702s] #Total number of warnings = 6
[12/01 10:17:03    702s] #Number of fails = 0
[12/01 10:17:03    702s] #Total number of fails = 0
[12/01 10:17:03    702s] #Complete globalDetailRoute on Thu Dec  1 10:17:03 2022
[12/01 10:17:03    702s] #
[12/01 10:17:03    702s] ### import design signature (29): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1188696485 inst_pattern=1
[12/01 10:17:03    702s] ### Time Record (globalDetailRoute) is uninstalled.
[12/01 10:17:03    702s] ### 
[12/01 10:17:03    702s] ###   Scalability Statistics
[12/01 10:17:03    702s] ### 
[12/01 10:17:03    702s] ### --------------------------------+----------------+----------------+----------------+
[12/01 10:17:03    702s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[12/01 10:17:03    702s] ### --------------------------------+----------------+----------------+----------------+
[12/01 10:17:03    702s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/01 10:17:03    702s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/01 10:17:03    702s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[12/01 10:17:03    702s] ###   DB Import                     |        00:00:02|        00:00:01|             1.5|
[12/01 10:17:03    702s] ###   DB Export                     |        00:00:01|        00:00:01|             1.1|
[12/01 10:17:03    702s] ###   Cell Pin Access               |        00:00:14|        00:00:04|             3.7|
[12/01 10:17:03    702s] ###   Data Preparation              |        00:00:02|        00:00:02|             1.0|
[12/01 10:17:03    702s] ###   Detail Routing                |        00:01:08|        00:00:21|             3.3|
[12/01 10:17:03    702s] ###   Line Assignment               |        00:00:03|        00:00:01|             1.9|
[12/01 10:17:03    702s] ###   Entire Command                |        00:01:32|        00:00:32|             2.9|
[12/01 10:17:03    702s] ### --------------------------------+----------------+----------------+----------------+
[12/01 10:17:03    702s] ### 
[12/01 10:17:03    702s] % End globalDetailRoute (date=12/01 10:17:03, total cpu=0:01:32, real=0:00:32.0, peak res=2284.1M, current mem=2190.2M)
[12/01 10:17:03    702s]         NanoRoute done. (took cpu=0:01:32 real=0:00:32.3)
[12/01 10:17:03    702s]       Clock detailed routing done.
[12/01 10:17:03    702s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[12/01 10:17:03    702s] Skipping check of guided vs. routed net lengths.
[12/01 10:17:03    702s] Set FIXED routing status on 153 net(s)
[12/01 10:17:03    702s] Set FIXED placed status on 152 instance(s)
[12/01 10:17:03    702s]       Route Remaining Unrouted Nets...
[12/01 10:17:03    702s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[12/01 10:17:03    702s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2876.9M, EPOCH TIME: 1669911423.620995
[12/01 10:17:03    702s] All LLGs are deleted
[12/01 10:17:03    702s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2876.9M, EPOCH TIME: 1669911423.621117
[12/01 10:17:03    703s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.073, REAL:0.077, MEM:2876.9M, EPOCH TIME: 1669911423.698499
[12/01 10:17:03    703s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.073, REAL:0.078, MEM:2876.9M, EPOCH TIME: 1669911423.698823
[12/01 10:17:03    703s] ### Creating LA Mngr. totSessionCpu=0:11:43 mem=2876.9M
[12/01 10:17:03    703s] ### Creating LA Mngr, finished. totSessionCpu=0:11:43 mem=2876.9M
[12/01 10:17:03    703s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2876.88 MB )
[12/01 10:17:03    703s] (I)      ==================== Layers =====================
[12/01 10:17:03    703s] (I)      +-----+----+---------+---------+--------+-------+
[12/01 10:17:03    703s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/01 10:17:03    703s] (I)      +-----+----+---------+---------+--------+-------+
[12/01 10:17:03    703s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/01 10:17:03    703s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/01 10:17:03    703s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/01 10:17:03    703s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/01 10:17:03    703s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/01 10:17:03    703s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/01 10:17:03    703s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/01 10:17:03    703s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/01 10:17:03    703s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/01 10:17:03    703s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/01 10:17:03    703s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/01 10:17:03    703s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/01 10:17:03    703s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/01 10:17:03    703s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/01 10:17:03    703s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/01 10:17:03    703s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/01 10:17:03    703s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/01 10:17:03    703s] (I)      +-----+----+---------+---------+--------+-------+
[12/01 10:17:03    703s] (I)      |  64 | 64 |     RVT | implant |        |       |
[12/01 10:17:03    703s] (I)      |  65 | 65 |     HVT | implant |        |       |
[12/01 10:17:03    703s] (I)      |  66 | 66 |     LVT | implant |        |       |
[12/01 10:17:03    703s] (I)      |   0 |  0 |   POLY1 |   other |        |    MS |
[12/01 10:17:03    703s] (I)      |  67 | 67 | OVERLAP | overlap |        |       |
[12/01 10:17:03    703s] (I)      +-----+----+---------+---------+--------+-------+
[12/01 10:17:03    703s] (I)      Started Import and model ( Curr Mem: 2876.88 MB )
[12/01 10:17:03    703s] (I)      Default power domain name = toplevel_498
[12/01 10:17:03    703s] .== Non-default Options ==
[12/01 10:17:04    703s] (I)      Maximum routing layer                              : 6
[12/01 10:17:04    703s] (I)      Number of threads                                  : 4
[12/01 10:17:04    703s] (I)      Method to set GCell size                           : row
[12/01 10:17:04    703s] (I)      Counted 25037 PG shapes. We will not process PG shapes layer by layer.
[12/01 10:17:04    703s] (I)      Use row-based GCell size
[12/01 10:17:04    703s] (I)      Use row-based GCell align
[12/01 10:17:04    703s] (I)      layer 0 area = 168000
[12/01 10:17:04    703s] (I)      layer 1 area = 208000
[12/01 10:17:04    703s] (I)      layer 2 area = 208000
[12/01 10:17:04    703s] (I)      layer 3 area = 208000
[12/01 10:17:04    703s] (I)      layer 4 area = 208000
[12/01 10:17:04    703s] (I)      layer 5 area = 208000
[12/01 10:17:04    703s] (I)      GCell unit size   : 4000
[12/01 10:17:04    703s] (I)      GCell multiplier  : 1
[12/01 10:17:04    703s] (I)      GCell row height  : 4000
[12/01 10:17:04    703s] (I)      Actual row height : 4000
[12/01 10:17:04    703s] (I)      GCell align ref   : 0 0
[12/01 10:17:04    703s] [NR-eGR] Track table information for default rule: 
[12/01 10:17:04    703s] [NR-eGR] M1 has no routable track
[12/01 10:17:04    703s] [NR-eGR] M2 has single uniform track structure
[12/01 10:17:04    703s] [NR-eGR] M3 has single uniform track structure
[12/01 10:17:04    703s] [NR-eGR] M4 has single uniform track structure
[12/01 10:17:04    703s] [NR-eGR] M5 has single uniform track structure
[12/01 10:17:04    703s] [NR-eGR] M6 has single uniform track structure
[12/01 10:17:04    703s] (I)      =============== Default via ================
[12/01 10:17:04    703s] (I)      +---+------------------+-------------------+
[12/01 10:17:04    703s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[12/01 10:17:04    703s] (I)      +---+------------------+-------------------+
[12/01 10:17:04    703s] (I)      | 1 |    3  VIA1_X     |   35  VIA1_2CUT_N |
[12/01 10:17:04    703s] (I)      | 2 |    7  VIA2_X     |   37  VIA2_2CUT_E |
[12/01 10:17:04    703s] (I)      | 3 |   11  VIA3_X     |   41  VIA3_2CUT_E |
[12/01 10:17:04    703s] (I)      | 4 |   15  VIA4_X     |   45  VIA4_2CUT_E |
[12/01 10:17:04    703s] (I)      | 5 |   19  VIA5_X     |   51  VIA5_2CUT_N |
[12/01 10:17:04    703s] (I)      | 6 |   23  VIA6_X     |   53  VIA6_2CUT_E |
[12/01 10:17:04    703s] (I)      | 7 |   27  VIA7_X     |   57  VIA7_2CUT_E |
[12/01 10:17:04    703s] (I)      | 8 |   31  VIA8_X     |   61  VIA8_2CUT_E |
[12/01 10:17:04    703s] (I)      +---+------------------+-------------------+
[12/01 10:17:04    703s] [NR-eGR] Read 42054 PG shapes
[12/01 10:17:04    703s] [NR-eGR] Read 0 clock shapes
[12/01 10:17:04    703s] [NR-eGR] Read 0 other shapes
[12/01 10:17:04    703s] [NR-eGR] #Routing Blockages  : 0
[12/01 10:17:04    703s] [NR-eGR] #Instance Blockages : 0
[12/01 10:17:04    703s] [NR-eGR] #PG Blockages       : 42054
[12/01 10:17:04    703s] [NR-eGR] #Halo Blockages     : 0
[12/01 10:17:04    703s] [NR-eGR] #Boundary Blockages : 0
[12/01 10:17:04    703s] [NR-eGR] #Clock Blockages    : 0
[12/01 10:17:04    703s] [NR-eGR] #Other Blockages    : 0
[12/01 10:17:04    703s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/01 10:17:04    703s] [NR-eGR] Num Prerouted Nets = 153  Num Prerouted Wires = 31884
[12/01 10:17:04    703s] [NR-eGR] Read 106176 nets ( ignored 153 )
[12/01 10:17:04    703s] (I)      early_global_route_priority property id does not exist.
[12/01 10:17:04    703s] (I)      Read Num Blocks=42054  Num Prerouted Wires=31884  Num CS=0
[12/01 10:17:04    703s] (I)      Layer 1 (V) : #blockages 12012 : #preroutes 15856
[12/01 10:17:04    704s] (I)      Layer 2 (H) : #blockages 12012 : #preroutes 13994
[12/01 10:17:04    704s] (I)      Layer 3 (V) : #blockages 12012 : #preroutes 2016
[12/01 10:17:04    704s] (I)      Layer 4 (H) : #blockages 6018 : #preroutes 18
[12/01 10:17:05    704s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[12/01 10:17:05    704s] (I)      Number of ignored nets                =    153
[12/01 10:17:05    704s] (I)      Number of connected nets              =      0
[12/01 10:17:05    704s] (I)      Number of fixed nets                  =    153.  Ignored: Yes
[12/01 10:17:05    704s] (I)      Number of clock nets                  =    153.  Ignored: No
[12/01 10:17:05    704s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/01 10:17:05    704s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/01 10:17:05    704s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/01 10:17:05    704s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/01 10:17:05    704s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/01 10:17:05    704s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/01 10:17:05    704s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/01 10:17:05    704s] (I)      Ndr track 0 does not exist
[12/01 10:17:05    704s] (I)      Ndr track 0 does not exist
[12/01 10:17:05    704s] (I)      ---------------------Grid Graph Info--------------------
[12/01 10:17:05    704s] (I)      Routing area        : (0, 0) - (4000000, 4000000)
[12/01 10:17:05    704s] (I)      Core area           : (0, 0) - (4000000, 4000000)
[12/01 10:17:05    704s] (I)      Site width          :   400  (dbu)
[12/01 10:17:05    704s] (I)      Row height          :  4000  (dbu)
[12/01 10:17:05    704s] (I)      GCell row height    :  4000  (dbu)
[12/01 10:17:05    704s] (I)      GCell width         :  4000  (dbu)
[12/01 10:17:05    704s] (I)      GCell height        :  4000  (dbu)
[12/01 10:17:05    704s] (I)      Grid                :  1000  1000     6
[12/01 10:17:05    704s] (I)      Layer numbers       :     1     2     3     4     5     6
[12/01 10:17:05    704s] (I)      Vertical capacity   :     0  4000     0  4000     0  4000
[12/01 10:17:05    704s] (I)      Horizontal capacity :     0     0  4000     0  4000     0
[12/01 10:17:05    704s] (I)      Default wire width  :   180   200   200   200   200   200
[12/01 10:17:05    704s] (I)      Default wire space  :   180   200   200   200   200   200
[12/01 10:17:05    704s] (I)      Default wire pitch  :   360   400   400   400   400   400
[12/01 10:17:05    704s] (I)      Default pitch size  :   360   400   400   400   400   400
[12/01 10:17:05    704s] (I)      First track coord   :     0   200   200   200   200   200
[12/01 10:17:05    704s] (I)      Num tracks per GCell: 11.11 10.00 10.00 10.00 10.00 10.00
[12/01 10:17:05    704s] (I)      Total num of tracks :     0 10000 10000 10000 10000 10000
[12/01 10:17:05    704s] (I)      Num of masks        :     1     1     1     1     1     1
[12/01 10:17:05    704s] (I)      Num of trim masks   :     0     0     0     0     0     0
[12/01 10:17:05    704s] (I)      --------------------------------------------------------
[12/01 10:17:05    704s] 
[12/01 10:17:05    704s] [NR-eGR] ============ Routing rule table ============
[12/01 10:17:05    704s] [NR-eGR] Rule id: 0  Nets: 0
[12/01 10:17:05    704s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[12/01 10:17:05    704s] (I)                    Layer    2    3    4    5    6 
[12/01 10:17:05    704s] (I)                    Pitch  800  800  800  800  800 
[12/01 10:17:05    704s] (I)             #Used tracks    2    2    2    2    2 
[12/01 10:17:05    704s] (I)       #Fully used tracks    1    1    1    1    1 
[12/01 10:17:05    704s] [NR-eGR] Rule id: 1  Nets: 106023
[12/01 10:17:05    704s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/01 10:17:05    704s] (I)                    Layer    2    3    4    5    6 
[12/01 10:17:05    704s] (I)                    Pitch  400  400  400  400  400 
[12/01 10:17:05    704s] (I)             #Used tracks    1    1    1    1    1 
[12/01 10:17:05    704s] (I)       #Fully used tracks    1    1    1    1    1 
[12/01 10:17:05    704s] [NR-eGR] ========================================
[12/01 10:17:05    704s] [NR-eGR] 
[12/01 10:17:05    704s] (I)      =============== Blocked Tracks ================
[12/01 10:17:05    704s] (I)      +-------+----------+----------+---------------+
[12/01 10:17:05    704s] (I)      | Layer |  #Tracks | #Blocked | Blocked Ratio |
[12/01 10:17:05    704s] (I)      +-------+----------+----------+---------------+
[12/01 10:17:05    704s] (I)      |     1 |        0 |        0 |         0.00% |
[12/01 10:17:05    704s] (I)      |     2 | 10000000 |    77000 |         0.77% |
[12/01 10:17:05    704s] (I)      |     3 | 10000000 |    36000 |         0.36% |
[12/01 10:17:05    704s] (I)      |     4 | 10000000 |    77000 |         0.77% |
[12/01 10:17:05    704s] (I)      |     5 | 10000000 |   160000 |         1.60% |
[12/01 10:17:05    704s] (I)      |     6 | 10000000 |        0 |         0.00% |
[12/01 10:17:05    704s] (I)      +-------+----------+----------+---------------+
[12/01 10:17:05    704s] (I)      Finished Import and model ( CPU: 1.34 sec, Real: 1.37 sec, Curr Mem: 3064.42 MB )
[12/01 10:17:05    704s] (I)      Reset routing kernel
[12/01 10:17:05    704s] (I)      Started Global Routing ( Curr Mem: 3064.42 MB )
[12/01 10:17:05    704s] (I)      totalPins=359509  totalGlobalPin=336580 (93.62%)
[12/01 10:17:05    704s] (I)      total 2D Cap : 49827004 = (19882004 H, 29945000 V)
[12/01 10:17:05    704s] [NR-eGR] Layer group 1: route 106023 net(s) in layer range [2, 6]
[12/01 10:17:05    704s] (I)      
[12/01 10:17:05    704s] (I)      ============  Phase 1a Route ============
[12/01 10:17:05    705s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/01 10:17:05    705s] (I)      Usage: 1061826 = (535535 H, 526291 V) = (2.69% H, 1.76% V) = (1.071e+06um H, 1.053e+06um V)
[12/01 10:17:05    705s] (I)      
[12/01 10:17:05    705s] (I)      ============  Phase 1b Route ============
[12/01 10:17:05    705s] (I)      Usage: 1061828 = (535535 H, 526293 V) = (2.69% H, 1.76% V) = (1.071e+06um H, 1.053e+06um V)
[12/01 10:17:05    705s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.123656e+06um
[12/01 10:17:05    705s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/01 10:17:05    705s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/01 10:17:05    705s] (I)      
[12/01 10:17:05    705s] (I)      ============  Phase 1c Route ============
[12/01 10:17:05    705s] (I)      Usage: 1061828 = (535535 H, 526293 V) = (2.69% H, 1.76% V) = (1.071e+06um H, 1.053e+06um V)
[12/01 10:17:05    705s] (I)      
[12/01 10:17:05    705s] (I)      ============  Phase 1d Route ============
[12/01 10:17:05    705s] (I)      Usage: 1061828 = (535535 H, 526293 V) = (2.69% H, 1.76% V) = (1.071e+06um H, 1.053e+06um V)
[12/01 10:17:05    705s] (I)      
[12/01 10:17:05    705s] (I)      ============  Phase 1e Route ============
[12/01 10:17:05    705s] (I)      Usage: 1061828 = (535535 H, 526293 V) = (2.69% H, 1.76% V) = (1.071e+06um H, 1.053e+06um V)
[12/01 10:17:05    705s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.123656e+06um
[12/01 10:17:05    705s] (I)      
[12/01 10:17:05    705s] (I)      ============  Phase 1l Route ============
[12/01 10:17:06    706s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/01 10:17:06    706s] (I)      Layer  2:    9966923    511402         7           0     9990000    ( 0.00%) 
[12/01 10:17:06    706s] (I)      Layer  3:    9965201    513172        15           0     9990000    ( 0.00%) 
[12/01 10:17:06    706s] (I)      Layer  4:    9966923    209379         0           0     9990000    ( 0.00%) 
[12/01 10:17:06    706s] (I)      Layer  5:    9910820     85516        10           0     9990000    ( 0.00%) 
[12/01 10:17:06    706s] (I)      Layer  6:    9990000      3889         0           0     9990000    ( 0.00%) 
[12/01 10:17:06    706s] (I)      Total:      49799867   1323358        32           0    49950000    ( 0.00%) 
[12/01 10:17:06    706s] (I)      
[12/01 10:17:06    706s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/01 10:17:06    706s] [NR-eGR]                        OverCon            
[12/01 10:17:06    706s] [NR-eGR]                         #Gcell     %Gcell
[12/01 10:17:06    706s] [NR-eGR]        Layer             (1-2)    OverCon
[12/01 10:17:06    706s] [NR-eGR] ----------------------------------------------
[12/01 10:17:06    706s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[12/01 10:17:06    706s] [NR-eGR]      M2 ( 2)         7( 0.00%)   ( 0.00%) 
[12/01 10:17:06    706s] [NR-eGR]      M3 ( 3)        12( 0.00%)   ( 0.00%) 
[12/01 10:17:06    706s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[12/01 10:17:06    706s] [NR-eGR]      M5 ( 5)         9( 0.00%)   ( 0.00%) 
[12/01 10:17:06    706s] [NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[12/01 10:17:06    706s] [NR-eGR] ----------------------------------------------
[12/01 10:17:06    706s] [NR-eGR]        Total        28( 0.00%)   ( 0.00%) 
[12/01 10:17:06    706s] [NR-eGR] 
[12/01 10:17:06    706s] (I)      Finished Global Routing ( CPU: 2.12 sec, Real: 1.37 sec, Curr Mem: 3064.42 MB )
[12/01 10:17:06    706s] (I)      total 2D Cap : 49842000 = (19888000 H, 29954000 V)
[12/01 10:17:06    706s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/01 10:17:06    706s] (I)      ============= Track Assignment ============
[12/01 10:17:06    706s] (I)      Started Track Assignment (4T) ( Curr Mem: 3064.42 MB )
[12/01 10:17:06    706s] (I)      Initialize Track Assignment ( max pin layer : 9 )
[12/01 10:17:06    706s] (I)      Run Multi-thread track assignment
[12/01 10:17:07    708s] (I)      Finished Track Assignment (4T) ( CPU: 2.16 sec, Real: 0.67 sec, Curr Mem: 3142.63 MB )
[12/01 10:17:07    708s] (I)      Started Export ( Curr Mem: 3142.63 MB )
[12/01 10:17:07    709s] [NR-eGR]             Length (um)    Vias 
[12/01 10:17:07    709s] [NR-eGR] --------------------------------
[12/01 10:17:07    709s] [NR-eGR]  M1  (1H)             1  371139 
[12/01 10:17:07    709s] [NR-eGR]  M2  (2V)        766038  529202 
[12/01 10:17:07    709s] [NR-eGR]  M3  (3H)        952009   41438 
[12/01 10:17:07    709s] [NR-eGR]  M4  (4V)        367546    9746 
[12/01 10:17:07    709s] [NR-eGR]  M5  (5H)        171217     330 
[12/01 10:17:07    709s] [NR-eGR]  M6  (6V)          7804       0 
[12/01 10:17:07    709s] [NR-eGR]  M7  (7H)             0       0 
[12/01 10:17:07    709s] [NR-eGR]  M8  (8V)             0       0 
[12/01 10:17:07    709s] [NR-eGR]  M9  (9H)             0       0 
[12/01 10:17:07    709s] [NR-eGR] --------------------------------
[12/01 10:17:07    709s] [NR-eGR]      Total      2264616  951855 
[12/01 10:17:07    709s] [NR-eGR] --------------------------------------------------------------------------
[12/01 10:17:07    709s] [NR-eGR] Total half perimeter of net bounding box: 1837547um
[12/01 10:17:07    709s] [NR-eGR] Total length: 2264616um, number of vias: 951855
[12/01 10:17:07    709s] [NR-eGR] --------------------------------------------------------------------------
[12/01 10:17:07    709s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[12/01 10:17:07    709s] [NR-eGR] --------------------------------------------------------------------------
[12/01 10:17:07    710s] (I)      Finished Export ( CPU: 1.10 sec, Real: 0.57 sec, Curr Mem: 3142.63 MB )
[12/01 10:17:08    710s] [NR-eGR] Finished Early Global Route kernel ( CPU: 7.01 sec, Real: 4.27 sec, Curr Mem: 3142.63 MB )
[12/01 10:17:08    710s] (I)      ======================================== Runtime Summary ========================================
[12/01 10:17:08    710s] (I)       Step                                              %       Start      Finish      Real       CPU 
[12/01 10:17:08    710s] (I)      -------------------------------------------------------------------------------------------------
[12/01 10:17:08    710s] (I)       Early Global Route kernel                   100.00%  234.25 sec  238.52 sec  4.27 sec  7.01 sec 
[12/01 10:17:08    710s] (I)       +-Import and model                           32.02%  234.25 sec  235.62 sec  1.37 sec  1.34 sec 
[12/01 10:17:08    710s] (I)       | +-Create place DB                          14.05%  234.25 sec  234.85 sec  0.60 sec  0.59 sec 
[12/01 10:17:08    710s] (I)       | | +-Import place data                      14.05%  234.25 sec  234.85 sec  0.60 sec  0.59 sec 
[12/01 10:17:08    710s] (I)       | | | +-Read instances and placement          5.74%  234.25 sec  234.50 sec  0.24 sec  0.24 sec 
[12/01 10:17:08    710s] (I)       | | | +-Read nets                             8.30%  234.50 sec  234.85 sec  0.35 sec  0.35 sec 
[12/01 10:17:08    710s] (I)       | +-Create route DB                          16.02%  234.85 sec  235.54 sec  0.68 sec  0.67 sec 
[12/01 10:17:08    710s] (I)       | | +-Import route data (4T)                 16.01%  234.85 sec  235.54 sec  0.68 sec  0.67 sec 
[12/01 10:17:08    710s] (I)       | | | +-Read blockages ( Layer 2-6 )          0.85%  234.86 sec  234.89 sec  0.04 sec  0.04 sec 
[12/01 10:17:08    710s] (I)       | | | | +-Read routing blockages              0.00%  234.86 sec  234.86 sec  0.00 sec  0.00 sec 
[12/01 10:17:08    710s] (I)       | | | | +-Read instance blockages             0.72%  234.86 sec  234.89 sec  0.03 sec  0.03 sec 
[12/01 10:17:08    710s] (I)       | | | | +-Read PG blockages                   0.12%  234.89 sec  234.89 sec  0.01 sec  0.01 sec 
[12/01 10:17:08    710s] (I)       | | | | +-Read clock blockages                0.00%  234.89 sec  234.89 sec  0.00 sec  0.00 sec 
[12/01 10:17:08    710s] (I)       | | | | +-Read other blockages                0.00%  234.89 sec  234.89 sec  0.00 sec  0.00 sec 
[12/01 10:17:08    710s] (I)       | | | | +-Read boundary cut boxes             0.00%  234.89 sec  234.89 sec  0.00 sec  0.00 sec 
[12/01 10:17:08    710s] (I)       | | | +-Read blackboxes                       0.00%  234.89 sec  234.89 sec  0.00 sec  0.00 sec 
[12/01 10:17:08    710s] (I)       | | | +-Read prerouted                        0.33%  234.89 sec  234.91 sec  0.01 sec  0.01 sec 
[12/01 10:17:08    710s] (I)       | | | +-Read unlegalized nets                 0.64%  234.91 sec  234.94 sec  0.03 sec  0.02 sec 
[12/01 10:17:08    710s] (I)       | | | +-Read nets                             1.07%  234.94 sec  234.98 sec  0.05 sec  0.05 sec 
[12/01 10:17:08    710s] (I)       | | | +-Set up via pillars                    0.04%  234.99 sec  234.99 sec  0.00 sec  0.00 sec 
[12/01 10:17:08    710s] (I)       | | | +-Initialize 3D grid graph              0.26%  235.00 sec  235.01 sec  0.01 sec  0.01 sec 
[12/01 10:17:08    710s] (I)       | | | +-Model blockage capacity              11.81%  235.02 sec  235.52 sec  0.50 sec  0.50 sec 
[12/01 10:17:08    710s] (I)       | | | | +-Initialize 3D capacity             11.43%  235.02 sec  235.50 sec  0.49 sec  0.48 sec 
[12/01 10:17:08    710s] (I)       | +-Read aux data                             0.00%  235.54 sec  235.54 sec  0.00 sec  0.00 sec 
[12/01 10:17:08    710s] (I)       | +-Others data preparation                   0.29%  235.54 sec  235.55 sec  0.01 sec  0.01 sec 
[12/01 10:17:08    710s] (I)       | +-Create route kernel                       0.91%  235.55 sec  235.59 sec  0.04 sec  0.04 sec 
[12/01 10:17:08    710s] (I)       +-Global Routing                             32.05%  235.62 sec  236.99 sec  1.37 sec  2.12 sec 
[12/01 10:17:08    710s] (I)       | +-Initialization                            0.85%  235.62 sec  235.66 sec  0.04 sec  0.04 sec 
[12/01 10:17:08    710s] (I)       | +-Net group 1                              27.85%  235.66 sec  236.85 sec  1.19 sec  1.95 sec 
[12/01 10:17:08    710s] (I)       | | +-Generate topology (4T)                  1.16%  235.66 sec  235.71 sec  0.05 sec  0.11 sec 
[12/01 10:17:08    710s] (I)       | | +-Phase 1a                               11.14%  235.80 sec  236.27 sec  0.48 sec  0.79 sec 
[12/01 10:17:08    710s] (I)       | | | +-Pattern routing (4T)                  7.22%  235.80 sec  236.11 sec  0.31 sec  0.63 sec 
[12/01 10:17:08    710s] (I)       | | | +-Pattern Routing Avoiding Blockages    2.10%  236.11 sec  236.20 sec  0.09 sec  0.09 sec 
[12/01 10:17:08    710s] (I)       | | | +-Add via demand to 2D                  1.81%  236.20 sec  236.27 sec  0.08 sec  0.08 sec 
[12/01 10:17:08    710s] (I)       | | +-Phase 1b                                3.59%  236.27 sec  236.43 sec  0.15 sec  0.19 sec 
[12/01 10:17:08    710s] (I)       | | | +-Monotonic routing (4T)                3.44%  236.27 sec  236.42 sec  0.15 sec  0.18 sec 
[12/01 10:17:08    710s] (I)       | | +-Phase 1c                                0.00%  236.43 sec  236.43 sec  0.00 sec  0.00 sec 
[12/01 10:17:08    710s] (I)       | | +-Phase 1d                                0.00%  236.43 sec  236.43 sec  0.00 sec  0.00 sec 
[12/01 10:17:08    710s] (I)       | | +-Phase 1e                                0.11%  236.43 sec  236.43 sec  0.00 sec  0.00 sec 
[12/01 10:17:08    710s] (I)       | | | +-Route legalization                    0.00%  236.43 sec  236.43 sec  0.00 sec  0.00 sec 
[12/01 10:17:08    710s] (I)       | | +-Phase 1l                                9.72%  236.43 sec  236.85 sec  0.41 sec  0.77 sec 
[12/01 10:17:08    710s] (I)       | | | +-Layer assignment (4T)                 8.02%  236.51 sec  236.85 sec  0.34 sec  0.69 sec 
[12/01 10:17:08    710s] (I)       | +-Clean cong LA                             0.00%  236.85 sec  236.85 sec  0.00 sec  0.00 sec 
[12/01 10:17:08    710s] (I)       +-Export 3D cong map                          5.02%  236.99 sec  237.20 sec  0.21 sec  0.21 sec 
[12/01 10:17:08    710s] (I)       | +-Export 2D cong map                        0.79%  237.17 sec  237.20 sec  0.03 sec  0.03 sec 
[12/01 10:17:08    710s] (I)       +-Extract Global 3D Wires                     0.57%  237.21 sec  237.23 sec  0.02 sec  0.02 sec 
[12/01 10:17:08    710s] (I)       +-Track Assignment (4T)                      15.77%  237.23 sec  237.90 sec  0.67 sec  2.16 sec 
[12/01 10:17:08    710s] (I)       | +-Initialization                            0.16%  237.23 sec  237.24 sec  0.01 sec  0.01 sec 
[12/01 10:17:08    710s] (I)       | +-Track Assignment Kernel                  15.59%  237.24 sec  237.90 sec  0.67 sec  2.15 sec 
[12/01 10:17:08    710s] (I)       | +-Free Memory                               0.01%  237.90 sec  237.90 sec  0.00 sec  0.00 sec 
[12/01 10:17:08    710s] (I)       +-Export                                     13.29%  237.91 sec  238.47 sec  0.57 sec  1.10 sec 
[12/01 10:17:08    710s] (I)       | +-Export DB wires                           5.66%  237.91 sec  238.15 sec  0.24 sec  0.64 sec 
[12/01 10:17:08    710s] (I)       | | +-Export all nets (4T)                    4.03%  237.94 sec  238.11 sec  0.17 sec  0.48 sec 
[12/01 10:17:08    710s] (I)       | | +-Set wire vias (4T)                      0.76%  238.11 sec  238.15 sec  0.03 sec  0.13 sec 
[12/01 10:17:08    710s] (I)       | +-Report wirelength                         5.18%  238.15 sec  238.37 sec  0.22 sec  0.22 sec 
[12/01 10:17:08    710s] (I)       | +-Update net boxes                          2.45%  238.37 sec  238.47 sec  0.10 sec  0.24 sec 
[12/01 10:17:08    710s] (I)       | +-Update timing                             0.00%  238.47 sec  238.47 sec  0.00 sec  0.00 sec 
[12/01 10:17:08    710s] (I)       +-Postprocess design                          0.00%  238.47 sec  238.47 sec  0.00 sec  0.00 sec 
[12/01 10:17:08    710s] (I)      ======================= Summary by functions ========================
[12/01 10:17:08    710s] (I)       Lv  Step                                      %      Real       CPU 
[12/01 10:17:08    710s] (I)      ---------------------------------------------------------------------
[12/01 10:17:08    710s] (I)        0  Early Global Route kernel           100.00%  4.27 sec  7.01 sec 
[12/01 10:17:08    710s] (I)        1  Global Routing                       32.05%  1.37 sec  2.12 sec 
[12/01 10:17:08    710s] (I)        1  Import and model                     32.02%  1.37 sec  1.34 sec 
[12/01 10:17:08    710s] (I)        1  Track Assignment (4T)                15.77%  0.67 sec  2.16 sec 
[12/01 10:17:08    710s] (I)        1  Export                               13.29%  0.57 sec  1.10 sec 
[12/01 10:17:08    710s] (I)        1  Export 3D cong map                    5.02%  0.21 sec  0.21 sec 
[12/01 10:17:08    710s] (I)        1  Extract Global 3D Wires               0.57%  0.02 sec  0.02 sec 
[12/01 10:17:08    710s] (I)        1  Postprocess design                    0.00%  0.00 sec  0.00 sec 
[12/01 10:17:08    710s] (I)        2  Net group 1                          27.85%  1.19 sec  1.95 sec 
[12/01 10:17:08    710s] (I)        2  Create route DB                      16.02%  0.68 sec  0.67 sec 
[12/01 10:17:08    710s] (I)        2  Track Assignment Kernel              15.59%  0.67 sec  2.15 sec 
[12/01 10:17:08    710s] (I)        2  Create place DB                      14.05%  0.60 sec  0.59 sec 
[12/01 10:17:08    710s] (I)        2  Export DB wires                       5.66%  0.24 sec  0.64 sec 
[12/01 10:17:08    710s] (I)        2  Report wirelength                     5.18%  0.22 sec  0.22 sec 
[12/01 10:17:08    710s] (I)        2  Update net boxes                      2.45%  0.10 sec  0.24 sec 
[12/01 10:17:08    710s] (I)        2  Initialization                        1.02%  0.04 sec  0.04 sec 
[12/01 10:17:08    710s] (I)        2  Create route kernel                   0.91%  0.04 sec  0.04 sec 
[12/01 10:17:08    710s] (I)        2  Export 2D cong map                    0.79%  0.03 sec  0.03 sec 
[12/01 10:17:08    710s] (I)        2  Others data preparation               0.29%  0.01 sec  0.01 sec 
[12/01 10:17:08    710s] (I)        2  Free Memory                           0.01%  0.00 sec  0.00 sec 
[12/01 10:17:08    710s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[12/01 10:17:08    710s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[12/01 10:17:08    710s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[12/01 10:17:08    710s] (I)        3  Import route data (4T)               16.01%  0.68 sec  0.67 sec 
[12/01 10:17:08    710s] (I)        3  Import place data                    14.05%  0.60 sec  0.59 sec 
[12/01 10:17:08    710s] (I)        3  Phase 1a                             11.14%  0.48 sec  0.79 sec 
[12/01 10:17:08    710s] (I)        3  Phase 1l                              9.72%  0.41 sec  0.77 sec 
[12/01 10:17:08    710s] (I)        3  Export all nets (4T)                  4.03%  0.17 sec  0.48 sec 
[12/01 10:17:08    710s] (I)        3  Phase 1b                              3.59%  0.15 sec  0.19 sec 
[12/01 10:17:08    710s] (I)        3  Generate topology (4T)                1.16%  0.05 sec  0.11 sec 
[12/01 10:17:08    710s] (I)        3  Set wire vias (4T)                    0.76%  0.03 sec  0.13 sec 
[12/01 10:17:08    710s] (I)        3  Phase 1e                              0.11%  0.00 sec  0.00 sec 
[12/01 10:17:08    710s] (I)        3  Phase 1c                              0.00%  0.00 sec  0.00 sec 
[12/01 10:17:08    710s] (I)        3  Phase 1d                              0.00%  0.00 sec  0.00 sec 
[12/01 10:17:08    710s] (I)        4  Model blockage capacity              11.81%  0.50 sec  0.50 sec 
[12/01 10:17:08    710s] (I)        4  Read nets                             9.37%  0.40 sec  0.40 sec 
[12/01 10:17:08    710s] (I)        4  Layer assignment (4T)                 8.02%  0.34 sec  0.69 sec 
[12/01 10:17:08    710s] (I)        4  Pattern routing (4T)                  7.22%  0.31 sec  0.63 sec 
[12/01 10:17:08    710s] (I)        4  Read instances and placement          5.74%  0.24 sec  0.24 sec 
[12/01 10:17:08    710s] (I)        4  Monotonic routing (4T)                3.44%  0.15 sec  0.18 sec 
[12/01 10:17:08    710s] (I)        4  Pattern Routing Avoiding Blockages    2.10%  0.09 sec  0.09 sec 
[12/01 10:17:08    710s] (I)        4  Add via demand to 2D                  1.81%  0.08 sec  0.08 sec 
[12/01 10:17:08    710s] (I)        4  Read blockages ( Layer 2-6 )          0.85%  0.04 sec  0.04 sec 
[12/01 10:17:08    710s] (I)        4  Read unlegalized nets                 0.64%  0.03 sec  0.02 sec 
[12/01 10:17:08    710s] (I)        4  Read prerouted                        0.33%  0.01 sec  0.01 sec 
[12/01 10:17:08    710s] (I)        4  Initialize 3D grid graph              0.26%  0.01 sec  0.01 sec 
[12/01 10:17:08    710s] (I)        4  Set up via pillars                    0.04%  0.00 sec  0.00 sec 
[12/01 10:17:08    710s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[12/01 10:17:08    710s] (I)        4  Route legalization                    0.00%  0.00 sec  0.00 sec 
[12/01 10:17:08    710s] (I)        5  Initialize 3D capacity               11.43%  0.49 sec  0.48 sec 
[12/01 10:17:08    710s] (I)        5  Read instance blockages               0.72%  0.03 sec  0.03 sec 
[12/01 10:17:08    710s] (I)        5  Read PG blockages                     0.12%  0.01 sec  0.01 sec 
[12/01 10:17:08    710s] (I)        5  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[12/01 10:17:08    710s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[12/01 10:17:08    710s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/01 10:17:08    710s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/01 10:17:08    710s]       Route Remaining Unrouted Nets done. (took cpu=0:00:07.2 real=0:00:04.4)
[12/01 10:17:08    710s]     Routing using NR in eGR->NR Step done.
[12/01 10:17:08    710s] Net route status summary:
[12/01 10:17:08    710s]   Clock:       153 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=153, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/01 10:17:08    710s]   Non-clock: 109634 (unrouted=3611, trialRouted=106023, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3611, (crossesIlmBoundary AND tooFewTerms=0)])
[12/01 10:17:08    710s] 
[12/01 10:17:08    710s] CCOPT: Done with clock implementation routing.
[12/01 10:17:08    710s] 
[12/01 10:17:08    710s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:01:43 real=0:00:40.4)
[12/01 10:17:08    710s]   Clock implementation routing done.
[12/01 10:17:08    710s]   Leaving CCOpt scope - extractRC...
[12/01 10:17:08    710s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[12/01 10:17:08    710s] Extraction called for design 'toplevel_498' of instances=175152 and nets=109787 using extraction engine 'preRoute' .
[12/01 10:17:08    710s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/01 10:17:08    710s] Type 'man IMPEXT-3530' for more detail.
[12/01 10:17:08    710s] PreRoute RC Extraction called for design toplevel_498.
[12/01 10:17:08    710s] RC Extraction called in multi-corner(1) mode.
[12/01 10:17:08    710s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/01 10:17:08    710s] Type 'man IMPEXT-6197' for more detail.
[12/01 10:17:08    710s] RCMode: PreRoute
[12/01 10:17:08    710s]       RC Corner Indexes            0   
[12/01 10:17:08    710s] Capacitance Scaling Factor   : 1.00000 
[12/01 10:17:08    710s] Resistance Scaling Factor    : 1.00000 
[12/01 10:17:08    710s] Clock Cap. Scaling Factor    : 1.00000 
[12/01 10:17:08    710s] Clock Res. Scaling Factor    : 1.00000 
[12/01 10:17:08    710s] Shrink Factor                : 1.00000
[12/01 10:17:08    710s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/01 10:17:08    710s] LayerId::1 widthSet size::1
[12/01 10:17:08    710s] LayerId::2 widthSet size::1
[12/01 10:17:08    710s] LayerId::3 widthSet size::1
[12/01 10:17:08    710s] LayerId::4 widthSet size::1
[12/01 10:17:08    710s] LayerId::5 widthSet size::1
[12/01 10:17:08    710s] LayerId::6 widthSet size::1
[12/01 10:17:08    710s] LayerId::7 widthSet size::1
[12/01 10:17:08    710s] LayerId::8 widthSet size::1
[12/01 10:17:08    710s] LayerId::9 widthSet size::1
[12/01 10:17:08    710s] Updating RC grid for preRoute extraction ...
[12/01 10:17:08    710s] eee: pegSigSF::1.070000
[12/01 10:17:08    710s] Initializing multi-corner resistance tables ...
[12/01 10:17:08    710s] eee: l::1 avDens::0.108911 usedTrk::110000.070000 availTrk::1010000.000000 sigTrk::110000.070000
[12/01 10:17:08    710s] eee: l::2 avDens::0.188494 usedTrk::38301.916773 availTrk::203200.000000 sigTrk::38301.916773
[12/01 10:17:08    710s] eee: l::3 avDens::0.213359 usedTrk::47600.450032 availTrk::223100.000000 sigTrk::47600.450032
[12/01 10:17:08    710s] eee: l::4 avDens::0.100863 usedTrk::18377.305251 availTrk::182200.000000 sigTrk::18377.305251
[12/01 10:17:08    710s] eee: l::5 avDens::0.038047 usedTrk::8621.455009 availTrk::226600.000000 sigTrk::8621.455009
[12/01 10:17:08    710s] eee: l::6 avDens::0.015798 usedTrk::390.220000 availTrk::24700.000000 sigTrk::390.220000
[12/01 10:17:08    710s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 10:17:08    710s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 10:17:08    710s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 10:17:08    710s] {RT default_rc_corner 0 6 6 0}
[12/01 10:17:08    710s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.266416 ; uaWl: 1.000000 ; uaWlH: 0.237718 ; aWlH: 0.000000 ; Pmax: 0.832700 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 82 ; 
[12/01 10:17:09    711s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 3142.629M)
[12/01 10:17:09    711s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[12/01 10:17:09    711s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.9 real=0:00:01.0)
[12/01 10:17:09    711s]   Clock tree timing engine global stage delay update for slowDC:setup.late...
[12/01 10:17:09    711s] End AAE Lib Interpolated Model. (MEM=3142.63 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 10:17:09    711s]   Clock tree timing engine global stage delay update for slowDC:setup.late done. (took cpu=0:00:00.4 real=0:00:00.2)
[12/01 10:17:09    711s]   Clock DAG stats after routing clock trees:
[12/01 10:17:09    711s]     cell counts      : b=142, i=2, icg=0, nicg=1, l=4, total=149
[12/01 10:17:09    711s]     misc counts      : r=4, pp=2
[12/01 10:17:09    711s]     cell areas       : b=1463.600um^2, i=3.600um^2, icg=0.000um^2, nicg=9.200um^2, l=27.600um^2, total=1504.000um^2
[12/01 10:17:09    711s]     cell capacitance : b=0.929pF, i=0.006pF, icg=0.000pF, nicg=0.006pF, l=0.035pF, total=0.978pF
[12/01 10:17:09    711s]     sink capacitance : count=11339, total=9.968pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/01 10:17:09    711s]     wire capacitance : top=0.000pF, trunk=0.933pF, leaf=5.999pF, total=6.932pF
[12/01 10:17:09    711s]     wire lengths     : top=0.000um, trunk=9116.000um, leaf=54471.200um, total=63587.200um
[12/01 10:17:09    711s]     hp wire lengths  : top=0.000um, trunk=8038.000um, leaf=16102.900um, total=24140.900um
[12/01 10:17:09    711s]   Clock DAG net violations after routing clock trees: none
[12/01 10:17:09    711s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[12/01 10:17:09    711s]     Trunk : target=0.118ns count=31 avg=0.059ns sd=0.032ns min=0.000ns max=0.117ns {19 <= 0.071ns, 8 <= 0.094ns, 3 <= 0.106ns, 0 <= 0.112ns, 1 <= 0.118ns}
[12/01 10:17:09    711s]     Leaf  : target=0.118ns count=125 avg=0.090ns sd=0.015ns min=0.021ns max=0.118ns {9 <= 0.071ns, 70 <= 0.094ns, 44 <= 0.106ns, 0 <= 0.112ns, 2 <= 0.118ns}
[12/01 10:17:09    711s]   Clock DAG library cell distribution after routing clock trees {count}:
[12/01 10:17:09    711s]      Bufs: BUFX16MA10TR: 21 FRICGX13BA10TR: 12 FRICGX11BA10TR: 101 BUFX5BA10TR: 8 
[12/01 10:17:09    711s]      Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/01 10:17:09    711s]     NICGs: AND2X8MA10TR: 1 
[12/01 10:17:09    711s]    Logics: BUFZX11MA10TR: 1 NOR2X6MA10TR: 1 NAND2X1BA10TR: 1 NOR2X1AA10TR: 1 
[12/01 10:17:09    711s]   Clock DAG hash after routing clock trees: 1826419761685042285 2075250674865638794
[12/01 10:17:09    711s]   Clock DAG hash after routing clock trees: 1826419761685042285 2075250674865638794
[12/01 10:17:09    711s]   Primary reporting skew groups after routing clock trees:
[12/01 10:17:09    711s]     skew_group my_clk/mode: insertion delay [min=0.565, max=0.622, avg=0.601, sd=0.013], skew [0.057 vs 0.058], 100% {0.565, 0.622} (wid=0.189 ws=0.096) (gid=0.520 gs=0.097)
[12/01 10:17:09    711s]         min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_0_/CK
[12/01 10:17:09    711s]         max path sink: vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/R_31957/CK
[12/01 10:17:09    711s]   Skew group summary after routing clock trees:
[12/01 10:17:09    711s]     skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.345, max=0.377, avg=0.367, sd=0.016], skew [0.032 vs 0.058], 100% {0.345, 0.377} (wid=0.097 ws=0.001) (gid=0.280 gs=0.031)
[12/01 10:17:09    711s]     skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.377, max=0.377, avg=0.377, sd=0.000], skew [0.000 vs 0.058], 100% {0.377, 0.377} (wid=0.097 ws=0.000) (gid=0.280 gs=0.000)
[12/01 10:17:09    712s]     skew_group my_clk/mode: insertion delay [min=0.565, max=0.622, avg=0.601, sd=0.013], skew [0.057 vs 0.058], 100% {0.565, 0.622} (wid=0.189 ws=0.096) (gid=0.520 gs=0.097)
[12/01 10:17:09    712s]   CCOpt::Phase::Routing done. (took cpu=0:01:45 real=0:00:42.1)
[12/01 10:17:09    712s]   CCOpt::Phase::PostConditioning...
[12/01 10:17:09    712s]   Leaving CCOpt scope - Initializing placement interface...
[12/01 10:17:09    712s] OPERPROF: Starting DPlace-Init at level 1, MEM:3229.9M, EPOCH TIME: 1669911429.824516
[12/01 10:17:09    712s] z: 2, totalTracks: 1
[12/01 10:17:09    712s] z: 4, totalTracks: 1
[12/01 10:17:09    712s] z: 6, totalTracks: 1
[12/01 10:17:09    712s] z: 8, totalTracks: 1
[12/01 10:17:09    712s] #spOpts: VtWidth mergeVia=F 
[12/01 10:17:09    712s] All LLGs are deleted
[12/01 10:17:09    712s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3229.9M, EPOCH TIME: 1669911429.909787
[12/01 10:17:09    712s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:3229.9M, EPOCH TIME: 1669911429.910697
[12/01 10:17:09    712s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3229.9M, EPOCH TIME: 1669911429.978823
[12/01 10:17:09    712s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3229.9M, EPOCH TIME: 1669911429.985124
[12/01 10:17:09    712s] Core basic site is TSMC65ADV10TSITE
[12/01 10:17:09    712s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3229.9M, EPOCH TIME: 1669911429.995071
[12/01 10:17:10    712s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.007, MEM:3245.9M, EPOCH TIME: 1669911430.002169
[12/01 10:17:10    712s] Fast DP-INIT is on for default
[12/01 10:17:10    712s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.184, REAL:0.106, MEM:3245.9M, EPOCH TIME: 1669911430.090858
[12/01 10:17:10    712s] 
[12/01 10:17:10    712s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/01 10:17:10    712s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.414, REAL:0.336, MEM:3245.9M, EPOCH TIME: 1669911430.315120
[12/01 10:17:10    712s] [CPU] DPlace-Init (cpu=0:00:00.6, real=0:00:01.0, mem=3245.9MB).
[12/01 10:17:10    712s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.592, REAL:0.527, MEM:3245.9M, EPOCH TIME: 1669911430.351070
[12/01 10:17:10    712s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.6 real=0:00:00.5)
[12/01 10:17:10    712s]   Removing CTS place status from clock tree and sinks.
[12/01 10:17:10    712s]   Removed CTS place status from 149 clock cells (out of 159 ) and 0 clock sinks (out of 1 ).
[12/01 10:17:10    712s]   Legalizer reserving space for clock trees
[12/01 10:17:10    712s]   PostConditioning...
[12/01 10:17:10    712s]     PostConditioning active optimizations:
[12/01 10:17:10    712s]      - DRV fixing with initial upsizing, sizing and buffering
[12/01 10:17:10    712s]      - Skew fixing with sizing
[12/01 10:17:10    712s]     
[12/01 10:17:10    712s]     Currently running CTS, using active skew data
[12/01 10:17:10    712s]     Reset bufferability constraints...
[12/01 10:17:10    712s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[12/01 10:17:10    712s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 10:17:10    712s]     PostConditioning Upsizing To Fix DRVs...
[12/01 10:17:10    712s]       Clock DAG hash before 'PostConditioning Upsizing To Fix DRVs': 1826419761685042285 2075250674865638794
[12/01 10:17:10    712s]       Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[12/01 10:17:10    712s]       CCOpt-PostConditioning: considered: 153, tested: 153, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[12/01 10:17:10    712s]       
[12/01 10:17:10    712s]       PRO Statistics: Fix DRVs (initial upsizing):
[12/01 10:17:10    712s]       ============================================
[12/01 10:17:10    712s]       
[12/01 10:17:10    712s]       Cell changes by Net Type:
[12/01 10:17:10    712s]       
[12/01 10:17:10    712s]       -------------------------------------------------------------------------------------------------
[12/01 10:17:10    712s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[12/01 10:17:10    712s]       -------------------------------------------------------------------------------------------------
[12/01 10:17:10    712s]       top                0            0           0            0                    0                0
[12/01 10:17:10    712s]       trunk              0            0           0            0                    0                0
[12/01 10:17:10    712s]       leaf               0            0           0            0                    0                0
[12/01 10:17:10    712s]       -------------------------------------------------------------------------------------------------
[12/01 10:17:10    712s]       Total              0            0           0            0                    0                0
[12/01 10:17:10    712s]       -------------------------------------------------------------------------------------------------
[12/01 10:17:10    712s]       
[12/01 10:17:10    712s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[12/01 10:17:10    712s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[12/01 10:17:10    712s]       
[12/01 10:17:10    712s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[12/01 10:17:10    712s]         cell counts      : b=142, i=2, icg=0, nicg=1, l=4, total=149
[12/01 10:17:10    712s]         misc counts      : r=4, pp=2
[12/01 10:17:10    712s]         cell areas       : b=1463.600um^2, i=3.600um^2, icg=0.000um^2, nicg=9.200um^2, l=27.600um^2, total=1504.000um^2
[12/01 10:17:10    712s]         cell capacitance : b=0.929pF, i=0.006pF, icg=0.000pF, nicg=0.006pF, l=0.035pF, total=0.978pF
[12/01 10:17:10    712s]         sink capacitance : count=11339, total=9.968pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/01 10:17:10    712s]         wire capacitance : top=0.000pF, trunk=0.933pF, leaf=5.999pF, total=6.932pF
[12/01 10:17:10    712s]         wire lengths     : top=0.000um, trunk=9116.000um, leaf=54471.200um, total=63587.200um
[12/01 10:17:10    712s]         hp wire lengths  : top=0.000um, trunk=8038.000um, leaf=16102.900um, total=24140.900um
[12/01 10:17:10    712s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
[12/01 10:17:10    712s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[12/01 10:17:10    712s]         Trunk : target=0.118ns count=31 avg=0.059ns sd=0.032ns min=0.000ns max=0.117ns {19 <= 0.071ns, 8 <= 0.094ns, 3 <= 0.106ns, 0 <= 0.112ns, 1 <= 0.118ns}
[12/01 10:17:10    712s]         Leaf  : target=0.118ns count=125 avg=0.090ns sd=0.015ns min=0.021ns max=0.118ns {9 <= 0.071ns, 70 <= 0.094ns, 44 <= 0.106ns, 0 <= 0.112ns, 2 <= 0.118ns}
[12/01 10:17:10    712s]       Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
[12/01 10:17:10    712s]          Bufs: BUFX16MA10TR: 21 FRICGX13BA10TR: 12 FRICGX11BA10TR: 101 BUFX5BA10TR: 8 
[12/01 10:17:10    712s]          Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/01 10:17:10    712s]         NICGs: AND2X8MA10TR: 1 
[12/01 10:17:10    712s]        Logics: BUFZX11MA10TR: 1 NOR2X6MA10TR: 1 NAND2X1BA10TR: 1 NOR2X1AA10TR: 1 
[12/01 10:17:10    712s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 1826419761685042285 2075250674865638794
[12/01 10:17:10    712s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 1826419761685042285 2075250674865638794
[12/01 10:17:10    712s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[12/01 10:17:10    712s]         skew_group my_clk/mode: insertion delay [min=0.565, max=0.622], skew [0.057 vs 0.058]
[12/01 10:17:10    712s]             min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_0_/CK
[12/01 10:17:10    712s]             max path sink: vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/R_31957/CK
[12/01 10:17:10    712s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[12/01 10:17:10    712s]         skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.345, max=0.377], skew [0.032 vs 0.058]
[12/01 10:17:10    712s]         skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.377, max=0.377], skew [0.000 vs 0.058]
[12/01 10:17:10    712s]         skew_group my_clk/mode: insertion delay [min=0.565, max=0.622], skew [0.057 vs 0.058]
[12/01 10:17:10    712s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 10:17:10    712s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/01 10:17:10    712s]     Recomputing CTS skew targets...
[12/01 10:17:10    712s]     Resolving skew group constraints...
[12/01 10:17:11    713s]       Solving LP: 3 skew groups; 23 fragments, 37 fraglets and 38 vertices; 117 variables and 349 constraints; tolerance 1
[12/01 10:17:11    713s]     Resolving skew group constraints done.
[12/01 10:17:11    713s]     Recomputing CTS skew targets done. (took cpu=0:00:00.5 real=0:00:00.5)
[12/01 10:17:11    713s]     PostConditioning Fixing DRVs...
[12/01 10:17:11    713s]       Clock DAG hash before 'PostConditioning Fixing DRVs': 1826419761685042285 2075250674865638794
[12/01 10:17:11    713s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/01 10:17:11    713s]       CCOpt-PostConditioning: considered: 153, tested: 153, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[12/01 10:17:11    713s]       
[12/01 10:17:11    713s]       PRO Statistics: Fix DRVs (cell sizing):
[12/01 10:17:11    713s]       =======================================
[12/01 10:17:11    713s]       
[12/01 10:17:11    713s]       Cell changes by Net Type:
[12/01 10:17:11    713s]       
[12/01 10:17:11    713s]       -------------------------------------------------------------------------------------------------
[12/01 10:17:11    713s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[12/01 10:17:11    713s]       -------------------------------------------------------------------------------------------------
[12/01 10:17:11    713s]       top                0            0           0            0                    0                0
[12/01 10:17:11    713s]       trunk              0            0           0            0                    0                0
[12/01 10:17:11    713s]       leaf               0            0           0            0                    0                0
[12/01 10:17:11    713s]       -------------------------------------------------------------------------------------------------
[12/01 10:17:11    713s]       Total              0            0           0            0                    0                0
[12/01 10:17:11    713s]       -------------------------------------------------------------------------------------------------
[12/01 10:17:11    713s]       
[12/01 10:17:11    713s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[12/01 10:17:11    713s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[12/01 10:17:11    713s]       
[12/01 10:17:11    713s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[12/01 10:17:11    713s]         cell counts      : b=142, i=2, icg=0, nicg=1, l=4, total=149
[12/01 10:17:11    713s]         misc counts      : r=4, pp=2
[12/01 10:17:11    713s]         cell areas       : b=1463.600um^2, i=3.600um^2, icg=0.000um^2, nicg=9.200um^2, l=27.600um^2, total=1504.000um^2
[12/01 10:17:11    713s]         cell capacitance : b=0.929pF, i=0.006pF, icg=0.000pF, nicg=0.006pF, l=0.035pF, total=0.978pF
[12/01 10:17:11    713s]         sink capacitance : count=11339, total=9.968pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/01 10:17:11    713s]         wire capacitance : top=0.000pF, trunk=0.933pF, leaf=5.999pF, total=6.932pF
[12/01 10:17:11    713s]         wire lengths     : top=0.000um, trunk=9116.000um, leaf=54471.200um, total=63587.200um
[12/01 10:17:11    713s]         hp wire lengths  : top=0.000um, trunk=8038.000um, leaf=16102.900um, total=24140.900um
[12/01 10:17:11    713s]       Clock DAG net violations after 'PostConditioning Fixing DRVs': none
[12/01 10:17:11    713s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[12/01 10:17:11    713s]         Trunk : target=0.118ns count=31 avg=0.059ns sd=0.032ns min=0.000ns max=0.117ns {19 <= 0.071ns, 8 <= 0.094ns, 3 <= 0.106ns, 0 <= 0.112ns, 1 <= 0.118ns}
[12/01 10:17:11    713s]         Leaf  : target=0.118ns count=125 avg=0.090ns sd=0.015ns min=0.021ns max=0.118ns {9 <= 0.071ns, 70 <= 0.094ns, 44 <= 0.106ns, 0 <= 0.112ns, 2 <= 0.118ns}
[12/01 10:17:11    713s]       Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
[12/01 10:17:11    713s]          Bufs: BUFX16MA10TR: 21 FRICGX13BA10TR: 12 FRICGX11BA10TR: 101 BUFX5BA10TR: 8 
[12/01 10:17:11    713s]          Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/01 10:17:11    713s]         NICGs: AND2X8MA10TR: 1 
[12/01 10:17:11    713s]        Logics: BUFZX11MA10TR: 1 NOR2X6MA10TR: 1 NAND2X1BA10TR: 1 NOR2X1AA10TR: 1 
[12/01 10:17:11    713s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 1826419761685042285 2075250674865638794
[12/01 10:17:11    713s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 1826419761685042285 2075250674865638794
[12/01 10:17:11    713s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[12/01 10:17:11    713s]         skew_group my_clk/mode: insertion delay [min=0.565, max=0.622], skew [0.057 vs 0.058]
[12/01 10:17:11    713s]             min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_0_/CK
[12/01 10:17:11    713s]             max path sink: vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/R_31957/CK
[12/01 10:17:11    713s]       Skew group summary after 'PostConditioning Fixing DRVs':
[12/01 10:17:11    713s]         skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.345, max=0.377], skew [0.032 vs 0.058]
[12/01 10:17:11    713s]         skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.377, max=0.377], skew [0.000 vs 0.058]
[12/01 10:17:11    713s]         skew_group my_clk/mode: insertion delay [min=0.565, max=0.622], skew [0.057 vs 0.058]
[12/01 10:17:11    713s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 10:17:11    713s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/01 10:17:11    713s]     Buffering to fix DRVs...
[12/01 10:17:11    713s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[12/01 10:17:11    713s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/01 10:17:11    713s]     Inserted 0 buffers and inverters.
[12/01 10:17:11    713s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[12/01 10:17:11    713s]     CCOpt-PostConditioning: nets considered: 153, nets tested: 153, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
[12/01 10:17:11    713s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[12/01 10:17:11    713s]       cell counts      : b=142, i=2, icg=0, nicg=1, l=4, total=149
[12/01 10:17:11    713s]       misc counts      : r=4, pp=2
[12/01 10:17:11    713s]       cell areas       : b=1463.600um^2, i=3.600um^2, icg=0.000um^2, nicg=9.200um^2, l=27.600um^2, total=1504.000um^2
[12/01 10:17:11    713s]       cell capacitance : b=0.929pF, i=0.006pF, icg=0.000pF, nicg=0.006pF, l=0.035pF, total=0.978pF
[12/01 10:17:11    713s]       sink capacitance : count=11339, total=9.968pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/01 10:17:11    713s]       wire capacitance : top=0.000pF, trunk=0.933pF, leaf=5.999pF, total=6.932pF
[12/01 10:17:11    713s]       wire lengths     : top=0.000um, trunk=9116.000um, leaf=54471.200um, total=63587.200um
[12/01 10:17:11    713s]       hp wire lengths  : top=0.000um, trunk=8038.000um, leaf=16102.900um, total=24140.900um
[12/01 10:17:11    713s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
[12/01 10:17:11    713s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[12/01 10:17:11    713s]       Trunk : target=0.118ns count=31 avg=0.059ns sd=0.032ns min=0.000ns max=0.117ns {19 <= 0.071ns, 8 <= 0.094ns, 3 <= 0.106ns, 0 <= 0.112ns, 1 <= 0.118ns}
[12/01 10:17:11    713s]       Leaf  : target=0.118ns count=125 avg=0.090ns sd=0.015ns min=0.021ns max=0.118ns {9 <= 0.071ns, 70 <= 0.094ns, 44 <= 0.106ns, 0 <= 0.112ns, 2 <= 0.118ns}
[12/01 10:17:11    713s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[12/01 10:17:11    713s]        Bufs: BUFX16MA10TR: 21 FRICGX13BA10TR: 12 FRICGX11BA10TR: 101 BUFX5BA10TR: 8 
[12/01 10:17:11    713s]        Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/01 10:17:11    713s]       NICGs: AND2X8MA10TR: 1 
[12/01 10:17:11    713s]      Logics: BUFZX11MA10TR: 1 NOR2X6MA10TR: 1 NAND2X1BA10TR: 1 NOR2X1AA10TR: 1 
[12/01 10:17:11    713s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 1826419761685042285 2075250674865638794
[12/01 10:17:11    713s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 1826419761685042285 2075250674865638794
[12/01 10:17:11    713s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[12/01 10:17:11    713s]       skew_group my_clk/mode: insertion delay [min=0.565, max=0.622, avg=0.601, sd=0.013], skew [0.057 vs 0.058], 100% {0.565, 0.622} (wid=0.189 ws=0.096) (gid=0.520 gs=0.097)
[12/01 10:17:11    713s]           min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_0_/CK
[12/01 10:17:11    713s]           max path sink: vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/R_31957/CK
[12/01 10:17:11    713s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[12/01 10:17:11    713s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.345, max=0.377, avg=0.367, sd=0.016], skew [0.032 vs 0.058], 100% {0.345, 0.377} (wid=0.097 ws=0.001) (gid=0.280 gs=0.031)
[12/01 10:17:11    713s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.377, max=0.377, avg=0.377, sd=0.000], skew [0.000 vs 0.058], 100% {0.377, 0.377} (wid=0.097 ws=0.000) (gid=0.280 gs=0.000)
[12/01 10:17:11    713s]       skew_group my_clk/mode: insertion delay [min=0.565, max=0.622, avg=0.601, sd=0.013], skew [0.057 vs 0.058], 100% {0.565, 0.622} (wid=0.189 ws=0.096) (gid=0.520 gs=0.097)
[12/01 10:17:11    713s]     Buffering to fix DRVs done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/01 10:17:11    714s]     
[12/01 10:17:11    714s]     Slew Diagnostics: After DRV fixing
[12/01 10:17:11    714s]     ==================================
[12/01 10:17:11    714s]     
[12/01 10:17:11    714s]     Global Causes:
[12/01 10:17:11    714s]     
[12/01 10:17:11    714s]     -----
[12/01 10:17:11    714s]     Cause
[12/01 10:17:11    714s]     -----
[12/01 10:17:11    714s]       (empty table)
[12/01 10:17:11    714s]     -----
[12/01 10:17:11    714s]     
[12/01 10:17:11    714s]     Top 5 overslews:
[12/01 10:17:11    714s]     
[12/01 10:17:11    714s]     ---------------------------------
[12/01 10:17:11    714s]     Overslew    Causes    Driving Pin
[12/01 10:17:11    714s]     ---------------------------------
[12/01 10:17:11    714s]       (empty table)
[12/01 10:17:11    714s]     ---------------------------------
[12/01 10:17:11    714s]     
[12/01 10:17:11    714s]     Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[12/01 10:17:11    714s]     
[12/01 10:17:11    714s]     -------------------
[12/01 10:17:11    714s]     Cause    Occurences
[12/01 10:17:11    714s]     -------------------
[12/01 10:17:11    714s]       (empty table)
[12/01 10:17:11    714s]     -------------------
[12/01 10:17:11    714s]     
[12/01 10:17:11    714s]     Violation diagnostics counts from the 0 nodes that have violations:
[12/01 10:17:11    714s]     
[12/01 10:17:11    714s]     -------------------
[12/01 10:17:11    714s]     Cause    Occurences
[12/01 10:17:11    714s]     -------------------
[12/01 10:17:11    714s]       (empty table)
[12/01 10:17:11    714s]     -------------------
[12/01 10:17:11    714s]     
[12/01 10:17:11    714s]     PostConditioning Fixing Skew by cell sizing...
[12/01 10:17:11    714s]       Clock DAG hash before 'PostConditioning Fixing Skew by cell sizing': 1826419761685042285 2075250674865638794
[12/01 10:17:11    714s]       Path optimization required 0 stage delay updates 
[12/01 10:17:11    714s]       Resized 0 clock insts to decrease delay.
[12/01 10:17:11    714s]       Fixing short paths with downsize only
[12/01 10:17:11    714s]       Path optimization required 0 stage delay updates 
[12/01 10:17:11    714s]       Resized 0 clock insts to increase delay.
[12/01 10:17:11    714s]       
[12/01 10:17:11    714s]       PRO Statistics: Fix Skew (cell sizing):
[12/01 10:17:11    714s]       =======================================
[12/01 10:17:11    714s]       
[12/01 10:17:11    714s]       Cell changes by Net Type:
[12/01 10:17:11    714s]       
[12/01 10:17:11    714s]       -------------------------------------------------------------------------------------------------
[12/01 10:17:11    714s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[12/01 10:17:11    714s]       -------------------------------------------------------------------------------------------------
[12/01 10:17:11    714s]       top                0            0           0            0                    0                0
[12/01 10:17:11    714s]       trunk              0            0           0            0                    0                0
[12/01 10:17:11    714s]       leaf               0            0           0            0                    0                0
[12/01 10:17:11    714s]       -------------------------------------------------------------------------------------------------
[12/01 10:17:11    714s]       Total              0            0           0            0                    0                0
[12/01 10:17:11    714s]       -------------------------------------------------------------------------------------------------
[12/01 10:17:11    714s]       
[12/01 10:17:11    714s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[12/01 10:17:11    714s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[12/01 10:17:11    714s]       
[12/01 10:17:11    714s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[12/01 10:17:11    714s]         cell counts      : b=142, i=2, icg=0, nicg=1, l=4, total=149
[12/01 10:17:11    714s]         misc counts      : r=4, pp=2
[12/01 10:17:11    714s]         cell areas       : b=1463.600um^2, i=3.600um^2, icg=0.000um^2, nicg=9.200um^2, l=27.600um^2, total=1504.000um^2
[12/01 10:17:11    714s]         cell capacitance : b=0.929pF, i=0.006pF, icg=0.000pF, nicg=0.006pF, l=0.035pF, total=0.978pF
[12/01 10:17:11    714s]         sink capacitance : count=11339, total=9.968pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/01 10:17:11    714s]         wire capacitance : top=0.000pF, trunk=0.933pF, leaf=5.999pF, total=6.932pF
[12/01 10:17:11    714s]         wire lengths     : top=0.000um, trunk=9116.000um, leaf=54471.200um, total=63587.200um
[12/01 10:17:11    714s]         hp wire lengths  : top=0.000um, trunk=8038.000um, leaf=16102.900um, total=24140.900um
[12/01 10:17:11    714s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
[12/01 10:17:11    714s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[12/01 10:17:11    714s]         Trunk : target=0.118ns count=31 avg=0.059ns sd=0.032ns min=0.000ns max=0.117ns {19 <= 0.071ns, 8 <= 0.094ns, 3 <= 0.106ns, 0 <= 0.112ns, 1 <= 0.118ns}
[12/01 10:17:11    714s]         Leaf  : target=0.118ns count=125 avg=0.090ns sd=0.015ns min=0.021ns max=0.118ns {9 <= 0.071ns, 70 <= 0.094ns, 44 <= 0.106ns, 0 <= 0.112ns, 2 <= 0.118ns}
[12/01 10:17:11    714s]       Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
[12/01 10:17:11    714s]          Bufs: BUFX16MA10TR: 21 FRICGX13BA10TR: 12 FRICGX11BA10TR: 101 BUFX5BA10TR: 8 
[12/01 10:17:11    714s]          Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/01 10:17:11    714s]         NICGs: AND2X8MA10TR: 1 
[12/01 10:17:11    714s]        Logics: BUFZX11MA10TR: 1 NOR2X6MA10TR: 1 NAND2X1BA10TR: 1 NOR2X1AA10TR: 1 
[12/01 10:17:11    714s]       Clock DAG hash after 'PostConditioning Fixing Skew by cell sizing': 1826419761685042285 2075250674865638794
[12/01 10:17:11    714s]       Clock DAG hash after 'PostConditioning Fixing Skew by cell sizing': 1826419761685042285 2075250674865638794
[12/01 10:17:12    714s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[12/01 10:17:12    714s]         skew_group my_clk/mode: insertion delay [min=0.565, max=0.622, avg=0.601, sd=0.013], skew [0.057 vs 0.058], 100% {0.565, 0.622} (wid=0.189 ws=0.096) (gid=0.520 gs=0.097)
[12/01 10:17:12    714s]             min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_0_/CK
[12/01 10:17:12    714s]             max path sink: vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/R_31957/CK
[12/01 10:17:12    714s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[12/01 10:17:12    714s]         skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.345, max=0.377, avg=0.367, sd=0.016], skew [0.032 vs 0.058], 100% {0.345, 0.377} (wid=0.097 ws=0.001) (gid=0.280 gs=0.031)
[12/01 10:17:12    714s]         skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.377, max=0.377, avg=0.377, sd=0.000], skew [0.000 vs 0.058], 100% {0.377, 0.377} (wid=0.097 ws=0.000) (gid=0.280 gs=0.000)
[12/01 10:17:12    714s]         skew_group my_clk/mode: insertion delay [min=0.565, max=0.622, avg=0.601, sd=0.013], skew [0.057 vs 0.058], 100% {0.565, 0.622} (wid=0.189 ws=0.096) (gid=0.520 gs=0.097)
[12/01 10:17:12    714s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 10:17:12    714s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.4 real=0:00:00.4)
[12/01 10:17:12    714s]     Reconnecting optimized routes...
[12/01 10:17:12    714s]     Reset timing graph...
[12/01 10:17:12    714s] Ignoring AAE DB Resetting ...
[12/01 10:17:12    714s]     Reset timing graph done.
[12/01 10:17:12    714s]     Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/01 10:17:12    714s] Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
[12/01 10:17:12    714s]     Set dirty flag on 0 instances, 0 nets
[12/01 10:17:12    714s]   PostConditioning done.
[12/01 10:17:12    714s] Net route status summary:
[12/01 10:17:12    714s]   Clock:       153 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=153, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/01 10:17:12    714s]   Non-clock: 109634 (unrouted=3611, trialRouted=106023, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3611, (crossesIlmBoundary AND tooFewTerms=0)])
[12/01 10:17:12    714s]   Update timing and DAG stats after post-conditioning...
[12/01 10:17:12    714s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 10:17:12    714s]   Clock tree timing engine global stage delay update for slowDC:setup.late...
[12/01 10:17:12    714s] End AAE Lib Interpolated Model. (MEM=3160.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 10:17:12    715s]   Clock tree timing engine global stage delay update for slowDC:setup.late done. (took cpu=0:00:00.4 real=0:00:00.1)
[12/01 10:17:12    715s]   Clock DAG stats after post-conditioning:
[12/01 10:17:12    715s]     cell counts      : b=142, i=2, icg=0, nicg=1, l=4, total=149
[12/01 10:17:12    715s]     misc counts      : r=4, pp=2
[12/01 10:17:12    715s]     cell areas       : b=1463.600um^2, i=3.600um^2, icg=0.000um^2, nicg=9.200um^2, l=27.600um^2, total=1504.000um^2
[12/01 10:17:12    715s]     cell capacitance : b=0.929pF, i=0.006pF, icg=0.000pF, nicg=0.006pF, l=0.035pF, total=0.978pF
[12/01 10:17:12    715s]     sink capacitance : count=11339, total=9.968pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/01 10:17:12    715s]     wire capacitance : top=0.000pF, trunk=0.933pF, leaf=5.999pF, total=6.932pF
[12/01 10:17:12    715s]     wire lengths     : top=0.000um, trunk=9116.000um, leaf=54471.200um, total=63587.200um
[12/01 10:17:12    715s]     hp wire lengths  : top=0.000um, trunk=8038.000um, leaf=16102.900um, total=24140.900um
[12/01 10:17:12    715s]   Clock DAG net violations after post-conditioning: none
[12/01 10:17:12    715s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[12/01 10:17:12    715s]     Trunk : target=0.118ns count=31 avg=0.059ns sd=0.032ns min=0.000ns max=0.117ns {19 <= 0.071ns, 8 <= 0.094ns, 3 <= 0.106ns, 0 <= 0.112ns, 1 <= 0.118ns}
[12/01 10:17:12    715s]     Leaf  : target=0.118ns count=125 avg=0.090ns sd=0.015ns min=0.021ns max=0.118ns {9 <= 0.071ns, 70 <= 0.094ns, 44 <= 0.106ns, 0 <= 0.112ns, 2 <= 0.118ns}
[12/01 10:17:12    715s]   Clock DAG library cell distribution after post-conditioning {count}:
[12/01 10:17:12    715s]      Bufs: BUFX16MA10TR: 21 FRICGX13BA10TR: 12 FRICGX11BA10TR: 101 BUFX5BA10TR: 8 
[12/01 10:17:12    715s]      Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/01 10:17:12    715s]     NICGs: AND2X8MA10TR: 1 
[12/01 10:17:12    715s]    Logics: BUFZX11MA10TR: 1 NOR2X6MA10TR: 1 NAND2X1BA10TR: 1 NOR2X1AA10TR: 1 
[12/01 10:17:12    715s]   Clock DAG hash after post-conditioning: 1826419761685042285 2075250674865638794
[12/01 10:17:12    715s]   Clock DAG hash after post-conditioning: 1826419761685042285 2075250674865638794
[12/01 10:17:12    715s]   Primary reporting skew groups after post-conditioning:
[12/01 10:17:12    715s]     skew_group my_clk/mode: insertion delay [min=0.565, max=0.622, avg=0.601, sd=0.013], skew [0.057 vs 0.058], 100% {0.565, 0.622} (wid=0.189 ws=0.096) (gid=0.520 gs=0.097)
[12/01 10:17:12    715s]         min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_0_/CK
[12/01 10:17:12    715s]         max path sink: vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/R_31957/CK
[12/01 10:17:12    715s]   Skew group summary after post-conditioning:
[12/01 10:17:12    715s]     skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.345, max=0.377, avg=0.367, sd=0.016], skew [0.032 vs 0.058], 100% {0.345, 0.377} (wid=0.097 ws=0.001) (gid=0.280 gs=0.031)
[12/01 10:17:12    715s]     skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.377, max=0.377, avg=0.377, sd=0.000], skew [0.000 vs 0.058], 100% {0.377, 0.377} (wid=0.097 ws=0.000) (gid=0.280 gs=0.000)
[12/01 10:17:12    715s]     skew_group my_clk/mode: insertion delay [min=0.565, max=0.622, avg=0.601, sd=0.013], skew [0.057 vs 0.058], 100% {0.565, 0.622} (wid=0.189 ws=0.096) (gid=0.520 gs=0.097)
[12/01 10:17:12    715s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:03.4 real=0:00:03.2)
[12/01 10:17:12    715s]   Setting CTS place status to fixed for clock tree and sinks.
[12/01 10:17:12    715s]   numClockCells = 159, numClockCellsFixed = 159, numClockCellsRestored = 0, numClockLatches = 1, numClockLatchesFixed =  1, numClockLatchesRestored = 0
[12/01 10:17:12    715s]   Post-balance tidy up or trial balance steps...
[12/01 10:17:13    715s]   
[12/01 10:17:13    715s]   Clock DAG stats at end of CTS:
[12/01 10:17:13    715s]   ==============================
[12/01 10:17:13    715s]   
[12/01 10:17:13    715s]   --------------------------------------------------------------
[12/01 10:17:13    715s]   Cell type                     Count    Area        Capacitance
[12/01 10:17:13    715s]   --------------------------------------------------------------
[12/01 10:17:13    715s]   Buffers                        142     1463.600       0.929
[12/01 10:17:13    715s]   Inverters                        2        3.600       0.006
[12/01 10:17:13    715s]   Integrated Clock Gates           0        0.000       0.000
[12/01 10:17:13    715s]   Non-Integrated Clock Gates       1        9.200       0.006
[12/01 10:17:13    715s]   Clock Logic                      4       27.600       0.035
[12/01 10:17:13    715s]   All                            149     1504.000       0.978
[12/01 10:17:13    715s]   --------------------------------------------------------------
[12/01 10:17:13    715s]   
[12/01 10:17:13    715s]   
[12/01 10:17:13    715s]   Clock DAG wire lengths at end of CTS:
[12/01 10:17:13    715s]   =====================================
[12/01 10:17:13    715s]   
[12/01 10:17:13    715s]   --------------------
[12/01 10:17:13    715s]   Type     Wire Length
[12/01 10:17:13    715s]   --------------------
[12/01 10:17:13    715s]   Top           0.000
[12/01 10:17:13    715s]   Trunk      9116.000
[12/01 10:17:13    715s]   Leaf      54471.200
[12/01 10:17:13    715s]   Total     63587.200
[12/01 10:17:13    715s]   --------------------
[12/01 10:17:13    715s]   
[12/01 10:17:13    715s]   
[12/01 10:17:13    715s]   Clock DAG hp wire lengths at end of CTS:
[12/01 10:17:13    715s]   ========================================
[12/01 10:17:13    715s]   
[12/01 10:17:13    715s]   -----------------------
[12/01 10:17:13    715s]   Type     hp Wire Length
[12/01 10:17:13    715s]   -----------------------
[12/01 10:17:13    715s]   Top            0.000
[12/01 10:17:13    715s]   Trunk       8038.000
[12/01 10:17:13    715s]   Leaf       16102.900
[12/01 10:17:13    715s]   Total      24140.900
[12/01 10:17:13    715s]   -----------------------
[12/01 10:17:13    715s]   
[12/01 10:17:13    715s]   
[12/01 10:17:13    715s]   Clock DAG capacitances at end of CTS:
[12/01 10:17:13    715s]   =====================================
[12/01 10:17:13    715s]   
[12/01 10:17:13    715s]   ----------------------------------
[12/01 10:17:13    715s]   Type     Gate      Wire     Total
[12/01 10:17:13    715s]   ----------------------------------
[12/01 10:17:13    715s]   Top       0.000    0.000     0.000
[12/01 10:17:13    715s]   Trunk     0.959    0.933     1.892
[12/01 10:17:13    715s]   Leaf     10.001    5.999    16.000
[12/01 10:17:13    715s]   Total    10.960    6.932    17.892
[12/01 10:17:13    715s]   ----------------------------------
[12/01 10:17:13    715s]   
[12/01 10:17:13    715s]   
[12/01 10:17:13    715s]   Clock DAG sink capacitances at end of CTS:
[12/01 10:17:13    715s]   ==========================================
[12/01 10:17:13    715s]   
[12/01 10:17:13    715s]   --------------------------------------------------------
[12/01 10:17:13    715s]   Count    Total    Average    Std. Dev.    Min      Max
[12/01 10:17:13    715s]   --------------------------------------------------------
[12/01 10:17:13    715s]   11339    9.968     0.001       0.000      0.001    0.040
[12/01 10:17:13    715s]   --------------------------------------------------------
[12/01 10:17:13    715s]   
[12/01 10:17:13    715s]   
[12/01 10:17:13    715s]   Clock DAG net violations at end of CTS:
[12/01 10:17:13    715s]   =======================================
[12/01 10:17:13    715s]   
[12/01 10:17:13    715s]   None
[12/01 10:17:13    715s]   
[12/01 10:17:13    715s]   
[12/01 10:17:13    715s]   Clock DAG primary half-corner transition distribution at end of CTS:
[12/01 10:17:13    715s]   ====================================================================
[12/01 10:17:13    715s]   
[12/01 10:17:13    715s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/01 10:17:13    715s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                Over Target
[12/01 10:17:13    715s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/01 10:17:13    715s]   Trunk       0.118       31      0.059       0.032      0.000    0.117    {19 <= 0.071ns, 8 <= 0.094ns, 3 <= 0.106ns, 0 <= 0.112ns, 1 <= 0.118ns}          -
[12/01 10:17:13    715s]   Leaf        0.118      125      0.090       0.015      0.021    0.118    {9 <= 0.071ns, 70 <= 0.094ns, 44 <= 0.106ns, 0 <= 0.112ns, 2 <= 0.118ns}         -
[12/01 10:17:13    715s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/01 10:17:13    715s]   
[12/01 10:17:13    715s]   
[12/01 10:17:13    715s]   Clock DAG library cell distribution at end of CTS:
[12/01 10:17:13    715s]   ==================================================
[12/01 10:17:13    715s]   
[12/01 10:17:13    715s]   -------------------------------------------------
[12/01 10:17:13    715s]   Name              Type        Inst     Inst Area 
[12/01 10:17:13    715s]                                 Count    (um^2)
[12/01 10:17:13    715s]   -------------------------------------------------
[12/01 10:17:13    715s]   BUFX16MA10TR      buffer        21       243.600
[12/01 10:17:13    715s]   FRICGX13BA10TR    buffer        12       134.400
[12/01 10:17:13    715s]   FRICGX11BA10TR    buffer       101      1050.400
[12/01 10:17:13    715s]   BUFX5BA10TR       buffer         8        35.200
[12/01 10:17:13    715s]   INVX3BA10TR       inverter       1         2.400
[12/01 10:17:13    715s]   INVX1BA10TR       inverter       1         1.200
[12/01 10:17:13    715s]   AND2X8MA10TR      nicg           1         9.200
[12/01 10:17:13    715s]   BUFZX11MA10TR     logic          1        17.600
[12/01 10:17:13    715s]   NOR2X6MA10TR      logic          1         6.800
[12/01 10:17:13    715s]   NAND2X1BA10TR     logic          1         1.600
[12/01 10:17:13    715s]   NOR2X1AA10TR      logic          1         1.600
[12/01 10:17:13    715s]   -------------------------------------------------
[12/01 10:17:13    715s]   
[12/01 10:17:13    715s]   Clock DAG hash at end of CTS: 1826419761685042285 2075250674865638794
[12/01 10:17:13    715s]   Clock DAG hash at end of CTS: 1826419761685042285 2075250674865638794
[12/01 10:17:13    715s]   
[12/01 10:17:13    715s]   Primary reporting skew groups summary at end of CTS:
[12/01 10:17:13    715s]   ====================================================
[12/01 10:17:13    715s]   
[12/01 10:17:13    715s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/01 10:17:13    715s]   Half-corner          Skew Group     Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[12/01 10:17:13    715s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/01 10:17:13    715s]   slowDC:setup.late    my_clk/mode    0.565     0.622     0.057       0.058         0.096           0.031           0.601        0.013     100% {0.565, 0.622}
[12/01 10:17:13    715s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/01 10:17:13    715s]   
[12/01 10:17:13    715s]   
[12/01 10:17:13    715s]   Skew group summary at end of CTS:
[12/01 10:17:13    715s]   =================================
[12/01 10:17:13    715s]   
[12/01 10:17:13    715s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/01 10:17:13    715s]   Half-corner          Skew Group                             Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[12/01 10:17:13    715s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/01 10:17:13    715s]   slowDC:setup.late    _clock_gen_my_clk_state_reg_0_/mode    0.345     0.377     0.032       0.058         0.001           0.000           0.367        0.016     100% {0.345, 0.377}
[12/01 10:17:13    715s]   slowDC:setup.late    _clock_gen_my_clk_state_reg_1_/mode    0.377     0.377     0.000       0.058         0.000           0.000           0.377        0.000     100% {0.377, 0.377}
[12/01 10:17:13    715s]   slowDC:setup.late    my_clk/mode                            0.565     0.622     0.057       0.058         0.096           0.031           0.601        0.013     100% {0.565, 0.622}
[12/01 10:17:13    715s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/01 10:17:13    715s]   
[12/01 10:17:13    715s]   
[12/01 10:17:13    715s]   Found a total of 0 clock tree pins with a slew violation.
[12/01 10:17:13    715s]   
[12/01 10:17:13    715s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.4 real=0:00:00.4)
[12/01 10:17:13    715s] Synthesizing clock trees done.
[12/01 10:17:13    715s] Tidy Up And Update Timing...
[12/01 10:17:13    716s] External - Set all clocks to propagated mode...
[12/01 10:17:13    716s] Innovus updating I/O latencies
[12/01 10:17:15    720s] Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'slowView'
[12/01 10:17:15    720s] Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'fastView'
[12/01 10:17:15    721s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/01 10:17:16    721s] #################################################################################
[12/01 10:17:16    721s] # Design Stage: PreRoute
[12/01 10:17:16    721s] # Design Name: toplevel_498
[12/01 10:17:16    721s] # Design Mode: 90nm
[12/01 10:17:16    721s] # Analysis Mode: MMMC Non-OCV 
[12/01 10:17:16    721s] # Parasitics Mode: No SPEF/RCDB 
[12/01 10:17:16    721s] # Signoff Settings: SI Off 
[12/01 10:17:16    721s] #################################################################################
[12/01 10:17:17    725s] Topological Sorting (REAL = 0:00:00.0, MEM = 3211.9M, InitMEM = 3211.9M)
[12/01 10:17:17    726s] Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'slowView'
[12/01 10:17:17    726s] Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'fastView'
[12/01 10:17:17    726s] Start delay calculation (fullDC) (4 T). (MEM=3211.86)
[12/01 10:17:18    727s] End AAE Lib Interpolated Model. (MEM=3224.48 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 10:17:20    733s] Total number of fetched objects 106195
[12/01 10:17:20    734s] Total number of fetched objects 106195
[12/01 10:17:20    734s] End Timing Check Calculation. (CPU Time=0:00:00.6, Real Time=0:00:00.0)
[12/01 10:17:20    735s] End Timing Check Calculation. (CPU Time=0:00:00.5, Real Time=0:00:00.0)
[12/01 10:17:21    735s] End delay calculation. (MEM=3378.64 CPU=0:00:02.5 REAL=0:00:01.0)
[12/01 10:17:21    735s] End delay calculation (fullDC). (MEM=3378.64 CPU=0:00:08.8 REAL=0:00:04.0)
[12/01 10:17:21    735s] *** CDM Built up (cpu=0:00:13.8  real=0:00:05.0  mem= 3378.6M) ***
[12/01 10:17:21    736s] Setting all clocks to propagated mode.
[12/01 10:17:21    736s] External - Set all clocks to propagated mode done. (took cpu=0:00:20.4 real=0:00:08.4)
[12/01 10:17:22    736s] Clock DAG stats after update timingGraph:
[12/01 10:17:22    736s]   cell counts      : b=142, i=2, icg=0, nicg=1, l=4, total=149
[12/01 10:17:22    736s]   misc counts      : r=4, pp=2
[12/01 10:17:22    736s]   cell areas       : b=1463.600um^2, i=3.600um^2, icg=0.000um^2, nicg=9.200um^2, l=27.600um^2, total=1504.000um^2
[12/01 10:17:22    736s]   cell capacitance : b=0.929pF, i=0.006pF, icg=0.000pF, nicg=0.006pF, l=0.035pF, total=0.978pF
[12/01 10:17:22    736s]   sink capacitance : count=11339, total=9.968pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/01 10:17:22    736s]   wire capacitance : top=0.000pF, trunk=0.933pF, leaf=5.999pF, total=6.932pF
[12/01 10:17:22    736s]   wire lengths     : top=0.000um, trunk=9116.000um, leaf=54471.200um, total=63587.200um
[12/01 10:17:22    736s]   hp wire lengths  : top=0.000um, trunk=8038.000um, leaf=16102.900um, total=24140.900um
[12/01 10:17:22    736s] Clock DAG net violations after update timingGraph: none
[12/01 10:17:22    736s] Clock DAG primary half-corner transition distribution after update timingGraph:
[12/01 10:17:22    736s]   Trunk : target=0.118ns count=31 avg=0.059ns sd=0.032ns min=0.000ns max=0.117ns {19 <= 0.071ns, 8 <= 0.094ns, 3 <= 0.106ns, 0 <= 0.112ns, 1 <= 0.118ns}
[12/01 10:17:22    736s]   Leaf  : target=0.118ns count=125 avg=0.090ns sd=0.015ns min=0.021ns max=0.118ns {9 <= 0.071ns, 70 <= 0.094ns, 44 <= 0.106ns, 0 <= 0.112ns, 2 <= 0.118ns}
[12/01 10:17:22    736s] Clock DAG library cell distribution after update timingGraph {count}:
[12/01 10:17:22    736s]    Bufs: BUFX16MA10TR: 21 FRICGX13BA10TR: 12 FRICGX11BA10TR: 101 BUFX5BA10TR: 8 
[12/01 10:17:22    736s]    Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/01 10:17:22    736s]   NICGs: AND2X8MA10TR: 1 
[12/01 10:17:22    736s]  Logics: BUFZX11MA10TR: 1 NOR2X6MA10TR: 1 NAND2X1BA10TR: 1 NOR2X1AA10TR: 1 
[12/01 10:17:22    736s] Clock DAG hash after update timingGraph: 1826419761685042285 2075250674865638794
[12/01 10:17:22    736s] Clock DAG hash after update timingGraph: 1826419761685042285 2075250674865638794
[12/01 10:17:22    736s] Primary reporting skew groups after update timingGraph:
[12/01 10:17:22    736s]   skew_group my_clk/mode: insertion delay [min=0.565, max=0.622, avg=0.601, sd=0.013], skew [0.057 vs 0.058], 100% {0.565, 0.622} (wid=0.189 ws=0.096) (gid=0.520 gs=0.097)
[12/01 10:17:22    736s]       min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_0_/CK
[12/01 10:17:22    736s]       max path sink: vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/R_31957/CK
[12/01 10:17:22    736s] Skew group summary after update timingGraph:
[12/01 10:17:22    736s]   skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.345, max=0.377, avg=0.367, sd=0.016], skew [0.032 vs 0.058], 100% {0.345, 0.377} (wid=0.097 ws=0.001) (gid=0.280 gs=0.031)
[12/01 10:17:22    736s]   skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.377, max=0.377, avg=0.377, sd=0.000], skew [0.000 vs 0.058], 100% {0.377, 0.377} (wid=0.097 ws=0.000) (gid=0.280 gs=0.000)
[12/01 10:17:22    736s]   skew_group my_clk/mode: insertion delay [min=0.565, max=0.622, avg=0.601, sd=0.013], skew [0.057 vs 0.058], 100% {0.565, 0.622} (wid=0.189 ws=0.096) (gid=0.520 gs=0.097)
[12/01 10:17:22    736s] Logging CTS constraint violations...
[12/01 10:17:22    736s]   No violations found.
[12/01 10:17:22    736s] Logging CTS constraint violations done.
[12/01 10:17:22    736s] Tidy Up And Update Timing done. (took cpu=0:00:20.8 real=0:00:08.9)
[12/01 10:17:22    736s] Copying last skew targets (including wire skew targets) from _clock_gen_my_clk_state_reg_1_/mode to _clock_gen_my_clk_state_reg_2_/mode (the duplicate skew group).
[12/01 10:17:22    736s] Copying last insertion target (including wire insertion delay target) from _clock_gen_my_clk_state_reg_1_/mode to _clock_gen_my_clk_state_reg_2_/mode (the duplicate skew group).
[12/01 10:17:22    736s] Runtime done. (took cpu=0:04:27 real=0:02:38)
[12/01 10:17:22    736s] Runtime Report Coverage % = 96.3
[12/01 10:17:22    736s] Runtime Summary
[12/01 10:17:22    736s] ===============
[12/01 10:17:22    736s] Clock Runtime:  (50%) Core CTS          77.36 (Init 7.42, Construction 15.65, Implementation 41.84, eGRPC 3.94, PostConditioning 3.20, Other 5.32)
[12/01 10:17:22    736s] Clock Runtime:  (34%) CTS services      51.72 (RefinePlace 9.14, EarlyGlobalClock 7.56, NanoRoute 32.28, ExtractRC 2.73, TimingAnalysis 0.00)
[12/01 10:17:22    736s] Clock Runtime:  (15%) Other CTS         22.85 (Init 5.67, CongRepair/EGR-DP 8.80, TimingUpdate 8.39, Other 0.00)
[12/01 10:17:22    736s] Clock Runtime: (100%) Total            151.94
[12/01 10:17:22    736s] 
[12/01 10:17:22    736s] 
[12/01 10:17:22    736s] Runtime Summary:
[12/01 10:17:22    736s] ================
[12/01 10:17:22    736s] 
[12/01 10:17:22    736s] -------------------------------------------------------------------------------------------------------------------
[12/01 10:17:22    736s] wall    % time  children  called  name
[12/01 10:17:22    736s] -------------------------------------------------------------------------------------------------------------------
[12/01 10:17:22    736s] 157.69  100.00   157.69     0       
[12/01 10:17:22    736s] 157.69  100.00   151.94     1     Runtime
[12/01 10:17:22    736s]   1.30    0.82     1.30     1     CCOpt::Phase::Initialization
[12/01 10:17:22    736s]   1.30    0.82     1.29     1       Check Prerequisites
[12/01 10:17:22    736s]   1.29    0.82     0.00     1         Leaving CCOpt scope - CheckPlace
[12/01 10:17:22    736s]  11.10    7.04    10.96     1     CCOpt::Phase::PreparingToBalance
[12/01 10:17:22    736s]   0.00    0.00     0.00     1       Leaving CCOpt scope - Initializing power interface
[12/01 10:17:22    736s]   4.37    2.77     0.00     1       Leaving CCOpt scope - optDesignGlobalRouteStep
[12/01 10:17:22    736s]   1.56    0.99     1.17     1       Legalization setup
[12/01 10:17:22    736s]   1.12    0.71     0.00     2         Leaving CCOpt scope - Initializing placement interface
[12/01 10:17:22    736s]   0.05    0.03     0.00     1         Leaving CCOpt scope - Cleaning up placement interface
[12/01 10:17:22    736s]   5.03    3.19     0.00     1       Validating CTS configuration
[12/01 10:17:22    736s]   0.00    0.00     0.00     1         Checking module port directions
[12/01 10:17:22    736s]   0.00    0.00     0.00     1         Checking for illegal sizes of clock logic instances
[12/01 10:17:22    736s]   0.68    0.43     0.54     1     Preparing To Balance
[12/01 10:17:22    736s]   0.04    0.03     0.00     1       Leaving CCOpt scope - Cleaning up placement interface
[12/01 10:17:22    736s]   0.50    0.32     0.00     1       Leaving CCOpt scope - Initializing placement interface
[12/01 10:17:22    736s]  29.58   18.76    29.58     1     CCOpt::Phase::Construction
[12/01 10:17:22    736s]  19.26   12.21    19.20     1       Stage::Clustering
[12/01 10:17:22    736s]   8.79    5.57     8.29     1         Clustering
[12/01 10:17:22    736s]   0.13    0.08     0.00     1           Initialize for clustering
[12/01 10:17:22    736s]   2.75    1.74     0.03     1           Bottom-up phase
[12/01 10:17:22    736s]   0.03    0.02     0.00     1             Clock tree timing engine global stage delay update for slowDC:setup.late
[12/01 10:17:22    736s]   5.42    3.43     5.08     1           Legalizing clock trees
[12/01 10:17:22    736s]   4.34    2.75     0.00     1             Leaving CCOpt scope - ClockRefiner
[12/01 10:17:22    736s]   0.03    0.02     0.00     1             Leaving CCOpt scope - Cleaning up placement interface
[12/01 10:17:22    736s]   0.53    0.33     0.00     1             Leaving CCOpt scope - Initializing placement interface
[12/01 10:17:22    736s]   0.18    0.12     0.00     1             Clock tree timing engine global stage delay update for slowDC:setup.late
[12/01 10:17:22    736s]  10.41    6.60     9.80     1         CongRepair After Initial Clustering
[12/01 10:17:22    736s]   8.72    5.53     7.64     1           Leaving CCOpt scope - Early Global Route
[12/01 10:17:22    736s]   3.27    2.07     0.00     1             Early Global Route - eGR only step
[12/01 10:17:22    736s]   4.37    2.77     0.00     1             Congestion Repair
[12/01 10:17:22    736s]   0.88    0.56     0.00     1           Leaving CCOpt scope - extractRC
[12/01 10:17:22    736s]   0.21    0.13     0.00     1           Clock tree timing engine global stage delay update for slowDC:setup.late
[12/01 10:17:22    736s]   0.70    0.45     0.70     1       Stage::DRV Fixing
[12/01 10:17:22    736s]   0.30    0.19     0.00     1         Fixing clock tree slew time and max cap violations
[12/01 10:17:22    736s]   0.40    0.26     0.00     1         Fixing clock tree slew time and max cap violations - detailed pass
[12/01 10:17:22    736s]   9.62    6.10     9.58     1       Stage::Insertion Delay Reduction
[12/01 10:17:22    736s]   0.30    0.19     0.00     1         Removing unnecessary root buffering
[12/01 10:17:22    736s]   0.20    0.13     0.00     1         Removing unconstrained drivers
[12/01 10:17:22    736s]   0.21    0.13     0.00     1         Reducing insertion delay 1
[12/01 10:17:22    736s]   1.49    0.95     0.00     1         Removing longest path buffering
[12/01 10:17:22    736s]   7.37    4.67     0.00     1         Reducing insertion delay 2
[12/01 10:17:22    736s]  42.94   27.23    42.92     1     CCOpt::Phase::Implementation
[12/01 10:17:22    736s]   5.57    3.53     5.53     1       Stage::Reducing Power
[12/01 10:17:22    736s]   0.63    0.40     0.00     1         Improving clock tree routing
[12/01 10:17:22    736s]   4.30    2.73     0.02     1         Reducing clock tree power 1
[12/01 10:17:22    736s]   0.02    0.01     0.00     3           Legalizing clock trees
[12/01 10:17:22    736s]   0.60    0.38     0.00     1         Reducing clock tree power 2
[12/01 10:17:22    736s]   7.02    4.45     6.64     1       Stage::Balancing
[12/01 10:17:22    736s]   4.79    3.04     4.58     1         Approximately balancing fragments step
[12/01 10:17:22    736s]   0.94    0.60     0.00     1           Resolve constraints - Approximately balancing fragments
[12/01 10:17:22    736s]   0.31    0.19     0.00     1           Estimate delay to be added in balancing - Approximately balancing fragments
[12/01 10:17:22    736s]   0.26    0.17     0.00     1           Moving gates to improve sub-tree skew
[12/01 10:17:22    736s]   1.61    1.02     0.00     1           Approximately balancing fragments bottom up
[12/01 10:17:22    736s]   1.46    0.92     0.00     1           Approximately balancing fragments, wire and cell delays
[12/01 10:17:22    736s]   0.44    0.28     0.00     1         Improving fragments clock skew
[12/01 10:17:22    736s]   0.84    0.53     0.63     1         Approximately balancing step
[12/01 10:17:22    736s]   0.41    0.26     0.00     1           Resolve constraints - Approximately balancing
[12/01 10:17:22    736s]   0.22    0.14     0.00     1           Approximately balancing, wire and cell delays
[12/01 10:17:22    736s]   0.21    0.14     0.00     1         Fixing clock tree overload
[12/01 10:17:22    736s]   0.35    0.22     0.00     1         Approximately balancing paths
[12/01 10:17:22    736s]  29.09   18.45    28.73     1       Stage::Polishing
[12/01 10:17:22    736s]   0.23    0.15     0.00     1         Clock tree timing engine global stage delay update for slowDC:setup.late
[12/01 10:17:22    736s]   0.23    0.15     0.00     1         Merging balancing drivers for power
[12/01 10:17:22    736s]   0.39    0.25     0.00     1         Improving clock skew
[12/01 10:17:22    736s]  14.39    9.13    13.73     1         Moving gates to reduce wire capacitance
[12/01 10:17:22    736s]   0.39    0.25     0.00     2           Artificially removing short and long paths
[12/01 10:17:22    736s]   2.08    1.32     0.01     1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[12/01 10:17:22    736s]   0.01    0.01     0.00     1             Legalizing clock trees
[12/01 10:17:22    736s]   5.40    3.43     0.01     1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[12/01 10:17:22    736s]   0.01    0.00     0.00     1             Legalizing clock trees
[12/01 10:17:22    736s]   1.50    0.95     0.01     1           Moving gates to reduce wire capacitance - iteration 2: WireCapReduction
[12/01 10:17:22    736s]   0.01    0.01     0.00     1             Legalizing clock trees
[12/01 10:17:22    736s]   4.36    2.76     0.01     1           Moving gates to reduce wire capacitance - iteration 2: MoveGates
[12/01 10:17:22    736s]   0.01    0.00     0.00     1             Legalizing clock trees
[12/01 10:17:22    736s]   2.31    1.47     0.20     1         Reducing clock tree power 3
[12/01 10:17:22    736s]   0.16    0.10     0.00     1           Artificially removing short and long paths
[12/01 10:17:22    736s]   0.01    0.00     0.00     1           Legalizing clock trees
[12/01 10:17:22    736s]   0.03    0.02     0.00     1           Reverting Artificially removing short and long paths
[12/01 10:17:22    736s]   0.48    0.31     0.00     1         Improving insertion delay
[12/01 10:17:22    736s]  10.68    6.77     9.91     1         Wire Opt OverFix
[12/01 10:17:22    736s]   9.40    5.96     8.95     1           Wire Reduction extra effort
[12/01 10:17:22    736s]   0.15    0.09     0.00     1             Artificially removing short and long paths
[12/01 10:17:22    736s]   0.15    0.10     0.00     1             Global shorten wires A0
[12/01 10:17:22    736s]   6.74    4.27     0.00     2             Move For Wirelength - core
[12/01 10:17:22    736s]   0.15    0.09     0.00     1             Global shorten wires A1
[12/01 10:17:22    736s]   1.06    0.68     0.00     1             Global shorten wires B
[12/01 10:17:22    736s]   0.70    0.45     0.00     1             Move For Wirelength - branch
[12/01 10:17:22    736s]   0.51    0.33     0.51     1           Optimizing orientation
[12/01 10:17:22    736s]   0.51    0.33     0.00     1             FlipOpt
[12/01 10:17:22    736s]   1.24    0.79     1.16     1       Stage::Updating netlist
[12/01 10:17:22    736s]   0.06    0.04     0.00     1         Leaving CCOpt scope - Cleaning up placement interface
[12/01 10:17:22    736s]   1.10    0.70     0.00     1         Leaving CCOpt scope - ClockRefiner
[12/01 10:17:22    736s]  11.74    7.44    10.70     1     CCOpt::Phase::eGRPC
[12/01 10:17:22    736s]   3.62    2.30     3.21     1       Leaving CCOpt scope - Routing Tools
[12/01 10:17:22    736s]   3.21    2.04     0.00     1         Early Global Route - eGR only step
[12/01 10:17:22    736s]   0.88    0.56     0.00     1       Leaving CCOpt scope - extractRC
[12/01 10:17:22    736s]   0.49    0.31     0.00     1       Leaving CCOpt scope - Initializing placement interface
[12/01 10:17:22    736s]   0.12    0.08     0.12     1       Reset bufferability constraints
[12/01 10:17:22    736s]   0.12    0.08     0.00     1         Clock tree timing engine global stage delay update for slowDC:setup.late
[12/01 10:17:22    736s]   0.29    0.19     0.10     1       eGRPC Moving buffers
[12/01 10:17:22    736s]   0.10    0.06     0.00     1         Violation analysis
[12/01 10:17:22    736s]   1.07    0.68     0.08     1       eGRPC Initial Pass of Downsizing Clock Tree cells
[12/01 10:17:22    736s]   0.08    0.05     0.00     1         Artificially removing long paths
[12/01 10:17:22    736s]   0.27    0.17     0.00     1       eGRPC Fixing DRVs
[12/01 10:17:22    736s]   0.10    0.06     0.00     1       Reconnecting optimized routes
[12/01 10:17:22    736s]   0.09    0.06     0.00     1       Violation analysis
[12/01 10:17:22    736s]   0.05    0.03     0.00     1       Leaving CCOpt scope - Cleaning up placement interface
[12/01 10:17:22    736s]   3.71    2.35     0.00     1       Leaving CCOpt scope - ClockRefiner
[12/01 10:17:22    736s]  42.12   26.71    41.54     1     CCOpt::Phase::Routing
[12/01 10:17:22    736s]  40.40   25.62    39.85     1       Leaving CCOpt scope - Routing Tools
[12/01 10:17:22    736s]   3.14    1.99     0.00     1         Early Global Route - eGR->Nr High Frequency step
[12/01 10:17:22    736s]  32.28   20.47     0.00     1         NanoRoute
[12/01 10:17:22    736s]   4.43    2.81     0.00     1         Route Remaining Unrouted Nets
[12/01 10:17:22    736s]   0.98    0.62     0.00     1       Leaving CCOpt scope - extractRC
[12/01 10:17:22    736s]   0.16    0.10     0.00     1       Clock tree timing engine global stage delay update for slowDC:setup.late
[12/01 10:17:22    736s]   3.20    2.03     2.50     1     CCOpt::Phase::PostConditioning
[12/01 10:17:22    736s]   0.53    0.34     0.00     1       Leaving CCOpt scope - Initializing placement interface
[12/01 10:17:22    736s]   0.00    0.00     0.00     1       Reset bufferability constraints
[12/01 10:17:22    736s]   0.35    0.22     0.00     1       PostConditioning Upsizing To Fix DRVs
[12/01 10:17:22    736s]   0.46    0.29     0.00     1       Recomputing CTS skew targets
[12/01 10:17:22    736s]   0.22    0.14     0.00     1       PostConditioning Fixing DRVs
[12/01 10:17:22    736s]   0.32    0.20     0.00     1       Buffering to fix DRVs
[12/01 10:17:22    736s]   0.40    0.25     0.00     1       PostConditioning Fixing Skew by cell sizing
[12/01 10:17:22    736s]   0.10    0.06     0.00     1       Reconnecting optimized routes
[12/01 10:17:22    736s]   0.00    0.00     0.00     1       Update timing and DAG stats after post-conditioning
[12/01 10:17:22    736s]   0.12    0.08     0.00     1       Clock tree timing engine global stage delay update for slowDC:setup.late
[12/01 10:17:22    736s]   0.41    0.26     0.00     1     Post-balance tidy up or trial balance steps
[12/01 10:17:22    736s]   8.87    5.63     8.39     1     Tidy Up And Update Timing
[12/01 10:17:22    736s]   8.39    5.32     0.00     1       External - Set all clocks to propagated mode
[12/01 10:17:22    736s] -------------------------------------------------------------------------------------------------------------------
[12/01 10:17:22    736s] 
[12/01 10:17:22    736s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/01 10:17:22    736s] Leaving CCOpt scope - Cleaning up placement interface...
[12/01 10:17:22    736s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3329.9M, EPOCH TIME: 1669911442.304852
[12/01 10:17:22    736s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.065, REAL:0.065, MEM:2776.9M, EPOCH TIME: 1669911442.369893
[12/01 10:17:22    736s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/01 10:17:22    736s] Synthesizing clock trees with CCOpt done.
[12/01 10:17:22    736s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/01 10:17:22    736s] Type 'man IMPSP-9025' for more detail.
[12/01 10:17:22    736s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2072.1M, totSessionCpu=0:12:17 **
[12/01 10:17:23    741s] info: unfix 1 clock instance placement location
[12/01 10:17:23    741s] info: this clock instance will be remarked as fixed at the end of optimiztion
[12/01 10:17:23    741s] Need call spDPlaceInit before registerPrioInstLoc.
[12/01 10:17:23    741s] [EEQ-INFO] #EEQ #Cell
[12/01 10:17:23    741s] [EEQ-INFO] 1    868
[12/01 10:17:23    741s] [EEQ-INFO] Opt(LEF/DEF) master EEQ cnt: 868(868)
[12/01 10:17:23    741s] *** InitOpt #2 [begin] : totSession cpu/real = 0:12:21.0/0:06:46.4 (1.8), mem = 2757.6M
[12/01 10:17:24    741s] GigaOpt running with 4 threads.
[12/01 10:17:24    741s] Info: 4 threads available for lower-level modules during optimization.
[12/01 10:17:24    741s] OPERPROF: Starting DPlace-Init at level 1, MEM:2757.6M, EPOCH TIME: 1669911444.022863
[12/01 10:17:24    741s] z: 2, totalTracks: 1
[12/01 10:17:24    741s] z: 4, totalTracks: 1
[12/01 10:17:24    741s] z: 6, totalTracks: 1
[12/01 10:17:24    741s] z: 8, totalTracks: 1
[12/01 10:17:24    741s] #spOpts: VtWidth mergeVia=F 
[12/01 10:17:24    741s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2757.6M, EPOCH TIME: 1669911444.177887
[12/01 10:17:24    741s] 
[12/01 10:17:24    741s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/01 10:17:24    741s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.323, REAL:0.325, MEM:2757.6M, EPOCH TIME: 1669911444.502996
[12/01 10:17:24    741s] [CPU] DPlace-Init (cpu=0:00:00.5, real=0:00:00.0, mem=2757.6MB).
[12/01 10:17:24    741s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.501, REAL:0.516, MEM:2757.6M, EPOCH TIME: 1669911444.539058
[12/01 10:17:24    741s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2757.6M, EPOCH TIME: 1669911444.539426
[12/01 10:17:24    741s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.032, REAL:0.039, MEM:2757.6M, EPOCH TIME: 1669911444.578795
[12/01 10:17:24    741s] 
[12/01 10:17:24    741s] Creating Lib Analyzer ...
[12/01 10:17:24    741s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/01 10:17:24    741s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/01 10:17:24    741s] Total number of usable buffers from Lib Analyzer: 74 ( BUFX1MA10TR BUFX1BA10TR BUFX0P8MA10TR BUFX0P8BA10TR BUFX0P7MA10TR BUFX0P7BA10TR BUFHX1MA10TR BUFHX0P8MA10TR BUFHX0P7MA10TR BUFX2MA10TR BUFX2BA10TR BUFX1P7MA10TR BUFX1P7BA10TR BUFX1P4MA10TR BUFX1P4BA10TR BUFX1P2MA10TR BUFX1P2BA10TR BUFHX1P7MA10TR BUFHX1P4MA10TR BUFHX1P2MA10TR BUFX3MA10TR BUFX3BA10TR BUFX2P5MA10TR BUFX2P5BA10TR BUFHX2MA10TR FRICGX1BA10TR FRICGX0P8BA10TR FRICGX0P7BA10TR FRICGX0P6BA10TR FRICGX0P5BA10TR BUFHX3MA10TR BUFHX2P5MA10TR FRICGX2BA10TR FRICGX1P7BA10TR FRICGX1P4BA10TR FRICGX1P2BA10TR BUFX4MA10TR BUFX4BA10TR BUFX3P5MA10TR BUFX3P5BA10TR FRICGX3BA10TR FRICGX2P5BA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFHX3P5MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR FRICGX4BA10TR FRICGX3P5BA10TR BUFHX6MA10TR FRICGX5BA10TR BUFX7P5MA10TR BUFX7P5BA10TR FRICGX6BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR FRICGX7P5BA10TR BUFX11MA10TR BUFX11BA10TR BUFHX9MA10TR FRICGX9BA10TR BUFX13MA10TR BUFX13BA10TR BUFHX11MA10TR FRICGX11BA10TR FRICGX13BA10TR BUFX16MA10TR BUFX16BA10TR BUFHX13MA10TR FRICGX16BA10TR BUFHX16MA10TR)
[12/01 10:17:24    741s] Total number of usable inverters from Lib Analyzer: 40 ( INVX1MA10TR INVX1BA10TR INVX0P8MA10TR INVX0P8BA10TR INVX0P7MA10TR INVX0P7BA10TR INVX0P6MA10TR INVX0P6BA10TR INVX0P5MA10TR INVX0P5BA10TR INVX2MA10TR INVX2BA10TR INVX1P7MA10TR INVX1P7BA10TR INVX1P4MA10TR INVX1P4BA10TR INVX1P2MA10TR INVX1P2BA10TR INVX3MA10TR INVX3BA10TR INVX2P5MA10TR INVX2P5BA10TR INVX4MA10TR INVX4BA10TR INVX3P5MA10TR INVX3P5BA10TR INVX5MA10TR INVX5BA10TR INVX6MA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9MA10TR INVX9BA10TR INVX11MA10TR INVX11BA10TR INVX13MA10TR INVX13BA10TR INVX16MA10TR INVX16BA10TR)
[12/01 10:17:24    741s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TR DLY4X0P5MA10TR)
[12/01 10:17:24    741s] 
[12/01 10:17:24    741s] {RT default_rc_corner 0 6 6 0}
[12/01 10:17:26    743s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:12:24 mem=2764.6M
[12/01 10:17:26    743s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:12:24 mem=2764.6M
[12/01 10:17:26    743s] Creating Lib Analyzer, finished. 
[12/01 10:17:27    744s] **optDesign ... cpu = 0:00:07, real = 0:00:05, mem = 2144.7M, totSessionCpu=0:12:24 **
[12/01 10:17:27    744s] *** optDesign -postCTS ***
[12/01 10:17:27    744s] DRC Margin: user margin 0.0; extra margin 0.2
[12/01 10:17:27    744s] Hold Target Slack: user slack 0
[12/01 10:17:27    744s] Setup Target Slack: user slack 0; extra slack 0.0
[12/01 10:17:27    744s] setUsefulSkewMode -ecoRoute false
[12/01 10:17:27    744s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2764.6M, EPOCH TIME: 1669911447.302574
[12/01 10:17:27    744s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.327, REAL:0.328, MEM:2764.6M, EPOCH TIME: 1669911447.630785
[12/01 10:17:27    744s] 
[12/01 10:17:27    744s] TimeStamp Deleting Cell Server Begin ...
[12/01 10:17:27    744s] Deleting Lib Analyzer.
[12/01 10:17:27    744s] 
[12/01 10:17:27    744s] TimeStamp Deleting Cell Server End ...
[12/01 10:17:27    744s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/01 10:17:27    744s] 
[12/01 10:17:27    744s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/01 10:17:27    744s] Summary for sequential cells identification: 
[12/01 10:17:27    744s]   Identified SBFF number: 148
[12/01 10:17:27    744s]   Identified MBFF number: 0
[12/01 10:17:27    744s]   Identified SB Latch number: 0
[12/01 10:17:27    744s]   Identified MB Latch number: 0
[12/01 10:17:27    744s]   Not identified SBFF number: 0
[12/01 10:17:27    744s]   Not identified MBFF number: 0
[12/01 10:17:27    744s]   Not identified SB Latch number: 0
[12/01 10:17:27    744s]   Not identified MB Latch number: 0
[12/01 10:17:27    744s]   Number of sequential cells which are not FFs: 106
[12/01 10:17:27    744s]  Visiting view : slowView
[12/01 10:17:27    744s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/01 10:17:27    744s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/01 10:17:27    744s]  Visiting view : fastView
[12/01 10:17:27    744s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/01 10:17:27    744s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/01 10:17:27    744s] TLC MultiMap info (StdDelay):
[12/01 10:17:27    744s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/01 10:17:27    744s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/01 10:17:27    744s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/01 10:17:27    744s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/01 10:17:27    744s]  Setting StdDelay to: 15.6ps
[12/01 10:17:27    744s] 
[12/01 10:17:27    744s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/01 10:17:27    745s] 
[12/01 10:17:27    745s] TimeStamp Deleting Cell Server Begin ...
[12/01 10:17:27    745s] 
[12/01 10:17:27    745s] TimeStamp Deleting Cell Server End ...
[12/01 10:17:28    745s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2764.6M, EPOCH TIME: 1669911448.107424
[12/01 10:17:28    745s] All LLGs are deleted
[12/01 10:17:28    745s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2764.6M, EPOCH TIME: 1669911448.107534
[12/01 10:17:28    745s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.013, REAL:0.013, MEM:2764.6M, EPOCH TIME: 1669911448.120807
[12/01 10:17:28    745s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.015, REAL:0.015, MEM:2758.6M, EPOCH TIME: 1669911448.122185
[12/01 10:17:28    745s] Start to check current routing status for nets...
[12/01 10:17:28    745s] All nets are already routed correctly.
[12/01 10:17:28    745s] End to check current routing status for nets (mem=2758.6M)
[12/01 10:17:28    745s] #optDebug: Start CG creation (mem=2787.2M)
[12/01 10:17:28    745s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 2.000000 defLenToSkip 14.000000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 14.000000 
[12/01 10:17:29    746s] (cpu=0:00:00.2, mem=2845.8M)
[12/01 10:17:29    746s]  ...processing cgPrt (cpu=0:00:00.2, mem=2845.8M)
[12/01 10:17:29    746s]  ...processing cgEgp (cpu=0:00:00.2, mem=2845.8M)
[12/01 10:17:29    746s]  ...processing cgPbk (cpu=0:00:00.2, mem=2845.8M)
[12/01 10:17:29    746s]  ...processing cgNrb(cpu=0:00:00.2, mem=2845.8M)
[12/01 10:17:29    746s]  ...processing cgObs (cpu=0:00:00.2, mem=2845.8M)
[12/01 10:17:29    746s]  ...processing cgCon (cpu=0:00:00.2, mem=2845.8M)
[12/01 10:17:29    746s]  ...processing cgPdm (cpu=0:00:00.2, mem=2845.8M)
[12/01 10:17:29    746s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=2845.8M)
[12/01 10:17:52    769s] Compute RC Scale Done ...
[12/01 10:17:52    769s] All LLGs are deleted
[12/01 10:17:52    769s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2836.2M, EPOCH TIME: 1669911472.471118
[12/01 10:17:52    769s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:2836.2M, EPOCH TIME: 1669911472.471954
[12/01 10:17:52    769s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2836.2M, EPOCH TIME: 1669911472.533987
[12/01 10:17:52    769s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2836.2M, EPOCH TIME: 1669911472.540318
[12/01 10:17:52    769s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2836.2M, EPOCH TIME: 1669911472.549466
[12/01 10:17:52    769s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.007, MEM:2836.2M, EPOCH TIME: 1669911472.556129
[12/01 10:17:52    769s] Fast DP-INIT is on for default
[12/01 10:17:52    769s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.179, REAL:0.103, MEM:2836.2M, EPOCH TIME: 1669911472.643618
[12/01 10:17:52    769s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.384, REAL:0.309, MEM:2836.2M, EPOCH TIME: 1669911472.843417
[12/01 10:17:53    770s] Starting delay calculation for Setup views
[12/01 10:17:53    770s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/01 10:17:53    770s] #################################################################################
[12/01 10:17:53    770s] # Design Stage: PreRoute
[12/01 10:17:53    770s] # Design Name: toplevel_498
[12/01 10:17:53    770s] # Design Mode: 90nm
[12/01 10:17:53    770s] # Analysis Mode: MMMC Non-OCV 
[12/01 10:17:53    770s] # Parasitics Mode: No SPEF/RCDB 
[12/01 10:17:53    770s] # Signoff Settings: SI Off 
[12/01 10:17:53    770s] #################################################################################
[12/01 10:17:53    771s] Topological Sorting (REAL = 0:00:00.0, MEM = 2834.2M, InitMEM = 2834.2M)
[12/01 10:17:54    772s] Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'slowView'
[12/01 10:17:54    772s] Calculate delays in BcWc mode...
[12/01 10:17:54    772s] Start delay calculation (fullDC) (4 T). (MEM=2834.21)
[12/01 10:17:54    773s] End AAE Lib Interpolated Model. (MEM=2846.73 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 10:18:00    791s] Total number of fetched objects 106195
[12/01 10:18:00    791s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[12/01 10:18:00    791s] End delay calculation. (MEM=2966.38 CPU=0:00:15.5 REAL=0:00:05.0)
[12/01 10:18:00    791s] End delay calculation (fullDC). (MEM=2966.38 CPU=0:00:19.0 REAL=0:00:06.0)
[12/01 10:18:00    791s] *** CDM Built up (cpu=0:00:21.5  real=0:00:07.0  mem= 2966.4M) ***
[12/01 10:18:01    793s] *** Done Building Timing Graph (cpu=0:00:23.8 real=0:00:08.0 totSessionCpu=0:13:14 mem=2981.4M)
[12/01 10:18:02    795s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 28.372  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  12547  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 8.346%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:59, real = 0:00:40, mem = 2221.4M, totSessionCpu=0:13:16 **
[12/01 10:18:02    795s] *** InitOpt #2 [finish] : cpu/real = 0:00:54.7/0:00:38.8 (1.4), totSession cpu/real = 0:13:15.8/0:07:25.1 (1.8), mem = 2827.9M
[12/01 10:18:02    795s] 
[12/01 10:18:02    795s] =============================================================================================
[12/01 10:18:02    795s]  Step TAT Report for InitOpt #2                                                 21.10-p004_1
[12/01 10:18:02    795s] =============================================================================================
[12/01 10:18:02    795s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 10:18:02    795s] ---------------------------------------------------------------------------------------------
[12/01 10:18:02    795s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 10:18:02    795s] [ OptSummaryReport       ]      1   0:00:00.6  (   1.6 % )     0:00:10.3 /  0:00:26.4    2.6
[12/01 10:18:02    795s] [ DrvReport              ]      1   0:00:01.0  (   2.5 % )     0:00:01.0 /  0:00:01.7    1.7
[12/01 10:18:02    795s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[12/01 10:18:02    795s] [ LibAnalyzerInit        ]      1   0:00:02.2  (   5.7 % )     0:00:02.2 /  0:00:02.3    1.0
[12/01 10:18:02    795s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 10:18:02    795s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.0
[12/01 10:18:02    795s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 10:18:02    795s] [ TimingUpdate           ]      1   0:00:00.8  (   2.1 % )     0:00:08.6 /  0:00:23.8    2.8
[12/01 10:18:02    795s] [ FullDelayCalc          ]      1   0:00:07.8  (  20.1 % )     0:00:07.8 /  0:00:21.8    2.8
[12/01 10:18:02    795s] [ TimingReport           ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.2    1.3
[12/01 10:18:02    795s] [ MISC                   ]          0:00:26.0  (  67.0 % )     0:00:26.0 /  0:00:25.8    1.0
[12/01 10:18:02    795s] ---------------------------------------------------------------------------------------------
[12/01 10:18:02    795s]  InitOpt #2 TOTAL                   0:00:38.8  ( 100.0 % )     0:00:38.8 /  0:00:54.7    1.4
[12/01 10:18:02    795s] ---------------------------------------------------------------------------------------------
[12/01 10:18:02    795s] 
[12/01 10:18:02    795s] ** INFO : this run is activating low effort ccoptDesign flow
[12/01 10:18:02    795s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/01 10:18:02    795s] ### Creating PhyDesignMc. totSessionCpu=0:13:16 mem=2827.9M
[12/01 10:18:02    795s] OPERPROF: Starting DPlace-Init at level 1, MEM:2827.9M, EPOCH TIME: 1669911482.723738
[12/01 10:18:02    795s] z: 2, totalTracks: 1
[12/01 10:18:02    795s] z: 4, totalTracks: 1
[12/01 10:18:02    795s] z: 6, totalTracks: 1
[12/01 10:18:02    795s] z: 8, totalTracks: 1
[12/01 10:18:02    795s] #spOpts: VtWidth mergeVia=F 
[12/01 10:18:02    795s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2827.9M, EPOCH TIME: 1669911482.866846
[12/01 10:18:03    796s] 
[12/01 10:18:03    796s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/01 10:18:03    796s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.323, REAL:0.325, MEM:2827.9M, EPOCH TIME: 1669911483.191593
[12/01 10:18:03    796s] [CPU] DPlace-Init (cpu=0:00:00.5, real=0:00:01.0, mem=2827.9MB).
[12/01 10:18:03    796s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.503, REAL:0.505, MEM:2827.9M, EPOCH TIME: 1669911483.228644
[12/01 10:18:03    796s] InstCnt mismatch: prevInstCnt = 105010, ttlInstCnt = 105152
[12/01 10:18:03    796s] TotalInstCnt at PhyDesignMc Initialization: 105,152
[12/01 10:18:03    796s] ### Creating PhyDesignMc, finished. totSessionCpu=0:13:17 mem=2827.9M
[12/01 10:18:03    796s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2827.9M, EPOCH TIME: 1669911483.599012
[12/01 10:18:03    796s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.034, REAL:0.035, MEM:2827.9M, EPOCH TIME: 1669911483.633582
[12/01 10:18:03    796s] TotalInstCnt at PhyDesignMc Destruction: 105,152
[12/01 10:18:03    797s] #optDebug: fT-E <X 2 0 0 1>
[12/01 10:18:03    797s] -congRepairInPostCTS false                 # bool, default=false, private
[12/01 10:18:04    798s] 
[12/01 10:18:04    798s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/01 10:18:04    798s] Summary for sequential cells identification: 
[12/01 10:18:04    798s]   Identified SBFF number: 148
[12/01 10:18:04    798s]   Identified MBFF number: 0
[12/01 10:18:04    798s]   Identified SB Latch number: 0
[12/01 10:18:04    798s]   Identified MB Latch number: 0
[12/01 10:18:04    798s]   Not identified SBFF number: 0
[12/01 10:18:04    798s]   Not identified MBFF number: 0
[12/01 10:18:04    798s]   Not identified SB Latch number: 0
[12/01 10:18:04    798s]   Not identified MB Latch number: 0
[12/01 10:18:04    798s]   Number of sequential cells which are not FFs: 106
[12/01 10:18:04    798s]  Visiting view : slowView
[12/01 10:18:04    798s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/01 10:18:04    798s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/01 10:18:04    798s]  Visiting view : fastView
[12/01 10:18:04    798s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/01 10:18:04    798s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/01 10:18:04    798s] TLC MultiMap info (StdDelay):
[12/01 10:18:04    798s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/01 10:18:04    798s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/01 10:18:04    798s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/01 10:18:04    798s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/01 10:18:04    798s]  Setting StdDelay to: 15.6ps
[12/01 10:18:04    798s] 
[12/01 10:18:04    798s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/01 10:18:05    799s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -numThreads 4 -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 31.2
[12/01 10:18:05    799s] Begin: GigaOpt Route Type Constraints Refinement
[12/01 10:18:05    799s] *** CongRefineRouteType #1 [begin] : totSession cpu/real = 0:13:19.0/0:07:27.4 (1.8), mem = 2831.9M
[12/01 10:18:05    799s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1508544.4
[12/01 10:18:05    799s] ### Creating RouteCongInterface, started
[12/01 10:18:05    799s] 
[12/01 10:18:05    799s] Creating Lib Analyzer ...
[12/01 10:18:05    799s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/01 10:18:05    799s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/01 10:18:05    799s] Total number of usable buffers from Lib Analyzer: 28 ( BUFX1MA10TR BUFHX1MA10TR BUFX2MA10TR BUFX2BA10TR BUFHX1P7MA10TR BUFX3MA10TR BUFX3BA10TR BUFHX3MA10TR BUFX4MA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR BUFHX6MA10TR BUFX7P5MA10TR BUFX7P5BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR BUFX11MA10TR BUFX11BA10TR BUFX13MA10TR BUFX13BA10TR BUFX16MA10TR BUFX16BA10TR BUFHX16MA10TR)
[12/01 10:18:05    799s] Total number of usable inverters from Lib Analyzer: 20 ( INVX1MA10TR INVX1BA10TR INVX0P8BA10TR INVX0P6BA10TR INVX2MA10TR INVX2BA10TR INVX1P7BA10TR INVX3MA10TR INVX3BA10TR INVX2P5BA10TR INVX4BA10TR INVX5BA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9BA10TR INVX11BA10TR INVX13BA10TR INVX16MA10TR INVX16BA10TR)
[12/01 10:18:05    799s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TR DLY4X0P5MA10TR)
[12/01 10:18:05    799s] 
[12/01 10:18:05    799s] {RT default_rc_corner 0 6 6 0}
[12/01 10:18:06    800s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:13:21 mem=2837.4M
[12/01 10:18:06    800s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:13:21 mem=2837.4M
[12/01 10:18:06    800s] Creating Lib Analyzer, finished. 
[12/01 10:18:06    800s] ### Creating LA Mngr. totSessionCpu=0:13:21 mem=2837.4M
[12/01 10:18:06    800s] ### Creating LA Mngr, finished. totSessionCpu=0:13:21 mem=2837.4M
[12/01 10:18:06    801s] 
[12/01 10:18:06    801s] #optDebug:  {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.8500} {6, 0.200, 0.6214} 
[12/01 10:18:06    801s] 
[12/01 10:18:06    801s] #optDebug: {0, 1.000}
[12/01 10:18:06    801s] ### Creating RouteCongInterface, finished
[12/01 10:18:07    801s] Updated routing constraints on 0 nets.
[12/01 10:18:07    801s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1508544.4
[12/01 10:18:07    801s] Bottom Preferred Layer:
[12/01 10:18:07    801s] +-----------+------------+----------+
[12/01 10:18:07    801s] |   Layer   |    CLK     |   Rule   |
[12/01 10:18:07    801s] +-----------+------------+----------+
[12/01 10:18:07    801s] | M3 (z=3)  |        153 | default  |
[12/01 10:18:07    801s] +-----------+------------+----------+
[12/01 10:18:07    801s] Via Pillar Rule:
[12/01 10:18:07    801s]     None
[12/01 10:18:07    801s] *** CongRefineRouteType #1 [finish] : cpu/real = 0:00:02.3/0:00:02.0 (1.1), totSession cpu/real = 0:13:21.3/0:07:29.5 (1.8), mem = 2837.4M
[12/01 10:18:07    801s] 
[12/01 10:18:07    801s] =============================================================================================
[12/01 10:18:07    801s]  Step TAT Report for CongRefineRouteType #1                                     21.10-p004_1
[12/01 10:18:07    801s] =============================================================================================
[12/01 10:18:07    801s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 10:18:07    801s] ---------------------------------------------------------------------------------------------
[12/01 10:18:07    801s] [ LibAnalyzerInit        ]      1   0:00:01.4  (  69.7 % )     0:00:01.4 /  0:00:01.5    1.1
[12/01 10:18:07    801s] [ RouteCongInterfaceInit ]      1   0:00:00.4  (  21.8 % )     0:00:01.8 /  0:00:02.0    1.1
[12/01 10:18:07    801s] [ MISC                   ]          0:00:00.2  (   8.5 % )     0:00:00.2 /  0:00:00.3    1.5
[12/01 10:18:07    801s] ---------------------------------------------------------------------------------------------
[12/01 10:18:07    801s]  CongRefineRouteType #1 TOTAL       0:00:02.0  ( 100.0 % )     0:00:02.0 /  0:00:02.3    1.1
[12/01 10:18:07    801s] ---------------------------------------------------------------------------------------------
[12/01 10:18:07    801s] 
[12/01 10:18:07    801s] End: GigaOpt Route Type Constraints Refinement
[12/01 10:18:07    801s] *** Starting optimizing excluded clock nets MEM= 2837.4M) ***
[12/01 10:18:07    801s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2837.4M) ***
[12/01 10:18:07    801s] *** Starting optimizing excluded clock nets MEM= 2837.4M) ***
[12/01 10:18:07    801s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2837.4M) ***
[12/01 10:18:07    801s] Info: Done creating the CCOpt slew target map.
[12/01 10:18:07    801s] Begin: GigaOpt high fanout net optimization
[12/01 10:18:07    801s] GigaOpt HFN: use maxLocalDensity 1.2
[12/01 10:18:07    801s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 4 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/01 10:18:07    801s] *** DrvOpt #4 [begin] : totSession cpu/real = 0:13:21.5/0:07:29.6 (1.8), mem = 2837.4M
[12/01 10:18:07    801s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[12/01 10:18:07    801s] Info: 153 nets with fixed/cover wires excluded.
[12/01 10:18:07    801s] Info: 153 clock nets excluded from IPO operation.
[12/01 10:18:07    801s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1508544.5
[12/01 10:18:07    801s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/01 10:18:07    801s] ### Creating PhyDesignMc. totSessionCpu=0:13:22 mem=2837.4M
[12/01 10:18:07    801s] OPERPROF: Starting DPlace-Init at level 1, MEM:2837.4M, EPOCH TIME: 1669911487.527866
[12/01 10:18:07    801s] z: 2, totalTracks: 1
[12/01 10:18:07    801s] z: 4, totalTracks: 1
[12/01 10:18:07    801s] z: 6, totalTracks: 1
[12/01 10:18:07    801s] z: 8, totalTracks: 1
[12/01 10:18:07    801s] #spOpts: VtWidth mergeVia=F 
[12/01 10:18:07    801s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2837.4M, EPOCH TIME: 1669911487.668783
[12/01 10:18:07    802s] 
[12/01 10:18:07    802s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/01 10:18:07    802s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.327, REAL:0.329, MEM:2837.4M, EPOCH TIME: 1669911487.997342
[12/01 10:18:08    802s] [CPU] DPlace-Init (cpu=0:00:00.5, real=0:00:01.0, mem=2837.4MB).
[12/01 10:18:08    802s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.497, REAL:0.506, MEM:2837.4M, EPOCH TIME: 1669911488.034200
[12/01 10:18:08    804s] TotalInstCnt at PhyDesignMc Initialization: 105,152
[12/01 10:18:08    804s] ### Creating PhyDesignMc, finished. totSessionCpu=0:13:24 mem=2837.4M
[12/01 10:18:08    804s] ### Creating RouteCongInterface, started
[12/01 10:18:09    804s] 
[12/01 10:18:09    804s] #optDebug:  {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.7135} {6, 0.200, 0.4971} 
[12/01 10:18:09    804s] 
[12/01 10:18:09    804s] #optDebug: {0, 1.000}
[12/01 10:18:09    804s] ### Creating RouteCongInterface, finished
[12/01 10:18:09    804s] ### Creating LA Mngr. totSessionCpu=0:13:25 mem=2837.4M
[12/01 10:18:09    804s] ### Creating LA Mngr, finished. totSessionCpu=0:13:25 mem=2837.4M
[12/01 10:18:11    807s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/01 10:18:11    808s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/01 10:18:11    808s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/01 10:18:11    808s] Total-nets :: 106176, Stn-nets :: 0, ratio :: 0 %
[12/01 10:18:11    808s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2931.3M, EPOCH TIME: 1669911491.428417
[12/01 10:18:11    808s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.031, REAL:0.031, MEM:2834.3M, EPOCH TIME: 1669911491.459643
[12/01 10:18:11    808s] TotalInstCnt at PhyDesignMc Destruction: 105,152
[12/01 10:18:11    808s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1508544.5
[12/01 10:18:11    808s] *** DrvOpt #4 [finish] : cpu/real = 0:00:06.6/0:00:04.3 (1.5), totSession cpu/real = 0:13:28.0/0:07:33.9 (1.8), mem = 2834.3M
[12/01 10:18:11    808s] 
[12/01 10:18:11    808s] =============================================================================================
[12/01 10:18:11    808s]  Step TAT Report for DrvOpt #4                                                  21.10-p004_1
[12/01 10:18:11    808s] =============================================================================================
[12/01 10:18:11    808s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 10:18:11    808s] ---------------------------------------------------------------------------------------------
[12/01 10:18:11    808s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 10:18:11    808s] [ PlacerInterfaceInit    ]      1   0:00:01.3  (  31.0 % )     0:00:01.3 /  0:00:02.2    1.7
[12/01 10:18:11    808s] [ RouteCongInterfaceInit ]      1   0:00:00.4  (   9.1 % )     0:00:00.4 /  0:00:00.5    1.2
[12/01 10:18:11    808s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 10:18:11    808s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.7
[12/01 10:18:11    808s] [ MISC                   ]          0:00:02.6  (  59.6 % )     0:00:02.6 /  0:00:03.8    1.5
[12/01 10:18:11    808s] ---------------------------------------------------------------------------------------------
[12/01 10:18:11    808s]  DrvOpt #4 TOTAL                    0:00:04.3  ( 100.0 % )     0:00:04.3 /  0:00:06.6    1.5
[12/01 10:18:11    808s] ---------------------------------------------------------------------------------------------
[12/01 10:18:11    808s] 
[12/01 10:18:11    808s] GigaOpt HFN: restore maxLocalDensity to 0.98
[12/01 10:18:11    808s] End: GigaOpt high fanout net optimization
[12/01 10:18:13    810s] Deleting Lib Analyzer.
[12/01 10:18:13    810s] Begin: GigaOpt Global Optimization
[12/01 10:18:13    810s] *info: use new DP (enabled)
[12/01 10:18:13    810s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 4 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[12/01 10:18:13    810s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[12/01 10:18:13    810s] Info: 153 nets with fixed/cover wires excluded.
[12/01 10:18:14    810s] Info: 153 clock nets excluded from IPO operation.
[12/01 10:18:14    810s] *** GlobalOpt #1 [begin] : totSession cpu/real = 0:13:30.8/0:07:36.4 (1.8), mem = 2835.8M
[12/01 10:18:14    810s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1508544.6
[12/01 10:18:14    810s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/01 10:18:14    810s] ### Creating PhyDesignMc. totSessionCpu=0:13:31 mem=2835.8M
[12/01 10:18:14    810s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/01 10:18:14    810s] OPERPROF: Starting DPlace-Init at level 1, MEM:2835.8M, EPOCH TIME: 1669911494.019544
[12/01 10:18:14    810s] z: 2, totalTracks: 1
[12/01 10:18:14    810s] z: 4, totalTracks: 1
[12/01 10:18:14    810s] z: 6, totalTracks: 1
[12/01 10:18:14    810s] z: 8, totalTracks: 1
[12/01 10:18:14    810s] #spOpts: VtWidth mergeVia=F 
[12/01 10:18:14    810s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2835.8M, EPOCH TIME: 1669911494.154125
[12/01 10:18:14    811s] 
[12/01 10:18:14    811s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/01 10:18:14    811s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.327, REAL:0.329, MEM:2835.8M, EPOCH TIME: 1669911494.483013
[12/01 10:18:14    811s] [CPU] DPlace-Init (cpu=0:00:00.5, real=0:00:00.0, mem=2835.8MB).
[12/01 10:18:14    811s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.497, REAL:0.500, MEM:2835.8M, EPOCH TIME: 1669911494.519157
[12/01 10:18:15    813s] TotalInstCnt at PhyDesignMc Initialization: 105,152
[12/01 10:18:15    813s] ### Creating PhyDesignMc, finished. totSessionCpu=0:13:33 mem=2835.8M
[12/01 10:18:15    813s] ### Creating RouteCongInterface, started
[12/01 10:18:15    813s] 
[12/01 10:18:15    813s] Creating Lib Analyzer ...
[12/01 10:18:15    813s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/01 10:18:15    813s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/01 10:18:15    813s] Total number of usable buffers from Lib Analyzer: 28 ( BUFX1MA10TR BUFHX1MA10TR BUFX2MA10TR BUFX2BA10TR BUFHX1P7MA10TR BUFX3MA10TR BUFX3BA10TR BUFHX3MA10TR BUFX4MA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR BUFHX6MA10TR BUFX7P5MA10TR BUFX7P5BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR BUFX11MA10TR BUFX11BA10TR BUFX13MA10TR BUFX13BA10TR BUFX16MA10TR BUFX16BA10TR BUFHX16MA10TR)
[12/01 10:18:15    813s] Total number of usable inverters from Lib Analyzer: 20 ( INVX1MA10TR INVX1BA10TR INVX0P8BA10TR INVX0P6BA10TR INVX2MA10TR INVX2BA10TR INVX1P7BA10TR INVX3MA10TR INVX3BA10TR INVX2P5BA10TR INVX4BA10TR INVX5BA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9BA10TR INVX11BA10TR INVX13BA10TR INVX16MA10TR INVX16BA10TR)
[12/01 10:18:15    813s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TR DLY4X0P5MA10TR)
[12/01 10:18:15    813s] 
[12/01 10:18:15    813s] {RT default_rc_corner 0 6 6 0}
[12/01 10:18:16    814s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:13:35 mem=2835.8M
[12/01 10:18:16    814s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:13:35 mem=2835.8M
[12/01 10:18:16    814s] Creating Lib Analyzer, finished. 
[12/01 10:18:17    815s] 
[12/01 10:18:17    815s] #optDebug:  {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.8500} {6, 0.200, 0.6214} 
[12/01 10:18:17    815s] 
[12/01 10:18:17    815s] #optDebug: {0, 1.000}
[12/01 10:18:17    815s] ### Creating RouteCongInterface, finished
[12/01 10:18:17    815s] ### Creating LA Mngr. totSessionCpu=0:13:35 mem=2835.8M
[12/01 10:18:17    815s] ### Creating LA Mngr, finished. totSessionCpu=0:13:35 mem=2835.8M
[12/01 10:18:19    817s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[12/01 10:18:19    817s] *info: 153 clock nets excluded
[12/01 10:18:19    817s] *info: 2 special nets excluded.
[12/01 10:18:19    817s] *info: 2 external nets with a tri-state driver excluded.
[12/01 10:18:19    817s] *info: 14 multi-driver nets excluded.
[12/01 10:18:19    817s] *info: 2158 no-driver nets excluded.
[12/01 10:18:19    817s] *info: 153 nets with fixed/cover wires excluded.
[12/01 10:18:20    818s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3024.6M, EPOCH TIME: 1669911500.165265
[12/01 10:18:20    818s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.004, REAL:0.004, MEM:3024.6M, EPOCH TIME: 1669911500.168971
[12/01 10:18:20    818s] Info: Begin MT loop @oiCellDelayCachingJob with 4 threads.
[12/01 10:18:20    819s] Info: End MT loop @oiCellDelayCachingJob.
[12/01 10:18:21    819s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[12/01 10:18:21    819s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[12/01 10:18:21    819s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[12/01 10:18:21    819s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[12/01 10:18:21    819s] |   0.000|   0.000|    8.35%|   0:00:00.0| 3040.6M|  slowView|       NA| NA                                                 |
[12/01 10:18:21    819s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[12/01 10:18:21    819s] 
[12/01 10:18:21    819s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=3040.6M) ***
[12/01 10:18:21    819s] 
[12/01 10:18:21    819s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=3040.6M) ***
[12/01 10:18:21    819s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[12/01 10:18:21    820s] Total-nets :: 106176, Stn-nets :: 0, ratio :: 0 %
[12/01 10:18:21    820s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2929.7M, EPOCH TIME: 1669911501.728003
[12/01 10:18:21    820s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.032, REAL:0.032, MEM:2832.7M, EPOCH TIME: 1669911501.759723
[12/01 10:18:21    820s] TotalInstCnt at PhyDesignMc Destruction: 105,152
[12/01 10:18:21    820s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1508544.6
[12/01 10:18:21    820s] *** GlobalOpt #1 [finish] : cpu/real = 0:00:09.2/0:00:07.7 (1.2), totSession cpu/real = 0:13:40.0/0:07:44.2 (1.8), mem = 2832.7M
[12/01 10:18:21    820s] 
[12/01 10:18:21    820s] =============================================================================================
[12/01 10:18:21    820s]  Step TAT Report for GlobalOpt #1                                               21.10-p004_1
[12/01 10:18:21    820s] =============================================================================================
[12/01 10:18:21    820s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 10:18:21    820s] ---------------------------------------------------------------------------------------------
[12/01 10:18:21    820s] [ SlackTraversorInit     ]      1   0:00:00.6  (   7.9 % )     0:00:00.6 /  0:00:00.6    1.0
[12/01 10:18:21    820s] [ LibAnalyzerInit        ]      1   0:00:01.4  (  17.9 % )     0:00:01.4 /  0:00:01.5    1.1
[12/01 10:18:21    820s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 10:18:21    820s] [ PlacerInterfaceInit    ]      1   0:00:01.4  (  17.9 % )     0:00:01.4 /  0:00:02.4    1.7
[12/01 10:18:21    820s] [ RouteCongInterfaceInit ]      1   0:00:00.4  (   5.1 % )     0:00:01.8 /  0:00:01.9    1.1
[12/01 10:18:21    820s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 10:18:21    820s] [ TransformInit          ]      1   0:00:02.9  (  37.6 % )     0:00:02.9 /  0:00:02.9    1.0
[12/01 10:18:21    820s] [ MISC                   ]          0:00:01.0  (  13.5 % )     0:00:01.0 /  0:00:01.4    1.3
[12/01 10:18:21    820s] ---------------------------------------------------------------------------------------------
[12/01 10:18:21    820s]  GlobalOpt #1 TOTAL                 0:00:07.7  ( 100.0 % )     0:00:07.7 /  0:00:09.2    1.2
[12/01 10:18:21    820s] ---------------------------------------------------------------------------------------------
[12/01 10:18:21    820s] 
[12/01 10:18:21    820s] End: GigaOpt Global Optimization
[12/01 10:18:21    820s] *** Timing Is met
[12/01 10:18:21    820s] *** Check timing (0:00:00.0)
[12/01 10:18:21    820s] Deleting Lib Analyzer.
[12/01 10:18:21    820s] GigaOpt Checkpoint: Internal reclaim -numThreads 4 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[12/01 10:18:21    820s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[12/01 10:18:21    820s] Info: 153 nets with fixed/cover wires excluded.
[12/01 10:18:22    820s] Info: 153 clock nets excluded from IPO operation.
[12/01 10:18:22    820s] ### Creating LA Mngr. totSessionCpu=0:13:40 mem=2832.7M
[12/01 10:18:22    820s] ### Creating LA Mngr, finished. totSessionCpu=0:13:40 mem=2832.7M
[12/01 10:18:22    820s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/01 10:18:22    820s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2832.7M, EPOCH TIME: 1669911502.250824
[12/01 10:18:22    820s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.355, REAL:0.357, MEM:2832.7M, EPOCH TIME: 1669911502.607894
[12/01 10:18:25    824s] 
[12/01 10:18:25    824s] Active setup views:
[12/01 10:18:25    824s]  slowView
[12/01 10:18:25    824s]   Dominating endpoints: 0
[12/01 10:18:25    824s]   Dominating TNS: -0.000
[12/01 10:18:25    824s] 
[12/01 10:18:25    824s] **INFO: Flow update: Design timing is met.
[12/01 10:18:25    824s] **INFO: Flow update: Design timing is met.
[12/01 10:18:26    825s] GigaOpt Checkpoint: Internal reclaim -numThreads 4 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[12/01 10:18:26    825s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[12/01 10:18:26    825s] Info: 153 nets with fixed/cover wires excluded.
[12/01 10:18:26    825s] Info: 153 clock nets excluded from IPO operation.
[12/01 10:18:26    825s] ### Creating LA Mngr. totSessionCpu=0:13:45 mem=2832.4M
[12/01 10:18:26    825s] ### Creating LA Mngr, finished. totSessionCpu=0:13:45 mem=2832.4M
[12/01 10:18:26    825s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/01 10:18:26    825s] ### Creating PhyDesignMc. totSessionCpu=0:13:45 mem=3006.0M
[12/01 10:18:26    825s] OPERPROF: Starting DPlace-Init at level 1, MEM:3006.0M, EPOCH TIME: 1669911506.942665
[12/01 10:18:26    825s] z: 2, totalTracks: 1
[12/01 10:18:26    825s] z: 4, totalTracks: 1
[12/01 10:18:26    825s] z: 6, totalTracks: 1
[12/01 10:18:26    825s] z: 8, totalTracks: 1
[12/01 10:18:26    825s] #spOpts: VtWidth mergeVia=F 
[12/01 10:18:27    825s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3006.0M, EPOCH TIME: 1669911507.074547
[12/01 10:18:27    825s] 
[12/01 10:18:27    825s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/01 10:18:27    825s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.319, REAL:0.320, MEM:3006.0M, EPOCH TIME: 1669911507.394999
[12/01 10:18:27    825s] [CPU] DPlace-Init (cpu=0:00:00.5, real=0:00:01.0, mem=3006.0MB).
[12/01 10:18:27    825s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.486, REAL:0.488, MEM:3006.0M, EPOCH TIME: 1669911507.430907
[12/01 10:18:28    827s] TotalInstCnt at PhyDesignMc Initialization: 105,152
[12/01 10:18:28    827s] ### Creating PhyDesignMc, finished. totSessionCpu=0:13:48 mem=3038.0M
[12/01 10:18:28    827s] Begin: Area Reclaim Optimization
[12/01 10:18:28    827s] *** AreaOpt #1 [begin] : totSession cpu/real = 0:13:47.6/0:07:50.7 (1.8), mem = 3038.0M
[12/01 10:18:28    827s] 
[12/01 10:18:28    827s] Creating Lib Analyzer ...
[12/01 10:18:28    827s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/01 10:18:28    827s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/01 10:18:28    827s] Total number of usable buffers from Lib Analyzer: 28 ( BUFX1MA10TR BUFHX1MA10TR BUFX2MA10TR BUFX2BA10TR BUFHX1P7MA10TR BUFX3MA10TR BUFX3BA10TR BUFHX3MA10TR BUFX4MA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR BUFHX6MA10TR BUFX7P5MA10TR BUFX7P5BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR BUFX11MA10TR BUFX11BA10TR BUFX13MA10TR BUFX13BA10TR BUFX16MA10TR BUFX16BA10TR BUFHX16MA10TR)
[12/01 10:18:28    827s] Total number of usable inverters from Lib Analyzer: 20 ( INVX1MA10TR INVX1BA10TR INVX0P8BA10TR INVX0P6BA10TR INVX2MA10TR INVX2BA10TR INVX1P7BA10TR INVX3MA10TR INVX3BA10TR INVX2P5BA10TR INVX4BA10TR INVX5BA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9BA10TR INVX11BA10TR INVX13BA10TR INVX16MA10TR INVX16BA10TR)
[12/01 10:18:28    827s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TR DLY4X0P5MA10TR)
[12/01 10:18:28    827s] 
[12/01 10:18:28    827s] {RT default_rc_corner 0 6 6 0}
[12/01 10:18:29    829s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:13:49 mem=3042.0M
[12/01 10:18:29    829s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:13:49 mem=3042.0M
[12/01 10:18:29    829s] Creating Lib Analyzer, finished. 
[12/01 10:18:29    829s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1508544.7
[12/01 10:18:29    829s] ### Creating RouteCongInterface, started
[12/01 10:18:30    829s] 
[12/01 10:18:30    829s] #optDebug:  {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.8500} {6, 0.200, 0.6214} 
[12/01 10:18:30    829s] 
[12/01 10:18:30    829s] #optDebug: {0, 1.000}
[12/01 10:18:30    829s] ### Creating RouteCongInterface, finished
[12/01 10:18:30    829s] ### Creating LA Mngr. totSessionCpu=0:13:50 mem=3042.0M
[12/01 10:18:30    829s] ### Creating LA Mngr, finished. totSessionCpu=0:13:50 mem=3042.0M
[12/01 10:18:30    830s] Usable buffer cells for single buffer setup transform:
[12/01 10:18:30    830s] BUFX1MA10TR BUFHX1MA10TR BUFX2MA10TR BUFX2BA10TR BUFHX1P7MA10TR BUFX3MA10TR BUFX3BA10TR BUFHX3MA10TR BUFX4MA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR BUFHX6MA10TR BUFX7P5MA10TR BUFX7P5BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR BUFX11MA10TR BUFX11BA10TR BUFX13MA10TR BUFX13BA10TR BUFX16MA10TR BUFX16BA10TR BUFHX16MA10TR 
[12/01 10:18:30    830s] Number of usable buffer cells above: 28
[12/01 10:18:31    830s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3044.7M, EPOCH TIME: 1669911511.455817
[12/01 10:18:31    830s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.004, REAL:0.004, MEM:3044.7M, EPOCH TIME: 1669911511.459528
[12/01 10:18:32    832s] Reclaim Optimization WNS Slack 0.031  TNS Slack 0.000 Density 8.35
[12/01 10:18:32    832s] +---------+---------+--------+--------+------------+--------+
[12/01 10:18:32    832s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/01 10:18:32    832s] +---------+---------+--------+--------+------------+--------+
[12/01 10:18:32    832s] |    8.35%|        -|   0.031|   0.000|   0:00:00.0| 3044.7M|
[12/01 10:18:37    845s] |    8.35%|       64|   0.031|   0.000|   0:00:05.0| 3183.9M|
[12/01 10:18:40    850s] |    8.34%|       42|   0.031|   0.000|   0:00:03.0| 3202.9M|
[12/01 10:18:41    852s] |    8.34%|       13|   0.031|   0.000|   0:00:01.0| 3202.9M|
[12/01 10:18:42    854s] |    8.34%|        9|   0.031|   0.000|   0:00:01.0| 3202.9M|
[12/01 10:18:42    855s] |    8.34%|        1|   0.031|   0.000|   0:00:00.0| 3202.9M|
[12/01 10:18:42    855s] #optDebug: <stH: 2.0000 MiSeL: 30.3560>
[12/01 10:18:42    855s] |    8.34%|        0|   0.031|   0.000|   0:00:00.0| 3202.9M|
[12/01 10:18:44    859s] |    8.34%|      104|   0.031|   0.000|   0:00:02.0| 3202.9M|
[12/01 10:18:59    901s] |    8.28%|     1761|   0.031|   0.000|   0:00:15.0| 3208.9M|
[12/01 10:19:00    903s] |    8.28%|       26|   0.031|   0.000|   0:00:01.0| 3208.9M|
[12/01 10:19:01    904s] |    8.28%|        1|   0.031|   0.000|   0:00:01.0| 3208.9M|
[12/01 10:19:01    904s] |    8.28%|        0|   0.031|   0.000|   0:00:00.0| 3208.9M|
[12/01 10:19:01    904s] #optDebug: <stH: 2.0000 MiSeL: 30.3560>
[12/01 10:19:01    904s] #optDebug: RTR_SNLTF <10.0000 2.0000> <20.0000> 
[12/01 10:19:01    905s] |    8.28%|        0|   0.031|   0.000|   0:00:00.0| 3208.9M|
[12/01 10:19:01    905s] +---------+---------+--------+--------+------------+--------+
[12/01 10:19:01    905s] Reclaim Optimization End WNS Slack 0.031  TNS Slack 0.000 Density 8.28
[12/01 10:19:01    905s] 
[12/01 10:19:01    905s] ** Summary: Restruct = 129 Buffer Deletion = 6 Declone = 111 Resize = 1788 **
[12/01 10:19:01    905s] --------------------------------------------------------------
[12/01 10:19:01    905s] |                                   | Total     | Sequential |
[12/01 10:19:01    905s] --------------------------------------------------------------
[12/01 10:19:01    905s] | Num insts resized                 |    1771  |     284    |
[12/01 10:19:01    905s] | Num insts undone                  |       0  |       0    |
[12/01 10:19:01    905s] | Num insts Downsized               |    1771  |     284    |
[12/01 10:19:01    905s] | Num insts Samesized               |       0  |       0    |
[12/01 10:19:01    905s] | Num insts Upsized                 |       0  |       0    |
[12/01 10:19:01    905s] | Num multiple commits+uncommits    |      17  |       -    |
[12/01 10:19:01    905s] --------------------------------------------------------------
[12/01 10:19:01    905s] End: Core Area Reclaim Optimization (cpu = 0:01:18) (real = 0:00:33.0) **
[12/01 10:19:01    905s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3208.9M, EPOCH TIME: 1669911541.935336
[12/01 10:19:01    905s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.035, REAL:0.036, MEM:3189.9M, EPOCH TIME: 1669911541.971085
[12/01 10:19:01    905s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3189.9M, EPOCH TIME: 1669911541.983229
[12/01 10:19:01    905s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3189.9M, EPOCH TIME: 1669911541.983344
[12/01 10:19:02    905s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3189.9M, EPOCH TIME: 1669911542.123380
[12/01 10:19:02    906s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.395, REAL:0.397, MEM:3189.9M, EPOCH TIME: 1669911542.520078
[12/01 10:19:02    906s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:3189.9M, EPOCH TIME: 1669911542.555472
[12/01 10:19:02    906s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.004, REAL:0.004, MEM:3189.9M, EPOCH TIME: 1669911542.559081
[12/01 10:19:02    906s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.567, REAL:0.576, MEM:3189.9M, EPOCH TIME: 1669911542.559191
[12/01 10:19:02    906s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.567, REAL:0.576, MEM:3189.9M, EPOCH TIME: 1669911542.559217
[12/01 10:19:02    906s] TDRefine: refinePlace mode is spiral
[12/01 10:19:02    906s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1508544.7
[12/01 10:19:02    906s] OPERPROF: Starting RefinePlace at level 1, MEM:3189.9M, EPOCH TIME: 1669911542.559288
[12/01 10:19:02    906s] *** Starting refinePlace (0:15:06 mem=3189.9M) ***
[12/01 10:19:02    906s] Total net bbox length = 1.837e+06 (9.201e+05 9.174e+05) (ext = 2.167e+03)
[12/01 10:19:02    906s] 
[12/01 10:19:02    906s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/01 10:19:02    906s] **WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
[12/01 10:19:02    906s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 10:19:02    906s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[12/01 10:19:02    906s] Type 'man IMPSP-5140' for more detail.
[12/01 10:19:02    906s] **WARN: (IMPSP-315):	Found 175030 instances insts with no PG Term connections.
[12/01 10:19:02    906s] Type 'man IMPSP-315' for more detail.
[12/01 10:19:02    906s] (I)      Default power domain name = toplevel_498
[12/01 10:19:02    906s] .Default power domain name = toplevel_498
[12/01 10:19:02    906s] .OPERPROF:   Starting RefinePlace2 at level 2, MEM:3189.9M, EPOCH TIME: 1669911542.837245
[12/01 10:19:02    906s] Starting refinePlace ...
[12/01 10:19:02    906s] Default power domain name = toplevel_498
[12/01 10:19:02    906s] .One DDP V2 for no tweak run.
[12/01 10:19:03    906s] 
[12/01 10:19:03    906s] Running Spiral MT with 4 threads  fetchWidth=1024 
[12/01 10:19:04    908s] Move report: legalization moves 1 insts, mean move: 2.60 um, max move: 2.60 um spiral
[12/01 10:19:04    908s] 	Max move on inst (vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/U4955): (732.20, 1242.00) --> (732.80, 1244.00)
[12/01 10:19:04    908s] [CPU] RefinePlace/Spiral (cpu=0:00:00.5, real=0:00:00.0)
[12/01 10:19:04    908s] [CPU] RefinePlace/Commit (cpu=0:00:01.1, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.1, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/01 10:19:04    908s] [CPU] RefinePlace/Legalization (cpu=0:00:02.1, real=0:00:02.0, mem=3193.0MB) @(0:15:06 - 0:15:09).
[12/01 10:19:04    908s] Move report: Detail placement moves 1 insts, mean move: 2.60 um, max move: 2.60 um 
[12/01 10:19:04    908s] 	Max move on inst (vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/U4955): (732.20, 1242.00) --> (732.80, 1244.00)
[12/01 10:19:04    908s] 	Runtime: CPU: 0:00:02.2 REAL: 0:00:02.0 MEM: 3193.0MB
[12/01 10:19:04    908s] Statistics of distance of Instance movement in refine placement:
[12/01 10:19:04    908s]   maximum (X+Y) =         2.60 um
[12/01 10:19:04    908s]   inst (vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/U4955) with max move: (732.2, 1242) -> (732.8, 1244)
[12/01 10:19:04    908s]   mean    (X+Y) =         2.60 um
[12/01 10:19:04    908s] Summary Report:
[12/01 10:19:04    908s] Instances move: 1 (out of 104878 movable)
[12/01 10:19:04    908s] Instances flipped: 0
[12/01 10:19:04    908s] Mean displacement: 2.60 um
[12/01 10:19:04    908s] Max displacement: 2.60 um (Instance: vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/U4955) (732.2, 1242) -> (732.8, 1244)
[12/01 10:19:04    908s] 	Length: 4 sites, height: 1 rows, site name: TSMC65ADV10TSITE, cell type: NOR2X0P5MA10TR
[12/01 10:19:04    908s] Total instances moved : 1
[12/01 10:19:04    908s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:2.272, REAL:1.291, MEM:3193.0M, EPOCH TIME: 1669911544.127847
[12/01 10:19:04    908s] Total net bbox length = 1.837e+06 (9.201e+05 9.174e+05) (ext = 2.167e+03)
[12/01 10:19:04    908s] Runtime: CPU: 0:00:02.6 REAL: 0:00:02.0 MEM: 3193.0MB
[12/01 10:19:04    908s] [CPU] RefinePlace/total (cpu=0:00:02.6, real=0:00:02.0, mem=3193.0MB) @(0:15:06 - 0:15:09).
[12/01 10:19:04    908s] *** Finished refinePlace (0:15:09 mem=3193.0M) ***
[12/01 10:19:04    908s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1508544.7
[12/01 10:19:04    908s] OPERPROF: Finished RefinePlace at level 1, CPU:2.620, REAL:1.640, MEM:3193.0M, EPOCH TIME: 1669911544.199644
[12/01 10:19:04    909s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3193.0M, EPOCH TIME: 1669911544.608040
[12/01 10:19:04    909s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.030, MEM:3190.0M, EPOCH TIME: 1669911544.638499
[12/01 10:19:04    909s] *** maximum move = 2.60 um ***
[12/01 10:19:04    909s] *** Finished re-routing un-routed nets (3190.0M) ***
[12/01 10:19:04    909s] OPERPROF: Starting DPlace-Init at level 1, MEM:3190.0M, EPOCH TIME: 1669911544.836919
[12/01 10:19:04    909s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3190.0M, EPOCH TIME: 1669911544.980280
[12/01 10:19:05    909s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.389, REAL:0.391, MEM:3190.0M, EPOCH TIME: 1669911545.371469
[12/01 10:19:05    909s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:3190.0M, EPOCH TIME: 1669911545.407927
[12/01 10:19:05    909s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.004, REAL:0.004, MEM:3190.0M, EPOCH TIME: 1669911545.411602
[12/01 10:19:05    909s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.565, REAL:0.575, MEM:3190.0M, EPOCH TIME: 1669911545.411728
[12/01 10:19:06    911s] 
[12/01 10:19:06    911s] *** Finish Physical Update (cpu=0:00:06.2 real=0:00:05.0 mem=3190.0M) ***
[12/01 10:19:06    911s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1508544.7
[12/01 10:19:06    911s] *** AreaOpt #1 [finish] : cpu/real = 0:01:24.0/0:00:38.0 (2.2), totSession cpu/real = 0:15:11.6/0:08:28.7 (1.8), mem = 3190.0M
[12/01 10:19:06    911s] 
[12/01 10:19:06    911s] =============================================================================================
[12/01 10:19:06    911s]  Step TAT Report for AreaOpt #1                                                 21.10-p004_1
[12/01 10:19:06    911s] =============================================================================================
[12/01 10:19:06    911s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 10:19:06    911s] ---------------------------------------------------------------------------------------------
[12/01 10:19:06    911s] [ SlackTraversorInit     ]      1   0:00:00.6  (   1.6 % )     0:00:00.6 /  0:00:00.6    1.0
[12/01 10:19:06    911s] [ LibAnalyzerInit        ]      1   0:00:01.5  (   3.9 % )     0:00:01.5 /  0:00:01.6    1.0
[12/01 10:19:06    911s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 10:19:06    911s] [ RouteCongInterfaceInit ]      1   0:00:00.4  (   1.0 % )     0:00:00.4 /  0:00:00.5    1.2
[12/01 10:19:06    911s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 10:19:06    911s] [ OptSingleIteration     ]     12   0:00:00.9  (   2.3 % )     0:00:25.8 /  0:01:09.8    2.7
[12/01 10:19:06    911s] [ OptGetWeight           ]   1861   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.0    0.5
[12/01 10:19:06    911s] [ OptEval                ]   1861   0:00:05.4  (  14.1 % )     0:00:05.4 /  0:00:16.4    3.0
[12/01 10:19:06    911s] [ OptCommit              ]   1861   0:00:00.5  (   1.2 % )     0:00:00.5 /  0:00:00.5    1.2
[12/01 10:19:06    911s] [ PostCommitDelayUpdate  ]   1861   0:00:01.5  (   4.0 % )     0:00:06.5 /  0:00:18.7    2.9
[12/01 10:19:06    911s] [ IncrDelayCalc          ]   1392   0:00:05.0  (  13.1 % )     0:00:05.0 /  0:00:17.1    3.4
[12/01 10:19:06    911s] [ RefinePlace            ]      1   0:00:04.3  (  11.4 % )     0:00:04.3 /  0:00:06.2    1.4
[12/01 10:19:06    911s] [ IncrTimingUpdate       ]    239   0:00:12.5  (  32.9 % )     0:00:12.5 /  0:00:33.1    2.6
[12/01 10:19:06    911s] [ MISC                   ]          0:00:05.4  (  14.2 % )     0:00:05.4 /  0:00:05.4    1.0
[12/01 10:19:06    911s] ---------------------------------------------------------------------------------------------
[12/01 10:19:06    911s]  AreaOpt #1 TOTAL                   0:00:38.0  ( 100.0 % )     0:00:38.0 /  0:01:24.0    2.2
[12/01 10:19:06    911s] ---------------------------------------------------------------------------------------------
[12/01 10:19:06    911s] 
[12/01 10:19:06    911s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3079.8M, EPOCH TIME: 1669911546.280515
[12/01 10:19:06    911s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.041, REAL:0.041, MEM:2889.8M, EPOCH TIME: 1669911546.321500
[12/01 10:19:06    911s] TotalInstCnt at PhyDesignMc Destruction: 105,030
[12/01 10:19:06    911s] End: Area Reclaim Optimization (cpu=0:01:24, real=0:00:38, mem=2889.77M, totSessionCpu=0:15:12).
[12/01 10:19:06    911s] Starting local wire reclaim
[12/01 10:19:06    911s] Enhanced MH flow has been turned off for floorplan mode.
[12/01 10:19:06    911s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2889.8M, EPOCH TIME: 1669911546.366959
[12/01 10:19:06    911s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2889.8M, EPOCH TIME: 1669911546.367037
[12/01 10:19:06    911s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2889.8M, EPOCH TIME: 1669911546.367104
[12/01 10:19:06    911s] z: 2, totalTracks: 1
[12/01 10:19:06    911s] z: 4, totalTracks: 1
[12/01 10:19:06    911s] z: 6, totalTracks: 1
[12/01 10:19:06    911s] z: 8, totalTracks: 1
[12/01 10:19:06    911s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2889.8M, EPOCH TIME: 1669911546.512952
[12/01 10:19:06    912s] 
[12/01 10:19:06    912s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/01 10:19:06    912s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.365, REAL:0.367, MEM:2889.8M, EPOCH TIME: 1669911546.880338
[12/01 10:19:06    912s] [CPU] DPlace-Init (cpu=0:00:00.6, real=0:00:00.0, mem=2889.8MB).
[12/01 10:19:06    912s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.556, REAL:0.550, MEM:2889.8M, EPOCH TIME: 1669911546.916910
[12/01 10:19:06    912s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.556, REAL:0.550, MEM:2889.8M, EPOCH TIME: 1669911546.916944
[12/01 10:19:06    912s] TDRefine: refinePlace mode is spiral
[12/01 10:19:06    912s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1508544.8
[12/01 10:19:06    912s] OPERPROF:   Starting RefinePlace at level 2, MEM:2889.8M, EPOCH TIME: 1669911546.916993
[12/01 10:19:06    912s] *** Starting refinePlace (0:15:12 mem=2889.8M) ***
[12/01 10:19:06    912s] Total net bbox length = 1.837e+06 (9.201e+05 9.174e+05) (ext = 2.167e+03)
[12/01 10:19:06    912s] 
[12/01 10:19:06    912s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/01 10:19:06    912s] **WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
[12/01 10:19:07    912s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[12/01 10:19:07    912s] Type 'man IMPSP-5140' for more detail.
[12/01 10:19:07    912s] **WARN: (IMPSP-315):	Found 175030 instances insts with no PG Term connections.
[12/01 10:19:07    912s] Type 'man IMPSP-315' for more detail.
[12/01 10:19:07    912s] Default power domain name = toplevel_498
[12/01 10:19:07    912s] .Default power domain name = toplevel_498
[12/01 10:19:07    912s] .OPERPROF:     Starting RefinePlace2 at level 3, MEM:2889.8M, EPOCH TIME: 1669911547.218536
[12/01 10:19:07    912s] Starting refinePlace ...
[12/01 10:19:07    912s] Default power domain name = toplevel_498
[12/01 10:19:07    912s] .One DDP V2 for no tweak run.
[12/01 10:19:07    913s] 
[12/01 10:19:07    913s] Running Spiral MT with 4 threads  fetchWidth=1024 
[12/01 10:19:08    914s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/01 10:19:08    914s] [CPU] RefinePlace/Spiral (cpu=0:00:00.6, real=0:00:01.0)
[12/01 10:19:08    914s] [CPU] RefinePlace/Commit (cpu=0:00:01.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/01 10:19:08    914s] [CPU] RefinePlace/Legalization (cpu=0:00:02.1, real=0:00:01.0, mem=2891.2MB) @(0:15:13 - 0:15:15).
[12/01 10:19:08    914s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 10:19:08    914s] 	Runtime: CPU: 0:00:02.2 REAL: 0:00:01.0 MEM: 2891.2MB
[12/01 10:19:08    914s] Statistics of distance of Instance movement in refine placement:
[12/01 10:19:08    914s]   maximum (X+Y) =         0.00 um
[12/01 10:19:08    914s]   mean    (X+Y) =         0.00 um
[12/01 10:19:08    914s] Summary Report:
[12/01 10:19:08    914s] Instances move: 0 (out of 104878 movable)
[12/01 10:19:08    914s] Instances flipped: 0
[12/01 10:19:08    914s] Mean displacement: 0.00 um
[12/01 10:19:08    914s] Max displacement: 0.00 um 
[12/01 10:19:08    914s] Total instances moved : 0
[12/01 10:19:08    914s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:2.303, REAL:1.330, MEM:2891.2M, EPOCH TIME: 1669911548.548791
[12/01 10:19:08    914s] Total net bbox length = 1.837e+06 (9.201e+05 9.174e+05) (ext = 2.167e+03)
[12/01 10:19:08    914s] Runtime: CPU: 0:00:02.6 REAL: 0:00:02.0 MEM: 2891.2MB
[12/01 10:19:08    914s] [CPU] RefinePlace/total (cpu=0:00:02.6, real=0:00:02.0, mem=2891.2MB) @(0:15:12 - 0:15:15).
[12/01 10:19:08    914s] *** Finished refinePlace (0:15:15 mem=2891.2M) ***
[12/01 10:19:08    914s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1508544.8
[12/01 10:19:08    914s] OPERPROF:   Finished RefinePlace at level 2, CPU:2.649, REAL:1.696, MEM:2891.2M, EPOCH TIME: 1669911548.612701
[12/01 10:19:08    914s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2891.2M, EPOCH TIME: 1669911548.612736
[12/01 10:19:08    914s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.033, REAL:0.041, MEM:2891.2M, EPOCH TIME: 1669911548.653755
[12/01 10:19:08    914s] OPERPROF: Finished RefinePlace2 at level 1, CPU:3.239, REAL:2.287, MEM:2891.2M, EPOCH TIME: 1669911548.653884
[12/01 10:19:09    915s] eGR doReRoute: optGuide
[12/01 10:19:09    915s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2891.2M, EPOCH TIME: 1669911549.297774
[12/01 10:19:09    915s] All LLGs are deleted
[12/01 10:19:09    915s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2891.2M, EPOCH TIME: 1669911549.297860
[12/01 10:19:09    915s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.073, REAL:0.073, MEM:2891.2M, EPOCH TIME: 1669911549.370773
[12/01 10:19:09    915s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.073, REAL:0.074, MEM:2891.2M, EPOCH TIME: 1669911549.371496
[12/01 10:19:09    915s] ### Creating LA Mngr. totSessionCpu=0:15:16 mem=2891.2M
[12/01 10:19:09    915s] ### Creating LA Mngr, finished. totSessionCpu=0:15:16 mem=2891.2M
[12/01 10:19:09    915s] Started Early Global Route kernel ( Curr Mem: 2891.25 MB )
[12/01 10:19:09    915s] (I)      ==================== Layers =====================
[12/01 10:19:09    915s] (I)      +-----+----+---------+---------+--------+-------+
[12/01 10:19:09    915s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/01 10:19:09    915s] (I)      +-----+----+---------+---------+--------+-------+
[12/01 10:19:09    915s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/01 10:19:09    915s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/01 10:19:09    915s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/01 10:19:09    915s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/01 10:19:09    915s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/01 10:19:09    915s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/01 10:19:09    915s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/01 10:19:09    915s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/01 10:19:09    915s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/01 10:19:09    915s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/01 10:19:09    915s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/01 10:19:09    915s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/01 10:19:09    915s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/01 10:19:09    915s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/01 10:19:09    915s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/01 10:19:09    915s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/01 10:19:09    915s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/01 10:19:09    915s] (I)      +-----+----+---------+---------+--------+-------+
[12/01 10:19:09    915s] (I)      |  64 | 64 |     RVT | implant |        |       |
[12/01 10:19:09    915s] (I)      |  65 | 65 |     HVT | implant |        |       |
[12/01 10:19:09    915s] (I)      |  66 | 66 |     LVT | implant |        |       |
[12/01 10:19:09    915s] (I)      |   0 |  0 |   POLY1 |   other |        |    MS |
[12/01 10:19:09    915s] (I)      |  67 | 67 | OVERLAP | overlap |        |       |
[12/01 10:19:09    915s] (I)      +-----+----+---------+---------+--------+-------+
[12/01 10:19:09    915s] (I)      Started Import and model ( Curr Mem: 2891.25 MB )
[12/01 10:19:09    915s] (I)      Default power domain name = toplevel_498
[12/01 10:19:09    915s] .== Non-default Options ==
[12/01 10:19:10    916s] (I)      Maximum routing layer                              : 6
[12/01 10:19:10    916s] (I)      Number of threads                                  : 4
[12/01 10:19:10    916s] (I)      Method to set GCell size                           : row
[12/01 10:19:10    916s] (I)      Counted 25037 PG shapes. We will not process PG shapes layer by layer.
[12/01 10:19:10    916s] (I)      Use row-based GCell size
[12/01 10:19:10    916s] (I)      Use row-based GCell align
[12/01 10:19:10    916s] (I)      layer 0 area = 168000
[12/01 10:19:10    916s] (I)      layer 1 area = 208000
[12/01 10:19:10    916s] (I)      layer 2 area = 208000
[12/01 10:19:10    916s] (I)      layer 3 area = 208000
[12/01 10:19:10    916s] (I)      layer 4 area = 208000
[12/01 10:19:10    916s] (I)      layer 5 area = 208000
[12/01 10:19:10    916s] (I)      GCell unit size   : 4000
[12/01 10:19:10    916s] (I)      GCell multiplier  : 1
[12/01 10:19:10    916s] (I)      GCell row height  : 4000
[12/01 10:19:10    916s] (I)      Actual row height : 4000
[12/01 10:19:10    916s] (I)      GCell align ref   : 0 0
[12/01 10:19:10    916s] [NR-eGR] Track table information for default rule: 
[12/01 10:19:10    916s] [NR-eGR] M1 has no routable track
[12/01 10:19:10    916s] [NR-eGR] M2 has single uniform track structure
[12/01 10:19:10    916s] [NR-eGR] M3 has single uniform track structure
[12/01 10:19:10    916s] [NR-eGR] M4 has single uniform track structure
[12/01 10:19:10    916s] [NR-eGR] M5 has single uniform track structure
[12/01 10:19:10    916s] [NR-eGR] M6 has single uniform track structure
[12/01 10:19:10    916s] (I)      =============== Default via ================
[12/01 10:19:10    916s] (I)      +---+------------------+-------------------+
[12/01 10:19:10    916s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[12/01 10:19:10    916s] (I)      +---+------------------+-------------------+
[12/01 10:19:10    916s] (I)      | 1 |    3  VIA1_X     |   35  VIA1_2CUT_N |
[12/01 10:19:10    916s] (I)      | 2 |    7  VIA2_X     |   37  VIA2_2CUT_E |
[12/01 10:19:10    916s] (I)      | 3 |   11  VIA3_X     |   41  VIA3_2CUT_E |
[12/01 10:19:10    916s] (I)      | 4 |   15  VIA4_X     |   45  VIA4_2CUT_E |
[12/01 10:19:10    916s] (I)      | 5 |   19  VIA5_X     |   51  VIA5_2CUT_N |
[12/01 10:19:10    916s] (I)      | 6 |   23  VIA6_X     |   53  VIA6_2CUT_E |
[12/01 10:19:10    916s] (I)      | 7 |   27  VIA7_X     |   57  VIA7_2CUT_E |
[12/01 10:19:10    916s] (I)      | 8 |   31  VIA8_X     |   61  VIA8_2CUT_E |
[12/01 10:19:10    916s] (I)      +---+------------------+-------------------+
[12/01 10:19:10    916s] [NR-eGR] Read 42054 PG shapes
[12/01 10:19:10    916s] [NR-eGR] Read 0 clock shapes
[12/01 10:19:10    916s] [NR-eGR] Read 0 other shapes
[12/01 10:19:10    916s] [NR-eGR] #Routing Blockages  : 0
[12/01 10:19:10    916s] [NR-eGR] #Instance Blockages : 0
[12/01 10:19:10    916s] [NR-eGR] #PG Blockages       : 42054
[12/01 10:19:10    916s] [NR-eGR] #Halo Blockages     : 0
[12/01 10:19:10    916s] [NR-eGR] #Boundary Blockages : 0
[12/01 10:19:10    916s] [NR-eGR] #Clock Blockages    : 0
[12/01 10:19:10    916s] [NR-eGR] #Other Blockages    : 0
[12/01 10:19:10    916s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/01 10:19:10    916s] [NR-eGR] Num Prerouted Nets = 153  Num Prerouted Wires = 31884
[12/01 10:19:10    916s] [NR-eGR] Read 106054 nets ( ignored 153 )
[12/01 10:19:10    916s] (I)      early_global_route_priority property id does not exist.
[12/01 10:19:10    916s] (I)      Read Num Blocks=42054  Num Prerouted Wires=31884  Num CS=0
[12/01 10:19:10    916s] (I)      Layer 1 (V) : #blockages 12012 : #preroutes 15856
[12/01 10:19:10    916s] (I)      Layer 2 (H) : #blockages 12012 : #preroutes 13994
[12/01 10:19:10    916s] (I)      Layer 3 (V) : #blockages 12012 : #preroutes 2016
[12/01 10:19:10    916s] (I)      Layer 4 (H) : #blockages 6018 : #preroutes 18
[12/01 10:19:10    917s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[12/01 10:19:10    917s] (I)      Number of ignored nets                =    153
[12/01 10:19:10    917s] (I)      Number of connected nets              =      0
[12/01 10:19:10    917s] (I)      Number of fixed nets                  =    153.  Ignored: Yes
[12/01 10:19:10    917s] (I)      Number of clock nets                  =    153.  Ignored: No
[12/01 10:19:10    917s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/01 10:19:10    917s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/01 10:19:10    917s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/01 10:19:10    917s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/01 10:19:10    917s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/01 10:19:10    917s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/01 10:19:10    917s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/01 10:19:10    917s] (I)      Ndr track 0 does not exist
[12/01 10:19:10    917s] (I)      Ndr track 0 does not exist
[12/01 10:19:10    917s] (I)      ---------------------Grid Graph Info--------------------
[12/01 10:19:10    917s] (I)      Routing area        : (0, 0) - (4000000, 4000000)
[12/01 10:19:10    917s] (I)      Core area           : (0, 0) - (4000000, 4000000)
[12/01 10:19:10    917s] (I)      Site width          :   400  (dbu)
[12/01 10:19:10    917s] (I)      Row height          :  4000  (dbu)
[12/01 10:19:10    917s] (I)      GCell row height    :  4000  (dbu)
[12/01 10:19:10    917s] (I)      GCell width         :  4000  (dbu)
[12/01 10:19:10    917s] (I)      GCell height        :  4000  (dbu)
[12/01 10:19:10    917s] (I)      Grid                :  1000  1000     6
[12/01 10:19:10    917s] (I)      Layer numbers       :     1     2     3     4     5     6
[12/01 10:19:10    917s] (I)      Vertical capacity   :     0  4000     0  4000     0  4000
[12/01 10:19:10    917s] (I)      Horizontal capacity :     0     0  4000     0  4000     0
[12/01 10:19:10    917s] (I)      Default wire width  :   180   200   200   200   200   200
[12/01 10:19:10    917s] (I)      Default wire space  :   180   200   200   200   200   200
[12/01 10:19:10    917s] (I)      Default wire pitch  :   360   400   400   400   400   400
[12/01 10:19:10    917s] (I)      Default pitch size  :   360   400   400   400   400   400
[12/01 10:19:10    917s] (I)      First track coord   :     0   200   200   200   200   200
[12/01 10:19:10    917s] (I)      Num tracks per GCell: 11.11 10.00 10.00 10.00 10.00 10.00
[12/01 10:19:10    917s] (I)      Total num of tracks :     0 10000 10000 10000 10000 10000
[12/01 10:19:10    917s] (I)      Num of masks        :     1     1     1     1     1     1
[12/01 10:19:10    917s] (I)      Num of trim masks   :     0     0     0     0     0     0
[12/01 10:19:10    917s] (I)      --------------------------------------------------------
[12/01 10:19:10    917s] 
[12/01 10:19:10    917s] [NR-eGR] ============ Routing rule table ============
[12/01 10:19:10    917s] [NR-eGR] Rule id: 0  Nets: 0
[12/01 10:19:10    917s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[12/01 10:19:10    917s] (I)                    Layer    2    3    4    5    6 
[12/01 10:19:10    917s] (I)                    Pitch  800  800  800  800  800 
[12/01 10:19:10    917s] (I)             #Used tracks    2    2    2    2    2 
[12/01 10:19:10    917s] (I)       #Fully used tracks    1    1    1    1    1 
[12/01 10:19:10    917s] [NR-eGR] Rule id: 1  Nets: 105901
[12/01 10:19:10    917s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/01 10:19:10    917s] (I)                    Layer    2    3    4    5    6 
[12/01 10:19:10    917s] (I)                    Pitch  400  400  400  400  400 
[12/01 10:19:10    917s] (I)             #Used tracks    1    1    1    1    1 
[12/01 10:19:10    917s] (I)       #Fully used tracks    1    1    1    1    1 
[12/01 10:19:10    917s] [NR-eGR] ========================================
[12/01 10:19:10    917s] [NR-eGR] 
[12/01 10:19:10    917s] (I)      =============== Blocked Tracks ================
[12/01 10:19:10    917s] (I)      +-------+----------+----------+---------------+
[12/01 10:19:10    917s] (I)      | Layer |  #Tracks | #Blocked | Blocked Ratio |
[12/01 10:19:10    917s] (I)      +-------+----------+----------+---------------+
[12/01 10:19:10    917s] (I)      |     1 |        0 |        0 |         0.00% |
[12/01 10:19:10    917s] (I)      |     2 | 10000000 |    77000 |         0.77% |
[12/01 10:19:10    917s] (I)      |     3 | 10000000 |    36000 |         0.36% |
[12/01 10:19:10    917s] (I)      |     4 | 10000000 |    77000 |         0.77% |
[12/01 10:19:10    917s] (I)      |     5 | 10000000 |   160000 |         1.60% |
[12/01 10:19:10    917s] (I)      |     6 | 10000000 |        0 |         0.00% |
[12/01 10:19:10    917s] (I)      +-------+----------+----------+---------------+
[12/01 10:19:10    917s] (I)      Finished Import and model ( CPU: 1.46 sec, Real: 1.48 sec, Curr Mem: 3078.76 MB )
[12/01 10:19:10    917s] (I)      Reset routing kernel
[12/01 10:19:10    917s] (I)      Started Global Routing ( Curr Mem: 3078.76 MB )
[12/01 10:19:10    917s] (I)      totalPins=359018  totalGlobalPin=336291 (93.67%)
[12/01 10:19:11    917s] (I)      total 2D Cap : 49827004 = (19882004 H, 29945000 V)
[12/01 10:19:11    917s] [NR-eGR] Layer group 1: route 105901 net(s) in layer range [2, 6]
[12/01 10:19:11    917s] (I)      
[12/01 10:19:11    917s] (I)      ============  Phase 1a Route ============
[12/01 10:19:11    918s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/01 10:19:11    918s] (I)      Usage: 1061731 = (535621 H, 526110 V) = (2.69% H, 1.76% V) = (1.071e+06um H, 1.052e+06um V)
[12/01 10:19:11    918s] (I)      
[12/01 10:19:11    918s] (I)      ============  Phase 1b Route ============
[12/01 10:19:11    918s] (I)      Usage: 1061733 = (535621 H, 526112 V) = (2.69% H, 1.76% V) = (1.071e+06um H, 1.052e+06um V)
[12/01 10:19:11    918s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.123466e+06um
[12/01 10:19:11    918s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/01 10:19:11    918s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/01 10:19:11    918s] (I)      
[12/01 10:19:11    918s] (I)      ============  Phase 1c Route ============
[12/01 10:19:11    918s] (I)      Usage: 1061733 = (535621 H, 526112 V) = (2.69% H, 1.76% V) = (1.071e+06um H, 1.052e+06um V)
[12/01 10:19:11    918s] (I)      
[12/01 10:19:11    918s] (I)      ============  Phase 1d Route ============
[12/01 10:19:11    918s] (I)      Usage: 1061733 = (535621 H, 526112 V) = (2.69% H, 1.76% V) = (1.071e+06um H, 1.052e+06um V)
[12/01 10:19:11    918s] (I)      
[12/01 10:19:11    918s] (I)      ============  Phase 1e Route ============
[12/01 10:19:11    918s] (I)      Usage: 1061733 = (535621 H, 526112 V) = (2.69% H, 1.76% V) = (1.071e+06um H, 1.052e+06um V)
[12/01 10:19:11    918s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.123466e+06um
[12/01 10:19:11    918s] (I)      
[12/01 10:19:11    918s] (I)      ============  Phase 1l Route ============
[12/01 10:19:12    919s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/01 10:19:12    919s] (I)      Layer  2:    9966923    511051         7           0     9990000    ( 0.00%) 
[12/01 10:19:12    919s] (I)      Layer  3:    9965201    513079        15           0     9990000    ( 0.00%) 
[12/01 10:19:12    919s] (I)      Layer  4:    9966923    209216         0           0     9990000    ( 0.00%) 
[12/01 10:19:12    919s] (I)      Layer  5:    9910820     85683         8           0     9990000    ( 0.00%) 
[12/01 10:19:12    919s] (I)      Layer  6:    9990000      3939         0           0     9990000    ( 0.00%) 
[12/01 10:19:12    919s] (I)      Total:      49799867   1322968        30           0    49950000    ( 0.00%) 
[12/01 10:19:12    919s] (I)      
[12/01 10:19:12    919s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/01 10:19:12    919s] [NR-eGR]                        OverCon            
[12/01 10:19:12    919s] [NR-eGR]                         #Gcell     %Gcell
[12/01 10:19:12    919s] [NR-eGR]        Layer             (1-2)    OverCon
[12/01 10:19:12    919s] [NR-eGR] ----------------------------------------------
[12/01 10:19:12    919s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[12/01 10:19:12    919s] [NR-eGR]      M2 ( 2)         7( 0.00%)   ( 0.00%) 
[12/01 10:19:12    919s] [NR-eGR]      M3 ( 3)        12( 0.00%)   ( 0.00%) 
[12/01 10:19:12    919s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[12/01 10:19:12    919s] [NR-eGR]      M5 ( 5)         8( 0.00%)   ( 0.00%) 
[12/01 10:19:12    919s] [NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[12/01 10:19:12    919s] [NR-eGR] ----------------------------------------------
[12/01 10:19:12    919s] [NR-eGR]        Total        27( 0.00%)   ( 0.00%) 
[12/01 10:19:12    919s] [NR-eGR] 
[12/01 10:19:12    919s] (I)      Finished Global Routing ( CPU: 2.20 sec, Real: 1.41 sec, Curr Mem: 3078.76 MB )
[12/01 10:19:12    919s] (I)      total 2D Cap : 49842000 = (19888000 H, 29954000 V)
[12/01 10:19:12    919s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/01 10:19:12    919s] (I)      ============= Track Assignment ============
[12/01 10:19:12    919s] (I)      Started Track Assignment (4T) ( Curr Mem: 3078.76 MB )
[12/01 10:19:12    919s] (I)      Initialize Track Assignment ( max pin layer : 9 )
[12/01 10:19:12    919s] (I)      Run Multi-thread track assignment
[12/01 10:19:13    921s] (I)      Finished Track Assignment (4T) ( CPU: 2.13 sec, Real: 0.69 sec, Curr Mem: 3143.62 MB )
[12/01 10:19:13    921s] (I)      Started Export ( Curr Mem: 3143.62 MB )
[12/01 10:19:13    922s] [NR-eGR]             Length (um)    Vias 
[12/01 10:19:13    922s] [NR-eGR] --------------------------------
[12/01 10:19:13    922s] [NR-eGR]  M1  (1H)             1  370648 
[12/01 10:19:13    922s] [NR-eGR]  M2  (2V)        765710  529008 
[12/01 10:19:13    922s] [NR-eGR]  M3  (3H)        951921   41377 
[12/01 10:19:13    922s] [NR-eGR]  M4  (4V)        367223    9712 
[12/01 10:19:13    922s] [NR-eGR]  M5  (5H)        171539     320 
[12/01 10:19:13    922s] [NR-eGR]  M6  (6V)          7901       0 
[12/01 10:19:13    922s] [NR-eGR]  M7  (7H)             0       0 
[12/01 10:19:13    922s] [NR-eGR]  M8  (8V)             0       0 
[12/01 10:19:13    922s] [NR-eGR]  M9  (9H)             0       0 
[12/01 10:19:13    922s] [NR-eGR] --------------------------------
[12/01 10:19:13    922s] [NR-eGR]      Total      2264295  951065 
[12/01 10:19:13    922s] [NR-eGR] --------------------------------------------------------------------------
[12/01 10:19:13    922s] [NR-eGR] Total half perimeter of net bounding box: 1837471um
[12/01 10:19:13    922s] [NR-eGR] Total length: 2264295um, number of vias: 951065
[12/01 10:19:13    922s] [NR-eGR] --------------------------------------------------------------------------
[12/01 10:19:13    922s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[12/01 10:19:13    922s] [NR-eGR] --------------------------------------------------------------------------
[12/01 10:19:14    923s] (I)      Finished Export ( CPU: 1.85 sec, Real: 1.30 sec, Curr Mem: 3133.10 MB )
[12/01 10:19:14    923s] [NR-eGR] Finished Early Global Route kernel ( CPU: 8.14 sec, Real: 5.37 sec, Curr Mem: 3133.10 MB )
[12/01 10:19:14    923s] (I)      ======================================== Runtime Summary ========================================
[12/01 10:19:14    923s] (I)       Step                                              %       Start      Finish      Real       CPU 
[12/01 10:19:14    923s] (I)      -------------------------------------------------------------------------------------------------
[12/01 10:19:14    923s] (I)       Early Global Route kernel                   100.00%  359.90 sec  365.27 sec  5.37 sec  8.14 sec 
[12/01 10:19:14    923s] (I)       +-Import and model                           27.50%  359.91 sec  361.38 sec  1.48 sec  1.46 sec 
[12/01 10:19:14    923s] (I)       | +-Create place DB                          11.39%  359.91 sec  360.52 sec  0.61 sec  0.60 sec 
[12/01 10:19:14    923s] (I)       | | +-Import place data                      11.39%  359.91 sec  360.52 sec  0.61 sec  0.60 sec 
[12/01 10:19:14    923s] (I)       | | | +-Read instances and placement          4.43%  359.91 sec  360.14 sec  0.24 sec  0.24 sec 
[12/01 10:19:14    923s] (I)       | | | +-Read nets                             6.95%  360.14 sec  360.52 sec  0.37 sec  0.36 sec 
[12/01 10:19:14    923s] (I)       | +-Create route DB                          14.09%  360.52 sec  361.27 sec  0.76 sec  0.75 sec 
[12/01 10:19:14    923s] (I)       | | +-Import route data (4T)                 14.08%  360.52 sec  361.27 sec  0.76 sec  0.75 sec 
[12/01 10:19:14    923s] (I)       | | | +-Read blockages ( Layer 2-6 )          0.65%  360.52 sec  360.56 sec  0.04 sec  0.03 sec 
[12/01 10:19:14    923s] (I)       | | | | +-Read routing blockages              0.00%  360.52 sec  360.52 sec  0.00 sec  0.00 sec 
[12/01 10:19:14    923s] (I)       | | | | +-Read instance blockages             0.55%  360.52 sec  360.55 sec  0.03 sec  0.03 sec 
[12/01 10:19:14    923s] (I)       | | | | +-Read PG blockages                   0.09%  360.55 sec  360.56 sec  0.01 sec  0.00 sec 
[12/01 10:19:14    923s] (I)       | | | | +-Read clock blockages                0.00%  360.56 sec  360.56 sec  0.00 sec  0.00 sec 
[12/01 10:19:14    923s] (I)       | | | | +-Read other blockages                0.00%  360.56 sec  360.56 sec  0.00 sec  0.00 sec 
[12/01 10:19:14    923s] (I)       | | | | +-Read boundary cut boxes             0.00%  360.56 sec  360.56 sec  0.00 sec  0.00 sec 
[12/01 10:19:14    923s] (I)       | | | +-Read blackboxes                       0.00%  360.56 sec  360.56 sec  0.00 sec  0.00 sec 
[12/01 10:19:14    923s] (I)       | | | +-Read prerouted                        1.26%  360.56 sec  360.63 sec  0.07 sec  0.07 sec 
[12/01 10:19:14    923s] (I)       | | | +-Read unlegalized nets                 0.43%  360.63 sec  360.65 sec  0.02 sec  0.02 sec 
[12/01 10:19:14    923s] (I)       | | | +-Read nets                             0.85%  360.65 sec  360.69 sec  0.05 sec  0.05 sec 
[12/01 10:19:14    923s] (I)       | | | +-Set up via pillars                    0.03%  360.71 sec  360.71 sec  0.00 sec  0.00 sec 
[12/01 10:19:14    923s] (I)       | | | +-Initialize 3D grid graph              0.20%  360.72 sec  360.73 sec  0.01 sec  0.01 sec 
[12/01 10:19:14    923s] (I)       | | | +-Model blockage capacity               9.76%  360.73 sec  361.25 sec  0.52 sec  0.52 sec 
[12/01 10:19:14    923s] (I)       | | | | +-Initialize 3D capacity              9.42%  360.73 sec  361.23 sec  0.51 sec  0.50 sec 
[12/01 10:19:14    923s] (I)       | +-Read aux data                             0.00%  361.27 sec  361.27 sec  0.00 sec  0.00 sec 
[12/01 10:19:14    923s] (I)       | +-Others data preparation                   0.31%  361.27 sec  361.29 sec  0.02 sec  0.02 sec 
[12/01 10:19:14    923s] (I)       | +-Create route kernel                       0.86%  361.29 sec  361.34 sec  0.05 sec  0.05 sec 
[12/01 10:19:14    923s] (I)       +-Global Routing                             26.21%  361.38 sec  362.79 sec  1.41 sec  2.20 sec 
[12/01 10:19:14    923s] (I)       | +-Initialization                            0.83%  361.38 sec  361.43 sec  0.04 sec  0.04 sec 
[12/01 10:19:14    923s] (I)       | +-Net group 1                              22.69%  361.43 sec  362.65 sec  1.22 sec  2.01 sec 
[12/01 10:19:14    923s] (I)       | | +-Generate topology (4T)                  0.96%  361.43 sec  361.48 sec  0.05 sec  0.12 sec 
[12/01 10:19:14    923s] (I)       | | +-Phase 1a                                9.46%  361.57 sec  362.08 sec  0.51 sec  0.85 sec 
[12/01 10:19:14    923s] (I)       | | | +-Pattern routing (4T)                  6.14%  361.57 sec  361.90 sec  0.33 sec  0.67 sec 
[12/01 10:19:14    923s] (I)       | | | +-Pattern Routing Avoiding Blockages    1.57%  361.90 sec  361.99 sec  0.08 sec  0.08 sec 
[12/01 10:19:14    923s] (I)       | | | +-Add via demand to 2D                  1.74%  361.99 sec  362.08 sec  0.09 sec  0.09 sec 
[12/01 10:19:14    923s] (I)       | | +-Phase 1b                                3.04%  362.08 sec  362.25 sec  0.16 sec  0.19 sec 
[12/01 10:19:14    923s] (I)       | | | +-Monotonic routing (4T)                2.92%  362.08 sec  362.24 sec  0.16 sec  0.18 sec 
[12/01 10:19:14    923s] (I)       | | +-Phase 1c                                0.00%  362.25 sec  362.25 sec  0.00 sec  0.00 sec 
[12/01 10:19:14    923s] (I)       | | +-Phase 1d                                0.00%  362.25 sec  362.25 sec  0.00 sec  0.00 sec 
[12/01 10:19:14    923s] (I)       | | +-Phase 1e                                0.09%  362.25 sec  362.25 sec  0.00 sec  0.00 sec 
[12/01 10:19:14    923s] (I)       | | | +-Route legalization                    0.00%  362.25 sec  362.25 sec  0.00 sec  0.00 sec 
[12/01 10:19:14    923s] (I)       | | +-Phase 1l                                7.44%  362.25 sec  362.65 sec  0.40 sec  0.76 sec 
[12/01 10:19:14    923s] (I)       | | | +-Layer assignment (4T)                 6.08%  362.32 sec  362.65 sec  0.33 sec  0.68 sec 
[12/01 10:19:14    923s] (I)       | +-Clean cong LA                             0.00%  362.65 sec  362.65 sec  0.00 sec  0.00 sec 
[12/01 10:19:14    923s] (I)       +-Export 3D cong map                          4.08%  362.79 sec  363.01 sec  0.22 sec  0.22 sec 
[12/01 10:19:14    923s] (I)       | +-Export 2D cong map                        0.65%  362.97 sec  363.01 sec  0.04 sec  0.03 sec 
[12/01 10:19:14    923s] (I)       +-Extract Global 3D Wires                     0.47%  363.21 sec  363.24 sec  0.03 sec  0.02 sec 
[12/01 10:19:14    923s] (I)       +-Track Assignment (4T)                      12.79%  363.24 sec  363.93 sec  0.69 sec  2.13 sec 
[12/01 10:19:14    923s] (I)       | +-Initialization                            0.13%  363.24 sec  363.25 sec  0.01 sec  0.01 sec 
[12/01 10:19:14    923s] (I)       | +-Track Assignment Kernel                  12.65%  363.25 sec  363.93 sec  0.68 sec  2.12 sec 
[12/01 10:19:14    923s] (I)       | +-Free Memory                               0.01%  363.93 sec  363.93 sec  0.00 sec  0.00 sec 
[12/01 10:19:14    923s] (I)       +-Export                                     24.18%  363.93 sec  365.22 sec  1.30 sec  1.85 sec 
[12/01 10:19:14    923s] (I)       | +-Export DB wires                           5.97%  363.93 sec  364.25 sec  0.32 sec  0.73 sec 
[12/01 10:19:14    923s] (I)       | | +-Export all nets (4T)                    4.54%  363.96 sec  364.20 sec  0.24 sec  0.55 sec 
[12/01 10:19:14    923s] (I)       | | +-Set wire vias (4T)                      0.76%  364.21 sec  364.25 sec  0.04 sec  0.14 sec 
[12/01 10:19:14    923s] (I)       | +-Report wirelength                         5.12%  364.25 sec  364.52 sec  0.27 sec  0.27 sec 
[12/01 10:19:14    923s] (I)       | +-Update net boxes                          1.72%  364.52 sec  364.61 sec  0.09 sec  0.24 sec 
[12/01 10:19:14    923s] (I)       | +-Update timing                            11.36%  364.62 sec  365.22 sec  0.61 sec  0.61 sec 
[12/01 10:19:14    923s] (I)       +-Postprocess design                          0.01%  365.23 sec  365.23 sec  0.00 sec  0.00 sec 
[12/01 10:19:14    923s] (I)      ======================= Summary by functions ========================
[12/01 10:19:14    923s] (I)       Lv  Step                                      %      Real       CPU 
[12/01 10:19:14    923s] (I)      ---------------------------------------------------------------------
[12/01 10:19:14    923s] (I)        0  Early Global Route kernel           100.00%  5.37 sec  8.14 sec 
[12/01 10:19:14    923s] (I)        1  Import and model                     27.50%  1.48 sec  1.46 sec 
[12/01 10:19:14    923s] (I)        1  Global Routing                       26.21%  1.41 sec  2.20 sec 
[12/01 10:19:14    923s] (I)        1  Export                               24.18%  1.30 sec  1.85 sec 
[12/01 10:19:14    923s] (I)        1  Track Assignment (4T)                12.79%  0.69 sec  2.13 sec 
[12/01 10:19:14    923s] (I)        1  Export 3D cong map                    4.08%  0.22 sec  0.22 sec 
[12/01 10:19:14    923s] (I)        1  Extract Global 3D Wires               0.47%  0.03 sec  0.02 sec 
[12/01 10:19:14    923s] (I)        1  Postprocess design                    0.01%  0.00 sec  0.00 sec 
[12/01 10:19:14    923s] (I)        2  Net group 1                          22.69%  1.22 sec  2.01 sec 
[12/01 10:19:14    923s] (I)        2  Create route DB                      14.09%  0.76 sec  0.75 sec 
[12/01 10:19:14    923s] (I)        2  Track Assignment Kernel              12.65%  0.68 sec  2.12 sec 
[12/01 10:19:14    923s] (I)        2  Create place DB                      11.39%  0.61 sec  0.60 sec 
[12/01 10:19:14    923s] (I)        2  Update timing                        11.36%  0.61 sec  0.61 sec 
[12/01 10:19:14    923s] (I)        2  Export DB wires                       5.97%  0.32 sec  0.73 sec 
[12/01 10:19:14    923s] (I)        2  Report wirelength                     5.12%  0.27 sec  0.27 sec 
[12/01 10:19:14    923s] (I)        2  Update net boxes                      1.72%  0.09 sec  0.24 sec 
[12/01 10:19:14    923s] (I)        2  Initialization                        0.96%  0.05 sec  0.05 sec 
[12/01 10:19:14    923s] (I)        2  Create route kernel                   0.86%  0.05 sec  0.05 sec 
[12/01 10:19:14    923s] (I)        2  Export 2D cong map                    0.65%  0.04 sec  0.03 sec 
[12/01 10:19:14    923s] (I)        2  Others data preparation               0.31%  0.02 sec  0.02 sec 
[12/01 10:19:14    923s] (I)        2  Free Memory                           0.01%  0.00 sec  0.00 sec 
[12/01 10:19:14    923s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[12/01 10:19:14    923s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[12/01 10:19:14    923s] (I)        3  Import route data (4T)               14.08%  0.76 sec  0.75 sec 
[12/01 10:19:14    923s] (I)        3  Import place data                    11.39%  0.61 sec  0.60 sec 
[12/01 10:19:14    923s] (I)        3  Phase 1a                              9.46%  0.51 sec  0.85 sec 
[12/01 10:19:14    923s] (I)        3  Phase 1l                              7.44%  0.40 sec  0.76 sec 
[12/01 10:19:14    923s] (I)        3  Export all nets (4T)                  4.54%  0.24 sec  0.55 sec 
[12/01 10:19:14    923s] (I)        3  Phase 1b                              3.04%  0.16 sec  0.19 sec 
[12/01 10:19:14    923s] (I)        3  Generate topology (4T)                0.96%  0.05 sec  0.12 sec 
[12/01 10:19:14    923s] (I)        3  Set wire vias (4T)                    0.76%  0.04 sec  0.14 sec 
[12/01 10:19:14    923s] (I)        3  Phase 1e                              0.09%  0.00 sec  0.00 sec 
[12/01 10:19:14    923s] (I)        3  Phase 1c                              0.00%  0.00 sec  0.00 sec 
[12/01 10:19:14    923s] (I)        3  Phase 1d                              0.00%  0.00 sec  0.00 sec 
[12/01 10:19:14    923s] (I)        4  Model blockage capacity               9.76%  0.52 sec  0.52 sec 
[12/01 10:19:14    923s] (I)        4  Read nets                             7.80%  0.42 sec  0.41 sec 
[12/01 10:19:14    923s] (I)        4  Pattern routing (4T)                  6.14%  0.33 sec  0.67 sec 
[12/01 10:19:14    923s] (I)        4  Layer assignment (4T)                 6.08%  0.33 sec  0.68 sec 
[12/01 10:19:14    923s] (I)        4  Read instances and placement          4.43%  0.24 sec  0.24 sec 
[12/01 10:19:14    923s] (I)        4  Monotonic routing (4T)                2.92%  0.16 sec  0.18 sec 
[12/01 10:19:14    923s] (I)        4  Add via demand to 2D                  1.74%  0.09 sec  0.09 sec 
[12/01 10:19:14    923s] (I)        4  Pattern Routing Avoiding Blockages    1.57%  0.08 sec  0.08 sec 
[12/01 10:19:14    923s] (I)        4  Read prerouted                        1.26%  0.07 sec  0.07 sec 
[12/01 10:19:14    923s] (I)        4  Read blockages ( Layer 2-6 )          0.65%  0.04 sec  0.03 sec 
[12/01 10:19:14    923s] (I)        4  Read unlegalized nets                 0.43%  0.02 sec  0.02 sec 
[12/01 10:19:14    923s] (I)        4  Initialize 3D grid graph              0.20%  0.01 sec  0.01 sec 
[12/01 10:19:14    923s] (I)        4  Set up via pillars                    0.03%  0.00 sec  0.00 sec 
[12/01 10:19:14    923s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[12/01 10:19:14    923s] (I)        4  Route legalization                    0.00%  0.00 sec  0.00 sec 
[12/01 10:19:14    923s] (I)        5  Initialize 3D capacity                9.42%  0.51 sec  0.50 sec 
[12/01 10:19:14    923s] (I)        5  Read instance blockages               0.55%  0.03 sec  0.03 sec 
[12/01 10:19:14    923s] (I)        5  Read PG blockages                     0.09%  0.01 sec  0.00 sec 
[12/01 10:19:14    923s] (I)        5  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[12/01 10:19:14    923s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[12/01 10:19:14    923s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/01 10:19:14    923s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/01 10:19:14    923s] Extraction called for design 'toplevel_498' of instances=175030 and nets=108214 using extraction engine 'preRoute' .
[12/01 10:19:14    923s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/01 10:19:14    923s] Type 'man IMPEXT-3530' for more detail.
[12/01 10:19:14    923s] PreRoute RC Extraction called for design toplevel_498.
[12/01 10:19:14    923s] RC Extraction called in multi-corner(1) mode.
[12/01 10:19:14    923s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/01 10:19:14    923s] Type 'man IMPEXT-6197' for more detail.
[12/01 10:19:14    923s] RCMode: PreRoute
[12/01 10:19:14    923s]       RC Corner Indexes            0   
[12/01 10:19:14    923s] Capacitance Scaling Factor   : 1.00000 
[12/01 10:19:14    923s] Resistance Scaling Factor    : 1.00000 
[12/01 10:19:14    923s] Clock Cap. Scaling Factor    : 1.00000 
[12/01 10:19:14    923s] Clock Res. Scaling Factor    : 1.00000 
[12/01 10:19:14    923s] Shrink Factor                : 1.00000
[12/01 10:19:14    923s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/01 10:19:15    924s] LayerId::1 widthSet size::1
[12/01 10:19:15    924s] LayerId::2 widthSet size::1
[12/01 10:19:15    924s] LayerId::3 widthSet size::1
[12/01 10:19:15    924s] LayerId::4 widthSet size::1
[12/01 10:19:15    924s] LayerId::5 widthSet size::1
[12/01 10:19:15    924s] LayerId::6 widthSet size::1
[12/01 10:19:15    924s] LayerId::7 widthSet size::1
[12/01 10:19:15    924s] LayerId::8 widthSet size::1
[12/01 10:19:15    924s] LayerId::9 widthSet size::1
[12/01 10:19:15    924s] Updating RC grid for preRoute extraction ...
[12/01 10:19:15    924s] eee: pegSigSF::1.070000
[12/01 10:19:15    924s] Initializing multi-corner resistance tables ...
[12/01 10:19:15    924s] eee: l::1 avDens::0.108911 usedTrk::110000.070000 availTrk::1010000.000000 sigTrk::110000.070000
[12/01 10:19:15    924s] eee: l::2 avDens::0.188506 usedTrk::38285.519514 availTrk::203100.000000 sigTrk::38285.519514
[12/01 10:19:15    924s] eee: l::3 avDens::0.213339 usedTrk::47596.025017 availTrk::223100.000000 sigTrk::47596.025017
[12/01 10:19:15    924s] eee: l::4 avDens::0.100830 usedTrk::18361.140493 availTrk::182100.000000 sigTrk::18361.140493
[12/01 10:19:15    924s] eee: l::5 avDens::0.037489 usedTrk::8637.555001 availTrk::230400.000000 sigTrk::8637.555001
[12/01 10:19:15    924s] eee: l::6 avDens::0.016190 usedTrk::395.035001 availTrk::24400.000000 sigTrk::395.035001
[12/01 10:19:15    924s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 10:19:15    924s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 10:19:15    924s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 10:19:15    924s] {RT default_rc_corner 0 6 6 0}
[12/01 10:19:15    924s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.267453 ; uaWl: 1.000000 ; uaWlH: 0.237796 ; aWlH: 0.000000 ; Pmax: 0.832700 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 82 ; 
[12/01 10:19:15    924s] PreRoute RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:01.0  MEM: 3133.098M)
[12/01 10:19:18    927s] Compute RC Scale Done ...
[12/01 10:19:18    927s] OPERPROF: Starting HotSpotCal at level 1, MEM:3133.1M, EPOCH TIME: 1669911558.881729
[12/01 10:19:18    927s] [hotspot] +------------+---------------+---------------+
[12/01 10:19:18    927s] [hotspot] |            |   max hotspot | total hotspot |
[12/01 10:19:18    927s] [hotspot] +------------+---------------+---------------+
[12/01 10:19:18    927s] [hotspot] | normalized |          0.00 |          0.00 |
[12/01 10:19:18    927s] [hotspot] +------------+---------------+---------------+
[12/01 10:19:18    927s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/01 10:19:18    927s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/01 10:19:18    927s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.055, REAL:0.035, MEM:3133.1M, EPOCH TIME: 1669911558.917141
[12/01 10:19:18    927s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -numThreads 4 -resetVeryShortNets -rescheduleForAdherence  
[12/01 10:19:18    927s] Begin: GigaOpt Route Type Constraints Refinement
[12/01 10:19:18    927s] *** CongRefineRouteType #2 [begin] : totSession cpu/real = 0:15:28.0/0:08:41.3 (1.8), mem = 3133.1M
[12/01 10:19:18    927s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1508544.8
[12/01 10:19:18    927s] ### Creating RouteCongInterface, started
[12/01 10:19:19    928s] 
[12/01 10:19:19    928s] #optDebug:  {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.8500} {6, 0.200, 0.6214} 
[12/01 10:19:19    928s] 
[12/01 10:19:19    928s] #optDebug: {0, 1.000}
[12/01 10:19:19    928s] ### Creating RouteCongInterface, finished
[12/01 10:19:19    928s] Updated routing constraints on 0 nets.
[12/01 10:19:19    928s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1508544.8
[12/01 10:19:19    928s] Bottom Preferred Layer:
[12/01 10:19:19    928s] +-----------+------------+----------+
[12/01 10:19:19    928s] |   Layer   |    CLK     |   Rule   |
[12/01 10:19:19    928s] +-----------+------------+----------+
[12/01 10:19:19    928s] | M3 (z=3)  |        153 | default  |
[12/01 10:19:19    928s] +-----------+------------+----------+
[12/01 10:19:19    928s] Via Pillar Rule:
[12/01 10:19:19    928s]     None
[12/01 10:19:19    928s] *** CongRefineRouteType #2 [finish] : cpu/real = 0:00:00.7/0:00:00.6 (1.2), totSession cpu/real = 0:15:28.7/0:08:41.9 (1.8), mem = 3133.1M
[12/01 10:19:19    928s] 
[12/01 10:19:19    928s] =============================================================================================
[12/01 10:19:19    928s]  Step TAT Report for CongRefineRouteType #2                                     21.10-p004_1
[12/01 10:19:19    928s] =============================================================================================
[12/01 10:19:19    928s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 10:19:19    928s] ---------------------------------------------------------------------------------------------
[12/01 10:19:19    928s] [ RouteCongInterfaceInit ]      1   0:00:00.5  (  74.5 % )     0:00:00.5 /  0:00:00.5    1.1
[12/01 10:19:19    928s] [ MISC                   ]          0:00:00.2  (  25.5 % )     0:00:00.2 /  0:00:00.2    1.4
[12/01 10:19:19    928s] ---------------------------------------------------------------------------------------------
[12/01 10:19:19    928s]  CongRefineRouteType #2 TOTAL       0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.7    1.2
[12/01 10:19:19    928s] ---------------------------------------------------------------------------------------------
[12/01 10:19:19    928s] 
[12/01 10:19:19    928s] End: GigaOpt Route Type Constraints Refinement
[12/01 10:19:19    928s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/01 10:19:19    928s] #################################################################################
[12/01 10:19:19    928s] # Design Stage: PreRoute
[12/01 10:19:19    928s] # Design Name: toplevel_498
[12/01 10:19:19    928s] # Design Mode: 90nm
[12/01 10:19:19    928s] # Analysis Mode: MMMC Non-OCV 
[12/01 10:19:19    928s] # Parasitics Mode: No SPEF/RCDB 
[12/01 10:19:19    928s] # Signoff Settings: SI Off 
[12/01 10:19:19    928s] #################################################################################
[12/01 10:19:20    932s] Topological Sorting (REAL = 0:00:00.0, MEM = 3107.1M, InitMEM = 3107.1M)
[12/01 10:19:21    933s] Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'slowView'
[12/01 10:19:21    933s] Calculate delays in BcWc mode...
[12/01 10:19:21    933s] Start delay calculation (fullDC) (4 T). (MEM=3107.1)
[12/01 10:19:22    934s] End AAE Lib Interpolated Model. (MEM=3119.62 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 10:19:26    952s] Total number of fetched objects 106073
[12/01 10:19:27    952s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:01.0)
[12/01 10:19:27    952s] End delay calculation. (MEM=3125.77 CPU=0:00:15.6 REAL=0:00:05.0)
[12/01 10:19:27    952s] End delay calculation (fullDC). (MEM=3125.77 CPU=0:00:19.1 REAL=0:00:06.0)
[12/01 10:19:27    952s] *** CDM Built up (cpu=0:00:23.5  real=0:00:08.0  mem= 3125.8M) ***
[12/01 10:19:27    954s] Begin: GigaOpt postEco DRV Optimization
[12/01 10:19:27    954s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 4 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS -max_fanout
[12/01 10:19:27    954s] *** DrvOpt #5 [begin] : totSession cpu/real = 0:15:54.6/0:08:50.2 (1.8), mem = 3140.8M
[12/01 10:19:27    954s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[12/01 10:19:27    954s] Info: 153 nets with fixed/cover wires excluded.
[12/01 10:19:28    954s] Info: 153 clock nets excluded from IPO operation.
[12/01 10:19:28    954s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1508544.9
[12/01 10:19:28    954s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/01 10:19:28    954s] ### Creating PhyDesignMc. totSessionCpu=0:15:55 mem=3140.8M
[12/01 10:19:28    954s] OPERPROF: Starting DPlace-Init at level 1, MEM:3140.8M, EPOCH TIME: 1669911568.118147
[12/01 10:19:28    954s] z: 2, totalTracks: 1
[12/01 10:19:28    954s] z: 4, totalTracks: 1
[12/01 10:19:28    954s] z: 6, totalTracks: 1
[12/01 10:19:28    954s] z: 8, totalTracks: 1
[12/01 10:19:28    955s] All LLGs are deleted
[12/01 10:19:28    955s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3140.8M, EPOCH TIME: 1669911568.197266
[12/01 10:19:28    955s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:3140.8M, EPOCH TIME: 1669911568.198091
[12/01 10:19:28    955s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3140.8M, EPOCH TIME: 1669911568.259737
[12/01 10:19:28    955s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3140.8M, EPOCH TIME: 1669911568.266175
[12/01 10:19:28    955s] Core basic site is TSMC65ADV10TSITE
[12/01 10:19:28    955s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3140.8M, EPOCH TIME: 1669911568.275275
[12/01 10:19:28    955s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.009, REAL:0.006, MEM:3164.8M, EPOCH TIME: 1669911568.281354
[12/01 10:19:28    955s] Fast DP-INIT is on for default
[12/01 10:19:28    955s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.175, REAL:0.100, MEM:3157.8M, EPOCH TIME: 1669911568.366440
[12/01 10:19:28    955s] 
[12/01 10:19:28    955s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/01 10:19:28    955s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.379, REAL:0.305, MEM:3157.8M, EPOCH TIME: 1669911568.565152
[12/01 10:19:28    955s] [CPU] DPlace-Init (cpu=0:00:00.6, real=0:00:00.0, mem=3157.8MB).
[12/01 10:19:28    955s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.556, REAL:0.483, MEM:3157.8M, EPOCH TIME: 1669911568.601315
[12/01 10:19:29    957s] TotalInstCnt at PhyDesignMc Initialization: 105,030
[12/01 10:19:29    957s] ### Creating PhyDesignMc, finished. totSessionCpu=0:15:57 mem=3157.8M
[12/01 10:19:29    957s] ### Creating RouteCongInterface, started
[12/01 10:19:29    957s] 
[12/01 10:19:29    957s] #optDebug:  {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.7135} {6, 0.200, 0.4971} 
[12/01 10:19:29    957s] 
[12/01 10:19:29    957s] #optDebug: {0, 1.000}
[12/01 10:19:29    957s] ### Creating RouteCongInterface, finished
[12/01 10:19:29    957s] ### Creating LA Mngr. totSessionCpu=0:15:58 mem=3157.8M
[12/01 10:19:29    957s] ### Creating LA Mngr, finished. totSessionCpu=0:15:58 mem=3157.8M
[12/01 10:19:32    961s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3251.3M, EPOCH TIME: 1669911572.135709
[12/01 10:19:32    961s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.004, REAL:0.004, MEM:3251.3M, EPOCH TIME: 1669911572.139306
[12/01 10:19:33    964s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 10:19:33    964s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/01 10:19:33    964s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 10:19:33    964s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/01 10:19:33    964s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 10:19:33    964s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/01 10:19:34    964s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/01 10:19:34    964s] Info: violation cost 0.101750 (cap = 0.000000, tran = 0.101750, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/01 10:19:34    964s] |     2|    16|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|    28.31|     0.00|       0|       0|       0|  8.28%|          |         |
[12/01 10:19:34    965s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/01 10:19:34    965s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/01 10:19:34    965s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/01 10:19:34    965s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    28.31|     0.00|       2|       0|       0|  8.28%| 0:00:00.0|  3286.3M|
[12/01 10:19:34    965s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/01 10:19:34    965s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/01 10:19:34    965s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/01 10:19:34    965s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    28.31|     0.00|       0|       0|       0|  8.28%| 0:00:00.0|  3286.3M|
[12/01 10:19:34    965s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 10:19:34    965s] 
[12/01 10:19:34    965s] *** Finish DRV Fixing (cpu=0:00:03.6 real=0:00:02.0 mem=3286.3M) ***
[12/01 10:19:34    965s] 
[12/01 10:19:34    965s] Total-nets :: 106056, Stn-nets :: 0, ratio :: 0 %
[12/01 10:19:34    965s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3175.4M, EPOCH TIME: 1669911574.293813
[12/01 10:19:34    965s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.051, REAL:0.051, MEM:2898.4M, EPOCH TIME: 1669911574.345169
[12/01 10:19:34    965s] TotalInstCnt at PhyDesignMc Destruction: 105,032
[12/01 10:19:34    965s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1508544.9
[12/01 10:19:34    965s] *** DrvOpt #5 [finish] : cpu/real = 0:00:10.6/0:00:06.6 (1.6), totSession cpu/real = 0:16:05.3/0:08:56.8 (1.8), mem = 2898.4M
[12/01 10:19:34    965s] 
[12/01 10:19:34    965s] =============================================================================================
[12/01 10:19:34    965s]  Step TAT Report for DrvOpt #5                                                  21.10-p004_1
[12/01 10:19:34    965s] =============================================================================================
[12/01 10:19:34    965s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 10:19:34    965s] ---------------------------------------------------------------------------------------------
[12/01 10:19:34    965s] [ SlackTraversorInit     ]      1   0:00:01.3  (  19.8 % )     0:00:01.3 /  0:00:02.1    1.6
[12/01 10:19:34    965s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 10:19:34    965s] [ PlacerInterfaceInit    ]      1   0:00:01.3  (  19.9 % )     0:00:01.3 /  0:00:02.3    1.8
[12/01 10:19:34    965s] [ RouteCongInterfaceInit ]      1   0:00:00.4  (   6.5 % )     0:00:00.4 /  0:00:00.5    1.2
[12/01 10:19:34    965s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 10:19:34    965s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.3
[12/01 10:19:34    965s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 10:19:34    965s] [ OptEval                ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.5
[12/01 10:19:34    965s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 10:19:34    965s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[12/01 10:19:34    965s] [ IncrDelayCalc          ]      6   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[12/01 10:19:34    965s] [ DrvFindVioNets         ]      3   0:00:00.3  (   4.3 % )     0:00:00.3 /  0:00:00.8    3.0
[12/01 10:19:34    965s] [ DrvComputeSummary      ]      3   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.2    2.2
[12/01 10:19:34    965s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.7
[12/01 10:19:34    965s] [ MISC                   ]          0:00:03.1  (  47.2 % )     0:00:03.1 /  0:00:04.6    1.5
[12/01 10:19:34    965s] ---------------------------------------------------------------------------------------------
[12/01 10:19:34    965s]  DrvOpt #5 TOTAL                    0:00:06.6  ( 100.0 % )     0:00:06.6 /  0:00:10.6    1.6
[12/01 10:19:34    965s] ---------------------------------------------------------------------------------------------
[12/01 10:19:34    965s] 
[12/01 10:19:34    965s] End: GigaOpt postEco DRV Optimization
[12/01 10:19:34    965s] **INFO: Flow update: Design timing is met.
[12/01 10:19:34    965s] Running refinePlace -preserveRouting true -hardFence false
[12/01 10:19:34    965s] Enhanced MH flow has been turned off for floorplan mode.
[12/01 10:19:34    965s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2898.4M, EPOCH TIME: 1669911574.360648
[12/01 10:19:34    965s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2898.4M, EPOCH TIME: 1669911574.360701
[12/01 10:19:34    965s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2898.4M, EPOCH TIME: 1669911574.360746
[12/01 10:19:34    965s] z: 2, totalTracks: 1
[12/01 10:19:34    965s] z: 4, totalTracks: 1
[12/01 10:19:34    965s] z: 6, totalTracks: 1
[12/01 10:19:34    965s] z: 8, totalTracks: 1
[12/01 10:19:34    965s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2898.4M, EPOCH TIME: 1669911574.494299
[12/01 10:19:34    965s] 
[12/01 10:19:34    965s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/01 10:19:34    965s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.410, REAL:0.412, MEM:2898.4M, EPOCH TIME: 1669911574.906180
[12/01 10:19:34    965s] [CPU] DPlace-Init (cpu=0:00:00.6, real=0:00:00.0, mem=2898.4MB).
[12/01 10:19:34    965s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.580, REAL:0.582, MEM:2898.4M, EPOCH TIME: 1669911574.943095
[12/01 10:19:34    965s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.580, REAL:0.582, MEM:2898.4M, EPOCH TIME: 1669911574.943130
[12/01 10:19:34    965s] TDRefine: refinePlace mode is spiral
[12/01 10:19:34    965s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1508544.9
[12/01 10:19:34    965s] OPERPROF:   Starting RefinePlace at level 2, MEM:2898.4M, EPOCH TIME: 1669911574.943191
[12/01 10:19:34    965s] *** Starting refinePlace (0:16:06 mem=2898.4M) ***
[12/01 10:19:35    965s] Total net bbox length = 1.837e+06 (9.201e+05 9.174e+05) (ext = 2.167e+03)
[12/01 10:19:35    965s] 
[12/01 10:19:35    965s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/01 10:19:35    965s] **WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
[12/01 10:19:35    966s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[12/01 10:19:35    966s] Type 'man IMPSP-5140' for more detail.
[12/01 10:19:35    966s] **WARN: (IMPSP-315):	Found 175032 instances insts with no PG Term connections.
[12/01 10:19:35    966s] Type 'man IMPSP-315' for more detail.
[12/01 10:19:35    966s] (I)      Default power domain name = toplevel_498
[12/01 10:19:35    966s] .Default power domain name = toplevel_498
[12/01 10:19:35    966s] .
[12/01 10:19:35    966s] Starting Small incrNP...
[12/01 10:19:35    966s] User Input Parameters:
[12/01 10:19:35    966s] - Congestion Driven    : Off
[12/01 10:19:35    966s] - Timing Driven        : Off
[12/01 10:19:35    966s] - Area-Violation Based : Off
[12/01 10:19:35    966s] - Start Rollback Level : -5
[12/01 10:19:35    966s] - Legalized            : On
[12/01 10:19:35    966s] - Window Based         : Off
[12/01 10:19:35    966s] - eDen incr mode       : Off
[12/01 10:19:35    966s] - Small incr mode      : On
[12/01 10:19:35    966s] 
[12/01 10:19:35    966s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2898.4M, EPOCH TIME: 1669911575.285961
[12/01 10:19:35    966s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.108, REAL:0.108, MEM:2898.4M, EPOCH TIME: 1669911575.394215
[12/01 10:19:35    966s] default core: bins with density > 0.750 =  0.22 % ( 22 / 10000 )
[12/01 10:19:35    966s] Density distribution unevenness ratio = 83.401%
[12/01 10:19:35    966s] cost 0.853249, thresh 1.000000
[12/01 10:19:35    966s] Skipped incrNP (cpu=0:00:00.2, real=0:00:00.0, mem=2898.4M)
[12/01 10:19:35    966s] End of Small incrNP (cpu=0:00:00.2, real=0:00:00.0)
[12/01 10:19:35    966s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2898.4M, EPOCH TIME: 1669911575.395273
[12/01 10:19:35    966s] Starting refinePlace ...
[12/01 10:19:35    966s] Default power domain name = toplevel_498
[12/01 10:19:35    966s] .One DDP V2 for no tweak run.
[12/01 10:19:35    966s] Default power domain name = toplevel_498
[12/01 10:19:35    966s] .  Spread Effort: high, pre-route mode, useDDP on.
[12/01 10:19:35    966s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:00.0, mem=2936.2MB) @(0:16:06 - 0:16:07).
[12/01 10:19:35    966s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 10:19:36    966s] wireLenOptFixPriorityInst 11335 inst fixed
[12/01 10:19:36    967s] 
[12/01 10:19:36    967s] Running Spiral MT with 4 threads  fetchWidth=1024 
[12/01 10:19:37    969s] Move report: legalization moves 2 insts, mean move: 1.10 um, max move: 1.60 um spiral
[12/01 10:19:37    969s] 	Max move on inst (vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/FE_OFC1124_n42978): (923.00, 1074.00) --> (921.40, 1074.00)
[12/01 10:19:37    969s] [CPU] RefinePlace/Spiral (cpu=0:00:00.5, real=0:00:00.0)
[12/01 10:19:37    969s] [CPU] RefinePlace/Commit (cpu=0:00:01.1, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.1, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/01 10:19:37    969s] [CPU] RefinePlace/Legalization (cpu=0:00:02.1, real=0:00:01.0, mem=2937.7MB) @(0:16:07 - 0:16:09).
[12/01 10:19:37    969s] Move report: Detail placement moves 2 insts, mean move: 1.10 um, max move: 1.60 um 
[12/01 10:19:37    969s] 	Max move on inst (vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/FE_OFC1124_n42978): (923.00, 1074.00) --> (921.40, 1074.00)
[12/01 10:19:37    969s] 	Runtime: CPU: 0:00:02.8 REAL: 0:00:02.0 MEM: 2937.7MB
[12/01 10:19:37    969s] Statistics of distance of Instance movement in refine placement:
[12/01 10:19:37    969s]   maximum (X+Y) =         1.60 um
[12/01 10:19:37    969s]   inst (vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/FE_OFC1124_n42978) with max move: (923, 1074) -> (921.4, 1074)
[12/01 10:19:37    969s]   mean    (X+Y) =         1.10 um
[12/01 10:19:37    969s] Summary Report:
[12/01 10:19:37    969s] Instances move: 2 (out of 104880 movable)
[12/01 10:19:37    969s] Instances flipped: 0
[12/01 10:19:37    969s] Mean displacement: 1.10 um
[12/01 10:19:37    969s] Max displacement: 1.60 um (Instance: vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/FE_OFC1124_n42978) (923, 1074) -> (921.4, 1074)
[12/01 10:19:37    969s] 	Length: 4 sites, height: 1 rows, site name: TSMC65ADV10TSITE, cell type: BUFX1MA10TR
[12/01 10:19:37    969s] Total instances moved : 2
[12/01 10:19:37    969s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:2.899, REAL:1.947, MEM:2937.7M, EPOCH TIME: 1669911577.342676
[12/01 10:19:37    969s] Total net bbox length = 1.837e+06 (9.201e+05 9.174e+05) (ext = 2.167e+03)
[12/01 10:19:37    969s] Runtime: CPU: 0:00:03.3 REAL: 0:00:03.0 MEM: 2937.7MB
[12/01 10:19:37    969s] [CPU] RefinePlace/total (cpu=0:00:03.3, real=0:00:03.0, mem=2937.7MB) @(0:16:06 - 0:16:09).
[12/01 10:19:37    969s] *** Finished refinePlace (0:16:09 mem=2937.7M) ***
[12/01 10:19:37    969s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1508544.9
[12/01 10:19:37    969s] OPERPROF:   Finished RefinePlace at level 2, CPU:3.409, REAL:2.461, MEM:2937.7M, EPOCH TIME: 1669911577.404025
[12/01 10:19:37    969s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2937.7M, EPOCH TIME: 1669911577.404068
[12/01 10:19:37    969s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.036, REAL:0.036, MEM:2891.7M, EPOCH TIME: 1669911577.440132
[12/01 10:19:37    969s] OPERPROF: Finished RefinePlace2 at level 1, CPU:4.025, REAL:3.080, MEM:2891.7M, EPOCH TIME: 1669911577.440260
[12/01 10:19:37    969s] **INFO: Flow update: Design timing is met.
[12/01 10:19:37    969s] **INFO: Flow update: Design timing is met.
[12/01 10:19:37    969s] OPERPROF: Starting checkPlace at level 1, MEM:2891.7M, EPOCH TIME: 1669911577.602002
[12/01 10:19:37    969s] z: 2, totalTracks: 1
[12/01 10:19:37    969s] z: 4, totalTracks: 1
[12/01 10:19:37    969s] z: 6, totalTracks: 1
[12/01 10:19:37    969s] z: 8, totalTracks: 1
[12/01 10:19:37    969s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2891.7M, EPOCH TIME: 1669911577.674391
[12/01 10:19:37    969s] 
[12/01 10:19:37    969s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/01 10:19:38    969s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.368, REAL:0.374, MEM:2891.7M, EPOCH TIME: 1669911578.048191
[12/01 10:19:38    969s] Begin checking placement ... (start mem=2891.7M, init mem=2891.7M)
[12/01 10:19:38    970s] 
[12/01 10:19:38    970s] Running CheckPlace using 4 threads!...
[12/01 10:19:38    971s] 
[12/01 10:19:38    971s] ...checkPlace MT is done!
[12/01 10:19:38    971s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2891.7M, EPOCH TIME: 1669911578.971216
[12/01 10:19:39    971s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.058, REAL:0.058, MEM:2891.7M, EPOCH TIME: 1669911579.029581
[12/01 10:19:39    971s] *info: Placed = 175032         (Fixed = 70152)
[12/01 10:19:39    971s] *info: Unplaced = 0           
[12/01 10:19:39    971s] Placement Density:8.28%(325714/3932800)
[12/01 10:19:39    971s] Placement Density (including fixed std cells):9.82%(392914/4000000)
[12/01 10:19:39    972s] All LLGs are deleted
[12/01 10:19:39    972s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2891.7M, EPOCH TIME: 1669911579.083158
[12/01 10:19:39    972s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.052, REAL:0.052, MEM:2891.7M, EPOCH TIME: 1669911579.135403
[12/01 10:19:39    972s] Finished checkPlace (total: cpu=0:00:02.6, real=0:00:02.0; vio checks: cpu=0:00:02.0, real=0:00:01.0; mem=2891.7M)
[12/01 10:19:39    972s] OPERPROF: Finished checkPlace at level 1, CPU:2.575, REAL:1.537, MEM:2891.7M, EPOCH TIME: 1669911579.139088
[12/01 10:19:39    972s] #optDebug: fT-D <X 1 0 0 0>
[12/01 10:19:39    972s] Register exp ratio and priority group on 0 nets on 106056 nets : 
[12/01 10:19:40    972s] 
[12/01 10:19:40    972s] Active setup views:
[12/01 10:19:40    972s]  slowView
[12/01 10:19:40    972s]   Dominating endpoints: 0
[12/01 10:19:40    972s]   Dominating TNS: -0.000
[12/01 10:19:40    972s] 
[12/01 10:19:40    973s] Extraction called for design 'toplevel_498' of instances=175032 and nets=108216 using extraction engine 'preRoute' .
[12/01 10:19:40    973s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/01 10:19:40    973s] Type 'man IMPEXT-3530' for more detail.
[12/01 10:19:40    973s] PreRoute RC Extraction called for design toplevel_498.
[12/01 10:19:40    973s] RC Extraction called in multi-corner(1) mode.
[12/01 10:19:40    973s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/01 10:19:40    973s] Type 'man IMPEXT-6197' for more detail.
[12/01 10:19:40    973s] RCMode: PreRoute
[12/01 10:19:40    973s]       RC Corner Indexes            0   
[12/01 10:19:40    973s] Capacitance Scaling Factor   : 1.00000 
[12/01 10:19:40    973s] Resistance Scaling Factor    : 1.00000 
[12/01 10:19:40    973s] Clock Cap. Scaling Factor    : 1.00000 
[12/01 10:19:40    973s] Clock Res. Scaling Factor    : 1.00000 
[12/01 10:19:40    973s] Shrink Factor                : 1.00000
[12/01 10:19:40    973s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/01 10:19:40    973s] LayerId::1 widthSet size::1
[12/01 10:19:40    973s] LayerId::2 widthSet size::1
[12/01 10:19:40    973s] LayerId::3 widthSet size::1
[12/01 10:19:40    973s] LayerId::4 widthSet size::1
[12/01 10:19:40    973s] LayerId::5 widthSet size::1
[12/01 10:19:40    973s] LayerId::6 widthSet size::1
[12/01 10:19:40    973s] LayerId::7 widthSet size::1
[12/01 10:19:40    973s] LayerId::8 widthSet size::1
[12/01 10:19:40    973s] LayerId::9 widthSet size::1
[12/01 10:19:40    973s] Updating RC grid for preRoute extraction ...
[12/01 10:19:40    973s] eee: pegSigSF::1.070000
[12/01 10:19:40    973s] Initializing multi-corner resistance tables ...
[12/01 10:19:40    973s] eee: l::1 avDens::0.108911 usedTrk::110000.070000 availTrk::1010000.000000 sigTrk::110000.070000
[12/01 10:19:40    973s] eee: l::2 avDens::0.188506 usedTrk::38285.519514 availTrk::203100.000000 sigTrk::38285.519514
[12/01 10:19:40    973s] eee: l::3 avDens::0.213339 usedTrk::47596.005016 availTrk::223100.000000 sigTrk::47596.005016
[12/01 10:19:40    973s] eee: l::4 avDens::0.100830 usedTrk::18361.140493 availTrk::182100.000000 sigTrk::18361.140493
[12/01 10:19:40    973s] eee: l::5 avDens::0.037489 usedTrk::8637.555001 availTrk::230400.000000 sigTrk::8637.555001
[12/01 10:19:40    973s] eee: l::6 avDens::0.016190 usedTrk::395.035001 availTrk::24400.000000 sigTrk::395.035001
[12/01 10:19:40    973s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 10:19:40    973s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 10:19:40    973s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 10:19:40    973s] {RT default_rc_corner 0 6 6 0}
[12/01 10:19:41    974s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.267453 ; uaWl: 1.000000 ; uaWlH: 0.237796 ; aWlH: 0.000000 ; Pmax: 0.832700 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 82 ; 
[12/01 10:19:41    974s] PreRoute RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:01.0  MEM: 2975.113M)
[12/01 10:19:41    974s] Starting delay calculation for Setup views
[12/01 10:19:41    974s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/01 10:19:41    974s] #################################################################################
[12/01 10:19:41    974s] # Design Stage: PreRoute
[12/01 10:19:41    974s] # Design Name: toplevel_498
[12/01 10:19:41    974s] # Design Mode: 90nm
[12/01 10:19:41    974s] # Analysis Mode: MMMC Non-OCV 
[12/01 10:19:41    974s] # Parasitics Mode: No SPEF/RCDB 
[12/01 10:19:41    974s] # Signoff Settings: SI Off 
[12/01 10:19:41    974s] #################################################################################
[12/01 10:19:43    978s] Topological Sorting (REAL = 0:00:01.0, MEM = 2973.1M, InitMEM = 2973.1M)
[12/01 10:19:43    979s] Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'slowView'
[12/01 10:19:43    979s] Calculate delays in BcWc mode...
[12/01 10:19:43    979s] Start delay calculation (fullDC) (4 T). (MEM=2973.11)
[12/01 10:19:44    980s] End AAE Lib Interpolated Model. (MEM=2985.63 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 10:19:49    997s] Total number of fetched objects 106075
[12/01 10:19:49    998s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[12/01 10:19:49    998s] End delay calculation. (MEM=3031.45 CPU=0:00:15.5 REAL=0:00:04.0)
[12/01 10:19:49    998s] End delay calculation (fullDC). (MEM=3031.45 CPU=0:00:19.0 REAL=0:00:06.0)
[12/01 10:19:49    998s] *** CDM Built up (cpu=0:00:23.5  real=0:00:08.0  mem= 3031.4M) ***
[12/01 10:19:50   1000s] *** Done Building Timing Graph (cpu=0:00:25.9 real=0:00:09.0 totSessionCpu=0:16:41 mem=3046.4M)
[12/01 10:19:50   1000s] Reported timing to dir ./timingReports
[12/01 10:19:50   1001s] **optDesign ... cpu = 0:04:24, real = 0:02:28, mem = 2254.5M, totSessionCpu=0:16:41 **
[12/01 10:19:50   1001s] All LLGs are deleted
[12/01 10:19:50   1001s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2873.4M, EPOCH TIME: 1669911590.832800
[12/01 10:19:50   1001s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:2873.4M, EPOCH TIME: 1669911590.833639
[12/01 10:19:50   1001s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2873.4M, EPOCH TIME: 1669911590.898891
[12/01 10:19:50   1001s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2873.4M, EPOCH TIME: 1669911590.905182
[12/01 10:19:50   1001s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2873.4M, EPOCH TIME: 1669911590.915302
[12/01 10:19:50   1001s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.007, MEM:2897.4M, EPOCH TIME: 1669911590.921961
[12/01 10:19:50   1001s] Fast DP-INIT is on for default
[12/01 10:19:51   1001s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.177, REAL:0.103, MEM:2890.4M, EPOCH TIME: 1669911591.008560
[12/01 10:19:51   1001s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.376, REAL:0.304, MEM:2890.4M, EPOCH TIME: 1669911591.202450
[12/01 10:19:57   1011s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | default |  CLOCK  |
+--------------------+---------+---------+---------+
|           WNS (ns):| 28.308  | 28.308  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |   N/A   |
|          All Paths:|  12547  |  12547  |   N/A   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 8.282%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:04:34, real = 0:02:35, mem = 2266.8M, totSessionCpu=0:16:51 **
[12/01 10:19:57   1011s] 
[12/01 10:19:57   1011s] TimeStamp Deleting Cell Server Begin ...
[12/01 10:19:57   1011s] Deleting Lib Analyzer.
[12/01 10:19:57   1011s] 
[12/01 10:19:57   1011s] TimeStamp Deleting Cell Server End ...
[12/01 10:19:57   1011s] *** Finished optDesign ***
[12/01 10:19:57   1011s] 
[12/01 10:19:57   1011s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:05:36 real=  0:03:20)
[12/01 10:19:57   1011s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:09.5 real=0:00:08.1)
[12/01 10:19:57   1011s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=  0:01:28 real=0:00:40.7)
[12/01 10:19:57   1011s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:40.8 real=0:00:18.1)
[12/01 10:19:57   1011s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/01 10:19:57   1011s] Info: pop threads available for lower-level modules during optimization.
[12/01 10:19:57   1011s] Info: Destroy the CCOpt slew target map.
[12/01 10:19:57   1011s] clean pInstBBox. size 0
[12/01 10:19:57   1011s] Set place::cacheFPlanSiteMark to 0
[12/01 10:19:57   1011s] All LLGs are deleted
[12/01 10:19:57   1011s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2889.8M, EPOCH TIME: 1669911597.996641
[12/01 10:19:58   1011s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.017, REAL:0.017, MEM:2889.8M, EPOCH TIME: 1669911598.013718
[12/01 10:19:58   1011s] 
[12/01 10:19:58   1011s] *** Summary of all messages that are not suppressed in this session:
[12/01 10:19:58   1011s] Severity  ID               Count  Summary                                  
[12/01 10:19:58   1011s] WARNING   IMPEXT-6197          5  The Cap table file is not specified. Thi...
[12/01 10:19:58   1011s] WARNING   IMPEXT-3530          5  The process node is not set. Use the com...
[12/01 10:19:58   1011s] WARNING   IMPSP-5140           3  Global net connect rules have not been c...
[12/01 10:19:58   1011s] WARNING   IMPSP-315            3  Found %d instances insts with no PG Term...
[12/01 10:19:58   1011s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/01 10:19:58   1011s] WARNING   IMPSP-2035           6  Cell-to-preRoute spacing and short viola...
[12/01 10:19:58   1011s] WARNING   IMPCCOPT-1285        8  The lib cell '%s' specified in %s %s. %s...
[12/01 10:19:58   1011s] WARNING   IMPCCOPT-1127        1  The skew group %s has been identified as...
[12/01 10:19:58   1011s] WARNING   IMPCCOPT-2248        1  Clock %s has a source defined at module ...
[12/01 10:19:58   1011s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[12/01 10:19:58   1011s] WARNING   IMPPSP-1003         17  Found use of '%s'. This will continue to...
[12/01 10:19:58   1011s] *** Message Summary: 51 warning(s), 0 error(s)
[12/01 10:19:58   1011s] 
[12/01 10:19:58   1011s] *** ccopt_design #1 [finish] : cpu/real = 0:09:01.6/0:05:13.5 (1.7), totSession cpu/real = 0:16:51.3/0:09:20.4 (1.8), mem = 2889.8M
[12/01 10:19:58   1011s] 
[12/01 10:19:58   1011s] =============================================================================================
[12/01 10:19:58   1011s]  Final TAT Report for ccopt_design #1                                           21.10-p004_1
[12/01 10:19:58   1011s] =============================================================================================
[12/01 10:19:58   1011s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 10:19:58   1011s] ---------------------------------------------------------------------------------------------
[12/01 10:19:58   1011s] [ InitOpt                ]      1   0:00:28.4  (   9.1 % )     0:00:38.8 /  0:00:54.7    1.4
[12/01 10:19:58   1011s] [ GlobalOpt              ]      1   0:00:07.7  (   2.5 % )     0:00:07.7 /  0:00:09.2    1.2
[12/01 10:19:58   1011s] [ DrvOpt                 ]      2   0:00:10.9  (   3.5 % )     0:00:10.9 /  0:00:17.2    1.6
[12/01 10:19:58   1011s] [ AreaOpt                ]      1   0:00:33.7  (  10.7 % )     0:00:38.0 /  0:01:24.0    2.2
[12/01 10:19:58   1011s] [ ViewPruning            ]      8   0:00:01.8  (   0.6 % )     0:00:01.8 /  0:00:01.8    1.0
[12/01 10:19:58   1011s] [ OptSummaryReport       ]      2   0:00:01.2  (   0.4 % )     0:00:17.5 /  0:00:36.5    2.1
[12/01 10:19:58   1011s] [ DrvReport              ]      2   0:00:04.7  (   1.5 % )     0:00:04.7 /  0:00:05.3    1.1
[12/01 10:19:58   1011s] [ CongRefineRouteType    ]      2   0:00:02.6  (   0.8 % )     0:00:02.6 /  0:00:03.0    1.1
[12/01 10:19:58   1011s] [ SlackTraversorInit     ]      4   0:00:02.5  (   0.8 % )     0:00:02.5 /  0:00:02.5    1.0
[12/01 10:19:58   1011s] [ CellServerInit         ]      2   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    0.9
[12/01 10:19:58   1011s] [ PowerInterfaceInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 10:19:58   1011s] [ PlacerInterfaceInit    ]      1   0:00:01.3  (   0.4 % )     0:00:01.3 /  0:00:02.2    1.7
[12/01 10:19:58   1011s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 10:19:58   1011s] [ ReportTranViolation    ]      2   0:00:01.3  (   0.4 % )     0:00:01.3 /  0:00:01.3    1.0
[12/01 10:19:58   1011s] [ ReportCapViolation     ]      2   0:00:00.8  (   0.3 % )     0:00:00.8 /  0:00:01.3    1.6
[12/01 10:19:58   1011s] [ ReportFanoutViolation  ]      2   0:00:00.9  (   0.3 % )     0:00:00.9 /  0:00:00.9    1.0
[12/01 10:19:58   1011s] [ CheckPlace             ]      1   0:00:01.5  (   0.5 % )     0:00:01.5 /  0:00:02.6    1.7
[12/01 10:19:58   1011s] [ IncrReplace            ]      1   0:00:04.4  (   1.4 % )     0:00:04.4 /  0:00:07.1    1.6
[12/01 10:19:58   1011s] [ RefinePlace            ]      2   0:00:07.4  (   2.4 % )     0:00:07.4 /  0:00:10.2    1.4
[12/01 10:19:58   1011s] [ EarlyGlobalRoute       ]      6   0:00:22.9  (   7.3 % )     0:00:22.9 /  0:00:32.7    1.4
[12/01 10:19:58   1011s] [ DetailRoute            ]      1   0:00:20.8  (   6.6 % )     0:00:20.8 /  0:01:07.8    3.3
[12/01 10:19:58   1011s] [ ExtractRC              ]      5   0:00:04.8  (   1.5 % )     0:00:04.8 /  0:00:04.7    1.0
[12/01 10:19:58   1011s] [ TimingUpdate           ]      4   0:00:02.8  (   0.9 % )     0:00:18.7 /  0:00:54.0    2.9
[12/01 10:19:58   1011s] [ FullDelayCalc          ]      4   0:00:24.9  (   7.9 % )     0:00:24.9 /  0:01:13.5    3.0
[12/01 10:19:58   1011s] [ TimingReport           ]      2   0:00:00.4  (   0.1 % )     0:00:00.4 /  0:00:00.6    1.6
[12/01 10:19:58   1011s] [ GenerateReports        ]      1   0:00:01.3  (   0.4 % )     0:00:01.3 /  0:00:01.3    1.0
[12/01 10:19:58   1011s] [ MISC                   ]          0:02:04.3  (  39.7 % )     0:02:04.3 /  0:03:00.5    1.5
[12/01 10:19:58   1011s] ---------------------------------------------------------------------------------------------
[12/01 10:19:58   1011s]  ccopt_design #1 TOTAL              0:05:13.5  ( 100.0 % )     0:05:13.5 /  0:09:01.6    1.7
[12/01 10:19:58   1011s] ---------------------------------------------------------------------------------------------
[12/01 10:19:58   1011s] 
[12/01 10:19:58   1011s] #% End ccopt_design (date=12/01 10:19:58, total cpu=0:09:02, real=0:05:14, peak res=2593.7M, current mem=2210.2M)
[12/01 10:19:58   1011s] <CMD> optDesign -postCTS
[12/01 10:19:58   1011s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2210.2M, totSessionCpu=0:16:51 **
[12/01 10:19:58   1011s] **INFO: User settings:
[12/01 10:19:58   1011s] setDesignMode -topRoutingLayer               M6
[12/01 10:19:58   1011s] setExtractRCMode -engine                     preRoute
[12/01 10:19:58   1011s] setUsefulSkewMode -ecoRoute                  false
[12/01 10:19:58   1011s] setDelayCalMode -enable_high_fanout          true
[12/01 10:19:58   1011s] setDelayCalMode -engine                      aae
[12/01 10:19:58   1011s] setDelayCalMode -ignoreNetLoad               false
[12/01 10:19:58   1011s] setDelayCalMode -socv_accuracy_mode          low
[12/01 10:19:58   1011s] setOptMode -activeHoldViews                  { fastView }
[12/01 10:19:58   1011s] setOptMode -activeSetupViews                 { slowView }
[12/01 10:19:58   1011s] setOptMode -allEndPoints                     true
[12/01 10:19:58   1011s] setOptMode -autoSetupViews                   { slowView}
[12/01 10:19:58   1011s] setOptMode -autoTDGRSetupViews               { slowView}
[12/01 10:19:58   1011s] setOptMode -drcMargin                        0
[12/01 10:19:58   1011s] setOptMode -effort                           high
[12/01 10:19:58   1011s] setOptMode -fixDrc                           true
[12/01 10:19:58   1011s] setOptMode -fixFanoutLoad                    true
[12/01 10:19:58   1011s] setOptMode -fixHoldAllowSetupTnsDegrade      false
[12/01 10:19:58   1011s] setOptMode -leakagePowerEffort               none
[12/01 10:19:58   1011s] setOptMode -preserveAllSequential            false
[12/01 10:19:58   1011s] setOptMode -preserveAssertions               false
[12/01 10:19:58   1011s] setOptMode -setupTargetSlack                 0
[12/01 10:19:58   1011s] setPlaceMode -place_design_floorplan_mode    true
[12/01 10:19:58   1011s] setPlaceMode -place_global_clock_gate_aware  false
[12/01 10:19:58   1011s] setPlaceMode -place_global_cong_effort       high
[12/01 10:19:58   1011s] setPlaceMode -place_global_place_io_pins     false
[12/01 10:19:58   1011s] setPlaceMode -timingDriven                   true
[12/01 10:19:58   1011s] setAnalysisMode -analysisType                bcwc
[12/01 10:19:58   1011s] setAnalysisMode -checkType                   setup
[12/01 10:19:58   1011s] setAnalysisMode -clkSrcPath                  true
[12/01 10:19:58   1011s] setAnalysisMode -clockPropagation            sdcControl
[12/01 10:19:58   1011s] setRouteMode -earlyGlobalMaxRouteLayer       6
[12/01 10:19:58   1011s] setRouteMode -earlyGlobalMinRouteLayer       2
[12/01 10:19:58   1011s] 
[12/01 10:19:58   1011s] 
[12/01 10:19:58   1011s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/01 10:19:58   1011s] Summary for sequential cells identification: 
[12/01 10:19:58   1011s]   Identified SBFF number: 148
[12/01 10:19:58   1011s]   Identified MBFF number: 0
[12/01 10:19:58   1011s]   Identified SB Latch number: 0
[12/01 10:19:58   1011s]   Identified MB Latch number: 0
[12/01 10:19:58   1011s]   Not identified SBFF number: 0
[12/01 10:19:58   1011s]   Not identified MBFF number: 0
[12/01 10:19:58   1011s]   Not identified SB Latch number: 0
[12/01 10:19:58   1011s]   Not identified MB Latch number: 0
[12/01 10:19:58   1011s]   Number of sequential cells which are not FFs: 106
[12/01 10:19:58   1011s]  Visiting view : slowView
[12/01 10:19:58   1011s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/01 10:19:58   1011s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/01 10:19:58   1011s]  Visiting view : fastView
[12/01 10:19:58   1011s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/01 10:19:58   1011s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/01 10:19:58   1011s] TLC MultiMap info (StdDelay):
[12/01 10:19:58   1011s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/01 10:19:58   1011s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/01 10:19:58   1011s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/01 10:19:58   1011s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/01 10:19:58   1011s]  Setting StdDelay to: 15.6ps
[12/01 10:19:58   1011s] 
[12/01 10:19:58   1011s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/01 10:19:58   1011s] info: unfix 1 clock instance placement location
[12/01 10:19:58   1011s] info: this clock instance will be remarked as fixed at the end of optimiztion
[12/01 10:19:58   1011s] Need call spDPlaceInit before registerPrioInstLoc.
[12/01 10:19:58   1011s] [EEQ-INFO] #EEQ #Cell
[12/01 10:19:58   1011s] [EEQ-INFO] 1    868
[12/01 10:19:58   1011s] [EEQ-INFO] Opt(LEF/DEF) master EEQ cnt: 868(868)
[12/01 10:19:58   1011s] *** optDesign #2 [begin] : totSession cpu/real = 0:16:51.5/0:09:20.7 (1.8), mem = 2845.8M
[12/01 10:19:58   1011s] *** InitOpt #3 [begin] : totSession cpu/real = 0:16:51.5/0:09:20.7 (1.8), mem = 2845.8M
[12/01 10:19:58   1011s] GigaOpt running with 4 threads.
[12/01 10:19:58   1011s] Info: 4 threads available for lower-level modules during optimization.
[12/01 10:19:58   1011s] OPERPROF: Starting DPlace-Init at level 1, MEM:2845.8M, EPOCH TIME: 1669911598.378698
[12/01 10:19:58   1011s] z: 2, totalTracks: 1
[12/01 10:19:58   1011s] z: 4, totalTracks: 1
[12/01 10:19:58   1011s] z: 6, totalTracks: 1
[12/01 10:19:58   1011s] z: 8, totalTracks: 1
[12/01 10:19:58   1011s] #spOpts: VtWidth mergeVia=F 
[12/01 10:19:58   1011s] All LLGs are deleted
[12/01 10:19:58   1011s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2845.8M, EPOCH TIME: 1669911598.457621
[12/01 10:19:58   1011s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:2845.8M, EPOCH TIME: 1669911598.458441
[12/01 10:19:58   1011s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2845.8M, EPOCH TIME: 1669911598.515576
[12/01 10:19:58   1011s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2845.8M, EPOCH TIME: 1669911598.521652
[12/01 10:19:58   1011s] Core basic site is TSMC65ADV10TSITE
[12/01 10:19:58   1011s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2845.8M, EPOCH TIME: 1669911598.529972
[12/01 10:19:58   1011s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.009, REAL:0.006, MEM:2854.5M, EPOCH TIME: 1669911598.536028
[12/01 10:19:58   1011s] Fast DP-INIT is on for default
[12/01 10:19:58   1011s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.176, REAL:0.100, MEM:2847.3M, EPOCH TIME: 1669911598.621819
[12/01 10:19:58   1011s] 
[12/01 10:19:58   1011s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/01 10:19:58   1012s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.376, REAL:0.301, MEM:2847.3M, EPOCH TIME: 1669911598.816460
[12/01 10:19:58   1012s] [CPU] DPlace-Init (cpu=0:00:00.7, real=0:00:00.0, mem=2847.3MB).
[12/01 10:19:58   1012s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.666, REAL:0.592, MEM:2847.3M, EPOCH TIME: 1669911598.970520
[12/01 10:19:58   1012s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2847.3M, EPOCH TIME: 1669911598.970873
[12/01 10:19:59   1012s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.031, REAL:0.031, MEM:2843.3M, EPOCH TIME: 1669911599.002270
[12/01 10:19:59   1012s] 
[12/01 10:19:59   1012s] Creating Lib Analyzer ...
[12/01 10:19:59   1012s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/01 10:19:59   1012s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/01 10:19:59   1012s] Total number of usable buffers from Lib Analyzer: 74 ( BUFX1MA10TR BUFX1BA10TR BUFX0P8MA10TR BUFX0P8BA10TR BUFX0P7MA10TR BUFX0P7BA10TR BUFHX1MA10TR BUFHX0P8MA10TR BUFHX0P7MA10TR BUFX2MA10TR BUFX2BA10TR BUFX1P7MA10TR BUFX1P7BA10TR BUFX1P4MA10TR BUFX1P4BA10TR BUFX1P2MA10TR BUFX1P2BA10TR BUFHX1P7MA10TR BUFHX1P4MA10TR BUFHX1P2MA10TR BUFX3MA10TR BUFX3BA10TR BUFX2P5MA10TR BUFX2P5BA10TR BUFHX2MA10TR FRICGX1BA10TR FRICGX0P8BA10TR FRICGX0P7BA10TR FRICGX0P6BA10TR FRICGX0P5BA10TR BUFHX3MA10TR BUFHX2P5MA10TR FRICGX2BA10TR FRICGX1P7BA10TR FRICGX1P4BA10TR FRICGX1P2BA10TR BUFX4MA10TR BUFX4BA10TR BUFX3P5MA10TR BUFX3P5BA10TR FRICGX3BA10TR FRICGX2P5BA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFHX3P5MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR FRICGX4BA10TR FRICGX3P5BA10TR BUFHX6MA10TR FRICGX5BA10TR BUFX7P5MA10TR BUFX7P5BA10TR FRICGX6BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR FRICGX7P5BA10TR BUFX11MA10TR BUFX11BA10TR BUFHX9MA10TR FRICGX9BA10TR BUFX13MA10TR BUFX13BA10TR BUFHX11MA10TR FRICGX11BA10TR FRICGX13BA10TR BUFX16MA10TR BUFX16BA10TR BUFHX13MA10TR FRICGX16BA10TR BUFHX16MA10TR)
[12/01 10:19:59   1012s] Total number of usable inverters from Lib Analyzer: 40 ( INVX1MA10TR INVX1BA10TR INVX0P8MA10TR INVX0P8BA10TR INVX0P7MA10TR INVX0P7BA10TR INVX0P6MA10TR INVX0P6BA10TR INVX0P5MA10TR INVX0P5BA10TR INVX2MA10TR INVX2BA10TR INVX1P7MA10TR INVX1P7BA10TR INVX1P4MA10TR INVX1P4BA10TR INVX1P2MA10TR INVX1P2BA10TR INVX3MA10TR INVX3BA10TR INVX2P5MA10TR INVX2P5BA10TR INVX4MA10TR INVX4BA10TR INVX3P5MA10TR INVX3P5BA10TR INVX5MA10TR INVX5BA10TR INVX6MA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9MA10TR INVX9BA10TR INVX11MA10TR INVX11BA10TR INVX13MA10TR INVX13BA10TR INVX16MA10TR INVX16BA10TR)
[12/01 10:19:59   1012s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TR DLY4X0P5MA10TR)
[12/01 10:19:59   1012s] 
[12/01 10:19:59   1012s] {RT default_rc_corner 0 6 6 0}
[12/01 10:20:01   1014s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:16:55 mem=2849.3M
[12/01 10:20:01   1014s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:16:55 mem=2849.3M
[12/01 10:20:01   1014s] Creating Lib Analyzer, finished. 
[12/01 10:20:01   1014s] **optDesign ... cpu = 0:00:04, real = 0:00:03, mem = 2209.7M, totSessionCpu=0:16:55 **
[12/01 10:20:01   1014s] *** optDesign -postCTS ***
[12/01 10:20:01   1014s] DRC Margin: user margin 0.0; extra margin 0.2
[12/01 10:20:01   1014s] Hold Target Slack: user slack 0
[12/01 10:20:01   1014s] Setup Target Slack: user slack 0; extra slack 0.0
[12/01 10:20:01   1014s] setUsefulSkewMode -ecoRoute false
[12/01 10:20:01   1015s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2849.3M, EPOCH TIME: 1669911601.810667
[12/01 10:20:02   1015s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.333, REAL:0.335, MEM:2849.3M, EPOCH TIME: 1669911602.145469
[12/01 10:20:02   1015s] 
[12/01 10:20:02   1015s] TimeStamp Deleting Cell Server Begin ...
[12/01 10:20:02   1015s] Deleting Lib Analyzer.
[12/01 10:20:02   1015s] 
[12/01 10:20:02   1015s] TimeStamp Deleting Cell Server End ...
[12/01 10:20:02   1015s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/01 10:20:02   1015s] 
[12/01 10:20:02   1015s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/01 10:20:02   1015s] Summary for sequential cells identification: 
[12/01 10:20:02   1015s]   Identified SBFF number: 148
[12/01 10:20:02   1015s]   Identified MBFF number: 0
[12/01 10:20:02   1015s]   Identified SB Latch number: 0
[12/01 10:20:02   1015s]   Identified MB Latch number: 0
[12/01 10:20:02   1015s]   Not identified SBFF number: 0
[12/01 10:20:02   1015s]   Not identified MBFF number: 0
[12/01 10:20:02   1015s]   Not identified SB Latch number: 0
[12/01 10:20:02   1015s]   Not identified MB Latch number: 0
[12/01 10:20:02   1015s]   Number of sequential cells which are not FFs: 106
[12/01 10:20:02   1015s]  Visiting view : slowView
[12/01 10:20:02   1015s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/01 10:20:02   1015s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/01 10:20:02   1015s]  Visiting view : fastView
[12/01 10:20:02   1015s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/01 10:20:02   1015s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/01 10:20:02   1015s] TLC MultiMap info (StdDelay):
[12/01 10:20:02   1015s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/01 10:20:02   1015s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/01 10:20:02   1015s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/01 10:20:02   1015s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/01 10:20:02   1015s]  Setting StdDelay to: 15.6ps
[12/01 10:20:02   1015s] 
[12/01 10:20:02   1015s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/01 10:20:02   1015s] 
[12/01 10:20:02   1015s] TimeStamp Deleting Cell Server Begin ...
[12/01 10:20:02   1015s] 
[12/01 10:20:02   1015s] TimeStamp Deleting Cell Server End ...
[12/01 10:20:02   1016s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2849.3M, EPOCH TIME: 1669911602.641389
[12/01 10:20:02   1016s] All LLGs are deleted
[12/01 10:20:02   1016s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2849.3M, EPOCH TIME: 1669911602.641507
[12/01 10:20:02   1016s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.015, REAL:0.015, MEM:2849.3M, EPOCH TIME: 1669911602.656870
[12/01 10:20:02   1016s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.017, REAL:0.017, MEM:2843.3M, EPOCH TIME: 1669911602.658793
[12/01 10:20:02   1016s] Start to check current routing status for nets...
[12/01 10:20:03   1016s] All nets are already routed correctly.
[12/01 10:20:03   1016s] End to check current routing status for nets (mem=2843.3M)
[12/01 10:20:03   1016s] #optDebug: Start CG creation (mem=2871.9M)
[12/01 10:20:03   1016s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 2.000000 defLenToSkip 14.000000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 14.000000 
[12/01 10:20:03   1016s] (cpu=0:00:00.2, mem=2970.3M)
[12/01 10:20:03   1016s]  ...processing cgPrt (cpu=0:00:00.2, mem=2970.3M)
[12/01 10:20:03   1016s]  ...processing cgEgp (cpu=0:00:00.2, mem=2970.3M)
[12/01 10:20:03   1016s]  ...processing cgPbk (cpu=0:00:00.2, mem=2970.3M)
[12/01 10:20:03   1016s]  ...processing cgNrb(cpu=0:00:00.2, mem=2970.3M)
[12/01 10:20:03   1016s]  ...processing cgObs (cpu=0:00:00.2, mem=2970.3M)
[12/01 10:20:03   1016s]  ...processing cgCon (cpu=0:00:00.2, mem=2970.3M)
[12/01 10:20:03   1016s]  ...processing cgPdm (cpu=0:00:00.2, mem=2970.3M)
[12/01 10:20:03   1016s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=2970.3M)
[12/01 10:20:27   1040s] Compute RC Scale Done ...
[12/01 10:20:27   1040s] All LLGs are deleted
[12/01 10:20:27   1040s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2960.8M, EPOCH TIME: 1669911627.178016
[12/01 10:20:27   1040s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:2960.8M, EPOCH TIME: 1669911627.178844
[12/01 10:20:27   1040s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2960.8M, EPOCH TIME: 1669911627.241127
[12/01 10:20:27   1040s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2960.8M, EPOCH TIME: 1669911627.247512
[12/01 10:20:27   1040s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2960.8M, EPOCH TIME: 1669911627.255896
[12/01 10:20:27   1040s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.009, REAL:0.006, MEM:2960.8M, EPOCH TIME: 1669911627.261850
[12/01 10:20:27   1040s] Fast DP-INIT is on for default
[12/01 10:20:27   1040s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.173, REAL:0.096, MEM:2960.8M, EPOCH TIME: 1669911627.343734
[12/01 10:20:27   1040s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.372, REAL:0.296, MEM:2960.8M, EPOCH TIME: 1669911627.536735
[12/01 10:20:29   1046s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 28.308  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  12547  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 8.282%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:36, real = 0:00:31, mem = 2263.4M, totSessionCpu=0:17:27 **
[12/01 10:20:29   1046s] *** InitOpt #3 [finish] : cpu/real = 0:00:35.4/0:00:31.7 (1.1), totSession cpu/real = 0:17:27.0/0:09:52.4 (1.8), mem = 2885.5M
[12/01 10:20:29   1046s] 
[12/01 10:20:29   1046s] =============================================================================================
[12/01 10:20:29   1046s]  Step TAT Report for InitOpt #3                                                 21.10-p004_1
[12/01 10:20:29   1046s] =============================================================================================
[12/01 10:20:29   1046s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 10:20:29   1046s] ---------------------------------------------------------------------------------------------
[12/01 10:20:29   1046s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 10:20:29   1046s] [ OptSummaryReport       ]      1   0:00:00.6  (   1.9 % )     0:00:02.9 /  0:00:06.5    2.3
[12/01 10:20:29   1046s] [ DrvReport              ]      1   0:00:00.9  (   2.9 % )     0:00:00.9 /  0:00:01.7    1.8
[12/01 10:20:29   1046s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.2
[12/01 10:20:29   1046s] [ LibAnalyzerInit        ]      1   0:00:02.3  (   7.4 % )     0:00:02.3 /  0:00:02.4    1.0
[12/01 10:20:29   1046s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 10:20:29   1046s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.2    1.0
[12/01 10:20:29   1046s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 10:20:29   1046s] [ TimingUpdate           ]      1   0:00:01.3  (   4.0 % )     0:00:01.3 /  0:00:04.0    3.2
[12/01 10:20:29   1046s] [ TimingReport           ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.2    1.9
[12/01 10:20:29   1046s] [ MISC                   ]          0:00:26.2  (  82.7 % )     0:00:26.2 /  0:00:26.2    1.0
[12/01 10:20:29   1046s] ---------------------------------------------------------------------------------------------
[12/01 10:20:29   1046s]  InitOpt #3 TOTAL                   0:00:31.7  ( 100.0 % )     0:00:31.7 /  0:00:35.4    1.1
[12/01 10:20:29   1046s] ---------------------------------------------------------------------------------------------
[12/01 10:20:29   1046s] 
[12/01 10:20:29   1046s] ** INFO : this run is activating low effort ccoptDesign flow
[12/01 10:20:29   1046s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/01 10:20:29   1046s] ### Creating PhyDesignMc. totSessionCpu=0:17:27 mem=2885.5M
[12/01 10:20:29   1046s] OPERPROF: Starting DPlace-Init at level 1, MEM:2885.5M, EPOCH TIME: 1669911629.978935
[12/01 10:20:29   1046s] z: 2, totalTracks: 1
[12/01 10:20:29   1046s] z: 4, totalTracks: 1
[12/01 10:20:29   1046s] z: 6, totalTracks: 1
[12/01 10:20:29   1046s] z: 8, totalTracks: 1
[12/01 10:20:29   1046s] #spOpts: VtWidth mergeVia=F 
[12/01 10:20:30   1047s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2885.5M, EPOCH TIME: 1669911630.117245
[12/01 10:20:30   1047s] 
[12/01 10:20:30   1047s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/01 10:20:30   1047s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.320, REAL:0.321, MEM:2885.5M, EPOCH TIME: 1669911630.438728
[12/01 10:20:30   1047s] [CPU] DPlace-Init (cpu=0:00:00.5, real=0:00:01.0, mem=2885.5MB).
[12/01 10:20:30   1047s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.490, REAL:0.496, MEM:2885.5M, EPOCH TIME: 1669911630.474464
[12/01 10:20:30   1047s] TotalInstCnt at PhyDesignMc Initialization: 105,032
[12/01 10:20:30   1047s] ### Creating PhyDesignMc, finished. totSessionCpu=0:17:28 mem=2885.5M
[12/01 10:20:30   1047s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2885.5M, EPOCH TIME: 1669911630.820610
[12/01 10:20:30   1047s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.033, REAL:0.033, MEM:2885.5M, EPOCH TIME: 1669911630.853579
[12/01 10:20:30   1047s] TotalInstCnt at PhyDesignMc Destruction: 105,032
[12/01 10:20:31   1048s] #optDebug: fT-E <X 2 0 0 1>
[12/01 10:20:31   1048s] -congRepairInPostCTS false                 # bool, default=false, private
[12/01 10:20:32   1049s] 
[12/01 10:20:32   1049s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/01 10:20:32   1049s] Summary for sequential cells identification: 
[12/01 10:20:32   1049s]   Identified SBFF number: 148
[12/01 10:20:32   1049s]   Identified MBFF number: 0
[12/01 10:20:32   1049s]   Identified SB Latch number: 0
[12/01 10:20:32   1049s]   Identified MB Latch number: 0
[12/01 10:20:32   1049s]   Not identified SBFF number: 0
[12/01 10:20:32   1049s]   Not identified MBFF number: 0
[12/01 10:20:32   1049s]   Not identified SB Latch number: 0
[12/01 10:20:32   1049s]   Not identified MB Latch number: 0
[12/01 10:20:32   1049s]   Number of sequential cells which are not FFs: 106
[12/01 10:20:32   1049s]  Visiting view : slowView
[12/01 10:20:32   1049s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/01 10:20:32   1049s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/01 10:20:32   1049s]  Visiting view : fastView
[12/01 10:20:32   1049s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/01 10:20:32   1049s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/01 10:20:32   1049s] TLC MultiMap info (StdDelay):
[12/01 10:20:32   1049s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/01 10:20:32   1049s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/01 10:20:32   1049s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/01 10:20:32   1049s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/01 10:20:32   1049s]  Setting StdDelay to: 15.6ps
[12/01 10:20:32   1049s] 
[12/01 10:20:32   1049s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/01 10:20:32   1050s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -numThreads 4 -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 31.2
[12/01 10:20:32   1050s] Begin: GigaOpt Route Type Constraints Refinement
[12/01 10:20:32   1050s] *** CongRefineRouteType #3 [begin] : totSession cpu/real = 0:17:30.0/0:09:54.5 (1.8), mem = 2889.5M
[12/01 10:20:32   1050s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1508544.10
[12/01 10:20:32   1050s] ### Creating RouteCongInterface, started
[12/01 10:20:32   1050s] 
[12/01 10:20:32   1050s] Creating Lib Analyzer ...
[12/01 10:20:32   1050s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/01 10:20:32   1050s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/01 10:20:32   1050s] Total number of usable buffers from Lib Analyzer: 28 ( BUFX1MA10TR BUFHX1MA10TR BUFX2MA10TR BUFX2BA10TR BUFHX1P7MA10TR BUFX3MA10TR BUFX3BA10TR BUFHX3MA10TR BUFX4MA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR BUFHX6MA10TR BUFX7P5MA10TR BUFX7P5BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR BUFX11MA10TR BUFX11BA10TR BUFX13MA10TR BUFX13BA10TR BUFX16MA10TR BUFX16BA10TR BUFHX16MA10TR)
[12/01 10:20:32   1050s] Total number of usable inverters from Lib Analyzer: 20 ( INVX1MA10TR INVX1BA10TR INVX0P8BA10TR INVX0P6BA10TR INVX2MA10TR INVX2BA10TR INVX1P7BA10TR INVX3MA10TR INVX3BA10TR INVX2P5BA10TR INVX4BA10TR INVX5BA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9BA10TR INVX11BA10TR INVX13BA10TR INVX16MA10TR INVX16BA10TR)
[12/01 10:20:32   1050s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TR DLY4X0P5MA10TR)
[12/01 10:20:32   1050s] 
[12/01 10:20:32   1050s] {RT default_rc_corner 0 6 6 0}
[12/01 10:20:33   1051s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:17:32 mem=2895.0M
[12/01 10:20:33   1051s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:17:32 mem=2895.0M
[12/01 10:20:33   1051s] Creating Lib Analyzer, finished. 
[12/01 10:20:33   1051s] ### Creating LA Mngr. totSessionCpu=0:17:32 mem=2895.0M
[12/01 10:20:33   1051s] ### Creating LA Mngr, finished. totSessionCpu=0:17:32 mem=2895.0M
[12/01 10:20:34   1052s] 
[12/01 10:20:34   1052s] #optDebug:  {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.8500} {6, 0.200, 0.6214} 
[12/01 10:20:34   1052s] 
[12/01 10:20:34   1052s] #optDebug: {0, 1.000}
[12/01 10:20:34   1052s] ### Creating RouteCongInterface, finished
[12/01 10:20:34   1052s] Updated routing constraints on 0 nets.
[12/01 10:20:34   1052s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1508544.10
[12/01 10:20:34   1052s] Bottom Preferred Layer:
[12/01 10:20:34   1052s] +-----------+------------+----------+
[12/01 10:20:34   1052s] |   Layer   |    CLK     |   Rule   |
[12/01 10:20:34   1052s] +-----------+------------+----------+
[12/01 10:20:34   1052s] | M3 (z=3)  |        153 | default  |
[12/01 10:20:34   1052s] +-----------+------------+----------+
[12/01 10:20:34   1052s] Via Pillar Rule:
[12/01 10:20:34   1052s]     None
[12/01 10:20:34   1052s] *** CongRefineRouteType #3 [finish] : cpu/real = 0:00:02.4/0:00:02.1 (1.1), totSession cpu/real = 0:17:32.4/0:09:56.6 (1.8), mem = 2895.0M
[12/01 10:20:34   1052s] 
[12/01 10:20:34   1052s] =============================================================================================
[12/01 10:20:34   1052s]  Step TAT Report for CongRefineRouteType #3                                     21.10-p004_1
[12/01 10:20:34   1052s] =============================================================================================
[12/01 10:20:34   1052s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 10:20:34   1052s] ---------------------------------------------------------------------------------------------
[12/01 10:20:34   1052s] [ LibAnalyzerInit        ]      1   0:00:01.5  (  70.0 % )     0:00:01.5 /  0:00:01.6    1.0
[12/01 10:20:34   1052s] [ RouteCongInterfaceInit ]      1   0:00:00.5  (  22.1 % )     0:00:02.0 /  0:00:02.1    1.1
[12/01 10:20:34   1052s] [ MISC                   ]          0:00:00.2  (   7.9 % )     0:00:00.2 /  0:00:00.3    1.6
[12/01 10:20:34   1052s] ---------------------------------------------------------------------------------------------
[12/01 10:20:34   1052s]  CongRefineRouteType #3 TOTAL       0:00:02.1  ( 100.0 % )     0:00:02.1 /  0:00:02.4    1.1
[12/01 10:20:34   1052s] ---------------------------------------------------------------------------------------------
[12/01 10:20:34   1052s] 
[12/01 10:20:34   1052s] End: GigaOpt Route Type Constraints Refinement
[12/01 10:20:34   1052s] *** Starting optimizing excluded clock nets MEM= 2895.0M) ***
[12/01 10:20:34   1052s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2895.0M) ***
[12/01 10:20:34   1052s] *** Starting optimizing excluded clock nets MEM= 2895.0M) ***
[12/01 10:20:34   1052s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2895.0M) ***
[12/01 10:20:34   1052s] Info: Done creating the CCOpt slew target map.
[12/01 10:20:34   1052s] Begin: GigaOpt high fanout net optimization
[12/01 10:20:34   1052s] GigaOpt HFN: use maxLocalDensity 1.2
[12/01 10:20:34   1052s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 4 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/01 10:20:34   1052s] *** DrvOpt #6 [begin] : totSession cpu/real = 0:17:32.5/0:09:56.8 (1.8), mem = 2895.0M
[12/01 10:20:34   1052s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[12/01 10:20:34   1052s] Info: 153 nets with fixed/cover wires excluded.
[12/01 10:20:34   1052s] Info: 153 clock nets excluded from IPO operation.
[12/01 10:20:34   1052s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1508544.11
[12/01 10:20:34   1052s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/01 10:20:34   1052s] ### Creating PhyDesignMc. totSessionCpu=0:17:33 mem=2895.0M
[12/01 10:20:34   1052s] OPERPROF: Starting DPlace-Init at level 1, MEM:2895.0M, EPOCH TIME: 1669911634.695712
[12/01 10:20:34   1052s] z: 2, totalTracks: 1
[12/01 10:20:34   1052s] z: 4, totalTracks: 1
[12/01 10:20:34   1052s] z: 6, totalTracks: 1
[12/01 10:20:34   1052s] z: 8, totalTracks: 1
[12/01 10:20:34   1052s] #spOpts: VtWidth mergeVia=F 
[12/01 10:20:34   1052s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2895.0M, EPOCH TIME: 1669911634.833586
[12/01 10:20:35   1053s] 
[12/01 10:20:35   1053s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/01 10:20:35   1053s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.329, REAL:0.331, MEM:2895.0M, EPOCH TIME: 1669911635.164695
[12/01 10:20:35   1053s] [CPU] DPlace-Init (cpu=0:00:00.5, real=0:00:01.0, mem=2895.0MB).
[12/01 10:20:35   1053s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.501, REAL:0.504, MEM:2895.0M, EPOCH TIME: 1669911635.200193
[12/01 10:20:36   1055s] TotalInstCnt at PhyDesignMc Initialization: 105,032
[12/01 10:20:36   1055s] ### Creating PhyDesignMc, finished. totSessionCpu=0:17:35 mem=2895.0M
[12/01 10:20:36   1055s] ### Creating RouteCongInterface, started
[12/01 10:20:36   1055s] 
[12/01 10:20:36   1055s] #optDebug:  {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.7135} {6, 0.200, 0.4971} 
[12/01 10:20:36   1055s] 
[12/01 10:20:36   1055s] #optDebug: {0, 1.000}
[12/01 10:20:36   1055s] ### Creating RouteCongInterface, finished
[12/01 10:20:36   1055s] ### Creating LA Mngr. totSessionCpu=0:17:36 mem=2895.0M
[12/01 10:20:36   1055s] ### Creating LA Mngr, finished. totSessionCpu=0:17:36 mem=2895.0M
[12/01 10:20:38   1059s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/01 10:20:38   1059s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/01 10:20:38   1059s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/01 10:20:38   1059s] Total-nets :: 106056, Stn-nets :: 0, ratio :: 0 %
[12/01 10:20:38   1059s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2988.9M, EPOCH TIME: 1669911638.636659
[12/01 10:20:38   1059s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.031, REAL:0.031, MEM:2893.9M, EPOCH TIME: 1669911638.668125
[12/01 10:20:38   1059s] TotalInstCnt at PhyDesignMc Destruction: 105,032
[12/01 10:20:38   1059s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1508544.11
[12/01 10:20:38   1059s] *** DrvOpt #6 [finish] : cpu/real = 0:00:06.7/0:00:04.3 (1.5), totSession cpu/real = 0:17:39.1/0:10:01.1 (1.8), mem = 2893.9M
[12/01 10:20:38   1059s] 
[12/01 10:20:38   1059s] =============================================================================================
[12/01 10:20:38   1059s]  Step TAT Report for DrvOpt #6                                                  21.10-p004_1
[12/01 10:20:38   1059s] =============================================================================================
[12/01 10:20:38   1059s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 10:20:38   1059s] ---------------------------------------------------------------------------------------------
[12/01 10:20:38   1059s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 10:20:38   1059s] [ PlacerInterfaceInit    ]      1   0:00:01.4  (  31.3 % )     0:00:01.4 /  0:00:02.2    1.6
[12/01 10:20:38   1059s] [ RouteCongInterfaceInit ]      1   0:00:00.4  (   9.9 % )     0:00:00.4 /  0:00:00.5    1.2
[12/01 10:20:38   1059s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 10:20:38   1059s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.6
[12/01 10:20:38   1059s] [ MISC                   ]          0:00:02.5  (  58.5 % )     0:00:02.5 /  0:00:03.9    1.5
[12/01 10:20:38   1059s] ---------------------------------------------------------------------------------------------
[12/01 10:20:38   1059s]  DrvOpt #6 TOTAL                    0:00:04.3  ( 100.0 % )     0:00:04.3 /  0:00:06.7    1.5
[12/01 10:20:38   1059s] ---------------------------------------------------------------------------------------------
[12/01 10:20:38   1059s] 
[12/01 10:20:38   1059s] GigaOpt HFN: restore maxLocalDensity to 0.98
[12/01 10:20:38   1059s] End: GigaOpt high fanout net optimization
[12/01 10:20:40   1061s] Deleting Lib Analyzer.
[12/01 10:20:40   1061s] Begin: GigaOpt Global Optimization
[12/01 10:20:40   1061s] *info: use new DP (enabled)
[12/01 10:20:40   1061s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 4 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[12/01 10:20:41   1061s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[12/01 10:20:41   1061s] Info: 153 nets with fixed/cover wires excluded.
[12/01 10:20:41   1061s] Info: 153 clock nets excluded from IPO operation.
[12/01 10:20:41   1061s] *** GlobalOpt #2 [begin] : totSession cpu/real = 0:17:41.9/0:10:03.6 (1.8), mem = 2895.4M
[12/01 10:20:41   1061s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1508544.12
[12/01 10:20:41   1061s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/01 10:20:41   1061s] ### Creating PhyDesignMc. totSessionCpu=0:17:42 mem=2895.4M
[12/01 10:20:41   1061s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/01 10:20:41   1061s] OPERPROF: Starting DPlace-Init at level 1, MEM:2895.4M, EPOCH TIME: 1669911641.231803
[12/01 10:20:41   1061s] z: 2, totalTracks: 1
[12/01 10:20:41   1061s] z: 4, totalTracks: 1
[12/01 10:20:41   1061s] z: 6, totalTracks: 1
[12/01 10:20:41   1061s] z: 8, totalTracks: 1
[12/01 10:20:41   1061s] #spOpts: VtWidth mergeVia=F 
[12/01 10:20:41   1062s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2895.4M, EPOCH TIME: 1669911641.366780
[12/01 10:20:41   1062s] 
[12/01 10:20:41   1062s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/01 10:20:41   1062s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.329, REAL:0.331, MEM:2895.4M, EPOCH TIME: 1669911641.697740
[12/01 10:20:41   1062s] [CPU] DPlace-Init (cpu=0:00:00.5, real=0:00:00.0, mem=2895.4MB).
[12/01 10:20:41   1062s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.500, REAL:0.503, MEM:2895.4M, EPOCH TIME: 1669911641.734403
[12/01 10:20:42   1064s] TotalInstCnt at PhyDesignMc Initialization: 105,032
[12/01 10:20:42   1064s] ### Creating PhyDesignMc, finished. totSessionCpu=0:17:44 mem=2895.4M
[12/01 10:20:42   1064s] ### Creating RouteCongInterface, started
[12/01 10:20:42   1064s] 
[12/01 10:20:42   1064s] Creating Lib Analyzer ...
[12/01 10:20:42   1064s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/01 10:20:42   1064s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/01 10:20:42   1064s] Total number of usable buffers from Lib Analyzer: 28 ( BUFX1MA10TR BUFHX1MA10TR BUFX2MA10TR BUFX2BA10TR BUFHX1P7MA10TR BUFX3MA10TR BUFX3BA10TR BUFHX3MA10TR BUFX4MA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR BUFHX6MA10TR BUFX7P5MA10TR BUFX7P5BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR BUFX11MA10TR BUFX11BA10TR BUFX13MA10TR BUFX13BA10TR BUFX16MA10TR BUFX16BA10TR BUFHX16MA10TR)
[12/01 10:20:42   1064s] Total number of usable inverters from Lib Analyzer: 20 ( INVX1MA10TR INVX1BA10TR INVX0P8BA10TR INVX0P6BA10TR INVX2MA10TR INVX2BA10TR INVX1P7BA10TR INVX3MA10TR INVX3BA10TR INVX2P5BA10TR INVX4BA10TR INVX5BA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9BA10TR INVX11BA10TR INVX13BA10TR INVX16MA10TR INVX16BA10TR)
[12/01 10:20:42   1064s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TR DLY4X0P5MA10TR)
[12/01 10:20:42   1064s] 
[12/01 10:20:42   1064s] {RT default_rc_corner 0 6 6 0}
[12/01 10:20:44   1065s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:17:46 mem=2895.4M
[12/01 10:20:44   1065s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:17:46 mem=2895.4M
[12/01 10:20:44   1065s] Creating Lib Analyzer, finished. 
[12/01 10:20:44   1066s] 
[12/01 10:20:44   1066s] #optDebug:  {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.8500} {6, 0.200, 0.6214} 
[12/01 10:20:44   1066s] 
[12/01 10:20:44   1066s] #optDebug: {0, 1.000}
[12/01 10:20:44   1066s] ### Creating RouteCongInterface, finished
[12/01 10:20:44   1066s] ### Creating LA Mngr. totSessionCpu=0:17:46 mem=2895.4M
[12/01 10:20:44   1066s] ### Creating LA Mngr, finished. totSessionCpu=0:17:46 mem=2895.4M
[12/01 10:20:46   1068s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[12/01 10:20:46   1068s] *info: 153 clock nets excluded
[12/01 10:20:46   1068s] *info: 2 special nets excluded.
[12/01 10:20:46   1068s] *info: 2 external nets with a tri-state driver excluded.
[12/01 10:20:46   1068s] *info: 14 multi-driver nets excluded.
[12/01 10:20:46   1068s] *info: 2158 no-driver nets excluded.
[12/01 10:20:46   1068s] *info: 153 nets with fixed/cover wires excluded.
[12/01 10:20:47   1069s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3084.2M, EPOCH TIME: 1669911647.414428
[12/01 10:20:47   1069s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.004, REAL:0.004, MEM:3084.2M, EPOCH TIME: 1669911647.418075
[12/01 10:20:47   1069s] Info: Begin MT loop @oiCellDelayCachingJob with 4 threads.
[12/01 10:20:47   1070s] Info: End MT loop @oiCellDelayCachingJob.
[12/01 10:20:48   1070s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[12/01 10:20:48   1070s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[12/01 10:20:48   1070s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[12/01 10:20:48   1070s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[12/01 10:20:48   1070s] |   0.000|   0.000|    8.28%|   0:00:00.0| 3100.2M|  slowView|       NA| NA                                                 |
[12/01 10:20:48   1070s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[12/01 10:20:48   1070s] 
[12/01 10:20:48   1070s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=3100.2M) ***
[12/01 10:20:48   1070s] 
[12/01 10:20:48   1070s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=3100.2M) ***
[12/01 10:20:48   1070s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[12/01 10:20:48   1071s] Total-nets :: 106056, Stn-nets :: 0, ratio :: 0 %
[12/01 10:20:48   1071s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2989.3M, EPOCH TIME: 1669911648.963078
[12/01 10:20:48   1071s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.032, REAL:0.032, MEM:2890.3M, EPOCH TIME: 1669911648.995229
[12/01 10:20:48   1071s] TotalInstCnt at PhyDesignMc Destruction: 105,032
[12/01 10:20:48   1071s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1508544.12
[12/01 10:20:48   1071s] *** GlobalOpt #2 [finish] : cpu/real = 0:00:09.1/0:00:07.8 (1.2), totSession cpu/real = 0:17:51.1/0:10:11.4 (1.8), mem = 2890.3M
[12/01 10:20:48   1071s] 
[12/01 10:20:48   1071s] =============================================================================================
[12/01 10:20:48   1071s]  Step TAT Report for GlobalOpt #2                                               21.10-p004_1
[12/01 10:20:48   1071s] =============================================================================================
[12/01 10:20:48   1071s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 10:20:48   1071s] ---------------------------------------------------------------------------------------------
[12/01 10:20:48   1071s] [ SlackTraversorInit     ]      1   0:00:00.6  (   7.9 % )     0:00:00.6 /  0:00:00.6    1.0
[12/01 10:20:48   1071s] [ LibAnalyzerInit        ]      1   0:00:01.5  (  19.1 % )     0:00:01.5 /  0:00:01.6    1.1
[12/01 10:20:48   1071s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 10:20:48   1071s] [ PlacerInterfaceInit    ]      1   0:00:01.3  (  16.9 % )     0:00:01.3 /  0:00:02.2    1.7
[12/01 10:20:48   1071s] [ RouteCongInterfaceInit ]      1   0:00:00.4  (   5.6 % )     0:00:01.9 /  0:00:02.1    1.1
[12/01 10:20:48   1071s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 10:20:48   1071s] [ TransformInit          ]      1   0:00:02.9  (  37.3 % )     0:00:02.9 /  0:00:02.9    1.0
[12/01 10:20:48   1071s] [ MISC                   ]          0:00:01.0  (  13.3 % )     0:00:01.0 /  0:00:01.3    1.3
[12/01 10:20:48   1071s] ---------------------------------------------------------------------------------------------
[12/01 10:20:48   1071s]  GlobalOpt #2 TOTAL                 0:00:07.8  ( 100.0 % )     0:00:07.8 /  0:00:09.1    1.2
[12/01 10:20:48   1071s] ---------------------------------------------------------------------------------------------
[12/01 10:20:48   1071s] 
[12/01 10:20:48   1071s] End: GigaOpt Global Optimization
[12/01 10:20:49   1071s] *** Timing Is met
[12/01 10:20:49   1071s] *** Check timing (0:00:00.0)
[12/01 10:20:49   1071s] Deleting Lib Analyzer.
[12/01 10:20:49   1071s] GigaOpt Checkpoint: Internal reclaim -numThreads 4 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[12/01 10:20:49   1071s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[12/01 10:20:49   1071s] Info: 153 nets with fixed/cover wires excluded.
[12/01 10:20:49   1071s] Info: 153 clock nets excluded from IPO operation.
[12/01 10:20:49   1071s] ### Creating LA Mngr. totSessionCpu=0:17:51 mem=2890.3M
[12/01 10:20:49   1071s] ### Creating LA Mngr, finished. totSessionCpu=0:17:51 mem=2890.3M
[12/01 10:20:49   1071s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/01 10:20:49   1071s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2890.3M, EPOCH TIME: 1669911649.489188
[12/01 10:20:49   1071s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.353, REAL:0.355, MEM:2890.3M, EPOCH TIME: 1669911649.844018
[12/01 10:20:52   1074s] **INFO: Flow update: Design timing is met.
[12/01 10:20:52   1074s] **INFO: Flow update: Design timing is met.
[12/01 10:20:53   1075s] GigaOpt Checkpoint: Internal reclaim -numThreads 4 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[12/01 10:20:53   1075s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[12/01 10:20:53   1075s] Info: 153 nets with fixed/cover wires excluded.
[12/01 10:20:53   1075s] Info: 153 clock nets excluded from IPO operation.
[12/01 10:20:53   1075s] ### Creating LA Mngr. totSessionCpu=0:17:56 mem=2891.1M
[12/01 10:20:53   1075s] ### Creating LA Mngr, finished. totSessionCpu=0:17:56 mem=2891.1M
[12/01 10:20:53   1075s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/01 10:20:53   1075s] ### Creating PhyDesignMc. totSessionCpu=0:17:56 mem=3064.7M
[12/01 10:20:53   1075s] OPERPROF: Starting DPlace-Init at level 1, MEM:3064.7M, EPOCH TIME: 1669911653.404912
[12/01 10:20:53   1075s] z: 2, totalTracks: 1
[12/01 10:20:53   1075s] z: 4, totalTracks: 1
[12/01 10:20:53   1075s] z: 6, totalTracks: 1
[12/01 10:20:53   1075s] z: 8, totalTracks: 1
[12/01 10:20:53   1075s] #spOpts: VtWidth mergeVia=F 
[12/01 10:20:53   1075s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3064.7M, EPOCH TIME: 1669911653.538742
[12/01 10:20:53   1075s] 
[12/01 10:20:53   1075s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/01 10:20:53   1076s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.327, REAL:0.329, MEM:3064.7M, EPOCH TIME: 1669911653.867439
[12/01 10:20:53   1076s] [CPU] DPlace-Init (cpu=0:00:00.5, real=0:00:00.0, mem=3064.7MB).
[12/01 10:20:53   1076s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.496, REAL:0.499, MEM:3064.7M, EPOCH TIME: 1669911653.903858
[12/01 10:20:54   1077s] TotalInstCnt at PhyDesignMc Initialization: 105,032
[12/01 10:20:54   1077s] ### Creating PhyDesignMc, finished. totSessionCpu=0:17:58 mem=3096.7M
[12/01 10:20:54   1077s] Begin: Area Reclaim Optimization
[12/01 10:20:54   1077s] *** AreaOpt #2 [begin] : totSession cpu/real = 0:17:57.9/0:10:17.2 (1.7), mem = 3096.7M
[12/01 10:20:54   1077s] 
[12/01 10:20:54   1077s] Creating Lib Analyzer ...
[12/01 10:20:54   1078s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/01 10:20:54   1078s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/01 10:20:54   1078s] Total number of usable buffers from Lib Analyzer: 28 ( BUFX1MA10TR BUFHX1MA10TR BUFX2MA10TR BUFX2BA10TR BUFHX1P7MA10TR BUFX3MA10TR BUFX3BA10TR BUFHX3MA10TR BUFX4MA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR BUFHX6MA10TR BUFX7P5MA10TR BUFX7P5BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR BUFX11MA10TR BUFX11BA10TR BUFX13MA10TR BUFX13BA10TR BUFX16MA10TR BUFX16BA10TR BUFHX16MA10TR)
[12/01 10:20:54   1078s] Total number of usable inverters from Lib Analyzer: 20 ( INVX1MA10TR INVX1BA10TR INVX0P8BA10TR INVX0P6BA10TR INVX2MA10TR INVX2BA10TR INVX1P7BA10TR INVX3MA10TR INVX3BA10TR INVX2P5BA10TR INVX4BA10TR INVX5BA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9BA10TR INVX11BA10TR INVX13BA10TR INVX16MA10TR INVX16BA10TR)
[12/01 10:20:54   1078s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TR DLY4X0P5MA10TR)
[12/01 10:20:54   1078s] 
[12/01 10:20:54   1078s] {RT default_rc_corner 0 6 6 0}
[12/01 10:20:56   1079s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:18:00 mem=3100.7M
[12/01 10:20:56   1079s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:18:00 mem=3100.7M
[12/01 10:20:56   1079s] Creating Lib Analyzer, finished. 
[12/01 10:20:56   1079s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1508544.13
[12/01 10:20:56   1079s] ### Creating RouteCongInterface, started
[12/01 10:20:56   1080s] 
[12/01 10:20:56   1080s] #optDebug:  {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.8500} {6, 0.200, 0.6214} 
[12/01 10:20:56   1080s] 
[12/01 10:20:56   1080s] #optDebug: {0, 1.000}
[12/01 10:20:56   1080s] ### Creating RouteCongInterface, finished
[12/01 10:20:56   1080s] ### Creating LA Mngr. totSessionCpu=0:18:00 mem=3100.7M
[12/01 10:20:56   1080s] ### Creating LA Mngr, finished. totSessionCpu=0:18:00 mem=3100.7M
[12/01 10:20:57   1080s] Usable buffer cells for single buffer setup transform:
[12/01 10:20:57   1080s] BUFX1MA10TR BUFHX1MA10TR BUFX2MA10TR BUFX2BA10TR BUFHX1P7MA10TR BUFX3MA10TR BUFX3BA10TR BUFHX3MA10TR BUFX4MA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR BUFHX6MA10TR BUFX7P5MA10TR BUFX7P5BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR BUFX11MA10TR BUFX11BA10TR BUFX13MA10TR BUFX13BA10TR BUFX16MA10TR BUFX16BA10TR BUFHX16MA10TR 
[12/01 10:20:57   1080s] Number of usable buffer cells above: 28
[12/01 10:20:58   1081s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3102.0M, EPOCH TIME: 1669911658.014139
[12/01 10:20:58   1081s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.004, REAL:0.004, MEM:3102.0M, EPOCH TIME: 1669911658.017785
[12/01 10:20:59   1082s] Reclaim Optimization WNS Slack 0.031  TNS Slack 0.000 Density 8.28
[12/01 10:20:59   1082s] +---------+---------+--------+--------+------------+--------+
[12/01 10:20:59   1082s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/01 10:20:59   1082s] +---------+---------+--------+--------+------------+--------+
[12/01 10:20:59   1082s] |    8.28%|        -|   0.031|   0.000|   0:00:00.0| 3102.0M|
[12/01 10:21:01   1088s] |    8.28%|        9|   0.031|   0.000|   0:00:02.0| 3211.1M|
[12/01 10:21:01   1089s] |    8.28%|        3|   0.031|   0.000|   0:00:00.0| 3211.1M|
[12/01 10:21:01   1089s] #optDebug: <stH: 2.0000 MiSeL: 30.3560>
[12/01 10:21:02   1089s] |    8.28%|        0|   0.031|   0.000|   0:00:01.0| 3211.1M|
[12/01 10:21:03   1093s] |    8.28%|       13|   0.031|   0.000|   0:00:01.0| 3211.1M|
[12/01 10:21:04   1095s] |    8.28%|        2|   0.031|   0.000|   0:00:01.0| 3213.3M|
[12/01 10:21:05   1095s] |    8.28%|        1|   0.031|   0.000|   0:00:01.0| 3213.3M|
[12/01 10:21:05   1096s] |    8.28%|        1|   0.031|   0.000|   0:00:00.0| 3213.3M|
[12/01 10:21:05   1097s] |    8.28%|        0|   0.031|   0.000|   0:00:00.0| 3213.3M|
[12/01 10:21:05   1097s] #optDebug: <stH: 2.0000 MiSeL: 30.3560>
[12/01 10:21:05   1097s] #optDebug: RTR_SNLTF <10.0000 2.0000> <20.0000> 
[12/01 10:21:06   1097s] |    8.28%|        0|   0.031|   0.000|   0:00:01.0| 3213.3M|
[12/01 10:21:06   1097s] +---------+---------+--------+--------+------------+--------+
[12/01 10:21:06   1097s] Reclaim Optimization End WNS Slack 0.031  TNS Slack 0.000 Density 8.28
[12/01 10:21:06   1097s] 
[12/01 10:21:06   1097s] ** Summary: Restruct = 12 Buffer Deletion = 3 Declone = 14 Resize = 4 **
[12/01 10:21:06   1097s] --------------------------------------------------------------
[12/01 10:21:06   1097s] |                                   | Total     | Sequential |
[12/01 10:21:06   1097s] --------------------------------------------------------------
[12/01 10:21:06   1097s] | Num insts resized                 |       3  |       0    |
[12/01 10:21:06   1097s] | Num insts undone                  |       0  |       0    |
[12/01 10:21:06   1097s] | Num insts Downsized               |       3  |       0    |
[12/01 10:21:06   1097s] | Num insts Samesized               |       0  |       0    |
[12/01 10:21:06   1097s] | Num insts Upsized                 |       0  |       0    |
[12/01 10:21:06   1097s] | Num multiple commits+uncommits    |       1  |       -    |
[12/01 10:21:06   1097s] --------------------------------------------------------------
[12/01 10:21:06   1097s] End: Core Area Reclaim Optimization (cpu = 0:00:19.7) (real = 0:00:12.0) **
[12/01 10:21:06   1097s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3213.3M, EPOCH TIME: 1669911666.457476
[12/01 10:21:06   1097s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.032, REAL:0.032, MEM:3213.3M, EPOCH TIME: 1669911666.489198
[12/01 10:21:06   1097s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3213.3M, EPOCH TIME: 1669911666.511412
[12/01 10:21:06   1097s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3213.3M, EPOCH TIME: 1669911666.511540
[12/01 10:21:06   1097s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3213.3M, EPOCH TIME: 1669911666.643073
[12/01 10:21:07   1098s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.390, REAL:0.392, MEM:3213.3M, EPOCH TIME: 1669911667.035218
[12/01 10:21:07   1098s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:3213.3M, EPOCH TIME: 1669911667.070321
[12/01 10:21:07   1098s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.004, REAL:0.004, MEM:3213.3M, EPOCH TIME: 1669911667.073874
[12/01 10:21:07   1098s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.587, REAL:0.562, MEM:3213.3M, EPOCH TIME: 1669911667.073992
[12/01 10:21:07   1098s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.587, REAL:0.563, MEM:3213.3M, EPOCH TIME: 1669911667.074018
[12/01 10:21:07   1098s] TDRefine: refinePlace mode is spiral
[12/01 10:21:07   1098s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1508544.10
[12/01 10:21:07   1098s] OPERPROF: Starting RefinePlace at level 1, MEM:3213.3M, EPOCH TIME: 1669911667.074089
[12/01 10:21:07   1098s] *** Starting refinePlace (0:18:18 mem=3213.3M) ***
[12/01 10:21:07   1098s] Total net bbox length = 1.837e+06 (9.199e+05 9.171e+05) (ext = 2.167e+03)
[12/01 10:21:07   1098s] 
[12/01 10:21:07   1098s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/01 10:21:07   1098s] **WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
[12/01 10:21:07   1098s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 10:21:07   1098s] Enhanced MH flow has been turned off for floorplan mode.
[12/01 10:21:07   1098s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[12/01 10:21:07   1098s] Type 'man IMPSP-5140' for more detail.
[12/01 10:21:07   1098s] **WARN: (IMPSP-315):	Found 175015 instances insts with no PG Term connections.
[12/01 10:21:07   1098s] Type 'man IMPSP-315' for more detail.
[12/01 10:21:07   1098s] Default power domain name = toplevel_498
[12/01 10:21:07   1098s] .Default power domain name = toplevel_498
[12/01 10:21:07   1098s] .OPERPROF:   Starting RefinePlace2 at level 2, MEM:3213.3M, EPOCH TIME: 1669911667.340089
[12/01 10:21:07   1098s] Starting refinePlace ...
[12/01 10:21:07   1098s] Default power domain name = toplevel_498
[12/01 10:21:07   1098s] .One DDP V2 for no tweak run.
[12/01 10:21:07   1098s] 
[12/01 10:21:07   1098s] Running Spiral MT with 4 threads  fetchWidth=1024 
[12/01 10:21:08   1100s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/01 10:21:08   1100s] [CPU] RefinePlace/Spiral (cpu=0:00:00.5, real=0:00:00.0)
[12/01 10:21:08   1100s] [CPU] RefinePlace/Commit (cpu=0:00:01.1, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.1, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/01 10:21:08   1100s] [CPU] RefinePlace/Legalization (cpu=0:00:02.1, real=0:00:01.0, mem=3213.3MB) @(0:18:19 - 0:18:21).
[12/01 10:21:08   1100s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 10:21:08   1100s] 	Runtime: CPU: 0:00:02.2 REAL: 0:00:01.0 MEM: 3213.3MB
[12/01 10:21:08   1100s] Statistics of distance of Instance movement in refine placement:
[12/01 10:21:08   1100s]   maximum (X+Y) =         0.00 um
[12/01 10:21:08   1100s]   mean    (X+Y) =         0.00 um
[12/01 10:21:08   1100s] Summary Report:
[12/01 10:21:08   1100s] Instances move: 0 (out of 104863 movable)
[12/01 10:21:08   1100s] Instances flipped: 0
[12/01 10:21:08   1100s] Mean displacement: 0.00 um
[12/01 10:21:08   1100s] Max displacement: 0.00 um 
[12/01 10:21:08   1100s] Total instances moved : 0
[12/01 10:21:08   1100s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:2.226, REAL:1.270, MEM:3213.3M, EPOCH TIME: 1669911668.609805
[12/01 10:21:08   1100s] Total net bbox length = 1.837e+06 (9.199e+05 9.171e+05) (ext = 2.167e+03)
[12/01 10:21:08   1100s] Runtime: CPU: 0:00:02.5 REAL: 0:00:01.0 MEM: 3213.3MB
[12/01 10:21:08   1100s] [CPU] RefinePlace/total (cpu=0:00:02.5, real=0:00:01.0, mem=3213.3MB) @(0:18:18 - 0:18:21).
[12/01 10:21:08   1100s] *** Finished refinePlace (0:18:21 mem=3213.3M) ***
[12/01 10:21:08   1100s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1508544.10
[12/01 10:21:08   1100s] OPERPROF: Finished RefinePlace at level 1, CPU:2.554, REAL:1.599, MEM:3213.3M, EPOCH TIME: 1669911668.672622
[12/01 10:21:09   1101s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3213.3M, EPOCH TIME: 1669911669.086026
[12/01 10:21:09   1101s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.030, MEM:3213.3M, EPOCH TIME: 1669911669.116382
[12/01 10:21:09   1101s] *** maximum move = 0.00 um ***
[12/01 10:21:09   1101s] *** Finished re-routing un-routed nets (3213.3M) ***
[12/01 10:21:09   1101s] OPERPROF: Starting DPlace-Init at level 1, MEM:3213.3M, EPOCH TIME: 1669911669.310841
[12/01 10:21:09   1101s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3213.3M, EPOCH TIME: 1669911669.442143
[12/01 10:21:09   1101s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.377, REAL:0.378, MEM:3213.3M, EPOCH TIME: 1669911669.820617
[12/01 10:21:09   1101s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:3213.3M, EPOCH TIME: 1669911669.855538
[12/01 10:21:09   1101s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.003, REAL:0.003, MEM:3213.3M, EPOCH TIME: 1669911669.858966
[12/01 10:21:09   1101s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.546, REAL:0.548, MEM:3213.3M, EPOCH TIME: 1669911669.859091
[12/01 10:21:10   1103s] 
[12/01 10:21:10   1103s] *** Finish Physical Update (cpu=0:00:06.1 real=0:00:04.0 mem=3213.3M) ***
[12/01 10:21:10   1103s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1508544.13
[12/01 10:21:10   1103s] *** AreaOpt #2 [finish] : cpu/real = 0:00:25.8/0:00:16.0 (1.6), totSession cpu/real = 0:18:23.7/0:10:33.1 (1.7), mem = 3213.3M
[12/01 10:21:10   1103s] 
[12/01 10:21:10   1103s] =============================================================================================
[12/01 10:21:10   1103s]  Step TAT Report for AreaOpt #2                                                 21.10-p004_1
[12/01 10:21:10   1103s] =============================================================================================
[12/01 10:21:10   1103s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 10:21:10   1103s] ---------------------------------------------------------------------------------------------
[12/01 10:21:10   1103s] [ SlackTraversorInit     ]      1   0:00:00.6  (   3.9 % )     0:00:00.6 /  0:00:00.6    1.0
[12/01 10:21:10   1103s] [ LibAnalyzerInit        ]      1   0:00:01.5  (   9.6 % )     0:00:01.5 /  0:00:01.6    1.0
[12/01 10:21:10   1103s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 10:21:10   1103s] [ RouteCongInterfaceInit ]      1   0:00:00.4  (   2.6 % )     0:00:00.4 /  0:00:00.5    1.2
[12/01 10:21:10   1103s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 10:21:10   1103s] [ OptSingleIteration     ]      9   0:00:00.6  (   3.7 % )     0:00:04.4 /  0:00:12.3    2.8
[12/01 10:21:10   1103s] [ OptGetWeight           ]   1300   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.3
[12/01 10:21:10   1103s] [ OptEval                ]   1300   0:00:02.8  (  17.7 % )     0:00:02.8 /  0:00:09.7    3.4
[12/01 10:21:10   1103s] [ OptCommit              ]   1300   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.0    0.4
[12/01 10:21:10   1103s] [ PostCommitDelayUpdate  ]   1300   0:00:00.1  (   0.4 % )     0:00:00.2 /  0:00:00.4    1.8
[12/01 10:21:10   1103s] [ IncrDelayCalc          ]     97   0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:00.3    2.3
[12/01 10:21:10   1103s] [ RefinePlace            ]      1   0:00:04.2  (  26.6 % )     0:00:04.2 /  0:00:06.1    1.4
[12/01 10:21:10   1103s] [ IncrTimingUpdate       ]     23   0:00:00.7  (   4.4 % )     0:00:00.7 /  0:00:01.7    2.4
[12/01 10:21:10   1103s] [ MISC                   ]          0:00:04.7  (  29.6 % )     0:00:04.7 /  0:00:04.7    1.0
[12/01 10:21:10   1103s] ---------------------------------------------------------------------------------------------
[12/01 10:21:10   1103s]  AreaOpt #2 TOTAL                   0:00:16.0  ( 100.0 % )     0:00:16.0 /  0:00:25.8    1.6
[12/01 10:21:10   1103s] ---------------------------------------------------------------------------------------------
[12/01 10:21:10   1103s] 
[12/01 10:21:10   1103s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3101.6M, EPOCH TIME: 1669911670.692465
[12/01 10:21:10   1103s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.036, REAL:0.037, MEM:2910.6M, EPOCH TIME: 1669911670.729919
[12/01 10:21:10   1103s] TotalInstCnt at PhyDesignMc Destruction: 105,015
[12/01 10:21:10   1103s] End: Area Reclaim Optimization (cpu=0:00:26, real=0:00:16, mem=2910.64M, totSessionCpu=0:18:24).
[12/01 10:21:10   1103s] Starting local wire reclaim
[12/01 10:21:10   1103s] Enhanced MH flow has been turned off for floorplan mode.
[12/01 10:21:10   1103s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2910.6M, EPOCH TIME: 1669911670.768508
[12/01 10:21:10   1103s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2910.6M, EPOCH TIME: 1669911670.768578
[12/01 10:21:10   1103s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2910.6M, EPOCH TIME: 1669911670.768626
[12/01 10:21:10   1103s] z: 2, totalTracks: 1
[12/01 10:21:10   1103s] z: 4, totalTracks: 1
[12/01 10:21:10   1103s] z: 6, totalTracks: 1
[12/01 10:21:10   1103s] z: 8, totalTracks: 1
[12/01 10:21:10   1103s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2910.6M, EPOCH TIME: 1669911670.920847
[12/01 10:21:11   1104s] 
[12/01 10:21:11   1104s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/01 10:21:11   1104s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.363, REAL:0.365, MEM:2910.6M, EPOCH TIME: 1669911671.285653
[12/01 10:21:11   1104s] [CPU] DPlace-Init (cpu=0:00:00.5, real=0:00:01.0, mem=2910.6MB).
[12/01 10:21:11   1104s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.535, REAL:0.552, MEM:2910.6M, EPOCH TIME: 1669911671.320962
[12/01 10:21:11   1104s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.535, REAL:0.552, MEM:2910.6M, EPOCH TIME: 1669911671.320995
[12/01 10:21:11   1104s] TDRefine: refinePlace mode is spiral
[12/01 10:21:11   1104s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1508544.11
[12/01 10:21:11   1104s] OPERPROF:   Starting RefinePlace at level 2, MEM:2910.6M, EPOCH TIME: 1669911671.321059
[12/01 10:21:11   1104s] *** Starting refinePlace (0:18:24 mem=2910.6M) ***
[12/01 10:21:11   1104s] Total net bbox length = 1.837e+06 (9.199e+05 9.171e+05) (ext = 2.167e+03)
[12/01 10:21:11   1104s] 
[12/01 10:21:11   1104s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/01 10:21:11   1104s] **WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
[12/01 10:21:11   1104s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[12/01 10:21:11   1104s] Type 'man IMPSP-5140' for more detail.
[12/01 10:21:11   1104s] **WARN: (IMPSP-315):	Found 175015 instances insts with no PG Term connections.
[12/01 10:21:11   1104s] Type 'man IMPSP-315' for more detail.
[12/01 10:21:11   1104s] Default power domain name = toplevel_498
[12/01 10:21:11   1104s] .Default power domain name = toplevel_498
[12/01 10:21:11   1104s] .OPERPROF:     Starting RefinePlace2 at level 3, MEM:2910.6M, EPOCH TIME: 1669911671.608390
[12/01 10:21:11   1104s] Starting refinePlace ...
[12/01 10:21:11   1104s] Default power domain name = toplevel_498
[12/01 10:21:11   1104s] .One DDP V2 for no tweak run.
[12/01 10:21:12   1105s] 
[12/01 10:21:12   1105s] Running Spiral MT with 4 threads  fetchWidth=1024 
[12/01 10:21:12   1106s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/01 10:21:12   1106s] [CPU] RefinePlace/Spiral (cpu=0:00:00.5, real=0:00:00.0)
[12/01 10:21:12   1106s] [CPU] RefinePlace/Commit (cpu=0:00:01.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/01 10:21:12   1106s] [CPU] RefinePlace/Legalization (cpu=0:00:02.1, real=0:00:01.0, mem=2912.1MB) @(0:18:25 - 0:18:27).
[12/01 10:21:12   1106s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 10:21:12   1106s] 	Runtime: CPU: 0:00:02.2 REAL: 0:00:01.0 MEM: 2912.1MB
[12/01 10:21:12   1106s] Statistics of distance of Instance movement in refine placement:
[12/01 10:21:12   1106s]   maximum (X+Y) =         0.00 um
[12/01 10:21:12   1106s]   mean    (X+Y) =         0.00 um
[12/01 10:21:12   1106s] Summary Report:
[12/01 10:21:12   1106s] Instances move: 0 (out of 104863 movable)
[12/01 10:21:12   1106s] Instances flipped: 0
[12/01 10:21:12   1106s] Mean displacement: 0.00 um
[12/01 10:21:12   1106s] Max displacement: 0.00 um 
[12/01 10:21:12   1106s] Total instances moved : 0
[12/01 10:21:12   1106s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:2.289, REAL:1.381, MEM:2912.1M, EPOCH TIME: 1669911672.989210
[12/01 10:21:13   1106s] Total net bbox length = 1.837e+06 (9.199e+05 9.171e+05) (ext = 2.167e+03)
[12/01 10:21:13   1106s] Runtime: CPU: 0:00:02.6 REAL: 0:00:01.0 MEM: 2912.1MB
[12/01 10:21:13   1106s] [CPU] RefinePlace/total (cpu=0:00:02.6, real=0:00:01.0, mem=2912.1MB) @(0:18:24 - 0:18:27).
[12/01 10:21:13   1106s] *** Finished refinePlace (0:18:27 mem=2912.1M) ***
[12/01 10:21:13   1106s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1508544.11
[12/01 10:21:13   1106s] OPERPROF:   Finished RefinePlace at level 2, CPU:2.631, REAL:1.730, MEM:2912.1M, EPOCH TIME: 1669911673.050961
[12/01 10:21:13   1106s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2912.1M, EPOCH TIME: 1669911673.050998
[12/01 10:21:13   1106s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.033, REAL:0.033, MEM:2912.1M, EPOCH TIME: 1669911673.084023
[12/01 10:21:13   1106s] OPERPROF: Finished RefinePlace2 at level 1, CPU:3.199, REAL:2.316, MEM:2912.1M, EPOCH TIME: 1669911673.084145
[12/01 10:21:13   1107s] eGR doReRoute: optGuide
[12/01 10:21:13   1107s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2912.1M, EPOCH TIME: 1669911673.713505
[12/01 10:21:13   1107s] All LLGs are deleted
[12/01 10:21:13   1107s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2912.1M, EPOCH TIME: 1669911673.713582
[12/01 10:21:13   1107s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.071, REAL:0.072, MEM:2912.1M, EPOCH TIME: 1669911673.785517
[12/01 10:21:13   1107s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.072, REAL:0.073, MEM:2912.1M, EPOCH TIME: 1669911673.786191
[12/01 10:21:13   1107s] ### Creating LA Mngr. totSessionCpu=0:18:28 mem=2912.1M
[12/01 10:21:13   1107s] ### Creating LA Mngr, finished. totSessionCpu=0:18:28 mem=2912.1M
[12/01 10:21:13   1107s] Started Early Global Route kernel ( Curr Mem: 2912.12 MB )
[12/01 10:21:13   1107s] (I)      ==================== Layers =====================
[12/01 10:21:13   1107s] (I)      +-----+----+---------+---------+--------+-------+
[12/01 10:21:13   1107s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/01 10:21:13   1107s] (I)      +-----+----+---------+---------+--------+-------+
[12/01 10:21:13   1107s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/01 10:21:13   1107s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/01 10:21:13   1107s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/01 10:21:13   1107s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/01 10:21:13   1107s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/01 10:21:13   1107s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/01 10:21:13   1107s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/01 10:21:13   1107s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/01 10:21:13   1107s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/01 10:21:13   1107s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/01 10:21:13   1107s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/01 10:21:13   1107s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/01 10:21:13   1107s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/01 10:21:13   1107s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/01 10:21:13   1107s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/01 10:21:13   1107s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/01 10:21:13   1107s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/01 10:21:13   1107s] (I)      +-----+----+---------+---------+--------+-------+
[12/01 10:21:13   1107s] (I)      |  64 | 64 |     RVT | implant |        |       |
[12/01 10:21:13   1107s] (I)      |  65 | 65 |     HVT | implant |        |       |
[12/01 10:21:13   1107s] (I)      |  66 | 66 |     LVT | implant |        |       |
[12/01 10:21:13   1107s] (I)      |   0 |  0 |   POLY1 |   other |        |    MS |
[12/01 10:21:13   1107s] (I)      |  67 | 67 | OVERLAP | overlap |        |       |
[12/01 10:21:13   1107s] (I)      +-----+----+---------+---------+--------+-------+
[12/01 10:21:13   1107s] (I)      Started Import and model ( Curr Mem: 2912.12 MB )
[12/01 10:21:13   1107s] (I)      Default power domain name = toplevel_498
[12/01 10:21:13   1107s] .== Non-default Options ==
[12/01 10:21:14   1108s] (I)      Maximum routing layer                              : 6
[12/01 10:21:14   1108s] (I)      Number of threads                                  : 4
[12/01 10:21:14   1108s] (I)      Method to set GCell size                           : row
[12/01 10:21:14   1108s] (I)      Counted 25037 PG shapes. We will not process PG shapes layer by layer.
[12/01 10:21:14   1108s] (I)      Use row-based GCell size
[12/01 10:21:14   1108s] (I)      Use row-based GCell align
[12/01 10:21:14   1108s] (I)      layer 0 area = 168000
[12/01 10:21:14   1108s] (I)      layer 1 area = 208000
[12/01 10:21:14   1108s] (I)      layer 2 area = 208000
[12/01 10:21:14   1108s] (I)      layer 3 area = 208000
[12/01 10:21:14   1108s] (I)      layer 4 area = 208000
[12/01 10:21:14   1108s] (I)      layer 5 area = 208000
[12/01 10:21:14   1108s] (I)      GCell unit size   : 4000
[12/01 10:21:14   1108s] (I)      GCell multiplier  : 1
[12/01 10:21:14   1108s] (I)      GCell row height  : 4000
[12/01 10:21:14   1108s] (I)      Actual row height : 4000
[12/01 10:21:14   1108s] (I)      GCell align ref   : 0 0
[12/01 10:21:14   1108s] [NR-eGR] Track table information for default rule: 
[12/01 10:21:14   1108s] [NR-eGR] M1 has no routable track
[12/01 10:21:14   1108s] [NR-eGR] M2 has single uniform track structure
[12/01 10:21:14   1108s] [NR-eGR] M3 has single uniform track structure
[12/01 10:21:14   1108s] [NR-eGR] M4 has single uniform track structure
[12/01 10:21:14   1108s] [NR-eGR] M5 has single uniform track structure
[12/01 10:21:14   1108s] [NR-eGR] M6 has single uniform track structure
[12/01 10:21:14   1108s] (I)      =============== Default via ================
[12/01 10:21:14   1108s] (I)      +---+------------------+-------------------+
[12/01 10:21:14   1108s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[12/01 10:21:14   1108s] (I)      +---+------------------+-------------------+
[12/01 10:21:14   1108s] (I)      | 1 |    3  VIA1_X     |   35  VIA1_2CUT_N |
[12/01 10:21:14   1108s] (I)      | 2 |    7  VIA2_X     |   37  VIA2_2CUT_E |
[12/01 10:21:14   1108s] (I)      | 3 |   11  VIA3_X     |   41  VIA3_2CUT_E |
[12/01 10:21:14   1108s] (I)      | 4 |   15  VIA4_X     |   45  VIA4_2CUT_E |
[12/01 10:21:14   1108s] (I)      | 5 |   19  VIA5_X     |   51  VIA5_2CUT_N |
[12/01 10:21:14   1108s] (I)      | 6 |   23  VIA6_X     |   53  VIA6_2CUT_E |
[12/01 10:21:14   1108s] (I)      | 7 |   27  VIA7_X     |   57  VIA7_2CUT_E |
[12/01 10:21:14   1108s] (I)      | 8 |   31  VIA8_X     |   61  VIA8_2CUT_E |
[12/01 10:21:14   1108s] (I)      +---+------------------+-------------------+
[12/01 10:21:14   1108s] [NR-eGR] Read 42054 PG shapes
[12/01 10:21:14   1108s] [NR-eGR] Read 0 clock shapes
[12/01 10:21:14   1108s] [NR-eGR] Read 0 other shapes
[12/01 10:21:14   1108s] [NR-eGR] #Routing Blockages  : 0
[12/01 10:21:14   1108s] [NR-eGR] #Instance Blockages : 0
[12/01 10:21:14   1108s] [NR-eGR] #PG Blockages       : 42054
[12/01 10:21:14   1108s] [NR-eGR] #Halo Blockages     : 0
[12/01 10:21:14   1108s] [NR-eGR] #Boundary Blockages : 0
[12/01 10:21:14   1108s] [NR-eGR] #Clock Blockages    : 0
[12/01 10:21:14   1108s] [NR-eGR] #Other Blockages    : 0
[12/01 10:21:14   1108s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/01 10:21:14   1108s] [NR-eGR] Num Prerouted Nets = 153  Num Prerouted Wires = 31884
[12/01 10:21:14   1108s] [NR-eGR] Read 106039 nets ( ignored 153 )
[12/01 10:21:14   1108s] (I)      early_global_route_priority property id does not exist.
[12/01 10:21:14   1108s] (I)      Read Num Blocks=42054  Num Prerouted Wires=31884  Num CS=0
[12/01 10:21:14   1108s] (I)      Layer 1 (V) : #blockages 12012 : #preroutes 15856
[12/01 10:21:14   1108s] (I)      Layer 2 (H) : #blockages 12012 : #preroutes 13994
[12/01 10:21:14   1108s] (I)      Layer 3 (V) : #blockages 12012 : #preroutes 2016
[12/01 10:21:15   1108s] (I)      Layer 4 (H) : #blockages 6018 : #preroutes 18
[12/01 10:21:15   1109s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[12/01 10:21:15   1109s] (I)      Number of ignored nets                =    153
[12/01 10:21:15   1109s] (I)      Number of connected nets              =      0
[12/01 10:21:15   1109s] (I)      Number of fixed nets                  =    153.  Ignored: Yes
[12/01 10:21:15   1109s] (I)      Number of clock nets                  =    153.  Ignored: No
[12/01 10:21:15   1109s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/01 10:21:15   1109s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/01 10:21:15   1109s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/01 10:21:15   1109s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/01 10:21:15   1109s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/01 10:21:15   1109s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/01 10:21:15   1109s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/01 10:21:15   1109s] (I)      Ndr track 0 does not exist
[12/01 10:21:15   1109s] (I)      Ndr track 0 does not exist
[12/01 10:21:15   1109s] (I)      ---------------------Grid Graph Info--------------------
[12/01 10:21:15   1109s] (I)      Routing area        : (0, 0) - (4000000, 4000000)
[12/01 10:21:15   1109s] (I)      Core area           : (0, 0) - (4000000, 4000000)
[12/01 10:21:15   1109s] (I)      Site width          :   400  (dbu)
[12/01 10:21:15   1109s] (I)      Row height          :  4000  (dbu)
[12/01 10:21:15   1109s] (I)      GCell row height    :  4000  (dbu)
[12/01 10:21:15   1109s] (I)      GCell width         :  4000  (dbu)
[12/01 10:21:15   1109s] (I)      GCell height        :  4000  (dbu)
[12/01 10:21:15   1109s] (I)      Grid                :  1000  1000     6
[12/01 10:21:15   1109s] (I)      Layer numbers       :     1     2     3     4     5     6
[12/01 10:21:15   1109s] (I)      Vertical capacity   :     0  4000     0  4000     0  4000
[12/01 10:21:15   1109s] (I)      Horizontal capacity :     0     0  4000     0  4000     0
[12/01 10:21:15   1109s] (I)      Default wire width  :   180   200   200   200   200   200
[12/01 10:21:15   1109s] (I)      Default wire space  :   180   200   200   200   200   200
[12/01 10:21:15   1109s] (I)      Default wire pitch  :   360   400   400   400   400   400
[12/01 10:21:15   1109s] (I)      Default pitch size  :   360   400   400   400   400   400
[12/01 10:21:15   1109s] (I)      First track coord   :     0   200   200   200   200   200
[12/01 10:21:15   1109s] (I)      Num tracks per GCell: 11.11 10.00 10.00 10.00 10.00 10.00
[12/01 10:21:15   1109s] (I)      Total num of tracks :     0 10000 10000 10000 10000 10000
[12/01 10:21:15   1109s] (I)      Num of masks        :     1     1     1     1     1     1
[12/01 10:21:15   1109s] (I)      Num of trim masks   :     0     0     0     0     0     0
[12/01 10:21:15   1109s] (I)      --------------------------------------------------------
[12/01 10:21:15   1109s] 
[12/01 10:21:15   1109s] [NR-eGR] ============ Routing rule table ============
[12/01 10:21:15   1109s] [NR-eGR] Rule id: 0  Nets: 105886
[12/01 10:21:15   1109s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/01 10:21:15   1109s] (I)                    Layer    2    3    4    5    6 
[12/01 10:21:15   1109s] (I)                    Pitch  400  400  400  400  400 
[12/01 10:21:15   1109s] (I)             #Used tracks    1    1    1    1    1 
[12/01 10:21:15   1109s] (I)       #Fully used tracks    1    1    1    1    1 
[12/01 10:21:15   1109s] [NR-eGR] Rule id: 1  Nets: 0
[12/01 10:21:15   1109s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[12/01 10:21:15   1109s] (I)                    Layer    2    3    4    5    6 
[12/01 10:21:15   1109s] (I)                    Pitch  800  800  800  800  800 
[12/01 10:21:15   1109s] (I)             #Used tracks    2    2    2    2    2 
[12/01 10:21:15   1109s] (I)       #Fully used tracks    1    1    1    1    1 
[12/01 10:21:15   1109s] [NR-eGR] ========================================
[12/01 10:21:15   1109s] [NR-eGR] 
[12/01 10:21:15   1109s] (I)      =============== Blocked Tracks ================
[12/01 10:21:15   1109s] (I)      +-------+----------+----------+---------------+
[12/01 10:21:15   1109s] (I)      | Layer |  #Tracks | #Blocked | Blocked Ratio |
[12/01 10:21:15   1109s] (I)      +-------+----------+----------+---------------+
[12/01 10:21:15   1109s] (I)      |     1 |        0 |        0 |         0.00% |
[12/01 10:21:15   1109s] (I)      |     2 | 10000000 |    77000 |         0.77% |
[12/01 10:21:15   1109s] (I)      |     3 | 10000000 |    36000 |         0.36% |
[12/01 10:21:15   1109s] (I)      |     4 | 10000000 |    77000 |         0.77% |
[12/01 10:21:15   1109s] (I)      |     5 | 10000000 |   160000 |         1.60% |
[12/01 10:21:15   1109s] (I)      |     6 | 10000000 |        0 |         0.00% |
[12/01 10:21:15   1109s] (I)      +-------+----------+----------+---------------+
[12/01 10:21:15   1109s] (I)      Finished Import and model ( CPU: 1.43 sec, Real: 1.44 sec, Curr Mem: 3099.62 MB )
[12/01 10:21:15   1109s] (I)      Reset routing kernel
[12/01 10:21:15   1109s] (I)      Started Global Routing ( Curr Mem: 3099.62 MB )
[12/01 10:21:15   1109s] (I)      totalPins=358962  totalGlobalPin=336256 (93.67%)
[12/01 10:21:15   1109s] (I)      total 2D Cap : 49827004 = (19882004 H, 29945000 V)
[12/01 10:21:15   1109s] [NR-eGR] Layer group 1: route 105886 net(s) in layer range [2, 6]
[12/01 10:21:15   1109s] (I)      
[12/01 10:21:15   1109s] (I)      ============  Phase 1a Route ============
[12/01 10:21:15   1110s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/01 10:21:15   1110s] (I)      Usage: 1061477 = (535523 H, 525954 V) = (2.69% H, 1.76% V) = (1.071e+06um H, 1.052e+06um V)
[12/01 10:21:15   1110s] (I)      
[12/01 10:21:15   1110s] (I)      ============  Phase 1b Route ============
[12/01 10:21:16   1110s] (I)      Usage: 1061479 = (535523 H, 525956 V) = (2.69% H, 1.76% V) = (1.071e+06um H, 1.052e+06um V)
[12/01 10:21:16   1110s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.122958e+06um
[12/01 10:21:16   1110s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/01 10:21:16   1110s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/01 10:21:16   1110s] (I)      
[12/01 10:21:16   1110s] (I)      ============  Phase 1c Route ============
[12/01 10:21:16   1110s] (I)      Usage: 1061479 = (535523 H, 525956 V) = (2.69% H, 1.76% V) = (1.071e+06um H, 1.052e+06um V)
[12/01 10:21:16   1110s] (I)      
[12/01 10:21:16   1110s] (I)      ============  Phase 1d Route ============
[12/01 10:21:16   1110s] (I)      Usage: 1061479 = (535523 H, 525956 V) = (2.69% H, 1.76% V) = (1.071e+06um H, 1.052e+06um V)
[12/01 10:21:16   1110s] (I)      
[12/01 10:21:16   1110s] (I)      ============  Phase 1e Route ============
[12/01 10:21:16   1110s] (I)      Usage: 1061479 = (535523 H, 525956 V) = (2.69% H, 1.76% V) = (1.071e+06um H, 1.052e+06um V)
[12/01 10:21:16   1110s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.122958e+06um
[12/01 10:21:16   1110s] (I)      
[12/01 10:21:16   1110s] (I)      ============  Phase 1l Route ============
[12/01 10:21:16   1111s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/01 10:21:16   1111s] (I)      Layer  2:    9966923    510948         8           0     9990000    ( 0.00%) 
[12/01 10:21:16   1111s] (I)      Layer  3:    9965201    512961        15           0     9990000    ( 0.00%) 
[12/01 10:21:16   1111s] (I)      Layer  4:    9966923    209117         0           0     9990000    ( 0.00%) 
[12/01 10:21:16   1111s] (I)      Layer  5:    9910820     85689         9           0     9990000    ( 0.00%) 
[12/01 10:21:16   1111s] (I)      Layer  6:    9990000      3951         0           0     9990000    ( 0.00%) 
[12/01 10:21:16   1111s] (I)      Total:      49799867   1322666        32           0    49950000    ( 0.00%) 
[12/01 10:21:16   1111s] (I)      
[12/01 10:21:16   1111s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/01 10:21:16   1111s] [NR-eGR]                        OverCon            
[12/01 10:21:16   1111s] [NR-eGR]                         #Gcell     %Gcell
[12/01 10:21:16   1111s] [NR-eGR]        Layer             (1-2)    OverCon
[12/01 10:21:16   1111s] [NR-eGR] ----------------------------------------------
[12/01 10:21:16   1111s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[12/01 10:21:16   1111s] [NR-eGR]      M2 ( 2)         8( 0.00%)   ( 0.00%) 
[12/01 10:21:16   1111s] [NR-eGR]      M3 ( 3)        12( 0.00%)   ( 0.00%) 
[12/01 10:21:16   1111s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[12/01 10:21:16   1111s] [NR-eGR]      M5 ( 5)         8( 0.00%)   ( 0.00%) 
[12/01 10:21:16   1111s] [NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[12/01 10:21:16   1111s] [NR-eGR] ----------------------------------------------
[12/01 10:21:16   1111s] [NR-eGR]        Total        28( 0.00%)   ( 0.00%) 
[12/01 10:21:16   1111s] [NR-eGR] 
[12/01 10:21:16   1111s] (I)      Finished Global Routing ( CPU: 2.05 sec, Real: 1.32 sec, Curr Mem: 3099.62 MB )
[12/01 10:21:16   1111s] (I)      total 2D Cap : 49842000 = (19888000 H, 29954000 V)
[12/01 10:21:16   1111s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/01 10:21:17   1111s] (I)      ============= Track Assignment ============
[12/01 10:21:17   1111s] (I)      Started Track Assignment (4T) ( Curr Mem: 3099.62 MB )
[12/01 10:21:17   1111s] (I)      Initialize Track Assignment ( max pin layer : 9 )
[12/01 10:21:17   1111s] (I)      Run Multi-thread track assignment
[12/01 10:21:17   1113s] (I)      Finished Track Assignment (4T) ( CPU: 2.10 sec, Real: 0.64 sec, Curr Mem: 3187.38 MB )
[12/01 10:21:17   1113s] (I)      Started Export ( Curr Mem: 3187.38 MB )
[12/01 10:21:18   1114s] [NR-eGR]             Length (um)    Vias 
[12/01 10:21:18   1114s] [NR-eGR] --------------------------------
[12/01 10:21:18   1114s] [NR-eGR]  M1  (1H)             1  370592 
[12/01 10:21:18   1114s] [NR-eGR]  M2  (2V)        765654  528952 
[12/01 10:21:18   1114s] [NR-eGR]  M3  (3H)        951705   41356 
[12/01 10:21:18   1114s] [NR-eGR]  M4  (4V)        367051    9721 
[12/01 10:21:18   1114s] [NR-eGR]  M5  (5H)        171556     331 
[12/01 10:21:18   1114s] [NR-eGR]  M6  (6V)          7926       0 
[12/01 10:21:18   1114s] [NR-eGR]  M7  (7H)             0       0 
[12/01 10:21:18   1114s] [NR-eGR]  M8  (8V)             0       0 
[12/01 10:21:18   1114s] [NR-eGR]  M9  (9H)             0       0 
[12/01 10:21:18   1114s] [NR-eGR] --------------------------------
[12/01 10:21:18   1114s] [NR-eGR]      Total      2263893  950952 
[12/01 10:21:18   1114s] [NR-eGR] --------------------------------------------------------------------------
[12/01 10:21:18   1114s] [NR-eGR] Total half perimeter of net bounding box: 1836964um
[12/01 10:21:18   1114s] [NR-eGR] Total length: 2263893um, number of vias: 950952
[12/01 10:21:18   1114s] [NR-eGR] --------------------------------------------------------------------------
[12/01 10:21:18   1114s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[12/01 10:21:18   1114s] [NR-eGR] --------------------------------------------------------------------------
[12/01 10:21:19   1115s] (I)      Finished Export ( CPU: 1.92 sec, Real: 1.38 sec, Curr Mem: 3176.86 MB )
[12/01 10:21:19   1115s] [NR-eGR] Finished Early Global Route kernel ( CPU: 8.00 sec, Real: 5.29 sec, Curr Mem: 3176.86 MB )
[12/01 10:21:19   1115s] (I)      ======================================== Runtime Summary ========================================
[12/01 10:21:19   1115s] (I)       Step                                              %       Start      Finish      Real       CPU 
[12/01 10:21:19   1115s] (I)      -------------------------------------------------------------------------------------------------
[12/01 10:21:19   1115s] (I)       Early Global Route kernel                   100.00%  484.32 sec  489.61 sec  5.29 sec  8.00 sec 
[12/01 10:21:19   1115s] (I)       +-Import and model                           27.18%  484.32 sec  485.76 sec  1.44 sec  1.43 sec 
[12/01 10:21:19   1115s] (I)       | +-Create place DB                          11.24%  484.32 sec  484.92 sec  0.59 sec  0.59 sec 
[12/01 10:21:19   1115s] (I)       | | +-Import place data                      11.24%  484.32 sec  484.92 sec  0.59 sec  0.59 sec 
[12/01 10:21:19   1115s] (I)       | | | +-Read instances and placement          4.49%  484.32 sec  484.56 sec  0.24 sec  0.24 sec 
[12/01 10:21:19   1115s] (I)       | | | +-Read nets                             6.74%  484.56 sec  484.92 sec  0.36 sec  0.36 sec 
[12/01 10:21:19   1115s] (I)       | +-Create route DB                          14.39%  484.92 sec  485.68 sec  0.76 sec  0.76 sec 
[12/01 10:21:19   1115s] (I)       | | +-Import route data (4T)                 14.39%  484.92 sec  485.68 sec  0.76 sec  0.76 sec 
[12/01 10:21:19   1115s] (I)       | | | +-Read blockages ( Layer 2-6 )          0.67%  484.92 sec  484.96 sec  0.04 sec  0.04 sec 
[12/01 10:21:19   1115s] (I)       | | | | +-Read routing blockages              0.00%  484.92 sec  484.92 sec  0.00 sec  0.00 sec 
[12/01 10:21:19   1115s] (I)       | | | | +-Read instance blockages             0.56%  484.92 sec  484.95 sec  0.03 sec  0.03 sec 
[12/01 10:21:19   1115s] (I)       | | | | +-Read PG blockages                   0.10%  484.95 sec  484.96 sec  0.01 sec  0.01 sec 
[12/01 10:21:19   1115s] (I)       | | | | +-Read clock blockages                0.00%  484.96 sec  484.96 sec  0.00 sec  0.00 sec 
[12/01 10:21:19   1115s] (I)       | | | | +-Read other blockages                0.00%  484.96 sec  484.96 sec  0.00 sec  0.00 sec 
[12/01 10:21:19   1115s] (I)       | | | | +-Read boundary cut boxes             0.00%  484.96 sec  484.96 sec  0.00 sec  0.00 sec 
[12/01 10:21:19   1115s] (I)       | | | +-Read blackboxes                       0.00%  484.96 sec  484.96 sec  0.00 sec  0.00 sec 
[12/01 10:21:19   1115s] (I)       | | | +-Read prerouted                        1.62%  484.96 sec  485.04 sec  0.09 sec  0.09 sec 
[12/01 10:21:19   1115s] (I)       | | | +-Read unlegalized nets                 0.44%  485.04 sec  485.07 sec  0.02 sec  0.02 sec 
[12/01 10:21:19   1115s] (I)       | | | +-Read nets                             0.88%  485.07 sec  485.11 sec  0.05 sec  0.05 sec 
[12/01 10:21:19   1115s] (I)       | | | +-Set up via pillars                    0.04%  485.12 sec  485.13 sec  0.00 sec  0.00 sec 
[12/01 10:21:19   1115s] (I)       | | | +-Initialize 3D grid graph              0.22%  485.14 sec  485.15 sec  0.01 sec  0.01 sec 
[12/01 10:21:19   1115s] (I)       | | | +-Model blockage capacity               9.81%  485.15 sec  485.67 sec  0.52 sec  0.52 sec 
[12/01 10:21:19   1115s] (I)       | | | | +-Initialize 3D capacity              9.51%  485.15 sec  485.65 sec  0.50 sec  0.50 sec 
[12/01 10:21:19   1115s] (I)       | +-Read aux data                             0.00%  485.68 sec  485.68 sec  0.00 sec  0.00 sec 
[12/01 10:21:19   1115s] (I)       | +-Others data preparation                   0.23%  485.68 sec  485.69 sec  0.01 sec  0.01 sec 
[12/01 10:21:19   1115s] (I)       | +-Create route kernel                       0.73%  485.69 sec  485.73 sec  0.04 sec  0.04 sec 
[12/01 10:21:19   1115s] (I)       +-Global Routing                             25.06%  485.76 sec  487.08 sec  1.32 sec  2.05 sec 
[12/01 10:21:19   1115s] (I)       | +-Initialization                            0.71%  485.76 sec  485.80 sec  0.04 sec  0.04 sec 
[12/01 10:21:19   1115s] (I)       | +-Net group 1                              21.65%  485.80 sec  486.95 sec  1.14 sec  1.87 sec 
[12/01 10:21:19   1115s] (I)       | | +-Generate topology (4T)                  0.97%  485.80 sec  485.85 sec  0.05 sec  0.11 sec 
[12/01 10:21:19   1115s] (I)       | | +-Phase 1a                                9.14%  485.94 sec  486.42 sec  0.48 sec  0.79 sec 
[12/01 10:21:19   1115s] (I)       | | | +-Pattern routing (4T)                  5.96%  485.94 sec  486.26 sec  0.31 sec  0.62 sec 
[12/01 10:21:19   1115s] (I)       | | | +-Pattern Routing Avoiding Blockages    1.55%  486.26 sec  486.34 sec  0.08 sec  0.08 sec 
[12/01 10:21:19   1115s] (I)       | | | +-Add via demand to 2D                  1.63%  486.34 sec  486.42 sec  0.09 sec  0.09 sec 
[12/01 10:21:19   1115s] (I)       | | +-Phase 1b                                2.64%  486.42 sec  486.56 sec  0.14 sec  0.17 sec 
[12/01 10:21:19   1115s] (I)       | | | +-Monotonic routing (4T)                2.51%  486.43 sec  486.56 sec  0.13 sec  0.17 sec 
[12/01 10:21:19   1115s] (I)       | | +-Phase 1c                                0.00%  486.56 sec  486.56 sec  0.00 sec  0.00 sec 
[12/01 10:21:19   1115s] (I)       | | +-Phase 1d                                0.00%  486.56 sec  486.56 sec  0.00 sec  0.00 sec 
[12/01 10:21:19   1115s] (I)       | | +-Phase 1e                                0.09%  486.56 sec  486.57 sec  0.00 sec  0.00 sec 
[12/01 10:21:19   1115s] (I)       | | | +-Route legalization                    0.00%  486.56 sec  486.56 sec  0.00 sec  0.00 sec 
[12/01 10:21:19   1115s] (I)       | | +-Phase 1l                                7.11%  486.57 sec  486.95 sec  0.38 sec  0.70 sec 
[12/01 10:21:19   1115s] (I)       | | | +-Layer assignment (4T)                 5.73%  486.64 sec  486.95 sec  0.30 sec  0.63 sec 
[12/01 10:21:19   1115s] (I)       | +-Clean cong LA                             0.00%  486.95 sec  486.95 sec  0.00 sec  0.00 sec 
[12/01 10:21:19   1115s] (I)       +-Export 3D cong map                          4.16%  487.08 sec  487.30 sec  0.22 sec  0.21 sec 
[12/01 10:21:19   1115s] (I)       | +-Export 2D cong map                        0.63%  487.27 sec  487.30 sec  0.03 sec  0.03 sec 
[12/01 10:21:19   1115s] (I)       +-Extract Global 3D Wires                     0.48%  487.52 sec  487.54 sec  0.03 sec  0.03 sec 
[12/01 10:21:19   1115s] (I)       +-Track Assignment (4T)                      12.05%  487.54 sec  488.18 sec  0.64 sec  2.10 sec 
[12/01 10:21:19   1115s] (I)       | +-Initialization                            0.13%  487.54 sec  487.55 sec  0.01 sec  0.01 sec 
[12/01 10:21:19   1115s] (I)       | +-Track Assignment Kernel                  11.91%  487.55 sec  488.18 sec  0.63 sec  2.10 sec 
[12/01 10:21:19   1115s] (I)       | +-Free Memory                               0.01%  488.18 sec  488.18 sec  0.00 sec  0.00 sec 
[12/01 10:21:19   1115s] (I)       +-Export                                     26.13%  488.18 sec  489.56 sec  1.38 sec  1.92 sec 
[12/01 10:21:19   1115s] (I)       | +-Export DB wires                           7.82%  488.18 sec  488.59 sec  0.41 sec  0.80 sec 
[12/01 10:21:19   1115s] (I)       | | +-Export all nets (4T)                    6.26%  488.21 sec  488.55 sec  0.33 sec  0.60 sec 
[12/01 10:21:19   1115s] (I)       | | +-Set wire vias (4T)                      0.86%  488.55 sec  488.59 sec  0.05 sec  0.16 sec 
[12/01 10:21:19   1115s] (I)       | +-Report wirelength                         5.19%  488.59 sec  488.87 sec  0.27 sec  0.27 sec 
[12/01 10:21:19   1115s] (I)       | +-Update net boxes                          2.03%  488.87 sec  488.98 sec  0.11 sec  0.26 sec 
[12/01 10:21:19   1115s] (I)       | +-Update timing                            11.07%  488.98 sec  489.56 sec  0.59 sec  0.58 sec 
[12/01 10:21:19   1115s] (I)       +-Postprocess design                          0.01%  489.56 sec  489.56 sec  0.00 sec  0.00 sec 
[12/01 10:21:19   1115s] (I)      ======================= Summary by functions ========================
[12/01 10:21:19   1115s] (I)       Lv  Step                                      %      Real       CPU 
[12/01 10:21:19   1115s] (I)      ---------------------------------------------------------------------
[12/01 10:21:19   1115s] (I)        0  Early Global Route kernel           100.00%  5.29 sec  8.00 sec 
[12/01 10:21:19   1115s] (I)        1  Import and model                     27.18%  1.44 sec  1.43 sec 
[12/01 10:21:19   1115s] (I)        1  Export                               26.13%  1.38 sec  1.92 sec 
[12/01 10:21:19   1115s] (I)        1  Global Routing                       25.06%  1.32 sec  2.05 sec 
[12/01 10:21:19   1115s] (I)        1  Track Assignment (4T)                12.05%  0.64 sec  2.10 sec 
[12/01 10:21:19   1115s] (I)        1  Export 3D cong map                    4.16%  0.22 sec  0.21 sec 
[12/01 10:21:19   1115s] (I)        1  Extract Global 3D Wires               0.48%  0.03 sec  0.03 sec 
[12/01 10:21:19   1115s] (I)        1  Postprocess design                    0.01%  0.00 sec  0.00 sec 
[12/01 10:21:19   1115s] (I)        2  Net group 1                          21.65%  1.14 sec  1.87 sec 
[12/01 10:21:19   1115s] (I)        2  Create route DB                      14.39%  0.76 sec  0.76 sec 
[12/01 10:21:19   1115s] (I)        2  Track Assignment Kernel              11.91%  0.63 sec  2.10 sec 
[12/01 10:21:19   1115s] (I)        2  Create place DB                      11.24%  0.59 sec  0.59 sec 
[12/01 10:21:19   1115s] (I)        2  Update timing                        11.07%  0.59 sec  0.58 sec 
[12/01 10:21:19   1115s] (I)        2  Export DB wires                       7.82%  0.41 sec  0.80 sec 
[12/01 10:21:19   1115s] (I)        2  Report wirelength                     5.19%  0.27 sec  0.27 sec 
[12/01 10:21:19   1115s] (I)        2  Update net boxes                      2.03%  0.11 sec  0.26 sec 
[12/01 10:21:19   1115s] (I)        2  Initialization                        0.84%  0.04 sec  0.04 sec 
[12/01 10:21:19   1115s] (I)        2  Create route kernel                   0.73%  0.04 sec  0.04 sec 
[12/01 10:21:19   1115s] (I)        2  Export 2D cong map                    0.63%  0.03 sec  0.03 sec 
[12/01 10:21:19   1115s] (I)        2  Others data preparation               0.23%  0.01 sec  0.01 sec 
[12/01 10:21:19   1115s] (I)        2  Free Memory                           0.01%  0.00 sec  0.00 sec 
[12/01 10:21:19   1115s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[12/01 10:21:19   1115s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[12/01 10:21:19   1115s] (I)        3  Import route data (4T)               14.39%  0.76 sec  0.76 sec 
[12/01 10:21:19   1115s] (I)        3  Import place data                    11.24%  0.59 sec  0.59 sec 
[12/01 10:21:19   1115s] (I)        3  Phase 1a                              9.14%  0.48 sec  0.79 sec 
[12/01 10:21:19   1115s] (I)        3  Phase 1l                              7.11%  0.38 sec  0.70 sec 
[12/01 10:21:19   1115s] (I)        3  Export all nets (4T)                  6.26%  0.33 sec  0.60 sec 
[12/01 10:21:19   1115s] (I)        3  Phase 1b                              2.64%  0.14 sec  0.17 sec 
[12/01 10:21:19   1115s] (I)        3  Generate topology (4T)                0.97%  0.05 sec  0.11 sec 
[12/01 10:21:19   1115s] (I)        3  Set wire vias (4T)                    0.86%  0.05 sec  0.16 sec 
[12/01 10:21:19   1115s] (I)        3  Phase 1e                              0.09%  0.00 sec  0.00 sec 
[12/01 10:21:19   1115s] (I)        3  Phase 1c                              0.00%  0.00 sec  0.00 sec 
[12/01 10:21:19   1115s] (I)        3  Phase 1d                              0.00%  0.00 sec  0.00 sec 
[12/01 10:21:19   1115s] (I)        4  Model blockage capacity               9.81%  0.52 sec  0.52 sec 
[12/01 10:21:19   1115s] (I)        4  Read nets                             7.62%  0.40 sec  0.40 sec 
[12/01 10:21:19   1115s] (I)        4  Pattern routing (4T)                  5.96%  0.31 sec  0.62 sec 
[12/01 10:21:19   1115s] (I)        4  Layer assignment (4T)                 5.73%  0.30 sec  0.63 sec 
[12/01 10:21:19   1115s] (I)        4  Read instances and placement          4.49%  0.24 sec  0.24 sec 
[12/01 10:21:19   1115s] (I)        4  Monotonic routing (4T)                2.51%  0.13 sec  0.17 sec 
[12/01 10:21:19   1115s] (I)        4  Add via demand to 2D                  1.63%  0.09 sec  0.09 sec 
[12/01 10:21:19   1115s] (I)        4  Read prerouted                        1.62%  0.09 sec  0.09 sec 
[12/01 10:21:19   1115s] (I)        4  Pattern Routing Avoiding Blockages    1.55%  0.08 sec  0.08 sec 
[12/01 10:21:19   1115s] (I)        4  Read blockages ( Layer 2-6 )          0.67%  0.04 sec  0.04 sec 
[12/01 10:21:19   1115s] (I)        4  Read unlegalized nets                 0.44%  0.02 sec  0.02 sec 
[12/01 10:21:19   1115s] (I)        4  Initialize 3D grid graph              0.22%  0.01 sec  0.01 sec 
[12/01 10:21:19   1115s] (I)        4  Set up via pillars                    0.04%  0.00 sec  0.00 sec 
[12/01 10:21:19   1115s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[12/01 10:21:19   1115s] (I)        4  Route legalization                    0.00%  0.00 sec  0.00 sec 
[12/01 10:21:19   1115s] (I)        5  Initialize 3D capacity                9.51%  0.50 sec  0.50 sec 
[12/01 10:21:19   1115s] (I)        5  Read instance blockages               0.56%  0.03 sec  0.03 sec 
[12/01 10:21:19   1115s] (I)        5  Read PG blockages                     0.10%  0.01 sec  0.01 sec 
[12/01 10:21:19   1115s] (I)        5  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[12/01 10:21:19   1115s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[12/01 10:21:19   1115s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/01 10:21:19   1115s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/01 10:21:19   1115s] Extraction called for design 'toplevel_498' of instances=175015 and nets=108199 using extraction engine 'preRoute' .
[12/01 10:21:19   1115s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/01 10:21:19   1115s] Type 'man IMPEXT-3530' for more detail.
[12/01 10:21:19   1115s] PreRoute RC Extraction called for design toplevel_498.
[12/01 10:21:19   1115s] RC Extraction called in multi-corner(1) mode.
[12/01 10:21:19   1115s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/01 10:21:19   1115s] Type 'man IMPEXT-6197' for more detail.
[12/01 10:21:19   1115s] RCMode: PreRoute
[12/01 10:21:19   1115s]       RC Corner Indexes            0   
[12/01 10:21:19   1115s] Capacitance Scaling Factor   : 1.00000 
[12/01 10:21:19   1115s] Resistance Scaling Factor    : 1.00000 
[12/01 10:21:19   1115s] Clock Cap. Scaling Factor    : 1.00000 
[12/01 10:21:19   1115s] Clock Res. Scaling Factor    : 1.00000 
[12/01 10:21:19   1115s] Shrink Factor                : 1.00000
[12/01 10:21:19   1115s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/01 10:21:19   1116s] LayerId::1 widthSet size::1
[12/01 10:21:19   1116s] LayerId::2 widthSet size::1
[12/01 10:21:19   1116s] LayerId::3 widthSet size::1
[12/01 10:21:19   1116s] LayerId::4 widthSet size::1
[12/01 10:21:19   1116s] LayerId::5 widthSet size::1
[12/01 10:21:19   1116s] LayerId::6 widthSet size::1
[12/01 10:21:19   1116s] LayerId::7 widthSet size::1
[12/01 10:21:19   1116s] LayerId::8 widthSet size::1
[12/01 10:21:19   1116s] LayerId::9 widthSet size::1
[12/01 10:21:19   1116s] Updating RC grid for preRoute extraction ...
[12/01 10:21:19   1116s] eee: pegSigSF::1.070000
[12/01 10:21:19   1116s] Initializing multi-corner resistance tables ...
[12/01 10:21:19   1116s] eee: l::1 avDens::0.108911 usedTrk::110000.070000 availTrk::1010000.000000 sigTrk::110000.070000
[12/01 10:21:19   1116s] eee: l::2 avDens::0.188399 usedTrk::38282.695543 availTrk::203200.000000 sigTrk::38282.695543
[12/01 10:21:19   1116s] eee: l::3 avDens::0.213291 usedTrk::47585.245003 availTrk::223100.000000 sigTrk::47585.245003
[12/01 10:21:19   1116s] eee: l::4 avDens::0.100783 usedTrk::18352.561506 availTrk::182100.000000 sigTrk::18352.561506
[12/01 10:21:19   1116s] eee: l::5 avDens::0.037526 usedTrk::8638.385007 availTrk::230200.000000 sigTrk::8638.385007
[12/01 10:21:19   1116s] eee: l::6 avDens::0.016308 usedTrk::396.285002 availTrk::24300.000000 sigTrk::396.285002
[12/01 10:21:19   1116s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 10:21:19   1116s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 10:21:19   1116s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 10:21:19   1116s] {RT default_rc_corner 0 6 6 0}
[12/01 10:21:19   1116s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.265448 ; uaWl: 1.000000 ; uaWlH: 0.237780 ; aWlH: 0.000000 ; Pmax: 0.832700 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 82 ; 
[12/01 10:21:20   1116s] PreRoute RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:01.0  MEM: 3176.855M)
[12/01 10:21:23   1119s] Compute RC Scale Done ...
[12/01 10:21:23   1119s] OPERPROF: Starting HotSpotCal at level 1, MEM:3176.9M, EPOCH TIME: 1669911683.202404
[12/01 10:21:23   1119s] [hotspot] +------------+---------------+---------------+
[12/01 10:21:23   1119s] [hotspot] |            |   max hotspot | total hotspot |
[12/01 10:21:23   1119s] [hotspot] +------------+---------------+---------------+
[12/01 10:21:23   1119s] [hotspot] | normalized |          0.00 |          0.00 |
[12/01 10:21:23   1119s] [hotspot] +------------+---------------+---------------+
[12/01 10:21:23   1119s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/01 10:21:23   1119s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/01 10:21:23   1119s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.055, REAL:0.035, MEM:3176.9M, EPOCH TIME: 1669911683.237192
[12/01 10:21:23   1119s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -numThreads 4 -resetVeryShortNets -rescheduleForAdherence  
[12/01 10:21:23   1119s] Begin: GigaOpt Route Type Constraints Refinement
[12/01 10:21:23   1119s] *** CongRefineRouteType #4 [begin] : totSession cpu/real = 0:18:39.8/0:10:45.7 (1.7), mem = 3176.9M
[12/01 10:21:23   1119s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1508544.14
[12/01 10:21:23   1119s] ### Creating RouteCongInterface, started
[12/01 10:21:23   1120s] 
[12/01 10:21:23   1120s] #optDebug:  {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.8500} {6, 0.200, 0.6214} 
[12/01 10:21:23   1120s] 
[12/01 10:21:23   1120s] #optDebug: {0, 1.000}
[12/01 10:21:23   1120s] ### Creating RouteCongInterface, finished
[12/01 10:21:23   1120s] Updated routing constraints on 0 nets.
[12/01 10:21:23   1120s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1508544.14
[12/01 10:21:23   1120s] Bottom Preferred Layer:
[12/01 10:21:23   1120s] +-----------+------------+----------+
[12/01 10:21:23   1120s] |   Layer   |    CLK     |   Rule   |
[12/01 10:21:23   1120s] +-----------+------------+----------+
[12/01 10:21:23   1120s] | M3 (z=3)  |        153 | default  |
[12/01 10:21:23   1120s] +-----------+------------+----------+
[12/01 10:21:23   1120s] Via Pillar Rule:
[12/01 10:21:23   1120s]     None
[12/01 10:21:23   1120s] *** CongRefineRouteType #4 [finish] : cpu/real = 0:00:00.8/0:00:00.7 (1.2), totSession cpu/real = 0:18:40.6/0:10:46.3 (1.7), mem = 3176.9M
[12/01 10:21:23   1120s] 
[12/01 10:21:23   1120s] =============================================================================================
[12/01 10:21:23   1120s]  Step TAT Report for CongRefineRouteType #4                                     21.10-p004_1
[12/01 10:21:23   1120s] =============================================================================================
[12/01 10:21:23   1120s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 10:21:23   1120s] ---------------------------------------------------------------------------------------------
[12/01 10:21:23   1120s] [ RouteCongInterfaceInit ]      1   0:00:00.5  (  76.3 % )     0:00:00.5 /  0:00:00.5    1.1
[12/01 10:21:23   1120s] [ MISC                   ]          0:00:00.2  (  23.7 % )     0:00:00.2 /  0:00:00.2    1.4
[12/01 10:21:23   1120s] ---------------------------------------------------------------------------------------------
[12/01 10:21:23   1120s]  CongRefineRouteType #4 TOTAL       0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.8    1.2
[12/01 10:21:23   1120s] ---------------------------------------------------------------------------------------------
[12/01 10:21:23   1120s] 
[12/01 10:21:23   1120s] End: GigaOpt Route Type Constraints Refinement
[12/01 10:21:24   1120s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/01 10:21:24   1120s] #################################################################################
[12/01 10:21:24   1120s] # Design Stage: PreRoute
[12/01 10:21:24   1120s] # Design Name: toplevel_498
[12/01 10:21:24   1120s] # Design Mode: 90nm
[12/01 10:21:24   1120s] # Analysis Mode: MMMC Non-OCV 
[12/01 10:21:24   1120s] # Parasitics Mode: No SPEF/RCDB 
[12/01 10:21:24   1120s] # Signoff Settings: SI Off 
[12/01 10:21:24   1120s] #################################################################################
[12/01 10:21:25   1124s] Topological Sorting (REAL = 0:00:01.0, MEM = 3174.9M, InitMEM = 3174.9M)
[12/01 10:21:25   1125s] Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'slowView'
[12/01 10:21:25   1125s] Calculate delays in BcWc mode...
[12/01 10:21:25   1125s] Start delay calculation (fullDC) (4 T). (MEM=3174.86)
[12/01 10:21:26   1125s] End AAE Lib Interpolated Model. (MEM=3187.38 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 10:21:31   1143s] Total number of fetched objects 106058
[12/01 10:21:31   1144s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[12/01 10:21:31   1144s] End delay calculation. (MEM=3174.45 CPU=0:00:15.5 REAL=0:00:04.0)
[12/01 10:21:31   1144s] End delay calculation (fullDC). (MEM=3174.45 CPU=0:00:18.9 REAL=0:00:06.0)
[12/01 10:21:31   1144s] *** CDM Built up (cpu=0:00:23.4  real=0:00:07.0  mem= 3174.5M) ***
[12/01 10:21:32   1146s] Begin: GigaOpt postEco DRV Optimization
[12/01 10:21:32   1146s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 4 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS -max_fanout
[12/01 10:21:32   1146s] *** DrvOpt #7 [begin] : totSession cpu/real = 0:19:06.3/0:10:54.5 (1.8), mem = 3189.5M
[12/01 10:21:32   1146s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[12/01 10:21:32   1146s] Info: 153 nets with fixed/cover wires excluded.
[12/01 10:21:32   1146s] Info: 153 clock nets excluded from IPO operation.
[12/01 10:21:32   1146s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1508544.15
[12/01 10:21:32   1146s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/01 10:21:32   1146s] ### Creating PhyDesignMc. totSessionCpu=0:19:07 mem=3189.5M
[12/01 10:21:32   1146s] OPERPROF: Starting DPlace-Init at level 1, MEM:3189.5M, EPOCH TIME: 1669911692.478603
[12/01 10:21:32   1146s] z: 2, totalTracks: 1
[12/01 10:21:32   1146s] z: 4, totalTracks: 1
[12/01 10:21:32   1146s] z: 6, totalTracks: 1
[12/01 10:21:32   1146s] z: 8, totalTracks: 1
[12/01 10:21:32   1146s] All LLGs are deleted
[12/01 10:21:32   1146s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3189.5M, EPOCH TIME: 1669911692.562372
[12/01 10:21:32   1146s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:3189.5M, EPOCH TIME: 1669911692.563187
[12/01 10:21:32   1146s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3189.5M, EPOCH TIME: 1669911692.624205
[12/01 10:21:32   1146s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3189.5M, EPOCH TIME: 1669911692.631019
[12/01 10:21:32   1146s] Core basic site is TSMC65ADV10TSITE
[12/01 10:21:32   1146s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3189.5M, EPOCH TIME: 1669911692.640236
[12/01 10:21:32   1146s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.007, MEM:3213.5M, EPOCH TIME: 1669911692.646971
[12/01 10:21:32   1146s] Fast DP-INIT is on for default
[12/01 10:21:32   1147s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.177, REAL:0.106, MEM:3206.5M, EPOCH TIME: 1669911692.737297
[12/01 10:21:32   1147s] 
[12/01 10:21:32   1147s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/01 10:21:32   1147s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.377, REAL:0.307, MEM:3206.5M, EPOCH TIME: 1669911692.931574
[12/01 10:21:32   1147s] [CPU] DPlace-Init (cpu=0:00:00.5, real=0:00:00.0, mem=3206.5MB).
[12/01 10:21:32   1147s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.551, REAL:0.489, MEM:3206.5M, EPOCH TIME: 1669911692.967514
[12/01 10:21:33   1148s] TotalInstCnt at PhyDesignMc Initialization: 105,015
[12/01 10:21:33   1148s] ### Creating PhyDesignMc, finished. totSessionCpu=0:19:09 mem=3206.5M
[12/01 10:21:33   1148s] ### Creating RouteCongInterface, started
[12/01 10:21:34   1149s] 
[12/01 10:21:34   1149s] #optDebug:  {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.7135} {6, 0.200, 0.4971} 
[12/01 10:21:34   1149s] 
[12/01 10:21:34   1149s] #optDebug: {0, 1.000}
[12/01 10:21:34   1149s] ### Creating RouteCongInterface, finished
[12/01 10:21:34   1149s] ### Creating LA Mngr. totSessionCpu=0:19:10 mem=3206.5M
[12/01 10:21:34   1149s] ### Creating LA Mngr, finished. totSessionCpu=0:19:10 mem=3206.5M
[12/01 10:21:36   1153s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3299.9M, EPOCH TIME: 1669911696.489604
[12/01 10:21:36   1153s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.004, REAL:0.004, MEM:3299.9M, EPOCH TIME: 1669911696.493223
[12/01 10:21:38   1155s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 10:21:38   1155s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/01 10:21:38   1155s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 10:21:38   1155s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/01 10:21:38   1155s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 10:21:38   1155s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/01 10:21:38   1156s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/01 10:21:38   1156s] Info: violation cost 0.778250 (cap = 0.000000, tran = 0.778250, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/01 10:21:38   1156s] |     3|    31|    -0.06|     0|     0|     0.00|     0|     0|     0|     0|    28.31|     0.00|       0|       0|       0|  8.28%|          |         |
[12/01 10:21:38   1156s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/01 10:21:38   1156s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/01 10:21:38   1156s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/01 10:21:38   1156s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    28.31|     0.00|       3|       0|       0|  8.28%| 0:00:00.0|  3335.0M|
[12/01 10:21:38   1156s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/01 10:21:38   1156s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/01 10:21:38   1156s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/01 10:21:38   1156s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    28.31|     0.00|       0|       0|       0|  8.28%| 0:00:00.0|  3335.0M|
[12/01 10:21:38   1156s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 10:21:38   1156s] 
[12/01 10:21:38   1156s] *** Finish DRV Fixing (cpu=0:00:03.5 real=0:00:02.0 mem=3335.0M) ***
[12/01 10:21:38   1156s] 
[12/01 10:21:38   1156s] Total-nets :: 106042, Stn-nets :: 0, ratio :: 0 %
[12/01 10:21:38   1156s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3224.1M, EPOCH TIME: 1669911698.572843
[12/01 10:21:38   1156s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.052, REAL:0.052, MEM:2943.1M, EPOCH TIME: 1669911698.625299
[12/01 10:21:38   1156s] TotalInstCnt at PhyDesignMc Destruction: 105,018
[12/01 10:21:38   1156s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1508544.15
[12/01 10:21:38   1156s] *** DrvOpt #7 [finish] : cpu/real = 0:00:10.6/0:00:06.5 (1.6), totSession cpu/real = 0:19:16.9/0:11:01.0 (1.8), mem = 2943.1M
[12/01 10:21:38   1156s] 
[12/01 10:21:38   1156s] =============================================================================================
[12/01 10:21:38   1156s]  Step TAT Report for DrvOpt #7                                                  21.10-p004_1
[12/01 10:21:38   1156s] =============================================================================================
[12/01 10:21:38   1156s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 10:21:38   1156s] ---------------------------------------------------------------------------------------------
[12/01 10:21:38   1156s] [ SlackTraversorInit     ]      1   0:00:01.2  (  18.8 % )     0:00:01.2 /  0:00:02.0    1.6
[12/01 10:21:38   1156s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 10:21:38   1156s] [ PlacerInterfaceInit    ]      1   0:00:01.3  (  19.7 % )     0:00:01.3 /  0:00:02.2    1.8
[12/01 10:21:38   1156s] [ RouteCongInterfaceInit ]      1   0:00:00.4  (   6.9 % )     0:00:00.4 /  0:00:00.5    1.2
[12/01 10:21:38   1156s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 10:21:38   1156s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.5
[12/01 10:21:38   1156s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 10:21:38   1156s] [ OptEval                ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    3.4
[12/01 10:21:38   1156s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 10:21:38   1156s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[12/01 10:21:38   1156s] [ IncrDelayCalc          ]      6   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.1
[12/01 10:21:38   1156s] [ DrvFindVioNets         ]      3   0:00:00.3  (   4.0 % )     0:00:00.3 /  0:00:00.8    3.1
[12/01 10:21:38   1156s] [ DrvComputeSummary      ]      3   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.2    1.9
[12/01 10:21:38   1156s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.1    1.4
[12/01 10:21:38   1156s] [ MISC                   ]          0:00:03.1  (  48.1 % )     0:00:03.1 /  0:00:04.7    1.5
[12/01 10:21:38   1156s] ---------------------------------------------------------------------------------------------
[12/01 10:21:38   1156s]  DrvOpt #7 TOTAL                    0:00:06.5  ( 100.0 % )     0:00:06.5 /  0:00:10.6    1.6
[12/01 10:21:38   1156s] ---------------------------------------------------------------------------------------------
[12/01 10:21:38   1156s] 
[12/01 10:21:38   1156s] End: GigaOpt postEco DRV Optimization
[12/01 10:21:38   1156s] **INFO: Flow update: Design timing is met.
[12/01 10:21:38   1156s] Running refinePlace -preserveRouting true -hardFence false
[12/01 10:21:38   1156s] Enhanced MH flow has been turned off for floorplan mode.
[12/01 10:21:38   1156s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2943.1M, EPOCH TIME: 1669911698.639099
[12/01 10:21:38   1156s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2943.1M, EPOCH TIME: 1669911698.639152
[12/01 10:21:38   1156s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2943.1M, EPOCH TIME: 1669911698.639197
[12/01 10:21:38   1156s] z: 2, totalTracks: 1
[12/01 10:21:38   1156s] z: 4, totalTracks: 1
[12/01 10:21:38   1156s] z: 6, totalTracks: 1
[12/01 10:21:38   1156s] z: 8, totalTracks: 1
[12/01 10:21:38   1157s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2943.1M, EPOCH TIME: 1669911698.785675
[12/01 10:21:38   1157s] 
[12/01 10:21:38   1157s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/01 10:21:39   1157s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.389, REAL:0.394, MEM:2943.1M, EPOCH TIME: 1669911699.179524
[12/01 10:21:39   1157s] [CPU] DPlace-Init (cpu=0:00:00.6, real=0:00:01.0, mem=2943.1MB).
[12/01 10:21:39   1157s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.557, REAL:0.577, MEM:2943.1M, EPOCH TIME: 1669911699.215778
[12/01 10:21:39   1157s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.557, REAL:0.577, MEM:2943.1M, EPOCH TIME: 1669911699.215819
[12/01 10:21:39   1157s] TDRefine: refinePlace mode is spiral
[12/01 10:21:39   1157s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1508544.12
[12/01 10:21:39   1157s] OPERPROF:   Starting RefinePlace at level 2, MEM:2943.1M, EPOCH TIME: 1669911699.215886
[12/01 10:21:39   1157s] *** Starting refinePlace (0:19:17 mem=2943.1M) ***
[12/01 10:21:39   1157s] Total net bbox length = 1.837e+06 (9.199e+05 9.171e+05) (ext = 2.167e+03)
[12/01 10:21:39   1157s] 
[12/01 10:21:39   1157s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/01 10:21:39   1157s] **WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
[12/01 10:21:39   1157s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[12/01 10:21:39   1157s] Type 'man IMPSP-5140' for more detail.
[12/01 10:21:39   1157s] **WARN: (IMPSP-315):	Found 175018 instances insts with no PG Term connections.
[12/01 10:21:39   1157s] Type 'man IMPSP-315' for more detail.
[12/01 10:21:39   1157s] (I)      Default power domain name = toplevel_498
[12/01 10:21:39   1157s] .Default power domain name = toplevel_498
[12/01 10:21:39   1157s] .
[12/01 10:21:39   1157s] Starting Small incrNP...
[12/01 10:21:39   1157s] User Input Parameters:
[12/01 10:21:39   1157s] - Congestion Driven    : Off
[12/01 10:21:39   1157s] - Timing Driven        : Off
[12/01 10:21:39   1157s] - Area-Violation Based : Off
[12/01 10:21:39   1157s] - Start Rollback Level : -5
[12/01 10:21:39   1157s] - Legalized            : On
[12/01 10:21:39   1157s] - Window Based         : Off
[12/01 10:21:39   1157s] - eDen incr mode       : Off
[12/01 10:21:39   1157s] - Small incr mode      : On
[12/01 10:21:39   1157s] 
[12/01 10:21:39   1157s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2943.1M, EPOCH TIME: 1669911699.526822
[12/01 10:21:39   1157s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.105, REAL:0.105, MEM:2943.1M, EPOCH TIME: 1669911699.632257
[12/01 10:21:39   1157s] default core: bins with density > 0.750 =  0.22 % ( 22 / 10000 )
[12/01 10:21:39   1157s] Density distribution unevenness ratio = 83.401%
[12/01 10:21:39   1157s] cost 0.853249, thresh 1.000000
[12/01 10:21:39   1157s] Skipped incrNP (cpu=0:00:00.1, real=0:00:00.0, mem=2943.1M)
[12/01 10:21:39   1157s] End of Small incrNP (cpu=0:00:00.1, real=0:00:00.0)
[12/01 10:21:39   1157s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2943.1M, EPOCH TIME: 1669911699.632694
[12/01 10:21:39   1157s] Starting refinePlace ...
[12/01 10:21:39   1157s] Default power domain name = toplevel_498
[12/01 10:21:39   1157s] .One DDP V2 for no tweak run.
[12/01 10:21:39   1158s] Default power domain name = toplevel_498
[12/01 10:21:39   1158s] .  Spread Effort: high, pre-route mode, useDDP on.
[12/01 10:21:40   1158s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:01.0, mem=2980.3MB) @(0:19:18 - 0:19:18).
[12/01 10:21:40   1158s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 10:21:40   1158s] wireLenOptFixPriorityInst 11335 inst fixed
[12/01 10:21:40   1158s] 
[12/01 10:21:40   1158s] Running Spiral MT with 4 threads  fetchWidth=1024 
[12/01 10:21:41   1160s] Move report: legalization moves 3 insts, mean move: 0.87 um, max move: 1.20 um spiral
[12/01 10:21:41   1160s] 	Max move on inst (vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/FE_OFC1127_n34015): (1084.00, 1104.00) --> (1085.20, 1104.00)
[12/01 10:21:41   1160s] [CPU] RefinePlace/Spiral (cpu=0:00:00.5, real=0:00:00.0)
[12/01 10:21:41   1160s] [CPU] RefinePlace/Commit (cpu=0:00:01.1, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.1, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/01 10:21:41   1160s] [CPU] RefinePlace/Legalization (cpu=0:00:02.1, real=0:00:01.0, mem=2981.8MB) @(0:19:19 - 0:19:21).
[12/01 10:21:41   1160s] Move report: Detail placement moves 3 insts, mean move: 0.87 um, max move: 1.20 um 
[12/01 10:21:41   1160s] 	Max move on inst (vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/FE_OFC1127_n34015): (1084.00, 1104.00) --> (1085.20, 1104.00)
[12/01 10:21:41   1160s] 	Runtime: CPU: 0:00:02.8 REAL: 0:00:02.0 MEM: 2981.8MB
[12/01 10:21:41   1160s] Statistics of distance of Instance movement in refine placement:
[12/01 10:21:41   1160s]   maximum (X+Y) =         1.20 um
[12/01 10:21:41   1160s]   inst (vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/FE_OFC1127_n34015) with max move: (1084, 1104) -> (1085.2, 1104)
[12/01 10:21:41   1160s]   mean    (X+Y) =         0.87 um
[12/01 10:21:41   1160s] Summary Report:
[12/01 10:21:41   1160s] Instances move: 3 (out of 104866 movable)
[12/01 10:21:41   1160s] Instances flipped: 0
[12/01 10:21:41   1160s] Mean displacement: 0.87 um
[12/01 10:21:41   1160s] Max displacement: 1.20 um (Instance: vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/FE_OFC1127_n34015) (1084, 1104) -> (1085.2, 1104)
[12/01 10:21:41   1160s] 	Length: 4 sites, height: 1 rows, site name: TSMC65ADV10TSITE, cell type: BUFX1MA10TR
[12/01 10:21:41   1160s] Total instances moved : 3
[12/01 10:21:41   1160s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:2.850, REAL:1.897, MEM:2981.8M, EPOCH TIME: 1669911701.529977
[12/01 10:21:41   1160s] Total net bbox length = 1.837e+06 (9.199e+05 9.171e+05) (ext = 2.167e+03)
[12/01 10:21:41   1160s] Runtime: CPU: 0:00:03.2 REAL: 0:00:02.0 MEM: 2981.8MB
[12/01 10:21:41   1160s] [CPU] RefinePlace/total (cpu=0:00:03.2, real=0:00:02.0, mem=2981.8MB) @(0:19:17 - 0:19:21).
[12/01 10:21:41   1160s] *** Finished refinePlace (0:19:21 mem=2981.8M) ***
[12/01 10:21:41   1160s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1508544.12
[12/01 10:21:41   1160s] OPERPROF:   Finished RefinePlace at level 2, CPU:3.326, REAL:2.377, MEM:2981.8M, EPOCH TIME: 1669911701.593197
[12/01 10:21:41   1160s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2981.8M, EPOCH TIME: 1669911701.593232
[12/01 10:21:41   1160s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.036, REAL:0.044, MEM:2944.8M, EPOCH TIME: 1669911701.636846
[12/01 10:21:41   1160s] OPERPROF: Finished RefinePlace2 at level 1, CPU:3.919, REAL:2.998, MEM:2944.8M, EPOCH TIME: 1669911701.636969
[12/01 10:21:41   1160s] **INFO: Flow update: Design timing is met.
[12/01 10:21:41   1160s] **INFO: Flow update: Design timing is met.
[12/01 10:21:41   1161s] OPERPROF: Starting checkPlace at level 1, MEM:2944.8M, EPOCH TIME: 1669911701.809151
[12/01 10:21:41   1161s] z: 2, totalTracks: 1
[12/01 10:21:41   1161s] z: 4, totalTracks: 1
[12/01 10:21:41   1161s] z: 6, totalTracks: 1
[12/01 10:21:41   1161s] z: 8, totalTracks: 1
[12/01 10:21:41   1161s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2944.8M, EPOCH TIME: 1669911701.876984
[12/01 10:21:42   1161s] 
[12/01 10:21:42   1161s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/01 10:21:42   1161s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.363, REAL:0.365, MEM:2944.8M, EPOCH TIME: 1669911702.241583
[12/01 10:21:42   1161s] Begin checking placement ... (start mem=2944.8M, init mem=2944.8M)
[12/01 10:21:42   1161s] 
[12/01 10:21:42   1161s] Running CheckPlace using 4 threads!...
[12/01 10:21:43   1163s] 
[12/01 10:21:43   1163s] ...checkPlace MT is done!
[12/01 10:21:43   1163s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2944.8M, EPOCH TIME: 1669911703.057126
[12/01 10:21:43   1163s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.057, REAL:0.058, MEM:2944.8M, EPOCH TIME: 1669911703.114751
[12/01 10:21:43   1163s] *info: Placed = 175018         (Fixed = 70152)
[12/01 10:21:43   1163s] *info: Unplaced = 0           
[12/01 10:21:43   1163s] Placement Density:8.28%(325663/3932800)
[12/01 10:21:43   1163s] Placement Density (including fixed std cells):9.82%(392863/4000000)
[12/01 10:21:43   1163s] All LLGs are deleted
[12/01 10:21:43   1163s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2944.8M, EPOCH TIME: 1669911703.166524
[12/01 10:21:43   1163s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.053, REAL:0.054, MEM:2944.8M, EPOCH TIME: 1669911703.220216
[12/01 10:21:43   1163s] Finished checkPlace (total: cpu=0:00:02.4, real=0:00:02.0; vio checks: cpu=0:00:01.9, real=0:00:01.0; mem=2944.8M)
[12/01 10:21:43   1163s] OPERPROF: Finished checkPlace at level 1, CPU:2.429, REAL:1.415, MEM:2944.8M, EPOCH TIME: 1669911703.223998
[12/01 10:21:43   1163s] #optDebug: fT-D <X 1 0 0 0>
[12/01 10:21:43   1163s] Register exp ratio and priority group on 0 nets on 106042 nets : 
[12/01 10:21:44   1164s] 
[12/01 10:21:44   1164s] Active setup views:
[12/01 10:21:44   1164s]  slowView
[12/01 10:21:44   1164s]   Dominating endpoints: 0
[12/01 10:21:44   1164s]   Dominating TNS: -0.000
[12/01 10:21:44   1164s] 
[12/01 10:21:44   1164s] Extraction called for design 'toplevel_498' of instances=175018 and nets=108202 using extraction engine 'preRoute' .
[12/01 10:21:44   1164s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/01 10:21:44   1164s] Type 'man IMPEXT-3530' for more detail.
[12/01 10:21:44   1164s] PreRoute RC Extraction called for design toplevel_498.
[12/01 10:21:44   1164s] RC Extraction called in multi-corner(1) mode.
[12/01 10:21:44   1164s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/01 10:21:44   1164s] Type 'man IMPEXT-6197' for more detail.
[12/01 10:21:44   1164s] RCMode: PreRoute
[12/01 10:21:44   1164s]       RC Corner Indexes            0   
[12/01 10:21:44   1164s] Capacitance Scaling Factor   : 1.00000 
[12/01 10:21:44   1164s] Resistance Scaling Factor    : 1.00000 
[12/01 10:21:44   1164s] Clock Cap. Scaling Factor    : 1.00000 
[12/01 10:21:44   1164s] Clock Res. Scaling Factor    : 1.00000 
[12/01 10:21:44   1164s] Shrink Factor                : 1.00000
[12/01 10:21:44   1164s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/01 10:21:44   1165s] LayerId::1 widthSet size::1
[12/01 10:21:44   1165s] LayerId::2 widthSet size::1
[12/01 10:21:44   1165s] LayerId::3 widthSet size::1
[12/01 10:21:44   1165s] LayerId::4 widthSet size::1
[12/01 10:21:44   1165s] LayerId::5 widthSet size::1
[12/01 10:21:44   1165s] LayerId::6 widthSet size::1
[12/01 10:21:44   1165s] LayerId::7 widthSet size::1
[12/01 10:21:44   1165s] LayerId::8 widthSet size::1
[12/01 10:21:44   1165s] LayerId::9 widthSet size::1
[12/01 10:21:44   1165s] Updating RC grid for preRoute extraction ...
[12/01 10:21:44   1165s] eee: pegSigSF::1.070000
[12/01 10:21:44   1165s] Initializing multi-corner resistance tables ...
[12/01 10:21:45   1165s] eee: l::1 avDens::0.108911 usedTrk::110000.070099 availTrk::1010000.000000 sigTrk::110000.070099
[12/01 10:21:45   1165s] eee: l::2 avDens::0.188399 usedTrk::38282.695543 availTrk::203200.000000 sigTrk::38282.695543
[12/01 10:21:45   1165s] eee: l::3 avDens::0.213291 usedTrk::47585.225002 availTrk::223100.000000 sigTrk::47585.225002
[12/01 10:21:45   1165s] eee: l::4 avDens::0.100783 usedTrk::18352.561506 availTrk::182100.000000 sigTrk::18352.561506
[12/01 10:21:45   1165s] eee: l::5 avDens::0.037526 usedTrk::8638.385007 availTrk::230200.000000 sigTrk::8638.385007
[12/01 10:21:45   1165s] eee: l::6 avDens::0.016308 usedTrk::396.285002 availTrk::24300.000000 sigTrk::396.285002
[12/01 10:21:45   1165s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 10:21:45   1165s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 10:21:45   1165s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 10:21:45   1165s] {RT default_rc_corner 0 6 6 0}
[12/01 10:21:45   1165s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.265448 ; uaWl: 1.000000 ; uaWlH: 0.237780 ; aWlH: 0.000000 ; Pmax: 0.832700 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 82 ; 
[12/01 10:21:45   1165s] PreRoute RC Extraction DONE (CPU Time: 0:00:01.1  Real Time: 0:00:01.0  MEM: 3028.145M)
[12/01 10:21:45   1165s] Starting delay calculation for Setup views
[12/01 10:21:45   1166s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/01 10:21:46   1166s] #################################################################################
[12/01 10:21:46   1166s] # Design Stage: PreRoute
[12/01 10:21:46   1166s] # Design Name: toplevel_498
[12/01 10:21:46   1166s] # Design Mode: 90nm
[12/01 10:21:46   1166s] # Analysis Mode: MMMC Non-OCV 
[12/01 10:21:46   1166s] # Parasitics Mode: No SPEF/RCDB 
[12/01 10:21:46   1166s] # Signoff Settings: SI Off 
[12/01 10:21:46   1166s] #################################################################################
[12/01 10:21:47   1169s] Topological Sorting (REAL = 0:00:01.0, MEM = 3026.1M, InitMEM = 3026.1M)
[12/01 10:21:47   1170s] Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'slowView'
[12/01 10:21:47   1170s] Calculate delays in BcWc mode...
[12/01 10:21:47   1170s] Start delay calculation (fullDC) (4 T). (MEM=3026.14)
[12/01 10:21:48   1171s] End AAE Lib Interpolated Model. (MEM=3038.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 10:21:53   1189s] Total number of fetched objects 106061
[12/01 10:21:53   1189s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[12/01 10:21:53   1189s] End delay calculation. (MEM=3083.47 CPU=0:00:15.6 REAL=0:00:04.0)
[12/01 10:21:53   1189s] End delay calculation (fullDC). (MEM=3083.47 CPU=0:00:19.0 REAL=0:00:06.0)
[12/01 10:21:53   1189s] *** CDM Built up (cpu=0:00:23.5  real=0:00:07.0  mem= 3083.5M) ***
[12/01 10:21:54   1191s] *** Done Building Timing Graph (cpu=0:00:25.9 real=0:00:09.0 totSessionCpu=0:19:52 mem=3098.5M)
[12/01 10:21:54   1192s] Reported timing to dir ./timingReports
[12/01 10:21:54   1192s] **optDesign ... cpu = 0:03:01, real = 0:01:56, mem = 2296.0M, totSessionCpu=0:19:52 **
[12/01 10:21:54   1192s] All LLGs are deleted
[12/01 10:21:54   1192s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2926.5M, EPOCH TIME: 1669911714.802764
[12/01 10:21:54   1192s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:2926.5M, EPOCH TIME: 1669911714.803590
[12/01 10:21:54   1192s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2926.5M, EPOCH TIME: 1669911714.867936
[12/01 10:21:54   1192s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2926.5M, EPOCH TIME: 1669911714.874195
[12/01 10:21:54   1192s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2926.5M, EPOCH TIME: 1669911714.883031
[12/01 10:21:54   1192s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.006, MEM:2950.5M, EPOCH TIME: 1669911714.889336
[12/01 10:21:54   1192s] Fast DP-INIT is on for default
[12/01 10:21:54   1192s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.178, REAL:0.096, MEM:2943.5M, EPOCH TIME: 1669911714.970377
[12/01 10:21:55   1192s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.380, REAL:0.299, MEM:2943.5M, EPOCH TIME: 1669911715.167170
[12/01 10:22:01   1202s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | default |  CLOCK  |
+--------------------+---------+---------+---------+
|           WNS (ns):| 28.308  | 28.308  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |   N/A   |
|          All Paths:|  12547  |  12547  |   N/A   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 8.281%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:03:11, real = 0:02:03, mem = 2308.3M, totSessionCpu=0:20:02 **
[12/01 10:22:01   1202s] 
[12/01 10:22:01   1202s] TimeStamp Deleting Cell Server Begin ...
[12/01 10:22:01   1202s] Deleting Lib Analyzer.
[12/01 10:22:01   1202s] 
[12/01 10:22:01   1202s] TimeStamp Deleting Cell Server End ...
[12/01 10:22:01   1202s] *** Finished optDesign ***
[12/01 10:22:01   1202s] 
[12/01 10:22:01   1202s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:03:57 real=  0:02:42)
[12/01 10:22:01   1202s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:09.5 real=0:00:08.1)
[12/01 10:22:01   1202s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:29.4 real=0:00:18.6)
[12/01 10:22:01   1202s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:40.4 real=0:00:17.9)
[12/01 10:22:01   1202s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/01 10:22:01   1202s] Info: pop threads available for lower-level modules during optimization.
[12/01 10:22:01   1202s] Info: Destroy the CCOpt slew target map.
[12/01 10:22:01   1202s] clean pInstBBox. size 0
[12/01 10:22:01   1202s] All LLGs are deleted
[12/01 10:22:01   1202s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2942.8M, EPOCH TIME: 1669911721.984944
[12/01 10:22:02   1202s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.018, REAL:0.018, MEM:2942.8M, EPOCH TIME: 1669911722.003078
[12/01 10:22:02   1202s] *** optDesign #2 [finish] : cpu/real = 0:03:11.0/0:02:03.7 (1.5), totSession cpu/real = 0:20:02.5/0:11:24.4 (1.8), mem = 2942.8M
[12/01 10:22:02   1202s] 
[12/01 10:22:02   1202s] =============================================================================================
[12/01 10:22:02   1202s]  Final TAT Report for optDesign #2                                              21.10-p004_1
[12/01 10:22:02   1202s] =============================================================================================
[12/01 10:22:02   1202s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 10:22:02   1202s] ---------------------------------------------------------------------------------------------
[12/01 10:22:02   1202s] [ InitOpt                ]      1   0:00:28.8  (  23.3 % )     0:00:31.7 /  0:00:35.4    1.1
[12/01 10:22:02   1202s] [ GlobalOpt              ]      1   0:00:07.8  (   6.3 % )     0:00:07.8 /  0:00:09.1    1.2
[12/01 10:22:02   1202s] [ DrvOpt                 ]      2   0:00:10.8  (   8.8 % )     0:00:10.8 /  0:00:17.2    1.6
[12/01 10:22:02   1202s] [ AreaOpt                ]      1   0:00:11.7  (   9.5 % )     0:00:16.0 /  0:00:25.8    1.6
[12/01 10:22:02   1202s] [ ViewPruning            ]      8   0:00:00.9  (   0.7 % )     0:00:00.9 /  0:00:00.9    1.0
[12/01 10:22:02   1202s] [ OptSummaryReport       ]      2   0:00:01.2  (   1.0 % )     0:00:10.0 /  0:00:16.5    1.6
[12/01 10:22:02   1202s] [ DrvReport              ]      2   0:00:04.6  (   3.7 % )     0:00:04.6 /  0:00:05.3    1.1
[12/01 10:22:02   1202s] [ CongRefineRouteType    ]      2   0:00:02.8  (   2.3 % )     0:00:02.8 /  0:00:03.1    1.1
[12/01 10:22:02   1202s] [ SlackTraversorInit     ]      4   0:00:02.5  (   2.0 % )     0:00:02.5 /  0:00:02.5    1.0
[12/01 10:22:02   1202s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.2
[12/01 10:22:02   1202s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 10:22:02   1202s] [ PlacerInterfaceInit    ]      1   0:00:01.3  (   1.1 % )     0:00:01.3 /  0:00:02.2    1.7
[12/01 10:22:02   1202s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 10:22:02   1202s] [ ReportTranViolation    ]      2   0:00:01.4  (   1.1 % )     0:00:01.4 /  0:00:01.4    1.0
[12/01 10:22:02   1202s] [ ReportCapViolation     ]      2   0:00:00.8  (   0.7 % )     0:00:00.8 /  0:00:01.3    1.6
[12/01 10:22:02   1202s] [ ReportFanoutViolation  ]      2   0:00:01.0  (   0.8 % )     0:00:01.0 /  0:00:01.0    1.0
[12/01 10:22:02   1202s] [ CheckPlace             ]      1   0:00:01.4  (   1.1 % )     0:00:01.4 /  0:00:02.4    1.7
[12/01 10:22:02   1202s] [ RefinePlace            ]      2   0:00:07.2  (   5.9 % )     0:00:07.2 /  0:00:10.0    1.4
[12/01 10:22:02   1202s] [ EarlyGlobalRoute       ]      1   0:00:05.3  (   4.3 % )     0:00:05.3 /  0:00:08.0    1.5
[12/01 10:22:02   1202s] [ ExtractRC              ]      2   0:00:02.1  (   1.7 % )     0:00:02.1 /  0:00:02.1    1.0
[12/01 10:22:02   1202s] [ TimingUpdate           ]      4   0:00:03.2  (   2.6 % )     0:00:11.2 /  0:00:34.0    3.0
[12/01 10:22:02   1202s] [ FullDelayCalc          ]      2   0:00:13.6  (  11.0 % )     0:00:13.6 /  0:00:42.8    3.1
[12/01 10:22:02   1202s] [ TimingReport           ]      2   0:00:00.3  (   0.3 % )     0:00:00.3 /  0:00:00.6    1.8
[12/01 10:22:02   1202s] [ GenerateReports        ]      1   0:00:01.3  (   1.1 % )     0:00:01.3 /  0:00:01.3    1.0
[12/01 10:22:02   1202s] [ MISC                   ]          0:00:13.4  (  10.8 % )     0:00:13.4 /  0:00:19.7    1.5
[12/01 10:22:02   1202s] ---------------------------------------------------------------------------------------------
[12/01 10:22:02   1202s]  optDesign #2 TOTAL                 0:02:03.7  ( 100.0 % )     0:02:03.7 /  0:03:11.0    1.5
[12/01 10:22:02   1202s] ---------------------------------------------------------------------------------------------
[12/01 10:22:02   1202s] 
[12/01 10:22:02   1202s] <CMD> optDesign -postCTS -drv
[12/01 10:22:02   1202s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2250.3M, totSessionCpu=0:20:02 **
[12/01 10:22:02   1202s] **INFO: User settings:
[12/01 10:22:02   1202s] setDesignMode -topRoutingLayer               M6
[12/01 10:22:02   1202s] setExtractRCMode -engine                     preRoute
[12/01 10:22:02   1202s] setUsefulSkewMode -ecoRoute                  false
[12/01 10:22:02   1202s] setDelayCalMode -enable_high_fanout          true
[12/01 10:22:02   1202s] setDelayCalMode -engine                      aae
[12/01 10:22:02   1202s] setDelayCalMode -ignoreNetLoad               false
[12/01 10:22:02   1202s] setDelayCalMode -socv_accuracy_mode          low
[12/01 10:22:02   1202s] setOptMode -activeSetupViews                 { slowView }
[12/01 10:22:02   1202s] setOptMode -allEndPoints                     true
[12/01 10:22:02   1202s] setOptMode -autoSetupViews                   { slowView}
[12/01 10:22:02   1202s] setOptMode -autoTDGRSetupViews               { slowView}
[12/01 10:22:02   1202s] setOptMode -drcMargin                        0
[12/01 10:22:02   1202s] setOptMode -effort                           high
[12/01 10:22:02   1202s] setOptMode -fixDrc                           true
[12/01 10:22:02   1202s] setOptMode -fixFanoutLoad                    true
[12/01 10:22:02   1202s] setOptMode -fixHoldAllowSetupTnsDegrade      false
[12/01 10:22:02   1202s] setOptMode -leakagePowerEffort               none
[12/01 10:22:02   1202s] setOptMode -preserveAllSequential            false
[12/01 10:22:02   1202s] setOptMode -preserveAssertions               false
[12/01 10:22:02   1202s] setOptMode -setupTargetSlack                 0
[12/01 10:22:02   1202s] setPlaceMode -place_design_floorplan_mode    true
[12/01 10:22:02   1202s] setPlaceMode -place_global_clock_gate_aware  false
[12/01 10:22:02   1202s] setPlaceMode -place_global_cong_effort       high
[12/01 10:22:02   1202s] setPlaceMode -place_global_place_io_pins     false
[12/01 10:22:02   1202s] setPlaceMode -timingDriven                   true
[12/01 10:22:02   1202s] setAnalysisMode -analysisType                bcwc
[12/01 10:22:02   1202s] setAnalysisMode -checkType                   setup
[12/01 10:22:02   1202s] setAnalysisMode -clkSrcPath                  true
[12/01 10:22:02   1202s] setAnalysisMode -clockPropagation            sdcControl
[12/01 10:22:02   1202s] setRouteMode -earlyGlobalMaxRouteLayer       6
[12/01 10:22:02   1202s] setRouteMode -earlyGlobalMinRouteLayer       2
[12/01 10:22:02   1202s] 
[12/01 10:22:02   1202s] **INFO: Enabling NR-eGR flow for DRV Fixing.
[12/01 10:22:02   1202s] 
[12/01 10:22:02   1202s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/01 10:22:02   1202s] Summary for sequential cells identification: 
[12/01 10:22:02   1202s]   Identified SBFF number: 148
[12/01 10:22:02   1202s]   Identified MBFF number: 0
[12/01 10:22:02   1202s]   Identified SB Latch number: 0
[12/01 10:22:02   1202s]   Identified MB Latch number: 0
[12/01 10:22:02   1202s]   Not identified SBFF number: 0
[12/01 10:22:02   1202s]   Not identified MBFF number: 0
[12/01 10:22:02   1202s]   Not identified SB Latch number: 0
[12/01 10:22:02   1202s]   Not identified MB Latch number: 0
[12/01 10:22:02   1202s]   Number of sequential cells which are not FFs: 106
[12/01 10:22:02   1202s]  Visiting view : slowView
[12/01 10:22:02   1202s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/01 10:22:02   1202s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/01 10:22:02   1202s]  Visiting view : fastView
[12/01 10:22:02   1202s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/01 10:22:02   1202s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/01 10:22:02   1202s] TLC MultiMap info (StdDelay):
[12/01 10:22:02   1202s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/01 10:22:02   1202s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/01 10:22:02   1202s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/01 10:22:02   1202s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/01 10:22:02   1202s]  Setting StdDelay to: 15.6ps
[12/01 10:22:02   1202s] 
[12/01 10:22:02   1202s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/01 10:22:02   1202s] info: unfix 1 clock instance placement location
[12/01 10:22:02   1202s] info: this clock instance will be remarked as fixed at the end of optimiztion
[12/01 10:22:02   1202s] Need call spDPlaceInit before registerPrioInstLoc.
[12/01 10:22:02   1202s] [EEQ-INFO] #EEQ #Cell
[12/01 10:22:02   1202s] [EEQ-INFO] 1    868
[12/01 10:22:02   1202s] [EEQ-INFO] Opt(LEF/DEF) master EEQ cnt: 868(868)
[12/01 10:22:02   1202s] *** optDesign #3 [begin] : totSession cpu/real = 0:20:02.7/0:11:24.6 (1.8), mem = 2900.8M
[12/01 10:22:02   1202s] *** InitOpt #4 [begin] : totSession cpu/real = 0:20:02.7/0:11:24.6 (1.8), mem = 2900.8M
[12/01 10:22:02   1202s] GigaOpt running with 4 threads.
[12/01 10:22:02   1202s] Info: 4 threads available for lower-level modules during optimization.
[12/01 10:22:02   1202s] OPERPROF: Starting DPlace-Init at level 1, MEM:2900.8M, EPOCH TIME: 1669911722.320540
[12/01 10:22:02   1202s] z: 2, totalTracks: 1
[12/01 10:22:02   1202s] z: 4, totalTracks: 1
[12/01 10:22:02   1202s] z: 6, totalTracks: 1
[12/01 10:22:02   1202s] z: 8, totalTracks: 1
[12/01 10:22:02   1202s] #spOpts: VtWidth mergeVia=F 
[12/01 10:22:02   1202s] All LLGs are deleted
[12/01 10:22:02   1202s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2900.8M, EPOCH TIME: 1669911722.406681
[12/01 10:22:02   1202s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:2900.8M, EPOCH TIME: 1669911722.407493
[12/01 10:22:02   1202s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2900.8M, EPOCH TIME: 1669911722.465556
[12/01 10:22:02   1202s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2900.8M, EPOCH TIME: 1669911722.471651
[12/01 10:22:02   1202s] Core basic site is TSMC65ADV10TSITE
[12/01 10:22:02   1202s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2900.8M, EPOCH TIME: 1669911722.480475
[12/01 10:22:02   1202s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.011, REAL:0.007, MEM:2909.6M, EPOCH TIME: 1669911722.487623
[12/01 10:22:02   1202s] Fast DP-INIT is on for default
[12/01 10:22:02   1203s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.178, REAL:0.102, MEM:2902.3M, EPOCH TIME: 1669911722.573160
[12/01 10:22:02   1203s] 
[12/01 10:22:02   1203s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/01 10:22:02   1203s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.380, REAL:0.304, MEM:2902.3M, EPOCH TIME: 1669911722.769702
[12/01 10:22:02   1203s] [CPU] DPlace-Init (cpu=0:00:00.7, real=0:00:00.0, mem=2902.3MB).
[12/01 10:22:02   1203s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.674, REAL:0.607, MEM:2902.3M, EPOCH TIME: 1669911722.927702
[12/01 10:22:02   1203s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2902.3M, EPOCH TIME: 1669911722.928067
[12/01 10:22:02   1203s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.033, REAL:0.033, MEM:2898.3M, EPOCH TIME: 1669911722.961277
[12/01 10:22:02   1203s] 
[12/01 10:22:02   1203s] Creating Lib Analyzer ...
[12/01 10:22:03   1203s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/01 10:22:03   1203s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/01 10:22:03   1203s] Total number of usable buffers from Lib Analyzer: 74 ( BUFX1MA10TR BUFX1BA10TR BUFX0P8MA10TR BUFX0P8BA10TR BUFX0P7MA10TR BUFX0P7BA10TR BUFHX1MA10TR BUFHX0P8MA10TR BUFHX0P7MA10TR BUFX2MA10TR BUFX2BA10TR BUFX1P7MA10TR BUFX1P7BA10TR BUFX1P4MA10TR BUFX1P4BA10TR BUFX1P2MA10TR BUFX1P2BA10TR BUFHX1P7MA10TR BUFHX1P4MA10TR BUFHX1P2MA10TR BUFX3MA10TR BUFX3BA10TR BUFX2P5MA10TR BUFX2P5BA10TR BUFHX2MA10TR FRICGX1BA10TR FRICGX0P8BA10TR FRICGX0P7BA10TR FRICGX0P6BA10TR FRICGX0P5BA10TR BUFHX3MA10TR BUFHX2P5MA10TR FRICGX2BA10TR FRICGX1P7BA10TR FRICGX1P4BA10TR FRICGX1P2BA10TR BUFX4MA10TR BUFX4BA10TR BUFX3P5MA10TR BUFX3P5BA10TR FRICGX3BA10TR FRICGX2P5BA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFHX3P5MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR FRICGX4BA10TR FRICGX3P5BA10TR BUFHX6MA10TR FRICGX5BA10TR BUFX7P5MA10TR BUFX7P5BA10TR FRICGX6BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR FRICGX7P5BA10TR BUFX11MA10TR BUFX11BA10TR BUFHX9MA10TR FRICGX9BA10TR BUFX13MA10TR BUFX13BA10TR BUFHX11MA10TR FRICGX11BA10TR FRICGX13BA10TR BUFX16MA10TR BUFX16BA10TR BUFHX13MA10TR FRICGX16BA10TR BUFHX16MA10TR)
[12/01 10:22:03   1203s] Total number of usable inverters from Lib Analyzer: 40 ( INVX1MA10TR INVX1BA10TR INVX0P8MA10TR INVX0P8BA10TR INVX0P7MA10TR INVX0P7BA10TR INVX0P6MA10TR INVX0P6BA10TR INVX0P5MA10TR INVX0P5BA10TR INVX2MA10TR INVX2BA10TR INVX1P7MA10TR INVX1P7BA10TR INVX1P4MA10TR INVX1P4BA10TR INVX1P2MA10TR INVX1P2BA10TR INVX3MA10TR INVX3BA10TR INVX2P5MA10TR INVX2P5BA10TR INVX4MA10TR INVX4BA10TR INVX3P5MA10TR INVX3P5BA10TR INVX5MA10TR INVX5BA10TR INVX6MA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9MA10TR INVX9BA10TR INVX11MA10TR INVX11BA10TR INVX13MA10TR INVX13BA10TR INVX16MA10TR INVX16BA10TR)
[12/01 10:22:03   1203s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TR DLY4X0P5MA10TR)
[12/01 10:22:03   1203s] 
[12/01 10:22:03   1203s] {RT default_rc_corner 0 6 6 0}
[12/01 10:22:05   1205s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:20:06 mem=2904.3M
[12/01 10:22:05   1205s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:20:06 mem=2904.3M
[12/01 10:22:05   1205s] Creating Lib Analyzer, finished. 
[12/01 10:22:05   1206s] **optDesign ... cpu = 0:00:04, real = 0:00:03, mem = 2248.2M, totSessionCpu=0:20:06 **
[12/01 10:22:05   1206s] *** optDesign -postCTS ***
[12/01 10:22:05   1206s] DRC Margin: user margin 0.0; extra margin 0.2
[12/01 10:22:05   1206s] Hold Target Slack: user slack 0
[12/01 10:22:05   1206s] Setup Target Slack: user slack 0; extra slack 0.0
[12/01 10:22:05   1206s] setUsefulSkewMode -ecoRoute false
[12/01 10:22:05   1206s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2904.3M, EPOCH TIME: 1669911725.819866
[12/01 10:22:06   1206s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.325, REAL:0.326, MEM:2904.3M, EPOCH TIME: 1669911726.146351
[12/01 10:22:06   1206s] 
[12/01 10:22:06   1206s] TimeStamp Deleting Cell Server Begin ...
[12/01 10:22:06   1206s] Deleting Lib Analyzer.
[12/01 10:22:06   1206s] 
[12/01 10:22:06   1206s] TimeStamp Deleting Cell Server End ...
[12/01 10:22:06   1206s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/01 10:22:06   1206s] 
[12/01 10:22:06   1206s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/01 10:22:06   1206s] Summary for sequential cells identification: 
[12/01 10:22:06   1206s]   Identified SBFF number: 148
[12/01 10:22:06   1206s]   Identified MBFF number: 0
[12/01 10:22:06   1206s]   Identified SB Latch number: 0
[12/01 10:22:06   1206s]   Identified MB Latch number: 0
[12/01 10:22:06   1206s]   Not identified SBFF number: 0
[12/01 10:22:06   1206s]   Not identified MBFF number: 0
[12/01 10:22:06   1206s]   Not identified SB Latch number: 0
[12/01 10:22:06   1206s]   Not identified MB Latch number: 0
[12/01 10:22:06   1206s]   Number of sequential cells which are not FFs: 106
[12/01 10:22:06   1206s]  Visiting view : slowView
[12/01 10:22:06   1206s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/01 10:22:06   1206s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/01 10:22:06   1206s]  Visiting view : fastView
[12/01 10:22:06   1206s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/01 10:22:06   1206s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/01 10:22:06   1206s] TLC MultiMap info (StdDelay):
[12/01 10:22:06   1206s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/01 10:22:06   1206s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/01 10:22:06   1206s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/01 10:22:06   1206s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/01 10:22:06   1206s]  Setting StdDelay to: 15.6ps
[12/01 10:22:06   1206s] 
[12/01 10:22:06   1206s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/01 10:22:06   1207s] 
[12/01 10:22:06   1207s] TimeStamp Deleting Cell Server Begin ...
[12/01 10:22:06   1207s] 
[12/01 10:22:06   1207s] TimeStamp Deleting Cell Server End ...
[12/01 10:22:06   1207s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2904.3M, EPOCH TIME: 1669911726.631987
[12/01 10:22:06   1207s] All LLGs are deleted
[12/01 10:22:06   1207s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2904.3M, EPOCH TIME: 1669911726.632098
[12/01 10:22:06   1207s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.019, REAL:0.015, MEM:2904.3M, EPOCH TIME: 1669911726.646638
[12/01 10:22:06   1207s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.021, REAL:0.017, MEM:2898.3M, EPOCH TIME: 1669911726.648639
[12/01 10:22:06   1207s] Start to check current routing status for nets...
[12/01 10:22:07   1207s] All nets are already routed correctly.
[12/01 10:22:07   1207s] End to check current routing status for nets (mem=2898.3M)
[12/01 10:22:07   1208s] All LLGs are deleted
[12/01 10:22:07   1208s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2898.3M, EPOCH TIME: 1669911727.429214
[12/01 10:22:07   1208s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:2898.3M, EPOCH TIME: 1669911727.430065
[12/01 10:22:07   1208s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2898.3M, EPOCH TIME: 1669911727.492414
[12/01 10:22:07   1208s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2898.3M, EPOCH TIME: 1669911727.498469
[12/01 10:22:07   1208s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2898.3M, EPOCH TIME: 1669911727.506560
[12/01 10:22:07   1208s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.008, REAL:0.005, MEM:2898.3M, EPOCH TIME: 1669911727.512047
[12/01 10:22:07   1208s] Fast DP-INIT is on for default
[12/01 10:22:07   1208s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.176, REAL:0.096, MEM:2898.3M, EPOCH TIME: 1669911727.594135
[12/01 10:22:07   1208s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.376, REAL:0.297, MEM:2898.3M, EPOCH TIME: 1669911727.789219
[12/01 10:22:10   1214s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 28.308  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  12547  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 8.281%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:12, real = 0:00:08, mem = 2254.5M, totSessionCpu=0:20:15 **
[12/01 10:22:10   1214s] *** InitOpt #4 [finish] : cpu/real = 0:00:11.9/0:00:08.1 (1.5), totSession cpu/real = 0:20:14.6/0:11:32.7 (1.8), mem = 2896.6M
[12/01 10:22:10   1214s] 
[12/01 10:22:10   1214s] =============================================================================================
[12/01 10:22:10   1214s]  Step TAT Report for InitOpt #4                                                 21.10-p004_1
[12/01 10:22:10   1214s] =============================================================================================
[12/01 10:22:10   1214s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 10:22:10   1214s] ---------------------------------------------------------------------------------------------
[12/01 10:22:10   1214s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 10:22:10   1214s] [ OptSummaryReport       ]      1   0:00:00.6  (   7.4 % )     0:00:03.0 /  0:00:06.6    2.2
[12/01 10:22:10   1214s] [ DrvReport              ]      1   0:00:01.0  (  12.0 % )     0:00:01.0 /  0:00:01.7    1.8
[12/01 10:22:10   1214s] [ CellServerInit         ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.2
[12/01 10:22:10   1214s] [ LibAnalyzerInit        ]      1   0:00:02.4  (  29.5 % )     0:00:02.4 /  0:00:02.5    1.0
[12/01 10:22:10   1214s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 10:22:10   1214s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 10:22:10   1214s] [ TimingUpdate           ]      1   0:00:01.3  (  16.0 % )     0:00:01.3 /  0:00:04.0    3.1
[12/01 10:22:10   1214s] [ TimingReport           ]      1   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.2    1.8
[12/01 10:22:10   1214s] [ MISC                   ]          0:00:02.7  (  33.6 % )     0:00:02.7 /  0:00:02.8    1.0
[12/01 10:22:10   1214s] ---------------------------------------------------------------------------------------------
[12/01 10:22:10   1214s]  InitOpt #4 TOTAL                   0:00:08.1  ( 100.0 % )     0:00:08.1 /  0:00:11.9    1.5
[12/01 10:22:10   1214s] ---------------------------------------------------------------------------------------------
[12/01 10:22:10   1214s] 
[12/01 10:22:10   1214s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/01 10:22:10   1214s] ### Creating PhyDesignMc. totSessionCpu=0:20:15 mem=2896.6M
[12/01 10:22:10   1214s] OPERPROF: Starting DPlace-Init at level 1, MEM:2896.6M, EPOCH TIME: 1669911730.316015
[12/01 10:22:10   1214s] z: 2, totalTracks: 1
[12/01 10:22:10   1214s] z: 4, totalTracks: 1
[12/01 10:22:10   1214s] z: 6, totalTracks: 1
[12/01 10:22:10   1214s] z: 8, totalTracks: 1
[12/01 10:22:10   1214s] #spOpts: VtWidth mergeVia=F 
[12/01 10:22:10   1214s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2896.6M, EPOCH TIME: 1669911730.456122
[12/01 10:22:10   1214s] 
[12/01 10:22:10   1214s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/01 10:22:10   1215s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.330, REAL:0.331, MEM:2896.6M, EPOCH TIME: 1669911730.787050
[12/01 10:22:10   1215s] [CPU] DPlace-Init (cpu=0:00:00.5, real=0:00:00.0, mem=2896.6MB).
[12/01 10:22:10   1215s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.499, REAL:0.506, MEM:2896.6M, EPOCH TIME: 1669911730.822493
[12/01 10:22:11   1215s] TotalInstCnt at PhyDesignMc Initialization: 105,018
[12/01 10:22:11   1215s] ### Creating PhyDesignMc, finished. totSessionCpu=0:20:15 mem=2896.6M
[12/01 10:22:11   1215s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2896.6M, EPOCH TIME: 1669911731.164057
[12/01 10:22:11   1215s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.033, REAL:0.033, MEM:2896.6M, EPOCH TIME: 1669911731.196853
[12/01 10:22:11   1215s] TotalInstCnt at PhyDesignMc Destruction: 105,018
[12/01 10:22:11   1215s] *** Starting optimizing excluded clock nets MEM= 2896.6M) ***
[12/01 10:22:11   1215s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2896.6M) ***
[12/01 10:22:11   1215s] *** Starting optimizing excluded clock nets MEM= 2896.6M) ***
[12/01 10:22:11   1215s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2896.6M) ***
[12/01 10:22:11   1215s] Info: Done creating the CCOpt slew target map.
[12/01 10:22:14   1219s] Reported timing to dir ./timingReports
[12/01 10:22:14   1219s] **optDesign ... cpu = 0:00:17, real = 0:00:12, mem = 2229.1M, totSessionCpu=0:20:20 **
[12/01 10:22:14   1219s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2896.0M, EPOCH TIME: 1669911734.559547
[12/01 10:22:14   1220s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.328, REAL:0.329, MEM:2896.0M, EPOCH TIME: 1669911734.888978
[12/01 10:22:21   1229s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | default |  CLOCK  |
+--------------------+---------+---------+---------+
|           WNS (ns):| 28.308  | 28.308  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |   N/A   |
|          All Paths:|  12547  |  12547  |   N/A   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 8.281%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:27, real = 0:00:19, mem = 2253.5M, totSessionCpu=0:20:30 **
[12/01 10:22:21   1229s] *** Finished optDesign ***
[12/01 10:22:21   1229s] 
[12/01 10:22:21   1229s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:26.3 real=0:00:18.6)
[12/01 10:22:21   1229s] Info: pop threads available for lower-level modules during optimization.
[12/01 10:22:21   1229s] Info: Destroy the CCOpt slew target map.
[12/01 10:22:21   1229s] clean pInstBBox. size 0
[12/01 10:22:21   1229s] All LLGs are deleted
[12/01 10:22:21   1229s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2896.4M, EPOCH TIME: 1669911741.663309
[12/01 10:22:21   1229s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.017, REAL:0.017, MEM:2896.4M, EPOCH TIME: 1669911741.680096
[12/01 10:22:21   1229s] *** optDesign #3 [finish] : cpu/real = 0:00:27.2/0:00:19.5 (1.4), totSession cpu/real = 0:20:29.9/0:11:44.1 (1.7), mem = 2896.4M
[12/01 10:22:21   1229s] 
[12/01 10:22:21   1229s] =============================================================================================
[12/01 10:22:21   1229s]  Final TAT Report for optDesign #3                                              21.10-p004_1
[12/01 10:22:21   1229s] =============================================================================================
[12/01 10:22:21   1229s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 10:22:21   1229s] ---------------------------------------------------------------------------------------------
[12/01 10:22:21   1229s] [ InitOpt                ]      1   0:00:05.1  (  26.4 % )     0:00:08.1 /  0:00:11.9    1.5
[12/01 10:22:21   1229s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 10:22:21   1229s] [ OptSummaryReport       ]      2   0:00:01.2  (   6.3 % )     0:00:10.1 /  0:00:16.6    1.6
[12/01 10:22:21   1229s] [ DrvReport              ]      2   0:00:04.6  (  23.6 % )     0:00:04.6 /  0:00:05.3    1.2
[12/01 10:22:21   1229s] [ SlackTraversorInit     ]      1   0:00:01.3  (   6.5 % )     0:00:01.3 /  0:00:02.2    1.7
[12/01 10:22:21   1229s] [ ReportTranViolation    ]      1   0:00:00.7  (   3.6 % )     0:00:00.7 /  0:00:00.7    1.0
[12/01 10:22:21   1229s] [ ReportCapViolation     ]      1   0:00:00.4  (   2.2 % )     0:00:00.4 /  0:00:00.7    1.5
[12/01 10:22:21   1229s] [ ReportFanoutViolation  ]      1   0:00:00.5  (   2.5 % )     0:00:00.5 /  0:00:00.5    1.0
[12/01 10:22:21   1229s] [ TimingUpdate           ]      3   0:00:02.7  (  13.7 % )     0:00:02.7 /  0:00:08.2    3.1
[12/01 10:22:21   1229s] [ TimingReport           ]      2   0:00:00.3  (   1.7 % )     0:00:00.3 /  0:00:00.6    1.7
[12/01 10:22:21   1229s] [ GenerateReports        ]      1   0:00:01.4  (   7.0 % )     0:00:01.4 /  0:00:01.3    1.0
[12/01 10:22:21   1229s] [ MISC                   ]          0:00:01.2  (   6.4 % )     0:00:01.2 /  0:00:01.2    1.0
[12/01 10:22:21   1229s] ---------------------------------------------------------------------------------------------
[12/01 10:22:21   1229s]  optDesign #3 TOTAL                 0:00:19.5  ( 100.0 % )     0:00:19.5 /  0:00:27.2    1.4
[12/01 10:22:21   1229s] ---------------------------------------------------------------------------------------------
[12/01 10:22:21   1229s] 
[12/01 10:22:21   1229s] <CMD> reset_path_group -name CLOCK
[12/01 10:22:21   1229s] <CMD> optDesign -postCTS -hold
[12/01 10:22:21   1229s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2253.5M, totSessionCpu=0:20:30 **
[12/01 10:22:21   1229s] **INFO: User settings:
[12/01 10:22:21   1229s] setDesignMode -topRoutingLayer               M6
[12/01 10:22:21   1229s] setExtractRCMode -engine                     preRoute
[12/01 10:22:21   1229s] setUsefulSkewMode -ecoRoute                  false
[12/01 10:22:21   1229s] setDelayCalMode -enable_high_fanout          true
[12/01 10:22:21   1229s] setDelayCalMode -engine                      aae
[12/01 10:22:21   1229s] setDelayCalMode -ignoreNetLoad               false
[12/01 10:22:21   1229s] setDelayCalMode -socv_accuracy_mode          low
[12/01 10:22:21   1229s] setOptMode -activeSetupViews                 { slowView }
[12/01 10:22:21   1229s] setOptMode -allEndPoints                     true
[12/01 10:22:21   1229s] setOptMode -autoSetupViews                   { slowView}
[12/01 10:22:21   1229s] setOptMode -autoTDGRSetupViews               { slowView}
[12/01 10:22:21   1229s] setOptMode -drcMargin                        0
[12/01 10:22:21   1229s] setOptMode -effort                           high
[12/01 10:22:21   1229s] setOptMode -fixDrc                           true
[12/01 10:22:21   1229s] setOptMode -fixFanoutLoad                    true
[12/01 10:22:21   1229s] setOptMode -fixHoldAllowSetupTnsDegrade      false
[12/01 10:22:21   1229s] setOptMode -leakagePowerEffort               none
[12/01 10:22:21   1229s] setOptMode -preserveAllSequential            false
[12/01 10:22:21   1229s] setOptMode -preserveAssertions               false
[12/01 10:22:21   1229s] setOptMode -setupTargetSlack                 0
[12/01 10:22:21   1229s] setPlaceMode -place_design_floorplan_mode    true
[12/01 10:22:21   1229s] setPlaceMode -place_global_clock_gate_aware  false
[12/01 10:22:21   1229s] setPlaceMode -place_global_cong_effort       high
[12/01 10:22:21   1229s] setPlaceMode -place_global_place_io_pins     false
[12/01 10:22:21   1229s] setPlaceMode -timingDriven                   true
[12/01 10:22:21   1229s] setAnalysisMode -analysisType                bcwc
[12/01 10:22:21   1229s] setAnalysisMode -checkType                   setup
[12/01 10:22:21   1229s] setAnalysisMode -clkSrcPath                  true
[12/01 10:22:21   1229s] setAnalysisMode -clockPropagation            sdcControl
[12/01 10:22:21   1229s] setRouteMode -earlyGlobalMaxRouteLayer       6
[12/01 10:22:21   1229s] setRouteMode -earlyGlobalMinRouteLayer       2
[12/01 10:22:21   1229s] 
[12/01 10:22:21   1230s] GigaOpt running with 4 threads.
[12/01 10:22:21   1230s] Info: 4 threads available for lower-level modules during optimization.
[12/01 10:22:21   1230s] 
[12/01 10:22:21   1230s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/01 10:22:21   1230s] Summary for sequential cells identification: 
[12/01 10:22:21   1230s]   Identified SBFF number: 148
[12/01 10:22:21   1230s]   Identified MBFF number: 0
[12/01 10:22:21   1230s]   Identified SB Latch number: 0
[12/01 10:22:21   1230s]   Identified MB Latch number: 0
[12/01 10:22:21   1230s]   Not identified SBFF number: 0
[12/01 10:22:21   1230s]   Not identified MBFF number: 0
[12/01 10:22:21   1230s]   Not identified SB Latch number: 0
[12/01 10:22:21   1230s]   Not identified MB Latch number: 0
[12/01 10:22:21   1230s]   Number of sequential cells which are not FFs: 106
[12/01 10:22:21   1230s]  Visiting view : slowView
[12/01 10:22:21   1230s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/01 10:22:21   1230s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/01 10:22:21   1230s]  Visiting view : fastView
[12/01 10:22:21   1230s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/01 10:22:21   1230s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/01 10:22:21   1230s] TLC MultiMap info (StdDelay):
[12/01 10:22:21   1230s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/01 10:22:21   1230s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/01 10:22:21   1230s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/01 10:22:21   1230s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/01 10:22:21   1230s]  Setting StdDelay to: 15.6ps
[12/01 10:22:21   1230s] 
[12/01 10:22:21   1230s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/01 10:22:21   1230s] info: unfix 1 clock instance placement location
[12/01 10:22:21   1230s] info: this clock instance will be remarked as fixed at the end of optimiztion
[12/01 10:22:21   1230s] Need call spDPlaceInit before registerPrioInstLoc.
[12/01 10:22:21   1230s] [EEQ-INFO] #EEQ #Cell
[12/01 10:22:21   1230s] [EEQ-INFO] 1    868
[12/01 10:22:21   1230s] [EEQ-INFO] Opt(LEF/DEF) master EEQ cnt: 868(868)
[12/01 10:22:21   1230s] *** optDesign #4 [begin] : totSession cpu/real = 0:20:30.2/0:11:44.4 (1.7), mem = 2900.4M
[12/01 10:22:21   1230s] *** InitOpt #5 [begin] : totSession cpu/real = 0:20:30.2/0:11:44.4 (1.7), mem = 2900.4M
[12/01 10:22:22   1230s] OPERPROF: Starting DPlace-Init at level 1, MEM:2900.4M, EPOCH TIME: 1669911742.045629
[12/01 10:22:22   1230s] z: 2, totalTracks: 1
[12/01 10:22:22   1230s] z: 4, totalTracks: 1
[12/01 10:22:22   1230s] z: 6, totalTracks: 1
[12/01 10:22:22   1230s] z: 8, totalTracks: 1
[12/01 10:22:22   1230s] #spOpts: VtWidth mergeVia=F 
[12/01 10:22:22   1230s] All LLGs are deleted
[12/01 10:22:22   1230s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2900.4M, EPOCH TIME: 1669911742.123902
[12/01 10:22:22   1230s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:2900.4M, EPOCH TIME: 1669911742.124725
[12/01 10:22:22   1230s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2900.4M, EPOCH TIME: 1669911742.183031
[12/01 10:22:22   1230s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2900.4M, EPOCH TIME: 1669911742.189246
[12/01 10:22:22   1230s] Core basic site is TSMC65ADV10TSITE
[12/01 10:22:22   1230s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2900.4M, EPOCH TIME: 1669911742.199384
[12/01 10:22:22   1230s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.017, MEM:2909.1M, EPOCH TIME: 1669911742.216470
[12/01 10:22:22   1230s] Fast DP-INIT is on for default
[12/01 10:22:22   1230s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.190, REAL:0.109, MEM:2901.9M, EPOCH TIME: 1669911742.298329
[12/01 10:22:22   1230s] 
[12/01 10:22:22   1230s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/01 10:22:22   1230s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.390, REAL:0.310, MEM:2901.9M, EPOCH TIME: 1669911742.493298
[12/01 10:22:22   1230s] [CPU] DPlace-Init (cpu=0:00:00.7, real=0:00:00.0, mem=2901.9MB).
[12/01 10:22:22   1230s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.683, REAL:0.604, MEM:2901.9M, EPOCH TIME: 1669911742.649854
[12/01 10:22:22   1230s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2901.9M, EPOCH TIME: 1669911742.650218
[12/01 10:22:22   1230s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.034, REAL:0.034, MEM:2897.9M, EPOCH TIME: 1669911742.684600
[12/01 10:22:22   1231s] 
[12/01 10:22:22   1231s] Creating Lib Analyzer ...
[12/01 10:22:22   1231s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/01 10:22:22   1231s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/01 10:22:22   1231s] Total number of usable buffers from Lib Analyzer: 74 ( BUFX1MA10TR BUFX1BA10TR BUFX0P8MA10TR BUFX0P8BA10TR BUFX0P7MA10TR BUFX0P7BA10TR BUFHX1MA10TR BUFHX0P8MA10TR BUFHX0P7MA10TR BUFX2MA10TR BUFX2BA10TR BUFX1P7MA10TR BUFX1P7BA10TR BUFX1P4MA10TR BUFX1P4BA10TR BUFX1P2MA10TR BUFX1P2BA10TR BUFHX1P7MA10TR BUFHX1P4MA10TR BUFHX1P2MA10TR BUFX3MA10TR BUFX3BA10TR BUFX2P5MA10TR BUFX2P5BA10TR BUFHX2MA10TR FRICGX1BA10TR FRICGX0P8BA10TR FRICGX0P7BA10TR FRICGX0P6BA10TR FRICGX0P5BA10TR BUFHX3MA10TR BUFHX2P5MA10TR FRICGX2BA10TR FRICGX1P7BA10TR FRICGX1P4BA10TR FRICGX1P2BA10TR BUFX4MA10TR BUFX4BA10TR BUFX3P5MA10TR BUFX3P5BA10TR FRICGX3BA10TR FRICGX2P5BA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFHX3P5MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR FRICGX4BA10TR FRICGX3P5BA10TR BUFHX6MA10TR FRICGX5BA10TR BUFX7P5MA10TR BUFX7P5BA10TR FRICGX6BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR FRICGX7P5BA10TR BUFX11MA10TR BUFX11BA10TR BUFHX9MA10TR FRICGX9BA10TR BUFX13MA10TR BUFX13BA10TR BUFHX11MA10TR FRICGX11BA10TR FRICGX13BA10TR BUFX16MA10TR BUFX16BA10TR BUFHX13MA10TR FRICGX16BA10TR BUFHX16MA10TR)
[12/01 10:22:22   1231s] Total number of usable inverters from Lib Analyzer: 40 ( INVX1MA10TR INVX1BA10TR INVX0P8MA10TR INVX0P8BA10TR INVX0P7MA10TR INVX0P7BA10TR INVX0P6MA10TR INVX0P6BA10TR INVX0P5MA10TR INVX0P5BA10TR INVX2MA10TR INVX2BA10TR INVX1P7MA10TR INVX1P7BA10TR INVX1P4MA10TR INVX1P4BA10TR INVX1P2MA10TR INVX1P2BA10TR INVX3MA10TR INVX3BA10TR INVX2P5MA10TR INVX2P5BA10TR INVX4MA10TR INVX4BA10TR INVX3P5MA10TR INVX3P5BA10TR INVX5MA10TR INVX5BA10TR INVX6MA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9MA10TR INVX9BA10TR INVX11MA10TR INVX11BA10TR INVX13MA10TR INVX13BA10TR INVX16MA10TR INVX16BA10TR)
[12/01 10:22:22   1231s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TR DLY4X0P5MA10TR)
[12/01 10:22:22   1231s] 
[12/01 10:22:22   1231s] {RT default_rc_corner 0 6 6 0}
[12/01 10:22:25   1233s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:20:33 mem=2903.9M
[12/01 10:22:25   1233s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:20:33 mem=2903.9M
[12/01 10:22:25   1233s] Creating Lib Analyzer, finished. 
[12/01 10:22:25   1233s] **optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 2245.1M, totSessionCpu=0:20:34 **
[12/01 10:22:25   1233s] *** optDesign -postCTS ***
[12/01 10:22:25   1233s] DRC Margin: user margin 0.0
[12/01 10:22:25   1233s] Hold Target Slack: user slack 0
[12/01 10:22:25   1233s] Setup Target Slack: user slack 0;
[12/01 10:22:25   1233s] setUsefulSkewMode -ecoRoute false
[12/01 10:22:25   1233s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2903.9M, EPOCH TIME: 1669911745.439555
[12/01 10:22:25   1234s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.327, REAL:0.329, MEM:2903.9M, EPOCH TIME: 1669911745.768501
[12/01 10:22:25   1234s] 
[12/01 10:22:25   1234s] TimeStamp Deleting Cell Server Begin ...
[12/01 10:22:25   1234s] Deleting Lib Analyzer.
[12/01 10:22:25   1234s] 
[12/01 10:22:25   1234s] TimeStamp Deleting Cell Server End ...
[12/01 10:22:25   1234s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/01 10:22:25   1234s] 
[12/01 10:22:25   1234s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/01 10:22:25   1234s] Summary for sequential cells identification: 
[12/01 10:22:25   1234s]   Identified SBFF number: 148
[12/01 10:22:25   1234s]   Identified MBFF number: 0
[12/01 10:22:25   1234s]   Identified SB Latch number: 0
[12/01 10:22:25   1234s]   Identified MB Latch number: 0
[12/01 10:22:25   1234s]   Not identified SBFF number: 0
[12/01 10:22:25   1234s]   Not identified MBFF number: 0
[12/01 10:22:25   1234s]   Not identified SB Latch number: 0
[12/01 10:22:25   1234s]   Not identified MB Latch number: 0
[12/01 10:22:25   1234s]   Number of sequential cells which are not FFs: 106
[12/01 10:22:25   1234s]  Visiting view : slowView
[12/01 10:22:25   1234s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/01 10:22:25   1234s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/01 10:22:25   1234s]  Visiting view : fastView
[12/01 10:22:25   1234s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/01 10:22:25   1234s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/01 10:22:25   1234s] TLC MultiMap info (StdDelay):
[12/01 10:22:25   1234s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/01 10:22:25   1234s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/01 10:22:25   1234s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/01 10:22:25   1234s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/01 10:22:25   1234s]  Setting StdDelay to: 15.6ps
[12/01 10:22:25   1234s] 
[12/01 10:22:25   1234s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/01 10:22:25   1234s] 
[12/01 10:22:25   1234s] TimeStamp Deleting Cell Server Begin ...
[12/01 10:22:25   1234s] 
[12/01 10:22:25   1234s] TimeStamp Deleting Cell Server End ...
[12/01 10:22:25   1234s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2901.9M, EPOCH TIME: 1669911745.979691
[12/01 10:22:25   1234s] All LLGs are deleted
[12/01 10:22:25   1234s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2901.9M, EPOCH TIME: 1669911745.979778
[12/01 10:22:25   1234s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.015, REAL:0.015, MEM:2901.9M, EPOCH TIME: 1669911745.995048
[12/01 10:22:25   1234s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.016, REAL:0.016, MEM:2897.9M, EPOCH TIME: 1669911745.996044
[12/01 10:22:25   1234s] Start to check current routing status for nets...
[12/01 10:22:26   1235s] All nets are already routed correctly.
[12/01 10:22:26   1235s] End to check current routing status for nets (mem=2897.9M)
[12/01 10:22:26   1235s] #optDebug: Start CG creation (mem=2926.5M)
[12/01 10:22:26   1235s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 2.000000 defLenToSkip 14.000000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 14.000000 
[12/01 10:22:26   1235s] (cpu=0:00:00.2, mem=3021.8M)
[12/01 10:22:26   1235s]  ...processing cgPrt (cpu=0:00:00.2, mem=3021.8M)
[12/01 10:22:26   1235s]  ...processing cgEgp (cpu=0:00:00.2, mem=3021.8M)
[12/01 10:22:26   1235s]  ...processing cgPbk (cpu=0:00:00.2, mem=3021.8M)
[12/01 10:22:26   1235s]  ...processing cgNrb(cpu=0:00:00.2, mem=3021.8M)
[12/01 10:22:26   1235s]  ...processing cgObs (cpu=0:00:00.2, mem=3021.8M)
[12/01 10:22:26   1235s]  ...processing cgCon (cpu=0:00:00.2, mem=3021.8M)
[12/01 10:22:26   1235s]  ...processing cgPdm (cpu=0:00:00.2, mem=3021.8M)
[12/01 10:22:26   1235s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=3021.8M)
[12/01 10:22:50   1258s] Compute RC Scale Done ...
[12/01 10:22:50   1258s] *** InitOpt #5 [finish] : cpu/real = 0:00:28.3/0:00:28.3 (1.0), totSession cpu/real = 0:20:58.5/0:12:12.7 (1.7), mem = 3012.3M
[12/01 10:22:50   1258s] 
[12/01 10:22:50   1258s] =============================================================================================
[12/01 10:22:50   1258s]  Step TAT Report for InitOpt #5                                                 21.10-p004_1
[12/01 10:22:50   1258s] =============================================================================================
[12/01 10:22:50   1258s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 10:22:50   1258s] ---------------------------------------------------------------------------------------------
[12/01 10:22:50   1258s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[12/01 10:22:50   1258s] [ LibAnalyzerInit        ]      1   0:00:02.4  (   8.5 % )     0:00:02.4 /  0:00:02.5    1.0
[12/01 10:22:50   1258s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 10:22:50   1258s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.2    1.0
[12/01 10:22:50   1258s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 10:22:50   1258s] [ MISC                   ]          0:00:25.6  (  90.7 % )     0:00:25.6 /  0:00:25.6    1.0
[12/01 10:22:50   1258s] ---------------------------------------------------------------------------------------------
[12/01 10:22:50   1258s]  InitOpt #5 TOTAL                   0:00:28.3  ( 100.0 % )     0:00:28.3 /  0:00:28.3    1.0
[12/01 10:22:50   1258s] ---------------------------------------------------------------------------------------------
[12/01 10:22:50   1258s] 
[12/01 10:22:50   1258s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/01 10:22:50   1258s] ### Creating PhyDesignMc. totSessionCpu=0:20:59 mem=3012.3M
[12/01 10:22:50   1258s] OPERPROF: Starting DPlace-Init at level 1, MEM:3012.3M, EPOCH TIME: 1669911770.239052
[12/01 10:22:50   1258s] z: 2, totalTracks: 1
[12/01 10:22:50   1258s] z: 4, totalTracks: 1
[12/01 10:22:50   1258s] z: 6, totalTracks: 1
[12/01 10:22:50   1258s] z: 8, totalTracks: 1
[12/01 10:22:50   1258s] #spOpts: VtWidth mergeVia=F 
[12/01 10:22:50   1258s] All LLGs are deleted
[12/01 10:22:50   1258s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3012.3M, EPOCH TIME: 1669911770.318892
[12/01 10:22:50   1258s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:3012.3M, EPOCH TIME: 1669911770.319755
[12/01 10:22:50   1258s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3012.3M, EPOCH TIME: 1669911770.379793
[12/01 10:22:50   1258s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3012.3M, EPOCH TIME: 1669911770.385952
[12/01 10:22:50   1258s] Core basic site is TSMC65ADV10TSITE
[12/01 10:22:50   1258s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3012.3M, EPOCH TIME: 1669911770.394974
[12/01 10:22:50   1258s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.009, REAL:0.006, MEM:3012.3M, EPOCH TIME: 1669911770.401039
[12/01 10:22:50   1258s] Fast DP-INIT is on for default
[12/01 10:22:50   1258s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.178, REAL:0.096, MEM:3012.3M, EPOCH TIME: 1669911770.482178
[12/01 10:22:50   1258s] 
[12/01 10:22:50   1258s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/01 10:22:50   1259s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.379, REAL:0.298, MEM:3012.3M, EPOCH TIME: 1669911770.677696
[12/01 10:22:50   1259s] [CPU] DPlace-Init (cpu=0:00:00.5, real=0:00:00.0, mem=3012.3MB).
[12/01 10:22:50   1259s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.555, REAL:0.475, MEM:3012.3M, EPOCH TIME: 1669911770.713689
[12/01 10:22:51   1259s] TotalInstCnt at PhyDesignMc Initialization: 105,018
[12/01 10:22:51   1259s] ### Creating PhyDesignMc, finished. totSessionCpu=0:20:59 mem=3012.3M
[12/01 10:22:51   1259s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3012.3M, EPOCH TIME: 1669911771.065257
[12/01 10:22:51   1259s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.030, MEM:2939.3M, EPOCH TIME: 1669911771.095204
[12/01 10:22:51   1259s] TotalInstCnt at PhyDesignMc Destruction: 105,018
[12/01 10:22:51   1259s] GigaOpt Hold Optimizer is used
[12/01 10:22:51   1259s] End AAE Lib Interpolated Model. (MEM=2939.27 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 10:22:51   1259s] 
[12/01 10:22:51   1259s] Creating Lib Analyzer ...
[12/01 10:22:51   1259s] 
[12/01 10:22:51   1259s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/01 10:22:51   1259s] Summary for sequential cells identification: 
[12/01 10:22:51   1259s]   Identified SBFF number: 148
[12/01 10:22:51   1259s]   Identified MBFF number: 0
[12/01 10:22:51   1259s]   Identified SB Latch number: 0
[12/01 10:22:51   1259s]   Identified MB Latch number: 0
[12/01 10:22:51   1259s]   Not identified SBFF number: 0
[12/01 10:22:51   1259s]   Not identified MBFF number: 0
[12/01 10:22:51   1259s]   Not identified SB Latch number: 0
[12/01 10:22:51   1259s]   Not identified MB Latch number: 0
[12/01 10:22:51   1259s]   Number of sequential cells which are not FFs: 106
[12/01 10:22:51   1259s]  Visiting view : slowView
[12/01 10:22:51   1259s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/01 10:22:51   1259s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/01 10:22:51   1259s]  Visiting view : fastView
[12/01 10:22:51   1259s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/01 10:22:51   1259s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/01 10:22:51   1259s] TLC MultiMap info (StdDelay):
[12/01 10:22:51   1259s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/01 10:22:51   1259s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/01 10:22:51   1259s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/01 10:22:51   1259s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/01 10:22:51   1259s]  Setting StdDelay to: 15.6ps
[12/01 10:22:51   1259s] 
[12/01 10:22:51   1259s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/01 10:22:51   1259s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/01 10:22:51   1259s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/01 10:22:51   1259s] Total number of usable buffers from Lib Analyzer: 39 ( BUFX0P8BA10TR BUFHX1MA10TR BUFX2MA10TR BUFX1P7BA10TR BUFX1P4MA10TR BUFX1P2MA10TR BUFHX1P4MA10TR BUFX3MA10TR BUFX3BA10TR BUFX2P5MA10TR BUFX2P5BA10TR FRICGX0P8BA10TR FRICGX0P6BA10TR BUFHX3MA10TR BUFHX2P5MA10TR FRICGX2BA10TR FRICGX1P7BA10TR FRICGX1P2BA10TR BUFX4MA10TR BUFX3P5MA10TR BUFX3P5BA10TR FRICGX2P5BA10TR BUFX5MA10TR BUFX5BA10TR BUFX6BA10TR BUFHX5MA10TR FRICGX4BA10TR FRICGX3P5BA10TR BUFHX6MA10TR FRICGX5BA10TR BUFX7P5MA10TR BUFX7P5BA10TR BUFX9BA10TR BUFHX7P5MA10TR FRICGX7P5BA10TR BUFX11MA10TR BUFHX9MA10TR BUFHX13MA10TR FRICGX16BA10TR)
[12/01 10:22:51   1259s] Total number of usable inverters from Lib Analyzer: 40 ( INVX1MA10TR INVX1BA10TR INVX0P8MA10TR INVX0P8BA10TR INVX0P7MA10TR INVX0P7BA10TR INVX0P6MA10TR INVX0P6BA10TR INVX0P5MA10TR INVX0P5BA10TR INVX2MA10TR INVX2BA10TR INVX1P7MA10TR INVX1P7BA10TR INVX1P4MA10TR INVX1P4BA10TR INVX1P2MA10TR INVX1P2BA10TR INVX3MA10TR INVX3BA10TR INVX2P5MA10TR INVX2P5BA10TR INVX4MA10TR INVX4BA10TR INVX3P5MA10TR INVX3P5BA10TR INVX5MA10TR INVX5BA10TR INVX6MA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9MA10TR INVX9BA10TR INVX11MA10TR INVX11BA10TR INVX13MA10TR INVX13BA10TR INVX16MA10TR INVX16BA10TR)
[12/01 10:22:51   1259s] Total number of usable delay cells from Lib Analyzer: 1 ( DLY2X0P5MA10TR)
[12/01 10:22:51   1259s] 
[12/01 10:22:51   1259s] {RT default_rc_corner 0 6 6 0}
[12/01 10:22:53   1261s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:21:02 mem=2947.3M
[12/01 10:22:53   1261s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:21:02 mem=2947.3M
[12/01 10:22:53   1261s] Creating Lib Analyzer, finished. 
[12/01 10:22:53   1261s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:21:02 mem=2947.3M ***
[12/01 10:22:53   1261s] *** BuildHoldData #1 [begin] : totSession cpu/real = 0:21:01.5/0:12:15.5 (1.7), mem = 2947.3M
[12/01 10:22:53   1261s] Effort level <high> specified for reg2reg path_group
[12/01 10:22:54   1264s] Effort level <high> specified for reg2cgate path_group
[12/01 10:22:55   1269s] Saving timing graph ...
[12/01 10:22:56   1271s] Done save timing graph
[12/01 10:22:57   1272s] 
[12/01 10:22:57   1272s] TimeStamp Deleting Cell Server Begin ...
[12/01 10:22:57   1272s] Deleting Lib Analyzer.
[12/01 10:22:57   1272s] 
[12/01 10:22:57   1272s] TimeStamp Deleting Cell Server End ...
[12/01 10:22:58   1277s] Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'fastView'
[12/01 10:22:59   1277s] Starting delay calculation for Hold views
[12/01 10:22:59   1277s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/01 10:22:59   1277s] #################################################################################
[12/01 10:22:59   1277s] # Design Stage: PreRoute
[12/01 10:22:59   1277s] # Design Name: toplevel_498
[12/01 10:22:59   1277s] # Design Mode: 90nm
[12/01 10:22:59   1277s] # Analysis Mode: MMMC Non-OCV 
[12/01 10:22:59   1277s] # Parasitics Mode: No SPEF/RCDB 
[12/01 10:22:59   1277s] # Signoff Settings: SI Off 
[12/01 10:22:59   1277s] #################################################################################
[12/01 10:22:59   1278s] Topological Sorting (REAL = 0:00:00.0, MEM = 3087.4M, InitMEM = 3087.4M)
[12/01 10:22:59   1278s] Calculate delays in BcWc mode...
[12/01 10:22:59   1278s] Start delay calculation (fullDC) (4 T). (MEM=3087.39)
[12/01 10:22:59   1278s] *** Calculating scaling factor for fastLib libraries using the default operating condition of each library.
[12/01 10:23:00   1278s] End AAE Lib Interpolated Model. (MEM=3099.91 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 10:23:05   1297s] Total number of fetched objects 106061
[12/01 10:23:05   1297s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[12/01 10:23:05   1297s] End delay calculation. (MEM=3125.14 CPU=0:00:15.7 REAL=0:00:04.0)
[12/01 10:23:05   1297s] End delay calculation (fullDC). (MEM=3125.14 CPU=0:00:19.2 REAL=0:00:06.0)
[12/01 10:23:05   1297s] *** CDM Built up (cpu=0:00:19.7  real=0:00:06.0  mem= 3125.1M) ***
[12/01 10:23:06   1299s] *** Done Building Timing Graph (cpu=0:00:22.3 real=0:00:07.0 totSessionCpu=0:21:40 mem=3140.1M)
[12/01 10:23:07   1302s] 
[12/01 10:23:07   1302s] Active hold views:
[12/01 10:23:07   1302s]  fastView
[12/01 10:23:07   1302s]   Dominating endpoints: 0
[12/01 10:23:07   1302s]   Dominating TNS: -0.000
[12/01 10:23:07   1302s] 
[12/01 10:23:07   1302s] Done building cte hold timing graph (fixHold) cpu=0:00:41.2 real=0:00:14.0 totSessionCpu=0:21:43 mem=3155.7M ***
[12/01 10:23:13   1310s] Done building hold timer [146915 node(s), 312149 edge(s), 1 view(s)] (fixHold) cpu=0:00:48.5 real=0:00:20.0 totSessionCpu=0:21:50 mem=3155.7M ***
[12/01 10:23:13   1310s] Restoring timing graph ...
[12/01 10:23:15   1313s] Done restore timing graph
[12/01 10:23:15   1313s] Done building cte setup timing graph (fixHold) cpu=0:00:51.9 real=0:00:22.0 totSessionCpu=0:21:53 mem=3186.2M ***
[12/01 10:23:17   1315s] *info: category slack lower bound [L 0.0] default
[12/01 10:23:17   1315s] *info: category slack lower bound [H 0.0] reg2cgate 
[12/01 10:23:17   1315s] *info: category slack lower bound [H 0.0] reg2reg 
[12/01 10:23:17   1315s] --------------------------------------------------- 
[12/01 10:23:17   1315s]    Setup Violation Summary with Target Slack (0.000 ns)
[12/01 10:23:17   1315s] --------------------------------------------------- 
[12/01 10:23:17   1315s]          WNS    reg2regWNS
[12/01 10:23:17   1315s]    28.308 ns     32.673 ns
[12/01 10:23:17   1315s] --------------------------------------------------- 
[12/01 10:23:18   1316s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/01 10:23:18   1316s] 
[12/01 10:23:18   1316s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/01 10:23:18   1316s] Summary for sequential cells identification: 
[12/01 10:23:18   1316s]   Identified SBFF number: 148
[12/01 10:23:18   1316s]   Identified MBFF number: 0
[12/01 10:23:18   1316s]   Identified SB Latch number: 0
[12/01 10:23:18   1316s]   Identified MB Latch number: 0
[12/01 10:23:18   1316s]   Not identified SBFF number: 0
[12/01 10:23:18   1316s]   Not identified MBFF number: 0
[12/01 10:23:18   1316s]   Not identified SB Latch number: 0
[12/01 10:23:18   1316s]   Not identified MB Latch number: 0
[12/01 10:23:18   1316s]   Number of sequential cells which are not FFs: 106
[12/01 10:23:18   1316s]  Visiting view : slowView
[12/01 10:23:18   1316s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/01 10:23:18   1316s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/01 10:23:18   1316s]  Visiting view : fastView
[12/01 10:23:18   1316s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/01 10:23:18   1316s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/01 10:23:18   1316s] TLC MultiMap info (StdDelay):
[12/01 10:23:18   1316s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/01 10:23:18   1316s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/01 10:23:18   1316s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/01 10:23:18   1316s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/01 10:23:18   1316s]  Setting StdDelay to: 15.6ps
[12/01 10:23:18   1316s] 
[12/01 10:23:18   1316s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/01 10:23:18   1316s] 
[12/01 10:23:18   1316s] TimeStamp Deleting Cell Server Begin ...
[12/01 10:23:18   1316s] 
[12/01 10:23:18   1316s] TimeStamp Deleting Cell Server End ...
[12/01 10:23:18   1316s] 
[12/01 10:23:18   1316s] Creating Lib Analyzer ...
[12/01 10:23:18   1316s] 
[12/01 10:23:18   1316s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/01 10:23:18   1316s] Summary for sequential cells identification: 
[12/01 10:23:18   1316s]   Identified SBFF number: 148
[12/01 10:23:18   1316s]   Identified MBFF number: 0
[12/01 10:23:18   1316s]   Identified SB Latch number: 0
[12/01 10:23:18   1316s]   Identified MB Latch number: 0
[12/01 10:23:18   1316s]   Not identified SBFF number: 0
[12/01 10:23:18   1316s]   Not identified MBFF number: 0
[12/01 10:23:18   1316s]   Not identified SB Latch number: 0
[12/01 10:23:18   1316s]   Not identified MB Latch number: 0
[12/01 10:23:18   1316s]   Number of sequential cells which are not FFs: 106
[12/01 10:23:18   1316s]  Visiting view : slowView
[12/01 10:23:18   1316s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/01 10:23:18   1316s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/01 10:23:18   1316s]  Visiting view : fastView
[12/01 10:23:18   1316s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/01 10:23:18   1316s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/01 10:23:18   1316s] TLC MultiMap info (StdDelay):
[12/01 10:23:18   1316s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/01 10:23:18   1316s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/01 10:23:18   1316s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/01 10:23:18   1316s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/01 10:23:18   1316s]  Setting StdDelay to: 15.6ps
[12/01 10:23:18   1316s] 
[12/01 10:23:18   1316s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/01 10:23:18   1316s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/01 10:23:18   1317s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/01 10:23:18   1317s] Total number of usable buffers from Lib Analyzer: 39 ( BUFX0P8BA10TR BUFHX1MA10TR BUFX2MA10TR BUFX1P7BA10TR BUFX1P4MA10TR BUFX1P2MA10TR BUFHX1P4MA10TR BUFX3MA10TR BUFX3BA10TR BUFX2P5MA10TR BUFX2P5BA10TR FRICGX0P8BA10TR FRICGX0P6BA10TR BUFHX3MA10TR BUFHX2P5MA10TR FRICGX2BA10TR FRICGX1P7BA10TR FRICGX1P2BA10TR BUFX4MA10TR BUFX3P5MA10TR BUFX3P5BA10TR FRICGX2P5BA10TR BUFX5MA10TR BUFX5BA10TR BUFX6BA10TR BUFHX5MA10TR FRICGX4BA10TR FRICGX3P5BA10TR BUFHX6MA10TR FRICGX5BA10TR BUFX7P5MA10TR BUFX7P5BA10TR BUFX9BA10TR BUFHX7P5MA10TR FRICGX7P5BA10TR BUFX11MA10TR BUFHX9MA10TR BUFHX13MA10TR FRICGX16BA10TR)
[12/01 10:23:18   1317s] Total number of usable inverters from Lib Analyzer: 40 ( INVX1MA10TR INVX1BA10TR INVX0P8MA10TR INVX0P8BA10TR INVX0P7MA10TR INVX0P7BA10TR INVX0P6MA10TR INVX0P6BA10TR INVX0P5MA10TR INVX0P5BA10TR INVX2MA10TR INVX2BA10TR INVX1P7MA10TR INVX1P7BA10TR INVX1P4MA10TR INVX1P4BA10TR INVX1P2MA10TR INVX1P2BA10TR INVX3MA10TR INVX3BA10TR INVX2P5MA10TR INVX2P5BA10TR INVX4MA10TR INVX4BA10TR INVX3P5MA10TR INVX3P5BA10TR INVX5MA10TR INVX5BA10TR INVX6MA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9MA10TR INVX9BA10TR INVX11MA10TR INVX11BA10TR INVX13MA10TR INVX13BA10TR INVX16MA10TR INVX16BA10TR)
[12/01 10:23:18   1317s] Total number of usable delay cells from Lib Analyzer: 1 ( DLY2X0P5MA10TR)
[12/01 10:23:18   1317s] 
[12/01 10:23:18   1317s] {RT default_rc_corner 0 6 6 0}
[12/01 10:23:19   1318s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:21:59 mem=3187.7M
[12/01 10:23:19   1318s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:21:59 mem=3187.7M
[12/01 10:23:19   1318s] Creating Lib Analyzer, finished. 
[12/01 10:23:19   1318s] 
[12/01 10:23:19   1318s] *Info: minBufDelay = 39.6 ps, libStdDelay = 15.6 ps, minBufSize = 6400000 (4.0)
[12/01 10:23:19   1318s] *Info: worst delay setup view: slowView
[12/01 10:23:19   1318s] Footprint list for hold buffering (delay unit: ps)
[12/01 10:23:19   1318s] =================================================================
[12/01 10:23:19   1318s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[12/01 10:23:19   1318s] ------------------------------------------------------------------
[12/01 10:23:19   1318s] *Info:       22.0       2.36    4.0  29.91 BUFHX1MA10TR (A,Y)
[12/01 10:23:19   1318s] *Info:       24.8       2.48    4.0  43.60 BUFX0P8BA10TR (A,Y)
[12/01 10:23:19   1318s] *Info:       19.9       2.17    6.0  14.27 BUFX2MA10TR (A,Y)
[12/01 10:23:19   1318s] *Info:       21.6       2.41    6.0  19.79 BUFX1P7BA10TR (A,Y)
[12/01 10:23:19   1318s] *Info:       20.4       2.32    6.0  20.10 BUFHX1P4MA10TR (A,Y)
[12/01 10:23:19   1318s] *Info:       20.8       2.39    6.0  20.43 BUFX1P4MA10TR (A,Y)
[12/01 10:23:19   1318s] *Info:       21.7       2.44    6.0  23.86 BUFX1P2MA10TR (A,Y)
[12/01 10:23:19   1318s] *Info:       48.7       2.68    6.0  60.83 DLY2X0P5MA10TR (A,Y)
[12/01 10:23:19   1318s] *Info:       19.1       2.29    7.0   9.47 BUFX3MA10TR (A,Y)
[12/01 10:23:19   1318s] *Info:       21.6       2.22    7.0  11.20 BUFX3BA10TR (A,Y)
[12/01 10:23:19   1318s] *Info:       20.3       2.21    7.0  11.32 BUFX2P5MA10TR (A,Y)
[12/01 10:23:19   1318s] *Info:       21.3       2.34    7.0  13.39 BUFX2P5BA10TR (A,Y)
[12/01 10:23:19   1318s] *Info:       18.6       2.26    8.0   9.38 BUFHX3MA10TR (A,Y)
[12/01 10:23:19   1318s] *Info:       19.3       2.30    8.0  11.20 BUFHX2P5MA10TR (A,Y)
[12/01 10:23:19   1318s] *Info:       30.0       2.33    8.0  43.18 FRICGX0P8BA10TR (CK,ECK)
[12/01 10:23:19   1318s] *Info:       27.6       2.65    8.0  58.15 FRICGX0P6BA10TR (CK,ECK)
[12/01 10:23:19   1318s] *Info:       18.5       2.28   10.0   7.03 BUFX4MA10TR (A,Y)
[12/01 10:23:19   1318s] *Info:       19.2       2.22   10.0   7.97 BUFX3P5MA10TR (A,Y)
[12/01 10:23:19   1318s] *Info:       19.9       2.38   10.0   9.44 BUFX3P5BA10TR (A,Y)
[12/01 10:23:19   1318s] *Info:       25.7       2.35   10.0  16.83 FRICGX2BA10TR (CK,ECK)
[12/01 10:23:19   1318s] *Info:       24.6       2.39   10.0  19.80 FRICGX1P7BA10TR (CK,ECK)
[12/01 10:23:19   1318s] *Info:       26.9       2.51   10.0  27.88 FRICGX1P2BA10TR (CK,ECK)
[12/01 10:23:19   1318s] *Info:       18.7       2.20   11.0   5.61 BUFX5MA10TR (A,Y)
[12/01 10:23:19   1318s] *Info:       20.2       2.24   11.0   6.64 BUFX5BA10TR (A,Y)
[12/01 10:23:19   1318s] *Info:       24.7       2.21   11.0  13.34 FRICGX2P5BA10TR (CK,ECK)
[12/01 10:23:19   1318s] *Info:       19.9       2.23   12.0   5.48 BUFX6BA10TR (A,Y)
[12/01 10:23:19   1318s] *Info:       18.9       2.12   12.0   5.55 BUFHX5MA10TR (A,Y)
[12/01 10:23:19   1318s] *Info:       18.1       2.19   15.0   4.59 BUFHX6MA10TR (A,Y)
[12/01 10:23:19   1318s] *Info:       25.1       2.25   15.0   8.33 FRICGX4BA10TR (CK,ECK)
[12/01 10:23:19   1318s] *Info:       24.7       2.28   15.0   9.50 FRICGX3P5BA10TR (CK,ECK)
[12/01 10:23:19   1318s] *Info:       19.4       2.21   16.0   3.68 BUFX7P5MA10TR (A,Y)
[12/01 10:23:19   1318s] *Info:       20.8       2.25   16.0   4.35 BUFX7P5BA10TR (A,Y)
[12/01 10:23:19   1318s] *Info:       24.2       2.22   16.0   6.61 FRICGX5BA10TR (CK,ECK)
[12/01 10:23:19   1318s] *Info:       20.6       2.24   17.0   3.65 BUFX9BA10TR (A,Y)
[12/01 10:23:19   1318s] *Info:       18.8       2.16   19.0   3.64 BUFHX7P5MA10TR (A,Y)
[12/01 10:23:19   1318s] *Info:       23.5       2.25   20.0   4.38 FRICGX7P5BA10TR (CK,ECK)
[12/01 10:23:19   1318s] *Info:       18.8       2.19   21.0   2.52 BUFX11MA10TR (A,Y)
[12/01 10:23:19   1318s] *Info:       18.6       2.18   21.0   3.06 BUFHX9MA10TR (A,Y)
[12/01 10:23:19   1318s] *Info:       18.3       2.16   29.0   2.11 BUFHX13MA10TR (A,Y)
[12/01 10:23:19   1318s] *Info:       23.2       2.19   34.0   2.07 FRICGX16BA10TR (CK,ECK)
[12/01 10:23:19   1318s] =================================================================
[12/01 10:23:20   1319s] 
[12/01 10:23:20   1319s] TimeStamp Deleting Cell Server Begin ...
[12/01 10:23:20   1319s] Deleting Lib Analyzer.
[12/01 10:23:20   1319s] 
[12/01 10:23:20   1319s] TimeStamp Deleting Cell Server End ...
[12/01 10:23:20   1319s] 
[12/01 10:23:20   1319s] Creating Lib Analyzer ...
[12/01 10:23:20   1319s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/01 10:23:20   1319s] 
[12/01 10:23:20   1319s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/01 10:23:20   1319s] Summary for sequential cells identification: 
[12/01 10:23:20   1319s]   Identified SBFF number: 148
[12/01 10:23:20   1319s]   Identified MBFF number: 0
[12/01 10:23:20   1319s]   Identified SB Latch number: 0
[12/01 10:23:20   1319s]   Identified MB Latch number: 0
[12/01 10:23:20   1319s]   Not identified SBFF number: 0
[12/01 10:23:20   1319s]   Not identified MBFF number: 0
[12/01 10:23:20   1319s]   Not identified SB Latch number: 0
[12/01 10:23:20   1319s]   Not identified MB Latch number: 0
[12/01 10:23:20   1319s]   Number of sequential cells which are not FFs: 106
[12/01 10:23:20   1319s]  Visiting view : slowView
[12/01 10:23:20   1319s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/01 10:23:20   1319s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/01 10:23:20   1319s]  Visiting view : fastView
[12/01 10:23:20   1319s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/01 10:23:20   1319s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/01 10:23:20   1319s] TLC MultiMap info (StdDelay):
[12/01 10:23:20   1319s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/01 10:23:20   1319s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/01 10:23:20   1319s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/01 10:23:20   1319s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/01 10:23:20   1319s]  Setting StdDelay to: 15.6ps
[12/01 10:23:20   1319s] 
[12/01 10:23:20   1319s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/01 10:23:20   1319s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/01 10:23:20   1319s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/01 10:23:20   1319s] Total number of usable buffers from Lib Analyzer: 74 ( BUFX1MA10TR BUFX1BA10TR BUFX0P8MA10TR BUFX0P8BA10TR BUFX0P7MA10TR BUFX0P7BA10TR BUFHX1MA10TR BUFHX0P8MA10TR BUFHX0P7MA10TR BUFX2MA10TR BUFX2BA10TR BUFX1P7MA10TR BUFX1P7BA10TR BUFX1P4MA10TR BUFX1P4BA10TR BUFX1P2MA10TR BUFX1P2BA10TR BUFHX1P7MA10TR BUFHX1P4MA10TR BUFHX1P2MA10TR BUFX3MA10TR BUFX3BA10TR BUFX2P5MA10TR BUFX2P5BA10TR BUFHX2MA10TR FRICGX1BA10TR FRICGX0P8BA10TR FRICGX0P7BA10TR FRICGX0P6BA10TR FRICGX0P5BA10TR BUFHX3MA10TR BUFHX2P5MA10TR FRICGX2BA10TR FRICGX1P7BA10TR FRICGX1P4BA10TR FRICGX1P2BA10TR BUFX4MA10TR BUFX4BA10TR BUFX3P5MA10TR BUFX3P5BA10TR FRICGX3BA10TR FRICGX2P5BA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFHX3P5MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR FRICGX4BA10TR FRICGX3P5BA10TR BUFHX6MA10TR FRICGX5BA10TR BUFX7P5MA10TR BUFX7P5BA10TR FRICGX6BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR FRICGX7P5BA10TR BUFX11MA10TR BUFX11BA10TR BUFHX9MA10TR FRICGX9BA10TR BUFX13MA10TR BUFX13BA10TR BUFHX11MA10TR FRICGX11BA10TR FRICGX13BA10TR BUFX16MA10TR BUFX16BA10TR BUFHX13MA10TR FRICGX16BA10TR BUFHX16MA10TR)
[12/01 10:23:20   1319s] Total number of usable inverters from Lib Analyzer: 40 ( INVX1MA10TR INVX1BA10TR INVX0P8MA10TR INVX0P8BA10TR INVX0P7MA10TR INVX0P7BA10TR INVX0P6MA10TR INVX0P6BA10TR INVX0P5MA10TR INVX0P5BA10TR INVX2MA10TR INVX2BA10TR INVX1P7MA10TR INVX1P7BA10TR INVX1P4MA10TR INVX1P4BA10TR INVX1P2MA10TR INVX1P2BA10TR INVX3MA10TR INVX3BA10TR INVX2P5MA10TR INVX2P5BA10TR INVX4MA10TR INVX4BA10TR INVX3P5MA10TR INVX3P5BA10TR INVX5MA10TR INVX5BA10TR INVX6MA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9MA10TR INVX9BA10TR INVX11MA10TR INVX11BA10TR INVX13MA10TR INVX13BA10TR INVX16MA10TR INVX16BA10TR)
[12/01 10:23:20   1319s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TR DLY4X0P5MA10TR)
[12/01 10:23:20   1319s] 
[12/01 10:23:20   1319s] {RT default_rc_corner 0 6 6 0}
[12/01 10:23:22   1321s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:22:02 mem=3187.7M
[12/01 10:23:22   1321s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:22:02 mem=3187.7M
[12/01 10:23:22   1321s] Creating Lib Analyzer, finished. 
[12/01 10:23:22   1321s] Hold Timer stdDelay = 15.6ps
[12/01 10:23:22   1321s]  Visiting view : fastView
[12/01 10:23:22   1321s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/01 10:23:22   1321s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/01 10:23:22   1321s] Hold Timer stdDelay =  7.4ps (fastView)
[12/01 10:23:23   1321s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3187.7M, EPOCH TIME: 1669911803.045182
[12/01 10:23:23   1322s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.336, REAL:0.337, MEM:3187.7M, EPOCH TIME: 1669911803.382429
[12/01 10:23:24   1324s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 slowView
Hold views included:
 fastView

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| 28.308  | 32.819  | 32.673  | 28.308  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  12547  |  12540  |    2    |    5    |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.036  | -0.035  | -0.036  |  0.851  |
|           TNS (ns):| -7.813  | -7.776  | -0.036  |  0.000  |
|    Violating Paths:|   673   |   672   |    1    |    0    |
|          All Paths:|  12547  |  12540  |    2    |    5    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 8.281%
------------------------------------------------------------------
**optDesign ... cpu = 0:01:34, real = 0:01:03, mem = 2361.5M, totSessionCpu=0:22:04 **
[12/01 10:23:24   1324s] *** BuildHoldData #1 [finish] : cpu/real = 0:01:02.8/0:00:31.4 (2.0), totSession cpu/real = 0:22:04.4/0:12:46.9 (1.7), mem = 2995.2M
[12/01 10:23:24   1324s] 
[12/01 10:23:24   1324s] =============================================================================================
[12/01 10:23:24   1324s]  Step TAT Report for BuildHoldData #1                                           21.10-p004_1
[12/01 10:23:24   1324s] =============================================================================================
[12/01 10:23:24   1324s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 10:23:24   1324s] ---------------------------------------------------------------------------------------------
[12/01 10:23:24   1324s] [ ViewPruning            ]      5   0:00:02.0  (   6.5 % )     0:00:02.0 /  0:00:03.3    1.6
[12/01 10:23:24   1324s] [ OptSummaryReport       ]      1   0:00:00.7  (   2.1 % )     0:00:01.6 /  0:00:02.5    1.6
[12/01 10:23:24   1324s] [ DrvReport              ]      1   0:00:00.9  (   2.9 % )     0:00:00.9 /  0:00:01.9    2.0
[12/01 10:23:24   1324s] [ SlackTraversorInit     ]      3   0:00:02.5  (   7.9 % )     0:00:02.5 /  0:00:03.3    1.3
[12/01 10:23:24   1324s] [ CellServerInit         ]      3   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.8
[12/01 10:23:24   1324s] [ LibAnalyzerInit        ]      2   0:00:04.1  (  13.2 % )     0:00:04.1 /  0:00:04.3    1.0
[12/01 10:23:24   1324s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 10:23:24   1324s] [ HoldTimerInit          ]      1   0:00:02.2  (   7.0 % )     0:00:02.2 /  0:00:04.3    2.0
[12/01 10:23:24   1324s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 10:23:24   1324s] [ HoldTimerNodeList      ]      1   0:00:02.0  (   6.3 % )     0:00:02.0 /  0:00:02.0    1.0
[12/01 10:23:24   1324s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[12/01 10:23:24   1324s] [ TimingUpdate           ]      5   0:00:00.9  (   2.7 % )     0:00:07.3 /  0:00:22.5    3.1
[12/01 10:23:24   1324s] [ FullDelayCalc          ]      1   0:00:06.4  (  20.3 % )     0:00:06.4 /  0:00:20.0    3.1
[12/01 10:23:24   1324s] [ TimingReport           ]      2   0:00:00.4  (   1.4 % )     0:00:00.4 /  0:00:00.8    1.8
[12/01 10:23:24   1324s] [ SaveTimingGraph        ]      1   0:00:01.0  (   3.3 % )     0:00:01.0 /  0:00:02.5    2.4
[12/01 10:23:24   1324s] [ RestoreTimingGraph     ]      1   0:00:01.0  (   3.3 % )     0:00:01.0 /  0:00:01.8    1.7
[12/01 10:23:24   1324s] [ MISC                   ]          0:00:07.1  (  22.6 % )     0:00:07.1 /  0:00:15.5    2.2
[12/01 10:23:24   1324s] ---------------------------------------------------------------------------------------------
[12/01 10:23:24   1324s]  BuildHoldData #1 TOTAL             0:00:31.4  ( 100.0 % )     0:00:31.4 /  0:01:02.8    2.0
[12/01 10:23:24   1324s] ---------------------------------------------------------------------------------------------
[12/01 10:23:24   1324s] 
[12/01 10:23:24   1324s] *** HoldOpt #1 [begin] : totSession cpu/real = 0:22:04.4/0:12:46.9 (1.7), mem = 2995.2M
[12/01 10:23:24   1324s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1508544.16
[12/01 10:23:24   1324s] ### Creating LA Mngr. totSessionCpu=0:22:04 mem=2995.2M
[12/01 10:23:24   1324s] ### Creating LA Mngr, finished. totSessionCpu=0:22:04 mem=2995.2M
[12/01 10:23:24   1324s] GigaOpt Hold fixing search radius: 40 5 125 (stdCellHgt 4000 dbu)
[12/01 10:23:24   1324s] *info: Run optDesign holdfix with 4 threads.
[12/01 10:23:24   1324s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[12/01 10:23:24   1324s] Info: 153 nets with fixed/cover wires excluded.
[12/01 10:23:24   1324s] Info: 153 clock nets excluded from IPO operation.
[12/01 10:23:25   1325s] --------------------------------------------------- 
[12/01 10:23:25   1325s]    Hold Timing Summary  - Initial 
[12/01 10:23:25   1325s] --------------------------------------------------- 
[12/01 10:23:25   1325s]  Target slack:       0.0000 ns
[12/01 10:23:25   1325s]  View: fastView 
[12/01 10:23:25   1325s]    WNS:      -0.0363
[12/01 10:23:25   1325s]    TNS:      -7.8123
[12/01 10:23:25   1325s]    VP :          672
[12/01 10:23:25   1325s]    Worst hold path end point: U11033/A 
[12/01 10:23:25   1325s] --------------------------------------------------- 
[12/01 10:23:25   1325s] Info: Done creating the CCOpt slew target map.
[12/01 10:23:25   1325s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/01 10:23:25   1325s] ### Creating PhyDesignMc. totSessionCpu=0:22:06 mem=3168.8M
[12/01 10:23:25   1325s] OPERPROF: Starting DPlace-Init at level 1, MEM:3168.8M, EPOCH TIME: 1669911805.680114
[12/01 10:23:25   1325s] z: 2, totalTracks: 1
[12/01 10:23:25   1325s] z: 4, totalTracks: 1
[12/01 10:23:25   1325s] z: 6, totalTracks: 1
[12/01 10:23:25   1325s] z: 8, totalTracks: 1
[12/01 10:23:25   1325s] #spOpts: VtWidth mergeVia=F 
[12/01 10:23:25   1325s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3168.8M, EPOCH TIME: 1669911805.816750
[12/01 10:23:25   1325s] 
[12/01 10:23:25   1325s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/01 10:23:26   1325s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.321, REAL:0.322, MEM:3168.8M, EPOCH TIME: 1669911806.138671
[12/01 10:23:26   1326s] [CPU] DPlace-Init (cpu=0:00:00.5, real=0:00:01.0, mem=3168.8MB).
[12/01 10:23:26   1326s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.491, REAL:0.493, MEM:3168.8M, EPOCH TIME: 1669911806.173440
[12/01 10:23:26   1327s] TotalInstCnt at PhyDesignMc Initialization: 105,018
[12/01 10:23:26   1327s] ### Creating PhyDesignMc, finished. totSessionCpu=0:22:08 mem=3200.8M
[12/01 10:23:26   1327s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3200.8M, EPOCH TIME: 1669911806.998062
[12/01 10:23:27   1327s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.004, REAL:0.004, MEM:3200.8M, EPOCH TIME: 1669911807.001710
[12/01 10:23:27   1328s] 
[12/01 10:23:27   1328s] *** Starting Core Fixing (fixHold) cpu=0:01:07 real=0:00:34.0 totSessionCpu=0:22:08 mem=3200.8M density=8.281% ***
[12/01 10:23:27   1328s] Optimizer Target Slack 0.000 StdDelay is 0.01560  
[12/01 10:23:31   1332s] ### Creating RouteCongInterface, started
[12/01 10:23:31   1332s] 
[12/01 10:23:31   1332s] #optDebug:  {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.8500} {6, 0.200, 0.6214} 
[12/01 10:23:31   1332s] 
[12/01 10:23:31   1332s] #optDebug: {0, 0.900}
[12/01 10:23:31   1332s] ### Creating RouteCongInterface, finished

------------------------------------------------------------------
     Phase Initial Timing Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| 28.308  | 32.819  | 32.673  | 28.308  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  12547  |  12540  |    2    |    5    |
+--------------------+---------+---------+---------+---------+

Density: 8.281%
------------------------------------------------------------------
[12/01 10:23:31   1333s] *info: Hold Batch Commit is enabled
[12/01 10:23:31   1333s] *info: Levelized Batch Commit is enabled
[12/01 10:23:31   1333s] 
[12/01 10:23:31   1333s] Phase I ......
[12/01 10:23:32   1333s] Executing transform: ECO Safe Resize
[12/01 10:23:32   1333s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[12/01 10:23:32   1333s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[12/01 10:23:32   1333s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[12/01 10:23:32   1333s] Worst hold path end point:
[12/01 10:23:32   1333s]   U11033/A
[12/01 10:23:32   1333s]     net: vproc_top_u_core_core_clock_gate_i_en_latch (nrTerm=2)
[12/01 10:23:32   1333s] |   0|  -0.036|    -7.81|     672|          0|       0(     0)|    8.28%|   0:00:00.0|  3296.3M|
[12/01 10:23:32   1333s] Worst hold path end point:
[12/01 10:23:32   1333s]   U11033/A
[12/01 10:23:32   1333s]     net: vproc_top_u_core_core_clock_gate_i_en_latch (nrTerm=2)
[12/01 10:23:32   1333s] |   1|  -0.036|    -7.81|     672|          0|       0(     0)|    8.28%|   0:00:00.0|  3296.3M|
[12/01 10:23:32   1333s] 
[12/01 10:23:32   1333s] Capturing REF for hold ...
[12/01 10:23:32   1333s]    Hold Timing Snapshot: (REF)
[12/01 10:23:32   1333s]              All PG WNS: -0.036
[12/01 10:23:32   1333s]              All PG TNS: -7.812
[12/01 10:23:32   1333s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[12/01 10:23:32   1333s] Executing transform: AddBuffer + LegalResize
[12/01 10:23:32   1333s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[12/01 10:23:32   1333s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[12/01 10:23:32   1333s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[12/01 10:23:32   1333s] Worst hold path end point:
[12/01 10:23:32   1333s]   U11033/A
[12/01 10:23:32   1333s]     net: vproc_top_u_core_core_clock_gate_i_en_latch (nrTerm=2)
[12/01 10:23:32   1333s] |   0|  -0.036|    -7.81|     672|          0|       0(     0)|    8.28%|   0:00:00.0|  3296.3M|
[12/01 10:23:34   1339s] Worst hold path end point:
[12/01 10:23:34   1339s]   vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/state_q_reg_mode__8_/D
[12/01 10:23:34   1339s]     net: vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/state_d[207] (nrTerm=2)
[12/01 10:23:34   1339s] |   1|  -0.004|    -0.01|       4|        672|       0(     0)|    8.31%|   0:00:02.0|  3396.8M|
[12/01 10:23:34   1339s] |   2|   0.000|     0.00|       0|          4|       0(     0)|    8.31%|   0:00:00.0|  3396.8M|
[12/01 10:23:34   1339s] 
[12/01 10:23:34   1339s] Capturing REF for hold ...
[12/01 10:23:34   1339s]    Hold Timing Snapshot: (REF)
[12/01 10:23:34   1339s]              All PG WNS: 0.000
[12/01 10:23:34   1339s]              All PG TNS: 0.000
[12/01 10:23:34   1339s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[12/01 10:23:34   1340s] 
[12/01 10:23:34   1340s] *info:    Total 676 cells added for Phase I
[12/01 10:23:34   1340s] *info:        in which 0 is ripple commits (0.000%)
[12/01 10:23:35   1340s] --------------------------------------------------- 
[12/01 10:23:35   1340s]    Hold Timing Summary  - Phase I 
[12/01 10:23:35   1340s] --------------------------------------------------- 
[12/01 10:23:35   1340s]  Target slack:       0.0000 ns
[12/01 10:23:35   1340s]  View: fastView 
[12/01 10:23:35   1340s]    WNS:       0.0000
[12/01 10:23:35   1340s]    TNS:       0.0000
[12/01 10:23:35   1340s]    VP :            0
[12/01 10:23:35   1340s]    Worst hold path end point: vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/unpack/stage_state_q_reg_4__ctrl__12_/D 
[12/01 10:23:35   1340s] --------------------------------------------------- 

------------------------------------------------------------------
      Phase I Timing Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| 28.303  | 32.819  | 32.673  | 28.303  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  12547  |  12540  |    2    |    5    |
+--------------------+---------+---------+---------+---------+

Density: 8.309%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
[12/01 10:23:35   1341s] 
[12/01 10:23:35   1341s] *** Finished Core Fixing (fixHold) cpu=0:01:20 real=0:00:42.0 totSessionCpu=0:22:21 mem=3442.6M density=8.309% ***
[12/01 10:23:35   1341s] 
[12/01 10:23:35   1341s] *info:
[12/01 10:23:35   1341s] *info: Added a total of 676 cells to fix/reduce hold violation
[12/01 10:23:35   1341s] *info:          in which 608 termBuffering
[12/01 10:23:35   1341s] *info:          in which 0 dummyBuffering
[12/01 10:23:35   1341s] *info:
[12/01 10:23:35   1341s] *info: Summary: 
[12/01 10:23:35   1341s] *info:           25 cells of type 'BUFHX0P7MA10TR' (4.0, 	42.369) used
[12/01 10:23:35   1341s] *info:          583 cells of type 'BUFHX1MA10TR' (4.0, 	29.914) used
[12/01 10:23:35   1341s] *info:            4 cells of type 'BUFHX2MA10TR' (7.0, 	14.119) used
[12/01 10:23:35   1341s] *info:            1 cell  of type 'BUFX0P7BA10TR' (4.0, 	49.502) used
[12/01 10:23:35   1341s] *info:           18 cells of type 'BUFX0P7MA10TR' (4.0, 	43.072) used
[12/01 10:23:35   1341s] *info:           45 cells of type 'DLY2X0P5MA10TR' (6.0, 	60.825) used
[12/01 10:23:35   1341s] 
[12/01 10:23:35   1341s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3442.6M, EPOCH TIME: 1669911815.576079
[12/01 10:23:35   1341s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.041, MEM:3328.6M, EPOCH TIME: 1669911815.616846
[12/01 10:23:35   1341s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3328.6M, EPOCH TIME: 1669911815.629992
[12/01 10:23:35   1341s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3328.6M, EPOCH TIME: 1669911815.630144
[12/01 10:23:35   1341s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3328.6M, EPOCH TIME: 1669911815.772230
[12/01 10:23:36   1341s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.403, REAL:0.405, MEM:3328.6M, EPOCH TIME: 1669911816.177569
[12/01 10:23:36   1342s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:3328.6M, EPOCH TIME: 1669911816.214464
[12/01 10:23:36   1342s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.004, REAL:0.004, MEM:3328.6M, EPOCH TIME: 1669911816.218143
[12/01 10:23:36   1342s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.577, REAL:0.588, MEM:3328.6M, EPOCH TIME: 1669911816.218282
[12/01 10:23:36   1342s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.577, REAL:0.588, MEM:3328.6M, EPOCH TIME: 1669911816.218309
[12/01 10:23:36   1342s] TDRefine: refinePlace mode is spiral
[12/01 10:23:36   1342s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1508544.13
[12/01 10:23:36   1342s] OPERPROF: Starting RefinePlace at level 1, MEM:3328.6M, EPOCH TIME: 1669911816.218406
[12/01 10:23:36   1342s] *** Starting refinePlace (0:22:22 mem=3328.6M) ***
[12/01 10:23:36   1342s] Total net bbox length = 1.839e+06 (9.209e+05 9.183e+05) (ext = 2.167e+03)
[12/01 10:23:36   1342s] 
[12/01 10:23:36   1342s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/01 10:23:36   1342s] **WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
[12/01 10:23:36   1342s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 10:23:36   1342s] Enhanced MH flow has been turned off for floorplan mode.
[12/01 10:23:36   1342s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[12/01 10:23:36   1342s] Type 'man IMPSP-5140' for more detail.
[12/01 10:23:36   1342s] **WARN: (IMPSP-315):	Found 175694 instances insts with no PG Term connections.
[12/01 10:23:36   1342s] Type 'man IMPSP-315' for more detail.
[12/01 10:23:36   1342s] Default power domain name = toplevel_498
[12/01 10:23:36   1342s] .Default power domain name = toplevel_498
[12/01 10:23:36   1342s] .OPERPROF:   Starting RefinePlace2 at level 2, MEM:3328.6M, EPOCH TIME: 1669911816.512484
[12/01 10:23:36   1342s] Starting refinePlace ...
[12/01 10:23:36   1342s] Default power domain name = toplevel_498
[12/01 10:23:36   1342s] .One DDP V2 for no tweak run.
[12/01 10:23:36   1342s] Default power domain name = toplevel_498
[12/01 10:23:36   1342s] .  Spread Effort: high, pre-route mode, useDDP on.
[12/01 10:23:37   1342s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.6, real=0:00:01.0, mem=3387.9MB) @(0:22:22 - 0:22:23).
[12/01 10:23:37   1342s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 10:23:37   1343s] wireLenOptFixPriorityInst 11335 inst fixed
[12/01 10:23:37   1343s] 
[12/01 10:23:37   1343s] Running Spiral MT with 4 threads  fetchWidth=1024 
[12/01 10:23:38   1345s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/01 10:23:38   1345s] [CPU] RefinePlace/Spiral (cpu=0:00:00.6, real=0:00:00.0)
[12/01 10:23:38   1345s] [CPU] RefinePlace/Commit (cpu=0:00:01.1, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.1, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/01 10:23:38   1345s] [CPU] RefinePlace/Legalization (cpu=0:00:02.2, real=0:00:01.0, mem=3387.9MB) @(0:22:23 - 0:22:25).
[12/01 10:23:38   1345s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 10:23:38   1345s] 	Runtime: CPU: 0:00:03.0 REAL: 0:00:02.0 MEM: 3387.9MB
[12/01 10:23:38   1345s] Statistics of distance of Instance movement in refine placement:
[12/01 10:23:38   1345s]   maximum (X+Y) =         0.00 um
[12/01 10:23:38   1345s]   mean    (X+Y) =         0.00 um
[12/01 10:23:38   1345s] Summary Report:
[12/01 10:23:38   1345s] Instances move: 0 (out of 105542 movable)
[12/01 10:23:38   1345s] Instances flipped: 0
[12/01 10:23:38   1345s] Mean displacement: 0.00 um
[12/01 10:23:38   1345s] Max displacement: 0.00 um 
[12/01 10:23:38   1345s] Total instances moved : 0
[12/01 10:23:38   1345s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:3.004, REAL:1.965, MEM:3387.9M, EPOCH TIME: 1669911818.477626
[12/01 10:23:38   1345s] Total net bbox length = 1.839e+06 (9.209e+05 9.183e+05) (ext = 2.167e+03)
[12/01 10:23:38   1345s] Runtime: CPU: 0:00:03.3 REAL: 0:00:02.0 MEM: 3387.9MB
[12/01 10:23:38   1345s] [CPU] RefinePlace/total (cpu=0:00:03.3, real=0:00:02.0, mem=3387.9MB) @(0:22:22 - 0:22:25).
[12/01 10:23:38   1345s] *** Finished refinePlace (0:22:25 mem=3387.9M) ***
[12/01 10:23:38   1345s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1508544.13
[12/01 10:23:38   1345s] OPERPROF: Finished RefinePlace at level 1, CPU:3.344, REAL:2.320, MEM:3387.9M, EPOCH TIME: 1669911818.538511
[12/01 10:23:38   1345s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3387.9M, EPOCH TIME: 1669911818.983593
[12/01 10:23:39   1345s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.038, REAL:0.038, MEM:3329.9M, EPOCH TIME: 1669911819.021901
[12/01 10:23:39   1345s] *** maximum move = 0.00 um ***
[12/01 10:23:39   1345s] *** Finished re-routing un-routed nets (3329.9M) ***
[12/01 10:23:39   1345s] OPERPROF: Starting DPlace-Init at level 1, MEM:3329.9M, EPOCH TIME: 1669911819.088750
[12/01 10:23:39   1346s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3329.9M, EPOCH TIME: 1669911819.225918
[12/01 10:23:39   1346s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.386, REAL:0.388, MEM:3329.9M, EPOCH TIME: 1669911819.614153
[12/01 10:23:39   1346s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:3329.9M, EPOCH TIME: 1669911819.650554
[12/01 10:23:39   1346s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.004, REAL:0.004, MEM:3329.9M, EPOCH TIME: 1669911819.654223
[12/01 10:23:39   1346s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.562, REAL:0.566, MEM:3329.9M, EPOCH TIME: 1669911819.654348
[12/01 10:23:40   1348s] 
[12/01 10:23:40   1348s] *** Finish Physical Update (cpu=0:00:06.9 real=0:00:05.0 mem=3329.9M) ***

------------------------------------------------------------------
     After refinePlace Timing Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| 28.303  | 32.819  | 32.673  | 28.303  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  12547  |  12540  |    2    |    5    |
+--------------------+---------+---------+---------+---------+

Density: 8.309%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
[12/01 10:23:40   1348s] *** Finish Post CTS Hold Fixing (cpu=0:01:27 real=0:00:47.0 totSessionCpu=0:22:29 mem=3401.3M density=8.309%) ***
[12/01 10:23:40   1348s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1508544.16
[12/01 10:23:40   1348s] **INFO: total 19760 insts, 19141 nets marked don't touch
[12/01 10:23:40   1348s] **INFO: total 19760 insts, 19141 nets marked don't touch DB property
[12/01 10:23:40   1348s] **INFO: total 19760 insts, 19141 nets unmarked don't touch

[12/01 10:23:40   1348s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3291.1M, EPOCH TIME: 1669911820.931838
[12/01 10:23:40   1348s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.041, REAL:0.041, MEM:2979.1M, EPOCH TIME: 1669911820.973218
[12/01 10:23:40   1348s] TotalInstCnt at PhyDesignMc Destruction: 105,694
[12/01 10:23:40   1348s] *** HoldOpt #1 [finish] : cpu/real = 0:00:24.5/0:00:16.5 (1.5), totSession cpu/real = 0:22:28.9/0:13:03.4 (1.7), mem = 2979.1M
[12/01 10:23:40   1348s] 
[12/01 10:23:40   1348s] =============================================================================================
[12/01 10:23:40   1348s]  Step TAT Report for HoldOpt #1                                                 21.10-p004_1
[12/01 10:23:40   1348s] =============================================================================================
[12/01 10:23:40   1348s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 10:23:40   1348s] ---------------------------------------------------------------------------------------------
[12/01 10:23:40   1348s] [ OptSummaryReport       ]      3   0:00:00.1  (   0.5 % )     0:00:00.9 /  0:00:01.5    1.6
[12/01 10:23:40   1348s] [ SlackTraversorInit     ]      1   0:00:00.6  (   3.7 % )     0:00:00.6 /  0:00:00.6    1.0
[12/01 10:23:40   1348s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 10:23:40   1348s] [ PlacerInterfaceInit    ]      1   0:00:01.3  (   8.0 % )     0:00:01.3 /  0:00:02.2    1.7
[12/01 10:23:40   1348s] [ RouteCongInterfaceInit ]      1   0:00:00.5  (   2.8 % )     0:00:00.5 /  0:00:00.5    1.2
[12/01 10:23:40   1348s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 10:23:40   1348s] [ OptimizationStep       ]      2   0:00:00.2  (   1.1 % )     0:00:02.5 /  0:00:07.0    2.8
[12/01 10:23:40   1348s] [ OptSingleIteration     ]      3   0:00:00.0  (   0.1 % )     0:00:01.9 /  0:00:05.8    3.0
[12/01 10:23:40   1348s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 10:23:40   1348s] [ OptEval                ]      3   0:00:01.2  (   7.2 % )     0:00:01.2 /  0:00:04.2    3.5
[12/01 10:23:40   1348s] [ OptCommit              ]      3   0:00:00.1  (   0.7 % )     0:00:00.7 /  0:00:01.6    2.2
[12/01 10:23:40   1348s] [ PostCommitDelayUpdate  ]      3   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.3    2.2
[12/01 10:23:40   1348s] [ IncrDelayCalc          ]      9   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.2    3.2
[12/01 10:23:40   1348s] [ HoldReEval             ]      3   0:00:00.3  (   1.6 % )     0:00:00.3 /  0:00:00.9    3.5
[12/01 10:23:40   1348s] [ HoldCollectNode        ]      6   0:00:00.5  (   2.9 % )     0:00:00.5 /  0:00:01.3    2.6
[12/01 10:23:40   1348s] [ HoldSortNodeList       ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 10:23:40   1348s] [ HoldBottleneckCount    ]      4   0:00:03.3  (  19.9 % )     0:00:03.3 /  0:00:03.3    1.0
[12/01 10:23:40   1348s] [ HoldCacheNodeWeight    ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 10:23:40   1348s] [ HoldBuildSlackGraph    ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[12/01 10:23:40   1348s] [ HoldDBCommit           ]      3   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.2    1.0
[12/01 10:23:40   1348s] [ HoldTimerCalcSummary   ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 10:23:40   1348s] [ RefinePlace            ]      1   0:00:04.9  (  29.9 % )     0:00:04.9 /  0:00:06.9    1.4
[12/01 10:23:40   1348s] [ TimingUpdate           ]      3   0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:00.2    1.0
[12/01 10:23:40   1348s] [ TimingReport           ]      3   0:00:00.7  (   4.1 % )     0:00:00.7 /  0:00:01.2    1.8
[12/01 10:23:40   1348s] [ IncrTimingUpdate       ]      6   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.2    2.0
[12/01 10:23:40   1348s] [ MISC                   ]          0:00:02.4  (  14.3 % )     0:00:02.4 /  0:00:02.3    1.0
[12/01 10:23:40   1348s] ---------------------------------------------------------------------------------------------
[12/01 10:23:40   1348s]  HoldOpt #1 TOTAL                   0:00:16.5  ( 100.0 % )     0:00:16.5 /  0:00:24.5    1.5
[12/01 10:23:40   1348s] ---------------------------------------------------------------------------------------------
[12/01 10:23:40   1348s] 
[12/01 10:23:41   1349s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2979.1M, EPOCH TIME: 1669911821.131974
[12/01 10:23:41   1349s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.338, REAL:0.340, MEM:2979.1M, EPOCH TIME: 1669911821.471844
[12/01 10:23:41   1349s] *** Steiner Routed Nets: 1.263%; Threshold: 100; Threshold for Hold: 100
[12/01 10:23:41   1349s] ### Creating LA Mngr. totSessionCpu=0:22:30 mem=2979.1M
[12/01 10:23:41   1349s] ### Creating LA Mngr, finished. totSessionCpu=0:22:30 mem=2979.1M
[12/01 10:23:41   1349s] Re-routed 0 nets
[12/01 10:23:41   1349s] GigaOpt_HOLD: Recover setup timing after hold fixing
[12/01 10:23:41   1349s] 
[12/01 10:23:41   1349s] TimeStamp Deleting Cell Server Begin ...
[12/01 10:23:41   1349s] Deleting Lib Analyzer.
[12/01 10:23:41   1349s] 
[12/01 10:23:41   1349s] TimeStamp Deleting Cell Server End ...
[12/01 10:23:41   1349s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/01 10:23:41   1349s] 
[12/01 10:23:41   1349s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/01 10:23:41   1349s] Summary for sequential cells identification: 
[12/01 10:23:41   1349s]   Identified SBFF number: 148
[12/01 10:23:41   1349s]   Identified MBFF number: 0
[12/01 10:23:41   1349s]   Identified SB Latch number: 0
[12/01 10:23:41   1349s]   Identified MB Latch number: 0
[12/01 10:23:41   1349s]   Not identified SBFF number: 0
[12/01 10:23:41   1349s]   Not identified MBFF number: 0
[12/01 10:23:41   1349s]   Not identified SB Latch number: 0
[12/01 10:23:41   1349s]   Not identified MB Latch number: 0
[12/01 10:23:41   1349s]   Number of sequential cells which are not FFs: 106
[12/01 10:23:41   1349s]  Visiting view : slowView
[12/01 10:23:41   1349s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/01 10:23:41   1349s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/01 10:23:41   1349s]  Visiting view : fastView
[12/01 10:23:41   1349s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/01 10:23:41   1349s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/01 10:23:41   1349s] TLC MultiMap info (StdDelay):
[12/01 10:23:41   1349s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/01 10:23:41   1349s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/01 10:23:41   1349s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/01 10:23:41   1349s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/01 10:23:41   1349s]  Setting StdDelay to: 15.6ps
[12/01 10:23:41   1349s] 
[12/01 10:23:41   1349s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/01 10:23:41   1349s] 
[12/01 10:23:41   1349s] TimeStamp Deleting Cell Server Begin ...
[12/01 10:23:41   1349s] 
[12/01 10:23:41   1349s] TimeStamp Deleting Cell Server End ...
[12/01 10:23:42   1350s] 
[12/01 10:23:42   1350s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/01 10:23:42   1350s] Summary for sequential cells identification: 
[12/01 10:23:42   1350s]   Identified SBFF number: 148
[12/01 10:23:42   1350s]   Identified MBFF number: 0
[12/01 10:23:42   1350s]   Identified SB Latch number: 0
[12/01 10:23:42   1350s]   Identified MB Latch number: 0
[12/01 10:23:42   1350s]   Not identified SBFF number: 0
[12/01 10:23:42   1350s]   Not identified MBFF number: 0
[12/01 10:23:42   1350s]   Not identified SB Latch number: 0
[12/01 10:23:42   1350s]   Not identified MB Latch number: 0
[12/01 10:23:42   1350s]   Number of sequential cells which are not FFs: 106
[12/01 10:23:42   1350s]  Visiting view : slowView
[12/01 10:23:42   1350s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/01 10:23:42   1350s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/01 10:23:42   1350s]  Visiting view : fastView
[12/01 10:23:42   1350s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/01 10:23:42   1350s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/01 10:23:42   1350s] TLC MultiMap info (StdDelay):
[12/01 10:23:42   1350s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/01 10:23:42   1350s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/01 10:23:42   1350s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/01 10:23:42   1350s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/01 10:23:42   1350s]  Setting StdDelay to: 15.6ps
[12/01 10:23:42   1350s] 
[12/01 10:23:42   1350s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/01 10:23:42   1350s] GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
[12/01 10:23:42   1350s] GigaOpt: WNS bump threshold: 0.0078
[12/01 10:23:42   1350s] GigaOpt: Skipping postEco optimization
[12/01 10:23:43   1351s] GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
[12/01 10:23:43   1351s] GigaOpt: Skipping nonLegal postEco optimization
[12/01 10:23:44   1352s] 
[12/01 10:23:44   1352s] Active setup views:
[12/01 10:23:44   1352s]  slowView
[12/01 10:23:44   1352s]   Dominating endpoints: 0
[12/01 10:23:44   1352s]   Dominating TNS: -0.000
[12/01 10:23:44   1352s] 
[12/01 10:23:44   1352s] Started Early Global Route kernel ( Curr Mem: 3074.51 MB )
[12/01 10:23:44   1352s] (I)      ==================== Layers =====================
[12/01 10:23:44   1352s] (I)      +-----+----+---------+---------+--------+-------+
[12/01 10:23:44   1352s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/01 10:23:44   1352s] (I)      +-----+----+---------+---------+--------+-------+
[12/01 10:23:44   1352s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/01 10:23:44   1352s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/01 10:23:44   1352s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/01 10:23:44   1352s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/01 10:23:44   1352s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/01 10:23:44   1352s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/01 10:23:44   1352s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/01 10:23:44   1352s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/01 10:23:44   1352s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/01 10:23:44   1352s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/01 10:23:44   1352s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/01 10:23:44   1352s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/01 10:23:44   1352s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/01 10:23:44   1352s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/01 10:23:44   1352s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/01 10:23:44   1352s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/01 10:23:44   1352s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/01 10:23:44   1352s] (I)      +-----+----+---------+---------+--------+-------+
[12/01 10:23:44   1352s] (I)      |  64 | 64 |     RVT | implant |        |       |
[12/01 10:23:44   1352s] (I)      |  65 | 65 |     HVT | implant |        |       |
[12/01 10:23:44   1352s] (I)      |  66 | 66 |     LVT | implant |        |       |
[12/01 10:23:44   1352s] (I)      |   0 |  0 |   POLY1 |   other |        |    MS |
[12/01 10:23:44   1352s] (I)      |  67 | 67 | OVERLAP | overlap |        |       |
[12/01 10:23:44   1352s] (I)      +-----+----+---------+---------+--------+-------+
[12/01 10:23:44   1352s] (I)      Started Import and model ( Curr Mem: 3074.51 MB )
[12/01 10:23:44   1352s] (I)      Default power domain name = toplevel_498
[12/01 10:23:44   1352s] .== Non-default Options ==
[12/01 10:23:45   1353s] (I)      Build term to term wires                           : false
[12/01 10:23:45   1353s] (I)      Maximum routing layer                              : 6
[12/01 10:23:45   1353s] (I)      Number of threads                                  : 4
[12/01 10:23:45   1353s] (I)      Method to set GCell size                           : row
[12/01 10:23:45   1353s] (I)      Counted 25037 PG shapes. We will not process PG shapes layer by layer.
[12/01 10:23:45   1353s] (I)      Use row-based GCell size
[12/01 10:23:45   1353s] (I)      Use row-based GCell align
[12/01 10:23:45   1353s] (I)      layer 0 area = 168000
[12/01 10:23:45   1353s] (I)      layer 1 area = 208000
[12/01 10:23:45   1353s] (I)      layer 2 area = 208000
[12/01 10:23:45   1353s] (I)      layer 3 area = 208000
[12/01 10:23:45   1353s] (I)      layer 4 area = 208000
[12/01 10:23:45   1353s] (I)      layer 5 area = 208000
[12/01 10:23:45   1353s] (I)      GCell unit size   : 4000
[12/01 10:23:45   1353s] (I)      GCell multiplier  : 1
[12/01 10:23:45   1353s] (I)      GCell row height  : 4000
[12/01 10:23:45   1353s] (I)      Actual row height : 4000
[12/01 10:23:45   1353s] (I)      GCell align ref   : 0 0
[12/01 10:23:45   1353s] [NR-eGR] Track table information for default rule: 
[12/01 10:23:45   1353s] [NR-eGR] M1 has no routable track
[12/01 10:23:45   1353s] [NR-eGR] M2 has single uniform track structure
[12/01 10:23:45   1353s] [NR-eGR] M3 has single uniform track structure
[12/01 10:23:45   1353s] [NR-eGR] M4 has single uniform track structure
[12/01 10:23:45   1353s] [NR-eGR] M5 has single uniform track structure
[12/01 10:23:45   1353s] [NR-eGR] M6 has single uniform track structure
[12/01 10:23:45   1353s] (I)      =============== Default via ================
[12/01 10:23:45   1353s] (I)      +---+------------------+-------------------+
[12/01 10:23:45   1353s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[12/01 10:23:45   1353s] (I)      +---+------------------+-------------------+
[12/01 10:23:45   1353s] (I)      | 1 |    3  VIA1_X     |   35  VIA1_2CUT_N |
[12/01 10:23:45   1353s] (I)      | 2 |    7  VIA2_X     |   37  VIA2_2CUT_E |
[12/01 10:23:45   1353s] (I)      | 3 |   11  VIA3_X     |   41  VIA3_2CUT_E |
[12/01 10:23:45   1353s] (I)      | 4 |   15  VIA4_X     |   45  VIA4_2CUT_E |
[12/01 10:23:45   1353s] (I)      | 5 |   19  VIA5_X     |   51  VIA5_2CUT_N |
[12/01 10:23:45   1353s] (I)      | 6 |   23  VIA6_X     |   53  VIA6_2CUT_E |
[12/01 10:23:45   1353s] (I)      | 7 |   27  VIA7_X     |   57  VIA7_2CUT_E |
[12/01 10:23:45   1353s] (I)      | 8 |   31  VIA8_X     |   61  VIA8_2CUT_E |
[12/01 10:23:45   1353s] (I)      +---+------------------+-------------------+
[12/01 10:23:45   1353s] [NR-eGR] Read 42054 PG shapes
[12/01 10:23:45   1353s] [NR-eGR] Read 0 clock shapes
[12/01 10:23:45   1353s] [NR-eGR] Read 0 other shapes
[12/01 10:23:45   1353s] [NR-eGR] #Routing Blockages  : 0
[12/01 10:23:45   1353s] [NR-eGR] #Instance Blockages : 0
[12/01 10:23:45   1353s] [NR-eGR] #PG Blockages       : 42054
[12/01 10:23:45   1353s] [NR-eGR] #Halo Blockages     : 0
[12/01 10:23:45   1353s] [NR-eGR] #Boundary Blockages : 0
[12/01 10:23:45   1353s] [NR-eGR] #Clock Blockages    : 0
[12/01 10:23:45   1353s] [NR-eGR] #Other Blockages    : 0
[12/01 10:23:45   1353s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/01 10:23:45   1353s] [NR-eGR] Num Prerouted Nets = 153  Num Prerouted Wires = 31884
[12/01 10:23:45   1353s] [NR-eGR] Read 106718 nets ( ignored 153 )
[12/01 10:23:45   1353s] (I)      early_global_route_priority property id does not exist.
[12/01 10:23:45   1353s] (I)      Read Num Blocks=42054  Num Prerouted Wires=31884  Num CS=0
[12/01 10:23:45   1353s] (I)      Layer 1 (V) : #blockages 12012 : #preroutes 15856
[12/01 10:23:46   1353s] (I)      Layer 2 (H) : #blockages 12012 : #preroutes 13994
[12/01 10:23:46   1353s] (I)      Layer 3 (V) : #blockages 12012 : #preroutes 2016
[12/01 10:23:46   1354s] (I)      Layer 4 (H) : #blockages 6018 : #preroutes 18
[12/01 10:23:46   1354s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[12/01 10:23:46   1354s] (I)      Number of ignored nets                =    153
[12/01 10:23:46   1354s] (I)      Number of connected nets              =      0
[12/01 10:23:46   1354s] (I)      Number of fixed nets                  =    153.  Ignored: Yes
[12/01 10:23:46   1354s] (I)      Number of clock nets                  =    153.  Ignored: No
[12/01 10:23:46   1354s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/01 10:23:46   1354s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/01 10:23:46   1354s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/01 10:23:46   1354s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/01 10:23:46   1354s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/01 10:23:46   1354s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/01 10:23:46   1354s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/01 10:23:46   1354s] (I)      Ndr track 0 does not exist
[12/01 10:23:46   1354s] (I)      Ndr track 0 does not exist
[12/01 10:23:46   1354s] (I)      ---------------------Grid Graph Info--------------------
[12/01 10:23:46   1354s] (I)      Routing area        : (0, 0) - (4000000, 4000000)
[12/01 10:23:46   1354s] (I)      Core area           : (0, 0) - (4000000, 4000000)
[12/01 10:23:46   1354s] (I)      Site width          :   400  (dbu)
[12/01 10:23:46   1354s] (I)      Row height          :  4000  (dbu)
[12/01 10:23:46   1354s] (I)      GCell row height    :  4000  (dbu)
[12/01 10:23:46   1354s] (I)      GCell width         :  4000  (dbu)
[12/01 10:23:46   1354s] (I)      GCell height        :  4000  (dbu)
[12/01 10:23:46   1354s] (I)      Grid                :  1000  1000     6
[12/01 10:23:46   1354s] (I)      Layer numbers       :     1     2     3     4     5     6
[12/01 10:23:46   1354s] (I)      Vertical capacity   :     0  4000     0  4000     0  4000
[12/01 10:23:46   1354s] (I)      Horizontal capacity :     0     0  4000     0  4000     0
[12/01 10:23:46   1354s] (I)      Default wire width  :   180   200   200   200   200   200
[12/01 10:23:46   1354s] (I)      Default wire space  :   180   200   200   200   200   200
[12/01 10:23:46   1354s] (I)      Default wire pitch  :   360   400   400   400   400   400
[12/01 10:23:46   1354s] (I)      Default pitch size  :   360   400   400   400   400   400
[12/01 10:23:46   1354s] (I)      First track coord   :     0   200   200   200   200   200
[12/01 10:23:46   1354s] (I)      Num tracks per GCell: 11.11 10.00 10.00 10.00 10.00 10.00
[12/01 10:23:46   1354s] (I)      Total num of tracks :     0 10000 10000 10000 10000 10000
[12/01 10:23:46   1354s] (I)      Num of masks        :     1     1     1     1     1     1
[12/01 10:23:46   1354s] (I)      Num of trim masks   :     0     0     0     0     0     0
[12/01 10:23:46   1354s] (I)      --------------------------------------------------------
[12/01 10:23:46   1354s] 
[12/01 10:23:46   1354s] [NR-eGR] ============ Routing rule table ============
[12/01 10:23:46   1354s] [NR-eGR] Rule id: 0  Nets: 106565
[12/01 10:23:46   1354s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/01 10:23:46   1354s] (I)                    Layer    2    3    4    5    6 
[12/01 10:23:46   1354s] (I)                    Pitch  400  400  400  400  400 
[12/01 10:23:46   1354s] (I)             #Used tracks    1    1    1    1    1 
[12/01 10:23:46   1354s] (I)       #Fully used tracks    1    1    1    1    1 
[12/01 10:23:46   1354s] [NR-eGR] Rule id: 1  Nets: 0
[12/01 10:23:46   1354s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[12/01 10:23:46   1354s] (I)                    Layer    2    3    4    5    6 
[12/01 10:23:46   1354s] (I)                    Pitch  800  800  800  800  800 
[12/01 10:23:46   1354s] (I)             #Used tracks    2    2    2    2    2 
[12/01 10:23:46   1354s] (I)       #Fully used tracks    1    1    1    1    1 
[12/01 10:23:46   1354s] [NR-eGR] ========================================
[12/01 10:23:46   1354s] [NR-eGR] 
[12/01 10:23:46   1354s] (I)      =============== Blocked Tracks ================
[12/01 10:23:46   1354s] (I)      +-------+----------+----------+---------------+
[12/01 10:23:46   1354s] (I)      | Layer |  #Tracks | #Blocked | Blocked Ratio |
[12/01 10:23:46   1354s] (I)      +-------+----------+----------+---------------+
[12/01 10:23:46   1354s] (I)      |     1 |        0 |        0 |         0.00% |
[12/01 10:23:46   1354s] (I)      |     2 | 10000000 |    77000 |         0.77% |
[12/01 10:23:46   1354s] (I)      |     3 | 10000000 |    36000 |         0.36% |
[12/01 10:23:46   1354s] (I)      |     4 | 10000000 |    77000 |         0.77% |
[12/01 10:23:46   1354s] (I)      |     5 | 10000000 |   160000 |         1.60% |
[12/01 10:23:46   1354s] (I)      |     6 | 10000000 |        0 |         0.00% |
[12/01 10:23:46   1354s] (I)      +-------+----------+----------+---------------+
[12/01 10:23:46   1354s] (I)      Finished Import and model ( CPU: 1.46 sec, Real: 1.47 sec, Curr Mem: 3173.77 MB )
[12/01 10:23:46   1354s] (I)      Reset routing kernel
[12/01 10:23:46   1354s] (I)      Started Global Routing ( Curr Mem: 3173.77 MB )
[12/01 10:23:46   1354s] (I)      totalPins=360320  totalGlobalPin=337389 (93.64%)
[12/01 10:23:46   1354s] (I)      total 2D Cap : 49827004 = (19882004 H, 29945000 V)
[12/01 10:23:46   1354s] [NR-eGR] Layer group 1: route 106565 net(s) in layer range [2, 6]
[12/01 10:23:46   1354s] (I)      
[12/01 10:23:46   1354s] (I)      ============  Phase 1a Route ============
[12/01 10:23:46   1355s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/01 10:23:46   1355s] (I)      Usage: 1062536 = (536074 H, 526462 V) = (2.70% H, 1.76% V) = (1.072e+06um H, 1.053e+06um V)
[12/01 10:23:47   1355s] (I)      
[12/01 10:23:47   1355s] (I)      ============  Phase 1b Route ============
[12/01 10:23:47   1355s] (I)      Usage: 1062538 = (536074 H, 526464 V) = (2.70% H, 1.76% V) = (1.072e+06um H, 1.053e+06um V)
[12/01 10:23:47   1355s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.125076e+06um
[12/01 10:23:47   1355s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/01 10:23:47   1355s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/01 10:23:47   1355s] (I)      
[12/01 10:23:47   1355s] (I)      ============  Phase 1c Route ============
[12/01 10:23:47   1355s] (I)      Usage: 1062538 = (536074 H, 526464 V) = (2.70% H, 1.76% V) = (1.072e+06um H, 1.053e+06um V)
[12/01 10:23:47   1355s] (I)      
[12/01 10:23:47   1355s] (I)      ============  Phase 1d Route ============
[12/01 10:23:47   1355s] (I)      Usage: 1062538 = (536074 H, 526464 V) = (2.70% H, 1.76% V) = (1.072e+06um H, 1.053e+06um V)
[12/01 10:23:47   1355s] (I)      
[12/01 10:23:47   1355s] (I)      ============  Phase 1e Route ============
[12/01 10:23:47   1355s] (I)      Usage: 1062538 = (536074 H, 526464 V) = (2.70% H, 1.76% V) = (1.072e+06um H, 1.053e+06um V)
[12/01 10:23:47   1355s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.125076e+06um
[12/01 10:23:47   1355s] (I)      
[12/01 10:23:47   1355s] (I)      ============  Phase 1l Route ============
[12/01 10:23:47   1356s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/01 10:23:47   1356s] (I)      Layer  2:    9966923    512062         8           0     9990000    ( 0.00%) 
[12/01 10:23:47   1356s] (I)      Layer  3:    9965201    513475        15           0     9990000    ( 0.00%) 
[12/01 10:23:47   1356s] (I)      Layer  4:    9966923    209293         0           0     9990000    ( 0.00%) 
[12/01 10:23:47   1356s] (I)      Layer  5:    9910820     85734        10           0     9990000    ( 0.00%) 
[12/01 10:23:47   1356s] (I)      Layer  6:    9990000      3870         0           0     9990000    ( 0.00%) 
[12/01 10:23:47   1356s] (I)      Total:      49799867   1324434        33           0    49950000    ( 0.00%) 
[12/01 10:23:47   1356s] (I)      
[12/01 10:23:47   1356s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/01 10:23:47   1356s] [NR-eGR]                        OverCon            
[12/01 10:23:47   1356s] [NR-eGR]                         #Gcell     %Gcell
[12/01 10:23:47   1356s] [NR-eGR]        Layer             (1-2)    OverCon
[12/01 10:23:47   1356s] [NR-eGR] ----------------------------------------------
[12/01 10:23:47   1356s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[12/01 10:23:47   1356s] [NR-eGR]      M2 ( 2)         8( 0.00%)   ( 0.00%) 
[12/01 10:23:47   1356s] [NR-eGR]      M3 ( 3)        12( 0.00%)   ( 0.00%) 
[12/01 10:23:47   1356s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[12/01 10:23:47   1356s] [NR-eGR]      M5 ( 5)         9( 0.00%)   ( 0.00%) 
[12/01 10:23:47   1356s] [NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[12/01 10:23:47   1356s] [NR-eGR] ----------------------------------------------
[12/01 10:23:47   1356s] [NR-eGR]        Total        29( 0.00%)   ( 0.00%) 
[12/01 10:23:47   1356s] [NR-eGR] 
[12/01 10:23:47   1356s] (I)      Finished Global Routing ( CPU: 2.13 sec, Real: 1.36 sec, Curr Mem: 3182.51 MB )
[12/01 10:23:47   1356s] (I)      total 2D Cap : 49842000 = (19888000 H, 29954000 V)
[12/01 10:23:47   1356s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/01 10:23:48   1356s] [NR-eGR] Finished Early Global Route kernel ( CPU: 3.83 sec, Real: 3.07 sec, Curr Mem: 3182.51 MB )
[12/01 10:23:48   1356s] (I)      ======================================== Runtime Summary ========================================
[12/01 10:23:48   1356s] (I)       Step                                              %       Start      Finish      Real       CPU 
[12/01 10:23:48   1356s] (I)      -------------------------------------------------------------------------------------------------
[12/01 10:23:48   1356s] (I)       Early Global Route kernel                   100.00%  635.42 sec  638.50 sec  3.07 sec  3.83 sec 
[12/01 10:23:48   1356s] (I)       +-Import and model                           47.76%  635.43 sec  636.89 sec  1.47 sec  1.46 sec 
[12/01 10:23:48   1356s] (I)       | +-Create place DB                          20.01%  635.43 sec  636.04 sec  0.62 sec  0.61 sec 
[12/01 10:23:48   1356s] (I)       | | +-Import place data                      20.01%  635.43 sec  636.04 sec  0.62 sec  0.61 sec 
[12/01 10:23:48   1356s] (I)       | | | +-Read instances and placement          8.01%  635.43 sec  635.67 sec  0.25 sec  0.24 sec 
[12/01 10:23:48   1356s] (I)       | | | +-Read nets                            11.99%  635.67 sec  636.04 sec  0.37 sec  0.37 sec 
[12/01 10:23:48   1356s] (I)       | +-Create route DB                          25.03%  636.04 sec  636.81 sec  0.77 sec  0.77 sec 
[12/01 10:23:48   1356s] (I)       | | +-Import route data (4T)                 25.02%  636.04 sec  636.81 sec  0.77 sec  0.77 sec 
[12/01 10:23:48   1356s] (I)       | | | +-Read blockages ( Layer 2-6 )          1.19%  636.05 sec  636.08 sec  0.04 sec  0.04 sec 
[12/01 10:23:48   1356s] (I)       | | | | +-Read routing blockages              0.00%  636.05 sec  636.05 sec  0.00 sec  0.00 sec 
[12/01 10:23:48   1356s] (I)       | | | | +-Read instance blockages             1.00%  636.05 sec  636.08 sec  0.03 sec  0.03 sec 
[12/01 10:23:48   1356s] (I)       | | | | +-Read PG blockages                   0.17%  636.08 sec  636.08 sec  0.01 sec  0.01 sec 
[12/01 10:23:48   1356s] (I)       | | | | +-Read clock blockages                0.00%  636.08 sec  636.08 sec  0.00 sec  0.00 sec 
[12/01 10:23:48   1356s] (I)       | | | | +-Read other blockages                0.00%  636.08 sec  636.08 sec  0.00 sec  0.00 sec 
[12/01 10:23:48   1356s] (I)       | | | | +-Read boundary cut boxes             0.00%  636.08 sec  636.08 sec  0.00 sec  0.00 sec 
[12/01 10:23:48   1356s] (I)       | | | +-Read blackboxes                       0.00%  636.08 sec  636.08 sec  0.00 sec  0.00 sec 
[12/01 10:23:48   1356s] (I)       | | | +-Read prerouted                        3.44%  636.08 sec  636.19 sec  0.11 sec  0.11 sec 
[12/01 10:23:48   1356s] (I)       | | | +-Read unlegalized nets                 0.78%  636.19 sec  636.21 sec  0.02 sec  0.02 sec 
[12/01 10:23:48   1356s] (I)       | | | +-Read nets                             1.48%  636.21 sec  636.26 sec  0.05 sec  0.05 sec 
[12/01 10:23:48   1356s] (I)       | | | +-Set up via pillars                    0.06%  636.27 sec  636.27 sec  0.00 sec  0.00 sec 
[12/01 10:23:48   1356s] (I)       | | | +-Initialize 3D grid graph              0.37%  636.28 sec  636.29 sec  0.01 sec  0.01 sec 
[12/01 10:23:48   1356s] (I)       | | | +-Model blockage capacity              16.48%  636.29 sec  636.80 sec  0.51 sec  0.50 sec 
[12/01 10:23:48   1356s] (I)       | | | | +-Initialize 3D capacity             15.95%  636.29 sec  636.78 sec  0.49 sec  0.49 sec 
[12/01 10:23:48   1356s] (I)       | +-Read aux data                             0.00%  636.81 sec  636.81 sec  0.00 sec  0.00 sec 
[12/01 10:23:48   1356s] (I)       | +-Others data preparation                   0.41%  636.81 sec  636.82 sec  0.01 sec  0.01 sec 
[12/01 10:23:48   1356s] (I)       | +-Create route kernel                       1.22%  636.82 sec  636.86 sec  0.04 sec  0.04 sec 
[12/01 10:23:48   1356s] (I)       +-Global Routing                             44.39%  636.89 sec  638.26 sec  1.36 sec  2.13 sec 
[12/01 10:23:48   1356s] (I)       | +-Initialization                            1.20%  636.89 sec  636.93 sec  0.04 sec  0.04 sec 
[12/01 10:23:48   1356s] (I)       | +-Net group 1                              38.54%  636.94 sec  638.12 sec  1.18 sec  1.95 sec 
[12/01 10:23:48   1356s] (I)       | | +-Generate topology (4T)                  1.64%  636.94 sec  636.99 sec  0.05 sec  0.12 sec 
[12/01 10:23:48   1356s] (I)       | | +-Phase 1a                               16.09%  637.08 sec  637.57 sec  0.49 sec  0.79 sec 
[12/01 10:23:48   1356s] (I)       | | | +-Pattern routing (4T)                 10.40%  637.08 sec  637.40 sec  0.32 sec  0.62 sec 
[12/01 10:23:48   1356s] (I)       | | | +-Pattern Routing Avoiding Blockages    2.80%  637.40 sec  637.48 sec  0.09 sec  0.09 sec 
[12/01 10:23:48   1356s] (I)       | | | +-Add via demand to 2D                  2.88%  637.48 sec  637.57 sec  0.09 sec  0.09 sec 
[12/01 10:23:48   1356s] (I)       | | +-Phase 1b                                4.92%  637.57 sec  637.72 sec  0.15 sec  0.19 sec 
[12/01 10:23:48   1356s] (I)       | | | +-Monotonic routing (4T)                4.70%  637.57 sec  637.72 sec  0.14 sec  0.18 sec 
[12/01 10:23:48   1356s] (I)       | | +-Phase 1c                                0.00%  637.72 sec  637.72 sec  0.00 sec  0.00 sec 
[12/01 10:23:48   1356s] (I)       | | +-Phase 1d                                0.00%  637.72 sec  637.72 sec  0.00 sec  0.00 sec 
[12/01 10:23:48   1356s] (I)       | | +-Phase 1e                                0.16%  637.72 sec  637.73 sec  0.01 sec  0.00 sec 
[12/01 10:23:48   1356s] (I)       | | | +-Route legalization                    0.00%  637.72 sec  637.72 sec  0.00 sec  0.00 sec 
[12/01 10:23:48   1356s] (I)       | | +-Phase 1l                               12.71%  637.73 sec  638.12 sec  0.39 sec  0.75 sec 
[12/01 10:23:48   1356s] (I)       | | | +-Layer assignment (4T)                10.38%  637.80 sec  638.12 sec  0.32 sec  0.68 sec 
[12/01 10:23:48   1356s] (I)       | +-Clean cong LA                             0.00%  638.12 sec  638.12 sec  0.00 sec  0.00 sec 
[12/01 10:23:48   1356s] (I)       +-Export 3D cong map                          7.37%  638.26 sec  638.49 sec  0.23 sec  0.22 sec 
[12/01 10:23:48   1356s] (I)       | +-Export 2D cong map                        1.15%  638.45 sec  638.49 sec  0.04 sec  0.04 sec 
[12/01 10:23:48   1356s] (I)      ======================= Summary by functions ========================
[12/01 10:23:48   1356s] (I)       Lv  Step                                      %      Real       CPU 
[12/01 10:23:48   1356s] (I)      ---------------------------------------------------------------------
[12/01 10:23:48   1356s] (I)        0  Early Global Route kernel           100.00%  3.07 sec  3.83 sec 
[12/01 10:23:48   1356s] (I)        1  Import and model                     47.76%  1.47 sec  1.46 sec 
[12/01 10:23:48   1356s] (I)        1  Global Routing                       44.39%  1.36 sec  2.13 sec 
[12/01 10:23:48   1356s] (I)        1  Export 3D cong map                    7.37%  0.23 sec  0.22 sec 
[12/01 10:23:48   1356s] (I)        2  Net group 1                          38.54%  1.18 sec  1.95 sec 
[12/01 10:23:48   1356s] (I)        2  Create route DB                      25.03%  0.77 sec  0.77 sec 
[12/01 10:23:48   1356s] (I)        2  Create place DB                      20.01%  0.62 sec  0.61 sec 
[12/01 10:23:48   1356s] (I)        2  Create route kernel                   1.22%  0.04 sec  0.04 sec 
[12/01 10:23:48   1356s] (I)        2  Initialization                        1.20%  0.04 sec  0.04 sec 
[12/01 10:23:48   1356s] (I)        2  Export 2D cong map                    1.15%  0.04 sec  0.04 sec 
[12/01 10:23:48   1356s] (I)        2  Others data preparation               0.41%  0.01 sec  0.01 sec 
[12/01 10:23:48   1356s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[12/01 10:23:48   1356s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[12/01 10:23:48   1356s] (I)        3  Import route data (4T)               25.02%  0.77 sec  0.77 sec 
[12/01 10:23:48   1356s] (I)        3  Import place data                    20.01%  0.62 sec  0.61 sec 
[12/01 10:23:48   1356s] (I)        3  Phase 1a                             16.09%  0.49 sec  0.79 sec 
[12/01 10:23:48   1356s] (I)        3  Phase 1l                             12.71%  0.39 sec  0.75 sec 
[12/01 10:23:48   1356s] (I)        3  Phase 1b                              4.92%  0.15 sec  0.19 sec 
[12/01 10:23:48   1356s] (I)        3  Generate topology (4T)                1.64%  0.05 sec  0.12 sec 
[12/01 10:23:48   1356s] (I)        3  Phase 1e                              0.16%  0.01 sec  0.00 sec 
[12/01 10:23:48   1356s] (I)        3  Phase 1c                              0.00%  0.00 sec  0.00 sec 
[12/01 10:23:48   1356s] (I)        3  Phase 1d                              0.00%  0.00 sec  0.00 sec 
[12/01 10:23:48   1356s] (I)        4  Model blockage capacity              16.48%  0.51 sec  0.50 sec 
[12/01 10:23:48   1356s] (I)        4  Read nets                            13.47%  0.41 sec  0.41 sec 
[12/01 10:23:48   1356s] (I)        4  Pattern routing (4T)                 10.40%  0.32 sec  0.62 sec 
[12/01 10:23:48   1356s] (I)        4  Layer assignment (4T)                10.38%  0.32 sec  0.68 sec 
[12/01 10:23:48   1356s] (I)        4  Read instances and placement          8.01%  0.25 sec  0.24 sec 
[12/01 10:23:48   1356s] (I)        4  Monotonic routing (4T)                4.70%  0.14 sec  0.18 sec 
[12/01 10:23:48   1356s] (I)        4  Read prerouted                        3.44%  0.11 sec  0.11 sec 
[12/01 10:23:48   1356s] (I)        4  Add via demand to 2D                  2.88%  0.09 sec  0.09 sec 
[12/01 10:23:48   1356s] (I)        4  Pattern Routing Avoiding Blockages    2.80%  0.09 sec  0.09 sec 
[12/01 10:23:48   1356s] (I)        4  Read blockages ( Layer 2-6 )          1.19%  0.04 sec  0.04 sec 
[12/01 10:23:48   1356s] (I)        4  Read unlegalized nets                 0.78%  0.02 sec  0.02 sec 
[12/01 10:23:48   1356s] (I)        4  Initialize 3D grid graph              0.37%  0.01 sec  0.01 sec 
[12/01 10:23:48   1356s] (I)        4  Set up via pillars                    0.06%  0.00 sec  0.00 sec 
[12/01 10:23:48   1356s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[12/01 10:23:48   1356s] (I)        4  Route legalization                    0.00%  0.00 sec  0.00 sec 
[12/01 10:23:48   1356s] (I)        5  Initialize 3D capacity               15.95%  0.49 sec  0.49 sec 
[12/01 10:23:48   1356s] (I)        5  Read instance blockages               1.00%  0.03 sec  0.03 sec 
[12/01 10:23:48   1356s] (I)        5  Read PG blockages                     0.17%  0.01 sec  0.01 sec 
[12/01 10:23:48   1356s] (I)        5  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[12/01 10:23:48   1356s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[12/01 10:23:48   1356s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/01 10:23:48   1356s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/01 10:23:48   1356s] OPERPROF: Starting HotSpotCal at level 1, MEM:3182.5M, EPOCH TIME: 1669911828.015023
[12/01 10:23:48   1356s] [hotspot] +------------+---------------+---------------+
[12/01 10:23:48   1356s] [hotspot] |            |   max hotspot | total hotspot |
[12/01 10:23:48   1356s] [hotspot] +------------+---------------+---------------+
[12/01 10:23:48   1356s] [hotspot] | normalized |          0.00 |          0.00 |
[12/01 10:23:48   1356s] [hotspot] +------------+---------------+---------------+
[12/01 10:23:48   1356s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/01 10:23:48   1356s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/01 10:23:48   1356s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.057, REAL:0.050, MEM:3175.2M, EPOCH TIME: 1669911828.064880
[12/01 10:23:48   1356s] [hotspot] Hotspot report including placement blocked areas
[12/01 10:23:48   1356s] OPERPROF: Starting HotSpotCal at level 1, MEM:3175.2M, EPOCH TIME: 1669911828.065143
[12/01 10:23:48   1356s] [hotspot] +------------+---------------+---------------+
[12/01 10:23:48   1356s] [hotspot] |            |   max hotspot | total hotspot |
[12/01 10:23:48   1356s] [hotspot] +------------+---------------+---------------+
[12/01 10:23:48   1356s] [hotspot] | normalized |          0.00 |          0.00 |
[12/01 10:23:48   1356s] [hotspot] +------------+---------------+---------------+
[12/01 10:23:48   1356s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/01 10:23:48   1356s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/01 10:23:48   1356s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.061, REAL:0.038, MEM:3175.2M, EPOCH TIME: 1669911828.102763
[12/01 10:23:48   1357s] Reported timing to dir ./timingReports
[12/01 10:23:48   1357s] **optDesign ... cpu = 0:02:07, real = 0:01:27, mem = 2205.6M, totSessionCpu=0:22:37 **
[12/01 10:23:48   1357s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2926.7M, EPOCH TIME: 1669911828.835312
[12/01 10:23:49   1357s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.325, REAL:0.326, MEM:2926.7M, EPOCH TIME: 1669911829.161231
[12/01 10:23:49   1357s] 
[12/01 10:23:49   1357s] TimeStamp Deleting Cell Server Begin ...
[12/01 10:23:49   1357s] 
[12/01 10:23:49   1357s] TimeStamp Deleting Cell Server End ...
[12/01 10:23:50   1362s] Starting delay calculation for Hold views
[12/01 10:23:51   1363s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/01 10:23:51   1363s] #################################################################################
[12/01 10:23:51   1363s] # Design Stage: PreRoute
[12/01 10:23:51   1363s] # Design Name: toplevel_498
[12/01 10:23:51   1363s] # Design Mode: 90nm
[12/01 10:23:51   1363s] # Analysis Mode: MMMC Non-OCV 
[12/01 10:23:51   1363s] # Parasitics Mode: No SPEF/RCDB 
[12/01 10:23:51   1363s] # Signoff Settings: SI Off 
[12/01 10:23:51   1363s] #################################################################################
[12/01 10:23:51   1363s] Topological Sorting (REAL = 0:00:00.0, MEM = 2981.7M, InitMEM = 2967.9M)
[12/01 10:23:51   1363s] Calculate delays in BcWc mode...
[12/01 10:23:51   1363s] Start delay calculation (fullDC) (4 T). (MEM=2981.69)
[12/01 10:23:51   1363s] *** Calculating scaling factor for fastLib libraries using the default operating condition of each library.
[12/01 10:23:51   1364s] End AAE Lib Interpolated Model. (MEM=2994.21 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 10:23:57   1382s] Total number of fetched objects 106737
[12/01 10:23:57   1383s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[12/01 10:23:57   1383s] End delay calculation. (MEM=3152.99 CPU=0:00:16.3 REAL=0:00:05.0)
[12/01 10:23:57   1383s] End delay calculation (fullDC). (MEM=3152.99 CPU=0:00:19.6 REAL=0:00:06.0)
[12/01 10:23:57   1383s] *** CDM Built up (cpu=0:00:20.1  real=0:00:06.0  mem= 3153.0M) ***
[12/01 10:23:58   1385s] *** Done Building Timing Graph (cpu=0:00:22.6 real=0:00:08.0 totSessionCpu=0:23:05 mem=3168.0M)
[12/01 10:24:00   1391s] Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'slowView'
[12/01 10:24:00   1391s] Starting delay calculation for Setup views
[12/01 10:24:01   1391s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/01 10:24:01   1391s] #################################################################################
[12/01 10:24:01   1391s] # Design Stage: PreRoute
[12/01 10:24:01   1391s] # Design Name: toplevel_498
[12/01 10:24:01   1391s] # Design Mode: 90nm
[12/01 10:24:01   1391s] # Analysis Mode: MMMC Non-OCV 
[12/01 10:24:01   1391s] # Parasitics Mode: No SPEF/RCDB 
[12/01 10:24:01   1391s] # Signoff Settings: SI Off 
[12/01 10:24:01   1391s] #################################################################################
[12/01 10:24:01   1392s] Topological Sorting (REAL = 0:00:00.0, MEM = 2972.8M, InitMEM = 2959.0M)
[12/01 10:24:01   1392s] Calculate delays in BcWc mode...
[12/01 10:24:01   1392s] Start delay calculation (fullDC) (4 T). (MEM=2972.85)
[12/01 10:24:01   1392s] *** Calculating scaling factor for slowLib libraries using the default operating condition of each library.
[12/01 10:24:01   1392s] End AAE Lib Interpolated Model. (MEM=2985.37 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 10:24:07   1411s] Total number of fetched objects 106737
[12/01 10:24:07   1411s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[12/01 10:24:07   1411s] End delay calculation. (MEM=3161.15 CPU=0:00:15.9 REAL=0:00:05.0)
[12/01 10:24:07   1411s] End delay calculation (fullDC). (MEM=3161.15 CPU=0:00:19.1 REAL=0:00:06.0)
[12/01 10:24:07   1411s] *** CDM Built up (cpu=0:00:19.6  real=0:00:06.0  mem= 3161.1M) ***
[12/01 10:24:08   1413s] *** Done Building Timing Graph (cpu=0:00:22.1 real=0:00:08.0 totSessionCpu=0:23:34 mem=3176.1M)
[12/01 10:24:13   1419s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 slowView 
Hold views included:
 fastView

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| 28.303  | 32.819  | 32.673  | 28.303  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  12547  |  12540  |    2    |    5    |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.000  | -0.000  |  0.012  |  0.851  |
|           TNS (ns):| -0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    3    |    3    |    0    |    0    |
|          All Paths:|  12547  |  12540  |    2    |    5    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 8.309%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:01:02, REAL=0:00:25.0, MEM=2989.6M
[12/01 10:24:13   1419s] **optDesign ... cpu = 0:03:09, real = 0:01:52, mem = 2359.6M, totSessionCpu=0:23:39 **
[12/01 10:24:13   1419s] *** Finished optDesign ***
[12/01 10:24:13   1419s] 
[12/01 10:24:13   1419s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=  0:03:08 real=  0:01:51)
[12/01 10:24:13   1419s] Info: pop threads available for lower-level modules during optimization.
[12/01 10:24:13   1419s] Info: Destroy the CCOpt slew target map.
[12/01 10:24:13   1419s] clean pInstBBox. size 0
[12/01 10:24:13   1419s] All LLGs are deleted
[12/01 10:24:13   1419s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2989.6M, EPOCH TIME: 1669911853.813305
[12/01 10:24:13   1419s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.016, REAL:0.016, MEM:2989.6M, EPOCH TIME: 1669911853.828992
[12/01 10:24:13   1419s] *** optDesign #4 [finish] : cpu/real = 0:03:09.3/0:01:51.8 (1.7), totSession cpu/real = 0:23:39.5/0:13:36.2 (1.7), mem = 2989.6M
[12/01 10:24:13   1419s] 
[12/01 10:24:13   1419s] =============================================================================================
[12/01 10:24:13   1419s]  Final TAT Report for optDesign #4                                              21.10-p004_1
[12/01 10:24:13   1419s] =============================================================================================
[12/01 10:24:13   1419s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 10:24:13   1419s] ---------------------------------------------------------------------------------------------
[12/01 10:24:13   1419s] [ InitOpt                ]      1   0:00:28.3  (  25.3 % )     0:00:28.3 /  0:00:28.3    1.0
[12/01 10:24:13   1419s] [ HoldOpt                ]      1   0:00:10.6  (   9.5 % )     0:00:16.5 /  0:00:24.5    1.5
[12/01 10:24:13   1419s] [ ViewPruning            ]      8   0:00:02.9  (   2.6 % )     0:00:02.9 /  0:00:04.2    1.4
[12/01 10:24:13   1419s] [ BuildHoldData          ]      1   0:00:20.1  (  18.0 % )     0:00:31.4 /  0:01:02.8    2.0
[12/01 10:24:13   1419s] [ OptSummaryReport       ]      5   0:00:05.1  (   4.6 % )     0:00:27.4 /  0:01:05.9    2.4
[12/01 10:24:13   1419s] [ DrvReport              ]      2   0:00:04.7  (   4.2 % )     0:00:04.7 /  0:00:05.5    1.2
[12/01 10:24:13   1419s] [ SlackTraversorInit     ]      3   0:00:01.8  (   1.6 % )     0:00:01.8 /  0:00:01.8    1.0
[12/01 10:24:13   1419s] [ CellServerInit         ]      3   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[12/01 10:24:13   1419s] [ LibAnalyzerInit        ]      1   0:00:01.8  (   1.6 % )     0:00:01.8 /  0:00:01.8    1.0
[12/01 10:24:13   1419s] [ RefinePlace            ]      1   0:00:04.9  (   4.4 % )     0:00:04.9 /  0:00:06.9    1.4
[12/01 10:24:13   1419s] [ EarlyGlobalRoute       ]      1   0:00:03.1  (   2.8 % )     0:00:03.1 /  0:00:03.8    1.2
[12/01 10:24:13   1419s] [ TimingUpdate           ]     11   0:00:02.5  (   2.2 % )     0:00:21.9 /  0:01:07.3    3.1
[12/01 10:24:13   1419s] [ FullDelayCalc          ]      3   0:00:19.4  (  17.4 % )     0:00:19.4 /  0:01:00.0    3.1
[12/01 10:24:13   1419s] [ TimingReport           ]      7   0:00:01.6  (   1.4 % )     0:00:01.6 /  0:00:02.8    1.8
[12/01 10:24:13   1419s] [ GenerateReports        ]      2   0:00:01.8  (   1.6 % )     0:00:01.8 /  0:00:01.7    1.0
[12/01 10:24:13   1419s] [ MISC                   ]          0:00:03.2  (   2.8 % )     0:00:03.2 /  0:00:03.2    1.0
[12/01 10:24:13   1419s] ---------------------------------------------------------------------------------------------
[12/01 10:24:13   1419s]  optDesign #4 TOTAL                 0:01:51.8  ( 100.0 % )     0:01:51.8 /  0:03:09.3    1.7
[12/01 10:24:13   1419s] ---------------------------------------------------------------------------------------------
[12/01 10:24:13   1419s] 
[12/01 10:24:13   1419s] <CMD> setFillerMode -core {"FILL128A10TR FILL64A10TR FILL32A10TR FILL16A10TR FILLCAP8A10TR FILL4A10TR FILL2A10TR FILL1A10TR"} -corePrefix FILL -merge true
[12/01 10:24:13   1419s] <CMD> addFiller
[12/01 10:24:13   1419s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:2989.6M, EPOCH TIME: 1669911853.843211
[12/01 10:24:13   1419s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2989.6M, EPOCH TIME: 1669911853.845773
[12/01 10:24:13   1419s] z: 2, totalTracks: 1
[12/01 10:24:13   1419s] z: 4, totalTracks: 1
[12/01 10:24:13   1419s] z: 6, totalTracks: 1
[12/01 10:24:13   1419s] z: 8, totalTracks: 1
[12/01 10:24:13   1419s] All LLGs are deleted
[12/01 10:24:13   1419s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2989.6M, EPOCH TIME: 1669911853.920475
[12/01 10:24:13   1419s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.001, REAL:0.001, MEM:2989.6M, EPOCH TIME: 1669911853.921277
[12/01 10:24:13   1419s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2989.6M, EPOCH TIME: 1669911853.981959
[12/01 10:24:13   1419s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:2989.6M, EPOCH TIME: 1669911853.982242
[12/01 10:24:13   1419s] Core basic site is TSMC65ADV10TSITE
[12/01 10:24:13   1419s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:2989.6M, EPOCH TIME: 1669911853.990837
[12/01 10:24:14   1420s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.558, REAL:0.157, MEM:2998.3M, EPOCH TIME: 1669911854.148016
[12/01 10:24:14   1420s] SiteArray: non-trimmed site array dimensions = 1000 x 10000
[12/01 10:24:14   1420s] SiteArray: use 40,960,000 bytes
[12/01 10:24:14   1420s] SiteArray: current memory after site array memory allocation 2998.3M
[12/01 10:24:14   1420s] SiteArray: FP blocked sites are writable
[12/01 10:24:14   1420s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.766, REAL:0.300, MEM:2991.1M, EPOCH TIME: 1669911854.282246
[12/01 10:24:14   1420s] 
[12/01 10:24:14   1420s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/01 10:24:14   1420s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.965, REAL:0.499, MEM:2991.1M, EPOCH TIME: 1669911854.481316
[12/01 10:24:14   1420s] [CPU] DPlace-Init (cpu=0:00:01.1, real=0:00:01.0, mem=2991.1MB).
[12/01 10:24:14   1420s] OPERPROF:   Finished DPlace-Init at level 2, CPU:1.126, REAL:0.662, MEM:2991.1M, EPOCH TIME: 1669911854.507829
[12/01 10:24:14   1420s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:2991.1M, EPOCH TIME: 1669911854.507862
[12/01 10:24:14   1420s]   Signal wire search tree: 64496 elements. (cpu=0:00:00.1, mem=0.0M)
[12/01 10:24:14   1420s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.096, REAL:0.096, MEM:2991.1M, EPOCH TIME: 1669911854.603928
[12/01 10:24:14   1421s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:2991.1M, EPOCH TIME: 1669911854.957961
[12/01 10:24:14   1421s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:2991.1M, EPOCH TIME: 1669911854.958102
[12/01 10:24:15   1421s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:2991.1M, EPOCH TIME: 1669911855.013890
[12/01 10:24:15   1421s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2991.1M, EPOCH TIME: 1669911855.016480
[12/01 10:24:15   1421s] AddFiller init all instances time CPU:0.010, REAL:0.010
[12/01 10:24:20   1427s] AddFiller main function time CPU:6.729, REAL:5.872
[12/01 10:24:20   1427s] Filler instance commit time CPU:3.480, REAL:3.488
[12/01 10:24:20   1427s] *INFO: Adding fillers to top-module.
[12/01 10:24:20   1427s] *INFO:   Added 55313 filler insts (cell FILL128A10TR / prefix FILL).
[12/01 10:24:20   1427s] *INFO:   Added 2125 filler insts (cell FILL64A10TR / prefix FILL).
[12/01 10:24:20   1427s] *INFO:   Added 3892 filler insts (cell FILL32A10TR / prefix FILL).
[12/01 10:24:20   1427s] *INFO:   Added 69157 filler insts (cell FILL16A10TR / prefix FILL).
[12/01 10:24:20   1427s] *INFO:   Added 20766 filler insts (cell FILLCAP8A10TR / prefix FILL).
[12/01 10:24:20   1427s] *INFO:   Added 79741 filler insts (cell FILL4A10TR / prefix FILL).
[12/01 10:24:20   1427s] *INFO:   Added 27173 filler insts (cell FILL2A10TR / prefix FILL).
[12/01 10:24:20   1427s] *INFO:   Added 28478 filler insts (cell FILL1A10TR / prefix FILL).
[12/01 10:24:20   1427s] *INFO: Swapped 0 special filler inst. 
[12/01 10:24:20   1427s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:6.753, REAL:5.891, MEM:3050.1M, EPOCH TIME: 1669911860.907053
[12/01 10:24:20   1427s] *INFO: Total 286645 filler insts added - prefix FILL (CPU: 0:00:08.4).
[12/01 10:24:20   1427s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:6.756, REAL:5.893, MEM:3050.1M, EPOCH TIME: 1669911860.907150
[12/01 10:24:20   1427s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:3050.1M, EPOCH TIME: 1669911860.907181
[12/01 10:24:20   1427s] For 286645 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
[12/01 10:24:20   1427s] OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.041, REAL:0.041, MEM:3052.1M, EPOCH TIME: 1669911860.948610
[12/01 10:24:20   1427s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:6.852, REAL:5.991, MEM:3052.1M, EPOCH TIME: 1669911860.948745
[12/01 10:24:20   1427s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:6.853, REAL:5.991, MEM:3052.1M, EPOCH TIME: 1669911860.948776
[12/01 10:24:20   1427s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3052.1M, EPOCH TIME: 1669911860.955625
[12/01 10:24:20   1427s] All LLGs are deleted
[12/01 10:24:20   1427s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:3052.1M, EPOCH TIME: 1669911860.995098
[12/01 10:24:21   1428s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.143, REAL:0.150, MEM:3052.1M, EPOCH TIME: 1669911861.144739
[12/01 10:24:21   1428s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.193, REAL:0.200, MEM:3052.1M, EPOCH TIME: 1669911861.155265
[12/01 10:24:21   1428s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:8.626, REAL:7.312, MEM:3052.1M, EPOCH TIME: 1669911861.155374
[12/01 10:24:21   1428s] <CMD> routeDesign -globalDetail
[12/01 10:24:21   1428s] #% Begin routeDesign (date=12/01 10:24:21, mem=2421.9M)
[12/01 10:24:21   1428s] ### Time Record (routeDesign) is installed.
[12/01 10:24:21   1428s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2421.96 (MB), peak = 2626.09 (MB)
[12/01 10:24:21   1428s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[12/01 10:24:21   1428s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[12/01 10:24:21   1428s] **INFO: User settings:
[12/01 10:24:21   1428s] setNanoRouteMode -drouteUseMinSpacingForBlockage    auto
[12/01 10:24:21   1428s] setNanoRouteMode -extractThirdPartyCompatible       false
[12/01 10:24:21   1428s] setNanoRouteMode -grouteExpTdStdDelay               15.6
[12/01 10:24:21   1428s] setNanoRouteMode -routeInsertAntennaDiode           false
[12/01 10:24:21   1428s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule  false
[12/01 10:24:21   1428s] setNanoRouteMode -routeTopRoutingLayer              6
[12/01 10:24:21   1428s] setDesignMode -topRoutingLayer                      M6
[12/01 10:24:21   1428s] setExtractRCMode -engine                            preRoute
[12/01 10:24:21   1428s] setDelayCalMode -enable_high_fanout                 true
[12/01 10:24:21   1428s] setDelayCalMode -engine                             aae
[12/01 10:24:21   1428s] setDelayCalMode -ignoreNetLoad                      false
[12/01 10:24:21   1428s] setDelayCalMode -socv_accuracy_mode                 low
[12/01 10:24:21   1428s] setSIMode -separate_delta_delay_on_data             true
[12/01 10:24:21   1428s] 
[12/01 10:24:21   1428s] #default_rc_corner has no qx tech file defined
[12/01 10:24:21   1428s] #No active RC corner or QRC tech file is missing.
[12/01 10:24:21   1428s] #**INFO: setDesignMode -flowEffort standard
[12/01 10:24:21   1428s] #**INFO: multi-cut via swapping will not be performed after routing.
[12/01 10:24:21   1428s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[12/01 10:24:21   1428s] OPERPROF: Starting checkPlace at level 1, MEM:3052.1M, EPOCH TIME: 1669911861.215321
[12/01 10:24:21   1428s] z: 2, totalTracks: 1
[12/01 10:24:21   1428s] z: 4, totalTracks: 1
[12/01 10:24:21   1428s] z: 6, totalTracks: 1
[12/01 10:24:21   1428s] z: 8, totalTracks: 1
[12/01 10:24:21   1428s] All LLGs are deleted
[12/01 10:24:21   1428s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3052.1M, EPOCH TIME: 1669911861.352196
[12/01 10:24:21   1428s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:3052.1M, EPOCH TIME: 1669911861.353031
[12/01 10:24:21   1428s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3052.1M, EPOCH TIME: 1669911861.371179
[12/01 10:24:21   1428s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3052.1M, EPOCH TIME: 1669911861.387769
[12/01 10:24:21   1428s] Core basic site is TSMC65ADV10TSITE
[12/01 10:24:21   1428s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3052.1M, EPOCH TIME: 1669911861.408198
[12/01 10:24:21   1428s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.016, REAL:0.013, MEM:3052.1M, EPOCH TIME: 1669911861.420775
[12/01 10:24:21   1428s] SiteArray: non-trimmed site array dimensions = 1000 x 10000
[12/01 10:24:21   1428s] SiteArray: use 40,960,000 bytes
[12/01 10:24:21   1428s] SiteArray: current memory after site array memory allocation 3052.1M
[12/01 10:24:21   1428s] SiteArray: FP blocked sites are writable
[12/01 10:24:21   1428s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.219, REAL:0.145, MEM:3052.1M, EPOCH TIME: 1669911861.533148
[12/01 10:24:21   1428s] 
[12/01 10:24:21   1428s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/01 10:24:21   1428s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.274, REAL:0.201, MEM:3052.1M, EPOCH TIME: 1669911861.572258
[12/01 10:24:21   1428s] Begin checking placement ... (start mem=3052.1M, init mem=3052.1M)
[12/01 10:24:22   1429s] 
[12/01 10:24:22   1429s] Running CheckPlace using 4 threads!...
[12/01 10:24:23   1432s] 
[12/01 10:24:23   1432s] ...checkPlace MT is done!
[12/01 10:24:23   1433s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3109.1M, EPOCH TIME: 1669911863.685568
[12/01 10:24:23   1433s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.198, REAL:0.199, MEM:3109.1M, EPOCH TIME: 1669911863.884820
[12/01 10:24:23   1433s] *info: Placed = 462339         (Fixed = 70153)
[12/01 10:24:23   1433s] *info: Unplaced = 0           
[12/01 10:24:23   1433s] Placement Density:100.00%(3932800/3932800)
[12/01 10:24:23   1433s] Placement Density (including fixed std cells):100.00%(4000000/4000000)
[12/01 10:24:23   1433s] All LLGs are deleted
[12/01 10:24:23   1433s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3109.1M, EPOCH TIME: 1669911863.977002
[12/01 10:24:24   1433s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.135, REAL:0.136, MEM:3109.1M, EPOCH TIME: 1669911864.112589
[12/01 10:24:24   1433s] Finished checkPlace (total: cpu=0:00:05.2, real=0:00:03.0; vio checks: cpu=0:00:04.6, real=0:00:02.0; mem=3109.1M)
[12/01 10:24:24   1433s] OPERPROF: Finished checkPlace at level 1, CPU:5.247, REAL:2.902, MEM:3109.1M, EPOCH TIME: 1669911864.117683
[12/01 10:24:24   1433s] 
[12/01 10:24:24   1433s] changeUseClockNetStatus Option :  -noFixedNetWires 
[12/01 10:24:24   1433s] *** Changed status on (153) nets in Clock.
[12/01 10:24:24   1433s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=3109.1M) ***
[12/01 10:24:24   1433s] % Begin globalDetailRoute (date=12/01 10:24:24, mem=2446.3M)
[12/01 10:24:24   1433s] 
[12/01 10:24:24   1433s] globalDetailRoute
[12/01 10:24:24   1433s] 
[12/01 10:24:24   1433s] #Start globalDetailRoute on Thu Dec  1 10:24:24 2022
[12/01 10:24:24   1433s] #
[12/01 10:24:24   1433s] ### Time Record (globalDetailRoute) is installed.
[12/01 10:24:24   1433s] ### Time Record (Pre Callback) is installed.
[12/01 10:24:24   1433s] RC Grid backup saved.
[12/01 10:24:24   1433s] ### Time Record (Pre Callback) is uninstalled.
[12/01 10:24:24   1433s] ### Time Record (DB Import) is installed.
[12/01 10:24:24   1433s] ### Time Record (Timing Data Generation) is installed.
[12/01 10:24:24   1433s] #Generating timing data, please wait...
[12/01 10:24:24   1434s] #106718 total nets, 106718 already routed, 106718 will ignore in trialRoute
[12/01 10:24:24   1434s] ### run_trial_route starts on Thu Dec  1 10:24:24 2022 with memory = 2436.97 (MB), peak = 2626.09 (MB)
[12/01 10:24:27   1436s] ### run_trial_route cpu:00:00:03, real:00:00:02, mem:2.6 GB, peak:2.6 GB --1.07 [4]--
[12/01 10:24:27   1436s] ### dump_timing_file starts on Thu Dec  1 10:24:27 2022 with memory = 2625.48 (MB), peak = 2626.09 (MB)
[12/01 10:24:27   1436s] ### extractRC starts on Thu Dec  1 10:24:27 2022 with memory = 2625.48 (MB), peak = 2626.09 (MB)
[12/01 10:24:27   1436s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/01 10:24:27   1436s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/01 10:24:27   1437s] {RT default_rc_corner 0 6 6 0}
[12/01 10:24:28   1437s] ### extractRC cpu:00:00:01, real:00:00:01, mem:2.6 GB, peak:2.6 GB --1.00 [4]--
[12/01 10:24:28   1437s] #Dump tif for version 2.1
[12/01 10:24:32   1442s] End AAE Lib Interpolated Model. (MEM=3303.45 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 10:24:37   1460s] Total number of fetched objects 106737
[12/01 10:24:37   1460s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[12/01 10:24:37   1460s] End delay calculation. (MEM=3328.68 CPU=0:00:15.7 REAL=0:00:04.0)
[12/01 10:24:50   1476s] #Generating timing data took: cpu time = 00:00:40, elapsed time = 00:00:24, memory = 2356.85 (MB), peak = 2659.60 (MB)
[12/01 10:24:50   1476s] ### dump_timing_file cpu:00:00:40, real:00:00:24, mem:2.3 GB, peak:2.6 GB --1.70 [4]--
[12/01 10:24:51   1476s] #Done generating timing data.
[12/01 10:24:51   1476s] ### Time Record (Timing Data Generation) is uninstalled.
[12/01 10:24:51   1477s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[12/01 10:24:51   1477s] ### Net info: total nets: 108878
[12/01 10:24:51   1477s] ### Net info: dirty nets: 1348
[12/01 10:24:51   1477s] ### Net info: marked as disconnected nets: 0
[12/01 10:24:52   1478s] #num needed restored net=0
[12/01 10:24:52   1478s] #need_extraction net=0 (total=108878)
[12/01 10:24:52   1478s] ### Net info: fully routed nets: 153
[12/01 10:24:52   1478s] ### Net info: trivial (< 2 pins) nets: 2160
[12/01 10:24:52   1478s] ### Net info: unrouted nets: 106565
[12/01 10:24:52   1478s] ### Net info: re-extraction nets: 0
[12/01 10:24:52   1478s] ### Net info: ignored nets: 0
[12/01 10:24:52   1478s] ### Net info: skip routing nets: 0
[12/01 10:24:52   1479s] #WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[12/01 10:24:52   1479s] #WARNING (NRDB-2005) SPECIAL_NET vss has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[12/01 10:24:53   1479s] #Start reading timing information from file .timing_file_1508544.tif.gz ...
[12/01 10:24:54   1480s] #Read in timing information for 21 ports, 105694 instances from timing file .timing_file_1508544.tif.gz.
[12/01 10:24:54   1481s] ### import design signature (30): route=154002000 fixed_route=356250211 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=238426395 dirty_area=0 del_dirty_area=0 cell=714078565 placement=1585898654 pin_access=1188696485 inst_pattern=1
[12/01 10:24:54   1481s] ### Time Record (DB Import) is uninstalled.
[12/01 10:24:54   1481s] #NanoRoute Version 21.10-p004_1 NR210506-1544/21_10-UB
[12/01 10:24:54   1481s] #RTESIG:78da8d92314fc330108599f91527b74390dae2731c3b190b0209a982aa2aac95214e1a29
[12/01 10:24:54   1481s] #       7590e30cfdf7b865488ad2044fcfbaefeedd933d997e3c6d80305c209d7f53ca7708af1b
[12/01 10:24:54   1481s] #       8634a2628e11e7f70c77bef4fe406e27d3b7f596c9043255d61a82cfaa2a67901e8d3a14
[12/01 10:24:54   1481s] #       5f90ea4c35a5835a3b5798fcee17e74c0285a0304ee7dacea0a9b5fd83081903518dab08
[12/01 10:24:54   1481s] #       044e5ba3ecb1974b4271e9dcc320170c305a087a3a106465a5dc15328ec7c74502c72121
[12/01 10:24:54   1481s] #       05907d91ef7d80da595fe9e764e4b9da29932a9b7a569be6708d94404c65f42095840cc8
[12/01 10:24:54   1481s] #       f3cb6a35e29b703e1e22f149cfc390c54ba4db0d9c2e82b73a64ad46d1eac7e5bad3d169
[12/01 10:24:54   1481s] #       e8f26739b6a77fbb7fec29c1d96698893990f3a4614746198218fe9d8c721c33f40c1f60
[12/01 10:24:54   1481s] #       6e7e00e9c601bf
[12/01 10:24:54   1481s] #
[12/01 10:24:54   1481s] ### Time Record (Data Preparation) is installed.
[12/01 10:24:54   1481s] #RTESIG:78da8dd24f4fc230140070cf7e8a97c26126807d5dd76e47349a9810250b7a25d575b064
[12/01 10:24:54   1481s] #       74a6eb0e7c7bcb3c8006567a7acdfbb5eff5cf68fcf194036138433afda694af115e7386
[12/01 10:24:54   1481s] #       34a1628a09e7f70cd73ef5fe406e47e3b7e58ac90c4a55b71aa2cfa6a92750ec8dda555f
[12/01 10:24:54   1481s] #       50e85275b583563b5799cddd2fe74c0285a8324e6fb49d40d76afb8f089902519d6b0844
[12/01 10:24:54   1481s] #       4e5ba3ecfeaccb62f1b7f219835c30c06426e8614054d68d7217649a86b74b0486919002
[12/01 10:24:54   1481s] #       c8b6da6cfd015a677de6bc938977ad53a650b6f0569b6e77494a20a6317a58650990bebb
[12/01 10:24:54   1481s] #       40e12c66409e5f168b90e33c7cdacc5f49bf19b2748e7495c36122f8318ed93146718c1f
[12/01 10:24:54   1481s] #       e7cb9315270b4e7d1f86faf48f7c459f129ced864dcaafba4146198218fec68c720c15f4
[12/01 10:24:54   1481s] #       860f989b1f50220e79
[12/01 10:24:54   1481s] #
[12/01 10:24:54   1481s] ### Time Record (Data Preparation) is uninstalled.
[12/01 10:24:54   1481s] ### Time Record (Global Routing) is installed.
[12/01 10:24:54   1481s] ### Time Record (Global Routing) is uninstalled.
[12/01 10:24:54   1481s] #Total number of trivial nets (e.g. < 2 pins) = 2158 (skipped).
[12/01 10:24:54   1481s] #Total number of routable nets = 106720.
[12/01 10:24:54   1481s] #Total number of nets in the design = 108878.
[12/01 10:24:54   1481s] #106605 routable nets do not have any wires.
[12/01 10:24:54   1481s] #115 routable nets have routed wires.
[12/01 10:24:54   1481s] #106605 nets will be global routed.
[12/01 10:24:54   1481s] #38 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/01 10:24:54   1481s] #115 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/01 10:24:54   1481s] #Using multithreading with 4 threads.
[12/01 10:24:54   1481s] ### Time Record (Data Preparation) is installed.
[12/01 10:24:55   1481s] #Start routing data preparation on Thu Dec  1 10:24:55 2022
[12/01 10:24:55   1481s] #
[12/01 10:24:55   1481s] #Minimum voltage of a net in the design = 0.000.
[12/01 10:24:55   1481s] #Maximum voltage of a net in the design = 1.100.
[12/01 10:24:55   1481s] #Voltage range [0.000 - 1.100] has 108876 nets.
[12/01 10:24:55   1481s] #Voltage range [0.000 - 0.000] has 1 net.
[12/01 10:24:55   1481s] #Voltage range [0.900 - 1.100] has 1 net.
[12/01 10:24:55   1481s] ### Time Record (Cell Pin Access) is installed.
[12/01 10:24:55   1481s] #Rebuild pin access data for design.
[12/01 10:24:55   1482s] #Initial pin access analysis.
[12/01 10:24:58   1493s] #Detail pin access analysis.
[12/01 10:24:58   1493s] ### Time Record (Cell Pin Access) is uninstalled.
[12/01 10:25:00   1494s] # M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
[12/01 10:25:00   1494s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/01 10:25:00   1494s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/01 10:25:00   1494s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/01 10:25:00   1494s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/01 10:25:00   1494s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/01 10:25:00   1494s] # M7           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/01 10:25:00   1494s] # M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[12/01 10:25:00   1494s] # M9           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[12/01 10:25:00   1495s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2517.46 (MB), peak = 2659.60 (MB)
[12/01 10:25:01   1496s] #Regenerating Ggrids automatically.
[12/01 10:25:01   1496s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
[12/01 10:25:01   1496s] #Using automatically generated G-grids.
[12/01 10:25:01   1496s] #Done routing data preparation.
[12/01 10:25:01   1496s] #cpu time = 00:00:15, elapsed time = 00:00:07, memory = 2533.66 (MB), peak = 2659.60 (MB)
[12/01 10:25:01   1496s] #
[12/01 10:25:01   1496s] #Connectivity extraction summary:
[12/01 10:25:01   1496s] #2 routed nets are extracted.
[12/01 10:25:01   1496s] #153 routed net(s) are imported.
[12/01 10:25:01   1496s] #106565 (97.88%) nets are without wires.
[12/01 10:25:01   1496s] #2158 nets are fixed|skipped|trivial (not extracted).
[12/01 10:25:01   1496s] #Total number of nets = 108878.
[12/01 10:25:01   1496s] #
[12/01 10:25:02   1497s] #
[12/01 10:25:02   1497s] #Finished routing data preparation on Thu Dec  1 10:25:02 2022
[12/01 10:25:02   1497s] #
[12/01 10:25:02   1497s] #Cpu time = 00:00:16
[12/01 10:25:02   1497s] #Elapsed time = 00:00:07
[12/01 10:25:02   1497s] #Increased memory = 45.15 (MB)
[12/01 10:25:02   1497s] #Total memory = 2534.42 (MB)
[12/01 10:25:02   1497s] #Peak memory = 2659.60 (MB)
[12/01 10:25:02   1497s] #
[12/01 10:25:02   1497s] ### Time Record (Data Preparation) is uninstalled.
[12/01 10:25:02   1497s] ### Time Record (Global Routing) is installed.
[12/01 10:25:02   1497s] #
[12/01 10:25:02   1497s] #Start global routing on Thu Dec  1 10:25:02 2022
[12/01 10:25:02   1497s] #
[12/01 10:25:02   1497s] #
[12/01 10:25:02   1497s] #Start global routing initialization on Thu Dec  1 10:25:02 2022
[12/01 10:25:02   1497s] #
[12/01 10:25:02   1497s] #Number of eco nets is 38
[12/01 10:25:02   1497s] #
[12/01 10:25:02   1497s] #Start global routing data preparation on Thu Dec  1 10:25:02 2022
[12/01 10:25:02   1497s] #
[12/01 10:25:02   1497s] ### build_merged_routing_blockage_rect_list starts on Thu Dec  1 10:25:02 2022 with memory = 2541.19 (MB), peak = 2659.60 (MB)
[12/01 10:25:02   1497s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB --0.99 [4]--
[12/01 10:25:02   1497s] #Start routing resource analysis on Thu Dec  1 10:25:02 2022
[12/01 10:25:02   1497s] #
[12/01 10:25:02   1497s] ### init_is_bin_blocked starts on Thu Dec  1 10:25:02 2022 with memory = 2541.19 (MB), peak = 2659.60 (MB)
[12/01 10:25:02   1497s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB --1.00 [4]--
[12/01 10:25:02   1497s] ### PDHT_Row_Thread::compute_flow_cap starts on Thu Dec  1 10:25:02 2022 with memory = 2575.79 (MB), peak = 2659.60 (MB)
[12/01 10:25:03   1499s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:02, real:00:00:01, mem:2.5 GB, peak:2.6 GB --3.37 [4]--
[12/01 10:25:03   1499s] ### adjust_flow_cap starts on Thu Dec  1 10:25:03 2022 with memory = 2586.56 (MB), peak = 2659.60 (MB)
[12/01 10:25:03   1499s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB --2.48 [4]--
[12/01 10:25:03   1499s] ### adjust_flow_per_partial_route_obs starts on Thu Dec  1 10:25:03 2022 with memory = 2587.30 (MB), peak = 2659.60 (MB)
[12/01 10:25:03   1499s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB --1.00 [4]--
[12/01 10:25:03   1499s] ### set_via_blocked starts on Thu Dec  1 10:25:03 2022 with memory = 2587.30 (MB), peak = 2659.60 (MB)
[12/01 10:25:03   1499s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB --2.51 [4]--
[12/01 10:25:03   1499s] ### copy_flow starts on Thu Dec  1 10:25:03 2022 with memory = 2587.30 (MB), peak = 2659.60 (MB)
[12/01 10:25:03   1499s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB --2.67 [4]--
[12/01 10:25:03   1499s] #Routing resource analysis is done on Thu Dec  1 10:25:03 2022
[12/01 10:25:03   1499s] #
[12/01 10:25:03   1499s] ### report_flow_cap starts on Thu Dec  1 10:25:03 2022 with memory = 2586.87 (MB), peak = 2659.60 (MB)
[12/01 10:25:03   1499s] #  Resource Analysis:
[12/01 10:25:03   1499s] #
[12/01 10:25:03   1499s] #               Routing  #Avail      #Track     #Total     %Gcell
[12/01 10:25:03   1499s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[12/01 10:25:03   1499s] #  --------------------------------------------------------------
[12/01 10:25:03   1499s] #  M1             H        4718        5282      444889    12.24%
[12/01 10:25:03   1499s] #  M2             V        9911          89      444889     0.00%
[12/01 10:25:03   1499s] #  M3             H        9941          59      444889     0.00%
[12/01 10:25:03   1499s] #  M4             V        9914          86      444889     0.00%
[12/01 10:25:03   1499s] #  M5             H        9820         180      444889     1.80%
[12/01 10:25:03   1499s] #  M6             V       10000           0      444889     0.00%
[12/01 10:25:03   1499s] #  --------------------------------------------------------------
[12/01 10:25:03   1499s] #  Total                  54306       9.49%     2669334     2.34%
[12/01 10:25:03   1499s] #
[12/01 10:25:03   1499s] #  153 nets (0.14%) with 1 preferred extra spacing.
[12/01 10:25:03   1499s] #
[12/01 10:25:03   1499s] #
[12/01 10:25:03   1499s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB --1.23 [4]--
[12/01 10:25:03   1499s] ### analyze_m2_tracks starts on Thu Dec  1 10:25:03 2022 with memory = 2586.87 (MB), peak = 2659.60 (MB)
[12/01 10:25:03   1499s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB --0.99 [4]--
[12/01 10:25:03   1499s] ### report_initial_resource starts on Thu Dec  1 10:25:03 2022 with memory = 2586.87 (MB), peak = 2659.60 (MB)
[12/01 10:25:03   1499s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB --1.00 [4]--
[12/01 10:25:03   1499s] ### mark_pg_pins_accessibility starts on Thu Dec  1 10:25:03 2022 with memory = 2586.87 (MB), peak = 2659.60 (MB)
[12/01 10:25:03   1499s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB --1.01 [4]--
[12/01 10:25:03   1499s] ### set_net_region starts on Thu Dec  1 10:25:03 2022 with memory = 2586.87 (MB), peak = 2659.60 (MB)
[12/01 10:25:03   1499s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB --1.00 [4]--
[12/01 10:25:03   1499s] #
[12/01 10:25:03   1499s] #Global routing data preparation is done on Thu Dec  1 10:25:03 2022
[12/01 10:25:03   1499s] #
[12/01 10:25:03   1499s] #cpu time = 00:00:03, elapsed time = 00:00:01, memory = 2586.87 (MB), peak = 2659.60 (MB)
[12/01 10:25:03   1499s] #
[12/01 10:25:03   1499s] ### prepare_level starts on Thu Dec  1 10:25:03 2022 with memory = 2586.87 (MB), peak = 2659.60 (MB)
[12/01 10:25:03   1499s] ### init level 1 starts on Thu Dec  1 10:25:03 2022 with memory = 2586.87 (MB), peak = 2659.60 (MB)
[12/01 10:25:03   1499s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB --0.83 [4]--
[12/01 10:25:03   1499s] ### Level 1 hgrid = 667 X 667
[12/01 10:25:03   1499s] ### init level 2 starts on Thu Dec  1 10:25:03 2022 with memory = 2586.87 (MB), peak = 2659.60 (MB)
[12/01 10:25:03   1499s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB --2.25 [4]--
[12/01 10:25:03   1499s] ### Level 2 hgrid = 167 X 167
[12/01 10:25:03   1499s] ### init level 3 starts on Thu Dec  1 10:25:03 2022 with memory = 2595.27 (MB), peak = 2659.60 (MB)
[12/01 10:25:03   1500s] ### init level 3 cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB --0.89 [4]--
[12/01 10:25:03   1500s] ### Level 3 hgrid = 42 X 42  (large_net only)
[12/01 10:25:03   1500s] ### init level 4 starts on Thu Dec  1 10:25:03 2022 with memory = 2596.28 (MB), peak = 2659.60 (MB)
[12/01 10:25:03   1500s] ### init level 4 cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB --1.07 [4]--
[12/01 10:25:03   1500s] ### Level 4 hgrid = 11 X 11  (large_net only)
[12/01 10:25:03   1500s] ### prepare_level_flow starts on Thu Dec  1 10:25:03 2022 with memory = 2599.33 (MB), peak = 2659.60 (MB)
[12/01 10:25:03   1500s] ### init_flow_edge starts on Thu Dec  1 10:25:03 2022 with memory = 2599.33 (MB), peak = 2659.60 (MB)
[12/01 10:25:03   1500s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB --2.33 [4]--
[12/01 10:25:03   1500s] ### init_flow_edge starts on Thu Dec  1 10:25:03 2022 with memory = 2599.33 (MB), peak = 2659.60 (MB)
[12/01 10:25:03   1500s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB --2.06 [4]--
[12/01 10:25:03   1500s] ### init_flow_edge starts on Thu Dec  1 10:25:03 2022 with memory = 2599.37 (MB), peak = 2659.60 (MB)
[12/01 10:25:03   1500s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB --1.66 [4]--
[12/01 10:25:03   1500s] ### init_flow_edge starts on Thu Dec  1 10:25:03 2022 with memory = 2599.37 (MB), peak = 2659.60 (MB)
[12/01 10:25:03   1500s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB --1.10 [4]--
[12/01 10:25:03   1500s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB --1.97 [4]--
[12/01 10:25:03   1500s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB --1.70 [4]--
[12/01 10:25:03   1500s] #
[12/01 10:25:03   1500s] #Global routing initialization is done on Thu Dec  1 10:25:03 2022
[12/01 10:25:03   1500s] #
[12/01 10:25:03   1500s] #cpu time = 00:00:03, elapsed time = 00:00:01, memory = 2599.38 (MB), peak = 2659.60 (MB)
[12/01 10:25:03   1500s] #
[12/01 10:25:03   1500s] ### routing large nets 
[12/01 10:25:03   1500s] #start global routing iteration 1...
[12/01 10:25:03   1500s] ### init_flow_edge starts on Thu Dec  1 10:25:03 2022 with memory = 2599.38 (MB), peak = 2659.60 (MB)
[12/01 10:25:03   1500s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB --1.10 [4]--
[12/01 10:25:03   1500s] ### routing at level 4 (topmost level) iter 0
[12/01 10:25:03   1500s] ### Uniform Hboxes (3x3)
[12/01 10:25:03   1500s] ### routing at level 3 iter 0 for 0 hboxes
[12/01 10:25:04   1501s] ### Uniform Hboxes (10x10)
[12/01 10:25:04   1501s] ### routing at level 2 iter 0 for 0 hboxes
[12/01 10:25:04   1501s] ### Uniform Hboxes (42x42)
[12/01 10:25:04   1501s] ### routing at level 1 iter 0 for 0 hboxes
[12/01 10:25:05   1502s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2657.80 (MB), peak = 2714.82 (MB)
[12/01 10:25:05   1502s] #
[12/01 10:25:05   1502s] #start global routing iteration 2...
[12/01 10:25:05   1502s] ### init_flow_edge starts on Thu Dec  1 10:25:05 2022 with memory = 2657.80 (MB), peak = 2714.82 (MB)
[12/01 10:25:05   1502s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.7 GB --1.75 [4]--
[12/01 10:25:05   1502s] ### cal_flow starts on Thu Dec  1 10:25:05 2022 with memory = 2658.09 (MB), peak = 2714.82 (MB)
[12/01 10:25:05   1502s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.7 GB --0.99 [4]--
[12/01 10:25:05   1502s] ### Uniform Hboxes (9x9)
[12/01 10:25:05   1502s] ### routing at level 1 iter 0 for 0 hboxes
[12/01 10:25:10   1512s] ### measure_qor starts on Thu Dec  1 10:25:10 2022 with memory = 2721.42 (MB), peak = 2721.86 (MB)
[12/01 10:25:10   1512s] ### measure_congestion starts on Thu Dec  1 10:25:10 2022 with memory = 2721.42 (MB), peak = 2721.86 (MB)
[12/01 10:25:10   1512s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.7 GB --1.00 [4]--
[12/01 10:25:10   1512s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.7 GB --2.26 [4]--
[12/01 10:25:10   1512s] #cpu time = 00:00:10, elapsed time = 00:00:05, memory = 2698.23 (MB), peak = 2721.86 (MB)
[12/01 10:25:10   1512s] #
[12/01 10:25:10   1512s] #start global routing iteration 3...
[12/01 10:25:10   1512s] ### init_flow_edge starts on Thu Dec  1 10:25:10 2022 with memory = 2698.23 (MB), peak = 2721.86 (MB)
[12/01 10:25:10   1512s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.7 GB --2.24 [4]--
[12/01 10:25:10   1512s] ### cal_flow starts on Thu Dec  1 10:25:10 2022 with memory = 2698.35 (MB), peak = 2721.86 (MB)
[12/01 10:25:10   1512s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.7 GB --0.99 [4]--
[12/01 10:25:10   1512s] ### routing at level 2 (topmost level) iter 0
[12/01 10:25:13   1515s] ### measure_qor starts on Thu Dec  1 10:25:13 2022 with memory = 2698.61 (MB), peak = 2721.86 (MB)
[12/01 10:25:13   1515s] ### measure_congestion starts on Thu Dec  1 10:25:13 2022 with memory = 2698.61 (MB), peak = 2721.86 (MB)
[12/01 10:25:13   1515s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.7 GB --0.99 [4]--
[12/01 10:25:13   1515s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.7 GB --2.23 [4]--
[12/01 10:25:13   1515s] ### routing at level 2 (topmost level) iter 1
[12/01 10:25:13   1516s] ### measure_qor starts on Thu Dec  1 10:25:13 2022 with memory = 2698.61 (MB), peak = 2721.86 (MB)
[12/01 10:25:13   1516s] ### measure_congestion starts on Thu Dec  1 10:25:13 2022 with memory = 2698.61 (MB), peak = 2721.86 (MB)
[12/01 10:25:13   1516s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.7 GB --0.99 [4]--
[12/01 10:25:13   1516s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.7 GB --3.66 [4]--
[12/01 10:25:13   1516s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2697.98 (MB), peak = 2721.86 (MB)
[12/01 10:25:13   1516s] #
[12/01 10:25:13   1516s] #start global routing iteration 4...
[12/01 10:25:14   1516s] ### Uniform Hboxes (9x9)
[12/01 10:25:14   1516s] ### routing at level 1 iter 0 for 0 hboxes
[12/01 10:25:18   1523s] ### measure_qor starts on Thu Dec  1 10:25:18 2022 with memory = 2709.82 (MB), peak = 2721.86 (MB)
[12/01 10:25:18   1523s] ### measure_congestion starts on Thu Dec  1 10:25:18 2022 with memory = 2709.82 (MB), peak = 2721.86 (MB)
[12/01 10:25:19   1523s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.7 GB --0.99 [4]--
[12/01 10:25:19   1523s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.7 GB --1.77 [4]--
[12/01 10:25:19   1523s] ### measure_congestion starts on Thu Dec  1 10:25:19 2022 with memory = 2709.82 (MB), peak = 2721.86 (MB)
[12/01 10:25:19   1523s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.7 GB --0.99 [4]--
[12/01 10:25:19   1524s] ### Uniform Hboxes (9x9)
[12/01 10:25:19   1524s] ### routing at level 1 iter 1 for 0 hboxes
[12/01 10:25:29   1542s] ### measure_qor starts on Thu Dec  1 10:25:29 2022 with memory = 2717.05 (MB), peak = 2721.86 (MB)
[12/01 10:25:29   1542s] ### measure_congestion starts on Thu Dec  1 10:25:29 2022 with memory = 2717.05 (MB), peak = 2721.86 (MB)
[12/01 10:25:29   1542s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.7 GB --1.00 [4]--
[12/01 10:25:29   1542s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.7 GB --2.28 [4]--
[12/01 10:25:30   1543s] #cpu time = 00:00:27, elapsed time = 00:00:16, memory = 2709.32 (MB), peak = 2721.86 (MB)
[12/01 10:25:30   1543s] #
[12/01 10:25:30   1543s] ### route_end starts on Thu Dec  1 10:25:30 2022 with memory = 2709.32 (MB), peak = 2721.86 (MB)
[12/01 10:25:30   1543s] #
[12/01 10:25:30   1543s] #Total number of trivial nets (e.g. < 2 pins) = 2158 (skipped).
[12/01 10:25:30   1543s] #Total number of nets with skipped attribute = 2 (skipped).
[12/01 10:25:30   1543s] #Total number of routable nets = 106718.
[12/01 10:25:30   1543s] #Total number of nets in the design = 108878.
[12/01 10:25:30   1543s] #
[12/01 10:25:30   1543s] #106718 routable nets have routed wires.
[12/01 10:25:30   1543s] #2 skipped nets have only detail routed wires.
[12/01 10:25:30   1543s] #38 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/01 10:25:30   1543s] #115 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/01 10:25:30   1543s] #
[12/01 10:25:30   1543s] #Routed nets constraints summary:
[12/01 10:25:30   1543s] #------------------------------------------------
[12/01 10:25:30   1543s] #        Rules   Pref Extra Space   Unconstrained  
[12/01 10:25:30   1543s] #------------------------------------------------
[12/01 10:25:30   1543s] #      Default                 38          106565  
[12/01 10:25:30   1543s] #------------------------------------------------
[12/01 10:25:30   1543s] #        Total                 38          106565  
[12/01 10:25:30   1543s] #------------------------------------------------
[12/01 10:25:30   1543s] #
[12/01 10:25:30   1543s] #Routing constraints summary of the whole design:
[12/01 10:25:30   1543s] #------------------------------------------------
[12/01 10:25:30   1543s] #        Rules   Pref Extra Space   Unconstrained  
[12/01 10:25:30   1543s] #------------------------------------------------
[12/01 10:25:30   1543s] #      Default                153          106567  
[12/01 10:25:30   1543s] #------------------------------------------------
[12/01 10:25:30   1543s] #        Total                153          106567  
[12/01 10:25:30   1543s] #------------------------------------------------
[12/01 10:25:30   1543s] #
[12/01 10:25:30   1543s] ### adjust_flow_per_partial_route_obs starts on Thu Dec  1 10:25:30 2022 with memory = 2709.32 (MB), peak = 2721.86 (MB)
[12/01 10:25:30   1543s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.7 GB --1.05 [4]--
[12/01 10:25:30   1543s] ### cal_base_flow starts on Thu Dec  1 10:25:30 2022 with memory = 2709.32 (MB), peak = 2721.86 (MB)
[12/01 10:25:30   1543s] ### init_flow_edge starts on Thu Dec  1 10:25:30 2022 with memory = 2709.32 (MB), peak = 2721.86 (MB)
[12/01 10:25:30   1543s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.7 GB --2.31 [4]--
[12/01 10:25:30   1543s] ### cal_flow starts on Thu Dec  1 10:25:30 2022 with memory = 2709.57 (MB), peak = 2721.86 (MB)
[12/01 10:25:30   1543s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.7 GB --1.00 [4]--
[12/01 10:25:30   1543s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.7 GB --1.02 [4]--
[12/01 10:25:30   1543s] ### report_overcon starts on Thu Dec  1 10:25:30 2022 with memory = 2709.57 (MB), peak = 2721.86 (MB)
[12/01 10:25:30   1543s] #
[12/01 10:25:30   1543s] #  Congestion Analysis: (blocked Gcells are excluded)
[12/01 10:25:30   1543s] #
[12/01 10:25:30   1543s] #                 OverCon       OverCon       OverCon          
[12/01 10:25:30   1543s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[12/01 10:25:30   1543s] #     Layer           (1)           (2)           (3)   OverCon  Flow/Cap
[12/01 10:25:30   1543s] #  --------------------------------------------------------------------------
[12/01 10:25:30   1543s] #  M1            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.49  
[12/01 10:25:30   1543s] #  M2            4(0.00%)      1(0.00%)      1(0.00%)   (0.00%)     0.07  
[12/01 10:25:30   1543s] #  M3            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.07  
[12/01 10:25:30   1543s] #  M4            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.03  
[12/01 10:25:30   1543s] #  M5            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.03  
[12/01 10:25:30   1543s] #  M6            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[12/01 10:25:30   1543s] #  --------------------------------------------------------------------------
[12/01 10:25:30   1543s] #     Total      4(0.00%)      1(0.00%)      1(0.00%)   (0.00%)
[12/01 10:25:30   1543s] #
[12/01 10:25:30   1543s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
[12/01 10:25:30   1543s] #  Overflow after GR: 0.00% H + 0.00% V
[12/01 10:25:30   1543s] #
[12/01 10:25:30   1543s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.7 GB --1.00 [4]--
[12/01 10:25:30   1543s] ### cal_base_flow starts on Thu Dec  1 10:25:30 2022 with memory = 2709.57 (MB), peak = 2721.86 (MB)
[12/01 10:25:30   1543s] ### init_flow_edge starts on Thu Dec  1 10:25:30 2022 with memory = 2709.57 (MB), peak = 2721.86 (MB)
[12/01 10:25:30   1543s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.7 GB --2.31 [4]--
[12/01 10:25:30   1543s] ### cal_flow starts on Thu Dec  1 10:25:30 2022 with memory = 2709.63 (MB), peak = 2721.86 (MB)
[12/01 10:25:31   1544s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.7 GB --1.00 [4]--
[12/01 10:25:31   1544s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.7 GB --1.02 [4]--
[12/01 10:25:31   1544s] ### generate_cong_map_content starts on Thu Dec  1 10:25:31 2022 with memory = 2709.63 (MB), peak = 2721.86 (MB)
[12/01 10:25:31   1544s] ### Sync with Inovus CongMap starts on Thu Dec  1 10:25:31 2022 with memory = 2715.46 (MB), peak = 2721.86 (MB)
[12/01 10:25:31   1544s] #Hotspot report including placement blocked areas
[12/01 10:25:31   1544s] OPERPROF: Starting HotSpotCal at level 1, MEM:3399.2M, EPOCH TIME: 1669911931.262217
[12/01 10:25:31   1544s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[12/01 10:25:31   1544s] [hotspot] |   layer    |  max hotspot  | total hotspot |            hotspot bbox             |
[12/01 10:25:31   1544s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[12/01 10:25:31   1544s] [hotspot] |   M1(H)    |          0.17 |          0.87 |   543.74  1055.85   607.74  1119.85 |
[12/01 10:25:31   1545s] [hotspot] |   M2(V)    |          0.00 |          0.00 |   (none)                            |
[12/01 10:25:31   1545s] [hotspot] |   M3(H)    |          0.00 |          0.00 |   (none)                            |
[12/01 10:25:31   1545s] [hotspot] |   M4(V)    |          0.00 |          0.00 |   (none)                            |
[12/01 10:25:31   1546s] [hotspot] |   M5(H)    |         43.53 |         43.53 |  1951.74    -0.15  2000.27    63.84 |
[12/01 10:25:32   1546s] [hotspot] |   M6(V)    |          0.00 |          0.00 |   (none)                            |
[12/01 10:25:32   1546s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[12/01 10:25:32   1546s] [hotspot] |   worst    | (M5)    43.53 | (M5)    43.53 |                                     |
[12/01 10:25:32   1546s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[12/01 10:25:32   1546s] [hotspot] | all layers |          0.00 |          0.00 |                                     |
[12/01 10:25:32   1546s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[12/01 10:25:32   1546s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/01 10:25:32   1546s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[12/01 10:25:32   1546s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/01 10:25:32   1546s] OPERPROF: Finished HotSpotCal at level 1, CPU:2.327, REAL:0.908, MEM:3399.2M, EPOCH TIME: 1669911932.170658
[12/01 10:25:32   1546s] ### Sync with Inovus CongMap cpu:00:00:02, real:00:00:01, mem:2.7 GB, peak:2.7 GB --2.56 [4]--
[12/01 10:25:32   1546s] ### generate_cong_map_content cpu:00:00:02, real:00:00:01, mem:2.7 GB, peak:2.7 GB --2.56 [4]--
[12/01 10:25:32   1546s] ### update starts on Thu Dec  1 10:25:32 2022 with memory = 2716.33 (MB), peak = 2721.86 (MB)
[12/01 10:25:32   1546s] #Complete Global Routing.
[12/01 10:25:32   1547s] #Total number of nets with non-default rule or having extra spacing = 153
[12/01 10:25:32   1547s] #Total wire length = 2101234 um.
[12/01 10:25:32   1547s] #Total half perimeter of net bounding box = 1950921 um.
[12/01 10:25:32   1547s] #Total wire length on LAYER M1 = 232 um.
[12/01 10:25:32   1547s] #Total wire length on LAYER M2 = 631875 um.
[12/01 10:25:32   1547s] #Total wire length on LAYER M3 = 906237 um.
[12/01 10:25:32   1547s] #Total wire length on LAYER M4 = 389549 um.
[12/01 10:25:32   1547s] #Total wire length on LAYER M5 = 171592 um.
[12/01 10:25:32   1547s] #Total wire length on LAYER M6 = 1749 um.
[12/01 10:25:32   1547s] #Total wire length on LAYER M7 = 0 um.
[12/01 10:25:32   1547s] #Total wire length on LAYER M8 = 0 um.
[12/01 10:25:32   1547s] #Total wire length on LAYER M9 = 0 um.
[12/01 10:25:32   1547s] #Total number of vias = 642765
[12/01 10:25:32   1547s] #Up-Via Summary (total 642765):
[12/01 10:25:32   1547s] #           
[12/01 10:25:32   1547s] #-----------------------
[12/01 10:25:32   1547s] # M1             358413
[12/01 10:25:32   1547s] # M2             244651
[12/01 10:25:32   1547s] # M3              32938
[12/01 10:25:32   1547s] # M4               6673
[12/01 10:25:32   1547s] # M5                 90
[12/01 10:25:32   1547s] #-----------------------
[12/01 10:25:32   1547s] #                642765 
[12/01 10:25:32   1547s] #
[12/01 10:25:32   1547s] ### update cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.7 GB --1.60 [4]--
[12/01 10:25:32   1547s] ### report_overcon starts on Thu Dec  1 10:25:32 2022 with memory = 2717.88 (MB), peak = 2721.86 (MB)
[12/01 10:25:32   1547s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.7 GB --1.00 [4]--
[12/01 10:25:32   1547s] ### report_overcon starts on Thu Dec  1 10:25:32 2022 with memory = 2717.88 (MB), peak = 2721.86 (MB)
[12/01 10:25:32   1547s] #Max overcon = 3 tracks.
[12/01 10:25:32   1547s] #Total overcon = 0.00%.
[12/01 10:25:32   1547s] #Worst layer Gcell overcon rate = 0.00%.
[12/01 10:25:32   1547s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.7 GB --1.00 [4]--
[12/01 10:25:32   1547s] ### route_end cpu:00:00:04, real:00:00:03, mem:2.7 GB, peak:2.7 GB --1.63 [4]--
[12/01 10:25:32   1548s] ### global_route design signature (33): route=1219628948 net_attr=1354715053
[12/01 10:25:32   1548s] #
[12/01 10:25:32   1548s] #Global routing statistics:
[12/01 10:25:32   1548s] #Cpu time = 00:00:51
[12/01 10:25:32   1548s] #Elapsed time = 00:00:31
[12/01 10:25:32   1548s] #Increased memory = 154.94 (MB)
[12/01 10:25:32   1548s] #Total memory = 2689.36 (MB)
[12/01 10:25:32   1548s] #Peak memory = 2721.86 (MB)
[12/01 10:25:32   1548s] #
[12/01 10:25:32   1548s] #Finished global routing on Thu Dec  1 10:25:32 2022
[12/01 10:25:32   1548s] #
[12/01 10:25:32   1548s] #
[12/01 10:25:32   1548s] ### Time Record (Global Routing) is uninstalled.
[12/01 10:25:32   1548s] ### Time Record (Data Preparation) is installed.
[12/01 10:25:33   1548s] ### Time Record (Data Preparation) is uninstalled.
[12/01 10:25:33   1548s] ### track-assign external-init starts on Thu Dec  1 10:25:33 2022 with memory = 2655.77 (MB), peak = 2721.86 (MB)
[12/01 10:25:33   1548s] ### Time Record (Track Assignment) is installed.
[12/01 10:25:33   1549s] ### Time Record (Track Assignment) is uninstalled.
[12/01 10:25:33   1549s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.7 GB --1.54 [4]--
[12/01 10:25:33   1549s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2655.77 (MB), peak = 2721.86 (MB)
[12/01 10:25:33   1549s] ### track-assign engine-init starts on Thu Dec  1 10:25:33 2022 with memory = 2655.77 (MB), peak = 2721.86 (MB)
[12/01 10:25:33   1549s] ### Time Record (Track Assignment) is installed.
[12/01 10:25:34   1549s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.7 GB --1.07 [4]--
[12/01 10:25:34   1549s] ### track-assign core-engine starts on Thu Dec  1 10:25:34 2022 with memory = 2655.77 (MB), peak = 2721.86 (MB)
[12/01 10:25:34   1549s] #Start Track Assignment.
[12/01 10:25:39   1564s] #Done with 162194 horizontal wires in 21 hboxes and 144298 vertical wires in 21 hboxes.
[12/01 10:25:44   1580s] #Done with 37976 horizontal wires in 21 hboxes and 29143 vertical wires in 21 hboxes.
[12/01 10:25:45   1583s] #Done with 21 horizontal wires in 21 hboxes and 21 vertical wires in 21 hboxes.
[12/01 10:25:45   1583s] #
[12/01 10:25:45   1583s] #Track assignment summary:
[12/01 10:25:45   1583s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[12/01 10:25:45   1583s] #------------------------------------------------------------------------
[12/01 10:25:45   1583s] # M1           193.85 	100.32%  	  0.00% 	100.32%
[12/01 10:25:45   1583s] # M2        624264.63 	  0.03%  	  0.00% 	  0.00%
[12/01 10:25:45   1583s] # M3        864610.86 	  0.07%  	  0.00% 	  0.00%
[12/01 10:25:45   1583s] # M4        365811.42 	  0.00%  	  0.00% 	  0.00%
[12/01 10:25:45   1583s] # M5        171698.01 	  0.00%  	  0.00% 	  0.00%
[12/01 10:25:45   1583s] # M6          1749.80 	  0.00%  	  0.00% 	  0.00%
[12/01 10:25:45   1583s] #------------------------------------------------------------------------
[12/01 10:25:45   1583s] # All     2028328.57  	  0.05% 	  0.00% 	  0.00%
[12/01 10:25:46   1584s] #Complete Track Assignment.
[12/01 10:25:46   1584s] #Total number of nets with non-default rule or having extra spacing = 153
[12/01 10:25:46   1584s] #Total wire length = 2081319 um.
[12/01 10:25:46   1584s] #Total half perimeter of net bounding box = 1950921 um.
[12/01 10:25:46   1584s] #Total wire length on LAYER M1 = 189 um.
[12/01 10:25:46   1584s] #Total wire length on LAYER M2 = 624710 um.
[12/01 10:25:46   1584s] #Total wire length on LAYER M3 = 894615 um.
[12/01 10:25:46   1584s] #Total wire length on LAYER M4 = 388431 um.
[12/01 10:25:46   1584s] #Total wire length on LAYER M5 = 171628 um.
[12/01 10:25:46   1584s] #Total wire length on LAYER M6 = 1745 um.
[12/01 10:25:46   1584s] #Total wire length on LAYER M7 = 0 um.
[12/01 10:25:46   1584s] #Total wire length on LAYER M8 = 0 um.
[12/01 10:25:46   1584s] #Total wire length on LAYER M9 = 0 um.
[12/01 10:25:46   1584s] #Total number of vias = 642765
[12/01 10:25:46   1584s] #Up-Via Summary (total 642765):
[12/01 10:25:46   1584s] #           
[12/01 10:25:46   1584s] #-----------------------
[12/01 10:25:46   1584s] # M1             358413
[12/01 10:25:46   1584s] # M2             244651
[12/01 10:25:46   1584s] # M3              32938
[12/01 10:25:46   1584s] # M4               6673
[12/01 10:25:46   1584s] # M5                 90
[12/01 10:25:46   1584s] #-----------------------
[12/01 10:25:46   1584s] #                642765 
[12/01 10:25:46   1584s] #
[12/01 10:25:46   1584s] ### track_assign design signature (36): route=1936180368
[12/01 10:25:46   1584s] ### track-assign core-engine cpu:00:00:35, real:00:00:12, mem:2.7 GB, peak:2.7 GB --2.85 [4]--
[12/01 10:25:46   1584s] ### Time Record (Track Assignment) is uninstalled.
[12/01 10:25:46   1584s] #cpu time = 00:00:36, elapsed time = 00:00:13, memory = 2657.68 (MB), peak = 2725.24 (MB)
[12/01 10:25:46   1584s] #
[12/01 10:25:47   1585s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/01 10:25:47   1585s] #Cpu time = 00:01:44
[12/01 10:25:47   1585s] #Elapsed time = 00:00:52
[12/01 10:25:47   1585s] #Increased memory = 168.65 (MB)
[12/01 10:25:47   1585s] #Total memory = 2657.68 (MB)
[12/01 10:25:47   1585s] #Peak memory = 2725.24 (MB)
[12/01 10:25:47   1585s] #Using multithreading with 4 threads.
[12/01 10:25:47   1585s] ### Time Record (Detail Routing) is installed.
[12/01 10:25:48   1587s] ### drc_pitch = 4160 ( 2.08000 um) drc_range = 3940 ( 1.97000 um) route_pitch = 2120 ( 1.06000 um) patch_pitch = 6640 ( 3.32000 um) top_route_layer = 6 top_pin_layer = 6
[12/01 10:25:48   1587s] #
[12/01 10:25:48   1587s] #Start Detail Routing..
[12/01 10:25:48   1587s] #start initial detail routing ...
[12/01 10:25:48   1587s] ### Design has 0 dirty nets, 384682 dirty-areas)
[12/01 10:26:06   1655s] #    completing 10% with 740 violations
[12/01 10:26:06   1655s] #    elapsed time = 00:00:18, memory = 2782.41 (MB)
[12/01 10:26:47   1805s] #    completing 20% with 2722 violations
[12/01 10:26:47   1805s] #    elapsed time = 00:01:00, memory = 2803.45 (MB)
[12/01 10:26:48   1806s] #    completing 30% with 2765 violations
[12/01 10:26:48   1806s] #    elapsed time = 00:01:00, memory = 2806.41 (MB)
[12/01 10:27:35   1976s] #    completing 40% with 3506 violations
[12/01 10:27:35   1976s] #    elapsed time = 00:01:47, memory = 2802.98 (MB)
[12/01 10:27:49   2024s] #    completing 50% with 3913 violations
[12/01 10:27:49   2024s] #    elapsed time = 00:02:01, memory = 2800.96 (MB)
[12/01 10:28:05   2083s] #    completing 60% with 4449 violations
[12/01 10:28:05   2083s] #    elapsed time = 00:02:17, memory = 2802.96 (MB)
[12/01 10:28:42   2229s] #    completing 70% with 5866 violations
[12/01 10:28:42   2229s] #    elapsed time = 00:02:54, memory = 2814.89 (MB)
[12/01 10:28:42   2230s] #    completing 80% with 5868 violations
[12/01 10:28:42   2230s] #    elapsed time = 00:02:54, memory = 2809.43 (MB)
[12/01 10:29:24   2390s] #    completing 90% with 6364 violations
[12/01 10:29:24   2390s] #    elapsed time = 00:03:36, memory = 2816.60 (MB)
[12/01 10:29:37   2432s] #    completing 100% with 6570 violations
[12/01 10:29:37   2432s] #    elapsed time = 00:03:49, memory = 2815.67 (MB)
[12/01 10:29:37   2433s] #   number of violations = 6570
[12/01 10:29:37   2433s] #
[12/01 10:29:37   2433s] #    By Layer and Type :
[12/01 10:29:37   2433s] #	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
[12/01 10:29:37   2433s] #	M1            8       33        2     6151        0     6194
[12/01 10:29:37   2433s] #	M2           88       63      210        0        4      365
[12/01 10:29:37   2433s] #	M3            1        3        5        0        0        9
[12/01 10:29:37   2433s] #	M4            2        0        0        0        0        2
[12/01 10:29:37   2433s] #	Totals       99       99      217     6151        4     6570
[12/01 10:29:37   2433s] #289238 out of 462339 instances (62.6%) need to be verified(marked ipoed), dirty area = 105.3%.
[12/01 10:29:54   2492s] #   number of violations = 6636
[12/01 10:29:54   2492s] #
[12/01 10:29:54   2492s] #    By Layer and Type :
[12/01 10:29:54   2492s] #	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
[12/01 10:29:54   2492s] #	M1            8       33        2     6215        0     6258
[12/01 10:29:54   2492s] #	M2           88       64      210        0        4      366
[12/01 10:29:54   2492s] #	M3            1        4        5        0        0       10
[12/01 10:29:54   2492s] #	M4            2        0        0        0        0        2
[12/01 10:29:54   2492s] #	Totals       99      101      217     6215        4     6636
[12/01 10:29:54   2492s] #cpu time = 00:15:05, elapsed time = 00:04:06, memory = 2657.45 (MB), peak = 2826.88 (MB)
[12/01 10:29:56   2501s] #start 1st optimization iteration ...
[12/01 10:30:05   2530s] #    completing 10% with 5559 violations
[12/01 10:30:05   2530s] #    elapsed time = 00:00:09, memory = 2768.69 (MB)
[12/01 10:30:15   2564s] #    completing 20% with 4222 violations
[12/01 10:30:15   2564s] #    elapsed time = 00:00:18, memory = 2790.73 (MB)
[12/01 10:30:21   2590s] #    completing 30% with 3306 violations
[12/01 10:30:21   2590s] #    elapsed time = 00:00:25, memory = 2789.89 (MB)
[12/01 10:30:29   2617s] #    completing 40% with 2371 violations
[12/01 10:30:29   2617s] #    elapsed time = 00:00:32, memory = 2796.40 (MB)
[12/01 10:30:34   2638s] #    completing 50% with 1812 violations
[12/01 10:30:34   2638s] #    elapsed time = 00:00:38, memory = 2791.45 (MB)
[12/01 10:30:40   2659s] #    completing 60% with 1214 violations
[12/01 10:30:40   2659s] #    elapsed time = 00:00:43, memory = 2789.10 (MB)
[12/01 10:30:45   2678s] #    completing 70% with 715 violations
[12/01 10:30:45   2678s] #    elapsed time = 00:00:49, memory = 2787.62 (MB)
[12/01 10:30:49   2693s] #    completing 80% with 362 violations
[12/01 10:30:49   2693s] #    elapsed time = 00:00:53, memory = 2780.29 (MB)
[12/01 10:30:52   2703s] #    completing 90% with 175 violations
[12/01 10:30:52   2703s] #    elapsed time = 00:00:56, memory = 2783.94 (MB)
[12/01 10:30:54   2712s] #    completing 100% with 40 violations
[12/01 10:30:54   2712s] #    elapsed time = 00:00:58, memory = 2779.95 (MB)
[12/01 10:30:55   2713s] #   number of violations = 40
[12/01 10:30:55   2713s] #
[12/01 10:30:55   2713s] #    By Layer and Type :
[12/01 10:30:55   2713s] #	         MetSpc   EOLSpc    Short   CutSpc   Totals
[12/01 10:30:55   2713s] #	M1            0        0        0       33       33
[12/01 10:30:55   2713s] #	M2            3        2        0        0        5
[12/01 10:30:55   2713s] #	M3            0        0        2        0        2
[12/01 10:30:55   2713s] #	Totals        3        2        2       33       40
[12/01 10:30:55   2713s] #cpu time = 00:03:32, elapsed time = 00:00:58, memory = 2667.84 (MB), peak = 2826.88 (MB)
[12/01 10:30:55   2713s] #start 2nd optimization iteration ...
[12/01 10:30:56   2717s] #   number of violations = 16
[12/01 10:30:56   2717s] #
[12/01 10:30:56   2717s] #    By Layer and Type :
[12/01 10:30:56   2717s] #	         MetSpc   EOLSpc    Short   CutSpc   Totals
[12/01 10:30:56   2717s] #	M1            0        0        0       11       11
[12/01 10:30:56   2717s] #	M2            1        1        0        0        2
[12/01 10:30:56   2717s] #	M3            0        1        1        0        2
[12/01 10:30:56   2717s] #	M4            1        0        0        0        1
[12/01 10:30:56   2717s] #	Totals        2        2        1       11       16
[12/01 10:30:56   2717s] #cpu time = 00:00:04, elapsed time = 00:00:01, memory = 2649.88 (MB), peak = 2826.88 (MB)
[12/01 10:30:56   2717s] #start 3rd optimization iteration ...
[12/01 10:30:56   2719s] #   number of violations = 9
[12/01 10:30:56   2719s] #
[12/01 10:30:56   2719s] #    By Layer and Type :
[12/01 10:30:56   2719s] #	         MetSpc   CutSpc   Totals
[12/01 10:30:56   2719s] #	M1            0        5        5
[12/01 10:30:56   2719s] #	M2            0        0        0
[12/01 10:30:56   2719s] #	M3            2        0        2
[12/01 10:30:56   2719s] #	M4            2        0        2
[12/01 10:30:56   2719s] #	Totals        4        5        9
[12/01 10:30:56   2719s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2650.11 (MB), peak = 2826.88 (MB)
[12/01 10:30:56   2719s] #start 4th optimization iteration ...
[12/01 10:30:57   2720s] #   number of violations = 6
[12/01 10:30:57   2720s] #
[12/01 10:30:57   2720s] #    By Layer and Type :
[12/01 10:30:57   2720s] #	         MetSpc   EOLSpc   CutSpc   Totals
[12/01 10:30:57   2720s] #	M1            0        0        3        3
[12/01 10:30:57   2720s] #	M2            0        0        0        0
[12/01 10:30:57   2720s] #	M3            1        1        0        2
[12/01 10:30:57   2720s] #	M4            1        0        0        1
[12/01 10:30:57   2720s] #	Totals        2        1        3        6
[12/01 10:30:57   2720s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2650.16 (MB), peak = 2826.88 (MB)
[12/01 10:30:57   2720s] #start 5th optimization iteration ...
[12/01 10:30:57   2721s] #   number of violations = 4
[12/01 10:30:57   2721s] #
[12/01 10:30:57   2721s] #    By Layer and Type :
[12/01 10:30:57   2721s] #	         MetSpc   Totals
[12/01 10:30:57   2721s] #	M1            0        0
[12/01 10:30:57   2721s] #	M2            0        0
[12/01 10:30:57   2721s] #	M3            2        2
[12/01 10:30:57   2721s] #	M4            2        2
[12/01 10:30:57   2721s] #	Totals        4        4
[12/01 10:30:57   2721s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2651.61 (MB), peak = 2826.88 (MB)
[12/01 10:30:57   2721s] #start 6th optimization iteration ...
[12/01 10:30:58   2722s] #   number of violations = 4
[12/01 10:30:58   2722s] #
[12/01 10:30:58   2722s] #    By Layer and Type :
[12/01 10:30:58   2722s] #	         MetSpc   Totals
[12/01 10:30:58   2722s] #	M1            0        0
[12/01 10:30:58   2722s] #	M2            0        0
[12/01 10:30:58   2722s] #	M3            2        2
[12/01 10:30:58   2722s] #	M4            2        2
[12/01 10:30:58   2722s] #	Totals        4        4
[12/01 10:30:58   2722s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2651.94 (MB), peak = 2826.88 (MB)
[12/01 10:30:58   2722s] #start 7th optimization iteration ...
[12/01 10:30:58   2723s] #   number of violations = 4
[12/01 10:30:58   2723s] #
[12/01 10:30:58   2723s] #    By Layer and Type :
[12/01 10:30:58   2723s] #	         MetSpc   Totals
[12/01 10:30:58   2723s] #	M1            0        0
[12/01 10:30:58   2723s] #	M2            0        0
[12/01 10:30:58   2723s] #	M3            2        2
[12/01 10:30:58   2723s] #	M4            2        2
[12/01 10:30:58   2723s] #	Totals        4        4
[12/01 10:30:58   2723s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2651.59 (MB), peak = 2826.88 (MB)
[12/01 10:30:58   2723s] #start 8th optimization iteration ...
[12/01 10:30:58   2724s] #   number of violations = 4
[12/01 10:30:58   2724s] #
[12/01 10:30:58   2724s] #    By Layer and Type :
[12/01 10:30:58   2724s] #	         MetSpc   Totals
[12/01 10:30:58   2724s] #	M1            0        0
[12/01 10:30:58   2724s] #	M2            0        0
[12/01 10:30:58   2724s] #	M3            2        2
[12/01 10:30:58   2724s] #	M4            2        2
[12/01 10:30:58   2724s] #	Totals        4        4
[12/01 10:30:58   2724s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2650.95 (MB), peak = 2826.88 (MB)
[12/01 10:30:58   2724s] #start 9th optimization iteration ...
[12/01 10:30:59   2724s] #   number of violations = 4
[12/01 10:30:59   2724s] #
[12/01 10:30:59   2724s] #    By Layer and Type :
[12/01 10:30:59   2724s] #	         MetSpc   Totals
[12/01 10:30:59   2724s] #	M1            0        0
[12/01 10:30:59   2724s] #	M2            0        0
[12/01 10:30:59   2724s] #	M3            2        2
[12/01 10:30:59   2724s] #	M4            2        2
[12/01 10:30:59   2724s] #	Totals        4        4
[12/01 10:30:59   2724s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2650.71 (MB), peak = 2826.88 (MB)
[12/01 10:30:59   2724s] #start 10th optimization iteration ...
[12/01 10:30:59   2725s] #   number of violations = 4
[12/01 10:30:59   2725s] #
[12/01 10:30:59   2725s] #    By Layer and Type :
[12/01 10:30:59   2725s] #	         MetSpc   Totals
[12/01 10:30:59   2725s] #	M1            0        0
[12/01 10:30:59   2725s] #	M2            0        0
[12/01 10:30:59   2725s] #	M3            2        2
[12/01 10:30:59   2725s] #	M4            2        2
[12/01 10:30:59   2725s] #	Totals        4        4
[12/01 10:30:59   2725s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2651.46 (MB), peak = 2826.88 (MB)
[12/01 10:30:59   2725s] #start 11th optimization iteration ...
[12/01 10:30:59   2726s] #   number of violations = 4
[12/01 10:30:59   2726s] #
[12/01 10:30:59   2726s] #    By Layer and Type :
[12/01 10:30:59   2726s] #	         MetSpc    Short   Totals
[12/01 10:30:59   2726s] #	M1            0        0        0
[12/01 10:30:59   2726s] #	M2            0        0        0
[12/01 10:30:59   2726s] #	M3            2        0        2
[12/01 10:30:59   2726s] #	M4            1        1        2
[12/01 10:30:59   2726s] #	Totals        3        1        4
[12/01 10:30:59   2726s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2651.25 (MB), peak = 2826.88 (MB)
[12/01 10:30:59   2726s] #start 12th optimization iteration ...
[12/01 10:31:00   2727s] #   number of violations = 4
[12/01 10:31:00   2727s] #
[12/01 10:31:00   2727s] #    By Layer and Type :
[12/01 10:31:00   2727s] #	         MetSpc   Totals
[12/01 10:31:00   2727s] #	M1            0        0
[12/01 10:31:00   2727s] #	M2            0        0
[12/01 10:31:00   2727s] #	M3            2        2
[12/01 10:31:00   2727s] #	M4            2        2
[12/01 10:31:00   2727s] #	Totals        4        4
[12/01 10:31:00   2727s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2650.51 (MB), peak = 2826.88 (MB)
[12/01 10:31:00   2727s] #start 13th optimization iteration ...
[12/01 10:31:00   2728s] #   number of violations = 4
[12/01 10:31:00   2728s] #
[12/01 10:31:00   2728s] #    By Layer and Type :
[12/01 10:31:00   2728s] #	         MetSpc   Totals
[12/01 10:31:00   2728s] #	M1            0        0
[12/01 10:31:00   2728s] #	M2            0        0
[12/01 10:31:00   2728s] #	M3            2        2
[12/01 10:31:00   2728s] #	M4            2        2
[12/01 10:31:00   2728s] #	Totals        4        4
[12/01 10:31:00   2728s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2649.69 (MB), peak = 2826.88 (MB)
[12/01 10:31:00   2728s] #start 14th optimization iteration ...
[12/01 10:31:01   2729s] #   number of violations = 4
[12/01 10:31:01   2729s] #
[12/01 10:31:01   2729s] #    By Layer and Type :
[12/01 10:31:01   2729s] #	         MetSpc   Totals
[12/01 10:31:01   2729s] #	M1            0        0
[12/01 10:31:01   2729s] #	M2            0        0
[12/01 10:31:01   2729s] #	M3            2        2
[12/01 10:31:01   2729s] #	M4            2        2
[12/01 10:31:01   2729s] #	Totals        4        4
[12/01 10:31:01   2729s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2649.43 (MB), peak = 2826.88 (MB)
[12/01 10:31:01   2729s] #start 15th optimization iteration ...
[12/01 10:31:01   2730s] #   number of violations = 4
[12/01 10:31:01   2730s] #
[12/01 10:31:01   2730s] #    By Layer and Type :
[12/01 10:31:01   2730s] #	         MetSpc   Totals
[12/01 10:31:01   2730s] #	M1            0        0
[12/01 10:31:01   2730s] #	M2            0        0
[12/01 10:31:01   2730s] #	M3            2        2
[12/01 10:31:01   2730s] #	M4            2        2
[12/01 10:31:01   2730s] #	Totals        4        4
[12/01 10:31:01   2730s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2649.13 (MB), peak = 2826.88 (MB)
[12/01 10:31:01   2730s] #start 16th optimization iteration ...
[12/01 10:31:01   2731s] #   number of violations = 4
[12/01 10:31:01   2731s] #
[12/01 10:31:01   2731s] #    By Layer and Type :
[12/01 10:31:01   2731s] #	         MetSpc   Totals
[12/01 10:31:01   2731s] #	M1            0        0
[12/01 10:31:01   2731s] #	M2            0        0
[12/01 10:31:01   2731s] #	M3            2        2
[12/01 10:31:01   2731s] #	M4            2        2
[12/01 10:31:01   2731s] #	Totals        4        4
[12/01 10:31:01   2731s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2649.07 (MB), peak = 2826.88 (MB)
[12/01 10:31:02   2731s] #start 17th optimization iteration ...
[12/01 10:31:02   2732s] #   number of violations = 4
[12/01 10:31:02   2732s] #
[12/01 10:31:02   2732s] #    By Layer and Type :
[12/01 10:31:02   2732s] #	         MetSpc   Totals
[12/01 10:31:02   2732s] #	M1            0        0
[12/01 10:31:02   2732s] #	M2            0        0
[12/01 10:31:02   2732s] #	M3            2        2
[12/01 10:31:02   2732s] #	M4            2        2
[12/01 10:31:02   2732s] #	Totals        4        4
[12/01 10:31:02   2732s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2648.05 (MB), peak = 2826.88 (MB)
[12/01 10:31:02   2732s] #start 18th optimization iteration ...
[12/01 10:31:02   2733s] #   number of violations = 4
[12/01 10:31:02   2733s] #
[12/01 10:31:02   2733s] #    By Layer and Type :
[12/01 10:31:02   2733s] #	         MetSpc   Totals
[12/01 10:31:02   2733s] #	M1            0        0
[12/01 10:31:02   2733s] #	M2            0        0
[12/01 10:31:02   2733s] #	M3            2        2
[12/01 10:31:02   2733s] #	M4            2        2
[12/01 10:31:02   2733s] #	Totals        4        4
[12/01 10:31:02   2733s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2647.62 (MB), peak = 2826.88 (MB)
[12/01 10:31:02   2733s] #start 19th optimization iteration ...
[12/01 10:31:03   2733s] #   number of violations = 4
[12/01 10:31:03   2733s] #
[12/01 10:31:03   2733s] #    By Layer and Type :
[12/01 10:31:03   2733s] #	         MetSpc   Totals
[12/01 10:31:03   2733s] #	M1            0        0
[12/01 10:31:03   2733s] #	M2            0        0
[12/01 10:31:03   2733s] #	M3            2        2
[12/01 10:31:03   2733s] #	M4            2        2
[12/01 10:31:03   2733s] #	Totals        4        4
[12/01 10:31:03   2733s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2647.36 (MB), peak = 2826.88 (MB)
[12/01 10:31:03   2733s] #start 20th optimization iteration ...
[12/01 10:31:03   2734s] #   number of violations = 4
[12/01 10:31:03   2734s] #
[12/01 10:31:03   2734s] #    By Layer and Type :
[12/01 10:31:03   2734s] #	         MetSpc   Totals
[12/01 10:31:03   2734s] #	M1            0        0
[12/01 10:31:03   2734s] #	M2            0        0
[12/01 10:31:03   2734s] #	M3            2        2
[12/01 10:31:03   2734s] #	M4            2        2
[12/01 10:31:03   2734s] #	Totals        4        4
[12/01 10:31:03   2734s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2648.11 (MB), peak = 2826.88 (MB)
[12/01 10:31:03   2735s] #Complete Detail Routing.
[12/01 10:31:03   2736s] #Total number of nets with non-default rule or having extra spacing = 153
[12/01 10:31:03   2736s] #Total wire length = 2311126 um.
[12/01 10:31:03   2736s] #Total half perimeter of net bounding box = 1950921 um.
[12/01 10:31:03   2736s] #Total wire length on LAYER M1 = 35401 um.
[12/01 10:31:03   2736s] #Total wire length on LAYER M2 = 645383 um.
[12/01 10:31:03   2736s] #Total wire length on LAYER M3 = 879952 um.
[12/01 10:31:03   2736s] #Total wire length on LAYER M4 = 551154 um.
[12/01 10:31:03   2736s] #Total wire length on LAYER M5 = 196545 um.
[12/01 10:31:03   2736s] #Total wire length on LAYER M6 = 2692 um.
[12/01 10:31:03   2736s] #Total wire length on LAYER M7 = 0 um.
[12/01 10:31:03   2736s] #Total wire length on LAYER M8 = 0 um.
[12/01 10:31:03   2736s] #Total wire length on LAYER M9 = 0 um.
[12/01 10:31:03   2736s] #Total number of vias = 769726
[12/01 10:31:03   2736s] #Up-Via Summary (total 769726):
[12/01 10:31:03   2736s] #           
[12/01 10:31:03   2736s] #-----------------------
[12/01 10:31:03   2736s] # M1             374803
[12/01 10:31:03   2736s] # M2             308194
[12/01 10:31:03   2736s] # M3              74468
[12/01 10:31:03   2736s] # M4              11993
[12/01 10:31:03   2736s] # M5                268
[12/01 10:31:03   2736s] #-----------------------
[12/01 10:31:03   2736s] #                769726 
[12/01 10:31:03   2736s] #
[12/01 10:31:04   2736s] #Total number of DRC violations = 4
[12/01 10:31:04   2736s] #Total number of violations on LAYER M1 = 0
[12/01 10:31:04   2736s] #Total number of violations on LAYER M2 = 0
[12/01 10:31:04   2736s] #Total number of violations on LAYER M3 = 2
[12/01 10:31:04   2736s] #Total number of violations on LAYER M4 = 2
[12/01 10:31:04   2736s] #Total number of violations on LAYER M5 = 0
[12/01 10:31:04   2736s] #Total number of violations on LAYER M6 = 0
[12/01 10:31:04   2736s] #Total number of violations on LAYER M7 = 0
[12/01 10:31:04   2736s] #Total number of violations on LAYER M8 = 0
[12/01 10:31:04   2736s] #Total number of violations on LAYER M9 = 0
[12/01 10:31:04   2736s] ### Time Record (Detail Routing) is uninstalled.
[12/01 10:31:04   2736s] #Cpu time = 00:19:11
[12/01 10:31:04   2736s] #Elapsed time = 00:05:17
[12/01 10:31:04   2736s] #Increased memory = -9.59 (MB)
[12/01 10:31:04   2736s] #Total memory = 2648.09 (MB)
[12/01 10:31:04   2736s] #Peak memory = 2826.88 (MB)
[12/01 10:31:04   2736s] ### Time Record (Antenna Fixing) is installed.
[12/01 10:31:04   2737s] #
[12/01 10:31:04   2737s] #start routing for process antenna violation fix ...
[12/01 10:31:04   2738s] ### drc_pitch = 4160 ( 2.08000 um) drc_range = 3940 ( 1.97000 um) route_pitch = 2120 ( 1.06000 um) patch_pitch = 6640 ( 3.32000 um) top_route_layer = 6 top_pin_layer = 6
[12/01 10:31:05   2740s] #
[12/01 10:31:05   2740s] #    By Layer and Type :
[12/01 10:31:05   2740s] #	         MetSpc   Totals
[12/01 10:31:05   2740s] #	M1            0        0
[12/01 10:31:05   2740s] #	M2            0        0
[12/01 10:31:05   2740s] #	M3            2        2
[12/01 10:31:05   2740s] #	M4            2        2
[12/01 10:31:05   2740s] #	Totals        4        4
[12/01 10:31:05   2740s] #cpu time = 00:00:04, elapsed time = 00:00:01, memory = 2648.08 (MB), peak = 2826.88 (MB)
[12/01 10:31:05   2740s] #
[12/01 10:31:05   2741s] #Total number of nets with non-default rule or having extra spacing = 153
[12/01 10:31:05   2741s] #Total wire length = 2311126 um.
[12/01 10:31:05   2741s] #Total half perimeter of net bounding box = 1950921 um.
[12/01 10:31:05   2741s] #Total wire length on LAYER M1 = 35401 um.
[12/01 10:31:05   2741s] #Total wire length on LAYER M2 = 645383 um.
[12/01 10:31:05   2741s] #Total wire length on LAYER M3 = 879952 um.
[12/01 10:31:05   2741s] #Total wire length on LAYER M4 = 551154 um.
[12/01 10:31:05   2741s] #Total wire length on LAYER M5 = 196545 um.
[12/01 10:31:05   2741s] #Total wire length on LAYER M6 = 2692 um.
[12/01 10:31:05   2741s] #Total wire length on LAYER M7 = 0 um.
[12/01 10:31:05   2741s] #Total wire length on LAYER M8 = 0 um.
[12/01 10:31:05   2741s] #Total wire length on LAYER M9 = 0 um.
[12/01 10:31:05   2741s] #Total number of vias = 769726
[12/01 10:31:05   2741s] #Up-Via Summary (total 769726):
[12/01 10:31:05   2741s] #           
[12/01 10:31:05   2741s] #-----------------------
[12/01 10:31:05   2741s] # M1             374803
[12/01 10:31:05   2741s] # M2             308194
[12/01 10:31:05   2741s] # M3              74468
[12/01 10:31:05   2741s] # M4              11993
[12/01 10:31:05   2741s] # M5                268
[12/01 10:31:05   2741s] #-----------------------
[12/01 10:31:05   2741s] #                769726 
[12/01 10:31:05   2741s] #
[12/01 10:31:05   2741s] #Total number of DRC violations = 4
[12/01 10:31:05   2741s] #Total number of process antenna violations = 0
[12/01 10:31:05   2741s] #Total number of net violated process antenna rule = 0 ant fix stage
[12/01 10:31:05   2741s] #Total number of violations on LAYER M1 = 0
[12/01 10:31:05   2741s] #Total number of violations on LAYER M2 = 0
[12/01 10:31:05   2741s] #Total number of violations on LAYER M3 = 2
[12/01 10:31:05   2741s] #Total number of violations on LAYER M4 = 2
[12/01 10:31:05   2741s] #Total number of violations on LAYER M5 = 0
[12/01 10:31:05   2741s] #Total number of violations on LAYER M6 = 0
[12/01 10:31:05   2741s] #Total number of violations on LAYER M7 = 0
[12/01 10:31:05   2741s] #Total number of violations on LAYER M8 = 0
[12/01 10:31:05   2741s] #Total number of violations on LAYER M9 = 0
[12/01 10:31:05   2741s] #
[12/01 10:31:08   2750s] #
[12/01 10:31:08   2750s] #Total number of nets with non-default rule or having extra spacing = 153
[12/01 10:31:08   2750s] #Total wire length = 2311126 um.
[12/01 10:31:08   2750s] #Total half perimeter of net bounding box = 1950921 um.
[12/01 10:31:08   2750s] #Total wire length on LAYER M1 = 35401 um.
[12/01 10:31:08   2750s] #Total wire length on LAYER M2 = 645383 um.
[12/01 10:31:08   2750s] #Total wire length on LAYER M3 = 879952 um.
[12/01 10:31:08   2750s] #Total wire length on LAYER M4 = 551154 um.
[12/01 10:31:08   2750s] #Total wire length on LAYER M5 = 196545 um.
[12/01 10:31:08   2750s] #Total wire length on LAYER M6 = 2692 um.
[12/01 10:31:08   2750s] #Total wire length on LAYER M7 = 0 um.
[12/01 10:31:08   2750s] #Total wire length on LAYER M8 = 0 um.
[12/01 10:31:08   2750s] #Total wire length on LAYER M9 = 0 um.
[12/01 10:31:08   2750s] #Total number of vias = 769726
[12/01 10:31:08   2750s] #Up-Via Summary (total 769726):
[12/01 10:31:08   2750s] #           
[12/01 10:31:08   2750s] #-----------------------
[12/01 10:31:08   2750s] # M1             374803
[12/01 10:31:08   2750s] # M2             308194
[12/01 10:31:08   2750s] # M3              74468
[12/01 10:31:08   2750s] # M4              11993
[12/01 10:31:08   2750s] # M5                268
[12/01 10:31:08   2750s] #-----------------------
[12/01 10:31:08   2750s] #                769726 
[12/01 10:31:08   2750s] #
[12/01 10:31:08   2750s] #Total number of DRC violations = 4
[12/01 10:31:08   2750s] #Total number of process antenna violations = 0
[12/01 10:31:08   2750s] #Total number of net violated process antenna rule = 0 ant fix stage
[12/01 10:31:08   2750s] #Total number of violations on LAYER M1 = 0
[12/01 10:31:08   2750s] #Total number of violations on LAYER M2 = 0
[12/01 10:31:08   2750s] #Total number of violations on LAYER M3 = 2
[12/01 10:31:08   2750s] #Total number of violations on LAYER M4 = 2
[12/01 10:31:08   2750s] #Total number of violations on LAYER M5 = 0
[12/01 10:31:08   2750s] #Total number of violations on LAYER M6 = 0
[12/01 10:31:08   2750s] #Total number of violations on LAYER M7 = 0
[12/01 10:31:08   2750s] #Total number of violations on LAYER M8 = 0
[12/01 10:31:08   2750s] #Total number of violations on LAYER M9 = 0
[12/01 10:31:08   2750s] #
[12/01 10:31:08   2750s] ### Time Record (Antenna Fixing) is uninstalled.
[12/01 10:31:08   2750s] #detailRoute Statistics:
[12/01 10:31:08   2750s] #Cpu time = 00:19:25
[12/01 10:31:08   2750s] #Elapsed time = 00:05:22
[12/01 10:31:08   2750s] #Increased memory = -9.60 (MB)
[12/01 10:31:08   2750s] #Total memory = 2648.08 (MB)
[12/01 10:31:08   2750s] #Peak memory = 2826.88 (MB)
[12/01 10:31:08   2751s] ### global_detail_route design signature (87): route=1013366122 flt_obj=0 vio=1784356242 shield_wire=1
[12/01 10:31:08   2751s] ### Time Record (DB Export) is installed.
[12/01 10:31:09   2752s] ### export design design signature (88): route=1013366122 fixed_route=2015631321 flt_obj=0 vio=1784356242 swire=282492057 shield_wire=1 net_attr=1941241249 dirty_area=0 del_dirty_area=0 cell=714078565 placement=1585898654 pin_access=1269816452 inst_pattern=1
[12/01 10:31:11   2755s] ### Time Record (DB Export) is uninstalled.
[12/01 10:31:11   2755s] ### Time Record (Post Callback) is installed.
[12/01 10:31:11   2755s] ### Time Record (Post Callback) is uninstalled.
[12/01 10:31:11   2755s] #
[12/01 10:31:11   2755s] #globalDetailRoute statistics:
[12/01 10:31:11   2755s] #Cpu time = 00:22:02
[12/01 10:31:11   2755s] #Elapsed time = 00:06:47
[12/01 10:31:11   2755s] #Increased memory = 71.45 (MB)
[12/01 10:31:11   2755s] #Total memory = 2517.72 (MB)
[12/01 10:31:11   2755s] #Peak memory = 2826.88 (MB)
[12/01 10:31:11   2755s] #Number of warnings = 3
[12/01 10:31:11   2755s] #Total number of warnings = 12
[12/01 10:31:11   2755s] #Number of fails = 0
[12/01 10:31:11   2755s] #Total number of fails = 0
[12/01 10:31:11   2755s] #Complete globalDetailRoute on Thu Dec  1 10:31:11 2022
[12/01 10:31:11   2755s] #
[12/01 10:31:11   2756s] ### import design signature (89): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1269816452 inst_pattern=1
[12/01 10:31:11   2756s] ### Time Record (globalDetailRoute) is uninstalled.
[12/01 10:31:12   2756s] % End globalDetailRoute (date=12/01 10:31:12, total cpu=0:22:03, real=0:06:48, peak res=2826.9M, current mem=2508.9M)
[12/01 10:31:12   2756s] #Default setup view is reset to slowView.
[12/01 10:31:12   2756s] #Default setup view is reset to slowView.
[12/01 10:31:12   2756s] AAE_INFO: Post Route call back at the end of routeDesign
[12/01 10:31:12   2756s] #routeDesign: cpu time = 00:22:08, elapsed time = 00:06:51, memory = 2465.69 (MB), peak = 2826.88 (MB)
[12/01 10:31:12   2756s] 
[12/01 10:31:12   2756s] *** Summary of all messages that are not suppressed in this session:
[12/01 10:31:12   2756s] Severity  ID               Count  Summary                                  
[12/01 10:31:12   2756s] WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
[12/01 10:31:12   2756s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[12/01 10:31:12   2756s] *** Message Summary: 2 warning(s), 0 error(s)
[12/01 10:31:12   2756s] 
[12/01 10:31:12   2756s] ### Time Record (routeDesign) is uninstalled.
[12/01 10:31:12   2756s] ### 
[12/01 10:31:12   2756s] ###   Scalability Statistics
[12/01 10:31:12   2756s] ### 
[12/01 10:31:12   2756s] ### --------------------------------+----------------+----------------+----------------+
[12/01 10:31:12   2756s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[12/01 10:31:12   2756s] ### --------------------------------+----------------+----------------+----------------+
[12/01 10:31:12   2756s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/01 10:31:12   2756s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/01 10:31:12   2756s] ###   Timing Data Generation        |        00:00:43|        00:00:27|             1.6|
[12/01 10:31:12   2756s] ###   DB Import                     |        00:00:04|        00:00:04|             1.1|
[12/01 10:31:12   2756s] ###   DB Export                     |        00:00:05|        00:00:03|             1.7|
[12/01 10:31:12   2756s] ###   Cell Pin Access               |        00:00:12|        00:00:03|             3.5|
[12/01 10:31:12   2756s] ###   Data Preparation              |        00:00:04|        00:00:04|             1.1|
[12/01 10:31:12   2756s] ###   Global Routing                |        00:00:51|        00:00:31|             1.6|
[12/01 10:31:12   2756s] ###   Track Assignment              |        00:00:36|        00:00:13|             2.8|
[12/01 10:31:12   2756s] ###   Detail Routing                |        00:19:11|        00:05:17|             3.6|
[12/01 10:31:12   2756s] ###   Antenna Fixing                |        00:00:14|        00:00:05|             3.1|
[12/01 10:31:12   2756s] ###   Entire Command                |        00:22:08|        00:06:51|             3.2|
[12/01 10:31:12   2756s] ### --------------------------------+----------------+----------------+----------------+
[12/01 10:31:12   2756s] ### 
[12/01 10:31:12   2756s] #% End routeDesign (date=12/01 10:31:12, total cpu=0:22:08, real=0:06:51, peak res=2826.9M, current mem=2465.7M)
[12/01 10:31:12   2756s] <CMD> setDelayCalMode -engine aae -SIAware true
[12/01 10:31:12   2756s] AAE_INFO: switching -siAware from false to true ...
[12/01 10:31:12   2756s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[12/01 10:31:12   2756s] <CMD> setAnalysisMode -analysisType onChipVariation -cppr both
[12/01 10:31:12   2756s] <CMD> optDesign -postRoute
[12/01 10:31:12   2756s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2465.7M, totSessionCpu=0:45:57 **
[12/01 10:31:12   2756s] **INFO: User settings:
[12/01 10:31:12   2756s] setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
[12/01 10:31:12   2756s] setNanoRouteMode -extractThirdPartyCompatible                   false
[12/01 10:31:12   2756s] setNanoRouteMode -grouteExpTdStdDelay                           15.6
[12/01 10:31:12   2756s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[12/01 10:31:12   2756s] setNanoRouteMode -routeFillerInstPrefix                         FILL
[12/01 10:31:12   2756s] setNanoRouteMode -routeInsertAntennaDiode                       false
[12/01 10:31:12   2756s] setNanoRouteMode -routeReInsertFillerCellList                   {FILL128A10TR FILL64A10TR FILL32A10TR FILL16A10TR FILLCAP8A10TR FILL4A10TR FILL2A10TR FILL1A10TR}
[12/01 10:31:12   2756s] setNanoRouteMode -routeReInsertFillerCellListFromFile           false
[12/01 10:31:12   2756s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
[12/01 10:31:12   2756s] setNanoRouteMode -routeTopRoutingLayer                          6
[12/01 10:31:12   2756s] setDesignMode -topRoutingLayer                                  M6
[12/01 10:31:12   2756s] setExtractRCMode -engine                                        preRoute
[12/01 10:31:12   2756s] setUsefulSkewMode -ecoRoute                                     false
[12/01 10:31:12   2756s] setDelayCalMode -enable_high_fanout                             true
[12/01 10:31:12   2756s] setDelayCalMode -engine                                         aae
[12/01 10:31:12   2756s] setDelayCalMode -ignoreNetLoad                                  false
[12/01 10:31:12   2756s] setDelayCalMode -SIAware                                        true
[12/01 10:31:12   2756s] setDelayCalMode -socv_accuracy_mode                             low
[12/01 10:31:12   2756s] setOptMode -activeHoldViews                                     { fastView }
[12/01 10:31:12   2756s] setOptMode -activeSetupViews                                    { slowView }
[12/01 10:31:12   2756s] setOptMode -allEndPoints                                        true
[12/01 10:31:12   2756s] setOptMode -autoHoldViews                                       { fastView}
[12/01 10:31:12   2756s] setOptMode -autoSetupViews                                      { slowView}
[12/01 10:31:12   2756s] setOptMode -autoTDGRSetupViews                                  { slowView}
[12/01 10:31:12   2756s] setOptMode -autoViewHoldTargetSlack                             0
[12/01 10:31:12   2756s] setOptMode -drcMargin                                           0
[12/01 10:31:12   2756s] setOptMode -effort                                              high
[12/01 10:31:12   2756s] setOptMode -fixDrc                                              true
[12/01 10:31:12   2756s] setOptMode -fixFanoutLoad                                       true
[12/01 10:31:12   2756s] setOptMode -fixHoldAllowSetupTnsDegrade                         false
[12/01 10:31:12   2756s] setOptMode -leakagePowerEffort                                  none
[12/01 10:31:12   2756s] setOptMode -preserveAllSequential                               false
[12/01 10:31:12   2756s] setOptMode -preserveAssertions                                  false
[12/01 10:31:12   2756s] setOptMode -setupTargetSlack                                    0
[12/01 10:31:12   2756s] setSIMode -separate_delta_delay_on_data                         true
[12/01 10:31:12   2756s] setPlaceMode -place_design_floorplan_mode                       true
[12/01 10:31:12   2756s] setPlaceMode -place_global_clock_gate_aware                     false
[12/01 10:31:12   2756s] setPlaceMode -place_global_cong_effort                          high
[12/01 10:31:12   2756s] setPlaceMode -place_global_place_io_pins                        false
[12/01 10:31:12   2756s] setPlaceMode -timingDriven                                      true
[12/01 10:31:12   2756s] setAnalysisMode -analysisType                                   onChipVariation
[12/01 10:31:12   2756s] setAnalysisMode -checkType                                      setup
[12/01 10:31:12   2756s] setAnalysisMode -clkSrcPath                                     true
[12/01 10:31:12   2756s] setAnalysisMode -clockPropagation                               sdcControl
[12/01 10:31:12   2756s] setAnalysisMode -cppr                                           both
[12/01 10:31:12   2756s] 
[12/01 10:31:12   2756s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[12/01 10:31:15   2759s] 
[12/01 10:31:15   2759s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/01 10:31:15   2759s] Summary for sequential cells identification: 
[12/01 10:31:15   2759s]   Identified SBFF number: 148
[12/01 10:31:15   2759s]   Identified MBFF number: 0
[12/01 10:31:15   2759s]   Identified SB Latch number: 0
[12/01 10:31:15   2759s]   Identified MB Latch number: 0
[12/01 10:31:15   2759s]   Not identified SBFF number: 0
[12/01 10:31:15   2759s]   Not identified MBFF number: 0
[12/01 10:31:15   2759s]   Not identified SB Latch number: 0
[12/01 10:31:15   2759s]   Not identified MB Latch number: 0
[12/01 10:31:15   2759s]   Number of sequential cells which are not FFs: 106
[12/01 10:31:15   2759s]  Visiting view : slowView
[12/01 10:31:15   2759s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/01 10:31:15   2759s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/01 10:31:15   2759s]  Visiting view : fastView
[12/01 10:31:15   2759s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/01 10:31:15   2759s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/01 10:31:15   2759s] TLC MultiMap info (StdDelay):
[12/01 10:31:15   2759s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/01 10:31:15   2759s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/01 10:31:15   2759s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/01 10:31:15   2759s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/01 10:31:15   2759s]  Setting StdDelay to: 15.6ps
[12/01 10:31:15   2759s] 
[12/01 10:31:15   2759s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/01 10:31:15   2759s] info: unfix 1 clock instance placement location
[12/01 10:31:15   2759s] info: this clock instance will be remarked as fixed at the end of optimiztion
[12/01 10:31:15   2759s] Need call spDPlaceInit before registerPrioInstLoc.
[12/01 10:31:15   2759s] [EEQ-INFO] #EEQ #Cell
[12/01 10:31:15   2759s] [EEQ-INFO] 1    868
[12/01 10:31:15   2759s] [EEQ-INFO] Opt(LEF/DEF) master EEQ cnt: 868(868)
[12/01 10:31:15   2759s] *** optDesign #5 [begin] : totSession cpu/real = 0:45:59.8/0:20:38.1 (2.2), mem = 3222.7M
[12/01 10:31:15   2759s] *** InitOpt #6 [begin] : totSession cpu/real = 0:45:59.8/0:20:38.1 (2.2), mem = 3222.7M
[12/01 10:31:15   2759s] GigaOpt running with 4 threads.
[12/01 10:31:15   2759s] Info: 4 threads available for lower-level modules during optimization.
[12/01 10:31:15   2759s] OPERPROF: Starting DPlace-Init at level 1, MEM:3222.7M, EPOCH TIME: 1669912275.827109
[12/01 10:31:15   2759s] z: 2, totalTracks: 1
[12/01 10:31:15   2759s] z: 4, totalTracks: 1
[12/01 10:31:15   2759s] z: 6, totalTracks: 1
[12/01 10:31:15   2759s] z: 8, totalTracks: 1
[12/01 10:31:16   2760s] All LLGs are deleted
[12/01 10:31:16   2760s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3222.7M, EPOCH TIME: 1669912276.021929
[12/01 10:31:16   2760s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:3222.7M, EPOCH TIME: 1669912276.022768
[12/01 10:31:16   2760s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3222.7M, EPOCH TIME: 1669912276.172295
[12/01 10:31:16   2760s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3222.7M, EPOCH TIME: 1669912276.187821
[12/01 10:31:16   2760s] Core basic site is TSMC65ADV10TSITE
[12/01 10:31:16   2760s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3222.7M, EPOCH TIME: 1669912276.208109
[12/01 10:31:16   2760s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.015, REAL:0.012, MEM:3222.7M, EPOCH TIME: 1669912276.220228
[12/01 10:31:16   2760s] SiteArray: non-trimmed site array dimensions = 1000 x 10000
[12/01 10:31:16   2760s] SiteArray: use 40,960,000 bytes
[12/01 10:31:16   2760s] SiteArray: current memory after site array memory allocation 3222.7M
[12/01 10:31:16   2760s] SiteArray: FP blocked sites are writable
[12/01 10:31:16   2760s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.241, REAL:0.161, MEM:3222.7M, EPOCH TIME: 1669912276.348705
[12/01 10:31:16   2760s] 
[12/01 10:31:16   2760s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/01 10:31:16   2760s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.510, REAL:0.431, MEM:3222.7M, EPOCH TIME: 1669912276.603695
[12/01 10:31:16   2761s] [CPU] DPlace-Init (cpu=0:00:01.1, real=0:00:01.0, mem=3222.7MB).
[12/01 10:31:16   2761s] OPERPROF: Finished DPlace-Init at level 1, CPU:1.104, REAL:1.033, MEM:3222.7M, EPOCH TIME: 1669912276.860110
[12/01 10:31:16   2761s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3222.7M, EPOCH TIME: 1669912276.860475
[12/01 10:31:16   2761s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.052, REAL:0.052, MEM:3216.7M, EPOCH TIME: 1669912276.912463
[12/01 10:31:16   2761s] 
[12/01 10:31:16   2761s] Creating Lib Analyzer ...
[12/01 10:31:16   2761s] **WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
[12/01 10:31:16   2761s] Type 'man IMPOPT-7077' for more detail.
[12/01 10:31:17   2761s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/01 10:31:17   2761s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/01 10:31:17   2761s] Total number of usable buffers from Lib Analyzer: 74 ( BUFX1MA10TR BUFX1BA10TR BUFX0P8MA10TR BUFX0P8BA10TR BUFX0P7MA10TR BUFX0P7BA10TR BUFHX1MA10TR BUFHX0P8MA10TR BUFHX0P7MA10TR BUFX2MA10TR BUFX2BA10TR BUFX1P7MA10TR BUFX1P7BA10TR BUFX1P4MA10TR BUFX1P4BA10TR BUFX1P2MA10TR BUFX1P2BA10TR BUFHX1P7MA10TR BUFHX1P4MA10TR BUFHX1P2MA10TR BUFX3MA10TR BUFX3BA10TR BUFX2P5MA10TR BUFX2P5BA10TR BUFHX2MA10TR FRICGX1BA10TR FRICGX0P8BA10TR FRICGX0P7BA10TR FRICGX0P6BA10TR FRICGX0P5BA10TR BUFHX3MA10TR BUFHX2P5MA10TR FRICGX2BA10TR FRICGX1P7BA10TR FRICGX1P4BA10TR FRICGX1P2BA10TR BUFX4MA10TR BUFX4BA10TR BUFX3P5MA10TR BUFX3P5BA10TR FRICGX3BA10TR FRICGX2P5BA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFHX3P5MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR FRICGX4BA10TR FRICGX3P5BA10TR BUFHX6MA10TR FRICGX5BA10TR BUFX7P5MA10TR BUFX7P5BA10TR FRICGX6BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR FRICGX7P5BA10TR BUFX11MA10TR BUFX11BA10TR BUFHX9MA10TR FRICGX9BA10TR BUFX13MA10TR BUFX13BA10TR BUFHX11MA10TR FRICGX11BA10TR FRICGX13BA10TR BUFX16MA10TR BUFX16BA10TR BUFHX13MA10TR FRICGX16BA10TR BUFHX16MA10TR)
[12/01 10:31:17   2761s] Total number of usable inverters from Lib Analyzer: 40 ( INVX1MA10TR INVX1BA10TR INVX0P8MA10TR INVX0P8BA10TR INVX0P7MA10TR INVX0P7BA10TR INVX0P6MA10TR INVX0P6BA10TR INVX0P5MA10TR INVX0P5BA10TR INVX2MA10TR INVX2BA10TR INVX1P7MA10TR INVX1P7BA10TR INVX1P4MA10TR INVX1P4BA10TR INVX1P2MA10TR INVX1P2BA10TR INVX3MA10TR INVX3BA10TR INVX2P5MA10TR INVX2P5BA10TR INVX4MA10TR INVX4BA10TR INVX3P5MA10TR INVX3P5BA10TR INVX5MA10TR INVX5BA10TR INVX6MA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9MA10TR INVX9BA10TR INVX11MA10TR INVX11BA10TR INVX13MA10TR INVX13BA10TR INVX16MA10TR INVX16BA10TR)
[12/01 10:31:17   2761s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TR DLY4X0P5MA10TR)
[12/01 10:31:17   2761s] 
[12/01 10:31:17   2761s] {RT default_rc_corner 0 6 6 0}
[12/01 10:31:19   2763s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:46:04 mem=3222.7M
[12/01 10:31:19   2763s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:46:04 mem=3222.7M
[12/01 10:31:19   2763s] Creating Lib Analyzer, finished. 
[12/01 10:31:19   2763s] Effort level <high> specified for reg2reg path_group
[12/01 10:31:20   2765s] Effort level <high> specified for reg2cgate path_group
[12/01 10:31:20   2766s] **optDesign ... cpu = 0:00:10, real = 0:00:08, mem = 2531.8M, totSessionCpu=0:46:06 **
[12/01 10:31:20   2766s] Existing Dirty Nets : 0
[12/01 10:31:20   2766s] New Signature Flow (optDesignCheckOptions) ....
[12/01 10:31:20   2766s] #Taking db snapshot
[12/01 10:31:20   2766s] #Taking db snapshot ... done
[12/01 10:31:20   2766s] OPERPROF: Starting checkPlace at level 1, MEM:3230.7M, EPOCH TIME: 1669912280.936790
[12/01 10:31:20   2766s] z: 2, totalTracks: 1
[12/01 10:31:20   2766s] z: 4, totalTracks: 1
[12/01 10:31:20   2766s] z: 6, totalTracks: 1
[12/01 10:31:20   2766s] z: 8, totalTracks: 1
[12/01 10:31:21   2766s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3230.7M, EPOCH TIME: 1669912281.075521
[12/01 10:31:21   2766s] 
[12/01 10:31:21   2766s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/01 10:31:21   2767s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.355, REAL:0.357, MEM:3230.7M, EPOCH TIME: 1669912281.432418
[12/01 10:31:21   2767s] Begin checking placement ... (start mem=3230.7M, init mem=3230.7M)
[12/01 10:31:22   2768s] 
[12/01 10:31:22   2768s] Running CheckPlace using 4 threads!...
[12/01 10:31:23   2772s] 
[12/01 10:31:23   2772s] ...checkPlace MT is done!
[12/01 10:31:23   2772s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3240.7M, EPOCH TIME: 1669912283.915334
[12/01 10:31:24   2773s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.196, REAL:0.198, MEM:3240.7M, EPOCH TIME: 1669912284.112931
[12/01 10:31:24   2773s] *info: Placed = 462339         (Fixed = 70152)
[12/01 10:31:24   2773s] *info: Unplaced = 0           
[12/01 10:31:24   2773s] Placement Density:100.00%(3932800/3932800)
[12/01 10:31:24   2773s] Placement Density (including fixed std cells):100.00%(4000000/4000000)
[12/01 10:31:24   2773s] All LLGs are deleted
[12/01 10:31:24   2773s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3240.7M, EPOCH TIME: 1669912284.209193
[12/01 10:31:24   2773s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.133, REAL:0.134, MEM:3240.7M, EPOCH TIME: 1669912284.343625
[12/01 10:31:24   2773s] Finished checkPlace (total: cpu=0:00:06.8, real=0:00:04.0; vio checks: cpu=0:00:06.1, real=0:00:03.0; mem=3240.7M)
[12/01 10:31:24   2773s] OPERPROF: Finished checkPlace at level 1, CPU:6.857, REAL:3.412, MEM:3240.7M, EPOCH TIME: 1669912284.348615
[12/01 10:31:24   2773s]  Initial DC engine is -> aae
[12/01 10:31:24   2773s]  
[12/01 10:31:24   2773s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[12/01 10:31:24   2773s]  
[12/01 10:31:24   2773s]  
[12/01 10:31:24   2773s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[12/01 10:31:24   2773s]  
[12/01 10:31:24   2773s] Reset EOS DB
[12/01 10:31:24   2773s] Ignoring AAE DB Resetting ...
[12/01 10:31:24   2773s]  Set Options for AAE Based Opt flow 
[12/01 10:31:24   2773s] *** optDesign -postRoute ***
[12/01 10:31:24   2773s] DRC Margin: user margin 0.0; extra margin 0
[12/01 10:31:24   2773s] Setup Target Slack: user slack 0
[12/01 10:31:24   2773s] Hold Target Slack: user slack 0
[12/01 10:31:24   2773s] Opt: RC extraction mode changed to 'detail'
[12/01 10:31:24   2773s] All LLGs are deleted
[12/01 10:31:24   2773s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3240.7M, EPOCH TIME: 1669912284.734708
[12/01 10:31:24   2773s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:3240.7M, EPOCH TIME: 1669912284.735556
[12/01 10:31:24   2773s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3240.7M, EPOCH TIME: 1669912284.885894
[12/01 10:31:24   2773s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3240.7M, EPOCH TIME: 1669912284.902055
[12/01 10:31:24   2773s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3240.7M, EPOCH TIME: 1669912284.922564
[12/01 10:31:24   2773s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.015, REAL:0.012, MEM:3240.7M, EPOCH TIME: 1669912284.934413
[12/01 10:31:24   2773s] Fast DP-INIT is on for default
[12/01 10:31:25   2774s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.221, REAL:0.140, MEM:3240.7M, EPOCH TIME: 1669912285.042272
[12/01 10:31:25   2774s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.491, REAL:0.411, MEM:3240.7M, EPOCH TIME: 1669912285.296998
[12/01 10:31:25   2774s] 
[12/01 10:31:25   2774s] TimeStamp Deleting Cell Server Begin ...
[12/01 10:31:25   2774s] Deleting Lib Analyzer.
[12/01 10:31:25   2774s] 
[12/01 10:31:25   2774s] TimeStamp Deleting Cell Server End ...
[12/01 10:31:25   2774s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/01 10:31:25   2774s] 
[12/01 10:31:25   2774s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/01 10:31:25   2774s] Summary for sequential cells identification: 
[12/01 10:31:25   2774s]   Identified SBFF number: 148
[12/01 10:31:25   2774s]   Identified MBFF number: 0
[12/01 10:31:25   2774s]   Identified SB Latch number: 0
[12/01 10:31:25   2774s]   Identified MB Latch number: 0
[12/01 10:31:25   2774s]   Not identified SBFF number: 0
[12/01 10:31:25   2774s]   Not identified MBFF number: 0
[12/01 10:31:25   2774s]   Not identified SB Latch number: 0
[12/01 10:31:25   2774s]   Not identified MB Latch number: 0
[12/01 10:31:25   2774s]   Number of sequential cells which are not FFs: 106
[12/01 10:31:25   2774s]  Visiting view : slowView
[12/01 10:31:25   2774s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/01 10:31:25   2774s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/01 10:31:25   2774s]  Visiting view : fastView
[12/01 10:31:25   2774s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/01 10:31:25   2774s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/01 10:31:25   2774s] TLC MultiMap info (StdDelay):
[12/01 10:31:25   2774s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/01 10:31:25   2774s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/01 10:31:25   2774s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/01 10:31:25   2774s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/01 10:31:25   2774s]  Setting StdDelay to: 15.6ps
[12/01 10:31:25   2774s] 
[12/01 10:31:25   2774s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/01 10:31:25   2774s] 
[12/01 10:31:25   2774s] TimeStamp Deleting Cell Server Begin ...
[12/01 10:31:25   2774s] 
[12/01 10:31:25   2774s] TimeStamp Deleting Cell Server End ...
[12/01 10:31:25   2774s] *** InitOpt #6 [finish] : cpu/real = 0:00:15.0/0:00:10.0 (1.5), totSession cpu/real = 0:46:14.8/0:20:48.1 (2.2), mem = 3240.7M
[12/01 10:31:25   2774s] 
[12/01 10:31:25   2774s] =============================================================================================
[12/01 10:31:25   2774s]  Step TAT Report for InitOpt #6                                                 21.10-p004_1
[12/01 10:31:25   2774s] =============================================================================================
[12/01 10:31:25   2774s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 10:31:25   2774s] ---------------------------------------------------------------------------------------------
[12/01 10:31:25   2774s] [ CellServerInit         ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.8
[12/01 10:31:25   2774s] [ LibAnalyzerInit        ]      1   0:00:02.4  (  23.7 % )     0:00:02.4 /  0:00:02.4    1.0
[12/01 10:31:25   2774s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 10:31:25   2774s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 10:31:25   2774s] [ CheckPlace             ]      1   0:00:03.4  (  34.2 % )     0:00:03.4 /  0:00:06.8    2.0
[12/01 10:31:25   2774s] [ MISC                   ]          0:00:04.2  (  41.9 % )     0:00:04.2 /  0:00:05.7    1.4
[12/01 10:31:25   2774s] ---------------------------------------------------------------------------------------------
[12/01 10:31:25   2774s]  InitOpt #6 TOTAL                   0:00:10.0  ( 100.0 % )     0:00:10.0 /  0:00:15.0    1.5
[12/01 10:31:25   2774s] ---------------------------------------------------------------------------------------------
[12/01 10:31:25   2774s] 
[12/01 10:31:25   2774s] ** INFO : this run is activating 'postRoute' automaton
[12/01 10:31:25   2774s] **INFO: flowCheckPoint #1 InitialSummary
[12/01 10:31:25   2774s] Extraction called for design 'toplevel_498' of instances=462339 and nets=108878 using extraction engine 'postRoute' at effort level 'low' .
[12/01 10:31:25   2774s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/01 10:31:25   2774s] Type 'man IMPEXT-3530' for more detail.
[12/01 10:31:25   2774s] PostRoute (effortLevel low) RC Extraction called for design toplevel_498.
[12/01 10:31:25   2774s] RC Extraction called in multi-corner(1) mode.
[12/01 10:31:25   2774s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/01 10:31:25   2774s] Type 'man IMPEXT-6197' for more detail.
[12/01 10:31:25   2775s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[12/01 10:31:25   2775s] * Layer Id             : 1 - M1
[12/01 10:31:25   2775s]       Thickness        : 0.18
[12/01 10:31:25   2775s]       Min Width        : 0.09
[12/01 10:31:25   2775s]       Layer Dielectric : 4.1
[12/01 10:31:25   2775s] * Layer Id             : 2 - M2
[12/01 10:31:25   2775s]       Thickness        : 0.22
[12/01 10:31:25   2775s]       Min Width        : 0.1
[12/01 10:31:25   2775s]       Layer Dielectric : 4.1
[12/01 10:31:25   2775s] * Layer Id             : 3 - M3
[12/01 10:31:25   2775s]       Thickness        : 0.22
[12/01 10:31:25   2775s]       Min Width        : 0.1
[12/01 10:31:25   2775s]       Layer Dielectric : 4.1
[12/01 10:31:25   2775s] * Layer Id             : 4 - M4
[12/01 10:31:25   2775s]       Thickness        : 0.22
[12/01 10:31:25   2775s]       Min Width        : 0.1
[12/01 10:31:25   2775s]       Layer Dielectric : 4.1
[12/01 10:31:25   2775s] * Layer Id             : 5 - M5
[12/01 10:31:25   2775s]       Thickness        : 0.22
[12/01 10:31:25   2775s]       Min Width        : 0.1
[12/01 10:31:25   2775s]       Layer Dielectric : 4.1
[12/01 10:31:25   2775s] * Layer Id             : 6 - M6
[12/01 10:31:25   2775s]       Thickness        : 0.22
[12/01 10:31:25   2775s]       Min Width        : 0.1
[12/01 10:31:25   2775s]       Layer Dielectric : 4.1
[12/01 10:31:25   2775s] * Layer Id             : 7 - M7
[12/01 10:31:25   2775s]       Thickness        : 0.22
[12/01 10:31:25   2775s]       Min Width        : 0.1
[12/01 10:31:25   2775s]       Layer Dielectric : 4.1
[12/01 10:31:25   2775s] * Layer Id             : 8 - M8
[12/01 10:31:25   2775s]       Thickness        : 0.9
[12/01 10:31:25   2775s]       Min Width        : 0.4
[12/01 10:31:25   2775s]       Layer Dielectric : 4.1
[12/01 10:31:25   2775s] * Layer Id             : 9 - M9
[12/01 10:31:25   2775s]       Thickness        : 0.9
[12/01 10:31:25   2775s]       Min Width        : 0.4
[12/01 10:31:25   2775s]       Layer Dielectric : 4.1
[12/01 10:31:25   2775s] extractDetailRC Option : -outfile /tmp/innovus_temp_1508544_ece-498hk-04.ece.illinois.edu_hfaroo9_8Bdy78/toplevel_498_1508544_VEGxj6.rcdb.d  -basic
[12/01 10:31:25   2775s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[12/01 10:31:25   2775s]       RC Corner Indexes            0   
[12/01 10:31:25   2775s] Capacitance Scaling Factor   : 1.00000 
[12/01 10:31:25   2775s] Coupling Cap. Scaling Factor : 1.00000 
[12/01 10:31:25   2775s] Resistance Scaling Factor    : 1.00000 
[12/01 10:31:25   2775s] Clock Cap. Scaling Factor    : 1.00000 
[12/01 10:31:25   2775s] Clock Res. Scaling Factor    : 1.00000 
[12/01 10:31:25   2775s] Shrink Factor                : 1.00000
[12/01 10:31:28   2777s] LayerId::1 widthSet size::1
[12/01 10:31:28   2777s] LayerId::2 widthSet size::1
[12/01 10:31:28   2777s] LayerId::3 widthSet size::1
[12/01 10:31:28   2777s] LayerId::4 widthSet size::1
[12/01 10:31:28   2777s] LayerId::5 widthSet size::1
[12/01 10:31:28   2777s] LayerId::6 widthSet size::1
[12/01 10:31:28   2777s] LayerId::7 widthSet size::1
[12/01 10:31:28   2777s] LayerId::8 widthSet size::1
[12/01 10:31:28   2777s] LayerId::9 widthSet size::1
[12/01 10:31:28   2777s] eee: pegSigSF::1.070000
[12/01 10:31:28   2777s] Initializing multi-corner resistance tables ...
[12/01 10:31:28   2777s] eee: l::1 avDens::0.110648 usedTrk::111754.139487 availTrk::1010000.000000 sigTrk::111754.139487
[12/01 10:31:28   2777s] eee: l::2 avDens::0.155138 usedTrk::32253.226765 availTrk::207900.000000 sigTrk::32253.226765
[12/01 10:31:28   2777s] eee: l::3 avDens::0.193993 usedTrk::43997.589482 availTrk::226800.000000 sigTrk::43997.589482
[12/01 10:31:28   2777s] eee: l::4 avDens::0.153610 usedTrk::27557.679979 availTrk::179400.000000 sigTrk::27557.679979
[12/01 10:31:28   2777s] eee: l::5 avDens::0.045357 usedTrk::9887.829998 availTrk::218000.000000 sigTrk::9887.829998
[12/01 10:31:28   2777s] eee: l::6 avDens::0.023612 usedTrk::134.590000 availTrk::5700.000000 sigTrk::134.590000
[12/01 10:31:28   2777s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 10:31:28   2777s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 10:31:28   2777s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 10:31:28   2777s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.276154 ; uaWl: 1.000000 ; uaWlH: 0.317374 ; aWlH: 0.000000 ; Pmax: 0.849100 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 81 ; 
[12/01 10:31:29   2778s] Checking LVS Completed (CPU Time= 0:00:00.5  MEM= 3240.7M)
[12/01 10:31:30   2779s] Creating parasitic data file '/tmp/innovus_temp_1508544_ece-498hk-04.ece.illinois.edu_hfaroo9_8Bdy78/toplevel_498_1508544_VEGxj6.rcdb.d' for storing RC.
[12/01 10:31:32   2782s] Extracted 10.0002% (CPU Time= 0:00:05.1  MEM= 3284.7M)
[12/01 10:31:33   2783s] Extracted 20.0002% (CPU Time= 0:00:06.1  MEM= 3284.7M)
[12/01 10:31:34   2784s] Extracted 30.0002% (CPU Time= 0:00:07.3  MEM= 3288.7M)
[12/01 10:31:37   2787s] Extracted 40.0002% (CPU Time= 0:00:10.2  MEM= 3288.7M)
[12/01 10:31:38   2788s] Extracted 50.0002% (CPU Time= 0:00:11.3  MEM= 3288.7M)
[12/01 10:31:40   2789s] Extracted 60.0002% (CPU Time= 0:00:12.6  MEM= 3288.7M)
[12/01 10:31:41   2790s] Extracted 70.0001% (CPU Time= 0:00:13.8  MEM= 3288.7M)
[12/01 10:31:43   2792s] Extracted 80.0001% (CPU Time= 0:00:15.6  MEM= 3288.7M)
[12/01 10:31:46   2795s] Extracted 90.0001% (CPU Time= 0:00:18.6  MEM= 3288.7M)
[12/01 10:31:50   2799s] Extracted 100% (CPU Time= 0:00:22.6  MEM= 3288.7M)
[12/01 10:31:51   2800s] Number of Extracted Resistors     : 1799740
[12/01 10:31:51   2800s] Number of Extracted Ground Cap.   : 1766329
[12/01 10:31:51   2800s] Number of Extracted Coupling Cap. : 3846896
[12/01 10:31:51   2800s] Opening parasitic data file '/tmp/innovus_temp_1508544_ece-498hk-04.ece.illinois.edu_hfaroo9_8Bdy78/toplevel_498_1508544_VEGxj6.rcdb.d' for reading (mem: 3256.676M)
[12/01 10:31:51   2800s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[12/01 10:31:51   2801s] Checking LVS Completed (CPU Time= 0:00:00.5  MEM= 3256.7M)
[12/01 10:31:51   2801s] Creating parasitic data file '/tmp/innovus_temp_1508544_ece-498hk-04.ece.illinois.edu_hfaroo9_8Bdy78/toplevel_498_1508544_VEGxj6.rcdb_Filter.rcdb.d' for storing RC.
[12/01 10:31:52   2802s] Closing parasitic data file '/tmp/innovus_temp_1508544_ece-498hk-04.ece.illinois.edu_hfaroo9_8Bdy78/toplevel_498_1508544_VEGxj6.rcdb.d': 106718 access done (mem: 3260.676M)
[12/01 10:31:52   2802s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3260.676M)
[12/01 10:31:52   2802s] Opening parasitic data file '/tmp/innovus_temp_1508544_ece-498hk-04.ece.illinois.edu_hfaroo9_8Bdy78/toplevel_498_1508544_VEGxj6.rcdb.d' for reading (mem: 3260.676M)
[12/01 10:31:52   2802s] processing rcdb (/tmp/innovus_temp_1508544_ece-498hk-04.ece.illinois.edu_hfaroo9_8Bdy78/toplevel_498_1508544_VEGxj6.rcdb.d) for hinst (top) of cell (toplevel_498);
[12/01 10:31:53   2804s] Closing parasitic data file '/tmp/innovus_temp_1508544_ece-498hk-04.ece.illinois.edu_hfaroo9_8Bdy78/toplevel_498_1508544_VEGxj6.rcdb.d': 0 access done (mem: 3260.676M)
[12/01 10:31:53   2804s] Lumped Parasitic Loading Completed (total cpu=0:00:01.9, real=0:00:01.0, current mem=3260.676M)
[12/01 10:31:53   2804s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:29.4  Real Time: 0:00:28.0  MEM: 3260.676M)
[12/01 10:31:53   2804s] Opening parasitic data file '/tmp/innovus_temp_1508544_ece-498hk-04.ece.illinois.edu_hfaroo9_8Bdy78/toplevel_498_1508544_VEGxj6.rcdb.d' for reading (mem: 3260.676M)
[12/01 10:31:53   2804s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3260.7M)
[12/01 10:31:54   2804s] LayerId::1 widthSet size::1
[12/01 10:31:54   2804s] LayerId::2 widthSet size::1
[12/01 10:31:54   2804s] LayerId::3 widthSet size::1
[12/01 10:31:54   2804s] LayerId::4 widthSet size::1
[12/01 10:31:54   2804s] LayerId::5 widthSet size::1
[12/01 10:31:54   2804s] LayerId::6 widthSet size::1
[12/01 10:31:54   2804s] LayerId::7 widthSet size::1
[12/01 10:31:54   2804s] LayerId::8 widthSet size::1
[12/01 10:31:54   2804s] LayerId::9 widthSet size::1
[12/01 10:31:54   2804s] eee: pegSigSF::1.070000
[12/01 10:31:54   2804s] Initializing multi-corner resistance tables ...
[12/01 10:31:54   2804s] eee: l::1 avDens::0.110648 usedTrk::111754.139487 availTrk::1010000.000000 sigTrk::111754.139487
[12/01 10:31:54   2804s] eee: l::2 avDens::0.155138 usedTrk::32253.226765 availTrk::207900.000000 sigTrk::32253.226765
[12/01 10:31:54   2804s] eee: l::3 avDens::0.193993 usedTrk::43997.589482 availTrk::226800.000000 sigTrk::43997.589482
[12/01 10:31:54   2804s] eee: l::4 avDens::0.153610 usedTrk::27557.679979 availTrk::179400.000000 sigTrk::27557.679979
[12/01 10:31:54   2804s] eee: l::5 avDens::0.045357 usedTrk::9887.829998 availTrk::218000.000000 sigTrk::9887.829998
[12/01 10:31:54   2804s] eee: l::6 avDens::0.023612 usedTrk::134.590000 availTrk::5700.000000 sigTrk::134.590000
[12/01 10:31:54   2804s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 10:31:54   2804s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 10:31:54   2804s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 10:31:54   2804s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.276154 ; uaWl: 1.000000 ; uaWlH: 0.317374 ; aWlH: 0.000000 ; Pmax: 0.849100 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 81 ; 
[12/01 10:31:54   2805s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:3260.7M, EPOCH TIME: 1669912314.836120
[12/01 10:31:54   2805s] Deleted 55313 physical insts (cell FILL128A10TR / prefix FILL).
[12/01 10:31:54   2805s] Deleted 2125 physical insts (cell FILL64A10TR / prefix FILL).
[12/01 10:31:54   2805s] Deleted 3892 physical insts (cell FILL32A10TR / prefix FILL).
[12/01 10:31:54   2805s] Deleted 69157 physical insts (cell FILL16A10TR / prefix FILL).
[12/01 10:31:54   2805s] Deleted 20766 physical insts (cell FILLCAP8A10TR / prefix FILL).
[12/01 10:31:54   2805s] Deleted 79741 physical insts (cell FILL4A10TR / prefix FILL).
[12/01 10:31:55   2805s] Deleted 27173 physical insts (cell FILL2A10TR / prefix FILL).
[12/01 10:31:55   2805s] Deleted 28478 physical insts (cell FILL1A10TR / prefix FILL).
[12/01 10:31:56   2806s] Total physical insts deleted = 286645.
[12/01 10:31:56   2806s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:1.235, REAL:1.242, MEM:3260.7M, EPOCH TIME: 1669912316.077742
[12/01 10:31:56   2806s] *** BuildHoldData #2 [begin] : totSession cpu/real = 0:46:46.6/0:21:18.6 (2.2), mem = 3260.7M
[12/01 10:31:56   2806s] AAE_INFO: switching -siAware from true to false ...
[12/01 10:31:56   2806s] AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
[12/01 10:31:58   2811s] Message <TCLCMD-1005> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[12/01 10:31:58   2811s] Starting delay calculation for Hold views
[12/01 10:31:58   2811s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/01 10:31:58   2811s] AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
[12/01 10:31:58   2812s] AAE DB initialization (MEM=3287.97 CPU=0:00:00.2 REAL=0:00:00.0) 
[12/01 10:31:58   2812s] #################################################################################
[12/01 10:31:58   2812s] # Design Stage: PostRoute
[12/01 10:31:58   2812s] # Design Name: toplevel_498
[12/01 10:31:58   2812s] # Design Mode: 90nm
[12/01 10:31:58   2812s] # Analysis Mode: MMMC OCV 
[12/01 10:31:58   2812s] # Parasitics Mode: SPEF/RCDB 
[12/01 10:31:58   2812s] # Signoff Settings: SI Off 
[12/01 10:31:58   2812s] #################################################################################
[12/01 10:31:58   2812s] Topological Sorting (REAL = 0:00:00.0, MEM = 3301.8M, InitMEM = 3288.0M)
[12/01 10:31:58   2812s] Calculate late delays in OCV mode...
[12/01 10:31:59   2812s] Calculate early delays in OCV mode...
[12/01 10:31:59   2812s] Start delay calculation (fullDC) (4 T). (MEM=3301.8)
[12/01 10:31:59   2812s] *** Calculating scaling factor for fastLib libraries using the default operating condition of each library.
[12/01 10:32:00   2813s] Start AAE Lib Loading. (MEM=3322.53)
[12/01 10:32:00   2813s] End AAE Lib Loading. (MEM=3332.07 CPU=0:00:00.0 Real=0:00:00.0)
[12/01 10:32:00   2813s] End AAE Lib Interpolated Model. (MEM=3332.07 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 10:32:05   2832s] Total number of fetched objects 106737
[12/01 10:32:05   2832s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:00.0)
[12/01 10:32:05   2832s] End delay calculation. (MEM=3575.54 CPU=0:00:17.3 REAL=0:00:05.0)
[12/01 10:32:05   2833s] End delay calculation (fullDC). (MEM=3575.54 CPU=0:00:20.4 REAL=0:00:06.0)
[12/01 10:32:05   2833s] *** CDM Built up (cpu=0:00:20.9  real=0:00:07.0  mem= 3575.5M) ***
[12/01 10:32:08   2838s] *** Done Building Timing Graph (cpu=0:00:26.7 real=0:00:10.0 totSessionCpu=0:47:18 mem=3558.5M)
[12/01 10:32:08   2838s] Done building cte hold timing graph (HoldAware) cpu=0:00:31.7 real=0:00:12.0 totSessionCpu=0:47:18 mem=3558.5M ***
[12/01 10:32:10   2841s] AAE_INFO: switching -siAware from false to true ...
[12/01 10:32:11   2842s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[12/01 10:32:12   2846s] Starting delay calculation for Setup views
[12/01 10:32:12   2846s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/01 10:32:12   2846s] Starting SI iteration 1 using Infinite Timing Windows
[12/01 10:32:13   2847s] #################################################################################
[12/01 10:32:13   2847s] # Design Stage: PostRoute
[12/01 10:32:13   2847s] # Design Name: toplevel_498
[12/01 10:32:13   2847s] # Design Mode: 90nm
[12/01 10:32:13   2847s] # Analysis Mode: MMMC OCV 
[12/01 10:32:13   2847s] # Parasitics Mode: SPEF/RCDB 
[12/01 10:32:13   2847s] # Signoff Settings: SI On 
[12/01 10:32:13   2847s] #################################################################################
[12/01 10:32:13   2848s] Topological Sorting (REAL = 0:00:00.0, MEM = 3553.3M, InitMEM = 3553.3M)
[12/01 10:32:13   2849s] Setting infinite Tws ...
[12/01 10:32:13   2849s] First Iteration Infinite Tw... 
[12/01 10:32:14   2849s] Calculate early delays in OCV mode...
[12/01 10:32:14   2849s] Calculate late delays in OCV mode...
[12/01 10:32:14   2849s] Start delay calculation (fullDC) (4 T). (MEM=3553.33)
[12/01 10:32:14   2849s] *** Calculating scaling factor for slowLib libraries using the default operating condition of each library.
[12/01 10:32:14   2850s] End AAE Lib Interpolated Model. (MEM=3565.95 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 10:32:15   2851s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[7]' has no receivers. SI analysis is not performed.
[12/01 10:32:15   2851s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[7]' has no receivers. SI analysis is not performed.
[12/01 10:32:15   2851s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[6]' has no receivers. SI analysis is not performed.
[12/01 10:32:15   2851s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[6]' has no receivers. SI analysis is not performed.
[12/01 10:32:15   2851s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[4]' has no receivers. SI analysis is not performed.
[12/01 10:32:15   2851s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[3]' has no receivers. SI analysis is not performed.
[12/01 10:32:15   2851s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[4]' has no receivers. SI analysis is not performed.
[12/01 10:32:15   2851s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[3]' has no receivers. SI analysis is not performed.
[12/01 10:32:15   2851s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[2]' has no receivers. SI analysis is not performed.
[12/01 10:32:15   2851s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[2]' has no receivers. SI analysis is not performed.
[12/01 10:32:15   2851s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[0]' has no receivers. SI analysis is not performed.
[12/01 10:32:15   2851s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[0]' has no receivers. SI analysis is not performed.
[12/01 10:32:15   2851s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[8]' has no receivers. SI analysis is not performed.
[12/01 10:32:15   2851s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[8]' has no receivers. SI analysis is not performed.
[12/01 10:32:19   2867s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[0]' has no receivers. SI analysis is not performed.
[12/01 10:32:19   2867s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[4]' has no receivers. SI analysis is not performed.
[12/01 10:32:19   2867s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[0]' has no receivers. SI analysis is not performed.
[12/01 10:32:19   2867s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[8]' has no receivers. SI analysis is not performed.
[12/01 10:32:19   2867s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[4]' has no receivers. SI analysis is not performed.
[12/01 10:32:19   2867s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[2]' has no receivers. SI analysis is not performed.
[12/01 10:32:22   2878s] Total number of fetched objects 106737
[12/01 10:32:22   2878s] AAE_INFO-618: Total number of nets in the design is 108878,  98.1 percent of the nets selected for SI analysis
[12/01 10:32:22   2879s] End Timing Check Calculation. (CPU Time=0:00:00.5, Real Time=0:00:00.0)
[12/01 10:32:22   2879s] End delay calculation. (MEM=3544.47 CPU=0:00:27.4 REAL=0:00:07.0)
[12/01 10:32:22   2879s] End delay calculation (fullDC). (MEM=3544.47 CPU=0:00:29.8 REAL=0:00:08.0)
[12/01 10:32:22   2879s] *** CDM Built up (cpu=0:00:32.0  real=0:00:09.0  mem= 3544.5M) ***
[12/01 10:32:25   2885s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3559.5M)
[12/01 10:32:25   2885s] Add other clocks and setupCteToAAEClockMapping during iter 1
[12/01 10:32:26   2886s] Loading CTE timing window is completed (CPU = 0:00:00.6, REAL = 0:00:01.0, MEM = 3544.5M)
[12/01 10:32:26   2886s] 
[12/01 10:32:26   2886s] Executing IPO callback for view pruning ..
[12/01 10:32:26   2886s] Starting SI iteration 2
[12/01 10:32:26   2887s] Calculate early delays in OCV mode...
[12/01 10:32:26   2887s] Calculate late delays in OCV mode...
[12/01 10:32:26   2887s] Start delay calculation (fullDC) (4 T). (MEM=3425.61)
[12/01 10:32:27   2887s] End AAE Lib Interpolated Model. (MEM=3425.61 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 10:32:27   2889s] Glitch Analysis: View slowView -- Total Number of Nets Skipped = 0. 
[12/01 10:32:27   2889s] Glitch Analysis: View slowView -- Total Number of Nets Analyzed = 106737. 
[12/01 10:32:27   2889s] Total number of fetched objects 106737
[12/01 10:32:27   2889s] AAE_INFO-618: Total number of nets in the design is 108878,  0.3 percent of the nets selected for SI analysis
[12/01 10:32:27   2889s] End delay calculation. (MEM=3596.33 CPU=0:00:01.2 REAL=0:00:00.0)
[12/01 10:32:27   2889s] End delay calculation (fullDC). (MEM=3596.33 CPU=0:00:01.7 REAL=0:00:01.0)
[12/01 10:32:27   2889s] *** CDM Built up (cpu=0:00:01.8  real=0:00:01.0  mem= 3596.3M) ***
[12/01 10:32:29   2894s] *** Done Building Timing Graph (cpu=0:00:47.4 real=0:00:17.0 totSessionCpu=0:48:14 mem=3609.3M)
[12/01 10:32:29   2894s] End AAE Lib Interpolated Model. (MEM=3609.33 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 10:32:30   2894s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3609.3M, EPOCH TIME: 1669912350.097777
[12/01 10:32:30   2895s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.331, REAL:0.332, MEM:3609.3M, EPOCH TIME: 1669912350.430162
[12/01 10:32:32   2897s] 
------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| 28.575  | 33.496  | 33.345  | 28.575  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  12547  |  12540  |    2    |    5    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 8.309%
Total number of glitch violations: 0
------------------------------------------------------------------
*** BuildHoldData #2 [finish] : cpu/real = 0:01:31.3/0:00:35.9 (2.5), totSession cpu/real = 0:48:17.9/0:21:54.5 (2.2), mem = 3624.9M
[12/01 10:32:32   2897s] 
[12/01 10:32:32   2897s] =============================================================================================
[12/01 10:32:32   2897s]  Step TAT Report for BuildHoldData #2                                           21.10-p004_1
[12/01 10:32:32   2897s] =============================================================================================
[12/01 10:32:32   2897s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 10:32:32   2897s] ---------------------------------------------------------------------------------------------
[12/01 10:32:32   2897s] [ ViewPruning            ]      6   0:00:00.3  (   0.7 % )     0:00:00.3 /  0:00:00.4    1.5
[12/01 10:32:32   2897s] [ OptSummaryReport       ]      1   0:00:00.6  (   1.8 % )     0:00:02.1 /  0:00:03.1    1.5
[12/01 10:32:32   2897s] [ DrvReport              ]      1   0:00:01.1  (   3.2 % )     0:00:01.1 /  0:00:01.9    1.7
[12/01 10:32:32   2897s] [ SlackTraversorInit     ]      1   0:00:01.3  (   3.7 % )     0:00:01.3 /  0:00:02.1    1.6
[12/01 10:32:32   2897s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 10:32:32   2897s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 10:32:32   2897s] [ TimingUpdate           ]      3   0:00:04.3  (  12.0 % )     0:00:26.8 /  0:01:14.2    2.8
[12/01 10:32:32   2897s] [ FullDelayCalc          ]      2   0:00:22.3  (  62.2 % )     0:00:22.4 /  0:01:04.2    2.9
[12/01 10:32:32   2897s] [ TimingReport           ]      1   0:00:00.3  (   0.7 % )     0:00:00.3 /  0:00:00.5    1.9
[12/01 10:32:32   2897s] [ MISC                   ]          0:00:05.6  (  15.6 % )     0:00:05.6 /  0:00:11.6    2.1
[12/01 10:32:32   2897s] ---------------------------------------------------------------------------------------------
[12/01 10:32:32   2897s]  BuildHoldData #2 TOTAL             0:00:35.9  ( 100.0 % )     0:00:35.9 /  0:01:31.3    2.5
[12/01 10:32:32   2897s] ---------------------------------------------------------------------------------------------
[12/01 10:32:32   2897s] 
[12/01 10:32:32   2897s] **optDesign ... cpu = 0:02:21, real = 0:01:20, mem = 2769.4M, totSessionCpu=0:48:18 **
[12/01 10:32:32   2898s] Setting latch borrow mode to budget during optimization.
[12/01 10:32:34   2905s] Info: Done creating the CCOpt slew target map.
[12/01 10:32:34   2905s] **INFO: flowCheckPoint #2 OptimizationPass1
[12/01 10:32:34   2905s] Glitch fixing enabled
[12/01 10:32:34   2905s] *** ClockDrv #1 [begin] : totSession cpu/real = 0:48:25.8/0:21:57.1 (2.2), mem = 3483.5M
[12/01 10:32:34   2905s] Running CCOpt-PRO on entire clock network
[12/01 10:32:34   2906s] Net route status summary:
[12/01 10:32:34   2906s]   Clock:       153 (unrouted=0, trialRouted=0, noStatus=0, routed=153, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/01 10:32:34   2906s]   Non-clock: 108725 (unrouted=2160, trialRouted=0, noStatus=0, routed=106565, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2160, (crossesIlmBoundary AND tooFewTerms=0)])
[12/01 10:32:34   2906s] Clock tree cells fixed by user: 0 out of 149 (0%)
[12/01 10:32:34   2906s] PRO...
[12/01 10:32:34   2906s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[12/01 10:32:34   2906s] Initializing clock structures...
[12/01 10:32:35   2906s]   Creating own balancer
[12/01 10:32:35   2906s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[12/01 10:32:35   2906s]   Removing CTS place status from clock tree and sinks.
[12/01 10:32:35   2906s]   Removed CTS place status from 149 clock cells (out of 159 ) and 0 clock sinks (out of 1 ).
[12/01 10:32:35   2906s]   Initializing legalizer
[12/01 10:32:35   2906s]   Using cell based legalization.
[12/01 10:32:35   2906s]   Leaving CCOpt scope - Initializing placement interface...
[12/01 10:32:35   2906s] OPERPROF: Starting DPlace-Init at level 1, MEM:3483.5M, EPOCH TIME: 1669912355.136677
[12/01 10:32:35   2906s] z: 2, totalTracks: 1
[12/01 10:32:35   2906s] z: 4, totalTracks: 1
[12/01 10:32:35   2906s] z: 6, totalTracks: 1
[12/01 10:32:35   2906s] z: 8, totalTracks: 1
[12/01 10:32:35   2906s] #spOpts: VtWidth mergeVia=F 
[12/01 10:32:35   2906s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3483.5M, EPOCH TIME: 1669912355.281734
[12/01 10:32:35   2906s] 
[12/01 10:32:35   2906s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/01 10:32:35   2906s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.360, REAL:0.362, MEM:3483.5M, EPOCH TIME: 1669912355.643999
[12/01 10:32:35   2906s] [CPU] DPlace-Init (cpu=0:00:00.5, real=0:00:00.0, mem=3483.5MB).
[12/01 10:32:35   2906s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.534, REAL:0.543, MEM:3483.5M, EPOCH TIME: 1669912355.679857
[12/01 10:32:35   2906s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.5 real=0:00:00.5)
[12/01 10:32:35   2906s] (I)      Default power domain name = toplevel_498
[12/01 10:32:35   2906s] .Load db... (mem=3483.5M)
[12/01 10:32:35   2906s] (I)      Read data from FE... (mem=3483.5M)
[12/01 10:32:35   2907s] (I)      Number of ignored instance 0
[12/01 10:32:35   2907s] (I)      Number of inbound cells 0
[12/01 10:32:35   2907s] (I)      Number of opened ILM blockages 0
[12/01 10:32:35   2907s] (I)      Number of instances temporarily fixed by detailed placement 81338
[12/01 10:32:35   2907s] (I)      numMoveCells=94356, numMacros=0  numPads=21  numMultiRowHeightInsts=0
[12/01 10:32:35   2907s] (I)      cell height: 4000, count: 105691
[12/01 10:32:35   2907s] (I)      Read rows... (mem=3549.3M)
[12/01 10:32:35   2907s] (I)      Done Read rows (cpu=0.000s, mem=3549.3M)
[12/01 10:32:35   2907s] (I)      Done Read data from FE (cpu=0.276s, mem=3549.3M)
[12/01 10:32:35   2907s] (I)      Done Load db (cpu=0.276s, mem=3549.3M)
[12/01 10:32:35   2907s] (I)      Constructing placeable region... (mem=3549.3M)
[12/01 10:32:35   2907s] (I)      Constructing bin map
[12/01 10:32:35   2907s] (I)      Initialize bin information with width=40000 height=40000
[12/01 10:32:36   2907s] (I)      Done constructing bin map
[12/01 10:32:36   2907s] (I)      Removing 0 blocked bin with high fixed inst density
[12/01 10:32:36   2907s] (I)      Compute region effective width... (mem=3549.3M)
[12/01 10:32:36   2907s] (I)      Done Compute region effective width (cpu=0.005s, mem=3549.3M)
[12/01 10:32:36   2907s] (I)      Done Constructing placeable region (cpu=0.084s, mem=3549.3M)
[12/01 10:32:36   2907s]   Legalizer reserving space for clock trees
[12/01 10:32:36   2907s]   Accumulated time to calculate placeable region: 0.00202
[12/01 10:32:36   2907s]   Accumulated time to calculate placeable region: 0.00202
[12/01 10:32:36   2907s]   Accumulated time to calculate placeable region: 0.00203
[12/01 10:32:36   2907s]   Accumulated time to calculate placeable region: 0.00203
[12/01 10:32:36   2907s]   Accumulated time to calculate placeable region: 0.00204
[12/01 10:32:36   2907s]   Accumulated time to calculate placeable region: 0.00205
[12/01 10:32:36   2907s]   Accumulated time to calculate placeable region: 0.00205
[12/01 10:32:36   2907s]   Accumulated time to calculate placeable region: 0.00205
[12/01 10:32:36   2907s]   Accumulated time to calculate placeable region: 0.00206
[12/01 10:32:36   2907s]   Accumulated time to calculate placeable region: 0.00206
[12/01 10:32:36   2907s]   Accumulated time to calculate placeable region: 0.00207
[12/01 10:32:36   2907s]   Reconstructing clock tree datastructures, skew aware...
[12/01 10:32:36   2907s]     Validating CTS configuration...
[12/01 10:32:36   2907s]     Checking module port directions...
[12/01 10:32:36   2907s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 10:32:36   2907s]     Non-default CCOpt properties:
[12/01 10:32:36   2907s]       Public non-default CCOpt properties:
[12/01 10:32:36   2907s]         adjacent_rows_legal: true (default: false)
[12/01 10:32:36   2907s]         buffer_cells is set for at least one object
[12/01 10:32:36   2907s]         cannot_merge_reason is set for at least one object
[12/01 10:32:36   2907s]         cell_density is set for at least one object
[12/01 10:32:36   2907s]         cell_halo_rows: 0 (default: 1)
[12/01 10:32:36   2907s]         cell_halo_sites: 0 (default: 4)
[12/01 10:32:36   2907s]         exclusive_sinks_rank is set for at least one object
[12/01 10:32:36   2907s]         route_type is set for at least one object
[12/01 10:32:36   2907s]         source_driver is set for at least one object
[12/01 10:32:36   2907s]         target_insertion_delay is set for at least one object
[12/01 10:32:36   2907s]         target_skew is set for at least one object
[12/01 10:32:36   2907s]         target_skew_wire is set for at least one object
[12/01 10:32:36   2907s]       Private non-default CCOpt properties:
[12/01 10:32:36   2907s]         allow_non_fterm_identical_swaps: 0 (default: true)
[12/01 10:32:36   2907s]         clock_nets_detailed_routed: 1 (default: false)
[12/01 10:32:36   2907s]         exp_use_early_global_min_max_route_layers: 0 (default: true)
[12/01 10:32:36   2907s]         force_design_routing_status: 1 (default: auto)
[12/01 10:32:36   2907s]         pro_enable_post_commit_delay_update: 1 (default: false)
[12/01 10:32:36   2907s]     Route type trimming info:
[12/01 10:32:36   2907s]       No route type modifications were made.
[12/01 10:32:36   2907s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX16BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<3> -power_domain auto-default.
[12/01 10:32:36   2907s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX9BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<3> -power_domain auto-default.
[12/01 10:32:36   2907s] End AAE Lib Interpolated Model. (MEM=3549.34 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 10:32:36   2907s]     Accumulated time to calculate placeable region: 0.0021
[12/01 10:32:36   2907s] (I)      Initializing Steiner engine. 
[12/01 10:32:36   2907s] (I)      ==================== Layers =====================
[12/01 10:32:36   2907s] (I)      +-----+----+---------+---------+--------+-------+
[12/01 10:32:36   2907s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/01 10:32:36   2907s] (I)      +-----+----+---------+---------+--------+-------+
[12/01 10:32:36   2907s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/01 10:32:36   2907s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/01 10:32:36   2907s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/01 10:32:36   2907s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/01 10:32:36   2907s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/01 10:32:36   2907s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/01 10:32:36   2907s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/01 10:32:36   2907s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/01 10:32:36   2907s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/01 10:32:36   2907s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/01 10:32:36   2907s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/01 10:32:36   2907s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/01 10:32:36   2907s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/01 10:32:36   2907s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/01 10:32:36   2907s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/01 10:32:36   2907s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/01 10:32:36   2907s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/01 10:32:36   2907s] (I)      +-----+----+---------+---------+--------+-------+
[12/01 10:32:36   2907s] (I)      |  64 | 64 |     RVT | implant |        |       |
[12/01 10:32:36   2907s] (I)      |  65 | 65 |     HVT | implant |        |       |
[12/01 10:32:36   2907s] (I)      |  66 | 66 |     LVT | implant |        |       |
[12/01 10:32:36   2907s] (I)      |   0 |  0 |   POLY1 |   other |        |    MS |
[12/01 10:32:36   2907s] (I)      |  67 | 67 | OVERLAP | overlap |        |       |
[12/01 10:32:36   2907s] (I)      +-----+----+---------+---------+--------+-------+
[12/01 10:32:37   2908s]     Library trimming buffers in power domain auto-default and half-corner slowDC:setup.late removed 1 of 5 cells
[12/01 10:32:37   2908s]     Original list had 5 cells:
[12/01 10:32:37   2908s]     BUFX16MA10TR BUFX16BA10TR FRICGX13BA10TR FRICGX11BA10TR BUFX5BA10TR 
[12/01 10:32:37   2908s]     New trimmed list has 4 cells:
[12/01 10:32:37   2908s]     BUFX16MA10TR FRICGX13BA10TR FRICGX11BA10TR BUFX5BA10TR 
[12/01 10:32:37   2908s]     Accumulated time to calculate placeable region: 0.00228
[12/01 10:32:37   2908s]     Accumulated time to calculate placeable region: 0.00231
[12/01 10:32:37   2908s]     Accumulated time to calculate placeable region: 0.00233
[12/01 10:32:37   2908s]     Accumulated time to calculate placeable region: 0.00235
[12/01 10:32:37   2908s]     Accumulated time to calculate placeable region: 0.00236
[12/01 10:32:37   2908s]     Accumulated time to calculate placeable region: 0.00238
[12/01 10:32:37   2908s]     Accumulated time to calculate placeable region: 0.0024
[12/01 10:32:37   2908s]     Accumulated time to calculate placeable region: 0.00241
[12/01 10:32:37   2908s]     Accumulated time to calculate placeable region: 0.00243
[12/01 10:32:37   2908s]     Accumulated time to calculate placeable region: 0.00244
[12/01 10:32:37   2908s]     Accumulated time to calculate placeable region: 0.00246
[12/01 10:32:37   2908s]     Accumulated time to calculate placeable region: 0.00247
[12/01 10:32:37   2908s]     Accumulated time to calculate placeable region: 0.00248
[12/01 10:32:37   2908s]     Accumulated time to calculate placeable region: 0.0025
[12/01 10:32:37   2908s]     Accumulated time to calculate placeable region: 0.00255
[12/01 10:32:37   2908s]     Accumulated time to calculate placeable region: 0.00257
[12/01 10:32:37   2908s] Accumulated time to calculate placeable region: 0.00269
[12/01 10:32:37   2908s] Accumulated time to calculate placeable region: 0.00279
[12/01 10:32:37   2908s]     Library trimming inverters in power domain auto-default and half-corner slowDC:setup.late removed 9 of 20 cells
[12/01 10:32:37   2908s]     Original list had 20 cells:
[12/01 10:32:37   2908s]     INVX16BA10TR INVX13BA10TR INVX11BA10TR INVX9BA10TR INVX7P5BA10TR INVX6BA10TR INVX5BA10TR INVX4BA10TR INVX3P5BA10TR INVX3BA10TR INVX2P5BA10TR INVX2BA10TR INVX1P7BA10TR INVX1P4BA10TR INVX1P2BA10TR INVX1BA10TR INVX0P8BA10TR INVX0P7BA10TR INVX0P6BA10TR INVX0P5BA10TR 
[12/01 10:32:37   2908s]     New trimmed list has 11 cells:
[12/01 10:32:37   2908s]     INVX16BA10TR INVX13BA10TR INVX11BA10TR INVX9BA10TR INVX7P5BA10TR INVX6BA10TR INVX5BA10TR INVX4BA10TR INVX3BA10TR INVX2BA10TR INVX1BA10TR 
[12/01 10:32:37   2908s]     Accumulated time to calculate placeable region: 0.00293
[12/01 10:32:37   2908s] Accumulated time to calculate placeable region: 0.00301
[12/01 10:32:37   2908s]     Accumulated time to calculate placeable region: 0.00303
[12/01 10:32:37   2908s] Accumulated time to calculate placeable region: 0.00306
[12/01 10:32:37   2908s]     Accumulated time to calculate placeable region: 0.00308
[12/01 10:32:37   2908s] Accumulated time to calculate placeable region: 0.0031
[12/01 10:32:37   2908s]     Accumulated time to calculate placeable region: 0.00312
[12/01 10:32:37   2908s] Accumulated time to calculate placeable region: 0.00314
[12/01 10:32:37   2908s]     Accumulated time to calculate placeable region: 0.00316
[12/01 10:32:37   2908s] Accumulated time to calculate placeable region: 0.00318
[12/01 10:32:37   2908s]     Accumulated time to calculate placeable region: 0.0032
[12/01 10:32:37   2908s] Accumulated time to calculate placeable region: 0.00321
[12/01 10:32:37   2908s]     Accumulated time to calculate placeable region: 0.00323
[12/01 10:32:37   2908s] Accumulated time to calculate placeable region: 0.00325
[12/01 10:32:37   2908s]     Accumulated time to calculate placeable region: 0.00327
[12/01 10:32:37   2908s] Accumulated time to calculate placeable region: 0.0033
[12/01 10:32:37   2908s]     Accumulated time to calculate placeable region: 0.00332
[12/01 10:32:37   2908s] Accumulated time to calculate placeable region: 0.00336
[12/01 10:32:37   2908s]     Accumulated time to calculate placeable region: 0.00336
[12/01 10:32:37   2908s] Accumulated time to calculate placeable region: 0.00345
[12/01 10:32:37   2908s]     Accumulated time to calculate placeable region: 0.00351
[12/01 10:32:37   2908s] Accumulated time to calculate placeable region: 0.00362
[12/01 10:32:37   2908s] Accumulated time to calculate placeable region: 0.00366
[12/01 10:32:37   2908s] Accumulated time to calculate placeable region: 0.00369
[12/01 10:32:37   2908s] Accumulated time to calculate placeable region: 0.00369
[12/01 10:32:37   2908s] Accumulated time to calculate placeable region: 0.00371
[12/01 10:32:37   2908s] Accumulated time to calculate placeable region: 0.00372
[12/01 10:32:37   2908s] Accumulated time to calculate placeable region: 0.00373
[12/01 10:32:37   2908s] Accumulated time to calculate placeable region: 0.00374
[12/01 10:32:37   2908s] Accumulated time to calculate placeable region: 0.00376
[12/01 10:32:37   2908s] Accumulated time to calculate placeable region: 0.00377
[12/01 10:32:37   2908s] Accumulated time to calculate placeable region: 0.00378
[12/01 10:32:37   2908s]     Accumulated time to calculate placeable region: 0.00368
[12/01 10:32:37   2908s] Accumulated time to calculate placeable region: 0.00378
[12/01 10:32:37   2908s] Accumulated time to calculate placeable region: 0.00379
[12/01 10:32:37   2908s] Accumulated time to calculate placeable region: 0.00362
[12/01 10:32:37   2908s] Accumulated time to calculate placeable region: 0.00387
[12/01 10:32:37   2908s]     Accumulated time to calculate placeable region: 0.00387
[12/01 10:32:37   2908s] Accumulated time to calculate placeable region: 0.00387
[12/01 10:32:37   2908s] Accumulated time to calculate placeable region: 0.00387
[12/01 10:32:37   2908s]     Accumulated time to calculate placeable region: 0.0039
[12/01 10:32:37   2908s] Accumulated time to calculate placeable region: 0.00391
[12/01 10:32:37   2908s] Accumulated time to calculate placeable region: 0.00392
[12/01 10:32:37   2908s]     Accumulated time to calculate placeable region: 0.00395
[12/01 10:32:37   2908s] Accumulated time to calculate placeable region: 0.00397
[12/01 10:32:37   2908s] Accumulated time to calculate placeable region: 0.00402
[12/01 10:32:37   2908s] Accumulated time to calculate placeable region: 0.00406
[12/01 10:32:37   2908s]     Accumulated time to calculate placeable region: 0.00404
[12/01 10:32:37   2908s] Accumulated time to calculate placeable region: 0.00409
[12/01 10:32:37   2908s] Accumulated time to calculate placeable region: 0.00411
[12/01 10:32:37   2908s]     Accumulated time to calculate placeable region: 0.00413
[12/01 10:32:37   2908s] Accumulated time to calculate placeable region: 0.00416
[12/01 10:32:37   2908s] Accumulated time to calculate placeable region: 0.00417
[12/01 10:32:37   2908s] Accumulated time to calculate placeable region: 0.00424
[12/01 10:32:37   2908s]     Accumulated time to calculate placeable region: 0.00424
[12/01 10:32:37   2908s] Accumulated time to calculate placeable region: 0.00426
[12/01 10:32:37   2908s] Accumulated time to calculate placeable region: 0.00427
[12/01 10:32:37   2908s]     Accumulated time to calculate placeable region: 0.0043
[12/01 10:32:37   2908s] Accumulated time to calculate placeable region: 0.00432
[12/01 10:32:37   2908s] Accumulated time to calculate placeable region: 0.00433
[12/01 10:32:37   2908s] Accumulated time to calculate placeable region: 0.00424
[12/01 10:32:40   2911s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX16BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<2> -power_domain auto-default.
[12/01 10:32:40   2911s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX9BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<2> -power_domain auto-default.
[12/01 10:32:40   2911s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX16BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<1> -power_domain auto-default.
[12/01 10:32:40   2911s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX9BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<1> -power_domain auto-default.
[12/01 10:32:40   2911s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX16BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk -power_domain auto-default.
[12/01 10:32:40   2911s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX9BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk -power_domain auto-default.
[12/01 10:32:40   2911s]     Clock tree balancer configuration for clock_trees my_clk_generator_for_external_qspi_ck_o<3> my_clk_generator_for_external_qspi_ck_o<2> my_clk_generator_for_external_qspi_ck_o<1>:
[12/01 10:32:40   2911s]     Non-default CCOpt properties:
[12/01 10:32:40   2911s]       Public non-default CCOpt properties:
[12/01 10:32:40   2911s]         cell_density: 1 (default: 0.75)
[12/01 10:32:40   2911s]         route_type (leaf): default_route_type_leaf (default: default)
[12/01 10:32:40   2911s]         route_type (top): default_route_type_nonleaf (default: default)
[12/01 10:32:40   2911s]         route_type (trunk): default_route_type_nonleaf (default: default)
[12/01 10:32:40   2911s]       No private non-default CCOpt properties
[12/01 10:32:40   2911s]     For power domain auto-default:
[12/01 10:32:40   2911s]       Buffers:     {BUFX16MA10TR FRICGX13BA10TR FRICGX11BA10TR BUFX5BA10TR}
[12/01 10:32:40   2911s]       Inverters:   {INVX16BA10TR INVX13BA10TR INVX11BA10TR INVX9BA10TR INVX7P5BA10TR INVX6BA10TR INVX5BA10TR INVX4BA10TR INVX3BA10TR INVX2BA10TR INVX1BA10TR}
[12/01 10:32:40   2911s]       Clock gates: PREICGX16BA10TR PREICGX13BA10TR PREICGX11BA10TR PREICGX9BA10TR PREICGX7P5BA10TR PREICGX6BA10TR PREICGX5BA10TR PREICGX4BA10TR PREICGX3P5BA10TR PREICGX3BA10TR PREICGX2P5BA10TR PREICGX2BA10TR PREICGX1P7BA10TR PREICGX1P4BA10TR PREICGX1P2BA10TR PREICGX1BA10TR PREICGX0P8BA10TR PREICGX0P7BA10TR PREICGX0P6BA10TR PREICGX0P5BA10TR 
[12/01 10:32:40   2911s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 3985600.000um^2
[12/01 10:32:40   2911s]     Top Routing info:
[12/01 10:32:40   2911s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/01 10:32:40   2911s]       Unshielded; Mask Constraint: 0; Source: route_type.
[12/01 10:32:40   2911s]     Trunk Routing info:
[12/01 10:32:40   2911s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/01 10:32:40   2911s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/01 10:32:40   2911s]     Leaf Routing info:
[12/01 10:32:40   2911s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[12/01 10:32:40   2911s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/01 10:32:40   2911s]     For timing_corner slowDC:setup, late and power domain auto-default:
[12/01 10:32:40   2911s]       Slew time target (leaf):    0.118ns
[12/01 10:32:40   2911s]       Slew time target (trunk):   0.118ns
[12/01 10:32:40   2911s]       Slew time target (top):     0.118ns (Note: no nets are considered top nets in this clock tree)
[12/01 10:32:40   2911s]       Buffer unit delay: 0.058ns
[12/01 10:32:40   2911s]       Buffer max distance: 650.909um
[12/01 10:32:40   2911s]     Fastest wire driving cells and distances:
[12/01 10:32:40   2911s]       Buffer    : {lib_cell:BUFX16MA10TR, fastest_considered_half_corner=slowDC:setup.late, optimalDrivingDistance=650.909um, saturatedSlew=0.100ns, speed=5572.851um per ns, cellArea=17.821um^2 per 1000um}
[12/01 10:32:40   2911s]       Inverter  : {lib_cell:INVX16BA10TR, fastest_considered_half_corner=slowDC:setup.late, optimalDrivingDistance=475.762um, saturatedSlew=0.090ns, speed=6468.545um per ns, cellArea=19.337um^2 per 1000um}
[12/01 10:32:40   2911s]       Clock gate: {lib_cell:PREICGX16BA10TR, fastest_considered_half_corner=slowDC:setup.late, optimalDrivingDistance=626.796um, saturatedSlew=0.101ns, speed=5133.465um per ns, cellArea=29.356um^2 per 1000um}
[12/01 10:32:40   2911s]     
[12/01 10:32:40   2911s]     Clock tree balancer configuration for clock_tree my_clk:
[12/01 10:32:40   2911s]     Non-default CCOpt properties:
[12/01 10:32:40   2911s]       Public non-default CCOpt properties:
[12/01 10:32:40   2911s]         cell_density: 1 (default: 0.75)
[12/01 10:32:40   2911s]         route_type (leaf): default_route_type_leaf (default: default)
[12/01 10:32:40   2911s]         route_type (top): default_route_type_nonleaf (default: default)
[12/01 10:32:40   2911s]         route_type (trunk): default_route_type_nonleaf (default: default)
[12/01 10:32:40   2911s]         source_driver: INVX1BA10TR/A INVX1BA10TR/Y (default: )
[12/01 10:32:40   2911s]       No private non-default CCOpt properties
[12/01 10:32:40   2911s]     For power domain auto-default:
[12/01 10:32:40   2911s]       Buffers:     {BUFX16MA10TR FRICGX13BA10TR FRICGX11BA10TR BUFX5BA10TR}
[12/01 10:32:40   2911s]       Inverters:   {INVX16BA10TR INVX13BA10TR INVX11BA10TR INVX9BA10TR INVX7P5BA10TR INVX6BA10TR INVX5BA10TR INVX4BA10TR INVX3BA10TR INVX2BA10TR INVX1BA10TR}
[12/01 10:32:40   2911s]       Clock gates: PREICGX16BA10TR PREICGX13BA10TR PREICGX11BA10TR PREICGX9BA10TR PREICGX7P5BA10TR PREICGX6BA10TR PREICGX5BA10TR PREICGX4BA10TR PREICGX3P5BA10TR PREICGX3BA10TR PREICGX2P5BA10TR PREICGX2BA10TR PREICGX1P7BA10TR PREICGX1P4BA10TR PREICGX1P2BA10TR PREICGX1BA10TR PREICGX0P8BA10TR PREICGX0P7BA10TR PREICGX0P6BA10TR PREICGX0P5BA10TR 
[12/01 10:32:40   2911s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 3985600.000um^2
[12/01 10:32:40   2911s]     Top Routing info:
[12/01 10:32:40   2911s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/01 10:32:40   2911s]       Unshielded; Mask Constraint: 0; Source: route_type.
[12/01 10:32:40   2911s]     Trunk Routing info:
[12/01 10:32:40   2911s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/01 10:32:40   2911s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/01 10:32:40   2911s]     Leaf Routing info:
[12/01 10:32:40   2911s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[12/01 10:32:40   2911s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/01 10:32:40   2911s]     For timing_corner slowDC:setup, late and power domain auto-default:
[12/01 10:32:40   2911s]       Slew time target (leaf):    0.118ns
[12/01 10:32:40   2911s]       Slew time target (trunk):   0.118ns
[12/01 10:32:40   2911s]       Slew time target (top):     0.118ns (Note: no nets are considered top nets in this clock tree)
[12/01 10:32:40   2911s]       Buffer unit delay: 0.058ns
[12/01 10:32:40   2911s]       Buffer max distance: 650.909um
[12/01 10:32:40   2911s]     Fastest wire driving cells and distances:
[12/01 10:32:40   2911s]       Buffer    : {lib_cell:BUFX16MA10TR, fastest_considered_half_corner=slowDC:setup.late, optimalDrivingDistance=650.909um, saturatedSlew=0.100ns, speed=5572.851um per ns, cellArea=17.821um^2 per 1000um}
[12/01 10:32:40   2911s]       Inverter  : {lib_cell:INVX16BA10TR, fastest_considered_half_corner=slowDC:setup.late, optimalDrivingDistance=475.762um, saturatedSlew=0.090ns, speed=6468.545um per ns, cellArea=19.337um^2 per 1000um}
[12/01 10:32:40   2911s]       Clock gate: {lib_cell:PREICGX16BA10TR, fastest_considered_half_corner=slowDC:setup.late, optimalDrivingDistance=626.796um, saturatedSlew=0.101ns, speed=5133.465um per ns, cellArea=29.356um^2 per 1000um}
[12/01 10:32:40   2911s]     
[12/01 10:32:40   2911s]     
[12/01 10:32:40   2911s]     Logic Sizing Table:
[12/01 10:32:40   2911s]     
[12/01 10:32:40   2911s]     ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/01 10:32:40   2911s]     Cell             Instance count    Source         Eligible library cells
[12/01 10:32:40   2911s]     ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/01 10:32:40   2911s]     BUFZX11MA10TR          1           library set    {BUFZX16MA10TR BUFZX11MA10TR BUFZX8MA10TR BUFZX6MA10TR BUFZX4MA10TR BUFZX3MA10TR BUFZX2MA10TR BUFZX1P4MA10TR BUFZX1MA10TR}
[12/01 10:32:40   2911s]     NAND2X1BA10TR          1           library set    {NAND2X8BA10TR NAND2X8AA10TR NAND2X6BA10TR NAND2X6AA10TR NAND2X4BA10TR NAND2X4AA10TR NAND2X3BA10TR NAND2X3AA10TR NAND2X2BA10TR NAND2X2AA10TR NAND2X1P4BA10TR NAND2X1P4AA10TR NAND2X1BA10TR NAND2X1AA10TR NAND2X0P7BA10TR NAND2X0P7AA10TR NAND2X0P5BA10TR NAND2X0P5AA10TR}
[12/01 10:32:40   2911s]     NOR2X1AA10TR           1           library set    {NOR2X8AA10TR NOR2X8MA10TR NOR2X6AA10TR NOR2X6MA10TR NOR2X4AA10TR NOR2X4MA10TR NOR2X3AA10TR NOR2X3MA10TR NOR2X2AA10TR NOR2X2MA10TR NOR2X1P4AA10TR NOR2X1P4MA10TR NOR2X1AA10TR NOR2X1MA10TR NOR2X0P7AA10TR NOR2X0P7MA10TR NOR2X0P5AA10TR NOR2X0P5MA10TR}
[12/01 10:32:40   2911s]     NOR2X6MA10TR           1           library set    {NOR2X8AA10TR NOR2X8MA10TR NOR2X6AA10TR NOR2X6MA10TR NOR2X4AA10TR NOR2X4MA10TR NOR2X3AA10TR NOR2X3MA10TR NOR2X2AA10TR NOR2X2MA10TR NOR2X1P4AA10TR NOR2X1P4MA10TR NOR2X1AA10TR NOR2X1MA10TR NOR2X0P7AA10TR NOR2X0P7MA10TR NOR2X0P5AA10TR NOR2X0P5MA10TR}
[12/01 10:32:40   2911s]     ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/01 10:32:40   2911s]     
[12/01 10:32:40   2911s]     
[12/01 10:32:40   2911s]     Clock tree balancer configuration for skew_group _clock_gen_my_clk_state_reg_0_/mode:
[12/01 10:32:40   2911s]       Sources:                     pin clk
[12/01 10:32:40   2911s]       Total number of sinks:       9
[12/01 10:32:40   2911s]       Delay constrained sinks:     9
[12/01 10:32:40   2911s]       Constrains:                  default
[12/01 10:32:40   2911s]       Non-leaf sinks:              3
[12/01 10:32:40   2911s]       Ignore pins:                 0
[12/01 10:32:40   2911s]      Timing corner slowDC:setup.late:
[12/01 10:32:40   2911s]       Skew target:                 0.058ns
[12/01 10:32:40   2911s]     Clock tree balancer configuration for skew_group _clock_gen_my_clk_state_reg_1_/mode:
[12/01 10:32:40   2911s]       Sources:                     pin clk
[12/01 10:32:40   2911s]       Total number of sinks:       6
[12/01 10:32:40   2911s]       Delay constrained sinks:     6
[12/01 10:32:40   2911s]       Constrains:                  default
[12/01 10:32:40   2911s]       Non-leaf sinks:              3
[12/01 10:32:40   2911s]       Ignore pins:                 0
[12/01 10:32:40   2911s]      Timing corner slowDC:setup.late:
[12/01 10:32:40   2911s]       Skew target:                 0.058ns
[12/01 10:32:40   2911s]     Clock tree balancer configuration for skew_group _clock_gen_my_clk_state_reg_2_/mode:
[12/01 10:32:40   2911s]       Sources:                     pin clk
[12/01 10:32:40   2911s]       Total number of sinks:       6
[12/01 10:32:40   2911s]       Delay constrained sinks:     6
[12/01 10:32:40   2911s]       Constrains:                  default
[12/01 10:32:40   2911s]       Non-leaf sinks:              3
[12/01 10:32:40   2911s]       Ignore pins:                 0
[12/01 10:32:40   2911s]      Timing corner slowDC:setup.late:
[12/01 10:32:40   2911s]       Skew target:                 0.058ns
[12/01 10:32:40   2911s]     Clock tree balancer configuration for skew_group my_clk/mode:
[12/01 10:32:40   2911s]       Sources:                     pin clk
[12/01 10:32:40   2911s]       Total number of sinks:       11339
[12/01 10:32:40   2911s]       Delay constrained sinks:     11316
[12/01 10:32:40   2911s]       Constrains:                  default
[12/01 10:32:40   2911s]       Non-leaf sinks:              0
[12/01 10:32:40   2911s]       Ignore pins:                 0
[12/01 10:32:40   2911s]      Timing corner slowDC:setup.late:
[12/01 10:32:40   2911s]       Skew target:                 0.058ns
[12/01 10:32:40   2911s]     Primary reporting skew groups are:
[12/01 10:32:40   2911s]     skew_group my_clk/mode with 11339 clock sinks
[12/01 10:32:40   2911s]     
[12/01 10:32:40   2911s]     Clock DAG stats initial state:
[12/01 10:32:40   2911s]       cell counts      : b=142, i=2, icg=0, nicg=1, l=4, total=149
[12/01 10:32:40   2911s]       misc counts      : r=4, pp=2
[12/01 10:32:40   2911s]       cell areas       : b=1463.600um^2, i=3.600um^2, icg=0.000um^2, nicg=9.200um^2, l=27.600um^2, total=1504.000um^2
[12/01 10:32:40   2911s]       hp wire lengths  : top=0.000um, trunk=8038.000um, leaf=16102.900um, total=24140.900um
[12/01 10:32:40   2911s]     Clock DAG library cell distribution initial state {count}:
[12/01 10:32:40   2911s]        Bufs: BUFX16MA10TR: 21 FRICGX13BA10TR: 12 FRICGX11BA10TR: 101 BUFX5BA10TR: 8 
[12/01 10:32:40   2911s]        Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/01 10:32:40   2911s]       NICGs: AND2X8MA10TR: 1 
[12/01 10:32:40   2911s]      Logics: BUFZX11MA10TR: 1 NOR2X6MA10TR: 1 NAND2X1BA10TR: 1 NOR2X1AA10TR: 1 
[12/01 10:32:40   2911s]     Clock DAG hash initial state: 18062034680332443855 4056718915892359320
[12/01 10:32:40   2911s]     
[12/01 10:32:40   2911s]     Distribution of half-perimeter wire length by ICG depth:
[12/01 10:32:40   2911s]     
[12/01 10:32:40   2911s]     -----------------------------------------------------------------------------
[12/01 10:32:40   2911s]     Min ICG    Max ICG    Count    HPWL
[12/01 10:32:40   2911s]     Depth      Depth               (um)
[12/01 10:32:40   2911s]     -----------------------------------------------------------------------------
[12/01 10:32:40   2911s]        0          0        147     [min=1, max=670, avg=144, sd=112, total=21128]
[12/01 10:32:40   2911s]        0          1          6     [min=74, max=764, avg=517, sd=270, total=3100]
[12/01 10:32:40   2911s]     -----------------------------------------------------------------------------
[12/01 10:32:40   2911s]     
[12/01 10:32:40   2911s]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[12/01 10:32:40   2911s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/01 10:32:40   2911s]     
[12/01 10:32:40   2911s]     Layer information for route type default_route_type_leaf:
[12/01 10:32:40   2911s]     
[12/01 10:32:40   2911s]     --------------------------------------------------------------------
[12/01 10:32:40   2911s]     Layer    Preferred    Route    Res.          Cap.          RC
[12/01 10:32:40   2911s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/01 10:32:40   2911s]     --------------------------------------------------------------------
[12/01 10:32:40   2911s]     M1       N            H          1.778         0.160         0.284
[12/01 10:32:40   2911s]     M2       N            V          1.400         0.174         0.244
[12/01 10:32:40   2911s]     M3       Y            H          1.400         0.174         0.244
[12/01 10:32:40   2911s]     M4       Y            V          1.400         0.174         0.244
[12/01 10:32:40   2911s]     M5       N            H          1.400         0.174         0.244
[12/01 10:32:40   2911s]     M6       N            V          1.400         0.174         0.244
[12/01 10:32:40   2911s]     M7       N            H          1.400         0.174         0.244
[12/01 10:32:40   2911s]     M8       N            V          0.055         0.208         0.011
[12/01 10:32:40   2911s]     M9       N            H          0.055         0.194         0.011
[12/01 10:32:40   2911s]     --------------------------------------------------------------------
[12/01 10:32:40   2911s]     
[12/01 10:32:40   2911s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/01 10:32:40   2911s]     Unshielded; Mask Constraint: 0; Source: route_type.
[12/01 10:32:40   2911s]     
[12/01 10:32:40   2911s]     Layer information for route type default_route_type_nonleaf:
[12/01 10:32:40   2911s]     
[12/01 10:32:40   2911s]     --------------------------------------------------------------------
[12/01 10:32:40   2911s]     Layer    Preferred    Route    Res.          Cap.          RC
[12/01 10:32:40   2911s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/01 10:32:40   2911s]     --------------------------------------------------------------------
[12/01 10:32:40   2911s]     M1       N            H          1.778         0.243         0.431
[12/01 10:32:40   2911s]     M2       N            V          1.400         0.267         0.374
[12/01 10:32:40   2911s]     M3       Y            H          1.400         0.267         0.374
[12/01 10:32:40   2911s]     M4       Y            V          1.400         0.267         0.374
[12/01 10:32:40   2911s]     M5       N            H          1.400         0.267         0.374
[12/01 10:32:40   2911s]     M6       N            V          1.400         0.267         0.374
[12/01 10:32:40   2911s]     M7       N            H          1.400         0.267         0.374
[12/01 10:32:40   2911s]     M8       N            V          0.055         0.293         0.016
[12/01 10:32:40   2911s]     M9       N            H          0.055         0.308         0.017
[12/01 10:32:40   2911s]     --------------------------------------------------------------------
[12/01 10:32:40   2911s]     
[12/01 10:32:40   2911s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/01 10:32:40   2911s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/01 10:32:40   2911s]     
[12/01 10:32:40   2911s]     Layer information for route type default_route_type_nonleaf:
[12/01 10:32:40   2911s]     
[12/01 10:32:40   2911s]     --------------------------------------------------------------------
[12/01 10:32:40   2911s]     Layer    Preferred    Route    Res.          Cap.          RC
[12/01 10:32:40   2911s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/01 10:32:40   2911s]     --------------------------------------------------------------------
[12/01 10:32:40   2911s]     M1       N            H          1.778         0.160         0.284
[12/01 10:32:40   2911s]     M2       N            V          1.400         0.174         0.244
[12/01 10:32:40   2911s]     M3       Y            H          1.400         0.174         0.244
[12/01 10:32:40   2911s]     M4       Y            V          1.400         0.174         0.244
[12/01 10:32:40   2911s]     M5       N            H          1.400         0.174         0.244
[12/01 10:32:40   2911s]     M6       N            V          1.400         0.174         0.244
[12/01 10:32:40   2911s]     M7       N            H          1.400         0.174         0.244
[12/01 10:32:40   2911s]     M8       N            V          0.055         0.208         0.011
[12/01 10:32:40   2911s]     M9       N            H          0.055         0.194         0.011
[12/01 10:32:40   2911s]     --------------------------------------------------------------------
[12/01 10:32:40   2911s]     
[12/01 10:32:40   2911s]     
[12/01 10:32:40   2911s]     Via selection for estimated routes (rule default):
[12/01 10:32:40   2911s]     
[12/01 10:32:40   2911s]     ------------------------------------------------------------
[12/01 10:32:40   2911s]     Layer    Via Cell    Res.     Cap.     RC       Top of Stack
[12/01 10:32:40   2911s]     Range                (Ohm)    (fF)     (fs)     Only
[12/01 10:32:40   2911s]     ------------------------------------------------------------
[12/01 10:32:40   2911s]     M1-M2    VIA1_V      1.500    0.000    0.000    false
[12/01 10:32:40   2911s]     M2-M3    VIA2_X      1.500    0.000    0.000    false
[12/01 10:32:40   2911s]     M3-M4    VIA3_X      1.500    0.000    0.000    false
[12/01 10:32:40   2911s]     M4-M5    VIA4_X      1.500    0.000    0.000    false
[12/01 10:32:40   2911s]     M5-M6    VIA5_X      1.500    0.000    0.000    false
[12/01 10:32:40   2911s]     M6-M7    VIA6_X      1.500    0.000    0.000    false
[12/01 10:32:40   2911s]     M7-M8    VIA7_X      0.220    0.000    0.000    false
[12/01 10:32:40   2911s]     M8-M9    VIA8_X      0.220    0.000    0.000    false
[12/01 10:32:40   2911s]     ------------------------------------------------------------
[12/01 10:32:40   2911s]     
[12/01 10:32:40   2911s]     Have 4 CPUs available for CTS. Selected algorithms will run multithreaded.
[12/01 10:32:40   2911s]     No ideal or dont_touch nets found in the clock tree
[12/01 10:32:40   2911s]     No dont_touch hnets found in the clock tree
[12/01 10:32:40   2911s]     
[12/01 10:32:40   2911s]     Total number of dont_touch hpins in the clock network: 2
[12/01 10:32:40   2911s]       Large numbers of dont_touch hpins may damage runtime and QoR.
[12/01 10:32:40   2911s]       Use report_ccopt_clock_tree_structure or the Clock Tree Debugger in unit delay mode to debug these.
[12/01 10:32:40   2911s]     
[12/01 10:32:40   2911s]     Summary of reasons for dont_touch hpins in the clock network:
[12/01 10:32:40   2911s]     
[12/01 10:32:40   2911s]     -----------------------
[12/01 10:32:40   2911s]     Reason            Count
[12/01 10:32:40   2911s]     -----------------------
[12/01 10:32:40   2911s]     sdc_constraint      2
[12/01 10:32:40   2911s]     -----------------------
[12/01 10:32:40   2911s]     
[12/01 10:32:40   2911s]     Total number of dont_touch hpins in the clock network with a physical location (typically partition pins): 0
[12/01 10:32:40   2911s]     
[12/01 10:32:40   2911s]     Summary of dont_touch hpins in the clock network representing physical hierarchy:
[12/01 10:32:40   2911s]     
[12/01 10:32:40   2911s]     ---------------------
[12/01 10:32:40   2911s]     Type            Count
[12/01 10:32:40   2911s]     ---------------------
[12/01 10:32:40   2911s]     ilm               0
[12/01 10:32:40   2911s]     partition         0
[12/01 10:32:40   2911s]     power_domain      0
[12/01 10:32:40   2911s]     fence             0
[12/01 10:32:40   2911s]     none              2
[12/01 10:32:40   2911s]     ---------------------
[12/01 10:32:40   2911s]     Total             2
[12/01 10:32:40   2911s]     ---------------------
[12/01 10:32:40   2911s]     
[12/01 10:32:40   2911s]     Checking for illegal sizes of clock logic instances...
[12/01 10:32:40   2911s]     Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 10:32:40   2911s]     
[12/01 10:32:40   2911s]     Filtering reasons for cell type: buffer
[12/01 10:32:40   2911s]     =======================================
[12/01 10:32:40   2911s]     
[12/01 10:32:40   2911s]     -------------------------------------------------------------------
[12/01 10:32:40   2911s]     Clock trees    Power domain    Reason              Library cells
[12/01 10:32:40   2911s]     -------------------------------------------------------------------
[12/01 10:32:40   2911s]     all            auto-default    Library trimming    { BUFX16BA10TR }
[12/01 10:32:40   2911s]     -------------------------------------------------------------------
[12/01 10:32:40   2911s]     
[12/01 10:32:40   2911s]     Filtering reasons for cell type: inverter
[12/01 10:32:40   2911s]     =========================================
[12/01 10:32:40   2911s]     
[12/01 10:32:40   2911s]     -------------------------------------------------------------------------------------------------------------------------------------
[12/01 10:32:40   2911s]     Clock trees    Power domain    Reason                         Library cells
[12/01 10:32:40   2911s]     -------------------------------------------------------------------------------------------------------------------------------------
[12/01 10:32:40   2911s]     all            auto-default    Library trimming               { INVX0P5BA10TR INVX0P6BA10TR INVX0P7BA10TR INVX0P8BA10TR INVX1P2BA10TR
[12/01 10:32:40   2911s]                                                                     INVX1P4BA10TR INVX1P7BA10TR INVX2P5BA10TR INVX3P5BA10TR }
[12/01 10:32:40   2911s]     all            auto-default    Unbalanced rise/fall delays    { INVX0P5MA10TR INVX0P6MA10TR INVX0P7MA10TR INVX0P8MA10TR INVX11MA10TR
[12/01 10:32:40   2911s]                                                                     INVX13MA10TR INVX16MA10TR INVX1MA10TR INVX1P2MA10TR INVX1P4MA10TR
[12/01 10:32:40   2911s]                                                                     INVX1P7MA10TR INVX2MA10TR INVX2P5MA10TR INVX3MA10TR INVX3P5MA10TR
[12/01 10:32:40   2911s]                                                                     INVX4MA10TR INVX5MA10TR INVX6MA10TR INVX7P5MA10TR INVX9MA10TR }
[12/01 10:32:40   2911s]     -------------------------------------------------------------------------------------------------------------------------------------
[12/01 10:32:40   2911s]     
[12/01 10:32:40   2911s]     
[12/01 10:32:40   2911s]     Validating CTS configuration done. (took cpu=0:00:04.3 real=0:00:04.3)
[12/01 10:32:40   2911s]     CCOpt configuration status: all checks passed.
[12/01 10:32:40   2911s]   Reconstructing clock tree datastructures, skew aware done.
[12/01 10:32:40   2911s] Initializing clock structures done.
[12/01 10:32:40   2911s] PRO...
[12/01 10:32:40   2911s]   PRO active optimizations:
[12/01 10:32:40   2911s]    - DRV fixing with sizing
[12/01 10:32:40   2911s]   
[12/01 10:32:40   2911s]   Detected clock skew data from CTS
[12/01 10:32:40   2911s]   Clock tree timing engine global stage delay update for slowDC:setup.late...
[12/01 10:32:40   2911s]   Clock tree timing engine global stage delay update for slowDC:setup.late done. (took cpu=0:00:00.4 real=0:00:00.2)
[12/01 10:32:40   2911s]   Clock DAG stats PRO initial state:
[12/01 10:32:40   2911s]     cell counts      : b=142, i=2, icg=0, nicg=1, l=4, total=149
[12/01 10:32:40   2911s]     misc counts      : r=4, pp=2
[12/01 10:32:40   2911s]     cell areas       : b=1463.600um^2, i=3.600um^2, icg=0.000um^2, nicg=9.200um^2, l=27.600um^2, total=1504.000um^2
[12/01 10:32:40   2911s]     cell capacitance : b=0.929pF, i=0.006pF, icg=0.000pF, nicg=0.006pF, l=0.035pF, total=0.978pF
[12/01 10:32:40   2911s]     sink capacitance : count=11339, total=9.947pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/01 10:32:40   2911s]     wire capacitance : top=0.000pF, trunk=0.928pF, leaf=6.844pF, total=7.772pF
[12/01 10:32:40   2911s]     wire lengths     : top=0.000um, trunk=9118.800um, leaf=54650.370um, total=63769.170um
[12/01 10:32:40   2911s]     hp wire lengths  : top=0.000um, trunk=8038.000um, leaf=16102.900um, total=24140.900um
[12/01 10:32:40   2911s]   Clock DAG net violations PRO initial state: none
[12/01 10:32:40   2911s]   Clock DAG primary half-corner transition distribution PRO initial state:
[12/01 10:32:40   2911s]     Trunk : target=0.118ns count=31 avg=0.058ns sd=0.031ns min=0.000ns max=0.113ns {19 <= 0.071ns, 10 <= 0.094ns, 1 <= 0.106ns, 0 <= 0.112ns, 1 <= 0.118ns}
[12/01 10:32:40   2911s]     Leaf  : target=0.118ns count=125 avg=0.094ns sd=0.015ns min=0.021ns max=0.118ns {5 <= 0.071ns, 19 <= 0.094ns, 94 <= 0.106ns, 5 <= 0.112ns, 2 <= 0.118ns}
[12/01 10:32:40   2911s]   Clock DAG library cell distribution PRO initial state {count}:
[12/01 10:32:40   2911s]      Bufs: BUFX16MA10TR: 21 FRICGX13BA10TR: 12 FRICGX11BA10TR: 101 BUFX5BA10TR: 8 
[12/01 10:32:40   2911s]      Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/01 10:32:40   2911s]     NICGs: AND2X8MA10TR: 1 
[12/01 10:32:40   2911s]    Logics: BUFZX11MA10TR: 1 NOR2X6MA10TR: 1 NAND2X1BA10TR: 1 NOR2X1AA10TR: 1 
[12/01 10:32:40   2912s]   Clock DAG hash PRO initial state: 18062034680332443855 4056718915892359320
[12/01 10:32:40   2912s]   Clock DAG hash PRO initial state: 18062034680332443855 4056718915892359320
[12/01 10:32:40   2912s]   Primary reporting skew groups PRO initial state:
[12/01 10:32:40   2912s]     skew_group default.my_clk/mode: unconstrained
[12/01 10:32:40   2912s]         min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_0_/CK
[12/01 10:32:40   2912s]         max path sink: vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/R_31706/CK
[12/01 10:32:40   2912s]   Skew group summary PRO initial state:
[12/01 10:32:40   2912s]     skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.332, max=0.363, avg=0.352, sd=0.015], skew [0.031 vs 0.058], 100% {0.332, 0.363} (wid=0.093 ws=0.001) (gid=0.270 gs=0.032)
[12/01 10:32:40   2912s]     skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.362, max=0.363, avg=0.362, sd=0.000], skew [0.000 vs 0.058], 100% {0.362, 0.363} (wid=0.093 ws=0.000) (gid=0.270 gs=0.000)
[12/01 10:32:40   2912s]     skew_group my_clk/mode: insertion delay [min=0.541, max=0.614, avg=0.592, sd=0.013], skew [0.073 vs 0.058*], 99.6% {0.556, 0.614} (wid=0.190 ws=0.100) (gid=0.513 gs=0.110)
[12/01 10:32:40   2912s]   Recomputing CTS skew targets...
[12/01 10:32:40   2912s]   Resolving skew group constraints...
[12/01 10:32:41   2912s]     Solving LP: 3 skew groups; 23 fragments, 37 fraglets and 38 vertices; 117 variables and 349 constraints; tolerance 1
[12/01 10:32:41   2912s]   Resolving skew group constraints done.
[12/01 10:32:41   2912s]   Recomputing CTS skew targets done. (took cpu=0:00:00.5 real=0:00:00.5)
[12/01 10:32:41   2912s]   PRO Fixing DRVs...
[12/01 10:32:41   2912s]     Clock DAG hash before 'PRO Fixing DRVs': 18062034680332443855 4056718915892359320
[12/01 10:32:41   2912s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/01 10:32:41   2912s]     CCOpt-PRO: considered: 153, tested: 153, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[12/01 10:32:41   2912s]     
[12/01 10:32:41   2912s]     PRO Statistics: Fix DRVs (cell sizing):
[12/01 10:32:41   2912s]     =======================================
[12/01 10:32:41   2912s]     
[12/01 10:32:41   2912s]     Cell changes by Net Type:
[12/01 10:32:41   2912s]     
[12/01 10:32:41   2912s]     -------------------------------------------------------------------------------------------------
[12/01 10:32:41   2912s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[12/01 10:32:41   2912s]     -------------------------------------------------------------------------------------------------
[12/01 10:32:41   2912s]     top                0            0           0            0                    0                0
[12/01 10:32:41   2912s]     trunk              0            0           0            0                    0                0
[12/01 10:32:41   2912s]     leaf               0            0           0            0                    0                0
[12/01 10:32:41   2912s]     -------------------------------------------------------------------------------------------------
[12/01 10:32:41   2912s]     Total              0            0           0            0                    0                0
[12/01 10:32:41   2912s]     -------------------------------------------------------------------------------------------------
[12/01 10:32:41   2912s]     
[12/01 10:32:41   2912s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[12/01 10:32:41   2912s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[12/01 10:32:41   2912s]     
[12/01 10:32:41   2912s]     Clock DAG stats after 'PRO Fixing DRVs':
[12/01 10:32:41   2912s]       cell counts      : b=142, i=2, icg=0, nicg=1, l=4, total=149
[12/01 10:32:41   2912s]       misc counts      : r=4, pp=2
[12/01 10:32:41   2912s]       cell areas       : b=1463.600um^2, i=3.600um^2, icg=0.000um^2, nicg=9.200um^2, l=27.600um^2, total=1504.000um^2
[12/01 10:32:41   2912s]       cell capacitance : b=0.929pF, i=0.006pF, icg=0.000pF, nicg=0.006pF, l=0.035pF, total=0.978pF
[12/01 10:32:41   2912s]       sink capacitance : count=11339, total=9.947pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/01 10:32:41   2912s]       wire capacitance : top=0.000pF, trunk=0.928pF, leaf=6.844pF, total=7.772pF
[12/01 10:32:41   2912s]       wire lengths     : top=0.000um, trunk=9118.800um, leaf=54650.370um, total=63769.170um
[12/01 10:32:41   2912s]       hp wire lengths  : top=0.000um, trunk=8038.000um, leaf=16102.900um, total=24140.900um
[12/01 10:32:41   2912s]     Clock DAG net violations after 'PRO Fixing DRVs': none
[12/01 10:32:41   2912s]     Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
[12/01 10:32:41   2912s]       Trunk : target=0.118ns count=31 avg=0.058ns sd=0.031ns min=0.000ns max=0.113ns {19 <= 0.071ns, 10 <= 0.094ns, 1 <= 0.106ns, 0 <= 0.112ns, 1 <= 0.118ns}
[12/01 10:32:41   2912s]       Leaf  : target=0.118ns count=125 avg=0.094ns sd=0.015ns min=0.021ns max=0.118ns {5 <= 0.071ns, 19 <= 0.094ns, 94 <= 0.106ns, 5 <= 0.112ns, 2 <= 0.118ns}
[12/01 10:32:41   2912s]     Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
[12/01 10:32:41   2912s]        Bufs: BUFX16MA10TR: 21 FRICGX13BA10TR: 12 FRICGX11BA10TR: 101 BUFX5BA10TR: 8 
[12/01 10:32:41   2912s]        Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/01 10:32:41   2912s]       NICGs: AND2X8MA10TR: 1 
[12/01 10:32:41   2912s]      Logics: BUFZX11MA10TR: 1 NOR2X6MA10TR: 1 NAND2X1BA10TR: 1 NOR2X1AA10TR: 1 
[12/01 10:32:41   2912s]     Clock DAG hash after 'PRO Fixing DRVs': 18062034680332443855 4056718915892359320
[12/01 10:32:41   2912s]     Clock DAG hash after 'PRO Fixing DRVs': 18062034680332443855 4056718915892359320
[12/01 10:32:41   2912s]     Primary reporting skew groups after 'PRO Fixing DRVs':
[12/01 10:32:41   2912s]       skew_group default.my_clk/mode: unconstrained
[12/01 10:32:41   2912s]           min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_0_/CK
[12/01 10:32:41   2912s]           max path sink: vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/R_31706/CK
[12/01 10:32:41   2912s]     Skew group summary after 'PRO Fixing DRVs':
[12/01 10:32:41   2912s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.332, max=0.363], skew [0.031 vs 0.058]
[12/01 10:32:41   2912s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.362, max=0.363], skew [0.000 vs 0.058]
[12/01 10:32:41   2912s]       skew_group my_clk/mode: insertion delay [min=0.541, max=0.614], skew [0.073 vs 0.058*]
[12/01 10:32:41   2912s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 10:32:41   2912s]   PRO Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/01 10:32:41   2912s]   
[12/01 10:32:41   2912s]   Slew Diagnostics: After DRV fixing
[12/01 10:32:41   2912s]   ==================================
[12/01 10:32:41   2912s]   
[12/01 10:32:41   2912s]   Global Causes:
[12/01 10:32:41   2912s]   
[12/01 10:32:41   2912s]   -------------------------------------
[12/01 10:32:41   2912s]   Cause
[12/01 10:32:41   2912s]   -------------------------------------
[12/01 10:32:41   2912s]   DRV fixing with buffering is disabled
[12/01 10:32:41   2912s]   -------------------------------------
[12/01 10:32:41   2912s]   
[12/01 10:32:41   2912s]   Top 5 overslews:
[12/01 10:32:41   2912s]   
[12/01 10:32:41   2912s]   ---------------------------------
[12/01 10:32:41   2912s]   Overslew    Causes    Driving Pin
[12/01 10:32:41   2912s]   ---------------------------------
[12/01 10:32:41   2912s]     (empty table)
[12/01 10:32:41   2912s]   ---------------------------------
[12/01 10:32:41   2912s]   
[12/01 10:32:41   2912s]   Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[12/01 10:32:41   2912s]   
[12/01 10:32:41   2912s]   -------------------
[12/01 10:32:41   2912s]   Cause    Occurences
[12/01 10:32:41   2912s]   -------------------
[12/01 10:32:41   2912s]     (empty table)
[12/01 10:32:41   2912s]   -------------------
[12/01 10:32:41   2912s]   
[12/01 10:32:41   2912s]   Violation diagnostics counts from the 0 nodes that have violations:
[12/01 10:32:41   2912s]   
[12/01 10:32:41   2912s]   -------------------
[12/01 10:32:41   2912s]   Cause    Occurences
[12/01 10:32:41   2912s]   -------------------
[12/01 10:32:41   2912s]     (empty table)
[12/01 10:32:41   2912s]   -------------------
[12/01 10:32:41   2912s]   
[12/01 10:32:41   2912s]   Reconnecting optimized routes...
[12/01 10:32:41   2913s]   Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/01 10:32:41   2913s]   Set dirty flag on 0 instances, 0 nets
[12/01 10:32:41   2913s]   Clock tree timing engine global stage delay update for slowDC:setup.late...
[12/01 10:32:41   2913s] End AAE Lib Interpolated Model. (MEM=3837.38 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 10:32:41   2913s]   Clock tree timing engine global stage delay update for slowDC:setup.late done. (took cpu=0:00:00.4 real=0:00:00.2)
[12/01 10:32:42   2913s]   Clock DAG stats PRO final:
[12/01 10:32:42   2913s]     cell counts      : b=142, i=2, icg=0, nicg=1, l=4, total=149
[12/01 10:32:42   2913s]     misc counts      : r=4, pp=2
[12/01 10:32:42   2913s]     cell areas       : b=1463.600um^2, i=3.600um^2, icg=0.000um^2, nicg=9.200um^2, l=27.600um^2, total=1504.000um^2
[12/01 10:32:42   2913s]     cell capacitance : b=0.929pF, i=0.006pF, icg=0.000pF, nicg=0.006pF, l=0.035pF, total=0.978pF
[12/01 10:32:42   2913s]     sink capacitance : count=11339, total=9.947pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/01 10:32:42   2913s]     wire capacitance : top=0.000pF, trunk=0.928pF, leaf=6.844pF, total=7.772pF
[12/01 10:32:42   2913s]     wire lengths     : top=0.000um, trunk=9118.800um, leaf=54650.370um, total=63769.170um
[12/01 10:32:42   2913s]     hp wire lengths  : top=0.000um, trunk=8038.000um, leaf=16102.900um, total=24140.900um
[12/01 10:32:42   2913s]   Clock DAG net violations PRO final: none
[12/01 10:32:42   2913s]   Clock DAG primary half-corner transition distribution PRO final:
[12/01 10:32:42   2913s]     Trunk : target=0.118ns count=31 avg=0.058ns sd=0.031ns min=0.000ns max=0.113ns {19 <= 0.071ns, 10 <= 0.094ns, 1 <= 0.106ns, 0 <= 0.112ns, 1 <= 0.118ns}
[12/01 10:32:42   2913s]     Leaf  : target=0.118ns count=125 avg=0.094ns sd=0.015ns min=0.021ns max=0.118ns {5 <= 0.071ns, 19 <= 0.094ns, 94 <= 0.106ns, 5 <= 0.112ns, 2 <= 0.118ns}
[12/01 10:32:42   2913s]   Clock DAG library cell distribution PRO final {count}:
[12/01 10:32:42   2913s]      Bufs: BUFX16MA10TR: 21 FRICGX13BA10TR: 12 FRICGX11BA10TR: 101 BUFX5BA10TR: 8 
[12/01 10:32:42   2913s]      Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/01 10:32:42   2913s]     NICGs: AND2X8MA10TR: 1 
[12/01 10:32:42   2913s]    Logics: BUFZX11MA10TR: 1 NOR2X6MA10TR: 1 NAND2X1BA10TR: 1 NOR2X1AA10TR: 1 
[12/01 10:32:42   2913s]   Clock DAG hash PRO final: 18062034680332443855 4056718915892359320
[12/01 10:32:42   2913s]   Clock DAG hash PRO final: 18062034680332443855 4056718915892359320
[12/01 10:32:42   2913s]   Primary reporting skew groups PRO final:
[12/01 10:32:42   2913s]     skew_group default.my_clk/mode: unconstrained
[12/01 10:32:42   2913s]         min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_0_/CK
[12/01 10:32:42   2913s]         max path sink: vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/R_31706/CK
[12/01 10:32:42   2913s]   Skew group summary PRO final:
[12/01 10:32:42   2913s]     skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.332, max=0.363, avg=0.352, sd=0.015], skew [0.031 vs 0.058], 100% {0.332, 0.363} (wid=0.093 ws=0.001) (gid=0.270 gs=0.032)
[12/01 10:32:42   2913s]     skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.362, max=0.363, avg=0.362, sd=0.000], skew [0.000 vs 0.058], 100% {0.362, 0.363} (wid=0.093 ws=0.000) (gid=0.270 gs=0.000)
[12/01 10:32:42   2913s]     skew_group my_clk/mode: insertion delay [min=0.541, max=0.614, avg=0.592, sd=0.013], skew [0.073 vs 0.058*], 99.6% {0.556, 0.614} (wid=0.190 ws=0.100) (gid=0.513 gs=0.110)
[12/01 10:32:42   2913s] PRO done.
[12/01 10:32:42   2913s] Restoring CTS place status for unmodified clock tree cells and sinks.
[12/01 10:32:42   2913s] numClockCells = 159, numClockCellsFixed = 0, numClockCellsRestored = 149, numClockLatches = 1, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[12/01 10:32:42   2914s] Net route status summary:
[12/01 10:32:42   2914s]   Clock:       153 (unrouted=0, trialRouted=0, noStatus=0, routed=153, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/01 10:32:42   2914s]   Non-clock: 108725 (unrouted=2160, trialRouted=0, noStatus=0, routed=106565, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2160, (crossesIlmBoundary AND tooFewTerms=0)])
[12/01 10:32:42   2914s] Updating delays...
[12/01 10:32:42   2914s] Updating delays done.
[12/01 10:32:42   2914s] PRO done. (took cpu=0:00:08.6 real=0:00:07.9)
[12/01 10:32:42   2914s] Leaving CCOpt scope - Cleaning up placement interface...
[12/01 10:32:42   2914s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:4072.7M, EPOCH TIME: 1669912362.884333
[12/01 10:32:42   2914s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.049, REAL:0.049, MEM:3591.7M, EPOCH TIME: 1669912362.933617
[12/01 10:32:42   2914s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 10:32:42   2914s] *** ClockDrv #1 [finish] : cpu/real = 0:00:09.0/0:00:08.2 (1.1), totSession cpu/real = 0:48:34.8/0:22:05.4 (2.2), mem = 3591.7M
[12/01 10:32:42   2914s] 
[12/01 10:32:42   2914s] =============================================================================================
[12/01 10:32:42   2914s]  Step TAT Report for ClockDrv #1                                                21.10-p004_1
[12/01 10:32:42   2914s] =============================================================================================
[12/01 10:32:42   2914s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 10:32:42   2914s] ---------------------------------------------------------------------------------------------
[12/01 10:32:42   2914s] [ PostCommitDelayUpdate  ]      1   0:00:00.1  (   1.1 % )     0:00:00.2 /  0:00:00.5    2.2
[12/01 10:32:42   2914s] [ IncrDelayCalc          ]     11   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.4    3.1
[12/01 10:32:42   2914s] [ MISC                   ]          0:00:08.0  (  97.1 % )     0:00:08.0 /  0:00:08.5    1.1
[12/01 10:32:42   2914s] ---------------------------------------------------------------------------------------------
[12/01 10:32:42   2914s]  ClockDrv #1 TOTAL                  0:00:08.2  ( 100.0 % )     0:00:08.2 /  0:00:09.0    1.1
[12/01 10:32:42   2914s] ---------------------------------------------------------------------------------------------
[12/01 10:32:42   2914s] 
[12/01 10:32:44   2917s] **INFO: Start fixing DRV (Mem = 3495.91M) ...
[12/01 10:32:44   2917s] Begin: GigaOpt DRV Optimization
[12/01 10:32:44   2917s] Glitch fixing enabled
[12/01 10:32:44   2917s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -max_fanout -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 4  -glitch
[12/01 10:32:44   2917s] *** DrvOpt #8 [begin] : totSession cpu/real = 0:48:37.2/0:22:06.6 (2.2), mem = 3495.9M
[12/01 10:32:44   2917s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[12/01 10:32:44   2917s] Info: 153 clock nets excluded from IPO operation.
[12/01 10:32:44   2917s] End AAE Lib Interpolated Model. (MEM=3495.91 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 10:32:44   2917s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1508544.17
[12/01 10:32:44   2917s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/01 10:32:44   2917s] ### Creating PhyDesignMc. totSessionCpu=0:48:38 mem=3495.9M
[12/01 10:32:44   2917s] OPERPROF: Starting DPlace-Init at level 1, MEM:3495.9M, EPOCH TIME: 1669912364.697133
[12/01 10:32:44   2917s] z: 2, totalTracks: 1
[12/01 10:32:44   2917s] z: 4, totalTracks: 1
[12/01 10:32:44   2917s] z: 6, totalTracks: 1
[12/01 10:32:44   2917s] z: 8, totalTracks: 1
[12/01 10:32:44   2917s] #spOpts: VtWidth mergeVia=F 
[12/01 10:32:44   2917s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3495.9M, EPOCH TIME: 1669912364.833107
[12/01 10:32:45   2918s] 
[12/01 10:32:45   2918s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/01 10:32:45   2918s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.337, REAL:0.339, MEM:3495.9M, EPOCH TIME: 1669912365.172308
[12/01 10:32:45   2918s] [CPU] DPlace-Init (cpu=0:00:00.5, real=0:00:01.0, mem=3495.9MB).
[12/01 10:32:45   2918s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.510, REAL:0.513, MEM:3495.9M, EPOCH TIME: 1669912365.209640
[12/01 10:32:46   2919s] TotalInstCnt at PhyDesignMc Initialization: 105,694
[12/01 10:32:46   2919s] ### Creating PhyDesignMc, finished. totSessionCpu=0:48:40 mem=3504.9M
[12/01 10:32:46   2919s] #optDebug: Start CG creation (mem=3504.9M)
[12/01 10:32:46   2919s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 2.000000 defLenToSkip 14.000000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 14.000000 
[12/01 10:32:46   2920s] (cpu=0:00:00.2, mem=3597.1M)
[12/01 10:32:46   2920s]  ...processing cgPrt (cpu=0:00:00.2, mem=3597.1M)
[12/01 10:32:46   2920s]  ...processing cgEgp (cpu=0:00:00.2, mem=3597.1M)
[12/01 10:32:46   2920s]  ...processing cgPbk (cpu=0:00:00.2, mem=3597.1M)
[12/01 10:32:46   2920s]  ...processing cgNrb(cpu=0:00:00.2, mem=3597.1M)
[12/01 10:32:46   2920s]  ...processing cgObs (cpu=0:00:00.2, mem=3597.1M)
[12/01 10:32:46   2920s]  ...processing cgCon (cpu=0:00:00.2, mem=3597.1M)
[12/01 10:32:46   2920s]  ...processing cgPdm (cpu=0:00:00.2, mem=3597.1M)
[12/01 10:32:46   2920s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=3597.1M)
[12/01 10:32:46   2920s] ### Creating RouteCongInterface, started
[12/01 10:32:46   2920s] ### Creating LA Mngr. totSessionCpu=0:48:40 mem=3597.1M
[12/01 10:32:46   2920s] ### Creating LA Mngr, finished. totSessionCpu=0:48:40 mem=3597.1M
[12/01 10:32:46   2921s] ### Creating RouteCongInterface, finished
[12/01 10:32:46   2921s] 
[12/01 10:32:46   2921s] Creating Lib Analyzer ...
[12/01 10:32:46   2921s] 
[12/01 10:32:46   2921s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/01 10:32:46   2921s] Summary for sequential cells identification: 
[12/01 10:32:46   2921s]   Identified SBFF number: 148
[12/01 10:32:46   2921s]   Identified MBFF number: 0
[12/01 10:32:46   2921s]   Identified SB Latch number: 0
[12/01 10:32:46   2921s]   Identified MB Latch number: 0
[12/01 10:32:46   2921s]   Not identified SBFF number: 0
[12/01 10:32:46   2921s]   Not identified MBFF number: 0
[12/01 10:32:46   2921s]   Not identified SB Latch number: 0
[12/01 10:32:46   2921s]   Not identified MB Latch number: 0
[12/01 10:32:46   2921s]   Number of sequential cells which are not FFs: 106
[12/01 10:32:47   2921s]  Visiting view : slowView
[12/01 10:32:47   2921s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/01 10:32:47   2921s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/01 10:32:47   2921s]  Visiting view : fastView
[12/01 10:32:47   2921s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/01 10:32:47   2921s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/01 10:32:47   2921s] TLC MultiMap info (StdDelay):
[12/01 10:32:47   2921s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/01 10:32:47   2921s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/01 10:32:47   2921s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/01 10:32:47   2921s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/01 10:32:47   2921s]  Setting StdDelay to: 15.6ps
[12/01 10:32:47   2921s] 
[12/01 10:32:47   2921s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/01 10:32:47   2921s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/01 10:32:47   2921s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/01 10:32:47   2921s] Total number of usable buffers from Lib Analyzer: 40 ( BUFX1MA10TR BUFX1BA10TR BUFHX1MA10TR BUFHX0P8MA10TR BUFX2MA10TR BUFX2BA10TR BUFX1P7MA10TR BUFHX1P7MA10TR BUFX3MA10TR BUFX3BA10TR BUFX2P5MA10TR BUFHX2MA10TR BUFHX3MA10TR BUFHX2P5MA10TR BUFX4MA10TR BUFX4BA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR BUFHX6MA10TR BUFX7P5MA10TR BUFX7P5BA10TR FRICGX6BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR FRICGX7P5BA10TR BUFX11MA10TR BUFX11BA10TR BUFHX9MA10TR BUFX13MA10TR BUFX13BA10TR BUFHX11MA10TR BUFX16MA10TR BUFX16BA10TR BUFHX13MA10TR BUFHX16MA10TR)
[12/01 10:32:47   2921s] Total number of usable inverters from Lib Analyzer: 28 ( INVX1MA10TR INVX1BA10TR INVX0P8BA10TR INVX0P6BA10TR INVX2MA10TR INVX2BA10TR INVX1P7BA10TR INVX1P4BA10TR INVX3MA10TR INVX3BA10TR INVX2P5BA10TR INVX4MA10TR INVX4BA10TR INVX3P5BA10TR INVX5MA10TR INVX5BA10TR INVX6MA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9MA10TR INVX9BA10TR INVX11MA10TR INVX11BA10TR INVX13MA10TR INVX13BA10TR INVX16MA10TR INVX16BA10TR)
[12/01 10:32:47   2921s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TR DLY4X0P5MA10TR)
[12/01 10:32:47   2921s] 
[12/01 10:32:47   2921s] {RT default_rc_corner 0 6 6 0}
[12/01 10:32:48   2922s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:48:43 mem=3590.1M
[12/01 10:32:48   2923s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:48:43 mem=3590.1M
[12/01 10:32:48   2923s] Creating Lib Analyzer, finished. 
[12/01 10:32:50   2925s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
[12/01 10:32:50   2925s] **INFO: Disabling fanout fix in postRoute stage.
[12/01 10:32:50   2925s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3740.8M, EPOCH TIME: 1669912370.994263
[12/01 10:32:50   2925s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.004, REAL:0.004, MEM:3740.8M, EPOCH TIME: 1669912370.998091
[12/01 10:32:52   2926s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 10:32:52   2926s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[12/01 10:32:52   2926s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 10:32:52   2926s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/01 10:32:52   2926s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 10:32:52   2927s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/01 10:32:52   2928s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/01 10:32:52   2928s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/01 10:32:54   2929s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    28.60|     0.00|       0|       0|       0|  8.31%|          |         |
[12/01 10:32:54   2929s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/01 10:32:54   2929s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/01 10:32:54   2929s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/01 10:32:54   2930s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    28.60|     0.00|       0|       0|       0|  8.31%| 0:00:00.0|  3813.5M|
[12/01 10:32:54   2930s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 10:32:54   2930s] 
[12/01 10:32:54   2930s] *** Finish DRV Fixing (cpu=0:00:04.9 real=0:00:04.0 mem=3813.5M) ***
[12/01 10:32:54   2930s] 
[12/01 10:32:54   2930s] Begin: glitch net info
[12/01 10:32:54   2930s] glitch slack range: number of glitch nets
[12/01 10:32:54   2930s] glitch slack < -0.32 : 0
[12/01 10:32:54   2930s] -0.32 < glitch slack < -0.28 : 0
[12/01 10:32:54   2930s] -0.28 < glitch slack < -0.24 : 0
[12/01 10:32:54   2930s] -0.24 < glitch slack < -0.2 : 0
[12/01 10:32:54   2930s] -0.2 < glitch slack < -0.16 : 0
[12/01 10:32:54   2930s] -0.16 < glitch slack < -0.12 : 0
[12/01 10:32:54   2930s] -0.12 < glitch slack < -0.08 : 0
[12/01 10:32:54   2930s] -0.08 < glitch slack < -0.04 : 0
[12/01 10:32:54   2930s] -0.04 < glitch slack : 0
[12/01 10:32:54   2930s] End: glitch net info
[12/01 10:32:55   2930s] Total-nets :: 106718, Stn-nets :: 0, ratio :: 0 %
[12/01 10:32:55   2930s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3721.6M, EPOCH TIME: 1669912375.024172
[12/01 10:32:55   2930s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.033, REAL:0.033, MEM:3597.6M, EPOCH TIME: 1669912375.057605
[12/01 10:32:55   2930s] TotalInstCnt at PhyDesignMc Destruction: 105,694
[12/01 10:32:55   2930s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1508544.17
[12/01 10:32:55   2930s] *** DrvOpt #8 [finish] : cpu/real = 0:00:13.2/0:00:10.9 (1.2), totSession cpu/real = 0:48:50.4/0:22:17.5 (2.2), mem = 3597.6M
[12/01 10:32:55   2930s] 
[12/01 10:32:55   2930s] =============================================================================================
[12/01 10:32:55   2930s]  Step TAT Report for DrvOpt #8                                                  21.10-p004_1
[12/01 10:32:55   2930s] =============================================================================================
[12/01 10:32:55   2930s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 10:32:55   2930s] ---------------------------------------------------------------------------------------------
[12/01 10:32:55   2930s] [ SlackTraversorInit     ]      1   0:00:01.0  (   9.6 % )     0:00:01.0 /  0:00:01.4    1.3
[12/01 10:32:55   2930s] [ CellServerInit         ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.1
[12/01 10:32:55   2930s] [ LibAnalyzerInit        ]      1   0:00:01.8  (  16.3 % )     0:00:01.8 /  0:00:01.8    1.0
[12/01 10:32:55   2930s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 10:32:55   2930s] [ PlacerInterfaceInit    ]      1   0:00:01.3  (  12.4 % )     0:00:01.3 /  0:00:02.3    1.7
[12/01 10:32:55   2930s] [ RouteCongInterfaceInit ]      1   0:00:00.7  (   6.5 % )     0:00:00.7 /  0:00:01.0    1.3
[12/01 10:32:55   2930s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (   1.8 % )     0:00:00.2 /  0:00:00.2    1.0
[12/01 10:32:55   2930s] [ DrvFindVioNets         ]      2   0:00:00.4  (   4.1 % )     0:00:00.4 /  0:00:01.3    2.9
[12/01 10:32:55   2930s] [ DrvComputeSummary      ]      2   0:00:01.8  (  16.9 % )     0:00:01.8 /  0:00:01.8    1.0
[12/01 10:32:55   2930s] [ ReportGlitchViolation  ]      1   0:00:00.3  (   2.5 % )     0:00:00.3 /  0:00:00.3    1.0
[12/01 10:32:55   2930s] [ MISC                   ]          0:00:03.2  (  29.7 % )     0:00:03.2 /  0:00:03.2    1.0
[12/01 10:32:55   2930s] ---------------------------------------------------------------------------------------------
[12/01 10:32:55   2930s]  DrvOpt #8 TOTAL                    0:00:10.9  ( 100.0 % )     0:00:10.9 /  0:00:13.2    1.2
[12/01 10:32:55   2930s] ---------------------------------------------------------------------------------------------
[12/01 10:32:55   2930s] 
[12/01 10:32:55   2930s] drv optimizer changes nothing and skips refinePlace
[12/01 10:32:55   2930s] End: GigaOpt DRV Optimization
[12/01 10:32:55   2930s] **optDesign ... cpu = 0:02:54, real = 0:01:43, mem = 2937.8M, totSessionCpu=0:48:50 **
[12/01 10:32:55   2930s] *info:
[12/01 10:32:55   2930s] **INFO: Completed fixing DRV (CPU Time = 0:00:13, Mem = 3597.60M).
[12/01 10:32:55   2930s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3597.6M, EPOCH TIME: 1669912375.239683
[12/01 10:32:55   2930s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.364, REAL:0.366, MEM:3597.6M, EPOCH TIME: 1669912375.605452
[12/01 10:32:57   2933s] 
------------------------------------------------------------------
     SI Timing Summary (cpu=0.22min real=0.18min mem=3597.6M)
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| 28.602  | 33.259  | 33.259  | 28.602  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  12547  |  12540  |    2    |    5    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 8.309%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:02:57, real = 0:01:45, mem = 2931.3M, totSessionCpu=0:48:53 **
[12/01 10:32:58   2935s]   DRV Snapshot: (REF)
[12/01 10:32:58   2935s]          Tran DRV: 0 (0)
[12/01 10:32:58   2935s]           Cap DRV: 0 (0)
[12/01 10:32:58   2935s]        Fanout DRV: 0 (0)
[12/01 10:32:58   2935s]            Glitch: 0 (0)
[12/01 10:32:58   2935s] *** Timing Is met
[12/01 10:32:58   2935s] *** Check timing (0:00:00.0)
[12/01 10:32:58   2935s] *** Setup timing is met (target slack 0ns)
[12/01 10:32:59   2936s]   Timing Snapshot: (REF)
[12/01 10:32:59   2936s]      Weighted WNS: 0.000
[12/01 10:32:59   2936s]       All  PG WNS: 0.000
[12/01 10:32:59   2936s]       High PG WNS: 0.000
[12/01 10:32:59   2936s]       All  PG TNS: 0.000
[12/01 10:32:59   2936s]       High PG TNS: 0.000
[12/01 10:32:59   2936s]       Low  PG TNS: 0.000
[12/01 10:32:59   2936s]    Category Slack: { [L, 28.602] [H, 33.259] [H, 33.259] }
[12/01 10:32:59   2936s] 
[12/01 10:32:59   2936s] **INFO: flowCheckPoint #3 OptimizationPreEco
[12/01 10:32:59   2936s] Running postRoute recovery in preEcoRoute mode
[12/01 10:32:59   2936s] **optDesign ... cpu = 0:03:00, real = 0:01:47, mem = 2901.9M, totSessionCpu=0:48:56 **
[12/01 10:33:00   2938s]   DRV Snapshot: (TGT)
[12/01 10:33:00   2938s]          Tran DRV: 0 (0)
[12/01 10:33:00   2938s]           Cap DRV: 0 (0)
[12/01 10:33:00   2938s]        Fanout DRV: 0 (0)
[12/01 10:33:00   2938s]            Glitch: 0 (0)
[12/01 10:33:00   2938s] Checking DRV degradation...
[12/01 10:33:00   2938s] 
[12/01 10:33:00   2938s] Recovery Manager:
[12/01 10:33:00   2938s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/01 10:33:00   2938s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/01 10:33:00   2938s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/01 10:33:00   2938s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[12/01 10:33:00   2938s] 
[12/01 10:33:00   2938s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[12/01 10:33:00   2938s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:02, real=0:00:01, mem=3565.59M, totSessionCpu=0:48:58).
[12/01 10:33:00   2938s] **optDesign ... cpu = 0:03:02, real = 0:01:48, mem = 2902.4M, totSessionCpu=0:48:58 **
[12/01 10:33:00   2938s] 
[12/01 10:33:01   2940s]   DRV Snapshot: (REF)
[12/01 10:33:01   2940s]          Tran DRV: 0 (0)
[12/01 10:33:01   2940s]           Cap DRV: 0 (0)
[12/01 10:33:01   2940s]        Fanout DRV: 0 (0)
[12/01 10:33:01   2940s]            Glitch: 0 (0)
[12/01 10:33:01   2940s] Skipping post route harden opt
[12/01 10:33:02   2940s] ### Creating LA Mngr. totSessionCpu=0:49:01 mem=3661.0M
[12/01 10:33:02   2940s] ### Creating LA Mngr, finished. totSessionCpu=0:49:01 mem=3661.0M
[12/01 10:33:02   2941s] Default Rule : ""
[12/01 10:33:02   2941s] Non Default Rules :
[12/01 10:33:02   2941s] Worst Slack : 33.259 ns
[12/01 10:33:02   2941s] 
[12/01 10:33:02   2941s] Start Layer Assignment ...
[12/01 10:33:02   2941s] WNS(33.259ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)
[12/01 10:33:02   2941s] 
[12/01 10:33:02   2941s] Select 0 cadidates out of 108878.
[12/01 10:33:02   2941s] No critical nets selected. Skipped !
[12/01 10:33:02   2941s] GigaOpt: setting up router preferences
[12/01 10:33:02   2941s] GigaOpt: 0 nets assigned router directives
[12/01 10:33:02   2941s] 
[12/01 10:33:02   2941s] Start Assign Priority Nets ...
[12/01 10:33:02   2941s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[12/01 10:33:03   2941s] Existing Priority Nets 0 (0.0%)
[12/01 10:33:03   2941s] Assigned Priority Nets 0 (0.0%)
[12/01 10:33:03   2941s] ### Creating LA Mngr. totSessionCpu=0:49:02 mem=3661.0M
[12/01 10:33:03   2941s] ### Creating LA Mngr, finished. totSessionCpu=0:49:02 mem=3661.0M
[12/01 10:33:03   2941s] #optDebug: Start CG creation (mem=3661.0M)
[12/01 10:33:03   2941s]  ...initializing CG  maxDriveDist 521.475500 stdCellHgt 2.000000 defLenToSkip 14.000000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 52.147500 
[12/01 10:33:03   2941s] (cpu=0:00:00.2, mem=3704.7M)
[12/01 10:33:03   2941s]  ...processing cgPrt (cpu=0:00:00.2, mem=3704.7M)
[12/01 10:33:03   2941s]  ...processing cgEgp (cpu=0:00:00.2, mem=3704.7M)
[12/01 10:33:03   2941s]  ...processing cgPbk (cpu=0:00:00.2, mem=3704.7M)
[12/01 10:33:03   2941s]  ...processing cgNrb(cpu=0:00:00.2, mem=3704.7M)
[12/01 10:33:03   2941s]  ...processing cgObs (cpu=0:00:00.2, mem=3704.7M)
[12/01 10:33:03   2941s]  ...processing cgCon (cpu=0:00:00.2, mem=3704.7M)
[12/01 10:33:03   2941s]  ...processing cgPdm (cpu=0:00:00.2, mem=3704.7M)
[12/01 10:33:03   2941s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=3704.7M)
[12/01 10:33:03   2942s] Default Rule : ""
[12/01 10:33:03   2942s] Non Default Rules :
[12/01 10:33:03   2942s] Worst Slack : 28.602 ns
[12/01 10:33:03   2942s] 
[12/01 10:33:03   2942s] Start Layer Assignment ...
[12/01 10:33:03   2942s] WNS(28.602ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)
[12/01 10:33:03   2942s] 
[12/01 10:33:03   2942s] Select 0 cadidates out of 108878.
[12/01 10:33:03   2942s] No critical nets selected. Skipped !
[12/01 10:33:03   2942s] GigaOpt: setting up router preferences
[12/01 10:33:04   2942s] GigaOpt: 0 nets assigned router directives
[12/01 10:33:04   2942s] 
[12/01 10:33:04   2942s] Start Assign Priority Nets ...
[12/01 10:33:04   2942s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[12/01 10:33:04   2942s] Existing Priority Nets 0 (0.0%)
[12/01 10:33:04   2942s] Assigned Priority Nets 0 (0.0%)
[12/01 10:33:04   2943s] ### Creating LA Mngr. totSessionCpu=0:49:03 mem=3704.7M
[12/01 10:33:04   2943s] ### Creating LA Mngr, finished. totSessionCpu=0:49:03 mem=3704.7M
[12/01 10:33:04   2943s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3704.7M, EPOCH TIME: 1669912384.620683
[12/01 10:33:04   2943s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.324, REAL:0.326, MEM:3704.7M, EPOCH TIME: 1669912384.946348
[12/01 10:33:06   2945s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| 28.602  | 33.259  | 33.259  | 28.602  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  12547  |  12540  |    2    |    5    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 8.309%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:03:09, real = 0:01:54, mem = 2845.7M, totSessionCpu=0:49:06 **
[12/01 10:33:06   2945s] **INFO: flowCheckPoint #4 GlobalDetailRoute
[12/01 10:33:06   2945s] Running refinePlace -preserveRouting true -hardFence false
[12/01 10:33:06   2945s] Enhanced MH flow has been turned off for floorplan mode.
[12/01 10:33:06   2945s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3528.7M, EPOCH TIME: 1669912386.378690
[12/01 10:33:06   2945s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3528.7M, EPOCH TIME: 1669912386.378741
[12/01 10:33:06   2945s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3528.7M, EPOCH TIME: 1669912386.378786
[12/01 10:33:06   2945s] z: 2, totalTracks: 1
[12/01 10:33:06   2945s] z: 4, totalTracks: 1
[12/01 10:33:06   2945s] z: 6, totalTracks: 1
[12/01 10:33:06   2945s] z: 8, totalTracks: 1
[12/01 10:33:06   2946s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3528.7M, EPOCH TIME: 1669912386.514429
[12/01 10:33:06   2946s] 
[12/01 10:33:06   2946s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/01 10:33:06   2946s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.360, REAL:0.361, MEM:3528.7M, EPOCH TIME: 1669912386.875618
[12/01 10:33:06   2946s] [CPU] DPlace-Init (cpu=0:00:00.5, real=0:00:00.0, mem=3528.7MB).
[12/01 10:33:06   2946s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.533, REAL:0.535, MEM:3528.7M, EPOCH TIME: 1669912386.913835
[12/01 10:33:06   2946s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.533, REAL:0.535, MEM:3528.7M, EPOCH TIME: 1669912386.913879
[12/01 10:33:06   2946s] TDRefine: refinePlace mode is spiral
[12/01 10:33:06   2946s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1508544.14
[12/01 10:33:06   2946s] OPERPROF:   Starting RefinePlace at level 2, MEM:3528.7M, EPOCH TIME: 1669912386.913939
[12/01 10:33:06   2946s] *** Starting refinePlace (0:49:06 mem=3528.7M) ***
[12/01 10:33:06   2946s] Total net bbox length = 1.839e+06 (9.209e+05 9.183e+05) (ext = 2.167e+03)
[12/01 10:33:06   2946s] 
[12/01 10:33:06   2946s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/01 10:33:06   2946s] **WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
[12/01 10:33:07   2946s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[12/01 10:33:07   2946s] Type 'man IMPSP-5140' for more detail.
[12/01 10:33:07   2946s] **WARN: (IMPSP-315):	Found 175694 instances insts with no PG Term connections.
[12/01 10:33:07   2946s] Type 'man IMPSP-315' for more detail.
[12/01 10:33:07   2946s] (I)      Default power domain name = toplevel_498
[12/01 10:33:07   2946s] .Default power domain name = toplevel_498
[12/01 10:33:07   2946s] .OPERPROF:     Starting RefinePlace2 at level 3, MEM:3528.7M, EPOCH TIME: 1669912387.212843
[12/01 10:33:07   2946s] Starting refinePlace ...
[12/01 10:33:07   2946s] Default power domain name = toplevel_498
[12/01 10:33:07   2946s] .One DDP V2 for no tweak run.
[12/01 10:33:07   2946s] Default power domain name = toplevel_498
[12/01 10:33:07   2946s] .  Spread Effort: high, post-route mode, useDDP on.
[12/01 10:33:07   2947s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.6, real=0:00:00.0, mem=3582.1MB) @(0:49:07 - 0:49:07).
[12/01 10:33:07   2947s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 10:33:07   2947s] wireLenOptFixPriorityInst 11335 inst fixed
[12/01 10:33:08   2947s] 
[12/01 10:33:08   2947s] Running Spiral MT with 4 threads  fetchWidth=1024 
[12/01 10:33:09   2949s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/01 10:33:09   2949s] [CPU] RefinePlace/Spiral (cpu=0:00:00.5, real=0:00:00.0)
[12/01 10:33:09   2949s] [CPU] RefinePlace/Commit (cpu=0:00:01.1, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.0, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/01 10:33:09   2949s] [CPU] RefinePlace/Legalization (cpu=0:00:02.1, real=0:00:02.0, mem=3583.5MB) @(0:49:07 - 0:49:10).
[12/01 10:33:09   2949s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 10:33:09   2949s] 	Runtime: CPU: 0:00:02.9 REAL: 0:00:02.0 MEM: 3583.5MB
[12/01 10:33:09   2949s] Statistics of distance of Instance movement in refine placement:
[12/01 10:33:09   2949s]   maximum (X+Y) =         0.00 um
[12/01 10:33:09   2949s]   mean    (X+Y) =         0.00 um
[12/01 10:33:09   2949s] Summary Report:
[12/01 10:33:09   2949s] Instances move: 0 (out of 105542 movable)
[12/01 10:33:09   2949s] Instances flipped: 0
[12/01 10:33:09   2949s] Mean displacement: 0.00 um
[12/01 10:33:09   2949s] Max displacement: 0.00 um 
[12/01 10:33:09   2949s] Total instances moved : 0
[12/01 10:33:09   2949s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:2.928, REAL:1.980, MEM:3583.5M, EPOCH TIME: 1669912389.192511
[12/01 10:33:09   2949s] Total net bbox length = 1.839e+06 (9.209e+05 9.183e+05) (ext = 2.167e+03)
[12/01 10:33:09   2949s] Runtime: CPU: 0:00:03.2 REAL: 0:00:03.0 MEM: 3583.5MB
[12/01 10:33:09   2949s] [CPU] RefinePlace/total (cpu=0:00:03.2, real=0:00:03.0, mem=3583.5MB) @(0:49:06 - 0:49:10).
[12/01 10:33:09   2949s] *** Finished refinePlace (0:49:10 mem=3583.5M) ***
[12/01 10:33:09   2949s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1508544.14
[12/01 10:33:09   2949s] OPERPROF:   Finished RefinePlace at level 2, CPU:3.279, REAL:2.340, MEM:3583.5M, EPOCH TIME: 1669912389.253871
[12/01 10:33:09   2949s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3583.5M, EPOCH TIME: 1669912389.253905
[12/01 10:33:09   2949s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.037, REAL:0.041, MEM:3528.5M, EPOCH TIME: 1669912389.294983
[12/01 10:33:09   2949s] OPERPROF: Finished RefinePlace2 at level 1, CPU:3.849, REAL:2.916, MEM:3528.5M, EPOCH TIME: 1669912389.295101
[12/01 10:33:09   2949s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:3528.5M, EPOCH TIME: 1669912389.299908
[12/01 10:33:09   2949s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3528.5M, EPOCH TIME: 1669912389.304333
[12/01 10:33:09   2949s] z: 2, totalTracks: 1
[12/01 10:33:09   2949s] z: 4, totalTracks: 1
[12/01 10:33:09   2949s] z: 6, totalTracks: 1
[12/01 10:33:09   2949s] z: 8, totalTracks: 1
[12/01 10:33:09   2949s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:3528.5M, EPOCH TIME: 1669912389.377691
[12/01 10:33:09   2949s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.072, REAL:0.076, MEM:3528.5M, EPOCH TIME: 1669912389.453954
[12/01 10:33:09   2949s] All LLGs are deleted
[12/01 10:33:09   2949s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:3528.5M, EPOCH TIME: 1669912389.454073
[12/01 10:33:09   2949s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.001, REAL:0.001, MEM:3528.5M, EPOCH TIME: 1669912389.454640
[12/01 10:33:09   2950s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3528.5M, EPOCH TIME: 1669912389.516448
[12/01 10:33:09   2950s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:3528.5M, EPOCH TIME: 1669912389.516739
[12/01 10:33:09   2950s] Core basic site is TSMC65ADV10TSITE
[12/01 10:33:09   2950s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:3528.5M, EPOCH TIME: 1669912389.526585
[12/01 10:33:09   2950s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.648, REAL:0.178, MEM:3528.5M, EPOCH TIME: 1669912389.704565
[12/01 10:33:09   2950s] SiteArray: non-trimmed site array dimensions = 1000 x 10000
[12/01 10:33:09   2950s] SiteArray: use 40,960,000 bytes
[12/01 10:33:09   2950s] SiteArray: current memory after site array memory allocation 3528.5M
[12/01 10:33:09   2950s] SiteArray: FP blocked sites are writable
[12/01 10:33:09   2950s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.838, REAL:0.294, MEM:3528.5M, EPOCH TIME: 1669912389.810651
[12/01 10:33:09   2950s] 
[12/01 10:33:09   2950s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/01 10:33:10   2951s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:1.033, REAL:0.490, MEM:3528.5M, EPOCH TIME: 1669912390.006155
[12/01 10:33:10   2951s] [CPU] DPlace-Init (cpu=0:00:01.3, real=0:00:01.0, mem=3528.5MB).
[12/01 10:33:10   2951s] OPERPROF:   Finished DPlace-Init at level 2, CPU:1.266, REAL:0.728, MEM:3528.5M, EPOCH TIME: 1669912390.032431
[12/01 10:33:10   2951s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:3528.5M, EPOCH TIME: 1669912390.032469
[12/01 10:33:10   2951s]   Signal wire search tree: 1776179 elements. (cpu=0:00:00.8, mem=0.0M)
[12/01 10:33:10   2951s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.769, REAL:0.772, MEM:3528.5M, EPOCH TIME: 1669912390.804691
[12/01 10:33:14   2955s] Restore filler instances time, CPU:3.323s,REAL:3.339s.
[12/01 10:33:14   2955s] *INFO: Total 286645 filler insts restored.
[12/01 10:33:14   2955s] For 286645 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
[12/01 10:33:14   2955s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:3528.5M, EPOCH TIME: 1669912394.553496
[12/01 10:33:14   2955s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.000, MEM:3528.5M, EPOCH TIME: 1669912394.553614
[12/01 10:33:15   2956s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:3528.5M, EPOCH TIME: 1669912395.071538
[12/01 10:33:15   2956s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:3528.5M, EPOCH TIME: 1669912395.071697
[12/01 10:33:15   2956s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:3528.5M, EPOCH TIME: 1669912395.210413
[12/01 10:33:15   2956s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3528.5M, EPOCH TIME: 1669912395.212938
[12/01 10:33:15   2956s] AddFiller init all instances time CPU:0.019, REAL:0.019
[12/01 10:33:15   2956s] AddFiller main function time CPU:0.146, REAL:0.048
[12/01 10:33:15   2956s] Filler instance commit time CPU:0.000, REAL:0.000
[12/01 10:33:15   2956s] *INFO: Adding fillers to top-module.
[12/01 10:33:15   2956s] *INFO:   Added 55313 filler insts (cell FILL128A10TR / prefix FILL).
[12/01 10:33:15   2956s] *INFO:   Added 2125 filler insts (cell FILL64A10TR / prefix FILL).
[12/01 10:33:15   2956s] *INFO:   Added 3892 filler insts (cell FILL32A10TR / prefix FILL).
[12/01 10:33:15   2956s] *INFO:   Added 69157 filler insts (cell FILL16A10TR / prefix FILL).
[12/01 10:33:15   2956s] *INFO:   Added 20766 filler insts (cell FILLCAP8A10TR / prefix FILL).
[12/01 10:33:15   2956s] *INFO:   Added 79741 filler insts (cell FILL4A10TR / prefix FILL).
[12/01 10:33:15   2956s] *INFO:   Added 27173 filler insts (cell FILL2A10TR / prefix FILL).
[12/01 10:33:15   2956s] *INFO:   Added 28478 filler insts (cell FILL1A10TR / prefix FILL).
[12/01 10:33:15   2956s] *INFO: Swapped 0 special filler inst. 
[12/01 10:33:15   2956s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.199, REAL:0.097, MEM:3528.5M, EPOCH TIME: 1669912395.309466
[12/01 10:33:15   2956s] *INFO: Total 286645 filler insts added - prefix FILL (CPU: 0:00:06.6).
[12/01 10:33:15   2956s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.202, REAL:0.099, MEM:3528.5M, EPOCH TIME: 1669912395.309563
[12/01 10:33:15   2956s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:3528.5M, EPOCH TIME: 1669912395.309595
[12/01 10:33:15   2956s] For 0 new insts, *** Applied 0 GNC rules.
[12/01 10:33:15   2956s] OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.010, REAL:0.010, MEM:3528.5M, EPOCH TIME: 1669912395.319870
[12/01 10:33:15   2956s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.350, REAL:0.248, MEM:3528.5M, EPOCH TIME: 1669912395.319958
[12/01 10:33:15   2956s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.350, REAL:0.248, MEM:3528.5M, EPOCH TIME: 1669912395.319986
[12/01 10:33:15   2956s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3528.5M, EPOCH TIME: 1669912395.320014
[12/01 10:33:15   2956s] OPERPROF:     Starting spSiteCleanup(false) at level 3, MEM:3528.5M, EPOCH TIME: 1669912395.360600
[12/01 10:33:15   2956s] OPERPROF:     Finished spSiteCleanup(false) at level 3, CPU:0.144, REAL:0.145, MEM:3528.5M, EPOCH TIME: 1669912395.505494
[12/01 10:33:15   2956s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.195, REAL:0.196, MEM:3528.5M, EPOCH TIME: 1669912395.515783
[12/01 10:33:15   2956s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:6.830, REAL:6.216, MEM:3528.5M, EPOCH TIME: 1669912395.516236
[12/01 10:33:15   2956s] -routeWithEco false                       # bool, default=false
[12/01 10:33:15   2956s] -routeWithEco true                        # bool, default=false, user setting
[12/01 10:33:15   2956s] -routeSelectedNetOnly false               # bool, default=false
[12/01 10:33:15   2956s] -routeWithTimingDriven false              # bool, default=false
[12/01 10:33:15   2956s] -routeWithSiDriven false                  # bool, default=false
[12/01 10:33:15   2956s] Existing Dirty Nets : 0
[12/01 10:33:15   2956s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[12/01 10:33:15   2956s] Reset Dirty Nets : 0
[12/01 10:33:15   2956s] *** EcoRoute #1 [begin] : totSession cpu/real = 0:49:16.8/0:22:38.1 (2.2), mem = 3528.5M
[12/01 10:33:15   2956s] 
[12/01 10:33:15   2956s] globalDetailRoute
[12/01 10:33:15   2956s] 
[12/01 10:33:15   2956s] #Start globalDetailRoute on Thu Dec  1 10:33:15 2022
[12/01 10:33:15   2956s] #
[12/01 10:33:15   2956s] ### Time Record (globalDetailRoute) is installed.
[12/01 10:33:15   2956s] ### Time Record (Pre Callback) is installed.
[12/01 10:33:15   2957s] Closing parasitic data file '/tmp/innovus_temp_1508544_ece-498hk-04.ece.illinois.edu_hfaroo9_8Bdy78/toplevel_498_1508544_VEGxj6.rcdb.d': 113230 access done (mem: 3544.547M)
[12/01 10:33:15   2957s] ### Time Record (Pre Callback) is uninstalled.
[12/01 10:33:15   2957s] ### Time Record (DB Import) is installed.
[12/01 10:33:15   2957s] ### Time Record (Timing Data Generation) is installed.
[12/01 10:33:15   2957s] ### Time Record (Timing Data Generation) is uninstalled.
[12/01 10:33:16   2958s] ### Net info: total nets: 108878
[12/01 10:33:16   2958s] ### Net info: dirty nets: 0
[12/01 10:33:16   2958s] ### Net info: marked as disconnected nets: 0
[12/01 10:33:17   2960s] #num needed restored net=0
[12/01 10:33:17   2960s] #need_extraction net=0 (total=108878)
[12/01 10:33:17   2960s] ### Net info: fully routed nets: 106720
[12/01 10:33:17   2960s] ### Net info: trivial (< 2 pins) nets: 2158
[12/01 10:33:17   2960s] ### Net info: unrouted nets: 0
[12/01 10:33:17   2960s] ### Net info: re-extraction nets: 0
[12/01 10:33:17   2960s] ### Net info: ignored nets: 0
[12/01 10:33:17   2960s] ### Net info: skip routing nets: 0
[12/01 10:33:17   2961s] #WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[12/01 10:33:17   2961s] #WARNING (NRDB-2005) SPECIAL_NET vss has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[12/01 10:33:18   2962s] ### import design signature (90): route=467923946 fixed_route=356250211 flt_obj=0 vio=1943455075 swire=282492057 shield_wire=1 net_attr=667701743 dirty_area=0 del_dirty_area=0 cell=714078565 placement=1583605494 pin_access=1269816452 inst_pattern=1
[12/01 10:33:18   2962s] ### Time Record (DB Import) is uninstalled.
[12/01 10:33:18   2962s] #NanoRoute Version 21.10-p004_1 NR210506-1544/21_10-UB
[12/01 10:33:18   2962s] #RTESIG:78da8d92314fc330108599f91527b74390dae2b31d27190b0209a9822a2aac95214e1529
[12/01 10:33:18   2962s] #       7590e30cfdf7b861484124c6d3b3eebb77e727cfe66f0f3910862ba4cb4f4ac51ee13967
[12/01 10:33:18   2962s] #       48632a97180b71cb70ef4baf77e47a367fd9ee589241a9ea5643f4de34f5028a9351c7ea
[12/01 10:33:18   2962s] #       030a5daaae76d06ae72a73b8f9c6659202519d6b08444e5ba3ec69015dabed2f2ee3f2a7
[12/01 10:33:18   2962s] #       ed1f0c0ac900e395a4e703515937ca8d90691ab68b29ff0724310c25b104d23a650a650b
[12/01 10:33:18   2962s] #       ff526dbae3189900318dd1d394a4e06c373933e522cc2432c8649c01797cda6cfc46adb3
[12/01 10:33:18   2962s] #       be32c209110e22f369f566c8d235d25d0ee78b1483e66cd028077dbfde5e745c345cf2bd
[12/01 10:33:18   2962s] #       0cede93f4978cf5400e9a9693746198284a8324e1fb41d617c82819419157c82b9fa0287
[12/01 10:33:18   2962s] #       060ca7
[12/01 10:33:18   2962s] #
[12/01 10:33:18   2962s] #Skip comparing routing design signature in db-snapshot flow
[12/01 10:33:18   2962s] ### Time Record (Data Preparation) is installed.
[12/01 10:33:18   2962s] #RTESIG:78da8d92c14fc23014c63dfb57bc140e3301ecebbaae3da2d1c4842821e89554d79125a3
[12/01 10:33:18   2962s] #       335d77e0bfb7cc03d300a5a7af79bff7bdd72f1d8d3f9e564018ce904ebf29e51b84d715
[12/01 10:33:18   2962s] #       439a5131c58cf37b869b507a7f20b7a3f1db72cd7205a5ae5b03c967d3d41328f656efaa
[12/01 10:33:18   2962s] #       2f284ca9bbda436bbcafecf6ee1717b904a23bdf1048bc7156bbfd04bad6b87f9c4ac55f
[12/01 10:33:18   2962s] #       db130c72c100b399a08703495937da9f21a58cdb6534bd02121887f24c0069bdb6857645
[12/01 10:33:18   2962s] #       78a9b1ddee1c9903b18d35972941c1bbeef24c9501e9370b56ad77a1741a94298f9ac95c
[12/01 10:33:18   2962s] #       4419953220cf2f8b45649ee23c9e980ab1f666c8e41ce97a05878be0479db2a34671d48f
[12/01 10:33:18   2962s] #       f3e5a063d030e47b19db33fca6f89e925f9532a30c414052596fb6c69d614282919419e5
[12/01 10:33:18   2962s] #       e905e6e607aac91961
[12/01 10:33:18   2962s] #
[12/01 10:33:18   2962s] ### Time Record (Data Preparation) is uninstalled.
[12/01 10:33:18   2962s] ### Time Record (Global Routing) is installed.
[12/01 10:33:18   2962s] ### Time Record (Global Routing) is uninstalled.
[12/01 10:33:19   2963s] #Total number of trivial nets (e.g. < 2 pins) = 2158 (skipped).
[12/01 10:33:19   2963s] #Total number of routable nets = 106720.
[12/01 10:33:19   2963s] #Total number of nets in the design = 108878.
[12/01 10:33:19   2963s] #106720 routable nets have routed wires.
[12/01 10:33:19   2963s] #153 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/01 10:33:19   2963s] #No nets have been global routed.
[12/01 10:33:19   2963s] #Using multithreading with 4 threads.
[12/01 10:33:19   2963s] ### Time Record (Data Preparation) is installed.
[12/01 10:33:19   2963s] #Start routing data preparation on Thu Dec  1 10:33:19 2022
[12/01 10:33:19   2963s] #
[12/01 10:33:19   2963s] #Minimum voltage of a net in the design = 0.000.
[12/01 10:33:19   2963s] #Maximum voltage of a net in the design = 1.100.
[12/01 10:33:19   2963s] #Voltage range [0.000 - 1.100] has 108876 nets.
[12/01 10:33:19   2963s] #Voltage range [0.000 - 0.000] has 1 net.
[12/01 10:33:19   2963s] #Voltage range [0.900 - 1.100] has 1 net.
[12/01 10:33:19   2964s] ### Time Record (Cell Pin Access) is installed.
[12/01 10:33:19   2964s] #Initial pin access analysis.
[12/01 10:33:20   2964s] #Detail pin access analysis.
[12/01 10:33:20   2964s] ### Time Record (Cell Pin Access) is uninstalled.
[12/01 10:33:21   2965s] # M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
[12/01 10:33:21   2965s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/01 10:33:21   2965s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/01 10:33:21   2965s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/01 10:33:21   2965s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/01 10:33:21   2965s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/01 10:33:21   2965s] # M7           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/01 10:33:21   2965s] # M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[12/01 10:33:21   2965s] # M9           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[12/01 10:33:22   2966s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2851.98 (MB), peak = 3063.30 (MB)
[12/01 10:33:22   2967s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[12/01 10:33:23   2968s] #Regenerating Ggrids automatically.
[12/01 10:33:23   2968s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
[12/01 10:33:23   2968s] #Using automatically generated G-grids.
[12/01 10:33:24   2969s] #Done routing data preparation.
[12/01 10:33:24   2969s] #cpu time = 00:00:06, elapsed time = 00:00:05, memory = 2857.57 (MB), peak = 3063.30 (MB)
[12/01 10:33:24   2969s] #Found 0 nets for post-route si or timing fixing.
[12/01 10:33:25   2970s] #
[12/01 10:33:25   2970s] #Finished routing data preparation on Thu Dec  1 10:33:25 2022
[12/01 10:33:25   2970s] #
[12/01 10:33:25   2970s] #Cpu time = 00:00:07
[12/01 10:33:25   2970s] #Elapsed time = 00:00:06
[12/01 10:33:25   2970s] #Increased memory = 21.49 (MB)
[12/01 10:33:25   2970s] #Total memory = 2858.34 (MB)
[12/01 10:33:25   2970s] #Peak memory = 3063.30 (MB)
[12/01 10:33:25   2970s] #
[12/01 10:33:25   2970s] ### Time Record (Data Preparation) is uninstalled.
[12/01 10:33:25   2970s] ### Time Record (Global Routing) is installed.
[12/01 10:33:25   2970s] #
[12/01 10:33:25   2970s] #Start global routing on Thu Dec  1 10:33:25 2022
[12/01 10:33:25   2970s] #
[12/01 10:33:25   2970s] #
[12/01 10:33:25   2970s] #Start global routing initialization on Thu Dec  1 10:33:25 2022
[12/01 10:33:25   2970s] #
[12/01 10:33:25   2970s] #WARNING (NRGR-22) Design is already detail routed.
[12/01 10:33:25   2970s] ### Time Record (Global Routing) is uninstalled.
[12/01 10:33:25   2970s] ### Time Record (Data Preparation) is installed.
[12/01 10:33:25   2970s] ### Time Record (Data Preparation) is uninstalled.
[12/01 10:33:26   2971s] ### track-assign external-init starts on Thu Dec  1 10:33:26 2022 with memory = 2858.34 (MB), peak = 3063.30 (MB)
[12/01 10:33:26   2971s] ### Time Record (Track Assignment) is installed.
[12/01 10:33:26   2972s] ### Time Record (Track Assignment) is uninstalled.
[12/01 10:33:26   2972s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.0 GB --1.52 [4]--
[12/01 10:33:28   2973s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/01 10:33:28   2973s] #Cpu time = 00:00:11
[12/01 10:33:28   2973s] #Elapsed time = 00:00:09
[12/01 10:33:28   2973s] #Increased memory = 21.60 (MB)
[12/01 10:33:28   2973s] #Total memory = 2858.34 (MB)
[12/01 10:33:28   2973s] #Peak memory = 3063.30 (MB)
[12/01 10:33:28   2973s] #Using multithreading with 4 threads.
[12/01 10:33:28   2974s] ### Time Record (Detail Routing) is installed.
[12/01 10:33:29   2975s] ### drc_pitch = 4160 ( 2.08000 um) drc_range = 3940 ( 1.97000 um) route_pitch = 2120 ( 1.06000 um) patch_pitch = 6640 ( 3.32000 um) top_route_layer = 6 top_pin_layer = 6
[12/01 10:33:29   2976s] #
[12/01 10:33:29   2976s] #Start Detail Routing..
[12/01 10:33:29   2976s] #start initial detail routing ...
[12/01 10:33:29   2976s] ### Design has 0 dirty nets, has valid drcs
[12/01 10:33:29   2976s] #    completing 10% with 4 violations
[12/01 10:33:29   2976s] #    elapsed time = 00:00:01, memory = 2869.93 (MB)
[12/01 10:33:29   2976s] #    completing 20% with 4 violations
[12/01 10:33:29   2976s] #    elapsed time = 00:00:01, memory = 2869.93 (MB)
[12/01 10:33:29   2976s] #    completing 30% with 4 violations
[12/01 10:33:29   2976s] #    elapsed time = 00:00:01, memory = 2869.93 (MB)
[12/01 10:33:30   2977s] #    completing 40% with 4 violations
[12/01 10:33:30   2977s] #    elapsed time = 00:00:01, memory = 2869.93 (MB)
[12/01 10:33:30   2977s] #    completing 50% with 4 violations
[12/01 10:33:30   2977s] #    elapsed time = 00:00:01, memory = 2869.93 (MB)
[12/01 10:33:30   2977s] #    completing 60% with 4 violations
[12/01 10:33:30   2977s] #    elapsed time = 00:00:01, memory = 2869.93 (MB)
[12/01 10:33:30   2977s] #    completing 70% with 4 violations
[12/01 10:33:30   2977s] #    elapsed time = 00:00:01, memory = 2869.93 (MB)
[12/01 10:33:30   2977s] #    completing 80% with 4 violations
[12/01 10:33:30   2977s] #    elapsed time = 00:00:01, memory = 2869.93 (MB)
[12/01 10:33:30   2978s] #    completing 90% with 4 violations
[12/01 10:33:30   2978s] #    elapsed time = 00:00:01, memory = 2869.93 (MB)
[12/01 10:33:30   2978s] #    completing 100% with 4 violations
[12/01 10:33:30   2978s] #    elapsed time = 00:00:01, memory = 2869.93 (MB)
[12/01 10:33:30   2979s] #   number of violations = 4
[12/01 10:33:30   2979s] #
[12/01 10:33:30   2979s] #    By Layer and Type :
[12/01 10:33:30   2979s] #	         MetSpc   Totals
[12/01 10:33:30   2979s] #	M1            0        0
[12/01 10:33:30   2979s] #	M2            0        0
[12/01 10:33:30   2979s] #	M3            2        2
[12/01 10:33:30   2979s] #	M4            2        2
[12/01 10:33:30   2979s] #	Totals        4        4
[12/01 10:33:30   2979s] #cpu time = 00:00:03, elapsed time = 00:00:01, memory = 2869.76 (MB), peak = 3063.30 (MB)
[12/01 10:33:33   2988s] #start 1st optimization iteration ...
[12/01 10:33:33   2988s] #   number of violations = 4
[12/01 10:33:33   2988s] #
[12/01 10:33:33   2988s] #    By Layer and Type :
[12/01 10:33:33   2988s] #	         MetSpc   Totals
[12/01 10:33:33   2988s] #	M1            0        0
[12/01 10:33:33   2988s] #	M2            0        0
[12/01 10:33:33   2988s] #	M3            2        2
[12/01 10:33:33   2988s] #	M4            2        2
[12/01 10:33:33   2988s] #	Totals        4        4
[12/01 10:33:33   2988s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2877.25 (MB), peak = 3063.30 (MB)
[12/01 10:33:33   2988s] #start 2nd optimization iteration ...
[12/01 10:33:33   2989s] #   number of violations = 4
[12/01 10:33:33   2989s] #
[12/01 10:33:33   2989s] #    By Layer and Type :
[12/01 10:33:33   2989s] #	         MetSpc   Totals
[12/01 10:33:33   2989s] #	M1            0        0
[12/01 10:33:33   2989s] #	M2            0        0
[12/01 10:33:33   2989s] #	M3            2        2
[12/01 10:33:33   2989s] #	M4            2        2
[12/01 10:33:33   2989s] #	Totals        4        4
[12/01 10:33:33   2989s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2877.39 (MB), peak = 3063.30 (MB)
[12/01 10:33:33   2989s] #start 3rd optimization iteration ...
[12/01 10:33:34   2990s] #   number of violations = 4
[12/01 10:33:34   2990s] #
[12/01 10:33:34   2990s] #    By Layer and Type :
[12/01 10:33:34   2990s] #	         MetSpc   Totals
[12/01 10:33:34   2990s] #	M1            0        0
[12/01 10:33:34   2990s] #	M2            0        0
[12/01 10:33:34   2990s] #	M3            2        2
[12/01 10:33:34   2990s] #	M4            2        2
[12/01 10:33:34   2990s] #	Totals        4        4
[12/01 10:33:34   2990s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2877.31 (MB), peak = 3063.30 (MB)
[12/01 10:33:34   2990s] #start 4th optimization iteration ...
[12/01 10:33:34   2991s] #   number of violations = 4
[12/01 10:33:34   2991s] #
[12/01 10:33:34   2991s] #    By Layer and Type :
[12/01 10:33:34   2991s] #	         MetSpc   Totals
[12/01 10:33:34   2991s] #	M1            0        0
[12/01 10:33:34   2991s] #	M2            0        0
[12/01 10:33:34   2991s] #	M3            2        2
[12/01 10:33:34   2991s] #	M4            2        2
[12/01 10:33:34   2991s] #	Totals        4        4
[12/01 10:33:34   2991s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2877.31 (MB), peak = 3063.30 (MB)
[12/01 10:33:34   2991s] #start 5th optimization iteration ...
[12/01 10:33:34   2992s] #   number of violations = 4
[12/01 10:33:34   2992s] #
[12/01 10:33:34   2992s] #    By Layer and Type :
[12/01 10:33:34   2992s] #	         MetSpc   Totals
[12/01 10:33:34   2992s] #	M1            0        0
[12/01 10:33:34   2992s] #	M2            0        0
[12/01 10:33:34   2992s] #	M3            2        2
[12/01 10:33:34   2992s] #	M4            2        2
[12/01 10:33:34   2992s] #	Totals        4        4
[12/01 10:33:34   2992s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2878.31 (MB), peak = 3063.30 (MB)
[12/01 10:33:34   2992s] #start 6th optimization iteration ...
[12/01 10:33:35   2992s] #   number of violations = 4
[12/01 10:33:35   2992s] #
[12/01 10:33:35   2992s] #    By Layer and Type :
[12/01 10:33:35   2992s] #	         MetSpc   Totals
[12/01 10:33:35   2992s] #	M1            0        0
[12/01 10:33:35   2992s] #	M2            0        0
[12/01 10:33:35   2992s] #	M3            2        2
[12/01 10:33:35   2992s] #	M4            2        2
[12/01 10:33:35   2992s] #	Totals        4        4
[12/01 10:33:35   2992s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2878.21 (MB), peak = 3063.30 (MB)
[12/01 10:33:35   2992s] #start 7th optimization iteration ...
[12/01 10:33:35   2993s] #   number of violations = 4
[12/01 10:33:35   2993s] #
[12/01 10:33:35   2993s] #    By Layer and Type :
[12/01 10:33:35   2993s] #	         MetSpc   Totals
[12/01 10:33:35   2993s] #	M1            0        0
[12/01 10:33:35   2993s] #	M2            0        0
[12/01 10:33:35   2993s] #	M3            2        2
[12/01 10:33:35   2993s] #	M4            2        2
[12/01 10:33:35   2993s] #	Totals        4        4
[12/01 10:33:35   2993s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2878.04 (MB), peak = 3063.30 (MB)
[12/01 10:33:35   2993s] #start 8th optimization iteration ...
[12/01 10:33:36   2994s] #   number of violations = 4
[12/01 10:33:36   2994s] #
[12/01 10:33:36   2994s] #    By Layer and Type :
[12/01 10:33:36   2994s] #	         MetSpc   Totals
[12/01 10:33:36   2994s] #	M1            0        0
[12/01 10:33:36   2994s] #	M2            0        0
[12/01 10:33:36   2994s] #	M3            2        2
[12/01 10:33:36   2994s] #	M4            2        2
[12/01 10:33:36   2994s] #	Totals        4        4
[12/01 10:33:36   2994s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2877.32 (MB), peak = 3063.30 (MB)
[12/01 10:33:36   2994s] #start 9th optimization iteration ...
[12/01 10:33:36   2995s] #   number of violations = 4
[12/01 10:33:36   2995s] #
[12/01 10:33:36   2995s] #    By Layer and Type :
[12/01 10:33:36   2995s] #	         MetSpc   Totals
[12/01 10:33:36   2995s] #	M1            0        0
[12/01 10:33:36   2995s] #	M2            0        0
[12/01 10:33:36   2995s] #	M3            2        2
[12/01 10:33:36   2995s] #	M4            2        2
[12/01 10:33:36   2995s] #	Totals        4        4
[12/01 10:33:36   2995s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2877.73 (MB), peak = 3063.30 (MB)
[12/01 10:33:36   2995s] #start 10th optimization iteration ...
[12/01 10:33:36   2996s] #   number of violations = 4
[12/01 10:33:36   2996s] #
[12/01 10:33:36   2996s] #    By Layer and Type :
[12/01 10:33:36   2996s] #	         MetSpc   Totals
[12/01 10:33:36   2996s] #	M1            0        0
[12/01 10:33:36   2996s] #	M2            0        0
[12/01 10:33:36   2996s] #	M3            2        2
[12/01 10:33:36   2996s] #	M4            2        2
[12/01 10:33:36   2996s] #	Totals        4        4
[12/01 10:33:36   2996s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2877.34 (MB), peak = 3063.30 (MB)
[12/01 10:33:36   2996s] #start 11th optimization iteration ...
[12/01 10:33:37   2996s] #   number of violations = 4
[12/01 10:33:37   2996s] #
[12/01 10:33:37   2996s] #    By Layer and Type :
[12/01 10:33:37   2996s] #	         MetSpc   Totals
[12/01 10:33:37   2996s] #	M1            0        0
[12/01 10:33:37   2996s] #	M2            0        0
[12/01 10:33:37   2996s] #	M3            2        2
[12/01 10:33:37   2996s] #	M4            2        2
[12/01 10:33:37   2996s] #	Totals        4        4
[12/01 10:33:37   2996s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2877.50 (MB), peak = 3063.30 (MB)
[12/01 10:33:37   2996s] #start 12th optimization iteration ...
[12/01 10:33:37   2997s] #   number of violations = 4
[12/01 10:33:37   2997s] #
[12/01 10:33:37   2997s] #    By Layer and Type :
[12/01 10:33:37   2997s] #	         MetSpc   Totals
[12/01 10:33:37   2997s] #	M1            0        0
[12/01 10:33:37   2997s] #	M2            0        0
[12/01 10:33:37   2997s] #	M3            2        2
[12/01 10:33:37   2997s] #	M4            2        2
[12/01 10:33:37   2997s] #	Totals        4        4
[12/01 10:33:37   2997s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2877.67 (MB), peak = 3063.30 (MB)
[12/01 10:33:37   2997s] #start 13th optimization iteration ...
[12/01 10:33:37   2998s] #   number of violations = 4
[12/01 10:33:37   2998s] #
[12/01 10:33:37   2998s] #    By Layer and Type :
[12/01 10:33:37   2998s] #	         MetSpc    Short   Totals
[12/01 10:33:37   2998s] #	M1            0        0        0
[12/01 10:33:37   2998s] #	M2            0        0        0
[12/01 10:33:37   2998s] #	M3            2        0        2
[12/01 10:33:37   2998s] #	M4            1        1        2
[12/01 10:33:37   2998s] #	Totals        3        1        4
[12/01 10:33:37   2998s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2877.67 (MB), peak = 3063.30 (MB)
[12/01 10:33:37   2998s] #start 14th optimization iteration ...
[12/01 10:33:38   2999s] #   number of violations = 4
[12/01 10:33:38   2999s] #
[12/01 10:33:38   2999s] #    By Layer and Type :
[12/01 10:33:38   2999s] #	         MetSpc   Totals
[12/01 10:33:38   2999s] #	M1            0        0
[12/01 10:33:38   2999s] #	M2            0        0
[12/01 10:33:38   2999s] #	M3            2        2
[12/01 10:33:38   2999s] #	M4            2        2
[12/01 10:33:38   2999s] #	Totals        4        4
[12/01 10:33:38   2999s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2878.04 (MB), peak = 3063.30 (MB)
[12/01 10:33:38   2999s] #start 15th optimization iteration ...
[12/01 10:33:38   3000s] #   number of violations = 4
[12/01 10:33:38   3000s] #
[12/01 10:33:38   3000s] #    By Layer and Type :
[12/01 10:33:38   3000s] #	         MetSpc   Totals
[12/01 10:33:38   3000s] #	M1            0        0
[12/01 10:33:38   3000s] #	M2            0        0
[12/01 10:33:38   3000s] #	M3            2        2
[12/01 10:33:38   3000s] #	M4            2        2
[12/01 10:33:38   3000s] #	Totals        4        4
[12/01 10:33:38   3000s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2878.05 (MB), peak = 3063.30 (MB)
[12/01 10:33:38   3000s] #start 16th optimization iteration ...
[12/01 10:33:39   3001s] #   number of violations = 4
[12/01 10:33:39   3001s] #
[12/01 10:33:39   3001s] #    By Layer and Type :
[12/01 10:33:39   3001s] #	         MetSpc    Short   Totals
[12/01 10:33:39   3001s] #	M1            0        0        0
[12/01 10:33:39   3001s] #	M2            0        0        0
[12/01 10:33:39   3001s] #	M3            2        0        2
[12/01 10:33:39   3001s] #	M4            1        1        2
[12/01 10:33:39   3001s] #	Totals        3        1        4
[12/01 10:33:39   3001s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2878.09 (MB), peak = 3063.30 (MB)
[12/01 10:33:39   3001s] #start 17th optimization iteration ...
[12/01 10:33:39   3002s] #   number of violations = 4
[12/01 10:33:39   3002s] #
[12/01 10:33:39   3002s] #    By Layer and Type :
[12/01 10:33:39   3002s] #	         MetSpc   Totals
[12/01 10:33:39   3002s] #	M1            0        0
[12/01 10:33:39   3002s] #	M2            0        0
[12/01 10:33:39   3002s] #	M3            2        2
[12/01 10:33:39   3002s] #	M4            2        2
[12/01 10:33:39   3002s] #	Totals        4        4
[12/01 10:33:39   3002s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2877.87 (MB), peak = 3063.30 (MB)
[12/01 10:33:39   3002s] #start 18th optimization iteration ...
[12/01 10:33:39   3002s] #   number of violations = 4
[12/01 10:33:39   3002s] #
[12/01 10:33:39   3002s] #    By Layer and Type :
[12/01 10:33:39   3002s] #	         MetSpc    Short   Totals
[12/01 10:33:39   3002s] #	M1            0        0        0
[12/01 10:33:39   3002s] #	M2            0        0        0
[12/01 10:33:39   3002s] #	M3            2        0        2
[12/01 10:33:39   3002s] #	M4            1        1        2
[12/01 10:33:39   3002s] #	Totals        3        1        4
[12/01 10:33:39   3002s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2877.39 (MB), peak = 3063.30 (MB)
[12/01 10:33:39   3002s] #start 19th optimization iteration ...
[12/01 10:33:40   3003s] #   number of violations = 4
[12/01 10:33:40   3003s] #
[12/01 10:33:40   3003s] #    By Layer and Type :
[12/01 10:33:40   3003s] #	         MetSpc   Totals
[12/01 10:33:40   3003s] #	M1            0        0
[12/01 10:33:40   3003s] #	M2            0        0
[12/01 10:33:40   3003s] #	M3            2        2
[12/01 10:33:40   3003s] #	M4            2        2
[12/01 10:33:40   3003s] #	Totals        4        4
[12/01 10:33:40   3003s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2877.47 (MB), peak = 3063.30 (MB)
[12/01 10:33:40   3003s] #start 20th optimization iteration ...
[12/01 10:33:40   3004s] #   number of violations = 4
[12/01 10:33:40   3004s] #
[12/01 10:33:40   3004s] #    By Layer and Type :
[12/01 10:33:40   3004s] #	         MetSpc   Totals
[12/01 10:33:40   3004s] #	M1            0        0
[12/01 10:33:40   3004s] #	M2            0        0
[12/01 10:33:40   3004s] #	M3            2        2
[12/01 10:33:40   3004s] #	M4            2        2
[12/01 10:33:40   3004s] #	Totals        4        4
[12/01 10:33:40   3004s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2877.87 (MB), peak = 3063.30 (MB)
[12/01 10:33:40   3005s] #Complete Detail Routing.
[12/01 10:33:40   3005s] #Total number of nets with non-default rule or having extra spacing = 153
[12/01 10:33:40   3005s] #Total wire length = 2311129 um.
[12/01 10:33:40   3005s] #Total half perimeter of net bounding box = 1958916 um.
[12/01 10:33:40   3005s] #Total wire length on LAYER M1 = 35401 um.
[12/01 10:33:40   3005s] #Total wire length on LAYER M2 = 645385 um.
[12/01 10:33:40   3005s] #Total wire length on LAYER M3 = 879951 um.
[12/01 10:33:40   3005s] #Total wire length on LAYER M4 = 551154 um.
[12/01 10:33:40   3005s] #Total wire length on LAYER M5 = 196545 um.
[12/01 10:33:40   3005s] #Total wire length on LAYER M6 = 2692 um.
[12/01 10:33:40   3005s] #Total wire length on LAYER M7 = 0 um.
[12/01 10:33:40   3005s] #Total wire length on LAYER M8 = 0 um.
[12/01 10:33:40   3005s] #Total wire length on LAYER M9 = 0 um.
[12/01 10:33:40   3005s] #Total number of vias = 769732
[12/01 10:33:40   3005s] #Up-Via Summary (total 769732):
[12/01 10:33:40   3005s] #           
[12/01 10:33:40   3005s] #-----------------------
[12/01 10:33:40   3005s] # M1             374803
[12/01 10:33:40   3005s] # M2             308196
[12/01 10:33:40   3005s] # M3              74472
[12/01 10:33:40   3005s] # M4              11993
[12/01 10:33:40   3005s] # M5                268
[12/01 10:33:40   3005s] #-----------------------
[12/01 10:33:40   3005s] #                769732 
[12/01 10:33:40   3005s] #
[12/01 10:33:41   3005s] #Total number of DRC violations = 4
[12/01 10:33:41   3005s] #Total number of violations on LAYER M1 = 0
[12/01 10:33:41   3005s] #Total number of violations on LAYER M2 = 0
[12/01 10:33:41   3005s] #Total number of violations on LAYER M3 = 2
[12/01 10:33:41   3005s] #Total number of violations on LAYER M4 = 2
[12/01 10:33:41   3005s] #Total number of violations on LAYER M5 = 0
[12/01 10:33:41   3005s] #Total number of violations on LAYER M6 = 0
[12/01 10:33:41   3005s] #Total number of violations on LAYER M7 = 0
[12/01 10:33:41   3005s] #Total number of violations on LAYER M8 = 0
[12/01 10:33:41   3005s] #Total number of violations on LAYER M9 = 0
[12/01 10:33:41   3006s] ### Time Record (Detail Routing) is uninstalled.
[12/01 10:33:41   3006s] #Cpu time = 00:00:33
[12/01 10:33:41   3006s] #Elapsed time = 00:00:13
[12/01 10:33:41   3006s] #Increased memory = 19.54 (MB)
[12/01 10:33:41   3006s] #Total memory = 2877.87 (MB)
[12/01 10:33:41   3006s] #Peak memory = 3063.30 (MB)
[12/01 10:33:41   3006s] ### Time Record (Antenna Fixing) is installed.
[12/01 10:33:41   3006s] #
[12/01 10:33:41   3006s] #start routing for process antenna violation fix ...
[12/01 10:33:42   3007s] ### drc_pitch = 4160 ( 2.08000 um) drc_range = 3940 ( 1.97000 um) route_pitch = 2120 ( 1.06000 um) patch_pitch = 6640 ( 3.32000 um) top_route_layer = 6 top_pin_layer = 6
[12/01 10:33:42   3008s] #
[12/01 10:33:42   3008s] #    By Layer and Type :
[12/01 10:33:42   3008s] #	         MetSpc   Totals
[12/01 10:33:42   3008s] #	M1            0        0
[12/01 10:33:42   3008s] #	M2            0        0
[12/01 10:33:42   3008s] #	M3            2        2
[12/01 10:33:42   3008s] #	M4            2        2
[12/01 10:33:42   3008s] #	Totals        4        4
[12/01 10:33:42   3008s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2877.87 (MB), peak = 3063.30 (MB)
[12/01 10:33:42   3008s] #
[12/01 10:33:42   3008s] #Total number of nets with non-default rule or having extra spacing = 153
[12/01 10:33:42   3008s] #Total wire length = 2311129 um.
[12/01 10:33:42   3008s] #Total half perimeter of net bounding box = 1958916 um.
[12/01 10:33:42   3008s] #Total wire length on LAYER M1 = 35401 um.
[12/01 10:33:42   3008s] #Total wire length on LAYER M2 = 645385 um.
[12/01 10:33:42   3008s] #Total wire length on LAYER M3 = 879951 um.
[12/01 10:33:42   3008s] #Total wire length on LAYER M4 = 551154 um.
[12/01 10:33:42   3008s] #Total wire length on LAYER M5 = 196545 um.
[12/01 10:33:42   3008s] #Total wire length on LAYER M6 = 2692 um.
[12/01 10:33:42   3008s] #Total wire length on LAYER M7 = 0 um.
[12/01 10:33:42   3008s] #Total wire length on LAYER M8 = 0 um.
[12/01 10:33:42   3008s] #Total wire length on LAYER M9 = 0 um.
[12/01 10:33:42   3008s] #Total number of vias = 769732
[12/01 10:33:42   3008s] #Up-Via Summary (total 769732):
[12/01 10:33:42   3008s] #           
[12/01 10:33:42   3008s] #-----------------------
[12/01 10:33:42   3008s] # M1             374803
[12/01 10:33:42   3008s] # M2             308196
[12/01 10:33:42   3008s] # M3              74472
[12/01 10:33:42   3008s] # M4              11993
[12/01 10:33:42   3008s] # M5                268
[12/01 10:33:42   3008s] #-----------------------
[12/01 10:33:42   3008s] #                769732 
[12/01 10:33:42   3008s] #
[12/01 10:33:42   3008s] #Total number of DRC violations = 4
[12/01 10:33:42   3008s] #Total number of process antenna violations = 0
[12/01 10:33:42   3008s] #Total number of net violated process antenna rule = 0 ant fix stage
[12/01 10:33:42   3008s] #Total number of violations on LAYER M1 = 0
[12/01 10:33:42   3008s] #Total number of violations on LAYER M2 = 0
[12/01 10:33:42   3008s] #Total number of violations on LAYER M3 = 2
[12/01 10:33:42   3008s] #Total number of violations on LAYER M4 = 2
[12/01 10:33:42   3008s] #Total number of violations on LAYER M5 = 0
[12/01 10:33:42   3008s] #Total number of violations on LAYER M6 = 0
[12/01 10:33:42   3008s] #Total number of violations on LAYER M7 = 0
[12/01 10:33:42   3008s] #Total number of violations on LAYER M8 = 0
[12/01 10:33:42   3008s] #Total number of violations on LAYER M9 = 0
[12/01 10:33:42   3008s] #
[12/01 10:33:45   3017s] #
[12/01 10:33:45   3018s] #Total number of nets with non-default rule or having extra spacing = 153
[12/01 10:33:45   3018s] #Total wire length = 2311129 um.
[12/01 10:33:45   3018s] #Total half perimeter of net bounding box = 1958916 um.
[12/01 10:33:45   3018s] #Total wire length on LAYER M1 = 35401 um.
[12/01 10:33:45   3018s] #Total wire length on LAYER M2 = 645385 um.
[12/01 10:33:45   3018s] #Total wire length on LAYER M3 = 879951 um.
[12/01 10:33:45   3018s] #Total wire length on LAYER M4 = 551154 um.
[12/01 10:33:45   3018s] #Total wire length on LAYER M5 = 196545 um.
[12/01 10:33:45   3018s] #Total wire length on LAYER M6 = 2692 um.
[12/01 10:33:45   3018s] #Total wire length on LAYER M7 = 0 um.
[12/01 10:33:45   3018s] #Total wire length on LAYER M8 = 0 um.
[12/01 10:33:45   3018s] #Total wire length on LAYER M9 = 0 um.
[12/01 10:33:45   3018s] #Total number of vias = 769732
[12/01 10:33:45   3018s] #Up-Via Summary (total 769732):
[12/01 10:33:45   3018s] #           
[12/01 10:33:45   3018s] #-----------------------
[12/01 10:33:45   3018s] # M1             374803
[12/01 10:33:45   3018s] # M2             308196
[12/01 10:33:45   3018s] # M3              74472
[12/01 10:33:45   3018s] # M4              11993
[12/01 10:33:45   3018s] # M5                268
[12/01 10:33:45   3018s] #-----------------------
[12/01 10:33:45   3018s] #                769732 
[12/01 10:33:45   3018s] #
[12/01 10:33:45   3018s] #Total number of DRC violations = 4
[12/01 10:33:45   3018s] #Total number of process antenna violations = 0
[12/01 10:33:45   3018s] #Total number of net violated process antenna rule = 0 ant fix stage
[12/01 10:33:45   3018s] #Total number of violations on LAYER M1 = 0
[12/01 10:33:45   3018s] #Total number of violations on LAYER M2 = 0
[12/01 10:33:45   3018s] #Total number of violations on LAYER M3 = 2
[12/01 10:33:45   3018s] #Total number of violations on LAYER M4 = 2
[12/01 10:33:45   3018s] #Total number of violations on LAYER M5 = 0
[12/01 10:33:45   3018s] #Total number of violations on LAYER M6 = 0
[12/01 10:33:45   3018s] #Total number of violations on LAYER M7 = 0
[12/01 10:33:45   3018s] #Total number of violations on LAYER M8 = 0
[12/01 10:33:45   3018s] #Total number of violations on LAYER M9 = 0
[12/01 10:33:45   3018s] #
[12/01 10:33:45   3018s] ### Time Record (Antenna Fixing) is uninstalled.
[12/01 10:33:45   3018s] #detailRoute Statistics:
[12/01 10:33:45   3018s] #Cpu time = 00:00:45
[12/01 10:33:45   3018s] #Elapsed time = 00:00:17
[12/01 10:33:45   3018s] #Increased memory = 18.81 (MB)
[12/01 10:33:45   3018s] #Total memory = 2877.15 (MB)
[12/01 10:33:45   3018s] #Peak memory = 3063.30 (MB)
[12/01 10:33:45   3018s] #Skip updating routing design signature in db-snapshot flow
[12/01 10:33:45   3018s] ### global_detail_route design signature (142): route=1048350635 flt_obj=0 vio=1243481134 shield_wire=1
[12/01 10:33:45   3018s] ### Time Record (DB Export) is installed.
[12/01 10:33:45   3019s] ### export design design signature (143): route=1048350635 fixed_route=356250211 flt_obj=0 vio=1243481134 swire=282492057 shield_wire=1 net_attr=1628000742 dirty_area=0 del_dirty_area=0 cell=714078565 placement=1583605494 pin_access=1269816452 inst_pattern=1
[12/01 10:33:48   3023s] ### Time Record (DB Export) is uninstalled.
[12/01 10:33:48   3023s] ### Time Record (Post Callback) is installed.
[12/01 10:33:48   3023s] ### Time Record (Post Callback) is uninstalled.
[12/01 10:33:48   3023s] #
[12/01 10:33:48   3023s] #globalDetailRoute statistics:
[12/01 10:33:48   3023s] #Cpu time = 00:01:07
[12/01 10:33:48   3023s] #Elapsed time = 00:00:33
[12/01 10:33:48   3023s] #Increased memory = -210.91 (MB)
[12/01 10:33:48   3023s] #Total memory = 2659.72 (MB)
[12/01 10:33:48   3023s] #Peak memory = 3063.30 (MB)
[12/01 10:33:48   3023s] #Number of warnings = 3
[12/01 10:33:48   3023s] #Total number of warnings = 15
[12/01 10:33:48   3023s] #Number of fails = 0
[12/01 10:33:48   3023s] #Total number of fails = 0
[12/01 10:33:48   3023s] #Complete globalDetailRoute on Thu Dec  1 10:33:48 2022
[12/01 10:33:48   3023s] #
[12/01 10:33:48   3023s] ### import design signature (144): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1269816452 inst_pattern=1
[12/01 10:33:48   3023s] ### Time Record (globalDetailRoute) is uninstalled.
[12/01 10:33:48   3023s] ### 
[12/01 10:33:48   3023s] ###   Scalability Statistics
[12/01 10:33:48   3023s] ### 
[12/01 10:33:48   3023s] ### --------------------------------+----------------+----------------+----------------+
[12/01 10:33:48   3023s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[12/01 10:33:48   3023s] ### --------------------------------+----------------+----------------+----------------+
[12/01 10:33:48   3023s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/01 10:33:48   3023s] ###   Post Callback                 |        00:00:01|        00:00:01|             1.0|
[12/01 10:33:48   3023s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[12/01 10:33:48   3023s] ###   DB Import                     |        00:00:06|        00:00:03|             2.1|
[12/01 10:33:48   3023s] ###   DB Export                     |        00:00:04|        00:00:03|             1.7|
[12/01 10:33:48   3023s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[12/01 10:33:48   3023s] ###   Data Preparation              |        00:00:07|        00:00:06|             1.2|
[12/01 10:33:48   3023s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[12/01 10:33:48   3023s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[12/01 10:33:48   3023s] ###   Detail Routing                |        00:00:32|        00:00:13|             2.5|
[12/01 10:33:48   3023s] ###   Antenna Fixing                |        00:00:12|        00:00:04|             3.0|
[12/01 10:33:48   3023s] ###   Entire Command                |        00:01:07|        00:00:33|             2.0|
[12/01 10:33:48   3023s] ### --------------------------------+----------------+----------------+----------------+
[12/01 10:33:48   3023s] ### 
[12/01 10:33:48   3024s] *** EcoRoute #1 [finish] : cpu/real = 0:01:07.2/0:00:33.2 (2.0), totSession cpu/real = 0:50:24.0/0:23:11.4 (2.2), mem = 3408.9M
[12/01 10:33:48   3024s] 
[12/01 10:33:48   3024s] =============================================================================================
[12/01 10:33:48   3024s]  Step TAT Report for EcoRoute #1                                                21.10-p004_1
[12/01 10:33:48   3024s] =============================================================================================
[12/01 10:33:48   3024s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 10:33:48   3024s] ---------------------------------------------------------------------------------------------
[12/01 10:33:48   3024s] [ GlobalRoute            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 10:33:48   3024s] [ DetailRoute            ]      1   0:00:12.8  (  38.4 % )     0:00:12.8 /  0:00:32.3    2.5
[12/01 10:33:48   3024s] [ MISC                   ]          0:00:20.5  (  61.6 % )     0:00:20.5 /  0:00:34.9    1.7
[12/01 10:33:48   3024s] ---------------------------------------------------------------------------------------------
[12/01 10:33:48   3024s]  EcoRoute #1 TOTAL                  0:00:33.2  ( 100.0 % )     0:00:33.2 /  0:01:07.2    2.0
[12/01 10:33:48   3024s] ---------------------------------------------------------------------------------------------
[12/01 10:33:48   3024s] 
[12/01 10:33:48   3024s] **optDesign ... cpu = 0:04:27, real = 0:02:36, mem = 2655.8M, totSessionCpu=0:50:24 **
[12/01 10:33:48   3024s] -routeWithEco false                       # bool, default=false
[12/01 10:33:48   3024s] -routeSelectedNetOnly false               # bool, default=false
[12/01 10:33:48   3024s] -routeWithTimingDriven false              # bool, default=false
[12/01 10:33:48   3024s] -routeWithSiDriven false                  # bool, default=false
[12/01 10:33:48   3024s] New Signature Flow (restoreNanoRouteOptions) ....
[12/01 10:33:48   3024s] Extraction called for design 'toplevel_498' of instances=462339 and nets=108878 using extraction engine 'postRoute' at effort level 'low' .
[12/01 10:33:48   3024s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/01 10:33:48   3024s] Type 'man IMPEXT-3530' for more detail.
[12/01 10:33:48   3024s] PostRoute (effortLevel low) RC Extraction called for design toplevel_498.
[12/01 10:33:48   3024s] RC Extraction called in multi-corner(1) mode.
[12/01 10:33:48   3024s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/01 10:33:48   3024s] Type 'man IMPEXT-6197' for more detail.
[12/01 10:33:49   3024s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[12/01 10:33:49   3024s] * Layer Id             : 1 - M1
[12/01 10:33:49   3024s]       Thickness        : 0.18
[12/01 10:33:49   3024s]       Min Width        : 0.09
[12/01 10:33:49   3024s]       Layer Dielectric : 4.1
[12/01 10:33:49   3024s] * Layer Id             : 2 - M2
[12/01 10:33:49   3024s]       Thickness        : 0.22
[12/01 10:33:49   3024s]       Min Width        : 0.1
[12/01 10:33:49   3024s]       Layer Dielectric : 4.1
[12/01 10:33:49   3024s] * Layer Id             : 3 - M3
[12/01 10:33:49   3024s]       Thickness        : 0.22
[12/01 10:33:49   3024s]       Min Width        : 0.1
[12/01 10:33:49   3024s]       Layer Dielectric : 4.1
[12/01 10:33:49   3024s] * Layer Id             : 4 - M4
[12/01 10:33:49   3024s]       Thickness        : 0.22
[12/01 10:33:49   3024s]       Min Width        : 0.1
[12/01 10:33:49   3024s]       Layer Dielectric : 4.1
[12/01 10:33:49   3024s] * Layer Id             : 5 - M5
[12/01 10:33:49   3024s]       Thickness        : 0.22
[12/01 10:33:49   3024s]       Min Width        : 0.1
[12/01 10:33:49   3024s]       Layer Dielectric : 4.1
[12/01 10:33:49   3024s] * Layer Id             : 6 - M6
[12/01 10:33:49   3024s]       Thickness        : 0.22
[12/01 10:33:49   3024s]       Min Width        : 0.1
[12/01 10:33:49   3024s]       Layer Dielectric : 4.1
[12/01 10:33:49   3024s] * Layer Id             : 7 - M7
[12/01 10:33:49   3024s]       Thickness        : 0.22
[12/01 10:33:49   3024s]       Min Width        : 0.1
[12/01 10:33:49   3024s]       Layer Dielectric : 4.1
[12/01 10:33:49   3024s] * Layer Id             : 8 - M8
[12/01 10:33:49   3024s]       Thickness        : 0.9
[12/01 10:33:49   3024s]       Min Width        : 0.4
[12/01 10:33:49   3024s]       Layer Dielectric : 4.1
[12/01 10:33:49   3024s] * Layer Id             : 9 - M9
[12/01 10:33:49   3024s]       Thickness        : 0.9
[12/01 10:33:49   3024s]       Min Width        : 0.4
[12/01 10:33:49   3024s]       Layer Dielectric : 4.1
[12/01 10:33:49   3024s] extractDetailRC Option : -outfile /tmp/innovus_temp_1508544_ece-498hk-04.ece.illinois.edu_hfaroo9_8Bdy78/toplevel_498_1508544_VEGxj6.rcdb.d -maxResLength 200  -basic
[12/01 10:33:49   3024s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[12/01 10:33:49   3024s]       RC Corner Indexes            0   
[12/01 10:33:49   3024s] Capacitance Scaling Factor   : 1.00000 
[12/01 10:33:49   3024s] Coupling Cap. Scaling Factor : 1.00000 
[12/01 10:33:49   3024s] Resistance Scaling Factor    : 1.00000 
[12/01 10:33:49   3024s] Clock Cap. Scaling Factor    : 1.00000 
[12/01 10:33:49   3024s] Clock Res. Scaling Factor    : 1.00000 
[12/01 10:33:49   3024s] Shrink Factor                : 1.00000
[12/01 10:33:51   3026s] LayerId::1 widthSet size::1
[12/01 10:33:51   3026s] LayerId::2 widthSet size::1
[12/01 10:33:51   3026s] LayerId::3 widthSet size::1
[12/01 10:33:51   3026s] LayerId::4 widthSet size::1
[12/01 10:33:51   3026s] LayerId::5 widthSet size::1
[12/01 10:33:51   3026s] LayerId::6 widthSet size::1
[12/01 10:33:51   3026s] LayerId::7 widthSet size::1
[12/01 10:33:51   3026s] LayerId::8 widthSet size::1
[12/01 10:33:51   3026s] LayerId::9 widthSet size::1
[12/01 10:33:51   3026s] eee: pegSigSF::1.070000
[12/01 10:33:51   3026s] Initializing multi-corner resistance tables ...
[12/01 10:33:51   3026s] eee: l::1 avDens::0.110648 usedTrk::111754.139487 availTrk::1010000.000000 sigTrk::111754.139487
[12/01 10:33:51   3026s] eee: l::2 avDens::0.155139 usedTrk::32253.326764 availTrk::207900.000000 sigTrk::32253.326764
[12/01 10:33:51   3026s] eee: l::3 avDens::0.193993 usedTrk::43997.571482 availTrk::226800.000000 sigTrk::43997.571482
[12/01 10:33:51   3026s] eee: l::4 avDens::0.153610 usedTrk::27557.719979 availTrk::179400.000000 sigTrk::27557.719979
[12/01 10:33:51   3026s] eee: l::5 avDens::0.045357 usedTrk::9887.829998 availTrk::218000.000000 sigTrk::9887.829998
[12/01 10:33:51   3026s] eee: l::6 avDens::0.023612 usedTrk::134.590000 availTrk::5700.000000 sigTrk::134.590000
[12/01 10:33:51   3026s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 10:33:51   3026s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 10:33:51   3026s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 10:33:51   3026s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.276154 ; uaWl: 1.000000 ; uaWlH: 0.317374 ; aWlH: 0.000000 ; Pmax: 0.849100 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 81 ; 
[12/01 10:33:53   3028s] Checking LVS Completed (CPU Time= 0:00:00.5  MEM= 3408.9M)
[12/01 10:33:53   3028s] Creating parasitic data file '/tmp/innovus_temp_1508544_ece-498hk-04.ece.illinois.edu_hfaroo9_8Bdy78/toplevel_498_1508544_VEGxj6.rcdb.d' for storing RC.
[12/01 10:33:56   3031s] Extracted 10.0002% (CPU Time= 0:00:05.3  MEM= 3463.8M)
[12/01 10:33:57   3032s] Extracted 20.0002% (CPU Time= 0:00:06.3  MEM= 3463.8M)
[12/01 10:33:58   3033s] Extracted 30.0002% (CPU Time= 0:00:07.5  MEM= 3467.8M)
[12/01 10:34:01   3036s] Extracted 40.0002% (CPU Time= 0:00:10.4  MEM= 3467.8M)
[12/01 10:34:02   3037s] Extracted 50.0002% (CPU Time= 0:00:11.5  MEM= 3467.8M)
[12/01 10:34:03   3039s] Extracted 60.0002% (CPU Time= 0:00:12.9  MEM= 3467.8M)
[12/01 10:34:05   3040s] Extracted 70.0002% (CPU Time= 0:00:14.0  MEM= 3467.8M)
[12/01 10:34:06   3042s] Extracted 80.0002% (CPU Time= 0:00:15.8  MEM= 3467.8M)
[12/01 10:34:09   3045s] Extracted 90.0002% (CPU Time= 0:00:18.8  MEM= 3467.8M)
[12/01 10:34:13   3049s] Extracted 100% (CPU Time= 0:00:22.8  MEM= 3467.8M)
[12/01 10:34:14   3049s] Number of Extracted Resistors     : 1799750
[12/01 10:34:14   3049s] Number of Extracted Ground Cap.   : 1766339
[12/01 10:34:14   3049s] Number of Extracted Coupling Cap. : 3846924
[12/01 10:34:14   3049s] Opening parasitic data file '/tmp/innovus_temp_1508544_ece-498hk-04.ece.illinois.edu_hfaroo9_8Bdy78/toplevel_498_1508544_VEGxj6.rcdb.d' for reading (mem: 3443.762M)
[12/01 10:34:14   3049s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[12/01 10:34:15   3050s] Checking LVS Completed (CPU Time= 0:00:00.5  MEM= 3443.8M)
[12/01 10:34:15   3050s] Creating parasitic data file '/tmp/innovus_temp_1508544_ece-498hk-04.ece.illinois.edu_hfaroo9_8Bdy78/toplevel_498_1508544_VEGxj6.rcdb_Filter.rcdb.d' for storing RC.
[12/01 10:34:16   3051s] Closing parasitic data file '/tmp/innovus_temp_1508544_ece-498hk-04.ece.illinois.edu_hfaroo9_8Bdy78/toplevel_498_1508544_VEGxj6.rcdb.d': 106718 access done (mem: 3451.762M)
[12/01 10:34:16   3051s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3451.762M)
[12/01 10:34:16   3051s] Opening parasitic data file '/tmp/innovus_temp_1508544_ece-498hk-04.ece.illinois.edu_hfaroo9_8Bdy78/toplevel_498_1508544_VEGxj6.rcdb.d' for reading (mem: 3451.762M)
[12/01 10:34:16   3051s] processing rcdb (/tmp/innovus_temp_1508544_ece-498hk-04.ece.illinois.edu_hfaroo9_8Bdy78/toplevel_498_1508544_VEGxj6.rcdb.d) for hinst (top) of cell (toplevel_498);
[12/01 10:34:17   3053s] Closing parasitic data file '/tmp/innovus_temp_1508544_ece-498hk-04.ece.illinois.edu_hfaroo9_8Bdy78/toplevel_498_1508544_VEGxj6.rcdb.d': 0 access done (mem: 3451.762M)
[12/01 10:34:17   3053s] Lumped Parasitic Loading Completed (total cpu=0:00:02.0, real=0:00:01.0, current mem=3451.762M)
[12/01 10:34:17   3053s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:29.9  Real Time: 0:00:29.0  MEM: 3451.762M)
[12/01 10:34:17   3053s] **optDesign ... cpu = 0:04:57, real = 0:03:05, mem = 2655.6M, totSessionCpu=0:50:54 **
[12/01 10:34:17   3053s] Starting delay calculation for Setup views
[12/01 10:34:17   3054s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/01 10:34:17   3054s] Starting SI iteration 1 using Infinite Timing Windows
[12/01 10:34:18   3054s] #################################################################################
[12/01 10:34:18   3054s] # Design Stage: PostRoute
[12/01 10:34:18   3054s] # Design Name: toplevel_498
[12/01 10:34:18   3054s] # Design Mode: 90nm
[12/01 10:34:18   3054s] # Analysis Mode: MMMC OCV 
[12/01 10:34:18   3054s] # Parasitics Mode: SPEF/RCDB 
[12/01 10:34:18   3054s] # Signoff Settings: SI On 
[12/01 10:34:18   3054s] #################################################################################
[12/01 10:34:19   3058s] Topological Sorting (REAL = 0:00:01.0, MEM = 3476.8M, InitMEM = 3462.9M)
[12/01 10:34:19   3059s] Setting infinite Tws ...
[12/01 10:34:19   3059s] First Iteration Infinite Tw... 
[12/01 10:34:19   3059s] Calculate early delays in OCV mode...
[12/01 10:34:19   3059s] Calculate late delays in OCV mode...
[12/01 10:34:19   3059s] Start delay calculation (fullDC) (4 T). (MEM=3476.77)
[12/01 10:34:20   3059s] LayerId::1 widthSet size::1
[12/01 10:34:20   3059s] LayerId::2 widthSet size::1
[12/01 10:34:20   3059s] LayerId::3 widthSet size::1
[12/01 10:34:20   3059s] LayerId::4 widthSet size::1
[12/01 10:34:20   3059s] LayerId::5 widthSet size::1
[12/01 10:34:20   3059s] LayerId::6 widthSet size::1
[12/01 10:34:20   3059s] LayerId::7 widthSet size::1
[12/01 10:34:20   3059s] LayerId::8 widthSet size::1
[12/01 10:34:20   3059s] LayerId::9 widthSet size::1
[12/01 10:34:20   3059s] eee: pegSigSF::1.070000
[12/01 10:34:20   3059s] Initializing multi-corner resistance tables ...
[12/01 10:34:20   3059s] eee: l::1 avDens::0.110648 usedTrk::111754.139487 availTrk::1010000.000000 sigTrk::111754.139487
[12/01 10:34:20   3059s] eee: l::2 avDens::0.155139 usedTrk::32253.326764 availTrk::207900.000000 sigTrk::32253.326764
[12/01 10:34:20   3059s] eee: l::3 avDens::0.193993 usedTrk::43997.571482 availTrk::226800.000000 sigTrk::43997.571482
[12/01 10:34:20   3059s] eee: l::4 avDens::0.153610 usedTrk::27557.719979 availTrk::179400.000000 sigTrk::27557.719979
[12/01 10:34:20   3059s] eee: l::5 avDens::0.045357 usedTrk::9887.829998 availTrk::218000.000000 sigTrk::9887.829998
[12/01 10:34:20   3059s] eee: l::6 avDens::0.023612 usedTrk::134.590000 availTrk::5700.000000 sigTrk::134.590000
[12/01 10:34:20   3059s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 10:34:20   3059s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 10:34:20   3059s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 10:34:20   3059s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.276154 ; uaWl: 1.000000 ; uaWlH: 0.317374 ; aWlH: 0.000000 ; Pmax: 0.849100 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 81 ; 
[12/01 10:34:21   3060s] End AAE Lib Interpolated Model. (MEM=3489.38 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 10:34:21   3061s] Opening parasitic data file '/tmp/innovus_temp_1508544_ece-498hk-04.ece.illinois.edu_hfaroo9_8Bdy78/toplevel_498_1508544_VEGxj6.rcdb.d' for reading (mem: 3489.383M)
[12/01 10:34:21   3061s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3489.4M)
[12/01 10:34:21   3061s] AAE_INFO: 4 threads acquired from CTE.
[12/01 10:34:31   3090s] Total number of fetched objects 106737
[12/01 10:34:31   3090s] AAE_INFO-618: Total number of nets in the design is 108878,  98.1 percent of the nets selected for SI analysis
[12/01 10:34:31   3091s] End Timing Check Calculation. (CPU Time=0:00:00.5, Real Time=0:00:00.0)
[12/01 10:34:31   3091s] End delay calculation. (MEM=3655.23 CPU=0:00:28.8 REAL=0:00:09.0)
[12/01 10:34:31   3091s] End delay calculation (fullDC). (MEM=3655.23 CPU=0:00:32.4 REAL=0:00:12.0)
[12/01 10:34:31   3091s] *** CDM Built up (cpu=0:00:37.1  real=0:00:13.0  mem= 3655.2M) ***
[12/01 10:34:35   3098s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3670.2M)
[12/01 10:34:35   3098s] Add other clocks and setupCteToAAEClockMapping during iter 1
[12/01 10:34:35   3098s] Loading CTE timing window is completed (CPU = 0:00:00.6, REAL = 0:00:00.0, MEM = 3655.2M)
[12/01 10:34:35   3098s] Starting SI iteration 2
[12/01 10:34:35   3099s] Calculate early delays in OCV mode...
[12/01 10:34:35   3099s] Calculate late delays in OCV mode...
[12/01 10:34:35   3099s] Start delay calculation (fullDC) (4 T). (MEM=3535.37)
[12/01 10:34:36   3100s] End AAE Lib Interpolated Model. (MEM=3535.37 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 10:34:36   3101s] Glitch Analysis: View slowView -- Total Number of Nets Skipped = 0. 
[12/01 10:34:36   3101s] Glitch Analysis: View slowView -- Total Number of Nets Analyzed = 106737. 
[12/01 10:34:36   3101s] Total number of fetched objects 106737
[12/01 10:34:36   3101s] AAE_INFO-618: Total number of nets in the design is 108878,  0.3 percent of the nets selected for SI analysis
[12/01 10:34:36   3101s] End delay calculation. (MEM=3706.09 CPU=0:00:01.3 REAL=0:00:00.0)
[12/01 10:34:36   3101s] End delay calculation (fullDC). (MEM=3706.09 CPU=0:00:01.7 REAL=0:00:01.0)
[12/01 10:34:36   3101s] *** CDM Built up (cpu=0:00:01.8  real=0:00:01.0  mem= 3706.1M) ***
[12/01 10:34:39   3108s] *** Done Building Timing Graph (cpu=0:00:54.2 real=0:00:22.0 totSessionCpu=0:51:48 mem=3719.1M)
[12/01 10:34:39   3108s] End AAE Lib Interpolated Model. (MEM=3719.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 10:34:39   3108s] All LLGs are deleted
[12/01 10:34:39   3108s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3719.1M, EPOCH TIME: 1669912479.894181
[12/01 10:34:39   3108s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:3719.1M, EPOCH TIME: 1669912479.895029
[12/01 10:34:40   3108s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3719.1M, EPOCH TIME: 1669912480.049808
[12/01 10:34:40   3108s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3719.1M, EPOCH TIME: 1669912480.066183
[12/01 10:34:40   3109s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3719.1M, EPOCH TIME: 1669912480.087030
[12/01 10:34:40   3109s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.015, REAL:0.012, MEM:3743.1M, EPOCH TIME: 1669912480.099039
[12/01 10:34:40   3109s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.240, REAL:0.162, MEM:3736.1M, EPOCH TIME: 1669912480.228215
[12/01 10:34:40   3109s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.523, REAL:0.446, MEM:3736.1M, EPOCH TIME: 1669912480.496148
[12/01 10:34:42   3112s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| 28.575  | 33.259  | 33.259  | 28.575  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  12547  |  12540  |    2    |    5    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 8.309%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:05:56, real = 0:03:30, mem = 2878.9M, totSessionCpu=0:51:52 **
[12/01 10:34:42   3112s] Executing marking Critical Nets1
[12/01 10:34:42   3112s] **INFO: flowCheckPoint #5 OptimizationRecovery
[12/01 10:34:42   3112s] *** Timing Is met
[12/01 10:34:42   3112s] *** Check timing (0:00:00.1)
[12/01 10:34:42   3112s] Running postRoute recovery in postEcoRoute mode
[12/01 10:34:42   3112s] **optDesign ... cpu = 0:05:56, real = 0:03:30, mem = 2878.9M, totSessionCpu=0:51:52 **
[12/01 10:34:44   3114s]   Timing/DRV Snapshot: (TGT)
[12/01 10:34:44   3114s]      Weighted WNS: 0.000
[12/01 10:34:44   3114s]       All  PG WNS: 0.000
[12/01 10:34:44   3114s]       High PG WNS: 0.000
[12/01 10:34:44   3114s]       All  PG TNS: 0.000
[12/01 10:34:44   3114s]       High PG TNS: 0.000
[12/01 10:34:44   3114s]       Low  PG TNS: 0.000
[12/01 10:34:44   3114s]          Tran DRV: 0 (0)
[12/01 10:34:44   3114s]           Cap DRV: 0 (0)
[12/01 10:34:44   3114s]        Fanout DRV: 0 (0)
[12/01 10:34:44   3114s]            Glitch: 0 (0)
[12/01 10:34:44   3114s]    Category Slack: { [L, 28.575] [H, 33.259] [H, 33.259] }
[12/01 10:34:44   3114s] 
[12/01 10:34:44   3114s] Checking setup slack degradation ...
[12/01 10:34:44   3114s] 
[12/01 10:34:44   3114s] Recovery Manager:
[12/01 10:34:44   3114s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.150) - Skip
[12/01 10:34:44   3114s]   High Effort WNS Jump: 0.000 (REF: { 0.000, 0.000 }, TGT: { 0.000, 0.000 }, Threshold: 0.075) - Skip
[12/01 10:34:44   3114s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[12/01 10:34:44   3114s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[12/01 10:34:44   3114s] 
[12/01 10:34:44   3114s] Checking DRV degradation...
[12/01 10:34:44   3114s] 
[12/01 10:34:44   3114s] Recovery Manager:
[12/01 10:34:44   3114s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[12/01 10:34:44   3114s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[12/01 10:34:44   3114s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[12/01 10:34:44   3114s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[12/01 10:34:44   3114s] 
[12/01 10:34:44   3114s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[12/01 10:34:44   3114s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:03, real=0:00:02, mem=3567.00M, totSessionCpu=0:51:55).
[12/01 10:34:44   3114s] **optDesign ... cpu = 0:05:58, real = 0:03:32, mem = 2878.9M, totSessionCpu=0:51:55 **
[12/01 10:34:44   3114s] 
[12/01 10:34:44   3115s] Latch borrow mode reset to max_borrow
[12/01 10:34:46   3121s] **INFO: flowCheckPoint #6 FinalSummary
[12/01 10:34:46   3121s] Reported timing to dir ./timingReports
[12/01 10:34:46   3121s] **optDesign ... cpu = 0:06:04, real = 0:03:34, mem = 2892.2M, totSessionCpu=0:52:01 **
[12/01 10:34:46   3121s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3567.0M, EPOCH TIME: 1669912486.548474
[12/01 10:34:46   3121s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.414, REAL:0.417, MEM:3567.0M, EPOCH TIME: 1669912486.965525
[12/01 10:34:53   3128s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| 28.575  | 33.496  | 33.345  | 28.575  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  12547  |  12540  |    2    |    5    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 8.309%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:06:12, real = 0:03:41, mem = 2876.8M, totSessionCpu=0:52:09 **
[12/01 10:34:53   3128s]  ReSet Options after AAE Based Opt flow 
[12/01 10:34:53   3128s] 
[12/01 10:34:53   3128s] TimeStamp Deleting Cell Server Begin ...
[12/01 10:34:53   3128s] Deleting Lib Analyzer.
[12/01 10:34:53   3128s] 
[12/01 10:34:53   3128s] TimeStamp Deleting Cell Server End ...
[12/01 10:34:53   3128s] Opt: RC extraction mode changed to 'detail'
[12/01 10:34:53   3128s] *** Finished optDesign ***
[12/01 10:34:53   3128s] 
[12/01 10:34:53   3128s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:06:19 real=  0:03:43)
[12/01 10:34:53   3128s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[12/01 10:34:53   3128s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=  0:01:02 real=0:00:58.8)
[12/01 10:34:53   3128s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=  0:01:39 real=0:00:38.6)
[12/01 10:34:53   3128s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[12/01 10:34:53   3128s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:11.4 real=0:00:09.5)
[12/01 10:34:53   3128s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:18.4 real=0:00:14.3)
[12/01 10:34:53   3128s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:04.9 real=0:00:03.5)
[12/01 10:34:53   3128s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:09.3 real=0:00:07.3)
[12/01 10:34:53   3128s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=  0:01:14 real=0:00:39.7)
[12/01 10:34:53   3128s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:58.2 real=0:00:24.7)
[12/01 10:34:53   3128s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[12/01 10:34:53   3128s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:08.8 real=0:00:03.9)
[12/01 10:34:53   3128s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[12/01 10:34:53   3128s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/01 10:34:53   3128s] Info: pop threads available for lower-level modules during optimization.
[12/01 10:34:53   3128s] Info: Destroy the CCOpt slew target map.
[12/01 10:34:53   3128s] clean pInstBBox. size 0
[12/01 10:34:53   3128s] All LLGs are deleted
[12/01 10:34:53   3128s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3567.8M, EPOCH TIME: 1669912493.857659
[12/01 10:34:53   3128s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.017, REAL:0.017, MEM:3567.8M, EPOCH TIME: 1669912493.874414
[12/01 10:34:53   3128s] *** optDesign #5 [finish] : cpu/real = 0:06:09.0/0:03:38.1 (1.7), totSession cpu/real = 0:52:08.8/0:24:16.3 (2.1), mem = 3567.8M
[12/01 10:34:53   3128s] 
[12/01 10:34:53   3128s] =============================================================================================
[12/01 10:34:53   3128s]  Final TAT Report for optDesign #5                                              21.10-p004_1
[12/01 10:34:53   3128s] =============================================================================================
[12/01 10:34:53   3128s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 10:34:53   3128s] ---------------------------------------------------------------------------------------------
[12/01 10:34:53   3128s] [ InitOpt                ]      1   0:00:06.6  (   3.0 % )     0:00:10.0 /  0:00:15.0    1.5
[12/01 10:34:53   3128s] [ DrvOpt                 ]      1   0:00:10.9  (   5.0 % )     0:00:10.9 /  0:00:13.2    1.2
[12/01 10:34:53   3128s] [ ViewPruning            ]     10   0:00:00.3  (   0.1 % )     0:00:00.3 /  0:00:00.4    1.5
[12/01 10:34:53   3128s] [ LayerAssignment        ]      2   0:00:02.4  (   1.1 % )     0:00:02.4 /  0:00:02.4    1.0
[12/01 10:34:53   3128s] [ BuildHoldData          ]      1   0:00:07.0  (   3.2 % )     0:00:35.9 /  0:01:31.3    2.5
[12/01 10:34:53   3128s] [ OptSummaryReport       ]      5   0:00:03.9  (   1.8 % )     0:00:15.7 /  0:00:20.0    1.3
[12/01 10:34:53   3128s] [ DrvReport              ]      9   0:00:14.1  (   6.5 % )     0:00:14.1 /  0:00:20.1    1.4
[12/01 10:34:53   3128s] [ SlackTraversorInit     ]      2   0:00:01.2  (   0.6 % )     0:00:01.2 /  0:00:01.2    1.0
[12/01 10:34:53   3128s] [ CheckPlace             ]      1   0:00:03.4  (   1.6 % )     0:00:03.4 /  0:00:06.8    2.0
[12/01 10:34:53   3128s] [ RefinePlace            ]      1   0:00:02.9  (   1.3 % )     0:00:02.9 /  0:00:03.9    1.3
[12/01 10:34:53   3128s] [ AddFiller              ]      1   0:00:06.2  (   2.9 % )     0:00:06.2 /  0:00:06.8    1.1
[12/01 10:34:53   3128s] [ ClockDrv               ]      1   0:00:08.2  (   3.8 % )     0:00:08.2 /  0:00:09.0    1.1
[12/01 10:34:53   3128s] [ EcoRoute               ]      1   0:00:33.2  (  15.2 % )     0:00:33.2 /  0:01:07.2    2.0
[12/01 10:34:53   3128s] [ ExtractRC              ]      2   0:00:56.5  (  25.9 % )     0:00:56.5 /  0:00:59.3    1.0
[12/01 10:34:53   3128s] [ TimingUpdate           ]     13   0:00:10.8  (   5.0 % )     0:00:52.8 /  0:02:22.0    2.7
[12/01 10:34:53   3128s] [ FullDelayCalc          ]      3   0:00:41.9  (  19.2 % )     0:00:42.0 /  0:01:51.9    2.7
[12/01 10:34:53   3128s] [ TimingReport           ]      5   0:00:01.3  (   0.6 % )     0:00:01.3 /  0:00:02.5    1.9
[12/01 10:34:53   3128s] [ GenerateReports        ]      1   0:00:01.5  (   0.7 % )     0:00:01.5 /  0:00:01.5    1.0
[12/01 10:34:53   3128s] [ MISC                   ]          0:00:05.9  (   2.7 % )     0:00:05.9 /  0:00:07.1    1.2
[12/01 10:34:53   3128s] ---------------------------------------------------------------------------------------------
[12/01 10:34:53   3128s]  optDesign #5 TOTAL                 0:03:38.1  ( 100.0 % )     0:03:38.1 /  0:06:09.0    1.7
[12/01 10:34:53   3128s] ---------------------------------------------------------------------------------------------
[12/01 10:34:53   3128s] 
[12/01 10:34:53   3128s] <CMD> optDesign -postRoute -drv
[12/01 10:34:53   3128s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2856.0M, totSessionCpu=0:52:09 **
[12/01 10:34:53   3128s] **INFO: User settings:
[12/01 10:34:53   3128s] setNanoRouteMode -drouteStartIteration                          0
[12/01 10:34:53   3128s] setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
[12/01 10:34:53   3128s] setNanoRouteMode -extractThirdPartyCompatible                   false
[12/01 10:34:53   3128s] setNanoRouteMode -grouteExpTdStdDelay                           15.6
[12/01 10:34:53   3128s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[12/01 10:34:53   3128s] setNanoRouteMode -routeFillerInstPrefix                         FILL
[12/01 10:34:53   3128s] setNanoRouteMode -routeInsertAntennaDiode                       false
[12/01 10:34:53   3128s] setNanoRouteMode -routeReInsertFillerCellList                   {FILL128A10TR FILL64A10TR FILL32A10TR FILL16A10TR FILLCAP8A10TR FILL4A10TR FILL2A10TR FILL1A10TR}
[12/01 10:34:53   3128s] setNanoRouteMode -routeReInsertFillerCellListFromFile           false
[12/01 10:34:53   3128s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
[12/01 10:34:53   3128s] setNanoRouteMode -routeTopRoutingLayer                          6
[12/01 10:34:53   3128s] setNanoRouteMode -routeWithSiPostRouteFix                       false
[12/01 10:34:53   3128s] setDesignMode -topRoutingLayer                                  M6
[12/01 10:34:53   3128s] setExtractRCMode -basic                                         true
[12/01 10:34:53   3128s] setExtractRCMode -coupled                                       true
[12/01 10:34:53   3128s] setExtractRCMode -engine                                        postRoute
[12/01 10:34:53   3128s] setExtractRCMode -extended                                      false
[12/01 10:34:53   3128s] setExtractRCMode -noCleanRCDB                                   true
[12/01 10:34:53   3128s] setExtractRCMode -nrNetInMemory                                 100000
[12/01 10:34:53   3128s] setUsefulSkewMode -ecoRoute                                     false
[12/01 10:34:53   3128s] setDelayCalMode -enable_high_fanout                             true
[12/01 10:34:53   3128s] setDelayCalMode -engine                                         aae
[12/01 10:34:53   3128s] setDelayCalMode -ignoreNetLoad                                  false
[12/01 10:34:53   3128s] setDelayCalMode -SIAware                                        true
[12/01 10:34:53   3128s] setDelayCalMode -socv_accuracy_mode                             low
[12/01 10:34:53   3128s] setOptMode -activeSetupViews                                    { slowView }
[12/01 10:34:53   3128s] setOptMode -allEndPoints                                        true
[12/01 10:34:53   3128s] setOptMode -autoSetupViews                                      { slowView}
[12/01 10:34:53   3128s] setOptMode -autoTDGRSetupViews                                  { slowView}
[12/01 10:34:53   3128s] setOptMode -deleteInst                                          true
[12/01 10:34:53   3128s] setOptMode -drcMargin                                           0
[12/01 10:34:53   3128s] setOptMode -effort                                              high
[12/01 10:34:53   3128s] setOptMode -fixDrc                                              true
[12/01 10:34:53   3128s] setOptMode -fixFanoutLoad                                       true
[12/01 10:34:53   3128s] setOptMode -fixHoldAllowSetupTnsDegrade                         false
[12/01 10:34:53   3128s] setOptMode -leakagePowerEffort                                  none
[12/01 10:34:53   3128s] setOptMode -preserveAllSequential                               false
[12/01 10:34:53   3128s] setOptMode -preserveAssertions                                  false
[12/01 10:34:53   3128s] setOptMode -setupTargetSlack                                    0
[12/01 10:34:53   3128s] setSIMode -separate_delta_delay_on_data                         true
[12/01 10:34:53   3128s] setSIMode -si_reselection                                       slack
[12/01 10:34:53   3128s] setPlaceMode -place_design_floorplan_mode                       true
[12/01 10:34:53   3128s] setPlaceMode -place_global_clock_gate_aware                     false
[12/01 10:34:53   3128s] setPlaceMode -place_global_cong_effort                          high
[12/01 10:34:53   3128s] setPlaceMode -place_global_place_io_pins                        false
[12/01 10:34:53   3128s] setPlaceMode -timingDriven                                      true
[12/01 10:34:53   3128s] setAnalysisMode -analysisType                                   onChipVariation
[12/01 10:34:53   3128s] setAnalysisMode -checkType                                      setup
[12/01 10:34:53   3128s] setAnalysisMode -clkSrcPath                                     true
[12/01 10:34:53   3128s] setAnalysisMode -clockPropagation                               sdcControl
[12/01 10:34:53   3128s] setAnalysisMode -cppr                                           both
[12/01 10:34:53   3128s] 
[12/01 10:34:53   3128s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[12/01 10:34:55   3130s] 
[12/01 10:34:55   3130s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/01 10:34:55   3130s] Summary for sequential cells identification: 
[12/01 10:34:55   3130s]   Identified SBFF number: 148
[12/01 10:34:55   3130s]   Identified MBFF number: 0
[12/01 10:34:55   3130s]   Identified SB Latch number: 0
[12/01 10:34:55   3130s]   Identified MB Latch number: 0
[12/01 10:34:55   3130s]   Not identified SBFF number: 0
[12/01 10:34:55   3130s]   Not identified MBFF number: 0
[12/01 10:34:55   3130s]   Not identified SB Latch number: 0
[12/01 10:34:55   3130s]   Not identified MB Latch number: 0
[12/01 10:34:55   3130s]   Number of sequential cells which are not FFs: 106
[12/01 10:34:55   3130s]  Visiting view : slowView
[12/01 10:34:55   3130s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/01 10:34:55   3130s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/01 10:34:55   3130s]  Visiting view : fastView
[12/01 10:34:55   3130s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/01 10:34:55   3130s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/01 10:34:55   3130s] TLC MultiMap info (StdDelay):
[12/01 10:34:55   3130s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/01 10:34:55   3130s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/01 10:34:55   3130s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/01 10:34:55   3130s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/01 10:34:55   3130s]  Setting StdDelay to: 15.6ps
[12/01 10:34:55   3130s] 
[12/01 10:34:55   3130s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/01 10:34:55   3130s] info: unfix 1 clock instance placement location
[12/01 10:34:55   3130s] info: this clock instance will be remarked as fixed at the end of optimiztion
[12/01 10:34:55   3130s] Need call spDPlaceInit before registerPrioInstLoc.
[12/01 10:34:55   3130s] [EEQ-INFO] #EEQ #Cell
[12/01 10:34:55   3130s] [EEQ-INFO] 1    868
[12/01 10:34:55   3130s] [EEQ-INFO] Opt(LEF/DEF) master EEQ cnt: 868(868)
[12/01 10:34:55   3130s] *** optDesign #6 [begin] : totSession cpu/real = 0:52:10.5/0:24:17.9 (2.1), mem = 3565.8M
[12/01 10:34:55   3130s] *** InitOpt #7 [begin] : totSession cpu/real = 0:52:10.5/0:24:17.9 (2.1), mem = 3565.8M
[12/01 10:34:55   3130s] GigaOpt running with 4 threads.
[12/01 10:34:55   3130s] Info: 4 threads available for lower-level modules during optimization.
[12/01 10:34:55   3130s] OPERPROF: Starting DPlace-Init at level 1, MEM:3565.8M, EPOCH TIME: 1669912495.628766
[12/01 10:34:55   3130s] z: 2, totalTracks: 1
[12/01 10:34:55   3130s] z: 4, totalTracks: 1
[12/01 10:34:55   3130s] z: 6, totalTracks: 1
[12/01 10:34:55   3130s] z: 8, totalTracks: 1
[12/01 10:34:55   3130s] #spOpts: VtWidth mergeVia=F 
[12/01 10:34:55   3130s] All LLGs are deleted
[12/01 10:34:55   3130s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3565.8M, EPOCH TIME: 1669912495.794665
[12/01 10:34:55   3130s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:3565.8M, EPOCH TIME: 1669912495.795452
[12/01 10:34:55   3130s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3565.8M, EPOCH TIME: 1669912495.931227
[12/01 10:34:55   3130s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3565.8M, EPOCH TIME: 1669912495.947067
[12/01 10:34:55   3130s] Core basic site is TSMC65ADV10TSITE
[12/01 10:34:55   3130s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3565.8M, EPOCH TIME: 1669912495.967811
[12/01 10:34:55   3130s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.015, REAL:0.012, MEM:3574.6M, EPOCH TIME: 1669912495.979702
[12/01 10:34:55   3130s] Fast DP-INIT is on for default
[12/01 10:34:56   3131s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.217, REAL:0.144, MEM:3567.3M, EPOCH TIME: 1669912496.091456
[12/01 10:34:56   3131s] 
[12/01 10:34:56   3131s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/01 10:34:56   3131s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.484, REAL:0.413, MEM:3567.3M, EPOCH TIME: 1669912496.343933
[12/01 10:34:56   3131s] [CPU] DPlace-Init (cpu=0:00:01.0, real=0:00:01.0, mem=3567.3MB).
[12/01 10:34:56   3131s] OPERPROF: Finished DPlace-Init at level 1, CPU:1.046, REAL:0.977, MEM:3567.3M, EPOCH TIME: 1669912496.606170
[12/01 10:34:56   3131s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3567.3M, EPOCH TIME: 1669912496.606541
[12/01 10:34:56   3131s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.043, REAL:0.043, MEM:3563.3M, EPOCH TIME: 1669912496.649592
[12/01 10:34:56   3131s] 
[12/01 10:34:56   3131s] Creating Lib Analyzer ...
[12/01 10:34:56   3131s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/01 10:34:56   3131s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/01 10:34:56   3131s] Total number of usable buffers from Lib Analyzer: 74 ( BUFX1MA10TR BUFX1BA10TR BUFX0P8MA10TR BUFX0P8BA10TR BUFX0P7MA10TR BUFX0P7BA10TR BUFHX1MA10TR BUFHX0P8MA10TR BUFHX0P7MA10TR BUFX2MA10TR BUFX2BA10TR BUFX1P7MA10TR BUFX1P7BA10TR BUFX1P4MA10TR BUFX1P4BA10TR BUFX1P2MA10TR BUFX1P2BA10TR BUFHX1P7MA10TR BUFHX1P4MA10TR BUFHX1P2MA10TR BUFX3MA10TR BUFX3BA10TR BUFX2P5MA10TR BUFX2P5BA10TR BUFHX2MA10TR FRICGX1BA10TR FRICGX0P8BA10TR FRICGX0P7BA10TR FRICGX0P6BA10TR FRICGX0P5BA10TR BUFHX3MA10TR BUFHX2P5MA10TR FRICGX2BA10TR FRICGX1P7BA10TR FRICGX1P4BA10TR FRICGX1P2BA10TR BUFX4MA10TR BUFX4BA10TR BUFX3P5MA10TR BUFX3P5BA10TR FRICGX3BA10TR FRICGX2P5BA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFHX3P5MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR FRICGX4BA10TR FRICGX3P5BA10TR BUFHX6MA10TR FRICGX5BA10TR BUFX7P5MA10TR BUFX7P5BA10TR FRICGX6BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR FRICGX7P5BA10TR BUFX11MA10TR BUFX11BA10TR BUFHX9MA10TR FRICGX9BA10TR BUFX13MA10TR BUFX13BA10TR BUFHX11MA10TR FRICGX11BA10TR FRICGX13BA10TR BUFX16MA10TR BUFX16BA10TR BUFHX13MA10TR FRICGX16BA10TR BUFHX16MA10TR)
[12/01 10:34:56   3131s] Total number of usable inverters from Lib Analyzer: 40 ( INVX1MA10TR INVX1BA10TR INVX0P8MA10TR INVX0P8BA10TR INVX0P7MA10TR INVX0P7BA10TR INVX0P6MA10TR INVX0P6BA10TR INVX0P5MA10TR INVX0P5BA10TR INVX2MA10TR INVX2BA10TR INVX1P7MA10TR INVX1P7BA10TR INVX1P4MA10TR INVX1P4BA10TR INVX1P2MA10TR INVX1P2BA10TR INVX3MA10TR INVX3BA10TR INVX2P5MA10TR INVX2P5BA10TR INVX4MA10TR INVX4BA10TR INVX3P5MA10TR INVX3P5BA10TR INVX5MA10TR INVX5BA10TR INVX6MA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9MA10TR INVX9BA10TR INVX11MA10TR INVX11BA10TR INVX13MA10TR INVX13BA10TR INVX16MA10TR INVX16BA10TR)
[12/01 10:34:56   3131s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TR DLY4X0P5MA10TR)
[12/01 10:34:56   3131s] 
[12/01 10:34:56   3131s] {RT default_rc_corner 0 6 6 0}
[12/01 10:34:59   3134s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:52:14 mem=3569.3M
[12/01 10:34:59   3134s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:52:14 mem=3569.3M
[12/01 10:34:59   3134s] Creating Lib Analyzer, finished. 
[12/01 10:34:59   3134s] Effort level <high> specified for reg2reg path_group
[12/01 10:35:00   3136s] Effort level <high> specified for reg2cgate path_group
[12/01 10:35:02   3142s] **optDesign ... cpu = 0:00:13, real = 0:00:09, mem = 2889.2M, totSessionCpu=0:52:22 **
[12/01 10:35:02   3142s] Existing Dirty Nets : 0
[12/01 10:35:02   3142s] New Signature Flow (optDesignCheckOptions) ....
[12/01 10:35:02   3142s] #Taking db snapshot
[12/01 10:35:02   3142s] #Taking db snapshot ... done
[12/01 10:35:02   3142s] OPERPROF: Starting checkPlace at level 1, MEM:3577.3M, EPOCH TIME: 1669912502.505653
[12/01 10:35:02   3142s] z: 2, totalTracks: 1
[12/01 10:35:02   3142s] z: 4, totalTracks: 1
[12/01 10:35:02   3142s] z: 6, totalTracks: 1
[12/01 10:35:02   3142s] z: 8, totalTracks: 1
[12/01 10:35:02   3142s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3577.3M, EPOCH TIME: 1669912502.653729
[12/01 10:35:02   3142s] 
[12/01 10:35:02   3142s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/01 10:35:03   3143s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.369, REAL:0.374, MEM:3577.3M, EPOCH TIME: 1669912503.027439
[12/01 10:35:03   3143s] Begin checking placement ... (start mem=3577.3M, init mem=3577.3M)
[12/01 10:35:04   3144s] 
[12/01 10:35:04   3144s] Running CheckPlace using 4 threads!...
[12/01 10:35:05   3149s] 
[12/01 10:35:05   3149s] ...checkPlace MT is done!
[12/01 10:35:05   3149s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3587.3M, EPOCH TIME: 1669912505.726470
[12/01 10:35:05   3149s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.192, REAL:0.193, MEM:3587.3M, EPOCH TIME: 1669912505.919380
[12/01 10:35:05   3150s] *info: Placed = 462339         (Fixed = 70152)
[12/01 10:35:05   3150s] *info: Unplaced = 0           
[12/01 10:35:05   3150s] Placement Density:100.00%(3932800/3932800)
[12/01 10:35:05   3150s] Placement Density (including fixed std cells):100.00%(4000000/4000000)
[12/01 10:35:06   3150s] All LLGs are deleted
[12/01 10:35:06   3150s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3587.3M, EPOCH TIME: 1669912506.015696
[12/01 10:35:06   3150s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.142, REAL:0.143, MEM:3587.3M, EPOCH TIME: 1669912506.158426
[12/01 10:35:06   3150s] Finished checkPlace (total: cpu=0:00:07.7, real=0:00:04.0; vio checks: cpu=0:00:06.9, real=0:00:02.0; mem=3587.3M)
[12/01 10:35:06   3150s] OPERPROF: Finished checkPlace at level 1, CPU:7.681, REAL:3.658, MEM:3587.3M, EPOCH TIME: 1669912506.163432
[12/01 10:35:06   3150s]  Initial DC engine is -> aae
[12/01 10:35:06   3150s]  
[12/01 10:35:06   3150s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[12/01 10:35:06   3150s]  
[12/01 10:35:06   3150s]  
[12/01 10:35:06   3150s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[12/01 10:35:06   3150s]  
[12/01 10:35:06   3150s] Reset EOS DB
[12/01 10:35:06   3150s] Ignoring AAE DB Resetting ...
[12/01 10:35:06   3150s]  Set Options for AAE Based Opt flow 
[12/01 10:35:06   3150s] *** optDesign -postRoute ***
[12/01 10:35:06   3150s] DRC Margin: user margin 0.0; extra margin 0
[12/01 10:35:06   3150s] Setup Target Slack: user slack 0
[12/01 10:35:06   3150s] Hold Target Slack: user slack 0
[12/01 10:35:06   3150s] All LLGs are deleted
[12/01 10:35:06   3150s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3587.3M, EPOCH TIME: 1669912506.561458
[12/01 10:35:06   3150s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:3587.3M, EPOCH TIME: 1669912506.562269
[12/01 10:35:06   3150s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3587.3M, EPOCH TIME: 1669912506.705617
[12/01 10:35:06   3150s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3587.3M, EPOCH TIME: 1669912506.721861
[12/01 10:35:06   3150s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3587.3M, EPOCH TIME: 1669912506.742755
[12/01 10:35:06   3150s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.015, REAL:0.012, MEM:3587.3M, EPOCH TIME: 1669912506.755081
[12/01 10:35:06   3150s] Fast DP-INIT is on for default
[12/01 10:35:06   3150s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.215, REAL:0.135, MEM:3587.3M, EPOCH TIME: 1669912506.856960
[12/01 10:35:07   3151s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.485, REAL:0.406, MEM:3587.3M, EPOCH TIME: 1669912507.111679
[12/01 10:35:07   3151s] 
[12/01 10:35:07   3151s] TimeStamp Deleting Cell Server Begin ...
[12/01 10:35:07   3151s] Deleting Lib Analyzer.
[12/01 10:35:07   3151s] 
[12/01 10:35:07   3151s] TimeStamp Deleting Cell Server End ...
[12/01 10:35:07   3151s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/01 10:35:07   3151s] 
[12/01 10:35:07   3151s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/01 10:35:07   3151s] Summary for sequential cells identification: 
[12/01 10:35:07   3151s]   Identified SBFF number: 148
[12/01 10:35:07   3151s]   Identified MBFF number: 0
[12/01 10:35:07   3151s]   Identified SB Latch number: 0
[12/01 10:35:07   3151s]   Identified MB Latch number: 0
[12/01 10:35:07   3151s]   Not identified SBFF number: 0
[12/01 10:35:07   3151s]   Not identified MBFF number: 0
[12/01 10:35:07   3151s]   Not identified SB Latch number: 0
[12/01 10:35:07   3151s]   Not identified MB Latch number: 0
[12/01 10:35:07   3151s]   Number of sequential cells which are not FFs: 106
[12/01 10:35:07   3151s]  Visiting view : slowView
[12/01 10:35:07   3151s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/01 10:35:07   3151s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/01 10:35:07   3151s]  Visiting view : fastView
[12/01 10:35:07   3151s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/01 10:35:07   3151s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/01 10:35:07   3151s] TLC MultiMap info (StdDelay):
[12/01 10:35:07   3151s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/01 10:35:07   3151s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/01 10:35:07   3151s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/01 10:35:07   3151s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/01 10:35:07   3151s]  Setting StdDelay to: 15.6ps
[12/01 10:35:07   3151s] 
[12/01 10:35:07   3151s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/01 10:35:07   3151s] 
[12/01 10:35:07   3151s] TimeStamp Deleting Cell Server Begin ...
[12/01 10:35:07   3151s] 
[12/01 10:35:07   3151s] TimeStamp Deleting Cell Server End ...
[12/01 10:35:07   3151s] *** InitOpt #7 [finish] : cpu/real = 0:00:21.2/0:00:12.0 (1.8), totSession cpu/real = 0:52:31.7/0:24:29.9 (2.1), mem = 3587.3M
[12/01 10:35:07   3151s] 
[12/01 10:35:07   3151s] =============================================================================================
[12/01 10:35:07   3151s]  Step TAT Report for InitOpt #7                                                 21.10-p004_1
[12/01 10:35:07   3151s] =============================================================================================
[12/01 10:35:07   3151s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 10:35:07   3151s] ---------------------------------------------------------------------------------------------
[12/01 10:35:07   3151s] [ CellServerInit         ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.1
[12/01 10:35:07   3151s] [ LibAnalyzerInit        ]      1   0:00:02.4  (  19.6 % )     0:00:02.4 /  0:00:02.4    1.0
[12/01 10:35:07   3151s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 10:35:07   3151s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 10:35:07   3151s] [ CheckPlace             ]      1   0:00:03.7  (  30.5 % )     0:00:03.7 /  0:00:07.7    2.1
[12/01 10:35:07   3151s] [ MISC                   ]          0:00:05.9  (  49.6 % )     0:00:05.9 /  0:00:11.0    1.9
[12/01 10:35:07   3151s] ---------------------------------------------------------------------------------------------
[12/01 10:35:07   3151s]  InitOpt #7 TOTAL                   0:00:12.0  ( 100.0 % )     0:00:12.0 /  0:00:21.2    1.8
[12/01 10:35:07   3151s] ---------------------------------------------------------------------------------------------
[12/01 10:35:07   3151s] 
[12/01 10:35:07   3151s] ** INFO : this run is activating 'postRoute' automaton
[12/01 10:35:07   3151s] **INFO: flowCheckPoint #7 InitialSummary
[12/01 10:35:07   3151s] Closing parasitic data file '/tmp/innovus_temp_1508544_ece-498hk-04.ece.illinois.edu_hfaroo9_8Bdy78/toplevel_498_1508544_VEGxj6.rcdb.d': 106756 access done (mem: 3587.297M)
[12/01 10:35:07   3151s] Extraction called for design 'toplevel_498' of instances=462339 and nets=108878 using extraction engine 'postRoute' at effort level 'low' .
[12/01 10:35:07   3151s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/01 10:35:07   3151s] Type 'man IMPEXT-3530' for more detail.
[12/01 10:35:07   3151s] PostRoute (effortLevel low) RC Extraction called for design toplevel_498.
[12/01 10:35:07   3151s] RC Extraction called in multi-corner(1) mode.
[12/01 10:35:07   3151s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/01 10:35:07   3151s] Type 'man IMPEXT-6197' for more detail.
[12/01 10:35:07   3151s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[12/01 10:35:07   3151s] * Layer Id             : 1 - M1
[12/01 10:35:07   3151s]       Thickness        : 0.18
[12/01 10:35:07   3151s]       Min Width        : 0.09
[12/01 10:35:07   3151s]       Layer Dielectric : 4.1
[12/01 10:35:07   3151s] * Layer Id             : 2 - M2
[12/01 10:35:07   3151s]       Thickness        : 0.22
[12/01 10:35:07   3151s]       Min Width        : 0.1
[12/01 10:35:07   3151s]       Layer Dielectric : 4.1
[12/01 10:35:07   3151s] * Layer Id             : 3 - M3
[12/01 10:35:07   3151s]       Thickness        : 0.22
[12/01 10:35:07   3151s]       Min Width        : 0.1
[12/01 10:35:07   3151s]       Layer Dielectric : 4.1
[12/01 10:35:07   3151s] * Layer Id             : 4 - M4
[12/01 10:35:07   3151s]       Thickness        : 0.22
[12/01 10:35:07   3151s]       Min Width        : 0.1
[12/01 10:35:07   3151s]       Layer Dielectric : 4.1
[12/01 10:35:07   3151s] * Layer Id             : 5 - M5
[12/01 10:35:07   3151s]       Thickness        : 0.22
[12/01 10:35:07   3151s]       Min Width        : 0.1
[12/01 10:35:07   3151s]       Layer Dielectric : 4.1
[12/01 10:35:07   3151s] * Layer Id             : 6 - M6
[12/01 10:35:07   3151s]       Thickness        : 0.22
[12/01 10:35:07   3151s]       Min Width        : 0.1
[12/01 10:35:07   3151s]       Layer Dielectric : 4.1
[12/01 10:35:07   3151s] * Layer Id             : 7 - M7
[12/01 10:35:07   3151s]       Thickness        : 0.22
[12/01 10:35:07   3151s]       Min Width        : 0.1
[12/01 10:35:07   3151s]       Layer Dielectric : 4.1
[12/01 10:35:07   3151s] * Layer Id             : 8 - M8
[12/01 10:35:07   3151s]       Thickness        : 0.9
[12/01 10:35:07   3151s]       Min Width        : 0.4
[12/01 10:35:07   3151s]       Layer Dielectric : 4.1
[12/01 10:35:07   3151s] * Layer Id             : 9 - M9
[12/01 10:35:07   3151s]       Thickness        : 0.9
[12/01 10:35:07   3151s]       Min Width        : 0.4
[12/01 10:35:07   3151s]       Layer Dielectric : 4.1
[12/01 10:35:07   3151s] extractDetailRC Option : -outfile /tmp/innovus_temp_1508544_ece-498hk-04.ece.illinois.edu_hfaroo9_8Bdy78/toplevel_498_1508544_VEGxj6.rcdb.d -maxResLength 200  -basic
[12/01 10:35:07   3151s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[12/01 10:35:07   3151s]       RC Corner Indexes            0   
[12/01 10:35:07   3151s] Capacitance Scaling Factor   : 1.00000 
[12/01 10:35:07   3151s] Coupling Cap. Scaling Factor : 1.00000 
[12/01 10:35:07   3151s] Resistance Scaling Factor    : 1.00000 
[12/01 10:35:07   3151s] Clock Cap. Scaling Factor    : 1.00000 
[12/01 10:35:07   3151s] Clock Res. Scaling Factor    : 1.00000 
[12/01 10:35:07   3151s] Shrink Factor                : 1.00000
[12/01 10:35:10   3154s] LayerId::1 widthSet size::1
[12/01 10:35:10   3154s] LayerId::2 widthSet size::1
[12/01 10:35:10   3154s] LayerId::3 widthSet size::1
[12/01 10:35:10   3154s] LayerId::4 widthSet size::1
[12/01 10:35:10   3154s] LayerId::5 widthSet size::1
[12/01 10:35:10   3154s] LayerId::6 widthSet size::1
[12/01 10:35:10   3154s] LayerId::7 widthSet size::1
[12/01 10:35:10   3154s] LayerId::8 widthSet size::1
[12/01 10:35:10   3154s] LayerId::9 widthSet size::1
[12/01 10:35:10   3154s] eee: pegSigSF::1.070000
[12/01 10:35:10   3154s] Initializing multi-corner resistance tables ...
[12/01 10:35:10   3154s] eee: l::1 avDens::0.110648 usedTrk::111754.139487 availTrk::1010000.000000 sigTrk::111754.139487
[12/01 10:35:10   3154s] eee: l::2 avDens::0.155139 usedTrk::32253.326764 availTrk::207900.000000 sigTrk::32253.326764
[12/01 10:35:10   3154s] eee: l::3 avDens::0.193993 usedTrk::43997.571482 availTrk::226800.000000 sigTrk::43997.571482
[12/01 10:35:10   3154s] eee: l::4 avDens::0.153610 usedTrk::27557.719979 availTrk::179400.000000 sigTrk::27557.719979
[12/01 10:35:10   3154s] eee: l::5 avDens::0.045357 usedTrk::9887.829998 availTrk::218000.000000 sigTrk::9887.829998
[12/01 10:35:10   3154s] eee: l::6 avDens::0.023612 usedTrk::134.590000 availTrk::5700.000000 sigTrk::134.590000
[12/01 10:35:10   3154s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 10:35:10   3154s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 10:35:10   3154s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 10:35:10   3154s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.276154 ; uaWl: 1.000000 ; uaWlH: 0.317374 ; aWlH: 0.000000 ; Pmax: 0.849100 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 81 ; 
[12/01 10:35:11   3155s] Checking LVS Completed (CPU Time= 0:00:00.5  MEM= 3587.3M)
[12/01 10:35:12   3156s] Creating parasitic data file '/tmp/innovus_temp_1508544_ece-498hk-04.ece.illinois.edu_hfaroo9_8Bdy78/toplevel_498_1508544_VEGxj6.rcdb.d' for storing RC.
[12/01 10:35:15   3159s] Extracted 10.0002% (CPU Time= 0:00:05.3  MEM= 3627.3M)
[12/01 10:35:15   3160s] Extracted 20.0002% (CPU Time= 0:00:06.3  MEM= 3627.3M)
[12/01 10:35:17   3161s] Extracted 30.0002% (CPU Time= 0:00:07.6  MEM= 3631.3M)
[12/01 10:35:20   3164s] Extracted 40.0002% (CPU Time= 0:00:10.5  MEM= 3631.3M)
[12/01 10:35:21   3165s] Extracted 50.0002% (CPU Time= 0:00:11.7  MEM= 3631.3M)
[12/01 10:35:22   3167s] Extracted 60.0002% (CPU Time= 0:00:13.0  MEM= 3631.3M)
[12/01 10:35:23   3168s] Extracted 70.0002% (CPU Time= 0:00:14.2  MEM= 3631.3M)
[12/01 10:35:25   3170s] Extracted 80.0002% (CPU Time= 0:00:16.0  MEM= 3631.3M)
[12/01 10:35:28   3173s] Extracted 90.0002% (CPU Time= 0:00:19.0  MEM= 3631.3M)
[12/01 10:35:32   3177s] Extracted 100% (CPU Time= 0:00:23.2  MEM= 3631.3M)
[12/01 10:35:33   3178s] Number of Extracted Resistors     : 1799750
[12/01 10:35:33   3178s] Number of Extracted Ground Cap.   : 1766339
[12/01 10:35:33   3178s] Number of Extracted Coupling Cap. : 3846924
[12/01 10:35:33   3178s] Opening parasitic data file '/tmp/innovus_temp_1508544_ece-498hk-04.ece.illinois.edu_hfaroo9_8Bdy78/toplevel_498_1508544_VEGxj6.rcdb.d' for reading (mem: 3599.297M)
[12/01 10:35:33   3178s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[12/01 10:35:34   3178s] Checking LVS Completed (CPU Time= 0:00:00.5  MEM= 3599.3M)
[12/01 10:35:34   3178s] Creating parasitic data file '/tmp/innovus_temp_1508544_ece-498hk-04.ece.illinois.edu_hfaroo9_8Bdy78/toplevel_498_1508544_VEGxj6.rcdb_Filter.rcdb.d' for storing RC.
[12/01 10:35:35   3179s] Closing parasitic data file '/tmp/innovus_temp_1508544_ece-498hk-04.ece.illinois.edu_hfaroo9_8Bdy78/toplevel_498_1508544_VEGxj6.rcdb.d': 106718 access done (mem: 3603.297M)
[12/01 10:35:35   3180s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3603.297M)
[12/01 10:35:35   3180s] Opening parasitic data file '/tmp/innovus_temp_1508544_ece-498hk-04.ece.illinois.edu_hfaroo9_8Bdy78/toplevel_498_1508544_VEGxj6.rcdb.d' for reading (mem: 3603.297M)
[12/01 10:35:35   3180s] processing rcdb (/tmp/innovus_temp_1508544_ece-498hk-04.ece.illinois.edu_hfaroo9_8Bdy78/toplevel_498_1508544_VEGxj6.rcdb.d) for hinst (top) of cell (toplevel_498);
[12/01 10:35:36   3181s] Closing parasitic data file '/tmp/innovus_temp_1508544_ece-498hk-04.ece.illinois.edu_hfaroo9_8Bdy78/toplevel_498_1508544_VEGxj6.rcdb.d': 0 access done (mem: 3603.297M)
[12/01 10:35:36   3181s] Lumped Parasitic Loading Completed (total cpu=0:00:01.9, real=0:00:01.0, current mem=3603.297M)
[12/01 10:35:36   3181s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:30.1  Real Time: 0:00:29.0  MEM: 3603.297M)
[12/01 10:35:37   3182s] Opening parasitic data file '/tmp/innovus_temp_1508544_ece-498hk-04.ece.illinois.edu_hfaroo9_8Bdy78/toplevel_498_1508544_VEGxj6.rcdb.d' for reading (mem: 3536.543M)
[12/01 10:35:37   3182s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3536.5M)
[12/01 10:35:37   3182s] LayerId::1 widthSet size::1
[12/01 10:35:37   3182s] LayerId::2 widthSet size::1
[12/01 10:35:37   3182s] LayerId::3 widthSet size::1
[12/01 10:35:37   3182s] LayerId::4 widthSet size::1
[12/01 10:35:37   3182s] LayerId::5 widthSet size::1
[12/01 10:35:37   3182s] LayerId::6 widthSet size::1
[12/01 10:35:37   3182s] LayerId::7 widthSet size::1
[12/01 10:35:37   3182s] LayerId::8 widthSet size::1
[12/01 10:35:37   3182s] LayerId::9 widthSet size::1
[12/01 10:35:37   3182s] eee: pegSigSF::1.070000
[12/01 10:35:37   3182s] Initializing multi-corner resistance tables ...
[12/01 10:35:37   3183s] eee: l::1 avDens::0.110648 usedTrk::111754.139487 availTrk::1010000.000000 sigTrk::111754.139487
[12/01 10:35:37   3183s] eee: l::2 avDens::0.155139 usedTrk::32253.326764 availTrk::207900.000000 sigTrk::32253.326764
[12/01 10:35:37   3183s] eee: l::3 avDens::0.193993 usedTrk::43997.571482 availTrk::226800.000000 sigTrk::43997.571482
[12/01 10:35:37   3183s] eee: l::4 avDens::0.153610 usedTrk::27557.719979 availTrk::179400.000000 sigTrk::27557.719979
[12/01 10:35:37   3183s] eee: l::5 avDens::0.045357 usedTrk::9887.829998 availTrk::218000.000000 sigTrk::9887.829998
[12/01 10:35:37   3183s] eee: l::6 avDens::0.023612 usedTrk::134.590000 availTrk::5700.000000 sigTrk::134.590000
[12/01 10:35:37   3183s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 10:35:37   3183s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 10:35:37   3183s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 10:35:37   3183s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.276154 ; uaWl: 1.000000 ; uaWlH: 0.317374 ; aWlH: 0.000000 ; Pmax: 0.849100 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 81 ; 
[12/01 10:35:38   3183s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:3536.5M, EPOCH TIME: 1669912538.149730
[12/01 10:35:38   3183s] Deleted 55313 physical insts (cell FILL128A10TR / prefix FILL).
[12/01 10:35:38   3183s] Deleted 2125 physical insts (cell FILL64A10TR / prefix FILL).
[12/01 10:35:38   3183s] Deleted 3892 physical insts (cell FILL32A10TR / prefix FILL).
[12/01 10:35:38   3183s] Deleted 69157 physical insts (cell FILL16A10TR / prefix FILL).
[12/01 10:35:38   3183s] Deleted 20766 physical insts (cell FILLCAP8A10TR / prefix FILL).
[12/01 10:35:38   3183s] Deleted 79741 physical insts (cell FILL4A10TR / prefix FILL).
[12/01 10:35:38   3183s] Deleted 27173 physical insts (cell FILL2A10TR / prefix FILL).
[12/01 10:35:38   3183s] Deleted 28478 physical insts (cell FILL1A10TR / prefix FILL).
[12/01 10:35:39   3184s] Total physical insts deleted = 286645.
[12/01 10:35:39   3184s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:1.101, REAL:1.058, MEM:3536.5M, EPOCH TIME: 1669912539.207382
[12/01 10:35:39   3184s] Starting delay calculation for Setup views
[12/01 10:35:39   3185s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/01 10:35:39   3185s] Starting SI iteration 1 using Infinite Timing Windows
[12/01 10:35:39   3185s] #################################################################################
[12/01 10:35:39   3185s] # Design Stage: PostRoute
[12/01 10:35:39   3185s] # Design Name: toplevel_498
[12/01 10:35:39   3185s] # Design Mode: 90nm
[12/01 10:35:39   3185s] # Analysis Mode: MMMC OCV 
[12/01 10:35:39   3185s] # Parasitics Mode: SPEF/RCDB 
[12/01 10:35:39   3185s] # Signoff Settings: SI On 
[12/01 10:35:39   3185s] #################################################################################
[12/01 10:35:40   3188s] Topological Sorting (REAL = 0:00:00.0, MEM = 3542.4M, InitMEM = 3528.5M)
[12/01 10:35:41   3189s] Setting infinite Tws ...
[12/01 10:35:41   3189s] First Iteration Infinite Tw... 
[12/01 10:35:41   3189s] Calculate early delays in OCV mode...
[12/01 10:35:41   3189s] Calculate late delays in OCV mode...
[12/01 10:35:41   3189s] Start delay calculation (fullDC) (4 T). (MEM=3542.37)
[12/01 10:35:42   3190s] End AAE Lib Interpolated Model. (MEM=3554.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 10:35:42   3192s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[8]' has no receivers. SI analysis is not performed.
[12/01 10:35:42   3192s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[8]' has no receivers. SI analysis is not performed.
[12/01 10:35:42   3192s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[7]' has no receivers. SI analysis is not performed.
[12/01 10:35:42   3192s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[7]' has no receivers. SI analysis is not performed.
[12/01 10:35:42   3192s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[6]' has no receivers. SI analysis is not performed.
[12/01 10:35:42   3192s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[6]' has no receivers. SI analysis is not performed.
[12/01 10:35:42   3192s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[4]' has no receivers. SI analysis is not performed.
[12/01 10:35:42   3192s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[3]' has no receivers. SI analysis is not performed.
[12/01 10:35:42   3192s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[2]' has no receivers. SI analysis is not performed.
[12/01 10:35:42   3192s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[4]' has no receivers. SI analysis is not performed.
[12/01 10:35:42   3192s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[3]' has no receivers. SI analysis is not performed.
[12/01 10:35:42   3192s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[0]' has no receivers. SI analysis is not performed.
[12/01 10:35:42   3192s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[0]' has no receivers. SI analysis is not performed.
[12/01 10:35:42   3192s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[2]' has no receivers. SI analysis is not performed.
[12/01 10:35:47   3208s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[0]' has no receivers. SI analysis is not performed.
[12/01 10:35:47   3208s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[4]' has no receivers. SI analysis is not performed.
[12/01 10:35:47   3208s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[0]' has no receivers. SI analysis is not performed.
[12/01 10:35:47   3208s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[4]' has no receivers. SI analysis is not performed.
[12/01 10:35:47   3208s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[2]' has no receivers. SI analysis is not performed.
[12/01 10:35:47   3208s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[6]' has no receivers. SI analysis is not performed.
[12/01 10:35:50   3220s] Total number of fetched objects 106737
[12/01 10:35:50   3220s] AAE_INFO-618: Total number of nets in the design is 108878,  98.1 percent of the nets selected for SI analysis
[12/01 10:35:50   3220s] End Timing Check Calculation. (CPU Time=0:00:00.5, Real Time=0:00:00.0)
[12/01 10:35:50   3220s] End delay calculation. (MEM=3704.23 CPU=0:00:28.4 REAL=0:00:08.0)
[12/01 10:35:50   3220s] End delay calculation (fullDC). (MEM=3704.23 CPU=0:00:30.8 REAL=0:00:09.0)
[12/01 10:35:50   3220s] *** CDM Built up (cpu=0:00:35.3  real=0:00:11.0  mem= 3704.2M) ***
[12/01 10:35:53   3227s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3719.2M)
[12/01 10:35:53   3227s] Add other clocks and setupCteToAAEClockMapping during iter 1
[12/01 10:35:53   3227s] Loading CTE timing window is completed (CPU = 0:00:00.6, REAL = 0:00:00.0, MEM = 3704.2M)
[12/01 10:35:53   3227s] Starting SI iteration 2
[12/01 10:35:54   3228s] Calculate early delays in OCV mode...
[12/01 10:35:54   3228s] Calculate late delays in OCV mode...
[12/01 10:35:54   3229s] Start delay calculation (fullDC) (4 T). (MEM=3537.37)
[12/01 10:35:54   3229s] End AAE Lib Interpolated Model. (MEM=3537.37 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 10:35:55   3230s] Glitch Analysis: View slowView -- Total Number of Nets Skipped = 0. 
[12/01 10:35:55   3230s] Glitch Analysis: View slowView -- Total Number of Nets Analyzed = 106737. 
[12/01 10:35:55   3230s] Total number of fetched objects 106737
[12/01 10:35:55   3230s] AAE_INFO-618: Total number of nets in the design is 108878,  0.3 percent of the nets selected for SI analysis
[12/01 10:35:55   3230s] End delay calculation. (MEM=3708.16 CPU=0:00:01.3 REAL=0:00:01.0)
[12/01 10:35:55   3230s] End delay calculation (fullDC). (MEM=3708.16 CPU=0:00:01.7 REAL=0:00:01.0)
[12/01 10:35:55   3230s] *** CDM Built up (cpu=0:00:01.8  real=0:00:01.0  mem= 3708.2M) ***
[12/01 10:35:56   3235s] *** Done Building Timing Graph (cpu=0:00:50.7 real=0:00:17.0 totSessionCpu=0:53:55 mem=3721.2M)
[12/01 10:35:57   3235s] End AAE Lib Interpolated Model. (MEM=3721.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 10:35:57   3236s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3721.2M, EPOCH TIME: 1669912557.815739
[12/01 10:35:58   3236s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.332, REAL:0.349, MEM:3721.2M, EPOCH TIME: 1669912558.165204
[12/01 10:35:59   3239s] 
------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| 28.575  | 33.496  | 33.345  | 28.575  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  12547  |  12540  |    2    |    5    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 8.309%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:01:50, real = 0:01:06, mem = 2882.7M, totSessionCpu=0:53:59 **
[12/01 10:35:59   3239s] Setting latch borrow mode to budget during optimization.
[12/01 10:36:02   3247s] Info: Done creating the CCOpt slew target map.
[12/01 10:36:02   3247s] **INFO: flowCheckPoint #8 OptimizationPass1
[12/01 10:36:02   3247s] Glitch fixing enabled
[12/01 10:36:02   3247s] *** ClockDrv #2 [begin] : totSession cpu/real = 0:54:07.1/0:25:24.9 (2.1), mem = 3594.3M
[12/01 10:36:02   3247s] Running CCOpt-PRO on entire clock network
[12/01 10:36:02   3247s] Net route status summary:
[12/01 10:36:02   3247s]   Clock:       153 (unrouted=0, trialRouted=0, noStatus=0, routed=153, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/01 10:36:02   3247s]   Non-clock: 108725 (unrouted=2160, trialRouted=0, noStatus=0, routed=106565, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2160, (crossesIlmBoundary AND tooFewTerms=0)])
[12/01 10:36:02   3247s] Clock tree cells fixed by user: 0 out of 149 (0%)
[12/01 10:36:02   3247s] PRO...
[12/01 10:36:02   3247s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[12/01 10:36:02   3247s] Initializing clock structures...
[12/01 10:36:02   3247s]   Creating own balancer
[12/01 10:36:02   3247s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[12/01 10:36:02   3247s]   Removing CTS place status from clock tree and sinks.
[12/01 10:36:02   3247s]   Removed CTS place status from 149 clock cells (out of 159 ) and 0 clock sinks (out of 1 ).
[12/01 10:36:02   3247s]   Initializing legalizer
[12/01 10:36:02   3247s]   Using cell based legalization.
[12/01 10:36:02   3247s]   Leaving CCOpt scope - Initializing placement interface...
[12/01 10:36:02   3247s] OPERPROF: Starting DPlace-Init at level 1, MEM:3594.3M, EPOCH TIME: 1669912562.908471
[12/01 10:36:02   3247s] z: 2, totalTracks: 1
[12/01 10:36:02   3247s] z: 4, totalTracks: 1
[12/01 10:36:02   3247s] z: 6, totalTracks: 1
[12/01 10:36:02   3247s] z: 8, totalTracks: 1
[12/01 10:36:02   3247s] #spOpts: VtWidth mergeVia=F 
[12/01 10:36:03   3247s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3594.3M, EPOCH TIME: 1669912563.048168
[12/01 10:36:03   3247s] 
[12/01 10:36:03   3247s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/01 10:36:03   3247s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.365, REAL:0.367, MEM:3594.3M, EPOCH TIME: 1669912563.414756
[12/01 10:36:03   3248s] [CPU] DPlace-Init (cpu=0:00:00.6, real=0:00:01.0, mem=3594.3MB).
[12/01 10:36:03   3248s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.540, REAL:0.543, MEM:3594.3M, EPOCH TIME: 1669912563.451586
[12/01 10:36:03   3248s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.5 real=0:00:00.5)
[12/01 10:36:03   3248s] Default power domain name = toplevel_498
[12/01 10:36:03   3248s] .Load db... (mem=3594.3M)
[12/01 10:36:03   3248s] (I)      Read data from FE... (mem=3594.3M)
[12/01 10:36:03   3248s] (I)      Number of ignored instance 0
[12/01 10:36:03   3248s] (I)      Number of inbound cells 0
[12/01 10:36:03   3248s] (I)      Number of opened ILM blockages 0
[12/01 10:36:03   3248s] (I)      Number of instances temporarily fixed by detailed placement 81338
[12/01 10:36:03   3248s] (I)      numMoveCells=94356, numMacros=0  numPads=21  numMultiRowHeightInsts=0
[12/01 10:36:03   3248s] (I)      cell height: 4000, count: 105691
[12/01 10:36:03   3248s] (I)      Read rows... (mem=3660.2M)
[12/01 10:36:03   3248s] (I)      Done Read rows (cpu=0.000s, mem=3660.2M)
[12/01 10:36:03   3248s] (I)      Done Read data from FE (cpu=0.274s, mem=3660.2M)
[12/01 10:36:03   3248s] (I)      Done Load db (cpu=0.274s, mem=3660.2M)
[12/01 10:36:03   3248s] (I)      Constructing placeable region... (mem=3660.2M)
[12/01 10:36:03   3248s] (I)      Constructing bin map
[12/01 10:36:03   3248s] (I)      Initialize bin information with width=40000 height=40000
[12/01 10:36:03   3248s] (I)      Done constructing bin map
[12/01 10:36:03   3248s] (I)      Removing 0 blocked bin with high fixed inst density
[12/01 10:36:03   3248s] (I)      Compute region effective width... (mem=3660.2M)
[12/01 10:36:03   3248s] (I)      Done Compute region effective width (cpu=0.004s, mem=3660.2M)
[12/01 10:36:03   3248s] (I)      Done Constructing placeable region (cpu=0.079s, mem=3660.2M)
[12/01 10:36:03   3248s]   Legalizer reserving space for clock trees
[12/01 10:36:03   3248s]   Accumulated time to calculate placeable region: 0.00437
[12/01 10:36:03   3248s]   Accumulated time to calculate placeable region: 0.00438
[12/01 10:36:03   3248s]   Accumulated time to calculate placeable region: 0.00439
[12/01 10:36:03   3248s]   Accumulated time to calculate placeable region: 0.00439
[12/01 10:36:03   3248s]   Accumulated time to calculate placeable region: 0.00439
[12/01 10:36:03   3248s]   Accumulated time to calculate placeable region: 0.0044
[12/01 10:36:03   3248s]   Accumulated time to calculate placeable region: 0.00441
[12/01 10:36:03   3248s]   Accumulated time to calculate placeable region: 0.00441
[12/01 10:36:03   3248s]   Accumulated time to calculate placeable region: 0.00442
[12/01 10:36:03   3248s]   Accumulated time to calculate placeable region: 0.00442
[12/01 10:36:03   3248s]   Accumulated time to calculate placeable region: 0.00443
[12/01 10:36:03   3248s]   Reconstructing clock tree datastructures, skew aware...
[12/01 10:36:03   3248s]     Validating CTS configuration...
[12/01 10:36:03   3248s]     Checking module port directions...
[12/01 10:36:03   3248s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 10:36:03   3248s]     Non-default CCOpt properties:
[12/01 10:36:03   3248s]       Public non-default CCOpt properties:
[12/01 10:36:03   3248s]         adjacent_rows_legal: true (default: false)
[12/01 10:36:03   3248s]         buffer_cells is set for at least one object
[12/01 10:36:03   3248s]         cannot_merge_reason is set for at least one object
[12/01 10:36:03   3248s]         cell_density is set for at least one object
[12/01 10:36:03   3248s]         cell_halo_rows: 0 (default: 1)
[12/01 10:36:03   3248s]         cell_halo_sites: 0 (default: 4)
[12/01 10:36:03   3248s]         exclusive_sinks_rank is set for at least one object
[12/01 10:36:03   3248s]         route_type is set for at least one object
[12/01 10:36:03   3248s]         source_driver is set for at least one object
[12/01 10:36:03   3248s]         target_insertion_delay is set for at least one object
[12/01 10:36:03   3248s]         target_skew is set for at least one object
[12/01 10:36:03   3248s]         target_skew_wire is set for at least one object
[12/01 10:36:03   3248s]       Private non-default CCOpt properties:
[12/01 10:36:03   3248s]         allow_non_fterm_identical_swaps: 0 (default: true)
[12/01 10:36:03   3248s]         clock_nets_detailed_routed: 1 (default: false)
[12/01 10:36:03   3248s]         exp_use_early_global_min_max_route_layers: 0 (default: true)
[12/01 10:36:03   3248s]         force_design_routing_status: 1 (default: auto)
[12/01 10:36:03   3248s]         pro_enable_post_commit_delay_update: 1 (default: false)
[12/01 10:36:03   3248s]     Route type trimming info:
[12/01 10:36:03   3248s]       No route type modifications were made.
[12/01 10:36:03   3248s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX16BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<3> -power_domain auto-default.
[12/01 10:36:03   3248s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX9BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<3> -power_domain auto-default.
[12/01 10:36:03   3248s] End AAE Lib Interpolated Model. (MEM=3660.18 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 10:36:03   3248s]     Accumulated time to calculate placeable region: 0.00446
[12/01 10:36:03   3248s] (I)      Initializing Steiner engine. 
[12/01 10:36:03   3248s] (I)      ==================== Layers =====================
[12/01 10:36:03   3248s] (I)      +-----+----+---------+---------+--------+-------+
[12/01 10:36:03   3248s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/01 10:36:03   3248s] (I)      +-----+----+---------+---------+--------+-------+
[12/01 10:36:03   3248s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/01 10:36:03   3248s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/01 10:36:03   3248s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/01 10:36:03   3248s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/01 10:36:03   3248s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/01 10:36:03   3248s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/01 10:36:03   3248s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/01 10:36:03   3248s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/01 10:36:03   3248s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/01 10:36:03   3248s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/01 10:36:03   3248s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/01 10:36:03   3248s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/01 10:36:03   3248s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/01 10:36:03   3248s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/01 10:36:03   3248s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/01 10:36:03   3248s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/01 10:36:03   3248s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/01 10:36:03   3248s] (I)      +-----+----+---------+---------+--------+-------+
[12/01 10:36:03   3248s] (I)      |  64 | 64 |     RVT | implant |        |       |
[12/01 10:36:03   3248s] (I)      |  65 | 65 |     HVT | implant |        |       |
[12/01 10:36:03   3248s] (I)      |  66 | 66 |     LVT | implant |        |       |
[12/01 10:36:03   3248s] (I)      |   0 |  0 |   POLY1 |   other |        |    MS |
[12/01 10:36:03   3248s] (I)      |  67 | 67 | OVERLAP | overlap |        |       |
[12/01 10:36:03   3248s] (I)      +-----+----+---------+---------+--------+-------+
[12/01 10:36:05   3249s]     Library trimming buffers in power domain auto-default and half-corner slowDC:setup.late removed 1 of 5 cells
[12/01 10:36:05   3249s]     Original list had 5 cells:
[12/01 10:36:05   3249s]     BUFX16MA10TR BUFX16BA10TR FRICGX13BA10TR FRICGX11BA10TR BUFX5BA10TR 
[12/01 10:36:05   3249s]     New trimmed list has 4 cells:
[12/01 10:36:05   3249s]     BUFX16MA10TR FRICGX13BA10TR FRICGX11BA10TR BUFX5BA10TR 
[12/01 10:36:05   3249s]     Accumulated time to calculate placeable region: 0.00449
[12/01 10:36:05   3249s]     Accumulated time to calculate placeable region: 0.0045
[12/01 10:36:05   3249s]     Accumulated time to calculate placeable region: 0.00451
[12/01 10:36:05   3249s]     Accumulated time to calculate placeable region: 0.00453
[12/01 10:36:05   3249s]     Accumulated time to calculate placeable region: 0.00455
[12/01 10:36:05   3249s]     Accumulated time to calculate placeable region: 0.00456
[12/01 10:36:05   3249s]     Accumulated time to calculate placeable region: 0.00458
[12/01 10:36:05   3249s]     Accumulated time to calculate placeable region: 0.00459
[12/01 10:36:05   3249s]     Accumulated time to calculate placeable region: 0.00461
[12/01 10:36:05   3249s]     Accumulated time to calculate placeable region: 0.00462
[12/01 10:36:05   3249s]     Accumulated time to calculate placeable region: 0.00464
[12/01 10:36:05   3249s]     Accumulated time to calculate placeable region: 0.00465
[12/01 10:36:05   3249s]     Accumulated time to calculate placeable region: 0.00467
[12/01 10:36:05   3249s]     Accumulated time to calculate placeable region: 0.00469
[12/01 10:36:05   3249s]     Accumulated time to calculate placeable region: 0.0047
[12/01 10:36:05   3249s]     Accumulated time to calculate placeable region: 0.00472
[12/01 10:36:05   3249s] Accumulated time to calculate placeable region: 0.00492
[12/01 10:36:05   3249s] Accumulated time to calculate placeable region: 0.00511
[12/01 10:36:05   3249s]     Library trimming inverters in power domain auto-default and half-corner slowDC:setup.late removed 9 of 20 cells
[12/01 10:36:05   3249s]     Original list had 20 cells:
[12/01 10:36:05   3249s]     INVX16BA10TR INVX13BA10TR INVX11BA10TR INVX9BA10TR INVX7P5BA10TR INVX6BA10TR INVX5BA10TR INVX4BA10TR INVX3P5BA10TR INVX3BA10TR INVX2P5BA10TR INVX2BA10TR INVX1P7BA10TR INVX1P4BA10TR INVX1P2BA10TR INVX1BA10TR INVX0P8BA10TR INVX0P7BA10TR INVX0P6BA10TR INVX0P5BA10TR 
[12/01 10:36:05   3249s]     New trimmed list has 11 cells:
[12/01 10:36:05   3249s]     INVX16BA10TR INVX13BA10TR INVX11BA10TR INVX9BA10TR INVX7P5BA10TR INVX6BA10TR INVX5BA10TR INVX4BA10TR INVX3BA10TR INVX2BA10TR INVX1BA10TR 
[12/01 10:36:05   3249s]     Accumulated time to calculate placeable region: 0.00522
[12/01 10:36:05   3249s] Accumulated time to calculate placeable region: 0.0053
[12/01 10:36:05   3249s] Accumulated time to calculate placeable region: 0.0055
[12/01 10:36:05   3249s]     Accumulated time to calculate placeable region: 0.0055
[12/01 10:36:05   3249s] Accumulated time to calculate placeable region: 0.00551
[12/01 10:36:05   3249s] Accumulated time to calculate placeable region: 0.00555
[12/01 10:36:05   3249s]     Accumulated time to calculate placeable region: 0.00556
[12/01 10:36:05   3249s] Accumulated time to calculate placeable region: 0.00559
[12/01 10:36:05   3249s] Accumulated time to calculate placeable region: 0.0056
[12/01 10:36:05   3249s]     Accumulated time to calculate placeable region: 0.00563
[12/01 10:36:05   3249s] Accumulated time to calculate placeable region: 0.00565
[12/01 10:36:05   3249s] Accumulated time to calculate placeable region: 0.00571
[12/01 10:36:05   3249s] Accumulated time to calculate placeable region: 0.00573
[12/01 10:36:05   3249s]     Accumulated time to calculate placeable region: 0.00571
[12/01 10:36:05   3249s] Accumulated time to calculate placeable region: 0.00576
[12/01 10:36:05   3249s]     Accumulated time to calculate placeable region: 0.0058
[12/01 10:36:05   3249s] Accumulated time to calculate placeable region: 0.00584
[12/01 10:36:05   3249s] Accumulated time to calculate placeable region: 0.00584
[12/01 10:36:05   3249s] Accumulated time to calculate placeable region: 0.00575
[12/01 10:36:05   3249s]     Accumulated time to calculate placeable region: 0.00584
[12/01 10:36:05   3249s] Accumulated time to calculate placeable region: 0.00588
[12/01 10:36:05   3249s]     Accumulated time to calculate placeable region: 0.00588
[12/01 10:36:05   3249s] Accumulated time to calculate placeable region: 0.00588
[12/01 10:36:05   3249s]     Accumulated time to calculate placeable region: 0.00594
[12/01 10:36:05   3249s] Accumulated time to calculate placeable region: 0.00594
[12/01 10:36:05   3249s] Accumulated time to calculate placeable region: 0.00598
[12/01 10:36:05   3249s]     Accumulated time to calculate placeable region: 0.00599
[12/01 10:36:05   3249s] Accumulated time to calculate placeable region: 0.00594
[12/01 10:36:05   3249s] Accumulated time to calculate placeable region: 0.00603
[12/01 10:36:05   3249s] Accumulated time to calculate placeable region: 0.00607
[12/01 10:36:05   3249s]     Accumulated time to calculate placeable region: 0.00605
[12/01 10:36:05   3249s] Accumulated time to calculate placeable region: 0.0061
[12/01 10:36:05   3249s] Accumulated time to calculate placeable region: 0.006
[12/01 10:36:05   3249s]     Accumulated time to calculate placeable region: 0.00613
[12/01 10:36:05   3249s] Accumulated time to calculate placeable region: 0.00612
[12/01 10:36:05   3249s] Accumulated time to calculate placeable region: 0.00615
[12/01 10:36:05   3249s]     Accumulated time to calculate placeable region: 0.00621
[12/01 10:36:05   3249s] Accumulated time to calculate placeable region: 0.00624
[12/01 10:36:05   3249s] Accumulated time to calculate placeable region: 0.00625
[12/01 10:36:05   3249s]     Accumulated time to calculate placeable region: 0.00628
[12/01 10:36:05   3249s] Accumulated time to calculate placeable region: 0.00631
[12/01 10:36:05   3249s] Accumulated time to calculate placeable region: 0.00631
[12/01 10:36:05   3249s]     Accumulated time to calculate placeable region: 0.00633
[12/01 10:36:05   3249s] Accumulated time to calculate placeable region: 0.00635
[12/01 10:36:05   3249s] Accumulated time to calculate placeable region: 0.00638
[12/01 10:36:05   3249s]     Accumulated time to calculate placeable region: 0.0064
[12/01 10:36:05   3249s] Accumulated time to calculate placeable region: 0.00643
[12/01 10:36:05   3249s] Accumulated time to calculate placeable region: 0.00643
[12/01 10:36:05   3249s]     Accumulated time to calculate placeable region: 0.00645
[12/01 10:36:05   3249s] Accumulated time to calculate placeable region: 0.00648
[12/01 10:36:05   3249s] Accumulated time to calculate placeable region: 0.00649
[12/01 10:36:05   3249s]     Accumulated time to calculate placeable region: 0.00651
[12/01 10:36:05   3249s] Accumulated time to calculate placeable region: 0.00621
[12/01 10:36:05   3249s]     Accumulated time to calculate placeable region: 0.00658
[12/01 10:36:05   3249s] Accumulated time to calculate placeable region: 0.00658
[12/01 10:36:05   3249s] Accumulated time to calculate placeable region: 0.00658
[12/01 10:36:05   3249s]     Accumulated time to calculate placeable region: 0.00658
[12/01 10:36:05   3249s] Accumulated time to calculate placeable region: 0.00659
[12/01 10:36:05   3249s]     Accumulated time to calculate placeable region: 0.00661
[12/01 10:36:05   3249s] Accumulated time to calculate placeable region: 0.00665
[12/01 10:36:05   3249s] Accumulated time to calculate placeable region: 0.00664
[12/01 10:36:07   3252s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX16BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<2> -power_domain auto-default.
[12/01 10:36:07   3252s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX9BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<2> -power_domain auto-default.
[12/01 10:36:07   3252s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX16BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<1> -power_domain auto-default.
[12/01 10:36:07   3252s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX9BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<1> -power_domain auto-default.
[12/01 10:36:07   3252s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX16BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk -power_domain auto-default.
[12/01 10:36:07   3252s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX9BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk -power_domain auto-default.
[12/01 10:36:07   3252s]     Clock tree balancer configuration for clock_trees my_clk_generator_for_external_qspi_ck_o<3> my_clk_generator_for_external_qspi_ck_o<2> my_clk_generator_for_external_qspi_ck_o<1>:
[12/01 10:36:07   3252s]     Non-default CCOpt properties:
[12/01 10:36:07   3252s]       Public non-default CCOpt properties:
[12/01 10:36:07   3252s]         cell_density: 1 (default: 0.75)
[12/01 10:36:07   3252s]         route_type (leaf): default_route_type_leaf (default: default)
[12/01 10:36:07   3252s]         route_type (top): default_route_type_nonleaf (default: default)
[12/01 10:36:07   3252s]         route_type (trunk): default_route_type_nonleaf (default: default)
[12/01 10:36:07   3252s]       No private non-default CCOpt properties
[12/01 10:36:07   3252s]     For power domain auto-default:
[12/01 10:36:07   3252s]       Buffers:     {BUFX16MA10TR FRICGX13BA10TR FRICGX11BA10TR BUFX5BA10TR}
[12/01 10:36:07   3252s]       Inverters:   {INVX16BA10TR INVX13BA10TR INVX11BA10TR INVX9BA10TR INVX7P5BA10TR INVX6BA10TR INVX5BA10TR INVX4BA10TR INVX3BA10TR INVX2BA10TR INVX1BA10TR}
[12/01 10:36:07   3252s]       Clock gates: PREICGX16BA10TR PREICGX13BA10TR PREICGX11BA10TR PREICGX9BA10TR PREICGX7P5BA10TR PREICGX6BA10TR PREICGX5BA10TR PREICGX4BA10TR PREICGX3P5BA10TR PREICGX3BA10TR PREICGX2P5BA10TR PREICGX2BA10TR PREICGX1P7BA10TR PREICGX1P4BA10TR PREICGX1P2BA10TR PREICGX1BA10TR PREICGX0P8BA10TR PREICGX0P7BA10TR PREICGX0P6BA10TR PREICGX0P5BA10TR 
[12/01 10:36:07   3252s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 3985600.000um^2
[12/01 10:36:07   3252s]     Top Routing info:
[12/01 10:36:07   3252s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/01 10:36:07   3252s]       Unshielded; Mask Constraint: 0; Source: route_type.
[12/01 10:36:07   3252s]     Trunk Routing info:
[12/01 10:36:07   3252s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/01 10:36:07   3252s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/01 10:36:07   3252s]     Leaf Routing info:
[12/01 10:36:07   3252s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[12/01 10:36:07   3252s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/01 10:36:07   3252s]     For timing_corner slowDC:setup, late and power domain auto-default:
[12/01 10:36:07   3252s]       Slew time target (leaf):    0.118ns
[12/01 10:36:07   3252s]       Slew time target (trunk):   0.118ns
[12/01 10:36:07   3252s]       Slew time target (top):     0.118ns (Note: no nets are considered top nets in this clock tree)
[12/01 10:36:07   3252s]       Buffer unit delay: 0.058ns
[12/01 10:36:07   3252s]       Buffer max distance: 650.909um
[12/01 10:36:07   3252s]     Fastest wire driving cells and distances:
[12/01 10:36:07   3252s]       Buffer    : {lib_cell:BUFX16MA10TR, fastest_considered_half_corner=slowDC:setup.late, optimalDrivingDistance=650.909um, saturatedSlew=0.100ns, speed=5572.851um per ns, cellArea=17.821um^2 per 1000um}
[12/01 10:36:07   3252s]       Inverter  : {lib_cell:INVX16BA10TR, fastest_considered_half_corner=slowDC:setup.late, optimalDrivingDistance=475.762um, saturatedSlew=0.090ns, speed=6468.545um per ns, cellArea=19.337um^2 per 1000um}
[12/01 10:36:07   3252s]       Clock gate: {lib_cell:PREICGX16BA10TR, fastest_considered_half_corner=slowDC:setup.late, optimalDrivingDistance=626.796um, saturatedSlew=0.101ns, speed=5133.465um per ns, cellArea=29.356um^2 per 1000um}
[12/01 10:36:07   3252s]     
[12/01 10:36:07   3252s]     Clock tree balancer configuration for clock_tree my_clk:
[12/01 10:36:07   3252s]     Non-default CCOpt properties:
[12/01 10:36:07   3252s]       Public non-default CCOpt properties:
[12/01 10:36:07   3252s]         cell_density: 1 (default: 0.75)
[12/01 10:36:07   3252s]         route_type (leaf): default_route_type_leaf (default: default)
[12/01 10:36:07   3252s]         route_type (top): default_route_type_nonleaf (default: default)
[12/01 10:36:07   3252s]         route_type (trunk): default_route_type_nonleaf (default: default)
[12/01 10:36:07   3252s]         source_driver: INVX1BA10TR/A INVX1BA10TR/Y (default: )
[12/01 10:36:07   3252s]       No private non-default CCOpt properties
[12/01 10:36:07   3252s]     For power domain auto-default:
[12/01 10:36:07   3252s]       Buffers:     {BUFX16MA10TR FRICGX13BA10TR FRICGX11BA10TR BUFX5BA10TR}
[12/01 10:36:07   3252s]       Inverters:   {INVX16BA10TR INVX13BA10TR INVX11BA10TR INVX9BA10TR INVX7P5BA10TR INVX6BA10TR INVX5BA10TR INVX4BA10TR INVX3BA10TR INVX2BA10TR INVX1BA10TR}
[12/01 10:36:07   3252s]       Clock gates: PREICGX16BA10TR PREICGX13BA10TR PREICGX11BA10TR PREICGX9BA10TR PREICGX7P5BA10TR PREICGX6BA10TR PREICGX5BA10TR PREICGX4BA10TR PREICGX3P5BA10TR PREICGX3BA10TR PREICGX2P5BA10TR PREICGX2BA10TR PREICGX1P7BA10TR PREICGX1P4BA10TR PREICGX1P2BA10TR PREICGX1BA10TR PREICGX0P8BA10TR PREICGX0P7BA10TR PREICGX0P6BA10TR PREICGX0P5BA10TR 
[12/01 10:36:07   3252s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 3985600.000um^2
[12/01 10:36:07   3252s]     Top Routing info:
[12/01 10:36:07   3252s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/01 10:36:07   3252s]       Unshielded; Mask Constraint: 0; Source: route_type.
[12/01 10:36:07   3252s]     Trunk Routing info:
[12/01 10:36:07   3252s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/01 10:36:07   3252s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/01 10:36:07   3252s]     Leaf Routing info:
[12/01 10:36:07   3252s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[12/01 10:36:07   3252s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/01 10:36:07   3252s]     For timing_corner slowDC:setup, late and power domain auto-default:
[12/01 10:36:07   3252s]       Slew time target (leaf):    0.118ns
[12/01 10:36:07   3252s]       Slew time target (trunk):   0.118ns
[12/01 10:36:07   3252s]       Slew time target (top):     0.118ns (Note: no nets are considered top nets in this clock tree)
[12/01 10:36:07   3252s]       Buffer unit delay: 0.058ns
[12/01 10:36:07   3252s]       Buffer max distance: 650.909um
[12/01 10:36:07   3252s]     Fastest wire driving cells and distances:
[12/01 10:36:07   3252s]       Buffer    : {lib_cell:BUFX16MA10TR, fastest_considered_half_corner=slowDC:setup.late, optimalDrivingDistance=650.909um, saturatedSlew=0.100ns, speed=5572.851um per ns, cellArea=17.821um^2 per 1000um}
[12/01 10:36:07   3252s]       Inverter  : {lib_cell:INVX16BA10TR, fastest_considered_half_corner=slowDC:setup.late, optimalDrivingDistance=475.762um, saturatedSlew=0.090ns, speed=6468.545um per ns, cellArea=19.337um^2 per 1000um}
[12/01 10:36:07   3252s]       Clock gate: {lib_cell:PREICGX16BA10TR, fastest_considered_half_corner=slowDC:setup.late, optimalDrivingDistance=626.796um, saturatedSlew=0.101ns, speed=5133.465um per ns, cellArea=29.356um^2 per 1000um}
[12/01 10:36:07   3252s]     
[12/01 10:36:07   3252s]     
[12/01 10:36:07   3252s]     Logic Sizing Table:
[12/01 10:36:07   3252s]     
[12/01 10:36:07   3252s]     ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/01 10:36:07   3252s]     Cell             Instance count    Source         Eligible library cells
[12/01 10:36:07   3252s]     ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/01 10:36:07   3252s]     BUFZX11MA10TR          1           library set    {BUFZX16MA10TR BUFZX11MA10TR BUFZX8MA10TR BUFZX6MA10TR BUFZX4MA10TR BUFZX3MA10TR BUFZX2MA10TR BUFZX1P4MA10TR BUFZX1MA10TR}
[12/01 10:36:07   3252s]     NAND2X1BA10TR          1           library set    {NAND2X8BA10TR NAND2X8AA10TR NAND2X6BA10TR NAND2X6AA10TR NAND2X4BA10TR NAND2X4AA10TR NAND2X3BA10TR NAND2X3AA10TR NAND2X2BA10TR NAND2X2AA10TR NAND2X1P4BA10TR NAND2X1P4AA10TR NAND2X1BA10TR NAND2X1AA10TR NAND2X0P7BA10TR NAND2X0P7AA10TR NAND2X0P5BA10TR NAND2X0P5AA10TR}
[12/01 10:36:07   3252s]     NOR2X1AA10TR           1           library set    {NOR2X8AA10TR NOR2X8MA10TR NOR2X6AA10TR NOR2X6MA10TR NOR2X4AA10TR NOR2X4MA10TR NOR2X3AA10TR NOR2X3MA10TR NOR2X2AA10TR NOR2X2MA10TR NOR2X1P4AA10TR NOR2X1P4MA10TR NOR2X1AA10TR NOR2X1MA10TR NOR2X0P7AA10TR NOR2X0P7MA10TR NOR2X0P5AA10TR NOR2X0P5MA10TR}
[12/01 10:36:07   3252s]     NOR2X6MA10TR           1           library set    {NOR2X8AA10TR NOR2X8MA10TR NOR2X6AA10TR NOR2X6MA10TR NOR2X4AA10TR NOR2X4MA10TR NOR2X3AA10TR NOR2X3MA10TR NOR2X2AA10TR NOR2X2MA10TR NOR2X1P4AA10TR NOR2X1P4MA10TR NOR2X1AA10TR NOR2X1MA10TR NOR2X0P7AA10TR NOR2X0P7MA10TR NOR2X0P5AA10TR NOR2X0P5MA10TR}
[12/01 10:36:07   3252s]     ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/01 10:36:07   3252s]     
[12/01 10:36:07   3252s]     
[12/01 10:36:07   3252s]     Clock tree balancer configuration for skew_group _clock_gen_my_clk_state_reg_0_/mode:
[12/01 10:36:07   3252s]       Sources:                     pin clk
[12/01 10:36:07   3252s]       Total number of sinks:       9
[12/01 10:36:07   3252s]       Delay constrained sinks:     9
[12/01 10:36:07   3252s]       Constrains:                  default
[12/01 10:36:07   3252s]       Non-leaf sinks:              3
[12/01 10:36:07   3252s]       Ignore pins:                 0
[12/01 10:36:07   3252s]      Timing corner slowDC:setup.late:
[12/01 10:36:07   3252s]       Skew target:                 0.058ns
[12/01 10:36:07   3252s]     Clock tree balancer configuration for skew_group _clock_gen_my_clk_state_reg_1_/mode:
[12/01 10:36:07   3252s]       Sources:                     pin clk
[12/01 10:36:07   3252s]       Total number of sinks:       6
[12/01 10:36:07   3252s]       Delay constrained sinks:     6
[12/01 10:36:07   3252s]       Constrains:                  default
[12/01 10:36:07   3252s]       Non-leaf sinks:              3
[12/01 10:36:07   3252s]       Ignore pins:                 0
[12/01 10:36:07   3252s]      Timing corner slowDC:setup.late:
[12/01 10:36:07   3252s]       Skew target:                 0.058ns
[12/01 10:36:07   3252s]     Clock tree balancer configuration for skew_group _clock_gen_my_clk_state_reg_2_/mode:
[12/01 10:36:07   3252s]       Sources:                     pin clk
[12/01 10:36:07   3252s]       Total number of sinks:       6
[12/01 10:36:07   3252s]       Delay constrained sinks:     6
[12/01 10:36:07   3252s]       Constrains:                  default
[12/01 10:36:07   3252s]       Non-leaf sinks:              3
[12/01 10:36:07   3252s]       Ignore pins:                 0
[12/01 10:36:07   3252s]      Timing corner slowDC:setup.late:
[12/01 10:36:07   3252s]       Skew target:                 0.058ns
[12/01 10:36:07   3252s]     Clock tree balancer configuration for skew_group my_clk/mode:
[12/01 10:36:07   3252s]       Sources:                     pin clk
[12/01 10:36:07   3252s]       Total number of sinks:       11339
[12/01 10:36:07   3252s]       Delay constrained sinks:     11316
[12/01 10:36:07   3252s]       Constrains:                  default
[12/01 10:36:07   3252s]       Non-leaf sinks:              0
[12/01 10:36:07   3252s]       Ignore pins:                 0
[12/01 10:36:07   3252s]      Timing corner slowDC:setup.late:
[12/01 10:36:07   3252s]       Skew target:                 0.058ns
[12/01 10:36:07   3252s]     Primary reporting skew groups are:
[12/01 10:36:07   3252s]     skew_group my_clk/mode with 11339 clock sinks
[12/01 10:36:07   3252s]     
[12/01 10:36:07   3252s]     Clock DAG stats initial state:
[12/01 10:36:07   3252s]       cell counts      : b=142, i=2, icg=0, nicg=1, l=4, total=149
[12/01 10:36:07   3252s]       misc counts      : r=4, pp=2
[12/01 10:36:07   3252s]       cell areas       : b=1463.600um^2, i=3.600um^2, icg=0.000um^2, nicg=9.200um^2, l=27.600um^2, total=1504.000um^2
[12/01 10:36:07   3252s]       hp wire lengths  : top=0.000um, trunk=8038.000um, leaf=16102.900um, total=24140.900um
[12/01 10:36:07   3252s]     Clock DAG library cell distribution initial state {count}:
[12/01 10:36:07   3252s]        Bufs: BUFX16MA10TR: 21 FRICGX13BA10TR: 12 FRICGX11BA10TR: 101 BUFX5BA10TR: 8 
[12/01 10:36:07   3252s]        Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/01 10:36:07   3252s]       NICGs: AND2X8MA10TR: 1 
[12/01 10:36:07   3252s]      Logics: BUFZX11MA10TR: 1 NOR2X6MA10TR: 1 NAND2X1BA10TR: 1 NOR2X1AA10TR: 1 
[12/01 10:36:07   3252s]     Clock DAG hash initial state: 18062034680332443855 4056718915892359320
[12/01 10:36:08   3252s]     
[12/01 10:36:08   3252s]     Distribution of half-perimeter wire length by ICG depth:
[12/01 10:36:08   3252s]     
[12/01 10:36:08   3252s]     -----------------------------------------------------------------------------
[12/01 10:36:08   3252s]     Min ICG    Max ICG    Count    HPWL
[12/01 10:36:08   3252s]     Depth      Depth               (um)
[12/01 10:36:08   3252s]     -----------------------------------------------------------------------------
[12/01 10:36:08   3252s]        0          0        147     [min=1, max=670, avg=144, sd=112, total=21128]
[12/01 10:36:08   3252s]        0          1          6     [min=74, max=764, avg=517, sd=270, total=3100]
[12/01 10:36:08   3252s]     -----------------------------------------------------------------------------
[12/01 10:36:08   3252s]     
[12/01 10:36:08   3252s]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[12/01 10:36:08   3252s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/01 10:36:08   3252s]     
[12/01 10:36:08   3252s]     Layer information for route type default_route_type_leaf:
[12/01 10:36:08   3252s]     
[12/01 10:36:08   3252s]     --------------------------------------------------------------------
[12/01 10:36:08   3252s]     Layer    Preferred    Route    Res.          Cap.          RC
[12/01 10:36:08   3252s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/01 10:36:08   3252s]     --------------------------------------------------------------------
[12/01 10:36:08   3252s]     M1       N            H          1.778         0.160         0.284
[12/01 10:36:08   3252s]     M2       N            V          1.400         0.174         0.244
[12/01 10:36:08   3252s]     M3       Y            H          1.400         0.174         0.244
[12/01 10:36:08   3252s]     M4       Y            V          1.400         0.174         0.244
[12/01 10:36:08   3252s]     M5       N            H          1.400         0.174         0.244
[12/01 10:36:08   3252s]     M6       N            V          1.400         0.174         0.244
[12/01 10:36:08   3252s]     M7       N            H          1.400         0.174         0.244
[12/01 10:36:08   3252s]     M8       N            V          0.055         0.208         0.011
[12/01 10:36:08   3252s]     M9       N            H          0.055         0.194         0.011
[12/01 10:36:08   3252s]     --------------------------------------------------------------------
[12/01 10:36:08   3252s]     
[12/01 10:36:08   3252s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/01 10:36:08   3252s]     Unshielded; Mask Constraint: 0; Source: route_type.
[12/01 10:36:08   3252s]     
[12/01 10:36:08   3252s]     Layer information for route type default_route_type_nonleaf:
[12/01 10:36:08   3252s]     
[12/01 10:36:08   3252s]     --------------------------------------------------------------------
[12/01 10:36:08   3252s]     Layer    Preferred    Route    Res.          Cap.          RC
[12/01 10:36:08   3252s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/01 10:36:08   3252s]     --------------------------------------------------------------------
[12/01 10:36:08   3252s]     M1       N            H          1.778         0.243         0.431
[12/01 10:36:08   3252s]     M2       N            V          1.400         0.267         0.374
[12/01 10:36:08   3252s]     M3       Y            H          1.400         0.267         0.374
[12/01 10:36:08   3252s]     M4       Y            V          1.400         0.267         0.374
[12/01 10:36:08   3252s]     M5       N            H          1.400         0.267         0.374
[12/01 10:36:08   3252s]     M6       N            V          1.400         0.267         0.374
[12/01 10:36:08   3252s]     M7       N            H          1.400         0.267         0.374
[12/01 10:36:08   3252s]     M8       N            V          0.055         0.293         0.016
[12/01 10:36:08   3252s]     M9       N            H          0.055         0.308         0.017
[12/01 10:36:08   3252s]     --------------------------------------------------------------------
[12/01 10:36:08   3252s]     
[12/01 10:36:08   3252s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/01 10:36:08   3252s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/01 10:36:08   3252s]     
[12/01 10:36:08   3252s]     Layer information for route type default_route_type_nonleaf:
[12/01 10:36:08   3252s]     
[12/01 10:36:08   3252s]     --------------------------------------------------------------------
[12/01 10:36:08   3252s]     Layer    Preferred    Route    Res.          Cap.          RC
[12/01 10:36:08   3252s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/01 10:36:08   3252s]     --------------------------------------------------------------------
[12/01 10:36:08   3252s]     M1       N            H          1.778         0.160         0.284
[12/01 10:36:08   3252s]     M2       N            V          1.400         0.174         0.244
[12/01 10:36:08   3252s]     M3       Y            H          1.400         0.174         0.244
[12/01 10:36:08   3252s]     M4       Y            V          1.400         0.174         0.244
[12/01 10:36:08   3252s]     M5       N            H          1.400         0.174         0.244
[12/01 10:36:08   3252s]     M6       N            V          1.400         0.174         0.244
[12/01 10:36:08   3252s]     M7       N            H          1.400         0.174         0.244
[12/01 10:36:08   3252s]     M8       N            V          0.055         0.208         0.011
[12/01 10:36:08   3252s]     M9       N            H          0.055         0.194         0.011
[12/01 10:36:08   3252s]     --------------------------------------------------------------------
[12/01 10:36:08   3252s]     
[12/01 10:36:08   3252s]     
[12/01 10:36:08   3252s]     Via selection for estimated routes (rule default):
[12/01 10:36:08   3252s]     
[12/01 10:36:08   3252s]     ------------------------------------------------------------
[12/01 10:36:08   3252s]     Layer    Via Cell    Res.     Cap.     RC       Top of Stack
[12/01 10:36:08   3252s]     Range                (Ohm)    (fF)     (fs)     Only
[12/01 10:36:08   3252s]     ------------------------------------------------------------
[12/01 10:36:08   3252s]     M1-M2    VIA1_V      1.500    0.000    0.000    false
[12/01 10:36:08   3252s]     M2-M3    VIA2_X      1.500    0.000    0.000    false
[12/01 10:36:08   3252s]     M3-M4    VIA3_X      1.500    0.000    0.000    false
[12/01 10:36:08   3252s]     M4-M5    VIA4_X      1.500    0.000    0.000    false
[12/01 10:36:08   3252s]     M5-M6    VIA5_X      1.500    0.000    0.000    false
[12/01 10:36:08   3252s]     M6-M7    VIA6_X      1.500    0.000    0.000    false
[12/01 10:36:08   3252s]     M7-M8    VIA7_X      0.220    0.000    0.000    false
[12/01 10:36:08   3252s]     M8-M9    VIA8_X      0.220    0.000    0.000    false
[12/01 10:36:08   3252s]     ------------------------------------------------------------
[12/01 10:36:08   3252s]     
[12/01 10:36:08   3252s]     Have 4 CPUs available for CTS. Selected algorithms will run multithreaded.
[12/01 10:36:08   3252s]     No ideal or dont_touch nets found in the clock tree
[12/01 10:36:08   3252s]     No dont_touch hnets found in the clock tree
[12/01 10:36:08   3252s]     
[12/01 10:36:08   3252s]     Total number of dont_touch hpins in the clock network: 2
[12/01 10:36:08   3252s]       Large numbers of dont_touch hpins may damage runtime and QoR.
[12/01 10:36:08   3252s]       Use report_ccopt_clock_tree_structure or the Clock Tree Debugger in unit delay mode to debug these.
[12/01 10:36:08   3252s]     
[12/01 10:36:08   3252s]     Summary of reasons for dont_touch hpins in the clock network:
[12/01 10:36:08   3252s]     
[12/01 10:36:08   3252s]     -----------------------
[12/01 10:36:08   3252s]     Reason            Count
[12/01 10:36:08   3252s]     -----------------------
[12/01 10:36:08   3252s]     sdc_constraint      2
[12/01 10:36:08   3252s]     -----------------------
[12/01 10:36:08   3252s]     
[12/01 10:36:08   3252s]     Total number of dont_touch hpins in the clock network with a physical location (typically partition pins): 0
[12/01 10:36:08   3252s]     
[12/01 10:36:08   3252s]     Summary of dont_touch hpins in the clock network representing physical hierarchy:
[12/01 10:36:08   3252s]     
[12/01 10:36:08   3252s]     ---------------------
[12/01 10:36:08   3252s]     Type            Count
[12/01 10:36:08   3252s]     ---------------------
[12/01 10:36:08   3252s]     ilm               0
[12/01 10:36:08   3252s]     partition         0
[12/01 10:36:08   3252s]     power_domain      0
[12/01 10:36:08   3252s]     fence             0
[12/01 10:36:08   3252s]     none              2
[12/01 10:36:08   3252s]     ---------------------
[12/01 10:36:08   3252s]     Total             2
[12/01 10:36:08   3252s]     ---------------------
[12/01 10:36:08   3252s]     
[12/01 10:36:08   3252s]     Checking for illegal sizes of clock logic instances...
[12/01 10:36:08   3252s]     Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 10:36:08   3252s]     
[12/01 10:36:08   3252s]     Filtering reasons for cell type: buffer
[12/01 10:36:08   3252s]     =======================================
[12/01 10:36:08   3252s]     
[12/01 10:36:08   3252s]     -------------------------------------------------------------------
[12/01 10:36:08   3252s]     Clock trees    Power domain    Reason              Library cells
[12/01 10:36:08   3252s]     -------------------------------------------------------------------
[12/01 10:36:08   3252s]     all            auto-default    Library trimming    { BUFX16BA10TR }
[12/01 10:36:08   3252s]     -------------------------------------------------------------------
[12/01 10:36:08   3252s]     
[12/01 10:36:08   3252s]     Filtering reasons for cell type: inverter
[12/01 10:36:08   3252s]     =========================================
[12/01 10:36:08   3252s]     
[12/01 10:36:08   3252s]     -------------------------------------------------------------------------------------------------------------------------------------
[12/01 10:36:08   3252s]     Clock trees    Power domain    Reason                         Library cells
[12/01 10:36:08   3252s]     -------------------------------------------------------------------------------------------------------------------------------------
[12/01 10:36:08   3252s]     all            auto-default    Library trimming               { INVX0P5BA10TR INVX0P6BA10TR INVX0P7BA10TR INVX0P8BA10TR INVX1P2BA10TR
[12/01 10:36:08   3252s]                                                                     INVX1P4BA10TR INVX1P7BA10TR INVX2P5BA10TR INVX3P5BA10TR }
[12/01 10:36:08   3252s]     all            auto-default    Unbalanced rise/fall delays    { INVX0P5MA10TR INVX0P6MA10TR INVX0P7MA10TR INVX0P8MA10TR INVX11MA10TR
[12/01 10:36:08   3252s]                                                                     INVX13MA10TR INVX16MA10TR INVX1MA10TR INVX1P2MA10TR INVX1P4MA10TR
[12/01 10:36:08   3252s]                                                                     INVX1P7MA10TR INVX2MA10TR INVX2P5MA10TR INVX3MA10TR INVX3P5MA10TR
[12/01 10:36:08   3252s]                                                                     INVX4MA10TR INVX5MA10TR INVX6MA10TR INVX7P5MA10TR INVX9MA10TR }
[12/01 10:36:08   3252s]     -------------------------------------------------------------------------------------------------------------------------------------
[12/01 10:36:08   3252s]     
[12/01 10:36:08   3252s]     
[12/01 10:36:08   3252s]     Validating CTS configuration done. (took cpu=0:00:04.2 real=0:00:04.2)
[12/01 10:36:08   3252s]     CCOpt configuration status: all checks passed.
[12/01 10:36:08   3252s]   Reconstructing clock tree datastructures, skew aware done.
[12/01 10:36:08   3252s] Initializing clock structures done.
[12/01 10:36:08   3252s] PRO...
[12/01 10:36:08   3252s]   PRO active optimizations:
[12/01 10:36:08   3252s]    - DRV fixing with sizing
[12/01 10:36:08   3252s]   
[12/01 10:36:08   3252s]   Detected clock skew data from CTS
[12/01 10:36:08   3252s]   Clock tree timing engine global stage delay update for slowDC:setup.late...
[12/01 10:36:08   3252s]   Clock tree timing engine global stage delay update for slowDC:setup.late done. (took cpu=0:00:00.4 real=0:00:00.1)
[12/01 10:36:08   3253s]   Clock DAG stats PRO initial state:
[12/01 10:36:08   3253s]     cell counts      : b=142, i=2, icg=0, nicg=1, l=4, total=149
[12/01 10:36:08   3253s]     misc counts      : r=4, pp=2
[12/01 10:36:08   3253s]     cell areas       : b=1463.600um^2, i=3.600um^2, icg=0.000um^2, nicg=9.200um^2, l=27.600um^2, total=1504.000um^2
[12/01 10:36:08   3253s]     cell capacitance : b=0.929pF, i=0.006pF, icg=0.000pF, nicg=0.006pF, l=0.035pF, total=0.978pF
[12/01 10:36:08   3253s]     sink capacitance : count=11339, total=9.947pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/01 10:36:08   3253s]     wire capacitance : top=0.000pF, trunk=0.928pF, leaf=6.844pF, total=7.772pF
[12/01 10:36:08   3253s]     wire lengths     : top=0.000um, trunk=9118.800um, leaf=54650.370um, total=63769.170um
[12/01 10:36:08   3253s]     hp wire lengths  : top=0.000um, trunk=8038.000um, leaf=16102.900um, total=24140.900um
[12/01 10:36:08   3253s]   Clock DAG net violations PRO initial state: none
[12/01 10:36:08   3253s]   Clock DAG primary half-corner transition distribution PRO initial state:
[12/01 10:36:08   3253s]     Trunk : target=0.118ns count=31 avg=0.058ns sd=0.031ns min=0.000ns max=0.113ns {19 <= 0.071ns, 10 <= 0.094ns, 1 <= 0.106ns, 0 <= 0.112ns, 1 <= 0.118ns}
[12/01 10:36:08   3253s]     Leaf  : target=0.118ns count=125 avg=0.094ns sd=0.015ns min=0.021ns max=0.118ns {5 <= 0.071ns, 19 <= 0.094ns, 94 <= 0.106ns, 5 <= 0.112ns, 2 <= 0.118ns}
[12/01 10:36:08   3253s]   Clock DAG library cell distribution PRO initial state {count}:
[12/01 10:36:08   3253s]      Bufs: BUFX16MA10TR: 21 FRICGX13BA10TR: 12 FRICGX11BA10TR: 101 BUFX5BA10TR: 8 
[12/01 10:36:08   3253s]      Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/01 10:36:08   3253s]     NICGs: AND2X8MA10TR: 1 
[12/01 10:36:08   3253s]    Logics: BUFZX11MA10TR: 1 NOR2X6MA10TR: 1 NAND2X1BA10TR: 1 NOR2X1AA10TR: 1 
[12/01 10:36:08   3253s]   Clock DAG hash PRO initial state: 18062034680332443855 4056718915892359320
[12/01 10:36:08   3253s]   Clock DAG hash PRO initial state: 18062034680332443855 4056718915892359320
[12/01 10:36:08   3253s]   Primary reporting skew groups PRO initial state:
[12/01 10:36:08   3253s]     skew_group default.my_clk/mode: unconstrained
[12/01 10:36:08   3253s]         min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_0_/CK
[12/01 10:36:08   3253s]         max path sink: vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/R_31706/CK
[12/01 10:36:08   3253s]   Skew group summary PRO initial state:
[12/01 10:36:08   3253s]     skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.332, max=0.363, avg=0.352, sd=0.015], skew [0.031 vs 0.058], 100% {0.332, 0.363} (wid=0.093 ws=0.001) (gid=0.270 gs=0.032)
[12/01 10:36:08   3253s]     skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.362, max=0.363, avg=0.362, sd=0.000], skew [0.000 vs 0.058], 100% {0.362, 0.363} (wid=0.093 ws=0.000) (gid=0.270 gs=0.000)
[12/01 10:36:08   3253s]     skew_group my_clk/mode: insertion delay [min=0.541, max=0.614, avg=0.592, sd=0.013], skew [0.073 vs 0.058*], 99.6% {0.556, 0.614} (wid=0.190 ws=0.100) (gid=0.513 gs=0.110)
[12/01 10:36:08   3253s]   Recomputing CTS skew targets...
[12/01 10:36:08   3253s]   Resolving skew group constraints...
[12/01 10:36:09   3253s]     Solving LP: 3 skew groups; 23 fragments, 37 fraglets and 38 vertices; 117 variables and 349 constraints; tolerance 1
[12/01 10:36:09   3253s]   Resolving skew group constraints done.
[12/01 10:36:09   3253s]   Recomputing CTS skew targets done. (took cpu=0:00:00.5 real=0:00:00.5)
[12/01 10:36:09   3253s]   PRO Fixing DRVs...
[12/01 10:36:09   3253s]     Clock DAG hash before 'PRO Fixing DRVs': 18062034680332443855 4056718915892359320
[12/01 10:36:09   3253s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/01 10:36:09   3253s]     CCOpt-PRO: considered: 153, tested: 153, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[12/01 10:36:09   3253s]     
[12/01 10:36:09   3253s]     PRO Statistics: Fix DRVs (cell sizing):
[12/01 10:36:09   3253s]     =======================================
[12/01 10:36:09   3253s]     
[12/01 10:36:09   3253s]     Cell changes by Net Type:
[12/01 10:36:09   3253s]     
[12/01 10:36:09   3253s]     -------------------------------------------------------------------------------------------------
[12/01 10:36:09   3253s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[12/01 10:36:09   3253s]     -------------------------------------------------------------------------------------------------
[12/01 10:36:09   3253s]     top                0            0           0            0                    0                0
[12/01 10:36:09   3253s]     trunk              0            0           0            0                    0                0
[12/01 10:36:09   3253s]     leaf               0            0           0            0                    0                0
[12/01 10:36:09   3253s]     -------------------------------------------------------------------------------------------------
[12/01 10:36:09   3253s]     Total              0            0           0            0                    0                0
[12/01 10:36:09   3253s]     -------------------------------------------------------------------------------------------------
[12/01 10:36:09   3253s]     
[12/01 10:36:09   3253s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[12/01 10:36:09   3253s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[12/01 10:36:09   3253s]     
[12/01 10:36:09   3254s]     Clock DAG stats after 'PRO Fixing DRVs':
[12/01 10:36:09   3254s]       cell counts      : b=142, i=2, icg=0, nicg=1, l=4, total=149
[12/01 10:36:09   3254s]       misc counts      : r=4, pp=2
[12/01 10:36:09   3254s]       cell areas       : b=1463.600um^2, i=3.600um^2, icg=0.000um^2, nicg=9.200um^2, l=27.600um^2, total=1504.000um^2
[12/01 10:36:09   3254s]       cell capacitance : b=0.929pF, i=0.006pF, icg=0.000pF, nicg=0.006pF, l=0.035pF, total=0.978pF
[12/01 10:36:09   3254s]       sink capacitance : count=11339, total=9.947pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/01 10:36:09   3254s]       wire capacitance : top=0.000pF, trunk=0.928pF, leaf=6.844pF, total=7.772pF
[12/01 10:36:09   3254s]       wire lengths     : top=0.000um, trunk=9118.800um, leaf=54650.370um, total=63769.170um
[12/01 10:36:09   3254s]       hp wire lengths  : top=0.000um, trunk=8038.000um, leaf=16102.900um, total=24140.900um
[12/01 10:36:09   3254s]     Clock DAG net violations after 'PRO Fixing DRVs': none
[12/01 10:36:09   3254s]     Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
[12/01 10:36:09   3254s]       Trunk : target=0.118ns count=31 avg=0.058ns sd=0.031ns min=0.000ns max=0.113ns {19 <= 0.071ns, 10 <= 0.094ns, 1 <= 0.106ns, 0 <= 0.112ns, 1 <= 0.118ns}
[12/01 10:36:09   3254s]       Leaf  : target=0.118ns count=125 avg=0.094ns sd=0.015ns min=0.021ns max=0.118ns {5 <= 0.071ns, 19 <= 0.094ns, 94 <= 0.106ns, 5 <= 0.112ns, 2 <= 0.118ns}
[12/01 10:36:09   3254s]     Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
[12/01 10:36:09   3254s]        Bufs: BUFX16MA10TR: 21 FRICGX13BA10TR: 12 FRICGX11BA10TR: 101 BUFX5BA10TR: 8 
[12/01 10:36:09   3254s]        Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/01 10:36:09   3254s]       NICGs: AND2X8MA10TR: 1 
[12/01 10:36:09   3254s]      Logics: BUFZX11MA10TR: 1 NOR2X6MA10TR: 1 NAND2X1BA10TR: 1 NOR2X1AA10TR: 1 
[12/01 10:36:09   3254s]     Clock DAG hash after 'PRO Fixing DRVs': 18062034680332443855 4056718915892359320
[12/01 10:36:09   3254s]     Clock DAG hash after 'PRO Fixing DRVs': 18062034680332443855 4056718915892359320
[12/01 10:36:09   3254s]     Primary reporting skew groups after 'PRO Fixing DRVs':
[12/01 10:36:09   3254s]       skew_group default.my_clk/mode: unconstrained
[12/01 10:36:09   3254s]           min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_0_/CK
[12/01 10:36:09   3254s]           max path sink: vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/R_31706/CK
[12/01 10:36:09   3254s]     Skew group summary after 'PRO Fixing DRVs':
[12/01 10:36:09   3254s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.332, max=0.363], skew [0.031 vs 0.058]
[12/01 10:36:09   3254s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.362, max=0.363], skew [0.000 vs 0.058]
[12/01 10:36:09   3254s]       skew_group my_clk/mode: insertion delay [min=0.541, max=0.614], skew [0.073 vs 0.058*]
[12/01 10:36:09   3254s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 10:36:09   3254s]   PRO Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.3)
[12/01 10:36:09   3254s]   
[12/01 10:36:09   3254s]   Slew Diagnostics: After DRV fixing
[12/01 10:36:09   3254s]   ==================================
[12/01 10:36:09   3254s]   
[12/01 10:36:09   3254s]   Global Causes:
[12/01 10:36:09   3254s]   
[12/01 10:36:09   3254s]   -------------------------------------
[12/01 10:36:09   3254s]   Cause
[12/01 10:36:09   3254s]   -------------------------------------
[12/01 10:36:09   3254s]   DRV fixing with buffering is disabled
[12/01 10:36:09   3254s]   -------------------------------------
[12/01 10:36:09   3254s]   
[12/01 10:36:09   3254s]   Top 5 overslews:
[12/01 10:36:09   3254s]   
[12/01 10:36:09   3254s]   ---------------------------------
[12/01 10:36:09   3254s]   Overslew    Causes    Driving Pin
[12/01 10:36:09   3254s]   ---------------------------------
[12/01 10:36:09   3254s]     (empty table)
[12/01 10:36:09   3254s]   ---------------------------------
[12/01 10:36:09   3254s]   
[12/01 10:36:09   3254s]   Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[12/01 10:36:09   3254s]   
[12/01 10:36:09   3254s]   -------------------
[12/01 10:36:09   3254s]   Cause    Occurences
[12/01 10:36:09   3254s]   -------------------
[12/01 10:36:09   3254s]     (empty table)
[12/01 10:36:09   3254s]   -------------------
[12/01 10:36:09   3254s]   
[12/01 10:36:09   3254s]   Violation diagnostics counts from the 0 nodes that have violations:
[12/01 10:36:09   3254s]   
[12/01 10:36:09   3254s]   -------------------
[12/01 10:36:09   3254s]   Cause    Occurences
[12/01 10:36:09   3254s]   -------------------
[12/01 10:36:09   3254s]     (empty table)
[12/01 10:36:09   3254s]   -------------------
[12/01 10:36:09   3254s]   
[12/01 10:36:09   3254s]   Reconnecting optimized routes...
[12/01 10:36:09   3254s]   Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/01 10:36:09   3254s]   Set dirty flag on 0 instances, 0 nets
[12/01 10:36:09   3254s]   Clock tree timing engine global stage delay update for slowDC:setup.late...
[12/01 10:36:09   3254s] End AAE Lib Interpolated Model. (MEM=3950.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 10:36:09   3254s]   Clock tree timing engine global stage delay update for slowDC:setup.late done. (took cpu=0:00:00.4 real=0:00:00.2)
[12/01 10:36:09   3254s]   Clock DAG stats PRO final:
[12/01 10:36:09   3254s]     cell counts      : b=142, i=2, icg=0, nicg=1, l=4, total=149
[12/01 10:36:09   3254s]     misc counts      : r=4, pp=2
[12/01 10:36:09   3254s]     cell areas       : b=1463.600um^2, i=3.600um^2, icg=0.000um^2, nicg=9.200um^2, l=27.600um^2, total=1504.000um^2
[12/01 10:36:09   3254s]     cell capacitance : b=0.929pF, i=0.006pF, icg=0.000pF, nicg=0.006pF, l=0.035pF, total=0.978pF
[12/01 10:36:09   3254s]     sink capacitance : count=11339, total=9.947pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/01 10:36:09   3254s]     wire capacitance : top=0.000pF, trunk=0.928pF, leaf=6.844pF, total=7.772pF
[12/01 10:36:09   3254s]     wire lengths     : top=0.000um, trunk=9118.800um, leaf=54650.370um, total=63769.170um
[12/01 10:36:09   3254s]     hp wire lengths  : top=0.000um, trunk=8038.000um, leaf=16102.900um, total=24140.900um
[12/01 10:36:09   3254s]   Clock DAG net violations PRO final: none
[12/01 10:36:09   3254s]   Clock DAG primary half-corner transition distribution PRO final:
[12/01 10:36:09   3254s]     Trunk : target=0.118ns count=31 avg=0.058ns sd=0.031ns min=0.000ns max=0.113ns {19 <= 0.071ns, 10 <= 0.094ns, 1 <= 0.106ns, 0 <= 0.112ns, 1 <= 0.118ns}
[12/01 10:36:09   3254s]     Leaf  : target=0.118ns count=125 avg=0.094ns sd=0.015ns min=0.021ns max=0.118ns {5 <= 0.071ns, 19 <= 0.094ns, 94 <= 0.106ns, 5 <= 0.112ns, 2 <= 0.118ns}
[12/01 10:36:09   3254s]   Clock DAG library cell distribution PRO final {count}:
[12/01 10:36:09   3254s]      Bufs: BUFX16MA10TR: 21 FRICGX13BA10TR: 12 FRICGX11BA10TR: 101 BUFX5BA10TR: 8 
[12/01 10:36:09   3254s]      Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/01 10:36:09   3254s]     NICGs: AND2X8MA10TR: 1 
[12/01 10:36:09   3254s]    Logics: BUFZX11MA10TR: 1 NOR2X6MA10TR: 1 NAND2X1BA10TR: 1 NOR2X1AA10TR: 1 
[12/01 10:36:09   3254s]   Clock DAG hash PRO final: 18062034680332443855 4056718915892359320
[12/01 10:36:09   3254s]   Clock DAG hash PRO final: 18062034680332443855 4056718915892359320
[12/01 10:36:09   3254s]   Primary reporting skew groups PRO final:
[12/01 10:36:09   3254s]     skew_group default.my_clk/mode: unconstrained
[12/01 10:36:09   3254s]         min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_0_/CK
[12/01 10:36:09   3254s]         max path sink: vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/R_31706/CK
[12/01 10:36:09   3254s]   Skew group summary PRO final:
[12/01 10:36:09   3254s]     skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.332, max=0.363, avg=0.352, sd=0.015], skew [0.031 vs 0.058], 100% {0.332, 0.363} (wid=0.093 ws=0.001) (gid=0.270 gs=0.032)
[12/01 10:36:09   3254s]     skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.362, max=0.363, avg=0.362, sd=0.000], skew [0.000 vs 0.058], 100% {0.362, 0.363} (wid=0.093 ws=0.000) (gid=0.270 gs=0.000)
[12/01 10:36:09   3255s]     skew_group my_clk/mode: insertion delay [min=0.541, max=0.614, avg=0.592, sd=0.013], skew [0.073 vs 0.058*], 99.6% {0.556, 0.614} (wid=0.190 ws=0.100) (gid=0.513 gs=0.110)
[12/01 10:36:09   3255s] PRO done.
[12/01 10:36:09   3255s] Restoring CTS place status for unmodified clock tree cells and sinks.
[12/01 10:36:09   3255s] numClockCells = 159, numClockCellsFixed = 0, numClockCellsRestored = 149, numClockLatches = 1, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[12/01 10:36:10   3255s] Net route status summary:
[12/01 10:36:10   3255s]   Clock:       153 (unrouted=0, trialRouted=0, noStatus=0, routed=153, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/01 10:36:10   3255s]   Non-clock: 108725 (unrouted=2160, trialRouted=0, noStatus=0, routed=106565, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2160, (crossesIlmBoundary AND tooFewTerms=0)])
[12/01 10:36:10   3255s] Updating delays...
[12/01 10:36:10   3255s] Updating delays done.
[12/01 10:36:10   3255s] PRO done. (took cpu=0:00:08.5 real=0:00:07.7)
[12/01 10:36:10   3255s] Leaving CCOpt scope - Cleaning up placement interface...
[12/01 10:36:10   3255s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:4194.1M, EPOCH TIME: 1669912570.522773
[12/01 10:36:10   3255s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.048, REAL:0.050, MEM:3706.1M, EPOCH TIME: 1669912570.572608
[12/01 10:36:10   3255s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 10:36:10   3255s] *** ClockDrv #2 [finish] : cpu/real = 0:00:08.9/0:00:08.1 (1.1), totSession cpu/real = 0:54:15.9/0:25:33.0 (2.1), mem = 3706.1M
[12/01 10:36:10   3255s] 
[12/01 10:36:10   3255s] =============================================================================================
[12/01 10:36:10   3255s]  Step TAT Report for ClockDrv #2                                                21.10-p004_1
[12/01 10:36:10   3255s] =============================================================================================
[12/01 10:36:10   3255s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 10:36:10   3255s] ---------------------------------------------------------------------------------------------
[12/01 10:36:10   3255s] [ PostCommitDelayUpdate  ]      1   0:00:00.1  (   1.1 % )     0:00:00.2 /  0:00:00.5    2.2
[12/01 10:36:10   3255s] [ IncrDelayCalc          ]     11   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.4    2.9
[12/01 10:36:10   3255s] [ MISC                   ]          0:00:07.9  (  97.1 % )     0:00:07.9 /  0:00:08.3    1.1
[12/01 10:36:10   3255s] ---------------------------------------------------------------------------------------------
[12/01 10:36:10   3255s]  ClockDrv #2 TOTAL                  0:00:08.1  ( 100.0 % )     0:00:08.1 /  0:00:08.9    1.1
[12/01 10:36:10   3255s] ---------------------------------------------------------------------------------------------
[12/01 10:36:10   3255s] 
[12/01 10:36:11   3258s] **INFO: Start fixing DRV (Mem = 3613.62M) ...
[12/01 10:36:11   3258s] Begin: GigaOpt DRV Optimization
[12/01 10:36:11   3258s] Glitch fixing enabled
[12/01 10:36:11   3258s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -max_fanout -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 4  -glitch
[12/01 10:36:11   3258s] *** DrvOpt #9 [begin] : totSession cpu/real = 0:54:18.4/0:25:34.3 (2.1), mem = 3613.6M
[12/01 10:36:12   3258s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[12/01 10:36:12   3258s] Info: 153 clock nets excluded from IPO operation.
[12/01 10:36:12   3258s] End AAE Lib Interpolated Model. (MEM=3613.62 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 10:36:12   3258s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1508544.18
[12/01 10:36:12   3258s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/01 10:36:12   3258s] ### Creating PhyDesignMc. totSessionCpu=0:54:19 mem=3613.6M
[12/01 10:36:12   3258s] OPERPROF: Starting DPlace-Init at level 1, MEM:3613.6M, EPOCH TIME: 1669912572.409229
[12/01 10:36:12   3258s] z: 2, totalTracks: 1
[12/01 10:36:12   3258s] z: 4, totalTracks: 1
[12/01 10:36:12   3258s] z: 6, totalTracks: 1
[12/01 10:36:12   3258s] z: 8, totalTracks: 1
[12/01 10:36:12   3258s] #spOpts: VtWidth mergeVia=F 
[12/01 10:36:12   3259s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3613.6M, EPOCH TIME: 1669912572.545483
[12/01 10:36:12   3259s] 
[12/01 10:36:12   3259s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/01 10:36:12   3259s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.330, REAL:0.340, MEM:3613.6M, EPOCH TIME: 1669912572.885891
[12/01 10:36:12   3259s] [CPU] DPlace-Init (cpu=0:00:00.5, real=0:00:00.0, mem=3613.6MB).
[12/01 10:36:12   3259s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.501, REAL:0.512, MEM:3613.6M, EPOCH TIME: 1669912572.921325
[12/01 10:36:13   3261s] TotalInstCnt at PhyDesignMc Initialization: 105,694
[12/01 10:36:13   3261s] ### Creating PhyDesignMc, finished. totSessionCpu=0:54:21 mem=3622.6M
[12/01 10:36:13   3261s] #optDebug: Start CG creation (mem=3622.6M)
[12/01 10:36:13   3261s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 2.000000 defLenToSkip 14.000000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 14.000000 
[12/01 10:36:13   3261s] (cpu=0:00:00.2, mem=3722.6M)
[12/01 10:36:13   3261s]  ...processing cgPrt (cpu=0:00:00.2, mem=3722.6M)
[12/01 10:36:13   3261s]  ...processing cgEgp (cpu=0:00:00.2, mem=3722.6M)
[12/01 10:36:13   3261s]  ...processing cgPbk (cpu=0:00:00.2, mem=3722.6M)
[12/01 10:36:13   3261s]  ...processing cgNrb(cpu=0:00:00.2, mem=3722.6M)
[12/01 10:36:13   3261s]  ...processing cgObs (cpu=0:00:00.2, mem=3722.6M)
[12/01 10:36:13   3261s]  ...processing cgCon (cpu=0:00:00.2, mem=3722.6M)
[12/01 10:36:13   3261s]  ...processing cgPdm (cpu=0:00:00.2, mem=3722.6M)
[12/01 10:36:13   3261s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=3722.6M)
[12/01 10:36:13   3261s] ### Creating RouteCongInterface, started
[12/01 10:36:13   3261s] ### Creating LA Mngr. totSessionCpu=0:54:21 mem=3722.6M
[12/01 10:36:13   3261s] ### Creating LA Mngr, finished. totSessionCpu=0:54:21 mem=3722.6M
[12/01 10:36:14   3262s] ### Creating RouteCongInterface, finished
[12/01 10:36:14   3262s] 
[12/01 10:36:14   3262s] Creating Lib Analyzer ...
[12/01 10:36:14   3262s] 
[12/01 10:36:14   3262s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/01 10:36:14   3262s] Summary for sequential cells identification: 
[12/01 10:36:14   3262s]   Identified SBFF number: 148
[12/01 10:36:14   3262s]   Identified MBFF number: 0
[12/01 10:36:14   3262s]   Identified SB Latch number: 0
[12/01 10:36:14   3262s]   Identified MB Latch number: 0
[12/01 10:36:14   3262s]   Not identified SBFF number: 0
[12/01 10:36:14   3262s]   Not identified MBFF number: 0
[12/01 10:36:14   3262s]   Not identified SB Latch number: 0
[12/01 10:36:14   3262s]   Not identified MB Latch number: 0
[12/01 10:36:14   3262s]   Number of sequential cells which are not FFs: 106
[12/01 10:36:14   3262s]  Visiting view : slowView
[12/01 10:36:14   3262s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/01 10:36:14   3262s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/01 10:36:14   3262s]  Visiting view : fastView
[12/01 10:36:14   3262s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/01 10:36:14   3262s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/01 10:36:14   3262s] TLC MultiMap info (StdDelay):
[12/01 10:36:14   3262s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/01 10:36:14   3262s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/01 10:36:14   3262s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/01 10:36:14   3262s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/01 10:36:14   3262s]  Setting StdDelay to: 15.6ps
[12/01 10:36:14   3262s] 
[12/01 10:36:14   3262s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/01 10:36:14   3262s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/01 10:36:14   3262s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/01 10:36:14   3262s] Total number of usable buffers from Lib Analyzer: 40 ( BUFX1MA10TR BUFX1BA10TR BUFHX1MA10TR BUFHX0P8MA10TR BUFX2MA10TR BUFX2BA10TR BUFX1P7MA10TR BUFHX1P7MA10TR BUFX3MA10TR BUFX3BA10TR BUFX2P5MA10TR BUFHX2MA10TR BUFHX3MA10TR BUFHX2P5MA10TR BUFX4MA10TR BUFX4BA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR BUFHX6MA10TR BUFX7P5MA10TR BUFX7P5BA10TR FRICGX6BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR FRICGX7P5BA10TR BUFX11MA10TR BUFX11BA10TR BUFHX9MA10TR BUFX13MA10TR BUFX13BA10TR BUFHX11MA10TR BUFX16MA10TR BUFX16BA10TR BUFHX13MA10TR BUFHX16MA10TR)
[12/01 10:36:14   3262s] Total number of usable inverters from Lib Analyzer: 28 ( INVX1MA10TR INVX1BA10TR INVX0P8BA10TR INVX0P6BA10TR INVX2MA10TR INVX2BA10TR INVX1P7BA10TR INVX1P4BA10TR INVX3MA10TR INVX3BA10TR INVX2P5BA10TR INVX4MA10TR INVX4BA10TR INVX3P5BA10TR INVX5MA10TR INVX5BA10TR INVX6MA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9MA10TR INVX9BA10TR INVX11MA10TR INVX11BA10TR INVX13MA10TR INVX13BA10TR INVX16MA10TR INVX16BA10TR)
[12/01 10:36:14   3262s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TR DLY4X0P5MA10TR)
[12/01 10:36:14   3262s] 
[12/01 10:36:14   3262s] {RT default_rc_corner 0 6 6 0}
[12/01 10:36:16   3264s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:54:24 mem=3715.4M
[12/01 10:36:16   3264s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:54:24 mem=3715.4M
[12/01 10:36:16   3264s] Creating Lib Analyzer, finished. 
[12/01 10:36:18   3266s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
[12/01 10:36:18   3266s] **INFO: Disabling fanout fix in postRoute stage.
[12/01 10:36:18   3266s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3866.1M, EPOCH TIME: 1669912578.876057
[12/01 10:36:18   3266s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.004, REAL:0.004, MEM:3866.1M, EPOCH TIME: 1669912578.879823
[12/01 10:36:20   3268s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 10:36:20   3268s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[12/01 10:36:20   3268s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 10:36:20   3268s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/01 10:36:20   3268s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 10:36:20   3268s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/01 10:36:20   3269s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/01 10:36:20   3269s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/01 10:36:22   3270s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    28.60|     0.00|       0|       0|       0|  8.31%|          |         |
[12/01 10:36:22   3270s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/01 10:36:22   3270s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/01 10:36:22   3270s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/01 10:36:22   3271s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    28.60|     0.00|       0|       0|       0|  8.31%| 0:00:00.0|  3919.8M|
[12/01 10:36:22   3271s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 10:36:22   3271s] 
[12/01 10:36:22   3271s] *** Finish DRV Fixing (cpu=0:00:04.6 real=0:00:04.0 mem=3919.8M) ***
[12/01 10:36:22   3271s] 
[12/01 10:36:22   3271s] Begin: glitch net info
[12/01 10:36:22   3271s] glitch slack range: number of glitch nets
[12/01 10:36:22   3271s] glitch slack < -0.32 : 0
[12/01 10:36:22   3271s] -0.32 < glitch slack < -0.28 : 0
[12/01 10:36:22   3271s] -0.28 < glitch slack < -0.24 : 0
[12/01 10:36:22   3271s] -0.24 < glitch slack < -0.2 : 0
[12/01 10:36:22   3271s] -0.2 < glitch slack < -0.16 : 0
[12/01 10:36:22   3271s] -0.16 < glitch slack < -0.12 : 0
[12/01 10:36:22   3271s] -0.12 < glitch slack < -0.08 : 0
[12/01 10:36:22   3271s] -0.08 < glitch slack < -0.04 : 0
[12/01 10:36:22   3271s] -0.04 < glitch slack : 0
[12/01 10:36:22   3271s] End: glitch net info
[12/01 10:36:22   3271s] Total-nets :: 106718, Stn-nets :: 0, ratio :: 0 %
[12/01 10:36:22   3271s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3827.9M, EPOCH TIME: 1669912582.674039
[12/01 10:36:22   3271s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.034, REAL:0.034, MEM:3703.9M, EPOCH TIME: 1669912582.708039
[12/01 10:36:22   3271s] TotalInstCnt at PhyDesignMc Destruction: 105,694
[12/01 10:36:22   3271s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1508544.18
[12/01 10:36:22   3271s] *** DrvOpt #9 [finish] : cpu/real = 0:00:13.1/0:00:10.8 (1.2), totSession cpu/real = 0:54:31.6/0:25:45.1 (2.1), mem = 3703.9M
[12/01 10:36:22   3271s] 
[12/01 10:36:22   3271s] =============================================================================================
[12/01 10:36:22   3271s]  Step TAT Report for DrvOpt #9                                                  21.10-p004_1
[12/01 10:36:22   3271s] =============================================================================================
[12/01 10:36:22   3271s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 10:36:22   3271s] ---------------------------------------------------------------------------------------------
[12/01 10:36:22   3271s] [ SlackTraversorInit     ]      1   0:00:01.0  (   9.3 % )     0:00:01.0 /  0:00:01.4    1.4
[12/01 10:36:22   3271s] [ CellServerInit         ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.1
[12/01 10:36:22   3271s] [ LibAnalyzerInit        ]      1   0:00:01.8  (  16.2 % )     0:00:01.8 /  0:00:01.8    1.0
[12/01 10:36:22   3271s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 10:36:22   3271s] [ PlacerInterfaceInit    ]      1   0:00:01.3  (  12.4 % )     0:00:01.3 /  0:00:02.3    1.7
[12/01 10:36:22   3271s] [ RouteCongInterfaceInit ]      1   0:00:00.7  (   6.4 % )     0:00:00.7 /  0:00:00.9    1.4
[12/01 10:36:22   3271s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (   1.8 % )     0:00:00.2 /  0:00:00.2    1.0
[12/01 10:36:22   3271s] [ DrvFindVioNets         ]      2   0:00:00.4  (   3.3 % )     0:00:00.4 /  0:00:01.1    3.2
[12/01 10:36:22   3271s] [ DrvComputeSummary      ]      2   0:00:01.7  (  16.0 % )     0:00:01.7 /  0:00:01.7    1.0
[12/01 10:36:22   3271s] [ ReportGlitchViolation  ]      1   0:00:00.3  (   2.4 % )     0:00:00.3 /  0:00:00.3    1.0
[12/01 10:36:22   3271s] [ MISC                   ]          0:00:03.4  (  31.9 % )     0:00:03.4 /  0:00:03.4    1.0
[12/01 10:36:22   3271s] ---------------------------------------------------------------------------------------------
[12/01 10:36:22   3271s]  DrvOpt #9 TOTAL                    0:00:10.8  ( 100.0 % )     0:00:10.8 /  0:00:13.1    1.2
[12/01 10:36:22   3271s] ---------------------------------------------------------------------------------------------
[12/01 10:36:22   3271s] 
[12/01 10:36:22   3271s] drv optimizer changes nothing and skips refinePlace
[12/01 10:36:22   3271s] End: GigaOpt DRV Optimization
[12/01 10:36:22   3271s] **optDesign ... cpu = 0:02:23, real = 0:01:29, mem = 3011.9M, totSessionCpu=0:54:32 **
[12/01 10:36:22   3271s] *info:
[12/01 10:36:22   3271s] **INFO: Completed fixing DRV (CPU Time = 0:00:13, Mem = 3703.88M).
[12/01 10:36:22   3271s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3703.9M, EPOCH TIME: 1669912582.890863
[12/01 10:36:23   3272s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.356, REAL:0.358, MEM:3703.9M, EPOCH TIME: 1669912583.248702
[12/01 10:36:24   3274s] 
------------------------------------------------------------------
     SI Timing Summary (cpu=0.22min real=0.18min mem=3703.9M)
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| 28.602  | 33.259  | 33.259  | 28.602  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  12547  |  12540  |    2    |    5    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 8.309%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:02:26, real = 0:01:31, mem = 3010.0M, totSessionCpu=0:54:35 **
[12/01 10:36:25   3276s]   DRV Snapshot: (REF)
[12/01 10:36:25   3276s]          Tran DRV: 0 (0)
[12/01 10:36:25   3276s]           Cap DRV: 0 (0)
[12/01 10:36:25   3276s]        Fanout DRV: 0 (0)
[12/01 10:36:25   3276s]            Glitch: 0 (0)
[12/01 10:36:26   3277s]   Timing Snapshot: (REF)
[12/01 10:36:26   3277s]      Weighted WNS: 0.000
[12/01 10:36:26   3277s]       All  PG WNS: 0.000
[12/01 10:36:26   3277s]       High PG WNS: 0.000
[12/01 10:36:26   3277s]       All  PG TNS: 0.000
[12/01 10:36:26   3277s]       High PG TNS: 0.000
[12/01 10:36:26   3277s]       Low  PG TNS: 0.000
[12/01 10:36:26   3277s]    Category Slack: { [L, 28.602] [H, 33.259] [H, 33.259] }
[12/01 10:36:26   3277s] 
[12/01 10:36:26   3277s] **INFO: flowCheckPoint #9 OptimizationPreEco
[12/01 10:36:26   3277s] Running postRoute recovery in preEcoRoute mode
[12/01 10:36:26   3277s] **optDesign ... cpu = 0:02:29, real = 0:01:33, mem = 2986.9M, totSessionCpu=0:54:38 **
[12/01 10:36:28   3279s]   DRV Snapshot: (TGT)
[12/01 10:36:28   3279s]          Tran DRV: 0 (0)
[12/01 10:36:28   3279s]           Cap DRV: 0 (0)
[12/01 10:36:28   3279s]        Fanout DRV: 0 (0)
[12/01 10:36:28   3279s]            Glitch: 0 (0)
[12/01 10:36:28   3279s] Checking DRV degradation...
[12/01 10:36:28   3279s] 
[12/01 10:36:28   3279s] Recovery Manager:
[12/01 10:36:28   3279s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/01 10:36:28   3279s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/01 10:36:28   3279s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/01 10:36:28   3279s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[12/01 10:36:28   3279s] 
[12/01 10:36:28   3279s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[12/01 10:36:28   3279s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:02, real=0:00:02, mem=3674.87M, totSessionCpu=0:54:40).
[12/01 10:36:28   3279s] **optDesign ... cpu = 0:02:31, real = 0:01:35, mem = 2987.3M, totSessionCpu=0:54:40 **
[12/01 10:36:28   3279s] 
[12/01 10:36:29   3281s]   DRV Snapshot: (REF)
[12/01 10:36:29   3281s]          Tran DRV: 0 (0)
[12/01 10:36:29   3281s]           Cap DRV: 0 (0)
[12/01 10:36:29   3281s]        Fanout DRV: 0 (0)
[12/01 10:36:29   3281s]            Glitch: 0 (0)
[12/01 10:36:29   3281s] Skipping post route harden opt
[12/01 10:36:29   3281s] ### Creating LA Mngr. totSessionCpu=0:54:42 mem=3770.3M
[12/01 10:36:29   3281s] ### Creating LA Mngr, finished. totSessionCpu=0:54:42 mem=3770.3M
[12/01 10:36:29   3281s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3770.3M, EPOCH TIME: 1669912589.765496
[12/01 10:36:30   3282s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.327, REAL:0.329, MEM:3770.3M, EPOCH TIME: 1669912590.094236
[12/01 10:36:31   3284s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| 28.602  | 33.259  | 33.259  | 28.602  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  12547  |  12540  |    2    |    5    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 8.309%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:02:36, real = 0:01:38, mem = 2980.9M, totSessionCpu=0:54:45 **
[12/01 10:36:31   3284s] **INFO: flowCheckPoint #10 GlobalDetailRoute
[12/01 10:36:31   3284s] Running refinePlace -preserveRouting true -hardFence false
[12/01 10:36:31   3284s] Enhanced MH flow has been turned off for floorplan mode.
[12/01 10:36:31   3284s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3670.8M, EPOCH TIME: 1669912591.492455
[12/01 10:36:31   3284s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3670.8M, EPOCH TIME: 1669912591.492503
[12/01 10:36:31   3284s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3670.8M, EPOCH TIME: 1669912591.492549
[12/01 10:36:31   3284s] z: 2, totalTracks: 1
[12/01 10:36:31   3284s] z: 4, totalTracks: 1
[12/01 10:36:31   3284s] z: 6, totalTracks: 1
[12/01 10:36:31   3284s] z: 8, totalTracks: 1
[12/01 10:36:31   3284s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3670.8M, EPOCH TIME: 1669912591.628663
[12/01 10:36:31   3284s] 
[12/01 10:36:31   3284s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/01 10:36:31   3285s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.362, REAL:0.364, MEM:3670.8M, EPOCH TIME: 1669912591.992187
[12/01 10:36:32   3285s] [CPU] DPlace-Init (cpu=0:00:00.5, real=0:00:01.0, mem=3670.8MB).
[12/01 10:36:32   3285s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.536, REAL:0.538, MEM:3670.8M, EPOCH TIME: 1669912592.030887
[12/01 10:36:32   3285s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.536, REAL:0.538, MEM:3670.8M, EPOCH TIME: 1669912592.030919
[12/01 10:36:32   3285s] TDRefine: refinePlace mode is spiral
[12/01 10:36:32   3285s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1508544.15
[12/01 10:36:32   3285s] OPERPROF:   Starting RefinePlace at level 2, MEM:3670.8M, EPOCH TIME: 1669912592.031012
[12/01 10:36:32   3285s] *** Starting refinePlace (0:54:45 mem=3670.8M) ***
[12/01 10:36:32   3285s] Total net bbox length = 1.839e+06 (9.209e+05 9.183e+05) (ext = 2.167e+03)
[12/01 10:36:32   3285s] 
[12/01 10:36:32   3285s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/01 10:36:32   3285s] **WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
[12/01 10:36:32   3285s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[12/01 10:36:32   3285s] Type 'man IMPSP-5140' for more detail.
[12/01 10:36:32   3285s] **WARN: (IMPSP-315):	Found 175694 instances insts with no PG Term connections.
[12/01 10:36:32   3285s] Type 'man IMPSP-315' for more detail.
[12/01 10:36:32   3285s] (I)      Default power domain name = toplevel_498
[12/01 10:36:32   3285s] .Default power domain name = toplevel_498
[12/01 10:36:32   3285s] .OPERPROF:     Starting RefinePlace2 at level 3, MEM:3670.8M, EPOCH TIME: 1669912592.324883
[12/01 10:36:32   3285s] Starting refinePlace ...
[12/01 10:36:32   3285s] Default power domain name = toplevel_498
[12/01 10:36:32   3285s] .One DDP V2 for no tweak run.
[12/01 10:36:32   3285s] Default power domain name = toplevel_498
[12/01 10:36:32   3285s] .  Spread Effort: high, post-route mode, useDDP on.
[12/01 10:36:32   3286s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.6, real=0:00:00.0, mem=3724.1MB) @(0:54:45 - 0:54:46).
[12/01 10:36:32   3286s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 10:36:33   3286s] wireLenOptFixPriorityInst 11335 inst fixed
[12/01 10:36:33   3286s] 
[12/01 10:36:33   3286s] Running Spiral MT with 4 threads  fetchWidth=1024 
[12/01 10:36:34   3288s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/01 10:36:34   3288s] [CPU] RefinePlace/Spiral (cpu=0:00:00.5, real=0:00:00.0)
[12/01 10:36:34   3288s] [CPU] RefinePlace/Commit (cpu=0:00:01.1, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.1, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/01 10:36:34   3288s] [CPU] RefinePlace/Legalization (cpu=0:00:02.1, real=0:00:01.0, mem=3725.6MB) @(0:54:46 - 0:54:48).
[12/01 10:36:34   3288s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 10:36:34   3288s] 	Runtime: CPU: 0:00:02.9 REAL: 0:00:02.0 MEM: 3725.6MB
[12/01 10:36:34   3288s] Statistics of distance of Instance movement in refine placement:
[12/01 10:36:34   3288s]   maximum (X+Y) =         0.00 um
[12/01 10:36:34   3288s]   mean    (X+Y) =         0.00 um
[12/01 10:36:34   3288s] Summary Report:
[12/01 10:36:34   3288s] Instances move: 0 (out of 105542 movable)
[12/01 10:36:34   3288s] Instances flipped: 0
[12/01 10:36:34   3288s] Mean displacement: 0.00 um
[12/01 10:36:34   3288s] Max displacement: 0.00 um 
[12/01 10:36:34   3288s] Total instances moved : 0
[12/01 10:36:34   3288s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:2.947, REAL:1.991, MEM:3725.6M, EPOCH TIME: 1669912594.315487
[12/01 10:36:34   3288s] Total net bbox length = 1.839e+06 (9.209e+05 9.183e+05) (ext = 2.167e+03)
[12/01 10:36:34   3288s] Runtime: CPU: 0:00:03.2 REAL: 0:00:02.0 MEM: 3725.6MB
[12/01 10:36:34   3288s] [CPU] RefinePlace/total (cpu=0:00:03.2, real=0:00:02.0, mem=3725.6MB) @(0:54:45 - 0:54:48).
[12/01 10:36:34   3288s] *** Finished refinePlace (0:54:48 mem=3725.6M) ***
[12/01 10:36:34   3288s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1508544.15
[12/01 10:36:34   3288s] OPERPROF:   Finished RefinePlace at level 2, CPU:3.301, REAL:2.347, MEM:3725.6M, EPOCH TIME: 1669912594.378243
[12/01 10:36:34   3288s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3725.6M, EPOCH TIME: 1669912594.378278
[12/01 10:36:34   3288s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.036, REAL:0.037, MEM:3672.6M, EPOCH TIME: 1669912594.414910
[12/01 10:36:34   3288s] OPERPROF: Finished RefinePlace2 at level 1, CPU:3.874, REAL:2.923, MEM:3672.6M, EPOCH TIME: 1669912594.415032
[12/01 10:36:34   3288s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:3672.6M, EPOCH TIME: 1669912594.419755
[12/01 10:36:34   3288s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3672.6M, EPOCH TIME: 1669912594.423956
[12/01 10:36:34   3288s] z: 2, totalTracks: 1
[12/01 10:36:34   3288s] z: 4, totalTracks: 1
[12/01 10:36:34   3288s] z: 6, totalTracks: 1
[12/01 10:36:34   3288s] z: 8, totalTracks: 1
[12/01 10:36:34   3288s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:3672.6M, EPOCH TIME: 1669912594.497671
[12/01 10:36:34   3288s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.071, REAL:0.071, MEM:3672.6M, EPOCH TIME: 1669912594.569134
[12/01 10:36:34   3288s] All LLGs are deleted
[12/01 10:36:34   3288s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:3672.6M, EPOCH TIME: 1669912594.569256
[12/01 10:36:34   3288s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.001, REAL:0.001, MEM:3672.6M, EPOCH TIME: 1669912594.569865
[12/01 10:36:34   3288s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3672.6M, EPOCH TIME: 1669912594.633292
[12/01 10:36:34   3288s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:3672.6M, EPOCH TIME: 1669912594.633590
[12/01 10:36:34   3288s] Core basic site is TSMC65ADV10TSITE
[12/01 10:36:34   3288s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:3672.6M, EPOCH TIME: 1669912594.642679
[12/01 10:36:34   3289s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.642, REAL:0.187, MEM:3672.6M, EPOCH TIME: 1669912594.829841
[12/01 10:36:34   3289s] SiteArray: non-trimmed site array dimensions = 1000 x 10000
[12/01 10:36:34   3289s] SiteArray: use 40,960,000 bytes
[12/01 10:36:34   3289s] SiteArray: current memory after site array memory allocation 3672.6M
[12/01 10:36:34   3289s] SiteArray: FP blocked sites are writable
[12/01 10:36:34   3289s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.838, REAL:0.306, MEM:3672.6M, EPOCH TIME: 1669912594.939913
[12/01 10:36:34   3289s] 
[12/01 10:36:34   3289s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/01 10:36:35   3289s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:1.035, REAL:0.504, MEM:3672.6M, EPOCH TIME: 1669912595.137233
[12/01 10:36:35   3289s] [CPU] DPlace-Init (cpu=0:00:01.3, real=0:00:01.0, mem=3672.6MB).
[12/01 10:36:35   3289s] OPERPROF:   Finished DPlace-Init at level 2, CPU:1.268, REAL:0.739, MEM:3672.6M, EPOCH TIME: 1669912595.162470
[12/01 10:36:35   3289s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:3672.6M, EPOCH TIME: 1669912595.162501
[12/01 10:36:35   3290s]   Signal wire search tree: 1776189 elements. (cpu=0:00:00.8, mem=0.0M)
[12/01 10:36:35   3290s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.784, REAL:0.787, MEM:3672.6M, EPOCH TIME: 1669912595.949953
[12/01 10:36:39   3294s] Restore filler instances time, CPU:3.308s,REAL:3.273s.
[12/01 10:36:39   3294s] *INFO: Total 286645 filler insts restored.
[12/01 10:36:39   3294s] For 286645 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
[12/01 10:36:39   3294s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:3672.6M, EPOCH TIME: 1669912599.645297
[12/01 10:36:39   3294s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.000, MEM:3672.6M, EPOCH TIME: 1669912599.645428
[12/01 10:36:40   3294s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:3672.6M, EPOCH TIME: 1669912600.166066
[12/01 10:36:40   3294s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:3672.6M, EPOCH TIME: 1669912600.166197
[12/01 10:36:40   3294s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:3672.6M, EPOCH TIME: 1669912600.299191
[12/01 10:36:40   3294s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3672.6M, EPOCH TIME: 1669912600.301646
[12/01 10:36:40   3294s] AddFiller init all instances time CPU:0.018, REAL:0.018
[12/01 10:36:40   3295s] AddFiller main function time CPU:0.144, REAL:0.047
[12/01 10:36:40   3295s] Filler instance commit time CPU:0.000, REAL:0.000
[12/01 10:36:40   3295s] *INFO: Adding fillers to top-module.
[12/01 10:36:40   3295s] *INFO:   Added 55313 filler insts (cell FILL128A10TR / prefix FILL).
[12/01 10:36:40   3295s] *INFO:   Added 2125 filler insts (cell FILL64A10TR / prefix FILL).
[12/01 10:36:40   3295s] *INFO:   Added 3892 filler insts (cell FILL32A10TR / prefix FILL).
[12/01 10:36:40   3295s] *INFO:   Added 69157 filler insts (cell FILL16A10TR / prefix FILL).
[12/01 10:36:40   3295s] *INFO:   Added 20766 filler insts (cell FILLCAP8A10TR / prefix FILL).
[12/01 10:36:40   3295s] *INFO:   Added 79741 filler insts (cell FILL4A10TR / prefix FILL).
[12/01 10:36:40   3295s] *INFO:   Added 27173 filler insts (cell FILL2A10TR / prefix FILL).
[12/01 10:36:40   3295s] *INFO:   Added 28478 filler insts (cell FILL1A10TR / prefix FILL).
[12/01 10:36:40   3295s] *INFO: Swapped 0 special filler inst. 
[12/01 10:36:40   3295s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.196, REAL:0.095, MEM:3672.6M, EPOCH TIME: 1669912600.397025
[12/01 10:36:40   3295s] *INFO: Total 286645 filler insts added - prefix FILL (CPU: 0:00:06.6).
[12/01 10:36:40   3295s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.199, REAL:0.098, MEM:3672.6M, EPOCH TIME: 1669912600.397123
[12/01 10:36:40   3295s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:3672.6M, EPOCH TIME: 1669912600.397155
[12/01 10:36:40   3295s] For 0 new insts, *** Applied 0 GNC rules.
[12/01 10:36:40   3295s] OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.010, REAL:0.010, MEM:3672.6M, EPOCH TIME: 1669912600.406816
[12/01 10:36:40   3295s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.341, REAL:0.241, MEM:3672.6M, EPOCH TIME: 1669912600.406874
[12/01 10:36:40   3295s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.341, REAL:0.241, MEM:3672.6M, EPOCH TIME: 1669912600.406899
[12/01 10:36:40   3295s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3672.6M, EPOCH TIME: 1669912600.406925
[12/01 10:36:40   3295s] OPERPROF:     Starting spSiteCleanup(false) at level 3, MEM:3672.6M, EPOCH TIME: 1669912600.445634
[12/01 10:36:40   3295s] OPERPROF:     Finished spSiteCleanup(false) at level 3, CPU:0.140, REAL:0.141, MEM:3672.6M, EPOCH TIME: 1669912600.586185
[12/01 10:36:40   3295s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.189, REAL:0.190, MEM:3670.6M, EPOCH TIME: 1669912600.596902
[12/01 10:36:40   3295s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:6.833, REAL:6.178, MEM:3670.6M, EPOCH TIME: 1669912600.597337
[12/01 10:36:40   3295s] -routeWithEco false                       # bool, default=false
[12/01 10:36:40   3295s] -routeWithEco true                        # bool, default=false, user setting
[12/01 10:36:40   3295s] -routeSelectedNetOnly false               # bool, default=false
[12/01 10:36:40   3295s] -routeWithTimingDriven false              # bool, default=false
[12/01 10:36:40   3295s] -routeWithSiDriven false                  # bool, default=false
[12/01 10:36:40   3295s] Existing Dirty Nets : 0
[12/01 10:36:40   3295s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[12/01 10:36:40   3295s] Reset Dirty Nets : 0
[12/01 10:36:40   3295s] *** EcoRoute #2 [begin] : totSession cpu/real = 0:54:55.5/0:26:03.2 (2.1), mem = 3670.6M
[12/01 10:36:40   3295s] 
[12/01 10:36:40   3295s] globalDetailRoute
[12/01 10:36:40   3295s] 
[12/01 10:36:40   3295s] #Start globalDetailRoute on Thu Dec  1 10:36:40 2022
[12/01 10:36:40   3295s] #
[12/01 10:36:40   3295s] ### Time Record (globalDetailRoute) is installed.
[12/01 10:36:40   3295s] ### Time Record (Pre Callback) is installed.
[12/01 10:36:40   3295s] Closing parasitic data file '/tmp/innovus_temp_1508544_ece-498hk-04.ece.illinois.edu_hfaroo9_8Bdy78/toplevel_498_1508544_VEGxj6.rcdb.d': 106774 access done (mem: 3686.602M)
[12/01 10:36:40   3295s] ### Time Record (Pre Callback) is uninstalled.
[12/01 10:36:40   3295s] ### Time Record (DB Import) is installed.
[12/01 10:36:40   3295s] ### Time Record (Timing Data Generation) is installed.
[12/01 10:36:40   3295s] ### Time Record (Timing Data Generation) is uninstalled.
[12/01 10:36:42   3297s] ### Net info: total nets: 108878
[12/01 10:36:42   3297s] ### Net info: dirty nets: 0
[12/01 10:36:42   3297s] ### Net info: marked as disconnected nets: 0
[12/01 10:36:42   3299s] #num needed restored net=0
[12/01 10:36:42   3299s] #need_extraction net=0 (total=108878)
[12/01 10:36:42   3299s] ### Net info: fully routed nets: 106720
[12/01 10:36:42   3299s] ### Net info: trivial (< 2 pins) nets: 2158
[12/01 10:36:42   3299s] ### Net info: unrouted nets: 0
[12/01 10:36:42   3299s] ### Net info: re-extraction nets: 0
[12/01 10:36:42   3299s] ### Net info: ignored nets: 0
[12/01 10:36:42   3299s] ### Net info: skip routing nets: 0
[12/01 10:36:42   3299s] #WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[12/01 10:36:42   3299s] #WARNING (NRDB-2005) SPECIAL_NET vss has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[12/01 10:36:43   3301s] ### import design signature (145): route=1469445857 fixed_route=356250211 flt_obj=0 vio=38652502 swire=282492057 shield_wire=1 net_attr=667701743 dirty_area=0 del_dirty_area=0 cell=714078565 placement=1583605494 pin_access=1269816452 inst_pattern=1
[12/01 10:36:43   3301s] ### Time Record (DB Import) is uninstalled.
[12/01 10:36:43   3301s] #NanoRoute Version 21.10-p004_1 NR210506-1544/21_10-UB
[12/01 10:36:43   3301s] #RTESIG:78da8d923d4fc330108699f91527b74390dae2731cc7190b0209a9822a2aac95214e1529
[12/01 10:36:43   3301s] #       7590e30cfdf7b861484124c6d36bdd73ef7de866f3b7871c08c315d2e527a57c8ff09c33
[12/01 10:36:43   3301s] #       a409154b4c38bf65b8f7a1d73b723d9bbf6c772ccda05475ab217a6f9a7a01c5c9a863f5
[12/01 10:36:43   3301s] #       01852e55573b68b5739539dc7ce322954054e71a0291d3d6287b5a40d76afb8bcb62f1d3
[12/01 10:36:43   3301s] #       f60f06b96080c94ad0f383a8ac1be5464829c376098dff01090c43692280b44e9942d9c2
[12/01 10:36:43   3301s] #       4faa4d771c235320a6317a9a12149ced266bca5404992c66401e9f361b5fad75d6474638
[12/01 10:36:43   3301s] #       cec343667e13bd1932b946bacbe1fc117cd0311b348a41dfafb717191709977c2f437dfa
[12/01 10:36:43   3301s] #       0308f72939909e9a7663942108882ae3f441db11c66f30b06546793cc15c7d0177ca016d
[12/01 10:36:43   3301s] #
[12/01 10:36:43   3301s] #Skip comparing routing design signature in db-snapshot flow
[12/01 10:36:43   3301s] ### Time Record (Data Preparation) is installed.
[12/01 10:36:43   3301s] #RTESIG:78da8d92314fc330108599f91527b74390dae2731c27190b0209a9822a2aac95214e1529
[12/01 10:36:43   3301s] #       7590e30cfdf7b86148404d5c4fcfbaefde9d9f3c9b7f3c654018ae902ebf29e57b84d78c
[12/01 10:36:43   3301s] #       218da85862c4f93dc3bd2bbd3f90dbd9fc6dbb63710a85ac1a05c1675d570bc84f5a1ecb
[12/01 10:36:43   3301s] #       2fc85521dbca42a3ac2df5e1ee1717710244b6b626105865b434a705b48d32ffb834147f
[12/01 10:36:43   3301s] #       6d2f30c805038c56829e0f0445554b3b422689df2ea2e11590403f1447024863a5cea5c9
[12/01 10:36:43   3301s] #       dd4b956e8f63640c44d75a4d53828235edf4cc3402d26de6ac1a6b5ce93298c4c26b9686
[12/01 10:36:43   3301s] #       0cc8f3cb66e3f14a39f7a791bac83a3364c91ae92e83f345f05e87acd7287afdb8de0e3a
[12/01 10:36:43   3301s] #       060d43be93be3ddd4ff1ef99f0ab1264942108084a6dd5419911c625e84999511e4e3037
[12/01 10:36:43   3301s] #       3fd1470e27
[12/01 10:36:43   3301s] #
[12/01 10:36:43   3301s] ### Time Record (Data Preparation) is uninstalled.
[12/01 10:36:43   3301s] ### Time Record (Global Routing) is installed.
[12/01 10:36:43   3301s] ### Time Record (Global Routing) is uninstalled.
[12/01 10:36:44   3301s] #Total number of trivial nets (e.g. < 2 pins) = 2158 (skipped).
[12/01 10:36:44   3301s] #Total number of routable nets = 106720.
[12/01 10:36:44   3301s] #Total number of nets in the design = 108878.
[12/01 10:36:44   3301s] #106720 routable nets have routed wires.
[12/01 10:36:44   3301s] #153 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/01 10:36:44   3301s] #No nets have been global routed.
[12/01 10:36:44   3301s] #Using multithreading with 4 threads.
[12/01 10:36:44   3301s] ### Time Record (Data Preparation) is installed.
[12/01 10:36:44   3302s] #Start routing data preparation on Thu Dec  1 10:36:44 2022
[12/01 10:36:44   3302s] #
[12/01 10:36:44   3302s] #Minimum voltage of a net in the design = 0.000.
[12/01 10:36:44   3302s] #Maximum voltage of a net in the design = 1.100.
[12/01 10:36:44   3302s] #Voltage range [0.000 - 1.100] has 108876 nets.
[12/01 10:36:44   3302s] #Voltage range [0.000 - 0.000] has 1 net.
[12/01 10:36:44   3302s] #Voltage range [0.900 - 1.100] has 1 net.
[12/01 10:36:45   3302s] ### Time Record (Cell Pin Access) is installed.
[12/01 10:36:45   3303s] #Initial pin access analysis.
[12/01 10:36:45   3303s] #Detail pin access analysis.
[12/01 10:36:45   3303s] ### Time Record (Cell Pin Access) is uninstalled.
[12/01 10:36:46   3304s] # M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
[12/01 10:36:46   3304s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/01 10:36:46   3304s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/01 10:36:46   3304s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/01 10:36:46   3304s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/01 10:36:46   3304s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/01 10:36:46   3304s] # M7           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/01 10:36:46   3304s] # M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[12/01 10:36:46   3304s] # M9           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[12/01 10:36:47   3305s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2972.43 (MB), peak = 3179.86 (MB)
[12/01 10:36:48   3305s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[12/01 10:36:49   3307s] #Regenerating Ggrids automatically.
[12/01 10:36:49   3307s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
[12/01 10:36:49   3307s] #Using automatically generated G-grids.
[12/01 10:36:49   3308s] #Done routing data preparation.
[12/01 10:36:49   3308s] #cpu time = 00:00:06, elapsed time = 00:00:05, memory = 2977.89 (MB), peak = 3179.86 (MB)
[12/01 10:36:50   3308s] #Found 0 nets for post-route si or timing fixing.
[12/01 10:36:50   3308s] #
[12/01 10:36:50   3308s] #Finished routing data preparation on Thu Dec  1 10:36:50 2022
[12/01 10:36:50   3308s] #
[12/01 10:36:50   3308s] #Cpu time = 00:00:07
[12/01 10:36:50   3308s] #Elapsed time = 00:00:06
[12/01 10:36:50   3308s] #Increased memory = 23.73 (MB)
[12/01 10:36:50   3308s] #Total memory = 2978.66 (MB)
[12/01 10:36:50   3308s] #Peak memory = 3179.86 (MB)
[12/01 10:36:50   3308s] #
[12/01 10:36:50   3308s] ### Time Record (Data Preparation) is uninstalled.
[12/01 10:36:50   3308s] ### Time Record (Global Routing) is installed.
[12/01 10:36:50   3308s] #
[12/01 10:36:50   3308s] #Start global routing on Thu Dec  1 10:36:50 2022
[12/01 10:36:50   3308s] #
[12/01 10:36:50   3308s] #
[12/01 10:36:50   3308s] #Start global routing initialization on Thu Dec  1 10:36:50 2022
[12/01 10:36:50   3308s] #
[12/01 10:36:50   3308s] #WARNING (NRGR-22) Design is already detail routed.
[12/01 10:36:50   3308s] ### Time Record (Global Routing) is uninstalled.
[12/01 10:36:50   3308s] ### Time Record (Data Preparation) is installed.
[12/01 10:36:50   3309s] ### Time Record (Data Preparation) is uninstalled.
[12/01 10:36:51   3310s] ### track-assign external-init starts on Thu Dec  1 10:36:51 2022 with memory = 2978.66 (MB), peak = 3179.86 (MB)
[12/01 10:36:51   3310s] ### Time Record (Track Assignment) is installed.
[12/01 10:36:52   3310s] ### Time Record (Track Assignment) is uninstalled.
[12/01 10:36:52   3310s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.1 GB --1.44 [4]--
[12/01 10:36:53   3312s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/01 10:36:53   3312s] #Cpu time = 00:00:11
[12/01 10:36:53   3312s] #Elapsed time = 00:00:10
[12/01 10:36:53   3312s] #Increased memory = 23.73 (MB)
[12/01 10:36:53   3312s] #Total memory = 2978.66 (MB)
[12/01 10:36:53   3312s] #Peak memory = 3179.86 (MB)
[12/01 10:36:53   3312s] #Using multithreading with 4 threads.
[12/01 10:36:53   3313s] ### Time Record (Detail Routing) is installed.
[12/01 10:36:54   3314s] ### drc_pitch = 4160 ( 2.08000 um) drc_range = 3940 ( 1.97000 um) route_pitch = 2120 ( 1.06000 um) patch_pitch = 6640 ( 3.32000 um) top_route_layer = 6 top_pin_layer = 6
[12/01 10:36:54   3315s] #
[12/01 10:36:54   3315s] #Start Detail Routing..
[12/01 10:36:54   3315s] #start initial detail routing ...
[12/01 10:36:55   3315s] ### Design has 0 dirty nets, has valid drcs
[12/01 10:36:55   3315s] #    completing 10% with 4 violations
[12/01 10:36:55   3315s] #    elapsed time = 00:00:01, memory = 2990.16 (MB)
[12/01 10:36:55   3315s] #    completing 20% with 4 violations
[12/01 10:36:55   3315s] #    elapsed time = 00:00:01, memory = 2990.16 (MB)
[12/01 10:36:55   3315s] #    completing 30% with 4 violations
[12/01 10:36:55   3315s] #    elapsed time = 00:00:01, memory = 2990.16 (MB)
[12/01 10:36:55   3316s] #    completing 40% with 4 violations
[12/01 10:36:55   3316s] #    elapsed time = 00:00:01, memory = 2990.16 (MB)
[12/01 10:36:55   3316s] #    completing 50% with 4 violations
[12/01 10:36:55   3316s] #    elapsed time = 00:00:01, memory = 2990.16 (MB)
[12/01 10:36:55   3316s] #    completing 60% with 4 violations
[12/01 10:36:55   3316s] #    elapsed time = 00:00:01, memory = 2990.16 (MB)
[12/01 10:36:55   3316s] #    completing 70% with 4 violations
[12/01 10:36:55   3316s] #    elapsed time = 00:00:01, memory = 2990.16 (MB)
[12/01 10:36:55   3316s] #    completing 80% with 4 violations
[12/01 10:36:55   3316s] #    elapsed time = 00:00:01, memory = 2990.16 (MB)
[12/01 10:36:55   3317s] #    completing 90% with 4 violations
[12/01 10:36:55   3317s] #    elapsed time = 00:00:01, memory = 2990.16 (MB)
[12/01 10:36:55   3317s] #    completing 100% with 4 violations
[12/01 10:36:55   3317s] #    elapsed time = 00:00:01, memory = 2990.16 (MB)
[12/01 10:36:56   3318s] #   number of violations = 4
[12/01 10:36:56   3318s] #
[12/01 10:36:56   3318s] #    By Layer and Type :
[12/01 10:36:56   3318s] #	         MetSpc   Totals
[12/01 10:36:56   3318s] #	M1            0        0
[12/01 10:36:56   3318s] #	M2            0        0
[12/01 10:36:56   3318s] #	M3            2        2
[12/01 10:36:56   3318s] #	M4            2        2
[12/01 10:36:56   3318s] #	Totals        4        4
[12/01 10:36:56   3318s] #cpu time = 00:00:03, elapsed time = 00:00:01, memory = 2989.54 (MB), peak = 3179.86 (MB)
[12/01 10:36:59   3327s] #start 1st optimization iteration ...
[12/01 10:36:59   3327s] #   number of violations = 4
[12/01 10:36:59   3327s] #
[12/01 10:36:59   3327s] #    By Layer and Type :
[12/01 10:36:59   3327s] #	         MetSpc   Totals
[12/01 10:36:59   3327s] #	M1            0        0
[12/01 10:36:59   3327s] #	M2            0        0
[12/01 10:36:59   3327s] #	M3            2        2
[12/01 10:36:59   3327s] #	M4            2        2
[12/01 10:36:59   3327s] #	Totals        4        4
[12/01 10:36:59   3327s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2997.20 (MB), peak = 3179.86 (MB)
[12/01 10:36:59   3327s] #start 2nd optimization iteration ...
[12/01 10:37:00   3328s] #   number of violations = 4
[12/01 10:37:00   3328s] #
[12/01 10:37:00   3328s] #    By Layer and Type :
[12/01 10:37:00   3328s] #	         MetSpc   Totals
[12/01 10:37:00   3328s] #	M1            0        0
[12/01 10:37:00   3328s] #	M2            0        0
[12/01 10:37:00   3328s] #	M3            2        2
[12/01 10:37:00   3328s] #	M4            2        2
[12/01 10:37:00   3328s] #	Totals        4        4
[12/01 10:37:00   3328s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2996.42 (MB), peak = 3179.86 (MB)
[12/01 10:37:00   3328s] #start 3rd optimization iteration ...
[12/01 10:37:00   3329s] #   number of violations = 4
[12/01 10:37:00   3329s] #
[12/01 10:37:00   3329s] #    By Layer and Type :
[12/01 10:37:00   3329s] #	         MetSpc   Totals
[12/01 10:37:00   3329s] #	M1            0        0
[12/01 10:37:00   3329s] #	M2            0        0
[12/01 10:37:00   3329s] #	M3            2        2
[12/01 10:37:00   3329s] #	M4            2        2
[12/01 10:37:00   3329s] #	Totals        4        4
[12/01 10:37:00   3329s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2996.17 (MB), peak = 3179.86 (MB)
[12/01 10:37:00   3329s] #start 4th optimization iteration ...
[12/01 10:37:01   3330s] #   number of violations = 4
[12/01 10:37:01   3330s] #
[12/01 10:37:01   3330s] #    By Layer and Type :
[12/01 10:37:01   3330s] #	         MetSpc   Totals
[12/01 10:37:01   3330s] #	M1            0        0
[12/01 10:37:01   3330s] #	M2            0        0
[12/01 10:37:01   3330s] #	M3            2        2
[12/01 10:37:01   3330s] #	M4            2        2
[12/01 10:37:01   3330s] #	Totals        4        4
[12/01 10:37:01   3330s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2996.89 (MB), peak = 3179.86 (MB)
[12/01 10:37:01   3330s] #start 5th optimization iteration ...
[12/01 10:37:01   3331s] #   number of violations = 4
[12/01 10:37:01   3331s] #
[12/01 10:37:01   3331s] #    By Layer and Type :
[12/01 10:37:01   3331s] #	         MetSpc   Totals
[12/01 10:37:01   3331s] #	M1            0        0
[12/01 10:37:01   3331s] #	M2            0        0
[12/01 10:37:01   3331s] #	M3            2        2
[12/01 10:37:01   3331s] #	M4            2        2
[12/01 10:37:01   3331s] #	Totals        4        4
[12/01 10:37:01   3331s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2995.88 (MB), peak = 3179.86 (MB)
[12/01 10:37:01   3331s] #start 6th optimization iteration ...
[12/01 10:37:02   3331s] #   number of violations = 4
[12/01 10:37:02   3331s] #
[12/01 10:37:02   3331s] #    By Layer and Type :
[12/01 10:37:02   3331s] #	         MetSpc   Totals
[12/01 10:37:02   3331s] #	M1            0        0
[12/01 10:37:02   3331s] #	M2            0        0
[12/01 10:37:02   3331s] #	M3            2        2
[12/01 10:37:02   3331s] #	M4            2        2
[12/01 10:37:02   3331s] #	Totals        4        4
[12/01 10:37:02   3331s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2995.94 (MB), peak = 3179.86 (MB)
[12/01 10:37:02   3331s] #start 7th optimization iteration ...
[12/01 10:37:02   3332s] #   number of violations = 4
[12/01 10:37:02   3332s] #
[12/01 10:37:02   3332s] #    By Layer and Type :
[12/01 10:37:02   3332s] #	         MetSpc   Totals
[12/01 10:37:02   3332s] #	M1            0        0
[12/01 10:37:02   3332s] #	M2            0        0
[12/01 10:37:02   3332s] #	M3            2        2
[12/01 10:37:02   3332s] #	M4            2        2
[12/01 10:37:02   3332s] #	Totals        4        4
[12/01 10:37:02   3332s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2996.40 (MB), peak = 3179.86 (MB)
[12/01 10:37:02   3332s] #start 8th optimization iteration ...
[12/01 10:37:02   3333s] #   number of violations = 4
[12/01 10:37:02   3333s] #
[12/01 10:37:02   3333s] #    By Layer and Type :
[12/01 10:37:02   3333s] #	         MetSpc   Totals
[12/01 10:37:02   3333s] #	M1            0        0
[12/01 10:37:02   3333s] #	M2            0        0
[12/01 10:37:02   3333s] #	M3            2        2
[12/01 10:37:02   3333s] #	M4            2        2
[12/01 10:37:02   3333s] #	Totals        4        4
[12/01 10:37:02   3333s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2996.08 (MB), peak = 3179.86 (MB)
[12/01 10:37:02   3333s] #start 9th optimization iteration ...
[12/01 10:37:03   3334s] #   number of violations = 4
[12/01 10:37:03   3334s] #
[12/01 10:37:03   3334s] #    By Layer and Type :
[12/01 10:37:03   3334s] #	         MetSpc   Totals
[12/01 10:37:03   3334s] #	M1            0        0
[12/01 10:37:03   3334s] #	M2            0        0
[12/01 10:37:03   3334s] #	M3            2        2
[12/01 10:37:03   3334s] #	M4            2        2
[12/01 10:37:03   3334s] #	Totals        4        4
[12/01 10:37:03   3334s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2996.38 (MB), peak = 3179.86 (MB)
[12/01 10:37:03   3334s] #start 10th optimization iteration ...
[12/01 10:37:03   3335s] #   number of violations = 4
[12/01 10:37:03   3335s] #
[12/01 10:37:03   3335s] #    By Layer and Type :
[12/01 10:37:03   3335s] #	         MetSpc   Totals
[12/01 10:37:03   3335s] #	M1            0        0
[12/01 10:37:03   3335s] #	M2            0        0
[12/01 10:37:03   3335s] #	M3            2        2
[12/01 10:37:03   3335s] #	M4            2        2
[12/01 10:37:03   3335s] #	Totals        4        4
[12/01 10:37:03   3335s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2996.17 (MB), peak = 3179.86 (MB)
[12/01 10:37:03   3335s] #start 11th optimization iteration ...
[12/01 10:37:04   3336s] #   number of violations = 4
[12/01 10:37:04   3336s] #
[12/01 10:37:04   3336s] #    By Layer and Type :
[12/01 10:37:04   3336s] #	         MetSpc   Totals
[12/01 10:37:04   3336s] #	M1            0        0
[12/01 10:37:04   3336s] #	M2            0        0
[12/01 10:37:04   3336s] #	M3            2        2
[12/01 10:37:04   3336s] #	M4            2        2
[12/01 10:37:04   3336s] #	Totals        4        4
[12/01 10:37:04   3336s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2996.29 (MB), peak = 3179.86 (MB)
[12/01 10:37:04   3336s] #start 12th optimization iteration ...
[12/01 10:37:04   3336s] #   number of violations = 4
[12/01 10:37:04   3336s] #
[12/01 10:37:04   3336s] #    By Layer and Type :
[12/01 10:37:04   3336s] #	         MetSpc   Totals
[12/01 10:37:04   3336s] #	M1            0        0
[12/01 10:37:04   3336s] #	M2            0        0
[12/01 10:37:04   3336s] #	M3            2        2
[12/01 10:37:04   3336s] #	M4            2        2
[12/01 10:37:04   3336s] #	Totals        4        4
[12/01 10:37:04   3337s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2995.82 (MB), peak = 3179.86 (MB)
[12/01 10:37:04   3337s] #start 13th optimization iteration ...
[12/01 10:37:05   3337s] #   number of violations = 4
[12/01 10:37:05   3337s] #
[12/01 10:37:05   3337s] #    By Layer and Type :
[12/01 10:37:05   3337s] #	         MetSpc   Totals
[12/01 10:37:05   3337s] #	M1            0        0
[12/01 10:37:05   3337s] #	M2            0        0
[12/01 10:37:05   3337s] #	M3            2        2
[12/01 10:37:05   3337s] #	M4            2        2
[12/01 10:37:05   3337s] #	Totals        4        4
[12/01 10:37:05   3337s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2995.87 (MB), peak = 3179.86 (MB)
[12/01 10:37:05   3337s] #start 14th optimization iteration ...
[12/01 10:37:05   3338s] #   number of violations = 4
[12/01 10:37:05   3338s] #
[12/01 10:37:05   3338s] #    By Layer and Type :
[12/01 10:37:05   3338s] #	         MetSpc   Totals
[12/01 10:37:05   3338s] #	M1            0        0
[12/01 10:37:05   3338s] #	M2            0        0
[12/01 10:37:05   3338s] #	M3            2        2
[12/01 10:37:05   3338s] #	M4            2        2
[12/01 10:37:05   3338s] #	Totals        4        4
[12/01 10:37:05   3338s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2995.79 (MB), peak = 3179.86 (MB)
[12/01 10:37:05   3338s] #start 15th optimization iteration ...
[12/01 10:37:06   3339s] #   number of violations = 4
[12/01 10:37:06   3339s] #
[12/01 10:37:06   3339s] #    By Layer and Type :
[12/01 10:37:06   3339s] #	         MetSpc   Totals
[12/01 10:37:06   3339s] #	M1            0        0
[12/01 10:37:06   3339s] #	M2            0        0
[12/01 10:37:06   3339s] #	M3            2        2
[12/01 10:37:06   3339s] #	M4            2        2
[12/01 10:37:06   3339s] #	Totals        4        4
[12/01 10:37:06   3339s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2996.19 (MB), peak = 3179.86 (MB)
[12/01 10:37:06   3339s] #start 16th optimization iteration ...
[12/01 10:37:06   3340s] #   number of violations = 4
[12/01 10:37:06   3340s] #
[12/01 10:37:06   3340s] #    By Layer and Type :
[12/01 10:37:06   3340s] #	         MetSpc    Short   Totals
[12/01 10:37:06   3340s] #	M1            0        0        0
[12/01 10:37:06   3340s] #	M2            0        0        0
[12/01 10:37:06   3340s] #	M3            2        0        2
[12/01 10:37:06   3340s] #	M4            1        1        2
[12/01 10:37:06   3340s] #	Totals        3        1        4
[12/01 10:37:06   3340s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2996.17 (MB), peak = 3179.86 (MB)
[12/01 10:37:06   3340s] #start 17th optimization iteration ...
[12/01 10:37:07   3341s] #   number of violations = 4
[12/01 10:37:07   3341s] #
[12/01 10:37:07   3341s] #    By Layer and Type :
[12/01 10:37:07   3341s] #	         MetSpc    Short   Totals
[12/01 10:37:07   3341s] #	M1            0        0        0
[12/01 10:37:07   3341s] #	M2            0        0        0
[12/01 10:37:07   3341s] #	M3            2        0        2
[12/01 10:37:07   3341s] #	M4            1        1        2
[12/01 10:37:07   3341s] #	Totals        3        1        4
[12/01 10:37:07   3341s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2996.11 (MB), peak = 3179.86 (MB)
[12/01 10:37:07   3341s] #start 18th optimization iteration ...
[12/01 10:37:07   3342s] #   number of violations = 4
[12/01 10:37:07   3342s] #
[12/01 10:37:07   3342s] #    By Layer and Type :
[12/01 10:37:07   3342s] #	         MetSpc   Totals
[12/01 10:37:07   3342s] #	M1            0        0
[12/01 10:37:07   3342s] #	M2            0        0
[12/01 10:37:07   3342s] #	M3            2        2
[12/01 10:37:07   3342s] #	M4            2        2
[12/01 10:37:07   3342s] #	Totals        4        4
[12/01 10:37:07   3342s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2995.54 (MB), peak = 3179.86 (MB)
[12/01 10:37:07   3342s] #start 19th optimization iteration ...
[12/01 10:37:08   3343s] #   number of violations = 4
[12/01 10:37:08   3343s] #
[12/01 10:37:08   3343s] #    By Layer and Type :
[12/01 10:37:08   3343s] #	         MetSpc   Totals
[12/01 10:37:08   3343s] #	M1            0        0
[12/01 10:37:08   3343s] #	M2            0        0
[12/01 10:37:08   3343s] #	M3            2        2
[12/01 10:37:08   3343s] #	M4            2        2
[12/01 10:37:08   3343s] #	Totals        4        4
[12/01 10:37:08   3343s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2995.62 (MB), peak = 3179.86 (MB)
[12/01 10:37:08   3343s] #start 20th optimization iteration ...
[12/01 10:37:08   3343s] #   number of violations = 4
[12/01 10:37:08   3343s] #
[12/01 10:37:08   3343s] #    By Layer and Type :
[12/01 10:37:08   3343s] #	         MetSpc   Totals
[12/01 10:37:08   3343s] #	M1            0        0
[12/01 10:37:08   3343s] #	M2            0        0
[12/01 10:37:08   3343s] #	M3            2        2
[12/01 10:37:08   3343s] #	M4            2        2
[12/01 10:37:08   3343s] #	Totals        4        4
[12/01 10:37:08   3343s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2996.11 (MB), peak = 3179.86 (MB)
[12/01 10:37:09   3344s] #Complete Detail Routing.
[12/01 10:37:09   3345s] #Total number of nets with non-default rule or having extra spacing = 153
[12/01 10:37:09   3345s] #Total wire length = 2311128 um.
[12/01 10:37:09   3345s] #Total half perimeter of net bounding box = 1958916 um.
[12/01 10:37:09   3345s] #Total wire length on LAYER M1 = 35401 um.
[12/01 10:37:09   3345s] #Total wire length on LAYER M2 = 645384 um.
[12/01 10:37:09   3345s] #Total wire length on LAYER M3 = 879950 um.
[12/01 10:37:09   3345s] #Total wire length on LAYER M4 = 551157 um.
[12/01 10:37:09   3345s] #Total wire length on LAYER M5 = 196545 um.
[12/01 10:37:09   3345s] #Total wire length on LAYER M6 = 2692 um.
[12/01 10:37:09   3345s] #Total wire length on LAYER M7 = 0 um.
[12/01 10:37:09   3345s] #Total wire length on LAYER M8 = 0 um.
[12/01 10:37:09   3345s] #Total wire length on LAYER M9 = 0 um.
[12/01 10:37:09   3345s] #Total number of vias = 769730
[12/01 10:37:09   3345s] #Up-Via Summary (total 769730):
[12/01 10:37:09   3345s] #           
[12/01 10:37:09   3345s] #-----------------------
[12/01 10:37:09   3345s] # M1             374803
[12/01 10:37:09   3345s] # M2             308196
[12/01 10:37:09   3345s] # M3              74470
[12/01 10:37:09   3345s] # M4              11993
[12/01 10:37:09   3345s] # M5                268
[12/01 10:37:09   3345s] #-----------------------
[12/01 10:37:09   3345s] #                769730 
[12/01 10:37:09   3345s] #
[12/01 10:37:09   3345s] #Total number of DRC violations = 4
[12/01 10:37:09   3345s] #Total number of violations on LAYER M1 = 0
[12/01 10:37:09   3345s] #Total number of violations on LAYER M2 = 0
[12/01 10:37:09   3345s] #Total number of violations on LAYER M3 = 2
[12/01 10:37:09   3345s] #Total number of violations on LAYER M4 = 2
[12/01 10:37:09   3345s] #Total number of violations on LAYER M5 = 0
[12/01 10:37:09   3345s] #Total number of violations on LAYER M6 = 0
[12/01 10:37:09   3345s] #Total number of violations on LAYER M7 = 0
[12/01 10:37:09   3345s] #Total number of violations on LAYER M8 = 0
[12/01 10:37:09   3345s] #Total number of violations on LAYER M9 = 0
[12/01 10:37:09   3345s] ### Time Record (Detail Routing) is uninstalled.
[12/01 10:37:09   3345s] #Cpu time = 00:00:33
[12/01 10:37:09   3345s] #Elapsed time = 00:00:16
[12/01 10:37:09   3345s] #Increased memory = 17.45 (MB)
[12/01 10:37:09   3345s] #Total memory = 2996.11 (MB)
[12/01 10:37:09   3345s] #Peak memory = 3179.86 (MB)
[12/01 10:37:09   3345s] ### Time Record (Antenna Fixing) is installed.
[12/01 10:37:09   3346s] #
[12/01 10:37:09   3346s] #start routing for process antenna violation fix ...
[12/01 10:37:10   3347s] ### drc_pitch = 4160 ( 2.08000 um) drc_range = 3940 ( 1.97000 um) route_pitch = 2120 ( 1.06000 um) patch_pitch = 6640 ( 3.32000 um) top_route_layer = 6 top_pin_layer = 6
[12/01 10:37:10   3347s] #
[12/01 10:37:10   3347s] #    By Layer and Type :
[12/01 10:37:10   3347s] #	         MetSpc   Totals
[12/01 10:37:10   3347s] #	M1            0        0
[12/01 10:37:10   3347s] #	M2            0        0
[12/01 10:37:10   3347s] #	M3            2        2
[12/01 10:37:10   3347s] #	M4            2        2
[12/01 10:37:10   3347s] #	Totals        4        4
[12/01 10:37:10   3347s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2996.11 (MB), peak = 3179.86 (MB)
[12/01 10:37:10   3347s] #
[12/01 10:37:10   3347s] #Total number of nets with non-default rule or having extra spacing = 153
[12/01 10:37:10   3347s] #Total wire length = 2311128 um.
[12/01 10:37:10   3347s] #Total half perimeter of net bounding box = 1958916 um.
[12/01 10:37:10   3347s] #Total wire length on LAYER M1 = 35401 um.
[12/01 10:37:10   3347s] #Total wire length on LAYER M2 = 645384 um.
[12/01 10:37:10   3347s] #Total wire length on LAYER M3 = 879950 um.
[12/01 10:37:10   3347s] #Total wire length on LAYER M4 = 551157 um.
[12/01 10:37:10   3347s] #Total wire length on LAYER M5 = 196545 um.
[12/01 10:37:10   3347s] #Total wire length on LAYER M6 = 2692 um.
[12/01 10:37:10   3347s] #Total wire length on LAYER M7 = 0 um.
[12/01 10:37:10   3347s] #Total wire length on LAYER M8 = 0 um.
[12/01 10:37:10   3347s] #Total wire length on LAYER M9 = 0 um.
[12/01 10:37:10   3347s] #Total number of vias = 769730
[12/01 10:37:10   3347s] #Up-Via Summary (total 769730):
[12/01 10:37:10   3347s] #           
[12/01 10:37:10   3347s] #-----------------------
[12/01 10:37:10   3347s] # M1             374803
[12/01 10:37:10   3347s] # M2             308196
[12/01 10:37:10   3347s] # M3              74470
[12/01 10:37:10   3347s] # M4              11993
[12/01 10:37:10   3347s] # M5                268
[12/01 10:37:10   3347s] #-----------------------
[12/01 10:37:10   3347s] #                769730 
[12/01 10:37:10   3347s] #
[12/01 10:37:10   3347s] #Total number of DRC violations = 4
[12/01 10:37:10   3347s] #Total number of process antenna violations = 0
[12/01 10:37:10   3347s] #Total number of net violated process antenna rule = 0 ant fix stage
[12/01 10:37:10   3347s] #Total number of violations on LAYER M1 = 0
[12/01 10:37:10   3347s] #Total number of violations on LAYER M2 = 0
[12/01 10:37:10   3347s] #Total number of violations on LAYER M3 = 2
[12/01 10:37:10   3347s] #Total number of violations on LAYER M4 = 2
[12/01 10:37:10   3347s] #Total number of violations on LAYER M5 = 0
[12/01 10:37:10   3347s] #Total number of violations on LAYER M6 = 0
[12/01 10:37:10   3347s] #Total number of violations on LAYER M7 = 0
[12/01 10:37:10   3347s] #Total number of violations on LAYER M8 = 0
[12/01 10:37:10   3347s] #Total number of violations on LAYER M9 = 0
[12/01 10:37:10   3347s] #
[12/01 10:37:13   3357s] #
[12/01 10:37:13   3357s] #Total number of nets with non-default rule or having extra spacing = 153
[12/01 10:37:13   3357s] #Total wire length = 2311128 um.
[12/01 10:37:13   3357s] #Total half perimeter of net bounding box = 1958916 um.
[12/01 10:37:13   3357s] #Total wire length on LAYER M1 = 35401 um.
[12/01 10:37:13   3357s] #Total wire length on LAYER M2 = 645384 um.
[12/01 10:37:13   3357s] #Total wire length on LAYER M3 = 879950 um.
[12/01 10:37:13   3357s] #Total wire length on LAYER M4 = 551157 um.
[12/01 10:37:13   3357s] #Total wire length on LAYER M5 = 196545 um.
[12/01 10:37:13   3357s] #Total wire length on LAYER M6 = 2692 um.
[12/01 10:37:13   3357s] #Total wire length on LAYER M7 = 0 um.
[12/01 10:37:13   3357s] #Total wire length on LAYER M8 = 0 um.
[12/01 10:37:13   3357s] #Total wire length on LAYER M9 = 0 um.
[12/01 10:37:13   3357s] #Total number of vias = 769730
[12/01 10:37:13   3357s] #Up-Via Summary (total 769730):
[12/01 10:37:13   3357s] #           
[12/01 10:37:13   3357s] #-----------------------
[12/01 10:37:13   3357s] # M1             374803
[12/01 10:37:13   3357s] # M2             308196
[12/01 10:37:13   3357s] # M3              74470
[12/01 10:37:13   3357s] # M4              11993
[12/01 10:37:13   3357s] # M5                268
[12/01 10:37:13   3357s] #-----------------------
[12/01 10:37:13   3357s] #                769730 
[12/01 10:37:13   3357s] #
[12/01 10:37:13   3357s] #Total number of DRC violations = 4
[12/01 10:37:13   3357s] #Total number of process antenna violations = 0
[12/01 10:37:13   3357s] #Total number of net violated process antenna rule = 0 ant fix stage
[12/01 10:37:13   3357s] #Total number of violations on LAYER M1 = 0
[12/01 10:37:13   3357s] #Total number of violations on LAYER M2 = 0
[12/01 10:37:13   3357s] #Total number of violations on LAYER M3 = 2
[12/01 10:37:13   3357s] #Total number of violations on LAYER M4 = 2
[12/01 10:37:13   3357s] #Total number of violations on LAYER M5 = 0
[12/01 10:37:13   3357s] #Total number of violations on LAYER M6 = 0
[12/01 10:37:13   3357s] #Total number of violations on LAYER M7 = 0
[12/01 10:37:13   3357s] #Total number of violations on LAYER M8 = 0
[12/01 10:37:13   3357s] #Total number of violations on LAYER M9 = 0
[12/01 10:37:13   3357s] #
[12/01 10:37:13   3357s] ### Time Record (Antenna Fixing) is uninstalled.
[12/01 10:37:13   3357s] #detailRoute Statistics:
[12/01 10:37:13   3357s] #Cpu time = 00:00:45
[12/01 10:37:13   3357s] #Elapsed time = 00:00:20
[12/01 10:37:13   3357s] #Increased memory = 16.91 (MB)
[12/01 10:37:13   3357s] #Total memory = 2995.57 (MB)
[12/01 10:37:13   3357s] #Peak memory = 3179.86 (MB)
[12/01 10:37:13   3357s] #Skip updating routing design signature in db-snapshot flow
[12/01 10:37:13   3358s] ### global_detail_route design signature (197): route=2031664986 flt_obj=0 vio=1243481134 shield_wire=1
[12/01 10:37:13   3358s] ### Time Record (DB Export) is installed.
[12/01 10:37:13   3359s] ### export design design signature (198): route=2031664986 fixed_route=356250211 flt_obj=0 vio=1243481134 swire=282492057 shield_wire=1 net_attr=917619741 dirty_area=0 del_dirty_area=0 cell=714078565 placement=1583605494 pin_access=1269816452 inst_pattern=1
[12/01 10:37:15   3362s] ### Time Record (DB Export) is uninstalled.
[12/01 10:37:15   3362s] ### Time Record (Post Callback) is installed.
[12/01 10:37:16   3363s] ### Time Record (Post Callback) is uninstalled.
[12/01 10:37:16   3363s] #
[12/01 10:37:16   3363s] #globalDetailRoute statistics:
[12/01 10:37:16   3363s] #Cpu time = 00:01:08
[12/01 10:37:16   3363s] #Elapsed time = 00:00:36
[12/01 10:37:16   3363s] #Increased memory = -208.70 (MB)
[12/01 10:37:16   3363s] #Total memory = 2781.07 (MB)
[12/01 10:37:16   3363s] #Peak memory = 3179.86 (MB)
[12/01 10:37:16   3363s] #Number of warnings = 3
[12/01 10:37:16   3363s] #Total number of warnings = 18
[12/01 10:37:16   3363s] #Number of fails = 0
[12/01 10:37:16   3363s] #Total number of fails = 0
[12/01 10:37:16   3363s] #Complete globalDetailRoute on Thu Dec  1 10:37:16 2022
[12/01 10:37:16   3363s] #
[12/01 10:37:16   3363s] ### import design signature (199): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1269816452 inst_pattern=1
[12/01 10:37:16   3363s] ### Time Record (globalDetailRoute) is uninstalled.
[12/01 10:37:16   3363s] ### 
[12/01 10:37:16   3363s] ###   Scalability Statistics
[12/01 10:37:16   3363s] ### 
[12/01 10:37:16   3363s] ### --------------------------------+----------------+----------------+----------------+
[12/01 10:37:16   3363s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[12/01 10:37:16   3363s] ### --------------------------------+----------------+----------------+----------------+
[12/01 10:37:16   3363s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/01 10:37:16   3363s] ###   Post Callback                 |        00:00:01|        00:00:01|             1.0|
[12/01 10:37:16   3363s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[12/01 10:37:16   3363s] ###   DB Import                     |        00:00:06|        00:00:03|             2.1|
[12/01 10:37:16   3363s] ###   DB Export                     |        00:00:04|        00:00:03|             1.7|
[12/01 10:37:16   3363s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[12/01 10:37:16   3363s] ###   Data Preparation              |        00:00:07|        00:00:06|             1.1|
[12/01 10:37:16   3363s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[12/01 10:37:16   3363s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[12/01 10:37:16   3363s] ###   Detail Routing                |        00:00:33|        00:00:15|             2.1|
[12/01 10:37:16   3363s] ###   Antenna Fixing                |        00:00:12|        00:00:04|             3.1|
[12/01 10:37:16   3363s] ###   Entire Command                |        00:01:08|        00:00:36|             1.9|
[12/01 10:37:16   3363s] ### --------------------------------+----------------+----------------+----------------+
[12/01 10:37:16   3363s] ### 
[12/01 10:37:16   3363s] *** EcoRoute #2 [finish] : cpu/real = 0:01:08.0/0:00:36.1 (1.9), totSession cpu/real = 0:56:03.4/0:26:39.3 (2.1), mem = 3573.0M
[12/01 10:37:16   3363s] 
[12/01 10:37:16   3363s] =============================================================================================
[12/01 10:37:16   3363s]  Step TAT Report for EcoRoute #2                                                21.10-p004_1
[12/01 10:37:16   3363s] =============================================================================================
[12/01 10:37:16   3363s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 10:37:16   3363s] ---------------------------------------------------------------------------------------------
[12/01 10:37:16   3363s] [ GlobalRoute            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 10:37:16   3363s] [ DetailRoute            ]      1   0:00:15.5  (  42.9 % )     0:00:15.5 /  0:00:32.7    2.1
[12/01 10:37:16   3363s] [ MISC                   ]          0:00:20.6  (  57.1 % )     0:00:20.6 /  0:00:35.3    1.7
[12/01 10:37:16   3363s] ---------------------------------------------------------------------------------------------
[12/01 10:37:16   3363s]  EcoRoute #2 TOTAL                  0:00:36.1  ( 100.0 % )     0:00:36.1 /  0:01:08.0    1.9
[12/01 10:37:16   3363s] ---------------------------------------------------------------------------------------------
[12/01 10:37:16   3363s] 
[12/01 10:37:16   3363s] **optDesign ... cpu = 0:03:55, real = 0:02:23, mem = 2778.1M, totSessionCpu=0:56:03 **
[12/01 10:37:16   3363s] -routeWithEco false                       # bool, default=false
[12/01 10:37:16   3363s] -routeSelectedNetOnly false               # bool, default=false
[12/01 10:37:16   3363s] -routeWithTimingDriven false              # bool, default=false
[12/01 10:37:16   3363s] -routeWithSiDriven false                  # bool, default=false
[12/01 10:37:16   3363s] New Signature Flow (restoreNanoRouteOptions) ....
[12/01 10:37:16   3363s] Extraction called for design 'toplevel_498' of instances=462339 and nets=108878 using extraction engine 'postRoute' at effort level 'low' .
[12/01 10:37:16   3363s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/01 10:37:16   3363s] Type 'man IMPEXT-3530' for more detail.
[12/01 10:37:16   3363s] PostRoute (effortLevel low) RC Extraction called for design toplevel_498.
[12/01 10:37:16   3363s] RC Extraction called in multi-corner(1) mode.
[12/01 10:37:16   3363s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/01 10:37:16   3363s] Type 'man IMPEXT-6197' for more detail.
[12/01 10:37:17   3363s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[12/01 10:37:17   3363s] * Layer Id             : 1 - M1
[12/01 10:37:17   3363s]       Thickness        : 0.18
[12/01 10:37:17   3363s]       Min Width        : 0.09
[12/01 10:37:17   3363s]       Layer Dielectric : 4.1
[12/01 10:37:17   3363s] * Layer Id             : 2 - M2
[12/01 10:37:17   3363s]       Thickness        : 0.22
[12/01 10:37:17   3363s]       Min Width        : 0.1
[12/01 10:37:17   3363s]       Layer Dielectric : 4.1
[12/01 10:37:17   3363s] * Layer Id             : 3 - M3
[12/01 10:37:17   3363s]       Thickness        : 0.22
[12/01 10:37:17   3363s]       Min Width        : 0.1
[12/01 10:37:17   3363s]       Layer Dielectric : 4.1
[12/01 10:37:17   3363s] * Layer Id             : 4 - M4
[12/01 10:37:17   3363s]       Thickness        : 0.22
[12/01 10:37:17   3363s]       Min Width        : 0.1
[12/01 10:37:17   3363s]       Layer Dielectric : 4.1
[12/01 10:37:17   3363s] * Layer Id             : 5 - M5
[12/01 10:37:17   3363s]       Thickness        : 0.22
[12/01 10:37:17   3363s]       Min Width        : 0.1
[12/01 10:37:17   3363s]       Layer Dielectric : 4.1
[12/01 10:37:17   3363s] * Layer Id             : 6 - M6
[12/01 10:37:17   3363s]       Thickness        : 0.22
[12/01 10:37:17   3363s]       Min Width        : 0.1
[12/01 10:37:17   3363s]       Layer Dielectric : 4.1
[12/01 10:37:17   3363s] * Layer Id             : 7 - M7
[12/01 10:37:17   3363s]       Thickness        : 0.22
[12/01 10:37:17   3363s]       Min Width        : 0.1
[12/01 10:37:17   3363s]       Layer Dielectric : 4.1
[12/01 10:37:17   3363s] * Layer Id             : 8 - M8
[12/01 10:37:17   3363s]       Thickness        : 0.9
[12/01 10:37:17   3363s]       Min Width        : 0.4
[12/01 10:37:17   3363s]       Layer Dielectric : 4.1
[12/01 10:37:17   3363s] * Layer Id             : 9 - M9
[12/01 10:37:17   3363s]       Thickness        : 0.9
[12/01 10:37:17   3363s]       Min Width        : 0.4
[12/01 10:37:17   3363s]       Layer Dielectric : 4.1
[12/01 10:37:17   3363s] extractDetailRC Option : -outfile /tmp/innovus_temp_1508544_ece-498hk-04.ece.illinois.edu_hfaroo9_8Bdy78/toplevel_498_1508544_VEGxj6.rcdb.d -maxResLength 200  -basic
[12/01 10:37:17   3363s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[12/01 10:37:17   3363s]       RC Corner Indexes            0   
[12/01 10:37:17   3363s] Capacitance Scaling Factor   : 1.00000 
[12/01 10:37:17   3363s] Coupling Cap. Scaling Factor : 1.00000 
[12/01 10:37:17   3363s] Resistance Scaling Factor    : 1.00000 
[12/01 10:37:17   3363s] Clock Cap. Scaling Factor    : 1.00000 
[12/01 10:37:17   3363s] Clock Res. Scaling Factor    : 1.00000 
[12/01 10:37:17   3363s] Shrink Factor                : 1.00000
[12/01 10:37:19   3366s] LayerId::1 widthSet size::1
[12/01 10:37:19   3366s] LayerId::2 widthSet size::1
[12/01 10:37:19   3366s] LayerId::3 widthSet size::1
[12/01 10:37:19   3366s] LayerId::4 widthSet size::1
[12/01 10:37:19   3366s] LayerId::5 widthSet size::1
[12/01 10:37:19   3366s] LayerId::6 widthSet size::1
[12/01 10:37:19   3366s] LayerId::7 widthSet size::1
[12/01 10:37:19   3366s] LayerId::8 widthSet size::1
[12/01 10:37:19   3366s] LayerId::9 widthSet size::1
[12/01 10:37:19   3366s] eee: pegSigSF::1.070000
[12/01 10:37:19   3366s] Initializing multi-corner resistance tables ...
[12/01 10:37:19   3366s] eee: l::1 avDens::0.110648 usedTrk::111754.139487 availTrk::1010000.000000 sigTrk::111754.139487
[12/01 10:37:19   3366s] eee: l::2 avDens::0.155138 usedTrk::32253.276764 availTrk::207900.000000 sigTrk::32253.276764
[12/01 10:37:19   3366s] eee: l::3 avDens::0.193992 usedTrk::43997.489482 availTrk::226800.000000 sigTrk::43997.489482
[12/01 10:37:19   3366s] eee: l::4 avDens::0.153611 usedTrk::27557.829979 availTrk::179400.000000 sigTrk::27557.829979
[12/01 10:37:19   3366s] eee: l::5 avDens::0.045357 usedTrk::9887.829998 availTrk::218000.000000 sigTrk::9887.829998
[12/01 10:37:19   3366s] eee: l::6 avDens::0.023612 usedTrk::134.590000 availTrk::5700.000000 sigTrk::134.590000
[12/01 10:37:19   3366s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 10:37:19   3366s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 10:37:19   3366s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 10:37:19   3366s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.276154 ; uaWl: 1.000000 ; uaWlH: 0.317375 ; aWlH: 0.000000 ; Pmax: 0.849100 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 81 ; 
[12/01 10:37:21   3367s] Checking LVS Completed (CPU Time= 0:00:00.5  MEM= 3573.0M)
[12/01 10:37:21   3367s] Creating parasitic data file '/tmp/innovus_temp_1508544_ece-498hk-04.ece.illinois.edu_hfaroo9_8Bdy78/toplevel_498_1508544_VEGxj6.rcdb.d' for storing RC.
[12/01 10:37:24   3371s] Extracted 10.0002% (CPU Time= 0:00:05.3  MEM= 3619.8M)
[12/01 10:37:25   3372s] Extracted 20.0002% (CPU Time= 0:00:06.3  MEM= 3619.8M)
[12/01 10:37:26   3373s] Extracted 30.0001% (CPU Time= 0:00:07.5  MEM= 3623.8M)
[12/01 10:37:29   3376s] Extracted 40.0002% (CPU Time= 0:00:10.4  MEM= 3623.8M)
[12/01 10:37:30   3377s] Extracted 50.0002% (CPU Time= 0:00:11.6  MEM= 3623.8M)
[12/01 10:37:31   3378s] Extracted 60.0002% (CPU Time= 0:00:12.9  MEM= 3623.8M)
[12/01 10:37:33   3379s] Extracted 70.0002% (CPU Time= 0:00:14.1  MEM= 3623.8M)
[12/01 10:37:34   3381s] Extracted 80.0001% (CPU Time= 0:00:15.9  MEM= 3623.8M)
[12/01 10:37:37   3384s] Extracted 90.0002% (CPU Time= 0:00:18.9  MEM= 3623.8M)
[12/01 10:37:42   3388s] Extracted 100% (CPU Time= 0:00:23.0  MEM= 3623.8M)
[12/01 10:37:42   3389s] Number of Extracted Resistors     : 1799749
[12/01 10:37:42   3389s] Number of Extracted Ground Cap.   : 1766338
[12/01 10:37:42   3389s] Number of Extracted Coupling Cap. : 3846904
[12/01 10:37:42   3389s] Opening parasitic data file '/tmp/innovus_temp_1508544_ece-498hk-04.ece.illinois.edu_hfaroo9_8Bdy78/toplevel_498_1508544_VEGxj6.rcdb.d' for reading (mem: 3599.824M)
[12/01 10:37:42   3389s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[12/01 10:37:43   3390s] Checking LVS Completed (CPU Time= 0:00:00.5  MEM= 3599.8M)
[12/01 10:37:43   3390s] Creating parasitic data file '/tmp/innovus_temp_1508544_ece-498hk-04.ece.illinois.edu_hfaroo9_8Bdy78/toplevel_498_1508544_VEGxj6.rcdb_Filter.rcdb.d' for storing RC.
[12/01 10:37:44   3391s] Closing parasitic data file '/tmp/innovus_temp_1508544_ece-498hk-04.ece.illinois.edu_hfaroo9_8Bdy78/toplevel_498_1508544_VEGxj6.rcdb.d': 106718 access done (mem: 3607.824M)
[12/01 10:37:44   3391s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3607.824M)
[12/01 10:37:44   3391s] Opening parasitic data file '/tmp/innovus_temp_1508544_ece-498hk-04.ece.illinois.edu_hfaroo9_8Bdy78/toplevel_498_1508544_VEGxj6.rcdb.d' for reading (mem: 3607.824M)
[12/01 10:37:44   3391s] processing rcdb (/tmp/innovus_temp_1508544_ece-498hk-04.ece.illinois.edu_hfaroo9_8Bdy78/toplevel_498_1508544_VEGxj6.rcdb.d) for hinst (top) of cell (toplevel_498);
[12/01 10:37:45   3393s] Closing parasitic data file '/tmp/innovus_temp_1508544_ece-498hk-04.ece.illinois.edu_hfaroo9_8Bdy78/toplevel_498_1508544_VEGxj6.rcdb.d': 0 access done (mem: 3607.824M)
[12/01 10:37:45   3393s] Lumped Parasitic Loading Completed (total cpu=0:00:01.9, real=0:00:01.0, current mem=3607.824M)
[12/01 10:37:45   3393s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:29.9  Real Time: 0:00:29.0  MEM: 3607.824M)
[12/01 10:37:45   3393s] **optDesign ... cpu = 0:04:25, real = 0:02:52, mem = 2773.1M, totSessionCpu=0:56:33 **
[12/01 10:37:45   3393s] Starting delay calculation for Setup views
[12/01 10:37:45   3393s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/01 10:37:45   3393s] Starting SI iteration 1 using Infinite Timing Windows
[12/01 10:37:46   3393s] #################################################################################
[12/01 10:37:46   3393s] # Design Stage: PostRoute
[12/01 10:37:46   3393s] # Design Name: toplevel_498
[12/01 10:37:46   3393s] # Design Mode: 90nm
[12/01 10:37:46   3393s] # Analysis Mode: MMMC OCV 
[12/01 10:37:46   3393s] # Parasitics Mode: SPEF/RCDB 
[12/01 10:37:46   3393s] # Signoff Settings: SI On 
[12/01 10:37:46   3393s] #################################################################################
[12/01 10:37:47   3397s] Topological Sorting (REAL = 0:00:01.0, MEM = 3617.8M, InitMEM = 3604.0M)
[12/01 10:37:47   3398s] Setting infinite Tws ...
[12/01 10:37:47   3398s] First Iteration Infinite Tw... 
[12/01 10:37:47   3398s] Calculate early delays in OCV mode...
[12/01 10:37:47   3398s] Calculate late delays in OCV mode...
[12/01 10:37:47   3398s] Start delay calculation (fullDC) (4 T). (MEM=3617.79)
[12/01 10:37:48   3398s] LayerId::1 widthSet size::1
[12/01 10:37:48   3398s] LayerId::2 widthSet size::1
[12/01 10:37:48   3398s] LayerId::3 widthSet size::1
[12/01 10:37:48   3398s] LayerId::4 widthSet size::1
[12/01 10:37:48   3398s] LayerId::5 widthSet size::1
[12/01 10:37:48   3398s] LayerId::6 widthSet size::1
[12/01 10:37:48   3398s] LayerId::7 widthSet size::1
[12/01 10:37:48   3398s] LayerId::8 widthSet size::1
[12/01 10:37:48   3398s] LayerId::9 widthSet size::1
[12/01 10:37:48   3398s] eee: pegSigSF::1.070000
[12/01 10:37:48   3398s] Initializing multi-corner resistance tables ...
[12/01 10:37:48   3399s] eee: l::1 avDens::0.110648 usedTrk::111754.139487 availTrk::1010000.000000 sigTrk::111754.139487
[12/01 10:37:48   3399s] eee: l::2 avDens::0.155138 usedTrk::32253.276764 availTrk::207900.000000 sigTrk::32253.276764
[12/01 10:37:48   3399s] eee: l::3 avDens::0.193992 usedTrk::43997.489482 availTrk::226800.000000 sigTrk::43997.489482
[12/01 10:37:48   3399s] eee: l::4 avDens::0.153611 usedTrk::27557.829979 availTrk::179400.000000 sigTrk::27557.829979
[12/01 10:37:48   3399s] eee: l::5 avDens::0.045357 usedTrk::9887.829998 availTrk::218000.000000 sigTrk::9887.829998
[12/01 10:37:48   3399s] eee: l::6 avDens::0.023612 usedTrk::134.590000 availTrk::5700.000000 sigTrk::134.590000
[12/01 10:37:48   3399s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 10:37:48   3399s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 10:37:48   3399s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 10:37:48   3399s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.276154 ; uaWl: 1.000000 ; uaWlH: 0.317375 ; aWlH: 0.000000 ; Pmax: 0.849100 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 81 ; 
[12/01 10:37:49   3400s] End AAE Lib Interpolated Model. (MEM=3630.41 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 10:37:49   3400s] Opening parasitic data file '/tmp/innovus_temp_1508544_ece-498hk-04.ece.illinois.edu_hfaroo9_8Bdy78/toplevel_498_1508544_VEGxj6.rcdb.d' for reading (mem: 3630.406M)
[12/01 10:37:49   3400s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3630.4M)
[12/01 10:37:49   3400s] AAE_INFO: 4 threads acquired from CTE.
[12/01 10:37:58   3430s] Total number of fetched objects 106737
[12/01 10:37:58   3430s] AAE_INFO-618: Total number of nets in the design is 108878,  98.1 percent of the nets selected for SI analysis
[12/01 10:37:58   3431s] End Timing Check Calculation. (CPU Time=0:00:00.5, Real Time=0:00:00.0)
[12/01 10:37:58   3431s] End delay calculation. (MEM=3805.3 CPU=0:00:29.0 REAL=0:00:08.0)
[12/01 10:37:58   3431s] End delay calculation (fullDC). (MEM=3805.3 CPU=0:00:32.6 REAL=0:00:11.0)
[12/01 10:37:58   3431s] *** CDM Built up (cpu=0:00:37.3  real=0:00:12.0  mem= 3805.3M) ***
[12/01 10:38:01   3438s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3820.3M)
[12/01 10:38:01   3438s] Add other clocks and setupCteToAAEClockMapping during iter 1
[12/01 10:38:02   3438s] Loading CTE timing window is completed (CPU = 0:00:00.6, REAL = 0:00:01.0, MEM = 3805.3M)
[12/01 10:38:02   3438s] Starting SI iteration 2
[12/01 10:38:02   3439s] Calculate early delays in OCV mode...
[12/01 10:38:02   3439s] Calculate late delays in OCV mode...
[12/01 10:38:02   3439s] Start delay calculation (fullDC) (4 T). (MEM=3673.44)
[12/01 10:38:02   3439s] End AAE Lib Interpolated Model. (MEM=3673.44 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 10:38:03   3441s] Glitch Analysis: View slowView -- Total Number of Nets Skipped = 0. 
[12/01 10:38:03   3441s] Glitch Analysis: View slowView -- Total Number of Nets Analyzed = 106737. 
[12/01 10:38:03   3441s] Total number of fetched objects 106737
[12/01 10:38:03   3441s] AAE_INFO-618: Total number of nets in the design is 108878,  0.3 percent of the nets selected for SI analysis
[12/01 10:38:03   3441s] End delay calculation. (MEM=3845.23 CPU=0:00:01.3 REAL=0:00:01.0)
[12/01 10:38:03   3441s] End delay calculation (fullDC). (MEM=3845.23 CPU=0:00:01.7 REAL=0:00:01.0)
[12/01 10:38:03   3441s] *** CDM Built up (cpu=0:00:01.8  real=0:00:01.0  mem= 3845.2M) ***
[12/01 10:38:05   3447s] *** Done Building Timing Graph (cpu=0:00:54.5 real=0:00:20.0 totSessionCpu=0:57:28 mem=3858.2M)
[12/01 10:38:05   3448s] End AAE Lib Interpolated Model. (MEM=3858.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 10:38:06   3448s] All LLGs are deleted
[12/01 10:38:06   3448s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3858.2M, EPOCH TIME: 1669912686.319587
[12/01 10:38:06   3448s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:3858.2M, EPOCH TIME: 1669912686.320425
[12/01 10:38:06   3448s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3858.2M, EPOCH TIME: 1669912686.474553
[12/01 10:38:06   3448s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3858.2M, EPOCH TIME: 1669912686.490312
[12/01 10:38:06   3448s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3858.2M, EPOCH TIME: 1669912686.510735
[12/01 10:38:06   3448s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.015, REAL:0.012, MEM:3882.2M, EPOCH TIME: 1669912686.522428
[12/01 10:38:06   3449s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.239, REAL:0.161, MEM:3875.2M, EPOCH TIME: 1669912686.651302
[12/01 10:38:06   3449s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.511, REAL:0.434, MEM:3875.2M, EPOCH TIME: 1669912686.909046
[12/01 10:38:08   3451s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| 28.576  | 33.259  | 33.259  | 28.576  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  12547  |  12540  |    2    |    5    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 8.309%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:05:23, real = 0:03:15, mem = 2996.6M, totSessionCpu=0:57:32 **
[12/01 10:38:08   3451s] Executing marking Critical Nets1
[12/01 10:38:08   3451s] **INFO: flowCheckPoint #11 OptimizationRecovery
[12/01 10:38:08   3452s] Latch borrow mode reset to max_borrow
[12/01 10:38:10   3457s] **INFO: flowCheckPoint #12 FinalSummary
[12/01 10:38:10   3457s] Reported timing to dir ./timingReports
[12/01 10:38:10   3457s] **optDesign ... cpu = 0:05:29, real = 0:03:17, mem = 3008.3M, totSessionCpu=0:57:38 **
[12/01 10:38:10   3458s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3703.8M, EPOCH TIME: 1669912690.801015
[12/01 10:38:11   3458s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.407, REAL:0.413, MEM:3703.8M, EPOCH TIME: 1669912691.213730
[12/01 10:38:17   3465s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| 28.576  | 33.496  | 33.345  | 28.576  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  12547  |  12540  |    2    |    5    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 8.309%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:05:37, real = 0:03:24, mem = 2995.4M, totSessionCpu=0:57:45 **
[12/01 10:38:17   3465s]  ReSet Options after AAE Based Opt flow 
[12/01 10:38:17   3465s] 
[12/01 10:38:17   3465s] TimeStamp Deleting Cell Server Begin ...
[12/01 10:38:17   3465s] Deleting Lib Analyzer.
[12/01 10:38:17   3465s] 
[12/01 10:38:17   3465s] TimeStamp Deleting Cell Server End ...
[12/01 10:38:17   3465s] *** Finished optDesign ***
[12/01 10:38:17   3465s] 
[12/01 10:38:17   3465s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:05:51 real=  0:03:30)
[12/01 10:38:17   3465s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[12/01 10:38:17   3465s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=  0:01:03 real=  0:01:00)
[12/01 10:38:17   3465s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=  0:01:02 real=0:00:23.3)
[12/01 10:38:17   3465s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[12/01 10:38:17   3465s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:11.4 real=0:00:09.4)
[12/01 10:38:17   3465s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:23.2 real=0:00:17.7)
[12/01 10:38:17   3465s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:06.8 real=0:00:04.9)
[12/01 10:38:17   3465s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=  0:01:15 real=0:00:42.5)
[12/01 10:38:17   3465s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:58.6 real=0:00:23.1)
[12/01 10:38:17   3465s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[12/01 10:38:17   3465s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:06.0 real=0:00:01.9)
[12/01 10:38:17   3465s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[12/01 10:38:17   3465s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/01 10:38:17   3465s] Info: pop threads available for lower-level modules during optimization.
[12/01 10:38:17   3465s] Info: Destroy the CCOpt slew target map.
[12/01 10:38:17   3465s] clean pInstBBox. size 0
[12/01 10:38:18   3465s] All LLGs are deleted
[12/01 10:38:18   3465s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3704.6M, EPOCH TIME: 1669912698.073079
[12/01 10:38:18   3465s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.016, REAL:0.016, MEM:3704.6M, EPOCH TIME: 1669912698.089222
[12/01 10:38:18   3465s] *** optDesign #6 [finish] : cpu/real = 0:05:35.3/0:03:22.6 (1.7), totSession cpu/real = 0:57:45.7/0:27:40.5 (2.1), mem = 3704.6M
[12/01 10:38:18   3465s] 
[12/01 10:38:18   3465s] =============================================================================================
[12/01 10:38:18   3465s]  Final TAT Report for optDesign #6                                              21.10-p004_1
[12/01 10:38:18   3465s] =============================================================================================
[12/01 10:38:18   3465s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 10:38:18   3465s] ---------------------------------------------------------------------------------------------
[12/01 10:38:18   3465s] [ InitOpt                ]      1   0:00:08.3  (   4.1 % )     0:00:12.0 /  0:00:21.2    1.8
[12/01 10:38:18   3465s] [ DrvOpt                 ]      1   0:00:10.8  (   5.3 % )     0:00:10.8 /  0:00:13.1    1.2
[12/01 10:38:18   3465s] [ ViewPruning            ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 10:38:18   3465s] [ OptSummaryReport       ]      5   0:00:03.8  (   1.9 % )     0:00:15.5 /  0:00:19.7    1.3
[12/01 10:38:18   3465s] [ DrvReport              ]      8   0:00:12.7  (   6.2 % )     0:00:12.7 /  0:00:17.8    1.4
[12/01 10:38:18   3465s] [ SlackTraversorInit     ]      1   0:00:00.6  (   0.3 % )     0:00:00.6 /  0:00:00.6    1.0
[12/01 10:38:18   3465s] [ CheckPlace             ]      1   0:00:03.7  (   1.8 % )     0:00:03.7 /  0:00:07.7    2.1
[12/01 10:38:18   3465s] [ RefinePlace            ]      1   0:00:02.9  (   1.4 % )     0:00:02.9 /  0:00:03.9    1.3
[12/01 10:38:18   3465s] [ AddFiller              ]      1   0:00:06.2  (   3.1 % )     0:00:06.2 /  0:00:06.8    1.1
[12/01 10:38:18   3465s] [ ClockDrv               ]      1   0:00:08.1  (   4.0 % )     0:00:08.1 /  0:00:08.9    1.1
[12/01 10:38:18   3465s] [ EcoRoute               ]      1   0:00:36.1  (  17.8 % )     0:00:36.1 /  0:01:08.0    1.9
[12/01 10:38:18   3465s] [ ExtractRC              ]      2   0:00:58.1  (  28.7 % )     0:00:58.1 /  0:01:00.8    1.0
[12/01 10:38:18   3465s] [ TimingUpdate           ]     12   0:00:08.4  (   4.1 % )     0:00:42.3 /  0:01:59.1    2.8
[12/01 10:38:18   3465s] [ FullDelayCalc          ]      2   0:00:33.9  (  16.7 % )     0:00:33.9 /  0:01:34.1    2.8
[12/01 10:38:18   3465s] [ TimingReport           ]      5   0:00:01.3  (   0.6 % )     0:00:01.3 /  0:00:02.5    1.9
[12/01 10:38:18   3465s] [ GenerateReports        ]      1   0:00:01.5  (   0.7 % )     0:00:01.5 /  0:00:01.5    1.0
[12/01 10:38:18   3465s] [ MISC                   ]          0:00:06.2  (   3.1 % )     0:00:06.2 /  0:00:07.3    1.2
[12/01 10:38:18   3465s] ---------------------------------------------------------------------------------------------
[12/01 10:38:18   3465s]  optDesign #6 TOTAL                 0:03:22.6  ( 100.0 % )     0:03:22.6 /  0:05:35.3    1.7
[12/01 10:38:18   3465s] ---------------------------------------------------------------------------------------------
[12/01 10:38:18   3465s] 
[12/01 10:38:18   3465s] <CMD> defOut -routing -floorplan final.def
[12/01 10:38:18   3465s] Writing DEF file 'final.def', current time is Thu Dec  1 10:38:18 2022 ...
[12/01 10:38:18   3465s] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[12/01 10:38:21   3469s] DEF file 'final.def' is written, current time is Thu Dec  1 10:38:21 2022 ...
[12/01 10:38:21   3469s] <CMD> streamOut final.gds2 -mapFile tsmc065.map -libName DesignLib -merge /ece498hk/libs/TSMC65GP_RFMIM__1P0V_2P5V__1p9m_6X1Z1U_ALRDL/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/gds2/tsmc65_rvt_sc_adv10.gds2 -stripes 1 -mode ALL
[12/01 10:38:21   3469s] **WARN: (IMPTCM-125):	Option "-stripes" for command streamOut is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
[12/01 10:38:21   3469s] Merge file: /ece498hk/libs/TSMC65GP_RFMIM__1P0V_2P5V__1p9m_6X1Z1U_ALRDL/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/gds2/tsmc65_rvt_sc_adv10.gds2 has version number: 5
[12/01 10:38:21   3469s] Parse flat map file...
[12/01 10:38:21   3469s] Writing GDSII file ...
[12/01 10:38:21   3469s] 	****** db unit per micron = 2000 ******
[12/01 10:38:21   3469s] 	****** output gds2 file unit per micron = 2000 ******
[12/01 10:38:21   3469s] 	****** unit scaling factor = 1 ******
[12/01 10:38:21   3469s] Output for instance
[12/01 10:38:22   3469s] Output for bump
[12/01 10:38:22   3470s] Output for physical terminals
[12/01 10:38:22   3470s] Output for logical terminals
[12/01 10:38:22   3470s] Output for regular nets
[12/01 10:38:23   3471s] Output for special nets and metal fills
[12/01 10:38:23   3471s] Output for via structure generation total number 20
[12/01 10:38:23   3471s] Statistics for GDS generated (version 5)
[12/01 10:38:23   3471s] ----------------------------------------
[12/01 10:38:23   3471s] Stream Out Layer Mapping Information:
[12/01 10:38:23   3471s] GDS Layer Number          GDS Layer Name
[12/01 10:38:23   3471s] ----------------------------------------
[12/01 10:38:23   3471s]     39                                M9
[12/01 10:38:23   3471s]     35                                M5
[12/01 10:38:23   3471s]     32                                M2
[12/01 10:38:23   3471s]     34                                M4
[12/01 10:38:23   3471s]     38                                M8
[12/01 10:38:23   3471s]     33                                M3
[12/01 10:38:23   3471s]     31                                M1
[12/01 10:38:23   3471s]     36                                M6
[12/01 10:38:23   3471s]     58                              VIA8
[12/01 10:38:23   3471s]     37                                M7
[12/01 10:38:23   3471s]     57                              VIA7
[12/01 10:38:23   3471s]     51                              VIA1
[12/01 10:38:23   3471s]     52                              VIA2
[12/01 10:38:23   3471s]     53                              VIA3
[12/01 10:38:23   3471s]     54                              VIA4
[12/01 10:38:23   3471s]     55                              VIA5
[12/01 10:38:23   3471s]     56                              VIA6
[12/01 10:38:23   3471s]     134                               M4
[12/01 10:38:23   3471s]     135                               M5
[12/01 10:38:23   3471s]     132                               M2
[12/01 10:38:23   3471s]     133                               M3
[12/01 10:38:23   3471s]     136                               M6
[12/01 10:38:23   3471s]     137                               M7
[12/01 10:38:23   3471s]     138                               M8
[12/01 10:38:23   3471s] 
[12/01 10:38:23   3471s] 
[12/01 10:38:23   3471s] Stream Out Information Processed for GDS version 5:
[12/01 10:38:23   3471s] Units: 2000 DBU
[12/01 10:38:23   3471s] 
[12/01 10:38:23   3471s] Object                             Count
[12/01 10:38:23   3471s] ----------------------------------------
[12/01 10:38:23   3471s] Instances                         462339
[12/01 10:38:23   3471s] 
[12/01 10:38:23   3471s] Ports/Pins                            43
[12/01 10:38:23   3471s]     metal layer M3                    19
[12/01 10:38:23   3471s]     metal layer M5                    24
[12/01 10:38:23   3471s] 
[12/01 10:38:23   3471s] Nets                             1006458
[12/01 10:38:23   3471s]     metal layer M1                 33847
[12/01 10:38:23   3471s]     metal layer M2                618234
[12/01 10:38:23   3471s]     metal layer M3                288163
[12/01 10:38:23   3471s]     metal layer M4                 58289
[12/01 10:38:23   3471s]     metal layer M5                  7772
[12/01 10:38:23   3471s]     metal layer M6                   153
[12/01 10:38:23   3471s] 
[12/01 10:38:23   3471s]     Via Instances                 769730
[12/01 10:38:23   3471s] 
[12/01 10:38:23   3471s] Special Nets                        1013
[12/01 10:38:23   3471s]     metal layer M1                  1001
[12/01 10:38:23   3471s]     metal layer M5                    12
[12/01 10:38:23   3471s] 
[12/01 10:38:23   3471s]     Via Instances                  24024
[12/01 10:38:23   3471s] 
[12/01 10:38:23   3471s] Metal Fills                            0
[12/01 10:38:23   3471s] 
[12/01 10:38:23   3471s]     Via Instances                      0
[12/01 10:38:23   3471s] 
[12/01 10:38:23   3471s] Metal FillOPCs                         0
[12/01 10:38:23   3471s] 
[12/01 10:38:23   3471s]     Via Instances                      0
[12/01 10:38:23   3471s] 
[12/01 10:38:23   3471s] Metal FillDRCs                         0
[12/01 10:38:23   3471s] 
[12/01 10:38:23   3471s]     Via Instances                      0
[12/01 10:38:23   3471s] 
[12/01 10:38:23   3471s] Text                              106763
[12/01 10:38:23   3471s]     metal layer M1                  7638
[12/01 10:38:23   3471s]     metal layer M2                 78696
[12/01 10:38:23   3471s]     metal layer M3                 18815
[12/01 10:38:23   3471s]     metal layer M4                  1440
[12/01 10:38:23   3471s]     metal layer M5                   172
[12/01 10:38:23   3471s]     metal layer M6                     2
[12/01 10:38:23   3471s] 
[12/01 10:38:23   3471s] 
[12/01 10:38:23   3471s] Blockages                              0
[12/01 10:38:23   3471s] 
[12/01 10:38:23   3471s] 
[12/01 10:38:23   3471s] Custom Text                            0
[12/01 10:38:23   3471s] 
[12/01 10:38:23   3471s] 
[12/01 10:38:23   3471s] Custom Box                             0
[12/01 10:38:23   3471s] 
[12/01 10:38:23   3471s] Trim Metal                             0
[12/01 10:38:23   3471s] 
[12/01 10:38:23   3471s] Scanning GDS file /ece498hk/libs/TSMC65GP_RFMIM__1P0V_2P5V__1p9m_6X1Z1U_ALRDL/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/gds2/tsmc65_rvt_sc_adv10.gds2 to register cell name ......
[12/01 10:38:23   3471s] Merging GDS file /ece498hk/libs/TSMC65GP_RFMIM__1P0V_2P5V__1p9m_6X1Z1U_ALRDL/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/gds2/tsmc65_rvt_sc_adv10.gds2 ......
[12/01 10:38:23   3471s] 	****** Merge file: /ece498hk/libs/TSMC65GP_RFMIM__1P0V_2P5V__1p9m_6X1Z1U_ALRDL/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/gds2/tsmc65_rvt_sc_adv10.gds2 has version number: 5.
[12/01 10:38:23   3471s] 	****** Merge file: /ece498hk/libs/TSMC65GP_RFMIM__1P0V_2P5V__1p9m_6X1Z1U_ALRDL/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/gds2/tsmc65_rvt_sc_adv10.gds2 has units: 1000 per micron.
[12/01 10:38:23   3471s] 	****** unit scaling factor = 2 ******
[12/01 10:38:24   3471s] ######Streamout is finished!
[12/01 10:38:24   3471s] <CMD> saveNetlist .././vlogout/toplevel_498.pnr.v -flat -includePhysicalCell {FILLCAP16A10TR FILLCAP8A10TR} -excludeLeafCell -excludeCellInst {FILL128A10TR FILLTIE128A10TR FILL64A10TR FILLTIE64A10TR FILL32A10TR FILLTIE32A10TR FILL16A10TR FILLTIE16A10TR FILL8A10TR FILLTIE8A10TR FILL4A10TR FILLTIE4A10TR FILL2A10TR FILLTIE2A10TR FILL1A10TR}
[12/01 10:38:24   3471s] Writing Netlist ".././vlogout/toplevel_498.pnr.v" ...
[12/01 10:38:24   3471s] # of physical inst of cell toplevel_498 = 356645 but actual = 462339
[12/01 10:38:24   3471s] <CMD> write_sdf -view slowView -min_period_edges posedge $env(SDF_OUT_DIR)/$env(TOP_LEVEL).pnr.sdf
[12/01 10:38:25   3472s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
[12/01 10:38:25   3472s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/01 10:38:25   3472s] Starting SI iteration 1 using Infinite Timing Windows
[12/01 10:38:25   3472s] #################################################################################
[12/01 10:38:25   3472s] # Design Stage: PostRoute
[12/01 10:38:25   3472s] # Design Name: toplevel_498
[12/01 10:38:25   3472s] # Design Mode: 90nm
[12/01 10:38:25   3472s] # Analysis Mode: MMMC OCV 
[12/01 10:38:25   3472s] # Parasitics Mode: SPEF/RCDB 
[12/01 10:38:25   3472s] # Signoff Settings: SI On 
[12/01 10:38:25   3472s] #################################################################################
[12/01 10:38:27   3476s] Topological Sorting (REAL = 0:00:01.0, MEM = 3644.4M, InitMEM = 3630.6M)
[12/01 10:38:27   3477s] Setting infinite Tws ...
[12/01 10:38:27   3477s] First Iteration Infinite Tw... 
[12/01 10:38:27   3477s] Calculate early delays in OCV mode...
[12/01 10:38:27   3477s] Calculate late delays in OCV mode...
[12/01 10:38:27   3477s] Calculate late delays in OCV mode...
[12/01 10:38:27   3477s] Calculate early delays in OCV mode...
[12/01 10:38:27   3477s] Start delay calculation (fullDC) (4 T). (MEM=3644.39)
[12/01 10:38:28   3478s] End AAE Lib Interpolated Model. (MEM=3665.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 10:38:29   3482s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[8]' has no receivers. SI analysis is not performed.
[12/01 10:38:29   3482s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[6]' has no receivers. SI analysis is not performed.
[12/01 10:38:29   3482s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[7]' has no receivers. SI analysis is not performed.
[12/01 10:38:29   3482s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[8]' has no receivers. SI analysis is not performed.
[12/01 10:38:29   3482s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[6]' has no receivers. SI analysis is not performed.
[12/01 10:38:29   3482s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[4]' has no receivers. SI analysis is not performed.
[12/01 10:38:29   3482s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[3]' has no receivers. SI analysis is not performed.
[12/01 10:38:29   3482s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[2]' has no receivers. SI analysis is not performed.
[12/01 10:38:29   3482s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[7]' has no receivers. SI analysis is not performed.
[12/01 10:38:29   3482s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[4]' has no receivers. SI analysis is not performed.
[12/01 10:38:29   3482s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[3]' has no receivers. SI analysis is not performed.
[12/01 10:38:29   3482s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[2]' has no receivers. SI analysis is not performed.
[12/01 10:38:29   3482s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[0]' has no receivers. SI analysis is not performed.
[12/01 10:38:29   3482s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[0]' has no receivers. SI analysis is not performed.
[12/01 10:38:34   3497s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[0]' has no receivers. SI analysis is not performed.
[12/01 10:38:34   3497s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[4]' has no receivers. SI analysis is not performed.
[12/01 10:38:34   3497s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[0]' has no receivers. SI analysis is not performed.
[12/01 10:38:34   3497s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[8]' has no receivers. SI analysis is not performed.
[12/01 10:38:34   3497s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[4]' has no receivers. SI analysis is not performed.
[12/01 10:38:34   3497s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[2]' has no receivers. SI analysis is not performed.
[12/01 10:38:34   3497s] **WARN: (EMS-27):	Message (IMPESI-3095) has exceeded the current message display limit of 20.
[12/01 10:38:34   3497s] To increase the message display limit, refer to the product command reference manual.
[12/01 10:38:37   3509s] Total number of fetched objects 106737
[12/01 10:38:37   3509s] AAE_INFO-618: Total number of nets in the design is 108878,  98.1 percent of the nets selected for SI analysis
[12/01 10:38:46   3536s] Total number of fetched objects 106737
[12/01 10:38:46   3536s] AAE_INFO-618: Total number of nets in the design is 108878,  98.1 percent of the nets selected for SI analysis
[12/01 10:38:46   3537s] End Timing Check Calculation. (CPU Time=0:00:00.7, Real Time=0:00:00.0)
[12/01 10:38:46   3538s] End Timing Check Calculation. (CPU Time=0:00:00.7, Real Time=0:00:00.0)
[12/01 10:38:46   3538s] End delay calculation. (MEM=3815.18 CPU=0:00:55.9 REAL=0:00:17.0)
[12/01 10:38:46   3538s] End delay calculation (fullDC). (MEM=3815.18 CPU=0:01:00 REAL=0:00:19.0)
[12/01 10:38:46   3538s] *** CDM Built up (cpu=0:01:05  real=0:00:21.0  mem= 3815.2M) ***
[12/01 10:38:50   3546s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3830.2M)
[12/01 10:38:50   3546s] Add other clocks and setupCteToAAEClockMapping during iter 1
[12/01 10:38:50   3547s] Loading CTE timing window is completed (CPU = 0:00:01.0, REAL = 0:00:00.0, MEM = 3815.2M)
[12/01 10:38:50   3547s] Starting SI iteration 2
[12/01 10:38:51   3548s] Calculate early delays in OCV mode...
[12/01 10:38:51   3548s] Calculate late delays in OCV mode...
[12/01 10:38:51   3548s] Calculate late delays in OCV mode...
[12/01 10:38:51   3548s] Calculate early delays in OCV mode...
[12/01 10:38:51   3548s] Start delay calculation (fullDC) (4 T). (MEM=3670.41)
[12/01 10:38:51   3548s] End AAE Lib Interpolated Model. (MEM=3670.41 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 10:38:52   3550s] Glitch Analysis: View slowView -- Total Number of Nets Skipped = 0. 
[12/01 10:38:52   3550s] Glitch Analysis: View slowView -- Total Number of Nets Analyzed = 0. 
[12/01 10:38:52   3550s] Total number of fetched objects 106737
[12/01 10:38:52   3550s] AAE_INFO-618: Total number of nets in the design is 108878,  0.3 percent of the nets selected for SI analysis
[12/01 10:38:53   3554s] Glitch Analysis: View fastView -- Total Number of Nets Skipped = 0. 
[12/01 10:38:53   3554s] Glitch Analysis: View fastView -- Total Number of Nets Analyzed = 106737. 
[12/01 10:38:53   3554s] Total number of fetched objects 106737
[12/01 10:38:53   3554s] AAE_INFO-618: Total number of nets in the design is 108878,  11.1 percent of the nets selected for SI analysis
[12/01 10:38:53   3554s] End delay calculation. (MEM=3853.26 CPU=0:00:05.4 REAL=0:00:01.0)
[12/01 10:38:53   3554s] End delay calculation (fullDC). (MEM=3853.26 CPU=0:00:05.8 REAL=0:00:02.0)
[12/01 10:38:53   3554s] *** CDM Built up (cpu=0:00:06.0  real=0:00:02.0  mem= 3853.3M) ***
[12/01 10:38:58   3570s]  *** Starting Verify Geometry (MEM: 3792.2) ***
[12/01 10:38:58   3570s] 
[12/01 10:38:58   3570s] **WARN: (IMPVFG-257):	setVerifyGeometryMode/verifyGeometry command is obsolete and should not be used any more. It still works in this release but will be removed in future release. You should change to use set_verify_drc_mode/verify_drc which is the replacement tool for verifyGeometry.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Starting Verification
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Initializing
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[12/01 10:38:58   3570s]                   ...... bin size: 2880
[12/01 10:38:58   3570s] Multi-CPU acceleration using 4 CPU(s).
[12/01 10:38:58   3570s] <CMD> saveDrc /tmp/innovus_temp_1508544_ece-498hk-04.ece.illinois.edu_hfaroo9_8Bdy78/vergQTmpnc1A10/qthread_src.drc
[12/01 10:38:58   3570s] Saving Drc markers ...
[12/01 10:38:58   3570s] ... 4 markers are saved ...
[12/01 10:38:58   3570s] ... 4 geometry drc markers are saved ...
[12/01 10:38:58   3570s] ... 0 antenna drc markers are saved ...
[12/01 10:38:58   3570s] <CMD> clearDrc
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 1 of 121  Thread : 0
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 2 of 121  Thread : 1
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 3 of 121  Thread : 2
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 4 of 121  Thread : 3
[12/01 10:38:58   3570s] **WARN: (IMPVFG-47):	This warning message means the PG pin of macro/macros is not connected to relevant PG net in the design. If we query the particular PG pin 'net:NULL' will be displayed in the Innovus GUI.
[12/01 10:38:58   3570s] 
[12/01 10:38:58   3570s] **WARN: (IMPVFG-47):	This warning message means the PG pin of macro/macros is not connected to relevant PG net in the design. If we query the particular PG pin 'net:NULL' will be displayed in the Innovus GUI.
[12/01 10:38:58   3570s] 
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 6 of 121  Thread : 1
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 5 of 121  Thread : 0
[12/01 10:38:58   3570s] **WARN: (IMPVFG-47):	This warning message means the PG pin of macro/macros is not connected to relevant PG net in the design. If we query the particular PG pin 'net:NULL' will be displayed in the Innovus GUI.
[12/01 10:38:58   3570s] 
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 10 of 121  Thread : 1
[12/01 10:38:58   3570s] **WARN: (IMPVFG-47):	This warning message means the PG pin of macro/macros is not connected to relevant PG net in the design. If we query the particular PG pin 'net:NULL' will be displayed in the Innovus GUI.
[12/01 10:38:58   3570s] 
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 8 of 121  Thread : 3
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 7 of 121  Thread : 2
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 9 of 121  Thread : 0
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 14 of 121  Thread : 1
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 12 of 121  Thread : 3
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 11 of 121  Thread : 2
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 18 of 121  Thread : 1
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 13 of 121  Thread : 0
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 16 of 121  Thread : 3
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 22 of 121  Thread : 1
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 20 of 121  Thread : 3
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 17 of 121  Thread : 0
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  4 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 26 of 121  Thread : 1
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 15 of 121  Thread : 2
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 21 of 121  Thread : 0
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 24 of 121  Thread : 3
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 30 of 121  Thread : 1
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 25 of 121  Thread : 0
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 19 of 121  Thread : 2
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 28 of 121  Thread : 3
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 29 of 121  Thread : 0
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 23 of 121  Thread : 2
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 32 of 121  Thread : 3
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 27 of 121  Thread : 2
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 36 of 121  Thread : 3
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 33 of 121  Thread : 0
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 34 of 121  Thread : 1
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 31 of 121  Thread : 2
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 40 of 121  Thread : 3
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 37 of 121  Thread : 0
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 38 of 121  Thread : 1
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 41 of 121  Thread : 0
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 35 of 121  Thread : 2
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 39 of 121  Thread : 2
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 42 of 121  Thread : 1
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 46 of 121  Thread : 1
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 50 of 121  Thread : 1
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 43 of 121  Thread : 2
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 47 of 121  Thread : 2
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 51 of 121  Thread : 2
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 45 of 121  Thread : 0
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 44 of 121  Thread : 3
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 48 of 121  Thread : 3
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 49 of 121  Thread : 0
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 54 of 121  Thread : 1
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 58 of 121  Thread : 1
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 52 of 121  Thread : 3
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 62 of 121  Thread : 1
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 55 of 121  Thread : 2
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 59 of 121  Thread : 2
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 56 of 121  Thread : 3
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 60 of 121  Thread : 3
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 53 of 121  Thread : 0
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 57 of 121  Thread : 0
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 61 of 121  Thread : 0
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 63 of 121  Thread : 2
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 66 of 121  Thread : 1
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 70 of 121  Thread : 1
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 64 of 121  Thread : 3
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 67 of 121  Thread : 2
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 68 of 121  Thread : 3
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 71 of 121  Thread : 2
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 72 of 121  Thread : 3
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 65 of 121  Thread : 0
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 69 of 121  Thread : 0
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 74 of 121  Thread : 1
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 78 of 121  Thread : 1
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 82 of 121  Thread : 1
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 73 of 121  Thread : 0
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 75 of 121  Thread : 2
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 76 of 121  Thread : 3
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 79 of 121  Thread : 2
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 77 of 121  Thread : 0
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 83 of 121  Thread : 2
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 80 of 121  Thread : 3
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 81 of 121  Thread : 0
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 86 of 121  Thread : 1
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 90 of 121  Thread : 1
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 94 of 121  Thread : 1
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 98 of 121  Thread : 1
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 84 of 121  Thread : 3
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 102 of 121  Thread : 1
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 106 of 121  Thread : 1
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 110 of 121  Thread : 1
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 88 of 121  Thread : 3
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 114 of 121  Thread : 1
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 92 of 121  Thread : 3
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 118 of 121  Thread : 1
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 87 of 121  Thread : 2
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 91 of 121  Thread : 2
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 85 of 121  Thread : 0
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 89 of 121  Thread : 0
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 95 of 121  Thread : 2
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 93 of 121  Thread : 0
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 99 of 121  Thread : 2
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 103 of 121  Thread : 2
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 107 of 121  Thread : 2
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 111 of 121  Thread : 2
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 96 of 121  Thread : 3
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 115 of 121  Thread : 2
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 100 of 121  Thread : 3
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 119 of 121  Thread : 2
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 104 of 121  Thread : 3
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 97 of 121  Thread : 0
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 108 of 121  Thread : 3
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 101 of 121  Thread : 0
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 112 of 121  Thread : 3
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 105 of 121  Thread : 0
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 116 of 121  Thread : 3
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 109 of 121  Thread : 0
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 120 of 121  Thread : 3
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 113 of 121  Thread : 0
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 117 of 121  Thread : 0
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SubArea : 121 of 121  Thread : 0
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/01 10:38:58   3570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/01 10:39:26   3642s] VG: elapsed time: 28.00
[12/01 10:39:26   3642s] Begin Summary ...
[12/01 10:39:26   3642s]   Cells       : 0
[12/01 10:39:26   3642s]   SameNet     : 0
[12/01 10:39:26   3642s]   Wiring      : 4
[12/01 10:39:26   3642s]   Antenna     : 0
[12/01 10:39:26   3642s]   Short       : 0
[12/01 10:39:26   3642s]   Overlap     : 0
[12/01 10:39:26   3642s] End Summary
[12/01 10:39:26   3642s] 
[12/01 10:39:26   3642s]   Verification Complete : 4 Viols.  0 Wrngs.
[12/01 10:39:26   3642s] 
[12/01 10:39:26   3642s] **********End: VERIFY GEOMETRY**********
[12/01 10:39:26   3642s]  *** verify geometry (CPU: 0:01:12  MEM: 7.8M)
[12/01 10:39:26   3642s] 
[12/01 10:39:26   3642s] <CMD> verifyConnectivity -type all -noAntenna
[12/01 10:39:26   3642s] VERIFY_CONNECTIVITY use new engine.
[12/01 10:39:26   3642s] 
[12/01 10:39:26   3642s] ******** Start: VERIFY CONNECTIVITY ********
[12/01 10:39:26   3642s] Start Time: Thu Dec  1 10:39:26 2022
[12/01 10:39:26   3642s] 
[12/01 10:39:26   3642s] Design Name: toplevel_498
[12/01 10:39:26   3642s] Database Units: 2000
[12/01 10:39:26   3642s] Design Boundary: (0.0000, 0.0000) (2000.0000, 2000.0000)
[12/01 10:39:26   3642s] Error Limit = 1000; Warning Limit = 50
[12/01 10:39:26   3642s] Check all nets
[12/01 10:39:26   3642s] Use 4 pthreads
[12/01 10:39:27   3646s] Net gpio_pins[0]: Found a geometry with bounding box (1999.74,7.05) (2000.26,7.15) outside the design boundary.
[12/01 10:39:27   3646s] Violations for such geometries will be reported.
[12/01 10:39:27   3647s] Net rst: Found a geometry with bounding box (-0.26,1.45) (0.26,1.55) outside the design boundary.
[12/01 10:39:27   3647s] Violations for such geometries will be reported.
[12/01 10:39:27   3647s] Net set_programming_mode: Found a geometry with bounding box (-0.26,1.85) (0.26,1.95) outside the design boundary.
[12/01 10:39:27   3647s] Violations for such geometries will be reported.
[12/01 10:39:27   3647s] Net clk: Found a geometry with bounding box (-0.26,1.05) (0.26,1.15) outside the design boundary.
[12/01 10:39:27   3647s] Violations for such geometries will be reported.
[12/01 10:39:27   3647s] 
[12/01 10:39:27   3647s] Begin Summary 
[12/01 10:39:27   3647s]   Found no problems or warnings.
[12/01 10:39:27   3647s] End Summary
[12/01 10:39:27   3647s] 
[12/01 10:39:27   3647s] End Time: Thu Dec  1 10:39:27 2022
[12/01 10:39:27   3647s] Time Elapsed: 0:00:01.0
[12/01 10:39:27   3647s] 
[12/01 10:39:27   3647s] ******** End: VERIFY CONNECTIVITY ********
[12/01 10:39:27   3647s]   Verification Complete : 0 Viols.  0 Wrngs.
[12/01 10:39:27   3647s]   (CPU Time: 0:00:04.7  MEM: 24.000M)
[12/01 10:39:27   3647s] 
[12/01 10:39:27   3647s] <CMD> saveDesign toplevel_498.finished.enc
[12/01 10:39:28   3647s] The in-memory database contained RC information but was not saved. To save 
[12/01 10:39:28   3647s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[12/01 10:39:28   3647s] so it should only be saved when it is really desired.
[12/01 10:39:28   3647s] #% Begin save design ... (date=12/01 10:39:28, mem=2637.1M)
[12/01 10:39:28   3647s] % Begin Save ccopt configuration ... (date=12/01 10:39:28, mem=2637.6M)
[12/01 10:39:28   3648s] % End Save ccopt configuration ... (date=12/01 10:39:28, total cpu=0:00:00.3, real=0:00:00.0, peak res=2647.6M, current mem=2647.6M)
[12/01 10:39:28   3648s] % Begin Save netlist data ... (date=12/01 10:39:28, mem=2649.7M)
[12/01 10:39:28   3648s] Writing Binary DB to toplevel_498.finished.enc.dat.tmp/vbin/toplevel_498.v.bin in multi-threaded mode...
[12/01 10:39:29   3648s] % End Save netlist data ... (date=12/01 10:39:28, total cpu=0:00:00.4, real=0:00:01.0, peak res=2650.9M, current mem=2650.9M)
[12/01 10:39:29   3648s] Saving symbol-table file in separate thread ...
[12/01 10:39:29   3648s] Saving congestion map file in separate thread ...
[12/01 10:39:29   3648s] % Begin Save AAE data ... (date=12/01 10:39:29, mem=2658.6M)
[12/01 10:39:29   3648s] Saving AAE Data ...
[12/01 10:39:29   3648s] Saving congestion map file toplevel_498.finished.enc.dat.tmp/toplevel_498.route.congmap.gz ...
[12/01 10:39:29   3648s] % End Save AAE data ... (date=12/01 10:39:29, total cpu=0:00:00.1, real=0:00:00.0, peak res=2660.0M, current mem=2660.0M)
[12/01 10:39:29   3649s] Saving preference file toplevel_498.finished.enc.dat.tmp/gui.pref.tcl ...
[12/01 10:39:30   3649s] Saving mode setting ...
[12/01 10:39:30   3649s] Saving global file ...
[12/01 10:39:30   3649s] Saving Drc markers ...
[12/01 10:39:31   3649s] ... 8 markers are saved ...
[12/01 10:39:31   3649s] ... 8 geometry drc markers are saved ...
[12/01 10:39:31   3649s] ... 0 antenna drc markers are saved ...
[12/01 10:39:31   3649s] % Begin Save routing data ... (date=12/01 10:39:31, mem=2672.1M)
[12/01 10:39:31   3649s] Saving route file ...
[12/01 10:39:32   3651s] *** Completed saveRoute (cpu=0:00:01.2 real=0:00:01.0 mem=3674.7M) ***
[12/01 10:39:32   3651s] % End Save routing data ... (date=12/01 10:39:32, total cpu=0:00:01.3, real=0:00:01.0, peak res=2673.1M, current mem=2673.1M)
[12/01 10:39:32   3651s] Saving special route data file in separate thread ...
[12/01 10:39:32   3651s] Saving PG Conn data in separate thread ...
[12/01 10:39:32   3651s] Saving placement file in separate thread ...
[12/01 10:39:32   3651s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/01 10:39:33   3651s] Save Adaptive View Pruning View Names to Binary file
[12/01 10:39:33   3651s] TAT_INFO: ::saveSpecialRoute REAL = 1 : CPU = 0 : MEM = 0.
[12/01 10:39:33   3651s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[12/01 10:39:33   3651s] *** Completed savePlace (cpu=0:00:00.5 real=0:00:01.0 mem=3704.7M) ***
[12/01 10:39:33   3651s] TAT_INFO: ::savePlace REAL = 1 : CPU = 0 : MEM = 0.
[12/01 10:39:33   3651s] Saving property file toplevel_498.finished.enc.dat.tmp/toplevel_498.prop
[12/01 10:39:33   3651s] *** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=3696.7M) ***
[12/01 10:39:34   3652s] #Saving pin access data to file toplevel_498.finished.enc.dat.tmp/toplevel_498.apa ...
[12/01 10:39:35   3652s] #
[12/01 10:39:35   3652s] TAT_INFO: ::db::saveSymbolTable REAL = 2 : CPU = 0 : MEM = 0.
[12/01 10:39:35   3652s] TAT_INFO: ::saveCongMap REAL = 2 : CPU = 0 : MEM = 0.
[12/01 10:39:35   3652s] % Begin Save power constraints data ... (date=12/01 10:39:35, mem=2688.0M)
[12/01 10:39:35   3653s] % End Save power constraints data ... (date=12/01 10:39:35, total cpu=0:00:00.1, real=0:00:00.0, peak res=2688.0M, current mem=2688.0M)
[12/01 10:39:35   3653s] Generated self-contained design toplevel_498.finished.enc.dat.tmp
[12/01 10:39:36   3653s] #% End save design ... (date=12/01 10:39:36, total cpu=0:00:05.6, real=0:00:08.0, peak res=2690.3M, current mem=2690.3M)
[12/01 10:39:36   3653s] *** Message Summary: 0 warning(s), 0 error(s)
[12/01 10:39:36   3653s] 
[12/01 10:39:42   3654s] <CMD> win
[12/01 10:39:46   3654s] <CMD> zoomBox 12.19450 37.79100 1558.80850 785.52250
[12/01 10:39:47   3655s] <CMD> zoomBox 155.17000 153.15200 1272.59900 693.38850
[12/01 10:39:48   3655s] <CMD> zoomBox -54.39150 49.66200 1492.22450 797.39450
[12/01 10:39:48   3655s] <CMD> zoomBox -344.44050 -93.57650 1796.20450 941.34750
[12/01 10:39:49   3656s] <CMD> zoomBox -528.89150 -184.66600 1989.51450 1032.89150
[12/01 10:39:55   3660s] <CMD> pan 265.01550 883.34300
[12/01 10:39:58   3661s] <CMD> zoomBox -208.22250 437.36350 1932.42250 1472.28750
[12/01 10:39:58   3661s] <CMD> zoomBox -160.91750 507.83850 1658.63100 1387.52400
[12/01 10:39:58   3662s] <CMD> zoomBox -120.70800 567.74200 1425.90850 1315.47500
[12/01 10:39:59   3662s] <CMD> zoomBox -208.22400 437.36250 1932.42300 1472.28750
[12/01 10:39:59   3663s] <CMD> zoomBox -263.87750 354.45000 2254.53100 1572.00900
[12/01 10:40:01   3663s] <CMD> zoomBox -406.38100 142.14900 3079.30550 1827.35150
