Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Aug  8 14:54:08 2024
| Host         : DESKTOP-RDVR7FP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (28)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (28)
-------------------------------------
 There are 28 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.704      -17.958                     33                 2032        0.029        0.000                      0                 2018        2.000        0.000                       0                  1160  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                         Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                         ------------         ----------      --------------
adc_clk                                       {0.000 4.000}        8.000           125.000         
clk_fpga_0                                    {0.000 4.000}        8.000           125.000         
rx_clk                                        {0.000 2.000}        4.000           250.000         
system_i/Output_pulse/clk_wiz_0/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_system_clk_wiz_0_0                 {0.000 5.000}        10.000          100.000         
  clkfbout_system_clk_wiz_0_0                 {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk                                            -0.704      -17.958                     33                  297        0.237        0.000                      0                  283        3.500        0.000                       0                   174  
clk_fpga_0                                          2.416        0.000                      0                 1735        0.029        0.000                      0                 1735        3.020        0.000                       0                   978  
system_i/Output_pulse/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_0_0                                                                                                                                                                   7.845        0.000                       0                     4  
  clkfbout_system_clk_wiz_0_0                                                                                                                                                                   5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :           33  Failing Endpoints,  Worst Slack       -0.704ns,  Total Violation      -17.958ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.704ns  (required time - arrival time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[16]/S
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        8.284ns  (logic 4.696ns (56.689%)  route 3.588ns (43.311%))
  Logic Levels:           18  (CARRY4=15 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.481ns = ( 12.481 - 8.000 ) 
    Source Clock Delay      (SCD):    4.895ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=174, routed)         1.734     4.895    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X41Y25         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDRE (Prop_fdre_C_Q)         0.456     5.351 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[1]/Q
                         net (fo=3, routed)           0.301     5.652    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[1]
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.308 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.308    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_8_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.422 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.422    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_15_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.536 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.536    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_17_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.650 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.650    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_16_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.764 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.764    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_13_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.878 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.878    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_18_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.191 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_11/O[3]
                         net (fo=1, routed)           0.803     7.994    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_next[28]
    SLICE_X43Y31         LUT6 (Prop_lut6_I2_O)        0.306     8.300 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_5_rewire/O
                         net (fo=3, routed)           0.852     9.151    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_5_n_0
    SLICE_X39Y28         LUT6 (Prop_lut6_I4_O)        0.124     9.275 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_11/O
                         net (fo=1, routed)           0.000     9.275    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_11_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.807 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.807    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_10_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.921 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.921    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_9_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.035 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.035    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_10_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.149 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.149    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_9_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.263 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.263    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_10_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.377 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.377    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_9_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.711 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_10/O[1]
                         net (fo=2, routed)           0.644    11.356    system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_next[25]
    SLICE_X37Y34         LUT4 (Prop_lut4_I2_O)        0.303    11.659 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_8/O
                         net (fo=1, routed)           0.000    11.659    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_8_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.191 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2/CO[3]
                         net (fo=33, routed)          0.988    13.179    system_i/FrequencyCounter/frequency_counter_0/inst/clear
    SLICE_X36Y34         FDSE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[16]/S
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=174, routed)         1.569    12.481    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X36Y34         FDSE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[16]/C
                         clock pessimism              0.364    12.845    
                         clock uncertainty           -0.035    12.810    
    SLICE_X36Y34         FDSE (Setup_fdse_C_S)       -0.335    12.475    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[16]
  -------------------------------------------------------------------
                         required time                         12.475    
                         arrival time                         -13.179    
  -------------------------------------------------------------------
                         slack                                 -0.704    

Slack (VIOLATED) :        -0.704ns  (required time - arrival time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        8.284ns  (logic 4.696ns (56.689%)  route 3.588ns (43.311%))
  Logic Levels:           18  (CARRY4=15 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.481ns = ( 12.481 - 8.000 ) 
    Source Clock Delay      (SCD):    4.895ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=174, routed)         1.734     4.895    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X41Y25         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDRE (Prop_fdre_C_Q)         0.456     5.351 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[1]/Q
                         net (fo=3, routed)           0.301     5.652    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[1]
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.308 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.308    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_8_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.422 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.422    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_15_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.536 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.536    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_17_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.650 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.650    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_16_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.764 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.764    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_13_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.878 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.878    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_18_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.191 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_11/O[3]
                         net (fo=1, routed)           0.803     7.994    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_next[28]
    SLICE_X43Y31         LUT6 (Prop_lut6_I2_O)        0.306     8.300 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_5_rewire/O
                         net (fo=3, routed)           0.852     9.151    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_5_n_0
    SLICE_X39Y28         LUT6 (Prop_lut6_I4_O)        0.124     9.275 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_11/O
                         net (fo=1, routed)           0.000     9.275    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_11_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.807 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.807    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_10_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.921 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.921    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_9_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.035 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.035    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_10_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.149 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.149    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_9_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.263 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.263    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_10_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.377 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.377    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_9_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.711 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_10/O[1]
                         net (fo=2, routed)           0.644    11.356    system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_next[25]
    SLICE_X37Y34         LUT4 (Prop_lut4_I2_O)        0.303    11.659 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_8/O
                         net (fo=1, routed)           0.000    11.659    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_8_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.191 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2/CO[3]
                         net (fo=33, routed)          0.988    13.179    system_i/FrequencyCounter/frequency_counter_0/inst/clear
    SLICE_X36Y34         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=174, routed)         1.569    12.481    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X36Y34         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[17]/C
                         clock pessimism              0.364    12.845    
                         clock uncertainty           -0.035    12.810    
    SLICE_X36Y34         FDRE (Setup_fdre_C_R)       -0.335    12.475    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[17]
  -------------------------------------------------------------------
                         required time                         12.475    
                         arrival time                         -13.179    
  -------------------------------------------------------------------
                         slack                                 -0.704    

Slack (VIOLATED) :        -0.704ns  (required time - arrival time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[18]/S
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        8.284ns  (logic 4.696ns (56.689%)  route 3.588ns (43.311%))
  Logic Levels:           18  (CARRY4=15 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.481ns = ( 12.481 - 8.000 ) 
    Source Clock Delay      (SCD):    4.895ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=174, routed)         1.734     4.895    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X41Y25         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDRE (Prop_fdre_C_Q)         0.456     5.351 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[1]/Q
                         net (fo=3, routed)           0.301     5.652    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[1]
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.308 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.308    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_8_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.422 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.422    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_15_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.536 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.536    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_17_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.650 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.650    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_16_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.764 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.764    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_13_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.878 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.878    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_18_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.191 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_11/O[3]
                         net (fo=1, routed)           0.803     7.994    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_next[28]
    SLICE_X43Y31         LUT6 (Prop_lut6_I2_O)        0.306     8.300 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_5_rewire/O
                         net (fo=3, routed)           0.852     9.151    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_5_n_0
    SLICE_X39Y28         LUT6 (Prop_lut6_I4_O)        0.124     9.275 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_11/O
                         net (fo=1, routed)           0.000     9.275    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_11_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.807 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.807    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_10_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.921 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.921    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_9_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.035 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.035    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_10_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.149 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.149    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_9_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.263 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.263    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_10_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.377 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.377    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_9_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.711 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_10/O[1]
                         net (fo=2, routed)           0.644    11.356    system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_next[25]
    SLICE_X37Y34         LUT4 (Prop_lut4_I2_O)        0.303    11.659 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_8/O
                         net (fo=1, routed)           0.000    11.659    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_8_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.191 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2/CO[3]
                         net (fo=33, routed)          0.988    13.179    system_i/FrequencyCounter/frequency_counter_0/inst/clear
    SLICE_X36Y34         FDSE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[18]/S
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=174, routed)         1.569    12.481    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X36Y34         FDSE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[18]/C
                         clock pessimism              0.364    12.845    
                         clock uncertainty           -0.035    12.810    
    SLICE_X36Y34         FDSE (Setup_fdse_C_S)       -0.335    12.475    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[18]
  -------------------------------------------------------------------
                         required time                         12.475    
                         arrival time                         -13.179    
  -------------------------------------------------------------------
                         slack                                 -0.704    

Slack (VIOLATED) :        -0.704ns  (required time - arrival time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        8.284ns  (logic 4.696ns (56.689%)  route 3.588ns (43.311%))
  Logic Levels:           18  (CARRY4=15 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.481ns = ( 12.481 - 8.000 ) 
    Source Clock Delay      (SCD):    4.895ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=174, routed)         1.734     4.895    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X41Y25         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDRE (Prop_fdre_C_Q)         0.456     5.351 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[1]/Q
                         net (fo=3, routed)           0.301     5.652    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[1]
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.308 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.308    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_8_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.422 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.422    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_15_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.536 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.536    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_17_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.650 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.650    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_16_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.764 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.764    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_13_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.878 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.878    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_18_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.191 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_11/O[3]
                         net (fo=1, routed)           0.803     7.994    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_next[28]
    SLICE_X43Y31         LUT6 (Prop_lut6_I2_O)        0.306     8.300 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_5_rewire/O
                         net (fo=3, routed)           0.852     9.151    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_5_n_0
    SLICE_X39Y28         LUT6 (Prop_lut6_I4_O)        0.124     9.275 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_11/O
                         net (fo=1, routed)           0.000     9.275    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_11_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.807 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.807    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_10_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.921 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.921    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_9_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.035 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.035    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_10_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.149 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.149    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_9_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.263 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.263    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_10_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.377 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.377    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_9_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.711 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_10/O[1]
                         net (fo=2, routed)           0.644    11.356    system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_next[25]
    SLICE_X37Y34         LUT4 (Prop_lut4_I2_O)        0.303    11.659 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_8/O
                         net (fo=1, routed)           0.000    11.659    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_8_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.191 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2/CO[3]
                         net (fo=33, routed)          0.988    13.179    system_i/FrequencyCounter/frequency_counter_0/inst/clear
    SLICE_X36Y34         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=174, routed)         1.569    12.481    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X36Y34         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[19]/C
                         clock pessimism              0.364    12.845    
                         clock uncertainty           -0.035    12.810    
    SLICE_X36Y34         FDRE (Setup_fdre_C_R)       -0.335    12.475    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[19]
  -------------------------------------------------------------------
                         required time                         12.475    
                         arrival time                         -13.179    
  -------------------------------------------------------------------
                         slack                                 -0.704    

Slack (VIOLATED) :        -0.704ns  (required time - arrival time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[20]/S
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        8.284ns  (logic 4.696ns (56.689%)  route 3.588ns (43.311%))
  Logic Levels:           18  (CARRY4=15 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.481ns = ( 12.481 - 8.000 ) 
    Source Clock Delay      (SCD):    4.895ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=174, routed)         1.734     4.895    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X41Y25         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDRE (Prop_fdre_C_Q)         0.456     5.351 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[1]/Q
                         net (fo=3, routed)           0.301     5.652    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[1]
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.308 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.308    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_8_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.422 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.422    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_15_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.536 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.536    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_17_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.650 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.650    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_16_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.764 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.764    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_13_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.878 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.878    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_18_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.191 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_11/O[3]
                         net (fo=1, routed)           0.803     7.994    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_next[28]
    SLICE_X43Y31         LUT6 (Prop_lut6_I2_O)        0.306     8.300 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_5_rewire/O
                         net (fo=3, routed)           0.852     9.151    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_5_n_0
    SLICE_X39Y28         LUT6 (Prop_lut6_I4_O)        0.124     9.275 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_11/O
                         net (fo=1, routed)           0.000     9.275    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_11_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.807 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.807    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_10_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.921 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.921    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_9_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.035 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.035    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_10_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.149 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.149    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_9_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.263 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.263    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_10_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.377 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.377    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_9_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.711 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_10/O[1]
                         net (fo=2, routed)           0.644    11.356    system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_next[25]
    SLICE_X37Y34         LUT4 (Prop_lut4_I2_O)        0.303    11.659 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_8/O
                         net (fo=1, routed)           0.000    11.659    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_8_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.191 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2/CO[3]
                         net (fo=33, routed)          0.988    13.179    system_i/FrequencyCounter/frequency_counter_0/inst/clear
    SLICE_X36Y34         FDSE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[20]/S
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=174, routed)         1.569    12.481    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X36Y34         FDSE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[20]/C
                         clock pessimism              0.364    12.845    
                         clock uncertainty           -0.035    12.810    
    SLICE_X36Y34         FDSE (Setup_fdse_C_S)       -0.335    12.475    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[20]
  -------------------------------------------------------------------
                         required time                         12.475    
                         arrival time                         -13.179    
  -------------------------------------------------------------------
                         slack                                 -0.704    

Slack (VIOLATED) :        -0.704ns  (required time - arrival time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[21]/S
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        8.284ns  (logic 4.696ns (56.689%)  route 3.588ns (43.311%))
  Logic Levels:           18  (CARRY4=15 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.481ns = ( 12.481 - 8.000 ) 
    Source Clock Delay      (SCD):    4.895ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=174, routed)         1.734     4.895    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X41Y25         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDRE (Prop_fdre_C_Q)         0.456     5.351 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[1]/Q
                         net (fo=3, routed)           0.301     5.652    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[1]
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.308 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.308    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_8_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.422 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.422    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_15_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.536 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.536    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_17_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.650 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.650    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_16_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.764 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.764    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_13_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.878 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.878    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_18_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.191 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_11/O[3]
                         net (fo=1, routed)           0.803     7.994    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_next[28]
    SLICE_X43Y31         LUT6 (Prop_lut6_I2_O)        0.306     8.300 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_5_rewire/O
                         net (fo=3, routed)           0.852     9.151    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_5_n_0
    SLICE_X39Y28         LUT6 (Prop_lut6_I4_O)        0.124     9.275 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_11/O
                         net (fo=1, routed)           0.000     9.275    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_11_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.807 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.807    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_10_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.921 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.921    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_9_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.035 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.035    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_10_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.149 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.149    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_9_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.263 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.263    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_10_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.377 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.377    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_9_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.711 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_10/O[1]
                         net (fo=2, routed)           0.644    11.356    system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_next[25]
    SLICE_X37Y34         LUT4 (Prop_lut4_I2_O)        0.303    11.659 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_8/O
                         net (fo=1, routed)           0.000    11.659    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_8_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.191 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2/CO[3]
                         net (fo=33, routed)          0.988    13.179    system_i/FrequencyCounter/frequency_counter_0/inst/clear
    SLICE_X36Y34         FDSE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[21]/S
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=174, routed)         1.569    12.481    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X36Y34         FDSE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[21]/C
                         clock pessimism              0.364    12.845    
                         clock uncertainty           -0.035    12.810    
    SLICE_X36Y34         FDSE (Setup_fdse_C_S)       -0.335    12.475    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[21]
  -------------------------------------------------------------------
                         required time                         12.475    
                         arrival time                         -13.179    
  -------------------------------------------------------------------
                         slack                                 -0.704    

Slack (VIOLATED) :        -0.704ns  (required time - arrival time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        8.284ns  (logic 4.696ns (56.689%)  route 3.588ns (43.311%))
  Logic Levels:           18  (CARRY4=15 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.481ns = ( 12.481 - 8.000 ) 
    Source Clock Delay      (SCD):    4.895ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=174, routed)         1.734     4.895    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X41Y25         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDRE (Prop_fdre_C_Q)         0.456     5.351 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[1]/Q
                         net (fo=3, routed)           0.301     5.652    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[1]
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.308 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.308    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_8_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.422 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.422    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_15_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.536 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.536    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_17_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.650 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.650    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_16_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.764 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.764    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_13_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.878 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.878    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_18_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.191 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_11/O[3]
                         net (fo=1, routed)           0.803     7.994    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_next[28]
    SLICE_X43Y31         LUT6 (Prop_lut6_I2_O)        0.306     8.300 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_5_rewire/O
                         net (fo=3, routed)           0.852     9.151    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_5_n_0
    SLICE_X39Y28         LUT6 (Prop_lut6_I4_O)        0.124     9.275 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_11/O
                         net (fo=1, routed)           0.000     9.275    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_11_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.807 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.807    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_10_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.921 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.921    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_9_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.035 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.035    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_10_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.149 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.149    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_9_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.263 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.263    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_10_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.377 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.377    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_9_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.711 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_10/O[1]
                         net (fo=2, routed)           0.644    11.356    system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_next[25]
    SLICE_X37Y34         LUT4 (Prop_lut4_I2_O)        0.303    11.659 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_8/O
                         net (fo=1, routed)           0.000    11.659    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_8_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.191 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2/CO[3]
                         net (fo=33, routed)          0.988    13.179    system_i/FrequencyCounter/frequency_counter_0/inst/clear
    SLICE_X36Y34         FDSE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=174, routed)         1.569    12.481    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X36Y34         FDSE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[8]/C
                         clock pessimism              0.364    12.845    
                         clock uncertainty           -0.035    12.810    
    SLICE_X36Y34         FDSE (Setup_fdse_C_S)       -0.335    12.475    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[8]
  -------------------------------------------------------------------
                         required time                         12.475    
                         arrival time                         -13.179    
  -------------------------------------------------------------------
                         slack                                 -0.704    

Slack (VIOLATED) :        -0.704ns  (required time - arrival time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        8.284ns  (logic 4.696ns (56.689%)  route 3.588ns (43.311%))
  Logic Levels:           18  (CARRY4=15 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.481ns = ( 12.481 - 8.000 ) 
    Source Clock Delay      (SCD):    4.895ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=174, routed)         1.734     4.895    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X41Y25         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDRE (Prop_fdre_C_Q)         0.456     5.351 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[1]/Q
                         net (fo=3, routed)           0.301     5.652    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[1]
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.308 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.308    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_8_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.422 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.422    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_15_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.536 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.536    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_17_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.650 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.650    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_16_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.764 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.764    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_13_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.878 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.878    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_18_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.191 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_11/O[3]
                         net (fo=1, routed)           0.803     7.994    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_next[28]
    SLICE_X43Y31         LUT6 (Prop_lut6_I2_O)        0.306     8.300 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_5_rewire/O
                         net (fo=3, routed)           0.852     9.151    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_5_n_0
    SLICE_X39Y28         LUT6 (Prop_lut6_I4_O)        0.124     9.275 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_11/O
                         net (fo=1, routed)           0.000     9.275    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_11_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.807 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.807    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_10_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.921 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.921    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_9_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.035 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.035    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_10_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.149 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.149    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_9_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.263 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.263    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_10_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.377 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.377    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_9_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.711 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_10/O[1]
                         net (fo=2, routed)           0.644    11.356    system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_next[25]
    SLICE_X37Y34         LUT4 (Prop_lut4_I2_O)        0.303    11.659 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_8/O
                         net (fo=1, routed)           0.000    11.659    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_8_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.191 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2/CO[3]
                         net (fo=33, routed)          0.988    13.179    system_i/FrequencyCounter/frequency_counter_0/inst/clear
    SLICE_X36Y34         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=174, routed)         1.569    12.481    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X36Y34         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[9]/C
                         clock pessimism              0.364    12.845    
                         clock uncertainty           -0.035    12.810    
    SLICE_X36Y34         FDRE (Setup_fdre_C_R)       -0.335    12.475    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[9]
  -------------------------------------------------------------------
                         required time                         12.475    
                         arrival time                         -13.179    
  -------------------------------------------------------------------
                         slack                                 -0.704    

Slack (VIOLATED) :        -0.700ns  (required time - arrival time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        8.279ns  (logic 4.696ns (56.719%)  route 3.583ns (43.281%))
  Logic Levels:           18  (CARRY4=15 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.481ns = ( 12.481 - 8.000 ) 
    Source Clock Delay      (SCD):    4.895ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=174, routed)         1.734     4.895    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X41Y25         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDRE (Prop_fdre_C_Q)         0.456     5.351 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[1]/Q
                         net (fo=3, routed)           0.301     5.652    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[1]
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.308 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.308    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_8_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.422 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.422    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_15_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.536 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.536    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_17_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.650 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.650    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_16_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.764 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.764    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_13_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.878 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.878    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_18_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.191 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_11/O[3]
                         net (fo=1, routed)           0.803     7.994    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_next[28]
    SLICE_X43Y31         LUT6 (Prop_lut6_I2_O)        0.306     8.300 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_5_rewire/O
                         net (fo=3, routed)           0.852     9.151    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_5_n_0
    SLICE_X39Y28         LUT6 (Prop_lut6_I4_O)        0.124     9.275 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_11/O
                         net (fo=1, routed)           0.000     9.275    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_11_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.807 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.807    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_10_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.921 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.921    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_9_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.035 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.035    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_10_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.149 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.149    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_9_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.263 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.263    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_10_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.377 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.377    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_9_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.711 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_10/O[1]
                         net (fo=2, routed)           0.644    11.356    system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_next[25]
    SLICE_X37Y34         LUT4 (Prop_lut4_I2_O)        0.303    11.659 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_8/O
                         net (fo=1, routed)           0.000    11.659    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_8_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.191 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2/CO[3]
                         net (fo=33, routed)          0.984    13.175    system_i/FrequencyCounter/frequency_counter_0/inst/clear
    SLICE_X37Y34         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=174, routed)         1.569    12.481    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X37Y34         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[10]/C
                         clock pessimism              0.364    12.845    
                         clock uncertainty           -0.035    12.810    
    SLICE_X37Y34         FDRE (Setup_fdre_C_R)       -0.335    12.475    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[10]
  -------------------------------------------------------------------
                         required time                         12.475    
                         arrival time                         -13.175    
  -------------------------------------------------------------------
                         slack                                 -0.700    

Slack (VIOLATED) :        -0.700ns  (required time - arrival time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        8.279ns  (logic 4.696ns (56.719%)  route 3.583ns (43.281%))
  Logic Levels:           18  (CARRY4=15 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.481ns = ( 12.481 - 8.000 ) 
    Source Clock Delay      (SCD):    4.895ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=174, routed)         1.734     4.895    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X41Y25         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDRE (Prop_fdre_C_Q)         0.456     5.351 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[1]/Q
                         net (fo=3, routed)           0.301     5.652    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[1]
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.308 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.308    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_8_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.422 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.422    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_15_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.536 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.536    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_17_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.650 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.650    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_16_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.764 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.764    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_13_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.878 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.878    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_18_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.191 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_11/O[3]
                         net (fo=1, routed)           0.803     7.994    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_next[28]
    SLICE_X43Y31         LUT6 (Prop_lut6_I2_O)        0.306     8.300 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_5_rewire/O
                         net (fo=3, routed)           0.852     9.151    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_5_n_0
    SLICE_X39Y28         LUT6 (Prop_lut6_I4_O)        0.124     9.275 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_11/O
                         net (fo=1, routed)           0.000     9.275    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_11_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.807 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.807    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_10_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.921 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.921    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_9_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.035 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.035    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_10_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.149 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.149    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_9_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.263 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.263    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_10_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.377 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.377    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_9_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.711 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_10/O[1]
                         net (fo=2, routed)           0.644    11.356    system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_next[25]
    SLICE_X37Y34         LUT4 (Prop_lut4_I2_O)        0.303    11.659 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_8/O
                         net (fo=1, routed)           0.000    11.659    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_8_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.191 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2/CO[3]
                         net (fo=33, routed)          0.984    13.175    system_i/FrequencyCounter/frequency_counter_0/inst/clear
    SLICE_X37Y34         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=174, routed)         1.569    12.481    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X37Y34         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[11]/C
                         clock pessimism              0.364    12.845    
                         clock uncertainty           -0.035    12.810    
    SLICE_X37Y34         FDRE (Setup_fdre_C_R)       -0.335    12.475    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[11]
  -------------------------------------------------------------------
                         required time                         12.475    
                         arrival time                         -13.175    
  -------------------------------------------------------------------
                         slack                                 -0.700    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/state_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/state_reg/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=174, routed)         0.582     1.637    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X42Y27         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.164     1.801 r  system_i/FrequencyCounter/frequency_counter_0/inst/state_reg/Q
                         net (fo=5, routed)           0.149     1.950    system_i/FrequencyCounter/frequency_counter_0/inst/state
    SLICE_X42Y27         LUT3 (Prop_lut3_I0_O)        0.045     1.995 r  system_i/FrequencyCounter/frequency_counter_0/inst/state_i_1/O
                         net (fo=1, routed)           0.000     1.995    system_i/FrequencyCounter/frequency_counter_0/inst/state_i_1_n_0
    SLICE_X42Y27         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=174, routed)         0.848     1.994    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X42Y27         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/state_reg/C
                         clock pessimism             -0.357     1.637    
    SLICE_X42Y27         FDRE (Hold_fdre_C_D)         0.121     1.758    system_i/FrequencyCounter/frequency_counter_0/inst/state_reg
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.236%)  route 0.091ns (23.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=174, routed)         0.578     1.633    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X38Y26         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDRE (Prop_fdre_C_Q)         0.164     1.797 r  system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[0]/Q
                         net (fo=6, routed)           0.091     1.889    system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter[0]
    SLICE_X38Y26         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     2.018 r  system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.018    system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[3]_i_1_n_6
    SLICE_X38Y26         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=174, routed)         0.844     1.990    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X38Y26         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[1]/C
                         clock pessimism             -0.357     1.633    
    SLICE_X38Y26         FDRE (Hold_fdre_C_D)         0.134     1.767    system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=174, routed)         0.581     1.636    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X38Y29         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.164     1.800 r  system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[14]/Q
                         net (fo=4, routed)           0.127     1.927    system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter[14]
    SLICE_X38Y29         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.037 r  system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.037    system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[15]_i_1_n_5
    SLICE_X38Y29         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=174, routed)         0.848     1.994    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X38Y29         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[14]/C
                         clock pessimism             -0.358     1.636    
    SLICE_X38Y29         FDRE (Hold_fdre_C_D)         0.134     1.770    system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=174, routed)         0.582     1.637    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X38Y30         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDRE (Prop_fdre_C_Q)         0.164     1.801 r  system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[18]/Q
                         net (fo=4, routed)           0.127     1.928    system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter[18]
    SLICE_X38Y30         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.038 r  system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[19]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.038    system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[19]_i_1_n_5
    SLICE_X38Y30         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=174, routed)         0.849     1.995    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X38Y30         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[18]/C
                         clock pessimism             -0.358     1.637    
    SLICE_X38Y30         FDRE (Hold_fdre_C_D)         0.134     1.771    system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=174, routed)         0.583     1.638    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X38Y31         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDRE (Prop_fdre_C_Q)         0.164     1.802 r  system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[22]/Q
                         net (fo=4, routed)           0.127     1.929    system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter[22]
    SLICE_X38Y31         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.039 r  system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[23]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.039    system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[23]_i_1_n_5
    SLICE_X38Y31         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=174, routed)         0.850     1.996    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X38Y31         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[22]/C
                         clock pessimism             -0.358     1.638    
    SLICE_X38Y31         FDRE (Hold_fdre_C_D)         0.134     1.772    system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=174, routed)         0.580     1.635    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X38Y28         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDRE (Prop_fdre_C_Q)         0.164     1.799 r  system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[10]/Q
                         net (fo=4, routed)           0.127     1.926    system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter[10]
    SLICE_X38Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.036 r  system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.036    system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[11]_i_1_n_5
    SLICE_X38Y28         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=174, routed)         0.847     1.993    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X38Y28         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[10]/C
                         clock pessimism             -0.358     1.635    
    SLICE_X38Y28         FDRE (Hold_fdre_C_D)         0.134     1.769    system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=174, routed)         0.584     1.639    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X38Y32         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.164     1.803 r  system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[26]/Q
                         net (fo=4, routed)           0.127     1.930    system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter[26]
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.040 r  system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.040    system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[27]_i_1_n_5
    SLICE_X38Y32         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=174, routed)         0.851     1.997    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X38Y32         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[26]/C
                         clock pessimism             -0.358     1.639    
    SLICE_X38Y32         FDRE (Hold_fdre_C_D)         0.134     1.773    system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.249ns (65.480%)  route 0.131ns (34.520%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=174, routed)         0.586     1.641    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X41Y32         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         FDRE (Prop_fdre_C_Q)         0.141     1.782 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]/Q
                         net (fo=3, routed)           0.131     1.913    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]
    SLICE_X41Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.021 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_3/O[3]
                         net (fo=1, routed)           0.000     2.021    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_3_n_4
    SLICE_X41Y32         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=174, routed)         0.853     1.999    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X41Y32         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]/C
                         clock pessimism             -0.358     1.641    
    SLICE_X41Y32         FDRE (Hold_fdre_C_D)         0.105     1.746    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.746    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.509%)  route 0.133ns (34.491%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=174, routed)         0.584     1.639    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X41Y30         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.141     1.780 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[22]/Q
                         net (fo=3, routed)           0.133     1.913    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[22]
    SLICE_X41Y30         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.024 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[23]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.024    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[23]_i_1_n_5
    SLICE_X41Y30         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=174, routed)         0.851     1.997    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X41Y30         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[22]/C
                         clock pessimism             -0.358     1.639    
    SLICE_X41Y30         FDRE (Hold_fdre_C_D)         0.105     1.744    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.509%)  route 0.133ns (34.491%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=174, routed)         0.579     1.634    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X41Y25         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDRE (Prop_fdre_C_Q)         0.141     1.775 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[2]/Q
                         net (fo=3, routed)           0.133     1.908    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[2]
    SLICE_X41Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.019 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.019    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[3]_i_1_n_5
    SLICE_X41Y25         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=174, routed)         0.845     1.991    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X41Y25         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[2]/C
                         clock pessimism             -0.357     1.634    
    SLICE_X41Y25         FDRE (Hold_fdre_C_D)         0.105     1.739    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/I
Min Period        n/a     FDRE/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y35   system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y39   system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[10]/C
Min Period        n/a     ODDR/C   n/a            1.474         8.000       6.526      OLOGIC_X0Y64   system_i/Output_pulse/axis_red_pitaya_dac_0/inst/DAC_DAT[8].ODDR_inst/C
Min Period        n/a     ODDR/C   n/a            1.474         8.000       6.526      OLOGIC_X0Y63   system_i/Output_pulse/axis_red_pitaya_dac_0/inst/DAC_DAT[9].ODDR_inst/C
Min Period        n/a     ODDR/C   n/a            1.474         8.000       6.526      OLOGIC_X0Y58   system_i/Output_pulse/axis_red_pitaya_dac_0/inst/ODDR_rst/C
Min Period        n/a     ODDR/C   n/a            1.474         8.000       6.526      OLOGIC_X0Y57   system_i/Output_pulse/axis_red_pitaya_dac_0/inst/ODDR_sel/C
Min Period        n/a     FDRE/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y30   system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y32   system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y14   system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y31   system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y31   system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y31   system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y31   system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y91   system_i/Output_pulse/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y39   system_i/FrequencyCounter/frequency_counter_0/inst/data_access_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y35   system_i/FrequencyCounter/frequency_counter_0/inst/data_access_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y39   system_i/FrequencyCounter/frequency_counter_0/inst/data_access_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X34Y35   system_i/FrequencyCounter/frequency_counter_0/inst/data_access_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y39   system_i/FrequencyCounter/frequency_counter_0/inst/data_access_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y25   system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y25   system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y25   system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[5]_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y25   system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[0]_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y25   system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y25   system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y25   system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y26   system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y32   system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y32   system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[25]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.416ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.416ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.375ns  (logic 1.408ns (26.195%)  route 3.967ns (73.805%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         1.728     3.036    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y45          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDRE (Prop_fdre_C_Q)         0.456     3.492 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/Q
                         net (fo=17, routed)          1.556     5.048    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/si_rs_awvalid
    SLICE_X11Y47         LUT3 (Prop_lut3_I1_O)        0.152     5.200 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1/O
                         net (fo=29, routed)          0.522     5.721    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r_reg[1]
    SLICE_X13Y45         LUT6 (Prop_lut6_I3_O)        0.326     6.047 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[1]_i_1/O
                         net (fo=6, routed)           1.253     7.300    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_second_len_r_reg[2]_0[0]
    SLICE_X16Y46         LUT5 (Prop_lut5_I2_O)        0.146     7.446 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_cnt_r[3]_i_2/O
                         net (fo=3, routed)           0.637     8.083    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_cnt_r[3]_i_2_n_0
    SLICE_X17Y46         LUT2 (Prop_lut2_I1_O)        0.328     8.411 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_cnt_r[1]_i_1/O
                         net (fo=1, routed)           0.000     8.411    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]_0[1]
    SLICE_X17Y46         FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         1.500    10.692    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X17Y46         FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[1]/C
                         clock pessimism              0.230    10.923    
                         clock uncertainty           -0.125    10.798    
    SLICE_X17Y46         FDRE (Setup_fdre_C_D)        0.029    10.827    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[1]
  -------------------------------------------------------------------
                         required time                         10.827    
                         arrival time                          -8.411    
  -------------------------------------------------------------------
                         slack                                  2.416    

Slack (MET) :             2.420ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.373ns  (logic 1.408ns (26.204%)  route 3.965ns (73.796%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         1.728     3.036    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y45          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDRE (Prop_fdre_C_Q)         0.456     3.492 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/Q
                         net (fo=17, routed)          1.556     5.048    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/si_rs_awvalid
    SLICE_X11Y47         LUT3 (Prop_lut3_I1_O)        0.152     5.200 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1/O
                         net (fo=29, routed)          0.522     5.721    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r_reg[1]
    SLICE_X13Y45         LUT6 (Prop_lut6_I3_O)        0.326     6.047 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[1]_i_1/O
                         net (fo=6, routed)           1.253     7.300    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_second_len_r_reg[2]_0[0]
    SLICE_X16Y46         LUT5 (Prop_lut5_I2_O)        0.146     7.446 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_cnt_r[3]_i_2/O
                         net (fo=3, routed)           0.635     8.081    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_cnt_r[3]_i_2_n_0
    SLICE_X17Y46         LUT3 (Prop_lut3_I1_O)        0.328     8.409 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_cnt_r[2]_i_1/O
                         net (fo=1, routed)           0.000     8.409    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]_0[2]
    SLICE_X17Y46         FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         1.500    10.692    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X17Y46         FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]/C
                         clock pessimism              0.230    10.923    
                         clock uncertainty           -0.125    10.798    
    SLICE_X17Y46         FDRE (Setup_fdre_C_D)        0.031    10.829    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]
  -------------------------------------------------------------------
                         required time                         10.829    
                         arrival time                          -8.409    
  -------------------------------------------------------------------
                         slack                                  2.420    

Slack (MET) :             2.438ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.399ns  (logic 1.434ns (26.560%)  route 3.965ns (73.440%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         1.728     3.036    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y45          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDRE (Prop_fdre_C_Q)         0.456     3.492 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/Q
                         net (fo=17, routed)          1.556     5.048    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/si_rs_awvalid
    SLICE_X11Y47         LUT3 (Prop_lut3_I1_O)        0.152     5.200 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1/O
                         net (fo=29, routed)          0.522     5.721    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r_reg[1]
    SLICE_X13Y45         LUT6 (Prop_lut6_I3_O)        0.326     6.047 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[1]_i_1/O
                         net (fo=6, routed)           1.253     7.300    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_second_len_r_reg[2]_0[0]
    SLICE_X16Y46         LUT5 (Prop_lut5_I2_O)        0.146     7.446 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_cnt_r[3]_i_2/O
                         net (fo=3, routed)           0.635     8.081    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_cnt_r[3]_i_2_n_0
    SLICE_X17Y46         LUT4 (Prop_lut4_I2_O)        0.354     8.435 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_cnt_r[3]_i_1/O
                         net (fo=1, routed)           0.000     8.435    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]_0[3]
    SLICE_X17Y46         FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         1.500    10.692    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X17Y46         FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]/C
                         clock pessimism              0.230    10.923    
                         clock uncertainty           -0.125    10.798    
    SLICE_X17Y46         FDRE (Setup_fdre_C_D)        0.075    10.873    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]
  -------------------------------------------------------------------
                         required time                         10.873    
                         arrival time                          -8.435    
  -------------------------------------------------------------------
                         slack                                  2.438    

Slack (MET) :             2.565ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.322ns  (logic 2.400ns (45.099%)  route 2.922ns (54.901%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 10.701 - 8.000 ) 
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         1.729     3.037    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y49          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.419     3.456 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.092     4.548    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/Q[0]
    SLICE_X9Y47          LUT5 (Prop_lut5_I3_O)        0.327     4.875 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2/O
                         net (fo=3, routed)           0.295     5.169    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2_n_0
    SLICE_X9Y47          LUT6 (Prop_lut6_I1_O)        0.332     5.501 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.751     6.253    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_reg_0
    SLICE_X9Y44          LUT4 (Prop_lut4_I1_O)        0.124     6.377 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     6.377    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.927 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.927    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.240 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.784     8.024    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X8Y47          LUT3 (Prop_lut3_I0_O)        0.335     8.359 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000     8.359    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X8Y47          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         1.508    10.700    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X8Y47          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.230    10.931    
                         clock uncertainty           -0.125    10.806    
    SLICE_X8Y47          FDRE (Setup_fdre_C_D)        0.118    10.924    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         10.924    
                         arrival time                          -8.359    
  -------------------------------------------------------------------
                         slack                                  2.565    

Slack (MET) :             2.626ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.260ns  (logic 2.529ns (48.076%)  route 2.731ns (51.924%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 10.701 - 8.000 ) 
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         1.729     3.037    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y49          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.419     3.456 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.092     4.548    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/Q[0]
    SLICE_X9Y47          LUT5 (Prop_lut5_I3_O)        0.327     4.875 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2/O
                         net (fo=3, routed)           0.295     5.169    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2_n_0
    SLICE_X9Y47          LUT6 (Prop_lut6_I1_O)        0.332     5.501 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.751     6.253    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_reg_0
    SLICE_X9Y44          LUT4 (Prop_lut4_I1_O)        0.124     6.377 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     6.377    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.927 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.927    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.041 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.041    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.375 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.594     7.968    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X8Y47          LUT3 (Prop_lut3_I0_O)        0.329     8.297 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000     8.297    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X8Y47          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         1.508    10.700    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X8Y47          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.230    10.931    
                         clock uncertainty           -0.125    10.806    
    SLICE_X8Y47          FDRE (Setup_fdre_C_D)        0.118    10.924    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         10.924    
                         arrival time                          -8.297    
  -------------------------------------------------------------------
                         slack                                  2.626    

Slack (MET) :             2.674ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.213ns  (logic 2.411ns (46.247%)  route 2.802ns (53.753%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 10.701 - 8.000 ) 
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         1.729     3.037    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y49          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.419     3.456 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.092     4.548    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/Q[0]
    SLICE_X9Y47          LUT5 (Prop_lut5_I3_O)        0.327     4.875 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2/O
                         net (fo=3, routed)           0.295     5.169    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2_n_0
    SLICE_X9Y47          LUT6 (Prop_lut6_I1_O)        0.332     5.501 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.751     6.253    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_reg_0
    SLICE_X9Y44          LUT4 (Prop_lut4_I1_O)        0.124     6.377 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     6.377    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.927 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.927    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.041 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.041    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.263 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.665     7.927    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]
    SLICE_X8Y47          LUT3 (Prop_lut3_I0_O)        0.323     8.250 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1/O
                         net (fo=1, routed)           0.000     8.250    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[8]
    SLICE_X8Y47          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         1.508    10.700    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X8Y47          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.230    10.931    
                         clock uncertainty           -0.125    10.806    
    SLICE_X8Y47          FDRE (Setup_fdre_C_D)        0.118    10.924    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         10.924    
                         arrival time                          -8.250    
  -------------------------------------------------------------------
                         slack                                  2.674    

Slack (MET) :             2.683ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.118ns  (logic 1.182ns (23.097%)  route 3.936ns (76.903%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 10.701 - 8.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         1.728     3.036    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y45          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDRE (Prop_fdre_C_Q)         0.456     3.492 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/Q
                         net (fo=17, routed)          1.556     5.048    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/si_rs_awvalid
    SLICE_X11Y47         LUT3 (Prop_lut3_I1_O)        0.152     5.200 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1/O
                         net (fo=29, routed)          0.934     6.134    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/E[0]
    SLICE_X15Y44         LUT5 (Prop_lut5_I4_O)        0.326     6.460 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_2/O
                         net (fo=7, routed)           0.617     7.077    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_2_n_0
    SLICE_X14Y46         LUT5 (Prop_lut5_I1_O)        0.124     7.201 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_1/O
                         net (fo=3, routed)           0.829     8.030    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/incr_next_pending
    SLICE_X11Y47         LUT4 (Prop_lut4_I3_O)        0.124     8.154 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/s_axburst_eq0_i_1/O
                         net (fo=1, routed)           0.000     8.154    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0_n_13
    SLICE_X11Y47         FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         1.508    10.700    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/aclk
    SLICE_X11Y47         FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq0_reg/C
                         clock pessimism              0.230    10.931    
                         clock uncertainty           -0.125    10.806    
    SLICE_X11Y47         FDRE (Setup_fdre_C_D)        0.031    10.837    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq0_reg
  -------------------------------------------------------------------
                         required time                         10.837    
                         arrival time                          -8.154    
  -------------------------------------------------------------------
                         slack                                  2.683    

Slack (MET) :             2.689ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.153ns  (logic 2.176ns (42.228%)  route 2.977ns (57.772%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 10.698 - 8.000 ) 
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         1.729     3.037    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y49          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.419     3.456 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.092     4.548    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/Q[0]
    SLICE_X9Y47          LUT5 (Prop_lut5_I3_O)        0.327     4.875 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2/O
                         net (fo=3, routed)           0.295     5.169    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2_n_0
    SLICE_X9Y47          LUT6 (Prop_lut6_I1_O)        0.332     5.501 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.751     6.253    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_reg_0
    SLICE_X9Y44          LUT4 (Prop_lut4_I1_O)        0.124     6.377 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     6.377    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.017 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.839     7.856    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]
    SLICE_X7Y44          LUT3 (Prop_lut3_I0_O)        0.334     8.190 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_1/O
                         net (fo=1, routed)           0.000     8.190    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[3]
    SLICE_X7Y44          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         1.506    10.698    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X7Y44          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                         clock pessimism              0.230    10.929    
                         clock uncertainty           -0.125    10.804    
    SLICE_X7Y44          FDRE (Setup_fdre_C_D)        0.075    10.879    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
  -------------------------------------------------------------------
                         required time                         10.879    
                         arrival time                          -8.190    
  -------------------------------------------------------------------
                         slack                                  2.689    

Slack (MET) :             2.692ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.106ns  (logic 1.182ns (23.148%)  route 3.924ns (76.852%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 10.700 - 8.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         1.728     3.036    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y45          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDRE (Prop_fdre_C_Q)         0.456     3.492 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/Q
                         net (fo=17, routed)          1.556     5.048    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/si_rs_awvalid
    SLICE_X11Y47         LUT3 (Prop_lut3_I1_O)        0.152     5.200 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1/O
                         net (fo=29, routed)          0.522     5.721    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r_reg[1]
    SLICE_X13Y45         LUT6 (Prop_lut6_I3_O)        0.326     6.047 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[1]_i_1/O
                         net (fo=6, routed)           1.253     7.300    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r_reg[2][0]
    SLICE_X16Y46         LUT4 (Prop_lut4_I1_O)        0.124     7.424 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_second_len_r[0]_i_2/O
                         net (fo=2, routed)           0.594     8.018    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_second_len_r_reg[0]
    SLICE_X13Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.142 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_cnt_r[0]_i_1/O
                         net (fo=1, routed)           0.000     8.142    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]_0[0]
    SLICE_X13Y46         FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         1.507    10.699    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X13Y46         FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[0]/C
                         clock pessimism              0.230    10.930    
                         clock uncertainty           -0.125    10.805    
    SLICE_X13Y46         FDRE (Setup_fdre_C_D)        0.029    10.834    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[0]
  -------------------------------------------------------------------
                         required time                         10.834    
                         arrival time                          -8.142    
  -------------------------------------------------------------------
                         slack                                  2.692    

Slack (MET) :             2.697ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.103ns  (logic 1.182ns (23.161%)  route 3.921ns (76.839%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 10.700 - 8.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         1.728     3.036    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y45          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDRE (Prop_fdre_C_Q)         0.456     3.492 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/Q
                         net (fo=17, routed)          1.556     5.048    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/si_rs_awvalid
    SLICE_X11Y47         LUT3 (Prop_lut3_I1_O)        0.152     5.200 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1/O
                         net (fo=29, routed)          0.522     5.721    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r_reg[1]
    SLICE_X13Y45         LUT6 (Prop_lut6_I3_O)        0.326     6.047 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[1]_i_1/O
                         net (fo=6, routed)           1.253     7.300    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r_reg[2][0]
    SLICE_X16Y46         LUT4 (Prop_lut4_I1_O)        0.124     7.424 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_second_len_r[0]_i_2/O
                         net (fo=2, routed)           0.591     8.015    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_second_len_r_reg[0]
    SLICE_X13Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.139 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_second_len_r[0]_i_1/O
                         net (fo=1, routed)           0.000     8.139    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[3]_1[0]
    SLICE_X13Y46         FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         1.507    10.699    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X13Y46         FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[0]/C
                         clock pessimism              0.230    10.930    
                         clock uncertainty           -0.125    10.805    
    SLICE_X13Y46         FDRE (Setup_fdre_C_D)        0.031    10.836    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[0]
  -------------------------------------------------------------------
                         required time                         10.836    
                         arrival time                          -8.139    
  -------------------------------------------------------------------
                         slack                                  2.697    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_In_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[4].reg1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.915%)  route 0.202ns (52.085%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         0.558     0.899    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X22Y39         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_In_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y39         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_In_reg[4]/Q
                         net (fo=1, routed)           0.202     1.242    system_i/axi_gpio_0/U0/gpio_core_1/gpio_Data_In[4]
    SLICE_X19Y40         LUT5 (Prop_lut5_I0_O)        0.045     1.287 r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[4].reg1[4]_i_1/O
                         net (fo=1, routed)           0.000     1.287    system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[4].reg1[4]_i_1_n_0
    SLICE_X19Y40         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[4].reg1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         0.830     1.200    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X19Y40         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[4].reg1_reg[4]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X19Y40         FDRE (Hold_fdre_C_D)         0.092     1.258    system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[4].reg1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         0.565     0.906    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X13Y41         FDRE                                         r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]/Q
                         net (fo=1, routed)           0.100     1.147    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[14]
    SLICE_X10Y40         SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         0.833     1.203    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X10Y40         SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
                         clock pessimism             -0.281     0.922    
    SLICE_X10Y40         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.105    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.230ns (54.049%)  route 0.196ns (45.951%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         0.567     0.908    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X9Y49          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.128     1.036 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/Q
                         net (fo=6, routed)           0.196     1.231    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]
    SLICE_X9Y50          LUT5 (Prop_lut5_I1_O)        0.102     1.333 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.333    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/p_0_in[4]
    SLICE_X9Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         0.834     1.204    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X9Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)         0.107     1.282    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_In_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[3].reg1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.409%)  route 0.233ns (55.591%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         0.558     0.899    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X22Y38         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_In_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y38         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_In_reg[3]/Q
                         net (fo=1, routed)           0.233     1.272    system_i/axi_gpio_0/U0/gpio_core_1/gpio_Data_In[3]
    SLICE_X19Y40         LUT5 (Prop_lut5_I0_O)        0.045     1.317 r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[3].reg1[3]_i_1/O
                         net (fo=1, routed)           0.000     1.317    system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[3].reg1[3]_i_1_n_0
    SLICE_X19Y40         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[3].reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         0.830     1.200    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X19Y40         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[3].reg1_reg[3]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X19Y40         FDRE (Hold_fdre_C_D)         0.091     1.257    system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[3].reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_In_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[12].reg1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.186ns (44.178%)  route 0.235ns (55.822%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         0.556     0.897    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y36         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_In_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y36         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_In_reg[12]/Q
                         net (fo=1, routed)           0.235     1.273    system_i/axi_gpio_0/U0/gpio_core_1/gpio_Data_In[12]
    SLICE_X19Y38         LUT5 (Prop_lut5_I0_O)        0.045     1.318 r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[12].reg1[12]_i_1/O
                         net (fo=1, routed)           0.000     1.318    system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[12].reg1[12]_i_1_n_0
    SLICE_X19Y38         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[12].reg1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         0.829     1.199    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X19Y38         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[12].reg1_reg[12]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X19Y38         FDRE (Hold_fdre_C_D)         0.092     1.257    system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[12].reg1_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.227ns (53.723%)  route 0.196ns (46.277%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         0.567     0.908    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X9Y49          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.128     1.036 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/Q
                         net (fo=6, routed)           0.196     1.231    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]
    SLICE_X9Y50          LUT4 (Prop_lut4_I3_O)        0.099     1.330 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.330    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/p_0_in[3]
    SLICE_X9Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         0.834     1.204    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X9Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)         0.091     1.266    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.227ns (53.596%)  route 0.197ns (46.404%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         0.567     0.908    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X9Y49          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.128     1.036 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/Q
                         net (fo=6, routed)           0.197     1.232    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]
    SLICE_X9Y50          LUT6 (Prop_lut6_I4_O)        0.099     1.331 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.331    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/p_0_in[5]
    SLICE_X9Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         0.834     1.204    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X9Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)         0.092     1.267    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_In_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[21].reg1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.186ns (42.727%)  route 0.249ns (57.273%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         0.556     0.897    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y34         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_In_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y34         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_In_reg[21]/Q
                         net (fo=1, routed)           0.249     1.287    system_i/axi_gpio_0/U0/gpio_core_1/gpio_Data_In[21]
    SLICE_X17Y39         LUT5 (Prop_lut5_I0_O)        0.045     1.332 r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[21].reg1[21]_i_1/O
                         net (fo=1, routed)           0.000     1.332    system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[21].reg1[21]_i_1_n_0
    SLICE_X17Y39         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[21].reg1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         0.829     1.199    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y39         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[21].reg1_reg[21]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X17Y39         FDRE (Hold_fdre_C_D)         0.091     1.256    system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[21].reg1_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.353%)  route 0.170ns (54.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         0.567     0.908    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X9Y48          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.141     1.049 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=11, routed)          0.170     1.218    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X9Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         0.834     1.204    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X9Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X9Y50          FDRE (Hold_fdre_C_CE)       -0.039     1.136    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.136    
                         arrival time                           1.218    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.353%)  route 0.170ns (54.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         0.567     0.908    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X9Y48          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.141     1.049 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=11, routed)          0.170     1.218    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X9Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=979, routed)         0.834     1.204    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X9Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X9Y50          FDRE (Hold_fdre_C_CE)       -0.039     1.136    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.136    
                         arrival time                           1.218    
  -------------------------------------------------------------------
                         slack                                  0.082    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X2Y42    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X2Y42    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X2Y42    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X0Y40    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X4Y43    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X4Y43    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X3Y40    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X3Y40    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X3Y40    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X8Y49    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X8Y49    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X10Y40   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X10Y40   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X16Y48   system_i/PS7/rst_ps7_0_125M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X10Y40   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X10Y40   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X10Y41   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X10Y41   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X10Y42   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y39    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y39    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X10Y39   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X10Y43   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X10Y43   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X10Y39   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y39    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X10Y39   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y39    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X10Y39   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  system_i/Output_pulse/clk_wiz_0/inst/clk_in1
  To Clock:  system_i/Output_pulse/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/Output_pulse/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/Output_pulse/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/Output_pulse/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/Output_pulse/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/Output_pulse/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/Output_pulse/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/Output_pulse/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/Output_pulse/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/Output_pulse/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    system_i/Output_pulse/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     ODDR/C              n/a            1.474         10.000      8.526      OLOGIC_X0Y83     system_i/Output_pulse/axis_red_pitaya_dac_0/inst/ODDR_clk/C
Min Period  n/a     ODDR/C              n/a            1.474         10.000      8.526      OLOGIC_X0Y84     system_i/Output_pulse/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  system_i/Output_pulse/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  system_i/Output_pulse/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  clkfbout_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/Output_pulse/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3    system_i/Output_pulse/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/Output_pulse/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/Output_pulse/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/Output_pulse/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  system_i/Output_pulse/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



