Execute         source -notrace -encoding utf-8 /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute           source -encoding utf-8 /tools/software/xilinx/2025.1.1/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
INFO-FLOW: Workspace /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls opened at Sat Jan 31 19:57:18 EST 2026
Execute         send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute         source /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle.tcl 
Execute           source /tools/software/xilinx/2025.1.1/tps/tcl/tcllib2.0/yaml/huddle_types.tcl 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcllib2.0/yaml/json2huddle.tcl 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcllib2.0/try/try.tcl 
Execute         write_component -config /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg 
Execute           send_msg_by_id INFO @200-2176@%s /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/vitis-comp.json 
INFO: [HLS 200-2176] Writing Vitis IDE component file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/vitis-comp.json
Execute         write_ini /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg -apsfile /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/hls.aps -filepaths relative 
Execute           send_msg_by_id INFO @200-1915@%s /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg
Execute     set_top top_kernel 
INFO: [HLS 200-1510] Running: set_top top_kernel 
Execute     add_files top.cpp 
INFO: [HLS 200-1510] Running: add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
Execute     add_files -tb host.cpp 
INFO: [HLS 200-1510] Running: add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
Execute     config_unroll -tripcount_threshold 0 
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
Execute     config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
Execute     set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
Execute       create_platform xczu3eg-sbva484-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx//2025.1.1/Vitis/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx//2025.1.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
Command       create_platform done; 4.29 sec.
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.12 sec.
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.14 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 4.5 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       ::AP::init_summary_file csynth 
Execute         AP::app_get_file_relativeroot [AP::app_get_root] {}
Command       AP::init_summary_file done; 7.56 sec.
Execute       write_ini /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg -apsfile /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/hls.aps -filepaths relative 
Execute         send_msg_by_id INFO @200-1915@%s /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector top.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.cpp.xilinx-performance-pragma-detector.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.cpp.xilinx-performance-pragma-detector.err.log
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.48 seconds. CPU system time: 0.15 seconds. Elapsed time: 8.17 seconds; current allocated memory: 0.000 MB.
Execute         set_directive_top top_kernel -name=top_kernel 
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling top.cpp as C++
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang top.cpp -foptimization-record-file=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/tools/software/xilinx/2025.1.1/Vitis/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx//2025.1.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sbva484-1-e > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.cpp.clang.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx//2025.1.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sbva484-1-e > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/clang.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp  -target fpga  -directive=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/.systemc_flag -fix-errors /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.83 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp  -target fpga  -directive=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/all.directive.json -fix-errors /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.25 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcllib2.0/yaml/yaml.tcl 
Command         clang_tidy done; 1.6 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.bc -hls-platform-db-name=/tools/software/xilinx//2025.1.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sbva484-1-e > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.clang.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.76 seconds. CPU system time: 1.14 seconds. Elapsed time: 7.16 seconds; current allocated memory: 0.000 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.0.bc -args  "/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.g.bc"  
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.g.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.0.bc > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Execute         run_link_or_opt -opt -out /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc -args /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc -args /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libhlsmc++_39.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command         run_link_or_opt done; 3.76 sec.
Execute         run_link_or_opt -opt -out /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc -args /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top_kernel -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top_kernel -reflow-float-conversion -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 1.24 sec.
Execute         run_link_or_opt -out /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc -args /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libfloatconversion_39.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Execute         run_link_or_opt -opt -out /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc -args /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top_kernel 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.13 sec.
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=top_kernel -mllvm -hls-db-dir -mllvm /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -reflow-unroll-size-threshold=10000 -mllvm -reflow-unroll-cost-threshold=1000000 -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=0 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-force-aggressive-unroll=0 -mllvm -reflow-aggressive-unroll-adjust-factor=1.000000 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -reflow-enable-critical-path-for-performance=1 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -reflow-dump-extra-complexity-metric=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=2.7 -x ir /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/software/xilinx//2025.1.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sbva484-1-e 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 4,926 Compile/Link (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 4,926 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,946 Unroll/Inline (step 1) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,946 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 964 Unroll/Inline (step 2) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 964 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 898 Unroll/Inline (step 3) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 898 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 885 Unroll/Inline (step 4) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 885 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,493 Array/Struct (step 1) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 2,493 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,046 Array/Struct (step 2) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 2,046 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,051 Array/Struct (step 3) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 2,051 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,055 Array/Struct (step 4) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 2,055 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,383 Array/Struct (step 5) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 2,383 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,122 Performance (step 1) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 2,122 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,996 Performance (step 2) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,996 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,996 Performance (step 3) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,996 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,996 Performance (step 4) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,996 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,000 HW Transforms (step 1) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 2,000 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,019 HW Transforms (step 2) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 2,019 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_96_10' is marked as complete unroll implied by the pipeline pragma (top.cpp:96:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_85_7' is marked as complete unroll implied by the pipeline pragma (top.cpp:85:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_72_5' is marked as complete unroll implied by the pipeline pragma (top.cpp:72:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_96_10' (top.cpp:96:20) in function 'top_kernel' completely with a factor of 2 (top.cpp:32:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_85_7' (top.cpp:85:19) in function 'top_kernel' completely with a factor of 8 (top.cpp:32:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_72_5' (top.cpp:72:19) in function 'top_kernel' completely with a factor of 8 (top.cpp:32:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3tmp': Cyclic partitioning with factor 8 on dimension 2. (top.cpp:41:0)
INFO: [HLS 214-248] Applying array_partition to 'row_buf': Cyclic partitioning with factor 8 on dimension 1. (top.cpp:38:9)
INFO: [HLS 214-248] Applying array_partition to 'col_sum': Complete partitioning on dimension 1. (top.cpp:45:9)
INFO: [HLS 214-248] Applying array_partition to 'scale': Complete partitioning on dimension 1. (top.cpp:46:12)
INFO: [HLS 214-241] Aggregating maxi variable 'C' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'A' with compact=none mode in 32-bits
INFO: [HLS 214-115] Multiple burst reads of length 16384 and bit width 32 in loop 'VITIS_LOOP_57_2'(top.cpp:57:22) has been inferred on bundle 'A'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:57:22)
INFO: [HLS 214-115] Multiple burst writes of length 16384 and bit width 32 in loop 'VITIS_LOOP_93_8'(top.cpp:93:22) has been inferred on bundle 'C'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:93:22)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.66 seconds. CPU system time: 1.19 seconds. Elapsed time: 10.82 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 0.000 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top top_kernel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.0.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.26 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.1.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.21 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.2.prechk.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 0.000 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.1.bc to /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -extract-subproc -global-constprop -deadargelim -globaldce -legalize-global -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -canonicalize-dataflow -directive-preproc -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.1.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.1.tmp.bc -f 
Command           transform done; 1.01 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.1.tmp.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:52:9) to (top.cpp:51:19) in function 'top_kernel'... converting 3 basic blocks.
Command           transform done; 0.58 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.55 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.61 seconds; current allocated memory: 0.000 MB.
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -gvn -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -drop-inferred-ii -dump-complexity-metric /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.2.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_93_8'(top.cpp:93:22) and 'VITIS_LOOP_94_9'(top.cpp:94:26) in function 'top_kernel' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_93_8' (top.cpp:93:22) in function 'top_kernel'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.63' (top.cpp:45).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.62' (top.cpp:45).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.61' (top.cpp:45).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.60' (top.cpp:45).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.59' (top.cpp:45).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.58' (top.cpp:45).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.57' (top.cpp:45).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.56' (top.cpp:45).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.55' (top.cpp:45).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.54' (top.cpp:45).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.53' (top.cpp:45).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.52' (top.cpp:45).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.51' (top.cpp:45).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.50' (top.cpp:45).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.49' (top.cpp:45).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.48' (top.cpp:45).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.47' (top.cpp:45).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.46' (top.cpp:45).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.45' (top.cpp:45).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.44' (top.cpp:45).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.43' (top.cpp:45).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.42' (top.cpp:45).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.41' (top.cpp:45).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.40' (top.cpp:45).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.39' (top.cpp:45).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.38' (top.cpp:45).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.37' (top.cpp:45).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.36' (top.cpp:45).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.35' (top.cpp:45).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.34' (top.cpp:45).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.33' (top.cpp:45).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.32' (top.cpp:45).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.31' (top.cpp:45).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.30' (top.cpp:45).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.29' (top.cpp:45).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.28' (top.cpp:45).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.27' (top.cpp:45).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.26' (top.cpp:45).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.25' (top.cpp:45).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.24' (top.cpp:45).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.23' (top.cpp:45).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.22' (top.cpp:45).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.21' (top.cpp:45).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.20' (top.cpp:45).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.19' (top.cpp:45).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.18' (top.cpp:45).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.17' (top.cpp:45).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.16' (top.cpp:45).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.15' (top.cpp:45).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.14' (top.cpp:45).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.13' (top.cpp:45).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.12' (top.cpp:45).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.11' (top.cpp:45).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.10' (top.cpp:45).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.9' (top.cpp:45).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.8' (top.cpp:45).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.7' (top.cpp:45).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.6' (top.cpp:45).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.5' (top.cpp:45).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.4' (top.cpp:45).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.3' (top.cpp:45).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.2' (top.cpp:45).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.1' (top.cpp:45).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum' (top.cpp:45).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.63'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.62'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.61'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.60'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.59'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.58'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.57'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.56'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.55'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.54'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.53'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.52'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.51'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.50'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.49'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.48'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.47'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.46'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.45'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.44'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.43'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.42'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.41'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.40'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.39'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.38'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.37'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.36'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.35'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.34'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.33'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.32'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.31'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.30'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.29'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.28'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.27'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.26'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.25'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.24'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.23'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.22'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.21'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.20'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.19'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.18'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.17'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.15'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.14'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.13'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.12'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.11'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.10'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.9'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.8'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum'.
Execute             auto_get_db
Command           transform done; 1.29 sec.
INFO-FLOW: Building ssdm...
Execute           transform -hls -cdfg-build /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.3.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command           transform done; 0.21 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.4 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.51 seconds; current allocated memory: 0.000 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 3.64 sec.
Command       elaborate done; 21.62 sec.
Execute       ap_eval exec zip -j /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'top_kernel' ...
Execute         ap_set_top_model top_kernel 
Execute         get_model_list top_kernel -filter all-wo-channel -topdown 
Execute         preproc_iomode -model top_kernel 
Execute         preproc_iomode -model top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9 
Execute         preproc_iomode -model top_kernel_Pipeline_VITIS_LOOP_83_6 
Execute         preproc_iomode -model top_kernel_Pipeline_VITIS_LOOP_69_4 
Execute         preproc_iomode -model top_kernel_Pipeline_VITIS_LOOP_60_3 
Execute         create_clock 
Execute           ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute         get_model_list top_kernel -filter all-wo-channel 
INFO-FLOW: Model list for configure: top_kernel_Pipeline_VITIS_LOOP_60_3 top_kernel_Pipeline_VITIS_LOOP_69_4 top_kernel_Pipeline_VITIS_LOOP_83_6 top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9 top_kernel
INFO-FLOW: Configuring Module : top_kernel_Pipeline_VITIS_LOOP_60_3 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_60_3 
Execute         apply_spec_resource_limit top_kernel_Pipeline_VITIS_LOOP_60_3 
INFO-FLOW: Configuring Module : top_kernel_Pipeline_VITIS_LOOP_69_4 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_69_4 
Execute         apply_spec_resource_limit top_kernel_Pipeline_VITIS_LOOP_69_4 
INFO-FLOW: Configuring Module : top_kernel_Pipeline_VITIS_LOOP_83_6 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_83_6 
Execute         apply_spec_resource_limit top_kernel_Pipeline_VITIS_LOOP_83_6 
INFO-FLOW: Configuring Module : top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9 
Execute         apply_spec_resource_limit top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9 
INFO-FLOW: Configuring Module : top_kernel ...
Execute         set_default_model top_kernel 
Execute         apply_spec_resource_limit top_kernel 
INFO-FLOW: Model list for preprocess: top_kernel_Pipeline_VITIS_LOOP_60_3 top_kernel_Pipeline_VITIS_LOOP_69_4 top_kernel_Pipeline_VITIS_LOOP_83_6 top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9 top_kernel
INFO-FLOW: Preprocessing Module: top_kernel_Pipeline_VITIS_LOOP_60_3 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_60_3 
Execute         cdfg_preprocess -model top_kernel_Pipeline_VITIS_LOOP_60_3 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_60_3 
INFO-FLOW: Preprocessing Module: top_kernel_Pipeline_VITIS_LOOP_69_4 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_69_4 
Execute         cdfg_preprocess -model top_kernel_Pipeline_VITIS_LOOP_69_4 
Command         cdfg_preprocess done; 0.7 sec.
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_69_4 
INFO-FLOW: Preprocessing Module: top_kernel_Pipeline_VITIS_LOOP_83_6 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_83_6 
Execute         cdfg_preprocess -model top_kernel_Pipeline_VITIS_LOOP_83_6 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_83_6 
INFO-FLOW: Preprocessing Module: top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9 
Execute         cdfg_preprocess -model top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9 
INFO-FLOW: Preprocessing Module: top_kernel ...
Execute         set_default_model top_kernel 
Execute         cdfg_preprocess -model top_kernel 
Execute         rtl_gen_preprocess top_kernel 
INFO-FLOW: Model list for synthesis: top_kernel_Pipeline_VITIS_LOOP_60_3 top_kernel_Pipeline_VITIS_LOOP_69_4 top_kernel_Pipeline_VITIS_LOOP_83_6 top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9 top_kernel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_60_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_60_3 
Execute         schedule -model top_kernel_Pipeline_VITIS_LOOP_60_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_60_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.83 seconds. CPU system time: 0.1 seconds. Elapsed time: 1.02 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_60_3.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Command             ap_part_info done; 0.11 sec.
Command           list_part done; 0.11 sec.
Command         syn_report done; 0.12 sec.
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_60_3.sched.adb -f 
INFO-FLOW: Finish scheduling top_kernel_Pipeline_VITIS_LOOP_60_3.
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_60_3 
Execute         bind -model top_kernel_Pipeline_VITIS_LOOP_60_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.14 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_60_3.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_60_3.bind.adb -f 
INFO-FLOW: Finish binding top_kernel_Pipeline_VITIS_LOOP_60_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_69_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_69_4 
Execute         schedule -model top_kernel_Pipeline_VITIS_LOOP_69_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_69_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 45, loop 'VITIS_LOOP_69_4'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 2.01 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.98 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.04 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_69_4.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Command         syn_report done; 0.15 sec.
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_69_4.sched.adb -f 
INFO-FLOW: Finish scheduling top_kernel_Pipeline_VITIS_LOOP_69_4.
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_69_4 
Execute         bind -model top_kernel_Pipeline_VITIS_LOOP_69_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.29 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_69_4.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_69_4.bind.adb -f 
INFO-FLOW: Finish binding top_kernel_Pipeline_VITIS_LOOP_69_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_83_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_83_6 
Execute         schedule -model top_kernel_Pipeline_VITIS_LOOP_83_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_83_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_83_6'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.28 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_83_6.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_83_6.sched.adb -f 
INFO-FLOW: Finish scheduling top_kernel_Pipeline_VITIS_LOOP_83_6.
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_83_6 
Execute         bind -model top_kernel_Pipeline_VITIS_LOOP_83_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_83_6.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_83_6.bind.adb -f 
INFO-FLOW: Finish binding top_kernel_Pipeline_VITIS_LOOP_83_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9 
Execute         schedule -model top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_93_8_VITIS_LOOP_94_9'.
WARNING: [HLS 200-880] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9' (loop 'VITIS_LOOP_93_8_VITIS_LOOP_94_9'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus write operation ('C_addr_write_ln94', top.cpp:94) on port 'C' (top.cpp:94) and bus write operation ('C_addr_write_ln94', top.cpp:94) on port 'C' (top.cpp:94).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 5, loop 'VITIS_LOOP_93_8_VITIS_LOOP_94_9'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9.sched.adb -f 
INFO-FLOW: Finish scheduling top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9.
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9 
Execute         bind -model top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9.bind.adb -f 
INFO-FLOW: Finish binding top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_kernel 
Execute         schedule -model top_kernel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.23 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.sched.adb -f 
INFO-FLOW: Finish scheduling top_kernel.
Execute         set_default_model top_kernel 
Execute         bind -model top_kernel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.bind.adb -f 
INFO-FLOW: Finish binding top_kernel.
Execute         get_model_list top_kernel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_60_3 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_69_4 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_83_6 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9 
Execute         rtl_gen_preprocess top_kernel 
INFO-FLOW: Model list for RTL generation: top_kernel_Pipeline_VITIS_LOOP_60_3 top_kernel_Pipeline_VITIS_LOOP_69_4 top_kernel_Pipeline_VITIS_LOOP_83_6 top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9 top_kernel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_60_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top_kernel_Pipeline_VITIS_LOOP_60_3 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_60_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_60_3' pipeline 'VITIS_LOOP_60_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_60_3/m_axi_A_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_60_3/m_axi_A_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_60_3/m_axi_A_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_60_3/m_axi_A_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_60_3/m_axi_A_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_60_3/m_axi_A_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_60_3/m_axi_A_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_60_3/m_axi_A_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_60_3/m_axi_A_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_60_3/m_axi_A_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_60_3/m_axi_A_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_60_3/m_axi_A_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_60_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 0.000 MB.
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_60_3 -style xilinx -f -lang vhdl -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/vhdl/top_kernel_top_kernel_Pipeline_VITIS_LOOP_60_3 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_60_3 -style xilinx -f -lang vlog -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_60_3 
Execute         syn_report -csynth -model top_kernel_Pipeline_VITIS_LOOP_60_3 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_60_3_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model top_kernel_Pipeline_VITIS_LOOP_60_3 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_60_3_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model top_kernel_Pipeline_VITIS_LOOP_60_3 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_60_3.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_60_3 -f -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_60_3.adb 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_60_3 -bindview -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top_kernel_Pipeline_VITIS_LOOP_60_3 -p /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_60_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_69_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top_kernel_Pipeline_VITIS_LOOP_69_4 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_69_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_69_4' pipeline 'VITIS_LOOP_69_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_38ns_24s_38_42_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_6_24_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_69_4'.
Command         create_rtl_model done; 0.32 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 0.000 MB.
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_69_4 -style xilinx -f -lang vhdl -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/vhdl/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_69_4 -style xilinx -f -lang vlog -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4 
Execute         syn_report -csynth -model top_kernel_Pipeline_VITIS_LOOP_69_4 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_69_4_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model top_kernel_Pipeline_VITIS_LOOP_69_4 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_69_4_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model top_kernel_Pipeline_VITIS_LOOP_69_4 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_69_4.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_69_4 -f -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_69_4.adb 
Command         db_write done; 0.13 sec.
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_69_4 -bindview -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top_kernel_Pipeline_VITIS_LOOP_69_4 -p /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_69_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_83_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top_kernel_Pipeline_VITIS_LOOP_83_6 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_83_6.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_6_24_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_83_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.77 seconds; current allocated memory: 0.000 MB.
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_83_6 -style xilinx -f -lang vhdl -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/vhdl/top_kernel_top_kernel_Pipeline_VITIS_LOOP_83_6 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_83_6 -style xilinx -f -lang vlog -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_83_6 
Execute         syn_report -csynth -model top_kernel_Pipeline_VITIS_LOOP_83_6 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_83_6_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model top_kernel_Pipeline_VITIS_LOOP_83_6 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_83_6_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model top_kernel_Pipeline_VITIS_LOOP_83_6 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_83_6.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_83_6 -f -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_83_6.adb 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_83_6 -bindview -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top_kernel_Pipeline_VITIS_LOOP_83_6 -p /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_83_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9' pipeline 'VITIS_LOOP_93_8_VITIS_LOOP_94_9' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9/m_axi_C_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9/m_axi_C_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9/m_axi_C_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9/m_axi_C_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9/m_axi_C_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9/m_axi_C_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9/m_axi_C_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9/m_axi_C_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9/m_axi_C_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9/m_axi_C_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9/m_axi_C_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9/m_axi_C_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9/m_axi_C_0_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_24s_24s_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_65_6_24_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_3_24_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.36 seconds; current allocated memory: 0.000 MB.
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9 -style xilinx -f -lang vhdl -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/vhdl/top_kernel_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9 -style xilinx -f -lang vlog -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9 
Execute         syn_report -csynth -model top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9 -f -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9.adb 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9 -bindview -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9 -p /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top_kernel -top_prefix  -sub_prefix top_kernel_ -mg_file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A_r', 'C_r' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel'.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_RAM_T2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_row_buf_RAM_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 0.000 MB.
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_kernel -istop -style xilinx -f -lang vhdl -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/vhdl/top_kernel 
Execute         gen_rtl top_kernel -istop -style xilinx -f -lang vlog -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/verilog/top_kernel 
Execute         syn_report -csynth -model top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model top_kernel -f -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.adb 
Command         db_write done; 0.12 sec.
Execute         db_write -model top_kernel -bindview -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top_kernel -p /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel 
Execute         export_constraint_db -f -tool general -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.constraint.tcl 
Execute         syn_report -designview -model top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.design.xml 
Execute         syn_report -csynthDesign -model top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth.rpt -MHOut /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -wcfg -model top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.protoinst 
Execute         sc_get_clocks top_kernel 
Execute         sc_get_portdomain top_kernel 
INFO-FLOW: Model list for RTL component generation: top_kernel_Pipeline_VITIS_LOOP_60_3 top_kernel_Pipeline_VITIS_LOOP_69_4 top_kernel_Pipeline_VITIS_LOOP_83_6 top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9 top_kernel
INFO-FLOW: Handling components in module [top_kernel_Pipeline_VITIS_LOOP_60_3] ... 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_60_3.compgen.tcl 
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [top_kernel_Pipeline_VITIS_LOOP_69_4] ... 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_69_4.compgen.tcl 
INFO-FLOW: Found component top_kernel_sdiv_38ns_24s_38_42_1.
INFO-FLOW: Append model top_kernel_sdiv_38ns_24s_38_42_1
INFO-FLOW: Found component top_kernel_sparsemux_17_6_24_1_1.
INFO-FLOW: Append model top_kernel_sparsemux_17_6_24_1_1
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [top_kernel_Pipeline_VITIS_LOOP_83_6] ... 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_83_6.compgen.tcl 
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9] ... 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9.compgen.tcl 
INFO-FLOW: Found component top_kernel_mul_24s_24s_48_1_1.
INFO-FLOW: Append model top_kernel_mul_24s_24s_48_1_1
INFO-FLOW: Found component top_kernel_sparsemux_65_6_24_1_1.
INFO-FLOW: Append model top_kernel_sparsemux_65_6_24_1_1
INFO-FLOW: Found component top_kernel_sparsemux_9_3_24_1_1.
INFO-FLOW: Append model top_kernel_sparsemux_9_3_24_1_1
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [top_kernel] ... 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.tcl 
INFO-FLOW: Found component top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_RAM_T2P_BRAM_1R1W.
INFO-FLOW: Append model top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_RAM_T2P_BRAM_1R1W
INFO-FLOW: Found component top_kernel_row_buf_RAM_AUTO_1R1W.
INFO-FLOW: Append model top_kernel_row_buf_RAM_AUTO_1R1W
INFO-FLOW: Found component top_kernel_A_m_axi.
INFO-FLOW: Append model top_kernel_A_m_axi
INFO-FLOW: Found component top_kernel_C_m_axi.
INFO-FLOW: Append model top_kernel_C_m_axi
INFO-FLOW: Found component top_kernel_control_s_axi.
INFO-FLOW: Append model top_kernel_control_s_axi
INFO-FLOW: Append model top_kernel_Pipeline_VITIS_LOOP_60_3
INFO-FLOW: Append model top_kernel_Pipeline_VITIS_LOOP_69_4
INFO-FLOW: Append model top_kernel_Pipeline_VITIS_LOOP_83_6
INFO-FLOW: Append model top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9
INFO-FLOW: Append model top_kernel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: top_kernel_flow_control_loop_pipe_sequential_init top_kernel_sdiv_38ns_24s_38_42_1 top_kernel_sparsemux_17_6_24_1_1 top_kernel_flow_control_loop_pipe_sequential_init top_kernel_flow_control_loop_pipe_sequential_init top_kernel_mul_24s_24s_48_1_1 top_kernel_sparsemux_65_6_24_1_1 top_kernel_sparsemux_9_3_24_1_1 top_kernel_flow_control_loop_pipe_sequential_init top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_RAM_T2P_BRAM_1R1W top_kernel_row_buf_RAM_AUTO_1R1W top_kernel_A_m_axi top_kernel_C_m_axi top_kernel_control_s_axi top_kernel_Pipeline_VITIS_LOOP_60_3 top_kernel_Pipeline_VITIS_LOOP_69_4 top_kernel_Pipeline_VITIS_LOOP_83_6 top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9 top_kernel
INFO-FLOW: Generating /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_kernel_sdiv_38ns_24s_38_42_1
INFO-FLOW: To file: write model top_kernel_sparsemux_17_6_24_1_1
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_kernel_mul_24s_24s_48_1_1
INFO-FLOW: To file: write model top_kernel_sparsemux_65_6_24_1_1
INFO-FLOW: To file: write model top_kernel_sparsemux_9_3_24_1_1
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_RAM_T2P_BRAM_1R1W
INFO-FLOW: To file: write model top_kernel_row_buf_RAM_AUTO_1R1W
INFO-FLOW: To file: write model top_kernel_A_m_axi
INFO-FLOW: To file: write model top_kernel_C_m_axi
INFO-FLOW: To file: write model top_kernel_control_s_axi
INFO-FLOW: To file: write model top_kernel_Pipeline_VITIS_LOOP_60_3
INFO-FLOW: To file: write model top_kernel_Pipeline_VITIS_LOOP_69_4
INFO-FLOW: To file: write model top_kernel_Pipeline_VITIS_LOOP_83_6
INFO-FLOW: To file: write model top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9
INFO-FLOW: To file: write model top_kernel
INFO-FLOW: Generating /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.12 sec.
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.15 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/vhdl' dstVlogDir='/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/vlog' tclDir='/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db' modelList='top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_sdiv_38ns_24s_38_42_1
top_kernel_sparsemux_17_6_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_mul_24s_24s_48_1_1
top_kernel_sparsemux_65_6_24_1_1
top_kernel_sparsemux_9_3_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_RAM_T2P_BRAM_1R1W
top_kernel_row_buf_RAM_AUTO_1R1W
top_kernel_A_m_axi
top_kernel_C_m_axi
top_kernel_control_s_axi
top_kernel_Pipeline_VITIS_LOOP_60_3
top_kernel_Pipeline_VITIS_LOOP_69_4
top_kernel_Pipeline_VITIS_LOOP_83_6
top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9
top_kernel
' expOnly='0'
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_60_3.compgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_69_4.compgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_83_6.compgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9.compgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.tcl 
Execute           source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.79 seconds. CPU system time: 0.1 seconds. Elapsed time: 1.22 seconds; current allocated memory: 0.000 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='top_kernel_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.5 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_sdiv_38ns_24s_38_42_1
top_kernel_sparsemux_17_6_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_mul_24s_24s_48_1_1
top_kernel_sparsemux_65_6_24_1_1
top_kernel_sparsemux_9_3_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_RAM_T2P_BRAM_1R1W
top_kernel_row_buf_RAM_AUTO_1R1W
top_kernel_A_m_axi
top_kernel_C_m_axi
top_kernel_control_s_axi
top_kernel_Pipeline_VITIS_LOOP_60_3
top_kernel_Pipeline_VITIS_LOOP_69_4
top_kernel_Pipeline_VITIS_LOOP_83_6
top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9
top_kernel
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top-io-be.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_60_3.tbgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_69_4.tbgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_83_6.tbgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9.tbgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.constraint.tcl 
Execute         sc_get_clocks top_kernel 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME A_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME A DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME C_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME C DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} cache_nodes {} report_dict {TOPINST top_kernel MODULE2INSTS {top_kernel top_kernel top_kernel_Pipeline_VITIS_LOOP_60_3 grp_top_kernel_Pipeline_VITIS_LOOP_60_3_fu_709 top_kernel_Pipeline_VITIS_LOOP_83_6 grp_top_kernel_Pipeline_VITIS_LOOP_83_6_fu_725 top_kernel_Pipeline_VITIS_LOOP_69_4 grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857 top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9 grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951} INST2MODULE {top_kernel top_kernel grp_top_kernel_Pipeline_VITIS_LOOP_60_3_fu_709 top_kernel_Pipeline_VITIS_LOOP_60_3 grp_top_kernel_Pipeline_VITIS_LOOP_83_6_fu_725 top_kernel_Pipeline_VITIS_LOOP_83_6 grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857 top_kernel_Pipeline_VITIS_LOOP_69_4 grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951 top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9} INSTDATA {top_kernel {DEPTH 1 CHILDREN {grp_top_kernel_Pipeline_VITIS_LOOP_60_3_fu_709 grp_top_kernel_Pipeline_VITIS_LOOP_83_6_fu_725 grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857 grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951}} grp_top_kernel_Pipeline_VITIS_LOOP_60_3_fu_709 {DEPTH 2 CHILDREN {}} grp_top_kernel_Pipeline_VITIS_LOOP_83_6_fu_725 {DEPTH 2 CHILDREN {}} grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857 {DEPTH 2 CHILDREN {}} grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951 {DEPTH 2 CHILDREN {}}} MODULEDATA {top_kernel_Pipeline_VITIS_LOOP_60_3 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln60_fu_249_p2 SOURCE top.cpp:60 VARIABLE icmp_ln60 LOOP VITIS_LOOP_60_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_fu_255_p2 SOURCE top.cpp:60 VARIABLE add_ln60 LOOP VITIS_LOOP_60_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_329_p2 SOURCE top.cpp:64 VARIABLE add_ln64 LOOP VITIS_LOOP_60_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1_fu_334_p2 SOURCE top.cpp:64 VARIABLE add_ln64_1 LOOP VITIS_LOOP_60_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln64_fu_356_p2 SOURCE top.cpp:64 VARIABLE xor_ln64 LOOP VITIS_LOOP_60_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln64_fu_362_p2 SOURCE top.cpp:64 VARIABLE and_ln64 LOOP VITIS_LOOP_60_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln64_1_fu_368_p2 SOURCE top.cpp:64 VARIABLE xor_ln64_1 LOOP VITIS_LOOP_60_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln64_fu_374_p3 SOURCE top.cpp:64 VARIABLE select_ln64 LOOP VITIS_LOOP_60_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln64_1_fu_382_p3 SOURCE top.cpp:64 VARIABLE select_ln64_1 LOOP VITIS_LOOP_60_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} top_kernel_Pipeline_VITIS_LOOP_69_4 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U12 SOURCE top.cpp:75 VARIABLE sdiv_ln75 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln75_fu_1857_p2 SOURCE top.cpp:75 VARIABLE icmp_ln75 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln75_1_fu_1863_p2 SOURCE top.cpp:75 VARIABLE icmp_ln75_1 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln75_fu_1869_p2 SOURCE top.cpp:75 VARIABLE or_ln75 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln75_fu_1875_p2 SOURCE top.cpp:75 VARIABLE xor_ln75 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln75_fu_1881_p2 SOURCE top.cpp:75 VARIABLE and_ln75 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln75_1_fu_1887_p2 SOURCE top.cpp:75 VARIABLE xor_ln75_1 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln75_1_fu_1893_p2 SOURCE top.cpp:75 VARIABLE or_ln75_1 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln75_1_fu_1899_p2 SOURCE top.cpp:75 VARIABLE and_ln75_1 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln75_fu_1905_p3 SOURCE top.cpp:75 VARIABLE select_ln75 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln75_2_fu_1913_p2 SOURCE top.cpp:75 VARIABLE or_ln75_2 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME t_1_fu_1919_p3 SOURCE top.cpp:75 VARIABLE t_1 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_6_24_1_1_U20 SOURCE top.cpp:77 VARIABLE tmp_24 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sum_64_fu_1975_p2 SOURCE top.cpp:77 VARIABLE col_sum_64 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln77_1_fu_1981_p2 SOURCE top.cpp:77 VARIABLE add_ln77_1 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln77_fu_1987_p2 SOURCE top.cpp:77 VARIABLE icmp_ln77 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln77_fu_2026_p2 SOURCE top.cpp:77 VARIABLE xor_ln77 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln77_fu_2032_p2 SOURCE top.cpp:77 VARIABLE and_ln77 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln77_1_fu_2038_p2 SOURCE top.cpp:77 VARIABLE xor_ln77_1 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln77_1_fu_2044_p2 SOURCE top.cpp:77 VARIABLE and_ln77_1 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln77_2_fu_2050_p2 SOURCE top.cpp:77 VARIABLE xor_ln77_2 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U13 SOURCE top.cpp:75 VARIABLE sdiv_ln75_1 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln75_2_fu_2103_p2 SOURCE top.cpp:75 VARIABLE icmp_ln75_2 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln75_3_fu_2109_p2 SOURCE top.cpp:75 VARIABLE icmp_ln75_3 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln75_3_fu_2115_p2 SOURCE top.cpp:75 VARIABLE or_ln75_3 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln75_2_fu_2121_p2 SOURCE top.cpp:75 VARIABLE xor_ln75_2 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln75_2_fu_2127_p2 SOURCE top.cpp:75 VARIABLE and_ln75_2 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln75_3_fu_2133_p2 SOURCE top.cpp:75 VARIABLE xor_ln75_3 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln75_4_fu_2139_p2 SOURCE top.cpp:75 VARIABLE or_ln75_4 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln75_3_fu_2145_p2 SOURCE top.cpp:75 VARIABLE and_ln75_3 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln75_2_fu_2151_p3 SOURCE top.cpp:75 VARIABLE select_ln75_2 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln75_5_fu_2159_p2 SOURCE top.cpp:75 VARIABLE or_ln75_5 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME t_3_fu_2165_p3 SOURCE top.cpp:75 VARIABLE t_3 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_6_24_1_1_U21 SOURCE top.cpp:77 VARIABLE tmp_26 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sum_65_fu_2221_p2 SOURCE top.cpp:77 VARIABLE col_sum_65 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln77_2_fu_2227_p2 SOURCE top.cpp:77 VARIABLE add_ln77_2 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln77_2_fu_2233_p2 SOURCE top.cpp:77 VARIABLE icmp_ln77_2 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln77_3_fu_2272_p2 SOURCE top.cpp:77 VARIABLE xor_ln77_3 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln77_2_fu_2278_p2 SOURCE top.cpp:77 VARIABLE and_ln77_2 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln77_4_fu_2284_p2 SOURCE top.cpp:77 VARIABLE xor_ln77_4 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln77_3_fu_2290_p2 SOURCE top.cpp:77 VARIABLE and_ln77_3 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln77_5_fu_2296_p2 SOURCE top.cpp:77 VARIABLE xor_ln77_5 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U14 SOURCE top.cpp:75 VARIABLE sdiv_ln75_2 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln75_4_fu_2349_p2 SOURCE top.cpp:75 VARIABLE icmp_ln75_4 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln75_5_fu_2355_p2 SOURCE top.cpp:75 VARIABLE icmp_ln75_5 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln75_6_fu_2361_p2 SOURCE top.cpp:75 VARIABLE or_ln75_6 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln75_4_fu_2367_p2 SOURCE top.cpp:75 VARIABLE xor_ln75_4 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln75_4_fu_2373_p2 SOURCE top.cpp:75 VARIABLE and_ln75_4 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln75_5_fu_2379_p2 SOURCE top.cpp:75 VARIABLE xor_ln75_5 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln75_7_fu_2385_p2 SOURCE top.cpp:75 VARIABLE or_ln75_7 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln75_5_fu_2391_p2 SOURCE top.cpp:75 VARIABLE and_ln75_5 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln75_4_fu_2397_p3 SOURCE top.cpp:75 VARIABLE select_ln75_4 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln75_8_fu_2405_p2 SOURCE top.cpp:75 VARIABLE or_ln75_8 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME t_5_fu_2411_p3 SOURCE top.cpp:75 VARIABLE t_5 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_6_24_1_1_U22 SOURCE top.cpp:77 VARIABLE tmp_28 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sum_66_fu_2467_p2 SOURCE top.cpp:77 VARIABLE col_sum_66 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln77_3_fu_2473_p2 SOURCE top.cpp:77 VARIABLE add_ln77_3 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln77_3_fu_2479_p2 SOURCE top.cpp:77 VARIABLE icmp_ln77_3 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln77_6_fu_2518_p2 SOURCE top.cpp:77 VARIABLE xor_ln77_6 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln77_4_fu_2524_p2 SOURCE top.cpp:77 VARIABLE and_ln77_4 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln77_7_fu_2530_p2 SOURCE top.cpp:77 VARIABLE xor_ln77_7 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln77_5_fu_2536_p2 SOURCE top.cpp:77 VARIABLE and_ln77_5 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln77_8_fu_2542_p2 SOURCE top.cpp:77 VARIABLE xor_ln77_8 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U15 SOURCE top.cpp:75 VARIABLE sdiv_ln75_3 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln75_6_fu_2595_p2 SOURCE top.cpp:75 VARIABLE icmp_ln75_6 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln75_7_fu_2601_p2 SOURCE top.cpp:75 VARIABLE icmp_ln75_7 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln75_9_fu_2607_p2 SOURCE top.cpp:75 VARIABLE or_ln75_9 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln75_6_fu_2613_p2 SOURCE top.cpp:75 VARIABLE xor_ln75_6 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln75_6_fu_2619_p2 SOURCE top.cpp:75 VARIABLE and_ln75_6 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln75_7_fu_2625_p2 SOURCE top.cpp:75 VARIABLE xor_ln75_7 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln75_10_fu_2631_p2 SOURCE top.cpp:75 VARIABLE or_ln75_10 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln75_7_fu_2637_p2 SOURCE top.cpp:75 VARIABLE and_ln75_7 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln75_6_fu_2643_p3 SOURCE top.cpp:75 VARIABLE select_ln75_6 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln75_11_fu_2651_p2 SOURCE top.cpp:75 VARIABLE or_ln75_11 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME t_7_fu_2657_p3 SOURCE top.cpp:75 VARIABLE t_7 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_6_24_1_1_U23 SOURCE top.cpp:77 VARIABLE tmp_30 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sum_67_fu_2713_p2 SOURCE top.cpp:77 VARIABLE col_sum_67 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln77_4_fu_2719_p2 SOURCE top.cpp:77 VARIABLE add_ln77_4 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln77_4_fu_2725_p2 SOURCE top.cpp:77 VARIABLE icmp_ln77_4 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln77_9_fu_2764_p2 SOURCE top.cpp:77 VARIABLE xor_ln77_9 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln77_6_fu_2770_p2 SOURCE top.cpp:77 VARIABLE and_ln77_6 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln77_10_fu_2776_p2 SOURCE top.cpp:77 VARIABLE xor_ln77_10 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln77_7_fu_2782_p2 SOURCE top.cpp:77 VARIABLE and_ln77_7 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln77_11_fu_2788_p2 SOURCE top.cpp:77 VARIABLE xor_ln77_11 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U16 SOURCE top.cpp:75 VARIABLE sdiv_ln75_4 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln75_8_fu_2841_p2 SOURCE top.cpp:75 VARIABLE icmp_ln75_8 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln75_9_fu_2847_p2 SOURCE top.cpp:75 VARIABLE icmp_ln75_9 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln75_12_fu_2853_p2 SOURCE top.cpp:75 VARIABLE or_ln75_12 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln75_8_fu_2859_p2 SOURCE top.cpp:75 VARIABLE xor_ln75_8 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln75_8_fu_2865_p2 SOURCE top.cpp:75 VARIABLE and_ln75_8 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln75_9_fu_2871_p2 SOURCE top.cpp:75 VARIABLE xor_ln75_9 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln75_13_fu_2877_p2 SOURCE top.cpp:75 VARIABLE or_ln75_13 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln75_9_fu_2883_p2 SOURCE top.cpp:75 VARIABLE and_ln75_9 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln75_8_fu_2889_p3 SOURCE top.cpp:75 VARIABLE select_ln75_8 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln75_14_fu_2897_p2 SOURCE top.cpp:75 VARIABLE or_ln75_14 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME t_9_fu_2903_p3 SOURCE top.cpp:75 VARIABLE t_9 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_6_24_1_1_U24 SOURCE top.cpp:77 VARIABLE tmp_50 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sum_68_fu_2959_p2 SOURCE top.cpp:77 VARIABLE col_sum_68 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln77_5_fu_2965_p2 SOURCE top.cpp:77 VARIABLE add_ln77_5 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln77_5_fu_2971_p2 SOURCE top.cpp:77 VARIABLE icmp_ln77_5 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln77_12_fu_3010_p2 SOURCE top.cpp:77 VARIABLE xor_ln77_12 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln77_8_fu_3016_p2 SOURCE top.cpp:77 VARIABLE and_ln77_8 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln77_13_fu_3022_p2 SOURCE top.cpp:77 VARIABLE xor_ln77_13 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln77_9_fu_3028_p2 SOURCE top.cpp:77 VARIABLE and_ln77_9 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln77_14_fu_3034_p2 SOURCE top.cpp:77 VARIABLE xor_ln77_14 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U17 SOURCE top.cpp:75 VARIABLE sdiv_ln75_5 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln75_10_fu_3087_p2 SOURCE top.cpp:75 VARIABLE icmp_ln75_10 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln75_11_fu_3093_p2 SOURCE top.cpp:75 VARIABLE icmp_ln75_11 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln75_15_fu_3099_p2 SOURCE top.cpp:75 VARIABLE or_ln75_15 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln75_10_fu_3105_p2 SOURCE top.cpp:75 VARIABLE xor_ln75_10 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln75_10_fu_3111_p2 SOURCE top.cpp:75 VARIABLE and_ln75_10 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln75_11_fu_3117_p2 SOURCE top.cpp:75 VARIABLE xor_ln75_11 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln75_16_fu_3123_p2 SOURCE top.cpp:75 VARIABLE or_ln75_16 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln75_11_fu_3129_p2 SOURCE top.cpp:75 VARIABLE and_ln75_11 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln75_10_fu_3135_p3 SOURCE top.cpp:75 VARIABLE select_ln75_10 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln75_17_fu_3143_p2 SOURCE top.cpp:75 VARIABLE or_ln75_17 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME t_11_fu_3149_p3 SOURCE top.cpp:75 VARIABLE t_11 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_6_24_1_1_U25 SOURCE top.cpp:77 VARIABLE tmp_56 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sum_69_fu_3205_p2 SOURCE top.cpp:77 VARIABLE col_sum_69 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln77_6_fu_3211_p2 SOURCE top.cpp:77 VARIABLE add_ln77_6 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln77_6_fu_3217_p2 SOURCE top.cpp:77 VARIABLE icmp_ln77_6 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln77_15_fu_3256_p2 SOURCE top.cpp:77 VARIABLE xor_ln77_15 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln77_10_fu_3262_p2 SOURCE top.cpp:77 VARIABLE and_ln77_10 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln77_16_fu_3268_p2 SOURCE top.cpp:77 VARIABLE xor_ln77_16 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln77_11_fu_3274_p2 SOURCE top.cpp:77 VARIABLE and_ln77_11 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln77_17_fu_3280_p2 SOURCE top.cpp:77 VARIABLE xor_ln77_17 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U18 SOURCE top.cpp:75 VARIABLE sdiv_ln75_6 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln75_12_fu_3333_p2 SOURCE top.cpp:75 VARIABLE icmp_ln75_12 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln75_13_fu_3339_p2 SOURCE top.cpp:75 VARIABLE icmp_ln75_13 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln75_18_fu_3345_p2 SOURCE top.cpp:75 VARIABLE or_ln75_18 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln75_12_fu_3351_p2 SOURCE top.cpp:75 VARIABLE xor_ln75_12 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln75_12_fu_3357_p2 SOURCE top.cpp:75 VARIABLE and_ln75_12 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln75_13_fu_3363_p2 SOURCE top.cpp:75 VARIABLE xor_ln75_13 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln75_19_fu_3369_p2 SOURCE top.cpp:75 VARIABLE or_ln75_19 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln75_13_fu_3375_p2 SOURCE top.cpp:75 VARIABLE and_ln75_13 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln75_12_fu_3381_p3 SOURCE top.cpp:75 VARIABLE select_ln75_12 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln75_20_fu_3389_p2 SOURCE top.cpp:75 VARIABLE or_ln75_20 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME t_13_fu_3395_p3 SOURCE top.cpp:75 VARIABLE t_13 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_6_24_1_1_U26 SOURCE top.cpp:77 VARIABLE tmp_62 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sum_70_fu_3451_p2 SOURCE top.cpp:77 VARIABLE col_sum_70 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln77_7_fu_3457_p2 SOURCE top.cpp:77 VARIABLE add_ln77_7 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln77_7_fu_3463_p2 SOURCE top.cpp:77 VARIABLE icmp_ln77_7 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln77_18_fu_3502_p2 SOURCE top.cpp:77 VARIABLE xor_ln77_18 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln77_12_fu_3508_p2 SOURCE top.cpp:77 VARIABLE and_ln77_12 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln77_19_fu_3514_p2 SOURCE top.cpp:77 VARIABLE xor_ln77_19 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln77_13_fu_3520_p2 SOURCE top.cpp:77 VARIABLE and_ln77_13 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln77_20_fu_3526_p2 SOURCE top.cpp:77 VARIABLE xor_ln77_20 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U19 SOURCE top.cpp:75 VARIABLE sdiv_ln75_7 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln75_14_fu_3579_p2 SOURCE top.cpp:75 VARIABLE icmp_ln75_14 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln75_15_fu_3585_p2 SOURCE top.cpp:75 VARIABLE icmp_ln75_15 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln75_21_fu_3591_p2 SOURCE top.cpp:75 VARIABLE or_ln75_21 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln75_14_fu_3597_p2 SOURCE top.cpp:75 VARIABLE xor_ln75_14 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln75_14_fu_3603_p2 SOURCE top.cpp:75 VARIABLE and_ln75_14 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln75_15_fu_3609_p2 SOURCE top.cpp:75 VARIABLE xor_ln75_15 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln75_22_fu_3615_p2 SOURCE top.cpp:75 VARIABLE or_ln75_22 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln75_15_fu_3621_p2 SOURCE top.cpp:75 VARIABLE and_ln75_15 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln75_14_fu_3627_p3 SOURCE top.cpp:75 VARIABLE select_ln75_14 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln75_23_fu_3635_p2 SOURCE top.cpp:75 VARIABLE or_ln75_23 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME t_15_fu_3641_p3 SOURCE top.cpp:75 VARIABLE t_15 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_6_24_1_1_U27 SOURCE top.cpp:77 VARIABLE tmp_68 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sum_71_fu_3697_p2 SOURCE top.cpp:77 VARIABLE col_sum_71 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln77_8_fu_3703_p2 SOURCE top.cpp:77 VARIABLE add_ln77_8 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln77_8_fu_3709_p2 SOURCE top.cpp:77 VARIABLE icmp_ln77_8 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln77_21_fu_3748_p2 SOURCE top.cpp:77 VARIABLE xor_ln77_21 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln77_14_fu_3754_p2 SOURCE top.cpp:77 VARIABLE and_ln77_14 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln77_22_fu_3760_p2 SOURCE top.cpp:77 VARIABLE xor_ln77_22 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln77_15_fu_3766_p2 SOURCE top.cpp:77 VARIABLE and_ln77_15 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln77_23_fu_3772_p2 SOURCE top.cpp:77 VARIABLE xor_ln77_23 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln69_fu_1694_p2 SOURCE top.cpp:69 VARIABLE add_ln69 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} top_kernel_Pipeline_VITIS_LOOP_83_6 {BINDINFO {{BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_6_24_1_1_U112 SOURCE top.cpp:88 VARIABLE tmp LOOP VITIS_LOOP_83_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln88_fu_1494_p2 SOURCE top.cpp:88 VARIABLE sub_ln88 LOOP VITIS_LOOP_83_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln88_1_fu_1514_p2 SOURCE top.cpp:88 VARIABLE sub_ln88_1 LOOP VITIS_LOOP_83_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_64_fu_1534_p3 SOURCE top.cpp:88 VARIABLE scale_64 LOOP VITIS_LOOP_83_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_6_24_1_1_U113 SOURCE top.cpp:88 VARIABLE tmp_4 LOOP VITIS_LOOP_83_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln88_2_fu_1602_p2 SOURCE top.cpp:88 VARIABLE sub_ln88_2 LOOP VITIS_LOOP_83_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln88_3_fu_1622_p2 SOURCE top.cpp:88 VARIABLE sub_ln88_3 LOOP VITIS_LOOP_83_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_65_fu_1642_p3 SOURCE top.cpp:88 VARIABLE scale_65 LOOP VITIS_LOOP_83_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_6_24_1_1_U114 SOURCE top.cpp:88 VARIABLE tmp_8 LOOP VITIS_LOOP_83_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln88_4_fu_1710_p2 SOURCE top.cpp:88 VARIABLE sub_ln88_4 LOOP VITIS_LOOP_83_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln88_5_fu_1730_p2 SOURCE top.cpp:88 VARIABLE sub_ln88_5 LOOP VITIS_LOOP_83_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_66_fu_1750_p3 SOURCE top.cpp:88 VARIABLE scale_66 LOOP VITIS_LOOP_83_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_6_24_1_1_U115 SOURCE top.cpp:88 VARIABLE tmp_s LOOP VITIS_LOOP_83_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln88_6_fu_1818_p2 SOURCE top.cpp:88 VARIABLE sub_ln88_6 LOOP VITIS_LOOP_83_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln88_7_fu_1838_p2 SOURCE top.cpp:88 VARIABLE sub_ln88_7 LOOP VITIS_LOOP_83_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_67_fu_1858_p3 SOURCE top.cpp:88 VARIABLE scale_67 LOOP VITIS_LOOP_83_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_6_24_1_1_U116 SOURCE top.cpp:88 VARIABLE tmp_11 LOOP VITIS_LOOP_83_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln88_8_fu_1926_p2 SOURCE top.cpp:88 VARIABLE sub_ln88_8 LOOP VITIS_LOOP_83_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln88_9_fu_1946_p2 SOURCE top.cpp:88 VARIABLE sub_ln88_9 LOOP VITIS_LOOP_83_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_68_fu_1966_p3 SOURCE top.cpp:88 VARIABLE scale_68 LOOP VITIS_LOOP_83_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_6_24_1_1_U117 SOURCE top.cpp:88 VARIABLE tmp_14 LOOP VITIS_LOOP_83_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln88_10_fu_2034_p2 SOURCE top.cpp:88 VARIABLE sub_ln88_10 LOOP VITIS_LOOP_83_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln88_11_fu_2054_p2 SOURCE top.cpp:88 VARIABLE sub_ln88_11 LOOP VITIS_LOOP_83_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_69_fu_2074_p3 SOURCE top.cpp:88 VARIABLE scale_69 LOOP VITIS_LOOP_83_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_6_24_1_1_U118 SOURCE top.cpp:88 VARIABLE tmp_17 LOOP VITIS_LOOP_83_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln88_12_fu_2142_p2 SOURCE top.cpp:88 VARIABLE sub_ln88_12 LOOP VITIS_LOOP_83_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln88_13_fu_2162_p2 SOURCE top.cpp:88 VARIABLE sub_ln88_13 LOOP VITIS_LOOP_83_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_70_fu_2182_p3 SOURCE top.cpp:88 VARIABLE scale_70 LOOP VITIS_LOOP_83_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_6_24_1_1_U119 SOURCE top.cpp:88 VARIABLE tmp_20 LOOP VITIS_LOOP_83_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln88_14_fu_2250_p2 SOURCE top.cpp:88 VARIABLE sub_ln88_14 LOOP VITIS_LOOP_83_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln88_15_fu_2270_p2 SOURCE top.cpp:88 VARIABLE sub_ln88_15 LOOP VITIS_LOOP_83_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_71_fu_2290_p3 SOURCE top.cpp:88 VARIABLE scale_71 LOOP VITIS_LOOP_83_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln83_fu_2640_p2 SOURCE top.cpp:83 VARIABLE add_ln83 LOOP VITIS_LOOP_83_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln93_fu_936_p2 SOURCE top.cpp:93 VARIABLE icmp_ln93 LOOP VITIS_LOOP_93_8_VITIS_LOOP_94_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_1_fu_942_p2 SOURCE top.cpp:93 VARIABLE add_ln93_1 LOOP VITIS_LOOP_93_8_VITIS_LOOP_94_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_fu_958_p2 SOURCE top.cpp:93 VARIABLE add_ln93 LOOP VITIS_LOOP_93_8_VITIS_LOOP_94_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln94_fu_972_p3 SOURCE top.cpp:94 VARIABLE select_ln94 LOOP VITIS_LOOP_93_8_VITIS_LOOP_94_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln93_fu_984_p3 SOURCE top.cpp:93 VARIABLE select_ln93 LOOP VITIS_LOOP_93_8_VITIS_LOOP_94_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_24_1_1_U251 SOURCE top.cpp:99 VARIABLE tmp_1 LOOP VITIS_LOOP_93_8_VITIS_LOOP_94_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_65_6_24_1_1_U249 SOURCE top.cpp:99 VARIABLE tmp_2 LOOP VITIS_LOOP_93_8_VITIS_LOOP_94_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_24s_48_1_1_U248 SOURCE top.cpp:99 VARIABLE mul_ln99 LOOP VITIS_LOOP_93_8_VITIS_LOOP_94_9 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_fu_1367_p2 SOURCE top.cpp:99 VARIABLE add_ln99 LOOP VITIS_LOOP_93_8_VITIS_LOOP_94_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln99_fu_1381_p2 SOURCE top.cpp:99 VARIABLE xor_ln99 LOOP VITIS_LOOP_93_8_VITIS_LOOP_94_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln99_fu_1387_p2 SOURCE top.cpp:99 VARIABLE and_ln99 LOOP VITIS_LOOP_93_8_VITIS_LOOP_94_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME grp_fu_888_p2 SOURCE top.cpp:99 VARIABLE icmp_ln99 LOOP VITIS_LOOP_93_8_VITIS_LOOP_94_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME grp_fu_902_p2 SOURCE top.cpp:99 VARIABLE icmp_ln99_1 LOOP VITIS_LOOP_93_8_VITIS_LOOP_94_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME grp_fu_908_p2 SOURCE top.cpp:99 VARIABLE icmp_ln99_2 LOOP VITIS_LOOP_93_8_VITIS_LOOP_94_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln99_fu_1401_p3 SOURCE top.cpp:99 VARIABLE select_ln99 LOOP VITIS_LOOP_93_8_VITIS_LOOP_94_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln99_1_fu_1409_p2 SOURCE top.cpp:99 VARIABLE xor_ln99_1 LOOP VITIS_LOOP_93_8_VITIS_LOOP_94_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln99_1_fu_1415_p2 SOURCE top.cpp:99 VARIABLE and_ln99_1 LOOP VITIS_LOOP_93_8_VITIS_LOOP_94_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln99_1_fu_1421_p3 SOURCE top.cpp:99 VARIABLE select_ln99_1 LOOP VITIS_LOOP_93_8_VITIS_LOOP_94_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln99_2_fu_1482_p2 SOURCE top.cpp:99 VARIABLE and_ln99_2 LOOP VITIS_LOOP_93_8_VITIS_LOOP_94_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln99_2_fu_1429_p2 SOURCE top.cpp:99 VARIABLE xor_ln99_2 LOOP VITIS_LOOP_93_8_VITIS_LOOP_94_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln99_fu_1435_p2 SOURCE top.cpp:99 VARIABLE or_ln99 LOOP VITIS_LOOP_93_8_VITIS_LOOP_94_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln99_3_fu_1441_p2 SOURCE top.cpp:99 VARIABLE xor_ln99_3 LOOP VITIS_LOOP_93_8_VITIS_LOOP_94_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln99_3_fu_1447_p2 SOURCE top.cpp:99 VARIABLE and_ln99_3 LOOP VITIS_LOOP_93_8_VITIS_LOOP_94_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln99_4_fu_1453_p2 SOURCE top.cpp:99 VARIABLE and_ln99_4 LOOP VITIS_LOOP_93_8_VITIS_LOOP_94_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln99_4_fu_1486_p2 SOURCE top.cpp:99 VARIABLE or_ln99_4 LOOP VITIS_LOOP_93_8_VITIS_LOOP_94_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln99_4_fu_1491_p2 SOURCE top.cpp:99 VARIABLE xor_ln99_4 LOOP VITIS_LOOP_93_8_VITIS_LOOP_94_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln99_5_fu_1497_p2 SOURCE top.cpp:99 VARIABLE and_ln99_5 LOOP VITIS_LOOP_93_8_VITIS_LOOP_94_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln99_2_fu_1502_p3 SOURCE top.cpp:99 VARIABLE select_ln99_2 LOOP VITIS_LOOP_93_8_VITIS_LOOP_94_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln99_1_fu_1509_p2 SOURCE top.cpp:99 VARIABLE or_ln99_1 LOOP VITIS_LOOP_93_8_VITIS_LOOP_94_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln99_3_fu_1514_p3 SOURCE top.cpp:99 VARIABLE select_ln99_3 LOOP VITIS_LOOP_93_8_VITIS_LOOP_94_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_24_1_1_U252 SOURCE top.cpp:99 VARIABLE tmp_10 LOOP VITIS_LOOP_93_8_VITIS_LOOP_94_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_65_6_24_1_1_U250 SOURCE top.cpp:99 VARIABLE tmp_11 LOOP VITIS_LOOP_93_8_VITIS_LOOP_94_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_24s_48_1_1_U248 SOURCE top.cpp:99 VARIABLE mul_ln99_1 LOOP VITIS_LOOP_93_8_VITIS_LOOP_94_9 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_1_fu_1541_p2 SOURCE top.cpp:99 VARIABLE add_ln99_1 LOOP VITIS_LOOP_93_8_VITIS_LOOP_94_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln99_5_fu_1555_p2 SOURCE top.cpp:99 VARIABLE xor_ln99_5 LOOP VITIS_LOOP_93_8_VITIS_LOOP_94_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln99_6_fu_1561_p2 SOURCE top.cpp:99 VARIABLE and_ln99_6 LOOP VITIS_LOOP_93_8_VITIS_LOOP_94_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME grp_fu_888_p2 SOURCE top.cpp:99 VARIABLE icmp_ln99_3 LOOP VITIS_LOOP_93_8_VITIS_LOOP_94_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME grp_fu_902_p2 SOURCE top.cpp:99 VARIABLE icmp_ln99_4 LOOP VITIS_LOOP_93_8_VITIS_LOOP_94_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME grp_fu_908_p2 SOURCE top.cpp:99 VARIABLE icmp_ln99_5 LOOP VITIS_LOOP_93_8_VITIS_LOOP_94_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln99_4_fu_1575_p3 SOURCE top.cpp:99 VARIABLE select_ln99_4 LOOP VITIS_LOOP_93_8_VITIS_LOOP_94_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln99_6_fu_1583_p2 SOURCE top.cpp:99 VARIABLE xor_ln99_6 LOOP VITIS_LOOP_93_8_VITIS_LOOP_94_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln99_7_fu_1589_p2 SOURCE top.cpp:99 VARIABLE and_ln99_7 LOOP VITIS_LOOP_93_8_VITIS_LOOP_94_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln99_5_fu_1595_p3 SOURCE top.cpp:99 VARIABLE select_ln99_5 LOOP VITIS_LOOP_93_8_VITIS_LOOP_94_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln99_8_fu_1603_p2 SOURCE top.cpp:99 VARIABLE and_ln99_8 LOOP VITIS_LOOP_93_8_VITIS_LOOP_94_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln99_7_fu_1609_p2 SOURCE top.cpp:99 VARIABLE xor_ln99_7 LOOP VITIS_LOOP_93_8_VITIS_LOOP_94_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln99_2_fu_1615_p2 SOURCE top.cpp:99 VARIABLE or_ln99_2 LOOP VITIS_LOOP_93_8_VITIS_LOOP_94_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln99_8_fu_1621_p2 SOURCE top.cpp:99 VARIABLE xor_ln99_8 LOOP VITIS_LOOP_93_8_VITIS_LOOP_94_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln99_9_fu_1627_p2 SOURCE top.cpp:99 VARIABLE and_ln99_9 LOOP VITIS_LOOP_93_8_VITIS_LOOP_94_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln99_10_fu_1633_p2 SOURCE top.cpp:99 VARIABLE and_ln99_10 LOOP VITIS_LOOP_93_8_VITIS_LOOP_94_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln99_5_fu_1639_p2 SOURCE top.cpp:99 VARIABLE or_ln99_5 LOOP VITIS_LOOP_93_8_VITIS_LOOP_94_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln99_9_fu_1645_p2 SOURCE top.cpp:99 VARIABLE xor_ln99_9 LOOP VITIS_LOOP_93_8_VITIS_LOOP_94_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln99_11_fu_1651_p2 SOURCE top.cpp:99 VARIABLE and_ln99_11 LOOP VITIS_LOOP_93_8_VITIS_LOOP_94_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln99_6_fu_1657_p3 SOURCE top.cpp:99 VARIABLE select_ln99_6 LOOP VITIS_LOOP_93_8_VITIS_LOOP_94_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln99_3_fu_1665_p2 SOURCE top.cpp:99 VARIABLE or_ln99_3 LOOP VITIS_LOOP_93_8_VITIS_LOOP_94_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln99_7_fu_1671_p3 SOURCE top.cpp:99 VARIABLE select_ln99_7 LOOP VITIS_LOOP_93_8_VITIS_LOOP_94_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln94_fu_1302_p2 SOURCE top.cpp:94 VARIABLE add_ln94 LOOP VITIS_LOOP_93_8_VITIS_LOOP_94_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 2 BRAM 0 URAM 0}} top_kernel {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME row_buf_U SOURCE top.cpp:38 VARIABLE row_buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 8 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME row_buf_1_U SOURCE top.cpp:38 VARIABLE row_buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 8 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME row_buf_2_U SOURCE top.cpp:38 VARIABLE row_buf_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 8 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME row_buf_3_U SOURCE top.cpp:38 VARIABLE row_buf_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 8 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME row_buf_4_U SOURCE top.cpp:38 VARIABLE row_buf_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 8 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME row_buf_5_U SOURCE top.cpp:38 VARIABLE row_buf_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 8 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME row_buf_6_U SOURCE top.cpp:38 VARIABLE row_buf_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 8 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME row_buf_7_U SOURCE top.cpp:38 VARIABLE row_buf_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 8 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln57_fu_1386_p2 SOURCE top.cpp:57 VARIABLE icmp_ln57 LOOP VITIS_LOOP_57_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_fu_1392_p2 SOURCE top.cpp:57 VARIABLE add_ln57 LOOP VITIS_LOOP_57_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_fu_1679_p2 SOURCE top.cpp:67 VARIABLE add_ln67 LOOP VITIS_LOOP_57_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln67_fu_1705_p2 SOURCE top.cpp:67 VARIABLE xor_ln67 LOOP VITIS_LOOP_57_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln67_fu_1711_p2 SOURCE top.cpp:67 VARIABLE and_ln67 LOOP VITIS_LOOP_57_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln67_1_fu_1717_p2 SOURCE top.cpp:67 VARIABLE xor_ln67_1 LOOP VITIS_LOOP_57_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln67_fu_1723_p3 SOURCE top.cpp:67 VARIABLE select_ln67 LOOP VITIS_LOOP_57_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME denom_1_fu_1731_p3 SOURCE top.cpp:67 VARIABLE denom_1 LOOP VITIS_LOOP_57_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true}} AREA {DSP 2 BRAM 26 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.87 seconds. CPU system time: 0.17 seconds. Elapsed time: 1.27 seconds; current allocated memory: 0.000 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for top_kernel.
Execute         syn_report -model top_kernel -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command       autosyn done; 9.22 sec.
Command     csynth_design done; 39.11 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:39; Allocated memory: 0.000 MB.
Execute     cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute       ::AP::init_summary_file cosim 
Execute         AP::app_get_file_relativeroot [AP::app_get_root] {}
Command       AP::init_summary_file done; 7.61 sec.
Execute       write_ini /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg -apsfile /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/hls.aps -filepaths relative 
Execute         send_msg_by_id INFO @200-1915@%s /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.16 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/cosimDB.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -Wno-unknown-pragmas -Wno-unknown-pragmas -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ -I /tools/software/xilinx/2025.1.1/Vitis/include -I include /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/host.cpp -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/host.cpp_pre.cpp -std=gnu++14 -D__DSP48E2__ --gcc-toolchain=/tools/software/xilinx/2025.1.1/Vitis/tps/lnx64/gcc-8.3.0 > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/host.cpp.clang.autosim-tb.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/host.cpp.clang.autosim-tb.err.log
INFO-FLOW: TB processing: /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/host.cpp /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/host.cpp_pre.cpp
Execute       clang_tidy xilinx-tb-process -desc tb-process /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/host.cpp_pre.cpp.tb.cpp std=gnu++14 
INFO-FLOW: exec /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/host.cpp_pre.cpp.tb.cpp -- -std=gnu++14 -fhls -ferror-limit=0
Command       clang_tidy done; 3.08 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ -I /tools/software/xilinx/2025.1.1/Vitis/include -I include /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/top.cpp -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/top.cpp_pre.cpp -std=gnu++14 -D__DSP48E2__ --gcc-toolchain=/tools/software/xilinx/2025.1.1/Vitis/tps/lnx64/gcc-8.3.0 > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.cpp.clang.autosim-tb.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.cpp.clang.autosim-tb.err.log
INFO-FLOW: TB processing: /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/top.cpp /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/top.cpp_pre.cpp
Execute       clang_tidy xilinx-tb-process -desc tb-process /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/top.cpp_pre.cpp.tb.cpp std=gnu++14 
INFO-FLOW: exec /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/top.cpp_pre.cpp.tb.cpp -- -std=gnu++14 -fhls -ferror-limit=0
Command       clang_tidy done; 3.1 sec.
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/tb.status.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command       ap_source done; 0.28 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.DependenceCheck.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute       source .run_sim.tcl 
Execute         source check_sim.tcl 
Execute         source dataflow_monitor_API.tcl 
Execute         source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command       ap_source done; 66.42 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command     cosim_design done; 101.75 sec.
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:01:41; Allocated memory: 0.000 MB.
Execute     export_design -format ip_catalog -flow impl 
INFO: [HLS 200-1510] Running: export_design -format ip_catalog -flow impl 
Execute       config_export -flow=impl -format=ip_catalog 
Execute       write_ini /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg -apsfile /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/hls.aps -filepaths relative 
Execute         send_msg_by_id INFO @200-1915@%s /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg
Execute       ::AP::init_summary_file vivado-impl 
Execute         AP::app_get_file_relativeroot [AP::app_get_root] {}
Command       AP::init_summary_file done; 7.58 sec.
INFO-FLOW: DBG:PUTS: export_design_wrap: -flow impl -format ip_catalog -rtl verilog
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.16 sec.
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=top_kernel xml_exists=0
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/cosimDB.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to top_kernel
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=19 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_sdiv_38ns_24s_38_42_1
top_kernel_sparsemux_17_6_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_mul_24s_24s_48_1_1
top_kernel_sparsemux_65_6_24_1_1
top_kernel_sparsemux_9_3_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_RAM_T2P_BRAM_1R1W
top_kernel_row_buf_RAM_AUTO_1R1W
top_kernel_A_m_axi
top_kernel_C_m_axi
top_kernel_control_s_axi
top_kernel_Pipeline_VITIS_LOOP_60_3
top_kernel_Pipeline_VITIS_LOOP_69_4
top_kernel_Pipeline_VITIS_LOOP_83_6
top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9
top_kernel
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top-io-be.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_60_3.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_69_4.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_83_6.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.constraint.tcl 
Execute       sc_get_clocks top_kernel 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.constraint.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs pwd=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:   auto_impl: eval: -flow impl -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-flow impl -rtl verilog'
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO-FLOW: DBG:PUTS: automg_wrap -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -rtl vlog -tool Vivado -impltomg_flag
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.15 sec.
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.constraint.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs pwd=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/autopilot.rtl.models.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:PUTS: debug_in_auto_impl: vlog exec /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/impl/verilog/impl.sh
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report topinfo_dict='RtlTopPrefix {} RtlSubPrefix top_kernel_ TopModuleNoPrefix top_kernel TopModuleWithPrefix top_kernel' export_design_flow='impl' impl_dir='/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/impl' lang='verilog' out_dir=''
INFO-FLOW: DBG:PUTS:     auto_impl_report: impl processing xml
Execute       ap_part_info -quiet -data family -name xczu3eg-sbva484-1-e 
INFO-FLOW: DBG:PUTS:     writing export xml file: /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/impl/report/verilog/export_impl.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode0x7f176a217668' export_design_flow='impl' export_rpt='/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/impl/report/verilog/export_impl.rpt' rpt_txt_var=''
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_impl.rpt
INFO-FLOW: DBG:PUTS:     auto_impl_report: syn processing xml
Execute       ap_part_info -quiet -data family -name xczu3eg-sbva484-1-e 
INFO-FLOW: DBG:PUTS:     writing export xml file: /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/impl/report/verilog/export_syn.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode0x7f176a24fe18' export_design_flow='syn' export_rpt='/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/impl/report/verilog/export_syn.rpt' rpt_txt_var=''
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_syn.rpt
Execute       send_msg_by_id INFO @200-802@%s project_1/hls/impl/export.zip 
INFO: [HLS 200-802] Generated output file project_1/hls/impl/export.zip
Command     export_design done; 1033.01 sec.
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:17:13; Allocated memory: 0.000 MB.
Execute     cleanup_all 
Command     cleanup_all done; 0.12 sec.
Execute         source -notrace -encoding utf-8 /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute           source -encoding utf-8 /tools/software/xilinx/2025.1.1/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
INFO-FLOW: Workspace /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls opened at Sat Jan 31 23:54:48 EST 2026
Execute         ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute         set_part xczu3eg-sbva484-1-e 
Execute           create_platform xczu3eg-sbva484-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx//2025.1.1/Vitis/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx//2025.1.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
Command           create_platform done; 4.08 sec.
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command           ap_source done; 0.14 sec.
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute           config_compile -quiet -complex-mul-dsp=0 
Command         set_part done; 4.27 sec.
Execute         send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute         send_msg_by_id INFO @200-1464@%s config_unroll -tripcount_threshold=0 
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=0
Execute         config_unroll -tripcount_threshold=0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
Execute         send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=0 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
Execute         config_compile -pipeline_loops=0 
Execute         send_msg_by_id INFO @200-1464@%s config_export -flow=impl 
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
Execute         config_export -flow=impl 
Execute         send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute         config_export -format=ip_catalog 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle.tcl 
Execute           source /tools/software/xilinx/2025.1.1/tps/tcl/tcllib2.0/yaml/huddle_types.tcl 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcllib2.0/yaml/json2huddle.tcl 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcllib2.0/try/try.tcl 
Execute         send_msg_by_id INFO @200-2174@%s%s component /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg 
INFO: [HLS 200-2174] Applying component config ini file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg
Execute         apply_ini /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg 
Execute           send_msg_by_id INFO @200-1465@%s 'param.hls.enable_hidden_option_error=false' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying config ini 'param.hls.enable_hidden_option_error=false' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(4)
Execute           send_msg_by_id INFO @200-1465@%s 'syn.file=../top.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=../top.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(7)
Execute           add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
Execute           send_msg_by_id INFO @200-1465@%s 'tb.file=../host.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=../host.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(9)
Execute           add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
Execute           send_msg_by_id INFO @200-1465@%s 'syn.top=top_kernel' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying config ini 'syn.top=top_kernel' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(8)
Execute           set_top top_kernel 
Execute           send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(6) 
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(6)
Execute           send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute           send_msg_by_id INFO @200-1464@%s config_unroll -tripcount_threshold=0 
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=0
Execute           config_unroll -tripcount_threshold=0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
Execute           send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=0 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
Execute           config_compile -pipeline_loops=0 
Execute           send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute           config_compile -complex-mul-dsp=0 
Execute           send_msg_by_id INFO @200-1464@%s config_export -flow=impl 
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
Execute           config_export -flow=impl 
Execute           send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute           config_export -format=ip_catalog 
Execute           send_msg_by_id INFO @200-1465@%s 'part=xczu3eg-sbva484-1-e' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying config ini 'part=xczu3eg-sbva484-1-e' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(1)
Execute           set_part xczu3eg-sbva484-1-e 
Execute             create_platform xczu3eg-sbva484-1-e -board  
Command             create_platform done; 0.2 sec.
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command             ap_source done; 0.12 sec.
Execute             ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute             config_compile -quiet -complex-mul-dsp=0 
Command           set_part done; 0.37 sec.
Execute           send_msg_by_id INFO @200-1465@%s 'clock=10ns' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying config ini 'clock=10ns' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(5)
Execute           create_clock -period 10ns 
Execute           send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(10)
Execute           config_export -format=ip_catalog 
Execute           send_msg_by_id INFO @200-1465@%s 'syn.compile.pipeline_loops=0' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying config ini 'syn.compile.pipeline_loops=0' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(11)
Execute           config_compile -pipeline_loops=0 
Execute           send_msg_by_id INFO @200-1465@%s 'syn.unroll.tripcount_threshold=0' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying config ini 'syn.unroll.tripcount_threshold=0' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(12)
Execute           config_unroll -tripcount_threshold=0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
Execute           send_msg_by_id INFO @200-1465@%s 'vivado.flow=impl' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying config ini 'vivado.flow=impl' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(13)
Execute           config_export -flow=impl 
Command         apply_ini done; 0.59 sec.
Execute         write_component -config /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg 
Execute           send_msg_by_id INFO @200-2176@%s /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/vitis-comp.json 
INFO: [HLS 200-2176] Writing Vitis IDE component file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/vitis-comp.json
Execute         write_ini /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg -apsfile /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/hls.aps -filepaths relative 
Execute           send_msg_by_id INFO @200-1915@%s /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg
Command       open_solution done; 4.98 sec.
Command     open_component done; 4.98 sec.
Execute     set_top top_kernel 
INFO: [HLS 200-1510] Running: set_top top_kernel 
Execute     add_files top.cpp 
INFO: [HLS 200-1510] Running: add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
Execute     add_files -tb host.cpp 
INFO: [HLS 200-1510] Running: add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
Execute     config_unroll -tripcount_threshold 0 
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
Execute     config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
Execute     set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
Execute       create_platform xczu3eg-sbva484-1-e -board  
Command       create_platform done; 0.2 sec.
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.37 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       ::AP::init_summary_file csynth 
Execute         AP::app_get_file_relativeroot [AP::app_get_root] {}
Command       AP::init_summary_file done; 7.57 sec.
Execute       write_ini /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg -apsfile /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/hls.aps -filepaths relative 
Execute         send_msg_by_id INFO @200-1915@%s /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Command       ap_part_info done; 0.13 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector top.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.cpp.xilinx-performance-pragma-detector.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.cpp.xilinx-performance-pragma-detector.err.log
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.44 seconds. CPU system time: 0.18 seconds. Elapsed time: 8.24 seconds; current allocated memory: 0.000 MB.
Execute         set_directive_top top_kernel -name=top_kernel 
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling top.cpp as C++
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang top.cpp -foptimization-record-file=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/tools/software/xilinx/2025.1.1/Vitis/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx//2025.1.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sbva484-1-e > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.cpp.clang.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx//2025.1.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sbva484-1-e > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/clang.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp  -target fpga  -directive=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/.systemc_flag -fix-errors /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.75 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp  -target fpga  -directive=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/all.directive.json -fix-errors /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.14 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcllib2.0/yaml/yaml.tcl 
Command         clang_tidy done; 1.46 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.bc -hls-platform-db-name=/tools/software/xilinx//2025.1.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sbva484-1-e > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.clang.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.19 seconds. CPU system time: 1.06 seconds. Elapsed time: 6.37 seconds; current allocated memory: 0.000 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.0.bc -args  "/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.g.bc"  
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.g.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.0.bc > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Execute         run_link_or_opt -opt -out /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc -args /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc -args /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libhlsmc++_39.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command         run_link_or_opt done; 2.2 sec.
Execute         run_link_or_opt -opt -out /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc -args /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top_kernel -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top_kernel -reflow-float-conversion -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 1.05 sec.
Execute         run_link_or_opt -out /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc -args /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libfloatconversion_39.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Execute         run_link_or_opt -opt -out /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc -args /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top_kernel 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=top_kernel -mllvm -hls-db-dir -mllvm /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -reflow-unroll-size-threshold=10000 -mllvm -reflow-unroll-cost-threshold=1000000 -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=0 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-force-aggressive-unroll=0 -mllvm -reflow-aggressive-unroll-adjust-factor=1.000000 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -reflow-enable-critical-path-for-performance=1 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -reflow-dump-extra-complexity-metric=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=2.7 -x ir /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/software/xilinx//2025.1.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sbva484-1-e 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 8,257 Compile/Link (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 8,257 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,735 Unroll/Inline (step 1) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 2,735 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,504 Unroll/Inline (step 2) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,504 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,128 Unroll/Inline (step 3) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,128 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,101 Unroll/Inline (step 4) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,101 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,831 Array/Struct (step 1) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 2,831 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,133 Array/Struct (step 2) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 2,133 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,145 Array/Struct (step 3) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 2,145 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,157 Array/Struct (step 4) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 2,157 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,480 Array/Struct (step 5) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 2,480 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,215 Performance (step 1) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 2,215 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,144 Performance (step 2) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 2,144 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,144 Performance (step 3) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 2,144 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,144 Performance (step 4) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 2,144 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,148 HW Transforms (step 1) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 2,148 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,150 HW Transforms (step 2) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 2,150 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_95_8' is marked as complete unroll implied by the pipeline pragma (top.cpp:95:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_83_6' is marked as complete unroll implied by the pipeline pragma (top.cpp:83:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_39_2' is marked as complete unroll implied by the pipeline pragma (top.cpp:39:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_95_8' (top.cpp:95:19) in function 'top_kernel' completely with a factor of 8 (top.cpp:14:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_6' (top.cpp:83:19) in function 'top_kernel' completely with a factor of 8 (top.cpp:14:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_39_2' (top.cpp:39:19) in function 'top_kernel' completely with a factor of 8 (top.cpp:14:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3tmp': Cyclic partitioning with factor 8 on dimension 2. (top.cpp:22:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A': Cyclic partitioning with factor 8 on dimension 2. (top.cpp:21:0)
INFO: [HLS 214-248] Applying array_partition to 'col_sum': Complete partitioning on dimension 1. (top.cpp:32:9)
INFO: [HLS 214-248] Applying array_partition to 'scale': Complete partitioning on dimension 1. (top.cpp:33:12)
INFO: [HLS 214-241] Aggregating maxi variable 'C_DRAM' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'A_DRAM' with compact=none mode in 32-bits
INFO: [HLS 214-115] Multiple burst reads of length 16384 and bit width 32 in loop 'VITIS_LOOP_46_3'(top.cpp:46:22) has been inferred on bundle 'A'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:46:22)
INFO: [HLS 214-115] Multiple burst writes of length 16384 and bit width 32 in loop 'VITIS_LOOP_103_9'(top.cpp:103:23) has been inferred on bundle 'C'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:103:23)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.42 seconds. CPU system time: 1 seconds. Elapsed time: 8.95 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 0.000 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top top_kernel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.0.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.25 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.1.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.18 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.2.prechk.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 0.000 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.1.bc to /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -extract-subproc -global-constprop -deadargelim -globaldce -legalize-global -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -canonicalize-dataflow -directive-preproc -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.1.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.1.tmp.bc -f 
Command           transform done; 0.89 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.1.tmp.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:75:9) to (top.cpp:88:24) in function 'top_kernel'... converting 3 basic blocks.
Command           transform done; 0.47 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.31 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.37 seconds; current allocated memory: 0.000 MB.
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -gvn -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -drop-inferred-ii -dump-complexity-metric /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.2.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_46_3'(top.cpp:46:22) and 'VITIS_LOOP_48_4'(top.cpp:48:26) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_103_9'(top.cpp:103:23) and 'VITIS_LOOP_104_10'(top.cpp:104:28) in function 'top_kernel' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_46_3' (top.cpp:46:22) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_103_9' (top.cpp:103:23) in function 'top_kernel'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.63' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.62' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.61' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.60' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.59' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.58' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.57' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.56' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.55' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.54' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.53' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.52' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.51' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.50' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.49' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.48' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.47' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.46' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.45' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.44' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.43' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.42' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.41' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.40' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.39' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.38' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.37' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.36' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.35' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.34' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.33' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.32' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.31' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.30' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.29' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.28' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.27' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.26' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.25' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.24' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.23' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.22' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.21' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.20' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.19' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.18' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.17' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.16' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.15' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.14' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.13' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.12' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.11' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.10' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.9' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.8' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.7' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.6' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.5' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.4' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.3' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.2' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.1' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.63' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.62' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.61' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.60' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.59' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.58' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.57' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.56' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.55' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.54' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.53' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.52' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.51' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.50' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.49' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.48' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.47' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.46' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.45' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.44' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.43' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.42' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.41' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.40' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.39' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.38' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.37' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.36' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.35' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.34' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.33' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.32' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.31' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.30' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.29' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.28' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.27' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.26' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.25' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.24' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.23' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.22' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.21' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.20' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.19' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.18' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.17' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.16' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.15' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.14' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.13' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.12' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.11' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.10' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.9' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.8' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.7' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.6' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.5' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.4' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.3' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.2' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.1' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum' (top.cpp:32).
Execute             auto_get_db
Command           transform done; 1.11 sec.
INFO-FLOW: Building ssdm...
Execute           transform -hls -cdfg-build /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.3.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command           transform done; 0.17 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.28 seconds; current allocated memory: 0.000 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 3.1 sec.
Command       elaborate done; 18.45 sec.
Execute       ap_eval exec zip -j /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'top_kernel' ...
Execute         ap_set_top_model top_kernel 
Execute         get_model_list top_kernel -filter all-wo-channel -topdown 
Execute         preproc_iomode -model top_kernel 
Execute         preproc_iomode -model top_kernel_Pipeline_VITIS_LOOP_103_9_VITIS_LOOP_104_10 
Execute         preproc_iomode -model top_kernel_Pipeline_VITIS_LOOP_93_7 
Execute         preproc_iomode -model top_kernel_Pipeline_VITIS_LOOP_74_5 
Execute         preproc_iomode -model top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4 
Execute         preproc_iomode -model top_kernel_Pipeline_VITIS_LOOP_37_1 
Execute         get_model_list top_kernel -filter all-wo-channel 
INFO-FLOW: Model list for configure: top_kernel_Pipeline_VITIS_LOOP_37_1 top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4 top_kernel_Pipeline_VITIS_LOOP_74_5 top_kernel_Pipeline_VITIS_LOOP_93_7 top_kernel_Pipeline_VITIS_LOOP_103_9_VITIS_LOOP_104_10 top_kernel
INFO-FLOW: Configuring Module : top_kernel_Pipeline_VITIS_LOOP_37_1 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_37_1 
Execute         apply_spec_resource_limit top_kernel_Pipeline_VITIS_LOOP_37_1 
INFO-FLOW: Configuring Module : top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4 
Execute         apply_spec_resource_limit top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4 
INFO-FLOW: Configuring Module : top_kernel_Pipeline_VITIS_LOOP_74_5 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_74_5 
Execute         apply_spec_resource_limit top_kernel_Pipeline_VITIS_LOOP_74_5 
INFO-FLOW: Configuring Module : top_kernel_Pipeline_VITIS_LOOP_93_7 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_93_7 
Execute         apply_spec_resource_limit top_kernel_Pipeline_VITIS_LOOP_93_7 
INFO-FLOW: Configuring Module : top_kernel_Pipeline_VITIS_LOOP_103_9_VITIS_LOOP_104_10 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_103_9_VITIS_LOOP_104_10 
Execute         apply_spec_resource_limit top_kernel_Pipeline_VITIS_LOOP_103_9_VITIS_LOOP_104_10 
INFO-FLOW: Configuring Module : top_kernel ...
Execute         set_default_model top_kernel 
Execute         apply_spec_resource_limit top_kernel 
INFO-FLOW: Model list for preprocess: top_kernel_Pipeline_VITIS_LOOP_37_1 top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4 top_kernel_Pipeline_VITIS_LOOP_74_5 top_kernel_Pipeline_VITIS_LOOP_93_7 top_kernel_Pipeline_VITIS_LOOP_103_9_VITIS_LOOP_104_10 top_kernel
INFO-FLOW: Preprocessing Module: top_kernel_Pipeline_VITIS_LOOP_37_1 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_37_1 
Execute         cdfg_preprocess -model top_kernel_Pipeline_VITIS_LOOP_37_1 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_37_1 
INFO-FLOW: Preprocessing Module: top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4 
Execute         cdfg_preprocess -model top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4 
INFO-FLOW: Preprocessing Module: top_kernel_Pipeline_VITIS_LOOP_74_5 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_74_5 
Execute         cdfg_preprocess -model top_kernel_Pipeline_VITIS_LOOP_74_5 
Command         cdfg_preprocess done; 0.23 sec.
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_74_5 
INFO-FLOW: Preprocessing Module: top_kernel_Pipeline_VITIS_LOOP_93_7 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_93_7 
Execute         cdfg_preprocess -model top_kernel_Pipeline_VITIS_LOOP_93_7 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_93_7 
INFO-FLOW: Preprocessing Module: top_kernel_Pipeline_VITIS_LOOP_103_9_VITIS_LOOP_104_10 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_103_9_VITIS_LOOP_104_10 
Execute         cdfg_preprocess -model top_kernel_Pipeline_VITIS_LOOP_103_9_VITIS_LOOP_104_10 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_103_9_VITIS_LOOP_104_10 
INFO-FLOW: Preprocessing Module: top_kernel ...
Execute         set_default_model top_kernel 
Execute         cdfg_preprocess -model top_kernel 
Execute         rtl_gen_preprocess top_kernel 
INFO-FLOW: Model list for synthesis: top_kernel_Pipeline_VITIS_LOOP_37_1 top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4 top_kernel_Pipeline_VITIS_LOOP_74_5 top_kernel_Pipeline_VITIS_LOOP_93_7 top_kernel_Pipeline_VITIS_LOOP_103_9_VITIS_LOOP_104_10 top_kernel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_37_1 
Execute         schedule -model top_kernel_Pipeline_VITIS_LOOP_37_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_37_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.42 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_37_1.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_37_1.sched.adb -f 
INFO-FLOW: Finish scheduling top_kernel_Pipeline_VITIS_LOOP_37_1.
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_37_1 
Execute         bind -model top_kernel_Pipeline_VITIS_LOOP_37_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.12 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_37_1.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_37_1.bind.adb -f 
INFO-FLOW: Finish binding top_kernel_Pipeline_VITIS_LOOP_37_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4 
Execute         schedule -model top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_3_VITIS_LOOP_48_4'.
WARNING: [HLS 200-880] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4' (loop 'VITIS_LOOP_46_3_VITIS_LOOP_48_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('A_addr_read_3', top.cpp:50) on port 'A' (top.cpp:50) and bus read operation ('A_addr_read', top.cpp:50) on port 'A' (top.cpp:50).
WARNING: [HLS 200-880] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4' (loop 'VITIS_LOOP_46_3_VITIS_LOOP_48_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('A_addr_read_3', top.cpp:50) on port 'A' (top.cpp:50) and bus read operation ('A_addr_read', top.cpp:50) on port 'A' (top.cpp:50).
WARNING: [HLS 200-880] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4' (loop 'VITIS_LOOP_46_3_VITIS_LOOP_48_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('A_addr_read_3', top.cpp:50) on port 'A' (top.cpp:50) and bus read operation ('A_addr_read', top.cpp:50) on port 'A' (top.cpp:50).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 6, loop 'VITIS_LOOP_46_3_VITIS_LOOP_48_4'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4.sched.adb -f 
INFO-FLOW: Finish scheduling top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4.
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4 
Execute         bind -model top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4.bind.adb -f 
INFO-FLOW: Finish binding top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_74_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_74_5 
Execute         schedule -model top_kernel_Pipeline_VITIS_LOOP_74_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 43, loop 'VITIS_LOOP_74_5'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.23 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.24 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.3 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_74_5.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_74_5.sched.adb -f 
INFO-FLOW: Finish scheduling top_kernel_Pipeline_VITIS_LOOP_74_5.
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_74_5 
Execute         bind -model top_kernel_Pipeline_VITIS_LOOP_74_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_74_5.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_74_5.bind.adb -f 
Command         db_write done; 0.12 sec.
INFO-FLOW: Finish binding top_kernel_Pipeline_VITIS_LOOP_74_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_93_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_93_7 
Execute         schedule -model top_kernel_Pipeline_VITIS_LOOP_93_7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_93_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_93_7'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.26 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.5 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_93_7.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_93_7.sched.adb -f 
INFO-FLOW: Finish scheduling top_kernel_Pipeline_VITIS_LOOP_93_7.
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_93_7 
Execute         bind -model top_kernel_Pipeline_VITIS_LOOP_93_7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.13 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_93_7.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_93_7.bind.adb -f 
INFO-FLOW: Finish binding top_kernel_Pipeline_VITIS_LOOP_93_7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_103_9_VITIS_LOOP_104_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_103_9_VITIS_LOOP_104_10 
Execute         schedule -model top_kernel_Pipeline_VITIS_LOOP_103_9_VITIS_LOOP_104_10 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_103_9_VITIS_LOOP_104_10'.
WARNING: [HLS 200-880] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_103_9_VITIS_LOOP_104_10' (loop 'VITIS_LOOP_103_9_VITIS_LOOP_104_10'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus write operation ('C_addr_write_ln104', top.cpp:104) on port 'C' (top.cpp:104) and bus write operation ('C_addr_write_ln104', top.cpp:104) on port 'C' (top.cpp:104).
WARNING: [HLS 200-880] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_103_9_VITIS_LOOP_104_10' (loop 'VITIS_LOOP_103_9_VITIS_LOOP_104_10'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus write operation ('C_addr_write_ln104', top.cpp:104) on port 'C' (top.cpp:104) and bus write operation ('C_addr_write_ln104', top.cpp:104) on port 'C' (top.cpp:104).
WARNING: [HLS 200-880] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_103_9_VITIS_LOOP_104_10' (loop 'VITIS_LOOP_103_9_VITIS_LOOP_104_10'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus write operation ('C_addr_write_ln104', top.cpp:104) on port 'C' (top.cpp:104) and bus write operation ('C_addr_write_ln104', top.cpp:104) on port 'C' (top.cpp:104).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 7, loop 'VITIS_LOOP_103_9_VITIS_LOOP_104_10'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_103_9_VITIS_LOOP_104_10.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_103_9_VITIS_LOOP_104_10.sched.adb -f 
INFO-FLOW: Finish scheduling top_kernel_Pipeline_VITIS_LOOP_103_9_VITIS_LOOP_104_10.
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_103_9_VITIS_LOOP_104_10 
Execute         bind -model top_kernel_Pipeline_VITIS_LOOP_103_9_VITIS_LOOP_104_10 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_103_9_VITIS_LOOP_104_10.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_103_9_VITIS_LOOP_104_10.bind.adb -f 
INFO-FLOW: Finish binding top_kernel_Pipeline_VITIS_LOOP_103_9_VITIS_LOOP_104_10.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_kernel 
Execute         schedule -model top_kernel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.2 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.sched.adb -f 
INFO-FLOW: Finish scheduling top_kernel.
Execute         set_default_model top_kernel 
Execute         bind -model top_kernel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Command         syn_report done; 0.13 sec.
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.bind.adb -f 
INFO-FLOW: Finish binding top_kernel.
Execute         get_model_list top_kernel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_37_1 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_74_5 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_93_7 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_103_9_VITIS_LOOP_104_10 
Execute         rtl_gen_preprocess top_kernel 
INFO-FLOW: Model list for RTL generation: top_kernel_Pipeline_VITIS_LOOP_37_1 top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4 top_kernel_Pipeline_VITIS_LOOP_74_5 top_kernel_Pipeline_VITIS_LOOP_93_7 top_kernel_Pipeline_VITIS_LOOP_103_9_VITIS_LOOP_104_10 top_kernel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top_kernel_Pipeline_VITIS_LOOP_37_1 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_37_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_37_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.17 seconds; current allocated memory: 0.000 MB.
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_37_1 -style xilinx -f -lang vhdl -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/vhdl/top_kernel_top_kernel_Pipeline_VITIS_LOOP_37_1 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_37_1 -style xilinx -f -lang vlog -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_37_1 
Execute         syn_report -csynth -model top_kernel_Pipeline_VITIS_LOOP_37_1 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_37_1_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model top_kernel_Pipeline_VITIS_LOOP_37_1 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_37_1_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model top_kernel_Pipeline_VITIS_LOOP_37_1 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_37_1.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_37_1 -f -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_37_1.adb 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_37_1 -bindview -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top_kernel_Pipeline_VITIS_LOOP_37_1 -p /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_37_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4' pipeline 'VITIS_LOOP_46_3_VITIS_LOOP_48_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4/m_axi_A_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4/m_axi_A_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4/m_axi_A_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4/m_axi_A_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4/m_axi_A_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4/m_axi_A_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4/m_axi_A_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4/m_axi_A_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4/m_axi_A_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4/m_axi_A_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4/m_axi_A_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4/m_axi_A_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 0.000 MB.
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4 -style xilinx -f -lang vhdl -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/vhdl/top_kernel_top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4 -style xilinx -f -lang vlog -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4 
Execute         syn_report -csynth -model top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4 -f -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4.adb 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4 -bindview -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4 -p /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_74_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top_kernel_Pipeline_VITIS_LOOP_74_5 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_74_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_74_5' pipeline 'VITIS_LOOP_74_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_38ns_24s_38_42_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_24_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_74_5'.
Command         create_rtl_model done; 0.79 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.86 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.95 seconds; current allocated memory: 0.000 MB.
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_74_5 -style xilinx -f -lang vhdl -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/vhdl/top_kernel_top_kernel_Pipeline_VITIS_LOOP_74_5 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_74_5 -style xilinx -f -lang vlog -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_74_5 
Execute         syn_report -csynth -model top_kernel_Pipeline_VITIS_LOOP_74_5 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_74_5_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model top_kernel_Pipeline_VITIS_LOOP_74_5 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_74_5_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model top_kernel_Pipeline_VITIS_LOOP_74_5 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_74_5.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Command         syn_report done; 0.15 sec.
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_74_5 -f -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_74_5.adb 
Command         db_write done; 0.19 sec.
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_74_5 -bindview -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top_kernel_Pipeline_VITIS_LOOP_74_5 -p /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_74_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_93_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top_kernel_Pipeline_VITIS_LOOP_93_7 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_93_7.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_6_24_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_93_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.14 seconds. Elapsed time: 0.94 seconds; current allocated memory: 0.000 MB.
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_93_7 -style xilinx -f -lang vhdl -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/vhdl/top_kernel_top_kernel_Pipeline_VITIS_LOOP_93_7 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_93_7 -style xilinx -f -lang vlog -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_93_7 
Execute         syn_report -csynth -model top_kernel_Pipeline_VITIS_LOOP_93_7 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_93_7_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model top_kernel_Pipeline_VITIS_LOOP_93_7 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_93_7_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model top_kernel_Pipeline_VITIS_LOOP_93_7 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_93_7.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_93_7 -f -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_93_7.adb 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_93_7 -bindview -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top_kernel_Pipeline_VITIS_LOOP_93_7 -p /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_93_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_103_9_VITIS_LOOP_104_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top_kernel_Pipeline_VITIS_LOOP_103_9_VITIS_LOOP_104_10 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_103_9_VITIS_LOOP_104_10.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_103_9_VITIS_LOOP_104_10' pipeline 'VITIS_LOOP_103_9_VITIS_LOOP_104_10' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_103_9_VITIS_LOOP_104_10/m_axi_C_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_103_9_VITIS_LOOP_104_10/m_axi_C_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_103_9_VITIS_LOOP_104_10/m_axi_C_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_103_9_VITIS_LOOP_104_10/m_axi_C_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_103_9_VITIS_LOOP_104_10/m_axi_C_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_103_9_VITIS_LOOP_104_10/m_axi_C_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_103_9_VITIS_LOOP_104_10/m_axi_C_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_103_9_VITIS_LOOP_104_10/m_axi_C_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_103_9_VITIS_LOOP_104_10/m_axi_C_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_103_9_VITIS_LOOP_104_10/m_axi_C_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_103_9_VITIS_LOOP_104_10/m_axi_C_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_103_9_VITIS_LOOP_104_10/m_axi_C_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_103_9_VITIS_LOOP_104_10/m_axi_C_0_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_24s_24s_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_6_24_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_103_9_VITIS_LOOP_104_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.4 seconds; current allocated memory: 0.000 MB.
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_103_9_VITIS_LOOP_104_10 -style xilinx -f -lang vhdl -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/vhdl/top_kernel_top_kernel_Pipeline_VITIS_LOOP_103_9_VITIS_LOOP_104_10 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_103_9_VITIS_LOOP_104_10 -style xilinx -f -lang vlog -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_103_9_VITIS_LOOP_104_10 
Execute         syn_report -csynth -model top_kernel_Pipeline_VITIS_LOOP_103_9_VITIS_LOOP_104_10 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_103_9_VITIS_LOOP_104_10_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model top_kernel_Pipeline_VITIS_LOOP_103_9_VITIS_LOOP_104_10 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_103_9_VITIS_LOOP_104_10_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model top_kernel_Pipeline_VITIS_LOOP_103_9_VITIS_LOOP_104_10 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_103_9_VITIS_LOOP_104_10.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_103_9_VITIS_LOOP_104_10 -f -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_103_9_VITIS_LOOP_104_10.adb 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_103_9_VITIS_LOOP_104_10 -bindview -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top_kernel_Pipeline_VITIS_LOOP_103_9_VITIS_LOOP_104_10 -p /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_103_9_VITIS_LOOP_104_10 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top_kernel -top_prefix  -sub_prefix top_kernel_ -mg_file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A_DRAM', 'C_DRAM' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel'.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_denom_row_RAM_1P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W' using block RAMs.
Command         create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.39 seconds; current allocated memory: 0.000 MB.
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_kernel -istop -style xilinx -f -lang vhdl -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/vhdl/top_kernel 
Execute         gen_rtl top_kernel -istop -style xilinx -f -lang vlog -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/verilog/top_kernel 
Execute         syn_report -csynth -model top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model top_kernel -f -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.adb 
Execute         db_write -model top_kernel -bindview -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top_kernel -p /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel 
Execute         export_constraint_db -f -tool general -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.constraint.tcl 
Execute         syn_report -designview -model top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.design.xml 
Execute         syn_report -csynthDesign -model top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth.rpt -MHOut /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -wcfg -model top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.protoinst 
Execute         sc_get_clocks top_kernel 
Execute         sc_get_portdomain top_kernel 
INFO-FLOW: Model list for RTL component generation: top_kernel_Pipeline_VITIS_LOOP_37_1 top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4 top_kernel_Pipeline_VITIS_LOOP_74_5 top_kernel_Pipeline_VITIS_LOOP_93_7 top_kernel_Pipeline_VITIS_LOOP_103_9_VITIS_LOOP_104_10 top_kernel
INFO-FLOW: Handling components in module [top_kernel_Pipeline_VITIS_LOOP_37_1] ... 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_37_1.compgen.tcl 
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4] ... 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4.compgen.tcl 
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [top_kernel_Pipeline_VITIS_LOOP_74_5] ... 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_74_5.compgen.tcl 
INFO-FLOW: Found component top_kernel_sdiv_38ns_24s_38_42_1.
INFO-FLOW: Append model top_kernel_sdiv_38ns_24s_38_42_1
INFO-FLOW: Found component top_kernel_sparsemux_17_3_24_1_1.
INFO-FLOW: Append model top_kernel_sparsemux_17_3_24_1_1
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [top_kernel_Pipeline_VITIS_LOOP_93_7] ... 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_93_7.compgen.tcl 
INFO-FLOW: Found component top_kernel_sparsemux_17_6_24_1_1.
INFO-FLOW: Append model top_kernel_sparsemux_17_6_24_1_1
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [top_kernel_Pipeline_VITIS_LOOP_103_9_VITIS_LOOP_104_10] ... 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_103_9_VITIS_LOOP_104_10.compgen.tcl 
INFO-FLOW: Found component top_kernel_mul_24s_24s_48_1_1.
INFO-FLOW: Append model top_kernel_mul_24s_24s_48_1_1
INFO-FLOW: Found component top_kernel_sparsemux_33_6_24_1_1.
INFO-FLOW: Append model top_kernel_sparsemux_33_6_24_1_1
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [top_kernel] ... 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.tcl 
INFO-FLOW: Found component top_kernel_denom_row_RAM_1P_BRAM_1R1W.
INFO-FLOW: Append model top_kernel_denom_row_RAM_1P_BRAM_1R1W
INFO-FLOW: Found component top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W.
INFO-FLOW: Append model top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W
INFO-FLOW: Found component top_kernel_A_m_axi.
INFO-FLOW: Append model top_kernel_A_m_axi
INFO-FLOW: Found component top_kernel_C_m_axi.
INFO-FLOW: Append model top_kernel_C_m_axi
INFO-FLOW: Found component top_kernel_control_s_axi.
INFO-FLOW: Append model top_kernel_control_s_axi
INFO-FLOW: Append model top_kernel_Pipeline_VITIS_LOOP_37_1
INFO-FLOW: Append model top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4
INFO-FLOW: Append model top_kernel_Pipeline_VITIS_LOOP_74_5
INFO-FLOW: Append model top_kernel_Pipeline_VITIS_LOOP_93_7
INFO-FLOW: Append model top_kernel_Pipeline_VITIS_LOOP_103_9_VITIS_LOOP_104_10
INFO-FLOW: Append model top_kernel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: top_kernel_flow_control_loop_pipe_sequential_init top_kernel_flow_control_loop_pipe_sequential_init top_kernel_sdiv_38ns_24s_38_42_1 top_kernel_sparsemux_17_3_24_1_1 top_kernel_flow_control_loop_pipe_sequential_init top_kernel_sparsemux_17_6_24_1_1 top_kernel_flow_control_loop_pipe_sequential_init top_kernel_mul_24s_24s_48_1_1 top_kernel_sparsemux_33_6_24_1_1 top_kernel_flow_control_loop_pipe_sequential_init top_kernel_denom_row_RAM_1P_BRAM_1R1W top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W top_kernel_A_m_axi top_kernel_C_m_axi top_kernel_control_s_axi top_kernel_Pipeline_VITIS_LOOP_37_1 top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4 top_kernel_Pipeline_VITIS_LOOP_74_5 top_kernel_Pipeline_VITIS_LOOP_93_7 top_kernel_Pipeline_VITIS_LOOP_103_9_VITIS_LOOP_104_10 top_kernel
INFO-FLOW: Generating /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_kernel_sdiv_38ns_24s_38_42_1
INFO-FLOW: To file: write model top_kernel_sparsemux_17_3_24_1_1
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_kernel_sparsemux_17_6_24_1_1
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_kernel_mul_24s_24s_48_1_1
INFO-FLOW: To file: write model top_kernel_sparsemux_33_6_24_1_1
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_kernel_denom_row_RAM_1P_BRAM_1R1W
INFO-FLOW: To file: write model top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W
INFO-FLOW: To file: write model top_kernel_A_m_axi
INFO-FLOW: To file: write model top_kernel_C_m_axi
INFO-FLOW: To file: write model top_kernel_control_s_axi
INFO-FLOW: To file: write model top_kernel_Pipeline_VITIS_LOOP_37_1
INFO-FLOW: To file: write model top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4
INFO-FLOW: To file: write model top_kernel_Pipeline_VITIS_LOOP_74_5
INFO-FLOW: To file: write model top_kernel_Pipeline_VITIS_LOOP_93_7
INFO-FLOW: To file: write model top_kernel_Pipeline_VITIS_LOOP_103_9_VITIS_LOOP_104_10
INFO-FLOW: To file: write model top_kernel
INFO-FLOW: Generating /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.14 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/vhdl' dstVlogDir='/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/vlog' tclDir='/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db' modelList='top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_sdiv_38ns_24s_38_42_1
top_kernel_sparsemux_17_3_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_sparsemux_17_6_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_mul_24s_24s_48_1_1
top_kernel_sparsemux_33_6_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_denom_row_RAM_1P_BRAM_1R1W
top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W
top_kernel_A_m_axi
top_kernel_C_m_axi
top_kernel_control_s_axi
top_kernel_Pipeline_VITIS_LOOP_37_1
top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4
top_kernel_Pipeline_VITIS_LOOP_74_5
top_kernel_Pipeline_VITIS_LOOP_93_7
top_kernel_Pipeline_VITIS_LOOP_103_9_VITIS_LOOP_104_10
top_kernel
' expOnly='0'
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_37_1.compgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4.compgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_74_5.compgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_93_7.compgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_103_9_VITIS_LOOP_104_10.compgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.tcl 
Execute           source ./control.slave.tcl 
Command         ap_source done; 0.17 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.53 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.17 seconds; current allocated memory: 0.000 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='top_kernel_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.3 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_sdiv_38ns_24s_38_42_1
top_kernel_sparsemux_17_3_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_sparsemux_17_6_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_mul_24s_24s_48_1_1
top_kernel_sparsemux_33_6_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_denom_row_RAM_1P_BRAM_1R1W
top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W
top_kernel_A_m_axi
top_kernel_C_m_axi
top_kernel_control_s_axi
top_kernel_Pipeline_VITIS_LOOP_37_1
top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4
top_kernel_Pipeline_VITIS_LOOP_74_5
top_kernel_Pipeline_VITIS_LOOP_93_7
top_kernel_Pipeline_VITIS_LOOP_103_9_VITIS_LOOP_104_10
top_kernel
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top-io-be.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_37_1.tbgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4.tbgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_74_5.tbgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_93_7.tbgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_103_9_VITIS_LOOP_104_10.tbgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.constraint.tcl 
Execute         sc_get_clocks top_kernel 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME A_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME A DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME C_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME C DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} cache_nodes {} report_dict {TOPINST top_kernel MODULE2INSTS {top_kernel top_kernel top_kernel_Pipeline_VITIS_LOOP_37_1 grp_top_kernel_Pipeline_VITIS_LOOP_37_1_fu_663 top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4 grp_top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4_fu_667 top_kernel_Pipeline_VITIS_LOOP_74_5 grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_692 top_kernel_Pipeline_VITIS_LOOP_93_7 grp_top_kernel_Pipeline_VITIS_LOOP_93_7_fu_794 top_kernel_Pipeline_VITIS_LOOP_103_9_VITIS_LOOP_104_10 grp_top_kernel_Pipeline_VITIS_LOOP_103_9_VITIS_LOOP_104_10_fu_926} INST2MODULE {top_kernel top_kernel grp_top_kernel_Pipeline_VITIS_LOOP_37_1_fu_663 top_kernel_Pipeline_VITIS_LOOP_37_1 grp_top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4_fu_667 top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4 grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_692 top_kernel_Pipeline_VITIS_LOOP_74_5 grp_top_kernel_Pipeline_VITIS_LOOP_93_7_fu_794 top_kernel_Pipeline_VITIS_LOOP_93_7 grp_top_kernel_Pipeline_VITIS_LOOP_103_9_VITIS_LOOP_104_10_fu_926 top_kernel_Pipeline_VITIS_LOOP_103_9_VITIS_LOOP_104_10} INSTDATA {top_kernel {DEPTH 1 CHILDREN {grp_top_kernel_Pipeline_VITIS_LOOP_37_1_fu_663 grp_top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4_fu_667 grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_692 grp_top_kernel_Pipeline_VITIS_LOOP_93_7_fu_794 grp_top_kernel_Pipeline_VITIS_LOOP_103_9_VITIS_LOOP_104_10_fu_926}} grp_top_kernel_Pipeline_VITIS_LOOP_37_1_fu_663 {DEPTH 2 CHILDREN {}} grp_top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4_fu_667 {DEPTH 2 CHILDREN {}} grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_692 {DEPTH 2 CHILDREN {}} grp_top_kernel_Pipeline_VITIS_LOOP_93_7_fu_794 {DEPTH 2 CHILDREN {}} grp_top_kernel_Pipeline_VITIS_LOOP_103_9_VITIS_LOOP_104_10_fu_926 {DEPTH 2 CHILDREN {}}} MODULEDATA {top_kernel_Pipeline_VITIS_LOOP_37_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_fu_140_p2 SOURCE top.cpp:37 VARIABLE add_ln37 LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln46_fu_286_p2 SOURCE top.cpp:46 VARIABLE icmp_ln46 LOOP VITIS_LOOP_46_3_VITIS_LOOP_48_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_1_fu_292_p2 SOURCE top.cpp:46 VARIABLE add_ln46_1 LOOP VITIS_LOOP_46_3_VITIS_LOOP_48_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_fu_326_p2 SOURCE top.cpp:46 VARIABLE add_ln46 LOOP VITIS_LOOP_46_3_VITIS_LOOP_48_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln46_fu_340_p3 SOURCE top.cpp:46 VARIABLE select_ln46 LOOP VITIS_LOOP_46_3_VITIS_LOOP_48_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln46_1_fu_352_p3 SOURCE top.cpp:46 VARIABLE select_ln46_1 LOOP VITIS_LOOP_46_3_VITIS_LOOP_48_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln46_2_fu_360_p3 SOURCE top.cpp:46 VARIABLE select_ln46_2 LOOP VITIS_LOOP_46_3_VITIS_LOOP_48_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln55_fu_409_p2 SOURCE top.cpp:55 VARIABLE icmp_ln55 LOOP VITIS_LOOP_46_3_VITIS_LOOP_48_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_fu_422_p2 SOURCE top.cpp:61 VARIABLE add_ln61 LOOP VITIS_LOOP_46_3_VITIS_LOOP_48_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_1_fu_427_p2 SOURCE top.cpp:61 VARIABLE add_ln61_1 LOOP VITIS_LOOP_46_3_VITIS_LOOP_48_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln61_fu_449_p2 SOURCE top.cpp:61 VARIABLE xor_ln61 LOOP VITIS_LOOP_46_3_VITIS_LOOP_48_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln61_fu_455_p2 SOURCE top.cpp:61 VARIABLE and_ln61 LOOP VITIS_LOOP_46_3_VITIS_LOOP_48_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln61_1_fu_461_p2 SOURCE top.cpp:61 VARIABLE xor_ln61_1 LOOP VITIS_LOOP_46_3_VITIS_LOOP_48_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln61_fu_467_p3 SOURCE top.cpp:61 VARIABLE select_ln61 LOOP VITIS_LOOP_46_3_VITIS_LOOP_48_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln61_1_fu_475_p3 SOURCE top.cpp:61 VARIABLE select_ln61_1 LOOP VITIS_LOOP_46_3_VITIS_LOOP_48_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_fu_517_p2 SOURCE top.cpp:62 VARIABLE add_ln62 LOOP VITIS_LOOP_46_3_VITIS_LOOP_48_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_1_fu_521_p2 SOURCE top.cpp:62 VARIABLE add_ln62_1 LOOP VITIS_LOOP_46_3_VITIS_LOOP_48_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln62_fu_543_p2 SOURCE top.cpp:62 VARIABLE xor_ln62 LOOP VITIS_LOOP_46_3_VITIS_LOOP_48_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln62_fu_549_p2 SOURCE top.cpp:62 VARIABLE and_ln62 LOOP VITIS_LOOP_46_3_VITIS_LOOP_48_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln62_1_fu_555_p2 SOURCE top.cpp:62 VARIABLE xor_ln62_1 LOOP VITIS_LOOP_46_3_VITIS_LOOP_48_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln62_fu_561_p3 SOURCE top.cpp:62 VARIABLE select_ln62 LOOP VITIS_LOOP_46_3_VITIS_LOOP_48_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln62_1_fu_569_p3 SOURCE top.cpp:62 VARIABLE select_ln62_1 LOOP VITIS_LOOP_46_3_VITIS_LOOP_48_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_fu_587_p2 SOURCE top.cpp:63 VARIABLE add_ln63 LOOP VITIS_LOOP_46_3_VITIS_LOOP_48_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_1_fu_591_p2 SOURCE top.cpp:63 VARIABLE add_ln63_1 LOOP VITIS_LOOP_46_3_VITIS_LOOP_48_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln63_fu_613_p2 SOURCE top.cpp:63 VARIABLE xor_ln63 LOOP VITIS_LOOP_46_3_VITIS_LOOP_48_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln63_fu_619_p2 SOURCE top.cpp:63 VARIABLE and_ln63 LOOP VITIS_LOOP_46_3_VITIS_LOOP_48_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln63_1_fu_625_p2 SOURCE top.cpp:63 VARIABLE xor_ln63_1 LOOP VITIS_LOOP_46_3_VITIS_LOOP_48_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln63_fu_631_p3 SOURCE top.cpp:63 VARIABLE select_ln63 LOOP VITIS_LOOP_46_3_VITIS_LOOP_48_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln63_1_fu_639_p3 SOURCE top.cpp:63 VARIABLE select_ln63_1 LOOP VITIS_LOOP_46_3_VITIS_LOOP_48_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_653_p2 SOURCE top.cpp:64 VARIABLE add_ln64 LOOP VITIS_LOOP_46_3_VITIS_LOOP_48_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1_fu_657_p2 SOURCE top.cpp:64 VARIABLE add_ln64_1 LOOP VITIS_LOOP_46_3_VITIS_LOOP_48_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln64_fu_679_p2 SOURCE top.cpp:64 VARIABLE xor_ln64 LOOP VITIS_LOOP_46_3_VITIS_LOOP_48_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln64_fu_685_p2 SOURCE top.cpp:64 VARIABLE and_ln64 LOOP VITIS_LOOP_46_3_VITIS_LOOP_48_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln64_1_fu_691_p2 SOURCE top.cpp:64 VARIABLE xor_ln64_1 LOOP VITIS_LOOP_46_3_VITIS_LOOP_48_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln64_fu_697_p3 SOURCE top.cpp:64 VARIABLE select_ln64 LOOP VITIS_LOOP_46_3_VITIS_LOOP_48_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln64_1_fu_705_p3 SOURCE top.cpp:64 VARIABLE select_ln64_1 LOOP VITIS_LOOP_46_3_VITIS_LOOP_48_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_fu_483_p2 SOURCE top.cpp:48 VARIABLE add_ln48 LOOP VITIS_LOOP_46_3_VITIS_LOOP_48_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_fu_717_p2 SOURCE top.cpp:66 VARIABLE add_ln66 LOOP VITIS_LOOP_46_3_VITIS_LOOP_48_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln66_fu_743_p2 SOURCE top.cpp:66 VARIABLE xor_ln66 LOOP VITIS_LOOP_46_3_VITIS_LOOP_48_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln66_fu_749_p2 SOURCE top.cpp:66 VARIABLE and_ln66 LOOP VITIS_LOOP_46_3_VITIS_LOOP_48_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln66_1_fu_755_p2 SOURCE top.cpp:66 VARIABLE xor_ln66_1 LOOP VITIS_LOOP_46_3_VITIS_LOOP_48_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln66_fu_761_p3 SOURCE top.cpp:66 VARIABLE select_ln66 LOOP VITIS_LOOP_46_3_VITIS_LOOP_48_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln66_1_fu_769_p3 SOURCE top.cpp:66 VARIABLE select_ln66_1 LOOP VITIS_LOOP_46_3_VITIS_LOOP_48_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} top_kernel_Pipeline_VITIS_LOOP_74_5 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln74_fu_1660_p2 SOURCE top.cpp:74 VARIABLE icmp_ln74 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME idx_2_fu_1666_p2 SOURCE top.cpp:74 VARIABLE idx_2 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln80_fu_1715_p2 SOURCE top.cpp:80 VARIABLE icmp_ln80 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME denom_reg_fu_1720_p3 SOURCE top.cpp:80 VARIABLE denom_reg LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U12 SOURCE top.cpp:86 VARIABLE sdiv_ln86 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln86_fu_1879_p2 SOURCE top.cpp:86 VARIABLE icmp_ln86 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln86_1_fu_1885_p2 SOURCE top.cpp:86 VARIABLE icmp_ln86_1 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln86_fu_1891_p2 SOURCE top.cpp:86 VARIABLE or_ln86 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln86_fu_1897_p2 SOURCE top.cpp:86 VARIABLE xor_ln86 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln86_fu_1903_p2 SOURCE top.cpp:86 VARIABLE and_ln86 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln86_1_fu_1909_p2 SOURCE top.cpp:86 VARIABLE xor_ln86_1 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln86_1_fu_1915_p2 SOURCE top.cpp:86 VARIABLE or_ln86_1 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln86_1_fu_1921_p2 SOURCE top.cpp:86 VARIABLE and_ln86_1 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln86_fu_1927_p3 SOURCE top.cpp:86 VARIABLE select_ln86 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln86_2_fu_1935_p2 SOURCE top.cpp:86 VARIABLE or_ln86_2 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME t_1_fu_1941_p3 SOURCE top.cpp:86 VARIABLE t_1 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U20 SOURCE top.cpp:88 VARIABLE tmp_5 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sum_64_fu_2021_p2 SOURCE top.cpp:88 VARIABLE col_sum_64 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_1_fu_2027_p2 SOURCE top.cpp:88 VARIABLE add_ln88_1 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln88_fu_2033_p2 SOURCE top.cpp:88 VARIABLE icmp_ln88 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln88_fu_2152_p2 SOURCE top.cpp:88 VARIABLE xor_ln88 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln88_fu_2158_p2 SOURCE top.cpp:88 VARIABLE and_ln88 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln88_1_fu_2164_p2 SOURCE top.cpp:88 VARIABLE xor_ln88_1 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln88_1_fu_2170_p2 SOURCE top.cpp:88 VARIABLE and_ln88_1 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln88_2_fu_2176_p2 SOURCE top.cpp:88 VARIABLE xor_ln88_2 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U13 SOURCE top.cpp:86 VARIABLE sdiv_ln86_1 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln86_2_fu_2309_p2 SOURCE top.cpp:86 VARIABLE icmp_ln86_2 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln86_3_fu_2315_p2 SOURCE top.cpp:86 VARIABLE icmp_ln86_3 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln86_3_fu_2321_p2 SOURCE top.cpp:86 VARIABLE or_ln86_3 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln86_2_fu_2327_p2 SOURCE top.cpp:86 VARIABLE xor_ln86_2 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln86_2_fu_2333_p2 SOURCE top.cpp:86 VARIABLE and_ln86_2 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln86_3_fu_2339_p2 SOURCE top.cpp:86 VARIABLE xor_ln86_3 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln86_4_fu_2345_p2 SOURCE top.cpp:86 VARIABLE or_ln86_4 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln86_3_fu_2351_p2 SOURCE top.cpp:86 VARIABLE and_ln86_3 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln86_2_fu_2357_p3 SOURCE top.cpp:86 VARIABLE select_ln86_2 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln86_5_fu_2365_p2 SOURCE top.cpp:86 VARIABLE or_ln86_5 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME t_3_fu_2371_p3 SOURCE top.cpp:86 VARIABLE t_3 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U21 SOURCE top.cpp:88 VARIABLE tmp_35 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sum_65_fu_2451_p2 SOURCE top.cpp:88 VARIABLE col_sum_65 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_2_fu_2457_p2 SOURCE top.cpp:88 VARIABLE add_ln88_2 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln88_1_fu_2463_p2 SOURCE top.cpp:88 VARIABLE icmp_ln88_1 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln88_3_fu_2582_p2 SOURCE top.cpp:88 VARIABLE xor_ln88_3 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln88_2_fu_2588_p2 SOURCE top.cpp:88 VARIABLE and_ln88_2 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln88_4_fu_2594_p2 SOURCE top.cpp:88 VARIABLE xor_ln88_4 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln88_3_fu_2600_p2 SOURCE top.cpp:88 VARIABLE and_ln88_3 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln88_5_fu_2606_p2 SOURCE top.cpp:88 VARIABLE xor_ln88_5 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U14 SOURCE top.cpp:86 VARIABLE sdiv_ln86_2 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln86_4_fu_2739_p2 SOURCE top.cpp:86 VARIABLE icmp_ln86_4 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln86_5_fu_2745_p2 SOURCE top.cpp:86 VARIABLE icmp_ln86_5 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln86_6_fu_2751_p2 SOURCE top.cpp:86 VARIABLE or_ln86_6 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln86_4_fu_2757_p2 SOURCE top.cpp:86 VARIABLE xor_ln86_4 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln86_4_fu_2763_p2 SOURCE top.cpp:86 VARIABLE and_ln86_4 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln86_5_fu_2769_p2 SOURCE top.cpp:86 VARIABLE xor_ln86_5 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln86_7_fu_2775_p2 SOURCE top.cpp:86 VARIABLE or_ln86_7 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln86_5_fu_2781_p2 SOURCE top.cpp:86 VARIABLE and_ln86_5 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln86_4_fu_2787_p3 SOURCE top.cpp:86 VARIABLE select_ln86_4 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln86_8_fu_2795_p2 SOURCE top.cpp:86 VARIABLE or_ln86_8 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME t_5_fu_2801_p3 SOURCE top.cpp:86 VARIABLE t_5 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U22 SOURCE top.cpp:88 VARIABLE tmp_41 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sum_66_fu_2881_p2 SOURCE top.cpp:88 VARIABLE col_sum_66 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_3_fu_2887_p2 SOURCE top.cpp:88 VARIABLE add_ln88_3 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln88_2_fu_2893_p2 SOURCE top.cpp:88 VARIABLE icmp_ln88_2 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln88_6_fu_3012_p2 SOURCE top.cpp:88 VARIABLE xor_ln88_6 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln88_4_fu_3018_p2 SOURCE top.cpp:88 VARIABLE and_ln88_4 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln88_7_fu_3024_p2 SOURCE top.cpp:88 VARIABLE xor_ln88_7 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln88_5_fu_3030_p2 SOURCE top.cpp:88 VARIABLE and_ln88_5 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln88_8_fu_3036_p2 SOURCE top.cpp:88 VARIABLE xor_ln88_8 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U15 SOURCE top.cpp:86 VARIABLE sdiv_ln86_3 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln86_6_fu_3169_p2 SOURCE top.cpp:86 VARIABLE icmp_ln86_6 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln86_7_fu_3175_p2 SOURCE top.cpp:86 VARIABLE icmp_ln86_7 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln86_9_fu_3181_p2 SOURCE top.cpp:86 VARIABLE or_ln86_9 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln86_6_fu_3187_p2 SOURCE top.cpp:86 VARIABLE xor_ln86_6 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln86_6_fu_3193_p2 SOURCE top.cpp:86 VARIABLE and_ln86_6 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln86_7_fu_3199_p2 SOURCE top.cpp:86 VARIABLE xor_ln86_7 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln86_10_fu_3205_p2 SOURCE top.cpp:86 VARIABLE or_ln86_10 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln86_7_fu_3211_p2 SOURCE top.cpp:86 VARIABLE and_ln86_7 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln86_6_fu_3217_p3 SOURCE top.cpp:86 VARIABLE select_ln86_6 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln86_11_fu_3225_p2 SOURCE top.cpp:86 VARIABLE or_ln86_11 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME t_7_fu_3231_p3 SOURCE top.cpp:86 VARIABLE t_7 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U23 SOURCE top.cpp:88 VARIABLE tmp_47 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sum_67_fu_3311_p2 SOURCE top.cpp:88 VARIABLE col_sum_67 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_4_fu_3317_p2 SOURCE top.cpp:88 VARIABLE add_ln88_4 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln88_3_fu_3323_p2 SOURCE top.cpp:88 VARIABLE icmp_ln88_3 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln88_9_fu_3442_p2 SOURCE top.cpp:88 VARIABLE xor_ln88_9 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln88_6_fu_3448_p2 SOURCE top.cpp:88 VARIABLE and_ln88_6 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln88_10_fu_3454_p2 SOURCE top.cpp:88 VARIABLE xor_ln88_10 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln88_7_fu_3460_p2 SOURCE top.cpp:88 VARIABLE and_ln88_7 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln88_11_fu_3466_p2 SOURCE top.cpp:88 VARIABLE xor_ln88_11 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U16 SOURCE top.cpp:86 VARIABLE sdiv_ln86_4 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln86_8_fu_3599_p2 SOURCE top.cpp:86 VARIABLE icmp_ln86_8 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln86_9_fu_3605_p2 SOURCE top.cpp:86 VARIABLE icmp_ln86_9 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln86_12_fu_3611_p2 SOURCE top.cpp:86 VARIABLE or_ln86_12 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln86_8_fu_3617_p2 SOURCE top.cpp:86 VARIABLE xor_ln86_8 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln86_8_fu_3623_p2 SOURCE top.cpp:86 VARIABLE and_ln86_8 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln86_9_fu_3629_p2 SOURCE top.cpp:86 VARIABLE xor_ln86_9 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln86_13_fu_3635_p2 SOURCE top.cpp:86 VARIABLE or_ln86_13 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln86_9_fu_3641_p2 SOURCE top.cpp:86 VARIABLE and_ln86_9 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln86_8_fu_3647_p3 SOURCE top.cpp:86 VARIABLE select_ln86_8 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln86_14_fu_3655_p2 SOURCE top.cpp:86 VARIABLE or_ln86_14 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME t_9_fu_3661_p3 SOURCE top.cpp:86 VARIABLE t_9 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U24 SOURCE top.cpp:88 VARIABLE tmp_53 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sum_68_fu_3741_p2 SOURCE top.cpp:88 VARIABLE col_sum_68 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_5_fu_3747_p2 SOURCE top.cpp:88 VARIABLE add_ln88_5 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln88_4_fu_3753_p2 SOURCE top.cpp:88 VARIABLE icmp_ln88_4 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln88_12_fu_3872_p2 SOURCE top.cpp:88 VARIABLE xor_ln88_12 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln88_8_fu_3878_p2 SOURCE top.cpp:88 VARIABLE and_ln88_8 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln88_13_fu_3884_p2 SOURCE top.cpp:88 VARIABLE xor_ln88_13 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln88_9_fu_3890_p2 SOURCE top.cpp:88 VARIABLE and_ln88_9 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln88_14_fu_3896_p2 SOURCE top.cpp:88 VARIABLE xor_ln88_14 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U17 SOURCE top.cpp:86 VARIABLE sdiv_ln86_5 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln86_10_fu_4029_p2 SOURCE top.cpp:86 VARIABLE icmp_ln86_10 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln86_11_fu_4035_p2 SOURCE top.cpp:86 VARIABLE icmp_ln86_11 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln86_15_fu_4041_p2 SOURCE top.cpp:86 VARIABLE or_ln86_15 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln86_10_fu_4047_p2 SOURCE top.cpp:86 VARIABLE xor_ln86_10 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln86_10_fu_4053_p2 SOURCE top.cpp:86 VARIABLE and_ln86_10 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln86_11_fu_4059_p2 SOURCE top.cpp:86 VARIABLE xor_ln86_11 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln86_16_fu_4065_p2 SOURCE top.cpp:86 VARIABLE or_ln86_16 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln86_11_fu_4071_p2 SOURCE top.cpp:86 VARIABLE and_ln86_11 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln86_10_fu_4077_p3 SOURCE top.cpp:86 VARIABLE select_ln86_10 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln86_17_fu_4085_p2 SOURCE top.cpp:86 VARIABLE or_ln86_17 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME t_11_fu_4091_p3 SOURCE top.cpp:86 VARIABLE t_11 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U25 SOURCE top.cpp:88 VARIABLE tmp_59 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sum_69_fu_4171_p2 SOURCE top.cpp:88 VARIABLE col_sum_69 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_6_fu_4177_p2 SOURCE top.cpp:88 VARIABLE add_ln88_6 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln88_5_fu_4183_p2 SOURCE top.cpp:88 VARIABLE icmp_ln88_5 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln88_15_fu_4302_p2 SOURCE top.cpp:88 VARIABLE xor_ln88_15 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln88_10_fu_4308_p2 SOURCE top.cpp:88 VARIABLE and_ln88_10 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln88_16_fu_4314_p2 SOURCE top.cpp:88 VARIABLE xor_ln88_16 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln88_11_fu_4320_p2 SOURCE top.cpp:88 VARIABLE and_ln88_11 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln88_17_fu_4326_p2 SOURCE top.cpp:88 VARIABLE xor_ln88_17 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U18 SOURCE top.cpp:86 VARIABLE sdiv_ln86_6 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln86_12_fu_4459_p2 SOURCE top.cpp:86 VARIABLE icmp_ln86_12 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln86_13_fu_4465_p2 SOURCE top.cpp:86 VARIABLE icmp_ln86_13 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln86_18_fu_4471_p2 SOURCE top.cpp:86 VARIABLE or_ln86_18 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln86_12_fu_4477_p2 SOURCE top.cpp:86 VARIABLE xor_ln86_12 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln86_12_fu_4483_p2 SOURCE top.cpp:86 VARIABLE and_ln86_12 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln86_13_fu_4489_p2 SOURCE top.cpp:86 VARIABLE xor_ln86_13 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln86_19_fu_4495_p2 SOURCE top.cpp:86 VARIABLE or_ln86_19 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln86_13_fu_4501_p2 SOURCE top.cpp:86 VARIABLE and_ln86_13 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln86_12_fu_4507_p3 SOURCE top.cpp:86 VARIABLE select_ln86_12 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln86_20_fu_4515_p2 SOURCE top.cpp:86 VARIABLE or_ln86_20 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME t_13_fu_4521_p3 SOURCE top.cpp:86 VARIABLE t_13 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U26 SOURCE top.cpp:88 VARIABLE tmp_65 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sum_70_fu_4601_p2 SOURCE top.cpp:88 VARIABLE col_sum_70 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_7_fu_4607_p2 SOURCE top.cpp:88 VARIABLE add_ln88_7 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln88_6_fu_4613_p2 SOURCE top.cpp:88 VARIABLE icmp_ln88_6 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln88_18_fu_4732_p2 SOURCE top.cpp:88 VARIABLE xor_ln88_18 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln88_12_fu_4738_p2 SOURCE top.cpp:88 VARIABLE and_ln88_12 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln88_19_fu_4744_p2 SOURCE top.cpp:88 VARIABLE xor_ln88_19 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln88_13_fu_4750_p2 SOURCE top.cpp:88 VARIABLE and_ln88_13 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln88_20_fu_4756_p2 SOURCE top.cpp:88 VARIABLE xor_ln88_20 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U19 SOURCE top.cpp:86 VARIABLE sdiv_ln86_7 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln86_14_fu_4889_p2 SOURCE top.cpp:86 VARIABLE icmp_ln86_14 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln86_15_fu_4895_p2 SOURCE top.cpp:86 VARIABLE icmp_ln86_15 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln86_21_fu_4901_p2 SOURCE top.cpp:86 VARIABLE or_ln86_21 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln86_14_fu_4907_p2 SOURCE top.cpp:86 VARIABLE xor_ln86_14 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln86_14_fu_4913_p2 SOURCE top.cpp:86 VARIABLE and_ln86_14 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln86_15_fu_4919_p2 SOURCE top.cpp:86 VARIABLE xor_ln86_15 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln86_22_fu_4925_p2 SOURCE top.cpp:86 VARIABLE or_ln86_22 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln86_15_fu_4931_p2 SOURCE top.cpp:86 VARIABLE and_ln86_15 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln86_14_fu_4937_p3 SOURCE top.cpp:86 VARIABLE select_ln86_14 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln86_23_fu_4945_p2 SOURCE top.cpp:86 VARIABLE or_ln86_23 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME t_15_fu_4951_p3 SOURCE top.cpp:86 VARIABLE t_15 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U27 SOURCE top.cpp:88 VARIABLE tmp_71 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sum_71_fu_5031_p2 SOURCE top.cpp:88 VARIABLE col_sum_71 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_8_fu_5037_p2 SOURCE top.cpp:88 VARIABLE add_ln88_8 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln88_7_fu_5043_p2 SOURCE top.cpp:88 VARIABLE icmp_ln88_7 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln88_21_fu_5162_p2 SOURCE top.cpp:88 VARIABLE xor_ln88_21 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln88_14_fu_5168_p2 SOURCE top.cpp:88 VARIABLE and_ln88_14 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln88_22_fu_5174_p2 SOURCE top.cpp:88 VARIABLE xor_ln88_22 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln88_15_fu_5180_p2 SOURCE top.cpp:88 VARIABLE and_ln88_15 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln88_23_fu_5186_p2 SOURCE top.cpp:88 VARIABLE xor_ln88_23 LOOP VITIS_LOOP_74_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} top_kernel_Pipeline_VITIS_LOOP_93_7 {BINDINFO {{BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_6_24_1_1_U111 SOURCE top.cpp:98 VARIABLE tmp_6 LOOP VITIS_LOOP_93_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln98_fu_1494_p2 SOURCE top.cpp:98 VARIABLE sub_ln98 LOOP VITIS_LOOP_93_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln98_1_fu_1514_p2 SOURCE top.cpp:98 VARIABLE sub_ln98_1 LOOP VITIS_LOOP_93_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_64_fu_1534_p3 SOURCE top.cpp:98 VARIABLE scale_64 LOOP VITIS_LOOP_93_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_6_24_1_1_U112 SOURCE top.cpp:98 VARIABLE tmp_s LOOP VITIS_LOOP_93_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln98_2_fu_1602_p2 SOURCE top.cpp:98 VARIABLE sub_ln98_2 LOOP VITIS_LOOP_93_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln98_3_fu_1622_p2 SOURCE top.cpp:98 VARIABLE sub_ln98_3 LOOP VITIS_LOOP_93_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_65_fu_1642_p3 SOURCE top.cpp:98 VARIABLE scale_65 LOOP VITIS_LOOP_93_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_6_24_1_1_U113 SOURCE top.cpp:98 VARIABLE tmp_8 LOOP VITIS_LOOP_93_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln98_4_fu_1710_p2 SOURCE top.cpp:98 VARIABLE sub_ln98_4 LOOP VITIS_LOOP_93_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln98_5_fu_1730_p2 SOURCE top.cpp:98 VARIABLE sub_ln98_5 LOOP VITIS_LOOP_93_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_66_fu_1750_p3 SOURCE top.cpp:98 VARIABLE scale_66 LOOP VITIS_LOOP_93_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_6_24_1_1_U114 SOURCE top.cpp:98 VARIABLE tmp_12 LOOP VITIS_LOOP_93_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln98_6_fu_1818_p2 SOURCE top.cpp:98 VARIABLE sub_ln98_6 LOOP VITIS_LOOP_93_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln98_7_fu_1838_p2 SOURCE top.cpp:98 VARIABLE sub_ln98_7 LOOP VITIS_LOOP_93_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_67_fu_1858_p3 SOURCE top.cpp:98 VARIABLE scale_67 LOOP VITIS_LOOP_93_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_6_24_1_1_U115 SOURCE top.cpp:98 VARIABLE tmp_16 LOOP VITIS_LOOP_93_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln98_8_fu_1926_p2 SOURCE top.cpp:98 VARIABLE sub_ln98_8 LOOP VITIS_LOOP_93_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln98_9_fu_1946_p2 SOURCE top.cpp:98 VARIABLE sub_ln98_9 LOOP VITIS_LOOP_93_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_68_fu_1966_p3 SOURCE top.cpp:98 VARIABLE scale_68 LOOP VITIS_LOOP_93_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_6_24_1_1_U116 SOURCE top.cpp:98 VARIABLE tmp_20 LOOP VITIS_LOOP_93_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln98_10_fu_2034_p2 SOURCE top.cpp:98 VARIABLE sub_ln98_10 LOOP VITIS_LOOP_93_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln98_11_fu_2054_p2 SOURCE top.cpp:98 VARIABLE sub_ln98_11 LOOP VITIS_LOOP_93_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_69_fu_2074_p3 SOURCE top.cpp:98 VARIABLE scale_69 LOOP VITIS_LOOP_93_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_6_24_1_1_U117 SOURCE top.cpp:98 VARIABLE tmp_24 LOOP VITIS_LOOP_93_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln98_12_fu_2142_p2 SOURCE top.cpp:98 VARIABLE sub_ln98_12 LOOP VITIS_LOOP_93_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln98_13_fu_2162_p2 SOURCE top.cpp:98 VARIABLE sub_ln98_13 LOOP VITIS_LOOP_93_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_70_fu_2182_p3 SOURCE top.cpp:98 VARIABLE scale_70 LOOP VITIS_LOOP_93_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_6_24_1_1_U118 SOURCE top.cpp:98 VARIABLE tmp_28 LOOP VITIS_LOOP_93_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln98_14_fu_2250_p2 SOURCE top.cpp:98 VARIABLE sub_ln98_14 LOOP VITIS_LOOP_93_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln98_15_fu_2270_p2 SOURCE top.cpp:98 VARIABLE sub_ln98_15 LOOP VITIS_LOOP_93_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_71_fu_2290_p3 SOURCE top.cpp:98 VARIABLE scale_71 LOOP VITIS_LOOP_93_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_fu_2640_p2 SOURCE top.cpp:93 VARIABLE add_ln93 LOOP VITIS_LOOP_93_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} top_kernel_Pipeline_VITIS_LOOP_103_9_VITIS_LOOP_104_10 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln103_fu_900_p2 SOURCE top.cpp:103 VARIABLE icmp_ln103 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln103_1_fu_906_p2 SOURCE top.cpp:103 VARIABLE add_ln103_1 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln103_fu_922_p2 SOURCE top.cpp:103 VARIABLE add_ln103 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln104_fu_936_p3 SOURCE top.cpp:104 VARIABLE select_ln104 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln103_fu_948_p3 SOURCE top.cpp:103 VARIABLE select_ln103 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln106_3_fu_994_p2 SOURCE top.cpp:106 VARIABLE icmp_ln106_3 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln106_3_fu_1309_p3 SOURCE top.cpp:106 VARIABLE select_ln106_3 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_6_24_1_1_U249 SOURCE top.cpp:106 VARIABLE tmp_40 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_24s_48_1_1_U248 SOURCE top.cpp:106 VARIABLE mul_ln106 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME c0_1_fu_1337_p2 SOURCE top.cpp:106 VARIABLE c0_1 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln106_fu_1351_p2 SOURCE top.cpp:106 VARIABLE xor_ln106 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln106_fu_1357_p2 SOURCE top.cpp:106 VARIABLE and_ln106 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME grp_fu_852_p2 SOURCE top.cpp:106 VARIABLE icmp_ln106 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME grp_fu_866_p2 SOURCE top.cpp:106 VARIABLE icmp_ln106_1 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME grp_fu_872_p2 SOURCE top.cpp:106 VARIABLE icmp_ln106_2 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln106_fu_1371_p3 SOURCE top.cpp:106 VARIABLE select_ln106 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln106_1_fu_1379_p2 SOURCE top.cpp:106 VARIABLE xor_ln106_1 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln106_1_fu_1385_p2 SOURCE top.cpp:106 VARIABLE and_ln106_1 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln106_1_fu_1391_p3 SOURCE top.cpp:106 VARIABLE select_ln106_1 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln106_2_fu_1399_p2 SOURCE top.cpp:106 VARIABLE and_ln106_2 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln106_2_fu_1405_p2 SOURCE top.cpp:106 VARIABLE xor_ln106_2 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln106_fu_1411_p2 SOURCE top.cpp:106 VARIABLE or_ln106 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln106_3_fu_1417_p2 SOURCE top.cpp:106 VARIABLE xor_ln106_3 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln106_3_fu_1423_p2 SOURCE top.cpp:106 VARIABLE and_ln106_3 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln106_4_fu_1429_p2 SOURCE top.cpp:106 VARIABLE and_ln106_4 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln106_2_fu_1435_p2 SOURCE top.cpp:106 VARIABLE or_ln106_2 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln106_4_fu_1441_p2 SOURCE top.cpp:106 VARIABLE xor_ln106_4 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln106_5_fu_1447_p2 SOURCE top.cpp:106 VARIABLE and_ln106_5 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln106_2_fu_1480_p3 SOURCE top.cpp:106 VARIABLE select_ln106_2 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln106_1_fu_1453_p2 SOURCE top.cpp:106 VARIABLE or_ln106_1 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME c0_2_fu_1487_p3 SOURCE top.cpp:106 VARIABLE c0_2 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln107_3_fu_1459_p3 SOURCE top.cpp:107 VARIABLE select_ln107_3 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_6_24_1_1_U250 SOURCE top.cpp:107 VARIABLE tmp_49 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_24s_48_1_1_U248 SOURCE top.cpp:107 VARIABLE mul_ln107 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME c1_1_fu_1513_p2 SOURCE top.cpp:107 VARIABLE c1_1 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln107_fu_1527_p2 SOURCE top.cpp:107 VARIABLE xor_ln107 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln107_fu_1533_p2 SOURCE top.cpp:107 VARIABLE and_ln107 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME grp_fu_852_p2 SOURCE top.cpp:107 VARIABLE icmp_ln107 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME grp_fu_866_p2 SOURCE top.cpp:107 VARIABLE icmp_ln107_1 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME grp_fu_872_p2 SOURCE top.cpp:107 VARIABLE icmp_ln107_2 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln107_fu_1547_p3 SOURCE top.cpp:107 VARIABLE select_ln107 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln107_1_fu_1555_p2 SOURCE top.cpp:107 VARIABLE xor_ln107_1 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln107_1_fu_1561_p2 SOURCE top.cpp:107 VARIABLE and_ln107_1 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln107_1_fu_1567_p3 SOURCE top.cpp:107 VARIABLE select_ln107_1 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln107_2_fu_1575_p2 SOURCE top.cpp:107 VARIABLE and_ln107_2 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln107_2_fu_1581_p2 SOURCE top.cpp:107 VARIABLE xor_ln107_2 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln107_fu_1587_p2 SOURCE top.cpp:107 VARIABLE or_ln107 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln107_3_fu_1593_p2 SOURCE top.cpp:107 VARIABLE xor_ln107_3 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln107_3_fu_1599_p2 SOURCE top.cpp:107 VARIABLE and_ln107_3 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln107_4_fu_1605_p2 SOURCE top.cpp:107 VARIABLE and_ln107_4 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln107_2_fu_1611_p2 SOURCE top.cpp:107 VARIABLE or_ln107_2 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln107_4_fu_1617_p2 SOURCE top.cpp:107 VARIABLE xor_ln107_4 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln107_5_fu_1623_p2 SOURCE top.cpp:107 VARIABLE and_ln107_5 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln107_2_fu_1629_p3 SOURCE top.cpp:107 VARIABLE select_ln107_2 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln107_1_fu_1637_p2 SOURCE top.cpp:107 VARIABLE or_ln107_1 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME c1_2_fu_1643_p3 SOURCE top.cpp:107 VARIABLE c1_2 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln108_3_fu_1466_p3 SOURCE top.cpp:108 VARIABLE select_ln108_3 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_6_24_1_1_U251 SOURCE top.cpp:108 VARIABLE tmp_57 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_24s_48_1_1_U248 SOURCE top.cpp:108 VARIABLE mul_ln108 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME c2_1_fu_1677_p2 SOURCE top.cpp:108 VARIABLE c2_1 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln108_fu_1691_p2 SOURCE top.cpp:108 VARIABLE xor_ln108 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln108_fu_1697_p2 SOURCE top.cpp:108 VARIABLE and_ln108 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME grp_fu_852_p2 SOURCE top.cpp:108 VARIABLE icmp_ln108 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME grp_fu_866_p2 SOURCE top.cpp:108 VARIABLE icmp_ln108_1 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME grp_fu_872_p2 SOURCE top.cpp:108 VARIABLE icmp_ln108_2 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln108_fu_1711_p3 SOURCE top.cpp:108 VARIABLE select_ln108 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln108_1_fu_1719_p2 SOURCE top.cpp:108 VARIABLE xor_ln108_1 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln108_1_fu_1725_p2 SOURCE top.cpp:108 VARIABLE and_ln108_1 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln108_1_fu_1731_p3 SOURCE top.cpp:108 VARIABLE select_ln108_1 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln108_2_fu_1739_p2 SOURCE top.cpp:108 VARIABLE and_ln108_2 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln108_2_fu_1745_p2 SOURCE top.cpp:108 VARIABLE xor_ln108_2 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln108_fu_1751_p2 SOURCE top.cpp:108 VARIABLE or_ln108 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln108_3_fu_1757_p2 SOURCE top.cpp:108 VARIABLE xor_ln108_3 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln108_3_fu_1763_p2 SOURCE top.cpp:108 VARIABLE and_ln108_3 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln108_4_fu_1769_p2 SOURCE top.cpp:108 VARIABLE and_ln108_4 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln108_2_fu_1775_p2 SOURCE top.cpp:108 VARIABLE or_ln108_2 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln108_4_fu_1781_p2 SOURCE top.cpp:108 VARIABLE xor_ln108_4 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln108_5_fu_1787_p2 SOURCE top.cpp:108 VARIABLE and_ln108_5 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln108_2_fu_1793_p3 SOURCE top.cpp:108 VARIABLE select_ln108_2 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln108_1_fu_1801_p2 SOURCE top.cpp:108 VARIABLE or_ln108_1 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME c2_2_fu_1807_p3 SOURCE top.cpp:108 VARIABLE c2_2 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln109_3_fu_1473_p3 SOURCE top.cpp:109 VARIABLE select_ln109_3 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_6_24_1_1_U252 SOURCE top.cpp:109 VARIABLE tmp_65 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_24s_48_1_1_U248 SOURCE top.cpp:109 VARIABLE mul_ln109 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME c3_1_fu_1839_p2 SOURCE top.cpp:109 VARIABLE c3_1 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln109_fu_1853_p2 SOURCE top.cpp:109 VARIABLE xor_ln109 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln109_fu_1859_p2 SOURCE top.cpp:109 VARIABLE and_ln109 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME grp_fu_852_p2 SOURCE top.cpp:109 VARIABLE icmp_ln109 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME grp_fu_866_p2 SOURCE top.cpp:109 VARIABLE icmp_ln109_1 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME grp_fu_872_p2 SOURCE top.cpp:109 VARIABLE icmp_ln109_2 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln109_fu_1873_p3 SOURCE top.cpp:109 VARIABLE select_ln109 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln109_1_fu_1881_p2 SOURCE top.cpp:109 VARIABLE xor_ln109_1 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln109_1_fu_1887_p2 SOURCE top.cpp:109 VARIABLE and_ln109_1 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln109_1_fu_1893_p3 SOURCE top.cpp:109 VARIABLE select_ln109_1 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln109_2_fu_1901_p2 SOURCE top.cpp:109 VARIABLE and_ln109_2 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln109_2_fu_1907_p2 SOURCE top.cpp:109 VARIABLE xor_ln109_2 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln109_fu_1913_p2 SOURCE top.cpp:109 VARIABLE or_ln109 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln109_3_fu_1919_p2 SOURCE top.cpp:109 VARIABLE xor_ln109_3 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln109_3_fu_1925_p2 SOURCE top.cpp:109 VARIABLE and_ln109_3 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln109_4_fu_1931_p2 SOURCE top.cpp:109 VARIABLE and_ln109_4 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln109_2_fu_1937_p2 SOURCE top.cpp:109 VARIABLE or_ln109_2 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln109_4_fu_1943_p2 SOURCE top.cpp:109 VARIABLE xor_ln109_4 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln109_5_fu_1949_p2 SOURCE top.cpp:109 VARIABLE and_ln109_5 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln109_2_fu_1955_p3 SOURCE top.cpp:109 VARIABLE select_ln109_2 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln109_1_fu_1963_p2 SOURCE top.cpp:109 VARIABLE or_ln109_1 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME c3_2_fu_1969_p3 SOURCE top.cpp:109 VARIABLE c3_2 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln104_fu_1288_p2 SOURCE top.cpp:104 VARIABLE add_ln104 LOOP VITIS_LOOP_103_9_VITIS_LOOP_104_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 2 BRAM 0 URAM 0}} top_kernel {BINDINFO {{BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME denom_row_U SOURCE {} VARIABLE denom_row LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true}} AREA {DSP 2 BRAM 55 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.95 seconds. CPU system time: 0.16 seconds. Elapsed time: 1.24 seconds; current allocated memory: 0.000 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for top_kernel.
Execute         syn_report -model top_kernel -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command       autosyn done; 9.02 sec.
Command     csynth_design done; 35.79 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:35; Allocated memory: 0.000 MB.
Execute     cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute       ::AP::init_summary_file cosim 
Execute         AP::app_get_file_relativeroot [AP::app_get_root] {}
Command       AP::init_summary_file done; 7.58 sec.
Execute       write_ini /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg -apsfile /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/hls.aps -filepaths relative 
Execute         send_msg_by_id INFO @200-1915@%s /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.14 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/cosimDB.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -Wno-unknown-pragmas -Wno-unknown-pragmas -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ -I /tools/software/xilinx/2025.1.1/Vitis/include -I include /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/host.cpp -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/host.cpp_pre.cpp -std=gnu++14 -D__DSP48E2__ --gcc-toolchain=/tools/software/xilinx/2025.1.1/Vitis/tps/lnx64/gcc-8.3.0 > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/host.cpp.clang.autosim-tb.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/host.cpp.clang.autosim-tb.err.log
INFO-FLOW: TB processing: /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/host.cpp /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/host.cpp_pre.cpp
Execute       clang_tidy xilinx-tb-process -desc tb-process /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/host.cpp_pre.cpp.tb.cpp std=gnu++14 
INFO-FLOW: exec /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/host.cpp_pre.cpp.tb.cpp -- -std=gnu++14 -fhls -ferror-limit=0
Command       clang_tidy done; 2.74 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ -I /tools/software/xilinx/2025.1.1/Vitis/include -I include /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/top.cpp -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/top.cpp_pre.cpp -std=gnu++14 -D__DSP48E2__ --gcc-toolchain=/tools/software/xilinx/2025.1.1/Vitis/tps/lnx64/gcc-8.3.0 > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.cpp.clang.autosim-tb.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.cpp.clang.autosim-tb.err.log
INFO-FLOW: TB processing: /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/top.cpp /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/top.cpp_pre.cpp
Execute       clang_tidy xilinx-tb-process -desc tb-process /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/top.cpp_pre.cpp.tb.cpp std=gnu++14 
INFO-FLOW: exec /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/top.cpp_pre.cpp.tb.cpp -- -std=gnu++14 -fhls -ferror-limit=0
Command       clang_tidy done; 2.83 sec.
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/tb.status.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Command       ap_part_info done; 0.12 sec.
Execute       source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command       ap_source done; 0.27 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.DependenceCheck.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute       source .run_sim.tcl 
Execute         source check_sim.tcl 
Execute         source dataflow_monitor_API.tcl 
Execute         source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command       ap_source done; 62.13 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command     cosim_design done; 96.69 sec.
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:01:36; Allocated memory: 0.000 MB.
Execute     export_design -format ip_catalog -flow impl 
INFO: [HLS 200-1510] Running: export_design -format ip_catalog -flow impl 
Execute       config_export -flow=impl -format=ip_catalog 
Execute       write_ini /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg -apsfile /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/hls.aps -filepaths relative 
Execute         send_msg_by_id INFO @200-1915@%s /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg
Execute       ::AP::init_summary_file vivado-impl 
Execute         AP::app_get_file_relativeroot [AP::app_get_root] {}
Command       AP::init_summary_file done; 7.59 sec.
INFO-FLOW: DBG:PUTS: export_design_wrap: -flow impl -format ip_catalog -rtl verilog
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=top_kernel xml_exists=1
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/cosimDB.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to top_kernel
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=21 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_sdiv_38ns_24s_38_42_1
top_kernel_sparsemux_17_3_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_sparsemux_17_6_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_mul_24s_24s_48_1_1
top_kernel_sparsemux_33_6_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_denom_row_RAM_1P_BRAM_1R1W
top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W
top_kernel_A_m_axi
top_kernel_C_m_axi
top_kernel_control_s_axi
top_kernel_Pipeline_VITIS_LOOP_37_1
top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4
top_kernel_Pipeline_VITIS_LOOP_74_5
top_kernel_Pipeline_VITIS_LOOP_93_7
top_kernel_Pipeline_VITIS_LOOP_103_9_VITIS_LOOP_104_10
top_kernel
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top-io-be.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_37_1.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_74_5.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_93_7.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_103_9_VITIS_LOOP_104_10.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.constraint.tcl 
Execute       sc_get_clocks top_kernel 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.constraint.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs pwd=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:   auto_impl: eval: -flow impl -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-flow impl -rtl verilog'
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO-FLOW: DBG:PUTS: automg_wrap -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -rtl vlog -tool Vivado -impltomg_flag
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.14 sec.
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.constraint.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs pwd=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/autopilot.rtl.models.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:PUTS: debug_in_auto_impl: vlog exec /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/impl/verilog/impl.sh
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report topinfo_dict='RtlTopPrefix {} RtlSubPrefix top_kernel_ TopModuleNoPrefix top_kernel TopModuleWithPrefix top_kernel' export_design_flow='impl' impl_dir='/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/impl' lang='verilog' out_dir=''
INFO-FLOW: DBG:PUTS:     auto_impl_report: impl processing xml
Execute       ap_part_info -quiet -data family -name xczu3eg-sbva484-1-e 
INFO-FLOW: DBG:PUTS:     writing export xml file: /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/impl/report/verilog/export_impl.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode0x7f9431f562e8' export_design_flow='impl' export_rpt='/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/impl/report/verilog/export_impl.rpt' rpt_txt_var=''
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_impl.rpt
INFO-FLOW: DBG:PUTS:     auto_impl_report: syn processing xml
Execute       ap_part_info -quiet -data family -name xczu3eg-sbva484-1-e 
INFO-FLOW: DBG:PUTS:     writing export xml file: /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/impl/report/verilog/export_syn.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode0x7f9431faeac8' export_design_flow='syn' export_rpt='/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/impl/report/verilog/export_syn.rpt' rpt_txt_var=''
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_syn.rpt
Execute       send_msg_by_id INFO @200-802@%s project_1/hls/impl/export.zip 
INFO: [HLS 200-802] Generated output file project_1/hls/impl/export.zip
Command     export_design done; 965.58 sec.
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:16:05; Allocated memory: 0.000 MB.
Execute     cleanup_all 
Command     cleanup_all done; 0.15 sec.
Execute         source -notrace -encoding utf-8 /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute           source -encoding utf-8 /tools/software/xilinx/2025.1.1/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
INFO-FLOW: Workspace /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls opened at Sun Feb 01 00:36:29 EST 2026
Execute         ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute         set_part xczu3eg-sbva484-1-e 
Execute           create_platform xczu3eg-sbva484-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx//2025.1.1/Vitis/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx//2025.1.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
Command           create_platform done; 4.05 sec.
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command           ap_source done; 0.14 sec.
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute           config_compile -quiet -complex-mul-dsp=0 
Command         set_part done; 4.24 sec.
Execute         send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute         send_msg_by_id INFO @200-1464@%s config_unroll -tripcount_threshold=0 
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=0
Execute         config_unroll -tripcount_threshold=0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
Execute         send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=0 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
Execute         config_compile -pipeline_loops=0 
Execute         send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute         config_compile -complex-mul-dsp=0 
Execute         send_msg_by_id INFO @200-1464@%s config_export -flow=impl 
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
Execute         config_export -flow=impl 
Execute         send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute         config_export -format=ip_catalog 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle.tcl 
Execute           source /tools/software/xilinx/2025.1.1/tps/tcl/tcllib2.0/yaml/huddle_types.tcl 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcllib2.0/yaml/json2huddle.tcl 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcllib2.0/try/try.tcl 
Execute         send_msg_by_id INFO @200-2174@%s%s component /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg 
INFO: [HLS 200-2174] Applying component config ini file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg
Execute         apply_ini /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg 
Execute           send_msg_by_id INFO @200-1465@%s 'param.hls.enable_hidden_option_error=false' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying config ini 'param.hls.enable_hidden_option_error=false' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(4)
Execute           send_msg_by_id INFO @200-1465@%s 'syn.file=../top.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=../top.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(7)
Execute           add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
Execute           send_msg_by_id INFO @200-1465@%s 'tb.file=../host.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=../host.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(9)
Execute           add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
Execute           send_msg_by_id INFO @200-1465@%s 'syn.top=top_kernel' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying config ini 'syn.top=top_kernel' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(8)
Execute           set_top top_kernel 
Execute           send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(6) 
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(6)
Execute           send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute           send_msg_by_id INFO @200-1464@%s config_unroll -tripcount_threshold=0 
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=0
Execute           config_unroll -tripcount_threshold=0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
Execute           send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=0 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
Execute           config_compile -pipeline_loops=0 
Execute           send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute           config_compile -complex-mul-dsp=0 
Execute           send_msg_by_id INFO @200-1464@%s config_export -flow=impl 
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
Execute           config_export -flow=impl 
Execute           send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute           config_export -format=ip_catalog 
Execute           send_msg_by_id INFO @200-1465@%s 'part=xczu3eg-sbva484-1-e' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying config ini 'part=xczu3eg-sbva484-1-e' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(1)
Execute           set_part xczu3eg-sbva484-1-e 
Execute             create_platform xczu3eg-sbva484-1-e -board  
Command             create_platform done; 0.29 sec.
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command             ap_source done; 0.13 sec.
Execute             ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute             config_compile -quiet -complex-mul-dsp=0 
Command           set_part done; 0.5 sec.
Execute           send_msg_by_id INFO @200-1465@%s 'clock=10ns' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying config ini 'clock=10ns' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(5)
Execute           create_clock -period 10ns 
Execute           send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(10)
Execute           config_export -format=ip_catalog 
Execute           send_msg_by_id INFO @200-1465@%s 'syn.compile.pipeline_loops=0' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying config ini 'syn.compile.pipeline_loops=0' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(11)
Execute           config_compile -pipeline_loops=0 
Execute           send_msg_by_id INFO @200-1465@%s 'syn.unroll.tripcount_threshold=0' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying config ini 'syn.unroll.tripcount_threshold=0' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(12)
Execute           config_unroll -tripcount_threshold=0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
Execute           send_msg_by_id INFO @200-1465@%s 'vivado.flow=impl' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying config ini 'vivado.flow=impl' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(13)
Execute           config_export -flow=impl 
Command         apply_ini done; 0.73 sec.
Execute         write_component -config /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg 
Execute           send_msg_by_id INFO @200-2176@%s /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/vitis-comp.json 
INFO: [HLS 200-2176] Writing Vitis IDE component file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/vitis-comp.json
Execute         write_ini /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg -apsfile /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/hls.aps -filepaths relative 
Execute           send_msg_by_id INFO @200-1915@%s /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg
Command       open_solution done; 5.09 sec.
Command     open_component done; 5.09 sec.
Execute     set_top top_kernel 
INFO: [HLS 200-1510] Running: set_top top_kernel 
Execute     add_files top.cpp 
INFO: [HLS 200-1510] Running: add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
Execute     add_files -tb host.cpp 
INFO: [HLS 200-1510] Running: add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
Execute     config_unroll -tripcount_threshold 0 
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
Execute     config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
Execute     set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
Execute       create_platform xczu3eg-sbva484-1-e -board  
Command       create_platform done; 0.23 sec.
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.4 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       ::AP::init_summary_file csynth 
Execute         AP::app_get_file_relativeroot [AP::app_get_root] {}
Command       AP::init_summary_file done; 7.57 sec.
Execute       write_ini /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg -apsfile /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/hls.aps -filepaths relative 
Execute         send_msg_by_id INFO @200-1915@%s /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector top.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.cpp.xilinx-performance-pragma-detector.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.cpp.xilinx-performance-pragma-detector.err.log
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.4 seconds. CPU system time: 0.13 seconds. Elapsed time: 8.14 seconds; current allocated memory: 0.000 MB.
Execute         set_directive_top top_kernel -name=top_kernel 
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling top.cpp as C++
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang top.cpp -foptimization-record-file=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/tools/software/xilinx/2025.1.1/Vitis/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx//2025.1.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sbva484-1-e > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.cpp.clang.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx//2025.1.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sbva484-1-e > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/clang.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp  -target fpga  -directive=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/.systemc_flag -fix-errors /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.74 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp  -target fpga  -directive=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/all.directive.json -fix-errors /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.06 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcllib2.0/yaml/yaml.tcl 
Command         clang_tidy done; 1.52 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.bc -hls-platform-db-name=/tools/software/xilinx//2025.1.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sbva484-1-e > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.clang.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.34 seconds. CPU system time: 1.17 seconds. Elapsed time: 6.65 seconds; current allocated memory: 0.000 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.0.bc -args  "/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.g.bc"  
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.g.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.0.bc > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Execute         run_link_or_opt -opt -out /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc -args /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.11 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc -args /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libhlsmc++_39.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command         run_link_or_opt done; 2.44 sec.
Execute         run_link_or_opt -opt -out /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc -args /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top_kernel -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top_kernel -reflow-float-conversion -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 1.03 sec.
Execute         run_link_or_opt -out /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc -args /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libfloatconversion_39.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Execute         run_link_or_opt -opt -out /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc -args /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top_kernel 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=top_kernel -mllvm -hls-db-dir -mllvm /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -reflow-unroll-size-threshold=10000 -mllvm -reflow-unroll-cost-threshold=1000000 -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=0 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-force-aggressive-unroll=0 -mllvm -reflow-aggressive-unroll-adjust-factor=1.000000 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -reflow-enable-critical-path-for-performance=1 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -reflow-dump-extra-complexity-metric=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=2.7 -x ir /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/software/xilinx//2025.1.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sbva484-1-e 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 6,372 Compile/Link (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 6,372 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,259 Unroll/Inline (step 1) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 2,259 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,244 Unroll/Inline (step 2) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,244 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 888 Unroll/Inline (step 3) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 888 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 869 Unroll/Inline (step 4) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 869 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,502 Array/Struct (step 1) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 2,502 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,983 Array/Struct (step 2) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,983 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,986 Array/Struct (step 3) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,986 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,989 Array/Struct (step 4) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,989 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,313 Array/Struct (step 5) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 2,313 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,054 Performance (step 1) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 2,054 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,929 Performance (step 2) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,929 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,929 Performance (step 3) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,929 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,929 Performance (step 4) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,929 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,933 HW Transforms (step 1) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,933 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,952 HW Transforms (step 2) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,952 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_90_6' is marked as complete unroll implied by the pipeline pragma (top.cpp:90:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_78_4' is marked as complete unroll implied by the pipeline pragma (top.cpp:78:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_90_6' (top.cpp:90:19) in function 'top_kernel' completely with a factor of 8 (top.cpp:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_78_4' (top.cpp:78:19) in function 'top_kernel' completely with a factor of 8 (top.cpp:13:0)
WARNING: [HLS 214-167] The program may have out of bound array access on variable '_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A' (top.cpp:52:20)
WARNING: [HLS 214-167] The program may have out of bound array access on variable '_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3tmp' (top.cpp:106:40)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3tmp': Cyclic partitioning with factor 8 on dimension 2. (top.cpp:20:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A': Cyclic partitioning with factor 8 on dimension 2. (top.cpp:19:0)
INFO: [HLS 214-248] Applying array_partition to 'col_sum': Complete partitioning on dimension 1. (top.cpp:30:9)
INFO: [HLS 214-248] Applying array_partition to 'scale': Complete partitioning on dimension 1. (top.cpp:31:12)
INFO: [HLS 214-241] Aggregating maxi variable 'C_DRAM' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'A_DRAM' with compact=none mode in 32-bits
WARNING: [HLS 214-167] The program may have out of bound array access on variable '_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3tmp_0' (top.cpp:106:40)
WARNING: [HLS 214-167] The program may have out of bound array access on variable '_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3tmp_1' (top.cpp:106:40)
WARNING: [HLS 214-167] The program may have out of bound array access on variable '_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3tmp_2' (top.cpp:106:40)
WARNING: [HLS 214-167] The program may have out of bound array access on variable '_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3tmp_3' (top.cpp:106:40)
WARNING: [HLS 214-167] The program may have out of bound array access on variable '_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3tmp_4' (top.cpp:106:40)
WARNING: [HLS 214-167] The program may have out of bound array access on variable '_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3tmp_5' (top.cpp:106:40)
WARNING: [HLS 214-167] The program may have out of bound array access on variable '_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3tmp_6' (top.cpp:106:40)
WARNING: [HLS 214-167] The program may have out of bound array access on variable '_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3tmp_7' (top.cpp:106:40)
INFO: [HLS 214-115] Multiple burst reads of length 16384 and bit width 32 in loop 'VITIS_LOOP_49_2'(top.cpp:49:22) has been inferred on bundle 'A'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:49:22)
INFO: [HLS 214-115] Multiple burst writes of length 16384 and bit width 32 in loop 'VITIS_LOOP_101_7'(top.cpp:101:23) has been inferred on bundle 'C'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:101:23)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.38 seconds. CPU system time: 1.13 seconds. Elapsed time: 9.28 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 0.000 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top top_kernel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.0.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.24 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.1.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.21 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.2.prechk.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 0.000 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.1.bc to /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -extract-subproc -global-constprop -deadargelim -globaldce -legalize-global -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -canonicalize-dataflow -directive-preproc -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.1.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.1.tmp.bc -f 
Command           transform done; 0.88 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.1.tmp.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:37:9) to (top.cpp:36:19) in function 'top_kernel'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:70:9) to (top.cpp:83:24) in function 'top_kernel'... converting 3 basic blocks.
Command           transform done; 0.4 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.32 seconds; current allocated memory: 0.000 MB.
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -gvn -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -drop-inferred-ii -dump-complexity-metric /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.2.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_101_7'(top.cpp:101:23) and 'VITIS_LOOP_103_8'(top.cpp:103:27) in function 'top_kernel' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_101_7' (top.cpp:101:23) in function 'top_kernel'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.63' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.62' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.61' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.60' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.59' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.58' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.57' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.56' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.55' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.54' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.53' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.52' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.51' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.50' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.49' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.48' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.47' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.46' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.45' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.44' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.43' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.42' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.41' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.40' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.39' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.38' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.37' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.36' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.35' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.34' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.33' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.32' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.31' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.30' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.29' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.28' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.27' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.26' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.25' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.24' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.23' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.22' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.21' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.20' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.19' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.18' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.17' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.16' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.15' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.14' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.13' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.12' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.11' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.10' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.9' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.8' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.7' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.6' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.5' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.4' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.3' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.2' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.1' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.63' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.62' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.61' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.60' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.59' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.58' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.57' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.56' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.55' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.54' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.53' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.52' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.51' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.50' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.49' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.48' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.47' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.46' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.45' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.44' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.43' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.42' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.41' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.40' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.39' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.38' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.37' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.36' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.35' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.34' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.33' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.32' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.31' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.30' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.29' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.28' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.27' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.26' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.25' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.24' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.23' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.22' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.21' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.20' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.19' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.18' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.17' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.16' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.15' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.14' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.13' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.12' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.11' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.10' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.9' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.8' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.7' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.6' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.5' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.4' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.3' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.2' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.1' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum' (top.cpp:30).
Execute             auto_get_db
Command           transform done; 1.11 sec.
INFO-FLOW: Building ssdm...
Execute           transform -hls -cdfg-build /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.3.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command           transform done; 0.17 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.28 seconds; current allocated memory: 0.000 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 3.11 sec.
Command       elaborate done; 19.07 sec.
Execute       ap_eval exec zip -j /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'top_kernel' ...
Execute         ap_set_top_model top_kernel 
Execute         get_model_list top_kernel -filter all-wo-channel -topdown 
Execute         preproc_iomode -model top_kernel 
Execute         preproc_iomode -model top_kernel_Pipeline_VITIS_LOOP_101_7_VITIS_LOOP_103_8 
Execute         preproc_iomode -model top_kernel_Pipeline_VITIS_LOOP_88_5 
Execute         preproc_iomode -model top_kernel_Pipeline_VITIS_LOOP_69_3 
Execute         preproc_iomode -model top_kernel_Pipeline_VITIS_LOOP_49_2 
Execute         get_model_list top_kernel -filter all-wo-channel 
INFO-FLOW: Model list for configure: top_kernel_Pipeline_VITIS_LOOP_49_2 top_kernel_Pipeline_VITIS_LOOP_69_3 top_kernel_Pipeline_VITIS_LOOP_88_5 top_kernel_Pipeline_VITIS_LOOP_101_7_VITIS_LOOP_103_8 top_kernel
INFO-FLOW: Configuring Module : top_kernel_Pipeline_VITIS_LOOP_49_2 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_49_2 
Execute         apply_spec_resource_limit top_kernel_Pipeline_VITIS_LOOP_49_2 
INFO-FLOW: Configuring Module : top_kernel_Pipeline_VITIS_LOOP_69_3 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_69_3 
Execute         apply_spec_resource_limit top_kernel_Pipeline_VITIS_LOOP_69_3 
INFO-FLOW: Configuring Module : top_kernel_Pipeline_VITIS_LOOP_88_5 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_88_5 
Execute         apply_spec_resource_limit top_kernel_Pipeline_VITIS_LOOP_88_5 
INFO-FLOW: Configuring Module : top_kernel_Pipeline_VITIS_LOOP_101_7_VITIS_LOOP_103_8 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_101_7_VITIS_LOOP_103_8 
Execute         apply_spec_resource_limit top_kernel_Pipeline_VITIS_LOOP_101_7_VITIS_LOOP_103_8 
INFO-FLOW: Configuring Module : top_kernel ...
Execute         set_default_model top_kernel 
Execute         apply_spec_resource_limit top_kernel 
INFO-FLOW: Model list for preprocess: top_kernel_Pipeline_VITIS_LOOP_49_2 top_kernel_Pipeline_VITIS_LOOP_69_3 top_kernel_Pipeline_VITIS_LOOP_88_5 top_kernel_Pipeline_VITIS_LOOP_101_7_VITIS_LOOP_103_8 top_kernel
INFO-FLOW: Preprocessing Module: top_kernel_Pipeline_VITIS_LOOP_49_2 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_49_2 
Execute         cdfg_preprocess -model top_kernel_Pipeline_VITIS_LOOP_49_2 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_49_2 
INFO-FLOW: Preprocessing Module: top_kernel_Pipeline_VITIS_LOOP_69_3 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_69_3 
Execute         cdfg_preprocess -model top_kernel_Pipeline_VITIS_LOOP_69_3 
Command         cdfg_preprocess done; 0.24 sec.
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_69_3 
INFO-FLOW: Preprocessing Module: top_kernel_Pipeline_VITIS_LOOP_88_5 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_88_5 
Execute         cdfg_preprocess -model top_kernel_Pipeline_VITIS_LOOP_88_5 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_88_5 
INFO-FLOW: Preprocessing Module: top_kernel_Pipeline_VITIS_LOOP_101_7_VITIS_LOOP_103_8 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_101_7_VITIS_LOOP_103_8 
Execute         cdfg_preprocess -model top_kernel_Pipeline_VITIS_LOOP_101_7_VITIS_LOOP_103_8 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_101_7_VITIS_LOOP_103_8 
INFO-FLOW: Preprocessing Module: top_kernel ...
Execute         set_default_model top_kernel 
Execute         cdfg_preprocess -model top_kernel 
Execute         rtl_gen_preprocess top_kernel 
INFO-FLOW: Model list for synthesis: top_kernel_Pipeline_VITIS_LOOP_49_2 top_kernel_Pipeline_VITIS_LOOP_69_3 top_kernel_Pipeline_VITIS_LOOP_88_5 top_kernel_Pipeline_VITIS_LOOP_101_7_VITIS_LOOP_103_8 top_kernel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_49_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_49_2 
Execute         schedule -model top_kernel_Pipeline_VITIS_LOOP_49_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_49_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.46 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_49_2.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Command             ap_part_info done; 0.11 sec.
Command           list_part done; 0.11 sec.
Command         syn_report done; 0.13 sec.
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_49_2.sched.adb -f 
INFO-FLOW: Finish scheduling top_kernel_Pipeline_VITIS_LOOP_49_2.
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_49_2 
Execute         bind -model top_kernel_Pipeline_VITIS_LOOP_49_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.14 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_49_2.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_49_2.bind.adb -f 
INFO-FLOW: Finish binding top_kernel_Pipeline_VITIS_LOOP_49_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_69_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_69_3 
Execute         schedule -model top_kernel_Pipeline_VITIS_LOOP_69_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_69_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 43, loop 'VITIS_LOOP_69_3'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.28 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.33 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_69_3.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Command         syn_report done; 0.13 sec.
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_69_3.sched.adb -f 
INFO-FLOW: Finish scheduling top_kernel_Pipeline_VITIS_LOOP_69_3.
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_69_3 
Execute         bind -model top_kernel_Pipeline_VITIS_LOOP_69_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.34 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_69_3.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Command         syn_report done; 0.19 sec.
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_69_3.bind.adb -f 
Command         db_write done; 0.14 sec.
INFO-FLOW: Finish binding top_kernel_Pipeline_VITIS_LOOP_69_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_88_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_88_5 
Execute         schedule -model top_kernel_Pipeline_VITIS_LOOP_88_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_88_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_88_5'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.25 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_88_5.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Command             ap_part_info done; 0.11 sec.
Command           list_part done; 0.11 sec.
Command         syn_report done; 0.13 sec.
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_88_5.sched.adb -f 
INFO-FLOW: Finish scheduling top_kernel_Pipeline_VITIS_LOOP_88_5.
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_88_5 
Execute         bind -model top_kernel_Pipeline_VITIS_LOOP_88_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.18 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_88_5.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_88_5.bind.adb -f 
INFO-FLOW: Finish binding top_kernel_Pipeline_VITIS_LOOP_88_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_101_7_VITIS_LOOP_103_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_101_7_VITIS_LOOP_103_8 
Execute         schedule -model top_kernel_Pipeline_VITIS_LOOP_101_7_VITIS_LOOP_103_8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_101_7_VITIS_LOOP_103_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_101_7_VITIS_LOOP_103_8'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_101_7_VITIS_LOOP_103_8.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_101_7_VITIS_LOOP_103_8.sched.adb -f 
INFO-FLOW: Finish scheduling top_kernel_Pipeline_VITIS_LOOP_101_7_VITIS_LOOP_103_8.
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_101_7_VITIS_LOOP_103_8 
Execute         bind -model top_kernel_Pipeline_VITIS_LOOP_101_7_VITIS_LOOP_103_8 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_101_7_VITIS_LOOP_103_8.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_101_7_VITIS_LOOP_103_8.bind.adb -f 
INFO-FLOW: Finish binding top_kernel_Pipeline_VITIS_LOOP_101_7_VITIS_LOOP_103_8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_kernel 
Execute         schedule -model top_kernel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.19 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.sched.adb -f 
INFO-FLOW: Finish scheduling top_kernel.
Execute         set_default_model top_kernel 
Execute         bind -model top_kernel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.bind.adb -f 
INFO-FLOW: Finish binding top_kernel.
Execute         get_model_list top_kernel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_49_2 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_69_3 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_88_5 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_101_7_VITIS_LOOP_103_8 
Execute         rtl_gen_preprocess top_kernel 
INFO-FLOW: Model list for RTL generation: top_kernel_Pipeline_VITIS_LOOP_49_2 top_kernel_Pipeline_VITIS_LOOP_69_3 top_kernel_Pipeline_VITIS_LOOP_88_5 top_kernel_Pipeline_VITIS_LOOP_101_7_VITIS_LOOP_103_8 top_kernel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_49_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top_kernel_Pipeline_VITIS_LOOP_49_2 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_49_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_49_2' pipeline 'VITIS_LOOP_49_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_49_2/m_axi_A_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_49_2/m_axi_A_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_49_2/m_axi_A_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_49_2/m_axi_A_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_49_2/m_axi_A_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_49_2/m_axi_A_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_49_2/m_axi_A_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_49_2/m_axi_A_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_49_2/m_axi_A_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_49_2/m_axi_A_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_49_2/m_axi_A_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_49_2/m_axi_A_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_49_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 0.000 MB.
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_49_2 -style xilinx -f -lang vhdl -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/vhdl/top_kernel_top_kernel_Pipeline_VITIS_LOOP_49_2 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_49_2 -style xilinx -f -lang vlog -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_49_2 
Execute         syn_report -csynth -model top_kernel_Pipeline_VITIS_LOOP_49_2 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_49_2_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model top_kernel_Pipeline_VITIS_LOOP_49_2 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_49_2_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model top_kernel_Pipeline_VITIS_LOOP_49_2 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_49_2.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_49_2 -f -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_49_2.adb 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_49_2 -bindview -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top_kernel_Pipeline_VITIS_LOOP_49_2 -p /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_49_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_69_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top_kernel_Pipeline_VITIS_LOOP_69_3 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_69_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_69_3' pipeline 'VITIS_LOOP_69_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_38ns_24s_38_42_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_24_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_69_3'.
Command         create_rtl_model done; 0.77 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.91 seconds; current allocated memory: 0.000 MB.
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_69_3 -style xilinx -f -lang vhdl -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/vhdl/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_3 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_69_3 -style xilinx -f -lang vlog -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_3 
Execute         syn_report -csynth -model top_kernel_Pipeline_VITIS_LOOP_69_3 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_69_3_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model top_kernel_Pipeline_VITIS_LOOP_69_3 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_69_3_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model top_kernel_Pipeline_VITIS_LOOP_69_3 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_69_3.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_69_3 -f -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_69_3.adb 
Command         db_write done; 0.14 sec.
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_69_3 -bindview -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top_kernel_Pipeline_VITIS_LOOP_69_3 -p /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_69_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_88_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top_kernel_Pipeline_VITIS_LOOP_88_5 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_88_5.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_6_24_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_88_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.15 seconds. Elapsed time: 0.87 seconds; current allocated memory: 0.000 MB.
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_88_5 -style xilinx -f -lang vhdl -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/vhdl/top_kernel_top_kernel_Pipeline_VITIS_LOOP_88_5 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_88_5 -style xilinx -f -lang vlog -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_88_5 
Execute         syn_report -csynth -model top_kernel_Pipeline_VITIS_LOOP_88_5 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_88_5_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model top_kernel_Pipeline_VITIS_LOOP_88_5 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_88_5_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model top_kernel_Pipeline_VITIS_LOOP_88_5 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_88_5.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_88_5 -f -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_88_5.adb 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_88_5 -bindview -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top_kernel_Pipeline_VITIS_LOOP_88_5 -p /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_88_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_101_7_VITIS_LOOP_103_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top_kernel_Pipeline_VITIS_LOOP_101_7_VITIS_LOOP_103_8 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_101_7_VITIS_LOOP_103_8.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_101_7_VITIS_LOOP_103_8' pipeline 'VITIS_LOOP_101_7_VITIS_LOOP_103_8' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_101_7_VITIS_LOOP_103_8/m_axi_C_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_101_7_VITIS_LOOP_103_8/m_axi_C_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_101_7_VITIS_LOOP_103_8/m_axi_C_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_101_7_VITIS_LOOP_103_8/m_axi_C_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_101_7_VITIS_LOOP_103_8/m_axi_C_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_101_7_VITIS_LOOP_103_8/m_axi_C_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_101_7_VITIS_LOOP_103_8/m_axi_C_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_101_7_VITIS_LOOP_103_8/m_axi_C_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_101_7_VITIS_LOOP_103_8/m_axi_C_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_101_7_VITIS_LOOP_103_8/m_axi_C_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_101_7_VITIS_LOOP_103_8/m_axi_C_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_101_7_VITIS_LOOP_103_8/m_axi_C_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_101_7_VITIS_LOOP_103_8/m_axi_C_0_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_24s_24s_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_129_6_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_101_7_VITIS_LOOP_103_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 0.000 MB.
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_101_7_VITIS_LOOP_103_8 -style xilinx -f -lang vhdl -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/vhdl/top_kernel_top_kernel_Pipeline_VITIS_LOOP_101_7_VITIS_LOOP_103_8 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_101_7_VITIS_LOOP_103_8 -style xilinx -f -lang vlog -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_101_7_VITIS_LOOP_103_8 
Execute         syn_report -csynth -model top_kernel_Pipeline_VITIS_LOOP_101_7_VITIS_LOOP_103_8 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_101_7_VITIS_LOOP_103_8_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model top_kernel_Pipeline_VITIS_LOOP_101_7_VITIS_LOOP_103_8 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_101_7_VITIS_LOOP_103_8_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model top_kernel_Pipeline_VITIS_LOOP_101_7_VITIS_LOOP_103_8 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_101_7_VITIS_LOOP_103_8.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_101_7_VITIS_LOOP_103_8 -f -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_101_7_VITIS_LOOP_103_8.adb 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_101_7_VITIS_LOOP_103_8 -bindview -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top_kernel_Pipeline_VITIS_LOOP_101_7_VITIS_LOOP_103_8 -p /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_101_7_VITIS_LOOP_103_8 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top_kernel -top_prefix  -sub_prefix top_kernel_ -mg_file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A_DRAM', 'C_DRAM' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel'.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_denom_row_RAM_1P_BRAM_1R1W' using block RAMs.
Command         create_rtl_model done; 0.22 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.41 seconds; current allocated memory: 0.000 MB.
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_kernel -istop -style xilinx -f -lang vhdl -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/vhdl/top_kernel 
Execute         gen_rtl top_kernel -istop -style xilinx -f -lang vlog -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/verilog/top_kernel 
Execute         syn_report -csynth -model top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model top_kernel -f -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.adb 
Execute         db_write -model top_kernel -bindview -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top_kernel -p /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel 
Execute         export_constraint_db -f -tool general -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.constraint.tcl 
Execute         syn_report -designview -model top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.design.xml 
Execute         syn_report -csynthDesign -model top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth.rpt -MHOut /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -wcfg -model top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.protoinst 
Execute         sc_get_clocks top_kernel 
Execute         sc_get_portdomain top_kernel 
INFO-FLOW: Model list for RTL component generation: top_kernel_Pipeline_VITIS_LOOP_49_2 top_kernel_Pipeline_VITIS_LOOP_69_3 top_kernel_Pipeline_VITIS_LOOP_88_5 top_kernel_Pipeline_VITIS_LOOP_101_7_VITIS_LOOP_103_8 top_kernel
INFO-FLOW: Handling components in module [top_kernel_Pipeline_VITIS_LOOP_49_2] ... 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_49_2.compgen.tcl 
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [top_kernel_Pipeline_VITIS_LOOP_69_3] ... 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_69_3.compgen.tcl 
INFO-FLOW: Found component top_kernel_sdiv_38ns_24s_38_42_1.
INFO-FLOW: Append model top_kernel_sdiv_38ns_24s_38_42_1
INFO-FLOW: Found component top_kernel_sparsemux_17_3_24_1_1.
INFO-FLOW: Append model top_kernel_sparsemux_17_3_24_1_1
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [top_kernel_Pipeline_VITIS_LOOP_88_5] ... 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_88_5.compgen.tcl 
INFO-FLOW: Found component top_kernel_sparsemux_17_6_24_1_1.
INFO-FLOW: Append model top_kernel_sparsemux_17_6_24_1_1
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [top_kernel_Pipeline_VITIS_LOOP_101_7_VITIS_LOOP_103_8] ... 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_101_7_VITIS_LOOP_103_8.compgen.tcl 
INFO-FLOW: Found component top_kernel_mul_24s_24s_48_1_1.
INFO-FLOW: Append model top_kernel_mul_24s_24s_48_1_1
INFO-FLOW: Found component top_kernel_sparsemux_129_6_24_1_1.
INFO-FLOW: Append model top_kernel_sparsemux_129_6_24_1_1
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [top_kernel] ... 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.tcl 
INFO-FLOW: Found component top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W.
INFO-FLOW: Append model top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W
INFO-FLOW: Found component top_kernel_denom_row_RAM_1P_BRAM_1R1W.
INFO-FLOW: Append model top_kernel_denom_row_RAM_1P_BRAM_1R1W
INFO-FLOW: Found component top_kernel_A_m_axi.
INFO-FLOW: Append model top_kernel_A_m_axi
INFO-FLOW: Found component top_kernel_C_m_axi.
INFO-FLOW: Append model top_kernel_C_m_axi
INFO-FLOW: Found component top_kernel_control_s_axi.
INFO-FLOW: Append model top_kernel_control_s_axi
INFO-FLOW: Append model top_kernel_Pipeline_VITIS_LOOP_49_2
INFO-FLOW: Append model top_kernel_Pipeline_VITIS_LOOP_69_3
INFO-FLOW: Append model top_kernel_Pipeline_VITIS_LOOP_88_5
INFO-FLOW: Append model top_kernel_Pipeline_VITIS_LOOP_101_7_VITIS_LOOP_103_8
INFO-FLOW: Append model top_kernel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: top_kernel_flow_control_loop_pipe_sequential_init top_kernel_sdiv_38ns_24s_38_42_1 top_kernel_sparsemux_17_3_24_1_1 top_kernel_flow_control_loop_pipe_sequential_init top_kernel_sparsemux_17_6_24_1_1 top_kernel_flow_control_loop_pipe_sequential_init top_kernel_mul_24s_24s_48_1_1 top_kernel_sparsemux_129_6_24_1_1 top_kernel_flow_control_loop_pipe_sequential_init top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W top_kernel_denom_row_RAM_1P_BRAM_1R1W top_kernel_A_m_axi top_kernel_C_m_axi top_kernel_control_s_axi top_kernel_Pipeline_VITIS_LOOP_49_2 top_kernel_Pipeline_VITIS_LOOP_69_3 top_kernel_Pipeline_VITIS_LOOP_88_5 top_kernel_Pipeline_VITIS_LOOP_101_7_VITIS_LOOP_103_8 top_kernel
INFO-FLOW: Generating /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_kernel_sdiv_38ns_24s_38_42_1
INFO-FLOW: To file: write model top_kernel_sparsemux_17_3_24_1_1
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_kernel_sparsemux_17_6_24_1_1
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_kernel_mul_24s_24s_48_1_1
INFO-FLOW: To file: write model top_kernel_sparsemux_129_6_24_1_1
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W
INFO-FLOW: To file: write model top_kernel_denom_row_RAM_1P_BRAM_1R1W
INFO-FLOW: To file: write model top_kernel_A_m_axi
INFO-FLOW: To file: write model top_kernel_C_m_axi
INFO-FLOW: To file: write model top_kernel_control_s_axi
INFO-FLOW: To file: write model top_kernel_Pipeline_VITIS_LOOP_49_2
INFO-FLOW: To file: write model top_kernel_Pipeline_VITIS_LOOP_69_3
INFO-FLOW: To file: write model top_kernel_Pipeline_VITIS_LOOP_88_5
INFO-FLOW: To file: write model top_kernel_Pipeline_VITIS_LOOP_101_7_VITIS_LOOP_103_8
INFO-FLOW: To file: write model top_kernel
INFO-FLOW: Generating /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.15 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/vhdl' dstVlogDir='/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/vlog' tclDir='/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db' modelList='top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_sdiv_38ns_24s_38_42_1
top_kernel_sparsemux_17_3_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_sparsemux_17_6_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_mul_24s_24s_48_1_1
top_kernel_sparsemux_129_6_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W
top_kernel_denom_row_RAM_1P_BRAM_1R1W
top_kernel_A_m_axi
top_kernel_C_m_axi
top_kernel_control_s_axi
top_kernel_Pipeline_VITIS_LOOP_49_2
top_kernel_Pipeline_VITIS_LOOP_69_3
top_kernel_Pipeline_VITIS_LOOP_88_5
top_kernel_Pipeline_VITIS_LOOP_101_7_VITIS_LOOP_103_8
top_kernel
' expOnly='0'
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_49_2.compgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_69_3.compgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_88_5.compgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_101_7_VITIS_LOOP_103_8.compgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.tcl 
Execute           source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.5 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.78 seconds; current allocated memory: 0.000 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='top_kernel_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.3 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_sdiv_38ns_24s_38_42_1
top_kernel_sparsemux_17_3_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_sparsemux_17_6_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_mul_24s_24s_48_1_1
top_kernel_sparsemux_129_6_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W
top_kernel_denom_row_RAM_1P_BRAM_1R1W
top_kernel_A_m_axi
top_kernel_C_m_axi
top_kernel_control_s_axi
top_kernel_Pipeline_VITIS_LOOP_49_2
top_kernel_Pipeline_VITIS_LOOP_69_3
top_kernel_Pipeline_VITIS_LOOP_88_5
top_kernel_Pipeline_VITIS_LOOP_101_7_VITIS_LOOP_103_8
top_kernel
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top-io-be.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_49_2.tbgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_69_3.tbgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_88_5.tbgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_101_7_VITIS_LOOP_103_8.tbgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.constraint.tcl 
Execute         sc_get_clocks top_kernel 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME A_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME A DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME C_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME C DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} cache_nodes {} report_dict {TOPINST top_kernel MODULE2INSTS {top_kernel top_kernel top_kernel_Pipeline_VITIS_LOOP_49_2 grp_top_kernel_Pipeline_VITIS_LOOP_49_2_fu_657 top_kernel_Pipeline_VITIS_LOOP_69_3 grp_top_kernel_Pipeline_VITIS_LOOP_69_3_fu_682 top_kernel_Pipeline_VITIS_LOOP_88_5 grp_top_kernel_Pipeline_VITIS_LOOP_88_5_fu_784 top_kernel_Pipeline_VITIS_LOOP_101_7_VITIS_LOOP_103_8 grp_top_kernel_Pipeline_VITIS_LOOP_101_7_VITIS_LOOP_103_8_fu_916} INST2MODULE {top_kernel top_kernel grp_top_kernel_Pipeline_VITIS_LOOP_49_2_fu_657 top_kernel_Pipeline_VITIS_LOOP_49_2 grp_top_kernel_Pipeline_VITIS_LOOP_69_3_fu_682 top_kernel_Pipeline_VITIS_LOOP_69_3 grp_top_kernel_Pipeline_VITIS_LOOP_88_5_fu_784 top_kernel_Pipeline_VITIS_LOOP_88_5 grp_top_kernel_Pipeline_VITIS_LOOP_101_7_VITIS_LOOP_103_8_fu_916 top_kernel_Pipeline_VITIS_LOOP_101_7_VITIS_LOOP_103_8} INSTDATA {top_kernel {DEPTH 1 CHILDREN {grp_top_kernel_Pipeline_VITIS_LOOP_49_2_fu_657 grp_top_kernel_Pipeline_VITIS_LOOP_69_3_fu_682 grp_top_kernel_Pipeline_VITIS_LOOP_88_5_fu_784 grp_top_kernel_Pipeline_VITIS_LOOP_101_7_VITIS_LOOP_103_8_fu_916}} grp_top_kernel_Pipeline_VITIS_LOOP_49_2_fu_657 {DEPTH 2 CHILDREN {}} grp_top_kernel_Pipeline_VITIS_LOOP_69_3_fu_682 {DEPTH 2 CHILDREN {}} grp_top_kernel_Pipeline_VITIS_LOOP_88_5_fu_784 {DEPTH 2 CHILDREN {}} grp_top_kernel_Pipeline_VITIS_LOOP_101_7_VITIS_LOOP_103_8_fu_916 {DEPTH 2 CHILDREN {}}} MODULEDATA {top_kernel_Pipeline_VITIS_LOOP_49_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln49_fu_285_p2 SOURCE top.cpp:49 VARIABLE icmp_ln49 LOOP VITIS_LOOP_49_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_fu_291_p2 SOURCE top.cpp:49 VARIABLE add_ln49 LOOP VITIS_LOOP_49_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_fu_368_p2 SOURCE top.cpp:53 VARIABLE add_ln53 LOOP VITIS_LOOP_49_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1_fu_373_p2 SOURCE top.cpp:53 VARIABLE add_ln53_1 LOOP VITIS_LOOP_49_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln53_fu_395_p2 SOURCE top.cpp:53 VARIABLE xor_ln53 LOOP VITIS_LOOP_49_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln53_fu_401_p2 SOURCE top.cpp:53 VARIABLE and_ln53 LOOP VITIS_LOOP_49_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln53_1_fu_407_p2 SOURCE top.cpp:53 VARIABLE xor_ln53_1 LOOP VITIS_LOOP_49_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_fu_413_p3 SOURCE top.cpp:53 VARIABLE select_ln53 LOOP VITIS_LOOP_49_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_1_fu_421_p3 SOURCE top.cpp:53 VARIABLE select_ln53_1 LOOP VITIS_LOOP_49_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_2_fu_429_p2 SOURCE top.cpp:54 VARIABLE j_2 LOOP VITIS_LOOP_49_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln55_fu_435_p2 SOURCE top.cpp:55 VARIABLE icmp_ln55 LOOP VITIS_LOOP_49_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_fu_458_p2 SOURCE top.cpp:56 VARIABLE add_ln56 LOOP VITIS_LOOP_49_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln56_fu_484_p2 SOURCE top.cpp:56 VARIABLE xor_ln56 LOOP VITIS_LOOP_49_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln56_fu_490_p2 SOURCE top.cpp:56 VARIABLE and_ln56 LOOP VITIS_LOOP_49_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln56_1_fu_496_p2 SOURCE top.cpp:56 VARIABLE xor_ln56_1 LOOP VITIS_LOOP_49_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln56_fu_502_p3 SOURCE top.cpp:56 VARIABLE select_ln56 LOOP VITIS_LOOP_49_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln56_1_fu_510_p3 SOURCE top.cpp:56 VARIABLE select_ln56_1 LOOP VITIS_LOOP_49_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_1_fu_524_p2 SOURCE top.cpp:57 VARIABLE i_1 LOOP VITIS_LOOP_49_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} top_kernel_Pipeline_VITIS_LOOP_69_3 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln69_fu_1660_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME idx_2_fu_1666_p2 SOURCE top.cpp:69 VARIABLE idx_2 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln75_fu_1715_p2 SOURCE top.cpp:75 VARIABLE icmp_ln75 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME denom_reg_fu_1720_p3 SOURCE top.cpp:75 VARIABLE denom_reg LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U12 SOURCE top.cpp:81 VARIABLE sdiv_ln81 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln81_fu_1879_p2 SOURCE top.cpp:81 VARIABLE icmp_ln81 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln81_1_fu_1885_p2 SOURCE top.cpp:81 VARIABLE icmp_ln81_1 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln81_fu_1891_p2 SOURCE top.cpp:81 VARIABLE or_ln81 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln81_fu_1897_p2 SOURCE top.cpp:81 VARIABLE xor_ln81 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln81_fu_1903_p2 SOURCE top.cpp:81 VARIABLE and_ln81 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln81_1_fu_1909_p2 SOURCE top.cpp:81 VARIABLE xor_ln81_1 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln81_1_fu_1915_p2 SOURCE top.cpp:81 VARIABLE or_ln81_1 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln81_1_fu_1921_p2 SOURCE top.cpp:81 VARIABLE and_ln81_1 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln81_fu_1927_p3 SOURCE top.cpp:81 VARIABLE select_ln81 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln81_2_fu_1935_p2 SOURCE top.cpp:81 VARIABLE or_ln81_2 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME t_1_fu_1941_p3 SOURCE top.cpp:81 VARIABLE t_1 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U20 SOURCE top.cpp:83 VARIABLE tmp_5 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sum_64_fu_2021_p2 SOURCE top.cpp:83 VARIABLE col_sum_64 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln83_1_fu_2027_p2 SOURCE top.cpp:83 VARIABLE add_ln83_1 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln83_fu_2033_p2 SOURCE top.cpp:83 VARIABLE icmp_ln83 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln83_fu_2152_p2 SOURCE top.cpp:83 VARIABLE xor_ln83 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln83_fu_2158_p2 SOURCE top.cpp:83 VARIABLE and_ln83 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln83_1_fu_2164_p2 SOURCE top.cpp:83 VARIABLE xor_ln83_1 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln83_1_fu_2170_p2 SOURCE top.cpp:83 VARIABLE and_ln83_1 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln83_2_fu_2176_p2 SOURCE top.cpp:83 VARIABLE xor_ln83_2 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U13 SOURCE top.cpp:81 VARIABLE sdiv_ln81_1 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln81_2_fu_2309_p2 SOURCE top.cpp:81 VARIABLE icmp_ln81_2 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln81_3_fu_2315_p2 SOURCE top.cpp:81 VARIABLE icmp_ln81_3 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln81_3_fu_2321_p2 SOURCE top.cpp:81 VARIABLE or_ln81_3 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln81_2_fu_2327_p2 SOURCE top.cpp:81 VARIABLE xor_ln81_2 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln81_2_fu_2333_p2 SOURCE top.cpp:81 VARIABLE and_ln81_2 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln81_3_fu_2339_p2 SOURCE top.cpp:81 VARIABLE xor_ln81_3 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln81_4_fu_2345_p2 SOURCE top.cpp:81 VARIABLE or_ln81_4 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln81_3_fu_2351_p2 SOURCE top.cpp:81 VARIABLE and_ln81_3 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln81_2_fu_2357_p3 SOURCE top.cpp:81 VARIABLE select_ln81_2 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln81_5_fu_2365_p2 SOURCE top.cpp:81 VARIABLE or_ln81_5 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME t_3_fu_2371_p3 SOURCE top.cpp:81 VARIABLE t_3 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U21 SOURCE top.cpp:83 VARIABLE tmp_35 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sum_65_fu_2451_p2 SOURCE top.cpp:83 VARIABLE col_sum_65 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln83_2_fu_2457_p2 SOURCE top.cpp:83 VARIABLE add_ln83_2 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln83_1_fu_2463_p2 SOURCE top.cpp:83 VARIABLE icmp_ln83_1 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln83_3_fu_2582_p2 SOURCE top.cpp:83 VARIABLE xor_ln83_3 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln83_2_fu_2588_p2 SOURCE top.cpp:83 VARIABLE and_ln83_2 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln83_4_fu_2594_p2 SOURCE top.cpp:83 VARIABLE xor_ln83_4 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln83_3_fu_2600_p2 SOURCE top.cpp:83 VARIABLE and_ln83_3 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln83_5_fu_2606_p2 SOURCE top.cpp:83 VARIABLE xor_ln83_5 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U14 SOURCE top.cpp:81 VARIABLE sdiv_ln81_2 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln81_4_fu_2739_p2 SOURCE top.cpp:81 VARIABLE icmp_ln81_4 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln81_5_fu_2745_p2 SOURCE top.cpp:81 VARIABLE icmp_ln81_5 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln81_6_fu_2751_p2 SOURCE top.cpp:81 VARIABLE or_ln81_6 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln81_4_fu_2757_p2 SOURCE top.cpp:81 VARIABLE xor_ln81_4 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln81_4_fu_2763_p2 SOURCE top.cpp:81 VARIABLE and_ln81_4 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln81_5_fu_2769_p2 SOURCE top.cpp:81 VARIABLE xor_ln81_5 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln81_7_fu_2775_p2 SOURCE top.cpp:81 VARIABLE or_ln81_7 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln81_5_fu_2781_p2 SOURCE top.cpp:81 VARIABLE and_ln81_5 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln81_4_fu_2787_p3 SOURCE top.cpp:81 VARIABLE select_ln81_4 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln81_8_fu_2795_p2 SOURCE top.cpp:81 VARIABLE or_ln81_8 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME t_5_fu_2801_p3 SOURCE top.cpp:81 VARIABLE t_5 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U22 SOURCE top.cpp:83 VARIABLE tmp_41 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sum_66_fu_2881_p2 SOURCE top.cpp:83 VARIABLE col_sum_66 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln83_3_fu_2887_p2 SOURCE top.cpp:83 VARIABLE add_ln83_3 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln83_2_fu_2893_p2 SOURCE top.cpp:83 VARIABLE icmp_ln83_2 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln83_6_fu_3012_p2 SOURCE top.cpp:83 VARIABLE xor_ln83_6 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln83_4_fu_3018_p2 SOURCE top.cpp:83 VARIABLE and_ln83_4 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln83_7_fu_3024_p2 SOURCE top.cpp:83 VARIABLE xor_ln83_7 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln83_5_fu_3030_p2 SOURCE top.cpp:83 VARIABLE and_ln83_5 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln83_8_fu_3036_p2 SOURCE top.cpp:83 VARIABLE xor_ln83_8 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U15 SOURCE top.cpp:81 VARIABLE sdiv_ln81_3 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln81_6_fu_3169_p2 SOURCE top.cpp:81 VARIABLE icmp_ln81_6 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln81_7_fu_3175_p2 SOURCE top.cpp:81 VARIABLE icmp_ln81_7 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln81_9_fu_3181_p2 SOURCE top.cpp:81 VARIABLE or_ln81_9 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln81_6_fu_3187_p2 SOURCE top.cpp:81 VARIABLE xor_ln81_6 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln81_6_fu_3193_p2 SOURCE top.cpp:81 VARIABLE and_ln81_6 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln81_7_fu_3199_p2 SOURCE top.cpp:81 VARIABLE xor_ln81_7 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln81_10_fu_3205_p2 SOURCE top.cpp:81 VARIABLE or_ln81_10 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln81_7_fu_3211_p2 SOURCE top.cpp:81 VARIABLE and_ln81_7 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln81_6_fu_3217_p3 SOURCE top.cpp:81 VARIABLE select_ln81_6 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln81_11_fu_3225_p2 SOURCE top.cpp:81 VARIABLE or_ln81_11 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME t_7_fu_3231_p3 SOURCE top.cpp:81 VARIABLE t_7 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U23 SOURCE top.cpp:83 VARIABLE tmp_47 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sum_67_fu_3311_p2 SOURCE top.cpp:83 VARIABLE col_sum_67 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln83_4_fu_3317_p2 SOURCE top.cpp:83 VARIABLE add_ln83_4 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln83_3_fu_3323_p2 SOURCE top.cpp:83 VARIABLE icmp_ln83_3 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln83_9_fu_3442_p2 SOURCE top.cpp:83 VARIABLE xor_ln83_9 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln83_6_fu_3448_p2 SOURCE top.cpp:83 VARIABLE and_ln83_6 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln83_10_fu_3454_p2 SOURCE top.cpp:83 VARIABLE xor_ln83_10 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln83_7_fu_3460_p2 SOURCE top.cpp:83 VARIABLE and_ln83_7 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln83_11_fu_3466_p2 SOURCE top.cpp:83 VARIABLE xor_ln83_11 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U16 SOURCE top.cpp:81 VARIABLE sdiv_ln81_4 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln81_8_fu_3599_p2 SOURCE top.cpp:81 VARIABLE icmp_ln81_8 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln81_9_fu_3605_p2 SOURCE top.cpp:81 VARIABLE icmp_ln81_9 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln81_12_fu_3611_p2 SOURCE top.cpp:81 VARIABLE or_ln81_12 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln81_8_fu_3617_p2 SOURCE top.cpp:81 VARIABLE xor_ln81_8 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln81_8_fu_3623_p2 SOURCE top.cpp:81 VARIABLE and_ln81_8 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln81_9_fu_3629_p2 SOURCE top.cpp:81 VARIABLE xor_ln81_9 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln81_13_fu_3635_p2 SOURCE top.cpp:81 VARIABLE or_ln81_13 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln81_9_fu_3641_p2 SOURCE top.cpp:81 VARIABLE and_ln81_9 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln81_8_fu_3647_p3 SOURCE top.cpp:81 VARIABLE select_ln81_8 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln81_14_fu_3655_p2 SOURCE top.cpp:81 VARIABLE or_ln81_14 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME t_9_fu_3661_p3 SOURCE top.cpp:81 VARIABLE t_9 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U24 SOURCE top.cpp:83 VARIABLE tmp_53 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sum_68_fu_3741_p2 SOURCE top.cpp:83 VARIABLE col_sum_68 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln83_5_fu_3747_p2 SOURCE top.cpp:83 VARIABLE add_ln83_5 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln83_4_fu_3753_p2 SOURCE top.cpp:83 VARIABLE icmp_ln83_4 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln83_12_fu_3872_p2 SOURCE top.cpp:83 VARIABLE xor_ln83_12 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln83_8_fu_3878_p2 SOURCE top.cpp:83 VARIABLE and_ln83_8 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln83_13_fu_3884_p2 SOURCE top.cpp:83 VARIABLE xor_ln83_13 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln83_9_fu_3890_p2 SOURCE top.cpp:83 VARIABLE and_ln83_9 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln83_14_fu_3896_p2 SOURCE top.cpp:83 VARIABLE xor_ln83_14 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U17 SOURCE top.cpp:81 VARIABLE sdiv_ln81_5 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln81_10_fu_4029_p2 SOURCE top.cpp:81 VARIABLE icmp_ln81_10 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln81_11_fu_4035_p2 SOURCE top.cpp:81 VARIABLE icmp_ln81_11 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln81_15_fu_4041_p2 SOURCE top.cpp:81 VARIABLE or_ln81_15 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln81_10_fu_4047_p2 SOURCE top.cpp:81 VARIABLE xor_ln81_10 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln81_10_fu_4053_p2 SOURCE top.cpp:81 VARIABLE and_ln81_10 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln81_11_fu_4059_p2 SOURCE top.cpp:81 VARIABLE xor_ln81_11 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln81_16_fu_4065_p2 SOURCE top.cpp:81 VARIABLE or_ln81_16 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln81_11_fu_4071_p2 SOURCE top.cpp:81 VARIABLE and_ln81_11 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln81_10_fu_4077_p3 SOURCE top.cpp:81 VARIABLE select_ln81_10 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln81_17_fu_4085_p2 SOURCE top.cpp:81 VARIABLE or_ln81_17 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME t_11_fu_4091_p3 SOURCE top.cpp:81 VARIABLE t_11 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U25 SOURCE top.cpp:83 VARIABLE tmp_59 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sum_69_fu_4171_p2 SOURCE top.cpp:83 VARIABLE col_sum_69 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln83_6_fu_4177_p2 SOURCE top.cpp:83 VARIABLE add_ln83_6 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln83_5_fu_4183_p2 SOURCE top.cpp:83 VARIABLE icmp_ln83_5 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln83_15_fu_4302_p2 SOURCE top.cpp:83 VARIABLE xor_ln83_15 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln83_10_fu_4308_p2 SOURCE top.cpp:83 VARIABLE and_ln83_10 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln83_16_fu_4314_p2 SOURCE top.cpp:83 VARIABLE xor_ln83_16 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln83_11_fu_4320_p2 SOURCE top.cpp:83 VARIABLE and_ln83_11 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln83_17_fu_4326_p2 SOURCE top.cpp:83 VARIABLE xor_ln83_17 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U18 SOURCE top.cpp:81 VARIABLE sdiv_ln81_6 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln81_12_fu_4459_p2 SOURCE top.cpp:81 VARIABLE icmp_ln81_12 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln81_13_fu_4465_p2 SOURCE top.cpp:81 VARIABLE icmp_ln81_13 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln81_18_fu_4471_p2 SOURCE top.cpp:81 VARIABLE or_ln81_18 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln81_12_fu_4477_p2 SOURCE top.cpp:81 VARIABLE xor_ln81_12 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln81_12_fu_4483_p2 SOURCE top.cpp:81 VARIABLE and_ln81_12 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln81_13_fu_4489_p2 SOURCE top.cpp:81 VARIABLE xor_ln81_13 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln81_19_fu_4495_p2 SOURCE top.cpp:81 VARIABLE or_ln81_19 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln81_13_fu_4501_p2 SOURCE top.cpp:81 VARIABLE and_ln81_13 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln81_12_fu_4507_p3 SOURCE top.cpp:81 VARIABLE select_ln81_12 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln81_20_fu_4515_p2 SOURCE top.cpp:81 VARIABLE or_ln81_20 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME t_13_fu_4521_p3 SOURCE top.cpp:81 VARIABLE t_13 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U26 SOURCE top.cpp:83 VARIABLE tmp_65 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sum_70_fu_4601_p2 SOURCE top.cpp:83 VARIABLE col_sum_70 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln83_7_fu_4607_p2 SOURCE top.cpp:83 VARIABLE add_ln83_7 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln83_6_fu_4613_p2 SOURCE top.cpp:83 VARIABLE icmp_ln83_6 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln83_18_fu_4732_p2 SOURCE top.cpp:83 VARIABLE xor_ln83_18 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln83_12_fu_4738_p2 SOURCE top.cpp:83 VARIABLE and_ln83_12 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln83_19_fu_4744_p2 SOURCE top.cpp:83 VARIABLE xor_ln83_19 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln83_13_fu_4750_p2 SOURCE top.cpp:83 VARIABLE and_ln83_13 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln83_20_fu_4756_p2 SOURCE top.cpp:83 VARIABLE xor_ln83_20 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U19 SOURCE top.cpp:81 VARIABLE sdiv_ln81_7 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln81_14_fu_4889_p2 SOURCE top.cpp:81 VARIABLE icmp_ln81_14 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln81_15_fu_4895_p2 SOURCE top.cpp:81 VARIABLE icmp_ln81_15 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln81_21_fu_4901_p2 SOURCE top.cpp:81 VARIABLE or_ln81_21 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln81_14_fu_4907_p2 SOURCE top.cpp:81 VARIABLE xor_ln81_14 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln81_14_fu_4913_p2 SOURCE top.cpp:81 VARIABLE and_ln81_14 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln81_15_fu_4919_p2 SOURCE top.cpp:81 VARIABLE xor_ln81_15 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln81_22_fu_4925_p2 SOURCE top.cpp:81 VARIABLE or_ln81_22 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln81_15_fu_4931_p2 SOURCE top.cpp:81 VARIABLE and_ln81_15 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln81_14_fu_4937_p3 SOURCE top.cpp:81 VARIABLE select_ln81_14 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln81_23_fu_4945_p2 SOURCE top.cpp:81 VARIABLE or_ln81_23 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME t_15_fu_4951_p3 SOURCE top.cpp:81 VARIABLE t_15 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U27 SOURCE top.cpp:83 VARIABLE tmp_71 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sum_71_fu_5031_p2 SOURCE top.cpp:83 VARIABLE col_sum_71 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln83_8_fu_5037_p2 SOURCE top.cpp:83 VARIABLE add_ln83_8 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln83_7_fu_5043_p2 SOURCE top.cpp:83 VARIABLE icmp_ln83_7 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln83_21_fu_5162_p2 SOURCE top.cpp:83 VARIABLE xor_ln83_21 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln83_14_fu_5168_p2 SOURCE top.cpp:83 VARIABLE and_ln83_14 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln83_22_fu_5174_p2 SOURCE top.cpp:83 VARIABLE xor_ln83_22 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln83_15_fu_5180_p2 SOURCE top.cpp:83 VARIABLE and_ln83_15 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln83_23_fu_5186_p2 SOURCE top.cpp:83 VARIABLE xor_ln83_23 LOOP VITIS_LOOP_69_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} top_kernel_Pipeline_VITIS_LOOP_88_5 {BINDINFO {{BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_6_24_1_1_U111 SOURCE top.cpp:93 VARIABLE tmp_8 LOOP VITIS_LOOP_88_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln93_fu_1494_p2 SOURCE top.cpp:93 VARIABLE sub_ln93 LOOP VITIS_LOOP_88_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln93_1_fu_1514_p2 SOURCE top.cpp:93 VARIABLE sub_ln93_1 LOOP VITIS_LOOP_88_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_64_fu_1534_p3 SOURCE top.cpp:93 VARIABLE scale_64 LOOP VITIS_LOOP_88_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_6_24_1_1_U112 SOURCE top.cpp:93 VARIABLE tmp_s LOOP VITIS_LOOP_88_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln93_2_fu_1602_p2 SOURCE top.cpp:93 VARIABLE sub_ln93_2 LOOP VITIS_LOOP_88_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln93_3_fu_1622_p2 SOURCE top.cpp:93 VARIABLE sub_ln93_3 LOOP VITIS_LOOP_88_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_65_fu_1642_p3 SOURCE top.cpp:93 VARIABLE scale_65 LOOP VITIS_LOOP_88_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_6_24_1_1_U113 SOURCE top.cpp:93 VARIABLE tmp_7 LOOP VITIS_LOOP_88_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln93_4_fu_1710_p2 SOURCE top.cpp:93 VARIABLE sub_ln93_4 LOOP VITIS_LOOP_88_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln93_5_fu_1730_p2 SOURCE top.cpp:93 VARIABLE sub_ln93_5 LOOP VITIS_LOOP_88_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_66_fu_1750_p3 SOURCE top.cpp:93 VARIABLE scale_66 LOOP VITIS_LOOP_88_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_6_24_1_1_U114 SOURCE top.cpp:93 VARIABLE tmp_12 LOOP VITIS_LOOP_88_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln93_6_fu_1818_p2 SOURCE top.cpp:93 VARIABLE sub_ln93_6 LOOP VITIS_LOOP_88_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln93_7_fu_1838_p2 SOURCE top.cpp:93 VARIABLE sub_ln93_7 LOOP VITIS_LOOP_88_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_67_fu_1858_p3 SOURCE top.cpp:93 VARIABLE scale_67 LOOP VITIS_LOOP_88_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_6_24_1_1_U115 SOURCE top.cpp:93 VARIABLE tmp_16 LOOP VITIS_LOOP_88_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln93_8_fu_1926_p2 SOURCE top.cpp:93 VARIABLE sub_ln93_8 LOOP VITIS_LOOP_88_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln93_9_fu_1946_p2 SOURCE top.cpp:93 VARIABLE sub_ln93_9 LOOP VITIS_LOOP_88_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_68_fu_1966_p3 SOURCE top.cpp:93 VARIABLE scale_68 LOOP VITIS_LOOP_88_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_6_24_1_1_U116 SOURCE top.cpp:93 VARIABLE tmp_20 LOOP VITIS_LOOP_88_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln93_10_fu_2034_p2 SOURCE top.cpp:93 VARIABLE sub_ln93_10 LOOP VITIS_LOOP_88_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln93_11_fu_2054_p2 SOURCE top.cpp:93 VARIABLE sub_ln93_11 LOOP VITIS_LOOP_88_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_69_fu_2074_p3 SOURCE top.cpp:93 VARIABLE scale_69 LOOP VITIS_LOOP_88_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_6_24_1_1_U117 SOURCE top.cpp:93 VARIABLE tmp_24 LOOP VITIS_LOOP_88_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln93_12_fu_2142_p2 SOURCE top.cpp:93 VARIABLE sub_ln93_12 LOOP VITIS_LOOP_88_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln93_13_fu_2162_p2 SOURCE top.cpp:93 VARIABLE sub_ln93_13 LOOP VITIS_LOOP_88_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_70_fu_2182_p3 SOURCE top.cpp:93 VARIABLE scale_70 LOOP VITIS_LOOP_88_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_6_24_1_1_U118 SOURCE top.cpp:93 VARIABLE tmp_28 LOOP VITIS_LOOP_88_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln93_14_fu_2250_p2 SOURCE top.cpp:93 VARIABLE sub_ln93_14 LOOP VITIS_LOOP_88_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln93_15_fu_2270_p2 SOURCE top.cpp:93 VARIABLE sub_ln93_15 LOOP VITIS_LOOP_88_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_71_fu_2290_p3 SOURCE top.cpp:93 VARIABLE scale_71 LOOP VITIS_LOOP_88_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_fu_2640_p2 SOURCE top.cpp:88 VARIABLE add_ln88 LOOP VITIS_LOOP_88_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} top_kernel_Pipeline_VITIS_LOOP_101_7_VITIS_LOOP_103_8 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln101_fu_946_p2 SOURCE top.cpp:101 VARIABLE icmp_ln101 LOOP VITIS_LOOP_101_7_VITIS_LOOP_103_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_1_fu_952_p2 SOURCE top.cpp:101 VARIABLE add_ln101_1 LOOP VITIS_LOOP_101_7_VITIS_LOOP_103_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_fu_964_p2 SOURCE top.cpp:101 VARIABLE add_ln101 LOOP VITIS_LOOP_101_7_VITIS_LOOP_103_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln103_fu_970_p2 SOURCE top.cpp:103 VARIABLE icmp_ln103 LOOP VITIS_LOOP_101_7_VITIS_LOOP_103_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln101_fu_976_p3 SOURCE top.cpp:101 VARIABLE select_ln101 LOOP VITIS_LOOP_101_7_VITIS_LOOP_103_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln101_1_fu_984_p3 SOURCE top.cpp:101 VARIABLE select_ln101_1 LOOP VITIS_LOOP_101_7_VITIS_LOOP_103_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U250 SOURCE top.cpp:106 VARIABLE tmp_33 LOOP VITIS_LOOP_101_7_VITIS_LOOP_103_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_129_6_24_1_1_U249 SOURCE top.cpp:106 VARIABLE tmp_34 LOOP VITIS_LOOP_101_7_VITIS_LOOP_103_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_24s_48_1_1_U248 SOURCE top.cpp:106 VARIABLE mul_ln106 LOOP VITIS_LOOP_101_7_VITIS_LOOP_103_8 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_fu_1404_p2 SOURCE top.cpp:106 VARIABLE add_ln106 LOOP VITIS_LOOP_101_7_VITIS_LOOP_103_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln106_fu_1418_p2 SOURCE top.cpp:106 VARIABLE xor_ln106 LOOP VITIS_LOOP_101_7_VITIS_LOOP_103_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln106_fu_1424_p2 SOURCE top.cpp:106 VARIABLE and_ln106 LOOP VITIS_LOOP_101_7_VITIS_LOOP_103_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln106_fu_1446_p2 SOURCE top.cpp:106 VARIABLE icmp_ln106 LOOP VITIS_LOOP_101_7_VITIS_LOOP_103_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln106_1_fu_1460_p2 SOURCE top.cpp:106 VARIABLE icmp_ln106_1 LOOP VITIS_LOOP_101_7_VITIS_LOOP_103_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln106_2_fu_1466_p2 SOURCE top.cpp:106 VARIABLE icmp_ln106_2 LOOP VITIS_LOOP_101_7_VITIS_LOOP_103_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln106_fu_1472_p3 SOURCE top.cpp:106 VARIABLE select_ln106 LOOP VITIS_LOOP_101_7_VITIS_LOOP_103_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln106_1_fu_1480_p2 SOURCE top.cpp:106 VARIABLE xor_ln106_1 LOOP VITIS_LOOP_101_7_VITIS_LOOP_103_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln106_1_fu_1486_p2 SOURCE top.cpp:106 VARIABLE and_ln106_1 LOOP VITIS_LOOP_101_7_VITIS_LOOP_103_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln106_1_fu_1492_p3 SOURCE top.cpp:106 VARIABLE select_ln106_1 LOOP VITIS_LOOP_101_7_VITIS_LOOP_103_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln106_2_fu_1500_p2 SOURCE top.cpp:106 VARIABLE and_ln106_2 LOOP VITIS_LOOP_101_7_VITIS_LOOP_103_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln106_2_fu_1506_p2 SOURCE top.cpp:106 VARIABLE xor_ln106_2 LOOP VITIS_LOOP_101_7_VITIS_LOOP_103_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln106_fu_1512_p2 SOURCE top.cpp:106 VARIABLE or_ln106 LOOP VITIS_LOOP_101_7_VITIS_LOOP_103_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln106_3_fu_1518_p2 SOURCE top.cpp:106 VARIABLE xor_ln106_3 LOOP VITIS_LOOP_101_7_VITIS_LOOP_103_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln106_3_fu_1524_p2 SOURCE top.cpp:106 VARIABLE and_ln106_3 LOOP VITIS_LOOP_101_7_VITIS_LOOP_103_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln106_4_fu_1530_p2 SOURCE top.cpp:106 VARIABLE and_ln106_4 LOOP VITIS_LOOP_101_7_VITIS_LOOP_103_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln106_2_fu_1536_p2 SOURCE top.cpp:106 VARIABLE or_ln106_2 LOOP VITIS_LOOP_101_7_VITIS_LOOP_103_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln106_4_fu_1542_p2 SOURCE top.cpp:106 VARIABLE xor_ln106_4 LOOP VITIS_LOOP_101_7_VITIS_LOOP_103_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln106_5_fu_1548_p2 SOURCE top.cpp:106 VARIABLE and_ln106_5 LOOP VITIS_LOOP_101_7_VITIS_LOOP_103_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln106_2_fu_1554_p3 SOURCE top.cpp:106 VARIABLE select_ln106_2 LOOP VITIS_LOOP_101_7_VITIS_LOOP_103_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln106_1_fu_1562_p2 SOURCE top.cpp:106 VARIABLE or_ln106_1 LOOP VITIS_LOOP_101_7_VITIS_LOOP_103_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln106_3_fu_1568_p3 SOURCE top.cpp:106 VARIABLE select_ln106_3 LOOP VITIS_LOOP_101_7_VITIS_LOOP_103_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln103_fu_1298_p2 SOURCE top.cpp:103 VARIABLE add_ln103 LOOP VITIS_LOOP_101_7_VITIS_LOOP_103_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 2 BRAM 0 URAM 0}} top_kernel {BINDINFO {{BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME denom_row_U SOURCE {} VARIABLE denom_row LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true}} AREA {DSP 2 BRAM 51 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.83 seconds. CPU system time: 0.13 seconds. Elapsed time: 1.09 seconds; current allocated memory: 0.000 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for top_kernel.
Execute         syn_report -model top_kernel -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command       autosyn done; 8.11 sec.
Command     csynth_design done; 35.36 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:35; Allocated memory: 0.000 MB.
Execute     cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute       ::AP::init_summary_file cosim 
Execute         AP::app_get_file_relativeroot [AP::app_get_root] {}
Command       AP::init_summary_file done; 7.59 sec.
Execute       write_ini /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg -apsfile /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/hls.aps -filepaths relative 
Execute         send_msg_by_id INFO @200-1915@%s /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.14 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/cosimDB.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -Wno-unknown-pragmas -Wno-unknown-pragmas -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ -I /tools/software/xilinx/2025.1.1/Vitis/include -I include /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/host.cpp -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/host.cpp_pre.cpp -std=gnu++14 -D__DSP48E2__ --gcc-toolchain=/tools/software/xilinx/2025.1.1/Vitis/tps/lnx64/gcc-8.3.0 > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/host.cpp.clang.autosim-tb.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/host.cpp.clang.autosim-tb.err.log
INFO-FLOW: TB processing: /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/host.cpp /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/host.cpp_pre.cpp
Execute       clang_tidy xilinx-tb-process -desc tb-process /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/host.cpp_pre.cpp.tb.cpp std=gnu++14 
INFO-FLOW: exec /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/host.cpp_pre.cpp.tb.cpp -- -std=gnu++14 -fhls -ferror-limit=0
Command       clang_tidy done; 3.01 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ -I /tools/software/xilinx/2025.1.1/Vitis/include -I include /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/top.cpp -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/top.cpp_pre.cpp -std=gnu++14 -D__DSP48E2__ --gcc-toolchain=/tools/software/xilinx/2025.1.1/Vitis/tps/lnx64/gcc-8.3.0 > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.cpp.clang.autosim-tb.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.cpp.clang.autosim-tb.err.log
INFO-FLOW: TB processing: /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/top.cpp /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/top.cpp_pre.cpp
Execute       clang_tidy xilinx-tb-process -desc tb-process /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/top.cpp_pre.cpp.tb.cpp std=gnu++14 
INFO-FLOW: exec /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/top.cpp_pre.cpp.tb.cpp -- -std=gnu++14 -fhls -ferror-limit=0
Command       clang_tidy done; 3 sec.
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/tb.status.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command       ap_source done; 0.36 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.DependenceCheck.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute       source .run_sim.tcl 
Execute         source check_sim.tcl 
Execute         source dataflow_monitor_API.tcl 
Execute         source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command       ap_source done; 59.51 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command     cosim_design done; 93.55 sec.
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:01:33; Allocated memory: 0.000 MB.
Execute     export_design -format ip_catalog -flow impl 
INFO: [HLS 200-1510] Running: export_design -format ip_catalog -flow impl 
Execute       config_export -flow=impl -format=ip_catalog 
Execute       write_ini /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg -apsfile /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/hls.aps -filepaths relative 
Execute         send_msg_by_id INFO @200-1915@%s /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg
Execute       ::AP::init_summary_file vivado-impl 
Execute         AP::app_get_file_relativeroot [AP::app_get_root] {}
Command       AP::init_summary_file done; 7.59 sec.
INFO-FLOW: DBG:PUTS: export_design_wrap: -flow impl -format ip_catalog -rtl verilog
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.12 sec.
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.16 sec.
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=top_kernel xml_exists=1
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/cosimDB.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to top_kernel
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=19 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_sdiv_38ns_24s_38_42_1
top_kernel_sparsemux_17_3_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_sparsemux_17_6_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_mul_24s_24s_48_1_1
top_kernel_sparsemux_129_6_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W
top_kernel_denom_row_RAM_1P_BRAM_1R1W
top_kernel_A_m_axi
top_kernel_C_m_axi
top_kernel_control_s_axi
top_kernel_Pipeline_VITIS_LOOP_49_2
top_kernel_Pipeline_VITIS_LOOP_69_3
top_kernel_Pipeline_VITIS_LOOP_88_5
top_kernel_Pipeline_VITIS_LOOP_101_7_VITIS_LOOP_103_8
top_kernel
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top-io-be.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_49_2.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_69_3.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_88_5.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_101_7_VITIS_LOOP_103_8.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.constraint.tcl 
Execute       sc_get_clocks top_kernel 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.constraint.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs pwd=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.12 sec.
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.16 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:   auto_impl: eval: -flow impl -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-flow impl -rtl verilog'
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO-FLOW: DBG:PUTS: automg_wrap -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -rtl vlog -tool Vivado -impltomg_flag
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.14 sec.
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.constraint.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs pwd=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.14 sec.
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.18 sec.
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/autopilot.rtl.models.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:PUTS: debug_in_auto_impl: vlog exec /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/impl/verilog/impl.sh
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report topinfo_dict='RtlTopPrefix {} RtlSubPrefix top_kernel_ TopModuleNoPrefix top_kernel TopModuleWithPrefix top_kernel' export_design_flow='impl' impl_dir='/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/impl' lang='verilog' out_dir=''
INFO-FLOW: DBG:PUTS:     auto_impl_report: impl processing xml
Execute       ap_part_info -quiet -data family -name xczu3eg-sbva484-1-e 
INFO-FLOW: DBG:PUTS:     writing export xml file: /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/impl/report/verilog/export_impl.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode0x7f8bb1d79ab8' export_design_flow='impl' export_rpt='/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/impl/report/verilog/export_impl.rpt' rpt_txt_var=''
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_impl.rpt
INFO-FLOW: DBG:PUTS:     auto_impl_report: syn processing xml
Execute       ap_part_info -quiet -data family -name xczu3eg-sbva484-1-e 
INFO-FLOW: DBG:PUTS:     writing export xml file: /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/impl/report/verilog/export_syn.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode0x7f8bb1cb7898' export_design_flow='syn' export_rpt='/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/impl/report/verilog/export_syn.rpt' rpt_txt_var=''
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_syn.rpt
Execute       send_msg_by_id INFO @200-802@%s project_1/hls/impl/export.zip 
INFO: [HLS 200-802] Generated output file project_1/hls/impl/export.zip
Command     export_design done; 945.76 sec.
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:15:45; Allocated memory: 0.000 MB.
Execute     cleanup_all 
Command     cleanup_all done; 0.11 sec.
Execute         source -notrace -encoding utf-8 /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute           source -encoding utf-8 /tools/software/xilinx/2025.1.1/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
INFO-FLOW: Workspace /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls opened at Sun Feb 01 01:12:07 EST 2026
Execute         ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute         set_part xczu3eg-sbva484-1-e 
Execute           create_platform xczu3eg-sbva484-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx//2025.1.1/Vitis/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx//2025.1.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
Command           create_platform done; 4.5 sec.
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command           ap_source done; 0.14 sec.
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute           config_compile -quiet -complex-mul-dsp=0 
Command         set_part done; 4.74 sec.
Execute         send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute         send_msg_by_id INFO @200-1464@%s config_unroll -tripcount_threshold=0 
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=0
Execute         config_unroll -tripcount_threshold=0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
Execute         send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=0 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
Execute         config_compile -pipeline_loops=0 
Execute         send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute         config_compile -complex-mul-dsp=0 
Execute         send_msg_by_id INFO @200-1464@%s config_export -flow=impl 
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
Execute         config_export -flow=impl 
Execute         send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute         config_export -format=ip_catalog 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle.tcl 
Execute           source /tools/software/xilinx/2025.1.1/tps/tcl/tcllib2.0/yaml/huddle_types.tcl 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcllib2.0/yaml/json2huddle.tcl 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcllib2.0/try/try.tcl 
Execute         send_msg_by_id INFO @200-2174@%s%s component /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg 
INFO: [HLS 200-2174] Applying component config ini file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg
Execute         apply_ini /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg 
Execute           send_msg_by_id INFO @200-1465@%s 'param.hls.enable_hidden_option_error=false' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying config ini 'param.hls.enable_hidden_option_error=false' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(4)
Execute           send_msg_by_id INFO @200-1465@%s 'syn.file=../top.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=../top.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(7)
Execute           add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
Execute           send_msg_by_id INFO @200-1465@%s 'tb.file=../host.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=../host.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(9)
Execute           add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
Execute           send_msg_by_id INFO @200-1465@%s 'syn.top=top_kernel' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying config ini 'syn.top=top_kernel' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(8)
Execute           set_top top_kernel 
Execute           send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(6) 
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(6)
Execute           send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute           send_msg_by_id INFO @200-1464@%s config_unroll -tripcount_threshold=0 
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=0
Execute           config_unroll -tripcount_threshold=0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
Execute           send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=0 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
Execute           config_compile -pipeline_loops=0 
Execute           send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute           config_compile -complex-mul-dsp=0 
Execute           send_msg_by_id INFO @200-1464@%s config_export -flow=impl 
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
Execute           config_export -flow=impl 
Execute           send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute           config_export -format=ip_catalog 
Execute           send_msg_by_id INFO @200-1465@%s 'part=xczu3eg-sbva484-1-e' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying config ini 'part=xczu3eg-sbva484-1-e' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(1)
Execute           set_part xczu3eg-sbva484-1-e 
Execute             create_platform xczu3eg-sbva484-1-e -board  
Command             create_platform done; 0.23 sec.
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command             ap_source done; 0.12 sec.
Execute             ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute             config_compile -quiet -complex-mul-dsp=0 
Command           set_part done; 0.41 sec.
Execute           send_msg_by_id INFO @200-1465@%s 'clock=10ns' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying config ini 'clock=10ns' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(5)
Execute           create_clock -period 10ns 
Execute           send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(10)
Execute           config_export -format=ip_catalog 
Execute           send_msg_by_id INFO @200-1465@%s 'syn.compile.pipeline_loops=0' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying config ini 'syn.compile.pipeline_loops=0' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(11)
Execute           config_compile -pipeline_loops=0 
Execute           send_msg_by_id INFO @200-1465@%s 'syn.unroll.tripcount_threshold=0' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying config ini 'syn.unroll.tripcount_threshold=0' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(12)
Execute           config_unroll -tripcount_threshold=0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
Execute           send_msg_by_id INFO @200-1465@%s 'vivado.flow=impl' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying config ini 'vivado.flow=impl' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(13)
Execute           config_export -flow=impl 
Command         apply_ini done; 0.65 sec.
Execute         write_component -config /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg 
Execute           send_msg_by_id INFO @200-2176@%s /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/vitis-comp.json 
INFO: [HLS 200-2176] Writing Vitis IDE component file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/vitis-comp.json
Execute         write_ini /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg -apsfile /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/hls.aps -filepaths relative 
Execute           send_msg_by_id INFO @200-1915@%s /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg
Command       open_solution done; 5.58 sec.
Command     open_component done; 5.58 sec.
Execute     set_top top_kernel 
INFO: [HLS 200-1510] Running: set_top top_kernel 
Execute     add_files top.cpp 
INFO: [HLS 200-1510] Running: add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
Execute     add_files -tb host.cpp 
INFO: [HLS 200-1510] Running: add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
Execute     config_unroll -tripcount_threshold 0 
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
Execute     config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
Execute     set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
Execute       create_platform xczu3eg-sbva484-1-e -board  
Command       create_platform done; 0.23 sec.
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.4 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       ::AP::init_summary_file csynth 
Execute         AP::app_get_file_relativeroot [AP::app_get_root] {}
Command       AP::init_summary_file done; 7.58 sec.
Execute       write_ini /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg -apsfile /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/hls.aps -filepaths relative 
Execute         send_msg_by_id INFO @200-1915@%s /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector top.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.cpp.xilinx-performance-pragma-detector.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.cpp.xilinx-performance-pragma-detector.err.log
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.39 seconds. CPU system time: 0.16 seconds. Elapsed time: 8.14 seconds; current allocated memory: 0.000 MB.
Execute         set_directive_top top_kernel -name=top_kernel 
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling top.cpp as C++
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang top.cpp -foptimization-record-file=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/tools/software/xilinx/2025.1.1/Vitis/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx//2025.1.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sbva484-1-e > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.cpp.clang.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx//2025.1.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sbva484-1-e > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/clang.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp  -target fpga  -directive=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/.systemc_flag -fix-errors /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.72 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp  -target fpga  -directive=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/all.directive.json -fix-errors /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.12 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcllib2.0/yaml/yaml.tcl 
Command         clang_tidy done; 1.4 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.bc -hls-platform-db-name=/tools/software/xilinx//2025.1.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sbva484-1-e > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.clang.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.92 seconds. CPU system time: 1.17 seconds. Elapsed time: 6.2 seconds; current allocated memory: 0.000 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.0.bc -args  "/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.g.bc"  
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.g.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.0.bc > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Execute         run_link_or_opt -opt -out /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc -args /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.11 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc -args /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libhlsmc++_39.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command         run_link_or_opt done; 2.71 sec.
Execute         run_link_or_opt -opt -out /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc -args /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top_kernel -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top_kernel -reflow-float-conversion -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 1.13 sec.
Execute         run_link_or_opt -out /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc -args /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libfloatconversion_39.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Execute         run_link_or_opt -opt -out /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc -args /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top_kernel 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=top_kernel -mllvm -hls-db-dir -mllvm /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -reflow-unroll-size-threshold=10000 -mllvm -reflow-unroll-cost-threshold=1000000 -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=0 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-force-aggressive-unroll=0 -mllvm -reflow-aggressive-unroll-adjust-factor=1.000000 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -reflow-enable-critical-path-for-performance=1 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -reflow-dump-extra-complexity-metric=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=2.7 -x ir /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/software/xilinx//2025.1.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sbva484-1-e 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 5,652 Compile/Link (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 5,652 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 3,763 Unroll/Inline (step 1) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 3,763 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,988 Unroll/Inline (step 2) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,988 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,583 Unroll/Inline (step 3) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,583 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,565 Unroll/Inline (step 4) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,565 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 3,891 Array/Struct (step 1) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 3,891 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,769 Array/Struct (step 2) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 2,769 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,772 Array/Struct (step 3) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 2,772 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,775 Array/Struct (step 4) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 2,775 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 3,104 Array/Struct (step 5) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 3,104 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,845 Performance (step 1) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 2,845 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,719 Performance (step 2) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 2,719 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,719 Performance (step 3) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 2,719 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,719 Performance (step 4) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 2,719 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,723 HW Transforms (step 1) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 2,723 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,743 HW Transforms (step 2) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 2,743 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_78_7' is marked as complete unroll implied by the pipeline pragma (top.cpp:78:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_66_5' is marked as complete unroll implied by the pipeline pragma (top.cpp:66:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_78_7' (top.cpp:78:19) in function 'top_kernel' completely with a factor of 16 (top.cpp:12:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_66_5' (top.cpp:66:19) in function 'top_kernel' completely with a factor of 16 (top.cpp:12:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3tmp': Cyclic partitioning with factor 16 on dimension 2. (top.cpp:19:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A': Cyclic partitioning with factor 16 on dimension 2. (top.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to 'col_sum': Complete partitioning on dimension 1. (top.cpp:29:9)
INFO: [HLS 214-248] Applying array_partition to 'scale': Complete partitioning on dimension 1. (top.cpp:30:12)
INFO: [HLS 214-241] Aggregating maxi variable 'C_DRAM' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'A_DRAM' with compact=none mode in 32-bits
INFO: [HLS 214-115] Multiple burst reads of length 16384 and bit width 32 in loop 'VITIS_LOOP_41_2'(top.cpp:41:22) has been inferred on bundle 'A'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:41:22)
INFO: [HLS 214-115] Multiple burst writes of length 16384 and bit width 32 in loop 'VITIS_LOOP_87_8'(top.cpp:87:22) has been inferred on bundle 'C'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:87:22)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.41 seconds. CPU system time: 1 seconds. Elapsed time: 9.6 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 0.000 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top top_kernel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.0.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.33 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.1.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.24 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.2.prechk.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 0.000 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.1.bc to /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -extract-subproc -global-constprop -deadargelim -globaldce -legalize-global -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -canonicalize-dataflow -directive-preproc -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.1.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.1.tmp.bc -f 
Command           transform done; 1.2 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.1.tmp.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:36:9) to (top.cpp:35:19) in function 'top_kernel'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:58:9) to (top.cpp:71:24) in function 'top_kernel'... converting 3 basic blocks.
Command           transform done; 0.58 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.73 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.8 seconds; current allocated memory: 0.000 MB.
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -gvn -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -drop-inferred-ii -dump-complexity-metric /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.2.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_41_2'(top.cpp:41:22) and 'VITIS_LOOP_43_3'(top.cpp:43:26) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_87_8'(top.cpp:87:22) and 'VITIS_LOOP_88_9'(top.cpp:88:26) in function 'top_kernel' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_41_2' (top.cpp:41:22) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_87_8' (top.cpp:87:22) in function 'top_kernel'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.63' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.62' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.61' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.60' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.59' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.58' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.57' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.56' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.55' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.54' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.53' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.52' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.51' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.50' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.49' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.48' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.47' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.46' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.45' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.44' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.43' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.42' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.41' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.40' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.39' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.38' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.37' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.36' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.35' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.34' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.33' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.32' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.31' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.30' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.29' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.28' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.27' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.26' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.25' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.24' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.23' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.22' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.21' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.20' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.19' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.18' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.17' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.16' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.15' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.14' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.13' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.12' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.11' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.10' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.9' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.8' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.7' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.6' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.5' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.4' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.3' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.2' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.1' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.63' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.62' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.61' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.60' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.59' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.58' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.57' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.56' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.55' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.54' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.53' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.52' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.51' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.50' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.49' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.48' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.47' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.46' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.45' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.44' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.43' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.42' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.41' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.40' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.39' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.38' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.37' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.36' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.35' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.34' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.33' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.32' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.31' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.30' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.29' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.28' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.27' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.26' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.25' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.24' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.23' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.22' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.21' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.20' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.19' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.18' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.17' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.16' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.15' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.14' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.13' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.12' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.11' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.10' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.9' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.8' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.7' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.6' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.5' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.4' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.3' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.2' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.1' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum' (top.cpp:29).
Execute             auto_get_db
Command           transform done; 1.64 sec.
INFO-FLOW: Building ssdm...
Execute           transform -hls -cdfg-build /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.3.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command           transform done; 0.22 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.82 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.86 seconds; current allocated memory: 0.000 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 4.27 sec.
Command       elaborate done; 20.09 sec.
Execute       ap_eval exec zip -j /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'top_kernel' ...
Execute         ap_set_top_model top_kernel 
Execute         get_model_list top_kernel -filter all-wo-channel -topdown 
Execute         preproc_iomode -model top_kernel 
Execute         preproc_iomode -model top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 
Execute         preproc_iomode -model top_kernel_Pipeline_VITIS_LOOP_76_6 
Execute         preproc_iomode -model top_kernel_Pipeline_VITIS_LOOP_57_4 
Execute         preproc_iomode -model top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
Execute         get_model_list top_kernel -filter all-wo-channel 
INFO-FLOW: Model list for configure: top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 top_kernel_Pipeline_VITIS_LOOP_57_4 top_kernel_Pipeline_VITIS_LOOP_76_6 top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 top_kernel
INFO-FLOW: Configuring Module : top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
Execute         apply_spec_resource_limit top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
INFO-FLOW: Configuring Module : top_kernel_Pipeline_VITIS_LOOP_57_4 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_57_4 
Execute         apply_spec_resource_limit top_kernel_Pipeline_VITIS_LOOP_57_4 
INFO-FLOW: Configuring Module : top_kernel_Pipeline_VITIS_LOOP_76_6 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_76_6 
Execute         apply_spec_resource_limit top_kernel_Pipeline_VITIS_LOOP_76_6 
INFO-FLOW: Configuring Module : top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 
Execute         apply_spec_resource_limit top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 
INFO-FLOW: Configuring Module : top_kernel ...
Execute         set_default_model top_kernel 
Execute         apply_spec_resource_limit top_kernel 
INFO-FLOW: Model list for preprocess: top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 top_kernel_Pipeline_VITIS_LOOP_57_4 top_kernel_Pipeline_VITIS_LOOP_76_6 top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 top_kernel
INFO-FLOW: Preprocessing Module: top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
Execute         cdfg_preprocess -model top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
INFO-FLOW: Preprocessing Module: top_kernel_Pipeline_VITIS_LOOP_57_4 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_57_4 
Execute         cdfg_preprocess -model top_kernel_Pipeline_VITIS_LOOP_57_4 
Command         cdfg_preprocess done; 0.33 sec.
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_57_4 
INFO-FLOW: Preprocessing Module: top_kernel_Pipeline_VITIS_LOOP_76_6 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_76_6 
Execute         cdfg_preprocess -model top_kernel_Pipeline_VITIS_LOOP_76_6 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_76_6 
INFO-FLOW: Preprocessing Module: top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 
Execute         cdfg_preprocess -model top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 
INFO-FLOW: Preprocessing Module: top_kernel ...
Execute         set_default_model top_kernel 
Execute         cdfg_preprocess -model top_kernel 
Execute         rtl_gen_preprocess top_kernel 
INFO-FLOW: Model list for synthesis: top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 top_kernel_Pipeline_VITIS_LOOP_57_4 top_kernel_Pipeline_VITIS_LOOP_76_6 top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 top_kernel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
Execute         schedule -model top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_2_VITIS_LOOP_43_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_41_2_VITIS_LOOP_43_3'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.61 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.sched.adb -f 
INFO-FLOW: Finish scheduling top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
Execute         bind -model top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.09 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.bind.adb -f 
INFO-FLOW: Finish binding top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_57_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_57_4 
Execute         schedule -model top_kernel_Pipeline_VITIS_LOOP_57_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_57_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 43, loop 'VITIS_LOOP_57_4'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.21 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.25 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_57_4.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_57_4.sched.adb -f 
Command         db_write done; 0.16 sec.
INFO-FLOW: Finish scheduling top_kernel_Pipeline_VITIS_LOOP_57_4.
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_57_4 
Execute         bind -model top_kernel_Pipeline_VITIS_LOOP_57_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_57_4.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_57_4.bind.adb -f 
Command         db_write done; 0.19 sec.
INFO-FLOW: Finish binding top_kernel_Pipeline_VITIS_LOOP_57_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_76_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_76_6 
Execute         schedule -model top_kernel_Pipeline_VITIS_LOOP_76_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_76_6'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.35 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.65 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_76_6.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_76_6.sched.adb -f 
INFO-FLOW: Finish scheduling top_kernel_Pipeline_VITIS_LOOP_76_6.
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_76_6 
Execute         bind -model top_kernel_Pipeline_VITIS_LOOP_76_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_76_6.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_76_6.bind.adb -f 
INFO-FLOW: Finish binding top_kernel_Pipeline_VITIS_LOOP_76_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 
Execute         schedule -model top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_87_8_VITIS_LOOP_88_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_87_8_VITIS_LOOP_88_9'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9.sched.adb -f 
INFO-FLOW: Finish scheduling top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9.
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 
Execute         bind -model top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9.bind.adb -f 
INFO-FLOW: Finish binding top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_kernel 
Execute         schedule -model top_kernel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.2 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.sched.adb -f 
INFO-FLOW: Finish scheduling top_kernel.
Execute         set_default_model top_kernel 
Execute         bind -model top_kernel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.bind.adb -f 
INFO-FLOW: Finish binding top_kernel.
Execute         get_model_list top_kernel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_57_4 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_76_6 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 
Execute         rtl_gen_preprocess top_kernel 
INFO-FLOW: Model list for RTL generation: top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 top_kernel_Pipeline_VITIS_LOOP_57_4 top_kernel_Pipeline_VITIS_LOOP_76_6 top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 top_kernel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3' pipeline 'VITIS_LOOP_41_2_VITIS_LOOP_43_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3/m_axi_A_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3/m_axi_A_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3/m_axi_A_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3/m_axi_A_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3/m_axi_A_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3/m_axi_A_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3/m_axi_A_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3/m_axi_A_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3/m_axi_A_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3/m_axi_A_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3/m_axi_A_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3/m_axi_A_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 0.000 MB.
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 -style xilinx -f -lang vhdl -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/vhdl/top_kernel_top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 -style xilinx -f -lang vlog -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
Execute         syn_report -csynth -model top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 -f -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.adb 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 -bindview -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 -p /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_57_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top_kernel_Pipeline_VITIS_LOOP_57_4 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_57_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_57_4' pipeline 'VITIS_LOOP_57_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_38ns_24s_38_42_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_24_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_57_4'.
Command         create_rtl_model done; 0.83 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.92 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.98 seconds; current allocated memory: 0.000 MB.
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_57_4 -style xilinx -f -lang vhdl -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/vhdl/top_kernel_top_kernel_Pipeline_VITIS_LOOP_57_4 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_57_4 -style xilinx -f -lang vlog -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_57_4 
Execute         syn_report -csynth -model top_kernel_Pipeline_VITIS_LOOP_57_4 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_57_4_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model top_kernel_Pipeline_VITIS_LOOP_57_4 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_57_4_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model top_kernel_Pipeline_VITIS_LOOP_57_4 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_57_4.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Command         syn_report done; 0.15 sec.
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_57_4 -f -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_57_4.adb 
Command         db_write done; 0.23 sec.
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_57_4 -bindview -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top_kernel_Pipeline_VITIS_LOOP_57_4 -p /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_57_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_76_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top_kernel_Pipeline_VITIS_LOOP_76_6 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_76_6.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_6_24_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_76_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0.13 seconds. Elapsed time: 1.14 seconds; current allocated memory: 0.000 MB.
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_76_6 -style xilinx -f -lang vhdl -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/vhdl/top_kernel_top_kernel_Pipeline_VITIS_LOOP_76_6 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_76_6 -style xilinx -f -lang vlog -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_76_6 
Execute         syn_report -csynth -model top_kernel_Pipeline_VITIS_LOOP_76_6 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_76_6_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model top_kernel_Pipeline_VITIS_LOOP_76_6 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_76_6_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model top_kernel_Pipeline_VITIS_LOOP_76_6 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_76_6.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_76_6 -f -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_76_6.adb 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_76_6 -bindview -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top_kernel_Pipeline_VITIS_LOOP_76_6 -p /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_76_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9' pipeline 'VITIS_LOOP_87_8_VITIS_LOOP_88_9' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9/m_axi_C_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9/m_axi_C_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9/m_axi_C_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9/m_axi_C_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9/m_axi_C_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9/m_axi_C_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9/m_axi_C_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9/m_axi_C_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9/m_axi_C_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9/m_axi_C_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9/m_axi_C_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9/m_axi_C_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9/m_axi_C_0_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_24s_24s_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_129_6_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.38 seconds; current allocated memory: 0.000 MB.
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 -style xilinx -f -lang vhdl -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/vhdl/top_kernel_top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 -style xilinx -f -lang vlog -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 
Execute         syn_report -csynth -model top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 -f -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9.adb 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 -bindview -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 -p /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top_kernel -top_prefix  -sub_prefix top_kernel_ -mg_file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_10_RAM_T2P_BRAM_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1bkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_11_RAM_T2P_BRAM_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1cud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_12_RAM_T2P_BRAM_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_13_RAM_T2P_BRAM_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_14_RAM_T2P_BRAM_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_15_RAM_T2P_BRAM_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1g8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3tmp_s_RAM_T2P_BRAM_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3hbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3tmp_1_RAM_T2P_BRAM_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3ibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3tmp_2_RAM_T2P_BRAM_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3jbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3tmp_3_RAM_T2P_BRAM_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3kbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3tmp_4_RAM_T2P_BRAM_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3lbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3tmp_5_RAM_T2P_BRAM_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3mb6' due to the length limit 80
INFO: [RTGEN 206-100] Bundling port 'A_DRAM', 'C_DRAM' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel'.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_denom_row_RAM_1P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_9_RAM_T2P_BRAM_1R1W' using block RAMs.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.34 seconds; current allocated memory: 0.000 MB.
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_kernel -istop -style xilinx -f -lang vhdl -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/vhdl/top_kernel 
Execute         gen_rtl top_kernel -istop -style xilinx -f -lang vlog -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/verilog/top_kernel 
Execute         syn_report -csynth -model top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model top_kernel -f -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.adb 
Execute         db_write -model top_kernel -bindview -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top_kernel -p /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel 
Execute         export_constraint_db -f -tool general -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.constraint.tcl 
Execute         syn_report -designview -model top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.design.xml 
Execute         syn_report -csynthDesign -model top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth.rpt -MHOut /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -wcfg -model top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.protoinst 
Execute         sc_get_clocks top_kernel 
Execute         sc_get_portdomain top_kernel 
INFO-FLOW: Model list for RTL component generation: top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 top_kernel_Pipeline_VITIS_LOOP_57_4 top_kernel_Pipeline_VITIS_LOOP_76_6 top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 top_kernel
INFO-FLOW: Handling components in module [top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3] ... 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.compgen.tcl 
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [top_kernel_Pipeline_VITIS_LOOP_57_4] ... 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_57_4.compgen.tcl 
INFO-FLOW: Found component top_kernel_sdiv_38ns_24s_38_42_1.
INFO-FLOW: Append model top_kernel_sdiv_38ns_24s_38_42_1
INFO-FLOW: Found component top_kernel_sparsemux_9_2_24_1_1.
INFO-FLOW: Append model top_kernel_sparsemux_9_2_24_1_1
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [top_kernel_Pipeline_VITIS_LOOP_76_6] ... 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_76_6.compgen.tcl 
INFO-FLOW: Found component top_kernel_sparsemux_9_6_24_1_1.
INFO-FLOW: Append model top_kernel_sparsemux_9_6_24_1_1
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9] ... 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9.compgen.tcl 
INFO-FLOW: Found component top_kernel_mul_24s_24s_48_1_1.
INFO-FLOW: Append model top_kernel_mul_24s_24s_48_1_1
INFO-FLOW: Found component top_kernel_sparsemux_129_6_24_1_1.
INFO-FLOW: Append model top_kernel_sparsemux_129_6_24_1_1
INFO-FLOW: Found component top_kernel_sparsemux_33_4_24_1_1.
INFO-FLOW: Append model top_kernel_sparsemux_33_4_24_1_1
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [top_kernel] ... 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.tcl 
INFO-FLOW: Found component top_kernel_denom_row_RAM_1P_BRAM_1R1W.
INFO-FLOW: Append model top_kernel_denom_row_RAM_1P_BRAM_1R1W
INFO-FLOW: Found component top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_9_RAM_T2P_BRAM_1R1W.
INFO-FLOW: Append model top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_9_RAM_T2P_BRAM_1R1W
INFO-FLOW: Found component top_kernel_A_m_axi.
INFO-FLOW: Append model top_kernel_A_m_axi
INFO-FLOW: Found component top_kernel_C_m_axi.
INFO-FLOW: Append model top_kernel_C_m_axi
INFO-FLOW: Found component top_kernel_control_s_axi.
INFO-FLOW: Append model top_kernel_control_s_axi
INFO-FLOW: Append model top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3
INFO-FLOW: Append model top_kernel_Pipeline_VITIS_LOOP_57_4
INFO-FLOW: Append model top_kernel_Pipeline_VITIS_LOOP_76_6
INFO-FLOW: Append model top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9
INFO-FLOW: Append model top_kernel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: top_kernel_flow_control_loop_pipe_sequential_init top_kernel_sdiv_38ns_24s_38_42_1 top_kernel_sparsemux_9_2_24_1_1 top_kernel_flow_control_loop_pipe_sequential_init top_kernel_sparsemux_9_6_24_1_1 top_kernel_flow_control_loop_pipe_sequential_init top_kernel_mul_24s_24s_48_1_1 top_kernel_sparsemux_129_6_24_1_1 top_kernel_sparsemux_33_4_24_1_1 top_kernel_flow_control_loop_pipe_sequential_init top_kernel_denom_row_RAM_1P_BRAM_1R1W top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_9_RAM_T2P_BRAM_1R1W top_kernel_A_m_axi top_kernel_C_m_axi top_kernel_control_s_axi top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 top_kernel_Pipeline_VITIS_LOOP_57_4 top_kernel_Pipeline_VITIS_LOOP_76_6 top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 top_kernel
INFO-FLOW: Generating /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_kernel_sdiv_38ns_24s_38_42_1
INFO-FLOW: To file: write model top_kernel_sparsemux_9_2_24_1_1
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_kernel_sparsemux_9_6_24_1_1
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_kernel_mul_24s_24s_48_1_1
INFO-FLOW: To file: write model top_kernel_sparsemux_129_6_24_1_1
INFO-FLOW: To file: write model top_kernel_sparsemux_33_4_24_1_1
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_kernel_denom_row_RAM_1P_BRAM_1R1W
INFO-FLOW: To file: write model top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_9_RAM_T2P_BRAM_1R1W
INFO-FLOW: To file: write model top_kernel_A_m_axi
INFO-FLOW: To file: write model top_kernel_C_m_axi
INFO-FLOW: To file: write model top_kernel_control_s_axi
INFO-FLOW: To file: write model top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3
INFO-FLOW: To file: write model top_kernel_Pipeline_VITIS_LOOP_57_4
INFO-FLOW: To file: write model top_kernel_Pipeline_VITIS_LOOP_76_6
INFO-FLOW: To file: write model top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9
INFO-FLOW: To file: write model top_kernel
INFO-FLOW: Generating /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.15 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/vhdl' dstVlogDir='/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/vlog' tclDir='/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db' modelList='top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_sdiv_38ns_24s_38_42_1
top_kernel_sparsemux_9_2_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_sparsemux_9_6_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_mul_24s_24s_48_1_1
top_kernel_sparsemux_129_6_24_1_1
top_kernel_sparsemux_33_4_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_denom_row_RAM_1P_BRAM_1R1W
top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_9_RAM_T2P_BRAM_1R1W
top_kernel_A_m_axi
top_kernel_C_m_axi
top_kernel_control_s_axi
top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3
top_kernel_Pipeline_VITIS_LOOP_57_4
top_kernel_Pipeline_VITIS_LOOP_76_6
top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9
top_kernel
' expOnly='0'
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.compgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_57_4.compgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_76_6.compgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9.compgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.tcl 
Execute           source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.53 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.85 seconds; current allocated memory: 0.000 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='top_kernel_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.3 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_sdiv_38ns_24s_38_42_1
top_kernel_sparsemux_9_2_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_sparsemux_9_6_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_mul_24s_24s_48_1_1
top_kernel_sparsemux_129_6_24_1_1
top_kernel_sparsemux_33_4_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_denom_row_RAM_1P_BRAM_1R1W
top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_9_RAM_T2P_BRAM_1R1W
top_kernel_A_m_axi
top_kernel_C_m_axi
top_kernel_control_s_axi
top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3
top_kernel_Pipeline_VITIS_LOOP_57_4
top_kernel_Pipeline_VITIS_LOOP_76_6
top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9
top_kernel
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top-io-be.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.tbgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_57_4.tbgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_76_6.tbgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9.tbgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.constraint.tcl 
Execute         sc_get_clocks top_kernel 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME A_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME A DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME C_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME C DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} cache_nodes {} report_dict {TOPINST top_kernel MODULE2INSTS {top_kernel top_kernel top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 grp_top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_689 top_kernel_Pipeline_VITIS_LOOP_57_4 grp_top_kernel_Pipeline_VITIS_LOOP_57_4_fu_730 top_kernel_Pipeline_VITIS_LOOP_76_6 grp_top_kernel_Pipeline_VITIS_LOOP_76_6_fu_864 top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 grp_top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9_fu_996} INST2MODULE {top_kernel top_kernel grp_top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_689 top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 grp_top_kernel_Pipeline_VITIS_LOOP_57_4_fu_730 top_kernel_Pipeline_VITIS_LOOP_57_4 grp_top_kernel_Pipeline_VITIS_LOOP_76_6_fu_864 top_kernel_Pipeline_VITIS_LOOP_76_6 grp_top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9_fu_996 top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9} INSTDATA {top_kernel {DEPTH 1 CHILDREN {grp_top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_689 grp_top_kernel_Pipeline_VITIS_LOOP_57_4_fu_730 grp_top_kernel_Pipeline_VITIS_LOOP_76_6_fu_864 grp_top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9_fu_996}} grp_top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_689 {DEPTH 2 CHILDREN {}} grp_top_kernel_Pipeline_VITIS_LOOP_57_4_fu_730 {DEPTH 2 CHILDREN {}} grp_top_kernel_Pipeline_VITIS_LOOP_76_6_fu_864 {DEPTH 2 CHILDREN {}} grp_top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9_fu_996 {DEPTH 2 CHILDREN {}}} MODULEDATA {top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln41_fu_431_p2 SOURCE top.cpp:41 VARIABLE icmp_ln41 LOOP VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_1_fu_437_p2 SOURCE top.cpp:41 VARIABLE add_ln41_1 LOOP VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_fu_467_p2 SOURCE top.cpp:41 VARIABLE add_ln41 LOOP VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln43_fu_473_p2 SOURCE top.cpp:43 VARIABLE icmp_ln43 LOOP VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln41_fu_479_p3 SOURCE top.cpp:41 VARIABLE select_ln41 LOOP VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln41_1_fu_487_p3 SOURCE top.cpp:41 VARIABLE select_ln41_1 LOOP VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln41_2_fu_495_p3 SOURCE top.cpp:41 VARIABLE select_ln41_2 LOOP VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_fu_595_p2 SOURCE top.cpp:47 VARIABLE add_ln47 LOOP VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1_fu_600_p2 SOURCE top.cpp:47 VARIABLE add_ln47_1 LOOP VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln47_fu_622_p2 SOURCE top.cpp:47 VARIABLE xor_ln47 LOOP VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln47_fu_628_p2 SOURCE top.cpp:47 VARIABLE and_ln47 LOOP VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln47_1_fu_634_p2 SOURCE top.cpp:47 VARIABLE xor_ln47_1 LOOP VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln47_fu_640_p3 SOURCE top.cpp:47 VARIABLE select_ln47 LOOP VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln47_1_fu_648_p3 SOURCE top.cpp:47 VARIABLE select_ln47_1 LOOP VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_656_p2 SOURCE top.cpp:43 VARIABLE add_ln43 LOOP VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln43_1_fu_662_p2 SOURCE top.cpp:43 VARIABLE icmp_ln43_1 LOOP VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_fu_672_p2 SOURCE top.cpp:49 VARIABLE add_ln49 LOOP VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln49_fu_698_p2 SOURCE top.cpp:49 VARIABLE xor_ln49 LOOP VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln49_fu_704_p2 SOURCE top.cpp:49 VARIABLE and_ln49 LOOP VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln49_1_fu_710_p2 SOURCE top.cpp:49 VARIABLE xor_ln49_1 LOOP VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln49_fu_716_p3 SOURCE top.cpp:49 VARIABLE select_ln49 LOOP VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln49_1_fu_724_p3 SOURCE top.cpp:49 VARIABLE select_ln49_1 LOOP VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} top_kernel_Pipeline_VITIS_LOOP_57_4 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln57_fu_1900_p2 SOURCE top.cpp:57 VARIABLE icmp_ln57 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME idx_2_fu_1906_p2 SOURCE top.cpp:57 VARIABLE idx_2 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln63_fu_1963_p2 SOURCE top.cpp:63 VARIABLE icmp_ln63 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME denom_reg_fu_1968_p3 SOURCE top.cpp:63 VARIABLE denom_reg LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U20 SOURCE top.cpp:69 VARIABLE sdiv_ln69 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_fu_2239_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_1_fu_2245_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_1 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_fu_2251_p2 SOURCE top.cpp:69 VARIABLE or_ln69 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_fu_2257_p2 SOURCE top.cpp:69 VARIABLE xor_ln69 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_fu_2263_p2 SOURCE top.cpp:69 VARIABLE and_ln69 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_1_fu_2269_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_1 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_1_fu_2275_p2 SOURCE top.cpp:69 VARIABLE or_ln69_1 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_1_fu_2281_p2 SOURCE top.cpp:69 VARIABLE and_ln69_1 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln69_fu_2287_p3 SOURCE top.cpp:69 VARIABLE select_ln69 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_2_fu_2295_p2 SOURCE top.cpp:69 VARIABLE or_ln69_2 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME t_1_fu_2301_p3 SOURCE top.cpp:69 VARIABLE t_1 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_24_1_1_U36 SOURCE top.cpp:71 VARIABLE tmp_5 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sum_64_fu_2353_p2 SOURCE top.cpp:71 VARIABLE col_sum_64 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_1_fu_2359_p2 SOURCE top.cpp:71 VARIABLE add_ln71_1 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln71_fu_2365_p2 SOURCE top.cpp:71 VARIABLE icmp_ln71 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_fu_2436_p2 SOURCE top.cpp:71 VARIABLE xor_ln71 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln71_fu_2442_p2 SOURCE top.cpp:71 VARIABLE and_ln71 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_1_fu_2448_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_1 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln71_1_fu_2454_p2 SOURCE top.cpp:71 VARIABLE and_ln71_1 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_2_fu_2460_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_2 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U21 SOURCE top.cpp:69 VARIABLE sdiv_ln69_1 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_2_fu_2545_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_2 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_3_fu_2551_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_3 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_3_fu_2557_p2 SOURCE top.cpp:69 VARIABLE or_ln69_3 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_2_fu_2563_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_2 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_2_fu_2569_p2 SOURCE top.cpp:69 VARIABLE and_ln69_2 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_3_fu_2575_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_3 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_4_fu_2581_p2 SOURCE top.cpp:69 VARIABLE or_ln69_4 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_3_fu_2587_p2 SOURCE top.cpp:69 VARIABLE and_ln69_3 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln69_2_fu_2593_p3 SOURCE top.cpp:69 VARIABLE select_ln69_2 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_5_fu_2601_p2 SOURCE top.cpp:69 VARIABLE or_ln69_5 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME t_3_fu_2607_p3 SOURCE top.cpp:69 VARIABLE t_3 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_24_1_1_U37 SOURCE top.cpp:71 VARIABLE tmp_57 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sum_65_fu_2659_p2 SOURCE top.cpp:71 VARIABLE col_sum_65 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_2_fu_2665_p2 SOURCE top.cpp:71 VARIABLE add_ln71_2 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln71_1_fu_2671_p2 SOURCE top.cpp:71 VARIABLE icmp_ln71_1 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_3_fu_2742_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_3 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln71_2_fu_2748_p2 SOURCE top.cpp:71 VARIABLE and_ln71_2 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_4_fu_2754_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_4 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln71_3_fu_2760_p2 SOURCE top.cpp:71 VARIABLE and_ln71_3 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_5_fu_2766_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_5 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U22 SOURCE top.cpp:69 VARIABLE sdiv_ln69_2 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_4_fu_2851_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_4 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_5_fu_2857_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_5 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_6_fu_2863_p2 SOURCE top.cpp:69 VARIABLE or_ln69_6 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_4_fu_2869_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_4 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_4_fu_2875_p2 SOURCE top.cpp:69 VARIABLE and_ln69_4 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_5_fu_2881_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_5 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_7_fu_2887_p2 SOURCE top.cpp:69 VARIABLE or_ln69_7 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_5_fu_2893_p2 SOURCE top.cpp:69 VARIABLE and_ln69_5 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln69_4_fu_2899_p3 SOURCE top.cpp:69 VARIABLE select_ln69_4 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_8_fu_2907_p2 SOURCE top.cpp:69 VARIABLE or_ln69_8 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME t_5_fu_2913_p3 SOURCE top.cpp:69 VARIABLE t_5 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_24_1_1_U38 SOURCE top.cpp:71 VARIABLE tmp_59 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sum_66_fu_2965_p2 SOURCE top.cpp:71 VARIABLE col_sum_66 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_3_fu_2971_p2 SOURCE top.cpp:71 VARIABLE add_ln71_3 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln71_2_fu_2977_p2 SOURCE top.cpp:71 VARIABLE icmp_ln71_2 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_6_fu_3048_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_6 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln71_4_fu_3054_p2 SOURCE top.cpp:71 VARIABLE and_ln71_4 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_7_fu_3060_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_7 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln71_5_fu_3066_p2 SOURCE top.cpp:71 VARIABLE and_ln71_5 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_8_fu_3072_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_8 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U23 SOURCE top.cpp:69 VARIABLE sdiv_ln69_3 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_6_fu_3157_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_6 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_7_fu_3163_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_7 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_9_fu_3169_p2 SOURCE top.cpp:69 VARIABLE or_ln69_9 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_6_fu_3175_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_6 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_6_fu_3181_p2 SOURCE top.cpp:69 VARIABLE and_ln69_6 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_7_fu_3187_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_7 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_10_fu_3193_p2 SOURCE top.cpp:69 VARIABLE or_ln69_10 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_7_fu_3199_p2 SOURCE top.cpp:69 VARIABLE and_ln69_7 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln69_6_fu_3205_p3 SOURCE top.cpp:69 VARIABLE select_ln69_6 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_11_fu_3213_p2 SOURCE top.cpp:69 VARIABLE or_ln69_11 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME t_7_fu_3219_p3 SOURCE top.cpp:69 VARIABLE t_7 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_24_1_1_U39 SOURCE top.cpp:71 VARIABLE tmp_61 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sum_67_fu_3271_p2 SOURCE top.cpp:71 VARIABLE col_sum_67 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_4_fu_3277_p2 SOURCE top.cpp:71 VARIABLE add_ln71_4 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln71_3_fu_3283_p2 SOURCE top.cpp:71 VARIABLE icmp_ln71_3 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_9_fu_3354_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_9 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln71_6_fu_3360_p2 SOURCE top.cpp:71 VARIABLE and_ln71_6 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_10_fu_3366_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_10 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln71_7_fu_3372_p2 SOURCE top.cpp:71 VARIABLE and_ln71_7 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_11_fu_3378_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_11 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U24 SOURCE top.cpp:69 VARIABLE sdiv_ln69_4 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_8_fu_3463_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_8 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_9_fu_3469_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_9 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_12_fu_3475_p2 SOURCE top.cpp:69 VARIABLE or_ln69_12 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_8_fu_3481_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_8 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_8_fu_3487_p2 SOURCE top.cpp:69 VARIABLE and_ln69_8 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_9_fu_3493_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_9 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_13_fu_3499_p2 SOURCE top.cpp:69 VARIABLE or_ln69_13 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_9_fu_3505_p2 SOURCE top.cpp:69 VARIABLE and_ln69_9 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln69_8_fu_3511_p3 SOURCE top.cpp:69 VARIABLE select_ln69_8 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_14_fu_3519_p2 SOURCE top.cpp:69 VARIABLE or_ln69_14 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME t_9_fu_3525_p3 SOURCE top.cpp:69 VARIABLE t_9 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_24_1_1_U40 SOURCE top.cpp:71 VARIABLE tmp_63 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sum_68_fu_3577_p2 SOURCE top.cpp:71 VARIABLE col_sum_68 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_5_fu_3583_p2 SOURCE top.cpp:71 VARIABLE add_ln71_5 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln71_4_fu_3589_p2 SOURCE top.cpp:71 VARIABLE icmp_ln71_4 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_12_fu_3660_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_12 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln71_8_fu_3666_p2 SOURCE top.cpp:71 VARIABLE and_ln71_8 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_13_fu_3672_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_13 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln71_9_fu_3678_p2 SOURCE top.cpp:71 VARIABLE and_ln71_9 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_14_fu_3684_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_14 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U25 SOURCE top.cpp:69 VARIABLE sdiv_ln69_5 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_10_fu_3769_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_10 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_11_fu_3775_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_11 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_15_fu_3781_p2 SOURCE top.cpp:69 VARIABLE or_ln69_15 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_10_fu_3787_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_10 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_10_fu_3793_p2 SOURCE top.cpp:69 VARIABLE and_ln69_10 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_11_fu_3799_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_11 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_16_fu_3805_p2 SOURCE top.cpp:69 VARIABLE or_ln69_16 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_11_fu_3811_p2 SOURCE top.cpp:69 VARIABLE and_ln69_11 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln69_10_fu_3817_p3 SOURCE top.cpp:69 VARIABLE select_ln69_10 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_17_fu_3825_p2 SOURCE top.cpp:69 VARIABLE or_ln69_17 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME t_11_fu_3831_p3 SOURCE top.cpp:69 VARIABLE t_11 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_24_1_1_U41 SOURCE top.cpp:71 VARIABLE tmp_65 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sum_69_fu_3883_p2 SOURCE top.cpp:71 VARIABLE col_sum_69 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_6_fu_3889_p2 SOURCE top.cpp:71 VARIABLE add_ln71_6 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln71_5_fu_3895_p2 SOURCE top.cpp:71 VARIABLE icmp_ln71_5 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_15_fu_3966_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_15 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln71_10_fu_3972_p2 SOURCE top.cpp:71 VARIABLE and_ln71_10 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_16_fu_3978_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_16 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln71_11_fu_3984_p2 SOURCE top.cpp:71 VARIABLE and_ln71_11 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_17_fu_3990_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_17 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U26 SOURCE top.cpp:69 VARIABLE sdiv_ln69_6 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_12_fu_4075_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_12 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_13_fu_4081_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_13 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_18_fu_4087_p2 SOURCE top.cpp:69 VARIABLE or_ln69_18 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_12_fu_4093_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_12 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_12_fu_4099_p2 SOURCE top.cpp:69 VARIABLE and_ln69_12 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_13_fu_4105_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_13 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_19_fu_4111_p2 SOURCE top.cpp:69 VARIABLE or_ln69_19 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_13_fu_4117_p2 SOURCE top.cpp:69 VARIABLE and_ln69_13 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln69_12_fu_4123_p3 SOURCE top.cpp:69 VARIABLE select_ln69_12 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_20_fu_4131_p2 SOURCE top.cpp:69 VARIABLE or_ln69_20 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME t_13_fu_4137_p3 SOURCE top.cpp:69 VARIABLE t_13 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_24_1_1_U42 SOURCE top.cpp:71 VARIABLE tmp_67 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sum_70_fu_4189_p2 SOURCE top.cpp:71 VARIABLE col_sum_70 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_7_fu_4195_p2 SOURCE top.cpp:71 VARIABLE add_ln71_7 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln71_6_fu_4201_p2 SOURCE top.cpp:71 VARIABLE icmp_ln71_6 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_18_fu_4272_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_18 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln71_12_fu_4278_p2 SOURCE top.cpp:71 VARIABLE and_ln71_12 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_19_fu_4284_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_19 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln71_13_fu_4290_p2 SOURCE top.cpp:71 VARIABLE and_ln71_13 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_20_fu_4296_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_20 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U27 SOURCE top.cpp:69 VARIABLE sdiv_ln69_7 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_14_fu_4381_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_14 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_15_fu_4387_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_15 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_21_fu_4393_p2 SOURCE top.cpp:69 VARIABLE or_ln69_21 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_14_fu_4399_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_14 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_14_fu_4405_p2 SOURCE top.cpp:69 VARIABLE and_ln69_14 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_15_fu_4411_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_15 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_22_fu_4417_p2 SOURCE top.cpp:69 VARIABLE or_ln69_22 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_15_fu_4423_p2 SOURCE top.cpp:69 VARIABLE and_ln69_15 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln69_14_fu_4429_p3 SOURCE top.cpp:69 VARIABLE select_ln69_14 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_23_fu_4437_p2 SOURCE top.cpp:69 VARIABLE or_ln69_23 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME t_15_fu_4443_p3 SOURCE top.cpp:69 VARIABLE t_15 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_24_1_1_U43 SOURCE top.cpp:71 VARIABLE tmp_71 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sum_71_fu_4495_p2 SOURCE top.cpp:71 VARIABLE col_sum_71 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_8_fu_4501_p2 SOURCE top.cpp:71 VARIABLE add_ln71_8 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln71_7_fu_4507_p2 SOURCE top.cpp:71 VARIABLE icmp_ln71_7 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_21_fu_4578_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_21 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln71_14_fu_4584_p2 SOURCE top.cpp:71 VARIABLE and_ln71_14 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_22_fu_4590_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_22 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln71_15_fu_4596_p2 SOURCE top.cpp:71 VARIABLE and_ln71_15 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_23_fu_4602_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_23 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U28 SOURCE top.cpp:69 VARIABLE sdiv_ln69_8 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_16_fu_4687_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_16 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_17_fu_4693_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_17 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_24_fu_4699_p2 SOURCE top.cpp:69 VARIABLE or_ln69_24 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_16_fu_4705_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_16 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_16_fu_4711_p2 SOURCE top.cpp:69 VARIABLE and_ln69_16 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_17_fu_4717_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_17 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_25_fu_4723_p2 SOURCE top.cpp:69 VARIABLE or_ln69_25 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_17_fu_4729_p2 SOURCE top.cpp:69 VARIABLE and_ln69_17 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln69_16_fu_4735_p3 SOURCE top.cpp:69 VARIABLE select_ln69_16 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_26_fu_4743_p2 SOURCE top.cpp:69 VARIABLE or_ln69_26 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME t_17_fu_4749_p3 SOURCE top.cpp:69 VARIABLE t_17 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_24_1_1_U44 SOURCE top.cpp:71 VARIABLE tmp_77 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sum_72_fu_4801_p2 SOURCE top.cpp:71 VARIABLE col_sum_72 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_9_fu_4807_p2 SOURCE top.cpp:71 VARIABLE add_ln71_9 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln71_8_fu_4813_p2 SOURCE top.cpp:71 VARIABLE icmp_ln71_8 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_24_fu_4884_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_24 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln71_16_fu_4890_p2 SOURCE top.cpp:71 VARIABLE and_ln71_16 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_25_fu_4896_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_25 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln71_17_fu_4902_p2 SOURCE top.cpp:71 VARIABLE and_ln71_17 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_26_fu_4908_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_26 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U29 SOURCE top.cpp:69 VARIABLE sdiv_ln69_9 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_18_fu_4993_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_18 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_19_fu_4999_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_19 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_27_fu_5005_p2 SOURCE top.cpp:69 VARIABLE or_ln69_27 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_18_fu_5011_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_18 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_18_fu_5017_p2 SOURCE top.cpp:69 VARIABLE and_ln69_18 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_19_fu_5023_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_19 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_28_fu_5029_p2 SOURCE top.cpp:69 VARIABLE or_ln69_28 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_19_fu_5035_p2 SOURCE top.cpp:69 VARIABLE and_ln69_19 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln69_18_fu_5041_p3 SOURCE top.cpp:69 VARIABLE select_ln69_18 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_29_fu_5049_p2 SOURCE top.cpp:69 VARIABLE or_ln69_29 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME t_19_fu_5055_p3 SOURCE top.cpp:69 VARIABLE t_19 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_24_1_1_U45 SOURCE top.cpp:71 VARIABLE tmp_83 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sum_73_fu_5107_p2 SOURCE top.cpp:71 VARIABLE col_sum_73 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_10_fu_5113_p2 SOURCE top.cpp:71 VARIABLE add_ln71_10 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln71_9_fu_5119_p2 SOURCE top.cpp:71 VARIABLE icmp_ln71_9 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_27_fu_5190_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_27 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln71_18_fu_5196_p2 SOURCE top.cpp:71 VARIABLE and_ln71_18 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_28_fu_5202_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_28 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln71_19_fu_5208_p2 SOURCE top.cpp:71 VARIABLE and_ln71_19 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_29_fu_5214_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_29 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U30 SOURCE top.cpp:69 VARIABLE sdiv_ln69_10 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_20_fu_5299_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_20 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_21_fu_5305_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_21 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_30_fu_5311_p2 SOURCE top.cpp:69 VARIABLE or_ln69_30 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_20_fu_5317_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_20 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_20_fu_5323_p2 SOURCE top.cpp:69 VARIABLE and_ln69_20 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_21_fu_5329_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_21 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_31_fu_5335_p2 SOURCE top.cpp:69 VARIABLE or_ln69_31 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_21_fu_5341_p2 SOURCE top.cpp:69 VARIABLE and_ln69_21 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln69_20_fu_5347_p3 SOURCE top.cpp:69 VARIABLE select_ln69_20 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_32_fu_5355_p2 SOURCE top.cpp:69 VARIABLE or_ln69_32 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME t_21_fu_5361_p3 SOURCE top.cpp:69 VARIABLE t_21 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_24_1_1_U46 SOURCE top.cpp:71 VARIABLE tmp_89 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sum_74_fu_5413_p2 SOURCE top.cpp:71 VARIABLE col_sum_74 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_11_fu_5419_p2 SOURCE top.cpp:71 VARIABLE add_ln71_11 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln71_10_fu_5425_p2 SOURCE top.cpp:71 VARIABLE icmp_ln71_10 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_30_fu_5496_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_30 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln71_20_fu_5502_p2 SOURCE top.cpp:71 VARIABLE and_ln71_20 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_31_fu_5508_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_31 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln71_21_fu_5514_p2 SOURCE top.cpp:71 VARIABLE and_ln71_21 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_32_fu_5520_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_32 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U31 SOURCE top.cpp:69 VARIABLE sdiv_ln69_11 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_22_fu_5605_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_22 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_23_fu_5611_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_23 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_33_fu_5617_p2 SOURCE top.cpp:69 VARIABLE or_ln69_33 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_22_fu_5623_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_22 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_22_fu_5629_p2 SOURCE top.cpp:69 VARIABLE and_ln69_22 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_23_fu_5635_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_23 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_34_fu_5641_p2 SOURCE top.cpp:69 VARIABLE or_ln69_34 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_23_fu_5647_p2 SOURCE top.cpp:69 VARIABLE and_ln69_23 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln69_22_fu_5653_p3 SOURCE top.cpp:69 VARIABLE select_ln69_22 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_35_fu_5661_p2 SOURCE top.cpp:69 VARIABLE or_ln69_35 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME t_23_fu_5667_p3 SOURCE top.cpp:69 VARIABLE t_23 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_24_1_1_U47 SOURCE top.cpp:71 VARIABLE tmp_95 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sum_75_fu_5719_p2 SOURCE top.cpp:71 VARIABLE col_sum_75 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_12_fu_5725_p2 SOURCE top.cpp:71 VARIABLE add_ln71_12 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln71_11_fu_5731_p2 SOURCE top.cpp:71 VARIABLE icmp_ln71_11 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_33_fu_5802_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_33 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln71_22_fu_5808_p2 SOURCE top.cpp:71 VARIABLE and_ln71_22 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_34_fu_5814_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_34 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln71_23_fu_5820_p2 SOURCE top.cpp:71 VARIABLE and_ln71_23 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_35_fu_5826_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_35 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U32 SOURCE top.cpp:69 VARIABLE sdiv_ln69_12 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_24_fu_5911_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_24 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_25_fu_5917_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_25 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_36_fu_5923_p2 SOURCE top.cpp:69 VARIABLE or_ln69_36 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_24_fu_5929_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_24 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_24_fu_5935_p2 SOURCE top.cpp:69 VARIABLE and_ln69_24 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_25_fu_5941_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_25 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_37_fu_5947_p2 SOURCE top.cpp:69 VARIABLE or_ln69_37 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_25_fu_5953_p2 SOURCE top.cpp:69 VARIABLE and_ln69_25 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln69_24_fu_5959_p3 SOURCE top.cpp:69 VARIABLE select_ln69_24 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_38_fu_5967_p2 SOURCE top.cpp:69 VARIABLE or_ln69_38 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME t_25_fu_5973_p3 SOURCE top.cpp:69 VARIABLE t_25 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_24_1_1_U48 SOURCE top.cpp:71 VARIABLE tmp_101 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sum_76_fu_6025_p2 SOURCE top.cpp:71 VARIABLE col_sum_76 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_13_fu_6031_p2 SOURCE top.cpp:71 VARIABLE add_ln71_13 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln71_12_fu_6037_p2 SOURCE top.cpp:71 VARIABLE icmp_ln71_12 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_36_fu_6108_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_36 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln71_24_fu_6114_p2 SOURCE top.cpp:71 VARIABLE and_ln71_24 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_37_fu_6120_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_37 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln71_25_fu_6126_p2 SOURCE top.cpp:71 VARIABLE and_ln71_25 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_38_fu_6132_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_38 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U33 SOURCE top.cpp:69 VARIABLE sdiv_ln69_13 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_26_fu_6217_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_26 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_27_fu_6223_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_27 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_39_fu_6229_p2 SOURCE top.cpp:69 VARIABLE or_ln69_39 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_26_fu_6235_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_26 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_26_fu_6241_p2 SOURCE top.cpp:69 VARIABLE and_ln69_26 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_27_fu_6247_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_27 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_40_fu_6253_p2 SOURCE top.cpp:69 VARIABLE or_ln69_40 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_27_fu_6259_p2 SOURCE top.cpp:69 VARIABLE and_ln69_27 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln69_26_fu_6265_p3 SOURCE top.cpp:69 VARIABLE select_ln69_26 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_41_fu_6273_p2 SOURCE top.cpp:69 VARIABLE or_ln69_41 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME t_27_fu_6279_p3 SOURCE top.cpp:69 VARIABLE t_27 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_24_1_1_U49 SOURCE top.cpp:71 VARIABLE tmp_107 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sum_77_fu_6331_p2 SOURCE top.cpp:71 VARIABLE col_sum_77 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_14_fu_6337_p2 SOURCE top.cpp:71 VARIABLE add_ln71_14 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln71_13_fu_6343_p2 SOURCE top.cpp:71 VARIABLE icmp_ln71_13 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_39_fu_6414_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_39 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln71_26_fu_6420_p2 SOURCE top.cpp:71 VARIABLE and_ln71_26 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_40_fu_6426_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_40 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln71_27_fu_6432_p2 SOURCE top.cpp:71 VARIABLE and_ln71_27 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_41_fu_6438_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_41 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U34 SOURCE top.cpp:69 VARIABLE sdiv_ln69_14 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_28_fu_6523_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_28 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_29_fu_6529_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_29 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_42_fu_6535_p2 SOURCE top.cpp:69 VARIABLE or_ln69_42 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_28_fu_6541_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_28 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_28_fu_6547_p2 SOURCE top.cpp:69 VARIABLE and_ln69_28 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_29_fu_6553_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_29 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_43_fu_6559_p2 SOURCE top.cpp:69 VARIABLE or_ln69_43 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_29_fu_6565_p2 SOURCE top.cpp:69 VARIABLE and_ln69_29 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln69_28_fu_6571_p3 SOURCE top.cpp:69 VARIABLE select_ln69_28 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_44_fu_6579_p2 SOURCE top.cpp:69 VARIABLE or_ln69_44 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME t_29_fu_6585_p3 SOURCE top.cpp:69 VARIABLE t_29 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_24_1_1_U50 SOURCE top.cpp:71 VARIABLE tmp_113 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sum_78_fu_6637_p2 SOURCE top.cpp:71 VARIABLE col_sum_78 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_15_fu_6643_p2 SOURCE top.cpp:71 VARIABLE add_ln71_15 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln71_14_fu_6649_p2 SOURCE top.cpp:71 VARIABLE icmp_ln71_14 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_42_fu_6720_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_42 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln71_28_fu_6726_p2 SOURCE top.cpp:71 VARIABLE and_ln71_28 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_43_fu_6732_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_43 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln71_29_fu_6738_p2 SOURCE top.cpp:71 VARIABLE and_ln71_29 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_44_fu_6744_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_44 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U35 SOURCE top.cpp:69 VARIABLE sdiv_ln69_15 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_30_fu_6829_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_30 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_31_fu_6835_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_31 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_45_fu_6841_p2 SOURCE top.cpp:69 VARIABLE or_ln69_45 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_30_fu_6847_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_30 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_30_fu_6853_p2 SOURCE top.cpp:69 VARIABLE and_ln69_30 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_31_fu_6859_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_31 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_46_fu_6865_p2 SOURCE top.cpp:69 VARIABLE or_ln69_46 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_31_fu_6871_p2 SOURCE top.cpp:69 VARIABLE and_ln69_31 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln69_30_fu_6877_p3 SOURCE top.cpp:69 VARIABLE select_ln69_30 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_47_fu_6885_p2 SOURCE top.cpp:69 VARIABLE or_ln69_47 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME t_31_fu_6891_p3 SOURCE top.cpp:69 VARIABLE t_31 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_24_1_1_U51 SOURCE top.cpp:71 VARIABLE tmp_119 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sum_79_fu_6943_p2 SOURCE top.cpp:71 VARIABLE col_sum_79 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_16_fu_6949_p2 SOURCE top.cpp:71 VARIABLE add_ln71_16 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln71_15_fu_6955_p2 SOURCE top.cpp:71 VARIABLE icmp_ln71_15 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_45_fu_7026_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_45 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln71_30_fu_7032_p2 SOURCE top.cpp:71 VARIABLE and_ln71_30 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_46_fu_7038_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_46 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln71_31_fu_7044_p2 SOURCE top.cpp:71 VARIABLE and_ln71_31 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_47_fu_7050_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_47 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} top_kernel_Pipeline_VITIS_LOOP_76_6 {BINDINFO {{BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_6_24_1_1_U151 SOURCE top.cpp:81 VARIABLE tmp_6 LOOP VITIS_LOOP_76_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln81_fu_1470_p2 SOURCE top.cpp:81 VARIABLE sub_ln81 LOOP VITIS_LOOP_76_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln81_1_fu_1490_p2 SOURCE top.cpp:81 VARIABLE sub_ln81_1 LOOP VITIS_LOOP_76_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_64_fu_1510_p3 SOURCE top.cpp:81 VARIABLE scale_64 LOOP VITIS_LOOP_76_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_6_24_1_1_U152 SOURCE top.cpp:81 VARIABLE tmp_s LOOP VITIS_LOOP_76_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln81_2_fu_1562_p2 SOURCE top.cpp:81 VARIABLE sub_ln81_2 LOOP VITIS_LOOP_76_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln81_3_fu_1582_p2 SOURCE top.cpp:81 VARIABLE sub_ln81_3 LOOP VITIS_LOOP_76_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_65_fu_1602_p3 SOURCE top.cpp:81 VARIABLE scale_65 LOOP VITIS_LOOP_76_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_6_24_1_1_U153 SOURCE top.cpp:81 VARIABLE tmp_13 LOOP VITIS_LOOP_76_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln81_4_fu_1654_p2 SOURCE top.cpp:81 VARIABLE sub_ln81_4 LOOP VITIS_LOOP_76_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln81_5_fu_1674_p2 SOURCE top.cpp:81 VARIABLE sub_ln81_5 LOOP VITIS_LOOP_76_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_66_fu_1694_p3 SOURCE top.cpp:81 VARIABLE scale_66 LOOP VITIS_LOOP_76_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_6_24_1_1_U154 SOURCE top.cpp:81 VARIABLE tmp_17 LOOP VITIS_LOOP_76_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln81_6_fu_1746_p2 SOURCE top.cpp:81 VARIABLE sub_ln81_6 LOOP VITIS_LOOP_76_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln81_7_fu_1766_p2 SOURCE top.cpp:81 VARIABLE sub_ln81_7 LOOP VITIS_LOOP_76_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_67_fu_1786_p3 SOURCE top.cpp:81 VARIABLE scale_67 LOOP VITIS_LOOP_76_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_6_24_1_1_U155 SOURCE top.cpp:81 VARIABLE tmp_21 LOOP VITIS_LOOP_76_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln81_8_fu_1838_p2 SOURCE top.cpp:81 VARIABLE sub_ln81_8 LOOP VITIS_LOOP_76_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln81_9_fu_1858_p2 SOURCE top.cpp:81 VARIABLE sub_ln81_9 LOOP VITIS_LOOP_76_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_68_fu_1878_p3 SOURCE top.cpp:81 VARIABLE scale_68 LOOP VITIS_LOOP_76_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_6_24_1_1_U156 SOURCE top.cpp:81 VARIABLE tmp_24 LOOP VITIS_LOOP_76_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln81_10_fu_1930_p2 SOURCE top.cpp:81 VARIABLE sub_ln81_10 LOOP VITIS_LOOP_76_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln81_11_fu_1950_p2 SOURCE top.cpp:81 VARIABLE sub_ln81_11 LOOP VITIS_LOOP_76_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_69_fu_1970_p3 SOURCE top.cpp:81 VARIABLE scale_69 LOOP VITIS_LOOP_76_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_6_24_1_1_U157 SOURCE top.cpp:81 VARIABLE tmp_27 LOOP VITIS_LOOP_76_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln81_12_fu_2022_p2 SOURCE top.cpp:81 VARIABLE sub_ln81_12 LOOP VITIS_LOOP_76_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln81_13_fu_2042_p2 SOURCE top.cpp:81 VARIABLE sub_ln81_13 LOOP VITIS_LOOP_76_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_70_fu_2062_p3 SOURCE top.cpp:81 VARIABLE scale_70 LOOP VITIS_LOOP_76_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_6_24_1_1_U158 SOURCE top.cpp:81 VARIABLE tmp_30 LOOP VITIS_LOOP_76_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln81_14_fu_2114_p2 SOURCE top.cpp:81 VARIABLE sub_ln81_14 LOOP VITIS_LOOP_76_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln81_15_fu_2134_p2 SOURCE top.cpp:81 VARIABLE sub_ln81_15 LOOP VITIS_LOOP_76_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_71_fu_2154_p3 SOURCE top.cpp:81 VARIABLE scale_71 LOOP VITIS_LOOP_76_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_6_24_1_1_U159 SOURCE top.cpp:81 VARIABLE tmp_33 LOOP VITIS_LOOP_76_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln81_16_fu_2206_p2 SOURCE top.cpp:81 VARIABLE sub_ln81_16 LOOP VITIS_LOOP_76_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln81_17_fu_2226_p2 SOURCE top.cpp:81 VARIABLE sub_ln81_17 LOOP VITIS_LOOP_76_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_72_fu_2246_p3 SOURCE top.cpp:81 VARIABLE scale_72 LOOP VITIS_LOOP_76_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_6_24_1_1_U160 SOURCE top.cpp:81 VARIABLE tmp_36 LOOP VITIS_LOOP_76_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln81_18_fu_2298_p2 SOURCE top.cpp:81 VARIABLE sub_ln81_18 LOOP VITIS_LOOP_76_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln81_19_fu_2318_p2 SOURCE top.cpp:81 VARIABLE sub_ln81_19 LOOP VITIS_LOOP_76_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_73_fu_2338_p3 SOURCE top.cpp:81 VARIABLE scale_73 LOOP VITIS_LOOP_76_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_6_24_1_1_U161 SOURCE top.cpp:81 VARIABLE tmp_39 LOOP VITIS_LOOP_76_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln81_20_fu_2390_p2 SOURCE top.cpp:81 VARIABLE sub_ln81_20 LOOP VITIS_LOOP_76_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln81_21_fu_2410_p2 SOURCE top.cpp:81 VARIABLE sub_ln81_21 LOOP VITIS_LOOP_76_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_74_fu_2430_p3 SOURCE top.cpp:81 VARIABLE scale_74 LOOP VITIS_LOOP_76_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_6_24_1_1_U162 SOURCE top.cpp:81 VARIABLE tmp_42 LOOP VITIS_LOOP_76_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln81_22_fu_2482_p2 SOURCE top.cpp:81 VARIABLE sub_ln81_22 LOOP VITIS_LOOP_76_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln81_23_fu_2502_p2 SOURCE top.cpp:81 VARIABLE sub_ln81_23 LOOP VITIS_LOOP_76_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_75_fu_2522_p3 SOURCE top.cpp:81 VARIABLE scale_75 LOOP VITIS_LOOP_76_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_6_24_1_1_U163 SOURCE top.cpp:81 VARIABLE tmp_45 LOOP VITIS_LOOP_76_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln81_24_fu_2574_p2 SOURCE top.cpp:81 VARIABLE sub_ln81_24 LOOP VITIS_LOOP_76_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln81_25_fu_2594_p2 SOURCE top.cpp:81 VARIABLE sub_ln81_25 LOOP VITIS_LOOP_76_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_76_fu_2614_p3 SOURCE top.cpp:81 VARIABLE scale_76 LOOP VITIS_LOOP_76_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_6_24_1_1_U164 SOURCE top.cpp:81 VARIABLE tmp_48 LOOP VITIS_LOOP_76_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln81_26_fu_2666_p2 SOURCE top.cpp:81 VARIABLE sub_ln81_26 LOOP VITIS_LOOP_76_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln81_27_fu_2686_p2 SOURCE top.cpp:81 VARIABLE sub_ln81_27 LOOP VITIS_LOOP_76_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_77_fu_2706_p3 SOURCE top.cpp:81 VARIABLE scale_77 LOOP VITIS_LOOP_76_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_6_24_1_1_U165 SOURCE top.cpp:81 VARIABLE tmp_51 LOOP VITIS_LOOP_76_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln81_28_fu_2758_p2 SOURCE top.cpp:81 VARIABLE sub_ln81_28 LOOP VITIS_LOOP_76_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln81_29_fu_2778_p2 SOURCE top.cpp:81 VARIABLE sub_ln81_29 LOOP VITIS_LOOP_76_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_78_fu_2798_p3 SOURCE top.cpp:81 VARIABLE scale_78 LOOP VITIS_LOOP_76_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_6_24_1_1_U166 SOURCE top.cpp:81 VARIABLE tmp_54 LOOP VITIS_LOOP_76_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln81_30_fu_2850_p2 SOURCE top.cpp:81 VARIABLE sub_ln81_30 LOOP VITIS_LOOP_76_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln81_31_fu_2870_p2 SOURCE top.cpp:81 VARIABLE sub_ln81_31 LOOP VITIS_LOOP_76_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_79_fu_2890_p3 SOURCE top.cpp:81 VARIABLE scale_79 LOOP VITIS_LOOP_76_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_fu_3232_p2 SOURCE top.cpp:76 VARIABLE add_ln76 LOOP VITIS_LOOP_76_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln87_fu_1080_p2 SOURCE top.cpp:87 VARIABLE icmp_ln87 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_1_fu_1086_p2 SOURCE top.cpp:87 VARIABLE add_ln87_1 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_fu_1098_p2 SOURCE top.cpp:87 VARIABLE add_ln87 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln88_fu_1104_p2 SOURCE top.cpp:88 VARIABLE icmp_ln88 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln87_fu_1110_p3 SOURCE top.cpp:87 VARIABLE select_ln87 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln87_1_fu_1118_p3 SOURCE top.cpp:87 VARIABLE select_ln87_1 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_24_1_1_U298 SOURCE top.cpp:90 VARIABLE tmp_1 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_129_6_24_1_1_U297 SOURCE top.cpp:90 VARIABLE tmp_2 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_24s_48_1_1_U296 SOURCE top.cpp:90 VARIABLE mul_ln90 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_fu_1579_p2 SOURCE top.cpp:90 VARIABLE add_ln90 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln90_fu_1593_p2 SOURCE top.cpp:90 VARIABLE xor_ln90 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln90_fu_1599_p2 SOURCE top.cpp:90 VARIABLE and_ln90 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln90_fu_1621_p2 SOURCE top.cpp:90 VARIABLE icmp_ln90 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln90_1_fu_1635_p2 SOURCE top.cpp:90 VARIABLE icmp_ln90_1 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln90_2_fu_1641_p2 SOURCE top.cpp:90 VARIABLE icmp_ln90_2 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln90_fu_1647_p3 SOURCE top.cpp:90 VARIABLE select_ln90 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln90_1_fu_1655_p2 SOURCE top.cpp:90 VARIABLE xor_ln90_1 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln90_1_fu_1661_p2 SOURCE top.cpp:90 VARIABLE and_ln90_1 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln90_1_fu_1667_p3 SOURCE top.cpp:90 VARIABLE select_ln90_1 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln90_2_fu_1705_p2 SOURCE top.cpp:90 VARIABLE and_ln90_2 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln90_2_fu_1675_p2 SOURCE top.cpp:90 VARIABLE xor_ln90_2 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln90_fu_1681_p2 SOURCE top.cpp:90 VARIABLE or_ln90 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln90_3_fu_1687_p2 SOURCE top.cpp:90 VARIABLE xor_ln90_3 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln90_3_fu_1693_p2 SOURCE top.cpp:90 VARIABLE and_ln90_3 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln90_4_fu_1699_p2 SOURCE top.cpp:90 VARIABLE and_ln90_4 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln90_2_fu_1709_p2 SOURCE top.cpp:90 VARIABLE or_ln90_2 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln90_4_fu_1714_p2 SOURCE top.cpp:90 VARIABLE xor_ln90_4 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln90_5_fu_1720_p2 SOURCE top.cpp:90 VARIABLE and_ln90_5 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln90_2_fu_1725_p3 SOURCE top.cpp:90 VARIABLE select_ln90_2 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln90_1_fu_1732_p2 SOURCE top.cpp:90 VARIABLE or_ln90_1 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln90_3_fu_1737_p3 SOURCE top.cpp:90 VARIABLE select_ln90_3 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_fu_1440_p2 SOURCE top.cpp:88 VARIABLE add_ln88 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 2 BRAM 0 URAM 0}} top_kernel {BINDINFO {{BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME denom_row_U SOURCE {} VARIABLE denom_row LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_9_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1024 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_8_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1024 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1024 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1024 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1024 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1024 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1024 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1024 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1024 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1024 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_10_U SOURCE {} VARIABLE p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1024 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_11_U SOURCE {} VARIABLE p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1024 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_12_U SOURCE {} VARIABLE p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1024 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_13_U SOURCE {} VARIABLE p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1024 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_14_U SOURCE {} VARIABLE p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1024 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_15_U SOURCE {} VARIABLE p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1024 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3tmp_s_U SOURCE {} VARIABLE p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3tmp_s LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1024 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3tmp_1_U SOURCE {} VARIABLE p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3tmp_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1024 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3tmp_2_U SOURCE {} VARIABLE p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3tmp_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1024 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3tmp_3_U SOURCE {} VARIABLE p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3tmp_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1024 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3tmp_4_U SOURCE {} VARIABLE p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3tmp_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1024 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3tmp_5_U SOURCE {} VARIABLE p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3tmp_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1024 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1024 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1024 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1024 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1024 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1024 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1024 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1024 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1024 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_8_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1024 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_9_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1024 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true}} AREA {DSP 2 BRAM 67 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.93 seconds. CPU system time: 0.13 seconds. Elapsed time: 1.2 seconds; current allocated memory: 0.000 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for top_kernel.
Execute         syn_report -model top_kernel -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command       autosyn done; 8.74 sec.
Command     csynth_design done; 37.03 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:37; Allocated memory: 0.000 MB.
Execute     cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute       ::AP::init_summary_file cosim 
Execute         AP::app_get_file_relativeroot [AP::app_get_root] {}
Command       AP::init_summary_file done; 7.58 sec.
Execute       write_ini /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg -apsfile /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/hls.aps -filepaths relative 
Execute         send_msg_by_id INFO @200-1915@%s /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.15 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/cosimDB.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -Wno-unknown-pragmas -Wno-unknown-pragmas -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ -I /tools/software/xilinx/2025.1.1/Vitis/include -I include /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/host.cpp -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/host.cpp_pre.cpp -std=gnu++14 -D__DSP48E2__ --gcc-toolchain=/tools/software/xilinx/2025.1.1/Vitis/tps/lnx64/gcc-8.3.0 > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/host.cpp.clang.autosim-tb.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/host.cpp.clang.autosim-tb.err.log
INFO-FLOW: TB processing: /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/host.cpp /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/host.cpp_pre.cpp
Execute       clang_tidy xilinx-tb-process -desc tb-process /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/host.cpp_pre.cpp.tb.cpp std=gnu++14 
INFO-FLOW: exec /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/host.cpp_pre.cpp.tb.cpp -- -std=gnu++14 -fhls -ferror-limit=0
Command       clang_tidy done; 2.74 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ -I /tools/software/xilinx/2025.1.1/Vitis/include -I include /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/top.cpp -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/top.cpp_pre.cpp -std=gnu++14 -D__DSP48E2__ --gcc-toolchain=/tools/software/xilinx/2025.1.1/Vitis/tps/lnx64/gcc-8.3.0 > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.cpp.clang.autosim-tb.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.cpp.clang.autosim-tb.err.log
INFO-FLOW: TB processing: /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/top.cpp /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/top.cpp_pre.cpp
Execute       clang_tidy xilinx-tb-process -desc tb-process /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/top.cpp_pre.cpp.tb.cpp std=gnu++14 
INFO-FLOW: exec /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/top.cpp_pre.cpp.tb.cpp -- -std=gnu++14 -fhls -ferror-limit=0
Command       clang_tidy done; 3.06 sec.
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/tb.status.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command       ap_source done; 0.31 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.DependenceCheck.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute       source .run_sim.tcl 
Execute         source check_sim.tcl 
Execute         source dataflow_monitor_API.tcl 
Execute         source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command       ap_source done; 57.57 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command     cosim_design done; 90.54 sec.
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:01:30; Allocated memory: 0.000 MB.
Execute     export_design -format ip_catalog -flow impl 
INFO: [HLS 200-1510] Running: export_design -format ip_catalog -flow impl 
Execute       config_export -flow=impl -format=ip_catalog 
Execute       write_ini /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg -apsfile /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/hls.aps -filepaths relative 
Execute         send_msg_by_id INFO @200-1915@%s /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg
Execute       ::AP::init_summary_file vivado-impl 
Execute         AP::app_get_file_relativeroot [AP::app_get_root] {}
Command       AP::init_summary_file done; 7.58 sec.
INFO-FLOW: DBG:PUTS: export_design_wrap: -flow impl -format ip_catalog -rtl verilog
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.14 sec.
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=top_kernel xml_exists=1
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/cosimDB.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to top_kernel
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=20 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_sdiv_38ns_24s_38_42_1
top_kernel_sparsemux_9_2_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_sparsemux_9_6_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_mul_24s_24s_48_1_1
top_kernel_sparsemux_129_6_24_1_1
top_kernel_sparsemux_33_4_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_denom_row_RAM_1P_BRAM_1R1W
top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_9_RAM_T2P_BRAM_1R1W
top_kernel_A_m_axi
top_kernel_C_m_axi
top_kernel_control_s_axi
top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3
top_kernel_Pipeline_VITIS_LOOP_57_4
top_kernel_Pipeline_VITIS_LOOP_76_6
top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9
top_kernel
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top-io-be.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_57_4.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_76_6.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.constraint.tcl 
Execute       sc_get_clocks top_kernel 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.constraint.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs pwd=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.15 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:   auto_impl: eval: -flow impl -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-flow impl -rtl verilog'
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO-FLOW: DBG:PUTS: automg_wrap -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -rtl vlog -tool Vivado -impltomg_flag
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.constraint.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs pwd=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/autopilot.rtl.models.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:PUTS: debug_in_auto_impl: vlog exec /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/impl/verilog/impl.sh
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report topinfo_dict='RtlTopPrefix {} RtlSubPrefix top_kernel_ TopModuleNoPrefix top_kernel TopModuleWithPrefix top_kernel' export_design_flow='impl' impl_dir='/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/impl' lang='verilog' out_dir=''
INFO-FLOW: DBG:PUTS:     auto_impl_report: impl processing xml
Execute       ap_part_info -quiet -data family -name xczu3eg-sbva484-1-e 
INFO-FLOW: DBG:PUTS:     writing export xml file: /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/impl/report/verilog/export_impl.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode0x7f075680bf78' export_design_flow='impl' export_rpt='/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/impl/report/verilog/export_impl.rpt' rpt_txt_var=''
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_impl.rpt
INFO-FLOW: DBG:PUTS:     auto_impl_report: syn processing xml
Execute       ap_part_info -quiet -data family -name xczu3eg-sbva484-1-e 
INFO-FLOW: DBG:PUTS:     writing export xml file: /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/impl/report/verilog/export_syn.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode0x7f07568f82c8' export_design_flow='syn' export_rpt='/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/impl/report/verilog/export_syn.rpt' rpt_txt_var=''
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_syn.rpt
Execute       send_msg_by_id INFO @200-802@%s project_1/hls/impl/export.zip 
INFO: [HLS 200-802] Generated output file project_1/hls/impl/export.zip
Command     export_design done; 908.25 sec.
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:15:08; Allocated memory: 0.000 MB.
Execute     cleanup_all 
Command     cleanup_all done; 0.16 sec.
Execute         source -notrace -encoding utf-8 /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute           source -encoding utf-8 /tools/software/xilinx/2025.1.1/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
INFO-FLOW: Workspace /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls opened at Sun Feb 01 01:52:19 EST 2026
Execute         ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute         set_part xczu3eg-sbva484-1-e 
Execute           create_platform xczu3eg-sbva484-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx//2025.1.1/Vitis/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx//2025.1.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
Command           create_platform done; 4.56 sec.
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command           ap_source done; 0.14 sec.
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute           config_compile -quiet -complex-mul-dsp=0 
Command         set_part done; 4.75 sec.
Execute         send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute         send_msg_by_id INFO @200-1464@%s config_unroll -tripcount_threshold=0 
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=0
Execute         config_unroll -tripcount_threshold=0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
Execute         send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=0 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
Execute         config_compile -pipeline_loops=0 
Execute         send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute         config_compile -complex-mul-dsp=0 
Execute         send_msg_by_id INFO @200-1464@%s config_export -flow=impl 
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
Execute         config_export -flow=impl 
Execute         send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute         config_export -format=ip_catalog 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle.tcl 
Execute           source /tools/software/xilinx/2025.1.1/tps/tcl/tcllib2.0/yaml/huddle_types.tcl 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcllib2.0/yaml/json2huddle.tcl 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcllib2.0/try/try.tcl 
Execute         send_msg_by_id INFO @200-2174@%s%s component /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg 
INFO: [HLS 200-2174] Applying component config ini file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg
Execute         apply_ini /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg 
Execute           send_msg_by_id INFO @200-1465@%s 'param.hls.enable_hidden_option_error=false' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying config ini 'param.hls.enable_hidden_option_error=false' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(4)
Execute           send_msg_by_id INFO @200-1465@%s 'syn.file=../top.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=../top.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(7)
Execute           add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
Execute           send_msg_by_id INFO @200-1465@%s 'tb.file=../host.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=../host.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(9)
Execute           add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
Execute           send_msg_by_id INFO @200-1465@%s 'syn.top=top_kernel' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying config ini 'syn.top=top_kernel' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(8)
Execute           set_top top_kernel 
Execute           send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(6) 
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(6)
Execute           send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute           send_msg_by_id INFO @200-1464@%s config_unroll -tripcount_threshold=0 
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=0
Execute           config_unroll -tripcount_threshold=0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
Execute           send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=0 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
Execute           config_compile -pipeline_loops=0 
Execute           send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute           config_compile -complex-mul-dsp=0 
Execute           send_msg_by_id INFO @200-1464@%s config_export -flow=impl 
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
Execute           config_export -flow=impl 
Execute           send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute           config_export -format=ip_catalog 
Execute           send_msg_by_id INFO @200-1465@%s 'part=xczu3eg-sbva484-1-e' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying config ini 'part=xczu3eg-sbva484-1-e' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(1)
Execute           set_part xczu3eg-sbva484-1-e 
Execute             create_platform xczu3eg-sbva484-1-e -board  
Command             create_platform done; 0.25 sec.
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command             ap_source done; 0.16 sec.
Execute             ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute             config_compile -quiet -complex-mul-dsp=0 
Command           set_part done; 0.5 sec.
Execute           send_msg_by_id INFO @200-1465@%s 'clock=10ns' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying config ini 'clock=10ns' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(5)
Execute           create_clock -period 10ns 
Execute           send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(10)
Execute           config_export -format=ip_catalog 
Execute           send_msg_by_id INFO @200-1465@%s 'syn.compile.pipeline_loops=0' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying config ini 'syn.compile.pipeline_loops=0' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(11)
Execute           config_compile -pipeline_loops=0 
Execute           send_msg_by_id INFO @200-1465@%s 'syn.unroll.tripcount_threshold=0' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying config ini 'syn.unroll.tripcount_threshold=0' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(12)
Execute           config_unroll -tripcount_threshold=0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
Execute           send_msg_by_id INFO @200-1465@%s 'vivado.flow=impl' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying config ini 'vivado.flow=impl' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(13)
Execute           config_export -flow=impl 
Command         apply_ini done; 0.73 sec.
Execute         write_component -config /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg 
Execute           send_msg_by_id INFO @200-2176@%s /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/vitis-comp.json 
INFO: [HLS 200-2176] Writing Vitis IDE component file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/vitis-comp.json
Execute         write_ini /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg -apsfile /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/hls.aps -filepaths relative 
Execute           send_msg_by_id INFO @200-1915@%s /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg
Command       open_solution done; 5.6 sec.
Command     open_component done; 5.6 sec.
Execute     set_top top_kernel 
INFO: [HLS 200-1510] Running: set_top top_kernel 
Execute     add_files top.cpp 
INFO: [HLS 200-1510] Running: add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
Execute     add_files -tb host.cpp 
INFO: [HLS 200-1510] Running: add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
Execute     config_unroll -tripcount_threshold 0 
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
Execute     config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
Execute     set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
Execute       create_platform xczu3eg-sbva484-1-e -board  
Command       create_platform done; 0.28 sec.
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.45 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       ::AP::init_summary_file csynth 
Execute         AP::app_get_file_relativeroot [AP::app_get_root] {}
Command       AP::init_summary_file done; 7.56 sec.
Execute       write_ini /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg -apsfile /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/hls.aps -filepaths relative 
Execute         send_msg_by_id INFO @200-1915@%s /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector top.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.cpp.xilinx-performance-pragma-detector.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.cpp.xilinx-performance-pragma-detector.err.log
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.43 seconds. CPU system time: 0.14 seconds. Elapsed time: 8.14 seconds; current allocated memory: 0.000 MB.
Execute         set_directive_top top_kernel -name=top_kernel 
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling top.cpp as C++
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang top.cpp -foptimization-record-file=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/tools/software/xilinx/2025.1.1/Vitis/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx//2025.1.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sbva484-1-e > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.cpp.clang.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx//2025.1.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sbva484-1-e > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/clang.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp  -target fpga  -directive=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/.systemc_flag -fix-errors /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.7 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp  -target fpga  -directive=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/all.directive.json -fix-errors /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcllib2.0/yaml/yaml.tcl 
Command         clang_tidy done; 1.34 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.bc -hls-platform-db-name=/tools/software/xilinx//2025.1.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sbva484-1-e > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.clang.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.77 seconds. CPU system time: 1.07 seconds. Elapsed time: 5.99 seconds; current allocated memory: 0.000 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.0.bc -args  "/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.g.bc"  
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.g.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.0.bc > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Execute         run_link_or_opt -opt -out /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc -args /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.12 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc -args /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libhlsmc++_39.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command         run_link_or_opt done; 2.25 sec.
Execute         run_link_or_opt -opt -out /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc -args /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top_kernel -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top_kernel -reflow-float-conversion -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.97 sec.
Execute         run_link_or_opt -out /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc -args /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libfloatconversion_39.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Execute         run_link_or_opt -opt -out /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc -args /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top_kernel 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=top_kernel -mllvm -hls-db-dir -mllvm /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -reflow-unroll-size-threshold=10000 -mllvm -reflow-unroll-cost-threshold=1000000 -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=0 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-force-aggressive-unroll=0 -mllvm -reflow-aggressive-unroll-adjust-factor=1.000000 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -reflow-enable-critical-path-for-performance=1 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -reflow-dump-extra-complexity-metric=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=2.7 -x ir /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/software/xilinx//2025.1.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sbva484-1-e 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 5,650 Compile/Link (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 5,650 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,257 Unroll/Inline (step 1) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 2,257 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,226 Unroll/Inline (step 2) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,226 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 869 Unroll/Inline (step 3) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 869 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 851 Unroll/Inline (step 4) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 851 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,371 Array/Struct (step 1) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 2,371 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,933 Array/Struct (step 2) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,933 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,936 Array/Struct (step 3) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,936 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,939 Array/Struct (step 4) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,939 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,268 Array/Struct (step 5) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 2,268 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,009 Performance (step 1) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 2,009 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,883 Performance (step 2) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,883 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,883 Performance (step 3) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,883 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,883 Performance (step 4) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,883 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,887 HW Transforms (step 1) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,887 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,907 HW Transforms (step 2) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,907 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_79_7' is marked as complete unroll implied by the pipeline pragma (top.cpp:79:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_66_5' is marked as complete unroll implied by the pipeline pragma (top.cpp:66:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_79_7' (top.cpp:79:19) in function 'top_kernel' completely with a factor of 8 (top.cpp:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_66_5' (top.cpp:66:19) in function 'top_kernel' completely with a factor of 8 (top.cpp:13:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A': Cyclic partitioning with factor 8 on dimension 2. (top.cpp:19:0)
INFO: [HLS 214-248] Applying array_partition to 'col_sum': Complete partitioning on dimension 1. (top.cpp:28:9)
INFO: [HLS 214-248] Applying array_partition to 'scale': Complete partitioning on dimension 1. (top.cpp:29:12)
INFO: [HLS 214-241] Aggregating maxi variable 'C_DRAM' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'A_DRAM' with compact=none mode in 32-bits
INFO: [HLS 214-115] Multiple burst reads of length 16384 and bit width 32 in loop 'VITIS_LOOP_40_2'(top.cpp:40:22) has been inferred on bundle 'A'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:40:22)
INFO: [HLS 214-115] Multiple burst writes of length 16384 and bit width 32 in loop 'VITIS_LOOP_87_8'(top.cpp:87:22) has been inferred on bundle 'C'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:87:22)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.13 seconds. CPU system time: 1.03 seconds. Elapsed time: 8.95 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 0.000 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top top_kernel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.0.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.23 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.1.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.17 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.2.prechk.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 0.000 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.1.bc to /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -extract-subproc -global-constprop -deadargelim -globaldce -legalize-global -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -canonicalize-dataflow -directive-preproc -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.1.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.1.tmp.bc -f 
Command           transform done; 0.85 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.1.tmp.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:35:9) to (top.cpp:34:19) in function 'top_kernel'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:58:9) to (top.cpp:71:24) in function 'top_kernel'... converting 3 basic blocks.
Command           transform done; 0.4 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.22 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.26 seconds; current allocated memory: 0.000 MB.
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -gvn -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -drop-inferred-ii -dump-complexity-metric /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.2.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_40_2'(top.cpp:40:22) and 'VITIS_LOOP_42_3'(top.cpp:42:26) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_87_8'(top.cpp:87:22) and 'VITIS_LOOP_88_9'(top.cpp:88:26) in function 'top_kernel' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_2' (top.cpp:40:22) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_87_8' (top.cpp:87:22) in function 'top_kernel'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.63' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.62' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.61' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.60' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.59' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.58' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.57' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.56' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.55' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.54' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.53' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.52' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.51' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.50' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.49' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.48' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.47' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.46' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.45' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.44' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.43' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.42' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.41' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.40' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.39' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.38' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.37' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.36' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.35' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.34' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.33' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.32' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.31' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.30' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.29' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.28' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.27' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.26' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.25' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.24' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.23' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.22' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.21' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.20' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.19' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.18' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.17' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.16' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.15' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.14' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.13' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.12' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.11' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.10' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.9' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.8' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.7' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.6' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.5' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.4' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.3' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.2' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.1' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.63' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.62' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.61' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.60' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.59' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.58' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.57' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.56' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.55' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.54' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.53' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.52' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.51' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.50' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.49' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.48' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.47' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.46' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.45' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.44' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.43' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.42' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.41' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.40' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.39' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.38' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.37' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.36' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.35' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.34' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.33' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.32' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.31' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.30' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.29' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.28' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.27' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.26' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.25' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.24' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.23' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.22' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.21' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.20' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.19' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.18' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.17' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.16' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.15' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.14' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.13' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.12' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.11' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.10' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.9' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.8' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.7' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.6' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.5' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.4' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.3' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.2' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.1' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum' (top.cpp:28).
Execute             auto_get_db
Command           transform done; 1.18 sec.
INFO-FLOW: Building ssdm...
Execute           transform -hls -cdfg-build /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.3.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command           transform done; 0.17 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.31 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.36 seconds; current allocated memory: 0.000 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 3.06 sec.
Command       elaborate done; 18.03 sec.
Execute       ap_eval exec zip -j /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'top_kernel' ...
Execute         ap_set_top_model top_kernel 
Execute         get_model_list top_kernel -filter all-wo-channel -topdown 
Execute         preproc_iomode -model top_kernel 
Execute         preproc_iomode -model top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 
Execute         preproc_iomode -model top_kernel_Pipeline_VITIS_LOOP_77_6 
Execute         preproc_iomode -model top_kernel_Pipeline_VITIS_LOOP_57_4 
Execute         preproc_iomode -model top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 
Execute         get_model_list top_kernel -filter all-wo-channel 
INFO-FLOW: Model list for configure: top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 top_kernel_Pipeline_VITIS_LOOP_57_4 top_kernel_Pipeline_VITIS_LOOP_77_6 top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 top_kernel
INFO-FLOW: Configuring Module : top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 
Execute         apply_spec_resource_limit top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 
INFO-FLOW: Configuring Module : top_kernel_Pipeline_VITIS_LOOP_57_4 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_57_4 
Execute         apply_spec_resource_limit top_kernel_Pipeline_VITIS_LOOP_57_4 
INFO-FLOW: Configuring Module : top_kernel_Pipeline_VITIS_LOOP_77_6 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_77_6 
Execute         apply_spec_resource_limit top_kernel_Pipeline_VITIS_LOOP_77_6 
INFO-FLOW: Configuring Module : top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 
Execute         apply_spec_resource_limit top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 
INFO-FLOW: Configuring Module : top_kernel ...
Execute         set_default_model top_kernel 
Execute         apply_spec_resource_limit top_kernel 
INFO-FLOW: Model list for preprocess: top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 top_kernel_Pipeline_VITIS_LOOP_57_4 top_kernel_Pipeline_VITIS_LOOP_77_6 top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 top_kernel
INFO-FLOW: Preprocessing Module: top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 
Execute         cdfg_preprocess -model top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 
INFO-FLOW: Preprocessing Module: top_kernel_Pipeline_VITIS_LOOP_57_4 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_57_4 
Execute         cdfg_preprocess -model top_kernel_Pipeline_VITIS_LOOP_57_4 
Command         cdfg_preprocess done; 0.24 sec.
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_57_4 
INFO-FLOW: Preprocessing Module: top_kernel_Pipeline_VITIS_LOOP_77_6 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_77_6 
Execute         cdfg_preprocess -model top_kernel_Pipeline_VITIS_LOOP_77_6 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_77_6 
INFO-FLOW: Preprocessing Module: top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 
Execute         cdfg_preprocess -model top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 
INFO-FLOW: Preprocessing Module: top_kernel ...
Execute         set_default_model top_kernel 
Execute         cdfg_preprocess -model top_kernel 
Execute         rtl_gen_preprocess top_kernel 
INFO-FLOW: Model list for synthesis: top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 top_kernel_Pipeline_VITIS_LOOP_57_4 top_kernel_Pipeline_VITIS_LOOP_77_6 top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 top_kernel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 
Execute         schedule -model top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_2_VITIS_LOOP_42_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_40_2_VITIS_LOOP_42_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.48 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3.sched.adb -f 
INFO-FLOW: Finish scheduling top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3.
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 
Execute         bind -model top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3.bind.adb -f 
INFO-FLOW: Finish binding top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_57_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_57_4 
Execute         schedule -model top_kernel_Pipeline_VITIS_LOOP_57_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_57_4'.
WARNING: [HLS 200-880] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_57_4' (loop 'VITIS_LOOP_57_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 8, offset = 1) between 'store' operation 0 bit ('top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_addr_write_ln70', top.cpp:70) of variable 't', top.cpp:69 on array 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A' and 'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_load', top.cpp:69) on array 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A'.
WARNING: [HLS 200-880] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_57_4' (loop 'VITIS_LOOP_57_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 8, offset = 1) between 'store' operation 0 bit ('top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_addr_write_ln70', top.cpp:70) of variable 't', top.cpp:69 on array 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A' and 'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_load', top.cpp:69) on array 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A'.
WARNING: [HLS 200-880] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_57_4' (loop 'VITIS_LOOP_57_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 8, offset = 1) between 'store' operation 0 bit ('top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_addr_write_ln70', top.cpp:70) of variable 't', top.cpp:69 on array 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A' and 'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_load', top.cpp:69) on array 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A'.
WARNING: [HLS 200-880] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_57_4' (loop 'VITIS_LOOP_57_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 8, offset = 1) between 'store' operation 0 bit ('top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_addr_write_ln70', top.cpp:70) of variable 't', top.cpp:69 on array 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A' and 'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_load', top.cpp:69) on array 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A'.
WARNING: [HLS 200-880] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_57_4' (loop 'VITIS_LOOP_57_4'): Unable to enforce a carried dependence constraint (II = 5, distance = 8, offset = 1) between 'store' operation 0 bit ('top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_addr_write_ln70', top.cpp:70) of variable 't', top.cpp:69 on array 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A' and 'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_load', top.cpp:69) on array 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 46, loop 'VITIS_LOOP_57_4'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.77 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.81 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_57_4.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_57_4.sched.adb -f 
INFO-FLOW: Finish scheduling top_kernel_Pipeline_VITIS_LOOP_57_4.
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_57_4 
Execute         bind -model top_kernel_Pipeline_VITIS_LOOP_57_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.29 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_57_4.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_57_4.bind.adb -f 
Command         db_write done; 0.12 sec.
INFO-FLOW: Finish binding top_kernel_Pipeline_VITIS_LOOP_57_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_77_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_77_6 
Execute         schedule -model top_kernel_Pipeline_VITIS_LOOP_77_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_77_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_77_6'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.26 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_77_6.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_77_6.sched.adb -f 
INFO-FLOW: Finish scheduling top_kernel_Pipeline_VITIS_LOOP_77_6.
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_77_6 
Execute         bind -model top_kernel_Pipeline_VITIS_LOOP_77_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.11 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_77_6.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_77_6.bind.adb -f 
INFO-FLOW: Finish binding top_kernel_Pipeline_VITIS_LOOP_77_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 
Execute         schedule -model top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_87_8_VITIS_LOOP_88_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_87_8_VITIS_LOOP_88_9'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9.sched.adb -f 
INFO-FLOW: Finish scheduling top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9.
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 
Execute         bind -model top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9.bind.adb -f 
INFO-FLOW: Finish binding top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_kernel 
Execute         schedule -model top_kernel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.19 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.sched.adb -f 
INFO-FLOW: Finish scheduling top_kernel.
Execute         set_default_model top_kernel 
Execute         bind -model top_kernel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.bind.adb -f 
INFO-FLOW: Finish binding top_kernel.
Execute         get_model_list top_kernel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_57_4 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_77_6 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 
Execute         rtl_gen_preprocess top_kernel 
INFO-FLOW: Model list for RTL generation: top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 top_kernel_Pipeline_VITIS_LOOP_57_4 top_kernel_Pipeline_VITIS_LOOP_77_6 top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 top_kernel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3' pipeline 'VITIS_LOOP_40_2_VITIS_LOOP_42_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3/m_axi_A_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3/m_axi_A_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3/m_axi_A_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3/m_axi_A_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3/m_axi_A_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3/m_axi_A_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3/m_axi_A_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3/m_axi_A_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3/m_axi_A_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3/m_axi_A_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3/m_axi_A_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3/m_axi_A_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 0.000 MB.
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 -style xilinx -f -lang vhdl -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/vhdl/top_kernel_top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 -style xilinx -f -lang vlog -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 
Execute         syn_report -csynth -model top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 -f -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3.adb 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 -bindview -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 -p /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_57_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top_kernel_Pipeline_VITIS_LOOP_57_4 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_57_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_57_4' pipeline 'VITIS_LOOP_57_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_38ns_24s_38_42_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_24_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_57_4'.
Command         create_rtl_model done; 0.64 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 0.000 MB.
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_57_4 -style xilinx -f -lang vhdl -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/vhdl/top_kernel_top_kernel_Pipeline_VITIS_LOOP_57_4 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_57_4 -style xilinx -f -lang vlog -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_57_4 
Execute         syn_report -csynth -model top_kernel_Pipeline_VITIS_LOOP_57_4 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_57_4_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model top_kernel_Pipeline_VITIS_LOOP_57_4 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_57_4_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model top_kernel_Pipeline_VITIS_LOOP_57_4 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_57_4.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_57_4 -f -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_57_4.adb 
Command         db_write done; 0.15 sec.
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_57_4 -bindview -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top_kernel_Pipeline_VITIS_LOOP_57_4 -p /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_57_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_77_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top_kernel_Pipeline_VITIS_LOOP_77_6 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_77_6.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_6_24_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_77_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.86 seconds; current allocated memory: 0.000 MB.
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_77_6 -style xilinx -f -lang vhdl -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/vhdl/top_kernel_top_kernel_Pipeline_VITIS_LOOP_77_6 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_77_6 -style xilinx -f -lang vlog -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_77_6 
Execute         syn_report -csynth -model top_kernel_Pipeline_VITIS_LOOP_77_6 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_77_6_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model top_kernel_Pipeline_VITIS_LOOP_77_6 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_77_6_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model top_kernel_Pipeline_VITIS_LOOP_77_6 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_77_6.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_77_6 -f -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_77_6.adb 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_77_6 -bindview -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top_kernel_Pipeline_VITIS_LOOP_77_6 -p /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_77_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9' pipeline 'VITIS_LOOP_87_8_VITIS_LOOP_88_9' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9/m_axi_C_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9/m_axi_C_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9/m_axi_C_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9/m_axi_C_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9/m_axi_C_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9/m_axi_C_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9/m_axi_C_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9/m_axi_C_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9/m_axi_C_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9/m_axi_C_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9/m_axi_C_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9/m_axi_C_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9/m_axi_C_0_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_24s_24s_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_129_6_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.31 seconds; current allocated memory: 0.000 MB.
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 -style xilinx -f -lang vhdl -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/vhdl/top_kernel_top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 -style xilinx -f -lang vlog -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 
Execute         syn_report -csynth -model top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 -f -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9.adb 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 -bindview -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 -p /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top_kernel -top_prefix  -sub_prefix top_kernel_ -mg_file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A_DRAM', 'C_DRAM' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel'.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_denom_row_RAM_1P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_RAM_T2P_BRAM_1R1W' using block RAMs.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.29 seconds; current allocated memory: 0.000 MB.
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_kernel -istop -style xilinx -f -lang vhdl -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/vhdl/top_kernel 
Execute         gen_rtl top_kernel -istop -style xilinx -f -lang vlog -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/verilog/top_kernel 
Execute         syn_report -csynth -model top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model top_kernel -f -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.adb 
Execute         db_write -model top_kernel -bindview -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top_kernel -p /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel 
Execute         export_constraint_db -f -tool general -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.constraint.tcl 
Execute         syn_report -designview -model top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.design.xml 
Execute         syn_report -csynthDesign -model top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth.rpt -MHOut /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -wcfg -model top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.protoinst 
Execute         sc_get_clocks top_kernel 
Execute         sc_get_portdomain top_kernel 
INFO-FLOW: Model list for RTL component generation: top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 top_kernel_Pipeline_VITIS_LOOP_57_4 top_kernel_Pipeline_VITIS_LOOP_77_6 top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 top_kernel
INFO-FLOW: Handling components in module [top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3] ... 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3.compgen.tcl 
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [top_kernel_Pipeline_VITIS_LOOP_57_4] ... 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_57_4.compgen.tcl 
INFO-FLOW: Found component top_kernel_sdiv_38ns_24s_38_42_1.
INFO-FLOW: Append model top_kernel_sdiv_38ns_24s_38_42_1
INFO-FLOW: Found component top_kernel_sparsemux_17_3_24_1_1.
INFO-FLOW: Append model top_kernel_sparsemux_17_3_24_1_1
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [top_kernel_Pipeline_VITIS_LOOP_77_6] ... 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_77_6.compgen.tcl 
INFO-FLOW: Found component top_kernel_sparsemux_17_6_24_1_1.
INFO-FLOW: Append model top_kernel_sparsemux_17_6_24_1_1
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9] ... 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9.compgen.tcl 
INFO-FLOW: Found component top_kernel_mul_24s_24s_48_1_1.
INFO-FLOW: Append model top_kernel_mul_24s_24s_48_1_1
INFO-FLOW: Found component top_kernel_sparsemux_129_6_24_1_1.
INFO-FLOW: Append model top_kernel_sparsemux_129_6_24_1_1
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [top_kernel] ... 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.tcl 
INFO-FLOW: Found component top_kernel_denom_row_RAM_1P_BRAM_1R1W.
INFO-FLOW: Append model top_kernel_denom_row_RAM_1P_BRAM_1R1W
INFO-FLOW: Found component top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W.
INFO-FLOW: Append model top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W
INFO-FLOW: Found component top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_RAM_T2P_BRAM_1R1W.
INFO-FLOW: Append model top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_RAM_T2P_BRAM_1R1W
INFO-FLOW: Found component top_kernel_A_m_axi.
INFO-FLOW: Append model top_kernel_A_m_axi
INFO-FLOW: Found component top_kernel_C_m_axi.
INFO-FLOW: Append model top_kernel_C_m_axi
INFO-FLOW: Found component top_kernel_control_s_axi.
INFO-FLOW: Append model top_kernel_control_s_axi
INFO-FLOW: Append model top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3
INFO-FLOW: Append model top_kernel_Pipeline_VITIS_LOOP_57_4
INFO-FLOW: Append model top_kernel_Pipeline_VITIS_LOOP_77_6
INFO-FLOW: Append model top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9
INFO-FLOW: Append model top_kernel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: top_kernel_flow_control_loop_pipe_sequential_init top_kernel_sdiv_38ns_24s_38_42_1 top_kernel_sparsemux_17_3_24_1_1 top_kernel_flow_control_loop_pipe_sequential_init top_kernel_sparsemux_17_6_24_1_1 top_kernel_flow_control_loop_pipe_sequential_init top_kernel_mul_24s_24s_48_1_1 top_kernel_sparsemux_129_6_24_1_1 top_kernel_flow_control_loop_pipe_sequential_init top_kernel_denom_row_RAM_1P_BRAM_1R1W top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_RAM_T2P_BRAM_1R1W top_kernel_A_m_axi top_kernel_C_m_axi top_kernel_control_s_axi top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 top_kernel_Pipeline_VITIS_LOOP_57_4 top_kernel_Pipeline_VITIS_LOOP_77_6 top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 top_kernel
INFO-FLOW: Generating /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_kernel_sdiv_38ns_24s_38_42_1
INFO-FLOW: To file: write model top_kernel_sparsemux_17_3_24_1_1
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_kernel_sparsemux_17_6_24_1_1
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_kernel_mul_24s_24s_48_1_1
INFO-FLOW: To file: write model top_kernel_sparsemux_129_6_24_1_1
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_kernel_denom_row_RAM_1P_BRAM_1R1W
INFO-FLOW: To file: write model top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W
INFO-FLOW: To file: write model top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_RAM_T2P_BRAM_1R1W
INFO-FLOW: To file: write model top_kernel_A_m_axi
INFO-FLOW: To file: write model top_kernel_C_m_axi
INFO-FLOW: To file: write model top_kernel_control_s_axi
INFO-FLOW: To file: write model top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3
INFO-FLOW: To file: write model top_kernel_Pipeline_VITIS_LOOP_57_4
INFO-FLOW: To file: write model top_kernel_Pipeline_VITIS_LOOP_77_6
INFO-FLOW: To file: write model top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9
INFO-FLOW: To file: write model top_kernel
INFO-FLOW: Generating /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.15 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/vhdl' dstVlogDir='/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/vlog' tclDir='/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db' modelList='top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_sdiv_38ns_24s_38_42_1
top_kernel_sparsemux_17_3_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_sparsemux_17_6_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_mul_24s_24s_48_1_1
top_kernel_sparsemux_129_6_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_denom_row_RAM_1P_BRAM_1R1W
top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W
top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_RAM_T2P_BRAM_1R1W
top_kernel_A_m_axi
top_kernel_C_m_axi
top_kernel_control_s_axi
top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3
top_kernel_Pipeline_VITIS_LOOP_57_4
top_kernel_Pipeline_VITIS_LOOP_77_6
top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9
top_kernel
' expOnly='0'
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3.compgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_57_4.compgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_77_6.compgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9.compgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.tcl 
Execute           source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.51 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.94 seconds; current allocated memory: 0.000 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='top_kernel_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.3 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_sdiv_38ns_24s_38_42_1
top_kernel_sparsemux_17_3_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_sparsemux_17_6_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_mul_24s_24s_48_1_1
top_kernel_sparsemux_129_6_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_denom_row_RAM_1P_BRAM_1R1W
top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W
top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_RAM_T2P_BRAM_1R1W
top_kernel_A_m_axi
top_kernel_C_m_axi
top_kernel_control_s_axi
top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3
top_kernel_Pipeline_VITIS_LOOP_57_4
top_kernel_Pipeline_VITIS_LOOP_77_6
top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9
top_kernel
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top-io-be.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3.tbgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_57_4.tbgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_77_6.tbgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9.tbgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.constraint.tcl 
Execute         sc_get_clocks top_kernel 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME A_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME A DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME C_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME C DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} cache_nodes {} report_dict {TOPINST top_kernel MODULE2INSTS {top_kernel top_kernel top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 grp_top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3_fu_641 top_kernel_Pipeline_VITIS_LOOP_57_4 grp_top_kernel_Pipeline_VITIS_LOOP_57_4_fu_666 top_kernel_Pipeline_VITIS_LOOP_77_6 grp_top_kernel_Pipeline_VITIS_LOOP_77_6_fu_752 top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 grp_top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9_fu_884} INST2MODULE {top_kernel top_kernel grp_top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3_fu_641 top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 grp_top_kernel_Pipeline_VITIS_LOOP_57_4_fu_666 top_kernel_Pipeline_VITIS_LOOP_57_4 grp_top_kernel_Pipeline_VITIS_LOOP_77_6_fu_752 top_kernel_Pipeline_VITIS_LOOP_77_6 grp_top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9_fu_884 top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9} INSTDATA {top_kernel {DEPTH 1 CHILDREN {grp_top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3_fu_641 grp_top_kernel_Pipeline_VITIS_LOOP_57_4_fu_666 grp_top_kernel_Pipeline_VITIS_LOOP_77_6_fu_752 grp_top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9_fu_884}} grp_top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3_fu_641 {DEPTH 2 CHILDREN {}} grp_top_kernel_Pipeline_VITIS_LOOP_57_4_fu_666 {DEPTH 2 CHILDREN {}} grp_top_kernel_Pipeline_VITIS_LOOP_77_6_fu_752 {DEPTH 2 CHILDREN {}} grp_top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9_fu_884 {DEPTH 2 CHILDREN {}}} MODULEDATA {top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln40_fu_295_p2 SOURCE top.cpp:40 VARIABLE icmp_ln40 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_1_fu_301_p2 SOURCE top.cpp:40 VARIABLE add_ln40_1 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_fu_331_p2 SOURCE top.cpp:40 VARIABLE add_ln40 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln42_fu_337_p2 SOURCE top.cpp:42 VARIABLE icmp_ln42 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln40_fu_343_p3 SOURCE top.cpp:40 VARIABLE select_ln40 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln40_1_fu_351_p3 SOURCE top.cpp:40 VARIABLE select_ln40_1 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln40_2_fu_359_p3 SOURCE top.cpp:40 VARIABLE select_ln40_2 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_fu_435_p2 SOURCE top.cpp:46 VARIABLE add_ln46 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_1_fu_440_p2 SOURCE top.cpp:46 VARIABLE add_ln46_1 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln46_fu_462_p2 SOURCE top.cpp:46 VARIABLE xor_ln46 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln46_fu_468_p2 SOURCE top.cpp:46 VARIABLE and_ln46 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln46_1_fu_474_p2 SOURCE top.cpp:46 VARIABLE xor_ln46_1 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln46_fu_480_p3 SOURCE top.cpp:46 VARIABLE select_ln46 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln46_1_fu_488_p3 SOURCE top.cpp:46 VARIABLE select_ln46_1 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_fu_496_p2 SOURCE top.cpp:42 VARIABLE add_ln42 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln42_1_fu_502_p2 SOURCE top.cpp:42 VARIABLE icmp_ln42_1 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_fu_512_p2 SOURCE top.cpp:48 VARIABLE add_ln48 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln48_fu_538_p2 SOURCE top.cpp:48 VARIABLE xor_ln48 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln48_fu_544_p2 SOURCE top.cpp:48 VARIABLE and_ln48 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln48_1_fu_550_p2 SOURCE top.cpp:48 VARIABLE xor_ln48_1 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln48_fu_556_p3 SOURCE top.cpp:48 VARIABLE select_ln48 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln48_1_fu_564_p3 SOURCE top.cpp:48 VARIABLE select_ln48_1 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} top_kernel_Pipeline_VITIS_LOOP_57_4 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln57_fu_1514_p2 SOURCE top.cpp:57 VARIABLE icmp_ln57 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME idx_2_fu_1520_p2 SOURCE top.cpp:57 VARIABLE idx_2 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln63_fu_1569_p2 SOURCE top.cpp:63 VARIABLE icmp_ln63 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME denom_reg_fu_1574_p3 SOURCE top.cpp:63 VARIABLE denom_reg LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U12 SOURCE top.cpp:69 VARIABLE sdiv_ln69 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_fu_1721_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_1_fu_1727_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_1 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_fu_1733_p2 SOURCE top.cpp:69 VARIABLE or_ln69 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_fu_1739_p2 SOURCE top.cpp:69 VARIABLE xor_ln69 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_fu_1745_p2 SOURCE top.cpp:69 VARIABLE and_ln69 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_1_fu_1751_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_1 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_1_fu_1757_p2 SOURCE top.cpp:69 VARIABLE or_ln69_1 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_1_fu_1763_p2 SOURCE top.cpp:69 VARIABLE and_ln69_1 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln69_fu_1769_p3 SOURCE top.cpp:69 VARIABLE select_ln69 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_2_fu_1777_p2 SOURCE top.cpp:69 VARIABLE or_ln69_2 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME t_1_fu_1783_p3 SOURCE top.cpp:69 VARIABLE t_1 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U20 SOURCE top.cpp:71 VARIABLE tmp_5 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sum_64_fu_1863_p2 SOURCE top.cpp:71 VARIABLE col_sum_64 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_1_fu_1869_p2 SOURCE top.cpp:71 VARIABLE add_ln71_1 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln71_fu_1875_p2 SOURCE top.cpp:71 VARIABLE icmp_ln71 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_fu_1977_p2 SOURCE top.cpp:71 VARIABLE xor_ln71 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln71_fu_1983_p2 SOURCE top.cpp:71 VARIABLE and_ln71 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_1_fu_1989_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_1 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln71_1_fu_1995_p2 SOURCE top.cpp:71 VARIABLE and_ln71_1 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_2_fu_2001_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_2 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U13 SOURCE top.cpp:69 VARIABLE sdiv_ln69_1 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_2_fu_2117_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_2 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_3_fu_2123_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_3 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_3_fu_2129_p2 SOURCE top.cpp:69 VARIABLE or_ln69_3 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_2_fu_2135_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_2 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_2_fu_2141_p2 SOURCE top.cpp:69 VARIABLE and_ln69_2 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_3_fu_2147_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_3 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_4_fu_2153_p2 SOURCE top.cpp:69 VARIABLE or_ln69_4 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_3_fu_2159_p2 SOURCE top.cpp:69 VARIABLE and_ln69_3 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln69_2_fu_2165_p3 SOURCE top.cpp:69 VARIABLE select_ln69_2 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_5_fu_2173_p2 SOURCE top.cpp:69 VARIABLE or_ln69_5 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME t_3_fu_2179_p3 SOURCE top.cpp:69 VARIABLE t_3 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U21 SOURCE top.cpp:71 VARIABLE tmp_33 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sum_65_fu_2259_p2 SOURCE top.cpp:71 VARIABLE col_sum_65 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_2_fu_2265_p2 SOURCE top.cpp:71 VARIABLE add_ln71_2 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln71_1_fu_2271_p2 SOURCE top.cpp:71 VARIABLE icmp_ln71_1 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_3_fu_2373_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_3 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln71_2_fu_2379_p2 SOURCE top.cpp:71 VARIABLE and_ln71_2 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_4_fu_2385_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_4 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln71_3_fu_2391_p2 SOURCE top.cpp:71 VARIABLE and_ln71_3 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_5_fu_2397_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_5 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U14 SOURCE top.cpp:69 VARIABLE sdiv_ln69_2 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_4_fu_2513_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_4 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_5_fu_2519_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_5 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_6_fu_2525_p2 SOURCE top.cpp:69 VARIABLE or_ln69_6 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_4_fu_2531_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_4 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_4_fu_2537_p2 SOURCE top.cpp:69 VARIABLE and_ln69_4 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_5_fu_2543_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_5 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_7_fu_2549_p2 SOURCE top.cpp:69 VARIABLE or_ln69_7 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_5_fu_2555_p2 SOURCE top.cpp:69 VARIABLE and_ln69_5 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln69_4_fu_2561_p3 SOURCE top.cpp:69 VARIABLE select_ln69_4 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_8_fu_2569_p2 SOURCE top.cpp:69 VARIABLE or_ln69_8 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME t_5_fu_2575_p3 SOURCE top.cpp:69 VARIABLE t_5 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U22 SOURCE top.cpp:71 VARIABLE tmp_35 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sum_66_fu_2655_p2 SOURCE top.cpp:71 VARIABLE col_sum_66 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_3_fu_2661_p2 SOURCE top.cpp:71 VARIABLE add_ln71_3 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln71_2_fu_2667_p2 SOURCE top.cpp:71 VARIABLE icmp_ln71_2 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_6_fu_2769_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_6 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln71_4_fu_2775_p2 SOURCE top.cpp:71 VARIABLE and_ln71_4 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_7_fu_2781_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_7 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln71_5_fu_2787_p2 SOURCE top.cpp:71 VARIABLE and_ln71_5 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_8_fu_2793_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_8 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U15 SOURCE top.cpp:69 VARIABLE sdiv_ln69_3 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_6_fu_2909_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_6 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_7_fu_2915_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_7 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_9_fu_2921_p2 SOURCE top.cpp:69 VARIABLE or_ln69_9 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_6_fu_2927_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_6 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_6_fu_2933_p2 SOURCE top.cpp:69 VARIABLE and_ln69_6 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_7_fu_2939_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_7 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_10_fu_2945_p2 SOURCE top.cpp:69 VARIABLE or_ln69_10 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_7_fu_2951_p2 SOURCE top.cpp:69 VARIABLE and_ln69_7 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln69_6_fu_2957_p3 SOURCE top.cpp:69 VARIABLE select_ln69_6 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_11_fu_2965_p2 SOURCE top.cpp:69 VARIABLE or_ln69_11 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME t_7_fu_2971_p3 SOURCE top.cpp:69 VARIABLE t_7 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U23 SOURCE top.cpp:71 VARIABLE tmp_50 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sum_67_fu_3051_p2 SOURCE top.cpp:71 VARIABLE col_sum_67 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_4_fu_3057_p2 SOURCE top.cpp:71 VARIABLE add_ln71_4 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln71_3_fu_3063_p2 SOURCE top.cpp:71 VARIABLE icmp_ln71_3 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_9_fu_3165_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_9 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln71_6_fu_3171_p2 SOURCE top.cpp:71 VARIABLE and_ln71_6 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_10_fu_3177_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_10 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln71_7_fu_3183_p2 SOURCE top.cpp:71 VARIABLE and_ln71_7 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_11_fu_3189_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_11 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U16 SOURCE top.cpp:69 VARIABLE sdiv_ln69_4 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_8_fu_3305_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_8 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_9_fu_3311_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_9 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_12_fu_3317_p2 SOURCE top.cpp:69 VARIABLE or_ln69_12 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_8_fu_3323_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_8 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_8_fu_3329_p2 SOURCE top.cpp:69 VARIABLE and_ln69_8 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_9_fu_3335_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_9 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_13_fu_3341_p2 SOURCE top.cpp:69 VARIABLE or_ln69_13 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_9_fu_3347_p2 SOURCE top.cpp:69 VARIABLE and_ln69_9 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln69_8_fu_3353_p3 SOURCE top.cpp:69 VARIABLE select_ln69_8 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_14_fu_3361_p2 SOURCE top.cpp:69 VARIABLE or_ln69_14 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME t_9_fu_3367_p3 SOURCE top.cpp:69 VARIABLE t_9 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U24 SOURCE top.cpp:71 VARIABLE tmp_56 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sum_68_fu_3447_p2 SOURCE top.cpp:71 VARIABLE col_sum_68 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_5_fu_3453_p2 SOURCE top.cpp:71 VARIABLE add_ln71_5 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln71_4_fu_3459_p2 SOURCE top.cpp:71 VARIABLE icmp_ln71_4 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_12_fu_3561_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_12 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln71_8_fu_3567_p2 SOURCE top.cpp:71 VARIABLE and_ln71_8 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_13_fu_3573_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_13 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln71_9_fu_3579_p2 SOURCE top.cpp:71 VARIABLE and_ln71_9 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_14_fu_3585_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_14 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U17 SOURCE top.cpp:69 VARIABLE sdiv_ln69_5 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_10_fu_3701_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_10 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_11_fu_3707_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_11 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_15_fu_3713_p2 SOURCE top.cpp:69 VARIABLE or_ln69_15 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_10_fu_3719_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_10 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_10_fu_3725_p2 SOURCE top.cpp:69 VARIABLE and_ln69_10 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_11_fu_3731_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_11 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_16_fu_3737_p2 SOURCE top.cpp:69 VARIABLE or_ln69_16 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_11_fu_3743_p2 SOURCE top.cpp:69 VARIABLE and_ln69_11 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln69_10_fu_3749_p3 SOURCE top.cpp:69 VARIABLE select_ln69_10 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_17_fu_3757_p2 SOURCE top.cpp:69 VARIABLE or_ln69_17 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME t_11_fu_3763_p3 SOURCE top.cpp:69 VARIABLE t_11 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U25 SOURCE top.cpp:71 VARIABLE tmp_62 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sum_69_fu_3843_p2 SOURCE top.cpp:71 VARIABLE col_sum_69 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_6_fu_3849_p2 SOURCE top.cpp:71 VARIABLE add_ln71_6 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln71_5_fu_3855_p2 SOURCE top.cpp:71 VARIABLE icmp_ln71_5 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_15_fu_3957_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_15 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln71_10_fu_3963_p2 SOURCE top.cpp:71 VARIABLE and_ln71_10 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_16_fu_3969_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_16 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln71_11_fu_3975_p2 SOURCE top.cpp:71 VARIABLE and_ln71_11 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_17_fu_3981_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_17 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U18 SOURCE top.cpp:69 VARIABLE sdiv_ln69_6 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_12_fu_4097_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_12 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_13_fu_4103_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_13 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_18_fu_4109_p2 SOURCE top.cpp:69 VARIABLE or_ln69_18 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_12_fu_4115_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_12 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_12_fu_4121_p2 SOURCE top.cpp:69 VARIABLE and_ln69_12 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_13_fu_4127_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_13 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_19_fu_4133_p2 SOURCE top.cpp:69 VARIABLE or_ln69_19 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_13_fu_4139_p2 SOURCE top.cpp:69 VARIABLE and_ln69_13 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln69_12_fu_4145_p3 SOURCE top.cpp:69 VARIABLE select_ln69_12 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_20_fu_4153_p2 SOURCE top.cpp:69 VARIABLE or_ln69_20 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME t_13_fu_4159_p3 SOURCE top.cpp:69 VARIABLE t_13 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U26 SOURCE top.cpp:71 VARIABLE tmp_68 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sum_70_fu_4239_p2 SOURCE top.cpp:71 VARIABLE col_sum_70 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_7_fu_4245_p2 SOURCE top.cpp:71 VARIABLE add_ln71_7 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln71_6_fu_4251_p2 SOURCE top.cpp:71 VARIABLE icmp_ln71_6 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_18_fu_4353_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_18 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln71_12_fu_4359_p2 SOURCE top.cpp:71 VARIABLE and_ln71_12 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_19_fu_4365_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_19 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln71_13_fu_4371_p2 SOURCE top.cpp:71 VARIABLE and_ln71_13 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_20_fu_4377_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_20 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U19 SOURCE top.cpp:69 VARIABLE sdiv_ln69_7 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_14_fu_4493_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_14 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_15_fu_4499_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_15 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_21_fu_4505_p2 SOURCE top.cpp:69 VARIABLE or_ln69_21 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_14_fu_4511_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_14 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_14_fu_4517_p2 SOURCE top.cpp:69 VARIABLE and_ln69_14 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_15_fu_4523_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_15 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_22_fu_4529_p2 SOURCE top.cpp:69 VARIABLE or_ln69_22 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_15_fu_4535_p2 SOURCE top.cpp:69 VARIABLE and_ln69_15 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln69_14_fu_4541_p3 SOURCE top.cpp:69 VARIABLE select_ln69_14 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_23_fu_4549_p2 SOURCE top.cpp:69 VARIABLE or_ln69_23 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME t_15_fu_4555_p3 SOURCE top.cpp:69 VARIABLE t_15 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U27 SOURCE top.cpp:71 VARIABLE tmp_74 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sum_71_fu_4635_p2 SOURCE top.cpp:71 VARIABLE col_sum_71 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_8_fu_4641_p2 SOURCE top.cpp:71 VARIABLE add_ln71_8 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln71_7_fu_4647_p2 SOURCE top.cpp:71 VARIABLE icmp_ln71_7 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_21_fu_4749_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_21 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln71_14_fu_4755_p2 SOURCE top.cpp:71 VARIABLE and_ln71_14 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_22_fu_4761_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_22 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln71_15_fu_4767_p2 SOURCE top.cpp:71 VARIABLE and_ln71_15 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_23_fu_4773_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_23 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} top_kernel_Pipeline_VITIS_LOOP_77_6 {BINDINFO {{BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_6_24_1_1_U103 SOURCE top.cpp:82 VARIABLE tmp_6 LOOP VITIS_LOOP_77_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln82_fu_1494_p2 SOURCE top.cpp:82 VARIABLE sub_ln82 LOOP VITIS_LOOP_77_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln82_1_fu_1514_p2 SOURCE top.cpp:82 VARIABLE sub_ln82_1 LOOP VITIS_LOOP_77_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_64_fu_1534_p3 SOURCE top.cpp:82 VARIABLE scale_64 LOOP VITIS_LOOP_77_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_6_24_1_1_U104 SOURCE top.cpp:82 VARIABLE tmp_s LOOP VITIS_LOOP_77_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln82_2_fu_1602_p2 SOURCE top.cpp:82 VARIABLE sub_ln82_2 LOOP VITIS_LOOP_77_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln82_3_fu_1622_p2 SOURCE top.cpp:82 VARIABLE sub_ln82_3 LOOP VITIS_LOOP_77_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_65_fu_1642_p3 SOURCE top.cpp:82 VARIABLE scale_65 LOOP VITIS_LOOP_77_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_6_24_1_1_U105 SOURCE top.cpp:82 VARIABLE tmp_13 LOOP VITIS_LOOP_77_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln82_4_fu_1710_p2 SOURCE top.cpp:82 VARIABLE sub_ln82_4 LOOP VITIS_LOOP_77_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln82_5_fu_1730_p2 SOURCE top.cpp:82 VARIABLE sub_ln82_5 LOOP VITIS_LOOP_77_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_66_fu_1750_p3 SOURCE top.cpp:82 VARIABLE scale_66 LOOP VITIS_LOOP_77_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_6_24_1_1_U106 SOURCE top.cpp:82 VARIABLE tmp_17 LOOP VITIS_LOOP_77_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln82_6_fu_1818_p2 SOURCE top.cpp:82 VARIABLE sub_ln82_6 LOOP VITIS_LOOP_77_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln82_7_fu_1838_p2 SOURCE top.cpp:82 VARIABLE sub_ln82_7 LOOP VITIS_LOOP_77_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_67_fu_1858_p3 SOURCE top.cpp:82 VARIABLE scale_67 LOOP VITIS_LOOP_77_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_6_24_1_1_U107 SOURCE top.cpp:82 VARIABLE tmp_21 LOOP VITIS_LOOP_77_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln82_8_fu_1926_p2 SOURCE top.cpp:82 VARIABLE sub_ln82_8 LOOP VITIS_LOOP_77_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln82_9_fu_1946_p2 SOURCE top.cpp:82 VARIABLE sub_ln82_9 LOOP VITIS_LOOP_77_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_68_fu_1966_p3 SOURCE top.cpp:82 VARIABLE scale_68 LOOP VITIS_LOOP_77_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_6_24_1_1_U108 SOURCE top.cpp:82 VARIABLE tmp_24 LOOP VITIS_LOOP_77_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln82_10_fu_2034_p2 SOURCE top.cpp:82 VARIABLE sub_ln82_10 LOOP VITIS_LOOP_77_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln82_11_fu_2054_p2 SOURCE top.cpp:82 VARIABLE sub_ln82_11 LOOP VITIS_LOOP_77_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_69_fu_2074_p3 SOURCE top.cpp:82 VARIABLE scale_69 LOOP VITIS_LOOP_77_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_6_24_1_1_U109 SOURCE top.cpp:82 VARIABLE tmp_27 LOOP VITIS_LOOP_77_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln82_12_fu_2142_p2 SOURCE top.cpp:82 VARIABLE sub_ln82_12 LOOP VITIS_LOOP_77_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln82_13_fu_2162_p2 SOURCE top.cpp:82 VARIABLE sub_ln82_13 LOOP VITIS_LOOP_77_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_70_fu_2182_p3 SOURCE top.cpp:82 VARIABLE scale_70 LOOP VITIS_LOOP_77_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_6_24_1_1_U110 SOURCE top.cpp:82 VARIABLE tmp_30 LOOP VITIS_LOOP_77_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln82_14_fu_2250_p2 SOURCE top.cpp:82 VARIABLE sub_ln82_14 LOOP VITIS_LOOP_77_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln82_15_fu_2270_p2 SOURCE top.cpp:82 VARIABLE sub_ln82_15 LOOP VITIS_LOOP_77_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_71_fu_2290_p3 SOURCE top.cpp:82 VARIABLE scale_71 LOOP VITIS_LOOP_77_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln77_fu_2640_p2 SOURCE top.cpp:77 VARIABLE add_ln77 LOOP VITIS_LOOP_77_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln87_fu_946_p2 SOURCE top.cpp:87 VARIABLE icmp_ln87 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_1_fu_952_p2 SOURCE top.cpp:87 VARIABLE add_ln87_1 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_fu_964_p2 SOURCE top.cpp:87 VARIABLE add_ln87 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln88_fu_970_p2 SOURCE top.cpp:88 VARIABLE icmp_ln88 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln87_fu_976_p3 SOURCE top.cpp:87 VARIABLE select_ln87 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln87_1_fu_984_p3 SOURCE top.cpp:87 VARIABLE select_ln87_1 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U242 SOURCE top.cpp:90 VARIABLE tmp_1 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_129_6_24_1_1_U241 SOURCE top.cpp:90 VARIABLE tmp_2 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_24s_48_1_1_U240 SOURCE top.cpp:90 VARIABLE mul_ln90 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_fu_1404_p2 SOURCE top.cpp:90 VARIABLE add_ln90 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln90_fu_1418_p2 SOURCE top.cpp:90 VARIABLE xor_ln90 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln90_fu_1424_p2 SOURCE top.cpp:90 VARIABLE and_ln90 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln90_fu_1446_p2 SOURCE top.cpp:90 VARIABLE icmp_ln90 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln90_1_fu_1460_p2 SOURCE top.cpp:90 VARIABLE icmp_ln90_1 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln90_2_fu_1466_p2 SOURCE top.cpp:90 VARIABLE icmp_ln90_2 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln90_fu_1472_p3 SOURCE top.cpp:90 VARIABLE select_ln90 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln90_1_fu_1480_p2 SOURCE top.cpp:90 VARIABLE xor_ln90_1 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln90_1_fu_1486_p2 SOURCE top.cpp:90 VARIABLE and_ln90_1 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln90_1_fu_1492_p3 SOURCE top.cpp:90 VARIABLE select_ln90_1 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln90_2_fu_1500_p2 SOURCE top.cpp:90 VARIABLE and_ln90_2 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln90_2_fu_1506_p2 SOURCE top.cpp:90 VARIABLE xor_ln90_2 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln90_fu_1512_p2 SOURCE top.cpp:90 VARIABLE or_ln90 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln90_3_fu_1518_p2 SOURCE top.cpp:90 VARIABLE xor_ln90_3 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln90_3_fu_1524_p2 SOURCE top.cpp:90 VARIABLE and_ln90_3 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln90_4_fu_1530_p2 SOURCE top.cpp:90 VARIABLE and_ln90_4 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln90_2_fu_1536_p2 SOURCE top.cpp:90 VARIABLE or_ln90_2 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln90_4_fu_1542_p2 SOURCE top.cpp:90 VARIABLE xor_ln90_4 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln90_5_fu_1548_p2 SOURCE top.cpp:90 VARIABLE and_ln90_5 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln90_2_fu_1554_p3 SOURCE top.cpp:90 VARIABLE select_ln90_2 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln90_1_fu_1562_p2 SOURCE top.cpp:90 VARIABLE or_ln90_1 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln90_3_fu_1568_p3 SOURCE top.cpp:90 VARIABLE select_ln90_3 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_fu_1298_p2 SOURCE top.cpp:88 VARIABLE add_ln88 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 2 BRAM 0 URAM 0}} top_kernel {BINDINFO {{BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME denom_row_U SOURCE {} VARIABLE denom_row LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true}} AREA {DSP 2 BRAM 27 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.82 seconds. CPU system time: 0.13 seconds. Elapsed time: 1.07 seconds; current allocated memory: 0.000 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for top_kernel.
Execute         syn_report -model top_kernel -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command       autosyn done; 8.04 sec.
Command     csynth_design done; 34.25 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:34; Allocated memory: 0.000 MB.
Execute     cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute       ::AP::init_summary_file cosim 
Execute         AP::app_get_file_relativeroot [AP::app_get_root] {}
Command       AP::init_summary_file done; 7.58 sec.
Execute       write_ini /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg -apsfile /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/hls.aps -filepaths relative 
Execute         send_msg_by_id INFO @200-1915@%s /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.14 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/cosimDB.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -Wno-unknown-pragmas -Wno-unknown-pragmas -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ -I /tools/software/xilinx/2025.1.1/Vitis/include -I include /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/host.cpp -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/host.cpp_pre.cpp -std=gnu++14 -D__DSP48E2__ --gcc-toolchain=/tools/software/xilinx/2025.1.1/Vitis/tps/lnx64/gcc-8.3.0 > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/host.cpp.clang.autosim-tb.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/host.cpp.clang.autosim-tb.err.log
INFO-FLOW: TB processing: /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/host.cpp /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/host.cpp_pre.cpp
Execute       clang_tidy xilinx-tb-process -desc tb-process /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/host.cpp_pre.cpp.tb.cpp std=gnu++14 
INFO-FLOW: exec /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/host.cpp_pre.cpp.tb.cpp -- -std=gnu++14 -fhls -ferror-limit=0
Command       clang_tidy done; 2.73 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ -I /tools/software/xilinx/2025.1.1/Vitis/include -I include /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/top.cpp -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/top.cpp_pre.cpp -std=gnu++14 -D__DSP48E2__ --gcc-toolchain=/tools/software/xilinx/2025.1.1/Vitis/tps/lnx64/gcc-8.3.0 > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.cpp.clang.autosim-tb.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.cpp.clang.autosim-tb.err.log
INFO-FLOW: TB processing: /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/top.cpp /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/top.cpp_pre.cpp
Execute       clang_tidy xilinx-tb-process -desc tb-process /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/top.cpp_pre.cpp.tb.cpp std=gnu++14 
INFO-FLOW: exec /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/top.cpp_pre.cpp.tb.cpp -- -std=gnu++14 -fhls -ferror-limit=0
Command       clang_tidy done; 2.61 sec.
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/tb.status.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command       ap_source done; 0.36 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.DependenceCheck.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute       source .run_sim.tcl 
Execute         source check_sim.tcl 
Execute         source dataflow_monitor_API.tcl 
Execute         source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command       ap_source done; 54.02 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command     cosim_design done; 86.44 sec.
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:01:26; Allocated memory: 0.000 MB.
Execute     export_design -format ip_catalog -flow impl 
INFO: [HLS 200-1510] Running: export_design -format ip_catalog -flow impl 
Execute       config_export -flow=impl -format=ip_catalog 
Execute       write_ini /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg -apsfile /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/hls.aps -filepaths relative 
Execute         send_msg_by_id INFO @200-1915@%s /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg
Execute       ::AP::init_summary_file vivado-impl 
Execute         AP::app_get_file_relativeroot [AP::app_get_root] {}
Command       AP::init_summary_file done; 7.58 sec.
INFO-FLOW: DBG:PUTS: export_design_wrap: -flow impl -format ip_catalog -rtl verilog
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=top_kernel xml_exists=1
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/cosimDB.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to top_kernel
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=20 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_sdiv_38ns_24s_38_42_1
top_kernel_sparsemux_17_3_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_sparsemux_17_6_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_mul_24s_24s_48_1_1
top_kernel_sparsemux_129_6_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_denom_row_RAM_1P_BRAM_1R1W
top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W
top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_RAM_T2P_BRAM_1R1W
top_kernel_A_m_axi
top_kernel_C_m_axi
top_kernel_control_s_axi
top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3
top_kernel_Pipeline_VITIS_LOOP_57_4
top_kernel_Pipeline_VITIS_LOOP_77_6
top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9
top_kernel
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top-io-be.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_57_4.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_77_6.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.constraint.tcl 
Execute       sc_get_clocks top_kernel 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.constraint.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs pwd=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:   auto_impl: eval: -flow impl -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-flow impl -rtl verilog'
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO-FLOW: DBG:PUTS: automg_wrap -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -rtl vlog -tool Vivado -impltomg_flag
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.constraint.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs pwd=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/autopilot.rtl.models.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:PUTS: debug_in_auto_impl: vlog exec /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/impl/verilog/impl.sh
Execute         source -notrace -encoding utf-8 /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute           source -encoding utf-8 /tools/software/xilinx/2025.1.1/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
INFO-FLOW: Workspace /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls opened at Sun Feb 01 01:56:01 EST 2026
Execute         ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute         set_part xczu3eg-sbva484-1-e 
Execute           create_platform xczu3eg-sbva484-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx//2025.1.1/Vitis/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx//2025.1.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
Command           create_platform done; 4.27 sec.
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command           ap_source done; 0.14 sec.
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute           config_compile -quiet -complex-mul-dsp=0 
Command         set_part done; 4.46 sec.
Execute         send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute         send_msg_by_id INFO @200-1464@%s config_unroll -tripcount_threshold=0 
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=0
Execute         config_unroll -tripcount_threshold=0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
Execute         send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=0 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
Execute         config_compile -pipeline_loops=0 
Execute         send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute         config_compile -complex-mul-dsp=0 
Execute         send_msg_by_id INFO @200-1464@%s config_export -flow=impl 
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
Execute         config_export -flow=impl 
Execute         send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute         config_export -format=ip_catalog 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle.tcl 
Execute           source /tools/software/xilinx/2025.1.1/tps/tcl/tcllib2.0/yaml/huddle_types.tcl 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcllib2.0/yaml/json2huddle.tcl 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcllib2.0/try/try.tcl 
Execute         send_msg_by_id INFO @200-2174@%s%s component /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg 
INFO: [HLS 200-2174] Applying component config ini file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg
Execute         apply_ini /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg 
Execute           send_msg_by_id INFO @200-1465@%s 'param.hls.enable_hidden_option_error=false' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying config ini 'param.hls.enable_hidden_option_error=false' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(4)
Execute           send_msg_by_id INFO @200-1465@%s 'syn.file=../top.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=../top.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(7)
Execute           add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
Execute           send_msg_by_id INFO @200-1465@%s 'tb.file=../host.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=../host.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(9)
Execute           add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
Execute           send_msg_by_id INFO @200-1465@%s 'syn.top=top_kernel' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying config ini 'syn.top=top_kernel' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(8)
Execute           set_top top_kernel 
Execute           send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(6) 
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(6)
Execute           send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute           send_msg_by_id INFO @200-1464@%s config_unroll -tripcount_threshold=0 
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=0
Execute           config_unroll -tripcount_threshold=0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
Execute           send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=0 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
Execute           config_compile -pipeline_loops=0 
Execute           send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute           config_compile -complex-mul-dsp=0 
Execute           send_msg_by_id INFO @200-1464@%s config_export -flow=impl 
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
Execute           config_export -flow=impl 
Execute           send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute           config_export -format=ip_catalog 
Execute           send_msg_by_id INFO @200-1465@%s 'part=xczu3eg-sbva484-1-e' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying config ini 'part=xczu3eg-sbva484-1-e' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(1)
Execute           set_part xczu3eg-sbva484-1-e 
Execute             create_platform xczu3eg-sbva484-1-e -board  
Command             create_platform done; 0.22 sec.
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command             ap_source done; 0.12 sec.
Execute             ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute             config_compile -quiet -complex-mul-dsp=0 
Command           set_part done; 0.4 sec.
Execute           send_msg_by_id INFO @200-1465@%s 'clock=10ns' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying config ini 'clock=10ns' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(5)
Execute           create_clock -period 10ns 
Execute           send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(10)
Execute           config_export -format=ip_catalog 
Execute           send_msg_by_id INFO @200-1465@%s 'syn.compile.pipeline_loops=0' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying config ini 'syn.compile.pipeline_loops=0' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(11)
Execute           config_compile -pipeline_loops=0 
Execute           send_msg_by_id INFO @200-1465@%s 'syn.unroll.tripcount_threshold=0' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying config ini 'syn.unroll.tripcount_threshold=0' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(12)
Execute           config_unroll -tripcount_threshold=0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
Execute           send_msg_by_id INFO @200-1465@%s 'vivado.flow=impl' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying config ini 'vivado.flow=impl' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(13)
Execute           config_export -flow=impl 
Command         apply_ini done; 0.63 sec.
Execute         write_component -config /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg 
Execute           send_msg_by_id INFO @200-2176@%s /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/vitis-comp.json 
INFO: [HLS 200-2176] Writing Vitis IDE component file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/vitis-comp.json
Execute         write_ini /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg -apsfile /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/hls.aps -filepaths relative 
Execute           send_msg_by_id INFO @200-1915@%s /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg
Command       open_solution done; 5.22 sec.
Command     open_component done; 5.23 sec.
Execute     set_top top_kernel 
INFO: [HLS 200-1510] Running: set_top top_kernel 
Execute     add_files top.cpp 
INFO: [HLS 200-1510] Running: add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
Execute     add_files -tb host.cpp 
INFO: [HLS 200-1510] Running: add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
Execute     config_unroll -tripcount_threshold 0 
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
Execute     config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
Execute     set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
Execute       create_platform xczu3eg-sbva484-1-e -board  
Command       create_platform done; 0.25 sec.
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.41 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       ::AP::init_summary_file csynth 
Execute         AP::app_get_file_relativeroot [AP::app_get_root] {}
Command       AP::init_summary_file done; 7.55 sec.
Execute       write_ini /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg -apsfile /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/hls.aps -filepaths relative 
Execute         send_msg_by_id INFO @200-1915@%s /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector top.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.cpp.xilinx-performance-pragma-detector.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.cpp.xilinx-performance-pragma-detector.err.log
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.39 seconds. CPU system time: 0.12 seconds. Elapsed time: 8.1 seconds; current allocated memory: 0.000 MB.
Execute         set_directive_top top_kernel -name=top_kernel 
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling top.cpp as C++
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang top.cpp -foptimization-record-file=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/tools/software/xilinx/2025.1.1/Vitis/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx//2025.1.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sbva484-1-e > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.cpp.clang.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx//2025.1.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sbva484-1-e > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/clang.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp  -target fpga  -directive=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/.systemc_flag -fix-errors /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.69 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp  -target fpga  -directive=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/all.directive.json -fix-errors /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.03 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcllib2.0/yaml/yaml.tcl 
Command         clang_tidy done; 1.42 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.bc -hls-platform-db-name=/tools/software/xilinx//2025.1.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sbva484-1-e > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.clang.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.9 seconds. CPU system time: 1.09 seconds. Elapsed time: 6.12 seconds; current allocated memory: 0.000 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.0.bc -args  "/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.g.bc"  
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.g.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.0.bc > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Execute         run_link_or_opt -opt -out /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc -args /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.11 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc -args /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libhlsmc++_39.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command         run_link_or_opt done; 2.13 sec.
Execute         run_link_or_opt -opt -out /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc -args /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top_kernel -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top_kernel -reflow-float-conversion -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 1.07 sec.
Execute         run_link_or_opt -out /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc -args /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libfloatconversion_39.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Execute         run_link_or_opt -opt -out /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc -args /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top_kernel 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.11 sec.
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=top_kernel -mllvm -hls-db-dir -mllvm /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -reflow-unroll-size-threshold=10000 -mllvm -reflow-unroll-cost-threshold=1000000 -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=0 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-force-aggressive-unroll=0 -mllvm -reflow-aggressive-unroll-adjust-factor=1.000000 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -reflow-enable-critical-path-for-performance=1 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -reflow-dump-extra-complexity-metric=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=2.7 -x ir /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/software/xilinx//2025.1.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sbva484-1-e 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 5,650 Compile/Link (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 5,650 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,257 Unroll/Inline (step 1) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 2,257 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,226 Unroll/Inline (step 2) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,226 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 869 Unroll/Inline (step 3) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 869 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 851 Unroll/Inline (step 4) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 851 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,371 Array/Struct (step 1) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 2,371 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,933 Array/Struct (step 2) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,933 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,936 Array/Struct (step 3) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,936 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,939 Array/Struct (step 4) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,939 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,268 Array/Struct (step 5) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 2,268 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,009 Performance (step 1) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 2,009 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,883 Performance (step 2) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,883 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,883 Performance (step 3) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,883 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,883 Performance (step 4) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,883 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,887 HW Transforms (step 1) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,887 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,907 HW Transforms (step 2) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,907 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_79_7' is marked as complete unroll implied by the pipeline pragma (top.cpp:79:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_66_5' is marked as complete unroll implied by the pipeline pragma (top.cpp:66:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_79_7' (top.cpp:79:19) in function 'top_kernel' completely with a factor of 8 (top.cpp:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_66_5' (top.cpp:66:19) in function 'top_kernel' completely with a factor of 8 (top.cpp:13:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A': Cyclic partitioning with factor 8 on dimension 2. (top.cpp:19:0)
INFO: [HLS 214-248] Applying array_partition to 'col_sum': Complete partitioning on dimension 1. (top.cpp:28:9)
INFO: [HLS 214-248] Applying array_partition to 'scale': Complete partitioning on dimension 1. (top.cpp:29:12)
INFO: [HLS 214-241] Aggregating maxi variable 'C_DRAM' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'A_DRAM' with compact=none mode in 32-bits
INFO: [HLS 214-115] Multiple burst reads of length 16384 and bit width 32 in loop 'VITIS_LOOP_40_2'(top.cpp:40:22) has been inferred on bundle 'A'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:40:22)
INFO: [HLS 214-115] Multiple burst writes of length 16384 and bit width 32 in loop 'VITIS_LOOP_87_8'(top.cpp:87:22) has been inferred on bundle 'C'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:87:22)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.39 seconds. CPU system time: 1.05 seconds. Elapsed time: 8.95 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 0.000 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top top_kernel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.0.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.25 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.1.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.16 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.2.prechk.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 0.000 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.1.bc to /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -extract-subproc -global-constprop -deadargelim -globaldce -legalize-global -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -canonicalize-dataflow -directive-preproc -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.1.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.1.tmp.bc -f 
Command           transform done; 0.81 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.1.tmp.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:35:9) to (top.cpp:34:19) in function 'top_kernel'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:58:9) to (top.cpp:71:24) in function 'top_kernel'... converting 3 basic blocks.
Command           transform done; 0.38 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.15 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.19 seconds; current allocated memory: 0.000 MB.
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -gvn -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -drop-inferred-ii -dump-complexity-metric /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.2.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_40_2'(top.cpp:40:22) and 'VITIS_LOOP_42_3'(top.cpp:42:26) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_87_8'(top.cpp:87:22) and 'VITIS_LOOP_88_9'(top.cpp:88:26) in function 'top_kernel' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_2' (top.cpp:40:22) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_87_8' (top.cpp:87:22) in function 'top_kernel'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.63' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.62' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.61' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.60' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.59' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.58' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.57' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.56' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.55' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.54' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.53' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.52' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.51' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.50' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.49' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.48' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.47' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.46' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.45' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.44' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.43' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.42' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.41' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.40' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.39' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.38' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.37' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.36' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.35' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.34' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.33' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.32' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.31' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.30' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.29' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.28' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.27' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.26' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.25' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.24' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.23' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.22' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.21' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.20' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.19' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.18' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.17' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.16' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.15' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.14' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.13' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.12' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.11' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.10' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.9' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.8' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.7' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.6' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.5' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.4' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.3' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.2' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.1' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.63' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.62' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.61' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.60' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.59' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.58' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.57' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.56' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.55' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.54' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.53' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.52' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.51' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.50' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.49' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.48' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.47' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.46' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.45' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.44' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.43' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.42' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.41' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.40' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.39' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.38' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.37' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.36' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.35' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.34' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.33' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.32' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.31' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.30' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.29' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.28' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.27' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.26' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.25' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.24' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.23' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.22' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.21' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.20' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.19' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.18' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.17' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.16' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.15' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.14' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.13' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.12' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.11' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.10' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.9' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.8' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.7' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.6' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.5' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.4' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.3' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.2' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.1' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum' (top.cpp:28).
Execute             auto_get_db
Command           transform done; 1.07 sec.
INFO-FLOW: Building ssdm...
Execute           transform -hls -cdfg-build /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.3.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command           transform done; 0.15 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.19 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.22 seconds; current allocated memory: 0.000 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 2.85 sec.
Command       elaborate done; 17.95 sec.
Execute       ap_eval exec zip -j /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'top_kernel' ...
Execute         ap_set_top_model top_kernel 
Execute         get_model_list top_kernel -filter all-wo-channel -topdown 
Execute         preproc_iomode -model top_kernel 
Execute         preproc_iomode -model top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 
Execute         preproc_iomode -model top_kernel_Pipeline_VITIS_LOOP_77_6 
Execute         preproc_iomode -model top_kernel_Pipeline_VITIS_LOOP_57_4 
Execute         preproc_iomode -model top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 
Execute         get_model_list top_kernel -filter all-wo-channel 
INFO-FLOW: Model list for configure: top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 top_kernel_Pipeline_VITIS_LOOP_57_4 top_kernel_Pipeline_VITIS_LOOP_77_6 top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 top_kernel
INFO-FLOW: Configuring Module : top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 
Execute         apply_spec_resource_limit top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 
INFO-FLOW: Configuring Module : top_kernel_Pipeline_VITIS_LOOP_57_4 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_57_4 
Execute         apply_spec_resource_limit top_kernel_Pipeline_VITIS_LOOP_57_4 
INFO-FLOW: Configuring Module : top_kernel_Pipeline_VITIS_LOOP_77_6 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_77_6 
Execute         apply_spec_resource_limit top_kernel_Pipeline_VITIS_LOOP_77_6 
INFO-FLOW: Configuring Module : top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 
Execute         apply_spec_resource_limit top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 
INFO-FLOW: Configuring Module : top_kernel ...
Execute         set_default_model top_kernel 
Execute         apply_spec_resource_limit top_kernel 
INFO-FLOW: Model list for preprocess: top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 top_kernel_Pipeline_VITIS_LOOP_57_4 top_kernel_Pipeline_VITIS_LOOP_77_6 top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 top_kernel
INFO-FLOW: Preprocessing Module: top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 
Execute         cdfg_preprocess -model top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 
INFO-FLOW: Preprocessing Module: top_kernel_Pipeline_VITIS_LOOP_57_4 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_57_4 
Execute         cdfg_preprocess -model top_kernel_Pipeline_VITIS_LOOP_57_4 
Command         cdfg_preprocess done; 0.34 sec.
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_57_4 
INFO-FLOW: Preprocessing Module: top_kernel_Pipeline_VITIS_LOOP_77_6 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_77_6 
Execute         cdfg_preprocess -model top_kernel_Pipeline_VITIS_LOOP_77_6 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_77_6 
INFO-FLOW: Preprocessing Module: top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 
Execute         cdfg_preprocess -model top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 
INFO-FLOW: Preprocessing Module: top_kernel ...
Execute         set_default_model top_kernel 
Execute         cdfg_preprocess -model top_kernel 
Execute         rtl_gen_preprocess top_kernel 
INFO-FLOW: Model list for synthesis: top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 top_kernel_Pipeline_VITIS_LOOP_57_4 top_kernel_Pipeline_VITIS_LOOP_77_6 top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 top_kernel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 
Execute         schedule -model top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_2_VITIS_LOOP_42_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_40_2_VITIS_LOOP_42_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.56 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3.sched.adb -f 
INFO-FLOW: Finish scheduling top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3.
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 
Execute         bind -model top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3.bind.adb -f 
INFO-FLOW: Finish binding top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_57_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_57_4 
Execute         schedule -model top_kernel_Pipeline_VITIS_LOOP_57_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_57_4'.
WARNING: [HLS 200-880] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_57_4' (loop 'VITIS_LOOP_57_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 8, offset = 1) between 'store' operation 0 bit ('top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_addr_write_ln70', top.cpp:70) of variable 't', top.cpp:69 on array 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A' and 'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_load', top.cpp:69) on array 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A'.
WARNING: [HLS 200-880] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_57_4' (loop 'VITIS_LOOP_57_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 8, offset = 1) between 'store' operation 0 bit ('top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_addr_write_ln70', top.cpp:70) of variable 't', top.cpp:69 on array 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A' and 'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_load', top.cpp:69) on array 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A'.
WARNING: [HLS 200-880] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_57_4' (loop 'VITIS_LOOP_57_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 8, offset = 1) between 'store' operation 0 bit ('top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_addr_write_ln70', top.cpp:70) of variable 't', top.cpp:69 on array 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A' and 'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_load', top.cpp:69) on array 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A'.
WARNING: [HLS 200-880] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_57_4' (loop 'VITIS_LOOP_57_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 8, offset = 1) between 'store' operation 0 bit ('top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_addr_write_ln70', top.cpp:70) of variable 't', top.cpp:69 on array 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A' and 'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_load', top.cpp:69) on array 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A'.
WARNING: [HLS 200-880] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_57_4' (loop 'VITIS_LOOP_57_4'): Unable to enforce a carried dependence constraint (II = 5, distance = 8, offset = 1) between 'store' operation 0 bit ('top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_addr_write_ln70', top.cpp:70) of variable 't', top.cpp:69 on array 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A' and 'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_load', top.cpp:69) on array 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 46, loop 'VITIS_LOOP_57_4'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.6 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.64 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_57_4.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_57_4.sched.adb -f 
INFO-FLOW: Finish scheduling top_kernel_Pipeline_VITIS_LOOP_57_4.
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_57_4 
Execute         bind -model top_kernel_Pipeline_VITIS_LOOP_57_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.26 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_57_4.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_57_4.bind.adb -f 
Command         db_write done; 0.11 sec.
INFO-FLOW: Finish binding top_kernel_Pipeline_VITIS_LOOP_57_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_77_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_77_6 
Execute         schedule -model top_kernel_Pipeline_VITIS_LOOP_77_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_77_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_77_6'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.29 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_77_6.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_77_6.sched.adb -f 
INFO-FLOW: Finish scheduling top_kernel_Pipeline_VITIS_LOOP_77_6.
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_77_6 
Execute         bind -model top_kernel_Pipeline_VITIS_LOOP_77_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_77_6.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_77_6.bind.adb -f 
INFO-FLOW: Finish binding top_kernel_Pipeline_VITIS_LOOP_77_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 
Execute         schedule -model top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_87_8_VITIS_LOOP_88_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_87_8_VITIS_LOOP_88_9'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9.sched.adb -f 
INFO-FLOW: Finish scheduling top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9.
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 
Execute         bind -model top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9.bind.adb -f 
INFO-FLOW: Finish binding top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_kernel 
Execute         schedule -model top_kernel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.19 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.sched.adb -f 
INFO-FLOW: Finish scheduling top_kernel.
Execute         set_default_model top_kernel 
Execute         bind -model top_kernel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.bind.adb -f 
INFO-FLOW: Finish binding top_kernel.
Execute         get_model_list top_kernel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_57_4 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_77_6 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 
Execute         rtl_gen_preprocess top_kernel 
INFO-FLOW: Model list for RTL generation: top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 top_kernel_Pipeline_VITIS_LOOP_57_4 top_kernel_Pipeline_VITIS_LOOP_77_6 top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 top_kernel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3' pipeline 'VITIS_LOOP_40_2_VITIS_LOOP_42_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3/m_axi_A_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3/m_axi_A_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3/m_axi_A_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3/m_axi_A_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3/m_axi_A_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3/m_axi_A_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3/m_axi_A_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3/m_axi_A_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3/m_axi_A_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3/m_axi_A_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3/m_axi_A_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3/m_axi_A_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 0.000 MB.
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 -style xilinx -f -lang vhdl -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/vhdl/top_kernel_top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 -style xilinx -f -lang vlog -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 
Execute         syn_report -csynth -model top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 -f -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3.adb 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 -bindview -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 -p /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_57_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top_kernel_Pipeline_VITIS_LOOP_57_4 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_57_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_57_4' pipeline 'VITIS_LOOP_57_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_38ns_24s_38_42_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_24_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_57_4'.
Command         create_rtl_model done; 0.52 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.67 seconds; current allocated memory: 0.000 MB.
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_57_4 -style xilinx -f -lang vhdl -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/vhdl/top_kernel_top_kernel_Pipeline_VITIS_LOOP_57_4 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_57_4 -style xilinx -f -lang vlog -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_57_4 
Execute         syn_report -csynth -model top_kernel_Pipeline_VITIS_LOOP_57_4 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_57_4_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model top_kernel_Pipeline_VITIS_LOOP_57_4 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_57_4_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model top_kernel_Pipeline_VITIS_LOOP_57_4 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_57_4.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_57_4 -f -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_57_4.adb 
Command         db_write done; 0.12 sec.
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_57_4 -bindview -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top_kernel_Pipeline_VITIS_LOOP_57_4 -p /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_57_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_77_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top_kernel_Pipeline_VITIS_LOOP_77_6 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_77_6.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_6_24_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_77_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.7 seconds; current allocated memory: 0.000 MB.
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_77_6 -style xilinx -f -lang vhdl -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/vhdl/top_kernel_top_kernel_Pipeline_VITIS_LOOP_77_6 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_77_6 -style xilinx -f -lang vlog -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_77_6 
Execute         syn_report -csynth -model top_kernel_Pipeline_VITIS_LOOP_77_6 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_77_6_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model top_kernel_Pipeline_VITIS_LOOP_77_6 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_77_6_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model top_kernel_Pipeline_VITIS_LOOP_77_6 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_77_6.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_77_6 -f -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_77_6.adb 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_77_6 -bindview -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top_kernel_Pipeline_VITIS_LOOP_77_6 -p /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_77_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9' pipeline 'VITIS_LOOP_87_8_VITIS_LOOP_88_9' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9/m_axi_C_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9/m_axi_C_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9/m_axi_C_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9/m_axi_C_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9/m_axi_C_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9/m_axi_C_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9/m_axi_C_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9/m_axi_C_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9/m_axi_C_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9/m_axi_C_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9/m_axi_C_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9/m_axi_C_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9/m_axi_C_0_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_24s_24s_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_129_6_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.34 seconds; current allocated memory: 0.000 MB.
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 -style xilinx -f -lang vhdl -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/vhdl/top_kernel_top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 -style xilinx -f -lang vlog -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 
Execute         syn_report -csynth -model top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 -f -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9.adb 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 -bindview -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 -p /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top_kernel -top_prefix  -sub_prefix top_kernel_ -mg_file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A_DRAM', 'C_DRAM' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel'.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_denom_row_RAM_1P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_RAM_T2P_BRAM_1R1W' using block RAMs.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 0.000 MB.
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_kernel -istop -style xilinx -f -lang vhdl -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/vhdl/top_kernel 
Execute         gen_rtl top_kernel -istop -style xilinx -f -lang vlog -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/verilog/top_kernel 
Execute         syn_report -csynth -model top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model top_kernel -f -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.adb 
Execute         db_write -model top_kernel -bindview -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top_kernel -p /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel 
Execute         export_constraint_db -f -tool general -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.constraint.tcl 
Execute         syn_report -designview -model top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.design.xml 
Execute         syn_report -csynthDesign -model top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth.rpt -MHOut /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -wcfg -model top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.protoinst 
Execute         sc_get_clocks top_kernel 
Execute         sc_get_portdomain top_kernel 
INFO-FLOW: Model list for RTL component generation: top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 top_kernel_Pipeline_VITIS_LOOP_57_4 top_kernel_Pipeline_VITIS_LOOP_77_6 top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 top_kernel
INFO-FLOW: Handling components in module [top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3] ... 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3.compgen.tcl 
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [top_kernel_Pipeline_VITIS_LOOP_57_4] ... 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_57_4.compgen.tcl 
INFO-FLOW: Found component top_kernel_sdiv_38ns_24s_38_42_1.
INFO-FLOW: Append model top_kernel_sdiv_38ns_24s_38_42_1
INFO-FLOW: Found component top_kernel_sparsemux_17_3_24_1_1.
INFO-FLOW: Append model top_kernel_sparsemux_17_3_24_1_1
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [top_kernel_Pipeline_VITIS_LOOP_77_6] ... 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_77_6.compgen.tcl 
INFO-FLOW: Found component top_kernel_sparsemux_17_6_24_1_1.
INFO-FLOW: Append model top_kernel_sparsemux_17_6_24_1_1
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9] ... 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9.compgen.tcl 
INFO-FLOW: Found component top_kernel_mul_24s_24s_48_1_1.
INFO-FLOW: Append model top_kernel_mul_24s_24s_48_1_1
INFO-FLOW: Found component top_kernel_sparsemux_129_6_24_1_1.
INFO-FLOW: Append model top_kernel_sparsemux_129_6_24_1_1
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [top_kernel] ... 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.tcl 
INFO-FLOW: Found component top_kernel_denom_row_RAM_1P_BRAM_1R1W.
INFO-FLOW: Append model top_kernel_denom_row_RAM_1P_BRAM_1R1W
INFO-FLOW: Found component top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W.
INFO-FLOW: Append model top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W
INFO-FLOW: Found component top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_RAM_T2P_BRAM_1R1W.
INFO-FLOW: Append model top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_RAM_T2P_BRAM_1R1W
INFO-FLOW: Found component top_kernel_A_m_axi.
INFO-FLOW: Append model top_kernel_A_m_axi
INFO-FLOW: Found component top_kernel_C_m_axi.
INFO-FLOW: Append model top_kernel_C_m_axi
INFO-FLOW: Found component top_kernel_control_s_axi.
INFO-FLOW: Append model top_kernel_control_s_axi
INFO-FLOW: Append model top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3
INFO-FLOW: Append model top_kernel_Pipeline_VITIS_LOOP_57_4
INFO-FLOW: Append model top_kernel_Pipeline_VITIS_LOOP_77_6
INFO-FLOW: Append model top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9
INFO-FLOW: Append model top_kernel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: top_kernel_flow_control_loop_pipe_sequential_init top_kernel_sdiv_38ns_24s_38_42_1 top_kernel_sparsemux_17_3_24_1_1 top_kernel_flow_control_loop_pipe_sequential_init top_kernel_sparsemux_17_6_24_1_1 top_kernel_flow_control_loop_pipe_sequential_init top_kernel_mul_24s_24s_48_1_1 top_kernel_sparsemux_129_6_24_1_1 top_kernel_flow_control_loop_pipe_sequential_init top_kernel_denom_row_RAM_1P_BRAM_1R1W top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_RAM_T2P_BRAM_1R1W top_kernel_A_m_axi top_kernel_C_m_axi top_kernel_control_s_axi top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 top_kernel_Pipeline_VITIS_LOOP_57_4 top_kernel_Pipeline_VITIS_LOOP_77_6 top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 top_kernel
INFO-FLOW: Generating /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_kernel_sdiv_38ns_24s_38_42_1
INFO-FLOW: To file: write model top_kernel_sparsemux_17_3_24_1_1
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_kernel_sparsemux_17_6_24_1_1
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_kernel_mul_24s_24s_48_1_1
INFO-FLOW: To file: write model top_kernel_sparsemux_129_6_24_1_1
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_kernel_denom_row_RAM_1P_BRAM_1R1W
INFO-FLOW: To file: write model top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W
INFO-FLOW: To file: write model top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_RAM_T2P_BRAM_1R1W
INFO-FLOW: To file: write model top_kernel_A_m_axi
INFO-FLOW: To file: write model top_kernel_C_m_axi
INFO-FLOW: To file: write model top_kernel_control_s_axi
INFO-FLOW: To file: write model top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3
INFO-FLOW: To file: write model top_kernel_Pipeline_VITIS_LOOP_57_4
INFO-FLOW: To file: write model top_kernel_Pipeline_VITIS_LOOP_77_6
INFO-FLOW: To file: write model top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9
INFO-FLOW: To file: write model top_kernel
INFO-FLOW: Generating /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.12 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/vhdl' dstVlogDir='/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/vlog' tclDir='/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db' modelList='top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_sdiv_38ns_24s_38_42_1
top_kernel_sparsemux_17_3_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_sparsemux_17_6_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_mul_24s_24s_48_1_1
top_kernel_sparsemux_129_6_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_denom_row_RAM_1P_BRAM_1R1W
top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W
top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_RAM_T2P_BRAM_1R1W
top_kernel_A_m_axi
top_kernel_C_m_axi
top_kernel_control_s_axi
top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3
top_kernel_Pipeline_VITIS_LOOP_57_4
top_kernel_Pipeline_VITIS_LOOP_77_6
top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9
top_kernel
' expOnly='0'
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3.compgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_57_4.compgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_77_6.compgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9.compgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.tcl 
Execute           source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.49 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.9 seconds; current allocated memory: 0.000 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='top_kernel_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.3 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_sdiv_38ns_24s_38_42_1
top_kernel_sparsemux_17_3_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_sparsemux_17_6_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_mul_24s_24s_48_1_1
top_kernel_sparsemux_129_6_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_denom_row_RAM_1P_BRAM_1R1W
top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W
top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_RAM_T2P_BRAM_1R1W
top_kernel_A_m_axi
top_kernel_C_m_axi
top_kernel_control_s_axi
top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3
top_kernel_Pipeline_VITIS_LOOP_57_4
top_kernel_Pipeline_VITIS_LOOP_77_6
top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9
top_kernel
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top-io-be.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3.tbgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_57_4.tbgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_77_6.tbgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9.tbgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.constraint.tcl 
Execute         sc_get_clocks top_kernel 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME A_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME A DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME C_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME C DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} cache_nodes {} report_dict {TOPINST top_kernel MODULE2INSTS {top_kernel top_kernel top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 grp_top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3_fu_641 top_kernel_Pipeline_VITIS_LOOP_57_4 grp_top_kernel_Pipeline_VITIS_LOOP_57_4_fu_666 top_kernel_Pipeline_VITIS_LOOP_77_6 grp_top_kernel_Pipeline_VITIS_LOOP_77_6_fu_752 top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 grp_top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9_fu_884} INST2MODULE {top_kernel top_kernel grp_top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3_fu_641 top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 grp_top_kernel_Pipeline_VITIS_LOOP_57_4_fu_666 top_kernel_Pipeline_VITIS_LOOP_57_4 grp_top_kernel_Pipeline_VITIS_LOOP_77_6_fu_752 top_kernel_Pipeline_VITIS_LOOP_77_6 grp_top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9_fu_884 top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9} INSTDATA {top_kernel {DEPTH 1 CHILDREN {grp_top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3_fu_641 grp_top_kernel_Pipeline_VITIS_LOOP_57_4_fu_666 grp_top_kernel_Pipeline_VITIS_LOOP_77_6_fu_752 grp_top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9_fu_884}} grp_top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3_fu_641 {DEPTH 2 CHILDREN {}} grp_top_kernel_Pipeline_VITIS_LOOP_57_4_fu_666 {DEPTH 2 CHILDREN {}} grp_top_kernel_Pipeline_VITIS_LOOP_77_6_fu_752 {DEPTH 2 CHILDREN {}} grp_top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9_fu_884 {DEPTH 2 CHILDREN {}}} MODULEDATA {top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln40_fu_295_p2 SOURCE top.cpp:40 VARIABLE icmp_ln40 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_1_fu_301_p2 SOURCE top.cpp:40 VARIABLE add_ln40_1 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_fu_331_p2 SOURCE top.cpp:40 VARIABLE add_ln40 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln42_fu_337_p2 SOURCE top.cpp:42 VARIABLE icmp_ln42 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln40_fu_343_p3 SOURCE top.cpp:40 VARIABLE select_ln40 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln40_1_fu_351_p3 SOURCE top.cpp:40 VARIABLE select_ln40_1 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln40_2_fu_359_p3 SOURCE top.cpp:40 VARIABLE select_ln40_2 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_fu_435_p2 SOURCE top.cpp:46 VARIABLE add_ln46 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_1_fu_440_p2 SOURCE top.cpp:46 VARIABLE add_ln46_1 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln46_fu_462_p2 SOURCE top.cpp:46 VARIABLE xor_ln46 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln46_fu_468_p2 SOURCE top.cpp:46 VARIABLE and_ln46 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln46_1_fu_474_p2 SOURCE top.cpp:46 VARIABLE xor_ln46_1 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln46_fu_480_p3 SOURCE top.cpp:46 VARIABLE select_ln46 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln46_1_fu_488_p3 SOURCE top.cpp:46 VARIABLE select_ln46_1 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_fu_496_p2 SOURCE top.cpp:42 VARIABLE add_ln42 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln42_1_fu_502_p2 SOURCE top.cpp:42 VARIABLE icmp_ln42_1 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_fu_512_p2 SOURCE top.cpp:48 VARIABLE add_ln48 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln48_fu_538_p2 SOURCE top.cpp:48 VARIABLE xor_ln48 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln48_fu_544_p2 SOURCE top.cpp:48 VARIABLE and_ln48 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln48_1_fu_550_p2 SOURCE top.cpp:48 VARIABLE xor_ln48_1 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln48_fu_556_p3 SOURCE top.cpp:48 VARIABLE select_ln48 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln48_1_fu_564_p3 SOURCE top.cpp:48 VARIABLE select_ln48_1 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} top_kernel_Pipeline_VITIS_LOOP_57_4 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln57_fu_1514_p2 SOURCE top.cpp:57 VARIABLE icmp_ln57 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME idx_2_fu_1520_p2 SOURCE top.cpp:57 VARIABLE idx_2 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln63_fu_1569_p2 SOURCE top.cpp:63 VARIABLE icmp_ln63 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME denom_reg_fu_1574_p3 SOURCE top.cpp:63 VARIABLE denom_reg LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U12 SOURCE top.cpp:69 VARIABLE sdiv_ln69 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_fu_1721_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_1_fu_1727_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_1 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_fu_1733_p2 SOURCE top.cpp:69 VARIABLE or_ln69 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_fu_1739_p2 SOURCE top.cpp:69 VARIABLE xor_ln69 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_fu_1745_p2 SOURCE top.cpp:69 VARIABLE and_ln69 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_1_fu_1751_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_1 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_1_fu_1757_p2 SOURCE top.cpp:69 VARIABLE or_ln69_1 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_1_fu_1763_p2 SOURCE top.cpp:69 VARIABLE and_ln69_1 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln69_fu_1769_p3 SOURCE top.cpp:69 VARIABLE select_ln69 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_2_fu_1777_p2 SOURCE top.cpp:69 VARIABLE or_ln69_2 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME t_1_fu_1783_p3 SOURCE top.cpp:69 VARIABLE t_1 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U20 SOURCE top.cpp:71 VARIABLE tmp_5 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sum_64_fu_1863_p2 SOURCE top.cpp:71 VARIABLE col_sum_64 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_1_fu_1869_p2 SOURCE top.cpp:71 VARIABLE add_ln71_1 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln71_fu_1875_p2 SOURCE top.cpp:71 VARIABLE icmp_ln71 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_fu_1977_p2 SOURCE top.cpp:71 VARIABLE xor_ln71 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln71_fu_1983_p2 SOURCE top.cpp:71 VARIABLE and_ln71 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_1_fu_1989_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_1 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln71_1_fu_1995_p2 SOURCE top.cpp:71 VARIABLE and_ln71_1 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_2_fu_2001_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_2 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U13 SOURCE top.cpp:69 VARIABLE sdiv_ln69_1 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_2_fu_2117_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_2 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_3_fu_2123_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_3 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_3_fu_2129_p2 SOURCE top.cpp:69 VARIABLE or_ln69_3 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_2_fu_2135_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_2 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_2_fu_2141_p2 SOURCE top.cpp:69 VARIABLE and_ln69_2 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_3_fu_2147_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_3 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_4_fu_2153_p2 SOURCE top.cpp:69 VARIABLE or_ln69_4 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_3_fu_2159_p2 SOURCE top.cpp:69 VARIABLE and_ln69_3 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln69_2_fu_2165_p3 SOURCE top.cpp:69 VARIABLE select_ln69_2 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_5_fu_2173_p2 SOURCE top.cpp:69 VARIABLE or_ln69_5 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME t_3_fu_2179_p3 SOURCE top.cpp:69 VARIABLE t_3 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U21 SOURCE top.cpp:71 VARIABLE tmp_33 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sum_65_fu_2259_p2 SOURCE top.cpp:71 VARIABLE col_sum_65 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_2_fu_2265_p2 SOURCE top.cpp:71 VARIABLE add_ln71_2 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln71_1_fu_2271_p2 SOURCE top.cpp:71 VARIABLE icmp_ln71_1 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_3_fu_2373_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_3 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln71_2_fu_2379_p2 SOURCE top.cpp:71 VARIABLE and_ln71_2 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_4_fu_2385_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_4 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln71_3_fu_2391_p2 SOURCE top.cpp:71 VARIABLE and_ln71_3 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_5_fu_2397_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_5 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U14 SOURCE top.cpp:69 VARIABLE sdiv_ln69_2 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_4_fu_2513_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_4 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_5_fu_2519_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_5 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_6_fu_2525_p2 SOURCE top.cpp:69 VARIABLE or_ln69_6 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_4_fu_2531_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_4 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_4_fu_2537_p2 SOURCE top.cpp:69 VARIABLE and_ln69_4 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_5_fu_2543_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_5 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_7_fu_2549_p2 SOURCE top.cpp:69 VARIABLE or_ln69_7 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_5_fu_2555_p2 SOURCE top.cpp:69 VARIABLE and_ln69_5 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln69_4_fu_2561_p3 SOURCE top.cpp:69 VARIABLE select_ln69_4 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_8_fu_2569_p2 SOURCE top.cpp:69 VARIABLE or_ln69_8 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME t_5_fu_2575_p3 SOURCE top.cpp:69 VARIABLE t_5 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U22 SOURCE top.cpp:71 VARIABLE tmp_35 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sum_66_fu_2655_p2 SOURCE top.cpp:71 VARIABLE col_sum_66 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_3_fu_2661_p2 SOURCE top.cpp:71 VARIABLE add_ln71_3 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln71_2_fu_2667_p2 SOURCE top.cpp:71 VARIABLE icmp_ln71_2 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_6_fu_2769_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_6 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln71_4_fu_2775_p2 SOURCE top.cpp:71 VARIABLE and_ln71_4 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_7_fu_2781_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_7 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln71_5_fu_2787_p2 SOURCE top.cpp:71 VARIABLE and_ln71_5 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_8_fu_2793_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_8 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U15 SOURCE top.cpp:69 VARIABLE sdiv_ln69_3 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_6_fu_2909_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_6 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_7_fu_2915_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_7 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_9_fu_2921_p2 SOURCE top.cpp:69 VARIABLE or_ln69_9 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_6_fu_2927_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_6 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_6_fu_2933_p2 SOURCE top.cpp:69 VARIABLE and_ln69_6 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_7_fu_2939_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_7 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_10_fu_2945_p2 SOURCE top.cpp:69 VARIABLE or_ln69_10 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_7_fu_2951_p2 SOURCE top.cpp:69 VARIABLE and_ln69_7 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln69_6_fu_2957_p3 SOURCE top.cpp:69 VARIABLE select_ln69_6 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_11_fu_2965_p2 SOURCE top.cpp:69 VARIABLE or_ln69_11 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME t_7_fu_2971_p3 SOURCE top.cpp:69 VARIABLE t_7 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U23 SOURCE top.cpp:71 VARIABLE tmp_50 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sum_67_fu_3051_p2 SOURCE top.cpp:71 VARIABLE col_sum_67 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_4_fu_3057_p2 SOURCE top.cpp:71 VARIABLE add_ln71_4 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln71_3_fu_3063_p2 SOURCE top.cpp:71 VARIABLE icmp_ln71_3 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_9_fu_3165_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_9 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln71_6_fu_3171_p2 SOURCE top.cpp:71 VARIABLE and_ln71_6 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_10_fu_3177_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_10 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln71_7_fu_3183_p2 SOURCE top.cpp:71 VARIABLE and_ln71_7 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_11_fu_3189_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_11 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U16 SOURCE top.cpp:69 VARIABLE sdiv_ln69_4 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_8_fu_3305_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_8 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_9_fu_3311_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_9 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_12_fu_3317_p2 SOURCE top.cpp:69 VARIABLE or_ln69_12 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_8_fu_3323_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_8 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_8_fu_3329_p2 SOURCE top.cpp:69 VARIABLE and_ln69_8 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_9_fu_3335_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_9 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_13_fu_3341_p2 SOURCE top.cpp:69 VARIABLE or_ln69_13 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_9_fu_3347_p2 SOURCE top.cpp:69 VARIABLE and_ln69_9 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln69_8_fu_3353_p3 SOURCE top.cpp:69 VARIABLE select_ln69_8 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_14_fu_3361_p2 SOURCE top.cpp:69 VARIABLE or_ln69_14 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME t_9_fu_3367_p3 SOURCE top.cpp:69 VARIABLE t_9 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U24 SOURCE top.cpp:71 VARIABLE tmp_56 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sum_68_fu_3447_p2 SOURCE top.cpp:71 VARIABLE col_sum_68 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_5_fu_3453_p2 SOURCE top.cpp:71 VARIABLE add_ln71_5 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln71_4_fu_3459_p2 SOURCE top.cpp:71 VARIABLE icmp_ln71_4 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_12_fu_3561_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_12 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln71_8_fu_3567_p2 SOURCE top.cpp:71 VARIABLE and_ln71_8 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_13_fu_3573_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_13 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln71_9_fu_3579_p2 SOURCE top.cpp:71 VARIABLE and_ln71_9 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_14_fu_3585_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_14 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U17 SOURCE top.cpp:69 VARIABLE sdiv_ln69_5 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_10_fu_3701_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_10 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_11_fu_3707_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_11 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_15_fu_3713_p2 SOURCE top.cpp:69 VARIABLE or_ln69_15 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_10_fu_3719_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_10 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_10_fu_3725_p2 SOURCE top.cpp:69 VARIABLE and_ln69_10 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_11_fu_3731_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_11 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_16_fu_3737_p2 SOURCE top.cpp:69 VARIABLE or_ln69_16 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_11_fu_3743_p2 SOURCE top.cpp:69 VARIABLE and_ln69_11 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln69_10_fu_3749_p3 SOURCE top.cpp:69 VARIABLE select_ln69_10 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_17_fu_3757_p2 SOURCE top.cpp:69 VARIABLE or_ln69_17 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME t_11_fu_3763_p3 SOURCE top.cpp:69 VARIABLE t_11 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U25 SOURCE top.cpp:71 VARIABLE tmp_62 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sum_69_fu_3843_p2 SOURCE top.cpp:71 VARIABLE col_sum_69 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_6_fu_3849_p2 SOURCE top.cpp:71 VARIABLE add_ln71_6 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln71_5_fu_3855_p2 SOURCE top.cpp:71 VARIABLE icmp_ln71_5 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_15_fu_3957_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_15 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln71_10_fu_3963_p2 SOURCE top.cpp:71 VARIABLE and_ln71_10 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_16_fu_3969_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_16 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln71_11_fu_3975_p2 SOURCE top.cpp:71 VARIABLE and_ln71_11 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_17_fu_3981_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_17 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U18 SOURCE top.cpp:69 VARIABLE sdiv_ln69_6 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_12_fu_4097_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_12 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_13_fu_4103_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_13 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_18_fu_4109_p2 SOURCE top.cpp:69 VARIABLE or_ln69_18 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_12_fu_4115_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_12 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_12_fu_4121_p2 SOURCE top.cpp:69 VARIABLE and_ln69_12 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_13_fu_4127_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_13 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_19_fu_4133_p2 SOURCE top.cpp:69 VARIABLE or_ln69_19 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_13_fu_4139_p2 SOURCE top.cpp:69 VARIABLE and_ln69_13 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln69_12_fu_4145_p3 SOURCE top.cpp:69 VARIABLE select_ln69_12 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_20_fu_4153_p2 SOURCE top.cpp:69 VARIABLE or_ln69_20 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME t_13_fu_4159_p3 SOURCE top.cpp:69 VARIABLE t_13 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U26 SOURCE top.cpp:71 VARIABLE tmp_68 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sum_70_fu_4239_p2 SOURCE top.cpp:71 VARIABLE col_sum_70 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_7_fu_4245_p2 SOURCE top.cpp:71 VARIABLE add_ln71_7 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln71_6_fu_4251_p2 SOURCE top.cpp:71 VARIABLE icmp_ln71_6 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_18_fu_4353_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_18 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln71_12_fu_4359_p2 SOURCE top.cpp:71 VARIABLE and_ln71_12 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_19_fu_4365_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_19 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln71_13_fu_4371_p2 SOURCE top.cpp:71 VARIABLE and_ln71_13 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_20_fu_4377_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_20 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U19 SOURCE top.cpp:69 VARIABLE sdiv_ln69_7 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_14_fu_4493_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_14 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_15_fu_4499_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_15 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_21_fu_4505_p2 SOURCE top.cpp:69 VARIABLE or_ln69_21 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_14_fu_4511_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_14 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_14_fu_4517_p2 SOURCE top.cpp:69 VARIABLE and_ln69_14 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_15_fu_4523_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_15 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_22_fu_4529_p2 SOURCE top.cpp:69 VARIABLE or_ln69_22 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_15_fu_4535_p2 SOURCE top.cpp:69 VARIABLE and_ln69_15 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln69_14_fu_4541_p3 SOURCE top.cpp:69 VARIABLE select_ln69_14 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_23_fu_4549_p2 SOURCE top.cpp:69 VARIABLE or_ln69_23 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME t_15_fu_4555_p3 SOURCE top.cpp:69 VARIABLE t_15 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U27 SOURCE top.cpp:71 VARIABLE tmp_74 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sum_71_fu_4635_p2 SOURCE top.cpp:71 VARIABLE col_sum_71 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_8_fu_4641_p2 SOURCE top.cpp:71 VARIABLE add_ln71_8 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln71_7_fu_4647_p2 SOURCE top.cpp:71 VARIABLE icmp_ln71_7 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_21_fu_4749_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_21 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln71_14_fu_4755_p2 SOURCE top.cpp:71 VARIABLE and_ln71_14 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_22_fu_4761_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_22 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln71_15_fu_4767_p2 SOURCE top.cpp:71 VARIABLE and_ln71_15 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_23_fu_4773_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_23 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} top_kernel_Pipeline_VITIS_LOOP_77_6 {BINDINFO {{BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_6_24_1_1_U103 SOURCE top.cpp:82 VARIABLE tmp_6 LOOP VITIS_LOOP_77_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln82_fu_1494_p2 SOURCE top.cpp:82 VARIABLE sub_ln82 LOOP VITIS_LOOP_77_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln82_1_fu_1514_p2 SOURCE top.cpp:82 VARIABLE sub_ln82_1 LOOP VITIS_LOOP_77_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_64_fu_1534_p3 SOURCE top.cpp:82 VARIABLE scale_64 LOOP VITIS_LOOP_77_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_6_24_1_1_U104 SOURCE top.cpp:82 VARIABLE tmp_s LOOP VITIS_LOOP_77_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln82_2_fu_1602_p2 SOURCE top.cpp:82 VARIABLE sub_ln82_2 LOOP VITIS_LOOP_77_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln82_3_fu_1622_p2 SOURCE top.cpp:82 VARIABLE sub_ln82_3 LOOP VITIS_LOOP_77_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_65_fu_1642_p3 SOURCE top.cpp:82 VARIABLE scale_65 LOOP VITIS_LOOP_77_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_6_24_1_1_U105 SOURCE top.cpp:82 VARIABLE tmp_13 LOOP VITIS_LOOP_77_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln82_4_fu_1710_p2 SOURCE top.cpp:82 VARIABLE sub_ln82_4 LOOP VITIS_LOOP_77_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln82_5_fu_1730_p2 SOURCE top.cpp:82 VARIABLE sub_ln82_5 LOOP VITIS_LOOP_77_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_66_fu_1750_p3 SOURCE top.cpp:82 VARIABLE scale_66 LOOP VITIS_LOOP_77_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_6_24_1_1_U106 SOURCE top.cpp:82 VARIABLE tmp_17 LOOP VITIS_LOOP_77_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln82_6_fu_1818_p2 SOURCE top.cpp:82 VARIABLE sub_ln82_6 LOOP VITIS_LOOP_77_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln82_7_fu_1838_p2 SOURCE top.cpp:82 VARIABLE sub_ln82_7 LOOP VITIS_LOOP_77_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_67_fu_1858_p3 SOURCE top.cpp:82 VARIABLE scale_67 LOOP VITIS_LOOP_77_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_6_24_1_1_U107 SOURCE top.cpp:82 VARIABLE tmp_21 LOOP VITIS_LOOP_77_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln82_8_fu_1926_p2 SOURCE top.cpp:82 VARIABLE sub_ln82_8 LOOP VITIS_LOOP_77_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln82_9_fu_1946_p2 SOURCE top.cpp:82 VARIABLE sub_ln82_9 LOOP VITIS_LOOP_77_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_68_fu_1966_p3 SOURCE top.cpp:82 VARIABLE scale_68 LOOP VITIS_LOOP_77_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_6_24_1_1_U108 SOURCE top.cpp:82 VARIABLE tmp_24 LOOP VITIS_LOOP_77_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln82_10_fu_2034_p2 SOURCE top.cpp:82 VARIABLE sub_ln82_10 LOOP VITIS_LOOP_77_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln82_11_fu_2054_p2 SOURCE top.cpp:82 VARIABLE sub_ln82_11 LOOP VITIS_LOOP_77_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_69_fu_2074_p3 SOURCE top.cpp:82 VARIABLE scale_69 LOOP VITIS_LOOP_77_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_6_24_1_1_U109 SOURCE top.cpp:82 VARIABLE tmp_27 LOOP VITIS_LOOP_77_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln82_12_fu_2142_p2 SOURCE top.cpp:82 VARIABLE sub_ln82_12 LOOP VITIS_LOOP_77_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln82_13_fu_2162_p2 SOURCE top.cpp:82 VARIABLE sub_ln82_13 LOOP VITIS_LOOP_77_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_70_fu_2182_p3 SOURCE top.cpp:82 VARIABLE scale_70 LOOP VITIS_LOOP_77_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_6_24_1_1_U110 SOURCE top.cpp:82 VARIABLE tmp_30 LOOP VITIS_LOOP_77_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln82_14_fu_2250_p2 SOURCE top.cpp:82 VARIABLE sub_ln82_14 LOOP VITIS_LOOP_77_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln82_15_fu_2270_p2 SOURCE top.cpp:82 VARIABLE sub_ln82_15 LOOP VITIS_LOOP_77_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_71_fu_2290_p3 SOURCE top.cpp:82 VARIABLE scale_71 LOOP VITIS_LOOP_77_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln77_fu_2640_p2 SOURCE top.cpp:77 VARIABLE add_ln77 LOOP VITIS_LOOP_77_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln87_fu_946_p2 SOURCE top.cpp:87 VARIABLE icmp_ln87 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_1_fu_952_p2 SOURCE top.cpp:87 VARIABLE add_ln87_1 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_fu_964_p2 SOURCE top.cpp:87 VARIABLE add_ln87 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln88_fu_970_p2 SOURCE top.cpp:88 VARIABLE icmp_ln88 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln87_fu_976_p3 SOURCE top.cpp:87 VARIABLE select_ln87 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln87_1_fu_984_p3 SOURCE top.cpp:87 VARIABLE select_ln87_1 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U242 SOURCE top.cpp:90 VARIABLE tmp_1 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_129_6_24_1_1_U241 SOURCE top.cpp:90 VARIABLE tmp_2 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_24s_48_1_1_U240 SOURCE top.cpp:90 VARIABLE mul_ln90 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_fu_1404_p2 SOURCE top.cpp:90 VARIABLE add_ln90 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln90_fu_1418_p2 SOURCE top.cpp:90 VARIABLE xor_ln90 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln90_fu_1424_p2 SOURCE top.cpp:90 VARIABLE and_ln90 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln90_fu_1446_p2 SOURCE top.cpp:90 VARIABLE icmp_ln90 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln90_1_fu_1460_p2 SOURCE top.cpp:90 VARIABLE icmp_ln90_1 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln90_2_fu_1466_p2 SOURCE top.cpp:90 VARIABLE icmp_ln90_2 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln90_fu_1472_p3 SOURCE top.cpp:90 VARIABLE select_ln90 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln90_1_fu_1480_p2 SOURCE top.cpp:90 VARIABLE xor_ln90_1 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln90_1_fu_1486_p2 SOURCE top.cpp:90 VARIABLE and_ln90_1 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln90_1_fu_1492_p3 SOURCE top.cpp:90 VARIABLE select_ln90_1 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln90_2_fu_1500_p2 SOURCE top.cpp:90 VARIABLE and_ln90_2 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln90_2_fu_1506_p2 SOURCE top.cpp:90 VARIABLE xor_ln90_2 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln90_fu_1512_p2 SOURCE top.cpp:90 VARIABLE or_ln90 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln90_3_fu_1518_p2 SOURCE top.cpp:90 VARIABLE xor_ln90_3 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln90_3_fu_1524_p2 SOURCE top.cpp:90 VARIABLE and_ln90_3 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln90_4_fu_1530_p2 SOURCE top.cpp:90 VARIABLE and_ln90_4 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln90_2_fu_1536_p2 SOURCE top.cpp:90 VARIABLE or_ln90_2 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln90_4_fu_1542_p2 SOURCE top.cpp:90 VARIABLE xor_ln90_4 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln90_5_fu_1548_p2 SOURCE top.cpp:90 VARIABLE and_ln90_5 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln90_2_fu_1554_p3 SOURCE top.cpp:90 VARIABLE select_ln90_2 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln90_1_fu_1562_p2 SOURCE top.cpp:90 VARIABLE or_ln90_1 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln90_3_fu_1568_p3 SOURCE top.cpp:90 VARIABLE select_ln90_3 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_fu_1298_p2 SOURCE top.cpp:88 VARIABLE add_ln88 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 2 BRAM 0 URAM 0}} top_kernel {BINDINFO {{BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME denom_row_U SOURCE {} VARIABLE denom_row LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true}} AREA {DSP 2 BRAM 27 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.79 seconds. CPU system time: 0.17 seconds. Elapsed time: 1.1 seconds; current allocated memory: 0.000 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for top_kernel.
Execute         syn_report -model top_kernel -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command       autosyn done; 7.66 sec.
Command     csynth_design done; 33.75 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:33; Allocated memory: 0.000 MB.
Execute     cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute       ::AP::init_summary_file cosim 
Execute         AP::app_get_file_relativeroot [AP::app_get_root] {}
Command       AP::init_summary_file done; 7.61 sec.
Execute       write_ini /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg -apsfile /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/hls.aps -filepaths relative 
Execute         send_msg_by_id INFO @200-1915@%s /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/cosimDB.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -Wno-unknown-pragmas -Wno-unknown-pragmas -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ -I /tools/software/xilinx/2025.1.1/Vitis/include -I include /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/host.cpp -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/host.cpp_pre.cpp -std=gnu++14 -D__DSP48E2__ --gcc-toolchain=/tools/software/xilinx/2025.1.1/Vitis/tps/lnx64/gcc-8.3.0 > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/host.cpp.clang.autosim-tb.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/host.cpp.clang.autosim-tb.err.log
INFO-FLOW: TB processing: /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/host.cpp /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/host.cpp_pre.cpp
Execute       clang_tidy xilinx-tb-process -desc tb-process /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/host.cpp_pre.cpp.tb.cpp std=gnu++14 
INFO-FLOW: exec /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/host.cpp_pre.cpp.tb.cpp -- -std=gnu++14 -fhls -ferror-limit=0
Command       clang_tidy done; 2.55 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ -I /tools/software/xilinx/2025.1.1/Vitis/include -I include /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/top.cpp -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/top.cpp_pre.cpp -std=gnu++14 -D__DSP48E2__ --gcc-toolchain=/tools/software/xilinx/2025.1.1/Vitis/tps/lnx64/gcc-8.3.0 > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.cpp.clang.autosim-tb.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.cpp.clang.autosim-tb.err.log
INFO-FLOW: TB processing: /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/top.cpp /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/top.cpp_pre.cpp
Execute       clang_tidy xilinx-tb-process -desc tb-process /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/top.cpp_pre.cpp.tb.cpp std=gnu++14 
INFO-FLOW: exec /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/top.cpp_pre.cpp.tb.cpp -- -std=gnu++14 -fhls -ferror-limit=0
Command       clang_tidy done; 2.71 sec.
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/tb.status.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command       ap_source done; 0.29 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.DependenceCheck.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute       source .run_sim.tcl 
Execute         source check_sim.tcl 
Execute         source dataflow_monitor_API.tcl 
Execute         source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command       ap_source done; 52.75 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command     cosim_design done; 85.5 sec.
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:01:25; Allocated memory: 0.000 MB.
Execute     export_design -format ip_catalog -flow impl 
INFO: [HLS 200-1510] Running: export_design -format ip_catalog -flow impl 
Execute       config_export -flow=impl -format=ip_catalog 
Execute       write_ini /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg -apsfile /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/hls.aps -filepaths relative 
Execute         send_msg_by_id INFO @200-1915@%s /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg
Execute       ::AP::init_summary_file vivado-impl 
Execute         AP::app_get_file_relativeroot [AP::app_get_root] {}
Command       AP::init_summary_file done; 7.63 sec.
INFO-FLOW: DBG:PUTS: export_design_wrap: -flow impl -format ip_catalog -rtl verilog
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=top_kernel xml_exists=1
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/cosimDB.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to top_kernel
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=20 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_sdiv_38ns_24s_38_42_1
top_kernel_sparsemux_17_3_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_sparsemux_17_6_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_mul_24s_24s_48_1_1
top_kernel_sparsemux_129_6_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_denom_row_RAM_1P_BRAM_1R1W
top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W
top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_RAM_T2P_BRAM_1R1W
top_kernel_A_m_axi
top_kernel_C_m_axi
top_kernel_control_s_axi
top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3
top_kernel_Pipeline_VITIS_LOOP_57_4
top_kernel_Pipeline_VITIS_LOOP_77_6
top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9
top_kernel
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top-io-be.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_57_4.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_77_6.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.constraint.tcl 
Execute       sc_get_clocks top_kernel 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.constraint.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs pwd=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:   auto_impl: eval: -flow impl -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-flow impl -rtl verilog'
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO-FLOW: DBG:PUTS: automg_wrap -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -rtl vlog -tool Vivado -impltomg_flag
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.constraint.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs pwd=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/autopilot.rtl.models.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:PUTS: debug_in_auto_impl: vlog exec /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/impl/verilog/impl.sh
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report topinfo_dict='RtlTopPrefix {} RtlSubPrefix top_kernel_ TopModuleNoPrefix top_kernel TopModuleWithPrefix top_kernel' export_design_flow='impl' impl_dir='/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/impl' lang='verilog' out_dir=''
INFO-FLOW: DBG:PUTS:     auto_impl_report: impl processing xml
Execute       ap_part_info -quiet -data family -name xczu3eg-sbva484-1-e 
INFO-FLOW: DBG:PUTS:     writing export xml file: /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/impl/report/verilog/export_impl.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode0x7f59d19359c8' export_design_flow='impl' export_rpt='/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/impl/report/verilog/export_impl.rpt' rpt_txt_var=''
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_impl.rpt
INFO-FLOW: DBG:PUTS:     auto_impl_report: syn processing xml
Execute       ap_part_info -quiet -data family -name xczu3eg-sbva484-1-e 
INFO-FLOW: DBG:PUTS:     writing export xml file: /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/impl/report/verilog/export_syn.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode0x7f59d1953748' export_design_flow='syn' export_rpt='/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/impl/report/verilog/export_syn.rpt' rpt_txt_var=''
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_syn.rpt
Execute       send_msg_by_id INFO @200-802@%s project_1/hls/impl/export.zip 
INFO: [HLS 200-802] Generated output file project_1/hls/impl/export.zip
Command     export_design done; 905.73 sec.
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:15:05; Allocated memory: 0.000 MB.
Execute     cleanup_all 
Command     cleanup_all done; 0.17 sec.
Execute         source -notrace -encoding utf-8 /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute           source -encoding utf-8 /tools/software/xilinx/2025.1.1/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
INFO-FLOW: Workspace /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls opened at Sun Feb 01 02:28:19 EST 2026
Execute         ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute         set_part xczu3eg-sbva484-1-e 
Execute           create_platform xczu3eg-sbva484-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx//2025.1.1/Vitis/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx//2025.1.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
Command           create_platform done; 4.22 sec.
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.11 sec.
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command           ap_source done; 0.13 sec.
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute           config_compile -quiet -complex-mul-dsp=0 
Command         set_part done; 4.41 sec.
Execute         send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute         send_msg_by_id INFO @200-1464@%s config_unroll -tripcount_threshold=0 
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=0
Execute         config_unroll -tripcount_threshold=0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
Execute         send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=0 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
Execute         config_compile -pipeline_loops=0 
Execute         send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute         config_compile -complex-mul-dsp=0 
Execute         send_msg_by_id INFO @200-1464@%s config_export -flow=impl 
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
Execute         config_export -flow=impl 
Execute         send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute         config_export -format=ip_catalog 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle.tcl 
Execute           source /tools/software/xilinx/2025.1.1/tps/tcl/tcllib2.0/yaml/huddle_types.tcl 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcllib2.0/yaml/json2huddle.tcl 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcllib2.0/try/try.tcl 
Execute         send_msg_by_id INFO @200-2174@%s%s component /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg 
INFO: [HLS 200-2174] Applying component config ini file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg
Execute         apply_ini /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg 
Execute           send_msg_by_id INFO @200-1465@%s 'param.hls.enable_hidden_option_error=false' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying config ini 'param.hls.enable_hidden_option_error=false' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(4)
Execute           send_msg_by_id INFO @200-1465@%s 'syn.file=../top.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=../top.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(7)
Execute           add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
Execute           send_msg_by_id INFO @200-1465@%s 'tb.file=../host.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=../host.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(9)
Execute           add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
Execute           send_msg_by_id INFO @200-1465@%s 'syn.top=top_kernel' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying config ini 'syn.top=top_kernel' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(8)
Execute           set_top top_kernel 
Execute           send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(6) 
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(6)
Execute           send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute           send_msg_by_id INFO @200-1464@%s config_unroll -tripcount_threshold=0 
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=0
Execute           config_unroll -tripcount_threshold=0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
Execute           send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=0 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
Execute           config_compile -pipeline_loops=0 
Execute           send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute           config_compile -complex-mul-dsp=0 
Execute           send_msg_by_id INFO @200-1464@%s config_export -flow=impl 
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
Execute           config_export -flow=impl 
Execute           send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute           config_export -format=ip_catalog 
Execute           send_msg_by_id INFO @200-1465@%s 'part=xczu3eg-sbva484-1-e' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying config ini 'part=xczu3eg-sbva484-1-e' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(1)
Execute           set_part xczu3eg-sbva484-1-e 
Execute             create_platform xczu3eg-sbva484-1-e -board  
Command             create_platform done; 0.22 sec.
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command             ap_source done; 0.13 sec.
Execute             ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute             config_compile -quiet -complex-mul-dsp=0 
Command           set_part done; 0.4 sec.
Execute           send_msg_by_id INFO @200-1465@%s 'clock=10ns' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying config ini 'clock=10ns' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(5)
Execute           create_clock -period 10ns 
Execute           send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(10)
Execute           config_export -format=ip_catalog 
Execute           send_msg_by_id INFO @200-1465@%s 'syn.compile.pipeline_loops=0' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying config ini 'syn.compile.pipeline_loops=0' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(11)
Execute           config_compile -pipeline_loops=0 
Execute           send_msg_by_id INFO @200-1465@%s 'syn.unroll.tripcount_threshold=0' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying config ini 'syn.unroll.tripcount_threshold=0' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(12)
Execute           config_unroll -tripcount_threshold=0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
Execute           send_msg_by_id INFO @200-1465@%s 'vivado.flow=impl' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying config ini 'vivado.flow=impl' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(13)
Execute           config_export -flow=impl 
Command         apply_ini done; 0.63 sec.
Execute         write_component -config /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg 
Execute           send_msg_by_id INFO @200-2176@%s /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/vitis-comp.json 
INFO: [HLS 200-2176] Writing Vitis IDE component file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/vitis-comp.json
Execute         write_ini /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg -apsfile /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/hls.aps -filepaths relative 
Execute           send_msg_by_id INFO @200-1915@%s /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg
Command       open_solution done; 5.15 sec.
Command     open_component done; 5.15 sec.
Execute     set_top top_kernel 
INFO: [HLS 200-1510] Running: set_top top_kernel 
Execute     add_files top.cpp 
INFO: [HLS 200-1510] Running: add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
Execute     add_files -tb host.cpp 
INFO: [HLS 200-1510] Running: add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
Execute     config_unroll -tripcount_threshold 0 
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
Execute     config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
Execute     set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
Execute       create_platform xczu3eg-sbva484-1-e -board  
Command       create_platform done; 0.22 sec.
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.38 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       ::AP::init_summary_file csynth 
Execute         AP::app_get_file_relativeroot [AP::app_get_root] {}
Command       AP::init_summary_file done; 7.57 sec.
Execute       write_ini /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg -apsfile /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/hls.aps -filepaths relative 
Execute         send_msg_by_id INFO @200-1915@%s /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector top.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.cpp.xilinx-performance-pragma-detector.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.cpp.xilinx-performance-pragma-detector.err.log
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.42 seconds. CPU system time: 0.11 seconds. Elapsed time: 8.16 seconds; current allocated memory: 0.000 MB.
Execute         set_directive_top top_kernel -name=top_kernel 
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling top.cpp as C++
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang top.cpp -foptimization-record-file=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/tools/software/xilinx/2025.1.1/Vitis/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx//2025.1.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sbva484-1-e > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.cpp.clang.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx//2025.1.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sbva484-1-e > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/clang.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp  -target fpga  -directive=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/.systemc_flag -fix-errors /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.69 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp  -target fpga  -directive=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/all.directive.json -fix-errors /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcllib2.0/yaml/yaml.tcl 
Command         clang_tidy done; 1.28 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.bc -hls-platform-db-name=/tools/software/xilinx//2025.1.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sbva484-1-e > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.clang.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.77 seconds. CPU system time: 1.06 seconds. Elapsed time: 5.96 seconds; current allocated memory: 0.000 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.0.bc -args  "/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.g.bc"  
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.g.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.0.bc > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Execute         run_link_or_opt -opt -out /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc -args /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.11 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc -args /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libhlsmc++_39.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command         run_link_or_opt done; 2.27 sec.
Execute         run_link_or_opt -opt -out /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc -args /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top_kernel -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top_kernel -reflow-float-conversion -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.99 sec.
Execute         run_link_or_opt -out /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc -args /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libfloatconversion_39.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Execute         run_link_or_opt -opt -out /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc -args /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top_kernel 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.11 sec.
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=top_kernel -mllvm -hls-db-dir -mllvm /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -reflow-unroll-size-threshold=10000 -mllvm -reflow-unroll-cost-threshold=1000000 -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=0 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-force-aggressive-unroll=0 -mllvm -reflow-aggressive-unroll-adjust-factor=1.000000 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -reflow-enable-critical-path-for-performance=1 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -reflow-dump-extra-complexity-metric=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=2.7 -x ir /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/software/xilinx//2025.1.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sbva484-1-e 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 5,658 Compile/Link (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 5,658 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,226 Unroll/Inline (step 1) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 2,226 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,227 Unroll/Inline (step 2) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,227 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 870 Unroll/Inline (step 3) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 870 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 852 Unroll/Inline (step 4) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 852 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,379 Array/Struct (step 1) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 2,379 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,941 Array/Struct (step 2) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,941 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,944 Array/Struct (step 3) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,944 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,947 Array/Struct (step 4) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,947 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,276 Array/Struct (step 5) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 2,276 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,017 Performance (step 1) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 2,017 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,891 Performance (step 2) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,891 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,891 Performance (step 3) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,891 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,891 Performance (step 4) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,891 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,895 HW Transforms (step 1) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,895 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,915 HW Transforms (step 2) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,915 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_79_7' is marked as complete unroll implied by the pipeline pragma (top.cpp:79:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_63_5' is marked as complete unroll implied by the pipeline pragma (top.cpp:63:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_79_7' (top.cpp:79:19) in function 'top_kernel' completely with a factor of 8 (top.cpp:10:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_63_5' (top.cpp:63:19) in function 'top_kernel' completely with a factor of 8 (top.cpp:10:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A': Cyclic partitioning with factor 8 on dimension 2. (top.cpp:15:0)
INFO: [HLS 214-248] Applying array_partition to 'col_sum': Complete partitioning on dimension 1. (top.cpp:22:9)
INFO: [HLS 214-248] Applying array_partition to 'scale': Complete partitioning on dimension 1. (top.cpp:23:12)
INFO: [HLS 214-241] Aggregating maxi variable 'C_DRAM' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'A_DRAM' with compact=none mode in 32-bits
INFO: [HLS 214-115] Multiple burst reads of length 16384 and bit width 32 in loop 'VITIS_LOOP_34_2'(top.cpp:34:22) has been inferred on bundle 'A'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:34:22)
INFO: [HLS 214-115] Multiple burst writes of length 16384 and bit width 32 in loop 'VITIS_LOOP_87_8'(top.cpp:87:22) has been inferred on bundle 'C'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:87:22)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.13 seconds. CPU system time: 0.93 seconds. Elapsed time: 8.97 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 0.000 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top top_kernel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.0.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.25 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.1.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.18 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.2.prechk.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 0.000 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.1.bc to /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -extract-subproc -global-constprop -deadargelim -globaldce -legalize-global -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -canonicalize-dataflow -directive-preproc -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.1.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.1.tmp.bc -f 
Command           transform done; 0.9 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.1.tmp.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:29:9) to (top.cpp:28:19) in function 'top_kernel'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:52:9) to (top.cpp:72:24) in function 'top_kernel'... converting 3 basic blocks.
Command           transform done; 0.42 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.28 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.33 seconds; current allocated memory: 0.000 MB.
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -gvn -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -drop-inferred-ii -dump-complexity-metric /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.2.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_34_2'(top.cpp:34:22) and 'VITIS_LOOP_36_3'(top.cpp:36:26) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_87_8'(top.cpp:87:22) and 'VITIS_LOOP_88_9'(top.cpp:88:26) in function 'top_kernel' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_34_2' (top.cpp:34:22) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_87_8' (top.cpp:87:22) in function 'top_kernel'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'top_kernel(ap_fixed (*)[64],ap_fixed<24,10,0,0,0>(*)[64])A'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'top_kernel(ap_fixed (*)[64],ap_fixed<24,10,0,0,0>(*)[64])A.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'top_kernel(ap_fixed (*)[64],ap_fixed<24,10,0,0,0>(*)[64])A.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'top_kernel(ap_fixed (*)[64],ap_fixed<24,10,0,0,0>(*)[64])A.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'top_kernel(ap_fixed (*)[64],ap_fixed<24,10,0,0,0>(*)[64])A.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'top_kernel(ap_fixed (*)[64],ap_fixed<24,10,0,0,0>(*)[64])A.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'top_kernel(ap_fixed (*)[64],ap_fixed<24,10,0,0,0>(*)[64])A.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'top_kernel(ap_fixed (*)[64],ap_fixed<24,10,0,0,0>(*)[64])A.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.63' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.62' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.61' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.60' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.59' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.58' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.57' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.56' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.55' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.54' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.53' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.52' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.51' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.50' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.49' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.48' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.47' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.46' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.45' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.44' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.43' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.42' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.41' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.40' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.39' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.38' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.37' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.36' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.35' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.34' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.33' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.32' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.31' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.30' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.29' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.28' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.27' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.26' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.25' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.24' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.23' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.22' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.21' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.20' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.19' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.18' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.17' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.16' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.15' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.14' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.13' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.12' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.11' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.10' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.9' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.8' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.7' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.6' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.5' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.4' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.3' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.2' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.1' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'top_kernel(ap_fixed (*)[64],ap_fixed<24,10,0,0,0>(*)[64])A'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'top_kernel(ap_fixed (*)[64],ap_fixed<24,10,0,0,0>(*)[64])A.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'top_kernel(ap_fixed (*)[64],ap_fixed<24,10,0,0,0>(*)[64])A.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'top_kernel(ap_fixed (*)[64],ap_fixed<24,10,0,0,0>(*)[64])A.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'top_kernel(ap_fixed (*)[64],ap_fixed<24,10,0,0,0>(*)[64])A.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'top_kernel(ap_fixed (*)[64],ap_fixed<24,10,0,0,0>(*)[64])A.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'top_kernel(ap_fixed (*)[64],ap_fixed<24,10,0,0,0>(*)[64])A.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'top_kernel(ap_fixed (*)[64],ap_fixed<24,10,0,0,0>(*)[64])A.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.63' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.62' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.61' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.60' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.59' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.58' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.57' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.56' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.55' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.54' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.53' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.52' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.51' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.50' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.49' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.48' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.47' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.46' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.45' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.44' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.43' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.42' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.41' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.40' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.39' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.38' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.37' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.36' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.35' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.34' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.33' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.32' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.31' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.30' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.29' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.28' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.27' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.26' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.25' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.24' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.23' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.22' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.21' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.20' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.19' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.18' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.17' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.16' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.15' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.14' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.13' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.12' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.11' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.10' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.9' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.8' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.7' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.6' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.5' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.4' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.3' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.2' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.1' (top.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum' (top.cpp:22).
Execute             auto_get_db
Command           transform done; 1.11 sec.
INFO-FLOW: Building ssdm...
Execute           transform -hls -cdfg-build /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.3.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command           transform done; 0.18 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.24 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.29 seconds; current allocated memory: 0.000 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 3.06 sec.
Command       elaborate done; 18.06 sec.
Execute       ap_eval exec zip -j /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command       ap_eval done; 0.11 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'top_kernel' ...
Execute         ap_set_top_model top_kernel 
Execute         get_model_list top_kernel -filter all-wo-channel -topdown 
Execute         preproc_iomode -model top_kernel 
Execute         preproc_iomode -model top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 
Execute         preproc_iomode -model top_kernel_Pipeline_VITIS_LOOP_77_6 
Execute         preproc_iomode -model top_kernel_Pipeline_VITIS_LOOP_51_4 
Execute         preproc_iomode -model top_kernel_Pipeline_VITIS_LOOP_34_2_VITIS_LOOP_36_3 
Execute         get_model_list top_kernel -filter all-wo-channel 
INFO-FLOW: Model list for configure: top_kernel_Pipeline_VITIS_LOOP_34_2_VITIS_LOOP_36_3 top_kernel_Pipeline_VITIS_LOOP_51_4 top_kernel_Pipeline_VITIS_LOOP_77_6 top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 top_kernel
INFO-FLOW: Configuring Module : top_kernel_Pipeline_VITIS_LOOP_34_2_VITIS_LOOP_36_3 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_34_2_VITIS_LOOP_36_3 
Execute         apply_spec_resource_limit top_kernel_Pipeline_VITIS_LOOP_34_2_VITIS_LOOP_36_3 
INFO-FLOW: Configuring Module : top_kernel_Pipeline_VITIS_LOOP_51_4 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_51_4 
Execute         apply_spec_resource_limit top_kernel_Pipeline_VITIS_LOOP_51_4 
INFO-FLOW: Configuring Module : top_kernel_Pipeline_VITIS_LOOP_77_6 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_77_6 
Execute         apply_spec_resource_limit top_kernel_Pipeline_VITIS_LOOP_77_6 
INFO-FLOW: Configuring Module : top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 
Execute         apply_spec_resource_limit top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 
INFO-FLOW: Configuring Module : top_kernel ...
Execute         set_default_model top_kernel 
Execute         apply_spec_resource_limit top_kernel 
INFO-FLOW: Model list for preprocess: top_kernel_Pipeline_VITIS_LOOP_34_2_VITIS_LOOP_36_3 top_kernel_Pipeline_VITIS_LOOP_51_4 top_kernel_Pipeline_VITIS_LOOP_77_6 top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 top_kernel
INFO-FLOW: Preprocessing Module: top_kernel_Pipeline_VITIS_LOOP_34_2_VITIS_LOOP_36_3 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_34_2_VITIS_LOOP_36_3 
Execute         cdfg_preprocess -model top_kernel_Pipeline_VITIS_LOOP_34_2_VITIS_LOOP_36_3 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_34_2_VITIS_LOOP_36_3 
INFO-FLOW: Preprocessing Module: top_kernel_Pipeline_VITIS_LOOP_51_4 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_51_4 
Execute         cdfg_preprocess -model top_kernel_Pipeline_VITIS_LOOP_51_4 
Command         cdfg_preprocess done; 0.25 sec.
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_51_4 
INFO-FLOW: Preprocessing Module: top_kernel_Pipeline_VITIS_LOOP_77_6 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_77_6 
Execute         cdfg_preprocess -model top_kernel_Pipeline_VITIS_LOOP_77_6 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_77_6 
INFO-FLOW: Preprocessing Module: top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 
Execute         cdfg_preprocess -model top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 
INFO-FLOW: Preprocessing Module: top_kernel ...
Execute         set_default_model top_kernel 
Execute         cdfg_preprocess -model top_kernel 
Execute         rtl_gen_preprocess top_kernel 
INFO-FLOW: Model list for synthesis: top_kernel_Pipeline_VITIS_LOOP_34_2_VITIS_LOOP_36_3 top_kernel_Pipeline_VITIS_LOOP_51_4 top_kernel_Pipeline_VITIS_LOOP_77_6 top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 top_kernel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_34_2_VITIS_LOOP_36_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_34_2_VITIS_LOOP_36_3 
Execute         schedule -model top_kernel_Pipeline_VITIS_LOOP_34_2_VITIS_LOOP_36_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_2_VITIS_LOOP_36_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_34_2_VITIS_LOOP_36_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.55 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_34_2_VITIS_LOOP_36_3.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_34_2_VITIS_LOOP_36_3.sched.adb -f 
INFO-FLOW: Finish scheduling top_kernel_Pipeline_VITIS_LOOP_34_2_VITIS_LOOP_36_3.
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_34_2_VITIS_LOOP_36_3 
Execute         bind -model top_kernel_Pipeline_VITIS_LOOP_34_2_VITIS_LOOP_36_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.08 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_34_2_VITIS_LOOP_36_3.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_34_2_VITIS_LOOP_36_3.bind.adb -f 
INFO-FLOW: Finish binding top_kernel_Pipeline_VITIS_LOOP_34_2_VITIS_LOOP_36_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_51_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_51_4 
Execute         schedule -model top_kernel_Pipeline_VITIS_LOOP_51_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_51_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 43, loop 'VITIS_LOOP_51_4'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.29 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.32 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_51_4.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_51_4.sched.adb -f 
INFO-FLOW: Finish scheduling top_kernel_Pipeline_VITIS_LOOP_51_4.
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_51_4 
Execute         bind -model top_kernel_Pipeline_VITIS_LOOP_51_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_51_4.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_51_4.bind.adb -f 
Command         db_write done; 0.11 sec.
INFO-FLOW: Finish binding top_kernel_Pipeline_VITIS_LOOP_51_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_77_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_77_6 
Execute         schedule -model top_kernel_Pipeline_VITIS_LOOP_77_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_77_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_77_6'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.25 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_77_6.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_77_6.sched.adb -f 
INFO-FLOW: Finish scheduling top_kernel_Pipeline_VITIS_LOOP_77_6.
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_77_6 
Execute         bind -model top_kernel_Pipeline_VITIS_LOOP_77_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_77_6.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_77_6.bind.adb -f 
INFO-FLOW: Finish binding top_kernel_Pipeline_VITIS_LOOP_77_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 
Execute         schedule -model top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_87_8_VITIS_LOOP_88_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_87_8_VITIS_LOOP_88_9'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9.sched.adb -f 
INFO-FLOW: Finish scheduling top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9.
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 
Execute         bind -model top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9.bind.adb -f 
INFO-FLOW: Finish binding top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_kernel 
Execute         schedule -model top_kernel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.19 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.sched.adb -f 
INFO-FLOW: Finish scheduling top_kernel.
Execute         set_default_model top_kernel 
Execute         bind -model top_kernel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.bind.adb -f 
INFO-FLOW: Finish binding top_kernel.
Execute         get_model_list top_kernel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_34_2_VITIS_LOOP_36_3 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_51_4 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_77_6 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 
Execute         rtl_gen_preprocess top_kernel 
INFO-FLOW: Model list for RTL generation: top_kernel_Pipeline_VITIS_LOOP_34_2_VITIS_LOOP_36_3 top_kernel_Pipeline_VITIS_LOOP_51_4 top_kernel_Pipeline_VITIS_LOOP_77_6 top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 top_kernel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_34_2_VITIS_LOOP_36_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top_kernel_Pipeline_VITIS_LOOP_34_2_VITIS_LOOP_36_3 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_34_2_VITIS_LOOP_36_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_34_2_VITIS_LOOP_36_3' pipeline 'VITIS_LOOP_34_2_VITIS_LOOP_36_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_34_2_VITIS_LOOP_36_3/m_axi_A_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_34_2_VITIS_LOOP_36_3/m_axi_A_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_34_2_VITIS_LOOP_36_3/m_axi_A_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_34_2_VITIS_LOOP_36_3/m_axi_A_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_34_2_VITIS_LOOP_36_3/m_axi_A_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_34_2_VITIS_LOOP_36_3/m_axi_A_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_34_2_VITIS_LOOP_36_3/m_axi_A_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_34_2_VITIS_LOOP_36_3/m_axi_A_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_34_2_VITIS_LOOP_36_3/m_axi_A_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_34_2_VITIS_LOOP_36_3/m_axi_A_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_34_2_VITIS_LOOP_36_3/m_axi_A_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_34_2_VITIS_LOOP_36_3/m_axi_A_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_34_2_VITIS_LOOP_36_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 0.000 MB.
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_34_2_VITIS_LOOP_36_3 -style xilinx -f -lang vhdl -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/vhdl/top_kernel_top_kernel_Pipeline_VITIS_LOOP_34_2_VITIS_LOOP_36_3 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_34_2_VITIS_LOOP_36_3 -style xilinx -f -lang vlog -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_34_2_VITIS_LOOP_36_3 
Execute         syn_report -csynth -model top_kernel_Pipeline_VITIS_LOOP_34_2_VITIS_LOOP_36_3 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_34_2_VITIS_LOOP_36_3_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model top_kernel_Pipeline_VITIS_LOOP_34_2_VITIS_LOOP_36_3 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_34_2_VITIS_LOOP_36_3_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model top_kernel_Pipeline_VITIS_LOOP_34_2_VITIS_LOOP_36_3 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_34_2_VITIS_LOOP_36_3.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_34_2_VITIS_LOOP_36_3 -f -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_34_2_VITIS_LOOP_36_3.adb 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_34_2_VITIS_LOOP_36_3 -bindview -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top_kernel_Pipeline_VITIS_LOOP_34_2_VITIS_LOOP_36_3 -p /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_34_2_VITIS_LOOP_36_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_51_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top_kernel_Pipeline_VITIS_LOOP_51_4 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_51_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_51_4' pipeline 'VITIS_LOOP_51_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_38ns_24s_38_42_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_24_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_51_4'.
Command         create_rtl_model done; 0.85 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.99 seconds; current allocated memory: 0.000 MB.
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_51_4 -style xilinx -f -lang vhdl -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/vhdl/top_kernel_top_kernel_Pipeline_VITIS_LOOP_51_4 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_51_4 -style xilinx -f -lang vlog -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_51_4 
Execute         syn_report -csynth -model top_kernel_Pipeline_VITIS_LOOP_51_4 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_51_4_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model top_kernel_Pipeline_VITIS_LOOP_51_4 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_51_4_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model top_kernel_Pipeline_VITIS_LOOP_51_4 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_51_4.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_51_4 -f -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_51_4.adb 
Command         db_write done; 0.15 sec.
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_51_4 -bindview -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top_kernel_Pipeline_VITIS_LOOP_51_4 -p /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_51_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_77_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top_kernel_Pipeline_VITIS_LOOP_77_6 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_77_6.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_6_24_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_77_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.13 seconds. Elapsed time: 0.83 seconds; current allocated memory: 0.000 MB.
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_77_6 -style xilinx -f -lang vhdl -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/vhdl/top_kernel_top_kernel_Pipeline_VITIS_LOOP_77_6 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_77_6 -style xilinx -f -lang vlog -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_77_6 
Execute         syn_report -csynth -model top_kernel_Pipeline_VITIS_LOOP_77_6 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_77_6_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model top_kernel_Pipeline_VITIS_LOOP_77_6 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_77_6_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model top_kernel_Pipeline_VITIS_LOOP_77_6 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_77_6.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_77_6 -f -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_77_6.adb 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_77_6 -bindview -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top_kernel_Pipeline_VITIS_LOOP_77_6 -p /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_77_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9' pipeline 'VITIS_LOOP_87_8_VITIS_LOOP_88_9' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9/m_axi_C_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9/m_axi_C_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9/m_axi_C_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9/m_axi_C_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9/m_axi_C_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9/m_axi_C_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9/m_axi_C_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9/m_axi_C_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9/m_axi_C_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9/m_axi_C_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9/m_axi_C_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9/m_axi_C_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9/m_axi_C_0_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_24s_24s_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_129_6_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 0.000 MB.
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 -style xilinx -f -lang vhdl -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/vhdl/top_kernel_top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 -style xilinx -f -lang vlog -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 
Execute         syn_report -csynth -model top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 -f -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9.adb 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 -bindview -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 -p /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top_kernel -top_prefix  -sub_prefix top_kernel_ -mg_file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A_DRAM', 'C_DRAM' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel'.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_denom_row_RAM_1P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W' using block RAMs.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.3 seconds; current allocated memory: 0.000 MB.
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_kernel -istop -style xilinx -f -lang vhdl -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/vhdl/top_kernel 
Execute         gen_rtl top_kernel -istop -style xilinx -f -lang vlog -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/verilog/top_kernel 
Execute         syn_report -csynth -model top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model top_kernel -f -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.adb 
Execute         db_write -model top_kernel -bindview -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top_kernel -p /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel 
Execute         export_constraint_db -f -tool general -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.constraint.tcl 
Execute         syn_report -designview -model top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.design.xml 
Execute         syn_report -csynthDesign -model top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth.rpt -MHOut /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -wcfg -model top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.protoinst 
Execute         sc_get_clocks top_kernel 
Execute         sc_get_portdomain top_kernel 
INFO-FLOW: Model list for RTL component generation: top_kernel_Pipeline_VITIS_LOOP_34_2_VITIS_LOOP_36_3 top_kernel_Pipeline_VITIS_LOOP_51_4 top_kernel_Pipeline_VITIS_LOOP_77_6 top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 top_kernel
INFO-FLOW: Handling components in module [top_kernel_Pipeline_VITIS_LOOP_34_2_VITIS_LOOP_36_3] ... 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_34_2_VITIS_LOOP_36_3.compgen.tcl 
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [top_kernel_Pipeline_VITIS_LOOP_51_4] ... 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_51_4.compgen.tcl 
INFO-FLOW: Found component top_kernel_sdiv_38ns_24s_38_42_1.
INFO-FLOW: Append model top_kernel_sdiv_38ns_24s_38_42_1
INFO-FLOW: Found component top_kernel_sparsemux_17_3_24_1_1.
INFO-FLOW: Append model top_kernel_sparsemux_17_3_24_1_1
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [top_kernel_Pipeline_VITIS_LOOP_77_6] ... 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_77_6.compgen.tcl 
INFO-FLOW: Found component top_kernel_sparsemux_17_6_24_1_1.
INFO-FLOW: Append model top_kernel_sparsemux_17_6_24_1_1
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9] ... 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9.compgen.tcl 
INFO-FLOW: Found component top_kernel_mul_24s_24s_48_1_1.
INFO-FLOW: Append model top_kernel_mul_24s_24s_48_1_1
INFO-FLOW: Found component top_kernel_sparsemux_129_6_24_1_1.
INFO-FLOW: Append model top_kernel_sparsemux_129_6_24_1_1
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [top_kernel] ... 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.tcl 
INFO-FLOW: Found component top_kernel_denom_row_RAM_1P_BRAM_1R1W.
INFO-FLOW: Append model top_kernel_denom_row_RAM_1P_BRAM_1R1W
INFO-FLOW: Found component top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W.
INFO-FLOW: Append model top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W
INFO-FLOW: Found component top_kernel_A_m_axi.
INFO-FLOW: Append model top_kernel_A_m_axi
INFO-FLOW: Found component top_kernel_C_m_axi.
INFO-FLOW: Append model top_kernel_C_m_axi
INFO-FLOW: Found component top_kernel_control_s_axi.
INFO-FLOW: Append model top_kernel_control_s_axi
INFO-FLOW: Append model top_kernel_Pipeline_VITIS_LOOP_34_2_VITIS_LOOP_36_3
INFO-FLOW: Append model top_kernel_Pipeline_VITIS_LOOP_51_4
INFO-FLOW: Append model top_kernel_Pipeline_VITIS_LOOP_77_6
INFO-FLOW: Append model top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9
INFO-FLOW: Append model top_kernel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: top_kernel_flow_control_loop_pipe_sequential_init top_kernel_sdiv_38ns_24s_38_42_1 top_kernel_sparsemux_17_3_24_1_1 top_kernel_flow_control_loop_pipe_sequential_init top_kernel_sparsemux_17_6_24_1_1 top_kernel_flow_control_loop_pipe_sequential_init top_kernel_mul_24s_24s_48_1_1 top_kernel_sparsemux_129_6_24_1_1 top_kernel_flow_control_loop_pipe_sequential_init top_kernel_denom_row_RAM_1P_BRAM_1R1W top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W top_kernel_A_m_axi top_kernel_C_m_axi top_kernel_control_s_axi top_kernel_Pipeline_VITIS_LOOP_34_2_VITIS_LOOP_36_3 top_kernel_Pipeline_VITIS_LOOP_51_4 top_kernel_Pipeline_VITIS_LOOP_77_6 top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 top_kernel
INFO-FLOW: Generating /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_kernel_sdiv_38ns_24s_38_42_1
INFO-FLOW: To file: write model top_kernel_sparsemux_17_3_24_1_1
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_kernel_sparsemux_17_6_24_1_1
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_kernel_mul_24s_24s_48_1_1
INFO-FLOW: To file: write model top_kernel_sparsemux_129_6_24_1_1
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_kernel_denom_row_RAM_1P_BRAM_1R1W
INFO-FLOW: To file: write model top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W
INFO-FLOW: To file: write model top_kernel_A_m_axi
INFO-FLOW: To file: write model top_kernel_C_m_axi
INFO-FLOW: To file: write model top_kernel_control_s_axi
INFO-FLOW: To file: write model top_kernel_Pipeline_VITIS_LOOP_34_2_VITIS_LOOP_36_3
INFO-FLOW: To file: write model top_kernel_Pipeline_VITIS_LOOP_51_4
INFO-FLOW: To file: write model top_kernel_Pipeline_VITIS_LOOP_77_6
INFO-FLOW: To file: write model top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9
INFO-FLOW: To file: write model top_kernel
INFO-FLOW: Generating /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.12 sec.
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.15 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/vhdl' dstVlogDir='/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/vlog' tclDir='/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db' modelList='top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_sdiv_38ns_24s_38_42_1
top_kernel_sparsemux_17_3_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_sparsemux_17_6_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_mul_24s_24s_48_1_1
top_kernel_sparsemux_129_6_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_denom_row_RAM_1P_BRAM_1R1W
top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W
top_kernel_A_m_axi
top_kernel_C_m_axi
top_kernel_control_s_axi
top_kernel_Pipeline_VITIS_LOOP_34_2_VITIS_LOOP_36_3
top_kernel_Pipeline_VITIS_LOOP_51_4
top_kernel_Pipeline_VITIS_LOOP_77_6
top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9
top_kernel
' expOnly='0'
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_34_2_VITIS_LOOP_36_3.compgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_51_4.compgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_77_6.compgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9.compgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.tcl 
Execute           source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.5 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.79 seconds; current allocated memory: 0.000 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='top_kernel_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.4 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_sdiv_38ns_24s_38_42_1
top_kernel_sparsemux_17_3_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_sparsemux_17_6_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_mul_24s_24s_48_1_1
top_kernel_sparsemux_129_6_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_denom_row_RAM_1P_BRAM_1R1W
top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W
top_kernel_A_m_axi
top_kernel_C_m_axi
top_kernel_control_s_axi
top_kernel_Pipeline_VITIS_LOOP_34_2_VITIS_LOOP_36_3
top_kernel_Pipeline_VITIS_LOOP_51_4
top_kernel_Pipeline_VITIS_LOOP_77_6
top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9
top_kernel
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top-io-be.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_34_2_VITIS_LOOP_36_3.tbgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_51_4.tbgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_77_6.tbgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9.tbgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.constraint.tcl 
Execute         sc_get_clocks top_kernel 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME A_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME A DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME C_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME C DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} cache_nodes {} report_dict {TOPINST top_kernel MODULE2INSTS {top_kernel top_kernel top_kernel_Pipeline_VITIS_LOOP_34_2_VITIS_LOOP_36_3 grp_top_kernel_Pipeline_VITIS_LOOP_34_2_VITIS_LOOP_36_3_fu_641 top_kernel_Pipeline_VITIS_LOOP_51_4 grp_top_kernel_Pipeline_VITIS_LOOP_51_4_fu_666 top_kernel_Pipeline_VITIS_LOOP_77_6 grp_top_kernel_Pipeline_VITIS_LOOP_77_6_fu_752 top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 grp_top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9_fu_884} INST2MODULE {top_kernel top_kernel grp_top_kernel_Pipeline_VITIS_LOOP_34_2_VITIS_LOOP_36_3_fu_641 top_kernel_Pipeline_VITIS_LOOP_34_2_VITIS_LOOP_36_3 grp_top_kernel_Pipeline_VITIS_LOOP_51_4_fu_666 top_kernel_Pipeline_VITIS_LOOP_51_4 grp_top_kernel_Pipeline_VITIS_LOOP_77_6_fu_752 top_kernel_Pipeline_VITIS_LOOP_77_6 grp_top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9_fu_884 top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9} INSTDATA {top_kernel {DEPTH 1 CHILDREN {grp_top_kernel_Pipeline_VITIS_LOOP_34_2_VITIS_LOOP_36_3_fu_641 grp_top_kernel_Pipeline_VITIS_LOOP_51_4_fu_666 grp_top_kernel_Pipeline_VITIS_LOOP_77_6_fu_752 grp_top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9_fu_884}} grp_top_kernel_Pipeline_VITIS_LOOP_34_2_VITIS_LOOP_36_3_fu_641 {DEPTH 2 CHILDREN {}} grp_top_kernel_Pipeline_VITIS_LOOP_51_4_fu_666 {DEPTH 2 CHILDREN {}} grp_top_kernel_Pipeline_VITIS_LOOP_77_6_fu_752 {DEPTH 2 CHILDREN {}} grp_top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9_fu_884 {DEPTH 2 CHILDREN {}}} MODULEDATA {top_kernel_Pipeline_VITIS_LOOP_34_2_VITIS_LOOP_36_3 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln34_fu_295_p2 SOURCE top.cpp:34 VARIABLE icmp_ln34 LOOP VITIS_LOOP_34_2_VITIS_LOOP_36_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_1_fu_301_p2 SOURCE top.cpp:34 VARIABLE add_ln34_1 LOOP VITIS_LOOP_34_2_VITIS_LOOP_36_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_fu_331_p2 SOURCE top.cpp:34 VARIABLE add_ln34 LOOP VITIS_LOOP_34_2_VITIS_LOOP_36_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln36_fu_337_p2 SOURCE top.cpp:36 VARIABLE icmp_ln36 LOOP VITIS_LOOP_34_2_VITIS_LOOP_36_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln34_fu_343_p3 SOURCE top.cpp:34 VARIABLE select_ln34 LOOP VITIS_LOOP_34_2_VITIS_LOOP_36_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln34_1_fu_351_p3 SOURCE top.cpp:34 VARIABLE select_ln34_1 LOOP VITIS_LOOP_34_2_VITIS_LOOP_36_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln34_2_fu_359_p3 SOURCE top.cpp:34 VARIABLE select_ln34_2 LOOP VITIS_LOOP_34_2_VITIS_LOOP_36_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_fu_435_p2 SOURCE top.cpp:40 VARIABLE add_ln40 LOOP VITIS_LOOP_34_2_VITIS_LOOP_36_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_1_fu_440_p2 SOURCE top.cpp:40 VARIABLE add_ln40_1 LOOP VITIS_LOOP_34_2_VITIS_LOOP_36_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln40_fu_462_p2 SOURCE top.cpp:40 VARIABLE xor_ln40 LOOP VITIS_LOOP_34_2_VITIS_LOOP_36_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln40_fu_468_p2 SOURCE top.cpp:40 VARIABLE and_ln40 LOOP VITIS_LOOP_34_2_VITIS_LOOP_36_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln40_1_fu_474_p2 SOURCE top.cpp:40 VARIABLE xor_ln40_1 LOOP VITIS_LOOP_34_2_VITIS_LOOP_36_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln40_fu_480_p3 SOURCE top.cpp:40 VARIABLE select_ln40 LOOP VITIS_LOOP_34_2_VITIS_LOOP_36_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln40_1_fu_488_p3 SOURCE top.cpp:40 VARIABLE select_ln40_1 LOOP VITIS_LOOP_34_2_VITIS_LOOP_36_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_fu_496_p2 SOURCE top.cpp:36 VARIABLE add_ln36 LOOP VITIS_LOOP_34_2_VITIS_LOOP_36_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln36_1_fu_502_p2 SOURCE top.cpp:36 VARIABLE icmp_ln36_1 LOOP VITIS_LOOP_34_2_VITIS_LOOP_36_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_fu_512_p2 SOURCE top.cpp:42 VARIABLE add_ln42 LOOP VITIS_LOOP_34_2_VITIS_LOOP_36_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln42_fu_538_p2 SOURCE top.cpp:42 VARIABLE xor_ln42 LOOP VITIS_LOOP_34_2_VITIS_LOOP_36_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln42_fu_544_p2 SOURCE top.cpp:42 VARIABLE and_ln42 LOOP VITIS_LOOP_34_2_VITIS_LOOP_36_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln42_1_fu_550_p2 SOURCE top.cpp:42 VARIABLE xor_ln42_1 LOOP VITIS_LOOP_34_2_VITIS_LOOP_36_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln42_fu_556_p3 SOURCE top.cpp:42 VARIABLE select_ln42 LOOP VITIS_LOOP_34_2_VITIS_LOOP_36_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln42_1_fu_564_p3 SOURCE top.cpp:42 VARIABLE select_ln42_1 LOOP VITIS_LOOP_34_2_VITIS_LOOP_36_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} top_kernel_Pipeline_VITIS_LOOP_51_4 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln51_fu_1572_p2 SOURCE top.cpp:51 VARIABLE icmp_ln51 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME idx_2_fu_1578_p2 SOURCE top.cpp:51 VARIABLE idx_2 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln60_fu_1627_p2 SOURCE top.cpp:60 VARIABLE icmp_ln60 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME denom_reg_fu_1632_p3 SOURCE top.cpp:60 VARIABLE denom_reg LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U12 SOURCE top.cpp:69 VARIABLE sdiv_ln69 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_fu_1791_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_1_fu_1797_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_1 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_fu_1803_p2 SOURCE top.cpp:69 VARIABLE or_ln69 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_fu_1809_p2 SOURCE top.cpp:69 VARIABLE xor_ln69 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_fu_1815_p2 SOURCE top.cpp:69 VARIABLE and_ln69 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_1_fu_1821_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_1 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_1_fu_1827_p2 SOURCE top.cpp:69 VARIABLE or_ln69_1 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_1_fu_1833_p2 SOURCE top.cpp:69 VARIABLE and_ln69_1 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln69_fu_1839_p3 SOURCE top.cpp:69 VARIABLE select_ln69 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_2_fu_1847_p2 SOURCE top.cpp:69 VARIABLE or_ln69_2 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME t_1_fu_1853_p3 SOURCE top.cpp:69 VARIABLE t_1 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U20 SOURCE top.cpp:72 VARIABLE tmp_5 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sum_64_fu_1933_p2 SOURCE top.cpp:72 VARIABLE col_sum_64 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_1_fu_1939_p2 SOURCE top.cpp:72 VARIABLE add_ln72_1 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln72_fu_1945_p2 SOURCE top.cpp:72 VARIABLE icmp_ln72 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln72_fu_2064_p2 SOURCE top.cpp:72 VARIABLE xor_ln72 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln72_fu_2070_p2 SOURCE top.cpp:72 VARIABLE and_ln72 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln72_1_fu_2076_p2 SOURCE top.cpp:72 VARIABLE xor_ln72_1 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln72_1_fu_2082_p2 SOURCE top.cpp:72 VARIABLE and_ln72_1 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln72_2_fu_2088_p2 SOURCE top.cpp:72 VARIABLE xor_ln72_2 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U13 SOURCE top.cpp:69 VARIABLE sdiv_ln69_1 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_2_fu_2221_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_2 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_3_fu_2227_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_3 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_3_fu_2233_p2 SOURCE top.cpp:69 VARIABLE or_ln69_3 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_2_fu_2239_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_2 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_2_fu_2245_p2 SOURCE top.cpp:69 VARIABLE and_ln69_2 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_3_fu_2251_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_3 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_4_fu_2257_p2 SOURCE top.cpp:69 VARIABLE or_ln69_4 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_3_fu_2263_p2 SOURCE top.cpp:69 VARIABLE and_ln69_3 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln69_2_fu_2269_p3 SOURCE top.cpp:69 VARIABLE select_ln69_2 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_5_fu_2277_p2 SOURCE top.cpp:69 VARIABLE or_ln69_5 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME t_3_fu_2283_p3 SOURCE top.cpp:69 VARIABLE t_3 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U21 SOURCE top.cpp:72 VARIABLE tmp_33 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sum_65_fu_2363_p2 SOURCE top.cpp:72 VARIABLE col_sum_65 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_2_fu_2369_p2 SOURCE top.cpp:72 VARIABLE add_ln72_2 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln72_1_fu_2375_p2 SOURCE top.cpp:72 VARIABLE icmp_ln72_1 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln72_3_fu_2494_p2 SOURCE top.cpp:72 VARIABLE xor_ln72_3 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln72_2_fu_2500_p2 SOURCE top.cpp:72 VARIABLE and_ln72_2 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln72_4_fu_2506_p2 SOURCE top.cpp:72 VARIABLE xor_ln72_4 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln72_3_fu_2512_p2 SOURCE top.cpp:72 VARIABLE and_ln72_3 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln72_5_fu_2518_p2 SOURCE top.cpp:72 VARIABLE xor_ln72_5 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U14 SOURCE top.cpp:69 VARIABLE sdiv_ln69_2 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_4_fu_2651_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_4 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_5_fu_2657_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_5 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_6_fu_2663_p2 SOURCE top.cpp:69 VARIABLE or_ln69_6 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_4_fu_2669_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_4 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_4_fu_2675_p2 SOURCE top.cpp:69 VARIABLE and_ln69_4 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_5_fu_2681_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_5 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_7_fu_2687_p2 SOURCE top.cpp:69 VARIABLE or_ln69_7 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_5_fu_2693_p2 SOURCE top.cpp:69 VARIABLE and_ln69_5 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln69_4_fu_2699_p3 SOURCE top.cpp:69 VARIABLE select_ln69_4 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_8_fu_2707_p2 SOURCE top.cpp:69 VARIABLE or_ln69_8 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME t_5_fu_2713_p3 SOURCE top.cpp:69 VARIABLE t_5 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U22 SOURCE top.cpp:72 VARIABLE tmp_35 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sum_66_fu_2793_p2 SOURCE top.cpp:72 VARIABLE col_sum_66 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_3_fu_2799_p2 SOURCE top.cpp:72 VARIABLE add_ln72_3 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln72_2_fu_2805_p2 SOURCE top.cpp:72 VARIABLE icmp_ln72_2 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln72_6_fu_2924_p2 SOURCE top.cpp:72 VARIABLE xor_ln72_6 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln72_4_fu_2930_p2 SOURCE top.cpp:72 VARIABLE and_ln72_4 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln72_7_fu_2936_p2 SOURCE top.cpp:72 VARIABLE xor_ln72_7 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln72_5_fu_2942_p2 SOURCE top.cpp:72 VARIABLE and_ln72_5 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln72_8_fu_2948_p2 SOURCE top.cpp:72 VARIABLE xor_ln72_8 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U15 SOURCE top.cpp:69 VARIABLE sdiv_ln69_3 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_6_fu_3081_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_6 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_7_fu_3087_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_7 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_9_fu_3093_p2 SOURCE top.cpp:69 VARIABLE or_ln69_9 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_6_fu_3099_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_6 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_6_fu_3105_p2 SOURCE top.cpp:69 VARIABLE and_ln69_6 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_7_fu_3111_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_7 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_10_fu_3117_p2 SOURCE top.cpp:69 VARIABLE or_ln69_10 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_7_fu_3123_p2 SOURCE top.cpp:69 VARIABLE and_ln69_7 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln69_6_fu_3129_p3 SOURCE top.cpp:69 VARIABLE select_ln69_6 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_11_fu_3137_p2 SOURCE top.cpp:69 VARIABLE or_ln69_11 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME t_7_fu_3143_p3 SOURCE top.cpp:69 VARIABLE t_7 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U23 SOURCE top.cpp:72 VARIABLE tmp_50 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sum_67_fu_3223_p2 SOURCE top.cpp:72 VARIABLE col_sum_67 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_4_fu_3229_p2 SOURCE top.cpp:72 VARIABLE add_ln72_4 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln72_3_fu_3235_p2 SOURCE top.cpp:72 VARIABLE icmp_ln72_3 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln72_9_fu_3354_p2 SOURCE top.cpp:72 VARIABLE xor_ln72_9 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln72_6_fu_3360_p2 SOURCE top.cpp:72 VARIABLE and_ln72_6 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln72_10_fu_3366_p2 SOURCE top.cpp:72 VARIABLE xor_ln72_10 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln72_7_fu_3372_p2 SOURCE top.cpp:72 VARIABLE and_ln72_7 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln72_11_fu_3378_p2 SOURCE top.cpp:72 VARIABLE xor_ln72_11 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U16 SOURCE top.cpp:69 VARIABLE sdiv_ln69_4 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_8_fu_3511_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_8 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_9_fu_3517_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_9 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_12_fu_3523_p2 SOURCE top.cpp:69 VARIABLE or_ln69_12 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_8_fu_3529_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_8 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_8_fu_3535_p2 SOURCE top.cpp:69 VARIABLE and_ln69_8 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_9_fu_3541_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_9 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_13_fu_3547_p2 SOURCE top.cpp:69 VARIABLE or_ln69_13 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_9_fu_3553_p2 SOURCE top.cpp:69 VARIABLE and_ln69_9 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln69_8_fu_3559_p3 SOURCE top.cpp:69 VARIABLE select_ln69_8 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_14_fu_3567_p2 SOURCE top.cpp:69 VARIABLE or_ln69_14 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME t_9_fu_3573_p3 SOURCE top.cpp:69 VARIABLE t_9 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U24 SOURCE top.cpp:72 VARIABLE tmp_56 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sum_68_fu_3653_p2 SOURCE top.cpp:72 VARIABLE col_sum_68 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_5_fu_3659_p2 SOURCE top.cpp:72 VARIABLE add_ln72_5 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln72_4_fu_3665_p2 SOURCE top.cpp:72 VARIABLE icmp_ln72_4 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln72_12_fu_3784_p2 SOURCE top.cpp:72 VARIABLE xor_ln72_12 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln72_8_fu_3790_p2 SOURCE top.cpp:72 VARIABLE and_ln72_8 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln72_13_fu_3796_p2 SOURCE top.cpp:72 VARIABLE xor_ln72_13 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln72_9_fu_3802_p2 SOURCE top.cpp:72 VARIABLE and_ln72_9 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln72_14_fu_3808_p2 SOURCE top.cpp:72 VARIABLE xor_ln72_14 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U17 SOURCE top.cpp:69 VARIABLE sdiv_ln69_5 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_10_fu_3941_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_10 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_11_fu_3947_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_11 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_15_fu_3953_p2 SOURCE top.cpp:69 VARIABLE or_ln69_15 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_10_fu_3959_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_10 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_10_fu_3965_p2 SOURCE top.cpp:69 VARIABLE and_ln69_10 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_11_fu_3971_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_11 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_16_fu_3977_p2 SOURCE top.cpp:69 VARIABLE or_ln69_16 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_11_fu_3983_p2 SOURCE top.cpp:69 VARIABLE and_ln69_11 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln69_10_fu_3989_p3 SOURCE top.cpp:69 VARIABLE select_ln69_10 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_17_fu_3997_p2 SOURCE top.cpp:69 VARIABLE or_ln69_17 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME t_11_fu_4003_p3 SOURCE top.cpp:69 VARIABLE t_11 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U25 SOURCE top.cpp:72 VARIABLE tmp_62 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sum_69_fu_4083_p2 SOURCE top.cpp:72 VARIABLE col_sum_69 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_6_fu_4089_p2 SOURCE top.cpp:72 VARIABLE add_ln72_6 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln72_5_fu_4095_p2 SOURCE top.cpp:72 VARIABLE icmp_ln72_5 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln72_15_fu_4214_p2 SOURCE top.cpp:72 VARIABLE xor_ln72_15 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln72_10_fu_4220_p2 SOURCE top.cpp:72 VARIABLE and_ln72_10 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln72_16_fu_4226_p2 SOURCE top.cpp:72 VARIABLE xor_ln72_16 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln72_11_fu_4232_p2 SOURCE top.cpp:72 VARIABLE and_ln72_11 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln72_17_fu_4238_p2 SOURCE top.cpp:72 VARIABLE xor_ln72_17 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U18 SOURCE top.cpp:69 VARIABLE sdiv_ln69_6 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_12_fu_4371_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_12 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_13_fu_4377_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_13 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_18_fu_4383_p2 SOURCE top.cpp:69 VARIABLE or_ln69_18 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_12_fu_4389_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_12 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_12_fu_4395_p2 SOURCE top.cpp:69 VARIABLE and_ln69_12 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_13_fu_4401_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_13 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_19_fu_4407_p2 SOURCE top.cpp:69 VARIABLE or_ln69_19 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_13_fu_4413_p2 SOURCE top.cpp:69 VARIABLE and_ln69_13 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln69_12_fu_4419_p3 SOURCE top.cpp:69 VARIABLE select_ln69_12 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_20_fu_4427_p2 SOURCE top.cpp:69 VARIABLE or_ln69_20 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME t_13_fu_4433_p3 SOURCE top.cpp:69 VARIABLE t_13 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U26 SOURCE top.cpp:72 VARIABLE tmp_68 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sum_70_fu_4513_p2 SOURCE top.cpp:72 VARIABLE col_sum_70 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_7_fu_4519_p2 SOURCE top.cpp:72 VARIABLE add_ln72_7 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln72_6_fu_4525_p2 SOURCE top.cpp:72 VARIABLE icmp_ln72_6 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln72_18_fu_4644_p2 SOURCE top.cpp:72 VARIABLE xor_ln72_18 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln72_12_fu_4650_p2 SOURCE top.cpp:72 VARIABLE and_ln72_12 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln72_19_fu_4656_p2 SOURCE top.cpp:72 VARIABLE xor_ln72_19 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln72_13_fu_4662_p2 SOURCE top.cpp:72 VARIABLE and_ln72_13 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln72_20_fu_4668_p2 SOURCE top.cpp:72 VARIABLE xor_ln72_20 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U19 SOURCE top.cpp:69 VARIABLE sdiv_ln69_7 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_14_fu_4801_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_14 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_15_fu_4807_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_15 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_21_fu_4813_p2 SOURCE top.cpp:69 VARIABLE or_ln69_21 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_14_fu_4819_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_14 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_14_fu_4825_p2 SOURCE top.cpp:69 VARIABLE and_ln69_14 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_15_fu_4831_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_15 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_22_fu_4837_p2 SOURCE top.cpp:69 VARIABLE or_ln69_22 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_15_fu_4843_p2 SOURCE top.cpp:69 VARIABLE and_ln69_15 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln69_14_fu_4849_p3 SOURCE top.cpp:69 VARIABLE select_ln69_14 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_23_fu_4857_p2 SOURCE top.cpp:69 VARIABLE or_ln69_23 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME t_15_fu_4863_p3 SOURCE top.cpp:69 VARIABLE t_15 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U27 SOURCE top.cpp:72 VARIABLE tmp_74 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sum_71_fu_4943_p2 SOURCE top.cpp:72 VARIABLE col_sum_71 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_8_fu_4949_p2 SOURCE top.cpp:72 VARIABLE add_ln72_8 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln72_7_fu_4955_p2 SOURCE top.cpp:72 VARIABLE icmp_ln72_7 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln72_21_fu_5074_p2 SOURCE top.cpp:72 VARIABLE xor_ln72_21 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln72_14_fu_5080_p2 SOURCE top.cpp:72 VARIABLE and_ln72_14 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln72_22_fu_5086_p2 SOURCE top.cpp:72 VARIABLE xor_ln72_22 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln72_15_fu_5092_p2 SOURCE top.cpp:72 VARIABLE and_ln72_15 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln72_23_fu_5098_p2 SOURCE top.cpp:72 VARIABLE xor_ln72_23 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} top_kernel_Pipeline_VITIS_LOOP_77_6 {BINDINFO {{BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_6_24_1_1_U103 SOURCE top.cpp:82 VARIABLE tmp_6 LOOP VITIS_LOOP_77_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln82_fu_1494_p2 SOURCE top.cpp:82 VARIABLE sub_ln82 LOOP VITIS_LOOP_77_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln82_1_fu_1514_p2 SOURCE top.cpp:82 VARIABLE sub_ln82_1 LOOP VITIS_LOOP_77_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_64_fu_1534_p3 SOURCE top.cpp:82 VARIABLE scale_64 LOOP VITIS_LOOP_77_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_6_24_1_1_U104 SOURCE top.cpp:82 VARIABLE tmp_s LOOP VITIS_LOOP_77_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln82_2_fu_1602_p2 SOURCE top.cpp:82 VARIABLE sub_ln82_2 LOOP VITIS_LOOP_77_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln82_3_fu_1622_p2 SOURCE top.cpp:82 VARIABLE sub_ln82_3 LOOP VITIS_LOOP_77_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_65_fu_1642_p3 SOURCE top.cpp:82 VARIABLE scale_65 LOOP VITIS_LOOP_77_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_6_24_1_1_U105 SOURCE top.cpp:82 VARIABLE tmp_13 LOOP VITIS_LOOP_77_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln82_4_fu_1710_p2 SOURCE top.cpp:82 VARIABLE sub_ln82_4 LOOP VITIS_LOOP_77_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln82_5_fu_1730_p2 SOURCE top.cpp:82 VARIABLE sub_ln82_5 LOOP VITIS_LOOP_77_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_66_fu_1750_p3 SOURCE top.cpp:82 VARIABLE scale_66 LOOP VITIS_LOOP_77_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_6_24_1_1_U106 SOURCE top.cpp:82 VARIABLE tmp_17 LOOP VITIS_LOOP_77_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln82_6_fu_1818_p2 SOURCE top.cpp:82 VARIABLE sub_ln82_6 LOOP VITIS_LOOP_77_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln82_7_fu_1838_p2 SOURCE top.cpp:82 VARIABLE sub_ln82_7 LOOP VITIS_LOOP_77_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_67_fu_1858_p3 SOURCE top.cpp:82 VARIABLE scale_67 LOOP VITIS_LOOP_77_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_6_24_1_1_U107 SOURCE top.cpp:82 VARIABLE tmp_21 LOOP VITIS_LOOP_77_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln82_8_fu_1926_p2 SOURCE top.cpp:82 VARIABLE sub_ln82_8 LOOP VITIS_LOOP_77_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln82_9_fu_1946_p2 SOURCE top.cpp:82 VARIABLE sub_ln82_9 LOOP VITIS_LOOP_77_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_68_fu_1966_p3 SOURCE top.cpp:82 VARIABLE scale_68 LOOP VITIS_LOOP_77_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_6_24_1_1_U108 SOURCE top.cpp:82 VARIABLE tmp_24 LOOP VITIS_LOOP_77_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln82_10_fu_2034_p2 SOURCE top.cpp:82 VARIABLE sub_ln82_10 LOOP VITIS_LOOP_77_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln82_11_fu_2054_p2 SOURCE top.cpp:82 VARIABLE sub_ln82_11 LOOP VITIS_LOOP_77_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_69_fu_2074_p3 SOURCE top.cpp:82 VARIABLE scale_69 LOOP VITIS_LOOP_77_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_6_24_1_1_U109 SOURCE top.cpp:82 VARIABLE tmp_27 LOOP VITIS_LOOP_77_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln82_12_fu_2142_p2 SOURCE top.cpp:82 VARIABLE sub_ln82_12 LOOP VITIS_LOOP_77_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln82_13_fu_2162_p2 SOURCE top.cpp:82 VARIABLE sub_ln82_13 LOOP VITIS_LOOP_77_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_70_fu_2182_p3 SOURCE top.cpp:82 VARIABLE scale_70 LOOP VITIS_LOOP_77_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_6_24_1_1_U110 SOURCE top.cpp:82 VARIABLE tmp_30 LOOP VITIS_LOOP_77_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln82_14_fu_2250_p2 SOURCE top.cpp:82 VARIABLE sub_ln82_14 LOOP VITIS_LOOP_77_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln82_15_fu_2270_p2 SOURCE top.cpp:82 VARIABLE sub_ln82_15 LOOP VITIS_LOOP_77_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_71_fu_2290_p3 SOURCE top.cpp:82 VARIABLE scale_71 LOOP VITIS_LOOP_77_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln77_fu_2640_p2 SOURCE top.cpp:77 VARIABLE add_ln77 LOOP VITIS_LOOP_77_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln87_fu_946_p2 SOURCE top.cpp:87 VARIABLE icmp_ln87 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_1_fu_952_p2 SOURCE top.cpp:87 VARIABLE add_ln87_1 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_fu_964_p2 SOURCE top.cpp:87 VARIABLE add_ln87 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln88_fu_970_p2 SOURCE top.cpp:88 VARIABLE icmp_ln88 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln87_fu_976_p3 SOURCE top.cpp:87 VARIABLE select_ln87 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln87_1_fu_984_p3 SOURCE top.cpp:87 VARIABLE select_ln87_1 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U242 SOURCE top.cpp:90 VARIABLE tmp_1 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_129_6_24_1_1_U241 SOURCE top.cpp:90 VARIABLE tmp_2 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_24s_48_1_1_U240 SOURCE top.cpp:90 VARIABLE mul_ln90 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_fu_1404_p2 SOURCE top.cpp:90 VARIABLE add_ln90 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln90_fu_1418_p2 SOURCE top.cpp:90 VARIABLE xor_ln90 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln90_fu_1424_p2 SOURCE top.cpp:90 VARIABLE and_ln90 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln90_fu_1446_p2 SOURCE top.cpp:90 VARIABLE icmp_ln90 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln90_1_fu_1460_p2 SOURCE top.cpp:90 VARIABLE icmp_ln90_1 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln90_2_fu_1466_p2 SOURCE top.cpp:90 VARIABLE icmp_ln90_2 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln90_fu_1472_p3 SOURCE top.cpp:90 VARIABLE select_ln90 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln90_1_fu_1480_p2 SOURCE top.cpp:90 VARIABLE xor_ln90_1 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln90_1_fu_1486_p2 SOURCE top.cpp:90 VARIABLE and_ln90_1 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln90_1_fu_1492_p3 SOURCE top.cpp:90 VARIABLE select_ln90_1 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln90_2_fu_1500_p2 SOURCE top.cpp:90 VARIABLE and_ln90_2 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln90_2_fu_1506_p2 SOURCE top.cpp:90 VARIABLE xor_ln90_2 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln90_fu_1512_p2 SOURCE top.cpp:90 VARIABLE or_ln90 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln90_3_fu_1518_p2 SOURCE top.cpp:90 VARIABLE xor_ln90_3 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln90_3_fu_1524_p2 SOURCE top.cpp:90 VARIABLE and_ln90_3 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln90_4_fu_1530_p2 SOURCE top.cpp:90 VARIABLE and_ln90_4 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln90_2_fu_1536_p2 SOURCE top.cpp:90 VARIABLE or_ln90_2 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln90_4_fu_1542_p2 SOURCE top.cpp:90 VARIABLE xor_ln90_4 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln90_5_fu_1548_p2 SOURCE top.cpp:90 VARIABLE and_ln90_5 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln90_2_fu_1554_p3 SOURCE top.cpp:90 VARIABLE select_ln90_2 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln90_1_fu_1562_p2 SOURCE top.cpp:90 VARIABLE or_ln90_1 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln90_3_fu_1568_p3 SOURCE top.cpp:90 VARIABLE select_ln90_3 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_fu_1298_p2 SOURCE top.cpp:88 VARIABLE add_ln88 LOOP VITIS_LOOP_87_8_VITIS_LOOP_88_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 2 BRAM 0 URAM 0}} top_kernel {BINDINFO {{BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME denom_row_U SOURCE {} VARIABLE denom_row LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true}} AREA {DSP 2 BRAM 27 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.84 seconds. CPU system time: 0.14 seconds. Elapsed time: 1.12 seconds; current allocated memory: 0.000 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for top_kernel.
Execute         syn_report -model top_kernel -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command       autosyn done; 7.67 sec.
Command     csynth_design done; 33.95 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:33; Allocated memory: 0.000 MB.
Execute     cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute       ::AP::init_summary_file cosim 
Execute         AP::app_get_file_relativeroot [AP::app_get_root] {}
Command       AP::init_summary_file done; 7.59 sec.
Execute       write_ini /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg -apsfile /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/hls.aps -filepaths relative 
Execute         send_msg_by_id INFO @200-1915@%s /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/cosimDB.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -Wno-unknown-pragmas -Wno-unknown-pragmas -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ -I /tools/software/xilinx/2025.1.1/Vitis/include -I include /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/host.cpp -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/host.cpp_pre.cpp -std=gnu++14 -D__DSP48E2__ --gcc-toolchain=/tools/software/xilinx/2025.1.1/Vitis/tps/lnx64/gcc-8.3.0 > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/host.cpp.clang.autosim-tb.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/host.cpp.clang.autosim-tb.err.log
INFO-FLOW: TB processing: /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/host.cpp /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/host.cpp_pre.cpp
Execute       clang_tidy xilinx-tb-process -desc tb-process /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/host.cpp_pre.cpp.tb.cpp std=gnu++14 
INFO-FLOW: exec /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/host.cpp_pre.cpp.tb.cpp -- -std=gnu++14 -fhls -ferror-limit=0
Command       clang_tidy done; 3 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ -I /tools/software/xilinx/2025.1.1/Vitis/include -I include /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/top.cpp -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/top.cpp_pre.cpp -std=gnu++14 -D__DSP48E2__ --gcc-toolchain=/tools/software/xilinx/2025.1.1/Vitis/tps/lnx64/gcc-8.3.0 > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.cpp.clang.autosim-tb.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.cpp.clang.autosim-tb.err.log
INFO-FLOW: TB processing: /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/top.cpp /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/top.cpp_pre.cpp
Execute       clang_tidy xilinx-tb-process -desc tb-process /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/top.cpp_pre.cpp.tb.cpp std=gnu++14 
INFO-FLOW: exec /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/top.cpp_pre.cpp.tb.cpp -- -std=gnu++14 -fhls -ferror-limit=0
Command       clang_tidy done; 2.76 sec.
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/tb.status.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command       ap_source done; 0.26 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.DependenceCheck.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute       source .run_sim.tcl 
Execute         source check_sim.tcl 
Execute         source dataflow_monitor_API.tcl 
Execute         source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command       ap_source done; 53.9 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command     cosim_design done; 86.86 sec.
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:01:26; Allocated memory: 0.000 MB.
Execute     export_design -format ip_catalog -flow impl 
INFO: [HLS 200-1510] Running: export_design -format ip_catalog -flow impl 
Execute       config_export -flow=impl -format=ip_catalog 
Execute       write_ini /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg -apsfile /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/hls.aps -filepaths relative 
Execute         send_msg_by_id INFO @200-1915@%s /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg
Execute       ::AP::init_summary_file vivado-impl 
Execute         AP::app_get_file_relativeroot [AP::app_get_root] {}
Command       AP::init_summary_file done; 7.6 sec.
INFO-FLOW: DBG:PUTS: export_design_wrap: -flow impl -format ip_catalog -rtl verilog
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.14 sec.
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=top_kernel xml_exists=1
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/cosimDB.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to top_kernel
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=19 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_sdiv_38ns_24s_38_42_1
top_kernel_sparsemux_17_3_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_sparsemux_17_6_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_mul_24s_24s_48_1_1
top_kernel_sparsemux_129_6_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_denom_row_RAM_1P_BRAM_1R1W
top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W
top_kernel_A_m_axi
top_kernel_C_m_axi
top_kernel_control_s_axi
top_kernel_Pipeline_VITIS_LOOP_34_2_VITIS_LOOP_36_3
top_kernel_Pipeline_VITIS_LOOP_51_4
top_kernel_Pipeline_VITIS_LOOP_77_6
top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9
top_kernel
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top-io-be.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_34_2_VITIS_LOOP_36_3.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_51_4.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_77_6.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.constraint.tcl 
Execute       sc_get_clocks top_kernel 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.constraint.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs pwd=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:   auto_impl: eval: -flow impl -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-flow impl -rtl verilog'
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO-FLOW: DBG:PUTS: automg_wrap -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -rtl vlog -tool Vivado -impltomg_flag
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.constraint.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs pwd=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/autopilot.rtl.models.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:PUTS: debug_in_auto_impl: vlog exec /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/impl/verilog/impl.sh
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report topinfo_dict='RtlTopPrefix {} RtlSubPrefix top_kernel_ TopModuleNoPrefix top_kernel TopModuleWithPrefix top_kernel' export_design_flow='impl' impl_dir='/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/impl' lang='verilog' out_dir=''
INFO-FLOW: DBG:PUTS:     auto_impl_report: impl processing xml
Execute       ap_part_info -quiet -data family -name xczu3eg-sbva484-1-e 
INFO-FLOW: DBG:PUTS:     writing export xml file: /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/impl/report/verilog/export_impl.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode0x7eff18ccaa18' export_design_flow='impl' export_rpt='/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/impl/report/verilog/export_impl.rpt' rpt_txt_var=''
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_impl.rpt
INFO-FLOW: DBG:PUTS:     auto_impl_report: syn processing xml
Execute       ap_part_info -quiet -data family -name xczu3eg-sbva484-1-e 
INFO-FLOW: DBG:PUTS:     writing export xml file: /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/impl/report/verilog/export_syn.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode0x7eff18bfe348' export_design_flow='syn' export_rpt='/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/impl/report/verilog/export_syn.rpt' rpt_txt_var=''
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_syn.rpt
Execute       send_msg_by_id INFO @200-802@%s project_1/hls/impl/export.zip 
INFO: [HLS 200-802] Generated output file project_1/hls/impl/export.zip
Command     export_design done; 897.71 sec.
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:14:57; Allocated memory: 0.000 MB.
Execute     cleanup_all 
Command     cleanup_all done; 0.11 sec.
Execute         source -notrace -encoding utf-8 /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute           source -encoding utf-8 /tools/software/xilinx/2025.1.1/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
INFO-FLOW: Workspace /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls opened at Tue Feb 03 16:23:06 EST 2026
Execute         ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute         set_part xczu3eg-sbva484-1-e 
Execute           create_platform xczu3eg-sbva484-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx//2025.1.1/Vitis/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx//2025.1.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
Command           create_platform done; 5.02 sec.
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.13 sec.
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command           ap_source done; 0.17 sec.
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute           config_compile -quiet -complex-mul-dsp=0 
Command         set_part done; 5.29 sec.
Execute         send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute         send_msg_by_id INFO @200-1464@%s config_unroll -tripcount_threshold=0 
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=0
Execute         config_unroll -tripcount_threshold=0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
Execute         send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=0 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
Execute         config_compile -pipeline_loops=0 
Execute         send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute         config_compile -complex-mul-dsp=0 
Execute         send_msg_by_id INFO @200-1464@%s config_export -flow=impl 
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
Execute         config_export -flow=impl 
Execute         send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute         config_export -format=ip_catalog 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle.tcl 
Execute           source /tools/software/xilinx/2025.1.1/tps/tcl/tcllib2.0/yaml/huddle_types.tcl 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcllib2.0/yaml/json2huddle.tcl 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcllib2.0/try/try.tcl 
Execute         send_msg_by_id INFO @200-2174@%s%s component /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg 
INFO: [HLS 200-2174] Applying component config ini file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg
Execute         apply_ini /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg 
Execute           send_msg_by_id INFO @200-1465@%s 'param.hls.enable_hidden_option_error=false' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying config ini 'param.hls.enable_hidden_option_error=false' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(4)
Execute           send_msg_by_id INFO @200-1465@%s 'syn.file=../top.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=../top.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(7)
Execute           add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
Execute           send_msg_by_id INFO @200-1465@%s 'tb.file=../host.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=../host.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(9)
Execute           add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
Execute           send_msg_by_id INFO @200-1465@%s 'syn.top=top_kernel' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying config ini 'syn.top=top_kernel' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(8)
Execute           set_top top_kernel 
Execute           send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(6) 
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(6)
Execute           send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute           send_msg_by_id INFO @200-1464@%s config_unroll -tripcount_threshold=0 
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=0
Execute           config_unroll -tripcount_threshold=0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
Execute           send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=0 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
Execute           config_compile -pipeline_loops=0 
Execute           send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute           config_compile -complex-mul-dsp=0 
Execute           send_msg_by_id INFO @200-1464@%s config_export -flow=impl 
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
Execute           config_export -flow=impl 
Execute           send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute           config_export -format=ip_catalog 
Execute           send_msg_by_id INFO @200-1465@%s 'part=xczu3eg-sbva484-1-e' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying config ini 'part=xczu3eg-sbva484-1-e' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(1)
Execute           set_part xczu3eg-sbva484-1-e 
Execute             create_platform xczu3eg-sbva484-1-e -board  
Command             create_platform done; 0.28 sec.
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command             ap_source done; 0.14 sec.
Execute             ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute             config_compile -quiet -complex-mul-dsp=0 
Command           set_part done; 0.49 sec.
Execute           send_msg_by_id INFO @200-1465@%s 'clock=10ns' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying config ini 'clock=10ns' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(5)
Execute           create_clock -period 10ns 
Execute           send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(10)
Execute           config_export -format=ip_catalog 
Execute           send_msg_by_id INFO @200-1465@%s 'syn.compile.pipeline_loops=0' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying config ini 'syn.compile.pipeline_loops=0' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(11)
Execute           config_compile -pipeline_loops=0 
Execute           send_msg_by_id INFO @200-1465@%s 'syn.unroll.tripcount_threshold=0' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying config ini 'syn.unroll.tripcount_threshold=0' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(12)
Execute           config_unroll -tripcount_threshold=0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
Execute           send_msg_by_id INFO @200-1465@%s 'vivado.flow=impl' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying config ini 'vivado.flow=impl' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(13)
Execute           config_export -flow=impl 
Command         apply_ini done; 0.77 sec.
Execute         write_component -config /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg 
Execute           send_msg_by_id INFO @200-2176@%s /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/vitis-comp.json 
INFO: [HLS 200-2176] Writing Vitis IDE component file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/vitis-comp.json
Execute         write_ini /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg -apsfile /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/hls.aps -filepaths relative 
Execute           send_msg_by_id INFO @200-1915@%s /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg
Command       open_solution done; 6.25 sec.
Command     open_component done; 6.25 sec.
Execute     set_top top_kernel 
INFO: [HLS 200-1510] Running: set_top top_kernel 
Execute     add_files top.cpp 
INFO: [HLS 200-1510] Running: add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
Execute     add_files -tb host.cpp 
INFO: [HLS 200-1510] Running: add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
Execute     config_unroll -tripcount_threshold 0 
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
Execute     config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
Execute     set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
Execute       create_platform xczu3eg-sbva484-1-e -board  
Command       create_platform done; 0.27 sec.
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.15 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.5 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       ::AP::init_summary_file csynth 
Execute         AP::app_get_file_relativeroot [AP::app_get_root] {}
Command       AP::init_summary_file done; 7.59 sec.
Execute       write_ini /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg -apsfile /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/hls.aps -filepaths relative 
Execute         send_msg_by_id INFO @200-1915@%s /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector top.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.cpp.xilinx-performance-pragma-detector.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.cpp.xilinx-performance-pragma-detector.err.log
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.46 seconds. CPU system time: 0.16 seconds. Elapsed time: 8.62 seconds; current allocated memory: 0.000 MB.
Execute         set_directive_top top_kernel -name=top_kernel 
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling top.cpp as C++
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Command         ap_part_info done; 0.12 sec.
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang top.cpp -foptimization-record-file=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/tools/software/xilinx/2025.1.1/Vitis/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx//2025.1.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sbva484-1-e > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.cpp.clang.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx//2025.1.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sbva484-1-e > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/clang.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp  -target fpga  -directive=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/.systemc_flag -fix-errors /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.96 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp  -target fpga  -directive=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/all.directive.json -fix-errors /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.28 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcllib2.0/yaml/yaml.tcl 
Command         clang_tidy done; 1.58 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.bc -hls-platform-db-name=/tools/software/xilinx//2025.1.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sbva484-1-e > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.clang.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.67 seconds. CPU system time: 1.18 seconds. Elapsed time: 7.18 seconds; current allocated memory: 0.000 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.0.bc -args  "/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.g.bc"  
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.g.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.0.bc > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Execute         run_link_or_opt -opt -out /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc -args /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.11 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc -args /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libhlsmc++_39.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command         run_link_or_opt done; 3.18 sec.
Execute         run_link_or_opt -opt -out /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc -args /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top_kernel -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top_kernel -reflow-float-conversion -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 1.12 sec.
Execute         run_link_or_opt -out /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc -args /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libfloatconversion_39.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Execute         run_link_or_opt -opt -out /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc -args /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top_kernel 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.12 sec.
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=top_kernel -mllvm -hls-db-dir -mllvm /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -reflow-unroll-size-threshold=10000 -mllvm -reflow-unroll-cost-threshold=1000000 -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=0 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-force-aggressive-unroll=0 -mllvm -reflow-aggressive-unroll-adjust-factor=1.000000 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -reflow-enable-critical-path-for-performance=1 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -reflow-dump-extra-complexity-metric=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=2.7 -x ir /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/software/xilinx//2025.1.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sbva484-1-e 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 4,947 Compile/Link (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 4,947 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,893 Unroll/Inline (step 1) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,893 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 935 Unroll/Inline (step 2) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 935 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 879 Unroll/Inline (step 3) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 879 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 870 Unroll/Inline (step 4) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 870 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 6,658 Array/Struct (step 1) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 6,658 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 6,341 Array/Struct (step 2) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 6,341 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 6,344 Array/Struct (step 3) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 6,344 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 6,345 Array/Struct (step 4) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 6,345 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 6,418 Array/Struct (step 5) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 6,418 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 6,416 Performance (step 1) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 6,416 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 6,351 Performance (step 2) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 6,351 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 6,351 Performance (step 3) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 6,351 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 6,351 Performance (step 4) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 6,351 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 6,355 HW Transforms (step 1) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 6,355 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 6,375 HW Transforms (step 2) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 6,375 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_89_7' is marked as complete unroll implied by the pipeline pragma (top.cpp:89:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_64_5' is marked as complete unroll implied by the pipeline pragma (top.cpp:64:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_89_7' (top.cpp:89:19) in function 'top_kernel' completely with a factor of 8 (top.cpp:12:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_64_5' (top.cpp:64:19) in function 'top_kernel' completely with a factor of 8 (top.cpp:12:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3tmp': Cyclic partitioning with factor 8 on dimension 2. (top.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A': Cyclic partitioning with factor 8 on dimension 2. (top.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to 'col_sum': Complete partitioning on dimension 1. (top.cpp:28:9)
INFO: [HLS 214-248] Applying array_partition to 'scale': Complete partitioning on dimension 1. (top.cpp:29:12)
INFO: [HLS 214-241] Aggregating maxi variable 'C_DRAM' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'A_DRAM' with compact=none mode in 32-bits
INFO: [HLS 214-115] Multiple burst reads of length 16384 and bit width 32 in loop 'VITIS_LOOP_40_2'(top.cpp:40:22) has been inferred on bundle 'A'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:40:22)
INFO: [HLS 214-115] Multiple burst writes of length 16384 and bit width 32 in loop 'VITIS_LOOP_97_8'(top.cpp:97:22) has been inferred on bundle 'C'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:97:22)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 16.18 seconds. CPU system time: 1.28 seconds. Elapsed time: 20.23 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 0.000 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top top_kernel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.0.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 1.42 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.35 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.43 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.1.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 1.78 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.2.prechk.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.74 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.84 seconds; current allocated memory: 0.000 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.1.bc to /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -extract-subproc -global-constprop -deadargelim -globaldce -legalize-global -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -canonicalize-dataflow -directive-preproc -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.1.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.1.tmp.bc -f 
Command           transform done; 8.29 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.1.tmp.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:73:10) to (top.cpp:61:22) in function 'top_kernel'... converting 4 basic blocks.
Command           transform done; 3.57 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 11.53 seconds. CPU system time: 0.18 seconds. Elapsed time: 11.87 seconds; current allocated memory: 0.000 MB.
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -gvn -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -drop-inferred-ii -dump-complexity-metric /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.2.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_40_2'(top.cpp:40:22) and 'VITIS_LOOP_42_3'(top.cpp:42:26) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_97_8'(top.cpp:97:22) and 'VITIS_LOOP_98_9'(top.cpp:98:26) in function 'top_kernel' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_2' (top.cpp:40:22) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_97_8' (top.cpp:97:22) in function 'top_kernel'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.63' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.62' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.61' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.60' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.59' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.58' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.57' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.56' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.55' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.54' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.53' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.52' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.51' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.50' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.49' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.48' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.47' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.46' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.45' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.44' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.43' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.42' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.41' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.40' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.39' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.38' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.37' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.36' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.35' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.34' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.33' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.32' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.31' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.30' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.29' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.28' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.27' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.26' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.25' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.24' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.23' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.22' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.21' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.20' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.19' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.18' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.17' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.16' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.15' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.14' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.13' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.12' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.11' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.10' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.9' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.8' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.7' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.6' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.5' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.4' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.3' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.2' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.1' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum' (top.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.63'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.62'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.61'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.60'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.59'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.58'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.57'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.56'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.55'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.54'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.53'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.52'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.51'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.50'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.49'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.48'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.47'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.46'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.45'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.44'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.43'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.42'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.41'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.40'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.39'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.38'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.37'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.36'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.35'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.34'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.33'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.32'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.31'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.30'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.29'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.28'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.27'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.26'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.25'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.24'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.23'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.22'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.21'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.20'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.19'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.18'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.17'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.15'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.14'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.13'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.12'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.11'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.10'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.9'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.8'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum'.
Execute             auto_get_db
Command           transform done; 15.3 sec.
INFO-FLOW: Building ssdm...
Execute           transform -hls -cdfg-build /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.3.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command           transform done; 1.34 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 16.13 seconds. CPU system time: 0.29 seconds. Elapsed time: 16.65 seconds; current allocated memory: 0.000 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 31.8 sec.
Command       elaborate done; 59.45 sec.
Execute       ap_eval exec zip -j /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command       ap_eval done; 0.18 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'top_kernel' ...
Execute         ap_set_top_model top_kernel 
Execute         get_model_list top_kernel -filter all-wo-channel -topdown 
Execute         preproc_iomode -model top_kernel 
Execute         preproc_iomode -model top_kernel_Pipeline_VITIS_LOOP_97_8_VITIS_LOOP_98_9 
Execute         preproc_iomode -model top_kernel_Pipeline_VITIS_LOOP_87_6 
Execute         preproc_iomode -model top_kernel_Pipeline_VITIS_LOOP_61_4 
Execute         preproc_iomode -model top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 
Execute         preproc_iomode -model top_kernel_Pipeline_VITIS_LOOP_34_1 
Execute         get_model_list top_kernel -filter all-wo-channel 
INFO-FLOW: Model list for configure: top_kernel_Pipeline_VITIS_LOOP_34_1 top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 top_kernel_Pipeline_VITIS_LOOP_61_4 top_kernel_Pipeline_VITIS_LOOP_87_6 top_kernel_Pipeline_VITIS_LOOP_97_8_VITIS_LOOP_98_9 top_kernel
INFO-FLOW: Configuring Module : top_kernel_Pipeline_VITIS_LOOP_34_1 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_34_1 
Execute         apply_spec_resource_limit top_kernel_Pipeline_VITIS_LOOP_34_1 
INFO-FLOW: Configuring Module : top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 
Execute         apply_spec_resource_limit top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 
INFO-FLOW: Configuring Module : top_kernel_Pipeline_VITIS_LOOP_61_4 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_61_4 
Execute         apply_spec_resource_limit top_kernel_Pipeline_VITIS_LOOP_61_4 
INFO-FLOW: Configuring Module : top_kernel_Pipeline_VITIS_LOOP_87_6 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_87_6 
Execute         apply_spec_resource_limit top_kernel_Pipeline_VITIS_LOOP_87_6 
INFO-FLOW: Configuring Module : top_kernel_Pipeline_VITIS_LOOP_97_8_VITIS_LOOP_98_9 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_97_8_VITIS_LOOP_98_9 
Execute         apply_spec_resource_limit top_kernel_Pipeline_VITIS_LOOP_97_8_VITIS_LOOP_98_9 
INFO-FLOW: Configuring Module : top_kernel ...
Execute         set_default_model top_kernel 
Execute         apply_spec_resource_limit top_kernel 
INFO-FLOW: Model list for preprocess: top_kernel_Pipeline_VITIS_LOOP_34_1 top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 top_kernel_Pipeline_VITIS_LOOP_61_4 top_kernel_Pipeline_VITIS_LOOP_87_6 top_kernel_Pipeline_VITIS_LOOP_97_8_VITIS_LOOP_98_9 top_kernel
INFO-FLOW: Preprocessing Module: top_kernel_Pipeline_VITIS_LOOP_34_1 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_34_1 
Execute         cdfg_preprocess -model top_kernel_Pipeline_VITIS_LOOP_34_1 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_34_1 
INFO-FLOW: Preprocessing Module: top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 
Execute         cdfg_preprocess -model top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 
INFO-FLOW: Preprocessing Module: top_kernel_Pipeline_VITIS_LOOP_61_4 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_61_4 
Execute         cdfg_preprocess -model top_kernel_Pipeline_VITIS_LOOP_61_4 
Command         cdfg_preprocess done; 44.81 sec.
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_61_4 
INFO-FLOW: Preprocessing Module: top_kernel_Pipeline_VITIS_LOOP_87_6 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_87_6 
Execute         cdfg_preprocess -model top_kernel_Pipeline_VITIS_LOOP_87_6 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_87_6 
INFO-FLOW: Preprocessing Module: top_kernel_Pipeline_VITIS_LOOP_97_8_VITIS_LOOP_98_9 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_97_8_VITIS_LOOP_98_9 
Execute         cdfg_preprocess -model top_kernel_Pipeline_VITIS_LOOP_97_8_VITIS_LOOP_98_9 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_97_8_VITIS_LOOP_98_9 
INFO-FLOW: Preprocessing Module: top_kernel ...
Execute         set_default_model top_kernel 
Execute         cdfg_preprocess -model top_kernel 
Execute         rtl_gen_preprocess top_kernel 
INFO-FLOW: Model list for synthesis: top_kernel_Pipeline_VITIS_LOOP_34_1 top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 top_kernel_Pipeline_VITIS_LOOP_61_4 top_kernel_Pipeline_VITIS_LOOP_87_6 top_kernel_Pipeline_VITIS_LOOP_97_8_VITIS_LOOP_98_9 top_kernel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_34_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_34_1 
Execute         schedule -model top_kernel_Pipeline_VITIS_LOOP_34_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_34_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 44.19 seconds. CPU system time: 0.62 seconds. Elapsed time: 45.33 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_34_1.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_34_1.sched.adb -f 
INFO-FLOW: Finish scheduling top_kernel_Pipeline_VITIS_LOOP_34_1.
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_34_1 
Execute         bind -model top_kernel_Pipeline_VITIS_LOOP_34_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.1 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_34_1.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_34_1.bind.adb -f 
INFO-FLOW: Finish binding top_kernel_Pipeline_VITIS_LOOP_34_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 
Execute         schedule -model top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_2_VITIS_LOOP_42_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_40_2_VITIS_LOOP_42_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3.sched.adb -f 
INFO-FLOW: Finish scheduling top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3.
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 
Execute         bind -model top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3.bind.adb -f 
INFO-FLOW: Finish binding top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_61_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_61_4 
Execute         schedule -model top_kernel_Pipeline_VITIS_LOOP_61_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_61_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 68, loop 'VITIS_LOOP_61_4'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 193.88 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 189.75 seconds. CPU system time: 2.07 seconds. Elapsed time: 193.96 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_61_4.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Command         syn_report done; 0.47 sec.
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_61_4.sched.adb -f 
Command         db_write done; 0.62 sec.
INFO-FLOW: Finish scheduling top_kernel_Pipeline_VITIS_LOOP_61_4.
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_61_4 
Execute         bind -model top_kernel_Pipeline_VITIS_LOOP_61_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.36 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.32 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.45 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_61_4.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Command         syn_report done; 0.26 sec.
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_61_4.bind.adb -f 
Command         db_write done; 0.74 sec.
INFO-FLOW: Finish binding top_kernel_Pipeline_VITIS_LOOP_61_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_87_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_87_6 
Execute         schedule -model top_kernel_Pipeline_VITIS_LOOP_87_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_87_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_87_6'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.29 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.19 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.3 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_87_6.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_87_6.sched.adb -f 
INFO-FLOW: Finish scheduling top_kernel_Pipeline_VITIS_LOOP_87_6.
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_87_6 
Execute         bind -model top_kernel_Pipeline_VITIS_LOOP_87_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_87_6.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_87_6.bind.adb -f 
INFO-FLOW: Finish binding top_kernel_Pipeline_VITIS_LOOP_87_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_97_8_VITIS_LOOP_98_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_97_8_VITIS_LOOP_98_9 
Execute         schedule -model top_kernel_Pipeline_VITIS_LOOP_97_8_VITIS_LOOP_98_9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_97_8_VITIS_LOOP_98_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_97_8_VITIS_LOOP_98_9'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_97_8_VITIS_LOOP_98_9.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_97_8_VITIS_LOOP_98_9.sched.adb -f 
INFO-FLOW: Finish scheduling top_kernel_Pipeline_VITIS_LOOP_97_8_VITIS_LOOP_98_9.
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_97_8_VITIS_LOOP_98_9 
Execute         bind -model top_kernel_Pipeline_VITIS_LOOP_97_8_VITIS_LOOP_98_9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_97_8_VITIS_LOOP_98_9.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_97_8_VITIS_LOOP_98_9.bind.adb -f 
INFO-FLOW: Finish binding top_kernel_Pipeline_VITIS_LOOP_97_8_VITIS_LOOP_98_9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_kernel 
Execute         schedule -model top_kernel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.26 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.sched.adb -f 
INFO-FLOW: Finish scheduling top_kernel.
Execute         set_default_model top_kernel 
Execute         bind -model top_kernel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.bind.adb -f 
INFO-FLOW: Finish binding top_kernel.
Execute         get_model_list top_kernel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_34_1 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_61_4 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_87_6 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_97_8_VITIS_LOOP_98_9 
Execute         rtl_gen_preprocess top_kernel 
INFO-FLOW: Model list for RTL generation: top_kernel_Pipeline_VITIS_LOOP_34_1 top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 top_kernel_Pipeline_VITIS_LOOP_61_4 top_kernel_Pipeline_VITIS_LOOP_87_6 top_kernel_Pipeline_VITIS_LOOP_97_8_VITIS_LOOP_98_9 top_kernel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_34_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top_kernel_Pipeline_VITIS_LOOP_34_1 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_34_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_34_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 0.000 MB.
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_34_1 -style xilinx -f -lang vhdl -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/vhdl/top_kernel_top_kernel_Pipeline_VITIS_LOOP_34_1 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_34_1 -style xilinx -f -lang vlog -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_34_1 
Execute         syn_report -csynth -model top_kernel_Pipeline_VITIS_LOOP_34_1 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_34_1_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model top_kernel_Pipeline_VITIS_LOOP_34_1 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_34_1_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model top_kernel_Pipeline_VITIS_LOOP_34_1 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_34_1.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_34_1 -f -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_34_1.adb 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_34_1 -bindview -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top_kernel_Pipeline_VITIS_LOOP_34_1 -p /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_34_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3' pipeline 'VITIS_LOOP_40_2_VITIS_LOOP_42_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3/m_axi_A_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3/m_axi_A_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3/m_axi_A_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3/m_axi_A_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3/m_axi_A_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3/m_axi_A_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3/m_axi_A_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3/m_axi_A_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3/m_axi_A_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3/m_axi_A_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3/m_axi_A_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3/m_axi_A_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 0.000 MB.
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 -style xilinx -f -lang vhdl -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/vhdl/top_kernel_top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 -style xilinx -f -lang vlog -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 
Execute         syn_report -csynth -model top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 -f -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3.adb 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 -bindview -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 -p /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_61_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top_kernel_Pipeline_VITIS_LOOP_61_4 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_61_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_61_4' pipeline 'VITIS_LOOP_61_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'top_kernel_Pipeline_VITIS_LOOP_61_4' is 27705 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'sdiv_38ns_24s_38_42_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_129_7_24_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_24_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_61_4'.
Command         create_rtl_model done; 2.31 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.17 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.46 seconds; current allocated memory: 0.000 MB.
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_61_4 -style xilinx -f -lang vhdl -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/vhdl/top_kernel_top_kernel_Pipeline_VITIS_LOOP_61_4 
Command         gen_rtl done; 0.11 sec.
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_61_4 -style xilinx -f -lang vlog -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_61_4 
Command         gen_rtl done; 0.16 sec.
Execute         syn_report -csynth -model top_kernel_Pipeline_VITIS_LOOP_61_4 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_61_4_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Command         syn_report done; 0.28 sec.
Execute         syn_report -rtlxml -model top_kernel_Pipeline_VITIS_LOOP_61_4 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_61_4_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Command         syn_report done; 0.13 sec.
Execute         syn_report -verbosereport -model top_kernel_Pipeline_VITIS_LOOP_61_4 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_61_4.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Command         syn_report done; 0.47 sec.
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_61_4 -f -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_61_4.adb 
Command         db_write done; 0.86 sec.
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_61_4 -bindview -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top_kernel_Pipeline_VITIS_LOOP_61_4 -p /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_61_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_87_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top_kernel_Pipeline_VITIS_LOOP_87_6 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_87_6.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_6_24_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_87_6'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.28 seconds. CPU system time: 0.59 seconds. Elapsed time: 4.1 seconds; current allocated memory: 0.000 MB.
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_87_6 -style xilinx -f -lang vhdl -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/vhdl/top_kernel_top_kernel_Pipeline_VITIS_LOOP_87_6 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_87_6 -style xilinx -f -lang vlog -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_87_6 
Execute         syn_report -csynth -model top_kernel_Pipeline_VITIS_LOOP_87_6 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_87_6_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model top_kernel_Pipeline_VITIS_LOOP_87_6 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_87_6_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model top_kernel_Pipeline_VITIS_LOOP_87_6 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_87_6.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_87_6 -f -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_87_6.adb 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_87_6 -bindview -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top_kernel_Pipeline_VITIS_LOOP_87_6 -p /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_87_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_97_8_VITIS_LOOP_98_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top_kernel_Pipeline_VITIS_LOOP_97_8_VITIS_LOOP_98_9 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_97_8_VITIS_LOOP_98_9.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_97_8_VITIS_LOOP_98_9' pipeline 'VITIS_LOOP_97_8_VITIS_LOOP_98_9' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_97_8_VITIS_LOOP_98_9/m_axi_C_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_97_8_VITIS_LOOP_98_9/m_axi_C_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_97_8_VITIS_LOOP_98_9/m_axi_C_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_97_8_VITIS_LOOP_98_9/m_axi_C_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_97_8_VITIS_LOOP_98_9/m_axi_C_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_97_8_VITIS_LOOP_98_9/m_axi_C_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_97_8_VITIS_LOOP_98_9/m_axi_C_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_97_8_VITIS_LOOP_98_9/m_axi_C_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_97_8_VITIS_LOOP_98_9/m_axi_C_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_97_8_VITIS_LOOP_98_9/m_axi_C_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_97_8_VITIS_LOOP_98_9/m_axi_C_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_97_8_VITIS_LOOP_98_9/m_axi_C_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_97_8_VITIS_LOOP_98_9/m_axi_C_0_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_24s_24s_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_129_6_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_97_8_VITIS_LOOP_98_9'.
Command         create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.48 seconds; current allocated memory: 0.000 MB.
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_97_8_VITIS_LOOP_98_9 -style xilinx -f -lang vhdl -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/vhdl/top_kernel_top_kernel_Pipeline_VITIS_LOOP_97_8_VITIS_LOOP_98_9 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_97_8_VITIS_LOOP_98_9 -style xilinx -f -lang vlog -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_97_8_VITIS_LOOP_98_9 
Execute         syn_report -csynth -model top_kernel_Pipeline_VITIS_LOOP_97_8_VITIS_LOOP_98_9 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_97_8_VITIS_LOOP_98_9_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model top_kernel_Pipeline_VITIS_LOOP_97_8_VITIS_LOOP_98_9 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_97_8_VITIS_LOOP_98_9_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model top_kernel_Pipeline_VITIS_LOOP_97_8_VITIS_LOOP_98_9 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_97_8_VITIS_LOOP_98_9.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_97_8_VITIS_LOOP_98_9 -f -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_97_8_VITIS_LOOP_98_9.adb 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_97_8_VITIS_LOOP_98_9 -bindview -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top_kernel_Pipeline_VITIS_LOOP_97_8_VITIS_LOOP_98_9 -p /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_97_8_VITIS_LOOP_98_9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top_kernel -top_prefix  -sub_prefix top_kernel_ -mg_file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A_DRAM', 'C_DRAM' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel'.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_denom_row_RAM_1P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W' using block RAMs.
Command         create_rtl_model done; 0.22 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.45 seconds; current allocated memory: 0.000 MB.
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_kernel -istop -style xilinx -f -lang vhdl -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/vhdl/top_kernel 
Execute         gen_rtl top_kernel -istop -style xilinx -f -lang vlog -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/verilog/top_kernel 
Execute         syn_report -csynth -model top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model top_kernel -f -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.adb 
Execute         db_write -model top_kernel -bindview -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top_kernel -p /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel 
Execute         export_constraint_db -f -tool general -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.constraint.tcl 
Execute         syn_report -designview -model top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.design.xml 
Command         syn_report done; 0.28 sec.
Execute         syn_report -csynthDesign -model top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth.rpt -MHOut /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -wcfg -model top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.protoinst 
Execute         sc_get_clocks top_kernel 
Execute         sc_get_portdomain top_kernel 
INFO-FLOW: Model list for RTL component generation: top_kernel_Pipeline_VITIS_LOOP_34_1 top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 top_kernel_Pipeline_VITIS_LOOP_61_4 top_kernel_Pipeline_VITIS_LOOP_87_6 top_kernel_Pipeline_VITIS_LOOP_97_8_VITIS_LOOP_98_9 top_kernel
INFO-FLOW: Handling components in module [top_kernel_Pipeline_VITIS_LOOP_34_1] ... 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_34_1.compgen.tcl 
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3] ... 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3.compgen.tcl 
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [top_kernel_Pipeline_VITIS_LOOP_61_4] ... 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_61_4.compgen.tcl 
INFO-FLOW: Found component top_kernel_sparsemux_17_3_24_1_1.
INFO-FLOW: Append model top_kernel_sparsemux_17_3_24_1_1
INFO-FLOW: Found component top_kernel_sdiv_38ns_24s_38_42_1.
INFO-FLOW: Append model top_kernel_sdiv_38ns_24s_38_42_1
INFO-FLOW: Found component top_kernel_sparsemux_17_3_24_1_1.
INFO-FLOW: Append model top_kernel_sparsemux_17_3_24_1_1
INFO-FLOW: Found component top_kernel_sparsemux_17_3_24_1_1.
INFO-FLOW: Append model top_kernel_sparsemux_17_3_24_1_1
INFO-FLOW: Found component top_kernel_sparsemux_17_3_24_1_1.
INFO-FLOW: Append model top_kernel_sparsemux_17_3_24_1_1
INFO-FLOW: Found component top_kernel_sparsemux_17_3_24_1_1.
INFO-FLOW: Append model top_kernel_sparsemux_17_3_24_1_1
INFO-FLOW: Found component top_kernel_sparsemux_17_3_24_1_1.
INFO-FLOW: Append model top_kernel_sparsemux_17_3_24_1_1
INFO-FLOW: Found component top_kernel_sparsemux_17_3_24_1_1.
INFO-FLOW: Append model top_kernel_sparsemux_17_3_24_1_1
INFO-FLOW: Found component top_kernel_sparsemux_17_3_24_1_1.
INFO-FLOW: Append model top_kernel_sparsemux_17_3_24_1_1
INFO-FLOW: Found component top_kernel_sparsemux_129_7_24_1_1.
INFO-FLOW: Append model top_kernel_sparsemux_129_7_24_1_1
INFO-FLOW: Found component top_kernel_sparsemux_129_7_24_1_1.
INFO-FLOW: Append model top_kernel_sparsemux_129_7_24_1_1
INFO-FLOW: Found component top_kernel_sparsemux_129_7_24_1_1.
INFO-FLOW: Append model top_kernel_sparsemux_129_7_24_1_1
INFO-FLOW: Found component top_kernel_sparsemux_129_7_24_1_1.
INFO-FLOW: Append model top_kernel_sparsemux_129_7_24_1_1
INFO-FLOW: Found component top_kernel_sparsemux_129_7_24_1_1.
INFO-FLOW: Append model top_kernel_sparsemux_129_7_24_1_1
INFO-FLOW: Found component top_kernel_sparsemux_129_7_24_1_1.
INFO-FLOW: Append model top_kernel_sparsemux_129_7_24_1_1
INFO-FLOW: Found component top_kernel_sparsemux_129_7_24_1_1.
INFO-FLOW: Append model top_kernel_sparsemux_129_7_24_1_1
INFO-FLOW: Found component top_kernel_sparsemux_129_7_24_1_1.
INFO-FLOW: Append model top_kernel_sparsemux_129_7_24_1_1
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [top_kernel_Pipeline_VITIS_LOOP_87_6] ... 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_87_6.compgen.tcl 
INFO-FLOW: Found component top_kernel_sparsemux_17_6_24_1_1.
INFO-FLOW: Append model top_kernel_sparsemux_17_6_24_1_1
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [top_kernel_Pipeline_VITIS_LOOP_97_8_VITIS_LOOP_98_9] ... 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_97_8_VITIS_LOOP_98_9.compgen.tcl 
INFO-FLOW: Found component top_kernel_mul_24s_24s_48_1_1.
INFO-FLOW: Append model top_kernel_mul_24s_24s_48_1_1
INFO-FLOW: Found component top_kernel_sparsemux_129_6_24_1_1.
INFO-FLOW: Append model top_kernel_sparsemux_129_6_24_1_1
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [top_kernel] ... 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.tcl 
INFO-FLOW: Found component top_kernel_denom_row_RAM_1P_BRAM_1R1W.
INFO-FLOW: Append model top_kernel_denom_row_RAM_1P_BRAM_1R1W
INFO-FLOW: Found component top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W.
INFO-FLOW: Append model top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W
INFO-FLOW: Found component top_kernel_A_m_axi.
INFO-FLOW: Append model top_kernel_A_m_axi
INFO-FLOW: Found component top_kernel_C_m_axi.
INFO-FLOW: Append model top_kernel_C_m_axi
INFO-FLOW: Found component top_kernel_control_s_axi.
INFO-FLOW: Append model top_kernel_control_s_axi
INFO-FLOW: Append model top_kernel_Pipeline_VITIS_LOOP_34_1
INFO-FLOW: Append model top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3
INFO-FLOW: Append model top_kernel_Pipeline_VITIS_LOOP_61_4
INFO-FLOW: Append model top_kernel_Pipeline_VITIS_LOOP_87_6
INFO-FLOW: Append model top_kernel_Pipeline_VITIS_LOOP_97_8_VITIS_LOOP_98_9
INFO-FLOW: Append model top_kernel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: top_kernel_flow_control_loop_pipe_sequential_init top_kernel_flow_control_loop_pipe_sequential_init top_kernel_sparsemux_17_3_24_1_1 top_kernel_sdiv_38ns_24s_38_42_1 top_kernel_sparsemux_17_3_24_1_1 top_kernel_sparsemux_17_3_24_1_1 top_kernel_sparsemux_17_3_24_1_1 top_kernel_sparsemux_17_3_24_1_1 top_kernel_sparsemux_17_3_24_1_1 top_kernel_sparsemux_17_3_24_1_1 top_kernel_sparsemux_17_3_24_1_1 top_kernel_sparsemux_129_7_24_1_1 top_kernel_sparsemux_129_7_24_1_1 top_kernel_sparsemux_129_7_24_1_1 top_kernel_sparsemux_129_7_24_1_1 top_kernel_sparsemux_129_7_24_1_1 top_kernel_sparsemux_129_7_24_1_1 top_kernel_sparsemux_129_7_24_1_1 top_kernel_sparsemux_129_7_24_1_1 top_kernel_flow_control_loop_pipe_sequential_init top_kernel_sparsemux_17_6_24_1_1 top_kernel_flow_control_loop_pipe_sequential_init top_kernel_mul_24s_24s_48_1_1 top_kernel_sparsemux_129_6_24_1_1 top_kernel_flow_control_loop_pipe_sequential_init top_kernel_denom_row_RAM_1P_BRAM_1R1W top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W top_kernel_A_m_axi top_kernel_C_m_axi top_kernel_control_s_axi top_kernel_Pipeline_VITIS_LOOP_34_1 top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 top_kernel_Pipeline_VITIS_LOOP_61_4 top_kernel_Pipeline_VITIS_LOOP_87_6 top_kernel_Pipeline_VITIS_LOOP_97_8_VITIS_LOOP_98_9 top_kernel
INFO-FLOW: Generating /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_kernel_sparsemux_17_3_24_1_1
INFO-FLOW: To file: write model top_kernel_sdiv_38ns_24s_38_42_1
INFO-FLOW: To file: write model top_kernel_sparsemux_17_3_24_1_1
INFO-FLOW: To file: write model top_kernel_sparsemux_17_3_24_1_1
INFO-FLOW: To file: write model top_kernel_sparsemux_17_3_24_1_1
INFO-FLOW: To file: write model top_kernel_sparsemux_17_3_24_1_1
INFO-FLOW: To file: write model top_kernel_sparsemux_17_3_24_1_1
INFO-FLOW: To file: write model top_kernel_sparsemux_17_3_24_1_1
INFO-FLOW: To file: write model top_kernel_sparsemux_17_3_24_1_1
INFO-FLOW: To file: write model top_kernel_sparsemux_129_7_24_1_1
INFO-FLOW: To file: write model top_kernel_sparsemux_129_7_24_1_1
INFO-FLOW: To file: write model top_kernel_sparsemux_129_7_24_1_1
INFO-FLOW: To file: write model top_kernel_sparsemux_129_7_24_1_1
INFO-FLOW: To file: write model top_kernel_sparsemux_129_7_24_1_1
INFO-FLOW: To file: write model top_kernel_sparsemux_129_7_24_1_1
INFO-FLOW: To file: write model top_kernel_sparsemux_129_7_24_1_1
INFO-FLOW: To file: write model top_kernel_sparsemux_129_7_24_1_1
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_kernel_sparsemux_17_6_24_1_1
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_kernel_mul_24s_24s_48_1_1
INFO-FLOW: To file: write model top_kernel_sparsemux_129_6_24_1_1
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_kernel_denom_row_RAM_1P_BRAM_1R1W
INFO-FLOW: To file: write model top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W
INFO-FLOW: To file: write model top_kernel_A_m_axi
INFO-FLOW: To file: write model top_kernel_C_m_axi
INFO-FLOW: To file: write model top_kernel_control_s_axi
INFO-FLOW: To file: write model top_kernel_Pipeline_VITIS_LOOP_34_1
INFO-FLOW: To file: write model top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3
INFO-FLOW: To file: write model top_kernel_Pipeline_VITIS_LOOP_61_4
INFO-FLOW: To file: write model top_kernel_Pipeline_VITIS_LOOP_87_6
INFO-FLOW: To file: write model top_kernel_Pipeline_VITIS_LOOP_97_8_VITIS_LOOP_98_9
INFO-FLOW: To file: write model top_kernel
INFO-FLOW: Generating /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.15 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/vhdl' dstVlogDir='/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/vlog' tclDir='/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db' modelList='top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_sparsemux_17_3_24_1_1
top_kernel_sdiv_38ns_24s_38_42_1
top_kernel_sparsemux_17_3_24_1_1
top_kernel_sparsemux_17_3_24_1_1
top_kernel_sparsemux_17_3_24_1_1
top_kernel_sparsemux_17_3_24_1_1
top_kernel_sparsemux_17_3_24_1_1
top_kernel_sparsemux_17_3_24_1_1
top_kernel_sparsemux_17_3_24_1_1
top_kernel_sparsemux_129_7_24_1_1
top_kernel_sparsemux_129_7_24_1_1
top_kernel_sparsemux_129_7_24_1_1
top_kernel_sparsemux_129_7_24_1_1
top_kernel_sparsemux_129_7_24_1_1
top_kernel_sparsemux_129_7_24_1_1
top_kernel_sparsemux_129_7_24_1_1
top_kernel_sparsemux_129_7_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_sparsemux_17_6_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_mul_24s_24s_48_1_1
top_kernel_sparsemux_129_6_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_denom_row_RAM_1P_BRAM_1R1W
top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W
top_kernel_A_m_axi
top_kernel_C_m_axi
top_kernel_control_s_axi
top_kernel_Pipeline_VITIS_LOOP_34_1
top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3
top_kernel_Pipeline_VITIS_LOOP_61_4
top_kernel_Pipeline_VITIS_LOOP_87_6
top_kernel_Pipeline_VITIS_LOOP_97_8_VITIS_LOOP_98_9
top_kernel
' expOnly='0'
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_34_1.compgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3.compgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_61_4.compgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_87_6.compgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_97_8_VITIS_LOOP_98_9.compgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.tcl 
Execute           source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.85 seconds. CPU system time: 0.15 seconds. Elapsed time: 1.72 seconds; current allocated memory: 0.000 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='top_kernel_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.4 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_sparsemux_17_3_24_1_1
top_kernel_sdiv_38ns_24s_38_42_1
top_kernel_sparsemux_17_3_24_1_1
top_kernel_sparsemux_17_3_24_1_1
top_kernel_sparsemux_17_3_24_1_1
top_kernel_sparsemux_17_3_24_1_1
top_kernel_sparsemux_17_3_24_1_1
top_kernel_sparsemux_17_3_24_1_1
top_kernel_sparsemux_17_3_24_1_1
top_kernel_sparsemux_129_7_24_1_1
top_kernel_sparsemux_129_7_24_1_1
top_kernel_sparsemux_129_7_24_1_1
top_kernel_sparsemux_129_7_24_1_1
top_kernel_sparsemux_129_7_24_1_1
top_kernel_sparsemux_129_7_24_1_1
top_kernel_sparsemux_129_7_24_1_1
top_kernel_sparsemux_129_7_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_sparsemux_17_6_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_mul_24s_24s_48_1_1
top_kernel_sparsemux_129_6_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_denom_row_RAM_1P_BRAM_1R1W
top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W
top_kernel_A_m_axi
top_kernel_C_m_axi
top_kernel_control_s_axi
top_kernel_Pipeline_VITIS_LOOP_34_1
top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3
top_kernel_Pipeline_VITIS_LOOP_61_4
top_kernel_Pipeline_VITIS_LOOP_87_6
top_kernel_Pipeline_VITIS_LOOP_97_8_VITIS_LOOP_98_9
top_kernel
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top-io-be.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_34_1.tbgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3.tbgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_61_4.tbgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_87_6.tbgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_97_8_VITIS_LOOP_98_9.tbgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.constraint.tcl 
Execute         sc_get_clocks top_kernel 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME A_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME A DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME C_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME C DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} cache_nodes {} report_dict {TOPINST top_kernel MODULE2INSTS {top_kernel top_kernel top_kernel_Pipeline_VITIS_LOOP_34_1 grp_top_kernel_Pipeline_VITIS_LOOP_34_1_fu_667 top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 grp_top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3_fu_735 top_kernel_Pipeline_VITIS_LOOP_61_4 grp_top_kernel_Pipeline_VITIS_LOOP_61_4_fu_760 top_kernel_Pipeline_VITIS_LOOP_87_6 grp_top_kernel_Pipeline_VITIS_LOOP_87_6_fu_863 top_kernel_Pipeline_VITIS_LOOP_97_8_VITIS_LOOP_98_9 grp_top_kernel_Pipeline_VITIS_LOOP_97_8_VITIS_LOOP_98_9_fu_995} INST2MODULE {top_kernel top_kernel grp_top_kernel_Pipeline_VITIS_LOOP_34_1_fu_667 top_kernel_Pipeline_VITIS_LOOP_34_1 grp_top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3_fu_735 top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 grp_top_kernel_Pipeline_VITIS_LOOP_61_4_fu_760 top_kernel_Pipeline_VITIS_LOOP_61_4 grp_top_kernel_Pipeline_VITIS_LOOP_87_6_fu_863 top_kernel_Pipeline_VITIS_LOOP_87_6 grp_top_kernel_Pipeline_VITIS_LOOP_97_8_VITIS_LOOP_98_9_fu_995 top_kernel_Pipeline_VITIS_LOOP_97_8_VITIS_LOOP_98_9} INSTDATA {top_kernel {DEPTH 1 CHILDREN {grp_top_kernel_Pipeline_VITIS_LOOP_34_1_fu_667 grp_top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3_fu_735 grp_top_kernel_Pipeline_VITIS_LOOP_61_4_fu_760 grp_top_kernel_Pipeline_VITIS_LOOP_87_6_fu_863 grp_top_kernel_Pipeline_VITIS_LOOP_97_8_VITIS_LOOP_98_9_fu_995}} grp_top_kernel_Pipeline_VITIS_LOOP_34_1_fu_667 {DEPTH 2 CHILDREN {}} grp_top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3_fu_735 {DEPTH 2 CHILDREN {}} grp_top_kernel_Pipeline_VITIS_LOOP_61_4_fu_760 {DEPTH 2 CHILDREN {}} grp_top_kernel_Pipeline_VITIS_LOOP_87_6_fu_863 {DEPTH 2 CHILDREN {}} grp_top_kernel_Pipeline_VITIS_LOOP_97_8_VITIS_LOOP_98_9_fu_995 {DEPTH 2 CHILDREN {}}} MODULEDATA {top_kernel_Pipeline_VITIS_LOOP_34_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln34_fu_804_p2 SOURCE top.cpp:34 VARIABLE icmp_ln34 LOOP VITIS_LOOP_34_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_fu_810_p2 SOURCE top.cpp:34 VARIABLE add_ln34 LOOP VITIS_LOOP_34_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln40_fu_295_p2 SOURCE top.cpp:40 VARIABLE icmp_ln40 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_1_fu_301_p2 SOURCE top.cpp:40 VARIABLE add_ln40_1 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_fu_331_p2 SOURCE top.cpp:40 VARIABLE add_ln40 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln42_fu_337_p2 SOURCE top.cpp:42 VARIABLE icmp_ln42 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln40_fu_343_p3 SOURCE top.cpp:40 VARIABLE select_ln40 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln40_1_fu_351_p3 SOURCE top.cpp:40 VARIABLE select_ln40_1 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln40_2_fu_359_p3 SOURCE top.cpp:40 VARIABLE select_ln40_2 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_fu_435_p2 SOURCE top.cpp:46 VARIABLE add_ln46 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_1_fu_440_p2 SOURCE top.cpp:46 VARIABLE add_ln46_1 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln46_fu_462_p2 SOURCE top.cpp:46 VARIABLE xor_ln46 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln46_fu_468_p2 SOURCE top.cpp:46 VARIABLE and_ln46 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln46_1_fu_474_p2 SOURCE top.cpp:46 VARIABLE xor_ln46_1 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln46_fu_480_p3 SOURCE top.cpp:46 VARIABLE select_ln46 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln46_1_fu_488_p3 SOURCE top.cpp:46 VARIABLE select_ln46_1 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_fu_496_p2 SOURCE top.cpp:42 VARIABLE add_ln42 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln42_1_fu_502_p2 SOURCE top.cpp:42 VARIABLE icmp_ln42_1 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_fu_512_p2 SOURCE top.cpp:48 VARIABLE add_ln48 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln48_fu_538_p2 SOURCE top.cpp:48 VARIABLE xor_ln48 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln48_fu_544_p2 SOURCE top.cpp:48 VARIABLE and_ln48 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln48_1_fu_550_p2 SOURCE top.cpp:48 VARIABLE xor_ln48_1 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln48_fu_556_p3 SOURCE top.cpp:48 VARIABLE select_ln48 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln48_1_fu_564_p3 SOURCE top.cpp:48 VARIABLE select_ln48_1 LOOP VITIS_LOOP_40_2_VITIS_LOOP_42_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} top_kernel_Pipeline_VITIS_LOOP_61_4 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln61_fu_3806_p2 SOURCE top.cpp:61 VARIABLE icmp_ln61 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME idx_2_fu_3812_p2 SOURCE top.cpp:61 VARIABLE idx_2 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_fu_3961_p2 SOURCE top.cpp:67 VARIABLE add_ln67 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U76 SOURCE top.cpp:67 VARIABLE tmp LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U77 SOURCE top.cpp:67 VARIABLE sdiv_ln67 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln67_fu_4939_p2 SOURCE top.cpp:67 VARIABLE icmp_ln67 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln67_1_fu_4945_p2 SOURCE top.cpp:67 VARIABLE icmp_ln67_1 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln67_fu_4951_p2 SOURCE top.cpp:67 VARIABLE or_ln67 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln67_fu_4957_p2 SOURCE top.cpp:67 VARIABLE xor_ln67 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln67_fu_4963_p2 SOURCE top.cpp:67 VARIABLE and_ln67 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln67_1_fu_4969_p2 SOURCE top.cpp:67 VARIABLE xor_ln67_1 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln67_1_fu_4975_p2 SOURCE top.cpp:67 VARIABLE or_ln67_1 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln67_1_fu_4981_p2 SOURCE top.cpp:67 VARIABLE and_ln67_1 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln67_fu_4987_p3 SOURCE top.cpp:67 VARIABLE select_ln67 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln67_2_fu_4995_p2 SOURCE top.cpp:67 VARIABLE or_ln67_2 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME t_1_fu_5001_p3 SOURCE top.cpp:67 VARIABLE t_1 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_129_7_24_1_1_U92 SOURCE top.cpp:69 VARIABLE tmp_s LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sum_64_fu_5289_p2 SOURCE top.cpp:69 VARIABLE col_sum_64 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln69_1_fu_5295_p2 SOURCE top.cpp:69 VARIABLE add_ln69_1 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln69_fu_5301_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_fu_5323_p2 SOURCE top.cpp:69 VARIABLE xor_ln69 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_fu_5329_p2 SOURCE top.cpp:69 VARIABLE and_ln69 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_1_fu_5335_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_1 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_1_fu_5341_p2 SOURCE top.cpp:69 VARIABLE and_ln69_1 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_2_fu_5347_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_2 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_3_fu_3979_p2 SOURCE top.cpp:66 VARIABLE j_3 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_1_fu_3995_p2 SOURCE top.cpp:67 VARIABLE add_ln67_1 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U78 SOURCE top.cpp:67 VARIABLE tmp_33 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U79 SOURCE top.cpp:67 VARIABLE sdiv_ln67_1 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln67_2_fu_5514_p2 SOURCE top.cpp:67 VARIABLE icmp_ln67_2 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln67_3_fu_5520_p2 SOURCE top.cpp:67 VARIABLE icmp_ln67_3 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln67_3_fu_5526_p2 SOURCE top.cpp:67 VARIABLE or_ln67_3 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln67_2_fu_5532_p2 SOURCE top.cpp:67 VARIABLE xor_ln67_2 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln67_2_fu_5538_p2 SOURCE top.cpp:67 VARIABLE and_ln67_2 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln67_3_fu_5544_p2 SOURCE top.cpp:67 VARIABLE xor_ln67_3 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln67_4_fu_5550_p2 SOURCE top.cpp:67 VARIABLE or_ln67_4 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln67_3_fu_5556_p2 SOURCE top.cpp:67 VARIABLE and_ln67_3 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln67_2_fu_5562_p3 SOURCE top.cpp:67 VARIABLE select_ln67_2 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln67_5_fu_5570_p2 SOURCE top.cpp:67 VARIABLE or_ln67_5 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME t_3_fu_5576_p3 SOURCE top.cpp:67 VARIABLE t_3 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_129_7_24_1_1_U93 SOURCE top.cpp:69 VARIABLE tmp_35 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sum_65_fu_6641_p2 SOURCE top.cpp:69 VARIABLE col_sum_65 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln69_2_fu_6646_p2 SOURCE top.cpp:69 VARIABLE add_ln69_2 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln69_1_fu_6652_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_1 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_3_fu_6674_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_3 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_2_fu_6680_p2 SOURCE top.cpp:69 VARIABLE and_ln69_2 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_4_fu_6686_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_4 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_3_fu_6692_p2 SOURCE top.cpp:69 VARIABLE and_ln69_3 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_5_fu_6698_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_5 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_4_fu_4013_p2 SOURCE top.cpp:66 VARIABLE j_4 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_2_fu_4029_p2 SOURCE top.cpp:67 VARIABLE add_ln67_2 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U80 SOURCE top.cpp:67 VARIABLE tmp_36 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U81 SOURCE top.cpp:67 VARIABLE sdiv_ln67_2 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln67_4_fu_5622_p2 SOURCE top.cpp:67 VARIABLE icmp_ln67_4 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln67_5_fu_5628_p2 SOURCE top.cpp:67 VARIABLE icmp_ln67_5 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln67_6_fu_5634_p2 SOURCE top.cpp:67 VARIABLE or_ln67_6 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln67_4_fu_5640_p2 SOURCE top.cpp:67 VARIABLE xor_ln67_4 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln67_4_fu_5646_p2 SOURCE top.cpp:67 VARIABLE and_ln67_4 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln67_5_fu_5652_p2 SOURCE top.cpp:67 VARIABLE xor_ln67_5 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln67_7_fu_5658_p2 SOURCE top.cpp:67 VARIABLE or_ln67_7 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln67_5_fu_5664_p2 SOURCE top.cpp:67 VARIABLE and_ln67_5 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln67_4_fu_5670_p3 SOURCE top.cpp:67 VARIABLE select_ln67_4 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln67_8_fu_5678_p2 SOURCE top.cpp:67 VARIABLE or_ln67_8 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME t_5_fu_5684_p3 SOURCE top.cpp:67 VARIABLE t_5 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_129_7_24_1_1_U94 SOURCE top.cpp:69 VARIABLE tmp_48 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sum_66_fu_7236_p2 SOURCE top.cpp:69 VARIABLE col_sum_66 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln69_3_fu_7241_p2 SOURCE top.cpp:69 VARIABLE add_ln69_3 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln69_2_fu_7247_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_2 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_6_fu_7269_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_6 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_4_fu_7275_p2 SOURCE top.cpp:69 VARIABLE and_ln69_4 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_7_fu_7281_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_7 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_5_fu_7287_p2 SOURCE top.cpp:69 VARIABLE and_ln69_5 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_8_fu_7293_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_8 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_5_fu_4047_p2 SOURCE top.cpp:66 VARIABLE j_5 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_3_fu_4063_p2 SOURCE top.cpp:67 VARIABLE add_ln67_3 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U82 SOURCE top.cpp:67 VARIABLE tmp_51 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U83 SOURCE top.cpp:67 VARIABLE sdiv_ln67_3 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln67_6_fu_5730_p2 SOURCE top.cpp:67 VARIABLE icmp_ln67_6 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln67_7_fu_5736_p2 SOURCE top.cpp:67 VARIABLE icmp_ln67_7 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln67_9_fu_5742_p2 SOURCE top.cpp:67 VARIABLE or_ln67_9 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln67_6_fu_5748_p2 SOURCE top.cpp:67 VARIABLE xor_ln67_6 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln67_6_fu_5754_p2 SOURCE top.cpp:67 VARIABLE and_ln67_6 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln67_7_fu_5760_p2 SOURCE top.cpp:67 VARIABLE xor_ln67_7 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln67_10_fu_5766_p2 SOURCE top.cpp:67 VARIABLE or_ln67_10 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln67_7_fu_5772_p2 SOURCE top.cpp:67 VARIABLE and_ln67_7 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln67_6_fu_5778_p3 SOURCE top.cpp:67 VARIABLE select_ln67_6 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln67_11_fu_5786_p2 SOURCE top.cpp:67 VARIABLE or_ln67_11 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME t_7_fu_5792_p3 SOURCE top.cpp:67 VARIABLE t_7 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_129_7_24_1_1_U95 SOURCE top.cpp:69 VARIABLE tmp_55 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sum_67_fu_7831_p2 SOURCE top.cpp:69 VARIABLE col_sum_67 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln69_4_fu_7836_p2 SOURCE top.cpp:69 VARIABLE add_ln69_4 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln69_3_fu_7842_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_3 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_9_fu_7864_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_9 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_6_fu_7870_p2 SOURCE top.cpp:69 VARIABLE and_ln69_6 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_10_fu_7876_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_10 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_7_fu_7882_p2 SOURCE top.cpp:69 VARIABLE and_ln69_7 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_11_fu_7888_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_11 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_6_fu_4081_p2 SOURCE top.cpp:66 VARIABLE j_6 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_4_fu_4097_p2 SOURCE top.cpp:67 VARIABLE add_ln67_4 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U84 SOURCE top.cpp:67 VARIABLE tmp_58 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U85 SOURCE top.cpp:67 VARIABLE sdiv_ln67_4 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln67_8_fu_5838_p2 SOURCE top.cpp:67 VARIABLE icmp_ln67_8 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln67_9_fu_5844_p2 SOURCE top.cpp:67 VARIABLE icmp_ln67_9 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln67_12_fu_5850_p2 SOURCE top.cpp:67 VARIABLE or_ln67_12 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln67_8_fu_5856_p2 SOURCE top.cpp:67 VARIABLE xor_ln67_8 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln67_8_fu_5862_p2 SOURCE top.cpp:67 VARIABLE and_ln67_8 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln67_9_fu_5868_p2 SOURCE top.cpp:67 VARIABLE xor_ln67_9 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln67_13_fu_5874_p2 SOURCE top.cpp:67 VARIABLE or_ln67_13 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln67_9_fu_5880_p2 SOURCE top.cpp:67 VARIABLE and_ln67_9 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln67_8_fu_5886_p3 SOURCE top.cpp:67 VARIABLE select_ln67_8 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln67_14_fu_5894_p2 SOURCE top.cpp:67 VARIABLE or_ln67_14 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME t_9_fu_5900_p3 SOURCE top.cpp:67 VARIABLE t_9 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_129_7_24_1_1_U96 SOURCE top.cpp:69 VARIABLE tmp_62 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sum_68_fu_8426_p2 SOURCE top.cpp:69 VARIABLE col_sum_68 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln69_5_fu_8431_p2 SOURCE top.cpp:69 VARIABLE add_ln69_5 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln69_4_fu_8437_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_4 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_12_fu_8459_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_12 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_8_fu_8465_p2 SOURCE top.cpp:69 VARIABLE and_ln69_8 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_13_fu_8471_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_13 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_9_fu_8477_p2 SOURCE top.cpp:69 VARIABLE and_ln69_9 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_14_fu_8483_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_14 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_7_fu_4115_p2 SOURCE top.cpp:66 VARIABLE j_7 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_5_fu_4131_p2 SOURCE top.cpp:67 VARIABLE add_ln67_5 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U86 SOURCE top.cpp:67 VARIABLE tmp_65 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U87 SOURCE top.cpp:67 VARIABLE sdiv_ln67_5 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln67_10_fu_5946_p2 SOURCE top.cpp:67 VARIABLE icmp_ln67_10 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln67_11_fu_5952_p2 SOURCE top.cpp:67 VARIABLE icmp_ln67_11 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln67_15_fu_5958_p2 SOURCE top.cpp:67 VARIABLE or_ln67_15 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln67_10_fu_5964_p2 SOURCE top.cpp:67 VARIABLE xor_ln67_10 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln67_10_fu_5970_p2 SOURCE top.cpp:67 VARIABLE and_ln67_10 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln67_11_fu_5976_p2 SOURCE top.cpp:67 VARIABLE xor_ln67_11 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln67_16_fu_5982_p2 SOURCE top.cpp:67 VARIABLE or_ln67_16 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln67_11_fu_5988_p2 SOURCE top.cpp:67 VARIABLE and_ln67_11 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln67_10_fu_5994_p3 SOURCE top.cpp:67 VARIABLE select_ln67_10 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln67_17_fu_6002_p2 SOURCE top.cpp:67 VARIABLE or_ln67_17 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME t_11_fu_6008_p3 SOURCE top.cpp:67 VARIABLE t_11 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_129_7_24_1_1_U97 SOURCE top.cpp:69 VARIABLE tmp_69 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sum_69_fu_9021_p2 SOURCE top.cpp:69 VARIABLE col_sum_69 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln69_6_fu_9026_p2 SOURCE top.cpp:69 VARIABLE add_ln69_6 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln69_5_fu_9032_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_5 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_15_fu_9054_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_15 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_10_fu_9060_p2 SOURCE top.cpp:69 VARIABLE and_ln69_10 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_16_fu_9066_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_16 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_11_fu_9072_p2 SOURCE top.cpp:69 VARIABLE and_ln69_11 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_17_fu_9078_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_17 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_8_fu_4149_p2 SOURCE top.cpp:66 VARIABLE j_8 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_6_fu_4165_p2 SOURCE top.cpp:67 VARIABLE add_ln67_6 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U88 SOURCE top.cpp:67 VARIABLE tmp_72 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U89 SOURCE top.cpp:67 VARIABLE sdiv_ln67_6 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln67_12_fu_6054_p2 SOURCE top.cpp:67 VARIABLE icmp_ln67_12 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln67_13_fu_6060_p2 SOURCE top.cpp:67 VARIABLE icmp_ln67_13 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln67_18_fu_6066_p2 SOURCE top.cpp:67 VARIABLE or_ln67_18 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln67_12_fu_6072_p2 SOURCE top.cpp:67 VARIABLE xor_ln67_12 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln67_12_fu_6078_p2 SOURCE top.cpp:67 VARIABLE and_ln67_12 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln67_13_fu_6084_p2 SOURCE top.cpp:67 VARIABLE xor_ln67_13 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln67_19_fu_6090_p2 SOURCE top.cpp:67 VARIABLE or_ln67_19 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln67_13_fu_6096_p2 SOURCE top.cpp:67 VARIABLE and_ln67_13 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln67_12_fu_6102_p3 SOURCE top.cpp:67 VARIABLE select_ln67_12 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln67_20_fu_6110_p2 SOURCE top.cpp:67 VARIABLE or_ln67_20 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME t_13_fu_6116_p3 SOURCE top.cpp:67 VARIABLE t_13 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_129_7_24_1_1_U98 SOURCE top.cpp:69 VARIABLE tmp_76 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sum_70_fu_9616_p2 SOURCE top.cpp:69 VARIABLE col_sum_70 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln69_7_fu_9621_p2 SOURCE top.cpp:69 VARIABLE add_ln69_7 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln69_6_fu_9627_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_6 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_18_fu_9649_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_18 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_12_fu_9655_p2 SOURCE top.cpp:69 VARIABLE and_ln69_12 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_19_fu_9661_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_19 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_13_fu_9667_p2 SOURCE top.cpp:69 VARIABLE and_ln69_13 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_20_fu_9673_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_20 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_9_fu_4183_p2 SOURCE top.cpp:66 VARIABLE j_9 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_7_fu_4199_p2 SOURCE top.cpp:67 VARIABLE add_ln67_7 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U90 SOURCE top.cpp:67 VARIABLE tmp_79 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U91 SOURCE top.cpp:67 VARIABLE sdiv_ln67_7 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln67_14_fu_6162_p2 SOURCE top.cpp:67 VARIABLE icmp_ln67_14 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln67_15_fu_6168_p2 SOURCE top.cpp:67 VARIABLE icmp_ln67_15 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln67_21_fu_6174_p2 SOURCE top.cpp:67 VARIABLE or_ln67_21 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln67_14_fu_6180_p2 SOURCE top.cpp:67 VARIABLE xor_ln67_14 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln67_14_fu_6186_p2 SOURCE top.cpp:67 VARIABLE and_ln67_14 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln67_15_fu_6192_p2 SOURCE top.cpp:67 VARIABLE xor_ln67_15 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln67_22_fu_6198_p2 SOURCE top.cpp:67 VARIABLE or_ln67_22 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln67_15_fu_6204_p2 SOURCE top.cpp:67 VARIABLE and_ln67_15 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln67_14_fu_6210_p3 SOURCE top.cpp:67 VARIABLE select_ln67_14 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln67_23_fu_6218_p2 SOURCE top.cpp:67 VARIABLE or_ln67_23 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME t_15_fu_6224_p3 SOURCE top.cpp:67 VARIABLE t_15 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_129_7_24_1_1_U99 SOURCE top.cpp:69 VARIABLE tmp_83 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sum_71_fu_10211_p2 SOURCE top.cpp:69 VARIABLE col_sum_71 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln69_8_fu_10216_p2 SOURCE top.cpp:69 VARIABLE add_ln69_8 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln69_7_fu_10222_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_7 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_21_fu_10244_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_21 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_14_fu_10250_p2 SOURCE top.cpp:69 VARIABLE and_ln69_14 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_22_fu_10256_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_22 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_15_fu_10262_p2 SOURCE top.cpp:69 VARIABLE and_ln69_15 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_23_fu_10268_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_23 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME b_4_fu_3844_p2 SOURCE top.cpp:73 VARIABLE b_4 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME jb_fu_3850_p2 SOURCE top.cpp:74 VARIABLE jb LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln76_fu_3856_p2 SOURCE top.cpp:76 VARIABLE icmp_ln76 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_2_fu_3862_p2 SOURCE top.cpp:79 VARIABLE i_2 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln80_fu_3878_p2 SOURCE top.cpp:80 VARIABLE icmp_ln80 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln80_fu_3889_p2 SOURCE top.cpp:80 VARIABLE and_ln80 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME denom_reg_2_fu_4217_p3 SOURCE top.cpp:80 VARIABLE denom_reg_2 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME jb_1_fu_3895_p3 SOURCE top.cpp:76 VARIABLE jb_1 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME b_1_fu_3903_p3 SOURCE top.cpp:76 VARIABLE b_1 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_3_fu_3911_p3 SOURCE top.cpp:76 VARIABLE i_3 LOOP VITIS_LOOP_61_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} top_kernel_Pipeline_VITIS_LOOP_87_6 {BINDINFO {{BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_6_24_1_1_U199 SOURCE top.cpp:92 VARIABLE tmp_6 LOOP VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln92_fu_1494_p2 SOURCE top.cpp:92 VARIABLE sub_ln92 LOOP VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln92_1_fu_1514_p2 SOURCE top.cpp:92 VARIABLE sub_ln92_1 LOOP VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_64_fu_1534_p3 SOURCE top.cpp:92 VARIABLE scale_64 LOOP VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_6_24_1_1_U200 SOURCE top.cpp:92 VARIABLE tmp_s LOOP VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln92_2_fu_1602_p2 SOURCE top.cpp:92 VARIABLE sub_ln92_2 LOOP VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln92_3_fu_1622_p2 SOURCE top.cpp:92 VARIABLE sub_ln92_3 LOOP VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_65_fu_1642_p3 SOURCE top.cpp:92 VARIABLE scale_65 LOOP VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_6_24_1_1_U201 SOURCE top.cpp:92 VARIABLE tmp_13 LOOP VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln92_4_fu_1710_p2 SOURCE top.cpp:92 VARIABLE sub_ln92_4 LOOP VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln92_5_fu_1730_p2 SOURCE top.cpp:92 VARIABLE sub_ln92_5 LOOP VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_66_fu_1750_p3 SOURCE top.cpp:92 VARIABLE scale_66 LOOP VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_6_24_1_1_U202 SOURCE top.cpp:92 VARIABLE tmp_17 LOOP VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln92_6_fu_1818_p2 SOURCE top.cpp:92 VARIABLE sub_ln92_6 LOOP VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln92_7_fu_1838_p2 SOURCE top.cpp:92 VARIABLE sub_ln92_7 LOOP VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_67_fu_1858_p3 SOURCE top.cpp:92 VARIABLE scale_67 LOOP VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_6_24_1_1_U203 SOURCE top.cpp:92 VARIABLE tmp_21 LOOP VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln92_8_fu_1926_p2 SOURCE top.cpp:92 VARIABLE sub_ln92_8 LOOP VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln92_9_fu_1946_p2 SOURCE top.cpp:92 VARIABLE sub_ln92_9 LOOP VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_68_fu_1966_p3 SOURCE top.cpp:92 VARIABLE scale_68 LOOP VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_6_24_1_1_U204 SOURCE top.cpp:92 VARIABLE tmp_24 LOOP VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln92_10_fu_2034_p2 SOURCE top.cpp:92 VARIABLE sub_ln92_10 LOOP VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln92_11_fu_2054_p2 SOURCE top.cpp:92 VARIABLE sub_ln92_11 LOOP VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_69_fu_2074_p3 SOURCE top.cpp:92 VARIABLE scale_69 LOOP VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_6_24_1_1_U205 SOURCE top.cpp:92 VARIABLE tmp_27 LOOP VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln92_12_fu_2142_p2 SOURCE top.cpp:92 VARIABLE sub_ln92_12 LOOP VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln92_13_fu_2162_p2 SOURCE top.cpp:92 VARIABLE sub_ln92_13 LOOP VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_70_fu_2182_p3 SOURCE top.cpp:92 VARIABLE scale_70 LOOP VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_6_24_1_1_U206 SOURCE top.cpp:92 VARIABLE tmp_30 LOOP VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln92_14_fu_2250_p2 SOURCE top.cpp:92 VARIABLE sub_ln92_14 LOOP VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln92_15_fu_2270_p2 SOURCE top.cpp:92 VARIABLE sub_ln92_15 LOOP VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_71_fu_2290_p3 SOURCE top.cpp:92 VARIABLE scale_71 LOOP VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_fu_2640_p2 SOURCE top.cpp:87 VARIABLE add_ln87 LOOP VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} top_kernel_Pipeline_VITIS_LOOP_97_8_VITIS_LOOP_98_9 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln97_fu_946_p2 SOURCE top.cpp:97 VARIABLE icmp_ln97 LOOP VITIS_LOOP_97_8_VITIS_LOOP_98_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln97_1_fu_952_p2 SOURCE top.cpp:97 VARIABLE add_ln97_1 LOOP VITIS_LOOP_97_8_VITIS_LOOP_98_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln97_fu_964_p2 SOURCE top.cpp:97 VARIABLE add_ln97 LOOP VITIS_LOOP_97_8_VITIS_LOOP_98_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln98_fu_970_p2 SOURCE top.cpp:98 VARIABLE icmp_ln98 LOOP VITIS_LOOP_97_8_VITIS_LOOP_98_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln97_fu_976_p3 SOURCE top.cpp:97 VARIABLE select_ln97 LOOP VITIS_LOOP_97_8_VITIS_LOOP_98_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln97_1_fu_984_p3 SOURCE top.cpp:97 VARIABLE select_ln97_1 LOOP VITIS_LOOP_97_8_VITIS_LOOP_98_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U338 SOURCE top.cpp:100 VARIABLE tmp_1 LOOP VITIS_LOOP_97_8_VITIS_LOOP_98_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_129_6_24_1_1_U337 SOURCE top.cpp:100 VARIABLE tmp_2 LOOP VITIS_LOOP_97_8_VITIS_LOOP_98_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_24s_48_1_1_U336 SOURCE top.cpp:100 VARIABLE mul_ln100 LOOP VITIS_LOOP_97_8_VITIS_LOOP_98_9 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln100_fu_1404_p2 SOURCE top.cpp:100 VARIABLE add_ln100 LOOP VITIS_LOOP_97_8_VITIS_LOOP_98_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln100_fu_1418_p2 SOURCE top.cpp:100 VARIABLE xor_ln100 LOOP VITIS_LOOP_97_8_VITIS_LOOP_98_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln100_fu_1424_p2 SOURCE top.cpp:100 VARIABLE and_ln100 LOOP VITIS_LOOP_97_8_VITIS_LOOP_98_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln100_fu_1446_p2 SOURCE top.cpp:100 VARIABLE icmp_ln100 LOOP VITIS_LOOP_97_8_VITIS_LOOP_98_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln100_1_fu_1460_p2 SOURCE top.cpp:100 VARIABLE icmp_ln100_1 LOOP VITIS_LOOP_97_8_VITIS_LOOP_98_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln100_2_fu_1466_p2 SOURCE top.cpp:100 VARIABLE icmp_ln100_2 LOOP VITIS_LOOP_97_8_VITIS_LOOP_98_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln100_fu_1472_p3 SOURCE top.cpp:100 VARIABLE select_ln100 LOOP VITIS_LOOP_97_8_VITIS_LOOP_98_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln100_1_fu_1480_p2 SOURCE top.cpp:100 VARIABLE xor_ln100_1 LOOP VITIS_LOOP_97_8_VITIS_LOOP_98_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln100_1_fu_1486_p2 SOURCE top.cpp:100 VARIABLE and_ln100_1 LOOP VITIS_LOOP_97_8_VITIS_LOOP_98_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln100_1_fu_1492_p3 SOURCE top.cpp:100 VARIABLE select_ln100_1 LOOP VITIS_LOOP_97_8_VITIS_LOOP_98_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln100_2_fu_1500_p2 SOURCE top.cpp:100 VARIABLE and_ln100_2 LOOP VITIS_LOOP_97_8_VITIS_LOOP_98_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln100_2_fu_1506_p2 SOURCE top.cpp:100 VARIABLE xor_ln100_2 LOOP VITIS_LOOP_97_8_VITIS_LOOP_98_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln100_fu_1512_p2 SOURCE top.cpp:100 VARIABLE or_ln100 LOOP VITIS_LOOP_97_8_VITIS_LOOP_98_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln100_3_fu_1518_p2 SOURCE top.cpp:100 VARIABLE xor_ln100_3 LOOP VITIS_LOOP_97_8_VITIS_LOOP_98_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln100_3_fu_1524_p2 SOURCE top.cpp:100 VARIABLE and_ln100_3 LOOP VITIS_LOOP_97_8_VITIS_LOOP_98_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln100_4_fu_1530_p2 SOURCE top.cpp:100 VARIABLE and_ln100_4 LOOP VITIS_LOOP_97_8_VITIS_LOOP_98_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln100_2_fu_1536_p2 SOURCE top.cpp:100 VARIABLE or_ln100_2 LOOP VITIS_LOOP_97_8_VITIS_LOOP_98_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln100_4_fu_1542_p2 SOURCE top.cpp:100 VARIABLE xor_ln100_4 LOOP VITIS_LOOP_97_8_VITIS_LOOP_98_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln100_5_fu_1548_p2 SOURCE top.cpp:100 VARIABLE and_ln100_5 LOOP VITIS_LOOP_97_8_VITIS_LOOP_98_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln100_2_fu_1554_p3 SOURCE top.cpp:100 VARIABLE select_ln100_2 LOOP VITIS_LOOP_97_8_VITIS_LOOP_98_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln100_1_fu_1562_p2 SOURCE top.cpp:100 VARIABLE or_ln100_1 LOOP VITIS_LOOP_97_8_VITIS_LOOP_98_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln100_3_fu_1568_p3 SOURCE top.cpp:100 VARIABLE select_ln100_3 LOOP VITIS_LOOP_97_8_VITIS_LOOP_98_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_fu_1298_p2 SOURCE top.cpp:98 VARIABLE add_ln98 LOOP VITIS_LOOP_97_8_VITIS_LOOP_98_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 2 BRAM 0 URAM 0}} top_kernel {BINDINFO {{BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME denom_row_U SOURCE {} VARIABLE denom_row LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true}} AREA {DSP 2 BRAM 51 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.18 seconds. CPU system time: 0.22 seconds. Elapsed time: 1.86 seconds; current allocated memory: 0.000 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for top_kernel.
Execute         syn_report -model top_kernel -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command       autosyn done; 254.67 sec.
Command     csynth_design done; 322.69 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:05:22; Allocated memory: 0.000 MB.
Execute     cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute       ::AP::init_summary_file cosim 
Execute         AP::app_get_file_relativeroot [AP::app_get_root] {}
Command       AP::init_summary_file done; 7.63 sec.
Execute       write_ini /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg -apsfile /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/hls.aps -filepaths relative 
Execute         send_msg_by_id INFO @200-1915@%s /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.15 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/cosimDB.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -Wno-unknown-pragmas -Wno-unknown-pragmas -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ -I /tools/software/xilinx/2025.1.1/Vitis/include -I include /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/host.cpp -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/host.cpp_pre.cpp -std=gnu++14 -D__DSP48E2__ --gcc-toolchain=/tools/software/xilinx/2025.1.1/Vitis/tps/lnx64/gcc-8.3.0 > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/host.cpp.clang.autosim-tb.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/host.cpp.clang.autosim-tb.err.log
INFO-FLOW: TB processing: /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/host.cpp /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/host.cpp_pre.cpp
Execute       clang_tidy xilinx-tb-process -desc tb-process /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/host.cpp_pre.cpp.tb.cpp std=gnu++14 
INFO-FLOW: exec /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/host.cpp_pre.cpp.tb.cpp -- -std=gnu++14 -fhls -ferror-limit=0
Command       clang_tidy done; 3.6 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ -I /tools/software/xilinx/2025.1.1/Vitis/include -I include /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/top.cpp -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/top.cpp_pre.cpp -std=gnu++14 -D__DSP48E2__ --gcc-toolchain=/tools/software/xilinx/2025.1.1/Vitis/tps/lnx64/gcc-8.3.0 > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.cpp.clang.autosim-tb.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.cpp.clang.autosim-tb.err.log
INFO-FLOW: TB processing: /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/top.cpp /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/top.cpp_pre.cpp
Execute       clang_tidy xilinx-tb-process -desc tb-process /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/top.cpp_pre.cpp.tb.cpp std=gnu++14 
INFO-FLOW: exec /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/top.cpp_pre.cpp.tb.cpp -- -std=gnu++14 -fhls -ferror-limit=0
Command       clang_tidy done; 3.07 sec.
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/tb.status.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command       ap_source done; 0.41 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.DependenceCheck.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute       source .run_sim.tcl 
Execute         source check_sim.tcl 
Execute         source dataflow_monitor_API.tcl 
Execute         source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command       ap_source done; 81.74 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command     cosim_design done; 120.69 sec.
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:02:00; Allocated memory: 0.000 MB.
Execute     export_design -format ip_catalog -flow impl 
INFO: [HLS 200-1510] Running: export_design -format ip_catalog -flow impl 
Execute       config_export -flow=impl -format=ip_catalog 
Execute       write_ini /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg -apsfile /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/hls.aps -filepaths relative 
Execute         send_msg_by_id INFO @200-1915@%s /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg
Execute       ::AP::init_summary_file vivado-impl 
Execute         AP::app_get_file_relativeroot [AP::app_get_root] {}
Command       AP::init_summary_file done; 7.61 sec.
INFO-FLOW: DBG:PUTS: export_design_wrap: -flow impl -format ip_catalog -rtl verilog
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.15 sec.
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=top_kernel xml_exists=1
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/cosimDB.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to top_kernel
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=36 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_sparsemux_17_3_24_1_1
top_kernel_sdiv_38ns_24s_38_42_1
top_kernel_sparsemux_17_3_24_1_1
top_kernel_sparsemux_17_3_24_1_1
top_kernel_sparsemux_17_3_24_1_1
top_kernel_sparsemux_17_3_24_1_1
top_kernel_sparsemux_17_3_24_1_1
top_kernel_sparsemux_17_3_24_1_1
top_kernel_sparsemux_17_3_24_1_1
top_kernel_sparsemux_129_7_24_1_1
top_kernel_sparsemux_129_7_24_1_1
top_kernel_sparsemux_129_7_24_1_1
top_kernel_sparsemux_129_7_24_1_1
top_kernel_sparsemux_129_7_24_1_1
top_kernel_sparsemux_129_7_24_1_1
top_kernel_sparsemux_129_7_24_1_1
top_kernel_sparsemux_129_7_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_sparsemux_17_6_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_mul_24s_24s_48_1_1
top_kernel_sparsemux_129_6_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_denom_row_RAM_1P_BRAM_1R1W
top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W
top_kernel_A_m_axi
top_kernel_C_m_axi
top_kernel_control_s_axi
top_kernel_Pipeline_VITIS_LOOP_34_1
top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3
top_kernel_Pipeline_VITIS_LOOP_61_4
top_kernel_Pipeline_VITIS_LOOP_87_6
top_kernel_Pipeline_VITIS_LOOP_97_8_VITIS_LOOP_98_9
top_kernel
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top-io-be.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_34_1.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_61_4.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_87_6.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_97_8_VITIS_LOOP_98_9.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.constraint.tcl 
Execute       sc_get_clocks top_kernel 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.constraint.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs pwd=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.12 sec.
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.16 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:   auto_impl: eval: -flow impl -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-flow impl -rtl verilog'
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO-FLOW: DBG:PUTS: automg_wrap -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -rtl vlog -tool Vivado -impltomg_flag
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.15 sec.
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.constraint.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs pwd=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.14 sec.
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/autopilot.rtl.models.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:PUTS: debug_in_auto_impl: vlog exec /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/impl/verilog/impl.sh
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report topinfo_dict='RtlTopPrefix {} RtlSubPrefix top_kernel_ TopModuleNoPrefix top_kernel TopModuleWithPrefix top_kernel' export_design_flow='impl' impl_dir='/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/impl' lang='verilog' out_dir=''
INFO-FLOW: DBG:PUTS:     auto_impl_report: impl processing xml
Execute       ap_part_info -quiet -data family -name xczu3eg-sbva484-1-e 
INFO-FLOW: DBG:PUTS:     writing export xml file: /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/impl/report/verilog/export_impl.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode0x7f73f6139328' export_design_flow='impl' export_rpt='/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/impl/report/verilog/export_impl.rpt' rpt_txt_var=''
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_impl.rpt
INFO-FLOW: DBG:PUTS:     auto_impl_report: syn processing xml
Execute       ap_part_info -quiet -data family -name xczu3eg-sbva484-1-e 
INFO-FLOW: DBG:PUTS:     writing export xml file: /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/impl/report/verilog/export_syn.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode0x7f73f615acd8' export_design_flow='syn' export_rpt='/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/impl/report/verilog/export_syn.rpt' rpt_txt_var=''
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_syn.rpt
Execute       send_msg_by_id INFO @200-802@%s project_1/hls/impl/export.zip 
INFO: [HLS 200-802] Generated output file project_1/hls/impl/export.zip
Command     export_design done; 1026.06 sec.
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:17:06; Allocated memory: 0.000 MB.
Execute     cleanup_all 
Command     cleanup_all done; 1.98 sec.
Execute         source -notrace -encoding utf-8 /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute           source -encoding utf-8 /tools/software/xilinx/2025.1.1/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
INFO-FLOW: Workspace /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls opened at Tue Feb 03 20:26:17 EST 2026
Execute         ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute         set_part xczu3eg-sbva484-1-e 
Execute           create_platform xczu3eg-sbva484-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx//2025.1.1/Vitis/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx//2025.1.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
Command           create_platform done; 4.53 sec.
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.11 sec.
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command           ap_source done; 0.15 sec.
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info 
Command           ap_part_info done; 0.11 sec.
Execute           config_compile -quiet -complex-mul-dsp=0 
Command         set_part done; 4.8 sec.
Execute         send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute         send_msg_by_id INFO @200-1464@%s config_unroll -tripcount_threshold=0 
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=0
Execute         config_unroll -tripcount_threshold=0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
Execute         send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=0 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
Execute         config_compile -pipeline_loops=0 
Execute         send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute         config_compile -complex-mul-dsp=0 
Execute         send_msg_by_id INFO @200-1464@%s config_export -flow=impl 
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
Execute         config_export -flow=impl 
Execute         send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute         config_export -format=ip_catalog 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle.tcl 
Execute           source /tools/software/xilinx/2025.1.1/tps/tcl/tcllib2.0/yaml/huddle_types.tcl 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcllib2.0/yaml/json2huddle.tcl 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcllib2.0/try/try.tcl 
Execute         send_msg_by_id INFO @200-2174@%s%s component /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg 
INFO: [HLS 200-2174] Applying component config ini file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg
Execute         apply_ini /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg 
Execute           send_msg_by_id INFO @200-1465@%s 'param.hls.enable_hidden_option_error=false' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying config ini 'param.hls.enable_hidden_option_error=false' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(4)
Execute           send_msg_by_id INFO @200-1465@%s 'syn.file=../top.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=../top.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(7)
Execute           add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
Execute           send_msg_by_id INFO @200-1465@%s 'tb.file=../host.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=../host.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(9)
Execute           add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
Execute           send_msg_by_id INFO @200-1465@%s 'syn.top=top_kernel' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying config ini 'syn.top=top_kernel' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(8)
Execute           set_top top_kernel 
Execute           send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(6) 
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(6)
Execute           send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute           send_msg_by_id INFO @200-1464@%s config_unroll -tripcount_threshold=0 
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=0
Execute           config_unroll -tripcount_threshold=0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
Execute           send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=0 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
Execute           config_compile -pipeline_loops=0 
Execute           send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute           config_compile -complex-mul-dsp=0 
Execute           send_msg_by_id INFO @200-1464@%s config_export -flow=impl 
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
Execute           config_export -flow=impl 
Execute           send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute           config_export -format=ip_catalog 
Execute           send_msg_by_id INFO @200-1465@%s 'part=xczu3eg-sbva484-1-e' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying config ini 'part=xczu3eg-sbva484-1-e' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(1)
Execute           set_part xczu3eg-sbva484-1-e 
Execute             create_platform xczu3eg-sbva484-1-e -board  
Command             create_platform done; 0.24 sec.
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command             ap_source done; 0.13 sec.
Execute             ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute             config_compile -quiet -complex-mul-dsp=0 
Command           set_part done; 0.45 sec.
Execute           send_msg_by_id INFO @200-1465@%s 'clock=10ns' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying config ini 'clock=10ns' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(5)
Execute           create_clock -period 10ns 
Execute           send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(10)
Execute           config_export -format=ip_catalog 
Execute           send_msg_by_id INFO @200-1465@%s 'syn.compile.pipeline_loops=0' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying config ini 'syn.compile.pipeline_loops=0' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(11)
Execute           config_compile -pipeline_loops=0 
Execute           send_msg_by_id INFO @200-1465@%s 'syn.unroll.tripcount_threshold=0' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying config ini 'syn.unroll.tripcount_threshold=0' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(12)
Execute           config_unroll -tripcount_threshold=0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
Execute           send_msg_by_id INFO @200-1465@%s 'vivado.flow=impl' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying config ini 'vivado.flow=impl' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(13)
Execute           config_export -flow=impl 
Command         apply_ini done; 0.68 sec.
Execute         write_component -config /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg 
Execute           send_msg_by_id INFO @200-2176@%s /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/vitis-comp.json 
INFO: [HLS 200-2176] Writing Vitis IDE component file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/vitis-comp.json
Execute         write_ini /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg -apsfile /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/hls.aps -filepaths relative 
Execute           send_msg_by_id INFO @200-1915@%s /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg
Command       open_solution done; 5.62 sec.
Command     open_component done; 5.63 sec.
Execute     set_top top_kernel 
INFO: [HLS 200-1510] Running: set_top top_kernel 
Execute     add_files top.cpp 
INFO: [HLS 200-1510] Running: add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
Execute     add_files -tb host.cpp 
INFO: [HLS 200-1510] Running: add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
Execute     config_unroll -tripcount_threshold 0 
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
Execute     config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
Execute     set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
Execute       create_platform xczu3eg-sbva484-1-e -board  
Command       create_platform done; 0.21 sec.
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.38 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       ::AP::init_summary_file csynth 
Execute         AP::app_get_file_relativeroot [AP::app_get_root] {}
Command       AP::init_summary_file done; 7.6 sec.
Execute       write_ini /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg -apsfile /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/hls.aps -filepaths relative 
Execute         send_msg_by_id INFO @200-1915@%s /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector top.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.cpp.xilinx-performance-pragma-detector.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.cpp.xilinx-performance-pragma-detector.err.log
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.41 seconds. CPU system time: 0.12 seconds. Elapsed time: 8.85 seconds; current allocated memory: 0.000 MB.
Execute         set_directive_top top_kernel -name=top_kernel 
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling top.cpp as C++
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang top.cpp -foptimization-record-file=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/tools/software/xilinx/2025.1.1/Vitis/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx//2025.1.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sbva484-1-e > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.cpp.clang.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx//2025.1.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sbva484-1-e > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/clang.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp  -target fpga  -directive=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/.systemc_flag -fix-errors /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.77 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp  -target fpga  -directive=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/all.directive.json -fix-errors /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.18 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcllib2.0/yaml/yaml.tcl 
Command         clang_tidy done; 1.51 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Command         ap_part_info done; 0.11 sec.
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.bc -hls-platform-db-name=/tools/software/xilinx//2025.1.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sbva484-1-e > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.clang.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.26 seconds. CPU system time: 1.15 seconds. Elapsed time: 6.62 seconds; current allocated memory: 0.000 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.0.bc -args  "/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.g.bc"  
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.g.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.0.bc > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Execute         run_link_or_opt -opt -out /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc -args /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.11 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc -args /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libhlsmc++_39.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command         run_link_or_opt done; 2.3 sec.
Execute         run_link_or_opt -opt -out /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc -args /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top_kernel -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top_kernel -reflow-float-conversion -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.97 sec.
Execute         run_link_or_opt -out /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc -args /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libfloatconversion_39.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Command         run_link_or_opt done; 0.14 sec.
Execute         run_link_or_opt -opt -out /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc -args /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top_kernel 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=top_kernel -mllvm -hls-db-dir -mllvm /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -reflow-unroll-size-threshold=10000 -mllvm -reflow-unroll-cost-threshold=1000000 -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=0 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-force-aggressive-unroll=0 -mllvm -reflow-aggressive-unroll-adjust-factor=1.000000 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -reflow-enable-critical-path-for-performance=1 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -reflow-dump-extra-complexity-metric=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=2.7 -x ir /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/software/xilinx//2025.1.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sbva484-1-e 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 5,652 Compile/Link (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 5,652 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,507 Unroll/Inline (step 1) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,507 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 860 Unroll/Inline (step 2) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 860 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 527 Unroll/Inline (step 3) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 527 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 509 Unroll/Inline (step 4) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 509 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,867 Array/Struct (step 1) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,867 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,593 Array/Struct (step 2) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,593 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,596 Array/Struct (step 3) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,596 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,599 Array/Struct (step 4) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,599 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,928 Array/Struct (step 5) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,928 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,669 Performance (step 1) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,669 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,543 Performance (step 2) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,543 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,543 Performance (step 3) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,543 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,543 Performance (step 4) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,543 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,547 HW Transforms (step 1) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,547 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,567 HW Transforms (step 2) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,567 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_78_7' is marked as complete unroll implied by the pipeline pragma (top.cpp:78:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_66_5' is marked as complete unroll implied by the pipeline pragma (top.cpp:66:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_78_7' (top.cpp:78:19) in function 'top_kernel' completely with a factor of 4 (top.cpp:12:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_66_5' (top.cpp:66:19) in function 'top_kernel' completely with a factor of 4 (top.cpp:12:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3tmp': Cyclic partitioning with factor 4 on dimension 2. (top.cpp:19:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A': Cyclic partitioning with factor 4 on dimension 2. (top.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to 'col_sum': Complete partitioning on dimension 1. (top.cpp:29:9)
INFO: [HLS 214-248] Applying array_partition to 'scale': Complete partitioning on dimension 1. (top.cpp:30:12)
INFO: [HLS 214-241] Aggregating maxi variable 'C_DRAM' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'A_DRAM' with compact=none mode in 32-bits
INFO: [HLS 214-115] Multiple burst reads of length 16384 and bit width 32 in loop 'VITIS_LOOP_41_2'(top.cpp:41:22) has been inferred on bundle 'A'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:41:22)
INFO: [HLS 214-115] Multiple burst writes of length 16384 and bit width 32 in loop 'VITIS_LOOP_86_8'(top.cpp:86:22) has been inferred on bundle 'C'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:86:22)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.85 seconds. CPU system time: 0.96 seconds. Elapsed time: 9.05 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 0.000 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top top_kernel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.0.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.2 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.1.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.15 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.2.prechk.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 0.000 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.1.bc to /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -extract-subproc -global-constprop -deadargelim -globaldce -legalize-global -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -canonicalize-dataflow -directive-preproc -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.1.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.1.tmp.bc -f 
Command           transform done; 0.73 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.1.tmp.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:36:9) to (top.cpp:35:19) in function 'top_kernel'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:58:9) to (top.cpp:71:24) in function 'top_kernel'... converting 3 basic blocks.
Command           transform done; 0.36 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.09 seconds; current allocated memory: 0.000 MB.
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -gvn -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -drop-inferred-ii -dump-complexity-metric /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.2.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_41_2'(top.cpp:41:22) and 'VITIS_LOOP_43_3'(top.cpp:43:26) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_86_8'(top.cpp:86:22) and 'VITIS_LOOP_87_9'(top.cpp:87:26) in function 'top_kernel' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_41_2' (top.cpp:41:22) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_86_8' (top.cpp:86:22) in function 'top_kernel'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.63' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.62' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.61' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.60' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.59' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.58' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.57' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.56' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.55' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.54' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.53' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.52' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.51' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.50' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.49' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.48' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.47' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.46' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.45' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.44' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.43' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.42' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.41' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.40' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.39' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.38' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.37' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.36' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.35' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.34' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.33' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.32' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.31' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.30' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.29' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.28' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.27' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.26' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.25' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.24' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.23' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.22' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.21' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.20' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.19' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.18' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.17' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.16' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.15' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.14' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.13' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.12' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.11' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.10' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.9' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.8' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.7' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.6' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.5' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.4' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.3' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.2' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.1' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.63' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.62' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.61' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.60' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.59' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.58' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.57' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.56' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.55' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.54' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.53' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.52' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.51' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.50' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.49' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.48' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.47' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.46' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.45' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.44' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.43' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.42' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.41' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.40' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.39' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.38' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.37' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.36' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.35' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.34' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.33' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.32' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.31' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.30' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.29' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.28' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.27' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.26' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.25' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.24' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.23' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.22' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.21' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.20' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.19' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.18' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.17' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.16' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.15' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.14' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.13' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.12' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.11' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.10' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.9' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.8' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.7' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.6' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.5' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.4' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.3' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.2' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.1' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum' (top.cpp:29).
Execute             auto_get_db
Command           transform done; 0.89 sec.
INFO-FLOW: Building ssdm...
Execute           transform -hls -cdfg-build /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.3.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command           transform done; 0.16 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.05 seconds; current allocated memory: 0.000 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 2.52 sec.
Command       elaborate done; 18.29 sec.
Execute       ap_eval exec zip -j /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command       ap_eval done; 0.12 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'top_kernel' ...
Execute         ap_set_top_model top_kernel 
Execute         get_model_list top_kernel -filter all-wo-channel -topdown 
Execute         preproc_iomode -model top_kernel 
Execute         preproc_iomode -model top_kernel_Pipeline_VITIS_LOOP_86_8_VITIS_LOOP_87_9 
Execute         preproc_iomode -model top_kernel_Pipeline_VITIS_LOOP_76_6 
Execute         preproc_iomode -model top_kernel_Pipeline_VITIS_LOOP_57_4 
Execute         preproc_iomode -model top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
Execute         get_model_list top_kernel -filter all-wo-channel 
INFO-FLOW: Model list for configure: top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 top_kernel_Pipeline_VITIS_LOOP_57_4 top_kernel_Pipeline_VITIS_LOOP_76_6 top_kernel_Pipeline_VITIS_LOOP_86_8_VITIS_LOOP_87_9 top_kernel
INFO-FLOW: Configuring Module : top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
Execute         apply_spec_resource_limit top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
INFO-FLOW: Configuring Module : top_kernel_Pipeline_VITIS_LOOP_57_4 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_57_4 
Execute         apply_spec_resource_limit top_kernel_Pipeline_VITIS_LOOP_57_4 
INFO-FLOW: Configuring Module : top_kernel_Pipeline_VITIS_LOOP_76_6 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_76_6 
Execute         apply_spec_resource_limit top_kernel_Pipeline_VITIS_LOOP_76_6 
INFO-FLOW: Configuring Module : top_kernel_Pipeline_VITIS_LOOP_86_8_VITIS_LOOP_87_9 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_86_8_VITIS_LOOP_87_9 
Execute         apply_spec_resource_limit top_kernel_Pipeline_VITIS_LOOP_86_8_VITIS_LOOP_87_9 
INFO-FLOW: Configuring Module : top_kernel ...
Execute         set_default_model top_kernel 
Execute         apply_spec_resource_limit top_kernel 
INFO-FLOW: Model list for preprocess: top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 top_kernel_Pipeline_VITIS_LOOP_57_4 top_kernel_Pipeline_VITIS_LOOP_76_6 top_kernel_Pipeline_VITIS_LOOP_86_8_VITIS_LOOP_87_9 top_kernel
INFO-FLOW: Preprocessing Module: top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
Execute         cdfg_preprocess -model top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
INFO-FLOW: Preprocessing Module: top_kernel_Pipeline_VITIS_LOOP_57_4 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_57_4 
Execute         cdfg_preprocess -model top_kernel_Pipeline_VITIS_LOOP_57_4 
Command         cdfg_preprocess done; 0.2 sec.
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_57_4 
INFO-FLOW: Preprocessing Module: top_kernel_Pipeline_VITIS_LOOP_76_6 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_76_6 
Execute         cdfg_preprocess -model top_kernel_Pipeline_VITIS_LOOP_76_6 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_76_6 
INFO-FLOW: Preprocessing Module: top_kernel_Pipeline_VITIS_LOOP_86_8_VITIS_LOOP_87_9 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_86_8_VITIS_LOOP_87_9 
Execute         cdfg_preprocess -model top_kernel_Pipeline_VITIS_LOOP_86_8_VITIS_LOOP_87_9 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_86_8_VITIS_LOOP_87_9 
INFO-FLOW: Preprocessing Module: top_kernel ...
Execute         set_default_model top_kernel 
Execute         cdfg_preprocess -model top_kernel 
Execute         rtl_gen_preprocess top_kernel 
INFO-FLOW: Model list for synthesis: top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 top_kernel_Pipeline_VITIS_LOOP_57_4 top_kernel_Pipeline_VITIS_LOOP_76_6 top_kernel_Pipeline_VITIS_LOOP_86_8_VITIS_LOOP_87_9 top_kernel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
Execute         schedule -model top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_2_VITIS_LOOP_43_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_41_2_VITIS_LOOP_43_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.48 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.sched.adb -f 
INFO-FLOW: Finish scheduling top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
Execute         bind -model top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.bind.adb -f 
INFO-FLOW: Finish binding top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_57_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_57_4 
Execute         schedule -model top_kernel_Pipeline_VITIS_LOOP_57_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_57_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 43, loop 'VITIS_LOOP_57_4'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.22 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_57_4.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Command         syn_report done; 0.42 sec.
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_57_4.sched.adb -f 
Command         db_write done; 0.15 sec.
INFO-FLOW: Finish scheduling top_kernel_Pipeline_VITIS_LOOP_57_4.
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_57_4 
Execute         bind -model top_kernel_Pipeline_VITIS_LOOP_57_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.63 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_57_4.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_57_4.bind.adb -f 
INFO-FLOW: Finish binding top_kernel_Pipeline_VITIS_LOOP_57_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_76_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_76_6 
Execute         schedule -model top_kernel_Pipeline_VITIS_LOOP_76_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_76_6'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.23 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_76_6.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_76_6.sched.adb -f 
INFO-FLOW: Finish scheduling top_kernel_Pipeline_VITIS_LOOP_76_6.
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_76_6 
Execute         bind -model top_kernel_Pipeline_VITIS_LOOP_76_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_76_6.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_76_6.bind.adb -f 
INFO-FLOW: Finish binding top_kernel_Pipeline_VITIS_LOOP_76_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_86_8_VITIS_LOOP_87_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_86_8_VITIS_LOOP_87_9 
Execute         schedule -model top_kernel_Pipeline_VITIS_LOOP_86_8_VITIS_LOOP_87_9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_8_VITIS_LOOP_87_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_86_8_VITIS_LOOP_87_9'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_86_8_VITIS_LOOP_87_9.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_86_8_VITIS_LOOP_87_9.sched.adb -f 
INFO-FLOW: Finish scheduling top_kernel_Pipeline_VITIS_LOOP_86_8_VITIS_LOOP_87_9.
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_86_8_VITIS_LOOP_87_9 
Execute         bind -model top_kernel_Pipeline_VITIS_LOOP_86_8_VITIS_LOOP_87_9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_86_8_VITIS_LOOP_87_9.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_86_8_VITIS_LOOP_87_9.bind.adb -f 
INFO-FLOW: Finish binding top_kernel_Pipeline_VITIS_LOOP_86_8_VITIS_LOOP_87_9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_kernel 
Execute         schedule -model top_kernel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.2 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.sched.adb -f 
INFO-FLOW: Finish scheduling top_kernel.
Execute         set_default_model top_kernel 
Execute         bind -model top_kernel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.bind.adb -f 
INFO-FLOW: Finish binding top_kernel.
Execute         get_model_list top_kernel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_57_4 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_76_6 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_86_8_VITIS_LOOP_87_9 
Execute         rtl_gen_preprocess top_kernel 
INFO-FLOW: Model list for RTL generation: top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 top_kernel_Pipeline_VITIS_LOOP_57_4 top_kernel_Pipeline_VITIS_LOOP_76_6 top_kernel_Pipeline_VITIS_LOOP_86_8_VITIS_LOOP_87_9 top_kernel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3' pipeline 'VITIS_LOOP_41_2_VITIS_LOOP_43_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3/m_axi_A_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3/m_axi_A_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3/m_axi_A_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3/m_axi_A_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3/m_axi_A_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3/m_axi_A_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3/m_axi_A_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3/m_axi_A_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3/m_axi_A_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3/m_axi_A_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3/m_axi_A_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3/m_axi_A_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 0.000 MB.
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 -style xilinx -f -lang vhdl -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/vhdl/top_kernel_top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 -style xilinx -f -lang vlog -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
Execute         syn_report -csynth -model top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 -f -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.adb 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 -bindview -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 -p /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_57_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top_kernel_Pipeline_VITIS_LOOP_57_4 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_57_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_57_4' pipeline 'VITIS_LOOP_57_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_38ns_24s_38_42_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_24_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_57_4'.
Command         create_rtl_model done; 0.86 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.88 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.05 seconds; current allocated memory: 0.000 MB.
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_57_4 -style xilinx -f -lang vhdl -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/vhdl/top_kernel_top_kernel_Pipeline_VITIS_LOOP_57_4 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_57_4 -style xilinx -f -lang vlog -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_57_4 
Execute         syn_report -csynth -model top_kernel_Pipeline_VITIS_LOOP_57_4 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_57_4_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model top_kernel_Pipeline_VITIS_LOOP_57_4 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_57_4_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model top_kernel_Pipeline_VITIS_LOOP_57_4 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_57_4.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_57_4 -f -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_57_4.adb 
Command         db_write done; 0.12 sec.
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_57_4 -bindview -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top_kernel_Pipeline_VITIS_LOOP_57_4 -p /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_57_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_76_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top_kernel_Pipeline_VITIS_LOOP_76_6 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_76_6.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_6_24_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_76_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.78 seconds; current allocated memory: 0.000 MB.
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_76_6 -style xilinx -f -lang vhdl -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/vhdl/top_kernel_top_kernel_Pipeline_VITIS_LOOP_76_6 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_76_6 -style xilinx -f -lang vlog -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_76_6 
Execute         syn_report -csynth -model top_kernel_Pipeline_VITIS_LOOP_76_6 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_76_6_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model top_kernel_Pipeline_VITIS_LOOP_76_6 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_76_6_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model top_kernel_Pipeline_VITIS_LOOP_76_6 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_76_6.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_76_6 -f -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_76_6.adb 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_76_6 -bindview -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top_kernel_Pipeline_VITIS_LOOP_76_6 -p /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_76_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_86_8_VITIS_LOOP_87_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top_kernel_Pipeline_VITIS_LOOP_86_8_VITIS_LOOP_87_9 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_86_8_VITIS_LOOP_87_9.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_86_8_VITIS_LOOP_87_9' pipeline 'VITIS_LOOP_86_8_VITIS_LOOP_87_9' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_86_8_VITIS_LOOP_87_9/m_axi_C_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_86_8_VITIS_LOOP_87_9/m_axi_C_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_86_8_VITIS_LOOP_87_9/m_axi_C_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_86_8_VITIS_LOOP_87_9/m_axi_C_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_86_8_VITIS_LOOP_87_9/m_axi_C_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_86_8_VITIS_LOOP_87_9/m_axi_C_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_86_8_VITIS_LOOP_87_9/m_axi_C_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_86_8_VITIS_LOOP_87_9/m_axi_C_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_86_8_VITIS_LOOP_87_9/m_axi_C_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_86_8_VITIS_LOOP_87_9/m_axi_C_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_86_8_VITIS_LOOP_87_9/m_axi_C_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_86_8_VITIS_LOOP_87_9/m_axi_C_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_86_8_VITIS_LOOP_87_9/m_axi_C_0_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_24s_24s_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_129_6_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_86_8_VITIS_LOOP_87_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.37 seconds; current allocated memory: 0.000 MB.
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_86_8_VITIS_LOOP_87_9 -style xilinx -f -lang vhdl -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/vhdl/top_kernel_top_kernel_Pipeline_VITIS_LOOP_86_8_VITIS_LOOP_87_9 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_86_8_VITIS_LOOP_87_9 -style xilinx -f -lang vlog -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_86_8_VITIS_LOOP_87_9 
Execute         syn_report -csynth -model top_kernel_Pipeline_VITIS_LOOP_86_8_VITIS_LOOP_87_9 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_86_8_VITIS_LOOP_87_9_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model top_kernel_Pipeline_VITIS_LOOP_86_8_VITIS_LOOP_87_9 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_86_8_VITIS_LOOP_87_9_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model top_kernel_Pipeline_VITIS_LOOP_86_8_VITIS_LOOP_87_9 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_86_8_VITIS_LOOP_87_9.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_86_8_VITIS_LOOP_87_9 -f -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_86_8_VITIS_LOOP_87_9.adb 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_86_8_VITIS_LOOP_87_9 -bindview -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top_kernel_Pipeline_VITIS_LOOP_86_8_VITIS_LOOP_87_9 -p /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_86_8_VITIS_LOOP_87_9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top_kernel -top_prefix  -sub_prefix top_kernel_ -mg_file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A_DRAM', 'C_DRAM' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel'.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_denom_row_RAM_1P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_RAM_T2P_BRAM_1R1W' using block RAMs.
Command         create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 0.000 MB.
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_kernel -istop -style xilinx -f -lang vhdl -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/vhdl/top_kernel 
Execute         gen_rtl top_kernel -istop -style xilinx -f -lang vlog -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/verilog/top_kernel 
Execute         syn_report -csynth -model top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model top_kernel -f -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.adb 
Execute         db_write -model top_kernel -bindview -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top_kernel -p /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel 
Execute         export_constraint_db -f -tool general -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.constraint.tcl 
Execute         syn_report -designview -model top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.design.xml 
Execute         syn_report -csynthDesign -model top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth.rpt -MHOut /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -wcfg -model top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.protoinst 
Execute         sc_get_clocks top_kernel 
Execute         sc_get_portdomain top_kernel 
INFO-FLOW: Model list for RTL component generation: top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 top_kernel_Pipeline_VITIS_LOOP_57_4 top_kernel_Pipeline_VITIS_LOOP_76_6 top_kernel_Pipeline_VITIS_LOOP_86_8_VITIS_LOOP_87_9 top_kernel
INFO-FLOW: Handling components in module [top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3] ... 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.compgen.tcl 
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [top_kernel_Pipeline_VITIS_LOOP_57_4] ... 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_57_4.compgen.tcl 
INFO-FLOW: Found component top_kernel_sdiv_38ns_24s_38_42_1.
INFO-FLOW: Append model top_kernel_sdiv_38ns_24s_38_42_1
INFO-FLOW: Found component top_kernel_sparsemux_33_4_24_1_1.
INFO-FLOW: Append model top_kernel_sparsemux_33_4_24_1_1
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [top_kernel_Pipeline_VITIS_LOOP_76_6] ... 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_76_6.compgen.tcl 
INFO-FLOW: Found component top_kernel_sparsemux_33_6_24_1_1.
INFO-FLOW: Append model top_kernel_sparsemux_33_6_24_1_1
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [top_kernel_Pipeline_VITIS_LOOP_86_8_VITIS_LOOP_87_9] ... 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_86_8_VITIS_LOOP_87_9.compgen.tcl 
INFO-FLOW: Found component top_kernel_mul_24s_24s_48_1_1.
INFO-FLOW: Append model top_kernel_mul_24s_24s_48_1_1
INFO-FLOW: Found component top_kernel_sparsemux_129_6_24_1_1.
INFO-FLOW: Append model top_kernel_sparsemux_129_6_24_1_1
INFO-FLOW: Found component top_kernel_sparsemux_9_2_24_1_1.
INFO-FLOW: Append model top_kernel_sparsemux_9_2_24_1_1
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [top_kernel] ... 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.tcl 
INFO-FLOW: Found component top_kernel_denom_row_RAM_1P_BRAM_1R1W.
INFO-FLOW: Append model top_kernel_denom_row_RAM_1P_BRAM_1R1W
INFO-FLOW: Found component top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_RAM_T2P_BRAM_1R1W.
INFO-FLOW: Append model top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_RAM_T2P_BRAM_1R1W
INFO-FLOW: Found component top_kernel_A_m_axi.
INFO-FLOW: Append model top_kernel_A_m_axi
INFO-FLOW: Found component top_kernel_C_m_axi.
INFO-FLOW: Append model top_kernel_C_m_axi
INFO-FLOW: Found component top_kernel_control_s_axi.
INFO-FLOW: Append model top_kernel_control_s_axi
INFO-FLOW: Append model top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3
INFO-FLOW: Append model top_kernel_Pipeline_VITIS_LOOP_57_4
INFO-FLOW: Append model top_kernel_Pipeline_VITIS_LOOP_76_6
INFO-FLOW: Append model top_kernel_Pipeline_VITIS_LOOP_86_8_VITIS_LOOP_87_9
INFO-FLOW: Append model top_kernel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: top_kernel_flow_control_loop_pipe_sequential_init top_kernel_sdiv_38ns_24s_38_42_1 top_kernel_sparsemux_33_4_24_1_1 top_kernel_flow_control_loop_pipe_sequential_init top_kernel_sparsemux_33_6_24_1_1 top_kernel_flow_control_loop_pipe_sequential_init top_kernel_mul_24s_24s_48_1_1 top_kernel_sparsemux_129_6_24_1_1 top_kernel_sparsemux_9_2_24_1_1 top_kernel_flow_control_loop_pipe_sequential_init top_kernel_denom_row_RAM_1P_BRAM_1R1W top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_RAM_T2P_BRAM_1R1W top_kernel_A_m_axi top_kernel_C_m_axi top_kernel_control_s_axi top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 top_kernel_Pipeline_VITIS_LOOP_57_4 top_kernel_Pipeline_VITIS_LOOP_76_6 top_kernel_Pipeline_VITIS_LOOP_86_8_VITIS_LOOP_87_9 top_kernel
INFO-FLOW: Generating /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_kernel_sdiv_38ns_24s_38_42_1
INFO-FLOW: To file: write model top_kernel_sparsemux_33_4_24_1_1
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_kernel_sparsemux_33_6_24_1_1
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_kernel_mul_24s_24s_48_1_1
INFO-FLOW: To file: write model top_kernel_sparsemux_129_6_24_1_1
INFO-FLOW: To file: write model top_kernel_sparsemux_9_2_24_1_1
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_kernel_denom_row_RAM_1P_BRAM_1R1W
INFO-FLOW: To file: write model top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_RAM_T2P_BRAM_1R1W
INFO-FLOW: To file: write model top_kernel_A_m_axi
INFO-FLOW: To file: write model top_kernel_C_m_axi
INFO-FLOW: To file: write model top_kernel_control_s_axi
INFO-FLOW: To file: write model top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3
INFO-FLOW: To file: write model top_kernel_Pipeline_VITIS_LOOP_57_4
INFO-FLOW: To file: write model top_kernel_Pipeline_VITIS_LOOP_76_6
INFO-FLOW: To file: write model top_kernel_Pipeline_VITIS_LOOP_86_8_VITIS_LOOP_87_9
INFO-FLOW: To file: write model top_kernel
INFO-FLOW: Generating /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.15 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/vhdl' dstVlogDir='/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/vlog' tclDir='/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db' modelList='top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_sdiv_38ns_24s_38_42_1
top_kernel_sparsemux_33_4_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_sparsemux_33_6_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_mul_24s_24s_48_1_1
top_kernel_sparsemux_129_6_24_1_1
top_kernel_sparsemux_9_2_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_denom_row_RAM_1P_BRAM_1R1W
top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_RAM_T2P_BRAM_1R1W
top_kernel_A_m_axi
top_kernel_C_m_axi
top_kernel_control_s_axi
top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3
top_kernel_Pipeline_VITIS_LOOP_57_4
top_kernel_Pipeline_VITIS_LOOP_76_6
top_kernel_Pipeline_VITIS_LOOP_86_8_VITIS_LOOP_87_9
top_kernel
' expOnly='0'
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.compgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_57_4.compgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_76_6.compgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_86_8_VITIS_LOOP_87_9.compgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.tcl 
Execute           source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.5 seconds. CPU system time: 0.1 seconds. Elapsed time: 1.33 seconds; current allocated memory: 0.000 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='top_kernel_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.3 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_sdiv_38ns_24s_38_42_1
top_kernel_sparsemux_33_4_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_sparsemux_33_6_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_mul_24s_24s_48_1_1
top_kernel_sparsemux_129_6_24_1_1
top_kernel_sparsemux_9_2_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_denom_row_RAM_1P_BRAM_1R1W
top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_RAM_T2P_BRAM_1R1W
top_kernel_A_m_axi
top_kernel_C_m_axi
top_kernel_control_s_axi
top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3
top_kernel_Pipeline_VITIS_LOOP_57_4
top_kernel_Pipeline_VITIS_LOOP_76_6
top_kernel_Pipeline_VITIS_LOOP_86_8_VITIS_LOOP_87_9
top_kernel
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top-io-be.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.tbgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_57_4.tbgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_76_6.tbgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_86_8_VITIS_LOOP_87_9.tbgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.constraint.tcl 
Execute         sc_get_clocks top_kernel 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME A_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME A DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME C_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME C DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} cache_nodes {} report_dict {TOPINST top_kernel MODULE2INSTS {top_kernel top_kernel top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 grp_top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_641 top_kernel_Pipeline_VITIS_LOOP_57_4 grp_top_kernel_Pipeline_VITIS_LOOP_57_4_fu_658 top_kernel_Pipeline_VITIS_LOOP_76_6 grp_top_kernel_Pipeline_VITIS_LOOP_76_6_fu_744 top_kernel_Pipeline_VITIS_LOOP_86_8_VITIS_LOOP_87_9 grp_top_kernel_Pipeline_VITIS_LOOP_86_8_VITIS_LOOP_87_9_fu_876} INST2MODULE {top_kernel top_kernel grp_top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_641 top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 grp_top_kernel_Pipeline_VITIS_LOOP_57_4_fu_658 top_kernel_Pipeline_VITIS_LOOP_57_4 grp_top_kernel_Pipeline_VITIS_LOOP_76_6_fu_744 top_kernel_Pipeline_VITIS_LOOP_76_6 grp_top_kernel_Pipeline_VITIS_LOOP_86_8_VITIS_LOOP_87_9_fu_876 top_kernel_Pipeline_VITIS_LOOP_86_8_VITIS_LOOP_87_9} INSTDATA {top_kernel {DEPTH 1 CHILDREN {grp_top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_641 grp_top_kernel_Pipeline_VITIS_LOOP_57_4_fu_658 grp_top_kernel_Pipeline_VITIS_LOOP_76_6_fu_744 grp_top_kernel_Pipeline_VITIS_LOOP_86_8_VITIS_LOOP_87_9_fu_876}} grp_top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_641 {DEPTH 2 CHILDREN {}} grp_top_kernel_Pipeline_VITIS_LOOP_57_4_fu_658 {DEPTH 2 CHILDREN {}} grp_top_kernel_Pipeline_VITIS_LOOP_76_6_fu_744 {DEPTH 2 CHILDREN {}} grp_top_kernel_Pipeline_VITIS_LOOP_86_8_VITIS_LOOP_87_9_fu_876 {DEPTH 2 CHILDREN {}}} MODULEDATA {top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln41_fu_227_p2 SOURCE top.cpp:41 VARIABLE icmp_ln41 LOOP VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_1_fu_233_p2 SOURCE top.cpp:41 VARIABLE add_ln41_1 LOOP VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_fu_263_p2 SOURCE top.cpp:41 VARIABLE add_ln41 LOOP VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln43_fu_269_p2 SOURCE top.cpp:43 VARIABLE icmp_ln43 LOOP VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln41_fu_275_p3 SOURCE top.cpp:41 VARIABLE select_ln41 LOOP VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln41_1_fu_283_p3 SOURCE top.cpp:41 VARIABLE select_ln41_1 LOOP VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln41_2_fu_291_p3 SOURCE top.cpp:41 VARIABLE select_ln41_2 LOOP VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_fu_355_p2 SOURCE top.cpp:47 VARIABLE add_ln47 LOOP VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1_fu_360_p2 SOURCE top.cpp:47 VARIABLE add_ln47_1 LOOP VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln47_fu_382_p2 SOURCE top.cpp:47 VARIABLE xor_ln47 LOOP VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln47_fu_388_p2 SOURCE top.cpp:47 VARIABLE and_ln47 LOOP VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln47_1_fu_394_p2 SOURCE top.cpp:47 VARIABLE xor_ln47_1 LOOP VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln47_fu_400_p3 SOURCE top.cpp:47 VARIABLE select_ln47 LOOP VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln47_1_fu_408_p3 SOURCE top.cpp:47 VARIABLE select_ln47_1 LOOP VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_416_p2 SOURCE top.cpp:43 VARIABLE add_ln43 LOOP VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln43_1_fu_422_p2 SOURCE top.cpp:43 VARIABLE icmp_ln43_1 LOOP VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_fu_432_p2 SOURCE top.cpp:49 VARIABLE add_ln49 LOOP VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln49_fu_458_p2 SOURCE top.cpp:49 VARIABLE xor_ln49 LOOP VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln49_fu_464_p2 SOURCE top.cpp:49 VARIABLE and_ln49 LOOP VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln49_1_fu_470_p2 SOURCE top.cpp:49 VARIABLE xor_ln49_1 LOOP VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln49_fu_476_p3 SOURCE top.cpp:49 VARIABLE select_ln49 LOOP VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln49_1_fu_484_p3 SOURCE top.cpp:49 VARIABLE select_ln49_1 LOOP VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} top_kernel_Pipeline_VITIS_LOOP_57_4 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln57_fu_1552_p2 SOURCE top.cpp:57 VARIABLE icmp_ln57 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME idx_2_fu_1558_p2 SOURCE top.cpp:57 VARIABLE idx_2 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln63_fu_1603_p2 SOURCE top.cpp:63 VARIABLE icmp_ln63 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME denom_reg_fu_1608_p3 SOURCE top.cpp:63 VARIABLE denom_reg LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U8 SOURCE top.cpp:69 VARIABLE sdiv_ln69 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_fu_1711_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_1_fu_1717_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_1 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_fu_1723_p2 SOURCE top.cpp:69 VARIABLE or_ln69 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_fu_1729_p2 SOURCE top.cpp:69 VARIABLE xor_ln69 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_fu_1735_p2 SOURCE top.cpp:69 VARIABLE and_ln69 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_1_fu_1741_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_1 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_1_fu_1747_p2 SOURCE top.cpp:69 VARIABLE or_ln69_1 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_1_fu_1753_p2 SOURCE top.cpp:69 VARIABLE and_ln69_1 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln69_fu_1759_p3 SOURCE top.cpp:69 VARIABLE select_ln69 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_2_fu_1767_p2 SOURCE top.cpp:69 VARIABLE or_ln69_2 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME t_1_fu_1773_p3 SOURCE top.cpp:69 VARIABLE t_1 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_24_1_1_U12 SOURCE top.cpp:71 VARIABLE tmp_5 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sum_64_fu_1909_p2 SOURCE top.cpp:71 VARIABLE col_sum_64 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_1_fu_1915_p2 SOURCE top.cpp:71 VARIABLE add_ln71_1 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln71_fu_1921_p2 SOURCE top.cpp:71 VARIABLE icmp_ln71 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_fu_2136_p2 SOURCE top.cpp:71 VARIABLE xor_ln71 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln71_fu_2142_p2 SOURCE top.cpp:71 VARIABLE and_ln71 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_1_fu_2148_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_1 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln71_1_fu_2154_p2 SOURCE top.cpp:71 VARIABLE and_ln71_1 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_2_fu_2160_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_2 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U9 SOURCE top.cpp:69 VARIABLE sdiv_ln69_1 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_2_fu_2389_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_2 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_3_fu_2395_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_3 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_3_fu_2401_p2 SOURCE top.cpp:69 VARIABLE or_ln69_3 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_2_fu_2407_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_2 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_2_fu_2413_p2 SOURCE top.cpp:69 VARIABLE and_ln69_2 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_3_fu_2419_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_3 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_4_fu_2425_p2 SOURCE top.cpp:69 VARIABLE or_ln69_4 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_3_fu_2431_p2 SOURCE top.cpp:69 VARIABLE and_ln69_3 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln69_2_fu_2437_p3 SOURCE top.cpp:69 VARIABLE select_ln69_2 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_5_fu_2445_p2 SOURCE top.cpp:69 VARIABLE or_ln69_5 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME t_3_fu_2451_p3 SOURCE top.cpp:69 VARIABLE t_3 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_24_1_1_U13 SOURCE top.cpp:71 VARIABLE tmp_24 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sum_65_fu_2587_p2 SOURCE top.cpp:71 VARIABLE col_sum_65 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_2_fu_2593_p2 SOURCE top.cpp:71 VARIABLE add_ln71_2 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln71_1_fu_2599_p2 SOURCE top.cpp:71 VARIABLE icmp_ln71_1 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_3_fu_2814_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_3 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln71_2_fu_2820_p2 SOURCE top.cpp:71 VARIABLE and_ln71_2 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_4_fu_2826_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_4 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln71_3_fu_2832_p2 SOURCE top.cpp:71 VARIABLE and_ln71_3 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_5_fu_2838_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_5 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U10 SOURCE top.cpp:69 VARIABLE sdiv_ln69_2 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_4_fu_3067_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_4 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_5_fu_3073_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_5 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_6_fu_3079_p2 SOURCE top.cpp:69 VARIABLE or_ln69_6 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_4_fu_3085_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_4 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_4_fu_3091_p2 SOURCE top.cpp:69 VARIABLE and_ln69_4 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_5_fu_3097_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_5 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_7_fu_3103_p2 SOURCE top.cpp:69 VARIABLE or_ln69_7 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_5_fu_3109_p2 SOURCE top.cpp:69 VARIABLE and_ln69_5 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln69_4_fu_3115_p3 SOURCE top.cpp:69 VARIABLE select_ln69_4 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_8_fu_3123_p2 SOURCE top.cpp:69 VARIABLE or_ln69_8 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME t_5_fu_3129_p3 SOURCE top.cpp:69 VARIABLE t_5 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_24_1_1_U14 SOURCE top.cpp:71 VARIABLE tmp_30 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sum_66_fu_3265_p2 SOURCE top.cpp:71 VARIABLE col_sum_66 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_3_fu_3271_p2 SOURCE top.cpp:71 VARIABLE add_ln71_3 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln71_2_fu_3277_p2 SOURCE top.cpp:71 VARIABLE icmp_ln71_2 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_6_fu_3492_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_6 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln71_4_fu_3498_p2 SOURCE top.cpp:71 VARIABLE and_ln71_4 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_7_fu_3504_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_7 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln71_5_fu_3510_p2 SOURCE top.cpp:71 VARIABLE and_ln71_5 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_8_fu_3516_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_8 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U11 SOURCE top.cpp:69 VARIABLE sdiv_ln69_3 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_6_fu_3745_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_6 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_7_fu_3751_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_7 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_9_fu_3757_p2 SOURCE top.cpp:69 VARIABLE or_ln69_9 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_6_fu_3763_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_6 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_6_fu_3769_p2 SOURCE top.cpp:69 VARIABLE and_ln69_6 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_7_fu_3775_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_7 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_10_fu_3781_p2 SOURCE top.cpp:69 VARIABLE or_ln69_10 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_7_fu_3787_p2 SOURCE top.cpp:69 VARIABLE and_ln69_7 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln69_6_fu_3793_p3 SOURCE top.cpp:69 VARIABLE select_ln69_6 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_11_fu_3801_p2 SOURCE top.cpp:69 VARIABLE or_ln69_11 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME t_7_fu_3807_p3 SOURCE top.cpp:69 VARIABLE t_7 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_24_1_1_U15 SOURCE top.cpp:71 VARIABLE tmp_36 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sum_67_fu_3943_p2 SOURCE top.cpp:71 VARIABLE col_sum_67 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_4_fu_3949_p2 SOURCE top.cpp:71 VARIABLE add_ln71_4 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln71_3_fu_3955_p2 SOURCE top.cpp:71 VARIABLE icmp_ln71_3 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_9_fu_4170_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_9 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln71_6_fu_4176_p2 SOURCE top.cpp:71 VARIABLE and_ln71_6 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_10_fu_4182_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_10 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln71_7_fu_4188_p2 SOURCE top.cpp:71 VARIABLE and_ln71_7 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_11_fu_4194_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_11 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} top_kernel_Pipeline_VITIS_LOOP_76_6 {BINDINFO {{BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_6_24_1_1_U91 SOURCE top.cpp:81 VARIABLE tmp_6 LOOP VITIS_LOOP_76_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln81_fu_1542_p2 SOURCE top.cpp:81 VARIABLE sub_ln81 LOOP VITIS_LOOP_76_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln81_1_fu_1562_p2 SOURCE top.cpp:81 VARIABLE sub_ln81_1 LOOP VITIS_LOOP_76_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_64_fu_1582_p3 SOURCE top.cpp:81 VARIABLE scale_64 LOOP VITIS_LOOP_76_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_6_24_1_1_U92 SOURCE top.cpp:81 VARIABLE tmp_s LOOP VITIS_LOOP_76_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln81_2_fu_1682_p2 SOURCE top.cpp:81 VARIABLE sub_ln81_2 LOOP VITIS_LOOP_76_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln81_3_fu_1702_p2 SOURCE top.cpp:81 VARIABLE sub_ln81_3 LOOP VITIS_LOOP_76_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_65_fu_1722_p3 SOURCE top.cpp:81 VARIABLE scale_65 LOOP VITIS_LOOP_76_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_6_24_1_1_U93 SOURCE top.cpp:81 VARIABLE tmp_13 LOOP VITIS_LOOP_76_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln81_4_fu_1822_p2 SOURCE top.cpp:81 VARIABLE sub_ln81_4 LOOP VITIS_LOOP_76_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln81_5_fu_1842_p2 SOURCE top.cpp:81 VARIABLE sub_ln81_5 LOOP VITIS_LOOP_76_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_66_fu_1862_p3 SOURCE top.cpp:81 VARIABLE scale_66 LOOP VITIS_LOOP_76_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_6_24_1_1_U94 SOURCE top.cpp:81 VARIABLE tmp_17 LOOP VITIS_LOOP_76_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln81_6_fu_1962_p2 SOURCE top.cpp:81 VARIABLE sub_ln81_6 LOOP VITIS_LOOP_76_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln81_7_fu_1982_p2 SOURCE top.cpp:81 VARIABLE sub_ln81_7 LOOP VITIS_LOOP_76_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_67_fu_2002_p3 SOURCE top.cpp:81 VARIABLE scale_67 LOOP VITIS_LOOP_76_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_fu_2368_p2 SOURCE top.cpp:76 VARIABLE add_ln76 LOOP VITIS_LOOP_76_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} top_kernel_Pipeline_VITIS_LOOP_86_8_VITIS_LOOP_87_9 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln86_fu_878_p2 SOURCE top.cpp:86 VARIABLE icmp_ln86 LOOP VITIS_LOOP_86_8_VITIS_LOOP_87_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_1_fu_884_p2 SOURCE top.cpp:86 VARIABLE add_ln86_1 LOOP VITIS_LOOP_86_8_VITIS_LOOP_87_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_fu_896_p2 SOURCE top.cpp:86 VARIABLE add_ln86 LOOP VITIS_LOOP_86_8_VITIS_LOOP_87_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln87_fu_902_p2 SOURCE top.cpp:87 VARIABLE icmp_ln87 LOOP VITIS_LOOP_86_8_VITIS_LOOP_87_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln86_fu_908_p3 SOURCE top.cpp:86 VARIABLE select_ln86 LOOP VITIS_LOOP_86_8_VITIS_LOOP_87_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln86_1_fu_916_p3 SOURCE top.cpp:86 VARIABLE select_ln86_1 LOOP VITIS_LOOP_86_8_VITIS_LOOP_87_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_24_1_1_U226 SOURCE top.cpp:89 VARIABLE tmp_1 LOOP VITIS_LOOP_86_8_VITIS_LOOP_87_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_129_6_24_1_1_U225 SOURCE top.cpp:89 VARIABLE tmp_2 LOOP VITIS_LOOP_86_8_VITIS_LOOP_87_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_24s_48_1_1_U224 SOURCE top.cpp:89 VARIABLE mul_ln89 LOOP VITIS_LOOP_86_8_VITIS_LOOP_87_9 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln89_fu_1317_p2 SOURCE top.cpp:89 VARIABLE add_ln89 LOOP VITIS_LOOP_86_8_VITIS_LOOP_87_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln89_fu_1331_p2 SOURCE top.cpp:89 VARIABLE xor_ln89 LOOP VITIS_LOOP_86_8_VITIS_LOOP_87_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln89_fu_1337_p2 SOURCE top.cpp:89 VARIABLE and_ln89 LOOP VITIS_LOOP_86_8_VITIS_LOOP_87_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln89_fu_1359_p2 SOURCE top.cpp:89 VARIABLE icmp_ln89 LOOP VITIS_LOOP_86_8_VITIS_LOOP_87_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln89_1_fu_1373_p2 SOURCE top.cpp:89 VARIABLE icmp_ln89_1 LOOP VITIS_LOOP_86_8_VITIS_LOOP_87_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln89_2_fu_1379_p2 SOURCE top.cpp:89 VARIABLE icmp_ln89_2 LOOP VITIS_LOOP_86_8_VITIS_LOOP_87_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln89_fu_1385_p3 SOURCE top.cpp:89 VARIABLE select_ln89 LOOP VITIS_LOOP_86_8_VITIS_LOOP_87_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln89_1_fu_1393_p2 SOURCE top.cpp:89 VARIABLE xor_ln89_1 LOOP VITIS_LOOP_86_8_VITIS_LOOP_87_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln89_1_fu_1399_p2 SOURCE top.cpp:89 VARIABLE and_ln89_1 LOOP VITIS_LOOP_86_8_VITIS_LOOP_87_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln89_1_fu_1405_p3 SOURCE top.cpp:89 VARIABLE select_ln89_1 LOOP VITIS_LOOP_86_8_VITIS_LOOP_87_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln89_2_fu_1443_p2 SOURCE top.cpp:89 VARIABLE and_ln89_2 LOOP VITIS_LOOP_86_8_VITIS_LOOP_87_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln89_2_fu_1413_p2 SOURCE top.cpp:89 VARIABLE xor_ln89_2 LOOP VITIS_LOOP_86_8_VITIS_LOOP_87_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln89_fu_1419_p2 SOURCE top.cpp:89 VARIABLE or_ln89 LOOP VITIS_LOOP_86_8_VITIS_LOOP_87_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln89_3_fu_1425_p2 SOURCE top.cpp:89 VARIABLE xor_ln89_3 LOOP VITIS_LOOP_86_8_VITIS_LOOP_87_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln89_3_fu_1431_p2 SOURCE top.cpp:89 VARIABLE and_ln89_3 LOOP VITIS_LOOP_86_8_VITIS_LOOP_87_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln89_4_fu_1437_p2 SOURCE top.cpp:89 VARIABLE and_ln89_4 LOOP VITIS_LOOP_86_8_VITIS_LOOP_87_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln89_2_fu_1447_p2 SOURCE top.cpp:89 VARIABLE or_ln89_2 LOOP VITIS_LOOP_86_8_VITIS_LOOP_87_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln89_4_fu_1452_p2 SOURCE top.cpp:89 VARIABLE xor_ln89_4 LOOP VITIS_LOOP_86_8_VITIS_LOOP_87_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln89_5_fu_1458_p2 SOURCE top.cpp:89 VARIABLE and_ln89_5 LOOP VITIS_LOOP_86_8_VITIS_LOOP_87_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln89_2_fu_1463_p3 SOURCE top.cpp:89 VARIABLE select_ln89_2 LOOP VITIS_LOOP_86_8_VITIS_LOOP_87_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln89_1_fu_1470_p2 SOURCE top.cpp:89 VARIABLE or_ln89_1 LOOP VITIS_LOOP_86_8_VITIS_LOOP_87_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln89_3_fu_1475_p3 SOURCE top.cpp:89 VARIABLE select_ln89_3 LOOP VITIS_LOOP_86_8_VITIS_LOOP_87_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_fu_1226_p2 SOURCE top.cpp:87 VARIABLE add_ln87 LOOP VITIS_LOOP_86_8_VITIS_LOOP_87_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 2 BRAM 0 URAM 0}} top_kernel {BINDINFO {{BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME denom_row_U SOURCE {} VARIABLE denom_row LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 6 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 4096 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 6 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 4096 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 6 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 4096 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A LOOP {} BUNDLEDNAME {} DSP 0 BRAM 6 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 4096 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 6 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 4096 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 6 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 4096 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 6 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 4096 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 6 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 4096 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true}} AREA {DSP 2 BRAM 51 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.8 seconds. CPU system time: 0.16 seconds. Elapsed time: 1.46 seconds; current allocated memory: 0.000 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for top_kernel.
Execute         syn_report -model top_kernel -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command       autosyn done; 8.83 sec.
Command     csynth_design done; 36 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:36; Allocated memory: 0.000 MB.
Execute     cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute       ::AP::init_summary_file cosim 
Execute         AP::app_get_file_relativeroot [AP::app_get_root] {}
Command       AP::init_summary_file done; 7.58 sec.
Execute       write_ini /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg -apsfile /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/hls.aps -filepaths relative 
Execute         send_msg_by_id INFO @200-1915@%s /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/cosimDB.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -Wno-unknown-pragmas -Wno-unknown-pragmas -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ -I /tools/software/xilinx/2025.1.1/Vitis/include -I include /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/host.cpp -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/host.cpp_pre.cpp -std=gnu++14 -D__DSP48E2__ --gcc-toolchain=/tools/software/xilinx/2025.1.1/Vitis/tps/lnx64/gcc-8.3.0 > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/host.cpp.clang.autosim-tb.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/host.cpp.clang.autosim-tb.err.log
INFO-FLOW: TB processing: /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/host.cpp /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/host.cpp_pre.cpp
Execute       clang_tidy xilinx-tb-process -desc tb-process /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/host.cpp_pre.cpp.tb.cpp std=gnu++14 
INFO-FLOW: exec /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/host.cpp_pre.cpp.tb.cpp -- -std=gnu++14 -fhls -ferror-limit=0
Command       clang_tidy done; 3.01 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ -I /tools/software/xilinx/2025.1.1/Vitis/include -I include /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/top.cpp -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/top.cpp_pre.cpp -std=gnu++14 -D__DSP48E2__ --gcc-toolchain=/tools/software/xilinx/2025.1.1/Vitis/tps/lnx64/gcc-8.3.0 > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.cpp.clang.autosim-tb.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.cpp.clang.autosim-tb.err.log
INFO-FLOW: TB processing: /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/top.cpp /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/top.cpp_pre.cpp
Execute       clang_tidy xilinx-tb-process -desc tb-process /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/top.cpp_pre.cpp.tb.cpp std=gnu++14 
INFO-FLOW: exec /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/top.cpp_pre.cpp.tb.cpp -- -std=gnu++14 -fhls -ferror-limit=0
Command       clang_tidy done; 3.22 sec.
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/tb.status.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command       ap_source done; 0.3 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.DependenceCheck.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute       source .run_sim.tcl 
Execute         source check_sim.tcl 
Execute         source dataflow_monitor_API.tcl 
Execute         source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command       ap_source done; 60.72 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command     cosim_design done; 95.42 sec.
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:01:35; Allocated memory: 0.000 MB.
Execute     export_design -format ip_catalog -flow impl 
INFO: [HLS 200-1510] Running: export_design -format ip_catalog -flow impl 
Execute       config_export -flow=impl -format=ip_catalog 
Execute       write_ini /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg -apsfile /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/hls.aps -filepaths relative 
Execute         send_msg_by_id INFO @200-1915@%s /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg
Execute       ::AP::init_summary_file vivado-impl 
Execute         AP::app_get_file_relativeroot [AP::app_get_root] {}
Command       AP::init_summary_file done; 7.59 sec.
INFO-FLOW: DBG:PUTS: export_design_wrap: -flow impl -format ip_catalog -rtl verilog
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.14 sec.
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=top_kernel xml_exists=1
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/cosimDB.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to top_kernel
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=20 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_sdiv_38ns_24s_38_42_1
top_kernel_sparsemux_33_4_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_sparsemux_33_6_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_mul_24s_24s_48_1_1
top_kernel_sparsemux_129_6_24_1_1
top_kernel_sparsemux_9_2_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_denom_row_RAM_1P_BRAM_1R1W
top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_RAM_T2P_BRAM_1R1W
top_kernel_A_m_axi
top_kernel_C_m_axi
top_kernel_control_s_axi
top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3
top_kernel_Pipeline_VITIS_LOOP_57_4
top_kernel_Pipeline_VITIS_LOOP_76_6
top_kernel_Pipeline_VITIS_LOOP_86_8_VITIS_LOOP_87_9
top_kernel
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top-io-be.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_57_4.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_76_6.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_86_8_VITIS_LOOP_87_9.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.constraint.tcl 
Execute       sc_get_clocks top_kernel 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.constraint.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs pwd=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.14 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:   auto_impl: eval: -flow impl -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-flow impl -rtl verilog'
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO-FLOW: DBG:PUTS: automg_wrap -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -rtl vlog -tool Vivado -impltomg_flag
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.14 sec.
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.constraint.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs pwd=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/autopilot.rtl.models.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:PUTS: debug_in_auto_impl: vlog exec /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/impl/verilog/impl.sh
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report topinfo_dict='RtlTopPrefix {} RtlSubPrefix top_kernel_ TopModuleNoPrefix top_kernel TopModuleWithPrefix top_kernel' export_design_flow='impl' impl_dir='/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/impl' lang='verilog' out_dir=''
INFO-FLOW: DBG:PUTS:     auto_impl_report: impl processing xml
Execute       ap_part_info -quiet -data family -name xczu3eg-sbva484-1-e 
INFO-FLOW: DBG:PUTS:     writing export xml file: /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/impl/report/verilog/export_impl.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode0x7fa9e83fac08' export_design_flow='impl' export_rpt='/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/impl/report/verilog/export_impl.rpt' rpt_txt_var=''
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_impl.rpt
INFO-FLOW: DBG:PUTS:     auto_impl_report: syn processing xml
Execute       ap_part_info -quiet -data family -name xczu3eg-sbva484-1-e 
INFO-FLOW: DBG:PUTS:     writing export xml file: /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/impl/report/verilog/export_syn.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode0x7fa9e831b898' export_design_flow='syn' export_rpt='/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/impl/report/verilog/export_syn.rpt' rpt_txt_var=''
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_syn.rpt
Execute       send_msg_by_id INFO @200-802@%s project_1/hls/impl/export.zip 
INFO: [HLS 200-802] Generated output file project_1/hls/impl/export.zip
Command     export_design done; 968.92 sec.
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:16:08; Allocated memory: 0.000 MB.
Execute     cleanup_all 
Command     cleanup_all done; 0.12 sec.
Execute         source -notrace -encoding utf-8 /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute           source -encoding utf-8 /tools/software/xilinx/2025.1.1/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
INFO-FLOW: Workspace /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls opened at Tue Feb 03 21:05:40 EST 2026
Execute         ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute         set_part xczu3eg-sbva484-1-e 
Execute           create_platform xczu3eg-sbva484-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx//2025.1.1/Vitis/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx//2025.1.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
Command           create_platform done; 4.87 sec.
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.11 sec.
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command           ap_source done; 0.14 sec.
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute           config_compile -quiet -complex-mul-dsp=0 
Command         set_part done; 5.07 sec.
Execute         send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute         send_msg_by_id INFO @200-1464@%s config_unroll -tripcount_threshold=0 
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=0
Execute         config_unroll -tripcount_threshold=0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
Execute         send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=0 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
Execute         config_compile -pipeline_loops=0 
Execute         send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute         config_compile -complex-mul-dsp=0 
Execute         send_msg_by_id INFO @200-1464@%s config_export -flow=impl 
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
Execute         config_export -flow=impl 
Execute         send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute         config_export -format=ip_catalog 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle.tcl 
Execute           source /tools/software/xilinx/2025.1.1/tps/tcl/tcllib2.0/yaml/huddle_types.tcl 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcllib2.0/yaml/json2huddle.tcl 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcllib2.0/try/try.tcl 
Execute         send_msg_by_id INFO @200-2174@%s%s component /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg 
INFO: [HLS 200-2174] Applying component config ini file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg
Execute         apply_ini /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg 
Execute           send_msg_by_id INFO @200-1465@%s 'param.hls.enable_hidden_option_error=false' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying config ini 'param.hls.enable_hidden_option_error=false' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(4)
Execute           send_msg_by_id INFO @200-1465@%s 'syn.file=../top.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=../top.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(7)
Execute           add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
Execute           send_msg_by_id INFO @200-1465@%s 'tb.file=../host.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=../host.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(9)
Execute           add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
Execute           send_msg_by_id INFO @200-1465@%s 'syn.top=top_kernel' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying config ini 'syn.top=top_kernel' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(8)
Execute           set_top top_kernel 
Execute           send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(6) 
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(6)
Execute           send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute           send_msg_by_id INFO @200-1464@%s config_unroll -tripcount_threshold=0 
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=0
Execute           config_unroll -tripcount_threshold=0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
Execute           send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=0 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
Execute           config_compile -pipeline_loops=0 
Execute           send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute           config_compile -complex-mul-dsp=0 
Execute           send_msg_by_id INFO @200-1464@%s config_export -flow=impl 
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
Execute           config_export -flow=impl 
Execute           send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute           config_export -format=ip_catalog 
Execute           send_msg_by_id INFO @200-1465@%s 'part=xczu3eg-sbva484-1-e' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying config ini 'part=xczu3eg-sbva484-1-e' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(1)
Execute           set_part xczu3eg-sbva484-1-e 
Execute             create_platform xczu3eg-sbva484-1-e -board  
Command             create_platform done; 0.24 sec.
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command             ap_source done; 0.12 sec.
Execute             ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute             config_compile -quiet -complex-mul-dsp=0 
Command           set_part done; 0.42 sec.
Execute           send_msg_by_id INFO @200-1465@%s 'clock=10ns' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying config ini 'clock=10ns' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(5)
Execute           create_clock -period 10ns 
Execute           send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(10)
Execute           config_export -format=ip_catalog 
Execute           send_msg_by_id INFO @200-1465@%s 'syn.compile.pipeline_loops=0' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying config ini 'syn.compile.pipeline_loops=0' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(11)
Execute           config_compile -pipeline_loops=0 
Execute           send_msg_by_id INFO @200-1465@%s 'syn.unroll.tripcount_threshold=0' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying config ini 'syn.unroll.tripcount_threshold=0' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(12)
Execute           config_unroll -tripcount_threshold=0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
Execute           send_msg_by_id INFO @200-1465@%s 'vivado.flow=impl' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying config ini 'vivado.flow=impl' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(13)
Execute           config_export -flow=impl 
Command         apply_ini done; 0.65 sec.
Execute         write_component -config /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg 
Execute           send_msg_by_id INFO @200-2176@%s /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/vitis-comp.json 
INFO: [HLS 200-2176] Writing Vitis IDE component file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/vitis-comp.json
Execute         write_ini /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg -apsfile /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/hls.aps -filepaths relative 
Execute           send_msg_by_id INFO @200-1915@%s /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg
Command       open_solution done; 5.84 sec.
Command     open_component done; 5.85 sec.
Execute     set_top top_kernel 
INFO: [HLS 200-1510] Running: set_top top_kernel 
Execute     add_files top.cpp 
INFO: [HLS 200-1510] Running: add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
Execute     add_files -tb host.cpp 
INFO: [HLS 200-1510] Running: add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
Execute     config_unroll -tripcount_threshold 0 
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
Execute     config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
Execute     set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
Execute       create_platform xczu3eg-sbva484-1-e -board  
Command       create_platform done; 0.23 sec.
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.4 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       ::AP::init_summary_file csynth 
Execute         AP::app_get_file_relativeroot [AP::app_get_root] {}
Command       AP::init_summary_file done; 7.55 sec.
Execute       write_ini /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg -apsfile /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/hls.aps -filepaths relative 
Execute         send_msg_by_id INFO @200-1915@%s /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector top.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.cpp.xilinx-performance-pragma-detector.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.cpp.xilinx-performance-pragma-detector.err.log
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.43 seconds. CPU system time: 0.11 seconds. Elapsed time: 8.19 seconds; current allocated memory: 0.000 MB.
Execute         set_directive_top top_kernel -name=top_kernel 
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling top.cpp as C++
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang top.cpp -foptimization-record-file=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/tools/software/xilinx/2025.1.1/Vitis/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx//2025.1.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sbva484-1-e > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.cpp.clang.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx//2025.1.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sbva484-1-e > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/clang.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp  -target fpga  -directive=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/.systemc_flag -fix-errors /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.76 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp  -target fpga  -directive=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/all.directive.json -fix-errors /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.04 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcllib2.0/yaml/yaml.tcl 
Command         clang_tidy done; 1.47 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.bc -hls-platform-db-name=/tools/software/xilinx//2025.1.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sbva484-1-e > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.clang.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.05 seconds. CPU system time: 1.13 seconds. Elapsed time: 6.47 seconds; current allocated memory: 0.000 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.0.bc -args  "/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.g.bc"  
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.g.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.0.bc > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Execute         run_link_or_opt -opt -out /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc -args /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc -args /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libhlsmc++_39.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command         run_link_or_opt done; 2.36 sec.
Execute         run_link_or_opt -opt -out /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc -args /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top_kernel -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top_kernel -reflow-float-conversion -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 1.32 sec.
Execute         run_link_or_opt -out /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc -args /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libfloatconversion_39.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Command         run_link_or_opt done; 0.15 sec.
Execute         run_link_or_opt -opt -out /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc -args /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top_kernel 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.15 sec.
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=top_kernel -mllvm -hls-db-dir -mllvm /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -reflow-unroll-size-threshold=10000 -mllvm -reflow-unroll-cost-threshold=1000000 -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=0 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-force-aggressive-unroll=0 -mllvm -reflow-aggressive-unroll-adjust-factor=1.000000 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -reflow-enable-critical-path-for-performance=1 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -reflow-dump-extra-complexity-metric=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=2.7 -x ir /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/software/xilinx//2025.1.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sbva484-1-e 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 4,971 Compile/Link (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 4,971 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,868 Unroll/Inline (step 1) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,868 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 927 Unroll/Inline (step 2) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 927 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 865 Unroll/Inline (step 3) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 865 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 856 Unroll/Inline (step 4) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 856 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,470 Array/Struct (step 1) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 2,470 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,040 Array/Struct (step 2) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 2,040 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,043 Array/Struct (step 3) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 2,043 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,016 Array/Struct (step 4) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 2,016 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,534 Array/Struct (step 5) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 2,534 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,068 Performance (step 1) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 2,068 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,963 Performance (step 2) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,963 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,963 Performance (step 3) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,963 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,956 Performance (step 4) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,956 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,960 HW Transforms (step 1) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,960 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,987 HW Transforms (step 2) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,987 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_79_9' is marked as complete unroll implied by the pipeline pragma (top.cpp:79:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_66_7' is marked as complete unroll implied by the pipeline pragma (top.cpp:66:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_79_9' (top.cpp:79:19) in function 'top_kernel' completely with a factor of 8 (top.cpp:12:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_66_7' (top.cpp:66:19) in function 'top_kernel' completely with a factor of 8 (top.cpp:12:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3tmp': Cyclic partitioning with factor 8 on dimension 2. (top.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A': Cyclic partitioning with factor 8 on dimension 2. (top.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to 'col_sum_lane': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (top.cpp:31:12)
INFO: [HLS 214-248] Applying array_partition to 'scale_lane': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (top.cpp:32:12)
INFO: [HLS 214-241] Aggregating maxi variable 'C_DRAM' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'A_DRAM' with compact=none mode in 32-bits
INFO: [HLS 214-115] Multiple burst reads of length 16384 and bit width 32 in loop 'VITIS_LOOP_47_3'(top.cpp:47:22) has been inferred on bundle 'A'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:47:22)
INFO: [HLS 214-115] Multiple burst writes of length 16384 and bit width 32 in loop 'VITIS_LOOP_86_10'(top.cpp:86:23) has been inferred on bundle 'C'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:86:23)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.77 seconds. CPU system time: 0.89 seconds. Elapsed time: 9.53 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 0.000 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top top_kernel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.0.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.25 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.1.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.21 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.2.prechk.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 0.000 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.1.bc to /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -extract-subproc -global-constprop -deadargelim -globaldce -legalize-global -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -canonicalize-dataflow -directive-preproc -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.1.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.1.tmp.bc -f 
Command           transform done; 1.03 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.1.tmp.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:41:9) to (top.cpp:40:26) in function 'top_kernel'... converting 18 basic blocks.
Command           transform done; 0.45 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.44 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.48 seconds; current allocated memory: 0.000 MB.
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -gvn -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -drop-inferred-ii -dump-complexity-metric /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.2.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_47_3'(top.cpp:47:22) and 'VITIS_LOOP_49_4'(top.cpp:49:26) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_59_5'(top.cpp:59:22) and 'VITIS_LOOP_61_6'(top.cpp:61:26) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_87_11'(top.cpp:87:27) and 'VITIS_LOOP_89_12'(top.cpp:89:31) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_86_10'(top.cpp:86:23) and 'VITIS_LOOP_87_11'(top.cpp:87:27) in function 'top_kernel' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_47_3' (top.cpp:47:22) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_59_5' (top.cpp:59:22) in function 'top_kernel'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:65:9) in loop 'VITIS_LOOP_61_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_59_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:65:9) in loop 'VITIS_LOOP_61_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_59_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:65:9) in loop 'VITIS_LOOP_61_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_59_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:65:9) in loop 'VITIS_LOOP_61_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_59_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:65:9) in loop 'VITIS_LOOP_61_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_59_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:65:9) in loop 'VITIS_LOOP_61_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_59_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:65:9) in loop 'VITIS_LOOP_61_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_59_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:65:9) in loop 'VITIS_LOOP_61_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_59_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:65:9) in loop 'VITIS_LOOP_61_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_59_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:65:9) in loop 'VITIS_LOOP_61_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_59_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:65:9) in loop 'VITIS_LOOP_61_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_59_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:65:9) in loop 'VITIS_LOOP_61_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_59_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:65:9) in loop 'VITIS_LOOP_61_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_59_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:65:9) in loop 'VITIS_LOOP_61_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_59_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:65:9) in loop 'VITIS_LOOP_61_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_59_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:65:9) in loop 'VITIS_LOOP_61_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_59_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:65:9) in loop 'VITIS_LOOP_61_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_59_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:65:9) in loop 'VITIS_LOOP_61_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_59_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:65:9) in loop 'VITIS_LOOP_61_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_59_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:65:9) in loop 'VITIS_LOOP_61_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_59_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:65:9) in loop 'VITIS_LOOP_61_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_59_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:65:9) in loop 'VITIS_LOOP_61_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_59_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:65:9) in loop 'VITIS_LOOP_61_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_59_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:65:9) in loop 'VITIS_LOOP_61_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_59_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:65:9) in loop 'VITIS_LOOP_61_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_59_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:65:9) in loop 'VITIS_LOOP_61_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_59_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:65:9) in loop 'VITIS_LOOP_61_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_59_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:65:9) in loop 'VITIS_LOOP_61_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_59_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:65:9) in loop 'VITIS_LOOP_61_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_59_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:65:9) in loop 'VITIS_LOOP_61_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_59_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:65:9) in loop 'VITIS_LOOP_61_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_59_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:65:9) in loop 'VITIS_LOOP_61_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_59_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:65:9) in loop 'VITIS_LOOP_61_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_59_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:65:9) in loop 'VITIS_LOOP_61_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_59_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:65:9) in loop 'VITIS_LOOP_61_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_59_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:65:9) in loop 'VITIS_LOOP_61_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_59_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:65:9) in loop 'VITIS_LOOP_61_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_59_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:65:9) in loop 'VITIS_LOOP_61_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_59_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:65:9) in loop 'VITIS_LOOP_61_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_59_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:65:9) in loop 'VITIS_LOOP_61_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_59_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:65:9) in loop 'VITIS_LOOP_61_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_59_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:65:9) in loop 'VITIS_LOOP_61_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_59_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:65:9) in loop 'VITIS_LOOP_61_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_59_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:65:9) in loop 'VITIS_LOOP_61_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_59_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:65:9) in loop 'VITIS_LOOP_61_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_59_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:65:9) in loop 'VITIS_LOOP_61_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_59_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:65:9) in loop 'VITIS_LOOP_61_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_59_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:65:9) in loop 'VITIS_LOOP_61_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_59_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:65:9) in loop 'VITIS_LOOP_61_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_59_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:65:9) in loop 'VITIS_LOOP_61_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_59_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:65:9) in loop 'VITIS_LOOP_61_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_59_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:65:9) in loop 'VITIS_LOOP_61_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_59_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:65:9) in loop 'VITIS_LOOP_61_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_59_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:65:9) in loop 'VITIS_LOOP_61_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_59_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:65:9) in loop 'VITIS_LOOP_61_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_59_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:65:9) in loop 'VITIS_LOOP_61_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_59_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:65:9) in loop 'VITIS_LOOP_61_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_59_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:65:9) in loop 'VITIS_LOOP_61_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_59_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:65:9) in loop 'VITIS_LOOP_61_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_59_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:65:9) in loop 'VITIS_LOOP_61_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_59_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:65:9) in loop 'VITIS_LOOP_61_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_59_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:65:9) in loop 'VITIS_LOOP_61_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_59_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:65:9) in loop 'VITIS_LOOP_61_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_59_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:65:9) in loop 'VITIS_LOOP_61_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_59_5'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_87_11' (top.cpp:87:27) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_86_10' (top.cpp:86:23) in function 'top_kernel'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.63' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.62' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.61' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.60' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.59' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.58' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.57' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.56' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.55' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.54' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.53' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.52' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.51' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.50' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.49' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.48' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.47' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.46' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.45' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.44' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.43' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.42' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.41' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.40' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.39' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.38' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.37' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.36' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.35' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.34' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.33' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.32' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.31' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.30' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.29' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.28' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.27' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.26' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.25' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.24' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.23' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.22' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.21' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.20' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.19' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.18' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.17' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.16' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.15' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.14' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.13' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.12' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.11' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.10' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.9' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.8' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.7' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.6' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.5' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.4' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.3' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.2' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.1' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.63' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.62' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.61' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.60' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.59' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.58' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.57' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.56' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.55' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.54' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.53' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.52' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.51' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.50' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.49' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.48' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.47' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.46' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.45' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.44' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.43' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.42' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.41' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.40' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.39' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.38' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.37' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.36' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.35' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.34' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.33' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.32' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.31' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.30' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.29' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.28' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.27' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.26' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.25' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.24' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.23' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.22' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.21' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.20' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.19' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.18' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.17' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.16' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.15' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.14' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.13' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.12' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.11' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.10' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.9' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.8' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.7' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.6' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.5' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.4' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.3' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.2' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane.1' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum_lane' (top.cpp:31).
Execute             auto_get_db
Command           transform done; 1.21 sec.
INFO-FLOW: Building ssdm...
Execute           transform -hls -cdfg-build /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.3.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command           transform done; 0.18 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.34 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.4 seconds; current allocated memory: 0.000 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 3.37 sec.
Command       elaborate done; 19.4 sec.
Execute       ap_eval exec zip -j /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'top_kernel' ...
Execute         ap_set_top_model top_kernel 
Execute         get_model_list top_kernel -filter all-wo-channel -topdown 
Execute         preproc_iomode -model top_kernel 
Execute         preproc_iomode -model top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12 
Execute         preproc_iomode -model top_kernel_Pipeline_VITIS_LOOP_77_8 
Execute         preproc_iomode -model top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6 
Execute         preproc_iomode -model top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4 
Execute         get_model_list top_kernel -filter all-wo-channel 
INFO-FLOW: Model list for configure: top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4 top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6 top_kernel_Pipeline_VITIS_LOOP_77_8 top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12 top_kernel
INFO-FLOW: Configuring Module : top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4 
Execute         apply_spec_resource_limit top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4 
INFO-FLOW: Configuring Module : top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6 
Execute         apply_spec_resource_limit top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6 
INFO-FLOW: Configuring Module : top_kernel_Pipeline_VITIS_LOOP_77_8 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_77_8 
Execute         apply_spec_resource_limit top_kernel_Pipeline_VITIS_LOOP_77_8 
INFO-FLOW: Configuring Module : top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12 
Execute         apply_spec_resource_limit top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12 
INFO-FLOW: Configuring Module : top_kernel ...
Execute         set_default_model top_kernel 
Execute         apply_spec_resource_limit top_kernel 
INFO-FLOW: Model list for preprocess: top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4 top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6 top_kernel_Pipeline_VITIS_LOOP_77_8 top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12 top_kernel
INFO-FLOW: Preprocessing Module: top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4 
Execute         cdfg_preprocess -model top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4 
INFO-FLOW: Preprocessing Module: top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6 
Execute         cdfg_preprocess -model top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6 
Command         cdfg_preprocess done; 0.26 sec.
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6 
INFO-FLOW: Preprocessing Module: top_kernel_Pipeline_VITIS_LOOP_77_8 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_77_8 
Execute         cdfg_preprocess -model top_kernel_Pipeline_VITIS_LOOP_77_8 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_77_8 
INFO-FLOW: Preprocessing Module: top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12 
Execute         cdfg_preprocess -model top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12 
INFO-FLOW: Preprocessing Module: top_kernel ...
Execute         set_default_model top_kernel 
Execute         cdfg_preprocess -model top_kernel 
Execute         rtl_gen_preprocess top_kernel 
INFO-FLOW: Model list for synthesis: top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4 top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6 top_kernel_Pipeline_VITIS_LOOP_77_8 top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12 top_kernel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4 
Execute         schedule -model top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_3_VITIS_LOOP_49_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_47_3_VITIS_LOOP_49_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.5 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4.sched.adb -f 
INFO-FLOW: Finish scheduling top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4.
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4 
Execute         bind -model top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.09 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4.bind.adb -f 
INFO-FLOW: Finish binding top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6 
Execute         schedule -model top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_59_5_VITIS_LOOP_61_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 43, loop 'VITIS_LOOP_59_5_VITIS_LOOP_61_6'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.49 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.53 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Command         syn_report done; 0.13 sec.
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6.sched.adb -f 
INFO-FLOW: Finish scheduling top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6.
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6 
Execute         bind -model top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.31 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6.bind.adb -f 
Command         db_write done; 0.12 sec.
INFO-FLOW: Finish binding top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_77_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_77_8 
Execute         schedule -model top_kernel_Pipeline_VITIS_LOOP_77_8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_77_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_77_8'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.26 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.48 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_77_8.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_77_8.sched.adb -f 
INFO-FLOW: Finish scheduling top_kernel_Pipeline_VITIS_LOOP_77_8.
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_77_8 
Execute         bind -model top_kernel_Pipeline_VITIS_LOOP_77_8 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_77_8.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_77_8.bind.adb -f 
INFO-FLOW: Finish binding top_kernel_Pipeline_VITIS_LOOP_77_8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12 
Execute         schedule -model top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12.sched.adb -f 
INFO-FLOW: Finish scheduling top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12.
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12 
Execute         bind -model top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12.bind.adb -f 
INFO-FLOW: Finish binding top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_kernel 
Execute         schedule -model top_kernel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.2 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.sched.adb -f 
INFO-FLOW: Finish scheduling top_kernel.
Execute         set_default_model top_kernel 
Execute         bind -model top_kernel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.bind.adb -f 
INFO-FLOW: Finish binding top_kernel.
Execute         get_model_list top_kernel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_77_8 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12 
Execute         rtl_gen_preprocess top_kernel 
INFO-FLOW: Model list for RTL generation: top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4 top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6 top_kernel_Pipeline_VITIS_LOOP_77_8 top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12 top_kernel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4' pipeline 'VITIS_LOOP_47_3_VITIS_LOOP_49_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4/m_axi_A_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4/m_axi_A_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4/m_axi_A_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4/m_axi_A_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4/m_axi_A_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4/m_axi_A_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4/m_axi_A_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4/m_axi_A_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4/m_axi_A_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4/m_axi_A_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4/m_axi_A_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4/m_axi_A_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 0.000 MB.
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4 -style xilinx -f -lang vhdl -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/vhdl/top_kernel_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4 -style xilinx -f -lang vlog -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4 
Execute         syn_report -csynth -model top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4 -f -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4.adb 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4 -bindview -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4 -p /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6' pipeline 'VITIS_LOOP_59_5_VITIS_LOOP_61_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_38ns_24s_38_42_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_24_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6'.
Command         create_rtl_model done; 0.76 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.93 seconds; current allocated memory: 0.000 MB.
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6 -style xilinx -f -lang vhdl -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/vhdl/top_kernel_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6 -style xilinx -f -lang vlog -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6 
Execute         syn_report -csynth -model top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Command         syn_report done; 0.11 sec.
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6 -f -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6.adb 
Command         db_write done; 0.18 sec.
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6 -bindview -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6 -p /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_77_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top_kernel_Pipeline_VITIS_LOOP_77_8 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_77_8.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_24_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_77_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.13 seconds. Elapsed time: 0.97 seconds; current allocated memory: 0.000 MB.
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_77_8 -style xilinx -f -lang vhdl -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/vhdl/top_kernel_top_kernel_Pipeline_VITIS_LOOP_77_8 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_77_8 -style xilinx -f -lang vlog -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_77_8 
Execute         syn_report -csynth -model top_kernel_Pipeline_VITIS_LOOP_77_8 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_77_8_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model top_kernel_Pipeline_VITIS_LOOP_77_8 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_77_8_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model top_kernel_Pipeline_VITIS_LOOP_77_8 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_77_8.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_77_8 -f -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_77_8.adb 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_77_8 -bindview -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top_kernel_Pipeline_VITIS_LOOP_77_8 -p /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_77_8 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12' pipeline 'VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12/m_axi_C_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12/m_axi_C_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12/m_axi_C_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12/m_axi_C_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12/m_axi_C_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12/m_axi_C_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12/m_axi_C_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12/m_axi_C_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12/m_axi_C_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12/m_axi_C_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12/m_axi_C_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12/m_axi_C_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12/m_axi_C_0_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_24s_24s_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_24_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12'.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.42 seconds; current allocated memory: 0.000 MB.
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12 -style xilinx -f -lang vhdl -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/vhdl/top_kernel_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12 -style xilinx -f -lang vlog -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12 
Execute         syn_report -csynth -model top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12 -f -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12.adb 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12 -bindview -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12 -p /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top_kernel -top_prefix  -sub_prefix top_kernel_ -mg_file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A_DRAM', 'C_DRAM' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel'.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_denom_row_RAM_1P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W' using block RAMs.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.35 seconds; current allocated memory: 0.000 MB.
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_kernel -istop -style xilinx -f -lang vhdl -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/vhdl/top_kernel 
Execute         gen_rtl top_kernel -istop -style xilinx -f -lang vlog -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/verilog/top_kernel 
Execute         syn_report -csynth -model top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model top_kernel -f -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.adb 
Execute         db_write -model top_kernel -bindview -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top_kernel -p /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel 
Execute         export_constraint_db -f -tool general -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.constraint.tcl 
Execute         syn_report -designview -model top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.design.xml 
Execute         syn_report -csynthDesign -model top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth.rpt -MHOut /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -wcfg -model top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.protoinst 
Execute         sc_get_clocks top_kernel 
Execute         sc_get_portdomain top_kernel 
INFO-FLOW: Model list for RTL component generation: top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4 top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6 top_kernel_Pipeline_VITIS_LOOP_77_8 top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12 top_kernel
INFO-FLOW: Handling components in module [top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4] ... 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4.compgen.tcl 
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6] ... 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6.compgen.tcl 
INFO-FLOW: Found component top_kernel_sdiv_38ns_24s_38_42_1.
INFO-FLOW: Append model top_kernel_sdiv_38ns_24s_38_42_1
INFO-FLOW: Found component top_kernel_sparsemux_17_3_24_1_1.
INFO-FLOW: Append model top_kernel_sparsemux_17_3_24_1_1
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [top_kernel_Pipeline_VITIS_LOOP_77_8] ... 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_77_8.compgen.tcl 
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12] ... 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12.compgen.tcl 
INFO-FLOW: Found component top_kernel_mul_24s_24s_48_1_1.
INFO-FLOW: Append model top_kernel_mul_24s_24s_48_1_1
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [top_kernel] ... 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.tcl 
INFO-FLOW: Found component top_kernel_denom_row_RAM_1P_BRAM_1R1W.
INFO-FLOW: Append model top_kernel_denom_row_RAM_1P_BRAM_1R1W
INFO-FLOW: Found component top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W.
INFO-FLOW: Append model top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W
INFO-FLOW: Found component top_kernel_A_m_axi.
INFO-FLOW: Append model top_kernel_A_m_axi
INFO-FLOW: Found component top_kernel_C_m_axi.
INFO-FLOW: Append model top_kernel_C_m_axi
INFO-FLOW: Found component top_kernel_control_s_axi.
INFO-FLOW: Append model top_kernel_control_s_axi
INFO-FLOW: Append model top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4
INFO-FLOW: Append model top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6
INFO-FLOW: Append model top_kernel_Pipeline_VITIS_LOOP_77_8
INFO-FLOW: Append model top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12
INFO-FLOW: Append model top_kernel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: top_kernel_flow_control_loop_pipe_sequential_init top_kernel_sdiv_38ns_24s_38_42_1 top_kernel_sparsemux_17_3_24_1_1 top_kernel_flow_control_loop_pipe_sequential_init top_kernel_flow_control_loop_pipe_sequential_init top_kernel_mul_24s_24s_48_1_1 top_kernel_flow_control_loop_pipe_sequential_init top_kernel_denom_row_RAM_1P_BRAM_1R1W top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W top_kernel_A_m_axi top_kernel_C_m_axi top_kernel_control_s_axi top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4 top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6 top_kernel_Pipeline_VITIS_LOOP_77_8 top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12 top_kernel
INFO-FLOW: Generating /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_kernel_sdiv_38ns_24s_38_42_1
INFO-FLOW: To file: write model top_kernel_sparsemux_17_3_24_1_1
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_kernel_mul_24s_24s_48_1_1
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_kernel_denom_row_RAM_1P_BRAM_1R1W
INFO-FLOW: To file: write model top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W
INFO-FLOW: To file: write model top_kernel_A_m_axi
INFO-FLOW: To file: write model top_kernel_C_m_axi
INFO-FLOW: To file: write model top_kernel_control_s_axi
INFO-FLOW: To file: write model top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4
INFO-FLOW: To file: write model top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6
INFO-FLOW: To file: write model top_kernel_Pipeline_VITIS_LOOP_77_8
INFO-FLOW: To file: write model top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12
INFO-FLOW: To file: write model top_kernel
INFO-FLOW: Generating /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.15 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/vhdl' dstVlogDir='/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/vlog' tclDir='/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db' modelList='top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_sdiv_38ns_24s_38_42_1
top_kernel_sparsemux_17_3_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_mul_24s_24s_48_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_denom_row_RAM_1P_BRAM_1R1W
top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W
top_kernel_A_m_axi
top_kernel_C_m_axi
top_kernel_control_s_axi
top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4
top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6
top_kernel_Pipeline_VITIS_LOOP_77_8
top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12
top_kernel
' expOnly='0'
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4.compgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6.compgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_77_8.compgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12.compgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.tcl 
Execute           source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.53 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.87 seconds; current allocated memory: 0.000 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='top_kernel_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.5 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_sdiv_38ns_24s_38_42_1
top_kernel_sparsemux_17_3_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_mul_24s_24s_48_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_denom_row_RAM_1P_BRAM_1R1W
top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W
top_kernel_A_m_axi
top_kernel_C_m_axi
top_kernel_control_s_axi
top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4
top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6
top_kernel_Pipeline_VITIS_LOOP_77_8
top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12
top_kernel
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top-io-be.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4.tbgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6.tbgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_77_8.tbgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12.tbgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.constraint.tcl 
Execute         sc_get_clocks top_kernel 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME A_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME A DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME C_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME C DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} cache_nodes {} report_dict {TOPINST top_kernel MODULE2INSTS {top_kernel top_kernel top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4 grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657 top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6 grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682 top_kernel_Pipeline_VITIS_LOOP_77_8 grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784 top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12 grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916} INST2MODULE {top_kernel top_kernel grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657 top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4 grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682 top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6 grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784 top_kernel_Pipeline_VITIS_LOOP_77_8 grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916 top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12} INSTDATA {top_kernel {DEPTH 1 CHILDREN {grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657 grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682 grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784 grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916}} grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657 {DEPTH 2 CHILDREN {}} grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682 {DEPTH 2 CHILDREN {}} grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784 {DEPTH 2 CHILDREN {}} grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916 {DEPTH 2 CHILDREN {}}} MODULEDATA {top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln47_fu_295_p2 SOURCE top.cpp:47 VARIABLE icmp_ln47 LOOP VITIS_LOOP_47_3_VITIS_LOOP_49_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1_fu_301_p2 SOURCE top.cpp:47 VARIABLE add_ln47_1 LOOP VITIS_LOOP_47_3_VITIS_LOOP_49_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_fu_331_p2 SOURCE top.cpp:47 VARIABLE add_ln47 LOOP VITIS_LOOP_47_3_VITIS_LOOP_49_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln49_fu_337_p2 SOURCE top.cpp:49 VARIABLE icmp_ln49 LOOP VITIS_LOOP_47_3_VITIS_LOOP_49_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln47_fu_343_p3 SOURCE top.cpp:47 VARIABLE select_ln47 LOOP VITIS_LOOP_47_3_VITIS_LOOP_49_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln47_1_fu_351_p3 SOURCE top.cpp:47 VARIABLE select_ln47_1 LOOP VITIS_LOOP_47_3_VITIS_LOOP_49_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln47_2_fu_359_p3 SOURCE top.cpp:47 VARIABLE select_ln47_2 LOOP VITIS_LOOP_47_3_VITIS_LOOP_49_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_fu_435_p2 SOURCE top.cpp:53 VARIABLE add_ln53 LOOP VITIS_LOOP_47_3_VITIS_LOOP_49_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1_fu_440_p2 SOURCE top.cpp:53 VARIABLE add_ln53_1 LOOP VITIS_LOOP_47_3_VITIS_LOOP_49_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln53_fu_462_p2 SOURCE top.cpp:53 VARIABLE xor_ln53 LOOP VITIS_LOOP_47_3_VITIS_LOOP_49_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln53_fu_468_p2 SOURCE top.cpp:53 VARIABLE and_ln53 LOOP VITIS_LOOP_47_3_VITIS_LOOP_49_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln53_1_fu_474_p2 SOURCE top.cpp:53 VARIABLE xor_ln53_1 LOOP VITIS_LOOP_47_3_VITIS_LOOP_49_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_fu_480_p3 SOURCE top.cpp:53 VARIABLE select_ln53 LOOP VITIS_LOOP_47_3_VITIS_LOOP_49_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_1_fu_488_p3 SOURCE top.cpp:53 VARIABLE select_ln53_1 LOOP VITIS_LOOP_47_3_VITIS_LOOP_49_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_fu_496_p2 SOURCE top.cpp:49 VARIABLE add_ln49 LOOP VITIS_LOOP_47_3_VITIS_LOOP_49_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln49_1_fu_502_p2 SOURCE top.cpp:49 VARIABLE icmp_ln49_1 LOOP VITIS_LOOP_47_3_VITIS_LOOP_49_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_512_p2 SOURCE top.cpp:55 VARIABLE add_ln55 LOOP VITIS_LOOP_47_3_VITIS_LOOP_49_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln55_fu_538_p2 SOURCE top.cpp:55 VARIABLE xor_ln55 LOOP VITIS_LOOP_47_3_VITIS_LOOP_49_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln55_fu_544_p2 SOURCE top.cpp:55 VARIABLE and_ln55 LOOP VITIS_LOOP_47_3_VITIS_LOOP_49_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln55_1_fu_550_p2 SOURCE top.cpp:55 VARIABLE xor_ln55_1 LOOP VITIS_LOOP_47_3_VITIS_LOOP_49_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln55_fu_556_p3 SOURCE top.cpp:55 VARIABLE select_ln55 LOOP VITIS_LOOP_47_3_VITIS_LOOP_49_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln55_1_fu_564_p3 SOURCE top.cpp:55 VARIABLE select_ln55_1 LOOP VITIS_LOOP_47_3_VITIS_LOOP_49_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln59_fu_1673_p2 SOURCE top.cpp:59 VARIABLE icmp_ln59 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_1_fu_1679_p2 SOURCE top.cpp:59 VARIABLE add_ln59_1 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_fu_1691_p2 SOURCE top.cpp:59 VARIABLE add_ln59 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln61_fu_1697_p2 SOURCE top.cpp:61 VARIABLE icmp_ln61 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln59_fu_1703_p3 SOURCE top.cpp:59 VARIABLE select_ln59 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln59_1_fu_1711_p3 SOURCE top.cpp:59 VARIABLE select_ln59_1 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln69_fu_1740_p2 SOURCE top.cpp:69 VARIABLE add_ln69 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U12 SOURCE top.cpp:69 VARIABLE sdiv_ln69 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_fu_1929_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_1_fu_1935_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_1 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_fu_1941_p2 SOURCE top.cpp:69 VARIABLE or_ln69 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_fu_1947_p2 SOURCE top.cpp:69 VARIABLE xor_ln69 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_fu_1953_p2 SOURCE top.cpp:69 VARIABLE and_ln69 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_1_fu_1959_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_1 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_1_fu_1965_p2 SOURCE top.cpp:69 VARIABLE or_ln69_1 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_1_fu_1971_p2 SOURCE top.cpp:69 VARIABLE and_ln69_1 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln69_fu_1977_p3 SOURCE top.cpp:69 VARIABLE select_ln69 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_2_fu_1985_p2 SOURCE top.cpp:69 VARIABLE or_ln69_2 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME t_1_fu_1991_p3 SOURCE top.cpp:69 VARIABLE t_1 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U20 SOURCE top.cpp:71 VARIABLE tmp_9 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sum_lane_64_fu_2071_p2 SOURCE top.cpp:71 VARIABLE col_sum_lane_64 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_1_fu_2077_p2 SOURCE top.cpp:71 VARIABLE add_ln71_1 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln71_fu_2083_p2 SOURCE top.cpp:71 VARIABLE icmp_ln71 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_fu_2202_p2 SOURCE top.cpp:71 VARIABLE xor_ln71 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln71_fu_2208_p2 SOURCE top.cpp:71 VARIABLE and_ln71 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_1_fu_2214_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_1 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln71_1_fu_2220_p2 SOURCE top.cpp:71 VARIABLE and_ln71_1 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_2_fu_2226_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_2 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U13 SOURCE top.cpp:69 VARIABLE sdiv_ln69_1 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_2_fu_2359_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_2 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_3_fu_2365_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_3 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_3_fu_2371_p2 SOURCE top.cpp:69 VARIABLE or_ln69_3 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_2_fu_2377_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_2 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_2_fu_2383_p2 SOURCE top.cpp:69 VARIABLE and_ln69_2 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_3_fu_2389_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_3 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_4_fu_2395_p2 SOURCE top.cpp:69 VARIABLE or_ln69_4 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_3_fu_2401_p2 SOURCE top.cpp:69 VARIABLE and_ln69_3 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln69_2_fu_2407_p3 SOURCE top.cpp:69 VARIABLE select_ln69_2 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_5_fu_2415_p2 SOURCE top.cpp:69 VARIABLE or_ln69_5 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME t_3_fu_2421_p3 SOURCE top.cpp:69 VARIABLE t_3 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U21 SOURCE top.cpp:71 VARIABLE tmp_33 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sum_lane_65_fu_2501_p2 SOURCE top.cpp:71 VARIABLE col_sum_lane_65 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_2_fu_2507_p2 SOURCE top.cpp:71 VARIABLE add_ln71_2 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln71_3_fu_2513_p2 SOURCE top.cpp:71 VARIABLE icmp_ln71_3 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_3_fu_2632_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_3 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln71_2_fu_2638_p2 SOURCE top.cpp:71 VARIABLE and_ln71_2 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_4_fu_2644_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_4 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln71_3_fu_2650_p2 SOURCE top.cpp:71 VARIABLE and_ln71_3 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_5_fu_2656_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_5 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U14 SOURCE top.cpp:69 VARIABLE sdiv_ln69_2 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_4_fu_2789_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_4 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_5_fu_2795_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_5 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_6_fu_2801_p2 SOURCE top.cpp:69 VARIABLE or_ln69_6 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_4_fu_2807_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_4 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_4_fu_2813_p2 SOURCE top.cpp:69 VARIABLE and_ln69_4 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_5_fu_2819_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_5 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_7_fu_2825_p2 SOURCE top.cpp:69 VARIABLE or_ln69_7 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_5_fu_2831_p2 SOURCE top.cpp:69 VARIABLE and_ln69_5 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln69_4_fu_2837_p3 SOURCE top.cpp:69 VARIABLE select_ln69_4 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_8_fu_2845_p2 SOURCE top.cpp:69 VARIABLE or_ln69_8 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME t_5_fu_2851_p3 SOURCE top.cpp:69 VARIABLE t_5 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U22 SOURCE top.cpp:71 VARIABLE tmp_35 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sum_lane_66_fu_2931_p2 SOURCE top.cpp:71 VARIABLE col_sum_lane_66 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_3_fu_2937_p2 SOURCE top.cpp:71 VARIABLE add_ln71_3 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln71_4_fu_2943_p2 SOURCE top.cpp:71 VARIABLE icmp_ln71_4 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_6_fu_3062_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_6 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln71_4_fu_3068_p2 SOURCE top.cpp:71 VARIABLE and_ln71_4 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_7_fu_3074_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_7 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln71_5_fu_3080_p2 SOURCE top.cpp:71 VARIABLE and_ln71_5 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_8_fu_3086_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_8 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U15 SOURCE top.cpp:69 VARIABLE sdiv_ln69_3 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_6_fu_3219_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_6 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_7_fu_3225_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_7 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_9_fu_3231_p2 SOURCE top.cpp:69 VARIABLE or_ln69_9 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_6_fu_3237_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_6 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_6_fu_3243_p2 SOURCE top.cpp:69 VARIABLE and_ln69_6 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_7_fu_3249_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_7 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_10_fu_3255_p2 SOURCE top.cpp:69 VARIABLE or_ln69_10 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_7_fu_3261_p2 SOURCE top.cpp:69 VARIABLE and_ln69_7 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln69_6_fu_3267_p3 SOURCE top.cpp:69 VARIABLE select_ln69_6 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_11_fu_3275_p2 SOURCE top.cpp:69 VARIABLE or_ln69_11 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME t_7_fu_3281_p3 SOURCE top.cpp:69 VARIABLE t_7 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U23 SOURCE top.cpp:71 VARIABLE tmp_37 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sum_lane_67_fu_3361_p2 SOURCE top.cpp:71 VARIABLE col_sum_lane_67 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_4_fu_3367_p2 SOURCE top.cpp:71 VARIABLE add_ln71_4 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln71_5_fu_3373_p2 SOURCE top.cpp:71 VARIABLE icmp_ln71_5 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_9_fu_3492_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_9 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln71_6_fu_3498_p2 SOURCE top.cpp:71 VARIABLE and_ln71_6 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_10_fu_3504_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_10 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln71_7_fu_3510_p2 SOURCE top.cpp:71 VARIABLE and_ln71_7 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_11_fu_3516_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_11 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U16 SOURCE top.cpp:69 VARIABLE sdiv_ln69_4 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_8_fu_3649_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_8 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_9_fu_3655_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_9 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_12_fu_3661_p2 SOURCE top.cpp:69 VARIABLE or_ln69_12 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_8_fu_3667_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_8 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_8_fu_3673_p2 SOURCE top.cpp:69 VARIABLE and_ln69_8 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_9_fu_3679_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_9 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_13_fu_3685_p2 SOURCE top.cpp:69 VARIABLE or_ln69_13 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_9_fu_3691_p2 SOURCE top.cpp:69 VARIABLE and_ln69_9 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln69_8_fu_3697_p3 SOURCE top.cpp:69 VARIABLE select_ln69_8 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_14_fu_3705_p2 SOURCE top.cpp:69 VARIABLE or_ln69_14 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME t_9_fu_3711_p3 SOURCE top.cpp:69 VARIABLE t_9 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U24 SOURCE top.cpp:71 VARIABLE tmp_39 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sum_lane_68_fu_3791_p2 SOURCE top.cpp:71 VARIABLE col_sum_lane_68 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_5_fu_3797_p2 SOURCE top.cpp:71 VARIABLE add_ln71_5 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln71_6_fu_3803_p2 SOURCE top.cpp:71 VARIABLE icmp_ln71_6 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_12_fu_3922_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_12 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln71_8_fu_3928_p2 SOURCE top.cpp:71 VARIABLE and_ln71_8 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_13_fu_3934_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_13 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln71_9_fu_3940_p2 SOURCE top.cpp:71 VARIABLE and_ln71_9 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_14_fu_3946_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_14 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U17 SOURCE top.cpp:69 VARIABLE sdiv_ln69_5 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_10_fu_4079_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_10 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_11_fu_4085_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_11 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_15_fu_4091_p2 SOURCE top.cpp:69 VARIABLE or_ln69_15 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_10_fu_4097_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_10 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_10_fu_4103_p2 SOURCE top.cpp:69 VARIABLE and_ln69_10 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_11_fu_4109_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_11 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_16_fu_4115_p2 SOURCE top.cpp:69 VARIABLE or_ln69_16 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_11_fu_4121_p2 SOURCE top.cpp:69 VARIABLE and_ln69_11 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln69_10_fu_4127_p3 SOURCE top.cpp:69 VARIABLE select_ln69_10 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_17_fu_4135_p2 SOURCE top.cpp:69 VARIABLE or_ln69_17 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME t_11_fu_4141_p3 SOURCE top.cpp:69 VARIABLE t_11 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U25 SOURCE top.cpp:71 VARIABLE tmp_62 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sum_lane_69_fu_4221_p2 SOURCE top.cpp:71 VARIABLE col_sum_lane_69 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_6_fu_4227_p2 SOURCE top.cpp:71 VARIABLE add_ln71_6 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln71_7_fu_4233_p2 SOURCE top.cpp:71 VARIABLE icmp_ln71_7 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_15_fu_4352_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_15 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln71_10_fu_4358_p2 SOURCE top.cpp:71 VARIABLE and_ln71_10 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_16_fu_4364_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_16 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln71_11_fu_4370_p2 SOURCE top.cpp:71 VARIABLE and_ln71_11 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_17_fu_4376_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_17 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U18 SOURCE top.cpp:69 VARIABLE sdiv_ln69_6 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_12_fu_4509_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_12 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_13_fu_4515_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_13 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_18_fu_4521_p2 SOURCE top.cpp:69 VARIABLE or_ln69_18 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_12_fu_4527_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_12 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_12_fu_4533_p2 SOURCE top.cpp:69 VARIABLE and_ln69_12 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_13_fu_4539_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_13 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_19_fu_4545_p2 SOURCE top.cpp:69 VARIABLE or_ln69_19 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_13_fu_4551_p2 SOURCE top.cpp:69 VARIABLE and_ln69_13 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln69_12_fu_4557_p3 SOURCE top.cpp:69 VARIABLE select_ln69_12 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_20_fu_4565_p2 SOURCE top.cpp:69 VARIABLE or_ln69_20 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME t_13_fu_4571_p3 SOURCE top.cpp:69 VARIABLE t_13 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U26 SOURCE top.cpp:71 VARIABLE tmp_68 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sum_lane_70_fu_4651_p2 SOURCE top.cpp:71 VARIABLE col_sum_lane_70 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_7_fu_4657_p2 SOURCE top.cpp:71 VARIABLE add_ln71_7 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln71_8_fu_4663_p2 SOURCE top.cpp:71 VARIABLE icmp_ln71_8 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_18_fu_4782_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_18 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln71_12_fu_4788_p2 SOURCE top.cpp:71 VARIABLE and_ln71_12 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_19_fu_4794_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_19 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln71_13_fu_4800_p2 SOURCE top.cpp:71 VARIABLE and_ln71_13 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_20_fu_4806_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_20 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U19 SOURCE top.cpp:69 VARIABLE sdiv_ln69_7 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_14_fu_4939_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_14 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_15_fu_4945_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_15 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_21_fu_4951_p2 SOURCE top.cpp:69 VARIABLE or_ln69_21 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_14_fu_4957_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_14 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_14_fu_4963_p2 SOURCE top.cpp:69 VARIABLE and_ln69_14 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln69_15_fu_4969_p2 SOURCE top.cpp:69 VARIABLE xor_ln69_15 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_22_fu_4975_p2 SOURCE top.cpp:69 VARIABLE or_ln69_22 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_15_fu_4981_p2 SOURCE top.cpp:69 VARIABLE and_ln69_15 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln69_14_fu_4987_p3 SOURCE top.cpp:69 VARIABLE select_ln69_14 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_23_fu_4995_p2 SOURCE top.cpp:69 VARIABLE or_ln69_23 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME t_15_fu_5001_p3 SOURCE top.cpp:69 VARIABLE t_15 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U27 SOURCE top.cpp:71 VARIABLE tmp_74 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sum_lane_71_fu_5081_p2 SOURCE top.cpp:71 VARIABLE col_sum_lane_71 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_8_fu_5087_p2 SOURCE top.cpp:71 VARIABLE add_ln71_8 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln71_9_fu_5093_p2 SOURCE top.cpp:71 VARIABLE icmp_ln71_9 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_21_fu_5212_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_21 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln71_14_fu_5218_p2 SOURCE top.cpp:71 VARIABLE and_ln71_14 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_22_fu_5224_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_22 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln71_15_fu_5230_p2 SOURCE top.cpp:71 VARIABLE and_ln71_15 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln71_23_fu_5236_p2 SOURCE top.cpp:71 VARIABLE xor_ln71_23 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_fu_1762_p2 SOURCE top.cpp:61 VARIABLE add_ln61 LOOP VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} top_kernel_Pipeline_VITIS_LOOP_77_8 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln77_fu_1424_p2 SOURCE top.cpp:77 VARIABLE icmp_ln77 LOOP VITIS_LOOP_77_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln77_fu_1430_p2 SOURCE top.cpp:77 VARIABLE add_ln77 LOOP VITIS_LOOP_77_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U111 SOURCE top.cpp:81 VARIABLE tmp_2 LOOP VITIS_LOOP_77_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln81_fu_1496_p2 SOURCE top.cpp:81 VARIABLE sub_ln81 LOOP VITIS_LOOP_77_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln81_1_fu_1516_p2 SOURCE top.cpp:81 VARIABLE sub_ln81_1 LOOP VITIS_LOOP_77_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_lane_64_fu_1536_p3 SOURCE top.cpp:81 VARIABLE scale_lane_64 LOOP VITIS_LOOP_77_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U112 SOURCE top.cpp:81 VARIABLE tmp_6 LOOP VITIS_LOOP_77_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln81_2_fu_1604_p2 SOURCE top.cpp:81 VARIABLE sub_ln81_2 LOOP VITIS_LOOP_77_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln81_3_fu_1624_p2 SOURCE top.cpp:81 VARIABLE sub_ln81_3 LOOP VITIS_LOOP_77_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_lane_65_fu_1644_p3 SOURCE top.cpp:81 VARIABLE scale_lane_65 LOOP VITIS_LOOP_77_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U113 SOURCE top.cpp:81 VARIABLE tmp_s LOOP VITIS_LOOP_77_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln81_4_fu_1712_p2 SOURCE top.cpp:81 VARIABLE sub_ln81_4 LOOP VITIS_LOOP_77_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln81_5_fu_1732_p2 SOURCE top.cpp:81 VARIABLE sub_ln81_5 LOOP VITIS_LOOP_77_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_lane_66_fu_1752_p3 SOURCE top.cpp:81 VARIABLE scale_lane_66 LOOP VITIS_LOOP_77_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U114 SOURCE top.cpp:81 VARIABLE tmp_13 LOOP VITIS_LOOP_77_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln81_6_fu_1820_p2 SOURCE top.cpp:81 VARIABLE sub_ln81_6 LOOP VITIS_LOOP_77_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln81_7_fu_1840_p2 SOURCE top.cpp:81 VARIABLE sub_ln81_7 LOOP VITIS_LOOP_77_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_lane_67_fu_1860_p3 SOURCE top.cpp:81 VARIABLE scale_lane_67 LOOP VITIS_LOOP_77_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U115 SOURCE top.cpp:81 VARIABLE tmp_17 LOOP VITIS_LOOP_77_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln81_8_fu_1928_p2 SOURCE top.cpp:81 VARIABLE sub_ln81_8 LOOP VITIS_LOOP_77_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln81_9_fu_1948_p2 SOURCE top.cpp:81 VARIABLE sub_ln81_9 LOOP VITIS_LOOP_77_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_lane_68_fu_1968_p3 SOURCE top.cpp:81 VARIABLE scale_lane_68 LOOP VITIS_LOOP_77_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U116 SOURCE top.cpp:81 VARIABLE tmp_21 LOOP VITIS_LOOP_77_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln81_10_fu_2036_p2 SOURCE top.cpp:81 VARIABLE sub_ln81_10 LOOP VITIS_LOOP_77_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln81_11_fu_2056_p2 SOURCE top.cpp:81 VARIABLE sub_ln81_11 LOOP VITIS_LOOP_77_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_lane_69_fu_2076_p3 SOURCE top.cpp:81 VARIABLE scale_lane_69 LOOP VITIS_LOOP_77_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U117 SOURCE top.cpp:81 VARIABLE tmp_25 LOOP VITIS_LOOP_77_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln81_12_fu_2144_p2 SOURCE top.cpp:81 VARIABLE sub_ln81_12 LOOP VITIS_LOOP_77_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln81_13_fu_2164_p2 SOURCE top.cpp:81 VARIABLE sub_ln81_13 LOOP VITIS_LOOP_77_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_lane_70_fu_2184_p3 SOURCE top.cpp:81 VARIABLE scale_lane_70 LOOP VITIS_LOOP_77_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U118 SOURCE top.cpp:81 VARIABLE tmp_29 LOOP VITIS_LOOP_77_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln81_14_fu_2252_p2 SOURCE top.cpp:81 VARIABLE sub_ln81_14 LOOP VITIS_LOOP_77_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln81_15_fu_2272_p2 SOURCE top.cpp:81 VARIABLE sub_ln81_15 LOOP VITIS_LOOP_77_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_lane_71_fu_2292_p3 SOURCE top.cpp:81 VARIABLE scale_lane_71 LOOP VITIS_LOOP_77_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln86_fu_869_p2 SOURCE top.cpp:86 VARIABLE icmp_ln86 LOOP VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_1_fu_875_p2 SOURCE top.cpp:86 VARIABLE add_ln86_1 LOOP VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_fu_890_p2 SOURCE top.cpp:86 VARIABLE add_ln86 LOOP VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln87_fu_896_p2 SOURCE top.cpp:87 VARIABLE icmp_ln87 LOOP VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln86_fu_902_p3 SOURCE top.cpp:86 VARIABLE select_ln86 LOOP VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln86_fu_910_p2 SOURCE top.cpp:86 VARIABLE xor_ln86 LOOP VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln89_fu_916_p2 SOURCE top.cpp:89 VARIABLE icmp_ln89 LOOP VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln86_fu_922_p2 SOURCE top.cpp:86 VARIABLE and_ln86 LOOP VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln86_1_fu_928_p3 SOURCE top.cpp:86 VARIABLE select_ln86_1 LOOP VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_fu_940_p2 SOURCE top.cpp:87 VARIABLE add_ln87 LOOP VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_fu_946_p2 SOURCE top.cpp:86 VARIABLE empty LOOP VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME k_mid2_fu_952_p3 SOURCE top.cpp:86 VARIABLE k_mid2 LOOP VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln87_fu_960_p3 SOURCE top.cpp:87 VARIABLE select_ln87 LOOP VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_2_fu_968_p2 SOURCE top.cpp:86 VARIABLE first_iter_2 LOOP VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_25_fu_986_p2 SOURCE top.cpp:87 VARIABLE empty_25 LOOP VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U248 SOURCE top.cpp:92 VARIABLE tmp_1 LOOP VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U249 SOURCE top.cpp:92 VARIABLE tmp_2 LOOP VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U250 SOURCE top.cpp:92 VARIABLE tmp_3 LOOP VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U251 SOURCE top.cpp:92 VARIABLE tmp_4 LOOP VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U252 SOURCE top.cpp:92 VARIABLE tmp_5 LOOP VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U253 SOURCE top.cpp:92 VARIABLE tmp_6 LOOP VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U254 SOURCE top.cpp:92 VARIABLE tmp_7 LOOP VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U255 SOURCE top.cpp:92 VARIABLE tmp_8 LOOP VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U257 SOURCE top.cpp:92 VARIABLE tmp_9 LOOP VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U256 SOURCE top.cpp:92 VARIABLE tmp_10 LOOP VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_24s_48_1_1_U247 SOURCE top.cpp:92 VARIABLE mul_ln92 LOOP VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln92_fu_1503_p2 SOURCE top.cpp:92 VARIABLE add_ln92 LOOP VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln92_fu_1517_p2 SOURCE top.cpp:92 VARIABLE xor_ln92 LOOP VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln92_fu_1523_p2 SOURCE top.cpp:92 VARIABLE and_ln92 LOOP VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln92_fu_1545_p2 SOURCE top.cpp:92 VARIABLE icmp_ln92 LOOP VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln92_1_fu_1559_p2 SOURCE top.cpp:92 VARIABLE icmp_ln92_1 LOOP VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln92_2_fu_1565_p2 SOURCE top.cpp:92 VARIABLE icmp_ln92_2 LOOP VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln92_fu_1571_p3 SOURCE top.cpp:92 VARIABLE select_ln92 LOOP VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln92_1_fu_1579_p2 SOURCE top.cpp:92 VARIABLE xor_ln92_1 LOOP VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln92_1_fu_1585_p2 SOURCE top.cpp:92 VARIABLE and_ln92_1 LOOP VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln92_1_fu_1591_p3 SOURCE top.cpp:92 VARIABLE select_ln92_1 LOOP VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln92_2_fu_1599_p2 SOURCE top.cpp:92 VARIABLE and_ln92_2 LOOP VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln92_2_fu_1605_p2 SOURCE top.cpp:92 VARIABLE xor_ln92_2 LOOP VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln92_fu_1611_p2 SOURCE top.cpp:92 VARIABLE or_ln92 LOOP VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln92_3_fu_1617_p2 SOURCE top.cpp:92 VARIABLE xor_ln92_3 LOOP VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln92_3_fu_1623_p2 SOURCE top.cpp:92 VARIABLE and_ln92_3 LOOP VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln92_4_fu_1629_p2 SOURCE top.cpp:92 VARIABLE and_ln92_4 LOOP VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln92_2_fu_1635_p2 SOURCE top.cpp:92 VARIABLE or_ln92_2 LOOP VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln92_4_fu_1641_p2 SOURCE top.cpp:92 VARIABLE xor_ln92_4 LOOP VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln92_5_fu_1647_p2 SOURCE top.cpp:92 VARIABLE and_ln92_5 LOOP VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln92_2_fu_1653_p3 SOURCE top.cpp:92 VARIABLE select_ln92_2 LOOP VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln92_1_fu_1661_p2 SOURCE top.cpp:92 VARIABLE or_ln92_1 LOOP VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln92_3_fu_1667_p3 SOURCE top.cpp:92 VARIABLE select_ln92_3 LOOP VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln89_fu_1308_p2 SOURCE top.cpp:89 VARIABLE add_ln89 LOOP VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_1_fu_1314_p2 SOURCE top.cpp:87 VARIABLE add_ln87_1 LOOP VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln87_1_fu_1320_p3 SOURCE top.cpp:87 VARIABLE select_ln87_1 LOOP VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 2 BRAM 0 URAM 0}} top_kernel {BINDINFO {{BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME denom_row_U SOURCE {} VARIABLE denom_row LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true}} AREA {DSP 2 BRAM 51 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0.16 seconds. Elapsed time: 1.42 seconds; current allocated memory: 0.000 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for top_kernel.
Execute         syn_report -model top_kernel -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command       autosyn done; 8.67 sec.
Command     csynth_design done; 36.3 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:36; Allocated memory: 0.000 MB.
Execute     cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute       ::AP::init_summary_file cosim 
Execute         AP::app_get_file_relativeroot [AP::app_get_root] {}
Command       AP::init_summary_file done; 7.58 sec.
Execute       write_ini /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg -apsfile /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/hls.aps -filepaths relative 
Execute         send_msg_by_id INFO @200-1915@%s /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.14 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/cosimDB.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -Wno-unknown-pragmas -Wno-unknown-pragmas -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ -I /tools/software/xilinx/2025.1.1/Vitis/include -I include /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/host.cpp -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/host.cpp_pre.cpp -std=gnu++14 -D__DSP48E2__ --gcc-toolchain=/tools/software/xilinx/2025.1.1/Vitis/tps/lnx64/gcc-8.3.0 > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/host.cpp.clang.autosim-tb.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/host.cpp.clang.autosim-tb.err.log
INFO-FLOW: TB processing: /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/host.cpp /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/host.cpp_pre.cpp
Execute       clang_tidy xilinx-tb-process -desc tb-process /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/host.cpp_pre.cpp.tb.cpp std=gnu++14 
INFO-FLOW: exec /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/host.cpp_pre.cpp.tb.cpp -- -std=gnu++14 -fhls -ferror-limit=0
Command       clang_tidy done; 2.82 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ -I /tools/software/xilinx/2025.1.1/Vitis/include -I include /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/top.cpp -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/top.cpp_pre.cpp -std=gnu++14 -D__DSP48E2__ --gcc-toolchain=/tools/software/xilinx/2025.1.1/Vitis/tps/lnx64/gcc-8.3.0 > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.cpp.clang.autosim-tb.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.cpp.clang.autosim-tb.err.log
INFO-FLOW: TB processing: /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/top.cpp /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/top.cpp_pre.cpp
Execute       clang_tidy xilinx-tb-process -desc tb-process /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/top.cpp_pre.cpp.tb.cpp std=gnu++14 
INFO-FLOW: exec /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/top.cpp_pre.cpp.tb.cpp -- -std=gnu++14 -fhls -ferror-limit=0
Command       clang_tidy done; 2.78 sec.
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/tb.status.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command       ap_source done; 0.28 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.DependenceCheck.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute       source .run_sim.tcl 
Execute         source check_sim.tcl 
Execute         source dataflow_monitor_API.tcl 
Execute         source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command       ap_source done; 64.02 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command     cosim_design done; 98.63 sec.
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:01:38; Allocated memory: 0.000 MB.
Execute     export_design -format ip_catalog -flow impl 
INFO: [HLS 200-1510] Running: export_design -format ip_catalog -flow impl 
Execute       config_export -flow=impl -format=ip_catalog 
Execute       write_ini /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg -apsfile /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/hls.aps -filepaths relative 
Execute         send_msg_by_id INFO @200-1915@%s /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg
Execute       ::AP::init_summary_file vivado-impl 
Execute         AP::app_get_file_relativeroot [AP::app_get_root] {}
Command       AP::init_summary_file done; 7.61 sec.
INFO-FLOW: DBG:PUTS: export_design_wrap: -flow impl -format ip_catalog -rtl verilog
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.26 sec.
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.35 sec.
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=top_kernel xml_exists=1
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/cosimDB.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to top_kernel
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=17 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_sdiv_38ns_24s_38_42_1
top_kernel_sparsemux_17_3_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_mul_24s_24s_48_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_denom_row_RAM_1P_BRAM_1R1W
top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W
top_kernel_A_m_axi
top_kernel_C_m_axi
top_kernel_control_s_axi
top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4
top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6
top_kernel_Pipeline_VITIS_LOOP_77_8
top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12
top_kernel
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top-io-be.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_77_8.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.constraint.tcl 
Execute       sc_get_clocks top_kernel 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.constraint.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs pwd=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.12 sec.
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.16 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:   auto_impl: eval: -flow impl -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-flow impl -rtl verilog'
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO-FLOW: DBG:PUTS: automg_wrap -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -rtl vlog -tool Vivado -impltomg_flag
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.15 sec.
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.constraint.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs pwd=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/autopilot.rtl.models.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:PUTS: debug_in_auto_impl: vlog exec /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/impl/verilog/impl.sh
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report topinfo_dict='RtlTopPrefix {} RtlSubPrefix top_kernel_ TopModuleNoPrefix top_kernel TopModuleWithPrefix top_kernel' export_design_flow='impl' impl_dir='/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/impl' lang='verilog' out_dir=''
INFO-FLOW: DBG:PUTS:     auto_impl_report: impl processing xml
Execute       ap_part_info -quiet -data family -name xczu3eg-sbva484-1-e 
INFO-FLOW: DBG:PUTS:     writing export xml file: /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/impl/report/verilog/export_impl.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode0x7fe7ae036b48' export_design_flow='impl' export_rpt='/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/impl/report/verilog/export_impl.rpt' rpt_txt_var=''
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_impl.rpt
INFO-FLOW: DBG:PUTS:     auto_impl_report: syn processing xml
Execute       ap_part_info -quiet -data family -name xczu3eg-sbva484-1-e 
INFO-FLOW: DBG:PUTS:     writing export xml file: /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/impl/report/verilog/export_syn.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode0x7fe7ae0511e8' export_design_flow='syn' export_rpt='/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/impl/report/verilog/export_syn.rpt' rpt_txt_var=''
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_syn.rpt
Execute       send_msg_by_id INFO @200-802@%s project_1/hls/impl/export.zip 
INFO: [HLS 200-802] Generated output file project_1/hls/impl/export.zip
Command     export_design done; 984.43 sec.
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:16:24; Allocated memory: 0.000 MB.
Execute     cleanup_all 
Command     cleanup_all done; 0.12 sec.
Execute         source -notrace -encoding utf-8 /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute           source -encoding utf-8 /tools/software/xilinx/2025.1.1/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
INFO-FLOW: Workspace /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls opened at Tue Feb 03 22:15:18 EST 2026
Execute         ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute         set_part xczu3eg-sbva484-1-e 
Execute           create_platform xczu3eg-sbva484-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx//2025.1.1/Vitis/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx//2025.1.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
Command           create_platform done; 4.25 sec.
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.13 sec.
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command           ap_source done; 0.2 sec.
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute           config_compile -quiet -complex-mul-dsp=0 
Command         set_part done; 4.5 sec.
Execute         send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute         send_msg_by_id INFO @200-1464@%s config_unroll -tripcount_threshold=0 
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=0
Execute         config_unroll -tripcount_threshold=0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
Execute         send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=0 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
Execute         config_compile -pipeline_loops=0 
Execute         send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute         config_compile -complex-mul-dsp=0 
Execute         send_msg_by_id INFO @200-1464@%s config_export -flow=impl 
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
Execute         config_export -flow=impl 
Execute         send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute         config_export -format=ip_catalog 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle.tcl 
Execute           source /tools/software/xilinx/2025.1.1/tps/tcl/tcllib2.0/yaml/huddle_types.tcl 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcllib2.0/yaml/json2huddle.tcl 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcllib2.0/try/try.tcl 
Execute         send_msg_by_id INFO @200-2174@%s%s component /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg 
INFO: [HLS 200-2174] Applying component config ini file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg
Execute         apply_ini /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg 
Execute           send_msg_by_id INFO @200-1465@%s 'param.hls.enable_hidden_option_error=false' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying config ini 'param.hls.enable_hidden_option_error=false' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(4)
Execute           send_msg_by_id INFO @200-1465@%s 'syn.file=../top.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=../top.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(7)
Execute           add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
Execute           send_msg_by_id INFO @200-1465@%s 'tb.file=../host.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=../host.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(9)
Execute           add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
Execute           send_msg_by_id INFO @200-1465@%s 'syn.top=top_kernel' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying config ini 'syn.top=top_kernel' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(8)
Execute           set_top top_kernel 
Execute           send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(6) 
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(6)
Execute           send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute           send_msg_by_id INFO @200-1464@%s config_unroll -tripcount_threshold=0 
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=0
Execute           config_unroll -tripcount_threshold=0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
Execute           send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=0 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
Execute           config_compile -pipeline_loops=0 
Execute           send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute           config_compile -complex-mul-dsp=0 
Execute           send_msg_by_id INFO @200-1464@%s config_export -flow=impl 
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
Execute           config_export -flow=impl 
Execute           send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute           config_export -format=ip_catalog 
Execute           send_msg_by_id INFO @200-1465@%s 'part=xczu3eg-sbva484-1-e' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying config ini 'part=xczu3eg-sbva484-1-e' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(1)
Execute           set_part xczu3eg-sbva484-1-e 
Execute             create_platform xczu3eg-sbva484-1-e -board  
Command             create_platform done; 0.21 sec.
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command             ap_source done; 0.12 sec.
Execute             ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute             config_compile -quiet -complex-mul-dsp=0 
Command           set_part done; 0.41 sec.
Execute           send_msg_by_id INFO @200-1465@%s 'clock=10ns' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying config ini 'clock=10ns' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(5)
Execute           create_clock -period 10ns 
Execute           send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(10)
Execute           config_export -format=ip_catalog 
Execute           send_msg_by_id INFO @200-1465@%s 'syn.compile.pipeline_loops=0' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying config ini 'syn.compile.pipeline_loops=0' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(11)
Execute           config_compile -pipeline_loops=0 
Execute           send_msg_by_id INFO @200-1465@%s 'syn.unroll.tripcount_threshold=0' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying config ini 'syn.unroll.tripcount_threshold=0' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(12)
Execute           config_unroll -tripcount_threshold=0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
Execute           send_msg_by_id INFO @200-1465@%s 'vivado.flow=impl' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying config ini 'vivado.flow=impl' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(13)
Execute           config_export -flow=impl 
Command         apply_ini done; 0.63 sec.
Execute         write_component -config /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg 
Execute           send_msg_by_id INFO @200-2176@%s /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/vitis-comp.json 
INFO: [HLS 200-2176] Writing Vitis IDE component file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/vitis-comp.json
Execute         write_ini /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg -apsfile /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/hls.aps -filepaths relative 
Execute           send_msg_by_id INFO @200-1915@%s /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg
Command       open_solution done; 5.26 sec.
Command     open_component done; 5.27 sec.
Execute     set_top top_kernel 
INFO: [HLS 200-1510] Running: set_top top_kernel 
Execute     add_files top.cpp 
INFO: [HLS 200-1510] Running: add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
Execute     add_files -tb host.cpp 
INFO: [HLS 200-1510] Running: add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
Execute     config_unroll -tripcount_threshold 0 
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
Execute     config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
Execute     set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
Execute       create_platform xczu3eg-sbva484-1-e -board  
Command       create_platform done; 0.28 sec.
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.17 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.54 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       ::AP::init_summary_file csynth 
Execute         AP::app_get_file_relativeroot [AP::app_get_root] {}
Command       AP::init_summary_file done; 7.57 sec.
Execute       write_ini /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg -apsfile /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/hls.aps -filepaths relative 
Execute         send_msg_by_id INFO @200-1915@%s /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector top.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.cpp.xilinx-performance-pragma-detector.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.cpp.xilinx-performance-pragma-detector.err.log
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.42 seconds. CPU system time: 0.17 seconds. Elapsed time: 8.23 seconds; current allocated memory: 0.000 MB.
Execute         set_directive_top top_kernel -name=top_kernel 
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling top.cpp as C++
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang top.cpp -foptimization-record-file=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/tools/software/xilinx/2025.1.1/Vitis/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx//2025.1.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sbva484-1-e > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.cpp.clang.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx//2025.1.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sbva484-1-e > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/clang.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp  -target fpga  -directive=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/.systemc_flag -fix-errors /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.77 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp  -target fpga  -directive=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/all.directive.json -fix-errors /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.19 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcllib2.0/yaml/yaml.tcl 
Command         clang_tidy done; 1.49 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.bc -hls-platform-db-name=/tools/software/xilinx//2025.1.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sbva484-1-e > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.clang.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.47 seconds. CPU system time: 1.27 seconds. Elapsed time: 7.06 seconds; current allocated memory: 0.000 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.0.bc -args  "/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.g.bc"  
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.g.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.0.bc > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Execute         run_link_or_opt -opt -out /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc -args /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc -args /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libhlsmc++_39.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command         run_link_or_opt done; 2.73 sec.
Execute         run_link_or_opt -opt -out /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc -args /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top_kernel -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top_kernel -reflow-float-conversion -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 1.08 sec.
Execute         run_link_or_opt -out /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc -args /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libfloatconversion_39.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Execute         run_link_or_opt -opt -out /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc -args /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top_kernel 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=top_kernel -mllvm -hls-db-dir -mllvm /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -reflow-unroll-size-threshold=10000 -mllvm -reflow-unroll-cost-threshold=1000000 -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=0 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-force-aggressive-unroll=0 -mllvm -reflow-aggressive-unroll-adjust-factor=1.000000 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -reflow-enable-critical-path-for-performance=1 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -reflow-dump-extra-complexity-metric=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=2.7 -x ir /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/software/xilinx//2025.1.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sbva484-1-e 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 7,103 Compile/Link (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 7,103 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,748 Unroll/Inline (step 1) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 2,748 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,562 Unroll/Inline (step 2) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,562 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 900 Unroll/Inline (step 3) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 900 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 870 Unroll/Inline (step 4) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 870 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,508 Array/Struct (step 1) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 2,508 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,990 Array/Struct (step 2) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,990 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,993 Array/Struct (step 3) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,993 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,996 Array/Struct (step 4) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,996 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,327 Array/Struct (step 5) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 2,327 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,068 Performance (step 1) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 2,068 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,942 Performance (step 2) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,942 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,942 Performance (step 3) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,942 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,942 Performance (step 4) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,942 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,946 HW Transforms (step 1) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,946 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,963 HW Transforms (step 2) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,963 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_84_7' is marked as complete unroll implied by the pipeline pragma (top.cpp:84:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_72_5' is marked as complete unroll implied by the pipeline pragma (top.cpp:72:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_84_7' (top.cpp:84:19) in function 'top_kernel' completely with a factor of 8 (top.cpp:19:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_72_5' (top.cpp:72:19) in function 'top_kernel' completely with a factor of 8 (top.cpp:19:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3tmp': Cyclic partitioning with factor 8 on dimension 2. (top.cpp:25:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A': Cyclic partitioning with factor 8 on dimension 2. (top.cpp:24:0)
INFO: [HLS 214-248] Applying array_partition to 'col_sum': Complete partitioning on dimension 1. (top.cpp:35:9)
INFO: [HLS 214-248] Applying array_partition to 'scale': Complete partitioning on dimension 1. (top.cpp:36:12)
INFO: [HLS 214-241] Aggregating maxi variable 'C_DRAM' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'A_DRAM' with compact=none mode in 32-bits
INFO: [HLS 214-115] Multiple burst reads of length 16384 and bit width 32 in loop 'VITIS_LOOP_47_2'(top.cpp:47:22) has been inferred on bundle 'A'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:47:22)
INFO: [HLS 214-115] Multiple burst writes of length 16384 and bit width 32 has been inferred on bundle 'C'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:95:22)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.5 seconds. CPU system time: 1.2 seconds. Elapsed time: 9.51 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 0.000 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top top_kernel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.0.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.26 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.1.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.18 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.2.prechk.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 0.000 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.1.bc to /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -extract-subproc -global-constprop -deadargelim -globaldce -legalize-global -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -canonicalize-dataflow -directive-preproc -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.1.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.1.tmp.bc -f 
Command           transform done; 0.82 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.1.tmp.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:42:9) to (top.cpp:41:19) in function 'top_kernel'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:64:9) to (top.cpp:77:24) in function 'top_kernel'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:98:9) to (top.cpp:103:17) in function 'top_kernel'... converting 3 basic blocks.
Command           transform done; 0.39 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.22 seconds; current allocated memory: 0.000 MB.
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -gvn -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -drop-inferred-ii -dump-complexity-metric /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.2.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_47_2'(top.cpp:47:22) and 'VITIS_LOOP_49_3'(top.cpp:49:26) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_95_8'(top.cpp:95:22) and 'VITIS_LOOP_97_9'(top.cpp:97:26) in function 'top_kernel' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_47_2' (top.cpp:47:22) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_95_8' (top.cpp:95:22) in function 'top_kernel'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.63' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.62' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.61' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.60' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.59' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.58' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.57' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.56' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.55' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.54' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.53' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.52' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.51' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.50' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.49' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.48' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.47' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.46' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.45' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.44' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.43' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.42' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.41' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.40' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.39' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.38' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.37' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.36' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.35' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.34' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.33' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.32' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.31' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.30' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.29' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.28' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.27' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.26' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.25' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.24' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.23' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.22' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.21' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.20' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.19' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.18' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.17' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.16' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.15' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.14' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.13' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.12' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.11' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.10' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.9' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.8' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.7' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.6' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.5' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.4' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.3' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.2' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.1' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.63' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.62' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.61' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.60' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.59' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.58' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.57' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.56' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.55' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.54' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.53' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.52' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.51' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.50' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.49' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.48' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.47' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.46' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.45' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.44' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.43' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.42' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.41' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.40' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.39' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.38' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.37' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.36' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.35' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.34' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.33' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.32' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.31' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.30' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.29' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.28' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.27' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.26' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.25' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.24' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.23' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.22' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.21' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.20' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.19' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.18' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.17' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.16' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.15' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.14' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.13' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.12' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.11' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.10' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.9' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.8' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.7' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.6' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.5' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.4' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.3' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.2' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.1' (top.cpp:35).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum' (top.cpp:35).
Execute             auto_get_db
Command           transform done; 1.08 sec.
INFO-FLOW: Building ssdm...
Execute           transform -hls -cdfg-build /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.3.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command           transform done; 0.16 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.2 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.24 seconds; current allocated memory: 0.000 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 2.93 sec.
Command       elaborate done; 19.54 sec.
Execute       ap_eval exec zip -j /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'top_kernel' ...
Execute         ap_set_top_model top_kernel 
Execute         get_model_list top_kernel -filter all-wo-channel -topdown 
Execute         preproc_iomode -model top_kernel 
Execute         preproc_iomode -model top_kernel_Pipeline_VITIS_LOOP_95_8_VITIS_LOOP_97_9 
Execute         preproc_iomode -model top_kernel_Pipeline_VITIS_LOOP_82_6 
Execute         preproc_iomode -model top_kernel_Pipeline_VITIS_LOOP_63_4 
Execute         preproc_iomode -model top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3 
Execute         get_model_list top_kernel -filter all-wo-channel 
INFO-FLOW: Model list for configure: top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3 top_kernel_Pipeline_VITIS_LOOP_63_4 top_kernel_Pipeline_VITIS_LOOP_82_6 top_kernel_Pipeline_VITIS_LOOP_95_8_VITIS_LOOP_97_9 top_kernel
INFO-FLOW: Configuring Module : top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3 
Execute         apply_spec_resource_limit top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3 
INFO-FLOW: Configuring Module : top_kernel_Pipeline_VITIS_LOOP_63_4 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_63_4 
Execute         apply_spec_resource_limit top_kernel_Pipeline_VITIS_LOOP_63_4 
INFO-FLOW: Configuring Module : top_kernel_Pipeline_VITIS_LOOP_82_6 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_82_6 
Execute         apply_spec_resource_limit top_kernel_Pipeline_VITIS_LOOP_82_6 
INFO-FLOW: Configuring Module : top_kernel_Pipeline_VITIS_LOOP_95_8_VITIS_LOOP_97_9 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_95_8_VITIS_LOOP_97_9 
Execute         apply_spec_resource_limit top_kernel_Pipeline_VITIS_LOOP_95_8_VITIS_LOOP_97_9 
INFO-FLOW: Configuring Module : top_kernel ...
Execute         set_default_model top_kernel 
Execute         apply_spec_resource_limit top_kernel 
INFO-FLOW: Model list for preprocess: top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3 top_kernel_Pipeline_VITIS_LOOP_63_4 top_kernel_Pipeline_VITIS_LOOP_82_6 top_kernel_Pipeline_VITIS_LOOP_95_8_VITIS_LOOP_97_9 top_kernel
INFO-FLOW: Preprocessing Module: top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3 
Execute         cdfg_preprocess -model top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3 
INFO-FLOW: Preprocessing Module: top_kernel_Pipeline_VITIS_LOOP_63_4 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_63_4 
Execute         cdfg_preprocess -model top_kernel_Pipeline_VITIS_LOOP_63_4 
Command         cdfg_preprocess done; 0.24 sec.
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_63_4 
INFO-FLOW: Preprocessing Module: top_kernel_Pipeline_VITIS_LOOP_82_6 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_82_6 
Execute         cdfg_preprocess -model top_kernel_Pipeline_VITIS_LOOP_82_6 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_82_6 
INFO-FLOW: Preprocessing Module: top_kernel_Pipeline_VITIS_LOOP_95_8_VITIS_LOOP_97_9 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_95_8_VITIS_LOOP_97_9 
Execute         cdfg_preprocess -model top_kernel_Pipeline_VITIS_LOOP_95_8_VITIS_LOOP_97_9 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_95_8_VITIS_LOOP_97_9 
INFO-FLOW: Preprocessing Module: top_kernel ...
Execute         set_default_model top_kernel 
Execute         cdfg_preprocess -model top_kernel 
Execute         rtl_gen_preprocess top_kernel 
INFO-FLOW: Model list for synthesis: top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3 top_kernel_Pipeline_VITIS_LOOP_63_4 top_kernel_Pipeline_VITIS_LOOP_82_6 top_kernel_Pipeline_VITIS_LOOP_95_8_VITIS_LOOP_97_9 top_kernel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3 
Execute         schedule -model top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_2_VITIS_LOOP_49_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_47_2_VITIS_LOOP_49_3'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.51 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3.sched.adb -f 
INFO-FLOW: Finish scheduling top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3.
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3 
Execute         bind -model top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.08 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3.bind.adb -f 
INFO-FLOW: Finish binding top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_63_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_63_4 
Execute         schedule -model top_kernel_Pipeline_VITIS_LOOP_63_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 43, loop 'VITIS_LOOP_63_4'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.37 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.41 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_63_4.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_63_4.sched.adb -f 
Command         db_write done; 0.11 sec.
INFO-FLOW: Finish scheduling top_kernel_Pipeline_VITIS_LOOP_63_4.
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_63_4 
Execute         bind -model top_kernel_Pipeline_VITIS_LOOP_63_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.29 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_63_4.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_63_4.bind.adb -f 
Command         db_write done; 0.11 sec.
INFO-FLOW: Finish binding top_kernel_Pipeline_VITIS_LOOP_63_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_82_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_82_6 
Execute         schedule -model top_kernel_Pipeline_VITIS_LOOP_82_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_82_6'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.26 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_82_6.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_82_6.sched.adb -f 
INFO-FLOW: Finish scheduling top_kernel_Pipeline_VITIS_LOOP_82_6.
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_82_6 
Execute         bind -model top_kernel_Pipeline_VITIS_LOOP_82_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_82_6.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_82_6.bind.adb -f 
INFO-FLOW: Finish binding top_kernel_Pipeline_VITIS_LOOP_82_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_95_8_VITIS_LOOP_97_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_95_8_VITIS_LOOP_97_9 
Execute         schedule -model top_kernel_Pipeline_VITIS_LOOP_95_8_VITIS_LOOP_97_9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_95_8_VITIS_LOOP_97_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_95_8_VITIS_LOOP_97_9'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_95_8_VITIS_LOOP_97_9.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_95_8_VITIS_LOOP_97_9.sched.adb -f 
INFO-FLOW: Finish scheduling top_kernel_Pipeline_VITIS_LOOP_95_8_VITIS_LOOP_97_9.
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_95_8_VITIS_LOOP_97_9 
Execute         bind -model top_kernel_Pipeline_VITIS_LOOP_95_8_VITIS_LOOP_97_9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_95_8_VITIS_LOOP_97_9.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_95_8_VITIS_LOOP_97_9.bind.adb -f 
INFO-FLOW: Finish binding top_kernel_Pipeline_VITIS_LOOP_95_8_VITIS_LOOP_97_9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_kernel 
Execute         schedule -model top_kernel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.19 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.sched.adb -f 
INFO-FLOW: Finish scheduling top_kernel.
Execute         set_default_model top_kernel 
Execute         bind -model top_kernel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.bind.adb -f 
INFO-FLOW: Finish binding top_kernel.
Execute         get_model_list top_kernel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_63_4 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_82_6 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_95_8_VITIS_LOOP_97_9 
Execute         rtl_gen_preprocess top_kernel 
INFO-FLOW: Model list for RTL generation: top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3 top_kernel_Pipeline_VITIS_LOOP_63_4 top_kernel_Pipeline_VITIS_LOOP_82_6 top_kernel_Pipeline_VITIS_LOOP_95_8_VITIS_LOOP_97_9 top_kernel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3' pipeline 'VITIS_LOOP_47_2_VITIS_LOOP_49_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3/m_axi_A_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3/m_axi_A_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3/m_axi_A_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3/m_axi_A_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3/m_axi_A_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3/m_axi_A_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3/m_axi_A_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3/m_axi_A_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3/m_axi_A_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3/m_axi_A_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3/m_axi_A_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3/m_axi_A_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 0.000 MB.
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3 -style xilinx -f -lang vhdl -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/vhdl/top_kernel_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3 -style xilinx -f -lang vlog -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3 
Execute         syn_report -csynth -model top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3 -f -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3.adb 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3 -bindview -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3 -p /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_63_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top_kernel_Pipeline_VITIS_LOOP_63_4 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_63_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_63_4' pipeline 'VITIS_LOOP_63_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_38ns_24s_38_42_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_24_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_63_4'.
Command         create_rtl_model done; 0.72 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.85 seconds; current allocated memory: 0.000 MB.
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_63_4 -style xilinx -f -lang vhdl -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/vhdl/top_kernel_top_kernel_Pipeline_VITIS_LOOP_63_4 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_63_4 -style xilinx -f -lang vlog -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_63_4 
Execute         syn_report -csynth -model top_kernel_Pipeline_VITIS_LOOP_63_4 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_63_4_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model top_kernel_Pipeline_VITIS_LOOP_63_4 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_63_4_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model top_kernel_Pipeline_VITIS_LOOP_63_4 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_63_4.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_63_4 -f -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_63_4.adb 
Command         db_write done; 0.14 sec.
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_63_4 -bindview -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top_kernel_Pipeline_VITIS_LOOP_63_4 -p /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_63_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_82_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top_kernel_Pipeline_VITIS_LOOP_82_6 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_82_6.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_6_24_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_82_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.74 seconds; current allocated memory: 0.000 MB.
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_82_6 -style xilinx -f -lang vhdl -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/vhdl/top_kernel_top_kernel_Pipeline_VITIS_LOOP_82_6 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_82_6 -style xilinx -f -lang vlog -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_82_6 
Execute         syn_report -csynth -model top_kernel_Pipeline_VITIS_LOOP_82_6 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_82_6_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model top_kernel_Pipeline_VITIS_LOOP_82_6 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_82_6_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model top_kernel_Pipeline_VITIS_LOOP_82_6 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_82_6.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_82_6 -f -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_82_6.adb 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_82_6 -bindview -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top_kernel_Pipeline_VITIS_LOOP_82_6 -p /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_82_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_95_8_VITIS_LOOP_97_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top_kernel_Pipeline_VITIS_LOOP_95_8_VITIS_LOOP_97_9 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_95_8_VITIS_LOOP_97_9.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_95_8_VITIS_LOOP_97_9' pipeline 'VITIS_LOOP_95_8_VITIS_LOOP_97_9' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_95_8_VITIS_LOOP_97_9/m_axi_C_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_95_8_VITIS_LOOP_97_9/m_axi_C_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_95_8_VITIS_LOOP_97_9/m_axi_C_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_95_8_VITIS_LOOP_97_9/m_axi_C_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_95_8_VITIS_LOOP_97_9/m_axi_C_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_95_8_VITIS_LOOP_97_9/m_axi_C_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_95_8_VITIS_LOOP_97_9/m_axi_C_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_95_8_VITIS_LOOP_97_9/m_axi_C_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_95_8_VITIS_LOOP_97_9/m_axi_C_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_95_8_VITIS_LOOP_97_9/m_axi_C_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_95_8_VITIS_LOOP_97_9/m_axi_C_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_95_8_VITIS_LOOP_97_9/m_axi_C_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_95_8_VITIS_LOOP_97_9/m_axi_C_0_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_24s_24s_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_129_6_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_95_8_VITIS_LOOP_97_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.36 seconds; current allocated memory: 0.000 MB.
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_95_8_VITIS_LOOP_97_9 -style xilinx -f -lang vhdl -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/vhdl/top_kernel_top_kernel_Pipeline_VITIS_LOOP_95_8_VITIS_LOOP_97_9 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_95_8_VITIS_LOOP_97_9 -style xilinx -f -lang vlog -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_95_8_VITIS_LOOP_97_9 
Execute         syn_report -csynth -model top_kernel_Pipeline_VITIS_LOOP_95_8_VITIS_LOOP_97_9 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_95_8_VITIS_LOOP_97_9_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model top_kernel_Pipeline_VITIS_LOOP_95_8_VITIS_LOOP_97_9 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_95_8_VITIS_LOOP_97_9_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model top_kernel_Pipeline_VITIS_LOOP_95_8_VITIS_LOOP_97_9 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_95_8_VITIS_LOOP_97_9.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_95_8_VITIS_LOOP_97_9 -f -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_95_8_VITIS_LOOP_97_9.adb 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_95_8_VITIS_LOOP_97_9 -bindview -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top_kernel_Pipeline_VITIS_LOOP_95_8_VITIS_LOOP_97_9 -p /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_95_8_VITIS_LOOP_97_9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top_kernel -top_prefix  -sub_prefix top_kernel_ -mg_file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A_DRAM', 'C_DRAM' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel'.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_denom_row_RAM_1P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W' using block RAMs.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.27 seconds; current allocated memory: 0.000 MB.
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_kernel -istop -style xilinx -f -lang vhdl -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/vhdl/top_kernel 
Execute         gen_rtl top_kernel -istop -style xilinx -f -lang vlog -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/verilog/top_kernel 
Execute         syn_report -csynth -model top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model top_kernel -f -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.adb 
Execute         db_write -model top_kernel -bindview -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top_kernel -p /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel 
Execute         export_constraint_db -f -tool general -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.constraint.tcl 
Execute         syn_report -designview -model top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.design.xml 
Execute         syn_report -csynthDesign -model top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth.rpt -MHOut /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -wcfg -model top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.protoinst 
Execute         sc_get_clocks top_kernel 
Execute         sc_get_portdomain top_kernel 
INFO-FLOW: Model list for RTL component generation: top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3 top_kernel_Pipeline_VITIS_LOOP_63_4 top_kernel_Pipeline_VITIS_LOOP_82_6 top_kernel_Pipeline_VITIS_LOOP_95_8_VITIS_LOOP_97_9 top_kernel
INFO-FLOW: Handling components in module [top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3] ... 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3.compgen.tcl 
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [top_kernel_Pipeline_VITIS_LOOP_63_4] ... 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_63_4.compgen.tcl 
INFO-FLOW: Found component top_kernel_sdiv_38ns_24s_38_42_1.
INFO-FLOW: Append model top_kernel_sdiv_38ns_24s_38_42_1
INFO-FLOW: Found component top_kernel_sparsemux_17_3_24_1_1.
INFO-FLOW: Append model top_kernel_sparsemux_17_3_24_1_1
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [top_kernel_Pipeline_VITIS_LOOP_82_6] ... 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_82_6.compgen.tcl 
INFO-FLOW: Found component top_kernel_sparsemux_17_6_24_1_1.
INFO-FLOW: Append model top_kernel_sparsemux_17_6_24_1_1
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [top_kernel_Pipeline_VITIS_LOOP_95_8_VITIS_LOOP_97_9] ... 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_95_8_VITIS_LOOP_97_9.compgen.tcl 
INFO-FLOW: Found component top_kernel_mul_24s_24s_48_1_1.
INFO-FLOW: Append model top_kernel_mul_24s_24s_48_1_1
INFO-FLOW: Found component top_kernel_sparsemux_129_6_24_1_1.
INFO-FLOW: Append model top_kernel_sparsemux_129_6_24_1_1
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [top_kernel] ... 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.tcl 
INFO-FLOW: Found component top_kernel_denom_row_RAM_1P_BRAM_1R1W.
INFO-FLOW: Append model top_kernel_denom_row_RAM_1P_BRAM_1R1W
INFO-FLOW: Found component top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W.
INFO-FLOW: Append model top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W
INFO-FLOW: Found component top_kernel_A_m_axi.
INFO-FLOW: Append model top_kernel_A_m_axi
INFO-FLOW: Found component top_kernel_C_m_axi.
INFO-FLOW: Append model top_kernel_C_m_axi
INFO-FLOW: Found component top_kernel_control_s_axi.
INFO-FLOW: Append model top_kernel_control_s_axi
INFO-FLOW: Append model top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3
INFO-FLOW: Append model top_kernel_Pipeline_VITIS_LOOP_63_4
INFO-FLOW: Append model top_kernel_Pipeline_VITIS_LOOP_82_6
INFO-FLOW: Append model top_kernel_Pipeline_VITIS_LOOP_95_8_VITIS_LOOP_97_9
INFO-FLOW: Append model top_kernel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: top_kernel_flow_control_loop_pipe_sequential_init top_kernel_sdiv_38ns_24s_38_42_1 top_kernel_sparsemux_17_3_24_1_1 top_kernel_flow_control_loop_pipe_sequential_init top_kernel_sparsemux_17_6_24_1_1 top_kernel_flow_control_loop_pipe_sequential_init top_kernel_mul_24s_24s_48_1_1 top_kernel_sparsemux_129_6_24_1_1 top_kernel_flow_control_loop_pipe_sequential_init top_kernel_denom_row_RAM_1P_BRAM_1R1W top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W top_kernel_A_m_axi top_kernel_C_m_axi top_kernel_control_s_axi top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3 top_kernel_Pipeline_VITIS_LOOP_63_4 top_kernel_Pipeline_VITIS_LOOP_82_6 top_kernel_Pipeline_VITIS_LOOP_95_8_VITIS_LOOP_97_9 top_kernel
INFO-FLOW: Generating /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_kernel_sdiv_38ns_24s_38_42_1
INFO-FLOW: To file: write model top_kernel_sparsemux_17_3_24_1_1
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_kernel_sparsemux_17_6_24_1_1
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_kernel_mul_24s_24s_48_1_1
INFO-FLOW: To file: write model top_kernel_sparsemux_129_6_24_1_1
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_kernel_denom_row_RAM_1P_BRAM_1R1W
INFO-FLOW: To file: write model top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W
INFO-FLOW: To file: write model top_kernel_A_m_axi
INFO-FLOW: To file: write model top_kernel_C_m_axi
INFO-FLOW: To file: write model top_kernel_control_s_axi
INFO-FLOW: To file: write model top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3
INFO-FLOW: To file: write model top_kernel_Pipeline_VITIS_LOOP_63_4
INFO-FLOW: To file: write model top_kernel_Pipeline_VITIS_LOOP_82_6
INFO-FLOW: To file: write model top_kernel_Pipeline_VITIS_LOOP_95_8_VITIS_LOOP_97_9
INFO-FLOW: To file: write model top_kernel
INFO-FLOW: Generating /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.13 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/vhdl' dstVlogDir='/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/vlog' tclDir='/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db' modelList='top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_sdiv_38ns_24s_38_42_1
top_kernel_sparsemux_17_3_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_sparsemux_17_6_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_mul_24s_24s_48_1_1
top_kernel_sparsemux_129_6_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_denom_row_RAM_1P_BRAM_1R1W
top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W
top_kernel_A_m_axi
top_kernel_C_m_axi
top_kernel_control_s_axi
top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3
top_kernel_Pipeline_VITIS_LOOP_63_4
top_kernel_Pipeline_VITIS_LOOP_82_6
top_kernel_Pipeline_VITIS_LOOP_95_8_VITIS_LOOP_97_9
top_kernel
' expOnly='0'
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3.compgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_63_4.compgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_82_6.compgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_95_8_VITIS_LOOP_97_9.compgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.tcl 
Execute           source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.48 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.83 seconds; current allocated memory: 0.000 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='top_kernel_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.3 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_sdiv_38ns_24s_38_42_1
top_kernel_sparsemux_17_3_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_sparsemux_17_6_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_mul_24s_24s_48_1_1
top_kernel_sparsemux_129_6_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_denom_row_RAM_1P_BRAM_1R1W
top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W
top_kernel_A_m_axi
top_kernel_C_m_axi
top_kernel_control_s_axi
top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3
top_kernel_Pipeline_VITIS_LOOP_63_4
top_kernel_Pipeline_VITIS_LOOP_82_6
top_kernel_Pipeline_VITIS_LOOP_95_8_VITIS_LOOP_97_9
top_kernel
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top-io-be.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3.tbgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_63_4.tbgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_82_6.tbgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_95_8_VITIS_LOOP_97_9.tbgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.constraint.tcl 
Execute         sc_get_clocks top_kernel 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME A_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME A DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME C_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME C DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} cache_nodes {} report_dict {TOPINST top_kernel MODULE2INSTS {top_kernel top_kernel top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3 grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657 top_kernel_Pipeline_VITIS_LOOP_63_4 grp_top_kernel_Pipeline_VITIS_LOOP_63_4_fu_682 top_kernel_Pipeline_VITIS_LOOP_82_6 grp_top_kernel_Pipeline_VITIS_LOOP_82_6_fu_784 top_kernel_Pipeline_VITIS_LOOP_95_8_VITIS_LOOP_97_9 grp_top_kernel_Pipeline_VITIS_LOOP_95_8_VITIS_LOOP_97_9_fu_916} INST2MODULE {top_kernel top_kernel grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657 top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3 grp_top_kernel_Pipeline_VITIS_LOOP_63_4_fu_682 top_kernel_Pipeline_VITIS_LOOP_63_4 grp_top_kernel_Pipeline_VITIS_LOOP_82_6_fu_784 top_kernel_Pipeline_VITIS_LOOP_82_6 grp_top_kernel_Pipeline_VITIS_LOOP_95_8_VITIS_LOOP_97_9_fu_916 top_kernel_Pipeline_VITIS_LOOP_95_8_VITIS_LOOP_97_9} INSTDATA {top_kernel {DEPTH 1 CHILDREN {grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657 grp_top_kernel_Pipeline_VITIS_LOOP_63_4_fu_682 grp_top_kernel_Pipeline_VITIS_LOOP_82_6_fu_784 grp_top_kernel_Pipeline_VITIS_LOOP_95_8_VITIS_LOOP_97_9_fu_916}} grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657 {DEPTH 2 CHILDREN {}} grp_top_kernel_Pipeline_VITIS_LOOP_63_4_fu_682 {DEPTH 2 CHILDREN {}} grp_top_kernel_Pipeline_VITIS_LOOP_82_6_fu_784 {DEPTH 2 CHILDREN {}} grp_top_kernel_Pipeline_VITIS_LOOP_95_8_VITIS_LOOP_97_9_fu_916 {DEPTH 2 CHILDREN {}}} MODULEDATA {top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln47_fu_295_p2 SOURCE top.cpp:47 VARIABLE icmp_ln47 LOOP VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1_fu_301_p2 SOURCE top.cpp:47 VARIABLE add_ln47_1 LOOP VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_fu_331_p2 SOURCE top.cpp:47 VARIABLE add_ln47 LOOP VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln49_fu_337_p2 SOURCE top.cpp:49 VARIABLE icmp_ln49 LOOP VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln47_fu_343_p3 SOURCE top.cpp:47 VARIABLE select_ln47 LOOP VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln47_1_fu_351_p3 SOURCE top.cpp:47 VARIABLE select_ln47_1 LOOP VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln47_2_fu_359_p3 SOURCE top.cpp:47 VARIABLE select_ln47_2 LOOP VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_fu_435_p2 SOURCE top.cpp:53 VARIABLE add_ln53 LOOP VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1_fu_440_p2 SOURCE top.cpp:53 VARIABLE add_ln53_1 LOOP VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln53_fu_462_p2 SOURCE top.cpp:53 VARIABLE xor_ln53 LOOP VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln53_fu_468_p2 SOURCE top.cpp:53 VARIABLE and_ln53 LOOP VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln53_1_fu_474_p2 SOURCE top.cpp:53 VARIABLE xor_ln53_1 LOOP VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_fu_480_p3 SOURCE top.cpp:53 VARIABLE select_ln53 LOOP VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_1_fu_488_p3 SOURCE top.cpp:53 VARIABLE select_ln53_1 LOOP VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_fu_496_p2 SOURCE top.cpp:49 VARIABLE add_ln49 LOOP VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln49_1_fu_502_p2 SOURCE top.cpp:49 VARIABLE icmp_ln49_1 LOOP VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_512_p2 SOURCE top.cpp:55 VARIABLE add_ln55 LOOP VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln55_fu_538_p2 SOURCE top.cpp:55 VARIABLE xor_ln55 LOOP VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln55_fu_544_p2 SOURCE top.cpp:55 VARIABLE and_ln55 LOOP VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln55_1_fu_550_p2 SOURCE top.cpp:55 VARIABLE xor_ln55_1 LOOP VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln55_fu_556_p3 SOURCE top.cpp:55 VARIABLE select_ln55 LOOP VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln55_1_fu_564_p3 SOURCE top.cpp:55 VARIABLE select_ln55_1 LOOP VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} top_kernel_Pipeline_VITIS_LOOP_63_4 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln63_fu_1660_p2 SOURCE top.cpp:63 VARIABLE icmp_ln63 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME idx_2_fu_1666_p2 SOURCE top.cpp:63 VARIABLE idx_2 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln69_fu_1715_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME denom_reg_fu_1720_p3 SOURCE top.cpp:69 VARIABLE denom_reg LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U12 SOURCE top.cpp:75 VARIABLE sdiv_ln75 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln75_fu_1879_p2 SOURCE top.cpp:75 VARIABLE icmp_ln75 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln75_1_fu_1885_p2 SOURCE top.cpp:75 VARIABLE icmp_ln75_1 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln75_fu_1891_p2 SOURCE top.cpp:75 VARIABLE or_ln75 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln75_fu_1897_p2 SOURCE top.cpp:75 VARIABLE xor_ln75 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln75_fu_1903_p2 SOURCE top.cpp:75 VARIABLE and_ln75 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln75_1_fu_1909_p2 SOURCE top.cpp:75 VARIABLE xor_ln75_1 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln75_1_fu_1915_p2 SOURCE top.cpp:75 VARIABLE or_ln75_1 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln75_1_fu_1921_p2 SOURCE top.cpp:75 VARIABLE and_ln75_1 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln75_fu_1927_p3 SOURCE top.cpp:75 VARIABLE select_ln75 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln75_2_fu_1935_p2 SOURCE top.cpp:75 VARIABLE or_ln75_2 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME t_1_fu_1941_p3 SOURCE top.cpp:75 VARIABLE t_1 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U20 SOURCE top.cpp:77 VARIABLE tmp_5 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sum_64_fu_2021_p2 SOURCE top.cpp:77 VARIABLE col_sum_64 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln77_1_fu_2027_p2 SOURCE top.cpp:77 VARIABLE add_ln77_1 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln77_fu_2033_p2 SOURCE top.cpp:77 VARIABLE icmp_ln77 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln77_fu_2152_p2 SOURCE top.cpp:77 VARIABLE xor_ln77 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln77_fu_2158_p2 SOURCE top.cpp:77 VARIABLE and_ln77 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln77_1_fu_2164_p2 SOURCE top.cpp:77 VARIABLE xor_ln77_1 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln77_1_fu_2170_p2 SOURCE top.cpp:77 VARIABLE and_ln77_1 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln77_2_fu_2176_p2 SOURCE top.cpp:77 VARIABLE xor_ln77_2 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U13 SOURCE top.cpp:75 VARIABLE sdiv_ln75_1 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln75_2_fu_2309_p2 SOURCE top.cpp:75 VARIABLE icmp_ln75_2 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln75_3_fu_2315_p2 SOURCE top.cpp:75 VARIABLE icmp_ln75_3 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln75_3_fu_2321_p2 SOURCE top.cpp:75 VARIABLE or_ln75_3 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln75_2_fu_2327_p2 SOURCE top.cpp:75 VARIABLE xor_ln75_2 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln75_2_fu_2333_p2 SOURCE top.cpp:75 VARIABLE and_ln75_2 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln75_3_fu_2339_p2 SOURCE top.cpp:75 VARIABLE xor_ln75_3 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln75_4_fu_2345_p2 SOURCE top.cpp:75 VARIABLE or_ln75_4 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln75_3_fu_2351_p2 SOURCE top.cpp:75 VARIABLE and_ln75_3 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln75_2_fu_2357_p3 SOURCE top.cpp:75 VARIABLE select_ln75_2 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln75_5_fu_2365_p2 SOURCE top.cpp:75 VARIABLE or_ln75_5 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME t_3_fu_2371_p3 SOURCE top.cpp:75 VARIABLE t_3 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U21 SOURCE top.cpp:77 VARIABLE tmp_33 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sum_65_fu_2451_p2 SOURCE top.cpp:77 VARIABLE col_sum_65 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln77_2_fu_2457_p2 SOURCE top.cpp:77 VARIABLE add_ln77_2 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln77_1_fu_2463_p2 SOURCE top.cpp:77 VARIABLE icmp_ln77_1 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln77_3_fu_2582_p2 SOURCE top.cpp:77 VARIABLE xor_ln77_3 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln77_2_fu_2588_p2 SOURCE top.cpp:77 VARIABLE and_ln77_2 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln77_4_fu_2594_p2 SOURCE top.cpp:77 VARIABLE xor_ln77_4 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln77_3_fu_2600_p2 SOURCE top.cpp:77 VARIABLE and_ln77_3 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln77_5_fu_2606_p2 SOURCE top.cpp:77 VARIABLE xor_ln77_5 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U14 SOURCE top.cpp:75 VARIABLE sdiv_ln75_2 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln75_4_fu_2739_p2 SOURCE top.cpp:75 VARIABLE icmp_ln75_4 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln75_5_fu_2745_p2 SOURCE top.cpp:75 VARIABLE icmp_ln75_5 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln75_6_fu_2751_p2 SOURCE top.cpp:75 VARIABLE or_ln75_6 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln75_4_fu_2757_p2 SOURCE top.cpp:75 VARIABLE xor_ln75_4 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln75_4_fu_2763_p2 SOURCE top.cpp:75 VARIABLE and_ln75_4 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln75_5_fu_2769_p2 SOURCE top.cpp:75 VARIABLE xor_ln75_5 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln75_7_fu_2775_p2 SOURCE top.cpp:75 VARIABLE or_ln75_7 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln75_5_fu_2781_p2 SOURCE top.cpp:75 VARIABLE and_ln75_5 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln75_4_fu_2787_p3 SOURCE top.cpp:75 VARIABLE select_ln75_4 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln75_8_fu_2795_p2 SOURCE top.cpp:75 VARIABLE or_ln75_8 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME t_5_fu_2801_p3 SOURCE top.cpp:75 VARIABLE t_5 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U22 SOURCE top.cpp:77 VARIABLE tmp_35 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sum_66_fu_2881_p2 SOURCE top.cpp:77 VARIABLE col_sum_66 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln77_3_fu_2887_p2 SOURCE top.cpp:77 VARIABLE add_ln77_3 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln77_2_fu_2893_p2 SOURCE top.cpp:77 VARIABLE icmp_ln77_2 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln77_6_fu_3012_p2 SOURCE top.cpp:77 VARIABLE xor_ln77_6 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln77_4_fu_3018_p2 SOURCE top.cpp:77 VARIABLE and_ln77_4 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln77_7_fu_3024_p2 SOURCE top.cpp:77 VARIABLE xor_ln77_7 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln77_5_fu_3030_p2 SOURCE top.cpp:77 VARIABLE and_ln77_5 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln77_8_fu_3036_p2 SOURCE top.cpp:77 VARIABLE xor_ln77_8 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U15 SOURCE top.cpp:75 VARIABLE sdiv_ln75_3 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln75_6_fu_3169_p2 SOURCE top.cpp:75 VARIABLE icmp_ln75_6 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln75_7_fu_3175_p2 SOURCE top.cpp:75 VARIABLE icmp_ln75_7 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln75_9_fu_3181_p2 SOURCE top.cpp:75 VARIABLE or_ln75_9 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln75_6_fu_3187_p2 SOURCE top.cpp:75 VARIABLE xor_ln75_6 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln75_6_fu_3193_p2 SOURCE top.cpp:75 VARIABLE and_ln75_6 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln75_7_fu_3199_p2 SOURCE top.cpp:75 VARIABLE xor_ln75_7 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln75_10_fu_3205_p2 SOURCE top.cpp:75 VARIABLE or_ln75_10 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln75_7_fu_3211_p2 SOURCE top.cpp:75 VARIABLE and_ln75_7 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln75_6_fu_3217_p3 SOURCE top.cpp:75 VARIABLE select_ln75_6 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln75_11_fu_3225_p2 SOURCE top.cpp:75 VARIABLE or_ln75_11 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME t_7_fu_3231_p3 SOURCE top.cpp:75 VARIABLE t_7 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U23 SOURCE top.cpp:77 VARIABLE tmp_37 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sum_67_fu_3311_p2 SOURCE top.cpp:77 VARIABLE col_sum_67 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln77_4_fu_3317_p2 SOURCE top.cpp:77 VARIABLE add_ln77_4 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln77_3_fu_3323_p2 SOURCE top.cpp:77 VARIABLE icmp_ln77_3 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln77_9_fu_3442_p2 SOURCE top.cpp:77 VARIABLE xor_ln77_9 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln77_6_fu_3448_p2 SOURCE top.cpp:77 VARIABLE and_ln77_6 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln77_10_fu_3454_p2 SOURCE top.cpp:77 VARIABLE xor_ln77_10 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln77_7_fu_3460_p2 SOURCE top.cpp:77 VARIABLE and_ln77_7 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln77_11_fu_3466_p2 SOURCE top.cpp:77 VARIABLE xor_ln77_11 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U16 SOURCE top.cpp:75 VARIABLE sdiv_ln75_4 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln75_8_fu_3599_p2 SOURCE top.cpp:75 VARIABLE icmp_ln75_8 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln75_9_fu_3605_p2 SOURCE top.cpp:75 VARIABLE icmp_ln75_9 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln75_12_fu_3611_p2 SOURCE top.cpp:75 VARIABLE or_ln75_12 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln75_8_fu_3617_p2 SOURCE top.cpp:75 VARIABLE xor_ln75_8 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln75_8_fu_3623_p2 SOURCE top.cpp:75 VARIABLE and_ln75_8 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln75_9_fu_3629_p2 SOURCE top.cpp:75 VARIABLE xor_ln75_9 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln75_13_fu_3635_p2 SOURCE top.cpp:75 VARIABLE or_ln75_13 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln75_9_fu_3641_p2 SOURCE top.cpp:75 VARIABLE and_ln75_9 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln75_8_fu_3647_p3 SOURCE top.cpp:75 VARIABLE select_ln75_8 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln75_14_fu_3655_p2 SOURCE top.cpp:75 VARIABLE or_ln75_14 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME t_9_fu_3661_p3 SOURCE top.cpp:75 VARIABLE t_9 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U24 SOURCE top.cpp:77 VARIABLE tmp_56 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sum_68_fu_3741_p2 SOURCE top.cpp:77 VARIABLE col_sum_68 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln77_5_fu_3747_p2 SOURCE top.cpp:77 VARIABLE add_ln77_5 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln77_4_fu_3753_p2 SOURCE top.cpp:77 VARIABLE icmp_ln77_4 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln77_12_fu_3872_p2 SOURCE top.cpp:77 VARIABLE xor_ln77_12 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln77_8_fu_3878_p2 SOURCE top.cpp:77 VARIABLE and_ln77_8 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln77_13_fu_3884_p2 SOURCE top.cpp:77 VARIABLE xor_ln77_13 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln77_9_fu_3890_p2 SOURCE top.cpp:77 VARIABLE and_ln77_9 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln77_14_fu_3896_p2 SOURCE top.cpp:77 VARIABLE xor_ln77_14 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U17 SOURCE top.cpp:75 VARIABLE sdiv_ln75_5 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln75_10_fu_4029_p2 SOURCE top.cpp:75 VARIABLE icmp_ln75_10 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln75_11_fu_4035_p2 SOURCE top.cpp:75 VARIABLE icmp_ln75_11 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln75_15_fu_4041_p2 SOURCE top.cpp:75 VARIABLE or_ln75_15 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln75_10_fu_4047_p2 SOURCE top.cpp:75 VARIABLE xor_ln75_10 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln75_10_fu_4053_p2 SOURCE top.cpp:75 VARIABLE and_ln75_10 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln75_11_fu_4059_p2 SOURCE top.cpp:75 VARIABLE xor_ln75_11 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln75_16_fu_4065_p2 SOURCE top.cpp:75 VARIABLE or_ln75_16 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln75_11_fu_4071_p2 SOURCE top.cpp:75 VARIABLE and_ln75_11 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln75_10_fu_4077_p3 SOURCE top.cpp:75 VARIABLE select_ln75_10 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln75_17_fu_4085_p2 SOURCE top.cpp:75 VARIABLE or_ln75_17 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME t_11_fu_4091_p3 SOURCE top.cpp:75 VARIABLE t_11 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U25 SOURCE top.cpp:77 VARIABLE tmp_62 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sum_69_fu_4171_p2 SOURCE top.cpp:77 VARIABLE col_sum_69 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln77_6_fu_4177_p2 SOURCE top.cpp:77 VARIABLE add_ln77_6 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln77_5_fu_4183_p2 SOURCE top.cpp:77 VARIABLE icmp_ln77_5 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln77_15_fu_4302_p2 SOURCE top.cpp:77 VARIABLE xor_ln77_15 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln77_10_fu_4308_p2 SOURCE top.cpp:77 VARIABLE and_ln77_10 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln77_16_fu_4314_p2 SOURCE top.cpp:77 VARIABLE xor_ln77_16 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln77_11_fu_4320_p2 SOURCE top.cpp:77 VARIABLE and_ln77_11 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln77_17_fu_4326_p2 SOURCE top.cpp:77 VARIABLE xor_ln77_17 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U18 SOURCE top.cpp:75 VARIABLE sdiv_ln75_6 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln75_12_fu_4459_p2 SOURCE top.cpp:75 VARIABLE icmp_ln75_12 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln75_13_fu_4465_p2 SOURCE top.cpp:75 VARIABLE icmp_ln75_13 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln75_18_fu_4471_p2 SOURCE top.cpp:75 VARIABLE or_ln75_18 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln75_12_fu_4477_p2 SOURCE top.cpp:75 VARIABLE xor_ln75_12 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln75_12_fu_4483_p2 SOURCE top.cpp:75 VARIABLE and_ln75_12 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln75_13_fu_4489_p2 SOURCE top.cpp:75 VARIABLE xor_ln75_13 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln75_19_fu_4495_p2 SOURCE top.cpp:75 VARIABLE or_ln75_19 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln75_13_fu_4501_p2 SOURCE top.cpp:75 VARIABLE and_ln75_13 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln75_12_fu_4507_p3 SOURCE top.cpp:75 VARIABLE select_ln75_12 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln75_20_fu_4515_p2 SOURCE top.cpp:75 VARIABLE or_ln75_20 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME t_13_fu_4521_p3 SOURCE top.cpp:75 VARIABLE t_13 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U26 SOURCE top.cpp:77 VARIABLE tmp_68 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sum_70_fu_4601_p2 SOURCE top.cpp:77 VARIABLE col_sum_70 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln77_7_fu_4607_p2 SOURCE top.cpp:77 VARIABLE add_ln77_7 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln77_6_fu_4613_p2 SOURCE top.cpp:77 VARIABLE icmp_ln77_6 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln77_18_fu_4732_p2 SOURCE top.cpp:77 VARIABLE xor_ln77_18 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln77_12_fu_4738_p2 SOURCE top.cpp:77 VARIABLE and_ln77_12 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln77_19_fu_4744_p2 SOURCE top.cpp:77 VARIABLE xor_ln77_19 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln77_13_fu_4750_p2 SOURCE top.cpp:77 VARIABLE and_ln77_13 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln77_20_fu_4756_p2 SOURCE top.cpp:77 VARIABLE xor_ln77_20 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U19 SOURCE top.cpp:75 VARIABLE sdiv_ln75_7 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln75_14_fu_4889_p2 SOURCE top.cpp:75 VARIABLE icmp_ln75_14 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln75_15_fu_4895_p2 SOURCE top.cpp:75 VARIABLE icmp_ln75_15 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln75_21_fu_4901_p2 SOURCE top.cpp:75 VARIABLE or_ln75_21 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln75_14_fu_4907_p2 SOURCE top.cpp:75 VARIABLE xor_ln75_14 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln75_14_fu_4913_p2 SOURCE top.cpp:75 VARIABLE and_ln75_14 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln75_15_fu_4919_p2 SOURCE top.cpp:75 VARIABLE xor_ln75_15 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln75_22_fu_4925_p2 SOURCE top.cpp:75 VARIABLE or_ln75_22 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln75_15_fu_4931_p2 SOURCE top.cpp:75 VARIABLE and_ln75_15 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln75_14_fu_4937_p3 SOURCE top.cpp:75 VARIABLE select_ln75_14 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln75_23_fu_4945_p2 SOURCE top.cpp:75 VARIABLE or_ln75_23 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME t_15_fu_4951_p3 SOURCE top.cpp:75 VARIABLE t_15 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U27 SOURCE top.cpp:77 VARIABLE tmp_74 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sum_71_fu_5031_p2 SOURCE top.cpp:77 VARIABLE col_sum_71 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln77_8_fu_5037_p2 SOURCE top.cpp:77 VARIABLE add_ln77_8 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln77_7_fu_5043_p2 SOURCE top.cpp:77 VARIABLE icmp_ln77_7 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln77_21_fu_5162_p2 SOURCE top.cpp:77 VARIABLE xor_ln77_21 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln77_14_fu_5168_p2 SOURCE top.cpp:77 VARIABLE and_ln77_14 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln77_22_fu_5174_p2 SOURCE top.cpp:77 VARIABLE xor_ln77_22 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln77_15_fu_5180_p2 SOURCE top.cpp:77 VARIABLE and_ln77_15 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln77_23_fu_5186_p2 SOURCE top.cpp:77 VARIABLE xor_ln77_23 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} top_kernel_Pipeline_VITIS_LOOP_82_6 {BINDINFO {{BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_6_24_1_1_U111 SOURCE top.cpp:87 VARIABLE tmp_6 LOOP VITIS_LOOP_82_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln87_fu_1494_p2 SOURCE top.cpp:87 VARIABLE sub_ln87 LOOP VITIS_LOOP_82_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln87_1_fu_1514_p2 SOURCE top.cpp:87 VARIABLE sub_ln87_1 LOOP VITIS_LOOP_82_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_64_fu_1534_p3 SOURCE top.cpp:87 VARIABLE scale_64 LOOP VITIS_LOOP_82_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_6_24_1_1_U112 SOURCE top.cpp:87 VARIABLE tmp_s LOOP VITIS_LOOP_82_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln87_2_fu_1602_p2 SOURCE top.cpp:87 VARIABLE sub_ln87_2 LOOP VITIS_LOOP_82_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln87_3_fu_1622_p2 SOURCE top.cpp:87 VARIABLE sub_ln87_3 LOOP VITIS_LOOP_82_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_65_fu_1642_p3 SOURCE top.cpp:87 VARIABLE scale_65 LOOP VITIS_LOOP_82_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_6_24_1_1_U113 SOURCE top.cpp:87 VARIABLE tmp_13 LOOP VITIS_LOOP_82_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln87_4_fu_1710_p2 SOURCE top.cpp:87 VARIABLE sub_ln87_4 LOOP VITIS_LOOP_82_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln87_5_fu_1730_p2 SOURCE top.cpp:87 VARIABLE sub_ln87_5 LOOP VITIS_LOOP_82_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_66_fu_1750_p3 SOURCE top.cpp:87 VARIABLE scale_66 LOOP VITIS_LOOP_82_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_6_24_1_1_U114 SOURCE top.cpp:87 VARIABLE tmp_17 LOOP VITIS_LOOP_82_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln87_6_fu_1818_p2 SOURCE top.cpp:87 VARIABLE sub_ln87_6 LOOP VITIS_LOOP_82_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln87_7_fu_1838_p2 SOURCE top.cpp:87 VARIABLE sub_ln87_7 LOOP VITIS_LOOP_82_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_67_fu_1858_p3 SOURCE top.cpp:87 VARIABLE scale_67 LOOP VITIS_LOOP_82_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_6_24_1_1_U115 SOURCE top.cpp:87 VARIABLE tmp_21 LOOP VITIS_LOOP_82_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln87_8_fu_1926_p2 SOURCE top.cpp:87 VARIABLE sub_ln87_8 LOOP VITIS_LOOP_82_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln87_9_fu_1946_p2 SOURCE top.cpp:87 VARIABLE sub_ln87_9 LOOP VITIS_LOOP_82_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_68_fu_1966_p3 SOURCE top.cpp:87 VARIABLE scale_68 LOOP VITIS_LOOP_82_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_6_24_1_1_U116 SOURCE top.cpp:87 VARIABLE tmp_24 LOOP VITIS_LOOP_82_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln87_10_fu_2034_p2 SOURCE top.cpp:87 VARIABLE sub_ln87_10 LOOP VITIS_LOOP_82_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln87_11_fu_2054_p2 SOURCE top.cpp:87 VARIABLE sub_ln87_11 LOOP VITIS_LOOP_82_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_69_fu_2074_p3 SOURCE top.cpp:87 VARIABLE scale_69 LOOP VITIS_LOOP_82_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_6_24_1_1_U117 SOURCE top.cpp:87 VARIABLE tmp_27 LOOP VITIS_LOOP_82_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln87_12_fu_2142_p2 SOURCE top.cpp:87 VARIABLE sub_ln87_12 LOOP VITIS_LOOP_82_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln87_13_fu_2162_p2 SOURCE top.cpp:87 VARIABLE sub_ln87_13 LOOP VITIS_LOOP_82_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_70_fu_2182_p3 SOURCE top.cpp:87 VARIABLE scale_70 LOOP VITIS_LOOP_82_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_6_24_1_1_U118 SOURCE top.cpp:87 VARIABLE tmp_30 LOOP VITIS_LOOP_82_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln87_14_fu_2250_p2 SOURCE top.cpp:87 VARIABLE sub_ln87_14 LOOP VITIS_LOOP_82_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln87_15_fu_2270_p2 SOURCE top.cpp:87 VARIABLE sub_ln87_15 LOOP VITIS_LOOP_82_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_71_fu_2290_p3 SOURCE top.cpp:87 VARIABLE scale_71 LOOP VITIS_LOOP_82_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_fu_2640_p2 SOURCE top.cpp:82 VARIABLE add_ln82 LOOP VITIS_LOOP_82_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} top_kernel_Pipeline_VITIS_LOOP_95_8_VITIS_LOOP_97_9 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln95_fu_959_p2 SOURCE top.cpp:95 VARIABLE icmp_ln95 LOOP VITIS_LOOP_95_8_VITIS_LOOP_97_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln95_1_fu_965_p2 SOURCE top.cpp:95 VARIABLE add_ln95_1 LOOP VITIS_LOOP_95_8_VITIS_LOOP_97_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln95_fu_977_p2 SOURCE top.cpp:95 VARIABLE add_ln95 LOOP VITIS_LOOP_95_8_VITIS_LOOP_97_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln97_fu_983_p2 SOURCE top.cpp:97 VARIABLE icmp_ln97 LOOP VITIS_LOOP_95_8_VITIS_LOOP_97_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln95_fu_989_p3 SOURCE top.cpp:95 VARIABLE select_ln95 LOOP VITIS_LOOP_95_8_VITIS_LOOP_97_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln95_1_fu_1390_p3 SOURCE top.cpp:95 VARIABLE select_ln95_1 LOOP VITIS_LOOP_95_8_VITIS_LOOP_97_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln95_2_fu_997_p3 SOURCE top.cpp:95 VARIABLE select_ln95_2 LOOP VITIS_LOOP_95_8_VITIS_LOOP_97_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_1_fu_1039_p2 SOURCE top.cpp:101 VARIABLE add_ln101_1 LOOP VITIS_LOOP_95_8_VITIS_LOOP_97_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U250 SOURCE top.cpp:101 VARIABLE tmp_1 LOOP VITIS_LOOP_95_8_VITIS_LOOP_97_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_129_6_24_1_1_U249 SOURCE top.cpp:101 VARIABLE tmp_2 LOOP VITIS_LOOP_95_8_VITIS_LOOP_97_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_24s_48_1_1_U248 SOURCE top.cpp:101 VARIABLE mul_ln101 LOOP VITIS_LOOP_95_8_VITIS_LOOP_97_9 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_fu_1450_p2 SOURCE top.cpp:101 VARIABLE add_ln101 LOOP VITIS_LOOP_95_8_VITIS_LOOP_97_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln101_fu_1464_p2 SOURCE top.cpp:101 VARIABLE xor_ln101 LOOP VITIS_LOOP_95_8_VITIS_LOOP_97_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln101_fu_1470_p2 SOURCE top.cpp:101 VARIABLE and_ln101 LOOP VITIS_LOOP_95_8_VITIS_LOOP_97_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln101_fu_1492_p2 SOURCE top.cpp:101 VARIABLE icmp_ln101 LOOP VITIS_LOOP_95_8_VITIS_LOOP_97_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln101_1_fu_1506_p2 SOURCE top.cpp:101 VARIABLE icmp_ln101_1 LOOP VITIS_LOOP_95_8_VITIS_LOOP_97_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln101_2_fu_1512_p2 SOURCE top.cpp:101 VARIABLE icmp_ln101_2 LOOP VITIS_LOOP_95_8_VITIS_LOOP_97_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln101_fu_1518_p3 SOURCE top.cpp:101 VARIABLE select_ln101 LOOP VITIS_LOOP_95_8_VITIS_LOOP_97_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln101_1_fu_1526_p2 SOURCE top.cpp:101 VARIABLE xor_ln101_1 LOOP VITIS_LOOP_95_8_VITIS_LOOP_97_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln101_1_fu_1532_p2 SOURCE top.cpp:101 VARIABLE and_ln101_1 LOOP VITIS_LOOP_95_8_VITIS_LOOP_97_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln101_1_fu_1538_p3 SOURCE top.cpp:101 VARIABLE select_ln101_1 LOOP VITIS_LOOP_95_8_VITIS_LOOP_97_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln101_2_fu_1546_p2 SOURCE top.cpp:101 VARIABLE and_ln101_2 LOOP VITIS_LOOP_95_8_VITIS_LOOP_97_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln101_2_fu_1552_p2 SOURCE top.cpp:101 VARIABLE xor_ln101_2 LOOP VITIS_LOOP_95_8_VITIS_LOOP_97_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln101_fu_1558_p2 SOURCE top.cpp:101 VARIABLE or_ln101 LOOP VITIS_LOOP_95_8_VITIS_LOOP_97_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln101_3_fu_1564_p2 SOURCE top.cpp:101 VARIABLE xor_ln101_3 LOOP VITIS_LOOP_95_8_VITIS_LOOP_97_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln101_3_fu_1570_p2 SOURCE top.cpp:101 VARIABLE and_ln101_3 LOOP VITIS_LOOP_95_8_VITIS_LOOP_97_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln101_4_fu_1576_p2 SOURCE top.cpp:101 VARIABLE and_ln101_4 LOOP VITIS_LOOP_95_8_VITIS_LOOP_97_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln101_2_fu_1582_p2 SOURCE top.cpp:101 VARIABLE or_ln101_2 LOOP VITIS_LOOP_95_8_VITIS_LOOP_97_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln101_4_fu_1588_p2 SOURCE top.cpp:101 VARIABLE xor_ln101_4 LOOP VITIS_LOOP_95_8_VITIS_LOOP_97_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln101_5_fu_1594_p2 SOURCE top.cpp:101 VARIABLE and_ln101_5 LOOP VITIS_LOOP_95_8_VITIS_LOOP_97_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln101_2_fu_1600_p3 SOURCE top.cpp:101 VARIABLE select_ln101_2 LOOP VITIS_LOOP_95_8_VITIS_LOOP_97_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln101_1_fu_1608_p2 SOURCE top.cpp:101 VARIABLE or_ln101_1 LOOP VITIS_LOOP_95_8_VITIS_LOOP_97_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME prod_fu_1614_p3 SOURCE top.cpp:101 VARIABLE prod LOOP VITIS_LOOP_95_8_VITIS_LOOP_97_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME prod_1_fu_1622_p3 SOURCE top.cpp:100 VARIABLE prod_1 LOOP VITIS_LOOP_95_8_VITIS_LOOP_97_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln103_fu_1321_p2 SOURCE top.cpp:103 VARIABLE icmp_ln103 LOOP VITIS_LOOP_95_8_VITIS_LOOP_97_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln97_fu_1327_p2 SOURCE top.cpp:97 VARIABLE add_ln97 LOOP VITIS_LOOP_95_8_VITIS_LOOP_97_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 2 BRAM 0 URAM 0}} top_kernel {BINDINFO {{BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME denom_row_U SOURCE {} VARIABLE denom_row LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true}} AREA {DSP 2 BRAM 51 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.92 seconds. CPU system time: 0.14 seconds. Elapsed time: 1.28 seconds; current allocated memory: 0.000 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for top_kernel.
Execute         syn_report -model top_kernel -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command       autosyn done; 7.87 sec.
Command     csynth_design done; 35.68 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:35; Allocated memory: 0.000 MB.
Execute     cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute       ::AP::init_summary_file cosim 
Execute         AP::app_get_file_relativeroot [AP::app_get_root] {}
Command       AP::init_summary_file done; 7.62 sec.
Execute       write_ini /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg -apsfile /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/hls.aps -filepaths relative 
Execute         send_msg_by_id INFO @200-1915@%s /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg
Command       write_ini done; 0.11 sec.
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.12 sec.
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.17 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/cosimDB.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -Wno-unknown-pragmas -Wno-unknown-pragmas -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ -I /tools/software/xilinx/2025.1.1/Vitis/include -I include /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/host.cpp -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/host.cpp_pre.cpp -std=gnu++14 -D__DSP48E2__ --gcc-toolchain=/tools/software/xilinx/2025.1.1/Vitis/tps/lnx64/gcc-8.3.0 > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/host.cpp.clang.autosim-tb.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/host.cpp.clang.autosim-tb.err.log
INFO-FLOW: TB processing: /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/host.cpp /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/host.cpp_pre.cpp
Execute       clang_tidy xilinx-tb-process -desc tb-process /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/host.cpp_pre.cpp.tb.cpp std=gnu++14 
INFO-FLOW: exec /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/host.cpp_pre.cpp.tb.cpp -- -std=gnu++14 -fhls -ferror-limit=0
Command       clang_tidy done; 3.28 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ -I /tools/software/xilinx/2025.1.1/Vitis/include -I include /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/top.cpp -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/top.cpp_pre.cpp -std=gnu++14 -D__DSP48E2__ --gcc-toolchain=/tools/software/xilinx/2025.1.1/Vitis/tps/lnx64/gcc-8.3.0 > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.cpp.clang.autosim-tb.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.cpp.clang.autosim-tb.err.log
INFO-FLOW: TB processing: /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/top.cpp /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/top.cpp_pre.cpp
Execute       clang_tidy xilinx-tb-process -desc tb-process /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/top.cpp_pre.cpp.tb.cpp std=gnu++14 
INFO-FLOW: exec /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/top.cpp_pre.cpp.tb.cpp -- -std=gnu++14 -fhls -ferror-limit=0
Command       clang_tidy done; 3.09 sec.
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/tb.status.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command       ap_source done; 0.31 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.DependenceCheck.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute       source .run_sim.tcl 
Execute         source check_sim.tcl 
Execute         source dataflow_monitor_API.tcl 
Execute         source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command       ap_source done; 62.63 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command     cosim_design done; 97.76 sec.
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:01:37; Allocated memory: 0.000 MB.
Execute     export_design -format ip_catalog -flow impl 
INFO: [HLS 200-1510] Running: export_design -format ip_catalog -flow impl 
Execute       config_export -flow=impl -format=ip_catalog 
Execute       write_ini /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg -apsfile /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/hls.aps -filepaths relative 
Execute         send_msg_by_id INFO @200-1915@%s /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg
Execute       ::AP::init_summary_file vivado-impl 
Execute         AP::app_get_file_relativeroot [AP::app_get_root] {}
Command       AP::init_summary_file done; 7.58 sec.
INFO-FLOW: DBG:PUTS: export_design_wrap: -flow impl -format ip_catalog -rtl verilog
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.16 sec.
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=top_kernel xml_exists=1
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/cosimDB.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to top_kernel
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=19 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_sdiv_38ns_24s_38_42_1
top_kernel_sparsemux_17_3_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_sparsemux_17_6_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_mul_24s_24s_48_1_1
top_kernel_sparsemux_129_6_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_denom_row_RAM_1P_BRAM_1R1W
top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W
top_kernel_A_m_axi
top_kernel_C_m_axi
top_kernel_control_s_axi
top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3
top_kernel_Pipeline_VITIS_LOOP_63_4
top_kernel_Pipeline_VITIS_LOOP_82_6
top_kernel_Pipeline_VITIS_LOOP_95_8_VITIS_LOOP_97_9
top_kernel
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top-io-be.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_63_4.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_82_6.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_95_8_VITIS_LOOP_97_9.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.constraint.tcl 
Execute       sc_get_clocks top_kernel 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.constraint.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs pwd=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.12 sec.
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.15 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:   auto_impl: eval: -flow impl -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-flow impl -rtl verilog'
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO-FLOW: DBG:PUTS: automg_wrap -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -rtl vlog -tool Vivado -impltomg_flag
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.14 sec.
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Command       ap_part_info done; 0.14 sec.
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.constraint.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs pwd=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.14 sec.
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/autopilot.rtl.models.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:PUTS: debug_in_auto_impl: vlog exec /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/impl/verilog/impl.sh
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report topinfo_dict='RtlTopPrefix {} RtlSubPrefix top_kernel_ TopModuleNoPrefix top_kernel TopModuleWithPrefix top_kernel' export_design_flow='impl' impl_dir='/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/impl' lang='verilog' out_dir=''
INFO-FLOW: DBG:PUTS:     auto_impl_report: impl processing xml
Execute       ap_part_info -quiet -data family -name xczu3eg-sbva484-1-e 
INFO-FLOW: DBG:PUTS:     writing export xml file: /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/impl/report/verilog/export_impl.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode0x7f8705e0b498' export_design_flow='impl' export_rpt='/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/impl/report/verilog/export_impl.rpt' rpt_txt_var=''
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_impl.rpt
INFO-FLOW: DBG:PUTS:     auto_impl_report: syn processing xml
Execute       ap_part_info -quiet -data family -name xczu3eg-sbva484-1-e 
INFO-FLOW: DBG:PUTS:     writing export xml file: /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/impl/report/verilog/export_syn.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode0x7f8705e27208' export_design_flow='syn' export_rpt='/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/impl/report/verilog/export_syn.rpt' rpt_txt_var=''
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_syn.rpt
Execute       send_msg_by_id INFO @200-802@%s project_1/hls/impl/export.zip 
INFO: [HLS 200-802] Generated output file project_1/hls/impl/export.zip
Command     export_design done; 1036.23 sec.
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:17:16; Allocated memory: 0.000 MB.
Execute     cleanup_all 
Command     cleanup_all done; 0.12 sec.
Execute         source -notrace -encoding utf-8 /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute           source -encoding utf-8 /tools/software/xilinx/2025.1.1/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
INFO-FLOW: Workspace /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls opened at Tue Feb 03 23:28:57 EST 2026
Execute         ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute         set_part xczu3eg-sbva484-1-e 
Execute           create_platform xczu3eg-sbva484-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx//2025.1.1/Vitis/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx//2025.1.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
Command           create_platform done; 4.32 sec.
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command           ap_source done; 0.14 sec.
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute           config_compile -quiet -complex-mul-dsp=0 
Command         set_part done; 4.52 sec.
Execute         send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute         send_msg_by_id INFO @200-1464@%s config_unroll -tripcount_threshold=0 
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=0
Execute         config_unroll -tripcount_threshold=0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
Execute         send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=0 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
Execute         config_compile -pipeline_loops=0 
Execute         send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute         config_compile -complex-mul-dsp=0 
Execute         send_msg_by_id INFO @200-1464@%s config_export -flow=impl 
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
Execute         config_export -flow=impl 
Execute         send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute         config_export -format=ip_catalog 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle.tcl 
Execute           source /tools/software/xilinx/2025.1.1/tps/tcl/tcllib2.0/yaml/huddle_types.tcl 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcllib2.0/yaml/json2huddle.tcl 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcllib2.0/try/try.tcl 
Execute         send_msg_by_id INFO @200-2174@%s%s component /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg 
INFO: [HLS 200-2174] Applying component config ini file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg
Execute         apply_ini /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg 
Execute           send_msg_by_id INFO @200-1465@%s 'param.hls.enable_hidden_option_error=false' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying config ini 'param.hls.enable_hidden_option_error=false' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(4)
Execute           send_msg_by_id INFO @200-1465@%s 'syn.file=../top.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=../top.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(7)
Execute           add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
Execute           send_msg_by_id INFO @200-1465@%s 'tb.file=../host.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=../host.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(9)
Execute           add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
Execute           send_msg_by_id INFO @200-1465@%s 'syn.top=top_kernel' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying config ini 'syn.top=top_kernel' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(8)
Execute           set_top top_kernel 
Execute           send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(6) 
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(6)
Execute           send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute           send_msg_by_id INFO @200-1464@%s config_unroll -tripcount_threshold=0 
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=0
Execute           config_unroll -tripcount_threshold=0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
Execute           send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=0 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
Execute           config_compile -pipeline_loops=0 
Execute           send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute           config_compile -complex-mul-dsp=0 
Execute           send_msg_by_id INFO @200-1464@%s config_export -flow=impl 
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
Execute           config_export -flow=impl 
Execute           send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute           config_export -format=ip_catalog 
Execute           send_msg_by_id INFO @200-1465@%s 'part=xczu3eg-sbva484-1-e' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying config ini 'part=xczu3eg-sbva484-1-e' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(1)
Execute           set_part xczu3eg-sbva484-1-e 
Execute             create_platform xczu3eg-sbva484-1-e -board  
Command             create_platform done; 0.22 sec.
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command             ap_source done; 0.12 sec.
Execute             ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute             config_compile -quiet -complex-mul-dsp=0 
Command           set_part done; 0.4 sec.
Execute           send_msg_by_id INFO @200-1465@%s 'clock=10ns' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying config ini 'clock=10ns' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(5)
Execute           create_clock -period 10ns 
Execute           send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(10)
Execute           config_export -format=ip_catalog 
Execute           send_msg_by_id INFO @200-1465@%s 'syn.compile.pipeline_loops=0' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying config ini 'syn.compile.pipeline_loops=0' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(11)
Execute           config_compile -pipeline_loops=0 
Execute           send_msg_by_id INFO @200-1465@%s 'syn.unroll.tripcount_threshold=0' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying config ini 'syn.unroll.tripcount_threshold=0' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(12)
Execute           config_unroll -tripcount_threshold=0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
Execute           send_msg_by_id INFO @200-1465@%s 'vivado.flow=impl' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying config ini 'vivado.flow=impl' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg(13)
Execute           config_export -flow=impl 
Command         apply_ini done; 0.63 sec.
Execute         write_component -config /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg 
Execute           send_msg_by_id INFO @200-2176@%s /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/vitis-comp.json 
INFO: [HLS 200-2176] Writing Vitis IDE component file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/vitis-comp.json
Execute         write_ini /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg -apsfile /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/hls.aps -filepaths relative 
Execute           send_msg_by_id INFO @200-1915@%s /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg
Command       open_solution done; 5.29 sec.
Command     open_component done; 5.3 sec.
Execute     set_top top_kernel 
INFO: [HLS 200-1510] Running: set_top top_kernel 
Execute     add_files top.cpp 
INFO: [HLS 200-1510] Running: add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
Execute     add_files -tb host.cpp 
INFO: [HLS 200-1510] Running: add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
Execute     config_unroll -tripcount_threshold 0 
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
Execute     config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
Execute     set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
Execute       create_platform xczu3eg-sbva484-1-e -board  
Command       create_platform done; 0.25 sec.
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.43 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       ::AP::init_summary_file csynth 
Execute         AP::app_get_file_relativeroot [AP::app_get_root] {}
Command       AP::init_summary_file done; 7.57 sec.
Execute       write_ini /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg -apsfile /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/hls.aps -filepaths relative 
Execute         send_msg_by_id INFO @200-1915@%s /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector top.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.cpp.xilinx-performance-pragma-detector.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.cpp.xilinx-performance-pragma-detector.err.log
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.41 seconds. CPU system time: 0.13 seconds. Elapsed time: 8.15 seconds; current allocated memory: 0.000 MB.
Execute         set_directive_top top_kernel -name=top_kernel 
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling top.cpp as C++
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang top.cpp -foptimization-record-file=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/tools/software/xilinx/2025.1.1/Vitis/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx//2025.1.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sbva484-1-e > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.cpp.clang.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx//2025.1.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sbva484-1-e > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/clang.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp  -target fpga  -directive=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/.systemc_flag -fix-errors /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.72 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp  -target fpga  -directive=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/all.directive.json -fix-errors /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.06 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcllib2.0/yaml/yaml.tcl 
Command         clang_tidy done; 1.45 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.bc -hls-platform-db-name=/tools/software/xilinx//2025.1.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sbva484-1-e > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.clang.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.01 seconds. CPU system time: 1.07 seconds. Elapsed time: 6.23 seconds; current allocated memory: 0.000 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.0.bc -args  "/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.g.bc"  
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.g.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.0.bc > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Execute         run_link_or_opt -opt -out /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc -args /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.12 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc -args /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libhlsmc++_39.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command         run_link_or_opt done; 2.6 sec.
Execute         run_link_or_opt -opt -out /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc -args /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top_kernel -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top_kernel -reflow-float-conversion -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 1.06 sec.
Execute         run_link_or_opt -out /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc -args /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libfloatconversion_39.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Execute         run_link_or_opt -opt -out /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc -args /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top_kernel 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.11 sec.
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=top_kernel -mllvm -hls-db-dir -mllvm /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -reflow-unroll-size-threshold=10000 -mllvm -reflow-unroll-cost-threshold=1000000 -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=0 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-force-aggressive-unroll=0 -mllvm -reflow-aggressive-unroll-adjust-factor=1.000000 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -reflow-enable-critical-path-for-performance=1 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -reflow-dump-extra-complexity-metric=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=2.7 -x ir /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/software/xilinx//2025.1.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sbva484-1-e 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 5,654 Compile/Link (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 5,654 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,262 Unroll/Inline (step 1) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 2,262 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,239 Unroll/Inline (step 2) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,239 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 882 Unroll/Inline (step 3) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 882 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 864 Unroll/Inline (step 4) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 864 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,502 Array/Struct (step 1) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 2,502 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,984 Array/Struct (step 2) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,984 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,987 Array/Struct (step 3) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,987 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,990 Array/Struct (step 4) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,990 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,319 Array/Struct (step 5) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 2,319 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,060 Performance (step 1) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 2,060 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,934 Performance (step 2) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,934 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,934 Performance (step 3) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,934 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,934 Performance (step 4) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,934 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,938 HW Transforms (step 1) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,938 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,958 HW Transforms (step 2) (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,958 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_81_7' is marked as complete unroll implied by the pipeline pragma (top.cpp:81:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_69_5' is marked as complete unroll implied by the pipeline pragma (top.cpp:69:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_81_7' (top.cpp:81:19) in function 'top_kernel' completely with a factor of 8 (top.cpp:16:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_69_5' (top.cpp:69:19) in function 'top_kernel' completely with a factor of 8 (top.cpp:16:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3tmp': Cyclic partitioning with factor 8 on dimension 2. (top.cpp:22:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A': Cyclic partitioning with factor 8 on dimension 2. (top.cpp:21:0)
INFO: [HLS 214-248] Applying array_partition to 'col_sum': Complete partitioning on dimension 1. (top.cpp:32:9)
INFO: [HLS 214-248] Applying array_partition to 'scale': Complete partitioning on dimension 1. (top.cpp:33:12)
INFO: [HLS 214-241] Aggregating maxi variable 'C_DRAM' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'A_DRAM' with compact=none mode in 32-bits
INFO: [HLS 214-115] Multiple burst reads of length 16384 and bit width 32 in loop 'VITIS_LOOP_44_2'(top.cpp:44:22) has been inferred on bundle 'A'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:44:22)
INFO: [HLS 214-115] Multiple burst writes of length 16384 and bit width 32 in loop 'VITIS_LOOP_89_8'(top.cpp:89:22) has been inferred on bundle 'C'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:89:22)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.65 seconds. CPU system time: 1 seconds. Elapsed time: 9.55 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 0.000 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top top_kernel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.0.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.25 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.1.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.17 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.2.prechk.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 0.000 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.g.1.bc to /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -extract-subproc -global-constprop -deadargelim -globaldce -legalize-global -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -canonicalize-dataflow -directive-preproc -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.1.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.1.tmp.bc -f 
Command           transform done; 0.85 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.1.tmp.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:39:9) to (top.cpp:38:19) in function 'top_kernel'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:61:9) to (top.cpp:74:24) in function 'top_kernel'... converting 3 basic blocks.
Command           transform done; 0.4 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.21 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.26 seconds; current allocated memory: 0.000 MB.
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -gvn -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -drop-inferred-ii -dump-complexity-metric /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.2.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_44_2'(top.cpp:44:22) and 'VITIS_LOOP_46_3'(top.cpp:46:26) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_89_8'(top.cpp:89:22) and 'VITIS_LOOP_90_9'(top.cpp:90:26) in function 'top_kernel' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_2' (top.cpp:44:22) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_89_8' (top.cpp:89:22) in function 'top_kernel'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.63' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.62' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.61' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.60' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.59' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.58' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.57' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.56' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.55' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.54' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.53' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.52' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.51' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.50' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.49' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.48' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.47' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.46' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.45' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.44' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.43' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.42' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.41' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.40' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.39' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.38' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.37' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.36' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.35' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.34' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.33' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.32' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.31' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.30' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.29' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.28' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.27' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.26' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.25' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.24' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.23' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.22' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.21' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.20' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.19' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.18' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.17' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.16' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.15' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.14' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.13' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.12' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.11' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.10' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.9' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.8' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.7' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.6' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.5' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.4' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.3' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.2' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.1' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.63' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.62' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.61' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.60' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.59' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.58' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.57' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.56' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.55' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.54' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.53' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.52' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.51' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.50' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.49' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.48' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.47' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.46' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.45' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.44' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.43' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.42' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.41' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.40' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.39' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.38' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.37' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.36' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.35' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.34' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.33' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.32' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.31' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.30' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.29' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.28' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.27' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.26' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.25' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.24' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.23' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.22' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.21' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.20' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.19' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.18' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.17' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.16' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.15' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.14' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.13' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.12' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.11' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.10' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.9' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.8' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.7' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.6' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.5' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.4' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.3' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.2' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.1' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum' (top.cpp:32).
Execute             auto_get_db
Command           transform done; 1.09 sec.
INFO-FLOW: Building ssdm...
Execute           transform -hls -cdfg-build /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.3.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command           transform done; 0.16 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.21 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.26 seconds; current allocated memory: 0.000 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 2.96 sec.
Command       elaborate done; 18.78 sec.
Execute       ap_eval exec zip -j /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'top_kernel' ...
Execute         ap_set_top_model top_kernel 
Execute         get_model_list top_kernel -filter all-wo-channel -topdown 
Execute         preproc_iomode -model top_kernel 
Execute         preproc_iomode -model top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_90_9 
Execute         preproc_iomode -model top_kernel_Pipeline_VITIS_LOOP_79_6 
Execute         preproc_iomode -model top_kernel_Pipeline_VITIS_LOOP_60_4 
Execute         preproc_iomode -model top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3 
Execute         get_model_list top_kernel -filter all-wo-channel 
INFO-FLOW: Model list for configure: top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3 top_kernel_Pipeline_VITIS_LOOP_60_4 top_kernel_Pipeline_VITIS_LOOP_79_6 top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_90_9 top_kernel
INFO-FLOW: Configuring Module : top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3 
Execute         apply_spec_resource_limit top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3 
INFO-FLOW: Configuring Module : top_kernel_Pipeline_VITIS_LOOP_60_4 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_60_4 
Execute         apply_spec_resource_limit top_kernel_Pipeline_VITIS_LOOP_60_4 
INFO-FLOW: Configuring Module : top_kernel_Pipeline_VITIS_LOOP_79_6 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_79_6 
Execute         apply_spec_resource_limit top_kernel_Pipeline_VITIS_LOOP_79_6 
INFO-FLOW: Configuring Module : top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_90_9 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_90_9 
Execute         apply_spec_resource_limit top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_90_9 
INFO-FLOW: Configuring Module : top_kernel ...
Execute         set_default_model top_kernel 
Execute         apply_spec_resource_limit top_kernel 
INFO-FLOW: Model list for preprocess: top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3 top_kernel_Pipeline_VITIS_LOOP_60_4 top_kernel_Pipeline_VITIS_LOOP_79_6 top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_90_9 top_kernel
INFO-FLOW: Preprocessing Module: top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3 
Execute         cdfg_preprocess -model top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3 
INFO-FLOW: Preprocessing Module: top_kernel_Pipeline_VITIS_LOOP_60_4 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_60_4 
Execute         cdfg_preprocess -model top_kernel_Pipeline_VITIS_LOOP_60_4 
Command         cdfg_preprocess done; 0.23 sec.
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_60_4 
INFO-FLOW: Preprocessing Module: top_kernel_Pipeline_VITIS_LOOP_79_6 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_79_6 
Execute         cdfg_preprocess -model top_kernel_Pipeline_VITIS_LOOP_79_6 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_79_6 
INFO-FLOW: Preprocessing Module: top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_90_9 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_90_9 
Execute         cdfg_preprocess -model top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_90_9 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_90_9 
INFO-FLOW: Preprocessing Module: top_kernel ...
Execute         set_default_model top_kernel 
Execute         cdfg_preprocess -model top_kernel 
Execute         rtl_gen_preprocess top_kernel 
INFO-FLOW: Model list for synthesis: top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3 top_kernel_Pipeline_VITIS_LOOP_60_4 top_kernel_Pipeline_VITIS_LOOP_79_6 top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_90_9 top_kernel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3 
Execute         schedule -model top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_2_VITIS_LOOP_46_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_44_2_VITIS_LOOP_46_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.48 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3.sched.adb -f 
INFO-FLOW: Finish scheduling top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3.
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3 
Execute         bind -model top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.08 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3.bind.adb -f 
INFO-FLOW: Finish binding top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_60_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_60_4 
Execute         schedule -model top_kernel_Pipeline_VITIS_LOOP_60_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 43, loop 'VITIS_LOOP_60_4'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.24 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.27 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_60_4.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_60_4.sched.adb -f 
INFO-FLOW: Finish scheduling top_kernel_Pipeline_VITIS_LOOP_60_4.
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_60_4 
Execute         bind -model top_kernel_Pipeline_VITIS_LOOP_60_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_60_4.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_60_4.bind.adb -f 
Command         db_write done; 0.11 sec.
INFO-FLOW: Finish binding top_kernel_Pipeline_VITIS_LOOP_60_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_79_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_79_6 
Execute         schedule -model top_kernel_Pipeline_VITIS_LOOP_79_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_79_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_79_6'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.25 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_79_6.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_79_6.sched.adb -f 
INFO-FLOW: Finish scheduling top_kernel_Pipeline_VITIS_LOOP_79_6.
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_79_6 
Execute         bind -model top_kernel_Pipeline_VITIS_LOOP_79_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_79_6.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_79_6.bind.adb -f 
INFO-FLOW: Finish binding top_kernel_Pipeline_VITIS_LOOP_79_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_90_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_90_9 
Execute         schedule -model top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_90_9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_89_8_VITIS_LOOP_90_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_89_8_VITIS_LOOP_90_9'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_90_9.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_90_9.sched.adb -f 
INFO-FLOW: Finish scheduling top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_90_9.
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_90_9 
Execute         bind -model top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_90_9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_90_9.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_90_9.bind.adb -f 
INFO-FLOW: Finish binding top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_90_9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_kernel 
Execute         schedule -model top_kernel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.21 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.sched.adb -f 
INFO-FLOW: Finish scheduling top_kernel.
Execute         set_default_model top_kernel 
Execute         bind -model top_kernel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.11 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.bind.adb -f 
INFO-FLOW: Finish binding top_kernel.
Execute         get_model_list top_kernel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_60_4 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_79_6 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_90_9 
Execute         rtl_gen_preprocess top_kernel 
INFO-FLOW: Model list for RTL generation: top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3 top_kernel_Pipeline_VITIS_LOOP_60_4 top_kernel_Pipeline_VITIS_LOOP_79_6 top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_90_9 top_kernel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3' pipeline 'VITIS_LOOP_44_2_VITIS_LOOP_46_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3/m_axi_A_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3/m_axi_A_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3/m_axi_A_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3/m_axi_A_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3/m_axi_A_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3/m_axi_A_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3/m_axi_A_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3/m_axi_A_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3/m_axi_A_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3/m_axi_A_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3/m_axi_A_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3/m_axi_A_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 0.000 MB.
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3 -style xilinx -f -lang vhdl -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/vhdl/top_kernel_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3 -style xilinx -f -lang vlog -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3 
Execute         syn_report -csynth -model top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3 -f -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3.adb 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3 -bindview -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3 -p /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_60_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top_kernel_Pipeline_VITIS_LOOP_60_4 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_60_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_60_4' pipeline 'VITIS_LOOP_60_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_38ns_24s_38_42_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_24_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_60_4'.
Command         create_rtl_model done; 0.87 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.96 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.02 seconds; current allocated memory: 0.000 MB.
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_60_4 -style xilinx -f -lang vhdl -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/vhdl/top_kernel_top_kernel_Pipeline_VITIS_LOOP_60_4 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_60_4 -style xilinx -f -lang vlog -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_60_4 
Execute         syn_report -csynth -model top_kernel_Pipeline_VITIS_LOOP_60_4 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_60_4_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model top_kernel_Pipeline_VITIS_LOOP_60_4 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_60_4_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model top_kernel_Pipeline_VITIS_LOOP_60_4 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_60_4.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_60_4 -f -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_60_4.adb 
Command         db_write done; 0.16 sec.
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_60_4 -bindview -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top_kernel_Pipeline_VITIS_LOOP_60_4 -p /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_60_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_79_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top_kernel_Pipeline_VITIS_LOOP_79_6 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_79_6.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_6_24_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_79_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.84 seconds; current allocated memory: 0.000 MB.
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_79_6 -style xilinx -f -lang vhdl -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/vhdl/top_kernel_top_kernel_Pipeline_VITIS_LOOP_79_6 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_79_6 -style xilinx -f -lang vlog -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_79_6 
Execute         syn_report -csynth -model top_kernel_Pipeline_VITIS_LOOP_79_6 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_79_6_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model top_kernel_Pipeline_VITIS_LOOP_79_6 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_79_6_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model top_kernel_Pipeline_VITIS_LOOP_79_6 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_79_6.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_79_6 -f -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_79_6.adb 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_79_6 -bindview -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top_kernel_Pipeline_VITIS_LOOP_79_6 -p /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_79_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_90_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_90_9 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_90_9.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_90_9' pipeline 'VITIS_LOOP_89_8_VITIS_LOOP_90_9' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_90_9/m_axi_C_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_90_9/m_axi_C_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_90_9/m_axi_C_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_90_9/m_axi_C_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_90_9/m_axi_C_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_90_9/m_axi_C_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_90_9/m_axi_C_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_90_9/m_axi_C_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_90_9/m_axi_C_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_90_9/m_axi_C_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_90_9/m_axi_C_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_90_9/m_axi_C_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_90_9/m_axi_C_0_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_24s_24s_48_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_129_6_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_90_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.38 seconds; current allocated memory: 0.000 MB.
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_90_9 -style xilinx -f -lang vhdl -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/vhdl/top_kernel_top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_90_9 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_90_9 -style xilinx -f -lang vlog -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_90_9 
Execute         syn_report -csynth -model top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_90_9 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_90_9_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_90_9 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_90_9_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_90_9 -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_90_9.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_90_9 -f -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_90_9.adb 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_90_9 -bindview -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_90_9 -p /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_90_9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top_kernel -top_prefix  -sub_prefix top_kernel_ -mg_file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A_DRAM', 'C_DRAM' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel'.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_denom_row_RAM_1P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W' using block RAMs.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 0.000 MB.
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_kernel -istop -style xilinx -f -lang vhdl -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/vhdl/top_kernel 
Execute         gen_rtl top_kernel -istop -style xilinx -f -lang vlog -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/verilog/top_kernel 
Execute         syn_report -csynth -model top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/top_kernel_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model top_kernel -f -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.adb 
Execute         db_write -model top_kernel -bindview -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top_kernel -p /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel 
Execute         export_constraint_db -f -tool general -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.constraint.tcl 
Execute         syn_report -designview -model top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.design.xml 
Execute         syn_report -csynthDesign -model top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth.rpt -MHOut /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -wcfg -model top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.protoinst 
Execute         sc_get_clocks top_kernel 
Execute         sc_get_portdomain top_kernel 
INFO-FLOW: Model list for RTL component generation: top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3 top_kernel_Pipeline_VITIS_LOOP_60_4 top_kernel_Pipeline_VITIS_LOOP_79_6 top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_90_9 top_kernel
INFO-FLOW: Handling components in module [top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3] ... 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3.compgen.tcl 
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [top_kernel_Pipeline_VITIS_LOOP_60_4] ... 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_60_4.compgen.tcl 
INFO-FLOW: Found component top_kernel_sdiv_38ns_24s_38_42_1.
INFO-FLOW: Append model top_kernel_sdiv_38ns_24s_38_42_1
INFO-FLOW: Found component top_kernel_sparsemux_17_3_24_1_1.
INFO-FLOW: Append model top_kernel_sparsemux_17_3_24_1_1
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [top_kernel_Pipeline_VITIS_LOOP_79_6] ... 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_79_6.compgen.tcl 
INFO-FLOW: Found component top_kernel_sparsemux_17_6_24_1_1.
INFO-FLOW: Append model top_kernel_sparsemux_17_6_24_1_1
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_90_9] ... 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_90_9.compgen.tcl 
INFO-FLOW: Found component top_kernel_mul_24s_24s_48_3_1.
INFO-FLOW: Append model top_kernel_mul_24s_24s_48_3_1
INFO-FLOW: Found component top_kernel_sparsemux_129_6_24_1_1.
INFO-FLOW: Append model top_kernel_sparsemux_129_6_24_1_1
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [top_kernel] ... 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.tcl 
INFO-FLOW: Found component top_kernel_denom_row_RAM_1P_BRAM_1R1W.
INFO-FLOW: Append model top_kernel_denom_row_RAM_1P_BRAM_1R1W
INFO-FLOW: Found component top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W.
INFO-FLOW: Append model top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W
INFO-FLOW: Found component top_kernel_A_m_axi.
INFO-FLOW: Append model top_kernel_A_m_axi
INFO-FLOW: Found component top_kernel_C_m_axi.
INFO-FLOW: Append model top_kernel_C_m_axi
INFO-FLOW: Found component top_kernel_control_s_axi.
INFO-FLOW: Append model top_kernel_control_s_axi
INFO-FLOW: Append model top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3
INFO-FLOW: Append model top_kernel_Pipeline_VITIS_LOOP_60_4
INFO-FLOW: Append model top_kernel_Pipeline_VITIS_LOOP_79_6
INFO-FLOW: Append model top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_90_9
INFO-FLOW: Append model top_kernel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: top_kernel_flow_control_loop_pipe_sequential_init top_kernel_sdiv_38ns_24s_38_42_1 top_kernel_sparsemux_17_3_24_1_1 top_kernel_flow_control_loop_pipe_sequential_init top_kernel_sparsemux_17_6_24_1_1 top_kernel_flow_control_loop_pipe_sequential_init top_kernel_mul_24s_24s_48_3_1 top_kernel_sparsemux_129_6_24_1_1 top_kernel_flow_control_loop_pipe_sequential_init top_kernel_denom_row_RAM_1P_BRAM_1R1W top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W top_kernel_A_m_axi top_kernel_C_m_axi top_kernel_control_s_axi top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3 top_kernel_Pipeline_VITIS_LOOP_60_4 top_kernel_Pipeline_VITIS_LOOP_79_6 top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_90_9 top_kernel
INFO-FLOW: Generating /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_kernel_sdiv_38ns_24s_38_42_1
INFO-FLOW: To file: write model top_kernel_sparsemux_17_3_24_1_1
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_kernel_sparsemux_17_6_24_1_1
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_kernel_mul_24s_24s_48_3_1
INFO-FLOW: To file: write model top_kernel_sparsemux_129_6_24_1_1
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_kernel_denom_row_RAM_1P_BRAM_1R1W
INFO-FLOW: To file: write model top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W
INFO-FLOW: To file: write model top_kernel_A_m_axi
INFO-FLOW: To file: write model top_kernel_C_m_axi
INFO-FLOW: To file: write model top_kernel_control_s_axi
INFO-FLOW: To file: write model top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3
INFO-FLOW: To file: write model top_kernel_Pipeline_VITIS_LOOP_60_4
INFO-FLOW: To file: write model top_kernel_Pipeline_VITIS_LOOP_79_6
INFO-FLOW: To file: write model top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_90_9
INFO-FLOW: To file: write model top_kernel
INFO-FLOW: Generating /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.14 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/vhdl' dstVlogDir='/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/vlog' tclDir='/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db' modelList='top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_sdiv_38ns_24s_38_42_1
top_kernel_sparsemux_17_3_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_sparsemux_17_6_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_mul_24s_24s_48_3_1
top_kernel_sparsemux_129_6_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_denom_row_RAM_1P_BRAM_1R1W
top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W
top_kernel_A_m_axi
top_kernel_C_m_axi
top_kernel_control_s_axi
top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3
top_kernel_Pipeline_VITIS_LOOP_60_4
top_kernel_Pipeline_VITIS_LOOP_79_6
top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_90_9
top_kernel
' expOnly='0'
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3.compgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_60_4.compgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_79_6.compgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_90_9.compgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.tcl 
Execute           source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.54 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.89 seconds; current allocated memory: 0.000 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='top_kernel_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.3 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_sdiv_38ns_24s_38_42_1
top_kernel_sparsemux_17_3_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_sparsemux_17_6_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_mul_24s_24s_48_3_1
top_kernel_sparsemux_129_6_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_denom_row_RAM_1P_BRAM_1R1W
top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W
top_kernel_A_m_axi
top_kernel_C_m_axi
top_kernel_control_s_axi
top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3
top_kernel_Pipeline_VITIS_LOOP_60_4
top_kernel_Pipeline_VITIS_LOOP_79_6
top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_90_9
top_kernel
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top-io-be.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3.tbgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_60_4.tbgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_79_6.tbgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_90_9.tbgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.constraint.tcl 
Execute         sc_get_clocks top_kernel 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME A_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME A DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME C_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME C DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} cache_nodes {} report_dict {TOPINST top_kernel MODULE2INSTS {top_kernel top_kernel top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3 grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657 top_kernel_Pipeline_VITIS_LOOP_60_4 grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682 top_kernel_Pipeline_VITIS_LOOP_79_6 grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784 top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_90_9 grp_top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_90_9_fu_916} INST2MODULE {top_kernel top_kernel grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657 top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3 grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682 top_kernel_Pipeline_VITIS_LOOP_60_4 grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784 top_kernel_Pipeline_VITIS_LOOP_79_6 grp_top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_90_9_fu_916 top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_90_9} INSTDATA {top_kernel {DEPTH 1 CHILDREN {grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657 grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682 grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784 grp_top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_90_9_fu_916}} grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657 {DEPTH 2 CHILDREN {}} grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682 {DEPTH 2 CHILDREN {}} grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784 {DEPTH 2 CHILDREN {}} grp_top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_90_9_fu_916 {DEPTH 2 CHILDREN {}}} MODULEDATA {top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln44_fu_295_p2 SOURCE top.cpp:44 VARIABLE icmp_ln44 LOOP VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_1_fu_301_p2 SOURCE top.cpp:44 VARIABLE add_ln44_1 LOOP VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_fu_331_p2 SOURCE top.cpp:44 VARIABLE add_ln44 LOOP VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln46_fu_337_p2 SOURCE top.cpp:46 VARIABLE icmp_ln46 LOOP VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln44_fu_343_p3 SOURCE top.cpp:44 VARIABLE select_ln44 LOOP VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln44_1_fu_351_p3 SOURCE top.cpp:44 VARIABLE select_ln44_1 LOOP VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln44_2_fu_359_p3 SOURCE top.cpp:44 VARIABLE select_ln44_2 LOOP VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_fu_435_p2 SOURCE top.cpp:50 VARIABLE add_ln50 LOOP VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_1_fu_440_p2 SOURCE top.cpp:50 VARIABLE add_ln50_1 LOOP VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln50_fu_462_p2 SOURCE top.cpp:50 VARIABLE xor_ln50 LOOP VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln50_fu_468_p2 SOURCE top.cpp:50 VARIABLE and_ln50 LOOP VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln50_1_fu_474_p2 SOURCE top.cpp:50 VARIABLE xor_ln50_1 LOOP VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln50_fu_480_p3 SOURCE top.cpp:50 VARIABLE select_ln50 LOOP VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln50_1_fu_488_p3 SOURCE top.cpp:50 VARIABLE select_ln50_1 LOOP VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_fu_496_p2 SOURCE top.cpp:46 VARIABLE add_ln46 LOOP VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln46_1_fu_502_p2 SOURCE top.cpp:46 VARIABLE icmp_ln46_1 LOOP VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_fu_512_p2 SOURCE top.cpp:52 VARIABLE add_ln52 LOOP VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln52_fu_538_p2 SOURCE top.cpp:52 VARIABLE xor_ln52 LOOP VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln52_fu_544_p2 SOURCE top.cpp:52 VARIABLE and_ln52 LOOP VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln52_1_fu_550_p2 SOURCE top.cpp:52 VARIABLE xor_ln52_1 LOOP VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_fu_556_p3 SOURCE top.cpp:52 VARIABLE select_ln52 LOOP VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_1_fu_564_p3 SOURCE top.cpp:52 VARIABLE select_ln52_1 LOOP VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} top_kernel_Pipeline_VITIS_LOOP_60_4 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln60_fu_1660_p2 SOURCE top.cpp:60 VARIABLE icmp_ln60 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME idx_2_fu_1666_p2 SOURCE top.cpp:60 VARIABLE idx_2 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln66_fu_1715_p2 SOURCE top.cpp:66 VARIABLE icmp_ln66 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME denom_reg_fu_1720_p3 SOURCE top.cpp:66 VARIABLE denom_reg LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U12 SOURCE top.cpp:72 VARIABLE sdiv_ln72 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln72_fu_1879_p2 SOURCE top.cpp:72 VARIABLE icmp_ln72 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln72_1_fu_1885_p2 SOURCE top.cpp:72 VARIABLE icmp_ln72_1 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln72_fu_1891_p2 SOURCE top.cpp:72 VARIABLE or_ln72 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln72_fu_1897_p2 SOURCE top.cpp:72 VARIABLE xor_ln72 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln72_fu_1903_p2 SOURCE top.cpp:72 VARIABLE and_ln72 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln72_1_fu_1909_p2 SOURCE top.cpp:72 VARIABLE xor_ln72_1 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln72_1_fu_1915_p2 SOURCE top.cpp:72 VARIABLE or_ln72_1 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln72_1_fu_1921_p2 SOURCE top.cpp:72 VARIABLE and_ln72_1 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln72_fu_1927_p3 SOURCE top.cpp:72 VARIABLE select_ln72 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln72_2_fu_1935_p2 SOURCE top.cpp:72 VARIABLE or_ln72_2 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME t_1_fu_1941_p3 SOURCE top.cpp:72 VARIABLE t_1 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U20 SOURCE top.cpp:74 VARIABLE tmp_5 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sum_64_fu_2021_p2 SOURCE top.cpp:74 VARIABLE col_sum_64 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_1_fu_2027_p2 SOURCE top.cpp:74 VARIABLE add_ln74_1 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln74_fu_2033_p2 SOURCE top.cpp:74 VARIABLE icmp_ln74 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln74_fu_2152_p2 SOURCE top.cpp:74 VARIABLE xor_ln74 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln74_fu_2158_p2 SOURCE top.cpp:74 VARIABLE and_ln74 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln74_1_fu_2164_p2 SOURCE top.cpp:74 VARIABLE xor_ln74_1 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln74_1_fu_2170_p2 SOURCE top.cpp:74 VARIABLE and_ln74_1 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln74_2_fu_2176_p2 SOURCE top.cpp:74 VARIABLE xor_ln74_2 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U13 SOURCE top.cpp:72 VARIABLE sdiv_ln72_1 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln72_2_fu_2309_p2 SOURCE top.cpp:72 VARIABLE icmp_ln72_2 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln72_3_fu_2315_p2 SOURCE top.cpp:72 VARIABLE icmp_ln72_3 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln72_3_fu_2321_p2 SOURCE top.cpp:72 VARIABLE or_ln72_3 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln72_2_fu_2327_p2 SOURCE top.cpp:72 VARIABLE xor_ln72_2 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln72_2_fu_2333_p2 SOURCE top.cpp:72 VARIABLE and_ln72_2 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln72_3_fu_2339_p2 SOURCE top.cpp:72 VARIABLE xor_ln72_3 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln72_4_fu_2345_p2 SOURCE top.cpp:72 VARIABLE or_ln72_4 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln72_3_fu_2351_p2 SOURCE top.cpp:72 VARIABLE and_ln72_3 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln72_2_fu_2357_p3 SOURCE top.cpp:72 VARIABLE select_ln72_2 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln72_5_fu_2365_p2 SOURCE top.cpp:72 VARIABLE or_ln72_5 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME t_3_fu_2371_p3 SOURCE top.cpp:72 VARIABLE t_3 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U21 SOURCE top.cpp:74 VARIABLE tmp_33 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sum_65_fu_2451_p2 SOURCE top.cpp:74 VARIABLE col_sum_65 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_2_fu_2457_p2 SOURCE top.cpp:74 VARIABLE add_ln74_2 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln74_1_fu_2463_p2 SOURCE top.cpp:74 VARIABLE icmp_ln74_1 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln74_3_fu_2582_p2 SOURCE top.cpp:74 VARIABLE xor_ln74_3 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln74_2_fu_2588_p2 SOURCE top.cpp:74 VARIABLE and_ln74_2 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln74_4_fu_2594_p2 SOURCE top.cpp:74 VARIABLE xor_ln74_4 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln74_3_fu_2600_p2 SOURCE top.cpp:74 VARIABLE and_ln74_3 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln74_5_fu_2606_p2 SOURCE top.cpp:74 VARIABLE xor_ln74_5 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U14 SOURCE top.cpp:72 VARIABLE sdiv_ln72_2 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln72_4_fu_2739_p2 SOURCE top.cpp:72 VARIABLE icmp_ln72_4 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln72_5_fu_2745_p2 SOURCE top.cpp:72 VARIABLE icmp_ln72_5 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln72_6_fu_2751_p2 SOURCE top.cpp:72 VARIABLE or_ln72_6 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln72_4_fu_2757_p2 SOURCE top.cpp:72 VARIABLE xor_ln72_4 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln72_4_fu_2763_p2 SOURCE top.cpp:72 VARIABLE and_ln72_4 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln72_5_fu_2769_p2 SOURCE top.cpp:72 VARIABLE xor_ln72_5 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln72_7_fu_2775_p2 SOURCE top.cpp:72 VARIABLE or_ln72_7 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln72_5_fu_2781_p2 SOURCE top.cpp:72 VARIABLE and_ln72_5 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln72_4_fu_2787_p3 SOURCE top.cpp:72 VARIABLE select_ln72_4 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln72_8_fu_2795_p2 SOURCE top.cpp:72 VARIABLE or_ln72_8 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME t_5_fu_2801_p3 SOURCE top.cpp:72 VARIABLE t_5 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U22 SOURCE top.cpp:74 VARIABLE tmp_35 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sum_66_fu_2881_p2 SOURCE top.cpp:74 VARIABLE col_sum_66 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_3_fu_2887_p2 SOURCE top.cpp:74 VARIABLE add_ln74_3 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln74_2_fu_2893_p2 SOURCE top.cpp:74 VARIABLE icmp_ln74_2 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln74_6_fu_3012_p2 SOURCE top.cpp:74 VARIABLE xor_ln74_6 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln74_4_fu_3018_p2 SOURCE top.cpp:74 VARIABLE and_ln74_4 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln74_7_fu_3024_p2 SOURCE top.cpp:74 VARIABLE xor_ln74_7 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln74_5_fu_3030_p2 SOURCE top.cpp:74 VARIABLE and_ln74_5 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln74_8_fu_3036_p2 SOURCE top.cpp:74 VARIABLE xor_ln74_8 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U15 SOURCE top.cpp:72 VARIABLE sdiv_ln72_3 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln72_6_fu_3169_p2 SOURCE top.cpp:72 VARIABLE icmp_ln72_6 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln72_7_fu_3175_p2 SOURCE top.cpp:72 VARIABLE icmp_ln72_7 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln72_9_fu_3181_p2 SOURCE top.cpp:72 VARIABLE or_ln72_9 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln72_6_fu_3187_p2 SOURCE top.cpp:72 VARIABLE xor_ln72_6 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln72_6_fu_3193_p2 SOURCE top.cpp:72 VARIABLE and_ln72_6 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln72_7_fu_3199_p2 SOURCE top.cpp:72 VARIABLE xor_ln72_7 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln72_10_fu_3205_p2 SOURCE top.cpp:72 VARIABLE or_ln72_10 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln72_7_fu_3211_p2 SOURCE top.cpp:72 VARIABLE and_ln72_7 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln72_6_fu_3217_p3 SOURCE top.cpp:72 VARIABLE select_ln72_6 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln72_11_fu_3225_p2 SOURCE top.cpp:72 VARIABLE or_ln72_11 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME t_7_fu_3231_p3 SOURCE top.cpp:72 VARIABLE t_7 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U23 SOURCE top.cpp:74 VARIABLE tmp_50 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sum_67_fu_3311_p2 SOURCE top.cpp:74 VARIABLE col_sum_67 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_4_fu_3317_p2 SOURCE top.cpp:74 VARIABLE add_ln74_4 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln74_3_fu_3323_p2 SOURCE top.cpp:74 VARIABLE icmp_ln74_3 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln74_9_fu_3442_p2 SOURCE top.cpp:74 VARIABLE xor_ln74_9 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln74_6_fu_3448_p2 SOURCE top.cpp:74 VARIABLE and_ln74_6 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln74_10_fu_3454_p2 SOURCE top.cpp:74 VARIABLE xor_ln74_10 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln74_7_fu_3460_p2 SOURCE top.cpp:74 VARIABLE and_ln74_7 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln74_11_fu_3466_p2 SOURCE top.cpp:74 VARIABLE xor_ln74_11 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U16 SOURCE top.cpp:72 VARIABLE sdiv_ln72_4 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln72_8_fu_3599_p2 SOURCE top.cpp:72 VARIABLE icmp_ln72_8 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln72_9_fu_3605_p2 SOURCE top.cpp:72 VARIABLE icmp_ln72_9 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln72_12_fu_3611_p2 SOURCE top.cpp:72 VARIABLE or_ln72_12 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln72_8_fu_3617_p2 SOURCE top.cpp:72 VARIABLE xor_ln72_8 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln72_8_fu_3623_p2 SOURCE top.cpp:72 VARIABLE and_ln72_8 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln72_9_fu_3629_p2 SOURCE top.cpp:72 VARIABLE xor_ln72_9 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln72_13_fu_3635_p2 SOURCE top.cpp:72 VARIABLE or_ln72_13 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln72_9_fu_3641_p2 SOURCE top.cpp:72 VARIABLE and_ln72_9 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln72_8_fu_3647_p3 SOURCE top.cpp:72 VARIABLE select_ln72_8 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln72_14_fu_3655_p2 SOURCE top.cpp:72 VARIABLE or_ln72_14 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME t_9_fu_3661_p3 SOURCE top.cpp:72 VARIABLE t_9 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U24 SOURCE top.cpp:74 VARIABLE tmp_56 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sum_68_fu_3741_p2 SOURCE top.cpp:74 VARIABLE col_sum_68 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_5_fu_3747_p2 SOURCE top.cpp:74 VARIABLE add_ln74_5 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln74_4_fu_3753_p2 SOURCE top.cpp:74 VARIABLE icmp_ln74_4 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln74_12_fu_3872_p2 SOURCE top.cpp:74 VARIABLE xor_ln74_12 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln74_8_fu_3878_p2 SOURCE top.cpp:74 VARIABLE and_ln74_8 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln74_13_fu_3884_p2 SOURCE top.cpp:74 VARIABLE xor_ln74_13 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln74_9_fu_3890_p2 SOURCE top.cpp:74 VARIABLE and_ln74_9 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln74_14_fu_3896_p2 SOURCE top.cpp:74 VARIABLE xor_ln74_14 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U17 SOURCE top.cpp:72 VARIABLE sdiv_ln72_5 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln72_10_fu_4029_p2 SOURCE top.cpp:72 VARIABLE icmp_ln72_10 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln72_11_fu_4035_p2 SOURCE top.cpp:72 VARIABLE icmp_ln72_11 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln72_15_fu_4041_p2 SOURCE top.cpp:72 VARIABLE or_ln72_15 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln72_10_fu_4047_p2 SOURCE top.cpp:72 VARIABLE xor_ln72_10 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln72_10_fu_4053_p2 SOURCE top.cpp:72 VARIABLE and_ln72_10 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln72_11_fu_4059_p2 SOURCE top.cpp:72 VARIABLE xor_ln72_11 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln72_16_fu_4065_p2 SOURCE top.cpp:72 VARIABLE or_ln72_16 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln72_11_fu_4071_p2 SOURCE top.cpp:72 VARIABLE and_ln72_11 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln72_10_fu_4077_p3 SOURCE top.cpp:72 VARIABLE select_ln72_10 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln72_17_fu_4085_p2 SOURCE top.cpp:72 VARIABLE or_ln72_17 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME t_11_fu_4091_p3 SOURCE top.cpp:72 VARIABLE t_11 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U25 SOURCE top.cpp:74 VARIABLE tmp_62 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sum_69_fu_4171_p2 SOURCE top.cpp:74 VARIABLE col_sum_69 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_6_fu_4177_p2 SOURCE top.cpp:74 VARIABLE add_ln74_6 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln74_5_fu_4183_p2 SOURCE top.cpp:74 VARIABLE icmp_ln74_5 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln74_15_fu_4302_p2 SOURCE top.cpp:74 VARIABLE xor_ln74_15 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln74_10_fu_4308_p2 SOURCE top.cpp:74 VARIABLE and_ln74_10 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln74_16_fu_4314_p2 SOURCE top.cpp:74 VARIABLE xor_ln74_16 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln74_11_fu_4320_p2 SOURCE top.cpp:74 VARIABLE and_ln74_11 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln74_17_fu_4326_p2 SOURCE top.cpp:74 VARIABLE xor_ln74_17 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U18 SOURCE top.cpp:72 VARIABLE sdiv_ln72_6 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln72_12_fu_4459_p2 SOURCE top.cpp:72 VARIABLE icmp_ln72_12 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln72_13_fu_4465_p2 SOURCE top.cpp:72 VARIABLE icmp_ln72_13 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln72_18_fu_4471_p2 SOURCE top.cpp:72 VARIABLE or_ln72_18 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln72_12_fu_4477_p2 SOURCE top.cpp:72 VARIABLE xor_ln72_12 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln72_12_fu_4483_p2 SOURCE top.cpp:72 VARIABLE and_ln72_12 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln72_13_fu_4489_p2 SOURCE top.cpp:72 VARIABLE xor_ln72_13 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln72_19_fu_4495_p2 SOURCE top.cpp:72 VARIABLE or_ln72_19 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln72_13_fu_4501_p2 SOURCE top.cpp:72 VARIABLE and_ln72_13 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln72_12_fu_4507_p3 SOURCE top.cpp:72 VARIABLE select_ln72_12 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln72_20_fu_4515_p2 SOURCE top.cpp:72 VARIABLE or_ln72_20 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME t_13_fu_4521_p3 SOURCE top.cpp:72 VARIABLE t_13 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U26 SOURCE top.cpp:74 VARIABLE tmp_68 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sum_70_fu_4601_p2 SOURCE top.cpp:74 VARIABLE col_sum_70 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_7_fu_4607_p2 SOURCE top.cpp:74 VARIABLE add_ln74_7 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln74_6_fu_4613_p2 SOURCE top.cpp:74 VARIABLE icmp_ln74_6 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln74_18_fu_4732_p2 SOURCE top.cpp:74 VARIABLE xor_ln74_18 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln74_12_fu_4738_p2 SOURCE top.cpp:74 VARIABLE and_ln74_12 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln74_19_fu_4744_p2 SOURCE top.cpp:74 VARIABLE xor_ln74_19 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln74_13_fu_4750_p2 SOURCE top.cpp:74 VARIABLE and_ln74_13 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln74_20_fu_4756_p2 SOURCE top.cpp:74 VARIABLE xor_ln74_20 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 41 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_38ns_24s_38_42_1_U19 SOURCE top.cpp:72 VARIABLE sdiv_ln72_7 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln72_14_fu_4889_p2 SOURCE top.cpp:72 VARIABLE icmp_ln72_14 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln72_15_fu_4895_p2 SOURCE top.cpp:72 VARIABLE icmp_ln72_15 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln72_21_fu_4901_p2 SOURCE top.cpp:72 VARIABLE or_ln72_21 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln72_14_fu_4907_p2 SOURCE top.cpp:72 VARIABLE xor_ln72_14 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln72_14_fu_4913_p2 SOURCE top.cpp:72 VARIABLE and_ln72_14 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln72_15_fu_4919_p2 SOURCE top.cpp:72 VARIABLE xor_ln72_15 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln72_22_fu_4925_p2 SOURCE top.cpp:72 VARIABLE or_ln72_22 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln72_15_fu_4931_p2 SOURCE top.cpp:72 VARIABLE and_ln72_15 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln72_14_fu_4937_p3 SOURCE top.cpp:72 VARIABLE select_ln72_14 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln72_23_fu_4945_p2 SOURCE top.cpp:72 VARIABLE or_ln72_23 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME t_15_fu_4951_p3 SOURCE top.cpp:72 VARIABLE t_15 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U27 SOURCE top.cpp:74 VARIABLE tmp_74 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_sum_71_fu_5031_p2 SOURCE top.cpp:74 VARIABLE col_sum_71 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_8_fu_5037_p2 SOURCE top.cpp:74 VARIABLE add_ln74_8 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln74_7_fu_5043_p2 SOURCE top.cpp:74 VARIABLE icmp_ln74_7 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln74_21_fu_5162_p2 SOURCE top.cpp:74 VARIABLE xor_ln74_21 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln74_14_fu_5168_p2 SOURCE top.cpp:74 VARIABLE and_ln74_14 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln74_22_fu_5174_p2 SOURCE top.cpp:74 VARIABLE xor_ln74_22 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln74_15_fu_5180_p2 SOURCE top.cpp:74 VARIABLE and_ln74_15 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln74_23_fu_5186_p2 SOURCE top.cpp:74 VARIABLE xor_ln74_23 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} top_kernel_Pipeline_VITIS_LOOP_79_6 {BINDINFO {{BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_6_24_1_1_U111 SOURCE top.cpp:84 VARIABLE tmp_6 LOOP VITIS_LOOP_79_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln84_fu_1494_p2 SOURCE top.cpp:84 VARIABLE sub_ln84 LOOP VITIS_LOOP_79_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln84_1_fu_1514_p2 SOURCE top.cpp:84 VARIABLE sub_ln84_1 LOOP VITIS_LOOP_79_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_64_fu_1534_p3 SOURCE top.cpp:84 VARIABLE scale_64 LOOP VITIS_LOOP_79_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_6_24_1_1_U112 SOURCE top.cpp:84 VARIABLE tmp_s LOOP VITIS_LOOP_79_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln84_2_fu_1602_p2 SOURCE top.cpp:84 VARIABLE sub_ln84_2 LOOP VITIS_LOOP_79_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln84_3_fu_1622_p2 SOURCE top.cpp:84 VARIABLE sub_ln84_3 LOOP VITIS_LOOP_79_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_65_fu_1642_p3 SOURCE top.cpp:84 VARIABLE scale_65 LOOP VITIS_LOOP_79_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_6_24_1_1_U113 SOURCE top.cpp:84 VARIABLE tmp_13 LOOP VITIS_LOOP_79_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln84_4_fu_1710_p2 SOURCE top.cpp:84 VARIABLE sub_ln84_4 LOOP VITIS_LOOP_79_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln84_5_fu_1730_p2 SOURCE top.cpp:84 VARIABLE sub_ln84_5 LOOP VITIS_LOOP_79_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_66_fu_1750_p3 SOURCE top.cpp:84 VARIABLE scale_66 LOOP VITIS_LOOP_79_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_6_24_1_1_U114 SOURCE top.cpp:84 VARIABLE tmp_17 LOOP VITIS_LOOP_79_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln84_6_fu_1818_p2 SOURCE top.cpp:84 VARIABLE sub_ln84_6 LOOP VITIS_LOOP_79_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln84_7_fu_1838_p2 SOURCE top.cpp:84 VARIABLE sub_ln84_7 LOOP VITIS_LOOP_79_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_67_fu_1858_p3 SOURCE top.cpp:84 VARIABLE scale_67 LOOP VITIS_LOOP_79_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_6_24_1_1_U115 SOURCE top.cpp:84 VARIABLE tmp_21 LOOP VITIS_LOOP_79_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln84_8_fu_1926_p2 SOURCE top.cpp:84 VARIABLE sub_ln84_8 LOOP VITIS_LOOP_79_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln84_9_fu_1946_p2 SOURCE top.cpp:84 VARIABLE sub_ln84_9 LOOP VITIS_LOOP_79_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_68_fu_1966_p3 SOURCE top.cpp:84 VARIABLE scale_68 LOOP VITIS_LOOP_79_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_6_24_1_1_U116 SOURCE top.cpp:84 VARIABLE tmp_24 LOOP VITIS_LOOP_79_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln84_10_fu_2034_p2 SOURCE top.cpp:84 VARIABLE sub_ln84_10 LOOP VITIS_LOOP_79_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln84_11_fu_2054_p2 SOURCE top.cpp:84 VARIABLE sub_ln84_11 LOOP VITIS_LOOP_79_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_69_fu_2074_p3 SOURCE top.cpp:84 VARIABLE scale_69 LOOP VITIS_LOOP_79_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_6_24_1_1_U117 SOURCE top.cpp:84 VARIABLE tmp_27 LOOP VITIS_LOOP_79_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln84_12_fu_2142_p2 SOURCE top.cpp:84 VARIABLE sub_ln84_12 LOOP VITIS_LOOP_79_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln84_13_fu_2162_p2 SOURCE top.cpp:84 VARIABLE sub_ln84_13 LOOP VITIS_LOOP_79_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_70_fu_2182_p3 SOURCE top.cpp:84 VARIABLE scale_70 LOOP VITIS_LOOP_79_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_6_24_1_1_U118 SOURCE top.cpp:84 VARIABLE tmp_30 LOOP VITIS_LOOP_79_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln84_14_fu_2250_p2 SOURCE top.cpp:84 VARIABLE sub_ln84_14 LOOP VITIS_LOOP_79_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln84_15_fu_2270_p2 SOURCE top.cpp:84 VARIABLE sub_ln84_15 LOOP VITIS_LOOP_79_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_71_fu_2290_p3 SOURCE top.cpp:84 VARIABLE scale_71 LOOP VITIS_LOOP_79_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln79_fu_2640_p2 SOURCE top.cpp:79 VARIABLE add_ln79 LOOP VITIS_LOOP_79_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_90_9 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln89_fu_960_p2 SOURCE top.cpp:89 VARIABLE icmp_ln89 LOOP VITIS_LOOP_89_8_VITIS_LOOP_90_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln89_1_fu_966_p2 SOURCE top.cpp:89 VARIABLE add_ln89_1 LOOP VITIS_LOOP_89_8_VITIS_LOOP_90_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln89_fu_978_p2 SOURCE top.cpp:89 VARIABLE add_ln89 LOOP VITIS_LOOP_89_8_VITIS_LOOP_90_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln90_fu_984_p2 SOURCE top.cpp:90 VARIABLE icmp_ln90 LOOP VITIS_LOOP_89_8_VITIS_LOOP_90_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln89_fu_990_p3 SOURCE top.cpp:89 VARIABLE select_ln89 LOOP VITIS_LOOP_89_8_VITIS_LOOP_90_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln89_1_fu_998_p3 SOURCE top.cpp:89 VARIABLE select_ln89_1 LOOP VITIS_LOOP_89_8_VITIS_LOOP_90_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_24_1_1_U250 SOURCE top.cpp:94 VARIABLE tmp_1 LOOP VITIS_LOOP_89_8_VITIS_LOOP_90_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_129_6_24_1_1_U249 SOURCE top.cpp:94 VARIABLE tmp_2 LOOP VITIS_LOOP_89_8_VITIS_LOOP_90_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_24s_24s_48_3_1_U248 SOURCE top.cpp:94 VARIABLE mul_ln94 LOOP VITIS_LOOP_89_8_VITIS_LOOP_90_9 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln94_fu_1419_p2 SOURCE top.cpp:94 VARIABLE add_ln94 LOOP VITIS_LOOP_89_8_VITIS_LOOP_90_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln94_fu_1433_p2 SOURCE top.cpp:94 VARIABLE xor_ln94 LOOP VITIS_LOOP_89_8_VITIS_LOOP_90_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln94_fu_1439_p2 SOURCE top.cpp:94 VARIABLE and_ln94 LOOP VITIS_LOOP_89_8_VITIS_LOOP_90_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln94_fu_1461_p2 SOURCE top.cpp:94 VARIABLE icmp_ln94 LOOP VITIS_LOOP_89_8_VITIS_LOOP_90_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln94_1_fu_1475_p2 SOURCE top.cpp:94 VARIABLE icmp_ln94_1 LOOP VITIS_LOOP_89_8_VITIS_LOOP_90_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln94_2_fu_1481_p2 SOURCE top.cpp:94 VARIABLE icmp_ln94_2 LOOP VITIS_LOOP_89_8_VITIS_LOOP_90_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln94_fu_1487_p3 SOURCE top.cpp:94 VARIABLE select_ln94 LOOP VITIS_LOOP_89_8_VITIS_LOOP_90_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln94_1_fu_1495_p2 SOURCE top.cpp:94 VARIABLE xor_ln94_1 LOOP VITIS_LOOP_89_8_VITIS_LOOP_90_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln94_1_fu_1501_p2 SOURCE top.cpp:94 VARIABLE and_ln94_1 LOOP VITIS_LOOP_89_8_VITIS_LOOP_90_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln94_1_fu_1507_p3 SOURCE top.cpp:94 VARIABLE select_ln94_1 LOOP VITIS_LOOP_89_8_VITIS_LOOP_90_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln94_2_fu_1515_p2 SOURCE top.cpp:94 VARIABLE and_ln94_2 LOOP VITIS_LOOP_89_8_VITIS_LOOP_90_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln94_2_fu_1521_p2 SOURCE top.cpp:94 VARIABLE xor_ln94_2 LOOP VITIS_LOOP_89_8_VITIS_LOOP_90_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln94_fu_1527_p2 SOURCE top.cpp:94 VARIABLE or_ln94 LOOP VITIS_LOOP_89_8_VITIS_LOOP_90_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln94_3_fu_1533_p2 SOURCE top.cpp:94 VARIABLE xor_ln94_3 LOOP VITIS_LOOP_89_8_VITIS_LOOP_90_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln94_3_fu_1539_p2 SOURCE top.cpp:94 VARIABLE and_ln94_3 LOOP VITIS_LOOP_89_8_VITIS_LOOP_90_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln94_4_fu_1545_p2 SOURCE top.cpp:94 VARIABLE and_ln94_4 LOOP VITIS_LOOP_89_8_VITIS_LOOP_90_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln94_2_fu_1551_p2 SOURCE top.cpp:94 VARIABLE or_ln94_2 LOOP VITIS_LOOP_89_8_VITIS_LOOP_90_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln94_4_fu_1557_p2 SOURCE top.cpp:94 VARIABLE xor_ln94_4 LOOP VITIS_LOOP_89_8_VITIS_LOOP_90_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln94_5_fu_1563_p2 SOURCE top.cpp:94 VARIABLE and_ln94_5 LOOP VITIS_LOOP_89_8_VITIS_LOOP_90_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln94_2_fu_1569_p3 SOURCE top.cpp:94 VARIABLE select_ln94_2 LOOP VITIS_LOOP_89_8_VITIS_LOOP_90_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln94_1_fu_1577_p2 SOURCE top.cpp:94 VARIABLE or_ln94_1 LOOP VITIS_LOOP_89_8_VITIS_LOOP_90_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln94_3_fu_1583_p3 SOURCE top.cpp:94 VARIABLE select_ln94_3 LOOP VITIS_LOOP_89_8_VITIS_LOOP_90_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_fu_1312_p2 SOURCE top.cpp:90 VARIABLE add_ln90 LOOP VITIS_LOOP_89_8_VITIS_LOOP_90_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 2 BRAM 0 URAM 0}} top_kernel {BINDINFO {{BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME denom_row_U SOURCE {} VARIABLE denom_row LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_U SOURCE {} VARIABLE top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true}} AREA {DSP 2 BRAM 51 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.93 seconds. CPU system time: 0.16 seconds. Elapsed time: 1.26 seconds; current allocated memory: 0.000 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for top_kernel.
Execute         syn_report -model top_kernel -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command       autosyn done; 8.02 sec.
Command     csynth_design done; 34.98 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:34; Allocated memory: 0.000 MB.
Execute     cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute       ::AP::init_summary_file cosim 
Execute         AP::app_get_file_relativeroot [AP::app_get_root] {}
Command       AP::init_summary_file done; 7.6 sec.
Execute       write_ini /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg -apsfile /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/hls.aps -filepaths relative 
Execute         send_msg_by_id INFO @200-1915@%s /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.16 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/cosimDB.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -Wno-unknown-pragmas -Wno-unknown-pragmas -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ -I /tools/software/xilinx/2025.1.1/Vitis/include -I include /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/host.cpp -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/host.cpp_pre.cpp -std=gnu++14 -D__DSP48E2__ --gcc-toolchain=/tools/software/xilinx/2025.1.1/Vitis/tps/lnx64/gcc-8.3.0 > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/host.cpp.clang.autosim-tb.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/host.cpp.clang.autosim-tb.err.log
INFO-FLOW: TB processing: /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/host.cpp /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/host.cpp_pre.cpp
Execute       clang_tidy xilinx-tb-process -desc tb-process /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/host.cpp_pre.cpp.tb.cpp std=gnu++14 
INFO-FLOW: exec /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/host.cpp_pre.cpp.tb.cpp -- -std=gnu++14 -fhls -ferror-limit=0
Command       clang_tidy done; 3.06 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ -I /tools/software/xilinx/2025.1.1/Vitis/include -I include /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/top.cpp -o /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/top.cpp_pre.cpp -std=gnu++14 -D__DSP48E2__ --gcc-toolchain=/tools/software/xilinx/2025.1.1/Vitis/tps/lnx64/gcc-8.3.0 > /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.cpp.clang.autosim-tb.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top.cpp.clang.autosim-tb.err.log
INFO-FLOW: TB processing: /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/top.cpp /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/top.cpp_pre.cpp
Execute       clang_tidy xilinx-tb-process -desc tb-process /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/top.cpp_pre.cpp.tb.cpp std=gnu++14 
INFO-FLOW: exec /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/top.cpp_pre.cpp.tb.cpp -- -std=gnu++14 -fhls -ferror-limit=0
Command       clang_tidy done; 2.84 sec.
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/./sim/autowrap/testbench/tb.status.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command       ap_source done; 0.29 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.DependenceCheck.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute       source .run_sim.tcl 
Execute         source check_sim.tcl 
Execute         source dataflow_monitor_API.tcl 
Execute         source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command       ap_source done; 61.62 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command     cosim_design done; 96.62 sec.
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:01:36; Allocated memory: 0.000 MB.
Execute     export_design -format ip_catalog -flow impl 
INFO: [HLS 200-1510] Running: export_design -format ip_catalog -flow impl 
Execute       config_export -flow=impl -format=ip_catalog 
Execute       write_ini /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg -apsfile /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/hls.aps -filepaths relative 
Execute         send_msg_by_id INFO @200-1915@%s /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls_config.cfg
Execute       ::AP::init_summary_file vivado-impl 
Execute         AP::app_get_file_relativeroot [AP::app_get_root] {}
Command       AP::init_summary_file done; 7.58 sec.
INFO-FLOW: DBG:PUTS: export_design_wrap: -flow impl -format ip_catalog -rtl verilog
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.15 sec.
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.18 sec.
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=top_kernel xml_exists=1
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/cosimDB.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to top_kernel
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=19 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_sdiv_38ns_24s_38_42_1
top_kernel_sparsemux_17_3_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_sparsemux_17_6_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_mul_24s_24s_48_3_1
top_kernel_sparsemux_129_6_24_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_denom_row_RAM_1P_BRAM_1R1W
top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W
top_kernel_A_m_axi
top_kernel_C_m_axi
top_kernel_control_s_axi
top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3
top_kernel_Pipeline_VITIS_LOOP_60_4
top_kernel_Pipeline_VITIS_LOOP_79_6
top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_90_9
top_kernel
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top-io-be.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_60_4.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_79_6.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_90_9.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.constraint.tcl 
Execute       sc_get_clocks top_kernel 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.constraint.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs pwd=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.15 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:   auto_impl: eval: -flow impl -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-flow impl -rtl verilog'
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO-FLOW: DBG:PUTS: automg_wrap -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -rtl vlog -tool Vivado -impltomg_flag
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.15 sec.
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.constraint.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs pwd=/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.14 sec.
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/autopilot.rtl.models.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:PUTS: debug_in_auto_impl: vlog exec /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/impl/verilog/impl.sh
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report topinfo_dict='RtlTopPrefix {} RtlSubPrefix top_kernel_ TopModuleNoPrefix top_kernel TopModuleWithPrefix top_kernel' export_design_flow='impl' impl_dir='/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/impl' lang='verilog' out_dir=''
INFO-FLOW: DBG:PUTS:     auto_impl_report: impl processing xml
Execute       ap_part_info -quiet -data family -name xczu3eg-sbva484-1-e 
INFO-FLOW: DBG:PUTS:     writing export xml file: /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/impl/report/verilog/export_impl.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode0x7fe955e55018' export_design_flow='impl' export_rpt='/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/impl/report/verilog/export_impl.rpt' rpt_txt_var=''
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_impl.rpt
INFO-FLOW: DBG:PUTS:     auto_impl_report: syn processing xml
Execute       ap_part_info -quiet -data family -name xczu3eg-sbva484-1-e 
INFO-FLOW: DBG:PUTS:     writing export xml file: /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/impl/report/verilog/export_syn.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode0x7fe955d873d8' export_design_flow='syn' export_rpt='/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_parallel/project_1/hls/impl/report/verilog/export_syn.rpt' rpt_txt_var=''
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_syn.rpt
Execute       send_msg_by_id INFO @200-802@%s project_1/hls/impl/export.zip 
INFO: [HLS 200-802] Generated output file project_1/hls/impl/export.zip
Command     export_design done; 968.09 sec.
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:16:08; Allocated memory: 0.000 MB.
Execute     cleanup_all 
Command     cleanup_all done; 0.13 sec.
