<stg><name>dense_latency<ap_fixed<16, 6, 4, 0, 0>, ap_fixed<16, 6, 4, 0, 0>, config5_dense>.3</name>


<trans_list>

<trans id="924" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:2 %idx_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %idx

]]></Node>
<StgValue><ssdm name="idx_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:3 %weights_71_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_71_val

]]></Node>
<StgValue><ssdm name="weights_71_val_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:4 %weights_70_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_70_val

]]></Node>
<StgValue><ssdm name="weights_70_val_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:5 %weights_69_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_69_val

]]></Node>
<StgValue><ssdm name="weights_69_val_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:6 %weights_68_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_68_val

]]></Node>
<StgValue><ssdm name="weights_68_val_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:7 %weights_67_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_67_val

]]></Node>
<StgValue><ssdm name="weights_67_val_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:8 %weights_66_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_66_val

]]></Node>
<StgValue><ssdm name="weights_66_val_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:9 %weights_65_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_65_val

]]></Node>
<StgValue><ssdm name="weights_65_val_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:10 %weights_64_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_64_val

]]></Node>
<StgValue><ssdm name="weights_64_val_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:11 %weights_63_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_63_val

]]></Node>
<StgValue><ssdm name="weights_63_val_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:12 %weights_62_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_62_val

]]></Node>
<StgValue><ssdm name="weights_62_val_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:13 %weights_61_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_61_val

]]></Node>
<StgValue><ssdm name="weights_61_val_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:14 %weights_60_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_60_val

]]></Node>
<StgValue><ssdm name="weights_60_val_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:15 %weights_59_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_59_val

]]></Node>
<StgValue><ssdm name="weights_59_val_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:16 %weights_58_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_58_val

]]></Node>
<StgValue><ssdm name="weights_58_val_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:17 %weights_57_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_57_val

]]></Node>
<StgValue><ssdm name="weights_57_val_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:18 %weights_56_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_56_val

]]></Node>
<StgValue><ssdm name="weights_56_val_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:19 %weights_55_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_55_val

]]></Node>
<StgValue><ssdm name="weights_55_val_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:20 %weights_54_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_54_val

]]></Node>
<StgValue><ssdm name="weights_54_val_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:21 %data_35_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_35_val

]]></Node>
<StgValue><ssdm name="data_35_val_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:22 %data_34_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_34_val

]]></Node>
<StgValue><ssdm name="data_34_val_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:23 %data_33_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_33_val

]]></Node>
<StgValue><ssdm name="data_33_val_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:24 %data_32_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_32_val

]]></Node>
<StgValue><ssdm name="data_32_val_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:25 %data_31_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_31_val

]]></Node>
<StgValue><ssdm name="data_31_val_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:26 %data_30_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_30_val

]]></Node>
<StgValue><ssdm name="data_30_val_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:27 %data_29_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_29_val

]]></Node>
<StgValue><ssdm name="data_29_val_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:28 %data_28_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_28_val

]]></Node>
<StgValue><ssdm name="data_28_val_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:29 %data_27_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_27_val

]]></Node>
<StgValue><ssdm name="data_27_val_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="16" op_1_bw="6" op_2_bw="16" op_3_bw="6" op_4_bw="16" op_5_bw="6" op_6_bw="16" op_7_bw="6" op_8_bw="16" op_9_bw="6" op_10_bw="16" op_11_bw="6" op_12_bw="16" op_13_bw="6" op_14_bw="16" op_15_bw="16" op_16_bw="6">
<![CDATA[
entry_ifconv:30 %a = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.7i16.i16.i6, i6 27, i16 %data_27_val_read, i6 28, i16 %data_28_val_read, i6 29, i16 %data_29_val_read, i6 30, i16 %data_30_val_read, i6 31, i16 %data_31_val_read, i6 32, i16 %data_32_val_read, i6 33, i16 %data_33_val_read, i16 0, i6 %idx_read

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:31 %conv_i_i = sext i16 %a

]]></Node>
<StgValue><ssdm name="conv_i_i"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:32 %sext_ln73 = sext i16 %weights_54_val_read

]]></Node>
<StgValue><ssdm name="sext_ln73"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:33 %mul_ln73 = mul i32 %conv_i_i, i32 %sext_ln73

]]></Node>
<StgValue><ssdm name="mul_ln73"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:34 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73, i32 31

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:35 %trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:36 %tmp_9043 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73, i32 10

]]></Node>
<StgValue><ssdm name="tmp_9043"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:37 %tmp_9044 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73, i32 9

]]></Node>
<StgValue><ssdm name="tmp_9044"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="9" op_0_bw="32">
<![CDATA[
entry_ifconv:38 %trunc_ln42 = trunc i32 %mul_ln73

]]></Node>
<StgValue><ssdm name="trunc_ln42"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:39 %icmp_ln42 = icmp_ne  i9 %trunc_ln42, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln42"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:40 %tmp_9045 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73, i32 25

]]></Node>
<StgValue><ssdm name="tmp_9045"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:41 %or_ln42 = or i1 %tmp_9043, i1 %icmp_ln42

]]></Node>
<StgValue><ssdm name="or_ln42"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:42 %and_ln42 = and i1 %or_ln42, i1 %tmp_9044

]]></Node>
<StgValue><ssdm name="and_ln42"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:43 %zext_ln42 = zext i1 %and_ln42

]]></Node>
<StgValue><ssdm name="zext_ln42"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:44 %add_ln42 = add i16 %trunc_ln, i16 %zext_ln42

]]></Node>
<StgValue><ssdm name="add_ln42"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:45 %tmp_9046 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42, i32 15

]]></Node>
<StgValue><ssdm name="tmp_9046"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:46 %xor_ln42 = xor i1 %tmp_9046, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:47 %and_ln42_501 = and i1 %tmp_9045, i1 %xor_ln42

]]></Node>
<StgValue><ssdm name="and_ln42_501"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:48 %tmp_8 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:49 %icmp_ln42_285 = icmp_eq  i5 %tmp_8, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln42_285"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:50 %tmp_s = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:51 %icmp_ln42_286 = icmp_eq  i6 %tmp_s, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln42_286"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:52 %icmp_ln42_287 = icmp_eq  i6 %tmp_s, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_287"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:70 %sext_ln73_69 = sext i16 %weights_55_val_read

]]></Node>
<StgValue><ssdm name="sext_ln73_69"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:71 %mul_ln73_69 = mul i32 %conv_i_i, i32 %sext_ln73_69

]]></Node>
<StgValue><ssdm name="mul_ln73_69"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:72 %tmp_9048 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_69, i32 31

]]></Node>
<StgValue><ssdm name="tmp_9048"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:73 %trunc_ln42_s = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_69, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln42_s"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:74 %tmp_9049 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_69, i32 10

]]></Node>
<StgValue><ssdm name="tmp_9049"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:75 %tmp_9050 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_69, i32 9

]]></Node>
<StgValue><ssdm name="tmp_9050"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="9" op_0_bw="32">
<![CDATA[
entry_ifconv:76 %trunc_ln42_86 = trunc i32 %mul_ln73_69

]]></Node>
<StgValue><ssdm name="trunc_ln42_86"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:77 %icmp_ln42_288 = icmp_ne  i9 %trunc_ln42_86, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_288"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:78 %tmp_9051 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_69, i32 25

]]></Node>
<StgValue><ssdm name="tmp_9051"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:79 %or_ln42_215 = or i1 %tmp_9049, i1 %icmp_ln42_288

]]></Node>
<StgValue><ssdm name="or_ln42_215"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:80 %and_ln42_507 = and i1 %or_ln42_215, i1 %tmp_9050

]]></Node>
<StgValue><ssdm name="and_ln42_507"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:81 %zext_ln42_69 = zext i1 %and_ln42_507

]]></Node>
<StgValue><ssdm name="zext_ln42_69"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:82 %add_ln42_69 = add i16 %trunc_ln42_s, i16 %zext_ln42_69

]]></Node>
<StgValue><ssdm name="add_ln42_69"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:83 %tmp_9052 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_69, i32 15

]]></Node>
<StgValue><ssdm name="tmp_9052"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:84 %xor_ln42_288 = xor i1 %tmp_9052, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_288"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:85 %and_ln42_508 = and i1 %tmp_9051, i1 %xor_ln42_288

]]></Node>
<StgValue><ssdm name="and_ln42_508"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:86 %tmp_3537 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_69, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_3537"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:87 %icmp_ln42_289 = icmp_eq  i5 %tmp_3537, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln42_289"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:88 %tmp_3538 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_69, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_3538"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:89 %icmp_ln42_290 = icmp_eq  i6 %tmp_3538, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln42_290"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:90 %icmp_ln42_291 = icmp_eq  i6 %tmp_3538, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_291"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:108 %sext_ln73_70 = sext i16 %weights_56_val_read

]]></Node>
<StgValue><ssdm name="sext_ln73_70"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:109 %mul_ln73_70 = mul i32 %conv_i_i, i32 %sext_ln73_70

]]></Node>
<StgValue><ssdm name="mul_ln73_70"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:110 %tmp_9054 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_70, i32 31

]]></Node>
<StgValue><ssdm name="tmp_9054"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:111 %trunc_ln42_65 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_70, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln42_65"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:112 %tmp_9055 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_70, i32 10

]]></Node>
<StgValue><ssdm name="tmp_9055"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:113 %tmp_9056 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_70, i32 9

]]></Node>
<StgValue><ssdm name="tmp_9056"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="9" op_0_bw="32">
<![CDATA[
entry_ifconv:114 %trunc_ln42_87 = trunc i32 %mul_ln73_70

]]></Node>
<StgValue><ssdm name="trunc_ln42_87"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:115 %icmp_ln42_292 = icmp_ne  i9 %trunc_ln42_87, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_292"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:116 %tmp_9057 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_70, i32 25

]]></Node>
<StgValue><ssdm name="tmp_9057"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:117 %or_ln42_218 = or i1 %tmp_9055, i1 %icmp_ln42_292

]]></Node>
<StgValue><ssdm name="or_ln42_218"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:118 %and_ln42_514 = and i1 %or_ln42_218, i1 %tmp_9056

]]></Node>
<StgValue><ssdm name="and_ln42_514"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:119 %zext_ln42_70 = zext i1 %and_ln42_514

]]></Node>
<StgValue><ssdm name="zext_ln42_70"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:120 %add_ln42_70 = add i16 %trunc_ln42_65, i16 %zext_ln42_70

]]></Node>
<StgValue><ssdm name="add_ln42_70"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:121 %tmp_9058 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_70, i32 15

]]></Node>
<StgValue><ssdm name="tmp_9058"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:122 %xor_ln42_292 = xor i1 %tmp_9058, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_292"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:123 %and_ln42_515 = and i1 %tmp_9057, i1 %xor_ln42_292

]]></Node>
<StgValue><ssdm name="and_ln42_515"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:124 %tmp_3539 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_70, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_3539"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:125 %icmp_ln42_293 = icmp_eq  i5 %tmp_3539, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln42_293"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:126 %tmp_3540 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_70, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_3540"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:127 %icmp_ln42_294 = icmp_eq  i6 %tmp_3540, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln42_294"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:128 %icmp_ln42_295 = icmp_eq  i6 %tmp_3540, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_295"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:146 %sext_ln73_71 = sext i16 %weights_57_val_read

]]></Node>
<StgValue><ssdm name="sext_ln73_71"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:147 %mul_ln73_71 = mul i32 %conv_i_i, i32 %sext_ln73_71

]]></Node>
<StgValue><ssdm name="mul_ln73_71"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:148 %tmp_9060 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_71, i32 31

]]></Node>
<StgValue><ssdm name="tmp_9060"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:149 %trunc_ln42_66 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_71, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln42_66"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:150 %tmp_9061 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_71, i32 10

]]></Node>
<StgValue><ssdm name="tmp_9061"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:151 %tmp_9062 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_71, i32 9

]]></Node>
<StgValue><ssdm name="tmp_9062"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="9" op_0_bw="32">
<![CDATA[
entry_ifconv:152 %trunc_ln42_88 = trunc i32 %mul_ln73_71

]]></Node>
<StgValue><ssdm name="trunc_ln42_88"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:153 %icmp_ln42_296 = icmp_ne  i9 %trunc_ln42_88, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_296"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:154 %tmp_9063 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_71, i32 25

]]></Node>
<StgValue><ssdm name="tmp_9063"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:155 %or_ln42_221 = or i1 %tmp_9061, i1 %icmp_ln42_296

]]></Node>
<StgValue><ssdm name="or_ln42_221"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:156 %and_ln42_521 = and i1 %or_ln42_221, i1 %tmp_9062

]]></Node>
<StgValue><ssdm name="and_ln42_521"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:157 %zext_ln42_71 = zext i1 %and_ln42_521

]]></Node>
<StgValue><ssdm name="zext_ln42_71"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:158 %add_ln42_71 = add i16 %trunc_ln42_66, i16 %zext_ln42_71

]]></Node>
<StgValue><ssdm name="add_ln42_71"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:159 %tmp_9064 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_71, i32 15

]]></Node>
<StgValue><ssdm name="tmp_9064"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:160 %xor_ln42_296 = xor i1 %tmp_9064, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_296"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:161 %and_ln42_522 = and i1 %tmp_9063, i1 %xor_ln42_296

]]></Node>
<StgValue><ssdm name="and_ln42_522"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:162 %tmp_3541 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_71, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_3541"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:163 %icmp_ln42_297 = icmp_eq  i5 %tmp_3541, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln42_297"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:164 %tmp_3542 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_71, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_3542"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:165 %icmp_ln42_298 = icmp_eq  i6 %tmp_3542, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln42_298"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:166 %icmp_ln42_299 = icmp_eq  i6 %tmp_3542, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_299"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:184 %sext_ln73_72 = sext i16 %weights_58_val_read

]]></Node>
<StgValue><ssdm name="sext_ln73_72"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:185 %mul_ln73_72 = mul i32 %conv_i_i, i32 %sext_ln73_72

]]></Node>
<StgValue><ssdm name="mul_ln73_72"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:186 %tmp_9066 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_72, i32 31

]]></Node>
<StgValue><ssdm name="tmp_9066"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:187 %trunc_ln42_67 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_72, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln42_67"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:188 %tmp_9067 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_72, i32 10

]]></Node>
<StgValue><ssdm name="tmp_9067"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:189 %tmp_9068 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_72, i32 9

]]></Node>
<StgValue><ssdm name="tmp_9068"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="9" op_0_bw="32">
<![CDATA[
entry_ifconv:190 %trunc_ln42_89 = trunc i32 %mul_ln73_72

]]></Node>
<StgValue><ssdm name="trunc_ln42_89"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:191 %icmp_ln42_300 = icmp_ne  i9 %trunc_ln42_89, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_300"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:192 %tmp_9069 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_72, i32 25

]]></Node>
<StgValue><ssdm name="tmp_9069"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:193 %or_ln42_224 = or i1 %tmp_9067, i1 %icmp_ln42_300

]]></Node>
<StgValue><ssdm name="or_ln42_224"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:194 %and_ln42_528 = and i1 %or_ln42_224, i1 %tmp_9068

]]></Node>
<StgValue><ssdm name="and_ln42_528"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:195 %zext_ln42_72 = zext i1 %and_ln42_528

]]></Node>
<StgValue><ssdm name="zext_ln42_72"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:196 %add_ln42_72 = add i16 %trunc_ln42_67, i16 %zext_ln42_72

]]></Node>
<StgValue><ssdm name="add_ln42_72"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:197 %tmp_9070 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_72, i32 15

]]></Node>
<StgValue><ssdm name="tmp_9070"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:198 %xor_ln42_300 = xor i1 %tmp_9070, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_300"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:199 %and_ln42_529 = and i1 %tmp_9069, i1 %xor_ln42_300

]]></Node>
<StgValue><ssdm name="and_ln42_529"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:200 %tmp_3543 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_72, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_3543"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:201 %icmp_ln42_301 = icmp_eq  i5 %tmp_3543, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln42_301"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:202 %tmp_3544 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_72, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_3544"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:203 %icmp_ln42_302 = icmp_eq  i6 %tmp_3544, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln42_302"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:204 %icmp_ln42_303 = icmp_eq  i6 %tmp_3544, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_303"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:222 %sext_ln73_73 = sext i16 %weights_59_val_read

]]></Node>
<StgValue><ssdm name="sext_ln73_73"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:223 %mul_ln73_73 = mul i32 %conv_i_i, i32 %sext_ln73_73

]]></Node>
<StgValue><ssdm name="mul_ln73_73"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:224 %tmp_9072 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_73, i32 31

]]></Node>
<StgValue><ssdm name="tmp_9072"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:225 %trunc_ln42_68 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_73, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln42_68"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:226 %tmp_9073 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_73, i32 10

]]></Node>
<StgValue><ssdm name="tmp_9073"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:227 %tmp_9074 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_73, i32 9

]]></Node>
<StgValue><ssdm name="tmp_9074"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="9" op_0_bw="32">
<![CDATA[
entry_ifconv:228 %trunc_ln42_90 = trunc i32 %mul_ln73_73

]]></Node>
<StgValue><ssdm name="trunc_ln42_90"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:229 %icmp_ln42_304 = icmp_ne  i9 %trunc_ln42_90, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_304"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:230 %tmp_9075 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_73, i32 25

]]></Node>
<StgValue><ssdm name="tmp_9075"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:231 %or_ln42_227 = or i1 %tmp_9073, i1 %icmp_ln42_304

]]></Node>
<StgValue><ssdm name="or_ln42_227"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:232 %and_ln42_535 = and i1 %or_ln42_227, i1 %tmp_9074

]]></Node>
<StgValue><ssdm name="and_ln42_535"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:233 %zext_ln42_73 = zext i1 %and_ln42_535

]]></Node>
<StgValue><ssdm name="zext_ln42_73"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:234 %add_ln42_73 = add i16 %trunc_ln42_68, i16 %zext_ln42_73

]]></Node>
<StgValue><ssdm name="add_ln42_73"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:235 %tmp_9076 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_73, i32 15

]]></Node>
<StgValue><ssdm name="tmp_9076"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:236 %xor_ln42_304 = xor i1 %tmp_9076, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_304"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:237 %and_ln42_536 = and i1 %tmp_9075, i1 %xor_ln42_304

]]></Node>
<StgValue><ssdm name="and_ln42_536"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:238 %tmp_3545 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_73, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_3545"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:239 %icmp_ln42_305 = icmp_eq  i5 %tmp_3545, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln42_305"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:240 %tmp_3546 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_73, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_3546"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:241 %icmp_ln42_306 = icmp_eq  i6 %tmp_3546, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln42_306"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:242 %icmp_ln42_307 = icmp_eq  i6 %tmp_3546, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_307"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="16" op_1_bw="6" op_2_bw="16" op_3_bw="6" op_4_bw="16" op_5_bw="6" op_6_bw="16" op_7_bw="6" op_8_bw="16" op_9_bw="6" op_10_bw="16" op_11_bw="6" op_12_bw="16" op_13_bw="6" op_14_bw="16" op_15_bw="16" op_16_bw="6">
<![CDATA[
entry_ifconv:260 %a_9 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.7i16.i16.i6, i6 27, i16 %data_28_val_read, i6 28, i16 %data_29_val_read, i6 29, i16 %data_30_val_read, i6 30, i16 %data_31_val_read, i6 31, i16 %data_32_val_read, i6 32, i16 %data_33_val_read, i6 33, i16 %data_34_val_read, i16 0, i6 %idx_read

]]></Node>
<StgValue><ssdm name="a_9"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:261 %conv_i_i_1 = sext i16 %a_9

]]></Node>
<StgValue><ssdm name="conv_i_i_1"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:262 %sext_ln73_74 = sext i16 %weights_60_val_read

]]></Node>
<StgValue><ssdm name="sext_ln73_74"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:263 %mul_ln73_74 = mul i32 %conv_i_i_1, i32 %sext_ln73_74

]]></Node>
<StgValue><ssdm name="mul_ln73_74"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:264 %tmp_9078 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_74, i32 31

]]></Node>
<StgValue><ssdm name="tmp_9078"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:265 %trunc_ln42_69 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_74, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln42_69"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:266 %tmp_9079 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_74, i32 10

]]></Node>
<StgValue><ssdm name="tmp_9079"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:267 %tmp_9080 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_74, i32 9

]]></Node>
<StgValue><ssdm name="tmp_9080"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="9" op_0_bw="32">
<![CDATA[
entry_ifconv:268 %trunc_ln42_91 = trunc i32 %mul_ln73_74

]]></Node>
<StgValue><ssdm name="trunc_ln42_91"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:269 %icmp_ln42_308 = icmp_ne  i9 %trunc_ln42_91, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_308"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:270 %tmp_9081 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_74, i32 25

]]></Node>
<StgValue><ssdm name="tmp_9081"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:271 %or_ln42_230 = or i1 %tmp_9079, i1 %icmp_ln42_308

]]></Node>
<StgValue><ssdm name="or_ln42_230"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:272 %and_ln42_542 = and i1 %or_ln42_230, i1 %tmp_9080

]]></Node>
<StgValue><ssdm name="and_ln42_542"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:273 %zext_ln42_74 = zext i1 %and_ln42_542

]]></Node>
<StgValue><ssdm name="zext_ln42_74"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:274 %add_ln42_74 = add i16 %trunc_ln42_69, i16 %zext_ln42_74

]]></Node>
<StgValue><ssdm name="add_ln42_74"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:275 %tmp_9082 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_74, i32 15

]]></Node>
<StgValue><ssdm name="tmp_9082"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:276 %xor_ln42_308 = xor i1 %tmp_9082, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_308"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:277 %and_ln42_543 = and i1 %tmp_9081, i1 %xor_ln42_308

]]></Node>
<StgValue><ssdm name="and_ln42_543"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:278 %tmp_3547 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_74, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_3547"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:279 %icmp_ln42_309 = icmp_eq  i5 %tmp_3547, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln42_309"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:280 %tmp_3548 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_74, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_3548"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:281 %icmp_ln42_310 = icmp_eq  i6 %tmp_3548, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln42_310"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:282 %icmp_ln42_311 = icmp_eq  i6 %tmp_3548, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_311"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:300 %sext_ln73_75 = sext i16 %weights_61_val_read

]]></Node>
<StgValue><ssdm name="sext_ln73_75"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:301 %mul_ln73_75 = mul i32 %conv_i_i_1, i32 %sext_ln73_75

]]></Node>
<StgValue><ssdm name="mul_ln73_75"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:302 %tmp_9084 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_75, i32 31

]]></Node>
<StgValue><ssdm name="tmp_9084"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:303 %trunc_ln42_70 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_75, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln42_70"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:304 %tmp_9085 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_75, i32 10

]]></Node>
<StgValue><ssdm name="tmp_9085"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:305 %tmp_9086 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_75, i32 9

]]></Node>
<StgValue><ssdm name="tmp_9086"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="9" op_0_bw="32">
<![CDATA[
entry_ifconv:306 %trunc_ln42_92 = trunc i32 %mul_ln73_75

]]></Node>
<StgValue><ssdm name="trunc_ln42_92"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:307 %icmp_ln42_312 = icmp_ne  i9 %trunc_ln42_92, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_312"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:308 %tmp_9087 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_75, i32 25

]]></Node>
<StgValue><ssdm name="tmp_9087"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:309 %or_ln42_233 = or i1 %tmp_9085, i1 %icmp_ln42_312

]]></Node>
<StgValue><ssdm name="or_ln42_233"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:310 %and_ln42_549 = and i1 %or_ln42_233, i1 %tmp_9086

]]></Node>
<StgValue><ssdm name="and_ln42_549"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:311 %zext_ln42_75 = zext i1 %and_ln42_549

]]></Node>
<StgValue><ssdm name="zext_ln42_75"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:312 %add_ln42_75 = add i16 %trunc_ln42_70, i16 %zext_ln42_75

]]></Node>
<StgValue><ssdm name="add_ln42_75"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:313 %tmp_9088 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_75, i32 15

]]></Node>
<StgValue><ssdm name="tmp_9088"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:314 %xor_ln42_312 = xor i1 %tmp_9088, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_312"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:315 %and_ln42_550 = and i1 %tmp_9087, i1 %xor_ln42_312

]]></Node>
<StgValue><ssdm name="and_ln42_550"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:316 %tmp_3549 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_75, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_3549"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:317 %icmp_ln42_313 = icmp_eq  i5 %tmp_3549, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln42_313"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:318 %tmp_3550 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_75, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_3550"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:319 %icmp_ln42_314 = icmp_eq  i6 %tmp_3550, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln42_314"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:320 %icmp_ln42_315 = icmp_eq  i6 %tmp_3550, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_315"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:338 %sext_ln73_76 = sext i16 %weights_62_val_read

]]></Node>
<StgValue><ssdm name="sext_ln73_76"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:339 %mul_ln73_76 = mul i32 %conv_i_i_1, i32 %sext_ln73_76

]]></Node>
<StgValue><ssdm name="mul_ln73_76"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:340 %tmp_9090 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_76, i32 31

]]></Node>
<StgValue><ssdm name="tmp_9090"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:341 %trunc_ln42_71 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_76, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln42_71"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:342 %tmp_9091 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_76, i32 10

]]></Node>
<StgValue><ssdm name="tmp_9091"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:343 %tmp_9092 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_76, i32 9

]]></Node>
<StgValue><ssdm name="tmp_9092"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="9" op_0_bw="32">
<![CDATA[
entry_ifconv:344 %trunc_ln42_93 = trunc i32 %mul_ln73_76

]]></Node>
<StgValue><ssdm name="trunc_ln42_93"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:345 %icmp_ln42_316 = icmp_ne  i9 %trunc_ln42_93, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_316"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:346 %tmp_9093 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_76, i32 25

]]></Node>
<StgValue><ssdm name="tmp_9093"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:347 %or_ln42_236 = or i1 %tmp_9091, i1 %icmp_ln42_316

]]></Node>
<StgValue><ssdm name="or_ln42_236"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:348 %and_ln42_556 = and i1 %or_ln42_236, i1 %tmp_9092

]]></Node>
<StgValue><ssdm name="and_ln42_556"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:349 %zext_ln42_76 = zext i1 %and_ln42_556

]]></Node>
<StgValue><ssdm name="zext_ln42_76"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:350 %add_ln42_76 = add i16 %trunc_ln42_71, i16 %zext_ln42_76

]]></Node>
<StgValue><ssdm name="add_ln42_76"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:351 %tmp_9094 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_76, i32 15

]]></Node>
<StgValue><ssdm name="tmp_9094"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:352 %xor_ln42_316 = xor i1 %tmp_9094, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_316"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:353 %and_ln42_557 = and i1 %tmp_9093, i1 %xor_ln42_316

]]></Node>
<StgValue><ssdm name="and_ln42_557"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:354 %tmp_3551 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_76, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_3551"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:355 %icmp_ln42_317 = icmp_eq  i5 %tmp_3551, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln42_317"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:356 %tmp_3552 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_76, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_3552"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:357 %icmp_ln42_318 = icmp_eq  i6 %tmp_3552, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln42_318"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:358 %icmp_ln42_319 = icmp_eq  i6 %tmp_3552, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_319"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:376 %sext_ln73_77 = sext i16 %weights_63_val_read

]]></Node>
<StgValue><ssdm name="sext_ln73_77"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:377 %mul_ln73_77 = mul i32 %conv_i_i_1, i32 %sext_ln73_77

]]></Node>
<StgValue><ssdm name="mul_ln73_77"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:378 %tmp_9096 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_77, i32 31

]]></Node>
<StgValue><ssdm name="tmp_9096"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:379 %trunc_ln42_72 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_77, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln42_72"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:380 %tmp_9097 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_77, i32 10

]]></Node>
<StgValue><ssdm name="tmp_9097"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:381 %tmp_9098 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_77, i32 9

]]></Node>
<StgValue><ssdm name="tmp_9098"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="9" op_0_bw="32">
<![CDATA[
entry_ifconv:382 %trunc_ln42_94 = trunc i32 %mul_ln73_77

]]></Node>
<StgValue><ssdm name="trunc_ln42_94"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:383 %icmp_ln42_320 = icmp_ne  i9 %trunc_ln42_94, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_320"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:384 %tmp_9099 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_77, i32 25

]]></Node>
<StgValue><ssdm name="tmp_9099"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:385 %or_ln42_239 = or i1 %tmp_9097, i1 %icmp_ln42_320

]]></Node>
<StgValue><ssdm name="or_ln42_239"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:386 %and_ln42_563 = and i1 %or_ln42_239, i1 %tmp_9098

]]></Node>
<StgValue><ssdm name="and_ln42_563"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:387 %zext_ln42_77 = zext i1 %and_ln42_563

]]></Node>
<StgValue><ssdm name="zext_ln42_77"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:388 %add_ln42_77 = add i16 %trunc_ln42_72, i16 %zext_ln42_77

]]></Node>
<StgValue><ssdm name="add_ln42_77"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:389 %tmp_9100 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_77, i32 15

]]></Node>
<StgValue><ssdm name="tmp_9100"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:390 %xor_ln42_320 = xor i1 %tmp_9100, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_320"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:391 %and_ln42_564 = and i1 %tmp_9099, i1 %xor_ln42_320

]]></Node>
<StgValue><ssdm name="and_ln42_564"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:392 %tmp_3553 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_77, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_3553"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:393 %icmp_ln42_321 = icmp_eq  i5 %tmp_3553, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln42_321"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:394 %tmp_3554 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_77, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_3554"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:395 %icmp_ln42_322 = icmp_eq  i6 %tmp_3554, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln42_322"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:396 %icmp_ln42_323 = icmp_eq  i6 %tmp_3554, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_323"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:414 %sext_ln73_78 = sext i16 %weights_64_val_read

]]></Node>
<StgValue><ssdm name="sext_ln73_78"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:415 %mul_ln73_78 = mul i32 %conv_i_i_1, i32 %sext_ln73_78

]]></Node>
<StgValue><ssdm name="mul_ln73_78"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:416 %tmp_9102 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_78, i32 31

]]></Node>
<StgValue><ssdm name="tmp_9102"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:417 %trunc_ln42_73 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_78, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln42_73"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:418 %tmp_9103 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_78, i32 10

]]></Node>
<StgValue><ssdm name="tmp_9103"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:419 %tmp_9104 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_78, i32 9

]]></Node>
<StgValue><ssdm name="tmp_9104"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="9" op_0_bw="32">
<![CDATA[
entry_ifconv:420 %trunc_ln42_95 = trunc i32 %mul_ln73_78

]]></Node>
<StgValue><ssdm name="trunc_ln42_95"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:421 %icmp_ln42_324 = icmp_ne  i9 %trunc_ln42_95, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_324"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:422 %tmp_9105 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_78, i32 25

]]></Node>
<StgValue><ssdm name="tmp_9105"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:423 %or_ln42_242 = or i1 %tmp_9103, i1 %icmp_ln42_324

]]></Node>
<StgValue><ssdm name="or_ln42_242"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:424 %and_ln42_570 = and i1 %or_ln42_242, i1 %tmp_9104

]]></Node>
<StgValue><ssdm name="and_ln42_570"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:425 %zext_ln42_78 = zext i1 %and_ln42_570

]]></Node>
<StgValue><ssdm name="zext_ln42_78"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:426 %add_ln42_78 = add i16 %trunc_ln42_73, i16 %zext_ln42_78

]]></Node>
<StgValue><ssdm name="add_ln42_78"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:427 %tmp_9106 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_78, i32 15

]]></Node>
<StgValue><ssdm name="tmp_9106"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:428 %xor_ln42_324 = xor i1 %tmp_9106, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_324"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:429 %and_ln42_571 = and i1 %tmp_9105, i1 %xor_ln42_324

]]></Node>
<StgValue><ssdm name="and_ln42_571"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:430 %tmp_3555 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_78, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_3555"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:431 %icmp_ln42_325 = icmp_eq  i5 %tmp_3555, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln42_325"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:432 %tmp_3556 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_78, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_3556"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:433 %icmp_ln42_326 = icmp_eq  i6 %tmp_3556, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln42_326"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:434 %icmp_ln42_327 = icmp_eq  i6 %tmp_3556, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_327"/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:452 %sext_ln73_79 = sext i16 %weights_65_val_read

]]></Node>
<StgValue><ssdm name="sext_ln73_79"/></StgValue>
</operation>

<operation id="267" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:453 %mul_ln73_79 = mul i32 %conv_i_i_1, i32 %sext_ln73_79

]]></Node>
<StgValue><ssdm name="mul_ln73_79"/></StgValue>
</operation>

<operation id="268" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:454 %tmp_9108 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_79, i32 31

]]></Node>
<StgValue><ssdm name="tmp_9108"/></StgValue>
</operation>

<operation id="269" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:455 %trunc_ln42_74 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_79, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln42_74"/></StgValue>
</operation>

<operation id="270" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:456 %tmp_9109 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_79, i32 10

]]></Node>
<StgValue><ssdm name="tmp_9109"/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:457 %tmp_9110 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_79, i32 9

]]></Node>
<StgValue><ssdm name="tmp_9110"/></StgValue>
</operation>

<operation id="272" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="9" op_0_bw="32">
<![CDATA[
entry_ifconv:458 %trunc_ln42_96 = trunc i32 %mul_ln73_79

]]></Node>
<StgValue><ssdm name="trunc_ln42_96"/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:459 %icmp_ln42_328 = icmp_ne  i9 %trunc_ln42_96, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_328"/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:460 %tmp_9111 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_79, i32 25

]]></Node>
<StgValue><ssdm name="tmp_9111"/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:461 %or_ln42_245 = or i1 %tmp_9109, i1 %icmp_ln42_328

]]></Node>
<StgValue><ssdm name="or_ln42_245"/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:462 %and_ln42_577 = and i1 %or_ln42_245, i1 %tmp_9110

]]></Node>
<StgValue><ssdm name="and_ln42_577"/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:463 %zext_ln42_79 = zext i1 %and_ln42_577

]]></Node>
<StgValue><ssdm name="zext_ln42_79"/></StgValue>
</operation>

<operation id="278" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:464 %add_ln42_79 = add i16 %trunc_ln42_74, i16 %zext_ln42_79

]]></Node>
<StgValue><ssdm name="add_ln42_79"/></StgValue>
</operation>

<operation id="279" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:465 %tmp_9112 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_79, i32 15

]]></Node>
<StgValue><ssdm name="tmp_9112"/></StgValue>
</operation>

<operation id="280" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:466 %xor_ln42_328 = xor i1 %tmp_9112, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_328"/></StgValue>
</operation>

<operation id="281" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:467 %and_ln42_578 = and i1 %tmp_9111, i1 %xor_ln42_328

]]></Node>
<StgValue><ssdm name="and_ln42_578"/></StgValue>
</operation>

<operation id="282" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:468 %tmp_3557 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_79, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_3557"/></StgValue>
</operation>

<operation id="283" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:469 %icmp_ln42_329 = icmp_eq  i5 %tmp_3557, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln42_329"/></StgValue>
</operation>

<operation id="284" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:470 %tmp_3558 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_79, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_3558"/></StgValue>
</operation>

<operation id="285" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:471 %icmp_ln42_330 = icmp_eq  i6 %tmp_3558, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln42_330"/></StgValue>
</operation>

<operation id="286" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:472 %icmp_ln42_331 = icmp_eq  i6 %tmp_3558, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_331"/></StgValue>
</operation>

<operation id="287" st_id="1" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="16" op_0_bw="16" op_1_bw="6" op_2_bw="16" op_3_bw="6" op_4_bw="16" op_5_bw="6" op_6_bw="16" op_7_bw="6" op_8_bw="16" op_9_bw="6" op_10_bw="16" op_11_bw="6" op_12_bw="16" op_13_bw="6" op_14_bw="16" op_15_bw="16" op_16_bw="6">
<![CDATA[
entry_ifconv:490 %a_10 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.7i16.i16.i6, i6 27, i16 %data_29_val_read, i6 28, i16 %data_30_val_read, i6 29, i16 %data_31_val_read, i6 30, i16 %data_32_val_read, i6 31, i16 %data_33_val_read, i6 32, i16 %data_34_val_read, i6 33, i16 %data_35_val_read, i16 0, i6 %idx_read

]]></Node>
<StgValue><ssdm name="a_10"/></StgValue>
</operation>

<operation id="288" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:491 %conv_i_i_2 = sext i16 %a_10

]]></Node>
<StgValue><ssdm name="conv_i_i_2"/></StgValue>
</operation>

<operation id="289" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:492 %sext_ln73_80 = sext i16 %weights_66_val_read

]]></Node>
<StgValue><ssdm name="sext_ln73_80"/></StgValue>
</operation>

<operation id="290" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:493 %mul_ln73_80 = mul i32 %conv_i_i_2, i32 %sext_ln73_80

]]></Node>
<StgValue><ssdm name="mul_ln73_80"/></StgValue>
</operation>

<operation id="291" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:494 %tmp_9114 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_80, i32 31

]]></Node>
<StgValue><ssdm name="tmp_9114"/></StgValue>
</operation>

<operation id="292" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:495 %trunc_ln42_75 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_80, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln42_75"/></StgValue>
</operation>

<operation id="293" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:496 %tmp_9115 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_80, i32 10

]]></Node>
<StgValue><ssdm name="tmp_9115"/></StgValue>
</operation>

<operation id="294" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:497 %tmp_9116 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_80, i32 9

]]></Node>
<StgValue><ssdm name="tmp_9116"/></StgValue>
</operation>

<operation id="295" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="9" op_0_bw="32">
<![CDATA[
entry_ifconv:498 %trunc_ln42_97 = trunc i32 %mul_ln73_80

]]></Node>
<StgValue><ssdm name="trunc_ln42_97"/></StgValue>
</operation>

<operation id="296" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:499 %icmp_ln42_332 = icmp_ne  i9 %trunc_ln42_97, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_332"/></StgValue>
</operation>

<operation id="297" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:500 %tmp_9117 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_80, i32 25

]]></Node>
<StgValue><ssdm name="tmp_9117"/></StgValue>
</operation>

<operation id="298" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:501 %or_ln42_248 = or i1 %tmp_9115, i1 %icmp_ln42_332

]]></Node>
<StgValue><ssdm name="or_ln42_248"/></StgValue>
</operation>

<operation id="299" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:502 %and_ln42_584 = and i1 %or_ln42_248, i1 %tmp_9116

]]></Node>
<StgValue><ssdm name="and_ln42_584"/></StgValue>
</operation>

<operation id="300" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:503 %zext_ln42_80 = zext i1 %and_ln42_584

]]></Node>
<StgValue><ssdm name="zext_ln42_80"/></StgValue>
</operation>

<operation id="301" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:504 %add_ln42_80 = add i16 %trunc_ln42_75, i16 %zext_ln42_80

]]></Node>
<StgValue><ssdm name="add_ln42_80"/></StgValue>
</operation>

<operation id="302" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:505 %tmp_9118 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_80, i32 15

]]></Node>
<StgValue><ssdm name="tmp_9118"/></StgValue>
</operation>

<operation id="303" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:506 %xor_ln42_332 = xor i1 %tmp_9118, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_332"/></StgValue>
</operation>

<operation id="304" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:507 %and_ln42_585 = and i1 %tmp_9117, i1 %xor_ln42_332

]]></Node>
<StgValue><ssdm name="and_ln42_585"/></StgValue>
</operation>

<operation id="305" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:508 %tmp_3559 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_80, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_3559"/></StgValue>
</operation>

<operation id="306" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:509 %icmp_ln42_333 = icmp_eq  i5 %tmp_3559, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln42_333"/></StgValue>
</operation>

<operation id="307" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:510 %tmp_3560 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_80, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_3560"/></StgValue>
</operation>

<operation id="308" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:511 %icmp_ln42_334 = icmp_eq  i6 %tmp_3560, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln42_334"/></StgValue>
</operation>

<operation id="309" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:512 %icmp_ln42_335 = icmp_eq  i6 %tmp_3560, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_335"/></StgValue>
</operation>

<operation id="310" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:530 %sext_ln73_81 = sext i16 %weights_67_val_read

]]></Node>
<StgValue><ssdm name="sext_ln73_81"/></StgValue>
</operation>

<operation id="311" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:531 %mul_ln73_81 = mul i32 %conv_i_i_2, i32 %sext_ln73_81

]]></Node>
<StgValue><ssdm name="mul_ln73_81"/></StgValue>
</operation>

<operation id="312" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:532 %tmp_9120 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_81, i32 31

]]></Node>
<StgValue><ssdm name="tmp_9120"/></StgValue>
</operation>

<operation id="313" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:533 %trunc_ln42_76 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_81, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln42_76"/></StgValue>
</operation>

<operation id="314" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:534 %tmp_9121 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_81, i32 10

]]></Node>
<StgValue><ssdm name="tmp_9121"/></StgValue>
</operation>

<operation id="315" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:535 %tmp_9122 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_81, i32 9

]]></Node>
<StgValue><ssdm name="tmp_9122"/></StgValue>
</operation>

<operation id="316" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="9" op_0_bw="32">
<![CDATA[
entry_ifconv:536 %trunc_ln42_98 = trunc i32 %mul_ln73_81

]]></Node>
<StgValue><ssdm name="trunc_ln42_98"/></StgValue>
</operation>

<operation id="317" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:537 %icmp_ln42_336 = icmp_ne  i9 %trunc_ln42_98, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_336"/></StgValue>
</operation>

<operation id="318" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:538 %tmp_9123 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_81, i32 25

]]></Node>
<StgValue><ssdm name="tmp_9123"/></StgValue>
</operation>

<operation id="319" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:539 %or_ln42_251 = or i1 %tmp_9121, i1 %icmp_ln42_336

]]></Node>
<StgValue><ssdm name="or_ln42_251"/></StgValue>
</operation>

<operation id="320" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:540 %and_ln42_591 = and i1 %or_ln42_251, i1 %tmp_9122

]]></Node>
<StgValue><ssdm name="and_ln42_591"/></StgValue>
</operation>

<operation id="321" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:541 %zext_ln42_81 = zext i1 %and_ln42_591

]]></Node>
<StgValue><ssdm name="zext_ln42_81"/></StgValue>
</operation>

<operation id="322" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:542 %add_ln42_81 = add i16 %trunc_ln42_76, i16 %zext_ln42_81

]]></Node>
<StgValue><ssdm name="add_ln42_81"/></StgValue>
</operation>

<operation id="323" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:543 %tmp_9124 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_81, i32 15

]]></Node>
<StgValue><ssdm name="tmp_9124"/></StgValue>
</operation>

<operation id="324" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:544 %xor_ln42_336 = xor i1 %tmp_9124, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_336"/></StgValue>
</operation>

<operation id="325" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:545 %and_ln42_592 = and i1 %tmp_9123, i1 %xor_ln42_336

]]></Node>
<StgValue><ssdm name="and_ln42_592"/></StgValue>
</operation>

<operation id="326" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:546 %tmp_3561 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_81, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_3561"/></StgValue>
</operation>

<operation id="327" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:547 %icmp_ln42_337 = icmp_eq  i5 %tmp_3561, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln42_337"/></StgValue>
</operation>

<operation id="328" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:548 %tmp_3562 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_81, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_3562"/></StgValue>
</operation>

<operation id="329" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:549 %icmp_ln42_338 = icmp_eq  i6 %tmp_3562, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln42_338"/></StgValue>
</operation>

<operation id="330" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:550 %icmp_ln42_339 = icmp_eq  i6 %tmp_3562, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_339"/></StgValue>
</operation>

<operation id="331" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:568 %sext_ln73_82 = sext i16 %weights_68_val_read

]]></Node>
<StgValue><ssdm name="sext_ln73_82"/></StgValue>
</operation>

<operation id="332" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:569 %mul_ln73_82 = mul i32 %conv_i_i_2, i32 %sext_ln73_82

]]></Node>
<StgValue><ssdm name="mul_ln73_82"/></StgValue>
</operation>

<operation id="333" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:570 %tmp_9126 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_82, i32 31

]]></Node>
<StgValue><ssdm name="tmp_9126"/></StgValue>
</operation>

<operation id="334" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:571 %trunc_ln42_77 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_82, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln42_77"/></StgValue>
</operation>

<operation id="335" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:572 %tmp_9127 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_82, i32 10

]]></Node>
<StgValue><ssdm name="tmp_9127"/></StgValue>
</operation>

<operation id="336" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:573 %tmp_9128 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_82, i32 9

]]></Node>
<StgValue><ssdm name="tmp_9128"/></StgValue>
</operation>

<operation id="337" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="9" op_0_bw="32">
<![CDATA[
entry_ifconv:574 %trunc_ln42_99 = trunc i32 %mul_ln73_82

]]></Node>
<StgValue><ssdm name="trunc_ln42_99"/></StgValue>
</operation>

<operation id="338" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:575 %icmp_ln42_340 = icmp_ne  i9 %trunc_ln42_99, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_340"/></StgValue>
</operation>

<operation id="339" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:576 %tmp_9129 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_82, i32 25

]]></Node>
<StgValue><ssdm name="tmp_9129"/></StgValue>
</operation>

<operation id="340" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:577 %or_ln42_254 = or i1 %tmp_9127, i1 %icmp_ln42_340

]]></Node>
<StgValue><ssdm name="or_ln42_254"/></StgValue>
</operation>

<operation id="341" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:578 %and_ln42_598 = and i1 %or_ln42_254, i1 %tmp_9128

]]></Node>
<StgValue><ssdm name="and_ln42_598"/></StgValue>
</operation>

<operation id="342" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:579 %zext_ln42_82 = zext i1 %and_ln42_598

]]></Node>
<StgValue><ssdm name="zext_ln42_82"/></StgValue>
</operation>

<operation id="343" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:580 %add_ln42_82 = add i16 %trunc_ln42_77, i16 %zext_ln42_82

]]></Node>
<StgValue><ssdm name="add_ln42_82"/></StgValue>
</operation>

<operation id="344" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:581 %tmp_9130 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_82, i32 15

]]></Node>
<StgValue><ssdm name="tmp_9130"/></StgValue>
</operation>

<operation id="345" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:582 %xor_ln42_340 = xor i1 %tmp_9130, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_340"/></StgValue>
</operation>

<operation id="346" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:583 %and_ln42_599 = and i1 %tmp_9129, i1 %xor_ln42_340

]]></Node>
<StgValue><ssdm name="and_ln42_599"/></StgValue>
</operation>

<operation id="347" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:584 %tmp_3563 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_82, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_3563"/></StgValue>
</operation>

<operation id="348" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:585 %icmp_ln42_341 = icmp_eq  i5 %tmp_3563, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln42_341"/></StgValue>
</operation>

<operation id="349" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:586 %tmp_3564 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_82, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_3564"/></StgValue>
</operation>

<operation id="350" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:587 %icmp_ln42_342 = icmp_eq  i6 %tmp_3564, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln42_342"/></StgValue>
</operation>

<operation id="351" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:588 %icmp_ln42_343 = icmp_eq  i6 %tmp_3564, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_343"/></StgValue>
</operation>

<operation id="352" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:606 %sext_ln73_83 = sext i16 %weights_69_val_read

]]></Node>
<StgValue><ssdm name="sext_ln73_83"/></StgValue>
</operation>

<operation id="353" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:607 %mul_ln73_83 = mul i32 %conv_i_i_2, i32 %sext_ln73_83

]]></Node>
<StgValue><ssdm name="mul_ln73_83"/></StgValue>
</operation>

<operation id="354" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:608 %tmp_9132 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_83, i32 31

]]></Node>
<StgValue><ssdm name="tmp_9132"/></StgValue>
</operation>

<operation id="355" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:609 %trunc_ln42_78 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_83, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln42_78"/></StgValue>
</operation>

<operation id="356" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:610 %tmp_9133 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_83, i32 10

]]></Node>
<StgValue><ssdm name="tmp_9133"/></StgValue>
</operation>

<operation id="357" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:611 %tmp_9134 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_83, i32 9

]]></Node>
<StgValue><ssdm name="tmp_9134"/></StgValue>
</operation>

<operation id="358" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="9" op_0_bw="32">
<![CDATA[
entry_ifconv:612 %trunc_ln42_100 = trunc i32 %mul_ln73_83

]]></Node>
<StgValue><ssdm name="trunc_ln42_100"/></StgValue>
</operation>

<operation id="359" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:613 %icmp_ln42_344 = icmp_ne  i9 %trunc_ln42_100, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_344"/></StgValue>
</operation>

<operation id="360" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:614 %tmp_9135 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_83, i32 25

]]></Node>
<StgValue><ssdm name="tmp_9135"/></StgValue>
</operation>

<operation id="361" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:615 %or_ln42_257 = or i1 %tmp_9133, i1 %icmp_ln42_344

]]></Node>
<StgValue><ssdm name="or_ln42_257"/></StgValue>
</operation>

<operation id="362" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:616 %and_ln42_605 = and i1 %or_ln42_257, i1 %tmp_9134

]]></Node>
<StgValue><ssdm name="and_ln42_605"/></StgValue>
</operation>

<operation id="363" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:617 %zext_ln42_83 = zext i1 %and_ln42_605

]]></Node>
<StgValue><ssdm name="zext_ln42_83"/></StgValue>
</operation>

<operation id="364" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:618 %add_ln42_83 = add i16 %trunc_ln42_78, i16 %zext_ln42_83

]]></Node>
<StgValue><ssdm name="add_ln42_83"/></StgValue>
</operation>

<operation id="365" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:619 %tmp_9136 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_83, i32 15

]]></Node>
<StgValue><ssdm name="tmp_9136"/></StgValue>
</operation>

<operation id="366" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:620 %xor_ln42_344 = xor i1 %tmp_9136, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_344"/></StgValue>
</operation>

<operation id="367" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:621 %and_ln42_606 = and i1 %tmp_9135, i1 %xor_ln42_344

]]></Node>
<StgValue><ssdm name="and_ln42_606"/></StgValue>
</operation>

<operation id="368" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:622 %tmp_3565 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_83, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_3565"/></StgValue>
</operation>

<operation id="369" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:623 %icmp_ln42_345 = icmp_eq  i5 %tmp_3565, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln42_345"/></StgValue>
</operation>

<operation id="370" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:624 %tmp_3566 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_83, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_3566"/></StgValue>
</operation>

<operation id="371" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:625 %icmp_ln42_346 = icmp_eq  i6 %tmp_3566, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln42_346"/></StgValue>
</operation>

<operation id="372" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:626 %icmp_ln42_347 = icmp_eq  i6 %tmp_3566, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_347"/></StgValue>
</operation>

<operation id="373" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:644 %sext_ln73_84 = sext i16 %weights_70_val_read

]]></Node>
<StgValue><ssdm name="sext_ln73_84"/></StgValue>
</operation>

<operation id="374" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:645 %mul_ln73_84 = mul i32 %conv_i_i_2, i32 %sext_ln73_84

]]></Node>
<StgValue><ssdm name="mul_ln73_84"/></StgValue>
</operation>

<operation id="375" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:646 %tmp_9138 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_84, i32 31

]]></Node>
<StgValue><ssdm name="tmp_9138"/></StgValue>
</operation>

<operation id="376" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:647 %trunc_ln42_79 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_84, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln42_79"/></StgValue>
</operation>

<operation id="377" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:648 %tmp_9139 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_84, i32 10

]]></Node>
<StgValue><ssdm name="tmp_9139"/></StgValue>
</operation>

<operation id="378" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:649 %tmp_9140 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_84, i32 9

]]></Node>
<StgValue><ssdm name="tmp_9140"/></StgValue>
</operation>

<operation id="379" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="9" op_0_bw="32">
<![CDATA[
entry_ifconv:650 %trunc_ln42_101 = trunc i32 %mul_ln73_84

]]></Node>
<StgValue><ssdm name="trunc_ln42_101"/></StgValue>
</operation>

<operation id="380" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:651 %icmp_ln42_348 = icmp_ne  i9 %trunc_ln42_101, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_348"/></StgValue>
</operation>

<operation id="381" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:652 %tmp_9141 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_84, i32 25

]]></Node>
<StgValue><ssdm name="tmp_9141"/></StgValue>
</operation>

<operation id="382" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:653 %or_ln42_260 = or i1 %tmp_9139, i1 %icmp_ln42_348

]]></Node>
<StgValue><ssdm name="or_ln42_260"/></StgValue>
</operation>

<operation id="383" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:654 %and_ln42_612 = and i1 %or_ln42_260, i1 %tmp_9140

]]></Node>
<StgValue><ssdm name="and_ln42_612"/></StgValue>
</operation>

<operation id="384" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:655 %zext_ln42_84 = zext i1 %and_ln42_612

]]></Node>
<StgValue><ssdm name="zext_ln42_84"/></StgValue>
</operation>

<operation id="385" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:656 %add_ln42_84 = add i16 %trunc_ln42_79, i16 %zext_ln42_84

]]></Node>
<StgValue><ssdm name="add_ln42_84"/></StgValue>
</operation>

<operation id="386" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:657 %tmp_9142 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_84, i32 15

]]></Node>
<StgValue><ssdm name="tmp_9142"/></StgValue>
</operation>

<operation id="387" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:658 %xor_ln42_348 = xor i1 %tmp_9142, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_348"/></StgValue>
</operation>

<operation id="388" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:659 %and_ln42_613 = and i1 %tmp_9141, i1 %xor_ln42_348

]]></Node>
<StgValue><ssdm name="and_ln42_613"/></StgValue>
</operation>

<operation id="389" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:660 %tmp_3567 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_84, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_3567"/></StgValue>
</operation>

<operation id="390" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:661 %icmp_ln42_349 = icmp_eq  i5 %tmp_3567, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln42_349"/></StgValue>
</operation>

<operation id="391" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:662 %tmp_3568 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_84, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_3568"/></StgValue>
</operation>

<operation id="392" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:663 %icmp_ln42_350 = icmp_eq  i6 %tmp_3568, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln42_350"/></StgValue>
</operation>

<operation id="393" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:664 %icmp_ln42_351 = icmp_eq  i6 %tmp_3568, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_351"/></StgValue>
</operation>

<operation id="394" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:682 %sext_ln73_85 = sext i16 %weights_71_val_read

]]></Node>
<StgValue><ssdm name="sext_ln73_85"/></StgValue>
</operation>

<operation id="395" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:683 %mul_ln73_85 = mul i32 %conv_i_i_2, i32 %sext_ln73_85

]]></Node>
<StgValue><ssdm name="mul_ln73_85"/></StgValue>
</operation>

<operation id="396" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:684 %tmp_9144 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_85, i32 31

]]></Node>
<StgValue><ssdm name="tmp_9144"/></StgValue>
</operation>

<operation id="397" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:685 %trunc_ln42_80 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_85, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln42_80"/></StgValue>
</operation>

<operation id="398" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:686 %tmp_9145 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_85, i32 10

]]></Node>
<StgValue><ssdm name="tmp_9145"/></StgValue>
</operation>

<operation id="399" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:687 %tmp_9146 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_85, i32 9

]]></Node>
<StgValue><ssdm name="tmp_9146"/></StgValue>
</operation>

<operation id="400" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="9" op_0_bw="32">
<![CDATA[
entry_ifconv:688 %trunc_ln42_102 = trunc i32 %mul_ln73_85

]]></Node>
<StgValue><ssdm name="trunc_ln42_102"/></StgValue>
</operation>

<operation id="401" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:689 %icmp_ln42_352 = icmp_ne  i9 %trunc_ln42_102, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_352"/></StgValue>
</operation>

<operation id="402" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:690 %tmp_9147 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_85, i32 25

]]></Node>
<StgValue><ssdm name="tmp_9147"/></StgValue>
</operation>

<operation id="403" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:691 %or_ln42_263 = or i1 %tmp_9145, i1 %icmp_ln42_352

]]></Node>
<StgValue><ssdm name="or_ln42_263"/></StgValue>
</operation>

<operation id="404" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:692 %and_ln42_619 = and i1 %or_ln42_263, i1 %tmp_9146

]]></Node>
<StgValue><ssdm name="and_ln42_619"/></StgValue>
</operation>

<operation id="405" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:693 %zext_ln42_85 = zext i1 %and_ln42_619

]]></Node>
<StgValue><ssdm name="zext_ln42_85"/></StgValue>
</operation>

<operation id="406" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:694 %add_ln42_85 = add i16 %trunc_ln42_80, i16 %zext_ln42_85

]]></Node>
<StgValue><ssdm name="add_ln42_85"/></StgValue>
</operation>

<operation id="407" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:695 %tmp_9148 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_85, i32 15

]]></Node>
<StgValue><ssdm name="tmp_9148"/></StgValue>
</operation>

<operation id="408" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:696 %xor_ln42_352 = xor i1 %tmp_9148, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_352"/></StgValue>
</operation>

<operation id="409" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:697 %and_ln42_620 = and i1 %tmp_9147, i1 %xor_ln42_352

]]></Node>
<StgValue><ssdm name="and_ln42_620"/></StgValue>
</operation>

<operation id="410" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:698 %tmp_3569 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_85, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_3569"/></StgValue>
</operation>

<operation id="411" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:699 %icmp_ln42_353 = icmp_eq  i5 %tmp_3569, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln42_353"/></StgValue>
</operation>

<operation id="412" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:700 %tmp_3570 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_85, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_3570"/></StgValue>
</operation>

<operation id="413" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:701 %icmp_ln42_354 = icmp_eq  i6 %tmp_3570, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln42_354"/></StgValue>
</operation>

<operation id="414" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:702 %icmp_ln42_355 = icmp_eq  i6 %tmp_3570, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_355"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="415" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry_ifconv:0 %specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln13"/></StgValue>
</operation>

<operation id="416" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry_ifconv:1 %specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 18, void @empty_1, void @empty_0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln33"/></StgValue>
</operation>

<operation id="417" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:53 %select_ln42 = select i1 %and_ln42_501, i1 %icmp_ln42_286, i1 %icmp_ln42_287

]]></Node>
<StgValue><ssdm name="select_ln42"/></StgValue>
</operation>

<operation id="418" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:54 %tmp_9047 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73, i32 26

]]></Node>
<StgValue><ssdm name="tmp_9047"/></StgValue>
</operation>

<operation id="419" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:55 %xor_ln42_356 = xor i1 %tmp_9047, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_356"/></StgValue>
</operation>

<operation id="420" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:56 %and_ln42_502 = and i1 %icmp_ln42_285, i1 %xor_ln42_356

]]></Node>
<StgValue><ssdm name="and_ln42_502"/></StgValue>
</operation>

<operation id="421" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:57 %select_ln42_285 = select i1 %and_ln42_501, i1 %and_ln42_502, i1 %icmp_ln42_286

]]></Node>
<StgValue><ssdm name="select_ln42_285"/></StgValue>
</operation>

<operation id="422" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:58 %and_ln42_503 = and i1 %and_ln42_501, i1 %icmp_ln42_286

]]></Node>
<StgValue><ssdm name="and_ln42_503"/></StgValue>
</operation>

<operation id="423" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:59 %xor_ln42_285 = xor i1 %select_ln42, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_285"/></StgValue>
</operation>

<operation id="424" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:60 %or_ln42_213 = or i1 %tmp_9046, i1 %xor_ln42_285

]]></Node>
<StgValue><ssdm name="or_ln42_213"/></StgValue>
</operation>

<operation id="425" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:61 %xor_ln42_286 = xor i1 %tmp, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_286"/></StgValue>
</operation>

<operation id="426" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:62 %and_ln42_504 = and i1 %or_ln42_213, i1 %xor_ln42_286

]]></Node>
<StgValue><ssdm name="and_ln42_504"/></StgValue>
</operation>

<operation id="427" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:63 %and_ln42_505 = and i1 %tmp_9046, i1 %select_ln42_285

]]></Node>
<StgValue><ssdm name="and_ln42_505"/></StgValue>
</operation>

<operation id="428" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:64 %or_ln42_266 = or i1 %and_ln42_503, i1 %and_ln42_505

]]></Node>
<StgValue><ssdm name="or_ln42_266"/></StgValue>
</operation>

<operation id="429" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:65 %xor_ln42_287 = xor i1 %or_ln42_266, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_287"/></StgValue>
</operation>

<operation id="430" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:66 %and_ln42_506 = and i1 %tmp, i1 %xor_ln42_287

]]></Node>
<StgValue><ssdm name="and_ln42_506"/></StgValue>
</operation>

<operation id="431" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:67 %select_ln42_286 = select i1 %and_ln42_504, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_286"/></StgValue>
</operation>

<operation id="432" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:68 %or_ln42_214 = or i1 %and_ln42_504, i1 %and_ln42_506

]]></Node>
<StgValue><ssdm name="or_ln42_214"/></StgValue>
</operation>

<operation id="433" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:69 %select_ln42_287 = select i1 %or_ln42_214, i16 %select_ln42_286, i16 %add_ln42

]]></Node>
<StgValue><ssdm name="select_ln42_287"/></StgValue>
</operation>

<operation id="434" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:91 %select_ln42_288 = select i1 %and_ln42_508, i1 %icmp_ln42_290, i1 %icmp_ln42_291

]]></Node>
<StgValue><ssdm name="select_ln42_288"/></StgValue>
</operation>

<operation id="435" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:92 %tmp_9053 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_69, i32 26

]]></Node>
<StgValue><ssdm name="tmp_9053"/></StgValue>
</operation>

<operation id="436" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:93 %xor_ln42_357 = xor i1 %tmp_9053, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_357"/></StgValue>
</operation>

<operation id="437" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:94 %and_ln42_509 = and i1 %icmp_ln42_289, i1 %xor_ln42_357

]]></Node>
<StgValue><ssdm name="and_ln42_509"/></StgValue>
</operation>

<operation id="438" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:95 %select_ln42_289 = select i1 %and_ln42_508, i1 %and_ln42_509, i1 %icmp_ln42_290

]]></Node>
<StgValue><ssdm name="select_ln42_289"/></StgValue>
</operation>

<operation id="439" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:96 %and_ln42_510 = and i1 %and_ln42_508, i1 %icmp_ln42_290

]]></Node>
<StgValue><ssdm name="and_ln42_510"/></StgValue>
</operation>

<operation id="440" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:97 %xor_ln42_289 = xor i1 %select_ln42_288, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_289"/></StgValue>
</operation>

<operation id="441" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:98 %or_ln42_216 = or i1 %tmp_9052, i1 %xor_ln42_289

]]></Node>
<StgValue><ssdm name="or_ln42_216"/></StgValue>
</operation>

<operation id="442" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:99 %xor_ln42_290 = xor i1 %tmp_9048, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_290"/></StgValue>
</operation>

<operation id="443" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:100 %and_ln42_511 = and i1 %or_ln42_216, i1 %xor_ln42_290

]]></Node>
<StgValue><ssdm name="and_ln42_511"/></StgValue>
</operation>

<operation id="444" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:101 %and_ln42_512 = and i1 %tmp_9052, i1 %select_ln42_289

]]></Node>
<StgValue><ssdm name="and_ln42_512"/></StgValue>
</operation>

<operation id="445" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:102 %or_ln42_267 = or i1 %and_ln42_510, i1 %and_ln42_512

]]></Node>
<StgValue><ssdm name="or_ln42_267"/></StgValue>
</operation>

<operation id="446" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:103 %xor_ln42_291 = xor i1 %or_ln42_267, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_291"/></StgValue>
</operation>

<operation id="447" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:104 %and_ln42_513 = and i1 %tmp_9048, i1 %xor_ln42_291

]]></Node>
<StgValue><ssdm name="and_ln42_513"/></StgValue>
</operation>

<operation id="448" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:105 %select_ln42_290 = select i1 %and_ln42_511, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_290"/></StgValue>
</operation>

<operation id="449" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:106 %or_ln42_217 = or i1 %and_ln42_511, i1 %and_ln42_513

]]></Node>
<StgValue><ssdm name="or_ln42_217"/></StgValue>
</operation>

<operation id="450" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:107 %select_ln42_291 = select i1 %or_ln42_217, i16 %select_ln42_290, i16 %add_ln42_69

]]></Node>
<StgValue><ssdm name="select_ln42_291"/></StgValue>
</operation>

<operation id="451" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:129 %select_ln42_292 = select i1 %and_ln42_515, i1 %icmp_ln42_294, i1 %icmp_ln42_295

]]></Node>
<StgValue><ssdm name="select_ln42_292"/></StgValue>
</operation>

<operation id="452" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:130 %tmp_9059 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_70, i32 26

]]></Node>
<StgValue><ssdm name="tmp_9059"/></StgValue>
</operation>

<operation id="453" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:131 %xor_ln42_358 = xor i1 %tmp_9059, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_358"/></StgValue>
</operation>

<operation id="454" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:132 %and_ln42_516 = and i1 %icmp_ln42_293, i1 %xor_ln42_358

]]></Node>
<StgValue><ssdm name="and_ln42_516"/></StgValue>
</operation>

<operation id="455" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:133 %select_ln42_293 = select i1 %and_ln42_515, i1 %and_ln42_516, i1 %icmp_ln42_294

]]></Node>
<StgValue><ssdm name="select_ln42_293"/></StgValue>
</operation>

<operation id="456" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:134 %and_ln42_517 = and i1 %and_ln42_515, i1 %icmp_ln42_294

]]></Node>
<StgValue><ssdm name="and_ln42_517"/></StgValue>
</operation>

<operation id="457" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:135 %xor_ln42_293 = xor i1 %select_ln42_292, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_293"/></StgValue>
</operation>

<operation id="458" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:136 %or_ln42_219 = or i1 %tmp_9058, i1 %xor_ln42_293

]]></Node>
<StgValue><ssdm name="or_ln42_219"/></StgValue>
</operation>

<operation id="459" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:137 %xor_ln42_294 = xor i1 %tmp_9054, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_294"/></StgValue>
</operation>

<operation id="460" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:138 %and_ln42_518 = and i1 %or_ln42_219, i1 %xor_ln42_294

]]></Node>
<StgValue><ssdm name="and_ln42_518"/></StgValue>
</operation>

<operation id="461" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:139 %and_ln42_519 = and i1 %tmp_9058, i1 %select_ln42_293

]]></Node>
<StgValue><ssdm name="and_ln42_519"/></StgValue>
</operation>

<operation id="462" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:140 %or_ln42_268 = or i1 %and_ln42_517, i1 %and_ln42_519

]]></Node>
<StgValue><ssdm name="or_ln42_268"/></StgValue>
</operation>

<operation id="463" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:141 %xor_ln42_295 = xor i1 %or_ln42_268, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_295"/></StgValue>
</operation>

<operation id="464" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:142 %and_ln42_520 = and i1 %tmp_9054, i1 %xor_ln42_295

]]></Node>
<StgValue><ssdm name="and_ln42_520"/></StgValue>
</operation>

<operation id="465" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:143 %select_ln42_294 = select i1 %and_ln42_518, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_294"/></StgValue>
</operation>

<operation id="466" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:144 %or_ln42_220 = or i1 %and_ln42_518, i1 %and_ln42_520

]]></Node>
<StgValue><ssdm name="or_ln42_220"/></StgValue>
</operation>

<operation id="467" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:145 %select_ln42_295 = select i1 %or_ln42_220, i16 %select_ln42_294, i16 %add_ln42_70

]]></Node>
<StgValue><ssdm name="select_ln42_295"/></StgValue>
</operation>

<operation id="468" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:167 %select_ln42_296 = select i1 %and_ln42_522, i1 %icmp_ln42_298, i1 %icmp_ln42_299

]]></Node>
<StgValue><ssdm name="select_ln42_296"/></StgValue>
</operation>

<operation id="469" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:168 %tmp_9065 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_71, i32 26

]]></Node>
<StgValue><ssdm name="tmp_9065"/></StgValue>
</operation>

<operation id="470" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:169 %xor_ln42_359 = xor i1 %tmp_9065, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_359"/></StgValue>
</operation>

<operation id="471" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:170 %and_ln42_523 = and i1 %icmp_ln42_297, i1 %xor_ln42_359

]]></Node>
<StgValue><ssdm name="and_ln42_523"/></StgValue>
</operation>

<operation id="472" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:171 %select_ln42_297 = select i1 %and_ln42_522, i1 %and_ln42_523, i1 %icmp_ln42_298

]]></Node>
<StgValue><ssdm name="select_ln42_297"/></StgValue>
</operation>

<operation id="473" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:172 %and_ln42_524 = and i1 %and_ln42_522, i1 %icmp_ln42_298

]]></Node>
<StgValue><ssdm name="and_ln42_524"/></StgValue>
</operation>

<operation id="474" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:173 %xor_ln42_297 = xor i1 %select_ln42_296, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_297"/></StgValue>
</operation>

<operation id="475" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:174 %or_ln42_222 = or i1 %tmp_9064, i1 %xor_ln42_297

]]></Node>
<StgValue><ssdm name="or_ln42_222"/></StgValue>
</operation>

<operation id="476" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:175 %xor_ln42_298 = xor i1 %tmp_9060, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_298"/></StgValue>
</operation>

<operation id="477" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:176 %and_ln42_525 = and i1 %or_ln42_222, i1 %xor_ln42_298

]]></Node>
<StgValue><ssdm name="and_ln42_525"/></StgValue>
</operation>

<operation id="478" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:177 %and_ln42_526 = and i1 %tmp_9064, i1 %select_ln42_297

]]></Node>
<StgValue><ssdm name="and_ln42_526"/></StgValue>
</operation>

<operation id="479" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:178 %or_ln42_269 = or i1 %and_ln42_524, i1 %and_ln42_526

]]></Node>
<StgValue><ssdm name="or_ln42_269"/></StgValue>
</operation>

<operation id="480" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:179 %xor_ln42_299 = xor i1 %or_ln42_269, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_299"/></StgValue>
</operation>

<operation id="481" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:180 %and_ln42_527 = and i1 %tmp_9060, i1 %xor_ln42_299

]]></Node>
<StgValue><ssdm name="and_ln42_527"/></StgValue>
</operation>

<operation id="482" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:181 %select_ln42_298 = select i1 %and_ln42_525, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_298"/></StgValue>
</operation>

<operation id="483" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:182 %or_ln42_223 = or i1 %and_ln42_525, i1 %and_ln42_527

]]></Node>
<StgValue><ssdm name="or_ln42_223"/></StgValue>
</operation>

<operation id="484" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:183 %select_ln42_299 = select i1 %or_ln42_223, i16 %select_ln42_298, i16 %add_ln42_71

]]></Node>
<StgValue><ssdm name="select_ln42_299"/></StgValue>
</operation>

<operation id="485" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:205 %select_ln42_300 = select i1 %and_ln42_529, i1 %icmp_ln42_302, i1 %icmp_ln42_303

]]></Node>
<StgValue><ssdm name="select_ln42_300"/></StgValue>
</operation>

<operation id="486" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:206 %tmp_9071 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_72, i32 26

]]></Node>
<StgValue><ssdm name="tmp_9071"/></StgValue>
</operation>

<operation id="487" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:207 %xor_ln42_360 = xor i1 %tmp_9071, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_360"/></StgValue>
</operation>

<operation id="488" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:208 %and_ln42_530 = and i1 %icmp_ln42_301, i1 %xor_ln42_360

]]></Node>
<StgValue><ssdm name="and_ln42_530"/></StgValue>
</operation>

<operation id="489" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:209 %select_ln42_301 = select i1 %and_ln42_529, i1 %and_ln42_530, i1 %icmp_ln42_302

]]></Node>
<StgValue><ssdm name="select_ln42_301"/></StgValue>
</operation>

<operation id="490" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:210 %and_ln42_531 = and i1 %and_ln42_529, i1 %icmp_ln42_302

]]></Node>
<StgValue><ssdm name="and_ln42_531"/></StgValue>
</operation>

<operation id="491" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:211 %xor_ln42_301 = xor i1 %select_ln42_300, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_301"/></StgValue>
</operation>

<operation id="492" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:212 %or_ln42_225 = or i1 %tmp_9070, i1 %xor_ln42_301

]]></Node>
<StgValue><ssdm name="or_ln42_225"/></StgValue>
</operation>

<operation id="493" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:213 %xor_ln42_302 = xor i1 %tmp_9066, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_302"/></StgValue>
</operation>

<operation id="494" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:214 %and_ln42_532 = and i1 %or_ln42_225, i1 %xor_ln42_302

]]></Node>
<StgValue><ssdm name="and_ln42_532"/></StgValue>
</operation>

<operation id="495" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:215 %and_ln42_533 = and i1 %tmp_9070, i1 %select_ln42_301

]]></Node>
<StgValue><ssdm name="and_ln42_533"/></StgValue>
</operation>

<operation id="496" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:216 %or_ln42_270 = or i1 %and_ln42_531, i1 %and_ln42_533

]]></Node>
<StgValue><ssdm name="or_ln42_270"/></StgValue>
</operation>

<operation id="497" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:217 %xor_ln42_303 = xor i1 %or_ln42_270, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_303"/></StgValue>
</operation>

<operation id="498" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:218 %and_ln42_534 = and i1 %tmp_9066, i1 %xor_ln42_303

]]></Node>
<StgValue><ssdm name="and_ln42_534"/></StgValue>
</operation>

<operation id="499" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:219 %select_ln42_302 = select i1 %and_ln42_532, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_302"/></StgValue>
</operation>

<operation id="500" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:220 %or_ln42_226 = or i1 %and_ln42_532, i1 %and_ln42_534

]]></Node>
<StgValue><ssdm name="or_ln42_226"/></StgValue>
</operation>

<operation id="501" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:221 %select_ln42_303 = select i1 %or_ln42_226, i16 %select_ln42_302, i16 %add_ln42_72

]]></Node>
<StgValue><ssdm name="select_ln42_303"/></StgValue>
</operation>

<operation id="502" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:243 %select_ln42_304 = select i1 %and_ln42_536, i1 %icmp_ln42_306, i1 %icmp_ln42_307

]]></Node>
<StgValue><ssdm name="select_ln42_304"/></StgValue>
</operation>

<operation id="503" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:244 %tmp_9077 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_73, i32 26

]]></Node>
<StgValue><ssdm name="tmp_9077"/></StgValue>
</operation>

<operation id="504" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:245 %xor_ln42_361 = xor i1 %tmp_9077, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_361"/></StgValue>
</operation>

<operation id="505" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:246 %and_ln42_537 = and i1 %icmp_ln42_305, i1 %xor_ln42_361

]]></Node>
<StgValue><ssdm name="and_ln42_537"/></StgValue>
</operation>

<operation id="506" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:247 %select_ln42_305 = select i1 %and_ln42_536, i1 %and_ln42_537, i1 %icmp_ln42_306

]]></Node>
<StgValue><ssdm name="select_ln42_305"/></StgValue>
</operation>

<operation id="507" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:248 %and_ln42_538 = and i1 %and_ln42_536, i1 %icmp_ln42_306

]]></Node>
<StgValue><ssdm name="and_ln42_538"/></StgValue>
</operation>

<operation id="508" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:249 %xor_ln42_305 = xor i1 %select_ln42_304, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_305"/></StgValue>
</operation>

<operation id="509" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:250 %or_ln42_228 = or i1 %tmp_9076, i1 %xor_ln42_305

]]></Node>
<StgValue><ssdm name="or_ln42_228"/></StgValue>
</operation>

<operation id="510" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:251 %xor_ln42_306 = xor i1 %tmp_9072, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_306"/></StgValue>
</operation>

<operation id="511" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:252 %and_ln42_539 = and i1 %or_ln42_228, i1 %xor_ln42_306

]]></Node>
<StgValue><ssdm name="and_ln42_539"/></StgValue>
</operation>

<operation id="512" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:253 %and_ln42_540 = and i1 %tmp_9076, i1 %select_ln42_305

]]></Node>
<StgValue><ssdm name="and_ln42_540"/></StgValue>
</operation>

<operation id="513" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:254 %or_ln42_271 = or i1 %and_ln42_538, i1 %and_ln42_540

]]></Node>
<StgValue><ssdm name="or_ln42_271"/></StgValue>
</operation>

<operation id="514" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:255 %xor_ln42_307 = xor i1 %or_ln42_271, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_307"/></StgValue>
</operation>

<operation id="515" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:256 %and_ln42_541 = and i1 %tmp_9072, i1 %xor_ln42_307

]]></Node>
<StgValue><ssdm name="and_ln42_541"/></StgValue>
</operation>

<operation id="516" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:257 %select_ln42_306 = select i1 %and_ln42_539, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_306"/></StgValue>
</operation>

<operation id="517" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:258 %or_ln42_229 = or i1 %and_ln42_539, i1 %and_ln42_541

]]></Node>
<StgValue><ssdm name="or_ln42_229"/></StgValue>
</operation>

<operation id="518" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:259 %select_ln42_307 = select i1 %or_ln42_229, i16 %select_ln42_306, i16 %add_ln42_73

]]></Node>
<StgValue><ssdm name="select_ln42_307"/></StgValue>
</operation>

<operation id="519" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:283 %select_ln42_308 = select i1 %and_ln42_543, i1 %icmp_ln42_310, i1 %icmp_ln42_311

]]></Node>
<StgValue><ssdm name="select_ln42_308"/></StgValue>
</operation>

<operation id="520" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:284 %tmp_9083 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_74, i32 26

]]></Node>
<StgValue><ssdm name="tmp_9083"/></StgValue>
</operation>

<operation id="521" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:285 %xor_ln42_362 = xor i1 %tmp_9083, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_362"/></StgValue>
</operation>

<operation id="522" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:286 %and_ln42_544 = and i1 %icmp_ln42_309, i1 %xor_ln42_362

]]></Node>
<StgValue><ssdm name="and_ln42_544"/></StgValue>
</operation>

<operation id="523" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:287 %select_ln42_309 = select i1 %and_ln42_543, i1 %and_ln42_544, i1 %icmp_ln42_310

]]></Node>
<StgValue><ssdm name="select_ln42_309"/></StgValue>
</operation>

<operation id="524" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:288 %and_ln42_545 = and i1 %and_ln42_543, i1 %icmp_ln42_310

]]></Node>
<StgValue><ssdm name="and_ln42_545"/></StgValue>
</operation>

<operation id="525" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:289 %xor_ln42_309 = xor i1 %select_ln42_308, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_309"/></StgValue>
</operation>

<operation id="526" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:290 %or_ln42_231 = or i1 %tmp_9082, i1 %xor_ln42_309

]]></Node>
<StgValue><ssdm name="or_ln42_231"/></StgValue>
</operation>

<operation id="527" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:291 %xor_ln42_310 = xor i1 %tmp_9078, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_310"/></StgValue>
</operation>

<operation id="528" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:292 %and_ln42_546 = and i1 %or_ln42_231, i1 %xor_ln42_310

]]></Node>
<StgValue><ssdm name="and_ln42_546"/></StgValue>
</operation>

<operation id="529" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:293 %and_ln42_547 = and i1 %tmp_9082, i1 %select_ln42_309

]]></Node>
<StgValue><ssdm name="and_ln42_547"/></StgValue>
</operation>

<operation id="530" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:294 %or_ln42_272 = or i1 %and_ln42_545, i1 %and_ln42_547

]]></Node>
<StgValue><ssdm name="or_ln42_272"/></StgValue>
</operation>

<operation id="531" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:295 %xor_ln42_311 = xor i1 %or_ln42_272, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_311"/></StgValue>
</operation>

<operation id="532" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:296 %and_ln42_548 = and i1 %tmp_9078, i1 %xor_ln42_311

]]></Node>
<StgValue><ssdm name="and_ln42_548"/></StgValue>
</operation>

<operation id="533" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:297 %select_ln42_310 = select i1 %and_ln42_546, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_310"/></StgValue>
</operation>

<operation id="534" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:298 %or_ln42_232 = or i1 %and_ln42_546, i1 %and_ln42_548

]]></Node>
<StgValue><ssdm name="or_ln42_232"/></StgValue>
</operation>

<operation id="535" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:299 %select_ln42_311 = select i1 %or_ln42_232, i16 %select_ln42_310, i16 %add_ln42_74

]]></Node>
<StgValue><ssdm name="select_ln42_311"/></StgValue>
</operation>

<operation id="536" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:321 %select_ln42_312 = select i1 %and_ln42_550, i1 %icmp_ln42_314, i1 %icmp_ln42_315

]]></Node>
<StgValue><ssdm name="select_ln42_312"/></StgValue>
</operation>

<operation id="537" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:322 %tmp_9089 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_75, i32 26

]]></Node>
<StgValue><ssdm name="tmp_9089"/></StgValue>
</operation>

<operation id="538" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:323 %xor_ln42_363 = xor i1 %tmp_9089, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_363"/></StgValue>
</operation>

<operation id="539" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:324 %and_ln42_551 = and i1 %icmp_ln42_313, i1 %xor_ln42_363

]]></Node>
<StgValue><ssdm name="and_ln42_551"/></StgValue>
</operation>

<operation id="540" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:325 %select_ln42_313 = select i1 %and_ln42_550, i1 %and_ln42_551, i1 %icmp_ln42_314

]]></Node>
<StgValue><ssdm name="select_ln42_313"/></StgValue>
</operation>

<operation id="541" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:326 %and_ln42_552 = and i1 %and_ln42_550, i1 %icmp_ln42_314

]]></Node>
<StgValue><ssdm name="and_ln42_552"/></StgValue>
</operation>

<operation id="542" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:327 %xor_ln42_313 = xor i1 %select_ln42_312, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_313"/></StgValue>
</operation>

<operation id="543" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:328 %or_ln42_234 = or i1 %tmp_9088, i1 %xor_ln42_313

]]></Node>
<StgValue><ssdm name="or_ln42_234"/></StgValue>
</operation>

<operation id="544" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:329 %xor_ln42_314 = xor i1 %tmp_9084, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_314"/></StgValue>
</operation>

<operation id="545" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:330 %and_ln42_553 = and i1 %or_ln42_234, i1 %xor_ln42_314

]]></Node>
<StgValue><ssdm name="and_ln42_553"/></StgValue>
</operation>

<operation id="546" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:331 %and_ln42_554 = and i1 %tmp_9088, i1 %select_ln42_313

]]></Node>
<StgValue><ssdm name="and_ln42_554"/></StgValue>
</operation>

<operation id="547" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:332 %or_ln42_273 = or i1 %and_ln42_552, i1 %and_ln42_554

]]></Node>
<StgValue><ssdm name="or_ln42_273"/></StgValue>
</operation>

<operation id="548" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:333 %xor_ln42_315 = xor i1 %or_ln42_273, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_315"/></StgValue>
</operation>

<operation id="549" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:334 %and_ln42_555 = and i1 %tmp_9084, i1 %xor_ln42_315

]]></Node>
<StgValue><ssdm name="and_ln42_555"/></StgValue>
</operation>

<operation id="550" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:335 %select_ln42_314 = select i1 %and_ln42_553, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_314"/></StgValue>
</operation>

<operation id="551" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:336 %or_ln42_235 = or i1 %and_ln42_553, i1 %and_ln42_555

]]></Node>
<StgValue><ssdm name="or_ln42_235"/></StgValue>
</operation>

<operation id="552" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:337 %select_ln42_315 = select i1 %or_ln42_235, i16 %select_ln42_314, i16 %add_ln42_75

]]></Node>
<StgValue><ssdm name="select_ln42_315"/></StgValue>
</operation>

<operation id="553" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:359 %select_ln42_316 = select i1 %and_ln42_557, i1 %icmp_ln42_318, i1 %icmp_ln42_319

]]></Node>
<StgValue><ssdm name="select_ln42_316"/></StgValue>
</operation>

<operation id="554" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:360 %tmp_9095 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_76, i32 26

]]></Node>
<StgValue><ssdm name="tmp_9095"/></StgValue>
</operation>

<operation id="555" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:361 %xor_ln42_364 = xor i1 %tmp_9095, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_364"/></StgValue>
</operation>

<operation id="556" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:362 %and_ln42_558 = and i1 %icmp_ln42_317, i1 %xor_ln42_364

]]></Node>
<StgValue><ssdm name="and_ln42_558"/></StgValue>
</operation>

<operation id="557" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:363 %select_ln42_317 = select i1 %and_ln42_557, i1 %and_ln42_558, i1 %icmp_ln42_318

]]></Node>
<StgValue><ssdm name="select_ln42_317"/></StgValue>
</operation>

<operation id="558" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:364 %and_ln42_559 = and i1 %and_ln42_557, i1 %icmp_ln42_318

]]></Node>
<StgValue><ssdm name="and_ln42_559"/></StgValue>
</operation>

<operation id="559" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:365 %xor_ln42_317 = xor i1 %select_ln42_316, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_317"/></StgValue>
</operation>

<operation id="560" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:366 %or_ln42_237 = or i1 %tmp_9094, i1 %xor_ln42_317

]]></Node>
<StgValue><ssdm name="or_ln42_237"/></StgValue>
</operation>

<operation id="561" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:367 %xor_ln42_318 = xor i1 %tmp_9090, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_318"/></StgValue>
</operation>

<operation id="562" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:368 %and_ln42_560 = and i1 %or_ln42_237, i1 %xor_ln42_318

]]></Node>
<StgValue><ssdm name="and_ln42_560"/></StgValue>
</operation>

<operation id="563" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:369 %and_ln42_561 = and i1 %tmp_9094, i1 %select_ln42_317

]]></Node>
<StgValue><ssdm name="and_ln42_561"/></StgValue>
</operation>

<operation id="564" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:370 %or_ln42_274 = or i1 %and_ln42_559, i1 %and_ln42_561

]]></Node>
<StgValue><ssdm name="or_ln42_274"/></StgValue>
</operation>

<operation id="565" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:371 %xor_ln42_319 = xor i1 %or_ln42_274, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_319"/></StgValue>
</operation>

<operation id="566" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:372 %and_ln42_562 = and i1 %tmp_9090, i1 %xor_ln42_319

]]></Node>
<StgValue><ssdm name="and_ln42_562"/></StgValue>
</operation>

<operation id="567" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:373 %select_ln42_318 = select i1 %and_ln42_560, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_318"/></StgValue>
</operation>

<operation id="568" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:374 %or_ln42_238 = or i1 %and_ln42_560, i1 %and_ln42_562

]]></Node>
<StgValue><ssdm name="or_ln42_238"/></StgValue>
</operation>

<operation id="569" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:375 %select_ln42_319 = select i1 %or_ln42_238, i16 %select_ln42_318, i16 %add_ln42_76

]]></Node>
<StgValue><ssdm name="select_ln42_319"/></StgValue>
</operation>

<operation id="570" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:397 %select_ln42_320 = select i1 %and_ln42_564, i1 %icmp_ln42_322, i1 %icmp_ln42_323

]]></Node>
<StgValue><ssdm name="select_ln42_320"/></StgValue>
</operation>

<operation id="571" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:398 %tmp_9101 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_77, i32 26

]]></Node>
<StgValue><ssdm name="tmp_9101"/></StgValue>
</operation>

<operation id="572" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:399 %xor_ln42_365 = xor i1 %tmp_9101, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_365"/></StgValue>
</operation>

<operation id="573" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:400 %and_ln42_565 = and i1 %icmp_ln42_321, i1 %xor_ln42_365

]]></Node>
<StgValue><ssdm name="and_ln42_565"/></StgValue>
</operation>

<operation id="574" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:401 %select_ln42_321 = select i1 %and_ln42_564, i1 %and_ln42_565, i1 %icmp_ln42_322

]]></Node>
<StgValue><ssdm name="select_ln42_321"/></StgValue>
</operation>

<operation id="575" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:402 %and_ln42_566 = and i1 %and_ln42_564, i1 %icmp_ln42_322

]]></Node>
<StgValue><ssdm name="and_ln42_566"/></StgValue>
</operation>

<operation id="576" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:403 %xor_ln42_321 = xor i1 %select_ln42_320, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_321"/></StgValue>
</operation>

<operation id="577" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:404 %or_ln42_240 = or i1 %tmp_9100, i1 %xor_ln42_321

]]></Node>
<StgValue><ssdm name="or_ln42_240"/></StgValue>
</operation>

<operation id="578" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:405 %xor_ln42_322 = xor i1 %tmp_9096, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_322"/></StgValue>
</operation>

<operation id="579" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:406 %and_ln42_567 = and i1 %or_ln42_240, i1 %xor_ln42_322

]]></Node>
<StgValue><ssdm name="and_ln42_567"/></StgValue>
</operation>

<operation id="580" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:407 %and_ln42_568 = and i1 %tmp_9100, i1 %select_ln42_321

]]></Node>
<StgValue><ssdm name="and_ln42_568"/></StgValue>
</operation>

<operation id="581" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:408 %or_ln42_275 = or i1 %and_ln42_566, i1 %and_ln42_568

]]></Node>
<StgValue><ssdm name="or_ln42_275"/></StgValue>
</operation>

<operation id="582" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:409 %xor_ln42_323 = xor i1 %or_ln42_275, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_323"/></StgValue>
</operation>

<operation id="583" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:410 %and_ln42_569 = and i1 %tmp_9096, i1 %xor_ln42_323

]]></Node>
<StgValue><ssdm name="and_ln42_569"/></StgValue>
</operation>

<operation id="584" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:411 %select_ln42_322 = select i1 %and_ln42_567, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_322"/></StgValue>
</operation>

<operation id="585" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:412 %or_ln42_241 = or i1 %and_ln42_567, i1 %and_ln42_569

]]></Node>
<StgValue><ssdm name="or_ln42_241"/></StgValue>
</operation>

<operation id="586" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:413 %select_ln42_323 = select i1 %or_ln42_241, i16 %select_ln42_322, i16 %add_ln42_77

]]></Node>
<StgValue><ssdm name="select_ln42_323"/></StgValue>
</operation>

<operation id="587" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:435 %select_ln42_324 = select i1 %and_ln42_571, i1 %icmp_ln42_326, i1 %icmp_ln42_327

]]></Node>
<StgValue><ssdm name="select_ln42_324"/></StgValue>
</operation>

<operation id="588" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:436 %tmp_9107 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_78, i32 26

]]></Node>
<StgValue><ssdm name="tmp_9107"/></StgValue>
</operation>

<operation id="589" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:437 %xor_ln42_366 = xor i1 %tmp_9107, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_366"/></StgValue>
</operation>

<operation id="590" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:438 %and_ln42_572 = and i1 %icmp_ln42_325, i1 %xor_ln42_366

]]></Node>
<StgValue><ssdm name="and_ln42_572"/></StgValue>
</operation>

<operation id="591" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:439 %select_ln42_325 = select i1 %and_ln42_571, i1 %and_ln42_572, i1 %icmp_ln42_326

]]></Node>
<StgValue><ssdm name="select_ln42_325"/></StgValue>
</operation>

<operation id="592" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:440 %and_ln42_573 = and i1 %and_ln42_571, i1 %icmp_ln42_326

]]></Node>
<StgValue><ssdm name="and_ln42_573"/></StgValue>
</operation>

<operation id="593" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:441 %xor_ln42_325 = xor i1 %select_ln42_324, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_325"/></StgValue>
</operation>

<operation id="594" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:442 %or_ln42_243 = or i1 %tmp_9106, i1 %xor_ln42_325

]]></Node>
<StgValue><ssdm name="or_ln42_243"/></StgValue>
</operation>

<operation id="595" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:443 %xor_ln42_326 = xor i1 %tmp_9102, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_326"/></StgValue>
</operation>

<operation id="596" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:444 %and_ln42_574 = and i1 %or_ln42_243, i1 %xor_ln42_326

]]></Node>
<StgValue><ssdm name="and_ln42_574"/></StgValue>
</operation>

<operation id="597" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:445 %and_ln42_575 = and i1 %tmp_9106, i1 %select_ln42_325

]]></Node>
<StgValue><ssdm name="and_ln42_575"/></StgValue>
</operation>

<operation id="598" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:446 %or_ln42_276 = or i1 %and_ln42_573, i1 %and_ln42_575

]]></Node>
<StgValue><ssdm name="or_ln42_276"/></StgValue>
</operation>

<operation id="599" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:447 %xor_ln42_327 = xor i1 %or_ln42_276, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_327"/></StgValue>
</operation>

<operation id="600" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:448 %and_ln42_576 = and i1 %tmp_9102, i1 %xor_ln42_327

]]></Node>
<StgValue><ssdm name="and_ln42_576"/></StgValue>
</operation>

<operation id="601" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:449 %select_ln42_326 = select i1 %and_ln42_574, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_326"/></StgValue>
</operation>

<operation id="602" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:450 %or_ln42_244 = or i1 %and_ln42_574, i1 %and_ln42_576

]]></Node>
<StgValue><ssdm name="or_ln42_244"/></StgValue>
</operation>

<operation id="603" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:451 %select_ln42_327 = select i1 %or_ln42_244, i16 %select_ln42_326, i16 %add_ln42_78

]]></Node>
<StgValue><ssdm name="select_ln42_327"/></StgValue>
</operation>

<operation id="604" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:473 %select_ln42_328 = select i1 %and_ln42_578, i1 %icmp_ln42_330, i1 %icmp_ln42_331

]]></Node>
<StgValue><ssdm name="select_ln42_328"/></StgValue>
</operation>

<operation id="605" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:474 %tmp_9113 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_79, i32 26

]]></Node>
<StgValue><ssdm name="tmp_9113"/></StgValue>
</operation>

<operation id="606" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:475 %xor_ln42_367 = xor i1 %tmp_9113, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_367"/></StgValue>
</operation>

<operation id="607" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:476 %and_ln42_579 = and i1 %icmp_ln42_329, i1 %xor_ln42_367

]]></Node>
<StgValue><ssdm name="and_ln42_579"/></StgValue>
</operation>

<operation id="608" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:477 %select_ln42_329 = select i1 %and_ln42_578, i1 %and_ln42_579, i1 %icmp_ln42_330

]]></Node>
<StgValue><ssdm name="select_ln42_329"/></StgValue>
</operation>

<operation id="609" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:478 %and_ln42_580 = and i1 %and_ln42_578, i1 %icmp_ln42_330

]]></Node>
<StgValue><ssdm name="and_ln42_580"/></StgValue>
</operation>

<operation id="610" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:479 %xor_ln42_329 = xor i1 %select_ln42_328, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_329"/></StgValue>
</operation>

<operation id="611" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:480 %or_ln42_246 = or i1 %tmp_9112, i1 %xor_ln42_329

]]></Node>
<StgValue><ssdm name="or_ln42_246"/></StgValue>
</operation>

<operation id="612" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:481 %xor_ln42_330 = xor i1 %tmp_9108, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_330"/></StgValue>
</operation>

<operation id="613" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:482 %and_ln42_581 = and i1 %or_ln42_246, i1 %xor_ln42_330

]]></Node>
<StgValue><ssdm name="and_ln42_581"/></StgValue>
</operation>

<operation id="614" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:483 %and_ln42_582 = and i1 %tmp_9112, i1 %select_ln42_329

]]></Node>
<StgValue><ssdm name="and_ln42_582"/></StgValue>
</operation>

<operation id="615" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:484 %or_ln42_277 = or i1 %and_ln42_580, i1 %and_ln42_582

]]></Node>
<StgValue><ssdm name="or_ln42_277"/></StgValue>
</operation>

<operation id="616" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:485 %xor_ln42_331 = xor i1 %or_ln42_277, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_331"/></StgValue>
</operation>

<operation id="617" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:486 %and_ln42_583 = and i1 %tmp_9108, i1 %xor_ln42_331

]]></Node>
<StgValue><ssdm name="and_ln42_583"/></StgValue>
</operation>

<operation id="618" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:487 %select_ln42_330 = select i1 %and_ln42_581, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_330"/></StgValue>
</operation>

<operation id="619" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:488 %or_ln42_247 = or i1 %and_ln42_581, i1 %and_ln42_583

]]></Node>
<StgValue><ssdm name="or_ln42_247"/></StgValue>
</operation>

<operation id="620" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:489 %select_ln42_331 = select i1 %or_ln42_247, i16 %select_ln42_330, i16 %add_ln42_79

]]></Node>
<StgValue><ssdm name="select_ln42_331"/></StgValue>
</operation>

<operation id="621" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:513 %select_ln42_332 = select i1 %and_ln42_585, i1 %icmp_ln42_334, i1 %icmp_ln42_335

]]></Node>
<StgValue><ssdm name="select_ln42_332"/></StgValue>
</operation>

<operation id="622" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:514 %tmp_9119 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_80, i32 26

]]></Node>
<StgValue><ssdm name="tmp_9119"/></StgValue>
</operation>

<operation id="623" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:515 %xor_ln42_368 = xor i1 %tmp_9119, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_368"/></StgValue>
</operation>

<operation id="624" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:516 %and_ln42_586 = and i1 %icmp_ln42_333, i1 %xor_ln42_368

]]></Node>
<StgValue><ssdm name="and_ln42_586"/></StgValue>
</operation>

<operation id="625" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:517 %select_ln42_333 = select i1 %and_ln42_585, i1 %and_ln42_586, i1 %icmp_ln42_334

]]></Node>
<StgValue><ssdm name="select_ln42_333"/></StgValue>
</operation>

<operation id="626" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:518 %and_ln42_587 = and i1 %and_ln42_585, i1 %icmp_ln42_334

]]></Node>
<StgValue><ssdm name="and_ln42_587"/></StgValue>
</operation>

<operation id="627" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:519 %xor_ln42_333 = xor i1 %select_ln42_332, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_333"/></StgValue>
</operation>

<operation id="628" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:520 %or_ln42_249 = or i1 %tmp_9118, i1 %xor_ln42_333

]]></Node>
<StgValue><ssdm name="or_ln42_249"/></StgValue>
</operation>

<operation id="629" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:521 %xor_ln42_334 = xor i1 %tmp_9114, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_334"/></StgValue>
</operation>

<operation id="630" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:522 %and_ln42_588 = and i1 %or_ln42_249, i1 %xor_ln42_334

]]></Node>
<StgValue><ssdm name="and_ln42_588"/></StgValue>
</operation>

<operation id="631" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:523 %and_ln42_589 = and i1 %tmp_9118, i1 %select_ln42_333

]]></Node>
<StgValue><ssdm name="and_ln42_589"/></StgValue>
</operation>

<operation id="632" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:524 %or_ln42_278 = or i1 %and_ln42_587, i1 %and_ln42_589

]]></Node>
<StgValue><ssdm name="or_ln42_278"/></StgValue>
</operation>

<operation id="633" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:525 %xor_ln42_335 = xor i1 %or_ln42_278, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_335"/></StgValue>
</operation>

<operation id="634" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:526 %and_ln42_590 = and i1 %tmp_9114, i1 %xor_ln42_335

]]></Node>
<StgValue><ssdm name="and_ln42_590"/></StgValue>
</operation>

<operation id="635" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:527 %select_ln42_334 = select i1 %and_ln42_588, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_334"/></StgValue>
</operation>

<operation id="636" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:528 %or_ln42_250 = or i1 %and_ln42_588, i1 %and_ln42_590

]]></Node>
<StgValue><ssdm name="or_ln42_250"/></StgValue>
</operation>

<operation id="637" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:529 %select_ln42_335 = select i1 %or_ln42_250, i16 %select_ln42_334, i16 %add_ln42_80

]]></Node>
<StgValue><ssdm name="select_ln42_335"/></StgValue>
</operation>

<operation id="638" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:551 %select_ln42_336 = select i1 %and_ln42_592, i1 %icmp_ln42_338, i1 %icmp_ln42_339

]]></Node>
<StgValue><ssdm name="select_ln42_336"/></StgValue>
</operation>

<operation id="639" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:552 %tmp_9125 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_81, i32 26

]]></Node>
<StgValue><ssdm name="tmp_9125"/></StgValue>
</operation>

<operation id="640" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:553 %xor_ln42_369 = xor i1 %tmp_9125, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_369"/></StgValue>
</operation>

<operation id="641" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:554 %and_ln42_593 = and i1 %icmp_ln42_337, i1 %xor_ln42_369

]]></Node>
<StgValue><ssdm name="and_ln42_593"/></StgValue>
</operation>

<operation id="642" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:555 %select_ln42_337 = select i1 %and_ln42_592, i1 %and_ln42_593, i1 %icmp_ln42_338

]]></Node>
<StgValue><ssdm name="select_ln42_337"/></StgValue>
</operation>

<operation id="643" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:556 %and_ln42_594 = and i1 %and_ln42_592, i1 %icmp_ln42_338

]]></Node>
<StgValue><ssdm name="and_ln42_594"/></StgValue>
</operation>

<operation id="644" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:557 %xor_ln42_337 = xor i1 %select_ln42_336, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_337"/></StgValue>
</operation>

<operation id="645" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:558 %or_ln42_252 = or i1 %tmp_9124, i1 %xor_ln42_337

]]></Node>
<StgValue><ssdm name="or_ln42_252"/></StgValue>
</operation>

<operation id="646" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:559 %xor_ln42_338 = xor i1 %tmp_9120, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_338"/></StgValue>
</operation>

<operation id="647" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:560 %and_ln42_595 = and i1 %or_ln42_252, i1 %xor_ln42_338

]]></Node>
<StgValue><ssdm name="and_ln42_595"/></StgValue>
</operation>

<operation id="648" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:561 %and_ln42_596 = and i1 %tmp_9124, i1 %select_ln42_337

]]></Node>
<StgValue><ssdm name="and_ln42_596"/></StgValue>
</operation>

<operation id="649" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:562 %or_ln42_279 = or i1 %and_ln42_594, i1 %and_ln42_596

]]></Node>
<StgValue><ssdm name="or_ln42_279"/></StgValue>
</operation>

<operation id="650" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:563 %xor_ln42_339 = xor i1 %or_ln42_279, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_339"/></StgValue>
</operation>

<operation id="651" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:564 %and_ln42_597 = and i1 %tmp_9120, i1 %xor_ln42_339

]]></Node>
<StgValue><ssdm name="and_ln42_597"/></StgValue>
</operation>

<operation id="652" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:565 %select_ln42_338 = select i1 %and_ln42_595, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_338"/></StgValue>
</operation>

<operation id="653" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:566 %or_ln42_253 = or i1 %and_ln42_595, i1 %and_ln42_597

]]></Node>
<StgValue><ssdm name="or_ln42_253"/></StgValue>
</operation>

<operation id="654" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:567 %select_ln42_339 = select i1 %or_ln42_253, i16 %select_ln42_338, i16 %add_ln42_81

]]></Node>
<StgValue><ssdm name="select_ln42_339"/></StgValue>
</operation>

<operation id="655" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:589 %select_ln42_340 = select i1 %and_ln42_599, i1 %icmp_ln42_342, i1 %icmp_ln42_343

]]></Node>
<StgValue><ssdm name="select_ln42_340"/></StgValue>
</operation>

<operation id="656" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:590 %tmp_9131 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_82, i32 26

]]></Node>
<StgValue><ssdm name="tmp_9131"/></StgValue>
</operation>

<operation id="657" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:591 %xor_ln42_370 = xor i1 %tmp_9131, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_370"/></StgValue>
</operation>

<operation id="658" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:592 %and_ln42_600 = and i1 %icmp_ln42_341, i1 %xor_ln42_370

]]></Node>
<StgValue><ssdm name="and_ln42_600"/></StgValue>
</operation>

<operation id="659" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:593 %select_ln42_341 = select i1 %and_ln42_599, i1 %and_ln42_600, i1 %icmp_ln42_342

]]></Node>
<StgValue><ssdm name="select_ln42_341"/></StgValue>
</operation>

<operation id="660" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:594 %and_ln42_601 = and i1 %and_ln42_599, i1 %icmp_ln42_342

]]></Node>
<StgValue><ssdm name="and_ln42_601"/></StgValue>
</operation>

<operation id="661" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:595 %xor_ln42_341 = xor i1 %select_ln42_340, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_341"/></StgValue>
</operation>

<operation id="662" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:596 %or_ln42_255 = or i1 %tmp_9130, i1 %xor_ln42_341

]]></Node>
<StgValue><ssdm name="or_ln42_255"/></StgValue>
</operation>

<operation id="663" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:597 %xor_ln42_342 = xor i1 %tmp_9126, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_342"/></StgValue>
</operation>

<operation id="664" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:598 %and_ln42_602 = and i1 %or_ln42_255, i1 %xor_ln42_342

]]></Node>
<StgValue><ssdm name="and_ln42_602"/></StgValue>
</operation>

<operation id="665" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:599 %and_ln42_603 = and i1 %tmp_9130, i1 %select_ln42_341

]]></Node>
<StgValue><ssdm name="and_ln42_603"/></StgValue>
</operation>

<operation id="666" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:600 %or_ln42_280 = or i1 %and_ln42_601, i1 %and_ln42_603

]]></Node>
<StgValue><ssdm name="or_ln42_280"/></StgValue>
</operation>

<operation id="667" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:601 %xor_ln42_343 = xor i1 %or_ln42_280, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_343"/></StgValue>
</operation>

<operation id="668" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:602 %and_ln42_604 = and i1 %tmp_9126, i1 %xor_ln42_343

]]></Node>
<StgValue><ssdm name="and_ln42_604"/></StgValue>
</operation>

<operation id="669" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:603 %select_ln42_342 = select i1 %and_ln42_602, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_342"/></StgValue>
</operation>

<operation id="670" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:604 %or_ln42_256 = or i1 %and_ln42_602, i1 %and_ln42_604

]]></Node>
<StgValue><ssdm name="or_ln42_256"/></StgValue>
</operation>

<operation id="671" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:605 %select_ln42_343 = select i1 %or_ln42_256, i16 %select_ln42_342, i16 %add_ln42_82

]]></Node>
<StgValue><ssdm name="select_ln42_343"/></StgValue>
</operation>

<operation id="672" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:627 %select_ln42_344 = select i1 %and_ln42_606, i1 %icmp_ln42_346, i1 %icmp_ln42_347

]]></Node>
<StgValue><ssdm name="select_ln42_344"/></StgValue>
</operation>

<operation id="673" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:628 %tmp_9137 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_83, i32 26

]]></Node>
<StgValue><ssdm name="tmp_9137"/></StgValue>
</operation>

<operation id="674" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:629 %xor_ln42_371 = xor i1 %tmp_9137, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_371"/></StgValue>
</operation>

<operation id="675" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:630 %and_ln42_607 = and i1 %icmp_ln42_345, i1 %xor_ln42_371

]]></Node>
<StgValue><ssdm name="and_ln42_607"/></StgValue>
</operation>

<operation id="676" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:631 %select_ln42_345 = select i1 %and_ln42_606, i1 %and_ln42_607, i1 %icmp_ln42_346

]]></Node>
<StgValue><ssdm name="select_ln42_345"/></StgValue>
</operation>

<operation id="677" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:632 %and_ln42_608 = and i1 %and_ln42_606, i1 %icmp_ln42_346

]]></Node>
<StgValue><ssdm name="and_ln42_608"/></StgValue>
</operation>

<operation id="678" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:633 %xor_ln42_345 = xor i1 %select_ln42_344, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_345"/></StgValue>
</operation>

<operation id="679" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:634 %or_ln42_258 = or i1 %tmp_9136, i1 %xor_ln42_345

]]></Node>
<StgValue><ssdm name="or_ln42_258"/></StgValue>
</operation>

<operation id="680" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:635 %xor_ln42_346 = xor i1 %tmp_9132, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_346"/></StgValue>
</operation>

<operation id="681" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:636 %and_ln42_609 = and i1 %or_ln42_258, i1 %xor_ln42_346

]]></Node>
<StgValue><ssdm name="and_ln42_609"/></StgValue>
</operation>

<operation id="682" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:637 %and_ln42_610 = and i1 %tmp_9136, i1 %select_ln42_345

]]></Node>
<StgValue><ssdm name="and_ln42_610"/></StgValue>
</operation>

<operation id="683" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:638 %or_ln42_281 = or i1 %and_ln42_608, i1 %and_ln42_610

]]></Node>
<StgValue><ssdm name="or_ln42_281"/></StgValue>
</operation>

<operation id="684" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:639 %xor_ln42_347 = xor i1 %or_ln42_281, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_347"/></StgValue>
</operation>

<operation id="685" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:640 %and_ln42_611 = and i1 %tmp_9132, i1 %xor_ln42_347

]]></Node>
<StgValue><ssdm name="and_ln42_611"/></StgValue>
</operation>

<operation id="686" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:641 %select_ln42_346 = select i1 %and_ln42_609, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_346"/></StgValue>
</operation>

<operation id="687" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:642 %or_ln42_259 = or i1 %and_ln42_609, i1 %and_ln42_611

]]></Node>
<StgValue><ssdm name="or_ln42_259"/></StgValue>
</operation>

<operation id="688" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:643 %select_ln42_347 = select i1 %or_ln42_259, i16 %select_ln42_346, i16 %add_ln42_83

]]></Node>
<StgValue><ssdm name="select_ln42_347"/></StgValue>
</operation>

<operation id="689" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:665 %select_ln42_348 = select i1 %and_ln42_613, i1 %icmp_ln42_350, i1 %icmp_ln42_351

]]></Node>
<StgValue><ssdm name="select_ln42_348"/></StgValue>
</operation>

<operation id="690" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:666 %tmp_9143 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_84, i32 26

]]></Node>
<StgValue><ssdm name="tmp_9143"/></StgValue>
</operation>

<operation id="691" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:667 %xor_ln42_372 = xor i1 %tmp_9143, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_372"/></StgValue>
</operation>

<operation id="692" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:668 %and_ln42_614 = and i1 %icmp_ln42_349, i1 %xor_ln42_372

]]></Node>
<StgValue><ssdm name="and_ln42_614"/></StgValue>
</operation>

<operation id="693" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:669 %select_ln42_349 = select i1 %and_ln42_613, i1 %and_ln42_614, i1 %icmp_ln42_350

]]></Node>
<StgValue><ssdm name="select_ln42_349"/></StgValue>
</operation>

<operation id="694" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:670 %and_ln42_615 = and i1 %and_ln42_613, i1 %icmp_ln42_350

]]></Node>
<StgValue><ssdm name="and_ln42_615"/></StgValue>
</operation>

<operation id="695" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:671 %xor_ln42_349 = xor i1 %select_ln42_348, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_349"/></StgValue>
</operation>

<operation id="696" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:672 %or_ln42_261 = or i1 %tmp_9142, i1 %xor_ln42_349

]]></Node>
<StgValue><ssdm name="or_ln42_261"/></StgValue>
</operation>

<operation id="697" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:673 %xor_ln42_350 = xor i1 %tmp_9138, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_350"/></StgValue>
</operation>

<operation id="698" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:674 %and_ln42_616 = and i1 %or_ln42_261, i1 %xor_ln42_350

]]></Node>
<StgValue><ssdm name="and_ln42_616"/></StgValue>
</operation>

<operation id="699" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:675 %and_ln42_617 = and i1 %tmp_9142, i1 %select_ln42_349

]]></Node>
<StgValue><ssdm name="and_ln42_617"/></StgValue>
</operation>

<operation id="700" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:676 %or_ln42_282 = or i1 %and_ln42_615, i1 %and_ln42_617

]]></Node>
<StgValue><ssdm name="or_ln42_282"/></StgValue>
</operation>

<operation id="701" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:677 %xor_ln42_351 = xor i1 %or_ln42_282, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_351"/></StgValue>
</operation>

<operation id="702" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:678 %and_ln42_618 = and i1 %tmp_9138, i1 %xor_ln42_351

]]></Node>
<StgValue><ssdm name="and_ln42_618"/></StgValue>
</operation>

<operation id="703" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:679 %select_ln42_350 = select i1 %and_ln42_616, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_350"/></StgValue>
</operation>

<operation id="704" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:680 %or_ln42_262 = or i1 %and_ln42_616, i1 %and_ln42_618

]]></Node>
<StgValue><ssdm name="or_ln42_262"/></StgValue>
</operation>

<operation id="705" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:681 %select_ln42_351 = select i1 %or_ln42_262, i16 %select_ln42_350, i16 %add_ln42_84

]]></Node>
<StgValue><ssdm name="select_ln42_351"/></StgValue>
</operation>

<operation id="706" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:703 %select_ln42_352 = select i1 %and_ln42_620, i1 %icmp_ln42_354, i1 %icmp_ln42_355

]]></Node>
<StgValue><ssdm name="select_ln42_352"/></StgValue>
</operation>

<operation id="707" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:704 %tmp_9149 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_85, i32 26

]]></Node>
<StgValue><ssdm name="tmp_9149"/></StgValue>
</operation>

<operation id="708" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:705 %xor_ln42_373 = xor i1 %tmp_9149, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_373"/></StgValue>
</operation>

<operation id="709" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:706 %and_ln42_621 = and i1 %icmp_ln42_353, i1 %xor_ln42_373

]]></Node>
<StgValue><ssdm name="and_ln42_621"/></StgValue>
</operation>

<operation id="710" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:707 %select_ln42_353 = select i1 %and_ln42_620, i1 %and_ln42_621, i1 %icmp_ln42_354

]]></Node>
<StgValue><ssdm name="select_ln42_353"/></StgValue>
</operation>

<operation id="711" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:708 %and_ln42_622 = and i1 %and_ln42_620, i1 %icmp_ln42_354

]]></Node>
<StgValue><ssdm name="and_ln42_622"/></StgValue>
</operation>

<operation id="712" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:709 %xor_ln42_353 = xor i1 %select_ln42_352, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_353"/></StgValue>
</operation>

<operation id="713" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:710 %or_ln42_264 = or i1 %tmp_9148, i1 %xor_ln42_353

]]></Node>
<StgValue><ssdm name="or_ln42_264"/></StgValue>
</operation>

<operation id="714" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:711 %xor_ln42_354 = xor i1 %tmp_9144, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_354"/></StgValue>
</operation>

<operation id="715" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:712 %and_ln42_623 = and i1 %or_ln42_264, i1 %xor_ln42_354

]]></Node>
<StgValue><ssdm name="and_ln42_623"/></StgValue>
</operation>

<operation id="716" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:713 %and_ln42_624 = and i1 %tmp_9148, i1 %select_ln42_353

]]></Node>
<StgValue><ssdm name="and_ln42_624"/></StgValue>
</operation>

<operation id="717" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:714 %or_ln42_283 = or i1 %and_ln42_622, i1 %and_ln42_624

]]></Node>
<StgValue><ssdm name="or_ln42_283"/></StgValue>
</operation>

<operation id="718" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:715 %xor_ln42_355 = xor i1 %or_ln42_283, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_355"/></StgValue>
</operation>

<operation id="719" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:716 %and_ln42_625 = and i1 %tmp_9144, i1 %xor_ln42_355

]]></Node>
<StgValue><ssdm name="and_ln42_625"/></StgValue>
</operation>

<operation id="720" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:717 %select_ln42_354 = select i1 %and_ln42_623, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_354"/></StgValue>
</operation>

<operation id="721" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:718 %or_ln42_265 = or i1 %and_ln42_623, i1 %and_ln42_625

]]></Node>
<StgValue><ssdm name="or_ln42_265"/></StgValue>
</operation>

<operation id="722" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:719 %select_ln42_355 = select i1 %or_ln42_265, i16 %select_ln42_354, i16 %add_ln42_85

]]></Node>
<StgValue><ssdm name="select_ln42_355"/></StgValue>
</operation>

<operation id="723" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:720 %sext_ln58 = sext i16 %select_ln42_287

]]></Node>
<StgValue><ssdm name="sext_ln58"/></StgValue>
</operation>

<operation id="724" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:721 %sext_ln58_93 = sext i16 %select_ln42_311

]]></Node>
<StgValue><ssdm name="sext_ln58_93"/></StgValue>
</operation>

<operation id="725" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:722 %add_ln58_60 = add i16 %select_ln42_311, i16 %select_ln42_287

]]></Node>
<StgValue><ssdm name="add_ln58_60"/></StgValue>
</operation>

<operation id="726" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:723 %add_ln58 = add i17 %sext_ln58_93, i17 %sext_ln58

]]></Node>
<StgValue><ssdm name="add_ln58"/></StgValue>
</operation>

<operation id="727" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:724 %tmp_9150 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58, i32 16

]]></Node>
<StgValue><ssdm name="tmp_9150"/></StgValue>
</operation>

<operation id="728" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:725 %tmp_9151 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_60, i32 15

]]></Node>
<StgValue><ssdm name="tmp_9151"/></StgValue>
</operation>

<operation id="729" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:726 %xor_ln58 = xor i1 %tmp_9150, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58"/></StgValue>
</operation>

<operation id="730" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:727 %and_ln58 = and i1 %tmp_9151, i1 %xor_ln58

]]></Node>
<StgValue><ssdm name="and_ln58"/></StgValue>
</operation>

<operation id="731" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:728 %xor_ln58_189 = xor i1 %tmp_9151, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_189"/></StgValue>
</operation>

<operation id="732" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:729 %and_ln58_93 = and i1 %tmp_9150, i1 %xor_ln58_189

]]></Node>
<StgValue><ssdm name="and_ln58_93"/></StgValue>
</operation>

<operation id="733" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:730 %xor_ln58_190 = xor i1 %tmp_9150, i1 %tmp_9151

]]></Node>
<StgValue><ssdm name="xor_ln58_190"/></StgValue>
</operation>

<operation id="734" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:731 %xor_ln58_191 = xor i1 %xor_ln58_190, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_191"/></StgValue>
</operation>

<operation id="735" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:732 %or_ln58 = or i1 %and_ln58, i1 %xor_ln58_191

]]></Node>
<StgValue><ssdm name="or_ln58"/></StgValue>
</operation>

<operation id="736" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:733 %select_ln58 = select i1 %xor_ln58_190, i16 32767, i16 %add_ln58_60

]]></Node>
<StgValue><ssdm name="select_ln58"/></StgValue>
</operation>

<operation id="737" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:734 %select_ln58_141 = select i1 %and_ln58_93, i16 32768, i16 %add_ln58_60

]]></Node>
<StgValue><ssdm name="select_ln58_141"/></StgValue>
</operation>

<operation id="738" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:735 %select_ln58_142 = select i1 %or_ln58, i16 %select_ln58, i16 %select_ln58_141

]]></Node>
<StgValue><ssdm name="select_ln58_142"/></StgValue>
</operation>

<operation id="739" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:736 %sext_ln58_94 = sext i16 %select_ln42_291

]]></Node>
<StgValue><ssdm name="sext_ln58_94"/></StgValue>
</operation>

<operation id="740" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:737 %sext_ln58_95 = sext i16 %select_ln42_315

]]></Node>
<StgValue><ssdm name="sext_ln58_95"/></StgValue>
</operation>

<operation id="741" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:738 %add_ln58_61 = add i16 %select_ln42_315, i16 %select_ln42_291

]]></Node>
<StgValue><ssdm name="add_ln58_61"/></StgValue>
</operation>

<operation id="742" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:739 %add_ln58_45 = add i17 %sext_ln58_95, i17 %sext_ln58_94

]]></Node>
<StgValue><ssdm name="add_ln58_45"/></StgValue>
</operation>

<operation id="743" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:740 %tmp_9152 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_45, i32 16

]]></Node>
<StgValue><ssdm name="tmp_9152"/></StgValue>
</operation>

<operation id="744" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:741 %tmp_9153 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_61, i32 15

]]></Node>
<StgValue><ssdm name="tmp_9153"/></StgValue>
</operation>

<operation id="745" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:742 %xor_ln58_192 = xor i1 %tmp_9152, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_192"/></StgValue>
</operation>

<operation id="746" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:743 %and_ln58_94 = and i1 %tmp_9153, i1 %xor_ln58_192

]]></Node>
<StgValue><ssdm name="and_ln58_94"/></StgValue>
</operation>

<operation id="747" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:744 %xor_ln58_193 = xor i1 %tmp_9153, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_193"/></StgValue>
</operation>

<operation id="748" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:745 %and_ln58_95 = and i1 %tmp_9152, i1 %xor_ln58_193

]]></Node>
<StgValue><ssdm name="and_ln58_95"/></StgValue>
</operation>

<operation id="749" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:746 %xor_ln58_194 = xor i1 %tmp_9152, i1 %tmp_9153

]]></Node>
<StgValue><ssdm name="xor_ln58_194"/></StgValue>
</operation>

<operation id="750" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:747 %xor_ln58_195 = xor i1 %xor_ln58_194, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_195"/></StgValue>
</operation>

<operation id="751" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:748 %or_ln58_45 = or i1 %and_ln58_94, i1 %xor_ln58_195

]]></Node>
<StgValue><ssdm name="or_ln58_45"/></StgValue>
</operation>

<operation id="752" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:749 %select_ln58_143 = select i1 %xor_ln58_194, i16 32767, i16 %add_ln58_61

]]></Node>
<StgValue><ssdm name="select_ln58_143"/></StgValue>
</operation>

<operation id="753" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:750 %select_ln58_144 = select i1 %and_ln58_95, i16 32768, i16 %add_ln58_61

]]></Node>
<StgValue><ssdm name="select_ln58_144"/></StgValue>
</operation>

<operation id="754" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:751 %select_ln58_145 = select i1 %or_ln58_45, i16 %select_ln58_143, i16 %select_ln58_144

]]></Node>
<StgValue><ssdm name="select_ln58_145"/></StgValue>
</operation>

<operation id="755" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:752 %sext_ln58_96 = sext i16 %select_ln42_295

]]></Node>
<StgValue><ssdm name="sext_ln58_96"/></StgValue>
</operation>

<operation id="756" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:753 %sext_ln58_97 = sext i16 %select_ln42_319

]]></Node>
<StgValue><ssdm name="sext_ln58_97"/></StgValue>
</operation>

<operation id="757" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:754 %add_ln58_62 = add i16 %select_ln42_319, i16 %select_ln42_295

]]></Node>
<StgValue><ssdm name="add_ln58_62"/></StgValue>
</operation>

<operation id="758" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:755 %add_ln58_46 = add i17 %sext_ln58_97, i17 %sext_ln58_96

]]></Node>
<StgValue><ssdm name="add_ln58_46"/></StgValue>
</operation>

<operation id="759" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:756 %tmp_9154 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_46, i32 16

]]></Node>
<StgValue><ssdm name="tmp_9154"/></StgValue>
</operation>

<operation id="760" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:757 %tmp_9155 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_62, i32 15

]]></Node>
<StgValue><ssdm name="tmp_9155"/></StgValue>
</operation>

<operation id="761" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:758 %xor_ln58_196 = xor i1 %tmp_9154, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_196"/></StgValue>
</operation>

<operation id="762" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:759 %and_ln58_96 = and i1 %tmp_9155, i1 %xor_ln58_196

]]></Node>
<StgValue><ssdm name="and_ln58_96"/></StgValue>
</operation>

<operation id="763" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:760 %xor_ln58_197 = xor i1 %tmp_9155, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_197"/></StgValue>
</operation>

<operation id="764" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:761 %and_ln58_97 = and i1 %tmp_9154, i1 %xor_ln58_197

]]></Node>
<StgValue><ssdm name="and_ln58_97"/></StgValue>
</operation>

<operation id="765" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:762 %xor_ln58_198 = xor i1 %tmp_9154, i1 %tmp_9155

]]></Node>
<StgValue><ssdm name="xor_ln58_198"/></StgValue>
</operation>

<operation id="766" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:763 %xor_ln58_199 = xor i1 %xor_ln58_198, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_199"/></StgValue>
</operation>

<operation id="767" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:764 %or_ln58_46 = or i1 %and_ln58_96, i1 %xor_ln58_199

]]></Node>
<StgValue><ssdm name="or_ln58_46"/></StgValue>
</operation>

<operation id="768" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:765 %select_ln58_146 = select i1 %xor_ln58_198, i16 32767, i16 %add_ln58_62

]]></Node>
<StgValue><ssdm name="select_ln58_146"/></StgValue>
</operation>

<operation id="769" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:766 %select_ln58_147 = select i1 %and_ln58_97, i16 32768, i16 %add_ln58_62

]]></Node>
<StgValue><ssdm name="select_ln58_147"/></StgValue>
</operation>

<operation id="770" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:767 %select_ln58_148 = select i1 %or_ln58_46, i16 %select_ln58_146, i16 %select_ln58_147

]]></Node>
<StgValue><ssdm name="select_ln58_148"/></StgValue>
</operation>

<operation id="771" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:768 %sext_ln58_98 = sext i16 %select_ln42_299

]]></Node>
<StgValue><ssdm name="sext_ln58_98"/></StgValue>
</operation>

<operation id="772" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:769 %sext_ln58_99 = sext i16 %select_ln42_323

]]></Node>
<StgValue><ssdm name="sext_ln58_99"/></StgValue>
</operation>

<operation id="773" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:770 %add_ln58_63 = add i16 %select_ln42_323, i16 %select_ln42_299

]]></Node>
<StgValue><ssdm name="add_ln58_63"/></StgValue>
</operation>

<operation id="774" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:771 %add_ln58_47 = add i17 %sext_ln58_99, i17 %sext_ln58_98

]]></Node>
<StgValue><ssdm name="add_ln58_47"/></StgValue>
</operation>

<operation id="775" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:772 %tmp_9156 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_47, i32 16

]]></Node>
<StgValue><ssdm name="tmp_9156"/></StgValue>
</operation>

<operation id="776" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:773 %tmp_9157 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_63, i32 15

]]></Node>
<StgValue><ssdm name="tmp_9157"/></StgValue>
</operation>

<operation id="777" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:774 %xor_ln58_200 = xor i1 %tmp_9156, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_200"/></StgValue>
</operation>

<operation id="778" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:775 %and_ln58_98 = and i1 %tmp_9157, i1 %xor_ln58_200

]]></Node>
<StgValue><ssdm name="and_ln58_98"/></StgValue>
</operation>

<operation id="779" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:776 %xor_ln58_201 = xor i1 %tmp_9157, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_201"/></StgValue>
</operation>

<operation id="780" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:777 %and_ln58_99 = and i1 %tmp_9156, i1 %xor_ln58_201

]]></Node>
<StgValue><ssdm name="and_ln58_99"/></StgValue>
</operation>

<operation id="781" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:778 %xor_ln58_202 = xor i1 %tmp_9156, i1 %tmp_9157

]]></Node>
<StgValue><ssdm name="xor_ln58_202"/></StgValue>
</operation>

<operation id="782" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:779 %xor_ln58_203 = xor i1 %xor_ln58_202, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_203"/></StgValue>
</operation>

<operation id="783" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:780 %or_ln58_47 = or i1 %and_ln58_98, i1 %xor_ln58_203

]]></Node>
<StgValue><ssdm name="or_ln58_47"/></StgValue>
</operation>

<operation id="784" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:781 %select_ln58_149 = select i1 %xor_ln58_202, i16 32767, i16 %add_ln58_63

]]></Node>
<StgValue><ssdm name="select_ln58_149"/></StgValue>
</operation>

<operation id="785" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:782 %select_ln58_150 = select i1 %and_ln58_99, i16 32768, i16 %add_ln58_63

]]></Node>
<StgValue><ssdm name="select_ln58_150"/></StgValue>
</operation>

<operation id="786" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:783 %select_ln58_151 = select i1 %or_ln58_47, i16 %select_ln58_149, i16 %select_ln58_150

]]></Node>
<StgValue><ssdm name="select_ln58_151"/></StgValue>
</operation>

<operation id="787" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:784 %sext_ln58_100 = sext i16 %select_ln42_303

]]></Node>
<StgValue><ssdm name="sext_ln58_100"/></StgValue>
</operation>

<operation id="788" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:785 %sext_ln58_101 = sext i16 %select_ln42_327

]]></Node>
<StgValue><ssdm name="sext_ln58_101"/></StgValue>
</operation>

<operation id="789" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:786 %add_ln58_64 = add i16 %select_ln42_327, i16 %select_ln42_303

]]></Node>
<StgValue><ssdm name="add_ln58_64"/></StgValue>
</operation>

<operation id="790" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:787 %add_ln58_48 = add i17 %sext_ln58_101, i17 %sext_ln58_100

]]></Node>
<StgValue><ssdm name="add_ln58_48"/></StgValue>
</operation>

<operation id="791" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:788 %tmp_9158 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_48, i32 16

]]></Node>
<StgValue><ssdm name="tmp_9158"/></StgValue>
</operation>

<operation id="792" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:789 %tmp_9159 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_64, i32 15

]]></Node>
<StgValue><ssdm name="tmp_9159"/></StgValue>
</operation>

<operation id="793" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:790 %xor_ln58_204 = xor i1 %tmp_9158, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_204"/></StgValue>
</operation>

<operation id="794" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:791 %and_ln58_100 = and i1 %tmp_9159, i1 %xor_ln58_204

]]></Node>
<StgValue><ssdm name="and_ln58_100"/></StgValue>
</operation>

<operation id="795" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:792 %xor_ln58_205 = xor i1 %tmp_9159, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_205"/></StgValue>
</operation>

<operation id="796" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:793 %and_ln58_101 = and i1 %tmp_9158, i1 %xor_ln58_205

]]></Node>
<StgValue><ssdm name="and_ln58_101"/></StgValue>
</operation>

<operation id="797" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:794 %xor_ln58_206 = xor i1 %tmp_9158, i1 %tmp_9159

]]></Node>
<StgValue><ssdm name="xor_ln58_206"/></StgValue>
</operation>

<operation id="798" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:795 %xor_ln58_207 = xor i1 %xor_ln58_206, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_207"/></StgValue>
</operation>

<operation id="799" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:796 %or_ln58_48 = or i1 %and_ln58_100, i1 %xor_ln58_207

]]></Node>
<StgValue><ssdm name="or_ln58_48"/></StgValue>
</operation>

<operation id="800" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:797 %select_ln58_152 = select i1 %xor_ln58_206, i16 32767, i16 %add_ln58_64

]]></Node>
<StgValue><ssdm name="select_ln58_152"/></StgValue>
</operation>

<operation id="801" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:798 %select_ln58_153 = select i1 %and_ln58_101, i16 32768, i16 %add_ln58_64

]]></Node>
<StgValue><ssdm name="select_ln58_153"/></StgValue>
</operation>

<operation id="802" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:799 %select_ln58_154 = select i1 %or_ln58_48, i16 %select_ln58_152, i16 %select_ln58_153

]]></Node>
<StgValue><ssdm name="select_ln58_154"/></StgValue>
</operation>

<operation id="803" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:800 %sext_ln58_102 = sext i16 %select_ln42_307

]]></Node>
<StgValue><ssdm name="sext_ln58_102"/></StgValue>
</operation>

<operation id="804" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:801 %sext_ln58_103 = sext i16 %select_ln42_331

]]></Node>
<StgValue><ssdm name="sext_ln58_103"/></StgValue>
</operation>

<operation id="805" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:802 %add_ln58_65 = add i16 %select_ln42_331, i16 %select_ln42_307

]]></Node>
<StgValue><ssdm name="add_ln58_65"/></StgValue>
</operation>

<operation id="806" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:803 %add_ln58_49 = add i17 %sext_ln58_103, i17 %sext_ln58_102

]]></Node>
<StgValue><ssdm name="add_ln58_49"/></StgValue>
</operation>

<operation id="807" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:804 %tmp_9160 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_49, i32 16

]]></Node>
<StgValue><ssdm name="tmp_9160"/></StgValue>
</operation>

<operation id="808" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:805 %tmp_9161 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_65, i32 15

]]></Node>
<StgValue><ssdm name="tmp_9161"/></StgValue>
</operation>

<operation id="809" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:806 %xor_ln58_208 = xor i1 %tmp_9160, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_208"/></StgValue>
</operation>

<operation id="810" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:807 %and_ln58_102 = and i1 %tmp_9161, i1 %xor_ln58_208

]]></Node>
<StgValue><ssdm name="and_ln58_102"/></StgValue>
</operation>

<operation id="811" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:808 %xor_ln58_209 = xor i1 %tmp_9161, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_209"/></StgValue>
</operation>

<operation id="812" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:809 %and_ln58_103 = and i1 %tmp_9160, i1 %xor_ln58_209

]]></Node>
<StgValue><ssdm name="and_ln58_103"/></StgValue>
</operation>

<operation id="813" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:810 %xor_ln58_210 = xor i1 %tmp_9160, i1 %tmp_9161

]]></Node>
<StgValue><ssdm name="xor_ln58_210"/></StgValue>
</operation>

<operation id="814" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:811 %xor_ln58_211 = xor i1 %xor_ln58_210, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_211"/></StgValue>
</operation>

<operation id="815" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:812 %or_ln58_49 = or i1 %and_ln58_102, i1 %xor_ln58_211

]]></Node>
<StgValue><ssdm name="or_ln58_49"/></StgValue>
</operation>

<operation id="816" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:813 %select_ln58_155 = select i1 %xor_ln58_210, i16 32767, i16 %add_ln58_65

]]></Node>
<StgValue><ssdm name="select_ln58_155"/></StgValue>
</operation>

<operation id="817" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:814 %select_ln58_156 = select i1 %and_ln58_103, i16 32768, i16 %add_ln58_65

]]></Node>
<StgValue><ssdm name="select_ln58_156"/></StgValue>
</operation>

<operation id="818" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:815 %select_ln58_157 = select i1 %or_ln58_49, i16 %select_ln58_155, i16 %select_ln58_156

]]></Node>
<StgValue><ssdm name="select_ln58_157"/></StgValue>
</operation>

<operation id="819" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:816 %sext_ln58_104 = sext i16 %select_ln58_142

]]></Node>
<StgValue><ssdm name="sext_ln58_104"/></StgValue>
</operation>

<operation id="820" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:817 %sext_ln58_105 = sext i16 %select_ln42_335

]]></Node>
<StgValue><ssdm name="sext_ln58_105"/></StgValue>
</operation>

<operation id="821" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:818 %add_ln58_66 = add i16 %select_ln42_335, i16 %select_ln58_142

]]></Node>
<StgValue><ssdm name="add_ln58_66"/></StgValue>
</operation>

<operation id="822" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:819 %add_ln58_50 = add i17 %sext_ln58_105, i17 %sext_ln58_104

]]></Node>
<StgValue><ssdm name="add_ln58_50"/></StgValue>
</operation>

<operation id="823" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:820 %tmp_9162 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_50, i32 16

]]></Node>
<StgValue><ssdm name="tmp_9162"/></StgValue>
</operation>

<operation id="824" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:821 %tmp_9163 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_66, i32 15

]]></Node>
<StgValue><ssdm name="tmp_9163"/></StgValue>
</operation>

<operation id="825" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:822 %xor_ln58_212 = xor i1 %tmp_9162, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_212"/></StgValue>
</operation>

<operation id="826" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:823 %and_ln58_104 = and i1 %tmp_9163, i1 %xor_ln58_212

]]></Node>
<StgValue><ssdm name="and_ln58_104"/></StgValue>
</operation>

<operation id="827" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:824 %xor_ln58_213 = xor i1 %tmp_9163, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_213"/></StgValue>
</operation>

<operation id="828" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:825 %and_ln58_105 = and i1 %tmp_9162, i1 %xor_ln58_213

]]></Node>
<StgValue><ssdm name="and_ln58_105"/></StgValue>
</operation>

<operation id="829" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:826 %xor_ln58_214 = xor i1 %tmp_9162, i1 %tmp_9163

]]></Node>
<StgValue><ssdm name="xor_ln58_214"/></StgValue>
</operation>

<operation id="830" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:827 %xor_ln58_215 = xor i1 %xor_ln58_214, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_215"/></StgValue>
</operation>

<operation id="831" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:828 %or_ln58_50 = or i1 %and_ln58_104, i1 %xor_ln58_215

]]></Node>
<StgValue><ssdm name="or_ln58_50"/></StgValue>
</operation>

<operation id="832" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:829 %select_ln58_158 = select i1 %xor_ln58_214, i16 32767, i16 %add_ln58_66

]]></Node>
<StgValue><ssdm name="select_ln58_158"/></StgValue>
</operation>

<operation id="833" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:830 %select_ln58_159 = select i1 %and_ln58_105, i16 32768, i16 %add_ln58_66

]]></Node>
<StgValue><ssdm name="select_ln58_159"/></StgValue>
</operation>

<operation id="834" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:831 %select_ln58_160 = select i1 %or_ln58_50, i16 %select_ln58_158, i16 %select_ln58_159

]]></Node>
<StgValue><ssdm name="select_ln58_160"/></StgValue>
</operation>

<operation id="835" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:832 %sext_ln58_106 = sext i16 %select_ln58_145

]]></Node>
<StgValue><ssdm name="sext_ln58_106"/></StgValue>
</operation>

<operation id="836" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:833 %sext_ln58_107 = sext i16 %select_ln42_339

]]></Node>
<StgValue><ssdm name="sext_ln58_107"/></StgValue>
</operation>

<operation id="837" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:834 %add_ln58_67 = add i16 %select_ln42_339, i16 %select_ln58_145

]]></Node>
<StgValue><ssdm name="add_ln58_67"/></StgValue>
</operation>

<operation id="838" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:835 %add_ln58_51 = add i17 %sext_ln58_107, i17 %sext_ln58_106

]]></Node>
<StgValue><ssdm name="add_ln58_51"/></StgValue>
</operation>

<operation id="839" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:836 %tmp_9164 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_51, i32 16

]]></Node>
<StgValue><ssdm name="tmp_9164"/></StgValue>
</operation>

<operation id="840" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:837 %tmp_9165 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_67, i32 15

]]></Node>
<StgValue><ssdm name="tmp_9165"/></StgValue>
</operation>

<operation id="841" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:838 %xor_ln58_216 = xor i1 %tmp_9164, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_216"/></StgValue>
</operation>

<operation id="842" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:839 %and_ln58_106 = and i1 %tmp_9165, i1 %xor_ln58_216

]]></Node>
<StgValue><ssdm name="and_ln58_106"/></StgValue>
</operation>

<operation id="843" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:840 %xor_ln58_217 = xor i1 %tmp_9165, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_217"/></StgValue>
</operation>

<operation id="844" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:841 %and_ln58_107 = and i1 %tmp_9164, i1 %xor_ln58_217

]]></Node>
<StgValue><ssdm name="and_ln58_107"/></StgValue>
</operation>

<operation id="845" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:842 %xor_ln58_218 = xor i1 %tmp_9164, i1 %tmp_9165

]]></Node>
<StgValue><ssdm name="xor_ln58_218"/></StgValue>
</operation>

<operation id="846" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:843 %xor_ln58_219 = xor i1 %xor_ln58_218, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_219"/></StgValue>
</operation>

<operation id="847" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:844 %or_ln58_51 = or i1 %and_ln58_106, i1 %xor_ln58_219

]]></Node>
<StgValue><ssdm name="or_ln58_51"/></StgValue>
</operation>

<operation id="848" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:845 %select_ln58_161 = select i1 %xor_ln58_218, i16 32767, i16 %add_ln58_67

]]></Node>
<StgValue><ssdm name="select_ln58_161"/></StgValue>
</operation>

<operation id="849" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:846 %select_ln58_162 = select i1 %and_ln58_107, i16 32768, i16 %add_ln58_67

]]></Node>
<StgValue><ssdm name="select_ln58_162"/></StgValue>
</operation>

<operation id="850" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:847 %select_ln58_163 = select i1 %or_ln58_51, i16 %select_ln58_161, i16 %select_ln58_162

]]></Node>
<StgValue><ssdm name="select_ln58_163"/></StgValue>
</operation>

<operation id="851" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:848 %sext_ln58_108 = sext i16 %select_ln58_148

]]></Node>
<StgValue><ssdm name="sext_ln58_108"/></StgValue>
</operation>

<operation id="852" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:849 %sext_ln58_109 = sext i16 %select_ln42_343

]]></Node>
<StgValue><ssdm name="sext_ln58_109"/></StgValue>
</operation>

<operation id="853" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:850 %add_ln58_68 = add i16 %select_ln42_343, i16 %select_ln58_148

]]></Node>
<StgValue><ssdm name="add_ln58_68"/></StgValue>
</operation>

<operation id="854" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:851 %add_ln58_52 = add i17 %sext_ln58_109, i17 %sext_ln58_108

]]></Node>
<StgValue><ssdm name="add_ln58_52"/></StgValue>
</operation>

<operation id="855" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:852 %tmp_9166 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_52, i32 16

]]></Node>
<StgValue><ssdm name="tmp_9166"/></StgValue>
</operation>

<operation id="856" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:853 %tmp_9167 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_68, i32 15

]]></Node>
<StgValue><ssdm name="tmp_9167"/></StgValue>
</operation>

<operation id="857" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:854 %xor_ln58_220 = xor i1 %tmp_9166, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_220"/></StgValue>
</operation>

<operation id="858" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:855 %and_ln58_108 = and i1 %tmp_9167, i1 %xor_ln58_220

]]></Node>
<StgValue><ssdm name="and_ln58_108"/></StgValue>
</operation>

<operation id="859" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:856 %xor_ln58_221 = xor i1 %tmp_9167, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_221"/></StgValue>
</operation>

<operation id="860" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:857 %and_ln58_109 = and i1 %tmp_9166, i1 %xor_ln58_221

]]></Node>
<StgValue><ssdm name="and_ln58_109"/></StgValue>
</operation>

<operation id="861" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:858 %xor_ln58_222 = xor i1 %tmp_9166, i1 %tmp_9167

]]></Node>
<StgValue><ssdm name="xor_ln58_222"/></StgValue>
</operation>

<operation id="862" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:859 %xor_ln58_223 = xor i1 %xor_ln58_222, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_223"/></StgValue>
</operation>

<operation id="863" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:860 %or_ln58_52 = or i1 %and_ln58_108, i1 %xor_ln58_223

]]></Node>
<StgValue><ssdm name="or_ln58_52"/></StgValue>
</operation>

<operation id="864" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:861 %select_ln58_164 = select i1 %xor_ln58_222, i16 32767, i16 %add_ln58_68

]]></Node>
<StgValue><ssdm name="select_ln58_164"/></StgValue>
</operation>

<operation id="865" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:862 %select_ln58_165 = select i1 %and_ln58_109, i16 32768, i16 %add_ln58_68

]]></Node>
<StgValue><ssdm name="select_ln58_165"/></StgValue>
</operation>

<operation id="866" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:863 %select_ln58_166 = select i1 %or_ln58_52, i16 %select_ln58_164, i16 %select_ln58_165

]]></Node>
<StgValue><ssdm name="select_ln58_166"/></StgValue>
</operation>

<operation id="867" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:864 %sext_ln58_110 = sext i16 %select_ln58_151

]]></Node>
<StgValue><ssdm name="sext_ln58_110"/></StgValue>
</operation>

<operation id="868" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:865 %sext_ln58_111 = sext i16 %select_ln42_347

]]></Node>
<StgValue><ssdm name="sext_ln58_111"/></StgValue>
</operation>

<operation id="869" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:866 %add_ln58_69 = add i16 %select_ln42_347, i16 %select_ln58_151

]]></Node>
<StgValue><ssdm name="add_ln58_69"/></StgValue>
</operation>

<operation id="870" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:867 %add_ln58_53 = add i17 %sext_ln58_111, i17 %sext_ln58_110

]]></Node>
<StgValue><ssdm name="add_ln58_53"/></StgValue>
</operation>

<operation id="871" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:868 %tmp_9168 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_53, i32 16

]]></Node>
<StgValue><ssdm name="tmp_9168"/></StgValue>
</operation>

<operation id="872" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:869 %tmp_9169 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_69, i32 15

]]></Node>
<StgValue><ssdm name="tmp_9169"/></StgValue>
</operation>

<operation id="873" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:870 %xor_ln58_224 = xor i1 %tmp_9168, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_224"/></StgValue>
</operation>

<operation id="874" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:871 %and_ln58_110 = and i1 %tmp_9169, i1 %xor_ln58_224

]]></Node>
<StgValue><ssdm name="and_ln58_110"/></StgValue>
</operation>

<operation id="875" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:872 %xor_ln58_225 = xor i1 %tmp_9169, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_225"/></StgValue>
</operation>

<operation id="876" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:873 %and_ln58_111 = and i1 %tmp_9168, i1 %xor_ln58_225

]]></Node>
<StgValue><ssdm name="and_ln58_111"/></StgValue>
</operation>

<operation id="877" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:874 %xor_ln58_226 = xor i1 %tmp_9168, i1 %tmp_9169

]]></Node>
<StgValue><ssdm name="xor_ln58_226"/></StgValue>
</operation>

<operation id="878" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:875 %xor_ln58_227 = xor i1 %xor_ln58_226, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_227"/></StgValue>
</operation>

<operation id="879" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:876 %or_ln58_53 = or i1 %and_ln58_110, i1 %xor_ln58_227

]]></Node>
<StgValue><ssdm name="or_ln58_53"/></StgValue>
</operation>

<operation id="880" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:877 %select_ln58_167 = select i1 %xor_ln58_226, i16 32767, i16 %add_ln58_69

]]></Node>
<StgValue><ssdm name="select_ln58_167"/></StgValue>
</operation>

<operation id="881" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:878 %select_ln58_168 = select i1 %and_ln58_111, i16 32768, i16 %add_ln58_69

]]></Node>
<StgValue><ssdm name="select_ln58_168"/></StgValue>
</operation>

<operation id="882" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:879 %select_ln58_169 = select i1 %or_ln58_53, i16 %select_ln58_167, i16 %select_ln58_168

]]></Node>
<StgValue><ssdm name="select_ln58_169"/></StgValue>
</operation>

<operation id="883" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:880 %sext_ln58_112 = sext i16 %select_ln58_154

]]></Node>
<StgValue><ssdm name="sext_ln58_112"/></StgValue>
</operation>

<operation id="884" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:881 %sext_ln58_113 = sext i16 %select_ln42_351

]]></Node>
<StgValue><ssdm name="sext_ln58_113"/></StgValue>
</operation>

<operation id="885" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:882 %add_ln58_70 = add i16 %select_ln42_351, i16 %select_ln58_154

]]></Node>
<StgValue><ssdm name="add_ln58_70"/></StgValue>
</operation>

<operation id="886" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:883 %add_ln58_54 = add i17 %sext_ln58_113, i17 %sext_ln58_112

]]></Node>
<StgValue><ssdm name="add_ln58_54"/></StgValue>
</operation>

<operation id="887" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:884 %tmp_9170 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_54, i32 16

]]></Node>
<StgValue><ssdm name="tmp_9170"/></StgValue>
</operation>

<operation id="888" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:885 %tmp_9171 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_70, i32 15

]]></Node>
<StgValue><ssdm name="tmp_9171"/></StgValue>
</operation>

<operation id="889" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:886 %xor_ln58_228 = xor i1 %tmp_9170, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_228"/></StgValue>
</operation>

<operation id="890" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:887 %and_ln58_112 = and i1 %tmp_9171, i1 %xor_ln58_228

]]></Node>
<StgValue><ssdm name="and_ln58_112"/></StgValue>
</operation>

<operation id="891" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:888 %xor_ln58_229 = xor i1 %tmp_9171, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_229"/></StgValue>
</operation>

<operation id="892" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:889 %and_ln58_113 = and i1 %tmp_9170, i1 %xor_ln58_229

]]></Node>
<StgValue><ssdm name="and_ln58_113"/></StgValue>
</operation>

<operation id="893" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:890 %xor_ln58_230 = xor i1 %tmp_9170, i1 %tmp_9171

]]></Node>
<StgValue><ssdm name="xor_ln58_230"/></StgValue>
</operation>

<operation id="894" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:891 %xor_ln58_231 = xor i1 %xor_ln58_230, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_231"/></StgValue>
</operation>

<operation id="895" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:892 %or_ln58_54 = or i1 %and_ln58_112, i1 %xor_ln58_231

]]></Node>
<StgValue><ssdm name="or_ln58_54"/></StgValue>
</operation>

<operation id="896" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:893 %select_ln58_170 = select i1 %xor_ln58_230, i16 32767, i16 %add_ln58_70

]]></Node>
<StgValue><ssdm name="select_ln58_170"/></StgValue>
</operation>

<operation id="897" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:894 %select_ln58_171 = select i1 %and_ln58_113, i16 32768, i16 %add_ln58_70

]]></Node>
<StgValue><ssdm name="select_ln58_171"/></StgValue>
</operation>

<operation id="898" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:895 %select_ln58_172 = select i1 %or_ln58_54, i16 %select_ln58_170, i16 %select_ln58_171

]]></Node>
<StgValue><ssdm name="select_ln58_172"/></StgValue>
</operation>

<operation id="899" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:896 %sext_ln58_114 = sext i16 %select_ln58_157

]]></Node>
<StgValue><ssdm name="sext_ln58_114"/></StgValue>
</operation>

<operation id="900" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:897 %sext_ln58_115 = sext i16 %select_ln42_355

]]></Node>
<StgValue><ssdm name="sext_ln58_115"/></StgValue>
</operation>

<operation id="901" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:898 %add_ln58_71 = add i16 %select_ln42_355, i16 %select_ln58_157

]]></Node>
<StgValue><ssdm name="add_ln58_71"/></StgValue>
</operation>

<operation id="902" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:899 %add_ln58_55 = add i17 %sext_ln58_115, i17 %sext_ln58_114

]]></Node>
<StgValue><ssdm name="add_ln58_55"/></StgValue>
</operation>

<operation id="903" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:900 %tmp_9172 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_55, i32 16

]]></Node>
<StgValue><ssdm name="tmp_9172"/></StgValue>
</operation>

<operation id="904" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:901 %tmp_9173 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_71, i32 15

]]></Node>
<StgValue><ssdm name="tmp_9173"/></StgValue>
</operation>

<operation id="905" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:902 %xor_ln58_232 = xor i1 %tmp_9172, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_232"/></StgValue>
</operation>

<operation id="906" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:903 %and_ln58_114 = and i1 %tmp_9173, i1 %xor_ln58_232

]]></Node>
<StgValue><ssdm name="and_ln58_114"/></StgValue>
</operation>

<operation id="907" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:904 %xor_ln58_233 = xor i1 %tmp_9173, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_233"/></StgValue>
</operation>

<operation id="908" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:905 %and_ln58_115 = and i1 %tmp_9172, i1 %xor_ln58_233

]]></Node>
<StgValue><ssdm name="and_ln58_115"/></StgValue>
</operation>

<operation id="909" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:906 %xor_ln58_234 = xor i1 %tmp_9172, i1 %tmp_9173

]]></Node>
<StgValue><ssdm name="xor_ln58_234"/></StgValue>
</operation>

<operation id="910" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:907 %xor_ln58_235 = xor i1 %xor_ln58_234, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_235"/></StgValue>
</operation>

<operation id="911" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:908 %or_ln58_55 = or i1 %and_ln58_114, i1 %xor_ln58_235

]]></Node>
<StgValue><ssdm name="or_ln58_55"/></StgValue>
</operation>

<operation id="912" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:909 %select_ln58_173 = select i1 %xor_ln58_234, i16 32767, i16 %add_ln58_71

]]></Node>
<StgValue><ssdm name="select_ln58_173"/></StgValue>
</operation>

<operation id="913" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:910 %select_ln58_174 = select i1 %and_ln58_115, i16 32768, i16 %add_ln58_71

]]></Node>
<StgValue><ssdm name="select_ln58_174"/></StgValue>
</operation>

<operation id="914" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:911 %select_ln58_175 = select i1 %or_ln58_55, i16 %select_ln58_173, i16 %select_ln58_174

]]></Node>
<StgValue><ssdm name="select_ln58_175"/></StgValue>
</operation>

<operation id="915" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="96" op_0_bw="96" op_1_bw="16">
<![CDATA[
entry_ifconv:912 %mrv = insertvalue i96 <undef>, i16 %select_ln58_160

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="916" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="96" op_0_bw="96" op_1_bw="16">
<![CDATA[
entry_ifconv:913 %mrv_1 = insertvalue i96 %mrv, i16 %select_ln58_163

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="917" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="96" op_0_bw="96" op_1_bw="16">
<![CDATA[
entry_ifconv:914 %mrv_2 = insertvalue i96 %mrv_1, i16 %select_ln58_166

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="918" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="96" op_0_bw="96" op_1_bw="16">
<![CDATA[
entry_ifconv:915 %mrv_3 = insertvalue i96 %mrv_2, i16 %select_ln58_169

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="919" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="96" op_0_bw="96" op_1_bw="16">
<![CDATA[
entry_ifconv:916 %mrv_4 = insertvalue i96 %mrv_3, i16 %select_ln58_172

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="920" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="96" op_0_bw="96" op_1_bw="16">
<![CDATA[
entry_ifconv:917 %mrv_5 = insertvalue i96 %mrv_4, i16 %select_ln58_175

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="921" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="0" op_0_bw="96">
<![CDATA[
entry_ifconv:918 %ret_ln68 = ret i96 %mrv_5

]]></Node>
<StgValue><ssdm name="ret_ln68"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
