==27543== Cachegrind, a cache and branch-prediction profiler
==27543== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==27543== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==27543== Command: ./mser .
==27543== 
--27543-- warning: L3 cache found, using its data for the LL simulation.
--27543-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--27543-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
LRU cache replacement will be used
==27543== 
==27543== Process terminating with default action of signal 15 (SIGTERM)
==27543==    at 0x10CB1A: mser (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27543==    by 0x108B07: main (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27543== 
==27543== I   refs:      1,705,960,557
==27543== I1  misses:            2,007
==27543== LLi misses:            1,203
==27543== I1  miss rate:          0.00%
==27543== LLi miss rate:          0.00%
==27543== 
==27543== D   refs:        723,537,215  (490,106,228 rd   + 233,430,987 wr)
==27543== D1  misses:        4,140,892  (  2,660,216 rd   +   1,480,676 wr)
==27543== LLd misses:        1,061,443  (     17,628 rd   +   1,043,815 wr)
==27543== D1  miss rate:           0.6% (        0.5%     +         0.6%  )
==27543== LLd miss rate:           0.1% (        0.0%     +         0.4%  )
==27543== 
==27543== LL refs:           4,142,899  (  2,662,223 rd   +   1,480,676 wr)
==27543== LL misses:         1,062,646  (     18,831 rd   +   1,043,815 wr)
==27543== LL miss rate:            0.0% (        0.0%     +         0.4%  )
