Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Oct  1 11:12:06 2025
| Host         : SWIFT-X-16 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_Student_control_sets_placed.rpt
| Design       : Top_Student
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    13 |
| Unused register locations in slices containing registers |    40 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|    16+ |           12 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              22 |            9 |
| No           | No                    | Yes                    |              26 |            5 |
| No           | Yes                   | No                     |             192 |           37 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             168 |           23 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------+---------------------------+------------------+----------------+
|  Clock Signal  |            Enable Signal           |      Set/Reset Signal     | Slice Load Count | Bel Load Count |
+----------------+------------------------------------+---------------------------+------------------+----------------+
| ~clk6p25_BUFG  |                                    |                           |                1 |              2 |
|  clk_IBUF_BUFG | dbL/debounce_counter[7]_i_2_n_0    | dbL/debounce_counter      |                2 |             16 |
|  clk_IBUF_BUFG | dbL/pulse_counter                  | dbL/debounce_counter      |                1 |             16 |
|  clk_IBUF_BUFG | dbR/debounce_counter[7]_i_2__0_n_0 | dbR/debounce_counter      |                3 |             16 |
|  clk_IBUF_BUFG | dbR/pulse_counter                  | dbR/debounce_counter      |                3 |             16 |
|  clk_IBUF_BUFG |                                    |                           |                8 |             20 |
|  clk_IBUF_BUFG |                                    | btnC_IBUF                 |                5 |             26 |
|  clk_IBUF_BUFG |                                    | dbL/clear                 |                5 |             34 |
|  clk_IBUF_BUFG |                                    | dbR/clear                 |                5 |             34 |
| ~clk6p25_BUFG  |                                    | btnC_IBUF                 |                4 |             34 |
| ~clk6p25_BUFG  | oled/delay[0]_i_1_n_0              | btnC_IBUF                 |                5 |             40 |
| ~clk6p25_BUFG  | oled/FSM_onehot_state[31]_i_1_n_0  | btnC_IBUF                 |                9 |             64 |
| ~clk6p25_BUFG  |                                    | oled/spi_word[39]_i_1_n_0 |               23 |             90 |
+----------------+------------------------------------+---------------------------+------------------+----------------+


