LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;
ENTITY Counter_55 IS
	PORT(CLK, RST, EN : IN STD_LOGIC;
		  CQ   : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
		  COUT : OUT STD_LOGIC);
END Counter_55;

ARCHITECTURE BEHAV OF Counter_55 IS
BEGIN
	PROCESS(CLK, RST, EN)
	VARIABLE CQI : STD_LOGIC_VECTOR(7 DOWNTO 0);
	BEGIN
		IF RST = '1' THEN
		 CQI := (OTHERS => "00110111");
		ELSIF CLK'EVENT AND CLK = '0' THEN
			IF EN = '1' THEN
				IF CQI > 0 THEN
				 CQI := CQI - 1;
				ELSE CQI := (OTHERS => '0');
				END IF;
			END IF;
		END IF;
		IF CQI = 0 THEN
		 COUT<= '1';
		ELSE COUT <= '0';
		END IF;
		CQ <= CQI;
	END PROCESS;
END BEHAV;