vhdl work "C:\Users\ddvergsten\Documents\GitHub\VHDLExamples\ch04\list_ch04_17_18_watch.vhd"
vhdl work "C:\Users\ddvergsten\Documents\GitHub\VHDLExamples\ch04\list_ch04_15_disp_hex.vhd"
vhdl work "C:\Users\ddvergsten\Documents\GitHub\VHDLExamples\ch04\list_ch04_19_watch_test.vhd"
