INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Thu Jan  9 17:38:50 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing
| Design       : kernel_3mm
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.540ns  (required time - arrival time)
  Source:                 lsq5/handshake_lsq_lsq5_core/ldq_port_idx_5_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lsq5/handshake_lsq_lsq5_core/stq_addr_2_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        5.947ns  (logic 1.797ns (30.217%)  route 4.150ns (69.783%))
  Logic Levels:           17  (CARRY4=9 LUT2=1 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.104ns = ( 5.104 - 4.000 ) 
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7070, unset)         1.393     1.393    lsq5/handshake_lsq_lsq5_core/clk
    SLICE_X59Y90         FDRE                                         r  lsq5/handshake_lsq_lsq5_core/ldq_port_idx_5_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y90         FDRE (Prop_fdre_C_Q)         0.223     1.616 f  lsq5/handshake_lsq_lsq5_core/ldq_port_idx_5_q_reg[0]/Q
                         net (fo=23, routed)          0.463     2.079    lsq5/handshake_lsq_lsq5_core/ldq_port_idx_5_q_reg[0]_0
    SLICE_X59Y88         LUT2 (Prop_lut2_I1_O)        0.043     2.122 r  lsq5/handshake_lsq_lsq5_core/ldq_valid_7_q_i_20__0/O
                         net (fo=1, routed)           0.411     2.534    lsq5/handshake_lsq_lsq5_core/handshake_lsq_lsq5_core_ldd_dispatcher/entry_port_request_5[0]
    SLICE_X58Y88         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     2.787 r  lsq5/handshake_lsq_lsq5_core/ldq_valid_7_q_reg_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     2.787    lsq5/handshake_lsq_lsq5_core/ldq_valid_7_q_reg_i_7__0_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.841 r  lsq5/handshake_lsq_lsq5_core/ldq_valid_11_q_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     2.841    lsq5/handshake_lsq_lsq5_core/ldq_valid_11_q_reg_i_7_n_0
    SLICE_X58Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.895 r  lsq5/handshake_lsq_lsq5_core/dataReg_reg[31]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     2.895    lsq5/handshake_lsq_lsq5_core/dataReg_reg[31]_i_13__0_n_0
    SLICE_X58Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     3.003 f  lsq5/handshake_lsq_lsq5_core/ldq_valid_3_q_reg_i_6__0/O[0]
                         net (fo=2, routed)           0.370     3.373    lsq5/handshake_lsq_lsq5_core/handshake_lsq_lsq5_core_ldd_dispatcher/TEMP_1_double_out_01[16]
    SLICE_X60Y90         LUT5 (Prop_lut5_I4_O)        0.123     3.496 r  lsq5/handshake_lsq_lsq5_core/b_reg[0]_i_24/O
                         net (fo=1, routed)           0.441     3.937    lsq5/handshake_lsq_lsq5_core/b_reg[0]_i_24_n_0
    SLICE_X57Y90         LUT6 (Prop_lut6_I4_O)        0.043     3.980 r  lsq5/handshake_lsq_lsq5_core/b_reg[0]_i_15/O
                         net (fo=2, routed)           0.465     4.445    lsq5/handshake_lsq_lsq5_core/b_reg[0]_i_15_n_0
    SLICE_X57Y90         LUT6 (Prop_lut6_I2_O)        0.043     4.488 r  lsq5/handshake_lsq_lsq5_core/b_reg[0]_i_4/O
                         net (fo=5, routed)           0.203     4.691    buffer37/control/load2_dataOut_valid
    SLICE_X57Y88         LUT6 (Prop_lut6_I5_O)        0.043     4.734 r  buffer37/control/stq_addr_valid_15_q_i_7/O
                         net (fo=145, routed)         0.628     5.363    lsq5/handshake_lsq_lsq5_core/store1_addrOut_valid
    SLICE_X47Y87         LUT5 (Prop_lut5_I3_O)        0.043     5.406 r  lsq5/handshake_lsq_lsq5_core/stq_addr_0_q[5]_i_34__0/O
                         net (fo=1, routed)           0.000     5.406    lsq5/handshake_lsq_lsq5_core/stq_addr_0_q[5]_i_34__0_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.673 r  lsq5/handshake_lsq_lsq5_core/stq_addr_0_q_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.673    lsq5/handshake_lsq_lsq5_core/stq_addr_0_q_reg[5]_i_8_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.726 r  lsq5/handshake_lsq_lsq5_core/stq_addr_4_q_reg[5]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.726    lsq5/handshake_lsq_lsq5_core/stq_addr_4_q_reg[5]_i_7_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.779 r  lsq5/handshake_lsq_lsq5_core/stq_addr_8_q_reg[5]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.779    lsq5/handshake_lsq_lsq5_core/stq_addr_8_q_reg[5]_i_7_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.832 r  lsq5/handshake_lsq_lsq5_core/stq_addr_valid_15_q_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.832    lsq5/handshake_lsq_lsq5_core/stq_addr_valid_15_q_reg_i_5_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     5.943 f  lsq5/handshake_lsq_lsq5_core/stq_addr_0_q_reg[5]_i_9/O[2]
                         net (fo=1, routed)           0.470     6.413    lsq5/handshake_lsq_lsq5_core/handshake_lsq_lsq5_core_sta_dispatcher/TEMP_20_double_out_110_out[18]
    SLICE_X39Y92         LUT5 (Prop_lut5_I1_O)        0.122     6.535 r  lsq5/handshake_lsq_lsq5_core/stq_addr_2_q[5]_i_4__1/O
                         net (fo=2, routed)           0.000     6.535    lsq5/handshake_lsq_lsq5_core/stq_addr_2_q[5]_i_4__1_n_0
    SLICE_X39Y92         MUXF7 (Prop_muxf7_I1_O)      0.108     6.643 r  lsq5/handshake_lsq_lsq5_core/stq_addr_2_q_reg[5]_i_1__0/O
                         net (fo=6, routed)           0.697     7.340    lsq5/handshake_lsq_lsq5_core/stq_addr_wen_2
    SLICE_X36Y108        FDRE                                         r  lsq5/handshake_lsq_lsq5_core/stq_addr_2_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=7070, unset)         1.104     5.104    lsq5/handshake_lsq_lsq5_core/clk
    SLICE_X36Y108        FDRE                                         r  lsq5/handshake_lsq_lsq5_core/stq_addr_2_q_reg[3]/C
                         clock pessimism              0.013     5.117    
                         clock uncertainty           -0.035     5.082    
    SLICE_X36Y108        FDRE (Setup_fdre_C_CE)      -0.282     4.800    lsq5/handshake_lsq_lsq5_core/stq_addr_2_q_reg[3]
  -------------------------------------------------------------------
                         required time                          4.800    
                         arrival time                          -7.340    
  -------------------------------------------------------------------
                         slack                                 -2.540    




