static inline T_1 int F_1 ( struct V_1 * V_2 )\r\n{\r\nint V_3 = 0 ;\r\nif ( F_2 () && ! F_3 ( V_2 ) ) {\r\nF_4 () ;\r\nif ( F_5 () && F_6 ( V_2 , 0 ) )\r\nV_3 = 1 ;\r\nF_7 () ;\r\n}\r\nreturn V_3 ;\r\n}\r\nstatic void T_1 F_8 ( unsigned long V_4 ,\r\nstruct V_5 * V_6 ,\r\nstruct V_1 * V_2 )\r\n{\r\nif ( ( unsigned long ) V_4 < V_7 ) {\r\nF_9 ( V_8 L_1\r\nL_2 ) ;\r\n} else {\r\nF_9 ( V_8 L_3\r\nL_4 , ( unsigned long ) V_4 ) ;\r\n}\r\nF_9 ( V_8 L_5 ,\r\n( V_6 -> V_9 ?\r\nF_10 ( V_6 -> V_9 -> V_10 ) :\r\nF_10 ( V_6 -> V_11 -> V_10 ) ) ) ;\r\nF_9 ( V_8 L_6 ,\r\n( V_6 -> V_9 ? ( unsigned long ) V_6 -> V_9 -> V_12 :\r\n( unsigned long ) V_6 -> V_11 -> V_12 ) ) ;\r\nF_11 ( L_7 , V_2 ) ;\r\n}\r\nstatic void T_1 F_12 ( struct V_1 * V_2 , unsigned long V_13 )\r\n{\r\nF_9 ( V_14 L_8 ,\r\nV_2 -> V_15 ) ;\r\nF_9 ( V_14 L_9 , V_2 -> V_16 [ 15 ] ) ;\r\nF_9 ( L_10 , ( void * ) V_2 -> V_16 [ 15 ] ) ;\r\nF_9 ( V_14 L_11 , V_13 ) ;\r\nF_13 () ;\r\nF_8 ( V_2 -> V_15 , V_17 , V_2 ) ;\r\n}\r\nstatic unsigned int F_14 ( unsigned long V_15 )\r\n{\r\nT_2 * V_18 = F_15 ( V_17 -> V_9 , V_15 ) ;\r\nT_3 * V_19 ;\r\nT_4 * V_20 ;\r\nT_5 * V_21 , V_22 ;\r\nunsigned long V_23 ;\r\nT_6 V_24 = 0 ;\r\nif ( F_16 ( * V_18 ) || F_17 ( F_18 ( * V_18 ) ) )\r\ngoto V_25;\r\nV_19 = F_19 ( V_18 , V_15 ) ;\r\nif ( F_20 ( * V_19 ) || F_17 ( F_21 ( * V_19 ) ) )\r\ngoto V_25;\r\nF_22 () ;\r\nV_20 = F_23 ( V_19 , V_15 ) ;\r\nif ( F_24 ( * V_20 ) || F_17 ( F_25 ( * V_20 ) ) )\r\ngoto V_26;\r\n#if F_26 ( V_27 ) || F_26 ( V_28 )\r\nif ( F_27 ( * V_20 ) ) {\r\nV_23 = F_28 ( * V_20 ) << V_29 ;\r\nV_23 += V_15 & ~ V_30 ;\r\n__asm__ __volatile__("lduwa [%1] %2, %0"\r\n: "=r" (insn)\r\n: "r" (pa), "i" (ASI_PHYS_USE_EC));\r\n} else\r\n#endif\r\n{\r\nV_21 = F_29 ( V_20 , V_15 ) ;\r\nV_22 = * V_21 ;\r\nif ( F_30 ( V_22 ) ) {\r\nV_23 = ( F_31 ( V_22 ) << V_29 ) ;\r\nV_23 += ( V_15 & ~ V_31 ) ;\r\n__asm__ __volatile__("lduwa [%1] %2, %0"\r\n: "=r" (insn)\r\n: "r" (pa), "i" (ASI_PHYS_USE_EC));\r\n}\r\nF_32 ( V_21 ) ;\r\n}\r\nV_26:\r\nF_33 () ;\r\nV_25:\r\nreturn V_24 ;\r\n}\r\nstatic inline void\r\nF_34 ( struct V_1 * V_2 , int V_32 , int V_33 ,\r\nunsigned long V_4 , struct V_5 * V_6 )\r\n{\r\nif ( ! F_35 ( V_6 , V_32 ) )\r\nreturn;\r\nif ( ! F_36 () )\r\nreturn;\r\nF_9 ( L_12 ,\r\nF_37 ( V_6 ) > 1 ? V_34 : V_35 ,\r\nV_6 -> V_36 , F_37 ( V_6 ) , V_4 ,\r\n( void * ) V_2 -> V_15 , ( void * ) V_2 -> V_16 [ V_37 ] ,\r\n( void * ) V_2 -> V_16 [ V_38 ] , V_33 ) ;\r\nF_38 ( V_39 L_13 , V_2 -> V_15 ) ;\r\nF_9 ( V_39 L_14 ) ;\r\n}\r\nstatic void F_39 ( int V_33 , int V_32 , struct V_1 * V_2 ,\r\nunsigned long V_40 , unsigned int V_24 ,\r\nint V_41 )\r\n{\r\nunsigned long V_42 ;\r\nT_7 V_43 ;\r\nV_43 . V_44 = V_33 ;\r\nV_43 . V_45 = V_32 ;\r\nV_43 . V_46 = 0 ;\r\nif ( V_41 & V_47 ) {\r\nV_42 = V_2 -> V_15 ;\r\n} else {\r\nif ( V_24 )\r\nV_42 = F_40 ( V_2 , V_24 , 0 ) ;\r\nelse\r\nV_42 = V_40 ;\r\n}\r\nV_43 . V_48 = ( void V_49 * ) V_42 ;\r\nV_43 . V_50 = 0 ;\r\nif ( F_17 ( V_51 ) )\r\nF_34 ( V_2 , V_32 , V_33 , V_42 , V_17 ) ;\r\nF_41 ( V_32 , & V_43 , V_17 ) ;\r\n}\r\nstatic unsigned int F_42 ( struct V_1 * V_2 , unsigned int V_24 )\r\n{\r\nif ( ! V_24 ) {\r\nif ( ! V_2 -> V_15 || ( V_2 -> V_15 & 0x3 ) )\r\nreturn 0 ;\r\nif ( V_2 -> V_52 & V_53 ) {\r\nV_24 = * ( unsigned int * ) V_2 -> V_15 ;\r\n} else {\r\nV_24 = F_14 ( V_2 -> V_15 ) ;\r\n}\r\n}\r\nreturn V_24 ;\r\n}\r\nstatic void T_1 F_43 ( struct V_1 * V_2 , int V_44 ,\r\nint V_41 , unsigned int V_24 ,\r\nunsigned long V_4 )\r\n{\r\nunsigned char V_54 = V_55 ;\r\nif ( ( ! V_24 ) && ( V_2 -> V_52 & V_53 ) )\r\ngoto V_56;\r\nif ( ! ( V_41 & ( V_57 | V_47 ) ) &&\r\n( V_24 & 0xc0800000 ) == 0xc0800000 ) {\r\nif ( V_24 & 0x2000 )\r\nV_54 = ( V_2 -> V_52 >> 24 ) ;\r\nelse\r\nV_54 = ( V_24 >> 5 ) ;\r\nif ( ( V_54 & 0xf2 ) == 0x82 ) {\r\nif ( V_24 & 0x1000000 ) {\r\nF_44 ( V_24 , V_2 ) ;\r\n} else {\r\nF_45 ( V_24 , V_2 ) ;\r\n}\r\nreturn;\r\n}\r\n}\r\nif ( V_2 -> V_52 & V_53 ) {\r\nconst struct V_58 * V_59 ;\r\nV_59 = F_46 ( V_2 -> V_15 ) ;\r\nif ( V_59 ) {\r\nV_2 -> V_15 = V_59 -> V_60 ;\r\nV_2 -> V_61 = V_2 -> V_15 + 4 ;\r\nreturn;\r\n}\r\n} else {\r\nF_39 ( V_44 , V_62 , V_2 , V_4 , V_24 , V_41 ) ;\r\nreturn;\r\n}\r\nV_56:\r\nF_8 ( V_4 , V_17 , V_2 ) ;\r\n}\r\nstatic void T_8 T_1 F_47 ( struct V_1 * V_2 )\r\n{\r\nstatic int V_63 ;\r\nif ( V_63 ++ < 10 )\r\nF_9 ( V_64 L_15\r\nL_16 ,\r\nV_17 -> V_36 , V_17 -> V_65 ,\r\nV_2 -> V_15 ) ;\r\nF_48 ( V_2 ) ;\r\n}\r\nT_9 void T_1 F_49 ( struct V_1 * V_2 )\r\n{\r\nenum V_66 V_67 = F_50 () ;\r\nstruct V_68 * V_9 = V_17 -> V_9 ;\r\nstruct V_69 * V_70 ;\r\nunsigned int V_24 = 0 ;\r\nint V_44 , V_41 , V_71 ;\r\nunsigned long V_4 , V_72 ;\r\nunsigned int V_73 = V_74 | V_75 ;\r\nV_41 = F_51 () ;\r\nif ( F_1 ( V_2 ) )\r\ngoto V_76;\r\nV_44 = V_77 ;\r\nV_4 = F_52 () -> V_78 ;\r\nif ( ( V_41 & V_47 ) &&\r\n( V_41 & V_79 ) )\r\nF_53 () ;\r\nif ( F_54 ( V_80 ) ) {\r\nif ( ! ( V_2 -> V_52 & V_53 ) ) {\r\nif ( F_17 ( ( V_2 -> V_15 >> 32 ) != 0 ) ) {\r\nF_47 ( V_2 ) ;\r\ngoto V_81;\r\n}\r\n}\r\nif ( F_17 ( ( V_4 >> 32 ) != 0 ) )\r\ngoto V_81;\r\n}\r\nif ( V_2 -> V_52 & V_53 ) {\r\nunsigned long V_15 = V_2 -> V_15 ;\r\nif ( ( V_15 >= V_82 && V_15 < ( unsigned long ) V_83 ) ||\r\n( V_15 >= V_84 && V_15 < V_85 ) ) {\r\n} else {\r\nF_12 ( V_2 , V_4 ) ;\r\ngoto V_76;\r\n}\r\n} else\r\nV_73 |= V_86 ;\r\nif ( F_55 () || ! V_9 )\r\ngoto V_81;\r\nF_56 ( V_87 , 1 , V_2 , V_4 ) ;\r\nif ( ! F_57 ( & V_9 -> V_88 ) ) {\r\nif ( ( V_2 -> V_52 & V_53 ) &&\r\n! F_46 ( V_2 -> V_15 ) ) {\r\nV_24 = F_42 ( V_2 , V_24 ) ;\r\ngoto V_89;\r\n}\r\nV_90:\r\nF_58 ( & V_9 -> V_88 ) ;\r\n}\r\nif ( V_41 & V_91 )\r\ngoto V_92;\r\nV_70 = F_59 ( V_9 , V_4 ) ;\r\nif ( ! V_70 )\r\ngoto V_93;\r\nif ( ( ( V_41 &\r\n( V_79 | V_57 | V_94 ) ) == V_79 ) &&\r\n( V_70 -> V_95 & V_96 ) != 0 ) {\r\nV_24 = F_42 ( V_2 , 0 ) ;\r\nif ( ! V_24 )\r\ngoto V_97;\r\nif ( ( V_24 & 0xc0200000 ) == 0xc0200000 &&\r\n( V_24 & 0x01780000 ) != 0x01680000 ) {\r\nV_41 |= V_57 ;\r\n}\r\n}\r\nV_97:\r\nif ( V_70 -> V_98 <= V_4 )\r\ngoto V_99;\r\nif ( ! ( V_70 -> V_95 & V_100 ) )\r\ngoto V_93;\r\nif ( ! ( V_41 & V_57 ) ) {\r\nV_24 = F_42 ( V_2 , V_24 ) ;\r\nif ( ( V_24 & 0xc0800000 ) == 0xc0800000 ) {\r\nunsigned char V_54 ;\r\nif ( V_24 & 0x2000 )\r\nV_54 = ( V_2 -> V_52 >> 24 ) ;\r\nelse\r\nV_54 = ( V_24 >> 5 ) ;\r\nif ( ( V_54 & 0xf2 ) == 0x82 )\r\ngoto V_93;\r\n}\r\n}\r\nif ( F_60 ( V_70 , V_4 ) )\r\ngoto V_93;\r\nV_99:\r\nV_44 = V_101 ;\r\nif ( ( V_41 & V_47 ) && ! ( V_70 -> V_95 & V_102 ) ) {\r\nF_61 ( V_4 != V_2 -> V_15 ,\r\nL_17 , V_4 , V_2 -> V_15 ) ;\r\nF_62 ( V_2 -> V_52 & V_53 ) ;\r\ngoto V_93;\r\n}\r\nif ( V_41 & V_57 ) {\r\nif ( ! ( V_70 -> V_95 & V_96 ) )\r\ngoto V_93;\r\nif ( V_103 == V_104 &&\r\n( V_70 -> V_95 & V_102 ) != 0 &&\r\nV_70 -> V_105 != NULL )\r\nF_63 ( V_41 |\r\nV_106 ) ;\r\nV_73 |= V_107 ;\r\n} else {\r\nif ( ! ( V_70 -> V_95 & ( V_108 | V_102 ) ) )\r\ngoto V_93;\r\n}\r\nV_71 = F_64 ( V_70 , V_4 , V_73 ) ;\r\nif ( ( V_71 & V_109 ) && F_65 ( V_17 ) )\r\ngoto V_76;\r\nif ( F_17 ( V_71 & V_110 ) ) {\r\nif ( V_71 & V_111 )\r\ngoto V_112;\r\nelse if ( V_71 & V_113 )\r\ngoto V_93;\r\nelse if ( V_71 & V_114 )\r\ngoto V_92;\r\nF_53 () ;\r\n}\r\nif ( V_73 & V_74 ) {\r\nif ( V_71 & V_115 ) {\r\nV_17 -> V_116 ++ ;\r\nF_56 ( V_117 ,\r\n1 , V_2 , V_4 ) ;\r\n} else {\r\nV_17 -> V_118 ++ ;\r\nF_56 ( V_119 ,\r\n1 , V_2 , V_4 ) ;\r\n}\r\nif ( V_71 & V_109 ) {\r\nV_73 &= ~ V_74 ;\r\nV_73 |= V_120 ;\r\ngoto V_90;\r\n}\r\n}\r\nF_66 ( & V_9 -> V_88 ) ;\r\nV_72 = F_67 ( V_9 ) ;\r\n#if F_26 ( V_28 )\r\nV_72 -= ( V_9 -> V_10 . V_121 * ( V_122 / V_7 ) ) ;\r\n#endif\r\nif ( F_17 ( V_72 >\r\nV_9 -> V_10 . V_123 [ V_124 ] . V_125 ) )\r\nF_68 ( V_9 , V_124 , V_72 ) ;\r\n#if F_26 ( V_27 ) || F_26 ( V_28 )\r\nV_72 = V_9 -> V_10 . V_126 + V_9 -> V_10 . V_121 ;\r\nV_72 *= V_127 ;\r\nif ( F_17 ( V_72 >\r\nV_9 -> V_10 . V_123 [ V_128 ] . V_125 ) ) {\r\nif ( V_9 -> V_10 . V_123 [ V_128 ] . V_129 )\r\nF_68 ( V_9 , V_128 , V_72 ) ;\r\nelse\r\nF_69 ( V_2 ) ;\r\n}\r\n#endif\r\nV_76:\r\nF_70 ( V_67 ) ;\r\nreturn;\r\nV_93:\r\nV_24 = F_42 ( V_2 , V_24 ) ;\r\nF_66 ( & V_9 -> V_88 ) ;\r\nV_89:\r\nF_43 ( V_2 , V_44 , V_41 , V_24 , V_4 ) ;\r\ngoto V_76;\r\nV_112:\r\nV_24 = F_42 ( V_2 , V_24 ) ;\r\nF_66 ( & V_9 -> V_88 ) ;\r\nif ( ! ( V_2 -> V_52 & V_53 ) ) {\r\nF_71 () ;\r\ngoto V_76;\r\n}\r\ngoto V_89;\r\nV_81:\r\nV_24 = F_42 ( V_2 , 0 ) ;\r\ngoto V_89;\r\nV_92:\r\nV_24 = F_42 ( V_2 , V_24 ) ;\r\nF_66 ( & V_9 -> V_88 ) ;\r\nF_39 ( V_130 , V_131 , V_2 , V_4 , V_24 , V_41 ) ;\r\nif ( V_2 -> V_52 & V_53 )\r\ngoto V_89;\r\n}
