Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed May 22 10:26:23 2024
| Host         : LAPTOP-14CM3F3C running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 17 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fpga_rst (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: segs_inst/disp_dat_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: segs_inst/disp_dat_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: segs_inst/disp_dat_reg[3]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: segs_inst/divclk_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: segs_inst/seg_en_reg[0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: segs_inst/seg_en_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: segs_inst/seg_en_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: segs_inst/seg_en_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: segs_inst/seg_en_reg[4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: segs_inst/seg_en_reg[5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: segs_inst/seg_en_reg[6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: segs_inst/seg_en_reg[7]/Q (HIGH)

 There are 208 register/latch pins with no clock driven by root clock pin: uart_inst/inst/upg_inst/rdStat_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: uart_inst/inst/upg_inst/upg_done_o_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: upg_rst_reg/Q (HIGH)

 There are 412 register/latch pins with no clock driven by root clock pin: vgas_inst/vga_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1248 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 53 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.030     -172.498                    317                  741        0.122        0.000                      0                  741        2.633        0.000                       0                   276  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)         Period(ns)      Frequency(MHz)
-----              ------------         ----------      --------------
clk1/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clkfbout_cpuclk  {0.000 25.000}       50.000          20.000          
  cpu_clk_cpuclk   {0.000 21.739}       43.478          23.000          
  uart_clk_cpuclk  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk1/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clkfbout_cpuclk                                                                                                                                                    2.633        0.000                       0                     3  
  cpu_clk_cpuclk         3.618        0.000                      0                  123        0.261        0.000                      0                  123       21.239        0.000                       0                   100  
  uart_clk_cpuclk       94.361        0.000                      0                  301        0.122        0.000                      0                  301       49.020        0.000                       0                   172  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
uart_clk_cpuclk  cpu_clk_cpuclk        -1.030     -172.498                    317                  328        0.348        0.000                      0                  328  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  uart_clk_cpuclk    cpu_clk_cpuclk           0.703        0.000                      0                    4        0.510        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk1/inst/clk_in1
  To Clock:  clk1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk1/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk1/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  clk1/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  clk1/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clk1/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clk1/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clk1/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clk1/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk1/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y4   clk1/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y0  clk1/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y0  clk1/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X0Y0  clk1/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X0Y0  clk1/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_cpuclk
  To Clock:  cpu_clk_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack        3.618ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       21.239ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.618ns  (required time - arrival time)
  Source:                 rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            switchs_inst/switchrdata_reg[13]/CE
                            (falling edge-triggered cell FDCE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (cpu_clk_cpuclk fall@21.739ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        16.449ns  (logic 4.669ns (28.384%)  route 11.780ns (71.616%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -1.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.385ns = ( 18.354 - 21.739 ) 
    Source Clock Delay      (SCD):    -2.628ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk1/inst/clkout1_buf/O
                         net (fo=67, routed)          1.836    -3.640    rom_inst/cpu_clk
    SLICE_X52Y15         LUT4 (Prop_lut4_I0_O)        0.124    -3.516 r  rom_inst/rom_inst_i_1/O
                         net (fo=32, routed)          0.888    -2.628    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    -0.174 f  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.542     1.367    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_17[0]
    SLICE_X48Y10         LUT6 (Prop_lut6_I0_O)        0.124     1.491 f  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=9, routed)           1.569     3.060    rom_inst/inst[5]
    SLICE_X49Y27         LUT2 (Prop_lut2_I1_O)        0.154     3.214 r  rom_inst/i__carry_i_13/O
                         net (fo=13, routed)          1.222     4.435    rom_inst/i__carry_i_13_n_0
    SLICE_X50Y23         LUT6 (Prop_lut6_I0_O)        0.327     4.762 r  rom_inst/i__carry_i_9/O
                         net (fo=3, routed)           1.286     6.049    rom_inst/i__carry_i_9_n_0
    SLICE_X45Y28         LUT5 (Prop_lut5_I1_O)        0.124     6.173 r  rom_inst/ALUResult2_carry_i_12/O
                         net (fo=35, routed)          1.152     7.325    rom_inst/ALUResult2_carry_i_12_n_0
    SLICE_X42Y32         LUT6 (Prop_lut6_I2_O)        0.124     7.449 r  rom_inst/dm_i_249/O
                         net (fo=1, routed)           0.991     8.440    rom_inst/dm_i_249_n_0
    SLICE_X42Y33         LUT3 (Prop_lut3_I2_O)        0.146     8.586 r  rom_inst/dm_i_233/O
                         net (fo=1, routed)           0.492     9.078    rom_inst/dm_i_233_n_0
    SLICE_X47Y36         LUT5 (Prop_lut5_I3_O)        0.328     9.406 r  rom_inst/dm_i_207/O
                         net (fo=1, routed)           0.000     9.406    rom_inst/dm_i_207_n_0
    SLICE_X47Y36         MUXF7 (Prop_muxf7_I1_O)      0.217     9.623 r  rom_inst/dm_i_164/O
                         net (fo=1, routed)           0.576    10.199    rom_inst/dm_i_164_n_0
    SLICE_X44Y34         LUT6 (Prop_lut6_I0_O)        0.299    10.498 f  rom_inst/dm_i_102/O
                         net (fo=1, routed)           0.495    10.993    rom_inst/dm_i_102_n_0
    SLICE_X45Y34         LUT6 (Prop_lut6_I2_O)        0.124    11.117 r  rom_inst/dm_i_53/O
                         net (fo=4, routed)           0.822    11.939    rom_inst/dm_i_53_n_0
    SLICE_X48Y33         LUT4 (Prop_lut4_I3_O)        0.124    12.063 r  rom_inst/switchrdata[15]_i_3/O
                         net (fo=1, routed)           0.567    12.630    rom_inst/IORead
    SLICE_X52Y34         LUT6 (Prop_lut6_I2_O)        0.124    12.754 r  rom_inst/switchrdata[15]_i_1/O
                         net (fo=16, routed)          1.067    13.821    switchs_inst/E[0]
    SLICE_X64Y35         FDCE                                         r  switchs_inst/switchrdata_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk fall edge)
                                                     21.739    21.739 f  
    P17                  IBUF                         0.000    21.739 f  clk_IBUF_inst/O
                         net (fo=18, routed)          1.181    22.920    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    15.167 f  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    16.749    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.840 f  clk1/inst/clkout1_buf/O
                         net (fo=67, routed)          1.514    18.354    switchs_inst/cpu_clk
    SLICE_X64Y35         FDCE                                         r  switchs_inst/switchrdata_reg[13]/C  (IS_INVERTED)
                         clock pessimism             -0.577    17.777    
                         clock uncertainty           -0.175    17.603    
    SLICE_X64Y35         FDCE (Setup_fdce_C_CE)      -0.164    17.439    switchs_inst/switchrdata_reg[13]
  -------------------------------------------------------------------
                         required time                         17.439    
                         arrival time                         -13.821    
  -------------------------------------------------------------------
                         slack                                  3.618    

Slack (MET) :             3.618ns  (required time - arrival time)
  Source:                 rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            switchs_inst/switchrdata_reg[14]/CE
                            (falling edge-triggered cell FDCE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (cpu_clk_cpuclk fall@21.739ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        16.449ns  (logic 4.669ns (28.384%)  route 11.780ns (71.616%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -1.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.385ns = ( 18.354 - 21.739 ) 
    Source Clock Delay      (SCD):    -2.628ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk1/inst/clkout1_buf/O
                         net (fo=67, routed)          1.836    -3.640    rom_inst/cpu_clk
    SLICE_X52Y15         LUT4 (Prop_lut4_I0_O)        0.124    -3.516 r  rom_inst/rom_inst_i_1/O
                         net (fo=32, routed)          0.888    -2.628    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    -0.174 f  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.542     1.367    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_17[0]
    SLICE_X48Y10         LUT6 (Prop_lut6_I0_O)        0.124     1.491 f  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=9, routed)           1.569     3.060    rom_inst/inst[5]
    SLICE_X49Y27         LUT2 (Prop_lut2_I1_O)        0.154     3.214 r  rom_inst/i__carry_i_13/O
                         net (fo=13, routed)          1.222     4.435    rom_inst/i__carry_i_13_n_0
    SLICE_X50Y23         LUT6 (Prop_lut6_I0_O)        0.327     4.762 r  rom_inst/i__carry_i_9/O
                         net (fo=3, routed)           1.286     6.049    rom_inst/i__carry_i_9_n_0
    SLICE_X45Y28         LUT5 (Prop_lut5_I1_O)        0.124     6.173 r  rom_inst/ALUResult2_carry_i_12/O
                         net (fo=35, routed)          1.152     7.325    rom_inst/ALUResult2_carry_i_12_n_0
    SLICE_X42Y32         LUT6 (Prop_lut6_I2_O)        0.124     7.449 r  rom_inst/dm_i_249/O
                         net (fo=1, routed)           0.991     8.440    rom_inst/dm_i_249_n_0
    SLICE_X42Y33         LUT3 (Prop_lut3_I2_O)        0.146     8.586 r  rom_inst/dm_i_233/O
                         net (fo=1, routed)           0.492     9.078    rom_inst/dm_i_233_n_0
    SLICE_X47Y36         LUT5 (Prop_lut5_I3_O)        0.328     9.406 r  rom_inst/dm_i_207/O
                         net (fo=1, routed)           0.000     9.406    rom_inst/dm_i_207_n_0
    SLICE_X47Y36         MUXF7 (Prop_muxf7_I1_O)      0.217     9.623 r  rom_inst/dm_i_164/O
                         net (fo=1, routed)           0.576    10.199    rom_inst/dm_i_164_n_0
    SLICE_X44Y34         LUT6 (Prop_lut6_I0_O)        0.299    10.498 f  rom_inst/dm_i_102/O
                         net (fo=1, routed)           0.495    10.993    rom_inst/dm_i_102_n_0
    SLICE_X45Y34         LUT6 (Prop_lut6_I2_O)        0.124    11.117 r  rom_inst/dm_i_53/O
                         net (fo=4, routed)           0.822    11.939    rom_inst/dm_i_53_n_0
    SLICE_X48Y33         LUT4 (Prop_lut4_I3_O)        0.124    12.063 r  rom_inst/switchrdata[15]_i_3/O
                         net (fo=1, routed)           0.567    12.630    rom_inst/IORead
    SLICE_X52Y34         LUT6 (Prop_lut6_I2_O)        0.124    12.754 r  rom_inst/switchrdata[15]_i_1/O
                         net (fo=16, routed)          1.067    13.821    switchs_inst/E[0]
    SLICE_X64Y35         FDCE                                         r  switchs_inst/switchrdata_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk fall edge)
                                                     21.739    21.739 f  
    P17                  IBUF                         0.000    21.739 f  clk_IBUF_inst/O
                         net (fo=18, routed)          1.181    22.920    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    15.167 f  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    16.749    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.840 f  clk1/inst/clkout1_buf/O
                         net (fo=67, routed)          1.514    18.354    switchs_inst/cpu_clk
    SLICE_X64Y35         FDCE                                         r  switchs_inst/switchrdata_reg[14]/C  (IS_INVERTED)
                         clock pessimism             -0.577    17.777    
                         clock uncertainty           -0.175    17.603    
    SLICE_X64Y35         FDCE (Setup_fdce_C_CE)      -0.164    17.439    switchs_inst/switchrdata_reg[14]
  -------------------------------------------------------------------
                         required time                         17.439    
                         arrival time                         -13.821    
  -------------------------------------------------------------------
                         slack                                  3.618    

Slack (MET) :             3.618ns  (required time - arrival time)
  Source:                 rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            switchs_inst/switchrdata_reg[15]/CE
                            (falling edge-triggered cell FDCE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (cpu_clk_cpuclk fall@21.739ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        16.449ns  (logic 4.669ns (28.384%)  route 11.780ns (71.616%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -1.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.385ns = ( 18.354 - 21.739 ) 
    Source Clock Delay      (SCD):    -2.628ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk1/inst/clkout1_buf/O
                         net (fo=67, routed)          1.836    -3.640    rom_inst/cpu_clk
    SLICE_X52Y15         LUT4 (Prop_lut4_I0_O)        0.124    -3.516 r  rom_inst/rom_inst_i_1/O
                         net (fo=32, routed)          0.888    -2.628    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    -0.174 f  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.542     1.367    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_17[0]
    SLICE_X48Y10         LUT6 (Prop_lut6_I0_O)        0.124     1.491 f  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=9, routed)           1.569     3.060    rom_inst/inst[5]
    SLICE_X49Y27         LUT2 (Prop_lut2_I1_O)        0.154     3.214 r  rom_inst/i__carry_i_13/O
                         net (fo=13, routed)          1.222     4.435    rom_inst/i__carry_i_13_n_0
    SLICE_X50Y23         LUT6 (Prop_lut6_I0_O)        0.327     4.762 r  rom_inst/i__carry_i_9/O
                         net (fo=3, routed)           1.286     6.049    rom_inst/i__carry_i_9_n_0
    SLICE_X45Y28         LUT5 (Prop_lut5_I1_O)        0.124     6.173 r  rom_inst/ALUResult2_carry_i_12/O
                         net (fo=35, routed)          1.152     7.325    rom_inst/ALUResult2_carry_i_12_n_0
    SLICE_X42Y32         LUT6 (Prop_lut6_I2_O)        0.124     7.449 r  rom_inst/dm_i_249/O
                         net (fo=1, routed)           0.991     8.440    rom_inst/dm_i_249_n_0
    SLICE_X42Y33         LUT3 (Prop_lut3_I2_O)        0.146     8.586 r  rom_inst/dm_i_233/O
                         net (fo=1, routed)           0.492     9.078    rom_inst/dm_i_233_n_0
    SLICE_X47Y36         LUT5 (Prop_lut5_I3_O)        0.328     9.406 r  rom_inst/dm_i_207/O
                         net (fo=1, routed)           0.000     9.406    rom_inst/dm_i_207_n_0
    SLICE_X47Y36         MUXF7 (Prop_muxf7_I1_O)      0.217     9.623 r  rom_inst/dm_i_164/O
                         net (fo=1, routed)           0.576    10.199    rom_inst/dm_i_164_n_0
    SLICE_X44Y34         LUT6 (Prop_lut6_I0_O)        0.299    10.498 f  rom_inst/dm_i_102/O
                         net (fo=1, routed)           0.495    10.993    rom_inst/dm_i_102_n_0
    SLICE_X45Y34         LUT6 (Prop_lut6_I2_O)        0.124    11.117 r  rom_inst/dm_i_53/O
                         net (fo=4, routed)           0.822    11.939    rom_inst/dm_i_53_n_0
    SLICE_X48Y33         LUT4 (Prop_lut4_I3_O)        0.124    12.063 r  rom_inst/switchrdata[15]_i_3/O
                         net (fo=1, routed)           0.567    12.630    rom_inst/IORead
    SLICE_X52Y34         LUT6 (Prop_lut6_I2_O)        0.124    12.754 r  rom_inst/switchrdata[15]_i_1/O
                         net (fo=16, routed)          1.067    13.821    switchs_inst/E[0]
    SLICE_X64Y35         FDCE                                         r  switchs_inst/switchrdata_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk fall edge)
                                                     21.739    21.739 f  
    P17                  IBUF                         0.000    21.739 f  clk_IBUF_inst/O
                         net (fo=18, routed)          1.181    22.920    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    15.167 f  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    16.749    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.840 f  clk1/inst/clkout1_buf/O
                         net (fo=67, routed)          1.514    18.354    switchs_inst/cpu_clk
    SLICE_X64Y35         FDCE                                         r  switchs_inst/switchrdata_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.577    17.777    
                         clock uncertainty           -0.175    17.603    
    SLICE_X64Y35         FDCE (Setup_fdce_C_CE)      -0.164    17.439    switchs_inst/switchrdata_reg[15]
  -------------------------------------------------------------------
                         required time                         17.439    
                         arrival time                         -13.821    
  -------------------------------------------------------------------
                         slack                                  3.618    

Slack (MET) :             3.618ns  (required time - arrival time)
  Source:                 rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            switchs_inst/switchrdata_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (cpu_clk_cpuclk fall@21.739ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        16.449ns  (logic 4.669ns (28.384%)  route 11.780ns (71.616%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -1.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.385ns = ( 18.354 - 21.739 ) 
    Source Clock Delay      (SCD):    -2.628ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk1/inst/clkout1_buf/O
                         net (fo=67, routed)          1.836    -3.640    rom_inst/cpu_clk
    SLICE_X52Y15         LUT4 (Prop_lut4_I0_O)        0.124    -3.516 r  rom_inst/rom_inst_i_1/O
                         net (fo=32, routed)          0.888    -2.628    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    -0.174 f  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.542     1.367    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_17[0]
    SLICE_X48Y10         LUT6 (Prop_lut6_I0_O)        0.124     1.491 f  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=9, routed)           1.569     3.060    rom_inst/inst[5]
    SLICE_X49Y27         LUT2 (Prop_lut2_I1_O)        0.154     3.214 r  rom_inst/i__carry_i_13/O
                         net (fo=13, routed)          1.222     4.435    rom_inst/i__carry_i_13_n_0
    SLICE_X50Y23         LUT6 (Prop_lut6_I0_O)        0.327     4.762 r  rom_inst/i__carry_i_9/O
                         net (fo=3, routed)           1.286     6.049    rom_inst/i__carry_i_9_n_0
    SLICE_X45Y28         LUT5 (Prop_lut5_I1_O)        0.124     6.173 r  rom_inst/ALUResult2_carry_i_12/O
                         net (fo=35, routed)          1.152     7.325    rom_inst/ALUResult2_carry_i_12_n_0
    SLICE_X42Y32         LUT6 (Prop_lut6_I2_O)        0.124     7.449 r  rom_inst/dm_i_249/O
                         net (fo=1, routed)           0.991     8.440    rom_inst/dm_i_249_n_0
    SLICE_X42Y33         LUT3 (Prop_lut3_I2_O)        0.146     8.586 r  rom_inst/dm_i_233/O
                         net (fo=1, routed)           0.492     9.078    rom_inst/dm_i_233_n_0
    SLICE_X47Y36         LUT5 (Prop_lut5_I3_O)        0.328     9.406 r  rom_inst/dm_i_207/O
                         net (fo=1, routed)           0.000     9.406    rom_inst/dm_i_207_n_0
    SLICE_X47Y36         MUXF7 (Prop_muxf7_I1_O)      0.217     9.623 r  rom_inst/dm_i_164/O
                         net (fo=1, routed)           0.576    10.199    rom_inst/dm_i_164_n_0
    SLICE_X44Y34         LUT6 (Prop_lut6_I0_O)        0.299    10.498 f  rom_inst/dm_i_102/O
                         net (fo=1, routed)           0.495    10.993    rom_inst/dm_i_102_n_0
    SLICE_X45Y34         LUT6 (Prop_lut6_I2_O)        0.124    11.117 r  rom_inst/dm_i_53/O
                         net (fo=4, routed)           0.822    11.939    rom_inst/dm_i_53_n_0
    SLICE_X48Y33         LUT4 (Prop_lut4_I3_O)        0.124    12.063 r  rom_inst/switchrdata[15]_i_3/O
                         net (fo=1, routed)           0.567    12.630    rom_inst/IORead
    SLICE_X52Y34         LUT6 (Prop_lut6_I2_O)        0.124    12.754 r  rom_inst/switchrdata[15]_i_1/O
                         net (fo=16, routed)          1.067    13.821    switchs_inst/E[0]
    SLICE_X64Y35         FDCE                                         r  switchs_inst/switchrdata_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk fall edge)
                                                     21.739    21.739 f  
    P17                  IBUF                         0.000    21.739 f  clk_IBUF_inst/O
                         net (fo=18, routed)          1.181    22.920    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    15.167 f  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    16.749    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.840 f  clk1/inst/clkout1_buf/O
                         net (fo=67, routed)          1.514    18.354    switchs_inst/cpu_clk
    SLICE_X64Y35         FDCE                                         r  switchs_inst/switchrdata_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.577    17.777    
                         clock uncertainty           -0.175    17.603    
    SLICE_X64Y35         FDCE (Setup_fdce_C_CE)      -0.164    17.439    switchs_inst/switchrdata_reg[2]
  -------------------------------------------------------------------
                         required time                         17.439    
                         arrival time                         -13.821    
  -------------------------------------------------------------------
                         slack                                  3.618    

Slack (MET) :             3.618ns  (required time - arrival time)
  Source:                 rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            switchs_inst/switchrdata_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (cpu_clk_cpuclk fall@21.739ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        16.449ns  (logic 4.669ns (28.384%)  route 11.780ns (71.616%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -1.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.385ns = ( 18.354 - 21.739 ) 
    Source Clock Delay      (SCD):    -2.628ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk1/inst/clkout1_buf/O
                         net (fo=67, routed)          1.836    -3.640    rom_inst/cpu_clk
    SLICE_X52Y15         LUT4 (Prop_lut4_I0_O)        0.124    -3.516 r  rom_inst/rom_inst_i_1/O
                         net (fo=32, routed)          0.888    -2.628    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    -0.174 f  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.542     1.367    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_17[0]
    SLICE_X48Y10         LUT6 (Prop_lut6_I0_O)        0.124     1.491 f  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=9, routed)           1.569     3.060    rom_inst/inst[5]
    SLICE_X49Y27         LUT2 (Prop_lut2_I1_O)        0.154     3.214 r  rom_inst/i__carry_i_13/O
                         net (fo=13, routed)          1.222     4.435    rom_inst/i__carry_i_13_n_0
    SLICE_X50Y23         LUT6 (Prop_lut6_I0_O)        0.327     4.762 r  rom_inst/i__carry_i_9/O
                         net (fo=3, routed)           1.286     6.049    rom_inst/i__carry_i_9_n_0
    SLICE_X45Y28         LUT5 (Prop_lut5_I1_O)        0.124     6.173 r  rom_inst/ALUResult2_carry_i_12/O
                         net (fo=35, routed)          1.152     7.325    rom_inst/ALUResult2_carry_i_12_n_0
    SLICE_X42Y32         LUT6 (Prop_lut6_I2_O)        0.124     7.449 r  rom_inst/dm_i_249/O
                         net (fo=1, routed)           0.991     8.440    rom_inst/dm_i_249_n_0
    SLICE_X42Y33         LUT3 (Prop_lut3_I2_O)        0.146     8.586 r  rom_inst/dm_i_233/O
                         net (fo=1, routed)           0.492     9.078    rom_inst/dm_i_233_n_0
    SLICE_X47Y36         LUT5 (Prop_lut5_I3_O)        0.328     9.406 r  rom_inst/dm_i_207/O
                         net (fo=1, routed)           0.000     9.406    rom_inst/dm_i_207_n_0
    SLICE_X47Y36         MUXF7 (Prop_muxf7_I1_O)      0.217     9.623 r  rom_inst/dm_i_164/O
                         net (fo=1, routed)           0.576    10.199    rom_inst/dm_i_164_n_0
    SLICE_X44Y34         LUT6 (Prop_lut6_I0_O)        0.299    10.498 f  rom_inst/dm_i_102/O
                         net (fo=1, routed)           0.495    10.993    rom_inst/dm_i_102_n_0
    SLICE_X45Y34         LUT6 (Prop_lut6_I2_O)        0.124    11.117 r  rom_inst/dm_i_53/O
                         net (fo=4, routed)           0.822    11.939    rom_inst/dm_i_53_n_0
    SLICE_X48Y33         LUT4 (Prop_lut4_I3_O)        0.124    12.063 r  rom_inst/switchrdata[15]_i_3/O
                         net (fo=1, routed)           0.567    12.630    rom_inst/IORead
    SLICE_X52Y34         LUT6 (Prop_lut6_I2_O)        0.124    12.754 r  rom_inst/switchrdata[15]_i_1/O
                         net (fo=16, routed)          1.067    13.821    switchs_inst/E[0]
    SLICE_X64Y35         FDCE                                         r  switchs_inst/switchrdata_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk fall edge)
                                                     21.739    21.739 f  
    P17                  IBUF                         0.000    21.739 f  clk_IBUF_inst/O
                         net (fo=18, routed)          1.181    22.920    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    15.167 f  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    16.749    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.840 f  clk1/inst/clkout1_buf/O
                         net (fo=67, routed)          1.514    18.354    switchs_inst/cpu_clk
    SLICE_X64Y35         FDCE                                         r  switchs_inst/switchrdata_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.577    17.777    
                         clock uncertainty           -0.175    17.603    
    SLICE_X64Y35         FDCE (Setup_fdce_C_CE)      -0.164    17.439    switchs_inst/switchrdata_reg[6]
  -------------------------------------------------------------------
                         required time                         17.439    
                         arrival time                         -13.821    
  -------------------------------------------------------------------
                         slack                                  3.618    

Slack (MET) :             3.782ns  (required time - arrival time)
  Source:                 rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            switchs_inst/switchrdata_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (cpu_clk_cpuclk fall@21.739ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        16.284ns  (logic 4.669ns (28.672%)  route 11.615ns (71.328%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -1.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.386ns = ( 18.353 - 21.739 ) 
    Source Clock Delay      (SCD):    -2.628ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk1/inst/clkout1_buf/O
                         net (fo=67, routed)          1.836    -3.640    rom_inst/cpu_clk
    SLICE_X52Y15         LUT4 (Prop_lut4_I0_O)        0.124    -3.516 r  rom_inst/rom_inst_i_1/O
                         net (fo=32, routed)          0.888    -2.628    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    -0.174 f  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.542     1.367    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_17[0]
    SLICE_X48Y10         LUT6 (Prop_lut6_I0_O)        0.124     1.491 f  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=9, routed)           1.569     3.060    rom_inst/inst[5]
    SLICE_X49Y27         LUT2 (Prop_lut2_I1_O)        0.154     3.214 r  rom_inst/i__carry_i_13/O
                         net (fo=13, routed)          1.222     4.435    rom_inst/i__carry_i_13_n_0
    SLICE_X50Y23         LUT6 (Prop_lut6_I0_O)        0.327     4.762 r  rom_inst/i__carry_i_9/O
                         net (fo=3, routed)           1.286     6.049    rom_inst/i__carry_i_9_n_0
    SLICE_X45Y28         LUT5 (Prop_lut5_I1_O)        0.124     6.173 r  rom_inst/ALUResult2_carry_i_12/O
                         net (fo=35, routed)          1.152     7.325    rom_inst/ALUResult2_carry_i_12_n_0
    SLICE_X42Y32         LUT6 (Prop_lut6_I2_O)        0.124     7.449 r  rom_inst/dm_i_249/O
                         net (fo=1, routed)           0.991     8.440    rom_inst/dm_i_249_n_0
    SLICE_X42Y33         LUT3 (Prop_lut3_I2_O)        0.146     8.586 r  rom_inst/dm_i_233/O
                         net (fo=1, routed)           0.492     9.078    rom_inst/dm_i_233_n_0
    SLICE_X47Y36         LUT5 (Prop_lut5_I3_O)        0.328     9.406 r  rom_inst/dm_i_207/O
                         net (fo=1, routed)           0.000     9.406    rom_inst/dm_i_207_n_0
    SLICE_X47Y36         MUXF7 (Prop_muxf7_I1_O)      0.217     9.623 r  rom_inst/dm_i_164/O
                         net (fo=1, routed)           0.576    10.199    rom_inst/dm_i_164_n_0
    SLICE_X44Y34         LUT6 (Prop_lut6_I0_O)        0.299    10.498 f  rom_inst/dm_i_102/O
                         net (fo=1, routed)           0.495    10.993    rom_inst/dm_i_102_n_0
    SLICE_X45Y34         LUT6 (Prop_lut6_I2_O)        0.124    11.117 r  rom_inst/dm_i_53/O
                         net (fo=4, routed)           0.822    11.939    rom_inst/dm_i_53_n_0
    SLICE_X48Y33         LUT4 (Prop_lut4_I3_O)        0.124    12.063 r  rom_inst/switchrdata[15]_i_3/O
                         net (fo=1, routed)           0.567    12.630    rom_inst/IORead
    SLICE_X52Y34         LUT6 (Prop_lut6_I2_O)        0.124    12.754 r  rom_inst/switchrdata[15]_i_1/O
                         net (fo=16, routed)          0.902    13.655    switchs_inst/E[0]
    SLICE_X64Y34         FDCE                                         r  switchs_inst/switchrdata_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk fall edge)
                                                     21.739    21.739 f  
    P17                  IBUF                         0.000    21.739 f  clk_IBUF_inst/O
                         net (fo=18, routed)          1.181    22.920    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    15.167 f  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    16.749    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.840 f  clk1/inst/clkout1_buf/O
                         net (fo=67, routed)          1.513    18.353    switchs_inst/cpu_clk
    SLICE_X64Y34         FDCE                                         r  switchs_inst/switchrdata_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.577    17.776    
                         clock uncertainty           -0.175    17.602    
    SLICE_X64Y34         FDCE (Setup_fdce_C_CE)      -0.164    17.438    switchs_inst/switchrdata_reg[0]
  -------------------------------------------------------------------
                         required time                         17.438    
                         arrival time                         -13.655    
  -------------------------------------------------------------------
                         slack                                  3.782    

Slack (MET) :             3.782ns  (required time - arrival time)
  Source:                 rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            switchs_inst/switchrdata_reg[12]/CE
                            (falling edge-triggered cell FDCE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (cpu_clk_cpuclk fall@21.739ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        16.284ns  (logic 4.669ns (28.672%)  route 11.615ns (71.328%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -1.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.386ns = ( 18.353 - 21.739 ) 
    Source Clock Delay      (SCD):    -2.628ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk1/inst/clkout1_buf/O
                         net (fo=67, routed)          1.836    -3.640    rom_inst/cpu_clk
    SLICE_X52Y15         LUT4 (Prop_lut4_I0_O)        0.124    -3.516 r  rom_inst/rom_inst_i_1/O
                         net (fo=32, routed)          0.888    -2.628    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    -0.174 f  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.542     1.367    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_17[0]
    SLICE_X48Y10         LUT6 (Prop_lut6_I0_O)        0.124     1.491 f  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=9, routed)           1.569     3.060    rom_inst/inst[5]
    SLICE_X49Y27         LUT2 (Prop_lut2_I1_O)        0.154     3.214 r  rom_inst/i__carry_i_13/O
                         net (fo=13, routed)          1.222     4.435    rom_inst/i__carry_i_13_n_0
    SLICE_X50Y23         LUT6 (Prop_lut6_I0_O)        0.327     4.762 r  rom_inst/i__carry_i_9/O
                         net (fo=3, routed)           1.286     6.049    rom_inst/i__carry_i_9_n_0
    SLICE_X45Y28         LUT5 (Prop_lut5_I1_O)        0.124     6.173 r  rom_inst/ALUResult2_carry_i_12/O
                         net (fo=35, routed)          1.152     7.325    rom_inst/ALUResult2_carry_i_12_n_0
    SLICE_X42Y32         LUT6 (Prop_lut6_I2_O)        0.124     7.449 r  rom_inst/dm_i_249/O
                         net (fo=1, routed)           0.991     8.440    rom_inst/dm_i_249_n_0
    SLICE_X42Y33         LUT3 (Prop_lut3_I2_O)        0.146     8.586 r  rom_inst/dm_i_233/O
                         net (fo=1, routed)           0.492     9.078    rom_inst/dm_i_233_n_0
    SLICE_X47Y36         LUT5 (Prop_lut5_I3_O)        0.328     9.406 r  rom_inst/dm_i_207/O
                         net (fo=1, routed)           0.000     9.406    rom_inst/dm_i_207_n_0
    SLICE_X47Y36         MUXF7 (Prop_muxf7_I1_O)      0.217     9.623 r  rom_inst/dm_i_164/O
                         net (fo=1, routed)           0.576    10.199    rom_inst/dm_i_164_n_0
    SLICE_X44Y34         LUT6 (Prop_lut6_I0_O)        0.299    10.498 f  rom_inst/dm_i_102/O
                         net (fo=1, routed)           0.495    10.993    rom_inst/dm_i_102_n_0
    SLICE_X45Y34         LUT6 (Prop_lut6_I2_O)        0.124    11.117 r  rom_inst/dm_i_53/O
                         net (fo=4, routed)           0.822    11.939    rom_inst/dm_i_53_n_0
    SLICE_X48Y33         LUT4 (Prop_lut4_I3_O)        0.124    12.063 r  rom_inst/switchrdata[15]_i_3/O
                         net (fo=1, routed)           0.567    12.630    rom_inst/IORead
    SLICE_X52Y34         LUT6 (Prop_lut6_I2_O)        0.124    12.754 r  rom_inst/switchrdata[15]_i_1/O
                         net (fo=16, routed)          0.902    13.655    switchs_inst/E[0]
    SLICE_X64Y34         FDCE                                         r  switchs_inst/switchrdata_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk fall edge)
                                                     21.739    21.739 f  
    P17                  IBUF                         0.000    21.739 f  clk_IBUF_inst/O
                         net (fo=18, routed)          1.181    22.920    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    15.167 f  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    16.749    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.840 f  clk1/inst/clkout1_buf/O
                         net (fo=67, routed)          1.513    18.353    switchs_inst/cpu_clk
    SLICE_X64Y34         FDCE                                         r  switchs_inst/switchrdata_reg[12]/C  (IS_INVERTED)
                         clock pessimism             -0.577    17.776    
                         clock uncertainty           -0.175    17.602    
    SLICE_X64Y34         FDCE (Setup_fdce_C_CE)      -0.164    17.438    switchs_inst/switchrdata_reg[12]
  -------------------------------------------------------------------
                         required time                         17.438    
                         arrival time                         -13.655    
  -------------------------------------------------------------------
                         slack                                  3.782    

Slack (MET) :             3.782ns  (required time - arrival time)
  Source:                 rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            switchs_inst/switchrdata_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (cpu_clk_cpuclk fall@21.739ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        16.284ns  (logic 4.669ns (28.672%)  route 11.615ns (71.328%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -1.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.386ns = ( 18.353 - 21.739 ) 
    Source Clock Delay      (SCD):    -2.628ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk1/inst/clkout1_buf/O
                         net (fo=67, routed)          1.836    -3.640    rom_inst/cpu_clk
    SLICE_X52Y15         LUT4 (Prop_lut4_I0_O)        0.124    -3.516 r  rom_inst/rom_inst_i_1/O
                         net (fo=32, routed)          0.888    -2.628    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    -0.174 f  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.542     1.367    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_17[0]
    SLICE_X48Y10         LUT6 (Prop_lut6_I0_O)        0.124     1.491 f  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=9, routed)           1.569     3.060    rom_inst/inst[5]
    SLICE_X49Y27         LUT2 (Prop_lut2_I1_O)        0.154     3.214 r  rom_inst/i__carry_i_13/O
                         net (fo=13, routed)          1.222     4.435    rom_inst/i__carry_i_13_n_0
    SLICE_X50Y23         LUT6 (Prop_lut6_I0_O)        0.327     4.762 r  rom_inst/i__carry_i_9/O
                         net (fo=3, routed)           1.286     6.049    rom_inst/i__carry_i_9_n_0
    SLICE_X45Y28         LUT5 (Prop_lut5_I1_O)        0.124     6.173 r  rom_inst/ALUResult2_carry_i_12/O
                         net (fo=35, routed)          1.152     7.325    rom_inst/ALUResult2_carry_i_12_n_0
    SLICE_X42Y32         LUT6 (Prop_lut6_I2_O)        0.124     7.449 r  rom_inst/dm_i_249/O
                         net (fo=1, routed)           0.991     8.440    rom_inst/dm_i_249_n_0
    SLICE_X42Y33         LUT3 (Prop_lut3_I2_O)        0.146     8.586 r  rom_inst/dm_i_233/O
                         net (fo=1, routed)           0.492     9.078    rom_inst/dm_i_233_n_0
    SLICE_X47Y36         LUT5 (Prop_lut5_I3_O)        0.328     9.406 r  rom_inst/dm_i_207/O
                         net (fo=1, routed)           0.000     9.406    rom_inst/dm_i_207_n_0
    SLICE_X47Y36         MUXF7 (Prop_muxf7_I1_O)      0.217     9.623 r  rom_inst/dm_i_164/O
                         net (fo=1, routed)           0.576    10.199    rom_inst/dm_i_164_n_0
    SLICE_X44Y34         LUT6 (Prop_lut6_I0_O)        0.299    10.498 f  rom_inst/dm_i_102/O
                         net (fo=1, routed)           0.495    10.993    rom_inst/dm_i_102_n_0
    SLICE_X45Y34         LUT6 (Prop_lut6_I2_O)        0.124    11.117 r  rom_inst/dm_i_53/O
                         net (fo=4, routed)           0.822    11.939    rom_inst/dm_i_53_n_0
    SLICE_X48Y33         LUT4 (Prop_lut4_I3_O)        0.124    12.063 r  rom_inst/switchrdata[15]_i_3/O
                         net (fo=1, routed)           0.567    12.630    rom_inst/IORead
    SLICE_X52Y34         LUT6 (Prop_lut6_I2_O)        0.124    12.754 r  rom_inst/switchrdata[15]_i_1/O
                         net (fo=16, routed)          0.902    13.655    switchs_inst/E[0]
    SLICE_X64Y34         FDCE                                         r  switchs_inst/switchrdata_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk fall edge)
                                                     21.739    21.739 f  
    P17                  IBUF                         0.000    21.739 f  clk_IBUF_inst/O
                         net (fo=18, routed)          1.181    22.920    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    15.167 f  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    16.749    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.840 f  clk1/inst/clkout1_buf/O
                         net (fo=67, routed)          1.513    18.353    switchs_inst/cpu_clk
    SLICE_X64Y34         FDCE                                         r  switchs_inst/switchrdata_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.577    17.776    
                         clock uncertainty           -0.175    17.602    
    SLICE_X64Y34         FDCE (Setup_fdce_C_CE)      -0.164    17.438    switchs_inst/switchrdata_reg[1]
  -------------------------------------------------------------------
                         required time                         17.438    
                         arrival time                         -13.655    
  -------------------------------------------------------------------
                         slack                                  3.782    

Slack (MET) :             3.782ns  (required time - arrival time)
  Source:                 rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            switchs_inst/switchrdata_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (cpu_clk_cpuclk fall@21.739ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        16.284ns  (logic 4.669ns (28.672%)  route 11.615ns (71.328%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -1.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.386ns = ( 18.353 - 21.739 ) 
    Source Clock Delay      (SCD):    -2.628ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk1/inst/clkout1_buf/O
                         net (fo=67, routed)          1.836    -3.640    rom_inst/cpu_clk
    SLICE_X52Y15         LUT4 (Prop_lut4_I0_O)        0.124    -3.516 r  rom_inst/rom_inst_i_1/O
                         net (fo=32, routed)          0.888    -2.628    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    -0.174 f  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.542     1.367    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_17[0]
    SLICE_X48Y10         LUT6 (Prop_lut6_I0_O)        0.124     1.491 f  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=9, routed)           1.569     3.060    rom_inst/inst[5]
    SLICE_X49Y27         LUT2 (Prop_lut2_I1_O)        0.154     3.214 r  rom_inst/i__carry_i_13/O
                         net (fo=13, routed)          1.222     4.435    rom_inst/i__carry_i_13_n_0
    SLICE_X50Y23         LUT6 (Prop_lut6_I0_O)        0.327     4.762 r  rom_inst/i__carry_i_9/O
                         net (fo=3, routed)           1.286     6.049    rom_inst/i__carry_i_9_n_0
    SLICE_X45Y28         LUT5 (Prop_lut5_I1_O)        0.124     6.173 r  rom_inst/ALUResult2_carry_i_12/O
                         net (fo=35, routed)          1.152     7.325    rom_inst/ALUResult2_carry_i_12_n_0
    SLICE_X42Y32         LUT6 (Prop_lut6_I2_O)        0.124     7.449 r  rom_inst/dm_i_249/O
                         net (fo=1, routed)           0.991     8.440    rom_inst/dm_i_249_n_0
    SLICE_X42Y33         LUT3 (Prop_lut3_I2_O)        0.146     8.586 r  rom_inst/dm_i_233/O
                         net (fo=1, routed)           0.492     9.078    rom_inst/dm_i_233_n_0
    SLICE_X47Y36         LUT5 (Prop_lut5_I3_O)        0.328     9.406 r  rom_inst/dm_i_207/O
                         net (fo=1, routed)           0.000     9.406    rom_inst/dm_i_207_n_0
    SLICE_X47Y36         MUXF7 (Prop_muxf7_I1_O)      0.217     9.623 r  rom_inst/dm_i_164/O
                         net (fo=1, routed)           0.576    10.199    rom_inst/dm_i_164_n_0
    SLICE_X44Y34         LUT6 (Prop_lut6_I0_O)        0.299    10.498 f  rom_inst/dm_i_102/O
                         net (fo=1, routed)           0.495    10.993    rom_inst/dm_i_102_n_0
    SLICE_X45Y34         LUT6 (Prop_lut6_I2_O)        0.124    11.117 r  rom_inst/dm_i_53/O
                         net (fo=4, routed)           0.822    11.939    rom_inst/dm_i_53_n_0
    SLICE_X48Y33         LUT4 (Prop_lut4_I3_O)        0.124    12.063 r  rom_inst/switchrdata[15]_i_3/O
                         net (fo=1, routed)           0.567    12.630    rom_inst/IORead
    SLICE_X52Y34         LUT6 (Prop_lut6_I2_O)        0.124    12.754 r  rom_inst/switchrdata[15]_i_1/O
                         net (fo=16, routed)          0.902    13.655    switchs_inst/E[0]
    SLICE_X64Y34         FDCE                                         r  switchs_inst/switchrdata_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk fall edge)
                                                     21.739    21.739 f  
    P17                  IBUF                         0.000    21.739 f  clk_IBUF_inst/O
                         net (fo=18, routed)          1.181    22.920    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    15.167 f  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    16.749    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.840 f  clk1/inst/clkout1_buf/O
                         net (fo=67, routed)          1.513    18.353    switchs_inst/cpu_clk
    SLICE_X64Y34         FDCE                                         r  switchs_inst/switchrdata_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.577    17.776    
                         clock uncertainty           -0.175    17.602    
    SLICE_X64Y34         FDCE (Setup_fdce_C_CE)      -0.164    17.438    switchs_inst/switchrdata_reg[3]
  -------------------------------------------------------------------
                         required time                         17.438    
                         arrival time                         -13.655    
  -------------------------------------------------------------------
                         slack                                  3.782    

Slack (MET) :             3.782ns  (required time - arrival time)
  Source:                 rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            switchs_inst/switchrdata_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (cpu_clk_cpuclk fall@21.739ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        16.284ns  (logic 4.669ns (28.672%)  route 11.615ns (71.328%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -1.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.386ns = ( 18.353 - 21.739 ) 
    Source Clock Delay      (SCD):    -2.628ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk1/inst/clkout1_buf/O
                         net (fo=67, routed)          1.836    -3.640    rom_inst/cpu_clk
    SLICE_X52Y15         LUT4 (Prop_lut4_I0_O)        0.124    -3.516 r  rom_inst/rom_inst_i_1/O
                         net (fo=32, routed)          0.888    -2.628    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    -0.174 f  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.542     1.367    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_17[0]
    SLICE_X48Y10         LUT6 (Prop_lut6_I0_O)        0.124     1.491 f  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=9, routed)           1.569     3.060    rom_inst/inst[5]
    SLICE_X49Y27         LUT2 (Prop_lut2_I1_O)        0.154     3.214 r  rom_inst/i__carry_i_13/O
                         net (fo=13, routed)          1.222     4.435    rom_inst/i__carry_i_13_n_0
    SLICE_X50Y23         LUT6 (Prop_lut6_I0_O)        0.327     4.762 r  rom_inst/i__carry_i_9/O
                         net (fo=3, routed)           1.286     6.049    rom_inst/i__carry_i_9_n_0
    SLICE_X45Y28         LUT5 (Prop_lut5_I1_O)        0.124     6.173 r  rom_inst/ALUResult2_carry_i_12/O
                         net (fo=35, routed)          1.152     7.325    rom_inst/ALUResult2_carry_i_12_n_0
    SLICE_X42Y32         LUT6 (Prop_lut6_I2_O)        0.124     7.449 r  rom_inst/dm_i_249/O
                         net (fo=1, routed)           0.991     8.440    rom_inst/dm_i_249_n_0
    SLICE_X42Y33         LUT3 (Prop_lut3_I2_O)        0.146     8.586 r  rom_inst/dm_i_233/O
                         net (fo=1, routed)           0.492     9.078    rom_inst/dm_i_233_n_0
    SLICE_X47Y36         LUT5 (Prop_lut5_I3_O)        0.328     9.406 r  rom_inst/dm_i_207/O
                         net (fo=1, routed)           0.000     9.406    rom_inst/dm_i_207_n_0
    SLICE_X47Y36         MUXF7 (Prop_muxf7_I1_O)      0.217     9.623 r  rom_inst/dm_i_164/O
                         net (fo=1, routed)           0.576    10.199    rom_inst/dm_i_164_n_0
    SLICE_X44Y34         LUT6 (Prop_lut6_I0_O)        0.299    10.498 f  rom_inst/dm_i_102/O
                         net (fo=1, routed)           0.495    10.993    rom_inst/dm_i_102_n_0
    SLICE_X45Y34         LUT6 (Prop_lut6_I2_O)        0.124    11.117 r  rom_inst/dm_i_53/O
                         net (fo=4, routed)           0.822    11.939    rom_inst/dm_i_53_n_0
    SLICE_X48Y33         LUT4 (Prop_lut4_I3_O)        0.124    12.063 r  rom_inst/switchrdata[15]_i_3/O
                         net (fo=1, routed)           0.567    12.630    rom_inst/IORead
    SLICE_X52Y34         LUT6 (Prop_lut6_I2_O)        0.124    12.754 r  rom_inst/switchrdata[15]_i_1/O
                         net (fo=16, routed)          0.902    13.655    switchs_inst/E[0]
    SLICE_X64Y34         FDCE                                         r  switchs_inst/switchrdata_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk fall edge)
                                                     21.739    21.739 f  
    P17                  IBUF                         0.000    21.739 f  clk_IBUF_inst/O
                         net (fo=18, routed)          1.181    22.920    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    15.167 f  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    16.749    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.840 f  clk1/inst/clkout1_buf/O
                         net (fo=67, routed)          1.513    18.353    switchs_inst/cpu_clk
    SLICE_X64Y34         FDCE                                         r  switchs_inst/switchrdata_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.577    17.776    
                         clock uncertainty           -0.175    17.602    
    SLICE_X64Y34         FDCE (Setup_fdce_C_CE)      -0.164    17.438    switchs_inst/switchrdata_reg[4]
  -------------------------------------------------------------------
                         required time                         17.438    
                         arrival time                         -13.655    
  -------------------------------------------------------------------
                         slack                                  3.782    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 segs_inst/divclk_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            segs_inst/divclk_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpuclk rise@0.000ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout1_buf/O
                         net (fo=67, routed)          0.566    -0.790    segs_inst/cpu_clk
    SLICE_X57Y39         FDRE                                         r  segs_inst/divclk_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.649 r  segs_inst/divclk_cnt_reg[12]/Q
                         net (fo=2, routed)           0.117    -0.532    segs_inst/divclk_cnt[12]
    SLICE_X57Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.424 r  segs_inst/divclk_cnt0_carry__1/O[3]
                         net (fo=1, routed)           0.000    -0.424    segs_inst/divclk_cnt0_carry__1_n_4
    SLICE_X57Y39         FDRE                                         r  segs_inst/divclk_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout1_buf/O
                         net (fo=67, routed)          0.835    -0.747    segs_inst/cpu_clk
    SLICE_X57Y39         FDRE                                         r  segs_inst/divclk_cnt_reg[12]/C
                         clock pessimism             -0.043    -0.790    
    SLICE_X57Y39         FDRE (Hold_fdre_C_D)         0.105    -0.685    segs_inst/divclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.685    
                         arrival time                          -0.424    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 segs_inst/divclk_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            segs_inst/divclk_cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpuclk rise@0.000ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.789ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout1_buf/O
                         net (fo=67, routed)          0.567    -0.789    segs_inst/cpu_clk
    SLICE_X57Y40         FDRE                                         r  segs_inst/divclk_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.648 r  segs_inst/divclk_cnt_reg[16]/Q
                         net (fo=2, routed)           0.117    -0.531    segs_inst/divclk_cnt[16]
    SLICE_X57Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.423 r  segs_inst/divclk_cnt0_carry__2/O[3]
                         net (fo=1, routed)           0.000    -0.423    segs_inst/divclk_cnt0_carry__2_n_4
    SLICE_X57Y40         FDRE                                         r  segs_inst/divclk_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout1_buf/O
                         net (fo=67, routed)          0.836    -0.746    segs_inst/cpu_clk
    SLICE_X57Y40         FDRE                                         r  segs_inst/divclk_cnt_reg[16]/C
                         clock pessimism             -0.043    -0.789    
    SLICE_X57Y40         FDRE (Hold_fdre_C_D)         0.105    -0.684    segs_inst/divclk_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          0.684    
                         arrival time                          -0.423    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 segs_inst/num7_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            segs_inst/num7_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpuclk rise@0.000ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout1_buf/O
                         net (fo=67, routed)          0.561    -0.795    segs_inst/cpu_clk
    SLICE_X53Y33         FDCE                                         r  segs_inst/num7_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.654 r  segs_inst/num7_reg[0]_C/Q
                         net (fo=2, routed)           0.168    -0.486    rom_inst/num7_reg[0]_C_0
    SLICE_X53Y33         LUT3 (Prop_lut3_I2_O)        0.045    -0.441 r  rom_inst/num7[0]_C_i_1/O
                         net (fo=1, routed)           0.000    -0.441    segs_inst/num7_reg[0]_C_1
    SLICE_X53Y33         FDCE                                         r  segs_inst/num7_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout1_buf/O
                         net (fo=67, routed)          0.830    -0.752    segs_inst/cpu_clk
    SLICE_X53Y33         FDCE                                         r  segs_inst/num7_reg[0]_C/C
                         clock pessimism             -0.043    -0.795    
    SLICE_X53Y33         FDCE (Hold_fdce_C_D)         0.091    -0.704    segs_inst/num7_reg[0]_C
  -------------------------------------------------------------------
                         required time                          0.704    
                         arrival time                          -0.441    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 segs_inst/num7_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            segs_inst/num7_reg[1]_C/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpuclk rise@0.000ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout1_buf/O
                         net (fo=67, routed)          0.562    -0.794    segs_inst/cpu_clk
    SLICE_X53Y34         FDCE                                         r  segs_inst/num7_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.653 r  segs_inst/num7_reg[1]_C/Q
                         net (fo=2, routed)           0.168    -0.485    rom_inst/num7_reg[1]_C_0
    SLICE_X53Y34         LUT3 (Prop_lut3_I2_O)        0.045    -0.440 r  rom_inst/num7[1]_C_i_1/O
                         net (fo=1, routed)           0.000    -0.440    segs_inst/num7_reg[1]_C_1
    SLICE_X53Y34         FDCE                                         r  segs_inst/num7_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout1_buf/O
                         net (fo=67, routed)          0.831    -0.751    segs_inst/cpu_clk
    SLICE_X53Y34         FDCE                                         r  segs_inst/num7_reg[1]_C/C
                         clock pessimism             -0.043    -0.794    
    SLICE_X53Y34         FDCE (Hold_fdce_C_D)         0.091    -0.703    segs_inst/num7_reg[1]_C
  -------------------------------------------------------------------
                         required time                          0.703    
                         arrival time                          -0.440    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 segs_inst/divclk_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            segs_inst/divclk_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpuclk rise@0.000ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout1_buf/O
                         net (fo=67, routed)          0.566    -0.790    segs_inst/cpu_clk
    SLICE_X57Y38         FDRE                                         r  segs_inst/divclk_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.649 r  segs_inst/divclk_cnt_reg[8]/Q
                         net (fo=2, routed)           0.119    -0.530    segs_inst/divclk_cnt[8]
    SLICE_X57Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.422 r  segs_inst/divclk_cnt0_carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.422    segs_inst/divclk_cnt0_carry__0_n_4
    SLICE_X57Y38         FDRE                                         r  segs_inst/divclk_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout1_buf/O
                         net (fo=67, routed)          0.835    -0.747    segs_inst/cpu_clk
    SLICE_X57Y38         FDRE                                         r  segs_inst/divclk_cnt_reg[8]/C
                         clock pessimism             -0.043    -0.790    
    SLICE_X57Y38         FDRE (Hold_fdre_C_D)         0.105    -0.685    segs_inst/divclk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.685    
                         arrival time                          -0.422    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 segs_inst/divclk_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            segs_inst/divclk_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpuclk rise@0.000ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout1_buf/O
                         net (fo=67, routed)          0.565    -0.791    segs_inst/cpu_clk
    SLICE_X57Y37         FDRE                                         r  segs_inst/divclk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.650 r  segs_inst/divclk_cnt_reg[4]/Q
                         net (fo=2, routed)           0.120    -0.529    segs_inst/divclk_cnt[4]
    SLICE_X57Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.421 r  segs_inst/divclk_cnt0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.421    segs_inst/divclk_cnt0_carry_n_4
    SLICE_X57Y37         FDRE                                         r  segs_inst/divclk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout1_buf/O
                         net (fo=67, routed)          0.833    -0.749    segs_inst/cpu_clk
    SLICE_X57Y37         FDRE                                         r  segs_inst/divclk_cnt_reg[4]/C
                         clock pessimism             -0.042    -0.791    
    SLICE_X57Y37         FDRE (Hold_fdre_C_D)         0.105    -0.686    segs_inst/divclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.686    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 segs_inst/divclk_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            segs_inst/divclk_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpuclk rise@0.000ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout1_buf/O
                         net (fo=67, routed)          0.566    -0.790    segs_inst/cpu_clk
    SLICE_X57Y38         FDRE                                         r  segs_inst/divclk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.649 r  segs_inst/divclk_cnt_reg[5]/Q
                         net (fo=2, routed)           0.116    -0.533    segs_inst/divclk_cnt[5]
    SLICE_X57Y38         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.418 r  segs_inst/divclk_cnt0_carry__0/O[0]
                         net (fo=1, routed)           0.000    -0.418    segs_inst/divclk_cnt0_carry__0_n_7
    SLICE_X57Y38         FDRE                                         r  segs_inst/divclk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout1_buf/O
                         net (fo=67, routed)          0.835    -0.747    segs_inst/cpu_clk
    SLICE_X57Y38         FDRE                                         r  segs_inst/divclk_cnt_reg[5]/C
                         clock pessimism             -0.043    -0.790    
    SLICE_X57Y38         FDRE (Hold_fdre_C_D)         0.105    -0.685    segs_inst/divclk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.685    
                         arrival time                          -0.418    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 segs_inst/divclk_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            segs_inst/divclk_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpuclk rise@0.000ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.789ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout1_buf/O
                         net (fo=67, routed)          0.567    -0.789    segs_inst/cpu_clk
    SLICE_X57Y40         FDRE                                         r  segs_inst/divclk_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.648 r  segs_inst/divclk_cnt_reg[15]/Q
                         net (fo=2, routed)           0.120    -0.527    segs_inst/divclk_cnt[15]
    SLICE_X57Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.416 r  segs_inst/divclk_cnt0_carry__2/O[2]
                         net (fo=1, routed)           0.000    -0.416    segs_inst/divclk_cnt0_carry__2_n_5
    SLICE_X57Y40         FDRE                                         r  segs_inst/divclk_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout1_buf/O
                         net (fo=67, routed)          0.836    -0.746    segs_inst/cpu_clk
    SLICE_X57Y40         FDRE                                         r  segs_inst/divclk_cnt_reg[15]/C
                         clock pessimism             -0.043    -0.789    
    SLICE_X57Y40         FDRE (Hold_fdre_C_D)         0.105    -0.684    segs_inst/divclk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.684    
                         arrival time                          -0.416    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 segs_inst/divclk_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            segs_inst/divclk_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpuclk rise@0.000ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout1_buf/O
                         net (fo=67, routed)          0.566    -0.790    segs_inst/cpu_clk
    SLICE_X57Y38         FDRE                                         r  segs_inst/divclk_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.649 r  segs_inst/divclk_cnt_reg[7]/Q
                         net (fo=2, routed)           0.120    -0.528    segs_inst/divclk_cnt[7]
    SLICE_X57Y38         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.417 r  segs_inst/divclk_cnt0_carry__0/O[2]
                         net (fo=1, routed)           0.000    -0.417    segs_inst/divclk_cnt0_carry__0_n_5
    SLICE_X57Y38         FDRE                                         r  segs_inst/divclk_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout1_buf/O
                         net (fo=67, routed)          0.835    -0.747    segs_inst/cpu_clk
    SLICE_X57Y38         FDRE                                         r  segs_inst/divclk_cnt_reg[7]/C
                         clock pessimism             -0.043    -0.790    
    SLICE_X57Y38         FDRE (Hold_fdre_C_D)         0.105    -0.685    segs_inst/divclk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.685    
                         arrival time                          -0.417    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 segs_inst/divclk_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            segs_inst/divclk_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpuclk rise@0.000ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.586%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout1_buf/O
                         net (fo=67, routed)          0.566    -0.790    segs_inst/cpu_clk
    SLICE_X57Y39         FDRE                                         r  segs_inst/divclk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.649 r  segs_inst/divclk_cnt_reg[11]/Q
                         net (fo=2, routed)           0.121    -0.528    segs_inst/divclk_cnt[11]
    SLICE_X57Y39         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.417 r  segs_inst/divclk_cnt0_carry__1/O[2]
                         net (fo=1, routed)           0.000    -0.417    segs_inst/divclk_cnt0_carry__1_n_5
    SLICE_X57Y39         FDRE                                         r  segs_inst/divclk_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout1_buf/O
                         net (fo=67, routed)          0.835    -0.747    segs_inst/cpu_clk
    SLICE_X57Y39         FDRE                                         r  segs_inst/divclk_cnt_reg[11]/C
                         clock pessimism             -0.043    -0.790    
    SLICE_X57Y39         FDRE (Hold_fdre_C_D)         0.105    -0.685    segs_inst/divclk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.685    
                         arrival time                          -0.417    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk_cpuclk
Waveform(ns):       { 0.000 21.739 }
Period(ns):         43.478
Sources:            { clk1/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y3     rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y3     rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y6     rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y6     rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y6     rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y6     rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y5     rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y5     rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y2     rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y2     rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       43.478      116.522    PLLE2_ADV_X0Y0  clk1/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDPE/C              n/a            0.500         21.739      21.239     SLICE_X59Y38    segs_inst/num0_reg[1]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         21.739      21.239     SLICE_X59Y38    segs_inst/num0_reg[3]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         21.739      21.239     SLICE_X59Y38    segs_inst/num1_reg[1]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         21.739      21.239     SLICE_X59Y38    segs_inst/num4_reg[1]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         21.739      21.239     SLICE_X59Y38    segs_inst/num4_reg[3]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         21.739      21.239     SLICE_X59Y38    segs_inst/num5_reg[1]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         21.739      21.239     SLICE_X59Y38    segs_inst/num5_reg[3]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         21.739      21.239     SLICE_X59Y38    segs_inst/num6_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X48Y32    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X36Y46    vgas_inst/vga_clk_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X48Y21    inst_fetch/IF_pc/nextPC_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X48Y21    inst_fetch/IF_pc/nextPC_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X64Y34    switchs_inst/switchrdata_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X64Y34    switchs_inst/switchrdata_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X54Y35    switchs_inst/switchrdata_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X54Y35    switchs_inst/switchrdata_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X54Y35    switchs_inst/switchrdata_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X54Y35    switchs_inst/switchrdata_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X64Y34    switchs_inst/switchrdata_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X64Y34    switchs_inst/switchrdata_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  uart_clk_cpuclk
  To Clock:  uart_clk_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       94.361ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.361ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/msg_indx_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        5.213ns  (logic 1.409ns (27.030%)  route 3.804ns (72.970%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.458ns = ( 96.542 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.919ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.557    -3.919    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X42Y17         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDCE (Prop_fdce_C_Q)         0.478    -3.441 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.708    -2.733    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X42Y17         LUT2 (Prop_lut2_I1_O)        0.328    -2.405 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.959    -1.446    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I5_O)        0.355    -1.091 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.838    -0.253    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.124    -0.129 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.483     0.354    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X42Y12         LUT4 (Prop_lut4_I0_O)        0.124     0.478 r  uart_inst/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.816     1.294    uart_inst/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X41Y15         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.181   101.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.441    96.542    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y15         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[6]/C
                         clock pessimism             -0.483    96.059    
                         clock uncertainty           -0.199    95.860    
    SLICE_X41Y15         FDCE (Setup_fdce_C_CE)      -0.205    95.655    uart_inst/inst/upg_inst/msg_indx_reg[6]
  -------------------------------------------------------------------
                         required time                         95.655    
                         arrival time                          -1.294    
  -------------------------------------------------------------------
                         slack                                 94.361    

Slack (MET) :             94.361ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/msg_indx_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        5.213ns  (logic 1.409ns (27.030%)  route 3.804ns (72.970%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.458ns = ( 96.542 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.919ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.557    -3.919    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X42Y17         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDCE (Prop_fdce_C_Q)         0.478    -3.441 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.708    -2.733    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X42Y17         LUT2 (Prop_lut2_I1_O)        0.328    -2.405 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.959    -1.446    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I5_O)        0.355    -1.091 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.838    -0.253    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.124    -0.129 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.483     0.354    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X42Y12         LUT4 (Prop_lut4_I0_O)        0.124     0.478 r  uart_inst/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.816     1.294    uart_inst/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X41Y15         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.181   101.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.441    96.542    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y15         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[7]/C
                         clock pessimism             -0.483    96.059    
                         clock uncertainty           -0.199    95.860    
    SLICE_X41Y15         FDCE (Setup_fdce_C_CE)      -0.205    95.655    uart_inst/inst/upg_inst/msg_indx_reg[7]
  -------------------------------------------------------------------
                         required time                         95.655    
                         arrival time                          -1.294    
  -------------------------------------------------------------------
                         slack                                 94.361    

Slack (MET) :             94.608ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/msg_indx_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        5.024ns  (logic 1.409ns (28.047%)  route 3.615ns (71.953%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.460ns = ( 96.540 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.919ns
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.557    -3.919    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X42Y17         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDCE (Prop_fdce_C_Q)         0.478    -3.441 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.708    -2.733    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X42Y17         LUT2 (Prop_lut2_I1_O)        0.328    -2.405 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.959    -1.446    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I5_O)        0.355    -1.091 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.838    -0.253    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.124    -0.129 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.483     0.354    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X42Y12         LUT4 (Prop_lut4_I0_O)        0.124     0.478 r  uart_inst/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.627     1.105    uart_inst/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X42Y17         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.181   101.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.439    96.540    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X42Y17         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[1]/C
                         clock pessimism             -0.459    96.081    
                         clock uncertainty           -0.199    95.882    
    SLICE_X42Y17         FDCE (Setup_fdce_C_CE)      -0.169    95.713    uart_inst/inst/upg_inst/msg_indx_reg[1]
  -------------------------------------------------------------------
                         required time                         95.713    
                         arrival time                          -1.105    
  -------------------------------------------------------------------
                         slack                                 94.608    

Slack (MET) :             94.608ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/msg_indx_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        5.024ns  (logic 1.409ns (28.047%)  route 3.615ns (71.953%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.460ns = ( 96.540 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.919ns
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.557    -3.919    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X42Y17         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDCE (Prop_fdce_C_Q)         0.478    -3.441 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.708    -2.733    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X42Y17         LUT2 (Prop_lut2_I1_O)        0.328    -2.405 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.959    -1.446    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I5_O)        0.355    -1.091 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.838    -0.253    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.124    -0.129 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.483     0.354    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X42Y12         LUT4 (Prop_lut4_I0_O)        0.124     0.478 r  uart_inst/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.627     1.105    uart_inst/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X42Y17         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.181   101.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.439    96.540    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X42Y17         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[2]/C
                         clock pessimism             -0.459    96.081    
                         clock uncertainty           -0.199    95.882    
    SLICE_X42Y17         FDCE (Setup_fdce_C_CE)      -0.169    95.713    uart_inst/inst/upg_inst/msg_indx_reg[2]
  -------------------------------------------------------------------
                         required time                         95.713    
                         arrival time                          -1.105    
  -------------------------------------------------------------------
                         slack                                 94.608    

Slack (MET) :             94.608ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/msg_indx_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        5.024ns  (logic 1.409ns (28.047%)  route 3.615ns (71.953%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.460ns = ( 96.540 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.919ns
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.557    -3.919    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X42Y17         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDCE (Prop_fdce_C_Q)         0.478    -3.441 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.708    -2.733    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X42Y17         LUT2 (Prop_lut2_I1_O)        0.328    -2.405 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.959    -1.446    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I5_O)        0.355    -1.091 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.838    -0.253    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.124    -0.129 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.483     0.354    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X42Y12         LUT4 (Prop_lut4_I0_O)        0.124     0.478 r  uart_inst/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.627     1.105    uart_inst/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X42Y17         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.181   101.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.439    96.540    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X42Y17         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[3]/C
                         clock pessimism             -0.459    96.081    
                         clock uncertainty           -0.199    95.882    
    SLICE_X42Y17         FDCE (Setup_fdce_C_CE)      -0.169    95.713    uart_inst/inst/upg_inst/msg_indx_reg[3]
  -------------------------------------------------------------------
                         required time                         95.713    
                         arrival time                          -1.105    
  -------------------------------------------------------------------
                         slack                                 94.608    

Slack (MET) :             94.608ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/msg_indx_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        5.024ns  (logic 1.409ns (28.047%)  route 3.615ns (71.953%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.460ns = ( 96.540 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.919ns
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.557    -3.919    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X42Y17         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDCE (Prop_fdce_C_Q)         0.478    -3.441 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.708    -2.733    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X42Y17         LUT2 (Prop_lut2_I1_O)        0.328    -2.405 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.959    -1.446    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I5_O)        0.355    -1.091 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.838    -0.253    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.124    -0.129 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.483     0.354    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X42Y12         LUT4 (Prop_lut4_I0_O)        0.124     0.478 r  uart_inst/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.627     1.105    uart_inst/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X42Y17         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.181   101.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.439    96.540    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X42Y17         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                         clock pessimism             -0.459    96.081    
                         clock uncertainty           -0.199    95.882    
    SLICE_X42Y17         FDCE (Setup_fdce_C_CE)      -0.169    95.713    uart_inst/inst/upg_inst/msg_indx_reg[4]
  -------------------------------------------------------------------
                         required time                         95.713    
                         arrival time                          -1.105    
  -------------------------------------------------------------------
                         slack                                 94.608    

Slack (MET) :             94.671ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/s_axi_wdata_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        4.903ns  (logic 1.409ns (28.736%)  route 3.494ns (71.264%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.458ns = ( 96.542 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.919ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.557    -3.919    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X42Y17         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDCE (Prop_fdce_C_Q)         0.478    -3.441 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.708    -2.733    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X42Y17         LUT2 (Prop_lut2_I1_O)        0.328    -2.405 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.959    -1.446    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I5_O)        0.355    -1.091 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.838    -0.253    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.124    -0.129 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.436     0.307    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X41Y14         LUT6 (Prop_lut6_I3_O)        0.124     0.431 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.553     0.984    uart_inst/inst/upg_inst/s_axi_wdata
    SLICE_X43Y15         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.181   101.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.441    96.542    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X43Y15         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[2]/C
                         clock pessimism             -0.483    96.059    
                         clock uncertainty           -0.199    95.860    
    SLICE_X43Y15         FDRE (Setup_fdre_C_CE)      -0.205    95.655    uart_inst/inst/upg_inst/s_axi_wdata_reg[2]
  -------------------------------------------------------------------
                         required time                         95.655    
                         arrival time                          -0.984    
  -------------------------------------------------------------------
                         slack                                 94.671    

Slack (MET) :             94.677ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/msg_indx_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        4.898ns  (logic 1.409ns (28.768%)  route 3.489ns (71.232%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.457ns = ( 96.543 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.919ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.557    -3.919    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X42Y17         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDCE (Prop_fdce_C_Q)         0.478    -3.441 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.708    -2.733    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X42Y17         LUT2 (Prop_lut2_I1_O)        0.328    -2.405 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.959    -1.446    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I5_O)        0.355    -1.091 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.838    -0.253    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.124    -0.129 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.483     0.354    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X42Y12         LUT4 (Prop_lut4_I0_O)        0.124     0.478 r  uart_inst/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.501     0.979    uart_inst/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X41Y14         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.181   101.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.442    96.543    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y14         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[0]/C
                         clock pessimism             -0.483    96.060    
                         clock uncertainty           -0.199    95.861    
    SLICE_X41Y14         FDCE (Setup_fdce_C_CE)      -0.205    95.656    uart_inst/inst/upg_inst/msg_indx_reg[0]
  -------------------------------------------------------------------
                         required time                         95.656    
                         arrival time                          -0.979    
  -------------------------------------------------------------------
                         slack                                 94.677    

Slack (MET) :             94.677ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/msg_indx_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        4.898ns  (logic 1.409ns (28.768%)  route 3.489ns (71.232%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.457ns = ( 96.543 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.919ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.557    -3.919    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X42Y17         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDCE (Prop_fdce_C_Q)         0.478    -3.441 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.708    -2.733    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X42Y17         LUT2 (Prop_lut2_I1_O)        0.328    -2.405 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.959    -1.446    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I5_O)        0.355    -1.091 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.838    -0.253    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.124    -0.129 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.483     0.354    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X42Y12         LUT4 (Prop_lut4_I0_O)        0.124     0.478 r  uart_inst/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.501     0.979    uart_inst/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X41Y14         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.181   101.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.442    96.543    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y14         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[5]/C
                         clock pessimism             -0.483    96.060    
                         clock uncertainty           -0.199    95.861    
    SLICE_X41Y14         FDCE (Setup_fdce_C_CE)      -0.205    95.656    uart_inst/inst/upg_inst/msg_indx_reg[5]
  -------------------------------------------------------------------
                         required time                         95.656    
                         arrival time                          -0.979    
  -------------------------------------------------------------------
                         slack                                 94.677    

Slack (MET) :             94.702ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/s_axi_wdata_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        4.859ns  (logic 1.409ns (28.999%)  route 3.450ns (71.001%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.457ns = ( 96.543 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.919ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.557    -3.919    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X42Y17         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDCE (Prop_fdce_C_Q)         0.478    -3.441 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.708    -2.733    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X42Y17         LUT2 (Prop_lut2_I1_O)        0.328    -2.405 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.959    -1.446    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I5_O)        0.355    -1.091 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.838    -0.253    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.124    -0.129 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.436     0.307    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X41Y14         LUT6 (Prop_lut6_I3_O)        0.124     0.431 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.509     0.940    uart_inst/inst/upg_inst/s_axi_wdata
    SLICE_X44Y15         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.181   101.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.442    96.543    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X44Y15         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[3]/C
                         clock pessimism             -0.497    96.046    
                         clock uncertainty           -0.199    95.847    
    SLICE_X44Y15         FDRE (Setup_fdre_C_CE)      -0.205    95.642    uart_inst/inst/upg_inst/s_axi_wdata_reg[3]
  -------------------------------------------------------------------
                         required time                         95.642    
                         arrival time                          -0.940    
  -------------------------------------------------------------------
                         slack                                 94.702    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.804ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.552    -0.804    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X47Y23         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.663 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.607    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_level_out_d1_cdc_to
    SLICE_X47Y23         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.819    -0.763    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X47Y23         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.041    -0.804    
    SLICE_X47Y23         FDRE (Hold_fdre_C_D)         0.075    -0.729    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.729    
                         arrival time                          -0.607    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.075%)  route 0.194ns (57.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.562    -0.794    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X47Y10         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.653 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/Q
                         net (fo=3, routed)           0.194    -0.459    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[7]
    SLICE_X46Y11         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.832    -0.750    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X46Y11         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism             -0.028    -0.778    
    SLICE_X46Y11         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.595    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                          0.595    
                         arrival time                          -0.459    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.031ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.562    -0.794    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X47Y11         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.653 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/Q
                         net (fo=3, routed)           0.121    -0.532    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[0]
    SLICE_X46Y11         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.832    -0.750    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X46Y11         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
                         clock pessimism             -0.031    -0.781    
    SLICE_X46Y11         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.679    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16
  -------------------------------------------------------------------
                         required time                          0.679    
                         arrival time                          -0.532    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.439%)  route 0.139ns (49.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.031ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.562    -0.794    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X47Y11         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.653 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/Q
                         net (fo=3, routed)           0.139    -0.514    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[4]
    SLICE_X46Y11         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.832    -0.750    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X46Y11         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
                         clock pessimism             -0.031    -0.781    
    SLICE_X46Y11         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.664    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16
  -------------------------------------------------------------------
                         required time                          0.664    
                         arrival time                          -0.514    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[7].fifo_din_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.233%)  route 0.134ns (48.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.562    -0.794    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X47Y10         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[7].fifo_din_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.653 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[7].fifo_din_reg[7]/Q
                         net (fo=3, routed)           0.134    -0.519    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[6]
    SLICE_X46Y11         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.832    -0.750    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X46Y11         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
                         clock pessimism             -0.028    -0.778    
    SLICE_X46Y11         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.669    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16
  -------------------------------------------------------------------
                         required time                          0.669    
                         arrival time                          -0.519    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/s_axi_wdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.759%)  route 0.142ns (50.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.797ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.559    -0.797    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X43Y15         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.656 r  uart_inst/inst/upg_inst/s_axi_wdata_reg[2]/Q
                         net (fo=1, routed)           0.142    -0.513    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[2]
    SLICE_X42Y13         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.828    -0.754    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X42Y13         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
                         clock pessimism             -0.028    -0.782    
    SLICE_X42Y13         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.665    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16
  -------------------------------------------------------------------
                         required time                          0.665    
                         arrival time                          -0.513    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_2_reg/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_reg/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.793ns
    Clock Pessimism Removal (CPR):    0.031ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.563    -0.793    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X47Y9          FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.652 f  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_2_reg/Q
                         net (fo=2, routed)           0.099    -0.552    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_2
    SLICE_X46Y9          LUT6 (Prop_lut6_I1_O)        0.045    -0.507 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_i_1/O
                         net (fo=1, routed)           0.000    -0.507    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected0
    SLICE_X46Y9          FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.833    -0.749    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X46Y9          FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_reg/C
                         clock pessimism             -0.031    -0.780    
    SLICE_X46Y9          FDRE (Hold_fdre_C_D)         0.120    -0.660    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_reg
  -------------------------------------------------------------------
                         required time                          0.660    
                         arrival time                          -0.507    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/stop_Bit_Position_reg/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.740%)  route 0.101ns (35.260%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.031ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.562    -0.794    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X47Y10         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.653 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/Q
                         net (fo=3, routed)           0.101    -0.551    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/in[7]
    SLICE_X46Y10         LUT4 (Prop_lut4_I0_O)        0.045    -0.506 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/stop_Bit_Position_i_1/O
                         net (fo=1, routed)           0.000    -0.506    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I_n_10
    SLICE_X46Y10         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/stop_Bit_Position_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.832    -0.750    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X46Y10         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/stop_Bit_Position_reg/C
                         clock pessimism             -0.031    -0.781    
    SLICE_X46Y10         FDRE (Hold_fdre_C_D)         0.121    -0.660    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/stop_Bit_Position_reg
  -------------------------------------------------------------------
                         required time                          0.660    
                         arrival time                          -0.506    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/s_axi_wdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.797ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.559    -0.797    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X42Y15         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.633 r  uart_inst/inst/upg_inst/s_axi_wdata_reg[5]/Q
                         net (fo=1, routed)           0.116    -0.517    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[5]
    SLICE_X42Y13         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.828    -0.754    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X42Y13         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
                         clock pessimism             -0.028    -0.782    
    SLICE_X42Y13         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.673    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16
  -------------------------------------------------------------------
                         required time                          0.673    
                         arrival time                          -0.517    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_1_reg/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_2_reg/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.522%)  route 0.108ns (43.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.562    -0.794    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X45Y10         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.653 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_1_reg/Q
                         net (fo=2, routed)           0.108    -0.544    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_1
    SLICE_X47Y9          FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.833    -0.749    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X47Y9          FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_2_reg/C
                         clock pessimism             -0.028    -0.777    
    SLICE_X47Y9          FDRE (Hold_fdre_C_D)         0.070    -0.707    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_2_reg
  -------------------------------------------------------------------
                         required time                          0.707    
                         arrival time                          -0.544    
  -------------------------------------------------------------------
                         slack                                  0.162    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         uart_clk_cpuclk
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk1/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y2   uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     PLLE2_ADV_X0Y0  clk1/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X38Y14    uart_inst/inst/upg_inst/initFlag_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X41Y14    uart_inst/inst/upg_inst/msg_indx_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X42Y17    uart_inst/inst/upg_inst/msg_indx_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X42Y17    uart_inst/inst/upg_inst/msg_indx_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X42Y17    uart_inst/inst/upg_inst/msg_indx_reg[3]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X42Y17    uart_inst/inst/upg_inst/msg_indx_reg[4]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X41Y14    uart_inst/inst/upg_inst/msg_indx_reg[5]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X41Y15    uart_inst/inst/upg_inst/msg_indx_reg[6]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       100.000     60.000     PLLE2_ADV_X0Y0  clk1/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X42Y13    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X42Y13    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X42Y13    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X42Y13    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X42Y13    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X42Y13    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X42Y13    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X42Y12    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X42Y12    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X42Y13    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X42Y12    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X46Y11    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X46Y11    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X46Y11    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X46Y11    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X46Y11    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X46Y11    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X46Y11    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X46Y11    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X42Y12    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK



---------------------------------------------------------------------------------------------------
From Clock:  uart_clk_cpuclk
  To Clock:  cpu_clk_cpuclk

Setup :          317  Failing Endpoints,  Worst Slack       -1.030ns,  Total Violation     -172.498ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.348ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.030ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (cpu_clk_cpuclk rise@304.348ns - uart_clk_cpuclk rise@300.000ns)
  Data Path Delay:        5.187ns  (logic 0.604ns (11.645%)  route 4.583ns (88.355%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.182ns = ( 302.166 - 304.348 ) 
    Source Clock Delay      (SCD):    -3.911ns = ( 296.089 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                    300.000   300.000 r  
    P17                  IBUF                         0.000   300.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.253   301.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486   292.767 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660   294.428    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   294.524 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.565   296.089    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X48Y14         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y14         FDCE (Prop_fdce_C_Q)         0.456   296.545 f  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=52, routed)          1.868   298.413    dmem/upg_done_o
    SLICE_X50Y20         LUT3 (Prop_lut3_I1_O)        0.148   298.561 r  dmem/rom_inst_i_30/O
                         net (fo=4, routed)           2.715   301.276    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X2Y4          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                    304.348   304.348 r  
    P17                  IBUF                         0.000   304.348 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.181   305.529    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   297.775 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   299.357    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   299.448 r  clk1/inst/clkout1_buf/O
                         net (fo=67, routed)          1.663   301.111    rom_inst/cpu_clk
    SLICE_X52Y15         LUT4 (Prop_lut4_I0_O)        0.100   301.211 r  rom_inst/rom_inst_i_1/O
                         net (fo=32, routed)          0.954   302.166    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660   301.505    
                         clock uncertainty           -0.319   301.187    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.941   300.246    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        300.246    
                         arrival time                        -301.276    
  -------------------------------------------------------------------
                         slack                                 -1.030    

Slack (VIOLATED) :        -1.027ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (cpu_clk_cpuclk rise@304.348ns - uart_clk_cpuclk rise@300.000ns)
  Data Path Delay:        5.114ns  (logic 0.604ns (11.810%)  route 4.510ns (88.190%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.999ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.251ns = ( 302.096 - 304.348 ) 
    Source Clock Delay      (SCD):    -3.911ns = ( 296.089 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                    300.000   300.000 r  
    P17                  IBUF                         0.000   300.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.253   301.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486   292.767 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660   294.428    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   294.524 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.565   296.089    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X48Y14         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y14         FDCE (Prop_fdce_C_Q)         0.456   296.545 f  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=52, routed)          1.868   298.413    dmem/upg_done_o
    SLICE_X50Y20         LUT3 (Prop_lut3_I1_O)        0.148   298.561 r  dmem/rom_inst_i_30/O
                         net (fo=4, routed)           2.643   301.204    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X1Y4          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                    304.348   304.348 r  
    P17                  IBUF                         0.000   304.348 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.181   305.529    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   297.775 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   299.357    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   299.448 r  clk1/inst/clkout1_buf/O
                         net (fo=67, routed)          1.663   301.111    rom_inst/cpu_clk
    SLICE_X52Y15         LUT4 (Prop_lut4_I0_O)        0.100   301.211 r  rom_inst/rom_inst_i_1/O
                         net (fo=32, routed)          0.885   302.096    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660   301.436    
                         clock uncertainty           -0.319   301.118    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.941   300.177    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        300.177    
                         arrival time                        -301.204    
  -------------------------------------------------------------------
                         slack                                 -1.027    

Slack (VIOLATED) :        -1.025ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (cpu_clk_cpuclk rise@304.348ns - uart_clk_cpuclk rise@300.000ns)
  Data Path Delay:        4.971ns  (logic 0.604ns (12.151%)  route 4.367ns (87.849%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.393ns = ( 301.955 - 304.348 ) 
    Source Clock Delay      (SCD):    -3.911ns = ( 296.089 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                    300.000   300.000 r  
    P17                  IBUF                         0.000   300.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.253   301.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486   292.767 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660   294.428    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   294.524 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.565   296.089    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X48Y14         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y14         FDCE (Prop_fdce_C_Q)         0.456   296.545 f  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=52, routed)          1.868   298.413    dmem/upg_done_o
    SLICE_X50Y20         LUT3 (Prop_lut3_I1_O)        0.148   298.561 r  dmem/rom_inst_i_30/O
                         net (fo=4, routed)           2.499   301.060    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X1Y3          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                    304.348   304.348 r  
    P17                  IBUF                         0.000   304.348 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.181   305.529    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   297.775 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   299.357    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   299.448 r  clk1/inst/clkout1_buf/O
                         net (fo=67, routed)          1.663   301.111    rom_inst/cpu_clk
    SLICE_X52Y15         LUT4 (Prop_lut4_I0_O)        0.100   301.211 r  rom_inst/rom_inst_i_1/O
                         net (fo=32, routed)          0.744   301.955    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660   301.295    
                         clock uncertainty           -0.319   300.976    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.941   300.035    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        300.035    
                         arrival time                        -301.060    
  -------------------------------------------------------------------
                         slack                                 -1.025    

Slack (VIOLATED) :        -0.975ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (cpu_clk_cpuclk rise@304.348ns - uart_clk_cpuclk rise@300.000ns)
  Data Path Delay:        4.954ns  (logic 0.604ns (12.193%)  route 4.350ns (87.807%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.891ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.360ns = ( 301.988 - 304.348 ) 
    Source Clock Delay      (SCD):    -3.911ns = ( 296.089 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                    300.000   300.000 r  
    P17                  IBUF                         0.000   300.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.253   301.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486   292.767 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660   294.428    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   294.524 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.565   296.089    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X48Y14         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y14         FDCE (Prop_fdce_C_Q)         0.456   296.545 f  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=52, routed)          1.868   298.413    dmem/upg_done_o
    SLICE_X50Y20         LUT3 (Prop_lut3_I1_O)        0.148   298.561 r  dmem/rom_inst_i_30/O
                         net (fo=4, routed)           2.482   301.043    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X2Y3          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                    304.348   304.348 r  
    P17                  IBUF                         0.000   304.348 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.181   305.529    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   297.775 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   299.357    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   299.448 r  clk1/inst/clkout1_buf/O
                         net (fo=67, routed)          1.663   301.111    rom_inst/cpu_clk
    SLICE_X52Y15         LUT4 (Prop_lut4_I0_O)        0.100   301.211 r  rom_inst/rom_inst_i_1/O
                         net (fo=32, routed)          0.776   301.988    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660   301.328    
                         clock uncertainty           -0.319   301.009    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.941   300.068    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        300.068    
                         arrival time                        -301.043    
  -------------------------------------------------------------------
                         slack                                 -0.975    

Slack (VIOLATED) :        -0.947ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (cpu_clk_cpuclk rise@304.348ns - uart_clk_cpuclk rise@300.000ns)
  Data Path Delay:        5.747ns  (logic 0.580ns (10.092%)  route 5.167ns (89.908%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.914ns = ( 302.434 - 304.348 ) 
    Source Clock Delay      (SCD):    -3.911ns = ( 296.089 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                    300.000   300.000 r  
    P17                  IBUF                         0.000   300.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.253   301.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486   292.767 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660   294.428    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   294.524 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.565   296.089    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X48Y14         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y14         FDCE (Prop_fdce_C_Q)         0.456   296.545 f  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=52, routed)          1.346   297.891    rom_inst/upg_done_o
    SLICE_X50Y17         LUT3 (Prop_lut3_I2_O)        0.124   298.015 r  rom_inst/rom_inst_i_6/O
                         net (fo=15, routed)          3.821   301.836    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X2Y7          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                    304.348   304.348 r  
    P17                  IBUF                         0.000   304.348 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.181   305.529    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   297.775 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   299.357    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   299.448 r  clk1/inst/clkout1_buf/O
                         net (fo=67, routed)          1.663   301.111    rom_inst/cpu_clk
    SLICE_X52Y15         LUT4 (Prop_lut4_I0_O)        0.100   301.211 r  rom_inst/rom_inst_i_1/O
                         net (fo=32, routed)          1.223   302.434    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660   301.774    
                         clock uncertainty           -0.319   301.455    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566   300.889    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        300.889    
                         arrival time                        -301.836    
  -------------------------------------------------------------------
                         slack                                 -0.947    

Slack (VIOLATED) :        -0.936ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (cpu_clk_cpuclk rise@304.348ns - uart_clk_cpuclk rise@300.000ns)
  Data Path Delay:        5.859ns  (logic 0.580ns (9.899%)  route 5.279ns (90.101%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.791ns = ( 302.557 - 304.348 ) 
    Source Clock Delay      (SCD):    -3.911ns = ( 296.089 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                    300.000   300.000 r  
    P17                  IBUF                         0.000   300.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.253   301.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486   292.767 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660   294.428    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   294.524 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.565   296.089    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X48Y14         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y14         FDCE (Prop_fdce_C_Q)         0.456   296.545 f  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=52, routed)          1.065   297.610    rom_inst/upg_done_o
    SLICE_X48Y16         LUT3 (Prop_lut3_I2_O)        0.124   297.734 r  rom_inst/rom_inst_i_13/O
                         net (fo=15, routed)          4.214   301.948    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X2Y6          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                    304.348   304.348 r  
    P17                  IBUF                         0.000   304.348 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.181   305.529    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   297.775 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   299.357    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   299.448 r  clk1/inst/clkout1_buf/O
                         net (fo=67, routed)          1.663   301.111    rom_inst/cpu_clk
    SLICE_X52Y15         LUT4 (Prop_lut4_I0_O)        0.100   301.211 r  rom_inst/rom_inst_i_1/O
                         net (fo=32, routed)          1.346   302.557    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660   301.897    
                         clock uncertainty           -0.319   301.578    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566   301.012    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        301.012    
                         arrival time                        -301.948    
  -------------------------------------------------------------------
                         slack                                 -0.936    

Slack (VIOLATED) :        -0.929ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (cpu_clk_cpuclk rise@304.348ns - uart_clk_cpuclk rise@300.000ns)
  Data Path Delay:        5.019ns  (logic 0.574ns (11.437%)  route 4.445ns (88.563%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.999ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.251ns = ( 302.096 - 304.348 ) 
    Source Clock Delay      (SCD):    -3.911ns = ( 296.089 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                    300.000   300.000 r  
    P17                  IBUF                         0.000   300.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.253   301.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486   292.767 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660   294.428    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   294.524 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.565   296.089    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X48Y14         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y14         FDCE (Prop_fdce_C_Q)         0.456   296.545 f  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=52, routed)          1.748   298.293    dmem/upg_done_o
    SLICE_X51Y19         LUT3 (Prop_lut3_I1_O)        0.118   298.411 r  dmem/rom_inst_i_28/O
                         net (fo=4, routed)           2.697   301.108    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X1Y4          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                    304.348   304.348 r  
    P17                  IBUF                         0.000   304.348 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.181   305.529    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   297.775 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   299.357    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   299.448 r  clk1/inst/clkout1_buf/O
                         net (fo=67, routed)          1.663   301.111    rom_inst/cpu_clk
    SLICE_X52Y15         LUT4 (Prop_lut4_I0_O)        0.100   301.211 r  rom_inst/rom_inst_i_1/O
                         net (fo=32, routed)          0.885   302.096    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660   301.436    
                         clock uncertainty           -0.319   301.118    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.939   300.179    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        300.179    
                         arrival time                        -301.108    
  -------------------------------------------------------------------
                         slack                                 -0.929    

Slack (VIOLATED) :        -0.922ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (cpu_clk_cpuclk rise@304.348ns - uart_clk_cpuclk rise@300.000ns)
  Data Path Delay:        6.146ns  (logic 0.580ns (9.437%)  route 5.566ns (90.563%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.761ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 302.858 - 304.348 ) 
    Source Clock Delay      (SCD):    -3.911ns = ( 296.089 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                    300.000   300.000 r  
    P17                  IBUF                         0.000   300.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.253   301.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486   292.767 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660   294.428    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   294.524 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.565   296.089    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X48Y14         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y14         FDCE (Prop_fdce_C_Q)         0.456   296.545 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=52, routed)          1.485   298.030    inst_fetch/IF_pc/upg_done_o
    SLICE_X48Y21         LUT4 (Prop_lut4_I3_O)        0.124   298.154 r  inst_fetch/IF_pc/rom_inst_i_16/O
                         net (fo=15, routed)          4.081   302.235    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]
    RAMB18_X1Y16         RAMB18E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                    304.348   304.348 r  
    P17                  IBUF                         0.000   304.348 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.181   305.529    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   297.775 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   299.357    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   299.448 r  clk1/inst/clkout1_buf/O
                         net (fo=67, routed)          1.663   301.111    rom_inst/cpu_clk
    SLICE_X52Y15         LUT4 (Prop_lut4_I0_O)        0.100   301.211 r  rom_inst/rom_inst_i_1/O
                         net (fo=32, routed)          1.646   302.858    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y16         RAMB18E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.660   302.198    
                         clock uncertainty           -0.319   301.879    
    RAMB18_X1Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566   301.313    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        301.313    
                         arrival time                        -302.235    
  -------------------------------------------------------------------
                         slack                                 -0.922    

Slack (VIOLATED) :        -0.913ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (cpu_clk_cpuclk rise@304.348ns - uart_clk_cpuclk rise@300.000ns)
  Data Path Delay:        4.896ns  (logic 0.602ns (12.295%)  route 4.294ns (87.705%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.895ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.356ns = ( 301.992 - 304.348 ) 
    Source Clock Delay      (SCD):    -3.911ns = ( 296.089 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                    300.000   300.000 r  
    P17                  IBUF                         0.000   300.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.253   301.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486   292.767 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660   294.428    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   294.524 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.565   296.089    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X48Y14         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y14         FDCE (Prop_fdce_C_Q)         0.456   296.545 f  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=52, routed)          2.057   298.602    rom_inst/upg_done_o
    SLICE_X50Y16         LUT3 (Prop_lut3_I1_O)        0.146   298.748 r  rom_inst/rom_inst_i_39/O
                         net (fo=4, routed)           2.238   300.985    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X2Y1          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                    304.348   304.348 r  
    P17                  IBUF                         0.000   304.348 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.181   305.529    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   297.775 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   299.357    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   299.448 r  clk1/inst/clkout1_buf/O
                         net (fo=67, routed)          1.663   301.111    rom_inst/cpu_clk
    SLICE_X52Y15         LUT4 (Prop_lut4_I0_O)        0.100   301.211 r  rom_inst/rom_inst_i_1/O
                         net (fo=32, routed)          0.781   301.992    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660   301.332    
                         clock uncertainty           -0.319   301.013    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.941   300.072    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        300.072    
                         arrival time                        -300.985    
  -------------------------------------------------------------------
                         slack                                 -0.913    

Slack (VIOLATED) :        -0.905ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (cpu_clk_cpuclk rise@304.348ns - uart_clk_cpuclk rise@300.000ns)
  Data Path Delay:        5.808ns  (logic 0.580ns (9.986%)  route 5.228ns (90.014%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.811ns = ( 302.537 - 304.348 ) 
    Source Clock Delay      (SCD):    -3.911ns = ( 296.089 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                    300.000   300.000 r  
    P17                  IBUF                         0.000   300.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.253   301.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486   292.767 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660   294.428    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   294.524 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.565   296.089    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X48Y14         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y14         FDCE (Prop_fdce_C_Q)         0.456   296.545 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=52, routed)          1.485   298.030    inst_fetch/IF_pc/upg_done_o
    SLICE_X48Y21         LUT4 (Prop_lut4_I3_O)        0.124   298.154 r  inst_fetch/IF_pc/rom_inst_i_16/O
                         net (fo=15, routed)          3.743   301.897    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X1Y7          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                    304.348   304.348 r  
    P17                  IBUF                         0.000   304.348 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.181   305.529    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   297.775 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   299.357    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   299.448 r  clk1/inst/clkout1_buf/O
                         net (fo=67, routed)          1.663   301.111    rom_inst/cpu_clk
    SLICE_X52Y15         LUT4 (Prop_lut4_I0_O)        0.100   301.211 r  rom_inst/rom_inst_i_1/O
                         net (fo=32, routed)          1.326   302.537    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660   301.877    
                         clock uncertainty           -0.319   301.558    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   300.992    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        300.992    
                         arrival time                        -301.897    
  -------------------------------------------------------------------
                         slack                                 -0.905    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        2.190ns  (logic 0.186ns (8.493%)  route 2.004ns (91.507%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.271ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.562    -0.794    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X48Y14         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y14         FDCE (Prop_fdce_C_Q)         0.141    -0.653 f  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=52, routed)          0.476    -0.177    rom_inst/upg_done_o
    SLICE_X48Y21         LUT3 (Prop_lut3_I2_O)        0.045    -0.132 r  rom_inst/rom_inst_i_3/O
                         net (fo=8, routed)           1.528     1.396    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X1Y7          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout1_buf/O
                         net (fo=67, routed)          0.939    -0.642    rom_inst/cpu_clk
    SLICE_X52Y15         LUT4 (Prop_lut4_I0_O)        0.056    -0.586 r  rom_inst/rom_inst_i_1/O
                         net (fo=32, routed)          0.858     0.271    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     0.546    
                         clock uncertainty            0.319     0.865    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.048    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.396    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        2.090ns  (logic 0.186ns (8.900%)  route 1.904ns (91.101%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.167ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.562    -0.794    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X48Y14         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y14         FDCE (Prop_fdce_C_Q)         0.141    -0.653 f  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=52, routed)          0.398    -0.255    rom_inst/upg_done_o
    SLICE_X48Y16         LUT3 (Prop_lut3_I2_O)        0.045    -0.210 r  rom_inst/rom_inst_i_15/O
                         net (fo=15, routed)          1.506     1.296    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X1Y6          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout1_buf/O
                         net (fo=67, routed)          0.939    -0.642    rom_inst/cpu_clk
    SLICE_X52Y15         LUT4 (Prop_lut4_I0_O)        0.056    -0.586 r  rom_inst/rom_inst_i_1/O
                         net (fo=32, routed)          0.753     0.167    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     0.442    
                         clock uncertainty            0.319     0.761    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     0.944    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        2.047ns  (logic 0.186ns (9.087%)  route 1.861ns (90.913%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.122ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.562    -0.794    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X48Y14         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y14         FDCE (Prop_fdce_C_Q)         0.141    -0.653 f  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=52, routed)          0.398    -0.255    rom_inst/upg_done_o
    SLICE_X48Y16         LUT3 (Prop_lut3_I2_O)        0.045    -0.210 r  rom_inst/rom_inst_i_15/O
                         net (fo=15, routed)          1.463     1.253    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X1Y5          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout1_buf/O
                         net (fo=67, routed)          0.939    -0.642    rom_inst/cpu_clk
    SLICE_X52Y15         LUT4 (Prop_lut4_I0_O)        0.056    -0.586 r  rom_inst/rom_inst_i_1/O
                         net (fo=32, routed)          0.708     0.122    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     0.396    
                         clock uncertainty            0.319     0.715    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     0.898    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.898    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        2.050ns  (logic 0.186ns (9.071%)  route 1.864ns (90.929%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.122ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.562    -0.794    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X48Y14         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y14         FDCE (Prop_fdce_C_Q)         0.141    -0.653 f  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=52, routed)          0.476    -0.177    rom_inst/upg_done_o
    SLICE_X48Y21         LUT3 (Prop_lut3_I2_O)        0.045    -0.132 r  rom_inst/rom_inst_i_3/O
                         net (fo=8, routed)           1.388     1.257    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X1Y5          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout1_buf/O
                         net (fo=67, routed)          0.939    -0.642    rom_inst/cpu_clk
    SLICE_X52Y15         LUT4 (Prop_lut4_I0_O)        0.056    -0.586 r  rom_inst/rom_inst_i_1/O
                         net (fo=32, routed)          0.708     0.122    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     0.396    
                         clock uncertainty            0.319     0.715    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     0.898    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.898    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        1.943ns  (logic 0.186ns (9.572%)  route 1.757ns (90.428%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.006ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.562    -0.794    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X48Y14         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y14         FDCE (Prop_fdce_C_Q)         0.141    -0.653 f  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=52, routed)          0.398    -0.255    rom_inst/upg_done_o
    SLICE_X48Y16         LUT3 (Prop_lut3_I2_O)        0.045    -0.210 r  rom_inst/rom_inst_i_15/O
                         net (fo=15, routed)          1.359     1.149    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X2Y4          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout1_buf/O
                         net (fo=67, routed)          0.939    -0.642    rom_inst/cpu_clk
    SLICE_X52Y15         LUT4 (Prop_lut4_I0_O)        0.056    -0.586 r  rom_inst/rom_inst_i_1/O
                         net (fo=32, routed)          0.592     0.006    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     0.281    
                         clock uncertainty            0.319     0.600    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     0.783    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.783    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        2.209ns  (logic 0.186ns (8.421%)  route 2.023ns (91.579%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.271ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.562    -0.794    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X48Y14         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y14         FDCE (Prop_fdce_C_Q)         0.141    -0.653 f  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=52, routed)          0.398    -0.255    rom_inst/upg_done_o
    SLICE_X48Y16         LUT3 (Prop_lut3_I2_O)        0.045    -0.210 r  rom_inst/rom_inst_i_15/O
                         net (fo=15, routed)          1.625     1.415    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X1Y7          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout1_buf/O
                         net (fo=67, routed)          0.939    -0.642    rom_inst/cpu_clk
    SLICE_X52Y15         LUT4 (Prop_lut4_I0_O)        0.056    -0.586 r  rom_inst/rom_inst_i_1/O
                         net (fo=32, routed)          0.858     0.271    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     0.546    
                         clock uncertainty            0.319     0.865    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     1.048    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.415    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        1.845ns  (logic 0.186ns (10.080%)  route 1.659ns (89.920%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.967ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.102ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.562    -0.794    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X48Y14         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y14         FDCE (Prop_fdce_C_Q)         0.141    -0.653 f  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=52, routed)          0.398    -0.255    rom_inst/upg_done_o
    SLICE_X48Y16         LUT3 (Prop_lut3_I2_O)        0.045    -0.210 r  rom_inst/rom_inst_i_15/O
                         net (fo=15, routed)          1.261     1.051    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X2Y2          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout1_buf/O
                         net (fo=67, routed)          0.939    -0.642    rom_inst/cpu_clk
    SLICE_X52Y15         LUT4 (Prop_lut4_I0_O)        0.056    -0.586 r  rom_inst/rom_inst_i_1/O
                         net (fo=32, routed)          0.484    -0.102    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     0.173    
                         clock uncertainty            0.319     0.491    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     0.674    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           1.051    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 0.186ns (7.781%)  route 2.204ns (92.219%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.510ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.441ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.562    -0.794    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X48Y14         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y14         FDCE (Prop_fdce_C_Q)         0.141    -0.653 f  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=52, routed)          0.476    -0.177    rom_inst/upg_done_o
    SLICE_X48Y21         LUT3 (Prop_lut3_I2_O)        0.045    -0.132 r  rom_inst/rom_inst_i_3/O
                         net (fo=8, routed)           1.728     1.597    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[13]
    RAMB18_X1Y16         RAMB18E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout1_buf/O
                         net (fo=67, routed)          0.939    -0.642    rom_inst/cpu_clk
    SLICE_X52Y15         LUT4 (Prop_lut4_I0_O)        0.056    -0.586 r  rom_inst/rom_inst_i_1/O
                         net (fo=32, routed)          1.027     0.441    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y16         RAMB18E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275     0.716    
                         clock uncertainty            0.319     1.035    
    RAMB18_X1Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.218    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.597    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        2.122ns  (logic 0.186ns (8.764%)  route 1.936ns (91.236%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.167ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.562    -0.794    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X48Y14         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y14         FDCE (Prop_fdce_C_Q)         0.141    -0.653 f  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=52, routed)          0.461    -0.192    rom_inst/upg_done_o
    SLICE_X50Y17         LUT3 (Prop_lut3_I2_O)        0.045    -0.147 r  rom_inst/rom_inst_i_7/O
                         net (fo=15, routed)          1.475     1.329    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X1Y6          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout1_buf/O
                         net (fo=67, routed)          0.939    -0.642    rom_inst/cpu_clk
    SLICE_X52Y15         LUT4 (Prop_lut4_I0_O)        0.056    -0.586 r  rom_inst/rom_inst_i_1/O
                         net (fo=32, routed)          0.753     0.167    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     0.442    
                         clock uncertainty            0.319     0.761    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.944    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.186ns (10.056%)  route 1.664ns (89.944%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.106ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.562    -0.794    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X48Y14         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y14         FDCE (Prop_fdce_C_Q)         0.141    -0.653 f  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=52, routed)          0.461    -0.192    rom_inst/upg_done_o
    SLICE_X50Y17         LUT3 (Prop_lut3_I2_O)        0.045    -0.147 r  rom_inst/rom_inst_i_7/O
                         net (fo=15, routed)          1.203     1.056    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X1Y3          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout1_buf/O
                         net (fo=67, routed)          0.939    -0.642    rom_inst/cpu_clk
    SLICE_X52Y15         LUT4 (Prop_lut4_I0_O)        0.056    -0.586 r  rom_inst/rom_inst_i_1/O
                         net (fo=32, routed)          0.480    -0.106    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     0.168    
                         clock uncertainty            0.319     0.487    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.670    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.670    
                         arrival time                           1.056    
  -------------------------------------------------------------------
                         slack                                  0.386    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  uart_clk_cpuclk
  To Clock:  cpu_clk_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack        0.703ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.510ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.703ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            segs_inst/num7_reg[0]_C/CLR
                            (recovery check against rising-edge clock cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.348ns  (cpu_clk_cpuclk rise@304.348ns - uart_clk_cpuclk rise@300.000ns)
  Data Path Delay:        2.718ns  (logic 0.580ns (21.341%)  route 2.138ns (78.659%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.454ns = ( 300.894 - 304.348 ) 
    Source Clock Delay      (SCD):    -3.911ns = ( 296.089 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                    300.000   300.000 r  
    P17                  IBUF                         0.000   300.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.253   301.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486   292.767 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660   294.428    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   294.524 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.565   296.089    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X48Y14         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y14         FDCE (Prop_fdce_C_Q)         0.456   296.545 f  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=52, routed)          1.602   298.147    segs_inst/upg_done_o
    SLICE_X53Y32         LUT3 (Prop_lut3_I2_O)        0.124   298.271 f  segs_inst/num7_reg[1]_LDC_i_1/O
                         net (fo=4, routed)           0.536   298.807    segs_inst/num7_reg[1]_LDC_i_1_n_0
    SLICE_X53Y33         FDCE                                         f  segs_inst/num7_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                    304.348   304.348 r  
    P17                  IBUF                         0.000   304.348 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.181   305.529    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   297.775 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   299.357    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   299.448 r  clk1/inst/clkout1_buf/O
                         net (fo=67, routed)          1.445   300.894    segs_inst/cpu_clk
    SLICE_X53Y33         FDCE                                         r  segs_inst/num7_reg[0]_C/C
                         clock pessimism             -0.660   300.234    
                         clock uncertainty           -0.319   299.915    
    SLICE_X53Y33         FDCE (Recov_fdce_C_CLR)     -0.405   299.510    segs_inst/num7_reg[0]_C
  -------------------------------------------------------------------
                         required time                        299.510    
                         arrival time                        -298.807    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.749ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            segs_inst/num7_reg[1]_P/PRE
                            (recovery check against rising-edge clock cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.348ns  (cpu_clk_cpuclk rise@304.348ns - uart_clk_cpuclk rise@300.000ns)
  Data Path Delay:        2.718ns  (logic 0.580ns (21.341%)  route 2.138ns (78.659%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.454ns = ( 300.894 - 304.348 ) 
    Source Clock Delay      (SCD):    -3.911ns = ( 296.089 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                    300.000   300.000 r  
    P17                  IBUF                         0.000   300.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.253   301.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486   292.767 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660   294.428    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   294.524 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.565   296.089    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X48Y14         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y14         FDCE (Prop_fdce_C_Q)         0.456   296.545 f  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=52, routed)          1.602   298.147    segs_inst/upg_done_o
    SLICE_X53Y32         LUT3 (Prop_lut3_I2_O)        0.124   298.271 f  segs_inst/num7_reg[1]_LDC_i_1/O
                         net (fo=4, routed)           0.536   298.807    segs_inst/num7_reg[1]_LDC_i_1_n_0
    SLICE_X53Y33         FDPE                                         f  segs_inst/num7_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                    304.348   304.348 r  
    P17                  IBUF                         0.000   304.348 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.181   305.529    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   297.775 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   299.357    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   299.448 r  clk1/inst/clkout1_buf/O
                         net (fo=67, routed)          1.445   300.894    segs_inst/cpu_clk
    SLICE_X53Y33         FDPE                                         r  segs_inst/num7_reg[1]_P/C
                         clock pessimism             -0.660   300.234    
                         clock uncertainty           -0.319   299.915    
    SLICE_X53Y33         FDPE (Recov_fdpe_C_PRE)     -0.359   299.556    segs_inst/num7_reg[1]_P
  -------------------------------------------------------------------
                         required time                        299.556    
                         arrival time                        -298.807    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.906ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            segs_inst/num7_reg[1]_C/CLR
                            (recovery check against rising-edge clock cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.348ns  (cpu_clk_cpuclk rise@304.348ns - uart_clk_cpuclk rise@300.000ns)
  Data Path Delay:        2.515ns  (logic 0.580ns (23.057%)  route 1.935ns (76.943%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.453ns = ( 300.895 - 304.348 ) 
    Source Clock Delay      (SCD):    -3.911ns = ( 296.089 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                    300.000   300.000 r  
    P17                  IBUF                         0.000   300.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.253   301.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486   292.767 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660   294.428    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   294.524 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.565   296.089    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X48Y14         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y14         FDCE (Prop_fdce_C_Q)         0.456   296.545 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=52, routed)          1.442   297.988    segs_inst/upg_done_o
    SLICE_X53Y32         LUT2 (Prop_lut2_I1_O)        0.124   298.112 f  segs_inst/num7_reg[1]_LDC_i_2/O
                         net (fo=4, routed)           0.493   298.605    segs_inst/num7_reg[1]_LDC_i_2_n_0
    SLICE_X53Y34         FDCE                                         f  segs_inst/num7_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                    304.348   304.348 r  
    P17                  IBUF                         0.000   304.348 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.181   305.529    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   297.775 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   299.357    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   299.448 r  clk1/inst/clkout1_buf/O
                         net (fo=67, routed)          1.446   300.895    segs_inst/cpu_clk
    SLICE_X53Y34         FDCE                                         r  segs_inst/num7_reg[1]_C/C
                         clock pessimism             -0.660   300.235    
                         clock uncertainty           -0.319   299.916    
    SLICE_X53Y34         FDCE (Recov_fdce_C_CLR)     -0.405   299.511    segs_inst/num7_reg[1]_C
  -------------------------------------------------------------------
                         required time                        299.511    
                         arrival time                        -298.605    
  -------------------------------------------------------------------
                         slack                                  0.906    

Slack (MET) :             0.952ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            segs_inst/num7_reg[0]_P/PRE
                            (recovery check against rising-edge clock cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.348ns  (cpu_clk_cpuclk rise@304.348ns - uart_clk_cpuclk rise@300.000ns)
  Data Path Delay:        2.515ns  (logic 0.580ns (23.057%)  route 1.935ns (76.943%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.453ns = ( 300.895 - 304.348 ) 
    Source Clock Delay      (SCD):    -3.911ns = ( 296.089 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                    300.000   300.000 r  
    P17                  IBUF                         0.000   300.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.253   301.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486   292.767 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660   294.428    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   294.524 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.565   296.089    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X48Y14         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y14         FDCE (Prop_fdce_C_Q)         0.456   296.545 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=52, routed)          1.442   297.988    segs_inst/upg_done_o
    SLICE_X53Y32         LUT2 (Prop_lut2_I1_O)        0.124   298.112 f  segs_inst/num7_reg[1]_LDC_i_2/O
                         net (fo=4, routed)           0.493   298.605    segs_inst/num7_reg[1]_LDC_i_2_n_0
    SLICE_X53Y34         FDPE                                         f  segs_inst/num7_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                    304.348   304.348 r  
    P17                  IBUF                         0.000   304.348 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.181   305.529    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   297.775 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   299.357    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   299.448 r  clk1/inst/clkout1_buf/O
                         net (fo=67, routed)          1.446   300.895    segs_inst/cpu_clk
    SLICE_X53Y34         FDPE                                         r  segs_inst/num7_reg[0]_P/C
                         clock pessimism             -0.660   300.235    
                         clock uncertainty           -0.319   299.916    
    SLICE_X53Y34         FDPE (Recov_fdpe_C_PRE)     -0.359   299.557    segs_inst/num7_reg[0]_P
  -------------------------------------------------------------------
                         required time                        299.557    
                         arrival time                        -298.605    
  -------------------------------------------------------------------
                         slack                                  0.952    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            segs_inst/num7_reg[1]_C/CLR
                            (removal check against rising-edge clock cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 0.186ns (17.639%)  route 0.868ns (82.361%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.562    -0.794    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X48Y14         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y14         FDCE (Prop_fdce_C_Q)         0.141    -0.653 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=52, routed)          0.684     0.032    segs_inst/upg_done_o
    SLICE_X53Y32         LUT2 (Prop_lut2_I1_O)        0.045     0.077 f  segs_inst/num7_reg[1]_LDC_i_2/O
                         net (fo=4, routed)           0.184     0.261    segs_inst/num7_reg[1]_LDC_i_2_n_0
    SLICE_X53Y34         FDCE                                         f  segs_inst/num7_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout1_buf/O
                         net (fo=67, routed)          0.831    -0.751    segs_inst/cpu_clk
    SLICE_X53Y34         FDCE                                         r  segs_inst/num7_reg[1]_C/C
                         clock pessimism              0.275    -0.476    
                         clock uncertainty            0.319    -0.157    
    SLICE_X53Y34         FDCE (Remov_fdce_C_CLR)     -0.092    -0.249    segs_inst/num7_reg[1]_C
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            segs_inst/num7_reg[0]_P/PRE
                            (removal check against rising-edge clock cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 0.186ns (17.639%)  route 0.868ns (82.361%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.562    -0.794    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X48Y14         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y14         FDCE (Prop_fdce_C_Q)         0.141    -0.653 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=52, routed)          0.684     0.032    segs_inst/upg_done_o
    SLICE_X53Y32         LUT2 (Prop_lut2_I1_O)        0.045     0.077 f  segs_inst/num7_reg[1]_LDC_i_2/O
                         net (fo=4, routed)           0.184     0.261    segs_inst/num7_reg[1]_LDC_i_2_n_0
    SLICE_X53Y34         FDPE                                         f  segs_inst/num7_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout1_buf/O
                         net (fo=67, routed)          0.831    -0.751    segs_inst/cpu_clk
    SLICE_X53Y34         FDPE                                         r  segs_inst/num7_reg[0]_P/C
                         clock pessimism              0.275    -0.476    
                         clock uncertainty            0.319    -0.157    
    SLICE_X53Y34         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.252    segs_inst/num7_reg[0]_P
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            segs_inst/num7_reg[0]_C/CLR
                            (removal check against rising-edge clock cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        1.127ns  (logic 0.186ns (16.508%)  route 0.941ns (83.492%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.562    -0.794    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X48Y14         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y14         FDCE (Prop_fdce_C_Q)         0.141    -0.653 f  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=52, routed)          0.733     0.080    segs_inst/upg_done_o
    SLICE_X53Y32         LUT3 (Prop_lut3_I2_O)        0.045     0.125 f  segs_inst/num7_reg[1]_LDC_i_1/O
                         net (fo=4, routed)           0.208     0.333    segs_inst/num7_reg[1]_LDC_i_1_n_0
    SLICE_X53Y33         FDCE                                         f  segs_inst/num7_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout1_buf/O
                         net (fo=67, routed)          0.830    -0.752    segs_inst/cpu_clk
    SLICE_X53Y33         FDCE                                         r  segs_inst/num7_reg[0]_C/C
                         clock pessimism              0.275    -0.477    
                         clock uncertainty            0.319    -0.158    
    SLICE_X53Y33         FDCE (Remov_fdce_C_CLR)     -0.092    -0.250    segs_inst/num7_reg[0]_C
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                           0.333    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            segs_inst/num7_reg[1]_P/PRE
                            (removal check against rising-edge clock cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        1.127ns  (logic 0.186ns (16.508%)  route 0.941ns (83.492%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.562    -0.794    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X48Y14         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y14         FDCE (Prop_fdce_C_Q)         0.141    -0.653 f  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=52, routed)          0.733     0.080    segs_inst/upg_done_o
    SLICE_X53Y32         LUT3 (Prop_lut3_I2_O)        0.045     0.125 f  segs_inst/num7_reg[1]_LDC_i_1/O
                         net (fo=4, routed)           0.208     0.333    segs_inst/num7_reg[1]_LDC_i_1_n_0
    SLICE_X53Y33         FDPE                                         f  segs_inst/num7_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout1_buf/O
                         net (fo=67, routed)          0.830    -0.752    segs_inst/cpu_clk
    SLICE_X53Y33         FDPE                                         r  segs_inst/num7_reg[1]_P/C
                         clock pessimism              0.275    -0.477    
                         clock uncertainty            0.319    -0.158    
    SLICE_X53Y33         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.253    segs_inst/num7_reg[1]_P
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                           0.333    
  -------------------------------------------------------------------
                         slack                                  0.586    





