
Ocm_deom.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000024cc  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000004  080025d8  080025d8  000125d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000008  080025dc  080025dc  000125dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080025e4  080025e4  000125e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000644  20000000  080025e8  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000048  20000644  08002c2c  00020644  2**2
                  ALLOC
  7 ._user_heap_stack 00000100  2000068c  08002c2c  0002068c  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020644  2**0
                  CONTENTS, READONLY
  9 .debug_info   000010b8  00000000  00000000  0002066d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000004cd  00000000  00000000  00021725  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000800  00000000  00000000  00021bf8  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000708  00000000  00000000  000223f8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00001aca  00000000  00000000  00022b00  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00001158  00000000  00000000  000245ca  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007b  00000000  00000000  00025722  2**0
                  CONTENTS, READONLY
 16 .debug_frame  000020c8  00000000  00000000  000257a0  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .stabstr      0000003f  00000000  00000000  00027868  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000644 	.word	0x20000644
 8000128:	00000000 	.word	0x00000000
 800012c:	080025c0 	.word	0x080025c0

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000648 	.word	0x20000648
 8000148:	080025c0 	.word	0x080025c0

0800014c <NVIC_SetPriority>:

    \param [in]      IRQn  Number of the interrupt for set priority
    \param [in]  priority  Priority to set
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
 8000152:	4603      	mov	r3, r0
 8000154:	6039      	str	r1, [r7, #0]
 8000156:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 8000158:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800015c:	2b00      	cmp	r3, #0
 800015e:	da0b      	bge.n	8000178 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8000160:	683b      	ldr	r3, [r7, #0]
 8000162:	b2da      	uxtb	r2, r3
 8000164:	490c      	ldr	r1, [pc, #48]	; (8000198 <NVIC_SetPriority+0x4c>)
 8000166:	79fb      	ldrb	r3, [r7, #7]
 8000168:	f003 030f 	and.w	r3, r3, #15
 800016c:	3b04      	subs	r3, #4
 800016e:	0112      	lsls	r2, r2, #4
 8000170:	b2d2      	uxtb	r2, r2
 8000172:	440b      	add	r3, r1
 8000174:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
 8000176:	e009      	b.n	800018c <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8000178:	683b      	ldr	r3, [r7, #0]
 800017a:	b2da      	uxtb	r2, r3
 800017c:	4907      	ldr	r1, [pc, #28]	; (800019c <NVIC_SetPriority+0x50>)
 800017e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000182:	0112      	lsls	r2, r2, #4
 8000184:	b2d2      	uxtb	r2, r2
 8000186:	440b      	add	r3, r1
 8000188:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800018c:	bf00      	nop
 800018e:	370c      	adds	r7, #12
 8000190:	46bd      	mov	sp, r7
 8000192:	bc80      	pop	{r7}
 8000194:	4770      	bx	lr
 8000196:	bf00      	nop
 8000198:	e000ed00 	.word	0xe000ed00
 800019c:	e000e100 	.word	0xe000e100

080001a0 <SysTick_Config>:
    \param [in]  ticks  Number of ticks between two interrupts
    \return          0  Function succeeded
    \return          1  Function failed
 */
static __INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80001a0:	b580      	push	{r7, lr}
 80001a2:	b082      	sub	sp, #8
 80001a4:	af00      	add	r7, sp, #0
 80001a6:	6078      	str	r0, [r7, #4]
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */
 80001a8:	687b      	ldr	r3, [r7, #4]
 80001aa:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80001ae:	d301      	bcc.n	80001b4 <SysTick_Config+0x14>
 80001b0:	2301      	movs	r3, #1
 80001b2:	e011      	b.n	80001d8 <SysTick_Config+0x38>

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 80001b4:	687b      	ldr	r3, [r7, #4]
 80001b6:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80001ba:	4a09      	ldr	r2, [pc, #36]	; (80001e0 <SysTick_Config+0x40>)
 80001bc:	3b01      	subs	r3, #1
 80001be:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Cortex-M0 System Interrupts */
 80001c0:	210f      	movs	r1, #15
 80001c2:	f04f 30ff 	mov.w	r0, #4294967295
 80001c6:	f7ff ffc1 	bl	800014c <NVIC_SetPriority>
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 80001ca:	4b05      	ldr	r3, [pc, #20]	; (80001e0 <SysTick_Config+0x40>)
 80001cc:	2200      	movs	r2, #0
 80001ce:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80001d0:	4b03      	ldr	r3, [pc, #12]	; (80001e0 <SysTick_Config+0x40>)
 80001d2:	2207      	movs	r2, #7
 80001d4:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
 80001d6:	2300      	movs	r3, #0
}
 80001d8:	4618      	mov	r0, r3
 80001da:	3708      	adds	r7, #8
 80001dc:	46bd      	mov	sp, r7
 80001de:	bd80      	pop	{r7, pc}
 80001e0:	e000e010 	.word	0xe000e010

080001e4 <Config_Data_ReInit>:

union STM32_ID_12Byte STM32_ID;
Config_Data_Str Config_Data;

void Config_Data_ReInit(Config_Data_Str *config)
{
 80001e4:	b480      	push	{r7}
 80001e6:	b085      	sub	sp, #20
 80001e8:	af00      	add	r7, sp, #0
 80001ea:	6078      	str	r0, [r7, #4]
    u16 i;
    u8 *temp_ptr = (u8 *)config;
 80001ec:	687b      	ldr	r3, [r7, #4]
 80001ee:	60bb      	str	r3, [r7, #8]
    //清零所有参数
    for (i = 0; i < sizeof(Config_Data_Str); i++)
 80001f0:	2300      	movs	r3, #0
 80001f2:	81fb      	strh	r3, [r7, #14]
 80001f4:	e007      	b.n	8000206 <Config_Data_ReInit+0x22>
    {
        temp_ptr[i] = 0;
 80001f6:	89fb      	ldrh	r3, [r7, #14]
 80001f8:	68ba      	ldr	r2, [r7, #8]
 80001fa:	4413      	add	r3, r2
 80001fc:	2200      	movs	r2, #0
 80001fe:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < sizeof(Config_Data_Str); i++)
 8000200:	89fb      	ldrh	r3, [r7, #14]
 8000202:	3301      	adds	r3, #1
 8000204:	81fb      	strh	r3, [r7, #14]
 8000206:	89fb      	ldrh	r3, [r7, #14]
 8000208:	2b15      	cmp	r3, #21
 800020a:	d9f4      	bls.n	80001f6 <Config_Data_ReInit+0x12>
    }
    //设置默认值
    config->save_data_flag = 1;
 800020c:	687b      	ldr	r3, [r7, #4]
 800020e:	2201      	movs	r2, #1
 8000210:	751a      	strb	r2, [r3, #20]

    // Dev_Config_Reinit(&(config->dev_con));
    // Dev_Config_Reinit((config->dev_con));
};
 8000212:	bf00      	nop
 8000214:	3714      	adds	r7, #20
 8000216:	46bd      	mov	sp, r7
 8000218:	bc80      	pop	{r7}
 800021a:	4770      	bx	lr

0800021c <Write_Config_To_Flash>:

void Write_Config_To_Flash(Config_Data_Str *config)
{
 800021c:	b580      	push	{r7, lr}
 800021e:	b086      	sub	sp, #24
 8000220:	af00      	add	r7, sp, #0
 8000222:	6078      	str	r0, [r7, #4]
    u16 i;
    u8 *data_ptr = (u8 *)config;
 8000224:	687b      	ldr	r3, [r7, #4]
 8000226:	60fb      	str	r3, [r7, #12]
    u32 flash_addr = CONFIG_DATA_FLASH_ADDR;
 8000228:	4b22      	ldr	r3, [pc, #136]	; (80002b4 <Write_Config_To_Flash+0x98>)
 800022a:	613b      	str	r3, [r7, #16]
    FLASH_Unlock();                                                                            /* 每次擦除Flash中数据时得先解锁 */
 800022c:	f001 f90a 	bl	8001444 <FLASH_Unlock>
    FLASH_ClearFlag(FLASH_FLAG_BSY | FLASH_FLAG_EOP | FLASH_FLAG_PGERR | FLASH_FLAG_WRPRTERR); //清除标记
 8000230:	2035      	movs	r0, #53	; 0x35
 8000232:	f001 f979 	bl	8001528 <FLASH_ClearFlag>

    // 页擦除
    for (i = 0; i < (sizeof(Config_Data_Str) / FLASH_Page_SIZE + 1); i++)
 8000236:	2300      	movs	r3, #0
 8000238:	82fb      	strh	r3, [r7, #22]
 800023a:	e00e      	b.n	800025a <Write_Config_To_Flash+0x3e>
        while (FLASH_COMPLETE != FLASH_ErasePage(CONFIG_DATA_FLASH_ADDR + i * FLASH_Page_SIZE))
 800023c:	bf00      	nop
 800023e:	8afb      	ldrh	r3, [r7, #22]
 8000240:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8000244:	333f      	adds	r3, #63	; 0x3f
 8000246:	029b      	lsls	r3, r3, #10
 8000248:	4618      	mov	r0, r3
 800024a:	f001 f90d 	bl	8001468 <FLASH_ErasePage>
 800024e:	4603      	mov	r3, r0
 8000250:	2b04      	cmp	r3, #4
 8000252:	d1f4      	bne.n	800023e <Write_Config_To_Flash+0x22>
    for (i = 0; i < (sizeof(Config_Data_Str) / FLASH_Page_SIZE + 1); i++)
 8000254:	8afb      	ldrh	r3, [r7, #22]
 8000256:	3301      	adds	r3, #1
 8000258:	82fb      	strh	r3, [r7, #22]
 800025a:	8afb      	ldrh	r3, [r7, #22]
 800025c:	2b00      	cmp	r3, #0
 800025e:	d0ed      	beq.n	800023c <Write_Config_To_Flash+0x20>
            ;

    for (i = 0; i < sizeof(Config_Data_Str); i++)
 8000260:	2300      	movs	r3, #0
 8000262:	82fb      	strh	r3, [r7, #22]
 8000264:	e01f      	b.n	80002a6 <Write_Config_To_Flash+0x8a>
    {
        while (FLASH_COMPLETE != FLASH_ProgramHalfWord(flash_addr, (data_ptr[i] + data_ptr[i + 1] * 256)))
 8000266:	bf00      	nop
 8000268:	8afb      	ldrh	r3, [r7, #22]
 800026a:	68fa      	ldr	r2, [r7, #12]
 800026c:	4413      	add	r3, r2
 800026e:	781b      	ldrb	r3, [r3, #0]
 8000270:	b29a      	uxth	r2, r3
 8000272:	8afb      	ldrh	r3, [r7, #22]
 8000274:	3301      	adds	r3, #1
 8000276:	68f9      	ldr	r1, [r7, #12]
 8000278:	440b      	add	r3, r1
 800027a:	781b      	ldrb	r3, [r3, #0]
 800027c:	b29b      	uxth	r3, r3
 800027e:	021b      	lsls	r3, r3, #8
 8000280:	b29b      	uxth	r3, r3
 8000282:	4413      	add	r3, r2
 8000284:	b29b      	uxth	r3, r3
 8000286:	4619      	mov	r1, r3
 8000288:	6938      	ldr	r0, [r7, #16]
 800028a:	f001 f91f 	bl	80014cc <FLASH_ProgramHalfWord>
 800028e:	4603      	mov	r3, r0
 8000290:	2b04      	cmp	r3, #4
 8000292:	d1e9      	bne.n	8000268 <Write_Config_To_Flash+0x4c>
            ;
        i++;
 8000294:	8afb      	ldrh	r3, [r7, #22]
 8000296:	3301      	adds	r3, #1
 8000298:	82fb      	strh	r3, [r7, #22]
        flash_addr += 2;
 800029a:	693b      	ldr	r3, [r7, #16]
 800029c:	3302      	adds	r3, #2
 800029e:	613b      	str	r3, [r7, #16]
    for (i = 0; i < sizeof(Config_Data_Str); i++)
 80002a0:	8afb      	ldrh	r3, [r7, #22]
 80002a2:	3301      	adds	r3, #1
 80002a4:	82fb      	strh	r3, [r7, #22]
 80002a6:	8afb      	ldrh	r3, [r7, #22]
 80002a8:	2b15      	cmp	r3, #21
 80002aa:	d9dc      	bls.n	8000266 <Write_Config_To_Flash+0x4a>
    }
}
 80002ac:	bf00      	nop
 80002ae:	3718      	adds	r7, #24
 80002b0:	46bd      	mov	sp, r7
 80002b2:	bd80      	pop	{r7, pc}
 80002b4:	0800fc00 	.word	0x0800fc00

080002b8 <Read_Config_Form_Flash>:

void Read_Config_Form_Flash(Config_Data_Str *config)
{
 80002b8:	b580      	push	{r7, lr}
 80002ba:	b086      	sub	sp, #24
 80002bc:	af00      	add	r7, sp, #0
 80002be:	6078      	str	r0, [r7, #4]
    u16 i;
    u8 *data_ptr = (u8 *)config;
 80002c0:	687b      	ldr	r3, [r7, #4]
 80002c2:	60fb      	str	r3, [r7, #12]
    u16 tmp_read;
    u32 flash_addr = CONFIG_DATA_FLASH_ADDR;
 80002c4:	4b19      	ldr	r3, [pc, #100]	; (800032c <Read_Config_Form_Flash+0x74>)
 80002c6:	613b      	str	r3, [r7, #16]

    // 读取指定地址的数据
    for (i = 0; i < sizeof(Config_Data_Str); i++)
 80002c8:	2300      	movs	r3, #0
 80002ca:	82fb      	strh	r3, [r7, #22]
 80002cc:	e01c      	b.n	8000308 <Read_Config_Form_Flash+0x50>
    {
        tmp_read = *(vu16 *)(flash_addr);
 80002ce:	693b      	ldr	r3, [r7, #16]
 80002d0:	881b      	ldrh	r3, [r3, #0]
 80002d2:	817b      	strh	r3, [r7, #10]
        data_ptr[i] = tmp_read % 256;
 80002d4:	8afb      	ldrh	r3, [r7, #22]
 80002d6:	68fa      	ldr	r2, [r7, #12]
 80002d8:	4413      	add	r3, r2
 80002da:	897a      	ldrh	r2, [r7, #10]
 80002dc:	b2d2      	uxtb	r2, r2
 80002de:	701a      	strb	r2, [r3, #0]
        i++;
 80002e0:	8afb      	ldrh	r3, [r7, #22]
 80002e2:	3301      	adds	r3, #1
 80002e4:	82fb      	strh	r3, [r7, #22]
        if (i < sizeof(Config_Data_Str))
 80002e6:	8afb      	ldrh	r3, [r7, #22]
 80002e8:	2b15      	cmp	r3, #21
 80002ea:	d807      	bhi.n	80002fc <Read_Config_Form_Flash+0x44>
            data_ptr[i] = tmp_read / 256;
 80002ec:	897b      	ldrh	r3, [r7, #10]
 80002ee:	0a1b      	lsrs	r3, r3, #8
 80002f0:	b299      	uxth	r1, r3
 80002f2:	8afb      	ldrh	r3, [r7, #22]
 80002f4:	68fa      	ldr	r2, [r7, #12]
 80002f6:	4413      	add	r3, r2
 80002f8:	b2ca      	uxtb	r2, r1
 80002fa:	701a      	strb	r2, [r3, #0]

        flash_addr += 2;
 80002fc:	693b      	ldr	r3, [r7, #16]
 80002fe:	3302      	adds	r3, #2
 8000300:	613b      	str	r3, [r7, #16]
    for (i = 0; i < sizeof(Config_Data_Str); i++)
 8000302:	8afb      	ldrh	r3, [r7, #22]
 8000304:	3301      	adds	r3, #1
 8000306:	82fb      	strh	r3, [r7, #22]
 8000308:	8afb      	ldrh	r3, [r7, #22]
 800030a:	2b15      	cmp	r3, #21
 800030c:	d9df      	bls.n	80002ce <Read_Config_Form_Flash+0x16>
    }

    //判断是否为第一次启动
    if (config->save_data_flag != 1)
 800030e:	687b      	ldr	r3, [r7, #4]
 8000310:	7d1b      	ldrb	r3, [r3, #20]
 8000312:	2b01      	cmp	r3, #1
 8000314:	d005      	beq.n	8000322 <Read_Config_Form_Flash+0x6a>
    {
        Config_Data_ReInit(config);    //重置所有参数
 8000316:	6878      	ldr	r0, [r7, #4]
 8000318:	f7ff ff64 	bl	80001e4 <Config_Data_ReInit>
        Write_Config_To_Flash(config); //回写参数到flash
 800031c:	6878      	ldr	r0, [r7, #4]
 800031e:	f7ff ff7d 	bl	800021c <Write_Config_To_Flash>
    }
}
 8000322:	bf00      	nop
 8000324:	3718      	adds	r7, #24
 8000326:	46bd      	mov	sp, r7
 8000328:	bd80      	pop	{r7, pc}
 800032a:	bf00      	nop
 800032c:	0800fc00 	.word	0x0800fc00

08000330 <Cpu_GetId>:

//读取ChipID
void Cpu_GetId(void)
{
 8000330:	b480      	push	{r7}
 8000332:	af00      	add	r7, sp, #0
    STM32_ID.id_u32[0] = *(__IO u32 *)(0x1FFFF7E8); //产品唯一身份标识寄存器(96位)
 8000334:	4b07      	ldr	r3, [pc, #28]	; (8000354 <Cpu_GetId+0x24>)
 8000336:	681b      	ldr	r3, [r3, #0]
 8000338:	4a07      	ldr	r2, [pc, #28]	; (8000358 <Cpu_GetId+0x28>)
 800033a:	6013      	str	r3, [r2, #0]
    STM32_ID.id_u32[1] = *(__IO u32 *)(0x1FFFF7EC);
 800033c:	4b07      	ldr	r3, [pc, #28]	; (800035c <Cpu_GetId+0x2c>)
 800033e:	681b      	ldr	r3, [r3, #0]
 8000340:	4a05      	ldr	r2, [pc, #20]	; (8000358 <Cpu_GetId+0x28>)
 8000342:	6053      	str	r3, [r2, #4]
    STM32_ID.id_u32[2] = *(__IO u32 *)(0x1FFFF7F0);
 8000344:	4b06      	ldr	r3, [pc, #24]	; (8000360 <Cpu_GetId+0x30>)
 8000346:	681b      	ldr	r3, [r3, #0]
 8000348:	4a03      	ldr	r2, [pc, #12]	; (8000358 <Cpu_GetId+0x28>)
 800034a:	6093      	str	r3, [r2, #8]
}
 800034c:	bf00      	nop
 800034e:	46bd      	mov	sp, r7
 8000350:	bc80      	pop	{r7}
 8000352:	4770      	bx	lr
 8000354:	1ffff7e8 	.word	0x1ffff7e8
 8000358:	20000660 	.word	0x20000660
 800035c:	1ffff7ec 	.word	0x1ffff7ec
 8000360:	1ffff7f0 	.word	0x1ffff7f0

08000364 <RCC_Configuration>:

void RCC_Configuration(void)
{
 8000364:	b580      	push	{r7, lr}
 8000366:	b082      	sub	sp, #8
 8000368:	af00      	add	r7, sp, #0
    ErrorStatus HSEStartUpStatus;

    RCC_DeInit();
 800036a:	f001 fa3f 	bl	80017ec <RCC_DeInit>
    RCC_HSEConfig(RCC_HSE_ON);
 800036e:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8000372:	f001 fa69 	bl	8001848 <RCC_HSEConfig>
    HSEStartUpStatus = RCC_WaitForHSEStartUp();
 8000376:	f001 fa95 	bl	80018a4 <RCC_WaitForHSEStartUp>
 800037a:	4603      	mov	r3, r0
 800037c:	71fb      	strb	r3, [r7, #7]
    if (HSEStartUpStatus == SUCCESS)
 800037e:	79fb      	ldrb	r3, [r7, #7]
 8000380:	2b01      	cmp	r3, #1
 8000382:	d122      	bne.n	80003ca <RCC_Configuration+0x66>
    {
        RCC_PLLConfig(RCC_PLLSource_HSE_Div1, RCC_PLLMul_9);
 8000384:	f44f 11e0 	mov.w	r1, #1835008	; 0x1c0000
 8000388:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 800038c:	f001 fab2 	bl	80018f4 <RCC_PLLConfig>
        RCC_PLLCmd(ENABLE);
 8000390:	2001      	movs	r0, #1
 8000392:	f001 facd 	bl	8001930 <RCC_PLLCmd>
        while (RCC_GetFlagStatus(RCC_FLAG_PLLRDY == RESET))
 8000396:	bf00      	nop
 8000398:	2000      	movs	r0, #0
 800039a:	f001 fc9d 	bl	8001cd8 <RCC_GetFlagStatus>
 800039e:	4603      	mov	r3, r0
 80003a0:	2b00      	cmp	r3, #0
 80003a2:	d1f9      	bne.n	8000398 <RCC_Configuration+0x34>
        {
        }
        RCC_SYSCLKConfig(RCC_SYSCLKSource_PLLCLK);
 80003a4:	2002      	movs	r0, #2
 80003a6:	f001 fad3 	bl	8001950 <RCC_SYSCLKConfig>

        RCC_HCLKConfig(RCC_SYSCLK_Div1);
 80003aa:	2000      	movs	r0, #0
 80003ac:	f001 fafa 	bl	80019a4 <RCC_HCLKConfig>
        RCC_PCLK1Config(RCC_HCLK_Div2);
 80003b0:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80003b4:	f001 fb12 	bl	80019dc <RCC_PCLK1Config>
        RCC_PCLK2Config(RCC_HCLK_Div1); //串口波特率的确定
 80003b8:	2000      	movs	r0, #0
 80003ba:	f001 fb2b 	bl	8001a14 <RCC_PCLK2Config>

        while (RCC_GetSYSCLKSource() != 0x08)
 80003be:	bf00      	nop
 80003c0:	f001 fae2 	bl	8001988 <RCC_GetSYSCLKSource>
 80003c4:	4603      	mov	r3, r0
 80003c6:	2b08      	cmp	r3, #8
 80003c8:	d1fa      	bne.n	80003c0 <RCC_Configuration+0x5c>
        {
        }
    }
}
 80003ca:	bf00      	nop
 80003cc:	3708      	adds	r7, #8
 80003ce:	46bd      	mov	sp, r7
 80003d0:	bd80      	pop	{r7, pc}

080003d2 <NVIC_Configuration>:

static void NVIC_Configuration(void)
{
 80003d2:	b580      	push	{r7, lr}
 80003d4:	af00      	add	r7, sp, #0
#ifdef VETB_TAB_RAM
    NVYC_SetVectorTable(NVIC_VectTab_RAM, 0x0);
#else
    NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x0);
 80003d6:	2100      	movs	r1, #0
 80003d8:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 80003dc:	f000 fd50 	bl	8000e80 <NVIC_SetVectorTable>
#endif
    /* Configure one bit for preemption priority */
    NVIC_PriorityGroupConfig(NVIC_PriorityGroup_0);
 80003e0:	f44f 60e0 	mov.w	r0, #1792	; 0x700
 80003e4:	f000 fcd8 	bl	8000d98 <NVIC_PriorityGroupConfig>
}
 80003e8:	bf00      	nop
 80003ea:	bd80      	pop	{r7, pc}

080003ec <hw_board_init>:

void hw_board_init(void)
{
 80003ec:	b580      	push	{r7, lr}
 80003ee:	af00      	add	r7, sp, #0
    RCC_Configuration();  // 初始化时钟
 80003f0:	f7ff ffb8 	bl	8000364 <RCC_Configuration>
    NVIC_Configuration(); // 初始化向量中断
 80003f4:	f7ff ffed 	bl	80003d2 <NVIC_Configuration>

    //启动系统时钟信号，设置时间为1ms
    SysTick_CLKSourceConfig(SysTick_CLKSource_HCLK_Div8); //AHB=72M/8=9M
 80003f8:	f06f 0004 	mvn.w	r0, #4
 80003fc:	f000 fd56 	bl	8000eac <SysTick_CLKSourceConfig>
    SysTick_Config(SYSTICK_TICK);
 8000400:	f242 3028 	movw	r0, #9000	; 0x2328
 8000404:	f7ff fecc 	bl	80001a0 <SysTick_Config>

    Cpu_GetId();                          //网关物理地址
 8000408:	f7ff ff92 	bl	8000330 <Cpu_GetId>
    Read_Config_Form_Flash(&Config_Data); //载入保存的25个Net_ID
 800040c:	4802      	ldr	r0, [pc, #8]	; (8000418 <hw_board_init+0x2c>)
 800040e:	f7ff ff53 	bl	80002b8 <Read_Config_Form_Flash>
}
 8000412:	bf00      	nop
 8000414:	bd80      	pop	{r7, pc}
 8000416:	bf00      	nop
 8000418:	2000066c 	.word	0x2000066c

0800041c <USB_HP_CAN1_TX_IRQHandler>:
	CAN_FilterInit(&CAN_FilterInitStructure);
}

//CAN1 Send IRQ
void USB_HP_CAN1_TX_IRQHandler(void) //CAN1发送中断
{
 800041c:	b480      	push	{r7}
 800041e:	af00      	add	r7, sp, #0
}
 8000420:	bf00      	nop
 8000422:	46bd      	mov	sp, r7
 8000424:	bc80      	pop	{r7}
 8000426:	4770      	bx	lr

08000428 <USB_LP_CAN1_RX0_IRQHandler>:

//CAN1 RX0 IRQ
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8000428:	b580      	push	{r7, lr}
 800042a:	b086      	sub	sp, #24
 800042c:	af00      	add	r7, sp, #0
	CanRxMsg RxMessage;

	RxMessage.IDE = CAN_ID_EXT;
 800042e:	2304      	movs	r3, #4
 8000430:	733b      	strb	r3, [r7, #12]
	CAN_Receive(CAN1, CAN_FIFO0, &RxMessage);
 8000432:	1d3b      	adds	r3, r7, #4
 8000434:	461a      	mov	r2, r3
 8000436:	2100      	movs	r1, #0
 8000438:	4805      	ldr	r0, [pc, #20]	; (8000450 <USB_LP_CAN1_RX0_IRQHandler+0x28>)
 800043a:	f000 fd53 	bl	8000ee4 <CAN_Receive>

	CAN_ClearITPendingBit(CAN1, CAN_IT_FMP0);
 800043e:	2102      	movs	r1, #2
 8000440:	4803      	ldr	r0, [pc, #12]	; (8000450 <USB_LP_CAN1_RX0_IRQHandler+0x28>)
 8000442:	f000 fe0d 	bl	8001060 <CAN_ClearITPendingBit>
}
 8000446:	bf00      	nop
 8000448:	3718      	adds	r7, #24
 800044a:	46bd      	mov	sp, r7
 800044c:	bd80      	pop	{r7, pc}
 800044e:	bf00      	nop
 8000450:	40006400 	.word	0x40006400

08000454 <RCC_Configuration>:

#include "gpio.h"


static void RCC_Configuration(void)
{
 8000454:	b580      	push	{r7, lr}
 8000456:	af00      	add	r7, sp, #0
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOB, ENABLE);
 8000458:	2101      	movs	r1, #1
 800045a:	2008      	movs	r0, #8
 800045c:	f001 fbc4 	bl	8001be8 <RCC_APB2PeriphClockCmd>
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOC, ENABLE);
 8000460:	2101      	movs	r1, #1
 8000462:	2010      	movs	r0, #16
 8000464:	f001 fbc0 	bl	8001be8 <RCC_APB2PeriphClockCmd>
}
 8000468:	bf00      	nop
 800046a:	bd80      	pop	{r7, pc}

0800046c <GPIO_Configuration>:


static void GPIO_Configuration(void)
{
 800046c:	b580      	push	{r7, lr}
 800046e:	b082      	sub	sp, #8
 8000470:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;

  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8000472:	2303      	movs	r3, #3
 8000474:	71bb      	strb	r3, [r7, #6]

  /* Configure USART Rx/tx PIN */
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 8000476:	2310      	movs	r3, #16
 8000478:	71fb      	strb	r3, [r7, #7]
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_13;
 800047a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800047e:	80bb      	strh	r3, [r7, #4]
  GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000480:	1d3b      	adds	r3, r7, #4
 8000482:	4619      	mov	r1, r3
 8000484:	480a      	ldr	r0, [pc, #40]	; (80004b0 <GPIO_Configuration+0x44>)
 8000486:	f001 f8a9 	bl	80015dc <GPIO_Init>
  GPIO_Init(GPIOC, &GPIO_InitStructure);
 800048a:	1d3b      	adds	r3, r7, #4
 800048c:	4619      	mov	r1, r3
 800048e:	4809      	ldr	r0, [pc, #36]	; (80004b4 <GPIO_Configuration+0x48>)
 8000490:	f001 f8a4 	bl	80015dc <GPIO_Init>

  GPIO_SetBits(GPIOB, GPIO_Pin_13);
 8000494:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000498:	4805      	ldr	r0, [pc, #20]	; (80004b0 <GPIO_Configuration+0x44>)
 800049a:	f001 f974 	bl	8001786 <GPIO_SetBits>
  GPIO_ResetBits(GPIOC, GPIO_Pin_13);
 800049e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80004a2:	4804      	ldr	r0, [pc, #16]	; (80004b4 <GPIO_Configuration+0x48>)
 80004a4:	f001 f97d 	bl	80017a2 <GPIO_ResetBits>
}
 80004a8:	bf00      	nop
 80004aa:	3708      	adds	r7, #8
 80004ac:	46bd      	mov	sp, r7
 80004ae:	bd80      	pop	{r7, pc}
 80004b0:	40010c00 	.word	0x40010c00
 80004b4:	40011000 	.word	0x40011000

080004b8 <hw_gpio_init>:

void hw_gpio_init(void)
{
 80004b8:	b580      	push	{r7, lr}
 80004ba:	af00      	add	r7, sp, #0
  RCC_Configuration();
 80004bc:	f7ff ffca 	bl	8000454 <RCC_Configuration>
  GPIO_Configuration();
 80004c0:	f7ff ffd4 	bl	800046c <GPIO_Configuration>
}
 80004c4:	bf00      	nop
 80004c6:	bd80      	pop	{r7, pc}

080004c8 <RCC_Configuration>:
#define UART3_GPIO_TX GPIO_Pin_10
#define UART3_GPIO_RX GPIO_Pin_11
#define UART3_GPIO GPIOB

static void RCC_Configuration(void)
{
 80004c8:	b580      	push	{r7, lr}
 80004ca:	af00      	add	r7, sp, #0
  /* Enable UART GPIO clocks */
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA | RCC_APB2Periph_AFIO, ENABLE);
 80004cc:	2101      	movs	r1, #1
 80004ce:	2005      	movs	r0, #5
 80004d0:	f001 fb8a 	bl	8001be8 <RCC_APB2PeriphClockCmd>
  /* Enable UART clock */
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1, ENABLE);
 80004d4:	2101      	movs	r1, #1
 80004d6:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80004da:	f001 fb85 	bl	8001be8 <RCC_APB2PeriphClockCmd>

  /* Enable UART GPIO clocks */
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA | RCC_APB2Periph_AFIO, ENABLE);
 80004de:	2101      	movs	r1, #1
 80004e0:	2005      	movs	r0, #5
 80004e2:	f001 fb81 	bl	8001be8 <RCC_APB2PeriphClockCmd>
  /* Enable UART clock */
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART2, ENABLE);
 80004e6:	2101      	movs	r1, #1
 80004e8:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80004ec:	f001 fb9a 	bl	8001c24 <RCC_APB1PeriphClockCmd>

  /* Enable UART GPIO clocks */
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOB | RCC_APB2Periph_AFIO, ENABLE);
 80004f0:	2101      	movs	r1, #1
 80004f2:	2009      	movs	r0, #9
 80004f4:	f001 fb78 	bl	8001be8 <RCC_APB2PeriphClockCmd>
  /* Enable UART clock */
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART3, ENABLE);
 80004f8:	2101      	movs	r1, #1
 80004fa:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80004fe:	f001 fb91 	bl	8001c24 <RCC_APB1PeriphClockCmd>
}
 8000502:	bf00      	nop
 8000504:	bd80      	pop	{r7, pc}

08000506 <NVIC_Configuration>:

static void NVIC_Configuration(void)
{
 8000506:	b580      	push	{r7, lr}
 8000508:	b082      	sub	sp, #8
 800050a:	af00      	add	r7, sp, #0
  NVIC_InitTypeDef NVIC_InitStructure;

  /* Enable the USART1 Interrupt */
  NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQn;         //通道设置为串口1中断（故后面应选择在“void USART1_IRQHandler(void)”开中断）
 800050c:	2325      	movs	r3, #37	; 0x25
 800050e:	713b      	strb	r3, [r7, #4]
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0; //中断占先等级0
 8000510:	2300      	movs	r3, #0
 8000512:	717b      	strb	r3, [r7, #5]
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;        //中断响应优先级0
 8000514:	2301      	movs	r3, #1
 8000516:	71bb      	strb	r3, [r7, #6]
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;           //打开中断
 8000518:	2301      	movs	r3, #1
 800051a:	71fb      	strb	r3, [r7, #7]
  NVIC_Init(&NVIC_InitStructure);
 800051c:	1d3b      	adds	r3, r7, #4
 800051e:	4618      	mov	r0, r3
 8000520:	f000 fc4c 	bl	8000dbc <NVIC_Init>

  //DMA发送中断设置
  NVIC_InitStructure.NVIC_IRQChannel = DMA1_Channel4_IRQn;
 8000524:	230e      	movs	r3, #14
 8000526:	713b      	strb	r3, [r7, #4]
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 8000528:	2300      	movs	r3, #0
 800052a:	717b      	strb	r3, [r7, #5]
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 2;
 800052c:	2302      	movs	r3, #2
 800052e:	71bb      	strb	r3, [r7, #6]
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8000530:	2301      	movs	r3, #1
 8000532:	71fb      	strb	r3, [r7, #7]
  NVIC_Init(&NVIC_InitStructure);
 8000534:	1d3b      	adds	r3, r7, #4
 8000536:	4618      	mov	r0, r3
 8000538:	f000 fc40 	bl	8000dbc <NVIC_Init>

  /* Enable the USART2 Interrupt */
  NVIC_InitStructure.NVIC_IRQChannel = USART2_IRQn;         //通道设置为串口1中断（故后面应选择在“void USART1_IRQHandler(void)”开中断）
 800053c:	2326      	movs	r3, #38	; 0x26
 800053e:	713b      	strb	r3, [r7, #4]
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0; //中断占先等级0
 8000540:	2300      	movs	r3, #0
 8000542:	717b      	strb	r3, [r7, #5]
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 4;        //中断响应优先级0
 8000544:	2304      	movs	r3, #4
 8000546:	71bb      	strb	r3, [r7, #6]
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;           //打开中断
 8000548:	2301      	movs	r3, #1
 800054a:	71fb      	strb	r3, [r7, #7]
  NVIC_Init(&NVIC_InitStructure);
 800054c:	1d3b      	adds	r3, r7, #4
 800054e:	4618      	mov	r0, r3
 8000550:	f000 fc34 	bl	8000dbc <NVIC_Init>

  //DMA发送中断设置
  NVIC_InitStructure.NVIC_IRQChannel = DMA1_Channel7_IRQn;
 8000554:	2311      	movs	r3, #17
 8000556:	713b      	strb	r3, [r7, #4]
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 8000558:	2300      	movs	r3, #0
 800055a:	717b      	strb	r3, [r7, #5]
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 5;
 800055c:	2305      	movs	r3, #5
 800055e:	71bb      	strb	r3, [r7, #6]
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8000560:	2301      	movs	r3, #1
 8000562:	71fb      	strb	r3, [r7, #7]
  NVIC_Init(&NVIC_InitStructure);
 8000564:	1d3b      	adds	r3, r7, #4
 8000566:	4618      	mov	r0, r3
 8000568:	f000 fc28 	bl	8000dbc <NVIC_Init>

  /* Enable the USART3 Interrupt */
  NVIC_InitStructure.NVIC_IRQChannel = USART3_IRQn;         //通道设置为串口1中断（故后面应选择在“void USART1_IRQHandler(void)”开中断）
 800056c:	2327      	movs	r3, #39	; 0x27
 800056e:	713b      	strb	r3, [r7, #4]
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0; //中断占先等级0
 8000570:	2300      	movs	r3, #0
 8000572:	717b      	strb	r3, [r7, #5]
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 6;        //中断响应优先级0
 8000574:	2306      	movs	r3, #6
 8000576:	71bb      	strb	r3, [r7, #6]
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;           //打开中断
 8000578:	2301      	movs	r3, #1
 800057a:	71fb      	strb	r3, [r7, #7]
  NVIC_Init(&NVIC_InitStructure);
 800057c:	1d3b      	adds	r3, r7, #4
 800057e:	4618      	mov	r0, r3
 8000580:	f000 fc1c 	bl	8000dbc <NVIC_Init>

  //DMA发送中断设置
  NVIC_InitStructure.NVIC_IRQChannel = DMA1_Channel2_IRQn;
 8000584:	230c      	movs	r3, #12
 8000586:	713b      	strb	r3, [r7, #4]
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 8000588:	2300      	movs	r3, #0
 800058a:	717b      	strb	r3, [r7, #5]
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 7;
 800058c:	2307      	movs	r3, #7
 800058e:	71bb      	strb	r3, [r7, #6]
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8000590:	2301      	movs	r3, #1
 8000592:	71fb      	strb	r3, [r7, #7]
  NVIC_Init(&NVIC_InitStructure);
 8000594:	1d3b      	adds	r3, r7, #4
 8000596:	4618      	mov	r0, r3
 8000598:	f000 fc10 	bl	8000dbc <NVIC_Init>
}
 800059c:	bf00      	nop
 800059e:	3708      	adds	r7, #8
 80005a0:	46bd      	mov	sp, r7
 80005a2:	bd80      	pop	{r7, pc}

080005a4 <GPIO_Configuration>:

static void GPIO_Configuration(void)
{
 80005a4:	b580      	push	{r7, lr}
 80005a6:	b082      	sub	sp, #8
 80005a8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;

  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80005aa:	2303      	movs	r3, #3
 80005ac:	71bb      	strb	r3, [r7, #6]

  /* Configure USART Rx/tx PIN */
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 80005ae:	2304      	movs	r3, #4
 80005b0:	71fb      	strb	r3, [r7, #7]
  GPIO_InitStructure.GPIO_Pin = UART1_GPIO_RX;
 80005b2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80005b6:	80bb      	strh	r3, [r7, #4]
  GPIO_Init(UART1_GPIO, &GPIO_InitStructure);
 80005b8:	1d3b      	adds	r3, r7, #4
 80005ba:	4619      	mov	r1, r3
 80005bc:	481b      	ldr	r0, [pc, #108]	; (800062c <GPIO_Configuration+0x88>)
 80005be:	f001 f80d 	bl	80015dc <GPIO_Init>

  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 80005c2:	2318      	movs	r3, #24
 80005c4:	71fb      	strb	r3, [r7, #7]
  GPIO_InitStructure.GPIO_Pin = UART1_GPIO_TX;
 80005c6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80005ca:	80bb      	strh	r3, [r7, #4]
  GPIO_Init(UART1_GPIO, &GPIO_InitStructure);
 80005cc:	1d3b      	adds	r3, r7, #4
 80005ce:	4619      	mov	r1, r3
 80005d0:	4816      	ldr	r0, [pc, #88]	; (800062c <GPIO_Configuration+0x88>)
 80005d2:	f001 f803 	bl	80015dc <GPIO_Init>

  /* Configure USART Rx/tx PIN */
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 80005d6:	2304      	movs	r3, #4
 80005d8:	71fb      	strb	r3, [r7, #7]
  GPIO_InitStructure.GPIO_Pin = UART2_GPIO_RX;
 80005da:	2308      	movs	r3, #8
 80005dc:	80bb      	strh	r3, [r7, #4]
  GPIO_Init(UART2_GPIO, &GPIO_InitStructure);
 80005de:	1d3b      	adds	r3, r7, #4
 80005e0:	4619      	mov	r1, r3
 80005e2:	4812      	ldr	r0, [pc, #72]	; (800062c <GPIO_Configuration+0x88>)
 80005e4:	f000 fffa 	bl	80015dc <GPIO_Init>

  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 80005e8:	2318      	movs	r3, #24
 80005ea:	71fb      	strb	r3, [r7, #7]
  GPIO_InitStructure.GPIO_Pin = UART2_GPIO_TX;
 80005ec:	2304      	movs	r3, #4
 80005ee:	80bb      	strh	r3, [r7, #4]
  GPIO_Init(UART2_GPIO, &GPIO_InitStructure);
 80005f0:	1d3b      	adds	r3, r7, #4
 80005f2:	4619      	mov	r1, r3
 80005f4:	480d      	ldr	r0, [pc, #52]	; (800062c <GPIO_Configuration+0x88>)
 80005f6:	f000 fff1 	bl	80015dc <GPIO_Init>

  /* Configure USART Rx/tx PIN */
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 80005fa:	2304      	movs	r3, #4
 80005fc:	71fb      	strb	r3, [r7, #7]
  GPIO_InitStructure.GPIO_Pin = UART3_GPIO_RX;
 80005fe:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000602:	80bb      	strh	r3, [r7, #4]
  GPIO_Init(UART3_GPIO, &GPIO_InitStructure);
 8000604:	1d3b      	adds	r3, r7, #4
 8000606:	4619      	mov	r1, r3
 8000608:	4809      	ldr	r0, [pc, #36]	; (8000630 <GPIO_Configuration+0x8c>)
 800060a:	f000 ffe7 	bl	80015dc <GPIO_Init>

  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 800060e:	2318      	movs	r3, #24
 8000610:	71fb      	strb	r3, [r7, #7]
  GPIO_InitStructure.GPIO_Pin = UART3_GPIO_TX;
 8000612:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000616:	80bb      	strh	r3, [r7, #4]
  GPIO_Init(UART3_GPIO, &GPIO_InitStructure);
 8000618:	1d3b      	adds	r3, r7, #4
 800061a:	4619      	mov	r1, r3
 800061c:	4804      	ldr	r0, [pc, #16]	; (8000630 <GPIO_Configuration+0x8c>)
 800061e:	f000 ffdd 	bl	80015dc <GPIO_Init>
}
 8000622:	bf00      	nop
 8000624:	3708      	adds	r7, #8
 8000626:	46bd      	mov	sp, r7
 8000628:	bd80      	pop	{r7, pc}
 800062a:	bf00      	nop
 800062c:	40010800 	.word	0x40010800
 8000630:	40010c00 	.word	0x40010c00

08000634 <UART_Configuration>:

static void UART_Configuration(struct uart_device *uart, struct uart_configure *cfg)
{
 8000634:	b580      	push	{r7, lr}
 8000636:	b088      	sub	sp, #32
 8000638:	af00      	add	r7, sp, #0
 800063a:	6078      	str	r0, [r7, #4]
 800063c:	6039      	str	r1, [r7, #0]
  USART_InitTypeDef USART_InitStructure;
  USART_ClockInitTypeDef USART_ClockInitStructure;

  USART_ClockInitStructure.USART_Clock = USART_Clock_Disable;     //提升USART时钟时使能还是失能，钟低电平活动
 800063e:	2300      	movs	r3, #0
 8000640:	813b      	strh	r3, [r7, #8]
  USART_ClockInitStructure.USART_CPOL = USART_CPOL_Low;           //指定SLCK引脚上时钟的极性
 8000642:	2300      	movs	r3, #0
 8000644:	817b      	strh	r3, [r7, #10]
  USART_ClockInitStructure.USART_CPHA = USART_CPHA_2Edge;         //时钟第二个边缘进行数据捕获
 8000646:	f44f 7300 	mov.w	r3, #512	; 0x200
 800064a:	81bb      	strh	r3, [r7, #12]
  USART_ClockInitStructure.USART_LastBit = USART_LastBit_Disable; //在SCLK引脚上输出最后发送的那个数据字的脉冲不从SCLK输出
 800064c:	2300      	movs	r3, #0
 800064e:	81fb      	strh	r3, [r7, #14]
  USART_ClockInit(uart->uartx, &USART_ClockInitStructure);
 8000650:	687b      	ldr	r3, [r7, #4]
 8000652:	681b      	ldr	r3, [r3, #0]
 8000654:	f107 0208 	add.w	r2, r7, #8
 8000658:	4611      	mov	r1, r2
 800065a:	4618      	mov	r0, r3
 800065c:	f001 fc8c 	bl	8001f78 <USART_ClockInit>

  USART_DeInit(uart->uartx);
 8000660:	687b      	ldr	r3, [r7, #4]
 8000662:	681b      	ldr	r3, [r3, #0]
 8000664:	4618      	mov	r0, r3
 8000666:	f001 fb71 	bl	8001d4c <USART_DeInit>

  USART_InitStructure.USART_BaudRate = cfg->baud_rate;
 800066a:	683b      	ldr	r3, [r7, #0]
 800066c:	681b      	ldr	r3, [r3, #0]
 800066e:	613b      	str	r3, [r7, #16]
  if (cfg->data_bits == DATA_BITS_8)
 8000670:	683b      	ldr	r3, [r7, #0]
 8000672:	791b      	ldrb	r3, [r3, #4]
 8000674:	f003 030f 	and.w	r3, r3, #15
 8000678:	b2db      	uxtb	r3, r3
 800067a:	2b08      	cmp	r3, #8
 800067c:	d102      	bne.n	8000684 <UART_Configuration+0x50>
  {
    USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 800067e:	2300      	movs	r3, #0
 8000680:	82bb      	strh	r3, [r7, #20]
 8000682:	e009      	b.n	8000698 <UART_Configuration+0x64>
  }
  else if (cfg->data_bits == DATA_BITS_9)
 8000684:	683b      	ldr	r3, [r7, #0]
 8000686:	791b      	ldrb	r3, [r3, #4]
 8000688:	f003 030f 	and.w	r3, r3, #15
 800068c:	b2db      	uxtb	r3, r3
 800068e:	2b09      	cmp	r3, #9
 8000690:	d102      	bne.n	8000698 <UART_Configuration+0x64>
  {
    USART_InitStructure.USART_WordLength = USART_WordLength_9b;
 8000692:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000696:	82bb      	strh	r3, [r7, #20]
  }

  if (cfg->stop_bits == STOP_BITS_1)
 8000698:	683b      	ldr	r3, [r7, #0]
 800069a:	791b      	ldrb	r3, [r3, #4]
 800069c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80006a0:	b2db      	uxtb	r3, r3
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	d102      	bne.n	80006ac <UART_Configuration+0x78>
  {
    USART_InitStructure.USART_StopBits = USART_StopBits_1;
 80006a6:	2300      	movs	r3, #0
 80006a8:	82fb      	strh	r3, [r7, #22]
 80006aa:	e014      	b.n	80006d6 <UART_Configuration+0xa2>
  }
  else if (cfg->stop_bits == STOP_BITS_1_5)
 80006ac:	683b      	ldr	r3, [r7, #0]
 80006ae:	791b      	ldrb	r3, [r3, #4]
 80006b0:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80006b4:	b2db      	uxtb	r3, r3
 80006b6:	2b10      	cmp	r3, #16
 80006b8:	d103      	bne.n	80006c2 <UART_Configuration+0x8e>
  {
    USART_InitStructure.USART_StopBits = USART_StopBits_1_5;
 80006ba:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80006be:	82fb      	strh	r3, [r7, #22]
 80006c0:	e009      	b.n	80006d6 <UART_Configuration+0xa2>
  }
  else if (cfg->stop_bits == STOP_BITS_2)
 80006c2:	683b      	ldr	r3, [r7, #0]
 80006c4:	791b      	ldrb	r3, [r3, #4]
 80006c6:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80006ca:	b2db      	uxtb	r3, r3
 80006cc:	2b20      	cmp	r3, #32
 80006ce:	d102      	bne.n	80006d6 <UART_Configuration+0xa2>
  {
    USART_InitStructure.USART_StopBits = USART_StopBits_2;
 80006d0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80006d4:	82fb      	strh	r3, [r7, #22]
  }

  if (cfg->parity == PARITY_NONE)
 80006d6:	683b      	ldr	r3, [r7, #0]
 80006d8:	791b      	ldrb	r3, [r3, #4]
 80006da:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80006de:	b2db      	uxtb	r3, r3
 80006e0:	2b00      	cmp	r3, #0
 80006e2:	d102      	bne.n	80006ea <UART_Configuration+0xb6>
  {
    USART_InitStructure.USART_Parity = USART_Parity_No;
 80006e4:	2300      	movs	r3, #0
 80006e6:	833b      	strh	r3, [r7, #24]
 80006e8:	e014      	b.n	8000714 <UART_Configuration+0xe0>
  }
  else if (cfg->parity == PARITY_ODD)
 80006ea:	683b      	ldr	r3, [r7, #0]
 80006ec:	791b      	ldrb	r3, [r3, #4]
 80006ee:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80006f2:	b2db      	uxtb	r3, r3
 80006f4:	2b40      	cmp	r3, #64	; 0x40
 80006f6:	d103      	bne.n	8000700 <UART_Configuration+0xcc>
  {
    USART_InitStructure.USART_Parity = USART_Parity_Odd;
 80006f8:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80006fc:	833b      	strh	r3, [r7, #24]
 80006fe:	e009      	b.n	8000714 <UART_Configuration+0xe0>
  }
  else if (cfg->parity == PARITY_EVEN)
 8000700:	683b      	ldr	r3, [r7, #0]
 8000702:	791b      	ldrb	r3, [r3, #4]
 8000704:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000708:	b2db      	uxtb	r3, r3
 800070a:	2b80      	cmp	r3, #128	; 0x80
 800070c:	d102      	bne.n	8000714 <UART_Configuration+0xe0>
  {
    USART_InitStructure.USART_Parity = USART_Parity_Even;
 800070e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000712:	833b      	strh	r3, [r7, #24]
  }
  USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8000714:	2300      	movs	r3, #0
 8000716:	83bb      	strh	r3, [r7, #28]
  USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8000718:	230c      	movs	r3, #12
 800071a:	837b      	strh	r3, [r7, #26]
  USART_Init(uart->uartx, &USART_InitStructure);
 800071c:	687b      	ldr	r3, [r7, #4]
 800071e:	681b      	ldr	r3, [r3, #0]
 8000720:	f107 0210 	add.w	r2, r7, #16
 8000724:	4611      	mov	r1, r2
 8000726:	4618      	mov	r0, r3
 8000728:	f001 fb6c 	bl	8001e04 <USART_Init>

  //串口采用DMA发送
  USART_DMACmd(uart->uartx, USART_DMAReq_Tx, ENABLE);
 800072c:	687b      	ldr	r3, [r7, #4]
 800072e:	681b      	ldr	r3, [r3, #0]
 8000730:	2201      	movs	r2, #1
 8000732:	2180      	movs	r1, #128	; 0x80
 8000734:	4618      	mov	r0, r3
 8000736:	f001 fcb0 	bl	800209a <USART_DMACmd>
  USART_ITConfig(uart->uartx, USART_IT_RXNE, ENABLE);  // 接收中断使能
 800073a:	687b      	ldr	r3, [r7, #4]
 800073c:	681b      	ldr	r3, [r3, #0]
 800073e:	2201      	movs	r2, #1
 8000740:	f240 5125 	movw	r1, #1317	; 0x525
 8000744:	4618      	mov	r0, r3
 8000746:	f001 fc61 	bl	800200c <USART_ITConfig>
  USART_ClearITPendingBit(uart->uartx, USART_IT_RXNE); // 清除接收完成中断
 800074a:	687b      	ldr	r3, [r7, #4]
 800074c:	681b      	ldr	r3, [r3, #0]
 800074e:	f240 5125 	movw	r1, #1317	; 0x525
 8000752:	4618      	mov	r0, r3
 8000754:	f001 fd2d 	bl	80021b2 <USART_ClearITPendingBit>
  /* Enable USART */
  USART_Cmd(uart->uartx, ENABLE);
 8000758:	687b      	ldr	r3, [r7, #4]
 800075a:	681b      	ldr	r3, [r3, #0]
 800075c:	2101      	movs	r1, #1
 800075e:	4618      	mov	r0, r3
 8000760:	f001 fc35 	bl	8001fce <USART_Cmd>
}
 8000764:	bf00      	nop
 8000766:	3720      	adds	r7, #32
 8000768:	46bd      	mov	sp, r7
 800076a:	bd80      	pop	{r7, pc}

0800076c <UART_DMA_Tx_Config>:
}
#endif

#ifdef USE_USART_DMA_TX
static void UART_DMA_Tx_Config(struct uart_data *pdata)
{
 800076c:	b580      	push	{r7, lr}
 800076e:	b08e      	sub	sp, #56	; 0x38
 8000770:	af00      	add	r7, sp, #0
 8000772:	6078      	str	r0, [r7, #4]
  DMA_InitTypeDef DMA_InitStructure;
  struct uart_device *uart = pdata->uart_device;
 8000774:	687b      	ldr	r3, [r7, #4]
 8000776:	681b      	ldr	r3, [r3, #0]
 8000778:	637b      	str	r3, [r7, #52]	; 0x34

  //启动DMA时钟
  RCC_AHBPeriphClockCmd(RCC_AHBPeriph_DMA1, ENABLE);
 800077a:	2101      	movs	r1, #1
 800077c:	2001      	movs	r0, #1
 800077e:	f001 fa15 	bl	8001bac <RCC_AHBPeriphClockCmd>

  //通道配置
  DMA_DeInit(uart->dma_tx.tx_ch);
 8000782:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000784:	689b      	ldr	r3, [r3, #8]
 8000786:	4618      	mov	r0, r3
 8000788:	f000 fcd8 	bl	800113c <DMA_DeInit>
  //外设地址
  DMA_InitStructure.DMA_PeripheralBaseAddr = (uint32_t) & (uart->uartx->DR);
 800078c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800078e:	681b      	ldr	r3, [r3, #0]
 8000790:	3304      	adds	r3, #4
 8000792:	60bb      	str	r3, [r7, #8]
  //内存地址
  DMA_InitStructure.DMA_MemoryBaseAddr = (uint32_t)pdata->stream_tx;
 8000794:	687b      	ldr	r3, [r7, #4]
 8000796:	3374      	adds	r3, #116	; 0x74
 8000798:	60fb      	str	r3, [r7, #12]
  //dma传输方向单向
  DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralDST;
 800079a:	2310      	movs	r3, #16
 800079c:	613b      	str	r3, [r7, #16]
  //设置DMA在传输时缓冲区的长度
  DMA_InitStructure.DMA_BufferSize = UART_DMA_RB_BUFSZ;
 800079e:	236c      	movs	r3, #108	; 0x6c
 80007a0:	617b      	str	r3, [r7, #20]
  //设置DMA的外设递增模式，一个外设
  DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 80007a2:	2300      	movs	r3, #0
 80007a4:	61bb      	str	r3, [r7, #24]
  //设置DMA的内存递增模式
  DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
 80007a6:	2380      	movs	r3, #128	; 0x80
 80007a8:	61fb      	str	r3, [r7, #28]
  //外设数据字长
  DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
 80007aa:	2300      	movs	r3, #0
 80007ac:	623b      	str	r3, [r7, #32]
  //内存数据字长
  DMA_InitStructure.DMA_MemoryDataSize = DMA_PeripheralDataSize_Byte;
 80007ae:	2300      	movs	r3, #0
 80007b0:	627b      	str	r3, [r7, #36]	; 0x24
  // DMA模式，一次或者循环模式
  //DMA_InitStructure.DMA_Mode = DMA_Mode_Normal ;
  DMA_InitStructure.DMA_Mode = DMA_Mode_Circular;
 80007b2:	2320      	movs	r3, #32
 80007b4:	62bb      	str	r3, [r7, #40]	; 0x28
  //设置DMA的优先级别
  DMA_InitStructure.DMA_Priority = DMA_Priority_High;
 80007b6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80007ba:	62fb      	str	r3, [r7, #44]	; 0x2c
  //设置DMA的2个memory中的变量互相访问
  DMA_InitStructure.DMA_M2M = DMA_M2M_Disable;
 80007bc:	2300      	movs	r3, #0
 80007be:	633b      	str	r3, [r7, #48]	; 0x30

  DMA_Init(uart->dma_tx.tx_ch, &DMA_InitStructure);
 80007c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80007c2:	689b      	ldr	r3, [r3, #8]
 80007c4:	f107 0208 	add.w	r2, r7, #8
 80007c8:	4611      	mov	r1, r2
 80007ca:	4618      	mov	r0, r3
 80007cc:	f000 fd72 	bl	80012b4 <DMA_Init>
  // 清除DMA标志
  //  DMA_ClearFlag(uart->dma_tx.tx_gl_flag);
  DMA_ITConfig(uart->dma_tx.tx_ch, DMA_IT_TC, ENABLE); // dma传输中断
 80007d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80007d2:	689b      	ldr	r3, [r3, #8]
 80007d4:	2201      	movs	r2, #1
 80007d6:	2102      	movs	r1, #2
 80007d8:	4618      	mov	r0, r3
 80007da:	f000 fdc5 	bl	8001368 <DMA_ITConfig>
  DMA_Cmd(uart->dma_tx.tx_ch, DISABLE);
 80007de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80007e0:	689b      	ldr	r3, [r3, #8]
 80007e2:	2100      	movs	r1, #0
 80007e4:	4618      	mov	r0, r3
 80007e6:	f000 fda3 	bl	8001330 <DMA_Cmd>
}
 80007ea:	bf00      	nop
 80007ec:	3738      	adds	r7, #56	; 0x38
 80007ee:	46bd      	mov	sp, r7
 80007f0:	bd80      	pop	{r7, pc}
	...

080007f4 <uart_isr>:
#endif

static void uart_isr(struct uart_data *puart)
{
 80007f4:	b580      	push	{r7, lr}
 80007f6:	b084      	sub	sp, #16
 80007f8:	af00      	add	r7, sp, #0
 80007fa:	6078      	str	r0, [r7, #4]
  USART_TypeDef *uart = puart->uart_device->uartx;
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	681b      	ldr	r3, [r3, #0]
 8000800:	681b      	ldr	r3, [r3, #0]
 8000802:	60fb      	str	r3, [r7, #12]

  if (USART_GetITStatus(uart, USART_IT_RXNE) != RESET)
 8000804:	f240 5125 	movw	r1, #1317	; 0x525
 8000808:	68f8      	ldr	r0, [r7, #12]
 800080a:	f001 fc78 	bl	80020fe <USART_GetITStatus>
 800080e:	4603      	mov	r3, r0
 8000810:	2b00      	cmp	r3, #0
 8000812:	d039      	beq.n	8000888 <uart_isr+0x94>
  {
    if (uart_getFlagStatus(uart, UART_FLAG_RC) == false)
 8000814:	2104      	movs	r1, #4
 8000816:	68f8      	ldr	r0, [r7, #12]
 8000818:	f000 f930 	bl	8000a7c <uart_getFlagStatus>
 800081c:	4603      	mov	r3, r0
 800081e:	f083 0301 	eor.w	r3, r3, #1
 8000822:	b2db      	uxtb	r3, r3
 8000824:	2b00      	cmp	r3, #0
 8000826:	d02a      	beq.n	800087e <uart_isr+0x8a>
    {
      puart->stream_rx[puart->rx_index] = (uint8_t)USART_ReceiveData(uart);
 8000828:	68f8      	ldr	r0, [r7, #12]
 800082a:	f001 fc59 	bl	80020e0 <USART_ReceiveData>
 800082e:	4603      	mov	r3, r0
 8000830:	461a      	mov	r2, r3
 8000832:	687b      	ldr	r3, [r7, #4]
 8000834:	799b      	ldrb	r3, [r3, #6]
 8000836:	4619      	mov	r1, r3
 8000838:	b2d2      	uxtb	r2, r2
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	440b      	add	r3, r1
 800083e:	721a      	strb	r2, [r3, #8]
      ++puart->rx_index;
 8000840:	687b      	ldr	r3, [r7, #4]
 8000842:	799b      	ldrb	r3, [r3, #6]
 8000844:	3301      	adds	r3, #1
 8000846:	b2da      	uxtb	r2, r3
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	719a      	strb	r2, [r3, #6]
      puart->rx_index = puart->rx_index % UART_DMA_RB_BUFSZ;
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	799b      	ldrb	r3, [r3, #6]
 8000850:	089a      	lsrs	r2, r3, #2
 8000852:	4924      	ldr	r1, [pc, #144]	; (80008e4 <uart_isr+0xf0>)
 8000854:	fba1 1202 	umull	r1, r2, r1, r2
 8000858:	08d2      	lsrs	r2, r2, #3
 800085a:	216c      	movs	r1, #108	; 0x6c
 800085c:	fb01 f202 	mul.w	r2, r1, r2
 8000860:	1a9b      	subs	r3, r3, r2
 8000862:	b2da      	uxtb	r2, r3
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	719a      	strb	r2, [r3, #6]

      if (puart->rx_index == puart->recv_len)
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	799a      	ldrb	r2, [r3, #6]
 800086c:	687b      	ldr	r3, [r7, #4]
 800086e:	79db      	ldrb	r3, [r3, #7]
 8000870:	429a      	cmp	r2, r3
 8000872:	d104      	bne.n	800087e <uart_isr+0x8a>
        __uart_setflag(uart, UART_FLAG_RC, true);
 8000874:	2201      	movs	r2, #1
 8000876:	2104      	movs	r1, #4
 8000878:	68f8      	ldr	r0, [r7, #12]
 800087a:	f000 f8cb 	bl	8000a14 <__uart_setflag>
    }
    /* clear interrupt */
    USART_ClearITPendingBit(uart, USART_IT_RXNE);
 800087e:	f240 5125 	movw	r1, #1317	; 0x525
 8000882:	68f8      	ldr	r0, [r7, #12]
 8000884:	f001 fc95 	bl	80021b2 <USART_ClearITPendingBit>
  {
  }
#endif

  /* 一帧数据发送完成后，并且TXE=1时即数据已经被转移到移位寄存器中， USART_CR1中的TCIE为1产生中断*/
  if (USART_GetITStatus(uart, USART_IT_TC) != RESET)
 8000888:	f240 6126 	movw	r1, #1574	; 0x626
 800088c:	68f8      	ldr	r0, [r7, #12]
 800088e:	f001 fc36 	bl	80020fe <USART_GetITStatus>
 8000892:	4603      	mov	r3, r0
 8000894:	2b00      	cmp	r3, #0
 8000896:	d011      	beq.n	80008bc <uart_isr+0xc8>
  {
    // 传输完成，将其UART_FLAG_xx_TC复位
#ifdef USE_USART_DMA_TX
    __uart_setflag(uart, UART_FLAG_DMA_TC, false);
 8000898:	2200      	movs	r2, #0
 800089a:	2101      	movs	r1, #1
 800089c:	68f8      	ldr	r0, [r7, #12]
 800089e:	f000 f8b9 	bl	8000a14 <__uart_setflag>
#elif
    __uart_setflag(uart, UART_FLAG_TC, false);
#endif

    /* clear interrupt */
    uart_tc_isr_hook();
 80008a2:	f000 fa65 	bl	8000d70 <uart_tc_isr_hook>
    USART_ClearITPendingBit(uart, USART_IT_TC);
 80008a6:	f240 6126 	movw	r1, #1574	; 0x626
 80008aa:	68f8      	ldr	r0, [r7, #12]
 80008ac:	f001 fc81 	bl	80021b2 <USART_ClearITPendingBit>
    USART_ITConfig(uart, USART_IT_TC, DISABLE);
 80008b0:	2200      	movs	r2, #0
 80008b2:	f240 6126 	movw	r1, #1574	; 0x626
 80008b6:	68f8      	ldr	r0, [r7, #12]
 80008b8:	f001 fba8 	bl	800200c <USART_ITConfig>
  }

  if (USART_GetITStatus(uart, USART_IT_TXE) != RESET)
 80008bc:	f240 7127 	movw	r1, #1831	; 0x727
 80008c0:	68f8      	ldr	r0, [r7, #12]
 80008c2:	f001 fc1c 	bl	80020fe <USART_GetITStatus>
  {
  }

  /* 检测到过载错误，当RXNE仍是1时，当前被接收在移位寄存器中的数据，需要传送至RDR寄存器是，硬件将该位 置位 */
  if (USART_GetITStatus(uart, USART_FLAG_ORE) == SET)
 80008c6:	2108      	movs	r1, #8
 80008c8:	68f8      	ldr	r0, [r7, #12]
 80008ca:	f001 fc18 	bl	80020fe <USART_GetITStatus>
 80008ce:	4603      	mov	r3, r0
 80008d0:	2b01      	cmp	r3, #1
 80008d2:	d102      	bne.n	80008da <uart_isr+0xe6>
  {
    USART_ReceiveData(uart);
 80008d4:	68f8      	ldr	r0, [r7, #12]
 80008d6:	f001 fc03 	bl	80020e0 <USART_ReceiveData>
  }
}
 80008da:	bf00      	nop
 80008dc:	3710      	adds	r7, #16
 80008de:	46bd      	mov	sp, r7
 80008e0:	bd80      	pop	{r7, pc}
 80008e2:	bf00      	nop
 80008e4:	4bda12f7 	.word	0x4bda12f7

080008e8 <dma_isr>:

static void dma_isr(struct uart_data *puart)
{
 80008e8:	b580      	push	{r7, lr}
 80008ea:	b084      	sub	sp, #16
 80008ec:	af00      	add	r7, sp, #0
 80008ee:	6078      	str	r0, [r7, #4]
  struct uart_dma_tx *dma_tx = &puart->uart_device->dma_tx;
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	681b      	ldr	r3, [r3, #0]
 80008f4:	3308      	adds	r3, #8
 80008f6:	60fb      	str	r3, [r7, #12]

  if (DMA_GetITStatus(dma_tx->tx_tc_IT) != RESET)
 80008f8:	68fb      	ldr	r3, [r7, #12]
 80008fa:	68db      	ldr	r3, [r3, #12]
 80008fc:	4618      	mov	r0, r3
 80008fe:	f000 fd79 	bl	80013f4 <DMA_GetITStatus>
 8000902:	4603      	mov	r3, r0
 8000904:	2b00      	cmp	r3, #0
 8000906:	d035      	beq.n	8000974 <dma_isr+0x8c>
  {
    if (puart->uart_device->uartx == USART3)
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	681b      	ldr	r3, [r3, #0]
 800090c:	681b      	ldr	r3, [r3, #0]
 800090e:	4a1b      	ldr	r2, [pc, #108]	; (800097c <dma_isr+0x94>)
 8000910:	4293      	cmp	r3, r2
 8000912:	d110      	bne.n	8000936 <dma_isr+0x4e>
    {
      USART_ClearITPendingBit(puart->uart_device->uartx, USART_IT_TC);
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	681b      	ldr	r3, [r3, #0]
 8000918:	681b      	ldr	r3, [r3, #0]
 800091a:	f240 6126 	movw	r1, #1574	; 0x626
 800091e:	4618      	mov	r0, r3
 8000920:	f001 fc47 	bl	80021b2 <USART_ClearITPendingBit>
      USART_ITConfig(puart->uart_device->uartx, USART_IT_TC, ENABLE); // 传输中断使能
 8000924:	687b      	ldr	r3, [r7, #4]
 8000926:	681b      	ldr	r3, [r3, #0]
 8000928:	681b      	ldr	r3, [r3, #0]
 800092a:	2201      	movs	r2, #1
 800092c:	f240 6126 	movw	r1, #1574	; 0x626
 8000930:	4618      	mov	r0, r3
 8000932:	f001 fb6b 	bl	800200c <USART_ITConfig>
    }

    NET_LED_TRIGGLE;
 8000936:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800093a:	4811      	ldr	r0, [pc, #68]	; (8000980 <dma_isr+0x98>)
 800093c:	f000 ff0a 	bl	8001754 <GPIO_ReadOutputDataBit>
 8000940:	4603      	mov	r3, r0
 8000942:	f1c3 0301 	rsb	r3, r3, #1
 8000946:	b2db      	uxtb	r3, r3
 8000948:	461a      	mov	r2, r3
 800094a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800094e:	480c      	ldr	r0, [pc, #48]	; (8000980 <dma_isr+0x98>)
 8000950:	f000 ff35 	bl	80017be <GPIO_WriteBit>
    uart_dmaisr_hook();
 8000954:	f3af 8000 	nop.w
    puart->tx_flag = false; // 使能再次发送
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	2200      	movs	r2, #0
 800095c:	715a      	strb	r2, [r3, #5]
    DMA_Cmd(dma_tx->tx_ch, DISABLE);
 800095e:	68fb      	ldr	r3, [r7, #12]
 8000960:	681b      	ldr	r3, [r3, #0]
 8000962:	2100      	movs	r1, #0
 8000964:	4618      	mov	r0, r3
 8000966:	f000 fce3 	bl	8001330 <DMA_Cmd>
    DMA_ClearFlag(dma_tx->tx_gl_flag);
 800096a:	68fb      	ldr	r3, [r7, #12]
 800096c:	685b      	ldr	r3, [r3, #4]
 800096e:	4618      	mov	r0, r3
 8000970:	f000 fd26 	bl	80013c0 <DMA_ClearFlag>
  }
}
 8000974:	bf00      	nop
 8000976:	3710      	adds	r7, #16
 8000978:	46bd      	mov	sp, r7
 800097a:	bd80      	pop	{r7, pc}
 800097c:	40004800 	.word	0x40004800
 8000980:	40010c00 	.word	0x40010c00

08000984 <USART1_IRQHandler>:
    .rx_index = 0,
    .recv_len = 2,
};

void USART1_IRQHandler(void)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	af00      	add	r7, sp, #0
  uart_isr(&duart1);
 8000988:	4802      	ldr	r0, [pc, #8]	; (8000994 <USART1_IRQHandler+0x10>)
 800098a:	f7ff ff33 	bl	80007f4 <uart_isr>
}
 800098e:	bf00      	nop
 8000990:	bd80      	pop	{r7, pc}
 8000992:	bf00      	nop
 8000994:	20000020 	.word	0x20000020

08000998 <DMA1_Channel4_IRQHandler>:

void DMA1_Channel4_IRQHandler(void)
{
 8000998:	b580      	push	{r7, lr}
 800099a:	af00      	add	r7, sp, #0
  dma_isr(&duart1);
 800099c:	4802      	ldr	r0, [pc, #8]	; (80009a8 <DMA1_Channel4_IRQHandler+0x10>)
 800099e:	f7ff ffa3 	bl	80008e8 <dma_isr>
}
 80009a2:	bf00      	nop
 80009a4:	bd80      	pop	{r7, pc}
 80009a6:	bf00      	nop
 80009a8:	20000020 	.word	0x20000020

080009ac <USART3_IRQHandler>:
    .rx_index = 0,
    .recv_len = 2,
};

void USART3_IRQHandler(void)
{
 80009ac:	b580      	push	{r7, lr}
 80009ae:	af00      	add	r7, sp, #0
  uart_isr(&duart3);
 80009b0:	4802      	ldr	r0, [pc, #8]	; (80009bc <USART3_IRQHandler+0x10>)
 80009b2:	f7ff ff1f 	bl	80007f4 <uart_isr>
}
 80009b6:	bf00      	nop
 80009b8:	bd80      	pop	{r7, pc}
 80009ba:	bf00      	nop
 80009bc:	20000120 	.word	0x20000120

080009c0 <DMA1_Channel2_IRQHandler>:

void DMA1_Channel2_IRQHandler(void)
{
 80009c0:	b580      	push	{r7, lr}
 80009c2:	af00      	add	r7, sp, #0
  dma_isr(&duart3);
 80009c4:	4802      	ldr	r0, [pc, #8]	; (80009d0 <DMA1_Channel2_IRQHandler+0x10>)
 80009c6:	f7ff ff8f 	bl	80008e8 <dma_isr>
}
 80009ca:	bf00      	nop
 80009cc:	bd80      	pop	{r7, pc}
 80009ce:	bf00      	nop
 80009d0:	20000120 	.word	0x20000120

080009d4 <__get_duartx>:
 * @description: 
 * @param {type} 
 * @return {type} 
 */
struct uart_data *__get_duartx(USART_TypeDef *uartx)
{
 80009d4:	b480      	push	{r7}
 80009d6:	b085      	sub	sp, #20
 80009d8:	af00      	add	r7, sp, #0
 80009da:	6078      	str	r0, [r7, #4]
  struct uart_data *pstream;

#ifdef USING_UART1
  if (USART1 == uartx)
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	4a09      	ldr	r2, [pc, #36]	; (8000a04 <__get_duartx+0x30>)
 80009e0:	4293      	cmp	r3, r2
 80009e2:	d102      	bne.n	80009ea <__get_duartx+0x16>
    pstream = &duart1;
 80009e4:	4b08      	ldr	r3, [pc, #32]	; (8000a08 <__get_duartx+0x34>)
 80009e6:	60fb      	str	r3, [r7, #12]
 80009e8:	e005      	b.n	80009f6 <__get_duartx+0x22>
#ifdef USING_UART2
  else if (USART2 == uartx)
    pstream = &duart2;
#endif
#ifdef USING_UART3
  else if (USART3 == uartx)
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	4a07      	ldr	r2, [pc, #28]	; (8000a0c <__get_duartx+0x38>)
 80009ee:	4293      	cmp	r3, r2
 80009f0:	d101      	bne.n	80009f6 <__get_duartx+0x22>
    pstream = &duart3;
 80009f2:	4b07      	ldr	r3, [pc, #28]	; (8000a10 <__get_duartx+0x3c>)
 80009f4:	60fb      	str	r3, [r7, #12]
#endif

  return pstream;
 80009f6:	68fb      	ldr	r3, [r7, #12]
}
 80009f8:	4618      	mov	r0, r3
 80009fa:	3714      	adds	r7, #20
 80009fc:	46bd      	mov	sp, r7
 80009fe:	bc80      	pop	{r7}
 8000a00:	4770      	bx	lr
 8000a02:	bf00      	nop
 8000a04:	40013800 	.word	0x40013800
 8000a08:	20000020 	.word	0x20000020
 8000a0c:	40004800 	.word	0x40004800
 8000a10:	20000120 	.word	0x20000120

08000a14 <__uart_setflag>:
 * @description: 内部函数，提供修改相关FLAG状态
 * @param {type} 
 * @return {type} 
 */
void __uart_setflag(USART_TypeDef *uartx, enum UART_FLAG uflag, bool status)
{
 8000a14:	b580      	push	{r7, lr}
 8000a16:	b084      	sub	sp, #16
 8000a18:	af00      	add	r7, sp, #0
 8000a1a:	6078      	str	r0, [r7, #4]
 8000a1c:	460b      	mov	r3, r1
 8000a1e:	70fb      	strb	r3, [r7, #3]
 8000a20:	4613      	mov	r3, r2
 8000a22:	70bb      	strb	r3, [r7, #2]
  struct uart_data *pstream = __get_duartx(uartx);
 8000a24:	6878      	ldr	r0, [r7, #4]
 8000a26:	f7ff ffd5 	bl	80009d4 <__get_duartx>
 8000a2a:	60f8      	str	r0, [r7, #12]

  switch (uflag)
 8000a2c:	78fb      	ldrb	r3, [r7, #3]
 8000a2e:	3b01      	subs	r3, #1
 8000a30:	2b04      	cmp	r3, #4
 8000a32:	d81d      	bhi.n	8000a70 <__uart_setflag+0x5c>
 8000a34:	a201      	add	r2, pc, #4	; (adr r2, 8000a3c <__uart_setflag+0x28>)
 8000a36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a3a:	bf00      	nop
 8000a3c:	08000a51 	.word	0x08000a51
 8000a40:	08000a59 	.word	0x08000a59
 8000a44:	08000a61 	.word	0x08000a61
 8000a48:	08000a69 	.word	0x08000a69
 8000a4c:	08000a71 	.word	0x08000a71
  {
  case UART_FLAG_DMA_TC:
    pstream->tx_flag = status;
 8000a50:	68fb      	ldr	r3, [r7, #12]
 8000a52:	78ba      	ldrb	r2, [r7, #2]
 8000a54:	715a      	strb	r2, [r3, #5]
    break;
 8000a56:	e00c      	b.n	8000a72 <__uart_setflag+0x5e>

  case UART_FLAG_DMA_RC:
    pstream->rx_flag = status;
 8000a58:	68fb      	ldr	r3, [r7, #12]
 8000a5a:	78ba      	ldrb	r2, [r7, #2]
 8000a5c:	711a      	strb	r2, [r3, #4]
    break;
 8000a5e:	e008      	b.n	8000a72 <__uart_setflag+0x5e>

  case UART_FLAG_TC:
    pstream->tx_flag = status;
 8000a60:	68fb      	ldr	r3, [r7, #12]
 8000a62:	78ba      	ldrb	r2, [r7, #2]
 8000a64:	715a      	strb	r2, [r3, #5]
    break;
 8000a66:	e004      	b.n	8000a72 <__uart_setflag+0x5e>

  case UART_FLAG_RC:
    pstream->rx_flag = status;
 8000a68:	68fb      	ldr	r3, [r7, #12]
 8000a6a:	78ba      	ldrb	r2, [r7, #2]
 8000a6c:	711a      	strb	r2, [r3, #4]
    break;
 8000a6e:	e000      	b.n	8000a72 <__uart_setflag+0x5e>

  case UART_FLAG_IDLE:
    break;

  default:
    break;
 8000a70:	bf00      	nop
  }
}
 8000a72:	bf00      	nop
 8000a74:	3710      	adds	r7, #16
 8000a76:	46bd      	mov	sp, r7
 8000a78:	bd80      	pop	{r7, pc}
 8000a7a:	bf00      	nop

08000a7c <uart_getFlagStatus>:

bool uart_getFlagStatus(USART_TypeDef *uartx, enum UART_FLAG uflag)
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	b084      	sub	sp, #16
 8000a80:	af00      	add	r7, sp, #0
 8000a82:	6078      	str	r0, [r7, #4]
 8000a84:	460b      	mov	r3, r1
 8000a86:	70fb      	strb	r3, [r7, #3]
  bool ret = false;
 8000a88:	2300      	movs	r3, #0
 8000a8a:	73fb      	strb	r3, [r7, #15]
  struct uart_data *pstream = __get_duartx(uartx);
 8000a8c:	6878      	ldr	r0, [r7, #4]
 8000a8e:	f7ff ffa1 	bl	80009d4 <__get_duartx>
 8000a92:	60b8      	str	r0, [r7, #8]

  switch (uflag)
 8000a94:	78fb      	ldrb	r3, [r7, #3]
 8000a96:	3b01      	subs	r3, #1
 8000a98:	2b04      	cmp	r3, #4
 8000a9a:	d85e      	bhi.n	8000b5a <uart_getFlagStatus+0xde>
 8000a9c:	a201      	add	r2, pc, #4	; (adr r2, 8000aa4 <uart_getFlagStatus+0x28>)
 8000a9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000aa2:	bf00      	nop
 8000aa4:	08000ab9 	.word	0x08000ab9
 8000aa8:	08000ad9 	.word	0x08000ad9
 8000aac:	08000af9 	.word	0x08000af9
 8000ab0:	08000b19 	.word	0x08000b19
 8000ab4:	08000b39 	.word	0x08000b39
  {
  case UART_FLAG_DMA_TC:
    ret = (pstream->tx_flag == false) ? true : false;
 8000ab8:	68bb      	ldr	r3, [r7, #8]
 8000aba:	795b      	ldrb	r3, [r3, #5]
 8000abc:	2b00      	cmp	r3, #0
 8000abe:	bf14      	ite	ne
 8000ac0:	2301      	movne	r3, #1
 8000ac2:	2300      	moveq	r3, #0
 8000ac4:	b2db      	uxtb	r3, r3
 8000ac6:	f083 0301 	eor.w	r3, r3, #1
 8000aca:	b2db      	uxtb	r3, r3
 8000acc:	73fb      	strb	r3, [r7, #15]
 8000ace:	7bfb      	ldrb	r3, [r7, #15]
 8000ad0:	f003 0301 	and.w	r3, r3, #1
 8000ad4:	73fb      	strb	r3, [r7, #15]
    break;
 8000ad6:	e043      	b.n	8000b60 <uart_getFlagStatus+0xe4>

  case UART_FLAG_DMA_RC:
    ret = (pstream->rx_flag == false) ? true : false;
 8000ad8:	68bb      	ldr	r3, [r7, #8]
 8000ada:	791b      	ldrb	r3, [r3, #4]
 8000adc:	2b00      	cmp	r3, #0
 8000ade:	bf14      	ite	ne
 8000ae0:	2301      	movne	r3, #1
 8000ae2:	2300      	moveq	r3, #0
 8000ae4:	b2db      	uxtb	r3, r3
 8000ae6:	f083 0301 	eor.w	r3, r3, #1
 8000aea:	b2db      	uxtb	r3, r3
 8000aec:	73fb      	strb	r3, [r7, #15]
 8000aee:	7bfb      	ldrb	r3, [r7, #15]
 8000af0:	f003 0301 	and.w	r3, r3, #1
 8000af4:	73fb      	strb	r3, [r7, #15]
    break;
 8000af6:	e033      	b.n	8000b60 <uart_getFlagStatus+0xe4>

  case UART_FLAG_TC:
    ret = (pstream->tx_flag == false) ? true : false;
 8000af8:	68bb      	ldr	r3, [r7, #8]
 8000afa:	795b      	ldrb	r3, [r3, #5]
 8000afc:	2b00      	cmp	r3, #0
 8000afe:	bf14      	ite	ne
 8000b00:	2301      	movne	r3, #1
 8000b02:	2300      	moveq	r3, #0
 8000b04:	b2db      	uxtb	r3, r3
 8000b06:	f083 0301 	eor.w	r3, r3, #1
 8000b0a:	b2db      	uxtb	r3, r3
 8000b0c:	73fb      	strb	r3, [r7, #15]
 8000b0e:	7bfb      	ldrb	r3, [r7, #15]
 8000b10:	f003 0301 	and.w	r3, r3, #1
 8000b14:	73fb      	strb	r3, [r7, #15]
    break;
 8000b16:	e023      	b.n	8000b60 <uart_getFlagStatus+0xe4>

  case UART_FLAG_RC:
    ret = (pstream->rx_flag == false) ? true : false;
 8000b18:	68bb      	ldr	r3, [r7, #8]
 8000b1a:	791b      	ldrb	r3, [r3, #4]
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	bf14      	ite	ne
 8000b20:	2301      	movne	r3, #1
 8000b22:	2300      	moveq	r3, #0
 8000b24:	b2db      	uxtb	r3, r3
 8000b26:	f083 0301 	eor.w	r3, r3, #1
 8000b2a:	b2db      	uxtb	r3, r3
 8000b2c:	73fb      	strb	r3, [r7, #15]
 8000b2e:	7bfb      	ldrb	r3, [r7, #15]
 8000b30:	f003 0301 	and.w	r3, r3, #1
 8000b34:	73fb      	strb	r3, [r7, #15]
    break;
 8000b36:	e013      	b.n	8000b60 <uart_getFlagStatus+0xe4>

  case UART_FLAG_IDLE:
    if ((pstream->tx_flag == false) && (pstream->rx_flag == false))
 8000b38:	68bb      	ldr	r3, [r7, #8]
 8000b3a:	795b      	ldrb	r3, [r3, #5]
 8000b3c:	f083 0301 	eor.w	r3, r3, #1
 8000b40:	b2db      	uxtb	r3, r3
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	d00b      	beq.n	8000b5e <uart_getFlagStatus+0xe2>
 8000b46:	68bb      	ldr	r3, [r7, #8]
 8000b48:	791b      	ldrb	r3, [r3, #4]
 8000b4a:	f083 0301 	eor.w	r3, r3, #1
 8000b4e:	b2db      	uxtb	r3, r3
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	d004      	beq.n	8000b5e <uart_getFlagStatus+0xe2>
      ret = true;
 8000b54:	2301      	movs	r3, #1
 8000b56:	73fb      	strb	r3, [r7, #15]
    break;
 8000b58:	e001      	b.n	8000b5e <uart_getFlagStatus+0xe2>

  default:
    break;
 8000b5a:	bf00      	nop
 8000b5c:	e000      	b.n	8000b60 <uart_getFlagStatus+0xe4>
    break;
 8000b5e:	bf00      	nop
  }

  return ret;
 8000b60:	7bfb      	ldrb	r3, [r7, #15]
}
 8000b62:	4618      	mov	r0, r3
 8000b64:	3710      	adds	r7, #16
 8000b66:	46bd      	mov	sp, r7
 8000b68:	bd80      	pop	{r7, pc}
 8000b6a:	bf00      	nop

08000b6c <uart_SetRead_Size>:
 * @description: 设置需要接收的字节长度，建议在使用uart_write给设备发送信息之前，设置设备返回的数据字节长度
 * @param {type} 
 * @return {type} 
 */
int16_t uart_SetRead_Size(USART_TypeDef *uartx, uint8_t size)
{
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	b084      	sub	sp, #16
 8000b70:	af00      	add	r7, sp, #0
 8000b72:	6078      	str	r0, [r7, #4]
 8000b74:	460b      	mov	r3, r1
 8000b76:	70fb      	strb	r3, [r7, #3]
  struct uart_data *pstream = __get_duartx(uartx);
 8000b78:	6878      	ldr	r0, [r7, #4]
 8000b7a:	f7ff ff2b 	bl	80009d4 <__get_duartx>
 8000b7e:	60f8      	str	r0, [r7, #12]

  pstream->recv_len = size;
 8000b80:	68fb      	ldr	r3, [r7, #12]
 8000b82:	78fa      	ldrb	r2, [r7, #3]
 8000b84:	71da      	strb	r2, [r3, #7]

  return pstream->recv_len;
 8000b86:	68fb      	ldr	r3, [r7, #12]
 8000b88:	79db      	ldrb	r3, [r3, #7]
 8000b8a:	b21b      	sxth	r3, r3
}
 8000b8c:	4618      	mov	r0, r3
 8000b8e:	3710      	adds	r7, #16
 8000b90:	46bd      	mov	sp, r7
 8000b92:	bd80      	pop	{r7, pc}

08000b94 <uart_read>:

int16_t uart_read(USART_TypeDef *uartx, uint8_t *pbuf, uint8_t size)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	b086      	sub	sp, #24
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	60f8      	str	r0, [r7, #12]
 8000b9c:	60b9      	str	r1, [r7, #8]
 8000b9e:	4613      	mov	r3, r2
 8000ba0:	71fb      	strb	r3, [r7, #7]
  uint8_t i;
  int16_t ret = -1;
 8000ba2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000ba6:	82bb      	strh	r3, [r7, #20]
  struct uart_data *pstream = __get_duartx(uartx);
 8000ba8:	68f8      	ldr	r0, [r7, #12]
 8000baa:	f7ff ff13 	bl	80009d4 <__get_duartx>
 8000bae:	6138      	str	r0, [r7, #16]

  if (size == 0)
 8000bb0:	79fb      	ldrb	r3, [r7, #7]
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d102      	bne.n	8000bbc <uart_read+0x28>
    return ret;
 8000bb6:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8000bba:	e033      	b.n	8000c24 <uart_read+0x90>

  if (pstream->recv_len != size)
 8000bbc:	693b      	ldr	r3, [r7, #16]
 8000bbe:	79db      	ldrb	r3, [r3, #7]
 8000bc0:	79fa      	ldrb	r2, [r7, #7]
 8000bc2:	429a      	cmp	r2, r3
 8000bc4:	d002      	beq.n	8000bcc <uart_read+0x38>
    pstream->recv_len = size;
 8000bc6:	693b      	ldr	r3, [r7, #16]
 8000bc8:	79fa      	ldrb	r2, [r7, #7]
 8000bca:	71da      	strb	r2, [r3, #7]

  if (uart_getFlagStatus(uartx, UART_FLAG_RC) == true)
 8000bcc:	2104      	movs	r1, #4
 8000bce:	68f8      	ldr	r0, [r7, #12]
 8000bd0:	f7ff ff54 	bl	8000a7c <uart_getFlagStatus>
 8000bd4:	4603      	mov	r3, r0
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d022      	beq.n	8000c20 <uart_read+0x8c>
  {
    for (i = 0; i < size; i++)
 8000bda:	2300      	movs	r3, #0
 8000bdc:	75fb      	strb	r3, [r7, #23]
 8000bde:	e00a      	b.n	8000bf6 <uart_read+0x62>
      pbuf[i] = pstream->stream_rx[i];
 8000be0:	7dfa      	ldrb	r2, [r7, #23]
 8000be2:	7dfb      	ldrb	r3, [r7, #23]
 8000be4:	68b9      	ldr	r1, [r7, #8]
 8000be6:	440b      	add	r3, r1
 8000be8:	6939      	ldr	r1, [r7, #16]
 8000bea:	440a      	add	r2, r1
 8000bec:	7a12      	ldrb	r2, [r2, #8]
 8000bee:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < size; i++)
 8000bf0:	7dfb      	ldrb	r3, [r7, #23]
 8000bf2:	3301      	adds	r3, #1
 8000bf4:	75fb      	strb	r3, [r7, #23]
 8000bf6:	7dfa      	ldrb	r2, [r7, #23]
 8000bf8:	79fb      	ldrb	r3, [r7, #7]
 8000bfa:	429a      	cmp	r2, r3
 8000bfc:	d3f0      	bcc.n	8000be0 <uart_read+0x4c>

    ret = size;
 8000bfe:	79fb      	ldrb	r3, [r7, #7]
 8000c00:	82bb      	strh	r3, [r7, #20]
    pstream->rx_index = 0;
 8000c02:	693b      	ldr	r3, [r7, #16]
 8000c04:	2200      	movs	r2, #0
 8000c06:	719a      	strb	r2, [r3, #6]
    __uart_setflag(uartx, UART_FLAG_RC, false);
 8000c08:	2200      	movs	r2, #0
 8000c0a:	2104      	movs	r1, #4
 8000c0c:	68f8      	ldr	r0, [r7, #12]
 8000c0e:	f7ff ff01 	bl	8000a14 <__uart_setflag>
    memset(pstream->stream_rx, 0, sizeof(pstream->stream_rx)); // refflush
 8000c12:	693b      	ldr	r3, [r7, #16]
 8000c14:	3308      	adds	r3, #8
 8000c16:	226c      	movs	r2, #108	; 0x6c
 8000c18:	2100      	movs	r1, #0
 8000c1a:	4618      	mov	r0, r3
 8000c1c:	f001 fc4c 	bl	80024b8 <memset>
  }

  return ret;
 8000c20:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
}
 8000c24:	4618      	mov	r0, r3
 8000c26:	3718      	adds	r7, #24
 8000c28:	46bd      	mov	sp, r7
 8000c2a:	bd80      	pop	{r7, pc}

08000c2c <uart_write>:

int16_t uart_write(USART_TypeDef *uartx, uint8_t *pbuf, uint8_t size)
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	b086      	sub	sp, #24
 8000c30:	af00      	add	r7, sp, #0
 8000c32:	60f8      	str	r0, [r7, #12]
 8000c34:	60b9      	str	r1, [r7, #8]
 8000c36:	4613      	mov	r3, r2
 8000c38:	71fb      	strb	r3, [r7, #7]
  int16_t ret = -1;
 8000c3a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000c3e:	82fb      	strh	r3, [r7, #22]
  uint8_t i = 0;
 8000c40:	2300      	movs	r3, #0
 8000c42:	757b      	strb	r3, [r7, #21]
  struct uart_data *pstream = __get_duartx(uartx);
 8000c44:	68f8      	ldr	r0, [r7, #12]
 8000c46:	f7ff fec5 	bl	80009d4 <__get_duartx>
 8000c4a:	6138      	str	r0, [r7, #16]

  if (uart_getFlagStatus(uartx, UART_FLAG_DMA_TC) == false)
 8000c4c:	2101      	movs	r1, #1
 8000c4e:	68f8      	ldr	r0, [r7, #12]
 8000c50:	f7ff ff14 	bl	8000a7c <uart_getFlagStatus>
 8000c54:	4603      	mov	r3, r0
 8000c56:	f083 0301 	eor.w	r3, r3, #1
 8000c5a:	b2db      	uxtb	r3, r3
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	d02a      	beq.n	8000cb6 <uart_write+0x8a>
  {
    ret = size;
 8000c60:	79fb      	ldrb	r3, [r7, #7]
 8000c62:	82fb      	strh	r3, [r7, #22]
    for (i = 0; i < size; i++)
 8000c64:	2300      	movs	r3, #0
 8000c66:	757b      	strb	r3, [r7, #21]
 8000c68:	e00c      	b.n	8000c84 <uart_write+0x58>
      pstream->stream_tx[i] = pbuf[i];
 8000c6a:	7d7b      	ldrb	r3, [r7, #21]
 8000c6c:	68ba      	ldr	r2, [r7, #8]
 8000c6e:	441a      	add	r2, r3
 8000c70:	7d7b      	ldrb	r3, [r7, #21]
 8000c72:	7811      	ldrb	r1, [r2, #0]
 8000c74:	693a      	ldr	r2, [r7, #16]
 8000c76:	4413      	add	r3, r2
 8000c78:	460a      	mov	r2, r1
 8000c7a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74
    for (i = 0; i < size; i++)
 8000c7e:	7d7b      	ldrb	r3, [r7, #21]
 8000c80:	3301      	adds	r3, #1
 8000c82:	757b      	strb	r3, [r7, #21]
 8000c84:	7d7a      	ldrb	r2, [r7, #21]
 8000c86:	79fb      	ldrb	r3, [r7, #7]
 8000c88:	429a      	cmp	r2, r3
 8000c8a:	d3ee      	bcc.n	8000c6a <uart_write+0x3e>

#ifdef USE_USART_DMA_TX
    __uart_setflag(uartx, UART_FLAG_DMA_TC, true);
 8000c8c:	2201      	movs	r2, #1
 8000c8e:	2101      	movs	r1, #1
 8000c90:	68f8      	ldr	r0, [r7, #12]
 8000c92:	f7ff febf 	bl	8000a14 <__uart_setflag>
    //DMA方式发送,设置数据长度
    DMA_SetCurrDataCounter(pstream->uart_device->dma_tx.tx_ch, size);
 8000c96:	693b      	ldr	r3, [r7, #16]
 8000c98:	681b      	ldr	r3, [r3, #0]
 8000c9a:	689b      	ldr	r3, [r3, #8]
 8000c9c:	79fa      	ldrb	r2, [r7, #7]
 8000c9e:	b292      	uxth	r2, r2
 8000ca0:	4611      	mov	r1, r2
 8000ca2:	4618      	mov	r0, r3
 8000ca4:	f000 fb7d 	bl	80013a2 <DMA_SetCurrDataCounter>
    //启动DMA发送
    DMA_Cmd(pstream->uart_device->dma_tx.tx_ch, ENABLE);
 8000ca8:	693b      	ldr	r3, [r7, #16]
 8000caa:	681b      	ldr	r3, [r3, #0]
 8000cac:	689b      	ldr	r3, [r3, #8]
 8000cae:	2101      	movs	r1, #1
 8000cb0:	4618      	mov	r0, r3
 8000cb2:	f000 fb3d 	bl	8001330 <DMA_Cmd>
    // 按字节发送
    for (i = 0; i < size; i++)
      USART_SendData(pstream->uart_device->uartx, pbuf[0]);
#endif
  }
  return ret;
 8000cb6:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
}
 8000cba:	4618      	mov	r0, r3
 8000cbc:	3718      	adds	r7, #24
 8000cbe:	46bd      	mov	sp, r7
 8000cc0:	bd80      	pop	{r7, pc}
	...

08000cc4 <hw_uart_init>:

void hw_uart_init(void)
{
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b082      	sub	sp, #8
 8000cc8:	af00      	add	r7, sp, #0
  struct uart_device *uart;

  RCC_Configuration();
 8000cca:	f7ff fbfd 	bl	80004c8 <RCC_Configuration>
  NVIC_Configuration();
 8000cce:	f7ff fc1a 	bl	8000506 <NVIC_Configuration>
  GPIO_Configuration();
 8000cd2:	f7ff fc67 	bl	80005a4 <GPIO_Configuration>

#ifdef USING_UART1
  uart = &uart1;
 8000cd6:	4b0f      	ldr	r3, [pc, #60]	; (8000d14 <hw_uart_init+0x50>)
 8000cd8:	607b      	str	r3, [r7, #4]
  config1.baud_rate = BAUD_RATE_9600;
 8000cda:	4b0f      	ldr	r3, [pc, #60]	; (8000d18 <hw_uart_init+0x54>)
 8000cdc:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000ce0:	601a      	str	r2, [r3, #0]

  UART_Configuration(uart, &config1);
 8000ce2:	490d      	ldr	r1, [pc, #52]	; (8000d18 <hw_uart_init+0x54>)
 8000ce4:	6878      	ldr	r0, [r7, #4]
 8000ce6:	f7ff fca5 	bl	8000634 <UART_Configuration>
  UART_DMA_Tx_Config(&duart1);
 8000cea:	480c      	ldr	r0, [pc, #48]	; (8000d1c <hw_uart_init+0x58>)
 8000cec:	f7ff fd3e 	bl	800076c <UART_DMA_Tx_Config>
  UART_Configuration(uart, &config2);
  UART_DMA_Tx_Config(&duart2);
#endif

#ifdef USING_UART3
  uart = &uart3;
 8000cf0:	4b0b      	ldr	r3, [pc, #44]	; (8000d20 <hw_uart_init+0x5c>)
 8000cf2:	607b      	str	r3, [r7, #4]
  config3.baud_rate = BAUD_RATE_4800;
 8000cf4:	4b0b      	ldr	r3, [pc, #44]	; (8000d24 <hw_uart_init+0x60>)
 8000cf6:	f44f 5296 	mov.w	r2, #4800	; 0x12c0
 8000cfa:	601a      	str	r2, [r3, #0]

  UART_Configuration(uart, &config3);
 8000cfc:	4909      	ldr	r1, [pc, #36]	; (8000d24 <hw_uart_init+0x60>)
 8000cfe:	6878      	ldr	r0, [r7, #4]
 8000d00:	f7ff fc98 	bl	8000634 <UART_Configuration>
  UART_DMA_Tx_Config(&duart3);
 8000d04:	4808      	ldr	r0, [pc, #32]	; (8000d28 <hw_uart_init+0x64>)
 8000d06:	f7ff fd31 	bl	800076c <UART_DMA_Tx_Config>
#endif
}
 8000d0a:	bf00      	nop
 8000d0c:	3708      	adds	r7, #8
 8000d0e:	46bd      	mov	sp, r7
 8000d10:	bd80      	pop	{r7, pc}
 8000d12:	bf00      	nop
 8000d14:	20000008 	.word	0x20000008
 8000d18:	20000000 	.word	0x20000000
 8000d1c:	20000020 	.word	0x20000020
 8000d20:	20000108 	.word	0x20000108
 8000d24:	20000100 	.word	0x20000100
 8000d28:	20000120 	.word	0x20000120

08000d2c <RCC_Configuration>:
 */

#include "uart_485.h"

static void RCC_Configuration(void)
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	af00      	add	r7, sp, #0
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOB, ENABLE);
 8000d30:	2101      	movs	r1, #1
 8000d32:	2008      	movs	r0, #8
 8000d34:	f000 ff58 	bl	8001be8 <RCC_APB2PeriphClockCmd>
}
 8000d38:	bf00      	nop
 8000d3a:	bd80      	pop	{r7, pc}

08000d3c <GPIO_Configuration>:

static void GPIO_Configuration(void)
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	b082      	sub	sp, #8
 8000d40:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8000d42:	2303      	movs	r3, #3
 8000d44:	71bb      	strb	r3, [r7, #6]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 8000d46:	2310      	movs	r3, #16
 8000d48:	71fb      	strb	r3, [r7, #7]
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_12;
 8000d4a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000d4e:	80bb      	strh	r3, [r7, #4]
  GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000d50:	1d3b      	adds	r3, r7, #4
 8000d52:	4619      	mov	r1, r3
 8000d54:	4805      	ldr	r0, [pc, #20]	; (8000d6c <GPIO_Configuration+0x30>)
 8000d56:	f000 fc41 	bl	80015dc <GPIO_Init>

  UART3_485_RECV();
 8000d5a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000d5e:	4803      	ldr	r0, [pc, #12]	; (8000d6c <GPIO_Configuration+0x30>)
 8000d60:	f000 fd1f 	bl	80017a2 <GPIO_ResetBits>
}
 8000d64:	bf00      	nop
 8000d66:	3708      	adds	r7, #8
 8000d68:	46bd      	mov	sp, r7
 8000d6a:	bd80      	pop	{r7, pc}
 8000d6c:	40010c00 	.word	0x40010c00

08000d70 <uart_tc_isr_hook>:

void uart_tc_isr_hook(void)
{
 8000d70:	b580      	push	{r7, lr}
 8000d72:	af00      	add	r7, sp, #0
  UART3_485_RECV();
 8000d74:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000d78:	4802      	ldr	r0, [pc, #8]	; (8000d84 <uart_tc_isr_hook+0x14>)
 8000d7a:	f000 fd12 	bl	80017a2 <GPIO_ResetBits>
}
 8000d7e:	bf00      	nop
 8000d80:	bd80      	pop	{r7, pc}
 8000d82:	bf00      	nop
 8000d84:	40010c00 	.word	0x40010c00

08000d88 <hw_uart_485_init>:
  UART3_485_SEND();
  return uart_write(uartx, pbuf, size);
}

void hw_uart_485_init(void)
{
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	af00      	add	r7, sp, #0
  RCC_Configuration();
 8000d8c:	f7ff ffce 	bl	8000d2c <RCC_Configuration>
  GPIO_Configuration();
 8000d90:	f7ff ffd4 	bl	8000d3c <GPIO_Configuration>
}
 8000d94:	bf00      	nop
 8000d96:	bd80      	pop	{r7, pc}

08000d98 <NVIC_PriorityGroupConfig>:
  *     @arg NVIC_PriorityGroup_4: 4 bits for pre-emption priority
  *                                0 bits for subpriority
  * @retval None
  */
void NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup)
{
 8000d98:	b480      	push	{r7}
 8000d9a:	b083      	sub	sp, #12
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 8000da0:	4a05      	ldr	r2, [pc, #20]	; (8000db8 <NVIC_PriorityGroupConfig+0x20>)
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000da8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000dac:	60d3      	str	r3, [r2, #12]
}
 8000dae:	bf00      	nop
 8000db0:	370c      	adds	r7, #12
 8000db2:	46bd      	mov	sp, r7
 8000db4:	bc80      	pop	{r7}
 8000db6:	4770      	bx	lr
 8000db8:	e000ed00 	.word	0xe000ed00

08000dbc <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8000dbc:	b480      	push	{r7}
 8000dbe:	b087      	sub	sp, #28
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	6078      	str	r0, [r7, #4]
  uint32_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 8000dc4:	2300      	movs	r3, #0
 8000dc6:	617b      	str	r3, [r7, #20]
 8000dc8:	2300      	movs	r3, #0
 8000dca:	613b      	str	r3, [r7, #16]
 8000dcc:	230f      	movs	r3, #15
 8000dce:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	78db      	ldrb	r3, [r3, #3]
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d03a      	beq.n	8000e4e <NVIC_Init+0x92>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8000dd8:	4b27      	ldr	r3, [pc, #156]	; (8000e78 <NVIC_Init+0xbc>)
 8000dda:	68db      	ldr	r3, [r3, #12]
 8000ddc:	43db      	mvns	r3, r3
 8000dde:	0a1b      	lsrs	r3, r3, #8
 8000de0:	f003 0307 	and.w	r3, r3, #7
 8000de4:	617b      	str	r3, [r7, #20]
    tmppre = (0x4 - tmppriority);
 8000de6:	697b      	ldr	r3, [r7, #20]
 8000de8:	f1c3 0304 	rsb	r3, r3, #4
 8000dec:	613b      	str	r3, [r7, #16]
    tmpsub = tmpsub >> tmppriority;
 8000dee:	68fa      	ldr	r2, [r7, #12]
 8000df0:	697b      	ldr	r3, [r7, #20]
 8000df2:	fa22 f303 	lsr.w	r3, r2, r3
 8000df6:	60fb      	str	r3, [r7, #12]

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	785b      	ldrb	r3, [r3, #1]
 8000dfc:	461a      	mov	r2, r3
 8000dfe:	693b      	ldr	r3, [r7, #16]
 8000e00:	fa02 f303 	lsl.w	r3, r2, r3
 8000e04:	617b      	str	r3, [r7, #20]
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	789b      	ldrb	r3, [r3, #2]
 8000e0a:	461a      	mov	r2, r3
 8000e0c:	68fb      	ldr	r3, [r7, #12]
 8000e0e:	4013      	ands	r3, r2
 8000e10:	697a      	ldr	r2, [r7, #20]
 8000e12:	4313      	orrs	r3, r2
 8000e14:	617b      	str	r3, [r7, #20]
    tmppriority = tmppriority << 0x04;
 8000e16:	697b      	ldr	r3, [r7, #20]
 8000e18:	011b      	lsls	r3, r3, #4
 8000e1a:	617b      	str	r3, [r7, #20]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8000e1c:	4a17      	ldr	r2, [pc, #92]	; (8000e7c <NVIC_Init+0xc0>)
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	781b      	ldrb	r3, [r3, #0]
 8000e22:	6979      	ldr	r1, [r7, #20]
 8000e24:	b2c9      	uxtb	r1, r1
 8000e26:	4413      	add	r3, r2
 8000e28:	460a      	mov	r2, r1
 8000e2a:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	781b      	ldrb	r3, [r3, #0]
 8000e32:	f003 031f 	and.w	r3, r3, #31
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000e36:	4911      	ldr	r1, [pc, #68]	; (8000e7c <NVIC_Init+0xc0>)
 8000e38:	687a      	ldr	r2, [r7, #4]
 8000e3a:	7812      	ldrb	r2, [r2, #0]
 8000e3c:	0952      	lsrs	r2, r2, #5
 8000e3e:	b2d2      	uxtb	r2, r2
 8000e40:	4610      	mov	r0, r2
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000e42:	2201      	movs	r2, #1
 8000e44:	fa02 f303 	lsl.w	r3, r2, r3
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000e48:	f841 3020 	str.w	r3, [r1, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8000e4c:	e00f      	b.n	8000e6e <NVIC_Init+0xb2>
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	781b      	ldrb	r3, [r3, #0]
 8000e52:	f003 031f 	and.w	r3, r3, #31
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000e56:	4909      	ldr	r1, [pc, #36]	; (8000e7c <NVIC_Init+0xc0>)
 8000e58:	687a      	ldr	r2, [r7, #4]
 8000e5a:	7812      	ldrb	r2, [r2, #0]
 8000e5c:	0952      	lsrs	r2, r2, #5
 8000e5e:	b2d2      	uxtb	r2, r2
 8000e60:	4610      	mov	r0, r2
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000e62:	2201      	movs	r2, #1
 8000e64:	409a      	lsls	r2, r3
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000e66:	f100 0320 	add.w	r3, r0, #32
 8000e6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000e6e:	bf00      	nop
 8000e70:	371c      	adds	r7, #28
 8000e72:	46bd      	mov	sp, r7
 8000e74:	bc80      	pop	{r7}
 8000e76:	4770      	bx	lr
 8000e78:	e000ed00 	.word	0xe000ed00
 8000e7c:	e000e100 	.word	0xe000e100

08000e80 <NVIC_SetVectorTable>:
  * @param  Offset: Vector Table base offset field. This value must be a multiple 
  *         of 0x200.
  * @retval None
  */
void NVIC_SetVectorTable(uint32_t NVIC_VectTab, uint32_t Offset)
{ 
 8000e80:	b480      	push	{r7}
 8000e82:	b083      	sub	sp, #12
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	6078      	str	r0, [r7, #4]
 8000e88:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_VECTTAB(NVIC_VectTab));
  assert_param(IS_NVIC_OFFSET(Offset));  
   
  SCB->VTOR = NVIC_VectTab | (Offset & (uint32_t)0x1FFFFF80);
 8000e8a:	683b      	ldr	r3, [r7, #0]
 8000e8c:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
 8000e90:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8000e94:	4904      	ldr	r1, [pc, #16]	; (8000ea8 <NVIC_SetVectorTable+0x28>)
 8000e96:	687a      	ldr	r2, [r7, #4]
 8000e98:	4313      	orrs	r3, r2
 8000e9a:	608b      	str	r3, [r1, #8]
}
 8000e9c:	bf00      	nop
 8000e9e:	370c      	adds	r7, #12
 8000ea0:	46bd      	mov	sp, r7
 8000ea2:	bc80      	pop	{r7}
 8000ea4:	4770      	bx	lr
 8000ea6:	bf00      	nop
 8000ea8:	e000ed00 	.word	0xe000ed00

08000eac <SysTick_CLKSourceConfig>:
  *     @arg SysTick_CLKSource_HCLK_Div8: AHB clock divided by 8 selected as SysTick clock source.
  *     @arg SysTick_CLKSource_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void SysTick_CLKSourceConfig(uint32_t SysTick_CLKSource)
{
 8000eac:	b480      	push	{r7}
 8000eae:	b083      	sub	sp, #12
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource));
  if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	2b04      	cmp	r3, #4
 8000eb8:	d106      	bne.n	8000ec8 <SysTick_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SysTick_CLKSource_HCLK;
 8000eba:	4b09      	ldr	r3, [pc, #36]	; (8000ee0 <SysTick_CLKSourceConfig+0x34>)
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	4a08      	ldr	r2, [pc, #32]	; (8000ee0 <SysTick_CLKSourceConfig+0x34>)
 8000ec0:	f043 0304 	orr.w	r3, r3, #4
 8000ec4:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
  }
}
 8000ec6:	e005      	b.n	8000ed4 <SysTick_CLKSourceConfig+0x28>
    SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
 8000ec8:	4b05      	ldr	r3, [pc, #20]	; (8000ee0 <SysTick_CLKSourceConfig+0x34>)
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	4a04      	ldr	r2, [pc, #16]	; (8000ee0 <SysTick_CLKSourceConfig+0x34>)
 8000ece:	f023 0304 	bic.w	r3, r3, #4
 8000ed2:	6013      	str	r3, [r2, #0]
}
 8000ed4:	bf00      	nop
 8000ed6:	370c      	adds	r7, #12
 8000ed8:	46bd      	mov	sp, r7
 8000eda:	bc80      	pop	{r7}
 8000edc:	4770      	bx	lr
 8000ede:	bf00      	nop
 8000ee0:	e000e010 	.word	0xe000e010

08000ee4 <CAN_Receive>:
  * @param  RxMessage:  pointer to a structure receive message which contains 
  *                     CAN Id, CAN DLC, CAN datas and FMI number.
  * @retval None.
  */
void CAN_Receive(CAN_TypeDef* CANx, uint8_t FIFONumber, CanRxMsg* RxMessage)
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	b085      	sub	sp, #20
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	60f8      	str	r0, [r7, #12]
 8000eec:	460b      	mov	r3, r1
 8000eee:	607a      	str	r2, [r7, #4]
 8000ef0:	72fb      	strb	r3, [r7, #11]
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_FIFO(FIFONumber));
  /* Get the Id */
  RxMessage->IDE = (uint8_t)0x04 & CANx->sFIFOMailBox[FIFONumber].RIR;
 8000ef2:	7afb      	ldrb	r3, [r7, #11]
 8000ef4:	68fa      	ldr	r2, [r7, #12]
 8000ef6:	331b      	adds	r3, #27
 8000ef8:	011b      	lsls	r3, r3, #4
 8000efa:	4413      	add	r3, r2
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	b2db      	uxtb	r3, r3
 8000f00:	f003 0304 	and.w	r3, r3, #4
 8000f04:	b2da      	uxtb	r2, r3
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	721a      	strb	r2, [r3, #8]
  if (RxMessage->IDE == CAN_Id_Standard)
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	7a1b      	ldrb	r3, [r3, #8]
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d10b      	bne.n	8000f2a <CAN_Receive+0x46>
  {
    RxMessage->StdId = (uint32_t)0x000007FF & (CANx->sFIFOMailBox[FIFONumber].RIR >> 21);
 8000f12:	7afb      	ldrb	r3, [r7, #11]
 8000f14:	68fa      	ldr	r2, [r7, #12]
 8000f16:	331b      	adds	r3, #27
 8000f18:	011b      	lsls	r3, r3, #4
 8000f1a:	4413      	add	r3, r2
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	0d5b      	lsrs	r3, r3, #21
 8000f20:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	601a      	str	r2, [r3, #0]
 8000f28:	e00a      	b.n	8000f40 <CAN_Receive+0x5c>
  }
  else
  {
    RxMessage->ExtId = (uint32_t)0x1FFFFFFF & (CANx->sFIFOMailBox[FIFONumber].RIR >> 3);
 8000f2a:	7afb      	ldrb	r3, [r7, #11]
 8000f2c:	68fa      	ldr	r2, [r7, #12]
 8000f2e:	331b      	adds	r3, #27
 8000f30:	011b      	lsls	r3, r3, #4
 8000f32:	4413      	add	r3, r2
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	08db      	lsrs	r3, r3, #3
 8000f38:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	605a      	str	r2, [r3, #4]
  }
  
  RxMessage->RTR = (uint8_t)0x02 & CANx->sFIFOMailBox[FIFONumber].RIR;
 8000f40:	7afb      	ldrb	r3, [r7, #11]
 8000f42:	68fa      	ldr	r2, [r7, #12]
 8000f44:	331b      	adds	r3, #27
 8000f46:	011b      	lsls	r3, r3, #4
 8000f48:	4413      	add	r3, r2
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	b2db      	uxtb	r3, r3
 8000f4e:	f003 0302 	and.w	r3, r3, #2
 8000f52:	b2da      	uxtb	r2, r3
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	725a      	strb	r2, [r3, #9]
  /* Get the DLC */
  RxMessage->DLC = (uint8_t)0x0F & CANx->sFIFOMailBox[FIFONumber].RDTR;
 8000f58:	7afb      	ldrb	r3, [r7, #11]
 8000f5a:	68fa      	ldr	r2, [r7, #12]
 8000f5c:	331b      	adds	r3, #27
 8000f5e:	011b      	lsls	r3, r3, #4
 8000f60:	4413      	add	r3, r2
 8000f62:	3304      	adds	r3, #4
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	b2db      	uxtb	r3, r3
 8000f68:	f003 030f 	and.w	r3, r3, #15
 8000f6c:	b2da      	uxtb	r2, r3
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	729a      	strb	r2, [r3, #10]
  /* Get the FMI */
  RxMessage->FMI = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDTR >> 8);
 8000f72:	7afb      	ldrb	r3, [r7, #11]
 8000f74:	68fa      	ldr	r2, [r7, #12]
 8000f76:	331b      	adds	r3, #27
 8000f78:	011b      	lsls	r3, r3, #4
 8000f7a:	4413      	add	r3, r2
 8000f7c:	3304      	adds	r3, #4
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	0a1b      	lsrs	r3, r3, #8
 8000f82:	b2da      	uxtb	r2, r3
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	74da      	strb	r2, [r3, #19]
  /* Get the data field */
  RxMessage->Data[0] = (uint8_t)0xFF & CANx->sFIFOMailBox[FIFONumber].RDLR;
 8000f88:	7afb      	ldrb	r3, [r7, #11]
 8000f8a:	68fa      	ldr	r2, [r7, #12]
 8000f8c:	011b      	lsls	r3, r3, #4
 8000f8e:	4413      	add	r3, r2
 8000f90:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	b2da      	uxtb	r2, r3
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	72da      	strb	r2, [r3, #11]
  RxMessage->Data[1] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDLR >> 8);
 8000f9c:	7afb      	ldrb	r3, [r7, #11]
 8000f9e:	68fa      	ldr	r2, [r7, #12]
 8000fa0:	011b      	lsls	r3, r3, #4
 8000fa2:	4413      	add	r3, r2
 8000fa4:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	0a1b      	lsrs	r3, r3, #8
 8000fac:	b2da      	uxtb	r2, r3
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	731a      	strb	r2, [r3, #12]
  RxMessage->Data[2] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDLR >> 16);
 8000fb2:	7afb      	ldrb	r3, [r7, #11]
 8000fb4:	68fa      	ldr	r2, [r7, #12]
 8000fb6:	011b      	lsls	r3, r3, #4
 8000fb8:	4413      	add	r3, r2
 8000fba:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	0c1b      	lsrs	r3, r3, #16
 8000fc2:	b2da      	uxtb	r2, r3
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	735a      	strb	r2, [r3, #13]
  RxMessage->Data[3] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDLR >> 24);
 8000fc8:	7afb      	ldrb	r3, [r7, #11]
 8000fca:	68fa      	ldr	r2, [r7, #12]
 8000fcc:	011b      	lsls	r3, r3, #4
 8000fce:	4413      	add	r3, r2
 8000fd0:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	0e1b      	lsrs	r3, r3, #24
 8000fd8:	b2da      	uxtb	r2, r3
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	739a      	strb	r2, [r3, #14]
  RxMessage->Data[4] = (uint8_t)0xFF & CANx->sFIFOMailBox[FIFONumber].RDHR;
 8000fde:	7afb      	ldrb	r3, [r7, #11]
 8000fe0:	68fa      	ldr	r2, [r7, #12]
 8000fe2:	011b      	lsls	r3, r3, #4
 8000fe4:	4413      	add	r3, r2
 8000fe6:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	b2da      	uxtb	r2, r3
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	73da      	strb	r2, [r3, #15]
  RxMessage->Data[5] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDHR >> 8);
 8000ff2:	7afb      	ldrb	r3, [r7, #11]
 8000ff4:	68fa      	ldr	r2, [r7, #12]
 8000ff6:	011b      	lsls	r3, r3, #4
 8000ff8:	4413      	add	r3, r2
 8000ffa:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	0a1b      	lsrs	r3, r3, #8
 8001002:	b2da      	uxtb	r2, r3
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	741a      	strb	r2, [r3, #16]
  RxMessage->Data[6] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDHR >> 16);
 8001008:	7afb      	ldrb	r3, [r7, #11]
 800100a:	68fa      	ldr	r2, [r7, #12]
 800100c:	011b      	lsls	r3, r3, #4
 800100e:	4413      	add	r3, r2
 8001010:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	0c1b      	lsrs	r3, r3, #16
 8001018:	b2da      	uxtb	r2, r3
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	745a      	strb	r2, [r3, #17]
  RxMessage->Data[7] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDHR >> 24);
 800101e:	7afb      	ldrb	r3, [r7, #11]
 8001020:	68fa      	ldr	r2, [r7, #12]
 8001022:	011b      	lsls	r3, r3, #4
 8001024:	4413      	add	r3, r2
 8001026:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	0e1b      	lsrs	r3, r3, #24
 800102e:	b2da      	uxtb	r2, r3
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	749a      	strb	r2, [r3, #18]
  /* Release the FIFO */
  /* Release FIFO0 */
  if (FIFONumber == CAN_FIFO0)
 8001034:	7afb      	ldrb	r3, [r7, #11]
 8001036:	2b00      	cmp	r3, #0
 8001038:	d106      	bne.n	8001048 <CAN_Receive+0x164>
  {
    CANx->RF0R |= CAN_RF0R_RFOM0;
 800103a:	68fb      	ldr	r3, [r7, #12]
 800103c:	68db      	ldr	r3, [r3, #12]
 800103e:	f043 0220 	orr.w	r2, r3, #32
 8001042:	68fb      	ldr	r3, [r7, #12]
 8001044:	60da      	str	r2, [r3, #12]
  /* Release FIFO1 */
  else /* FIFONumber == CAN_FIFO1 */
  {
    CANx->RF1R |= CAN_RF1R_RFOM1;
  }
}
 8001046:	e005      	b.n	8001054 <CAN_Receive+0x170>
    CANx->RF1R |= CAN_RF1R_RFOM1;
 8001048:	68fb      	ldr	r3, [r7, #12]
 800104a:	691b      	ldr	r3, [r3, #16]
 800104c:	f043 0220 	orr.w	r2, r3, #32
 8001050:	68fb      	ldr	r3, [r7, #12]
 8001052:	611a      	str	r2, [r3, #16]
}
 8001054:	bf00      	nop
 8001056:	3714      	adds	r7, #20
 8001058:	46bd      	mov	sp, r7
 800105a:	bc80      	pop	{r7}
 800105c:	4770      	bx	lr
	...

08001060 <CAN_ClearITPendingBit>:
  *                  -  CAN_IT_LEC    
  *                  -  CAN_IT_ERR 
  * @retval None.
  */
void CAN_ClearITPendingBit(CAN_TypeDef* CANx, uint32_t CAN_IT)
{
 8001060:	b480      	push	{r7}
 8001062:	b083      	sub	sp, #12
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
 8001068:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_CLEAR_IT(CAN_IT));

  switch (CAN_IT)
 800106a:	683b      	ldr	r3, [r7, #0]
 800106c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001070:	d043      	beq.n	80010fa <CAN_ClearITPendingBit+0x9a>
 8001072:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001076:	d80d      	bhi.n	8001094 <CAN_ClearITPendingBit+0x34>
 8001078:	2b08      	cmp	r3, #8
 800107a:	d02a      	beq.n	80010d2 <CAN_ClearITPendingBit+0x72>
 800107c:	2b08      	cmp	r3, #8
 800107e:	d804      	bhi.n	800108a <CAN_ClearITPendingBit+0x2a>
 8001080:	2b01      	cmp	r3, #1
 8001082:	d01e      	beq.n	80010c2 <CAN_ClearITPendingBit+0x62>
 8001084:	2b04      	cmp	r3, #4
 8001086:	d020      	beq.n	80010ca <CAN_ClearITPendingBit+0x6a>
	      CANx->MSR = CAN_MSR_ERRI; 
	      /* Note : BOFF, EPVF and EWGF Flags are cleared by hardware depending 
                  of the CAN Bus status*/
	      break;
      default :
	      break;
 8001088:	e051      	b.n	800112e <CAN_ClearITPendingBit+0xce>
  switch (CAN_IT)
 800108a:	2b20      	cmp	r3, #32
 800108c:	d025      	beq.n	80010da <CAN_ClearITPendingBit+0x7a>
 800108e:	2b40      	cmp	r3, #64	; 0x40
 8001090:	d027      	beq.n	80010e2 <CAN_ClearITPendingBit+0x82>
	      break;
 8001092:	e04c      	b.n	800112e <CAN_ClearITPendingBit+0xce>
  switch (CAN_IT)
 8001094:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001098:	d03b      	beq.n	8001112 <CAN_ClearITPendingBit+0xb2>
 800109a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800109e:	d806      	bhi.n	80010ae <CAN_ClearITPendingBit+0x4e>
 80010a0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80010a4:	d02d      	beq.n	8001102 <CAN_ClearITPendingBit+0xa2>
 80010a6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80010aa:	d02e      	beq.n	800110a <CAN_ClearITPendingBit+0xaa>
	      break;
 80010ac:	e03f      	b.n	800112e <CAN_ClearITPendingBit+0xce>
  switch (CAN_IT)
 80010ae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80010b2:	d01a      	beq.n	80010ea <CAN_ClearITPendingBit+0x8a>
 80010b4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80010b8:	d01b      	beq.n	80010f2 <CAN_ClearITPendingBit+0x92>
 80010ba:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80010be:	d02f      	beq.n	8001120 <CAN_ClearITPendingBit+0xc0>
	      break;
 80010c0:	e035      	b.n	800112e <CAN_ClearITPendingBit+0xce>
	      CANx->TSR = CAN_TSR_RQCP0|CAN_TSR_RQCP1|CAN_TSR_RQCP2;  
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	4a1c      	ldr	r2, [pc, #112]	; (8001138 <CAN_ClearITPendingBit+0xd8>)
 80010c6:	609a      	str	r2, [r3, #8]
	      break;
 80010c8:	e031      	b.n	800112e <CAN_ClearITPendingBit+0xce>
	      CANx->RF0R = CAN_RF0R_FULL0; 
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	2208      	movs	r2, #8
 80010ce:	60da      	str	r2, [r3, #12]
	      break;
 80010d0:	e02d      	b.n	800112e <CAN_ClearITPendingBit+0xce>
	      CANx->RF0R = CAN_RF0R_FOVR0; 
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	2210      	movs	r2, #16
 80010d6:	60da      	str	r2, [r3, #12]
	      break;
 80010d8:	e029      	b.n	800112e <CAN_ClearITPendingBit+0xce>
	      CANx->RF1R = CAN_RF1R_FULL1;  
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	2208      	movs	r2, #8
 80010de:	611a      	str	r2, [r3, #16]
	      break;
 80010e0:	e025      	b.n	800112e <CAN_ClearITPendingBit+0xce>
	      CANx->RF1R = CAN_RF1R_FOVR1; 
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	2210      	movs	r2, #16
 80010e6:	611a      	str	r2, [r3, #16]
	      break;
 80010e8:	e021      	b.n	800112e <CAN_ClearITPendingBit+0xce>
	      CANx->MSR = CAN_MSR_WKUI;  
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	2208      	movs	r2, #8
 80010ee:	605a      	str	r2, [r3, #4]
	      break;
 80010f0:	e01d      	b.n	800112e <CAN_ClearITPendingBit+0xce>
	      CANx->MSR = CAN_MSR_SLAKI;   
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	2210      	movs	r2, #16
 80010f6:	605a      	str	r2, [r3, #4]
	      break;
 80010f8:	e019      	b.n	800112e <CAN_ClearITPendingBit+0xce>
	      CANx->MSR = CAN_MSR_ERRI;
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	2204      	movs	r2, #4
 80010fe:	605a      	str	r2, [r3, #4]
	      break;
 8001100:	e015      	b.n	800112e <CAN_ClearITPendingBit+0xce>
	      CANx->MSR = CAN_MSR_ERRI; 
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	2204      	movs	r2, #4
 8001106:	605a      	str	r2, [r3, #4]
	      break;
 8001108:	e011      	b.n	800112e <CAN_ClearITPendingBit+0xce>
	      CANx->MSR = CAN_MSR_ERRI; 
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	2204      	movs	r2, #4
 800110e:	605a      	str	r2, [r3, #4]
	      break;
 8001110:	e00d      	b.n	800112e <CAN_ClearITPendingBit+0xce>
	      CANx->ESR = RESET; 
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	2200      	movs	r2, #0
 8001116:	619a      	str	r2, [r3, #24]
	      CANx->MSR = CAN_MSR_ERRI; 
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	2204      	movs	r2, #4
 800111c:	605a      	str	r2, [r3, #4]
	      break;
 800111e:	e006      	b.n	800112e <CAN_ClearITPendingBit+0xce>
	      CANx->ESR = RESET; 
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	2200      	movs	r2, #0
 8001124:	619a      	str	r2, [r3, #24]
	      CANx->MSR = CAN_MSR_ERRI; 
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	2204      	movs	r2, #4
 800112a:	605a      	str	r2, [r3, #4]
	      break;
 800112c:	bf00      	nop
   }
}
 800112e:	bf00      	nop
 8001130:	370c      	adds	r7, #12
 8001132:	46bd      	mov	sp, r7
 8001134:	bc80      	pop	{r7}
 8001136:	4770      	bx	lr
 8001138:	00010101 	.word	0x00010101

0800113c <DMA_DeInit>:
  * @param  DMAy_Channelx: where y can be 1 or 2 to select the DMA and
  *   x can be 1 to 7 for DMA1 and 1 to 5 for DMA2 to select the DMA Channel.
  * @retval None
  */
void DMA_DeInit(DMA_Channel_TypeDef* DMAy_Channelx)
{
 800113c:	b480      	push	{r7}
 800113e:	b083      	sub	sp, #12
 8001140:	af00      	add	r7, sp, #0
 8001142:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  
  /* Disable the selected DMAy Channelx */
  DMAy_Channelx->CCR &= (uint16_t)(~DMA_CCR1_EN);
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	681a      	ldr	r2, [r3, #0]
 8001148:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 800114c:	4013      	ands	r3, r2
 800114e:	687a      	ldr	r2, [r7, #4]
 8001150:	6013      	str	r3, [r2, #0]
  
  /* Reset DMAy Channelx control register */
  DMAy_Channelx->CCR  = 0;
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	2200      	movs	r2, #0
 8001156:	601a      	str	r2, [r3, #0]
  
  /* Reset DMAy Channelx remaining bytes register */
  DMAy_Channelx->CNDTR = 0;
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	2200      	movs	r2, #0
 800115c:	605a      	str	r2, [r3, #4]
  
  /* Reset DMAy Channelx peripheral address register */
  DMAy_Channelx->CPAR  = 0;
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	2200      	movs	r2, #0
 8001162:	609a      	str	r2, [r3, #8]
  
  /* Reset DMAy Channelx memory address register */
  DMAy_Channelx->CMAR = 0;
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	2200      	movs	r2, #0
 8001168:	60da      	str	r2, [r3, #12]
  
  if (DMAy_Channelx == DMA1_Channel1)
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	4a43      	ldr	r2, [pc, #268]	; (800127c <DMA_DeInit+0x140>)
 800116e:	4293      	cmp	r3, r2
 8001170:	d106      	bne.n	8001180 <DMA_DeInit+0x44>
  {
    /* Reset interrupt pending bits for DMA1 Channel1 */
    DMA1->IFCR |= DMA1_Channel1_IT_Mask;
 8001172:	4b43      	ldr	r3, [pc, #268]	; (8001280 <DMA_DeInit+0x144>)
 8001174:	685b      	ldr	r3, [r3, #4]
 8001176:	4a42      	ldr	r2, [pc, #264]	; (8001280 <DMA_DeInit+0x144>)
 8001178:	f043 030f 	orr.w	r3, r3, #15
 800117c:	6053      	str	r3, [r2, #4]
    {
      /* Reset interrupt pending bits for DMA2 Channel5 */
      DMA2->IFCR |= DMA2_Channel5_IT_Mask;
    }
  }
}
 800117e:	e077      	b.n	8001270 <DMA_DeInit+0x134>
  else if (DMAy_Channelx == DMA1_Channel2)
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	4a40      	ldr	r2, [pc, #256]	; (8001284 <DMA_DeInit+0x148>)
 8001184:	4293      	cmp	r3, r2
 8001186:	d106      	bne.n	8001196 <DMA_DeInit+0x5a>
    DMA1->IFCR |= DMA1_Channel2_IT_Mask;
 8001188:	4b3d      	ldr	r3, [pc, #244]	; (8001280 <DMA_DeInit+0x144>)
 800118a:	685b      	ldr	r3, [r3, #4]
 800118c:	4a3c      	ldr	r2, [pc, #240]	; (8001280 <DMA_DeInit+0x144>)
 800118e:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
 8001192:	6053      	str	r3, [r2, #4]
}
 8001194:	e06c      	b.n	8001270 <DMA_DeInit+0x134>
  else if (DMAy_Channelx == DMA1_Channel3)
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	4a3b      	ldr	r2, [pc, #236]	; (8001288 <DMA_DeInit+0x14c>)
 800119a:	4293      	cmp	r3, r2
 800119c:	d106      	bne.n	80011ac <DMA_DeInit+0x70>
    DMA1->IFCR |= DMA1_Channel3_IT_Mask;
 800119e:	4b38      	ldr	r3, [pc, #224]	; (8001280 <DMA_DeInit+0x144>)
 80011a0:	685b      	ldr	r3, [r3, #4]
 80011a2:	4a37      	ldr	r2, [pc, #220]	; (8001280 <DMA_DeInit+0x144>)
 80011a4:	f443 6370 	orr.w	r3, r3, #3840	; 0xf00
 80011a8:	6053      	str	r3, [r2, #4]
}
 80011aa:	e061      	b.n	8001270 <DMA_DeInit+0x134>
  else if (DMAy_Channelx == DMA1_Channel4)
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	4a37      	ldr	r2, [pc, #220]	; (800128c <DMA_DeInit+0x150>)
 80011b0:	4293      	cmp	r3, r2
 80011b2:	d106      	bne.n	80011c2 <DMA_DeInit+0x86>
    DMA1->IFCR |= DMA1_Channel4_IT_Mask;
 80011b4:	4b32      	ldr	r3, [pc, #200]	; (8001280 <DMA_DeInit+0x144>)
 80011b6:	685b      	ldr	r3, [r3, #4]
 80011b8:	4a31      	ldr	r2, [pc, #196]	; (8001280 <DMA_DeInit+0x144>)
 80011ba:	f443 4370 	orr.w	r3, r3, #61440	; 0xf000
 80011be:	6053      	str	r3, [r2, #4]
}
 80011c0:	e056      	b.n	8001270 <DMA_DeInit+0x134>
  else if (DMAy_Channelx == DMA1_Channel5)
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	4a32      	ldr	r2, [pc, #200]	; (8001290 <DMA_DeInit+0x154>)
 80011c6:	4293      	cmp	r3, r2
 80011c8:	d106      	bne.n	80011d8 <DMA_DeInit+0x9c>
    DMA1->IFCR |= DMA1_Channel5_IT_Mask;
 80011ca:	4b2d      	ldr	r3, [pc, #180]	; (8001280 <DMA_DeInit+0x144>)
 80011cc:	685b      	ldr	r3, [r3, #4]
 80011ce:	4a2c      	ldr	r2, [pc, #176]	; (8001280 <DMA_DeInit+0x144>)
 80011d0:	f443 2370 	orr.w	r3, r3, #983040	; 0xf0000
 80011d4:	6053      	str	r3, [r2, #4]
}
 80011d6:	e04b      	b.n	8001270 <DMA_DeInit+0x134>
  else if (DMAy_Channelx == DMA1_Channel6)
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	4a2e      	ldr	r2, [pc, #184]	; (8001294 <DMA_DeInit+0x158>)
 80011dc:	4293      	cmp	r3, r2
 80011de:	d106      	bne.n	80011ee <DMA_DeInit+0xb2>
    DMA1->IFCR |= DMA1_Channel6_IT_Mask;
 80011e0:	4b27      	ldr	r3, [pc, #156]	; (8001280 <DMA_DeInit+0x144>)
 80011e2:	685b      	ldr	r3, [r3, #4]
 80011e4:	4a26      	ldr	r2, [pc, #152]	; (8001280 <DMA_DeInit+0x144>)
 80011e6:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80011ea:	6053      	str	r3, [r2, #4]
}
 80011ec:	e040      	b.n	8001270 <DMA_DeInit+0x134>
  else if (DMAy_Channelx == DMA1_Channel7)
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	4a29      	ldr	r2, [pc, #164]	; (8001298 <DMA_DeInit+0x15c>)
 80011f2:	4293      	cmp	r3, r2
 80011f4:	d106      	bne.n	8001204 <DMA_DeInit+0xc8>
    DMA1->IFCR |= DMA1_Channel7_IT_Mask;
 80011f6:	4b22      	ldr	r3, [pc, #136]	; (8001280 <DMA_DeInit+0x144>)
 80011f8:	685b      	ldr	r3, [r3, #4]
 80011fa:	4a21      	ldr	r2, [pc, #132]	; (8001280 <DMA_DeInit+0x144>)
 80011fc:	f043 6370 	orr.w	r3, r3, #251658240	; 0xf000000
 8001200:	6053      	str	r3, [r2, #4]
}
 8001202:	e035      	b.n	8001270 <DMA_DeInit+0x134>
  else if (DMAy_Channelx == DMA2_Channel1)
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	4a25      	ldr	r2, [pc, #148]	; (800129c <DMA_DeInit+0x160>)
 8001208:	4293      	cmp	r3, r2
 800120a:	d106      	bne.n	800121a <DMA_DeInit+0xde>
    DMA2->IFCR |= DMA2_Channel1_IT_Mask;
 800120c:	4b24      	ldr	r3, [pc, #144]	; (80012a0 <DMA_DeInit+0x164>)
 800120e:	685b      	ldr	r3, [r3, #4]
 8001210:	4a23      	ldr	r2, [pc, #140]	; (80012a0 <DMA_DeInit+0x164>)
 8001212:	f043 030f 	orr.w	r3, r3, #15
 8001216:	6053      	str	r3, [r2, #4]
}
 8001218:	e02a      	b.n	8001270 <DMA_DeInit+0x134>
  else if (DMAy_Channelx == DMA2_Channel2)
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	4a21      	ldr	r2, [pc, #132]	; (80012a4 <DMA_DeInit+0x168>)
 800121e:	4293      	cmp	r3, r2
 8001220:	d106      	bne.n	8001230 <DMA_DeInit+0xf4>
    DMA2->IFCR |= DMA2_Channel2_IT_Mask;
 8001222:	4b1f      	ldr	r3, [pc, #124]	; (80012a0 <DMA_DeInit+0x164>)
 8001224:	685b      	ldr	r3, [r3, #4]
 8001226:	4a1e      	ldr	r2, [pc, #120]	; (80012a0 <DMA_DeInit+0x164>)
 8001228:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
 800122c:	6053      	str	r3, [r2, #4]
}
 800122e:	e01f      	b.n	8001270 <DMA_DeInit+0x134>
  else if (DMAy_Channelx == DMA2_Channel3)
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	4a1d      	ldr	r2, [pc, #116]	; (80012a8 <DMA_DeInit+0x16c>)
 8001234:	4293      	cmp	r3, r2
 8001236:	d106      	bne.n	8001246 <DMA_DeInit+0x10a>
    DMA2->IFCR |= DMA2_Channel3_IT_Mask;
 8001238:	4b19      	ldr	r3, [pc, #100]	; (80012a0 <DMA_DeInit+0x164>)
 800123a:	685b      	ldr	r3, [r3, #4]
 800123c:	4a18      	ldr	r2, [pc, #96]	; (80012a0 <DMA_DeInit+0x164>)
 800123e:	f443 6370 	orr.w	r3, r3, #3840	; 0xf00
 8001242:	6053      	str	r3, [r2, #4]
}
 8001244:	e014      	b.n	8001270 <DMA_DeInit+0x134>
  else if (DMAy_Channelx == DMA2_Channel4)
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	4a18      	ldr	r2, [pc, #96]	; (80012ac <DMA_DeInit+0x170>)
 800124a:	4293      	cmp	r3, r2
 800124c:	d106      	bne.n	800125c <DMA_DeInit+0x120>
    DMA2->IFCR |= DMA2_Channel4_IT_Mask;
 800124e:	4b14      	ldr	r3, [pc, #80]	; (80012a0 <DMA_DeInit+0x164>)
 8001250:	685b      	ldr	r3, [r3, #4]
 8001252:	4a13      	ldr	r2, [pc, #76]	; (80012a0 <DMA_DeInit+0x164>)
 8001254:	f443 4370 	orr.w	r3, r3, #61440	; 0xf000
 8001258:	6053      	str	r3, [r2, #4]
}
 800125a:	e009      	b.n	8001270 <DMA_DeInit+0x134>
    if (DMAy_Channelx == DMA2_Channel5)
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	4a14      	ldr	r2, [pc, #80]	; (80012b0 <DMA_DeInit+0x174>)
 8001260:	4293      	cmp	r3, r2
 8001262:	d105      	bne.n	8001270 <DMA_DeInit+0x134>
      DMA2->IFCR |= DMA2_Channel5_IT_Mask;
 8001264:	4b0e      	ldr	r3, [pc, #56]	; (80012a0 <DMA_DeInit+0x164>)
 8001266:	685b      	ldr	r3, [r3, #4]
 8001268:	4a0d      	ldr	r2, [pc, #52]	; (80012a0 <DMA_DeInit+0x164>)
 800126a:	f443 2370 	orr.w	r3, r3, #983040	; 0xf0000
 800126e:	6053      	str	r3, [r2, #4]
}
 8001270:	bf00      	nop
 8001272:	370c      	adds	r7, #12
 8001274:	46bd      	mov	sp, r7
 8001276:	bc80      	pop	{r7}
 8001278:	4770      	bx	lr
 800127a:	bf00      	nop
 800127c:	40020008 	.word	0x40020008
 8001280:	40020000 	.word	0x40020000
 8001284:	4002001c 	.word	0x4002001c
 8001288:	40020030 	.word	0x40020030
 800128c:	40020044 	.word	0x40020044
 8001290:	40020058 	.word	0x40020058
 8001294:	4002006c 	.word	0x4002006c
 8001298:	40020080 	.word	0x40020080
 800129c:	40020408 	.word	0x40020408
 80012a0:	40020400 	.word	0x40020400
 80012a4:	4002041c 	.word	0x4002041c
 80012a8:	40020430 	.word	0x40020430
 80012ac:	40020444 	.word	0x40020444
 80012b0:	40020458 	.word	0x40020458

080012b4 <DMA_Init>:
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that
  *         contains the configuration information for the specified DMA Channel.
  * @retval None
  */
void DMA_Init(DMA_Channel_TypeDef* DMAy_Channelx, DMA_InitTypeDef* DMA_InitStruct)
{
 80012b4:	b480      	push	{r7}
 80012b6:	b085      	sub	sp, #20
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
 80012bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80012be:	2300      	movs	r3, #0
 80012c0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_DMA_PRIORITY(DMA_InitStruct->DMA_Priority));
  assert_param(IS_DMA_M2M_STATE(DMA_InitStruct->DMA_M2M));

/*--------------------------- DMAy Channelx CCR Configuration -----------------*/
  /* Get the DMAy_Channelx CCR value */
  tmpreg = DMAy_Channelx->CCR;
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	60fb      	str	r3, [r7, #12]
  /* Clear MEM2MEM, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= CCR_CLEAR_Mask;
 80012c8:	68fb      	ldr	r3, [r7, #12]
 80012ca:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80012ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80012d2:	60fb      	str	r3, [r7, #12]
  /* Set MINC bit according to DMA_MemoryInc value */
  /* Set PSIZE bits according to DMA_PeripheralDataSize value */
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set PL bits according to DMA_Priority value */
  /* Set the MEM2MEM bit according to DMA_M2M value */
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
 80012d4:	683b      	ldr	r3, [r7, #0]
 80012d6:	689a      	ldr	r2, [r3, #8]
 80012d8:	683b      	ldr	r3, [r7, #0]
 80012da:	6a1b      	ldr	r3, [r3, #32]
 80012dc:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 80012de:	683b      	ldr	r3, [r7, #0]
 80012e0:	691b      	ldr	r3, [r3, #16]
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
 80012e2:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 80012e4:	683b      	ldr	r3, [r7, #0]
 80012e6:	695b      	ldr	r3, [r3, #20]
 80012e8:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 80012ea:	683b      	ldr	r3, [r7, #0]
 80012ec:	699b      	ldr	r3, [r3, #24]
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 80012ee:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 80012f0:	683b      	ldr	r3, [r7, #0]
 80012f2:	69db      	ldr	r3, [r3, #28]
 80012f4:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Priority | DMA_InitStruct->DMA_M2M;
 80012f6:	683b      	ldr	r3, [r7, #0]
 80012f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 80012fa:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Priority | DMA_InitStruct->DMA_M2M;
 80012fc:	683b      	ldr	r3, [r7, #0]
 80012fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001300:	4313      	orrs	r3, r2
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
 8001302:	68fa      	ldr	r2, [r7, #12]
 8001304:	4313      	orrs	r3, r2
 8001306:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Channelx CCR */
  DMAy_Channelx->CCR = tmpreg;
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	68fa      	ldr	r2, [r7, #12]
 800130c:	601a      	str	r2, [r3, #0]

/*--------------------------- DMAy Channelx CNDTR Configuration ---------------*/
  /* Write to DMAy Channelx CNDTR */
  DMAy_Channelx->CNDTR = DMA_InitStruct->DMA_BufferSize;
 800130e:	683b      	ldr	r3, [r7, #0]
 8001310:	68da      	ldr	r2, [r3, #12]
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	605a      	str	r2, [r3, #4]

/*--------------------------- DMAy Channelx CPAR Configuration ----------------*/
  /* Write to DMAy Channelx CPAR */
  DMAy_Channelx->CPAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 8001316:	683b      	ldr	r3, [r7, #0]
 8001318:	681a      	ldr	r2, [r3, #0]
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	609a      	str	r2, [r3, #8]

/*--------------------------- DMAy Channelx CMAR Configuration ----------------*/
  /* Write to DMAy Channelx CMAR */
  DMAy_Channelx->CMAR = DMA_InitStruct->DMA_MemoryBaseAddr;
 800131e:	683b      	ldr	r3, [r7, #0]
 8001320:	685a      	ldr	r2, [r3, #4]
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	60da      	str	r2, [r3, #12]
}
 8001326:	bf00      	nop
 8001328:	3714      	adds	r7, #20
 800132a:	46bd      	mov	sp, r7
 800132c:	bc80      	pop	{r7}
 800132e:	4770      	bx	lr

08001330 <DMA_Cmd>:
  * @param  NewState: new state of the DMAy Channelx. 
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DMA_Cmd(DMA_Channel_TypeDef* DMAy_Channelx, FunctionalState NewState)
{
 8001330:	b480      	push	{r7}
 8001332:	b083      	sub	sp, #12
 8001334:	af00      	add	r7, sp, #0
 8001336:	6078      	str	r0, [r7, #4]
 8001338:	460b      	mov	r3, r1
 800133a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800133c:	78fb      	ldrb	r3, [r7, #3]
 800133e:	2b00      	cmp	r3, #0
 8001340:	d006      	beq.n	8001350 <DMA_Cmd+0x20>
  {
    /* Enable the selected DMAy Channelx */
    DMAy_Channelx->CCR |= DMA_CCR1_EN;
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	f043 0201 	orr.w	r2, r3, #1
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the selected DMAy Channelx */
    DMAy_Channelx->CCR &= (uint16_t)(~DMA_CCR1_EN);
  }
}
 800134e:	e006      	b.n	800135e <DMA_Cmd+0x2e>
    DMAy_Channelx->CCR &= (uint16_t)(~DMA_CCR1_EN);
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	681a      	ldr	r2, [r3, #0]
 8001354:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8001358:	4013      	ands	r3, r2
 800135a:	687a      	ldr	r2, [r7, #4]
 800135c:	6013      	str	r3, [r2, #0]
}
 800135e:	bf00      	nop
 8001360:	370c      	adds	r7, #12
 8001362:	46bd      	mov	sp, r7
 8001364:	bc80      	pop	{r7}
 8001366:	4770      	bx	lr

08001368 <DMA_ITConfig>:
  * @param  NewState: new state of the specified DMA interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DMA_ITConfig(DMA_Channel_TypeDef* DMAy_Channelx, uint32_t DMA_IT, FunctionalState NewState)
{
 8001368:	b480      	push	{r7}
 800136a:	b085      	sub	sp, #20
 800136c:	af00      	add	r7, sp, #0
 800136e:	60f8      	str	r0, [r7, #12]
 8001370:	60b9      	str	r1, [r7, #8]
 8001372:	4613      	mov	r3, r2
 8001374:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  assert_param(IS_DMA_CONFIG_IT(DMA_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001376:	79fb      	ldrb	r3, [r7, #7]
 8001378:	2b00      	cmp	r3, #0
 800137a:	d006      	beq.n	800138a <DMA_ITConfig+0x22>
  {
    /* Enable the selected DMA interrupts */
    DMAy_Channelx->CCR |= DMA_IT;
 800137c:	68fb      	ldr	r3, [r7, #12]
 800137e:	681a      	ldr	r2, [r3, #0]
 8001380:	68bb      	ldr	r3, [r7, #8]
 8001382:	431a      	orrs	r2, r3
 8001384:	68fb      	ldr	r3, [r7, #12]
 8001386:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the selected DMA interrupts */
    DMAy_Channelx->CCR &= ~DMA_IT;
  }
}
 8001388:	e006      	b.n	8001398 <DMA_ITConfig+0x30>
    DMAy_Channelx->CCR &= ~DMA_IT;
 800138a:	68fb      	ldr	r3, [r7, #12]
 800138c:	681a      	ldr	r2, [r3, #0]
 800138e:	68bb      	ldr	r3, [r7, #8]
 8001390:	43db      	mvns	r3, r3
 8001392:	401a      	ands	r2, r3
 8001394:	68fb      	ldr	r3, [r7, #12]
 8001396:	601a      	str	r2, [r3, #0]
}
 8001398:	bf00      	nop
 800139a:	3714      	adds	r7, #20
 800139c:	46bd      	mov	sp, r7
 800139e:	bc80      	pop	{r7}
 80013a0:	4770      	bx	lr

080013a2 <DMA_SetCurrDataCounter>:
  *         transfer.   
  * @note   This function can only be used when the DMAy_Channelx is disabled.                 
  * @retval None.
  */
void DMA_SetCurrDataCounter(DMA_Channel_TypeDef* DMAy_Channelx, uint16_t DataNumber)
{
 80013a2:	b480      	push	{r7}
 80013a4:	b083      	sub	sp, #12
 80013a6:	af00      	add	r7, sp, #0
 80013a8:	6078      	str	r0, [r7, #4]
 80013aa:	460b      	mov	r3, r1
 80013ac:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  
/*--------------------------- DMAy Channelx CNDTR Configuration ---------------*/
  /* Write to DMAy Channelx CNDTR */
  DMAy_Channelx->CNDTR = DataNumber;  
 80013ae:	887a      	ldrh	r2, [r7, #2]
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	605a      	str	r2, [r3, #4]
}
 80013b4:	bf00      	nop
 80013b6:	370c      	adds	r7, #12
 80013b8:	46bd      	mov	sp, r7
 80013ba:	bc80      	pop	{r7}
 80013bc:	4770      	bx	lr
	...

080013c0 <DMA_ClearFlag>:
  *     @arg DMA2_FLAG_HT5: DMA2 Channel5 half transfer flag.
  *     @arg DMA2_FLAG_TE5: DMA2 Channel5 transfer error flag.
  * @retval None
  */
void DMA_ClearFlag(uint32_t DMAy_FLAG)
{
 80013c0:	b480      	push	{r7}
 80013c2:	b083      	sub	sp, #12
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_DMA_CLEAR_FLAG(DMAy_FLAG));

  /* Calculate the used DMAy */
  if ((DMAy_FLAG & FLAG_Mask) != (uint32_t)RESET)
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d003      	beq.n	80013da <DMA_ClearFlag+0x1a>
  {
    /* Clear the selected DMAy flags */
    DMA2->IFCR = DMAy_FLAG;
 80013d2:	4a06      	ldr	r2, [pc, #24]	; (80013ec <DMA_ClearFlag+0x2c>)
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	6053      	str	r3, [r2, #4]
  else
  {
    /* Clear the selected DMAy flags */
    DMA1->IFCR = DMAy_FLAG;
  }
}
 80013d8:	e002      	b.n	80013e0 <DMA_ClearFlag+0x20>
    DMA1->IFCR = DMAy_FLAG;
 80013da:	4a05      	ldr	r2, [pc, #20]	; (80013f0 <DMA_ClearFlag+0x30>)
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	6053      	str	r3, [r2, #4]
}
 80013e0:	bf00      	nop
 80013e2:	370c      	adds	r7, #12
 80013e4:	46bd      	mov	sp, r7
 80013e6:	bc80      	pop	{r7}
 80013e8:	4770      	bx	lr
 80013ea:	bf00      	nop
 80013ec:	40020400 	.word	0x40020400
 80013f0:	40020000 	.word	0x40020000

080013f4 <DMA_GetITStatus>:
  *     @arg DMA2_IT_HT5: DMA2 Channel5 half transfer interrupt.
  *     @arg DMA2_IT_TE5: DMA2 Channel5 transfer error interrupt.
  * @retval The new state of DMAy_IT (SET or RESET).
  */
ITStatus DMA_GetITStatus(uint32_t DMAy_IT)
{
 80013f4:	b480      	push	{r7}
 80013f6:	b085      	sub	sp, #20
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	6078      	str	r0, [r7, #4]
  ITStatus bitstatus = RESET;
 80013fc:	2300      	movs	r3, #0
 80013fe:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpreg = 0;
 8001400:	2300      	movs	r3, #0
 8001402:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_DMA_GET_IT(DMAy_IT));

  /* Calculate the used DMA */
  if ((DMAy_IT & FLAG_Mask) != (uint32_t)RESET)
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800140a:	2b00      	cmp	r3, #0
 800140c:	d003      	beq.n	8001416 <DMA_GetITStatus+0x22>
  {
    /* Get DMA2 ISR register value */
    tmpreg = DMA2->ISR;
 800140e:	4b0b      	ldr	r3, [pc, #44]	; (800143c <DMA_GetITStatus+0x48>)
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	60bb      	str	r3, [r7, #8]
 8001414:	e002      	b.n	800141c <DMA_GetITStatus+0x28>
  }
  else
  {
    /* Get DMA1 ISR register value */
    tmpreg = DMA1->ISR;
 8001416:	4b0a      	ldr	r3, [pc, #40]	; (8001440 <DMA_GetITStatus+0x4c>)
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	60bb      	str	r3, [r7, #8]
  }

  /* Check the status of the specified DMAy interrupt */
  if ((tmpreg & DMAy_IT) != (uint32_t)RESET)
 800141c:	68ba      	ldr	r2, [r7, #8]
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	4013      	ands	r3, r2
 8001422:	2b00      	cmp	r3, #0
 8001424:	d002      	beq.n	800142c <DMA_GetITStatus+0x38>
  {
    /* DMAy_IT is set */
    bitstatus = SET;
 8001426:	2301      	movs	r3, #1
 8001428:	73fb      	strb	r3, [r7, #15]
 800142a:	e001      	b.n	8001430 <DMA_GetITStatus+0x3c>
  }
  else
  {
    /* DMAy_IT is reset */
    bitstatus = RESET;
 800142c:	2300      	movs	r3, #0
 800142e:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the DMA_IT status */
  return  bitstatus;
 8001430:	7bfb      	ldrb	r3, [r7, #15]
}
 8001432:	4618      	mov	r0, r3
 8001434:	3714      	adds	r7, #20
 8001436:	46bd      	mov	sp, r7
 8001438:	bc80      	pop	{r7}
 800143a:	4770      	bx	lr
 800143c:	40020400 	.word	0x40020400
 8001440:	40020000 	.word	0x40020000

08001444 <FLASH_Unlock>:
  *           to FLASH_UnlockBank1 function.. 
  * @param  None
  * @retval None
  */
void FLASH_Unlock(void)
{
 8001444:	b480      	push	{r7}
 8001446:	af00      	add	r7, sp, #0
  /* Authorize the FPEC of Bank1 Access */
  FLASH->KEYR = FLASH_KEY1;
 8001448:	4b04      	ldr	r3, [pc, #16]	; (800145c <FLASH_Unlock+0x18>)
 800144a:	4a05      	ldr	r2, [pc, #20]	; (8001460 <FLASH_Unlock+0x1c>)
 800144c:	605a      	str	r2, [r3, #4]
  FLASH->KEYR = FLASH_KEY2;
 800144e:	4b03      	ldr	r3, [pc, #12]	; (800145c <FLASH_Unlock+0x18>)
 8001450:	4a04      	ldr	r2, [pc, #16]	; (8001464 <FLASH_Unlock+0x20>)
 8001452:	605a      	str	r2, [r3, #4]
#ifdef STM32F10X_XL
  /* Authorize the FPEC of Bank2 Access */
  FLASH->KEYR2 = FLASH_KEY1;
  FLASH->KEYR2 = FLASH_KEY2;
#endif /* STM32F10X_XL */
}
 8001454:	bf00      	nop
 8001456:	46bd      	mov	sp, r7
 8001458:	bc80      	pop	{r7}
 800145a:	4770      	bx	lr
 800145c:	40022000 	.word	0x40022000
 8001460:	45670123 	.word	0x45670123
 8001464:	cdef89ab 	.word	0xcdef89ab

08001468 <FLASH_ErasePage>:
  * @param  Page_Address: The page address to be erased.
  * @retval FLASH Status: The returned value can be: FLASH_BUSY, FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT.
  */
FLASH_Status FLASH_ErasePage(uint32_t Page_Address)
{
 8001468:	b580      	push	{r7, lr}
 800146a:	b084      	sub	sp, #16
 800146c:	af00      	add	r7, sp, #0
 800146e:	6078      	str	r0, [r7, #4]
  FLASH_Status status = FLASH_COMPLETE;
 8001470:	2304      	movs	r3, #4
 8001472:	73fb      	strb	r3, [r7, #15]
      FLASH->CR2 &= CR_PER_Reset;
    }
  }
#else
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 8001474:	f44f 2030 	mov.w	r0, #720896	; 0xb0000
 8001478:	f000 f88e 	bl	8001598 <FLASH_WaitForLastOperation>
 800147c:	4603      	mov	r3, r0
 800147e:	73fb      	strb	r3, [r7, #15]
  
  if(status == FLASH_COMPLETE)
 8001480:	7bfb      	ldrb	r3, [r7, #15]
 8001482:	2b04      	cmp	r3, #4
 8001484:	d11b      	bne.n	80014be <FLASH_ErasePage+0x56>
  { 
    /* if the previous operation is completed, proceed to erase the page */
    FLASH->CR|= CR_PER_Set;
 8001486:	4b10      	ldr	r3, [pc, #64]	; (80014c8 <FLASH_ErasePage+0x60>)
 8001488:	691b      	ldr	r3, [r3, #16]
 800148a:	4a0f      	ldr	r2, [pc, #60]	; (80014c8 <FLASH_ErasePage+0x60>)
 800148c:	f043 0302 	orr.w	r3, r3, #2
 8001490:	6113      	str	r3, [r2, #16]
    FLASH->AR = Page_Address; 
 8001492:	4a0d      	ldr	r2, [pc, #52]	; (80014c8 <FLASH_ErasePage+0x60>)
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	6153      	str	r3, [r2, #20]
    FLASH->CR|= CR_STRT_Set;
 8001498:	4b0b      	ldr	r3, [pc, #44]	; (80014c8 <FLASH_ErasePage+0x60>)
 800149a:	691b      	ldr	r3, [r3, #16]
 800149c:	4a0a      	ldr	r2, [pc, #40]	; (80014c8 <FLASH_ErasePage+0x60>)
 800149e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80014a2:	6113      	str	r3, [r2, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 80014a4:	f44f 2030 	mov.w	r0, #720896	; 0xb0000
 80014a8:	f000 f876 	bl	8001598 <FLASH_WaitForLastOperation>
 80014ac:	4603      	mov	r3, r0
 80014ae:	73fb      	strb	r3, [r7, #15]
    
    /* Disable the PER Bit */
    FLASH->CR &= CR_PER_Reset;
 80014b0:	4b05      	ldr	r3, [pc, #20]	; (80014c8 <FLASH_ErasePage+0x60>)
 80014b2:	691a      	ldr	r2, [r3, #16]
 80014b4:	4904      	ldr	r1, [pc, #16]	; (80014c8 <FLASH_ErasePage+0x60>)
 80014b6:	f641 73fd 	movw	r3, #8189	; 0x1ffd
 80014ba:	4013      	ands	r3, r2
 80014bc:	610b      	str	r3, [r1, #16]
  }
#endif /* STM32F10X_XL */

  /* Return the Erase Status */
  return status;
 80014be:	7bfb      	ldrb	r3, [r7, #15]
}
 80014c0:	4618      	mov	r0, r3
 80014c2:	3710      	adds	r7, #16
 80014c4:	46bd      	mov	sp, r7
 80014c6:	bd80      	pop	{r7, pc}
 80014c8:	40022000 	.word	0x40022000

080014cc <FLASH_ProgramHalfWord>:
  * @param  Data: specifies the data to be programmed.
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT. 
  */
FLASH_Status FLASH_ProgramHalfWord(uint32_t Address, uint16_t Data)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b084      	sub	sp, #16
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	6078      	str	r0, [r7, #4]
 80014d4:	460b      	mov	r3, r1
 80014d6:	807b      	strh	r3, [r7, #2]
  FLASH_Status status = FLASH_COMPLETE;
 80014d8:	2304      	movs	r3, #4
 80014da:	73fb      	strb	r3, [r7, #15]
      FLASH->CR2 &= CR_PG_Reset;
    }
  }
#else
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 80014dc:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80014e0:	f000 f85a 	bl	8001598 <FLASH_WaitForLastOperation>
 80014e4:	4603      	mov	r3, r0
 80014e6:	73fb      	strb	r3, [r7, #15]
  
  if(status == FLASH_COMPLETE)
 80014e8:	7bfb      	ldrb	r3, [r7, #15]
 80014ea:	2b04      	cmp	r3, #4
 80014ec:	d115      	bne.n	800151a <FLASH_ProgramHalfWord+0x4e>
  {
    /* if the previous operation is completed, proceed to program the new data */
    FLASH->CR |= CR_PG_Set;
 80014ee:	4b0d      	ldr	r3, [pc, #52]	; (8001524 <FLASH_ProgramHalfWord+0x58>)
 80014f0:	691b      	ldr	r3, [r3, #16]
 80014f2:	4a0c      	ldr	r2, [pc, #48]	; (8001524 <FLASH_ProgramHalfWord+0x58>)
 80014f4:	f043 0301 	orr.w	r3, r3, #1
 80014f8:	6113      	str	r3, [r2, #16]
  
    *(__IO uint16_t*)Address = Data;
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	887a      	ldrh	r2, [r7, #2]
 80014fe:	801a      	strh	r2, [r3, #0]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8001500:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001504:	f000 f848 	bl	8001598 <FLASH_WaitForLastOperation>
 8001508:	4603      	mov	r3, r0
 800150a:	73fb      	strb	r3, [r7, #15]
    
    /* Disable the PG Bit */
    FLASH->CR &= CR_PG_Reset;
 800150c:	4b05      	ldr	r3, [pc, #20]	; (8001524 <FLASH_ProgramHalfWord+0x58>)
 800150e:	691a      	ldr	r2, [r3, #16]
 8001510:	4904      	ldr	r1, [pc, #16]	; (8001524 <FLASH_ProgramHalfWord+0x58>)
 8001512:	f641 73fe 	movw	r3, #8190	; 0x1ffe
 8001516:	4013      	ands	r3, r2
 8001518:	610b      	str	r3, [r1, #16]
  } 
#endif  /* STM32F10X_XL */
  
  /* Return the Program Status */
  return status;
 800151a:	7bfb      	ldrb	r3, [r7, #15]
}
 800151c:	4618      	mov	r0, r3
 800151e:	3710      	adds	r7, #16
 8001520:	46bd      	mov	sp, r7
 8001522:	bd80      	pop	{r7, pc}
 8001524:	40022000 	.word	0x40022000

08001528 <FLASH_ClearFlag>:
  *     @arg FLASH_FLAG_WRPRTERR: FLASH Write protected error flag      
  *     @arg FLASH_FLAG_EOP: FLASH End of Operation flag           
  * @retval None
  */
void FLASH_ClearFlag(uint32_t FLASH_FLAG)
{
 8001528:	b480      	push	{r7}
 800152a:	b083      	sub	sp, #12
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]
#else
  /* Check the parameters */
  assert_param(IS_FLASH_CLEAR_FLAG(FLASH_FLAG)) ;
  
  /* Clear the flags */
  FLASH->SR = FLASH_FLAG;
 8001530:	4a03      	ldr	r2, [pc, #12]	; (8001540 <FLASH_ClearFlag+0x18>)
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	60d3      	str	r3, [r2, #12]
#endif /* STM32F10X_XL */
}
 8001536:	bf00      	nop
 8001538:	370c      	adds	r7, #12
 800153a:	46bd      	mov	sp, r7
 800153c:	bc80      	pop	{r7}
 800153e:	4770      	bx	lr
 8001540:	40022000 	.word	0x40022000

08001544 <FLASH_GetBank1Status>:
  * @param  None
  * @retval FLASH Status: The returned value can be: FLASH_BUSY, FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP or FLASH_COMPLETE
  */
FLASH_Status FLASH_GetBank1Status(void)
{
 8001544:	b480      	push	{r7}
 8001546:	b083      	sub	sp, #12
 8001548:	af00      	add	r7, sp, #0
  FLASH_Status flashstatus = FLASH_COMPLETE;
 800154a:	2304      	movs	r3, #4
 800154c:	71fb      	strb	r3, [r7, #7]
  
  if((FLASH->SR & FLASH_FLAG_BANK1_BSY) == FLASH_FLAG_BSY) 
 800154e:	4b11      	ldr	r3, [pc, #68]	; (8001594 <FLASH_GetBank1Status+0x50>)
 8001550:	68db      	ldr	r3, [r3, #12]
 8001552:	f003 0301 	and.w	r3, r3, #1
 8001556:	2b01      	cmp	r3, #1
 8001558:	d102      	bne.n	8001560 <FLASH_GetBank1Status+0x1c>
  {
    flashstatus = FLASH_BUSY;
 800155a:	2301      	movs	r3, #1
 800155c:	71fb      	strb	r3, [r7, #7]
 800155e:	e013      	b.n	8001588 <FLASH_GetBank1Status+0x44>
  }
  else 
  {  
    if((FLASH->SR & FLASH_FLAG_BANK1_PGERR) != 0)
 8001560:	4b0c      	ldr	r3, [pc, #48]	; (8001594 <FLASH_GetBank1Status+0x50>)
 8001562:	68db      	ldr	r3, [r3, #12]
 8001564:	f003 0304 	and.w	r3, r3, #4
 8001568:	2b00      	cmp	r3, #0
 800156a:	d002      	beq.n	8001572 <FLASH_GetBank1Status+0x2e>
    { 
      flashstatus = FLASH_ERROR_PG;
 800156c:	2302      	movs	r3, #2
 800156e:	71fb      	strb	r3, [r7, #7]
 8001570:	e00a      	b.n	8001588 <FLASH_GetBank1Status+0x44>
    }
    else 
    {
      if((FLASH->SR & FLASH_FLAG_BANK1_WRPRTERR) != 0 )
 8001572:	4b08      	ldr	r3, [pc, #32]	; (8001594 <FLASH_GetBank1Status+0x50>)
 8001574:	68db      	ldr	r3, [r3, #12]
 8001576:	f003 0310 	and.w	r3, r3, #16
 800157a:	2b00      	cmp	r3, #0
 800157c:	d002      	beq.n	8001584 <FLASH_GetBank1Status+0x40>
      {
        flashstatus = FLASH_ERROR_WRP;
 800157e:	2303      	movs	r3, #3
 8001580:	71fb      	strb	r3, [r7, #7]
 8001582:	e001      	b.n	8001588 <FLASH_GetBank1Status+0x44>
      }
      else
      {
        flashstatus = FLASH_COMPLETE;
 8001584:	2304      	movs	r3, #4
 8001586:	71fb      	strb	r3, [r7, #7]
      }
    }
  }
  /* Return the Flash Status */
  return flashstatus;
 8001588:	79fb      	ldrb	r3, [r7, #7]
}
 800158a:	4618      	mov	r0, r3
 800158c:	370c      	adds	r7, #12
 800158e:	46bd      	mov	sp, r7
 8001590:	bc80      	pop	{r7}
 8001592:	4770      	bx	lr
 8001594:	40022000 	.word	0x40022000

08001598 <FLASH_WaitForLastOperation>:
  * @param  Timeout: FLASH programming Timeout
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT.
  */
FLASH_Status FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8001598:	b580      	push	{r7, lr}
 800159a:	b084      	sub	sp, #16
 800159c:	af00      	add	r7, sp, #0
 800159e:	6078      	str	r0, [r7, #4]
  FLASH_Status status = FLASH_COMPLETE;
 80015a0:	2304      	movs	r3, #4
 80015a2:	73fb      	strb	r3, [r7, #15]
   
  /* Check for the Flash Status */
  status = FLASH_GetBank1Status();
 80015a4:	f7ff ffce 	bl	8001544 <FLASH_GetBank1Status>
 80015a8:	4603      	mov	r3, r0
 80015aa:	73fb      	strb	r3, [r7, #15]
  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_BUSY) && (Timeout != 0x00))
 80015ac:	e006      	b.n	80015bc <FLASH_WaitForLastOperation+0x24>
  {
    status = FLASH_GetBank1Status();
 80015ae:	f7ff ffc9 	bl	8001544 <FLASH_GetBank1Status>
 80015b2:	4603      	mov	r3, r0
 80015b4:	73fb      	strb	r3, [r7, #15]
    Timeout--;
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	3b01      	subs	r3, #1
 80015ba:	607b      	str	r3, [r7, #4]
  while((status == FLASH_BUSY) && (Timeout != 0x00))
 80015bc:	7bfb      	ldrb	r3, [r7, #15]
 80015be:	2b01      	cmp	r3, #1
 80015c0:	d102      	bne.n	80015c8 <FLASH_WaitForLastOperation+0x30>
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d1f2      	bne.n	80015ae <FLASH_WaitForLastOperation+0x16>
  }
  if(Timeout == 0x00 )
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d101      	bne.n	80015d2 <FLASH_WaitForLastOperation+0x3a>
  {
    status = FLASH_TIMEOUT;
 80015ce:	2305      	movs	r3, #5
 80015d0:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the operation status */
  return status;
 80015d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80015d4:	4618      	mov	r0, r3
 80015d6:	3710      	adds	r7, #16
 80015d8:	46bd      	mov	sp, r7
 80015da:	bd80      	pop	{r7, pc}

080015dc <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that
  *         contains the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 80015dc:	b480      	push	{r7}
 80015de:	b089      	sub	sp, #36	; 0x24
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
 80015e4:	6039      	str	r1, [r7, #0]
  uint32_t currentmode = 0x00, currentpin = 0x00, pinpos = 0x00, pos = 0x00;
 80015e6:	2300      	movs	r3, #0
 80015e8:	61fb      	str	r3, [r7, #28]
 80015ea:	2300      	movs	r3, #0
 80015ec:	613b      	str	r3, [r7, #16]
 80015ee:	2300      	movs	r3, #0
 80015f0:	61bb      	str	r3, [r7, #24]
 80015f2:	2300      	movs	r3, #0
 80015f4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg = 0x00, pinmask = 0x00;
 80015f6:	2300      	movs	r3, #0
 80015f8:	617b      	str	r3, [r7, #20]
 80015fa:	2300      	movs	r3, #0
 80015fc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x0F);
 80015fe:	683b      	ldr	r3, [r7, #0]
 8001600:	78db      	ldrb	r3, [r3, #3]
 8001602:	f003 030f 	and.w	r3, r3, #15
 8001606:	61fb      	str	r3, [r7, #28]
  if ((((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x10)) != 0x00)
 8001608:	683b      	ldr	r3, [r7, #0]
 800160a:	78db      	ldrb	r3, [r3, #3]
 800160c:	f003 0310 	and.w	r3, r3, #16
 8001610:	2b00      	cmp	r3, #0
 8001612:	d005      	beq.n	8001620 <GPIO_Init+0x44>
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (uint32_t)GPIO_InitStruct->GPIO_Speed;
 8001614:	683b      	ldr	r3, [r7, #0]
 8001616:	789b      	ldrb	r3, [r3, #2]
 8001618:	461a      	mov	r2, r3
 800161a:	69fb      	ldr	r3, [r7, #28]
 800161c:	4313      	orrs	r3, r2
 800161e:	61fb      	str	r3, [r7, #28]
  }
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
 8001620:	683b      	ldr	r3, [r7, #0]
 8001622:	881b      	ldrh	r3, [r3, #0]
 8001624:	b2db      	uxtb	r3, r3
 8001626:	2b00      	cmp	r3, #0
 8001628:	d044      	beq.n	80016b4 <GPIO_Init+0xd8>
  {
    tmpreg = GPIOx->CRL;
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8001630:	2300      	movs	r3, #0
 8001632:	61bb      	str	r3, [r7, #24]
 8001634:	e038      	b.n	80016a8 <GPIO_Init+0xcc>
    {
      pos = ((uint32_t)0x01) << pinpos;
 8001636:	2201      	movs	r2, #1
 8001638:	69bb      	ldr	r3, [r7, #24]
 800163a:	fa02 f303 	lsl.w	r3, r2, r3
 800163e:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8001640:	683b      	ldr	r3, [r7, #0]
 8001642:	881b      	ldrh	r3, [r3, #0]
 8001644:	461a      	mov	r2, r3
 8001646:	68fb      	ldr	r3, [r7, #12]
 8001648:	4013      	ands	r3, r2
 800164a:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 800164c:	693a      	ldr	r2, [r7, #16]
 800164e:	68fb      	ldr	r3, [r7, #12]
 8001650:	429a      	cmp	r2, r3
 8001652:	d126      	bne.n	80016a2 <GPIO_Init+0xc6>
      {
        pos = pinpos << 2;
 8001654:	69bb      	ldr	r3, [r7, #24]
 8001656:	009b      	lsls	r3, r3, #2
 8001658:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 800165a:	220f      	movs	r2, #15
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	fa02 f303 	lsl.w	r3, r2, r3
 8001662:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 8001664:	68bb      	ldr	r3, [r7, #8]
 8001666:	43db      	mvns	r3, r3
 8001668:	697a      	ldr	r2, [r7, #20]
 800166a:	4013      	ands	r3, r2
 800166c:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 800166e:	69fa      	ldr	r2, [r7, #28]
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	fa02 f303 	lsl.w	r3, r2, r3
 8001676:	697a      	ldr	r2, [r7, #20]
 8001678:	4313      	orrs	r3, r2
 800167a:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 800167c:	683b      	ldr	r3, [r7, #0]
 800167e:	78db      	ldrb	r3, [r3, #3]
 8001680:	2b28      	cmp	r3, #40	; 0x28
 8001682:	d105      	bne.n	8001690 <GPIO_Init+0xb4>
        {
          GPIOx->BRR = (((uint32_t)0x01) << pinpos);
 8001684:	2201      	movs	r2, #1
 8001686:	69bb      	ldr	r3, [r7, #24]
 8001688:	409a      	lsls	r2, r3
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	615a      	str	r2, [r3, #20]
 800168e:	e008      	b.n	80016a2 <GPIO_Init+0xc6>
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8001690:	683b      	ldr	r3, [r7, #0]
 8001692:	78db      	ldrb	r3, [r3, #3]
 8001694:	2b48      	cmp	r3, #72	; 0x48
 8001696:	d104      	bne.n	80016a2 <GPIO_Init+0xc6>
          {
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
 8001698:	2201      	movs	r2, #1
 800169a:	69bb      	ldr	r3, [r7, #24]
 800169c:	409a      	lsls	r2, r3
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	611a      	str	r2, [r3, #16]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 80016a2:	69bb      	ldr	r3, [r7, #24]
 80016a4:	3301      	adds	r3, #1
 80016a6:	61bb      	str	r3, [r7, #24]
 80016a8:	69bb      	ldr	r3, [r7, #24]
 80016aa:	2b07      	cmp	r3, #7
 80016ac:	d9c3      	bls.n	8001636 <GPIO_Init+0x5a>
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	697a      	ldr	r2, [r7, #20]
 80016b2:	601a      	str	r2, [r3, #0]
  }
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
 80016b4:	683b      	ldr	r3, [r7, #0]
 80016b6:	881b      	ldrh	r3, [r3, #0]
 80016b8:	2bff      	cmp	r3, #255	; 0xff
 80016ba:	d946      	bls.n	800174a <GPIO_Init+0x16e>
  {
    tmpreg = GPIOx->CRH;
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	685b      	ldr	r3, [r3, #4]
 80016c0:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 80016c2:	2300      	movs	r3, #0
 80016c4:	61bb      	str	r3, [r7, #24]
 80016c6:	e03a      	b.n	800173e <GPIO_Init+0x162>
    {
      pos = (((uint32_t)0x01) << (pinpos + 0x08));
 80016c8:	69bb      	ldr	r3, [r7, #24]
 80016ca:	3308      	adds	r3, #8
 80016cc:	2201      	movs	r2, #1
 80016ce:	fa02 f303 	lsl.w	r3, r2, r3
 80016d2:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
 80016d4:	683b      	ldr	r3, [r7, #0]
 80016d6:	881b      	ldrh	r3, [r3, #0]
 80016d8:	461a      	mov	r2, r3
 80016da:	68fb      	ldr	r3, [r7, #12]
 80016dc:	4013      	ands	r3, r2
 80016de:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 80016e0:	693a      	ldr	r2, [r7, #16]
 80016e2:	68fb      	ldr	r3, [r7, #12]
 80016e4:	429a      	cmp	r2, r3
 80016e6:	d127      	bne.n	8001738 <GPIO_Init+0x15c>
      {
        pos = pinpos << 2;
 80016e8:	69bb      	ldr	r3, [r7, #24]
 80016ea:	009b      	lsls	r3, r3, #2
 80016ec:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 80016ee:	220f      	movs	r2, #15
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	fa02 f303 	lsl.w	r3, r2, r3
 80016f6:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 80016f8:	68bb      	ldr	r3, [r7, #8]
 80016fa:	43db      	mvns	r3, r3
 80016fc:	697a      	ldr	r2, [r7, #20]
 80016fe:	4013      	ands	r3, r2
 8001700:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8001702:	69fa      	ldr	r2, [r7, #28]
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	fa02 f303 	lsl.w	r3, r2, r3
 800170a:	697a      	ldr	r2, [r7, #20]
 800170c:	4313      	orrs	r3, r2
 800170e:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8001710:	683b      	ldr	r3, [r7, #0]
 8001712:	78db      	ldrb	r3, [r3, #3]
 8001714:	2b28      	cmp	r3, #40	; 0x28
 8001716:	d105      	bne.n	8001724 <GPIO_Init+0x148>
        {
          GPIOx->BRR = (((uint32_t)0x01) << (pinpos + 0x08));
 8001718:	69bb      	ldr	r3, [r7, #24]
 800171a:	3308      	adds	r3, #8
 800171c:	2201      	movs	r2, #1
 800171e:	409a      	lsls	r2, r3
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	615a      	str	r2, [r3, #20]
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8001724:	683b      	ldr	r3, [r7, #0]
 8001726:	78db      	ldrb	r3, [r3, #3]
 8001728:	2b48      	cmp	r3, #72	; 0x48
 800172a:	d105      	bne.n	8001738 <GPIO_Init+0x15c>
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
 800172c:	69bb      	ldr	r3, [r7, #24]
 800172e:	3308      	adds	r3, #8
 8001730:	2201      	movs	r2, #1
 8001732:	409a      	lsls	r2, r3
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	611a      	str	r2, [r3, #16]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8001738:	69bb      	ldr	r3, [r7, #24]
 800173a:	3301      	adds	r3, #1
 800173c:	61bb      	str	r3, [r7, #24]
 800173e:	69bb      	ldr	r3, [r7, #24]
 8001740:	2b07      	cmp	r3, #7
 8001742:	d9c1      	bls.n	80016c8 <GPIO_Init+0xec>
        }
      }
    }
    GPIOx->CRH = tmpreg;
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	697a      	ldr	r2, [r7, #20]
 8001748:	605a      	str	r2, [r3, #4]
  }
}
 800174a:	bf00      	nop
 800174c:	3724      	adds	r7, #36	; 0x24
 800174e:	46bd      	mov	sp, r7
 8001750:	bc80      	pop	{r7}
 8001752:	4770      	bx	lr

08001754 <GPIO_ReadOutputDataBit>:
  * @param  GPIO_Pin:  specifies the port bit to read.
  *   This parameter can be GPIO_Pin_x where x can be (0..15).
  * @retval The output port pin value.
  */
uint8_t GPIO_ReadOutputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001754:	b480      	push	{r7}
 8001756:	b085      	sub	sp, #20
 8001758:	af00      	add	r7, sp, #0
 800175a:	6078      	str	r0, [r7, #4]
 800175c:	460b      	mov	r3, r1
 800175e:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
 8001760:	2300      	movs	r3, #0
 8001762:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->ODR & GPIO_Pin) != (uint32_t)Bit_RESET)
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	68da      	ldr	r2, [r3, #12]
 8001768:	887b      	ldrh	r3, [r7, #2]
 800176a:	4013      	ands	r3, r2
 800176c:	2b00      	cmp	r3, #0
 800176e:	d002      	beq.n	8001776 <GPIO_ReadOutputDataBit+0x22>
  {
    bitstatus = (uint8_t)Bit_SET;
 8001770:	2301      	movs	r3, #1
 8001772:	73fb      	strb	r3, [r7, #15]
 8001774:	e001      	b.n	800177a <GPIO_ReadOutputDataBit+0x26>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
 8001776:	2300      	movs	r3, #0
 8001778:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800177a:	7bfb      	ldrb	r3, [r7, #15]
}
 800177c:	4618      	mov	r0, r3
 800177e:	3714      	adds	r7, #20
 8001780:	46bd      	mov	sp, r7
 8001782:	bc80      	pop	{r7}
 8001784:	4770      	bx	lr

08001786 <GPIO_SetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *   This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001786:	b480      	push	{r7}
 8001788:	b083      	sub	sp, #12
 800178a:	af00      	add	r7, sp, #0
 800178c:	6078      	str	r0, [r7, #4]
 800178e:	460b      	mov	r3, r1
 8001790:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BSRR = GPIO_Pin;
 8001792:	887a      	ldrh	r2, [r7, #2]
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	611a      	str	r2, [r3, #16]
}
 8001798:	bf00      	nop
 800179a:	370c      	adds	r7, #12
 800179c:	46bd      	mov	sp, r7
 800179e:	bc80      	pop	{r7}
 80017a0:	4770      	bx	lr

080017a2 <GPIO_ResetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *   This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80017a2:	b480      	push	{r7}
 80017a4:	b083      	sub	sp, #12
 80017a6:	af00      	add	r7, sp, #0
 80017a8:	6078      	str	r0, [r7, #4]
 80017aa:	460b      	mov	r3, r1
 80017ac:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BRR = GPIO_Pin;
 80017ae:	887a      	ldrh	r2, [r7, #2]
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	615a      	str	r2, [r3, #20]
}
 80017b4:	bf00      	nop
 80017b6:	370c      	adds	r7, #12
 80017b8:	46bd      	mov	sp, r7
 80017ba:	bc80      	pop	{r7}
 80017bc:	4770      	bx	lr

080017be <GPIO_WriteBit>:
  *     @arg Bit_RESET: to clear the port pin
  *     @arg Bit_SET: to set the port pin
  * @retval None
  */
void GPIO_WriteBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, BitAction BitVal)
{
 80017be:	b480      	push	{r7}
 80017c0:	b083      	sub	sp, #12
 80017c2:	af00      	add	r7, sp, #0
 80017c4:	6078      	str	r0, [r7, #4]
 80017c6:	460b      	mov	r3, r1
 80017c8:	807b      	strh	r3, [r7, #2]
 80017ca:	4613      	mov	r3, r2
 80017cc:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal)); 
  
  if (BitVal != Bit_RESET)
 80017ce:	787b      	ldrb	r3, [r7, #1]
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d003      	beq.n	80017dc <GPIO_WriteBit+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80017d4:	887a      	ldrh	r2, [r7, #2]
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin;
  }
}
 80017da:	e002      	b.n	80017e2 <GPIO_WriteBit+0x24>
    GPIOx->BRR = GPIO_Pin;
 80017dc:	887a      	ldrh	r2, [r7, #2]
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	615a      	str	r2, [r3, #20]
}
 80017e2:	bf00      	nop
 80017e4:	370c      	adds	r7, #12
 80017e6:	46bd      	mov	sp, r7
 80017e8:	bc80      	pop	{r7}
 80017ea:	4770      	bx	lr

080017ec <RCC_DeInit>:
  * @brief  Resets the RCC clock configuration to the default reset state.
  * @param  None
  * @retval None
  */
void RCC_DeInit(void)
{
 80017ec:	b480      	push	{r7}
 80017ee:	af00      	add	r7, sp, #0
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80017f0:	4b13      	ldr	r3, [pc, #76]	; (8001840 <RCC_DeInit+0x54>)
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	4a12      	ldr	r2, [pc, #72]	; (8001840 <RCC_DeInit+0x54>)
 80017f6:	f043 0301 	orr.w	r3, r3, #1
 80017fa:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 80017fc:	4b10      	ldr	r3, [pc, #64]	; (8001840 <RCC_DeInit+0x54>)
 80017fe:	685a      	ldr	r2, [r3, #4]
 8001800:	490f      	ldr	r1, [pc, #60]	; (8001840 <RCC_DeInit+0x54>)
 8001802:	4b10      	ldr	r3, [pc, #64]	; (8001844 <RCC_DeInit+0x58>)
 8001804:	4013      	ands	r3, r2
 8001806:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F10X_CL */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8001808:	4b0d      	ldr	r3, [pc, #52]	; (8001840 <RCC_DeInit+0x54>)
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	4a0c      	ldr	r2, [pc, #48]	; (8001840 <RCC_DeInit+0x54>)
 800180e:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001812:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001816:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001818:	4b09      	ldr	r3, [pc, #36]	; (8001840 <RCC_DeInit+0x54>)
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	4a08      	ldr	r2, [pc, #32]	; (8001840 <RCC_DeInit+0x54>)
 800181e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001822:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8001824:	4b06      	ldr	r3, [pc, #24]	; (8001840 <RCC_DeInit+0x54>)
 8001826:	685b      	ldr	r3, [r3, #4]
 8001828:	4a05      	ldr	r2, [pc, #20]	; (8001840 <RCC_DeInit+0x54>)
 800182a:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 800182e:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 8001830:	4b03      	ldr	r3, [pc, #12]	; (8001840 <RCC_DeInit+0x54>)
 8001832:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8001836:	609a      	str	r2, [r3, #8]
#endif /* STM32F10X_CL */

}
 8001838:	bf00      	nop
 800183a:	46bd      	mov	sp, r7
 800183c:	bc80      	pop	{r7}
 800183e:	4770      	bx	lr
 8001840:	40021000 	.word	0x40021000
 8001844:	f8ff0000 	.word	0xf8ff0000

08001848 <RCC_HSEConfig>:
  *     @arg RCC_HSE_ON: HSE oscillator ON
  *     @arg RCC_HSE_Bypass: HSE oscillator bypassed with external clock
  * @retval None
  */
void RCC_HSEConfig(uint32_t RCC_HSE)
{
 8001848:	b480      	push	{r7}
 800184a:	b083      	sub	sp, #12
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));
  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  /* Reset HSEON bit */
  RCC->CR &= CR_HSEON_Reset;
 8001850:	4b13      	ldr	r3, [pc, #76]	; (80018a0 <RCC_HSEConfig+0x58>)
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	4a12      	ldr	r2, [pc, #72]	; (80018a0 <RCC_HSEConfig+0x58>)
 8001856:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800185a:	6013      	str	r3, [r2, #0]
  /* Reset HSEBYP bit */
  RCC->CR &= CR_HSEBYP_Reset;
 800185c:	4b10      	ldr	r3, [pc, #64]	; (80018a0 <RCC_HSEConfig+0x58>)
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	4a0f      	ldr	r2, [pc, #60]	; (80018a0 <RCC_HSEConfig+0x58>)
 8001862:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001866:	6013      	str	r3, [r2, #0]
  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800186e:	d003      	beq.n	8001878 <RCC_HSEConfig+0x30>
 8001870:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8001874:	d007      	beq.n	8001886 <RCC_HSEConfig+0x3e>
      /* Set HSEBYP and HSEON bits */
      RCC->CR |= CR_HSEBYP_Set | CR_HSEON_Set;
      break;
      
    default:
      break;
 8001876:	e00d      	b.n	8001894 <RCC_HSEConfig+0x4c>
      RCC->CR |= CR_HSEON_Set;
 8001878:	4b09      	ldr	r3, [pc, #36]	; (80018a0 <RCC_HSEConfig+0x58>)
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	4a08      	ldr	r2, [pc, #32]	; (80018a0 <RCC_HSEConfig+0x58>)
 800187e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001882:	6013      	str	r3, [r2, #0]
      break;
 8001884:	e006      	b.n	8001894 <RCC_HSEConfig+0x4c>
      RCC->CR |= CR_HSEBYP_Set | CR_HSEON_Set;
 8001886:	4b06      	ldr	r3, [pc, #24]	; (80018a0 <RCC_HSEConfig+0x58>)
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	4a05      	ldr	r2, [pc, #20]	; (80018a0 <RCC_HSEConfig+0x58>)
 800188c:	f443 23a0 	orr.w	r3, r3, #327680	; 0x50000
 8001890:	6013      	str	r3, [r2, #0]
      break;
 8001892:	bf00      	nop
  }
}
 8001894:	bf00      	nop
 8001896:	370c      	adds	r7, #12
 8001898:	46bd      	mov	sp, r7
 800189a:	bc80      	pop	{r7}
 800189c:	4770      	bx	lr
 800189e:	bf00      	nop
 80018a0:	40021000 	.word	0x40021000

080018a4 <RCC_WaitForHSEStartUp>:
  * @retval An ErrorStatus enumuration value:
  * - SUCCESS: HSE oscillator is stable and ready to use
  * - ERROR: HSE oscillator not yet ready
  */
ErrorStatus RCC_WaitForHSEStartUp(void)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b082      	sub	sp, #8
 80018a8:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0;
 80018aa:	2300      	movs	r3, #0
 80018ac:	603b      	str	r3, [r7, #0]
  ErrorStatus status = ERROR;
 80018ae:	2300      	movs	r3, #0
 80018b0:	71fb      	strb	r3, [r7, #7]
  FlagStatus HSEStatus = RESET;
 80018b2:	2300      	movs	r3, #0
 80018b4:	71bb      	strb	r3, [r7, #6]
  
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
 80018b6:	2031      	movs	r0, #49	; 0x31
 80018b8:	f000 fa0e 	bl	8001cd8 <RCC_GetFlagStatus>
 80018bc:	4603      	mov	r3, r0
 80018be:	71bb      	strb	r3, [r7, #6]
    StartUpCounter++;  
 80018c0:	683b      	ldr	r3, [r7, #0]
 80018c2:	3301      	adds	r3, #1
 80018c4:	603b      	str	r3, [r7, #0]
  } while((StartUpCounter != HSE_STARTUP_TIMEOUT) && (HSEStatus == RESET));
 80018c6:	683b      	ldr	r3, [r7, #0]
 80018c8:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80018cc:	d002      	beq.n	80018d4 <RCC_WaitForHSEStartUp+0x30>
 80018ce:	79bb      	ldrb	r3, [r7, #6]
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d0f0      	beq.n	80018b6 <RCC_WaitForHSEStartUp+0x12>
  
  if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
 80018d4:	2031      	movs	r0, #49	; 0x31
 80018d6:	f000 f9ff 	bl	8001cd8 <RCC_GetFlagStatus>
 80018da:	4603      	mov	r3, r0
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d002      	beq.n	80018e6 <RCC_WaitForHSEStartUp+0x42>
  {
    status = SUCCESS;
 80018e0:	2301      	movs	r3, #1
 80018e2:	71fb      	strb	r3, [r7, #7]
 80018e4:	e001      	b.n	80018ea <RCC_WaitForHSEStartUp+0x46>
  }
  else
  {
    status = ERROR;
 80018e6:	2300      	movs	r3, #0
 80018e8:	71fb      	strb	r3, [r7, #7]
  }  
  return (status);
 80018ea:	79fb      	ldrb	r3, [r7, #7]
}
 80018ec:	4618      	mov	r0, r3
 80018ee:	3708      	adds	r7, #8
 80018f0:	46bd      	mov	sp, r7
 80018f2:	bd80      	pop	{r7, pc}

080018f4 <RCC_PLLConfig>:
  *   For @b STM32_Connectivity_line_devices, this parameter can be RCC_PLLMul_x where x:{[4,9], 6_5}
  *   For @b other_STM32_devices, this parameter can be RCC_PLLMul_x where x:[2,16]  
  * @retval None
  */
void RCC_PLLConfig(uint32_t RCC_PLLSource, uint32_t RCC_PLLMul)
{
 80018f4:	b480      	push	{r7}
 80018f6:	b085      	sub	sp, #20
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	6078      	str	r0, [r7, #4]
 80018fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80018fe:	2300      	movs	r3, #0
 8001900:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource));
  assert_param(IS_RCC_PLL_MUL(RCC_PLLMul));

  tmpreg = RCC->CFGR;
 8001902:	4b0a      	ldr	r3, [pc, #40]	; (800192c <RCC_PLLConfig+0x38>)
 8001904:	685b      	ldr	r3, [r3, #4]
 8001906:	60fb      	str	r3, [r7, #12]
  /* Clear PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  tmpreg &= CFGR_PLL_Mask;
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 800190e:	60fb      	str	r3, [r7, #12]
  /* Set the PLL configuration bits */
  tmpreg |= RCC_PLLSource | RCC_PLLMul;
 8001910:	687a      	ldr	r2, [r7, #4]
 8001912:	683b      	ldr	r3, [r7, #0]
 8001914:	4313      	orrs	r3, r2
 8001916:	68fa      	ldr	r2, [r7, #12]
 8001918:	4313      	orrs	r3, r2
 800191a:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
 800191c:	4a03      	ldr	r2, [pc, #12]	; (800192c <RCC_PLLConfig+0x38>)
 800191e:	68fb      	ldr	r3, [r7, #12]
 8001920:	6053      	str	r3, [r2, #4]
}
 8001922:	bf00      	nop
 8001924:	3714      	adds	r7, #20
 8001926:	46bd      	mov	sp, r7
 8001928:	bc80      	pop	{r7}
 800192a:	4770      	bx	lr
 800192c:	40021000 	.word	0x40021000

08001930 <RCC_PLLCmd>:
  * @note   The PLL can not be disabled if it is used as system clock.
  * @param  NewState: new state of the PLL. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_PLLCmd(FunctionalState NewState)
{
 8001930:	b480      	push	{r7}
 8001932:	b083      	sub	sp, #12
 8001934:	af00      	add	r7, sp, #0
 8001936:	4603      	mov	r3, r0
 8001938:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CR_PLLON_BB = (uint32_t)NewState;
 800193a:	4a04      	ldr	r2, [pc, #16]	; (800194c <RCC_PLLCmd+0x1c>)
 800193c:	79fb      	ldrb	r3, [r7, #7]
 800193e:	6013      	str	r3, [r2, #0]
}
 8001940:	bf00      	nop
 8001942:	370c      	adds	r7, #12
 8001944:	46bd      	mov	sp, r7
 8001946:	bc80      	pop	{r7}
 8001948:	4770      	bx	lr
 800194a:	bf00      	nop
 800194c:	42420060 	.word	0x42420060

08001950 <RCC_SYSCLKConfig>:
  *     @arg RCC_SYSCLKSource_HSE: HSE selected as system clock
  *     @arg RCC_SYSCLKSource_PLLCLK: PLL selected as system clock
  * @retval None
  */
void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource)
{
 8001950:	b480      	push	{r7}
 8001952:	b085      	sub	sp, #20
 8001954:	af00      	add	r7, sp, #0
 8001956:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8001958:	2300      	movs	r3, #0
 800195a:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));
  tmpreg = RCC->CFGR;
 800195c:	4b09      	ldr	r3, [pc, #36]	; (8001984 <RCC_SYSCLKConfig+0x34>)
 800195e:	685b      	ldr	r3, [r3, #4]
 8001960:	60fb      	str	r3, [r7, #12]
  /* Clear SW[1:0] bits */
  tmpreg &= CFGR_SW_Mask;
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	f023 0303 	bic.w	r3, r3, #3
 8001968:	60fb      	str	r3, [r7, #12]
  /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
  tmpreg |= RCC_SYSCLKSource;
 800196a:	68fa      	ldr	r2, [r7, #12]
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	4313      	orrs	r3, r2
 8001970:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8001972:	4a04      	ldr	r2, [pc, #16]	; (8001984 <RCC_SYSCLKConfig+0x34>)
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	6053      	str	r3, [r2, #4]
}
 8001978:	bf00      	nop
 800197a:	3714      	adds	r7, #20
 800197c:	46bd      	mov	sp, r7
 800197e:	bc80      	pop	{r7}
 8001980:	4770      	bx	lr
 8001982:	bf00      	nop
 8001984:	40021000 	.word	0x40021000

08001988 <RCC_GetSYSCLKSource>:
  *     - 0x00: HSI used as system clock
  *     - 0x04: HSE used as system clock
  *     - 0x08: PLL used as system clock
  */
uint8_t RCC_GetSYSCLKSource(void)
{
 8001988:	b480      	push	{r7}
 800198a:	af00      	add	r7, sp, #0
  return ((uint8_t)(RCC->CFGR & CFGR_SWS_Mask));
 800198c:	4b04      	ldr	r3, [pc, #16]	; (80019a0 <RCC_GetSYSCLKSource+0x18>)
 800198e:	685b      	ldr	r3, [r3, #4]
 8001990:	b2db      	uxtb	r3, r3
 8001992:	f003 030c 	and.w	r3, r3, #12
 8001996:	b2db      	uxtb	r3, r3
}
 8001998:	4618      	mov	r0, r3
 800199a:	46bd      	mov	sp, r7
 800199c:	bc80      	pop	{r7}
 800199e:	4770      	bx	lr
 80019a0:	40021000 	.word	0x40021000

080019a4 <RCC_HCLKConfig>:
  *     @arg RCC_SYSCLK_Div256: AHB clock = SYSCLK/256
  *     @arg RCC_SYSCLK_Div512: AHB clock = SYSCLK/512
  * @retval None
  */
void RCC_HCLKConfig(uint32_t RCC_SYSCLK)
{
 80019a4:	b480      	push	{r7}
 80019a6:	b085      	sub	sp, #20
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 80019ac:	2300      	movs	r3, #0
 80019ae:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_HCLK(RCC_SYSCLK));
  tmpreg = RCC->CFGR;
 80019b0:	4b09      	ldr	r3, [pc, #36]	; (80019d8 <RCC_HCLKConfig+0x34>)
 80019b2:	685b      	ldr	r3, [r3, #4]
 80019b4:	60fb      	str	r3, [r7, #12]
  /* Clear HPRE[3:0] bits */
  tmpreg &= CFGR_HPRE_Reset_Mask;
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80019bc:	60fb      	str	r3, [r7, #12]
  /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
  tmpreg |= RCC_SYSCLK;
 80019be:	68fa      	ldr	r2, [r7, #12]
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	4313      	orrs	r3, r2
 80019c4:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
 80019c6:	4a04      	ldr	r2, [pc, #16]	; (80019d8 <RCC_HCLKConfig+0x34>)
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	6053      	str	r3, [r2, #4]
}
 80019cc:	bf00      	nop
 80019ce:	3714      	adds	r7, #20
 80019d0:	46bd      	mov	sp, r7
 80019d2:	bc80      	pop	{r7}
 80019d4:	4770      	bx	lr
 80019d6:	bf00      	nop
 80019d8:	40021000 	.word	0x40021000

080019dc <RCC_PCLK1Config>:
  *     @arg RCC_HCLK_Div8: APB1 clock = HCLK/8
  *     @arg RCC_HCLK_Div16: APB1 clock = HCLK/16
  * @retval None
  */
void RCC_PCLK1Config(uint32_t RCC_HCLK)
{
 80019dc:	b480      	push	{r7}
 80019de:	b085      	sub	sp, #20
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 80019e4:	2300      	movs	r3, #0
 80019e6:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));
  tmpreg = RCC->CFGR;
 80019e8:	4b09      	ldr	r3, [pc, #36]	; (8001a10 <RCC_PCLK1Config+0x34>)
 80019ea:	685b      	ldr	r3, [r3, #4]
 80019ec:	60fb      	str	r3, [r7, #12]
  /* Clear PPRE1[2:0] bits */
  tmpreg &= CFGR_PPRE1_Reset_Mask;
 80019ee:	68fb      	ldr	r3, [r7, #12]
 80019f0:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80019f4:	60fb      	str	r3, [r7, #12]
  /* Set PPRE1[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK;
 80019f6:	68fa      	ldr	r2, [r7, #12]
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	4313      	orrs	r3, r2
 80019fc:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
 80019fe:	4a04      	ldr	r2, [pc, #16]	; (8001a10 <RCC_PCLK1Config+0x34>)
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	6053      	str	r3, [r2, #4]
}
 8001a04:	bf00      	nop
 8001a06:	3714      	adds	r7, #20
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	bc80      	pop	{r7}
 8001a0c:	4770      	bx	lr
 8001a0e:	bf00      	nop
 8001a10:	40021000 	.word	0x40021000

08001a14 <RCC_PCLK2Config>:
  *     @arg RCC_HCLK_Div8: APB2 clock = HCLK/8
  *     @arg RCC_HCLK_Div16: APB2 clock = HCLK/16
  * @retval None
  */
void RCC_PCLK2Config(uint32_t RCC_HCLK)
{
 8001a14:	b480      	push	{r7}
 8001a16:	b085      	sub	sp, #20
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));
  tmpreg = RCC->CFGR;
 8001a20:	4b09      	ldr	r3, [pc, #36]	; (8001a48 <RCC_PCLK2Config+0x34>)
 8001a22:	685b      	ldr	r3, [r3, #4]
 8001a24:	60fb      	str	r3, [r7, #12]
  /* Clear PPRE2[2:0] bits */
  tmpreg &= CFGR_PPRE2_Reset_Mask;
 8001a26:	68fb      	ldr	r3, [r7, #12]
 8001a28:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8001a2c:	60fb      	str	r3, [r7, #12]
  /* Set PPRE2[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK << 3;
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	00db      	lsls	r3, r3, #3
 8001a32:	68fa      	ldr	r2, [r7, #12]
 8001a34:	4313      	orrs	r3, r2
 8001a36:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8001a38:	4a03      	ldr	r2, [pc, #12]	; (8001a48 <RCC_PCLK2Config+0x34>)
 8001a3a:	68fb      	ldr	r3, [r7, #12]
 8001a3c:	6053      	str	r3, [r2, #4]
}
 8001a3e:	bf00      	nop
 8001a40:	3714      	adds	r7, #20
 8001a42:	46bd      	mov	sp, r7
 8001a44:	bc80      	pop	{r7}
 8001a46:	4770      	bx	lr
 8001a48:	40021000 	.word	0x40021000

08001a4c <RCC_GetClocksFreq>:
  * @note   The result of this function could be not correct when using 
  *         fractional value for HSE crystal.  
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8001a4c:	b480      	push	{r7}
 8001a4e:	b087      	sub	sp, #28
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, pllmull = 0, pllsource = 0, presc = 0;
 8001a54:	2300      	movs	r3, #0
 8001a56:	617b      	str	r3, [r7, #20]
 8001a58:	2300      	movs	r3, #0
 8001a5a:	613b      	str	r3, [r7, #16]
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	60fb      	str	r3, [r7, #12]
 8001a60:	2300      	movs	r3, #0
 8001a62:	60bb      	str	r3, [r7, #8]
#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
  uint32_t prediv1factor = 0;
#endif
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 8001a64:	4b4c      	ldr	r3, [pc, #304]	; (8001b98 <RCC_GetClocksFreq+0x14c>)
 8001a66:	685b      	ldr	r3, [r3, #4]
 8001a68:	f003 030c 	and.w	r3, r3, #12
 8001a6c:	617b      	str	r3, [r7, #20]
  
  switch (tmp)
 8001a6e:	697b      	ldr	r3, [r7, #20]
 8001a70:	2b04      	cmp	r3, #4
 8001a72:	d007      	beq.n	8001a84 <RCC_GetClocksFreq+0x38>
 8001a74:	2b08      	cmp	r3, #8
 8001a76:	d009      	beq.n	8001a8c <RCC_GetClocksFreq+0x40>
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d133      	bne.n	8001ae4 <RCC_GetClocksFreq+0x98>
  {
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	4a47      	ldr	r2, [pc, #284]	; (8001b9c <RCC_GetClocksFreq+0x150>)
 8001a80:	601a      	str	r2, [r3, #0]
      break;
 8001a82:	e033      	b.n	8001aec <RCC_GetClocksFreq+0xa0>
    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	4a45      	ldr	r2, [pc, #276]	; (8001b9c <RCC_GetClocksFreq+0x150>)
 8001a88:	601a      	str	r2, [r3, #0]
      break;
 8001a8a:	e02f      	b.n	8001aec <RCC_GetClocksFreq+0xa0>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 8001a8c:	4b42      	ldr	r3, [pc, #264]	; (8001b98 <RCC_GetClocksFreq+0x14c>)
 8001a8e:	685b      	ldr	r3, [r3, #4]
 8001a90:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8001a94:	613b      	str	r3, [r7, #16]
      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 8001a96:	4b40      	ldr	r3, [pc, #256]	; (8001b98 <RCC_GetClocksFreq+0x14c>)
 8001a98:	685b      	ldr	r3, [r3, #4]
 8001a9a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a9e:	60fb      	str	r3, [r7, #12]
      
#ifndef STM32F10X_CL      
      pllmull = ( pllmull >> 18) + 2;
 8001aa0:	693b      	ldr	r3, [r7, #16]
 8001aa2:	0c9b      	lsrs	r3, r3, #18
 8001aa4:	3302      	adds	r3, #2
 8001aa6:	613b      	str	r3, [r7, #16]
      
      if (pllsource == 0x00)
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d106      	bne.n	8001abc <RCC_GetClocksFreq+0x70>
      {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
        RCC_Clocks->SYSCLK_Frequency = (HSI_VALUE >> 1) * pllmull;
 8001aae:	693b      	ldr	r3, [r7, #16]
 8001ab0:	4a3b      	ldr	r2, [pc, #236]	; (8001ba0 <RCC_GetClocksFreq+0x154>)
 8001ab2:	fb02 f203 	mul.w	r2, r2, r3
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	601a      	str	r2, [r3, #0]
          pll2mull = ((RCC->CFGR2 & CFGR2_PLL2MUL) >> 8 ) + 2; 
          RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F10X_CL */ 
      break;
 8001aba:	e017      	b.n	8001aec <RCC_GetClocksFreq+0xa0>
        if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (uint32_t)RESET)
 8001abc:	4b36      	ldr	r3, [pc, #216]	; (8001b98 <RCC_GetClocksFreq+0x14c>)
 8001abe:	685b      	ldr	r3, [r3, #4]
 8001ac0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d006      	beq.n	8001ad6 <RCC_GetClocksFreq+0x8a>
          RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE >> 1) * pllmull;
 8001ac8:	693b      	ldr	r3, [r7, #16]
 8001aca:	4a35      	ldr	r2, [pc, #212]	; (8001ba0 <RCC_GetClocksFreq+0x154>)
 8001acc:	fb02 f203 	mul.w	r2, r2, r3
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	601a      	str	r2, [r3, #0]
      break;
 8001ad4:	e00a      	b.n	8001aec <RCC_GetClocksFreq+0xa0>
          RCC_Clocks->SYSCLK_Frequency = HSE_VALUE * pllmull;
 8001ad6:	693b      	ldr	r3, [r7, #16]
 8001ad8:	4a30      	ldr	r2, [pc, #192]	; (8001b9c <RCC_GetClocksFreq+0x150>)
 8001ada:	fb02 f203 	mul.w	r2, r2, r3
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	601a      	str	r2, [r3, #0]
      break;
 8001ae2:	e003      	b.n	8001aec <RCC_GetClocksFreq+0xa0>

    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	4a2d      	ldr	r2, [pc, #180]	; (8001b9c <RCC_GetClocksFreq+0x150>)
 8001ae8:	601a      	str	r2, [r3, #0]
      break;
 8001aea:	bf00      	nop
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 8001aec:	4b2a      	ldr	r3, [pc, #168]	; (8001b98 <RCC_GetClocksFreq+0x14c>)
 8001aee:	685b      	ldr	r3, [r3, #4]
 8001af0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001af4:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 4;
 8001af6:	697b      	ldr	r3, [r7, #20]
 8001af8:	091b      	lsrs	r3, r3, #4
 8001afa:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 8001afc:	4a29      	ldr	r2, [pc, #164]	; (8001ba4 <RCC_GetClocksFreq+0x158>)
 8001afe:	697b      	ldr	r3, [r7, #20]
 8001b00:	4413      	add	r3, r2
 8001b02:	781b      	ldrb	r3, [r3, #0]
 8001b04:	b2db      	uxtb	r3, r3
 8001b06:	60bb      	str	r3, [r7, #8]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681a      	ldr	r2, [r3, #0]
 8001b0c:	68bb      	ldr	r3, [r7, #8]
 8001b0e:	40da      	lsrs	r2, r3
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	605a      	str	r2, [r3, #4]
  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
 8001b14:	4b20      	ldr	r3, [pc, #128]	; (8001b98 <RCC_GetClocksFreq+0x14c>)
 8001b16:	685b      	ldr	r3, [r3, #4]
 8001b18:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001b1c:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 8;
 8001b1e:	697b      	ldr	r3, [r7, #20]
 8001b20:	0a1b      	lsrs	r3, r3, #8
 8001b22:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 8001b24:	4a1f      	ldr	r2, [pc, #124]	; (8001ba4 <RCC_GetClocksFreq+0x158>)
 8001b26:	697b      	ldr	r3, [r7, #20]
 8001b28:	4413      	add	r3, r2
 8001b2a:	781b      	ldrb	r3, [r3, #0]
 8001b2c:	b2db      	uxtb	r3, r3
 8001b2e:	60bb      	str	r3, [r7, #8]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	685a      	ldr	r2, [r3, #4]
 8001b34:	68bb      	ldr	r3, [r7, #8]
 8001b36:	40da      	lsrs	r2, r3
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	609a      	str	r2, [r3, #8]
  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
 8001b3c:	4b16      	ldr	r3, [pc, #88]	; (8001b98 <RCC_GetClocksFreq+0x14c>)
 8001b3e:	685b      	ldr	r3, [r3, #4]
 8001b40:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8001b44:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 11;
 8001b46:	697b      	ldr	r3, [r7, #20]
 8001b48:	0adb      	lsrs	r3, r3, #11
 8001b4a:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 8001b4c:	4a15      	ldr	r2, [pc, #84]	; (8001ba4 <RCC_GetClocksFreq+0x158>)
 8001b4e:	697b      	ldr	r3, [r7, #20]
 8001b50:	4413      	add	r3, r2
 8001b52:	781b      	ldrb	r3, [r3, #0]
 8001b54:	b2db      	uxtb	r3, r3
 8001b56:	60bb      	str	r3, [r7, #8]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	685a      	ldr	r2, [r3, #4]
 8001b5c:	68bb      	ldr	r3, [r7, #8]
 8001b5e:	40da      	lsrs	r2, r3
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	60da      	str	r2, [r3, #12]
  /* Get ADCCLK prescaler */
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
 8001b64:	4b0c      	ldr	r3, [pc, #48]	; (8001b98 <RCC_GetClocksFreq+0x14c>)
 8001b66:	685b      	ldr	r3, [r3, #4]
 8001b68:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001b6c:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 14;
 8001b6e:	697b      	ldr	r3, [r7, #20]
 8001b70:	0b9b      	lsrs	r3, r3, #14
 8001b72:	617b      	str	r3, [r7, #20]
  presc = ADCPrescTable[tmp];
 8001b74:	4a0c      	ldr	r2, [pc, #48]	; (8001ba8 <RCC_GetClocksFreq+0x15c>)
 8001b76:	697b      	ldr	r3, [r7, #20]
 8001b78:	4413      	add	r3, r2
 8001b7a:	781b      	ldrb	r3, [r3, #0]
 8001b7c:	b2db      	uxtb	r3, r3
 8001b7e:	60bb      	str	r3, [r7, #8]
  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	68da      	ldr	r2, [r3, #12]
 8001b84:	68bb      	ldr	r3, [r7, #8]
 8001b86:	fbb2 f2f3 	udiv	r2, r2, r3
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	611a      	str	r2, [r3, #16]
}
 8001b8e:	bf00      	nop
 8001b90:	371c      	adds	r7, #28
 8001b92:	46bd      	mov	sp, r7
 8001b94:	bc80      	pop	{r7}
 8001b96:	4770      	bx	lr
 8001b98:	40021000 	.word	0x40021000
 8001b9c:	007a1200 	.word	0x007a1200
 8001ba0:	003d0900 	.word	0x003d0900
 8001ba4:	20000200 	.word	0x20000200
 8001ba8:	20000210 	.word	0x20000210

08001bac <RCC_AHBPeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHBPeriphClockCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
{
 8001bac:	b480      	push	{r7}
 8001bae:	b083      	sub	sp, #12
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	6078      	str	r0, [r7, #4]
 8001bb4:	460b      	mov	r3, r1
 8001bb6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001bb8:	78fb      	ldrb	r3, [r7, #3]
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d006      	beq.n	8001bcc <RCC_AHBPeriphClockCmd+0x20>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 8001bbe:	4b09      	ldr	r3, [pc, #36]	; (8001be4 <RCC_AHBPeriphClockCmd+0x38>)
 8001bc0:	695a      	ldr	r2, [r3, #20]
 8001bc2:	4908      	ldr	r1, [pc, #32]	; (8001be4 <RCC_AHBPeriphClockCmd+0x38>)
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	4313      	orrs	r3, r2
 8001bc8:	614b      	str	r3, [r1, #20]
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
  }
}
 8001bca:	e006      	b.n	8001bda <RCC_AHBPeriphClockCmd+0x2e>
    RCC->AHBENR &= ~RCC_AHBPeriph;
 8001bcc:	4b05      	ldr	r3, [pc, #20]	; (8001be4 <RCC_AHBPeriphClockCmd+0x38>)
 8001bce:	695a      	ldr	r2, [r3, #20]
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	43db      	mvns	r3, r3
 8001bd4:	4903      	ldr	r1, [pc, #12]	; (8001be4 <RCC_AHBPeriphClockCmd+0x38>)
 8001bd6:	4013      	ands	r3, r2
 8001bd8:	614b      	str	r3, [r1, #20]
}
 8001bda:	bf00      	nop
 8001bdc:	370c      	adds	r7, #12
 8001bde:	46bd      	mov	sp, r7
 8001be0:	bc80      	pop	{r7}
 8001be2:	4770      	bx	lr
 8001be4:	40021000 	.word	0x40021000

08001be8 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8001be8:	b480      	push	{r7}
 8001bea:	b083      	sub	sp, #12
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]
 8001bf0:	460b      	mov	r3, r1
 8001bf2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001bf4:	78fb      	ldrb	r3, [r7, #3]
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d006      	beq.n	8001c08 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8001bfa:	4b09      	ldr	r3, [pc, #36]	; (8001c20 <RCC_APB2PeriphClockCmd+0x38>)
 8001bfc:	699a      	ldr	r2, [r3, #24]
 8001bfe:	4908      	ldr	r1, [pc, #32]	; (8001c20 <RCC_APB2PeriphClockCmd+0x38>)
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	4313      	orrs	r3, r2
 8001c04:	618b      	str	r3, [r1, #24]
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 8001c06:	e006      	b.n	8001c16 <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8001c08:	4b05      	ldr	r3, [pc, #20]	; (8001c20 <RCC_APB2PeriphClockCmd+0x38>)
 8001c0a:	699a      	ldr	r2, [r3, #24]
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	43db      	mvns	r3, r3
 8001c10:	4903      	ldr	r1, [pc, #12]	; (8001c20 <RCC_APB2PeriphClockCmd+0x38>)
 8001c12:	4013      	ands	r3, r2
 8001c14:	618b      	str	r3, [r1, #24]
}
 8001c16:	bf00      	nop
 8001c18:	370c      	adds	r7, #12
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	bc80      	pop	{r7}
 8001c1e:	4770      	bx	lr
 8001c20:	40021000 	.word	0x40021000

08001c24 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8001c24:	b480      	push	{r7}
 8001c26:	b083      	sub	sp, #12
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	6078      	str	r0, [r7, #4]
 8001c2c:	460b      	mov	r3, r1
 8001c2e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001c30:	78fb      	ldrb	r3, [r7, #3]
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d006      	beq.n	8001c44 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8001c36:	4b09      	ldr	r3, [pc, #36]	; (8001c5c <RCC_APB1PeriphClockCmd+0x38>)
 8001c38:	69da      	ldr	r2, [r3, #28]
 8001c3a:	4908      	ldr	r1, [pc, #32]	; (8001c5c <RCC_APB1PeriphClockCmd+0x38>)
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	4313      	orrs	r3, r2
 8001c40:	61cb      	str	r3, [r1, #28]
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 8001c42:	e006      	b.n	8001c52 <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8001c44:	4b05      	ldr	r3, [pc, #20]	; (8001c5c <RCC_APB1PeriphClockCmd+0x38>)
 8001c46:	69da      	ldr	r2, [r3, #28]
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	43db      	mvns	r3, r3
 8001c4c:	4903      	ldr	r1, [pc, #12]	; (8001c5c <RCC_APB1PeriphClockCmd+0x38>)
 8001c4e:	4013      	ands	r3, r2
 8001c50:	61cb      	str	r3, [r1, #28]
}
 8001c52:	bf00      	nop
 8001c54:	370c      	adds	r7, #12
 8001c56:	46bd      	mov	sp, r7
 8001c58:	bc80      	pop	{r7}
 8001c5a:	4770      	bx	lr
 8001c5c:	40021000 	.word	0x40021000

08001c60 <RCC_APB2PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8001c60:	b480      	push	{r7}
 8001c62:	b083      	sub	sp, #12
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	6078      	str	r0, [r7, #4]
 8001c68:	460b      	mov	r3, r1
 8001c6a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001c6c:	78fb      	ldrb	r3, [r7, #3]
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d006      	beq.n	8001c80 <RCC_APB2PeriphResetCmd+0x20>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 8001c72:	4b09      	ldr	r3, [pc, #36]	; (8001c98 <RCC_APB2PeriphResetCmd+0x38>)
 8001c74:	68da      	ldr	r2, [r3, #12]
 8001c76:	4908      	ldr	r1, [pc, #32]	; (8001c98 <RCC_APB2PeriphResetCmd+0x38>)
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	4313      	orrs	r3, r2
 8001c7c:	60cb      	str	r3, [r1, #12]
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
  }
}
 8001c7e:	e006      	b.n	8001c8e <RCC_APB2PeriphResetCmd+0x2e>
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 8001c80:	4b05      	ldr	r3, [pc, #20]	; (8001c98 <RCC_APB2PeriphResetCmd+0x38>)
 8001c82:	68da      	ldr	r2, [r3, #12]
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	43db      	mvns	r3, r3
 8001c88:	4903      	ldr	r1, [pc, #12]	; (8001c98 <RCC_APB2PeriphResetCmd+0x38>)
 8001c8a:	4013      	ands	r3, r2
 8001c8c:	60cb      	str	r3, [r1, #12]
}
 8001c8e:	bf00      	nop
 8001c90:	370c      	adds	r7, #12
 8001c92:	46bd      	mov	sp, r7
 8001c94:	bc80      	pop	{r7}
 8001c96:	4770      	bx	lr
 8001c98:	40021000 	.word	0x40021000

08001c9c <RCC_APB1PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8001c9c:	b480      	push	{r7}
 8001c9e:	b083      	sub	sp, #12
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	6078      	str	r0, [r7, #4]
 8001ca4:	460b      	mov	r3, r1
 8001ca6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001ca8:	78fb      	ldrb	r3, [r7, #3]
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d006      	beq.n	8001cbc <RCC_APB1PeriphResetCmd+0x20>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 8001cae:	4b09      	ldr	r3, [pc, #36]	; (8001cd4 <RCC_APB1PeriphResetCmd+0x38>)
 8001cb0:	691a      	ldr	r2, [r3, #16]
 8001cb2:	4908      	ldr	r1, [pc, #32]	; (8001cd4 <RCC_APB1PeriphResetCmd+0x38>)
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	4313      	orrs	r3, r2
 8001cb8:	610b      	str	r3, [r1, #16]
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
  }
}
 8001cba:	e006      	b.n	8001cca <RCC_APB1PeriphResetCmd+0x2e>
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 8001cbc:	4b05      	ldr	r3, [pc, #20]	; (8001cd4 <RCC_APB1PeriphResetCmd+0x38>)
 8001cbe:	691a      	ldr	r2, [r3, #16]
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	43db      	mvns	r3, r3
 8001cc4:	4903      	ldr	r1, [pc, #12]	; (8001cd4 <RCC_APB1PeriphResetCmd+0x38>)
 8001cc6:	4013      	ands	r3, r2
 8001cc8:	610b      	str	r3, [r1, #16]
}
 8001cca:	bf00      	nop
 8001ccc:	370c      	adds	r7, #12
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	bc80      	pop	{r7}
 8001cd2:	4770      	bx	lr
 8001cd4:	40021000 	.word	0x40021000

08001cd8 <RCC_GetFlagStatus>:
  *     @arg RCC_FLAG_LPWRRST: Low Power reset
  *   
  * @retval The new state of RCC_FLAG (SET or RESET).
  */
FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)
{
 8001cd8:	b480      	push	{r7}
 8001cda:	b087      	sub	sp, #28
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	4603      	mov	r3, r0
 8001ce0:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0;
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	60fb      	str	r3, [r7, #12]
  uint32_t statusreg = 0;
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	617b      	str	r3, [r7, #20]
  FlagStatus bitstatus = RESET;
 8001cea:	2300      	movs	r3, #0
 8001cec:	74fb      	strb	r3, [r7, #19]
  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 8001cee:	79fb      	ldrb	r3, [r7, #7]
 8001cf0:	095b      	lsrs	r3, r3, #5
 8001cf2:	b2db      	uxtb	r3, r3
 8001cf4:	60fb      	str	r3, [r7, #12]
  if (tmp == 1)               /* The flag to check is in CR register */
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	2b01      	cmp	r3, #1
 8001cfa:	d103      	bne.n	8001d04 <RCC_GetFlagStatus+0x2c>
  {
    statusreg = RCC->CR;
 8001cfc:	4b12      	ldr	r3, [pc, #72]	; (8001d48 <RCC_GetFlagStatus+0x70>)
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	617b      	str	r3, [r7, #20]
 8001d02:	e009      	b.n	8001d18 <RCC_GetFlagStatus+0x40>
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	2b02      	cmp	r3, #2
 8001d08:	d103      	bne.n	8001d12 <RCC_GetFlagStatus+0x3a>
  {
    statusreg = RCC->BDCR;
 8001d0a:	4b0f      	ldr	r3, [pc, #60]	; (8001d48 <RCC_GetFlagStatus+0x70>)
 8001d0c:	6a1b      	ldr	r3, [r3, #32]
 8001d0e:	617b      	str	r3, [r7, #20]
 8001d10:	e002      	b.n	8001d18 <RCC_GetFlagStatus+0x40>
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
 8001d12:	4b0d      	ldr	r3, [pc, #52]	; (8001d48 <RCC_GetFlagStatus+0x70>)
 8001d14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d16:	617b      	str	r3, [r7, #20]
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_Mask;
 8001d18:	79fb      	ldrb	r3, [r7, #7]
 8001d1a:	f003 031f 	and.w	r3, r3, #31
 8001d1e:	60fb      	str	r3, [r7, #12]
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 8001d20:	697a      	ldr	r2, [r7, #20]
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	fa22 f303 	lsr.w	r3, r2, r3
 8001d28:	f003 0301 	and.w	r3, r3, #1
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d002      	beq.n	8001d36 <RCC_GetFlagStatus+0x5e>
  {
    bitstatus = SET;
 8001d30:	2301      	movs	r3, #1
 8001d32:	74fb      	strb	r3, [r7, #19]
 8001d34:	e001      	b.n	8001d3a <RCC_GetFlagStatus+0x62>
  }
  else
  {
    bitstatus = RESET;
 8001d36:	2300      	movs	r3, #0
 8001d38:	74fb      	strb	r3, [r7, #19]
  }

  /* Return the flag status */
  return bitstatus;
 8001d3a:	7cfb      	ldrb	r3, [r7, #19]
}
 8001d3c:	4618      	mov	r0, r3
 8001d3e:	371c      	adds	r7, #28
 8001d40:	46bd      	mov	sp, r7
 8001d42:	bc80      	pop	{r7}
 8001d44:	4770      	bx	lr
 8001d46:	bf00      	nop
 8001d48:	40021000 	.word	0x40021000

08001d4c <USART_DeInit>:
  *   This parameter can be one of the following values: 
  *      USART1, USART2, USART3, UART4 or UART5.
  * @retval None
  */
void USART_DeInit(USART_TypeDef* USARTx)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b082      	sub	sp, #8
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  if (USARTx == USART1)
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	4a26      	ldr	r2, [pc, #152]	; (8001df0 <USART_DeInit+0xa4>)
 8001d58:	4293      	cmp	r3, r2
 8001d5a:	d10a      	bne.n	8001d72 <USART_DeInit+0x26>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
 8001d5c:	2101      	movs	r1, #1
 8001d5e:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001d62:	f7ff ff7d 	bl	8001c60 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, DISABLE);
 8001d66:	2100      	movs	r1, #0
 8001d68:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001d6c:	f7ff ff78 	bl	8001c60 <RCC_APB2PeriphResetCmd>
    { 
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
    }
  }
}
 8001d70:	e03a      	b.n	8001de8 <USART_DeInit+0x9c>
  else if (USARTx == USART2)
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	4a1f      	ldr	r2, [pc, #124]	; (8001df4 <USART_DeInit+0xa8>)
 8001d76:	4293      	cmp	r3, r2
 8001d78:	d10a      	bne.n	8001d90 <USART_DeInit+0x44>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, ENABLE);
 8001d7a:	2101      	movs	r1, #1
 8001d7c:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8001d80:	f7ff ff8c 	bl	8001c9c <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
 8001d84:	2100      	movs	r1, #0
 8001d86:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8001d8a:	f7ff ff87 	bl	8001c9c <RCC_APB1PeriphResetCmd>
}
 8001d8e:	e02b      	b.n	8001de8 <USART_DeInit+0x9c>
  else if (USARTx == USART3)
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	4a19      	ldr	r2, [pc, #100]	; (8001df8 <USART_DeInit+0xac>)
 8001d94:	4293      	cmp	r3, r2
 8001d96:	d10a      	bne.n	8001dae <USART_DeInit+0x62>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, ENABLE);
 8001d98:	2101      	movs	r1, #1
 8001d9a:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8001d9e:	f7ff ff7d 	bl	8001c9c <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
 8001da2:	2100      	movs	r1, #0
 8001da4:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8001da8:	f7ff ff78 	bl	8001c9c <RCC_APB1PeriphResetCmd>
}
 8001dac:	e01c      	b.n	8001de8 <USART_DeInit+0x9c>
  else if (USARTx == UART4)
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	4a12      	ldr	r2, [pc, #72]	; (8001dfc <USART_DeInit+0xb0>)
 8001db2:	4293      	cmp	r3, r2
 8001db4:	d10a      	bne.n	8001dcc <USART_DeInit+0x80>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, ENABLE);
 8001db6:	2101      	movs	r1, #1
 8001db8:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8001dbc:	f7ff ff6e 	bl	8001c9c <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
 8001dc0:	2100      	movs	r1, #0
 8001dc2:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8001dc6:	f7ff ff69 	bl	8001c9c <RCC_APB1PeriphResetCmd>
}
 8001dca:	e00d      	b.n	8001de8 <USART_DeInit+0x9c>
    if (USARTx == UART5)
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	4a0c      	ldr	r2, [pc, #48]	; (8001e00 <USART_DeInit+0xb4>)
 8001dd0:	4293      	cmp	r3, r2
 8001dd2:	d109      	bne.n	8001de8 <USART_DeInit+0x9c>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
 8001dd4:	2101      	movs	r1, #1
 8001dd6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8001dda:	f7ff ff5f 	bl	8001c9c <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
 8001dde:	2100      	movs	r1, #0
 8001de0:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8001de4:	f7ff ff5a 	bl	8001c9c <RCC_APB1PeriphResetCmd>
}
 8001de8:	bf00      	nop
 8001dea:	3708      	adds	r7, #8
 8001dec:	46bd      	mov	sp, r7
 8001dee:	bd80      	pop	{r7, pc}
 8001df0:	40013800 	.word	0x40013800
 8001df4:	40004400 	.word	0x40004400
 8001df8:	40004800 	.word	0x40004800
 8001dfc:	40004c00 	.word	0x40004c00
 8001e00:	40005000 	.word	0x40005000

08001e04 <USART_Init>:
  *         that contains the configuration information for the specified USART 
  *         peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b08c      	sub	sp, #48	; 0x30
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]
 8001e0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 8001e0e:	2300      	movs	r3, #0
 8001e10:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001e12:	2300      	movs	r3, #0
 8001e14:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t integerdivider = 0x00;
 8001e16:	2300      	movs	r3, #0
 8001e18:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t fractionaldivider = 0x00;
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	623b      	str	r3, [r7, #32]
  uint32_t usartxbase = 0;
 8001e1e:	2300      	movs	r3, #0
 8001e20:	61fb      	str	r3, [r7, #28]
  if (USART_InitStruct->USART_HardwareFlowControl != USART_HardwareFlowControl_None)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }

  usartxbase = (uint32_t)USARTx;
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	61fb      	str	r3, [r7, #28]

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	8a1b      	ldrh	r3, [r3, #16]
 8001e2a:	b29b      	uxth	r3, r3
 8001e2c:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;
 8001e2e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001e30:	f64c 73ff 	movw	r3, #53247	; 0xcfff
 8001e34:	4013      	ands	r3, r2
 8001e36:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8001e38:	683b      	ldr	r3, [r7, #0]
 8001e3a:	88db      	ldrh	r3, [r3, #6]
 8001e3c:	461a      	mov	r2, r3
 8001e3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e40:	4313      	orrs	r3, r2
 8001e42:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8001e44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e46:	b29a      	uxth	r2, r3
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	899b      	ldrh	r3, [r3, #12]
 8001e50:	b29b      	uxth	r3, r3
 8001e52:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 8001e54:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001e56:	f64e 13f3 	movw	r3, #59891	; 0xe9f3
 8001e5a:	4013      	ands	r3, r2
 8001e5c:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8001e5e:	683b      	ldr	r3, [r7, #0]
 8001e60:	889a      	ldrh	r2, [r3, #4]
 8001e62:	683b      	ldr	r3, [r7, #0]
 8001e64:	891b      	ldrh	r3, [r3, #8]
 8001e66:	4313      	orrs	r3, r2
 8001e68:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 8001e6a:	683b      	ldr	r3, [r7, #0]
 8001e6c:	895b      	ldrh	r3, [r3, #10]
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8001e6e:	4313      	orrs	r3, r2
 8001e70:	b29b      	uxth	r3, r3
 8001e72:	461a      	mov	r2, r3
 8001e74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e76:	4313      	orrs	r3, r2
 8001e78:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 8001e7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e7c:	b29a      	uxth	r2, r3
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	8a9b      	ldrh	r3, [r3, #20]
 8001e86:	b29b      	uxth	r3, r3
 8001e88:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;
 8001e8a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001e8c:	f64f 43ff 	movw	r3, #64767	; 0xfcff
 8001e90:	4013      	ands	r3, r2
 8001e92:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8001e94:	683b      	ldr	r3, [r7, #0]
 8001e96:	899b      	ldrh	r3, [r3, #12]
 8001e98:	461a      	mov	r2, r3
 8001e9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e9c:	4313      	orrs	r3, r2
 8001e9e:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 8001ea0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ea2:	b29a      	uxth	r2, r3
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8001ea8:	f107 0308 	add.w	r3, r7, #8
 8001eac:	4618      	mov	r0, r3
 8001eae:	f7ff fdcd 	bl	8001a4c <RCC_GetClocksFreq>
  if (usartxbase == USART1_BASE)
 8001eb2:	69fb      	ldr	r3, [r7, #28]
 8001eb4:	4a2e      	ldr	r2, [pc, #184]	; (8001f70 <USART_Init+0x16c>)
 8001eb6:	4293      	cmp	r3, r2
 8001eb8:	d102      	bne.n	8001ec0 <USART_Init+0xbc>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8001eba:	697b      	ldr	r3, [r7, #20]
 8001ebc:	62bb      	str	r3, [r7, #40]	; 0x28
 8001ebe:	e001      	b.n	8001ec4 <USART_Init+0xc0>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8001ec0:	693b      	ldr	r3, [r7, #16]
 8001ec2:	62bb      	str	r3, [r7, #40]	; 0x28
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	899b      	ldrh	r3, [r3, #12]
 8001ec8:	b29b      	uxth	r3, r3
 8001eca:	b21b      	sxth	r3, r3
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	da0c      	bge.n	8001eea <USART_Init+0xe6>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8001ed0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001ed2:	4613      	mov	r3, r2
 8001ed4:	009b      	lsls	r3, r3, #2
 8001ed6:	4413      	add	r3, r2
 8001ed8:	009a      	lsls	r2, r3, #2
 8001eda:	441a      	add	r2, r3
 8001edc:	683b      	ldr	r3, [r7, #0]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	005b      	lsls	r3, r3, #1
 8001ee2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ee6:	627b      	str	r3, [r7, #36]	; 0x24
 8001ee8:	e00b      	b.n	8001f02 <USART_Init+0xfe>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 8001eea:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001eec:	4613      	mov	r3, r2
 8001eee:	009b      	lsls	r3, r3, #2
 8001ef0:	4413      	add	r3, r2
 8001ef2:	009a      	lsls	r2, r3, #2
 8001ef4:	441a      	add	r2, r3
 8001ef6:	683b      	ldr	r3, [r7, #0]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	009b      	lsls	r3, r3, #2
 8001efc:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f00:	627b      	str	r3, [r7, #36]	; 0x24
  }
  tmpreg = (integerdivider / 100) << 4;
 8001f02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f04:	4a1b      	ldr	r2, [pc, #108]	; (8001f74 <USART_Init+0x170>)
 8001f06:	fba2 2303 	umull	r2, r3, r2, r3
 8001f0a:	095b      	lsrs	r3, r3, #5
 8001f0c:	011b      	lsls	r3, r3, #4
 8001f0e:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 8001f10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f12:	091b      	lsrs	r3, r3, #4
 8001f14:	2264      	movs	r2, #100	; 0x64
 8001f16:	fb02 f303 	mul.w	r3, r2, r3
 8001f1a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001f1c:	1ad3      	subs	r3, r2, r3
 8001f1e:	623b      	str	r3, [r7, #32]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	899b      	ldrh	r3, [r3, #12]
 8001f24:	b29b      	uxth	r3, r3
 8001f26:	b21b      	sxth	r3, r3
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	da0c      	bge.n	8001f46 <USART_Init+0x142>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 8001f2c:	6a3b      	ldr	r3, [r7, #32]
 8001f2e:	00db      	lsls	r3, r3, #3
 8001f30:	3332      	adds	r3, #50	; 0x32
 8001f32:	4a10      	ldr	r2, [pc, #64]	; (8001f74 <USART_Init+0x170>)
 8001f34:	fba2 2303 	umull	r2, r3, r2, r3
 8001f38:	095b      	lsrs	r3, r3, #5
 8001f3a:	f003 0307 	and.w	r3, r3, #7
 8001f3e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001f40:	4313      	orrs	r3, r2
 8001f42:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001f44:	e00b      	b.n	8001f5e <USART_Init+0x15a>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 8001f46:	6a3b      	ldr	r3, [r7, #32]
 8001f48:	011b      	lsls	r3, r3, #4
 8001f4a:	3332      	adds	r3, #50	; 0x32
 8001f4c:	4a09      	ldr	r2, [pc, #36]	; (8001f74 <USART_Init+0x170>)
 8001f4e:	fba2 2303 	umull	r2, r3, r2, r3
 8001f52:	095b      	lsrs	r3, r3, #5
 8001f54:	f003 030f 	and.w	r3, r3, #15
 8001f58:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001f5a:	4313      	orrs	r3, r2
 8001f5c:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  
  /* Write to USART BRR */
  USARTx->BRR = (uint16_t)tmpreg;
 8001f5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f60:	b29a      	uxth	r2, r3
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	811a      	strh	r2, [r3, #8]
}
 8001f66:	bf00      	nop
 8001f68:	3730      	adds	r7, #48	; 0x30
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	bd80      	pop	{r7, pc}
 8001f6e:	bf00      	nop
 8001f70:	40013800 	.word	0x40013800
 8001f74:	51eb851f 	.word	0x51eb851f

08001f78 <USART_ClockInit>:
  *         USART peripheral.  
  * @note The Smart Card and Synchronous modes are not available for UART4 and UART5.
  * @retval None
  */
void USART_ClockInit(USART_TypeDef* USARTx, USART_ClockInitTypeDef* USART_ClockInitStruct)
{
 8001f78:	b480      	push	{r7}
 8001f7a:	b085      	sub	sp, #20
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]
 8001f80:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00;
 8001f82:	2300      	movs	r3, #0
 8001f84:	60fb      	str	r3, [r7, #12]
  assert_param(IS_USART_CPOL(USART_ClockInitStruct->USART_CPOL));
  assert_param(IS_USART_CPHA(USART_ClockInitStruct->USART_CPHA));
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	8a1b      	ldrh	r3, [r3, #16]
 8001f8a:	b29b      	uxth	r3, r3
 8001f8c:	60fb      	str	r3, [r7, #12]
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= CR2_CLOCK_CLEAR_Mask;
 8001f8e:	68fa      	ldr	r2, [r7, #12]
 8001f90:	f24f 03ff 	movw	r3, #61695	; 0xf0ff
 8001f94:	4013      	ands	r3, r2
 8001f96:	60fb      	str	r3, [r7, #12]
  /* Configure the USART Clock, CPOL, CPHA and LastBit ------------*/
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
 8001f98:	683b      	ldr	r3, [r7, #0]
 8001f9a:	881a      	ldrh	r2, [r3, #0]
 8001f9c:	683b      	ldr	r3, [r7, #0]
 8001f9e:	885b      	ldrh	r3, [r3, #2]
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 8001fa0:	4313      	orrs	r3, r2
 8001fa2:	b29a      	uxth	r2, r3
 8001fa4:	683b      	ldr	r3, [r7, #0]
 8001fa6:	889b      	ldrh	r3, [r3, #4]
 8001fa8:	4313      	orrs	r3, r2
 8001faa:	b29a      	uxth	r2, r3
 8001fac:	683b      	ldr	r3, [r7, #0]
 8001fae:	88db      	ldrh	r3, [r3, #6]
 8001fb0:	4313      	orrs	r3, r2
 8001fb2:	b29b      	uxth	r3, r3
 8001fb4:	461a      	mov	r2, r3
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	4313      	orrs	r3, r2
 8001fba:	60fb      	str	r3, [r7, #12]
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	b29a      	uxth	r2, r3
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	821a      	strh	r2, [r3, #16]
}
 8001fc4:	bf00      	nop
 8001fc6:	3714      	adds	r7, #20
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	bc80      	pop	{r7}
 8001fcc:	4770      	bx	lr

08001fce <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8001fce:	b480      	push	{r7}
 8001fd0:	b083      	sub	sp, #12
 8001fd2:	af00      	add	r7, sp, #0
 8001fd4:	6078      	str	r0, [r7, #4]
 8001fd6:	460b      	mov	r3, r1
 8001fd8:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001fda:	78fb      	ldrb	r3, [r7, #3]
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d008      	beq.n	8001ff2 <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	899b      	ldrh	r3, [r3, #12]
 8001fe4:	b29b      	uxth	r3, r3
 8001fe6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001fea:	b29a      	uxth	r2, r3
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= CR1_UE_Reset;
  }
}
 8001ff0:	e007      	b.n	8002002 <USART_Cmd+0x34>
    USARTx->CR1 &= CR1_UE_Reset;
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	899b      	ldrh	r3, [r3, #12]
 8001ff6:	b29b      	uxth	r3, r3
 8001ff8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001ffc:	b29a      	uxth	r2, r3
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	819a      	strh	r2, [r3, #12]
}
 8002002:	bf00      	nop
 8002004:	370c      	adds	r7, #12
 8002006:	46bd      	mov	sp, r7
 8002008:	bc80      	pop	{r7}
 800200a:	4770      	bx	lr

0800200c <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 800200c:	b480      	push	{r7}
 800200e:	b087      	sub	sp, #28
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
 8002014:	460b      	mov	r3, r1
 8002016:	807b      	strh	r3, [r7, #2]
 8002018:	4613      	mov	r3, r2
 800201a:	707b      	strb	r3, [r7, #1]
  uint32_t usartreg = 0x00, itpos = 0x00, itmask = 0x00;
 800201c:	2300      	movs	r3, #0
 800201e:	613b      	str	r3, [r7, #16]
 8002020:	2300      	movs	r3, #0
 8002022:	60fb      	str	r3, [r7, #12]
 8002024:	2300      	movs	r3, #0
 8002026:	60bb      	str	r3, [r7, #8]
  uint32_t usartxbase = 0x00;
 8002028:	2300      	movs	r3, #0
 800202a:	617b      	str	r3, [r7, #20]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }   
  
  usartxbase = (uint32_t)USARTx;
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	617b      	str	r3, [r7, #20]

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8002030:	887b      	ldrh	r3, [r7, #2]
 8002032:	b2db      	uxtb	r3, r3
 8002034:	095b      	lsrs	r3, r3, #5
 8002036:	b2db      	uxtb	r3, r3
 8002038:	613b      	str	r3, [r7, #16]

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;
 800203a:	887b      	ldrh	r3, [r7, #2]
 800203c:	f003 031f 	and.w	r3, r3, #31
 8002040:	60fb      	str	r3, [r7, #12]
  itmask = (((uint32_t)0x01) << itpos);
 8002042:	2201      	movs	r2, #1
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	fa02 f303 	lsl.w	r3, r2, r3
 800204a:	60bb      	str	r3, [r7, #8]
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 800204c:	693b      	ldr	r3, [r7, #16]
 800204e:	2b01      	cmp	r3, #1
 8002050:	d103      	bne.n	800205a <USART_ITConfig+0x4e>
  {
    usartxbase += 0x0C;
 8002052:	697b      	ldr	r3, [r7, #20]
 8002054:	330c      	adds	r3, #12
 8002056:	617b      	str	r3, [r7, #20]
 8002058:	e009      	b.n	800206e <USART_ITConfig+0x62>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 800205a:	693b      	ldr	r3, [r7, #16]
 800205c:	2b02      	cmp	r3, #2
 800205e:	d103      	bne.n	8002068 <USART_ITConfig+0x5c>
  {
    usartxbase += 0x10;
 8002060:	697b      	ldr	r3, [r7, #20]
 8002062:	3310      	adds	r3, #16
 8002064:	617b      	str	r3, [r7, #20]
 8002066:	e002      	b.n	800206e <USART_ITConfig+0x62>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 8002068:	697b      	ldr	r3, [r7, #20]
 800206a:	3314      	adds	r3, #20
 800206c:	617b      	str	r3, [r7, #20]
  }
  if (NewState != DISABLE)
 800206e:	787b      	ldrb	r3, [r7, #1]
 8002070:	2b00      	cmp	r3, #0
 8002072:	d006      	beq.n	8002082 <USART_ITConfig+0x76>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 8002074:	697b      	ldr	r3, [r7, #20]
 8002076:	6819      	ldr	r1, [r3, #0]
 8002078:	697b      	ldr	r3, [r7, #20]
 800207a:	68ba      	ldr	r2, [r7, #8]
 800207c:	430a      	orrs	r2, r1
 800207e:	601a      	str	r2, [r3, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
 8002080:	e006      	b.n	8002090 <USART_ITConfig+0x84>
    *(__IO uint32_t*)usartxbase &= ~itmask;
 8002082:	697b      	ldr	r3, [r7, #20]
 8002084:	6819      	ldr	r1, [r3, #0]
 8002086:	68bb      	ldr	r3, [r7, #8]
 8002088:	43da      	mvns	r2, r3
 800208a:	697b      	ldr	r3, [r7, #20]
 800208c:	400a      	ands	r2, r1
 800208e:	601a      	str	r2, [r3, #0]
}
 8002090:	bf00      	nop
 8002092:	371c      	adds	r7, #28
 8002094:	46bd      	mov	sp, r7
 8002096:	bc80      	pop	{r7}
 8002098:	4770      	bx	lr

0800209a <USART_DMACmd>:
  * @note The DMA mode is not available for UART5 except in the STM32
  *       High density value line devices(STM32F10X_HD_VL).  
  * @retval None
  */
void USART_DMACmd(USART_TypeDef* USARTx, uint16_t USART_DMAReq, FunctionalState NewState)
{
 800209a:	b480      	push	{r7}
 800209c:	b083      	sub	sp, #12
 800209e:	af00      	add	r7, sp, #0
 80020a0:	6078      	str	r0, [r7, #4]
 80020a2:	460b      	mov	r3, r1
 80020a4:	807b      	strh	r3, [r7, #2]
 80020a6:	4613      	mov	r3, r2
 80020a8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DMAREQ(USART_DMAReq));  
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  if (NewState != DISABLE)
 80020aa:	787b      	ldrb	r3, [r7, #1]
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d008      	beq.n	80020c2 <USART_DMACmd+0x28>
  {
    /* Enable the DMA transfer for selected requests by setting the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 |= USART_DMAReq;
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	8a9b      	ldrh	r3, [r3, #20]
 80020b4:	b29a      	uxth	r2, r3
 80020b6:	887b      	ldrh	r3, [r7, #2]
 80020b8:	4313      	orrs	r3, r2
 80020ba:	b29a      	uxth	r2, r3
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	829a      	strh	r2, [r3, #20]
  {
    /* Disable the DMA transfer for selected requests by clearing the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 &= (uint16_t)~USART_DMAReq;
  }
}
 80020c0:	e009      	b.n	80020d6 <USART_DMACmd+0x3c>
    USARTx->CR3 &= (uint16_t)~USART_DMAReq;
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	8a9b      	ldrh	r3, [r3, #20]
 80020c6:	b29a      	uxth	r2, r3
 80020c8:	887b      	ldrh	r3, [r7, #2]
 80020ca:	43db      	mvns	r3, r3
 80020cc:	b29b      	uxth	r3, r3
 80020ce:	4013      	ands	r3, r2
 80020d0:	b29a      	uxth	r2, r3
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	829a      	strh	r2, [r3, #20]
}
 80020d6:	bf00      	nop
 80020d8:	370c      	adds	r7, #12
 80020da:	46bd      	mov	sp, r7
 80020dc:	bc80      	pop	{r7}
 80020de:	4770      	bx	lr

080020e0 <USART_ReceiveData>:
  *   This parameter can be one of the following values:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @retval The received data.
  */
uint16_t USART_ReceiveData(USART_TypeDef* USARTx)
{
 80020e0:	b480      	push	{r7}
 80020e2:	b083      	sub	sp, #12
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	889b      	ldrh	r3, [r3, #4]
 80020ec:	b29b      	uxth	r3, r3
 80020ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80020f2:	b29b      	uxth	r3, r3
}
 80020f4:	4618      	mov	r0, r3
 80020f6:	370c      	adds	r7, #12
 80020f8:	46bd      	mov	sp, r7
 80020fa:	bc80      	pop	{r7}
 80020fc:	4770      	bx	lr

080020fe <USART_GetITStatus>:
  *     @arg USART_IT_FE:   Framing Error interrupt
  *     @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 80020fe:	b480      	push	{r7}
 8002100:	b087      	sub	sp, #28
 8002102:	af00      	add	r7, sp, #0
 8002104:	6078      	str	r0, [r7, #4]
 8002106:	460b      	mov	r3, r1
 8002108:	807b      	strh	r3, [r7, #2]
  uint32_t bitpos = 0x00, itmask = 0x00, usartreg = 0x00;
 800210a:	2300      	movs	r3, #0
 800210c:	60fb      	str	r3, [r7, #12]
 800210e:	2300      	movs	r3, #0
 8002110:	617b      	str	r3, [r7, #20]
 8002112:	2300      	movs	r3, #0
 8002114:	60bb      	str	r3, [r7, #8]
  ITStatus bitstatus = RESET;
 8002116:	2300      	movs	r3, #0
 8002118:	74fb      	strb	r3, [r7, #19]
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }   
  
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 800211a:	887b      	ldrh	r3, [r7, #2]
 800211c:	b2db      	uxtb	r3, r3
 800211e:	095b      	lsrs	r3, r3, #5
 8002120:	b2db      	uxtb	r3, r3
 8002122:	60bb      	str	r3, [r7, #8]
  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;
 8002124:	887b      	ldrh	r3, [r7, #2]
 8002126:	f003 031f 	and.w	r3, r3, #31
 800212a:	617b      	str	r3, [r7, #20]
  itmask = (uint32_t)0x01 << itmask;
 800212c:	2201      	movs	r2, #1
 800212e:	697b      	ldr	r3, [r7, #20]
 8002130:	fa02 f303 	lsl.w	r3, r2, r3
 8002134:	617b      	str	r3, [r7, #20]
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8002136:	68bb      	ldr	r3, [r7, #8]
 8002138:	2b01      	cmp	r3, #1
 800213a:	d107      	bne.n	800214c <USART_GetITStatus+0x4e>
  {
    itmask &= USARTx->CR1;
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	899b      	ldrh	r3, [r3, #12]
 8002140:	b29b      	uxth	r3, r3
 8002142:	461a      	mov	r2, r3
 8002144:	697b      	ldr	r3, [r7, #20]
 8002146:	4013      	ands	r3, r2
 8002148:	617b      	str	r3, [r7, #20]
 800214a:	e011      	b.n	8002170 <USART_GetITStatus+0x72>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 800214c:	68bb      	ldr	r3, [r7, #8]
 800214e:	2b02      	cmp	r3, #2
 8002150:	d107      	bne.n	8002162 <USART_GetITStatus+0x64>
  {
    itmask &= USARTx->CR2;
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	8a1b      	ldrh	r3, [r3, #16]
 8002156:	b29b      	uxth	r3, r3
 8002158:	461a      	mov	r2, r3
 800215a:	697b      	ldr	r3, [r7, #20]
 800215c:	4013      	ands	r3, r2
 800215e:	617b      	str	r3, [r7, #20]
 8002160:	e006      	b.n	8002170 <USART_GetITStatus+0x72>
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	8a9b      	ldrh	r3, [r3, #20]
 8002166:	b29b      	uxth	r3, r3
 8002168:	461a      	mov	r2, r3
 800216a:	697b      	ldr	r3, [r7, #20]
 800216c:	4013      	ands	r3, r2
 800216e:	617b      	str	r3, [r7, #20]
  }
  
  bitpos = USART_IT >> 0x08;
 8002170:	887b      	ldrh	r3, [r7, #2]
 8002172:	0a1b      	lsrs	r3, r3, #8
 8002174:	b29b      	uxth	r3, r3
 8002176:	60fb      	str	r3, [r7, #12]
  bitpos = (uint32_t)0x01 << bitpos;
 8002178:	2201      	movs	r2, #1
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	fa02 f303 	lsl.w	r3, r2, r3
 8002180:	60fb      	str	r3, [r7, #12]
  bitpos &= USARTx->SR;
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	881b      	ldrh	r3, [r3, #0]
 8002186:	b29b      	uxth	r3, r3
 8002188:	461a      	mov	r2, r3
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	4013      	ands	r3, r2
 800218e:	60fb      	str	r3, [r7, #12]
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 8002190:	697b      	ldr	r3, [r7, #20]
 8002192:	2b00      	cmp	r3, #0
 8002194:	d005      	beq.n	80021a2 <USART_GetITStatus+0xa4>
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	2b00      	cmp	r3, #0
 800219a:	d002      	beq.n	80021a2 <USART_GetITStatus+0xa4>
  {
    bitstatus = SET;
 800219c:	2301      	movs	r3, #1
 800219e:	74fb      	strb	r3, [r7, #19]
 80021a0:	e001      	b.n	80021a6 <USART_GetITStatus+0xa8>
  }
  else
  {
    bitstatus = RESET;
 80021a2:	2300      	movs	r3, #0
 80021a4:	74fb      	strb	r3, [r7, #19]
  }
  
  return bitstatus;  
 80021a6:	7cfb      	ldrb	r3, [r7, #19]
}
 80021a8:	4618      	mov	r0, r3
 80021aa:	371c      	adds	r7, #28
 80021ac:	46bd      	mov	sp, r7
 80021ae:	bc80      	pop	{r7}
 80021b0:	4770      	bx	lr

080021b2 <USART_ClearITPendingBit>:
  *   - TXE pending bit is cleared only by a write to the USART_DR register 
  *     (USART_SendData()).
  * @retval None
  */
void USART_ClearITPendingBit(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 80021b2:	b480      	push	{r7}
 80021b4:	b085      	sub	sp, #20
 80021b6:	af00      	add	r7, sp, #0
 80021b8:	6078      	str	r0, [r7, #4]
 80021ba:	460b      	mov	r3, r1
 80021bc:	807b      	strh	r3, [r7, #2]
  uint16_t bitpos = 0x00, itmask = 0x00;
 80021be:	2300      	movs	r3, #0
 80021c0:	81fb      	strh	r3, [r7, #14]
 80021c2:	2300      	movs	r3, #0
 80021c4:	81bb      	strh	r3, [r7, #12]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }   
  
  bitpos = USART_IT >> 0x08;
 80021c6:	887b      	ldrh	r3, [r7, #2]
 80021c8:	0a1b      	lsrs	r3, r3, #8
 80021ca:	81fb      	strh	r3, [r7, #14]
  itmask = ((uint16_t)0x01 << (uint16_t)bitpos);
 80021cc:	89fb      	ldrh	r3, [r7, #14]
 80021ce:	2201      	movs	r2, #1
 80021d0:	fa02 f303 	lsl.w	r3, r2, r3
 80021d4:	81bb      	strh	r3, [r7, #12]
  USARTx->SR = (uint16_t)~itmask;
 80021d6:	89bb      	ldrh	r3, [r7, #12]
 80021d8:	43db      	mvns	r3, r3
 80021da:	b29a      	uxth	r2, r3
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	801a      	strh	r2, [r3, #0]
}
 80021e0:	bf00      	nop
 80021e2:	3714      	adds	r7, #20
 80021e4:	46bd      	mov	sp, r7
 80021e6:	bc80      	pop	{r7}
 80021e8:	4770      	bx	lr
	...

080021ec <main>:
**  Abstract: main program
**
**===========================================================================
*/
int main(void)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	b08c      	sub	sp, #48	; 0x30
 80021f0:	af00      	add	r7, sp, #0
  uint16_t size = -1;
 80021f2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80021f6:	85fb      	strh	r3, [r7, #46]	; 0x2e
  uint8_t buf_rc[40];

  hw_board_init();
 80021f8:	f7fe f8f8 	bl	80003ec <hw_board_init>
  hw_uart_init();
 80021fc:	f7fe fd62 	bl	8000cc4 <hw_uart_init>
  hw_gpio_init();
 8002200:	f7fe f95a 	bl	80004b8 <hw_gpio_init>
  hw_uart_485_init();
 8002204:	f7fe fdc0 	bl	8000d88 <hw_uart_485_init>

  /* TODO - Add your application code here */
  uart_SetRead_Size(USART1, 2);
 8002208:	2102      	movs	r1, #2
 800220a:	4810      	ldr	r0, [pc, #64]	; (800224c <main+0x60>)
 800220c:	f7fe fcae 	bl	8000b6c <uart_SetRead_Size>
  /* Infinite loop */
  while (1)
  {
    if (uart_getFlagStatus(USART1, UART_FLAG_RC))
 8002210:	2104      	movs	r1, #4
 8002212:	480e      	ldr	r0, [pc, #56]	; (800224c <main+0x60>)
 8002214:	f7fe fc32 	bl	8000a7c <uart_getFlagStatus>
 8002218:	4603      	mov	r3, r0
 800221a:	2b00      	cmp	r3, #0
 800221c:	d0f8      	beq.n	8002210 <main+0x24>
    {
      size = uart_read(USART1, buf_rc, 2);
 800221e:	1d3b      	adds	r3, r7, #4
 8002220:	2202      	movs	r2, #2
 8002222:	4619      	mov	r1, r3
 8002224:	4809      	ldr	r0, [pc, #36]	; (800224c <main+0x60>)
 8002226:	f7fe fcb5 	bl	8000b94 <uart_read>
 800222a:	4603      	mov	r3, r0
 800222c:	85fb      	strh	r3, [r7, #46]	; 0x2e
      uart_write(USART3, buf_rc, size);
 800222e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8002230:	b2da      	uxtb	r2, r3
 8002232:	1d3b      	adds	r3, r7, #4
 8002234:	4619      	mov	r1, r3
 8002236:	4806      	ldr	r0, [pc, #24]	; (8002250 <main+0x64>)
 8002238:	f7fe fcf8 	bl	8000c2c <uart_write>
      memset(buf_rc, 0, sizeof(buf_rc));
 800223c:	1d3b      	adds	r3, r7, #4
 800223e:	2228      	movs	r2, #40	; 0x28
 8002240:	2100      	movs	r1, #0
 8002242:	4618      	mov	r0, r3
 8002244:	f000 f938 	bl	80024b8 <memset>
    if (uart_getFlagStatus(USART1, UART_FLAG_RC))
 8002248:	e7e2      	b.n	8002210 <main+0x24>
 800224a:	bf00      	nop
 800224c:	40013800 	.word	0x40013800
 8002250:	40004800 	.word	0x40004800

08002254 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002254:	f8df d034 	ldr.w	sp, [pc, #52]	; 800228c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8002258:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800225a:	e003      	b.n	8002264 <LoopCopyDataInit>

0800225c <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 800225c:	4b0c      	ldr	r3, [pc, #48]	; (8002290 <LoopFillZerobss+0x18>)
	ldr	r3, [r3, r1]
 800225e:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8002260:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8002262:	3104      	adds	r1, #4

08002264 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8002264:	480b      	ldr	r0, [pc, #44]	; (8002294 <LoopFillZerobss+0x1c>)
	ldr	r3, =_edata
 8002266:	4b0c      	ldr	r3, [pc, #48]	; (8002298 <LoopFillZerobss+0x20>)
	adds	r2, r0, r1
 8002268:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800226a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 800226c:	d3f6      	bcc.n	800225c <CopyDataInit>
	ldr	r2, =_sbss
 800226e:	4a0b      	ldr	r2, [pc, #44]	; (800229c <LoopFillZerobss+0x24>)
	b	LoopFillZerobss
 8002270:	e002      	b.n	8002278 <LoopFillZerobss>

08002272 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8002272:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8002274:	f842 3b04 	str.w	r3, [r2], #4

08002278 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8002278:	4b09      	ldr	r3, [pc, #36]	; (80022a0 <LoopFillZerobss+0x28>)
	cmp	r2, r3
 800227a:	429a      	cmp	r2, r3
	bcc	FillZerobss
 800227c:	d3f9      	bcc.n	8002272 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800227e:	f000 f83d 	bl	80022fc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002282:	f000 f8f5 	bl	8002470 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002286:	f7ff ffb1 	bl	80021ec <main>
	bx	lr
 800228a:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800228c:	20005000 	.word	0x20005000
	ldr	r3, =_sidata
 8002290:	080025e8 	.word	0x080025e8
	ldr	r0, =_sdata
 8002294:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8002298:	20000644 	.word	0x20000644
	ldr	r2, =_sbss
 800229c:	20000644 	.word	0x20000644
	ldr	r3, = _ebss
 80022a0:	2000068c 	.word	0x2000068c

080022a4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80022a4:	e7fe      	b.n	80022a4 <ADC1_2_IRQHandler>

080022a6 <NMI_Handler>:
  * @brief  This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 80022a6:	b480      	push	{r7}
 80022a8:	af00      	add	r7, sp, #0
}
 80022aa:	bf00      	nop
 80022ac:	46bd      	mov	sp, r7
 80022ae:	bc80      	pop	{r7}
 80022b0:	4770      	bx	lr

080022b2 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 80022b2:	b480      	push	{r7}
 80022b4:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 80022b6:	e7fe      	b.n	80022b6 <HardFault_Handler+0x4>

080022b8 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 80022b8:	b480      	push	{r7}
 80022ba:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 80022bc:	e7fe      	b.n	80022bc <MemManage_Handler+0x4>

080022be <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 80022be:	b480      	push	{r7}
 80022c0:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 80022c2:	e7fe      	b.n	80022c2 <BusFault_Handler+0x4>

080022c4 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 80022c4:	b480      	push	{r7}
 80022c6:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 80022c8:	e7fe      	b.n	80022c8 <UsageFault_Handler+0x4>

080022ca <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 80022ca:	b480      	push	{r7}
 80022cc:	af00      	add	r7, sp, #0
}
 80022ce:	bf00      	nop
 80022d0:	46bd      	mov	sp, r7
 80022d2:	bc80      	pop	{r7}
 80022d4:	4770      	bx	lr

080022d6 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 80022d6:	b480      	push	{r7}
 80022d8:	af00      	add	r7, sp, #0
}
 80022da:	bf00      	nop
 80022dc:	46bd      	mov	sp, r7
 80022de:	bc80      	pop	{r7}
 80022e0:	4770      	bx	lr

080022e2 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 80022e2:	b480      	push	{r7}
 80022e4:	af00      	add	r7, sp, #0
}
 80022e6:	bf00      	nop
 80022e8:	46bd      	mov	sp, r7
 80022ea:	bc80      	pop	{r7}
 80022ec:	4770      	bx	lr

080022ee <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 80022ee:	b480      	push	{r7}
 80022f0:	af00      	add	r7, sp, #0
}
 80022f2:	bf00      	nop
 80022f4:	46bd      	mov	sp, r7
 80022f6:	bc80      	pop	{r7}
 80022f8:	4770      	bx	lr
	...

080022fc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8002300:	4b15      	ldr	r3, [pc, #84]	; (8002358 <SystemInit+0x5c>)
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	4a14      	ldr	r2, [pc, #80]	; (8002358 <SystemInit+0x5c>)
 8002306:	f043 0301 	orr.w	r3, r3, #1
 800230a:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 800230c:	4b12      	ldr	r3, [pc, #72]	; (8002358 <SystemInit+0x5c>)
 800230e:	685a      	ldr	r2, [r3, #4]
 8002310:	4911      	ldr	r1, [pc, #68]	; (8002358 <SystemInit+0x5c>)
 8002312:	4b12      	ldr	r3, [pc, #72]	; (800235c <SystemInit+0x60>)
 8002314:	4013      	ands	r3, r2
 8002316:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F10X_CL */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8002318:	4b0f      	ldr	r3, [pc, #60]	; (8002358 <SystemInit+0x5c>)
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	4a0e      	ldr	r2, [pc, #56]	; (8002358 <SystemInit+0x5c>)
 800231e:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8002322:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002326:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8002328:	4b0b      	ldr	r3, [pc, #44]	; (8002358 <SystemInit+0x5c>)
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	4a0a      	ldr	r2, [pc, #40]	; (8002358 <SystemInit+0x5c>)
 800232e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002332:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8002334:	4b08      	ldr	r3, [pc, #32]	; (8002358 <SystemInit+0x5c>)
 8002336:	685b      	ldr	r3, [r3, #4]
 8002338:	4a07      	ldr	r2, [pc, #28]	; (8002358 <SystemInit+0x5c>)
 800233a:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 800233e:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 8002340:	4b05      	ldr	r3, [pc, #20]	; (8002358 <SystemInit+0x5c>)
 8002342:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8002346:	609a      	str	r2, [r3, #8]
  #endif /* DATA_IN_ExtSRAM */
#endif 

  /* Configure the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers */
  /* Configure the Flash Latency cycles and enable prefetch buffer */
  SetSysClock();
 8002348:	f000 f80c 	bl	8002364 <SetSysClock>

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 800234c:	4b04      	ldr	r3, [pc, #16]	; (8002360 <SystemInit+0x64>)
 800234e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002352:	609a      	str	r2, [r3, #8]
#endif 
}
 8002354:	bf00      	nop
 8002356:	bd80      	pop	{r7, pc}
 8002358:	40021000 	.word	0x40021000
 800235c:	f8ff0000 	.word	0xf8ff0000
 8002360:	e000ed00 	.word	0xe000ed00

08002364 <SetSysClock>:
  * @brief  Configures the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers.
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	af00      	add	r7, sp, #0
#elif defined SYSCLK_FREQ_48MHz
  SetSysClockTo48();
#elif defined SYSCLK_FREQ_56MHz
  SetSysClockTo56();  
#elif defined SYSCLK_FREQ_72MHz
  SetSysClockTo72();
 8002368:	f000 f802 	bl	8002370 <SetSysClockTo72>
#endif
 
 /* If none of the define above is enabled, the HSI is used as System clock
    source (default after reset) */ 
}
 800236c:	bf00      	nop
 800236e:	bd80      	pop	{r7, pc}

08002370 <SetSysClockTo72>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
static void SetSysClockTo72(void)
{
 8002370:	b480      	push	{r7}
 8002372:	b083      	sub	sp, #12
 8002374:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8002376:	2300      	movs	r3, #0
 8002378:	607b      	str	r3, [r7, #4]
 800237a:	2300      	movs	r3, #0
 800237c:	603b      	str	r3, [r7, #0]
  
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
  /* Enable HSE */    
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 800237e:	4b3a      	ldr	r3, [pc, #232]	; (8002468 <SetSysClockTo72+0xf8>)
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	4a39      	ldr	r2, [pc, #228]	; (8002468 <SetSysClockTo72+0xf8>)
 8002384:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002388:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 800238a:	4b37      	ldr	r3, [pc, #220]	; (8002468 <SetSysClockTo72+0xf8>)
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002392:	603b      	str	r3, [r7, #0]
    StartUpCounter++;  
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	3301      	adds	r3, #1
 8002398:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 800239a:	683b      	ldr	r3, [r7, #0]
 800239c:	2b00      	cmp	r3, #0
 800239e:	d103      	bne.n	80023a8 <SetSysClockTo72+0x38>
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80023a6:	d1f0      	bne.n	800238a <SetSysClockTo72+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 80023a8:	4b2f      	ldr	r3, [pc, #188]	; (8002468 <SetSysClockTo72+0xf8>)
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d002      	beq.n	80023ba <SetSysClockTo72+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 80023b4:	2301      	movs	r3, #1
 80023b6:	603b      	str	r3, [r7, #0]
 80023b8:	e001      	b.n	80023be <SetSysClockTo72+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 80023ba:	2300      	movs	r3, #0
 80023bc:	603b      	str	r3, [r7, #0]
  }  

  if (HSEStatus == (uint32_t)0x01)
 80023be:	683b      	ldr	r3, [r7, #0]
 80023c0:	2b01      	cmp	r3, #1
 80023c2:	d14b      	bne.n	800245c <SetSysClockTo72+0xec>
  {
    /* Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTBE;
 80023c4:	4b29      	ldr	r3, [pc, #164]	; (800246c <SetSysClockTo72+0xfc>)
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	4a28      	ldr	r2, [pc, #160]	; (800246c <SetSysClockTo72+0xfc>)
 80023ca:	f043 0310 	orr.w	r3, r3, #16
 80023ce:	6013      	str	r3, [r2, #0]

    /* Flash 2 wait state */
    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 80023d0:	4b26      	ldr	r3, [pc, #152]	; (800246c <SetSysClockTo72+0xfc>)
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	4a25      	ldr	r2, [pc, #148]	; (800246c <SetSysClockTo72+0xfc>)
 80023d6:	f023 0303 	bic.w	r3, r3, #3
 80023da:	6013      	str	r3, [r2, #0]
    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
 80023dc:	4b23      	ldr	r3, [pc, #140]	; (800246c <SetSysClockTo72+0xfc>)
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	4a22      	ldr	r2, [pc, #136]	; (800246c <SetSysClockTo72+0xfc>)
 80023e2:	f043 0302 	orr.w	r3, r3, #2
 80023e6:	6013      	str	r3, [r2, #0]

 
    /* HCLK = SYSCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 80023e8:	4b1f      	ldr	r3, [pc, #124]	; (8002468 <SetSysClockTo72+0xf8>)
 80023ea:	4a1f      	ldr	r2, [pc, #124]	; (8002468 <SetSysClockTo72+0xf8>)
 80023ec:	685b      	ldr	r3, [r3, #4]
 80023ee:	6053      	str	r3, [r2, #4]
      
    /* PCLK2 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 80023f0:	4b1d      	ldr	r3, [pc, #116]	; (8002468 <SetSysClockTo72+0xf8>)
 80023f2:	4a1d      	ldr	r2, [pc, #116]	; (8002468 <SetSysClockTo72+0xf8>)
 80023f4:	685b      	ldr	r3, [r3, #4]
 80023f6:	6053      	str	r3, [r2, #4]
    
    /* PCLK1 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 80023f8:	4b1b      	ldr	r3, [pc, #108]	; (8002468 <SetSysClockTo72+0xf8>)
 80023fa:	685b      	ldr	r3, [r3, #4]
 80023fc:	4a1a      	ldr	r2, [pc, #104]	; (8002468 <SetSysClockTo72+0xf8>)
 80023fe:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002402:	6053      	str	r3, [r2, #4]
    RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
                            RCC_CFGR_PLLMULL9); 
#else    
    /*  PLL configuration: PLLCLK = HSE * 9 = 72 MHz */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE |
 8002404:	4b18      	ldr	r3, [pc, #96]	; (8002468 <SetSysClockTo72+0xf8>)
 8002406:	685b      	ldr	r3, [r3, #4]
 8002408:	4a17      	ldr	r2, [pc, #92]	; (8002468 <SetSysClockTo72+0xf8>)
 800240a:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 800240e:	6053      	str	r3, [r2, #4]
                                        RCC_CFGR_PLLMULL));
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL9);
 8002410:	4b15      	ldr	r3, [pc, #84]	; (8002468 <SetSysClockTo72+0xf8>)
 8002412:	685b      	ldr	r3, [r3, #4]
 8002414:	4a14      	ldr	r2, [pc, #80]	; (8002468 <SetSysClockTo72+0xf8>)
 8002416:	f443 13e8 	orr.w	r3, r3, #1900544	; 0x1d0000
 800241a:	6053      	str	r3, [r2, #4]
#endif /* STM32F10X_CL */

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 800241c:	4b12      	ldr	r3, [pc, #72]	; (8002468 <SetSysClockTo72+0xf8>)
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	4a11      	ldr	r2, [pc, #68]	; (8002468 <SetSysClockTo72+0xf8>)
 8002422:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002426:	6013      	str	r3, [r2, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8002428:	bf00      	nop
 800242a:	4b0f      	ldr	r3, [pc, #60]	; (8002468 <SetSysClockTo72+0xf8>)
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002432:	2b00      	cmp	r3, #0
 8002434:	d0f9      	beq.n	800242a <SetSysClockTo72+0xba>
    {
    }
    
    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8002436:	4b0c      	ldr	r3, [pc, #48]	; (8002468 <SetSysClockTo72+0xf8>)
 8002438:	685b      	ldr	r3, [r3, #4]
 800243a:	4a0b      	ldr	r2, [pc, #44]	; (8002468 <SetSysClockTo72+0xf8>)
 800243c:	f023 0303 	bic.w	r3, r3, #3
 8002440:	6053      	str	r3, [r2, #4]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 8002442:	4b09      	ldr	r3, [pc, #36]	; (8002468 <SetSysClockTo72+0xf8>)
 8002444:	685b      	ldr	r3, [r3, #4]
 8002446:	4a08      	ldr	r2, [pc, #32]	; (8002468 <SetSysClockTo72+0xf8>)
 8002448:	f043 0302 	orr.w	r3, r3, #2
 800244c:	6053      	str	r3, [r2, #4]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 800244e:	bf00      	nop
 8002450:	4b05      	ldr	r3, [pc, #20]	; (8002468 <SetSysClockTo72+0xf8>)
 8002452:	685b      	ldr	r3, [r3, #4]
 8002454:	f003 030c 	and.w	r3, r3, #12
 8002458:	2b08      	cmp	r3, #8
 800245a:	d1f9      	bne.n	8002450 <SetSysClockTo72+0xe0>
  }
  else
  { /* If HSE fails to start-up, the application will have wrong clock 
         configuration. User can add here some code to deal with this error */
  }
}
 800245c:	bf00      	nop
 800245e:	370c      	adds	r7, #12
 8002460:	46bd      	mov	sp, r7
 8002462:	bc80      	pop	{r7}
 8002464:	4770      	bx	lr
 8002466:	bf00      	nop
 8002468:	40021000 	.word	0x40021000
 800246c:	40022000 	.word	0x40022000

08002470 <__libc_init_array>:
 8002470:	b570      	push	{r4, r5, r6, lr}
 8002472:	2500      	movs	r5, #0
 8002474:	4e0c      	ldr	r6, [pc, #48]	; (80024a8 <__libc_init_array+0x38>)
 8002476:	4c0d      	ldr	r4, [pc, #52]	; (80024ac <__libc_init_array+0x3c>)
 8002478:	1ba4      	subs	r4, r4, r6
 800247a:	10a4      	asrs	r4, r4, #2
 800247c:	42a5      	cmp	r5, r4
 800247e:	d109      	bne.n	8002494 <__libc_init_array+0x24>
 8002480:	f000 f89e 	bl	80025c0 <_init>
 8002484:	2500      	movs	r5, #0
 8002486:	4e0a      	ldr	r6, [pc, #40]	; (80024b0 <__libc_init_array+0x40>)
 8002488:	4c0a      	ldr	r4, [pc, #40]	; (80024b4 <__libc_init_array+0x44>)
 800248a:	1ba4      	subs	r4, r4, r6
 800248c:	10a4      	asrs	r4, r4, #2
 800248e:	42a5      	cmp	r5, r4
 8002490:	d105      	bne.n	800249e <__libc_init_array+0x2e>
 8002492:	bd70      	pop	{r4, r5, r6, pc}
 8002494:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002498:	4798      	blx	r3
 800249a:	3501      	adds	r5, #1
 800249c:	e7ee      	b.n	800247c <__libc_init_array+0xc>
 800249e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80024a2:	4798      	blx	r3
 80024a4:	3501      	adds	r5, #1
 80024a6:	e7f2      	b.n	800248e <__libc_init_array+0x1e>
 80024a8:	080025dc 	.word	0x080025dc
 80024ac:	080025dc 	.word	0x080025dc
 80024b0:	080025dc 	.word	0x080025dc
 80024b4:	080025e4 	.word	0x080025e4

080024b8 <memset>:
 80024b8:	4603      	mov	r3, r0
 80024ba:	4402      	add	r2, r0
 80024bc:	4293      	cmp	r3, r2
 80024be:	d100      	bne.n	80024c2 <memset+0xa>
 80024c0:	4770      	bx	lr
 80024c2:	f803 1b01 	strb.w	r1, [r3], #1
 80024c6:	e7f9      	b.n	80024bc <memset+0x4>

080024c8 <register_fini>:
 80024c8:	4b02      	ldr	r3, [pc, #8]	; (80024d4 <register_fini+0xc>)
 80024ca:	b113      	cbz	r3, 80024d2 <register_fini+0xa>
 80024cc:	4802      	ldr	r0, [pc, #8]	; (80024d8 <register_fini+0x10>)
 80024ce:	f000 b805 	b.w	80024dc <atexit>
 80024d2:	4770      	bx	lr
 80024d4:	00000000 	.word	0x00000000
 80024d8:	080024e9 	.word	0x080024e9

080024dc <atexit>:
 80024dc:	2300      	movs	r3, #0
 80024de:	4601      	mov	r1, r0
 80024e0:	461a      	mov	r2, r3
 80024e2:	4618      	mov	r0, r3
 80024e4:	f000 b816 	b.w	8002514 <__register_exitproc>

080024e8 <__libc_fini_array>:
 80024e8:	b538      	push	{r3, r4, r5, lr}
 80024ea:	4d07      	ldr	r5, [pc, #28]	; (8002508 <__libc_fini_array+0x20>)
 80024ec:	4c07      	ldr	r4, [pc, #28]	; (800250c <__libc_fini_array+0x24>)
 80024ee:	1b64      	subs	r4, r4, r5
 80024f0:	10a4      	asrs	r4, r4, #2
 80024f2:	b91c      	cbnz	r4, 80024fc <__libc_fini_array+0x14>
 80024f4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80024f8:	f000 b868 	b.w	80025cc <_fini>
 80024fc:	3c01      	subs	r4, #1
 80024fe:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 8002502:	4798      	blx	r3
 8002504:	e7f5      	b.n	80024f2 <__libc_fini_array+0xa>
 8002506:	bf00      	nop
 8002508:	080025e4 	.word	0x080025e4
 800250c:	080025e8 	.word	0x080025e8

08002510 <__retarget_lock_acquire_recursive>:
 8002510:	4770      	bx	lr

08002512 <__retarget_lock_release_recursive>:
 8002512:	4770      	bx	lr

08002514 <__register_exitproc>:
 8002514:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002518:	4c26      	ldr	r4, [pc, #152]	; (80025b4 <__register_exitproc+0xa0>)
 800251a:	4606      	mov	r6, r0
 800251c:	6820      	ldr	r0, [r4, #0]
 800251e:	4698      	mov	r8, r3
 8002520:	460f      	mov	r7, r1
 8002522:	4691      	mov	r9, r2
 8002524:	f7ff fff4 	bl	8002510 <__retarget_lock_acquire_recursive>
 8002528:	4b23      	ldr	r3, [pc, #140]	; (80025b8 <__register_exitproc+0xa4>)
 800252a:	681d      	ldr	r5, [r3, #0]
 800252c:	f8d5 0148 	ldr.w	r0, [r5, #328]	; 0x148
 8002530:	b918      	cbnz	r0, 800253a <__register_exitproc+0x26>
 8002532:	f505 70a6 	add.w	r0, r5, #332	; 0x14c
 8002536:	f8c5 0148 	str.w	r0, [r5, #328]	; 0x148
 800253a:	6843      	ldr	r3, [r0, #4]
 800253c:	2b1f      	cmp	r3, #31
 800253e:	dd19      	ble.n	8002574 <__register_exitproc+0x60>
 8002540:	4b1e      	ldr	r3, [pc, #120]	; (80025bc <__register_exitproc+0xa8>)
 8002542:	b933      	cbnz	r3, 8002552 <__register_exitproc+0x3e>
 8002544:	6820      	ldr	r0, [r4, #0]
 8002546:	f7ff ffe4 	bl	8002512 <__retarget_lock_release_recursive>
 800254a:	f04f 30ff 	mov.w	r0, #4294967295
 800254e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002552:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8002556:	f3af 8000 	nop.w
 800255a:	2800      	cmp	r0, #0
 800255c:	d0f2      	beq.n	8002544 <__register_exitproc+0x30>
 800255e:	2200      	movs	r2, #0
 8002560:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
 8002564:	6042      	str	r2, [r0, #4]
 8002566:	6003      	str	r3, [r0, #0]
 8002568:	f8c5 0148 	str.w	r0, [r5, #328]	; 0x148
 800256c:	f8c0 2188 	str.w	r2, [r0, #392]	; 0x188
 8002570:	f8c0 218c 	str.w	r2, [r0, #396]	; 0x18c
 8002574:	6843      	ldr	r3, [r0, #4]
 8002576:	b19e      	cbz	r6, 80025a0 <__register_exitproc+0x8c>
 8002578:	2201      	movs	r2, #1
 800257a:	eb00 0583 	add.w	r5, r0, r3, lsl #2
 800257e:	f8c5 9088 	str.w	r9, [r5, #136]	; 0x88
 8002582:	f8d0 1188 	ldr.w	r1, [r0, #392]	; 0x188
 8002586:	409a      	lsls	r2, r3
 8002588:	4311      	orrs	r1, r2
 800258a:	2e02      	cmp	r6, #2
 800258c:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
 8002590:	f8c5 8108 	str.w	r8, [r5, #264]	; 0x108
 8002594:	bf02      	ittt	eq
 8002596:	f8d0 118c 	ldreq.w	r1, [r0, #396]	; 0x18c
 800259a:	430a      	orreq	r2, r1
 800259c:	f8c0 218c 	streq.w	r2, [r0, #396]	; 0x18c
 80025a0:	1c5a      	adds	r2, r3, #1
 80025a2:	3302      	adds	r3, #2
 80025a4:	6042      	str	r2, [r0, #4]
 80025a6:	f840 7023 	str.w	r7, [r0, r3, lsl #2]
 80025aa:	6820      	ldr	r0, [r4, #0]
 80025ac:	f7ff ffb1 	bl	8002512 <__retarget_lock_release_recursive>
 80025b0:	2000      	movs	r0, #0
 80025b2:	e7cc      	b.n	800254e <__register_exitproc+0x3a>
 80025b4:	20000640 	.word	0x20000640
 80025b8:	080025d8 	.word	0x080025d8
 80025bc:	00000000 	.word	0x00000000

080025c0 <_init>:
 80025c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80025c2:	bf00      	nop
 80025c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80025c6:	bc08      	pop	{r3}
 80025c8:	469e      	mov	lr, r3
 80025ca:	4770      	bx	lr

080025cc <_fini>:
 80025cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80025ce:	bf00      	nop
 80025d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80025d2:	bc08      	pop	{r3}
 80025d4:	469e      	mov	lr, r3
 80025d6:	4770      	bx	lr
