<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - all - design/dec/el2_dec_tlu_ctl.sv</title>
  <link rel="stylesheet" type="text/css" href="../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">RTL toggle coverage report</td></tr>
    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../index.html">top level</a> - <a href="index.html">design/dec</a> - el2_dec_tlu_ctl.sv</td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">all</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">198</td>
            <td class="headerCovTableEntry">376</td>
            <td class="headerCovTableEntryLo">52.7 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2024-07-16 07:15:16</td>
            <td></td>
          </tr>
          <tr><td><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : // SPDX-License-Identifier: Apache-2.0</a>
<a name="2"><span class="lineNum">       2 </span>            : // Copyright 2020 Western Digital Corporation or it's affiliates.</a>
<a name="3"><span class="lineNum">       3 </span>            : //</a>
<a name="4"><span class="lineNum">       4 </span>            : // Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);</a>
<a name="5"><span class="lineNum">       5 </span>            : // you may not use this file except in compliance with the License.</a>
<a name="6"><span class="lineNum">       6 </span>            : // You may obtain a copy of the License at</a>
<a name="7"><span class="lineNum">       7 </span>            : //</a>
<a name="8"><span class="lineNum">       8 </span>            : // http://www.apache.org/licenses/LICENSE-2.0</a>
<a name="9"><span class="lineNum">       9 </span>            : //</a>
<a name="10"><span class="lineNum">      10 </span>            : // Unless required by applicable law or agreed to in writing, software</a>
<a name="11"><span class="lineNum">      11 </span>            : // distributed under the License is distributed on an &quot;AS IS&quot; BASIS,</a>
<a name="12"><span class="lineNum">      12 </span>            : // WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</a>
<a name="13"><span class="lineNum">      13 </span>            : // See the License for the specific language governing permissions and</a>
<a name="14"><span class="lineNum">      14 </span>            : // limitations under the License.</a>
<a name="15"><span class="lineNum">      15 </span>            : </a>
<a name="16"><span class="lineNum">      16 </span>            : </a>
<a name="17"><span class="lineNum">      17 </span>            : //********************************************************************************</a>
<a name="18"><span class="lineNum">      18 </span>            : // el2_dec_tlu_ctl.sv</a>
<a name="19"><span class="lineNum">      19 </span>            : //</a>
<a name="20"><span class="lineNum">      20 </span>            : //</a>
<a name="21"><span class="lineNum">      21 </span>            : // Function: CSRs, Commit/WB, flushing, exceptions, interrupts</a>
<a name="22"><span class="lineNum">      22 </span>            : // Comments:</a>
<a name="23"><span class="lineNum">      23 </span>            : //</a>
<a name="24"><span class="lineNum">      24 </span>            : //********************************************************************************</a>
<a name="25"><span class="lineNum">      25 </span>            : </a>
<a name="26"><span class="lineNum">      26 </span>            : module el2_dec_tlu_ctl</a>
<a name="27"><span class="lineNum">      27 </span>            : import el2_pkg::*;</a>
<a name="28"><span class="lineNum">      28 </span>            : #(</a>
<a name="29"><span class="lineNum">      29 </span>            : `include &quot;el2_param.vh&quot;</a>
<a name="30"><span class="lineNum">      30 </span>            :  )</a>
<a name="31"><span class="lineNum">      31 </span>            :   (</a>
<a name="32"><span class="lineNum">      32 </span><span class="lineCov">   79593483 :    input logic clk,</span></a>
<a name="33"><span class="lineNum">      33 </span><span class="lineCov">   79593483 :    input logic free_clk,</span></a>
<a name="34"><span class="lineNum">      34 </span><span class="lineCov">   79593483 :    input logic free_l2clk,</span></a>
<a name="35"><span class="lineNum">      35 </span><span class="lineCov">        161 :    input logic rst_l,</span></a>
<a name="36"><span class="lineNum">      36 </span><span class="lineCov">    1005280 :    input logic scan_mode,</span></a>
<a name="37"><span class="lineNum">      37 </span>            : </a>
<a name="38"><span class="lineNum">      38 </span><span class="lineNoCov">          0 :    input logic [31:1] rst_vec, // reset vector, from core pins</span></a>
<a name="39"><span class="lineNum">      39 </span><span class="lineCov">         18 :    input logic        nmi_int, // nmi pin</span></a>
<a name="40"><span class="lineNum">      40 </span><span class="lineNoCov">          0 :    input logic [31:1] nmi_vec, // nmi vector</span></a>
<a name="41"><span class="lineNum">      41 </span><span class="lineCov">    1005280 :    input logic  i_cpu_halt_req,    // Asynchronous Halt request to CPU</span></a>
<a name="42"><span class="lineNum">      42 </span><span class="lineCov">    1005280 :    input logic  i_cpu_run_req,     // Asynchronous Restart request to CPU</span></a>
<a name="43"><span class="lineNum">      43 </span>            : </a>
<a name="44"><span class="lineNum">      44 </span><span class="lineNoCov">          0 :    input logic lsu_fastint_stall_any,   // needed by lsu for 2nd pass of dma with ecc correction, stall next cycle</span></a>
<a name="45"><span class="lineNum">      45 </span>            : </a>
<a name="46"><span class="lineNum">      46 </span>            : </a>
<a name="47"><span class="lineNum">      47 </span>            :    // perf counter inputs</a>
<a name="48"><span class="lineNum">      48 </span><span class="lineCov">    4899934 :    input logic       ifu_pmu_instr_aligned,   // aligned instructions</span></a>
<a name="49"><span class="lineNum">      49 </span><span class="lineCov">     559199 :    input logic       ifu_pmu_fetch_stall, // fetch unit stalled</span></a>
<a name="50"><span class="lineNum">      50 </span><span class="lineCov">    4621274 :    input logic       ifu_pmu_ic_miss, // icache miss</span></a>
<a name="51"><span class="lineNum">      51 </span><span class="lineCov">     706532 :    input logic       ifu_pmu_ic_hit, // icache hit</span></a>
<a name="52"><span class="lineNum">      52 </span><span class="lineNoCov">          0 :    input logic       ifu_pmu_bus_error, // Instruction side bus error</span></a>
<a name="53"><span class="lineNum">      53 </span><span class="lineNoCov">          0 :    input logic       ifu_pmu_bus_busy, // Instruction side bus busy</span></a>
<a name="54"><span class="lineNum">      54 </span><span class="lineCov">    4621191 :    input logic       ifu_pmu_bus_trxn, // Instruction side bus transaction</span></a>
<a name="55"><span class="lineNum">      55 </span><span class="lineCov">    4899934 :    input logic       dec_pmu_instr_decoded, // decoded instructions</span></a>
<a name="56"><span class="lineNum">      56 </span><span class="lineCov">     228244 :    input logic       dec_pmu_decode_stall, // decode stall</span></a>
<a name="57"><span class="lineNum">      57 </span><span class="lineCov">        372 :    input logic       dec_pmu_presync_stall, // decode stall due to presync'd inst</span></a>
<a name="58"><span class="lineNum">      58 </span><span class="lineCov">      10242 :    input logic       dec_pmu_postsync_stall,// decode stall due to postsync'd inst</span></a>
<a name="59"><span class="lineNum">      59 </span><span class="lineCov">      43348 :    input logic       lsu_store_stall_any,    // SB or WB is full, stall decode</span></a>
<a name="60"><span class="lineNum">      60 </span><span class="lineNoCov">          0 :    input logic       dma_dccm_stall_any,     // DMA stall of lsu</span></a>
<a name="61"><span class="lineNum">      61 </span><span class="lineCov">         26 :    input logic       dma_iccm_stall_any,     // DMA stall of ifu</span></a>
<a name="62"><span class="lineNum">      62 </span><span class="lineCov">     348752 :    input logic       exu_pmu_i0_br_misp,     // pipe 0 branch misp</span></a>
<a name="63"><span class="lineNum">      63 </span><span class="lineCov">    1260279 :    input logic       exu_pmu_i0_br_ataken,   // pipe 0 branch actual taken</span></a>
<a name="64"><span class="lineNum">      64 </span><span class="lineCov">    1700236 :    input logic       exu_pmu_i0_pc4,         // pipe 0 4 byte branch</span></a>
<a name="65"><span class="lineNum">      65 </span><span class="lineCov">    1340253 :    input logic       lsu_pmu_bus_trxn,       // D side bus transaction</span></a>
<a name="66"><span class="lineNum">      66 </span><span class="lineCov">       8618 :    input logic       lsu_pmu_bus_misaligned, // D side bus misaligned</span></a>
<a name="67"><span class="lineNum">      67 </span><span class="lineNoCov">          0 :    input logic       lsu_pmu_bus_error,      // D side bus error</span></a>
<a name="68"><span class="lineNum">      68 </span><span class="lineCov">      16110 :    input logic       lsu_pmu_bus_busy,       // D side bus busy</span></a>
<a name="69"><span class="lineNum">      69 </span><span class="lineCov">     771034 :    input logic       lsu_pmu_load_external_m, // D side bus load</span></a>
<a name="70"><span class="lineNum">      70 </span><span class="lineCov">     626398 :    input logic       lsu_pmu_store_external_m, // D side bus store</span></a>
<a name="71"><span class="lineNum">      71 </span><span class="lineNoCov">          0 :    input logic       dma_pmu_dccm_read,          // DMA DCCM read</span></a>
<a name="72"><span class="lineNum">      72 </span><span class="lineNoCov">          0 :    input logic       dma_pmu_dccm_write,         // DMA DCCM write</span></a>
<a name="73"><span class="lineNum">      73 </span><span class="lineNoCov">          0 :    input logic       dma_pmu_any_read,           // DMA read</span></a>
<a name="74"><span class="lineNum">      74 </span><span class="lineCov">         26 :    input logic       dma_pmu_any_write,          // DMA write</span></a>
<a name="75"><span class="lineNum">      75 </span>            : </a>
<a name="76"><span class="lineNum">      76 </span><span class="lineCov">      24568 :    input logic [31:1] lsu_fir_addr, // Fast int address</span></a>
<a name="77"><span class="lineNum">      77 </span><span class="lineNoCov">          0 :    input logic [1:0] lsu_fir_error, // Fast int lookup error</span></a>
<a name="78"><span class="lineNum">      78 </span>            : </a>
<a name="79"><span class="lineNum">      79 </span><span class="lineNoCov">          0 :    input logic       iccm_dma_sb_error,      // I side dma single bit error</span></a>
<a name="80"><span class="lineNum">      80 </span>            : </a>
<a name="81"><span class="lineNum">      81 </span><span class="lineNoCov">          0 :    input    el2_lsu_error_pkt_t lsu_error_pkt_r, // lsu precise exception/error packet</span></a>
<a name="82"><span class="lineNum">      82 </span><span class="lineNoCov">          0 :    input logic         lsu_single_ecc_error_incr, // LSU inc SB error counter</span></a>
<a name="83"><span class="lineNum">      83 </span>            : </a>
<a name="84"><span class="lineNum">      84 </span><span class="lineNoCov">          0 :    input logic dec_pause_state, // Pause counter not zero</span></a>
<a name="85"><span class="lineNum">      85 </span><span class="lineNoCov">          0 :    input logic         lsu_imprecise_error_store_any,      // store bus error</span></a>
<a name="86"><span class="lineNum">      86 </span><span class="lineNoCov">          0 :    input logic         lsu_imprecise_error_load_any,      // store bus error</span></a>
<a name="87"><span class="lineNum">      87 </span><span class="lineCov">        143 :    input logic [31:0]  lsu_imprecise_error_addr_any, // store bus error address</span></a>
<a name="88"><span class="lineNum">      88 </span>            : </a>
<a name="89"><span class="lineNum">      89 </span><span class="lineCov">      48288 :    input logic        dec_csr_wen_unq_d,       // valid csr with write - for csr legal</span></a>
<a name="90"><span class="lineNum">      90 </span><span class="lineCov">      95040 :    input logic        dec_csr_any_unq_d,       // valid csr - for csr legal</span></a>
<a name="91"><span class="lineNum">      91 </span><span class="lineCov">        476 :    input logic [11:0] dec_csr_rdaddr_d,      // read address for csr</span></a>
<a name="92"><span class="lineNum">      92 </span>            : </a>
<a name="93"><span class="lineNum">      93 </span><span class="lineCov">      48238 :    input logic        dec_csr_wen_r,      // csr write enable at wb</span></a>
<a name="94"><span class="lineNum">      94 </span><span class="lineCov">    1209593 :    input logic [11:0] dec_csr_rdaddr_r,      // read address for csr</span></a>
<a name="95"><span class="lineNum">      95 </span><span class="lineCov">        218 :    input logic [11:0] dec_csr_wraddr_r,      // write address for csr</span></a>
<a name="96"><span class="lineNum">      96 </span><span class="lineCov">       2893 :    input logic [31:0] dec_csr_wrdata_r,   // csr write data at wb</span></a>
<a name="97"><span class="lineNum">      97 </span>            : </a>
<a name="98"><span class="lineNum">      98 </span><span class="lineCov">       1052 :    input logic        dec_csr_stall_int_ff, // csr is mie/mstatus</span></a>
<a name="99"><span class="lineNum">      99 </span>            : </a>
<a name="100"><span class="lineNum">     100 </span><span class="lineCov">    4899684 :    input logic dec_tlu_i0_valid_r, // pipe 0 op at e4 is valid</span></a>
<a name="101"><span class="lineNum">     101 </span>            : </a>
<a name="102"><span class="lineNum">     102 </span><span class="lineCov">        155 :    input logic [31:1] exu_npc_r, // for NPC tracking</span></a>
<a name="103"><span class="lineNum">     103 </span>            : </a>
<a name="104"><span class="lineNum">     104 </span><span class="lineCov">        155 :    input logic [31:1] dec_tlu_i0_pc_r, // for PC/NPC tracking</span></a>
<a name="105"><span class="lineNum">     105 </span>            : </a>
<a name="106"><span class="lineNum">     106 </span><span class="lineCov">         86 :    input el2_trap_pkt_t dec_tlu_packet_r, // exceptions known at decode</span></a>
<a name="107"><span class="lineNum">     107 </span>            : </a>
<a name="108"><span class="lineNum">     108 </span><span class="lineNoCov">          0 :    input logic [31:0] dec_illegal_inst, // For mtval</span></a>
<a name="109"><span class="lineNum">     109 </span><span class="lineCov">    4899934 :    input logic        dec_i0_decode_d,  // decode valid, used for clean icache diagnostics</span></a>
<a name="110"><span class="lineNum">     110 </span>            : </a>
<a name="111"><span class="lineNum">     111 </span>            :    // branch info from pipe0 for errors or counter updates</a>
<a name="112"><span class="lineNum">     112 </span><span class="lineCov">    1113381 :    input logic [1:0]  exu_i0_br_hist_r, // history</span></a>
<a name="113"><span class="lineNum">     113 </span><span class="lineCov">      14370 :    input logic        exu_i0_br_error_r, // error</span></a>
<a name="114"><span class="lineNum">     114 </span><span class="lineCov">       3598 :    input logic        exu_i0_br_start_error_r, // start error</span></a>
<a name="115"><span class="lineNum">     115 </span><span class="lineCov">    1389357 :    input logic        exu_i0_br_valid_r, // valid</span></a>
<a name="116"><span class="lineNum">     116 </span><span class="lineCov">     348752 :    input logic        exu_i0_br_mp_r, // mispredict</span></a>
<a name="117"><span class="lineNum">     117 </span><span class="lineCov">    2114203 :    input logic        exu_i0_br_middle_r, // middle of bank</span></a>
<a name="118"><span class="lineNum">     118 </span>            : </a>
<a name="119"><span class="lineNum">     119 </span>            :    // branch info from pipe1 for errors or counter updates</a>
<a name="120"><span class="lineNum">     120 </span>            : </a>
<a name="121"><span class="lineNum">     121 </span><span class="lineCov">    1922633 :    input logic             exu_i0_br_way_r, // way hit or repl</span></a>
<a name="122"><span class="lineNum">     122 </span>            : </a>
<a name="123"><span class="lineNum">     123 </span><span class="lineCov">    1646394 :    output logic dec_tlu_core_empty,  // core is empty</span></a>
<a name="124"><span class="lineNum">     124 </span>            :    // Debug start</a>
<a name="125"><span class="lineNum">     125 </span><span class="lineNoCov">          0 :    output logic dec_dbg_cmd_done, // abstract command done</span></a>
<a name="126"><span class="lineNum">     126 </span><span class="lineNoCov">          0 :    output logic dec_dbg_cmd_fail, // abstract command failed</span></a>
<a name="127"><span class="lineNum">     127 </span><span class="lineNoCov">          0 :    output logic dec_tlu_dbg_halted, // Core is halted and ready for debug command</span></a>
<a name="128"><span class="lineNum">     128 </span><span class="lineNoCov">          0 :    output logic dec_tlu_debug_mode, // Core is in debug mode</span></a>
<a name="129"><span class="lineNum">     129 </span><span class="lineNoCov">          0 :    output logic dec_tlu_resume_ack, // Resume acknowledge</span></a>
<a name="130"><span class="lineNum">     130 </span><span class="lineNoCov">          0 :    output logic dec_tlu_debug_stall, // stall decode while waiting on core to empty</span></a>
<a name="131"><span class="lineNum">     131 </span>            : </a>
<a name="132"><span class="lineNum">     132 </span><span class="lineNoCov">          0 :    output logic dec_tlu_flush_noredir_r , // Tell fetch to idle on this flush</span></a>
<a name="133"><span class="lineNum">     133 </span><span class="lineNoCov">          0 :    output logic dec_tlu_mpc_halted_only, // Core is halted only due to MPC</span></a>
<a name="134"><span class="lineNum">     134 </span><span class="lineNoCov">          0 :    output logic dec_tlu_flush_leak_one_r, // single step</span></a>
<a name="135"><span class="lineNum">     135 </span><span class="lineNoCov">          0 :    output logic dec_tlu_flush_err_r, // iside perr/ecc rfpc. This is the D stage of the error</span></a>
<a name="136"><span class="lineNum">     136 </span>            : </a>
<a name="137"><span class="lineNum">     137 </span><span class="lineNoCov">          0 :    output logic dec_tlu_flush_extint, // fast ext int started</span></a>
<a name="138"><span class="lineNum">     138 </span><span class="lineNoCov">          0 :    output logic [31:2] dec_tlu_meihap, // meihap for fast int</span></a>
<a name="139"><span class="lineNum">     139 </span>            : </a>
<a name="140"><span class="lineNum">     140 </span><span class="lineNoCov">          0 :    input  logic dbg_halt_req, // DM requests a halt</span></a>
<a name="141"><span class="lineNum">     141 </span><span class="lineNoCov">          0 :    input  logic dbg_resume_req, // DM requests a resume</span></a>
<a name="142"><span class="lineNum">     142 </span><span class="lineCov">    4620688 :    input  logic ifu_miss_state_idle, // I-side miss buffer empty</span></a>
<a name="143"><span class="lineNum">     143 </span><span class="lineCov">    1073899 :    input  logic lsu_idle_any, // lsu is idle</span></a>
<a name="144"><span class="lineNum">     144 </span><span class="lineCov">     111904 :    input  logic dec_div_active, // oop div is active</span></a>
<a name="145"><span class="lineNum">     145 </span><span class="lineNoCov">          0 :    output el2_trigger_pkt_t  [3:0] trigger_pkt_any, // trigger info for trigger blocks</span></a>
<a name="146"><span class="lineNum">     146 </span>            : </a>
<a name="147"><span class="lineNum">     147 </span><span class="lineNoCov">          0 :    input logic  ifu_ic_error_start,     // IC single bit error</span></a>
<a name="148"><span class="lineNum">     148 </span><span class="lineNoCov">          0 :    input logic  ifu_iccm_rd_ecc_single_err, // ICCM single bit error</span></a>
<a name="149"><span class="lineNum">     149 </span>            : </a>
<a name="150"><span class="lineNum">     150 </span>            : </a>
<a name="151"><span class="lineNum">     151 </span><span class="lineNoCov">          0 :    input logic [70:0] ifu_ic_debug_rd_data, // diagnostic icache read data</span></a>
<a name="152"><span class="lineNum">     152 </span><span class="lineNoCov">          0 :    input logic ifu_ic_debug_rd_data_valid, // diagnostic icache read data valid</span></a>
<a name="153"><span class="lineNum">     153 </span><span class="lineNoCov">          0 :    output el2_cache_debug_pkt_t dec_tlu_ic_diag_pkt, // packet of DICAWICS, DICAD0/1, DICAGO info for icache diagnostics</span></a>
<a name="154"><span class="lineNum">     154 </span>            :    // Debug end</a>
<a name="155"><span class="lineNum">     155 </span>            : </a>
<a name="156"><span class="lineNum">     156 </span><span class="lineCov">     459792 :    input logic [7:0] pic_claimid, // pic claimid for csr</span></a>
<a name="157"><span class="lineNum">     157 </span><span class="lineNoCov">          0 :    input logic [3:0] pic_pl, // pic priv level for csr</span></a>
<a name="158"><span class="lineNum">     158 </span><span class="lineNoCov">          0 :    input logic       mhwakeup, // high priority external int, wakeup if halted</span></a>
<a name="159"><span class="lineNum">     159 </span>            : </a>
<a name="160"><span class="lineNum">     160 </span><span class="lineNoCov">          0 :    input logic mexintpend, // external interrupt pending</span></a>
<a name="161"><span class="lineNum">     161 </span><span class="lineCov">         19 :    input logic timer_int, // timer interrupt pending</span></a>
<a name="162"><span class="lineNum">     162 </span><span class="lineCov">         15 :    input logic soft_int, // software interrupt pending</span></a>
<a name="163"><span class="lineNum">     163 </span>            : </a>
<a name="164"><span class="lineNum">     164 </span><span class="lineNoCov">          0 :    output logic o_cpu_halt_status, // PMU interface, halted</span></a>
<a name="165"><span class="lineNum">     165 </span><span class="lineNoCov">          0 :    output logic o_cpu_halt_ack, // halt req ack</span></a>
<a name="166"><span class="lineNum">     166 </span><span class="lineNoCov">          0 :    output logic o_cpu_run_ack, // run req ack</span></a>
<a name="167"><span class="lineNum">     167 </span><span class="lineNoCov">          0 :    output logic o_debug_mode_status, // Core to the PMU that core is in debug mode. When core is in debug mode, the PMU should refrain from sendng a halt or run request</span></a>
<a name="168"><span class="lineNum">     168 </span>            : </a>
<a name="169"><span class="lineNum">     169 </span><span class="lineCov">    1005280 :    input logic [31:4] core_id, // Core ID</span></a>
<a name="170"><span class="lineNum">     170 </span>            : </a>
<a name="171"><span class="lineNum">     171 </span>            :    // external MPC halt/run interface</a>
<a name="172"><span class="lineNum">     172 </span><span class="lineCov">    1005280 :    input logic mpc_debug_halt_req, // Async halt request</span></a>
<a name="173"><span class="lineNum">     173 </span><span class="lineCov">        161 :    input logic mpc_debug_run_req, // Async run request</span></a>
<a name="174"><span class="lineNum">     174 </span><span class="lineCov">        161 :    input logic mpc_reset_run_req, // Run/halt after reset</span></a>
<a name="175"><span class="lineNum">     175 </span><span class="lineNoCov">          0 :    output logic mpc_debug_halt_ack, // Halt ack</span></a>
<a name="176"><span class="lineNum">     176 </span><span class="lineCov">        161 :    output logic mpc_debug_run_ack, // Run ack</span></a>
<a name="177"><span class="lineNum">     177 </span><span class="lineNoCov">          0 :    output logic debug_brkpt_status, // debug breakpoint</span></a>
<a name="178"><span class="lineNum">     178 </span>            : </a>
<a name="179"><span class="lineNum">     179 </span><span class="lineNoCov">          0 :    output logic [3:0] dec_tlu_meicurpl, // to PIC</span></a>
<a name="180"><span class="lineNum">     180 </span><span class="lineNoCov">          0 :    output logic [3:0] dec_tlu_meipt, // to PIC</span></a>
<a name="181"><span class="lineNum">     181 </span>            : </a>
<a name="182"><span class="lineNum">     182 </span>            : </a>
<a name="183"><span class="lineNum">     183 </span><span class="lineCov">      12360 :    output logic [31:0] dec_csr_rddata_d,      // csr read data at wb</span></a>
<a name="184"><span class="lineNum">     184 </span><span class="lineCov">      95040 :    output logic dec_csr_legal_d,              // csr indicates legal operation</span></a>
<a name="185"><span class="lineNum">     185 </span>            : </a>
<a name="186"><span class="lineNum">     186 </span><span class="lineCov">     746887 :    output el2_br_tlu_pkt_t dec_tlu_br0_r_pkt, // branch pkt to bp</span></a>
<a name="187"><span class="lineNum">     187 </span>            : </a>
<a name="188"><span class="lineNum">     188 </span><span class="lineCov">      15822 :    output logic dec_tlu_i0_kill_writeb_wb,    // I0 is flushed, don't writeback any results to arch state</span></a>
<a name="189"><span class="lineNum">     189 </span><span class="lineCov">      35814 :    output logic dec_tlu_flush_lower_wb,       // commit has a flush (exception, int, mispredict at e4)</span></a>
<a name="190"><span class="lineNum">     190 </span><span class="lineCov">    4885414 :    output logic dec_tlu_i0_commit_cmt,        // committed an instruction</span></a>
<a name="191"><span class="lineNum">     191 </span>            : </a>
<a name="192"><span class="lineNum">     192 </span><span class="lineCov">      15822 :    output logic dec_tlu_i0_kill_writeb_r,    // I0 is flushed, don't writeback any results to arch state</span></a>
<a name="193"><span class="lineNum">     193 </span><span class="lineCov">      35814 :    output logic dec_tlu_flush_lower_r,       // commit has a flush (exception, int)</span></a>
<a name="194"><span class="lineNum">     194 </span><span class="lineCov">      14048 :    output logic [31:1] dec_tlu_flush_path_r, // flush pc</span></a>
<a name="195"><span class="lineNum">     195 </span><span class="lineCov">       9660 :    output logic dec_tlu_fence_i_r,           // flush is a fence_i rfnpc, flush icache</span></a>
<a name="196"><span class="lineNum">     196 </span><span class="lineNoCov">          0 :    output logic dec_tlu_wr_pause_r,           // CSR write to pause reg is at R.</span></a>
<a name="197"><span class="lineNum">     197 </span><span class="lineNoCov">          0 :    output logic dec_tlu_flush_pause_r,        // Flush is due to pause</span></a>
<a name="198"><span class="lineNum">     198 </span>            : </a>
<a name="199"><span class="lineNum">     199 </span><span class="lineCov">        488 :    output logic dec_tlu_presync_d,            // CSR read needs to be presync'd</span></a>
<a name="200"><span class="lineNum">     200 </span><span class="lineCov">      21208 :    output logic dec_tlu_postsync_d,           // CSR needs to be presync'd</span></a>
<a name="201"><span class="lineNum">     201 </span>            : </a>
<a name="202"><span class="lineNum">     202 </span>            : </a>
<a name="203"><span class="lineNum">     203 </span><span class="lineNoCov">          0 :    output logic [31:0] dec_tlu_mrac_ff,        // CSR for memory region control</span></a>
<a name="204"><span class="lineNum">     204 </span>            : </a>
<a name="205"><span class="lineNum">     205 </span><span class="lineNoCov">          0 :    output logic dec_tlu_force_halt, // halt has been forced</span></a>
<a name="206"><span class="lineNum">     206 </span>            : </a>
<a name="207"><span class="lineNum">     207 </span><span class="lineCov">     340692 :    output logic dec_tlu_perfcnt0, // toggles when pipe0 perf counter 0 has an event inc</span></a>
<a name="208"><span class="lineNum">     208 </span><span class="lineCov">     513765 :    output logic dec_tlu_perfcnt1, // toggles when pipe0 perf counter 1 has an event inc</span></a>
<a name="209"><span class="lineNum">     209 </span><span class="lineCov">     312698 :    output logic dec_tlu_perfcnt2, // toggles when pipe0 perf counter 2 has an event inc</span></a>
<a name="210"><span class="lineNum">     210 </span><span class="lineCov">      48462 :    output logic dec_tlu_perfcnt3, // toggles when pipe0 perf counter 3 has an event inc</span></a>
<a name="211"><span class="lineNum">     211 </span>            : </a>
<a name="212"><span class="lineNum">     212 </span><span class="lineCov">       5314 :    output logic dec_tlu_i0_exc_valid_wb1, // pipe 0 exception valid</span></a>
<a name="213"><span class="lineNum">     213 </span><span class="lineCov">    4885265 :    output logic dec_tlu_i0_valid_wb1,  // pipe 0 valid</span></a>
<a name="214"><span class="lineNum">     214 </span><span class="lineCov">         28 :    output logic dec_tlu_int_valid_wb1, // pipe 2 int valid</span></a>
<a name="215"><span class="lineNum">     215 </span><span class="lineNoCov">          0 :    output logic [4:0] dec_tlu_exc_cause_wb1, // exception or int cause</span></a>
<a name="216"><span class="lineNum">     216 </span><span class="lineCov">         26 :    output logic [31:0] dec_tlu_mtval_wb1, // MTVAL value</span></a>
<a name="217"><span class="lineNum">     217 </span>            : </a>
<a name="218"><span class="lineNum">     218 </span>            :    // feature disable from mfdc</a>
<a name="219"><span class="lineNum">     219 </span><span class="lineNoCov">          0 :    output logic  dec_tlu_external_ldfwd_disable, // disable external load forwarding</span></a>
<a name="220"><span class="lineNum">     220 </span><span class="lineCov">        147 :    output logic  dec_tlu_sideeffect_posted_disable,  // disable posted stores to side-effect address</span></a>
<a name="221"><span class="lineNum">     221 </span><span class="lineNoCov">          0 :    output logic  dec_tlu_core_ecc_disable, // disable core ECC</span></a>
<a name="222"><span class="lineNum">     222 </span><span class="lineNoCov">          0 :    output logic  dec_tlu_bpred_disable,           // disable branch prediction</span></a>
<a name="223"><span class="lineNum">     223 </span><span class="lineCov">          2 :    output logic  dec_tlu_wb_coalescing_disable,   // disable writebuffer coalescing</span></a>
<a name="224"><span class="lineNum">     224 </span><span class="lineNoCov">          0 :    output logic  dec_tlu_pipelining_disable,      // disable pipelining</span></a>
<a name="225"><span class="lineNum">     225 </span><span class="lineNoCov">          0 :    output logic  dec_tlu_trace_disable,           // disable trace</span></a>
<a name="226"><span class="lineNum">     226 </span><span class="lineCov">        164 :    output logic [2:0]  dec_tlu_dma_qos_prty,    // DMA QoS priority coming from MFDC [18:16]</span></a>
<a name="227"><span class="lineNum">     227 </span>            : </a>
<a name="228"><span class="lineNum">     228 </span>            :    // clock gating overrides from mcgc</a>
<a name="229"><span class="lineNum">     229 </span><span class="lineNoCov">          0 :    output logic  dec_tlu_misc_clk_override, // override misc clock domain gating</span></a>
<a name="230"><span class="lineNum">     230 </span><span class="lineNoCov">          0 :    output logic  dec_tlu_dec_clk_override,  // override decode clock domain gating</span></a>
<a name="231"><span class="lineNum">     231 </span><span class="lineNoCov">          0 :    output logic  dec_tlu_ifu_clk_override,  // override fetch clock domain gating</span></a>
<a name="232"><span class="lineNum">     232 </span><span class="lineNoCov">          0 :    output logic  dec_tlu_lsu_clk_override,  // override load/store clock domain gating</span></a>
<a name="233"><span class="lineNum">     233 </span><span class="lineNoCov">          0 :    output logic  dec_tlu_bus_clk_override,  // override bus clock domain gating</span></a>
<a name="234"><span class="lineNum">     234 </span><span class="lineNoCov">          0 :    output logic  dec_tlu_pic_clk_override,  // override PIC clock domain gating</span></a>
<a name="235"><span class="lineNum">     235 </span><span class="lineCov">        162 :    output logic  dec_tlu_picio_clk_override,// override PICIO clock domain gating</span></a>
<a name="236"><span class="lineNum">     236 </span><span class="lineNoCov">          0 :    output logic  dec_tlu_dccm_clk_override, // override DCCM clock domain gating</span></a>
<a name="237"><span class="lineNum">     237 </span><span class="lineNoCov">          0 :    output logic  dec_tlu_icm_clk_override,  // override ICCM clock domain gating</span></a>
<a name="238"><span class="lineNum">     238 </span>            : </a>
<a name="239"><span class="lineNum">     239 </span>            : `ifdef RV_USER_MODE</a>
<a name="240"><span class="lineNum">     240 </span>            : </a>
<a name="241"><span class="lineNum">     241 </span>            :    // Privilege mode</a>
<a name="242"><span class="lineNum">     242 </span>            :    // 0 - machine, 1 - user</a>
<a name="243"><span class="lineNum">     243 </span><span class="lineCov">        788 :    output logic  priv_mode,</span></a>
<a name="244"><span class="lineNum">     244 </span><span class="lineCov">        896 :    output logic  priv_mode_eff,</span></a>
<a name="245"><span class="lineNum">     245 </span><span class="lineCov">        788 :    output logic  priv_mode_ns,</span></a>
<a name="246"><span class="lineNum">     246 </span>            : </a>
<a name="247"><span class="lineNum">     247 </span>            :    // mseccfg CSR content for PMP</a>
<a name="248"><span class="lineNum">     248 </span><span class="lineCov">          2 :    output logic [2:0] mseccfg,</span></a>
<a name="249"><span class="lineNum">     249 </span>            : </a>
<a name="250"><span class="lineNum">     250 </span>            : `endif</a>
<a name="251"><span class="lineNum">     251 </span>            : </a>
<a name="252"><span class="lineNum">     252 </span>            :    // pmp</a>
<a name="253"><span class="lineNum">     253 </span><span class="lineNoCov">          0 :    output el2_pmp_cfg_pkt_t pmp_pmpcfg  [pt.PMP_ENTRIES],</span></a>
<a name="254"><span class="lineNum">     254 </span>            :    output logic [31:0]      pmp_pmpaddr [pt.PMP_ENTRIES]</a>
<a name="255"><span class="lineNum">     255 </span>            :    );</a>
<a name="256"><span class="lineNum">     256 </span>            : </a>
<a name="257"><span class="lineNum">     257 </span><span class="lineCov">         12 :    logic         clk_override, e4e5_int_clk, nmi_fir_type, nmi_lsu_load_type, nmi_lsu_store_type, nmi_int_detected_f, nmi_lsu_load_type_f,</span></a>
<a name="258"><span class="lineNum">     258 </span><span class="lineCov">     976915 :                  nmi_lsu_store_type_f, allow_dbg_halt_csr_write, dbg_cmd_done_ns, i_cpu_run_req_d1_raw, debug_mode_status, lsu_single_ecc_error_r_d1,</span></a>
<a name="259"><span class="lineNum">     259 </span><span class="lineNoCov">          0 :                  sel_npc_r, sel_npc_resume, ce_int,</span></a>
<a name="260"><span class="lineNum">     260 </span><span class="lineNoCov">          0 :                  nmi_in_debug_mode, dpc_capture_npc, dpc_capture_pc, tdata_load, tdata_opcode, tdata_action, perfcnt_halted, tdata_chain,</span></a>
<a name="261"><span class="lineNum">     261 </span><span class="lineNoCov">          0 :                  tdata_kill_write;</span></a>
<a name="262"><span class="lineNum">     262 </span>            : </a>
<a name="263"><span class="lineNum">     263 </span>            : </a>
<a name="264"><span class="lineNum">     264 </span><span class="lineCov">        161 :    logic reset_delayed, reset_detect, reset_detected;</span></a>
<a name="265"><span class="lineNum">     265 </span><span class="lineNoCov">          0 :    logic wr_mstatus_r, wr_mtvec_r, wr_mcyclel_r, wr_mcycleh_r,</span></a>
<a name="266"><span class="lineNum">     266 </span><span class="lineNoCov">          0 :          wr_minstretl_r, wr_minstreth_r, wr_mscratch_r, wr_mepc_r, wr_mcause_r, wr_mscause_r, wr_mtval_r,</span></a>
<a name="267"><span class="lineNum">     267 </span><span class="lineNoCov">          0 :          wr_mrac_r, wr_meihap_r, wr_meicurpl_r, wr_meipt_r, wr_dcsr_r,</span></a>
<a name="268"><span class="lineNum">     268 </span><span class="lineNoCov">          0 :          wr_dpc_r, wr_meicidpl_r, wr_meivt_r, wr_meicpct_r, wr_micect_r, wr_miccmect_r, wr_mfdht_r, wr_mfdhs_r,</span></a>
<a name="269"><span class="lineNum">     269 </span><span class="lineCov">          4 :          wr_mdccmect_r,wr_mhpme3_r, wr_mhpme4_r, wr_mhpme5_r, wr_mhpme6_r;</span></a>
<a name="270"><span class="lineNum">     270 </span><span class="lineNoCov">          0 :    logic wr_mpmc_r;</span></a>
<a name="271"><span class="lineNum">     271 </span><span class="lineNoCov">          0 :    logic [1:1] mpmc_b_ns, mpmc, mpmc_b;</span></a>
<a name="272"><span class="lineNum">     272 </span><span class="lineNoCov">          0 :    logic set_mie_pmu_fw_halt, fw_halted_ns, fw_halted;</span></a>
<a name="273"><span class="lineNum">     273 </span><span class="lineNoCov">          0 :    logic wr_mcountinhibit_r;</span></a>
<a name="274"><span class="lineNum">     274 </span>            : `ifdef RV_USER_MODE</a>
<a name="275"><span class="lineNum">     275 </span><span class="lineCov">         36 :    logic wr_mcounteren_r;</span></a>
<a name="276"><span class="lineNum">     276 </span><span class="lineCov">          6 :    logic [5:0] mcounteren; // HPM6, HPM5, HPM4, HPM3, IR, CY</span></a>
<a name="277"><span class="lineNum">     277 </span><span class="lineCov">         40 :    logic wr_mseccfg_r;</span></a>
<a name="278"><span class="lineNum">     278 </span><span class="lineCov">       9440 :    logic [2:0] mseccfg_ns;</span></a>
<a name="279"><span class="lineNum">     279 </span>            : `endif</a>
<a name="280"><span class="lineNum">     280 </span><span class="lineNoCov">          0 :    logic [6:0] mcountinhibit;</span></a>
<a name="281"><span class="lineNum">     281 </span><span class="lineNoCov">          0 :    logic wr_mtsel_r, wr_mtdata1_t0_r, wr_mtdata1_t1_r, wr_mtdata1_t2_r, wr_mtdata1_t3_r, wr_mtdata2_t0_r, wr_mtdata2_t1_r, wr_mtdata2_t2_r, wr_mtdata2_t3_r;</span></a>
<a name="282"><span class="lineNum">     282 </span><span class="lineNoCov">          0 :    logic [31:0] mtdata2_t0, mtdata2_t1, mtdata2_t2, mtdata2_t3, mtdata2_tsel_out, mtdata1_tsel_out;</span></a>
<a name="283"><span class="lineNum">     283 </span><span class="lineNoCov">          0 :    logic [9:0]  mtdata1_t0_ns, mtdata1_t0, mtdata1_t1_ns, mtdata1_t1, mtdata1_t2_ns, mtdata1_t2, mtdata1_t3_ns, mtdata1_t3;</span></a>
<a name="284"><span class="lineNum">     284 </span><span class="lineNoCov">          0 :    logic [9:0] tdata_wrdata_r;</span></a>
<a name="285"><span class="lineNum">     285 </span><span class="lineNoCov">          0 :    logic [1:0] mtsel_ns, mtsel;</span></a>
<a name="286"><span class="lineNum">     286 </span><span class="lineCov">      15822 :    logic tlu_i0_kill_writeb_r;</span></a>
<a name="287"><span class="lineNum">     287 </span>            : `ifdef RV_USER_MODE</a>
<a name="288"><span class="lineNum">     288 </span><span class="lineCov">         50 :    logic [3:0]  mstatus_ns, mstatus; // MPRV, MPP (inverted! 0-M, 1-U), MPIE, MIE</span></a>
<a name="289"><span class="lineNum">     289 </span>            : `else</a>
<a name="290"><span class="lineNum">     290 </span><span class="lineNoCov">          0 :    logic [1:0]  mstatus_ns, mstatus;</span></a>
<a name="291"><span class="lineNum">     291 </span>            : `endif</a>
<a name="292"><span class="lineNum">     292 </span><span class="lineNoCov">          0 :    logic [1:0] mfdhs_ns, mfdhs;</span></a>
<a name="293"><span class="lineNum">     293 </span><span class="lineNoCov">          0 :    logic [31:0] force_halt_ctr, force_halt_ctr_f;</span></a>
<a name="294"><span class="lineNum">     294 </span><span class="lineNoCov">          0 :    logic        force_halt;</span></a>
<a name="295"><span class="lineNum">     295 </span><span class="lineNoCov">          0 :    logic [5:0]  mfdht, mfdht_ns;</span></a>
<a name="296"><span class="lineNum">     296 </span><span class="lineCov">        816 :    logic mstatus_mie_ns;</span></a>
<a name="297"><span class="lineNum">     297 </span><span class="lineNoCov">          0 :    logic [30:0] mtvec_ns, mtvec;</span></a>
<a name="298"><span class="lineNum">     298 </span><span class="lineNoCov">          0 :    logic [15:2] dcsr_ns, dcsr;</span></a>
<a name="299"><span class="lineNum">     299 </span><span class="lineNoCov">          0 :    logic [5:0] mip_ns, mip;</span></a>
<a name="300"><span class="lineNum">     300 </span><span class="lineNoCov">          0 :    logic [5:0] mie_ns, mie;</span></a>
<a name="301"><span class="lineNum">     301 </span><span class="lineCov">      32887 :    logic [31:0] mcyclel_ns, mcyclel;</span></a>
<a name="302"><span class="lineNum">     302 </span><span class="lineNoCov">          0 :    logic [31:0] mcycleh_ns, mcycleh;</span></a>
<a name="303"><span class="lineNum">     303 </span><span class="lineCov">       9965 :    logic [31:0] minstretl_ns, minstretl;</span></a>
<a name="304"><span class="lineNum">     304 </span><span class="lineNoCov">          0 :    logic [31:0] minstreth_ns, minstreth;</span></a>
<a name="305"><span class="lineNum">     305 </span><span class="lineNoCov">          0 :    logic [31:0] micect_ns, micect, miccmect_ns, miccmect, mdccmect_ns, mdccmect;</span></a>
<a name="306"><span class="lineNum">     306 </span><span class="lineNoCov">          0 :    logic [26:0] micect_inc, miccmect_inc, mdccmect_inc;</span></a>
<a name="307"><span class="lineNum">     307 </span><span class="lineCov">       2147 :    logic [31:0] mscratch;</span></a>
<a name="308"><span class="lineNum">     308 </span><span class="lineCov">         46 :    logic [31:0] mhpmc3, mhpmc3_ns, mhpmc4, mhpmc4_ns, mhpmc5, mhpmc5_ns, mhpmc6, mhpmc6_ns;</span></a>
<a name="309"><span class="lineNum">     309 </span><span class="lineNoCov">          0 :    logic [31:0] mhpmc3h, mhpmc3h_ns, mhpmc4h, mhpmc4h_ns, mhpmc5h, mhpmc5h_ns, mhpmc6h, mhpmc6h_ns;</span></a>
<a name="310"><span class="lineNum">     310 </span><span class="lineNoCov">          0 :    logic [9:0]  mhpme3, mhpme4, mhpme5, mhpme6;</span></a>
<a name="311"><span class="lineNum">     311 </span><span class="lineNoCov">          0 :    logic [31:0] mrac;</span></a>
<a name="312"><span class="lineNum">     312 </span><span class="lineCov">     435511 :    logic [9:2] meihap;</span></a>
<a name="313"><span class="lineNum">     313 </span><span class="lineCov">      13840 :    logic [31:10] meivt;</span></a>
<a name="314"><span class="lineNum">     314 </span><span class="lineNoCov">          0 :    logic [3:0] meicurpl_ns, meicurpl;</span></a>
<a name="315"><span class="lineNum">     315 </span><span class="lineNoCov">          0 :    logic [3:0] meicidpl_ns, meicidpl;</span></a>
<a name="316"><span class="lineNum">     316 </span><span class="lineNoCov">          0 :    logic [3:0] meipt_ns, meipt;</span></a>
<a name="317"><span class="lineNum">     317 </span><span class="lineNoCov">          0 :    logic [31:0] mdseac;</span></a>
<a name="318"><span class="lineNum">     318 </span><span class="lineNoCov">          0 :    logic mdseac_locked_ns, mdseac_locked_f, mdseac_en, nmi_lsu_detected;</span></a>
<a name="319"><span class="lineNum">     319 </span><span class="lineCov">        138 :    logic [31:1] mepc_ns, mepc;</span></a>
<a name="320"><span class="lineNum">     320 </span><span class="lineNoCov">          0 :    logic [31:1] dpc_ns, dpc;</span></a>
<a name="321"><span class="lineNum">     321 </span><span class="lineNoCov">          0 :    logic [31:0] mcause_ns, mcause;</span></a>
<a name="322"><span class="lineNum">     322 </span><span class="lineNoCov">          0 :    logic [3:0] mscause_ns, mscause, mscause_type;</span></a>
<a name="323"><span class="lineNum">     323 </span><span class="lineCov">         26 :    logic [31:0] mtval_ns, mtval;</span></a>
<a name="324"><span class="lineNum">     324 </span><span class="lineNoCov">          0 :    logic dec_pause_state_f, dec_tlu_wr_pause_r_d1, pause_expired_r, pause_expired_wb;</span></a>
<a name="325"><span class="lineNum">     325 </span><span class="lineCov">      35814 :    logic        tlu_flush_lower_r, tlu_flush_lower_r_d1;</span></a>
<a name="326"><span class="lineNum">     326 </span><span class="lineCov">        130 :    logic [31:1] tlu_flush_path_r,  tlu_flush_path_r_d1;</span></a>
<a name="327"><span class="lineNum">     327 </span><span class="lineCov">    4885265 :    logic i0_valid_wb;</span></a>
<a name="328"><span class="lineNum">     328 </span><span class="lineCov">    4885414 :    logic tlu_i0_commit_cmt;</span></a>
<a name="329"><span class="lineNum">     329 </span><span class="lineCov">         19 :    logic [31:1] vectored_path, interrupt_path;</span></a>
<a name="330"><span class="lineNum">     330 </span><span class="lineNoCov">          0 :    logic [16:0] dicawics_ns, dicawics;</span></a>
<a name="331"><span class="lineNum">     331 </span><span class="lineNoCov">          0 :    logic        wr_dicawics_r, wr_dicad0_r, wr_dicad1_r, wr_dicad0h_r;</span></a>
<a name="332"><span class="lineNum">     332 </span><span class="lineNoCov">          0 :    logic [31:0] dicad0_ns, dicad0, dicad0h_ns, dicad0h;</span></a>
<a name="333"><span class="lineNum">     333 </span>            : </a>
<a name="334"><span class="lineNum">     334 </span><span class="lineCov">       9130 :    logic [6:0]  dicad1_ns, dicad1_raw;</span></a>
<a name="335"><span class="lineNum">     335 </span><span class="lineNoCov">          0 :    logic [31:0] dicad1;</span></a>
<a name="336"><span class="lineNum">     336 </span><span class="lineCov">       9660 :    logic        ebreak_r, ebreak_to_debug_mode_r, ecall_r, illegal_r, mret_r, inst_acc_r, fence_i_r,</span></a>
<a name="337"><span class="lineNum">     337 </span><span class="lineNoCov">          0 :                 ic_perr_r, iccm_sbecc_r, ebreak_to_debug_mode_r_d1, kill_ebreak_count_r, inst_acc_second_r;</span></a>
<a name="338"><span class="lineNum">     338 </span><span class="lineNoCov">          0 :    logic ce_int_ready, ext_int_ready, timer_int_ready, soft_int_ready, int_timer0_int_ready, int_timer1_int_ready, mhwakeup_ready,</span></a>
<a name="339"><span class="lineNum">     339 </span><span class="lineNoCov">          0 :          take_ext_int, take_ce_int, take_timer_int, take_soft_int, take_int_timer0_int, take_int_timer1_int, take_nmi, take_nmi_r_d1, int_timer0_int_possible, int_timer1_int_possible;</span></a>
<a name="340"><span class="lineNum">     340 </span><span class="lineCov">       5342 :    logic i0_exception_valid_r, interrupt_valid_r, i0_exception_valid_r_d1, interrupt_valid_r_d1, exc_or_int_valid_r, exc_or_int_valid_r_d1, mdccme_ce_req, miccme_ce_req, mice_ce_req;</span></a>
<a name="341"><span class="lineNum">     341 </span><span class="lineCov">      30076 :    logic synchronous_flush_r;</span></a>
<a name="342"><span class="lineNum">     342 </span><span class="lineNoCov">          0 :    logic [4:0]  exc_cause_r, exc_cause_wb;</span></a>
<a name="343"><span class="lineNum">     343 </span><span class="lineCov">     131709 :    logic        mcyclel_cout, mcyclel_cout_f, mcyclela_cout;</span></a>
<a name="344"><span class="lineNum">     344 </span><span class="lineCov">      32887 :    logic [31:0] mcyclel_inc;</span></a>
<a name="345"><span class="lineNum">     345 </span><span class="lineNoCov">          0 :    logic [31:0] mcycleh_inc;</span></a>
<a name="346"><span class="lineNum">     346 </span>            : </a>
<a name="347"><span class="lineNum">     347 </span><span class="lineCov">      40018 :    logic        minstretl_cout, minstretl_cout_f, minstret_enable, minstretl_cout_ns, minstretl_couta;</span></a>
<a name="348"><span class="lineNum">     348 </span>            : </a>
<a name="349"><span class="lineNum">     349 </span><span class="lineCov">       9965 :    logic [31:0] minstretl_inc, minstretl_read;</span></a>
<a name="350"><span class="lineNum">     350 </span><span class="lineNoCov">          0 :    logic [31:0] minstreth_inc, minstreth_read;</span></a>
<a name="351"><span class="lineNum">     351 </span><span class="lineCov">        155 :    logic [31:1] pc_r, pc_r_d1, npc_r, npc_r_d1;</span></a>
<a name="352"><span class="lineNum">     352 </span><span class="lineCov">      95040 :    logic valid_csr;</span></a>
<a name="353"><span class="lineNum">     353 </span><span class="lineCov">      15102 :    logic rfpc_i0_r;</span></a>
<a name="354"><span class="lineNum">     354 </span><span class="lineNoCov">          0 :    logic lsu_i0_rfnpc_r;</span></a>
<a name="355"><span class="lineNum">     355 </span><span class="lineCov">     801927 :    logic dec_tlu_br0_error_r, dec_tlu_br0_start_error_r, dec_tlu_br0_v_r;</span></a>
<a name="356"><span class="lineNum">     356 </span><span class="lineCov">         50 :    logic lsu_i0_exc_r, lsu_i0_exc_r_raw, lsu_exc_ma_r, lsu_exc_acc_r, lsu_exc_st_r,</span></a>
<a name="357"><span class="lineNum">     357 </span><span class="lineCov">      35192 :          lsu_exc_valid_r, lsu_exc_valid_r_raw, lsu_exc_valid_r_d1, lsu_i0_exc_r_d1, block_interrupts;</span></a>
<a name="358"><span class="lineNum">     358 </span><span class="lineCov">    4899684 :    logic i0_trigger_eval_r;</span></a>
<a name="359"><span class="lineNum">     359 </span>            : </a>
<a name="360"><span class="lineNum">     360 </span><span class="lineNoCov">          0 :    logic request_debug_mode_r, request_debug_mode_r_d1, request_debug_mode_done, request_debug_mode_done_f;</span></a>
<a name="361"><span class="lineNum">     361 </span><span class="lineCov">        322 :    logic take_halt, halt_taken, halt_taken_f, internal_dbg_halt_mode, dbg_tlu_halted_f, take_reset,</span></a>
<a name="362"><span class="lineNum">     362 </span><span class="lineNoCov">          0 :          dbg_tlu_halted, core_empty, lsu_idle_any_f, ifu_miss_state_idle_f, resume_ack_ns,</span></a>
<a name="363"><span class="lineNum">     363 </span><span class="lineNoCov">          0 :          debug_halt_req_f, debug_resume_req_f_raw, debug_resume_req_f, enter_debug_halt_req, dcsr_single_step_done, dcsr_single_step_done_f,</span></a>
<a name="364"><span class="lineNum">     364 </span><span class="lineNoCov">          0 :          debug_halt_req_d1, debug_halt_req_ns, dcsr_single_step_running, dcsr_single_step_running_f, internal_dbg_halt_timers;</span></a>
<a name="365"><span class="lineNum">     365 </span>            : </a>
<a name="366"><span class="lineNum">     366 </span><span class="lineNoCov">          0 :    logic [3:0] i0_trigger_r, trigger_action, trigger_enabled,</span></a>
<a name="367"><span class="lineNum">     367 </span><span class="lineNoCov">          0 :                i0_trigger_chain_masked_r;</span></a>
<a name="368"><span class="lineNum">     368 </span><span class="lineNoCov">          0 :    logic       i0_trigger_hit_r, i0_trigger_hit_raw_r, i0_trigger_action_r,</span></a>
<a name="369"><span class="lineNum">     369 </span><span class="lineNoCov">          0 :                trigger_hit_r_d1,</span></a>
<a name="370"><span class="lineNum">     370 </span><span class="lineNoCov">          0 :                mepc_trigger_hit_sel_pc_r;</span></a>
<a name="371"><span class="lineNum">     371 </span><span class="lineCov">        162 :    logic [3:0] update_hit_bit_r, i0_iside_trigger_has_pri_r,i0trigger_qual_r, i0_lsu_trigger_has_pri_r;</span></a>
<a name="372"><span class="lineNum">     372 </span><span class="lineNoCov">          0 :    logic cpu_halt_status, cpu_halt_ack, cpu_run_ack, ext_halt_pulse, i_cpu_halt_req_d1, i_cpu_run_req_d1;</span></a>
<a name="373"><span class="lineNum">     373 </span>            : </a>
<a name="374"><span class="lineNum">     374 </span><span class="lineNoCov">          0 :    logic inst_acc_r_raw, trigger_hit_dmode_r, trigger_hit_dmode_r_d1;</span></a>
<a name="375"><span class="lineNum">     375 </span><span class="lineNoCov">          0 :    logic [9:0] mcgc, mcgc_ns, mcgc_int;</span></a>
<a name="376"><span class="lineNum">     376 </span><span class="lineNoCov">          0 :    logic [18:0] mfdc;</span></a>
<a name="377"><span class="lineNum">     377 </span><span class="lineCov">    1717505 :    logic i_cpu_halt_req_sync_qual, i_cpu_run_req_sync_qual, pmu_fw_halt_req_ns, pmu_fw_halt_req_f, int_timer_stalled,</span></a>
<a name="378"><span class="lineNum">     378 </span><span class="lineNoCov">          0 :          fw_halt_req, enter_pmu_fw_halt_req, pmu_fw_tlu_halted, pmu_fw_tlu_halted_f, internal_pmu_fw_halt_mode,</span></a>
<a name="379"><span class="lineNum">     379 </span><span class="lineCov">    4223262 :          internal_pmu_fw_halt_mode_f, int_timer0_int_hold, int_timer1_int_hold, int_timer0_int_hold_f, int_timer1_int_hold_f;</span></a>
<a name="380"><span class="lineNum">     380 </span><span class="lineCov">         12 :    logic nmi_int_delayed, nmi_int_detected;</span></a>
<a name="381"><span class="lineNum">     381 </span><span class="lineNoCov">          0 :    logic [3:0] trigger_execute, trigger_data, trigger_store;</span></a>
<a name="382"><span class="lineNum">     382 </span><span class="lineCov">    2646622 :    logic dec_tlu_pmu_fw_halted;</span></a>
<a name="383"><span class="lineNum">     383 </span>            : </a>
<a name="384"><span class="lineNum">     384 </span><span class="lineNoCov">          0 :    logic mpc_run_state_ns, debug_brkpt_status_ns, mpc_debug_halt_ack_ns, mpc_debug_run_ack_ns, dbg_halt_state_ns, dbg_run_state_ns,</span></a>
<a name="385"><span class="lineNum">     385 </span><span class="lineNoCov">          0 :          dbg_halt_state_f, mpc_debug_halt_req_sync_f, mpc_debug_run_req_sync_f, mpc_halt_state_f, mpc_halt_state_ns, mpc_run_state_f, debug_brkpt_status_f,</span></a>
<a name="386"><span class="lineNum">     386 </span><span class="lineNoCov">          0 :          mpc_debug_halt_ack_f, mpc_debug_run_ack_f, dbg_run_state_f, mpc_debug_halt_req_sync_pulse,</span></a>
<a name="387"><span class="lineNum">     387 </span><span class="lineNoCov">          0 :          mpc_debug_run_req_sync_pulse, debug_brkpt_valid, debug_halt_req, debug_resume_req, dec_tlu_mpc_halted_only_ns;</span></a>
<a name="388"><span class="lineNum">     388 </span><span class="lineNoCov">          0 :    logic take_ext_int_start, ext_int_freeze, take_ext_int_start_d1, take_ext_int_start_d2,</span></a>
<a name="389"><span class="lineNum">     389 </span><span class="lineNoCov">          0 :          take_ext_int_start_d3, ext_int_freeze_d1, ignore_ext_int_due_to_lsu_stall;</span></a>
<a name="390"><span class="lineNum">     390 </span><span class="lineNoCov">          0 :    logic mcause_sel_nmi_store, mcause_sel_nmi_load, mcause_sel_nmi_ext, fast_int_meicpct;</span></a>
<a name="391"><span class="lineNum">     391 </span><span class="lineNoCov">          0 :    logic [1:0] mcause_fir_error_type;</span></a>
<a name="392"><span class="lineNum">     392 </span><span class="lineNoCov">          0 :    logic dbg_halt_req_held_ns, dbg_halt_req_held, dbg_halt_req_final;</span></a>
<a name="393"><span class="lineNum">     393 </span><span class="lineNoCov">          0 :    logic iccm_repair_state_ns, iccm_repair_state_d1, iccm_repair_state_rfnpc;</span></a>
<a name="394"><span class="lineNum">     394 </span>            : </a>
<a name="395"><span class="lineNum">     395 </span>            : </a>
<a name="396"><span class="lineNum">     396 </span>            :    // internal timer, isolated for size reasons</a>
<a name="397"><span class="lineNum">     397 </span><span class="lineCov">         16 :    logic [31:0] dec_timer_rddata_d;</span></a>
<a name="398"><span class="lineNum">     398 </span><span class="lineNoCov">          0 :    logic dec_timer_read_d, dec_timer_t0_pulse, dec_timer_t1_pulse;</span></a>
<a name="399"><span class="lineNum">     399 </span>            : </a>
<a name="400"><span class="lineNum">     400 </span>            :    // PMP unit, isolated for size reasons</a>
<a name="401"><span class="lineNum">     401 </span><span class="lineCov">        180 :    logic [31:0] dec_pmp_rddata_d;</span></a>
<a name="402"><span class="lineNum">     402 </span><span class="lineCov">       1232 :    logic dec_pmp_read_d;</span></a>
<a name="403"><span class="lineNum">     403 </span>            : </a>
<a name="404"><span class="lineNum">     404 </span><span class="lineNoCov">          0 :    logic nmi_int_sync, timer_int_sync, soft_int_sync, i_cpu_halt_req_sync, i_cpu_run_req_sync, mpc_debug_halt_req_sync, mpc_debug_run_req_sync, mpc_debug_halt_req_sync_raw;</span></a>
<a name="405"><span class="lineNum">     405 </span><span class="lineCov">   79593483 :    logic csr_wr_clk;</span></a>
<a name="406"><span class="lineNum">     406 </span><span class="lineNoCov">          0 :    logic e4e5_clk, e4_valid, e5_valid, e4e5_valid, internal_dbg_halt_mode_f, internal_dbg_halt_mode_f2;</span></a>
<a name="407"><span class="lineNum">     407 </span><span class="lineCov">     568079 :    logic lsu_pmu_load_external_r, lsu_pmu_store_external_r;</span></a>
<a name="408"><span class="lineNum">     408 </span><span class="lineNoCov">          0 :    logic dec_tlu_flush_noredir_r_d1, dec_tlu_flush_pause_r_d1;</span></a>
<a name="409"><span class="lineNum">     409 </span><span class="lineNoCov">          0 :    logic lsu_single_ecc_error_r;</span></a>
<a name="410"><span class="lineNum">     410 </span><span class="lineCov">          5 :    logic [31:0] lsu_error_pkt_addr_r;</span></a>
<a name="411"><span class="lineNum">     411 </span><span class="lineCov">        162 :    logic mcyclel_cout_in;</span></a>
<a name="412"><span class="lineNum">     412 </span><span class="lineCov">    4895922 :    logic i0_valid_no_ebreak_ecall_r;</span></a>
<a name="413"><span class="lineNum">     413 </span><span class="lineCov">    4881517 :    logic minstret_enable_f;</span></a>
<a name="414"><span class="lineNum">     414 </span><span class="lineCov">      35815 :    logic sel_exu_npc_r, sel_flush_npc_r, sel_hold_npc_r;</span></a>
<a name="415"><span class="lineNum">     415 </span><span class="lineCov">    9799714 :    logic pc0_valid_r;</span></a>
<a name="416"><span class="lineNum">     416 </span><span class="lineCov">       3115 :    logic [15:0] mfdc_int, mfdc_ns;</span></a>
<a name="417"><span class="lineNum">     417 </span><span class="lineCov">        454 :    logic [31:0] mrac_in;</span></a>
<a name="418"><span class="lineNum">     418 </span><span class="lineCov">        901 :    logic [31:27] csr_sat;</span></a>
<a name="419"><span class="lineNum">     419 </span><span class="lineNoCov">          0 :    logic [8:6] dcsr_cause;</span></a>
<a name="420"><span class="lineNum">     420 </span><span class="lineNoCov">          0 :    logic enter_debug_halt_req_le, dcsr_cause_upgradeable;</span></a>
<a name="421"><span class="lineNum">     421 </span><span class="lineNoCov">          0 :    logic icache_rd_valid, icache_wr_valid, icache_rd_valid_f, icache_wr_valid_f;</span></a>
<a name="422"><span class="lineNum">     422 </span><span class="lineCov">      48462 :    logic [3:0]      mhpmc_inc_r, mhpmc_inc_r_d1;</span></a>
<a name="423"><span class="lineNum">     423 </span>            : </a>
<a name="424"><span class="lineNum">     424 </span><span class="lineNoCov">          0 :    logic [3:0][9:0] mhpme_vec;</span></a>
<a name="425"><span class="lineNum">     425 </span><span class="lineCov">     340692 :    logic            mhpmc3_wr_en0, mhpmc3_wr_en1, mhpmc3_wr_en;</span></a>
<a name="426"><span class="lineNum">     426 </span><span class="lineCov">     513766 :    logic            mhpmc4_wr_en0, mhpmc4_wr_en1, mhpmc4_wr_en;</span></a>
<a name="427"><span class="lineNum">     427 </span><span class="lineCov">     312698 :    logic            mhpmc5_wr_en0, mhpmc5_wr_en1, mhpmc5_wr_en;</span></a>
<a name="428"><span class="lineNum">     428 </span><span class="lineCov">      48462 :    logic            mhpmc6_wr_en0, mhpmc6_wr_en1, mhpmc6_wr_en;</span></a>
<a name="429"><span class="lineNum">     429 </span><span class="lineCov">     340692 :    logic            mhpmc3h_wr_en0, mhpmc3h_wr_en;</span></a>
<a name="430"><span class="lineNum">     430 </span><span class="lineCov">     513766 :    logic            mhpmc4h_wr_en0, mhpmc4h_wr_en;</span></a>
<a name="431"><span class="lineNum">     431 </span><span class="lineCov">     312698 :    logic            mhpmc5h_wr_en0, mhpmc5h_wr_en;</span></a>
<a name="432"><span class="lineNum">     432 </span><span class="lineCov">      48462 :    logic            mhpmc6h_wr_en0, mhpmc6h_wr_en;</span></a>
<a name="433"><span class="lineNum">     433 </span><span class="lineCov">         46 :    logic [63:0]     mhpmc3_incr, mhpmc4_incr, mhpmc5_incr, mhpmc6_incr;</span></a>
<a name="434"><span class="lineNum">     434 </span><span class="lineCov">      11140 :    logic perfcnt_halted_d1, zero_event_r;</span></a>
<a name="435"><span class="lineNum">     435 </span><span class="lineNoCov">          0 :    logic [3:0] perfcnt_during_sleep;</span></a>
<a name="436"><span class="lineNum">     436 </span><span class="lineCov">         10 :    logic [9:0] event_r;</span></a>
<a name="437"><span class="lineNum">     437 </span>            : </a>
<a name="438"><span class="lineNum">     438 </span><span class="lineCov">    1916356 :    el2_inst_pkt_t pmu_i0_itype_qual;</span></a>
<a name="439"><span class="lineNum">     439 </span>            : </a>
<a name="440"><span class="lineNum">     440 </span><span class="lineCov">      48238 :    logic dec_csr_wen_r_mod;</span></a>
<a name="441"><span class="lineNum">     441 </span>            : </a>
<a name="442"><span class="lineNum">     442 </span><span class="lineCov">        350 :    logic flush_clkvalid;</span></a>
<a name="443"><span class="lineNum">     443 </span><span class="lineNoCov">          0 :    logic sel_fir_addr;</span></a>
<a name="444"><span class="lineNum">     444 </span><span class="lineCov">        116 :    logic wr_mie_r;</span></a>
<a name="445"><span class="lineNum">     445 </span><span class="lineCov">       4404 :    logic mtval_capture_pc_r;</span></a>
<a name="446"><span class="lineNum">     446 </span><span class="lineNoCov">          0 :    logic mtval_capture_pc_plus2_r;</span></a>
<a name="447"><span class="lineNum">     447 </span><span class="lineCov">         14 :    logic mtval_capture_inst_r;</span></a>
<a name="448"><span class="lineNum">     448 </span><span class="lineCov">         72 :    logic mtval_capture_lsu_r;</span></a>
<a name="449"><span class="lineNum">     449 </span><span class="lineCov">        852 :    logic mtval_clear_r;</span></a>
<a name="450"><span class="lineNum">     450 </span><span class="lineNoCov">          0 :    logic wr_mcgc_r;</span></a>
<a name="451"><span class="lineNum">     451 </span><span class="lineCov">          4 :    logic wr_mfdc_r;</span></a>
<a name="452"><span class="lineNum">     452 </span><span class="lineNoCov">          0 :    logic wr_mdeau_r;</span></a>
<a name="453"><span class="lineNum">     453 </span><span class="lineNoCov">          0 :    logic trigger_hit_for_dscr_cause_r_d1;</span></a>
<a name="454"><span class="lineNum">     454 </span><span class="lineCov">    1005280 :    logic conditionally_illegal;</span></a>
<a name="455"><span class="lineNum">     455 </span>            : </a>
<a name="456"><span class="lineNum">     456 </span><span class="lineCov">        304 :    logic  [3:0] ifu_mscause ;</span></a>
<a name="457"><span class="lineNum">     457 </span><span class="lineNoCov">          0 :    logic        ifu_ic_error_start_f, ifu_iccm_rd_ecc_single_err_f;</span></a>
<a name="458"><span class="lineNum">     458 </span>            : </a>
<a name="459"><span class="lineNum">     459 </span>            :    // CSR address decoder</a>
<a name="460"><span class="lineNum">     460 </span>            : </a>
<a name="461"><span class="lineNum">     461 </span>            : // files &quot;csrdecode_m&quot; (machine mode only) and &quot;csrdecode_mu&quot; (machine mode plus</a>
<a name="462"><span class="lineNum">     462 </span>            : // user mode) are human readable that have all of the CSR decodes defined and</a>
<a name="463"><span class="lineNum">     463 </span>            : // are part of the git repo. Modify these files as needed.</a>
<a name="464"><span class="lineNum">     464 </span>            : </a>
<a name="465"><span class="lineNum">     465 </span>            : // to generate all the equations below from &quot;csrdecode&quot; except legal equation:</a>
<a name="466"><span class="lineNum">     466 </span>            : </a>
<a name="467"><span class="lineNum">     467 </span>            : // 1) coredecode -in csrdecode &gt; corecsrdecode.e</a>
<a name="468"><span class="lineNum">     468 </span>            : </a>
<a name="469"><span class="lineNum">     469 </span>            : // 2) espresso -Dso -oeqntott &lt; corecsrdecode.e | addassign &gt; csrequations</a>
<a name="470"><span class="lineNum">     470 </span>            : </a>
<a name="471"><span class="lineNum">     471 </span>            : // to generate the legal CSR equation below:</a>
<a name="472"><span class="lineNum">     472 </span>            : </a>
<a name="473"><span class="lineNum">     473 </span>            : // 1) coredecode -in csrdecode -legal &gt; csrlegal.e</a>
<a name="474"><span class="lineNum">     474 </span>            : </a>
<a name="475"><span class="lineNum">     475 </span>            : // 2) espresso -Dso -oeqntott &lt; csrlegal.e | addassign &gt; csrlegal_equation</a>
<a name="476"><span class="lineNum">     476 </span>            : </a>
<a name="477"><span class="lineNum">     477 </span>            : // coredecode -in csrdecode &gt; corecsrdecode.e; espresso -Dso -oeqntott &lt; corecsrdecode.e | addassign &gt; csrequations; coredecode -in csrdecode -legal &gt; csrlegal.e; espresso -Dso -oeqntott csrlegal.e | addassign &gt; csrlegal_equation</a>
<a name="478"><span class="lineNum">     478 </span>            : </a>
<a name="479"><span class="lineNum">     479 </span>            : `ifdef RV_USER_MODE</a>
<a name="480"><span class="lineNum">     480 </span>            : </a>
<a name="481"><span class="lineNum">     481 </span>            :    `include &quot;el2_dec_csr_equ_mu.svh&quot;</a>
<a name="482"><span class="lineNum">     482 </span>            : </a>
<a name="483"><span class="lineNum">     483 </span><span class="lineCov">        612 :    logic  csr_acc_r;    // CSR access error</span></a>
<a name="484"><span class="lineNum">     484 </span><span class="lineCov">      48344 :    logic  csr_wr_usr_r; // Write to an unprivileged/user-level CSR</span></a>
<a name="485"><span class="lineNum">     485 </span><span class="lineCov">    1623537 :    logic  csr_rd_usr_r; // REad from an unprivileged/user-level CSR</span></a>
<a name="486"><span class="lineNum">     486 </span>            : </a>
<a name="487"><span class="lineNum">     487 </span>            : `else</a>
<a name="488"><span class="lineNum">     488 </span>            : </a>
<a name="489"><span class="lineNum">     489 </span>            :    `include &quot;el2_dec_csr_equ_m.svh&quot;</a>
<a name="490"><span class="lineNum">     490 </span>            : </a>
<a name="491"><span class="lineNum">     491 </span>            : `endif</a>
<a name="492"><span class="lineNum">     492 </span>            : </a>
<a name="493"><span class="lineNum">     493 </span>            :    el2_dec_timer_ctl  #(.pt(pt)) int_timers(.*);</a>
<a name="494"><span class="lineNum">     494 </span>            :    // end of internal timers</a>
<a name="495"><span class="lineNum">     495 </span>            : </a>
<a name="496"><span class="lineNum">     496 </span>            :    el2_dec_pmp_ctl  #(.pt(pt)) pmp(.*);</a>
<a name="497"><span class="lineNum">     497 </span>            :    // end of pmp</a>
<a name="498"><span class="lineNum">     498 </span>            : </a>
<a name="499"><span class="lineNum">     499 </span>            :    assign clk_override = dec_tlu_dec_clk_override;</a>
<a name="500"><span class="lineNum">     500 </span>            : </a>
<a name="501"><span class="lineNum">     501 </span>            :    // Async inputs to the core have to be sync'd to the core clock.</a>
<a name="502"><span class="lineNum">     502 </span>            :    rvsyncss #(7) syncro_ff(.*,</a>
<a name="503"><span class="lineNum">     503 </span>            :                            .clk(free_clk),</a>
<a name="504"><span class="lineNum">     504 </span>            :                            .din ({nmi_int,      timer_int,      soft_int,      i_cpu_halt_req,      i_cpu_run_req,      mpc_debug_halt_req,          mpc_debug_run_req}),</a>
<a name="505"><span class="lineNum">     505 </span>            :                            .dout({nmi_int_sync, timer_int_sync, soft_int_sync, i_cpu_halt_req_sync, i_cpu_run_req_sync, mpc_debug_halt_req_sync_raw, mpc_debug_run_req_sync}));</a>
<a name="506"><span class="lineNum">     506 </span>            : </a>
<a name="507"><span class="lineNum">     507 </span>            :    // for CSRs that have inpipe writes only</a>
<a name="508"><span class="lineNum">     508 </span>            : </a>
<a name="509"><span class="lineNum">     509 </span>            :    rvoclkhdr csrwr_r_cgc   ( .en(dec_csr_wen_r_mod | clk_override), .l1clk(csr_wr_clk), .* );</a>
<a name="510"><span class="lineNum">     510 </span>            : </a>
<a name="511"><span class="lineNum">     511 </span>            :    assign e4_valid = dec_tlu_i0_valid_r;</a>
<a name="512"><span class="lineNum">     512 </span>            :    assign e4e5_valid = e4_valid | e5_valid;</a>
<a name="513"><span class="lineNum">     513 </span>            :    assign flush_clkvalid = internal_dbg_halt_mode_f | i_cpu_run_req_d1 | interrupt_valid_r | interrupt_valid_r_d1 |</a>
<a name="514"><span class="lineNum">     514 </span>            :                            reset_delayed | pause_expired_r | pause_expired_wb | ic_perr_r | iccm_sbecc_r |</a>
<a name="515"><span class="lineNum">     515 </span>            :                            clk_override;</a>
<a name="516"><span class="lineNum">     516 </span>            :    rvoclkhdr e4e5_cgc     ( .en(e4e5_valid | clk_override), .l1clk(e4e5_clk), .* );</a>
<a name="517"><span class="lineNum">     517 </span>            :    rvoclkhdr e4e5_int_cgc ( .en(e4e5_valid | flush_clkvalid), .l1clk(e4e5_int_clk), .* );</a>
<a name="518"><span class="lineNum">     518 </span>            : </a>
<a name="519"><span class="lineNum">     519 </span>            :    rvdffie #(11)  freeff (.*, .clk(free_l2clk),</a>
<a name="520"><span class="lineNum">     520 </span>            :                           .din ({ifu_ic_error_start, ifu_iccm_rd_ecc_single_err, iccm_repair_state_ns, e4_valid, internal_dbg_halt_mode,</a>
<a name="521"><span class="lineNum">     521 </span>            :                                  lsu_pmu_load_external_m, lsu_pmu_store_external_m, tlu_flush_lower_r,  tlu_i0_kill_writeb_r,</a>
<a name="522"><span class="lineNum">     522 </span>            :                                  internal_dbg_halt_mode_f, force_halt}),</a>
<a name="523"><span class="lineNum">     523 </span>            :                           .dout({ifu_ic_error_start_f, ifu_iccm_rd_ecc_single_err_f, iccm_repair_state_d1, e5_valid, internal_dbg_halt_mode_f,</a>
<a name="524"><span class="lineNum">     524 </span>            :                                  lsu_pmu_load_external_r, lsu_pmu_store_external_r, tlu_flush_lower_r_d1, dec_tlu_i0_kill_writeb_wb,</a>
<a name="525"><span class="lineNum">     525 </span>            :                                  internal_dbg_halt_mode_f2, dec_tlu_force_halt}));</a>
<a name="526"><span class="lineNum">     526 </span>            : </a>
<a name="527"><span class="lineNum">     527 </span>            :    assign dec_tlu_i0_kill_writeb_r = tlu_i0_kill_writeb_r;</a>
<a name="528"><span class="lineNum">     528 </span>            : </a>
<a name="529"><span class="lineNum">     529 </span>            :    assign nmi_int_detected = (nmi_int_sync &amp; ~nmi_int_delayed) | nmi_lsu_detected | (nmi_int_detected_f &amp; ~take_nmi_r_d1) | nmi_fir_type;</a>
<a name="530"><span class="lineNum">     530 </span>            :    // if the first nmi is a lsu type, note it. If there's already an nmi pending, ignore. Simultaneous with FIR, drop.</a>
<a name="531"><span class="lineNum">     531 </span>            :    assign nmi_lsu_load_type  = (nmi_lsu_detected &amp; lsu_imprecise_error_load_any &amp;  ~(nmi_int_detected_f &amp; ~take_nmi_r_d1)) |</a>
<a name="532"><span class="lineNum">     532 </span>            :                                (nmi_lsu_load_type_f  &amp; ~take_nmi_r_d1);</a>
<a name="533"><span class="lineNum">     533 </span>            :    assign nmi_lsu_store_type = (nmi_lsu_detected &amp; lsu_imprecise_error_store_any &amp; ~(nmi_int_detected_f &amp; ~take_nmi_r_d1)) |</a>
<a name="534"><span class="lineNum">     534 </span>            :                                (nmi_lsu_store_type_f &amp; ~take_nmi_r_d1);</a>
<a name="535"><span class="lineNum">     535 </span>            : </a>
<a name="536"><span class="lineNum">     536 </span>            :    assign nmi_fir_type = ~nmi_int_detected_f &amp; take_ext_int_start_d3 &amp; |lsu_fir_error[1:0];</a>
<a name="537"><span class="lineNum">     537 </span>            : </a>
<a name="538"><span class="lineNum">     538 </span>            :    // Filter subsequent bus errors after the first, until the lock on MDSEAC is cleared</a>
<a name="539"><span class="lineNum">     539 </span>            :    assign nmi_lsu_detected = ~mdseac_locked_f &amp; (lsu_imprecise_error_load_any | lsu_imprecise_error_store_any) &amp; ~nmi_fir_type;</a>
<a name="540"><span class="lineNum">     540 </span>            : </a>
<a name="541"><span class="lineNum">     541 </span>            : </a>
<a name="542"><span class="lineNum">     542 </span>            : localparam MSTATUS_MIE   = 0;</a>
<a name="543"><span class="lineNum">     543 </span>            : localparam int MSTATUS_MPIE  = 1;</a>
<a name="544"><span class="lineNum">     544 </span>            : `ifdef RV_USER_MODE</a>
<a name="545"><span class="lineNum">     545 </span>            : localparam MSTATUS_MPP   = 2;</a>
<a name="546"><span class="lineNum">     546 </span>            : localparam MSTATUS_MPRV  = 3;</a>
<a name="547"><span class="lineNum">     547 </span>            : `endif</a>
<a name="548"><span class="lineNum">     548 </span>            : </a>
<a name="549"><span class="lineNum">     549 </span>            : localparam MIP_MCEIP     = 5;</a>
<a name="550"><span class="lineNum">     550 </span>            : localparam MIP_MITIP0    = 4;</a>
<a name="551"><span class="lineNum">     551 </span>            : localparam MIP_MITIP1    = 3;</a>
<a name="552"><span class="lineNum">     552 </span>            : localparam MIP_MEIP      = 2;</a>
<a name="553"><span class="lineNum">     553 </span>            : localparam MIP_MTIP      = 1;</a>
<a name="554"><span class="lineNum">     554 </span>            : localparam MIP_MSIP      = 0;</a>
<a name="555"><span class="lineNum">     555 </span>            : </a>
<a name="556"><span class="lineNum">     556 </span>            : localparam MIE_MCEIE     = 5;</a>
<a name="557"><span class="lineNum">     557 </span>            : localparam MIE_MITIE0    = 4;</a>
<a name="558"><span class="lineNum">     558 </span>            : localparam MIE_MITIE1    = 3;</a>
<a name="559"><span class="lineNum">     559 </span>            : localparam MIE_MEIE      = 2;</a>
<a name="560"><span class="lineNum">     560 </span>            : localparam MIE_MTIE      = 1;</a>
<a name="561"><span class="lineNum">     561 </span>            : localparam MIE_MSIE      = 0;</a>
<a name="562"><span class="lineNum">     562 </span>            : </a>
<a name="563"><span class="lineNum">     563 </span>            : localparam DCSR_EBREAKM  = 15;</a>
<a name="564"><span class="lineNum">     564 </span>            : localparam DCSR_STEPIE   = 11;</a>
<a name="565"><span class="lineNum">     565 </span>            : localparam DCSR_STOPC    = 10;</a>
<a name="566"><span class="lineNum">     566 </span>            : localparam DCSR_STEP     = 2;</a>
<a name="567"><span class="lineNum">     567 </span>            : </a>
<a name="568"><span class="lineNum">     568 </span>            : `ifdef RV_USER_MODE</a>
<a name="569"><span class="lineNum">     569 </span>            : localparam MCOUNTEREN_CY   = 0;</a>
<a name="570"><span class="lineNum">     570 </span>            : localparam MCOUNTEREN_IR   = 1;</a>
<a name="571"><span class="lineNum">     571 </span>            : localparam MCOUNTEREN_HPM3 = 2;</a>
<a name="572"><span class="lineNum">     572 </span>            : localparam MCOUNTEREN_HPM4 = 3;</a>
<a name="573"><span class="lineNum">     573 </span>            : localparam MCOUNTEREN_HPM5 = 4;</a>
<a name="574"><span class="lineNum">     574 </span>            : localparam MCOUNTEREN_HPM6 = 5;</a>
<a name="575"><span class="lineNum">     575 </span>            : </a>
<a name="576"><span class="lineNum">     576 </span>            : localparam MSECCFG_RLB   = 2;</a>
<a name="577"><span class="lineNum">     577 </span>            : localparam MSECCFG_MMWP  = 1;</a>
<a name="578"><span class="lineNum">     578 </span>            : localparam MSECCFG_MML   = 0;</a>
<a name="579"><span class="lineNum">     579 </span>            : `endif</a>
<a name="580"><span class="lineNum">     580 </span>            : </a>
<a name="581"><span class="lineNum">     581 </span>            :    assign reset_delayed = reset_detect ^ reset_detected;</a>
<a name="582"><span class="lineNum">     582 </span>            : </a>
<a name="583"><span class="lineNum">     583 </span>            :    // ----------------------------------------------------------------------</a>
<a name="584"><span class="lineNum">     584 </span>            :    // MPC halt</a>
<a name="585"><span class="lineNum">     585 </span>            :    // - can interact with debugger halt and v-v</a>
<a name="586"><span class="lineNum">     586 </span>            : </a>
<a name="587"><span class="lineNum">     587 </span>            :    // fast ints in progress have priority</a>
<a name="588"><span class="lineNum">     588 </span>            :    assign mpc_debug_halt_req_sync = mpc_debug_halt_req_sync_raw &amp; ~ext_int_freeze_d1;</a>
<a name="589"><span class="lineNum">     589 </span>            : </a>
<a name="590"><span class="lineNum">     590 </span>            :     rvdffie #(16)  mpvhalt_ff (.*, .clk(free_l2clk),</a>
<a name="591"><span class="lineNum">     591 </span>            :                                  .din({1'b1, reset_detect,</a>
<a name="592"><span class="lineNum">     592 </span>            :                                        nmi_int_sync, nmi_int_detected, nmi_lsu_load_type, nmi_lsu_store_type,</a>
<a name="593"><span class="lineNum">     593 </span>            :                                        mpc_debug_halt_req_sync, mpc_debug_run_req_sync,</a>
<a name="594"><span class="lineNum">     594 </span>            :                                        mpc_halt_state_ns, mpc_run_state_ns, debug_brkpt_status_ns,</a>
<a name="595"><span class="lineNum">     595 </span>            :                                        mpc_debug_halt_ack_ns, mpc_debug_run_ack_ns,</a>
<a name="596"><span class="lineNum">     596 </span>            :                                        dbg_halt_state_ns, dbg_run_state_ns,</a>
<a name="597"><span class="lineNum">     597 </span>            :                                        dec_tlu_mpc_halted_only_ns}),</a>
<a name="598"><span class="lineNum">     598 </span>            :                                 .dout({reset_detect, reset_detected,</a>
<a name="599"><span class="lineNum">     599 </span>            :                                        nmi_int_delayed, nmi_int_detected_f, nmi_lsu_load_type_f, nmi_lsu_store_type_f,</a>
<a name="600"><span class="lineNum">     600 </span>            :                                        mpc_debug_halt_req_sync_f, mpc_debug_run_req_sync_f,</a>
<a name="601"><span class="lineNum">     601 </span>            :                                        mpc_halt_state_f, mpc_run_state_f, debug_brkpt_status_f,</a>
<a name="602"><span class="lineNum">     602 </span>            :                                        mpc_debug_halt_ack_f, mpc_debug_run_ack_f,</a>
<a name="603"><span class="lineNum">     603 </span>            :                                        dbg_halt_state_f, dbg_run_state_f,</a>
<a name="604"><span class="lineNum">     604 </span>            :                                        dec_tlu_mpc_halted_only}));</a>
<a name="605"><span class="lineNum">     605 </span>            : </a>
<a name="606"><span class="lineNum">     606 </span>            :    // turn level sensitive requests into pulses</a>
<a name="607"><span class="lineNum">     607 </span>            :    assign mpc_debug_halt_req_sync_pulse = mpc_debug_halt_req_sync &amp; ~mpc_debug_halt_req_sync_f;</a>
<a name="608"><span class="lineNum">     608 </span>            :    assign mpc_debug_run_req_sync_pulse = mpc_debug_run_req_sync &amp; ~mpc_debug_run_req_sync_f;</a>
<a name="609"><span class="lineNum">     609 </span>            : </a>
<a name="610"><span class="lineNum">     610 </span>            :    // states</a>
<a name="611"><span class="lineNum">     611 </span>            :    assign mpc_halt_state_ns = (mpc_halt_state_f | mpc_debug_halt_req_sync_pulse | (reset_delayed &amp; ~mpc_reset_run_req)) &amp; ~mpc_debug_run_req_sync;</a>
<a name="612"><span class="lineNum">     612 </span>            :    assign mpc_run_state_ns = (mpc_run_state_f | (mpc_debug_run_req_sync_pulse &amp; ~mpc_debug_run_ack_f)) &amp; (internal_dbg_halt_mode_f &amp; ~dcsr_single_step_running_f);</a>
<a name="613"><span class="lineNum">     613 </span>            : </a>
<a name="614"><span class="lineNum">     614 </span>            :    // note, MPC halt can allow the jtag debugger to just start sending commands. When that happens, set the interal debugger halt state to prevent</a>
<a name="615"><span class="lineNum">     615 </span>            :    // MPC run from starting the core.</a>
<a name="616"><span class="lineNum">     616 </span>            :    assign dbg_halt_state_ns = (dbg_halt_state_f | (dbg_halt_req_final | dcsr_single_step_done_f | trigger_hit_dmode_r_d1 | ebreak_to_debug_mode_r_d1)) &amp; ~dbg_resume_req;</a>
<a name="617"><span class="lineNum">     617 </span>            :    assign dbg_run_state_ns = (dbg_run_state_f | dbg_resume_req) &amp; (internal_dbg_halt_mode_f &amp; ~dcsr_single_step_running_f);</a>
<a name="618"><span class="lineNum">     618 </span>            : </a>
<a name="619"><span class="lineNum">     619 </span>            :    // tell dbg we are only MPC halted</a>
<a name="620"><span class="lineNum">     620 </span>            :    assign dec_tlu_mpc_halted_only_ns = ~dbg_halt_state_f &amp; mpc_halt_state_f;</a>
<a name="621"><span class="lineNum">     621 </span>            : </a>
<a name="622"><span class="lineNum">     622 </span>            :    // this asserts from detection of bkpt until after we leave debug mode</a>
<a name="623"><span class="lineNum">     623 </span>            :    assign debug_brkpt_valid = ebreak_to_debug_mode_r_d1 | trigger_hit_dmode_r_d1;</a>
<a name="624"><span class="lineNum">     624 </span>            :    assign debug_brkpt_status_ns = (debug_brkpt_valid | debug_brkpt_status_f) &amp; (internal_dbg_halt_mode &amp; ~dcsr_single_step_running_f);</a>
<a name="625"><span class="lineNum">     625 </span>            : </a>
<a name="626"><span class="lineNum">     626 </span>            :    // acks back to interface</a>
<a name="627"><span class="lineNum">     627 </span>            :    assign mpc_debug_halt_ack_ns = (mpc_halt_state_f &amp; internal_dbg_halt_mode_f &amp; mpc_debug_halt_req_sync &amp; core_empty) | (mpc_debug_halt_ack_f &amp; mpc_debug_halt_req_sync);</a>
<a name="628"><span class="lineNum">     628 </span>            :    assign mpc_debug_run_ack_ns = (mpc_debug_run_req_sync &amp; ~internal_dbg_halt_mode &amp; ~mpc_debug_halt_req_sync) | (mpc_debug_run_ack_f &amp; mpc_debug_run_req_sync) ;</a>
<a name="629"><span class="lineNum">     629 </span>            : </a>
<a name="630"><span class="lineNum">     630 </span>            :    // Pins</a>
<a name="631"><span class="lineNum">     631 </span>            :    assign mpc_debug_halt_ack = mpc_debug_halt_ack_f;</a>
<a name="632"><span class="lineNum">     632 </span>            :    assign mpc_debug_run_ack = mpc_debug_run_ack_f;</a>
<a name="633"><span class="lineNum">     633 </span>            :    assign debug_brkpt_status = debug_brkpt_status_f;</a>
<a name="634"><span class="lineNum">     634 </span>            : </a>
<a name="635"><span class="lineNum">     635 </span>            :    // DBG halt req is a pulse, fast ext int in progress has priority</a>
<a name="636"><span class="lineNum">     636 </span>            :    assign dbg_halt_req_held_ns = (dbg_halt_req | dbg_halt_req_held) &amp; ext_int_freeze_d1;</a>
<a name="637"><span class="lineNum">     637 </span>            :    assign dbg_halt_req_final = (dbg_halt_req | dbg_halt_req_held) &amp; ~ext_int_freeze_d1;</a>
<a name="638"><span class="lineNum">     638 </span>            : </a>
<a name="639"><span class="lineNum">     639 </span>            :    // combine MPC and DBG halt requests</a>
<a name="640"><span class="lineNum">     640 </span>            :    assign debug_halt_req = (dbg_halt_req_final | mpc_debug_halt_req_sync | (reset_delayed &amp; ~mpc_reset_run_req)) &amp; ~internal_dbg_halt_mode_f &amp; ~ext_int_freeze_d1;</a>
<a name="641"><span class="lineNum">     641 </span>            : </a>
<a name="642"><span class="lineNum">     642 </span>            :    assign debug_resume_req = ~debug_resume_req_f &amp;  // squash back to back resumes</a>
<a name="643"><span class="lineNum">     643 </span>            :                              ((mpc_run_state_ns &amp; ~dbg_halt_state_ns) |  // MPC run req</a>
<a name="644"><span class="lineNum">     644 </span>            :                               (dbg_run_state_ns &amp; ~mpc_halt_state_ns)); // dbg request is a pulse</a>
<a name="645"><span class="lineNum">     645 </span>            : </a>
<a name="646"><span class="lineNum">     646 </span>            : </a>
<a name="647"><span class="lineNum">     647 </span>            :    // HALT</a>
<a name="648"><span class="lineNum">     648 </span>            :    // dbg/pmu/fw requests halt, service as soon as lsu is not blocking interrupts</a>
<a name="649"><span class="lineNum">     649 </span>            :    assign take_halt = (debug_halt_req_f | pmu_fw_halt_req_f) &amp; ~synchronous_flush_r &amp; ~mret_r &amp; ~halt_taken_f &amp; ~dec_tlu_flush_noredir_r_d1 &amp; ~take_reset;</a>
<a name="650"><span class="lineNum">     650 </span>            : </a>
<a name="651"><span class="lineNum">     651 </span>            :    // hold after we take a halt, so we don't keep taking halts</a>
<a name="652"><span class="lineNum">     652 </span>            :    assign halt_taken = (dec_tlu_flush_noredir_r_d1 &amp; ~dec_tlu_flush_pause_r_d1 &amp; ~take_ext_int_start_d1) | (halt_taken_f &amp; ~dbg_tlu_halted_f &amp; ~pmu_fw_tlu_halted_f &amp; ~interrupt_valid_r_d1);</a>
<a name="653"><span class="lineNum">     653 </span>            : </a>
<a name="654"><span class="lineNum">     654 </span>            :    // After doing halt flush (RFNPC) wait until core is idle before asserting a particular halt mode</a>
<a name="655"><span class="lineNum">     655 </span>            :    // It takes a cycle for mb_empty to assert after a fetch, take_halt covers that cycle</a>
<a name="656"><span class="lineNum">     656 </span>            :    assign core_empty = force_halt |</a>
<a name="657"><span class="lineNum">     657 </span>            :                        (lsu_idle_any &amp; lsu_idle_any_f &amp; ifu_miss_state_idle &amp; ifu_miss_state_idle_f &amp; ~debug_halt_req &amp; ~debug_halt_req_d1 &amp; ~dec_div_active);</a>
<a name="658"><span class="lineNum">     658 </span>            : </a>
<a name="659"><span class="lineNum">     659 </span>            :    assign dec_tlu_core_empty = core_empty;</a>
<a name="660"><span class="lineNum">     660 </span>            : </a>
<a name="661"><span class="lineNum">     661 </span>            : //--------------------------------------------------------------------------------</a>
<a name="662"><span class="lineNum">     662 </span>            : // Debug start</a>
<a name="663"><span class="lineNum">     663 </span>            : //</a>
<a name="664"><span class="lineNum">     664 </span>            : </a>
<a name="665"><span class="lineNum">     665 </span>            :    assign enter_debug_halt_req = (~internal_dbg_halt_mode_f &amp; debug_halt_req) | dcsr_single_step_done_f | trigger_hit_dmode_r_d1 | ebreak_to_debug_mode_r_d1;</a>
<a name="666"><span class="lineNum">     666 </span>            : </a>
<a name="667"><span class="lineNum">     667 </span>            :    // dbg halt state active from request until non-step resume</a>
<a name="668"><span class="lineNum">     668 </span>            :    assign internal_dbg_halt_mode = debug_halt_req_ns | (internal_dbg_halt_mode_f &amp; ~(debug_resume_req_f &amp; ~dcsr[DCSR_STEP]));</a>
<a name="669"><span class="lineNum">     669 </span>            :    // dbg halt can access csrs as long as we are not stepping</a>
<a name="670"><span class="lineNum">     670 </span>            :    assign allow_dbg_halt_csr_write = internal_dbg_halt_mode_f &amp; ~dcsr_single_step_running_f;</a>
<a name="671"><span class="lineNum">     671 </span>            : </a>
<a name="672"><span class="lineNum">     672 </span>            : </a>
<a name="673"><span class="lineNum">     673 </span>            :    // hold debug_halt_req_ns high until we enter debug halt</a>
<a name="674"><span class="lineNum">     674 </span>            :    assign debug_halt_req_ns = enter_debug_halt_req | (debug_halt_req_f &amp; ~dbg_tlu_halted);</a>
<a name="675"><span class="lineNum">     675 </span>            : </a>
<a name="676"><span class="lineNum">     676 </span>            :    assign dbg_tlu_halted = (debug_halt_req_f &amp; core_empty &amp; halt_taken) | (dbg_tlu_halted_f &amp; ~debug_resume_req_f);</a>
<a name="677"><span class="lineNum">     677 </span>            : </a>
<a name="678"><span class="lineNum">     678 </span>            :    assign resume_ack_ns = (debug_resume_req_f &amp; dbg_tlu_halted_f &amp; dbg_run_state_ns);</a>
<a name="679"><span class="lineNum">     679 </span>            : </a>
<a name="680"><span class="lineNum">     680 </span>            :    assign dcsr_single_step_done = dec_tlu_i0_valid_r &amp; ~dec_tlu_dbg_halted &amp; dcsr[DCSR_STEP] &amp; ~rfpc_i0_r;</a>
<a name="681"><span class="lineNum">     681 </span>            : </a>
<a name="682"><span class="lineNum">     682 </span>            :    assign dcsr_single_step_running = (debug_resume_req_f &amp; dcsr[DCSR_STEP]) | (dcsr_single_step_running_f &amp; ~dcsr_single_step_done_f);</a>
<a name="683"><span class="lineNum">     683 </span>            : </a>
<a name="684"><span class="lineNum">     684 </span>            :    assign dbg_cmd_done_ns = dec_tlu_i0_valid_r &amp; dec_tlu_dbg_halted;</a>
<a name="685"><span class="lineNum">     685 </span>            : </a>
<a name="686"><span class="lineNum">     686 </span>            :    // used to hold off commits after an in-pipe debug mode request (triggers, DCSR)</a>
<a name="687"><span class="lineNum">     687 </span>            :    assign request_debug_mode_r = (trigger_hit_dmode_r | ebreak_to_debug_mode_r) | (request_debug_mode_r_d1 &amp; ~dec_tlu_flush_lower_wb);</a>
<a name="688"><span class="lineNum">     688 </span>            : </a>
<a name="689"><span class="lineNum">     689 </span>            :    assign request_debug_mode_done = (request_debug_mode_r_d1 | request_debug_mode_done_f) &amp; ~dbg_tlu_halted_f;</a>
<a name="690"><span class="lineNum">     690 </span>            : </a>
<a name="691"><span class="lineNum">     691 </span>            :     rvdffie #(18)  halt_ff (.*, .clk(free_l2clk),</a>
<a name="692"><span class="lineNum">     692 </span>            :                           .din({dec_tlu_flush_noredir_r, halt_taken, lsu_idle_any, ifu_miss_state_idle, dbg_tlu_halted,</a>
<a name="693"><span class="lineNum">     693 </span>            :                                 resume_ack_ns, debug_halt_req_ns, debug_resume_req, trigger_hit_dmode_r,</a>
<a name="694"><span class="lineNum">     694 </span>            :                                 dcsr_single_step_done, debug_halt_req, dec_tlu_wr_pause_r, dec_pause_state,</a>
<a name="695"><span class="lineNum">     695 </span>            :                                 request_debug_mode_r, request_debug_mode_done, dcsr_single_step_running, dec_tlu_flush_pause_r,</a>
<a name="696"><span class="lineNum">     696 </span>            :                                 dbg_halt_req_held_ns}),</a>
<a name="697"><span class="lineNum">     697 </span>            :                           .dout({dec_tlu_flush_noredir_r_d1, halt_taken_f, lsu_idle_any_f, ifu_miss_state_idle_f, dbg_tlu_halted_f,</a>
<a name="698"><span class="lineNum">     698 </span>            :                                  dec_tlu_resume_ack , debug_halt_req_f, debug_resume_req_f_raw, trigger_hit_dmode_r_d1,</a>
<a name="699"><span class="lineNum">     699 </span>            :                                  dcsr_single_step_done_f, debug_halt_req_d1, dec_tlu_wr_pause_r_d1, dec_pause_state_f,</a>
<a name="700"><span class="lineNum">     700 </span>            :                                  request_debug_mode_r_d1, request_debug_mode_done_f, dcsr_single_step_running_f, dec_tlu_flush_pause_r_d1,</a>
<a name="701"><span class="lineNum">     701 </span>            :                                  dbg_halt_req_held}));</a>
<a name="702"><span class="lineNum">     702 </span>            : </a>
<a name="703"><span class="lineNum">     703 </span>            :    // MPC run collides with DBG halt, fix it here</a>
<a name="704"><span class="lineNum">     704 </span>            :    assign debug_resume_req_f = debug_resume_req_f_raw &amp; ~dbg_halt_req;</a>
<a name="705"><span class="lineNum">     705 </span>            : </a>
<a name="706"><span class="lineNum">     706 </span>            :    assign dec_tlu_debug_stall = debug_halt_req_f;</a>
<a name="707"><span class="lineNum">     707 </span>            :    assign dec_tlu_dbg_halted = dbg_tlu_halted_f;</a>
<a name="708"><span class="lineNum">     708 </span>            :    assign dec_tlu_debug_mode = internal_dbg_halt_mode_f;</a>
<a name="709"><span class="lineNum">     709 </span>            :    assign dec_tlu_pmu_fw_halted = pmu_fw_tlu_halted_f;</a>
<a name="710"><span class="lineNum">     710 </span>            : </a>
<a name="711"><span class="lineNum">     711 </span>            :    // kill fetch redirection on flush if going to halt, or if there's a fence during db-halt</a>
<a name="712"><span class="lineNum">     712 </span>            :    assign dec_tlu_flush_noredir_r = take_halt | (fence_i_r &amp; internal_dbg_halt_mode) | dec_tlu_flush_pause_r | (i0_trigger_hit_r &amp; trigger_hit_dmode_r) | take_ext_int_start;</a>
<a name="713"><span class="lineNum">     713 </span>            : </a>
<a name="714"><span class="lineNum">     714 </span>            :    assign dec_tlu_flush_extint = take_ext_int_start;</a>
<a name="715"><span class="lineNum">     715 </span>            : </a>
<a name="716"><span class="lineNum">     716 </span>            :    // 1 cycle after writing the PAUSE counter, flush with noredir to idle F1-D.</a>
<a name="717"><span class="lineNum">     717 </span>            :    assign dec_tlu_flush_pause_r = dec_tlu_wr_pause_r_d1 &amp; ~interrupt_valid_r &amp; ~take_ext_int_start;</a>
<a name="718"><span class="lineNum">     718 </span>            : </a>
<a name="719"><span class="lineNum">     719 </span>            :    // detect end of pause counter and rfpc</a>
<a name="720"><span class="lineNum">     720 </span>            :    assign pause_expired_r = ~dec_pause_state &amp; dec_pause_state_f &amp; ~(ext_int_ready | ce_int_ready | timer_int_ready | soft_int_ready | int_timer0_int_hold_f | int_timer1_int_hold_f | nmi_int_detected | ext_int_freeze_d1) &amp; ~interrupt_valid_r_d1 &amp; ~debug_halt_req_f &amp; ~pmu_fw_halt_req_f &amp; ~halt_taken_f;</a>
<a name="721"><span class="lineNum">     721 </span>            : </a>
<a name="722"><span class="lineNum">     722 </span>            :    assign dec_tlu_flush_leak_one_r = dec_tlu_flush_lower_r  &amp; dcsr[DCSR_STEP] &amp; (dec_tlu_resume_ack | dcsr_single_step_running) &amp; ~dec_tlu_flush_noredir_r;</a>
<a name="723"><span class="lineNum">     723 </span>            :    assign dec_tlu_flush_err_r = dec_tlu_flush_lower_r &amp; (ic_perr_r | iccm_sbecc_r);</a>
<a name="724"><span class="lineNum">     724 </span>            : </a>
<a name="725"><span class="lineNum">     725 </span>            :    // If DM attempts to access an illegal CSR, send cmd_fail back</a>
<a name="726"><span class="lineNum">     726 </span>            :    assign dec_dbg_cmd_done = dbg_cmd_done_ns;</a>
<a name="727"><span class="lineNum">     727 </span>            :    assign dec_dbg_cmd_fail = illegal_r &amp; dec_dbg_cmd_done;</a>
<a name="728"><span class="lineNum">     728 </span>            : </a>
<a name="729"><span class="lineNum">     729 </span>            : </a>
<a name="730"><span class="lineNum">     730 </span>            :    //--------------------------------------------------------------------------------</a>
<a name="731"><span class="lineNum">     731 </span>            :    //--------------------------------------------------------------------------------</a>
<a name="732"><span class="lineNum">     732 </span>            :    // Triggers</a>
<a name="733"><span class="lineNum">     733 </span>            :    //</a>
<a name="734"><span class="lineNum">     734 </span>            : localparam MTDATA1_DMODE             = 9;</a>
<a name="735"><span class="lineNum">     735 </span>            : localparam MTDATA1_SEL   = 7;</a>
<a name="736"><span class="lineNum">     736 </span>            : localparam MTDATA1_ACTION            = 6;</a>
<a name="737"><span class="lineNum">     737 </span>            : localparam MTDATA1_CHAIN             = 5;</a>
<a name="738"><span class="lineNum">     738 </span>            : localparam MTDATA1_MATCH             = 4;</a>
<a name="739"><span class="lineNum">     739 </span>            : localparam MTDATA1_M_ENABLED         = 3;</a>
<a name="740"><span class="lineNum">     740 </span>            : localparam MTDATA1_EXE   = 2;</a>
<a name="741"><span class="lineNum">     741 </span>            : localparam MTDATA1_ST    = 1;</a>
<a name="742"><span class="lineNum">     742 </span>            : localparam MTDATA1_LD    = 0;</a>
<a name="743"><span class="lineNum">     743 </span>            : </a>
<a name="744"><span class="lineNum">     744 </span>            :    // Prioritize trigger hits with other exceptions.</a>
<a name="745"><span class="lineNum">     745 </span>            :    //</a>
<a name="746"><span class="lineNum">     746 </span>            :    // Trigger should have highest priority except:</a>
<a name="747"><span class="lineNum">     747 </span>            :    // - trigger is an execute-data and there is an inst_access exception (lsu triggers won't fire, inst. is nop'd by decode)</a>
<a name="748"><span class="lineNum">     748 </span>            :    // - trigger is a store-data and there is a lsu_acc_exc or lsu_ma_exc.</a>
<a name="749"><span class="lineNum">     749 </span>            :    assign trigger_execute[3:0] = {mtdata1_t3[MTDATA1_EXE], mtdata1_t2[MTDATA1_EXE], mtdata1_t1[MTDATA1_EXE], mtdata1_t0[MTDATA1_EXE]};</a>
<a name="750"><span class="lineNum">     750 </span>            :    assign trigger_data[3:0] = {mtdata1_t3[MTDATA1_SEL], mtdata1_t2[MTDATA1_SEL], mtdata1_t1[MTDATA1_SEL], mtdata1_t0[MTDATA1_SEL]};</a>
<a name="751"><span class="lineNum">     751 </span>            :    assign trigger_store[3:0] = {mtdata1_t3[MTDATA1_ST], mtdata1_t2[MTDATA1_ST], mtdata1_t1[MTDATA1_ST], mtdata1_t0[MTDATA1_ST]};</a>
<a name="752"><span class="lineNum">     752 </span>            : </a>
<a name="753"><span class="lineNum">     753 </span>            :    // MSTATUS[MIE] needs to be on to take triggers unless the action is trigger to debug mode.</a>
<a name="754"><span class="lineNum">     754 </span>            :    assign trigger_enabled[3:0] = {(mtdata1_t3[MTDATA1_ACTION] | mstatus[MSTATUS_MIE]) &amp; mtdata1_t3[MTDATA1_M_ENABLED],</a>
<a name="755"><span class="lineNum">     755 </span>            :                                   (mtdata1_t2[MTDATA1_ACTION] | mstatus[MSTATUS_MIE]) &amp; mtdata1_t2[MTDATA1_M_ENABLED],</a>
<a name="756"><span class="lineNum">     756 </span>            :                                   (mtdata1_t1[MTDATA1_ACTION] | mstatus[MSTATUS_MIE]) &amp; mtdata1_t1[MTDATA1_M_ENABLED],</a>
<a name="757"><span class="lineNum">     757 </span>            :                                   (mtdata1_t0[MTDATA1_ACTION] | mstatus[MSTATUS_MIE]) &amp; mtdata1_t0[MTDATA1_M_ENABLED]};</a>
<a name="758"><span class="lineNum">     758 </span>            : </a>
<a name="759"><span class="lineNum">     759 </span>            :    // iside exceptions are always in i0</a>
<a name="760"><span class="lineNum">     760 </span>            :    assign i0_iside_trigger_has_pri_r[3:0]  = ~( (trigger_execute[3:0] &amp; trigger_data[3:0] &amp; {4{inst_acc_r_raw}}) | // exe-data with inst_acc</a>
<a name="761"><span class="lineNum">     761 </span>            :                                                 ({4{exu_i0_br_error_r | exu_i0_br_start_error_r}}));               // branch error in i0</a>
<a name="762"><span class="lineNum">     762 </span>            : </a>
<a name="763"><span class="lineNum">     763 </span>            :    // lsu excs have to line up with their respective triggers since the lsu op can be i0</a>
<a name="764"><span class="lineNum">     764 </span>            :    assign i0_lsu_trigger_has_pri_r[3:0] = ~(trigger_store[3:0] &amp; trigger_data[3:0] &amp; {4{lsu_i0_exc_r_raw}});</a>
<a name="765"><span class="lineNum">     765 </span>            : </a>
<a name="766"><span class="lineNum">     766 </span>            :    // trigger hits have to be eval'd to cancel side effect lsu ops even though the pipe is already frozen</a>
<a name="767"><span class="lineNum">     767 </span>            :    assign i0_trigger_eval_r = dec_tlu_i0_valid_r;</a>
<a name="768"><span class="lineNum">     768 </span>            : </a>
<a name="769"><span class="lineNum">     769 </span>            :    assign i0trigger_qual_r[3:0] = {4{i0_trigger_eval_r}} &amp; dec_tlu_packet_r.i0trigger[3:0] &amp; i0_iside_trigger_has_pri_r[3:0] &amp; i0_lsu_trigger_has_pri_r[3:0] &amp; trigger_enabled[3:0];</a>
<a name="770"><span class="lineNum">     770 </span>            : </a>
<a name="771"><span class="lineNum">     771 </span>            :    // Qual trigger hits</a>
<a name="772"><span class="lineNum">     772 </span>            :    assign i0_trigger_r[3:0] = ~{4{dec_tlu_flush_lower_wb | dec_tlu_dbg_halted}} &amp; i0trigger_qual_r[3:0];</a>
<a name="773"><span class="lineNum">     773 </span>            : </a>
<a name="774"><span class="lineNum">     774 </span>            :    // chaining can mask raw trigger info</a>
<a name="775"><span class="lineNum">     775 </span>            :    assign i0_trigger_chain_masked_r[3:0]  = {i0_trigger_r[3] &amp; (~mtdata1_t2[MTDATA1_CHAIN] | i0_trigger_r[2]),</a>
<a name="776"><span class="lineNum">     776 </span>            :                                              i0_trigger_r[2] &amp; (~mtdata1_t2[MTDATA1_CHAIN] | i0_trigger_r[3]),</a>
<a name="777"><span class="lineNum">     777 </span>            :                                              i0_trigger_r[1] &amp; (~mtdata1_t0[MTDATA1_CHAIN] | i0_trigger_r[0]),</a>
<a name="778"><span class="lineNum">     778 </span>            :                                              i0_trigger_r[0] &amp; (~mtdata1_t0[MTDATA1_CHAIN] | i0_trigger_r[1])};</a>
<a name="779"><span class="lineNum">     779 </span>            : </a>
<a name="780"><span class="lineNum">     780 </span>            :    // This is the highest priority by this point.</a>
<a name="781"><span class="lineNum">     781 </span>            :    assign i0_trigger_hit_raw_r = |i0_trigger_chain_masked_r[3:0];</a>
<a name="782"><span class="lineNum">     782 </span>            : </a>
<a name="783"><span class="lineNum">     783 </span>            :    assign i0_trigger_hit_r = i0_trigger_hit_raw_r;</a>
<a name="784"><span class="lineNum">     784 </span>            : </a>
<a name="785"><span class="lineNum">     785 </span>            :    // Actions include breakpoint, or dmode. Dmode is only possible if the DMODE bit is set.</a>
<a name="786"><span class="lineNum">     786 </span>            :    // Otherwise, take a breakpoint.</a>
<a name="787"><span class="lineNum">     787 </span>            :    assign trigger_action[3:0] = {mtdata1_t3[MTDATA1_ACTION] &amp; mtdata1_t3[MTDATA1_DMODE],</a>
<a name="788"><span class="lineNum">     788 </span>            :                                  mtdata1_t2[MTDATA1_ACTION] &amp; mtdata1_t2[MTDATA1_DMODE] &amp; ~mtdata1_t2[MTDATA1_CHAIN],</a>
<a name="789"><span class="lineNum">     789 </span>            :                                  mtdata1_t1[MTDATA1_ACTION] &amp; mtdata1_t1[MTDATA1_DMODE],</a>
<a name="790"><span class="lineNum">     790 </span>            :                                  mtdata1_t0[MTDATA1_ACTION] &amp; mtdata1_t0[MTDATA1_DMODE] &amp; ~mtdata1_t0[MTDATA1_CHAIN]};</a>
<a name="791"><span class="lineNum">     791 </span>            : </a>
<a name="792"><span class="lineNum">     792 </span>            :    // this is needed to set the HIT bit in the triggers</a>
<a name="793"><span class="lineNum">     793 </span>            :    assign update_hit_bit_r[3:0] = ({4{|i0_trigger_r[3:0] &amp; ~rfpc_i0_r}} &amp; {i0_trigger_chain_masked_r[3], i0_trigger_r[2], i0_trigger_chain_masked_r[1], i0_trigger_r[0]});</a>
<a name="794"><span class="lineNum">     794 </span>            : </a>
<a name="795"><span class="lineNum">     795 </span>            :    // action, 1 means dmode. Simultaneous triggers with at least 1 set for dmode force entire action to dmode.</a>
<a name="796"><span class="lineNum">     796 </span>            :    assign i0_trigger_action_r = |(i0_trigger_chain_masked_r[3:0] &amp; trigger_action[3:0]);</a>
<a name="797"><span class="lineNum">     797 </span>            : </a>
<a name="798"><span class="lineNum">     798 </span>            :    assign trigger_hit_dmode_r = (i0_trigger_hit_r &amp; i0_trigger_action_r);</a>
<a name="799"><span class="lineNum">     799 </span>            : </a>
<a name="800"><span class="lineNum">     800 </span>            :    assign mepc_trigger_hit_sel_pc_r = i0_trigger_hit_r &amp; ~trigger_hit_dmode_r;</a>
<a name="801"><span class="lineNum">     801 </span>            : </a>
<a name="802"><span class="lineNum">     802 </span>            : </a>
<a name="803"><span class="lineNum">     803 </span>            : //</a>
<a name="804"><span class="lineNum">     804 </span>            : // Debug end</a>
<a name="805"><span class="lineNum">     805 </span>            : //--------------------------------------------------------------------------------</a>
<a name="806"><span class="lineNum">     806 </span>            : </a>
<a name="807"><span class="lineNum">     807 </span>            :    //----------------------------------------------------------------------</a>
<a name="808"><span class="lineNum">     808 </span>            :    //</a>
<a name="809"><span class="lineNum">     809 </span>            :    // Commit</a>
<a name="810"><span class="lineNum">     810 </span>            :    //</a>
<a name="811"><span class="lineNum">     811 </span>            :    //----------------------------------------------------------------------</a>
<a name="812"><span class="lineNum">     812 </span>            : </a>
<a name="813"><span class="lineNum">     813 </span>            : </a>
<a name="814"><span class="lineNum">     814 </span>            : </a>
<a name="815"><span class="lineNum">     815 </span>            :    //--------------------------------------------------------------------------------</a>
<a name="816"><span class="lineNum">     816 </span>            :    // External halt (not debug halt)</a>
<a name="817"><span class="lineNum">     817 </span>            :    // - Fully interlocked handshake</a>
<a name="818"><span class="lineNum">     818 </span>            :    // i_cpu_halt_req  ____|--------------|_______________</a>
<a name="819"><span class="lineNum">     819 </span>            :    // core_empty      ---------------|___________</a>
<a name="820"><span class="lineNum">     820 </span>            :    // o_cpu_halt_ack  _________________|----|__________</a>
<a name="821"><span class="lineNum">     821 </span>            :    // o_cpu_halt_status _______________|---------------------|_________</a>
<a name="822"><span class="lineNum">     822 </span>            :    // i_cpu_run_req                              ______|----------|____</a>
<a name="823"><span class="lineNum">     823 </span>            :    // o_cpu_run_ack                              ____________|------|________</a>
<a name="824"><span class="lineNum">     824 </span>            :    //</a>
<a name="825"><span class="lineNum">     825 </span>            : </a>
<a name="826"><span class="lineNum">     826 </span>            : </a>
<a name="827"><span class="lineNum">     827 </span>            :    // debug mode has priority, ignore PMU/FW halt/run while in debug mode</a>
<a name="828"><span class="lineNum">     828 </span>            :    assign i_cpu_halt_req_sync_qual = i_cpu_halt_req_sync &amp; ~dec_tlu_debug_mode &amp; ~ext_int_freeze_d1;</a>
<a name="829"><span class="lineNum">     829 </span>            :    assign i_cpu_run_req_sync_qual = i_cpu_run_req_sync &amp; ~dec_tlu_debug_mode &amp; pmu_fw_tlu_halted_f &amp; ~ext_int_freeze_d1;</a>
<a name="830"><span class="lineNum">     830 </span>            : </a>
<a name="831"><span class="lineNum">     831 </span>            :    rvdffie #(10) exthaltff (.*, .clk(free_l2clk), .din({i_cpu_halt_req_sync_qual, i_cpu_run_req_sync_qual,   cpu_halt_status,</a>
<a name="832"><span class="lineNum">     832 </span>            :                                                    cpu_halt_ack,   cpu_run_ack, internal_pmu_fw_halt_mode,</a>
<a name="833"><span class="lineNum">     833 </span>            :                                                    pmu_fw_halt_req_ns, pmu_fw_tlu_halted,</a>
<a name="834"><span class="lineNum">     834 </span>            :                                                    int_timer0_int_hold, int_timer1_int_hold}),</a>
<a name="835"><span class="lineNum">     835 </span>            :                                             .dout({i_cpu_halt_req_d1,        i_cpu_run_req_d1_raw,      o_cpu_halt_status,</a>
<a name="836"><span class="lineNum">     836 </span>            :                                                    o_cpu_halt_ack, o_cpu_run_ack, internal_pmu_fw_halt_mode_f,</a>
<a name="837"><span class="lineNum">     837 </span>            :                                                    pmu_fw_halt_req_f, pmu_fw_tlu_halted_f,</a>
<a name="838"><span class="lineNum">     838 </span>            :                                                    int_timer0_int_hold_f, int_timer1_int_hold_f}));</a>
<a name="839"><span class="lineNum">     839 </span>            : </a>
<a name="840"><span class="lineNum">     840 </span>            :    // only happens if we aren't in dgb_halt</a>
<a name="841"><span class="lineNum">     841 </span>            :    assign ext_halt_pulse = i_cpu_halt_req_sync_qual &amp; ~i_cpu_halt_req_d1;</a>
<a name="842"><span class="lineNum">     842 </span>            : </a>
<a name="843"><span class="lineNum">     843 </span>            :    assign enter_pmu_fw_halt_req =  ext_halt_pulse | fw_halt_req;</a>
<a name="844"><span class="lineNum">     844 </span>            : </a>
<a name="845"><span class="lineNum">     845 </span>            :    assign pmu_fw_halt_req_ns = (enter_pmu_fw_halt_req | (pmu_fw_halt_req_f &amp; ~pmu_fw_tlu_halted)) &amp; ~debug_halt_req_f;</a>
<a name="846"><span class="lineNum">     846 </span>            : </a>
<a name="847"><span class="lineNum">     847 </span>            :    assign internal_pmu_fw_halt_mode = pmu_fw_halt_req_ns | (internal_pmu_fw_halt_mode_f &amp; ~i_cpu_run_req_d1 &amp; ~debug_halt_req_f);</a>
<a name="848"><span class="lineNum">     848 </span>            : </a>
<a name="849"><span class="lineNum">     849 </span>            :    // debug halt has priority</a>
<a name="850"><span class="lineNum">     850 </span>            :    assign pmu_fw_tlu_halted = ((pmu_fw_halt_req_f &amp; core_empty &amp; halt_taken &amp; ~enter_debug_halt_req) | (pmu_fw_tlu_halted_f &amp; ~i_cpu_run_req_d1)) &amp; ~debug_halt_req_f;</a>
<a name="851"><span class="lineNum">     851 </span>            : </a>
<a name="852"><span class="lineNum">     852 </span>            :    assign cpu_halt_ack = (i_cpu_halt_req_d1 &amp; pmu_fw_tlu_halted_f) | (o_cpu_halt_ack &amp; i_cpu_halt_req_sync);</a>
<a name="853"><span class="lineNum">     853 </span>            :    assign cpu_halt_status = (pmu_fw_tlu_halted_f &amp; ~i_cpu_run_req_d1) | (o_cpu_halt_status &amp; ~i_cpu_run_req_d1 &amp; ~internal_dbg_halt_mode_f);</a>
<a name="854"><span class="lineNum">     854 </span>            :    assign cpu_run_ack = (~pmu_fw_tlu_halted_f &amp; i_cpu_run_req_sync) | (o_cpu_halt_status &amp; i_cpu_run_req_d1_raw) | (o_cpu_run_ack &amp; i_cpu_run_req_sync);</a>
<a name="855"><span class="lineNum">     855 </span>            :    assign debug_mode_status = internal_dbg_halt_mode_f;</a>
<a name="856"><span class="lineNum">     856 </span>            :    assign o_debug_mode_status = debug_mode_status;</a>
<a name="857"><span class="lineNum">     857 </span>            : </a>
<a name="858"><span class="lineNum">     858 </span>            : `ifdef RV_ASSERT_ON</a>
<a name="859"><span class="lineNum">     859 </span>            :   assert_commit_while_halted: assert #0 (~(tlu_i0_commit_cmt  &amp; o_cpu_halt_status)) else $display(&quot;ERROR: Commiting while cpu_halt_status asserted!&quot;);</a>
<a name="860"><span class="lineNum">     860 </span>            :   assert_flush_while_fastint: assert #0 (~((take_ext_int_start_d1 | take_ext_int_start_d2) &amp; dec_tlu_flush_lower_r)) else $display(&quot;ERROR: TLU Flushing inside fast interrupt procedure!&quot;);</a>
<a name="861"><span class="lineNum">     861 </span>            : `endif</a>
<a name="862"><span class="lineNum">     862 </span>            : </a>
<a name="863"><span class="lineNum">     863 </span>            :    // high priority interrupts can wakeup from external halt, so can unmasked timer interrupts</a>
<a name="864"><span class="lineNum">     864 </span>            :    assign i_cpu_run_req_d1 = i_cpu_run_req_d1_raw | ((nmi_int_detected | timer_int_ready | soft_int_ready | int_timer0_int_hold_f | int_timer1_int_hold_f | (mhwakeup &amp; mhwakeup_ready)) &amp; o_cpu_halt_status &amp; ~i_cpu_halt_req_d1);</a>
<a name="865"><span class="lineNum">     865 </span>            : </a>
<a name="866"><span class="lineNum">     866 </span>            :    //--------------------------------------------------------------------------------</a>
<a name="867"><span class="lineNum">     867 </span>            :    //--------------------------------------------------------------------------------</a>
<a name="868"><span class="lineNum">     868 </span>            : </a>
<a name="869"><span class="lineNum">     869 </span>            :    assign lsu_single_ecc_error_r = lsu_single_ecc_error_incr;</a>
<a name="870"><span class="lineNum">     870 </span>            : </a>
<a name="871"><span class="lineNum">     871 </span>            :    assign lsu_error_pkt_addr_r[31:0] = lsu_error_pkt_r.addr[31:0];</a>
<a name="872"><span class="lineNum">     872 </span>            : </a>
<a name="873"><span class="lineNum">     873 </span>            : </a>
<a name="874"><span class="lineNum">     874 </span>            :    assign lsu_exc_valid_r_raw = lsu_error_pkt_r.exc_valid &amp; ~dec_tlu_flush_lower_wb;</a>
<a name="875"><span class="lineNum">     875 </span>            : </a>
<a name="876"><span class="lineNum">     876 </span>            :    assign lsu_i0_exc_r_raw =  lsu_error_pkt_r.exc_valid;</a>
<a name="877"><span class="lineNum">     877 </span>            : </a>
<a name="878"><span class="lineNum">     878 </span>            :    assign lsu_i0_exc_r = lsu_i0_exc_r_raw &amp; lsu_exc_valid_r_raw &amp; ~i0_trigger_hit_r &amp; ~rfpc_i0_r;</a>
<a name="879"><span class="lineNum">     879 </span>            : </a>
<a name="880"><span class="lineNum">     880 </span>            :    assign lsu_exc_valid_r = lsu_i0_exc_r;</a>
<a name="881"><span class="lineNum">     881 </span>            : </a>
<a name="882"><span class="lineNum">     882 </span>            :    assign lsu_exc_ma_r  =  lsu_i0_exc_r &amp; ~lsu_error_pkt_r.exc_type;</a>
<a name="883"><span class="lineNum">     883 </span>            :    assign lsu_exc_acc_r =  lsu_i0_exc_r &amp; lsu_error_pkt_r.exc_type;</a>
<a name="884"><span class="lineNum">     884 </span>            :    assign lsu_exc_st_r  =  lsu_i0_exc_r &amp; lsu_error_pkt_r.inst_type;</a>
<a name="885"><span class="lineNum">     885 </span>            : </a>
<a name="886"><span class="lineNum">     886 </span>            :    // Single bit ECC errors on loads are RFNPC corrected, with the corrected data written to the GPR.</a>
<a name="887"><span class="lineNum">     887 </span>            :    // LSU turns the load into a store and patches the data in the DCCM</a>
<a name="888"><span class="lineNum">     888 </span>            :    assign lsu_i0_rfnpc_r = dec_tlu_i0_valid_r &amp; ~i0_trigger_hit_r &amp;</a>
<a name="889"><span class="lineNum">     889 </span>            :                            (~lsu_error_pkt_r.inst_type &amp; lsu_error_pkt_r.single_ecc_error);</a>
<a name="890"><span class="lineNum">     890 </span>            : </a>
<a name="891"><span class="lineNum">     891 </span>            :    //  Final commit valids</a>
<a name="892"><span class="lineNum">     892 </span>            : `ifdef RV_USER_MODE</a>
<a name="893"><span class="lineNum">     893 </span>            :    assign tlu_i0_commit_cmt = dec_tlu_i0_valid_r &amp;</a>
<a name="894"><span class="lineNum">     894 </span>            :                               ~rfpc_i0_r &amp;</a>
<a name="895"><span class="lineNum">     895 </span>            :                               ~lsu_i0_exc_r &amp;</a>
<a name="896"><span class="lineNum">     896 </span>            :                               ~inst_acc_r &amp;</a>
<a name="897"><span class="lineNum">     897 </span>            :                               ~dec_tlu_dbg_halted &amp;</a>
<a name="898"><span class="lineNum">     898 </span>            :                               ~request_debug_mode_r_d1 &amp;</a>
<a name="899"><span class="lineNum">     899 </span>            :                               ~i0_trigger_hit_r &amp;</a>
<a name="900"><span class="lineNum">     900 </span>            :                               ~csr_acc_r;</a>
<a name="901"><span class="lineNum">     901 </span>            : `else</a>
<a name="902"><span class="lineNum">     902 </span>            :    assign tlu_i0_commit_cmt = dec_tlu_i0_valid_r &amp;</a>
<a name="903"><span class="lineNum">     903 </span>            :                               ~rfpc_i0_r &amp;</a>
<a name="904"><span class="lineNum">     904 </span>            :                               ~lsu_i0_exc_r &amp;</a>
<a name="905"><span class="lineNum">     905 </span>            :                               ~inst_acc_r &amp;</a>
<a name="906"><span class="lineNum">     906 </span>            :                               ~dec_tlu_dbg_halted &amp;</a>
<a name="907"><span class="lineNum">     907 </span>            :                               ~request_debug_mode_r_d1 &amp;</a>
<a name="908"><span class="lineNum">     908 </span>            :                               ~i0_trigger_hit_r;</a>
<a name="909"><span class="lineNum">     909 </span>            : `endif</a>
<a name="910"><span class="lineNum">     910 </span>            : </a>
<a name="911"><span class="lineNum">     911 </span>            :    // unified place to manage the killing of arch state writebacks</a>
<a name="912"><span class="lineNum">     912 </span>            : `ifdef RV_USER_MODE</a>
<a name="913"><span class="lineNum">     913 </span>            :    assign tlu_i0_kill_writeb_r = rfpc_i0_r | lsu_i0_exc_r | inst_acc_r | (illegal_r &amp; dec_tlu_dbg_halted) | i0_trigger_hit_r | csr_acc_r;</a>
<a name="914"><span class="lineNum">     914 </span>            : `else</a>
<a name="915"><span class="lineNum">     915 </span>            :    assign tlu_i0_kill_writeb_r = rfpc_i0_r | lsu_i0_exc_r | inst_acc_r | (illegal_r &amp; dec_tlu_dbg_halted) | i0_trigger_hit_r;</a>
<a name="916"><span class="lineNum">     916 </span>            : `endif</a>
<a name="917"><span class="lineNum">     917 </span>            :    assign dec_tlu_i0_commit_cmt = tlu_i0_commit_cmt;</a>
<a name="918"><span class="lineNum">     918 </span>            : </a>
<a name="919"><span class="lineNum">     919 </span>            : </a>
<a name="920"><span class="lineNum">     920 </span>            :    // refetch PC, microarch flush</a>
<a name="921"><span class="lineNum">     921 </span>            :    // ic errors only in pipe0</a>
<a name="922"><span class="lineNum">     922 </span>            :    assign rfpc_i0_r =  ((dec_tlu_i0_valid_r &amp; ~tlu_flush_lower_r_d1 &amp; (exu_i0_br_error_r | exu_i0_br_start_error_r)) | // inst commit with rfpc</a>
<a name="923"><span class="lineNum">     923 </span>            :                         ((ic_perr_r | iccm_sbecc_r) &amp; ~ext_int_freeze_d1)) &amp; // ic/iccm without inst commit</a>
<a name="924"><span class="lineNum">     924 </span>            :                        ~i0_trigger_hit_r &amp; // unless there's a trigger. Err signal to ic/iccm will assert anyway to clear the error.</a>
<a name="925"><span class="lineNum">     925 </span>            :                        ~lsu_i0_rfnpc_r;</a>
<a name="926"><span class="lineNum">     926 </span>            : </a>
<a name="927"><span class="lineNum">     927 </span>            :    // From the indication of a iccm single bit error until the first commit or flush, maintain a repair state. In the repair state, rfnpc i0 commits.</a>
<a name="928"><span class="lineNum">     928 </span>            :    assign iccm_repair_state_ns = iccm_sbecc_r | (iccm_repair_state_d1 &amp; ~dec_tlu_flush_lower_r);</a>
<a name="929"><span class="lineNum">     929 </span>            : </a>
<a name="930"><span class="lineNum">     930 </span>            : </a>
<a name="931"><span class="lineNum">     931 </span>            :    localparam MCPC          = 12'h7c2;</a>
<a name="932"><span class="lineNum">     932 </span>            : </a>
<a name="933"><span class="lineNum">     933 </span>            :    // this is a flush of last resort, meaning only assert it if there is no other flush happening.</a>
<a name="934"><span class="lineNum">     934 </span>            :    assign iccm_repair_state_rfnpc = tlu_i0_commit_cmt &amp; iccm_repair_state_d1 &amp;</a>
<a name="935"><span class="lineNum">     935 </span>            :                                     ~(ebreak_r | ecall_r | mret_r | take_reset | illegal_r | (dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MCPC)));</a>
<a name="936"><span class="lineNum">     936 </span>            : </a>
<a name="937"><span class="lineNum">     937 </span>            : if(pt.BTB_ENABLE==1) begin</a>
<a name="938"><span class="lineNum">     938 </span>            :    // go ahead and repair the branch error on other flushes, doesn't have to be the rfpc flush</a>
<a name="939"><span class="lineNum">     939 </span>            :    assign dec_tlu_br0_error_r = exu_i0_br_error_r &amp; dec_tlu_i0_valid_r &amp; ~tlu_flush_lower_r_d1;</a>
<a name="940"><span class="lineNum">     940 </span>            :    assign dec_tlu_br0_start_error_r = exu_i0_br_start_error_r &amp; dec_tlu_i0_valid_r &amp; ~tlu_flush_lower_r_d1;</a>
<a name="941"><span class="lineNum">     941 </span>            :    assign dec_tlu_br0_v_r = exu_i0_br_valid_r &amp; dec_tlu_i0_valid_r &amp; ~tlu_flush_lower_r_d1 &amp; (~exu_i0_br_mp_r | ~exu_pmu_i0_br_ataken);</a>
<a name="942"><span class="lineNum">     942 </span>            : </a>
<a name="943"><span class="lineNum">     943 </span>            : </a>
<a name="944"><span class="lineNum">     944 </span>            :    assign dec_tlu_br0_r_pkt.hist[1:0] = exu_i0_br_hist_r[1:0];</a>
<a name="945"><span class="lineNum">     945 </span>            :    assign dec_tlu_br0_r_pkt.br_error = dec_tlu_br0_error_r;</a>
<a name="946"><span class="lineNum">     946 </span>            :    assign dec_tlu_br0_r_pkt.br_start_error = dec_tlu_br0_start_error_r;</a>
<a name="947"><span class="lineNum">     947 </span>            :    assign dec_tlu_br0_r_pkt.valid = dec_tlu_br0_v_r;</a>
<a name="948"><span class="lineNum">     948 </span>            :    assign dec_tlu_br0_r_pkt.way = exu_i0_br_way_r;</a>
<a name="949"><span class="lineNum">     949 </span>            :    assign dec_tlu_br0_r_pkt.middle = exu_i0_br_middle_r;</a>
<a name="950"><span class="lineNum">     950 </span>            : end // if (pt.BTB_ENABLE==1)</a>
<a name="951"><span class="lineNum">     951 </span>            : else begin</a>
<a name="952"><span class="lineNum">     952 </span>            :    assign dec_tlu_br0_error_r = '0;</a>
<a name="953"><span class="lineNum">     953 </span>            :    assign dec_tlu_br0_start_error_r = '0;</a>
<a name="954"><span class="lineNum">     954 </span>            :    assign dec_tlu_br0_v_r = '0;</a>
<a name="955"><span class="lineNum">     955 </span>            :    assign dec_tlu_br0_r_pkt  = '0;</a>
<a name="956"><span class="lineNum">     956 </span>            : end // else: !if(pt.BTB_ENABLE==1)</a>
<a name="957"><span class="lineNum">     957 </span>            : </a>
<a name="958"><span class="lineNum">     958 </span>            : </a>
<a name="959"><span class="lineNum">     959 </span>            :    // only expect these in pipe 0</a>
<a name="960"><span class="lineNum">     960 </span>            :    assign       ebreak_r     =  (dec_tlu_packet_r.pmu_i0_itype == EBREAK)  &amp; dec_tlu_i0_valid_r &amp; ~i0_trigger_hit_r &amp; ~dcsr[DCSR_EBREAKM] &amp; ~rfpc_i0_r;</a>
<a name="961"><span class="lineNum">     961 </span>            :    assign       ecall_r      =  (dec_tlu_packet_r.pmu_i0_itype == ECALL)   &amp; dec_tlu_i0_valid_r &amp; ~i0_trigger_hit_r &amp; ~rfpc_i0_r;</a>
<a name="962"><span class="lineNum">     962 </span>            : `ifdef RV_USER_MODE</a>
<a name="963"><span class="lineNum">     963 </span>            :    assign       illegal_r    =  (((dec_tlu_packet_r.pmu_i0_itype == MRET) &amp;  priv_mode) | ~dec_tlu_packet_r.legal) &amp; dec_tlu_i0_valid_r &amp; ~i0_trigger_hit_r &amp; ~rfpc_i0_r;</a>
<a name="964"><span class="lineNum">     964 </span>            :    assign       mret_r       =  ( (dec_tlu_packet_r.pmu_i0_itype == MRET) &amp; ~priv_mode                           ) &amp; dec_tlu_i0_valid_r &amp; ~i0_trigger_hit_r &amp; ~rfpc_i0_r;</a>
<a name="965"><span class="lineNum">     965 </span>            : `else</a>
<a name="966"><span class="lineNum">     966 </span>            :    assign       illegal_r    =  ~dec_tlu_packet_r.legal   &amp; dec_tlu_i0_valid_r &amp; ~i0_trigger_hit_r &amp; ~rfpc_i0_r;</a>
<a name="967"><span class="lineNum">     967 </span>            :    assign       mret_r       =  (dec_tlu_packet_r.pmu_i0_itype == MRET)    &amp; dec_tlu_i0_valid_r &amp; ~i0_trigger_hit_r &amp; ~rfpc_i0_r;</a>
<a name="968"><span class="lineNum">     968 </span>            : `endif</a>
<a name="969"><span class="lineNum">     969 </span>            :    // fence_i includes debug only fence_i's</a>
<a name="970"><span class="lineNum">     970 </span>            :    assign       fence_i_r    =  (dec_tlu_packet_r.fence_i &amp; dec_tlu_i0_valid_r &amp; ~i0_trigger_hit_r) &amp; ~rfpc_i0_r;</a>
<a name="971"><span class="lineNum">     971 </span>            :    assign       ic_perr_r    =  ifu_ic_error_start_f &amp; ~ext_int_freeze_d1 &amp; (~internal_dbg_halt_mode_f | dcsr_single_step_running) &amp; ~internal_pmu_fw_halt_mode_f;</a>
<a name="972"><span class="lineNum">     972 </span>            :    assign       iccm_sbecc_r =  ifu_iccm_rd_ecc_single_err_f &amp; ~ext_int_freeze_d1 &amp; (~internal_dbg_halt_mode_f | dcsr_single_step_running) &amp; ~internal_pmu_fw_halt_mode_f;</a>
<a name="973"><span class="lineNum">     973 </span>            :    assign       inst_acc_r_raw  =  dec_tlu_packet_r.icaf &amp; dec_tlu_i0_valid_r;</a>
<a name="974"><span class="lineNum">     974 </span>            :    assign       inst_acc_r = inst_acc_r_raw &amp; ~rfpc_i0_r &amp; ~i0_trigger_hit_r;</a>
<a name="975"><span class="lineNum">     975 </span>            :    assign       inst_acc_second_r = dec_tlu_packet_r.icaf_second;</a>
<a name="976"><span class="lineNum">     976 </span>            : </a>
<a name="977"><span class="lineNum">     977 </span>            :    assign       ebreak_to_debug_mode_r = (dec_tlu_packet_r.pmu_i0_itype == EBREAK)  &amp; dec_tlu_i0_valid_r &amp; ~i0_trigger_hit_r &amp; dcsr[DCSR_EBREAKM] &amp; ~rfpc_i0_r;</a>
<a name="978"><span class="lineNum">     978 </span>            : </a>
<a name="979"><span class="lineNum">     979 </span>            :    rvdff #(1)  exctype_wb_ff (.*, .clk(e4e5_clk),</a>
<a name="980"><span class="lineNum">     980 </span>            :                                 .din (ebreak_to_debug_mode_r   ),</a>
<a name="981"><span class="lineNum">     981 </span>            :                                 .dout(ebreak_to_debug_mode_r_d1));</a>
<a name="982"><span class="lineNum">     982 </span>            : </a>
<a name="983"><span class="lineNum">     983 </span>            :    assign dec_tlu_fence_i_r = fence_i_r;</a>
<a name="984"><span class="lineNum">     984 </span>            : </a>
<a name="985"><span class="lineNum">     985 </span>            : `ifdef RV_USER_MODE</a>
<a name="986"><span class="lineNum">     986 </span>            : </a>
<a name="987"><span class="lineNum">     987 </span>            :    // CSR access</a>
<a name="988"><span class="lineNum">     988 </span>            :    // Address bits 9:8 == 2'b00 indicate unprivileged / user-level CSR</a>
<a name="989"><span class="lineNum">     989 </span>            :    assign csr_wr_usr_r = ~|dec_csr_wraddr_r[9:8];</a>
<a name="990"><span class="lineNum">     990 </span>            :    assign csr_rd_usr_r = ~|dec_csr_rdaddr_r[9:8];</a>
<a name="991"><span class="lineNum">     991 </span>            : </a>
<a name="992"><span class="lineNum">     992 </span>            :    // CSR access error</a>
<a name="993"><span class="lineNum">     993 </span>            :    // cycle and instret CSR unprivileged access is controller by bits in mcounteren CSR</a>
<a name="994"><span class="lineNum">     994 </span><span class="lineNoCov">          0 :    logic csr_wr_acc_r;</span></a>
<a name="995"><span class="lineNum">     995 </span><span class="lineCov">        568 :    logic csr_rd_acc_r;</span></a>
<a name="996"><span class="lineNum">     996 </span>            : </a>
<a name="997"><span class="lineNum">     997 </span>            :    assign csr_wr_acc_r = csr_wr_usr_r &amp; (</a>
<a name="998"><span class="lineNum">     998 </span>            :                              ((dec_csr_wraddr_r[11:0] == CYCLEL)   &amp; mcounteren[MCOUNTEREN_CY]) |</a>
<a name="999"><span class="lineNum">     999 </span>            :                              ((dec_csr_wraddr_r[11:0] == CYCLEH)   &amp; mcounteren[MCOUNTEREN_CY]) |</a>
<a name="1000"><span class="lineNum">    1000 </span>            :                              ((dec_csr_wraddr_r[11:0] == INSTRETL) &amp; mcounteren[MCOUNTEREN_IR]) |</a>
<a name="1001"><span class="lineNum">    1001 </span>            :                              ((dec_csr_wraddr_r[11:0] == INSTRETH) &amp; mcounteren[MCOUNTEREN_IR]) |</a>
<a name="1002"><span class="lineNum">    1002 </span>            :                              ((dec_csr_wraddr_r[11:0] == HPMC3)    &amp; mcounteren[MCOUNTEREN_HPM3]) |</a>
<a name="1003"><span class="lineNum">    1003 </span>            :                              ((dec_csr_wraddr_r[11:0] == HPMC3H)   &amp; mcounteren[MCOUNTEREN_HPM3]) |</a>
<a name="1004"><span class="lineNum">    1004 </span>            :                              ((dec_csr_wraddr_r[11:0] == HPMC4)    &amp; mcounteren[MCOUNTEREN_HPM4]) |</a>
<a name="1005"><span class="lineNum">    1005 </span>            :                              ((dec_csr_wraddr_r[11:0] == HPMC4H)   &amp; mcounteren[MCOUNTEREN_HPM4]) |</a>
<a name="1006"><span class="lineNum">    1006 </span>            :                              ((dec_csr_wraddr_r[11:0] == HPMC5)    &amp; mcounteren[MCOUNTEREN_HPM5]) |</a>
<a name="1007"><span class="lineNum">    1007 </span>            :                              ((dec_csr_wraddr_r[11:0] == HPMC5H)   &amp; mcounteren[MCOUNTEREN_HPM5]) |</a>
<a name="1008"><span class="lineNum">    1008 </span>            :                              ((dec_csr_wraddr_r[11:0] == HPMC6)    &amp; mcounteren[MCOUNTEREN_HPM6]) |</a>
<a name="1009"><span class="lineNum">    1009 </span>            :                              ((dec_csr_wraddr_r[11:0] == HPMC6H)   &amp; mcounteren[MCOUNTEREN_HPM6]));</a>
<a name="1010"><span class="lineNum">    1010 </span>            : </a>
<a name="1011"><span class="lineNum">    1011 </span>            :    assign csr_rd_acc_r = csr_rd_usr_r &amp; (</a>
<a name="1012"><span class="lineNum">    1012 </span>            :                              ((dec_csr_rdaddr_r[11:0] == CYCLEL)   &amp; mcounteren[MCOUNTEREN_CY]) |</a>
<a name="1013"><span class="lineNum">    1013 </span>            :                              ((dec_csr_rdaddr_r[11:0] == CYCLEH)   &amp; mcounteren[MCOUNTEREN_CY]) |</a>
<a name="1014"><span class="lineNum">    1014 </span>            :                              ((dec_csr_rdaddr_r[11:0] == INSTRETL) &amp; mcounteren[MCOUNTEREN_IR]) |</a>
<a name="1015"><span class="lineNum">    1015 </span>            :                              ((dec_csr_rdaddr_r[11:0] == INSTRETH) &amp; mcounteren[MCOUNTEREN_IR]) |</a>
<a name="1016"><span class="lineNum">    1016 </span>            :                              ((dec_csr_rdaddr_r[11:0] == HPMC3)    &amp; mcounteren[MCOUNTEREN_HPM3]) |</a>
<a name="1017"><span class="lineNum">    1017 </span>            :                              ((dec_csr_rdaddr_r[11:0] == HPMC3H)   &amp; mcounteren[MCOUNTEREN_HPM3]) |</a>
<a name="1018"><span class="lineNum">    1018 </span>            :                              ((dec_csr_rdaddr_r[11:0] == HPMC4)    &amp; mcounteren[MCOUNTEREN_HPM4]) |</a>
<a name="1019"><span class="lineNum">    1019 </span>            :                              ((dec_csr_rdaddr_r[11:0] == HPMC4H)   &amp; mcounteren[MCOUNTEREN_HPM4]) |</a>
<a name="1020"><span class="lineNum">    1020 </span>            :                              ((dec_csr_rdaddr_r[11:0] == HPMC5)    &amp; mcounteren[MCOUNTEREN_HPM5]) |</a>
<a name="1021"><span class="lineNum">    1021 </span>            :                              ((dec_csr_rdaddr_r[11:0] == HPMC5H)   &amp; mcounteren[MCOUNTEREN_HPM5]) |</a>
<a name="1022"><span class="lineNum">    1022 </span>            :                              ((dec_csr_rdaddr_r[11:0] == HPMC6)    &amp; mcounteren[MCOUNTEREN_HPM6]) |</a>
<a name="1023"><span class="lineNum">    1023 </span>            :                              ((dec_csr_rdaddr_r[11:0] == HPMC6H)   &amp; mcounteren[MCOUNTEREN_HPM6]));</a>
<a name="1024"><span class="lineNum">    1024 </span>            : </a>
<a name="1025"><span class="lineNum">    1025 </span>            :    assign csr_acc_r = priv_mode &amp; dec_tlu_i0_valid_r &amp; ~i0_trigger_hit_r &amp; ~rfpc_i0_r &amp; (</a>
<a name="1026"><span class="lineNum">    1026 </span>            :                         (dec_tlu_packet_r.pmu_i0_itype == CSRREAD)  &amp; ~csr_rd_acc_r |</a>
<a name="1027"><span class="lineNum">    1027 </span>            :                         (dec_tlu_packet_r.pmu_i0_itype == CSRWRITE) &amp; ~csr_wr_acc_r |</a>
<a name="1028"><span class="lineNum">    1028 </span>            :                         (dec_tlu_packet_r.pmu_i0_itype == CSRRW)    &amp; ~csr_rd_acc_r &amp; ~csr_wr_acc_r);</a>
<a name="1029"><span class="lineNum">    1029 </span>            : </a>
<a name="1030"><span class="lineNum">    1030 </span>            : `endif</a>
<a name="1031"><span class="lineNum">    1031 </span>            : </a>
<a name="1032"><span class="lineNum">    1032 </span>            :    //</a>
<a name="1033"><span class="lineNum">    1033 </span>            :    // Exceptions</a>
<a name="1034"><span class="lineNum">    1034 </span>            :    //</a>
<a name="1035"><span class="lineNum">    1035 </span>            :    // - MEPC &lt;- PC</a>
<a name="1036"><span class="lineNum">    1036 </span>            :    // - PC &lt;- MTVEC, assert flush_lower</a>
<a name="1037"><span class="lineNum">    1037 </span>            :    // - MCAUSE &lt;- cause</a>
<a name="1038"><span class="lineNum">    1038 </span>            :    // - MSCAUSE &lt;- secondary cause</a>
<a name="1039"><span class="lineNum">    1039 </span>            :    // - MTVAL &lt;-</a>
<a name="1040"><span class="lineNum">    1040 </span>            :    // - MPIE &lt;- MIE</a>
<a name="1041"><span class="lineNum">    1041 </span>            :    // - MIE &lt;- 0</a>
<a name="1042"><span class="lineNum">    1042 </span>            :    //</a>
<a name="1043"><span class="lineNum">    1043 </span>            : `ifdef RV_USER_MODE</a>
<a name="1044"><span class="lineNum">    1044 </span>            :    assign i0_exception_valid_r = (ebreak_r | ecall_r | illegal_r | inst_acc_r | csr_acc_r) &amp; ~rfpc_i0_r &amp; ~dec_tlu_dbg_halted;</a>
<a name="1045"><span class="lineNum">    1045 </span>            : `else</a>
<a name="1046"><span class="lineNum">    1046 </span>            :    assign i0_exception_valid_r = (ebreak_r | ecall_r | illegal_r | inst_acc_r) &amp; ~rfpc_i0_r &amp; ~dec_tlu_dbg_halted;</a>
<a name="1047"><span class="lineNum">    1047 </span>            : `endif</a>
<a name="1048"><span class="lineNum">    1048 </span>            : </a>
<a name="1049"><span class="lineNum">    1049 </span>            :    // Cause:</a>
<a name="1050"><span class="lineNum">    1050 </span>            :    //</a>
<a name="1051"><span class="lineNum">    1051 </span>            :    // 0x2 : illegal</a>
<a name="1052"><span class="lineNum">    1052 </span>            :    // 0x3 : breakpoint</a>
<a name="1053"><span class="lineNum">    1053 </span>            :    // 0x8 : Environment call U-mode (if U-mode is enabled)</a>
<a name="1054"><span class="lineNum">    1054 </span>            :    // 0xb : Environment call M-mode</a>
<a name="1055"><span class="lineNum">    1055 </span>            : </a>
<a name="1056"><span class="lineNum">    1056 </span>            : </a>
<a name="1057"><span class="lineNum">    1057 </span>            :    assign exc_cause_r[4:0] =  ( ({5{take_ext_int}}         &amp; 5'h0b) |</a>
<a name="1058"><span class="lineNum">    1058 </span>            :                                 ({5{take_timer_int}}       &amp; 5'h07) |</a>
<a name="1059"><span class="lineNum">    1059 </span>            :                                 ({5{take_soft_int}}        &amp; 5'h03) |</a>
<a name="1060"><span class="lineNum">    1060 </span>            :                                 ({5{take_int_timer0_int}}  &amp; 5'h1d) |</a>
<a name="1061"><span class="lineNum">    1061 </span>            :                                 ({5{take_int_timer1_int}}  &amp; 5'h1c) |</a>
<a name="1062"><span class="lineNum">    1062 </span>            :                                 ({5{take_ce_int}}          &amp; 5'h1e) |</a>
<a name="1063"><span class="lineNum">    1063 </span>            : `ifdef RV_USER_MODE</a>
<a name="1064"><span class="lineNum">    1064 </span>            :                                 ({5{illegal_r| csr_acc_r}} &amp; 5'h02) |</a>
<a name="1065"><span class="lineNum">    1065 </span>            :                                 ({5{ecall_r &amp; priv_mode}}  &amp; 5'h08) |</a>
<a name="1066"><span class="lineNum">    1066 </span>            :                                 ({5{ecall_r &amp; ~priv_mode}} &amp; 5'h0b) |</a>
<a name="1067"><span class="lineNum">    1067 </span>            : `else</a>
<a name="1068"><span class="lineNum">    1068 </span>            :                                 ({5{illegal_r}}            &amp; 5'h02) |</a>
<a name="1069"><span class="lineNum">    1069 </span>            :                                 ({5{ecall_r}}              &amp; 5'h0b) |</a>
<a name="1070"><span class="lineNum">    1070 </span>            : `endif</a>
<a name="1071"><span class="lineNum">    1071 </span>            :                                 ({5{inst_acc_r}}           &amp; 5'h01) |</a>
<a name="1072"><span class="lineNum">    1072 </span>            :                                 ({5{ebreak_r | i0_trigger_hit_r}}   &amp; 5'h03) |</a>
<a name="1073"><span class="lineNum">    1073 </span>            :                                 ({5{lsu_exc_ma_r &amp; ~lsu_exc_st_r}}  &amp; 5'h04) |</a>
<a name="1074"><span class="lineNum">    1074 </span>            :                                 ({5{lsu_exc_acc_r &amp; ~lsu_exc_st_r}} &amp; 5'h05) |</a>
<a name="1075"><span class="lineNum">    1075 </span>            :                                 ({5{lsu_exc_ma_r &amp; lsu_exc_st_r}}   &amp; 5'h06) |</a>
<a name="1076"><span class="lineNum">    1076 </span>            :                                 ({5{lsu_exc_acc_r &amp; lsu_exc_st_r}}  &amp; 5'h07)</a>
<a name="1077"><span class="lineNum">    1077 </span>            :                                 ) &amp; ~{5{take_nmi}};</a>
<a name="1078"><span class="lineNum">    1078 </span>            : </a>
<a name="1079"><span class="lineNum">    1079 </span>            :    //</a>
<a name="1080"><span class="lineNum">    1080 </span>            :    // Interrupts</a>
<a name="1081"><span class="lineNum">    1081 </span>            :    //</a>
<a name="1082"><span class="lineNum">    1082 </span>            :    // exceptions that are committed have already happened and will cause an int at E4 to wait a cycle</a>
<a name="1083"><span class="lineNum">    1083 </span>            :    // or more if MSTATUS[MIE] is cleared.</a>
<a name="1084"><span class="lineNum">    1084 </span>            :    //</a>
<a name="1085"><span class="lineNum">    1085 </span>            :    // -in priority order, highest to lowest</a>
<a name="1086"><span class="lineNum">    1086 </span>            :    // -single cycle window where a csr write to MIE/MSTATUS is at E4 when the other conditions for externals are met.</a>
<a name="1087"><span class="lineNum">    1087 </span>            :    //  Hold off externals for a cycle to make sure we are consistent with what was just written</a>
<a name="1088"><span class="lineNum">    1088 </span>            :    assign mhwakeup_ready =  ~dec_csr_stall_int_ff &amp; mstatus_mie_ns &amp; mip[MIP_MEIP]   &amp; mie_ns[MIE_MEIE];</a>
<a name="1089"><span class="lineNum">    1089 </span>            :    assign ext_int_ready   = ~dec_csr_stall_int_ff &amp; mstatus_mie_ns &amp; mip[MIP_MEIP]   &amp; mie_ns[MIE_MEIE] &amp; ~ignore_ext_int_due_to_lsu_stall;</a>
<a name="1090"><span class="lineNum">    1090 </span>            :    assign ce_int_ready    = ~dec_csr_stall_int_ff &amp; mstatus_mie_ns &amp; mip[MIP_MCEIP]  &amp; mie_ns[MIE_MCEIE];</a>
<a name="1091"><span class="lineNum">    1091 </span>            :    assign soft_int_ready  = ~dec_csr_stall_int_ff &amp; mstatus_mie_ns &amp; mip[MIP_MSIP]   &amp; mie_ns[MIE_MSIE];</a>
<a name="1092"><span class="lineNum">    1092 </span>            :    assign timer_int_ready = ~dec_csr_stall_int_ff &amp; mstatus_mie_ns &amp; mip[MIP_MTIP]   &amp; mie_ns[MIE_MTIE];</a>
<a name="1093"><span class="lineNum">    1093 </span>            : </a>
<a name="1094"><span class="lineNum">    1094 </span>            :    // MIP for internal timers pulses for 1 clock, resets the timer counter. Mip won't hold past the various stall conditions.</a>
<a name="1095"><span class="lineNum">    1095 </span>            :    assign int_timer0_int_possible = mstatus_mie_ns &amp; mie_ns[MIE_MITIE0];</a>
<a name="1096"><span class="lineNum">    1096 </span>            :    assign int_timer0_int_ready = mip[MIP_MITIP0] &amp; int_timer0_int_possible;</a>
<a name="1097"><span class="lineNum">    1097 </span>            :    assign int_timer1_int_possible = mstatus_mie_ns &amp; mie_ns[MIE_MITIE1];</a>
<a name="1098"><span class="lineNum">    1098 </span>            :    assign int_timer1_int_ready = mip[MIP_MITIP1] &amp; int_timer1_int_possible;</a>
<a name="1099"><span class="lineNum">    1099 </span>            : </a>
<a name="1100"><span class="lineNum">    1100 </span>            :    // Internal timers pulse and reset. If core is PMU/FW halted, the pulse will cause an exit from halt, but won't stick around</a>
<a name="1101"><span class="lineNum">    1101 </span>            :    // Make it sticky, also for 1 cycle stall conditions.</a>
<a name="1102"><span class="lineNum">    1102 </span>            :    assign int_timer_stalled = dec_csr_stall_int_ff | synchronous_flush_r | exc_or_int_valid_r_d1 | mret_r;</a>
<a name="1103"><span class="lineNum">    1103 </span>            : </a>
<a name="1104"><span class="lineNum">    1104 </span>            :    assign int_timer0_int_hold = (int_timer0_int_ready &amp; (pmu_fw_tlu_halted_f | int_timer_stalled)) | (int_timer0_int_possible &amp; int_timer0_int_hold_f &amp; ~interrupt_valid_r &amp; ~take_ext_int_start &amp; ~internal_dbg_halt_mode_f);</a>
<a name="1105"><span class="lineNum">    1105 </span>            :    assign int_timer1_int_hold = (int_timer1_int_ready &amp; (pmu_fw_tlu_halted_f | int_timer_stalled)) | (int_timer1_int_possible &amp; int_timer1_int_hold_f &amp; ~interrupt_valid_r &amp; ~take_ext_int_start &amp; ~internal_dbg_halt_mode_f);</a>
<a name="1106"><span class="lineNum">    1106 </span>            : </a>
<a name="1107"><span class="lineNum">    1107 </span>            : </a>
<a name="1108"><span class="lineNum">    1108 </span>            :    assign internal_dbg_halt_timers = internal_dbg_halt_mode_f &amp; ~dcsr_single_step_running;</a>
<a name="1109"><span class="lineNum">    1109 </span>            : </a>
<a name="1110"><span class="lineNum">    1110 </span>            : </a>
<a name="1111"><span class="lineNum">    1111 </span>            :    assign block_interrupts = ( (internal_dbg_halt_mode &amp; (~dcsr_single_step_running | dec_tlu_i0_valid_r)) | // No ints in db-halt unless we are single stepping</a>
<a name="1112"><span class="lineNum">    1112 </span>            :                                internal_pmu_fw_halt_mode | i_cpu_halt_req_d1 |// No ints in PMU/FW halt. First we exit halt</a>
<a name="1113"><span class="lineNum">    1113 </span>            :                                take_nmi | // NMI is top priority</a>
<a name="1114"><span class="lineNum">    1114 </span>            :                                ebreak_to_debug_mode_r | // Heading to debug mode, hold off ints</a>
<a name="1115"><span class="lineNum">    1115 </span>            :                                synchronous_flush_r | // exception flush this cycle</a>
<a name="1116"><span class="lineNum">    1116 </span>            :                                exc_or_int_valid_r_d1 | // ext/int past cycle (need time for MIE to update)</a>
<a name="1117"><span class="lineNum">    1117 </span>            :                                mret_r |    // mret in progress, for cases were ISR enables ints before mret</a>
<a name="1118"><span class="lineNum">    1118 </span>            :                                ext_int_freeze_d1 // Fast interrupt in progress (optional)</a>
<a name="1119"><span class="lineNum">    1119 </span>            :                                );</a>
<a name="1120"><span class="lineNum">    1120 </span>            : </a>
<a name="1121"><span class="lineNum">    1121 </span>            : </a>
<a name="1122"><span class="lineNum">    1122 </span>            : if (pt.FAST_INTERRUPT_REDIRECT) begin</a>
<a name="1123"><span class="lineNum">    1123 </span>            : </a>
<a name="1124"><span class="lineNum">    1124 </span>            : </a>
<a name="1125"><span class="lineNum">    1125 </span>            :    assign take_ext_int_start = ext_int_ready &amp; ~block_interrupts;</a>
<a name="1126"><span class="lineNum">    1126 </span>            : </a>
<a name="1127"><span class="lineNum">    1127 </span>            :    assign ext_int_freeze = take_ext_int_start | take_ext_int_start_d1 | take_ext_int_start_d2 | take_ext_int_start_d3;</a>
<a name="1128"><span class="lineNum">    1128 </span>            :    assign take_ext_int = take_ext_int_start_d3 &amp; ~|lsu_fir_error[1:0];</a>
<a name="1129"><span class="lineNum">    1129 </span>            :    assign fast_int_meicpct = csr_meicpct &amp; dec_csr_any_unq_d;  // MEICPCT becomes illegal if fast ints are enabled</a>
<a name="1130"><span class="lineNum">    1130 </span>            : </a>
<a name="1131"><span class="lineNum">    1131 </span>            :    assign ignore_ext_int_due_to_lsu_stall = lsu_fastint_stall_any;</a>
<a name="1132"><span class="lineNum">    1132 </span>            : end</a>
<a name="1133"><span class="lineNum">    1133 </span>            : else begin</a>
<a name="1134"><span class="lineNum">    1134 </span>            :    assign take_ext_int_start = 1'b0;</a>
<a name="1135"><span class="lineNum">    1135 </span>            :    assign ext_int_freeze = 1'b0;</a>
<a name="1136"><span class="lineNum">    1136 </span>            :    assign ext_int_freeze_d1 = 1'b0;</a>
<a name="1137"><span class="lineNum">    1137 </span>            :    assign take_ext_int_start_d1 = 1'b0;</a>
<a name="1138"><span class="lineNum">    1138 </span>            :    assign take_ext_int_start_d2 = 1'b0;</a>
<a name="1139"><span class="lineNum">    1139 </span>            :    assign take_ext_int_start_d3 = 1'b0;</a>
<a name="1140"><span class="lineNum">    1140 </span>            :    assign fast_int_meicpct = 1'b0;</a>
<a name="1141"><span class="lineNum">    1141 </span>            :    assign ignore_ext_int_due_to_lsu_stall = 1'b0;</a>
<a name="1142"><span class="lineNum">    1142 </span>            : </a>
<a name="1143"><span class="lineNum">    1143 </span>            :    assign take_ext_int = ext_int_ready &amp; ~block_interrupts;</a>
<a name="1144"><span class="lineNum">    1144 </span>            : end</a>
<a name="1145"><span class="lineNum">    1145 </span>            : </a>
<a name="1146"><span class="lineNum">    1146 </span>            :    assign take_ce_int  = ce_int_ready &amp; ~ext_int_ready &amp; ~block_interrupts;</a>
<a name="1147"><span class="lineNum">    1147 </span>            :    assign take_soft_int = soft_int_ready &amp; ~ext_int_ready &amp; ~ce_int_ready &amp; ~block_interrupts;</a>
<a name="1148"><span class="lineNum">    1148 </span>            :    assign take_timer_int = timer_int_ready &amp; ~soft_int_ready &amp; ~ext_int_ready &amp; ~ce_int_ready &amp; ~block_interrupts;</a>
<a name="1149"><span class="lineNum">    1149 </span>            :    assign take_int_timer0_int = (int_timer0_int_ready | int_timer0_int_hold_f) &amp; int_timer0_int_possible &amp; ~dec_csr_stall_int_ff &amp;</a>
<a name="1150"><span class="lineNum">    1150 </span>            :                                 ~timer_int_ready &amp; ~soft_int_ready &amp; ~ext_int_ready &amp; ~ce_int_ready &amp; ~block_interrupts;</a>
<a name="1151"><span class="lineNum">    1151 </span>            :    assign take_int_timer1_int = (int_timer1_int_ready | int_timer1_int_hold_f) &amp; int_timer1_int_possible &amp; ~dec_csr_stall_int_ff &amp;</a>
<a name="1152"><span class="lineNum">    1152 </span>            :                                 ~(int_timer0_int_ready | int_timer0_int_hold_f) &amp; ~timer_int_ready &amp; ~soft_int_ready &amp; ~ext_int_ready &amp; ~ce_int_ready &amp; ~block_interrupts;</a>
<a name="1153"><span class="lineNum">    1153 </span>            : </a>
<a name="1154"><span class="lineNum">    1154 </span>            :    assign take_reset = reset_delayed &amp; mpc_reset_run_req;</a>
<a name="1155"><span class="lineNum">    1155 </span>            :    assign take_nmi = nmi_int_detected &amp; ~internal_pmu_fw_halt_mode &amp; (~internal_dbg_halt_mode | (dcsr_single_step_running_f &amp; dcsr[DCSR_STEPIE] &amp; ~dec_tlu_i0_valid_r &amp; ~dcsr_single_step_done_f)) &amp;</a>
<a name="1156"><span class="lineNum">    1156 </span>            :                      ~synchronous_flush_r &amp; ~mret_r &amp; ~take_reset &amp; ~ebreak_to_debug_mode_r &amp; (~ext_int_freeze_d1 | (take_ext_int_start_d3 &amp; |lsu_fir_error[1:0]));</a>
<a name="1157"><span class="lineNum">    1157 </span>            : </a>
<a name="1158"><span class="lineNum">    1158 </span>            :    assign interrupt_valid_r = take_ext_int | take_timer_int | take_soft_int | take_nmi | take_ce_int | take_int_timer0_int | take_int_timer1_int;</a>
<a name="1159"><span class="lineNum">    1159 </span>            : </a>
<a name="1160"><span class="lineNum">    1160 </span>            : </a>
<a name="1161"><span class="lineNum">    1161 </span>            :    // Compute interrupt path:</a>
<a name="1162"><span class="lineNum">    1162 </span>            :    // If vectored async is set in mtvec, flush path for interrupts is MTVEC + (4 * CAUSE);</a>
<a name="1163"><span class="lineNum">    1163 </span>            :    assign vectored_path[31:1]  = {mtvec[30:1], 1'b0} + {25'b0, exc_cause_r[4:0], 1'b0};</a>
<a name="1164"><span class="lineNum">    1164 </span>            :    assign interrupt_path[31:1] = take_nmi ? nmi_vec[31:1] : ((mtvec[0] == 1'b1) ? vectored_path[31:1] : {mtvec[30:1], 1'b0});</a>
<a name="1165"><span class="lineNum">    1165 </span>            : </a>
<a name="1166"><span class="lineNum">    1166 </span>            :    assign sel_npc_r  = lsu_i0_rfnpc_r | fence_i_r | iccm_repair_state_rfnpc | (i_cpu_run_req_d1 &amp; ~interrupt_valid_r) | (rfpc_i0_r &amp; ~dec_tlu_i0_valid_r);</a>
<a name="1167"><span class="lineNum">    1167 </span>            :    assign sel_npc_resume = (i_cpu_run_req_d1 &amp; pmu_fw_tlu_halted_f) | pause_expired_r;</a>
<a name="1168"><span class="lineNum">    1168 </span>            : </a>
<a name="1169"><span class="lineNum">    1169 </span>            :    assign sel_fir_addr = take_ext_int_start_d3 &amp; ~|lsu_fir_error[1:0];</a>
<a name="1170"><span class="lineNum">    1170 </span>            : </a>
<a name="1171"><span class="lineNum">    1171 </span>            :    assign synchronous_flush_r  = i0_exception_valid_r | // exception</a>
<a name="1172"><span class="lineNum">    1172 </span>            :                                  rfpc_i0_r | // rfpc</a>
<a name="1173"><span class="lineNum">    1173 </span>            :                                  lsu_exc_valid_r |  // lsu exception in either pipe 0 or pipe 1</a>
<a name="1174"><span class="lineNum">    1174 </span>            :                                  fence_i_r |  // fence, a rfnpc</a>
<a name="1175"><span class="lineNum">    1175 </span>            :                                  lsu_i0_rfnpc_r | // lsu dccm sb ecc</a>
<a name="1176"><span class="lineNum">    1176 </span>            :                                  iccm_repair_state_rfnpc | // Iccm sb ecc</a>
<a name="1177"><span class="lineNum">    1177 </span>            :                                  debug_resume_req_f | // resume from debug halt, fetch the dpc</a>
<a name="1178"><span class="lineNum">    1178 </span>            :                                  sel_npc_resume |  // resume from pmu/fw halt, or from pause and fetch the NPC</a>
<a name="1179"><span class="lineNum">    1179 </span>            :                                  dec_tlu_wr_pause_r_d1 | // flush at start of pause</a>
<a name="1180"><span class="lineNum">    1180 </span>            :                                  i0_trigger_hit_r; // trigger hit, ebreak or goto debug mode</a>
<a name="1181"><span class="lineNum">    1181 </span>            : </a>
<a name="1182"><span class="lineNum">    1182 </span>            :    assign tlu_flush_lower_r = interrupt_valid_r | mret_r | synchronous_flush_r | take_halt | take_reset | take_ext_int_start;</a>
<a name="1183"><span class="lineNum">    1183 </span>            : </a>
<a name="1184"><span class="lineNum">    1184 </span>            :    assign tlu_flush_path_r[31:1] = take_reset ? rst_vec[31:1] :</a>
<a name="1185"><span class="lineNum">    1185 </span>            : </a>
<a name="1186"><span class="lineNum">    1186 </span>            :                                     ( ({31{sel_fir_addr}} &amp; lsu_fir_addr[31:1]) |</a>
<a name="1187"><span class="lineNum">    1187 </span>            :                                       ({31{~take_nmi &amp; sel_npc_r}} &amp; npc_r[31:1]) |</a>
<a name="1188"><span class="lineNum">    1188 </span>            :                                       ({31{~take_nmi &amp; rfpc_i0_r &amp; dec_tlu_i0_valid_r &amp; ~sel_npc_r}} &amp; dec_tlu_i0_pc_r[31:1]) |</a>
<a name="1189"><span class="lineNum">    1189 </span>            :                                       ({31{interrupt_valid_r &amp; ~sel_fir_addr}} &amp; interrupt_path[31:1]) |</a>
<a name="1190"><span class="lineNum">    1190 </span>            :                                       ({31{(i0_exception_valid_r | lsu_exc_valid_r |</a>
<a name="1191"><span class="lineNum">    1191 </span>            :                                             (i0_trigger_hit_r &amp; ~trigger_hit_dmode_r)) &amp; ~interrupt_valid_r &amp; ~sel_fir_addr}} &amp; {mtvec[30:1],1'b0}) |</a>
<a name="1192"><span class="lineNum">    1192 </span>            :                                       ({31{~take_nmi &amp; mret_r}} &amp; mepc[31:1]) |</a>
<a name="1193"><span class="lineNum">    1193 </span>            :                                       ({31{~take_nmi &amp; debug_resume_req_f}} &amp; dpc[31:1]) |</a>
<a name="1194"><span class="lineNum">    1194 </span>            :                                       ({31{~take_nmi &amp; sel_npc_resume}} &amp; npc_r_d1[31:1]) );</a>
<a name="1195"><span class="lineNum">    1195 </span>            : </a>
<a name="1196"><span class="lineNum">    1196 </span>            :    rvdffpcie #(31)  flush_lower_ff (.*, .en(tlu_flush_lower_r),</a>
<a name="1197"><span class="lineNum">    1197 </span>            :                                  .din({tlu_flush_path_r[31:1]}),</a>
<a name="1198"><span class="lineNum">    1198 </span>            :                                  .dout({tlu_flush_path_r_d1[31:1]}));</a>
<a name="1199"><span class="lineNum">    1199 </span>            : </a>
<a name="1200"><span class="lineNum">    1200 </span>            :    assign dec_tlu_flush_lower_wb = tlu_flush_lower_r_d1;</a>
<a name="1201"><span class="lineNum">    1201 </span>            :    assign dec_tlu_flush_lower_r = tlu_flush_lower_r;</a>
<a name="1202"><span class="lineNum">    1202 </span>            :    assign dec_tlu_flush_path_r[31:1] = tlu_flush_path_r[31:1];</a>
<a name="1203"><span class="lineNum">    1203 </span>            : </a>
<a name="1204"><span class="lineNum">    1204 </span>            : </a>
<a name="1205"><span class="lineNum">    1205 </span>            :    // this is used to capture mepc, etc.</a>
<a name="1206"><span class="lineNum">    1206 </span>            :    assign exc_or_int_valid_r = lsu_exc_valid_r | i0_exception_valid_r | interrupt_valid_r | (i0_trigger_hit_r &amp; ~trigger_hit_dmode_r);</a>
<a name="1207"><span class="lineNum">    1207 </span>            : </a>
<a name="1208"><span class="lineNum">    1208 </span>            : </a>
<a name="1209"><span class="lineNum">    1209 </span>            :    rvdffie #(12)  excinfo_wb_ff (.*,</a>
<a name="1210"><span class="lineNum">    1210 </span>            :                                  .din({interrupt_valid_r, i0_exception_valid_r, exc_or_int_valid_r,</a>
<a name="1211"><span class="lineNum">    1211 </span>            :                                        exc_cause_r[4:0], tlu_i0_commit_cmt &amp; ~illegal_r, i0_trigger_hit_r,</a>
<a name="1212"><span class="lineNum">    1212 </span>            :                                        take_nmi, pause_expired_r }),</a>
<a name="1213"><span class="lineNum">    1213 </span>            :                                  .dout({interrupt_valid_r_d1, i0_exception_valid_r_d1, exc_or_int_valid_r_d1,</a>
<a name="1214"><span class="lineNum">    1214 </span>            :                                         exc_cause_wb[4:0], i0_valid_wb, trigger_hit_r_d1,</a>
<a name="1215"><span class="lineNum">    1215 </span>            :                                         take_nmi_r_d1, pause_expired_wb}));</a>
<a name="1216"><span class="lineNum">    1216 </span>            : `ifdef RV_USER_MODE</a>
<a name="1217"><span class="lineNum">    1217 </span>            : </a>
<a name="1218"><span class="lineNum">    1218 </span>            :    //</a>
<a name="1219"><span class="lineNum">    1219 </span>            :    // Privilege mode</a>
<a name="1220"><span class="lineNum">    1220 </span>            :    //</a>
<a name="1221"><span class="lineNum">    1221 </span>            :    assign priv_mode_ns = (mret_r &amp; mstatus[MSTATUS_MPP]) |</a>
<a name="1222"><span class="lineNum">    1222 </span>            :                          (exc_or_int_valid_r &amp; 1'b0 ) |</a>
<a name="1223"><span class="lineNum">    1223 </span>            :                          ((~mret_r &amp; ~exc_or_int_valid_r) &amp; priv_mode);</a>
<a name="1224"><span class="lineNum">    1224 </span>            : </a>
<a name="1225"><span class="lineNum">    1225 </span>            :    rvdff #(1) priv_ff (</a>
<a name="1226"><span class="lineNum">    1226 </span>            :         .clk    (free_l2clk),</a>
<a name="1227"><span class="lineNum">    1227 </span>            :         .rst_l  (rst_l),</a>
<a name="1228"><span class="lineNum">    1228 </span>            :         .din    (priv_mode_ns),</a>
<a name="1229"><span class="lineNum">    1229 </span>            :         .dout   (priv_mode)</a>
<a name="1230"><span class="lineNum">    1230 </span>            :    );</a>
<a name="1231"><span class="lineNum">    1231 </span>            : </a>
<a name="1232"><span class="lineNum">    1232 </span>            : `endif</a>
<a name="1233"><span class="lineNum">    1233 </span>            : </a>
<a name="1234"><span class="lineNum">    1234 </span>            :    //----------------------------------------------------------------------</a>
<a name="1235"><span class="lineNum">    1235 </span>            :    //</a>
<a name="1236"><span class="lineNum">    1236 </span>            :    // CSRs</a>
<a name="1237"><span class="lineNum">    1237 </span>            :    //</a>
<a name="1238"><span class="lineNum">    1238 </span>            :    //----------------------------------------------------------------------</a>
<a name="1239"><span class="lineNum">    1239 </span>            : </a>
<a name="1240"><span class="lineNum">    1240 </span>            : </a>
<a name="1241"><span class="lineNum">    1241 </span>            :    // ----------------------------------------------------------------------</a>
<a name="1242"><span class="lineNum">    1242 </span>            :    // MISA (RO)</a>
<a name="1243"><span class="lineNum">    1243 </span>            :    //  [31:30] XLEN - implementation width, 2'b01 - 32 bits</a>
<a name="1244"><span class="lineNum">    1244 </span>            :    //  [20]    U    - user mode support (if enabled in config)</a>
<a name="1245"><span class="lineNum">    1245 </span>            :    //  [12]    M    - integer mul/div</a>
<a name="1246"><span class="lineNum">    1246 </span>            :    //  [8]     I    - RV32I</a>
<a name="1247"><span class="lineNum">    1247 </span>            :    //  [2]     C    - Compressed extension</a>
<a name="1248"><span class="lineNum">    1248 </span>            :    localparam MISA          = 12'h301;</a>
<a name="1249"><span class="lineNum">    1249 </span>            : </a>
<a name="1250"><span class="lineNum">    1250 </span>            :    // MVENDORID, MARCHID, MIMPID, MHARTID</a>
<a name="1251"><span class="lineNum">    1251 </span>            :    localparam MVENDORID     = 12'hf11;</a>
<a name="1252"><span class="lineNum">    1252 </span>            :    localparam MARCHID       = 12'hf12;</a>
<a name="1253"><span class="lineNum">    1253 </span>            :    localparam MIMPID        = 12'hf13;</a>
<a name="1254"><span class="lineNum">    1254 </span>            :    localparam MHARTID       = 12'hf14;</a>
<a name="1255"><span class="lineNum">    1255 </span>            : </a>
<a name="1256"><span class="lineNum">    1256 </span>            : </a>
<a name="1257"><span class="lineNum">    1257 </span>            :    // ----------------------------------------------------------------------</a>
<a name="1258"><span class="lineNum">    1258 </span>            :    // MSTATUS (RW)</a>
<a name="1259"><span class="lineNum">    1259 </span>            :    // [17]    MPRV : Modify PRiVilege (if enabled in config)</a>
<a name="1260"><span class="lineNum">    1260 </span>            :    // [12:11] MPP  : Prior priv level, either 2'b11 (machine) or 2'b00 (user)</a>
<a name="1261"><span class="lineNum">    1261 </span>            :    // [7]     MPIE : Int enable previous [1]</a>
<a name="1262"><span class="lineNum">    1262 </span>            :    // [3]     MIE  : Int enable          [0]</a>
<a name="1263"><span class="lineNum">    1263 </span>            :    localparam MSTATUS       = 12'h300;</a>
<a name="1264"><span class="lineNum">    1264 </span>            : </a>
<a name="1265"><span class="lineNum">    1265 </span>            : </a>
<a name="1266"><span class="lineNum">    1266 </span>            :    //When executing a MRET instruction, supposing MPP holds the value 3, MIE</a>
<a name="1267"><span class="lineNum">    1267 </span>            :    //is set to MPIE; the privilege mode is changed to 3; MPIE is set to 1; and MPP is set to 3</a>
<a name="1268"><span class="lineNum">    1268 </span>            : `ifdef RV_USER_MODE</a>
<a name="1269"><span class="lineNum">    1269 </span>            :    assign dec_csr_wen_r_mod = dec_csr_wen_r &amp; ~i0_trigger_hit_r &amp; ~rfpc_i0_r &amp; ~csr_acc_r;</a>
<a name="1270"><span class="lineNum">    1270 </span>            : `else</a>
<a name="1271"><span class="lineNum">    1271 </span>            :    assign dec_csr_wen_r_mod = dec_csr_wen_r &amp; ~i0_trigger_hit_r &amp; ~rfpc_i0_r;</a>
<a name="1272"><span class="lineNum">    1272 </span>            : `endif</a>
<a name="1273"><span class="lineNum">    1273 </span>            : </a>
<a name="1274"><span class="lineNum">    1274 </span>            :    assign wr_mstatus_r = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MSTATUS);</a>
<a name="1275"><span class="lineNum">    1275 </span>            : </a>
<a name="1276"><span class="lineNum">    1276 </span>            :    // set this even if we don't go to fwhalt due to debug halt. We committed the inst, so ...</a>
<a name="1277"><span class="lineNum">    1277 </span>            :    assign set_mie_pmu_fw_halt = ~mpmc_b_ns[1] &amp; fw_halt_req;</a>
<a name="1278"><span class="lineNum">    1278 </span>            : </a>
<a name="1279"><span class="lineNum">    1279 </span>            : `ifdef RV_USER_MODE</a>
<a name="1280"><span class="lineNum">    1280 </span>            :    // mstatus[2] / mstatus_ns[2] actually stores inverse of the MPP field !</a>
<a name="1281"><span class="lineNum">    1281 </span>            :    assign mstatus_ns[3:0] = ( ({4{~wr_mstatus_r &amp; exc_or_int_valid_r}} &amp; {mstatus[MSTATUS_MPRV], priv_mode, mstatus[MSTATUS_MIE], 1'b0}) |</a>
<a name="1282"><span class="lineNum">    1282 </span>            :                               ({4{ wr_mstatus_r &amp; exc_or_int_valid_r}} &amp; {mstatus[MSTATUS_MPRV], priv_mode, dec_csr_wrdata_r[3],  1'b0}) |</a>
<a name="1283"><span class="lineNum">    1283 </span>            :                               ({4{mret_r &amp; ~exc_or_int_valid_r}}       &amp; {mstatus[MSTATUS_MPRV] &amp; ~mstatus[MSTATUS_MPP], 1'b1, 1'b1, mstatus[MSTATUS_MPIE]}) |</a>
<a name="1284"><span class="lineNum">    1284 </span>            :                               ({4{set_mie_pmu_fw_halt}}                &amp; {mstatus[3:2], mstatus[MSTATUS_MPIE], 1'b1}) |</a>
<a name="1285"><span class="lineNum">    1285 </span>            :                               ({4{wr_mstatus_r &amp; ~exc_or_int_valid_r}} &amp; {dec_csr_wrdata_r[17], ~dec_csr_wrdata_r[12], dec_csr_wrdata_r[7], dec_csr_wrdata_r[3]}) |</a>
<a name="1286"><span class="lineNum">    1286 </span>            :                               ({4{~wr_mstatus_r &amp; ~exc_or_int_valid_r  &amp; ~mret_r &amp; ~set_mie_pmu_fw_halt}} &amp; mstatus[3:0]) );</a>
<a name="1287"><span class="lineNum">    1287 </span>            : </a>
<a name="1288"><span class="lineNum">    1288 </span>            :    // gate MIE if we are single stepping and DCSR[STEPIE] is off</a>
<a name="1289"><span class="lineNum">    1289 </span>            :    // in user mode machine interrupts are always enabled as per RISC-V privilege spec (chapter 3.1.6.1).</a>
<a name="1290"><span class="lineNum">    1290 </span>            :    assign mstatus_mie_ns = (priv_mode | mstatus[MSTATUS_MIE]) &amp; (~dcsr_single_step_running_f | dcsr[DCSR_STEPIE]);</a>
<a name="1291"><span class="lineNum">    1291 </span>            : </a>
<a name="1292"><span class="lineNum">    1292 </span>            :    // set effective privilege mode according to MPRV and MPP</a>
<a name="1293"><span class="lineNum">    1293 </span>            :    assign priv_mode_eff = ( mstatus[MSTATUS_MPRV] &amp; mstatus[MSTATUS_MPP]) | // MPRV=1, use MPP</a>
<a name="1294"><span class="lineNum">    1294 </span>            :                           (~mstatus[MSTATUS_MPRV] &amp; priv_mode);             // MPRV=0, use current operating mode</a>
<a name="1295"><span class="lineNum">    1295 </span>            : </a>
<a name="1296"><span class="lineNum">    1296 </span>            : `else</a>
<a name="1297"><span class="lineNum">    1297 </span>            : </a>
<a name="1298"><span class="lineNum">    1298 </span>            :    assign mstatus_ns[1:0] = ( ({2{~wr_mstatus_r &amp; exc_or_int_valid_r}} &amp; {mstatus[MSTATUS_MIE], 1'b0}) |</a>
<a name="1299"><span class="lineNum">    1299 </span>            :                               ({2{ wr_mstatus_r &amp; exc_or_int_valid_r}} &amp; {dec_csr_wrdata_r[3], 1'b0}) |</a>
<a name="1300"><span class="lineNum">    1300 </span>            :                               ({2{mret_r &amp; ~exc_or_int_valid_r}} &amp; {1'b1, mstatus[MSTATUS_MPIE]}) |</a>
<a name="1301"><span class="lineNum">    1301 </span>            :                               ({2{set_mie_pmu_fw_halt}} &amp; {mstatus[MSTATUS_MPIE], 1'b1}) |</a>
<a name="1302"><span class="lineNum">    1302 </span>            :                               ({2{wr_mstatus_r &amp; ~exc_or_int_valid_r}} &amp; {dec_csr_wrdata_r[7], dec_csr_wrdata_r[3]}) |</a>
<a name="1303"><span class="lineNum">    1303 </span>            :                               ({2{~wr_mstatus_r &amp; ~exc_or_int_valid_r &amp; ~mret_r &amp; ~set_mie_pmu_fw_halt}} &amp; mstatus[1:0]) );</a>
<a name="1304"><span class="lineNum">    1304 </span>            : </a>
<a name="1305"><span class="lineNum">    1305 </span>            :    assign mstatus_mie_ns = mstatus[MSTATUS_MIE] &amp; (~dcsr_single_step_running_f | dcsr[DCSR_STEPIE]);</a>
<a name="1306"><span class="lineNum">    1306 </span>            : </a>
<a name="1307"><span class="lineNum">    1307 </span>            : `endif</a>
<a name="1308"><span class="lineNum">    1308 </span>            : </a>
<a name="1309"><span class="lineNum">    1309 </span>            :    // ----------------------------------------------------------------------</a>
<a name="1310"><span class="lineNum">    1310 </span>            :    // MTVEC (RW)</a>
<a name="1311"><span class="lineNum">    1311 </span>            :    // [31:2] BASE : Trap vector base address</a>
<a name="1312"><span class="lineNum">    1312 </span>            :    // [1] - Reserved, not implemented, reads zero</a>
<a name="1313"><span class="lineNum">    1313 </span>            :    // [0]  MODE : 0 = Direct, 1 = Asyncs are vectored to BASE + (4 * CAUSE)</a>
<a name="1314"><span class="lineNum">    1314 </span>            :    localparam MTVEC         = 12'h305;</a>
<a name="1315"><span class="lineNum">    1315 </span>            : </a>
<a name="1316"><span class="lineNum">    1316 </span>            :    assign wr_mtvec_r = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MTVEC);</a>
<a name="1317"><span class="lineNum">    1317 </span>            :    assign mtvec_ns[30:0] = {dec_csr_wrdata_r[31:2], dec_csr_wrdata_r[0]} ;</a>
<a name="1318"><span class="lineNum">    1318 </span>            :    rvdffe #(31)  mtvec_ff (.*, .en(wr_mtvec_r), .din(mtvec_ns[30:0]), .dout(mtvec[30:0]));</a>
<a name="1319"><span class="lineNum">    1319 </span>            : </a>
<a name="1320"><span class="lineNum">    1320 </span>            :    // ----------------------------------------------------------------------</a>
<a name="1321"><span class="lineNum">    1321 </span>            :    // MIP (RW)</a>
<a name="1322"><span class="lineNum">    1322 </span>            :    //</a>
<a name="1323"><span class="lineNum">    1323 </span>            :    // [30] MCEIP  : (RO) M-Mode Correctable Error interrupt pending</a>
<a name="1324"><span class="lineNum">    1324 </span>            :    // [29] MITIP0 : (RO) M-Mode Internal Timer0 interrupt pending</a>
<a name="1325"><span class="lineNum">    1325 </span>            :    // [28] MITIP1 : (RO) M-Mode Internal Timer1 interrupt pending</a>
<a name="1326"><span class="lineNum">    1326 </span>            :    // [11] MEIP   : (RO) M-Mode external interrupt pending</a>
<a name="1327"><span class="lineNum">    1327 </span>            :    // [7]  MTIP   : (RO) M-Mode timer interrupt pending</a>
<a name="1328"><span class="lineNum">    1328 </span>            :    // [3]  MSIP   : (RO) M-Mode software interrupt pending</a>
<a name="1329"><span class="lineNum">    1329 </span>            :    localparam MIP           = 12'h344;</a>
<a name="1330"><span class="lineNum">    1330 </span>            : </a>
<a name="1331"><span class="lineNum">    1331 </span>            :    assign ce_int = (mdccme_ce_req | miccme_ce_req | mice_ce_req);</a>
<a name="1332"><span class="lineNum">    1332 </span>            : </a>
<a name="1333"><span class="lineNum">    1333 </span>            :    assign mip_ns[5:0] = {ce_int, dec_timer_t0_pulse, dec_timer_t1_pulse, mexintpend, timer_int_sync, soft_int_sync};</a>
<a name="1334"><span class="lineNum">    1334 </span>            : </a>
<a name="1335"><span class="lineNum">    1335 </span>            :    // ----------------------------------------------------------------------</a>
<a name="1336"><span class="lineNum">    1336 </span>            :    // MIE (RW)</a>
<a name="1337"><span class="lineNum">    1337 </span>            :    // [30] MCEIE  : (RO) M-Mode Correctable Error interrupt enable</a>
<a name="1338"><span class="lineNum">    1338 </span>            :    // [29] MITIE0 : (RO) M-Mode Internal Timer0 interrupt enable</a>
<a name="1339"><span class="lineNum">    1339 </span>            :    // [28] MITIE1 : (RO) M-Mode Internal Timer1 interrupt enable</a>
<a name="1340"><span class="lineNum">    1340 </span>            :    // [11] MEIE   : (RW) M-Mode external interrupt enable</a>
<a name="1341"><span class="lineNum">    1341 </span>            :    // [7]  MTIE   : (RW) M-Mode timer interrupt enable</a>
<a name="1342"><span class="lineNum">    1342 </span>            :    // [3]  MSIE   : (RW) M-Mode software interrupt enable</a>
<a name="1343"><span class="lineNum">    1343 </span>            :    localparam MIE           = 12'h304;</a>
<a name="1344"><span class="lineNum">    1344 </span>            : </a>
<a name="1345"><span class="lineNum">    1345 </span>            :    assign wr_mie_r = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MIE);</a>
<a name="1346"><span class="lineNum">    1346 </span>            :    assign mie_ns[5:0] = wr_mie_r ? {dec_csr_wrdata_r[30:28], dec_csr_wrdata_r[11], dec_csr_wrdata_r[7], dec_csr_wrdata_r[3]} : mie[5:0];</a>
<a name="1347"><span class="lineNum">    1347 </span>            :    rvdff #(6)  mie_ff (.*, .clk(csr_wr_clk), .din(mie_ns[5:0]), .dout(mie[5:0]));</a>
<a name="1348"><span class="lineNum">    1348 </span>            : </a>
<a name="1349"><span class="lineNum">    1349 </span>            : </a>
<a name="1350"><span class="lineNum">    1350 </span>            :    // ----------------------------------------------------------------------</a>
<a name="1351"><span class="lineNum">    1351 </span>            :    // MCYCLEL (RW)</a>
<a name="1352"><span class="lineNum">    1352 </span>            :    // [31:0] : Lower Cycle count</a>
<a name="1353"><span class="lineNum">    1353 </span>            : </a>
<a name="1354"><span class="lineNum">    1354 </span>            :    localparam MCYCLEL       = 12'hb00;</a>
<a name="1355"><span class="lineNum">    1355 </span>            :    localparam logic [11:0] CYCLEL  = 12'hc00;</a>
<a name="1356"><span class="lineNum">    1356 </span>            : </a>
<a name="1357"><span class="lineNum">    1357 </span>            :    assign kill_ebreak_count_r = ebreak_to_debug_mode_r &amp; dcsr[DCSR_STOPC];</a>
<a name="1358"><span class="lineNum">    1358 </span>            : </a>
<a name="1359"><span class="lineNum">    1359 </span>            :    assign wr_mcyclel_r = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MCYCLEL);</a>
<a name="1360"><span class="lineNum">    1360 </span>            : </a>
<a name="1361"><span class="lineNum">    1361 </span>            :    assign mcyclel_cout_in = ~(kill_ebreak_count_r | (dec_tlu_dbg_halted &amp; dcsr[DCSR_STOPC]) | dec_tlu_pmu_fw_halted | mcountinhibit[0]);</a>
<a name="1362"><span class="lineNum">    1362 </span>            : </a>
<a name="1363"><span class="lineNum">    1363 </span>            :    // split for power</a>
<a name="1364"><span class="lineNum">    1364 </span>            :    assign {mcyclela_cout, mcyclel_inc[7:0]}  = mcyclel[7:0] +  {7'b0, 1'b1};</a>
<a name="1365"><span class="lineNum">    1365 </span>            :    assign {mcyclel_cout,  mcyclel_inc[31:8]} = mcyclel[31:8] + {23'b0, mcyclela_cout};</a>
<a name="1366"><span class="lineNum">    1366 </span>            : </a>
<a name="1367"><span class="lineNum">    1367 </span>            :    assign mcyclel_ns[31:0] = wr_mcyclel_r ? dec_csr_wrdata_r[31:0] : mcyclel_inc[31:0];</a>
<a name="1368"><span class="lineNum">    1368 </span>            : </a>
<a name="1369"><span class="lineNum">    1369 </span>            :    rvdffe #(24) mcyclel_bff      (.*, .clk(free_l2clk), .en(wr_mcyclel_r | (mcyclela_cout &amp; mcyclel_cout_in)),    .din(mcyclel_ns[31:8]), .dout(mcyclel[31:8]));</a>
<a name="1370"><span class="lineNum">    1370 </span>            :    rvdffe #(8)  mcyclel_aff      (.*, .clk(free_l2clk), .en(wr_mcyclel_r | mcyclel_cout_in),  .din(mcyclel_ns[7:0]),  .dout(mcyclel[7:0]));</a>
<a name="1371"><span class="lineNum">    1371 </span>            : </a>
<a name="1372"><span class="lineNum">    1372 </span>            :    // ----------------------------------------------------------------------</a>
<a name="1373"><span class="lineNum">    1373 </span>            :    // MCYCLEH (RW)</a>
<a name="1374"><span class="lineNum">    1374 </span>            :    // [63:32] : Higher Cycle count</a>
<a name="1375"><span class="lineNum">    1375 </span>            :    // Chained with mcyclel. Note: mcyclel overflow due to a mcycleh write gets ignored.</a>
<a name="1376"><span class="lineNum">    1376 </span>            : </a>
<a name="1377"><span class="lineNum">    1377 </span>            :    localparam MCYCLEH       = 12'hb80;</a>
<a name="1378"><span class="lineNum">    1378 </span>            :    localparam logic [11:0] CYCLEH  = 12'hc80;</a>
<a name="1379"><span class="lineNum">    1379 </span>            : </a>
<a name="1380"><span class="lineNum">    1380 </span>            :    assign wr_mcycleh_r = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MCYCLEH);</a>
<a name="1381"><span class="lineNum">    1381 </span>            : </a>
<a name="1382"><span class="lineNum">    1382 </span>            :    assign mcycleh_inc[31:0] = mcycleh[31:0] + {31'b0, mcyclel_cout_f};</a>
<a name="1383"><span class="lineNum">    1383 </span>            :    assign mcycleh_ns[31:0]  = wr_mcycleh_r ? dec_csr_wrdata_r[31:0] : mcycleh_inc[31:0];</a>
<a name="1384"><span class="lineNum">    1384 </span>            : </a>
<a name="1385"><span class="lineNum">    1385 </span>            :    rvdffe #(32)  mcycleh_ff (.*, .clk(free_l2clk), .en(wr_mcycleh_r | mcyclel_cout_f), .din(mcycleh_ns[31:0]), .dout(mcycleh[31:0]));</a>
<a name="1386"><span class="lineNum">    1386 </span>            : </a>
<a name="1387"><span class="lineNum">    1387 </span>            :    // ----------------------------------------------------------------------</a>
<a name="1388"><span class="lineNum">    1388 </span>            :    // MINSTRETL (RW)</a>
<a name="1389"><span class="lineNum">    1389 </span>            :    // [31:0] : Lower Instruction retired count</a>
<a name="1390"><span class="lineNum">    1390 </span>            :    // From the spec &quot;Some CSRs, such as the instructions retired counter, instret, may be modified as side effects</a>
<a name="1391"><span class="lineNum">    1391 </span>            :    // of instruction execution. In these cases, if a CSR access instruction reads a CSR, it reads the</a>
<a name="1392"><span class="lineNum">    1392 </span>            :    // value prior to the execution of the instruction. If a CSR access instruction writes a CSR, the</a>
<a name="1393"><span class="lineNum">    1393 </span>            :    // update occurs after the execution of the instruction. In particular, a value written to instret by</a>
<a name="1394"><span class="lineNum">    1394 </span>            :    // one instruction will be the value read by the following instruction (i.e., the increment of instret</a>
<a name="1395"><span class="lineNum">    1395 </span>            :    // caused by the first instruction retiring happens before the write of the new value).&quot;</a>
<a name="1396"><span class="lineNum">    1396 </span>            :    localparam MINSTRETL     = 12'hb02;</a>
<a name="1397"><span class="lineNum">    1397 </span>            :    localparam logic [11:0] INSTRETL  = 12'hc02;</a>
<a name="1398"><span class="lineNum">    1398 </span>            : </a>
<a name="1399"><span class="lineNum">    1399 </span>            :    assign i0_valid_no_ebreak_ecall_r = dec_tlu_i0_valid_r &amp; ~(ebreak_r | ecall_r | ebreak_to_debug_mode_r | illegal_r | mcountinhibit[2]);</a>
<a name="1400"><span class="lineNum">    1400 </span>            : </a>
<a name="1401"><span class="lineNum">    1401 </span>            :    assign wr_minstretl_r = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MINSTRETL);</a>
<a name="1402"><span class="lineNum">    1402 </span>            : </a>
<a name="1403"><span class="lineNum">    1403 </span>            :    assign {minstretl_couta, minstretl_inc[7:0]} = minstretl[7:0] + {7'b0,1'b1};</a>
<a name="1404"><span class="lineNum">    1404 </span>            :    assign {minstretl_cout, minstretl_inc[31:8]} = minstretl[31:8] + {23'b0, minstretl_couta};</a>
<a name="1405"><span class="lineNum">    1405 </span>            : </a>
<a name="1406"><span class="lineNum">    1406 </span>            :    assign minstret_enable = (i0_valid_no_ebreak_ecall_r &amp; tlu_i0_commit_cmt) | wr_minstretl_r;</a>
<a name="1407"><span class="lineNum">    1407 </span>            : </a>
<a name="1408"><span class="lineNum">    1408 </span>            :    assign minstretl_cout_ns = minstretl_cout &amp; ~wr_minstreth_r &amp; i0_valid_no_ebreak_ecall_r &amp; ~dec_tlu_dbg_halted;</a>
<a name="1409"><span class="lineNum">    1409 </span>            : </a>
<a name="1410"><span class="lineNum">    1410 </span>            :    assign minstretl_ns[31:0] = wr_minstretl_r ? dec_csr_wrdata_r[31:0] : minstretl_inc[31:0];</a>
<a name="1411"><span class="lineNum">    1411 </span>            :    rvdffe #(24)  minstretl_bff (.*, .en(wr_minstretl_r | (minstretl_couta &amp; minstret_enable)),</a>
<a name="1412"><span class="lineNum">    1412 </span>            :                                 .din(minstretl_ns[31:8]), .dout(minstretl[31:8]));</a>
<a name="1413"><span class="lineNum">    1413 </span>            :    rvdffe #(8)   minstretl_aff (.*, .en(minstret_enable),</a>
<a name="1414"><span class="lineNum">    1414 </span>            :                                 .din(minstretl_ns[7:0]),  .dout(minstretl[7:0]));</a>
<a name="1415"><span class="lineNum">    1415 </span>            : </a>
<a name="1416"><span class="lineNum">    1416 </span>            : </a>
<a name="1417"><span class="lineNum">    1417 </span>            :    assign minstretl_read[31:0] = minstretl[31:0];</a>
<a name="1418"><span class="lineNum">    1418 </span>            :    // ----------------------------------------------------------------------</a>
<a name="1419"><span class="lineNum">    1419 </span>            :    // MINSTRETH (RW)</a>
<a name="1420"><span class="lineNum">    1420 </span>            :    // [63:32] : Higher Instret count</a>
<a name="1421"><span class="lineNum">    1421 </span>            :    // Chained with minstretl. Note: minstretl overflow due to a minstreth write gets ignored.</a>
<a name="1422"><span class="lineNum">    1422 </span>            : </a>
<a name="1423"><span class="lineNum">    1423 </span>            :    localparam MINSTRETH     = 12'hb82;</a>
<a name="1424"><span class="lineNum">    1424 </span>            :    localparam logic [11:0] INSTRETH  = 12'hc82;</a>
<a name="1425"><span class="lineNum">    1425 </span>            : </a>
<a name="1426"><span class="lineNum">    1426 </span>            :    assign wr_minstreth_r = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MINSTRETH);</a>
<a name="1427"><span class="lineNum">    1427 </span>            : </a>
<a name="1428"><span class="lineNum">    1428 </span>            :    assign minstreth_inc[31:0] = minstreth[31:0] + {31'b0, minstretl_cout_f};</a>
<a name="1429"><span class="lineNum">    1429 </span>            :    assign minstreth_ns[31:0]  = wr_minstreth_r ? dec_csr_wrdata_r[31:0] : minstreth_inc[31:0];</a>
<a name="1430"><span class="lineNum">    1430 </span>            :    rvdffe #(32)  minstreth_ff (.*, .en((minstret_enable_f &amp; minstretl_cout_f) | wr_minstreth_r), .din(minstreth_ns[31:0]), .dout(minstreth[31:0]));</a>
<a name="1431"><span class="lineNum">    1431 </span>            : </a>
<a name="1432"><span class="lineNum">    1432 </span>            :    assign minstreth_read[31:0] = minstreth_inc[31:0];</a>
<a name="1433"><span class="lineNum">    1433 </span>            : </a>
<a name="1434"><span class="lineNum">    1434 </span>            :    // ----------------------------------------------------------------------</a>
<a name="1435"><span class="lineNum">    1435 </span>            :    // MSCRATCH (RW)</a>
<a name="1436"><span class="lineNum">    1436 </span>            :    // [31:0] : Scratch register</a>
<a name="1437"><span class="lineNum">    1437 </span>            :    localparam MSCRATCH      = 12'h340;</a>
<a name="1438"><span class="lineNum">    1438 </span>            : </a>
<a name="1439"><span class="lineNum">    1439 </span>            :    assign wr_mscratch_r = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MSCRATCH);</a>
<a name="1440"><span class="lineNum">    1440 </span>            : </a>
<a name="1441"><span class="lineNum">    1441 </span>            :    rvdffe #(32)  mscratch_ff (.*, .en(wr_mscratch_r), .din(dec_csr_wrdata_r[31:0]), .dout(mscratch[31:0]));</a>
<a name="1442"><span class="lineNum">    1442 </span>            : </a>
<a name="1443"><span class="lineNum">    1443 </span>            :    // ----------------------------------------------------------------------</a>
<a name="1444"><span class="lineNum">    1444 </span>            :    // MEPC (RW)</a>
<a name="1445"><span class="lineNum">    1445 </span>            :    // [31:1] : Exception PC</a>
<a name="1446"><span class="lineNum">    1446 </span>            :    localparam MEPC          = 12'h341;</a>
<a name="1447"><span class="lineNum">    1447 </span>            : </a>
<a name="1448"><span class="lineNum">    1448 </span>            :    // NPC</a>
<a name="1449"><span class="lineNum">    1449 </span>            : </a>
<a name="1450"><span class="lineNum">    1450 </span>            :    assign sel_exu_npc_r = ~dec_tlu_dbg_halted &amp; ~tlu_flush_lower_r_d1 &amp; dec_tlu_i0_valid_r;</a>
<a name="1451"><span class="lineNum">    1451 </span>            :    assign sel_flush_npc_r = ~dec_tlu_dbg_halted &amp; tlu_flush_lower_r_d1 &amp; ~dec_tlu_flush_noredir_r_d1;</a>
<a name="1452"><span class="lineNum">    1452 </span>            :    assign sel_hold_npc_r = ~sel_exu_npc_r &amp; ~sel_flush_npc_r;</a>
<a name="1453"><span class="lineNum">    1453 </span>            : </a>
<a name="1454"><span class="lineNum">    1454 </span>            :    assign npc_r[31:1] =  ( ({31{sel_exu_npc_r}} &amp; exu_npc_r[31:1]) |</a>
<a name="1455"><span class="lineNum">    1455 </span>            :                            ({31{~mpc_reset_run_req &amp; reset_delayed}} &amp; rst_vec[31:1]) | // init to reset vector for mpc halt on reset case</a>
<a name="1456"><span class="lineNum">    1456 </span>            :                            ({31{(sel_flush_npc_r)}} &amp; tlu_flush_path_r_d1[31:1]) |</a>
<a name="1457"><span class="lineNum">    1457 </span>            :                            ({31{(sel_hold_npc_r)}} &amp; npc_r_d1[31:1]) );</a>
<a name="1458"><span class="lineNum">    1458 </span>            : </a>
<a name="1459"><span class="lineNum">    1459 </span>            :    rvdffpcie #(31)  npwbc_ff (.*, .en(sel_exu_npc_r | sel_flush_npc_r | reset_delayed), .din(npc_r[31:1]), .dout(npc_r_d1[31:1]));</a>
<a name="1460"><span class="lineNum">    1460 </span>            : </a>
<a name="1461"><span class="lineNum">    1461 </span>            :    // PC has to be captured for exceptions and interrupts. For MRET, we could execute it and then take an</a>
<a name="1462"><span class="lineNum">    1462 </span>            :    // interrupt before the next instruction.</a>
<a name="1463"><span class="lineNum">    1463 </span>            :    assign pc0_valid_r = ~dec_tlu_dbg_halted &amp; dec_tlu_i0_valid_r;</a>
<a name="1464"><span class="lineNum">    1464 </span>            : </a>
<a name="1465"><span class="lineNum">    1465 </span>            :    assign pc_r[31:1]  = ( ({31{ pc0_valid_r}} &amp; dec_tlu_i0_pc_r[31:1]) |</a>
<a name="1466"><span class="lineNum">    1466 </span>            :                           ({31{~pc0_valid_r}} &amp; pc_r_d1[31:1]));</a>
<a name="1467"><span class="lineNum">    1467 </span>            : </a>
<a name="1468"><span class="lineNum">    1468 </span>            :    rvdffpcie #(31)  pwbc_ff (.*, .en(pc0_valid_r), .din(pc_r[31:1]), .dout(pc_r_d1[31:1]));</a>
<a name="1469"><span class="lineNum">    1469 </span>            : </a>
<a name="1470"><span class="lineNum">    1470 </span>            :    assign wr_mepc_r = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MEPC);</a>
<a name="1471"><span class="lineNum">    1471 </span>            : </a>
<a name="1472"><span class="lineNum">    1472 </span>            :    assign mepc_ns[31:1] = ( ({31{i0_exception_valid_r | lsu_exc_valid_r | mepc_trigger_hit_sel_pc_r}} &amp; pc_r[31:1]) |</a>
<a name="1473"><span class="lineNum">    1473 </span>            :                             ({31{interrupt_valid_r}} &amp; npc_r[31:1]) |</a>
<a name="1474"><span class="lineNum">    1474 </span>            :                             ({31{wr_mepc_r &amp; ~exc_or_int_valid_r}} &amp; dec_csr_wrdata_r[31:1]) |</a>
<a name="1475"><span class="lineNum">    1475 </span>            :                             ({31{~wr_mepc_r &amp; ~exc_or_int_valid_r}} &amp; mepc[31:1]) );</a>
<a name="1476"><span class="lineNum">    1476 </span>            : </a>
<a name="1477"><span class="lineNum">    1477 </span>            : </a>
<a name="1478"><span class="lineNum">    1478 </span>            :    rvdffe #(31)  mepc_ff (.*, .en(i0_exception_valid_r | lsu_exc_valid_r | mepc_trigger_hit_sel_pc_r | interrupt_valid_r | wr_mepc_r), .din(mepc_ns[31:1]), .dout(mepc[31:1]));</a>
<a name="1479"><span class="lineNum">    1479 </span>            : </a>
<a name="1480"><span class="lineNum">    1480 </span>            :    // ----------------------------------------------------------------------</a>
<a name="1481"><span class="lineNum">    1481 </span>            :    // MCAUSE (RW)</a>
<a name="1482"><span class="lineNum">    1482 </span>            :    // [31:0] : Exception Cause</a>
<a name="1483"><span class="lineNum">    1483 </span>            :    localparam MCAUSE        = 12'h342;</a>
<a name="1484"><span class="lineNum">    1484 </span>            : </a>
<a name="1485"><span class="lineNum">    1485 </span>            :    assign wr_mcause_r = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MCAUSE);</a>
<a name="1486"><span class="lineNum">    1486 </span>            :    assign mcause_sel_nmi_store = exc_or_int_valid_r &amp; take_nmi &amp; nmi_lsu_store_type;</a>
<a name="1487"><span class="lineNum">    1487 </span>            :    assign mcause_sel_nmi_load = exc_or_int_valid_r &amp; take_nmi &amp; nmi_lsu_load_type;</a>
<a name="1488"><span class="lineNum">    1488 </span>            :    assign mcause_sel_nmi_ext = exc_or_int_valid_r &amp; take_nmi &amp; take_ext_int_start_d3 &amp; |lsu_fir_error[1:0] &amp; ~nmi_int_detected_f;</a>
<a name="1489"><span class="lineNum">    1489 </span>            :    // FIR value decoder</a>
<a name="1490"><span class="lineNum">    1490 </span>            :    // 0 no error</a>
<a name="1491"><span class="lineNum">    1491 </span>            :    // 1 uncorrectable ecc  =&gt; f000_1000</a>
<a name="1492"><span class="lineNum">    1492 </span>            :    // 2 dccm region access error =&gt; f000_1001</a>
<a name="1493"><span class="lineNum">    1493 </span>            :    // 3 non dccm region access error =&gt; f000_1002</a>
<a name="1494"><span class="lineNum">    1494 </span>            :    assign mcause_fir_error_type[1:0] = {&amp;lsu_fir_error[1:0], lsu_fir_error[1] &amp; ~lsu_fir_error[0]};</a>
<a name="1495"><span class="lineNum">    1495 </span>            : </a>
<a name="1496"><span class="lineNum">    1496 </span>            :    assign mcause_ns[31:0] = ( ({32{mcause_sel_nmi_store}} &amp; {32'hf000_0000}) |</a>
<a name="1497"><span class="lineNum">    1497 </span>            :                               ({32{mcause_sel_nmi_load}} &amp; {32'hf000_0001}) |</a>
<a name="1498"><span class="lineNum">    1498 </span>            :                               ({32{mcause_sel_nmi_ext}} &amp; {28'hf000_100, 2'b0, mcause_fir_error_type[1:0]}) |</a>
<a name="1499"><span class="lineNum">    1499 </span>            :                               ({32{exc_or_int_valid_r &amp; ~take_nmi}} &amp; {interrupt_valid_r, 26'b0, exc_cause_r[4:0]}) |</a>
<a name="1500"><span class="lineNum">    1500 </span>            :                               ({32{wr_mcause_r &amp; ~exc_or_int_valid_r}} &amp; dec_csr_wrdata_r[31:0]) |</a>
<a name="1501"><span class="lineNum">    1501 </span>            :                               ({32{~wr_mcause_r &amp; ~exc_or_int_valid_r}} &amp; mcause[31:0]) );</a>
<a name="1502"><span class="lineNum">    1502 </span>            : </a>
<a name="1503"><span class="lineNum">    1503 </span>            :    rvdffe #(32)  mcause_ff (.*, .en(exc_or_int_valid_r | wr_mcause_r), .din(mcause_ns[31:0]), .dout(mcause[31:0]));</a>
<a name="1504"><span class="lineNum">    1504 </span>            :    // ----------------------------------------------------------------------</a>
<a name="1505"><span class="lineNum">    1505 </span>            :    // MSCAUSE (RW)</a>
<a name="1506"><span class="lineNum">    1506 </span>            :    // [2:0] : Secondary exception Cause</a>
<a name="1507"><span class="lineNum">    1507 </span>            :    localparam MSCAUSE       = 12'h7ff;</a>
<a name="1508"><span class="lineNum">    1508 </span>            : </a>
<a name="1509"><span class="lineNum">    1509 </span>            :    assign wr_mscause_r = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MSCAUSE);</a>
<a name="1510"><span class="lineNum">    1510 </span>            : </a>
<a name="1511"><span class="lineNum">    1511 </span>            :    assign ifu_mscause[3:0]  =  (dec_tlu_packet_r.icaf_type[1:0] == 2'b00) ? 4'b1001 :</a>
<a name="1512"><span class="lineNum">    1512 </span>            :                                {2'b00 , dec_tlu_packet_r.icaf_type[1:0]} ;</a>
<a name="1513"><span class="lineNum">    1513 </span>            : </a>
<a name="1514"><span class="lineNum">    1514 </span>            :    assign mscause_type[3:0] = ( ({4{lsu_i0_exc_r}} &amp; lsu_error_pkt_r.mscause[3:0]) |</a>
<a name="1515"><span class="lineNum">    1515 </span>            :                                 ({4{i0_trigger_hit_r}} &amp; 4'b0001) |</a>
<a name="1516"><span class="lineNum">    1516 </span>            :                                 ({4{ebreak_r}} &amp; 4'b0010) |</a>
<a name="1517"><span class="lineNum">    1517 </span>            :                                 ({4{inst_acc_r}} &amp; ifu_mscause[3:0])</a>
<a name="1518"><span class="lineNum">    1518 </span>            :                                 );</a>
<a name="1519"><span class="lineNum">    1519 </span>            : </a>
<a name="1520"><span class="lineNum">    1520 </span>            :    assign mscause_ns[3:0] = ( ({4{exc_or_int_valid_r}} &amp; mscause_type[3:0]) |</a>
<a name="1521"><span class="lineNum">    1521 </span>            :                               ({4{ wr_mscause_r &amp; ~exc_or_int_valid_r}} &amp; dec_csr_wrdata_r[3:0]) |</a>
<a name="1522"><span class="lineNum">    1522 </span>            :                               ({4{~wr_mscause_r &amp; ~exc_or_int_valid_r}} &amp; mscause[3:0])</a>
<a name="1523"><span class="lineNum">    1523 </span>            :                              );</a>
<a name="1524"><span class="lineNum">    1524 </span>            : </a>
<a name="1525"><span class="lineNum">    1525 </span>            :    rvdff #(4)  mscause_ff (.*, .clk(e4e5_int_clk), .din(mscause_ns[3:0]), .dout(mscause[3:0]));</a>
<a name="1526"><span class="lineNum">    1526 </span>            :    // ----------------------------------------------------------------------</a>
<a name="1527"><span class="lineNum">    1527 </span>            :    // MTVAL (RW)</a>
<a name="1528"><span class="lineNum">    1528 </span>            :    // [31:0] : Exception address if relevant</a>
<a name="1529"><span class="lineNum">    1529 </span>            :    localparam MTVAL         = 12'h343;</a>
<a name="1530"><span class="lineNum">    1530 </span>            : </a>
<a name="1531"><span class="lineNum">    1531 </span>            :    assign wr_mtval_r = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MTVAL);</a>
<a name="1532"><span class="lineNum">    1532 </span>            :    assign mtval_capture_pc_r = exc_or_int_valid_r &amp; (ebreak_r | (inst_acc_r &amp; ~inst_acc_second_r) | mepc_trigger_hit_sel_pc_r) &amp; ~take_nmi;</a>
<a name="1533"><span class="lineNum">    1533 </span>            :    assign mtval_capture_pc_plus2_r = exc_or_int_valid_r &amp; (inst_acc_r &amp; inst_acc_second_r) &amp; ~take_nmi;</a>
<a name="1534"><span class="lineNum">    1534 </span>            :    assign mtval_capture_inst_r = exc_or_int_valid_r &amp; illegal_r &amp; ~take_nmi;</a>
<a name="1535"><span class="lineNum">    1535 </span>            :    assign mtval_capture_lsu_r = exc_or_int_valid_r &amp; lsu_exc_valid_r &amp; ~take_nmi;</a>
<a name="1536"><span class="lineNum">    1536 </span>            :    assign mtval_clear_r = exc_or_int_valid_r &amp; ~mtval_capture_pc_r &amp; ~mtval_capture_inst_r &amp; ~mtval_capture_lsu_r &amp; ~mepc_trigger_hit_sel_pc_r;</a>
<a name="1537"><span class="lineNum">    1537 </span>            : </a>
<a name="1538"><span class="lineNum">    1538 </span>            : </a>
<a name="1539"><span class="lineNum">    1539 </span>            :    assign mtval_ns[31:0] = (({32{mtval_capture_pc_r}} &amp; {pc_r[31:1], 1'b0}) |</a>
<a name="1540"><span class="lineNum">    1540 </span>            :                             ({32{mtval_capture_pc_plus2_r}} &amp; {pc_r[31:1] + 31'b1, 1'b0}) |</a>
<a name="1541"><span class="lineNum">    1541 </span>            :                             ({32{mtval_capture_inst_r}} &amp; dec_illegal_inst[31:0]) |</a>
<a name="1542"><span class="lineNum">    1542 </span>            :                             ({32{mtval_capture_lsu_r}} &amp; lsu_error_pkt_addr_r[31:0]) |</a>
<a name="1543"><span class="lineNum">    1543 </span>            :                             ({32{wr_mtval_r &amp; ~interrupt_valid_r}} &amp; dec_csr_wrdata_r[31:0]) |</a>
<a name="1544"><span class="lineNum">    1544 </span>            :                             ({32{~take_nmi &amp; ~wr_mtval_r &amp; ~mtval_capture_pc_r &amp; ~mtval_capture_inst_r &amp; ~mtval_clear_r &amp; ~mtval_capture_lsu_r}} &amp; mtval[31:0]) );</a>
<a name="1545"><span class="lineNum">    1545 </span>            : </a>
<a name="1546"><span class="lineNum">    1546 </span>            : </a>
<a name="1547"><span class="lineNum">    1547 </span>            :    rvdffe #(32)  mtval_ff (.*, .en(tlu_flush_lower_r | wr_mtval_r), .din(mtval_ns[31:0]), .dout(mtval[31:0]));</a>
<a name="1548"><span class="lineNum">    1548 </span>            : </a>
<a name="1549"><span class="lineNum">    1549 </span>            :    // ----------------------------------------------------------------------</a>
<a name="1550"><span class="lineNum">    1550 </span>            :    // MSECCFG</a>
<a name="1551"><span class="lineNum">    1551 </span>            :    // [31:3] : Reserved, read 0x0</a>
<a name="1552"><span class="lineNum">    1552 </span>            :    // [2]    : RLB</a>
<a name="1553"><span class="lineNum">    1553 </span>            :    // [1]    : MMWP</a>
<a name="1554"><span class="lineNum">    1554 </span>            :    // [0]    : MML</a>
<a name="1555"><span class="lineNum">    1555 </span>            : </a>
<a name="1556"><span class="lineNum">    1556 </span>            : `ifdef RV_USER_MODE</a>
<a name="1557"><span class="lineNum">    1557 </span>            : </a>
<a name="1558"><span class="lineNum">    1558 </span>            :    localparam MSECCFG  = 12'h747;</a>
<a name="1559"><span class="lineNum">    1559 </span>            :    localparam MSECCFGH = 12'h757;</a>
<a name="1560"><span class="lineNum">    1560 </span>            : </a>
<a name="1561"><span class="lineNum">    1561 </span>            :    // Detect if any PMP region is locked regardless of being enabled. This is</a>
<a name="1562"><span class="lineNum">    1562 </span>            :    // necessary for mseccfg.RLB bit write behavior</a>
<a name="1563"><span class="lineNum">    1563 </span><span class="lineNoCov">          0 :    logic [pt.PMP_ENTRIES-1:0] pmp_region_locked;</span></a>
<a name="1564"><span class="lineNum">    1564 </span>            :    for (genvar r = 0; r &lt; pt.PMP_ENTRIES; r++) begin : g_regions</a>
<a name="1565"><span class="lineNum">    1565 </span>            :      assign pmp_region_locked[r] = pmp_pmpcfg[r].lock;</a>
<a name="1566"><span class="lineNum">    1566 </span>            :    end</a>
<a name="1567"><span class="lineNum">    1567 </span>            : </a>
<a name="1568"><span class="lineNum">    1568 </span><span class="lineCov">         10 :    logic  pmp_any_region_locked;</span></a>
<a name="1569"><span class="lineNum">    1569 </span>            :    assign pmp_any_region_locked = |pmp_region_locked;</a>
<a name="1570"><span class="lineNum">    1570 </span>            : </a>
<a name="1571"><span class="lineNum">    1571 </span>            :    // mseccfg</a>
<a name="1572"><span class="lineNum">    1572 </span>            :    assign wr_mseccfg_r = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MSECCFG);</a>
<a name="1573"><span class="lineNum">    1573 </span>            :    rvdffs #(3) mseccfg_ff (.*, .clk(csr_wr_clk), .en(wr_mseccfg_r), .din(mseccfg_ns), .dout(mseccfg));</a>
<a name="1574"><span class="lineNum">    1574 </span>            : </a>
<a name="1575"><span class="lineNum">    1575 </span>            :    assign mseccfg_ns = {</a>
<a name="1576"><span class="lineNum">    1576 </span>            :      pmp_any_region_locked ?</a>
<a name="1577"><span class="lineNum">    1577 </span>            :         (dec_csr_wrdata_r[MSECCFG_RLB] &amp; mseccfg[MSECCFG_RLB]) :  // When any PMP region is locked this bit can only be cleared</a>
<a name="1578"><span class="lineNum">    1578 </span>            :          dec_csr_wrdata_r[MSECCFG_RLB],                           // Otherwise regularly writeable</a>
<a name="1579"><span class="lineNum">    1579 </span>            :      dec_csr_wrdata_r[MSECCFG_MMWP] |  mseccfg[MSECCFG_MMWP],     // Sticky bit, can only be set but not cleared</a>
<a name="1580"><span class="lineNum">    1580 </span>            :      dec_csr_wrdata_r[MSECCFG_MML ] |  mseccfg[MSECCFG_MML ]      // Sticky bit, can only be set but never cleared</a>
<a name="1581"><span class="lineNum">    1581 </span>            :    };</a>
<a name="1582"><span class="lineNum">    1582 </span>            : </a>
<a name="1583"><span class="lineNum">    1583 </span>            : `endif</a>
<a name="1584"><span class="lineNum">    1584 </span>            : </a>
<a name="1585"><span class="lineNum">    1585 </span>            :    // ----------------------------------------------------------------------</a>
<a name="1586"><span class="lineNum">    1586 </span>            :    // MCGC (RW) Clock gating control</a>
<a name="1587"><span class="lineNum">    1587 </span>            :    // [31:10]: Reserved, reads 0x0</a>
<a name="1588"><span class="lineNum">    1588 </span>            :    // [9]    : picio_clk_override</a>
<a name="1589"><span class="lineNum">    1589 </span>            :    // [7]    : dec_clk_override</a>
<a name="1590"><span class="lineNum">    1590 </span>            :    // [6]    : Unused</a>
<a name="1591"><span class="lineNum">    1591 </span>            :    // [5]    : ifu_clk_override</a>
<a name="1592"><span class="lineNum">    1592 </span>            :    // [4]    : lsu_clk_override</a>
<a name="1593"><span class="lineNum">    1593 </span>            :    // [3]    : bus_clk_override</a>
<a name="1594"><span class="lineNum">    1594 </span>            :    // [2]    : pic_clk_override</a>
<a name="1595"><span class="lineNum">    1595 </span>            :    // [1]    : dccm_clk_override</a>
<a name="1596"><span class="lineNum">    1596 </span>            :    // [0]    : icm_clk_override</a>
<a name="1597"><span class="lineNum">    1597 </span>            :    //</a>
<a name="1598"><span class="lineNum">    1598 </span>            :    localparam MCGC          = 12'h7f8;</a>
<a name="1599"><span class="lineNum">    1599 </span>            :    assign wr_mcgc_r = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MCGC);</a>
<a name="1600"><span class="lineNum">    1600 </span>            : </a>
<a name="1601"><span class="lineNum">    1601 </span>            :    assign mcgc_ns[9:0] = wr_mcgc_r ? {~dec_csr_wrdata_r[9], dec_csr_wrdata_r[8:0]} : mcgc_int[9:0];</a>
<a name="1602"><span class="lineNum">    1602 </span>            :    rvdffe #(10)  mcgc_ff (.*, .en(wr_mcgc_r), .din(mcgc_ns[9:0]), .dout(mcgc_int[9:0]));</a>
<a name="1603"><span class="lineNum">    1603 </span>            : </a>
<a name="1604"><span class="lineNum">    1604 </span>            :    assign mcgc[9:0] = {~mcgc_int[9], mcgc_int[8:0]};</a>
<a name="1605"><span class="lineNum">    1605 </span>            : </a>
<a name="1606"><span class="lineNum">    1606 </span>            :    assign dec_tlu_picio_clk_override= mcgc[9];</a>
<a name="1607"><span class="lineNum">    1607 </span>            :    assign dec_tlu_misc_clk_override = mcgc[8];</a>
<a name="1608"><span class="lineNum">    1608 </span>            :    assign dec_tlu_dec_clk_override  = mcgc[7];</a>
<a name="1609"><span class="lineNum">    1609 </span>            :    //sign dec_tlu_exu_clk_override  = mcgc[6];</a>
<a name="1610"><span class="lineNum">    1610 </span>            :    assign dec_tlu_ifu_clk_override  = mcgc[5];</a>
<a name="1611"><span class="lineNum">    1611 </span>            :    assign dec_tlu_lsu_clk_override  = mcgc[4];</a>
<a name="1612"><span class="lineNum">    1612 </span>            :    assign dec_tlu_bus_clk_override  = mcgc[3];</a>
<a name="1613"><span class="lineNum">    1613 </span>            :    assign dec_tlu_pic_clk_override  = mcgc[2];</a>
<a name="1614"><span class="lineNum">    1614 </span>            :    assign dec_tlu_dccm_clk_override = mcgc[1];</a>
<a name="1615"><span class="lineNum">    1615 </span>            :    assign dec_tlu_icm_clk_override  = mcgc[0];</a>
<a name="1616"><span class="lineNum">    1616 </span>            : </a>
<a name="1617"><span class="lineNum">    1617 </span>            :    // ----------------------------------------------------------------------</a>
<a name="1618"><span class="lineNum">    1618 </span>            :    // MFDC (RW) Feature Disable Control</a>
<a name="1619"><span class="lineNum">    1619 </span>            :    // [31:19] : Reserved, reads 0x0</a>
<a name="1620"><span class="lineNum">    1620 </span>            :    // [18:16] : DMA QoS Prty</a>
<a name="1621"><span class="lineNum">    1621 </span>            :    // [15:13] : Reserved, reads 0x0</a>
<a name="1622"><span class="lineNum">    1622 </span>            :    // [12]   : Disable trace</a>
<a name="1623"><span class="lineNum">    1623 </span>            :    // [11]   : Disable external load forwarding</a>
<a name="1624"><span class="lineNum">    1624 </span>            :    // [10]   : Disable dual issue</a>
<a name="1625"><span class="lineNum">    1625 </span>            :    // [9]    : Disable pic multiple ints</a>
<a name="1626"><span class="lineNum">    1626 </span>            :    // [8]    : Disable core ecc</a>
<a name="1627"><span class="lineNum">    1627 </span>            :    // [7]    : Disable secondary alu?s</a>
<a name="1628"><span class="lineNum">    1628 </span>            :    // [6]    : Unused, 0x0</a>
<a name="1629"><span class="lineNum">    1629 </span>            :    // [5]    : Disable non-blocking loads/divides</a>
<a name="1630"><span class="lineNum">    1630 </span>            :    // [4]    : Disable fast divide</a>
<a name="1631"><span class="lineNum">    1631 </span>            :    // [3]    : Disable branch prediction and return stack</a>
<a name="1632"><span class="lineNum">    1632 </span>            :    // [2]    : Disable write buffer coalescing</a>
<a name="1633"><span class="lineNum">    1633 </span>            :    // [1]    : Disable load misses that bypass the write buffer</a>
<a name="1634"><span class="lineNum">    1634 </span>            :    // [0]    : Disable pipelining - Enable single instruction execution</a>
<a name="1635"><span class="lineNum">    1635 </span>            :    //</a>
<a name="1636"><span class="lineNum">    1636 </span>            :    localparam MFDC          = 12'h7f9;</a>
<a name="1637"><span class="lineNum">    1637 </span>            : </a>
<a name="1638"><span class="lineNum">    1638 </span>            :    assign wr_mfdc_r = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MFDC);</a>
<a name="1639"><span class="lineNum">    1639 </span>            : </a>
<a name="1640"><span class="lineNum">    1640 </span>            :    rvdffe #(16)  mfdc_ff (.*, .en(wr_mfdc_r), .din({mfdc_ns[15:0]}), .dout(mfdc_int[15:0]));</a>
<a name="1641"><span class="lineNum">    1641 </span>            : </a>
<a name="1642"><span class="lineNum">    1642 </span>            :    // flip poweron value of bit 6 for AXI build</a>
<a name="1643"><span class="lineNum">    1643 </span>            :    if(pt.BUILD_AXI4==1) begin : axi4</a>
<a name="1644"><span class="lineNum">    1644 </span>            :       // flip poweron valid of bit 12</a>
<a name="1645"><span class="lineNum">    1645 </span>            :          assign mfdc_ns[15:0] = {~dec_csr_wrdata_r[18:16], dec_csr_wrdata_r[12], dec_csr_wrdata_r[11:7], ~dec_csr_wrdata_r[6], dec_csr_wrdata_r[5:0]};</a>
<a name="1646"><span class="lineNum">    1646 </span>            :          assign mfdc[18:0] = {~mfdc_int[15:13], 3'b0, mfdc_int[12], mfdc_int[11:7], ~mfdc_int[6], mfdc_int[5:0]};</a>
<a name="1647"><span class="lineNum">    1647 </span>            :    end</a>
<a name="1648"><span class="lineNum">    1648 </span>            :    else begin</a>
<a name="1649"><span class="lineNum">    1649 </span>            :       // flip poweron valid of bit 12</a>
<a name="1650"><span class="lineNum">    1650 </span>            :          assign mfdc_ns[15:0] = {~dec_csr_wrdata_r[18:16],dec_csr_wrdata_r[12:0]};</a>
<a name="1651"><span class="lineNum">    1651 </span>            :          assign mfdc[18:0] = {~mfdc_int[15:13], 3'b0, mfdc_int[12:0]};</a>
<a name="1652"><span class="lineNum">    1652 </span>            :    end</a>
<a name="1653"><span class="lineNum">    1653 </span>            : </a>
<a name="1654"><span class="lineNum">    1654 </span>            : </a>
<a name="1655"><span class="lineNum">    1655 </span>            :    assign dec_tlu_dma_qos_prty[2:0] = mfdc[18:16];</a>
<a name="1656"><span class="lineNum">    1656 </span>            :    assign dec_tlu_trace_disable = mfdc[12];</a>
<a name="1657"><span class="lineNum">    1657 </span>            :    assign dec_tlu_external_ldfwd_disable = mfdc[11];</a>
<a name="1658"><span class="lineNum">    1658 </span>            :    assign dec_tlu_core_ecc_disable = mfdc[8];</a>
<a name="1659"><span class="lineNum">    1659 </span>            :    assign dec_tlu_sideeffect_posted_disable = mfdc[6];</a>
<a name="1660"><span class="lineNum">    1660 </span>            :    assign dec_tlu_bpred_disable = mfdc[3];</a>
<a name="1661"><span class="lineNum">    1661 </span>            :    assign dec_tlu_wb_coalescing_disable = mfdc[2];</a>
<a name="1662"><span class="lineNum">    1662 </span>            :    assign dec_tlu_pipelining_disable = mfdc[0];</a>
<a name="1663"><span class="lineNum">    1663 </span>            : </a>
<a name="1664"><span class="lineNum">    1664 </span>            :    // ----------------------------------------------------------------------</a>
<a name="1665"><span class="lineNum">    1665 </span>            :    // MCPC (RW) Pause counter</a>
<a name="1666"><span class="lineNum">    1666 </span>            :    // [31:0] : Reads 0x0, decs in the wb register in decode_ctl</a>
<a name="1667"><span class="lineNum">    1667 </span>            : </a>
<a name="1668"><span class="lineNum">    1668 </span>            :    assign dec_tlu_wr_pause_r = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MCPC) &amp; ~interrupt_valid_r &amp; ~take_ext_int_start;</a>
<a name="1669"><span class="lineNum">    1669 </span>            : </a>
<a name="1670"><span class="lineNum">    1670 </span>            :    // ----------------------------------------------------------------------</a>
<a name="1671"><span class="lineNum">    1671 </span>            :    // MRAC (RW)</a>
<a name="1672"><span class="lineNum">    1672 </span>            :    // [31:0] : Region Access Control Register, 16 regions, {side_effect, cachable} pairs</a>
<a name="1673"><span class="lineNum">    1673 </span>            :    localparam MRAC          = 12'h7c0;</a>
<a name="1674"><span class="lineNum">    1674 </span>            : </a>
<a name="1675"><span class="lineNum">    1675 </span>            :    assign wr_mrac_r = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MRAC);</a>
<a name="1676"><span class="lineNum">    1676 </span>            : </a>
<a name="1677"><span class="lineNum">    1677 </span>            :    // prevent pairs of 0x11, side_effect and cacheable</a>
<a name="1678"><span class="lineNum">    1678 </span>            :    assign mrac_in[31:0] = {dec_csr_wrdata_r[31], dec_csr_wrdata_r[30] &amp; ~dec_csr_wrdata_r[31],</a>
<a name="1679"><span class="lineNum">    1679 </span>            :                            dec_csr_wrdata_r[29], dec_csr_wrdata_r[28] &amp; ~dec_csr_wrdata_r[29],</a>
<a name="1680"><span class="lineNum">    1680 </span>            :                            dec_csr_wrdata_r[27], dec_csr_wrdata_r[26] &amp; ~dec_csr_wrdata_r[27],</a>
<a name="1681"><span class="lineNum">    1681 </span>            :                            dec_csr_wrdata_r[25], dec_csr_wrdata_r[24] &amp; ~dec_csr_wrdata_r[25],</a>
<a name="1682"><span class="lineNum">    1682 </span>            :                            dec_csr_wrdata_r[23], dec_csr_wrdata_r[22] &amp; ~dec_csr_wrdata_r[23],</a>
<a name="1683"><span class="lineNum">    1683 </span>            :                            dec_csr_wrdata_r[21], dec_csr_wrdata_r[20] &amp; ~dec_csr_wrdata_r[21],</a>
<a name="1684"><span class="lineNum">    1684 </span>            :                            dec_csr_wrdata_r[19], dec_csr_wrdata_r[18] &amp; ~dec_csr_wrdata_r[19],</a>
<a name="1685"><span class="lineNum">    1685 </span>            :                            dec_csr_wrdata_r[17], dec_csr_wrdata_r[16] &amp; ~dec_csr_wrdata_r[17],</a>
<a name="1686"><span class="lineNum">    1686 </span>            :                            dec_csr_wrdata_r[15], dec_csr_wrdata_r[14] &amp; ~dec_csr_wrdata_r[15],</a>
<a name="1687"><span class="lineNum">    1687 </span>            :                            dec_csr_wrdata_r[13], dec_csr_wrdata_r[12] &amp; ~dec_csr_wrdata_r[13],</a>
<a name="1688"><span class="lineNum">    1688 </span>            :                            dec_csr_wrdata_r[11], dec_csr_wrdata_r[10] &amp; ~dec_csr_wrdata_r[11],</a>
<a name="1689"><span class="lineNum">    1689 </span>            :                            dec_csr_wrdata_r[9], dec_csr_wrdata_r[8] &amp; ~dec_csr_wrdata_r[9],</a>
<a name="1690"><span class="lineNum">    1690 </span>            :                            dec_csr_wrdata_r[7], dec_csr_wrdata_r[6] &amp; ~dec_csr_wrdata_r[7],</a>
<a name="1691"><span class="lineNum">    1691 </span>            :                            dec_csr_wrdata_r[5], dec_csr_wrdata_r[4] &amp; ~dec_csr_wrdata_r[5],</a>
<a name="1692"><span class="lineNum">    1692 </span>            :                            dec_csr_wrdata_r[3], dec_csr_wrdata_r[2] &amp; ~dec_csr_wrdata_r[3],</a>
<a name="1693"><span class="lineNum">    1693 </span>            :                            dec_csr_wrdata_r[1], dec_csr_wrdata_r[0] &amp; ~dec_csr_wrdata_r[1]};</a>
<a name="1694"><span class="lineNum">    1694 </span>            : </a>
<a name="1695"><span class="lineNum">    1695 </span>            :    rvdffe #(32)  mrac_ff (.*, .en(wr_mrac_r), .din(mrac_in[31:0]), .dout(mrac[31:0]));</a>
<a name="1696"><span class="lineNum">    1696 </span>            : </a>
<a name="1697"><span class="lineNum">    1697 </span>            :    // drive to LSU/IFU</a>
<a name="1698"><span class="lineNum">    1698 </span>            :    assign dec_tlu_mrac_ff[31:0] = mrac[31:0];</a>
<a name="1699"><span class="lineNum">    1699 </span>            : </a>
<a name="1700"><span class="lineNum">    1700 </span>            :    // ----------------------------------------------------------------------</a>
<a name="1701"><span class="lineNum">    1701 </span>            :    // MDEAU (WAR0)</a>
<a name="1702"><span class="lineNum">    1702 </span>            :    // [31:0] : Dbus Error Address Unlock register</a>
<a name="1703"><span class="lineNum">    1703 </span>            :    //</a>
<a name="1704"><span class="lineNum">    1704 </span>            :    localparam MDEAU         = 12'hbc0;</a>
<a name="1705"><span class="lineNum">    1705 </span>            : </a>
<a name="1706"><span class="lineNum">    1706 </span>            :    assign wr_mdeau_r = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MDEAU);</a>
<a name="1707"><span class="lineNum">    1707 </span>            : </a>
<a name="1708"><span class="lineNum">    1708 </span>            : </a>
<a name="1709"><span class="lineNum">    1709 </span>            :    // ----------------------------------------------------------------------</a>
<a name="1710"><span class="lineNum">    1710 </span>            :    // MDSEAC (R)</a>
<a name="1711"><span class="lineNum">    1711 </span>            :    // [31:0] : Dbus Store Error Address Capture register</a>
<a name="1712"><span class="lineNum">    1712 </span>            :    //</a>
<a name="1713"><span class="lineNum">    1713 </span>            :    localparam MDSEAC        = 12'hfc0;</a>
<a name="1714"><span class="lineNum">    1714 </span>            : </a>
<a name="1715"><span class="lineNum">    1715 </span>            :    // only capture error bus if the MDSEAC reg is not locked</a>
<a name="1716"><span class="lineNum">    1716 </span>            :    assign mdseac_locked_ns = mdseac_en | (mdseac_locked_f &amp; ~wr_mdeau_r);</a>
<a name="1717"><span class="lineNum">    1717 </span>            : </a>
<a name="1718"><span class="lineNum">    1718 </span>            :    assign mdseac_en = (lsu_imprecise_error_store_any | lsu_imprecise_error_load_any) &amp; ~nmi_int_detected_f &amp; ~mdseac_locked_f;</a>
<a name="1719"><span class="lineNum">    1719 </span>            : </a>
<a name="1720"><span class="lineNum">    1720 </span>            :    rvdffe #(32)  mdseac_ff (.*, .en(mdseac_en), .din(lsu_imprecise_error_addr_any[31:0]), .dout(mdseac[31:0]));</a>
<a name="1721"><span class="lineNum">    1721 </span>            : </a>
<a name="1722"><span class="lineNum">    1722 </span>            :    // ----------------------------------------------------------------------</a>
<a name="1723"><span class="lineNum">    1723 </span>            :    // MPMC (R0W1)</a>
<a name="1724"><span class="lineNum">    1724 </span>            :    // [0] : FW halt</a>
<a name="1725"><span class="lineNum">    1725 </span>            :    // [1] : Set MSTATUS[MIE] on halt</a>
<a name="1726"><span class="lineNum">    1726 </span>            : </a>
<a name="1727"><span class="lineNum">    1727 </span>            :    localparam MPMC          = 12'h7c6;</a>
<a name="1728"><span class="lineNum">    1728 </span>            : </a>
<a name="1729"><span class="lineNum">    1729 </span>            :    assign wr_mpmc_r = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MPMC);</a>
<a name="1730"><span class="lineNum">    1730 </span>            : </a>
<a name="1731"><span class="lineNum">    1731 </span>            :    // allow the cycle of the dbg halt flush that contains the wr_mpmc_r to</a>
<a name="1732"><span class="lineNum">    1732 </span>            :    // set the mstatus bit potentially, use delayed version of internal dbg halt.</a>
<a name="1733"><span class="lineNum">    1733 </span>            :    assign fw_halt_req = wr_mpmc_r &amp; dec_csr_wrdata_r[0] &amp; ~internal_dbg_halt_mode_f2 &amp; ~ext_int_freeze_d1;</a>
<a name="1734"><span class="lineNum">    1734 </span>            : </a>
<a name="1735"><span class="lineNum">    1735 </span>            :    assign fw_halted_ns = (fw_halt_req | fw_halted) &amp; ~set_mie_pmu_fw_halt;</a>
<a name="1736"><span class="lineNum">    1736 </span>            :    assign mpmc_b_ns[1] = wr_mpmc_r ? ~dec_csr_wrdata_r[1] : ~mpmc[1];</a>
<a name="1737"><span class="lineNum">    1737 </span>            :    rvdff #(1)  mpmc_ff (.*, .clk(csr_wr_clk), .din(mpmc_b_ns[1]), .dout(mpmc_b[1]));</a>
<a name="1738"><span class="lineNum">    1738 </span>            :    assign mpmc[1] = ~mpmc_b[1];</a>
<a name="1739"><span class="lineNum">    1739 </span>            : </a>
<a name="1740"><span class="lineNum">    1740 </span>            :    // ----------------------------------------------------------------------</a>
<a name="1741"><span class="lineNum">    1741 </span>            :    // MICECT (I-Cache error counter/threshold)</a>
<a name="1742"><span class="lineNum">    1742 </span>            :    // [31:27] : Icache parity error threshold</a>
<a name="1743"><span class="lineNum">    1743 </span>            :    // [26:0]  : Icache parity error count</a>
<a name="1744"><span class="lineNum">    1744 </span>            :    localparam MICECT        = 12'h7f0;</a>
<a name="1745"><span class="lineNum">    1745 </span>            : </a>
<a name="1746"><span class="lineNum">    1746 </span>            :    assign csr_sat[31:27] = (dec_csr_wrdata_r[31:27] &gt; 5'd26) ? 5'd26 : dec_csr_wrdata_r[31:27];</a>
<a name="1747"><span class="lineNum">    1747 </span>            : </a>
<a name="1748"><span class="lineNum">    1748 </span>            :    assign wr_micect_r = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MICECT);</a>
<a name="1749"><span class="lineNum">    1749 </span>            :    assign micect_inc[26:0] = micect[26:0] + {26'b0, ic_perr_r};</a>
<a name="1750"><span class="lineNum">    1750 </span>            :    assign micect_ns =  wr_micect_r ? {csr_sat[31:27], dec_csr_wrdata_r[26:0]} : {micect[31:27], micect_inc[26:0]};</a>
<a name="1751"><span class="lineNum">    1751 </span>            : </a>
<a name="1752"><span class="lineNum">    1752 </span>            :    rvdffe #(32)  micect_ff (.*, .en(wr_micect_r | ic_perr_r), .din(micect_ns[31:0]), .dout(micect[31:0]));</a>
<a name="1753"><span class="lineNum">    1753 </span>            : </a>
<a name="1754"><span class="lineNum">    1754 </span>            :    assign mice_ce_req = |({32'hffffffff &lt;&lt; micect[31:27]} &amp; {5'b0, micect[26:0]});</a>
<a name="1755"><span class="lineNum">    1755 </span>            : </a>
<a name="1756"><span class="lineNum">    1756 </span>            :    // ----------------------------------------------------------------------</a>
<a name="1757"><span class="lineNum">    1757 </span>            :    // MICCMECT (ICCM error counter/threshold)</a>
<a name="1758"><span class="lineNum">    1758 </span>            :    // [31:27] : ICCM parity error threshold</a>
<a name="1759"><span class="lineNum">    1759 </span>            :    // [26:0]  : ICCM parity error count</a>
<a name="1760"><span class="lineNum">    1760 </span>            :    localparam MICCMECT      = 12'h7f1;</a>
<a name="1761"><span class="lineNum">    1761 </span>            : </a>
<a name="1762"><span class="lineNum">    1762 </span>            :    assign wr_miccmect_r     = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MICCMECT);</a>
<a name="1763"><span class="lineNum">    1763 </span>            :    assign miccmect_inc[26:0] = miccmect[26:0] + {26'b0, iccm_sbecc_r | iccm_dma_sb_error};</a>
<a name="1764"><span class="lineNum">    1764 </span>            :    assign miccmect_ns        = wr_miccmect_r ? {csr_sat[31:27], dec_csr_wrdata_r[26:0]} : {miccmect[31:27], miccmect_inc[26:0]};</a>
<a name="1765"><span class="lineNum">    1765 </span>            : </a>
<a name="1766"><span class="lineNum">    1766 </span>            :    rvdffe #(32)  miccmect_ff (.*, .clk(free_l2clk), .en(wr_miccmect_r | iccm_sbecc_r | iccm_dma_sb_error), .din(miccmect_ns[31:0]), .dout(miccmect[31:0]));</a>
<a name="1767"><span class="lineNum">    1767 </span>            : </a>
<a name="1768"><span class="lineNum">    1768 </span>            :    assign miccme_ce_req = |({32'hffffffff &lt;&lt; miccmect[31:27]} &amp; {5'b0, miccmect[26:0]});</a>
<a name="1769"><span class="lineNum">    1769 </span>            : </a>
<a name="1770"><span class="lineNum">    1770 </span>            :    // ----------------------------------------------------------------------</a>
<a name="1771"><span class="lineNum">    1771 </span>            :    // MDCCMECT (DCCM error counter/threshold)</a>
<a name="1772"><span class="lineNum">    1772 </span>            :    // [31:27] : DCCM parity error threshold</a>
<a name="1773"><span class="lineNum">    1773 </span>            :    // [26:0]  : DCCM parity error count</a>
<a name="1774"><span class="lineNum">    1774 </span>            :    localparam MDCCMECT      = 12'h7f2;</a>
<a name="1775"><span class="lineNum">    1775 </span>            : </a>
<a name="1776"><span class="lineNum">    1776 </span>            :    assign wr_mdccmect_r     = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MDCCMECT);</a>
<a name="1777"><span class="lineNum">    1777 </span>            :    assign mdccmect_inc[26:0] = mdccmect[26:0] + {26'b0, lsu_single_ecc_error_r_d1};</a>
<a name="1778"><span class="lineNum">    1778 </span>            :    assign mdccmect_ns        = wr_mdccmect_r ? {csr_sat[31:27], dec_csr_wrdata_r[26:0]} : {mdccmect[31:27], mdccmect_inc[26:0]};</a>
<a name="1779"><span class="lineNum">    1779 </span>            : </a>
<a name="1780"><span class="lineNum">    1780 </span>            :    rvdffe #(32)  mdccmect_ff (.*, .clk(free_l2clk), .en(wr_mdccmect_r | lsu_single_ecc_error_r_d1), .din(mdccmect_ns[31:0]), .dout(mdccmect[31:0]));</a>
<a name="1781"><span class="lineNum">    1781 </span>            : </a>
<a name="1782"><span class="lineNum">    1782 </span>            :    assign mdccme_ce_req = |({32'hffffffff &lt;&lt; mdccmect[31:27]} &amp; {5'b0, mdccmect[26:0]});</a>
<a name="1783"><span class="lineNum">    1783 </span>            : </a>
<a name="1784"><span class="lineNum">    1784 </span>            : </a>
<a name="1785"><span class="lineNum">    1785 </span>            :    // ----------------------------------------------------------------------</a>
<a name="1786"><span class="lineNum">    1786 </span>            :    // MFDHT (Force Debug Halt Threshold)</a>
<a name="1787"><span class="lineNum">    1787 </span>            :    // [5:1] : Halt timeout threshold (power of 2)</a>
<a name="1788"><span class="lineNum">    1788 </span>            :    //   [0] : Halt timeout enabled</a>
<a name="1789"><span class="lineNum">    1789 </span>            :    localparam MFDHT         = 12'h7ce;</a>
<a name="1790"><span class="lineNum">    1790 </span>            : </a>
<a name="1791"><span class="lineNum">    1791 </span>            :    assign wr_mfdht_r = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MFDHT);</a>
<a name="1792"><span class="lineNum">    1792 </span>            : </a>
<a name="1793"><span class="lineNum">    1793 </span>            :    assign mfdht_ns[5:0] = wr_mfdht_r ? dec_csr_wrdata_r[5:0] : mfdht[5:0];</a>
<a name="1794"><span class="lineNum">    1794 </span>            : </a>
<a name="1795"><span class="lineNum">    1795 </span>            :    rvdffs #(6)  mfdht_ff (.*, .clk(csr_wr_clk), .en(wr_mfdht_r), .din(mfdht_ns[5:0]), .dout(mfdht[5:0]));</a>
<a name="1796"><span class="lineNum">    1796 </span>            : </a>
<a name="1797"><span class="lineNum">    1797 </span>            :     // ----------------------------------------------------------------------</a>
<a name="1798"><span class="lineNum">    1798 </span>            :    // MFDHS(RW)</a>
<a name="1799"><span class="lineNum">    1799 </span>            :    // [1] : LSU operation pending when debug halt threshold reached</a>
<a name="1800"><span class="lineNum">    1800 </span>            :    // [0] : IFU operation pending when debug halt threshold reached</a>
<a name="1801"><span class="lineNum">    1801 </span>            : </a>
<a name="1802"><span class="lineNum">    1802 </span>            :    localparam MFDHS         = 12'h7cf;</a>
<a name="1803"><span class="lineNum">    1803 </span>            : </a>
<a name="1804"><span class="lineNum">    1804 </span>            :    assign wr_mfdhs_r = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MFDHS);</a>
<a name="1805"><span class="lineNum">    1805 </span>            : </a>
<a name="1806"><span class="lineNum">    1806 </span>            :    assign mfdhs_ns[1:0] = wr_mfdhs_r ? dec_csr_wrdata_r[1:0] : ((dbg_tlu_halted &amp; ~dbg_tlu_halted_f) ? {~lsu_idle_any_f, ~ifu_miss_state_idle_f} : mfdhs[1:0]);</a>
<a name="1807"><span class="lineNum">    1807 </span>            : </a>
<a name="1808"><span class="lineNum">    1808 </span>            :    rvdffs #(2)  mfdhs_ff (.*, .clk(free_clk), .en(wr_mfdhs_r | dbg_tlu_halted), .din(mfdhs_ns[1:0]), .dout(mfdhs[1:0]));</a>
<a name="1809"><span class="lineNum">    1809 </span>            : </a>
<a name="1810"><span class="lineNum">    1810 </span>            :    assign force_halt_ctr[31:0] = debug_halt_req_f ? (force_halt_ctr_f[31:0] + 32'b1) : (dbg_tlu_halted_f ? 32'b0 : force_halt_ctr_f[31:0]);</a>
<a name="1811"><span class="lineNum">    1811 </span>            : </a>
<a name="1812"><span class="lineNum">    1812 </span>            :    rvdffe #(32)  forcehaltctr_ff (.*, .en(mfdht[0]), .din(force_halt_ctr[31:0]), .dout(force_halt_ctr_f[31:0]));</a>
<a name="1813"><span class="lineNum">    1813 </span>            : </a>
<a name="1814"><span class="lineNum">    1814 </span>            :    assign force_halt = mfdht[0] &amp; |(force_halt_ctr_f[31:0] &amp; (32'hffffffff &lt;&lt; mfdht[5:1]));</a>
<a name="1815"><span class="lineNum">    1815 </span>            : </a>
<a name="1816"><span class="lineNum">    1816 </span>            : </a>
<a name="1817"><span class="lineNum">    1817 </span>            :    // ----------------------------------------------------------------------</a>
<a name="1818"><span class="lineNum">    1818 </span>            :    // MEIVT (External Interrupt Vector Table (R/W))</a>
<a name="1819"><span class="lineNum">    1819 </span>            :    // [31:10]: Base address (R/W)</a>
<a name="1820"><span class="lineNum">    1820 </span>            :    // [9:0]  : Reserved, reads 0x0</a>
<a name="1821"><span class="lineNum">    1821 </span>            :    localparam MEIVT         = 12'hbc8;</a>
<a name="1822"><span class="lineNum">    1822 </span>            : </a>
<a name="1823"><span class="lineNum">    1823 </span>            :    assign wr_meivt_r = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MEIVT);</a>
<a name="1824"><span class="lineNum">    1824 </span>            : </a>
<a name="1825"><span class="lineNum">    1825 </span>            :    rvdffe #(22)  meivt_ff (.*, .en(wr_meivt_r), .din(dec_csr_wrdata_r[31:10]), .dout(meivt[31:10]));</a>
<a name="1826"><span class="lineNum">    1826 </span>            : </a>
<a name="1827"><span class="lineNum">    1827 </span>            : </a>
<a name="1828"><span class="lineNum">    1828 </span>            :    // ----------------------------------------------------------------------</a>
<a name="1829"><span class="lineNum">    1829 </span>            :    // MEIHAP (External Interrupt Handler Access Pointer (R))</a>
<a name="1830"><span class="lineNum">    1830 </span>            :    // [31:10]: Base address (R/W)</a>
<a name="1831"><span class="lineNum">    1831 </span>            :    // [9:2]  : ClaimID (R)</a>
<a name="1832"><span class="lineNum">    1832 </span>            :    // [1:0]  : Reserved, 0x0</a>
<a name="1833"><span class="lineNum">    1833 </span>            :    localparam MEIHAP        = 12'hfc8;</a>
<a name="1834"><span class="lineNum">    1834 </span>            : </a>
<a name="1835"><span class="lineNum">    1835 </span>            :    assign wr_meihap_r = wr_meicpct_r;</a>
<a name="1836"><span class="lineNum">    1836 </span>            : </a>
<a name="1837"><span class="lineNum">    1837 </span>            :    rvdffe #(8)  meihap_ff (.*, .en(wr_meihap_r), .din(pic_claimid[7:0]), .dout(meihap[9:2]));</a>
<a name="1838"><span class="lineNum">    1838 </span>            : </a>
<a name="1839"><span class="lineNum">    1839 </span>            :    assign dec_tlu_meihap[31:2] = {meivt[31:10], meihap[9:2]};</a>
<a name="1840"><span class="lineNum">    1840 </span>            :    // ----------------------------------------------------------------------</a>
<a name="1841"><span class="lineNum">    1841 </span>            :    // MEICURPL (R/W)</a>
<a name="1842"><span class="lineNum">    1842 </span>            :    // [31:4] : Reserved (read 0x0)</a>
<a name="1843"><span class="lineNum">    1843 </span>            :    // [3:0]  : CURRPRI - Priority level of current interrupt service routine (R/W)</a>
<a name="1844"><span class="lineNum">    1844 </span>            :    localparam MEICURPL      = 12'hbcc;</a>
<a name="1845"><span class="lineNum">    1845 </span>            : </a>
<a name="1846"><span class="lineNum">    1846 </span>            :    assign wr_meicurpl_r = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MEICURPL);</a>
<a name="1847"><span class="lineNum">    1847 </span>            :    assign meicurpl_ns[3:0] = wr_meicurpl_r ? dec_csr_wrdata_r[3:0] : meicurpl[3:0];</a>
<a name="1848"><span class="lineNum">    1848 </span>            : </a>
<a name="1849"><span class="lineNum">    1849 </span>            :    rvdff #(4)  meicurpl_ff (.*, .clk(csr_wr_clk), .din(meicurpl_ns[3:0]), .dout(meicurpl[3:0]));</a>
<a name="1850"><span class="lineNum">    1850 </span>            : </a>
<a name="1851"><span class="lineNum">    1851 </span>            :    // PIC needs this reg</a>
<a name="1852"><span class="lineNum">    1852 </span>            :    assign dec_tlu_meicurpl[3:0] = meicurpl[3:0];</a>
<a name="1853"><span class="lineNum">    1853 </span>            : </a>
<a name="1854"><span class="lineNum">    1854 </span>            : </a>
<a name="1855"><span class="lineNum">    1855 </span>            :    // ----------------------------------------------------------------------</a>
<a name="1856"><span class="lineNum">    1856 </span>            :    // MEICIDPL (R/W)</a>
<a name="1857"><span class="lineNum">    1857 </span>            :    // [31:4] : Reserved (read 0x0)</a>
<a name="1858"><span class="lineNum">    1858 </span>            :    // [3:0]  : External Interrupt Claim ID's Priority Level Register</a>
<a name="1859"><span class="lineNum">    1859 </span>            :    localparam MEICIDPL      = 12'hbcb;</a>
<a name="1860"><span class="lineNum">    1860 </span>            : </a>
<a name="1861"><span class="lineNum">    1861 </span>            :    assign wr_meicidpl_r = (dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MEICIDPL)) | take_ext_int_start;</a>
<a name="1862"><span class="lineNum">    1862 </span>            : </a>
<a name="1863"><span class="lineNum">    1863 </span>            :    assign meicidpl_ns[3:0] = wr_meicpct_r ? pic_pl[3:0] : (wr_meicidpl_r ? dec_csr_wrdata_r[3:0] : meicidpl[3:0]);</a>
<a name="1864"><span class="lineNum">    1864 </span>            : </a>
<a name="1865"><span class="lineNum">    1865 </span>            : </a>
<a name="1866"><span class="lineNum">    1866 </span>            :    // ----------------------------------------------------------------------</a>
<a name="1867"><span class="lineNum">    1867 </span>            :    // MEICPCT (Capture CLAIMID in MEIHAP and PL in MEICIDPL</a>
<a name="1868"><span class="lineNum">    1868 </span>            :    // [31:1] : Reserved (read 0x0)</a>
<a name="1869"><span class="lineNum">    1869 </span>            :    // [0]    : Capture (W1, Read 0)</a>
<a name="1870"><span class="lineNum">    1870 </span>            :    localparam MEICPCT       = 12'hbca;</a>
<a name="1871"><span class="lineNum">    1871 </span>            : </a>
<a name="1872"><span class="lineNum">    1872 </span>            :    assign wr_meicpct_r = (dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MEICPCT)) | take_ext_int_start;</a>
<a name="1873"><span class="lineNum">    1873 </span>            : </a>
<a name="1874"><span class="lineNum">    1874 </span>            :    // ----------------------------------------------------------------------</a>
<a name="1875"><span class="lineNum">    1875 </span>            :    // MEIPT (External Interrupt Priority Threshold)</a>
<a name="1876"><span class="lineNum">    1876 </span>            :    // [31:4] : Reserved (read 0x0)</a>
<a name="1877"><span class="lineNum">    1877 </span>            :    // [3:0]  : PRITHRESH</a>
<a name="1878"><span class="lineNum">    1878 </span>            :    localparam MEIPT         = 12'hbc9;</a>
<a name="1879"><span class="lineNum">    1879 </span>            : </a>
<a name="1880"><span class="lineNum">    1880 </span>            :    assign wr_meipt_r = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MEIPT);</a>
<a name="1881"><span class="lineNum">    1881 </span>            :    assign meipt_ns[3:0] = wr_meipt_r ? dec_csr_wrdata_r[3:0] : meipt[3:0];</a>
<a name="1882"><span class="lineNum">    1882 </span>            : </a>
<a name="1883"><span class="lineNum">    1883 </span>            :    rvdff #(4)  meipt_ff (.*, .clk(csr_wr_clk), .din(meipt_ns[3:0]), .dout(meipt[3:0]));</a>
<a name="1884"><span class="lineNum">    1884 </span>            : </a>
<a name="1885"><span class="lineNum">    1885 </span>            :    // to PIC</a>
<a name="1886"><span class="lineNum">    1886 </span>            :    assign dec_tlu_meipt[3:0] = meipt[3:0];</a>
<a name="1887"><span class="lineNum">    1887 </span>            :    // ----------------------------------------------------------------------</a>
<a name="1888"><span class="lineNum">    1888 </span>            :    // DCSR (R/W) (Only accessible in debug mode)</a>
<a name="1889"><span class="lineNum">    1889 </span>            :    // [31:28] : xdebugver (hard coded to 0x4) RO</a>
<a name="1890"><span class="lineNum">    1890 </span>            :    // [27:16] : 0x0, reserved</a>
<a name="1891"><span class="lineNum">    1891 </span>            :    // [15]    : ebreakm</a>
<a name="1892"><span class="lineNum">    1892 </span>            :    // [14]    : 0x0, reserved</a>
<a name="1893"><span class="lineNum">    1893 </span>            :    // [13]    : ebreaks (0x0 for this core)</a>
<a name="1894"><span class="lineNum">    1894 </span>            :    // [12]    : ebreaku (0x0 for this core)</a>
<a name="1895"><span class="lineNum">    1895 </span>            :    // [11]    : stepie</a>
<a name="1896"><span class="lineNum">    1896 </span>            :    // [10]    : stopcount</a>
<a name="1897"><span class="lineNum">    1897 </span>            :    // [9]     : 0x0 //stoptime</a>
<a name="1898"><span class="lineNum">    1898 </span>            :    // [8:6]   : cause (RO)</a>
<a name="1899"><span class="lineNum">    1899 </span>            :    // [5:4]   : 0x0, reserved</a>
<a name="1900"><span class="lineNum">    1900 </span>            :    // [3]     : nmip</a>
<a name="1901"><span class="lineNum">    1901 </span>            :    // [2]     : step</a>
<a name="1902"><span class="lineNum">    1902 </span>            :    // [1:0]   : prv (0x3 for this core)</a>
<a name="1903"><span class="lineNum">    1903 </span>            :    //</a>
<a name="1904"><span class="lineNum">    1904 </span>            :    localparam DCSR          = 12'h7b0;</a>
<a name="1905"><span class="lineNum">    1905 </span>            : </a>
<a name="1906"><span class="lineNum">    1906 </span>            :    // RV has clarified that 'priority 4' in the spec means top priority.</a>
<a name="1907"><span class="lineNum">    1907 </span>            :    // 4. single step. 3. Debugger request. 2. Ebreak. 1. Trigger.</a>
<a name="1908"><span class="lineNum">    1908 </span>            : </a>
<a name="1909"><span class="lineNum">    1909 </span>            :    // RV debug spec indicates a cause priority change for trigger hits during single step.</a>
<a name="1910"><span class="lineNum">    1910 </span>            :    assign trigger_hit_for_dscr_cause_r_d1 = trigger_hit_dmode_r_d1 | (trigger_hit_r_d1 &amp; dcsr_single_step_done_f);</a>
<a name="1911"><span class="lineNum">    1911 </span>            : </a>
<a name="1912"><span class="lineNum">    1912 </span>            :    assign dcsr_cause[8:6] = ( ({3{dcsr_single_step_done_f &amp; ~ebreak_to_debug_mode_r_d1 &amp; ~trigger_hit_for_dscr_cause_r_d1 &amp; ~debug_halt_req}} &amp; 3'b100) |</a>
<a name="1913"><span class="lineNum">    1913 </span>            :                               ({3{debug_halt_req &amp; ~ebreak_to_debug_mode_r_d1 &amp; ~trigger_hit_for_dscr_cause_r_d1}} &amp;  3'b011) |</a>
<a name="1914"><span class="lineNum">    1914 </span>            :                               ({3{ebreak_to_debug_mode_r_d1 &amp; ~trigger_hit_for_dscr_cause_r_d1}} &amp;  3'b001) |</a>
<a name="1915"><span class="lineNum">    1915 </span>            :                               ({3{trigger_hit_for_dscr_cause_r_d1}} &amp; 3'b010));</a>
<a name="1916"><span class="lineNum">    1916 </span>            : </a>
<a name="1917"><span class="lineNum">    1917 </span>            :    assign wr_dcsr_r = allow_dbg_halt_csr_write &amp; dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == DCSR);</a>
<a name="1918"><span class="lineNum">    1918 </span>            : </a>
<a name="1919"><span class="lineNum">    1919 </span>            : </a>
<a name="1920"><span class="lineNum">    1920 </span>            : </a>
<a name="1921"><span class="lineNum">    1921 </span>            :   // Multiple halt enter requests can happen before we are halted.</a>
<a name="1922"><span class="lineNum">    1922 </span>            :   // We have to continue to upgrade based on dcsr_cause priority but we can't downgrade.</a>
<a name="1923"><span class="lineNum">    1923 </span>            :    assign dcsr_cause_upgradeable = internal_dbg_halt_mode_f &amp; (dcsr[8:6] == 3'b011);</a>
<a name="1924"><span class="lineNum">    1924 </span>            :    assign enter_debug_halt_req_le = enter_debug_halt_req &amp; (~dbg_tlu_halted | dcsr_cause_upgradeable);</a>
<a name="1925"><span class="lineNum">    1925 </span>            : </a>
<a name="1926"><span class="lineNum">    1926 </span>            :    assign nmi_in_debug_mode = nmi_int_detected_f &amp; internal_dbg_halt_mode_f;</a>
<a name="1927"><span class="lineNum">    1927 </span>            :    assign dcsr_ns[15:2] = enter_debug_halt_req_le ? {dcsr[15:9], dcsr_cause[8:6], dcsr[5:2]} :</a>
<a name="1928"><span class="lineNum">    1928 </span>            :                           (wr_dcsr_r ? {dec_csr_wrdata_r[15], 3'b0, dec_csr_wrdata_r[11:10], 1'b0, dcsr[8:6], 2'b00, nmi_in_debug_mode | dcsr[3], dec_csr_wrdata_r[2]} :</a>
<a name="1929"><span class="lineNum">    1929 </span>            :                            {dcsr[15:4], nmi_in_debug_mode, dcsr[2]});</a>
<a name="1930"><span class="lineNum">    1930 </span>            : </a>
<a name="1931"><span class="lineNum">    1931 </span>            :    rvdffe #(14)  dcsr_ff (.*, .clk(free_l2clk), .en(enter_debug_halt_req_le | wr_dcsr_r | internal_dbg_halt_mode | take_nmi), .din(dcsr_ns[15:2]), .dout(dcsr[15:2]));</a>
<a name="1932"><span class="lineNum">    1932 </span>            : </a>
<a name="1933"><span class="lineNum">    1933 </span>            :    // ----------------------------------------------------------------------</a>
<a name="1934"><span class="lineNum">    1934 </span>            :    // DPC (R/W) (Only accessible in debug mode)</a>
<a name="1935"><span class="lineNum">    1935 </span>            :    // [31:0] : Debug PC</a>
<a name="1936"><span class="lineNum">    1936 </span>            :    localparam DPC           = 12'h7b1;</a>
<a name="1937"><span class="lineNum">    1937 </span>            : </a>
<a name="1938"><span class="lineNum">    1938 </span>            :    assign wr_dpc_r = allow_dbg_halt_csr_write &amp; dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == DPC);</a>
<a name="1939"><span class="lineNum">    1939 </span>            :    assign dpc_capture_npc = dbg_tlu_halted &amp; ~dbg_tlu_halted_f &amp; ~request_debug_mode_done;</a>
<a name="1940"><span class="lineNum">    1940 </span>            :    assign dpc_capture_pc = request_debug_mode_r;</a>
<a name="1941"><span class="lineNum">    1941 </span>            : </a>
<a name="1942"><span class="lineNum">    1942 </span>            :    assign dpc_ns[31:1] = ( ({31{~dpc_capture_pc &amp; ~dpc_capture_npc &amp; wr_dpc_r}} &amp; dec_csr_wrdata_r[31:1]) |</a>
<a name="1943"><span class="lineNum">    1943 </span>            :                            ({31{dpc_capture_pc}} &amp; pc_r[31:1]) |</a>
<a name="1944"><span class="lineNum">    1944 </span>            :                            ({31{~dpc_capture_pc &amp; dpc_capture_npc}} &amp; npc_r[31:1]) );</a>
<a name="1945"><span class="lineNum">    1945 </span>            : </a>
<a name="1946"><span class="lineNum">    1946 </span>            :    rvdffe #(31)  dpc_ff (.*, .en(wr_dpc_r | dpc_capture_pc | dpc_capture_npc), .din(dpc_ns[31:1]), .dout(dpc[31:1]));</a>
<a name="1947"><span class="lineNum">    1947 </span>            : </a>
<a name="1948"><span class="lineNum">    1948 </span>            :    // ----------------------------------------------------------------------</a>
<a name="1949"><span class="lineNum">    1949 </span>            :    // DICAWICS (R/W) (Only accessible in debug mode)</a>
<a name="1950"><span class="lineNum">    1950 </span>            :    // [31:25] : Reserved</a>
<a name="1951"><span class="lineNum">    1951 </span>            :    // [24]    : Array select, 0 is data, 1 is tag</a>
<a name="1952"><span class="lineNum">    1952 </span>            :    // [23:22] : Reserved</a>
<a name="1953"><span class="lineNum">    1953 </span>            :    // [21:20] : Way select</a>
<a name="1954"><span class="lineNum">    1954 </span>            :    // [19:17] : Reserved</a>
<a name="1955"><span class="lineNum">    1955 </span>            :    // [16:3]  : Index</a>
<a name="1956"><span class="lineNum">    1956 </span>            :    // [2:0]   : Reserved</a>
<a name="1957"><span class="lineNum">    1957 </span>            :    localparam DICAWICS      = 12'h7c8;</a>
<a name="1958"><span class="lineNum">    1958 </span>            : </a>
<a name="1959"><span class="lineNum">    1959 </span>            :    assign dicawics_ns[16:0] = {dec_csr_wrdata_r[24], dec_csr_wrdata_r[21:20], dec_csr_wrdata_r[16:3]};</a>
<a name="1960"><span class="lineNum">    1960 </span>            :    assign wr_dicawics_r = allow_dbg_halt_csr_write &amp; dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == DICAWICS);</a>
<a name="1961"><span class="lineNum">    1961 </span>            : </a>
<a name="1962"><span class="lineNum">    1962 </span>            :    rvdffe #(17)  dicawics_ff (.*, .en(wr_dicawics_r), .din(dicawics_ns[16:0]), .dout(dicawics[16:0]));</a>
<a name="1963"><span class="lineNum">    1963 </span>            : </a>
<a name="1964"><span class="lineNum">    1964 </span>            :    // ----------------------------------------------------------------------</a>
<a name="1965"><span class="lineNum">    1965 </span>            :    // DICAD0 (R/W) (Only accessible in debug mode)</a>
<a name="1966"><span class="lineNum">    1966 </span>            :    //</a>
<a name="1967"><span class="lineNum">    1967 </span>            :    // If dicawics[array] is 0</a>
<a name="1968"><span class="lineNum">    1968 </span>            :    // [31:0]  : inst data</a>
<a name="1969"><span class="lineNum">    1969 </span>            :    //</a>
<a name="1970"><span class="lineNum">    1970 </span>            :    // If dicawics[array] is 1</a>
<a name="1971"><span class="lineNum">    1971 </span>            :    // [31:16] : Tag</a>
<a name="1972"><span class="lineNum">    1972 </span>            :    // [15:7]  : Reserved</a>
<a name="1973"><span class="lineNum">    1973 </span>            :    // [6:4]   : LRU</a>
<a name="1974"><span class="lineNum">    1974 </span>            :    // [3:1]   : Reserved</a>
<a name="1975"><span class="lineNum">    1975 </span>            :    // [0]     : Valid</a>
<a name="1976"><span class="lineNum">    1976 </span>            :    localparam DICAD0        = 12'h7c9;</a>
<a name="1977"><span class="lineNum">    1977 </span>            : </a>
<a name="1978"><span class="lineNum">    1978 </span>            :    assign dicad0_ns[31:0] = wr_dicad0_r ? dec_csr_wrdata_r[31:0] : ifu_ic_debug_rd_data[31:0];</a>
<a name="1979"><span class="lineNum">    1979 </span>            : </a>
<a name="1980"><span class="lineNum">    1980 </span>            :    assign wr_dicad0_r = allow_dbg_halt_csr_write &amp; dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == DICAD0);</a>
<a name="1981"><span class="lineNum">    1981 </span>            : </a>
<a name="1982"><span class="lineNum">    1982 </span>            :    rvdffe #(32)  dicad0_ff (.*, .en(wr_dicad0_r | ifu_ic_debug_rd_data_valid), .din(dicad0_ns[31:0]), .dout(dicad0[31:0]));</a>
<a name="1983"><span class="lineNum">    1983 </span>            : </a>
<a name="1984"><span class="lineNum">    1984 </span>            :    // ----------------------------------------------------------------------</a>
<a name="1985"><span class="lineNum">    1985 </span>            :    // DICAD0H (R/W) (Only accessible in debug mode)</a>
<a name="1986"><span class="lineNum">    1986 </span>            :    //</a>
<a name="1987"><span class="lineNum">    1987 </span>            :    // If dicawics[array] is 0</a>
<a name="1988"><span class="lineNum">    1988 </span>            :    // [63:32]  : inst data</a>
<a name="1989"><span class="lineNum">    1989 </span>            :    //</a>
<a name="1990"><span class="lineNum">    1990 </span>            :    localparam DICAD0H       = 12'h7cc;</a>
<a name="1991"><span class="lineNum">    1991 </span>            : </a>
<a name="1992"><span class="lineNum">    1992 </span>            :    assign dicad0h_ns[31:0] = wr_dicad0h_r ? dec_csr_wrdata_r[31:0] : ifu_ic_debug_rd_data[63:32];</a>
<a name="1993"><span class="lineNum">    1993 </span>            : </a>
<a name="1994"><span class="lineNum">    1994 </span>            :    assign wr_dicad0h_r = allow_dbg_halt_csr_write &amp; dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == DICAD0H);</a>
<a name="1995"><span class="lineNum">    1995 </span>            : </a>
<a name="1996"><span class="lineNum">    1996 </span>            :    rvdffe #(32)  dicad0h_ff (.*, .en(wr_dicad0h_r | ifu_ic_debug_rd_data_valid), .din(dicad0h_ns[31:0]), .dout(dicad0h[31:0]));</a>
<a name="1997"><span class="lineNum">    1997 </span>            : </a>
<a name="1998"><span class="lineNum">    1998 </span>            : </a>
<a name="1999"><span class="lineNum">    1999 </span>            : if (pt.ICACHE_ECC == 1) begin : genblock1</a>
<a name="2000"><span class="lineNum">    2000 </span>            :    // ----------------------------------------------------------------------</a>
<a name="2001"><span class="lineNum">    2001 </span>            :    // DICAD1 (R/W) (Only accessible in debug mode)</a>
<a name="2002"><span class="lineNum">    2002 </span>            :    // [6:0]     : ECC</a>
<a name="2003"><span class="lineNum">    2003 </span>            :    localparam DICAD1        = 12'h7ca;</a>
<a name="2004"><span class="lineNum">    2004 </span>            : </a>
<a name="2005"><span class="lineNum">    2005 </span>            :    assign dicad1_ns[6:0] = wr_dicad1_r ? dec_csr_wrdata_r[6:0] : ifu_ic_debug_rd_data[70:64];</a>
<a name="2006"><span class="lineNum">    2006 </span>            : </a>
<a name="2007"><span class="lineNum">    2007 </span>            :    assign wr_dicad1_r = allow_dbg_halt_csr_write &amp; dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == DICAD1);</a>
<a name="2008"><span class="lineNum">    2008 </span>            : </a>
<a name="2009"><span class="lineNum">    2009 </span>            :    rvdffe #(.WIDTH(7), .OVERRIDE(1))  dicad1_ff (.*, .en(wr_dicad1_r | ifu_ic_debug_rd_data_valid), .din(dicad1_ns[6:0]), .dout(dicad1_raw[6:0]));</a>
<a name="2010"><span class="lineNum">    2010 </span>            : </a>
<a name="2011"><span class="lineNum">    2011 </span>            :    assign dicad1[31:0] = {25'b0, dicad1_raw[6:0]};</a>
<a name="2012"><span class="lineNum">    2012 </span>            : </a>
<a name="2013"><span class="lineNum">    2013 </span>            : end</a>
<a name="2014"><span class="lineNum">    2014 </span>            : else begin : genblock1</a>
<a name="2015"><span class="lineNum">    2015 </span>            :    // ----------------------------------------------------------------------</a>
<a name="2016"><span class="lineNum">    2016 </span>            :    // DICAD1 (R/W) (Only accessible in debug mode)</a>
<a name="2017"><span class="lineNum">    2017 </span>            :    // [3:0]     : Parity</a>
<a name="2018"><span class="lineNum">    2018 </span>            :    localparam DICAD1        = 12'h7ca;</a>
<a name="2019"><span class="lineNum">    2019 </span>            : </a>
<a name="2020"><span class="lineNum">    2020 </span>            :    assign dicad1_ns[3:0] = wr_dicad1_r ? dec_csr_wrdata_r[3:0] : ifu_ic_debug_rd_data[67:64];</a>
<a name="2021"><span class="lineNum">    2021 </span>            : </a>
<a name="2022"><span class="lineNum">    2022 </span>            :    assign wr_dicad1_r = allow_dbg_halt_csr_write &amp; dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == DICAD1);</a>
<a name="2023"><span class="lineNum">    2023 </span>            : </a>
<a name="2024"><span class="lineNum">    2024 </span>            :    rvdffs #(4)  dicad1_ff (.*, .clk(free_clk), .en(wr_dicad1_r | ifu_ic_debug_rd_data_valid), .din(dicad1_ns[3:0]), .dout(dicad1_raw[3:0]));</a>
<a name="2025"><span class="lineNum">    2025 </span>            : </a>
<a name="2026"><span class="lineNum">    2026 </span>            :    assign dicad1[31:0] = {28'b0, dicad1_raw[3:0]};</a>
<a name="2027"><span class="lineNum">    2027 </span>            : end</a>
<a name="2028"><span class="lineNum">    2028 </span>            :    // ----------------------------------------------------------------------</a>
<a name="2029"><span class="lineNum">    2029 </span>            :    // DICAGO (R/W) (Only accessible in debug mode)</a>
<a name="2030"><span class="lineNum">    2030 </span>            :    // [0]     : Go</a>
<a name="2031"><span class="lineNum">    2031 </span>            :    localparam DICAGO        = 12'h7cb;</a>
<a name="2032"><span class="lineNum">    2032 </span>            : </a>
<a name="2033"><span class="lineNum">    2033 </span>            : if (pt.ICACHE_ECC == 1)</a>
<a name="2034"><span class="lineNum">    2034 </span>            :    assign dec_tlu_ic_diag_pkt.icache_wrdata[70:0] = {      dicad1[6:0], dicad0h[31:0], dicad0[31:0]};</a>
<a name="2035"><span class="lineNum">    2035 </span>            : else</a>
<a name="2036"><span class="lineNum">    2036 </span>            :    assign dec_tlu_ic_diag_pkt.icache_wrdata[70:0] = {3'b0, dicad1[3:0], dicad0h[31:0], dicad0[31:0]};</a>
<a name="2037"><span class="lineNum">    2037 </span>            : </a>
<a name="2038"><span class="lineNum">    2038 </span>            : </a>
<a name="2039"><span class="lineNum">    2039 </span>            :    assign dec_tlu_ic_diag_pkt.icache_dicawics[16:0] = dicawics[16:0];</a>
<a name="2040"><span class="lineNum">    2040 </span>            : </a>
<a name="2041"><span class="lineNum">    2041 </span>            :    assign icache_rd_valid = allow_dbg_halt_csr_write &amp; dec_csr_any_unq_d &amp; dec_i0_decode_d &amp; ~dec_csr_wen_unq_d &amp; (dec_csr_rdaddr_d[11:0] == DICAGO);</a>
<a name="2042"><span class="lineNum">    2042 </span>            :    assign icache_wr_valid = allow_dbg_halt_csr_write &amp; dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == DICAGO);</a>
<a name="2043"><span class="lineNum">    2043 </span>            : </a>
<a name="2044"><span class="lineNum">    2044 </span>            : </a>
<a name="2045"><span class="lineNum">    2045 </span>            :    assign dec_tlu_ic_diag_pkt.icache_rd_valid = icache_rd_valid_f;</a>
<a name="2046"><span class="lineNum">    2046 </span>            :    assign dec_tlu_ic_diag_pkt.icache_wr_valid = icache_wr_valid_f;</a>
<a name="2047"><span class="lineNum">    2047 </span>            : </a>
<a name="2048"><span class="lineNum">    2048 </span>            :    // ----------------------------------------------------------------------</a>
<a name="2049"><span class="lineNum">    2049 </span>            :    // MTSEL (R/W)</a>
<a name="2050"><span class="lineNum">    2050 </span>            :    // [1:0] : Trigger select : 00, 01, 10 are data/address triggers. 11 is inst count</a>
<a name="2051"><span class="lineNum">    2051 </span>            :    localparam MTSEL         = 12'h7a0;</a>
<a name="2052"><span class="lineNum">    2052 </span>            : </a>
<a name="2053"><span class="lineNum">    2053 </span>            :    assign wr_mtsel_r = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MTSEL);</a>
<a name="2054"><span class="lineNum">    2054 </span>            :    assign mtsel_ns[1:0] = wr_mtsel_r ? {dec_csr_wrdata_r[1:0]} : mtsel[1:0];</a>
<a name="2055"><span class="lineNum">    2055 </span>            : </a>
<a name="2056"><span class="lineNum">    2056 </span>            :    rvdff #(2)  mtsel_ff (.*, .clk(csr_wr_clk), .din(mtsel_ns[1:0]), .dout(mtsel[1:0]));</a>
<a name="2057"><span class="lineNum">    2057 </span>            : </a>
<a name="2058"><span class="lineNum">    2058 </span>            :    // ----------------------------------------------------------------------</a>
<a name="2059"><span class="lineNum">    2059 </span>            :    // MTDATA1 (R/W)</a>
<a name="2060"><span class="lineNum">    2060 </span>            :    // [31:0] : Trigger Data 1</a>
<a name="2061"><span class="lineNum">    2061 </span>            :    localparam MTDATA1       = 12'h7a1;</a>
<a name="2062"><span class="lineNum">    2062 </span>            : </a>
<a name="2063"><span class="lineNum">    2063 </span>            :    // for triggers 0, 1, 2 and 3 aka Match Control</a>
<a name="2064"><span class="lineNum">    2064 </span>            :    // [31:28] : type, hard coded to 0x2</a>
<a name="2065"><span class="lineNum">    2065 </span>            :    // [27]    : dmode</a>
<a name="2066"><span class="lineNum">    2066 </span>            :    // [26:21] : hard coded to 0x1f</a>
<a name="2067"><span class="lineNum">    2067 </span>            :    // [20]    : hit</a>
<a name="2068"><span class="lineNum">    2068 </span>            :    // [19]    : select (0 - address, 1 - data)</a>
<a name="2069"><span class="lineNum">    2069 </span>            :    // [18]    : timing, always 'before', reads 0x0</a>
<a name="2070"><span class="lineNum">    2070 </span>            :    // [17:12] : action, bits  [17:13] not implemented and reads 0x0</a>
<a name="2071"><span class="lineNum">    2071 </span>            :    // [11]    : chain</a>
<a name="2072"><span class="lineNum">    2072 </span>            :    // [10:7]  : match, bits [10:8] not implemented and reads 0x0</a>
<a name="2073"><span class="lineNum">    2073 </span>            :    // [6]     : M</a>
<a name="2074"><span class="lineNum">    2074 </span>            :    // [5:3]   : not implemented, reads 0x0</a>
<a name="2075"><span class="lineNum">    2075 </span>            :    // [2]     : execute</a>
<a name="2076"><span class="lineNum">    2076 </span>            :    // [1]     : store</a>
<a name="2077"><span class="lineNum">    2077 </span>            :    // [0]     : load</a>
<a name="2078"><span class="lineNum">    2078 </span>            :    //</a>
<a name="2079"><span class="lineNum">    2079 </span>            :    // decoder ring</a>
<a name="2080"><span class="lineNum">    2080 </span>            :    // [27]    : =&gt; 9</a>
<a name="2081"><span class="lineNum">    2081 </span>            :    // [20]    : =&gt; 8</a>
<a name="2082"><span class="lineNum">    2082 </span>            :    // [19]    : =&gt; 7</a>
<a name="2083"><span class="lineNum">    2083 </span>            :    // [12]    : =&gt; 6</a>
<a name="2084"><span class="lineNum">    2084 </span>            :    // [11]    : =&gt; 5</a>
<a name="2085"><span class="lineNum">    2085 </span>            :    // [7]     : =&gt; 4</a>
<a name="2086"><span class="lineNum">    2086 </span>            :    // [6]     : =&gt; 3</a>
<a name="2087"><span class="lineNum">    2087 </span>            :    // [2]     : =&gt; 2</a>
<a name="2088"><span class="lineNum">    2088 </span>            :    // [1]     : =&gt; 1</a>
<a name="2089"><span class="lineNum">    2089 </span>            :    // [0]     : =&gt; 0</a>
<a name="2090"><span class="lineNum">    2090 </span>            : </a>
<a name="2091"><span class="lineNum">    2091 </span>            : </a>
<a name="2092"><span class="lineNum">    2092 </span>            :    // don't allow setting load-data.</a>
<a name="2093"><span class="lineNum">    2093 </span>            :    assign tdata_load = dec_csr_wrdata_r[0] &amp; ~dec_csr_wrdata_r[19];</a>
<a name="2094"><span class="lineNum">    2094 </span>            :    // don't allow setting execute-data.</a>
<a name="2095"><span class="lineNum">    2095 </span>            :    assign tdata_opcode = dec_csr_wrdata_r[2] &amp; ~dec_csr_wrdata_r[19];</a>
<a name="2096"><span class="lineNum">    2096 </span>            :    // don't allow clearing DMODE and action=1</a>
<a name="2097"><span class="lineNum">    2097 </span>            :    assign tdata_action = (dec_csr_wrdata_r[27] &amp; dbg_tlu_halted_f) &amp; dec_csr_wrdata_r[12];</a>
<a name="2098"><span class="lineNum">    2098 </span>            : </a>
<a name="2099"><span class="lineNum">    2099 </span>            :    // Chain bit has conditions: WARL for triggers without chains. Force to zero if dmode is 0 but next trigger dmode is 1.</a>
<a name="2100"><span class="lineNum">    2100 </span>            :    assign tdata_chain = mtsel[0] ? 1'b0 : // triggers 1 and 3 chain bit is always zero</a>
<a name="2101"><span class="lineNum">    2101 </span>            :                         mtsel[1] ?  dec_csr_wrdata_r[11] &amp; ~(mtdata1_t3[MTDATA1_DMODE] &amp; ~dec_csr_wrdata_r[27]) : // trigger 2</a>
<a name="2102"><span class="lineNum">    2102 </span>            :                                     dec_csr_wrdata_r[11] &amp; ~(mtdata1_t1[MTDATA1_DMODE] &amp; ~dec_csr_wrdata_r[27]);  // trigger 0</a>
<a name="2103"><span class="lineNum">    2103 </span>            : </a>
<a name="2104"><span class="lineNum">    2104 </span>            :    // Kill mtdata1 write if dmode=1 but prior trigger has dmode=0/chain=1. Only applies to T1 and T3</a>
<a name="2105"><span class="lineNum">    2105 </span>            :    assign tdata_kill_write = mtsel[1] ? dec_csr_wrdata_r[27] &amp; (~mtdata1_t2[MTDATA1_DMODE] &amp; mtdata1_t2[MTDATA1_CHAIN]) : // trigger 3</a>
<a name="2106"><span class="lineNum">    2106 </span>            :                                         dec_csr_wrdata_r[27] &amp; (~mtdata1_t0[MTDATA1_DMODE] &amp; mtdata1_t0[MTDATA1_CHAIN]) ; // trigger 1</a>
<a name="2107"><span class="lineNum">    2107 </span>            : </a>
<a name="2108"><span class="lineNum">    2108 </span>            : </a>
<a name="2109"><span class="lineNum">    2109 </span>            :    assign tdata_wrdata_r[9:0]  = {dec_csr_wrdata_r[27] &amp; dbg_tlu_halted_f,</a>
<a name="2110"><span class="lineNum">    2110 </span>            :                                    dec_csr_wrdata_r[20:19],</a>
<a name="2111"><span class="lineNum">    2111 </span>            :                                    tdata_action,</a>
<a name="2112"><span class="lineNum">    2112 </span>            :                                    tdata_chain,</a>
<a name="2113"><span class="lineNum">    2113 </span>            :                                    dec_csr_wrdata_r[7:6],</a>
<a name="2114"><span class="lineNum">    2114 </span>            :                                    tdata_opcode,</a>
<a name="2115"><span class="lineNum">    2115 </span>            :                                    dec_csr_wrdata_r[1],</a>
<a name="2116"><span class="lineNum">    2116 </span>            :                                    tdata_load};</a>
<a name="2117"><span class="lineNum">    2117 </span>            : </a>
<a name="2118"><span class="lineNum">    2118 </span>            :    // If the DMODE bit is set, tdata1 can only be updated in debug_mode</a>
<a name="2119"><span class="lineNum">    2119 </span>            :    assign wr_mtdata1_t0_r = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MTDATA1) &amp; (mtsel[1:0] == 2'b0) &amp; (~mtdata1_t0[MTDATA1_DMODE] | dbg_tlu_halted_f);</a>
<a name="2120"><span class="lineNum">    2120 </span>            :    assign mtdata1_t0_ns[9:0] = wr_mtdata1_t0_r ? tdata_wrdata_r[9:0] :</a>
<a name="2121"><span class="lineNum">    2121 </span>            :                                 {mtdata1_t0[9], update_hit_bit_r[0] | mtdata1_t0[8], mtdata1_t0[7:0]};</a>
<a name="2122"><span class="lineNum">    2122 </span>            : </a>
<a name="2123"><span class="lineNum">    2123 </span>            :    assign wr_mtdata1_t1_r = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MTDATA1) &amp; (mtsel[1:0] == 2'b01) &amp; (~mtdata1_t1[MTDATA1_DMODE] | dbg_tlu_halted_f) &amp; ~tdata_kill_write;</a>
<a name="2124"><span class="lineNum">    2124 </span>            :    assign mtdata1_t1_ns[9:0] = wr_mtdata1_t1_r ? tdata_wrdata_r[9:0] :</a>
<a name="2125"><span class="lineNum">    2125 </span>            :                                 {mtdata1_t1[9], update_hit_bit_r[1] | mtdata1_t1[8], mtdata1_t1[7:0]};</a>
<a name="2126"><span class="lineNum">    2126 </span>            : </a>
<a name="2127"><span class="lineNum">    2127 </span>            :    assign wr_mtdata1_t2_r = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MTDATA1) &amp; (mtsel[1:0] == 2'b10) &amp; (~mtdata1_t2[MTDATA1_DMODE] | dbg_tlu_halted_f);</a>
<a name="2128"><span class="lineNum">    2128 </span>            :    assign mtdata1_t2_ns[9:0] = wr_mtdata1_t2_r ? tdata_wrdata_r[9:0] :</a>
<a name="2129"><span class="lineNum">    2129 </span>            :                                 {mtdata1_t2[9], update_hit_bit_r[2] | mtdata1_t2[8], mtdata1_t2[7:0]};</a>
<a name="2130"><span class="lineNum">    2130 </span>            : </a>
<a name="2131"><span class="lineNum">    2131 </span>            :    assign wr_mtdata1_t3_r = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MTDATA1) &amp; (mtsel[1:0] == 2'b11) &amp; (~mtdata1_t3[MTDATA1_DMODE] | dbg_tlu_halted_f) &amp; ~tdata_kill_write;</a>
<a name="2132"><span class="lineNum">    2132 </span>            :    assign mtdata1_t3_ns[9:0] = wr_mtdata1_t3_r ? tdata_wrdata_r[9:0] :</a>
<a name="2133"><span class="lineNum">    2133 </span>            :                                 {mtdata1_t3[9], update_hit_bit_r[3] | mtdata1_t3[8], mtdata1_t3[7:0]};</a>
<a name="2134"><span class="lineNum">    2134 </span>            : </a>
<a name="2135"><span class="lineNum">    2135 </span>            : </a>
<a name="2136"><span class="lineNum">    2136 </span>            :    rvdffe #(10)  mtdata1_t0_ff (.*, .en(trigger_enabled[0] | wr_mtdata1_t0_r), .din(mtdata1_t0_ns[9:0]), .dout(mtdata1_t0[9:0]));</a>
<a name="2137"><span class="lineNum">    2137 </span>            :    rvdffe #(10)  mtdata1_t1_ff (.*, .en(trigger_enabled[1] | wr_mtdata1_t1_r), .din(mtdata1_t1_ns[9:0]), .dout(mtdata1_t1[9:0]));</a>
<a name="2138"><span class="lineNum">    2138 </span>            :    rvdffe #(10)  mtdata1_t2_ff (.*, .en(trigger_enabled[2] | wr_mtdata1_t2_r), .din(mtdata1_t2_ns[9:0]), .dout(mtdata1_t2[9:0]));</a>
<a name="2139"><span class="lineNum">    2139 </span>            :    rvdffe #(10)  mtdata1_t3_ff (.*, .en(trigger_enabled[3] | wr_mtdata1_t3_r), .din(mtdata1_t3_ns[9:0]), .dout(mtdata1_t3[9:0]));</a>
<a name="2140"><span class="lineNum">    2140 </span>            : </a>
<a name="2141"><span class="lineNum">    2141 </span>            :    assign mtdata1_tsel_out[31:0] = ( ({32{(mtsel[1:0] == 2'b00)}} &amp; {4'h2, mtdata1_t0[9], 6'b011111, mtdata1_t0[8:7], 6'b0, mtdata1_t0[6:5], 3'b0, mtdata1_t0[4:3], 3'b0, mtdata1_t0[2:0]}) |</a>
<a name="2142"><span class="lineNum">    2142 </span>            :                                      ({32{(mtsel[1:0] == 2'b01)}} &amp; {4'h2, mtdata1_t1[9], 6'b011111, mtdata1_t1[8:7], 6'b0, mtdata1_t1[6:5], 3'b0, mtdata1_t1[4:3], 3'b0, mtdata1_t1[2:0]}) |</a>
<a name="2143"><span class="lineNum">    2143 </span>            :                                      ({32{(mtsel[1:0] == 2'b10)}} &amp; {4'h2, mtdata1_t2[9], 6'b011111, mtdata1_t2[8:7], 6'b0, mtdata1_t2[6:5], 3'b0, mtdata1_t2[4:3], 3'b0, mtdata1_t2[2:0]}) |</a>
<a name="2144"><span class="lineNum">    2144 </span>            :                                      ({32{(mtsel[1:0] == 2'b11)}} &amp; {4'h2, mtdata1_t3[9], 6'b011111, mtdata1_t3[8:7], 6'b0, mtdata1_t3[6:5], 3'b0, mtdata1_t3[4:3], 3'b0, mtdata1_t3[2:0]}));</a>
<a name="2145"><span class="lineNum">    2145 </span>            : </a>
<a name="2146"><span class="lineNum">    2146 </span>            :    assign trigger_pkt_any[0].select = mtdata1_t0[MTDATA1_SEL];</a>
<a name="2147"><span class="lineNum">    2147 </span>            :    assign trigger_pkt_any[0].match = mtdata1_t0[MTDATA1_MATCH];</a>
<a name="2148"><span class="lineNum">    2148 </span>            :    assign trigger_pkt_any[0].store = mtdata1_t0[MTDATA1_ST];</a>
<a name="2149"><span class="lineNum">    2149 </span>            :    assign trigger_pkt_any[0].load = mtdata1_t0[MTDATA1_LD];</a>
<a name="2150"><span class="lineNum">    2150 </span>            :    assign trigger_pkt_any[0].execute = mtdata1_t0[MTDATA1_EXE];</a>
<a name="2151"><span class="lineNum">    2151 </span>            :    assign trigger_pkt_any[0].m = mtdata1_t0[MTDATA1_M_ENABLED];</a>
<a name="2152"><span class="lineNum">    2152 </span>            : </a>
<a name="2153"><span class="lineNum">    2153 </span>            :    assign trigger_pkt_any[1].select = mtdata1_t1[MTDATA1_SEL];</a>
<a name="2154"><span class="lineNum">    2154 </span>            :    assign trigger_pkt_any[1].match = mtdata1_t1[MTDATA1_MATCH];</a>
<a name="2155"><span class="lineNum">    2155 </span>            :    assign trigger_pkt_any[1].store = mtdata1_t1[MTDATA1_ST];</a>
<a name="2156"><span class="lineNum">    2156 </span>            :    assign trigger_pkt_any[1].load = mtdata1_t1[MTDATA1_LD];</a>
<a name="2157"><span class="lineNum">    2157 </span>            :    assign trigger_pkt_any[1].execute = mtdata1_t1[MTDATA1_EXE];</a>
<a name="2158"><span class="lineNum">    2158 </span>            :    assign trigger_pkt_any[1].m = mtdata1_t1[MTDATA1_M_ENABLED];</a>
<a name="2159"><span class="lineNum">    2159 </span>            : </a>
<a name="2160"><span class="lineNum">    2160 </span>            :    assign trigger_pkt_any[2].select = mtdata1_t2[MTDATA1_SEL];</a>
<a name="2161"><span class="lineNum">    2161 </span>            :    assign trigger_pkt_any[2].match = mtdata1_t2[MTDATA1_MATCH];</a>
<a name="2162"><span class="lineNum">    2162 </span>            :    assign trigger_pkt_any[2].store = mtdata1_t2[MTDATA1_ST];</a>
<a name="2163"><span class="lineNum">    2163 </span>            :    assign trigger_pkt_any[2].load = mtdata1_t2[MTDATA1_LD];</a>
<a name="2164"><span class="lineNum">    2164 </span>            :    assign trigger_pkt_any[2].execute = mtdata1_t2[MTDATA1_EXE];</a>
<a name="2165"><span class="lineNum">    2165 </span>            :    assign trigger_pkt_any[2].m = mtdata1_t2[MTDATA1_M_ENABLED];</a>
<a name="2166"><span class="lineNum">    2166 </span>            : </a>
<a name="2167"><span class="lineNum">    2167 </span>            :    assign trigger_pkt_any[3].select = mtdata1_t3[MTDATA1_SEL];</a>
<a name="2168"><span class="lineNum">    2168 </span>            :    assign trigger_pkt_any[3].match = mtdata1_t3[MTDATA1_MATCH];</a>
<a name="2169"><span class="lineNum">    2169 </span>            :    assign trigger_pkt_any[3].store = mtdata1_t3[MTDATA1_ST];</a>
<a name="2170"><span class="lineNum">    2170 </span>            :    assign trigger_pkt_any[3].load = mtdata1_t3[MTDATA1_LD];</a>
<a name="2171"><span class="lineNum">    2171 </span>            :    assign trigger_pkt_any[3].execute = mtdata1_t3[MTDATA1_EXE];</a>
<a name="2172"><span class="lineNum">    2172 </span>            :    assign trigger_pkt_any[3].m = mtdata1_t3[MTDATA1_M_ENABLED];</a>
<a name="2173"><span class="lineNum">    2173 </span>            : </a>
<a name="2174"><span class="lineNum">    2174 </span>            : </a>
<a name="2175"><span class="lineNum">    2175 </span>            : </a>
<a name="2176"><span class="lineNum">    2176 </span>            : </a>
<a name="2177"><span class="lineNum">    2177 </span>            : </a>
<a name="2178"><span class="lineNum">    2178 </span>            :    // ----------------------------------------------------------------------</a>
<a name="2179"><span class="lineNum">    2179 </span>            :    // MTDATA2 (R/W)</a>
<a name="2180"><span class="lineNum">    2180 </span>            :    // [31:0] : Trigger Data 2</a>
<a name="2181"><span class="lineNum">    2181 </span>            :    localparam MTDATA2       = 12'h7a2;</a>
<a name="2182"><span class="lineNum">    2182 </span>            : </a>
<a name="2183"><span class="lineNum">    2183 </span>            :    // If the DMODE bit is set, tdata2 can only be updated in debug_mode</a>
<a name="2184"><span class="lineNum">    2184 </span>            :    assign wr_mtdata2_t0_r = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MTDATA2) &amp; (mtsel[1:0] == 2'b0)  &amp; (~mtdata1_t0[MTDATA1_DMODE] | dbg_tlu_halted_f);</a>
<a name="2185"><span class="lineNum">    2185 </span>            :    assign wr_mtdata2_t1_r = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MTDATA2) &amp; (mtsel[1:0] == 2'b01) &amp; (~mtdata1_t1[MTDATA1_DMODE] | dbg_tlu_halted_f);</a>
<a name="2186"><span class="lineNum">    2186 </span>            :    assign wr_mtdata2_t2_r = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MTDATA2) &amp; (mtsel[1:0] == 2'b10) &amp; (~mtdata1_t2[MTDATA1_DMODE] | dbg_tlu_halted_f);</a>
<a name="2187"><span class="lineNum">    2187 </span>            :    assign wr_mtdata2_t3_r = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MTDATA2) &amp; (mtsel[1:0] == 2'b11) &amp; (~mtdata1_t3[MTDATA1_DMODE] | dbg_tlu_halted_f);</a>
<a name="2188"><span class="lineNum">    2188 </span>            : </a>
<a name="2189"><span class="lineNum">    2189 </span>            :    rvdffe #(32)  mtdata2_t0_ff (.*, .en(wr_mtdata2_t0_r), .din(dec_csr_wrdata_r[31:0]), .dout(mtdata2_t0[31:0]));</a>
<a name="2190"><span class="lineNum">    2190 </span>            :    rvdffe #(32)  mtdata2_t1_ff (.*, .en(wr_mtdata2_t1_r), .din(dec_csr_wrdata_r[31:0]), .dout(mtdata2_t1[31:0]));</a>
<a name="2191"><span class="lineNum">    2191 </span>            :    rvdffe #(32)  mtdata2_t2_ff (.*, .en(wr_mtdata2_t2_r), .din(dec_csr_wrdata_r[31:0]), .dout(mtdata2_t2[31:0]));</a>
<a name="2192"><span class="lineNum">    2192 </span>            :    rvdffe #(32)  mtdata2_t3_ff (.*, .en(wr_mtdata2_t3_r), .din(dec_csr_wrdata_r[31:0]), .dout(mtdata2_t3[31:0]));</a>
<a name="2193"><span class="lineNum">    2193 </span>            : </a>
<a name="2194"><span class="lineNum">    2194 </span>            :    assign mtdata2_tsel_out[31:0] = ( ({32{(mtsel[1:0] == 2'b00)}} &amp; mtdata2_t0[31:0]) |</a>
<a name="2195"><span class="lineNum">    2195 </span>            :                                      ({32{(mtsel[1:0] == 2'b01)}} &amp; mtdata2_t1[31:0]) |</a>
<a name="2196"><span class="lineNum">    2196 </span>            :                                      ({32{(mtsel[1:0] == 2'b10)}} &amp; mtdata2_t2[31:0]) |</a>
<a name="2197"><span class="lineNum">    2197 </span>            :                                      ({32{(mtsel[1:0] == 2'b11)}} &amp; mtdata2_t3[31:0]));</a>
<a name="2198"><span class="lineNum">    2198 </span>            : </a>
<a name="2199"><span class="lineNum">    2199 </span>            :    assign trigger_pkt_any[0].tdata2[31:0] = mtdata2_t0[31:0];</a>
<a name="2200"><span class="lineNum">    2200 </span>            :    assign trigger_pkt_any[1].tdata2[31:0] = mtdata2_t1[31:0];</a>
<a name="2201"><span class="lineNum">    2201 </span>            :    assign trigger_pkt_any[2].tdata2[31:0] = mtdata2_t2[31:0];</a>
<a name="2202"><span class="lineNum">    2202 </span>            :    assign trigger_pkt_any[3].tdata2[31:0] = mtdata2_t3[31:0];</a>
<a name="2203"><span class="lineNum">    2203 </span>            : </a>
<a name="2204"><span class="lineNum">    2204 </span>            : </a>
<a name="2205"><span class="lineNum">    2205 </span>            :    //----------------------------------------------------------------------</a>
<a name="2206"><span class="lineNum">    2206 </span>            :    // Performance Monitor Counters section starts</a>
<a name="2207"><span class="lineNum">    2207 </span>            :    //----------------------------------------------------------------------</a>
<a name="2208"><span class="lineNum">    2208 </span>            :    localparam MHPME_NOEVENT             = 10'd0;</a>
<a name="2209"><span class="lineNum">    2209 </span>            :    localparam MHPME_CLK_ACTIVE          = 10'd1; // OOP - out of pipe</a>
<a name="2210"><span class="lineNum">    2210 </span>            :    localparam MHPME_ICACHE_HIT          = 10'd2; // OOP</a>
<a name="2211"><span class="lineNum">    2211 </span>            :    localparam MHPME_ICACHE_MISS         = 10'd3; // OOP</a>
<a name="2212"><span class="lineNum">    2212 </span>            :    localparam MHPME_INST_COMMIT         = 10'd4;</a>
<a name="2213"><span class="lineNum">    2213 </span>            :    localparam MHPME_INST_COMMIT_16B     = 10'd5;</a>
<a name="2214"><span class="lineNum">    2214 </span>            :    localparam MHPME_INST_COMMIT_32B     = 10'd6;</a>
<a name="2215"><span class="lineNum">    2215 </span>            :    localparam MHPME_INST_ALIGNED        = 10'd7; // OOP</a>
<a name="2216"><span class="lineNum">    2216 </span>            :    localparam MHPME_INST_DECODED        = 10'd8; // OOP</a>
<a name="2217"><span class="lineNum">    2217 </span>            :    localparam MHPME_INST_MUL            = 10'd9;</a>
<a name="2218"><span class="lineNum">    2218 </span>            :    localparam MHPME_INST_DIV            = 10'd10;</a>
<a name="2219"><span class="lineNum">    2219 </span>            :    localparam MHPME_INST_LOAD           = 10'd11;</a>
<a name="2220"><span class="lineNum">    2220 </span>            :    localparam MHPME_INST_STORE          = 10'd12;</a>
<a name="2221"><span class="lineNum">    2221 </span>            :    localparam MHPME_INST_MALOAD         = 10'd13;</a>
<a name="2222"><span class="lineNum">    2222 </span>            :    localparam MHPME_INST_MASTORE        = 10'd14;</a>
<a name="2223"><span class="lineNum">    2223 </span>            :    localparam MHPME_INST_ALU            = 10'd15;</a>
<a name="2224"><span class="lineNum">    2224 </span>            :    localparam MHPME_INST_CSRREAD        = 10'd16;</a>
<a name="2225"><span class="lineNum">    2225 </span>            :    localparam MHPME_INST_CSRRW          = 10'd17;</a>
<a name="2226"><span class="lineNum">    2226 </span>            :    localparam MHPME_INST_CSRWRITE       = 10'd18;</a>
<a name="2227"><span class="lineNum">    2227 </span>            :    localparam MHPME_INST_EBREAK         = 10'd19;</a>
<a name="2228"><span class="lineNum">    2228 </span>            :    localparam MHPME_INST_ECALL          = 10'd20;</a>
<a name="2229"><span class="lineNum">    2229 </span>            :    localparam MHPME_INST_FENCE          = 10'd21;</a>
<a name="2230"><span class="lineNum">    2230 </span>            :    localparam MHPME_INST_FENCEI         = 10'd22;</a>
<a name="2231"><span class="lineNum">    2231 </span>            :    localparam MHPME_INST_MRET           = 10'd23;</a>
<a name="2232"><span class="lineNum">    2232 </span>            :    localparam MHPME_INST_BRANCH         = 10'd24;</a>
<a name="2233"><span class="lineNum">    2233 </span>            :    localparam MHPME_BRANCH_MP           = 10'd25;</a>
<a name="2234"><span class="lineNum">    2234 </span>            :    localparam MHPME_BRANCH_TAKEN        = 10'd26;</a>
<a name="2235"><span class="lineNum">    2235 </span>            :    localparam MHPME_BRANCH_NOTP         = 10'd27;</a>
<a name="2236"><span class="lineNum">    2236 </span>            :    localparam MHPME_FETCH_STALL         = 10'd28; // OOP</a>
<a name="2237"><span class="lineNum">    2237 </span>            :    localparam MHPME_DECODE_STALL        = 10'd30; // OOP</a>
<a name="2238"><span class="lineNum">    2238 </span>            :    localparam MHPME_POSTSYNC_STALL      = 10'd31; // OOP</a>
<a name="2239"><span class="lineNum">    2239 </span>            :    localparam MHPME_PRESYNC_STALL       = 10'd32; // OOP</a>
<a name="2240"><span class="lineNum">    2240 </span>            :    localparam MHPME_LSU_SB_WB_STALL     = 10'd34; // OOP</a>
<a name="2241"><span class="lineNum">    2241 </span>            :    localparam MHPME_DMA_DCCM_STALL      = 10'd35; // OOP</a>
<a name="2242"><span class="lineNum">    2242 </span>            :    localparam MHPME_DMA_ICCM_STALL      = 10'd36; // OOP</a>
<a name="2243"><span class="lineNum">    2243 </span>            :    localparam MHPME_EXC_TAKEN           = 10'd37;</a>
<a name="2244"><span class="lineNum">    2244 </span>            :    localparam MHPME_TIMER_INT_TAKEN     = 10'd38;</a>
<a name="2245"><span class="lineNum">    2245 </span>            :    localparam MHPME_EXT_INT_TAKEN       = 10'd39;</a>
<a name="2246"><span class="lineNum">    2246 </span>            :    localparam MHPME_FLUSH_LOWER         = 10'd40;</a>
<a name="2247"><span class="lineNum">    2247 </span>            :    localparam MHPME_BR_ERROR            = 10'd41;</a>
<a name="2248"><span class="lineNum">    2248 </span>            :    localparam MHPME_IBUS_TRANS          = 10'd42; // OOP</a>
<a name="2249"><span class="lineNum">    2249 </span>            :    localparam MHPME_DBUS_TRANS          = 10'd43; // OOP</a>
<a name="2250"><span class="lineNum">    2250 </span>            :    localparam MHPME_DBUS_MA_TRANS       = 10'd44; // OOP</a>
<a name="2251"><span class="lineNum">    2251 </span>            :    localparam MHPME_IBUS_ERROR          = 10'd45; // OOP</a>
<a name="2252"><span class="lineNum">    2252 </span>            :    localparam MHPME_DBUS_ERROR          = 10'd46; // OOP</a>
<a name="2253"><span class="lineNum">    2253 </span>            :    localparam MHPME_IBUS_STALL          = 10'd47; // OOP</a>
<a name="2254"><span class="lineNum">    2254 </span>            :    localparam MHPME_DBUS_STALL          = 10'd48; // OOP</a>
<a name="2255"><span class="lineNum">    2255 </span>            :    localparam MHPME_INT_DISABLED        = 10'd49; // OOP</a>
<a name="2256"><span class="lineNum">    2256 </span>            :    localparam MHPME_INT_STALLED         = 10'd50; // OOP</a>
<a name="2257"><span class="lineNum">    2257 </span>            :    localparam MHPME_INST_BITMANIP       = 10'd54;</a>
<a name="2258"><span class="lineNum">    2258 </span>            :    localparam MHPME_DBUS_LOAD           = 10'd55;</a>
<a name="2259"><span class="lineNum">    2259 </span>            :    localparam MHPME_DBUS_STORE          = 10'd56;</a>
<a name="2260"><span class="lineNum">    2260 </span>            :    // Counts even during sleep state</a>
<a name="2261"><span class="lineNum">    2261 </span>            :    localparam MHPME_SLEEP_CYC           = 10'd512; // OOP</a>
<a name="2262"><span class="lineNum">    2262 </span>            :    localparam MHPME_DMA_READ_ALL        = 10'd513; // OOP</a>
<a name="2263"><span class="lineNum">    2263 </span>            :    localparam MHPME_DMA_WRITE_ALL       = 10'd514; // OOP</a>
<a name="2264"><span class="lineNum">    2264 </span>            :    localparam MHPME_DMA_READ_DCCM       = 10'd515; // OOP</a>
<a name="2265"><span class="lineNum">    2265 </span>            :    localparam MHPME_DMA_WRITE_DCCM      = 10'd516; // OOP</a>
<a name="2266"><span class="lineNum">    2266 </span>            : </a>
<a name="2267"><span class="lineNum">    2267 </span>            :    // Pack the event selects into a vector for genvar</a>
<a name="2268"><span class="lineNum">    2268 </span>            :    assign mhpme_vec[0][9:0] = mhpme3[9:0];</a>
<a name="2269"><span class="lineNum">    2269 </span>            :    assign mhpme_vec[1][9:0] = mhpme4[9:0];</a>
<a name="2270"><span class="lineNum">    2270 </span>            :    assign mhpme_vec[2][9:0] = mhpme5[9:0];</a>
<a name="2271"><span class="lineNum">    2271 </span>            :    assign mhpme_vec[3][9:0] = mhpme6[9:0];</a>
<a name="2272"><span class="lineNum">    2272 </span>            : </a>
<a name="2273"><span class="lineNum">    2273 </span>            :    // only consider committed itypes</a>
<a name="2274"><span class="lineNum">    2274 </span>            :    //logic [3:0] pmu_i0_itype_qual;</a>
<a name="2275"><span class="lineNum">    2275 </span>            :    assign pmu_i0_itype_qual[3:0] = dec_tlu_packet_r.pmu_i0_itype[3:0] &amp; {4{tlu_i0_commit_cmt}};</a>
<a name="2276"><span class="lineNum">    2276 </span>            : </a>
<a name="2277"><span class="lineNum">    2277 </span>            :    // Generate the muxed incs for all counters based on event type</a>
<a name="2278"><span class="lineNum">    2278 </span>            :    for (genvar i=0 ; i &lt; 4; i++) begin</a>
<a name="2279"><span class="lineNum">    2279 </span>            :       assign mhpmc_inc_r[i] =  {{~mcountinhibit[i+3]}} &amp;</a>
<a name="2280"><span class="lineNum">    2280 </span>            :            (</a>
<a name="2281"><span class="lineNum">    2281 </span>            :              ({1{(mhpme_vec[i][9:0] == MHPME_CLK_ACTIVE      )}} &amp; 1'b1) |</a>
<a name="2282"><span class="lineNum">    2282 </span>            :              ({1{(mhpme_vec[i][9:0] == MHPME_ICACHE_HIT      )}} &amp; {ifu_pmu_ic_hit}) |</a>
<a name="2283"><span class="lineNum">    2283 </span>            :              ({1{(mhpme_vec[i][9:0] == MHPME_ICACHE_MISS     )}} &amp; {ifu_pmu_ic_miss}) |</a>
<a name="2284"><span class="lineNum">    2284 </span>            :              ({1{(mhpme_vec[i][9:0] == MHPME_INST_COMMIT     )}} &amp; {tlu_i0_commit_cmt &amp; ~illegal_r}) |</a>
<a name="2285"><span class="lineNum">    2285 </span>            :              ({1{(mhpme_vec[i][9:0] == MHPME_INST_COMMIT_16B )}} &amp; {tlu_i0_commit_cmt &amp; ~exu_pmu_i0_pc4 &amp; ~illegal_r}) |</a>
<a name="2286"><span class="lineNum">    2286 </span>            :              ({1{(mhpme_vec[i][9:0] == MHPME_INST_COMMIT_32B )}} &amp; {tlu_i0_commit_cmt &amp;  exu_pmu_i0_pc4 &amp; ~illegal_r}) |</a>
<a name="2287"><span class="lineNum">    2287 </span>            :              ({1{(mhpme_vec[i][9:0] == MHPME_INST_ALIGNED    )}} &amp; ifu_pmu_instr_aligned)  |</a>
<a name="2288"><span class="lineNum">    2288 </span>            :              ({1{(mhpme_vec[i][9:0] == MHPME_INST_DECODED    )}} &amp; dec_pmu_instr_decoded)  |</a>
<a name="2289"><span class="lineNum">    2289 </span>            :              ({1{(mhpme_vec[i][9:0] == MHPME_INST_MUL        )}} &amp; {(pmu_i0_itype_qual == MUL)})     |</a>
<a name="2290"><span class="lineNum">    2290 </span>            :              ({1{(mhpme_vec[i][9:0] == MHPME_INST_DIV        )}} &amp; {dec_tlu_packet_r.pmu_divide  &amp; tlu_i0_commit_cmt &amp; ~illegal_r})     |</a>
<a name="2291"><span class="lineNum">    2291 </span>            :              ({1{(mhpme_vec[i][9:0] == MHPME_INST_LOAD       )}} &amp; {(pmu_i0_itype_qual == LOAD)})    |</a>
<a name="2292"><span class="lineNum">    2292 </span>            :              ({1{(mhpme_vec[i][9:0] == MHPME_INST_STORE      )}} &amp; {(pmu_i0_itype_qual == STORE)})   |</a>
<a name="2293"><span class="lineNum">    2293 </span>            :              ({1{(mhpme_vec[i][9:0] == MHPME_INST_MALOAD     )}} &amp; {(pmu_i0_itype_qual == LOAD)} &amp;</a>
<a name="2294"><span class="lineNum">    2294 </span>            :                                                                       {1{dec_tlu_packet_r.pmu_lsu_misaligned}})    |</a>
<a name="2295"><span class="lineNum">    2295 </span>            :              ({1{(mhpme_vec[i][9:0] == MHPME_INST_MASTORE    )}} &amp; {(pmu_i0_itype_qual == STORE)} &amp;</a>
<a name="2296"><span class="lineNum">    2296 </span>            :                                                                       {1{dec_tlu_packet_r.pmu_lsu_misaligned}})    |</a>
<a name="2297"><span class="lineNum">    2297 </span>            :              ({1{(mhpme_vec[i][9:0] == MHPME_INST_ALU        )}} &amp; {(pmu_i0_itype_qual == ALU)})     |</a>
<a name="2298"><span class="lineNum">    2298 </span>            :              ({1{(mhpme_vec[i][9:0] == MHPME_INST_CSRREAD    )}} &amp; {(pmu_i0_itype_qual == CSRREAD)}) |</a>
<a name="2299"><span class="lineNum">    2299 </span>            :              ({1{(mhpme_vec[i][9:0] == MHPME_INST_CSRWRITE   )}} &amp; {(pmu_i0_itype_qual == CSRWRITE)})|</a>
<a name="2300"><span class="lineNum">    2300 </span>            :              ({1{(mhpme_vec[i][9:0] == MHPME_INST_CSRRW      )}} &amp; {(pmu_i0_itype_qual == CSRRW)})   |</a>
<a name="2301"><span class="lineNum">    2301 </span>            :              ({1{(mhpme_vec[i][9:0] == MHPME_INST_EBREAK     )}} &amp; {(pmu_i0_itype_qual == EBREAK)})  |</a>
<a name="2302"><span class="lineNum">    2302 </span>            :              ({1{(mhpme_vec[i][9:0] == MHPME_INST_ECALL      )}} &amp; {(pmu_i0_itype_qual == ECALL)})   |</a>
<a name="2303"><span class="lineNum">    2303 </span>            :              ({1{(mhpme_vec[i][9:0] == MHPME_INST_FENCE      )}} &amp; {(pmu_i0_itype_qual == FENCE)})   |</a>
<a name="2304"><span class="lineNum">    2304 </span>            :              ({1{(mhpme_vec[i][9:0] == MHPME_INST_FENCEI     )}} &amp; {(pmu_i0_itype_qual == FENCEI)})  |</a>
<a name="2305"><span class="lineNum">    2305 </span>            :              ({1{(mhpme_vec[i][9:0] == MHPME_INST_MRET       )}} &amp; {(pmu_i0_itype_qual == MRET)})    |</a>
<a name="2306"><span class="lineNum">    2306 </span>            :              ({1{(mhpme_vec[i][9:0] == MHPME_INST_BRANCH     )}} &amp; {</a>
<a name="2307"><span class="lineNum">    2307 </span>            :                                                                      ((pmu_i0_itype_qual == CONDBR) | (pmu_i0_itype_qual == JAL))})   |</a>
<a name="2308"><span class="lineNum">    2308 </span>            :              ({1{(mhpme_vec[i][9:0] == MHPME_BRANCH_MP       )}} &amp; {exu_pmu_i0_br_misp &amp; tlu_i0_commit_cmt &amp; ~illegal_r}) |</a>
<a name="2309"><span class="lineNum">    2309 </span>            :              ({1{(mhpme_vec[i][9:0] == MHPME_BRANCH_TAKEN    )}} &amp; {exu_pmu_i0_br_ataken &amp; tlu_i0_commit_cmt &amp; ~illegal_r}) |</a>
<a name="2310"><span class="lineNum">    2310 </span>            :              ({1{(mhpme_vec[i][9:0] == MHPME_BRANCH_NOTP     )}} &amp; {dec_tlu_packet_r.pmu_i0_br_unpred &amp; tlu_i0_commit_cmt &amp; ~illegal_r}) |</a>
<a name="2311"><span class="lineNum">    2311 </span>            :              ({1{(mhpme_vec[i][9:0] == MHPME_FETCH_STALL     )}} &amp; { ifu_pmu_fetch_stall}) |</a>
<a name="2312"><span class="lineNum">    2312 </span>            :              ({1{(mhpme_vec[i][9:0] == MHPME_DECODE_STALL    )}} &amp; { dec_pmu_decode_stall}) |</a>
<a name="2313"><span class="lineNum">    2313 </span>            :              ({1{(mhpme_vec[i][9:0] == MHPME_POSTSYNC_STALL  )}} &amp; {dec_pmu_postsync_stall}) |</a>
<a name="2314"><span class="lineNum">    2314 </span>            :              ({1{(mhpme_vec[i][9:0] == MHPME_PRESYNC_STALL   )}} &amp; {dec_pmu_presync_stall}) |</a>
<a name="2315"><span class="lineNum">    2315 </span>            :              ({1{(mhpme_vec[i][9:0] == MHPME_LSU_SB_WB_STALL )}} &amp; { lsu_store_stall_any}) |</a>
<a name="2316"><span class="lineNum">    2316 </span>            :              ({1{(mhpme_vec[i][9:0] == MHPME_DMA_DCCM_STALL  )}} &amp; { dma_dccm_stall_any}) |</a>
<a name="2317"><span class="lineNum">    2317 </span>            :              ({1{(mhpme_vec[i][9:0] == MHPME_DMA_ICCM_STALL  )}} &amp; { dma_iccm_stall_any}) |</a>
<a name="2318"><span class="lineNum">    2318 </span>            :              ({1{(mhpme_vec[i][9:0] == MHPME_EXC_TAKEN       )}} &amp; { (i0_exception_valid_r | i0_trigger_hit_r | lsu_exc_valid_r)}) |</a>
<a name="2319"><span class="lineNum">    2319 </span>            :              ({1{(mhpme_vec[i][9:0] == MHPME_TIMER_INT_TAKEN )}} &amp; { take_timer_int | take_int_timer0_int | take_int_timer1_int}) |</a>
<a name="2320"><span class="lineNum">    2320 </span>            :              ({1{(mhpme_vec[i][9:0] == MHPME_EXT_INT_TAKEN   )}} &amp; { take_ext_int}) |</a>
<a name="2321"><span class="lineNum">    2321 </span>            :              ({1{(mhpme_vec[i][9:0] == MHPME_FLUSH_LOWER     )}} &amp; { tlu_flush_lower_r}) |</a>
<a name="2322"><span class="lineNum">    2322 </span>            :              ({1{(mhpme_vec[i][9:0] == MHPME_BR_ERROR        )}} &amp; {(dec_tlu_br0_error_r | dec_tlu_br0_start_error_r) &amp; rfpc_i0_r}) |</a>
<a name="2323"><span class="lineNum">    2323 </span>            :              ({1{(mhpme_vec[i][9:0] == MHPME_IBUS_TRANS      )}} &amp; {ifu_pmu_bus_trxn}) |</a>
<a name="2324"><span class="lineNum">    2324 </span>            :              ({1{(mhpme_vec[i][9:0] == MHPME_DBUS_TRANS      )}} &amp; {lsu_pmu_bus_trxn}) |</a>
<a name="2325"><span class="lineNum">    2325 </span>            :              ({1{(mhpme_vec[i][9:0] == MHPME_DBUS_MA_TRANS   )}} &amp; {lsu_pmu_bus_misaligned}) |</a>
<a name="2326"><span class="lineNum">    2326 </span>            :              ({1{(mhpme_vec[i][9:0] == MHPME_IBUS_ERROR      )}} &amp; {ifu_pmu_bus_error}) |</a>
<a name="2327"><span class="lineNum">    2327 </span>            :              ({1{(mhpme_vec[i][9:0] == MHPME_DBUS_ERROR      )}} &amp; {lsu_pmu_bus_error}) |</a>
<a name="2328"><span class="lineNum">    2328 </span>            :              ({1{(mhpme_vec[i][9:0] == MHPME_IBUS_STALL      )}} &amp; {ifu_pmu_bus_busy}) |</a>
<a name="2329"><span class="lineNum">    2329 </span>            :              ({1{(mhpme_vec[i][9:0] == MHPME_DBUS_STALL      )}} &amp; {lsu_pmu_bus_busy}) |</a>
<a name="2330"><span class="lineNum">    2330 </span>            :              ({1{(mhpme_vec[i][9:0] == MHPME_INT_DISABLED    )}} &amp; {~mstatus[MSTATUS_MIE]}) |</a>
<a name="2331"><span class="lineNum">    2331 </span>            :              ({1{(mhpme_vec[i][9:0] == MHPME_INT_STALLED     )}} &amp; {~mstatus[MSTATUS_MIE] &amp; |(mip[5:0] &amp; mie[5:0])}) |</a>
<a name="2332"><span class="lineNum">    2332 </span>            :              ({1{(mhpme_vec[i][9:0] == MHPME_INST_BITMANIP     )}} &amp; {(pmu_i0_itype_qual == BITMANIPU)}) |</a>
<a name="2333"><span class="lineNum">    2333 </span>            :              ({1{(mhpme_vec[i][9:0] == MHPME_DBUS_LOAD       )}} &amp; {tlu_i0_commit_cmt &amp; lsu_pmu_load_external_r &amp; ~illegal_r}) |</a>
<a name="2334"><span class="lineNum">    2334 </span>            :              ({1{(mhpme_vec[i][9:0] == MHPME_DBUS_STORE      )}} &amp; {tlu_i0_commit_cmt &amp; lsu_pmu_store_external_r &amp; ~illegal_r}) |</a>
<a name="2335"><span class="lineNum">    2335 </span>            :              // These count even during sleep</a>
<a name="2336"><span class="lineNum">    2336 </span>            :              ({1{(mhpme_vec[i][9:0] == MHPME_SLEEP_CYC       )}} &amp; {dec_tlu_pmu_fw_halted}) |</a>
<a name="2337"><span class="lineNum">    2337 </span>            :              ({1{(mhpme_vec[i][9:0] == MHPME_DMA_READ_ALL    )}} &amp; {dma_pmu_any_read}) |</a>
<a name="2338"><span class="lineNum">    2338 </span>            :              ({1{(mhpme_vec[i][9:0] == MHPME_DMA_WRITE_ALL   )}} &amp; {dma_pmu_any_write}) |</a>
<a name="2339"><span class="lineNum">    2339 </span>            :              ({1{(mhpme_vec[i][9:0] == MHPME_DMA_READ_DCCM   )}} &amp; {dma_pmu_dccm_read}) |</a>
<a name="2340"><span class="lineNum">    2340 </span>            :              ({1{(mhpme_vec[i][9:0] == MHPME_DMA_WRITE_DCCM  )}} &amp; {dma_pmu_dccm_write})</a>
<a name="2341"><span class="lineNum">    2341 </span>            :              );</a>
<a name="2342"><span class="lineNum">    2342 </span>            :    end</a>
<a name="2343"><span class="lineNum">    2343 </span>            : </a>
<a name="2344"><span class="lineNum">    2344 </span>            : </a>
<a name="2345"><span class="lineNum">    2345 </span>            :    if(pt.FAST_INTERRUPT_REDIRECT) begin : genblock2</a>
<a name="2346"><span class="lineNum">    2346 </span>            : </a>
<a name="2347"><span class="lineNum">    2347 </span>            : `ifdef RV_USER_MODE</a>
<a name="2348"><span class="lineNum">    2348 </span>            :    rvdffie #(33)  mstatus_ff (.*, .clk(free_l2clk),</a>
<a name="2349"><span class="lineNum">    2349 </span>            :                              .din({mdseac_locked_ns, lsu_single_ecc_error_r, lsu_exc_valid_r, lsu_i0_exc_r,</a>
<a name="2350"><span class="lineNum">    2350 </span>            :                                    take_ext_int_start,    take_ext_int_start_d1, take_ext_int_start_d2, ext_int_freeze,</a>
<a name="2351"><span class="lineNum">    2351 </span>            :                                    mip_ns[5:0], mcyclel_cout &amp; ~wr_mcycleh_r &amp; mcyclel_cout_in,</a>
<a name="2352"><span class="lineNum">    2352 </span>            :                                    minstret_enable, minstretl_cout_ns, fw_halted_ns,</a>
<a name="2353"><span class="lineNum">    2353 </span>            :                                    meicidpl_ns[3:0], icache_rd_valid, icache_wr_valid, mhpmc_inc_r[3:0], perfcnt_halted,</a>
<a name="2354"><span class="lineNum">    2354 </span>            :                                    mstatus_ns[3:0]}),</a>
<a name="2355"><span class="lineNum">    2355 </span>            :                              .dout({mdseac_locked_f, lsu_single_ecc_error_r_d1, lsu_exc_valid_r_d1, lsu_i0_exc_r_d1,</a>
<a name="2356"><span class="lineNum">    2356 </span>            :                                     take_ext_int_start_d1, take_ext_int_start_d2, take_ext_int_start_d3, ext_int_freeze_d1,</a>
<a name="2357"><span class="lineNum">    2357 </span>            :                                     mip[5:0], mcyclel_cout_f, minstret_enable_f, minstretl_cout_f,</a>
<a name="2358"><span class="lineNum">    2358 </span>            :                                     fw_halted, meicidpl[3:0], icache_rd_valid_f, icache_wr_valid_f,</a>
<a name="2359"><span class="lineNum">    2359 </span>            :                                     mhpmc_inc_r_d1[3:0], perfcnt_halted_d1,</a>
<a name="2360"><span class="lineNum">    2360 </span>            :                                     mstatus[3:0]}));</a>
<a name="2361"><span class="lineNum">    2361 </span>            : `else</a>
<a name="2362"><span class="lineNum">    2362 </span>            :    rvdffie #(31)  mstatus_ff (.*, .clk(free_l2clk),</a>
<a name="2363"><span class="lineNum">    2363 </span>            :                              .din({mdseac_locked_ns, lsu_single_ecc_error_r, lsu_exc_valid_r, lsu_i0_exc_r,</a>
<a name="2364"><span class="lineNum">    2364 </span>            :                                    take_ext_int_start,    take_ext_int_start_d1, take_ext_int_start_d2, ext_int_freeze,</a>
<a name="2365"><span class="lineNum">    2365 </span>            :                                    mip_ns[5:0], mcyclel_cout &amp; ~wr_mcycleh_r &amp; mcyclel_cout_in,</a>
<a name="2366"><span class="lineNum">    2366 </span>            :                                    minstret_enable, minstretl_cout_ns, fw_halted_ns,</a>
<a name="2367"><span class="lineNum">    2367 </span>            :                                    meicidpl_ns[3:0], icache_rd_valid, icache_wr_valid, mhpmc_inc_r[3:0], perfcnt_halted,</a>
<a name="2368"><span class="lineNum">    2368 </span>            :                                    mstatus_ns[1:0]}),</a>
<a name="2369"><span class="lineNum">    2369 </span>            :                              .dout({mdseac_locked_f, lsu_single_ecc_error_r_d1, lsu_exc_valid_r_d1, lsu_i0_exc_r_d1,</a>
<a name="2370"><span class="lineNum">    2370 </span>            :                                     take_ext_int_start_d1, take_ext_int_start_d2, take_ext_int_start_d3, ext_int_freeze_d1,</a>
<a name="2371"><span class="lineNum">    2371 </span>            :                                     mip[5:0], mcyclel_cout_f, minstret_enable_f, minstretl_cout_f,</a>
<a name="2372"><span class="lineNum">    2372 </span>            :                                     fw_halted, meicidpl[3:0], icache_rd_valid_f, icache_wr_valid_f,</a>
<a name="2373"><span class="lineNum">    2373 </span>            :                                     mhpmc_inc_r_d1[3:0], perfcnt_halted_d1,</a>
<a name="2374"><span class="lineNum">    2374 </span>            :                                     mstatus[1:0]}));</a>
<a name="2375"><span class="lineNum">    2375 </span>            : </a>
<a name="2376"><span class="lineNum">    2376 </span>            : `endif</a>
<a name="2377"><span class="lineNum">    2377 </span>            : </a>
<a name="2378"><span class="lineNum">    2378 </span>            :    end</a>
<a name="2379"><span class="lineNum">    2379 </span>            :    else begin : genblock2</a>
<a name="2380"><span class="lineNum">    2380 </span>            : `ifdef RV_USER_MODE</a>
<a name="2381"><span class="lineNum">    2381 </span>            :    rvdffie #(29)  mstatus_ff (.*, .clk(free_l2clk),</a>
<a name="2382"><span class="lineNum">    2382 </span>            :                              .din({mdseac_locked_ns, lsu_single_ecc_error_r, lsu_exc_valid_r, lsu_i0_exc_r,</a>
<a name="2383"><span class="lineNum">    2383 </span>            :                                    mip_ns[5:0], mcyclel_cout &amp; ~wr_mcycleh_r &amp; mcyclel_cout_in,</a>
<a name="2384"><span class="lineNum">    2384 </span>            :                                    minstret_enable, minstretl_cout_ns, fw_halted_ns,</a>
<a name="2385"><span class="lineNum">    2385 </span>            :                                    meicidpl_ns[3:0], icache_rd_valid, icache_wr_valid, mhpmc_inc_r[3:0], perfcnt_halted,</a>
<a name="2386"><span class="lineNum">    2386 </span>            :                                    mstatus_ns[3:0]}),</a>
<a name="2387"><span class="lineNum">    2387 </span>            :                              .dout({mdseac_locked_f, lsu_single_ecc_error_r_d1, lsu_exc_valid_r_d1, lsu_i0_exc_r_d1,</a>
<a name="2388"><span class="lineNum">    2388 </span>            :                                     mip[5:0], mcyclel_cout_f, minstret_enable_f, minstretl_cout_f,</a>
<a name="2389"><span class="lineNum">    2389 </span>            :                                     fw_halted, meicidpl[3:0], icache_rd_valid_f, icache_wr_valid_f,</a>
<a name="2390"><span class="lineNum">    2390 </span>            :                                     mhpmc_inc_r_d1[3:0], perfcnt_halted_d1,</a>
<a name="2391"><span class="lineNum">    2391 </span>            :                                     mstatus[3:0]}));</a>
<a name="2392"><span class="lineNum">    2392 </span>            : `else</a>
<a name="2393"><span class="lineNum">    2393 </span>            :    rvdffie #(27)  mstatus_ff (.*, .clk(free_l2clk),</a>
<a name="2394"><span class="lineNum">    2394 </span>            :                              .din({mdseac_locked_ns, lsu_single_ecc_error_r, lsu_exc_valid_r, lsu_i0_exc_r,</a>
<a name="2395"><span class="lineNum">    2395 </span>            :                                    mip_ns[5:0], mcyclel_cout &amp; ~wr_mcycleh_r &amp; mcyclel_cout_in,</a>
<a name="2396"><span class="lineNum">    2396 </span>            :                                    minstret_enable, minstretl_cout_ns, fw_halted_ns,</a>
<a name="2397"><span class="lineNum">    2397 </span>            :                                    meicidpl_ns[3:0], icache_rd_valid, icache_wr_valid, mhpmc_inc_r[3:0], perfcnt_halted,</a>
<a name="2398"><span class="lineNum">    2398 </span>            :                                    mstatus_ns[1:0]}),</a>
<a name="2399"><span class="lineNum">    2399 </span>            :                              .dout({mdseac_locked_f, lsu_single_ecc_error_r_d1, lsu_exc_valid_r_d1, lsu_i0_exc_r_d1,</a>
<a name="2400"><span class="lineNum">    2400 </span>            :                                     mip[5:0], mcyclel_cout_f, minstret_enable_f, minstretl_cout_f,</a>
<a name="2401"><span class="lineNum">    2401 </span>            :                                     fw_halted, meicidpl[3:0], icache_rd_valid_f, icache_wr_valid_f,</a>
<a name="2402"><span class="lineNum">    2402 </span>            :                                     mhpmc_inc_r_d1[3:0], perfcnt_halted_d1,</a>
<a name="2403"><span class="lineNum">    2403 </span>            :                                     mstatus[1:0]}));</a>
<a name="2404"><span class="lineNum">    2404 </span>            : `endif</a>
<a name="2405"><span class="lineNum">    2405 </span>            :    end</a>
<a name="2406"><span class="lineNum">    2406 </span>            : </a>
<a name="2407"><span class="lineNum">    2407 </span>            :    assign perfcnt_halted = ((dec_tlu_dbg_halted &amp; dcsr[DCSR_STOPC]) | dec_tlu_pmu_fw_halted);</a>
<a name="2408"><span class="lineNum">    2408 </span>            :    assign perfcnt_during_sleep[3:0] = {4{~(dec_tlu_dbg_halted &amp; dcsr[DCSR_STOPC])}} &amp; {mhpme_vec[3][9],mhpme_vec[2][9],mhpme_vec[1][9],mhpme_vec[0][9]};</a>
<a name="2409"><span class="lineNum">    2409 </span>            : </a>
<a name="2410"><span class="lineNum">    2410 </span>            :    assign dec_tlu_perfcnt0 = mhpmc_inc_r_d1[0] &amp; ~(perfcnt_halted_d1 &amp; ~perfcnt_during_sleep[0]);</a>
<a name="2411"><span class="lineNum">    2411 </span>            :    assign dec_tlu_perfcnt1 = mhpmc_inc_r_d1[1] &amp; ~(perfcnt_halted_d1 &amp; ~perfcnt_during_sleep[1]);</a>
<a name="2412"><span class="lineNum">    2412 </span>            :    assign dec_tlu_perfcnt2 = mhpmc_inc_r_d1[2] &amp; ~(perfcnt_halted_d1 &amp; ~perfcnt_during_sleep[2]);</a>
<a name="2413"><span class="lineNum">    2413 </span>            :    assign dec_tlu_perfcnt3 = mhpmc_inc_r_d1[3] &amp; ~(perfcnt_halted_d1 &amp; ~perfcnt_during_sleep[3]);</a>
<a name="2414"><span class="lineNum">    2414 </span>            : </a>
<a name="2415"><span class="lineNum">    2415 </span>            :    // ----------------------------------------------------------------------</a>
<a name="2416"><span class="lineNum">    2416 </span>            :    // MHPMC3H(RW), MHPMC3(RW)</a>
<a name="2417"><span class="lineNum">    2417 </span>            :    // [63:32][31:0] : Hardware Performance Monitor Counter 3</a>
<a name="2418"><span class="lineNum">    2418 </span>            :    localparam MHPMC3        = 12'hB03;</a>
<a name="2419"><span class="lineNum">    2419 </span>            :    localparam MHPMC3H       = 12'hB83;</a>
<a name="2420"><span class="lineNum">    2420 </span>            : `ifdef RV_USER_MODE</a>
<a name="2421"><span class="lineNum">    2421 </span>            :    localparam HPMC3         = 12'hC03;</a>
<a name="2422"><span class="lineNum">    2422 </span>            :    localparam HPMC3H        = 12'hC83;</a>
<a name="2423"><span class="lineNum">    2423 </span>            : `endif</a>
<a name="2424"><span class="lineNum">    2424 </span>            : </a>
<a name="2425"><span class="lineNum">    2425 </span>            :    assign mhpmc3_wr_en0 = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MHPMC3);</a>
<a name="2426"><span class="lineNum">    2426 </span>            :    assign mhpmc3_wr_en1 = (~perfcnt_halted | perfcnt_during_sleep[0]) &amp; (|(mhpmc_inc_r[0]));</a>
<a name="2427"><span class="lineNum">    2427 </span>            :    assign mhpmc3_wr_en  = mhpmc3_wr_en0 | mhpmc3_wr_en1;</a>
<a name="2428"><span class="lineNum">    2428 </span>            :    assign mhpmc3_incr[63:0] = {mhpmc3h[31:0],mhpmc3[31:0]} + {63'b0, 1'b1};</a>
<a name="2429"><span class="lineNum">    2429 </span>            :    assign mhpmc3_ns[31:0] = mhpmc3_wr_en0 ? dec_csr_wrdata_r[31:0] : mhpmc3_incr[31:0];</a>
<a name="2430"><span class="lineNum">    2430 </span>            :    rvdffe #(32)  mhpmc3_ff (.*, .clk(free_l2clk), .en(mhpmc3_wr_en), .din(mhpmc3_ns[31:0]), .dout(mhpmc3[31:0]));</a>
<a name="2431"><span class="lineNum">    2431 </span>            : </a>
<a name="2432"><span class="lineNum">    2432 </span>            :    assign mhpmc3h_wr_en0 = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MHPMC3H);</a>
<a name="2433"><span class="lineNum">    2433 </span>            :    assign mhpmc3h_wr_en  = mhpmc3h_wr_en0 | mhpmc3_wr_en1;</a>
<a name="2434"><span class="lineNum">    2434 </span>            :    assign mhpmc3h_ns[31:0] = mhpmc3h_wr_en0 ? dec_csr_wrdata_r[31:0] : mhpmc3_incr[63:32];</a>
<a name="2435"><span class="lineNum">    2435 </span>            :    rvdffe #(32)  mhpmc3h_ff (.*, .clk(free_l2clk), .en(mhpmc3h_wr_en), .din(mhpmc3h_ns[31:0]), .dout(mhpmc3h[31:0]));</a>
<a name="2436"><span class="lineNum">    2436 </span>            : </a>
<a name="2437"><span class="lineNum">    2437 </span>            :    // ----------------------------------------------------------------------</a>
<a name="2438"><span class="lineNum">    2438 </span>            :    // MHPMC4H(RW), MHPMC4(RW)</a>
<a name="2439"><span class="lineNum">    2439 </span>            :    // [63:32][31:0] : Hardware Performance Monitor Counter 4</a>
<a name="2440"><span class="lineNum">    2440 </span>            :    localparam MHPMC4        = 12'hB04;</a>
<a name="2441"><span class="lineNum">    2441 </span>            :    localparam MHPMC4H       = 12'hB84;</a>
<a name="2442"><span class="lineNum">    2442 </span>            : `ifdef RV_USER_MODE</a>
<a name="2443"><span class="lineNum">    2443 </span>            :    localparam HPMC4         = 12'hC04;</a>
<a name="2444"><span class="lineNum">    2444 </span>            :    localparam HPMC4H        = 12'hC84;</a>
<a name="2445"><span class="lineNum">    2445 </span>            : `endif</a>
<a name="2446"><span class="lineNum">    2446 </span>            : </a>
<a name="2447"><span class="lineNum">    2447 </span>            :    assign mhpmc4_wr_en0 = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MHPMC4);</a>
<a name="2448"><span class="lineNum">    2448 </span>            :    assign mhpmc4_wr_en1 = (~perfcnt_halted | perfcnt_during_sleep[1]) &amp; (|(mhpmc_inc_r[1]));</a>
<a name="2449"><span class="lineNum">    2449 </span>            :    assign mhpmc4_wr_en  = mhpmc4_wr_en0 | mhpmc4_wr_en1;</a>
<a name="2450"><span class="lineNum">    2450 </span>            :    assign mhpmc4_incr[63:0] = {mhpmc4h[31:0],mhpmc4[31:0]} + {63'b0,1'b1};</a>
<a name="2451"><span class="lineNum">    2451 </span>            :    assign mhpmc4_ns[31:0] = mhpmc4_wr_en0 ? dec_csr_wrdata_r[31:0] : mhpmc4_incr[31:0];</a>
<a name="2452"><span class="lineNum">    2452 </span>            :    rvdffe #(32)  mhpmc4_ff (.*, .clk(free_l2clk), .en(mhpmc4_wr_en), .din(mhpmc4_ns[31:0]), .dout(mhpmc4[31:0]));</a>
<a name="2453"><span class="lineNum">    2453 </span>            : </a>
<a name="2454"><span class="lineNum">    2454 </span>            :    assign mhpmc4h_wr_en0 = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MHPMC4H);</a>
<a name="2455"><span class="lineNum">    2455 </span>            :    assign mhpmc4h_wr_en  = mhpmc4h_wr_en0 | mhpmc4_wr_en1;</a>
<a name="2456"><span class="lineNum">    2456 </span>            :    assign mhpmc4h_ns[31:0] = mhpmc4h_wr_en0 ? dec_csr_wrdata_r[31:0] : mhpmc4_incr[63:32];</a>
<a name="2457"><span class="lineNum">    2457 </span>            :    rvdffe #(32)  mhpmc4h_ff (.*, .clk(free_l2clk), .en(mhpmc4h_wr_en), .din(mhpmc4h_ns[31:0]), .dout(mhpmc4h[31:0]));</a>
<a name="2458"><span class="lineNum">    2458 </span>            : </a>
<a name="2459"><span class="lineNum">    2459 </span>            :    // ----------------------------------------------------------------------</a>
<a name="2460"><span class="lineNum">    2460 </span>            :    // MHPMC5H(RW), MHPMC5(RW)</a>
<a name="2461"><span class="lineNum">    2461 </span>            :    // [63:32][31:0] : Hardware Performance Monitor Counter 5</a>
<a name="2462"><span class="lineNum">    2462 </span>            :    localparam MHPMC5        = 12'hB05;</a>
<a name="2463"><span class="lineNum">    2463 </span>            :    localparam MHPMC5H       = 12'hB85;</a>
<a name="2464"><span class="lineNum">    2464 </span>            : `ifdef RV_USER_MODE</a>
<a name="2465"><span class="lineNum">    2465 </span>            :    localparam HPMC5         = 12'hC05;</a>
<a name="2466"><span class="lineNum">    2466 </span>            :    localparam HPMC5H        = 12'hC85;</a>
<a name="2467"><span class="lineNum">    2467 </span>            : `endif</a>
<a name="2468"><span class="lineNum">    2468 </span>            : </a>
<a name="2469"><span class="lineNum">    2469 </span>            :    assign mhpmc5_wr_en0 = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MHPMC5);</a>
<a name="2470"><span class="lineNum">    2470 </span>            :    assign mhpmc5_wr_en1 = (~perfcnt_halted | perfcnt_during_sleep[2]) &amp; (|(mhpmc_inc_r[2]));</a>
<a name="2471"><span class="lineNum">    2471 </span>            :    assign mhpmc5_wr_en  = mhpmc5_wr_en0 | mhpmc5_wr_en1;</a>
<a name="2472"><span class="lineNum">    2472 </span>            :    assign mhpmc5_incr[63:0] = {mhpmc5h[31:0],mhpmc5[31:0]} + {63'b0,1'b1};</a>
<a name="2473"><span class="lineNum">    2473 </span>            :    assign mhpmc5_ns[31:0] = mhpmc5_wr_en0 ? dec_csr_wrdata_r[31:0] : mhpmc5_incr[31:0];</a>
<a name="2474"><span class="lineNum">    2474 </span>            :    rvdffe #(32)  mhpmc5_ff (.*, .clk(free_l2clk), .en(mhpmc5_wr_en), .din(mhpmc5_ns[31:0]), .dout(mhpmc5[31:0]));</a>
<a name="2475"><span class="lineNum">    2475 </span>            : </a>
<a name="2476"><span class="lineNum">    2476 </span>            :    assign mhpmc5h_wr_en0 = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MHPMC5H);</a>
<a name="2477"><span class="lineNum">    2477 </span>            :    assign mhpmc5h_wr_en  = mhpmc5h_wr_en0 | mhpmc5_wr_en1;</a>
<a name="2478"><span class="lineNum">    2478 </span>            :    assign mhpmc5h_ns[31:0] = mhpmc5h_wr_en0 ? dec_csr_wrdata_r[31:0] : mhpmc5_incr[63:32];</a>
<a name="2479"><span class="lineNum">    2479 </span>            :    rvdffe #(32)  mhpmc5h_ff (.*, .clk(free_l2clk), .en(mhpmc5h_wr_en), .din(mhpmc5h_ns[31:0]), .dout(mhpmc5h[31:0]));</a>
<a name="2480"><span class="lineNum">    2480 </span>            : </a>
<a name="2481"><span class="lineNum">    2481 </span>            :    // ----------------------------------------------------------------------</a>
<a name="2482"><span class="lineNum">    2482 </span>            :    // MHPMC6H(RW), MHPMC6(RW)</a>
<a name="2483"><span class="lineNum">    2483 </span>            :    // [63:32][31:0] : Hardware Performance Monitor Counter 6</a>
<a name="2484"><span class="lineNum">    2484 </span>            :    localparam MHPMC6        = 12'hB06;</a>
<a name="2485"><span class="lineNum">    2485 </span>            :    localparam MHPMC6H       = 12'hB86;</a>
<a name="2486"><span class="lineNum">    2486 </span>            : `ifdef RV_USER_MODE</a>
<a name="2487"><span class="lineNum">    2487 </span>            :    localparam HPMC6         = 12'hC06;</a>
<a name="2488"><span class="lineNum">    2488 </span>            :    localparam HPMC6H        = 12'hC86;</a>
<a name="2489"><span class="lineNum">    2489 </span>            : `endif</a>
<a name="2490"><span class="lineNum">    2490 </span>            : </a>
<a name="2491"><span class="lineNum">    2491 </span>            :    assign mhpmc6_wr_en0 = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MHPMC6);</a>
<a name="2492"><span class="lineNum">    2492 </span>            :    assign mhpmc6_wr_en1 = (~perfcnt_halted | perfcnt_during_sleep[3]) &amp; (|(mhpmc_inc_r[3]));</a>
<a name="2493"><span class="lineNum">    2493 </span>            :    assign mhpmc6_wr_en  = mhpmc6_wr_en0 | mhpmc6_wr_en1;</a>
<a name="2494"><span class="lineNum">    2494 </span>            :    assign mhpmc6_incr[63:0] = {mhpmc6h[31:0],mhpmc6[31:0]} + {63'b0,1'b1};</a>
<a name="2495"><span class="lineNum">    2495 </span>            :    assign mhpmc6_ns[31:0] = mhpmc6_wr_en0 ? dec_csr_wrdata_r[31:0] : mhpmc6_incr[31:0];</a>
<a name="2496"><span class="lineNum">    2496 </span>            :    rvdffe #(32)  mhpmc6_ff (.*, .clk(free_l2clk), .en(mhpmc6_wr_en), .din(mhpmc6_ns[31:0]), .dout(mhpmc6[31:0]));</a>
<a name="2497"><span class="lineNum">    2497 </span>            : </a>
<a name="2498"><span class="lineNum">    2498 </span>            :    assign mhpmc6h_wr_en0 = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MHPMC6H);</a>
<a name="2499"><span class="lineNum">    2499 </span>            :    assign mhpmc6h_wr_en  = mhpmc6h_wr_en0 | mhpmc6_wr_en1;</a>
<a name="2500"><span class="lineNum">    2500 </span>            :    assign mhpmc6h_ns[31:0] = mhpmc6h_wr_en0 ? dec_csr_wrdata_r[31:0] : mhpmc6_incr[63:32];</a>
<a name="2501"><span class="lineNum">    2501 </span>            :    rvdffe #(32)  mhpmc6h_ff (.*, .clk(free_l2clk), .en(mhpmc6h_wr_en), .din(mhpmc6h_ns[31:0]), .dout(mhpmc6h[31:0]));</a>
<a name="2502"><span class="lineNum">    2502 </span>            : </a>
<a name="2503"><span class="lineNum">    2503 </span>            :    // ----------------------------------------------------------------------</a>
<a name="2504"><span class="lineNum">    2504 </span>            :    // MHPME3(RW)</a>
<a name="2505"><span class="lineNum">    2505 </span>            :    // [9:0] : Hardware Performance Monitor Event 3</a>
<a name="2506"><span class="lineNum">    2506 </span>            :    localparam MHPME3        = 12'h323;</a>
<a name="2507"><span class="lineNum">    2507 </span>            : </a>
<a name="2508"><span class="lineNum">    2508 </span>            :    // we only have events 0-56 with holes, 512-516, HPME* are WARL so zero otherwise.</a>
<a name="2509"><span class="lineNum">    2509 </span>            :    assign zero_event_r = ( (dec_csr_wrdata_r[9:0] &gt; 10'd516) |</a>
<a name="2510"><span class="lineNum">    2510 </span>            :                            (|dec_csr_wrdata_r[31:10]) |</a>
<a name="2511"><span class="lineNum">    2511 </span>            :                            ((dec_csr_wrdata_r[9:0] &lt; 10'd512) &amp; (dec_csr_wrdata_r[9:0] &gt; 10'd56)) |</a>
<a name="2512"><span class="lineNum">    2512 </span>            :                            ((dec_csr_wrdata_r[9:0] &lt; 10'd54) &amp; (dec_csr_wrdata_r[9:0] &gt; 10'd50)) |</a>
<a name="2513"><span class="lineNum">    2513 </span>            :                            (dec_csr_wrdata_r[9:0] == 10'd29) |</a>
<a name="2514"><span class="lineNum">    2514 </span>            :                            (dec_csr_wrdata_r[9:0] == 10'd33)</a>
<a name="2515"><span class="lineNum">    2515 </span>            :                            );</a>
<a name="2516"><span class="lineNum">    2516 </span>            : </a>
<a name="2517"><span class="lineNum">    2517 </span>            :    assign event_r[9:0] = zero_event_r ? '0 : dec_csr_wrdata_r[9:0];</a>
<a name="2518"><span class="lineNum">    2518 </span>            : </a>
<a name="2519"><span class="lineNum">    2519 </span>            :    assign wr_mhpme3_r = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MHPME3);</a>
<a name="2520"><span class="lineNum">    2520 </span>            :    rvdffe #(10)  mhpme3_ff (.*, .en(wr_mhpme3_r), .din(event_r[9:0]), .dout(mhpme3[9:0]));</a>
<a name="2521"><span class="lineNum">    2521 </span>            :    // ----------------------------------------------------------------------</a>
<a name="2522"><span class="lineNum">    2522 </span>            :    // MHPME4(RW)</a>
<a name="2523"><span class="lineNum">    2523 </span>            :    // [9:0] : Hardware Performance Monitor Event 4</a>
<a name="2524"><span class="lineNum">    2524 </span>            :    localparam MHPME4        = 12'h324;</a>
<a name="2525"><span class="lineNum">    2525 </span>            : </a>
<a name="2526"><span class="lineNum">    2526 </span>            :    assign wr_mhpme4_r = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MHPME4);</a>
<a name="2527"><span class="lineNum">    2527 </span>            :    rvdffe #(10)  mhpme4_ff (.*, .en(wr_mhpme4_r), .din(event_r[9:0]), .dout(mhpme4[9:0]));</a>
<a name="2528"><span class="lineNum">    2528 </span>            :    // ----------------------------------------------------------------------</a>
<a name="2529"><span class="lineNum">    2529 </span>            :    // MHPME5(RW)</a>
<a name="2530"><span class="lineNum">    2530 </span>            :    // [9:0] : Hardware Performance Monitor Event 5</a>
<a name="2531"><span class="lineNum">    2531 </span>            :    localparam MHPME5        = 12'h325;</a>
<a name="2532"><span class="lineNum">    2532 </span>            : </a>
<a name="2533"><span class="lineNum">    2533 </span>            :    assign wr_mhpme5_r = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MHPME5);</a>
<a name="2534"><span class="lineNum">    2534 </span>            :    rvdffe #(10)  mhpme5_ff (.*, .en(wr_mhpme5_r), .din(event_r[9:0]), .dout(mhpme5[9:0]));</a>
<a name="2535"><span class="lineNum">    2535 </span>            :    // ----------------------------------------------------------------------</a>
<a name="2536"><span class="lineNum">    2536 </span>            :    // MHPME6(RW)</a>
<a name="2537"><span class="lineNum">    2537 </span>            :    // [9:0] : Hardware Performance Monitor Event 6</a>
<a name="2538"><span class="lineNum">    2538 </span>            :    localparam MHPME6        = 12'h326;</a>
<a name="2539"><span class="lineNum">    2539 </span>            : </a>
<a name="2540"><span class="lineNum">    2540 </span>            :    assign wr_mhpme6_r = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MHPME6);</a>
<a name="2541"><span class="lineNum">    2541 </span>            :    rvdffe #(10)  mhpme6_ff (.*, .en(wr_mhpme6_r), .din(event_r[9:0]), .dout(mhpme6[9:0]));</a>
<a name="2542"><span class="lineNum">    2542 </span>            : </a>
<a name="2543"><span class="lineNum">    2543 </span>            :    //----------------------------------------------------------------------</a>
<a name="2544"><span class="lineNum">    2544 </span>            :    // Performance Monitor Counters section ends</a>
<a name="2545"><span class="lineNum">    2545 </span>            :    //----------------------------------------------------------------------</a>
<a name="2546"><span class="lineNum">    2546 </span>            :    // ----------------------------------------------------------------------</a>
<a name="2547"><span class="lineNum">    2547 </span>            : </a>
<a name="2548"><span class="lineNum">    2548 </span>            :    // ----------------------------------------------------------------------</a>
<a name="2549"><span class="lineNum">    2549 </span>            :    // MCOUNTEREN</a>
<a name="2550"><span class="lineNum">    2550 </span>            :    // [31:3] : Reserved, read 0x0</a>
<a name="2551"><span class="lineNum">    2551 </span>            :    // [2]    : INSTRET user-mode access disable</a>
<a name="2552"><span class="lineNum">    2552 </span>            :    // [1]    : reserved, read 0x0</a>
<a name="2553"><span class="lineNum">    2553 </span>            :    // [0]    : CYCLE user-mode access disable</a>
<a name="2554"><span class="lineNum">    2554 </span>            : </a>
<a name="2555"><span class="lineNum">    2555 </span>            : `ifdef RV_USER_MODE</a>
<a name="2556"><span class="lineNum">    2556 </span>            : </a>
<a name="2557"><span class="lineNum">    2557 </span>            :    localparam MCOUNTEREN                = 12'h306;</a>
<a name="2558"><span class="lineNum">    2558 </span>            : </a>
<a name="2559"><span class="lineNum">    2559 </span>            :    assign wr_mcounteren_r = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MCOUNTEREN);</a>
<a name="2560"><span class="lineNum">    2560 </span>            :    rvdffs #(6) mcounteren_ff (.*, .clk(csr_wr_clk), .en(wr_mcounteren_r), .din({dec_csr_wrdata_r[6:2], dec_csr_wrdata_r[0]}), .dout(mcounteren));</a>
<a name="2561"><span class="lineNum">    2561 </span>            : </a>
<a name="2562"><span class="lineNum">    2562 </span>            : `endif</a>
<a name="2563"><span class="lineNum">    2563 </span>            : </a>
<a name="2564"><span class="lineNum">    2564 </span>            :    // MCOUNTINHIBIT(RW)</a>
<a name="2565"><span class="lineNum">    2565 </span>            :    // [31:7] : Reserved, read 0x0</a>
<a name="2566"><span class="lineNum">    2566 </span>            :    // [6]    : HPM6 disable</a>
<a name="2567"><span class="lineNum">    2567 </span>            :    // [5]    : HPM5 disable</a>
<a name="2568"><span class="lineNum">    2568 </span>            :    // [4]    : HPM4 disable</a>
<a name="2569"><span class="lineNum">    2569 </span>            :    // [3]    : HPM3 disable</a>
<a name="2570"><span class="lineNum">    2570 </span>            :    // [2]    : MINSTRET disable</a>
<a name="2571"><span class="lineNum">    2571 </span>            :    // [1]    : reserved, read 0x0</a>
<a name="2572"><span class="lineNum">    2572 </span>            :    // [0]    : MCYCLE disable</a>
<a name="2573"><span class="lineNum">    2573 </span>            : </a>
<a name="2574"><span class="lineNum">    2574 </span>            :    localparam MCOUNTINHIBIT             = 12'h320;</a>
<a name="2575"><span class="lineNum">    2575 </span>            : </a>
<a name="2576"><span class="lineNum">    2576 </span>            :    assign wr_mcountinhibit_r = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MCOUNTINHIBIT);</a>
<a name="2577"><span class="lineNum">    2577 </span>            :    rvdffs #(6)  mcountinhibit_ff (.*, .clk(csr_wr_clk), .en(wr_mcountinhibit_r), .din({dec_csr_wrdata_r[6:2], dec_csr_wrdata_r[0]}), .dout({mcountinhibit[6:2], mcountinhibit[0]}));</a>
<a name="2578"><span class="lineNum">    2578 </span>            :    assign mcountinhibit[1] = 1'b0;</a>
<a name="2579"><span class="lineNum">    2579 </span>            : </a>
<a name="2580"><span class="lineNum">    2580 </span>            :    //--------------------------------------------------------------------------------</a>
<a name="2581"><span class="lineNum">    2581 </span>            :    // trace</a>
<a name="2582"><span class="lineNum">    2582 </span>            :    //--------------------------------------------------------------------------------</a>
<a name="2583"><span class="lineNum">    2583 </span><span class="lineNoCov">          0 :    logic [4:0] dec_tlu_exc_cause_wb1_raw, dec_tlu_exc_cause_wb2;</span></a>
<a name="2584"><span class="lineNum">    2584 </span><span class="lineCov">         28 :    logic       dec_tlu_int_valid_wb1_raw, dec_tlu_int_valid_wb2;</span></a>
<a name="2585"><span class="lineNum">    2585 </span>            : </a>
<a name="2586"><span class="lineNum">    2586 </span>            :    assign {dec_tlu_i0_valid_wb1,</a>
<a name="2587"><span class="lineNum">    2587 </span>            :            dec_tlu_i0_exc_valid_wb1,</a>
<a name="2588"><span class="lineNum">    2588 </span>            :            dec_tlu_exc_cause_wb1_raw[4:0],</a>
<a name="2589"><span class="lineNum">    2589 </span>            :            dec_tlu_int_valid_wb1_raw}  =   {8{~dec_tlu_trace_disable}} &amp; {i0_valid_wb,</a>
<a name="2590"><span class="lineNum">    2590 </span>            :                                                                           i0_exception_valid_r_d1 | lsu_i0_exc_r_d1 | (trigger_hit_r_d1 &amp; ~trigger_hit_dmode_r_d1),</a>
<a name="2591"><span class="lineNum">    2591 </span>            :                                                                           exc_cause_wb[4:0],</a>
<a name="2592"><span class="lineNum">    2592 </span>            :                                                                           interrupt_valid_r_d1};</a>
<a name="2593"><span class="lineNum">    2593 </span>            : </a>
<a name="2594"><span class="lineNum">    2594 </span>            : </a>
<a name="2595"><span class="lineNum">    2595 </span>            : </a>
<a name="2596"><span class="lineNum">    2596 </span>            :   // skid buffer for ints, reduces trace port count by 1</a>
<a name="2597"><span class="lineNum">    2597 </span>            :    rvdffie #(.WIDTH(6), .OVERRIDE(1))  traceskidff (.*,  .clk(clk),</a>
<a name="2598"><span class="lineNum">    2598 </span>            :                         .din ({dec_tlu_exc_cause_wb1_raw[4:0],</a>
<a name="2599"><span class="lineNum">    2599 </span>            :                                dec_tlu_int_valid_wb1_raw}),</a>
<a name="2600"><span class="lineNum">    2600 </span>            :                         .dout({dec_tlu_exc_cause_wb2[4:0],</a>
<a name="2601"><span class="lineNum">    2601 </span>            :                                dec_tlu_int_valid_wb2}));</a>
<a name="2602"><span class="lineNum">    2602 </span>            :    //skid for ints</a>
<a name="2603"><span class="lineNum">    2603 </span>            :    assign dec_tlu_exc_cause_wb1[4:0] =  dec_tlu_int_valid_wb2 ? dec_tlu_exc_cause_wb2[4:0] : dec_tlu_exc_cause_wb1_raw[4:0];</a>
<a name="2604"><span class="lineNum">    2604 </span>            :    assign dec_tlu_int_valid_wb1 = dec_tlu_int_valid_wb2;</a>
<a name="2605"><span class="lineNum">    2605 </span>            : </a>
<a name="2606"><span class="lineNum">    2606 </span>            :    assign dec_tlu_mtval_wb1  = mtval[31:0];</a>
<a name="2607"><span class="lineNum">    2607 </span>            : </a>
<a name="2608"><span class="lineNum">    2608 </span>            :    // end trace</a>
<a name="2609"><span class="lineNum">    2609 </span>            :    //--------------------------------------------------------------------------------</a>
<a name="2610"><span class="lineNum">    2610 </span>            : </a>
<a name="2611"><span class="lineNum">    2611 </span>            : </a>
<a name="2612"><span class="lineNum">    2612 </span>            :    // ----------------------------------------------------------------------</a>
<a name="2613"><span class="lineNum">    2613 </span>            :    // CSR read mux</a>
<a name="2614"><span class="lineNum">    2614 </span>            :    // ----------------------------------------------------------------------</a>
<a name="2615"><span class="lineNum">    2615 </span>            : </a>
<a name="2616"><span class="lineNum">    2616 </span>            : assign dec_tlu_presync_d = presync &amp; dec_csr_any_unq_d &amp; ~dec_csr_wen_unq_d;</a>
<a name="2617"><span class="lineNum">    2617 </span>            : assign dec_tlu_postsync_d = postsync &amp; dec_csr_any_unq_d;</a>
<a name="2618"><span class="lineNum">    2618 </span>            : </a>
<a name="2619"><span class="lineNum">    2619 </span>            :    // allow individual configuration of these features</a>
<a name="2620"><span class="lineNum">    2620 </span>            : assign conditionally_illegal = ((csr_mitcnt0 | csr_mitcnt1 | csr_mitb0 | csr_mitb1 | csr_mitctl0 | csr_mitctl1) &amp; ~|pt.TIMER_LEGAL_EN);</a>
<a name="2621"><span class="lineNum">    2621 </span>            : </a>
<a name="2622"><span class="lineNum">    2622 </span>            : assign valid_csr = ( legal &amp; (~(csr_dcsr | csr_dpc | csr_dmst | csr_dicawics | csr_dicad0 | csr_dicad0h | csr_dicad1 | csr_dicago) | dbg_tlu_halted_f)</a>
<a name="2623"><span class="lineNum">    2623 </span>            :                      &amp; ~fast_int_meicpct &amp; ~conditionally_illegal);</a>
<a name="2624"><span class="lineNum">    2624 </span>            : </a>
<a name="2625"><span class="lineNum">    2625 </span>            : assign dec_csr_legal_d = ( dec_csr_any_unq_d &amp;</a>
<a name="2626"><span class="lineNum">    2626 </span>            :                            valid_csr &amp;          // of a valid CSR</a>
<a name="2627"><span class="lineNum">    2627 </span>            :                            ~(dec_csr_wen_unq_d &amp; (csr_mvendorid | csr_marchid | csr_mimpid | csr_mhartid | csr_mdseac | csr_meihap)) // that's not a write to a RO CSR</a>
<a name="2628"><span class="lineNum">    2628 </span>            :                            );</a>
<a name="2629"><span class="lineNum">    2629 </span>            :    // CSR read mux</a>
<a name="2630"><span class="lineNum">    2630 </span>            : assign dec_csr_rddata_d[31:0] = (</a>
<a name="2631"><span class="lineNum">    2631 </span>            : `ifdef RV_USER_MODE</a>
<a name="2632"><span class="lineNum">    2632 </span>            :                                   ({32{csr_misa}}      &amp; 32'h40101104) |</a>
<a name="2633"><span class="lineNum">    2633 </span>            : `else</a>
<a name="2634"><span class="lineNum">    2634 </span>            :                                   ({32{csr_misa}}      &amp; 32'h40001104) |</a>
<a name="2635"><span class="lineNum">    2635 </span>            : `endif</a>
<a name="2636"><span class="lineNum">    2636 </span>            :                                   ({32{csr_mvendorid}} &amp; 32'h00000045) |</a>
<a name="2637"><span class="lineNum">    2637 </span>            :                                   ({32{csr_marchid}}   &amp; 32'h00000010) |</a>
<a name="2638"><span class="lineNum">    2638 </span>            :                                   ({32{csr_mimpid}}    &amp; 32'h4) |</a>
<a name="2639"><span class="lineNum">    2639 </span>            :                                   ({32{csr_mhartid}}   &amp; {core_id[31:4], 4'b0}) |</a>
<a name="2640"><span class="lineNum">    2640 </span>            : `ifdef RV_USER_MODE</a>
<a name="2641"><span class="lineNum">    2641 </span>            :                                   ({32{csr_mstatus}}   &amp; {14'b0, mstatus[MSTATUS_MPRV], 4'b0, ~mstatus[MSTATUS_MPP], ~mstatus[MSTATUS_MPP], 3'b0, mstatus[MSTATUS_MPIE], 3'b0, mstatus[MSTATUS_MIE], 3'b0}) |</a>
<a name="2642"><span class="lineNum">    2642 </span>            : `else</a>
<a name="2643"><span class="lineNum">    2643 </span>            :                                   ({32{csr_mstatus}}   &amp; {19'b0, 2'b11, 3'b0, mstatus[MSTATUS_MPIE], 3'b0, mstatus[MSTATUS_MIE], 3'b0}) |</a>
<a name="2644"><span class="lineNum">    2644 </span>            : `endif</a>
<a name="2645"><span class="lineNum">    2645 </span>            :                                   ({32{csr_mtvec}}     &amp; {mtvec[30:1], 1'b0, mtvec[0]}) |</a>
<a name="2646"><span class="lineNum">    2646 </span>            :                                   ({32{csr_mip}}       &amp; {1'b0, mip[5:3], 16'b0, mip[2], 3'b0, mip[1], 3'b0, mip[0], 3'b0}) |</a>
<a name="2647"><span class="lineNum">    2647 </span>            :                                   ({32{csr_mie}}       &amp; {1'b0, mie[5:3], 16'b0, mie[2], 3'b0, mie[1], 3'b0, mie[0], 3'b0}) |</a>
<a name="2648"><span class="lineNum">    2648 </span>            :                                   ({32{csr_mcyclel}}   &amp; mcyclel[31:0]) |</a>
<a name="2649"><span class="lineNum">    2649 </span>            :                                   ({32{csr_mcycleh}}   &amp; mcycleh_inc[31:0]) |</a>
<a name="2650"><span class="lineNum">    2650 </span>            :                                   ({32{csr_minstretl}} &amp; minstretl_read[31:0]) |</a>
<a name="2651"><span class="lineNum">    2651 </span>            :                                   ({32{csr_minstreth}} &amp; minstreth_read[31:0]) |</a>
<a name="2652"><span class="lineNum">    2652 </span>            :                                   ({32{csr_mscratch}}  &amp; mscratch[31:0]) |</a>
<a name="2653"><span class="lineNum">    2653 </span>            :                                   ({32{csr_mepc}}      &amp; {mepc[31:1], 1'b0}) |</a>
<a name="2654"><span class="lineNum">    2654 </span>            :                                   ({32{csr_mcause}}    &amp; mcause[31:0]) |</a>
<a name="2655"><span class="lineNum">    2655 </span>            :                                   ({32{csr_mscause}}   &amp; {28'b0, mscause[3:0]}) |</a>
<a name="2656"><span class="lineNum">    2656 </span>            :                                   ({32{csr_mtval}}     &amp; mtval[31:0]) |</a>
<a name="2657"><span class="lineNum">    2657 </span>            :                                   ({32{csr_mrac}}      &amp; mrac[31:0]) |</a>
<a name="2658"><span class="lineNum">    2658 </span>            :                                   ({32{csr_mdseac}}    &amp; mdseac[31:0]) |</a>
<a name="2659"><span class="lineNum">    2659 </span>            :                                   ({32{csr_meivt}}     &amp; {meivt[31:10], 10'b0}) |</a>
<a name="2660"><span class="lineNum">    2660 </span>            :                                   ({32{csr_meihap}}    &amp; {meivt[31:10], meihap[9:2], 2'b0}) |</a>
<a name="2661"><span class="lineNum">    2661 </span>            :                                   ({32{csr_meicurpl}}  &amp; {28'b0, meicurpl[3:0]}) |</a>
<a name="2662"><span class="lineNum">    2662 </span>            :                                   ({32{csr_meicidpl}}  &amp; {28'b0, meicidpl[3:0]}) |</a>
<a name="2663"><span class="lineNum">    2663 </span>            :                                   ({32{csr_meipt}}     &amp; {28'b0, meipt[3:0]}) |</a>
<a name="2664"><span class="lineNum">    2664 </span>            :                                   ({32{csr_mcgc}}      &amp; {22'b0, mcgc[9:0]}) |</a>
<a name="2665"><span class="lineNum">    2665 </span>            :                                   ({32{csr_mfdc}}      &amp; {13'b0, mfdc[18:0]}) |</a>
<a name="2666"><span class="lineNum">    2666 </span>            :                                   ({32{csr_dcsr}}      &amp; {16'h4000, dcsr[15:2], 2'b11}) |</a>
<a name="2667"><span class="lineNum">    2667 </span>            :                                   ({32{csr_dpc}}       &amp; {dpc[31:1], 1'b0}) |</a>
<a name="2668"><span class="lineNum">    2668 </span>            :                                   ({32{csr_dicad0}}    &amp; dicad0[31:0]) |</a>
<a name="2669"><span class="lineNum">    2669 </span>            :                                   ({32{csr_dicad0h}}   &amp; dicad0h[31:0]) |</a>
<a name="2670"><span class="lineNum">    2670 </span>            :                                   ({32{csr_dicad1}}    &amp; dicad1[31:0]) |</a>
<a name="2671"><span class="lineNum">    2671 </span>            :                                   ({32{csr_dicawics}}  &amp; {7'b0, dicawics[16], 2'b0, dicawics[15:14], 3'b0, dicawics[13:0], 3'b0}) |</a>
<a name="2672"><span class="lineNum">    2672 </span>            :                                   ({32{csr_mtsel}}     &amp; {30'b0, mtsel[1:0]}) |</a>
<a name="2673"><span class="lineNum">    2673 </span>            :                                   ({32{csr_mtdata1}}   &amp; {mtdata1_tsel_out[31:0]}) |</a>
<a name="2674"><span class="lineNum">    2674 </span>            :                                   ({32{csr_mtdata2}}   &amp; {mtdata2_tsel_out[31:0]}) |</a>
<a name="2675"><span class="lineNum">    2675 </span>            :                                   ({32{csr_micect}}    &amp; {micect[31:0]}) |</a>
<a name="2676"><span class="lineNum">    2676 </span>            :                                   ({32{csr_miccmect}}  &amp; {miccmect[31:0]}) |</a>
<a name="2677"><span class="lineNum">    2677 </span>            :                                   ({32{csr_mdccmect}}  &amp; {mdccmect[31:0]}) |</a>
<a name="2678"><span class="lineNum">    2678 </span>            :                                   ({32{csr_mhpmc3}}    &amp; mhpmc3[31:0]) |</a>
<a name="2679"><span class="lineNum">    2679 </span>            :                                   ({32{csr_mhpmc4}}    &amp; mhpmc4[31:0]) |</a>
<a name="2680"><span class="lineNum">    2680 </span>            :                                   ({32{csr_mhpmc5}}    &amp; mhpmc5[31:0]) |</a>
<a name="2681"><span class="lineNum">    2681 </span>            :                                   ({32{csr_mhpmc6}}    &amp; mhpmc6[31:0]) |</a>
<a name="2682"><span class="lineNum">    2682 </span>            :                                   ({32{csr_mhpmc3h}}   &amp; mhpmc3h[31:0]) |</a>
<a name="2683"><span class="lineNum">    2683 </span>            :                                   ({32{csr_mhpmc4h}}   &amp; mhpmc4h[31:0]) |</a>
<a name="2684"><span class="lineNum">    2684 </span>            :                                   ({32{csr_mhpmc5h}}   &amp; mhpmc5h[31:0]) |</a>
<a name="2685"><span class="lineNum">    2685 </span>            :                                   ({32{csr_mhpmc6h}}   &amp; mhpmc6h[31:0]) |</a>
<a name="2686"><span class="lineNum">    2686 </span>            :                                   ({32{csr_mfdht}}     &amp; {26'b0, mfdht[5:0]}) |</a>
<a name="2687"><span class="lineNum">    2687 </span>            :                                   ({32{csr_mfdhs}}     &amp; {30'b0, mfdhs[1:0]}) |</a>
<a name="2688"><span class="lineNum">    2688 </span>            :                                   ({32{csr_mhpme3}}    &amp; {22'b0,mhpme3[9:0]}) |</a>
<a name="2689"><span class="lineNum">    2689 </span>            :                                   ({32{csr_mhpme4}}    &amp; {22'b0,mhpme4[9:0]}) |</a>
<a name="2690"><span class="lineNum">    2690 </span>            :                                   ({32{csr_mhpme5}}    &amp; {22'b0,mhpme5[9:0]}) |</a>
<a name="2691"><span class="lineNum">    2691 </span>            :                                   ({32{csr_mhpme6}}    &amp; {22'b0,mhpme6[9:0]}) |</a>
<a name="2692"><span class="lineNum">    2692 </span>            : `ifdef RV_USER_MODE</a>
<a name="2693"><span class="lineNum">    2693 </span>            :                                   ({32{csr_menvcfg}}   &amp; 32'd0) |</a>
<a name="2694"><span class="lineNum">    2694 </span>            :                                   ({32{csr_menvcfgh}}  &amp; 32'd0) |</a>
<a name="2695"><span class="lineNum">    2695 </span>            :                                   ({32{csr_mcounteren}}    &amp; {25'b0, mcounteren[5:1], 1'b0, mcounteren[0]}) |</a>
<a name="2696"><span class="lineNum">    2696 </span>            :                                   ({32{csr_cyclel}}    &amp; mcyclel[31:0]) |</a>
<a name="2697"><span class="lineNum">    2697 </span>            :                                   ({32{csr_cycleh}}    &amp; mcycleh_inc[31:0]) |</a>
<a name="2698"><span class="lineNum">    2698 </span>            :                                   ({32{csr_instretl}}  &amp; minstretl_read[31:0]) |</a>
<a name="2699"><span class="lineNum">    2699 </span>            :                                   ({32{csr_instreth}}  &amp; minstreth_read[31:0]) |</a>
<a name="2700"><span class="lineNum">    2700 </span>            :                                   ({32{csr_hpmc3}}     &amp; mhpmc3[31:0]) |</a>
<a name="2701"><span class="lineNum">    2701 </span>            :                                   ({32{csr_hpmc4}}     &amp; mhpmc4[31:0]) |</a>
<a name="2702"><span class="lineNum">    2702 </span>            :                                   ({32{csr_hpmc5}}     &amp; mhpmc5[31:0]) |</a>
<a name="2703"><span class="lineNum">    2703 </span>            :                                   ({32{csr_hpmc6}}     &amp; mhpmc6[31:0]) |</a>
<a name="2704"><span class="lineNum">    2704 </span>            :                                   ({32{csr_hpmc3h}}    &amp; mhpmc3h[31:0]) |</a>
<a name="2705"><span class="lineNum">    2705 </span>            :                                   ({32{csr_hpmc4h}}    &amp; mhpmc4h[31:0]) |</a>
<a name="2706"><span class="lineNum">    2706 </span>            :                                   ({32{csr_hpmc5h}}    &amp; mhpmc5h[31:0]) |</a>
<a name="2707"><span class="lineNum">    2707 </span>            :                                   ({32{csr_hpmc6h}}    &amp; mhpmc6h[31:0]) |</a>
<a name="2708"><span class="lineNum">    2708 </span>            :                                   ({32{csr_mseccfgl}}  &amp; {29'd0, mseccfg}) |</a>
<a name="2709"><span class="lineNum">    2709 </span>            :                                   ({32{csr_mseccfgh}}  &amp; 32'd0) | // All bits are WPRI</a>
<a name="2710"><span class="lineNum">    2710 </span>            : `endif</a>
<a name="2711"><span class="lineNum">    2711 </span>            :                                   ({32{csr_mcountinhibit}} &amp; {25'b0, mcountinhibit[6:0]}) |</a>
<a name="2712"><span class="lineNum">    2712 </span>            :                                   ({32{csr_mpmc}}      &amp; {30'b0, mpmc[1], 1'b0}) |</a>
<a name="2713"><span class="lineNum">    2713 </span>            :                                   ({32{dec_timer_read_d}} &amp; dec_timer_rddata_d[31:0]) |</a>
<a name="2714"><span class="lineNum">    2714 </span>            :                                   ({32{dec_pmp_read_d}} &amp; dec_pmp_rddata_d[31:0])</a>
<a name="2715"><span class="lineNum">    2715 </span>            :                                   );</a>
<a name="2716"><span class="lineNum">    2716 </span>            : </a>
<a name="2717"><span class="lineNum">    2717 </span>            : </a>
<a name="2718"><span class="lineNum">    2718 </span>            : </a>
<a name="2719"><span class="lineNum">    2719 </span>            : endmodule // el2_dec_tlu_ctl</a>
<a name="2720"><span class="lineNum">    2720 </span>            : </a>
<a name="2721"><span class="lineNum">    2721 </span>            : module el2_dec_timer_ctl</a>
<a name="2722"><span class="lineNum">    2722 </span>            : import el2_pkg::*;</a>
<a name="2723"><span class="lineNum">    2723 </span>            : #(</a>
<a name="2724"><span class="lineNum">    2724 </span>            : `include &quot;el2_param.vh&quot;</a>
<a name="2725"><span class="lineNum">    2725 </span>            :  )</a>
<a name="2726"><span class="lineNum">    2726 </span>            :   (</a>
<a name="2727"><span class="lineNum">    2727 </span><span class="lineCov">   79593483 :    input logic clk,</span></a>
<a name="2728"><span class="lineNum">    2728 </span><span class="lineCov">   79593483 :    input logic free_l2clk,</span></a>
<a name="2729"><span class="lineNum">    2729 </span><span class="lineCov">   79593483 :    input logic csr_wr_clk,</span></a>
<a name="2730"><span class="lineNum">    2730 </span><span class="lineCov">        161 :    input logic rst_l,</span></a>
<a name="2731"><span class="lineNum">    2731 </span><span class="lineCov">      48238 :    input logic        dec_csr_wen_r_mod,      // csr write enable at wb</span></a>
<a name="2732"><span class="lineNum">    2732 </span><span class="lineCov">        218 :    input logic [11:0] dec_csr_wraddr_r,      // write address for csr</span></a>
<a name="2733"><span class="lineNum">    2733 </span><span class="lineCov">       2893 :    input logic [31:0] dec_csr_wrdata_r,   // csr write data at wb</span></a>
<a name="2734"><span class="lineNum">    2734 </span>            : </a>
<a name="2735"><span class="lineNum">    2735 </span><span class="lineCov">          8 :    input logic csr_mitctl0,</span></a>
<a name="2736"><span class="lineNum">    2736 </span><span class="lineCov">          8 :    input logic csr_mitctl1,</span></a>
<a name="2737"><span class="lineNum">    2737 </span><span class="lineCov">          8 :    input logic csr_mitb0,</span></a>
<a name="2738"><span class="lineNum">    2738 </span><span class="lineCov">          8 :    input logic csr_mitb1,</span></a>
<a name="2739"><span class="lineNum">    2739 </span><span class="lineCov">          8 :    input logic csr_mitcnt0,</span></a>
<a name="2740"><span class="lineNum">    2740 </span><span class="lineCov">          8 :    input logic csr_mitcnt1,</span></a>
<a name="2741"><span class="lineNum">    2741 </span>            : </a>
<a name="2742"><span class="lineNum">    2742 </span>            : </a>
<a name="2743"><span class="lineNum">    2743 </span><span class="lineNoCov">          0 :    input logic dec_pause_state, // Paused</span></a>
<a name="2744"><span class="lineNum">    2744 </span><span class="lineCov">    2646622 :    input logic dec_tlu_pmu_fw_halted, // pmu/fw halted</span></a>
<a name="2745"><span class="lineNum">    2745 </span><span class="lineNoCov">          0 :    input logic internal_dbg_halt_timers, // debug halted</span></a>
<a name="2746"><span class="lineNum">    2746 </span>            : </a>
<a name="2747"><span class="lineNum">    2747 </span><span class="lineCov">         16 :    output logic [31:0] dec_timer_rddata_d, // timer CSR read data</span></a>
<a name="2748"><span class="lineNum">    2748 </span><span class="lineCov">         48 :    output logic        dec_timer_read_d, // timer CSR address match</span></a>
<a name="2749"><span class="lineNum">    2749 </span><span class="lineNoCov">          0 :    output logic        dec_timer_t0_pulse, // timer0 int</span></a>
<a name="2750"><span class="lineNum">    2750 </span><span class="lineNoCov">          0 :    output logic        dec_timer_t1_pulse, // timer1 int</span></a>
<a name="2751"><span class="lineNum">    2751 </span>            : </a>
<a name="2752"><span class="lineNum">    2752 </span><span class="lineCov">    1005280 :    input  logic        scan_mode</span></a>
<a name="2753"><span class="lineNum">    2753 </span>            :    );</a>
<a name="2754"><span class="lineNum">    2754 </span>            :    localparam MITCTL_ENABLE             = 0;</a>
<a name="2755"><span class="lineNum">    2755 </span>            :    localparam MITCTL_ENABLE_HALTED      = 1;</a>
<a name="2756"><span class="lineNum">    2756 </span>            :    localparam MITCTL_ENABLE_PAUSED      = 2;</a>
<a name="2757"><span class="lineNum">    2757 </span>            : </a>
<a name="2758"><span class="lineNum">    2758 </span><span class="lineCov">      32887 :    logic [31:0] mitcnt0_ns, mitcnt0, mitcnt1_ns, mitcnt1, mitb0, mitb1, mitb0_b, mitb1_b, mitcnt0_inc, mitcnt1_inc;</span></a>
<a name="2759"><span class="lineNum">    2759 </span><span class="lineNoCov">          0 :    logic [2:0] mitctl0_ns, mitctl0;</span></a>
<a name="2760"><span class="lineNum">    2760 </span><span class="lineNoCov">          0 :    logic [3:0] mitctl1_ns, mitctl1;</span></a>
<a name="2761"><span class="lineNum">    2761 </span><span class="lineNoCov">          0 :    logic wr_mitcnt0_r, wr_mitcnt1_r, wr_mitb0_r, wr_mitb1_r, wr_mitctl0_r, wr_mitctl1_r;</span></a>
<a name="2762"><span class="lineNum">    2762 </span><span class="lineCov">        162 :    logic mitcnt0_inc_ok, mitcnt1_inc_ok;</span></a>
<a name="2763"><span class="lineNum">    2763 </span><span class="lineCov">     131709 :    logic mitcnt0_inc_cout, mitcnt1_inc_cout;</span></a>
<a name="2764"><span class="lineNum">    2764 </span><span class="lineNoCov">          0 :  logic mit0_match_ns;</span></a>
<a name="2765"><span class="lineNum">    2765 </span><span class="lineNoCov">          0 :  logic mit1_match_ns;</span></a>
<a name="2766"><span class="lineNum">    2766 </span><span class="lineNoCov">          0 :  logic mitctl0_0_b_ns;</span></a>
<a name="2767"><span class="lineNum">    2767 </span><span class="lineNoCov">          0 :  logic mitctl0_0_b;</span></a>
<a name="2768"><span class="lineNum">    2768 </span><span class="lineNoCov">          0 :  logic mitctl1_0_b_ns;</span></a>
<a name="2769"><span class="lineNum">    2769 </span><span class="lineNoCov">          0 :  logic mitctl1_0_b;</span></a>
<a name="2770"><span class="lineNum">    2770 </span>            : </a>
<a name="2771"><span class="lineNum">    2771 </span>            :    assign mit0_match_ns = (mitcnt0[31:0] &gt;= mitb0[31:0]);</a>
<a name="2772"><span class="lineNum">    2772 </span>            :    assign mit1_match_ns = (mitcnt1[31:0] &gt;= mitb1[31:0]);</a>
<a name="2773"><span class="lineNum">    2773 </span>            : </a>
<a name="2774"><span class="lineNum">    2774 </span>            :    assign dec_timer_t0_pulse = mit0_match_ns;</a>
<a name="2775"><span class="lineNum">    2775 </span>            :    assign dec_timer_t1_pulse = mit1_match_ns;</a>
<a name="2776"><span class="lineNum">    2776 </span>            :    // ----------------------------------------------------------------------</a>
<a name="2777"><span class="lineNum">    2777 </span>            :    // MITCNT0 (RW)</a>
<a name="2778"><span class="lineNum">    2778 </span>            :    // [31:0] : Internal Timer Counter 0</a>
<a name="2779"><span class="lineNum">    2779 </span>            : </a>
<a name="2780"><span class="lineNum">    2780 </span>            :    localparam MITCNT0       = 12'h7d2;</a>
<a name="2781"><span class="lineNum">    2781 </span>            : </a>
<a name="2782"><span class="lineNum">    2782 </span>            :    assign wr_mitcnt0_r = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MITCNT0);</a>
<a name="2783"><span class="lineNum">    2783 </span>            : </a>
<a name="2784"><span class="lineNum">    2784 </span>            :    assign mitcnt0_inc_ok = mitctl0[MITCTL_ENABLE] &amp; (~dec_pause_state | mitctl0[MITCTL_ENABLE_PAUSED]) &amp; (~dec_tlu_pmu_fw_halted | mitctl0[MITCTL_ENABLE_HALTED]) &amp; ~internal_dbg_halt_timers;</a>
<a name="2785"><span class="lineNum">    2785 </span>            : </a>
<a name="2786"><span class="lineNum">    2786 </span>            :    assign {mitcnt0_inc_cout, mitcnt0_inc[7:0]} = mitcnt0[7:0] + {7'b0, 1'b1};</a>
<a name="2787"><span class="lineNum">    2787 </span>            :    assign mitcnt0_inc[31:8] = mitcnt0[31:8] + {23'b0, mitcnt0_inc_cout};</a>
<a name="2788"><span class="lineNum">    2788 </span>            : </a>
<a name="2789"><span class="lineNum">    2789 </span>            :    assign mitcnt0_ns[31:0]  = wr_mitcnt0_r ? dec_csr_wrdata_r[31:0] : mit0_match_ns ? 'b0 : mitcnt0_inc[31:0];</a>
<a name="2790"><span class="lineNum">    2790 </span>            : </a>
<a name="2791"><span class="lineNum">    2791 </span>            :    rvdffe #(24) mitcnt0_ffb      (.*, .clk(free_l2clk), .en(wr_mitcnt0_r | (mitcnt0_inc_ok &amp; mitcnt0_inc_cout) | mit0_match_ns), .din(mitcnt0_ns[31:8]), .dout(mitcnt0[31:8]));</a>
<a name="2792"><span class="lineNum">    2792 </span>            :    rvdffe #(8)  mitcnt0_ffa      (.*, .clk(free_l2clk), .en(wr_mitcnt0_r | mitcnt0_inc_ok | mit0_match_ns),                       .din(mitcnt0_ns[7:0]), .dout(mitcnt0[7:0]));</a>
<a name="2793"><span class="lineNum">    2793 </span>            : </a>
<a name="2794"><span class="lineNum">    2794 </span>            :    // ----------------------------------------------------------------------</a>
<a name="2795"><span class="lineNum">    2795 </span>            :    // MITCNT1 (RW)</a>
<a name="2796"><span class="lineNum">    2796 </span>            :    // [31:0] : Internal Timer Counter 0</a>
<a name="2797"><span class="lineNum">    2797 </span>            : </a>
<a name="2798"><span class="lineNum">    2798 </span>            :    localparam MITCNT1       = 12'h7d5;</a>
<a name="2799"><span class="lineNum">    2799 </span>            : </a>
<a name="2800"><span class="lineNum">    2800 </span>            :    assign wr_mitcnt1_r = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MITCNT1);</a>
<a name="2801"><span class="lineNum">    2801 </span>            : </a>
<a name="2802"><span class="lineNum">    2802 </span>            :    assign mitcnt1_inc_ok = mitctl1[MITCTL_ENABLE] &amp;</a>
<a name="2803"><span class="lineNum">    2803 </span>            :                            (~dec_pause_state | mitctl1[MITCTL_ENABLE_PAUSED]) &amp;</a>
<a name="2804"><span class="lineNum">    2804 </span>            :                            (~dec_tlu_pmu_fw_halted | mitctl1[MITCTL_ENABLE_HALTED]) &amp;</a>
<a name="2805"><span class="lineNum">    2805 </span>            :                            ~internal_dbg_halt_timers &amp;</a>
<a name="2806"><span class="lineNum">    2806 </span>            :                            (~mitctl1[3] | mit0_match_ns);</a>
<a name="2807"><span class="lineNum">    2807 </span>            : </a>
<a name="2808"><span class="lineNum">    2808 </span>            :    // only inc MITCNT1 if not cascaded with 0, or if 0 overflows</a>
<a name="2809"><span class="lineNum">    2809 </span>            :    assign {mitcnt1_inc_cout, mitcnt1_inc[7:0]} = mitcnt1[7:0] + {7'b0, 1'b1};</a>
<a name="2810"><span class="lineNum">    2810 </span>            :    assign mitcnt1_inc[31:8] = mitcnt1[31:8] + {23'b0, mitcnt1_inc_cout};</a>
<a name="2811"><span class="lineNum">    2811 </span>            : </a>
<a name="2812"><span class="lineNum">    2812 </span>            :    assign mitcnt1_ns[31:0]  = wr_mitcnt1_r ? dec_csr_wrdata_r[31:0] : mit1_match_ns ? 'b0 : mitcnt1_inc[31:0];</a>
<a name="2813"><span class="lineNum">    2813 </span>            : </a>
<a name="2814"><span class="lineNum">    2814 </span>            :    rvdffe #(24) mitcnt1_ffb      (.*, .clk(free_l2clk), .en(wr_mitcnt1_r | (mitcnt1_inc_ok &amp; mitcnt1_inc_cout) | mit1_match_ns), .din(mitcnt1_ns[31:8]), .dout(mitcnt1[31:8]));</a>
<a name="2815"><span class="lineNum">    2815 </span>            :    rvdffe #(8)  mitcnt1_ffa      (.*, .clk(free_l2clk), .en(wr_mitcnt1_r | mitcnt1_inc_ok | mit1_match_ns),                       .din(mitcnt1_ns[7:0]), .dout(mitcnt1[7:0]));</a>
<a name="2816"><span class="lineNum">    2816 </span>            : </a>
<a name="2817"><span class="lineNum">    2817 </span>            : </a>
<a name="2818"><span class="lineNum">    2818 </span>            :    // ----------------------------------------------------------------------</a>
<a name="2819"><span class="lineNum">    2819 </span>            :    // MITB0 (RW)</a>
<a name="2820"><span class="lineNum">    2820 </span>            :    // [31:0] : Internal Timer Bound 0</a>
<a name="2821"><span class="lineNum">    2821 </span>            : </a>
<a name="2822"><span class="lineNum">    2822 </span>            :    localparam MITB0         = 12'h7d3;</a>
<a name="2823"><span class="lineNum">    2823 </span>            : </a>
<a name="2824"><span class="lineNum">    2824 </span>            :    assign wr_mitb0_r = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MITB0);</a>
<a name="2825"><span class="lineNum">    2825 </span>            : </a>
<a name="2826"><span class="lineNum">    2826 </span>            :    rvdffe #(32) mitb0_ff      (.*, .en(wr_mitb0_r), .din(~dec_csr_wrdata_r[31:0]), .dout(mitb0_b[31:0]));</a>
<a name="2827"><span class="lineNum">    2827 </span>            :    assign mitb0[31:0] = ~mitb0_b[31:0];</a>
<a name="2828"><span class="lineNum">    2828 </span>            : </a>
<a name="2829"><span class="lineNum">    2829 </span>            :    // ----------------------------------------------------------------------</a>
<a name="2830"><span class="lineNum">    2830 </span>            :    // MITB1 (RW)</a>
<a name="2831"><span class="lineNum">    2831 </span>            :    // [31:0] : Internal Timer Bound 1</a>
<a name="2832"><span class="lineNum">    2832 </span>            : </a>
<a name="2833"><span class="lineNum">    2833 </span>            :    localparam MITB1         = 12'h7d6;</a>
<a name="2834"><span class="lineNum">    2834 </span>            : </a>
<a name="2835"><span class="lineNum">    2835 </span>            :    assign wr_mitb1_r = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MITB1);</a>
<a name="2836"><span class="lineNum">    2836 </span>            : </a>
<a name="2837"><span class="lineNum">    2837 </span>            :    rvdffe #(32) mitb1_ff      (.*, .en(wr_mitb1_r), .din(~dec_csr_wrdata_r[31:0]), .dout(mitb1_b[31:0]));</a>
<a name="2838"><span class="lineNum">    2838 </span>            :    assign mitb1[31:0] = ~mitb1_b[31:0];</a>
<a name="2839"><span class="lineNum">    2839 </span>            : </a>
<a name="2840"><span class="lineNum">    2840 </span>            :    // ----------------------------------------------------------------------</a>
<a name="2841"><span class="lineNum">    2841 </span>            :    // MITCTL0 (RW) Internal Timer Ctl 0</a>
<a name="2842"><span class="lineNum">    2842 </span>            :    // [31:3] : Reserved, reads 0x0</a>
<a name="2843"><span class="lineNum">    2843 </span>            :    // [2]    : Enable while PAUSEd</a>
<a name="2844"><span class="lineNum">    2844 </span>            :    // [1]    : Enable while HALTed</a>
<a name="2845"><span class="lineNum">    2845 </span>            :    // [0]    : Enable (resets to 0x1)</a>
<a name="2846"><span class="lineNum">    2846 </span>            : </a>
<a name="2847"><span class="lineNum">    2847 </span>            :    localparam MITCTL0       = 12'h7d4;</a>
<a name="2848"><span class="lineNum">    2848 </span>            : </a>
<a name="2849"><span class="lineNum">    2849 </span>            :    assign wr_mitctl0_r = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MITCTL0);</a>
<a name="2850"><span class="lineNum">    2850 </span>            :    assign mitctl0_ns[2:0] = wr_mitctl0_r ? {dec_csr_wrdata_r[2:0]} : {mitctl0[2:0]};</a>
<a name="2851"><span class="lineNum">    2851 </span>            : </a>
<a name="2852"><span class="lineNum">    2852 </span>            :    assign mitctl0_0_b_ns = ~mitctl0_ns[0];</a>
<a name="2853"><span class="lineNum">    2853 </span>            :    rvdffs #(3) mitctl0_ff      (.*, .clk(csr_wr_clk), .en(wr_mitctl0_r), .din({mitctl0_ns[2:1], mitctl0_0_b_ns}), .dout({mitctl0[2:1], mitctl0_0_b}));</a>
<a name="2854"><span class="lineNum">    2854 </span>            :    assign mitctl0[0] = ~mitctl0_0_b;</a>
<a name="2855"><span class="lineNum">    2855 </span>            : </a>
<a name="2856"><span class="lineNum">    2856 </span>            :    // ----------------------------------------------------------------------</a>
<a name="2857"><span class="lineNum">    2857 </span>            :    // MITCTL1 (RW) Internal Timer Ctl 1</a>
<a name="2858"><span class="lineNum">    2858 </span>            :    // [31:4] : Reserved, reads 0x0</a>
<a name="2859"><span class="lineNum">    2859 </span>            :    // [3]    : Cascade</a>
<a name="2860"><span class="lineNum">    2860 </span>            :    // [2]    : Enable while PAUSEd</a>
<a name="2861"><span class="lineNum">    2861 </span>            :    // [1]    : Enable while HALTed</a>
<a name="2862"><span class="lineNum">    2862 </span>            :    // [0]    : Enable (resets to 0x1)</a>
<a name="2863"><span class="lineNum">    2863 </span>            : </a>
<a name="2864"><span class="lineNum">    2864 </span>            :    localparam MITCTL1       = 12'h7d7;</a>
<a name="2865"><span class="lineNum">    2865 </span>            : </a>
<a name="2866"><span class="lineNum">    2866 </span>            :    assign wr_mitctl1_r = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MITCTL1);</a>
<a name="2867"><span class="lineNum">    2867 </span>            :    assign mitctl1_ns[3:0] = wr_mitctl1_r ? {dec_csr_wrdata_r[3:0]} : {mitctl1[3:0]};</a>
<a name="2868"><span class="lineNum">    2868 </span>            : </a>
<a name="2869"><span class="lineNum">    2869 </span>            :    assign mitctl1_0_b_ns = ~mitctl1_ns[0];</a>
<a name="2870"><span class="lineNum">    2870 </span>            :    rvdffs #(4) mitctl1_ff      (.*, .clk(csr_wr_clk), .en(wr_mitctl1_r), .din({mitctl1_ns[3:1], mitctl1_0_b_ns}), .dout({mitctl1[3:1], mitctl1_0_b}));</a>
<a name="2871"><span class="lineNum">    2871 </span>            :    assign mitctl1[0] = ~mitctl1_0_b;</a>
<a name="2872"><span class="lineNum">    2872 </span>            :    assign dec_timer_read_d = csr_mitcnt1 | csr_mitcnt0 | csr_mitb1 | csr_mitb0 | csr_mitctl0 | csr_mitctl1;</a>
<a name="2873"><span class="lineNum">    2873 </span>            :    assign dec_timer_rddata_d[31:0] = ( ({32{csr_mitcnt0}}      &amp; mitcnt0[31:0]) |</a>
<a name="2874"><span class="lineNum">    2874 </span>            :                                        ({32{csr_mitcnt1}}      &amp; mitcnt1[31:0]) |</a>
<a name="2875"><span class="lineNum">    2875 </span>            :                                        ({32{csr_mitb0}}        &amp; mitb0[31:0]) |</a>
<a name="2876"><span class="lineNum">    2876 </span>            :                                        ({32{csr_mitb1}}        &amp; mitb1[31:0]) |</a>
<a name="2877"><span class="lineNum">    2877 </span>            :                                        ({32{csr_mitctl0}}      &amp; {29'b0, mitctl0[2:0]}) |</a>
<a name="2878"><span class="lineNum">    2878 </span>            :                                        ({32{csr_mitctl1}}      &amp; {28'b0, mitctl1[3:0]})</a>
<a name="2879"><span class="lineNum">    2879 </span>            :                                        );</a>
<a name="2880"><span class="lineNum">    2880 </span>            : </a>
<a name="2881"><span class="lineNum">    2881 </span>            : </a>
<a name="2882"><span class="lineNum">    2882 </span>            : endmodule // dec_timer_ctl</a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="https://github.com/linux-test-project/lcov" target="_parent">LCOV version 1.16</a></td></tr>
  </table>
  <br>

</body>
</html>
