
Teste_led_GRB.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000a14  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000b20  08000b28  00010b28  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .init_array   00000004  08000b20  08000b20  00010b20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08000b24  08000b24  00010b24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000000  20000000  20000000  00010b28  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000001c  20000000  08000b28  00020000  2**2
                  ALLOC
  7 ._user_heap_stack 00000100  2000001c  08000b28  0002001c  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00010b28  2**0
                  CONTENTS, READONLY
  9 .debug_info   000038a5  00000000  00000000  00010b51  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00000906  00000000  00000000  000143f6  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 000005b8  00000000  00000000  00014d00  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000550  00000000  00000000  000152b8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00001bc7  00000000  00000000  00015808  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00001773  00000000  00000000  000173cf  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  00018b42  2**0
                  CONTENTS, READONLY
 16 .debug_frame  0000189c  00000000  00000000  00018bc0  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .stabstr      0000003f  00000000  00000000  0001a45c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000000 	.word	0x20000000
 8000128:	00000000 	.word	0x00000000
 800012c:	08000b08 	.word	0x08000b08

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000004 	.word	0x20000004
 8000148:	08000b08 	.word	0x08000b08

0800014c <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that
  *         contains the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 800014c:	b480      	push	{r7}
 800014e:	b089      	sub	sp, #36	; 0x24
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
 8000154:	6039      	str	r1, [r7, #0]
  uint32_t currentmode = 0x00, currentpin = 0x00, pinpos = 0x00, pos = 0x00;
 8000156:	2300      	movs	r3, #0
 8000158:	61fb      	str	r3, [r7, #28]
 800015a:	2300      	movs	r3, #0
 800015c:	613b      	str	r3, [r7, #16]
 800015e:	2300      	movs	r3, #0
 8000160:	61bb      	str	r3, [r7, #24]
 8000162:	2300      	movs	r3, #0
 8000164:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg = 0x00, pinmask = 0x00;
 8000166:	2300      	movs	r3, #0
 8000168:	617b      	str	r3, [r7, #20]
 800016a:	2300      	movs	r3, #0
 800016c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x0F);
 800016e:	683b      	ldr	r3, [r7, #0]
 8000170:	78db      	ldrb	r3, [r3, #3]
 8000172:	f003 030f 	and.w	r3, r3, #15
 8000176:	61fb      	str	r3, [r7, #28]
  if ((((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x10)) != 0x00)
 8000178:	683b      	ldr	r3, [r7, #0]
 800017a:	78db      	ldrb	r3, [r3, #3]
 800017c:	f003 0310 	and.w	r3, r3, #16
 8000180:	2b00      	cmp	r3, #0
 8000182:	d005      	beq.n	8000190 <GPIO_Init+0x44>
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (uint32_t)GPIO_InitStruct->GPIO_Speed;
 8000184:	683b      	ldr	r3, [r7, #0]
 8000186:	789b      	ldrb	r3, [r3, #2]
 8000188:	461a      	mov	r2, r3
 800018a:	69fb      	ldr	r3, [r7, #28]
 800018c:	4313      	orrs	r3, r2
 800018e:	61fb      	str	r3, [r7, #28]
  }
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
 8000190:	683b      	ldr	r3, [r7, #0]
 8000192:	881b      	ldrh	r3, [r3, #0]
 8000194:	b2db      	uxtb	r3, r3
 8000196:	2b00      	cmp	r3, #0
 8000198:	d044      	beq.n	8000224 <GPIO_Init+0xd8>
  {
    tmpreg = GPIOx->CRL;
 800019a:	687b      	ldr	r3, [r7, #4]
 800019c:	681b      	ldr	r3, [r3, #0]
 800019e:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 80001a0:	2300      	movs	r3, #0
 80001a2:	61bb      	str	r3, [r7, #24]
 80001a4:	e038      	b.n	8000218 <GPIO_Init+0xcc>
    {
      pos = ((uint32_t)0x01) << pinpos;
 80001a6:	2201      	movs	r2, #1
 80001a8:	69bb      	ldr	r3, [r7, #24]
 80001aa:	fa02 f303 	lsl.w	r3, r2, r3
 80001ae:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 80001b0:	683b      	ldr	r3, [r7, #0]
 80001b2:	881b      	ldrh	r3, [r3, #0]
 80001b4:	461a      	mov	r2, r3
 80001b6:	68fb      	ldr	r3, [r7, #12]
 80001b8:	4013      	ands	r3, r2
 80001ba:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 80001bc:	693a      	ldr	r2, [r7, #16]
 80001be:	68fb      	ldr	r3, [r7, #12]
 80001c0:	429a      	cmp	r2, r3
 80001c2:	d126      	bne.n	8000212 <GPIO_Init+0xc6>
      {
        pos = pinpos << 2;
 80001c4:	69bb      	ldr	r3, [r7, #24]
 80001c6:	009b      	lsls	r3, r3, #2
 80001c8:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 80001ca:	220f      	movs	r2, #15
 80001cc:	68fb      	ldr	r3, [r7, #12]
 80001ce:	fa02 f303 	lsl.w	r3, r2, r3
 80001d2:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 80001d4:	68bb      	ldr	r3, [r7, #8]
 80001d6:	43db      	mvns	r3, r3
 80001d8:	697a      	ldr	r2, [r7, #20]
 80001da:	4013      	ands	r3, r2
 80001dc:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 80001de:	69fa      	ldr	r2, [r7, #28]
 80001e0:	68fb      	ldr	r3, [r7, #12]
 80001e2:	fa02 f303 	lsl.w	r3, r2, r3
 80001e6:	697a      	ldr	r2, [r7, #20]
 80001e8:	4313      	orrs	r3, r2
 80001ea:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 80001ec:	683b      	ldr	r3, [r7, #0]
 80001ee:	78db      	ldrb	r3, [r3, #3]
 80001f0:	2b28      	cmp	r3, #40	; 0x28
 80001f2:	d105      	bne.n	8000200 <GPIO_Init+0xb4>
        {
          GPIOx->BRR = (((uint32_t)0x01) << pinpos);
 80001f4:	2201      	movs	r2, #1
 80001f6:	69bb      	ldr	r3, [r7, #24]
 80001f8:	409a      	lsls	r2, r3
 80001fa:	687b      	ldr	r3, [r7, #4]
 80001fc:	615a      	str	r2, [r3, #20]
 80001fe:	e008      	b.n	8000212 <GPIO_Init+0xc6>
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8000200:	683b      	ldr	r3, [r7, #0]
 8000202:	78db      	ldrb	r3, [r3, #3]
 8000204:	2b48      	cmp	r3, #72	; 0x48
 8000206:	d104      	bne.n	8000212 <GPIO_Init+0xc6>
          {
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
 8000208:	2201      	movs	r2, #1
 800020a:	69bb      	ldr	r3, [r7, #24]
 800020c:	409a      	lsls	r2, r3
 800020e:	687b      	ldr	r3, [r7, #4]
 8000210:	611a      	str	r2, [r3, #16]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8000212:	69bb      	ldr	r3, [r7, #24]
 8000214:	3301      	adds	r3, #1
 8000216:	61bb      	str	r3, [r7, #24]
 8000218:	69bb      	ldr	r3, [r7, #24]
 800021a:	2b07      	cmp	r3, #7
 800021c:	d9c3      	bls.n	80001a6 <GPIO_Init+0x5a>
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
 800021e:	687b      	ldr	r3, [r7, #4]
 8000220:	697a      	ldr	r2, [r7, #20]
 8000222:	601a      	str	r2, [r3, #0]
  }
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
 8000224:	683b      	ldr	r3, [r7, #0]
 8000226:	881b      	ldrh	r3, [r3, #0]
 8000228:	2bff      	cmp	r3, #255	; 0xff
 800022a:	d946      	bls.n	80002ba <GPIO_Init+0x16e>
  {
    tmpreg = GPIOx->CRH;
 800022c:	687b      	ldr	r3, [r7, #4]
 800022e:	685b      	ldr	r3, [r3, #4]
 8000230:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8000232:	2300      	movs	r3, #0
 8000234:	61bb      	str	r3, [r7, #24]
 8000236:	e03a      	b.n	80002ae <GPIO_Init+0x162>
    {
      pos = (((uint32_t)0x01) << (pinpos + 0x08));
 8000238:	69bb      	ldr	r3, [r7, #24]
 800023a:	3308      	adds	r3, #8
 800023c:	2201      	movs	r2, #1
 800023e:	fa02 f303 	lsl.w	r3, r2, r3
 8000242:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
 8000244:	683b      	ldr	r3, [r7, #0]
 8000246:	881b      	ldrh	r3, [r3, #0]
 8000248:	461a      	mov	r2, r3
 800024a:	68fb      	ldr	r3, [r7, #12]
 800024c:	4013      	ands	r3, r2
 800024e:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 8000250:	693a      	ldr	r2, [r7, #16]
 8000252:	68fb      	ldr	r3, [r7, #12]
 8000254:	429a      	cmp	r2, r3
 8000256:	d127      	bne.n	80002a8 <GPIO_Init+0x15c>
      {
        pos = pinpos << 2;
 8000258:	69bb      	ldr	r3, [r7, #24]
 800025a:	009b      	lsls	r3, r3, #2
 800025c:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 800025e:	220f      	movs	r2, #15
 8000260:	68fb      	ldr	r3, [r7, #12]
 8000262:	fa02 f303 	lsl.w	r3, r2, r3
 8000266:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 8000268:	68bb      	ldr	r3, [r7, #8]
 800026a:	43db      	mvns	r3, r3
 800026c:	697a      	ldr	r2, [r7, #20]
 800026e:	4013      	ands	r3, r2
 8000270:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8000272:	69fa      	ldr	r2, [r7, #28]
 8000274:	68fb      	ldr	r3, [r7, #12]
 8000276:	fa02 f303 	lsl.w	r3, r2, r3
 800027a:	697a      	ldr	r2, [r7, #20]
 800027c:	4313      	orrs	r3, r2
 800027e:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8000280:	683b      	ldr	r3, [r7, #0]
 8000282:	78db      	ldrb	r3, [r3, #3]
 8000284:	2b28      	cmp	r3, #40	; 0x28
 8000286:	d105      	bne.n	8000294 <GPIO_Init+0x148>
        {
          GPIOx->BRR = (((uint32_t)0x01) << (pinpos + 0x08));
 8000288:	69bb      	ldr	r3, [r7, #24]
 800028a:	3308      	adds	r3, #8
 800028c:	2201      	movs	r2, #1
 800028e:	409a      	lsls	r2, r3
 8000290:	687b      	ldr	r3, [r7, #4]
 8000292:	615a      	str	r2, [r3, #20]
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8000294:	683b      	ldr	r3, [r7, #0]
 8000296:	78db      	ldrb	r3, [r3, #3]
 8000298:	2b48      	cmp	r3, #72	; 0x48
 800029a:	d105      	bne.n	80002a8 <GPIO_Init+0x15c>
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
 800029c:	69bb      	ldr	r3, [r7, #24]
 800029e:	3308      	adds	r3, #8
 80002a0:	2201      	movs	r2, #1
 80002a2:	409a      	lsls	r2, r3
 80002a4:	687b      	ldr	r3, [r7, #4]
 80002a6:	611a      	str	r2, [r3, #16]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 80002a8:	69bb      	ldr	r3, [r7, #24]
 80002aa:	3301      	adds	r3, #1
 80002ac:	61bb      	str	r3, [r7, #24]
 80002ae:	69bb      	ldr	r3, [r7, #24]
 80002b0:	2b07      	cmp	r3, #7
 80002b2:	d9c1      	bls.n	8000238 <GPIO_Init+0xec>
        }
      }
    }
    GPIOx->CRH = tmpreg;
 80002b4:	687b      	ldr	r3, [r7, #4]
 80002b6:	697a      	ldr	r2, [r7, #20]
 80002b8:	605a      	str	r2, [r3, #4]
  }
}
 80002ba:	bf00      	nop
 80002bc:	3724      	adds	r7, #36	; 0x24
 80002be:	46bd      	mov	sp, r7
 80002c0:	bc80      	pop	{r7}
 80002c2:	4770      	bx	lr

080002c4 <GPIO_SetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *   This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80002c4:	b480      	push	{r7}
 80002c6:	b083      	sub	sp, #12
 80002c8:	af00      	add	r7, sp, #0
 80002ca:	6078      	str	r0, [r7, #4]
 80002cc:	460b      	mov	r3, r1
 80002ce:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BSRR = GPIO_Pin;
 80002d0:	887a      	ldrh	r2, [r7, #2]
 80002d2:	687b      	ldr	r3, [r7, #4]
 80002d4:	611a      	str	r2, [r3, #16]
}
 80002d6:	bf00      	nop
 80002d8:	370c      	adds	r7, #12
 80002da:	46bd      	mov	sp, r7
 80002dc:	bc80      	pop	{r7}
 80002de:	4770      	bx	lr

080002e0 <GPIO_ResetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *   This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80002e0:	b480      	push	{r7}
 80002e2:	b083      	sub	sp, #12
 80002e4:	af00      	add	r7, sp, #0
 80002e6:	6078      	str	r0, [r7, #4]
 80002e8:	460b      	mov	r3, r1
 80002ea:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BRR = GPIO_Pin;
 80002ec:	887a      	ldrh	r2, [r7, #2]
 80002ee:	687b      	ldr	r3, [r7, #4]
 80002f0:	615a      	str	r2, [r3, #20]
}
 80002f2:	bf00      	nop
 80002f4:	370c      	adds	r7, #12
 80002f6:	46bd      	mov	sp, r7
 80002f8:	bc80      	pop	{r7}
 80002fa:	4770      	bx	lr

080002fc <RCC_DeInit>:
  * @brief  Resets the RCC clock configuration to the default reset state.
  * @param  None
  * @retval None
  */
void RCC_DeInit(void)
{
 80002fc:	b480      	push	{r7}
 80002fe:	af00      	add	r7, sp, #0
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000300:	4a13      	ldr	r2, [pc, #76]	; (8000350 <RCC_DeInit+0x54>)
 8000302:	4b13      	ldr	r3, [pc, #76]	; (8000350 <RCC_DeInit+0x54>)
 8000304:	681b      	ldr	r3, [r3, #0]
 8000306:	f043 0301 	orr.w	r3, r3, #1
 800030a:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 800030c:	4910      	ldr	r1, [pc, #64]	; (8000350 <RCC_DeInit+0x54>)
 800030e:	4b10      	ldr	r3, [pc, #64]	; (8000350 <RCC_DeInit+0x54>)
 8000310:	685a      	ldr	r2, [r3, #4]
 8000312:	4b10      	ldr	r3, [pc, #64]	; (8000354 <RCC_DeInit+0x58>)
 8000314:	4013      	ands	r3, r2
 8000316:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F10X_CL */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000318:	4a0d      	ldr	r2, [pc, #52]	; (8000350 <RCC_DeInit+0x54>)
 800031a:	4b0d      	ldr	r3, [pc, #52]	; (8000350 <RCC_DeInit+0x54>)
 800031c:	681b      	ldr	r3, [r3, #0]
 800031e:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000322:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000326:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000328:	4a09      	ldr	r2, [pc, #36]	; (8000350 <RCC_DeInit+0x54>)
 800032a:	4b09      	ldr	r3, [pc, #36]	; (8000350 <RCC_DeInit+0x54>)
 800032c:	681b      	ldr	r3, [r3, #0]
 800032e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000332:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8000334:	4a06      	ldr	r2, [pc, #24]	; (8000350 <RCC_DeInit+0x54>)
 8000336:	4b06      	ldr	r3, [pc, #24]	; (8000350 <RCC_DeInit+0x54>)
 8000338:	685b      	ldr	r3, [r3, #4]
 800033a:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 800033e:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 8000340:	4b03      	ldr	r3, [pc, #12]	; (8000350 <RCC_DeInit+0x54>)
 8000342:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8000346:	609a      	str	r2, [r3, #8]
#endif /* STM32F10X_CL */

}
 8000348:	bf00      	nop
 800034a:	46bd      	mov	sp, r7
 800034c:	bc80      	pop	{r7}
 800034e:	4770      	bx	lr
 8000350:	40021000 	.word	0x40021000
 8000354:	f8ff0000 	.word	0xf8ff0000

08000358 <RCC_HSEConfig>:
  *     @arg RCC_HSE_ON: HSE oscillator ON
  *     @arg RCC_HSE_Bypass: HSE oscillator bypassed with external clock
  * @retval None
  */
void RCC_HSEConfig(uint32_t RCC_HSE)
{
 8000358:	b480      	push	{r7}
 800035a:	b083      	sub	sp, #12
 800035c:	af00      	add	r7, sp, #0
 800035e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));
  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  /* Reset HSEON bit */
  RCC->CR &= CR_HSEON_Reset;
 8000360:	4a13      	ldr	r2, [pc, #76]	; (80003b0 <RCC_HSEConfig+0x58>)
 8000362:	4b13      	ldr	r3, [pc, #76]	; (80003b0 <RCC_HSEConfig+0x58>)
 8000364:	681b      	ldr	r3, [r3, #0]
 8000366:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800036a:	6013      	str	r3, [r2, #0]
  /* Reset HSEBYP bit */
  RCC->CR &= CR_HSEBYP_Reset;
 800036c:	4a10      	ldr	r2, [pc, #64]	; (80003b0 <RCC_HSEConfig+0x58>)
 800036e:	4b10      	ldr	r3, [pc, #64]	; (80003b0 <RCC_HSEConfig+0x58>)
 8000370:	681b      	ldr	r3, [r3, #0]
 8000372:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000376:	6013      	str	r3, [r2, #0]
  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
 8000378:	687b      	ldr	r3, [r7, #4]
 800037a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800037e:	d003      	beq.n	8000388 <RCC_HSEConfig+0x30>
 8000380:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8000384:	d007      	beq.n	8000396 <RCC_HSEConfig+0x3e>
      /* Set HSEBYP and HSEON bits */
      RCC->CR |= CR_HSEBYP_Set | CR_HSEON_Set;
      break;
      
    default:
      break;
 8000386:	e00d      	b.n	80003a4 <RCC_HSEConfig+0x4c>
      RCC->CR |= CR_HSEON_Set;
 8000388:	4a09      	ldr	r2, [pc, #36]	; (80003b0 <RCC_HSEConfig+0x58>)
 800038a:	4b09      	ldr	r3, [pc, #36]	; (80003b0 <RCC_HSEConfig+0x58>)
 800038c:	681b      	ldr	r3, [r3, #0]
 800038e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000392:	6013      	str	r3, [r2, #0]
      break;
 8000394:	e006      	b.n	80003a4 <RCC_HSEConfig+0x4c>
      RCC->CR |= CR_HSEBYP_Set | CR_HSEON_Set;
 8000396:	4a06      	ldr	r2, [pc, #24]	; (80003b0 <RCC_HSEConfig+0x58>)
 8000398:	4b05      	ldr	r3, [pc, #20]	; (80003b0 <RCC_HSEConfig+0x58>)
 800039a:	681b      	ldr	r3, [r3, #0]
 800039c:	f443 23a0 	orr.w	r3, r3, #327680	; 0x50000
 80003a0:	6013      	str	r3, [r2, #0]
      break;
 80003a2:	bf00      	nop
  }
}
 80003a4:	bf00      	nop
 80003a6:	370c      	adds	r7, #12
 80003a8:	46bd      	mov	sp, r7
 80003aa:	bc80      	pop	{r7}
 80003ac:	4770      	bx	lr
 80003ae:	bf00      	nop
 80003b0:	40021000 	.word	0x40021000

080003b4 <RCC_WaitForHSEStartUp>:
  * @retval An ErrorStatus enumuration value:
  * - SUCCESS: HSE oscillator is stable and ready to use
  * - ERROR: HSE oscillator not yet ready
  */
ErrorStatus RCC_WaitForHSEStartUp(void)
{
 80003b4:	b580      	push	{r7, lr}
 80003b6:	b082      	sub	sp, #8
 80003b8:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0;
 80003ba:	2300      	movs	r3, #0
 80003bc:	603b      	str	r3, [r7, #0]
  ErrorStatus status = ERROR;
 80003be:	2300      	movs	r3, #0
 80003c0:	71fb      	strb	r3, [r7, #7]
  FlagStatus HSEStatus = RESET;
 80003c2:	2300      	movs	r3, #0
 80003c4:	71bb      	strb	r3, [r7, #6]
  
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
 80003c6:	2031      	movs	r0, #49	; 0x31
 80003c8:	f000 f904 	bl	80005d4 <RCC_GetFlagStatus>
 80003cc:	4603      	mov	r3, r0
 80003ce:	71bb      	strb	r3, [r7, #6]
    StartUpCounter++;  
 80003d0:	683b      	ldr	r3, [r7, #0]
 80003d2:	3301      	adds	r3, #1
 80003d4:	603b      	str	r3, [r7, #0]
  } while((StartUpCounter != HSE_STARTUP_TIMEOUT) && (HSEStatus == RESET));
 80003d6:	683b      	ldr	r3, [r7, #0]
 80003d8:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80003dc:	d002      	beq.n	80003e4 <RCC_WaitForHSEStartUp+0x30>
 80003de:	79bb      	ldrb	r3, [r7, #6]
 80003e0:	2b00      	cmp	r3, #0
 80003e2:	d0f0      	beq.n	80003c6 <RCC_WaitForHSEStartUp+0x12>
  
  if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
 80003e4:	2031      	movs	r0, #49	; 0x31
 80003e6:	f000 f8f5 	bl	80005d4 <RCC_GetFlagStatus>
 80003ea:	4603      	mov	r3, r0
 80003ec:	2b00      	cmp	r3, #0
 80003ee:	d002      	beq.n	80003f6 <RCC_WaitForHSEStartUp+0x42>
  {
    status = SUCCESS;
 80003f0:	2301      	movs	r3, #1
 80003f2:	71fb      	strb	r3, [r7, #7]
 80003f4:	e001      	b.n	80003fa <RCC_WaitForHSEStartUp+0x46>
  }
  else
  {
    status = ERROR;
 80003f6:	2300      	movs	r3, #0
 80003f8:	71fb      	strb	r3, [r7, #7]
  }  
  return (status);
 80003fa:	79fb      	ldrb	r3, [r7, #7]
}
 80003fc:	4618      	mov	r0, r3
 80003fe:	3708      	adds	r7, #8
 8000400:	46bd      	mov	sp, r7
 8000402:	bd80      	pop	{r7, pc}

08000404 <RCC_PLLConfig>:
  *   For @b STM32_Connectivity_line_devices, this parameter can be RCC_PLLMul_x where x:{[4,9], 6_5}
  *   For @b other_STM32_devices, this parameter can be RCC_PLLMul_x where x:[2,16]  
  * @retval None
  */
void RCC_PLLConfig(uint32_t RCC_PLLSource, uint32_t RCC_PLLMul)
{
 8000404:	b480      	push	{r7}
 8000406:	b085      	sub	sp, #20
 8000408:	af00      	add	r7, sp, #0
 800040a:	6078      	str	r0, [r7, #4]
 800040c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800040e:	2300      	movs	r3, #0
 8000410:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource));
  assert_param(IS_RCC_PLL_MUL(RCC_PLLMul));

  tmpreg = RCC->CFGR;
 8000412:	4b0a      	ldr	r3, [pc, #40]	; (800043c <RCC_PLLConfig+0x38>)
 8000414:	685b      	ldr	r3, [r3, #4]
 8000416:	60fb      	str	r3, [r7, #12]
  /* Clear PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  tmpreg &= CFGR_PLL_Mask;
 8000418:	68fb      	ldr	r3, [r7, #12]
 800041a:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 800041e:	60fb      	str	r3, [r7, #12]
  /* Set the PLL configuration bits */
  tmpreg |= RCC_PLLSource | RCC_PLLMul;
 8000420:	687a      	ldr	r2, [r7, #4]
 8000422:	683b      	ldr	r3, [r7, #0]
 8000424:	4313      	orrs	r3, r2
 8000426:	68fa      	ldr	r2, [r7, #12]
 8000428:	4313      	orrs	r3, r2
 800042a:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
 800042c:	4a03      	ldr	r2, [pc, #12]	; (800043c <RCC_PLLConfig+0x38>)
 800042e:	68fb      	ldr	r3, [r7, #12]
 8000430:	6053      	str	r3, [r2, #4]
}
 8000432:	bf00      	nop
 8000434:	3714      	adds	r7, #20
 8000436:	46bd      	mov	sp, r7
 8000438:	bc80      	pop	{r7}
 800043a:	4770      	bx	lr
 800043c:	40021000 	.word	0x40021000

08000440 <RCC_PLLCmd>:
  * @note   The PLL can not be disabled if it is used as system clock.
  * @param  NewState: new state of the PLL. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_PLLCmd(FunctionalState NewState)
{
 8000440:	b480      	push	{r7}
 8000442:	b083      	sub	sp, #12
 8000444:	af00      	add	r7, sp, #0
 8000446:	4603      	mov	r3, r0
 8000448:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CR_PLLON_BB = (uint32_t)NewState;
 800044a:	4a04      	ldr	r2, [pc, #16]	; (800045c <RCC_PLLCmd+0x1c>)
 800044c:	79fb      	ldrb	r3, [r7, #7]
 800044e:	6013      	str	r3, [r2, #0]
}
 8000450:	bf00      	nop
 8000452:	370c      	adds	r7, #12
 8000454:	46bd      	mov	sp, r7
 8000456:	bc80      	pop	{r7}
 8000458:	4770      	bx	lr
 800045a:	bf00      	nop
 800045c:	42420060 	.word	0x42420060

08000460 <RCC_SYSCLKConfig>:
  *     @arg RCC_SYSCLKSource_HSE: HSE selected as system clock
  *     @arg RCC_SYSCLKSource_PLLCLK: PLL selected as system clock
  * @retval None
  */
void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource)
{
 8000460:	b480      	push	{r7}
 8000462:	b085      	sub	sp, #20
 8000464:	af00      	add	r7, sp, #0
 8000466:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8000468:	2300      	movs	r3, #0
 800046a:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));
  tmpreg = RCC->CFGR;
 800046c:	4b09      	ldr	r3, [pc, #36]	; (8000494 <RCC_SYSCLKConfig+0x34>)
 800046e:	685b      	ldr	r3, [r3, #4]
 8000470:	60fb      	str	r3, [r7, #12]
  /* Clear SW[1:0] bits */
  tmpreg &= CFGR_SW_Mask;
 8000472:	68fb      	ldr	r3, [r7, #12]
 8000474:	f023 0303 	bic.w	r3, r3, #3
 8000478:	60fb      	str	r3, [r7, #12]
  /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
  tmpreg |= RCC_SYSCLKSource;
 800047a:	68fa      	ldr	r2, [r7, #12]
 800047c:	687b      	ldr	r3, [r7, #4]
 800047e:	4313      	orrs	r3, r2
 8000480:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8000482:	4a04      	ldr	r2, [pc, #16]	; (8000494 <RCC_SYSCLKConfig+0x34>)
 8000484:	68fb      	ldr	r3, [r7, #12]
 8000486:	6053      	str	r3, [r2, #4]
}
 8000488:	bf00      	nop
 800048a:	3714      	adds	r7, #20
 800048c:	46bd      	mov	sp, r7
 800048e:	bc80      	pop	{r7}
 8000490:	4770      	bx	lr
 8000492:	bf00      	nop
 8000494:	40021000 	.word	0x40021000

08000498 <RCC_GetSYSCLKSource>:
  *     - 0x00: HSI used as system clock
  *     - 0x04: HSE used as system clock
  *     - 0x08: PLL used as system clock
  */
uint8_t RCC_GetSYSCLKSource(void)
{
 8000498:	b480      	push	{r7}
 800049a:	af00      	add	r7, sp, #0
  return ((uint8_t)(RCC->CFGR & CFGR_SWS_Mask));
 800049c:	4b04      	ldr	r3, [pc, #16]	; (80004b0 <RCC_GetSYSCLKSource+0x18>)
 800049e:	685b      	ldr	r3, [r3, #4]
 80004a0:	b2db      	uxtb	r3, r3
 80004a2:	f003 030c 	and.w	r3, r3, #12
 80004a6:	b2db      	uxtb	r3, r3
}
 80004a8:	4618      	mov	r0, r3
 80004aa:	46bd      	mov	sp, r7
 80004ac:	bc80      	pop	{r7}
 80004ae:	4770      	bx	lr
 80004b0:	40021000 	.word	0x40021000

080004b4 <RCC_HCLKConfig>:
  *     @arg RCC_SYSCLK_Div256: AHB clock = SYSCLK/256
  *     @arg RCC_SYSCLK_Div512: AHB clock = SYSCLK/512
  * @retval None
  */
void RCC_HCLKConfig(uint32_t RCC_SYSCLK)
{
 80004b4:	b480      	push	{r7}
 80004b6:	b085      	sub	sp, #20
 80004b8:	af00      	add	r7, sp, #0
 80004ba:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 80004bc:	2300      	movs	r3, #0
 80004be:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_HCLK(RCC_SYSCLK));
  tmpreg = RCC->CFGR;
 80004c0:	4b09      	ldr	r3, [pc, #36]	; (80004e8 <RCC_HCLKConfig+0x34>)
 80004c2:	685b      	ldr	r3, [r3, #4]
 80004c4:	60fb      	str	r3, [r7, #12]
  /* Clear HPRE[3:0] bits */
  tmpreg &= CFGR_HPRE_Reset_Mask;
 80004c6:	68fb      	ldr	r3, [r7, #12]
 80004c8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80004cc:	60fb      	str	r3, [r7, #12]
  /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
  tmpreg |= RCC_SYSCLK;
 80004ce:	68fa      	ldr	r2, [r7, #12]
 80004d0:	687b      	ldr	r3, [r7, #4]
 80004d2:	4313      	orrs	r3, r2
 80004d4:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
 80004d6:	4a04      	ldr	r2, [pc, #16]	; (80004e8 <RCC_HCLKConfig+0x34>)
 80004d8:	68fb      	ldr	r3, [r7, #12]
 80004da:	6053      	str	r3, [r2, #4]
}
 80004dc:	bf00      	nop
 80004de:	3714      	adds	r7, #20
 80004e0:	46bd      	mov	sp, r7
 80004e2:	bc80      	pop	{r7}
 80004e4:	4770      	bx	lr
 80004e6:	bf00      	nop
 80004e8:	40021000 	.word	0x40021000

080004ec <RCC_PCLK1Config>:
  *     @arg RCC_HCLK_Div8: APB1 clock = HCLK/8
  *     @arg RCC_HCLK_Div16: APB1 clock = HCLK/16
  * @retval None
  */
void RCC_PCLK1Config(uint32_t RCC_HCLK)
{
 80004ec:	b480      	push	{r7}
 80004ee:	b085      	sub	sp, #20
 80004f0:	af00      	add	r7, sp, #0
 80004f2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 80004f4:	2300      	movs	r3, #0
 80004f6:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));
  tmpreg = RCC->CFGR;
 80004f8:	4b09      	ldr	r3, [pc, #36]	; (8000520 <RCC_PCLK1Config+0x34>)
 80004fa:	685b      	ldr	r3, [r3, #4]
 80004fc:	60fb      	str	r3, [r7, #12]
  /* Clear PPRE1[2:0] bits */
  tmpreg &= CFGR_PPRE1_Reset_Mask;
 80004fe:	68fb      	ldr	r3, [r7, #12]
 8000500:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000504:	60fb      	str	r3, [r7, #12]
  /* Set PPRE1[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK;
 8000506:	68fa      	ldr	r2, [r7, #12]
 8000508:	687b      	ldr	r3, [r7, #4]
 800050a:	4313      	orrs	r3, r2
 800050c:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
 800050e:	4a04      	ldr	r2, [pc, #16]	; (8000520 <RCC_PCLK1Config+0x34>)
 8000510:	68fb      	ldr	r3, [r7, #12]
 8000512:	6053      	str	r3, [r2, #4]
}
 8000514:	bf00      	nop
 8000516:	3714      	adds	r7, #20
 8000518:	46bd      	mov	sp, r7
 800051a:	bc80      	pop	{r7}
 800051c:	4770      	bx	lr
 800051e:	bf00      	nop
 8000520:	40021000 	.word	0x40021000

08000524 <RCC_PCLK2Config>:
  *     @arg RCC_HCLK_Div8: APB2 clock = HCLK/8
  *     @arg RCC_HCLK_Div16: APB2 clock = HCLK/16
  * @retval None
  */
void RCC_PCLK2Config(uint32_t RCC_HCLK)
{
 8000524:	b480      	push	{r7}
 8000526:	b085      	sub	sp, #20
 8000528:	af00      	add	r7, sp, #0
 800052a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 800052c:	2300      	movs	r3, #0
 800052e:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));
  tmpreg = RCC->CFGR;
 8000530:	4b09      	ldr	r3, [pc, #36]	; (8000558 <RCC_PCLK2Config+0x34>)
 8000532:	685b      	ldr	r3, [r3, #4]
 8000534:	60fb      	str	r3, [r7, #12]
  /* Clear PPRE2[2:0] bits */
  tmpreg &= CFGR_PPRE2_Reset_Mask;
 8000536:	68fb      	ldr	r3, [r7, #12]
 8000538:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 800053c:	60fb      	str	r3, [r7, #12]
  /* Set PPRE2[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK << 3;
 800053e:	687b      	ldr	r3, [r7, #4]
 8000540:	00db      	lsls	r3, r3, #3
 8000542:	68fa      	ldr	r2, [r7, #12]
 8000544:	4313      	orrs	r3, r2
 8000546:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8000548:	4a03      	ldr	r2, [pc, #12]	; (8000558 <RCC_PCLK2Config+0x34>)
 800054a:	68fb      	ldr	r3, [r7, #12]
 800054c:	6053      	str	r3, [r2, #4]
}
 800054e:	bf00      	nop
 8000550:	3714      	adds	r7, #20
 8000552:	46bd      	mov	sp, r7
 8000554:	bc80      	pop	{r7}
 8000556:	4770      	bx	lr
 8000558:	40021000 	.word	0x40021000

0800055c <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 800055c:	b480      	push	{r7}
 800055e:	b083      	sub	sp, #12
 8000560:	af00      	add	r7, sp, #0
 8000562:	6078      	str	r0, [r7, #4]
 8000564:	460b      	mov	r3, r1
 8000566:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000568:	78fb      	ldrb	r3, [r7, #3]
 800056a:	2b00      	cmp	r3, #0
 800056c:	d006      	beq.n	800057c <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 800056e:	4909      	ldr	r1, [pc, #36]	; (8000594 <RCC_APB2PeriphClockCmd+0x38>)
 8000570:	4b08      	ldr	r3, [pc, #32]	; (8000594 <RCC_APB2PeriphClockCmd+0x38>)
 8000572:	699a      	ldr	r2, [r3, #24]
 8000574:	687b      	ldr	r3, [r7, #4]
 8000576:	4313      	orrs	r3, r2
 8000578:	618b      	str	r3, [r1, #24]
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 800057a:	e006      	b.n	800058a <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 800057c:	4905      	ldr	r1, [pc, #20]	; (8000594 <RCC_APB2PeriphClockCmd+0x38>)
 800057e:	4b05      	ldr	r3, [pc, #20]	; (8000594 <RCC_APB2PeriphClockCmd+0x38>)
 8000580:	699a      	ldr	r2, [r3, #24]
 8000582:	687b      	ldr	r3, [r7, #4]
 8000584:	43db      	mvns	r3, r3
 8000586:	4013      	ands	r3, r2
 8000588:	618b      	str	r3, [r1, #24]
}
 800058a:	bf00      	nop
 800058c:	370c      	adds	r7, #12
 800058e:	46bd      	mov	sp, r7
 8000590:	bc80      	pop	{r7}
 8000592:	4770      	bx	lr
 8000594:	40021000 	.word	0x40021000

08000598 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8000598:	b480      	push	{r7}
 800059a:	b083      	sub	sp, #12
 800059c:	af00      	add	r7, sp, #0
 800059e:	6078      	str	r0, [r7, #4]
 80005a0:	460b      	mov	r3, r1
 80005a2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80005a4:	78fb      	ldrb	r3, [r7, #3]
 80005a6:	2b00      	cmp	r3, #0
 80005a8:	d006      	beq.n	80005b8 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 80005aa:	4909      	ldr	r1, [pc, #36]	; (80005d0 <RCC_APB1PeriphClockCmd+0x38>)
 80005ac:	4b08      	ldr	r3, [pc, #32]	; (80005d0 <RCC_APB1PeriphClockCmd+0x38>)
 80005ae:	69da      	ldr	r2, [r3, #28]
 80005b0:	687b      	ldr	r3, [r7, #4]
 80005b2:	4313      	orrs	r3, r2
 80005b4:	61cb      	str	r3, [r1, #28]
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 80005b6:	e006      	b.n	80005c6 <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 80005b8:	4905      	ldr	r1, [pc, #20]	; (80005d0 <RCC_APB1PeriphClockCmd+0x38>)
 80005ba:	4b05      	ldr	r3, [pc, #20]	; (80005d0 <RCC_APB1PeriphClockCmd+0x38>)
 80005bc:	69da      	ldr	r2, [r3, #28]
 80005be:	687b      	ldr	r3, [r7, #4]
 80005c0:	43db      	mvns	r3, r3
 80005c2:	4013      	ands	r3, r2
 80005c4:	61cb      	str	r3, [r1, #28]
}
 80005c6:	bf00      	nop
 80005c8:	370c      	adds	r7, #12
 80005ca:	46bd      	mov	sp, r7
 80005cc:	bc80      	pop	{r7}
 80005ce:	4770      	bx	lr
 80005d0:	40021000 	.word	0x40021000

080005d4 <RCC_GetFlagStatus>:
  *     @arg RCC_FLAG_LPWRRST: Low Power reset
  *   
  * @retval The new state of RCC_FLAG (SET or RESET).
  */
FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)
{
 80005d4:	b480      	push	{r7}
 80005d6:	b087      	sub	sp, #28
 80005d8:	af00      	add	r7, sp, #0
 80005da:	4603      	mov	r3, r0
 80005dc:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0;
 80005de:	2300      	movs	r3, #0
 80005e0:	60fb      	str	r3, [r7, #12]
  uint32_t statusreg = 0;
 80005e2:	2300      	movs	r3, #0
 80005e4:	617b      	str	r3, [r7, #20]
  FlagStatus bitstatus = RESET;
 80005e6:	2300      	movs	r3, #0
 80005e8:	74fb      	strb	r3, [r7, #19]
  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 80005ea:	79fb      	ldrb	r3, [r7, #7]
 80005ec:	095b      	lsrs	r3, r3, #5
 80005ee:	b2db      	uxtb	r3, r3
 80005f0:	60fb      	str	r3, [r7, #12]
  if (tmp == 1)               /* The flag to check is in CR register */
 80005f2:	68fb      	ldr	r3, [r7, #12]
 80005f4:	2b01      	cmp	r3, #1
 80005f6:	d103      	bne.n	8000600 <RCC_GetFlagStatus+0x2c>
  {
    statusreg = RCC->CR;
 80005f8:	4b12      	ldr	r3, [pc, #72]	; (8000644 <RCC_GetFlagStatus+0x70>)
 80005fa:	681b      	ldr	r3, [r3, #0]
 80005fc:	617b      	str	r3, [r7, #20]
 80005fe:	e009      	b.n	8000614 <RCC_GetFlagStatus+0x40>
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
 8000600:	68fb      	ldr	r3, [r7, #12]
 8000602:	2b02      	cmp	r3, #2
 8000604:	d103      	bne.n	800060e <RCC_GetFlagStatus+0x3a>
  {
    statusreg = RCC->BDCR;
 8000606:	4b0f      	ldr	r3, [pc, #60]	; (8000644 <RCC_GetFlagStatus+0x70>)
 8000608:	6a1b      	ldr	r3, [r3, #32]
 800060a:	617b      	str	r3, [r7, #20]
 800060c:	e002      	b.n	8000614 <RCC_GetFlagStatus+0x40>
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
 800060e:	4b0d      	ldr	r3, [pc, #52]	; (8000644 <RCC_GetFlagStatus+0x70>)
 8000610:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000612:	617b      	str	r3, [r7, #20]
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_Mask;
 8000614:	79fb      	ldrb	r3, [r7, #7]
 8000616:	f003 031f 	and.w	r3, r3, #31
 800061a:	60fb      	str	r3, [r7, #12]
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 800061c:	697a      	ldr	r2, [r7, #20]
 800061e:	68fb      	ldr	r3, [r7, #12]
 8000620:	fa22 f303 	lsr.w	r3, r2, r3
 8000624:	f003 0301 	and.w	r3, r3, #1
 8000628:	2b00      	cmp	r3, #0
 800062a:	d002      	beq.n	8000632 <RCC_GetFlagStatus+0x5e>
  {
    bitstatus = SET;
 800062c:	2301      	movs	r3, #1
 800062e:	74fb      	strb	r3, [r7, #19]
 8000630:	e001      	b.n	8000636 <RCC_GetFlagStatus+0x62>
  }
  else
  {
    bitstatus = RESET;
 8000632:	2300      	movs	r3, #0
 8000634:	74fb      	strb	r3, [r7, #19]
  }

  /* Return the flag status */
  return bitstatus;
 8000636:	7cfb      	ldrb	r3, [r7, #19]
}
 8000638:	4618      	mov	r0, r3
 800063a:	371c      	adds	r7, #28
 800063c:	46bd      	mov	sp, r7
 800063e:	bc80      	pop	{r7}
 8000640:	4770      	bx	lr
 8000642:	bf00      	nop
 8000644:	40021000 	.word	0x40021000

08000648 <TIM_TimeBaseInit>:
  *         structure that contains the configuration information for the 
  *         specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8000648:	b480      	push	{r7}
 800064a:	b085      	sub	sp, #20
 800064c:	af00      	add	r7, sp, #0
 800064e:	6078      	str	r0, [r7, #4]
 8000650:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 8000652:	2300      	movs	r3, #0
 8000654:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 8000656:	687b      	ldr	r3, [r7, #4]
 8000658:	881b      	ldrh	r3, [r3, #0]
 800065a:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM2) || (TIMx == TIM3)||
 800065c:	687b      	ldr	r3, [r7, #4]
 800065e:	4a2e      	ldr	r2, [pc, #184]	; (8000718 <TIM_TimeBaseInit+0xd0>)
 8000660:	4293      	cmp	r3, r2
 8000662:	d013      	beq.n	800068c <TIM_TimeBaseInit+0x44>
 8000664:	687b      	ldr	r3, [r7, #4]
 8000666:	4a2d      	ldr	r2, [pc, #180]	; (800071c <TIM_TimeBaseInit+0xd4>)
 8000668:	4293      	cmp	r3, r2
 800066a:	d00f      	beq.n	800068c <TIM_TimeBaseInit+0x44>
 800066c:	687b      	ldr	r3, [r7, #4]
 800066e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000672:	d00b      	beq.n	800068c <TIM_TimeBaseInit+0x44>
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	4a2a      	ldr	r2, [pc, #168]	; (8000720 <TIM_TimeBaseInit+0xd8>)
 8000678:	4293      	cmp	r3, r2
 800067a:	d007      	beq.n	800068c <TIM_TimeBaseInit+0x44>
 800067c:	687b      	ldr	r3, [r7, #4]
 800067e:	4a29      	ldr	r2, [pc, #164]	; (8000724 <TIM_TimeBaseInit+0xdc>)
 8000680:	4293      	cmp	r3, r2
 8000682:	d003      	beq.n	800068c <TIM_TimeBaseInit+0x44>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 8000684:	687b      	ldr	r3, [r7, #4]
 8000686:	4a28      	ldr	r2, [pc, #160]	; (8000728 <TIM_TimeBaseInit+0xe0>)
 8000688:	4293      	cmp	r3, r2
 800068a:	d108      	bne.n	800069e <TIM_TimeBaseInit+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~((uint16_t)(TIM_CR1_DIR | TIM_CR1_CMS)));
 800068c:	89fb      	ldrh	r3, [r7, #14]
 800068e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000692:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8000694:	683b      	ldr	r3, [r7, #0]
 8000696:	885a      	ldrh	r2, [r3, #2]
 8000698:	89fb      	ldrh	r3, [r7, #14]
 800069a:	4313      	orrs	r3, r2
 800069c:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 800069e:	687b      	ldr	r3, [r7, #4]
 80006a0:	4a22      	ldr	r2, [pc, #136]	; (800072c <TIM_TimeBaseInit+0xe4>)
 80006a2:	4293      	cmp	r3, r2
 80006a4:	d00c      	beq.n	80006c0 <TIM_TimeBaseInit+0x78>
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	4a21      	ldr	r2, [pc, #132]	; (8000730 <TIM_TimeBaseInit+0xe8>)
 80006aa:	4293      	cmp	r3, r2
 80006ac:	d008      	beq.n	80006c0 <TIM_TimeBaseInit+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= (uint16_t)(~((uint16_t)TIM_CR1_CKD));
 80006ae:	89fb      	ldrh	r3, [r7, #14]
 80006b0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80006b4:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 80006b6:	683b      	ldr	r3, [r7, #0]
 80006b8:	88da      	ldrh	r2, [r3, #6]
 80006ba:	89fb      	ldrh	r3, [r7, #14]
 80006bc:	4313      	orrs	r3, r2
 80006be:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 80006c0:	687b      	ldr	r3, [r7, #4]
 80006c2:	89fa      	ldrh	r2, [r7, #14]
 80006c4:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 80006c6:	683b      	ldr	r3, [r7, #0]
 80006c8:	889a      	ldrh	r2, [r3, #4]
 80006ca:	687b      	ldr	r3, [r7, #4]
 80006cc:	859a      	strh	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 80006ce:	683b      	ldr	r3, [r7, #0]
 80006d0:	881a      	ldrh	r2, [r3, #0]
 80006d2:	687b      	ldr	r3, [r7, #4]
 80006d4:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM15)|| (TIMx == TIM16) || (TIMx == TIM17))  
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	4a0f      	ldr	r2, [pc, #60]	; (8000718 <TIM_TimeBaseInit+0xd0>)
 80006da:	4293      	cmp	r3, r2
 80006dc:	d00f      	beq.n	80006fe <TIM_TimeBaseInit+0xb6>
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	4a0e      	ldr	r2, [pc, #56]	; (800071c <TIM_TimeBaseInit+0xd4>)
 80006e2:	4293      	cmp	r3, r2
 80006e4:	d00b      	beq.n	80006fe <TIM_TimeBaseInit+0xb6>
 80006e6:	687b      	ldr	r3, [r7, #4]
 80006e8:	4a12      	ldr	r2, [pc, #72]	; (8000734 <TIM_TimeBaseInit+0xec>)
 80006ea:	4293      	cmp	r3, r2
 80006ec:	d007      	beq.n	80006fe <TIM_TimeBaseInit+0xb6>
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	4a11      	ldr	r2, [pc, #68]	; (8000738 <TIM_TimeBaseInit+0xf0>)
 80006f2:	4293      	cmp	r3, r2
 80006f4:	d003      	beq.n	80006fe <TIM_TimeBaseInit+0xb6>
 80006f6:	687b      	ldr	r3, [r7, #4]
 80006f8:	4a10      	ldr	r2, [pc, #64]	; (800073c <TIM_TimeBaseInit+0xf4>)
 80006fa:	4293      	cmp	r3, r2
 80006fc:	d104      	bne.n	8000708 <TIM_TimeBaseInit+0xc0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 80006fe:	683b      	ldr	r3, [r7, #0]
 8000700:	7a1b      	ldrb	r3, [r3, #8]
 8000702:	b29a      	uxth	r2, r3
 8000704:	687b      	ldr	r3, [r7, #4]
 8000706:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler and the Repetition counter
     values immediately */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;           
 8000708:	687b      	ldr	r3, [r7, #4]
 800070a:	2201      	movs	r2, #1
 800070c:	829a      	strh	r2, [r3, #20]
}
 800070e:	bf00      	nop
 8000710:	3714      	adds	r7, #20
 8000712:	46bd      	mov	sp, r7
 8000714:	bc80      	pop	{r7}
 8000716:	4770      	bx	lr
 8000718:	40012c00 	.word	0x40012c00
 800071c:	40013400 	.word	0x40013400
 8000720:	40000400 	.word	0x40000400
 8000724:	40000800 	.word	0x40000800
 8000728:	40000c00 	.word	0x40000c00
 800072c:	40001000 	.word	0x40001000
 8000730:	40001400 	.word	0x40001400
 8000734:	40014000 	.word	0x40014000
 8000738:	40014400 	.word	0x40014400
 800073c:	40014800 	.word	0x40014800

08000740 <TIM_GetCounter>:
  * @brief  Gets the TIMx Counter value.
  * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
  * @retval Counter Register value.
  */
uint16_t TIM_GetCounter(TIM_TypeDef* TIMx)
{
 8000740:	b480      	push	{r7}
 8000742:	b083      	sub	sp, #12
 8000744:	af00      	add	r7, sp, #0
 8000746:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  /* Get the Counter Register value */
  return TIMx->CNT;
 8000748:	687b      	ldr	r3, [r7, #4]
 800074a:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800074c:	b29b      	uxth	r3, r3
}
 800074e:	4618      	mov	r0, r3
 8000750:	370c      	adds	r7, #12
 8000752:	46bd      	mov	sp, r7
 8000754:	bc80      	pop	{r7}
 8000756:	4770      	bx	lr

08000758 <SetSysClockTo72>:

volatile int counter_cycle = 0;
volatile uint32_t tick_counter = 0;

void SetSysClockTo72(void)
{
 8000758:	b580      	push	{r7, lr}
 800075a:	b082      	sub	sp, #8
 800075c:	af00      	add	r7, sp, #0
	ErrorStatus HSEStartUpStatus;
    /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration -----------------------------*/
    /* RCC system reset(for debug purpose) */
    RCC_DeInit();
 800075e:	f7ff fdcd 	bl	80002fc <RCC_DeInit>

    /* Enable HSE */
    RCC_HSEConfig( RCC_HSE_ON);
 8000762:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8000766:	f7ff fdf7 	bl	8000358 <RCC_HSEConfig>

    /* Wait till HSE is ready */
    HSEStartUpStatus = RCC_WaitForHSEStartUp();
 800076a:	f7ff fe23 	bl	80003b4 <RCC_WaitForHSEStartUp>
 800076e:	4603      	mov	r3, r0
 8000770:	71fb      	strb	r3, [r7, #7]

    if (HSEStartUpStatus == SUCCESS)
 8000772:	79fb      	ldrb	r3, [r7, #7]
 8000774:	2b01      	cmp	r3, #1
 8000776:	d123      	bne.n	80007c0 <SetSysClockTo72+0x68>

        /* Flash 2 wait state */
        //FLASH_SetLatency( FLASH_Latency_2);

        /* HCLK = SYSCLK */
        RCC_HCLKConfig( RCC_SYSCLK_Div1);
 8000778:	2000      	movs	r0, #0
 800077a:	f7ff fe9b 	bl	80004b4 <RCC_HCLKConfig>

        /* PCLK2 = HCLK */
        RCC_PCLK2Config( RCC_HCLK_Div1);
 800077e:	2000      	movs	r0, #0
 8000780:	f7ff fed0 	bl	8000524 <RCC_PCLK2Config>

        /* PCLK1 = HCLK/2 */
        RCC_PCLK1Config( RCC_HCLK_Div2);
 8000784:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8000788:	f7ff feb0 	bl	80004ec <RCC_PCLK1Config>

        /* PLLCLK = 8MHz * 9 = 72 MHz */
        RCC_PLLConfig(0x00010000, RCC_PLLMul_9);
 800078c:	f44f 11e0 	mov.w	r1, #1835008	; 0x1c0000
 8000790:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8000794:	f7ff fe36 	bl	8000404 <RCC_PLLConfig>

        /* Enable PLL */
        RCC_PLLCmd( ENABLE);
 8000798:	2001      	movs	r0, #1
 800079a:	f7ff fe51 	bl	8000440 <RCC_PLLCmd>

        /* Wait till PLL is ready */
        while (RCC_GetFlagStatus(RCC_FLAG_PLLRDY) == RESET)
 800079e:	bf00      	nop
 80007a0:	2039      	movs	r0, #57	; 0x39
 80007a2:	f7ff ff17 	bl	80005d4 <RCC_GetFlagStatus>
 80007a6:	4603      	mov	r3, r0
 80007a8:	2b00      	cmp	r3, #0
 80007aa:	d0f9      	beq.n	80007a0 <SetSysClockTo72+0x48>
        {
        }

        /* Select PLL as system clock source */
        RCC_SYSCLKConfig( RCC_SYSCLKSource_PLLCLK);
 80007ac:	2002      	movs	r0, #2
 80007ae:	f7ff fe57 	bl	8000460 <RCC_SYSCLKConfig>

        /* Wait till PLL is used as system clock source */
        while (RCC_GetSYSCLKSource() != 0x08)
 80007b2:	bf00      	nop
 80007b4:	f7ff fe70 	bl	8000498 <RCC_GetSYSCLKSource>
 80007b8:	4603      	mov	r3, r0
 80007ba:	2b08      	cmp	r3, #8
 80007bc:	d1fa      	bne.n	80007b4 <SetSysClockTo72+0x5c>
        /* Go to infinite loop */
        while (1)
        {
        }
    }
}
 80007be:	e000      	b.n	80007c2 <SetSysClockTo72+0x6a>
        while (1)
 80007c0:	e7fe      	b.n	80007c0 <SetSysClockTo72+0x68>
}
 80007c2:	3708      	adds	r7, #8
 80007c4:	46bd      	mov	sp, r7
 80007c6:	bd80      	pop	{r7, pc}

080007c8 <InitializeTimer>:

void InitializeTimer()
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	b084      	sub	sp, #16
 80007cc:	af00      	add	r7, sp, #0
    TIM_TimeBaseInitTypeDef timerInitStructure;
    timerInitStructure.TIM_Prescaler = 0;
 80007ce:	2300      	movs	r3, #0
 80007d0:	80bb      	strh	r3, [r7, #4]
    timerInitStructure.TIM_CounterMode = TIM_CounterMode_Up;
 80007d2:	2300      	movs	r3, #0
 80007d4:	80fb      	strh	r3, [r7, #6]
    timerInitStructure.TIM_Period = 46;
 80007d6:	232e      	movs	r3, #46	; 0x2e
 80007d8:	813b      	strh	r3, [r7, #8]
    timerInitStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 80007da:	2300      	movs	r3, #0
 80007dc:	817b      	strh	r3, [r7, #10]
    timerInitStructure.TIM_RepetitionCounter = 0;
 80007de:	2300      	movs	r3, #0
 80007e0:	733b      	strb	r3, [r7, #12]
    TIM_TimeBaseInit(TIM2, &timerInitStructure);
 80007e2:	1d3b      	adds	r3, r7, #4
 80007e4:	4619      	mov	r1, r3
 80007e6:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80007ea:	f7ff ff2d 	bl	8000648 <TIM_TimeBaseInit>
}
 80007ee:	bf00      	nop
 80007f0:	3710      	adds	r7, #16
 80007f2:	46bd      	mov	sp, r7
 80007f4:	bd80      	pop	{r7, pc}
	...

080007f8 <InitializeLEDs>:
#include <stddef.h>
#include "stm32f10x.h"
#include "Timer_Led.h"

void InitializeLEDs()
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	b082      	sub	sp, #8
 80007fc:	af00      	add	r7, sp, #0
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA, ENABLE);
 80007fe:	2101      	movs	r1, #1
 8000800:	2004      	movs	r0, #4
 8000802:	f7ff feab 	bl	800055c <RCC_APB2PeriphClockCmd>
    RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);
 8000806:	2101      	movs	r1, #1
 8000808:	2001      	movs	r0, #1
 800080a:	f7ff fec5 	bl	8000598 <RCC_APB1PeriphClockCmd>

    RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOC, ENABLE);
 800080e:	2101      	movs	r1, #1
 8000810:	2010      	movs	r0, #16
 8000812:	f7ff fea3 	bl	800055c <RCC_APB2PeriphClockCmd>

    GPIO_InitTypeDef gpioStructure;
    gpioStructure.GPIO_Pin = GPIO_Pin_1;
 8000816:	2302      	movs	r3, #2
 8000818:	80bb      	strh	r3, [r7, #4]
    gpioStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 800081a:	2310      	movs	r3, #16
 800081c:	71fb      	strb	r3, [r7, #7]
    gpioStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800081e:	2303      	movs	r3, #3
 8000820:	71bb      	strb	r3, [r7, #6]
    GPIO_Init(GPIOA, &gpioStructure);
 8000822:	1d3b      	adds	r3, r7, #4
 8000824:	4619      	mov	r1, r3
 8000826:	4809      	ldr	r0, [pc, #36]	; (800084c <InitializeLEDs+0x54>)
 8000828:	f7ff fc90 	bl	800014c <GPIO_Init>

    gpioStructure.GPIO_Pin = GPIO_Pin_13;
 800082c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000830:	80bb      	strh	r3, [r7, #4]
    gpioStructure.GPIO_Mode = GPIO_Mode_Out_OD;
 8000832:	2314      	movs	r3, #20
 8000834:	71fb      	strb	r3, [r7, #7]
    gpioStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8000836:	2303      	movs	r3, #3
 8000838:	71bb      	strb	r3, [r7, #6]
    GPIO_Init(GPIOC, &gpioStructure);
 800083a:	1d3b      	adds	r3, r7, #4
 800083c:	4619      	mov	r1, r3
 800083e:	4804      	ldr	r0, [pc, #16]	; (8000850 <InitializeLEDs+0x58>)
 8000840:	f7ff fc84 	bl	800014c <GPIO_Init>
}
 8000844:	bf00      	nop
 8000846:	3708      	adds	r7, #8
 8000848:	46bd      	mov	sp, r7
 800084a:	bd80      	pop	{r7, pc}
 800084c:	40010800 	.word	0x40010800
 8000850:	40011000 	.word	0x40011000

08000854 <main>:


int main()
{
 8000854:	b580      	push	{r7, lr}
 8000856:	af00      	add	r7, sp, #0
	SetSysClockTo72();
 8000858:	f7ff ff7e 	bl	8000758 <SetSysClockTo72>
    InitializeLEDs(); //"Parece" ser boa pratica colocar as inicializacoes dos perifericos no topo da main!
 800085c:	f7ff ffcc 	bl	80007f8 <InitializeLEDs>

    // Initialize EXTI1
//	TIM2_Interrupt_init(); //Deve vir aps "InitializeLEDs()", na main. Do contrario, nao inicializaria corretamente os perifericos

    InitializeTimer();
 8000860:	f7ff ffb2 	bl	80007c8 <InitializeTimer>
//  InitializePWMChannel(23); //por 67,22

    GPIO_SetBits(GPIOC, GPIO_Pin_13);
 8000864:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000868:	480c      	ldr	r0, [pc, #48]	; (800089c <main+0x48>)
 800086a:	f7ff fd2b 	bl	80002c4 <GPIO_SetBits>

    while(1){
    	if(TIM_GetCounter(TIM2) == 23)
 800086e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000872:	f7ff ff65 	bl	8000740 <TIM_GetCounter>
 8000876:	4603      	mov	r3, r0
 8000878:	2b17      	cmp	r3, #23
 800087a:	d103      	bne.n	8000884 <main+0x30>
    	GPIO_SetBits(GPIOA, GPIO_Pin_1);
 800087c:	2102      	movs	r1, #2
 800087e:	4808      	ldr	r0, [pc, #32]	; (80008a0 <main+0x4c>)
 8000880:	f7ff fd20 	bl	80002c4 <GPIO_SetBits>
    	if(TIM_GetCounter(TIM2) == 45)
 8000884:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000888:	f7ff ff5a 	bl	8000740 <TIM_GetCounter>
 800088c:	4603      	mov	r3, r0
 800088e:	2b2d      	cmp	r3, #45	; 0x2d
 8000890:	d1ed      	bne.n	800086e <main+0x1a>
    	GPIO_ResetBits(GPIOA, GPIO_Pin_1);
 8000892:	2102      	movs	r1, #2
 8000894:	4802      	ldr	r0, [pc, #8]	; (80008a0 <main+0x4c>)
 8000896:	f7ff fd23 	bl	80002e0 <GPIO_ResetBits>
    	if(TIM_GetCounter(TIM2) == 23)
 800089a:	e7e8      	b.n	800086e <main+0x1a>
 800089c:	40011000 	.word	0x40011000
 80008a0:	40010800 	.word	0x40010800

080008a4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80008a4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80008dc <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80008a8:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80008aa:	e003      	b.n	80008b4 <LoopCopyDataInit>

080008ac <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80008ac:	4b0c      	ldr	r3, [pc, #48]	; (80008e0 <LoopFillZerobss+0x18>)
	ldr	r3, [r3, r1]
 80008ae:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80008b0:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80008b2:	3104      	adds	r1, #4

080008b4 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80008b4:	480b      	ldr	r0, [pc, #44]	; (80008e4 <LoopFillZerobss+0x1c>)
	ldr	r3, =_edata
 80008b6:	4b0c      	ldr	r3, [pc, #48]	; (80008e8 <LoopFillZerobss+0x20>)
	adds	r2, r0, r1
 80008b8:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80008ba:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80008bc:	d3f6      	bcc.n	80008ac <CopyDataInit>
	ldr	r2, =_sbss
 80008be:	4a0b      	ldr	r2, [pc, #44]	; (80008ec <LoopFillZerobss+0x24>)
	b	LoopFillZerobss
 80008c0:	e002      	b.n	80008c8 <LoopFillZerobss>

080008c2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80008c2:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80008c4:	f842 3b04 	str.w	r3, [r2], #4

080008c8 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80008c8:	4b09      	ldr	r3, [pc, #36]	; (80008f0 <LoopFillZerobss+0x28>)
	cmp	r2, r3
 80008ca:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80008cc:	d3f9      	bcc.n	80008c2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80008ce:	f000 f83d 	bl	800094c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80008d2:	f000 f8f5 	bl	8000ac0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80008d6:	f7ff ffbd 	bl	8000854 <main>
	bx	lr
 80008da:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80008dc:	20005000 	.word	0x20005000
	ldr	r3, =_sidata
 80008e0:	08000b28 	.word	0x08000b28
	ldr	r0, =_sdata
 80008e4:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80008e8:	20000000 	.word	0x20000000
	ldr	r2, =_sbss
 80008ec:	20000000 	.word	0x20000000
	ldr	r3, = _ebss
 80008f0:	2000001c 	.word	0x2000001c

080008f4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80008f4:	e7fe      	b.n	80008f4 <ADC1_2_IRQHandler>

080008f6 <NMI_Handler>:
  * @brief  This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 80008f6:	b480      	push	{r7}
 80008f8:	af00      	add	r7, sp, #0
}
 80008fa:	bf00      	nop
 80008fc:	46bd      	mov	sp, r7
 80008fe:	bc80      	pop	{r7}
 8000900:	4770      	bx	lr

08000902 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8000902:	b480      	push	{r7}
 8000904:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8000906:	e7fe      	b.n	8000906 <HardFault_Handler+0x4>

08000908 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8000908:	b480      	push	{r7}
 800090a:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 800090c:	e7fe      	b.n	800090c <MemManage_Handler+0x4>

0800090e <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 800090e:	b480      	push	{r7}
 8000910:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8000912:	e7fe      	b.n	8000912 <BusFault_Handler+0x4>

08000914 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8000914:	b480      	push	{r7}
 8000916:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8000918:	e7fe      	b.n	8000918 <UsageFault_Handler+0x4>

0800091a <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 800091a:	b480      	push	{r7}
 800091c:	af00      	add	r7, sp, #0
}
 800091e:	bf00      	nop
 8000920:	46bd      	mov	sp, r7
 8000922:	bc80      	pop	{r7}
 8000924:	4770      	bx	lr

08000926 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8000926:	b480      	push	{r7}
 8000928:	af00      	add	r7, sp, #0
}
 800092a:	bf00      	nop
 800092c:	46bd      	mov	sp, r7
 800092e:	bc80      	pop	{r7}
 8000930:	4770      	bx	lr

08000932 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8000932:	b480      	push	{r7}
 8000934:	af00      	add	r7, sp, #0
}
 8000936:	bf00      	nop
 8000938:	46bd      	mov	sp, r7
 800093a:	bc80      	pop	{r7}
 800093c:	4770      	bx	lr

0800093e <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 800093e:	b480      	push	{r7}
 8000940:	af00      	add	r7, sp, #0
}
 8000942:	bf00      	nop
 8000944:	46bd      	mov	sp, r7
 8000946:	bc80      	pop	{r7}
 8000948:	4770      	bx	lr
	...

0800094c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000950:	4a15      	ldr	r2, [pc, #84]	; (80009a8 <SystemInit+0x5c>)
 8000952:	4b15      	ldr	r3, [pc, #84]	; (80009a8 <SystemInit+0x5c>)
 8000954:	681b      	ldr	r3, [r3, #0]
 8000956:	f043 0301 	orr.w	r3, r3, #1
 800095a:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 800095c:	4912      	ldr	r1, [pc, #72]	; (80009a8 <SystemInit+0x5c>)
 800095e:	4b12      	ldr	r3, [pc, #72]	; (80009a8 <SystemInit+0x5c>)
 8000960:	685a      	ldr	r2, [r3, #4]
 8000962:	4b12      	ldr	r3, [pc, #72]	; (80009ac <SystemInit+0x60>)
 8000964:	4013      	ands	r3, r2
 8000966:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F10X_CL */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000968:	4a0f      	ldr	r2, [pc, #60]	; (80009a8 <SystemInit+0x5c>)
 800096a:	4b0f      	ldr	r3, [pc, #60]	; (80009a8 <SystemInit+0x5c>)
 800096c:	681b      	ldr	r3, [r3, #0]
 800096e:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000972:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000976:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000978:	4a0b      	ldr	r2, [pc, #44]	; (80009a8 <SystemInit+0x5c>)
 800097a:	4b0b      	ldr	r3, [pc, #44]	; (80009a8 <SystemInit+0x5c>)
 800097c:	681b      	ldr	r3, [r3, #0]
 800097e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000982:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8000984:	4a08      	ldr	r2, [pc, #32]	; (80009a8 <SystemInit+0x5c>)
 8000986:	4b08      	ldr	r3, [pc, #32]	; (80009a8 <SystemInit+0x5c>)
 8000988:	685b      	ldr	r3, [r3, #4]
 800098a:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 800098e:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 8000990:	4b05      	ldr	r3, [pc, #20]	; (80009a8 <SystemInit+0x5c>)
 8000992:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8000996:	609a      	str	r2, [r3, #8]
  #endif /* DATA_IN_ExtSRAM */
#endif 

  /* Configure the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers */
  /* Configure the Flash Latency cycles and enable prefetch buffer */
  SetSysClock();
 8000998:	f000 f80c 	bl	80009b4 <SetSysClock>

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 800099c:	4b04      	ldr	r3, [pc, #16]	; (80009b0 <SystemInit+0x64>)
 800099e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80009a2:	609a      	str	r2, [r3, #8]
#endif 
}
 80009a4:	bf00      	nop
 80009a6:	bd80      	pop	{r7, pc}
 80009a8:	40021000 	.word	0x40021000
 80009ac:	f8ff0000 	.word	0xf8ff0000
 80009b0:	e000ed00 	.word	0xe000ed00

080009b4 <SetSysClock>:
  * @brief  Configures the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers.
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	af00      	add	r7, sp, #0
#elif defined SYSCLK_FREQ_48MHz
  SetSysClockTo48();
#elif defined SYSCLK_FREQ_56MHz
  SetSysClockTo56();  
#elif defined SYSCLK_FREQ_72MHz
  SetSysClockTo72();
 80009b8:	f000 f802 	bl	80009c0 <SetSysClockTo72>
#endif
 
 /* If none of the define above is enabled, the HSI is used as System clock
    source (default after reset) */ 
}
 80009bc:	bf00      	nop
 80009be:	bd80      	pop	{r7, pc}

080009c0 <SetSysClockTo72>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
static void SetSysClockTo72(void)
{
 80009c0:	b480      	push	{r7}
 80009c2:	b083      	sub	sp, #12
 80009c4:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 80009c6:	2300      	movs	r3, #0
 80009c8:	607b      	str	r3, [r7, #4]
 80009ca:	2300      	movs	r3, #0
 80009cc:	603b      	str	r3, [r7, #0]
  
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
  /* Enable HSE */    
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 80009ce:	4a3a      	ldr	r2, [pc, #232]	; (8000ab8 <SetSysClockTo72+0xf8>)
 80009d0:	4b39      	ldr	r3, [pc, #228]	; (8000ab8 <SetSysClockTo72+0xf8>)
 80009d2:	681b      	ldr	r3, [r3, #0]
 80009d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80009d8:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 80009da:	4b37      	ldr	r3, [pc, #220]	; (8000ab8 <SetSysClockTo72+0xf8>)
 80009dc:	681b      	ldr	r3, [r3, #0]
 80009de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80009e2:	603b      	str	r3, [r7, #0]
    StartUpCounter++;  
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	3301      	adds	r3, #1
 80009e8:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 80009ea:	683b      	ldr	r3, [r7, #0]
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	d103      	bne.n	80009f8 <SetSysClockTo72+0x38>
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80009f6:	d1f0      	bne.n	80009da <SetSysClockTo72+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 80009f8:	4b2f      	ldr	r3, [pc, #188]	; (8000ab8 <SetSysClockTo72+0xf8>)
 80009fa:	681b      	ldr	r3, [r3, #0]
 80009fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a00:	2b00      	cmp	r3, #0
 8000a02:	d002      	beq.n	8000a0a <SetSysClockTo72+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8000a04:	2301      	movs	r3, #1
 8000a06:	603b      	str	r3, [r7, #0]
 8000a08:	e001      	b.n	8000a0e <SetSysClockTo72+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8000a0a:	2300      	movs	r3, #0
 8000a0c:	603b      	str	r3, [r7, #0]
  }  

  if (HSEStatus == (uint32_t)0x01)
 8000a0e:	683b      	ldr	r3, [r7, #0]
 8000a10:	2b01      	cmp	r3, #1
 8000a12:	d14b      	bne.n	8000aac <SetSysClockTo72+0xec>
  {
    /* Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTBE;
 8000a14:	4a29      	ldr	r2, [pc, #164]	; (8000abc <SetSysClockTo72+0xfc>)
 8000a16:	4b29      	ldr	r3, [pc, #164]	; (8000abc <SetSysClockTo72+0xfc>)
 8000a18:	681b      	ldr	r3, [r3, #0]
 8000a1a:	f043 0310 	orr.w	r3, r3, #16
 8000a1e:	6013      	str	r3, [r2, #0]

    /* Flash 2 wait state */
    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 8000a20:	4a26      	ldr	r2, [pc, #152]	; (8000abc <SetSysClockTo72+0xfc>)
 8000a22:	4b26      	ldr	r3, [pc, #152]	; (8000abc <SetSysClockTo72+0xfc>)
 8000a24:	681b      	ldr	r3, [r3, #0]
 8000a26:	f023 0303 	bic.w	r3, r3, #3
 8000a2a:	6013      	str	r3, [r2, #0]
    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
 8000a2c:	4a23      	ldr	r2, [pc, #140]	; (8000abc <SetSysClockTo72+0xfc>)
 8000a2e:	4b23      	ldr	r3, [pc, #140]	; (8000abc <SetSysClockTo72+0xfc>)
 8000a30:	681b      	ldr	r3, [r3, #0]
 8000a32:	f043 0302 	orr.w	r3, r3, #2
 8000a36:	6013      	str	r3, [r2, #0]

 
    /* HCLK = SYSCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 8000a38:	4a1f      	ldr	r2, [pc, #124]	; (8000ab8 <SetSysClockTo72+0xf8>)
 8000a3a:	4b1f      	ldr	r3, [pc, #124]	; (8000ab8 <SetSysClockTo72+0xf8>)
 8000a3c:	685b      	ldr	r3, [r3, #4]
 8000a3e:	6053      	str	r3, [r2, #4]
      
    /* PCLK2 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 8000a40:	4a1d      	ldr	r2, [pc, #116]	; (8000ab8 <SetSysClockTo72+0xf8>)
 8000a42:	4b1d      	ldr	r3, [pc, #116]	; (8000ab8 <SetSysClockTo72+0xf8>)
 8000a44:	685b      	ldr	r3, [r3, #4]
 8000a46:	6053      	str	r3, [r2, #4]
    
    /* PCLK1 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 8000a48:	4a1b      	ldr	r2, [pc, #108]	; (8000ab8 <SetSysClockTo72+0xf8>)
 8000a4a:	4b1b      	ldr	r3, [pc, #108]	; (8000ab8 <SetSysClockTo72+0xf8>)
 8000a4c:	685b      	ldr	r3, [r3, #4]
 8000a4e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000a52:	6053      	str	r3, [r2, #4]
    RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
                            RCC_CFGR_PLLMULL9); 
#else    
    /*  PLL configuration: PLLCLK = HSE * 9 = 72 MHz */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE |
 8000a54:	4a18      	ldr	r2, [pc, #96]	; (8000ab8 <SetSysClockTo72+0xf8>)
 8000a56:	4b18      	ldr	r3, [pc, #96]	; (8000ab8 <SetSysClockTo72+0xf8>)
 8000a58:	685b      	ldr	r3, [r3, #4]
 8000a5a:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8000a5e:	6053      	str	r3, [r2, #4]
                                        RCC_CFGR_PLLMULL));
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL9);
 8000a60:	4a15      	ldr	r2, [pc, #84]	; (8000ab8 <SetSysClockTo72+0xf8>)
 8000a62:	4b15      	ldr	r3, [pc, #84]	; (8000ab8 <SetSysClockTo72+0xf8>)
 8000a64:	685b      	ldr	r3, [r3, #4]
 8000a66:	f443 13e8 	orr.w	r3, r3, #1900544	; 0x1d0000
 8000a6a:	6053      	str	r3, [r2, #4]
#endif /* STM32F10X_CL */

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 8000a6c:	4a12      	ldr	r2, [pc, #72]	; (8000ab8 <SetSysClockTo72+0xf8>)
 8000a6e:	4b12      	ldr	r3, [pc, #72]	; (8000ab8 <SetSysClockTo72+0xf8>)
 8000a70:	681b      	ldr	r3, [r3, #0]
 8000a72:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000a76:	6013      	str	r3, [r2, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8000a78:	bf00      	nop
 8000a7a:	4b0f      	ldr	r3, [pc, #60]	; (8000ab8 <SetSysClockTo72+0xf8>)
 8000a7c:	681b      	ldr	r3, [r3, #0]
 8000a7e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000a82:	2b00      	cmp	r3, #0
 8000a84:	d0f9      	beq.n	8000a7a <SetSysClockTo72+0xba>
    {
    }
    
    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8000a86:	4a0c      	ldr	r2, [pc, #48]	; (8000ab8 <SetSysClockTo72+0xf8>)
 8000a88:	4b0b      	ldr	r3, [pc, #44]	; (8000ab8 <SetSysClockTo72+0xf8>)
 8000a8a:	685b      	ldr	r3, [r3, #4]
 8000a8c:	f023 0303 	bic.w	r3, r3, #3
 8000a90:	6053      	str	r3, [r2, #4]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 8000a92:	4a09      	ldr	r2, [pc, #36]	; (8000ab8 <SetSysClockTo72+0xf8>)
 8000a94:	4b08      	ldr	r3, [pc, #32]	; (8000ab8 <SetSysClockTo72+0xf8>)
 8000a96:	685b      	ldr	r3, [r3, #4]
 8000a98:	f043 0302 	orr.w	r3, r3, #2
 8000a9c:	6053      	str	r3, [r2, #4]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 8000a9e:	bf00      	nop
 8000aa0:	4b05      	ldr	r3, [pc, #20]	; (8000ab8 <SetSysClockTo72+0xf8>)
 8000aa2:	685b      	ldr	r3, [r3, #4]
 8000aa4:	f003 030c 	and.w	r3, r3, #12
 8000aa8:	2b08      	cmp	r3, #8
 8000aaa:	d1f9      	bne.n	8000aa0 <SetSysClockTo72+0xe0>
  }
  else
  { /* If HSE fails to start-up, the application will have wrong clock 
         configuration. User can add here some code to deal with this error */
  }
}
 8000aac:	bf00      	nop
 8000aae:	370c      	adds	r7, #12
 8000ab0:	46bd      	mov	sp, r7
 8000ab2:	bc80      	pop	{r7}
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop
 8000ab8:	40021000 	.word	0x40021000
 8000abc:	40022000 	.word	0x40022000

08000ac0 <__libc_init_array>:
 8000ac0:	b570      	push	{r4, r5, r6, lr}
 8000ac2:	2500      	movs	r5, #0
 8000ac4:	4e0c      	ldr	r6, [pc, #48]	; (8000af8 <__libc_init_array+0x38>)
 8000ac6:	4c0d      	ldr	r4, [pc, #52]	; (8000afc <__libc_init_array+0x3c>)
 8000ac8:	1ba4      	subs	r4, r4, r6
 8000aca:	10a4      	asrs	r4, r4, #2
 8000acc:	42a5      	cmp	r5, r4
 8000ace:	d109      	bne.n	8000ae4 <__libc_init_array+0x24>
 8000ad0:	f000 f81a 	bl	8000b08 <_init>
 8000ad4:	2500      	movs	r5, #0
 8000ad6:	4e0a      	ldr	r6, [pc, #40]	; (8000b00 <__libc_init_array+0x40>)
 8000ad8:	4c0a      	ldr	r4, [pc, #40]	; (8000b04 <__libc_init_array+0x44>)
 8000ada:	1ba4      	subs	r4, r4, r6
 8000adc:	10a4      	asrs	r4, r4, #2
 8000ade:	42a5      	cmp	r5, r4
 8000ae0:	d105      	bne.n	8000aee <__libc_init_array+0x2e>
 8000ae2:	bd70      	pop	{r4, r5, r6, pc}
 8000ae4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000ae8:	4798      	blx	r3
 8000aea:	3501      	adds	r5, #1
 8000aec:	e7ee      	b.n	8000acc <__libc_init_array+0xc>
 8000aee:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000af2:	4798      	blx	r3
 8000af4:	3501      	adds	r5, #1
 8000af6:	e7f2      	b.n	8000ade <__libc_init_array+0x1e>
 8000af8:	08000b20 	.word	0x08000b20
 8000afc:	08000b20 	.word	0x08000b20
 8000b00:	08000b20 	.word	0x08000b20
 8000b04:	08000b24 	.word	0x08000b24

08000b08 <_init>:
 8000b08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000b0a:	bf00      	nop
 8000b0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000b0e:	bc08      	pop	{r3}
 8000b10:	469e      	mov	lr, r3
 8000b12:	4770      	bx	lr

08000b14 <_fini>:
 8000b14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000b16:	bf00      	nop
 8000b18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000b1a:	bc08      	pop	{r3}
 8000b1c:	469e      	mov	lr, r3
 8000b1e:	4770      	bx	lr
