#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Apr  1 13:21:08 2025
# Process ID: 44872
# Current directory: C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21816 C:\Users\Joe\Desktop\UOFT\2025Win\ECE532\fin_kb\main\OV7670.xpr
# Log file: C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/vivado.log
# Journal file: C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/custom'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_img_proc_top_0_0

open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 882.785 ; gain = 184.270
update_compile_order -fileset sources_1
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/custom'.
open_bd_design {C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:module_ref:debounce:1.0 - debounce_0
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding cell -- xilinx.com:module_ref:ov7670_controller:1.0 - ov7670_controller_0
Adding cell -- xilinx.com:user:rgb444_to_gray_12bit:1.0 - rgb444_to_gray_12bit_0
Adding cell -- xilinx.com:module_ref:debounce:1.0 - debounce_1
Adding cell -- xilinx.com:module_ref:ov7670_vga:1.0 - ov7670_vga_0
Adding cell -- xilinx.com:module_ref:ov7670_capture:1.0 - ov7670_capture_0
Adding cell -- xilinx.com:user:mux:1.0 - mux_0
Adding cell -- xilinx.com:user:ps2_top:1.0 - ps2_top_0
Adding cell -- xilinx.com:user:img_proc_top:1.0 - img_proc_top_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out2(clk) and /ov7670_vga_0/clk25(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out3(clk) and /ps2_top_0/i_CLK100MHZ(undef)
Successfully read diagram <design_1> from BD file <C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1583.668 ; gain = 0.000
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:img_proc_top:1.0 [get_ips  design_1_img_proc_top_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_img_proc_top_0_0 (img_proc_top_v1_0 1.0) from revision 3 to revision 2
Wrote  : <C:\Users\Joe\Desktop\UOFT\2025Win\ECE532\fin_kb\main\OV7670.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_img_proc_top_0_0] -no_script -sync -force -quiet
ipx::edit_ip_in_project -upgrade true -name img_proc_top_v1_0_project -directory C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.tmp/img_proc_top_v1_0_project c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/custom/packed_ip_imageproc/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/joe/desktop/uoft/2025win/ece532/fin_kb/main/ov7670.tmp/img_proc_top_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1583.668 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/custom'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/custom/packed_ip_imageproc/src/control.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/custom/packed_ip_imageproc/src/gaussian.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/custom/packed_ip_imageproc/src/linebuffer.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/custom/packed_ip_imageproc/src/sobel.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/custom/packed_ip_imageproc/src/img_proc_top.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1583.668 ; gain = 0.000
update_compile_order -fileset sources_1
close_project
make_wrapper -files [get_files C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/design_1.bd] -top
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
WARNING: [BD 41-927] Following properties on pin /debounce_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /ov7670_controller_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /debounce_1/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /ps2_top_0/i_PS2_CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_i_PS2_CLK_0 
Wrote  : <C:\Users\Joe\Desktop\UOFT\2025Win\ECE532\fin_kb\main\OV7670.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
VHDL Output written to : C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block ov7670_vga_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ov7670_controller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ov7670_capture_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block debounce_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb444_to_gray_12bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block debounce_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block img_proc_top_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps2_top_0 .
Exporting to file C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Tue Apr  1 13:30:12 2025] Launched design_1_img_proc_top_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_img_proc_top_0_0_synth_1: C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.runs/design_1_img_proc_top_0_0_synth_1/runme.log
synth_1: C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.runs/synth_1/runme.log
[Tue Apr  1 13:30:12 2025] Launched impl_1...
Run output will be captured here: C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:30 . Memory (MB): peak = 1583.668 ; gain = 0.000
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/custom'.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/custom'.
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:img_proc_top:1.0 [get_ips  design_1_img_proc_top_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_img_proc_top_0_0 from img_proc_top_v1_0 1.0 to img_proc_top_v1_0 1.0
Wrote  : <C:\Users\Joe\Desktop\UOFT\2025Win\ECE532\fin_kb\main\OV7670.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_img_proc_top_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/custom'.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
WARNING: [BD 41-927] Following properties on pin /debounce_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /ov7670_controller_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /debounce_1/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /ps2_top_0/i_PS2_CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_i_PS2_CLK_0 
Wrote  : <C:\Users\Joe\Desktop\UOFT\2025Win\ECE532\fin_kb\main\OV7670.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block ov7670_vga_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ov7670_controller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ov7670_capture_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block debounce_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb444_to_gray_12bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block debounce_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block img_proc_top_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps2_top_0 .
Exporting to file C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Tue Apr  1 13:43:28 2025] Launched design_1_img_proc_top_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_img_proc_top_0_0_synth_1: C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.runs/design_1_img_proc_top_0_0_synth_1/runme.log
synth_1: C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.runs/synth_1/runme.log
[Tue Apr  1 13:43:28 2025] Launched impl_1...
Run output will be captured here: C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:28 . Memory (MB): peak = 2360.234 ; gain = 32.215
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/custom/packed_ip_imageproc/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/custom'.
report_ip_status -name ip_status
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/custom'.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/ipshared/02c5/src/control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/ipshared/02c5/src/linebuffer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/ipshared/02c5/src/img_proc_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/ipshared/02c5/src/control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/ipshared/02c5/src/linebuffer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/ipshared/02c5/src/img_proc_top.v:]
upgrade_ip -vlnv xilinx.com:user:img_proc_top:1.0 [get_ips  design_1_img_proc_top_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_img_proc_top_0_0 (img_proc_top_v1_0 1.0) from revision 2 to revision 3
Wrote  : <C:\Users\Joe\Desktop\UOFT\2025Win\ECE532\fin_kb\main\OV7670.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_img_proc_top_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
WARNING: [BD 41-927] Following properties on pin /debounce_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /ov7670_controller_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /debounce_1/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /ps2_top_0/i_PS2_CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_i_PS2_CLK_0 
Wrote  : <C:\Users\Joe\Desktop\UOFT\2025Win\ECE532\fin_kb\main\OV7670.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block ov7670_vga_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ov7670_controller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ov7670_capture_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block debounce_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb444_to_gray_12bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block debounce_1 .
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/custom/gaussian.srcs/sources_1/new/control.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/custom/gaussian.srcs/sources_1/new/control.v' to 'c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/ipshared/gaussian.srcs/sources_1/new/control.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/custom/gaussian.srcs/sources_1/new/gaussian.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/custom/gaussian.srcs/sources_1/new/gaussian.v' to 'c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/ipshared/gaussian.srcs/sources_1/new/gaussian.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/custom/gaussian.srcs/sources_1/new/linebuffer.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/custom/gaussian.srcs/sources_1/new/linebuffer.v' to 'c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/ipshared/gaussian.srcs/sources_1/new/linebuffer.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/custom/gaussian.srcs/sources_1/imports/V/sobel.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/custom/gaussian.srcs/sources_1/imports/V/sobel.v' to 'c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/ipshared/gaussian.srcs/sources_1/imports/V/sobel.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/custom/gaussian.srcs/sources_1/new/img_proc_top.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/custom/gaussian.srcs/sources_1/new/img_proc_top.v' to 'c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/ipshared/gaussian.srcs/sources_1/new/img_proc_top.v'.
ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'img_proc_top_0'. Failed to generate 'Synthesis' outputs: 
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to generate IP 'img_proc_top_0'. Failed to generate 'Synthesis' outputs: 
ERROR: [BD 41-1030] Generation failed for the IP Integrator block img_proc_top_0 
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps2_top_0 .
Exporting to file C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/synth/design_1.hwdef
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/custom/packed_ip_imageproc/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/custom'.
report_ip_status -name ip_status
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/custom'.
upgrade_ip -vlnv xilinx.com:user:img_proc_top:1.0 [get_ips  design_1_img_proc_top_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_img_proc_top_0_0 (img_proc_top_v1_0 1.0) from revision 3 to revision 2
Wrote  : <C:\Users\Joe\Desktop\UOFT\2025Win\ECE532\fin_kb\main\OV7670.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_img_proc_top_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
launch_runs synth_1 -jobs 8
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
WARNING: [BD 41-927] Following properties on pin /debounce_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /ov7670_controller_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /debounce_1/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /ps2_top_0/i_PS2_CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_i_PS2_CLK_0 
Wrote  : <C:\Users\Joe\Desktop\UOFT\2025Win\ECE532\fin_kb\main\OV7670.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block ov7670_vga_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ov7670_controller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ov7670_capture_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block debounce_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb444_to_gray_12bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block debounce_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block img_proc_top_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps2_top_0 .
Exporting to file C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Tue Apr  1 13:55:49 2025] Launched design_1_img_proc_top_0_0_synth_1...
Run output will be captured here: C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.runs/design_1_img_proc_top_0_0_synth_1/runme.log
[Tue Apr  1 13:55:49 2025] Launched synth_1...
Run output will be captured here: C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:28 . Memory (MB): peak = 2765.984 ; gain = 0.000
launch_runs impl_1 -jobs 8
[Tue Apr  1 14:00:09 2025] Launched impl_1...
Run output will be captured here: C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:24 . Memory (MB): peak = 2765.984 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Apr  1 14:09:47 2025] Launched impl_1...
Run output will be captured here: C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 2765.984 ; gain = 0.000
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/custom'.
report_ip_status -name ip_status
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/custom'.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/ipshared/0eef/src/control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/ipshared/0eef/src/linebuffer.v:]
upgrade_ip -vlnv xilinx.com:user:img_proc_top:1.0 [get_ips  design_1_img_proc_top_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_img_proc_top_0_0 from img_proc_top_v1_0 1.0 to img_proc_top_v1_0 1.0
Wrote  : <C:\Users\Joe\Desktop\UOFT\2025Win\ECE532\fin_kb\main\OV7670.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_img_proc_top_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
WARNING: [BD 41-927] Following properties on pin /debounce_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /ov7670_controller_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /debounce_1/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /ps2_top_0/i_PS2_CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_i_PS2_CLK_0 
Wrote  : <C:\Users\Joe\Desktop\UOFT\2025Win\ECE532\fin_kb\main\OV7670.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block ov7670_vga_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ov7670_controller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ov7670_capture_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block debounce_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb444_to_gray_12bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block debounce_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block img_proc_top_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps2_top_0 .
Exporting to file C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Tue Apr  1 14:15:15 2025] Launched design_1_img_proc_top_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_img_proc_top_0_0_synth_1: C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.runs/design_1_img_proc_top_0_0_synth_1/runme.log
synth_1: C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.runs/synth_1/runme.log
[Tue Apr  1 14:15:15 2025] Launched impl_1...
Run output will be captured here: C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:29 . Memory (MB): peak = 2851.773 ; gain = 40.391
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr  1 15:32:18 2025...
