<dec f='llvm/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.h' l='71' type='llvm::MCDisassembler::DecodeStatus llvm::AMDGPUDisassembler::convertMIMGInst(llvm::MCInst &amp; MI) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp' l='334' u='c' c='_ZNK4llvm18AMDGPUDisassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamES7_'/>
<def f='llvm/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp' l='404' ll='532' type='DecodeStatus llvm::AMDGPUDisassembler::convertMIMGInst(llvm::MCInst &amp; MI) const'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp' l='401'>// Note that before gfx10, the MIMG encoding provided no information about
// VADDR size. Consequently, decoded instructions always show address as if it
// has 1 dword, which could be not really so.</doc>
