C:/Users/Alex/Desktop/CompArch_/UART/Reciever/testbench.v {1 {vlog -work work -stats=none C:/Users/Alex/Desktop/CompArch_/UART/Reciever/testbench.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module testbench

Top level modules:
	testbench

} {} {}} C:/Users/Alex/Desktop/CompArch_/UART/Reciever/Rcv_ParityCheck.v {1 {vlog -work work -stats=none C:/Users/Alex/Desktop/CompArch_/UART/Reciever/Rcv_ParityCheck.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Rcv_ParityCheck

Top level modules:
	Rcv_ParityCheck

} {} {}} C:/Users/Alex/Desktop/CompArch_/UART/Reciever/Rcv_BaudCounterStartBitDetector.v {1 {vlog -work work -stats=none C:/Users/Alex/Desktop/CompArch_/UART/Reciever/Rcv_BaudCounterStartBitDetector.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Rcv_BaudCounterStartBitDetector

Top level modules:
	Rcv_BaudCounterStartBitDetector

} {} {}} C:/Users/Alex/Desktop/CompArch_/UART/Reciever/Rcv_ShiftRegister.v {1 {vlog -work work -stats=none C:/Users/Alex/Desktop/CompArch_/UART/Reciever/Rcv_ShiftRegister.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Rcv_ShiftRegister

Top level modules:
	Rcv_ShiftRegister

} {} {}} C:/Users/Alex/Desktop/CompArch_/UART/Reciever/UART_Rcv.v {1 {vlog -work work -stats=none C:/Users/Alex/Desktop/CompArch_/UART/Reciever/UART_Rcv.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module UART_Rcv

Top level modules:
	UART_Rcv

} {} {}} C:/Users/Alex/Desktop/CompArch_/UART/Reciever/Rcv_Controller.v {1 {vlog -work work -stats=none C:/Users/Alex/Desktop/CompArch_/UART/Reciever/Rcv_Controller.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Rcv_Controller

Top level modules:
	Rcv_Controller

} {} {}}
