

================================================================
== Vivado HLS Report for 'calculateDistanceFor'
================================================================
* Date:           Thu Jul 28 06:40:25 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        viterbi_2_1_4
* Solution:       solution1
* Product family: spartan7
* Target device:  xc7s100-fgga676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.427|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    0|    0|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.42>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%previousDistance_rea = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %previousDistance)" [viterbi_2_1_4/viterbi.cpp:230]   --->   Operation 2 'read' 'previousDistance_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%secondBit_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %secondBit)" [viterbi_2_1_4/viterbi.cpp:230]   --->   Operation 3 'read' 'secondBit_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%firstBit_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %firstBit)" [viterbi_2_1_4/viterbi.cpp:230]   --->   Operation 4 'read' 'firstBit_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read13 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %p_read1)" [viterbi_2_1_4/viterbi.cpp:230]   --->   Operation 5 'read' 'p_read13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read_33 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %p_read)" [viterbi_2_1_4/viterbi.cpp:230]   --->   Operation 6 'read' 'p_read_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.80ns)   --->   "%xor_ln233 = xor i1 %p_read_33, %firstBit_read" [viterbi_2_1_4/viterbi.cpp:233]   --->   Operation 7 'xor' 'xor_ln233' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (0.80ns)   --->   "%xor_ln233_1 = xor i1 %p_read13, %secondBit_read" [viterbi_2_1_4/viterbi.cpp:233]   --->   Operation 8 'xor' 'xor_ln233_1' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns) (grouped into LUT with out node add_ln233)   --->   "%and_ln233 = and i1 %xor_ln233, %xor_ln233_1" [viterbi_2_1_4/viterbi.cpp:233]   --->   Operation 9 'and' 'and_ln233' <Predicate = (or_ln233)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns) (grouped into LUT with out node add_ln233)   --->   "%select_ln233 = select i1 %and_ln233, i8 2, i8 1" [viterbi_2_1_4/viterbi.cpp:233]   --->   Operation 10 'select' 'select_ln233' <Predicate = (or_ln233)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (1.63ns) (out node of the LUT)   --->   "%add_ln233 = add i8 %previousDistance_rea, %select_ln233" [viterbi_2_1_4/viterbi.cpp:233]   --->   Operation 11 'add' 'add_ln233' <Predicate = (or_ln233)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns) (grouped into LUT with out node select_ln233_1)   --->   "%or_ln233 = or i1 %xor_ln233_1, %xor_ln233" [viterbi_2_1_4/viterbi.cpp:233]   --->   Operation 12 'or' 'or_ln233' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln233_1 = select i1 %or_ln233, i8 %add_ln233, i8 %previousDistance_rea" [viterbi_2_1_4/viterbi.cpp:233]   --->   Operation 13 'select' 'select_ln233_1' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "ret i8 %select_ln233_1" [viterbi_2_1_4/viterbi.cpp:245]   --->   Operation 14 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 3.43ns
The critical path consists of the following:
	wire read on port 'secondBit' (viterbi_2_1_4/viterbi.cpp:230) [7]  (0 ns)
	'xor' operation ('xor_ln233_1', viterbi_2_1_4/viterbi.cpp:233) [12]  (0.8 ns)
	'and' operation ('and_ln233', viterbi_2_1_4/viterbi.cpp:233) [13]  (0 ns)
	'select' operation ('select_ln233', viterbi_2_1_4/viterbi.cpp:233) [14]  (0 ns)
	'add' operation ('add_ln233', viterbi_2_1_4/viterbi.cpp:233) [15]  (1.64 ns)
	'select' operation ('select_ln233_1', viterbi_2_1_4/viterbi.cpp:233) [17]  (0.991 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
