$date
	Sun Dec  3 12:44:23 2017
$end

$version
	Synopsys VCS version J-2014.12-SP1-1_Full64
$end

$timescale
	1ps
$end

$comment Csum: 1 99c8242f11478842 $end


$scope module sigmoid_tb $end
$var reg 1 ! clk $end
$var reg 1 " reset $end
$var reg 1 # done $end
$var reg 16 $ sig_in [15:0] $end
$var wire 16 % sig_out [15:0] $end
$var wire 1 & sig_ready $end
$var integer 32 ' j $end

$scope module DUT $end
$var wire 1 ! clk $end
$var wire 1 " reset $end
$var wire 1 # done $end
$var wire 16 ( sig_in [15:0] $end
$var wire 16 % sig_out [15:0] $end
$var wire 1 & sig_ready $end
$var reg 16 ) y [15:0] $end
$var reg 1 * sig_rdy $end
$var integer 32 + i $end
$upscope $end

$upscope $end

$enddefinitions $end

#0
$dumpvars
0!
1#
1"
x*
x&
bxxxxxxxxxxxxxxxx (
bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx +
bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx '
bxxxxxxxxxxxxxxxx $
bxxxxxxxxxxxxxxxx %
bxxxxxxxxxxxxxxxx )
$end
#10000
1!
b0000000000000000 )
b0000000000000000 %
0*
0&
#16000
0"
#20000
0!
#30000
1!
#35000
1*
1&
#36000
b0000000010000011 $
b0000000010000011 (
#40000
0!
#50000
1!
b00000000000000000000000001111000 +
b0000000010011111 )
b0000000010011111 %
#56000
0#
#60000
0!
#70000
1!
#76000
1"
#80000
0!
#90000
1!
b0000000000000000 )
b0000000000000000 %
0*
0&
#96000
0"
#100000
0!
#110000
1!
#116000
1#
#120000
0!
#130000
1!
b0000000010011111 )
b0000000010011111 %
#135000
1*
1&
#136000
b0000001101101110 $
b0000001101101110 (
#140000
0!
#150000
1!
b0000000011111000 )
b0000000011111000 %
#156000
b0000011010000000 $
b0000011010000000 (
#160000
0!
#170000
1!
b0000000100000000 )
b0000000100000000 %
#176000
b1111110100000000 $
b1111110100000000 (
#180000
0!
#190000
1!
b0000000000001100 )
b0000000000001100 %
#196000
b1000000000000000 $
b1000000000000000 (
#200000
0!
#210000
1!
b0000000000000000 )
b0000000000000000 %
#220000
0!
#230000
1!
#240000
0!
#250000
1!
#260000
0!
#270000
1!
#280000
0!
#290000
1!
