<HTML>
<HEAD><TITLE>Project Summary</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Mrp"></A>
      Lattice Mapping Report File for Design Module 'OperacionesLogicas'



<A name="mrp_di"></A><B><U><big>Design Information</big></U></B>

Command line:   map -a MachXO2 -p LCMXO2-7000HE -t TQFP144 -s 5 -oc Commercial
     P1_P1.ngd -o P1_P1_map.ncd -pr P1_P1.prf -mp P1_P1.mrp -lpf
     A:/Documentos/Aruitectura Pasti/P1/P1_P1_synplify.lpf -lpf
     A:/Documentos/Aruitectura Pasti/P1.lpf -c 0 -gui -msgset
     A:/Documentos/Aruitectura Pasti/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HETQFP144
Target Performance:   5
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.10.3.144
Mapped on:  04/14/19  03:36:45


<A name="mrp_ds"></A><B><U><big>Design Summary</big></U></B>
   Number of registers:     10 out of  7209 (0%)
      PFU registers:            0 out of  6864 (0%)
      PIO registers:           10 out of   345 (3%)
   Number of SLICEs:        12 out of  3432 (0%)
      SLICEs as Logic/ROM:     12 out of  3432 (0%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:          6 out of  3432 (0%)
   Number of LUT4s:         23 out of  6864 (0%)
      Number used as logic LUTs:         11
      Number used as distributed RAM:     0
      Number used as ripple logic:       12
      Number used as shift registers:     0
   Number of PIO sites used: 35 + 4(JTAG) out of 115 (34%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:  1 out of 1 (100%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  1
     Net clk_c: 10 loads, 10 rising, 0 falling (Driver: PIO clk )
   Number of Clock Enables:  1
     Net selector_c[2]: 10 loads, 0 LSLICEs

   Number of local set/reset loads for net clr_c merged into GSR:  10
   Number of LSRs:  0
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net selector_c[0]: 11 loads
     Net selector_c[1]: 11 loads
     Net selector_c[2]: 10 loads
     Net A_c[9]: 2 loads
     Net clr_c: 1 loads
     Net salida_6[0]: 1 loads
     Net salida_6[9]: 1 loads
     Net salida_6_axb_0: 1 loads
     Net salida_6_cry_0: 1 loads
     Net salida_6_cry_0_0_RNO: 1 loads




   Number of warnings:  1
   Number of errors:    0
     




<A name="mrp_dwe"></A><B><U><big>Design Errors/Warnings</big></U></B>

WARNING - map: Using local reset signal 'clr_c' to infer global GSR net.



<A name="mrp_ioa"></A><B><U><big>IO (PIO) Attributes</big></U></B>

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| salida[0]           | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| clk                 | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| salida[9]           | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| salida[8]           | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| salida[7]           | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| salida[6]           | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| salida[5]           | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| salida[4]           | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| salida[3]           | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| salida[2]           | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| salida[1]           | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+

| selector[2]         | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| selector[1]         | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| selector[0]         | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| B[9]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| B[8]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| B[7]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| B[6]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| B[5]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| B[4]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| B[3]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| B[2]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| B[1]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| B[0]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| A[9]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| A[8]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| A[7]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| A[6]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| A[5]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| A[4]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| A[3]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| A[2]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| A[1]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| A[0]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| clr                 | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+



<A name="mrp_rm"></A><B><U><big>Removed logic</big></U></B>

Block VCC undriven or does not drive anything - clipped.
Signal selector_c_i[2] was merged into signal selector_c[2]
Signal GND undriven or does not drive anything - clipped.
Signal VCC undriven or does not drive anything - clipped.

Signal salida_6_s_9_0_S1 undriven or does not drive anything - clipped.
Signal salida_6_s_9_0_COUT undriven or does not drive anything - clipped.
Signal salida_6_cry_0_0_S0 undriven or does not drive anything - clipped.
Signal N_1 undriven or does not drive anything - clipped.
Block selector_pad_RNIVA19[2] was optimized away.
Block GND was optimized away.



<A name="mrp_mem"></A><B><U><big>Memory Usage</big></U></B>


     



<A name="mrp_gsr"></A><B><U><big>GSR Usage</big></U></B>
---------

GSR Component:
   The local reset signal 'clr_c' of the design has been inferred as Global Set
        Reset (GSR). The reset signal used for GSR control is 'clr_c'.
        

     GSR Property:
   The design components with GSR property set to ENABLED will respond to global
        set reset while the components with GSR property set to DISABLED will
        not.
        



<A name="mrp_runtime"></A><B><U><big>Run Time and Memory Usage</big></U></B>
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 57 MB
        

























Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights
     reserved.



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
