strict digraph G {
  RD1 [ label="RD1" ];
  RD2 [ label="RD2" ];
  RD3 [ label="RD3" ];
  RD4 [ label="RD4" ];
  RD5 [ label="RD5" ];
  RD6 [ label="RD6" ];
  RD7 [ label="RD7" ];
  RD8 [ label="RD8" ];
  RD9 [ label="RD9" ];
  RD10 [ label="RD10" ];
  RD11 [ label="RD11" ];
  RD12 [ label="RD12" ];
  RD13 [ label="RD13" ];
  RD14 [ label="RD14" ];
  RD15 [ label="RD15" ];
  RD16 [ label="RD16" ];
  RD17 [ label="RD17" ];
  RD18 [ label="RD18" ];
  RD19 [ label="RD19" ];
  RD20 [ label="RD20" ];
  RD21 [ label="RD21" ];
  CPS1 [ label="CPS1" ];
  REG [ label="REG" ];
  MSB [ label="MSB" ];
  CFG [ label="CFG" ];
  TRC [ label="TRC" ];
  MSV1 [ label="MSV1" ];
  MSV2 [ label="MSV2" ];
  MSV3 [ label="MSV3" ];
  RD12 -> RD2;
  RD16 -> RD2;
  RD20 -> RD5;
  RD9 -> RD6;
  RD16 -> RD6;
  RD20 -> RD8;
  RD9 -> RD15;
  RD10 -> RD11;
  RD10 -> RD13;
  RD12 -> RD13;
  RD12 -> RD15;
  RD16 -> RD15;
  CPS1 -> RD2;
  CPS1 -> RD11;
  CPS1 -> RD20;
  CPS1 -> RD15;
  RD2 -> REG;
  RD9 -> REG;
  RD10 -> REG;
  RD12 -> REG;
  RD16 -> REG;
  RD20 -> REG;
  CPS1 -> REG;
  RD1 -> MSB;
  MSB -> RD18;
  MSB -> REG;
  RD3 -> MSB;
  MSB -> RD4;
  MSB -> RD16;
  RD4 -> MSB;
  MSB -> RD3;
  MSB -> RD15;
  RD5 -> MSB;
  MSB -> RD11;
  MSB -> RD13;
  RD6 -> MSB;
  MSB -> RD2;
  MSB -> RD10;
  MSB -> RD14;
  MSB -> RD20;
  RD7 -> MSB;
  RD8 -> MSB;
  MSB -> RD7;
  RD11 -> MSB;
  RD13 -> MSB;
  RD14 -> MSB;
  RD15 -> MSB;
  MSB -> RD6;
  MSB -> RD12;
  RD17 -> MSB;
  RD18 -> MSB;
  MSB -> RD9;
  RD19 -> MSB;
  RD21 -> MSB;
  MSB -> RD8;
  RD15 -> CFG;
  RD17 -> CFG;
  RD4 -> CFG;
  RD18 -> CFG;
  RD2 -> CFG;
  CPS1 -> CFG;
  RD12 -> CFG;
  RD6 -> CFG;
  RD14 -> CFG;
  REG -> CFG;
  RD1 -> TRC;
  RD2 -> TRC;
  RD3 -> TRC;
  RD4 -> TRC;
  RD5 -> TRC;
  RD6 -> TRC;
  RD7 -> TRC;
  RD8 -> TRC;
  RD9 -> TRC;
  RD10 -> TRC;
  RD11 -> TRC;
  RD12 -> TRC;
  RD13 -> TRC;
  RD14 -> TRC;
  RD15 -> TRC;
  RD16 -> TRC;
  RD17 -> TRC;
  RD18 -> TRC;
  RD19 -> TRC;
  RD20 -> TRC;
  RD21 -> TRC;
  CPS1 -> TRC;
  CFG -> TRC;
  TRC -> REG;
  RD12 -> MSV1;
  MSV1 -> REG;
  MSV1 -> CFG;
  RD12 -> MSV2;
  RD12 -> MSV3;
  MSV2 -> REG;
  MSV2 -> TRC;
  MSV2 -> CFG;
  MSV3 -> REG;
  MSV3 -> CFG;
}
