INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Verilog/Gate_Level_Designs/full_adder_using_two_half_adder/full_adder_using_two_half_adder.srcs/sources_1/new/full_adder_using_two_half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_using_two_half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Verilog/Gate_Level_Designs/full_adder_using_two_half_adder/full_adder_using_two_half_adder.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Verilog/Gate_Level_Designs/full_adder_using_two_half_adder/full_adder_using_two_half_adder.srcs/sim_1/new/full_adder_using_two_half_adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_using_two_half_adder_tb
