# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do all_gates_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Rao/Desktop/Quartus_github/all_gates {C:/Users/Rao/Desktop/Quartus_github/all_gates/all_gates.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:34:33 on Sep 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Rao/Desktop/Quartus_github/all_gates" C:/Users/Rao/Desktop/Quartus_github/all_gates/all_gates.sv 
# -- Compiling module all_gates
# 
# Top level modules:
# 	all_gates
# End time: 12:34:33 on Sep 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Rao/Desktop/Quartus_github/all_gates {C:/Users/Rao/Desktop/Quartus_github/all_gates/all_gates_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:34:33 on Sep 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Rao/Desktop/Quartus_github/all_gates" C:/Users/Rao/Desktop/Quartus_github/all_gates/all_gates_tb.sv 
# -- Compiling module all_gate_tb
# 
# Top level modules:
# 	all_gate_tb
# End time: 12:34:33 on Sep 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  all_gates_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" all_gates_tb 
# Start time: 12:34:33 on Sep 21,2023
# ** Error: (vsim-3170) Could not find 'all_gates_tb'.
#         Searched libraries:
#             C:/intelFPGA_lite/17.0/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA_lite/17.0/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA_lite/17.0/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA_lite/17.0/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA_lite/17.0/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA_lite/17.0/modelsim_ase/altera/verilog/cyclonev
#             C:/intelFPGA_lite/17.0/modelsim_ase/altera/verilog/cyclonev_hssi
#             C:/intelFPGA_lite/17.0/modelsim_ase/altera/verilog/cyclonev_pcie_hip
#             C:/Users/Rao/Desktop/Quartus_github/all_gates/simulation/modelsim/rtl_work
#             C:/Users/Rao/Desktop/Quartus_github/all_gates/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./all_gates_run_msim_rtl_verilog.do PAUSED at line 12
vsim work.all_gate_tb
# vsim work.all_gate_tb 
# Start time: 12:34:33 on Sep 21,2023
# Loading sv_std.std
# Loading work.all_gate_tb
# Loading work.all_gates
add wave -position insertpoint sim:/all_gate_tb/*
vsim work.all_gate_tb
# End time: 12:44:00 on Sep 21,2023, Elapsed time: 0:09:27
# Errors: 1, Warnings: 0
# vsim work.all_gate_tb 
# Start time: 12:44:00 on Sep 21,2023
# Loading sv_std.std
# Loading work.all_gate_tb
# Loading work.all_gates
add wave -position insertpoint sim:/all_gate_tb/*
run -all
# ** Note: $finish    : C:/Users/Rao/Desktop/Quartus_github/all_gates/all_gates_tb.sv(21)
#    Time: 20 ps  Iteration: 0  Instance: /all_gate_tb
# 1
# Break in Module all_gate_tb at C:/Users/Rao/Desktop/Quartus_github/all_gates/all_gates_tb.sv line 21
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/Rao/Desktop/Quartus_github/all_gates/simulation/modelsim/wave.do
# End time: 12:50:46 on Sep 21,2023, Elapsed time: 0:06:46
# Errors: 0, Warnings: 0
