Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Fri Jul 12 07:41:46 2019
| Host         : travis-job-8bd3591e-ee39-4b20-b062-d2d191ac3300 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_control_sets -verbose -file top_control_sets.rpt
| Design       : top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   200 |
| Unused register locations in slices containing registers |   401 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             170 |           79 |
| No           | No                    | Yes                    |               8 |            4 |
| No           | Yes                   | No                     |            1046 |          370 |
| Yes          | No                    | No                     |              16 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            2599 |          869 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------+----------------------------------------------------------------------------------------+--------------------------------------------------------------------+------------------+----------------+
| Clock Signal |                                      Enable Signal                                     |                          Set/Reset Signal                          | Slice Load Count | Bel Load Count |
+--------------+----------------------------------------------------------------------------------------+--------------------------------------------------------------------+------------------+----------------+
|  sys_clk     | netsoc_sdram_tfawcon_ready_reg016_in                                                   | netsoc_sdram_tfawcon_ready_i_1_n_0                                 |                1 |              1 |
|  sys_clk     | spiflash_i_i_1_n_0                                                                     | sys_rst                                                            |                1 |              1 |
|  sys_clk     | serial_tx_i_1_n_0                                                                      | sys_rst                                                            |                1 |              1 |
|  sys_clk     |                                                                                        | netsoc_sdram_tccdcon_ready_i_1_n_0                                 |                1 |              1 |
|  clk200_clk  |                                                                                        |                                                                    |                1 |              1 |
|  eth_rx_clk  |                                                                                        | reset0                                                             |                1 |              2 |
|  eth_tx_clk  |                                                                                        | reset0                                                             |                1 |              2 |
|  clk200_clk  |                                                                                        | xilinxasyncresetsynchronizerimpl0                                  |                1 |              2 |
|  sys_clk     |                                                                                        | xilinxasyncresetsynchronizerimpl0                                  |                1 |              2 |
|  sys_clk     | bankmachine2_next_state                                                                | sys_rst                                                            |                3 |              4 |
|  clk200_clk  | reset_counter[3]_i_1_n_0                                                               | clk200_rst                                                         |                1 |              4 |
|  sys_clk     | spiflash_bitbang_storage_full[3]_i_1_n_0                                               | sys_rst                                                            |                1 |              4 |
|  sys_clk     | leds_storage_full[3]_i_1_n_0                                                           | sys_rst                                                            |                2 |              4 |
|  sys_clk     | bankmachine1_next_state                                                                | sys_rst                                                            |                2 |              4 |
|  sys_clk     | netsoc_sdram_time1[3]_i_1_n_0                                                          | sys_rst                                                            |                2 |              4 |
|  sys_clk     | bankmachine6_next_state                                                                | sys_rst                                                            |                2 |              4 |
|  sys_clk     | bankmachine7_next_state                                                                | sys_rst                                                            |                1 |              4 |
|  sys_clk     | netsoc_csrbankarray_csrbank2_half_sys8x_taps0_re                                       | sys_rst                                                            |                1 |              4 |
|  sys_clk     | netsoc_uart_tx_fifo_syncfifo_re                                                        | sys_rst                                                            |                1 |              4 |
|  sys_clk     | minerva_cpu/loadstore/netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level_reg[3]_1[0] | sys_rst                                                            |                2 |              4 |
|  sys_clk     | minerva_cpu/loadstore/netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level_reg[3]_1[0] | sys_rst                                                            |                2 |              4 |
|  sys_clk     | netsoc_uart_phy_rx_bitcount                                                            | netsoc_uart_phy_rx_bitcount[3]_i_1_n_0                             |                1 |              4 |
|  sys_clk     | minerva_cpu/loadstore/netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level_reg[3]_1[0] | sys_rst                                                            |                1 |              4 |
|  sys_clk     | netsoc_uart_rx_fifo_syncfifo_re                                                        | sys_rst                                                            |                1 |              4 |
|  sys_clk     | netsoc_uart_rx_fifo_wrport_we                                                          | sys_rst                                                            |                1 |              4 |
|  sys_clk     | minerva_cpu/loadstore/netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[3]_1[0] | sys_rst                                                            |                1 |              4 |
|  sys_clk     | minerva_cpu/loadstore/netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level_reg[3]_1[0] | sys_rst                                                            |                2 |              4 |
|  sys_clk     | minerva_cpu/loadstore/netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[3]_1[0] | sys_rst                                                            |                2 |              4 |
|  sys_clk     | netsoc_uart_tx_fifo_wrport_we                                                          | sys_rst                                                            |                1 |              4 |
|  sys_clk     | netsoc_csrbankarray_csrbank0_buttons_ev_enable0_re                                     | sys_rst                                                            |                1 |              4 |
|  sys_clk     | minerva_cpu/fetch/netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[3]_0[0]     | sys_rst                                                            |                1 |              4 |
|  sys_clk     | multiplexer_next_state                                                                 | sys_rst                                                            |                1 |              4 |
|  sys_clk     | minerva_cpu/fetch/netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level_reg[3]_0[0]     | sys_rst                                                            |                2 |              4 |
|  sys_clk     | bankmachine0_next_state                                                                | sys_rst                                                            |                3 |              4 |
|  sys_clk     | bankmachine3_next_state                                                                | sys_rst                                                            |                1 |              4 |
|  sys_clk     |                                                                                        | netsoc_csrbankarray_interface2_bank_bus_dat_r[3]_i_1_n_0           |                1 |              4 |
|  sys_clk     |                                                                                        | netsoc_csrbankarray_interface0_bank_bus_dat_r[3]_i_1_n_0           |                1 |              4 |
|  eth_rx_clk  | liteethphymiirx_converter_converter_source_payload_data[7]_i_2_n_0                     | liteethphymiirx_converter_converter_source_payload_data[7]_i_1_n_0 |                1 |              4 |
|  eth_tx_clk  | liteethmacgap_state                                                                    | p_90_in                                                            |                1 |              4 |
|  sys_clk     | bankmachine5_next_state                                                                | sys_rst                                                            |                2 |              4 |
|  sys_clk     | bankmachine4_next_state                                                                | sys_rst                                                            |                2 |              4 |
|  sys_clk     |                                                                                        | netsoc_csrbankarray_interface7_bank_bus_dat_r[3]_i_1_n_0           |                1 |              4 |
|  sys_clk     | netsoc_uart_phy_sink_ready1393_out                                                     | netsoc_uart_phy_tx_bitcount[3]_i_1_n_0                             |                1 |              4 |
|  eth_rx_clk  | liteethphymiirx_converter_converter_source_payload_data[3]_i_1_n_0                     | liteethphymiirx_converter_converter_source_payload_data[7]_i_1_n_0 |                1 |              4 |
|  sys_clk     | minerva_cpu/loadstore/mcause_r__ecode_reg[30][0]                                       | sys_rst                                                            |                3 |              4 |
|  sys_clk     | netsoc_uart_rx_fifo_level0[4]_i_1_n_0                                                  | sys_rst                                                            |                2 |              5 |
|  sys_clk     | netsoc_csrbankarray_csrbank6_dfii_control0_re                                          | sys_rst                                                            |                3 |              5 |
|  sys_clk     | netsoc_sdram_time0[4]_i_1_n_0                                                          | sys_rst                                                            |                2 |              5 |
|  sys_clk     | netsoc_uart_tx_fifo_level0[4]_i_1_n_0                                                  | sys_rst                                                            |                2 |              5 |
|  sys_clk     | netsoc_sdram_phaseinjector3_command_storage_full[5]_i_1_n_0                            | sys_rst                                                            |                1 |              6 |
|  sys_clk     | netsoc_sdram_phaseinjector0_address_storage_full[13]_i_1_n_0                           | sys_rst                                                            |                1 |              6 |
|  sys_clk     | netsoc_sdram_phaseinjector3_address_storage_full[13]_i_1_n_0                           | sys_rst                                                            |                2 |              6 |
|  sys_clk     | netsoc_sdram_phaseinjector0_command_storage_full[5]_i_1_n_0                            | sys_rst                                                            |                3 |              6 |
|  sys_clk     | netsoc_sdram_phaseinjector2_address_storage_full[13]_i_1_n_0                           | sys_rst                                                            |                1 |              6 |
|  sys_clk     | netsoc_sdram_phaseinjector1_command_storage_full[5]_i_1_n_0                            | sys_rst                                                            |                3 |              6 |
|  sys_clk     | netsoc_sdram_generator_counter                                                         | sys_rst                                                            |                2 |              6 |
|  sys_clk     | netsoc_sdram_phaseinjector2_command_storage_full[5]_i_1_n_0                            | sys_rst                                                            |                3 |              6 |
|  sys_clk     | netsoc_sdram_phaseinjector1_address_storage_full[13]_i_1_n_0                           | sys_rst                                                            |                1 |              6 |
|  sys_clk     | minerva_cpu/loadstore/csrf_mip_we                                                      | sys_rst                                                            |                3 |              7 |
|  sys_clk     | dna_cnt[6]_i_1_n_0                                                                     | sys_rst                                                            |                2 |              7 |
|  sys_clk     | netsoc_uart_phy_rx_reg                                                                 | sys_rst                                                            |                3 |              8 |
|  sys_clk     | netsoc_sdram_phaseinjector0_address_storage_full[7]_i_1_n_0                            | sys_rst                                                            |                2 |              8 |
|  sys_clk     |                                                                                        | netsoc_csrbankarray_interface3_bank_bus_dat_r[7]_i_1_n_0           |                6 |              8 |
|  sys_clk     | netsoc_uart_phy_tx_reg[7]_i_1_n_0                                                      | sys_rst                                                            |                3 |              8 |
|  sys_clk     | netsoc_timer0_load_storage_full[31]_i_1_n_0                                            | sys_rst                                                            |                3 |              8 |
|  sys_clk     | netsoc_sdram_phaseinjector0_wrdata_storage_full[7]_i_1_n_0                             | sys_rst                                                            |                3 |              8 |
|  sys_clk     | netsoc_sdram_phaseinjector0_wrdata_storage_full[23]_i_1_n_0                            | sys_rst                                                            |                2 |              8 |
|  sys_clk     |                                                                                        | netsoc_csrbankarray_interface8_bank_bus_dat_r[7]_i_1_n_0           |                6 |              8 |
|  sys_clk     |                                                                                        | netsoc_csrbankarray_interface5_bank_bus_dat_r[7]_i_1_n_0           |                6 |              8 |
|  sys_clk     | netsoc_uart_phy_source_payload_data[7]_i_1_n_0                                         | sys_rst                                                            |                2 |              8 |
|  sys_clk     | netsoc_uart_rx_fifo_syncfifo_re                                                        |                                                                    |                2 |              8 |
|  sys_clk     | netsoc_sdram_phaseinjector3_wrdata_storage_full[31]_i_1_n_0                            | sys_rst                                                            |                5 |              8 |
|  sys_clk     | netsoc_sdram_phaseinjector1_wrdata_storage_full[23]_i_1_n_0                            | sys_rst                                                            |                3 |              8 |
|  sys_clk     | netsoc_timer0_reload_storage_full[7]_i_1_n_0                                           | sys_rst                                                            |                4 |              8 |
|  sys_clk     | p_1_out[3]                                                                             | sys_rst                                                            |                2 |              8 |
|  sys_clk     | netsoc_sdram_phaseinjector1_wrdata_storage_full[31]_i_1_n_0                            | sys_rst                                                            |                2 |              8 |
|  sys_clk     | netsoc_sdram_phaseinjector0_wrdata_storage_full[31]_i_1_n_0                            | sys_rst                                                            |                3 |              8 |
|  sys_clk     | netsoc_sdram_phaseinjector1_address_storage_full[7]_i_1_n_0                            | sys_rst                                                            |                2 |              8 |
|  sys_clk     | netsoc_timer0_load_storage_full[7]_i_1_n_0                                             | sys_rst                                                            |                2 |              8 |
|  sys_clk     | netsoc_timer0_reload_storage_full[31]_i_1_n_0                                          | sys_rst                                                            |                2 |              8 |
|  sys_clk     | netsoc_timer0_reload_storage_full[23]_i_1_n_0                                          | sys_rst                                                            |                3 |              8 |
|  sys_clk     | netsoc_uart_tx_fifo_syncfifo_re                                                        |                                                                    |                2 |              8 |
|  sys_clk     |                                                                                        | netsoc_csrbankarray_interface6_bank_bus_dat_r[7]_i_1_n_0           |                7 |              8 |
|  sys_clk     | netsoc_timer0_load_storage_full[23]_i_1_n_0                                            | sys_rst                                                            |                3 |              8 |
|  sys_clk     | netsoc_timer0_load_storage_full[15]_i_1_n_0                                            | sys_rst                                                            |                2 |              8 |
|  sys_clk     | reader_length_storage_full[7]_i_1_n_0                                                  | sys_rst                                                            |                2 |              8 |
|  sys_clk     | minerva_cpu/loadstore/spiflash_counter_reg[0][0]                                       | sys_rst                                                            |                2 |              8 |
|  sys_clk     | netsoc_sdram_phaseinjector1_wrdata_storage_full[7]_i_1_n_0                             | sys_rst                                                            |                2 |              8 |
|  sys_clk     | netsoc_sdram_phaseinjector1_wrdata_storage_full[15]_i_1_n_0                            | sys_rst                                                            |                3 |              8 |
|  sys_clk     | p_4_out[31]                                                                            | sys_rst                                                            |                3 |              8 |
|  sys_clk     | netsoc_timer0_reload_storage_full[15]_i_1_n_0                                          | sys_rst                                                            |                2 |              8 |
|  sys_clk     |                                                                                        | netsoc_csrbankarray_interface9_bank_bus_dat_r[7]_i_1_n_0           |                2 |              8 |
|  sys_clk     | p_4_out[15]                                                                            | sys_rst                                                            |                1 |              8 |
|  sys_clk     | spiflash_i                                                                             | sys_rst                                                            |                4 |              8 |
|  sys_clk     | p_4_out[23]                                                                            | sys_rst                                                            |                1 |              8 |
|  sys_clk     | netsoc_sdram_phaseinjector2_wrdata_storage_full[31]_i_1_n_0                            | sys_rst                                                            |                3 |              8 |
|  sys_clk     | netsoc_sdram_phaseinjector3_address_storage_full[7]_i_1_n_0                            | sys_rst                                                            |                2 |              8 |
|  sys_clk     | p_1_out[19]                                                                            | sys_rst                                                            |                2 |              8 |
|  sys_clk     | p_4_out[7]                                                                             | sys_rst                                                            |                1 |              8 |
|  sys_clk     | p_1_out[11]                                                                            | sys_rst                                                            |                2 |              8 |
|  sys_clk     | netsoc_sdram_phaseinjector3_wrdata_storage_full[23]_i_1_n_0                            | sys_rst                                                            |                2 |              8 |
|  sys_clk     | netsoc_sdram_phaseinjector3_wrdata_storage_full[15]_i_1_n_0                            | sys_rst                                                            |                5 |              8 |
|  sys_clk     | netsoc_sdram_phaseinjector2_wrdata_storage_full[15]_i_1_n_0                            | sys_rst                                                            |                3 |              8 |
|  sys_clk     |                                                                                        | netsoc_csrbankarray_interface10_bank_bus_dat_r[7]_i_1_n_0          |                5 |              8 |
|  sys_clk     | netsoc_sdram_phaseinjector2_wrdata_storage_full[7]_i_1_n_0                             | sys_rst                                                            |                2 |              8 |
|  sys_clk     |                                                                                        | netsoc_csrbankarray_interface1_bank_bus_dat_r[7]_i_1_n_0           |                5 |              8 |
|  sys_clk     | p_1_out[27]                                                                            | sys_rst                                                            |                2 |              8 |
|  sys_clk     | netsoc_sdram_phaseinjector3_wrdata_storage_full[7]_i_1_n_0                             | sys_rst                                                            |                3 |              8 |
|  sys_clk     | netsoc_sdram_phaseinjector2_wrdata_storage_full[23]_i_1_n_0                            | sys_rst                                                            |                2 |              8 |
|  sys_clk     | netsoc_sdram_phaseinjector2_address_storage_full[7]_i_1_n_0                            | sys_rst                                                            |                2 |              8 |
|  sys_clk     | netsoc_sdram_phaseinjector0_wrdata_storage_full[15]_i_1_n_0                            | sys_rst                                                            |                6 |              8 |
|  eth_rx_clk  |                                                                                        | crc32_checker_syncfifo_level                                       |                3 |              9 |
|  sys_clk     | reader_counter_ce                                                                      | reader_counter[10]_i_1_n_0                                         |                2 |              9 |
|  sys_clk     | counter_ce                                                                             | sys_rst                                                            |                2 |              9 |
|  sys_clk     | minerva_cpu/loadstore/csrf_mie_we                                                      | sys_rst                                                            |                2 |              9 |
|  sys_clk     | netsoc_sdram_timer_count[9]_i_2_n_0                                                    | netsoc_sdram_timer_count[9]_i_1_n_0                                |                3 |             10 |
|  eth_rx_clk  | rx_converter_converter_source_payload_data[29]_i_1_n_0                                 | eth_rx_rst                                                         |                2 |             10 |
|  eth_rx_clk  | rx_converter_converter_source_payload_data[39]_i_1_n_0                                 | eth_rx_rst                                                         |                2 |             10 |
|  eth_rx_clk  | rx_converter_converter_source_payload_data[9]_i_1_n_0                                  | eth_rx_rst                                                         |                2 |             10 |
|  eth_rx_clk  | rx_converter_converter_source_payload_data[19]_i_1_n_0                                 | eth_rx_rst                                                         |                2 |             10 |
|  sys_clk     | vccbram_status                                                                         | sys_rst                                                            |                5 |             12 |
|  sys_clk     | temperature_status                                                                     | sys_rst                                                            |                3 |             12 |
|  sys_clk     | vccint_status                                                                          | sys_rst                                                            |                5 |             12 |
|  sys_clk     | vccaux_status                                                                          | sys_rst                                                            |                5 |             12 |
|  sys_clk     | netsoc_sdram_bankmachine1_row[13]_i_1_n_0                                              | sys_rst                                                            |                3 |             14 |
|  sys_clk     | netsoc_sdram_bankmachine4_row                                                          | sys_rst                                                            |                4 |             14 |
|  sys_clk     | netsoc_sdram_bankmachine2_row                                                          | sys_rst                                                            |                6 |             14 |
|  sys_clk     | netsoc_sdram_bankmachine7_row[13]_i_1_n_0                                              | sys_rst                                                            |                3 |             14 |
|  sys_clk     | netsoc_sdram_bankmachine6_row                                                          | sys_rst                                                            |                3 |             14 |
|  sys_clk     | netsoc_sdram_bankmachine5_row                                                          | sys_rst                                                            |                4 |             14 |
|  sys_clk     | netsoc_sdram_bankmachine0_row                                                          | sys_rst                                                            |                3 |             14 |
|  sys_clk     | netsoc_sdram_bankmachine3_row                                                          | sys_rst                                                            |                3 |             14 |
|  eth_tx_clk  | padding_inserter_counter_ce                                                            | padding_inserter_counter[14]                                       |                4 |             15 |
|  eth_rx_clk  | crc32_checker_syncfifo_wrport_we                                                       |                                                                    |                2 |             16 |
|  sys_clk     | netsoc_uart_rx_fifo_wrport_we                                                          |                                                                    |                2 |             16 |
|  sys_clk     | storage_15_reg_0_1_0_5_i_1_n_0                                                         |                                                                    |                2 |             16 |
|  sys_clk     | netsoc_uart_tx_fifo_wrport_we                                                          |                                                                    |                2 |             16 |
|  sys_clk     | minerva_cpu/loadstore/csrf_mstatus_we                                                  | sys_rst                                                            |                6 |             18 |
|  sys_clk     | minerva_cpu/loadstore/m_load_data_reg[31]_1                                            | minerva_cpu/loadstore/netsoc_count_reg_19_sn_1                     |                5 |             20 |
|  sys_clk     | eventsourceprocess1_trigger                                                            | waittimer1_count[0]_i_1_n_0                                        |                5 |             20 |
|  sys_clk     | eventsourceprocess0_trigger                                                            | waittimer0_count[0]_i_1_n_0                                        |                5 |             20 |
|  sys_clk     | eventsourceprocess3_trigger                                                            | waittimer3_count[0]_i_1_n_0                                        |                5 |             20 |
|  sys_clk     | eventsourceprocess2_trigger                                                            | waittimer2_count[0]_i_1_n_0                                        |                5 |             20 |
|  eth_rx_clk  |                                                                                        |                                                                    |                6 |             22 |
|  sys_clk     | spiflash_sr[31]_i_1_n_0                                                                | sys_rst                                                            |               11 |             22 |
|  eth_tx_clk  |                                                                                        | eth_tx_rst                                                         |               10 |             22 |
|  sys_clk     | netsoc_sdram_bankmachine7_cmd_buffer_pipe_ce                                           | sys_rst                                                            |                7 |             23 |
|  sys_clk     | netsoc_sdram_bankmachine3_cmd_buffer_pipe_ce                                           | sys_rst                                                            |                6 |             23 |
|  sys_clk     | netsoc_sdram_bankmachine4_cmd_buffer_pipe_ce                                           | sys_rst                                                            |                5 |             23 |
|  sys_clk     | netsoc_sdram_bankmachine0_cmd_buffer_pipe_ce                                           | sys_rst                                                            |                6 |             23 |
|  sys_clk     | netsoc_sdram_bankmachine1_cmd_buffer_pipe_ce                                           | sys_rst                                                            |                5 |             23 |
|  sys_clk     | netsoc_sdram_bankmachine2_cmd_buffer_pipe_ce                                           | sys_rst                                                            |                8 |             23 |
|  sys_clk     | netsoc_sdram_bankmachine6_cmd_buffer_pipe_ce                                           | sys_rst                                                            |                7 |             23 |
|  sys_clk     | netsoc_sdram_bankmachine5_cmd_buffer_pipe_ce                                           | sys_rst                                                            |                7 |             23 |
|  sys_clk     | netsoc_sdram_bandwidth_nwrites[0]_i_1_n_0                                              | netsoc_sdram_bandwidth_nwrites                                     |                6 |             24 |
|  eth_rx_clk  |                                                                                        | eth_rx_rst                                                         |                7 |             24 |
|  sys_clk     | netsoc_sdram_bandwidth_nreads                                                          | netsoc_sdram_bandwidth_nwrites                                     |                6 |             24 |
|  sys_clk     | a7ddrphy_bitslip8_value                                                                | a7ddrphy_bitslip15_value                                           |               10 |             24 |
|  sys_clk     | a7ddrphy_bitslip0_value                                                                | a7ddrphy_bitslip7_value                                            |               10 |             24 |
|  sys_clk     | minerva_cpu/loadstore/mcause_r__ecode_reg[30][0]                                       | minerva_cpu/loadstore/SR[0]                                        |               17 |             27 |
|  eth_tx_clk  |                                                                                        |                                                                    |                9 |             27 |
|  sys_clk     | minerva_cpu/loadstore/misa_r__mxl_reg[0][0]                                            | sys_rst                                                            |                9 |             28 |
|  sys_clk     | minerva_cpu/x/payload__pc$34_reg[0]                                                    | sys_rst                                                            |               10 |             30 |
|  sys_clk     |                                                                                        | netsoc_uart_phy_phase_accumulator_rx[30]_i_1_n_0                   |                8 |             31 |
|  eth_rx_clk  | crc32_checker_crc_ce                                                                   | crc32_checker_syncfifo_level                                       |               14 |             32 |
|  sys_clk     | minerva_cpu/loadstore/m_load_data[31]_i_1_n_0                                          | sys_rst                                                            |               12 |             32 |
|  sys_clk     | netsoc_timer0_update_value_re                                                          | sys_rst                                                            |               10 |             32 |
|  sys_clk     |                                                                                        | netsoc_uart_phy_phase_accumulator_tx[31]_i_1_n_0                   |                8 |             32 |
|  sys_clk     | minerva_cpu/loadstore/irq_mask_r__value_reg[31][0]                                     | sys_rst                                                            |                9 |             32 |
|  sys_clk     | minerva_cpu/loadstore/mepc_r__value_reg[31]_0[0]                                       | sys_rst                                                            |               15 |             32 |
|  sys_clk     | minerva_cpu/loadstore/mscratch_r__value_reg[31][0]                                     | sys_rst                                                            |               14 |             32 |
|  sys_clk     | minerva_cpu/loadstore/mtvec_r__base_reg[0][0]                                          | sys_rst                                                            |               10 |             32 |
|  sys_clk     | minerva_cpu/exception/dbus__dat_w_reg[31][0]                                           | sys_rst                                                            |               12 |             32 |
|  eth_tx_clk  | crc32_inserter_ce                                                                      | crc32_inserter_reg                                                 |                9 |             32 |
|  sys_clk     | minerva_cpu/loadstore/f_instruction$2_reg[31][0]                                       | sys_rst                                                            |               13 |             32 |
|  sys_clk     | minerva_cpu/fetch/netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level_reg[3]          |                                                                    |                4 |             32 |
|  sys_clk     | minerva_cpu/fetch/netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[1]          |                                                                    |                4 |             32 |
|  sys_clk     | ps_crc_error_o                                                                         | sys_rst                                                            |                8 |             32 |
|  sys_clk     | ps_preamble_error_o                                                                    | sys_rst                                                            |                8 |             32 |
|  sys_clk     | minerva_cpu/loadstore/netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[3]      |                                                                    |                4 |             32 |
|  sys_clk     | mem_4_reg_i_26_n_0                                                                     | writer_counter[0]_i_1_n_0                                          |                8 |             32 |
|  sys_clk     | minerva_cpu/loadstore/netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[3]      |                                                                    |                4 |             32 |
|  sys_clk     | minerva_cpu/loadstore/netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level_reg[3]      |                                                                    |                4 |             32 |
|  sys_clk     | minerva_cpu/loadstore/netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level_reg[3]      |                                                                    |                4 |             32 |
|  sys_clk     | minerva_cpu/loadstore/netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level_reg[3]      |                                                                    |                4 |             32 |
|  sys_clk     | netsoc_ctrl_bus_errors                                                                 | sys_rst                                                            |                8 |             32 |
|  sys_clk     | writer_errors_status_next_value_ce                                                     | sys_rst                                                            |                9 |             32 |
|  sys_clk     | minerva_cpu/loadstore/netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level_reg[3]      |                                                                    |                4 |             32 |
|  sys_clk     | minerva_cpu/exception/E[0]                                                             | sys_rst                                                            |               13 |             35 |
|  sys_clk     | minerva_cpu/fetch/ibus__adr[29]_i_1_n_0                                                | sys_rst                                                            |               13 |             40 |
|  sys_clk     | writer_fifo_wrport_we__0                                                               |                                                                    |                6 |             48 |
|  sys_clk     | netsoc_sdram_bandwidth_update_re                                                       | sys_rst                                                            |               10 |             48 |
|  sys_clk     | netsoc_sdram_bandwidth_period                                                          | sys_rst                                                            |                9 |             48 |
|  sys_clk     | dna_status                                                                             | sys_rst                                                            |               13 |             57 |
|  sys_clk     | minerva_cpu/m/$next\\gprf_w_en                                                         |                                                                    |               12 |             96 |
|  sys_clk     |                                                                                        |                                                                    |               64 |            122 |
|  sys_clk     | netsoc_sdram_inti_p0_rddata_valid                                                      | sys_rst                                                            |               56 |            128 |
|  sys_clk     | minerva_cpu/fetch/$10                                                                  | sys_rst                                                            |               81 |            191 |
|  sys_clk     | minerva_cpu/x/E[0]                                                                     | sys_rst                                                            |               94 |            256 |
|  sys_clk     |                                                                                        | sys_rst                                                            |              293 |            859 |
+--------------+----------------------------------------------------------------------------------------+--------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     5 |
| 2      |                     4 |
| 4      |                    36 |
| 5      |                     4 |
| 6      |                     9 |
| 7      |                     2 |
| 8      |                    51 |
| 9      |                     4 |
| 10     |                     5 |
| 12     |                     4 |
| 14     |                     8 |
| 15     |                     1 |
| 16+    |                    67 |
+--------+-----------------------+


