
final.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000104e8  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000df0  08010678  08010678  00011678  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08011468  08011468  0001318c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08011468  08011468  00012468  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08011470  08011470  0001318c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08011470  08011470  00012470  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08011474  08011474  00012474  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000018c  20000000  08011478  00013000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0001318c  2**0
                  CONTENTS
 10 .bss          000140d8  2000018c  2000018c  0001318c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20014264  20014264  0001318c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0001318c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00025d11  00000000  00000000  000131bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00006086  00000000  00000000  00038ecd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002050  00000000  00000000  0003ef58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001914  00000000  00000000  00040fa8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002a2ea  00000000  00000000  000428bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002d8dc  00000000  00000000  0006cba6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e43b9  00000000  00000000  0009a482  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0017e83b  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000094d4  00000000  00000000  0017e880  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000065  00000000  00000000  00187d54  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000018c 	.word	0x2000018c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08010660 	.word	0x08010660

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000190 	.word	0x20000190
 80001cc:	08010660 	.word	0x08010660

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295
 80002b4:	f000 b988 	b.w	80005c8 <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9d08      	ldr	r5, [sp, #32]
 80002d6:	468e      	mov	lr, r1
 80002d8:	4604      	mov	r4, r0
 80002da:	4688      	mov	r8, r1
 80002dc:	2b00      	cmp	r3, #0
 80002de:	d14a      	bne.n	8000376 <__udivmoddi4+0xa6>
 80002e0:	428a      	cmp	r2, r1
 80002e2:	4617      	mov	r7, r2
 80002e4:	d962      	bls.n	80003ac <__udivmoddi4+0xdc>
 80002e6:	fab2 f682 	clz	r6, r2
 80002ea:	b14e      	cbz	r6, 8000300 <__udivmoddi4+0x30>
 80002ec:	f1c6 0320 	rsb	r3, r6, #32
 80002f0:	fa01 f806 	lsl.w	r8, r1, r6
 80002f4:	fa20 f303 	lsr.w	r3, r0, r3
 80002f8:	40b7      	lsls	r7, r6
 80002fa:	ea43 0808 	orr.w	r8, r3, r8
 80002fe:	40b4      	lsls	r4, r6
 8000300:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000304:	fa1f fc87 	uxth.w	ip, r7
 8000308:	fbb8 f1fe 	udiv	r1, r8, lr
 800030c:	0c23      	lsrs	r3, r4, #16
 800030e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000312:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000316:	fb01 f20c 	mul.w	r2, r1, ip
 800031a:	429a      	cmp	r2, r3
 800031c:	d909      	bls.n	8000332 <__udivmoddi4+0x62>
 800031e:	18fb      	adds	r3, r7, r3
 8000320:	f101 30ff 	add.w	r0, r1, #4294967295
 8000324:	f080 80ea 	bcs.w	80004fc <__udivmoddi4+0x22c>
 8000328:	429a      	cmp	r2, r3
 800032a:	f240 80e7 	bls.w	80004fc <__udivmoddi4+0x22c>
 800032e:	3902      	subs	r1, #2
 8000330:	443b      	add	r3, r7
 8000332:	1a9a      	subs	r2, r3, r2
 8000334:	b2a3      	uxth	r3, r4
 8000336:	fbb2 f0fe 	udiv	r0, r2, lr
 800033a:	fb0e 2210 	mls	r2, lr, r0, r2
 800033e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000342:	fb00 fc0c 	mul.w	ip, r0, ip
 8000346:	459c      	cmp	ip, r3
 8000348:	d909      	bls.n	800035e <__udivmoddi4+0x8e>
 800034a:	18fb      	adds	r3, r7, r3
 800034c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000350:	f080 80d6 	bcs.w	8000500 <__udivmoddi4+0x230>
 8000354:	459c      	cmp	ip, r3
 8000356:	f240 80d3 	bls.w	8000500 <__udivmoddi4+0x230>
 800035a:	443b      	add	r3, r7
 800035c:	3802      	subs	r0, #2
 800035e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000362:	eba3 030c 	sub.w	r3, r3, ip
 8000366:	2100      	movs	r1, #0
 8000368:	b11d      	cbz	r5, 8000372 <__udivmoddi4+0xa2>
 800036a:	40f3      	lsrs	r3, r6
 800036c:	2200      	movs	r2, #0
 800036e:	e9c5 3200 	strd	r3, r2, [r5]
 8000372:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000376:	428b      	cmp	r3, r1
 8000378:	d905      	bls.n	8000386 <__udivmoddi4+0xb6>
 800037a:	b10d      	cbz	r5, 8000380 <__udivmoddi4+0xb0>
 800037c:	e9c5 0100 	strd	r0, r1, [r5]
 8000380:	2100      	movs	r1, #0
 8000382:	4608      	mov	r0, r1
 8000384:	e7f5      	b.n	8000372 <__udivmoddi4+0xa2>
 8000386:	fab3 f183 	clz	r1, r3
 800038a:	2900      	cmp	r1, #0
 800038c:	d146      	bne.n	800041c <__udivmoddi4+0x14c>
 800038e:	4573      	cmp	r3, lr
 8000390:	d302      	bcc.n	8000398 <__udivmoddi4+0xc8>
 8000392:	4282      	cmp	r2, r0
 8000394:	f200 8105 	bhi.w	80005a2 <__udivmoddi4+0x2d2>
 8000398:	1a84      	subs	r4, r0, r2
 800039a:	eb6e 0203 	sbc.w	r2, lr, r3
 800039e:	2001      	movs	r0, #1
 80003a0:	4690      	mov	r8, r2
 80003a2:	2d00      	cmp	r5, #0
 80003a4:	d0e5      	beq.n	8000372 <__udivmoddi4+0xa2>
 80003a6:	e9c5 4800 	strd	r4, r8, [r5]
 80003aa:	e7e2      	b.n	8000372 <__udivmoddi4+0xa2>
 80003ac:	2a00      	cmp	r2, #0
 80003ae:	f000 8090 	beq.w	80004d2 <__udivmoddi4+0x202>
 80003b2:	fab2 f682 	clz	r6, r2
 80003b6:	2e00      	cmp	r6, #0
 80003b8:	f040 80a4 	bne.w	8000504 <__udivmoddi4+0x234>
 80003bc:	1a8a      	subs	r2, r1, r2
 80003be:	0c03      	lsrs	r3, r0, #16
 80003c0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003c4:	b280      	uxth	r0, r0
 80003c6:	b2bc      	uxth	r4, r7
 80003c8:	2101      	movs	r1, #1
 80003ca:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ce:	fb0e 221c 	mls	r2, lr, ip, r2
 80003d2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003d6:	fb04 f20c 	mul.w	r2, r4, ip
 80003da:	429a      	cmp	r2, r3
 80003dc:	d907      	bls.n	80003ee <__udivmoddi4+0x11e>
 80003de:	18fb      	adds	r3, r7, r3
 80003e0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003e4:	d202      	bcs.n	80003ec <__udivmoddi4+0x11c>
 80003e6:	429a      	cmp	r2, r3
 80003e8:	f200 80e0 	bhi.w	80005ac <__udivmoddi4+0x2dc>
 80003ec:	46c4      	mov	ip, r8
 80003ee:	1a9b      	subs	r3, r3, r2
 80003f0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003f4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003f8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003fc:	fb02 f404 	mul.w	r4, r2, r4
 8000400:	429c      	cmp	r4, r3
 8000402:	d907      	bls.n	8000414 <__udivmoddi4+0x144>
 8000404:	18fb      	adds	r3, r7, r3
 8000406:	f102 30ff 	add.w	r0, r2, #4294967295
 800040a:	d202      	bcs.n	8000412 <__udivmoddi4+0x142>
 800040c:	429c      	cmp	r4, r3
 800040e:	f200 80ca 	bhi.w	80005a6 <__udivmoddi4+0x2d6>
 8000412:	4602      	mov	r2, r0
 8000414:	1b1b      	subs	r3, r3, r4
 8000416:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800041a:	e7a5      	b.n	8000368 <__udivmoddi4+0x98>
 800041c:	f1c1 0620 	rsb	r6, r1, #32
 8000420:	408b      	lsls	r3, r1
 8000422:	fa22 f706 	lsr.w	r7, r2, r6
 8000426:	431f      	orrs	r7, r3
 8000428:	fa0e f401 	lsl.w	r4, lr, r1
 800042c:	fa20 f306 	lsr.w	r3, r0, r6
 8000430:	fa2e fe06 	lsr.w	lr, lr, r6
 8000434:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000438:	4323      	orrs	r3, r4
 800043a:	fa00 f801 	lsl.w	r8, r0, r1
 800043e:	fa1f fc87 	uxth.w	ip, r7
 8000442:	fbbe f0f9 	udiv	r0, lr, r9
 8000446:	0c1c      	lsrs	r4, r3, #16
 8000448:	fb09 ee10 	mls	lr, r9, r0, lr
 800044c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000450:	fb00 fe0c 	mul.w	lr, r0, ip
 8000454:	45a6      	cmp	lr, r4
 8000456:	fa02 f201 	lsl.w	r2, r2, r1
 800045a:	d909      	bls.n	8000470 <__udivmoddi4+0x1a0>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000462:	f080 809c 	bcs.w	800059e <__udivmoddi4+0x2ce>
 8000466:	45a6      	cmp	lr, r4
 8000468:	f240 8099 	bls.w	800059e <__udivmoddi4+0x2ce>
 800046c:	3802      	subs	r0, #2
 800046e:	443c      	add	r4, r7
 8000470:	eba4 040e 	sub.w	r4, r4, lr
 8000474:	fa1f fe83 	uxth.w	lr, r3
 8000478:	fbb4 f3f9 	udiv	r3, r4, r9
 800047c:	fb09 4413 	mls	r4, r9, r3, r4
 8000480:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000484:	fb03 fc0c 	mul.w	ip, r3, ip
 8000488:	45a4      	cmp	ip, r4
 800048a:	d908      	bls.n	800049e <__udivmoddi4+0x1ce>
 800048c:	193c      	adds	r4, r7, r4
 800048e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000492:	f080 8082 	bcs.w	800059a <__udivmoddi4+0x2ca>
 8000496:	45a4      	cmp	ip, r4
 8000498:	d97f      	bls.n	800059a <__udivmoddi4+0x2ca>
 800049a:	3b02      	subs	r3, #2
 800049c:	443c      	add	r4, r7
 800049e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004a2:	eba4 040c 	sub.w	r4, r4, ip
 80004a6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004aa:	4564      	cmp	r4, ip
 80004ac:	4673      	mov	r3, lr
 80004ae:	46e1      	mov	r9, ip
 80004b0:	d362      	bcc.n	8000578 <__udivmoddi4+0x2a8>
 80004b2:	d05f      	beq.n	8000574 <__udivmoddi4+0x2a4>
 80004b4:	b15d      	cbz	r5, 80004ce <__udivmoddi4+0x1fe>
 80004b6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ba:	eb64 0409 	sbc.w	r4, r4, r9
 80004be:	fa04 f606 	lsl.w	r6, r4, r6
 80004c2:	fa22 f301 	lsr.w	r3, r2, r1
 80004c6:	431e      	orrs	r6, r3
 80004c8:	40cc      	lsrs	r4, r1
 80004ca:	e9c5 6400 	strd	r6, r4, [r5]
 80004ce:	2100      	movs	r1, #0
 80004d0:	e74f      	b.n	8000372 <__udivmoddi4+0xa2>
 80004d2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004d6:	0c01      	lsrs	r1, r0, #16
 80004d8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004dc:	b280      	uxth	r0, r0
 80004de:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004e2:	463b      	mov	r3, r7
 80004e4:	4638      	mov	r0, r7
 80004e6:	463c      	mov	r4, r7
 80004e8:	46b8      	mov	r8, r7
 80004ea:	46be      	mov	lr, r7
 80004ec:	2620      	movs	r6, #32
 80004ee:	fbb1 f1f7 	udiv	r1, r1, r7
 80004f2:	eba2 0208 	sub.w	r2, r2, r8
 80004f6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004fa:	e766      	b.n	80003ca <__udivmoddi4+0xfa>
 80004fc:	4601      	mov	r1, r0
 80004fe:	e718      	b.n	8000332 <__udivmoddi4+0x62>
 8000500:	4610      	mov	r0, r2
 8000502:	e72c      	b.n	800035e <__udivmoddi4+0x8e>
 8000504:	f1c6 0220 	rsb	r2, r6, #32
 8000508:	fa2e f302 	lsr.w	r3, lr, r2
 800050c:	40b7      	lsls	r7, r6
 800050e:	40b1      	lsls	r1, r6
 8000510:	fa20 f202 	lsr.w	r2, r0, r2
 8000514:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000518:	430a      	orrs	r2, r1
 800051a:	fbb3 f8fe 	udiv	r8, r3, lr
 800051e:	b2bc      	uxth	r4, r7
 8000520:	fb0e 3318 	mls	r3, lr, r8, r3
 8000524:	0c11      	lsrs	r1, r2, #16
 8000526:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800052a:	fb08 f904 	mul.w	r9, r8, r4
 800052e:	40b0      	lsls	r0, r6
 8000530:	4589      	cmp	r9, r1
 8000532:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000536:	b280      	uxth	r0, r0
 8000538:	d93e      	bls.n	80005b8 <__udivmoddi4+0x2e8>
 800053a:	1879      	adds	r1, r7, r1
 800053c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000540:	d201      	bcs.n	8000546 <__udivmoddi4+0x276>
 8000542:	4589      	cmp	r9, r1
 8000544:	d81f      	bhi.n	8000586 <__udivmoddi4+0x2b6>
 8000546:	eba1 0109 	sub.w	r1, r1, r9
 800054a:	fbb1 f9fe 	udiv	r9, r1, lr
 800054e:	fb09 f804 	mul.w	r8, r9, r4
 8000552:	fb0e 1119 	mls	r1, lr, r9, r1
 8000556:	b292      	uxth	r2, r2
 8000558:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800055c:	4542      	cmp	r2, r8
 800055e:	d229      	bcs.n	80005b4 <__udivmoddi4+0x2e4>
 8000560:	18ba      	adds	r2, r7, r2
 8000562:	f109 31ff 	add.w	r1, r9, #4294967295
 8000566:	d2c4      	bcs.n	80004f2 <__udivmoddi4+0x222>
 8000568:	4542      	cmp	r2, r8
 800056a:	d2c2      	bcs.n	80004f2 <__udivmoddi4+0x222>
 800056c:	f1a9 0102 	sub.w	r1, r9, #2
 8000570:	443a      	add	r2, r7
 8000572:	e7be      	b.n	80004f2 <__udivmoddi4+0x222>
 8000574:	45f0      	cmp	r8, lr
 8000576:	d29d      	bcs.n	80004b4 <__udivmoddi4+0x1e4>
 8000578:	ebbe 0302 	subs.w	r3, lr, r2
 800057c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000580:	3801      	subs	r0, #1
 8000582:	46e1      	mov	r9, ip
 8000584:	e796      	b.n	80004b4 <__udivmoddi4+0x1e4>
 8000586:	eba7 0909 	sub.w	r9, r7, r9
 800058a:	4449      	add	r1, r9
 800058c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000590:	fbb1 f9fe 	udiv	r9, r1, lr
 8000594:	fb09 f804 	mul.w	r8, r9, r4
 8000598:	e7db      	b.n	8000552 <__udivmoddi4+0x282>
 800059a:	4673      	mov	r3, lr
 800059c:	e77f      	b.n	800049e <__udivmoddi4+0x1ce>
 800059e:	4650      	mov	r0, sl
 80005a0:	e766      	b.n	8000470 <__udivmoddi4+0x1a0>
 80005a2:	4608      	mov	r0, r1
 80005a4:	e6fd      	b.n	80003a2 <__udivmoddi4+0xd2>
 80005a6:	443b      	add	r3, r7
 80005a8:	3a02      	subs	r2, #2
 80005aa:	e733      	b.n	8000414 <__udivmoddi4+0x144>
 80005ac:	f1ac 0c02 	sub.w	ip, ip, #2
 80005b0:	443b      	add	r3, r7
 80005b2:	e71c      	b.n	80003ee <__udivmoddi4+0x11e>
 80005b4:	4649      	mov	r1, r9
 80005b6:	e79c      	b.n	80004f2 <__udivmoddi4+0x222>
 80005b8:	eba1 0109 	sub.w	r1, r1, r9
 80005bc:	46c4      	mov	ip, r8
 80005be:	fbb1 f9fe 	udiv	r9, r1, lr
 80005c2:	fb09 f804 	mul.w	r8, r9, r4
 80005c6:	e7c4      	b.n	8000552 <__udivmoddi4+0x282>

080005c8 <__aeabi_idiv0>:
 80005c8:	4770      	bx	lr
 80005ca:	bf00      	nop

080005cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005cc:	b580      	push	{r7, lr}
 80005ce:	b082      	sub	sp, #8
 80005d0:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005d2:	f001 fafb 	bl	8001bcc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005d6:	f000 f8bb 	bl	8000750 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005da:	f000 fbaf 	bl	8000d3c <MX_GPIO_Init>
  MX_DMA_Init();
 80005de:	f000 fb7d 	bl	8000cdc <MX_DMA_Init>
  MX_SPI1_Init();
 80005e2:	f000 fa05 	bl	80009f0 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 80005e6:	f000 fb25 	bl	8000c34 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 80005ea:	f000 fb4d 	bl	8000c88 <MX_USART3_UART_Init>
  MX_I2C2_Init();
 80005ee:	f000 f949 	bl	8000884 <MX_I2C2_Init>
  MX_USART1_UART_Init();
 80005f2:	f000 faf5 	bl	8000be0 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 80005f6:	f000 f917 	bl	8000828 <MX_I2C1_Init>
  MX_TIM4_Init();
 80005fa:	f000 fa65 	bl	8000ac8 <MX_TIM4_Init>
  MX_SPI2_Init();
 80005fe:	f000 fa2d 	bl	8000a5c <MX_SPI2_Init>
  MX_FATFS_Init();
 8000602:	f007 fdcd 	bl	80081a0 <MX_FATFS_Init>
  MX_I2S3_Init();
 8000606:	f000 f96b 	bl	80008e0 <MX_I2S3_Init>
  MX_RTC_Init();
 800060a:	f000 f997 	bl	800093c <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  // init
  MsgHandler_Init(&huart2);
 800060e:	483d      	ldr	r0, [pc, #244]	@ (8000704 <main+0x138>)
 8000610:	f000 fc7c 	bl	8000f0c <MsgHandler_Init>
  ESP32_Init(&huart3, &huart2);
 8000614:	493b      	ldr	r1, [pc, #236]	@ (8000704 <main+0x138>)
 8000616:	483c      	ldr	r0, [pc, #240]	@ (8000708 <main+0x13c>)
 8000618:	f007 fc94 	bl	8007f44 <ESP32_Init>
  LCD2004_Init(&hi2c1, 0x4E, &huart2);
 800061c:	4a39      	ldr	r2, [pc, #228]	@ (8000704 <main+0x138>)
 800061e:	214e      	movs	r1, #78	@ 0x4e
 8000620:	483a      	ldr	r0, [pc, #232]	@ (800070c <main+0x140>)
 8000622:	f00b f9e1 	bl	800b9e8 <LCD2004_Init>
  LED_Init();
 8000626:	f00b fb05 	bl	800bc34 <LED_Init>
  SD_Init(&huart2);
 800062a:	4836      	ldr	r0, [pc, #216]	@ (8000704 <main+0x138>)
 800062c:	f00d f8fe 	bl	800d82c <SD_Init>
  Shell_Init(&huart2);
 8000630:	4834      	ldr	r0, [pc, #208]	@ (8000704 <main+0x138>)
 8000632:	f00d febf 	bl	800e3b4 <Shell_Init>


  my_WM8978_Init();
 8000636:	f00e f81d 	bl	800e674 <my_WM8978_Init>
  //OS Resource
  MsgHandler_OS_Resources_Init();
 800063a:	f000 fc77 	bl	8000f2c <MsgHandler_OS_Resources_Init>
  LCD2004_OS_Resources_Init();
 800063e:	f00b f9ef 	bl	800ba20 <LCD2004_OS_Resources_Init>
  LED_OS_Resources_Init();
 8000642:	f00b fb09 	bl	800bc58 <LED_OS_Resources_Init>
  SD_OS_Resources_Init();
 8000646:	f00d f903 	bl	800d850 <SD_OS_Resources_Init>
  Shell_OS_Resources_Init();
 800064a:	f00d fed1 	bl	800e3f0 <Shell_OS_Resources_Init>
  ESP32_OS_Resources_Init();
 800064e:	f007 fc8f 	bl	8007f70 <ESP32_OS_Resources_Init>

//   WM8978_Palyer();
  //Task
  xTaskCreate(ESP32Sender, "ESP32Sender", 128, NULL, 1, NULL);
 8000652:	2300      	movs	r3, #0
 8000654:	9301      	str	r3, [sp, #4]
 8000656:	2301      	movs	r3, #1
 8000658:	9300      	str	r3, [sp, #0]
 800065a:	2300      	movs	r3, #0
 800065c:	2280      	movs	r2, #128	@ 0x80
 800065e:	492c      	ldr	r1, [pc, #176]	@ (8000710 <main+0x144>)
 8000660:	482c      	ldr	r0, [pc, #176]	@ (8000714 <main+0x148>)
 8000662:	f009 f9a9 	bl	80099b8 <xTaskCreate>
  xTaskCreate(ESP32Receiver, "ESP32Receiver", 256, NULL, 2, NULL);
 8000666:	2300      	movs	r3, #0
 8000668:	9301      	str	r3, [sp, #4]
 800066a:	2302      	movs	r3, #2
 800066c:	9300      	str	r3, [sp, #0]
 800066e:	2300      	movs	r3, #0
 8000670:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000674:	4928      	ldr	r1, [pc, #160]	@ (8000718 <main+0x14c>)
 8000676:	4829      	ldr	r0, [pc, #164]	@ (800071c <main+0x150>)
 8000678:	f009 f99e 	bl	80099b8 <xTaskCreate>
  xTaskCreate(LCDHandler, "LCDHandler", 256, NULL, 1, NULL);
 800067c:	2300      	movs	r3, #0
 800067e:	9301      	str	r3, [sp, #4]
 8000680:	2301      	movs	r3, #1
 8000682:	9300      	str	r3, [sp, #0]
 8000684:	2300      	movs	r3, #0
 8000686:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800068a:	4925      	ldr	r1, [pc, #148]	@ (8000720 <main+0x154>)
 800068c:	4825      	ldr	r0, [pc, #148]	@ (8000724 <main+0x158>)
 800068e:	f009 f993 	bl	80099b8 <xTaskCreate>
  xTaskCreate(ShellHandler, "ShellHandler", 256, NULL, 2, NULL);
 8000692:	2300      	movs	r3, #0
 8000694:	9301      	str	r3, [sp, #4]
 8000696:	2302      	movs	r3, #2
 8000698:	9300      	str	r3, [sp, #0]
 800069a:	2300      	movs	r3, #0
 800069c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80006a0:	4921      	ldr	r1, [pc, #132]	@ (8000728 <main+0x15c>)
 80006a2:	4822      	ldr	r0, [pc, #136]	@ (800072c <main+0x160>)
 80006a4:	f009 f988 	bl	80099b8 <xTaskCreate>
  xTaskCreate(CommandReceiver, "CommandReceiver", 512, NULL, 3, NULL);
 80006a8:	2300      	movs	r3, #0
 80006aa:	9301      	str	r3, [sp, #4]
 80006ac:	2303      	movs	r3, #3
 80006ae:	9300      	str	r3, [sp, #0]
 80006b0:	2300      	movs	r3, #0
 80006b2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80006b6:	491e      	ldr	r1, [pc, #120]	@ (8000730 <main+0x164>)
 80006b8:	481e      	ldr	r0, [pc, #120]	@ (8000734 <main+0x168>)
 80006ba:	f009 f97d 	bl	80099b8 <xTaskCreate>
  xTaskCreate(LEDHandler, "LEDHandler", 128, NULL, 1, NULL);
 80006be:	2300      	movs	r3, #0
 80006c0:	9301      	str	r3, [sp, #4]
 80006c2:	2301      	movs	r3, #1
 80006c4:	9300      	str	r3, [sp, #0]
 80006c6:	2300      	movs	r3, #0
 80006c8:	2280      	movs	r2, #128	@ 0x80
 80006ca:	491b      	ldr	r1, [pc, #108]	@ (8000738 <main+0x16c>)
 80006cc:	481b      	ldr	r0, [pc, #108]	@ (800073c <main+0x170>)
 80006ce:	f009 f973 	bl	80099b8 <xTaskCreate>
  xTaskCreate(LEDTask, "LEDTask", 128, NULL, 1, NULL);
 80006d2:	2300      	movs	r3, #0
 80006d4:	9301      	str	r3, [sp, #4]
 80006d6:	2301      	movs	r3, #1
 80006d8:	9300      	str	r3, [sp, #0]
 80006da:	2300      	movs	r3, #0
 80006dc:	2280      	movs	r2, #128	@ 0x80
 80006de:	4918      	ldr	r1, [pc, #96]	@ (8000740 <main+0x174>)
 80006e0:	4818      	ldr	r0, [pc, #96]	@ (8000744 <main+0x178>)
 80006e2:	f009 f969 	bl	80099b8 <xTaskCreate>
  xTaskCreate(SDParseHandler, "SDParseHandler", 512, NULL, 1, NULL);
 80006e6:	2300      	movs	r3, #0
 80006e8:	9301      	str	r3, [sp, #4]
 80006ea:	2301      	movs	r3, #1
 80006ec:	9300      	str	r3, [sp, #0]
 80006ee:	2300      	movs	r3, #0
 80006f0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80006f4:	4914      	ldr	r1, [pc, #80]	@ (8000748 <main+0x17c>)
 80006f6:	4815      	ldr	r0, [pc, #84]	@ (800074c <main+0x180>)
 80006f8:	f009 f95e 	bl	80099b8 <xTaskCreate>
//  xTaskCreate(WM8978_Demo, "WM8978_Demo", 512, NULL, 1, NULL);
  // xTaskCreate(NECHandler, "NECHandler", 128, NULL, 1, NULL);

  vTaskStartScheduler();
 80006fc:	f009 fad2 	bl	8009ca4 <vTaskStartScheduler>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000700:	bf00      	nop
 8000702:	e7fd      	b.n	8000700 <main+0x134>
 8000704:	200004b8 	.word	0x200004b8
 8000708:	20000500 	.word	0x20000500
 800070c:	200001a8 	.word	0x200001a8
 8000710:	080106bc 	.word	0x080106bc
 8000714:	08007fe1 	.word	0x08007fe1
 8000718:	080106c8 	.word	0x080106c8
 800071c:	08008109 	.word	0x08008109
 8000720:	080106d8 	.word	0x080106d8
 8000724:	0800bbe5 	.word	0x0800bbe5
 8000728:	080106e4 	.word	0x080106e4
 800072c:	0800e40d 	.word	0x0800e40d
 8000730:	080106f4 	.word	0x080106f4
 8000734:	0800e54d 	.word	0x0800e54d
 8000738:	08010704 	.word	0x08010704
 800073c:	0800bcc1 	.word	0x0800bcc1
 8000740:	08010710 	.word	0x08010710
 8000744:	0800bd49 	.word	0x0800bd49
 8000748:	08010718 	.word	0x08010718
 800074c:	0800db55 	.word	0x0800db55

08000750 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	b094      	sub	sp, #80	@ 0x50
 8000754:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000756:	f107 0320 	add.w	r3, r7, #32
 800075a:	2230      	movs	r2, #48	@ 0x30
 800075c:	2100      	movs	r1, #0
 800075e:	4618      	mov	r0, r3
 8000760:	f00e fa9a 	bl	800ec98 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000764:	f107 030c 	add.w	r3, r7, #12
 8000768:	2200      	movs	r2, #0
 800076a:	601a      	str	r2, [r3, #0]
 800076c:	605a      	str	r2, [r3, #4]
 800076e:	609a      	str	r2, [r3, #8]
 8000770:	60da      	str	r2, [r3, #12]
 8000772:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000774:	2300      	movs	r3, #0
 8000776:	60bb      	str	r3, [r7, #8]
 8000778:	4b29      	ldr	r3, [pc, #164]	@ (8000820 <SystemClock_Config+0xd0>)
 800077a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800077c:	4a28      	ldr	r2, [pc, #160]	@ (8000820 <SystemClock_Config+0xd0>)
 800077e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000782:	6413      	str	r3, [r2, #64]	@ 0x40
 8000784:	4b26      	ldr	r3, [pc, #152]	@ (8000820 <SystemClock_Config+0xd0>)
 8000786:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000788:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800078c:	60bb      	str	r3, [r7, #8]
 800078e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000790:	2300      	movs	r3, #0
 8000792:	607b      	str	r3, [r7, #4]
 8000794:	4b23      	ldr	r3, [pc, #140]	@ (8000824 <SystemClock_Config+0xd4>)
 8000796:	681b      	ldr	r3, [r3, #0]
 8000798:	4a22      	ldr	r2, [pc, #136]	@ (8000824 <SystemClock_Config+0xd4>)
 800079a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800079e:	6013      	str	r3, [r2, #0]
 80007a0:	4b20      	ldr	r3, [pc, #128]	@ (8000824 <SystemClock_Config+0xd4>)
 80007a2:	681b      	ldr	r3, [r3, #0]
 80007a4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80007a8:	607b      	str	r3, [r7, #4]
 80007aa:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 80007ac:	230a      	movs	r3, #10
 80007ae:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80007b0:	2301      	movs	r3, #1
 80007b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80007b4:	2310      	movs	r3, #16
 80007b6:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80007b8:	2301      	movs	r3, #1
 80007ba:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007bc:	2302      	movs	r3, #2
 80007be:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80007c0:	2300      	movs	r3, #0
 80007c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80007c4:	2308      	movs	r3, #8
 80007c6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 50;
 80007c8:	2332      	movs	r3, #50	@ 0x32
 80007ca:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80007cc:	2304      	movs	r3, #4
 80007ce:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80007d0:	2307      	movs	r3, #7
 80007d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007d4:	f107 0320 	add.w	r3, r7, #32
 80007d8:	4618      	mov	r0, r3
 80007da:	f003 fb63 	bl	8003ea4 <HAL_RCC_OscConfig>
 80007de:	4603      	mov	r3, r0
 80007e0:	2b00      	cmp	r3, #0
 80007e2:	d001      	beq.n	80007e8 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80007e4:	f000 fb8b 	bl	8000efe <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007e8:	230f      	movs	r3, #15
 80007ea:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007ec:	2302      	movs	r3, #2
 80007ee:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007f0:	2300      	movs	r3, #0
 80007f2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80007f4:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80007f8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80007fa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80007fe:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000800:	f107 030c 	add.w	r3, r7, #12
 8000804:	2100      	movs	r1, #0
 8000806:	4618      	mov	r0, r3
 8000808:	f003 fdc4 	bl	8004394 <HAL_RCC_ClockConfig>
 800080c:	4603      	mov	r3, r0
 800080e:	2b00      	cmp	r3, #0
 8000810:	d001      	beq.n	8000816 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8000812:	f000 fb74 	bl	8000efe <Error_Handler>
  }
}
 8000816:	bf00      	nop
 8000818:	3750      	adds	r7, #80	@ 0x50
 800081a:	46bd      	mov	sp, r7
 800081c:	bd80      	pop	{r7, pc}
 800081e:	bf00      	nop
 8000820:	40023800 	.word	0x40023800
 8000824:	40007000 	.word	0x40007000

08000828 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000828:	b580      	push	{r7, lr}
 800082a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800082c:	4b12      	ldr	r3, [pc, #72]	@ (8000878 <MX_I2C1_Init+0x50>)
 800082e:	4a13      	ldr	r2, [pc, #76]	@ (800087c <MX_I2C1_Init+0x54>)
 8000830:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000832:	4b11      	ldr	r3, [pc, #68]	@ (8000878 <MX_I2C1_Init+0x50>)
 8000834:	4a12      	ldr	r2, [pc, #72]	@ (8000880 <MX_I2C1_Init+0x58>)
 8000836:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000838:	4b0f      	ldr	r3, [pc, #60]	@ (8000878 <MX_I2C1_Init+0x50>)
 800083a:	2200      	movs	r2, #0
 800083c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800083e:	4b0e      	ldr	r3, [pc, #56]	@ (8000878 <MX_I2C1_Init+0x50>)
 8000840:	2200      	movs	r2, #0
 8000842:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000844:	4b0c      	ldr	r3, [pc, #48]	@ (8000878 <MX_I2C1_Init+0x50>)
 8000846:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800084a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800084c:	4b0a      	ldr	r3, [pc, #40]	@ (8000878 <MX_I2C1_Init+0x50>)
 800084e:	2200      	movs	r2, #0
 8000850:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000852:	4b09      	ldr	r3, [pc, #36]	@ (8000878 <MX_I2C1_Init+0x50>)
 8000854:	2200      	movs	r2, #0
 8000856:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000858:	4b07      	ldr	r3, [pc, #28]	@ (8000878 <MX_I2C1_Init+0x50>)
 800085a:	2200      	movs	r2, #0
 800085c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800085e:	4b06      	ldr	r3, [pc, #24]	@ (8000878 <MX_I2C1_Init+0x50>)
 8000860:	2200      	movs	r2, #0
 8000862:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000864:	4804      	ldr	r0, [pc, #16]	@ (8000878 <MX_I2C1_Init+0x50>)
 8000866:	f002 f8b1 	bl	80029cc <HAL_I2C_Init>
 800086a:	4603      	mov	r3, r0
 800086c:	2b00      	cmp	r3, #0
 800086e:	d001      	beq.n	8000874 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000870:	f000 fb45 	bl	8000efe <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000874:	bf00      	nop
 8000876:	bd80      	pop	{r7, pc}
 8000878:	200001a8 	.word	0x200001a8
 800087c:	40005400 	.word	0x40005400
 8000880:	000186a0 	.word	0x000186a0

08000884 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000888:	4b12      	ldr	r3, [pc, #72]	@ (80008d4 <MX_I2C2_Init+0x50>)
 800088a:	4a13      	ldr	r2, [pc, #76]	@ (80008d8 <MX_I2C2_Init+0x54>)
 800088c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 800088e:	4b11      	ldr	r3, [pc, #68]	@ (80008d4 <MX_I2C2_Init+0x50>)
 8000890:	4a12      	ldr	r2, [pc, #72]	@ (80008dc <MX_I2C2_Init+0x58>)
 8000892:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000894:	4b0f      	ldr	r3, [pc, #60]	@ (80008d4 <MX_I2C2_Init+0x50>)
 8000896:	2200      	movs	r2, #0
 8000898:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800089a:	4b0e      	ldr	r3, [pc, #56]	@ (80008d4 <MX_I2C2_Init+0x50>)
 800089c:	2200      	movs	r2, #0
 800089e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80008a0:	4b0c      	ldr	r3, [pc, #48]	@ (80008d4 <MX_I2C2_Init+0x50>)
 80008a2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80008a6:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80008a8:	4b0a      	ldr	r3, [pc, #40]	@ (80008d4 <MX_I2C2_Init+0x50>)
 80008aa:	2200      	movs	r2, #0
 80008ac:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80008ae:	4b09      	ldr	r3, [pc, #36]	@ (80008d4 <MX_I2C2_Init+0x50>)
 80008b0:	2200      	movs	r2, #0
 80008b2:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80008b4:	4b07      	ldr	r3, [pc, #28]	@ (80008d4 <MX_I2C2_Init+0x50>)
 80008b6:	2200      	movs	r2, #0
 80008b8:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80008ba:	4b06      	ldr	r3, [pc, #24]	@ (80008d4 <MX_I2C2_Init+0x50>)
 80008bc:	2200      	movs	r2, #0
 80008be:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80008c0:	4804      	ldr	r0, [pc, #16]	@ (80008d4 <MX_I2C2_Init+0x50>)
 80008c2:	f002 f883 	bl	80029cc <HAL_I2C_Init>
 80008c6:	4603      	mov	r3, r0
 80008c8:	2b00      	cmp	r3, #0
 80008ca:	d001      	beq.n	80008d0 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 80008cc:	f000 fb17 	bl	8000efe <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80008d0:	bf00      	nop
 80008d2:	bd80      	pop	{r7, pc}
 80008d4:	200001fc 	.word	0x200001fc
 80008d8:	40005800 	.word	0x40005800
 80008dc:	000186a0 	.word	0x000186a0

080008e0 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 80008e0:	b580      	push	{r7, lr}
 80008e2:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 80008e4:	4b13      	ldr	r3, [pc, #76]	@ (8000934 <MX_I2S3_Init+0x54>)
 80008e6:	4a14      	ldr	r2, [pc, #80]	@ (8000938 <MX_I2S3_Init+0x58>)
 80008e8:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 80008ea:	4b12      	ldr	r3, [pc, #72]	@ (8000934 <MX_I2S3_Init+0x54>)
 80008ec:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80008f0:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 80008f2:	4b10      	ldr	r3, [pc, #64]	@ (8000934 <MX_I2S3_Init+0x54>)
 80008f4:	2200      	movs	r2, #0
 80008f6:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 80008f8:	4b0e      	ldr	r3, [pc, #56]	@ (8000934 <MX_I2S3_Init+0x54>)
 80008fa:	2200      	movs	r2, #0
 80008fc:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 80008fe:	4b0d      	ldr	r3, [pc, #52]	@ (8000934 <MX_I2S3_Init+0x54>)
 8000900:	2200      	movs	r2, #0
 8000902:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_16K;
 8000904:	4b0b      	ldr	r3, [pc, #44]	@ (8000934 <MX_I2S3_Init+0x54>)
 8000906:	f44f 527a 	mov.w	r2, #16000	@ 0x3e80
 800090a:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 800090c:	4b09      	ldr	r3, [pc, #36]	@ (8000934 <MX_I2S3_Init+0x54>)
 800090e:	2200      	movs	r2, #0
 8000910:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8000912:	4b08      	ldr	r3, [pc, #32]	@ (8000934 <MX_I2S3_Init+0x54>)
 8000914:	2200      	movs	r2, #0
 8000916:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_ENABLE;
 8000918:	4b06      	ldr	r3, [pc, #24]	@ (8000934 <MX_I2S3_Init+0x54>)
 800091a:	2201      	movs	r2, #1
 800091c:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 800091e:	4805      	ldr	r0, [pc, #20]	@ (8000934 <MX_I2S3_Init+0x54>)
 8000920:	f002 fe20 	bl	8003564 <HAL_I2S_Init>
 8000924:	4603      	mov	r3, r0
 8000926:	2b00      	cmp	r3, #0
 8000928:	d001      	beq.n	800092e <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 800092a:	f000 fae8 	bl	8000efe <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 800092e:	bf00      	nop
 8000930:	bd80      	pop	{r7, pc}
 8000932:	bf00      	nop
 8000934:	20000250 	.word	0x20000250
 8000938:	40003c00 	.word	0x40003c00

0800093c <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 800093c:	b580      	push	{r7, lr}
 800093e:	b086      	sub	sp, #24
 8000940:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8000942:	1d3b      	adds	r3, r7, #4
 8000944:	2200      	movs	r2, #0
 8000946:	601a      	str	r2, [r3, #0]
 8000948:	605a      	str	r2, [r3, #4]
 800094a:	609a      	str	r2, [r3, #8]
 800094c:	60da      	str	r2, [r3, #12]
 800094e:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8000950:	2300      	movs	r3, #0
 8000952:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000954:	4b24      	ldr	r3, [pc, #144]	@ (80009e8 <MX_RTC_Init+0xac>)
 8000956:	4a25      	ldr	r2, [pc, #148]	@ (80009ec <MX_RTC_Init+0xb0>)
 8000958:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800095a:	4b23      	ldr	r3, [pc, #140]	@ (80009e8 <MX_RTC_Init+0xac>)
 800095c:	2200      	movs	r2, #0
 800095e:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000960:	4b21      	ldr	r3, [pc, #132]	@ (80009e8 <MX_RTC_Init+0xac>)
 8000962:	227f      	movs	r2, #127	@ 0x7f
 8000964:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000966:	4b20      	ldr	r3, [pc, #128]	@ (80009e8 <MX_RTC_Init+0xac>)
 8000968:	22ff      	movs	r2, #255	@ 0xff
 800096a:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800096c:	4b1e      	ldr	r3, [pc, #120]	@ (80009e8 <MX_RTC_Init+0xac>)
 800096e:	2200      	movs	r2, #0
 8000970:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000972:	4b1d      	ldr	r3, [pc, #116]	@ (80009e8 <MX_RTC_Init+0xac>)
 8000974:	2200      	movs	r2, #0
 8000976:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000978:	4b1b      	ldr	r3, [pc, #108]	@ (80009e8 <MX_RTC_Init+0xac>)
 800097a:	2200      	movs	r2, #0
 800097c:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800097e:	481a      	ldr	r0, [pc, #104]	@ (80009e8 <MX_RTC_Init+0xac>)
 8000980:	f004 f89c 	bl	8004abc <HAL_RTC_Init>
 8000984:	4603      	mov	r3, r0
 8000986:	2b00      	cmp	r3, #0
 8000988:	d001      	beq.n	800098e <MX_RTC_Init+0x52>
  {
    Error_Handler();
 800098a:	f000 fab8 	bl	8000efe <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 21;
 800098e:	2315      	movs	r3, #21
 8000990:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 54;
 8000992:	2336      	movs	r3, #54	@ 0x36
 8000994:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0;
 8000996:	2300      	movs	r3, #0
 8000998:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800099a:	2300      	movs	r3, #0
 800099c:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800099e:	2300      	movs	r3, #0
 80009a0:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 80009a2:	1d3b      	adds	r3, r7, #4
 80009a4:	2200      	movs	r2, #0
 80009a6:	4619      	mov	r1, r3
 80009a8:	480f      	ldr	r0, [pc, #60]	@ (80009e8 <MX_RTC_Init+0xac>)
 80009aa:	f004 f90a 	bl	8004bc2 <HAL_RTC_SetTime>
 80009ae:	4603      	mov	r3, r0
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	d001      	beq.n	80009b8 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 80009b4:	f000 faa3 	bl	8000efe <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_WEDNESDAY;
 80009b8:	2303      	movs	r3, #3
 80009ba:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JUNE;
 80009bc:	2306      	movs	r3, #6
 80009be:	707b      	strb	r3, [r7, #1]
  sDate.Date = 11;
 80009c0:	230b      	movs	r3, #11
 80009c2:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 25;
 80009c4:	2319      	movs	r3, #25
 80009c6:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 80009c8:	463b      	mov	r3, r7
 80009ca:	2200      	movs	r2, #0
 80009cc:	4619      	mov	r1, r3
 80009ce:	4806      	ldr	r0, [pc, #24]	@ (80009e8 <MX_RTC_Init+0xac>)
 80009d0:	f004 f9ef 	bl	8004db2 <HAL_RTC_SetDate>
 80009d4:	4603      	mov	r3, r0
 80009d6:	2b00      	cmp	r3, #0
 80009d8:	d001      	beq.n	80009de <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 80009da:	f000 fa90 	bl	8000efe <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80009de:	bf00      	nop
 80009e0:	3718      	adds	r7, #24
 80009e2:	46bd      	mov	sp, r7
 80009e4:	bd80      	pop	{r7, pc}
 80009e6:	bf00      	nop
 80009e8:	20000358 	.word	0x20000358
 80009ec:	40002800 	.word	0x40002800

080009f0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80009f0:	b580      	push	{r7, lr}
 80009f2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80009f4:	4b17      	ldr	r3, [pc, #92]	@ (8000a54 <MX_SPI1_Init+0x64>)
 80009f6:	4a18      	ldr	r2, [pc, #96]	@ (8000a58 <MX_SPI1_Init+0x68>)
 80009f8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80009fa:	4b16      	ldr	r3, [pc, #88]	@ (8000a54 <MX_SPI1_Init+0x64>)
 80009fc:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000a00:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000a02:	4b14      	ldr	r3, [pc, #80]	@ (8000a54 <MX_SPI1_Init+0x64>)
 8000a04:	2200      	movs	r2, #0
 8000a06:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000a08:	4b12      	ldr	r3, [pc, #72]	@ (8000a54 <MX_SPI1_Init+0x64>)
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000a0e:	4b11      	ldr	r3, [pc, #68]	@ (8000a54 <MX_SPI1_Init+0x64>)
 8000a10:	2200      	movs	r2, #0
 8000a12:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000a14:	4b0f      	ldr	r3, [pc, #60]	@ (8000a54 <MX_SPI1_Init+0x64>)
 8000a16:	2200      	movs	r2, #0
 8000a18:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000a1a:	4b0e      	ldr	r3, [pc, #56]	@ (8000a54 <MX_SPI1_Init+0x64>)
 8000a1c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000a20:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000a22:	4b0c      	ldr	r3, [pc, #48]	@ (8000a54 <MX_SPI1_Init+0x64>)
 8000a24:	2200      	movs	r2, #0
 8000a26:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000a28:	4b0a      	ldr	r3, [pc, #40]	@ (8000a54 <MX_SPI1_Init+0x64>)
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000a2e:	4b09      	ldr	r3, [pc, #36]	@ (8000a54 <MX_SPI1_Init+0x64>)
 8000a30:	2200      	movs	r2, #0
 8000a32:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000a34:	4b07      	ldr	r3, [pc, #28]	@ (8000a54 <MX_SPI1_Init+0x64>)
 8000a36:	2200      	movs	r2, #0
 8000a38:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000a3a:	4b06      	ldr	r3, [pc, #24]	@ (8000a54 <MX_SPI1_Init+0x64>)
 8000a3c:	220a      	movs	r2, #10
 8000a3e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000a40:	4804      	ldr	r0, [pc, #16]	@ (8000a54 <MX_SPI1_Init+0x64>)
 8000a42:	f004 fb47 	bl	80050d4 <HAL_SPI_Init>
 8000a46:	4603      	mov	r3, r0
 8000a48:	2b00      	cmp	r3, #0
 8000a4a:	d001      	beq.n	8000a50 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000a4c:	f000 fa57 	bl	8000efe <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000a50:	bf00      	nop
 8000a52:	bd80      	pop	{r7, pc}
 8000a54:	20000378 	.word	0x20000378
 8000a58:	40013000 	.word	0x40013000

08000a5c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000a60:	4b17      	ldr	r3, [pc, #92]	@ (8000ac0 <MX_SPI2_Init+0x64>)
 8000a62:	4a18      	ldr	r2, [pc, #96]	@ (8000ac4 <MX_SPI2_Init+0x68>)
 8000a64:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000a66:	4b16      	ldr	r3, [pc, #88]	@ (8000ac0 <MX_SPI2_Init+0x64>)
 8000a68:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000a6c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000a6e:	4b14      	ldr	r3, [pc, #80]	@ (8000ac0 <MX_SPI2_Init+0x64>)
 8000a70:	2200      	movs	r2, #0
 8000a72:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000a74:	4b12      	ldr	r3, [pc, #72]	@ (8000ac0 <MX_SPI2_Init+0x64>)
 8000a76:	2200      	movs	r2, #0
 8000a78:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000a7a:	4b11      	ldr	r3, [pc, #68]	@ (8000ac0 <MX_SPI2_Init+0x64>)
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000a80:	4b0f      	ldr	r3, [pc, #60]	@ (8000ac0 <MX_SPI2_Init+0x64>)
 8000a82:	2200      	movs	r2, #0
 8000a84:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000a86:	4b0e      	ldr	r3, [pc, #56]	@ (8000ac0 <MX_SPI2_Init+0x64>)
 8000a88:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000a8c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8000a8e:	4b0c      	ldr	r3, [pc, #48]	@ (8000ac0 <MX_SPI2_Init+0x64>)
 8000a90:	2230      	movs	r2, #48	@ 0x30
 8000a92:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000a94:	4b0a      	ldr	r3, [pc, #40]	@ (8000ac0 <MX_SPI2_Init+0x64>)
 8000a96:	2200      	movs	r2, #0
 8000a98:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000a9a:	4b09      	ldr	r3, [pc, #36]	@ (8000ac0 <MX_SPI2_Init+0x64>)
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000aa0:	4b07      	ldr	r3, [pc, #28]	@ (8000ac0 <MX_SPI2_Init+0x64>)
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8000aa6:	4b06      	ldr	r3, [pc, #24]	@ (8000ac0 <MX_SPI2_Init+0x64>)
 8000aa8:	220a      	movs	r2, #10
 8000aaa:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000aac:	4804      	ldr	r0, [pc, #16]	@ (8000ac0 <MX_SPI2_Init+0x64>)
 8000aae:	f004 fb11 	bl	80050d4 <HAL_SPI_Init>
 8000ab2:	4603      	mov	r3, r0
 8000ab4:	2b00      	cmp	r3, #0
 8000ab6:	d001      	beq.n	8000abc <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8000ab8:	f000 fa21 	bl	8000efe <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000abc:	bf00      	nop
 8000abe:	bd80      	pop	{r7, pc}
 8000ac0:	200003d0 	.word	0x200003d0
 8000ac4:	40003800 	.word	0x40003800

08000ac8 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	b08e      	sub	sp, #56	@ 0x38
 8000acc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000ace:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	601a      	str	r2, [r3, #0]
 8000ad6:	605a      	str	r2, [r3, #4]
 8000ad8:	609a      	str	r2, [r3, #8]
 8000ada:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000adc:	f107 0320 	add.w	r3, r7, #32
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	601a      	str	r2, [r3, #0]
 8000ae4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000ae6:	1d3b      	adds	r3, r7, #4
 8000ae8:	2200      	movs	r2, #0
 8000aea:	601a      	str	r2, [r3, #0]
 8000aec:	605a      	str	r2, [r3, #4]
 8000aee:	609a      	str	r2, [r3, #8]
 8000af0:	60da      	str	r2, [r3, #12]
 8000af2:	611a      	str	r2, [r3, #16]
 8000af4:	615a      	str	r2, [r3, #20]
 8000af6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000af8:	4b37      	ldr	r3, [pc, #220]	@ (8000bd8 <MX_TIM4_Init+0x110>)
 8000afa:	4a38      	ldr	r2, [pc, #224]	@ (8000bdc <MX_TIM4_Init+0x114>)
 8000afc:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 83;
 8000afe:	4b36      	ldr	r3, [pc, #216]	@ (8000bd8 <MX_TIM4_Init+0x110>)
 8000b00:	2253      	movs	r2, #83	@ 0x53
 8000b02:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b04:	4b34      	ldr	r3, [pc, #208]	@ (8000bd8 <MX_TIM4_Init+0x110>)
 8000b06:	2200      	movs	r2, #0
 8000b08:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 255;
 8000b0a:	4b33      	ldr	r3, [pc, #204]	@ (8000bd8 <MX_TIM4_Init+0x110>)
 8000b0c:	22ff      	movs	r2, #255	@ 0xff
 8000b0e:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b10:	4b31      	ldr	r3, [pc, #196]	@ (8000bd8 <MX_TIM4_Init+0x110>)
 8000b12:	2200      	movs	r2, #0
 8000b14:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b16:	4b30      	ldr	r3, [pc, #192]	@ (8000bd8 <MX_TIM4_Init+0x110>)
 8000b18:	2200      	movs	r2, #0
 8000b1a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8000b1c:	482e      	ldr	r0, [pc, #184]	@ (8000bd8 <MX_TIM4_Init+0x110>)
 8000b1e:	f004 ff2b 	bl	8005978 <HAL_TIM_Base_Init>
 8000b22:	4603      	mov	r3, r0
 8000b24:	2b00      	cmp	r3, #0
 8000b26:	d001      	beq.n	8000b2c <MX_TIM4_Init+0x64>
  {
    Error_Handler();
 8000b28:	f000 f9e9 	bl	8000efe <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000b2c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b30:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8000b32:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000b36:	4619      	mov	r1, r3
 8000b38:	4827      	ldr	r0, [pc, #156]	@ (8000bd8 <MX_TIM4_Init+0x110>)
 8000b3a:	f005 fab1 	bl	80060a0 <HAL_TIM_ConfigClockSource>
 8000b3e:	4603      	mov	r3, r0
 8000b40:	2b00      	cmp	r3, #0
 8000b42:	d001      	beq.n	8000b48 <MX_TIM4_Init+0x80>
  {
    Error_Handler();
 8000b44:	f000 f9db 	bl	8000efe <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8000b48:	4823      	ldr	r0, [pc, #140]	@ (8000bd8 <MX_TIM4_Init+0x110>)
 8000b4a:	f004 ffd5 	bl	8005af8 <HAL_TIM_PWM_Init>
 8000b4e:	4603      	mov	r3, r0
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	d001      	beq.n	8000b58 <MX_TIM4_Init+0x90>
  {
    Error_Handler();
 8000b54:	f000 f9d3 	bl	8000efe <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b58:	2300      	movs	r3, #0
 8000b5a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b5c:	2300      	movs	r3, #0
 8000b5e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000b60:	f107 0320 	add.w	r3, r7, #32
 8000b64:	4619      	mov	r1, r3
 8000b66:	481c      	ldr	r0, [pc, #112]	@ (8000bd8 <MX_TIM4_Init+0x110>)
 8000b68:	f005 fea6 	bl	80068b8 <HAL_TIMEx_MasterConfigSynchronization>
 8000b6c:	4603      	mov	r3, r0
 8000b6e:	2b00      	cmp	r3, #0
 8000b70:	d001      	beq.n	8000b76 <MX_TIM4_Init+0xae>
  {
    Error_Handler();
 8000b72:	f000 f9c4 	bl	8000efe <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000b76:	2360      	movs	r3, #96	@ 0x60
 8000b78:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000b7a:	2300      	movs	r3, #0
 8000b7c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000b7e:	2300      	movs	r3, #0
 8000b80:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000b82:	2300      	movs	r3, #0
 8000b84:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000b86:	1d3b      	adds	r3, r7, #4
 8000b88:	2200      	movs	r2, #0
 8000b8a:	4619      	mov	r1, r3
 8000b8c:	4812      	ldr	r0, [pc, #72]	@ (8000bd8 <MX_TIM4_Init+0x110>)
 8000b8e:	f005 f9c5 	bl	8005f1c <HAL_TIM_PWM_ConfigChannel>
 8000b92:	4603      	mov	r3, r0
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d001      	beq.n	8000b9c <MX_TIM4_Init+0xd4>
  {
    Error_Handler();
 8000b98:	f000 f9b1 	bl	8000efe <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000b9c:	1d3b      	adds	r3, r7, #4
 8000b9e:	2208      	movs	r2, #8
 8000ba0:	4619      	mov	r1, r3
 8000ba2:	480d      	ldr	r0, [pc, #52]	@ (8000bd8 <MX_TIM4_Init+0x110>)
 8000ba4:	f005 f9ba 	bl	8005f1c <HAL_TIM_PWM_ConfigChannel>
 8000ba8:	4603      	mov	r3, r0
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	d001      	beq.n	8000bb2 <MX_TIM4_Init+0xea>
  {
    Error_Handler();
 8000bae:	f000 f9a6 	bl	8000efe <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000bb2:	1d3b      	adds	r3, r7, #4
 8000bb4:	220c      	movs	r2, #12
 8000bb6:	4619      	mov	r1, r3
 8000bb8:	4807      	ldr	r0, [pc, #28]	@ (8000bd8 <MX_TIM4_Init+0x110>)
 8000bba:	f005 f9af 	bl	8005f1c <HAL_TIM_PWM_ConfigChannel>
 8000bbe:	4603      	mov	r3, r0
 8000bc0:	2b00      	cmp	r3, #0
 8000bc2:	d001      	beq.n	8000bc8 <MX_TIM4_Init+0x100>
  {
    Error_Handler();
 8000bc4:	f000 f99b 	bl	8000efe <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8000bc8:	4803      	ldr	r0, [pc, #12]	@ (8000bd8 <MX_TIM4_Init+0x110>)
 8000bca:	f000 fd0b 	bl	80015e4 <HAL_TIM_MspPostInit>

}
 8000bce:	bf00      	nop
 8000bd0:	3738      	adds	r7, #56	@ 0x38
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	bd80      	pop	{r7, pc}
 8000bd6:	bf00      	nop
 8000bd8:	20000428 	.word	0x20000428
 8000bdc:	40000800 	.word	0x40000800

08000be0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000be4:	4b11      	ldr	r3, [pc, #68]	@ (8000c2c <MX_USART1_UART_Init+0x4c>)
 8000be6:	4a12      	ldr	r2, [pc, #72]	@ (8000c30 <MX_USART1_UART_Init+0x50>)
 8000be8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000bea:	4b10      	ldr	r3, [pc, #64]	@ (8000c2c <MX_USART1_UART_Init+0x4c>)
 8000bec:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000bf0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000bf2:	4b0e      	ldr	r3, [pc, #56]	@ (8000c2c <MX_USART1_UART_Init+0x4c>)
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000bf8:	4b0c      	ldr	r3, [pc, #48]	@ (8000c2c <MX_USART1_UART_Init+0x4c>)
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000bfe:	4b0b      	ldr	r3, [pc, #44]	@ (8000c2c <MX_USART1_UART_Init+0x4c>)
 8000c00:	2200      	movs	r2, #0
 8000c02:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000c04:	4b09      	ldr	r3, [pc, #36]	@ (8000c2c <MX_USART1_UART_Init+0x4c>)
 8000c06:	220c      	movs	r2, #12
 8000c08:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c0a:	4b08      	ldr	r3, [pc, #32]	@ (8000c2c <MX_USART1_UART_Init+0x4c>)
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c10:	4b06      	ldr	r3, [pc, #24]	@ (8000c2c <MX_USART1_UART_Init+0x4c>)
 8000c12:	2200      	movs	r2, #0
 8000c14:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000c16:	4805      	ldr	r0, [pc, #20]	@ (8000c2c <MX_USART1_UART_Init+0x4c>)
 8000c18:	f005 fede 	bl	80069d8 <HAL_UART_Init>
 8000c1c:	4603      	mov	r3, r0
 8000c1e:	2b00      	cmp	r3, #0
 8000c20:	d001      	beq.n	8000c26 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000c22:	f000 f96c 	bl	8000efe <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000c26:	bf00      	nop
 8000c28:	bd80      	pop	{r7, pc}
 8000c2a:	bf00      	nop
 8000c2c:	20000470 	.word	0x20000470
 8000c30:	40011000 	.word	0x40011000

08000c34 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000c34:	b580      	push	{r7, lr}
 8000c36:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000c38:	4b11      	ldr	r3, [pc, #68]	@ (8000c80 <MX_USART2_UART_Init+0x4c>)
 8000c3a:	4a12      	ldr	r2, [pc, #72]	@ (8000c84 <MX_USART2_UART_Init+0x50>)
 8000c3c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000c3e:	4b10      	ldr	r3, [pc, #64]	@ (8000c80 <MX_USART2_UART_Init+0x4c>)
 8000c40:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000c44:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000c46:	4b0e      	ldr	r3, [pc, #56]	@ (8000c80 <MX_USART2_UART_Init+0x4c>)
 8000c48:	2200      	movs	r2, #0
 8000c4a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000c4c:	4b0c      	ldr	r3, [pc, #48]	@ (8000c80 <MX_USART2_UART_Init+0x4c>)
 8000c4e:	2200      	movs	r2, #0
 8000c50:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000c52:	4b0b      	ldr	r3, [pc, #44]	@ (8000c80 <MX_USART2_UART_Init+0x4c>)
 8000c54:	2200      	movs	r2, #0
 8000c56:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000c58:	4b09      	ldr	r3, [pc, #36]	@ (8000c80 <MX_USART2_UART_Init+0x4c>)
 8000c5a:	220c      	movs	r2, #12
 8000c5c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c5e:	4b08      	ldr	r3, [pc, #32]	@ (8000c80 <MX_USART2_UART_Init+0x4c>)
 8000c60:	2200      	movs	r2, #0
 8000c62:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c64:	4b06      	ldr	r3, [pc, #24]	@ (8000c80 <MX_USART2_UART_Init+0x4c>)
 8000c66:	2200      	movs	r2, #0
 8000c68:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000c6a:	4805      	ldr	r0, [pc, #20]	@ (8000c80 <MX_USART2_UART_Init+0x4c>)
 8000c6c:	f005 feb4 	bl	80069d8 <HAL_UART_Init>
 8000c70:	4603      	mov	r3, r0
 8000c72:	2b00      	cmp	r3, #0
 8000c74:	d001      	beq.n	8000c7a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000c76:	f000 f942 	bl	8000efe <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000c7a:	bf00      	nop
 8000c7c:	bd80      	pop	{r7, pc}
 8000c7e:	bf00      	nop
 8000c80:	200004b8 	.word	0x200004b8
 8000c84:	40004400 	.word	0x40004400

08000c88 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000c8c:	4b11      	ldr	r3, [pc, #68]	@ (8000cd4 <MX_USART3_UART_Init+0x4c>)
 8000c8e:	4a12      	ldr	r2, [pc, #72]	@ (8000cd8 <MX_USART3_UART_Init+0x50>)
 8000c90:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000c92:	4b10      	ldr	r3, [pc, #64]	@ (8000cd4 <MX_USART3_UART_Init+0x4c>)
 8000c94:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000c98:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000c9a:	4b0e      	ldr	r3, [pc, #56]	@ (8000cd4 <MX_USART3_UART_Init+0x4c>)
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000ca0:	4b0c      	ldr	r3, [pc, #48]	@ (8000cd4 <MX_USART3_UART_Init+0x4c>)
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000ca6:	4b0b      	ldr	r3, [pc, #44]	@ (8000cd4 <MX_USART3_UART_Init+0x4c>)
 8000ca8:	2200      	movs	r2, #0
 8000caa:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000cac:	4b09      	ldr	r3, [pc, #36]	@ (8000cd4 <MX_USART3_UART_Init+0x4c>)
 8000cae:	220c      	movs	r2, #12
 8000cb0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000cb2:	4b08      	ldr	r3, [pc, #32]	@ (8000cd4 <MX_USART3_UART_Init+0x4c>)
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000cb8:	4b06      	ldr	r3, [pc, #24]	@ (8000cd4 <MX_USART3_UART_Init+0x4c>)
 8000cba:	2200      	movs	r2, #0
 8000cbc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000cbe:	4805      	ldr	r0, [pc, #20]	@ (8000cd4 <MX_USART3_UART_Init+0x4c>)
 8000cc0:	f005 fe8a 	bl	80069d8 <HAL_UART_Init>
 8000cc4:	4603      	mov	r3, r0
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	d001      	beq.n	8000cce <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8000cca:	f000 f918 	bl	8000efe <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */
  /* USER CODE END USART3_Init 2 */

}
 8000cce:	bf00      	nop
 8000cd0:	bd80      	pop	{r7, pc}
 8000cd2:	bf00      	nop
 8000cd4:	20000500 	.word	0x20000500
 8000cd8:	40004800 	.word	0x40004800

08000cdc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b082      	sub	sp, #8
 8000ce0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	607b      	str	r3, [r7, #4]
 8000ce6:	4b14      	ldr	r3, [pc, #80]	@ (8000d38 <MX_DMA_Init+0x5c>)
 8000ce8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cea:	4a13      	ldr	r2, [pc, #76]	@ (8000d38 <MX_DMA_Init+0x5c>)
 8000cec:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000cf0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000cf2:	4b11      	ldr	r3, [pc, #68]	@ (8000d38 <MX_DMA_Init+0x5c>)
 8000cf4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cf6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000cfa:	607b      	str	r3, [r7, #4]
 8000cfc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8000cfe:	2200      	movs	r2, #0
 8000d00:	2100      	movs	r1, #0
 8000d02:	200c      	movs	r0, #12
 8000d04:	f001 f880 	bl	8001e08 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8000d08:	200c      	movs	r0, #12
 8000d0a:	f001 f899 	bl	8001e40 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 8000d0e:	2200      	movs	r2, #0
 8000d10:	2100      	movs	r1, #0
 8000d12:	200d      	movs	r0, #13
 8000d14:	f001 f878 	bl	8001e08 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8000d18:	200d      	movs	r0, #13
 8000d1a:	f001 f891 	bl	8001e40 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8000d1e:	2200      	movs	r2, #0
 8000d20:	2100      	movs	r1, #0
 8000d22:	2010      	movs	r0, #16
 8000d24:	f001 f870 	bl	8001e08 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8000d28:	2010      	movs	r0, #16
 8000d2a:	f001 f889 	bl	8001e40 <HAL_NVIC_EnableIRQ>

}
 8000d2e:	bf00      	nop
 8000d30:	3708      	adds	r7, #8
 8000d32:	46bd      	mov	sp, r7
 8000d34:	bd80      	pop	{r7, pc}
 8000d36:	bf00      	nop
 8000d38:	40023800 	.word	0x40023800

08000d3c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	b08c      	sub	sp, #48	@ 0x30
 8000d40:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d42:	f107 031c 	add.w	r3, r7, #28
 8000d46:	2200      	movs	r2, #0
 8000d48:	601a      	str	r2, [r3, #0]
 8000d4a:	605a      	str	r2, [r3, #4]
 8000d4c:	609a      	str	r2, [r3, #8]
 8000d4e:	60da      	str	r2, [r3, #12]
 8000d50:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d52:	2300      	movs	r3, #0
 8000d54:	61bb      	str	r3, [r7, #24]
 8000d56:	4b5e      	ldr	r3, [pc, #376]	@ (8000ed0 <MX_GPIO_Init+0x194>)
 8000d58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d5a:	4a5d      	ldr	r2, [pc, #372]	@ (8000ed0 <MX_GPIO_Init+0x194>)
 8000d5c:	f043 0304 	orr.w	r3, r3, #4
 8000d60:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d62:	4b5b      	ldr	r3, [pc, #364]	@ (8000ed0 <MX_GPIO_Init+0x194>)
 8000d64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d66:	f003 0304 	and.w	r3, r3, #4
 8000d6a:	61bb      	str	r3, [r7, #24]
 8000d6c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000d6e:	2300      	movs	r3, #0
 8000d70:	617b      	str	r3, [r7, #20]
 8000d72:	4b57      	ldr	r3, [pc, #348]	@ (8000ed0 <MX_GPIO_Init+0x194>)
 8000d74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d76:	4a56      	ldr	r2, [pc, #344]	@ (8000ed0 <MX_GPIO_Init+0x194>)
 8000d78:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000d7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d7e:	4b54      	ldr	r3, [pc, #336]	@ (8000ed0 <MX_GPIO_Init+0x194>)
 8000d80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000d86:	617b      	str	r3, [r7, #20]
 8000d88:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	613b      	str	r3, [r7, #16]
 8000d8e:	4b50      	ldr	r3, [pc, #320]	@ (8000ed0 <MX_GPIO_Init+0x194>)
 8000d90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d92:	4a4f      	ldr	r2, [pc, #316]	@ (8000ed0 <MX_GPIO_Init+0x194>)
 8000d94:	f043 0301 	orr.w	r3, r3, #1
 8000d98:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d9a:	4b4d      	ldr	r3, [pc, #308]	@ (8000ed0 <MX_GPIO_Init+0x194>)
 8000d9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d9e:	f003 0301 	and.w	r3, r3, #1
 8000da2:	613b      	str	r3, [r7, #16]
 8000da4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000da6:	2300      	movs	r3, #0
 8000da8:	60fb      	str	r3, [r7, #12]
 8000daa:	4b49      	ldr	r3, [pc, #292]	@ (8000ed0 <MX_GPIO_Init+0x194>)
 8000dac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dae:	4a48      	ldr	r2, [pc, #288]	@ (8000ed0 <MX_GPIO_Init+0x194>)
 8000db0:	f043 0302 	orr.w	r3, r3, #2
 8000db4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000db6:	4b46      	ldr	r3, [pc, #280]	@ (8000ed0 <MX_GPIO_Init+0x194>)
 8000db8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dba:	f003 0302 	and.w	r3, r3, #2
 8000dbe:	60fb      	str	r3, [r7, #12]
 8000dc0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	60bb      	str	r3, [r7, #8]
 8000dc6:	4b42      	ldr	r3, [pc, #264]	@ (8000ed0 <MX_GPIO_Init+0x194>)
 8000dc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dca:	4a41      	ldr	r2, [pc, #260]	@ (8000ed0 <MX_GPIO_Init+0x194>)
 8000dcc:	f043 0308 	orr.w	r3, r3, #8
 8000dd0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000dd2:	4b3f      	ldr	r3, [pc, #252]	@ (8000ed0 <MX_GPIO_Init+0x194>)
 8000dd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dd6:	f003 0308 	and.w	r3, r3, #8
 8000dda:	60bb      	str	r3, [r7, #8]
 8000ddc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000dde:	2300      	movs	r3, #0
 8000de0:	607b      	str	r3, [r7, #4]
 8000de2:	4b3b      	ldr	r3, [pc, #236]	@ (8000ed0 <MX_GPIO_Init+0x194>)
 8000de4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000de6:	4a3a      	ldr	r2, [pc, #232]	@ (8000ed0 <MX_GPIO_Init+0x194>)
 8000de8:	f043 0310 	orr.w	r3, r3, #16
 8000dec:	6313      	str	r3, [r2, #48]	@ 0x30
 8000dee:	4b38      	ldr	r3, [pc, #224]	@ (8000ed0 <MX_GPIO_Init+0x194>)
 8000df0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000df2:	f003 0310 	and.w	r3, r3, #16
 8000df6:	607b      	str	r3, [r7, #4]
 8000df8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8000dfa:	2201      	movs	r2, #1
 8000dfc:	2101      	movs	r1, #1
 8000dfe:	4835      	ldr	r0, [pc, #212]	@ (8000ed4 <MX_GPIO_Init+0x198>)
 8000e00:	f001 fdca 	bl	8002998 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, SD_CS_Pin|GPIO_PIN_0|Audio_RST_Pin, GPIO_PIN_RESET);
 8000e04:	2200      	movs	r2, #0
 8000e06:	f240 4111 	movw	r1, #1041	@ 0x411
 8000e0a:	4833      	ldr	r0, [pc, #204]	@ (8000ed8 <MX_GPIO_Init+0x19c>)
 8000e0c:	f001 fdc4 	bl	8002998 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 8000e10:	2200      	movs	r2, #0
 8000e12:	2140      	movs	r1, #64	@ 0x40
 8000e14:	482f      	ldr	r0, [pc, #188]	@ (8000ed4 <MX_GPIO_Init+0x198>)
 8000e16:	f001 fdbf 	bl	8002998 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : OTG_FS_PowerSwitchOn_Pin PC6 */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin|GPIO_PIN_6;
 8000e1a:	2341      	movs	r3, #65	@ 0x41
 8000e1c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e1e:	2301      	movs	r3, #1
 8000e20:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e22:	2300      	movs	r3, #0
 8000e24:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e26:	2300      	movs	r3, #0
 8000e28:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e2a:	f107 031c 	add.w	r3, r7, #28
 8000e2e:	4619      	mov	r1, r3
 8000e30:	4828      	ldr	r0, [pc, #160]	@ (8000ed4 <MX_GPIO_Init+0x198>)
 8000e32:	f001 fc15 	bl	8002660 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8000e36:	2308      	movs	r3, #8
 8000e38:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e3a:	2302      	movs	r3, #2
 8000e3c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e3e:	2300      	movs	r3, #0
 8000e40:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e42:	2300      	movs	r3, #0
 8000e44:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000e46:	2305      	movs	r3, #5
 8000e48:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8000e4a:	f107 031c 	add.w	r3, r7, #28
 8000e4e:	4619      	mov	r1, r3
 8000e50:	4820      	ldr	r0, [pc, #128]	@ (8000ed4 <MX_GPIO_Init+0x198>)
 8000e52:	f001 fc05 	bl	8002660 <HAL_GPIO_Init>

  /*Configure GPIO pins : SD_CS_Pin PD0 Audio_RST_Pin */
  GPIO_InitStruct.Pin = SD_CS_Pin|GPIO_PIN_0|Audio_RST_Pin;
 8000e56:	f240 4311 	movw	r3, #1041	@ 0x411
 8000e5a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e5c:	2301      	movs	r3, #1
 8000e5e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e60:	2300      	movs	r3, #0
 8000e62:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e64:	2300      	movs	r3, #0
 8000e66:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000e68:	f107 031c 	add.w	r3, r7, #28
 8000e6c:	4619      	mov	r1, r3
 8000e6e:	481a      	ldr	r0, [pc, #104]	@ (8000ed8 <MX_GPIO_Init+0x19c>)
 8000e70:	f001 fbf6 	bl	8002660 <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_FS_Pin */
  GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8000e74:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000e78:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e7e:	2300      	movs	r3, #0
 8000e80:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8000e82:	f107 031c 	add.w	r3, r7, #28
 8000e86:	4619      	mov	r1, r3
 8000e88:	4814      	ldr	r0, [pc, #80]	@ (8000edc <MX_GPIO_Init+0x1a0>)
 8000e8a:	f001 fbe9 	bl	8002660 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_ID_Pin */
  GPIO_InitStruct.Pin = OTG_FS_ID_Pin;
 8000e8e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000e92:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e94:	2302      	movs	r3, #2
 8000e96:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e98:	2300      	movs	r3, #0
 8000e9a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e9c:	2300      	movs	r3, #0
 8000e9e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000ea0:	230a      	movs	r3, #10
 8000ea2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(OTG_FS_ID_GPIO_Port, &GPIO_InitStruct);
 8000ea4:	f107 031c 	add.w	r3, r7, #28
 8000ea8:	4619      	mov	r1, r3
 8000eaa:	480c      	ldr	r0, [pc, #48]	@ (8000edc <MX_GPIO_Init+0x1a0>)
 8000eac:	f001 fbd8 	bl	8002660 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000eb0:	2320      	movs	r3, #32
 8000eb2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eb8:	2300      	movs	r3, #0
 8000eba:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000ebc:	f107 031c 	add.w	r3, r7, #28
 8000ec0:	4619      	mov	r1, r3
 8000ec2:	4805      	ldr	r0, [pc, #20]	@ (8000ed8 <MX_GPIO_Init+0x19c>)
 8000ec4:	f001 fbcc 	bl	8002660 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000ec8:	bf00      	nop
 8000eca:	3730      	adds	r7, #48	@ 0x30
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	bd80      	pop	{r7, pc}
 8000ed0:	40023800 	.word	0x40023800
 8000ed4:	40020800 	.word	0x40020800
 8000ed8:	40020c00 	.word	0x40020c00
 8000edc:	40020000 	.word	0x40020000

08000ee0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b082      	sub	sp, #8
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM2)
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000ef0:	d101      	bne.n	8000ef6 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000ef2:	f000 fe8d 	bl	8001c10 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000ef6:	bf00      	nop
 8000ef8:	3708      	adds	r7, #8
 8000efa:	46bd      	mov	sp, r7
 8000efc:	bd80      	pop	{r7, pc}

08000efe <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000efe:	b480      	push	{r7}
 8000f00:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f02:	b672      	cpsid	i
}
 8000f04:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f06:	bf00      	nop
 8000f08:	e7fd      	b.n	8000f06 <Error_Handler+0x8>
	...

08000f0c <MsgHandler_Init>:
SemaphoreHandle_t msgHandlerRx;
SemaphoreHandle_t ReceiveMsgTimeoutMutex;
int ReceiveMsgTimeout = 10;

void MsgHandler_Init(UART_HandleTypeDef* shell_huart)
{
 8000f0c:	b480      	push	{r7}
 8000f0e:	b083      	sub	sp, #12
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	6078      	str	r0, [r7, #4]
	msgHandler_shell_huart = shell_huart;
 8000f14:	4a04      	ldr	r2, [pc, #16]	@ (8000f28 <MsgHandler_Init+0x1c>)
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	6013      	str	r3, [r2, #0]
}
 8000f1a:	bf00      	nop
 8000f1c:	370c      	adds	r7, #12
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f24:	4770      	bx	lr
 8000f26:	bf00      	nop
 8000f28:	200005a8 	.word	0x200005a8

08000f2c <MsgHandler_OS_Resources_Init>:

void MsgHandler_OS_Resources_Init()
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	af00      	add	r7, sp, #0
	msgHandlerTx = xSemaphoreCreateMutex();
 8000f30:	2001      	movs	r0, #1
 8000f32:	f008 f813 	bl	8008f5c <xQueueCreateMutex>
 8000f36:	4603      	mov	r3, r0
 8000f38:	4a07      	ldr	r2, [pc, #28]	@ (8000f58 <MsgHandler_OS_Resources_Init+0x2c>)
 8000f3a:	6013      	str	r3, [r2, #0]
	msgHandlerRx = xSemaphoreCreateMutex();
 8000f3c:	2001      	movs	r0, #1
 8000f3e:	f008 f80d 	bl	8008f5c <xQueueCreateMutex>
 8000f42:	4603      	mov	r3, r0
 8000f44:	4a05      	ldr	r2, [pc, #20]	@ (8000f5c <MsgHandler_OS_Resources_Init+0x30>)
 8000f46:	6013      	str	r3, [r2, #0]
	ReceiveMsgTimeoutMutex = xSemaphoreCreateMutex();
 8000f48:	2001      	movs	r0, #1
 8000f4a:	f008 f807 	bl	8008f5c <xQueueCreateMutex>
 8000f4e:	4603      	mov	r3, r0
 8000f50:	4a03      	ldr	r2, [pc, #12]	@ (8000f60 <MsgHandler_OS_Resources_Init+0x34>)
 8000f52:	6013      	str	r3, [r2, #0]
}
 8000f54:	bf00      	nop
 8000f56:	bd80      	pop	{r7, pc}
 8000f58:	200005ac 	.word	0x200005ac
 8000f5c:	200005b0 	.word	0x200005b0
 8000f60:	200005b4 	.word	0x200005b4

08000f64 <SendChar>:

void SendChar(UART_HandleTypeDef* huart, const char c)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b082      	sub	sp, #8
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	6078      	str	r0, [r7, #4]
 8000f6c:	460b      	mov	r3, r1
 8000f6e:	70fb      	strb	r3, [r7, #3]
	SendMsg(huart, "%c", c);
 8000f70:	78fb      	ldrb	r3, [r7, #3]
 8000f72:	461a      	mov	r2, r3
 8000f74:	4903      	ldr	r1, [pc, #12]	@ (8000f84 <SendChar+0x20>)
 8000f76:	6878      	ldr	r0, [r7, #4]
 8000f78:	f000 f806 	bl	8000f88 <SendMsg>
}
 8000f7c:	bf00      	nop
 8000f7e:	3708      	adds	r7, #8
 8000f80:	46bd      	mov	sp, r7
 8000f82:	bd80      	pop	{r7, pc}
 8000f84:	08010728 	.word	0x08010728

08000f88 <SendMsg>:

void SendMsg(UART_HandleTypeDef* huart, const char* fmt, ...)
{
 8000f88:	b40e      	push	{r1, r2, r3}
 8000f8a:	b580      	push	{r7, lr}
 8000f8c:	b085      	sub	sp, #20
 8000f8e:	af00      	add	r7, sp, #0
 8000f90:	6078      	str	r0, [r7, #4]
	if(msgHandlerTx){
 8000f92:	4b23      	ldr	r3, [pc, #140]	@ (8001020 <SendMsg+0x98>)
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d026      	beq.n	8000fe8 <SendMsg+0x60>
		if (xSemaphoreTake(msgHandlerTx, portMAX_DELAY) == pdPASS) {
 8000f9a:	4b21      	ldr	r3, [pc, #132]	@ (8001020 <SendMsg+0x98>)
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	f04f 31ff 	mov.w	r1, #4294967295
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	f008 fa72 	bl	800948c <xQueueSemaphoreTake>
 8000fa8:	4603      	mov	r3, r0
 8000faa:	2b01      	cmp	r3, #1
 8000fac:	d131      	bne.n	8001012 <SendMsg+0x8a>
			static char send_data[256];
			va_list args;
			va_start(args, fmt);
 8000fae:	f107 0320 	add.w	r3, r7, #32
 8000fb2:	60fb      	str	r3, [r7, #12]
			vsnprintf(send_data, sizeof(send_data), fmt, args);
 8000fb4:	68fb      	ldr	r3, [r7, #12]
 8000fb6:	69fa      	ldr	r2, [r7, #28]
 8000fb8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000fbc:	4819      	ldr	r0, [pc, #100]	@ (8001024 <SendMsg+0x9c>)
 8000fbe:	f00d fe5d 	bl	800ec7c <vsniprintf>
			va_end(args);
			HAL_UART_Transmit(huart, (uint8_t *)send_data, strlen(send_data), HAL_MAX_DELAY);
 8000fc2:	4818      	ldr	r0, [pc, #96]	@ (8001024 <SendMsg+0x9c>)
 8000fc4:	f7ff f90e 	bl	80001e4 <strlen>
 8000fc8:	4603      	mov	r3, r0
 8000fca:	b29a      	uxth	r2, r3
 8000fcc:	f04f 33ff 	mov.w	r3, #4294967295
 8000fd0:	4914      	ldr	r1, [pc, #80]	@ (8001024 <SendMsg+0x9c>)
 8000fd2:	6878      	ldr	r0, [r7, #4]
 8000fd4:	f005 fd50 	bl	8006a78 <HAL_UART_Transmit>

			xSemaphoreGive(msgHandlerTx);
 8000fd8:	4b11      	ldr	r3, [pc, #68]	@ (8001020 <SendMsg+0x98>)
 8000fda:	6818      	ldr	r0, [r3, #0]
 8000fdc:	2300      	movs	r3, #0
 8000fde:	2200      	movs	r2, #0
 8000fe0:	2100      	movs	r1, #0
 8000fe2:	f007 ffd3 	bl	8008f8c <xQueueGenericSend>
		vsnprintf(send_data, sizeof(send_data), fmt, args);
		va_end(args);
		HAL_UART_Transmit(huart, (uint8_t *)send_data, strlen(send_data), HAL_MAX_DELAY);

	}
}
 8000fe6:	e014      	b.n	8001012 <SendMsg+0x8a>
		va_start(args, fmt);
 8000fe8:	f107 0320 	add.w	r3, r7, #32
 8000fec:	60bb      	str	r3, [r7, #8]
		vsnprintf(send_data, sizeof(send_data), fmt, args);
 8000fee:	68bb      	ldr	r3, [r7, #8]
 8000ff0:	69fa      	ldr	r2, [r7, #28]
 8000ff2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000ff6:	480c      	ldr	r0, [pc, #48]	@ (8001028 <SendMsg+0xa0>)
 8000ff8:	f00d fe40 	bl	800ec7c <vsniprintf>
		HAL_UART_Transmit(huart, (uint8_t *)send_data, strlen(send_data), HAL_MAX_DELAY);
 8000ffc:	480a      	ldr	r0, [pc, #40]	@ (8001028 <SendMsg+0xa0>)
 8000ffe:	f7ff f8f1 	bl	80001e4 <strlen>
 8001002:	4603      	mov	r3, r0
 8001004:	b29a      	uxth	r2, r3
 8001006:	f04f 33ff 	mov.w	r3, #4294967295
 800100a:	4907      	ldr	r1, [pc, #28]	@ (8001028 <SendMsg+0xa0>)
 800100c:	6878      	ldr	r0, [r7, #4]
 800100e:	f005 fd33 	bl	8006a78 <HAL_UART_Transmit>
}
 8001012:	bf00      	nop
 8001014:	3714      	adds	r7, #20
 8001016:	46bd      	mov	sp, r7
 8001018:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800101c:	b003      	add	sp, #12
 800101e:	4770      	bx	lr
 8001020:	200005ac 	.word	0x200005ac
 8001024:	200005b8 	.word	0x200005b8
 8001028:	200006b8 	.word	0x200006b8

0800102c <ReceiveChar>:

int ReceiveChar(UART_HandleTypeDef* huart, char* receive_data)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b082      	sub	sp, #8
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]
 8001034:	6039      	str	r1, [r7, #0]
	if (xSemaphoreTake(msgHandlerRx, portMAX_DELAY) == pdPASS) {
 8001036:	4b14      	ldr	r3, [pc, #80]	@ (8001088 <ReceiveChar+0x5c>)
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	f04f 31ff 	mov.w	r1, #4294967295
 800103e:	4618      	mov	r0, r3
 8001040:	f008 fa24 	bl	800948c <xQueueSemaphoreTake>
 8001044:	4603      	mov	r3, r0
 8001046:	2b01      	cmp	r3, #1
 8001048:	d119      	bne.n	800107e <ReceiveChar+0x52>
		if (HAL_UART_Receive(huart, (uint8_t *)receive_data, 1, 500) == HAL_OK) {
 800104a:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 800104e:	2201      	movs	r2, #1
 8001050:	6839      	ldr	r1, [r7, #0]
 8001052:	6878      	ldr	r0, [r7, #4]
 8001054:	f005 fd9b 	bl	8006b8e <HAL_UART_Receive>
 8001058:	4603      	mov	r3, r0
 800105a:	2b00      	cmp	r3, #0
 800105c:	d108      	bne.n	8001070 <ReceiveChar+0x44>
			xSemaphoreGive(msgHandlerRx);
 800105e:	4b0a      	ldr	r3, [pc, #40]	@ (8001088 <ReceiveChar+0x5c>)
 8001060:	6818      	ldr	r0, [r3, #0]
 8001062:	2300      	movs	r3, #0
 8001064:	2200      	movs	r2, #0
 8001066:	2100      	movs	r1, #0
 8001068:	f007 ff90 	bl	8008f8c <xQueueGenericSend>
			return HAL_OK;
 800106c:	2300      	movs	r3, #0
 800106e:	e007      	b.n	8001080 <ReceiveChar+0x54>
		}
		xSemaphoreGive(msgHandlerRx);
 8001070:	4b05      	ldr	r3, [pc, #20]	@ (8001088 <ReceiveChar+0x5c>)
 8001072:	6818      	ldr	r0, [r3, #0]
 8001074:	2300      	movs	r3, #0
 8001076:	2200      	movs	r2, #0
 8001078:	2100      	movs	r1, #0
 800107a:	f007 ff87 	bl	8008f8c <xQueueGenericSend>
	}

	return HAL_ERROR;
 800107e:	2301      	movs	r3, #1
}
 8001080:	4618      	mov	r0, r3
 8001082:	3708      	adds	r7, #8
 8001084:	46bd      	mov	sp, r7
 8001086:	bd80      	pop	{r7, pc}
 8001088:	200005b0 	.word	0x200005b0

0800108c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800108c:	b480      	push	{r7}
 800108e:	b083      	sub	sp, #12
 8001090:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001092:	2300      	movs	r3, #0
 8001094:	607b      	str	r3, [r7, #4]
 8001096:	4b10      	ldr	r3, [pc, #64]	@ (80010d8 <HAL_MspInit+0x4c>)
 8001098:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800109a:	4a0f      	ldr	r2, [pc, #60]	@ (80010d8 <HAL_MspInit+0x4c>)
 800109c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80010a0:	6453      	str	r3, [r2, #68]	@ 0x44
 80010a2:	4b0d      	ldr	r3, [pc, #52]	@ (80010d8 <HAL_MspInit+0x4c>)
 80010a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010a6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80010aa:	607b      	str	r3, [r7, #4]
 80010ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80010ae:	2300      	movs	r3, #0
 80010b0:	603b      	str	r3, [r7, #0]
 80010b2:	4b09      	ldr	r3, [pc, #36]	@ (80010d8 <HAL_MspInit+0x4c>)
 80010b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010b6:	4a08      	ldr	r2, [pc, #32]	@ (80010d8 <HAL_MspInit+0x4c>)
 80010b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80010bc:	6413      	str	r3, [r2, #64]	@ 0x40
 80010be:	4b06      	ldr	r3, [pc, #24]	@ (80010d8 <HAL_MspInit+0x4c>)
 80010c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80010c6:	603b      	str	r3, [r7, #0]
 80010c8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80010ca:	bf00      	nop
 80010cc:	370c      	adds	r7, #12
 80010ce:	46bd      	mov	sp, r7
 80010d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d4:	4770      	bx	lr
 80010d6:	bf00      	nop
 80010d8:	40023800 	.word	0x40023800

080010dc <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b08c      	sub	sp, #48	@ 0x30
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010e4:	f107 031c 	add.w	r3, r7, #28
 80010e8:	2200      	movs	r2, #0
 80010ea:	601a      	str	r2, [r3, #0]
 80010ec:	605a      	str	r2, [r3, #4]
 80010ee:	609a      	str	r2, [r3, #8]
 80010f0:	60da      	str	r2, [r3, #12]
 80010f2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	4a33      	ldr	r2, [pc, #204]	@ (80011c8 <HAL_I2C_MspInit+0xec>)
 80010fa:	4293      	cmp	r3, r2
 80010fc:	d12d      	bne.n	800115a <HAL_I2C_MspInit+0x7e>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010fe:	2300      	movs	r3, #0
 8001100:	61bb      	str	r3, [r7, #24]
 8001102:	4b32      	ldr	r3, [pc, #200]	@ (80011cc <HAL_I2C_MspInit+0xf0>)
 8001104:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001106:	4a31      	ldr	r2, [pc, #196]	@ (80011cc <HAL_I2C_MspInit+0xf0>)
 8001108:	f043 0302 	orr.w	r3, r3, #2
 800110c:	6313      	str	r3, [r2, #48]	@ 0x30
 800110e:	4b2f      	ldr	r3, [pc, #188]	@ (80011cc <HAL_I2C_MspInit+0xf0>)
 8001110:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001112:	f003 0302 	and.w	r3, r3, #2
 8001116:	61bb      	str	r3, [r7, #24]
 8001118:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800111a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800111e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001120:	2312      	movs	r3, #18
 8001122:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001124:	2300      	movs	r3, #0
 8001126:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001128:	2303      	movs	r3, #3
 800112a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800112c:	2304      	movs	r3, #4
 800112e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001130:	f107 031c 	add.w	r3, r7, #28
 8001134:	4619      	mov	r1, r3
 8001136:	4826      	ldr	r0, [pc, #152]	@ (80011d0 <HAL_I2C_MspInit+0xf4>)
 8001138:	f001 fa92 	bl	8002660 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800113c:	2300      	movs	r3, #0
 800113e:	617b      	str	r3, [r7, #20]
 8001140:	4b22      	ldr	r3, [pc, #136]	@ (80011cc <HAL_I2C_MspInit+0xf0>)
 8001142:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001144:	4a21      	ldr	r2, [pc, #132]	@ (80011cc <HAL_I2C_MspInit+0xf0>)
 8001146:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800114a:	6413      	str	r3, [r2, #64]	@ 0x40
 800114c:	4b1f      	ldr	r3, [pc, #124]	@ (80011cc <HAL_I2C_MspInit+0xf0>)
 800114e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001150:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001154:	617b      	str	r3, [r7, #20]
 8001156:	697b      	ldr	r3, [r7, #20]
    /* USER CODE BEGIN I2C2_MspInit 1 */

    /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001158:	e031      	b.n	80011be <HAL_I2C_MspInit+0xe2>
  else if(hi2c->Instance==I2C2)
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	4a1d      	ldr	r2, [pc, #116]	@ (80011d4 <HAL_I2C_MspInit+0xf8>)
 8001160:	4293      	cmp	r3, r2
 8001162:	d12c      	bne.n	80011be <HAL_I2C_MspInit+0xe2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001164:	2300      	movs	r3, #0
 8001166:	613b      	str	r3, [r7, #16]
 8001168:	4b18      	ldr	r3, [pc, #96]	@ (80011cc <HAL_I2C_MspInit+0xf0>)
 800116a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800116c:	4a17      	ldr	r2, [pc, #92]	@ (80011cc <HAL_I2C_MspInit+0xf0>)
 800116e:	f043 0302 	orr.w	r3, r3, #2
 8001172:	6313      	str	r3, [r2, #48]	@ 0x30
 8001174:	4b15      	ldr	r3, [pc, #84]	@ (80011cc <HAL_I2C_MspInit+0xf0>)
 8001176:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001178:	f003 0302 	and.w	r3, r3, #2
 800117c:	613b      	str	r3, [r7, #16]
 800117e:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001180:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001184:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001186:	2312      	movs	r3, #18
 8001188:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800118a:	2300      	movs	r3, #0
 800118c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800118e:	2303      	movs	r3, #3
 8001190:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001192:	2304      	movs	r3, #4
 8001194:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001196:	f107 031c 	add.w	r3, r7, #28
 800119a:	4619      	mov	r1, r3
 800119c:	480c      	ldr	r0, [pc, #48]	@ (80011d0 <HAL_I2C_MspInit+0xf4>)
 800119e:	f001 fa5f 	bl	8002660 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 80011a2:	2300      	movs	r3, #0
 80011a4:	60fb      	str	r3, [r7, #12]
 80011a6:	4b09      	ldr	r3, [pc, #36]	@ (80011cc <HAL_I2C_MspInit+0xf0>)
 80011a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011aa:	4a08      	ldr	r2, [pc, #32]	@ (80011cc <HAL_I2C_MspInit+0xf0>)
 80011ac:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80011b0:	6413      	str	r3, [r2, #64]	@ 0x40
 80011b2:	4b06      	ldr	r3, [pc, #24]	@ (80011cc <HAL_I2C_MspInit+0xf0>)
 80011b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011b6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80011ba:	60fb      	str	r3, [r7, #12]
 80011bc:	68fb      	ldr	r3, [r7, #12]
}
 80011be:	bf00      	nop
 80011c0:	3730      	adds	r7, #48	@ 0x30
 80011c2:	46bd      	mov	sp, r7
 80011c4:	bd80      	pop	{r7, pc}
 80011c6:	bf00      	nop
 80011c8:	40005400 	.word	0x40005400
 80011cc:	40023800 	.word	0x40023800
 80011d0:	40020400 	.word	0x40020400
 80011d4:	40005800 	.word	0x40005800

080011d8 <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b08e      	sub	sp, #56	@ 0x38
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011e0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011e4:	2200      	movs	r2, #0
 80011e6:	601a      	str	r2, [r3, #0]
 80011e8:	605a      	str	r2, [r3, #4]
 80011ea:	609a      	str	r2, [r3, #8]
 80011ec:	60da      	str	r2, [r3, #12]
 80011ee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80011f0:	f107 0314 	add.w	r3, r7, #20
 80011f4:	2200      	movs	r2, #0
 80011f6:	601a      	str	r2, [r3, #0]
 80011f8:	605a      	str	r2, [r3, #4]
 80011fa:	609a      	str	r2, [r3, #8]
 80011fc:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	4a68      	ldr	r2, [pc, #416]	@ (80013a4 <HAL_I2S_MspInit+0x1cc>)
 8001204:	4293      	cmp	r3, r2
 8001206:	f040 80c8 	bne.w	800139a <HAL_I2S_MspInit+0x1c2>

    /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 800120a:	2301      	movs	r3, #1
 800120c:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 800120e:	23c0      	movs	r3, #192	@ 0xc0
 8001210:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8001212:	2302      	movs	r3, #2
 8001214:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001216:	f107 0314 	add.w	r3, r7, #20
 800121a:	4618      	mov	r0, r3
 800121c:	f003 fb0c 	bl	8004838 <HAL_RCCEx_PeriphCLKConfig>
 8001220:	4603      	mov	r3, r0
 8001222:	2b00      	cmp	r3, #0
 8001224:	d001      	beq.n	800122a <HAL_I2S_MspInit+0x52>
    {
      Error_Handler();
 8001226:	f7ff fe6a 	bl	8000efe <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800122a:	2300      	movs	r3, #0
 800122c:	613b      	str	r3, [r7, #16]
 800122e:	4b5e      	ldr	r3, [pc, #376]	@ (80013a8 <HAL_I2S_MspInit+0x1d0>)
 8001230:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001232:	4a5d      	ldr	r2, [pc, #372]	@ (80013a8 <HAL_I2S_MspInit+0x1d0>)
 8001234:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001238:	6413      	str	r3, [r2, #64]	@ 0x40
 800123a:	4b5b      	ldr	r3, [pc, #364]	@ (80013a8 <HAL_I2S_MspInit+0x1d0>)
 800123c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800123e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001242:	613b      	str	r3, [r7, #16]
 8001244:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001246:	2300      	movs	r3, #0
 8001248:	60fb      	str	r3, [r7, #12]
 800124a:	4b57      	ldr	r3, [pc, #348]	@ (80013a8 <HAL_I2S_MspInit+0x1d0>)
 800124c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800124e:	4a56      	ldr	r2, [pc, #344]	@ (80013a8 <HAL_I2S_MspInit+0x1d0>)
 8001250:	f043 0304 	orr.w	r3, r3, #4
 8001254:	6313      	str	r3, [r2, #48]	@ 0x30
 8001256:	4b54      	ldr	r3, [pc, #336]	@ (80013a8 <HAL_I2S_MspInit+0x1d0>)
 8001258:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800125a:	f003 0304 	and.w	r3, r3, #4
 800125e:	60fb      	str	r3, [r7, #12]
 8001260:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001262:	2300      	movs	r3, #0
 8001264:	60bb      	str	r3, [r7, #8]
 8001266:	4b50      	ldr	r3, [pc, #320]	@ (80013a8 <HAL_I2S_MspInit+0x1d0>)
 8001268:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800126a:	4a4f      	ldr	r2, [pc, #316]	@ (80013a8 <HAL_I2S_MspInit+0x1d0>)
 800126c:	f043 0301 	orr.w	r3, r3, #1
 8001270:	6313      	str	r3, [r2, #48]	@ 0x30
 8001272:	4b4d      	ldr	r3, [pc, #308]	@ (80013a8 <HAL_I2S_MspInit+0x1d0>)
 8001274:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001276:	f003 0301 	and.w	r3, r3, #1
 800127a:	60bb      	str	r3, [r7, #8]
 800127c:	68bb      	ldr	r3, [r7, #8]
    PA15     ------> I2S3_WS
    PC10     ------> I2S3_CK
    PC11     ------> I2S3_ext_SD
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|I2S3_SCK_Pin|I2S3_SD_Pin;
 800127e:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 8001282:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001284:	2302      	movs	r3, #2
 8001286:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001288:	2300      	movs	r3, #0
 800128a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800128c:	2300      	movs	r3, #0
 800128e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001290:	2306      	movs	r3, #6
 8001292:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001294:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001298:	4619      	mov	r1, r3
 800129a:	4844      	ldr	r0, [pc, #272]	@ (80013ac <HAL_I2S_MspInit+0x1d4>)
 800129c:	f001 f9e0 	bl	8002660 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 80012a0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80012a4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012a6:	2302      	movs	r3, #2
 80012a8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012aa:	2300      	movs	r3, #0
 80012ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012ae:	2300      	movs	r3, #0
 80012b0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80012b2:	2306      	movs	r3, #6
 80012b4:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 80012b6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80012ba:	4619      	mov	r1, r3
 80012bc:	483c      	ldr	r0, [pc, #240]	@ (80013b0 <HAL_I2S_MspInit+0x1d8>)
 80012be:	f001 f9cf 	bl	8002660 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80012c2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80012c6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012c8:	2302      	movs	r3, #2
 80012ca:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012cc:	2300      	movs	r3, #0
 80012ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012d0:	2300      	movs	r3, #0
 80012d2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_I2S3ext;
 80012d4:	2305      	movs	r3, #5
 80012d6:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012d8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80012dc:	4619      	mov	r1, r3
 80012de:	4833      	ldr	r0, [pc, #204]	@ (80013ac <HAL_I2S_MspInit+0x1d4>)
 80012e0:	f001 f9be 	bl	8002660 <HAL_GPIO_Init>

    /* I2S3 DMA Init */
    /* SPI3_TX Init */
    hdma_spi3_tx.Instance = DMA1_Stream5;
 80012e4:	4b33      	ldr	r3, [pc, #204]	@ (80013b4 <HAL_I2S_MspInit+0x1dc>)
 80012e6:	4a34      	ldr	r2, [pc, #208]	@ (80013b8 <HAL_I2S_MspInit+0x1e0>)
 80012e8:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 80012ea:	4b32      	ldr	r3, [pc, #200]	@ (80013b4 <HAL_I2S_MspInit+0x1dc>)
 80012ec:	2200      	movs	r2, #0
 80012ee:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80012f0:	4b30      	ldr	r3, [pc, #192]	@ (80013b4 <HAL_I2S_MspInit+0x1dc>)
 80012f2:	2240      	movs	r2, #64	@ 0x40
 80012f4:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80012f6:	4b2f      	ldr	r3, [pc, #188]	@ (80013b4 <HAL_I2S_MspInit+0x1dc>)
 80012f8:	2200      	movs	r2, #0
 80012fa:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 80012fc:	4b2d      	ldr	r3, [pc, #180]	@ (80013b4 <HAL_I2S_MspInit+0x1dc>)
 80012fe:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001302:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001304:	4b2b      	ldr	r3, [pc, #172]	@ (80013b4 <HAL_I2S_MspInit+0x1dc>)
 8001306:	2200      	movs	r2, #0
 8001308:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800130a:	4b2a      	ldr	r3, [pc, #168]	@ (80013b4 <HAL_I2S_MspInit+0x1dc>)
 800130c:	2200      	movs	r2, #0
 800130e:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_NORMAL;
 8001310:	4b28      	ldr	r3, [pc, #160]	@ (80013b4 <HAL_I2S_MspInit+0x1dc>)
 8001312:	2200      	movs	r2, #0
 8001314:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001316:	4b27      	ldr	r3, [pc, #156]	@ (80013b4 <HAL_I2S_MspInit+0x1dc>)
 8001318:	2200      	movs	r2, #0
 800131a:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800131c:	4b25      	ldr	r3, [pc, #148]	@ (80013b4 <HAL_I2S_MspInit+0x1dc>)
 800131e:	2200      	movs	r2, #0
 8001320:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 8001322:	4824      	ldr	r0, [pc, #144]	@ (80013b4 <HAL_I2S_MspInit+0x1dc>)
 8001324:	f000 fd9a 	bl	8001e5c <HAL_DMA_Init>
 8001328:	4603      	mov	r3, r0
 800132a:	2b00      	cmp	r3, #0
 800132c:	d001      	beq.n	8001332 <HAL_I2S_MspInit+0x15a>
    {
      Error_Handler();
 800132e:	f7ff fde6 	bl	8000efe <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi3_tx);
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	4a1f      	ldr	r2, [pc, #124]	@ (80013b4 <HAL_I2S_MspInit+0x1dc>)
 8001336:	639a      	str	r2, [r3, #56]	@ 0x38
 8001338:	4a1e      	ldr	r2, [pc, #120]	@ (80013b4 <HAL_I2S_MspInit+0x1dc>)
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	6393      	str	r3, [r2, #56]	@ 0x38

    /* I2S3_EXT_RX Init */
    hdma_i2s3_ext_rx.Instance = DMA1_Stream2;
 800133e:	4b1f      	ldr	r3, [pc, #124]	@ (80013bc <HAL_I2S_MspInit+0x1e4>)
 8001340:	4a1f      	ldr	r2, [pc, #124]	@ (80013c0 <HAL_I2S_MspInit+0x1e8>)
 8001342:	601a      	str	r2, [r3, #0]
    hdma_i2s3_ext_rx.Init.Channel = DMA_CHANNEL_2;
 8001344:	4b1d      	ldr	r3, [pc, #116]	@ (80013bc <HAL_I2S_MspInit+0x1e4>)
 8001346:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800134a:	605a      	str	r2, [r3, #4]
    hdma_i2s3_ext_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800134c:	4b1b      	ldr	r3, [pc, #108]	@ (80013bc <HAL_I2S_MspInit+0x1e4>)
 800134e:	2200      	movs	r2, #0
 8001350:	609a      	str	r2, [r3, #8]
    hdma_i2s3_ext_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001352:	4b1a      	ldr	r3, [pc, #104]	@ (80013bc <HAL_I2S_MspInit+0x1e4>)
 8001354:	2200      	movs	r2, #0
 8001356:	60da      	str	r2, [r3, #12]
    hdma_i2s3_ext_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001358:	4b18      	ldr	r3, [pc, #96]	@ (80013bc <HAL_I2S_MspInit+0x1e4>)
 800135a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800135e:	611a      	str	r2, [r3, #16]
    hdma_i2s3_ext_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001360:	4b16      	ldr	r3, [pc, #88]	@ (80013bc <HAL_I2S_MspInit+0x1e4>)
 8001362:	2200      	movs	r2, #0
 8001364:	615a      	str	r2, [r3, #20]
    hdma_i2s3_ext_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001366:	4b15      	ldr	r3, [pc, #84]	@ (80013bc <HAL_I2S_MspInit+0x1e4>)
 8001368:	2200      	movs	r2, #0
 800136a:	619a      	str	r2, [r3, #24]
    hdma_i2s3_ext_rx.Init.Mode = DMA_NORMAL;
 800136c:	4b13      	ldr	r3, [pc, #76]	@ (80013bc <HAL_I2S_MspInit+0x1e4>)
 800136e:	2200      	movs	r2, #0
 8001370:	61da      	str	r2, [r3, #28]
    hdma_i2s3_ext_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001372:	4b12      	ldr	r3, [pc, #72]	@ (80013bc <HAL_I2S_MspInit+0x1e4>)
 8001374:	2200      	movs	r2, #0
 8001376:	621a      	str	r2, [r3, #32]
    hdma_i2s3_ext_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001378:	4b10      	ldr	r3, [pc, #64]	@ (80013bc <HAL_I2S_MspInit+0x1e4>)
 800137a:	2200      	movs	r2, #0
 800137c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2s3_ext_rx) != HAL_OK)
 800137e:	480f      	ldr	r0, [pc, #60]	@ (80013bc <HAL_I2S_MspInit+0x1e4>)
 8001380:	f000 fd6c 	bl	8001e5c <HAL_DMA_Init>
 8001384:	4603      	mov	r3, r0
 8001386:	2b00      	cmp	r3, #0
 8001388:	d001      	beq.n	800138e <HAL_I2S_MspInit+0x1b6>
    {
      Error_Handler();
 800138a:	f7ff fdb8 	bl	8000efe <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmarx,hdma_i2s3_ext_rx);
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	4a0a      	ldr	r2, [pc, #40]	@ (80013bc <HAL_I2S_MspInit+0x1e4>)
 8001392:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001394:	4a09      	ldr	r2, [pc, #36]	@ (80013bc <HAL_I2S_MspInit+0x1e4>)
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 800139a:	bf00      	nop
 800139c:	3738      	adds	r7, #56	@ 0x38
 800139e:	46bd      	mov	sp, r7
 80013a0:	bd80      	pop	{r7, pc}
 80013a2:	bf00      	nop
 80013a4:	40003c00 	.word	0x40003c00
 80013a8:	40023800 	.word	0x40023800
 80013ac:	40020800 	.word	0x40020800
 80013b0:	40020000 	.word	0x40020000
 80013b4:	20000298 	.word	0x20000298
 80013b8:	40026088 	.word	0x40026088
 80013bc:	200002f8 	.word	0x200002f8
 80013c0:	40026040 	.word	0x40026040

080013c4 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b086      	sub	sp, #24
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80013cc:	f107 0308 	add.w	r3, r7, #8
 80013d0:	2200      	movs	r2, #0
 80013d2:	601a      	str	r2, [r3, #0]
 80013d4:	605a      	str	r2, [r3, #4]
 80013d6:	609a      	str	r2, [r3, #8]
 80013d8:	60da      	str	r2, [r3, #12]
  if(hrtc->Instance==RTC)
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	4a0c      	ldr	r2, [pc, #48]	@ (8001410 <HAL_RTC_MspInit+0x4c>)
 80013e0:	4293      	cmp	r3, r2
 80013e2:	d111      	bne.n	8001408 <HAL_RTC_MspInit+0x44>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80013e4:	2302      	movs	r3, #2
 80013e6:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80013e8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80013ec:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80013ee:	f107 0308 	add.w	r3, r7, #8
 80013f2:	4618      	mov	r0, r3
 80013f4:	f003 fa20 	bl	8004838 <HAL_RCCEx_PeriphCLKConfig>
 80013f8:	4603      	mov	r3, r0
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d001      	beq.n	8001402 <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 80013fe:	f7ff fd7e 	bl	8000efe <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001402:	4b04      	ldr	r3, [pc, #16]	@ (8001414 <HAL_RTC_MspInit+0x50>)
 8001404:	2201      	movs	r2, #1
 8001406:	601a      	str	r2, [r3, #0]

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8001408:	bf00      	nop
 800140a:	3718      	adds	r7, #24
 800140c:	46bd      	mov	sp, r7
 800140e:	bd80      	pop	{r7, pc}
 8001410:	40002800 	.word	0x40002800
 8001414:	42470e3c 	.word	0x42470e3c

08001418 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	b08c      	sub	sp, #48	@ 0x30
 800141c:	af00      	add	r7, sp, #0
 800141e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001420:	f107 031c 	add.w	r3, r7, #28
 8001424:	2200      	movs	r2, #0
 8001426:	601a      	str	r2, [r3, #0]
 8001428:	605a      	str	r2, [r3, #4]
 800142a:	609a      	str	r2, [r3, #8]
 800142c:	60da      	str	r2, [r3, #12]
 800142e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	4a32      	ldr	r2, [pc, #200]	@ (8001500 <HAL_SPI_MspInit+0xe8>)
 8001436:	4293      	cmp	r3, r2
 8001438:	d12c      	bne.n	8001494 <HAL_SPI_MspInit+0x7c>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800143a:	2300      	movs	r3, #0
 800143c:	61bb      	str	r3, [r7, #24]
 800143e:	4b31      	ldr	r3, [pc, #196]	@ (8001504 <HAL_SPI_MspInit+0xec>)
 8001440:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001442:	4a30      	ldr	r2, [pc, #192]	@ (8001504 <HAL_SPI_MspInit+0xec>)
 8001444:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001448:	6453      	str	r3, [r2, #68]	@ 0x44
 800144a:	4b2e      	ldr	r3, [pc, #184]	@ (8001504 <HAL_SPI_MspInit+0xec>)
 800144c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800144e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001452:	61bb      	str	r3, [r7, #24]
 8001454:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001456:	2300      	movs	r3, #0
 8001458:	617b      	str	r3, [r7, #20]
 800145a:	4b2a      	ldr	r3, [pc, #168]	@ (8001504 <HAL_SPI_MspInit+0xec>)
 800145c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800145e:	4a29      	ldr	r2, [pc, #164]	@ (8001504 <HAL_SPI_MspInit+0xec>)
 8001460:	f043 0301 	orr.w	r3, r3, #1
 8001464:	6313      	str	r3, [r2, #48]	@ 0x30
 8001466:	4b27      	ldr	r3, [pc, #156]	@ (8001504 <HAL_SPI_MspInit+0xec>)
 8001468:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800146a:	f003 0301 	and.w	r3, r3, #1
 800146e:	617b      	str	r3, [r7, #20]
 8001470:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8001472:	23e0      	movs	r3, #224	@ 0xe0
 8001474:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001476:	2302      	movs	r3, #2
 8001478:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800147a:	2300      	movs	r3, #0
 800147c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800147e:	2300      	movs	r3, #0
 8001480:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001482:	2305      	movs	r3, #5
 8001484:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001486:	f107 031c 	add.w	r3, r7, #28
 800148a:	4619      	mov	r1, r3
 800148c:	481e      	ldr	r0, [pc, #120]	@ (8001508 <HAL_SPI_MspInit+0xf0>)
 800148e:	f001 f8e7 	bl	8002660 <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI2_MspInit 1 */

    /* USER CODE END SPI2_MspInit 1 */
  }

}
 8001492:	e031      	b.n	80014f8 <HAL_SPI_MspInit+0xe0>
  else if(hspi->Instance==SPI2)
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	4a1c      	ldr	r2, [pc, #112]	@ (800150c <HAL_SPI_MspInit+0xf4>)
 800149a:	4293      	cmp	r3, r2
 800149c:	d12c      	bne.n	80014f8 <HAL_SPI_MspInit+0xe0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 800149e:	2300      	movs	r3, #0
 80014a0:	613b      	str	r3, [r7, #16]
 80014a2:	4b18      	ldr	r3, [pc, #96]	@ (8001504 <HAL_SPI_MspInit+0xec>)
 80014a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014a6:	4a17      	ldr	r2, [pc, #92]	@ (8001504 <HAL_SPI_MspInit+0xec>)
 80014a8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80014ac:	6413      	str	r3, [r2, #64]	@ 0x40
 80014ae:	4b15      	ldr	r3, [pc, #84]	@ (8001504 <HAL_SPI_MspInit+0xec>)
 80014b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014b2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80014b6:	613b      	str	r3, [r7, #16]
 80014b8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014ba:	2300      	movs	r3, #0
 80014bc:	60fb      	str	r3, [r7, #12]
 80014be:	4b11      	ldr	r3, [pc, #68]	@ (8001504 <HAL_SPI_MspInit+0xec>)
 80014c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014c2:	4a10      	ldr	r2, [pc, #64]	@ (8001504 <HAL_SPI_MspInit+0xec>)
 80014c4:	f043 0302 	orr.w	r3, r3, #2
 80014c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80014ca:	4b0e      	ldr	r3, [pc, #56]	@ (8001504 <HAL_SPI_MspInit+0xec>)
 80014cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ce:	f003 0302 	and.w	r3, r3, #2
 80014d2:	60fb      	str	r3, [r7, #12]
 80014d4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80014d6:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 80014da:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014dc:	2302      	movs	r3, #2
 80014de:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014e0:	2300      	movs	r3, #0
 80014e2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014e4:	2303      	movs	r3, #3
 80014e6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80014e8:	2305      	movs	r3, #5
 80014ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014ec:	f107 031c 	add.w	r3, r7, #28
 80014f0:	4619      	mov	r1, r3
 80014f2:	4807      	ldr	r0, [pc, #28]	@ (8001510 <HAL_SPI_MspInit+0xf8>)
 80014f4:	f001 f8b4 	bl	8002660 <HAL_GPIO_Init>
}
 80014f8:	bf00      	nop
 80014fa:	3730      	adds	r7, #48	@ 0x30
 80014fc:	46bd      	mov	sp, r7
 80014fe:	bd80      	pop	{r7, pc}
 8001500:	40013000 	.word	0x40013000
 8001504:	40023800 	.word	0x40023800
 8001508:	40020000 	.word	0x40020000
 800150c:	40003800 	.word	0x40003800
 8001510:	40020400 	.word	0x40020400

08001514 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	b08a      	sub	sp, #40	@ 0x28
 8001518:	af00      	add	r7, sp, #0
 800151a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800151c:	f107 0314 	add.w	r3, r7, #20
 8001520:	2200      	movs	r2, #0
 8001522:	601a      	str	r2, [r3, #0]
 8001524:	605a      	str	r2, [r3, #4]
 8001526:	609a      	str	r2, [r3, #8]
 8001528:	60da      	str	r2, [r3, #12]
 800152a:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM4)
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	4a28      	ldr	r2, [pc, #160]	@ (80015d4 <HAL_TIM_Base_MspInit+0xc0>)
 8001532:	4293      	cmp	r3, r2
 8001534:	d14a      	bne.n	80015cc <HAL_TIM_Base_MspInit+0xb8>
  {
    /* USER CODE BEGIN TIM4_MspInit 0 */

    /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001536:	2300      	movs	r3, #0
 8001538:	613b      	str	r3, [r7, #16]
 800153a:	4b27      	ldr	r3, [pc, #156]	@ (80015d8 <HAL_TIM_Base_MspInit+0xc4>)
 800153c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800153e:	4a26      	ldr	r2, [pc, #152]	@ (80015d8 <HAL_TIM_Base_MspInit+0xc4>)
 8001540:	f043 0304 	orr.w	r3, r3, #4
 8001544:	6413      	str	r3, [r2, #64]	@ 0x40
 8001546:	4b24      	ldr	r3, [pc, #144]	@ (80015d8 <HAL_TIM_Base_MspInit+0xc4>)
 8001548:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800154a:	f003 0304 	and.w	r3, r3, #4
 800154e:	613b      	str	r3, [r7, #16]
 8001550:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001552:	2300      	movs	r3, #0
 8001554:	60fb      	str	r3, [r7, #12]
 8001556:	4b20      	ldr	r3, [pc, #128]	@ (80015d8 <HAL_TIM_Base_MspInit+0xc4>)
 8001558:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800155a:	4a1f      	ldr	r2, [pc, #124]	@ (80015d8 <HAL_TIM_Base_MspInit+0xc4>)
 800155c:	f043 0308 	orr.w	r3, r3, #8
 8001560:	6313      	str	r3, [r2, #48]	@ 0x30
 8001562:	4b1d      	ldr	r3, [pc, #116]	@ (80015d8 <HAL_TIM_Base_MspInit+0xc4>)
 8001564:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001566:	f003 0308 	and.w	r3, r3, #8
 800156a:	60fb      	str	r3, [r7, #12]
 800156c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800156e:	2300      	movs	r3, #0
 8001570:	60bb      	str	r3, [r7, #8]
 8001572:	4b19      	ldr	r3, [pc, #100]	@ (80015d8 <HAL_TIM_Base_MspInit+0xc4>)
 8001574:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001576:	4a18      	ldr	r2, [pc, #96]	@ (80015d8 <HAL_TIM_Base_MspInit+0xc4>)
 8001578:	f043 0310 	orr.w	r3, r3, #16
 800157c:	6313      	str	r3, [r2, #48]	@ 0x30
 800157e:	4b16      	ldr	r3, [pc, #88]	@ (80015d8 <HAL_TIM_Base_MspInit+0xc4>)
 8001580:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001582:	f003 0310 	and.w	r3, r3, #16
 8001586:	60bb      	str	r3, [r7, #8]
 8001588:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PD13     ------> TIM4_CH2
    PE0     ------> TIM4_ETR
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 800158a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800158e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001590:	2302      	movs	r3, #2
 8001592:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001594:	2300      	movs	r3, #0
 8001596:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001598:	2300      	movs	r3, #0
 800159a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800159c:	2302      	movs	r3, #2
 800159e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80015a0:	f107 0314 	add.w	r3, r7, #20
 80015a4:	4619      	mov	r1, r3
 80015a6:	480d      	ldr	r0, [pc, #52]	@ (80015dc <HAL_TIM_Base_MspInit+0xc8>)
 80015a8:	f001 f85a 	bl	8002660 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80015ac:	2301      	movs	r3, #1
 80015ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015b0:	2302      	movs	r3, #2
 80015b2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015b4:	2300      	movs	r3, #0
 80015b6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015b8:	2300      	movs	r3, #0
 80015ba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80015bc:	2302      	movs	r3, #2
 80015be:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80015c0:	f107 0314 	add.w	r3, r7, #20
 80015c4:	4619      	mov	r1, r3
 80015c6:	4806      	ldr	r0, [pc, #24]	@ (80015e0 <HAL_TIM_Base_MspInit+0xcc>)
 80015c8:	f001 f84a 	bl	8002660 <HAL_GPIO_Init>

    /* USER CODE END TIM4_MspInit 1 */

  }

}
 80015cc:	bf00      	nop
 80015ce:	3728      	adds	r7, #40	@ 0x28
 80015d0:	46bd      	mov	sp, r7
 80015d2:	bd80      	pop	{r7, pc}
 80015d4:	40000800 	.word	0x40000800
 80015d8:	40023800 	.word	0x40023800
 80015dc:	40020c00 	.word	0x40020c00
 80015e0:	40021000 	.word	0x40021000

080015e4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b088      	sub	sp, #32
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015ec:	f107 030c 	add.w	r3, r7, #12
 80015f0:	2200      	movs	r2, #0
 80015f2:	601a      	str	r2, [r3, #0]
 80015f4:	605a      	str	r2, [r3, #4]
 80015f6:	609a      	str	r2, [r3, #8]
 80015f8:	60da      	str	r2, [r3, #12]
 80015fa:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM4)
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	4a12      	ldr	r2, [pc, #72]	@ (800164c <HAL_TIM_MspPostInit+0x68>)
 8001602:	4293      	cmp	r3, r2
 8001604:	d11e      	bne.n	8001644 <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM4_MspPostInit 0 */

    /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001606:	2300      	movs	r3, #0
 8001608:	60bb      	str	r3, [r7, #8]
 800160a:	4b11      	ldr	r3, [pc, #68]	@ (8001650 <HAL_TIM_MspPostInit+0x6c>)
 800160c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800160e:	4a10      	ldr	r2, [pc, #64]	@ (8001650 <HAL_TIM_MspPostInit+0x6c>)
 8001610:	f043 0308 	orr.w	r3, r3, #8
 8001614:	6313      	str	r3, [r2, #48]	@ 0x30
 8001616:	4b0e      	ldr	r3, [pc, #56]	@ (8001650 <HAL_TIM_MspPostInit+0x6c>)
 8001618:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800161a:	f003 0308 	and.w	r3, r3, #8
 800161e:	60bb      	str	r3, [r7, #8]
 8001620:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PD12     ------> TIM4_CH1
    PD14     ------> TIM4_CH3
    PD15     ------> TIM4_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_15;
 8001622:	f44f 4350 	mov.w	r3, #53248	@ 0xd000
 8001626:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001628:	2302      	movs	r3, #2
 800162a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800162c:	2300      	movs	r3, #0
 800162e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001630:	2300      	movs	r3, #0
 8001632:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001634:	2302      	movs	r3, #2
 8001636:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001638:	f107 030c 	add.w	r3, r7, #12
 800163c:	4619      	mov	r1, r3
 800163e:	4805      	ldr	r0, [pc, #20]	@ (8001654 <HAL_TIM_MspPostInit+0x70>)
 8001640:	f001 f80e 	bl	8002660 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM4_MspPostInit 1 */

    /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8001644:	bf00      	nop
 8001646:	3720      	adds	r7, #32
 8001648:	46bd      	mov	sp, r7
 800164a:	bd80      	pop	{r7, pc}
 800164c:	40000800 	.word	0x40000800
 8001650:	40023800 	.word	0x40023800
 8001654:	40020c00 	.word	0x40020c00

08001658 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	b08e      	sub	sp, #56	@ 0x38
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001660:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001664:	2200      	movs	r2, #0
 8001666:	601a      	str	r2, [r3, #0]
 8001668:	605a      	str	r2, [r3, #4]
 800166a:	609a      	str	r2, [r3, #8]
 800166c:	60da      	str	r2, [r3, #12]
 800166e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	4a66      	ldr	r2, [pc, #408]	@ (8001810 <HAL_UART_MspInit+0x1b8>)
 8001676:	4293      	cmp	r3, r2
 8001678:	d12c      	bne.n	80016d4 <HAL_UART_MspInit+0x7c>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800167a:	2300      	movs	r3, #0
 800167c:	623b      	str	r3, [r7, #32]
 800167e:	4b65      	ldr	r3, [pc, #404]	@ (8001814 <HAL_UART_MspInit+0x1bc>)
 8001680:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001682:	4a64      	ldr	r2, [pc, #400]	@ (8001814 <HAL_UART_MspInit+0x1bc>)
 8001684:	f043 0310 	orr.w	r3, r3, #16
 8001688:	6453      	str	r3, [r2, #68]	@ 0x44
 800168a:	4b62      	ldr	r3, [pc, #392]	@ (8001814 <HAL_UART_MspInit+0x1bc>)
 800168c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800168e:	f003 0310 	and.w	r3, r3, #16
 8001692:	623b      	str	r3, [r7, #32]
 8001694:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001696:	2300      	movs	r3, #0
 8001698:	61fb      	str	r3, [r7, #28]
 800169a:	4b5e      	ldr	r3, [pc, #376]	@ (8001814 <HAL_UART_MspInit+0x1bc>)
 800169c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800169e:	4a5d      	ldr	r2, [pc, #372]	@ (8001814 <HAL_UART_MspInit+0x1bc>)
 80016a0:	f043 0302 	orr.w	r3, r3, #2
 80016a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80016a6:	4b5b      	ldr	r3, [pc, #364]	@ (8001814 <HAL_UART_MspInit+0x1bc>)
 80016a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016aa:	f003 0302 	and.w	r3, r3, #2
 80016ae:	61fb      	str	r3, [r7, #28]
 80016b0:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80016b2:	23c0      	movs	r3, #192	@ 0xc0
 80016b4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016b6:	2302      	movs	r3, #2
 80016b8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ba:	2300      	movs	r3, #0
 80016bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016be:	2303      	movs	r3, #3
 80016c0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80016c2:	2307      	movs	r3, #7
 80016c4:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016c6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80016ca:	4619      	mov	r1, r3
 80016cc:	4852      	ldr	r0, [pc, #328]	@ (8001818 <HAL_UART_MspInit+0x1c0>)
 80016ce:	f000 ffc7 	bl	8002660 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 80016d2:	e099      	b.n	8001808 <HAL_UART_MspInit+0x1b0>
  else if(huart->Instance==USART2)
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	4a50      	ldr	r2, [pc, #320]	@ (800181c <HAL_UART_MspInit+0x1c4>)
 80016da:	4293      	cmp	r3, r2
 80016dc:	d12c      	bne.n	8001738 <HAL_UART_MspInit+0xe0>
    __HAL_RCC_USART2_CLK_ENABLE();
 80016de:	2300      	movs	r3, #0
 80016e0:	61bb      	str	r3, [r7, #24]
 80016e2:	4b4c      	ldr	r3, [pc, #304]	@ (8001814 <HAL_UART_MspInit+0x1bc>)
 80016e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016e6:	4a4b      	ldr	r2, [pc, #300]	@ (8001814 <HAL_UART_MspInit+0x1bc>)
 80016e8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80016ec:	6413      	str	r3, [r2, #64]	@ 0x40
 80016ee:	4b49      	ldr	r3, [pc, #292]	@ (8001814 <HAL_UART_MspInit+0x1bc>)
 80016f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80016f6:	61bb      	str	r3, [r7, #24]
 80016f8:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016fa:	2300      	movs	r3, #0
 80016fc:	617b      	str	r3, [r7, #20]
 80016fe:	4b45      	ldr	r3, [pc, #276]	@ (8001814 <HAL_UART_MspInit+0x1bc>)
 8001700:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001702:	4a44      	ldr	r2, [pc, #272]	@ (8001814 <HAL_UART_MspInit+0x1bc>)
 8001704:	f043 0301 	orr.w	r3, r3, #1
 8001708:	6313      	str	r3, [r2, #48]	@ 0x30
 800170a:	4b42      	ldr	r3, [pc, #264]	@ (8001814 <HAL_UART_MspInit+0x1bc>)
 800170c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800170e:	f003 0301 	and.w	r3, r3, #1
 8001712:	617b      	str	r3, [r7, #20]
 8001714:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001716:	230c      	movs	r3, #12
 8001718:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800171a:	2302      	movs	r3, #2
 800171c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800171e:	2300      	movs	r3, #0
 8001720:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001722:	2303      	movs	r3, #3
 8001724:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001726:	2307      	movs	r3, #7
 8001728:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800172a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800172e:	4619      	mov	r1, r3
 8001730:	483b      	ldr	r0, [pc, #236]	@ (8001820 <HAL_UART_MspInit+0x1c8>)
 8001732:	f000 ff95 	bl	8002660 <HAL_GPIO_Init>
}
 8001736:	e067      	b.n	8001808 <HAL_UART_MspInit+0x1b0>
  else if(huart->Instance==USART3)
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	4a39      	ldr	r2, [pc, #228]	@ (8001824 <HAL_UART_MspInit+0x1cc>)
 800173e:	4293      	cmp	r3, r2
 8001740:	d162      	bne.n	8001808 <HAL_UART_MspInit+0x1b0>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001742:	2300      	movs	r3, #0
 8001744:	613b      	str	r3, [r7, #16]
 8001746:	4b33      	ldr	r3, [pc, #204]	@ (8001814 <HAL_UART_MspInit+0x1bc>)
 8001748:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800174a:	4a32      	ldr	r2, [pc, #200]	@ (8001814 <HAL_UART_MspInit+0x1bc>)
 800174c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001750:	6413      	str	r3, [r2, #64]	@ 0x40
 8001752:	4b30      	ldr	r3, [pc, #192]	@ (8001814 <HAL_UART_MspInit+0x1bc>)
 8001754:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001756:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800175a:	613b      	str	r3, [r7, #16]
 800175c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800175e:	2300      	movs	r3, #0
 8001760:	60fb      	str	r3, [r7, #12]
 8001762:	4b2c      	ldr	r3, [pc, #176]	@ (8001814 <HAL_UART_MspInit+0x1bc>)
 8001764:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001766:	4a2b      	ldr	r2, [pc, #172]	@ (8001814 <HAL_UART_MspInit+0x1bc>)
 8001768:	f043 0308 	orr.w	r3, r3, #8
 800176c:	6313      	str	r3, [r2, #48]	@ 0x30
 800176e:	4b29      	ldr	r3, [pc, #164]	@ (8001814 <HAL_UART_MspInit+0x1bc>)
 8001770:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001772:	f003 0308 	and.w	r3, r3, #8
 8001776:	60fb      	str	r3, [r7, #12]
 8001778:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800177a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800177e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001780:	2302      	movs	r3, #2
 8001782:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001784:	2300      	movs	r3, #0
 8001786:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001788:	2303      	movs	r3, #3
 800178a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800178c:	2307      	movs	r3, #7
 800178e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001790:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001794:	4619      	mov	r1, r3
 8001796:	4824      	ldr	r0, [pc, #144]	@ (8001828 <HAL_UART_MspInit+0x1d0>)
 8001798:	f000 ff62 	bl	8002660 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream1;
 800179c:	4b23      	ldr	r3, [pc, #140]	@ (800182c <HAL_UART_MspInit+0x1d4>)
 800179e:	4a24      	ldr	r2, [pc, #144]	@ (8001830 <HAL_UART_MspInit+0x1d8>)
 80017a0:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 80017a2:	4b22      	ldr	r3, [pc, #136]	@ (800182c <HAL_UART_MspInit+0x1d4>)
 80017a4:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80017a8:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80017aa:	4b20      	ldr	r3, [pc, #128]	@ (800182c <HAL_UART_MspInit+0x1d4>)
 80017ac:	2200      	movs	r2, #0
 80017ae:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80017b0:	4b1e      	ldr	r3, [pc, #120]	@ (800182c <HAL_UART_MspInit+0x1d4>)
 80017b2:	2200      	movs	r2, #0
 80017b4:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 80017b6:	4b1d      	ldr	r3, [pc, #116]	@ (800182c <HAL_UART_MspInit+0x1d4>)
 80017b8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80017bc:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80017be:	4b1b      	ldr	r3, [pc, #108]	@ (800182c <HAL_UART_MspInit+0x1d4>)
 80017c0:	2200      	movs	r2, #0
 80017c2:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80017c4:	4b19      	ldr	r3, [pc, #100]	@ (800182c <HAL_UART_MspInit+0x1d4>)
 80017c6:	2200      	movs	r2, #0
 80017c8:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 80017ca:	4b18      	ldr	r3, [pc, #96]	@ (800182c <HAL_UART_MspInit+0x1d4>)
 80017cc:	2200      	movs	r2, #0
 80017ce:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 80017d0:	4b16      	ldr	r3, [pc, #88]	@ (800182c <HAL_UART_MspInit+0x1d4>)
 80017d2:	2200      	movs	r2, #0
 80017d4:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80017d6:	4b15      	ldr	r3, [pc, #84]	@ (800182c <HAL_UART_MspInit+0x1d4>)
 80017d8:	2200      	movs	r2, #0
 80017da:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 80017dc:	4813      	ldr	r0, [pc, #76]	@ (800182c <HAL_UART_MspInit+0x1d4>)
 80017de:	f000 fb3d 	bl	8001e5c <HAL_DMA_Init>
 80017e2:	4603      	mov	r3, r0
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d001      	beq.n	80017ec <HAL_UART_MspInit+0x194>
      Error_Handler();
 80017e8:	f7ff fb89 	bl	8000efe <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	4a0f      	ldr	r2, [pc, #60]	@ (800182c <HAL_UART_MspInit+0x1d4>)
 80017f0:	63da      	str	r2, [r3, #60]	@ 0x3c
 80017f2:	4a0e      	ldr	r2, [pc, #56]	@ (800182c <HAL_UART_MspInit+0x1d4>)
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 15, 0);
 80017f8:	2200      	movs	r2, #0
 80017fa:	210f      	movs	r1, #15
 80017fc:	2027      	movs	r0, #39	@ 0x27
 80017fe:	f000 fb03 	bl	8001e08 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001802:	2027      	movs	r0, #39	@ 0x27
 8001804:	f000 fb1c 	bl	8001e40 <HAL_NVIC_EnableIRQ>
}
 8001808:	bf00      	nop
 800180a:	3738      	adds	r7, #56	@ 0x38
 800180c:	46bd      	mov	sp, r7
 800180e:	bd80      	pop	{r7, pc}
 8001810:	40011000 	.word	0x40011000
 8001814:	40023800 	.word	0x40023800
 8001818:	40020400 	.word	0x40020400
 800181c:	40004400 	.word	0x40004400
 8001820:	40020000 	.word	0x40020000
 8001824:	40004800 	.word	0x40004800
 8001828:	40020c00 	.word	0x40020c00
 800182c:	20000548 	.word	0x20000548
 8001830:	40026028 	.word	0x40026028

08001834 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	b08e      	sub	sp, #56	@ 0x38
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 800183c:	2300      	movs	r3, #0
 800183e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001840:	2300      	movs	r3, #0
 8001842:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 8001844:	2300      	movs	r3, #0
 8001846:	60fb      	str	r3, [r7, #12]
 8001848:	4b34      	ldr	r3, [pc, #208]	@ (800191c <HAL_InitTick+0xe8>)
 800184a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800184c:	4a33      	ldr	r2, [pc, #204]	@ (800191c <HAL_InitTick+0xe8>)
 800184e:	f043 0301 	orr.w	r3, r3, #1
 8001852:	6413      	str	r3, [r2, #64]	@ 0x40
 8001854:	4b31      	ldr	r3, [pc, #196]	@ (800191c <HAL_InitTick+0xe8>)
 8001856:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001858:	f003 0301 	and.w	r3, r3, #1
 800185c:	60fb      	str	r3, [r7, #12]
 800185e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001860:	f107 0210 	add.w	r2, r7, #16
 8001864:	f107 0314 	add.w	r3, r7, #20
 8001868:	4611      	mov	r1, r2
 800186a:	4618      	mov	r0, r3
 800186c:	f002 ffb2 	bl	80047d4 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001870:	6a3b      	ldr	r3, [r7, #32]
 8001872:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM2 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001874:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001876:	2b00      	cmp	r3, #0
 8001878:	d103      	bne.n	8001882 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800187a:	f002 ff83 	bl	8004784 <HAL_RCC_GetPCLK1Freq>
 800187e:	6378      	str	r0, [r7, #52]	@ 0x34
 8001880:	e004      	b.n	800188c <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001882:	f002 ff7f 	bl	8004784 <HAL_RCC_GetPCLK1Freq>
 8001886:	4603      	mov	r3, r0
 8001888:	005b      	lsls	r3, r3, #1
 800188a:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800188c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800188e:	4a24      	ldr	r2, [pc, #144]	@ (8001920 <HAL_InitTick+0xec>)
 8001890:	fba2 2303 	umull	r2, r3, r2, r3
 8001894:	0c9b      	lsrs	r3, r3, #18
 8001896:	3b01      	subs	r3, #1
 8001898:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 800189a:	4b22      	ldr	r3, [pc, #136]	@ (8001924 <HAL_InitTick+0xf0>)
 800189c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80018a0:	601a      	str	r2, [r3, #0]
   * Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 80018a2:	4b20      	ldr	r3, [pc, #128]	@ (8001924 <HAL_InitTick+0xf0>)
 80018a4:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80018a8:	60da      	str	r2, [r3, #12]
  htim2.Init.Prescaler = uwPrescalerValue;
 80018aa:	4a1e      	ldr	r2, [pc, #120]	@ (8001924 <HAL_InitTick+0xf0>)
 80018ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80018ae:	6053      	str	r3, [r2, #4]
  htim2.Init.ClockDivision = 0;
 80018b0:	4b1c      	ldr	r3, [pc, #112]	@ (8001924 <HAL_InitTick+0xf0>)
 80018b2:	2200      	movs	r2, #0
 80018b4:	611a      	str	r2, [r3, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018b6:	4b1b      	ldr	r3, [pc, #108]	@ (8001924 <HAL_InitTick+0xf0>)
 80018b8:	2200      	movs	r2, #0
 80018ba:	609a      	str	r2, [r3, #8]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018bc:	4b19      	ldr	r3, [pc, #100]	@ (8001924 <HAL_InitTick+0xf0>)
 80018be:	2200      	movs	r2, #0
 80018c0:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim2);
 80018c2:	4818      	ldr	r0, [pc, #96]	@ (8001924 <HAL_InitTick+0xf0>)
 80018c4:	f004 f858 	bl	8005978 <HAL_TIM_Base_Init>
 80018c8:	4603      	mov	r3, r0
 80018ca:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 80018ce:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d11b      	bne.n	800190e <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim2);
 80018d6:	4813      	ldr	r0, [pc, #76]	@ (8001924 <HAL_InitTick+0xf0>)
 80018d8:	f004 f89e 	bl	8005a18 <HAL_TIM_Base_Start_IT>
 80018dc:	4603      	mov	r3, r0
 80018de:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 80018e2:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d111      	bne.n	800190e <HAL_InitTick+0xda>
    {
    /* Enable the TIM2 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80018ea:	201c      	movs	r0, #28
 80018ec:	f000 faa8 	bl	8001e40 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	2b0f      	cmp	r3, #15
 80018f4:	d808      	bhi.n	8001908 <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority, 0U);
 80018f6:	2200      	movs	r2, #0
 80018f8:	6879      	ldr	r1, [r7, #4]
 80018fa:	201c      	movs	r0, #28
 80018fc:	f000 fa84 	bl	8001e08 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001900:	4a09      	ldr	r2, [pc, #36]	@ (8001928 <HAL_InitTick+0xf4>)
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	6013      	str	r3, [r2, #0]
 8001906:	e002      	b.n	800190e <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 8001908:	2301      	movs	r3, #1
 800190a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 800190e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001912:	4618      	mov	r0, r3
 8001914:	3738      	adds	r7, #56	@ 0x38
 8001916:	46bd      	mov	sp, r7
 8001918:	bd80      	pop	{r7, pc}
 800191a:	bf00      	nop
 800191c:	40023800 	.word	0x40023800
 8001920:	431bde83 	.word	0x431bde83
 8001924:	200007b8 	.word	0x200007b8
 8001928:	20000008 	.word	0x20000008

0800192c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800192c:	b480      	push	{r7}
 800192e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001930:	bf00      	nop
 8001932:	e7fd      	b.n	8001930 <NMI_Handler+0x4>

08001934 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001934:	b480      	push	{r7}
 8001936:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001938:	bf00      	nop
 800193a:	e7fd      	b.n	8001938 <HardFault_Handler+0x4>

0800193c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800193c:	b480      	push	{r7}
 800193e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001940:	bf00      	nop
 8001942:	e7fd      	b.n	8001940 <MemManage_Handler+0x4>

08001944 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001944:	b480      	push	{r7}
 8001946:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001948:	bf00      	nop
 800194a:	e7fd      	b.n	8001948 <BusFault_Handler+0x4>

0800194c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800194c:	b480      	push	{r7}
 800194e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001950:	bf00      	nop
 8001952:	e7fd      	b.n	8001950 <UsageFault_Handler+0x4>

08001954 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001954:	b480      	push	{r7}
 8001956:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001958:	bf00      	nop
 800195a:	46bd      	mov	sp, r7
 800195c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001960:	4770      	bx	lr
	...

08001964 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8001968:	4802      	ldr	r0, [pc, #8]	@ (8001974 <DMA1_Stream1_IRQHandler+0x10>)
 800196a:	f000 fc0f 	bl	800218c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 800196e:	bf00      	nop
 8001970:	bd80      	pop	{r7, pc}
 8001972:	bf00      	nop
 8001974:	20000548 	.word	0x20000548

08001978 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2s3_ext_rx);
 800197c:	4802      	ldr	r0, [pc, #8]	@ (8001988 <DMA1_Stream2_IRQHandler+0x10>)
 800197e:	f000 fc05 	bl	800218c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 8001982:	bf00      	nop
 8001984:	bd80      	pop	{r7, pc}
 8001986:	bf00      	nop
 8001988:	200002f8 	.word	0x200002f8

0800198c <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 8001990:	4802      	ldr	r0, [pc, #8]	@ (800199c <DMA1_Stream5_IRQHandler+0x10>)
 8001992:	f000 fbfb 	bl	800218c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8001996:	bf00      	nop
 8001998:	bd80      	pop	{r7, pc}
 800199a:	bf00      	nop
 800199c:	20000298 	.word	0x20000298

080019a0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80019a4:	4802      	ldr	r0, [pc, #8]	@ (80019b0 <TIM2_IRQHandler+0x10>)
 80019a6:	f004 f9c9 	bl	8005d3c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80019aa:	bf00      	nop
 80019ac:	bd80      	pop	{r7, pc}
 80019ae:	bf00      	nop
 80019b0:	200007b8 	.word	0x200007b8

080019b4 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80019b8:	4802      	ldr	r0, [pc, #8]	@ (80019c4 <USART3_IRQHandler+0x10>)
 80019ba:	f005 f9dd 	bl	8006d78 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80019be:	bf00      	nop
 80019c0:	bd80      	pop	{r7, pc}
 80019c2:	bf00      	nop
 80019c4:	20000500 	.word	0x20000500

080019c8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80019c8:	b480      	push	{r7}
 80019ca:	af00      	add	r7, sp, #0
  return 1;
 80019cc:	2301      	movs	r3, #1
}
 80019ce:	4618      	mov	r0, r3
 80019d0:	46bd      	mov	sp, r7
 80019d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d6:	4770      	bx	lr

080019d8 <_kill>:

int _kill(int pid, int sig)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	b082      	sub	sp, #8
 80019dc:	af00      	add	r7, sp, #0
 80019de:	6078      	str	r0, [r7, #4]
 80019e0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80019e2:	f00d fa2d 	bl	800ee40 <__errno>
 80019e6:	4603      	mov	r3, r0
 80019e8:	2216      	movs	r2, #22
 80019ea:	601a      	str	r2, [r3, #0]
  return -1;
 80019ec:	f04f 33ff 	mov.w	r3, #4294967295
}
 80019f0:	4618      	mov	r0, r3
 80019f2:	3708      	adds	r7, #8
 80019f4:	46bd      	mov	sp, r7
 80019f6:	bd80      	pop	{r7, pc}

080019f8 <_exit>:

void _exit (int status)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b082      	sub	sp, #8
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001a00:	f04f 31ff 	mov.w	r1, #4294967295
 8001a04:	6878      	ldr	r0, [r7, #4]
 8001a06:	f7ff ffe7 	bl	80019d8 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001a0a:	bf00      	nop
 8001a0c:	e7fd      	b.n	8001a0a <_exit+0x12>

08001a0e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001a0e:	b580      	push	{r7, lr}
 8001a10:	b086      	sub	sp, #24
 8001a12:	af00      	add	r7, sp, #0
 8001a14:	60f8      	str	r0, [r7, #12]
 8001a16:	60b9      	str	r1, [r7, #8]
 8001a18:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	617b      	str	r3, [r7, #20]
 8001a1e:	e00a      	b.n	8001a36 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001a20:	f3af 8000 	nop.w
 8001a24:	4601      	mov	r1, r0
 8001a26:	68bb      	ldr	r3, [r7, #8]
 8001a28:	1c5a      	adds	r2, r3, #1
 8001a2a:	60ba      	str	r2, [r7, #8]
 8001a2c:	b2ca      	uxtb	r2, r1
 8001a2e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a30:	697b      	ldr	r3, [r7, #20]
 8001a32:	3301      	adds	r3, #1
 8001a34:	617b      	str	r3, [r7, #20]
 8001a36:	697a      	ldr	r2, [r7, #20]
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	429a      	cmp	r2, r3
 8001a3c:	dbf0      	blt.n	8001a20 <_read+0x12>
  }

  return len;
 8001a3e:	687b      	ldr	r3, [r7, #4]
}
 8001a40:	4618      	mov	r0, r3
 8001a42:	3718      	adds	r7, #24
 8001a44:	46bd      	mov	sp, r7
 8001a46:	bd80      	pop	{r7, pc}

08001a48 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b086      	sub	sp, #24
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	60f8      	str	r0, [r7, #12]
 8001a50:	60b9      	str	r1, [r7, #8]
 8001a52:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a54:	2300      	movs	r3, #0
 8001a56:	617b      	str	r3, [r7, #20]
 8001a58:	e009      	b.n	8001a6e <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001a5a:	68bb      	ldr	r3, [r7, #8]
 8001a5c:	1c5a      	adds	r2, r3, #1
 8001a5e:	60ba      	str	r2, [r7, #8]
 8001a60:	781b      	ldrb	r3, [r3, #0]
 8001a62:	4618      	mov	r0, r3
 8001a64:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a68:	697b      	ldr	r3, [r7, #20]
 8001a6a:	3301      	adds	r3, #1
 8001a6c:	617b      	str	r3, [r7, #20]
 8001a6e:	697a      	ldr	r2, [r7, #20]
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	429a      	cmp	r2, r3
 8001a74:	dbf1      	blt.n	8001a5a <_write+0x12>
  }
  return len;
 8001a76:	687b      	ldr	r3, [r7, #4]
}
 8001a78:	4618      	mov	r0, r3
 8001a7a:	3718      	adds	r7, #24
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	bd80      	pop	{r7, pc}

08001a80 <_close>:

int _close(int file)
{
 8001a80:	b480      	push	{r7}
 8001a82:	b083      	sub	sp, #12
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001a88:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	370c      	adds	r7, #12
 8001a90:	46bd      	mov	sp, r7
 8001a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a96:	4770      	bx	lr

08001a98 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001a98:	b480      	push	{r7}
 8001a9a:	b083      	sub	sp, #12
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	6078      	str	r0, [r7, #4]
 8001aa0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001aa2:	683b      	ldr	r3, [r7, #0]
 8001aa4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001aa8:	605a      	str	r2, [r3, #4]
  return 0;
 8001aaa:	2300      	movs	r3, #0
}
 8001aac:	4618      	mov	r0, r3
 8001aae:	370c      	adds	r7, #12
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab6:	4770      	bx	lr

08001ab8 <_isatty>:

int _isatty(int file)
{
 8001ab8:	b480      	push	{r7}
 8001aba:	b083      	sub	sp, #12
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001ac0:	2301      	movs	r3, #1
}
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	370c      	adds	r7, #12
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001acc:	4770      	bx	lr

08001ace <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001ace:	b480      	push	{r7}
 8001ad0:	b085      	sub	sp, #20
 8001ad2:	af00      	add	r7, sp, #0
 8001ad4:	60f8      	str	r0, [r7, #12]
 8001ad6:	60b9      	str	r1, [r7, #8]
 8001ad8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001ada:	2300      	movs	r3, #0
}
 8001adc:	4618      	mov	r0, r3
 8001ade:	3714      	adds	r7, #20
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae6:	4770      	bx	lr

08001ae8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	b086      	sub	sp, #24
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001af0:	4a14      	ldr	r2, [pc, #80]	@ (8001b44 <_sbrk+0x5c>)
 8001af2:	4b15      	ldr	r3, [pc, #84]	@ (8001b48 <_sbrk+0x60>)
 8001af4:	1ad3      	subs	r3, r2, r3
 8001af6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001af8:	697b      	ldr	r3, [r7, #20]
 8001afa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001afc:	4b13      	ldr	r3, [pc, #76]	@ (8001b4c <_sbrk+0x64>)
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d102      	bne.n	8001b0a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b04:	4b11      	ldr	r3, [pc, #68]	@ (8001b4c <_sbrk+0x64>)
 8001b06:	4a12      	ldr	r2, [pc, #72]	@ (8001b50 <_sbrk+0x68>)
 8001b08:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b0a:	4b10      	ldr	r3, [pc, #64]	@ (8001b4c <_sbrk+0x64>)
 8001b0c:	681a      	ldr	r2, [r3, #0]
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	4413      	add	r3, r2
 8001b12:	693a      	ldr	r2, [r7, #16]
 8001b14:	429a      	cmp	r2, r3
 8001b16:	d207      	bcs.n	8001b28 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b18:	f00d f992 	bl	800ee40 <__errno>
 8001b1c:	4603      	mov	r3, r0
 8001b1e:	220c      	movs	r2, #12
 8001b20:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b22:	f04f 33ff 	mov.w	r3, #4294967295
 8001b26:	e009      	b.n	8001b3c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b28:	4b08      	ldr	r3, [pc, #32]	@ (8001b4c <_sbrk+0x64>)
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b2e:	4b07      	ldr	r3, [pc, #28]	@ (8001b4c <_sbrk+0x64>)
 8001b30:	681a      	ldr	r2, [r3, #0]
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	4413      	add	r3, r2
 8001b36:	4a05      	ldr	r2, [pc, #20]	@ (8001b4c <_sbrk+0x64>)
 8001b38:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b3a:	68fb      	ldr	r3, [r7, #12]
}
 8001b3c:	4618      	mov	r0, r3
 8001b3e:	3718      	adds	r7, #24
 8001b40:	46bd      	mov	sp, r7
 8001b42:	bd80      	pop	{r7, pc}
 8001b44:	20020000 	.word	0x20020000
 8001b48:	00000400 	.word	0x00000400
 8001b4c:	20000800 	.word	0x20000800
 8001b50:	20014268 	.word	0x20014268

08001b54 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001b54:	b480      	push	{r7}
 8001b56:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001b58:	4b06      	ldr	r3, [pc, #24]	@ (8001b74 <SystemInit+0x20>)
 8001b5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001b5e:	4a05      	ldr	r2, [pc, #20]	@ (8001b74 <SystemInit+0x20>)
 8001b60:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001b64:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b68:	bf00      	nop
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b70:	4770      	bx	lr
 8001b72:	bf00      	nop
 8001b74:	e000ed00 	.word	0xe000ed00

08001b78 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001b78:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001bb0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001b7c:	f7ff ffea 	bl	8001b54 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001b80:	480c      	ldr	r0, [pc, #48]	@ (8001bb4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001b82:	490d      	ldr	r1, [pc, #52]	@ (8001bb8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001b84:	4a0d      	ldr	r2, [pc, #52]	@ (8001bbc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001b86:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b88:	e002      	b.n	8001b90 <LoopCopyDataInit>

08001b8a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b8a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b8c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b8e:	3304      	adds	r3, #4

08001b90 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b90:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b92:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b94:	d3f9      	bcc.n	8001b8a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b96:	4a0a      	ldr	r2, [pc, #40]	@ (8001bc0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001b98:	4c0a      	ldr	r4, [pc, #40]	@ (8001bc4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001b9a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b9c:	e001      	b.n	8001ba2 <LoopFillZerobss>

08001b9e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b9e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ba0:	3204      	adds	r2, #4

08001ba2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ba2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ba4:	d3fb      	bcc.n	8001b9e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001ba6:	f00d f951 	bl	800ee4c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001baa:	f7fe fd0f 	bl	80005cc <main>
  bx  lr    
 8001bae:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001bb0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001bb4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001bb8:	2000018c 	.word	0x2000018c
  ldr r2, =_sidata
 8001bbc:	08011478 	.word	0x08011478
  ldr r2, =_sbss
 8001bc0:	2000018c 	.word	0x2000018c
  ldr r4, =_ebss
 8001bc4:	20014264 	.word	0x20014264

08001bc8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001bc8:	e7fe      	b.n	8001bc8 <ADC_IRQHandler>
	...

08001bcc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001bd0:	4b0e      	ldr	r3, [pc, #56]	@ (8001c0c <HAL_Init+0x40>)
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	4a0d      	ldr	r2, [pc, #52]	@ (8001c0c <HAL_Init+0x40>)
 8001bd6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001bda:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001bdc:	4b0b      	ldr	r3, [pc, #44]	@ (8001c0c <HAL_Init+0x40>)
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	4a0a      	ldr	r2, [pc, #40]	@ (8001c0c <HAL_Init+0x40>)
 8001be2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001be6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001be8:	4b08      	ldr	r3, [pc, #32]	@ (8001c0c <HAL_Init+0x40>)
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	4a07      	ldr	r2, [pc, #28]	@ (8001c0c <HAL_Init+0x40>)
 8001bee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001bf2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001bf4:	2003      	movs	r0, #3
 8001bf6:	f000 f8fc 	bl	8001df2 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001bfa:	200f      	movs	r0, #15
 8001bfc:	f7ff fe1a 	bl	8001834 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001c00:	f7ff fa44 	bl	800108c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c04:	2300      	movs	r3, #0
}
 8001c06:	4618      	mov	r0, r3
 8001c08:	bd80      	pop	{r7, pc}
 8001c0a:	bf00      	nop
 8001c0c:	40023c00 	.word	0x40023c00

08001c10 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c10:	b480      	push	{r7}
 8001c12:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c14:	4b06      	ldr	r3, [pc, #24]	@ (8001c30 <HAL_IncTick+0x20>)
 8001c16:	781b      	ldrb	r3, [r3, #0]
 8001c18:	461a      	mov	r2, r3
 8001c1a:	4b06      	ldr	r3, [pc, #24]	@ (8001c34 <HAL_IncTick+0x24>)
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	4413      	add	r3, r2
 8001c20:	4a04      	ldr	r2, [pc, #16]	@ (8001c34 <HAL_IncTick+0x24>)
 8001c22:	6013      	str	r3, [r2, #0]
}
 8001c24:	bf00      	nop
 8001c26:	46bd      	mov	sp, r7
 8001c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c2c:	4770      	bx	lr
 8001c2e:	bf00      	nop
 8001c30:	2000000c 	.word	0x2000000c
 8001c34:	20000804 	.word	0x20000804

08001c38 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c38:	b480      	push	{r7}
 8001c3a:	af00      	add	r7, sp, #0
  return uwTick;
 8001c3c:	4b03      	ldr	r3, [pc, #12]	@ (8001c4c <HAL_GetTick+0x14>)
 8001c3e:	681b      	ldr	r3, [r3, #0]
}
 8001c40:	4618      	mov	r0, r3
 8001c42:	46bd      	mov	sp, r7
 8001c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c48:	4770      	bx	lr
 8001c4a:	bf00      	nop
 8001c4c:	20000804 	.word	0x20000804

08001c50 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b084      	sub	sp, #16
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001c58:	f7ff ffee 	bl	8001c38 <HAL_GetTick>
 8001c5c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c68:	d005      	beq.n	8001c76 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001c6a:	4b0a      	ldr	r3, [pc, #40]	@ (8001c94 <HAL_Delay+0x44>)
 8001c6c:	781b      	ldrb	r3, [r3, #0]
 8001c6e:	461a      	mov	r2, r3
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	4413      	add	r3, r2
 8001c74:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001c76:	bf00      	nop
 8001c78:	f7ff ffde 	bl	8001c38 <HAL_GetTick>
 8001c7c:	4602      	mov	r2, r0
 8001c7e:	68bb      	ldr	r3, [r7, #8]
 8001c80:	1ad3      	subs	r3, r2, r3
 8001c82:	68fa      	ldr	r2, [r7, #12]
 8001c84:	429a      	cmp	r2, r3
 8001c86:	d8f7      	bhi.n	8001c78 <HAL_Delay+0x28>
  {
  }
}
 8001c88:	bf00      	nop
 8001c8a:	bf00      	nop
 8001c8c:	3710      	adds	r7, #16
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	bd80      	pop	{r7, pc}
 8001c92:	bf00      	nop
 8001c94:	2000000c 	.word	0x2000000c

08001c98 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c98:	b480      	push	{r7}
 8001c9a:	b085      	sub	sp, #20
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	f003 0307 	and.w	r3, r3, #7
 8001ca6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ca8:	4b0c      	ldr	r3, [pc, #48]	@ (8001cdc <__NVIC_SetPriorityGrouping+0x44>)
 8001caa:	68db      	ldr	r3, [r3, #12]
 8001cac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001cae:	68ba      	ldr	r2, [r7, #8]
 8001cb0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001cb4:	4013      	ands	r3, r2
 8001cb6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001cbc:	68bb      	ldr	r3, [r7, #8]
 8001cbe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001cc0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001cc4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001cc8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001cca:	4a04      	ldr	r2, [pc, #16]	@ (8001cdc <__NVIC_SetPriorityGrouping+0x44>)
 8001ccc:	68bb      	ldr	r3, [r7, #8]
 8001cce:	60d3      	str	r3, [r2, #12]
}
 8001cd0:	bf00      	nop
 8001cd2:	3714      	adds	r7, #20
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cda:	4770      	bx	lr
 8001cdc:	e000ed00 	.word	0xe000ed00

08001ce0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ce0:	b480      	push	{r7}
 8001ce2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ce4:	4b04      	ldr	r3, [pc, #16]	@ (8001cf8 <__NVIC_GetPriorityGrouping+0x18>)
 8001ce6:	68db      	ldr	r3, [r3, #12]
 8001ce8:	0a1b      	lsrs	r3, r3, #8
 8001cea:	f003 0307 	and.w	r3, r3, #7
}
 8001cee:	4618      	mov	r0, r3
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf6:	4770      	bx	lr
 8001cf8:	e000ed00 	.word	0xe000ed00

08001cfc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001cfc:	b480      	push	{r7}
 8001cfe:	b083      	sub	sp, #12
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	4603      	mov	r3, r0
 8001d04:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	db0b      	blt.n	8001d26 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d0e:	79fb      	ldrb	r3, [r7, #7]
 8001d10:	f003 021f 	and.w	r2, r3, #31
 8001d14:	4907      	ldr	r1, [pc, #28]	@ (8001d34 <__NVIC_EnableIRQ+0x38>)
 8001d16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d1a:	095b      	lsrs	r3, r3, #5
 8001d1c:	2001      	movs	r0, #1
 8001d1e:	fa00 f202 	lsl.w	r2, r0, r2
 8001d22:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001d26:	bf00      	nop
 8001d28:	370c      	adds	r7, #12
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d30:	4770      	bx	lr
 8001d32:	bf00      	nop
 8001d34:	e000e100 	.word	0xe000e100

08001d38 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d38:	b480      	push	{r7}
 8001d3a:	b083      	sub	sp, #12
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	4603      	mov	r3, r0
 8001d40:	6039      	str	r1, [r7, #0]
 8001d42:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	db0a      	blt.n	8001d62 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d4c:	683b      	ldr	r3, [r7, #0]
 8001d4e:	b2da      	uxtb	r2, r3
 8001d50:	490c      	ldr	r1, [pc, #48]	@ (8001d84 <__NVIC_SetPriority+0x4c>)
 8001d52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d56:	0112      	lsls	r2, r2, #4
 8001d58:	b2d2      	uxtb	r2, r2
 8001d5a:	440b      	add	r3, r1
 8001d5c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001d60:	e00a      	b.n	8001d78 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d62:	683b      	ldr	r3, [r7, #0]
 8001d64:	b2da      	uxtb	r2, r3
 8001d66:	4908      	ldr	r1, [pc, #32]	@ (8001d88 <__NVIC_SetPriority+0x50>)
 8001d68:	79fb      	ldrb	r3, [r7, #7]
 8001d6a:	f003 030f 	and.w	r3, r3, #15
 8001d6e:	3b04      	subs	r3, #4
 8001d70:	0112      	lsls	r2, r2, #4
 8001d72:	b2d2      	uxtb	r2, r2
 8001d74:	440b      	add	r3, r1
 8001d76:	761a      	strb	r2, [r3, #24]
}
 8001d78:	bf00      	nop
 8001d7a:	370c      	adds	r7, #12
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d82:	4770      	bx	lr
 8001d84:	e000e100 	.word	0xe000e100
 8001d88:	e000ed00 	.word	0xe000ed00

08001d8c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d8c:	b480      	push	{r7}
 8001d8e:	b089      	sub	sp, #36	@ 0x24
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	60f8      	str	r0, [r7, #12]
 8001d94:	60b9      	str	r1, [r7, #8]
 8001d96:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	f003 0307 	and.w	r3, r3, #7
 8001d9e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001da0:	69fb      	ldr	r3, [r7, #28]
 8001da2:	f1c3 0307 	rsb	r3, r3, #7
 8001da6:	2b04      	cmp	r3, #4
 8001da8:	bf28      	it	cs
 8001daa:	2304      	movcs	r3, #4
 8001dac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001dae:	69fb      	ldr	r3, [r7, #28]
 8001db0:	3304      	adds	r3, #4
 8001db2:	2b06      	cmp	r3, #6
 8001db4:	d902      	bls.n	8001dbc <NVIC_EncodePriority+0x30>
 8001db6:	69fb      	ldr	r3, [r7, #28]
 8001db8:	3b03      	subs	r3, #3
 8001dba:	e000      	b.n	8001dbe <NVIC_EncodePriority+0x32>
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001dc0:	f04f 32ff 	mov.w	r2, #4294967295
 8001dc4:	69bb      	ldr	r3, [r7, #24]
 8001dc6:	fa02 f303 	lsl.w	r3, r2, r3
 8001dca:	43da      	mvns	r2, r3
 8001dcc:	68bb      	ldr	r3, [r7, #8]
 8001dce:	401a      	ands	r2, r3
 8001dd0:	697b      	ldr	r3, [r7, #20]
 8001dd2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001dd4:	f04f 31ff 	mov.w	r1, #4294967295
 8001dd8:	697b      	ldr	r3, [r7, #20]
 8001dda:	fa01 f303 	lsl.w	r3, r1, r3
 8001dde:	43d9      	mvns	r1, r3
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001de4:	4313      	orrs	r3, r2
         );
}
 8001de6:	4618      	mov	r0, r3
 8001de8:	3724      	adds	r7, #36	@ 0x24
 8001dea:	46bd      	mov	sp, r7
 8001dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df0:	4770      	bx	lr

08001df2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001df2:	b580      	push	{r7, lr}
 8001df4:	b082      	sub	sp, #8
 8001df6:	af00      	add	r7, sp, #0
 8001df8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001dfa:	6878      	ldr	r0, [r7, #4]
 8001dfc:	f7ff ff4c 	bl	8001c98 <__NVIC_SetPriorityGrouping>
}
 8001e00:	bf00      	nop
 8001e02:	3708      	adds	r7, #8
 8001e04:	46bd      	mov	sp, r7
 8001e06:	bd80      	pop	{r7, pc}

08001e08 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	b086      	sub	sp, #24
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	4603      	mov	r3, r0
 8001e10:	60b9      	str	r1, [r7, #8]
 8001e12:	607a      	str	r2, [r7, #4]
 8001e14:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001e16:	2300      	movs	r3, #0
 8001e18:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001e1a:	f7ff ff61 	bl	8001ce0 <__NVIC_GetPriorityGrouping>
 8001e1e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e20:	687a      	ldr	r2, [r7, #4]
 8001e22:	68b9      	ldr	r1, [r7, #8]
 8001e24:	6978      	ldr	r0, [r7, #20]
 8001e26:	f7ff ffb1 	bl	8001d8c <NVIC_EncodePriority>
 8001e2a:	4602      	mov	r2, r0
 8001e2c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e30:	4611      	mov	r1, r2
 8001e32:	4618      	mov	r0, r3
 8001e34:	f7ff ff80 	bl	8001d38 <__NVIC_SetPriority>
}
 8001e38:	bf00      	nop
 8001e3a:	3718      	adds	r7, #24
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	bd80      	pop	{r7, pc}

08001e40 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b082      	sub	sp, #8
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	4603      	mov	r3, r0
 8001e48:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001e4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e4e:	4618      	mov	r0, r3
 8001e50:	f7ff ff54 	bl	8001cfc <__NVIC_EnableIRQ>
}
 8001e54:	bf00      	nop
 8001e56:	3708      	adds	r7, #8
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	bd80      	pop	{r7, pc}

08001e5c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b086      	sub	sp, #24
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001e64:	2300      	movs	r3, #0
 8001e66:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001e68:	f7ff fee6 	bl	8001c38 <HAL_GetTick>
 8001e6c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d101      	bne.n	8001e78 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001e74:	2301      	movs	r3, #1
 8001e76:	e099      	b.n	8001fac <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	2202      	movs	r2, #2
 8001e7c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	2200      	movs	r2, #0
 8001e84:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	681a      	ldr	r2, [r3, #0]
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	f022 0201 	bic.w	r2, r2, #1
 8001e96:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001e98:	e00f      	b.n	8001eba <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001e9a:	f7ff fecd 	bl	8001c38 <HAL_GetTick>
 8001e9e:	4602      	mov	r2, r0
 8001ea0:	693b      	ldr	r3, [r7, #16]
 8001ea2:	1ad3      	subs	r3, r2, r3
 8001ea4:	2b05      	cmp	r3, #5
 8001ea6:	d908      	bls.n	8001eba <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	2220      	movs	r2, #32
 8001eac:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	2203      	movs	r2, #3
 8001eb2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8001eb6:	2303      	movs	r3, #3
 8001eb8:	e078      	b.n	8001fac <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	f003 0301 	and.w	r3, r3, #1
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d1e8      	bne.n	8001e9a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001ed0:	697a      	ldr	r2, [r7, #20]
 8001ed2:	4b38      	ldr	r3, [pc, #224]	@ (8001fb4 <HAL_DMA_Init+0x158>)
 8001ed4:	4013      	ands	r3, r2
 8001ed6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	685a      	ldr	r2, [r3, #4]
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	689b      	ldr	r3, [r3, #8]
 8001ee0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001ee6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	691b      	ldr	r3, [r3, #16]
 8001eec:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001ef2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	699b      	ldr	r3, [r3, #24]
 8001ef8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001efe:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	6a1b      	ldr	r3, [r3, #32]
 8001f04:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001f06:	697a      	ldr	r2, [r7, #20]
 8001f08:	4313      	orrs	r3, r2
 8001f0a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f10:	2b04      	cmp	r3, #4
 8001f12:	d107      	bne.n	8001f24 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f1c:	4313      	orrs	r3, r2
 8001f1e:	697a      	ldr	r2, [r7, #20]
 8001f20:	4313      	orrs	r3, r2
 8001f22:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	697a      	ldr	r2, [r7, #20]
 8001f2a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	695b      	ldr	r3, [r3, #20]
 8001f32:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001f34:	697b      	ldr	r3, [r7, #20]
 8001f36:	f023 0307 	bic.w	r3, r3, #7
 8001f3a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f40:	697a      	ldr	r2, [r7, #20]
 8001f42:	4313      	orrs	r3, r2
 8001f44:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f4a:	2b04      	cmp	r3, #4
 8001f4c:	d117      	bne.n	8001f7e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f52:	697a      	ldr	r2, [r7, #20]
 8001f54:	4313      	orrs	r3, r2
 8001f56:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d00e      	beq.n	8001f7e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001f60:	6878      	ldr	r0, [r7, #4]
 8001f62:	f000 fb01 	bl	8002568 <DMA_CheckFifoParam>
 8001f66:	4603      	mov	r3, r0
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d008      	beq.n	8001f7e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	2240      	movs	r2, #64	@ 0x40
 8001f70:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	2201      	movs	r2, #1
 8001f76:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8001f7a:	2301      	movs	r3, #1
 8001f7c:	e016      	b.n	8001fac <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	697a      	ldr	r2, [r7, #20]
 8001f84:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001f86:	6878      	ldr	r0, [r7, #4]
 8001f88:	f000 fab8 	bl	80024fc <DMA_CalcBaseAndBitshift>
 8001f8c:	4603      	mov	r3, r0
 8001f8e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f94:	223f      	movs	r2, #63	@ 0x3f
 8001f96:	409a      	lsls	r2, r3
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	2201      	movs	r2, #1
 8001fa6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8001faa:	2300      	movs	r3, #0
}
 8001fac:	4618      	mov	r0, r3
 8001fae:	3718      	adds	r7, #24
 8001fb0:	46bd      	mov	sp, r7
 8001fb2:	bd80      	pop	{r7, pc}
 8001fb4:	f010803f 	.word	0xf010803f

08001fb8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	b086      	sub	sp, #24
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	60f8      	str	r0, [r7, #12]
 8001fc0:	60b9      	str	r1, [r7, #8]
 8001fc2:	607a      	str	r2, [r7, #4]
 8001fc4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fce:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8001fd6:	2b01      	cmp	r3, #1
 8001fd8:	d101      	bne.n	8001fde <HAL_DMA_Start_IT+0x26>
 8001fda:	2302      	movs	r3, #2
 8001fdc:	e040      	b.n	8002060 <HAL_DMA_Start_IT+0xa8>
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	2201      	movs	r2, #1
 8001fe2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001fec:	b2db      	uxtb	r3, r3
 8001fee:	2b01      	cmp	r3, #1
 8001ff0:	d12f      	bne.n	8002052 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	2202      	movs	r2, #2
 8001ff6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002000:	683b      	ldr	r3, [r7, #0]
 8002002:	687a      	ldr	r2, [r7, #4]
 8002004:	68b9      	ldr	r1, [r7, #8]
 8002006:	68f8      	ldr	r0, [r7, #12]
 8002008:	f000 fa4a 	bl	80024a0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002010:	223f      	movs	r2, #63	@ 0x3f
 8002012:	409a      	lsls	r2, r3
 8002014:	693b      	ldr	r3, [r7, #16]
 8002016:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	681a      	ldr	r2, [r3, #0]
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	f042 0216 	orr.w	r2, r2, #22
 8002026:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800202c:	2b00      	cmp	r3, #0
 800202e:	d007      	beq.n	8002040 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	681a      	ldr	r2, [r3, #0]
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	f042 0208 	orr.w	r2, r2, #8
 800203e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	681a      	ldr	r2, [r3, #0]
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	f042 0201 	orr.w	r2, r2, #1
 800204e:	601a      	str	r2, [r3, #0]
 8002050:	e005      	b.n	800205e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	2200      	movs	r2, #0
 8002056:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800205a:	2302      	movs	r3, #2
 800205c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800205e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002060:	4618      	mov	r0, r3
 8002062:	3718      	adds	r7, #24
 8002064:	46bd      	mov	sp, r7
 8002066:	bd80      	pop	{r7, pc}

08002068 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	b084      	sub	sp, #16
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002074:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002076:	f7ff fddf 	bl	8001c38 <HAL_GetTick>
 800207a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002082:	b2db      	uxtb	r3, r3
 8002084:	2b02      	cmp	r3, #2
 8002086:	d008      	beq.n	800209a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	2280      	movs	r2, #128	@ 0x80
 800208c:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	2200      	movs	r2, #0
 8002092:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002096:	2301      	movs	r3, #1
 8002098:	e052      	b.n	8002140 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	681a      	ldr	r2, [r3, #0]
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	f022 0216 	bic.w	r2, r2, #22
 80020a8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	695a      	ldr	r2, [r3, #20]
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80020b8:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d103      	bne.n	80020ca <HAL_DMA_Abort+0x62>
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d007      	beq.n	80020da <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	681a      	ldr	r2, [r3, #0]
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	f022 0208 	bic.w	r2, r2, #8
 80020d8:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	681a      	ldr	r2, [r3, #0]
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	f022 0201 	bic.w	r2, r2, #1
 80020e8:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80020ea:	e013      	b.n	8002114 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80020ec:	f7ff fda4 	bl	8001c38 <HAL_GetTick>
 80020f0:	4602      	mov	r2, r0
 80020f2:	68bb      	ldr	r3, [r7, #8]
 80020f4:	1ad3      	subs	r3, r2, r3
 80020f6:	2b05      	cmp	r3, #5
 80020f8:	d90c      	bls.n	8002114 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	2220      	movs	r2, #32
 80020fe:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	2203      	movs	r2, #3
 8002104:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	2200      	movs	r2, #0
 800210c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002110:	2303      	movs	r3, #3
 8002112:	e015      	b.n	8002140 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	f003 0301 	and.w	r3, r3, #1
 800211e:	2b00      	cmp	r3, #0
 8002120:	d1e4      	bne.n	80020ec <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002126:	223f      	movs	r2, #63	@ 0x3f
 8002128:	409a      	lsls	r2, r3
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	2201      	movs	r2, #1
 8002132:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	2200      	movs	r2, #0
 800213a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800213e:	2300      	movs	r3, #0
}
 8002140:	4618      	mov	r0, r3
 8002142:	3710      	adds	r7, #16
 8002144:	46bd      	mov	sp, r7
 8002146:	bd80      	pop	{r7, pc}

08002148 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002148:	b480      	push	{r7}
 800214a:	b083      	sub	sp, #12
 800214c:	af00      	add	r7, sp, #0
 800214e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002156:	b2db      	uxtb	r3, r3
 8002158:	2b02      	cmp	r3, #2
 800215a:	d004      	beq.n	8002166 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	2280      	movs	r2, #128	@ 0x80
 8002160:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002162:	2301      	movs	r3, #1
 8002164:	e00c      	b.n	8002180 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	2205      	movs	r2, #5
 800216a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	681a      	ldr	r2, [r3, #0]
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	f022 0201 	bic.w	r2, r2, #1
 800217c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800217e:	2300      	movs	r3, #0
}
 8002180:	4618      	mov	r0, r3
 8002182:	370c      	adds	r7, #12
 8002184:	46bd      	mov	sp, r7
 8002186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800218a:	4770      	bx	lr

0800218c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	b086      	sub	sp, #24
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002194:	2300      	movs	r3, #0
 8002196:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002198:	4b8e      	ldr	r3, [pc, #568]	@ (80023d4 <HAL_DMA_IRQHandler+0x248>)
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	4a8e      	ldr	r2, [pc, #568]	@ (80023d8 <HAL_DMA_IRQHandler+0x24c>)
 800219e:	fba2 2303 	umull	r2, r3, r2, r3
 80021a2:	0a9b      	lsrs	r3, r3, #10
 80021a4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021aa:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80021ac:	693b      	ldr	r3, [r7, #16]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021b6:	2208      	movs	r2, #8
 80021b8:	409a      	lsls	r2, r3
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	4013      	ands	r3, r2
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d01a      	beq.n	80021f8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	f003 0304 	and.w	r3, r3, #4
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d013      	beq.n	80021f8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	681a      	ldr	r2, [r3, #0]
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	f022 0204 	bic.w	r2, r2, #4
 80021de:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021e4:	2208      	movs	r2, #8
 80021e6:	409a      	lsls	r2, r3
 80021e8:	693b      	ldr	r3, [r7, #16]
 80021ea:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021f0:	f043 0201 	orr.w	r2, r3, #1
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021fc:	2201      	movs	r2, #1
 80021fe:	409a      	lsls	r2, r3
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	4013      	ands	r3, r2
 8002204:	2b00      	cmp	r3, #0
 8002206:	d012      	beq.n	800222e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	695b      	ldr	r3, [r3, #20]
 800220e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002212:	2b00      	cmp	r3, #0
 8002214:	d00b      	beq.n	800222e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800221a:	2201      	movs	r2, #1
 800221c:	409a      	lsls	r2, r3
 800221e:	693b      	ldr	r3, [r7, #16]
 8002220:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002226:	f043 0202 	orr.w	r2, r3, #2
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002232:	2204      	movs	r2, #4
 8002234:	409a      	lsls	r2, r3
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	4013      	ands	r3, r2
 800223a:	2b00      	cmp	r3, #0
 800223c:	d012      	beq.n	8002264 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	f003 0302 	and.w	r3, r3, #2
 8002248:	2b00      	cmp	r3, #0
 800224a:	d00b      	beq.n	8002264 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002250:	2204      	movs	r2, #4
 8002252:	409a      	lsls	r2, r3
 8002254:	693b      	ldr	r3, [r7, #16]
 8002256:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800225c:	f043 0204 	orr.w	r2, r3, #4
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002268:	2210      	movs	r2, #16
 800226a:	409a      	lsls	r2, r3
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	4013      	ands	r3, r2
 8002270:	2b00      	cmp	r3, #0
 8002272:	d043      	beq.n	80022fc <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	f003 0308 	and.w	r3, r3, #8
 800227e:	2b00      	cmp	r3, #0
 8002280:	d03c      	beq.n	80022fc <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002286:	2210      	movs	r2, #16
 8002288:	409a      	lsls	r2, r3
 800228a:	693b      	ldr	r3, [r7, #16]
 800228c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002298:	2b00      	cmp	r3, #0
 800229a:	d018      	beq.n	80022ce <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d108      	bne.n	80022bc <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d024      	beq.n	80022fc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022b6:	6878      	ldr	r0, [r7, #4]
 80022b8:	4798      	blx	r3
 80022ba:	e01f      	b.n	80022fc <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d01b      	beq.n	80022fc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80022c8:	6878      	ldr	r0, [r7, #4]
 80022ca:	4798      	blx	r3
 80022cc:	e016      	b.n	80022fc <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d107      	bne.n	80022ec <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	681a      	ldr	r2, [r3, #0]
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f022 0208 	bic.w	r2, r2, #8
 80022ea:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d003      	beq.n	80022fc <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022f8:	6878      	ldr	r0, [r7, #4]
 80022fa:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002300:	2220      	movs	r2, #32
 8002302:	409a      	lsls	r2, r3
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	4013      	ands	r3, r2
 8002308:	2b00      	cmp	r3, #0
 800230a:	f000 808f 	beq.w	800242c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	f003 0310 	and.w	r3, r3, #16
 8002318:	2b00      	cmp	r3, #0
 800231a:	f000 8087 	beq.w	800242c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002322:	2220      	movs	r2, #32
 8002324:	409a      	lsls	r2, r3
 8002326:	693b      	ldr	r3, [r7, #16]
 8002328:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002330:	b2db      	uxtb	r3, r3
 8002332:	2b05      	cmp	r3, #5
 8002334:	d136      	bne.n	80023a4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	681a      	ldr	r2, [r3, #0]
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	f022 0216 	bic.w	r2, r2, #22
 8002344:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	695a      	ldr	r2, [r3, #20]
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002354:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800235a:	2b00      	cmp	r3, #0
 800235c:	d103      	bne.n	8002366 <HAL_DMA_IRQHandler+0x1da>
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002362:	2b00      	cmp	r3, #0
 8002364:	d007      	beq.n	8002376 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	681a      	ldr	r2, [r3, #0]
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	f022 0208 	bic.w	r2, r2, #8
 8002374:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800237a:	223f      	movs	r2, #63	@ 0x3f
 800237c:	409a      	lsls	r2, r3
 800237e:	693b      	ldr	r3, [r7, #16]
 8002380:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	2201      	movs	r2, #1
 8002386:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	2200      	movs	r2, #0
 800238e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002396:	2b00      	cmp	r3, #0
 8002398:	d07e      	beq.n	8002498 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800239e:	6878      	ldr	r0, [r7, #4]
 80023a0:	4798      	blx	r3
        }
        return;
 80023a2:	e079      	b.n	8002498 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d01d      	beq.n	80023ee <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d10d      	bne.n	80023dc <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d031      	beq.n	800242c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023cc:	6878      	ldr	r0, [r7, #4]
 80023ce:	4798      	blx	r3
 80023d0:	e02c      	b.n	800242c <HAL_DMA_IRQHandler+0x2a0>
 80023d2:	bf00      	nop
 80023d4:	20000004 	.word	0x20000004
 80023d8:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d023      	beq.n	800242c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80023e8:	6878      	ldr	r0, [r7, #4]
 80023ea:	4798      	blx	r3
 80023ec:	e01e      	b.n	800242c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d10f      	bne.n	800241c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	681a      	ldr	r2, [r3, #0]
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	f022 0210 	bic.w	r2, r2, #16
 800240a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	2201      	movs	r2, #1
 8002410:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	2200      	movs	r2, #0
 8002418:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002420:	2b00      	cmp	r3, #0
 8002422:	d003      	beq.n	800242c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002428:	6878      	ldr	r0, [r7, #4]
 800242a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002430:	2b00      	cmp	r3, #0
 8002432:	d032      	beq.n	800249a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002438:	f003 0301 	and.w	r3, r3, #1
 800243c:	2b00      	cmp	r3, #0
 800243e:	d022      	beq.n	8002486 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	2205      	movs	r2, #5
 8002444:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	681a      	ldr	r2, [r3, #0]
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	f022 0201 	bic.w	r2, r2, #1
 8002456:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002458:	68bb      	ldr	r3, [r7, #8]
 800245a:	3301      	adds	r3, #1
 800245c:	60bb      	str	r3, [r7, #8]
 800245e:	697a      	ldr	r2, [r7, #20]
 8002460:	429a      	cmp	r2, r3
 8002462:	d307      	bcc.n	8002474 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	f003 0301 	and.w	r3, r3, #1
 800246e:	2b00      	cmp	r3, #0
 8002470:	d1f2      	bne.n	8002458 <HAL_DMA_IRQHandler+0x2cc>
 8002472:	e000      	b.n	8002476 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002474:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	2201      	movs	r2, #1
 800247a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	2200      	movs	r2, #0
 8002482:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800248a:	2b00      	cmp	r3, #0
 800248c:	d005      	beq.n	800249a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002492:	6878      	ldr	r0, [r7, #4]
 8002494:	4798      	blx	r3
 8002496:	e000      	b.n	800249a <HAL_DMA_IRQHandler+0x30e>
        return;
 8002498:	bf00      	nop
    }
  }
}
 800249a:	3718      	adds	r7, #24
 800249c:	46bd      	mov	sp, r7
 800249e:	bd80      	pop	{r7, pc}

080024a0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80024a0:	b480      	push	{r7}
 80024a2:	b085      	sub	sp, #20
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	60f8      	str	r0, [r7, #12]
 80024a8:	60b9      	str	r1, [r7, #8]
 80024aa:	607a      	str	r2, [r7, #4]
 80024ac:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	681a      	ldr	r2, [r3, #0]
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80024bc:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	683a      	ldr	r2, [r7, #0]
 80024c4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	689b      	ldr	r3, [r3, #8]
 80024ca:	2b40      	cmp	r3, #64	@ 0x40
 80024cc:	d108      	bne.n	80024e0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	687a      	ldr	r2, [r7, #4]
 80024d4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	68ba      	ldr	r2, [r7, #8]
 80024dc:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80024de:	e007      	b.n	80024f0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	68ba      	ldr	r2, [r7, #8]
 80024e6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	687a      	ldr	r2, [r7, #4]
 80024ee:	60da      	str	r2, [r3, #12]
}
 80024f0:	bf00      	nop
 80024f2:	3714      	adds	r7, #20
 80024f4:	46bd      	mov	sp, r7
 80024f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fa:	4770      	bx	lr

080024fc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80024fc:	b480      	push	{r7}
 80024fe:	b085      	sub	sp, #20
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	b2db      	uxtb	r3, r3
 800250a:	3b10      	subs	r3, #16
 800250c:	4a14      	ldr	r2, [pc, #80]	@ (8002560 <DMA_CalcBaseAndBitshift+0x64>)
 800250e:	fba2 2303 	umull	r2, r3, r2, r3
 8002512:	091b      	lsrs	r3, r3, #4
 8002514:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002516:	4a13      	ldr	r2, [pc, #76]	@ (8002564 <DMA_CalcBaseAndBitshift+0x68>)
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	4413      	add	r3, r2
 800251c:	781b      	ldrb	r3, [r3, #0]
 800251e:	461a      	mov	r2, r3
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	2b03      	cmp	r3, #3
 8002528:	d909      	bls.n	800253e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002532:	f023 0303 	bic.w	r3, r3, #3
 8002536:	1d1a      	adds	r2, r3, #4
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	659a      	str	r2, [r3, #88]	@ 0x58
 800253c:	e007      	b.n	800254e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002546:	f023 0303 	bic.w	r3, r3, #3
 800254a:	687a      	ldr	r2, [r7, #4]
 800254c:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002552:	4618      	mov	r0, r3
 8002554:	3714      	adds	r7, #20
 8002556:	46bd      	mov	sp, r7
 8002558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255c:	4770      	bx	lr
 800255e:	bf00      	nop
 8002560:	aaaaaaab 	.word	0xaaaaaaab
 8002564:	08011190 	.word	0x08011190

08002568 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002568:	b480      	push	{r7}
 800256a:	b085      	sub	sp, #20
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002570:	2300      	movs	r3, #0
 8002572:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002578:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	699b      	ldr	r3, [r3, #24]
 800257e:	2b00      	cmp	r3, #0
 8002580:	d11f      	bne.n	80025c2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002582:	68bb      	ldr	r3, [r7, #8]
 8002584:	2b03      	cmp	r3, #3
 8002586:	d856      	bhi.n	8002636 <DMA_CheckFifoParam+0xce>
 8002588:	a201      	add	r2, pc, #4	@ (adr r2, 8002590 <DMA_CheckFifoParam+0x28>)
 800258a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800258e:	bf00      	nop
 8002590:	080025a1 	.word	0x080025a1
 8002594:	080025b3 	.word	0x080025b3
 8002598:	080025a1 	.word	0x080025a1
 800259c:	08002637 	.word	0x08002637
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025a4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d046      	beq.n	800263a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80025ac:	2301      	movs	r3, #1
 80025ae:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80025b0:	e043      	b.n	800263a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025b6:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80025ba:	d140      	bne.n	800263e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80025bc:	2301      	movs	r3, #1
 80025be:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80025c0:	e03d      	b.n	800263e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	699b      	ldr	r3, [r3, #24]
 80025c6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80025ca:	d121      	bne.n	8002610 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80025cc:	68bb      	ldr	r3, [r7, #8]
 80025ce:	2b03      	cmp	r3, #3
 80025d0:	d837      	bhi.n	8002642 <DMA_CheckFifoParam+0xda>
 80025d2:	a201      	add	r2, pc, #4	@ (adr r2, 80025d8 <DMA_CheckFifoParam+0x70>)
 80025d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80025d8:	080025e9 	.word	0x080025e9
 80025dc:	080025ef 	.word	0x080025ef
 80025e0:	080025e9 	.word	0x080025e9
 80025e4:	08002601 	.word	0x08002601
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80025e8:	2301      	movs	r3, #1
 80025ea:	73fb      	strb	r3, [r7, #15]
      break;
 80025ec:	e030      	b.n	8002650 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025f2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d025      	beq.n	8002646 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80025fa:	2301      	movs	r3, #1
 80025fc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80025fe:	e022      	b.n	8002646 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002604:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002608:	d11f      	bne.n	800264a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800260a:	2301      	movs	r3, #1
 800260c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800260e:	e01c      	b.n	800264a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002610:	68bb      	ldr	r3, [r7, #8]
 8002612:	2b02      	cmp	r3, #2
 8002614:	d903      	bls.n	800261e <DMA_CheckFifoParam+0xb6>
 8002616:	68bb      	ldr	r3, [r7, #8]
 8002618:	2b03      	cmp	r3, #3
 800261a:	d003      	beq.n	8002624 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800261c:	e018      	b.n	8002650 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800261e:	2301      	movs	r3, #1
 8002620:	73fb      	strb	r3, [r7, #15]
      break;
 8002622:	e015      	b.n	8002650 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002628:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800262c:	2b00      	cmp	r3, #0
 800262e:	d00e      	beq.n	800264e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002630:	2301      	movs	r3, #1
 8002632:	73fb      	strb	r3, [r7, #15]
      break;
 8002634:	e00b      	b.n	800264e <DMA_CheckFifoParam+0xe6>
      break;
 8002636:	bf00      	nop
 8002638:	e00a      	b.n	8002650 <DMA_CheckFifoParam+0xe8>
      break;
 800263a:	bf00      	nop
 800263c:	e008      	b.n	8002650 <DMA_CheckFifoParam+0xe8>
      break;
 800263e:	bf00      	nop
 8002640:	e006      	b.n	8002650 <DMA_CheckFifoParam+0xe8>
      break;
 8002642:	bf00      	nop
 8002644:	e004      	b.n	8002650 <DMA_CheckFifoParam+0xe8>
      break;
 8002646:	bf00      	nop
 8002648:	e002      	b.n	8002650 <DMA_CheckFifoParam+0xe8>
      break;   
 800264a:	bf00      	nop
 800264c:	e000      	b.n	8002650 <DMA_CheckFifoParam+0xe8>
      break;
 800264e:	bf00      	nop
    }
  } 
  
  return status; 
 8002650:	7bfb      	ldrb	r3, [r7, #15]
}
 8002652:	4618      	mov	r0, r3
 8002654:	3714      	adds	r7, #20
 8002656:	46bd      	mov	sp, r7
 8002658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800265c:	4770      	bx	lr
 800265e:	bf00      	nop

08002660 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002660:	b480      	push	{r7}
 8002662:	b089      	sub	sp, #36	@ 0x24
 8002664:	af00      	add	r7, sp, #0
 8002666:	6078      	str	r0, [r7, #4]
 8002668:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800266a:	2300      	movs	r3, #0
 800266c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800266e:	2300      	movs	r3, #0
 8002670:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002672:	2300      	movs	r3, #0
 8002674:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002676:	2300      	movs	r3, #0
 8002678:	61fb      	str	r3, [r7, #28]
 800267a:	e16b      	b.n	8002954 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800267c:	2201      	movs	r2, #1
 800267e:	69fb      	ldr	r3, [r7, #28]
 8002680:	fa02 f303 	lsl.w	r3, r2, r3
 8002684:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002686:	683b      	ldr	r3, [r7, #0]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	697a      	ldr	r2, [r7, #20]
 800268c:	4013      	ands	r3, r2
 800268e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002690:	693a      	ldr	r2, [r7, #16]
 8002692:	697b      	ldr	r3, [r7, #20]
 8002694:	429a      	cmp	r2, r3
 8002696:	f040 815a 	bne.w	800294e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800269a:	683b      	ldr	r3, [r7, #0]
 800269c:	685b      	ldr	r3, [r3, #4]
 800269e:	f003 0303 	and.w	r3, r3, #3
 80026a2:	2b01      	cmp	r3, #1
 80026a4:	d005      	beq.n	80026b2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80026a6:	683b      	ldr	r3, [r7, #0]
 80026a8:	685b      	ldr	r3, [r3, #4]
 80026aa:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80026ae:	2b02      	cmp	r3, #2
 80026b0:	d130      	bne.n	8002714 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	689b      	ldr	r3, [r3, #8]
 80026b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80026b8:	69fb      	ldr	r3, [r7, #28]
 80026ba:	005b      	lsls	r3, r3, #1
 80026bc:	2203      	movs	r2, #3
 80026be:	fa02 f303 	lsl.w	r3, r2, r3
 80026c2:	43db      	mvns	r3, r3
 80026c4:	69ba      	ldr	r2, [r7, #24]
 80026c6:	4013      	ands	r3, r2
 80026c8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80026ca:	683b      	ldr	r3, [r7, #0]
 80026cc:	68da      	ldr	r2, [r3, #12]
 80026ce:	69fb      	ldr	r3, [r7, #28]
 80026d0:	005b      	lsls	r3, r3, #1
 80026d2:	fa02 f303 	lsl.w	r3, r2, r3
 80026d6:	69ba      	ldr	r2, [r7, #24]
 80026d8:	4313      	orrs	r3, r2
 80026da:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	69ba      	ldr	r2, [r7, #24]
 80026e0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	685b      	ldr	r3, [r3, #4]
 80026e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80026e8:	2201      	movs	r2, #1
 80026ea:	69fb      	ldr	r3, [r7, #28]
 80026ec:	fa02 f303 	lsl.w	r3, r2, r3
 80026f0:	43db      	mvns	r3, r3
 80026f2:	69ba      	ldr	r2, [r7, #24]
 80026f4:	4013      	ands	r3, r2
 80026f6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80026f8:	683b      	ldr	r3, [r7, #0]
 80026fa:	685b      	ldr	r3, [r3, #4]
 80026fc:	091b      	lsrs	r3, r3, #4
 80026fe:	f003 0201 	and.w	r2, r3, #1
 8002702:	69fb      	ldr	r3, [r7, #28]
 8002704:	fa02 f303 	lsl.w	r3, r2, r3
 8002708:	69ba      	ldr	r2, [r7, #24]
 800270a:	4313      	orrs	r3, r2
 800270c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	69ba      	ldr	r2, [r7, #24]
 8002712:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002714:	683b      	ldr	r3, [r7, #0]
 8002716:	685b      	ldr	r3, [r3, #4]
 8002718:	f003 0303 	and.w	r3, r3, #3
 800271c:	2b03      	cmp	r3, #3
 800271e:	d017      	beq.n	8002750 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	68db      	ldr	r3, [r3, #12]
 8002724:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002726:	69fb      	ldr	r3, [r7, #28]
 8002728:	005b      	lsls	r3, r3, #1
 800272a:	2203      	movs	r2, #3
 800272c:	fa02 f303 	lsl.w	r3, r2, r3
 8002730:	43db      	mvns	r3, r3
 8002732:	69ba      	ldr	r2, [r7, #24]
 8002734:	4013      	ands	r3, r2
 8002736:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002738:	683b      	ldr	r3, [r7, #0]
 800273a:	689a      	ldr	r2, [r3, #8]
 800273c:	69fb      	ldr	r3, [r7, #28]
 800273e:	005b      	lsls	r3, r3, #1
 8002740:	fa02 f303 	lsl.w	r3, r2, r3
 8002744:	69ba      	ldr	r2, [r7, #24]
 8002746:	4313      	orrs	r3, r2
 8002748:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	69ba      	ldr	r2, [r7, #24]
 800274e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002750:	683b      	ldr	r3, [r7, #0]
 8002752:	685b      	ldr	r3, [r3, #4]
 8002754:	f003 0303 	and.w	r3, r3, #3
 8002758:	2b02      	cmp	r3, #2
 800275a:	d123      	bne.n	80027a4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800275c:	69fb      	ldr	r3, [r7, #28]
 800275e:	08da      	lsrs	r2, r3, #3
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	3208      	adds	r2, #8
 8002764:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002768:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800276a:	69fb      	ldr	r3, [r7, #28]
 800276c:	f003 0307 	and.w	r3, r3, #7
 8002770:	009b      	lsls	r3, r3, #2
 8002772:	220f      	movs	r2, #15
 8002774:	fa02 f303 	lsl.w	r3, r2, r3
 8002778:	43db      	mvns	r3, r3
 800277a:	69ba      	ldr	r2, [r7, #24]
 800277c:	4013      	ands	r3, r2
 800277e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002780:	683b      	ldr	r3, [r7, #0]
 8002782:	691a      	ldr	r2, [r3, #16]
 8002784:	69fb      	ldr	r3, [r7, #28]
 8002786:	f003 0307 	and.w	r3, r3, #7
 800278a:	009b      	lsls	r3, r3, #2
 800278c:	fa02 f303 	lsl.w	r3, r2, r3
 8002790:	69ba      	ldr	r2, [r7, #24]
 8002792:	4313      	orrs	r3, r2
 8002794:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002796:	69fb      	ldr	r3, [r7, #28]
 8002798:	08da      	lsrs	r2, r3, #3
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	3208      	adds	r2, #8
 800279e:	69b9      	ldr	r1, [r7, #24]
 80027a0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80027aa:	69fb      	ldr	r3, [r7, #28]
 80027ac:	005b      	lsls	r3, r3, #1
 80027ae:	2203      	movs	r2, #3
 80027b0:	fa02 f303 	lsl.w	r3, r2, r3
 80027b4:	43db      	mvns	r3, r3
 80027b6:	69ba      	ldr	r2, [r7, #24]
 80027b8:	4013      	ands	r3, r2
 80027ba:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80027bc:	683b      	ldr	r3, [r7, #0]
 80027be:	685b      	ldr	r3, [r3, #4]
 80027c0:	f003 0203 	and.w	r2, r3, #3
 80027c4:	69fb      	ldr	r3, [r7, #28]
 80027c6:	005b      	lsls	r3, r3, #1
 80027c8:	fa02 f303 	lsl.w	r3, r2, r3
 80027cc:	69ba      	ldr	r2, [r7, #24]
 80027ce:	4313      	orrs	r3, r2
 80027d0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	69ba      	ldr	r2, [r7, #24]
 80027d6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80027d8:	683b      	ldr	r3, [r7, #0]
 80027da:	685b      	ldr	r3, [r3, #4]
 80027dc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	f000 80b4 	beq.w	800294e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80027e6:	2300      	movs	r3, #0
 80027e8:	60fb      	str	r3, [r7, #12]
 80027ea:	4b60      	ldr	r3, [pc, #384]	@ (800296c <HAL_GPIO_Init+0x30c>)
 80027ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027ee:	4a5f      	ldr	r2, [pc, #380]	@ (800296c <HAL_GPIO_Init+0x30c>)
 80027f0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80027f4:	6453      	str	r3, [r2, #68]	@ 0x44
 80027f6:	4b5d      	ldr	r3, [pc, #372]	@ (800296c <HAL_GPIO_Init+0x30c>)
 80027f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027fa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80027fe:	60fb      	str	r3, [r7, #12]
 8002800:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002802:	4a5b      	ldr	r2, [pc, #364]	@ (8002970 <HAL_GPIO_Init+0x310>)
 8002804:	69fb      	ldr	r3, [r7, #28]
 8002806:	089b      	lsrs	r3, r3, #2
 8002808:	3302      	adds	r3, #2
 800280a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800280e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002810:	69fb      	ldr	r3, [r7, #28]
 8002812:	f003 0303 	and.w	r3, r3, #3
 8002816:	009b      	lsls	r3, r3, #2
 8002818:	220f      	movs	r2, #15
 800281a:	fa02 f303 	lsl.w	r3, r2, r3
 800281e:	43db      	mvns	r3, r3
 8002820:	69ba      	ldr	r2, [r7, #24]
 8002822:	4013      	ands	r3, r2
 8002824:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	4a52      	ldr	r2, [pc, #328]	@ (8002974 <HAL_GPIO_Init+0x314>)
 800282a:	4293      	cmp	r3, r2
 800282c:	d02b      	beq.n	8002886 <HAL_GPIO_Init+0x226>
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	4a51      	ldr	r2, [pc, #324]	@ (8002978 <HAL_GPIO_Init+0x318>)
 8002832:	4293      	cmp	r3, r2
 8002834:	d025      	beq.n	8002882 <HAL_GPIO_Init+0x222>
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	4a50      	ldr	r2, [pc, #320]	@ (800297c <HAL_GPIO_Init+0x31c>)
 800283a:	4293      	cmp	r3, r2
 800283c:	d01f      	beq.n	800287e <HAL_GPIO_Init+0x21e>
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	4a4f      	ldr	r2, [pc, #316]	@ (8002980 <HAL_GPIO_Init+0x320>)
 8002842:	4293      	cmp	r3, r2
 8002844:	d019      	beq.n	800287a <HAL_GPIO_Init+0x21a>
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	4a4e      	ldr	r2, [pc, #312]	@ (8002984 <HAL_GPIO_Init+0x324>)
 800284a:	4293      	cmp	r3, r2
 800284c:	d013      	beq.n	8002876 <HAL_GPIO_Init+0x216>
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	4a4d      	ldr	r2, [pc, #308]	@ (8002988 <HAL_GPIO_Init+0x328>)
 8002852:	4293      	cmp	r3, r2
 8002854:	d00d      	beq.n	8002872 <HAL_GPIO_Init+0x212>
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	4a4c      	ldr	r2, [pc, #304]	@ (800298c <HAL_GPIO_Init+0x32c>)
 800285a:	4293      	cmp	r3, r2
 800285c:	d007      	beq.n	800286e <HAL_GPIO_Init+0x20e>
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	4a4b      	ldr	r2, [pc, #300]	@ (8002990 <HAL_GPIO_Init+0x330>)
 8002862:	4293      	cmp	r3, r2
 8002864:	d101      	bne.n	800286a <HAL_GPIO_Init+0x20a>
 8002866:	2307      	movs	r3, #7
 8002868:	e00e      	b.n	8002888 <HAL_GPIO_Init+0x228>
 800286a:	2308      	movs	r3, #8
 800286c:	e00c      	b.n	8002888 <HAL_GPIO_Init+0x228>
 800286e:	2306      	movs	r3, #6
 8002870:	e00a      	b.n	8002888 <HAL_GPIO_Init+0x228>
 8002872:	2305      	movs	r3, #5
 8002874:	e008      	b.n	8002888 <HAL_GPIO_Init+0x228>
 8002876:	2304      	movs	r3, #4
 8002878:	e006      	b.n	8002888 <HAL_GPIO_Init+0x228>
 800287a:	2303      	movs	r3, #3
 800287c:	e004      	b.n	8002888 <HAL_GPIO_Init+0x228>
 800287e:	2302      	movs	r3, #2
 8002880:	e002      	b.n	8002888 <HAL_GPIO_Init+0x228>
 8002882:	2301      	movs	r3, #1
 8002884:	e000      	b.n	8002888 <HAL_GPIO_Init+0x228>
 8002886:	2300      	movs	r3, #0
 8002888:	69fa      	ldr	r2, [r7, #28]
 800288a:	f002 0203 	and.w	r2, r2, #3
 800288e:	0092      	lsls	r2, r2, #2
 8002890:	4093      	lsls	r3, r2
 8002892:	69ba      	ldr	r2, [r7, #24]
 8002894:	4313      	orrs	r3, r2
 8002896:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002898:	4935      	ldr	r1, [pc, #212]	@ (8002970 <HAL_GPIO_Init+0x310>)
 800289a:	69fb      	ldr	r3, [r7, #28]
 800289c:	089b      	lsrs	r3, r3, #2
 800289e:	3302      	adds	r3, #2
 80028a0:	69ba      	ldr	r2, [r7, #24]
 80028a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80028a6:	4b3b      	ldr	r3, [pc, #236]	@ (8002994 <HAL_GPIO_Init+0x334>)
 80028a8:	689b      	ldr	r3, [r3, #8]
 80028aa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028ac:	693b      	ldr	r3, [r7, #16]
 80028ae:	43db      	mvns	r3, r3
 80028b0:	69ba      	ldr	r2, [r7, #24]
 80028b2:	4013      	ands	r3, r2
 80028b4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80028b6:	683b      	ldr	r3, [r7, #0]
 80028b8:	685b      	ldr	r3, [r3, #4]
 80028ba:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d003      	beq.n	80028ca <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80028c2:	69ba      	ldr	r2, [r7, #24]
 80028c4:	693b      	ldr	r3, [r7, #16]
 80028c6:	4313      	orrs	r3, r2
 80028c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80028ca:	4a32      	ldr	r2, [pc, #200]	@ (8002994 <HAL_GPIO_Init+0x334>)
 80028cc:	69bb      	ldr	r3, [r7, #24]
 80028ce:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80028d0:	4b30      	ldr	r3, [pc, #192]	@ (8002994 <HAL_GPIO_Init+0x334>)
 80028d2:	68db      	ldr	r3, [r3, #12]
 80028d4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028d6:	693b      	ldr	r3, [r7, #16]
 80028d8:	43db      	mvns	r3, r3
 80028da:	69ba      	ldr	r2, [r7, #24]
 80028dc:	4013      	ands	r3, r2
 80028de:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80028e0:	683b      	ldr	r3, [r7, #0]
 80028e2:	685b      	ldr	r3, [r3, #4]
 80028e4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d003      	beq.n	80028f4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80028ec:	69ba      	ldr	r2, [r7, #24]
 80028ee:	693b      	ldr	r3, [r7, #16]
 80028f0:	4313      	orrs	r3, r2
 80028f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80028f4:	4a27      	ldr	r2, [pc, #156]	@ (8002994 <HAL_GPIO_Init+0x334>)
 80028f6:	69bb      	ldr	r3, [r7, #24]
 80028f8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80028fa:	4b26      	ldr	r3, [pc, #152]	@ (8002994 <HAL_GPIO_Init+0x334>)
 80028fc:	685b      	ldr	r3, [r3, #4]
 80028fe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002900:	693b      	ldr	r3, [r7, #16]
 8002902:	43db      	mvns	r3, r3
 8002904:	69ba      	ldr	r2, [r7, #24]
 8002906:	4013      	ands	r3, r2
 8002908:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800290a:	683b      	ldr	r3, [r7, #0]
 800290c:	685b      	ldr	r3, [r3, #4]
 800290e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002912:	2b00      	cmp	r3, #0
 8002914:	d003      	beq.n	800291e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002916:	69ba      	ldr	r2, [r7, #24]
 8002918:	693b      	ldr	r3, [r7, #16]
 800291a:	4313      	orrs	r3, r2
 800291c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800291e:	4a1d      	ldr	r2, [pc, #116]	@ (8002994 <HAL_GPIO_Init+0x334>)
 8002920:	69bb      	ldr	r3, [r7, #24]
 8002922:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002924:	4b1b      	ldr	r3, [pc, #108]	@ (8002994 <HAL_GPIO_Init+0x334>)
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800292a:	693b      	ldr	r3, [r7, #16]
 800292c:	43db      	mvns	r3, r3
 800292e:	69ba      	ldr	r2, [r7, #24]
 8002930:	4013      	ands	r3, r2
 8002932:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002934:	683b      	ldr	r3, [r7, #0]
 8002936:	685b      	ldr	r3, [r3, #4]
 8002938:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800293c:	2b00      	cmp	r3, #0
 800293e:	d003      	beq.n	8002948 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002940:	69ba      	ldr	r2, [r7, #24]
 8002942:	693b      	ldr	r3, [r7, #16]
 8002944:	4313      	orrs	r3, r2
 8002946:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002948:	4a12      	ldr	r2, [pc, #72]	@ (8002994 <HAL_GPIO_Init+0x334>)
 800294a:	69bb      	ldr	r3, [r7, #24]
 800294c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800294e:	69fb      	ldr	r3, [r7, #28]
 8002950:	3301      	adds	r3, #1
 8002952:	61fb      	str	r3, [r7, #28]
 8002954:	69fb      	ldr	r3, [r7, #28]
 8002956:	2b0f      	cmp	r3, #15
 8002958:	f67f ae90 	bls.w	800267c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800295c:	bf00      	nop
 800295e:	bf00      	nop
 8002960:	3724      	adds	r7, #36	@ 0x24
 8002962:	46bd      	mov	sp, r7
 8002964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002968:	4770      	bx	lr
 800296a:	bf00      	nop
 800296c:	40023800 	.word	0x40023800
 8002970:	40013800 	.word	0x40013800
 8002974:	40020000 	.word	0x40020000
 8002978:	40020400 	.word	0x40020400
 800297c:	40020800 	.word	0x40020800
 8002980:	40020c00 	.word	0x40020c00
 8002984:	40021000 	.word	0x40021000
 8002988:	40021400 	.word	0x40021400
 800298c:	40021800 	.word	0x40021800
 8002990:	40021c00 	.word	0x40021c00
 8002994:	40013c00 	.word	0x40013c00

08002998 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002998:	b480      	push	{r7}
 800299a:	b083      	sub	sp, #12
 800299c:	af00      	add	r7, sp, #0
 800299e:	6078      	str	r0, [r7, #4]
 80029a0:	460b      	mov	r3, r1
 80029a2:	807b      	strh	r3, [r7, #2]
 80029a4:	4613      	mov	r3, r2
 80029a6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80029a8:	787b      	ldrb	r3, [r7, #1]
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d003      	beq.n	80029b6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80029ae:	887a      	ldrh	r2, [r7, #2]
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80029b4:	e003      	b.n	80029be <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80029b6:	887b      	ldrh	r3, [r7, #2]
 80029b8:	041a      	lsls	r2, r3, #16
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	619a      	str	r2, [r3, #24]
}
 80029be:	bf00      	nop
 80029c0:	370c      	adds	r7, #12
 80029c2:	46bd      	mov	sp, r7
 80029c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c8:	4770      	bx	lr
	...

080029cc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	b084      	sub	sp, #16
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d101      	bne.n	80029de <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80029da:	2301      	movs	r3, #1
 80029dc:	e12b      	b.n	8002c36 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80029e4:	b2db      	uxtb	r3, r3
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d106      	bne.n	80029f8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	2200      	movs	r2, #0
 80029ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80029f2:	6878      	ldr	r0, [r7, #4]
 80029f4:	f7fe fb72 	bl	80010dc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	2224      	movs	r2, #36	@ 0x24
 80029fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	681a      	ldr	r2, [r3, #0]
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	f022 0201 	bic.w	r2, r2, #1
 8002a0e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	681a      	ldr	r2, [r3, #0]
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002a1e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	681a      	ldr	r2, [r3, #0]
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002a2e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002a30:	f001 fea8 	bl	8004784 <HAL_RCC_GetPCLK1Freq>
 8002a34:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	685b      	ldr	r3, [r3, #4]
 8002a3a:	4a81      	ldr	r2, [pc, #516]	@ (8002c40 <HAL_I2C_Init+0x274>)
 8002a3c:	4293      	cmp	r3, r2
 8002a3e:	d807      	bhi.n	8002a50 <HAL_I2C_Init+0x84>
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	4a80      	ldr	r2, [pc, #512]	@ (8002c44 <HAL_I2C_Init+0x278>)
 8002a44:	4293      	cmp	r3, r2
 8002a46:	bf94      	ite	ls
 8002a48:	2301      	movls	r3, #1
 8002a4a:	2300      	movhi	r3, #0
 8002a4c:	b2db      	uxtb	r3, r3
 8002a4e:	e006      	b.n	8002a5e <HAL_I2C_Init+0x92>
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	4a7d      	ldr	r2, [pc, #500]	@ (8002c48 <HAL_I2C_Init+0x27c>)
 8002a54:	4293      	cmp	r3, r2
 8002a56:	bf94      	ite	ls
 8002a58:	2301      	movls	r3, #1
 8002a5a:	2300      	movhi	r3, #0
 8002a5c:	b2db      	uxtb	r3, r3
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d001      	beq.n	8002a66 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002a62:	2301      	movs	r3, #1
 8002a64:	e0e7      	b.n	8002c36 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	4a78      	ldr	r2, [pc, #480]	@ (8002c4c <HAL_I2C_Init+0x280>)
 8002a6a:	fba2 2303 	umull	r2, r3, r2, r3
 8002a6e:	0c9b      	lsrs	r3, r3, #18
 8002a70:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	685b      	ldr	r3, [r3, #4]
 8002a78:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	68ba      	ldr	r2, [r7, #8]
 8002a82:	430a      	orrs	r2, r1
 8002a84:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	6a1b      	ldr	r3, [r3, #32]
 8002a8c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	685b      	ldr	r3, [r3, #4]
 8002a94:	4a6a      	ldr	r2, [pc, #424]	@ (8002c40 <HAL_I2C_Init+0x274>)
 8002a96:	4293      	cmp	r3, r2
 8002a98:	d802      	bhi.n	8002aa0 <HAL_I2C_Init+0xd4>
 8002a9a:	68bb      	ldr	r3, [r7, #8]
 8002a9c:	3301      	adds	r3, #1
 8002a9e:	e009      	b.n	8002ab4 <HAL_I2C_Init+0xe8>
 8002aa0:	68bb      	ldr	r3, [r7, #8]
 8002aa2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002aa6:	fb02 f303 	mul.w	r3, r2, r3
 8002aaa:	4a69      	ldr	r2, [pc, #420]	@ (8002c50 <HAL_I2C_Init+0x284>)
 8002aac:	fba2 2303 	umull	r2, r3, r2, r3
 8002ab0:	099b      	lsrs	r3, r3, #6
 8002ab2:	3301      	adds	r3, #1
 8002ab4:	687a      	ldr	r2, [r7, #4]
 8002ab6:	6812      	ldr	r2, [r2, #0]
 8002ab8:	430b      	orrs	r3, r1
 8002aba:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	69db      	ldr	r3, [r3, #28]
 8002ac2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002ac6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	685b      	ldr	r3, [r3, #4]
 8002ace:	495c      	ldr	r1, [pc, #368]	@ (8002c40 <HAL_I2C_Init+0x274>)
 8002ad0:	428b      	cmp	r3, r1
 8002ad2:	d819      	bhi.n	8002b08 <HAL_I2C_Init+0x13c>
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	1e59      	subs	r1, r3, #1
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	685b      	ldr	r3, [r3, #4]
 8002adc:	005b      	lsls	r3, r3, #1
 8002ade:	fbb1 f3f3 	udiv	r3, r1, r3
 8002ae2:	1c59      	adds	r1, r3, #1
 8002ae4:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002ae8:	400b      	ands	r3, r1
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d00a      	beq.n	8002b04 <HAL_I2C_Init+0x138>
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	1e59      	subs	r1, r3, #1
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	685b      	ldr	r3, [r3, #4]
 8002af6:	005b      	lsls	r3, r3, #1
 8002af8:	fbb1 f3f3 	udiv	r3, r1, r3
 8002afc:	3301      	adds	r3, #1
 8002afe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b02:	e051      	b.n	8002ba8 <HAL_I2C_Init+0x1dc>
 8002b04:	2304      	movs	r3, #4
 8002b06:	e04f      	b.n	8002ba8 <HAL_I2C_Init+0x1dc>
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	689b      	ldr	r3, [r3, #8]
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d111      	bne.n	8002b34 <HAL_I2C_Init+0x168>
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	1e58      	subs	r0, r3, #1
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	6859      	ldr	r1, [r3, #4]
 8002b18:	460b      	mov	r3, r1
 8002b1a:	005b      	lsls	r3, r3, #1
 8002b1c:	440b      	add	r3, r1
 8002b1e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b22:	3301      	adds	r3, #1
 8002b24:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	bf0c      	ite	eq
 8002b2c:	2301      	moveq	r3, #1
 8002b2e:	2300      	movne	r3, #0
 8002b30:	b2db      	uxtb	r3, r3
 8002b32:	e012      	b.n	8002b5a <HAL_I2C_Init+0x18e>
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	1e58      	subs	r0, r3, #1
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	6859      	ldr	r1, [r3, #4]
 8002b3c:	460b      	mov	r3, r1
 8002b3e:	009b      	lsls	r3, r3, #2
 8002b40:	440b      	add	r3, r1
 8002b42:	0099      	lsls	r1, r3, #2
 8002b44:	440b      	add	r3, r1
 8002b46:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b4a:	3301      	adds	r3, #1
 8002b4c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	bf0c      	ite	eq
 8002b54:	2301      	moveq	r3, #1
 8002b56:	2300      	movne	r3, #0
 8002b58:	b2db      	uxtb	r3, r3
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d001      	beq.n	8002b62 <HAL_I2C_Init+0x196>
 8002b5e:	2301      	movs	r3, #1
 8002b60:	e022      	b.n	8002ba8 <HAL_I2C_Init+0x1dc>
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	689b      	ldr	r3, [r3, #8]
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d10e      	bne.n	8002b88 <HAL_I2C_Init+0x1bc>
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	1e58      	subs	r0, r3, #1
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	6859      	ldr	r1, [r3, #4]
 8002b72:	460b      	mov	r3, r1
 8002b74:	005b      	lsls	r3, r3, #1
 8002b76:	440b      	add	r3, r1
 8002b78:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b7c:	3301      	adds	r3, #1
 8002b7e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b82:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002b86:	e00f      	b.n	8002ba8 <HAL_I2C_Init+0x1dc>
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	1e58      	subs	r0, r3, #1
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	6859      	ldr	r1, [r3, #4]
 8002b90:	460b      	mov	r3, r1
 8002b92:	009b      	lsls	r3, r3, #2
 8002b94:	440b      	add	r3, r1
 8002b96:	0099      	lsls	r1, r3, #2
 8002b98:	440b      	add	r3, r1
 8002b9a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b9e:	3301      	adds	r3, #1
 8002ba0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ba4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002ba8:	6879      	ldr	r1, [r7, #4]
 8002baa:	6809      	ldr	r1, [r1, #0]
 8002bac:	4313      	orrs	r3, r2
 8002bae:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	69da      	ldr	r2, [r3, #28]
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	6a1b      	ldr	r3, [r3, #32]
 8002bc2:	431a      	orrs	r2, r3
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	430a      	orrs	r2, r1
 8002bca:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	689b      	ldr	r3, [r3, #8]
 8002bd2:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002bd6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002bda:	687a      	ldr	r2, [r7, #4]
 8002bdc:	6911      	ldr	r1, [r2, #16]
 8002bde:	687a      	ldr	r2, [r7, #4]
 8002be0:	68d2      	ldr	r2, [r2, #12]
 8002be2:	4311      	orrs	r1, r2
 8002be4:	687a      	ldr	r2, [r7, #4]
 8002be6:	6812      	ldr	r2, [r2, #0]
 8002be8:	430b      	orrs	r3, r1
 8002bea:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	68db      	ldr	r3, [r3, #12]
 8002bf2:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	695a      	ldr	r2, [r3, #20]
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	699b      	ldr	r3, [r3, #24]
 8002bfe:	431a      	orrs	r2, r3
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	430a      	orrs	r2, r1
 8002c06:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	681a      	ldr	r2, [r3, #0]
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f042 0201 	orr.w	r2, r2, #1
 8002c16:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	2200      	movs	r2, #0
 8002c1c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	2220      	movs	r2, #32
 8002c22:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	2200      	movs	r2, #0
 8002c2a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	2200      	movs	r2, #0
 8002c30:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002c34:	2300      	movs	r3, #0
}
 8002c36:	4618      	mov	r0, r3
 8002c38:	3710      	adds	r7, #16
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	bd80      	pop	{r7, pc}
 8002c3e:	bf00      	nop
 8002c40:	000186a0 	.word	0x000186a0
 8002c44:	001e847f 	.word	0x001e847f
 8002c48:	003d08ff 	.word	0x003d08ff
 8002c4c:	431bde83 	.word	0x431bde83
 8002c50:	10624dd3 	.word	0x10624dd3

08002c54 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002c54:	b580      	push	{r7, lr}
 8002c56:	b088      	sub	sp, #32
 8002c58:	af02      	add	r7, sp, #8
 8002c5a:	60f8      	str	r0, [r7, #12]
 8002c5c:	607a      	str	r2, [r7, #4]
 8002c5e:	461a      	mov	r2, r3
 8002c60:	460b      	mov	r3, r1
 8002c62:	817b      	strh	r3, [r7, #10]
 8002c64:	4613      	mov	r3, r2
 8002c66:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002c68:	f7fe ffe6 	bl	8001c38 <HAL_GetTick>
 8002c6c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002c74:	b2db      	uxtb	r3, r3
 8002c76:	2b20      	cmp	r3, #32
 8002c78:	f040 80e0 	bne.w	8002e3c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002c7c:	697b      	ldr	r3, [r7, #20]
 8002c7e:	9300      	str	r3, [sp, #0]
 8002c80:	2319      	movs	r3, #25
 8002c82:	2201      	movs	r2, #1
 8002c84:	4970      	ldr	r1, [pc, #448]	@ (8002e48 <HAL_I2C_Master_Transmit+0x1f4>)
 8002c86:	68f8      	ldr	r0, [r7, #12]
 8002c88:	f000 fa92 	bl	80031b0 <I2C_WaitOnFlagUntilTimeout>
 8002c8c:	4603      	mov	r3, r0
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d001      	beq.n	8002c96 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002c92:	2302      	movs	r3, #2
 8002c94:	e0d3      	b.n	8002e3e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002c9c:	2b01      	cmp	r3, #1
 8002c9e:	d101      	bne.n	8002ca4 <HAL_I2C_Master_Transmit+0x50>
 8002ca0:	2302      	movs	r3, #2
 8002ca2:	e0cc      	b.n	8002e3e <HAL_I2C_Master_Transmit+0x1ea>
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	2201      	movs	r2, #1
 8002ca8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f003 0301 	and.w	r3, r3, #1
 8002cb6:	2b01      	cmp	r3, #1
 8002cb8:	d007      	beq.n	8002cca <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	681a      	ldr	r2, [r3, #0]
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f042 0201 	orr.w	r2, r2, #1
 8002cc8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	681a      	ldr	r2, [r3, #0]
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002cd8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	2221      	movs	r2, #33	@ 0x21
 8002cde:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	2210      	movs	r2, #16
 8002ce6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	2200      	movs	r2, #0
 8002cee:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	687a      	ldr	r2, [r7, #4]
 8002cf4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	893a      	ldrh	r2, [r7, #8]
 8002cfa:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d00:	b29a      	uxth	r2, r3
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	4a50      	ldr	r2, [pc, #320]	@ (8002e4c <HAL_I2C_Master_Transmit+0x1f8>)
 8002d0a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002d0c:	8979      	ldrh	r1, [r7, #10]
 8002d0e:	697b      	ldr	r3, [r7, #20]
 8002d10:	6a3a      	ldr	r2, [r7, #32]
 8002d12:	68f8      	ldr	r0, [r7, #12]
 8002d14:	f000 f9ca 	bl	80030ac <I2C_MasterRequestWrite>
 8002d18:	4603      	mov	r3, r0
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d001      	beq.n	8002d22 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002d1e:	2301      	movs	r3, #1
 8002d20:	e08d      	b.n	8002e3e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002d22:	2300      	movs	r3, #0
 8002d24:	613b      	str	r3, [r7, #16]
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	695b      	ldr	r3, [r3, #20]
 8002d2c:	613b      	str	r3, [r7, #16]
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	699b      	ldr	r3, [r3, #24]
 8002d34:	613b      	str	r3, [r7, #16]
 8002d36:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002d38:	e066      	b.n	8002e08 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002d3a:	697a      	ldr	r2, [r7, #20]
 8002d3c:	6a39      	ldr	r1, [r7, #32]
 8002d3e:	68f8      	ldr	r0, [r7, #12]
 8002d40:	f000 fb50 	bl	80033e4 <I2C_WaitOnTXEFlagUntilTimeout>
 8002d44:	4603      	mov	r3, r0
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d00d      	beq.n	8002d66 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d4e:	2b04      	cmp	r3, #4
 8002d50:	d107      	bne.n	8002d62 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	681a      	ldr	r2, [r3, #0]
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002d60:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002d62:	2301      	movs	r3, #1
 8002d64:	e06b      	b.n	8002e3e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d6a:	781a      	ldrb	r2, [r3, #0]
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d76:	1c5a      	adds	r2, r3, #1
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d80:	b29b      	uxth	r3, r3
 8002d82:	3b01      	subs	r3, #1
 8002d84:	b29a      	uxth	r2, r3
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d8e:	3b01      	subs	r3, #1
 8002d90:	b29a      	uxth	r2, r3
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	695b      	ldr	r3, [r3, #20]
 8002d9c:	f003 0304 	and.w	r3, r3, #4
 8002da0:	2b04      	cmp	r3, #4
 8002da2:	d11b      	bne.n	8002ddc <HAL_I2C_Master_Transmit+0x188>
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d017      	beq.n	8002ddc <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002db0:	781a      	ldrb	r2, [r3, #0]
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dbc:	1c5a      	adds	r2, r3, #1
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002dc6:	b29b      	uxth	r3, r3
 8002dc8:	3b01      	subs	r3, #1
 8002dca:	b29a      	uxth	r2, r3
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002dd4:	3b01      	subs	r3, #1
 8002dd6:	b29a      	uxth	r2, r3
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002ddc:	697a      	ldr	r2, [r7, #20]
 8002dde:	6a39      	ldr	r1, [r7, #32]
 8002de0:	68f8      	ldr	r0, [r7, #12]
 8002de2:	f000 fb47 	bl	8003474 <I2C_WaitOnBTFFlagUntilTimeout>
 8002de6:	4603      	mov	r3, r0
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d00d      	beq.n	8002e08 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002df0:	2b04      	cmp	r3, #4
 8002df2:	d107      	bne.n	8002e04 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	681a      	ldr	r2, [r3, #0]
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002e02:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002e04:	2301      	movs	r3, #1
 8002e06:	e01a      	b.n	8002e3e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d194      	bne.n	8002d3a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	681a      	ldr	r2, [r3, #0]
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002e1e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	2220      	movs	r2, #32
 8002e24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	2200      	movs	r2, #0
 8002e2c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	2200      	movs	r2, #0
 8002e34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002e38:	2300      	movs	r3, #0
 8002e3a:	e000      	b.n	8002e3e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002e3c:	2302      	movs	r3, #2
  }
}
 8002e3e:	4618      	mov	r0, r3
 8002e40:	3718      	adds	r7, #24
 8002e42:	46bd      	mov	sp, r7
 8002e44:	bd80      	pop	{r7, pc}
 8002e46:	bf00      	nop
 8002e48:	00100002 	.word	0x00100002
 8002e4c:	ffff0000 	.word	0xffff0000

08002e50 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8002e50:	b580      	push	{r7, lr}
 8002e52:	b08a      	sub	sp, #40	@ 0x28
 8002e54:	af02      	add	r7, sp, #8
 8002e56:	60f8      	str	r0, [r7, #12]
 8002e58:	607a      	str	r2, [r7, #4]
 8002e5a:	603b      	str	r3, [r7, #0]
 8002e5c:	460b      	mov	r3, r1
 8002e5e:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8002e60:	f7fe feea 	bl	8001c38 <HAL_GetTick>
 8002e64:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8002e66:	2300      	movs	r3, #0
 8002e68:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002e70:	b2db      	uxtb	r3, r3
 8002e72:	2b20      	cmp	r3, #32
 8002e74:	f040 8111 	bne.w	800309a <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002e78:	69fb      	ldr	r3, [r7, #28]
 8002e7a:	9300      	str	r3, [sp, #0]
 8002e7c:	2319      	movs	r3, #25
 8002e7e:	2201      	movs	r2, #1
 8002e80:	4988      	ldr	r1, [pc, #544]	@ (80030a4 <HAL_I2C_IsDeviceReady+0x254>)
 8002e82:	68f8      	ldr	r0, [r7, #12]
 8002e84:	f000 f994 	bl	80031b0 <I2C_WaitOnFlagUntilTimeout>
 8002e88:	4603      	mov	r3, r0
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d001      	beq.n	8002e92 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8002e8e:	2302      	movs	r3, #2
 8002e90:	e104      	b.n	800309c <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002e98:	2b01      	cmp	r3, #1
 8002e9a:	d101      	bne.n	8002ea0 <HAL_I2C_IsDeviceReady+0x50>
 8002e9c:	2302      	movs	r3, #2
 8002e9e:	e0fd      	b.n	800309c <HAL_I2C_IsDeviceReady+0x24c>
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	2201      	movs	r2, #1
 8002ea4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f003 0301 	and.w	r3, r3, #1
 8002eb2:	2b01      	cmp	r3, #1
 8002eb4:	d007      	beq.n	8002ec6 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	681a      	ldr	r2, [r3, #0]
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	f042 0201 	orr.w	r2, r2, #1
 8002ec4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	681a      	ldr	r2, [r3, #0]
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002ed4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	2224      	movs	r2, #36	@ 0x24
 8002eda:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	2200      	movs	r2, #0
 8002ee2:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	4a70      	ldr	r2, [pc, #448]	@ (80030a8 <HAL_I2C_IsDeviceReady+0x258>)
 8002ee8:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	681a      	ldr	r2, [r3, #0]
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002ef8:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8002efa:	69fb      	ldr	r3, [r7, #28]
 8002efc:	9300      	str	r3, [sp, #0]
 8002efe:	683b      	ldr	r3, [r7, #0]
 8002f00:	2200      	movs	r2, #0
 8002f02:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002f06:	68f8      	ldr	r0, [r7, #12]
 8002f08:	f000 f952 	bl	80031b0 <I2C_WaitOnFlagUntilTimeout>
 8002f0c:	4603      	mov	r3, r0
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d00d      	beq.n	8002f2e <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f1c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002f20:	d103      	bne.n	8002f2a <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002f28:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8002f2a:	2303      	movs	r3, #3
 8002f2c:	e0b6      	b.n	800309c <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002f2e:	897b      	ldrh	r3, [r7, #10]
 8002f30:	b2db      	uxtb	r3, r3
 8002f32:	461a      	mov	r2, r3
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002f3c:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8002f3e:	f7fe fe7b 	bl	8001c38 <HAL_GetTick>
 8002f42:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	695b      	ldr	r3, [r3, #20]
 8002f4a:	f003 0302 	and.w	r3, r3, #2
 8002f4e:	2b02      	cmp	r3, #2
 8002f50:	bf0c      	ite	eq
 8002f52:	2301      	moveq	r3, #1
 8002f54:	2300      	movne	r3, #0
 8002f56:	b2db      	uxtb	r3, r3
 8002f58:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	695b      	ldr	r3, [r3, #20]
 8002f60:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f64:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002f68:	bf0c      	ite	eq
 8002f6a:	2301      	moveq	r3, #1
 8002f6c:	2300      	movne	r3, #0
 8002f6e:	b2db      	uxtb	r3, r3
 8002f70:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8002f72:	e025      	b.n	8002fc0 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002f74:	f7fe fe60 	bl	8001c38 <HAL_GetTick>
 8002f78:	4602      	mov	r2, r0
 8002f7a:	69fb      	ldr	r3, [r7, #28]
 8002f7c:	1ad3      	subs	r3, r2, r3
 8002f7e:	683a      	ldr	r2, [r7, #0]
 8002f80:	429a      	cmp	r2, r3
 8002f82:	d302      	bcc.n	8002f8a <HAL_I2C_IsDeviceReady+0x13a>
 8002f84:	683b      	ldr	r3, [r7, #0]
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d103      	bne.n	8002f92 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	22a0      	movs	r2, #160	@ 0xa0
 8002f8e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	695b      	ldr	r3, [r3, #20]
 8002f98:	f003 0302 	and.w	r3, r3, #2
 8002f9c:	2b02      	cmp	r3, #2
 8002f9e:	bf0c      	ite	eq
 8002fa0:	2301      	moveq	r3, #1
 8002fa2:	2300      	movne	r3, #0
 8002fa4:	b2db      	uxtb	r3, r3
 8002fa6:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	695b      	ldr	r3, [r3, #20]
 8002fae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002fb2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002fb6:	bf0c      	ite	eq
 8002fb8:	2301      	moveq	r3, #1
 8002fba:	2300      	movne	r3, #0
 8002fbc:	b2db      	uxtb	r3, r3
 8002fbe:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002fc6:	b2db      	uxtb	r3, r3
 8002fc8:	2ba0      	cmp	r3, #160	@ 0xa0
 8002fca:	d005      	beq.n	8002fd8 <HAL_I2C_IsDeviceReady+0x188>
 8002fcc:	7dfb      	ldrb	r3, [r7, #23]
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d102      	bne.n	8002fd8 <HAL_I2C_IsDeviceReady+0x188>
 8002fd2:	7dbb      	ldrb	r3, [r7, #22]
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d0cd      	beq.n	8002f74 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	2220      	movs	r2, #32
 8002fdc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	695b      	ldr	r3, [r3, #20]
 8002fe6:	f003 0302 	and.w	r3, r3, #2
 8002fea:	2b02      	cmp	r3, #2
 8002fec:	d129      	bne.n	8003042 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	681a      	ldr	r2, [r3, #0]
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002ffc:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002ffe:	2300      	movs	r3, #0
 8003000:	613b      	str	r3, [r7, #16]
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	695b      	ldr	r3, [r3, #20]
 8003008:	613b      	str	r3, [r7, #16]
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	699b      	ldr	r3, [r3, #24]
 8003010:	613b      	str	r3, [r7, #16]
 8003012:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003014:	69fb      	ldr	r3, [r7, #28]
 8003016:	9300      	str	r3, [sp, #0]
 8003018:	2319      	movs	r3, #25
 800301a:	2201      	movs	r2, #1
 800301c:	4921      	ldr	r1, [pc, #132]	@ (80030a4 <HAL_I2C_IsDeviceReady+0x254>)
 800301e:	68f8      	ldr	r0, [r7, #12]
 8003020:	f000 f8c6 	bl	80031b0 <I2C_WaitOnFlagUntilTimeout>
 8003024:	4603      	mov	r3, r0
 8003026:	2b00      	cmp	r3, #0
 8003028:	d001      	beq.n	800302e <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 800302a:	2301      	movs	r3, #1
 800302c:	e036      	b.n	800309c <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	2220      	movs	r2, #32
 8003032:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	2200      	movs	r2, #0
 800303a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 800303e:	2300      	movs	r3, #0
 8003040:	e02c      	b.n	800309c <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	681a      	ldr	r2, [r3, #0]
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003050:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800305a:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800305c:	69fb      	ldr	r3, [r7, #28]
 800305e:	9300      	str	r3, [sp, #0]
 8003060:	2319      	movs	r3, #25
 8003062:	2201      	movs	r2, #1
 8003064:	490f      	ldr	r1, [pc, #60]	@ (80030a4 <HAL_I2C_IsDeviceReady+0x254>)
 8003066:	68f8      	ldr	r0, [r7, #12]
 8003068:	f000 f8a2 	bl	80031b0 <I2C_WaitOnFlagUntilTimeout>
 800306c:	4603      	mov	r3, r0
 800306e:	2b00      	cmp	r3, #0
 8003070:	d001      	beq.n	8003076 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8003072:	2301      	movs	r3, #1
 8003074:	e012      	b.n	800309c <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8003076:	69bb      	ldr	r3, [r7, #24]
 8003078:	3301      	adds	r3, #1
 800307a:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 800307c:	69ba      	ldr	r2, [r7, #24]
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	429a      	cmp	r2, r3
 8003082:	f4ff af32 	bcc.w	8002eea <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	2220      	movs	r2, #32
 800308a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	2200      	movs	r2, #0
 8003092:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003096:	2301      	movs	r3, #1
 8003098:	e000      	b.n	800309c <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 800309a:	2302      	movs	r3, #2
  }
}
 800309c:	4618      	mov	r0, r3
 800309e:	3720      	adds	r7, #32
 80030a0:	46bd      	mov	sp, r7
 80030a2:	bd80      	pop	{r7, pc}
 80030a4:	00100002 	.word	0x00100002
 80030a8:	ffff0000 	.word	0xffff0000

080030ac <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80030ac:	b580      	push	{r7, lr}
 80030ae:	b088      	sub	sp, #32
 80030b0:	af02      	add	r7, sp, #8
 80030b2:	60f8      	str	r0, [r7, #12]
 80030b4:	607a      	str	r2, [r7, #4]
 80030b6:	603b      	str	r3, [r7, #0]
 80030b8:	460b      	mov	r3, r1
 80030ba:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030c0:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80030c2:	697b      	ldr	r3, [r7, #20]
 80030c4:	2b08      	cmp	r3, #8
 80030c6:	d006      	beq.n	80030d6 <I2C_MasterRequestWrite+0x2a>
 80030c8:	697b      	ldr	r3, [r7, #20]
 80030ca:	2b01      	cmp	r3, #1
 80030cc:	d003      	beq.n	80030d6 <I2C_MasterRequestWrite+0x2a>
 80030ce:	697b      	ldr	r3, [r7, #20]
 80030d0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80030d4:	d108      	bne.n	80030e8 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	681a      	ldr	r2, [r3, #0]
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80030e4:	601a      	str	r2, [r3, #0]
 80030e6:	e00b      	b.n	8003100 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030ec:	2b12      	cmp	r3, #18
 80030ee:	d107      	bne.n	8003100 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	681a      	ldr	r2, [r3, #0]
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80030fe:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003100:	683b      	ldr	r3, [r7, #0]
 8003102:	9300      	str	r3, [sp, #0]
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	2200      	movs	r2, #0
 8003108:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800310c:	68f8      	ldr	r0, [r7, #12]
 800310e:	f000 f84f 	bl	80031b0 <I2C_WaitOnFlagUntilTimeout>
 8003112:	4603      	mov	r3, r0
 8003114:	2b00      	cmp	r3, #0
 8003116:	d00d      	beq.n	8003134 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003122:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003126:	d103      	bne.n	8003130 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800312e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003130:	2303      	movs	r3, #3
 8003132:	e035      	b.n	80031a0 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	691b      	ldr	r3, [r3, #16]
 8003138:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800313c:	d108      	bne.n	8003150 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800313e:	897b      	ldrh	r3, [r7, #10]
 8003140:	b2db      	uxtb	r3, r3
 8003142:	461a      	mov	r2, r3
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800314c:	611a      	str	r2, [r3, #16]
 800314e:	e01b      	b.n	8003188 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003150:	897b      	ldrh	r3, [r7, #10]
 8003152:	11db      	asrs	r3, r3, #7
 8003154:	b2db      	uxtb	r3, r3
 8003156:	f003 0306 	and.w	r3, r3, #6
 800315a:	b2db      	uxtb	r3, r3
 800315c:	f063 030f 	orn	r3, r3, #15
 8003160:	b2da      	uxtb	r2, r3
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003168:	683b      	ldr	r3, [r7, #0]
 800316a:	687a      	ldr	r2, [r7, #4]
 800316c:	490e      	ldr	r1, [pc, #56]	@ (80031a8 <I2C_MasterRequestWrite+0xfc>)
 800316e:	68f8      	ldr	r0, [r7, #12]
 8003170:	f000 f898 	bl	80032a4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003174:	4603      	mov	r3, r0
 8003176:	2b00      	cmp	r3, #0
 8003178:	d001      	beq.n	800317e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800317a:	2301      	movs	r3, #1
 800317c:	e010      	b.n	80031a0 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800317e:	897b      	ldrh	r3, [r7, #10]
 8003180:	b2da      	uxtb	r2, r3
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003188:	683b      	ldr	r3, [r7, #0]
 800318a:	687a      	ldr	r2, [r7, #4]
 800318c:	4907      	ldr	r1, [pc, #28]	@ (80031ac <I2C_MasterRequestWrite+0x100>)
 800318e:	68f8      	ldr	r0, [r7, #12]
 8003190:	f000 f888 	bl	80032a4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003194:	4603      	mov	r3, r0
 8003196:	2b00      	cmp	r3, #0
 8003198:	d001      	beq.n	800319e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800319a:	2301      	movs	r3, #1
 800319c:	e000      	b.n	80031a0 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800319e:	2300      	movs	r3, #0
}
 80031a0:	4618      	mov	r0, r3
 80031a2:	3718      	adds	r7, #24
 80031a4:	46bd      	mov	sp, r7
 80031a6:	bd80      	pop	{r7, pc}
 80031a8:	00010008 	.word	0x00010008
 80031ac:	00010002 	.word	0x00010002

080031b0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80031b0:	b580      	push	{r7, lr}
 80031b2:	b084      	sub	sp, #16
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	60f8      	str	r0, [r7, #12]
 80031b8:	60b9      	str	r1, [r7, #8]
 80031ba:	603b      	str	r3, [r7, #0]
 80031bc:	4613      	mov	r3, r2
 80031be:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80031c0:	e048      	b.n	8003254 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80031c2:	683b      	ldr	r3, [r7, #0]
 80031c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031c8:	d044      	beq.n	8003254 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80031ca:	f7fe fd35 	bl	8001c38 <HAL_GetTick>
 80031ce:	4602      	mov	r2, r0
 80031d0:	69bb      	ldr	r3, [r7, #24]
 80031d2:	1ad3      	subs	r3, r2, r3
 80031d4:	683a      	ldr	r2, [r7, #0]
 80031d6:	429a      	cmp	r2, r3
 80031d8:	d302      	bcc.n	80031e0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80031da:	683b      	ldr	r3, [r7, #0]
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d139      	bne.n	8003254 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80031e0:	68bb      	ldr	r3, [r7, #8]
 80031e2:	0c1b      	lsrs	r3, r3, #16
 80031e4:	b2db      	uxtb	r3, r3
 80031e6:	2b01      	cmp	r3, #1
 80031e8:	d10d      	bne.n	8003206 <I2C_WaitOnFlagUntilTimeout+0x56>
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	695b      	ldr	r3, [r3, #20]
 80031f0:	43da      	mvns	r2, r3
 80031f2:	68bb      	ldr	r3, [r7, #8]
 80031f4:	4013      	ands	r3, r2
 80031f6:	b29b      	uxth	r3, r3
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	bf0c      	ite	eq
 80031fc:	2301      	moveq	r3, #1
 80031fe:	2300      	movne	r3, #0
 8003200:	b2db      	uxtb	r3, r3
 8003202:	461a      	mov	r2, r3
 8003204:	e00c      	b.n	8003220 <I2C_WaitOnFlagUntilTimeout+0x70>
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	699b      	ldr	r3, [r3, #24]
 800320c:	43da      	mvns	r2, r3
 800320e:	68bb      	ldr	r3, [r7, #8]
 8003210:	4013      	ands	r3, r2
 8003212:	b29b      	uxth	r3, r3
 8003214:	2b00      	cmp	r3, #0
 8003216:	bf0c      	ite	eq
 8003218:	2301      	moveq	r3, #1
 800321a:	2300      	movne	r3, #0
 800321c:	b2db      	uxtb	r3, r3
 800321e:	461a      	mov	r2, r3
 8003220:	79fb      	ldrb	r3, [r7, #7]
 8003222:	429a      	cmp	r2, r3
 8003224:	d116      	bne.n	8003254 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	2200      	movs	r2, #0
 800322a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	2220      	movs	r2, #32
 8003230:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	2200      	movs	r2, #0
 8003238:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003240:	f043 0220 	orr.w	r2, r3, #32
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	2200      	movs	r2, #0
 800324c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003250:	2301      	movs	r3, #1
 8003252:	e023      	b.n	800329c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003254:	68bb      	ldr	r3, [r7, #8]
 8003256:	0c1b      	lsrs	r3, r3, #16
 8003258:	b2db      	uxtb	r3, r3
 800325a:	2b01      	cmp	r3, #1
 800325c:	d10d      	bne.n	800327a <I2C_WaitOnFlagUntilTimeout+0xca>
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	695b      	ldr	r3, [r3, #20]
 8003264:	43da      	mvns	r2, r3
 8003266:	68bb      	ldr	r3, [r7, #8]
 8003268:	4013      	ands	r3, r2
 800326a:	b29b      	uxth	r3, r3
 800326c:	2b00      	cmp	r3, #0
 800326e:	bf0c      	ite	eq
 8003270:	2301      	moveq	r3, #1
 8003272:	2300      	movne	r3, #0
 8003274:	b2db      	uxtb	r3, r3
 8003276:	461a      	mov	r2, r3
 8003278:	e00c      	b.n	8003294 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	699b      	ldr	r3, [r3, #24]
 8003280:	43da      	mvns	r2, r3
 8003282:	68bb      	ldr	r3, [r7, #8]
 8003284:	4013      	ands	r3, r2
 8003286:	b29b      	uxth	r3, r3
 8003288:	2b00      	cmp	r3, #0
 800328a:	bf0c      	ite	eq
 800328c:	2301      	moveq	r3, #1
 800328e:	2300      	movne	r3, #0
 8003290:	b2db      	uxtb	r3, r3
 8003292:	461a      	mov	r2, r3
 8003294:	79fb      	ldrb	r3, [r7, #7]
 8003296:	429a      	cmp	r2, r3
 8003298:	d093      	beq.n	80031c2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800329a:	2300      	movs	r3, #0
}
 800329c:	4618      	mov	r0, r3
 800329e:	3710      	adds	r7, #16
 80032a0:	46bd      	mov	sp, r7
 80032a2:	bd80      	pop	{r7, pc}

080032a4 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80032a4:	b580      	push	{r7, lr}
 80032a6:	b084      	sub	sp, #16
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	60f8      	str	r0, [r7, #12]
 80032ac:	60b9      	str	r1, [r7, #8]
 80032ae:	607a      	str	r2, [r7, #4]
 80032b0:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80032b2:	e071      	b.n	8003398 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	695b      	ldr	r3, [r3, #20]
 80032ba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80032be:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80032c2:	d123      	bne.n	800330c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	681a      	ldr	r2, [r3, #0]
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80032d2:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80032dc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	2200      	movs	r2, #0
 80032e2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	2220      	movs	r2, #32
 80032e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	2200      	movs	r2, #0
 80032f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032f8:	f043 0204 	orr.w	r2, r3, #4
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	2200      	movs	r2, #0
 8003304:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003308:	2301      	movs	r3, #1
 800330a:	e067      	b.n	80033dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003312:	d041      	beq.n	8003398 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003314:	f7fe fc90 	bl	8001c38 <HAL_GetTick>
 8003318:	4602      	mov	r2, r0
 800331a:	683b      	ldr	r3, [r7, #0]
 800331c:	1ad3      	subs	r3, r2, r3
 800331e:	687a      	ldr	r2, [r7, #4]
 8003320:	429a      	cmp	r2, r3
 8003322:	d302      	bcc.n	800332a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	2b00      	cmp	r3, #0
 8003328:	d136      	bne.n	8003398 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800332a:	68bb      	ldr	r3, [r7, #8]
 800332c:	0c1b      	lsrs	r3, r3, #16
 800332e:	b2db      	uxtb	r3, r3
 8003330:	2b01      	cmp	r3, #1
 8003332:	d10c      	bne.n	800334e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	695b      	ldr	r3, [r3, #20]
 800333a:	43da      	mvns	r2, r3
 800333c:	68bb      	ldr	r3, [r7, #8]
 800333e:	4013      	ands	r3, r2
 8003340:	b29b      	uxth	r3, r3
 8003342:	2b00      	cmp	r3, #0
 8003344:	bf14      	ite	ne
 8003346:	2301      	movne	r3, #1
 8003348:	2300      	moveq	r3, #0
 800334a:	b2db      	uxtb	r3, r3
 800334c:	e00b      	b.n	8003366 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	699b      	ldr	r3, [r3, #24]
 8003354:	43da      	mvns	r2, r3
 8003356:	68bb      	ldr	r3, [r7, #8]
 8003358:	4013      	ands	r3, r2
 800335a:	b29b      	uxth	r3, r3
 800335c:	2b00      	cmp	r3, #0
 800335e:	bf14      	ite	ne
 8003360:	2301      	movne	r3, #1
 8003362:	2300      	moveq	r3, #0
 8003364:	b2db      	uxtb	r3, r3
 8003366:	2b00      	cmp	r3, #0
 8003368:	d016      	beq.n	8003398 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	2200      	movs	r2, #0
 800336e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	2220      	movs	r2, #32
 8003374:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	2200      	movs	r2, #0
 800337c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003384:	f043 0220 	orr.w	r2, r3, #32
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	2200      	movs	r2, #0
 8003390:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003394:	2301      	movs	r3, #1
 8003396:	e021      	b.n	80033dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003398:	68bb      	ldr	r3, [r7, #8]
 800339a:	0c1b      	lsrs	r3, r3, #16
 800339c:	b2db      	uxtb	r3, r3
 800339e:	2b01      	cmp	r3, #1
 80033a0:	d10c      	bne.n	80033bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	695b      	ldr	r3, [r3, #20]
 80033a8:	43da      	mvns	r2, r3
 80033aa:	68bb      	ldr	r3, [r7, #8]
 80033ac:	4013      	ands	r3, r2
 80033ae:	b29b      	uxth	r3, r3
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	bf14      	ite	ne
 80033b4:	2301      	movne	r3, #1
 80033b6:	2300      	moveq	r3, #0
 80033b8:	b2db      	uxtb	r3, r3
 80033ba:	e00b      	b.n	80033d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	699b      	ldr	r3, [r3, #24]
 80033c2:	43da      	mvns	r2, r3
 80033c4:	68bb      	ldr	r3, [r7, #8]
 80033c6:	4013      	ands	r3, r2
 80033c8:	b29b      	uxth	r3, r3
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	bf14      	ite	ne
 80033ce:	2301      	movne	r3, #1
 80033d0:	2300      	moveq	r3, #0
 80033d2:	b2db      	uxtb	r3, r3
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	f47f af6d 	bne.w	80032b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80033da:	2300      	movs	r3, #0
}
 80033dc:	4618      	mov	r0, r3
 80033de:	3710      	adds	r7, #16
 80033e0:	46bd      	mov	sp, r7
 80033e2:	bd80      	pop	{r7, pc}

080033e4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80033e4:	b580      	push	{r7, lr}
 80033e6:	b084      	sub	sp, #16
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	60f8      	str	r0, [r7, #12]
 80033ec:	60b9      	str	r1, [r7, #8]
 80033ee:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80033f0:	e034      	b.n	800345c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80033f2:	68f8      	ldr	r0, [r7, #12]
 80033f4:	f000 f886 	bl	8003504 <I2C_IsAcknowledgeFailed>
 80033f8:	4603      	mov	r3, r0
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d001      	beq.n	8003402 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80033fe:	2301      	movs	r3, #1
 8003400:	e034      	b.n	800346c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003402:	68bb      	ldr	r3, [r7, #8]
 8003404:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003408:	d028      	beq.n	800345c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800340a:	f7fe fc15 	bl	8001c38 <HAL_GetTick>
 800340e:	4602      	mov	r2, r0
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	1ad3      	subs	r3, r2, r3
 8003414:	68ba      	ldr	r2, [r7, #8]
 8003416:	429a      	cmp	r2, r3
 8003418:	d302      	bcc.n	8003420 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800341a:	68bb      	ldr	r3, [r7, #8]
 800341c:	2b00      	cmp	r3, #0
 800341e:	d11d      	bne.n	800345c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	695b      	ldr	r3, [r3, #20]
 8003426:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800342a:	2b80      	cmp	r3, #128	@ 0x80
 800342c:	d016      	beq.n	800345c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	2200      	movs	r2, #0
 8003432:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	2220      	movs	r2, #32
 8003438:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	2200      	movs	r2, #0
 8003440:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003448:	f043 0220 	orr.w	r2, r3, #32
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	2200      	movs	r2, #0
 8003454:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003458:	2301      	movs	r3, #1
 800345a:	e007      	b.n	800346c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	695b      	ldr	r3, [r3, #20]
 8003462:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003466:	2b80      	cmp	r3, #128	@ 0x80
 8003468:	d1c3      	bne.n	80033f2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800346a:	2300      	movs	r3, #0
}
 800346c:	4618      	mov	r0, r3
 800346e:	3710      	adds	r7, #16
 8003470:	46bd      	mov	sp, r7
 8003472:	bd80      	pop	{r7, pc}

08003474 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003474:	b580      	push	{r7, lr}
 8003476:	b084      	sub	sp, #16
 8003478:	af00      	add	r7, sp, #0
 800347a:	60f8      	str	r0, [r7, #12]
 800347c:	60b9      	str	r1, [r7, #8]
 800347e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003480:	e034      	b.n	80034ec <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003482:	68f8      	ldr	r0, [r7, #12]
 8003484:	f000 f83e 	bl	8003504 <I2C_IsAcknowledgeFailed>
 8003488:	4603      	mov	r3, r0
 800348a:	2b00      	cmp	r3, #0
 800348c:	d001      	beq.n	8003492 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800348e:	2301      	movs	r3, #1
 8003490:	e034      	b.n	80034fc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003492:	68bb      	ldr	r3, [r7, #8]
 8003494:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003498:	d028      	beq.n	80034ec <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800349a:	f7fe fbcd 	bl	8001c38 <HAL_GetTick>
 800349e:	4602      	mov	r2, r0
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	1ad3      	subs	r3, r2, r3
 80034a4:	68ba      	ldr	r2, [r7, #8]
 80034a6:	429a      	cmp	r2, r3
 80034a8:	d302      	bcc.n	80034b0 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80034aa:	68bb      	ldr	r3, [r7, #8]
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d11d      	bne.n	80034ec <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	695b      	ldr	r3, [r3, #20]
 80034b6:	f003 0304 	and.w	r3, r3, #4
 80034ba:	2b04      	cmp	r3, #4
 80034bc:	d016      	beq.n	80034ec <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	2200      	movs	r2, #0
 80034c2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	2220      	movs	r2, #32
 80034c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	2200      	movs	r2, #0
 80034d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034d8:	f043 0220 	orr.w	r2, r3, #32
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	2200      	movs	r2, #0
 80034e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80034e8:	2301      	movs	r3, #1
 80034ea:	e007      	b.n	80034fc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	695b      	ldr	r3, [r3, #20]
 80034f2:	f003 0304 	and.w	r3, r3, #4
 80034f6:	2b04      	cmp	r3, #4
 80034f8:	d1c3      	bne.n	8003482 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80034fa:	2300      	movs	r3, #0
}
 80034fc:	4618      	mov	r0, r3
 80034fe:	3710      	adds	r7, #16
 8003500:	46bd      	mov	sp, r7
 8003502:	bd80      	pop	{r7, pc}

08003504 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003504:	b480      	push	{r7}
 8003506:	b083      	sub	sp, #12
 8003508:	af00      	add	r7, sp, #0
 800350a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	695b      	ldr	r3, [r3, #20]
 8003512:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003516:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800351a:	d11b      	bne.n	8003554 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003524:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	2200      	movs	r2, #0
 800352a:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	2220      	movs	r2, #32
 8003530:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	2200      	movs	r2, #0
 8003538:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003540:	f043 0204 	orr.w	r2, r3, #4
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	2200      	movs	r2, #0
 800354c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003550:	2301      	movs	r3, #1
 8003552:	e000      	b.n	8003556 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003554:	2300      	movs	r3, #0
}
 8003556:	4618      	mov	r0, r3
 8003558:	370c      	adds	r7, #12
 800355a:	46bd      	mov	sp, r7
 800355c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003560:	4770      	bx	lr
	...

08003564 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8003564:	b580      	push	{r7, lr}
 8003566:	b088      	sub	sp, #32
 8003568:	af00      	add	r7, sp, #0
 800356a:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	2b00      	cmp	r3, #0
 8003570:	d101      	bne.n	8003576 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8003572:	2301      	movs	r3, #1
 8003574:	e128      	b.n	80037c8 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800357c:	b2db      	uxtb	r3, r3
 800357e:	2b00      	cmp	r3, #0
 8003580:	d109      	bne.n	8003596 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	2200      	movs	r2, #0
 8003586:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	4a90      	ldr	r2, [pc, #576]	@ (80037d0 <HAL_I2S_Init+0x26c>)
 800358e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8003590:	6878      	ldr	r0, [r7, #4]
 8003592:	f7fd fe21 	bl	80011d8 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	2202      	movs	r2, #2
 800359a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	69db      	ldr	r3, [r3, #28]
 80035a4:	687a      	ldr	r2, [r7, #4]
 80035a6:	6812      	ldr	r2, [r2, #0]
 80035a8:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 80035ac:	f023 030f 	bic.w	r3, r3, #15
 80035b0:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	2202      	movs	r2, #2
 80035b8:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	695b      	ldr	r3, [r3, #20]
 80035be:	2b02      	cmp	r3, #2
 80035c0:	d060      	beq.n	8003684 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	68db      	ldr	r3, [r3, #12]
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d102      	bne.n	80035d0 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 80035ca:	2310      	movs	r3, #16
 80035cc:	617b      	str	r3, [r7, #20]
 80035ce:	e001      	b.n	80035d4 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 80035d0:	2320      	movs	r3, #32
 80035d2:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	689b      	ldr	r3, [r3, #8]
 80035d8:	2b20      	cmp	r3, #32
 80035da:	d802      	bhi.n	80035e2 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 80035dc:	697b      	ldr	r3, [r7, #20]
 80035de:	005b      	lsls	r3, r3, #1
 80035e0:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 80035e2:	2001      	movs	r0, #1
 80035e4:	f001 fa0a 	bl	80049fc <HAL_RCCEx_GetPeriphCLKFreq>
 80035e8:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	691b      	ldr	r3, [r3, #16]
 80035ee:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80035f2:	d125      	bne.n	8003640 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	68db      	ldr	r3, [r3, #12]
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d010      	beq.n	800361e <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80035fc:	697b      	ldr	r3, [r7, #20]
 80035fe:	009b      	lsls	r3, r3, #2
 8003600:	68fa      	ldr	r2, [r7, #12]
 8003602:	fbb2 f2f3 	udiv	r2, r2, r3
 8003606:	4613      	mov	r3, r2
 8003608:	009b      	lsls	r3, r3, #2
 800360a:	4413      	add	r3, r2
 800360c:	005b      	lsls	r3, r3, #1
 800360e:	461a      	mov	r2, r3
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	695b      	ldr	r3, [r3, #20]
 8003614:	fbb2 f3f3 	udiv	r3, r2, r3
 8003618:	3305      	adds	r3, #5
 800361a:	613b      	str	r3, [r7, #16]
 800361c:	e01f      	b.n	800365e <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800361e:	697b      	ldr	r3, [r7, #20]
 8003620:	00db      	lsls	r3, r3, #3
 8003622:	68fa      	ldr	r2, [r7, #12]
 8003624:	fbb2 f2f3 	udiv	r2, r2, r3
 8003628:	4613      	mov	r3, r2
 800362a:	009b      	lsls	r3, r3, #2
 800362c:	4413      	add	r3, r2
 800362e:	005b      	lsls	r3, r3, #1
 8003630:	461a      	mov	r2, r3
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	695b      	ldr	r3, [r3, #20]
 8003636:	fbb2 f3f3 	udiv	r3, r2, r3
 800363a:	3305      	adds	r3, #5
 800363c:	613b      	str	r3, [r7, #16]
 800363e:	e00e      	b.n	800365e <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003640:	68fa      	ldr	r2, [r7, #12]
 8003642:	697b      	ldr	r3, [r7, #20]
 8003644:	fbb2 f2f3 	udiv	r2, r2, r3
 8003648:	4613      	mov	r3, r2
 800364a:	009b      	lsls	r3, r3, #2
 800364c:	4413      	add	r3, r2
 800364e:	005b      	lsls	r3, r3, #1
 8003650:	461a      	mov	r2, r3
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	695b      	ldr	r3, [r3, #20]
 8003656:	fbb2 f3f3 	udiv	r3, r2, r3
 800365a:	3305      	adds	r3, #5
 800365c:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 800365e:	693b      	ldr	r3, [r7, #16]
 8003660:	4a5c      	ldr	r2, [pc, #368]	@ (80037d4 <HAL_I2S_Init+0x270>)
 8003662:	fba2 2303 	umull	r2, r3, r2, r3
 8003666:	08db      	lsrs	r3, r3, #3
 8003668:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 800366a:	693b      	ldr	r3, [r7, #16]
 800366c:	f003 0301 	and.w	r3, r3, #1
 8003670:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8003672:	693a      	ldr	r2, [r7, #16]
 8003674:	69bb      	ldr	r3, [r7, #24]
 8003676:	1ad3      	subs	r3, r2, r3
 8003678:	085b      	lsrs	r3, r3, #1
 800367a:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 800367c:	69bb      	ldr	r3, [r7, #24]
 800367e:	021b      	lsls	r3, r3, #8
 8003680:	61bb      	str	r3, [r7, #24]
 8003682:	e003      	b.n	800368c <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8003684:	2302      	movs	r3, #2
 8003686:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8003688:	2300      	movs	r3, #0
 800368a:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 800368c:	69fb      	ldr	r3, [r7, #28]
 800368e:	2b01      	cmp	r3, #1
 8003690:	d902      	bls.n	8003698 <HAL_I2S_Init+0x134>
 8003692:	69fb      	ldr	r3, [r7, #28]
 8003694:	2bff      	cmp	r3, #255	@ 0xff
 8003696:	d907      	bls.n	80036a8 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800369c:	f043 0210 	orr.w	r2, r3, #16
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 80036a4:	2301      	movs	r3, #1
 80036a6:	e08f      	b.n	80037c8 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	691a      	ldr	r2, [r3, #16]
 80036ac:	69bb      	ldr	r3, [r7, #24]
 80036ae:	ea42 0103 	orr.w	r1, r2, r3
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	69fa      	ldr	r2, [r7, #28]
 80036b8:	430a      	orrs	r2, r1
 80036ba:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	69db      	ldr	r3, [r3, #28]
 80036c2:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 80036c6:	f023 030f 	bic.w	r3, r3, #15
 80036ca:	687a      	ldr	r2, [r7, #4]
 80036cc:	6851      	ldr	r1, [r2, #4]
 80036ce:	687a      	ldr	r2, [r7, #4]
 80036d0:	6892      	ldr	r2, [r2, #8]
 80036d2:	4311      	orrs	r1, r2
 80036d4:	687a      	ldr	r2, [r7, #4]
 80036d6:	68d2      	ldr	r2, [r2, #12]
 80036d8:	4311      	orrs	r1, r2
 80036da:	687a      	ldr	r2, [r7, #4]
 80036dc:	6992      	ldr	r2, [r2, #24]
 80036de:	430a      	orrs	r2, r1
 80036e0:	431a      	orrs	r2, r3
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80036ea:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	6a1b      	ldr	r3, [r3, #32]
 80036f0:	2b01      	cmp	r3, #1
 80036f2:	d161      	bne.n	80037b8 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	4a38      	ldr	r2, [pc, #224]	@ (80037d8 <HAL_I2S_Init+0x274>)
 80036f8:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	4a37      	ldr	r2, [pc, #220]	@ (80037dc <HAL_I2S_Init+0x278>)
 8003700:	4293      	cmp	r3, r2
 8003702:	d101      	bne.n	8003708 <HAL_I2S_Init+0x1a4>
 8003704:	4b36      	ldr	r3, [pc, #216]	@ (80037e0 <HAL_I2S_Init+0x27c>)
 8003706:	e001      	b.n	800370c <HAL_I2S_Init+0x1a8>
 8003708:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800370c:	69db      	ldr	r3, [r3, #28]
 800370e:	687a      	ldr	r2, [r7, #4]
 8003710:	6812      	ldr	r2, [r2, #0]
 8003712:	4932      	ldr	r1, [pc, #200]	@ (80037dc <HAL_I2S_Init+0x278>)
 8003714:	428a      	cmp	r2, r1
 8003716:	d101      	bne.n	800371c <HAL_I2S_Init+0x1b8>
 8003718:	4a31      	ldr	r2, [pc, #196]	@ (80037e0 <HAL_I2S_Init+0x27c>)
 800371a:	e001      	b.n	8003720 <HAL_I2S_Init+0x1bc>
 800371c:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8003720:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8003724:	f023 030f 	bic.w	r3, r3, #15
 8003728:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	4a2b      	ldr	r2, [pc, #172]	@ (80037dc <HAL_I2S_Init+0x278>)
 8003730:	4293      	cmp	r3, r2
 8003732:	d101      	bne.n	8003738 <HAL_I2S_Init+0x1d4>
 8003734:	4b2a      	ldr	r3, [pc, #168]	@ (80037e0 <HAL_I2S_Init+0x27c>)
 8003736:	e001      	b.n	800373c <HAL_I2S_Init+0x1d8>
 8003738:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800373c:	2202      	movs	r2, #2
 800373e:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	4a25      	ldr	r2, [pc, #148]	@ (80037dc <HAL_I2S_Init+0x278>)
 8003746:	4293      	cmp	r3, r2
 8003748:	d101      	bne.n	800374e <HAL_I2S_Init+0x1ea>
 800374a:	4b25      	ldr	r3, [pc, #148]	@ (80037e0 <HAL_I2S_Init+0x27c>)
 800374c:	e001      	b.n	8003752 <HAL_I2S_Init+0x1ee>
 800374e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003752:	69db      	ldr	r3, [r3, #28]
 8003754:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	685b      	ldr	r3, [r3, #4]
 800375a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800375e:	d003      	beq.n	8003768 <HAL_I2S_Init+0x204>
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	685b      	ldr	r3, [r3, #4]
 8003764:	2b00      	cmp	r3, #0
 8003766:	d103      	bne.n	8003770 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8003768:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800376c:	613b      	str	r3, [r7, #16]
 800376e:	e001      	b.n	8003774 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8003770:	2300      	movs	r3, #0
 8003772:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8003774:	693b      	ldr	r3, [r7, #16]
 8003776:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	689b      	ldr	r3, [r3, #8]
 800377c:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800377e:	4313      	orrs	r3, r2
 8003780:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	68db      	ldr	r3, [r3, #12]
 8003786:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003788:	4313      	orrs	r3, r2
 800378a:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	699b      	ldr	r3, [r3, #24]
 8003790:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003792:	4313      	orrs	r3, r2
 8003794:	b29a      	uxth	r2, r3
 8003796:	897b      	ldrh	r3, [r7, #10]
 8003798:	4313      	orrs	r3, r2
 800379a:	b29b      	uxth	r3, r3
 800379c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80037a0:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	4a0d      	ldr	r2, [pc, #52]	@ (80037dc <HAL_I2S_Init+0x278>)
 80037a8:	4293      	cmp	r3, r2
 80037aa:	d101      	bne.n	80037b0 <HAL_I2S_Init+0x24c>
 80037ac:	4b0c      	ldr	r3, [pc, #48]	@ (80037e0 <HAL_I2S_Init+0x27c>)
 80037ae:	e001      	b.n	80037b4 <HAL_I2S_Init+0x250>
 80037b0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80037b4:	897a      	ldrh	r2, [r7, #10]
 80037b6:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	2200      	movs	r2, #0
 80037bc:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	2201      	movs	r2, #1
 80037c2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 80037c6:	2300      	movs	r3, #0
}
 80037c8:	4618      	mov	r0, r3
 80037ca:	3720      	adds	r7, #32
 80037cc:	46bd      	mov	sp, r7
 80037ce:	bd80      	pop	{r7, pc}
 80037d0:	080038db 	.word	0x080038db
 80037d4:	cccccccd 	.word	0xcccccccd
 80037d8:	080039f1 	.word	0x080039f1
 80037dc:	40003800 	.word	0x40003800
 80037e0:	40003400 	.word	0x40003400

080037e4 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80037e4:	b480      	push	{r7}
 80037e6:	b083      	sub	sp, #12
 80037e8:	af00      	add	r7, sp, #0
 80037ea:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 80037ec:	bf00      	nop
 80037ee:	370c      	adds	r7, #12
 80037f0:	46bd      	mov	sp, r7
 80037f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f6:	4770      	bx	lr

080037f8 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80037f8:	b480      	push	{r7}
 80037fa:	b083      	sub	sp, #12
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8003800:	bf00      	nop
 8003802:	370c      	adds	r7, #12
 8003804:	46bd      	mov	sp, r7
 8003806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800380a:	4770      	bx	lr

0800380c <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 800380c:	b480      	push	{r7}
 800380e:	b083      	sub	sp, #12
 8003810:	af00      	add	r7, sp, #0
 8003812:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8003814:	bf00      	nop
 8003816:	370c      	adds	r7, #12
 8003818:	46bd      	mov	sp, r7
 800381a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800381e:	4770      	bx	lr

08003820 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8003820:	b580      	push	{r7, lr}
 8003822:	b082      	sub	sp, #8
 8003824:	af00      	add	r7, sp, #0
 8003826:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800382c:	881a      	ldrh	r2, [r3, #0]
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003838:	1c9a      	adds	r2, r3, #2
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003842:	b29b      	uxth	r3, r3
 8003844:	3b01      	subs	r3, #1
 8003846:	b29a      	uxth	r2, r3
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003850:	b29b      	uxth	r3, r3
 8003852:	2b00      	cmp	r3, #0
 8003854:	d10e      	bne.n	8003874 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	685a      	ldr	r2, [r3, #4]
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003864:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	2201      	movs	r2, #1
 800386a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 800386e:	6878      	ldr	r0, [r7, #4]
 8003870:	f7ff ffb8 	bl	80037e4 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003874:	bf00      	nop
 8003876:	3708      	adds	r7, #8
 8003878:	46bd      	mov	sp, r7
 800387a:	bd80      	pop	{r7, pc}

0800387c <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 800387c:	b580      	push	{r7, lr}
 800387e:	b082      	sub	sp, #8
 8003880:	af00      	add	r7, sp, #0
 8003882:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	68da      	ldr	r2, [r3, #12]
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800388e:	b292      	uxth	r2, r2
 8003890:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003896:	1c9a      	adds	r2, r3, #2
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80038a0:	b29b      	uxth	r3, r3
 80038a2:	3b01      	subs	r3, #1
 80038a4:	b29a      	uxth	r2, r3
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80038ae:	b29b      	uxth	r3, r3
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d10e      	bne.n	80038d2 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	685a      	ldr	r2, [r3, #4]
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80038c2:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	2201      	movs	r2, #1
 80038c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 80038cc:	6878      	ldr	r0, [r7, #4]
 80038ce:	f7ff ff93 	bl	80037f8 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80038d2:	bf00      	nop
 80038d4:	3708      	adds	r7, #8
 80038d6:	46bd      	mov	sp, r7
 80038d8:	bd80      	pop	{r7, pc}

080038da <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80038da:	b580      	push	{r7, lr}
 80038dc:	b086      	sub	sp, #24
 80038de:	af00      	add	r7, sp, #0
 80038e0:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	689b      	ldr	r3, [r3, #8]
 80038e8:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80038f0:	b2db      	uxtb	r3, r3
 80038f2:	2b04      	cmp	r3, #4
 80038f4:	d13a      	bne.n	800396c <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 80038f6:	697b      	ldr	r3, [r7, #20]
 80038f8:	f003 0301 	and.w	r3, r3, #1
 80038fc:	2b01      	cmp	r3, #1
 80038fe:	d109      	bne.n	8003914 <I2S_IRQHandler+0x3a>
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	685b      	ldr	r3, [r3, #4]
 8003906:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800390a:	2b40      	cmp	r3, #64	@ 0x40
 800390c:	d102      	bne.n	8003914 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 800390e:	6878      	ldr	r0, [r7, #4]
 8003910:	f7ff ffb4 	bl	800387c <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8003914:	697b      	ldr	r3, [r7, #20]
 8003916:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800391a:	2b40      	cmp	r3, #64	@ 0x40
 800391c:	d126      	bne.n	800396c <I2S_IRQHandler+0x92>
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	685b      	ldr	r3, [r3, #4]
 8003924:	f003 0320 	and.w	r3, r3, #32
 8003928:	2b20      	cmp	r3, #32
 800392a:	d11f      	bne.n	800396c <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	685a      	ldr	r2, [r3, #4]
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800393a:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 800393c:	2300      	movs	r3, #0
 800393e:	613b      	str	r3, [r7, #16]
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	68db      	ldr	r3, [r3, #12]
 8003946:	613b      	str	r3, [r7, #16]
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	689b      	ldr	r3, [r3, #8]
 800394e:	613b      	str	r3, [r7, #16]
 8003950:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	2201      	movs	r2, #1
 8003956:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800395e:	f043 0202 	orr.w	r2, r3, #2
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003966:	6878      	ldr	r0, [r7, #4]
 8003968:	f7ff ff50 	bl	800380c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003972:	b2db      	uxtb	r3, r3
 8003974:	2b03      	cmp	r3, #3
 8003976:	d136      	bne.n	80039e6 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8003978:	697b      	ldr	r3, [r7, #20]
 800397a:	f003 0302 	and.w	r3, r3, #2
 800397e:	2b02      	cmp	r3, #2
 8003980:	d109      	bne.n	8003996 <I2S_IRQHandler+0xbc>
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	685b      	ldr	r3, [r3, #4]
 8003988:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800398c:	2b80      	cmp	r3, #128	@ 0x80
 800398e:	d102      	bne.n	8003996 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8003990:	6878      	ldr	r0, [r7, #4]
 8003992:	f7ff ff45 	bl	8003820 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8003996:	697b      	ldr	r3, [r7, #20]
 8003998:	f003 0308 	and.w	r3, r3, #8
 800399c:	2b08      	cmp	r3, #8
 800399e:	d122      	bne.n	80039e6 <I2S_IRQHandler+0x10c>
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	685b      	ldr	r3, [r3, #4]
 80039a6:	f003 0320 	and.w	r3, r3, #32
 80039aa:	2b20      	cmp	r3, #32
 80039ac:	d11b      	bne.n	80039e6 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	685a      	ldr	r2, [r3, #4]
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80039bc:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80039be:	2300      	movs	r3, #0
 80039c0:	60fb      	str	r3, [r7, #12]
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	689b      	ldr	r3, [r3, #8]
 80039c8:	60fb      	str	r3, [r7, #12]
 80039ca:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	2201      	movs	r2, #1
 80039d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039d8:	f043 0204 	orr.w	r2, r3, #4
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80039e0:	6878      	ldr	r0, [r7, #4]
 80039e2:	f7ff ff13 	bl	800380c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80039e6:	bf00      	nop
 80039e8:	3718      	adds	r7, #24
 80039ea:	46bd      	mov	sp, r7
 80039ec:	bd80      	pop	{r7, pc}
	...

080039f0 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80039f0:	b580      	push	{r7, lr}
 80039f2:	b088      	sub	sp, #32
 80039f4:	af00      	add	r7, sp, #0
 80039f6:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	689b      	ldr	r3, [r3, #8]
 80039fe:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	4a92      	ldr	r2, [pc, #584]	@ (8003c50 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003a06:	4293      	cmp	r3, r2
 8003a08:	d101      	bne.n	8003a0e <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8003a0a:	4b92      	ldr	r3, [pc, #584]	@ (8003c54 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003a0c:	e001      	b.n	8003a12 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8003a0e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003a12:	689b      	ldr	r3, [r3, #8]
 8003a14:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	685b      	ldr	r3, [r3, #4]
 8003a1c:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	4a8b      	ldr	r2, [pc, #556]	@ (8003c50 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003a24:	4293      	cmp	r3, r2
 8003a26:	d101      	bne.n	8003a2c <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8003a28:	4b8a      	ldr	r3, [pc, #552]	@ (8003c54 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003a2a:	e001      	b.n	8003a30 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8003a2c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003a30:	685b      	ldr	r3, [r3, #4]
 8003a32:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	685b      	ldr	r3, [r3, #4]
 8003a38:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003a3c:	d004      	beq.n	8003a48 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	685b      	ldr	r3, [r3, #4]
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	f040 8099 	bne.w	8003b7a <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8003a48:	69fb      	ldr	r3, [r7, #28]
 8003a4a:	f003 0302 	and.w	r3, r3, #2
 8003a4e:	2b02      	cmp	r3, #2
 8003a50:	d107      	bne.n	8003a62 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8003a52:	697b      	ldr	r3, [r7, #20]
 8003a54:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d002      	beq.n	8003a62 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8003a5c:	6878      	ldr	r0, [r7, #4]
 8003a5e:	f000 f925 	bl	8003cac <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8003a62:	69bb      	ldr	r3, [r7, #24]
 8003a64:	f003 0301 	and.w	r3, r3, #1
 8003a68:	2b01      	cmp	r3, #1
 8003a6a:	d107      	bne.n	8003a7c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8003a6c:	693b      	ldr	r3, [r7, #16]
 8003a6e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d002      	beq.n	8003a7c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8003a76:	6878      	ldr	r0, [r7, #4]
 8003a78:	f000 f9c8 	bl	8003e0c <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8003a7c:	69bb      	ldr	r3, [r7, #24]
 8003a7e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a82:	2b40      	cmp	r3, #64	@ 0x40
 8003a84:	d13a      	bne.n	8003afc <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8003a86:	693b      	ldr	r3, [r7, #16]
 8003a88:	f003 0320 	and.w	r3, r3, #32
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d035      	beq.n	8003afc <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	4a6e      	ldr	r2, [pc, #440]	@ (8003c50 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003a96:	4293      	cmp	r3, r2
 8003a98:	d101      	bne.n	8003a9e <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8003a9a:	4b6e      	ldr	r3, [pc, #440]	@ (8003c54 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003a9c:	e001      	b.n	8003aa2 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8003a9e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003aa2:	685a      	ldr	r2, [r3, #4]
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	4969      	ldr	r1, [pc, #420]	@ (8003c50 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003aaa:	428b      	cmp	r3, r1
 8003aac:	d101      	bne.n	8003ab2 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8003aae:	4b69      	ldr	r3, [pc, #420]	@ (8003c54 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003ab0:	e001      	b.n	8003ab6 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8003ab2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003ab6:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003aba:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	685a      	ldr	r2, [r3, #4]
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003aca:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003acc:	2300      	movs	r3, #0
 8003ace:	60fb      	str	r3, [r7, #12]
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	68db      	ldr	r3, [r3, #12]
 8003ad6:	60fb      	str	r3, [r7, #12]
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	689b      	ldr	r3, [r3, #8]
 8003ade:	60fb      	str	r3, [r7, #12]
 8003ae0:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	2201      	movs	r2, #1
 8003ae6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003aee:	f043 0202 	orr.w	r2, r3, #2
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003af6:	6878      	ldr	r0, [r7, #4]
 8003af8:	f7ff fe88 	bl	800380c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003afc:	69fb      	ldr	r3, [r7, #28]
 8003afe:	f003 0308 	and.w	r3, r3, #8
 8003b02:	2b08      	cmp	r3, #8
 8003b04:	f040 80c3 	bne.w	8003c8e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8003b08:	697b      	ldr	r3, [r7, #20]
 8003b0a:	f003 0320 	and.w	r3, r3, #32
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	f000 80bd 	beq.w	8003c8e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	685a      	ldr	r2, [r3, #4]
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003b22:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	4a49      	ldr	r2, [pc, #292]	@ (8003c50 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003b2a:	4293      	cmp	r3, r2
 8003b2c:	d101      	bne.n	8003b32 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8003b2e:	4b49      	ldr	r3, [pc, #292]	@ (8003c54 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003b30:	e001      	b.n	8003b36 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8003b32:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003b36:	685a      	ldr	r2, [r3, #4]
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	4944      	ldr	r1, [pc, #272]	@ (8003c50 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003b3e:	428b      	cmp	r3, r1
 8003b40:	d101      	bne.n	8003b46 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8003b42:	4b44      	ldr	r3, [pc, #272]	@ (8003c54 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003b44:	e001      	b.n	8003b4a <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8003b46:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003b4a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003b4e:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8003b50:	2300      	movs	r3, #0
 8003b52:	60bb      	str	r3, [r7, #8]
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	689b      	ldr	r3, [r3, #8]
 8003b5a:	60bb      	str	r3, [r7, #8]
 8003b5c:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	2201      	movs	r2, #1
 8003b62:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b6a:	f043 0204 	orr.w	r2, r3, #4
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003b72:	6878      	ldr	r0, [r7, #4]
 8003b74:	f7ff fe4a 	bl	800380c <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003b78:	e089      	b.n	8003c8e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8003b7a:	69bb      	ldr	r3, [r7, #24]
 8003b7c:	f003 0302 	and.w	r3, r3, #2
 8003b80:	2b02      	cmp	r3, #2
 8003b82:	d107      	bne.n	8003b94 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8003b84:	693b      	ldr	r3, [r7, #16]
 8003b86:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d002      	beq.n	8003b94 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8003b8e:	6878      	ldr	r0, [r7, #4]
 8003b90:	f000 f8be 	bl	8003d10 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8003b94:	69fb      	ldr	r3, [r7, #28]
 8003b96:	f003 0301 	and.w	r3, r3, #1
 8003b9a:	2b01      	cmp	r3, #1
 8003b9c:	d107      	bne.n	8003bae <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8003b9e:	697b      	ldr	r3, [r7, #20]
 8003ba0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d002      	beq.n	8003bae <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8003ba8:	6878      	ldr	r0, [r7, #4]
 8003baa:	f000 f8fd 	bl	8003da8 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003bae:	69fb      	ldr	r3, [r7, #28]
 8003bb0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003bb4:	2b40      	cmp	r3, #64	@ 0x40
 8003bb6:	d12f      	bne.n	8003c18 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8003bb8:	697b      	ldr	r3, [r7, #20]
 8003bba:	f003 0320 	and.w	r3, r3, #32
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d02a      	beq.n	8003c18 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	685a      	ldr	r2, [r3, #4]
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003bd0:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	4a1e      	ldr	r2, [pc, #120]	@ (8003c50 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003bd8:	4293      	cmp	r3, r2
 8003bda:	d101      	bne.n	8003be0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8003bdc:	4b1d      	ldr	r3, [pc, #116]	@ (8003c54 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003bde:	e001      	b.n	8003be4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8003be0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003be4:	685a      	ldr	r2, [r3, #4]
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	4919      	ldr	r1, [pc, #100]	@ (8003c50 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003bec:	428b      	cmp	r3, r1
 8003bee:	d101      	bne.n	8003bf4 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8003bf0:	4b18      	ldr	r3, [pc, #96]	@ (8003c54 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003bf2:	e001      	b.n	8003bf8 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8003bf4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003bf8:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003bfc:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	2201      	movs	r2, #1
 8003c02:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c0a:	f043 0202 	orr.w	r2, r3, #2
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003c12:	6878      	ldr	r0, [r7, #4]
 8003c14:	f7ff fdfa 	bl	800380c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8003c18:	69bb      	ldr	r3, [r7, #24]
 8003c1a:	f003 0308 	and.w	r3, r3, #8
 8003c1e:	2b08      	cmp	r3, #8
 8003c20:	d136      	bne.n	8003c90 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8003c22:	693b      	ldr	r3, [r7, #16]
 8003c24:	f003 0320 	and.w	r3, r3, #32
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d031      	beq.n	8003c90 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	4a07      	ldr	r2, [pc, #28]	@ (8003c50 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003c32:	4293      	cmp	r3, r2
 8003c34:	d101      	bne.n	8003c3a <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8003c36:	4b07      	ldr	r3, [pc, #28]	@ (8003c54 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003c38:	e001      	b.n	8003c3e <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8003c3a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003c3e:	685a      	ldr	r2, [r3, #4]
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	4902      	ldr	r1, [pc, #8]	@ (8003c50 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003c46:	428b      	cmp	r3, r1
 8003c48:	d106      	bne.n	8003c58 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8003c4a:	4b02      	ldr	r3, [pc, #8]	@ (8003c54 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003c4c:	e006      	b.n	8003c5c <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8003c4e:	bf00      	nop
 8003c50:	40003800 	.word	0x40003800
 8003c54:	40003400 	.word	0x40003400
 8003c58:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003c5c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003c60:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	685a      	ldr	r2, [r3, #4]
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003c70:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	2201      	movs	r2, #1
 8003c76:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c7e:	f043 0204 	orr.w	r2, r3, #4
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003c86:	6878      	ldr	r0, [r7, #4]
 8003c88:	f7ff fdc0 	bl	800380c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003c8c:	e000      	b.n	8003c90 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003c8e:	bf00      	nop
}
 8003c90:	bf00      	nop
 8003c92:	3720      	adds	r7, #32
 8003c94:	46bd      	mov	sp, r7
 8003c96:	bd80      	pop	{r7, pc}

08003c98 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003c98:	b480      	push	{r7}
 8003c9a:	b083      	sub	sp, #12
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8003ca0:	bf00      	nop
 8003ca2:	370c      	adds	r7, #12
 8003ca4:	46bd      	mov	sp, r7
 8003ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003caa:	4770      	bx	lr

08003cac <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8003cac:	b580      	push	{r7, lr}
 8003cae:	b082      	sub	sp, #8
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cb8:	1c99      	adds	r1, r3, #2
 8003cba:	687a      	ldr	r2, [r7, #4]
 8003cbc:	6251      	str	r1, [r2, #36]	@ 0x24
 8003cbe:	881a      	ldrh	r2, [r3, #0]
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cca:	b29b      	uxth	r3, r3
 8003ccc:	3b01      	subs	r3, #1
 8003cce:	b29a      	uxth	r2, r3
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cd8:	b29b      	uxth	r3, r3
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d113      	bne.n	8003d06 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	685a      	ldr	r2, [r3, #4]
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003cec:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003cf2:	b29b      	uxth	r3, r3
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d106      	bne.n	8003d06 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	2201      	movs	r2, #1
 8003cfc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003d00:	6878      	ldr	r0, [r7, #4]
 8003d02:	f7ff ffc9 	bl	8003c98 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003d06:	bf00      	nop
 8003d08:	3708      	adds	r7, #8
 8003d0a:	46bd      	mov	sp, r7
 8003d0c:	bd80      	pop	{r7, pc}
	...

08003d10 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8003d10:	b580      	push	{r7, lr}
 8003d12:	b082      	sub	sp, #8
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d1c:	1c99      	adds	r1, r3, #2
 8003d1e:	687a      	ldr	r2, [r7, #4]
 8003d20:	6251      	str	r1, [r2, #36]	@ 0x24
 8003d22:	8819      	ldrh	r1, [r3, #0]
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	4a1d      	ldr	r2, [pc, #116]	@ (8003da0 <I2SEx_TxISR_I2SExt+0x90>)
 8003d2a:	4293      	cmp	r3, r2
 8003d2c:	d101      	bne.n	8003d32 <I2SEx_TxISR_I2SExt+0x22>
 8003d2e:	4b1d      	ldr	r3, [pc, #116]	@ (8003da4 <I2SEx_TxISR_I2SExt+0x94>)
 8003d30:	e001      	b.n	8003d36 <I2SEx_TxISR_I2SExt+0x26>
 8003d32:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003d36:	460a      	mov	r2, r1
 8003d38:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d3e:	b29b      	uxth	r3, r3
 8003d40:	3b01      	subs	r3, #1
 8003d42:	b29a      	uxth	r2, r3
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d4c:	b29b      	uxth	r3, r3
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d121      	bne.n	8003d96 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	4a12      	ldr	r2, [pc, #72]	@ (8003da0 <I2SEx_TxISR_I2SExt+0x90>)
 8003d58:	4293      	cmp	r3, r2
 8003d5a:	d101      	bne.n	8003d60 <I2SEx_TxISR_I2SExt+0x50>
 8003d5c:	4b11      	ldr	r3, [pc, #68]	@ (8003da4 <I2SEx_TxISR_I2SExt+0x94>)
 8003d5e:	e001      	b.n	8003d64 <I2SEx_TxISR_I2SExt+0x54>
 8003d60:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003d64:	685a      	ldr	r2, [r3, #4]
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	490d      	ldr	r1, [pc, #52]	@ (8003da0 <I2SEx_TxISR_I2SExt+0x90>)
 8003d6c:	428b      	cmp	r3, r1
 8003d6e:	d101      	bne.n	8003d74 <I2SEx_TxISR_I2SExt+0x64>
 8003d70:	4b0c      	ldr	r3, [pc, #48]	@ (8003da4 <I2SEx_TxISR_I2SExt+0x94>)
 8003d72:	e001      	b.n	8003d78 <I2SEx_TxISR_I2SExt+0x68>
 8003d74:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003d78:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003d7c:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003d82:	b29b      	uxth	r3, r3
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d106      	bne.n	8003d96 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	2201      	movs	r2, #1
 8003d8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003d90:	6878      	ldr	r0, [r7, #4]
 8003d92:	f7ff ff81 	bl	8003c98 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003d96:	bf00      	nop
 8003d98:	3708      	adds	r7, #8
 8003d9a:	46bd      	mov	sp, r7
 8003d9c:	bd80      	pop	{r7, pc}
 8003d9e:	bf00      	nop
 8003da0:	40003800 	.word	0x40003800
 8003da4:	40003400 	.word	0x40003400

08003da8 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8003da8:	b580      	push	{r7, lr}
 8003daa:	b082      	sub	sp, #8
 8003dac:	af00      	add	r7, sp, #0
 8003dae:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	68d8      	ldr	r0, [r3, #12]
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003dba:	1c99      	adds	r1, r3, #2
 8003dbc:	687a      	ldr	r2, [r7, #4]
 8003dbe:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8003dc0:	b282      	uxth	r2, r0
 8003dc2:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003dc8:	b29b      	uxth	r3, r3
 8003dca:	3b01      	subs	r3, #1
 8003dcc:	b29a      	uxth	r2, r3
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003dd6:	b29b      	uxth	r3, r3
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d113      	bne.n	8003e04 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	685a      	ldr	r2, [r3, #4]
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003dea:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003df0:	b29b      	uxth	r3, r3
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d106      	bne.n	8003e04 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	2201      	movs	r2, #1
 8003dfa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003dfe:	6878      	ldr	r0, [r7, #4]
 8003e00:	f7ff ff4a 	bl	8003c98 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003e04:	bf00      	nop
 8003e06:	3708      	adds	r7, #8
 8003e08:	46bd      	mov	sp, r7
 8003e0a:	bd80      	pop	{r7, pc}

08003e0c <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8003e0c:	b580      	push	{r7, lr}
 8003e0e:	b082      	sub	sp, #8
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	4a20      	ldr	r2, [pc, #128]	@ (8003e9c <I2SEx_RxISR_I2SExt+0x90>)
 8003e1a:	4293      	cmp	r3, r2
 8003e1c:	d101      	bne.n	8003e22 <I2SEx_RxISR_I2SExt+0x16>
 8003e1e:	4b20      	ldr	r3, [pc, #128]	@ (8003ea0 <I2SEx_RxISR_I2SExt+0x94>)
 8003e20:	e001      	b.n	8003e26 <I2SEx_RxISR_I2SExt+0x1a>
 8003e22:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003e26:	68d8      	ldr	r0, [r3, #12]
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e2c:	1c99      	adds	r1, r3, #2
 8003e2e:	687a      	ldr	r2, [r7, #4]
 8003e30:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8003e32:	b282      	uxth	r2, r0
 8003e34:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003e3a:	b29b      	uxth	r3, r3
 8003e3c:	3b01      	subs	r3, #1
 8003e3e:	b29a      	uxth	r2, r3
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003e48:	b29b      	uxth	r3, r3
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d121      	bne.n	8003e92 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	4a12      	ldr	r2, [pc, #72]	@ (8003e9c <I2SEx_RxISR_I2SExt+0x90>)
 8003e54:	4293      	cmp	r3, r2
 8003e56:	d101      	bne.n	8003e5c <I2SEx_RxISR_I2SExt+0x50>
 8003e58:	4b11      	ldr	r3, [pc, #68]	@ (8003ea0 <I2SEx_RxISR_I2SExt+0x94>)
 8003e5a:	e001      	b.n	8003e60 <I2SEx_RxISR_I2SExt+0x54>
 8003e5c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003e60:	685a      	ldr	r2, [r3, #4]
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	490d      	ldr	r1, [pc, #52]	@ (8003e9c <I2SEx_RxISR_I2SExt+0x90>)
 8003e68:	428b      	cmp	r3, r1
 8003e6a:	d101      	bne.n	8003e70 <I2SEx_RxISR_I2SExt+0x64>
 8003e6c:	4b0c      	ldr	r3, [pc, #48]	@ (8003ea0 <I2SEx_RxISR_I2SExt+0x94>)
 8003e6e:	e001      	b.n	8003e74 <I2SEx_RxISR_I2SExt+0x68>
 8003e70:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003e74:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003e78:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e7e:	b29b      	uxth	r3, r3
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d106      	bne.n	8003e92 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	2201      	movs	r2, #1
 8003e88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003e8c:	6878      	ldr	r0, [r7, #4]
 8003e8e:	f7ff ff03 	bl	8003c98 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003e92:	bf00      	nop
 8003e94:	3708      	adds	r7, #8
 8003e96:	46bd      	mov	sp, r7
 8003e98:	bd80      	pop	{r7, pc}
 8003e9a:	bf00      	nop
 8003e9c:	40003800 	.word	0x40003800
 8003ea0:	40003400 	.word	0x40003400

08003ea4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003ea4:	b580      	push	{r7, lr}
 8003ea6:	b086      	sub	sp, #24
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d101      	bne.n	8003eb6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003eb2:	2301      	movs	r3, #1
 8003eb4:	e267      	b.n	8004386 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	f003 0301 	and.w	r3, r3, #1
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d075      	beq.n	8003fae <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003ec2:	4b88      	ldr	r3, [pc, #544]	@ (80040e4 <HAL_RCC_OscConfig+0x240>)
 8003ec4:	689b      	ldr	r3, [r3, #8]
 8003ec6:	f003 030c 	and.w	r3, r3, #12
 8003eca:	2b04      	cmp	r3, #4
 8003ecc:	d00c      	beq.n	8003ee8 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003ece:	4b85      	ldr	r3, [pc, #532]	@ (80040e4 <HAL_RCC_OscConfig+0x240>)
 8003ed0:	689b      	ldr	r3, [r3, #8]
 8003ed2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003ed6:	2b08      	cmp	r3, #8
 8003ed8:	d112      	bne.n	8003f00 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003eda:	4b82      	ldr	r3, [pc, #520]	@ (80040e4 <HAL_RCC_OscConfig+0x240>)
 8003edc:	685b      	ldr	r3, [r3, #4]
 8003ede:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003ee2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003ee6:	d10b      	bne.n	8003f00 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ee8:	4b7e      	ldr	r3, [pc, #504]	@ (80040e4 <HAL_RCC_OscConfig+0x240>)
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d05b      	beq.n	8003fac <HAL_RCC_OscConfig+0x108>
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	685b      	ldr	r3, [r3, #4]
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d157      	bne.n	8003fac <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003efc:	2301      	movs	r3, #1
 8003efe:	e242      	b.n	8004386 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	685b      	ldr	r3, [r3, #4]
 8003f04:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003f08:	d106      	bne.n	8003f18 <HAL_RCC_OscConfig+0x74>
 8003f0a:	4b76      	ldr	r3, [pc, #472]	@ (80040e4 <HAL_RCC_OscConfig+0x240>)
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	4a75      	ldr	r2, [pc, #468]	@ (80040e4 <HAL_RCC_OscConfig+0x240>)
 8003f10:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f14:	6013      	str	r3, [r2, #0]
 8003f16:	e01d      	b.n	8003f54 <HAL_RCC_OscConfig+0xb0>
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	685b      	ldr	r3, [r3, #4]
 8003f1c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003f20:	d10c      	bne.n	8003f3c <HAL_RCC_OscConfig+0x98>
 8003f22:	4b70      	ldr	r3, [pc, #448]	@ (80040e4 <HAL_RCC_OscConfig+0x240>)
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	4a6f      	ldr	r2, [pc, #444]	@ (80040e4 <HAL_RCC_OscConfig+0x240>)
 8003f28:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003f2c:	6013      	str	r3, [r2, #0]
 8003f2e:	4b6d      	ldr	r3, [pc, #436]	@ (80040e4 <HAL_RCC_OscConfig+0x240>)
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	4a6c      	ldr	r2, [pc, #432]	@ (80040e4 <HAL_RCC_OscConfig+0x240>)
 8003f34:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f38:	6013      	str	r3, [r2, #0]
 8003f3a:	e00b      	b.n	8003f54 <HAL_RCC_OscConfig+0xb0>
 8003f3c:	4b69      	ldr	r3, [pc, #420]	@ (80040e4 <HAL_RCC_OscConfig+0x240>)
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	4a68      	ldr	r2, [pc, #416]	@ (80040e4 <HAL_RCC_OscConfig+0x240>)
 8003f42:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003f46:	6013      	str	r3, [r2, #0]
 8003f48:	4b66      	ldr	r3, [pc, #408]	@ (80040e4 <HAL_RCC_OscConfig+0x240>)
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	4a65      	ldr	r2, [pc, #404]	@ (80040e4 <HAL_RCC_OscConfig+0x240>)
 8003f4e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003f52:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	685b      	ldr	r3, [r3, #4]
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d013      	beq.n	8003f84 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f5c:	f7fd fe6c 	bl	8001c38 <HAL_GetTick>
 8003f60:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f62:	e008      	b.n	8003f76 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003f64:	f7fd fe68 	bl	8001c38 <HAL_GetTick>
 8003f68:	4602      	mov	r2, r0
 8003f6a:	693b      	ldr	r3, [r7, #16]
 8003f6c:	1ad3      	subs	r3, r2, r3
 8003f6e:	2b64      	cmp	r3, #100	@ 0x64
 8003f70:	d901      	bls.n	8003f76 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003f72:	2303      	movs	r3, #3
 8003f74:	e207      	b.n	8004386 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f76:	4b5b      	ldr	r3, [pc, #364]	@ (80040e4 <HAL_RCC_OscConfig+0x240>)
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d0f0      	beq.n	8003f64 <HAL_RCC_OscConfig+0xc0>
 8003f82:	e014      	b.n	8003fae <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f84:	f7fd fe58 	bl	8001c38 <HAL_GetTick>
 8003f88:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003f8a:	e008      	b.n	8003f9e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003f8c:	f7fd fe54 	bl	8001c38 <HAL_GetTick>
 8003f90:	4602      	mov	r2, r0
 8003f92:	693b      	ldr	r3, [r7, #16]
 8003f94:	1ad3      	subs	r3, r2, r3
 8003f96:	2b64      	cmp	r3, #100	@ 0x64
 8003f98:	d901      	bls.n	8003f9e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003f9a:	2303      	movs	r3, #3
 8003f9c:	e1f3      	b.n	8004386 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003f9e:	4b51      	ldr	r3, [pc, #324]	@ (80040e4 <HAL_RCC_OscConfig+0x240>)
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d1f0      	bne.n	8003f8c <HAL_RCC_OscConfig+0xe8>
 8003faa:	e000      	b.n	8003fae <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003fac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	f003 0302 	and.w	r3, r3, #2
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d063      	beq.n	8004082 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003fba:	4b4a      	ldr	r3, [pc, #296]	@ (80040e4 <HAL_RCC_OscConfig+0x240>)
 8003fbc:	689b      	ldr	r3, [r3, #8]
 8003fbe:	f003 030c 	and.w	r3, r3, #12
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d00b      	beq.n	8003fde <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003fc6:	4b47      	ldr	r3, [pc, #284]	@ (80040e4 <HAL_RCC_OscConfig+0x240>)
 8003fc8:	689b      	ldr	r3, [r3, #8]
 8003fca:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003fce:	2b08      	cmp	r3, #8
 8003fd0:	d11c      	bne.n	800400c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003fd2:	4b44      	ldr	r3, [pc, #272]	@ (80040e4 <HAL_RCC_OscConfig+0x240>)
 8003fd4:	685b      	ldr	r3, [r3, #4]
 8003fd6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d116      	bne.n	800400c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003fde:	4b41      	ldr	r3, [pc, #260]	@ (80040e4 <HAL_RCC_OscConfig+0x240>)
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	f003 0302 	and.w	r3, r3, #2
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d005      	beq.n	8003ff6 <HAL_RCC_OscConfig+0x152>
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	68db      	ldr	r3, [r3, #12]
 8003fee:	2b01      	cmp	r3, #1
 8003ff0:	d001      	beq.n	8003ff6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003ff2:	2301      	movs	r3, #1
 8003ff4:	e1c7      	b.n	8004386 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ff6:	4b3b      	ldr	r3, [pc, #236]	@ (80040e4 <HAL_RCC_OscConfig+0x240>)
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	691b      	ldr	r3, [r3, #16]
 8004002:	00db      	lsls	r3, r3, #3
 8004004:	4937      	ldr	r1, [pc, #220]	@ (80040e4 <HAL_RCC_OscConfig+0x240>)
 8004006:	4313      	orrs	r3, r2
 8004008:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800400a:	e03a      	b.n	8004082 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	68db      	ldr	r3, [r3, #12]
 8004010:	2b00      	cmp	r3, #0
 8004012:	d020      	beq.n	8004056 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004014:	4b34      	ldr	r3, [pc, #208]	@ (80040e8 <HAL_RCC_OscConfig+0x244>)
 8004016:	2201      	movs	r2, #1
 8004018:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800401a:	f7fd fe0d 	bl	8001c38 <HAL_GetTick>
 800401e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004020:	e008      	b.n	8004034 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004022:	f7fd fe09 	bl	8001c38 <HAL_GetTick>
 8004026:	4602      	mov	r2, r0
 8004028:	693b      	ldr	r3, [r7, #16]
 800402a:	1ad3      	subs	r3, r2, r3
 800402c:	2b02      	cmp	r3, #2
 800402e:	d901      	bls.n	8004034 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004030:	2303      	movs	r3, #3
 8004032:	e1a8      	b.n	8004386 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004034:	4b2b      	ldr	r3, [pc, #172]	@ (80040e4 <HAL_RCC_OscConfig+0x240>)
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f003 0302 	and.w	r3, r3, #2
 800403c:	2b00      	cmp	r3, #0
 800403e:	d0f0      	beq.n	8004022 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004040:	4b28      	ldr	r3, [pc, #160]	@ (80040e4 <HAL_RCC_OscConfig+0x240>)
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	691b      	ldr	r3, [r3, #16]
 800404c:	00db      	lsls	r3, r3, #3
 800404e:	4925      	ldr	r1, [pc, #148]	@ (80040e4 <HAL_RCC_OscConfig+0x240>)
 8004050:	4313      	orrs	r3, r2
 8004052:	600b      	str	r3, [r1, #0]
 8004054:	e015      	b.n	8004082 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004056:	4b24      	ldr	r3, [pc, #144]	@ (80040e8 <HAL_RCC_OscConfig+0x244>)
 8004058:	2200      	movs	r2, #0
 800405a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800405c:	f7fd fdec 	bl	8001c38 <HAL_GetTick>
 8004060:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004062:	e008      	b.n	8004076 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004064:	f7fd fde8 	bl	8001c38 <HAL_GetTick>
 8004068:	4602      	mov	r2, r0
 800406a:	693b      	ldr	r3, [r7, #16]
 800406c:	1ad3      	subs	r3, r2, r3
 800406e:	2b02      	cmp	r3, #2
 8004070:	d901      	bls.n	8004076 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004072:	2303      	movs	r3, #3
 8004074:	e187      	b.n	8004386 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004076:	4b1b      	ldr	r3, [pc, #108]	@ (80040e4 <HAL_RCC_OscConfig+0x240>)
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f003 0302 	and.w	r3, r3, #2
 800407e:	2b00      	cmp	r3, #0
 8004080:	d1f0      	bne.n	8004064 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	f003 0308 	and.w	r3, r3, #8
 800408a:	2b00      	cmp	r3, #0
 800408c:	d036      	beq.n	80040fc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	695b      	ldr	r3, [r3, #20]
 8004092:	2b00      	cmp	r3, #0
 8004094:	d016      	beq.n	80040c4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004096:	4b15      	ldr	r3, [pc, #84]	@ (80040ec <HAL_RCC_OscConfig+0x248>)
 8004098:	2201      	movs	r2, #1
 800409a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800409c:	f7fd fdcc 	bl	8001c38 <HAL_GetTick>
 80040a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80040a2:	e008      	b.n	80040b6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80040a4:	f7fd fdc8 	bl	8001c38 <HAL_GetTick>
 80040a8:	4602      	mov	r2, r0
 80040aa:	693b      	ldr	r3, [r7, #16]
 80040ac:	1ad3      	subs	r3, r2, r3
 80040ae:	2b02      	cmp	r3, #2
 80040b0:	d901      	bls.n	80040b6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80040b2:	2303      	movs	r3, #3
 80040b4:	e167      	b.n	8004386 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80040b6:	4b0b      	ldr	r3, [pc, #44]	@ (80040e4 <HAL_RCC_OscConfig+0x240>)
 80040b8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80040ba:	f003 0302 	and.w	r3, r3, #2
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d0f0      	beq.n	80040a4 <HAL_RCC_OscConfig+0x200>
 80040c2:	e01b      	b.n	80040fc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80040c4:	4b09      	ldr	r3, [pc, #36]	@ (80040ec <HAL_RCC_OscConfig+0x248>)
 80040c6:	2200      	movs	r2, #0
 80040c8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80040ca:	f7fd fdb5 	bl	8001c38 <HAL_GetTick>
 80040ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80040d0:	e00e      	b.n	80040f0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80040d2:	f7fd fdb1 	bl	8001c38 <HAL_GetTick>
 80040d6:	4602      	mov	r2, r0
 80040d8:	693b      	ldr	r3, [r7, #16]
 80040da:	1ad3      	subs	r3, r2, r3
 80040dc:	2b02      	cmp	r3, #2
 80040de:	d907      	bls.n	80040f0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80040e0:	2303      	movs	r3, #3
 80040e2:	e150      	b.n	8004386 <HAL_RCC_OscConfig+0x4e2>
 80040e4:	40023800 	.word	0x40023800
 80040e8:	42470000 	.word	0x42470000
 80040ec:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80040f0:	4b88      	ldr	r3, [pc, #544]	@ (8004314 <HAL_RCC_OscConfig+0x470>)
 80040f2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80040f4:	f003 0302 	and.w	r3, r3, #2
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d1ea      	bne.n	80040d2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	f003 0304 	and.w	r3, r3, #4
 8004104:	2b00      	cmp	r3, #0
 8004106:	f000 8097 	beq.w	8004238 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800410a:	2300      	movs	r3, #0
 800410c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800410e:	4b81      	ldr	r3, [pc, #516]	@ (8004314 <HAL_RCC_OscConfig+0x470>)
 8004110:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004112:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004116:	2b00      	cmp	r3, #0
 8004118:	d10f      	bne.n	800413a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800411a:	2300      	movs	r3, #0
 800411c:	60bb      	str	r3, [r7, #8]
 800411e:	4b7d      	ldr	r3, [pc, #500]	@ (8004314 <HAL_RCC_OscConfig+0x470>)
 8004120:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004122:	4a7c      	ldr	r2, [pc, #496]	@ (8004314 <HAL_RCC_OscConfig+0x470>)
 8004124:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004128:	6413      	str	r3, [r2, #64]	@ 0x40
 800412a:	4b7a      	ldr	r3, [pc, #488]	@ (8004314 <HAL_RCC_OscConfig+0x470>)
 800412c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800412e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004132:	60bb      	str	r3, [r7, #8]
 8004134:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004136:	2301      	movs	r3, #1
 8004138:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800413a:	4b77      	ldr	r3, [pc, #476]	@ (8004318 <HAL_RCC_OscConfig+0x474>)
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004142:	2b00      	cmp	r3, #0
 8004144:	d118      	bne.n	8004178 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004146:	4b74      	ldr	r3, [pc, #464]	@ (8004318 <HAL_RCC_OscConfig+0x474>)
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	4a73      	ldr	r2, [pc, #460]	@ (8004318 <HAL_RCC_OscConfig+0x474>)
 800414c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004150:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004152:	f7fd fd71 	bl	8001c38 <HAL_GetTick>
 8004156:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004158:	e008      	b.n	800416c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800415a:	f7fd fd6d 	bl	8001c38 <HAL_GetTick>
 800415e:	4602      	mov	r2, r0
 8004160:	693b      	ldr	r3, [r7, #16]
 8004162:	1ad3      	subs	r3, r2, r3
 8004164:	2b02      	cmp	r3, #2
 8004166:	d901      	bls.n	800416c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004168:	2303      	movs	r3, #3
 800416a:	e10c      	b.n	8004386 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800416c:	4b6a      	ldr	r3, [pc, #424]	@ (8004318 <HAL_RCC_OscConfig+0x474>)
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004174:	2b00      	cmp	r3, #0
 8004176:	d0f0      	beq.n	800415a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	689b      	ldr	r3, [r3, #8]
 800417c:	2b01      	cmp	r3, #1
 800417e:	d106      	bne.n	800418e <HAL_RCC_OscConfig+0x2ea>
 8004180:	4b64      	ldr	r3, [pc, #400]	@ (8004314 <HAL_RCC_OscConfig+0x470>)
 8004182:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004184:	4a63      	ldr	r2, [pc, #396]	@ (8004314 <HAL_RCC_OscConfig+0x470>)
 8004186:	f043 0301 	orr.w	r3, r3, #1
 800418a:	6713      	str	r3, [r2, #112]	@ 0x70
 800418c:	e01c      	b.n	80041c8 <HAL_RCC_OscConfig+0x324>
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	689b      	ldr	r3, [r3, #8]
 8004192:	2b05      	cmp	r3, #5
 8004194:	d10c      	bne.n	80041b0 <HAL_RCC_OscConfig+0x30c>
 8004196:	4b5f      	ldr	r3, [pc, #380]	@ (8004314 <HAL_RCC_OscConfig+0x470>)
 8004198:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800419a:	4a5e      	ldr	r2, [pc, #376]	@ (8004314 <HAL_RCC_OscConfig+0x470>)
 800419c:	f043 0304 	orr.w	r3, r3, #4
 80041a0:	6713      	str	r3, [r2, #112]	@ 0x70
 80041a2:	4b5c      	ldr	r3, [pc, #368]	@ (8004314 <HAL_RCC_OscConfig+0x470>)
 80041a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041a6:	4a5b      	ldr	r2, [pc, #364]	@ (8004314 <HAL_RCC_OscConfig+0x470>)
 80041a8:	f043 0301 	orr.w	r3, r3, #1
 80041ac:	6713      	str	r3, [r2, #112]	@ 0x70
 80041ae:	e00b      	b.n	80041c8 <HAL_RCC_OscConfig+0x324>
 80041b0:	4b58      	ldr	r3, [pc, #352]	@ (8004314 <HAL_RCC_OscConfig+0x470>)
 80041b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041b4:	4a57      	ldr	r2, [pc, #348]	@ (8004314 <HAL_RCC_OscConfig+0x470>)
 80041b6:	f023 0301 	bic.w	r3, r3, #1
 80041ba:	6713      	str	r3, [r2, #112]	@ 0x70
 80041bc:	4b55      	ldr	r3, [pc, #340]	@ (8004314 <HAL_RCC_OscConfig+0x470>)
 80041be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041c0:	4a54      	ldr	r2, [pc, #336]	@ (8004314 <HAL_RCC_OscConfig+0x470>)
 80041c2:	f023 0304 	bic.w	r3, r3, #4
 80041c6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	689b      	ldr	r3, [r3, #8]
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d015      	beq.n	80041fc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041d0:	f7fd fd32 	bl	8001c38 <HAL_GetTick>
 80041d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80041d6:	e00a      	b.n	80041ee <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80041d8:	f7fd fd2e 	bl	8001c38 <HAL_GetTick>
 80041dc:	4602      	mov	r2, r0
 80041de:	693b      	ldr	r3, [r7, #16]
 80041e0:	1ad3      	subs	r3, r2, r3
 80041e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80041e6:	4293      	cmp	r3, r2
 80041e8:	d901      	bls.n	80041ee <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80041ea:	2303      	movs	r3, #3
 80041ec:	e0cb      	b.n	8004386 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80041ee:	4b49      	ldr	r3, [pc, #292]	@ (8004314 <HAL_RCC_OscConfig+0x470>)
 80041f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041f2:	f003 0302 	and.w	r3, r3, #2
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d0ee      	beq.n	80041d8 <HAL_RCC_OscConfig+0x334>
 80041fa:	e014      	b.n	8004226 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80041fc:	f7fd fd1c 	bl	8001c38 <HAL_GetTick>
 8004200:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004202:	e00a      	b.n	800421a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004204:	f7fd fd18 	bl	8001c38 <HAL_GetTick>
 8004208:	4602      	mov	r2, r0
 800420a:	693b      	ldr	r3, [r7, #16]
 800420c:	1ad3      	subs	r3, r2, r3
 800420e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004212:	4293      	cmp	r3, r2
 8004214:	d901      	bls.n	800421a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004216:	2303      	movs	r3, #3
 8004218:	e0b5      	b.n	8004386 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800421a:	4b3e      	ldr	r3, [pc, #248]	@ (8004314 <HAL_RCC_OscConfig+0x470>)
 800421c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800421e:	f003 0302 	and.w	r3, r3, #2
 8004222:	2b00      	cmp	r3, #0
 8004224:	d1ee      	bne.n	8004204 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004226:	7dfb      	ldrb	r3, [r7, #23]
 8004228:	2b01      	cmp	r3, #1
 800422a:	d105      	bne.n	8004238 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800422c:	4b39      	ldr	r3, [pc, #228]	@ (8004314 <HAL_RCC_OscConfig+0x470>)
 800422e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004230:	4a38      	ldr	r2, [pc, #224]	@ (8004314 <HAL_RCC_OscConfig+0x470>)
 8004232:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004236:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	699b      	ldr	r3, [r3, #24]
 800423c:	2b00      	cmp	r3, #0
 800423e:	f000 80a1 	beq.w	8004384 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004242:	4b34      	ldr	r3, [pc, #208]	@ (8004314 <HAL_RCC_OscConfig+0x470>)
 8004244:	689b      	ldr	r3, [r3, #8]
 8004246:	f003 030c 	and.w	r3, r3, #12
 800424a:	2b08      	cmp	r3, #8
 800424c:	d05c      	beq.n	8004308 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	699b      	ldr	r3, [r3, #24]
 8004252:	2b02      	cmp	r3, #2
 8004254:	d141      	bne.n	80042da <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004256:	4b31      	ldr	r3, [pc, #196]	@ (800431c <HAL_RCC_OscConfig+0x478>)
 8004258:	2200      	movs	r2, #0
 800425a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800425c:	f7fd fcec 	bl	8001c38 <HAL_GetTick>
 8004260:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004262:	e008      	b.n	8004276 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004264:	f7fd fce8 	bl	8001c38 <HAL_GetTick>
 8004268:	4602      	mov	r2, r0
 800426a:	693b      	ldr	r3, [r7, #16]
 800426c:	1ad3      	subs	r3, r2, r3
 800426e:	2b02      	cmp	r3, #2
 8004270:	d901      	bls.n	8004276 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004272:	2303      	movs	r3, #3
 8004274:	e087      	b.n	8004386 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004276:	4b27      	ldr	r3, [pc, #156]	@ (8004314 <HAL_RCC_OscConfig+0x470>)
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800427e:	2b00      	cmp	r3, #0
 8004280:	d1f0      	bne.n	8004264 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	69da      	ldr	r2, [r3, #28]
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	6a1b      	ldr	r3, [r3, #32]
 800428a:	431a      	orrs	r2, r3
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004290:	019b      	lsls	r3, r3, #6
 8004292:	431a      	orrs	r2, r3
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004298:	085b      	lsrs	r3, r3, #1
 800429a:	3b01      	subs	r3, #1
 800429c:	041b      	lsls	r3, r3, #16
 800429e:	431a      	orrs	r2, r3
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042a4:	061b      	lsls	r3, r3, #24
 80042a6:	491b      	ldr	r1, [pc, #108]	@ (8004314 <HAL_RCC_OscConfig+0x470>)
 80042a8:	4313      	orrs	r3, r2
 80042aa:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80042ac:	4b1b      	ldr	r3, [pc, #108]	@ (800431c <HAL_RCC_OscConfig+0x478>)
 80042ae:	2201      	movs	r2, #1
 80042b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042b2:	f7fd fcc1 	bl	8001c38 <HAL_GetTick>
 80042b6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80042b8:	e008      	b.n	80042cc <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80042ba:	f7fd fcbd 	bl	8001c38 <HAL_GetTick>
 80042be:	4602      	mov	r2, r0
 80042c0:	693b      	ldr	r3, [r7, #16]
 80042c2:	1ad3      	subs	r3, r2, r3
 80042c4:	2b02      	cmp	r3, #2
 80042c6:	d901      	bls.n	80042cc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80042c8:	2303      	movs	r3, #3
 80042ca:	e05c      	b.n	8004386 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80042cc:	4b11      	ldr	r3, [pc, #68]	@ (8004314 <HAL_RCC_OscConfig+0x470>)
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d0f0      	beq.n	80042ba <HAL_RCC_OscConfig+0x416>
 80042d8:	e054      	b.n	8004384 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80042da:	4b10      	ldr	r3, [pc, #64]	@ (800431c <HAL_RCC_OscConfig+0x478>)
 80042dc:	2200      	movs	r2, #0
 80042de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042e0:	f7fd fcaa 	bl	8001c38 <HAL_GetTick>
 80042e4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80042e6:	e008      	b.n	80042fa <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80042e8:	f7fd fca6 	bl	8001c38 <HAL_GetTick>
 80042ec:	4602      	mov	r2, r0
 80042ee:	693b      	ldr	r3, [r7, #16]
 80042f0:	1ad3      	subs	r3, r2, r3
 80042f2:	2b02      	cmp	r3, #2
 80042f4:	d901      	bls.n	80042fa <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80042f6:	2303      	movs	r3, #3
 80042f8:	e045      	b.n	8004386 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80042fa:	4b06      	ldr	r3, [pc, #24]	@ (8004314 <HAL_RCC_OscConfig+0x470>)
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004302:	2b00      	cmp	r3, #0
 8004304:	d1f0      	bne.n	80042e8 <HAL_RCC_OscConfig+0x444>
 8004306:	e03d      	b.n	8004384 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	699b      	ldr	r3, [r3, #24]
 800430c:	2b01      	cmp	r3, #1
 800430e:	d107      	bne.n	8004320 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004310:	2301      	movs	r3, #1
 8004312:	e038      	b.n	8004386 <HAL_RCC_OscConfig+0x4e2>
 8004314:	40023800 	.word	0x40023800
 8004318:	40007000 	.word	0x40007000
 800431c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004320:	4b1b      	ldr	r3, [pc, #108]	@ (8004390 <HAL_RCC_OscConfig+0x4ec>)
 8004322:	685b      	ldr	r3, [r3, #4]
 8004324:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	699b      	ldr	r3, [r3, #24]
 800432a:	2b01      	cmp	r3, #1
 800432c:	d028      	beq.n	8004380 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004338:	429a      	cmp	r2, r3
 800433a:	d121      	bne.n	8004380 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004346:	429a      	cmp	r2, r3
 8004348:	d11a      	bne.n	8004380 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800434a:	68fa      	ldr	r2, [r7, #12]
 800434c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004350:	4013      	ands	r3, r2
 8004352:	687a      	ldr	r2, [r7, #4]
 8004354:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004356:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004358:	4293      	cmp	r3, r2
 800435a:	d111      	bne.n	8004380 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004366:	085b      	lsrs	r3, r3, #1
 8004368:	3b01      	subs	r3, #1
 800436a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800436c:	429a      	cmp	r2, r3
 800436e:	d107      	bne.n	8004380 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800437a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800437c:	429a      	cmp	r2, r3
 800437e:	d001      	beq.n	8004384 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004380:	2301      	movs	r3, #1
 8004382:	e000      	b.n	8004386 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004384:	2300      	movs	r3, #0
}
 8004386:	4618      	mov	r0, r3
 8004388:	3718      	adds	r7, #24
 800438a:	46bd      	mov	sp, r7
 800438c:	bd80      	pop	{r7, pc}
 800438e:	bf00      	nop
 8004390:	40023800 	.word	0x40023800

08004394 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004394:	b580      	push	{r7, lr}
 8004396:	b084      	sub	sp, #16
 8004398:	af00      	add	r7, sp, #0
 800439a:	6078      	str	r0, [r7, #4]
 800439c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d101      	bne.n	80043a8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80043a4:	2301      	movs	r3, #1
 80043a6:	e0cc      	b.n	8004542 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80043a8:	4b68      	ldr	r3, [pc, #416]	@ (800454c <HAL_RCC_ClockConfig+0x1b8>)
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	f003 0307 	and.w	r3, r3, #7
 80043b0:	683a      	ldr	r2, [r7, #0]
 80043b2:	429a      	cmp	r2, r3
 80043b4:	d90c      	bls.n	80043d0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80043b6:	4b65      	ldr	r3, [pc, #404]	@ (800454c <HAL_RCC_ClockConfig+0x1b8>)
 80043b8:	683a      	ldr	r2, [r7, #0]
 80043ba:	b2d2      	uxtb	r2, r2
 80043bc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80043be:	4b63      	ldr	r3, [pc, #396]	@ (800454c <HAL_RCC_ClockConfig+0x1b8>)
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f003 0307 	and.w	r3, r3, #7
 80043c6:	683a      	ldr	r2, [r7, #0]
 80043c8:	429a      	cmp	r2, r3
 80043ca:	d001      	beq.n	80043d0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80043cc:	2301      	movs	r3, #1
 80043ce:	e0b8      	b.n	8004542 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	f003 0302 	and.w	r3, r3, #2
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d020      	beq.n	800441e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	f003 0304 	and.w	r3, r3, #4
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d005      	beq.n	80043f4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80043e8:	4b59      	ldr	r3, [pc, #356]	@ (8004550 <HAL_RCC_ClockConfig+0x1bc>)
 80043ea:	689b      	ldr	r3, [r3, #8]
 80043ec:	4a58      	ldr	r2, [pc, #352]	@ (8004550 <HAL_RCC_ClockConfig+0x1bc>)
 80043ee:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80043f2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	f003 0308 	and.w	r3, r3, #8
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d005      	beq.n	800440c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004400:	4b53      	ldr	r3, [pc, #332]	@ (8004550 <HAL_RCC_ClockConfig+0x1bc>)
 8004402:	689b      	ldr	r3, [r3, #8]
 8004404:	4a52      	ldr	r2, [pc, #328]	@ (8004550 <HAL_RCC_ClockConfig+0x1bc>)
 8004406:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800440a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800440c:	4b50      	ldr	r3, [pc, #320]	@ (8004550 <HAL_RCC_ClockConfig+0x1bc>)
 800440e:	689b      	ldr	r3, [r3, #8]
 8004410:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	689b      	ldr	r3, [r3, #8]
 8004418:	494d      	ldr	r1, [pc, #308]	@ (8004550 <HAL_RCC_ClockConfig+0x1bc>)
 800441a:	4313      	orrs	r3, r2
 800441c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	f003 0301 	and.w	r3, r3, #1
 8004426:	2b00      	cmp	r3, #0
 8004428:	d044      	beq.n	80044b4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	685b      	ldr	r3, [r3, #4]
 800442e:	2b01      	cmp	r3, #1
 8004430:	d107      	bne.n	8004442 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004432:	4b47      	ldr	r3, [pc, #284]	@ (8004550 <HAL_RCC_ClockConfig+0x1bc>)
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800443a:	2b00      	cmp	r3, #0
 800443c:	d119      	bne.n	8004472 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800443e:	2301      	movs	r3, #1
 8004440:	e07f      	b.n	8004542 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	685b      	ldr	r3, [r3, #4]
 8004446:	2b02      	cmp	r3, #2
 8004448:	d003      	beq.n	8004452 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800444e:	2b03      	cmp	r3, #3
 8004450:	d107      	bne.n	8004462 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004452:	4b3f      	ldr	r3, [pc, #252]	@ (8004550 <HAL_RCC_ClockConfig+0x1bc>)
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800445a:	2b00      	cmp	r3, #0
 800445c:	d109      	bne.n	8004472 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800445e:	2301      	movs	r3, #1
 8004460:	e06f      	b.n	8004542 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004462:	4b3b      	ldr	r3, [pc, #236]	@ (8004550 <HAL_RCC_ClockConfig+0x1bc>)
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	f003 0302 	and.w	r3, r3, #2
 800446a:	2b00      	cmp	r3, #0
 800446c:	d101      	bne.n	8004472 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800446e:	2301      	movs	r3, #1
 8004470:	e067      	b.n	8004542 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004472:	4b37      	ldr	r3, [pc, #220]	@ (8004550 <HAL_RCC_ClockConfig+0x1bc>)
 8004474:	689b      	ldr	r3, [r3, #8]
 8004476:	f023 0203 	bic.w	r2, r3, #3
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	685b      	ldr	r3, [r3, #4]
 800447e:	4934      	ldr	r1, [pc, #208]	@ (8004550 <HAL_RCC_ClockConfig+0x1bc>)
 8004480:	4313      	orrs	r3, r2
 8004482:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004484:	f7fd fbd8 	bl	8001c38 <HAL_GetTick>
 8004488:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800448a:	e00a      	b.n	80044a2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800448c:	f7fd fbd4 	bl	8001c38 <HAL_GetTick>
 8004490:	4602      	mov	r2, r0
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	1ad3      	subs	r3, r2, r3
 8004496:	f241 3288 	movw	r2, #5000	@ 0x1388
 800449a:	4293      	cmp	r3, r2
 800449c:	d901      	bls.n	80044a2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800449e:	2303      	movs	r3, #3
 80044a0:	e04f      	b.n	8004542 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80044a2:	4b2b      	ldr	r3, [pc, #172]	@ (8004550 <HAL_RCC_ClockConfig+0x1bc>)
 80044a4:	689b      	ldr	r3, [r3, #8]
 80044a6:	f003 020c 	and.w	r2, r3, #12
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	685b      	ldr	r3, [r3, #4]
 80044ae:	009b      	lsls	r3, r3, #2
 80044b0:	429a      	cmp	r2, r3
 80044b2:	d1eb      	bne.n	800448c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80044b4:	4b25      	ldr	r3, [pc, #148]	@ (800454c <HAL_RCC_ClockConfig+0x1b8>)
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	f003 0307 	and.w	r3, r3, #7
 80044bc:	683a      	ldr	r2, [r7, #0]
 80044be:	429a      	cmp	r2, r3
 80044c0:	d20c      	bcs.n	80044dc <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80044c2:	4b22      	ldr	r3, [pc, #136]	@ (800454c <HAL_RCC_ClockConfig+0x1b8>)
 80044c4:	683a      	ldr	r2, [r7, #0]
 80044c6:	b2d2      	uxtb	r2, r2
 80044c8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80044ca:	4b20      	ldr	r3, [pc, #128]	@ (800454c <HAL_RCC_ClockConfig+0x1b8>)
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	f003 0307 	and.w	r3, r3, #7
 80044d2:	683a      	ldr	r2, [r7, #0]
 80044d4:	429a      	cmp	r2, r3
 80044d6:	d001      	beq.n	80044dc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80044d8:	2301      	movs	r3, #1
 80044da:	e032      	b.n	8004542 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	f003 0304 	and.w	r3, r3, #4
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d008      	beq.n	80044fa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80044e8:	4b19      	ldr	r3, [pc, #100]	@ (8004550 <HAL_RCC_ClockConfig+0x1bc>)
 80044ea:	689b      	ldr	r3, [r3, #8]
 80044ec:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	68db      	ldr	r3, [r3, #12]
 80044f4:	4916      	ldr	r1, [pc, #88]	@ (8004550 <HAL_RCC_ClockConfig+0x1bc>)
 80044f6:	4313      	orrs	r3, r2
 80044f8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	f003 0308 	and.w	r3, r3, #8
 8004502:	2b00      	cmp	r3, #0
 8004504:	d009      	beq.n	800451a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004506:	4b12      	ldr	r3, [pc, #72]	@ (8004550 <HAL_RCC_ClockConfig+0x1bc>)
 8004508:	689b      	ldr	r3, [r3, #8]
 800450a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	691b      	ldr	r3, [r3, #16]
 8004512:	00db      	lsls	r3, r3, #3
 8004514:	490e      	ldr	r1, [pc, #56]	@ (8004550 <HAL_RCC_ClockConfig+0x1bc>)
 8004516:	4313      	orrs	r3, r2
 8004518:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800451a:	f000 f821 	bl	8004560 <HAL_RCC_GetSysClockFreq>
 800451e:	4602      	mov	r2, r0
 8004520:	4b0b      	ldr	r3, [pc, #44]	@ (8004550 <HAL_RCC_ClockConfig+0x1bc>)
 8004522:	689b      	ldr	r3, [r3, #8]
 8004524:	091b      	lsrs	r3, r3, #4
 8004526:	f003 030f 	and.w	r3, r3, #15
 800452a:	490a      	ldr	r1, [pc, #40]	@ (8004554 <HAL_RCC_ClockConfig+0x1c0>)
 800452c:	5ccb      	ldrb	r3, [r1, r3]
 800452e:	fa22 f303 	lsr.w	r3, r2, r3
 8004532:	4a09      	ldr	r2, [pc, #36]	@ (8004558 <HAL_RCC_ClockConfig+0x1c4>)
 8004534:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004536:	4b09      	ldr	r3, [pc, #36]	@ (800455c <HAL_RCC_ClockConfig+0x1c8>)
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	4618      	mov	r0, r3
 800453c:	f7fd f97a 	bl	8001834 <HAL_InitTick>

  return HAL_OK;
 8004540:	2300      	movs	r3, #0
}
 8004542:	4618      	mov	r0, r3
 8004544:	3710      	adds	r7, #16
 8004546:	46bd      	mov	sp, r7
 8004548:	bd80      	pop	{r7, pc}
 800454a:	bf00      	nop
 800454c:	40023c00 	.word	0x40023c00
 8004550:	40023800 	.word	0x40023800
 8004554:	08011178 	.word	0x08011178
 8004558:	20000004 	.word	0x20000004
 800455c:	20000008 	.word	0x20000008

08004560 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004560:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004564:	b094      	sub	sp, #80	@ 0x50
 8004566:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004568:	2300      	movs	r3, #0
 800456a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 800456c:	2300      	movs	r3, #0
 800456e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8004570:	2300      	movs	r3, #0
 8004572:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004574:	2300      	movs	r3, #0
 8004576:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004578:	4b79      	ldr	r3, [pc, #484]	@ (8004760 <HAL_RCC_GetSysClockFreq+0x200>)
 800457a:	689b      	ldr	r3, [r3, #8]
 800457c:	f003 030c 	and.w	r3, r3, #12
 8004580:	2b08      	cmp	r3, #8
 8004582:	d00d      	beq.n	80045a0 <HAL_RCC_GetSysClockFreq+0x40>
 8004584:	2b08      	cmp	r3, #8
 8004586:	f200 80e1 	bhi.w	800474c <HAL_RCC_GetSysClockFreq+0x1ec>
 800458a:	2b00      	cmp	r3, #0
 800458c:	d002      	beq.n	8004594 <HAL_RCC_GetSysClockFreq+0x34>
 800458e:	2b04      	cmp	r3, #4
 8004590:	d003      	beq.n	800459a <HAL_RCC_GetSysClockFreq+0x3a>
 8004592:	e0db      	b.n	800474c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004594:	4b73      	ldr	r3, [pc, #460]	@ (8004764 <HAL_RCC_GetSysClockFreq+0x204>)
 8004596:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004598:	e0db      	b.n	8004752 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800459a:	4b73      	ldr	r3, [pc, #460]	@ (8004768 <HAL_RCC_GetSysClockFreq+0x208>)
 800459c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800459e:	e0d8      	b.n	8004752 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80045a0:	4b6f      	ldr	r3, [pc, #444]	@ (8004760 <HAL_RCC_GetSysClockFreq+0x200>)
 80045a2:	685b      	ldr	r3, [r3, #4]
 80045a4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80045a8:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80045aa:	4b6d      	ldr	r3, [pc, #436]	@ (8004760 <HAL_RCC_GetSysClockFreq+0x200>)
 80045ac:	685b      	ldr	r3, [r3, #4]
 80045ae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d063      	beq.n	800467e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80045b6:	4b6a      	ldr	r3, [pc, #424]	@ (8004760 <HAL_RCC_GetSysClockFreq+0x200>)
 80045b8:	685b      	ldr	r3, [r3, #4]
 80045ba:	099b      	lsrs	r3, r3, #6
 80045bc:	2200      	movs	r2, #0
 80045be:	63bb      	str	r3, [r7, #56]	@ 0x38
 80045c0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80045c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80045c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80045c8:	633b      	str	r3, [r7, #48]	@ 0x30
 80045ca:	2300      	movs	r3, #0
 80045cc:	637b      	str	r3, [r7, #52]	@ 0x34
 80045ce:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80045d2:	4622      	mov	r2, r4
 80045d4:	462b      	mov	r3, r5
 80045d6:	f04f 0000 	mov.w	r0, #0
 80045da:	f04f 0100 	mov.w	r1, #0
 80045de:	0159      	lsls	r1, r3, #5
 80045e0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80045e4:	0150      	lsls	r0, r2, #5
 80045e6:	4602      	mov	r2, r0
 80045e8:	460b      	mov	r3, r1
 80045ea:	4621      	mov	r1, r4
 80045ec:	1a51      	subs	r1, r2, r1
 80045ee:	6139      	str	r1, [r7, #16]
 80045f0:	4629      	mov	r1, r5
 80045f2:	eb63 0301 	sbc.w	r3, r3, r1
 80045f6:	617b      	str	r3, [r7, #20]
 80045f8:	f04f 0200 	mov.w	r2, #0
 80045fc:	f04f 0300 	mov.w	r3, #0
 8004600:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004604:	4659      	mov	r1, fp
 8004606:	018b      	lsls	r3, r1, #6
 8004608:	4651      	mov	r1, sl
 800460a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800460e:	4651      	mov	r1, sl
 8004610:	018a      	lsls	r2, r1, #6
 8004612:	4651      	mov	r1, sl
 8004614:	ebb2 0801 	subs.w	r8, r2, r1
 8004618:	4659      	mov	r1, fp
 800461a:	eb63 0901 	sbc.w	r9, r3, r1
 800461e:	f04f 0200 	mov.w	r2, #0
 8004622:	f04f 0300 	mov.w	r3, #0
 8004626:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800462a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800462e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004632:	4690      	mov	r8, r2
 8004634:	4699      	mov	r9, r3
 8004636:	4623      	mov	r3, r4
 8004638:	eb18 0303 	adds.w	r3, r8, r3
 800463c:	60bb      	str	r3, [r7, #8]
 800463e:	462b      	mov	r3, r5
 8004640:	eb49 0303 	adc.w	r3, r9, r3
 8004644:	60fb      	str	r3, [r7, #12]
 8004646:	f04f 0200 	mov.w	r2, #0
 800464a:	f04f 0300 	mov.w	r3, #0
 800464e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004652:	4629      	mov	r1, r5
 8004654:	024b      	lsls	r3, r1, #9
 8004656:	4621      	mov	r1, r4
 8004658:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800465c:	4621      	mov	r1, r4
 800465e:	024a      	lsls	r2, r1, #9
 8004660:	4610      	mov	r0, r2
 8004662:	4619      	mov	r1, r3
 8004664:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004666:	2200      	movs	r2, #0
 8004668:	62bb      	str	r3, [r7, #40]	@ 0x28
 800466a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800466c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004670:	f7fb fe16 	bl	80002a0 <__aeabi_uldivmod>
 8004674:	4602      	mov	r2, r0
 8004676:	460b      	mov	r3, r1
 8004678:	4613      	mov	r3, r2
 800467a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800467c:	e058      	b.n	8004730 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800467e:	4b38      	ldr	r3, [pc, #224]	@ (8004760 <HAL_RCC_GetSysClockFreq+0x200>)
 8004680:	685b      	ldr	r3, [r3, #4]
 8004682:	099b      	lsrs	r3, r3, #6
 8004684:	2200      	movs	r2, #0
 8004686:	4618      	mov	r0, r3
 8004688:	4611      	mov	r1, r2
 800468a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800468e:	623b      	str	r3, [r7, #32]
 8004690:	2300      	movs	r3, #0
 8004692:	627b      	str	r3, [r7, #36]	@ 0x24
 8004694:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004698:	4642      	mov	r2, r8
 800469a:	464b      	mov	r3, r9
 800469c:	f04f 0000 	mov.w	r0, #0
 80046a0:	f04f 0100 	mov.w	r1, #0
 80046a4:	0159      	lsls	r1, r3, #5
 80046a6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80046aa:	0150      	lsls	r0, r2, #5
 80046ac:	4602      	mov	r2, r0
 80046ae:	460b      	mov	r3, r1
 80046b0:	4641      	mov	r1, r8
 80046b2:	ebb2 0a01 	subs.w	sl, r2, r1
 80046b6:	4649      	mov	r1, r9
 80046b8:	eb63 0b01 	sbc.w	fp, r3, r1
 80046bc:	f04f 0200 	mov.w	r2, #0
 80046c0:	f04f 0300 	mov.w	r3, #0
 80046c4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80046c8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80046cc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80046d0:	ebb2 040a 	subs.w	r4, r2, sl
 80046d4:	eb63 050b 	sbc.w	r5, r3, fp
 80046d8:	f04f 0200 	mov.w	r2, #0
 80046dc:	f04f 0300 	mov.w	r3, #0
 80046e0:	00eb      	lsls	r3, r5, #3
 80046e2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80046e6:	00e2      	lsls	r2, r4, #3
 80046e8:	4614      	mov	r4, r2
 80046ea:	461d      	mov	r5, r3
 80046ec:	4643      	mov	r3, r8
 80046ee:	18e3      	adds	r3, r4, r3
 80046f0:	603b      	str	r3, [r7, #0]
 80046f2:	464b      	mov	r3, r9
 80046f4:	eb45 0303 	adc.w	r3, r5, r3
 80046f8:	607b      	str	r3, [r7, #4]
 80046fa:	f04f 0200 	mov.w	r2, #0
 80046fe:	f04f 0300 	mov.w	r3, #0
 8004702:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004706:	4629      	mov	r1, r5
 8004708:	028b      	lsls	r3, r1, #10
 800470a:	4621      	mov	r1, r4
 800470c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004710:	4621      	mov	r1, r4
 8004712:	028a      	lsls	r2, r1, #10
 8004714:	4610      	mov	r0, r2
 8004716:	4619      	mov	r1, r3
 8004718:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800471a:	2200      	movs	r2, #0
 800471c:	61bb      	str	r3, [r7, #24]
 800471e:	61fa      	str	r2, [r7, #28]
 8004720:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004724:	f7fb fdbc 	bl	80002a0 <__aeabi_uldivmod>
 8004728:	4602      	mov	r2, r0
 800472a:	460b      	mov	r3, r1
 800472c:	4613      	mov	r3, r2
 800472e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004730:	4b0b      	ldr	r3, [pc, #44]	@ (8004760 <HAL_RCC_GetSysClockFreq+0x200>)
 8004732:	685b      	ldr	r3, [r3, #4]
 8004734:	0c1b      	lsrs	r3, r3, #16
 8004736:	f003 0303 	and.w	r3, r3, #3
 800473a:	3301      	adds	r3, #1
 800473c:	005b      	lsls	r3, r3, #1
 800473e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004740:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004742:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004744:	fbb2 f3f3 	udiv	r3, r2, r3
 8004748:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800474a:	e002      	b.n	8004752 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800474c:	4b05      	ldr	r3, [pc, #20]	@ (8004764 <HAL_RCC_GetSysClockFreq+0x204>)
 800474e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004750:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004752:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004754:	4618      	mov	r0, r3
 8004756:	3750      	adds	r7, #80	@ 0x50
 8004758:	46bd      	mov	sp, r7
 800475a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800475e:	bf00      	nop
 8004760:	40023800 	.word	0x40023800
 8004764:	00f42400 	.word	0x00f42400
 8004768:	007a1200 	.word	0x007a1200

0800476c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800476c:	b480      	push	{r7}
 800476e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004770:	4b03      	ldr	r3, [pc, #12]	@ (8004780 <HAL_RCC_GetHCLKFreq+0x14>)
 8004772:	681b      	ldr	r3, [r3, #0]
}
 8004774:	4618      	mov	r0, r3
 8004776:	46bd      	mov	sp, r7
 8004778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800477c:	4770      	bx	lr
 800477e:	bf00      	nop
 8004780:	20000004 	.word	0x20000004

08004784 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004784:	b580      	push	{r7, lr}
 8004786:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004788:	f7ff fff0 	bl	800476c <HAL_RCC_GetHCLKFreq>
 800478c:	4602      	mov	r2, r0
 800478e:	4b05      	ldr	r3, [pc, #20]	@ (80047a4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004790:	689b      	ldr	r3, [r3, #8]
 8004792:	0a9b      	lsrs	r3, r3, #10
 8004794:	f003 0307 	and.w	r3, r3, #7
 8004798:	4903      	ldr	r1, [pc, #12]	@ (80047a8 <HAL_RCC_GetPCLK1Freq+0x24>)
 800479a:	5ccb      	ldrb	r3, [r1, r3]
 800479c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80047a0:	4618      	mov	r0, r3
 80047a2:	bd80      	pop	{r7, pc}
 80047a4:	40023800 	.word	0x40023800
 80047a8:	08011188 	.word	0x08011188

080047ac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80047ac:	b580      	push	{r7, lr}
 80047ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80047b0:	f7ff ffdc 	bl	800476c <HAL_RCC_GetHCLKFreq>
 80047b4:	4602      	mov	r2, r0
 80047b6:	4b05      	ldr	r3, [pc, #20]	@ (80047cc <HAL_RCC_GetPCLK2Freq+0x20>)
 80047b8:	689b      	ldr	r3, [r3, #8]
 80047ba:	0b5b      	lsrs	r3, r3, #13
 80047bc:	f003 0307 	and.w	r3, r3, #7
 80047c0:	4903      	ldr	r1, [pc, #12]	@ (80047d0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80047c2:	5ccb      	ldrb	r3, [r1, r3]
 80047c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80047c8:	4618      	mov	r0, r3
 80047ca:	bd80      	pop	{r7, pc}
 80047cc:	40023800 	.word	0x40023800
 80047d0:	08011188 	.word	0x08011188

080047d4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80047d4:	b480      	push	{r7}
 80047d6:	b083      	sub	sp, #12
 80047d8:	af00      	add	r7, sp, #0
 80047da:	6078      	str	r0, [r7, #4]
 80047dc:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	220f      	movs	r2, #15
 80047e2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80047e4:	4b12      	ldr	r3, [pc, #72]	@ (8004830 <HAL_RCC_GetClockConfig+0x5c>)
 80047e6:	689b      	ldr	r3, [r3, #8]
 80047e8:	f003 0203 	and.w	r2, r3, #3
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80047f0:	4b0f      	ldr	r3, [pc, #60]	@ (8004830 <HAL_RCC_GetClockConfig+0x5c>)
 80047f2:	689b      	ldr	r3, [r3, #8]
 80047f4:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80047fc:	4b0c      	ldr	r3, [pc, #48]	@ (8004830 <HAL_RCC_GetClockConfig+0x5c>)
 80047fe:	689b      	ldr	r3, [r3, #8]
 8004800:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8004808:	4b09      	ldr	r3, [pc, #36]	@ (8004830 <HAL_RCC_GetClockConfig+0x5c>)
 800480a:	689b      	ldr	r3, [r3, #8]
 800480c:	08db      	lsrs	r3, r3, #3
 800480e:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004816:	4b07      	ldr	r3, [pc, #28]	@ (8004834 <HAL_RCC_GetClockConfig+0x60>)
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	f003 0207 	and.w	r2, r3, #7
 800481e:	683b      	ldr	r3, [r7, #0]
 8004820:	601a      	str	r2, [r3, #0]
}
 8004822:	bf00      	nop
 8004824:	370c      	adds	r7, #12
 8004826:	46bd      	mov	sp, r7
 8004828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800482c:	4770      	bx	lr
 800482e:	bf00      	nop
 8004830:	40023800 	.word	0x40023800
 8004834:	40023c00 	.word	0x40023c00

08004838 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004838:	b580      	push	{r7, lr}
 800483a:	b086      	sub	sp, #24
 800483c:	af00      	add	r7, sp, #0
 800483e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004840:	2300      	movs	r3, #0
 8004842:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8004844:	2300      	movs	r3, #0
 8004846:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	f003 0301 	and.w	r3, r3, #1
 8004850:	2b00      	cmp	r3, #0
 8004852:	d105      	bne.n	8004860 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800485c:	2b00      	cmp	r3, #0
 800485e:	d035      	beq.n	80048cc <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004860:	4b62      	ldr	r3, [pc, #392]	@ (80049ec <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004862:	2200      	movs	r2, #0
 8004864:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004866:	f7fd f9e7 	bl	8001c38 <HAL_GetTick>
 800486a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800486c:	e008      	b.n	8004880 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800486e:	f7fd f9e3 	bl	8001c38 <HAL_GetTick>
 8004872:	4602      	mov	r2, r0
 8004874:	697b      	ldr	r3, [r7, #20]
 8004876:	1ad3      	subs	r3, r2, r3
 8004878:	2b02      	cmp	r3, #2
 800487a:	d901      	bls.n	8004880 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800487c:	2303      	movs	r3, #3
 800487e:	e0b0      	b.n	80049e2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004880:	4b5b      	ldr	r3, [pc, #364]	@ (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004888:	2b00      	cmp	r3, #0
 800488a:	d1f0      	bne.n	800486e <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	685b      	ldr	r3, [r3, #4]
 8004890:	019a      	lsls	r2, r3, #6
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	689b      	ldr	r3, [r3, #8]
 8004896:	071b      	lsls	r3, r3, #28
 8004898:	4955      	ldr	r1, [pc, #340]	@ (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800489a:	4313      	orrs	r3, r2
 800489c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80048a0:	4b52      	ldr	r3, [pc, #328]	@ (80049ec <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80048a2:	2201      	movs	r2, #1
 80048a4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80048a6:	f7fd f9c7 	bl	8001c38 <HAL_GetTick>
 80048aa:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80048ac:	e008      	b.n	80048c0 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80048ae:	f7fd f9c3 	bl	8001c38 <HAL_GetTick>
 80048b2:	4602      	mov	r2, r0
 80048b4:	697b      	ldr	r3, [r7, #20]
 80048b6:	1ad3      	subs	r3, r2, r3
 80048b8:	2b02      	cmp	r3, #2
 80048ba:	d901      	bls.n	80048c0 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80048bc:	2303      	movs	r3, #3
 80048be:	e090      	b.n	80049e2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80048c0:	4b4b      	ldr	r3, [pc, #300]	@ (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d0f0      	beq.n	80048ae <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	f003 0302 	and.w	r3, r3, #2
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	f000 8083 	beq.w	80049e0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80048da:	2300      	movs	r3, #0
 80048dc:	60fb      	str	r3, [r7, #12]
 80048de:	4b44      	ldr	r3, [pc, #272]	@ (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80048e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048e2:	4a43      	ldr	r2, [pc, #268]	@ (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80048e4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80048e8:	6413      	str	r3, [r2, #64]	@ 0x40
 80048ea:	4b41      	ldr	r3, [pc, #260]	@ (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80048ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80048f2:	60fb      	str	r3, [r7, #12]
 80048f4:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80048f6:	4b3f      	ldr	r3, [pc, #252]	@ (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	4a3e      	ldr	r2, [pc, #248]	@ (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80048fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004900:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004902:	f7fd f999 	bl	8001c38 <HAL_GetTick>
 8004906:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004908:	e008      	b.n	800491c <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800490a:	f7fd f995 	bl	8001c38 <HAL_GetTick>
 800490e:	4602      	mov	r2, r0
 8004910:	697b      	ldr	r3, [r7, #20]
 8004912:	1ad3      	subs	r3, r2, r3
 8004914:	2b02      	cmp	r3, #2
 8004916:	d901      	bls.n	800491c <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8004918:	2303      	movs	r3, #3
 800491a:	e062      	b.n	80049e2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 800491c:	4b35      	ldr	r3, [pc, #212]	@ (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004924:	2b00      	cmp	r3, #0
 8004926:	d0f0      	beq.n	800490a <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004928:	4b31      	ldr	r3, [pc, #196]	@ (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800492a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800492c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004930:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004932:	693b      	ldr	r3, [r7, #16]
 8004934:	2b00      	cmp	r3, #0
 8004936:	d02f      	beq.n	8004998 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	68db      	ldr	r3, [r3, #12]
 800493c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004940:	693a      	ldr	r2, [r7, #16]
 8004942:	429a      	cmp	r2, r3
 8004944:	d028      	beq.n	8004998 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004946:	4b2a      	ldr	r3, [pc, #168]	@ (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004948:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800494a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800494e:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004950:	4b29      	ldr	r3, [pc, #164]	@ (80049f8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004952:	2201      	movs	r2, #1
 8004954:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004956:	4b28      	ldr	r3, [pc, #160]	@ (80049f8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004958:	2200      	movs	r2, #0
 800495a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800495c:	4a24      	ldr	r2, [pc, #144]	@ (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800495e:	693b      	ldr	r3, [r7, #16]
 8004960:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004962:	4b23      	ldr	r3, [pc, #140]	@ (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004964:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004966:	f003 0301 	and.w	r3, r3, #1
 800496a:	2b01      	cmp	r3, #1
 800496c:	d114      	bne.n	8004998 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800496e:	f7fd f963 	bl	8001c38 <HAL_GetTick>
 8004972:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004974:	e00a      	b.n	800498c <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004976:	f7fd f95f 	bl	8001c38 <HAL_GetTick>
 800497a:	4602      	mov	r2, r0
 800497c:	697b      	ldr	r3, [r7, #20]
 800497e:	1ad3      	subs	r3, r2, r3
 8004980:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004984:	4293      	cmp	r3, r2
 8004986:	d901      	bls.n	800498c <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8004988:	2303      	movs	r3, #3
 800498a:	e02a      	b.n	80049e2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800498c:	4b18      	ldr	r3, [pc, #96]	@ (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800498e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004990:	f003 0302 	and.w	r3, r3, #2
 8004994:	2b00      	cmp	r3, #0
 8004996:	d0ee      	beq.n	8004976 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	68db      	ldr	r3, [r3, #12]
 800499c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80049a0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80049a4:	d10d      	bne.n	80049c2 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 80049a6:	4b12      	ldr	r3, [pc, #72]	@ (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80049a8:	689b      	ldr	r3, [r3, #8]
 80049aa:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	68db      	ldr	r3, [r3, #12]
 80049b2:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80049b6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80049ba:	490d      	ldr	r1, [pc, #52]	@ (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80049bc:	4313      	orrs	r3, r2
 80049be:	608b      	str	r3, [r1, #8]
 80049c0:	e005      	b.n	80049ce <HAL_RCCEx_PeriphCLKConfig+0x196>
 80049c2:	4b0b      	ldr	r3, [pc, #44]	@ (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80049c4:	689b      	ldr	r3, [r3, #8]
 80049c6:	4a0a      	ldr	r2, [pc, #40]	@ (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80049c8:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80049cc:	6093      	str	r3, [r2, #8]
 80049ce:	4b08      	ldr	r3, [pc, #32]	@ (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80049d0:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	68db      	ldr	r3, [r3, #12]
 80049d6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80049da:	4905      	ldr	r1, [pc, #20]	@ (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80049dc:	4313      	orrs	r3, r2
 80049de:	670b      	str	r3, [r1, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 80049e0:	2300      	movs	r3, #0
}
 80049e2:	4618      	mov	r0, r3
 80049e4:	3718      	adds	r7, #24
 80049e6:	46bd      	mov	sp, r7
 80049e8:	bd80      	pop	{r7, pc}
 80049ea:	bf00      	nop
 80049ec:	42470068 	.word	0x42470068
 80049f0:	40023800 	.word	0x40023800
 80049f4:	40007000 	.word	0x40007000
 80049f8:	42470e40 	.word	0x42470e40

080049fc <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80049fc:	b480      	push	{r7}
 80049fe:	b087      	sub	sp, #28
 8004a00:	af00      	add	r7, sp, #0
 8004a02:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8004a04:	2300      	movs	r3, #0
 8004a06:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8004a08:	2300      	movs	r3, #0
 8004a0a:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8004a0c:	2300      	movs	r3, #0
 8004a0e:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8004a10:	2300      	movs	r3, #0
 8004a12:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	2b01      	cmp	r3, #1
 8004a18:	d13f      	bne.n	8004a9a <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8004a1a:	4b24      	ldr	r3, [pc, #144]	@ (8004aac <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004a1c:	689b      	ldr	r3, [r3, #8]
 8004a1e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004a22:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d006      	beq.n	8004a38 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004a30:	d12f      	bne.n	8004a92 <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8004a32:	4b1f      	ldr	r3, [pc, #124]	@ (8004ab0 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8004a34:	617b      	str	r3, [r7, #20]
          break;
 8004a36:	e02f      	b.n	8004a98 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8004a38:	4b1c      	ldr	r3, [pc, #112]	@ (8004aac <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004a3a:	685b      	ldr	r3, [r3, #4]
 8004a3c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004a40:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004a44:	d108      	bne.n	8004a58 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8004a46:	4b19      	ldr	r3, [pc, #100]	@ (8004aac <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004a48:	685b      	ldr	r3, [r3, #4]
 8004a4a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004a4e:	4a19      	ldr	r2, [pc, #100]	@ (8004ab4 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8004a50:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a54:	613b      	str	r3, [r7, #16]
 8004a56:	e007      	b.n	8004a68 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8004a58:	4b14      	ldr	r3, [pc, #80]	@ (8004aac <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004a5a:	685b      	ldr	r3, [r3, #4]
 8004a5c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004a60:	4a15      	ldr	r2, [pc, #84]	@ (8004ab8 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 8004a62:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a66:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8004a68:	4b10      	ldr	r3, [pc, #64]	@ (8004aac <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004a6a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004a6e:	099b      	lsrs	r3, r3, #6
 8004a70:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004a74:	693b      	ldr	r3, [r7, #16]
 8004a76:	fb02 f303 	mul.w	r3, r2, r3
 8004a7a:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8004a7c:	4b0b      	ldr	r3, [pc, #44]	@ (8004aac <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004a7e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004a82:	0f1b      	lsrs	r3, r3, #28
 8004a84:	f003 0307 	and.w	r3, r3, #7
 8004a88:	68ba      	ldr	r2, [r7, #8]
 8004a8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a8e:	617b      	str	r3, [r7, #20]
          break;
 8004a90:	e002      	b.n	8004a98 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 8004a92:	2300      	movs	r3, #0
 8004a94:	617b      	str	r3, [r7, #20]
          break;
 8004a96:	bf00      	nop
        }
      }
      break;
 8004a98:	e000      	b.n	8004a9c <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
    default:
    {
      break;
 8004a9a:	bf00      	nop
    }
  }
  return frequency;
 8004a9c:	697b      	ldr	r3, [r7, #20]
}
 8004a9e:	4618      	mov	r0, r3
 8004aa0:	371c      	adds	r7, #28
 8004aa2:	46bd      	mov	sp, r7
 8004aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa8:	4770      	bx	lr
 8004aaa:	bf00      	nop
 8004aac:	40023800 	.word	0x40023800
 8004ab0:	00bb8000 	.word	0x00bb8000
 8004ab4:	007a1200 	.word	0x007a1200
 8004ab8:	00f42400 	.word	0x00f42400

08004abc <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8004abc:	b580      	push	{r7, lr}
 8004abe:	b084      	sub	sp, #16
 8004ac0:	af00      	add	r7, sp, #0
 8004ac2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8004ac4:	2301      	movs	r3, #1
 8004ac6:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d101      	bne.n	8004ad2 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8004ace:	2301      	movs	r3, #1
 8004ad0:	e073      	b.n	8004bba <HAL_RTC_Init+0xfe>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	7f5b      	ldrb	r3, [r3, #29]
 8004ad6:	b2db      	uxtb	r3, r3
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d105      	bne.n	8004ae8 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	2200      	movs	r2, #0
 8004ae0:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8004ae2:	6878      	ldr	r0, [r7, #4]
 8004ae4:	f7fc fc6e 	bl	80013c4 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	2202      	movs	r2, #2
 8004aec:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	68db      	ldr	r3, [r3, #12]
 8004af4:	f003 0310 	and.w	r3, r3, #16
 8004af8:	2b10      	cmp	r3, #16
 8004afa:	d055      	beq.n	8004ba8 <HAL_RTC_Init+0xec>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	22ca      	movs	r2, #202	@ 0xca
 8004b02:	625a      	str	r2, [r3, #36]	@ 0x24
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	2253      	movs	r2, #83	@ 0x53
 8004b0a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8004b0c:	6878      	ldr	r0, [r7, #4]
 8004b0e:	f000 fa49 	bl	8004fa4 <RTC_EnterInitMode>
 8004b12:	4603      	mov	r3, r0
 8004b14:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8004b16:	7bfb      	ldrb	r3, [r7, #15]
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d12c      	bne.n	8004b76 <HAL_RTC_Init+0xba>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	689b      	ldr	r3, [r3, #8]
 8004b22:	687a      	ldr	r2, [r7, #4]
 8004b24:	6812      	ldr	r2, [r2, #0]
 8004b26:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8004b2a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004b2e:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	6899      	ldr	r1, [r3, #8]
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	685a      	ldr	r2, [r3, #4]
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	691b      	ldr	r3, [r3, #16]
 8004b3e:	431a      	orrs	r2, r3
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	695b      	ldr	r3, [r3, #20]
 8004b44:	431a      	orrs	r2, r3
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	430a      	orrs	r2, r1
 8004b4c:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	687a      	ldr	r2, [r7, #4]
 8004b54:	68d2      	ldr	r2, [r2, #12]
 8004b56:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	6919      	ldr	r1, [r3, #16]
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	689b      	ldr	r3, [r3, #8]
 8004b62:	041a      	lsls	r2, r3, #16
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	430a      	orrs	r2, r1
 8004b6a:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8004b6c:	6878      	ldr	r0, [r7, #4]
 8004b6e:	f000 fa50 	bl	8005012 <RTC_ExitInitMode>
 8004b72:	4603      	mov	r3, r0
 8004b74:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8004b76:	7bfb      	ldrb	r3, [r7, #15]
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d110      	bne.n	8004b9e <HAL_RTC_Init+0xe2>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004b8a:	641a      	str	r2, [r3, #64]	@ 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	699a      	ldr	r2, [r3, #24]
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	430a      	orrs	r2, r1
 8004b9c:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	22ff      	movs	r2, #255	@ 0xff
 8004ba4:	625a      	str	r2, [r3, #36]	@ 0x24
 8004ba6:	e001      	b.n	8004bac <HAL_RTC_Init+0xf0>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8004ba8:	2300      	movs	r3, #0
 8004baa:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8004bac:	7bfb      	ldrb	r3, [r7, #15]
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d102      	bne.n	8004bb8 <HAL_RTC_Init+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	2201      	movs	r2, #1
 8004bb6:	775a      	strb	r2, [r3, #29]
  }

  return status;
 8004bb8:	7bfb      	ldrb	r3, [r7, #15]
}
 8004bba:	4618      	mov	r0, r3
 8004bbc:	3710      	adds	r7, #16
 8004bbe:	46bd      	mov	sp, r7
 8004bc0:	bd80      	pop	{r7, pc}

08004bc2 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8004bc2:	b590      	push	{r4, r7, lr}
 8004bc4:	b087      	sub	sp, #28
 8004bc6:	af00      	add	r7, sp, #0
 8004bc8:	60f8      	str	r0, [r7, #12]
 8004bca:	60b9      	str	r1, [r7, #8]
 8004bcc:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8004bce:	2300      	movs	r3, #0
 8004bd0:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	7f1b      	ldrb	r3, [r3, #28]
 8004bd6:	2b01      	cmp	r3, #1
 8004bd8:	d101      	bne.n	8004bde <HAL_RTC_SetTime+0x1c>
 8004bda:	2302      	movs	r3, #2
 8004bdc:	e087      	b.n	8004cee <HAL_RTC_SetTime+0x12c>
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	2201      	movs	r2, #1
 8004be2:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	2202      	movs	r2, #2
 8004be8:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d126      	bne.n	8004c3e <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	689b      	ldr	r3, [r3, #8]
 8004bf6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d102      	bne.n	8004c04 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8004bfe:	68bb      	ldr	r3, [r7, #8]
 8004c00:	2200      	movs	r2, #0
 8004c02:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8004c04:	68bb      	ldr	r3, [r7, #8]
 8004c06:	781b      	ldrb	r3, [r3, #0]
 8004c08:	4618      	mov	r0, r3
 8004c0a:	f000 fa27 	bl	800505c <RTC_ByteToBcd2>
 8004c0e:	4603      	mov	r3, r0
 8004c10:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004c12:	68bb      	ldr	r3, [r7, #8]
 8004c14:	785b      	ldrb	r3, [r3, #1]
 8004c16:	4618      	mov	r0, r3
 8004c18:	f000 fa20 	bl	800505c <RTC_ByteToBcd2>
 8004c1c:	4603      	mov	r3, r0
 8004c1e:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8004c20:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8004c22:	68bb      	ldr	r3, [r7, #8]
 8004c24:	789b      	ldrb	r3, [r3, #2]
 8004c26:	4618      	mov	r0, r3
 8004c28:	f000 fa18 	bl	800505c <RTC_ByteToBcd2>
 8004c2c:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004c2e:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8004c32:	68bb      	ldr	r3, [r7, #8]
 8004c34:	78db      	ldrb	r3, [r3, #3]
 8004c36:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8004c38:	4313      	orrs	r3, r2
 8004c3a:	617b      	str	r3, [r7, #20]
 8004c3c:	e018      	b.n	8004c70 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	689b      	ldr	r3, [r3, #8]
 8004c44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d102      	bne.n	8004c52 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8004c4c:	68bb      	ldr	r3, [r7, #8]
 8004c4e:	2200      	movs	r2, #0
 8004c50:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8004c52:	68bb      	ldr	r3, [r7, #8]
 8004c54:	781b      	ldrb	r3, [r3, #0]
 8004c56:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8004c58:	68bb      	ldr	r3, [r7, #8]
 8004c5a:	785b      	ldrb	r3, [r3, #1]
 8004c5c:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8004c5e:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8004c60:	68ba      	ldr	r2, [r7, #8]
 8004c62:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8004c64:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8004c66:	68bb      	ldr	r3, [r7, #8]
 8004c68:	78db      	ldrb	r3, [r3, #3]
 8004c6a:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8004c6c:	4313      	orrs	r3, r2
 8004c6e:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	22ca      	movs	r2, #202	@ 0xca
 8004c76:	625a      	str	r2, [r3, #36]	@ 0x24
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	2253      	movs	r2, #83	@ 0x53
 8004c7e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8004c80:	68f8      	ldr	r0, [r7, #12]
 8004c82:	f000 f98f 	bl	8004fa4 <RTC_EnterInitMode>
 8004c86:	4603      	mov	r3, r0
 8004c88:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8004c8a:	7cfb      	ldrb	r3, [r7, #19]
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d120      	bne.n	8004cd2 <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	681a      	ldr	r2, [r3, #0]
 8004c94:	697b      	ldr	r3, [r7, #20]
 8004c96:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8004c9a:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8004c9e:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	689a      	ldr	r2, [r3, #8]
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004cae:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	6899      	ldr	r1, [r3, #8]
 8004cb6:	68bb      	ldr	r3, [r7, #8]
 8004cb8:	68da      	ldr	r2, [r3, #12]
 8004cba:	68bb      	ldr	r3, [r7, #8]
 8004cbc:	691b      	ldr	r3, [r3, #16]
 8004cbe:	431a      	orrs	r2, r3
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	430a      	orrs	r2, r1
 8004cc6:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8004cc8:	68f8      	ldr	r0, [r7, #12]
 8004cca:	f000 f9a2 	bl	8005012 <RTC_ExitInitMode>
 8004cce:	4603      	mov	r3, r0
 8004cd0:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8004cd2:	7cfb      	ldrb	r3, [r7, #19]
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d102      	bne.n	8004cde <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	2201      	movs	r2, #1
 8004cdc:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	22ff      	movs	r2, #255	@ 0xff
 8004ce4:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	2200      	movs	r2, #0
 8004cea:	771a      	strb	r2, [r3, #28]

  return status;
 8004cec:	7cfb      	ldrb	r3, [r7, #19]
}
 8004cee:	4618      	mov	r0, r3
 8004cf0:	371c      	adds	r7, #28
 8004cf2:	46bd      	mov	sp, r7
 8004cf4:	bd90      	pop	{r4, r7, pc}

08004cf6 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8004cf6:	b580      	push	{r7, lr}
 8004cf8:	b086      	sub	sp, #24
 8004cfa:	af00      	add	r7, sp, #0
 8004cfc:	60f8      	str	r0, [r7, #12]
 8004cfe:	60b9      	str	r1, [r7, #8]
 8004d00:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8004d02:	2300      	movs	r3, #0
 8004d04:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004d0c:	68bb      	ldr	r3, [r7, #8]
 8004d0e:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	691b      	ldr	r3, [r3, #16]
 8004d16:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8004d1a:	68bb      	ldr	r3, [r7, #8]
 8004d1c:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8004d28:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8004d2c:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8004d2e:	697b      	ldr	r3, [r7, #20]
 8004d30:	0c1b      	lsrs	r3, r3, #16
 8004d32:	b2db      	uxtb	r3, r3
 8004d34:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004d38:	b2da      	uxtb	r2, r3
 8004d3a:	68bb      	ldr	r3, [r7, #8]
 8004d3c:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8004d3e:	697b      	ldr	r3, [r7, #20]
 8004d40:	0a1b      	lsrs	r3, r3, #8
 8004d42:	b2db      	uxtb	r3, r3
 8004d44:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004d48:	b2da      	uxtb	r2, r3
 8004d4a:	68bb      	ldr	r3, [r7, #8]
 8004d4c:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8004d4e:	697b      	ldr	r3, [r7, #20]
 8004d50:	b2db      	uxtb	r3, r3
 8004d52:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004d56:	b2da      	uxtb	r2, r3
 8004d58:	68bb      	ldr	r3, [r7, #8]
 8004d5a:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8004d5c:	697b      	ldr	r3, [r7, #20]
 8004d5e:	0d9b      	lsrs	r3, r3, #22
 8004d60:	b2db      	uxtb	r3, r3
 8004d62:	f003 0301 	and.w	r3, r3, #1
 8004d66:	b2da      	uxtb	r2, r3
 8004d68:	68bb      	ldr	r3, [r7, #8]
 8004d6a:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d11a      	bne.n	8004da8 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8004d72:	68bb      	ldr	r3, [r7, #8]
 8004d74:	781b      	ldrb	r3, [r3, #0]
 8004d76:	4618      	mov	r0, r3
 8004d78:	f000 f98e 	bl	8005098 <RTC_Bcd2ToByte>
 8004d7c:	4603      	mov	r3, r0
 8004d7e:	461a      	mov	r2, r3
 8004d80:	68bb      	ldr	r3, [r7, #8]
 8004d82:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8004d84:	68bb      	ldr	r3, [r7, #8]
 8004d86:	785b      	ldrb	r3, [r3, #1]
 8004d88:	4618      	mov	r0, r3
 8004d8a:	f000 f985 	bl	8005098 <RTC_Bcd2ToByte>
 8004d8e:	4603      	mov	r3, r0
 8004d90:	461a      	mov	r2, r3
 8004d92:	68bb      	ldr	r3, [r7, #8]
 8004d94:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8004d96:	68bb      	ldr	r3, [r7, #8]
 8004d98:	789b      	ldrb	r3, [r3, #2]
 8004d9a:	4618      	mov	r0, r3
 8004d9c:	f000 f97c 	bl	8005098 <RTC_Bcd2ToByte>
 8004da0:	4603      	mov	r3, r0
 8004da2:	461a      	mov	r2, r3
 8004da4:	68bb      	ldr	r3, [r7, #8]
 8004da6:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8004da8:	2300      	movs	r3, #0
}
 8004daa:	4618      	mov	r0, r3
 8004dac:	3718      	adds	r7, #24
 8004dae:	46bd      	mov	sp, r7
 8004db0:	bd80      	pop	{r7, pc}

08004db2 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8004db2:	b590      	push	{r4, r7, lr}
 8004db4:	b087      	sub	sp, #28
 8004db6:	af00      	add	r7, sp, #0
 8004db8:	60f8      	str	r0, [r7, #12]
 8004dba:	60b9      	str	r1, [r7, #8]
 8004dbc:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8004dbe:	2300      	movs	r3, #0
 8004dc0:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	7f1b      	ldrb	r3, [r3, #28]
 8004dc6:	2b01      	cmp	r3, #1
 8004dc8:	d101      	bne.n	8004dce <HAL_RTC_SetDate+0x1c>
 8004dca:	2302      	movs	r3, #2
 8004dcc:	e071      	b.n	8004eb2 <HAL_RTC_SetDate+0x100>
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	2201      	movs	r2, #1
 8004dd2:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	2202      	movs	r2, #2
 8004dd8:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d10e      	bne.n	8004dfe <HAL_RTC_SetDate+0x4c>
 8004de0:	68bb      	ldr	r3, [r7, #8]
 8004de2:	785b      	ldrb	r3, [r3, #1]
 8004de4:	f003 0310 	and.w	r3, r3, #16
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d008      	beq.n	8004dfe <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8004dec:	68bb      	ldr	r3, [r7, #8]
 8004dee:	785b      	ldrb	r3, [r3, #1]
 8004df0:	f023 0310 	bic.w	r3, r3, #16
 8004df4:	b2db      	uxtb	r3, r3
 8004df6:	330a      	adds	r3, #10
 8004df8:	b2da      	uxtb	r2, r3
 8004dfa:	68bb      	ldr	r3, [r7, #8]
 8004dfc:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d11c      	bne.n	8004e3e <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8004e04:	68bb      	ldr	r3, [r7, #8]
 8004e06:	78db      	ldrb	r3, [r3, #3]
 8004e08:	4618      	mov	r0, r3
 8004e0a:	f000 f927 	bl	800505c <RTC_ByteToBcd2>
 8004e0e:	4603      	mov	r3, r0
 8004e10:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8004e12:	68bb      	ldr	r3, [r7, #8]
 8004e14:	785b      	ldrb	r3, [r3, #1]
 8004e16:	4618      	mov	r0, r3
 8004e18:	f000 f920 	bl	800505c <RTC_ByteToBcd2>
 8004e1c:	4603      	mov	r3, r0
 8004e1e:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8004e20:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8004e22:	68bb      	ldr	r3, [r7, #8]
 8004e24:	789b      	ldrb	r3, [r3, #2]
 8004e26:	4618      	mov	r0, r3
 8004e28:	f000 f918 	bl	800505c <RTC_ByteToBcd2>
 8004e2c:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8004e2e:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8004e32:	68bb      	ldr	r3, [r7, #8]
 8004e34:	781b      	ldrb	r3, [r3, #0]
 8004e36:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8004e38:	4313      	orrs	r3, r2
 8004e3a:	617b      	str	r3, [r7, #20]
 8004e3c:	e00e      	b.n	8004e5c <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8004e3e:	68bb      	ldr	r3, [r7, #8]
 8004e40:	78db      	ldrb	r3, [r3, #3]
 8004e42:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8004e44:	68bb      	ldr	r3, [r7, #8]
 8004e46:	785b      	ldrb	r3, [r3, #1]
 8004e48:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8004e4a:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8004e4c:	68ba      	ldr	r2, [r7, #8]
 8004e4e:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8004e50:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8004e52:	68bb      	ldr	r3, [r7, #8]
 8004e54:	781b      	ldrb	r3, [r3, #0]
 8004e56:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8004e58:	4313      	orrs	r3, r2
 8004e5a:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	22ca      	movs	r2, #202	@ 0xca
 8004e62:	625a      	str	r2, [r3, #36]	@ 0x24
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	2253      	movs	r2, #83	@ 0x53
 8004e6a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8004e6c:	68f8      	ldr	r0, [r7, #12]
 8004e6e:	f000 f899 	bl	8004fa4 <RTC_EnterInitMode>
 8004e72:	4603      	mov	r3, r0
 8004e74:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8004e76:	7cfb      	ldrb	r3, [r7, #19]
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d10c      	bne.n	8004e96 <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	681a      	ldr	r2, [r3, #0]
 8004e80:	697b      	ldr	r3, [r7, #20]
 8004e82:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8004e86:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8004e8a:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8004e8c:	68f8      	ldr	r0, [r7, #12]
 8004e8e:	f000 f8c0 	bl	8005012 <RTC_ExitInitMode>
 8004e92:	4603      	mov	r3, r0
 8004e94:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8004e96:	7cfb      	ldrb	r3, [r7, #19]
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d102      	bne.n	8004ea2 <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	2201      	movs	r2, #1
 8004ea0:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	22ff      	movs	r2, #255	@ 0xff
 8004ea8:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	2200      	movs	r2, #0
 8004eae:	771a      	strb	r2, [r3, #28]

  return status;
 8004eb0:	7cfb      	ldrb	r3, [r7, #19]
}
 8004eb2:	4618      	mov	r0, r3
 8004eb4:	371c      	adds	r7, #28
 8004eb6:	46bd      	mov	sp, r7
 8004eb8:	bd90      	pop	{r4, r7, pc}

08004eba <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8004eba:	b580      	push	{r7, lr}
 8004ebc:	b086      	sub	sp, #24
 8004ebe:	af00      	add	r7, sp, #0
 8004ec0:	60f8      	str	r0, [r7, #12]
 8004ec2:	60b9      	str	r1, [r7, #8]
 8004ec4:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8004ec6:	2300      	movs	r3, #0
 8004ec8:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	685b      	ldr	r3, [r3, #4]
 8004ed0:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8004ed4:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8004ed8:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8004eda:	697b      	ldr	r3, [r7, #20]
 8004edc:	0c1b      	lsrs	r3, r3, #16
 8004ede:	b2da      	uxtb	r2, r3
 8004ee0:	68bb      	ldr	r3, [r7, #8]
 8004ee2:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8004ee4:	697b      	ldr	r3, [r7, #20]
 8004ee6:	0a1b      	lsrs	r3, r3, #8
 8004ee8:	b2db      	uxtb	r3, r3
 8004eea:	f003 031f 	and.w	r3, r3, #31
 8004eee:	b2da      	uxtb	r2, r3
 8004ef0:	68bb      	ldr	r3, [r7, #8]
 8004ef2:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8004ef4:	697b      	ldr	r3, [r7, #20]
 8004ef6:	b2db      	uxtb	r3, r3
 8004ef8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004efc:	b2da      	uxtb	r2, r3
 8004efe:	68bb      	ldr	r3, [r7, #8]
 8004f00:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8004f02:	697b      	ldr	r3, [r7, #20]
 8004f04:	0b5b      	lsrs	r3, r3, #13
 8004f06:	b2db      	uxtb	r3, r3
 8004f08:	f003 0307 	and.w	r3, r3, #7
 8004f0c:	b2da      	uxtb	r2, r3
 8004f0e:	68bb      	ldr	r3, [r7, #8]
 8004f10:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d11a      	bne.n	8004f4e <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8004f18:	68bb      	ldr	r3, [r7, #8]
 8004f1a:	78db      	ldrb	r3, [r3, #3]
 8004f1c:	4618      	mov	r0, r3
 8004f1e:	f000 f8bb 	bl	8005098 <RTC_Bcd2ToByte>
 8004f22:	4603      	mov	r3, r0
 8004f24:	461a      	mov	r2, r3
 8004f26:	68bb      	ldr	r3, [r7, #8]
 8004f28:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8004f2a:	68bb      	ldr	r3, [r7, #8]
 8004f2c:	785b      	ldrb	r3, [r3, #1]
 8004f2e:	4618      	mov	r0, r3
 8004f30:	f000 f8b2 	bl	8005098 <RTC_Bcd2ToByte>
 8004f34:	4603      	mov	r3, r0
 8004f36:	461a      	mov	r2, r3
 8004f38:	68bb      	ldr	r3, [r7, #8]
 8004f3a:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8004f3c:	68bb      	ldr	r3, [r7, #8]
 8004f3e:	789b      	ldrb	r3, [r3, #2]
 8004f40:	4618      	mov	r0, r3
 8004f42:	f000 f8a9 	bl	8005098 <RTC_Bcd2ToByte>
 8004f46:	4603      	mov	r3, r0
 8004f48:	461a      	mov	r2, r3
 8004f4a:	68bb      	ldr	r3, [r7, #8]
 8004f4c:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8004f4e:	2300      	movs	r3, #0
}
 8004f50:	4618      	mov	r0, r3
 8004f52:	3718      	adds	r7, #24
 8004f54:	46bd      	mov	sp, r7
 8004f56:	bd80      	pop	{r7, pc}

08004f58 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8004f58:	b580      	push	{r7, lr}
 8004f5a:	b084      	sub	sp, #16
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004f60:	2300      	movs	r3, #0
 8004f62:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	4a0d      	ldr	r2, [pc, #52]	@ (8004fa0 <HAL_RTC_WaitForSynchro+0x48>)
 8004f6a:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004f6c:	f7fc fe64 	bl	8001c38 <HAL_GetTick>
 8004f70:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8004f72:	e009      	b.n	8004f88 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8004f74:	f7fc fe60 	bl	8001c38 <HAL_GetTick>
 8004f78:	4602      	mov	r2, r0
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	1ad3      	subs	r3, r2, r3
 8004f7e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004f82:	d901      	bls.n	8004f88 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8004f84:	2303      	movs	r3, #3
 8004f86:	e007      	b.n	8004f98 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	68db      	ldr	r3, [r3, #12]
 8004f8e:	f003 0320 	and.w	r3, r3, #32
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d0ee      	beq.n	8004f74 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 8004f96:	2300      	movs	r3, #0
}
 8004f98:	4618      	mov	r0, r3
 8004f9a:	3710      	adds	r7, #16
 8004f9c:	46bd      	mov	sp, r7
 8004f9e:	bd80      	pop	{r7, pc}
 8004fa0:	00017f5f 	.word	0x00017f5f

08004fa4 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8004fa4:	b580      	push	{r7, lr}
 8004fa6:	b084      	sub	sp, #16
 8004fa8:	af00      	add	r7, sp, #0
 8004faa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004fac:	2300      	movs	r3, #0
 8004fae:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8004fb0:	2300      	movs	r3, #0
 8004fb2:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	68db      	ldr	r3, [r3, #12]
 8004fba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d122      	bne.n	8005008 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	68da      	ldr	r2, [r3, #12]
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004fd0:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004fd2:	f7fc fe31 	bl	8001c38 <HAL_GetTick>
 8004fd6:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8004fd8:	e00c      	b.n	8004ff4 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8004fda:	f7fc fe2d 	bl	8001c38 <HAL_GetTick>
 8004fde:	4602      	mov	r2, r0
 8004fe0:	68bb      	ldr	r3, [r7, #8]
 8004fe2:	1ad3      	subs	r3, r2, r3
 8004fe4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004fe8:	d904      	bls.n	8004ff4 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	2204      	movs	r2, #4
 8004fee:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8004ff0:	2301      	movs	r3, #1
 8004ff2:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	68db      	ldr	r3, [r3, #12]
 8004ffa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d102      	bne.n	8005008 <RTC_EnterInitMode+0x64>
 8005002:	7bfb      	ldrb	r3, [r7, #15]
 8005004:	2b01      	cmp	r3, #1
 8005006:	d1e8      	bne.n	8004fda <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8005008:	7bfb      	ldrb	r3, [r7, #15]
}
 800500a:	4618      	mov	r0, r3
 800500c:	3710      	adds	r7, #16
 800500e:	46bd      	mov	sp, r7
 8005010:	bd80      	pop	{r7, pc}

08005012 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8005012:	b580      	push	{r7, lr}
 8005014:	b084      	sub	sp, #16
 8005016:	af00      	add	r7, sp, #0
 8005018:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800501a:	2300      	movs	r3, #0
 800501c:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	68da      	ldr	r2, [r3, #12]
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800502c:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	689b      	ldr	r3, [r3, #8]
 8005034:	f003 0320 	and.w	r3, r3, #32
 8005038:	2b00      	cmp	r3, #0
 800503a:	d10a      	bne.n	8005052 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800503c:	6878      	ldr	r0, [r7, #4]
 800503e:	f7ff ff8b 	bl	8004f58 <HAL_RTC_WaitForSynchro>
 8005042:	4603      	mov	r3, r0
 8005044:	2b00      	cmp	r3, #0
 8005046:	d004      	beq.n	8005052 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	2204      	movs	r2, #4
 800504c:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 800504e:	2301      	movs	r3, #1
 8005050:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8005052:	7bfb      	ldrb	r3, [r7, #15]
}
 8005054:	4618      	mov	r0, r3
 8005056:	3710      	adds	r7, #16
 8005058:	46bd      	mov	sp, r7
 800505a:	bd80      	pop	{r7, pc}

0800505c <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 800505c:	b480      	push	{r7}
 800505e:	b085      	sub	sp, #20
 8005060:	af00      	add	r7, sp, #0
 8005062:	4603      	mov	r3, r0
 8005064:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8005066:	2300      	movs	r3, #0
 8005068:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 800506a:	e005      	b.n	8005078 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	3301      	adds	r3, #1
 8005070:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 8005072:	79fb      	ldrb	r3, [r7, #7]
 8005074:	3b0a      	subs	r3, #10
 8005076:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8005078:	79fb      	ldrb	r3, [r7, #7]
 800507a:	2b09      	cmp	r3, #9
 800507c:	d8f6      	bhi.n	800506c <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	b2db      	uxtb	r3, r3
 8005082:	011b      	lsls	r3, r3, #4
 8005084:	b2da      	uxtb	r2, r3
 8005086:	79fb      	ldrb	r3, [r7, #7]
 8005088:	4313      	orrs	r3, r2
 800508a:	b2db      	uxtb	r3, r3
}
 800508c:	4618      	mov	r0, r3
 800508e:	3714      	adds	r7, #20
 8005090:	46bd      	mov	sp, r7
 8005092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005096:	4770      	bx	lr

08005098 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8005098:	b480      	push	{r7}
 800509a:	b085      	sub	sp, #20
 800509c:	af00      	add	r7, sp, #0
 800509e:	4603      	mov	r3, r0
 80050a0:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 80050a2:	2300      	movs	r3, #0
 80050a4:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 80050a6:	79fb      	ldrb	r3, [r7, #7]
 80050a8:	091b      	lsrs	r3, r3, #4
 80050aa:	b2db      	uxtb	r3, r3
 80050ac:	461a      	mov	r2, r3
 80050ae:	4613      	mov	r3, r2
 80050b0:	009b      	lsls	r3, r3, #2
 80050b2:	4413      	add	r3, r2
 80050b4:	005b      	lsls	r3, r3, #1
 80050b6:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	b2da      	uxtb	r2, r3
 80050bc:	79fb      	ldrb	r3, [r7, #7]
 80050be:	f003 030f 	and.w	r3, r3, #15
 80050c2:	b2db      	uxtb	r3, r3
 80050c4:	4413      	add	r3, r2
 80050c6:	b2db      	uxtb	r3, r3
}
 80050c8:	4618      	mov	r0, r3
 80050ca:	3714      	adds	r7, #20
 80050cc:	46bd      	mov	sp, r7
 80050ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d2:	4770      	bx	lr

080050d4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80050d4:	b580      	push	{r7, lr}
 80050d6:	b082      	sub	sp, #8
 80050d8:	af00      	add	r7, sp, #0
 80050da:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d101      	bne.n	80050e6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80050e2:	2301      	movs	r3, #1
 80050e4:	e07b      	b.n	80051de <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d108      	bne.n	8005100 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	685b      	ldr	r3, [r3, #4]
 80050f2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80050f6:	d009      	beq.n	800510c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	2200      	movs	r2, #0
 80050fc:	61da      	str	r2, [r3, #28]
 80050fe:	e005      	b.n	800510c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	2200      	movs	r2, #0
 8005104:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	2200      	movs	r2, #0
 800510a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	2200      	movs	r2, #0
 8005110:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005118:	b2db      	uxtb	r3, r3
 800511a:	2b00      	cmp	r3, #0
 800511c:	d106      	bne.n	800512c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	2200      	movs	r2, #0
 8005122:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005126:	6878      	ldr	r0, [r7, #4]
 8005128:	f7fc f976 	bl	8001418 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	2202      	movs	r2, #2
 8005130:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	681a      	ldr	r2, [r3, #0]
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005142:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	685b      	ldr	r3, [r3, #4]
 8005148:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	689b      	ldr	r3, [r3, #8]
 8005150:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005154:	431a      	orrs	r2, r3
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	68db      	ldr	r3, [r3, #12]
 800515a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800515e:	431a      	orrs	r2, r3
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	691b      	ldr	r3, [r3, #16]
 8005164:	f003 0302 	and.w	r3, r3, #2
 8005168:	431a      	orrs	r2, r3
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	695b      	ldr	r3, [r3, #20]
 800516e:	f003 0301 	and.w	r3, r3, #1
 8005172:	431a      	orrs	r2, r3
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	699b      	ldr	r3, [r3, #24]
 8005178:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800517c:	431a      	orrs	r2, r3
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	69db      	ldr	r3, [r3, #28]
 8005182:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005186:	431a      	orrs	r2, r3
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	6a1b      	ldr	r3, [r3, #32]
 800518c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005190:	ea42 0103 	orr.w	r1, r2, r3
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005198:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	430a      	orrs	r2, r1
 80051a2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	699b      	ldr	r3, [r3, #24]
 80051a8:	0c1b      	lsrs	r3, r3, #16
 80051aa:	f003 0104 	and.w	r1, r3, #4
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051b2:	f003 0210 	and.w	r2, r3, #16
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	430a      	orrs	r2, r1
 80051bc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	69da      	ldr	r2, [r3, #28]
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80051cc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	2200      	movs	r2, #0
 80051d2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	2201      	movs	r2, #1
 80051d8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80051dc:	2300      	movs	r3, #0
}
 80051de:	4618      	mov	r0, r3
 80051e0:	3708      	adds	r7, #8
 80051e2:	46bd      	mov	sp, r7
 80051e4:	bd80      	pop	{r7, pc}

080051e6 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80051e6:	b580      	push	{r7, lr}
 80051e8:	b088      	sub	sp, #32
 80051ea:	af00      	add	r7, sp, #0
 80051ec:	60f8      	str	r0, [r7, #12]
 80051ee:	60b9      	str	r1, [r7, #8]
 80051f0:	603b      	str	r3, [r7, #0]
 80051f2:	4613      	mov	r3, r2
 80051f4:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80051f6:	f7fc fd1f 	bl	8001c38 <HAL_GetTick>
 80051fa:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80051fc:	88fb      	ldrh	r3, [r7, #6]
 80051fe:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005206:	b2db      	uxtb	r3, r3
 8005208:	2b01      	cmp	r3, #1
 800520a:	d001      	beq.n	8005210 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800520c:	2302      	movs	r3, #2
 800520e:	e12a      	b.n	8005466 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8005210:	68bb      	ldr	r3, [r7, #8]
 8005212:	2b00      	cmp	r3, #0
 8005214:	d002      	beq.n	800521c <HAL_SPI_Transmit+0x36>
 8005216:	88fb      	ldrh	r3, [r7, #6]
 8005218:	2b00      	cmp	r3, #0
 800521a:	d101      	bne.n	8005220 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800521c:	2301      	movs	r3, #1
 800521e:	e122      	b.n	8005466 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005226:	2b01      	cmp	r3, #1
 8005228:	d101      	bne.n	800522e <HAL_SPI_Transmit+0x48>
 800522a:	2302      	movs	r3, #2
 800522c:	e11b      	b.n	8005466 <HAL_SPI_Transmit+0x280>
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	2201      	movs	r2, #1
 8005232:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	2203      	movs	r2, #3
 800523a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	2200      	movs	r2, #0
 8005242:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	68ba      	ldr	r2, [r7, #8]
 8005248:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	88fa      	ldrh	r2, [r7, #6]
 800524e:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	88fa      	ldrh	r2, [r7, #6]
 8005254:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	2200      	movs	r2, #0
 800525a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	2200      	movs	r2, #0
 8005260:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	2200      	movs	r2, #0
 8005266:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	2200      	movs	r2, #0
 800526c:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	2200      	movs	r2, #0
 8005272:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	689b      	ldr	r3, [r3, #8]
 8005278:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800527c:	d10f      	bne.n	800529e <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	681a      	ldr	r2, [r3, #0]
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800528c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	681a      	ldr	r2, [r3, #0]
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800529c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80052a8:	2b40      	cmp	r3, #64	@ 0x40
 80052aa:	d007      	beq.n	80052bc <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	681a      	ldr	r2, [r3, #0]
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80052ba:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	68db      	ldr	r3, [r3, #12]
 80052c0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80052c4:	d152      	bne.n	800536c <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	685b      	ldr	r3, [r3, #4]
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d002      	beq.n	80052d4 <HAL_SPI_Transmit+0xee>
 80052ce:	8b7b      	ldrh	r3, [r7, #26]
 80052d0:	2b01      	cmp	r3, #1
 80052d2:	d145      	bne.n	8005360 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052d8:	881a      	ldrh	r2, [r3, #0]
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052e4:	1c9a      	adds	r2, r3, #2
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80052ee:	b29b      	uxth	r3, r3
 80052f0:	3b01      	subs	r3, #1
 80052f2:	b29a      	uxth	r2, r3
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80052f8:	e032      	b.n	8005360 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	689b      	ldr	r3, [r3, #8]
 8005300:	f003 0302 	and.w	r3, r3, #2
 8005304:	2b02      	cmp	r3, #2
 8005306:	d112      	bne.n	800532e <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800530c:	881a      	ldrh	r2, [r3, #0]
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005318:	1c9a      	adds	r2, r3, #2
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005322:	b29b      	uxth	r3, r3
 8005324:	3b01      	subs	r3, #1
 8005326:	b29a      	uxth	r2, r3
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	86da      	strh	r2, [r3, #54]	@ 0x36
 800532c:	e018      	b.n	8005360 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800532e:	f7fc fc83 	bl	8001c38 <HAL_GetTick>
 8005332:	4602      	mov	r2, r0
 8005334:	69fb      	ldr	r3, [r7, #28]
 8005336:	1ad3      	subs	r3, r2, r3
 8005338:	683a      	ldr	r2, [r7, #0]
 800533a:	429a      	cmp	r2, r3
 800533c:	d803      	bhi.n	8005346 <HAL_SPI_Transmit+0x160>
 800533e:	683b      	ldr	r3, [r7, #0]
 8005340:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005344:	d102      	bne.n	800534c <HAL_SPI_Transmit+0x166>
 8005346:	683b      	ldr	r3, [r7, #0]
 8005348:	2b00      	cmp	r3, #0
 800534a:	d109      	bne.n	8005360 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	2201      	movs	r2, #1
 8005350:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	2200      	movs	r2, #0
 8005358:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800535c:	2303      	movs	r3, #3
 800535e:	e082      	b.n	8005466 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005364:	b29b      	uxth	r3, r3
 8005366:	2b00      	cmp	r3, #0
 8005368:	d1c7      	bne.n	80052fa <HAL_SPI_Transmit+0x114>
 800536a:	e053      	b.n	8005414 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	685b      	ldr	r3, [r3, #4]
 8005370:	2b00      	cmp	r3, #0
 8005372:	d002      	beq.n	800537a <HAL_SPI_Transmit+0x194>
 8005374:	8b7b      	ldrh	r3, [r7, #26]
 8005376:	2b01      	cmp	r3, #1
 8005378:	d147      	bne.n	800540a <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	330c      	adds	r3, #12
 8005384:	7812      	ldrb	r2, [r2, #0]
 8005386:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800538c:	1c5a      	adds	r2, r3, #1
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005396:	b29b      	uxth	r3, r3
 8005398:	3b01      	subs	r3, #1
 800539a:	b29a      	uxth	r2, r3
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80053a0:	e033      	b.n	800540a <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	689b      	ldr	r3, [r3, #8]
 80053a8:	f003 0302 	and.w	r3, r3, #2
 80053ac:	2b02      	cmp	r3, #2
 80053ae:	d113      	bne.n	80053d8 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	330c      	adds	r3, #12
 80053ba:	7812      	ldrb	r2, [r2, #0]
 80053bc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053c2:	1c5a      	adds	r2, r3, #1
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80053cc:	b29b      	uxth	r3, r3
 80053ce:	3b01      	subs	r3, #1
 80053d0:	b29a      	uxth	r2, r3
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	86da      	strh	r2, [r3, #54]	@ 0x36
 80053d6:	e018      	b.n	800540a <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80053d8:	f7fc fc2e 	bl	8001c38 <HAL_GetTick>
 80053dc:	4602      	mov	r2, r0
 80053de:	69fb      	ldr	r3, [r7, #28]
 80053e0:	1ad3      	subs	r3, r2, r3
 80053e2:	683a      	ldr	r2, [r7, #0]
 80053e4:	429a      	cmp	r2, r3
 80053e6:	d803      	bhi.n	80053f0 <HAL_SPI_Transmit+0x20a>
 80053e8:	683b      	ldr	r3, [r7, #0]
 80053ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053ee:	d102      	bne.n	80053f6 <HAL_SPI_Transmit+0x210>
 80053f0:	683b      	ldr	r3, [r7, #0]
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d109      	bne.n	800540a <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	2201      	movs	r2, #1
 80053fa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	2200      	movs	r2, #0
 8005402:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005406:	2303      	movs	r3, #3
 8005408:	e02d      	b.n	8005466 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800540e:	b29b      	uxth	r3, r3
 8005410:	2b00      	cmp	r3, #0
 8005412:	d1c6      	bne.n	80053a2 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005414:	69fa      	ldr	r2, [r7, #28]
 8005416:	6839      	ldr	r1, [r7, #0]
 8005418:	68f8      	ldr	r0, [r7, #12]
 800541a:	f000 fa59 	bl	80058d0 <SPI_EndRxTxTransaction>
 800541e:	4603      	mov	r3, r0
 8005420:	2b00      	cmp	r3, #0
 8005422:	d002      	beq.n	800542a <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	2220      	movs	r2, #32
 8005428:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	689b      	ldr	r3, [r3, #8]
 800542e:	2b00      	cmp	r3, #0
 8005430:	d10a      	bne.n	8005448 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005432:	2300      	movs	r3, #0
 8005434:	617b      	str	r3, [r7, #20]
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	68db      	ldr	r3, [r3, #12]
 800543c:	617b      	str	r3, [r7, #20]
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	689b      	ldr	r3, [r3, #8]
 8005444:	617b      	str	r3, [r7, #20]
 8005446:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	2201      	movs	r2, #1
 800544c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	2200      	movs	r2, #0
 8005454:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800545c:	2b00      	cmp	r3, #0
 800545e:	d001      	beq.n	8005464 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8005460:	2301      	movs	r3, #1
 8005462:	e000      	b.n	8005466 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8005464:	2300      	movs	r3, #0
  }
}
 8005466:	4618      	mov	r0, r3
 8005468:	3720      	adds	r7, #32
 800546a:	46bd      	mov	sp, r7
 800546c:	bd80      	pop	{r7, pc}

0800546e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800546e:	b580      	push	{r7, lr}
 8005470:	b08a      	sub	sp, #40	@ 0x28
 8005472:	af00      	add	r7, sp, #0
 8005474:	60f8      	str	r0, [r7, #12]
 8005476:	60b9      	str	r1, [r7, #8]
 8005478:	607a      	str	r2, [r7, #4]
 800547a:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800547c:	2301      	movs	r3, #1
 800547e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005480:	f7fc fbda 	bl	8001c38 <HAL_GetTick>
 8005484:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800548c:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	685b      	ldr	r3, [r3, #4]
 8005492:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8005494:	887b      	ldrh	r3, [r7, #2]
 8005496:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005498:	7ffb      	ldrb	r3, [r7, #31]
 800549a:	2b01      	cmp	r3, #1
 800549c:	d00c      	beq.n	80054b8 <HAL_SPI_TransmitReceive+0x4a>
 800549e:	69bb      	ldr	r3, [r7, #24]
 80054a0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80054a4:	d106      	bne.n	80054b4 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	689b      	ldr	r3, [r3, #8]
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d102      	bne.n	80054b4 <HAL_SPI_TransmitReceive+0x46>
 80054ae:	7ffb      	ldrb	r3, [r7, #31]
 80054b0:	2b04      	cmp	r3, #4
 80054b2:	d001      	beq.n	80054b8 <HAL_SPI_TransmitReceive+0x4a>
  {
    return HAL_BUSY;
 80054b4:	2302      	movs	r3, #2
 80054b6:	e17f      	b.n	80057b8 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80054b8:	68bb      	ldr	r3, [r7, #8]
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d005      	beq.n	80054ca <HAL_SPI_TransmitReceive+0x5c>
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d002      	beq.n	80054ca <HAL_SPI_TransmitReceive+0x5c>
 80054c4:	887b      	ldrh	r3, [r7, #2]
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d101      	bne.n	80054ce <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 80054ca:	2301      	movs	r3, #1
 80054cc:	e174      	b.n	80057b8 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80054d4:	2b01      	cmp	r3, #1
 80054d6:	d101      	bne.n	80054dc <HAL_SPI_TransmitReceive+0x6e>
 80054d8:	2302      	movs	r3, #2
 80054da:	e16d      	b.n	80057b8 <HAL_SPI_TransmitReceive+0x34a>
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	2201      	movs	r2, #1
 80054e0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80054ea:	b2db      	uxtb	r3, r3
 80054ec:	2b04      	cmp	r3, #4
 80054ee:	d003      	beq.n	80054f8 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	2205      	movs	r2, #5
 80054f4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	2200      	movs	r2, #0
 80054fc:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	687a      	ldr	r2, [r7, #4]
 8005502:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	887a      	ldrh	r2, [r7, #2]
 8005508:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	887a      	ldrh	r2, [r7, #2]
 800550e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	68ba      	ldr	r2, [r7, #8]
 8005514:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	887a      	ldrh	r2, [r7, #2]
 800551a:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	887a      	ldrh	r2, [r7, #2]
 8005520:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	2200      	movs	r2, #0
 8005526:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	2200      	movs	r2, #0
 800552c:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005538:	2b40      	cmp	r3, #64	@ 0x40
 800553a:	d007      	beq.n	800554c <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	681a      	ldr	r2, [r3, #0]
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800554a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	68db      	ldr	r3, [r3, #12]
 8005550:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005554:	d17e      	bne.n	8005654 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	685b      	ldr	r3, [r3, #4]
 800555a:	2b00      	cmp	r3, #0
 800555c:	d002      	beq.n	8005564 <HAL_SPI_TransmitReceive+0xf6>
 800555e:	8afb      	ldrh	r3, [r7, #22]
 8005560:	2b01      	cmp	r3, #1
 8005562:	d16c      	bne.n	800563e <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005568:	881a      	ldrh	r2, [r3, #0]
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005574:	1c9a      	adds	r2, r3, #2
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800557e:	b29b      	uxth	r3, r3
 8005580:	3b01      	subs	r3, #1
 8005582:	b29a      	uxth	r2, r3
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005588:	e059      	b.n	800563e <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	689b      	ldr	r3, [r3, #8]
 8005590:	f003 0302 	and.w	r3, r3, #2
 8005594:	2b02      	cmp	r3, #2
 8005596:	d11b      	bne.n	80055d0 <HAL_SPI_TransmitReceive+0x162>
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800559c:	b29b      	uxth	r3, r3
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d016      	beq.n	80055d0 <HAL_SPI_TransmitReceive+0x162>
 80055a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055a4:	2b01      	cmp	r3, #1
 80055a6:	d113      	bne.n	80055d0 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055ac:	881a      	ldrh	r2, [r3, #0]
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055b8:	1c9a      	adds	r2, r3, #2
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80055c2:	b29b      	uxth	r3, r3
 80055c4:	3b01      	subs	r3, #1
 80055c6:	b29a      	uxth	r2, r3
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80055cc:	2300      	movs	r3, #0
 80055ce:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	689b      	ldr	r3, [r3, #8]
 80055d6:	f003 0301 	and.w	r3, r3, #1
 80055da:	2b01      	cmp	r3, #1
 80055dc:	d119      	bne.n	8005612 <HAL_SPI_TransmitReceive+0x1a4>
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80055e2:	b29b      	uxth	r3, r3
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d014      	beq.n	8005612 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	68da      	ldr	r2, [r3, #12]
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055f2:	b292      	uxth	r2, r2
 80055f4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055fa:	1c9a      	adds	r2, r3, #2
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005604:	b29b      	uxth	r3, r3
 8005606:	3b01      	subs	r3, #1
 8005608:	b29a      	uxth	r2, r3
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800560e:	2301      	movs	r3, #1
 8005610:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005612:	f7fc fb11 	bl	8001c38 <HAL_GetTick>
 8005616:	4602      	mov	r2, r0
 8005618:	6a3b      	ldr	r3, [r7, #32]
 800561a:	1ad3      	subs	r3, r2, r3
 800561c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800561e:	429a      	cmp	r2, r3
 8005620:	d80d      	bhi.n	800563e <HAL_SPI_TransmitReceive+0x1d0>
 8005622:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005624:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005628:	d009      	beq.n	800563e <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	2201      	movs	r2, #1
 800562e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	2200      	movs	r2, #0
 8005636:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800563a:	2303      	movs	r3, #3
 800563c:	e0bc      	b.n	80057b8 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005642:	b29b      	uxth	r3, r3
 8005644:	2b00      	cmp	r3, #0
 8005646:	d1a0      	bne.n	800558a <HAL_SPI_TransmitReceive+0x11c>
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800564c:	b29b      	uxth	r3, r3
 800564e:	2b00      	cmp	r3, #0
 8005650:	d19b      	bne.n	800558a <HAL_SPI_TransmitReceive+0x11c>
 8005652:	e082      	b.n	800575a <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	685b      	ldr	r3, [r3, #4]
 8005658:	2b00      	cmp	r3, #0
 800565a:	d002      	beq.n	8005662 <HAL_SPI_TransmitReceive+0x1f4>
 800565c:	8afb      	ldrh	r3, [r7, #22]
 800565e:	2b01      	cmp	r3, #1
 8005660:	d171      	bne.n	8005746 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	330c      	adds	r3, #12
 800566c:	7812      	ldrb	r2, [r2, #0]
 800566e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005674:	1c5a      	adds	r2, r3, #1
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800567e:	b29b      	uxth	r3, r3
 8005680:	3b01      	subs	r3, #1
 8005682:	b29a      	uxth	r2, r3
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005688:	e05d      	b.n	8005746 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	689b      	ldr	r3, [r3, #8]
 8005690:	f003 0302 	and.w	r3, r3, #2
 8005694:	2b02      	cmp	r3, #2
 8005696:	d11c      	bne.n	80056d2 <HAL_SPI_TransmitReceive+0x264>
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800569c:	b29b      	uxth	r3, r3
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d017      	beq.n	80056d2 <HAL_SPI_TransmitReceive+0x264>
 80056a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056a4:	2b01      	cmp	r3, #1
 80056a6:	d114      	bne.n	80056d2 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	330c      	adds	r3, #12
 80056b2:	7812      	ldrb	r2, [r2, #0]
 80056b4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80056ba:	1c5a      	adds	r2, r3, #1
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80056c4:	b29b      	uxth	r3, r3
 80056c6:	3b01      	subs	r3, #1
 80056c8:	b29a      	uxth	r2, r3
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80056ce:	2300      	movs	r3, #0
 80056d0:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	689b      	ldr	r3, [r3, #8]
 80056d8:	f003 0301 	and.w	r3, r3, #1
 80056dc:	2b01      	cmp	r3, #1
 80056de:	d119      	bne.n	8005714 <HAL_SPI_TransmitReceive+0x2a6>
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80056e4:	b29b      	uxth	r3, r3
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d014      	beq.n	8005714 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	68da      	ldr	r2, [r3, #12]
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056f4:	b2d2      	uxtb	r2, r2
 80056f6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056fc:	1c5a      	adds	r2, r3, #1
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005706:	b29b      	uxth	r3, r3
 8005708:	3b01      	subs	r3, #1
 800570a:	b29a      	uxth	r2, r3
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005710:	2301      	movs	r3, #1
 8005712:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005714:	f7fc fa90 	bl	8001c38 <HAL_GetTick>
 8005718:	4602      	mov	r2, r0
 800571a:	6a3b      	ldr	r3, [r7, #32]
 800571c:	1ad3      	subs	r3, r2, r3
 800571e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005720:	429a      	cmp	r2, r3
 8005722:	d803      	bhi.n	800572c <HAL_SPI_TransmitReceive+0x2be>
 8005724:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005726:	f1b3 3fff 	cmp.w	r3, #4294967295
 800572a:	d102      	bne.n	8005732 <HAL_SPI_TransmitReceive+0x2c4>
 800572c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800572e:	2b00      	cmp	r3, #0
 8005730:	d109      	bne.n	8005746 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	2201      	movs	r2, #1
 8005736:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	2200      	movs	r2, #0
 800573e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8005742:	2303      	movs	r3, #3
 8005744:	e038      	b.n	80057b8 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800574a:	b29b      	uxth	r3, r3
 800574c:	2b00      	cmp	r3, #0
 800574e:	d19c      	bne.n	800568a <HAL_SPI_TransmitReceive+0x21c>
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005754:	b29b      	uxth	r3, r3
 8005756:	2b00      	cmp	r3, #0
 8005758:	d197      	bne.n	800568a <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800575a:	6a3a      	ldr	r2, [r7, #32]
 800575c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800575e:	68f8      	ldr	r0, [r7, #12]
 8005760:	f000 f8b6 	bl	80058d0 <SPI_EndRxTxTransaction>
 8005764:	4603      	mov	r3, r0
 8005766:	2b00      	cmp	r3, #0
 8005768:	d008      	beq.n	800577c <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	2220      	movs	r2, #32
 800576e:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	2200      	movs	r2, #0
 8005774:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8005778:	2301      	movs	r3, #1
 800577a:	e01d      	b.n	80057b8 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	689b      	ldr	r3, [r3, #8]
 8005780:	2b00      	cmp	r3, #0
 8005782:	d10a      	bne.n	800579a <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005784:	2300      	movs	r3, #0
 8005786:	613b      	str	r3, [r7, #16]
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	68db      	ldr	r3, [r3, #12]
 800578e:	613b      	str	r3, [r7, #16]
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	689b      	ldr	r3, [r3, #8]
 8005796:	613b      	str	r3, [r7, #16]
 8005798:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	2201      	movs	r2, #1
 800579e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	2200      	movs	r2, #0
 80057a6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d001      	beq.n	80057b6 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 80057b2:	2301      	movs	r3, #1
 80057b4:	e000      	b.n	80057b8 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 80057b6:	2300      	movs	r3, #0
  }
}
 80057b8:	4618      	mov	r0, r3
 80057ba:	3728      	adds	r7, #40	@ 0x28
 80057bc:	46bd      	mov	sp, r7
 80057be:	bd80      	pop	{r7, pc}

080057c0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80057c0:	b580      	push	{r7, lr}
 80057c2:	b088      	sub	sp, #32
 80057c4:	af00      	add	r7, sp, #0
 80057c6:	60f8      	str	r0, [r7, #12]
 80057c8:	60b9      	str	r1, [r7, #8]
 80057ca:	603b      	str	r3, [r7, #0]
 80057cc:	4613      	mov	r3, r2
 80057ce:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80057d0:	f7fc fa32 	bl	8001c38 <HAL_GetTick>
 80057d4:	4602      	mov	r2, r0
 80057d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057d8:	1a9b      	subs	r3, r3, r2
 80057da:	683a      	ldr	r2, [r7, #0]
 80057dc:	4413      	add	r3, r2
 80057de:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80057e0:	f7fc fa2a 	bl	8001c38 <HAL_GetTick>
 80057e4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80057e6:	4b39      	ldr	r3, [pc, #228]	@ (80058cc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	015b      	lsls	r3, r3, #5
 80057ec:	0d1b      	lsrs	r3, r3, #20
 80057ee:	69fa      	ldr	r2, [r7, #28]
 80057f0:	fb02 f303 	mul.w	r3, r2, r3
 80057f4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80057f6:	e054      	b.n	80058a2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80057f8:	683b      	ldr	r3, [r7, #0]
 80057fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057fe:	d050      	beq.n	80058a2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005800:	f7fc fa1a 	bl	8001c38 <HAL_GetTick>
 8005804:	4602      	mov	r2, r0
 8005806:	69bb      	ldr	r3, [r7, #24]
 8005808:	1ad3      	subs	r3, r2, r3
 800580a:	69fa      	ldr	r2, [r7, #28]
 800580c:	429a      	cmp	r2, r3
 800580e:	d902      	bls.n	8005816 <SPI_WaitFlagStateUntilTimeout+0x56>
 8005810:	69fb      	ldr	r3, [r7, #28]
 8005812:	2b00      	cmp	r3, #0
 8005814:	d13d      	bne.n	8005892 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	685a      	ldr	r2, [r3, #4]
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005824:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	685b      	ldr	r3, [r3, #4]
 800582a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800582e:	d111      	bne.n	8005854 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	689b      	ldr	r3, [r3, #8]
 8005834:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005838:	d004      	beq.n	8005844 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	689b      	ldr	r3, [r3, #8]
 800583e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005842:	d107      	bne.n	8005854 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	681a      	ldr	r2, [r3, #0]
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005852:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005858:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800585c:	d10f      	bne.n	800587e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	681a      	ldr	r2, [r3, #0]
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800586c:	601a      	str	r2, [r3, #0]
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	681a      	ldr	r2, [r3, #0]
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800587c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	2201      	movs	r2, #1
 8005882:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	2200      	movs	r2, #0
 800588a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800588e:	2303      	movs	r3, #3
 8005890:	e017      	b.n	80058c2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005892:	697b      	ldr	r3, [r7, #20]
 8005894:	2b00      	cmp	r3, #0
 8005896:	d101      	bne.n	800589c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005898:	2300      	movs	r3, #0
 800589a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800589c:	697b      	ldr	r3, [r7, #20]
 800589e:	3b01      	subs	r3, #1
 80058a0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	689a      	ldr	r2, [r3, #8]
 80058a8:	68bb      	ldr	r3, [r7, #8]
 80058aa:	4013      	ands	r3, r2
 80058ac:	68ba      	ldr	r2, [r7, #8]
 80058ae:	429a      	cmp	r2, r3
 80058b0:	bf0c      	ite	eq
 80058b2:	2301      	moveq	r3, #1
 80058b4:	2300      	movne	r3, #0
 80058b6:	b2db      	uxtb	r3, r3
 80058b8:	461a      	mov	r2, r3
 80058ba:	79fb      	ldrb	r3, [r7, #7]
 80058bc:	429a      	cmp	r2, r3
 80058be:	d19b      	bne.n	80057f8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80058c0:	2300      	movs	r3, #0
}
 80058c2:	4618      	mov	r0, r3
 80058c4:	3720      	adds	r7, #32
 80058c6:	46bd      	mov	sp, r7
 80058c8:	bd80      	pop	{r7, pc}
 80058ca:	bf00      	nop
 80058cc:	20000004 	.word	0x20000004

080058d0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80058d0:	b580      	push	{r7, lr}
 80058d2:	b088      	sub	sp, #32
 80058d4:	af02      	add	r7, sp, #8
 80058d6:	60f8      	str	r0, [r7, #12]
 80058d8:	60b9      	str	r1, [r7, #8]
 80058da:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	9300      	str	r3, [sp, #0]
 80058e0:	68bb      	ldr	r3, [r7, #8]
 80058e2:	2201      	movs	r2, #1
 80058e4:	2102      	movs	r1, #2
 80058e6:	68f8      	ldr	r0, [r7, #12]
 80058e8:	f7ff ff6a 	bl	80057c0 <SPI_WaitFlagStateUntilTimeout>
 80058ec:	4603      	mov	r3, r0
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d007      	beq.n	8005902 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80058f6:	f043 0220 	orr.w	r2, r3, #32
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80058fe:	2303      	movs	r3, #3
 8005900:	e032      	b.n	8005968 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005902:	4b1b      	ldr	r3, [pc, #108]	@ (8005970 <SPI_EndRxTxTransaction+0xa0>)
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	4a1b      	ldr	r2, [pc, #108]	@ (8005974 <SPI_EndRxTxTransaction+0xa4>)
 8005908:	fba2 2303 	umull	r2, r3, r2, r3
 800590c:	0d5b      	lsrs	r3, r3, #21
 800590e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005912:	fb02 f303 	mul.w	r3, r2, r3
 8005916:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	685b      	ldr	r3, [r3, #4]
 800591c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005920:	d112      	bne.n	8005948 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	9300      	str	r3, [sp, #0]
 8005926:	68bb      	ldr	r3, [r7, #8]
 8005928:	2200      	movs	r2, #0
 800592a:	2180      	movs	r1, #128	@ 0x80
 800592c:	68f8      	ldr	r0, [r7, #12]
 800592e:	f7ff ff47 	bl	80057c0 <SPI_WaitFlagStateUntilTimeout>
 8005932:	4603      	mov	r3, r0
 8005934:	2b00      	cmp	r3, #0
 8005936:	d016      	beq.n	8005966 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800593c:	f043 0220 	orr.w	r2, r3, #32
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8005944:	2303      	movs	r3, #3
 8005946:	e00f      	b.n	8005968 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005948:	697b      	ldr	r3, [r7, #20]
 800594a:	2b00      	cmp	r3, #0
 800594c:	d00a      	beq.n	8005964 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800594e:	697b      	ldr	r3, [r7, #20]
 8005950:	3b01      	subs	r3, #1
 8005952:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	689b      	ldr	r3, [r3, #8]
 800595a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800595e:	2b80      	cmp	r3, #128	@ 0x80
 8005960:	d0f2      	beq.n	8005948 <SPI_EndRxTxTransaction+0x78>
 8005962:	e000      	b.n	8005966 <SPI_EndRxTxTransaction+0x96>
        break;
 8005964:	bf00      	nop
  }

  return HAL_OK;
 8005966:	2300      	movs	r3, #0
}
 8005968:	4618      	mov	r0, r3
 800596a:	3718      	adds	r7, #24
 800596c:	46bd      	mov	sp, r7
 800596e:	bd80      	pop	{r7, pc}
 8005970:	20000004 	.word	0x20000004
 8005974:	165e9f81 	.word	0x165e9f81

08005978 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005978:	b580      	push	{r7, lr}
 800597a:	b082      	sub	sp, #8
 800597c:	af00      	add	r7, sp, #0
 800597e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	2b00      	cmp	r3, #0
 8005984:	d101      	bne.n	800598a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005986:	2301      	movs	r3, #1
 8005988:	e041      	b.n	8005a0e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005990:	b2db      	uxtb	r3, r3
 8005992:	2b00      	cmp	r3, #0
 8005994:	d106      	bne.n	80059a4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	2200      	movs	r2, #0
 800599a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800599e:	6878      	ldr	r0, [r7, #4]
 80059a0:	f7fb fdb8 	bl	8001514 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	2202      	movs	r2, #2
 80059a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681a      	ldr	r2, [r3, #0]
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	3304      	adds	r3, #4
 80059b4:	4619      	mov	r1, r3
 80059b6:	4610      	mov	r0, r2
 80059b8:	f000 fc62 	bl	8006280 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	2201      	movs	r2, #1
 80059c0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	2201      	movs	r2, #1
 80059c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	2201      	movs	r2, #1
 80059d0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	2201      	movs	r2, #1
 80059d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	2201      	movs	r2, #1
 80059e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	2201      	movs	r2, #1
 80059e8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	2201      	movs	r2, #1
 80059f0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	2201      	movs	r2, #1
 80059f8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	2201      	movs	r2, #1
 8005a00:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	2201      	movs	r2, #1
 8005a08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005a0c:	2300      	movs	r3, #0
}
 8005a0e:	4618      	mov	r0, r3
 8005a10:	3708      	adds	r7, #8
 8005a12:	46bd      	mov	sp, r7
 8005a14:	bd80      	pop	{r7, pc}
	...

08005a18 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005a18:	b480      	push	{r7}
 8005a1a:	b085      	sub	sp, #20
 8005a1c:	af00      	add	r7, sp, #0
 8005a1e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005a26:	b2db      	uxtb	r3, r3
 8005a28:	2b01      	cmp	r3, #1
 8005a2a:	d001      	beq.n	8005a30 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005a2c:	2301      	movs	r3, #1
 8005a2e:	e04e      	b.n	8005ace <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	2202      	movs	r2, #2
 8005a34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	68da      	ldr	r2, [r3, #12]
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	f042 0201 	orr.w	r2, r2, #1
 8005a46:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	4a23      	ldr	r2, [pc, #140]	@ (8005adc <HAL_TIM_Base_Start_IT+0xc4>)
 8005a4e:	4293      	cmp	r3, r2
 8005a50:	d022      	beq.n	8005a98 <HAL_TIM_Base_Start_IT+0x80>
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a5a:	d01d      	beq.n	8005a98 <HAL_TIM_Base_Start_IT+0x80>
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	4a1f      	ldr	r2, [pc, #124]	@ (8005ae0 <HAL_TIM_Base_Start_IT+0xc8>)
 8005a62:	4293      	cmp	r3, r2
 8005a64:	d018      	beq.n	8005a98 <HAL_TIM_Base_Start_IT+0x80>
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	4a1e      	ldr	r2, [pc, #120]	@ (8005ae4 <HAL_TIM_Base_Start_IT+0xcc>)
 8005a6c:	4293      	cmp	r3, r2
 8005a6e:	d013      	beq.n	8005a98 <HAL_TIM_Base_Start_IT+0x80>
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	4a1c      	ldr	r2, [pc, #112]	@ (8005ae8 <HAL_TIM_Base_Start_IT+0xd0>)
 8005a76:	4293      	cmp	r3, r2
 8005a78:	d00e      	beq.n	8005a98 <HAL_TIM_Base_Start_IT+0x80>
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	4a1b      	ldr	r2, [pc, #108]	@ (8005aec <HAL_TIM_Base_Start_IT+0xd4>)
 8005a80:	4293      	cmp	r3, r2
 8005a82:	d009      	beq.n	8005a98 <HAL_TIM_Base_Start_IT+0x80>
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	4a19      	ldr	r2, [pc, #100]	@ (8005af0 <HAL_TIM_Base_Start_IT+0xd8>)
 8005a8a:	4293      	cmp	r3, r2
 8005a8c:	d004      	beq.n	8005a98 <HAL_TIM_Base_Start_IT+0x80>
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	4a18      	ldr	r2, [pc, #96]	@ (8005af4 <HAL_TIM_Base_Start_IT+0xdc>)
 8005a94:	4293      	cmp	r3, r2
 8005a96:	d111      	bne.n	8005abc <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	689b      	ldr	r3, [r3, #8]
 8005a9e:	f003 0307 	and.w	r3, r3, #7
 8005aa2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	2b06      	cmp	r3, #6
 8005aa8:	d010      	beq.n	8005acc <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	681a      	ldr	r2, [r3, #0]
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	f042 0201 	orr.w	r2, r2, #1
 8005ab8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005aba:	e007      	b.n	8005acc <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	681a      	ldr	r2, [r3, #0]
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	f042 0201 	orr.w	r2, r2, #1
 8005aca:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005acc:	2300      	movs	r3, #0
}
 8005ace:	4618      	mov	r0, r3
 8005ad0:	3714      	adds	r7, #20
 8005ad2:	46bd      	mov	sp, r7
 8005ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ad8:	4770      	bx	lr
 8005ada:	bf00      	nop
 8005adc:	40010000 	.word	0x40010000
 8005ae0:	40000400 	.word	0x40000400
 8005ae4:	40000800 	.word	0x40000800
 8005ae8:	40000c00 	.word	0x40000c00
 8005aec:	40010400 	.word	0x40010400
 8005af0:	40014000 	.word	0x40014000
 8005af4:	40001800 	.word	0x40001800

08005af8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005af8:	b580      	push	{r7, lr}
 8005afa:	b082      	sub	sp, #8
 8005afc:	af00      	add	r7, sp, #0
 8005afe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d101      	bne.n	8005b0a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005b06:	2301      	movs	r3, #1
 8005b08:	e041      	b.n	8005b8e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005b10:	b2db      	uxtb	r3, r3
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d106      	bne.n	8005b24 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	2200      	movs	r2, #0
 8005b1a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005b1e:	6878      	ldr	r0, [r7, #4]
 8005b20:	f000 f839 	bl	8005b96 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	2202      	movs	r2, #2
 8005b28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681a      	ldr	r2, [r3, #0]
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	3304      	adds	r3, #4
 8005b34:	4619      	mov	r1, r3
 8005b36:	4610      	mov	r0, r2
 8005b38:	f000 fba2 	bl	8006280 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	2201      	movs	r2, #1
 8005b40:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	2201      	movs	r2, #1
 8005b48:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	2201      	movs	r2, #1
 8005b50:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	2201      	movs	r2, #1
 8005b58:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	2201      	movs	r2, #1
 8005b60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	2201      	movs	r2, #1
 8005b68:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	2201      	movs	r2, #1
 8005b70:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	2201      	movs	r2, #1
 8005b78:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	2201      	movs	r2, #1
 8005b80:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	2201      	movs	r2, #1
 8005b88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005b8c:	2300      	movs	r3, #0
}
 8005b8e:	4618      	mov	r0, r3
 8005b90:	3708      	adds	r7, #8
 8005b92:	46bd      	mov	sp, r7
 8005b94:	bd80      	pop	{r7, pc}

08005b96 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005b96:	b480      	push	{r7}
 8005b98:	b083      	sub	sp, #12
 8005b9a:	af00      	add	r7, sp, #0
 8005b9c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005b9e:	bf00      	nop
 8005ba0:	370c      	adds	r7, #12
 8005ba2:	46bd      	mov	sp, r7
 8005ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ba8:	4770      	bx	lr
	...

08005bac <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005bac:	b580      	push	{r7, lr}
 8005bae:	b084      	sub	sp, #16
 8005bb0:	af00      	add	r7, sp, #0
 8005bb2:	6078      	str	r0, [r7, #4]
 8005bb4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005bb6:	683b      	ldr	r3, [r7, #0]
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d109      	bne.n	8005bd0 <HAL_TIM_PWM_Start+0x24>
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005bc2:	b2db      	uxtb	r3, r3
 8005bc4:	2b01      	cmp	r3, #1
 8005bc6:	bf14      	ite	ne
 8005bc8:	2301      	movne	r3, #1
 8005bca:	2300      	moveq	r3, #0
 8005bcc:	b2db      	uxtb	r3, r3
 8005bce:	e022      	b.n	8005c16 <HAL_TIM_PWM_Start+0x6a>
 8005bd0:	683b      	ldr	r3, [r7, #0]
 8005bd2:	2b04      	cmp	r3, #4
 8005bd4:	d109      	bne.n	8005bea <HAL_TIM_PWM_Start+0x3e>
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005bdc:	b2db      	uxtb	r3, r3
 8005bde:	2b01      	cmp	r3, #1
 8005be0:	bf14      	ite	ne
 8005be2:	2301      	movne	r3, #1
 8005be4:	2300      	moveq	r3, #0
 8005be6:	b2db      	uxtb	r3, r3
 8005be8:	e015      	b.n	8005c16 <HAL_TIM_PWM_Start+0x6a>
 8005bea:	683b      	ldr	r3, [r7, #0]
 8005bec:	2b08      	cmp	r3, #8
 8005bee:	d109      	bne.n	8005c04 <HAL_TIM_PWM_Start+0x58>
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005bf6:	b2db      	uxtb	r3, r3
 8005bf8:	2b01      	cmp	r3, #1
 8005bfa:	bf14      	ite	ne
 8005bfc:	2301      	movne	r3, #1
 8005bfe:	2300      	moveq	r3, #0
 8005c00:	b2db      	uxtb	r3, r3
 8005c02:	e008      	b.n	8005c16 <HAL_TIM_PWM_Start+0x6a>
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005c0a:	b2db      	uxtb	r3, r3
 8005c0c:	2b01      	cmp	r3, #1
 8005c0e:	bf14      	ite	ne
 8005c10:	2301      	movne	r3, #1
 8005c12:	2300      	moveq	r3, #0
 8005c14:	b2db      	uxtb	r3, r3
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d001      	beq.n	8005c1e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005c1a:	2301      	movs	r3, #1
 8005c1c:	e07c      	b.n	8005d18 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005c1e:	683b      	ldr	r3, [r7, #0]
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d104      	bne.n	8005c2e <HAL_TIM_PWM_Start+0x82>
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	2202      	movs	r2, #2
 8005c28:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005c2c:	e013      	b.n	8005c56 <HAL_TIM_PWM_Start+0xaa>
 8005c2e:	683b      	ldr	r3, [r7, #0]
 8005c30:	2b04      	cmp	r3, #4
 8005c32:	d104      	bne.n	8005c3e <HAL_TIM_PWM_Start+0x92>
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	2202      	movs	r2, #2
 8005c38:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005c3c:	e00b      	b.n	8005c56 <HAL_TIM_PWM_Start+0xaa>
 8005c3e:	683b      	ldr	r3, [r7, #0]
 8005c40:	2b08      	cmp	r3, #8
 8005c42:	d104      	bne.n	8005c4e <HAL_TIM_PWM_Start+0xa2>
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	2202      	movs	r2, #2
 8005c48:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005c4c:	e003      	b.n	8005c56 <HAL_TIM_PWM_Start+0xaa>
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	2202      	movs	r2, #2
 8005c52:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	2201      	movs	r2, #1
 8005c5c:	6839      	ldr	r1, [r7, #0]
 8005c5e:	4618      	mov	r0, r3
 8005c60:	f000 fe04 	bl	800686c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	4a2d      	ldr	r2, [pc, #180]	@ (8005d20 <HAL_TIM_PWM_Start+0x174>)
 8005c6a:	4293      	cmp	r3, r2
 8005c6c:	d004      	beq.n	8005c78 <HAL_TIM_PWM_Start+0xcc>
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	4a2c      	ldr	r2, [pc, #176]	@ (8005d24 <HAL_TIM_PWM_Start+0x178>)
 8005c74:	4293      	cmp	r3, r2
 8005c76:	d101      	bne.n	8005c7c <HAL_TIM_PWM_Start+0xd0>
 8005c78:	2301      	movs	r3, #1
 8005c7a:	e000      	b.n	8005c7e <HAL_TIM_PWM_Start+0xd2>
 8005c7c:	2300      	movs	r3, #0
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d007      	beq.n	8005c92 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005c90:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	4a22      	ldr	r2, [pc, #136]	@ (8005d20 <HAL_TIM_PWM_Start+0x174>)
 8005c98:	4293      	cmp	r3, r2
 8005c9a:	d022      	beq.n	8005ce2 <HAL_TIM_PWM_Start+0x136>
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ca4:	d01d      	beq.n	8005ce2 <HAL_TIM_PWM_Start+0x136>
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	4a1f      	ldr	r2, [pc, #124]	@ (8005d28 <HAL_TIM_PWM_Start+0x17c>)
 8005cac:	4293      	cmp	r3, r2
 8005cae:	d018      	beq.n	8005ce2 <HAL_TIM_PWM_Start+0x136>
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	4a1d      	ldr	r2, [pc, #116]	@ (8005d2c <HAL_TIM_PWM_Start+0x180>)
 8005cb6:	4293      	cmp	r3, r2
 8005cb8:	d013      	beq.n	8005ce2 <HAL_TIM_PWM_Start+0x136>
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	4a1c      	ldr	r2, [pc, #112]	@ (8005d30 <HAL_TIM_PWM_Start+0x184>)
 8005cc0:	4293      	cmp	r3, r2
 8005cc2:	d00e      	beq.n	8005ce2 <HAL_TIM_PWM_Start+0x136>
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	4a16      	ldr	r2, [pc, #88]	@ (8005d24 <HAL_TIM_PWM_Start+0x178>)
 8005cca:	4293      	cmp	r3, r2
 8005ccc:	d009      	beq.n	8005ce2 <HAL_TIM_PWM_Start+0x136>
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	4a18      	ldr	r2, [pc, #96]	@ (8005d34 <HAL_TIM_PWM_Start+0x188>)
 8005cd4:	4293      	cmp	r3, r2
 8005cd6:	d004      	beq.n	8005ce2 <HAL_TIM_PWM_Start+0x136>
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	4a16      	ldr	r2, [pc, #88]	@ (8005d38 <HAL_TIM_PWM_Start+0x18c>)
 8005cde:	4293      	cmp	r3, r2
 8005ce0:	d111      	bne.n	8005d06 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	689b      	ldr	r3, [r3, #8]
 8005ce8:	f003 0307 	and.w	r3, r3, #7
 8005cec:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	2b06      	cmp	r3, #6
 8005cf2:	d010      	beq.n	8005d16 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	681a      	ldr	r2, [r3, #0]
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	f042 0201 	orr.w	r2, r2, #1
 8005d02:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d04:	e007      	b.n	8005d16 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	681a      	ldr	r2, [r3, #0]
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	f042 0201 	orr.w	r2, r2, #1
 8005d14:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005d16:	2300      	movs	r3, #0
}
 8005d18:	4618      	mov	r0, r3
 8005d1a:	3710      	adds	r7, #16
 8005d1c:	46bd      	mov	sp, r7
 8005d1e:	bd80      	pop	{r7, pc}
 8005d20:	40010000 	.word	0x40010000
 8005d24:	40010400 	.word	0x40010400
 8005d28:	40000400 	.word	0x40000400
 8005d2c:	40000800 	.word	0x40000800
 8005d30:	40000c00 	.word	0x40000c00
 8005d34:	40014000 	.word	0x40014000
 8005d38:	40001800 	.word	0x40001800

08005d3c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005d3c:	b580      	push	{r7, lr}
 8005d3e:	b084      	sub	sp, #16
 8005d40:	af00      	add	r7, sp, #0
 8005d42:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	68db      	ldr	r3, [r3, #12]
 8005d4a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	691b      	ldr	r3, [r3, #16]
 8005d52:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005d54:	68bb      	ldr	r3, [r7, #8]
 8005d56:	f003 0302 	and.w	r3, r3, #2
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d020      	beq.n	8005da0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	f003 0302 	and.w	r3, r3, #2
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d01b      	beq.n	8005da0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	f06f 0202 	mvn.w	r2, #2
 8005d70:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	2201      	movs	r2, #1
 8005d76:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	699b      	ldr	r3, [r3, #24]
 8005d7e:	f003 0303 	and.w	r3, r3, #3
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d003      	beq.n	8005d8e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005d86:	6878      	ldr	r0, [r7, #4]
 8005d88:	f000 fa5b 	bl	8006242 <HAL_TIM_IC_CaptureCallback>
 8005d8c:	e005      	b.n	8005d9a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d8e:	6878      	ldr	r0, [r7, #4]
 8005d90:	f000 fa4d 	bl	800622e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d94:	6878      	ldr	r0, [r7, #4]
 8005d96:	f000 fa5e 	bl	8006256 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	2200      	movs	r2, #0
 8005d9e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005da0:	68bb      	ldr	r3, [r7, #8]
 8005da2:	f003 0304 	and.w	r3, r3, #4
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d020      	beq.n	8005dec <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	f003 0304 	and.w	r3, r3, #4
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d01b      	beq.n	8005dec <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	f06f 0204 	mvn.w	r2, #4
 8005dbc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	2202      	movs	r2, #2
 8005dc2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	699b      	ldr	r3, [r3, #24]
 8005dca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d003      	beq.n	8005dda <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005dd2:	6878      	ldr	r0, [r7, #4]
 8005dd4:	f000 fa35 	bl	8006242 <HAL_TIM_IC_CaptureCallback>
 8005dd8:	e005      	b.n	8005de6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005dda:	6878      	ldr	r0, [r7, #4]
 8005ddc:	f000 fa27 	bl	800622e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005de0:	6878      	ldr	r0, [r7, #4]
 8005de2:	f000 fa38 	bl	8006256 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	2200      	movs	r2, #0
 8005dea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005dec:	68bb      	ldr	r3, [r7, #8]
 8005dee:	f003 0308 	and.w	r3, r3, #8
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d020      	beq.n	8005e38 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	f003 0308 	and.w	r3, r3, #8
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d01b      	beq.n	8005e38 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	f06f 0208 	mvn.w	r2, #8
 8005e08:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	2204      	movs	r2, #4
 8005e0e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	69db      	ldr	r3, [r3, #28]
 8005e16:	f003 0303 	and.w	r3, r3, #3
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d003      	beq.n	8005e26 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005e1e:	6878      	ldr	r0, [r7, #4]
 8005e20:	f000 fa0f 	bl	8006242 <HAL_TIM_IC_CaptureCallback>
 8005e24:	e005      	b.n	8005e32 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e26:	6878      	ldr	r0, [r7, #4]
 8005e28:	f000 fa01 	bl	800622e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e2c:	6878      	ldr	r0, [r7, #4]
 8005e2e:	f000 fa12 	bl	8006256 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	2200      	movs	r2, #0
 8005e36:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005e38:	68bb      	ldr	r3, [r7, #8]
 8005e3a:	f003 0310 	and.w	r3, r3, #16
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d020      	beq.n	8005e84 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	f003 0310 	and.w	r3, r3, #16
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d01b      	beq.n	8005e84 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	f06f 0210 	mvn.w	r2, #16
 8005e54:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	2208      	movs	r2, #8
 8005e5a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	69db      	ldr	r3, [r3, #28]
 8005e62:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d003      	beq.n	8005e72 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005e6a:	6878      	ldr	r0, [r7, #4]
 8005e6c:	f000 f9e9 	bl	8006242 <HAL_TIM_IC_CaptureCallback>
 8005e70:	e005      	b.n	8005e7e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e72:	6878      	ldr	r0, [r7, #4]
 8005e74:	f000 f9db 	bl	800622e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e78:	6878      	ldr	r0, [r7, #4]
 8005e7a:	f000 f9ec 	bl	8006256 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	2200      	movs	r2, #0
 8005e82:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005e84:	68bb      	ldr	r3, [r7, #8]
 8005e86:	f003 0301 	and.w	r3, r3, #1
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d00c      	beq.n	8005ea8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	f003 0301 	and.w	r3, r3, #1
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d007      	beq.n	8005ea8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	f06f 0201 	mvn.w	r2, #1
 8005ea0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005ea2:	6878      	ldr	r0, [r7, #4]
 8005ea4:	f7fb f81c 	bl	8000ee0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005ea8:	68bb      	ldr	r3, [r7, #8]
 8005eaa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d00c      	beq.n	8005ecc <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d007      	beq.n	8005ecc <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005ec4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005ec6:	6878      	ldr	r0, [r7, #4]
 8005ec8:	f000 fd7c 	bl	80069c4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005ecc:	68bb      	ldr	r3, [r7, #8]
 8005ece:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d00c      	beq.n	8005ef0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d007      	beq.n	8005ef0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005ee8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005eea:	6878      	ldr	r0, [r7, #4]
 8005eec:	f000 f9bd 	bl	800626a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005ef0:	68bb      	ldr	r3, [r7, #8]
 8005ef2:	f003 0320 	and.w	r3, r3, #32
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d00c      	beq.n	8005f14 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	f003 0320 	and.w	r3, r3, #32
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d007      	beq.n	8005f14 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	f06f 0220 	mvn.w	r2, #32
 8005f0c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005f0e:	6878      	ldr	r0, [r7, #4]
 8005f10:	f000 fd4e 	bl	80069b0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005f14:	bf00      	nop
 8005f16:	3710      	adds	r7, #16
 8005f18:	46bd      	mov	sp, r7
 8005f1a:	bd80      	pop	{r7, pc}

08005f1c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005f1c:	b580      	push	{r7, lr}
 8005f1e:	b086      	sub	sp, #24
 8005f20:	af00      	add	r7, sp, #0
 8005f22:	60f8      	str	r0, [r7, #12]
 8005f24:	60b9      	str	r1, [r7, #8]
 8005f26:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005f28:	2300      	movs	r3, #0
 8005f2a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005f32:	2b01      	cmp	r3, #1
 8005f34:	d101      	bne.n	8005f3a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005f36:	2302      	movs	r3, #2
 8005f38:	e0ae      	b.n	8006098 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	2201      	movs	r2, #1
 8005f3e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	2b0c      	cmp	r3, #12
 8005f46:	f200 809f 	bhi.w	8006088 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005f4a:	a201      	add	r2, pc, #4	@ (adr r2, 8005f50 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005f4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f50:	08005f85 	.word	0x08005f85
 8005f54:	08006089 	.word	0x08006089
 8005f58:	08006089 	.word	0x08006089
 8005f5c:	08006089 	.word	0x08006089
 8005f60:	08005fc5 	.word	0x08005fc5
 8005f64:	08006089 	.word	0x08006089
 8005f68:	08006089 	.word	0x08006089
 8005f6c:	08006089 	.word	0x08006089
 8005f70:	08006007 	.word	0x08006007
 8005f74:	08006089 	.word	0x08006089
 8005f78:	08006089 	.word	0x08006089
 8005f7c:	08006089 	.word	0x08006089
 8005f80:	08006047 	.word	0x08006047
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	68b9      	ldr	r1, [r7, #8]
 8005f8a:	4618      	mov	r0, r3
 8005f8c:	f000 fa24 	bl	80063d8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	699a      	ldr	r2, [r3, #24]
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	f042 0208 	orr.w	r2, r2, #8
 8005f9e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	699a      	ldr	r2, [r3, #24]
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	f022 0204 	bic.w	r2, r2, #4
 8005fae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	6999      	ldr	r1, [r3, #24]
 8005fb6:	68bb      	ldr	r3, [r7, #8]
 8005fb8:	691a      	ldr	r2, [r3, #16]
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	430a      	orrs	r2, r1
 8005fc0:	619a      	str	r2, [r3, #24]
      break;
 8005fc2:	e064      	b.n	800608e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	68b9      	ldr	r1, [r7, #8]
 8005fca:	4618      	mov	r0, r3
 8005fcc:	f000 fa74 	bl	80064b8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	699a      	ldr	r2, [r3, #24]
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005fde:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	699a      	ldr	r2, [r3, #24]
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005fee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	6999      	ldr	r1, [r3, #24]
 8005ff6:	68bb      	ldr	r3, [r7, #8]
 8005ff8:	691b      	ldr	r3, [r3, #16]
 8005ffa:	021a      	lsls	r2, r3, #8
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	430a      	orrs	r2, r1
 8006002:	619a      	str	r2, [r3, #24]
      break;
 8006004:	e043      	b.n	800608e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	68b9      	ldr	r1, [r7, #8]
 800600c:	4618      	mov	r0, r3
 800600e:	f000 fac9 	bl	80065a4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	69da      	ldr	r2, [r3, #28]
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	f042 0208 	orr.w	r2, r2, #8
 8006020:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	69da      	ldr	r2, [r3, #28]
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	f022 0204 	bic.w	r2, r2, #4
 8006030:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	69d9      	ldr	r1, [r3, #28]
 8006038:	68bb      	ldr	r3, [r7, #8]
 800603a:	691a      	ldr	r2, [r3, #16]
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	430a      	orrs	r2, r1
 8006042:	61da      	str	r2, [r3, #28]
      break;
 8006044:	e023      	b.n	800608e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	68b9      	ldr	r1, [r7, #8]
 800604c:	4618      	mov	r0, r3
 800604e:	f000 fb1d 	bl	800668c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	69da      	ldr	r2, [r3, #28]
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006060:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	69da      	ldr	r2, [r3, #28]
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006070:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	69d9      	ldr	r1, [r3, #28]
 8006078:	68bb      	ldr	r3, [r7, #8]
 800607a:	691b      	ldr	r3, [r3, #16]
 800607c:	021a      	lsls	r2, r3, #8
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	430a      	orrs	r2, r1
 8006084:	61da      	str	r2, [r3, #28]
      break;
 8006086:	e002      	b.n	800608e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006088:	2301      	movs	r3, #1
 800608a:	75fb      	strb	r3, [r7, #23]
      break;
 800608c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	2200      	movs	r2, #0
 8006092:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006096:	7dfb      	ldrb	r3, [r7, #23]
}
 8006098:	4618      	mov	r0, r3
 800609a:	3718      	adds	r7, #24
 800609c:	46bd      	mov	sp, r7
 800609e:	bd80      	pop	{r7, pc}

080060a0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80060a0:	b580      	push	{r7, lr}
 80060a2:	b084      	sub	sp, #16
 80060a4:	af00      	add	r7, sp, #0
 80060a6:	6078      	str	r0, [r7, #4]
 80060a8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80060aa:	2300      	movs	r3, #0
 80060ac:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80060b4:	2b01      	cmp	r3, #1
 80060b6:	d101      	bne.n	80060bc <HAL_TIM_ConfigClockSource+0x1c>
 80060b8:	2302      	movs	r3, #2
 80060ba:	e0b4      	b.n	8006226 <HAL_TIM_ConfigClockSource+0x186>
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	2201      	movs	r2, #1
 80060c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	2202      	movs	r2, #2
 80060c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	689b      	ldr	r3, [r3, #8]
 80060d2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80060d4:	68bb      	ldr	r3, [r7, #8]
 80060d6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80060da:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80060dc:	68bb      	ldr	r3, [r7, #8]
 80060de:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80060e2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	68ba      	ldr	r2, [r7, #8]
 80060ea:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80060ec:	683b      	ldr	r3, [r7, #0]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80060f4:	d03e      	beq.n	8006174 <HAL_TIM_ConfigClockSource+0xd4>
 80060f6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80060fa:	f200 8087 	bhi.w	800620c <HAL_TIM_ConfigClockSource+0x16c>
 80060fe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006102:	f000 8086 	beq.w	8006212 <HAL_TIM_ConfigClockSource+0x172>
 8006106:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800610a:	d87f      	bhi.n	800620c <HAL_TIM_ConfigClockSource+0x16c>
 800610c:	2b70      	cmp	r3, #112	@ 0x70
 800610e:	d01a      	beq.n	8006146 <HAL_TIM_ConfigClockSource+0xa6>
 8006110:	2b70      	cmp	r3, #112	@ 0x70
 8006112:	d87b      	bhi.n	800620c <HAL_TIM_ConfigClockSource+0x16c>
 8006114:	2b60      	cmp	r3, #96	@ 0x60
 8006116:	d050      	beq.n	80061ba <HAL_TIM_ConfigClockSource+0x11a>
 8006118:	2b60      	cmp	r3, #96	@ 0x60
 800611a:	d877      	bhi.n	800620c <HAL_TIM_ConfigClockSource+0x16c>
 800611c:	2b50      	cmp	r3, #80	@ 0x50
 800611e:	d03c      	beq.n	800619a <HAL_TIM_ConfigClockSource+0xfa>
 8006120:	2b50      	cmp	r3, #80	@ 0x50
 8006122:	d873      	bhi.n	800620c <HAL_TIM_ConfigClockSource+0x16c>
 8006124:	2b40      	cmp	r3, #64	@ 0x40
 8006126:	d058      	beq.n	80061da <HAL_TIM_ConfigClockSource+0x13a>
 8006128:	2b40      	cmp	r3, #64	@ 0x40
 800612a:	d86f      	bhi.n	800620c <HAL_TIM_ConfigClockSource+0x16c>
 800612c:	2b30      	cmp	r3, #48	@ 0x30
 800612e:	d064      	beq.n	80061fa <HAL_TIM_ConfigClockSource+0x15a>
 8006130:	2b30      	cmp	r3, #48	@ 0x30
 8006132:	d86b      	bhi.n	800620c <HAL_TIM_ConfigClockSource+0x16c>
 8006134:	2b20      	cmp	r3, #32
 8006136:	d060      	beq.n	80061fa <HAL_TIM_ConfigClockSource+0x15a>
 8006138:	2b20      	cmp	r3, #32
 800613a:	d867      	bhi.n	800620c <HAL_TIM_ConfigClockSource+0x16c>
 800613c:	2b00      	cmp	r3, #0
 800613e:	d05c      	beq.n	80061fa <HAL_TIM_ConfigClockSource+0x15a>
 8006140:	2b10      	cmp	r3, #16
 8006142:	d05a      	beq.n	80061fa <HAL_TIM_ConfigClockSource+0x15a>
 8006144:	e062      	b.n	800620c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800614a:	683b      	ldr	r3, [r7, #0]
 800614c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800614e:	683b      	ldr	r3, [r7, #0]
 8006150:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006152:	683b      	ldr	r3, [r7, #0]
 8006154:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006156:	f000 fb69 	bl	800682c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	689b      	ldr	r3, [r3, #8]
 8006160:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006162:	68bb      	ldr	r3, [r7, #8]
 8006164:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006168:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	68ba      	ldr	r2, [r7, #8]
 8006170:	609a      	str	r2, [r3, #8]
      break;
 8006172:	e04f      	b.n	8006214 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006178:	683b      	ldr	r3, [r7, #0]
 800617a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800617c:	683b      	ldr	r3, [r7, #0]
 800617e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006180:	683b      	ldr	r3, [r7, #0]
 8006182:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006184:	f000 fb52 	bl	800682c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	689a      	ldr	r2, [r3, #8]
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006196:	609a      	str	r2, [r3, #8]
      break;
 8006198:	e03c      	b.n	8006214 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800619e:	683b      	ldr	r3, [r7, #0]
 80061a0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80061a2:	683b      	ldr	r3, [r7, #0]
 80061a4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80061a6:	461a      	mov	r2, r3
 80061a8:	f000 fac6 	bl	8006738 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	2150      	movs	r1, #80	@ 0x50
 80061b2:	4618      	mov	r0, r3
 80061b4:	f000 fb1f 	bl	80067f6 <TIM_ITRx_SetConfig>
      break;
 80061b8:	e02c      	b.n	8006214 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80061be:	683b      	ldr	r3, [r7, #0]
 80061c0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80061c2:	683b      	ldr	r3, [r7, #0]
 80061c4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80061c6:	461a      	mov	r2, r3
 80061c8:	f000 fae5 	bl	8006796 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	2160      	movs	r1, #96	@ 0x60
 80061d2:	4618      	mov	r0, r3
 80061d4:	f000 fb0f 	bl	80067f6 <TIM_ITRx_SetConfig>
      break;
 80061d8:	e01c      	b.n	8006214 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80061de:	683b      	ldr	r3, [r7, #0]
 80061e0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80061e2:	683b      	ldr	r3, [r7, #0]
 80061e4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80061e6:	461a      	mov	r2, r3
 80061e8:	f000 faa6 	bl	8006738 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	2140      	movs	r1, #64	@ 0x40
 80061f2:	4618      	mov	r0, r3
 80061f4:	f000 faff 	bl	80067f6 <TIM_ITRx_SetConfig>
      break;
 80061f8:	e00c      	b.n	8006214 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681a      	ldr	r2, [r3, #0]
 80061fe:	683b      	ldr	r3, [r7, #0]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	4619      	mov	r1, r3
 8006204:	4610      	mov	r0, r2
 8006206:	f000 faf6 	bl	80067f6 <TIM_ITRx_SetConfig>
      break;
 800620a:	e003      	b.n	8006214 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800620c:	2301      	movs	r3, #1
 800620e:	73fb      	strb	r3, [r7, #15]
      break;
 8006210:	e000      	b.n	8006214 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006212:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	2201      	movs	r2, #1
 8006218:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	2200      	movs	r2, #0
 8006220:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006224:	7bfb      	ldrb	r3, [r7, #15]
}
 8006226:	4618      	mov	r0, r3
 8006228:	3710      	adds	r7, #16
 800622a:	46bd      	mov	sp, r7
 800622c:	bd80      	pop	{r7, pc}

0800622e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800622e:	b480      	push	{r7}
 8006230:	b083      	sub	sp, #12
 8006232:	af00      	add	r7, sp, #0
 8006234:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006236:	bf00      	nop
 8006238:	370c      	adds	r7, #12
 800623a:	46bd      	mov	sp, r7
 800623c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006240:	4770      	bx	lr

08006242 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006242:	b480      	push	{r7}
 8006244:	b083      	sub	sp, #12
 8006246:	af00      	add	r7, sp, #0
 8006248:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800624a:	bf00      	nop
 800624c:	370c      	adds	r7, #12
 800624e:	46bd      	mov	sp, r7
 8006250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006254:	4770      	bx	lr

08006256 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006256:	b480      	push	{r7}
 8006258:	b083      	sub	sp, #12
 800625a:	af00      	add	r7, sp, #0
 800625c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800625e:	bf00      	nop
 8006260:	370c      	adds	r7, #12
 8006262:	46bd      	mov	sp, r7
 8006264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006268:	4770      	bx	lr

0800626a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800626a:	b480      	push	{r7}
 800626c:	b083      	sub	sp, #12
 800626e:	af00      	add	r7, sp, #0
 8006270:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006272:	bf00      	nop
 8006274:	370c      	adds	r7, #12
 8006276:	46bd      	mov	sp, r7
 8006278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800627c:	4770      	bx	lr
	...

08006280 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006280:	b480      	push	{r7}
 8006282:	b085      	sub	sp, #20
 8006284:	af00      	add	r7, sp, #0
 8006286:	6078      	str	r0, [r7, #4]
 8006288:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	4a46      	ldr	r2, [pc, #280]	@ (80063ac <TIM_Base_SetConfig+0x12c>)
 8006294:	4293      	cmp	r3, r2
 8006296:	d013      	beq.n	80062c0 <TIM_Base_SetConfig+0x40>
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800629e:	d00f      	beq.n	80062c0 <TIM_Base_SetConfig+0x40>
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	4a43      	ldr	r2, [pc, #268]	@ (80063b0 <TIM_Base_SetConfig+0x130>)
 80062a4:	4293      	cmp	r3, r2
 80062a6:	d00b      	beq.n	80062c0 <TIM_Base_SetConfig+0x40>
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	4a42      	ldr	r2, [pc, #264]	@ (80063b4 <TIM_Base_SetConfig+0x134>)
 80062ac:	4293      	cmp	r3, r2
 80062ae:	d007      	beq.n	80062c0 <TIM_Base_SetConfig+0x40>
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	4a41      	ldr	r2, [pc, #260]	@ (80063b8 <TIM_Base_SetConfig+0x138>)
 80062b4:	4293      	cmp	r3, r2
 80062b6:	d003      	beq.n	80062c0 <TIM_Base_SetConfig+0x40>
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	4a40      	ldr	r2, [pc, #256]	@ (80063bc <TIM_Base_SetConfig+0x13c>)
 80062bc:	4293      	cmp	r3, r2
 80062be:	d108      	bne.n	80062d2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80062c6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80062c8:	683b      	ldr	r3, [r7, #0]
 80062ca:	685b      	ldr	r3, [r3, #4]
 80062cc:	68fa      	ldr	r2, [r7, #12]
 80062ce:	4313      	orrs	r3, r2
 80062d0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	4a35      	ldr	r2, [pc, #212]	@ (80063ac <TIM_Base_SetConfig+0x12c>)
 80062d6:	4293      	cmp	r3, r2
 80062d8:	d02b      	beq.n	8006332 <TIM_Base_SetConfig+0xb2>
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80062e0:	d027      	beq.n	8006332 <TIM_Base_SetConfig+0xb2>
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	4a32      	ldr	r2, [pc, #200]	@ (80063b0 <TIM_Base_SetConfig+0x130>)
 80062e6:	4293      	cmp	r3, r2
 80062e8:	d023      	beq.n	8006332 <TIM_Base_SetConfig+0xb2>
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	4a31      	ldr	r2, [pc, #196]	@ (80063b4 <TIM_Base_SetConfig+0x134>)
 80062ee:	4293      	cmp	r3, r2
 80062f0:	d01f      	beq.n	8006332 <TIM_Base_SetConfig+0xb2>
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	4a30      	ldr	r2, [pc, #192]	@ (80063b8 <TIM_Base_SetConfig+0x138>)
 80062f6:	4293      	cmp	r3, r2
 80062f8:	d01b      	beq.n	8006332 <TIM_Base_SetConfig+0xb2>
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	4a2f      	ldr	r2, [pc, #188]	@ (80063bc <TIM_Base_SetConfig+0x13c>)
 80062fe:	4293      	cmp	r3, r2
 8006300:	d017      	beq.n	8006332 <TIM_Base_SetConfig+0xb2>
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	4a2e      	ldr	r2, [pc, #184]	@ (80063c0 <TIM_Base_SetConfig+0x140>)
 8006306:	4293      	cmp	r3, r2
 8006308:	d013      	beq.n	8006332 <TIM_Base_SetConfig+0xb2>
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	4a2d      	ldr	r2, [pc, #180]	@ (80063c4 <TIM_Base_SetConfig+0x144>)
 800630e:	4293      	cmp	r3, r2
 8006310:	d00f      	beq.n	8006332 <TIM_Base_SetConfig+0xb2>
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	4a2c      	ldr	r2, [pc, #176]	@ (80063c8 <TIM_Base_SetConfig+0x148>)
 8006316:	4293      	cmp	r3, r2
 8006318:	d00b      	beq.n	8006332 <TIM_Base_SetConfig+0xb2>
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	4a2b      	ldr	r2, [pc, #172]	@ (80063cc <TIM_Base_SetConfig+0x14c>)
 800631e:	4293      	cmp	r3, r2
 8006320:	d007      	beq.n	8006332 <TIM_Base_SetConfig+0xb2>
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	4a2a      	ldr	r2, [pc, #168]	@ (80063d0 <TIM_Base_SetConfig+0x150>)
 8006326:	4293      	cmp	r3, r2
 8006328:	d003      	beq.n	8006332 <TIM_Base_SetConfig+0xb2>
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	4a29      	ldr	r2, [pc, #164]	@ (80063d4 <TIM_Base_SetConfig+0x154>)
 800632e:	4293      	cmp	r3, r2
 8006330:	d108      	bne.n	8006344 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006338:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800633a:	683b      	ldr	r3, [r7, #0]
 800633c:	68db      	ldr	r3, [r3, #12]
 800633e:	68fa      	ldr	r2, [r7, #12]
 8006340:	4313      	orrs	r3, r2
 8006342:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800634a:	683b      	ldr	r3, [r7, #0]
 800634c:	695b      	ldr	r3, [r3, #20]
 800634e:	4313      	orrs	r3, r2
 8006350:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	68fa      	ldr	r2, [r7, #12]
 8006356:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006358:	683b      	ldr	r3, [r7, #0]
 800635a:	689a      	ldr	r2, [r3, #8]
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006360:	683b      	ldr	r3, [r7, #0]
 8006362:	681a      	ldr	r2, [r3, #0]
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	4a10      	ldr	r2, [pc, #64]	@ (80063ac <TIM_Base_SetConfig+0x12c>)
 800636c:	4293      	cmp	r3, r2
 800636e:	d003      	beq.n	8006378 <TIM_Base_SetConfig+0xf8>
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	4a12      	ldr	r2, [pc, #72]	@ (80063bc <TIM_Base_SetConfig+0x13c>)
 8006374:	4293      	cmp	r3, r2
 8006376:	d103      	bne.n	8006380 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006378:	683b      	ldr	r3, [r7, #0]
 800637a:	691a      	ldr	r2, [r3, #16]
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	2201      	movs	r2, #1
 8006384:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	691b      	ldr	r3, [r3, #16]
 800638a:	f003 0301 	and.w	r3, r3, #1
 800638e:	2b01      	cmp	r3, #1
 8006390:	d105      	bne.n	800639e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	691b      	ldr	r3, [r3, #16]
 8006396:	f023 0201 	bic.w	r2, r3, #1
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	611a      	str	r2, [r3, #16]
  }
}
 800639e:	bf00      	nop
 80063a0:	3714      	adds	r7, #20
 80063a2:	46bd      	mov	sp, r7
 80063a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063a8:	4770      	bx	lr
 80063aa:	bf00      	nop
 80063ac:	40010000 	.word	0x40010000
 80063b0:	40000400 	.word	0x40000400
 80063b4:	40000800 	.word	0x40000800
 80063b8:	40000c00 	.word	0x40000c00
 80063bc:	40010400 	.word	0x40010400
 80063c0:	40014000 	.word	0x40014000
 80063c4:	40014400 	.word	0x40014400
 80063c8:	40014800 	.word	0x40014800
 80063cc:	40001800 	.word	0x40001800
 80063d0:	40001c00 	.word	0x40001c00
 80063d4:	40002000 	.word	0x40002000

080063d8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80063d8:	b480      	push	{r7}
 80063da:	b087      	sub	sp, #28
 80063dc:	af00      	add	r7, sp, #0
 80063de:	6078      	str	r0, [r7, #4]
 80063e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	6a1b      	ldr	r3, [r3, #32]
 80063e6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	6a1b      	ldr	r3, [r3, #32]
 80063ec:	f023 0201 	bic.w	r2, r3, #1
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	685b      	ldr	r3, [r3, #4]
 80063f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	699b      	ldr	r3, [r3, #24]
 80063fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006406:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	f023 0303 	bic.w	r3, r3, #3
 800640e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006410:	683b      	ldr	r3, [r7, #0]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	68fa      	ldr	r2, [r7, #12]
 8006416:	4313      	orrs	r3, r2
 8006418:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800641a:	697b      	ldr	r3, [r7, #20]
 800641c:	f023 0302 	bic.w	r3, r3, #2
 8006420:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006422:	683b      	ldr	r3, [r7, #0]
 8006424:	689b      	ldr	r3, [r3, #8]
 8006426:	697a      	ldr	r2, [r7, #20]
 8006428:	4313      	orrs	r3, r2
 800642a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	4a20      	ldr	r2, [pc, #128]	@ (80064b0 <TIM_OC1_SetConfig+0xd8>)
 8006430:	4293      	cmp	r3, r2
 8006432:	d003      	beq.n	800643c <TIM_OC1_SetConfig+0x64>
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	4a1f      	ldr	r2, [pc, #124]	@ (80064b4 <TIM_OC1_SetConfig+0xdc>)
 8006438:	4293      	cmp	r3, r2
 800643a:	d10c      	bne.n	8006456 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800643c:	697b      	ldr	r3, [r7, #20]
 800643e:	f023 0308 	bic.w	r3, r3, #8
 8006442:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006444:	683b      	ldr	r3, [r7, #0]
 8006446:	68db      	ldr	r3, [r3, #12]
 8006448:	697a      	ldr	r2, [r7, #20]
 800644a:	4313      	orrs	r3, r2
 800644c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800644e:	697b      	ldr	r3, [r7, #20]
 8006450:	f023 0304 	bic.w	r3, r3, #4
 8006454:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	4a15      	ldr	r2, [pc, #84]	@ (80064b0 <TIM_OC1_SetConfig+0xd8>)
 800645a:	4293      	cmp	r3, r2
 800645c:	d003      	beq.n	8006466 <TIM_OC1_SetConfig+0x8e>
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	4a14      	ldr	r2, [pc, #80]	@ (80064b4 <TIM_OC1_SetConfig+0xdc>)
 8006462:	4293      	cmp	r3, r2
 8006464:	d111      	bne.n	800648a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006466:	693b      	ldr	r3, [r7, #16]
 8006468:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800646c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800646e:	693b      	ldr	r3, [r7, #16]
 8006470:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006474:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006476:	683b      	ldr	r3, [r7, #0]
 8006478:	695b      	ldr	r3, [r3, #20]
 800647a:	693a      	ldr	r2, [r7, #16]
 800647c:	4313      	orrs	r3, r2
 800647e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006480:	683b      	ldr	r3, [r7, #0]
 8006482:	699b      	ldr	r3, [r3, #24]
 8006484:	693a      	ldr	r2, [r7, #16]
 8006486:	4313      	orrs	r3, r2
 8006488:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	693a      	ldr	r2, [r7, #16]
 800648e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	68fa      	ldr	r2, [r7, #12]
 8006494:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006496:	683b      	ldr	r3, [r7, #0]
 8006498:	685a      	ldr	r2, [r3, #4]
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	697a      	ldr	r2, [r7, #20]
 80064a2:	621a      	str	r2, [r3, #32]
}
 80064a4:	bf00      	nop
 80064a6:	371c      	adds	r7, #28
 80064a8:	46bd      	mov	sp, r7
 80064aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ae:	4770      	bx	lr
 80064b0:	40010000 	.word	0x40010000
 80064b4:	40010400 	.word	0x40010400

080064b8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80064b8:	b480      	push	{r7}
 80064ba:	b087      	sub	sp, #28
 80064bc:	af00      	add	r7, sp, #0
 80064be:	6078      	str	r0, [r7, #4]
 80064c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	6a1b      	ldr	r3, [r3, #32]
 80064c6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	6a1b      	ldr	r3, [r3, #32]
 80064cc:	f023 0210 	bic.w	r2, r3, #16
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	685b      	ldr	r3, [r3, #4]
 80064d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	699b      	ldr	r3, [r3, #24]
 80064de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80064e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80064ee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80064f0:	683b      	ldr	r3, [r7, #0]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	021b      	lsls	r3, r3, #8
 80064f6:	68fa      	ldr	r2, [r7, #12]
 80064f8:	4313      	orrs	r3, r2
 80064fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80064fc:	697b      	ldr	r3, [r7, #20]
 80064fe:	f023 0320 	bic.w	r3, r3, #32
 8006502:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006504:	683b      	ldr	r3, [r7, #0]
 8006506:	689b      	ldr	r3, [r3, #8]
 8006508:	011b      	lsls	r3, r3, #4
 800650a:	697a      	ldr	r2, [r7, #20]
 800650c:	4313      	orrs	r3, r2
 800650e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	4a22      	ldr	r2, [pc, #136]	@ (800659c <TIM_OC2_SetConfig+0xe4>)
 8006514:	4293      	cmp	r3, r2
 8006516:	d003      	beq.n	8006520 <TIM_OC2_SetConfig+0x68>
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	4a21      	ldr	r2, [pc, #132]	@ (80065a0 <TIM_OC2_SetConfig+0xe8>)
 800651c:	4293      	cmp	r3, r2
 800651e:	d10d      	bne.n	800653c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006520:	697b      	ldr	r3, [r7, #20]
 8006522:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006526:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006528:	683b      	ldr	r3, [r7, #0]
 800652a:	68db      	ldr	r3, [r3, #12]
 800652c:	011b      	lsls	r3, r3, #4
 800652e:	697a      	ldr	r2, [r7, #20]
 8006530:	4313      	orrs	r3, r2
 8006532:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006534:	697b      	ldr	r3, [r7, #20]
 8006536:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800653a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	4a17      	ldr	r2, [pc, #92]	@ (800659c <TIM_OC2_SetConfig+0xe4>)
 8006540:	4293      	cmp	r3, r2
 8006542:	d003      	beq.n	800654c <TIM_OC2_SetConfig+0x94>
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	4a16      	ldr	r2, [pc, #88]	@ (80065a0 <TIM_OC2_SetConfig+0xe8>)
 8006548:	4293      	cmp	r3, r2
 800654a:	d113      	bne.n	8006574 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800654c:	693b      	ldr	r3, [r7, #16]
 800654e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006552:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006554:	693b      	ldr	r3, [r7, #16]
 8006556:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800655a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800655c:	683b      	ldr	r3, [r7, #0]
 800655e:	695b      	ldr	r3, [r3, #20]
 8006560:	009b      	lsls	r3, r3, #2
 8006562:	693a      	ldr	r2, [r7, #16]
 8006564:	4313      	orrs	r3, r2
 8006566:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006568:	683b      	ldr	r3, [r7, #0]
 800656a:	699b      	ldr	r3, [r3, #24]
 800656c:	009b      	lsls	r3, r3, #2
 800656e:	693a      	ldr	r2, [r7, #16]
 8006570:	4313      	orrs	r3, r2
 8006572:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	693a      	ldr	r2, [r7, #16]
 8006578:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	68fa      	ldr	r2, [r7, #12]
 800657e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006580:	683b      	ldr	r3, [r7, #0]
 8006582:	685a      	ldr	r2, [r3, #4]
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	697a      	ldr	r2, [r7, #20]
 800658c:	621a      	str	r2, [r3, #32]
}
 800658e:	bf00      	nop
 8006590:	371c      	adds	r7, #28
 8006592:	46bd      	mov	sp, r7
 8006594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006598:	4770      	bx	lr
 800659a:	bf00      	nop
 800659c:	40010000 	.word	0x40010000
 80065a0:	40010400 	.word	0x40010400

080065a4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80065a4:	b480      	push	{r7}
 80065a6:	b087      	sub	sp, #28
 80065a8:	af00      	add	r7, sp, #0
 80065aa:	6078      	str	r0, [r7, #4]
 80065ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	6a1b      	ldr	r3, [r3, #32]
 80065b2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	6a1b      	ldr	r3, [r3, #32]
 80065b8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	685b      	ldr	r3, [r3, #4]
 80065c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	69db      	ldr	r3, [r3, #28]
 80065ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80065d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	f023 0303 	bic.w	r3, r3, #3
 80065da:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80065dc:	683b      	ldr	r3, [r7, #0]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	68fa      	ldr	r2, [r7, #12]
 80065e2:	4313      	orrs	r3, r2
 80065e4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80065e6:	697b      	ldr	r3, [r7, #20]
 80065e8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80065ec:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80065ee:	683b      	ldr	r3, [r7, #0]
 80065f0:	689b      	ldr	r3, [r3, #8]
 80065f2:	021b      	lsls	r3, r3, #8
 80065f4:	697a      	ldr	r2, [r7, #20]
 80065f6:	4313      	orrs	r3, r2
 80065f8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	4a21      	ldr	r2, [pc, #132]	@ (8006684 <TIM_OC3_SetConfig+0xe0>)
 80065fe:	4293      	cmp	r3, r2
 8006600:	d003      	beq.n	800660a <TIM_OC3_SetConfig+0x66>
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	4a20      	ldr	r2, [pc, #128]	@ (8006688 <TIM_OC3_SetConfig+0xe4>)
 8006606:	4293      	cmp	r3, r2
 8006608:	d10d      	bne.n	8006626 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800660a:	697b      	ldr	r3, [r7, #20]
 800660c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006610:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006612:	683b      	ldr	r3, [r7, #0]
 8006614:	68db      	ldr	r3, [r3, #12]
 8006616:	021b      	lsls	r3, r3, #8
 8006618:	697a      	ldr	r2, [r7, #20]
 800661a:	4313      	orrs	r3, r2
 800661c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800661e:	697b      	ldr	r3, [r7, #20]
 8006620:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006624:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	4a16      	ldr	r2, [pc, #88]	@ (8006684 <TIM_OC3_SetConfig+0xe0>)
 800662a:	4293      	cmp	r3, r2
 800662c:	d003      	beq.n	8006636 <TIM_OC3_SetConfig+0x92>
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	4a15      	ldr	r2, [pc, #84]	@ (8006688 <TIM_OC3_SetConfig+0xe4>)
 8006632:	4293      	cmp	r3, r2
 8006634:	d113      	bne.n	800665e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006636:	693b      	ldr	r3, [r7, #16]
 8006638:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800663c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800663e:	693b      	ldr	r3, [r7, #16]
 8006640:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006644:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006646:	683b      	ldr	r3, [r7, #0]
 8006648:	695b      	ldr	r3, [r3, #20]
 800664a:	011b      	lsls	r3, r3, #4
 800664c:	693a      	ldr	r2, [r7, #16]
 800664e:	4313      	orrs	r3, r2
 8006650:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006652:	683b      	ldr	r3, [r7, #0]
 8006654:	699b      	ldr	r3, [r3, #24]
 8006656:	011b      	lsls	r3, r3, #4
 8006658:	693a      	ldr	r2, [r7, #16]
 800665a:	4313      	orrs	r3, r2
 800665c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	693a      	ldr	r2, [r7, #16]
 8006662:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	68fa      	ldr	r2, [r7, #12]
 8006668:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800666a:	683b      	ldr	r3, [r7, #0]
 800666c:	685a      	ldr	r2, [r3, #4]
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	697a      	ldr	r2, [r7, #20]
 8006676:	621a      	str	r2, [r3, #32]
}
 8006678:	bf00      	nop
 800667a:	371c      	adds	r7, #28
 800667c:	46bd      	mov	sp, r7
 800667e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006682:	4770      	bx	lr
 8006684:	40010000 	.word	0x40010000
 8006688:	40010400 	.word	0x40010400

0800668c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800668c:	b480      	push	{r7}
 800668e:	b087      	sub	sp, #28
 8006690:	af00      	add	r7, sp, #0
 8006692:	6078      	str	r0, [r7, #4]
 8006694:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	6a1b      	ldr	r3, [r3, #32]
 800669a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	6a1b      	ldr	r3, [r3, #32]
 80066a0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	685b      	ldr	r3, [r3, #4]
 80066ac:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	69db      	ldr	r3, [r3, #28]
 80066b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80066ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80066c2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80066c4:	683b      	ldr	r3, [r7, #0]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	021b      	lsls	r3, r3, #8
 80066ca:	68fa      	ldr	r2, [r7, #12]
 80066cc:	4313      	orrs	r3, r2
 80066ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80066d0:	693b      	ldr	r3, [r7, #16]
 80066d2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80066d6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80066d8:	683b      	ldr	r3, [r7, #0]
 80066da:	689b      	ldr	r3, [r3, #8]
 80066dc:	031b      	lsls	r3, r3, #12
 80066de:	693a      	ldr	r2, [r7, #16]
 80066e0:	4313      	orrs	r3, r2
 80066e2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	4a12      	ldr	r2, [pc, #72]	@ (8006730 <TIM_OC4_SetConfig+0xa4>)
 80066e8:	4293      	cmp	r3, r2
 80066ea:	d003      	beq.n	80066f4 <TIM_OC4_SetConfig+0x68>
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	4a11      	ldr	r2, [pc, #68]	@ (8006734 <TIM_OC4_SetConfig+0xa8>)
 80066f0:	4293      	cmp	r3, r2
 80066f2:	d109      	bne.n	8006708 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80066f4:	697b      	ldr	r3, [r7, #20]
 80066f6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80066fa:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80066fc:	683b      	ldr	r3, [r7, #0]
 80066fe:	695b      	ldr	r3, [r3, #20]
 8006700:	019b      	lsls	r3, r3, #6
 8006702:	697a      	ldr	r2, [r7, #20]
 8006704:	4313      	orrs	r3, r2
 8006706:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	697a      	ldr	r2, [r7, #20]
 800670c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	68fa      	ldr	r2, [r7, #12]
 8006712:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006714:	683b      	ldr	r3, [r7, #0]
 8006716:	685a      	ldr	r2, [r3, #4]
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	693a      	ldr	r2, [r7, #16]
 8006720:	621a      	str	r2, [r3, #32]
}
 8006722:	bf00      	nop
 8006724:	371c      	adds	r7, #28
 8006726:	46bd      	mov	sp, r7
 8006728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800672c:	4770      	bx	lr
 800672e:	bf00      	nop
 8006730:	40010000 	.word	0x40010000
 8006734:	40010400 	.word	0x40010400

08006738 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006738:	b480      	push	{r7}
 800673a:	b087      	sub	sp, #28
 800673c:	af00      	add	r7, sp, #0
 800673e:	60f8      	str	r0, [r7, #12]
 8006740:	60b9      	str	r1, [r7, #8]
 8006742:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	6a1b      	ldr	r3, [r3, #32]
 8006748:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	6a1b      	ldr	r3, [r3, #32]
 800674e:	f023 0201 	bic.w	r2, r3, #1
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	699b      	ldr	r3, [r3, #24]
 800675a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800675c:	693b      	ldr	r3, [r7, #16]
 800675e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006762:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	011b      	lsls	r3, r3, #4
 8006768:	693a      	ldr	r2, [r7, #16]
 800676a:	4313      	orrs	r3, r2
 800676c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800676e:	697b      	ldr	r3, [r7, #20]
 8006770:	f023 030a 	bic.w	r3, r3, #10
 8006774:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006776:	697a      	ldr	r2, [r7, #20]
 8006778:	68bb      	ldr	r3, [r7, #8]
 800677a:	4313      	orrs	r3, r2
 800677c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	693a      	ldr	r2, [r7, #16]
 8006782:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	697a      	ldr	r2, [r7, #20]
 8006788:	621a      	str	r2, [r3, #32]
}
 800678a:	bf00      	nop
 800678c:	371c      	adds	r7, #28
 800678e:	46bd      	mov	sp, r7
 8006790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006794:	4770      	bx	lr

08006796 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006796:	b480      	push	{r7}
 8006798:	b087      	sub	sp, #28
 800679a:	af00      	add	r7, sp, #0
 800679c:	60f8      	str	r0, [r7, #12]
 800679e:	60b9      	str	r1, [r7, #8]
 80067a0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	6a1b      	ldr	r3, [r3, #32]
 80067a6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	6a1b      	ldr	r3, [r3, #32]
 80067ac:	f023 0210 	bic.w	r2, r3, #16
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	699b      	ldr	r3, [r3, #24]
 80067b8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80067ba:	693b      	ldr	r3, [r7, #16]
 80067bc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80067c0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	031b      	lsls	r3, r3, #12
 80067c6:	693a      	ldr	r2, [r7, #16]
 80067c8:	4313      	orrs	r3, r2
 80067ca:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80067cc:	697b      	ldr	r3, [r7, #20]
 80067ce:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80067d2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80067d4:	68bb      	ldr	r3, [r7, #8]
 80067d6:	011b      	lsls	r3, r3, #4
 80067d8:	697a      	ldr	r2, [r7, #20]
 80067da:	4313      	orrs	r3, r2
 80067dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	693a      	ldr	r2, [r7, #16]
 80067e2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	697a      	ldr	r2, [r7, #20]
 80067e8:	621a      	str	r2, [r3, #32]
}
 80067ea:	bf00      	nop
 80067ec:	371c      	adds	r7, #28
 80067ee:	46bd      	mov	sp, r7
 80067f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067f4:	4770      	bx	lr

080067f6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80067f6:	b480      	push	{r7}
 80067f8:	b085      	sub	sp, #20
 80067fa:	af00      	add	r7, sp, #0
 80067fc:	6078      	str	r0, [r7, #4]
 80067fe:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	689b      	ldr	r3, [r3, #8]
 8006804:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800680c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800680e:	683a      	ldr	r2, [r7, #0]
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	4313      	orrs	r3, r2
 8006814:	f043 0307 	orr.w	r3, r3, #7
 8006818:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	68fa      	ldr	r2, [r7, #12]
 800681e:	609a      	str	r2, [r3, #8]
}
 8006820:	bf00      	nop
 8006822:	3714      	adds	r7, #20
 8006824:	46bd      	mov	sp, r7
 8006826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800682a:	4770      	bx	lr

0800682c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800682c:	b480      	push	{r7}
 800682e:	b087      	sub	sp, #28
 8006830:	af00      	add	r7, sp, #0
 8006832:	60f8      	str	r0, [r7, #12]
 8006834:	60b9      	str	r1, [r7, #8]
 8006836:	607a      	str	r2, [r7, #4]
 8006838:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	689b      	ldr	r3, [r3, #8]
 800683e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006840:	697b      	ldr	r3, [r7, #20]
 8006842:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006846:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006848:	683b      	ldr	r3, [r7, #0]
 800684a:	021a      	lsls	r2, r3, #8
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	431a      	orrs	r2, r3
 8006850:	68bb      	ldr	r3, [r7, #8]
 8006852:	4313      	orrs	r3, r2
 8006854:	697a      	ldr	r2, [r7, #20]
 8006856:	4313      	orrs	r3, r2
 8006858:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	697a      	ldr	r2, [r7, #20]
 800685e:	609a      	str	r2, [r3, #8]
}
 8006860:	bf00      	nop
 8006862:	371c      	adds	r7, #28
 8006864:	46bd      	mov	sp, r7
 8006866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800686a:	4770      	bx	lr

0800686c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800686c:	b480      	push	{r7}
 800686e:	b087      	sub	sp, #28
 8006870:	af00      	add	r7, sp, #0
 8006872:	60f8      	str	r0, [r7, #12]
 8006874:	60b9      	str	r1, [r7, #8]
 8006876:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006878:	68bb      	ldr	r3, [r7, #8]
 800687a:	f003 031f 	and.w	r3, r3, #31
 800687e:	2201      	movs	r2, #1
 8006880:	fa02 f303 	lsl.w	r3, r2, r3
 8006884:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	6a1a      	ldr	r2, [r3, #32]
 800688a:	697b      	ldr	r3, [r7, #20]
 800688c:	43db      	mvns	r3, r3
 800688e:	401a      	ands	r2, r3
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	6a1a      	ldr	r2, [r3, #32]
 8006898:	68bb      	ldr	r3, [r7, #8]
 800689a:	f003 031f 	and.w	r3, r3, #31
 800689e:	6879      	ldr	r1, [r7, #4]
 80068a0:	fa01 f303 	lsl.w	r3, r1, r3
 80068a4:	431a      	orrs	r2, r3
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	621a      	str	r2, [r3, #32]
}
 80068aa:	bf00      	nop
 80068ac:	371c      	adds	r7, #28
 80068ae:	46bd      	mov	sp, r7
 80068b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068b4:	4770      	bx	lr
	...

080068b8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80068b8:	b480      	push	{r7}
 80068ba:	b085      	sub	sp, #20
 80068bc:	af00      	add	r7, sp, #0
 80068be:	6078      	str	r0, [r7, #4]
 80068c0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80068c8:	2b01      	cmp	r3, #1
 80068ca:	d101      	bne.n	80068d0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80068cc:	2302      	movs	r3, #2
 80068ce:	e05a      	b.n	8006986 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	2201      	movs	r2, #1
 80068d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	2202      	movs	r2, #2
 80068dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	685b      	ldr	r3, [r3, #4]
 80068e6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	689b      	ldr	r3, [r3, #8]
 80068ee:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80068f6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80068f8:	683b      	ldr	r3, [r7, #0]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	68fa      	ldr	r2, [r7, #12]
 80068fe:	4313      	orrs	r3, r2
 8006900:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	68fa      	ldr	r2, [r7, #12]
 8006908:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	4a21      	ldr	r2, [pc, #132]	@ (8006994 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006910:	4293      	cmp	r3, r2
 8006912:	d022      	beq.n	800695a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800691c:	d01d      	beq.n	800695a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	4a1d      	ldr	r2, [pc, #116]	@ (8006998 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006924:	4293      	cmp	r3, r2
 8006926:	d018      	beq.n	800695a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	4a1b      	ldr	r2, [pc, #108]	@ (800699c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800692e:	4293      	cmp	r3, r2
 8006930:	d013      	beq.n	800695a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	4a1a      	ldr	r2, [pc, #104]	@ (80069a0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006938:	4293      	cmp	r3, r2
 800693a:	d00e      	beq.n	800695a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	4a18      	ldr	r2, [pc, #96]	@ (80069a4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006942:	4293      	cmp	r3, r2
 8006944:	d009      	beq.n	800695a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	4a17      	ldr	r2, [pc, #92]	@ (80069a8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800694c:	4293      	cmp	r3, r2
 800694e:	d004      	beq.n	800695a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	4a15      	ldr	r2, [pc, #84]	@ (80069ac <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006956:	4293      	cmp	r3, r2
 8006958:	d10c      	bne.n	8006974 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800695a:	68bb      	ldr	r3, [r7, #8]
 800695c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006960:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006962:	683b      	ldr	r3, [r7, #0]
 8006964:	685b      	ldr	r3, [r3, #4]
 8006966:	68ba      	ldr	r2, [r7, #8]
 8006968:	4313      	orrs	r3, r2
 800696a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	68ba      	ldr	r2, [r7, #8]
 8006972:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	2201      	movs	r2, #1
 8006978:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	2200      	movs	r2, #0
 8006980:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006984:	2300      	movs	r3, #0
}
 8006986:	4618      	mov	r0, r3
 8006988:	3714      	adds	r7, #20
 800698a:	46bd      	mov	sp, r7
 800698c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006990:	4770      	bx	lr
 8006992:	bf00      	nop
 8006994:	40010000 	.word	0x40010000
 8006998:	40000400 	.word	0x40000400
 800699c:	40000800 	.word	0x40000800
 80069a0:	40000c00 	.word	0x40000c00
 80069a4:	40010400 	.word	0x40010400
 80069a8:	40014000 	.word	0x40014000
 80069ac:	40001800 	.word	0x40001800

080069b0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80069b0:	b480      	push	{r7}
 80069b2:	b083      	sub	sp, #12
 80069b4:	af00      	add	r7, sp, #0
 80069b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80069b8:	bf00      	nop
 80069ba:	370c      	adds	r7, #12
 80069bc:	46bd      	mov	sp, r7
 80069be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069c2:	4770      	bx	lr

080069c4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80069c4:	b480      	push	{r7}
 80069c6:	b083      	sub	sp, #12
 80069c8:	af00      	add	r7, sp, #0
 80069ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80069cc:	bf00      	nop
 80069ce:	370c      	adds	r7, #12
 80069d0:	46bd      	mov	sp, r7
 80069d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069d6:	4770      	bx	lr

080069d8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80069d8:	b580      	push	{r7, lr}
 80069da:	b082      	sub	sp, #8
 80069dc:	af00      	add	r7, sp, #0
 80069de:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d101      	bne.n	80069ea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80069e6:	2301      	movs	r3, #1
 80069e8:	e042      	b.n	8006a70 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80069f0:	b2db      	uxtb	r3, r3
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d106      	bne.n	8006a04 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	2200      	movs	r2, #0
 80069fa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80069fe:	6878      	ldr	r0, [r7, #4]
 8006a00:	f7fa fe2a 	bl	8001658 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	2224      	movs	r2, #36	@ 0x24
 8006a08:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	68da      	ldr	r2, [r3, #12]
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006a1a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006a1c:	6878      	ldr	r0, [r7, #4]
 8006a1e:	f001 f81d 	bl	8007a5c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	691a      	ldr	r2, [r3, #16]
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006a30:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	695a      	ldr	r2, [r3, #20]
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006a40:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	68da      	ldr	r2, [r3, #12]
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006a50:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	2200      	movs	r2, #0
 8006a56:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	2220      	movs	r2, #32
 8006a5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	2220      	movs	r2, #32
 8006a64:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	2200      	movs	r2, #0
 8006a6c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006a6e:	2300      	movs	r3, #0
}
 8006a70:	4618      	mov	r0, r3
 8006a72:	3708      	adds	r7, #8
 8006a74:	46bd      	mov	sp, r7
 8006a76:	bd80      	pop	{r7, pc}

08006a78 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006a78:	b580      	push	{r7, lr}
 8006a7a:	b08a      	sub	sp, #40	@ 0x28
 8006a7c:	af02      	add	r7, sp, #8
 8006a7e:	60f8      	str	r0, [r7, #12]
 8006a80:	60b9      	str	r1, [r7, #8]
 8006a82:	603b      	str	r3, [r7, #0]
 8006a84:	4613      	mov	r3, r2
 8006a86:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006a88:	2300      	movs	r3, #0
 8006a8a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006a92:	b2db      	uxtb	r3, r3
 8006a94:	2b20      	cmp	r3, #32
 8006a96:	d175      	bne.n	8006b84 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006a98:	68bb      	ldr	r3, [r7, #8]
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d002      	beq.n	8006aa4 <HAL_UART_Transmit+0x2c>
 8006a9e:	88fb      	ldrh	r3, [r7, #6]
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d101      	bne.n	8006aa8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006aa4:	2301      	movs	r3, #1
 8006aa6:	e06e      	b.n	8006b86 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	2200      	movs	r2, #0
 8006aac:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	2221      	movs	r2, #33	@ 0x21
 8006ab2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006ab6:	f7fb f8bf 	bl	8001c38 <HAL_GetTick>
 8006aba:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	88fa      	ldrh	r2, [r7, #6]
 8006ac0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	88fa      	ldrh	r2, [r7, #6]
 8006ac6:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	689b      	ldr	r3, [r3, #8]
 8006acc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006ad0:	d108      	bne.n	8006ae4 <HAL_UART_Transmit+0x6c>
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	691b      	ldr	r3, [r3, #16]
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d104      	bne.n	8006ae4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006ada:	2300      	movs	r3, #0
 8006adc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006ade:	68bb      	ldr	r3, [r7, #8]
 8006ae0:	61bb      	str	r3, [r7, #24]
 8006ae2:	e003      	b.n	8006aec <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006ae4:	68bb      	ldr	r3, [r7, #8]
 8006ae6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006ae8:	2300      	movs	r3, #0
 8006aea:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006aec:	e02e      	b.n	8006b4c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006aee:	683b      	ldr	r3, [r7, #0]
 8006af0:	9300      	str	r3, [sp, #0]
 8006af2:	697b      	ldr	r3, [r7, #20]
 8006af4:	2200      	movs	r2, #0
 8006af6:	2180      	movs	r1, #128	@ 0x80
 8006af8:	68f8      	ldr	r0, [r7, #12]
 8006afa:	f000 fcf5 	bl	80074e8 <UART_WaitOnFlagUntilTimeout>
 8006afe:	4603      	mov	r3, r0
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d005      	beq.n	8006b10 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	2220      	movs	r2, #32
 8006b08:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8006b0c:	2303      	movs	r3, #3
 8006b0e:	e03a      	b.n	8006b86 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8006b10:	69fb      	ldr	r3, [r7, #28]
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d10b      	bne.n	8006b2e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006b16:	69bb      	ldr	r3, [r7, #24]
 8006b18:	881b      	ldrh	r3, [r3, #0]
 8006b1a:	461a      	mov	r2, r3
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006b24:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006b26:	69bb      	ldr	r3, [r7, #24]
 8006b28:	3302      	adds	r3, #2
 8006b2a:	61bb      	str	r3, [r7, #24]
 8006b2c:	e007      	b.n	8006b3e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006b2e:	69fb      	ldr	r3, [r7, #28]
 8006b30:	781a      	ldrb	r2, [r3, #0]
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006b38:	69fb      	ldr	r3, [r7, #28]
 8006b3a:	3301      	adds	r3, #1
 8006b3c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006b42:	b29b      	uxth	r3, r3
 8006b44:	3b01      	subs	r3, #1
 8006b46:	b29a      	uxth	r2, r3
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006b50:	b29b      	uxth	r3, r3
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d1cb      	bne.n	8006aee <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006b56:	683b      	ldr	r3, [r7, #0]
 8006b58:	9300      	str	r3, [sp, #0]
 8006b5a:	697b      	ldr	r3, [r7, #20]
 8006b5c:	2200      	movs	r2, #0
 8006b5e:	2140      	movs	r1, #64	@ 0x40
 8006b60:	68f8      	ldr	r0, [r7, #12]
 8006b62:	f000 fcc1 	bl	80074e8 <UART_WaitOnFlagUntilTimeout>
 8006b66:	4603      	mov	r3, r0
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d005      	beq.n	8006b78 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	2220      	movs	r2, #32
 8006b70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8006b74:	2303      	movs	r3, #3
 8006b76:	e006      	b.n	8006b86 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	2220      	movs	r2, #32
 8006b7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8006b80:	2300      	movs	r3, #0
 8006b82:	e000      	b.n	8006b86 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8006b84:	2302      	movs	r3, #2
  }
}
 8006b86:	4618      	mov	r0, r3
 8006b88:	3720      	adds	r7, #32
 8006b8a:	46bd      	mov	sp, r7
 8006b8c:	bd80      	pop	{r7, pc}

08006b8e <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006b8e:	b580      	push	{r7, lr}
 8006b90:	b08a      	sub	sp, #40	@ 0x28
 8006b92:	af02      	add	r7, sp, #8
 8006b94:	60f8      	str	r0, [r7, #12]
 8006b96:	60b9      	str	r1, [r7, #8]
 8006b98:	603b      	str	r3, [r7, #0]
 8006b9a:	4613      	mov	r3, r2
 8006b9c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006b9e:	2300      	movs	r3, #0
 8006ba0:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006ba8:	b2db      	uxtb	r3, r3
 8006baa:	2b20      	cmp	r3, #32
 8006bac:	f040 8081 	bne.w	8006cb2 <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8006bb0:	68bb      	ldr	r3, [r7, #8]
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d002      	beq.n	8006bbc <HAL_UART_Receive+0x2e>
 8006bb6:	88fb      	ldrh	r3, [r7, #6]
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d101      	bne.n	8006bc0 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8006bbc:	2301      	movs	r3, #1
 8006bbe:	e079      	b.n	8006cb4 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	2200      	movs	r2, #0
 8006bc4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	2222      	movs	r2, #34	@ 0x22
 8006bca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	2200      	movs	r2, #0
 8006bd2:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006bd4:	f7fb f830 	bl	8001c38 <HAL_GetTick>
 8006bd8:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	88fa      	ldrh	r2, [r7, #6]
 8006bde:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	88fa      	ldrh	r2, [r7, #6]
 8006be4:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	689b      	ldr	r3, [r3, #8]
 8006bea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006bee:	d108      	bne.n	8006c02 <HAL_UART_Receive+0x74>
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	691b      	ldr	r3, [r3, #16]
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d104      	bne.n	8006c02 <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8006bf8:	2300      	movs	r3, #0
 8006bfa:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006bfc:	68bb      	ldr	r3, [r7, #8]
 8006bfe:	61bb      	str	r3, [r7, #24]
 8006c00:	e003      	b.n	8006c0a <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8006c02:	68bb      	ldr	r3, [r7, #8]
 8006c04:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006c06:	2300      	movs	r3, #0
 8006c08:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8006c0a:	e047      	b.n	8006c9c <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8006c0c:	683b      	ldr	r3, [r7, #0]
 8006c0e:	9300      	str	r3, [sp, #0]
 8006c10:	697b      	ldr	r3, [r7, #20]
 8006c12:	2200      	movs	r2, #0
 8006c14:	2120      	movs	r1, #32
 8006c16:	68f8      	ldr	r0, [r7, #12]
 8006c18:	f000 fc66 	bl	80074e8 <UART_WaitOnFlagUntilTimeout>
 8006c1c:	4603      	mov	r3, r0
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d005      	beq.n	8006c2e <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	2220      	movs	r2, #32
 8006c26:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 8006c2a:	2303      	movs	r3, #3
 8006c2c:	e042      	b.n	8006cb4 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8006c2e:	69fb      	ldr	r3, [r7, #28]
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d10c      	bne.n	8006c4e <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	685b      	ldr	r3, [r3, #4]
 8006c3a:	b29b      	uxth	r3, r3
 8006c3c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006c40:	b29a      	uxth	r2, r3
 8006c42:	69bb      	ldr	r3, [r7, #24]
 8006c44:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8006c46:	69bb      	ldr	r3, [r7, #24]
 8006c48:	3302      	adds	r3, #2
 8006c4a:	61bb      	str	r3, [r7, #24]
 8006c4c:	e01f      	b.n	8006c8e <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	689b      	ldr	r3, [r3, #8]
 8006c52:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006c56:	d007      	beq.n	8006c68 <HAL_UART_Receive+0xda>
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	689b      	ldr	r3, [r3, #8]
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d10a      	bne.n	8006c76 <HAL_UART_Receive+0xe8>
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	691b      	ldr	r3, [r3, #16]
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d106      	bne.n	8006c76 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	685b      	ldr	r3, [r3, #4]
 8006c6e:	b2da      	uxtb	r2, r3
 8006c70:	69fb      	ldr	r3, [r7, #28]
 8006c72:	701a      	strb	r2, [r3, #0]
 8006c74:	e008      	b.n	8006c88 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	685b      	ldr	r3, [r3, #4]
 8006c7c:	b2db      	uxtb	r3, r3
 8006c7e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006c82:	b2da      	uxtb	r2, r3
 8006c84:	69fb      	ldr	r3, [r7, #28]
 8006c86:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8006c88:	69fb      	ldr	r3, [r7, #28]
 8006c8a:	3301      	adds	r3, #1
 8006c8c:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006c92:	b29b      	uxth	r3, r3
 8006c94:	3b01      	subs	r3, #1
 8006c96:	b29a      	uxth	r2, r3
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006ca0:	b29b      	uxth	r3, r3
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d1b2      	bne.n	8006c0c <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	2220      	movs	r2, #32
 8006caa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8006cae:	2300      	movs	r3, #0
 8006cb0:	e000      	b.n	8006cb4 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8006cb2:	2302      	movs	r3, #2
  }
}
 8006cb4:	4618      	mov	r0, r3
 8006cb6:	3720      	adds	r7, #32
 8006cb8:	46bd      	mov	sp, r7
 8006cba:	bd80      	pop	{r7, pc}

08006cbc <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006cbc:	b580      	push	{r7, lr}
 8006cbe:	b08c      	sub	sp, #48	@ 0x30
 8006cc0:	af00      	add	r7, sp, #0
 8006cc2:	60f8      	str	r0, [r7, #12]
 8006cc4:	60b9      	str	r1, [r7, #8]
 8006cc6:	4613      	mov	r3, r2
 8006cc8:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006cd0:	b2db      	uxtb	r3, r3
 8006cd2:	2b20      	cmp	r3, #32
 8006cd4:	d14a      	bne.n	8006d6c <HAL_UARTEx_ReceiveToIdle_DMA+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 8006cd6:	68bb      	ldr	r3, [r7, #8]
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d002      	beq.n	8006ce2 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8006cdc:	88fb      	ldrh	r3, [r7, #6]
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d101      	bne.n	8006ce6 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8006ce2:	2301      	movs	r3, #1
 8006ce4:	e043      	b.n	8006d6e <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	2201      	movs	r2, #1
 8006cea:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	2200      	movs	r2, #0
 8006cf0:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8006cf2:	88fb      	ldrh	r3, [r7, #6]
 8006cf4:	461a      	mov	r2, r3
 8006cf6:	68b9      	ldr	r1, [r7, #8]
 8006cf8:	68f8      	ldr	r0, [r7, #12]
 8006cfa:	f000 fc4f 	bl	800759c <UART_Start_Receive_DMA>
 8006cfe:	4603      	mov	r3, r0
 8006d00:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8006d04:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d12c      	bne.n	8006d66 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d10:	2b01      	cmp	r3, #1
 8006d12:	d125      	bne.n	8006d60 <HAL_UARTEx_ReceiveToIdle_DMA+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006d14:	2300      	movs	r3, #0
 8006d16:	613b      	str	r3, [r7, #16]
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	613b      	str	r3, [r7, #16]
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	685b      	ldr	r3, [r3, #4]
 8006d26:	613b      	str	r3, [r7, #16]
 8006d28:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	330c      	adds	r3, #12
 8006d30:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d32:	69bb      	ldr	r3, [r7, #24]
 8006d34:	e853 3f00 	ldrex	r3, [r3]
 8006d38:	617b      	str	r3, [r7, #20]
   return(result);
 8006d3a:	697b      	ldr	r3, [r7, #20]
 8006d3c:	f043 0310 	orr.w	r3, r3, #16
 8006d40:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	330c      	adds	r3, #12
 8006d48:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006d4a:	627a      	str	r2, [r7, #36]	@ 0x24
 8006d4c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d4e:	6a39      	ldr	r1, [r7, #32]
 8006d50:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006d52:	e841 2300 	strex	r3, r2, [r1]
 8006d56:	61fb      	str	r3, [r7, #28]
   return(result);
 8006d58:	69fb      	ldr	r3, [r7, #28]
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d1e5      	bne.n	8006d2a <HAL_UARTEx_ReceiveToIdle_DMA+0x6e>
 8006d5e:	e002      	b.n	8006d66 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8006d60:	2301      	movs	r3, #1
 8006d62:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 8006d66:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8006d6a:	e000      	b.n	8006d6e <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
  }
  else
  {
    return HAL_BUSY;
 8006d6c:	2302      	movs	r3, #2
  }
}
 8006d6e:	4618      	mov	r0, r3
 8006d70:	3730      	adds	r7, #48	@ 0x30
 8006d72:	46bd      	mov	sp, r7
 8006d74:	bd80      	pop	{r7, pc}
	...

08006d78 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006d78:	b580      	push	{r7, lr}
 8006d7a:	b0ba      	sub	sp, #232	@ 0xe8
 8006d7c:	af00      	add	r7, sp, #0
 8006d7e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	68db      	ldr	r3, [r3, #12]
 8006d90:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	695b      	ldr	r3, [r3, #20]
 8006d9a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8006d9e:	2300      	movs	r3, #0
 8006da0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8006da4:	2300      	movs	r3, #0
 8006da6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006daa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006dae:	f003 030f 	and.w	r3, r3, #15
 8006db2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8006db6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d10f      	bne.n	8006dde <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006dbe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006dc2:	f003 0320 	and.w	r3, r3, #32
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d009      	beq.n	8006dde <HAL_UART_IRQHandler+0x66>
 8006dca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006dce:	f003 0320 	and.w	r3, r3, #32
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d003      	beq.n	8006dde <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006dd6:	6878      	ldr	r0, [r7, #4]
 8006dd8:	f000 fd81 	bl	80078de <UART_Receive_IT>
      return;
 8006ddc:	e25b      	b.n	8007296 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006dde:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	f000 80de 	beq.w	8006fa4 <HAL_UART_IRQHandler+0x22c>
 8006de8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006dec:	f003 0301 	and.w	r3, r3, #1
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d106      	bne.n	8006e02 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006df4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006df8:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	f000 80d1 	beq.w	8006fa4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006e02:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006e06:	f003 0301 	and.w	r3, r3, #1
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d00b      	beq.n	8006e26 <HAL_UART_IRQHandler+0xae>
 8006e0e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006e12:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d005      	beq.n	8006e26 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e1e:	f043 0201 	orr.w	r2, r3, #1
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006e26:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006e2a:	f003 0304 	and.w	r3, r3, #4
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d00b      	beq.n	8006e4a <HAL_UART_IRQHandler+0xd2>
 8006e32:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006e36:	f003 0301 	and.w	r3, r3, #1
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d005      	beq.n	8006e4a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e42:	f043 0202 	orr.w	r2, r3, #2
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006e4a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006e4e:	f003 0302 	and.w	r3, r3, #2
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d00b      	beq.n	8006e6e <HAL_UART_IRQHandler+0xf6>
 8006e56:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006e5a:	f003 0301 	and.w	r3, r3, #1
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d005      	beq.n	8006e6e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e66:	f043 0204 	orr.w	r2, r3, #4
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006e6e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006e72:	f003 0308 	and.w	r3, r3, #8
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d011      	beq.n	8006e9e <HAL_UART_IRQHandler+0x126>
 8006e7a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006e7e:	f003 0320 	and.w	r3, r3, #32
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d105      	bne.n	8006e92 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8006e86:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006e8a:	f003 0301 	and.w	r3, r3, #1
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d005      	beq.n	8006e9e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e96:	f043 0208 	orr.w	r2, r3, #8
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	f000 81f2 	beq.w	800728c <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006ea8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006eac:	f003 0320 	and.w	r3, r3, #32
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	d008      	beq.n	8006ec6 <HAL_UART_IRQHandler+0x14e>
 8006eb4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006eb8:	f003 0320 	and.w	r3, r3, #32
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d002      	beq.n	8006ec6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006ec0:	6878      	ldr	r0, [r7, #4]
 8006ec2:	f000 fd0c 	bl	80078de <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	695b      	ldr	r3, [r3, #20]
 8006ecc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ed0:	2b40      	cmp	r3, #64	@ 0x40
 8006ed2:	bf0c      	ite	eq
 8006ed4:	2301      	moveq	r3, #1
 8006ed6:	2300      	movne	r3, #0
 8006ed8:	b2db      	uxtb	r3, r3
 8006eda:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006ee2:	f003 0308 	and.w	r3, r3, #8
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d103      	bne.n	8006ef2 <HAL_UART_IRQHandler+0x17a>
 8006eea:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d04f      	beq.n	8006f92 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006ef2:	6878      	ldr	r0, [r7, #4]
 8006ef4:	f000 fc14 	bl	8007720 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	695b      	ldr	r3, [r3, #20]
 8006efe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f02:	2b40      	cmp	r3, #64	@ 0x40
 8006f04:	d141      	bne.n	8006f8a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	3314      	adds	r3, #20
 8006f0c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f10:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006f14:	e853 3f00 	ldrex	r3, [r3]
 8006f18:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006f1c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006f20:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006f24:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	3314      	adds	r3, #20
 8006f2e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8006f32:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8006f36:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f3a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8006f3e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8006f42:	e841 2300 	strex	r3, r2, [r1]
 8006f46:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8006f4a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d1d9      	bne.n	8006f06 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d013      	beq.n	8006f82 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f5e:	4a7e      	ldr	r2, [pc, #504]	@ (8007158 <HAL_UART_IRQHandler+0x3e0>)
 8006f60:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f66:	4618      	mov	r0, r3
 8006f68:	f7fb f8ee 	bl	8002148 <HAL_DMA_Abort_IT>
 8006f6c:	4603      	mov	r3, r0
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d016      	beq.n	8006fa0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f76:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006f78:	687a      	ldr	r2, [r7, #4]
 8006f7a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8006f7c:	4610      	mov	r0, r2
 8006f7e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006f80:	e00e      	b.n	8006fa0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006f82:	6878      	ldr	r0, [r7, #4]
 8006f84:	f000 f9a8 	bl	80072d8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006f88:	e00a      	b.n	8006fa0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006f8a:	6878      	ldr	r0, [r7, #4]
 8006f8c:	f000 f9a4 	bl	80072d8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006f90:	e006      	b.n	8006fa0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006f92:	6878      	ldr	r0, [r7, #4]
 8006f94:	f000 f9a0 	bl	80072d8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	2200      	movs	r2, #0
 8006f9c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8006f9e:	e175      	b.n	800728c <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006fa0:	bf00      	nop
    return;
 8006fa2:	e173      	b.n	800728c <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006fa8:	2b01      	cmp	r3, #1
 8006faa:	f040 814f 	bne.w	800724c <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006fae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006fb2:	f003 0310 	and.w	r3, r3, #16
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	f000 8148 	beq.w	800724c <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8006fbc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006fc0:	f003 0310 	and.w	r3, r3, #16
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	f000 8141 	beq.w	800724c <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006fca:	2300      	movs	r3, #0
 8006fcc:	60bb      	str	r3, [r7, #8]
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	60bb      	str	r3, [r7, #8]
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	685b      	ldr	r3, [r3, #4]
 8006fdc:	60bb      	str	r3, [r7, #8]
 8006fde:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	695b      	ldr	r3, [r3, #20]
 8006fe6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006fea:	2b40      	cmp	r3, #64	@ 0x40
 8006fec:	f040 80b6 	bne.w	800715c <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	685b      	ldr	r3, [r3, #4]
 8006ff8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006ffc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007000:	2b00      	cmp	r3, #0
 8007002:	f000 8145 	beq.w	8007290 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800700a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800700e:	429a      	cmp	r2, r3
 8007010:	f080 813e 	bcs.w	8007290 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800701a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007020:	69db      	ldr	r3, [r3, #28]
 8007022:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007026:	f000 8088 	beq.w	800713a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	330c      	adds	r3, #12
 8007030:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007034:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007038:	e853 3f00 	ldrex	r3, [r3]
 800703c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007040:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007044:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007048:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	330c      	adds	r3, #12
 8007052:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8007056:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800705a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800705e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8007062:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007066:	e841 2300 	strex	r3, r2, [r1]
 800706a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800706e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007072:	2b00      	cmp	r3, #0
 8007074:	d1d9      	bne.n	800702a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	3314      	adds	r3, #20
 800707c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800707e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007080:	e853 3f00 	ldrex	r3, [r3]
 8007084:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007086:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007088:	f023 0301 	bic.w	r3, r3, #1
 800708c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	3314      	adds	r3, #20
 8007096:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800709a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800709e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070a0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80070a2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80070a6:	e841 2300 	strex	r3, r2, [r1]
 80070aa:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80070ac:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d1e1      	bne.n	8007076 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	3314      	adds	r3, #20
 80070b8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070ba:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80070bc:	e853 3f00 	ldrex	r3, [r3]
 80070c0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80070c2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80070c4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80070c8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	3314      	adds	r3, #20
 80070d2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80070d6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80070d8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070da:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80070dc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80070de:	e841 2300 	strex	r3, r2, [r1]
 80070e2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80070e4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d1e3      	bne.n	80070b2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	2220      	movs	r2, #32
 80070ee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	2200      	movs	r2, #0
 80070f6:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	330c      	adds	r3, #12
 80070fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007100:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007102:	e853 3f00 	ldrex	r3, [r3]
 8007106:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007108:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800710a:	f023 0310 	bic.w	r3, r3, #16
 800710e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	330c      	adds	r3, #12
 8007118:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800711c:	65ba      	str	r2, [r7, #88]	@ 0x58
 800711e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007120:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007122:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007124:	e841 2300 	strex	r3, r2, [r1]
 8007128:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800712a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800712c:	2b00      	cmp	r3, #0
 800712e:	d1e3      	bne.n	80070f8 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007134:	4618      	mov	r0, r3
 8007136:	f7fa ff97 	bl	8002068 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	2202      	movs	r2, #2
 800713e:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007148:	b29b      	uxth	r3, r3
 800714a:	1ad3      	subs	r3, r2, r3
 800714c:	b29b      	uxth	r3, r3
 800714e:	4619      	mov	r1, r3
 8007150:	6878      	ldr	r0, [r7, #4]
 8007152:	f000 ff7f 	bl	8008054 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007156:	e09b      	b.n	8007290 <HAL_UART_IRQHandler+0x518>
 8007158:	080077e7 	.word	0x080077e7
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007164:	b29b      	uxth	r3, r3
 8007166:	1ad3      	subs	r3, r2, r3
 8007168:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007170:	b29b      	uxth	r3, r3
 8007172:	2b00      	cmp	r3, #0
 8007174:	f000 808e 	beq.w	8007294 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8007178:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800717c:	2b00      	cmp	r3, #0
 800717e:	f000 8089 	beq.w	8007294 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	330c      	adds	r3, #12
 8007188:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800718a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800718c:	e853 3f00 	ldrex	r3, [r3]
 8007190:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007192:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007194:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007198:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	330c      	adds	r3, #12
 80071a2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80071a6:	647a      	str	r2, [r7, #68]	@ 0x44
 80071a8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071aa:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80071ac:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80071ae:	e841 2300 	strex	r3, r2, [r1]
 80071b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80071b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d1e3      	bne.n	8007182 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	3314      	adds	r3, #20
 80071c0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071c4:	e853 3f00 	ldrex	r3, [r3]
 80071c8:	623b      	str	r3, [r7, #32]
   return(result);
 80071ca:	6a3b      	ldr	r3, [r7, #32]
 80071cc:	f023 0301 	bic.w	r3, r3, #1
 80071d0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	3314      	adds	r3, #20
 80071da:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80071de:	633a      	str	r2, [r7, #48]	@ 0x30
 80071e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071e2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80071e4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80071e6:	e841 2300 	strex	r3, r2, [r1]
 80071ea:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80071ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d1e3      	bne.n	80071ba <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	2220      	movs	r2, #32
 80071f6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	2200      	movs	r2, #0
 80071fe:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	330c      	adds	r3, #12
 8007206:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007208:	693b      	ldr	r3, [r7, #16]
 800720a:	e853 3f00 	ldrex	r3, [r3]
 800720e:	60fb      	str	r3, [r7, #12]
   return(result);
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	f023 0310 	bic.w	r3, r3, #16
 8007216:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	330c      	adds	r3, #12
 8007220:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8007224:	61fa      	str	r2, [r7, #28]
 8007226:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007228:	69b9      	ldr	r1, [r7, #24]
 800722a:	69fa      	ldr	r2, [r7, #28]
 800722c:	e841 2300 	strex	r3, r2, [r1]
 8007230:	617b      	str	r3, [r7, #20]
   return(result);
 8007232:	697b      	ldr	r3, [r7, #20]
 8007234:	2b00      	cmp	r3, #0
 8007236:	d1e3      	bne.n	8007200 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	2202      	movs	r2, #2
 800723c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800723e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007242:	4619      	mov	r1, r3
 8007244:	6878      	ldr	r0, [r7, #4]
 8007246:	f000 ff05 	bl	8008054 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800724a:	e023      	b.n	8007294 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800724c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007250:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007254:	2b00      	cmp	r3, #0
 8007256:	d009      	beq.n	800726c <HAL_UART_IRQHandler+0x4f4>
 8007258:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800725c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007260:	2b00      	cmp	r3, #0
 8007262:	d003      	beq.n	800726c <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8007264:	6878      	ldr	r0, [r7, #4]
 8007266:	f000 fad2 	bl	800780e <UART_Transmit_IT>
    return;
 800726a:	e014      	b.n	8007296 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800726c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007270:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007274:	2b00      	cmp	r3, #0
 8007276:	d00e      	beq.n	8007296 <HAL_UART_IRQHandler+0x51e>
 8007278:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800727c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007280:	2b00      	cmp	r3, #0
 8007282:	d008      	beq.n	8007296 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8007284:	6878      	ldr	r0, [r7, #4]
 8007286:	f000 fb12 	bl	80078ae <UART_EndTransmit_IT>
    return;
 800728a:	e004      	b.n	8007296 <HAL_UART_IRQHandler+0x51e>
    return;
 800728c:	bf00      	nop
 800728e:	e002      	b.n	8007296 <HAL_UART_IRQHandler+0x51e>
      return;
 8007290:	bf00      	nop
 8007292:	e000      	b.n	8007296 <HAL_UART_IRQHandler+0x51e>
      return;
 8007294:	bf00      	nop
  }
}
 8007296:	37e8      	adds	r7, #232	@ 0xe8
 8007298:	46bd      	mov	sp, r7
 800729a:	bd80      	pop	{r7, pc}

0800729c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800729c:	b480      	push	{r7}
 800729e:	b083      	sub	sp, #12
 80072a0:	af00      	add	r7, sp, #0
 80072a2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80072a4:	bf00      	nop
 80072a6:	370c      	adds	r7, #12
 80072a8:	46bd      	mov	sp, r7
 80072aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ae:	4770      	bx	lr

080072b0 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80072b0:	b480      	push	{r7}
 80072b2:	b083      	sub	sp, #12
 80072b4:	af00      	add	r7, sp, #0
 80072b6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80072b8:	bf00      	nop
 80072ba:	370c      	adds	r7, #12
 80072bc:	46bd      	mov	sp, r7
 80072be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072c2:	4770      	bx	lr

080072c4 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80072c4:	b480      	push	{r7}
 80072c6:	b083      	sub	sp, #12
 80072c8:	af00      	add	r7, sp, #0
 80072ca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80072cc:	bf00      	nop
 80072ce:	370c      	adds	r7, #12
 80072d0:	46bd      	mov	sp, r7
 80072d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072d6:	4770      	bx	lr

080072d8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80072d8:	b480      	push	{r7}
 80072da:	b083      	sub	sp, #12
 80072dc:	af00      	add	r7, sp, #0
 80072de:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80072e0:	bf00      	nop
 80072e2:	370c      	adds	r7, #12
 80072e4:	46bd      	mov	sp, r7
 80072e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ea:	4770      	bx	lr

080072ec <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80072ec:	b580      	push	{r7, lr}
 80072ee:	b09c      	sub	sp, #112	@ 0x70
 80072f0:	af00      	add	r7, sp, #0
 80072f2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072f8:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007304:	2b00      	cmp	r3, #0
 8007306:	d172      	bne.n	80073ee <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8007308:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800730a:	2200      	movs	r2, #0
 800730c:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800730e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	330c      	adds	r3, #12
 8007314:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007316:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007318:	e853 3f00 	ldrex	r3, [r3]
 800731c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800731e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007320:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007324:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007326:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	330c      	adds	r3, #12
 800732c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800732e:	65ba      	str	r2, [r7, #88]	@ 0x58
 8007330:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007332:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007334:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007336:	e841 2300 	strex	r3, r2, [r1]
 800733a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800733c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800733e:	2b00      	cmp	r3, #0
 8007340:	d1e5      	bne.n	800730e <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007342:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	3314      	adds	r3, #20
 8007348:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800734a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800734c:	e853 3f00 	ldrex	r3, [r3]
 8007350:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007352:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007354:	f023 0301 	bic.w	r3, r3, #1
 8007358:	667b      	str	r3, [r7, #100]	@ 0x64
 800735a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	3314      	adds	r3, #20
 8007360:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8007362:	647a      	str	r2, [r7, #68]	@ 0x44
 8007364:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007366:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007368:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800736a:	e841 2300 	strex	r3, r2, [r1]
 800736e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007370:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007372:	2b00      	cmp	r3, #0
 8007374:	d1e5      	bne.n	8007342 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007376:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	3314      	adds	r3, #20
 800737c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800737e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007380:	e853 3f00 	ldrex	r3, [r3]
 8007384:	623b      	str	r3, [r7, #32]
   return(result);
 8007386:	6a3b      	ldr	r3, [r7, #32]
 8007388:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800738c:	663b      	str	r3, [r7, #96]	@ 0x60
 800738e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	3314      	adds	r3, #20
 8007394:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8007396:	633a      	str	r2, [r7, #48]	@ 0x30
 8007398:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800739a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800739c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800739e:	e841 2300 	strex	r3, r2, [r1]
 80073a2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80073a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d1e5      	bne.n	8007376 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80073aa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80073ac:	2220      	movs	r2, #32
 80073ae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80073b2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80073b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80073b6:	2b01      	cmp	r3, #1
 80073b8:	d119      	bne.n	80073ee <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80073ba:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	330c      	adds	r3, #12
 80073c0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073c2:	693b      	ldr	r3, [r7, #16]
 80073c4:	e853 3f00 	ldrex	r3, [r3]
 80073c8:	60fb      	str	r3, [r7, #12]
   return(result);
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	f023 0310 	bic.w	r3, r3, #16
 80073d0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80073d2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	330c      	adds	r3, #12
 80073d8:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80073da:	61fa      	str	r2, [r7, #28]
 80073dc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073de:	69b9      	ldr	r1, [r7, #24]
 80073e0:	69fa      	ldr	r2, [r7, #28]
 80073e2:	e841 2300 	strex	r3, r2, [r1]
 80073e6:	617b      	str	r3, [r7, #20]
   return(result);
 80073e8:	697b      	ldr	r3, [r7, #20]
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d1e5      	bne.n	80073ba <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80073ee:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80073f0:	2200      	movs	r2, #0
 80073f2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80073f4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80073f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80073f8:	2b01      	cmp	r3, #1
 80073fa:	d106      	bne.n	800740a <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80073fc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80073fe:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007400:	4619      	mov	r1, r3
 8007402:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007404:	f000 fe26 	bl	8008054 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007408:	e002      	b.n	8007410 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800740a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800740c:	f7ff ff50 	bl	80072b0 <HAL_UART_RxCpltCallback>
}
 8007410:	bf00      	nop
 8007412:	3770      	adds	r7, #112	@ 0x70
 8007414:	46bd      	mov	sp, r7
 8007416:	bd80      	pop	{r7, pc}

08007418 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007418:	b580      	push	{r7, lr}
 800741a:	b084      	sub	sp, #16
 800741c:	af00      	add	r7, sp, #0
 800741e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007424:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	2201      	movs	r2, #1
 800742a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007430:	2b01      	cmp	r3, #1
 8007432:	d108      	bne.n	8007446 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007438:	085b      	lsrs	r3, r3, #1
 800743a:	b29b      	uxth	r3, r3
 800743c:	4619      	mov	r1, r3
 800743e:	68f8      	ldr	r0, [r7, #12]
 8007440:	f000 fe08 	bl	8008054 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007444:	e002      	b.n	800744c <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8007446:	68f8      	ldr	r0, [r7, #12]
 8007448:	f7ff ff3c 	bl	80072c4 <HAL_UART_RxHalfCpltCallback>
}
 800744c:	bf00      	nop
 800744e:	3710      	adds	r7, #16
 8007450:	46bd      	mov	sp, r7
 8007452:	bd80      	pop	{r7, pc}

08007454 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8007454:	b580      	push	{r7, lr}
 8007456:	b084      	sub	sp, #16
 8007458:	af00      	add	r7, sp, #0
 800745a:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800745c:	2300      	movs	r3, #0
 800745e:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007464:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8007466:	68bb      	ldr	r3, [r7, #8]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	695b      	ldr	r3, [r3, #20]
 800746c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007470:	2b80      	cmp	r3, #128	@ 0x80
 8007472:	bf0c      	ite	eq
 8007474:	2301      	moveq	r3, #1
 8007476:	2300      	movne	r3, #0
 8007478:	b2db      	uxtb	r3, r3
 800747a:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800747c:	68bb      	ldr	r3, [r7, #8]
 800747e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007482:	b2db      	uxtb	r3, r3
 8007484:	2b21      	cmp	r3, #33	@ 0x21
 8007486:	d108      	bne.n	800749a <UART_DMAError+0x46>
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	2b00      	cmp	r3, #0
 800748c:	d005      	beq.n	800749a <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800748e:	68bb      	ldr	r3, [r7, #8]
 8007490:	2200      	movs	r2, #0
 8007492:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8007494:	68b8      	ldr	r0, [r7, #8]
 8007496:	f000 f91b 	bl	80076d0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800749a:	68bb      	ldr	r3, [r7, #8]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	695b      	ldr	r3, [r3, #20]
 80074a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80074a4:	2b40      	cmp	r3, #64	@ 0x40
 80074a6:	bf0c      	ite	eq
 80074a8:	2301      	moveq	r3, #1
 80074aa:	2300      	movne	r3, #0
 80074ac:	b2db      	uxtb	r3, r3
 80074ae:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80074b0:	68bb      	ldr	r3, [r7, #8]
 80074b2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80074b6:	b2db      	uxtb	r3, r3
 80074b8:	2b22      	cmp	r3, #34	@ 0x22
 80074ba:	d108      	bne.n	80074ce <UART_DMAError+0x7a>
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d005      	beq.n	80074ce <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80074c2:	68bb      	ldr	r3, [r7, #8]
 80074c4:	2200      	movs	r2, #0
 80074c6:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 80074c8:	68b8      	ldr	r0, [r7, #8]
 80074ca:	f000 f929 	bl	8007720 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80074ce:	68bb      	ldr	r3, [r7, #8]
 80074d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80074d2:	f043 0210 	orr.w	r2, r3, #16
 80074d6:	68bb      	ldr	r3, [r7, #8]
 80074d8:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80074da:	68b8      	ldr	r0, [r7, #8]
 80074dc:	f7ff fefc 	bl	80072d8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80074e0:	bf00      	nop
 80074e2:	3710      	adds	r7, #16
 80074e4:	46bd      	mov	sp, r7
 80074e6:	bd80      	pop	{r7, pc}

080074e8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80074e8:	b580      	push	{r7, lr}
 80074ea:	b086      	sub	sp, #24
 80074ec:	af00      	add	r7, sp, #0
 80074ee:	60f8      	str	r0, [r7, #12]
 80074f0:	60b9      	str	r1, [r7, #8]
 80074f2:	603b      	str	r3, [r7, #0]
 80074f4:	4613      	mov	r3, r2
 80074f6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80074f8:	e03b      	b.n	8007572 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80074fa:	6a3b      	ldr	r3, [r7, #32]
 80074fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007500:	d037      	beq.n	8007572 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007502:	f7fa fb99 	bl	8001c38 <HAL_GetTick>
 8007506:	4602      	mov	r2, r0
 8007508:	683b      	ldr	r3, [r7, #0]
 800750a:	1ad3      	subs	r3, r2, r3
 800750c:	6a3a      	ldr	r2, [r7, #32]
 800750e:	429a      	cmp	r2, r3
 8007510:	d302      	bcc.n	8007518 <UART_WaitOnFlagUntilTimeout+0x30>
 8007512:	6a3b      	ldr	r3, [r7, #32]
 8007514:	2b00      	cmp	r3, #0
 8007516:	d101      	bne.n	800751c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007518:	2303      	movs	r3, #3
 800751a:	e03a      	b.n	8007592 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	68db      	ldr	r3, [r3, #12]
 8007522:	f003 0304 	and.w	r3, r3, #4
 8007526:	2b00      	cmp	r3, #0
 8007528:	d023      	beq.n	8007572 <UART_WaitOnFlagUntilTimeout+0x8a>
 800752a:	68bb      	ldr	r3, [r7, #8]
 800752c:	2b80      	cmp	r3, #128	@ 0x80
 800752e:	d020      	beq.n	8007572 <UART_WaitOnFlagUntilTimeout+0x8a>
 8007530:	68bb      	ldr	r3, [r7, #8]
 8007532:	2b40      	cmp	r3, #64	@ 0x40
 8007534:	d01d      	beq.n	8007572 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	f003 0308 	and.w	r3, r3, #8
 8007540:	2b08      	cmp	r3, #8
 8007542:	d116      	bne.n	8007572 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8007544:	2300      	movs	r3, #0
 8007546:	617b      	str	r3, [r7, #20]
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	617b      	str	r3, [r7, #20]
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	685b      	ldr	r3, [r3, #4]
 8007556:	617b      	str	r3, [r7, #20]
 8007558:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800755a:	68f8      	ldr	r0, [r7, #12]
 800755c:	f000 f8e0 	bl	8007720 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	2208      	movs	r2, #8
 8007564:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	2200      	movs	r2, #0
 800756a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800756e:	2301      	movs	r3, #1
 8007570:	e00f      	b.n	8007592 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	681a      	ldr	r2, [r3, #0]
 8007578:	68bb      	ldr	r3, [r7, #8]
 800757a:	4013      	ands	r3, r2
 800757c:	68ba      	ldr	r2, [r7, #8]
 800757e:	429a      	cmp	r2, r3
 8007580:	bf0c      	ite	eq
 8007582:	2301      	moveq	r3, #1
 8007584:	2300      	movne	r3, #0
 8007586:	b2db      	uxtb	r3, r3
 8007588:	461a      	mov	r2, r3
 800758a:	79fb      	ldrb	r3, [r7, #7]
 800758c:	429a      	cmp	r2, r3
 800758e:	d0b4      	beq.n	80074fa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007590:	2300      	movs	r3, #0
}
 8007592:	4618      	mov	r0, r3
 8007594:	3718      	adds	r7, #24
 8007596:	46bd      	mov	sp, r7
 8007598:	bd80      	pop	{r7, pc}
	...

0800759c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800759c:	b580      	push	{r7, lr}
 800759e:	b098      	sub	sp, #96	@ 0x60
 80075a0:	af00      	add	r7, sp, #0
 80075a2:	60f8      	str	r0, [r7, #12]
 80075a4:	60b9      	str	r1, [r7, #8]
 80075a6:	4613      	mov	r3, r2
 80075a8:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 80075aa:	68ba      	ldr	r2, [r7, #8]
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	88fa      	ldrh	r2, [r7, #6]
 80075b4:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	2200      	movs	r2, #0
 80075ba:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	2222      	movs	r2, #34	@ 0x22
 80075c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80075c8:	4a3e      	ldr	r2, [pc, #248]	@ (80076c4 <UART_Start_Receive_DMA+0x128>)
 80075ca:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80075d0:	4a3d      	ldr	r2, [pc, #244]	@ (80076c8 <UART_Start_Receive_DMA+0x12c>)
 80075d2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80075d8:	4a3c      	ldr	r2, [pc, #240]	@ (80076cc <UART_Start_Receive_DMA+0x130>)
 80075da:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80075e0:	2200      	movs	r2, #0
 80075e2:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80075e4:	f107 0308 	add.w	r3, r7, #8
 80075e8:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	3304      	adds	r3, #4
 80075f4:	4619      	mov	r1, r3
 80075f6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80075f8:	681a      	ldr	r2, [r3, #0]
 80075fa:	88fb      	ldrh	r3, [r7, #6]
 80075fc:	f7fa fcdc 	bl	8001fb8 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8007600:	2300      	movs	r3, #0
 8007602:	613b      	str	r3, [r7, #16]
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	613b      	str	r3, [r7, #16]
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	685b      	ldr	r3, [r3, #4]
 8007612:	613b      	str	r3, [r7, #16]
 8007614:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	691b      	ldr	r3, [r3, #16]
 800761a:	2b00      	cmp	r3, #0
 800761c:	d019      	beq.n	8007652 <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	330c      	adds	r3, #12
 8007624:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007626:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007628:	e853 3f00 	ldrex	r3, [r3]
 800762c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800762e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007630:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007634:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	330c      	adds	r3, #12
 800763c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800763e:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8007640:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007642:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8007644:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007646:	e841 2300 	strex	r3, r2, [r1]
 800764a:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800764c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800764e:	2b00      	cmp	r3, #0
 8007650:	d1e5      	bne.n	800761e <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	3314      	adds	r3, #20
 8007658:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800765a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800765c:	e853 3f00 	ldrex	r3, [r3]
 8007660:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007662:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007664:	f043 0301 	orr.w	r3, r3, #1
 8007668:	657b      	str	r3, [r7, #84]	@ 0x54
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	3314      	adds	r3, #20
 8007670:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007672:	63ba      	str	r2, [r7, #56]	@ 0x38
 8007674:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007676:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8007678:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800767a:	e841 2300 	strex	r3, r2, [r1]
 800767e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007680:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007682:	2b00      	cmp	r3, #0
 8007684:	d1e5      	bne.n	8007652 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	3314      	adds	r3, #20
 800768c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800768e:	69bb      	ldr	r3, [r7, #24]
 8007690:	e853 3f00 	ldrex	r3, [r3]
 8007694:	617b      	str	r3, [r7, #20]
   return(result);
 8007696:	697b      	ldr	r3, [r7, #20]
 8007698:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800769c:	653b      	str	r3, [r7, #80]	@ 0x50
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	3314      	adds	r3, #20
 80076a4:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80076a6:	627a      	str	r2, [r7, #36]	@ 0x24
 80076a8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076aa:	6a39      	ldr	r1, [r7, #32]
 80076ac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80076ae:	e841 2300 	strex	r3, r2, [r1]
 80076b2:	61fb      	str	r3, [r7, #28]
   return(result);
 80076b4:	69fb      	ldr	r3, [r7, #28]
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d1e5      	bne.n	8007686 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 80076ba:	2300      	movs	r3, #0
}
 80076bc:	4618      	mov	r0, r3
 80076be:	3760      	adds	r7, #96	@ 0x60
 80076c0:	46bd      	mov	sp, r7
 80076c2:	bd80      	pop	{r7, pc}
 80076c4:	080072ed 	.word	0x080072ed
 80076c8:	08007419 	.word	0x08007419
 80076cc:	08007455 	.word	0x08007455

080076d0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80076d0:	b480      	push	{r7}
 80076d2:	b089      	sub	sp, #36	@ 0x24
 80076d4:	af00      	add	r7, sp, #0
 80076d6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	330c      	adds	r3, #12
 80076de:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	e853 3f00 	ldrex	r3, [r3]
 80076e6:	60bb      	str	r3, [r7, #8]
   return(result);
 80076e8:	68bb      	ldr	r3, [r7, #8]
 80076ea:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80076ee:	61fb      	str	r3, [r7, #28]
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	330c      	adds	r3, #12
 80076f6:	69fa      	ldr	r2, [r7, #28]
 80076f8:	61ba      	str	r2, [r7, #24]
 80076fa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076fc:	6979      	ldr	r1, [r7, #20]
 80076fe:	69ba      	ldr	r2, [r7, #24]
 8007700:	e841 2300 	strex	r3, r2, [r1]
 8007704:	613b      	str	r3, [r7, #16]
   return(result);
 8007706:	693b      	ldr	r3, [r7, #16]
 8007708:	2b00      	cmp	r3, #0
 800770a:	d1e5      	bne.n	80076d8 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	2220      	movs	r2, #32
 8007710:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8007714:	bf00      	nop
 8007716:	3724      	adds	r7, #36	@ 0x24
 8007718:	46bd      	mov	sp, r7
 800771a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800771e:	4770      	bx	lr

08007720 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007720:	b480      	push	{r7}
 8007722:	b095      	sub	sp, #84	@ 0x54
 8007724:	af00      	add	r7, sp, #0
 8007726:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	330c      	adds	r3, #12
 800772e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007730:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007732:	e853 3f00 	ldrex	r3, [r3]
 8007736:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007738:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800773a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800773e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	330c      	adds	r3, #12
 8007746:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007748:	643a      	str	r2, [r7, #64]	@ 0x40
 800774a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800774c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800774e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007750:	e841 2300 	strex	r3, r2, [r1]
 8007754:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007756:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007758:	2b00      	cmp	r3, #0
 800775a:	d1e5      	bne.n	8007728 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	3314      	adds	r3, #20
 8007762:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007764:	6a3b      	ldr	r3, [r7, #32]
 8007766:	e853 3f00 	ldrex	r3, [r3]
 800776a:	61fb      	str	r3, [r7, #28]
   return(result);
 800776c:	69fb      	ldr	r3, [r7, #28]
 800776e:	f023 0301 	bic.w	r3, r3, #1
 8007772:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	3314      	adds	r3, #20
 800777a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800777c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800777e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007780:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007782:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007784:	e841 2300 	strex	r3, r2, [r1]
 8007788:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800778a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800778c:	2b00      	cmp	r3, #0
 800778e:	d1e5      	bne.n	800775c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007794:	2b01      	cmp	r3, #1
 8007796:	d119      	bne.n	80077cc <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	330c      	adds	r3, #12
 800779e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	e853 3f00 	ldrex	r3, [r3]
 80077a6:	60bb      	str	r3, [r7, #8]
   return(result);
 80077a8:	68bb      	ldr	r3, [r7, #8]
 80077aa:	f023 0310 	bic.w	r3, r3, #16
 80077ae:	647b      	str	r3, [r7, #68]	@ 0x44
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	330c      	adds	r3, #12
 80077b6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80077b8:	61ba      	str	r2, [r7, #24]
 80077ba:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077bc:	6979      	ldr	r1, [r7, #20]
 80077be:	69ba      	ldr	r2, [r7, #24]
 80077c0:	e841 2300 	strex	r3, r2, [r1]
 80077c4:	613b      	str	r3, [r7, #16]
   return(result);
 80077c6:	693b      	ldr	r3, [r7, #16]
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d1e5      	bne.n	8007798 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	2220      	movs	r2, #32
 80077d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	2200      	movs	r2, #0
 80077d8:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80077da:	bf00      	nop
 80077dc:	3754      	adds	r7, #84	@ 0x54
 80077de:	46bd      	mov	sp, r7
 80077e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077e4:	4770      	bx	lr

080077e6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80077e6:	b580      	push	{r7, lr}
 80077e8:	b084      	sub	sp, #16
 80077ea:	af00      	add	r7, sp, #0
 80077ec:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077f2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	2200      	movs	r2, #0
 80077f8:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	2200      	movs	r2, #0
 80077fe:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007800:	68f8      	ldr	r0, [r7, #12]
 8007802:	f7ff fd69 	bl	80072d8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007806:	bf00      	nop
 8007808:	3710      	adds	r7, #16
 800780a:	46bd      	mov	sp, r7
 800780c:	bd80      	pop	{r7, pc}

0800780e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800780e:	b480      	push	{r7}
 8007810:	b085      	sub	sp, #20
 8007812:	af00      	add	r7, sp, #0
 8007814:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800781c:	b2db      	uxtb	r3, r3
 800781e:	2b21      	cmp	r3, #33	@ 0x21
 8007820:	d13e      	bne.n	80078a0 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	689b      	ldr	r3, [r3, #8]
 8007826:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800782a:	d114      	bne.n	8007856 <UART_Transmit_IT+0x48>
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	691b      	ldr	r3, [r3, #16]
 8007830:	2b00      	cmp	r3, #0
 8007832:	d110      	bne.n	8007856 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	6a1b      	ldr	r3, [r3, #32]
 8007838:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	881b      	ldrh	r3, [r3, #0]
 800783e:	461a      	mov	r2, r3
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007848:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	6a1b      	ldr	r3, [r3, #32]
 800784e:	1c9a      	adds	r2, r3, #2
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	621a      	str	r2, [r3, #32]
 8007854:	e008      	b.n	8007868 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	6a1b      	ldr	r3, [r3, #32]
 800785a:	1c59      	adds	r1, r3, #1
 800785c:	687a      	ldr	r2, [r7, #4]
 800785e:	6211      	str	r1, [r2, #32]
 8007860:	781a      	ldrb	r2, [r3, #0]
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800786c:	b29b      	uxth	r3, r3
 800786e:	3b01      	subs	r3, #1
 8007870:	b29b      	uxth	r3, r3
 8007872:	687a      	ldr	r2, [r7, #4]
 8007874:	4619      	mov	r1, r3
 8007876:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8007878:	2b00      	cmp	r3, #0
 800787a:	d10f      	bne.n	800789c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	68da      	ldr	r2, [r3, #12]
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800788a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	68da      	ldr	r2, [r3, #12]
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800789a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800789c:	2300      	movs	r3, #0
 800789e:	e000      	b.n	80078a2 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80078a0:	2302      	movs	r3, #2
  }
}
 80078a2:	4618      	mov	r0, r3
 80078a4:	3714      	adds	r7, #20
 80078a6:	46bd      	mov	sp, r7
 80078a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ac:	4770      	bx	lr

080078ae <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80078ae:	b580      	push	{r7, lr}
 80078b0:	b082      	sub	sp, #8
 80078b2:	af00      	add	r7, sp, #0
 80078b4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	68da      	ldr	r2, [r3, #12]
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80078c4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	2220      	movs	r2, #32
 80078ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80078ce:	6878      	ldr	r0, [r7, #4]
 80078d0:	f7ff fce4 	bl	800729c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80078d4:	2300      	movs	r3, #0
}
 80078d6:	4618      	mov	r0, r3
 80078d8:	3708      	adds	r7, #8
 80078da:	46bd      	mov	sp, r7
 80078dc:	bd80      	pop	{r7, pc}

080078de <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80078de:	b580      	push	{r7, lr}
 80078e0:	b08c      	sub	sp, #48	@ 0x30
 80078e2:	af00      	add	r7, sp, #0
 80078e4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80078ec:	b2db      	uxtb	r3, r3
 80078ee:	2b22      	cmp	r3, #34	@ 0x22
 80078f0:	f040 80ae 	bne.w	8007a50 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	689b      	ldr	r3, [r3, #8]
 80078f8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80078fc:	d117      	bne.n	800792e <UART_Receive_IT+0x50>
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	691b      	ldr	r3, [r3, #16]
 8007902:	2b00      	cmp	r3, #0
 8007904:	d113      	bne.n	800792e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8007906:	2300      	movs	r3, #0
 8007908:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800790e:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	685b      	ldr	r3, [r3, #4]
 8007916:	b29b      	uxth	r3, r3
 8007918:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800791c:	b29a      	uxth	r2, r3
 800791e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007920:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007926:	1c9a      	adds	r2, r3, #2
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	629a      	str	r2, [r3, #40]	@ 0x28
 800792c:	e026      	b.n	800797c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007932:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8007934:	2300      	movs	r3, #0
 8007936:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	689b      	ldr	r3, [r3, #8]
 800793c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007940:	d007      	beq.n	8007952 <UART_Receive_IT+0x74>
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	689b      	ldr	r3, [r3, #8]
 8007946:	2b00      	cmp	r3, #0
 8007948:	d10a      	bne.n	8007960 <UART_Receive_IT+0x82>
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	691b      	ldr	r3, [r3, #16]
 800794e:	2b00      	cmp	r3, #0
 8007950:	d106      	bne.n	8007960 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	685b      	ldr	r3, [r3, #4]
 8007958:	b2da      	uxtb	r2, r3
 800795a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800795c:	701a      	strb	r2, [r3, #0]
 800795e:	e008      	b.n	8007972 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	685b      	ldr	r3, [r3, #4]
 8007966:	b2db      	uxtb	r3, r3
 8007968:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800796c:	b2da      	uxtb	r2, r3
 800796e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007970:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007976:	1c5a      	adds	r2, r3, #1
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007980:	b29b      	uxth	r3, r3
 8007982:	3b01      	subs	r3, #1
 8007984:	b29b      	uxth	r3, r3
 8007986:	687a      	ldr	r2, [r7, #4]
 8007988:	4619      	mov	r1, r3
 800798a:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800798c:	2b00      	cmp	r3, #0
 800798e:	d15d      	bne.n	8007a4c <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	68da      	ldr	r2, [r3, #12]
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	f022 0220 	bic.w	r2, r2, #32
 800799e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	68da      	ldr	r2, [r3, #12]
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80079ae:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	695a      	ldr	r2, [r3, #20]
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	f022 0201 	bic.w	r2, r2, #1
 80079be:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	2220      	movs	r2, #32
 80079c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	2200      	movs	r2, #0
 80079cc:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80079d2:	2b01      	cmp	r3, #1
 80079d4:	d135      	bne.n	8007a42 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	2200      	movs	r2, #0
 80079da:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	330c      	adds	r3, #12
 80079e2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079e4:	697b      	ldr	r3, [r7, #20]
 80079e6:	e853 3f00 	ldrex	r3, [r3]
 80079ea:	613b      	str	r3, [r7, #16]
   return(result);
 80079ec:	693b      	ldr	r3, [r7, #16]
 80079ee:	f023 0310 	bic.w	r3, r3, #16
 80079f2:	627b      	str	r3, [r7, #36]	@ 0x24
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	330c      	adds	r3, #12
 80079fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80079fc:	623a      	str	r2, [r7, #32]
 80079fe:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a00:	69f9      	ldr	r1, [r7, #28]
 8007a02:	6a3a      	ldr	r2, [r7, #32]
 8007a04:	e841 2300 	strex	r3, r2, [r1]
 8007a08:	61bb      	str	r3, [r7, #24]
   return(result);
 8007a0a:	69bb      	ldr	r3, [r7, #24]
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	d1e5      	bne.n	80079dc <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	f003 0310 	and.w	r3, r3, #16
 8007a1a:	2b10      	cmp	r3, #16
 8007a1c:	d10a      	bne.n	8007a34 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007a1e:	2300      	movs	r3, #0
 8007a20:	60fb      	str	r3, [r7, #12]
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	60fb      	str	r3, [r7, #12]
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	685b      	ldr	r3, [r3, #4]
 8007a30:	60fb      	str	r3, [r7, #12]
 8007a32:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007a38:	4619      	mov	r1, r3
 8007a3a:	6878      	ldr	r0, [r7, #4]
 8007a3c:	f000 fb0a 	bl	8008054 <HAL_UARTEx_RxEventCallback>
 8007a40:	e002      	b.n	8007a48 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007a42:	6878      	ldr	r0, [r7, #4]
 8007a44:	f7ff fc34 	bl	80072b0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007a48:	2300      	movs	r3, #0
 8007a4a:	e002      	b.n	8007a52 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8007a4c:	2300      	movs	r3, #0
 8007a4e:	e000      	b.n	8007a52 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8007a50:	2302      	movs	r3, #2
  }
}
 8007a52:	4618      	mov	r0, r3
 8007a54:	3730      	adds	r7, #48	@ 0x30
 8007a56:	46bd      	mov	sp, r7
 8007a58:	bd80      	pop	{r7, pc}
	...

08007a5c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007a5c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007a60:	b0c0      	sub	sp, #256	@ 0x100
 8007a62:	af00      	add	r7, sp, #0
 8007a64:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007a68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	691b      	ldr	r3, [r3, #16]
 8007a70:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8007a74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007a78:	68d9      	ldr	r1, [r3, #12]
 8007a7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007a7e:	681a      	ldr	r2, [r3, #0]
 8007a80:	ea40 0301 	orr.w	r3, r0, r1
 8007a84:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007a86:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007a8a:	689a      	ldr	r2, [r3, #8]
 8007a8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007a90:	691b      	ldr	r3, [r3, #16]
 8007a92:	431a      	orrs	r2, r3
 8007a94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007a98:	695b      	ldr	r3, [r3, #20]
 8007a9a:	431a      	orrs	r2, r3
 8007a9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007aa0:	69db      	ldr	r3, [r3, #28]
 8007aa2:	4313      	orrs	r3, r2
 8007aa4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007aa8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	68db      	ldr	r3, [r3, #12]
 8007ab0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8007ab4:	f021 010c 	bic.w	r1, r1, #12
 8007ab8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007abc:	681a      	ldr	r2, [r3, #0]
 8007abe:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8007ac2:	430b      	orrs	r3, r1
 8007ac4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007ac6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	695b      	ldr	r3, [r3, #20]
 8007ace:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8007ad2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007ad6:	6999      	ldr	r1, [r3, #24]
 8007ad8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007adc:	681a      	ldr	r2, [r3, #0]
 8007ade:	ea40 0301 	orr.w	r3, r0, r1
 8007ae2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007ae4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007ae8:	681a      	ldr	r2, [r3, #0]
 8007aea:	4b8f      	ldr	r3, [pc, #572]	@ (8007d28 <UART_SetConfig+0x2cc>)
 8007aec:	429a      	cmp	r2, r3
 8007aee:	d005      	beq.n	8007afc <UART_SetConfig+0xa0>
 8007af0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007af4:	681a      	ldr	r2, [r3, #0]
 8007af6:	4b8d      	ldr	r3, [pc, #564]	@ (8007d2c <UART_SetConfig+0x2d0>)
 8007af8:	429a      	cmp	r2, r3
 8007afa:	d104      	bne.n	8007b06 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007afc:	f7fc fe56 	bl	80047ac <HAL_RCC_GetPCLK2Freq>
 8007b00:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8007b04:	e003      	b.n	8007b0e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007b06:	f7fc fe3d 	bl	8004784 <HAL_RCC_GetPCLK1Freq>
 8007b0a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007b0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007b12:	69db      	ldr	r3, [r3, #28]
 8007b14:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007b18:	f040 810c 	bne.w	8007d34 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007b1c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007b20:	2200      	movs	r2, #0
 8007b22:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007b26:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8007b2a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8007b2e:	4622      	mov	r2, r4
 8007b30:	462b      	mov	r3, r5
 8007b32:	1891      	adds	r1, r2, r2
 8007b34:	65b9      	str	r1, [r7, #88]	@ 0x58
 8007b36:	415b      	adcs	r3, r3
 8007b38:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007b3a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8007b3e:	4621      	mov	r1, r4
 8007b40:	eb12 0801 	adds.w	r8, r2, r1
 8007b44:	4629      	mov	r1, r5
 8007b46:	eb43 0901 	adc.w	r9, r3, r1
 8007b4a:	f04f 0200 	mov.w	r2, #0
 8007b4e:	f04f 0300 	mov.w	r3, #0
 8007b52:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007b56:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007b5a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007b5e:	4690      	mov	r8, r2
 8007b60:	4699      	mov	r9, r3
 8007b62:	4623      	mov	r3, r4
 8007b64:	eb18 0303 	adds.w	r3, r8, r3
 8007b68:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007b6c:	462b      	mov	r3, r5
 8007b6e:	eb49 0303 	adc.w	r3, r9, r3
 8007b72:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007b76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007b7a:	685b      	ldr	r3, [r3, #4]
 8007b7c:	2200      	movs	r2, #0
 8007b7e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8007b82:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8007b86:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8007b8a:	460b      	mov	r3, r1
 8007b8c:	18db      	adds	r3, r3, r3
 8007b8e:	653b      	str	r3, [r7, #80]	@ 0x50
 8007b90:	4613      	mov	r3, r2
 8007b92:	eb42 0303 	adc.w	r3, r2, r3
 8007b96:	657b      	str	r3, [r7, #84]	@ 0x54
 8007b98:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8007b9c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8007ba0:	f7f8 fb7e 	bl	80002a0 <__aeabi_uldivmod>
 8007ba4:	4602      	mov	r2, r0
 8007ba6:	460b      	mov	r3, r1
 8007ba8:	4b61      	ldr	r3, [pc, #388]	@ (8007d30 <UART_SetConfig+0x2d4>)
 8007baa:	fba3 2302 	umull	r2, r3, r3, r2
 8007bae:	095b      	lsrs	r3, r3, #5
 8007bb0:	011c      	lsls	r4, r3, #4
 8007bb2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007bb6:	2200      	movs	r2, #0
 8007bb8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007bbc:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8007bc0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8007bc4:	4642      	mov	r2, r8
 8007bc6:	464b      	mov	r3, r9
 8007bc8:	1891      	adds	r1, r2, r2
 8007bca:	64b9      	str	r1, [r7, #72]	@ 0x48
 8007bcc:	415b      	adcs	r3, r3
 8007bce:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007bd0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8007bd4:	4641      	mov	r1, r8
 8007bd6:	eb12 0a01 	adds.w	sl, r2, r1
 8007bda:	4649      	mov	r1, r9
 8007bdc:	eb43 0b01 	adc.w	fp, r3, r1
 8007be0:	f04f 0200 	mov.w	r2, #0
 8007be4:	f04f 0300 	mov.w	r3, #0
 8007be8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007bec:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007bf0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007bf4:	4692      	mov	sl, r2
 8007bf6:	469b      	mov	fp, r3
 8007bf8:	4643      	mov	r3, r8
 8007bfa:	eb1a 0303 	adds.w	r3, sl, r3
 8007bfe:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007c02:	464b      	mov	r3, r9
 8007c04:	eb4b 0303 	adc.w	r3, fp, r3
 8007c08:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8007c0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007c10:	685b      	ldr	r3, [r3, #4]
 8007c12:	2200      	movs	r2, #0
 8007c14:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007c18:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8007c1c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8007c20:	460b      	mov	r3, r1
 8007c22:	18db      	adds	r3, r3, r3
 8007c24:	643b      	str	r3, [r7, #64]	@ 0x40
 8007c26:	4613      	mov	r3, r2
 8007c28:	eb42 0303 	adc.w	r3, r2, r3
 8007c2c:	647b      	str	r3, [r7, #68]	@ 0x44
 8007c2e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8007c32:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8007c36:	f7f8 fb33 	bl	80002a0 <__aeabi_uldivmod>
 8007c3a:	4602      	mov	r2, r0
 8007c3c:	460b      	mov	r3, r1
 8007c3e:	4611      	mov	r1, r2
 8007c40:	4b3b      	ldr	r3, [pc, #236]	@ (8007d30 <UART_SetConfig+0x2d4>)
 8007c42:	fba3 2301 	umull	r2, r3, r3, r1
 8007c46:	095b      	lsrs	r3, r3, #5
 8007c48:	2264      	movs	r2, #100	@ 0x64
 8007c4a:	fb02 f303 	mul.w	r3, r2, r3
 8007c4e:	1acb      	subs	r3, r1, r3
 8007c50:	00db      	lsls	r3, r3, #3
 8007c52:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8007c56:	4b36      	ldr	r3, [pc, #216]	@ (8007d30 <UART_SetConfig+0x2d4>)
 8007c58:	fba3 2302 	umull	r2, r3, r3, r2
 8007c5c:	095b      	lsrs	r3, r3, #5
 8007c5e:	005b      	lsls	r3, r3, #1
 8007c60:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8007c64:	441c      	add	r4, r3
 8007c66:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007c6a:	2200      	movs	r2, #0
 8007c6c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007c70:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8007c74:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8007c78:	4642      	mov	r2, r8
 8007c7a:	464b      	mov	r3, r9
 8007c7c:	1891      	adds	r1, r2, r2
 8007c7e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8007c80:	415b      	adcs	r3, r3
 8007c82:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007c84:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8007c88:	4641      	mov	r1, r8
 8007c8a:	1851      	adds	r1, r2, r1
 8007c8c:	6339      	str	r1, [r7, #48]	@ 0x30
 8007c8e:	4649      	mov	r1, r9
 8007c90:	414b      	adcs	r3, r1
 8007c92:	637b      	str	r3, [r7, #52]	@ 0x34
 8007c94:	f04f 0200 	mov.w	r2, #0
 8007c98:	f04f 0300 	mov.w	r3, #0
 8007c9c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8007ca0:	4659      	mov	r1, fp
 8007ca2:	00cb      	lsls	r3, r1, #3
 8007ca4:	4651      	mov	r1, sl
 8007ca6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007caa:	4651      	mov	r1, sl
 8007cac:	00ca      	lsls	r2, r1, #3
 8007cae:	4610      	mov	r0, r2
 8007cb0:	4619      	mov	r1, r3
 8007cb2:	4603      	mov	r3, r0
 8007cb4:	4642      	mov	r2, r8
 8007cb6:	189b      	adds	r3, r3, r2
 8007cb8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007cbc:	464b      	mov	r3, r9
 8007cbe:	460a      	mov	r2, r1
 8007cc0:	eb42 0303 	adc.w	r3, r2, r3
 8007cc4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007cc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007ccc:	685b      	ldr	r3, [r3, #4]
 8007cce:	2200      	movs	r2, #0
 8007cd0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007cd4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8007cd8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007cdc:	460b      	mov	r3, r1
 8007cde:	18db      	adds	r3, r3, r3
 8007ce0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007ce2:	4613      	mov	r3, r2
 8007ce4:	eb42 0303 	adc.w	r3, r2, r3
 8007ce8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007cea:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8007cee:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8007cf2:	f7f8 fad5 	bl	80002a0 <__aeabi_uldivmod>
 8007cf6:	4602      	mov	r2, r0
 8007cf8:	460b      	mov	r3, r1
 8007cfa:	4b0d      	ldr	r3, [pc, #52]	@ (8007d30 <UART_SetConfig+0x2d4>)
 8007cfc:	fba3 1302 	umull	r1, r3, r3, r2
 8007d00:	095b      	lsrs	r3, r3, #5
 8007d02:	2164      	movs	r1, #100	@ 0x64
 8007d04:	fb01 f303 	mul.w	r3, r1, r3
 8007d08:	1ad3      	subs	r3, r2, r3
 8007d0a:	00db      	lsls	r3, r3, #3
 8007d0c:	3332      	adds	r3, #50	@ 0x32
 8007d0e:	4a08      	ldr	r2, [pc, #32]	@ (8007d30 <UART_SetConfig+0x2d4>)
 8007d10:	fba2 2303 	umull	r2, r3, r2, r3
 8007d14:	095b      	lsrs	r3, r3, #5
 8007d16:	f003 0207 	and.w	r2, r3, #7
 8007d1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	4422      	add	r2, r4
 8007d22:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007d24:	e106      	b.n	8007f34 <UART_SetConfig+0x4d8>
 8007d26:	bf00      	nop
 8007d28:	40011000 	.word	0x40011000
 8007d2c:	40011400 	.word	0x40011400
 8007d30:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007d34:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007d38:	2200      	movs	r2, #0
 8007d3a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007d3e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8007d42:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8007d46:	4642      	mov	r2, r8
 8007d48:	464b      	mov	r3, r9
 8007d4a:	1891      	adds	r1, r2, r2
 8007d4c:	6239      	str	r1, [r7, #32]
 8007d4e:	415b      	adcs	r3, r3
 8007d50:	627b      	str	r3, [r7, #36]	@ 0x24
 8007d52:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007d56:	4641      	mov	r1, r8
 8007d58:	1854      	adds	r4, r2, r1
 8007d5a:	4649      	mov	r1, r9
 8007d5c:	eb43 0501 	adc.w	r5, r3, r1
 8007d60:	f04f 0200 	mov.w	r2, #0
 8007d64:	f04f 0300 	mov.w	r3, #0
 8007d68:	00eb      	lsls	r3, r5, #3
 8007d6a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007d6e:	00e2      	lsls	r2, r4, #3
 8007d70:	4614      	mov	r4, r2
 8007d72:	461d      	mov	r5, r3
 8007d74:	4643      	mov	r3, r8
 8007d76:	18e3      	adds	r3, r4, r3
 8007d78:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007d7c:	464b      	mov	r3, r9
 8007d7e:	eb45 0303 	adc.w	r3, r5, r3
 8007d82:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007d86:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007d8a:	685b      	ldr	r3, [r3, #4]
 8007d8c:	2200      	movs	r2, #0
 8007d8e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007d92:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007d96:	f04f 0200 	mov.w	r2, #0
 8007d9a:	f04f 0300 	mov.w	r3, #0
 8007d9e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8007da2:	4629      	mov	r1, r5
 8007da4:	008b      	lsls	r3, r1, #2
 8007da6:	4621      	mov	r1, r4
 8007da8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007dac:	4621      	mov	r1, r4
 8007dae:	008a      	lsls	r2, r1, #2
 8007db0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8007db4:	f7f8 fa74 	bl	80002a0 <__aeabi_uldivmod>
 8007db8:	4602      	mov	r2, r0
 8007dba:	460b      	mov	r3, r1
 8007dbc:	4b60      	ldr	r3, [pc, #384]	@ (8007f40 <UART_SetConfig+0x4e4>)
 8007dbe:	fba3 2302 	umull	r2, r3, r3, r2
 8007dc2:	095b      	lsrs	r3, r3, #5
 8007dc4:	011c      	lsls	r4, r3, #4
 8007dc6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007dca:	2200      	movs	r2, #0
 8007dcc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007dd0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8007dd4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8007dd8:	4642      	mov	r2, r8
 8007dda:	464b      	mov	r3, r9
 8007ddc:	1891      	adds	r1, r2, r2
 8007dde:	61b9      	str	r1, [r7, #24]
 8007de0:	415b      	adcs	r3, r3
 8007de2:	61fb      	str	r3, [r7, #28]
 8007de4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007de8:	4641      	mov	r1, r8
 8007dea:	1851      	adds	r1, r2, r1
 8007dec:	6139      	str	r1, [r7, #16]
 8007dee:	4649      	mov	r1, r9
 8007df0:	414b      	adcs	r3, r1
 8007df2:	617b      	str	r3, [r7, #20]
 8007df4:	f04f 0200 	mov.w	r2, #0
 8007df8:	f04f 0300 	mov.w	r3, #0
 8007dfc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007e00:	4659      	mov	r1, fp
 8007e02:	00cb      	lsls	r3, r1, #3
 8007e04:	4651      	mov	r1, sl
 8007e06:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007e0a:	4651      	mov	r1, sl
 8007e0c:	00ca      	lsls	r2, r1, #3
 8007e0e:	4610      	mov	r0, r2
 8007e10:	4619      	mov	r1, r3
 8007e12:	4603      	mov	r3, r0
 8007e14:	4642      	mov	r2, r8
 8007e16:	189b      	adds	r3, r3, r2
 8007e18:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007e1c:	464b      	mov	r3, r9
 8007e1e:	460a      	mov	r2, r1
 8007e20:	eb42 0303 	adc.w	r3, r2, r3
 8007e24:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007e28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007e2c:	685b      	ldr	r3, [r3, #4]
 8007e2e:	2200      	movs	r2, #0
 8007e30:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007e32:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8007e34:	f04f 0200 	mov.w	r2, #0
 8007e38:	f04f 0300 	mov.w	r3, #0
 8007e3c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8007e40:	4649      	mov	r1, r9
 8007e42:	008b      	lsls	r3, r1, #2
 8007e44:	4641      	mov	r1, r8
 8007e46:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007e4a:	4641      	mov	r1, r8
 8007e4c:	008a      	lsls	r2, r1, #2
 8007e4e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8007e52:	f7f8 fa25 	bl	80002a0 <__aeabi_uldivmod>
 8007e56:	4602      	mov	r2, r0
 8007e58:	460b      	mov	r3, r1
 8007e5a:	4611      	mov	r1, r2
 8007e5c:	4b38      	ldr	r3, [pc, #224]	@ (8007f40 <UART_SetConfig+0x4e4>)
 8007e5e:	fba3 2301 	umull	r2, r3, r3, r1
 8007e62:	095b      	lsrs	r3, r3, #5
 8007e64:	2264      	movs	r2, #100	@ 0x64
 8007e66:	fb02 f303 	mul.w	r3, r2, r3
 8007e6a:	1acb      	subs	r3, r1, r3
 8007e6c:	011b      	lsls	r3, r3, #4
 8007e6e:	3332      	adds	r3, #50	@ 0x32
 8007e70:	4a33      	ldr	r2, [pc, #204]	@ (8007f40 <UART_SetConfig+0x4e4>)
 8007e72:	fba2 2303 	umull	r2, r3, r2, r3
 8007e76:	095b      	lsrs	r3, r3, #5
 8007e78:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007e7c:	441c      	add	r4, r3
 8007e7e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007e82:	2200      	movs	r2, #0
 8007e84:	673b      	str	r3, [r7, #112]	@ 0x70
 8007e86:	677a      	str	r2, [r7, #116]	@ 0x74
 8007e88:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8007e8c:	4642      	mov	r2, r8
 8007e8e:	464b      	mov	r3, r9
 8007e90:	1891      	adds	r1, r2, r2
 8007e92:	60b9      	str	r1, [r7, #8]
 8007e94:	415b      	adcs	r3, r3
 8007e96:	60fb      	str	r3, [r7, #12]
 8007e98:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007e9c:	4641      	mov	r1, r8
 8007e9e:	1851      	adds	r1, r2, r1
 8007ea0:	6039      	str	r1, [r7, #0]
 8007ea2:	4649      	mov	r1, r9
 8007ea4:	414b      	adcs	r3, r1
 8007ea6:	607b      	str	r3, [r7, #4]
 8007ea8:	f04f 0200 	mov.w	r2, #0
 8007eac:	f04f 0300 	mov.w	r3, #0
 8007eb0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007eb4:	4659      	mov	r1, fp
 8007eb6:	00cb      	lsls	r3, r1, #3
 8007eb8:	4651      	mov	r1, sl
 8007eba:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007ebe:	4651      	mov	r1, sl
 8007ec0:	00ca      	lsls	r2, r1, #3
 8007ec2:	4610      	mov	r0, r2
 8007ec4:	4619      	mov	r1, r3
 8007ec6:	4603      	mov	r3, r0
 8007ec8:	4642      	mov	r2, r8
 8007eca:	189b      	adds	r3, r3, r2
 8007ecc:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007ece:	464b      	mov	r3, r9
 8007ed0:	460a      	mov	r2, r1
 8007ed2:	eb42 0303 	adc.w	r3, r2, r3
 8007ed6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007ed8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007edc:	685b      	ldr	r3, [r3, #4]
 8007ede:	2200      	movs	r2, #0
 8007ee0:	663b      	str	r3, [r7, #96]	@ 0x60
 8007ee2:	667a      	str	r2, [r7, #100]	@ 0x64
 8007ee4:	f04f 0200 	mov.w	r2, #0
 8007ee8:	f04f 0300 	mov.w	r3, #0
 8007eec:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8007ef0:	4649      	mov	r1, r9
 8007ef2:	008b      	lsls	r3, r1, #2
 8007ef4:	4641      	mov	r1, r8
 8007ef6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007efa:	4641      	mov	r1, r8
 8007efc:	008a      	lsls	r2, r1, #2
 8007efe:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8007f02:	f7f8 f9cd 	bl	80002a0 <__aeabi_uldivmod>
 8007f06:	4602      	mov	r2, r0
 8007f08:	460b      	mov	r3, r1
 8007f0a:	4b0d      	ldr	r3, [pc, #52]	@ (8007f40 <UART_SetConfig+0x4e4>)
 8007f0c:	fba3 1302 	umull	r1, r3, r3, r2
 8007f10:	095b      	lsrs	r3, r3, #5
 8007f12:	2164      	movs	r1, #100	@ 0x64
 8007f14:	fb01 f303 	mul.w	r3, r1, r3
 8007f18:	1ad3      	subs	r3, r2, r3
 8007f1a:	011b      	lsls	r3, r3, #4
 8007f1c:	3332      	adds	r3, #50	@ 0x32
 8007f1e:	4a08      	ldr	r2, [pc, #32]	@ (8007f40 <UART_SetConfig+0x4e4>)
 8007f20:	fba2 2303 	umull	r2, r3, r2, r3
 8007f24:	095b      	lsrs	r3, r3, #5
 8007f26:	f003 020f 	and.w	r2, r3, #15
 8007f2a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	4422      	add	r2, r4
 8007f32:	609a      	str	r2, [r3, #8]
}
 8007f34:	bf00      	nop
 8007f36:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8007f3a:	46bd      	mov	sp, r7
 8007f3c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007f40:	51eb851f 	.word	0x51eb851f

08007f44 <ESP32_Init>:
extern SemaphoreHandle_t ReceiveMsgTimeoutMutex;
extern QueueHandle_t xShellQueue;
char ESP32_reveice_data[100];

void ESP32_Init(UART_HandleTypeDef* eps32_huart, UART_HandleTypeDef* log_huart)
{
 8007f44:	b480      	push	{r7}
 8007f46:	b083      	sub	sp, #12
 8007f48:	af00      	add	r7, sp, #0
 8007f4a:	6078      	str	r0, [r7, #4]
 8007f4c:	6039      	str	r1, [r7, #0]
	eps32_TxRx_huart = eps32_huart;
 8007f4e:	4a06      	ldr	r2, [pc, #24]	@ (8007f68 <ESP32_Init+0x24>)
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	6013      	str	r3, [r2, #0]
	esp32_log_huart = log_huart;
 8007f54:	4a05      	ldr	r2, [pc, #20]	@ (8007f6c <ESP32_Init+0x28>)
 8007f56:	683b      	ldr	r3, [r7, #0]
 8007f58:	6013      	str	r3, [r2, #0]
}
 8007f5a:	bf00      	nop
 8007f5c:	370c      	adds	r7, #12
 8007f5e:	46bd      	mov	sp, r7
 8007f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f64:	4770      	bx	lr
 8007f66:	bf00      	nop
 8007f68:	20000808 	.word	0x20000808
 8007f6c:	2000080c 	.word	0x2000080c

08007f70 <ESP32_OS_Resources_Init>:

void ESP32_OS_Resources_Init()
{
 8007f70:	b580      	push	{r7, lr}
 8007f72:	af00      	add	r7, sp, #0
	xESP32Queue = xQueueCreate(4, sizeof(ESP32MsgStruct));
 8007f74:	2200      	movs	r2, #0
 8007f76:	2164      	movs	r1, #100	@ 0x64
 8007f78:	2004      	movs	r0, #4
 8007f7a:	f000 ff75 	bl	8008e68 <xQueueGenericCreate>
 8007f7e:	4603      	mov	r3, r0
 8007f80:	4a12      	ldr	r2, [pc, #72]	@ (8007fcc <ESP32_OS_Resources_Init+0x5c>)
 8007f82:	6013      	str	r3, [r2, #0]
	xESP32ReceiverQueue = xQueueCreate(4, sizeof(ESP32MsgStruct));
 8007f84:	2200      	movs	r2, #0
 8007f86:	2164      	movs	r1, #100	@ 0x64
 8007f88:	2004      	movs	r0, #4
 8007f8a:	f000 ff6d 	bl	8008e68 <xQueueGenericCreate>
 8007f8e:	4603      	mov	r3, r0
 8007f90:	4a0f      	ldr	r2, [pc, #60]	@ (8007fd0 <ESP32_OS_Resources_Init+0x60>)
 8007f92:	6013      	str	r3, [r2, #0]
	xESP32Mutex = xSemaphoreCreateMutex();
 8007f94:	2001      	movs	r0, #1
 8007f96:	f000 ffe1 	bl	8008f5c <xQueueCreateMutex>
 8007f9a:	4603      	mov	r3, r0
 8007f9c:	4a0d      	ldr	r2, [pc, #52]	@ (8007fd4 <ESP32_OS_Resources_Init+0x64>)
 8007f9e:	6013      	str	r3, [r2, #0]

	//  Idle-Line DMA 
    HAL_UARTEx_ReceiveToIdle_DMA(eps32_TxRx_huart,
 8007fa0:	4b0d      	ldr	r3, [pc, #52]	@ (8007fd8 <ESP32_OS_Resources_Init+0x68>)
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	2264      	movs	r2, #100	@ 0x64
 8007fa6:	490d      	ldr	r1, [pc, #52]	@ (8007fdc <ESP32_OS_Resources_Init+0x6c>)
 8007fa8:	4618      	mov	r0, r3
 8007faa:	f7fe fe87 	bl	8006cbc <HAL_UARTEx_ReceiveToIdle_DMA>
                                 (uint8_t*)ESP32_reveice_data,
                                 sizeof(ESP32_reveice_data));
    //  ( debug)
    // __HAL_DMA_ENABLE_IT(eps32_TxRx_huart->hdmarx, DMA_IT_HT);
	__HAL_DMA_DISABLE_IT(eps32_TxRx_huart->hdmarx, DMA_IT_HT);
 8007fae:	4b0a      	ldr	r3, [pc, #40]	@ (8007fd8 <ESP32_OS_Resources_Init+0x68>)
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	681a      	ldr	r2, [r3, #0]
 8007fb8:	4b07      	ldr	r3, [pc, #28]	@ (8007fd8 <ESP32_OS_Resources_Init+0x68>)
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	f022 0208 	bic.w	r2, r2, #8
 8007fc4:	601a      	str	r2, [r3, #0]
}
 8007fc6:	bf00      	nop
 8007fc8:	bd80      	pop	{r7, pc}
 8007fca:	bf00      	nop
 8007fcc:	20000810 	.word	0x20000810
 8007fd0:	20000814 	.word	0x20000814
 8007fd4:	20000818 	.word	0x20000818
 8007fd8:	20000808 	.word	0x20000808
 8007fdc:	2000081c 	.word	0x2000081c

08007fe0 <ESP32Sender>:

void ESP32Sender(void *pvParameters)
{
 8007fe0:	b580      	push	{r7, lr}
 8007fe2:	b09c      	sub	sp, #112	@ 0x70
 8007fe4:	af00      	add	r7, sp, #0
 8007fe6:	6078      	str	r0, [r7, #4]
  ESP32MsgStruct esp32Msg;
  while (1)
  {
	if (xQueueReceive(xESP32Queue, &esp32Msg, portMAX_DELAY) == pdPASS) {
 8007fe8:	4b16      	ldr	r3, [pc, #88]	@ (8008044 <ESP32Sender+0x64>)
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	f107 010c 	add.w	r1, r7, #12
 8007ff0:	f04f 32ff 	mov.w	r2, #4294967295
 8007ff4:	4618      	mov	r0, r3
 8007ff6:	f001 f967 	bl	80092c8 <xQueueReceive>
 8007ffa:	4603      	mov	r3, r0
 8007ffc:	2b01      	cmp	r3, #1
 8007ffe:	d11c      	bne.n	800803a <ESP32Sender+0x5a>
	  	if (xSemaphoreTake(ReceiveMsgTimeoutMutex, portMAX_DELAY) == pdPASS) {
 8008000:	4b11      	ldr	r3, [pc, #68]	@ (8008048 <ESP32Sender+0x68>)
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	f04f 31ff 	mov.w	r1, #4294967295
 8008008:	4618      	mov	r0, r3
 800800a:	f001 fa3f 	bl	800948c <xQueueSemaphoreTake>
 800800e:	4603      	mov	r3, r0
 8008010:	2b01      	cmp	r3, #1
 8008012:	d10a      	bne.n	800802a <ESP32Sender+0x4a>
			ReceiveMsgTimeout = HAL_MAX_DELAY;
 8008014:	4b0d      	ldr	r3, [pc, #52]	@ (800804c <ESP32Sender+0x6c>)
 8008016:	f04f 32ff 	mov.w	r2, #4294967295
 800801a:	601a      	str	r2, [r3, #0]

			xSemaphoreGive(ReceiveMsgTimeoutMutex);
 800801c:	4b0a      	ldr	r3, [pc, #40]	@ (8008048 <ESP32Sender+0x68>)
 800801e:	6818      	ldr	r0, [r3, #0]
 8008020:	2300      	movs	r3, #0
 8008022:	2200      	movs	r2, #0
 8008024:	2100      	movs	r1, #0
 8008026:	f000 ffb1 	bl	8008f8c <xQueueGenericSend>
		}
	  	SendMsg(eps32_TxRx_huart, esp32Msg.msg);
 800802a:	4b09      	ldr	r3, [pc, #36]	@ (8008050 <ESP32Sender+0x70>)
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	f107 020c 	add.w	r2, r7, #12
 8008032:	4611      	mov	r1, r2
 8008034:	4618      	mov	r0, r3
 8008036:	f7f8 ffa7 	bl	8000f88 <SendMsg>
	}

	vTaskDelay(pdMS_TO_TICKS(500));
 800803a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800803e:	f001 fdfb 	bl	8009c38 <vTaskDelay>
	if (xQueueReceive(xESP32Queue, &esp32Msg, portMAX_DELAY) == pdPASS) {
 8008042:	e7d1      	b.n	8007fe8 <ESP32Sender+0x8>
 8008044:	20000810 	.word	0x20000810
 8008048:	200005b4 	.word	0x200005b4
 800804c:	20000000 	.word	0x20000000
 8008050:	20000808 	.word	0x20000808

08008054 <HAL_UARTEx_RxEventCallback>:
  }
}

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008054:	b580      	push	{r7, lr}
 8008056:	b09c      	sub	sp, #112	@ 0x70
 8008058:	af00      	add	r7, sp, #0
 800805a:	6078      	str	r0, [r7, #4]
 800805c:	460b      	mov	r3, r1
 800805e:	807b      	strh	r3, [r7, #2]
  if (huart == eps32_TxRx_huart)
 8008060:	4b25      	ldr	r3, [pc, #148]	@ (80080f8 <HAL_UARTEx_RxEventCallback+0xa4>)
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	687a      	ldr	r2, [r7, #4]
 8008066:	429a      	cmp	r2, r3
 8008068:	d141      	bne.n	80080ee <HAL_UARTEx_RxEventCallback+0x9a>
  {
    ESP32MsgStruct msg;
	memset(msg.msg, 0, sizeof(msg.msg));
 800806a:	f107 0308 	add.w	r3, r7, #8
 800806e:	2264      	movs	r2, #100	@ 0x64
 8008070:	2100      	movs	r1, #0
 8008072:	4618      	mov	r0, r3
 8008074:	f006 fe10 	bl	800ec98 <memset>
    memcpy(msg.msg, ESP32_reveice_data, Size);
 8008078:	887a      	ldrh	r2, [r7, #2]
 800807a:	f107 0308 	add.w	r3, r7, #8
 800807e:	491f      	ldr	r1, [pc, #124]	@ (80080fc <HAL_UARTEx_RxEventCallback+0xa8>)
 8008080:	4618      	mov	r0, r3
 8008082:	f006 ff0a 	bl	800ee9a <memcpy>
    msg.msg[Size] = '\0';
 8008086:	887b      	ldrh	r3, [r7, #2]
 8008088:	3370      	adds	r3, #112	@ 0x70
 800808a:	443b      	add	r3, r7
 800808c:	2200      	movs	r2, #0
 800808e:	f803 2c68 	strb.w	r2, [r3, #-104]

    //  ISR  Queue
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8008092:	2300      	movs	r3, #0
 8008094:	66fb      	str	r3, [r7, #108]	@ 0x6c
	xQueueSendFromISR(xESP32ReceiverQueue, &msg, &xHigherPriorityTaskWoken);
 8008096:	4b1a      	ldr	r3, [pc, #104]	@ (8008100 <HAL_UARTEx_RxEventCallback+0xac>)
 8008098:	6818      	ldr	r0, [r3, #0]
 800809a:	f107 026c 	add.w	r2, r7, #108	@ 0x6c
 800809e:	f107 0108 	add.w	r1, r7, #8
 80080a2:	2300      	movs	r3, #0
 80080a4:	f001 f874 	bl	8009190 <xQueueGenericSendFromISR>
	portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 80080a8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	d007      	beq.n	80080be <HAL_UARTEx_RxEventCallback+0x6a>
 80080ae:	4b15      	ldr	r3, [pc, #84]	@ (8008104 <HAL_UARTEx_RxEventCallback+0xb0>)
 80080b0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80080b4:	601a      	str	r2, [r3, #0]
 80080b6:	f3bf 8f4f 	dsb	sy
 80080ba:	f3bf 8f6f 	isb	sy

	memset(ESP32_reveice_data, 0, sizeof(ESP32_reveice_data));
 80080be:	2264      	movs	r2, #100	@ 0x64
 80080c0:	2100      	movs	r1, #0
 80080c2:	480e      	ldr	r0, [pc, #56]	@ (80080fc <HAL_UARTEx_RxEventCallback+0xa8>)
 80080c4:	f006 fde8 	bl	800ec98 <memset>
    HAL_UARTEx_ReceiveToIdle_DMA(eps32_TxRx_huart,
 80080c8:	4b0b      	ldr	r3, [pc, #44]	@ (80080f8 <HAL_UARTEx_RxEventCallback+0xa4>)
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	2264      	movs	r2, #100	@ 0x64
 80080ce:	490b      	ldr	r1, [pc, #44]	@ (80080fc <HAL_UARTEx_RxEventCallback+0xa8>)
 80080d0:	4618      	mov	r0, r3
 80080d2:	f7fe fdf3 	bl	8006cbc <HAL_UARTEx_ReceiveToIdle_DMA>
                                 (uint8_t*)ESP32_reveice_data,
                                 sizeof(ESP32_reveice_data));
	__HAL_DMA_DISABLE_IT(eps32_TxRx_huart->hdmarx, DMA_IT_HT);
 80080d6:	4b08      	ldr	r3, [pc, #32]	@ (80080f8 <HAL_UARTEx_RxEventCallback+0xa4>)
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	681a      	ldr	r2, [r3, #0]
 80080e0:	4b05      	ldr	r3, [pc, #20]	@ (80080f8 <HAL_UARTEx_RxEventCallback+0xa4>)
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	f022 0208 	bic.w	r2, r2, #8
 80080ec:	601a      	str	r2, [r3, #0]
	
  }
}
 80080ee:	bf00      	nop
 80080f0:	3770      	adds	r7, #112	@ 0x70
 80080f2:	46bd      	mov	sp, r7
 80080f4:	bd80      	pop	{r7, pc}
 80080f6:	bf00      	nop
 80080f8:	20000808 	.word	0x20000808
 80080fc:	2000081c 	.word	0x2000081c
 8008100:	20000814 	.word	0x20000814
 8008104:	e000ed04 	.word	0xe000ed04

08008108 <ESP32Receiver>:
//     vTaskDelay(pdMS_TO_TICKS(2));
//   }
// }

void ESP32Receiver(void *pvParameters)
{
 8008108:	b580      	push	{r7, lr}
 800810a:	b0ce      	sub	sp, #312	@ 0x138
 800810c:	af00      	add	r7, sp, #0
 800810e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8008112:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8008116:	6018      	str	r0, [r3, #0]
  ESP32MsgStruct rxMsg;
  while (1)
  {
    if (xQueueReceive(xESP32ReceiverQueue, &rxMsg, portMAX_DELAY) == pdPASS)
 8008118:	4b1c      	ldr	r3, [pc, #112]	@ (800818c <ESP32Receiver+0x84>)
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	f107 01d4 	add.w	r1, r7, #212	@ 0xd4
 8008120:	f04f 32ff 	mov.w	r2, #4294967295
 8008124:	4618      	mov	r0, r3
 8008126:	f001 f8cf 	bl	80092c8 <xQueueReceive>
 800812a:	4603      	mov	r3, r0
 800812c:	2b01      	cmp	r3, #1
 800812e:	d127      	bne.n	8008180 <ESP32Receiver+0x78>
    {
    	SendMsg(esp32_log_huart, "\r\nReceive : ESP32: %s\r\n", rxMsg.msg);
 8008130:	4b17      	ldr	r3, [pc, #92]	@ (8008190 <ESP32Receiver+0x88>)
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	f107 02d4 	add.w	r2, r7, #212	@ 0xd4
 8008138:	4916      	ldr	r1, [pc, #88]	@ (8008194 <ESP32Receiver+0x8c>)
 800813a:	4618      	mov	r0, r3
 800813c:	f7f8 ff24 	bl	8000f88 <SendMsg>
		
    	ShellMsgStruct shellMsg;
    	strncpy(shellMsg.msg, rxMsg.msg, sizeof(rxMsg.msg)-1);
 8008140:	f107 01d4 	add.w	r1, r7, #212	@ 0xd4
 8008144:	f107 030c 	add.w	r3, r7, #12
 8008148:	2263      	movs	r2, #99	@ 0x63
 800814a:	4618      	mov	r0, r3
 800814c:	f006 fdac 	bl	800eca8 <strncpy>
    	shellMsg.msg[sizeof(shellMsg.msg)-1] = '\0';
 8008150:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8008154:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8008158:	2200      	movs	r2, #0
 800815a:	f883 20c7 	strb.w	r2, [r3, #199]	@ 0xc7
    	if (xQueueSend(xShellQueue, &shellMsg, 0) != pdPASS) {
 800815e:	4b0e      	ldr	r3, [pc, #56]	@ (8008198 <ESP32Receiver+0x90>)
 8008160:	6818      	ldr	r0, [r3, #0]
 8008162:	f107 010c 	add.w	r1, r7, #12
 8008166:	2300      	movs	r3, #0
 8008168:	2200      	movs	r2, #0
 800816a:	f000 ff0f 	bl	8008f8c <xQueueGenericSend>
 800816e:	4603      	mov	r3, r0
 8008170:	2b01      	cmp	r3, #1
 8008172:	d005      	beq.n	8008180 <ESP32Receiver+0x78>
			SendMsg(esp32_log_huart, "\r\ESP32Receiver: Queue full or error.\r\n");
 8008174:	4b06      	ldr	r3, [pc, #24]	@ (8008190 <ESP32Receiver+0x88>)
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	4908      	ldr	r1, [pc, #32]	@ (800819c <ESP32Receiver+0x94>)
 800817a:	4618      	mov	r0, r3
 800817c:	f7f8 ff04 	bl	8000f88 <SendMsg>
		}
    }
    vTaskDelay(pdMS_TO_TICKS(500));
 8008180:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8008184:	f001 fd58 	bl	8009c38 <vTaskDelay>
    if (xQueueReceive(xESP32ReceiverQueue, &rxMsg, portMAX_DELAY) == pdPASS)
 8008188:	e7c6      	b.n	8008118 <ESP32Receiver+0x10>
 800818a:	bf00      	nop
 800818c:	20000814 	.word	0x20000814
 8008190:	2000080c 	.word	0x2000080c
 8008194:	0801072c 	.word	0x0801072c
 8008198:	20013cbc 	.word	0x20013cbc
 800819c:	08010744 	.word	0x08010744

080081a0 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 80081a0:	b580      	push	{r7, lr}
 80081a2:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 80081a4:	4904      	ldr	r1, [pc, #16]	@ (80081b8 <MX_FATFS_Init+0x18>)
 80081a6:	4805      	ldr	r0, [pc, #20]	@ (80081bc <MX_FATFS_Init+0x1c>)
 80081a8:	f005 fb30 	bl	800d80c <FATFS_LinkDriver>
 80081ac:	4603      	mov	r3, r0
 80081ae:	461a      	mov	r2, r3
 80081b0:	4b03      	ldr	r3, [pc, #12]	@ (80081c0 <MX_FATFS_Init+0x20>)
 80081b2:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 80081b4:	bf00      	nop
 80081b6:	bd80      	pop	{r7, pc}
 80081b8:	20000884 	.word	0x20000884
 80081bc:	20000010 	.word	0x20000010
 80081c0:	20000880 	.word	0x20000880

080081c4 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 80081c4:	b580      	push	{r7, lr}
 80081c6:	b082      	sub	sp, #8
 80081c8:	af00      	add	r7, sp, #0
 80081ca:	4603      	mov	r3, r0
 80081cc:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	return USER_SPI_initialize(pdrv);
 80081ce:	79fb      	ldrb	r3, [r7, #7]
 80081d0:	4618      	mov	r0, r3
 80081d2:	f000 f9d7 	bl	8008584 <USER_SPI_initialize>
 80081d6:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 80081d8:	4618      	mov	r0, r3
 80081da:	3708      	adds	r7, #8
 80081dc:	46bd      	mov	sp, r7
 80081de:	bd80      	pop	{r7, pc}

080081e0 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 80081e0:	b580      	push	{r7, lr}
 80081e2:	b082      	sub	sp, #8
 80081e4:	af00      	add	r7, sp, #0
 80081e6:	4603      	mov	r3, r0
 80081e8:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return USER_SPI_status(pdrv);
 80081ea:	79fb      	ldrb	r3, [r7, #7]
 80081ec:	4618      	mov	r0, r3
 80081ee:	f000 fab5 	bl	800875c <USER_SPI_status>
 80081f2:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 80081f4:	4618      	mov	r0, r3
 80081f6:	3708      	adds	r7, #8
 80081f8:	46bd      	mov	sp, r7
 80081fa:	bd80      	pop	{r7, pc}

080081fc <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 80081fc:	b580      	push	{r7, lr}
 80081fe:	b084      	sub	sp, #16
 8008200:	af00      	add	r7, sp, #0
 8008202:	60b9      	str	r1, [r7, #8]
 8008204:	607a      	str	r2, [r7, #4]
 8008206:	603b      	str	r3, [r7, #0]
 8008208:	4603      	mov	r3, r0
 800820a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return USER_SPI_read(pdrv, buff, sector, count);
 800820c:	7bf8      	ldrb	r0, [r7, #15]
 800820e:	683b      	ldr	r3, [r7, #0]
 8008210:	687a      	ldr	r2, [r7, #4]
 8008212:	68b9      	ldr	r1, [r7, #8]
 8008214:	f000 fab8 	bl	8008788 <USER_SPI_read>
 8008218:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 800821a:	4618      	mov	r0, r3
 800821c:	3710      	adds	r7, #16
 800821e:	46bd      	mov	sp, r7
 8008220:	bd80      	pop	{r7, pc}

08008222 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8008222:	b580      	push	{r7, lr}
 8008224:	b084      	sub	sp, #16
 8008226:	af00      	add	r7, sp, #0
 8008228:	60b9      	str	r1, [r7, #8]
 800822a:	607a      	str	r2, [r7, #4]
 800822c:	603b      	str	r3, [r7, #0]
 800822e:	4603      	mov	r3, r0
 8008230:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return USER_SPI_write(pdrv, buff, sector, count);
 8008232:	7bf8      	ldrb	r0, [r7, #15]
 8008234:	683b      	ldr	r3, [r7, #0]
 8008236:	687a      	ldr	r2, [r7, #4]
 8008238:	68b9      	ldr	r1, [r7, #8]
 800823a:	f000 fb0b 	bl	8008854 <USER_SPI_write>
 800823e:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 8008240:	4618      	mov	r0, r3
 8008242:	3710      	adds	r7, #16
 8008244:	46bd      	mov	sp, r7
 8008246:	bd80      	pop	{r7, pc}

08008248 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8008248:	b580      	push	{r7, lr}
 800824a:	b082      	sub	sp, #8
 800824c:	af00      	add	r7, sp, #0
 800824e:	4603      	mov	r3, r0
 8008250:	603a      	str	r2, [r7, #0]
 8008252:	71fb      	strb	r3, [r7, #7]
 8008254:	460b      	mov	r3, r1
 8008256:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	return USER_SPI_ioctl(pdrv, cmd, buff);
 8008258:	79b9      	ldrb	r1, [r7, #6]
 800825a:	79fb      	ldrb	r3, [r7, #7]
 800825c:	683a      	ldr	r2, [r7, #0]
 800825e:	4618      	mov	r0, r3
 8008260:	f000 fb74 	bl	800894c <USER_SPI_ioctl>
 8008264:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 8008266:	4618      	mov	r0, r3
 8008268:	3708      	adds	r7, #8
 800826a:	46bd      	mov	sp, r7
 800826c:	bd80      	pop	{r7, pc}
	...

08008270 <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 8008270:	b580      	push	{r7, lr}
 8008272:	b082      	sub	sp, #8
 8008274:	af00      	add	r7, sp, #0
 8008276:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 8008278:	f7f9 fcde 	bl	8001c38 <HAL_GetTick>
 800827c:	4603      	mov	r3, r0
 800827e:	4a04      	ldr	r2, [pc, #16]	@ (8008290 <SPI_Timer_On+0x20>)
 8008280:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 8008282:	4a04      	ldr	r2, [pc, #16]	@ (8008294 <SPI_Timer_On+0x24>)
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	6013      	str	r3, [r2, #0]
}
 8008288:	bf00      	nop
 800828a:	3708      	adds	r7, #8
 800828c:	46bd      	mov	sp, r7
 800828e:	bd80      	pop	{r7, pc}
 8008290:	2000088c 	.word	0x2000088c
 8008294:	20000890 	.word	0x20000890

08008298 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 8008298:	b580      	push	{r7, lr}
 800829a:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 800829c:	f7f9 fccc 	bl	8001c38 <HAL_GetTick>
 80082a0:	4602      	mov	r2, r0
 80082a2:	4b06      	ldr	r3, [pc, #24]	@ (80082bc <SPI_Timer_Status+0x24>)
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	1ad2      	subs	r2, r2, r3
 80082a8:	4b05      	ldr	r3, [pc, #20]	@ (80082c0 <SPI_Timer_Status+0x28>)
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	429a      	cmp	r2, r3
 80082ae:	bf34      	ite	cc
 80082b0:	2301      	movcc	r3, #1
 80082b2:	2300      	movcs	r3, #0
 80082b4:	b2db      	uxtb	r3, r3
}
 80082b6:	4618      	mov	r0, r3
 80082b8:	bd80      	pop	{r7, pc}
 80082ba:	bf00      	nop
 80082bc:	2000088c 	.word	0x2000088c
 80082c0:	20000890 	.word	0x20000890

080082c4 <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 80082c4:	b580      	push	{r7, lr}
 80082c6:	b086      	sub	sp, #24
 80082c8:	af02      	add	r7, sp, #8
 80082ca:	4603      	mov	r3, r0
 80082cc:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 80082ce:	f107 020f 	add.w	r2, r7, #15
 80082d2:	1df9      	adds	r1, r7, #7
 80082d4:	2332      	movs	r3, #50	@ 0x32
 80082d6:	9300      	str	r3, [sp, #0]
 80082d8:	2301      	movs	r3, #1
 80082da:	4804      	ldr	r0, [pc, #16]	@ (80082ec <xchg_spi+0x28>)
 80082dc:	f7fd f8c7 	bl	800546e <HAL_SPI_TransmitReceive>
    return rxDat;
 80082e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80082e2:	4618      	mov	r0, r3
 80082e4:	3710      	adds	r7, #16
 80082e6:	46bd      	mov	sp, r7
 80082e8:	bd80      	pop	{r7, pc}
 80082ea:	bf00      	nop
 80082ec:	200003d0 	.word	0x200003d0

080082f0 <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 80082f0:	b590      	push	{r4, r7, lr}
 80082f2:	b085      	sub	sp, #20
 80082f4:	af00      	add	r7, sp, #0
 80082f6:	6078      	str	r0, [r7, #4]
 80082f8:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 80082fa:	2300      	movs	r3, #0
 80082fc:	60fb      	str	r3, [r7, #12]
 80082fe:	e00a      	b.n	8008316 <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 8008300:	687a      	ldr	r2, [r7, #4]
 8008302:	68fb      	ldr	r3, [r7, #12]
 8008304:	18d4      	adds	r4, r2, r3
 8008306:	20ff      	movs	r0, #255	@ 0xff
 8008308:	f7ff ffdc 	bl	80082c4 <xchg_spi>
 800830c:	4603      	mov	r3, r0
 800830e:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 8008310:	68fb      	ldr	r3, [r7, #12]
 8008312:	3301      	adds	r3, #1
 8008314:	60fb      	str	r3, [r7, #12]
 8008316:	68fa      	ldr	r2, [r7, #12]
 8008318:	683b      	ldr	r3, [r7, #0]
 800831a:	429a      	cmp	r2, r3
 800831c:	d3f0      	bcc.n	8008300 <rcvr_spi_multi+0x10>
	}
}
 800831e:	bf00      	nop
 8008320:	bf00      	nop
 8008322:	3714      	adds	r7, #20
 8008324:	46bd      	mov	sp, r7
 8008326:	bd90      	pop	{r4, r7, pc}

08008328 <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 8008328:	b580      	push	{r7, lr}
 800832a:	b082      	sub	sp, #8
 800832c:	af00      	add	r7, sp, #0
 800832e:	6078      	str	r0, [r7, #4]
 8008330:	6039      	str	r1, [r7, #0]
	HAL_SPI_Transmit(&SD_SPI_HANDLE, buff, btx, HAL_MAX_DELAY);
 8008332:	683b      	ldr	r3, [r7, #0]
 8008334:	b29a      	uxth	r2, r3
 8008336:	f04f 33ff 	mov.w	r3, #4294967295
 800833a:	6879      	ldr	r1, [r7, #4]
 800833c:	4803      	ldr	r0, [pc, #12]	@ (800834c <xmit_spi_multi+0x24>)
 800833e:	f7fc ff52 	bl	80051e6 <HAL_SPI_Transmit>
}
 8008342:	bf00      	nop
 8008344:	3708      	adds	r7, #8
 8008346:	46bd      	mov	sp, r7
 8008348:	bd80      	pop	{r7, pc}
 800834a:	bf00      	nop
 800834c:	200003d0 	.word	0x200003d0

08008350 <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 8008350:	b580      	push	{r7, lr}
 8008352:	b086      	sub	sp, #24
 8008354:	af00      	add	r7, sp, #0
 8008356:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 8008358:	f7f9 fc6e 	bl	8001c38 <HAL_GetTick>
 800835c:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 8008362:	20ff      	movs	r0, #255	@ 0xff
 8008364:	f7ff ffae 	bl	80082c4 <xchg_spi>
 8008368:	4603      	mov	r3, r0
 800836a:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 800836c:	7bfb      	ldrb	r3, [r7, #15]
 800836e:	2bff      	cmp	r3, #255	@ 0xff
 8008370:	d007      	beq.n	8008382 <wait_ready+0x32>
 8008372:	f7f9 fc61 	bl	8001c38 <HAL_GetTick>
 8008376:	4602      	mov	r2, r0
 8008378:	697b      	ldr	r3, [r7, #20]
 800837a:	1ad3      	subs	r3, r2, r3
 800837c:	693a      	ldr	r2, [r7, #16]
 800837e:	429a      	cmp	r2, r3
 8008380:	d8ef      	bhi.n	8008362 <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 8008382:	7bfb      	ldrb	r3, [r7, #15]
 8008384:	2bff      	cmp	r3, #255	@ 0xff
 8008386:	bf0c      	ite	eq
 8008388:	2301      	moveq	r3, #1
 800838a:	2300      	movne	r3, #0
 800838c:	b2db      	uxtb	r3, r3
}
 800838e:	4618      	mov	r0, r3
 8008390:	3718      	adds	r7, #24
 8008392:	46bd      	mov	sp, r7
 8008394:	bd80      	pop	{r7, pc}
	...

08008398 <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 8008398:	b580      	push	{r7, lr}
 800839a:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 800839c:	2201      	movs	r2, #1
 800839e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80083a2:	4804      	ldr	r0, [pc, #16]	@ (80083b4 <despiselect+0x1c>)
 80083a4:	f7fa faf8 	bl	8002998 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 80083a8:	20ff      	movs	r0, #255	@ 0xff
 80083aa:	f7ff ff8b 	bl	80082c4 <xchg_spi>

}
 80083ae:	bf00      	nop
 80083b0:	bd80      	pop	{r7, pc}
 80083b2:	bf00      	nop
 80083b4:	40020c00 	.word	0x40020c00

080083b8 <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 80083b8:	b580      	push	{r7, lr}
 80083ba:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 80083bc:	2200      	movs	r2, #0
 80083be:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80083c2:	480a      	ldr	r0, [pc, #40]	@ (80083ec <spiselect+0x34>)
 80083c4:	f7fa fae8 	bl	8002998 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 80083c8:	20ff      	movs	r0, #255	@ 0xff
 80083ca:	f7ff ff7b 	bl	80082c4 <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 80083ce:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80083d2:	f7ff ffbd 	bl	8008350 <wait_ready>
 80083d6:	4603      	mov	r3, r0
 80083d8:	2b00      	cmp	r3, #0
 80083da:	d001      	beq.n	80083e0 <spiselect+0x28>
 80083dc:	2301      	movs	r3, #1
 80083de:	e002      	b.n	80083e6 <spiselect+0x2e>

	despiselect();
 80083e0:	f7ff ffda 	bl	8008398 <despiselect>
	return 0;	/* Timeout */
 80083e4:	2300      	movs	r3, #0
}
 80083e6:	4618      	mov	r0, r3
 80083e8:	bd80      	pop	{r7, pc}
 80083ea:	bf00      	nop
 80083ec:	40020c00 	.word	0x40020c00

080083f0 <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 80083f0:	b580      	push	{r7, lr}
 80083f2:	b084      	sub	sp, #16
 80083f4:	af00      	add	r7, sp, #0
 80083f6:	6078      	str	r0, [r7, #4]
 80083f8:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 80083fa:	20c8      	movs	r0, #200	@ 0xc8
 80083fc:	f7ff ff38 	bl	8008270 <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 8008400:	20ff      	movs	r0, #255	@ 0xff
 8008402:	f7ff ff5f 	bl	80082c4 <xchg_spi>
 8008406:	4603      	mov	r3, r0
 8008408:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 800840a:	7bfb      	ldrb	r3, [r7, #15]
 800840c:	2bff      	cmp	r3, #255	@ 0xff
 800840e:	d104      	bne.n	800841a <rcvr_datablock+0x2a>
 8008410:	f7ff ff42 	bl	8008298 <SPI_Timer_Status>
 8008414:	4603      	mov	r3, r0
 8008416:	2b00      	cmp	r3, #0
 8008418:	d1f2      	bne.n	8008400 <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 800841a:	7bfb      	ldrb	r3, [r7, #15]
 800841c:	2bfe      	cmp	r3, #254	@ 0xfe
 800841e:	d001      	beq.n	8008424 <rcvr_datablock+0x34>
 8008420:	2300      	movs	r3, #0
 8008422:	e00a      	b.n	800843a <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 8008424:	6839      	ldr	r1, [r7, #0]
 8008426:	6878      	ldr	r0, [r7, #4]
 8008428:	f7ff ff62 	bl	80082f0 <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 800842c:	20ff      	movs	r0, #255	@ 0xff
 800842e:	f7ff ff49 	bl	80082c4 <xchg_spi>
 8008432:	20ff      	movs	r0, #255	@ 0xff
 8008434:	f7ff ff46 	bl	80082c4 <xchg_spi>

	return 1;						/* Function succeeded */
 8008438:	2301      	movs	r3, #1
}
 800843a:	4618      	mov	r0, r3
 800843c:	3710      	adds	r7, #16
 800843e:	46bd      	mov	sp, r7
 8008440:	bd80      	pop	{r7, pc}

08008442 <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 8008442:	b580      	push	{r7, lr}
 8008444:	b084      	sub	sp, #16
 8008446:	af00      	add	r7, sp, #0
 8008448:	6078      	str	r0, [r7, #4]
 800844a:	460b      	mov	r3, r1
 800844c:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 800844e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8008452:	f7ff ff7d 	bl	8008350 <wait_ready>
 8008456:	4603      	mov	r3, r0
 8008458:	2b00      	cmp	r3, #0
 800845a:	d101      	bne.n	8008460 <xmit_datablock+0x1e>
 800845c:	2300      	movs	r3, #0
 800845e:	e01e      	b.n	800849e <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 8008460:	78fb      	ldrb	r3, [r7, #3]
 8008462:	4618      	mov	r0, r3
 8008464:	f7ff ff2e 	bl	80082c4 <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 8008468:	78fb      	ldrb	r3, [r7, #3]
 800846a:	2bfd      	cmp	r3, #253	@ 0xfd
 800846c:	d016      	beq.n	800849c <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 800846e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8008472:	6878      	ldr	r0, [r7, #4]
 8008474:	f7ff ff58 	bl	8008328 <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 8008478:	20ff      	movs	r0, #255	@ 0xff
 800847a:	f7ff ff23 	bl	80082c4 <xchg_spi>
 800847e:	20ff      	movs	r0, #255	@ 0xff
 8008480:	f7ff ff20 	bl	80082c4 <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 8008484:	20ff      	movs	r0, #255	@ 0xff
 8008486:	f7ff ff1d 	bl	80082c4 <xchg_spi>
 800848a:	4603      	mov	r3, r0
 800848c:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 800848e:	7bfb      	ldrb	r3, [r7, #15]
 8008490:	f003 031f 	and.w	r3, r3, #31
 8008494:	2b05      	cmp	r3, #5
 8008496:	d001      	beq.n	800849c <xmit_datablock+0x5a>
 8008498:	2300      	movs	r3, #0
 800849a:	e000      	b.n	800849e <xmit_datablock+0x5c>
	}
	return 1;
 800849c:	2301      	movs	r3, #1
}
 800849e:	4618      	mov	r0, r3
 80084a0:	3710      	adds	r7, #16
 80084a2:	46bd      	mov	sp, r7
 80084a4:	bd80      	pop	{r7, pc}

080084a6 <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 80084a6:	b580      	push	{r7, lr}
 80084a8:	b084      	sub	sp, #16
 80084aa:	af00      	add	r7, sp, #0
 80084ac:	4603      	mov	r3, r0
 80084ae:	6039      	str	r1, [r7, #0]
 80084b0:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 80084b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	da0e      	bge.n	80084d8 <send_cmd+0x32>
		cmd &= 0x7F;
 80084ba:	79fb      	ldrb	r3, [r7, #7]
 80084bc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80084c0:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 80084c2:	2100      	movs	r1, #0
 80084c4:	2037      	movs	r0, #55	@ 0x37
 80084c6:	f7ff ffee 	bl	80084a6 <send_cmd>
 80084ca:	4603      	mov	r3, r0
 80084cc:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 80084ce:	7bbb      	ldrb	r3, [r7, #14]
 80084d0:	2b01      	cmp	r3, #1
 80084d2:	d901      	bls.n	80084d8 <send_cmd+0x32>
 80084d4:	7bbb      	ldrb	r3, [r7, #14]
 80084d6:	e051      	b.n	800857c <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 80084d8:	79fb      	ldrb	r3, [r7, #7]
 80084da:	2b0c      	cmp	r3, #12
 80084dc:	d008      	beq.n	80084f0 <send_cmd+0x4a>
		despiselect();
 80084de:	f7ff ff5b 	bl	8008398 <despiselect>
		if (!spiselect()) return 0xFF;
 80084e2:	f7ff ff69 	bl	80083b8 <spiselect>
 80084e6:	4603      	mov	r3, r0
 80084e8:	2b00      	cmp	r3, #0
 80084ea:	d101      	bne.n	80084f0 <send_cmd+0x4a>
 80084ec:	23ff      	movs	r3, #255	@ 0xff
 80084ee:	e045      	b.n	800857c <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 80084f0:	79fb      	ldrb	r3, [r7, #7]
 80084f2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80084f6:	b2db      	uxtb	r3, r3
 80084f8:	4618      	mov	r0, r3
 80084fa:	f7ff fee3 	bl	80082c4 <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 80084fe:	683b      	ldr	r3, [r7, #0]
 8008500:	0e1b      	lsrs	r3, r3, #24
 8008502:	b2db      	uxtb	r3, r3
 8008504:	4618      	mov	r0, r3
 8008506:	f7ff fedd 	bl	80082c4 <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 800850a:	683b      	ldr	r3, [r7, #0]
 800850c:	0c1b      	lsrs	r3, r3, #16
 800850e:	b2db      	uxtb	r3, r3
 8008510:	4618      	mov	r0, r3
 8008512:	f7ff fed7 	bl	80082c4 <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 8008516:	683b      	ldr	r3, [r7, #0]
 8008518:	0a1b      	lsrs	r3, r3, #8
 800851a:	b2db      	uxtb	r3, r3
 800851c:	4618      	mov	r0, r3
 800851e:	f7ff fed1 	bl	80082c4 <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 8008522:	683b      	ldr	r3, [r7, #0]
 8008524:	b2db      	uxtb	r3, r3
 8008526:	4618      	mov	r0, r3
 8008528:	f7ff fecc 	bl	80082c4 <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 800852c:	2301      	movs	r3, #1
 800852e:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 8008530:	79fb      	ldrb	r3, [r7, #7]
 8008532:	2b00      	cmp	r3, #0
 8008534:	d101      	bne.n	800853a <send_cmd+0x94>
 8008536:	2395      	movs	r3, #149	@ 0x95
 8008538:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 800853a:	79fb      	ldrb	r3, [r7, #7]
 800853c:	2b08      	cmp	r3, #8
 800853e:	d101      	bne.n	8008544 <send_cmd+0x9e>
 8008540:	2387      	movs	r3, #135	@ 0x87
 8008542:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 8008544:	7bfb      	ldrb	r3, [r7, #15]
 8008546:	4618      	mov	r0, r3
 8008548:	f7ff febc 	bl	80082c4 <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 800854c:	79fb      	ldrb	r3, [r7, #7]
 800854e:	2b0c      	cmp	r3, #12
 8008550:	d102      	bne.n	8008558 <send_cmd+0xb2>
 8008552:	20ff      	movs	r0, #255	@ 0xff
 8008554:	f7ff feb6 	bl	80082c4 <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 8008558:	230a      	movs	r3, #10
 800855a:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 800855c:	20ff      	movs	r0, #255	@ 0xff
 800855e:	f7ff feb1 	bl	80082c4 <xchg_spi>
 8008562:	4603      	mov	r3, r0
 8008564:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 8008566:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800856a:	2b00      	cmp	r3, #0
 800856c:	da05      	bge.n	800857a <send_cmd+0xd4>
 800856e:	7bfb      	ldrb	r3, [r7, #15]
 8008570:	3b01      	subs	r3, #1
 8008572:	73fb      	strb	r3, [r7, #15]
 8008574:	7bfb      	ldrb	r3, [r7, #15]
 8008576:	2b00      	cmp	r3, #0
 8008578:	d1f0      	bne.n	800855c <send_cmd+0xb6>

	return res;							/* Return received response */
 800857a:	7bbb      	ldrb	r3, [r7, #14]
}
 800857c:	4618      	mov	r0, r3
 800857e:	3710      	adds	r7, #16
 8008580:	46bd      	mov	sp, r7
 8008582:	bd80      	pop	{r7, pc}

08008584 <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 8008584:	b590      	push	{r4, r7, lr}
 8008586:	b085      	sub	sp, #20
 8008588:	af00      	add	r7, sp, #0
 800858a:	4603      	mov	r3, r0
 800858c:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 800858e:	79fb      	ldrb	r3, [r7, #7]
 8008590:	2b00      	cmp	r3, #0
 8008592:	d001      	beq.n	8008598 <USER_SPI_initialize+0x14>
 8008594:	2301      	movs	r3, #1
 8008596:	e0d6      	b.n	8008746 <USER_SPI_initialize+0x1c2>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 8008598:	4b6d      	ldr	r3, [pc, #436]	@ (8008750 <USER_SPI_initialize+0x1cc>)
 800859a:	781b      	ldrb	r3, [r3, #0]
 800859c:	b2db      	uxtb	r3, r3
 800859e:	f003 0302 	and.w	r3, r3, #2
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d003      	beq.n	80085ae <USER_SPI_initialize+0x2a>
 80085a6:	4b6a      	ldr	r3, [pc, #424]	@ (8008750 <USER_SPI_initialize+0x1cc>)
 80085a8:	781b      	ldrb	r3, [r3, #0]
 80085aa:	b2db      	uxtb	r3, r3
 80085ac:	e0cb      	b.n	8008746 <USER_SPI_initialize+0x1c2>

	FCLK_SLOW();
 80085ae:	4b69      	ldr	r3, [pc, #420]	@ (8008754 <USER_SPI_initialize+0x1d0>)
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 80085b8:	4b66      	ldr	r3, [pc, #408]	@ (8008754 <USER_SPI_initialize+0x1d0>)
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	f042 0230 	orr.w	r2, r2, #48	@ 0x30
 80085c0:	601a      	str	r2, [r3, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 80085c2:	230a      	movs	r3, #10
 80085c4:	73fb      	strb	r3, [r7, #15]
 80085c6:	e005      	b.n	80085d4 <USER_SPI_initialize+0x50>
 80085c8:	20ff      	movs	r0, #255	@ 0xff
 80085ca:	f7ff fe7b 	bl	80082c4 <xchg_spi>
 80085ce:	7bfb      	ldrb	r3, [r7, #15]
 80085d0:	3b01      	subs	r3, #1
 80085d2:	73fb      	strb	r3, [r7, #15]
 80085d4:	7bfb      	ldrb	r3, [r7, #15]
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	d1f6      	bne.n	80085c8 <USER_SPI_initialize+0x44>

	ty = 0;
 80085da:	2300      	movs	r3, #0
 80085dc:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 80085de:	2100      	movs	r1, #0
 80085e0:	2000      	movs	r0, #0
 80085e2:	f7ff ff60 	bl	80084a6 <send_cmd>
 80085e6:	4603      	mov	r3, r0
 80085e8:	2b01      	cmp	r3, #1
 80085ea:	f040 808b 	bne.w	8008704 <USER_SPI_initialize+0x180>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 80085ee:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80085f2:	f7ff fe3d 	bl	8008270 <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 80085f6:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 80085fa:	2008      	movs	r0, #8
 80085fc:	f7ff ff53 	bl	80084a6 <send_cmd>
 8008600:	4603      	mov	r3, r0
 8008602:	2b01      	cmp	r3, #1
 8008604:	d151      	bne.n	80086aa <USER_SPI_initialize+0x126>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 8008606:	2300      	movs	r3, #0
 8008608:	73fb      	strb	r3, [r7, #15]
 800860a:	e00d      	b.n	8008628 <USER_SPI_initialize+0xa4>
 800860c:	7bfc      	ldrb	r4, [r7, #15]
 800860e:	20ff      	movs	r0, #255	@ 0xff
 8008610:	f7ff fe58 	bl	80082c4 <xchg_spi>
 8008614:	4603      	mov	r3, r0
 8008616:	461a      	mov	r2, r3
 8008618:	f104 0310 	add.w	r3, r4, #16
 800861c:	443b      	add	r3, r7
 800861e:	f803 2c08 	strb.w	r2, [r3, #-8]
 8008622:	7bfb      	ldrb	r3, [r7, #15]
 8008624:	3301      	adds	r3, #1
 8008626:	73fb      	strb	r3, [r7, #15]
 8008628:	7bfb      	ldrb	r3, [r7, #15]
 800862a:	2b03      	cmp	r3, #3
 800862c:	d9ee      	bls.n	800860c <USER_SPI_initialize+0x88>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 800862e:	7abb      	ldrb	r3, [r7, #10]
 8008630:	2b01      	cmp	r3, #1
 8008632:	d167      	bne.n	8008704 <USER_SPI_initialize+0x180>
 8008634:	7afb      	ldrb	r3, [r7, #11]
 8008636:	2baa      	cmp	r3, #170	@ 0xaa
 8008638:	d164      	bne.n	8008704 <USER_SPI_initialize+0x180>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 800863a:	bf00      	nop
 800863c:	f7ff fe2c 	bl	8008298 <SPI_Timer_Status>
 8008640:	4603      	mov	r3, r0
 8008642:	2b00      	cmp	r3, #0
 8008644:	d007      	beq.n	8008656 <USER_SPI_initialize+0xd2>
 8008646:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 800864a:	20a9      	movs	r0, #169	@ 0xa9
 800864c:	f7ff ff2b 	bl	80084a6 <send_cmd>
 8008650:	4603      	mov	r3, r0
 8008652:	2b00      	cmp	r3, #0
 8008654:	d1f2      	bne.n	800863c <USER_SPI_initialize+0xb8>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 8008656:	f7ff fe1f 	bl	8008298 <SPI_Timer_Status>
 800865a:	4603      	mov	r3, r0
 800865c:	2b00      	cmp	r3, #0
 800865e:	d051      	beq.n	8008704 <USER_SPI_initialize+0x180>
 8008660:	2100      	movs	r1, #0
 8008662:	203a      	movs	r0, #58	@ 0x3a
 8008664:	f7ff ff1f 	bl	80084a6 <send_cmd>
 8008668:	4603      	mov	r3, r0
 800866a:	2b00      	cmp	r3, #0
 800866c:	d14a      	bne.n	8008704 <USER_SPI_initialize+0x180>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 800866e:	2300      	movs	r3, #0
 8008670:	73fb      	strb	r3, [r7, #15]
 8008672:	e00d      	b.n	8008690 <USER_SPI_initialize+0x10c>
 8008674:	7bfc      	ldrb	r4, [r7, #15]
 8008676:	20ff      	movs	r0, #255	@ 0xff
 8008678:	f7ff fe24 	bl	80082c4 <xchg_spi>
 800867c:	4603      	mov	r3, r0
 800867e:	461a      	mov	r2, r3
 8008680:	f104 0310 	add.w	r3, r4, #16
 8008684:	443b      	add	r3, r7
 8008686:	f803 2c08 	strb.w	r2, [r3, #-8]
 800868a:	7bfb      	ldrb	r3, [r7, #15]
 800868c:	3301      	adds	r3, #1
 800868e:	73fb      	strb	r3, [r7, #15]
 8008690:	7bfb      	ldrb	r3, [r7, #15]
 8008692:	2b03      	cmp	r3, #3
 8008694:	d9ee      	bls.n	8008674 <USER_SPI_initialize+0xf0>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 8008696:	7a3b      	ldrb	r3, [r7, #8]
 8008698:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800869c:	2b00      	cmp	r3, #0
 800869e:	d001      	beq.n	80086a4 <USER_SPI_initialize+0x120>
 80086a0:	230c      	movs	r3, #12
 80086a2:	e000      	b.n	80086a6 <USER_SPI_initialize+0x122>
 80086a4:	2304      	movs	r3, #4
 80086a6:	737b      	strb	r3, [r7, #13]
 80086a8:	e02c      	b.n	8008704 <USER_SPI_initialize+0x180>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 80086aa:	2100      	movs	r1, #0
 80086ac:	20a9      	movs	r0, #169	@ 0xa9
 80086ae:	f7ff fefa 	bl	80084a6 <send_cmd>
 80086b2:	4603      	mov	r3, r0
 80086b4:	2b01      	cmp	r3, #1
 80086b6:	d804      	bhi.n	80086c2 <USER_SPI_initialize+0x13e>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 80086b8:	2302      	movs	r3, #2
 80086ba:	737b      	strb	r3, [r7, #13]
 80086bc:	23a9      	movs	r3, #169	@ 0xa9
 80086be:	73bb      	strb	r3, [r7, #14]
 80086c0:	e003      	b.n	80086ca <USER_SPI_initialize+0x146>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 80086c2:	2301      	movs	r3, #1
 80086c4:	737b      	strb	r3, [r7, #13]
 80086c6:	2301      	movs	r3, #1
 80086c8:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 80086ca:	bf00      	nop
 80086cc:	f7ff fde4 	bl	8008298 <SPI_Timer_Status>
 80086d0:	4603      	mov	r3, r0
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	d007      	beq.n	80086e6 <USER_SPI_initialize+0x162>
 80086d6:	7bbb      	ldrb	r3, [r7, #14]
 80086d8:	2100      	movs	r1, #0
 80086da:	4618      	mov	r0, r3
 80086dc:	f7ff fee3 	bl	80084a6 <send_cmd>
 80086e0:	4603      	mov	r3, r0
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	d1f2      	bne.n	80086cc <USER_SPI_initialize+0x148>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 80086e6:	f7ff fdd7 	bl	8008298 <SPI_Timer_Status>
 80086ea:	4603      	mov	r3, r0
 80086ec:	2b00      	cmp	r3, #0
 80086ee:	d007      	beq.n	8008700 <USER_SPI_initialize+0x17c>
 80086f0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80086f4:	2010      	movs	r0, #16
 80086f6:	f7ff fed6 	bl	80084a6 <send_cmd>
 80086fa:	4603      	mov	r3, r0
 80086fc:	2b00      	cmp	r3, #0
 80086fe:	d001      	beq.n	8008704 <USER_SPI_initialize+0x180>
				ty = 0;
 8008700:	2300      	movs	r3, #0
 8008702:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 8008704:	4a14      	ldr	r2, [pc, #80]	@ (8008758 <USER_SPI_initialize+0x1d4>)
 8008706:	7b7b      	ldrb	r3, [r7, #13]
 8008708:	7013      	strb	r3, [r2, #0]
	despiselect();
 800870a:	f7ff fe45 	bl	8008398 <despiselect>

	if (ty) {			/* OK */
 800870e:	7b7b      	ldrb	r3, [r7, #13]
 8008710:	2b00      	cmp	r3, #0
 8008712:	d012      	beq.n	800873a <USER_SPI_initialize+0x1b6>
		FCLK_FAST();			/* Set fast clock */
 8008714:	4b0f      	ldr	r3, [pc, #60]	@ (8008754 <USER_SPI_initialize+0x1d0>)
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	681b      	ldr	r3, [r3, #0]
 800871a:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 800871e:	4b0d      	ldr	r3, [pc, #52]	@ (8008754 <USER_SPI_initialize+0x1d0>)
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	f042 0210 	orr.w	r2, r2, #16
 8008726:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 8008728:	4b09      	ldr	r3, [pc, #36]	@ (8008750 <USER_SPI_initialize+0x1cc>)
 800872a:	781b      	ldrb	r3, [r3, #0]
 800872c:	b2db      	uxtb	r3, r3
 800872e:	f023 0301 	bic.w	r3, r3, #1
 8008732:	b2da      	uxtb	r2, r3
 8008734:	4b06      	ldr	r3, [pc, #24]	@ (8008750 <USER_SPI_initialize+0x1cc>)
 8008736:	701a      	strb	r2, [r3, #0]
 8008738:	e002      	b.n	8008740 <USER_SPI_initialize+0x1bc>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 800873a:	4b05      	ldr	r3, [pc, #20]	@ (8008750 <USER_SPI_initialize+0x1cc>)
 800873c:	2201      	movs	r2, #1
 800873e:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 8008740:	4b03      	ldr	r3, [pc, #12]	@ (8008750 <USER_SPI_initialize+0x1cc>)
 8008742:	781b      	ldrb	r3, [r3, #0]
 8008744:	b2db      	uxtb	r3, r3
}
 8008746:	4618      	mov	r0, r3
 8008748:	3714      	adds	r7, #20
 800874a:	46bd      	mov	sp, r7
 800874c:	bd90      	pop	{r4, r7, pc}
 800874e:	bf00      	nop
 8008750:	20000024 	.word	0x20000024
 8008754:	200003d0 	.word	0x200003d0
 8008758:	20000888 	.word	0x20000888

0800875c <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 800875c:	b480      	push	{r7}
 800875e:	b083      	sub	sp, #12
 8008760:	af00      	add	r7, sp, #0
 8008762:	4603      	mov	r3, r0
 8008764:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 8008766:	79fb      	ldrb	r3, [r7, #7]
 8008768:	2b00      	cmp	r3, #0
 800876a:	d001      	beq.n	8008770 <USER_SPI_status+0x14>
 800876c:	2301      	movs	r3, #1
 800876e:	e002      	b.n	8008776 <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 8008770:	4b04      	ldr	r3, [pc, #16]	@ (8008784 <USER_SPI_status+0x28>)
 8008772:	781b      	ldrb	r3, [r3, #0]
 8008774:	b2db      	uxtb	r3, r3
}
 8008776:	4618      	mov	r0, r3
 8008778:	370c      	adds	r7, #12
 800877a:	46bd      	mov	sp, r7
 800877c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008780:	4770      	bx	lr
 8008782:	bf00      	nop
 8008784:	20000024 	.word	0x20000024

08008788 <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 8008788:	b580      	push	{r7, lr}
 800878a:	b084      	sub	sp, #16
 800878c:	af00      	add	r7, sp, #0
 800878e:	60b9      	str	r1, [r7, #8]
 8008790:	607a      	str	r2, [r7, #4]
 8008792:	603b      	str	r3, [r7, #0]
 8008794:	4603      	mov	r3, r0
 8008796:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8008798:	7bfb      	ldrb	r3, [r7, #15]
 800879a:	2b00      	cmp	r3, #0
 800879c:	d102      	bne.n	80087a4 <USER_SPI_read+0x1c>
 800879e:	683b      	ldr	r3, [r7, #0]
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	d101      	bne.n	80087a8 <USER_SPI_read+0x20>
 80087a4:	2304      	movs	r3, #4
 80087a6:	e04d      	b.n	8008844 <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 80087a8:	4b28      	ldr	r3, [pc, #160]	@ (800884c <USER_SPI_read+0xc4>)
 80087aa:	781b      	ldrb	r3, [r3, #0]
 80087ac:	b2db      	uxtb	r3, r3
 80087ae:	f003 0301 	and.w	r3, r3, #1
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	d001      	beq.n	80087ba <USER_SPI_read+0x32>
 80087b6:	2303      	movs	r3, #3
 80087b8:	e044      	b.n	8008844 <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 80087ba:	4b25      	ldr	r3, [pc, #148]	@ (8008850 <USER_SPI_read+0xc8>)
 80087bc:	781b      	ldrb	r3, [r3, #0]
 80087be:	f003 0308 	and.w	r3, r3, #8
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	d102      	bne.n	80087cc <USER_SPI_read+0x44>
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	025b      	lsls	r3, r3, #9
 80087ca:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 80087cc:	683b      	ldr	r3, [r7, #0]
 80087ce:	2b01      	cmp	r3, #1
 80087d0:	d111      	bne.n	80087f6 <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 80087d2:	6879      	ldr	r1, [r7, #4]
 80087d4:	2011      	movs	r0, #17
 80087d6:	f7ff fe66 	bl	80084a6 <send_cmd>
 80087da:	4603      	mov	r3, r0
 80087dc:	2b00      	cmp	r3, #0
 80087de:	d129      	bne.n	8008834 <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 80087e0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80087e4:	68b8      	ldr	r0, [r7, #8]
 80087e6:	f7ff fe03 	bl	80083f0 <rcvr_datablock>
 80087ea:	4603      	mov	r3, r0
 80087ec:	2b00      	cmp	r3, #0
 80087ee:	d021      	beq.n	8008834 <USER_SPI_read+0xac>
			count = 0;
 80087f0:	2300      	movs	r3, #0
 80087f2:	603b      	str	r3, [r7, #0]
 80087f4:	e01e      	b.n	8008834 <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 80087f6:	6879      	ldr	r1, [r7, #4]
 80087f8:	2012      	movs	r0, #18
 80087fa:	f7ff fe54 	bl	80084a6 <send_cmd>
 80087fe:	4603      	mov	r3, r0
 8008800:	2b00      	cmp	r3, #0
 8008802:	d117      	bne.n	8008834 <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 8008804:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8008808:	68b8      	ldr	r0, [r7, #8]
 800880a:	f7ff fdf1 	bl	80083f0 <rcvr_datablock>
 800880e:	4603      	mov	r3, r0
 8008810:	2b00      	cmp	r3, #0
 8008812:	d00a      	beq.n	800882a <USER_SPI_read+0xa2>
				buff += 512;
 8008814:	68bb      	ldr	r3, [r7, #8]
 8008816:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 800881a:	60bb      	str	r3, [r7, #8]
			} while (--count);
 800881c:	683b      	ldr	r3, [r7, #0]
 800881e:	3b01      	subs	r3, #1
 8008820:	603b      	str	r3, [r7, #0]
 8008822:	683b      	ldr	r3, [r7, #0]
 8008824:	2b00      	cmp	r3, #0
 8008826:	d1ed      	bne.n	8008804 <USER_SPI_read+0x7c>
 8008828:	e000      	b.n	800882c <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 800882a:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 800882c:	2100      	movs	r1, #0
 800882e:	200c      	movs	r0, #12
 8008830:	f7ff fe39 	bl	80084a6 <send_cmd>
		}
	}
	despiselect();
 8008834:	f7ff fdb0 	bl	8008398 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8008838:	683b      	ldr	r3, [r7, #0]
 800883a:	2b00      	cmp	r3, #0
 800883c:	bf14      	ite	ne
 800883e:	2301      	movne	r3, #1
 8008840:	2300      	moveq	r3, #0
 8008842:	b2db      	uxtb	r3, r3
}
 8008844:	4618      	mov	r0, r3
 8008846:	3710      	adds	r7, #16
 8008848:	46bd      	mov	sp, r7
 800884a:	bd80      	pop	{r7, pc}
 800884c:	20000024 	.word	0x20000024
 8008850:	20000888 	.word	0x20000888

08008854 <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 8008854:	b580      	push	{r7, lr}
 8008856:	b084      	sub	sp, #16
 8008858:	af00      	add	r7, sp, #0
 800885a:	60b9      	str	r1, [r7, #8]
 800885c:	607a      	str	r2, [r7, #4]
 800885e:	603b      	str	r3, [r7, #0]
 8008860:	4603      	mov	r3, r0
 8008862:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8008864:	7bfb      	ldrb	r3, [r7, #15]
 8008866:	2b00      	cmp	r3, #0
 8008868:	d102      	bne.n	8008870 <USER_SPI_write+0x1c>
 800886a:	683b      	ldr	r3, [r7, #0]
 800886c:	2b00      	cmp	r3, #0
 800886e:	d101      	bne.n	8008874 <USER_SPI_write+0x20>
 8008870:	2304      	movs	r3, #4
 8008872:	e063      	b.n	800893c <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 8008874:	4b33      	ldr	r3, [pc, #204]	@ (8008944 <USER_SPI_write+0xf0>)
 8008876:	781b      	ldrb	r3, [r3, #0]
 8008878:	b2db      	uxtb	r3, r3
 800887a:	f003 0301 	and.w	r3, r3, #1
 800887e:	2b00      	cmp	r3, #0
 8008880:	d001      	beq.n	8008886 <USER_SPI_write+0x32>
 8008882:	2303      	movs	r3, #3
 8008884:	e05a      	b.n	800893c <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 8008886:	4b2f      	ldr	r3, [pc, #188]	@ (8008944 <USER_SPI_write+0xf0>)
 8008888:	781b      	ldrb	r3, [r3, #0]
 800888a:	b2db      	uxtb	r3, r3
 800888c:	f003 0304 	and.w	r3, r3, #4
 8008890:	2b00      	cmp	r3, #0
 8008892:	d001      	beq.n	8008898 <USER_SPI_write+0x44>
 8008894:	2302      	movs	r3, #2
 8008896:	e051      	b.n	800893c <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 8008898:	4b2b      	ldr	r3, [pc, #172]	@ (8008948 <USER_SPI_write+0xf4>)
 800889a:	781b      	ldrb	r3, [r3, #0]
 800889c:	f003 0308 	and.w	r3, r3, #8
 80088a0:	2b00      	cmp	r3, #0
 80088a2:	d102      	bne.n	80088aa <USER_SPI_write+0x56>
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	025b      	lsls	r3, r3, #9
 80088a8:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 80088aa:	683b      	ldr	r3, [r7, #0]
 80088ac:	2b01      	cmp	r3, #1
 80088ae:	d110      	bne.n	80088d2 <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 80088b0:	6879      	ldr	r1, [r7, #4]
 80088b2:	2018      	movs	r0, #24
 80088b4:	f7ff fdf7 	bl	80084a6 <send_cmd>
 80088b8:	4603      	mov	r3, r0
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d136      	bne.n	800892c <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 80088be:	21fe      	movs	r1, #254	@ 0xfe
 80088c0:	68b8      	ldr	r0, [r7, #8]
 80088c2:	f7ff fdbe 	bl	8008442 <xmit_datablock>
 80088c6:	4603      	mov	r3, r0
 80088c8:	2b00      	cmp	r3, #0
 80088ca:	d02f      	beq.n	800892c <USER_SPI_write+0xd8>
			count = 0;
 80088cc:	2300      	movs	r3, #0
 80088ce:	603b      	str	r3, [r7, #0]
 80088d0:	e02c      	b.n	800892c <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 80088d2:	4b1d      	ldr	r3, [pc, #116]	@ (8008948 <USER_SPI_write+0xf4>)
 80088d4:	781b      	ldrb	r3, [r3, #0]
 80088d6:	f003 0306 	and.w	r3, r3, #6
 80088da:	2b00      	cmp	r3, #0
 80088dc:	d003      	beq.n	80088e6 <USER_SPI_write+0x92>
 80088de:	6839      	ldr	r1, [r7, #0]
 80088e0:	2097      	movs	r0, #151	@ 0x97
 80088e2:	f7ff fde0 	bl	80084a6 <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 80088e6:	6879      	ldr	r1, [r7, #4]
 80088e8:	2019      	movs	r0, #25
 80088ea:	f7ff fddc 	bl	80084a6 <send_cmd>
 80088ee:	4603      	mov	r3, r0
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	d11b      	bne.n	800892c <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 80088f4:	21fc      	movs	r1, #252	@ 0xfc
 80088f6:	68b8      	ldr	r0, [r7, #8]
 80088f8:	f7ff fda3 	bl	8008442 <xmit_datablock>
 80088fc:	4603      	mov	r3, r0
 80088fe:	2b00      	cmp	r3, #0
 8008900:	d00a      	beq.n	8008918 <USER_SPI_write+0xc4>
				buff += 512;
 8008902:	68bb      	ldr	r3, [r7, #8]
 8008904:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8008908:	60bb      	str	r3, [r7, #8]
			} while (--count);
 800890a:	683b      	ldr	r3, [r7, #0]
 800890c:	3b01      	subs	r3, #1
 800890e:	603b      	str	r3, [r7, #0]
 8008910:	683b      	ldr	r3, [r7, #0]
 8008912:	2b00      	cmp	r3, #0
 8008914:	d1ee      	bne.n	80088f4 <USER_SPI_write+0xa0>
 8008916:	e000      	b.n	800891a <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 8008918:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 800891a:	21fd      	movs	r1, #253	@ 0xfd
 800891c:	2000      	movs	r0, #0
 800891e:	f7ff fd90 	bl	8008442 <xmit_datablock>
 8008922:	4603      	mov	r3, r0
 8008924:	2b00      	cmp	r3, #0
 8008926:	d101      	bne.n	800892c <USER_SPI_write+0xd8>
 8008928:	2301      	movs	r3, #1
 800892a:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 800892c:	f7ff fd34 	bl	8008398 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8008930:	683b      	ldr	r3, [r7, #0]
 8008932:	2b00      	cmp	r3, #0
 8008934:	bf14      	ite	ne
 8008936:	2301      	movne	r3, #1
 8008938:	2300      	moveq	r3, #0
 800893a:	b2db      	uxtb	r3, r3
}
 800893c:	4618      	mov	r0, r3
 800893e:	3710      	adds	r7, #16
 8008940:	46bd      	mov	sp, r7
 8008942:	bd80      	pop	{r7, pc}
 8008944:	20000024 	.word	0x20000024
 8008948:	20000888 	.word	0x20000888

0800894c <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 800894c:	b580      	push	{r7, lr}
 800894e:	b08c      	sub	sp, #48	@ 0x30
 8008950:	af00      	add	r7, sp, #0
 8008952:	4603      	mov	r3, r0
 8008954:	603a      	str	r2, [r7, #0]
 8008956:	71fb      	strb	r3, [r7, #7]
 8008958:	460b      	mov	r3, r1
 800895a:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 800895c:	79fb      	ldrb	r3, [r7, #7]
 800895e:	2b00      	cmp	r3, #0
 8008960:	d001      	beq.n	8008966 <USER_SPI_ioctl+0x1a>
 8008962:	2304      	movs	r3, #4
 8008964:	e15a      	b.n	8008c1c <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8008966:	4baf      	ldr	r3, [pc, #700]	@ (8008c24 <USER_SPI_ioctl+0x2d8>)
 8008968:	781b      	ldrb	r3, [r3, #0]
 800896a:	b2db      	uxtb	r3, r3
 800896c:	f003 0301 	and.w	r3, r3, #1
 8008970:	2b00      	cmp	r3, #0
 8008972:	d001      	beq.n	8008978 <USER_SPI_ioctl+0x2c>
 8008974:	2303      	movs	r3, #3
 8008976:	e151      	b.n	8008c1c <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 8008978:	2301      	movs	r3, #1
 800897a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	switch (cmd) {
 800897e:	79bb      	ldrb	r3, [r7, #6]
 8008980:	2b04      	cmp	r3, #4
 8008982:	f200 8136 	bhi.w	8008bf2 <USER_SPI_ioctl+0x2a6>
 8008986:	a201      	add	r2, pc, #4	@ (adr r2, 800898c <USER_SPI_ioctl+0x40>)
 8008988:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800898c:	080089a1 	.word	0x080089a1
 8008990:	080089b5 	.word	0x080089b5
 8008994:	08008bf3 	.word	0x08008bf3
 8008998:	08008a61 	.word	0x08008a61
 800899c:	08008b57 	.word	0x08008b57
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 80089a0:	f7ff fd0a 	bl	80083b8 <spiselect>
 80089a4:	4603      	mov	r3, r0
 80089a6:	2b00      	cmp	r3, #0
 80089a8:	f000 8127 	beq.w	8008bfa <USER_SPI_ioctl+0x2ae>
 80089ac:	2300      	movs	r3, #0
 80089ae:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 80089b2:	e122      	b.n	8008bfa <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 80089b4:	2100      	movs	r1, #0
 80089b6:	2009      	movs	r0, #9
 80089b8:	f7ff fd75 	bl	80084a6 <send_cmd>
 80089bc:	4603      	mov	r3, r0
 80089be:	2b00      	cmp	r3, #0
 80089c0:	f040 811d 	bne.w	8008bfe <USER_SPI_ioctl+0x2b2>
 80089c4:	f107 030c 	add.w	r3, r7, #12
 80089c8:	2110      	movs	r1, #16
 80089ca:	4618      	mov	r0, r3
 80089cc:	f7ff fd10 	bl	80083f0 <rcvr_datablock>
 80089d0:	4603      	mov	r3, r0
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	f000 8113 	beq.w	8008bfe <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 80089d8:	7b3b      	ldrb	r3, [r7, #12]
 80089da:	099b      	lsrs	r3, r3, #6
 80089dc:	b2db      	uxtb	r3, r3
 80089de:	2b01      	cmp	r3, #1
 80089e0:	d111      	bne.n	8008a06 <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 80089e2:	7d7b      	ldrb	r3, [r7, #21]
 80089e4:	461a      	mov	r2, r3
 80089e6:	7d3b      	ldrb	r3, [r7, #20]
 80089e8:	021b      	lsls	r3, r3, #8
 80089ea:	4413      	add	r3, r2
 80089ec:	461a      	mov	r2, r3
 80089ee:	7cfb      	ldrb	r3, [r7, #19]
 80089f0:	041b      	lsls	r3, r3, #16
 80089f2:	f403 137c 	and.w	r3, r3, #4128768	@ 0x3f0000
 80089f6:	4413      	add	r3, r2
 80089f8:	3301      	adds	r3, #1
 80089fa:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 80089fc:	69fb      	ldr	r3, [r7, #28]
 80089fe:	029a      	lsls	r2, r3, #10
 8008a00:	683b      	ldr	r3, [r7, #0]
 8008a02:	601a      	str	r2, [r3, #0]
 8008a04:	e028      	b.n	8008a58 <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8008a06:	7c7b      	ldrb	r3, [r7, #17]
 8008a08:	f003 030f 	and.w	r3, r3, #15
 8008a0c:	b2da      	uxtb	r2, r3
 8008a0e:	7dbb      	ldrb	r3, [r7, #22]
 8008a10:	09db      	lsrs	r3, r3, #7
 8008a12:	b2db      	uxtb	r3, r3
 8008a14:	4413      	add	r3, r2
 8008a16:	b2da      	uxtb	r2, r3
 8008a18:	7d7b      	ldrb	r3, [r7, #21]
 8008a1a:	005b      	lsls	r3, r3, #1
 8008a1c:	b2db      	uxtb	r3, r3
 8008a1e:	f003 0306 	and.w	r3, r3, #6
 8008a22:	b2db      	uxtb	r3, r3
 8008a24:	4413      	add	r3, r2
 8008a26:	b2db      	uxtb	r3, r3
 8008a28:	3302      	adds	r3, #2
 8008a2a:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 8008a2e:	7d3b      	ldrb	r3, [r7, #20]
 8008a30:	099b      	lsrs	r3, r3, #6
 8008a32:	b2db      	uxtb	r3, r3
 8008a34:	461a      	mov	r2, r3
 8008a36:	7cfb      	ldrb	r3, [r7, #19]
 8008a38:	009b      	lsls	r3, r3, #2
 8008a3a:	441a      	add	r2, r3
 8008a3c:	7cbb      	ldrb	r3, [r7, #18]
 8008a3e:	029b      	lsls	r3, r3, #10
 8008a40:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8008a44:	4413      	add	r3, r2
 8008a46:	3301      	adds	r3, #1
 8008a48:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 8008a4a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008a4e:	3b09      	subs	r3, #9
 8008a50:	69fa      	ldr	r2, [r7, #28]
 8008a52:	409a      	lsls	r2, r3
 8008a54:	683b      	ldr	r3, [r7, #0]
 8008a56:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 8008a58:	2300      	movs	r3, #0
 8008a5a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 8008a5e:	e0ce      	b.n	8008bfe <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 8008a60:	4b71      	ldr	r3, [pc, #452]	@ (8008c28 <USER_SPI_ioctl+0x2dc>)
 8008a62:	781b      	ldrb	r3, [r3, #0]
 8008a64:	f003 0304 	and.w	r3, r3, #4
 8008a68:	2b00      	cmp	r3, #0
 8008a6a:	d031      	beq.n	8008ad0 <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 8008a6c:	2100      	movs	r1, #0
 8008a6e:	208d      	movs	r0, #141	@ 0x8d
 8008a70:	f7ff fd19 	bl	80084a6 <send_cmd>
 8008a74:	4603      	mov	r3, r0
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	f040 80c3 	bne.w	8008c02 <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 8008a7c:	20ff      	movs	r0, #255	@ 0xff
 8008a7e:	f7ff fc21 	bl	80082c4 <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 8008a82:	f107 030c 	add.w	r3, r7, #12
 8008a86:	2110      	movs	r1, #16
 8008a88:	4618      	mov	r0, r3
 8008a8a:	f7ff fcb1 	bl	80083f0 <rcvr_datablock>
 8008a8e:	4603      	mov	r3, r0
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	f000 80b6 	beq.w	8008c02 <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 8008a96:	2330      	movs	r3, #48	@ 0x30
 8008a98:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8008a9c:	e007      	b.n	8008aae <USER_SPI_ioctl+0x162>
 8008a9e:	20ff      	movs	r0, #255	@ 0xff
 8008aa0:	f7ff fc10 	bl	80082c4 <xchg_spi>
 8008aa4:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008aa8:	3b01      	subs	r3, #1
 8008aaa:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8008aae:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d1f3      	bne.n	8008a9e <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 8008ab6:	7dbb      	ldrb	r3, [r7, #22]
 8008ab8:	091b      	lsrs	r3, r3, #4
 8008aba:	b2db      	uxtb	r3, r3
 8008abc:	461a      	mov	r2, r3
 8008abe:	2310      	movs	r3, #16
 8008ac0:	fa03 f202 	lsl.w	r2, r3, r2
 8008ac4:	683b      	ldr	r3, [r7, #0]
 8008ac6:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 8008ac8:	2300      	movs	r3, #0
 8008aca:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 8008ace:	e098      	b.n	8008c02 <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 8008ad0:	2100      	movs	r1, #0
 8008ad2:	2009      	movs	r0, #9
 8008ad4:	f7ff fce7 	bl	80084a6 <send_cmd>
 8008ad8:	4603      	mov	r3, r0
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	f040 8091 	bne.w	8008c02 <USER_SPI_ioctl+0x2b6>
 8008ae0:	f107 030c 	add.w	r3, r7, #12
 8008ae4:	2110      	movs	r1, #16
 8008ae6:	4618      	mov	r0, r3
 8008ae8:	f7ff fc82 	bl	80083f0 <rcvr_datablock>
 8008aec:	4603      	mov	r3, r0
 8008aee:	2b00      	cmp	r3, #0
 8008af0:	f000 8087 	beq.w	8008c02 <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 8008af4:	4b4c      	ldr	r3, [pc, #304]	@ (8008c28 <USER_SPI_ioctl+0x2dc>)
 8008af6:	781b      	ldrb	r3, [r3, #0]
 8008af8:	f003 0302 	and.w	r3, r3, #2
 8008afc:	2b00      	cmp	r3, #0
 8008afe:	d012      	beq.n	8008b26 <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 8008b00:	7dbb      	ldrb	r3, [r7, #22]
 8008b02:	005b      	lsls	r3, r3, #1
 8008b04:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 8008b08:	7dfa      	ldrb	r2, [r7, #23]
 8008b0a:	09d2      	lsrs	r2, r2, #7
 8008b0c:	b2d2      	uxtb	r2, r2
 8008b0e:	4413      	add	r3, r2
 8008b10:	1c5a      	adds	r2, r3, #1
 8008b12:	7e7b      	ldrb	r3, [r7, #25]
 8008b14:	099b      	lsrs	r3, r3, #6
 8008b16:	b2db      	uxtb	r3, r3
 8008b18:	3b01      	subs	r3, #1
 8008b1a:	fa02 f303 	lsl.w	r3, r2, r3
 8008b1e:	461a      	mov	r2, r3
 8008b20:	683b      	ldr	r3, [r7, #0]
 8008b22:	601a      	str	r2, [r3, #0]
 8008b24:	e013      	b.n	8008b4e <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 8008b26:	7dbb      	ldrb	r3, [r7, #22]
 8008b28:	109b      	asrs	r3, r3, #2
 8008b2a:	b29b      	uxth	r3, r3
 8008b2c:	f003 031f 	and.w	r3, r3, #31
 8008b30:	3301      	adds	r3, #1
 8008b32:	7dfa      	ldrb	r2, [r7, #23]
 8008b34:	00d2      	lsls	r2, r2, #3
 8008b36:	f002 0218 	and.w	r2, r2, #24
 8008b3a:	7df9      	ldrb	r1, [r7, #23]
 8008b3c:	0949      	lsrs	r1, r1, #5
 8008b3e:	b2c9      	uxtb	r1, r1
 8008b40:	440a      	add	r2, r1
 8008b42:	3201      	adds	r2, #1
 8008b44:	fb02 f303 	mul.w	r3, r2, r3
 8008b48:	461a      	mov	r2, r3
 8008b4a:	683b      	ldr	r3, [r7, #0]
 8008b4c:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 8008b4e:	2300      	movs	r3, #0
 8008b50:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 8008b54:	e055      	b.n	8008c02 <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8008b56:	4b34      	ldr	r3, [pc, #208]	@ (8008c28 <USER_SPI_ioctl+0x2dc>)
 8008b58:	781b      	ldrb	r3, [r3, #0]
 8008b5a:	f003 0306 	and.w	r3, r3, #6
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	d051      	beq.n	8008c06 <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8008b62:	f107 020c 	add.w	r2, r7, #12
 8008b66:	79fb      	ldrb	r3, [r7, #7]
 8008b68:	210b      	movs	r1, #11
 8008b6a:	4618      	mov	r0, r3
 8008b6c:	f7ff feee 	bl	800894c <USER_SPI_ioctl>
 8008b70:	4603      	mov	r3, r0
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	d149      	bne.n	8008c0a <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8008b76:	7b3b      	ldrb	r3, [r7, #12]
 8008b78:	099b      	lsrs	r3, r3, #6
 8008b7a:	b2db      	uxtb	r3, r3
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	d104      	bne.n	8008b8a <USER_SPI_ioctl+0x23e>
 8008b80:	7dbb      	ldrb	r3, [r7, #22]
 8008b82:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008b86:	2b00      	cmp	r3, #0
 8008b88:	d041      	beq.n	8008c0e <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 8008b8a:	683b      	ldr	r3, [r7, #0]
 8008b8c:	623b      	str	r3, [r7, #32]
 8008b8e:	6a3b      	ldr	r3, [r7, #32]
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008b94:	6a3b      	ldr	r3, [r7, #32]
 8008b96:	685b      	ldr	r3, [r3, #4]
 8008b98:	627b      	str	r3, [r7, #36]	@ 0x24
		if (!(CardType & CT_BLOCK)) {
 8008b9a:	4b23      	ldr	r3, [pc, #140]	@ (8008c28 <USER_SPI_ioctl+0x2dc>)
 8008b9c:	781b      	ldrb	r3, [r3, #0]
 8008b9e:	f003 0308 	and.w	r3, r3, #8
 8008ba2:	2b00      	cmp	r3, #0
 8008ba4:	d105      	bne.n	8008bb2 <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 8008ba6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ba8:	025b      	lsls	r3, r3, #9
 8008baa:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008bac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bae:	025b      	lsls	r3, r3, #9
 8008bb0:	627b      	str	r3, [r7, #36]	@ 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 8008bb2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008bb4:	2020      	movs	r0, #32
 8008bb6:	f7ff fc76 	bl	80084a6 <send_cmd>
 8008bba:	4603      	mov	r3, r0
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	d128      	bne.n	8008c12 <USER_SPI_ioctl+0x2c6>
 8008bc0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008bc2:	2021      	movs	r0, #33	@ 0x21
 8008bc4:	f7ff fc6f 	bl	80084a6 <send_cmd>
 8008bc8:	4603      	mov	r3, r0
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	d121      	bne.n	8008c12 <USER_SPI_ioctl+0x2c6>
 8008bce:	2100      	movs	r1, #0
 8008bd0:	2026      	movs	r0, #38	@ 0x26
 8008bd2:	f7ff fc68 	bl	80084a6 <send_cmd>
 8008bd6:	4603      	mov	r3, r0
 8008bd8:	2b00      	cmp	r3, #0
 8008bda:	d11a      	bne.n	8008c12 <USER_SPI_ioctl+0x2c6>
 8008bdc:	f247 5030 	movw	r0, #30000	@ 0x7530
 8008be0:	f7ff fbb6 	bl	8008350 <wait_ready>
 8008be4:	4603      	mov	r3, r0
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	d013      	beq.n	8008c12 <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 8008bea:	2300      	movs	r3, #0
 8008bec:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 8008bf0:	e00f      	b.n	8008c12 <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 8008bf2:	2304      	movs	r3, #4
 8008bf4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8008bf8:	e00c      	b.n	8008c14 <USER_SPI_ioctl+0x2c8>
		break;
 8008bfa:	bf00      	nop
 8008bfc:	e00a      	b.n	8008c14 <USER_SPI_ioctl+0x2c8>
		break;
 8008bfe:	bf00      	nop
 8008c00:	e008      	b.n	8008c14 <USER_SPI_ioctl+0x2c8>
		break;
 8008c02:	bf00      	nop
 8008c04:	e006      	b.n	8008c14 <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8008c06:	bf00      	nop
 8008c08:	e004      	b.n	8008c14 <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8008c0a:	bf00      	nop
 8008c0c:	e002      	b.n	8008c14 <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8008c0e:	bf00      	nop
 8008c10:	e000      	b.n	8008c14 <USER_SPI_ioctl+0x2c8>
		break;
 8008c12:	bf00      	nop
	}

	despiselect();
 8008c14:	f7ff fbc0 	bl	8008398 <despiselect>

	return res;
 8008c18:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8008c1c:	4618      	mov	r0, r3
 8008c1e:	3730      	adds	r7, #48	@ 0x30
 8008c20:	46bd      	mov	sp, r7
 8008c22:	bd80      	pop	{r7, pc}
 8008c24:	20000024 	.word	0x20000024
 8008c28:	20000888 	.word	0x20000888

08008c2c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8008c2c:	b480      	push	{r7}
 8008c2e:	b083      	sub	sp, #12
 8008c30:	af00      	add	r7, sp, #0
 8008c32:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	f103 0208 	add.w	r2, r3, #8
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	f04f 32ff 	mov.w	r2, #4294967295
 8008c44:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	f103 0208 	add.w	r2, r3, #8
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	f103 0208 	add.w	r2, r3, #8
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	2200      	movs	r2, #0
 8008c5e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8008c60:	bf00      	nop
 8008c62:	370c      	adds	r7, #12
 8008c64:	46bd      	mov	sp, r7
 8008c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c6a:	4770      	bx	lr

08008c6c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8008c6c:	b480      	push	{r7}
 8008c6e:	b083      	sub	sp, #12
 8008c70:	af00      	add	r7, sp, #0
 8008c72:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	2200      	movs	r2, #0
 8008c78:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8008c7a:	bf00      	nop
 8008c7c:	370c      	adds	r7, #12
 8008c7e:	46bd      	mov	sp, r7
 8008c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c84:	4770      	bx	lr

08008c86 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008c86:	b480      	push	{r7}
 8008c88:	b085      	sub	sp, #20
 8008c8a:	af00      	add	r7, sp, #0
 8008c8c:	6078      	str	r0, [r7, #4]
 8008c8e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	685b      	ldr	r3, [r3, #4]
 8008c94:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8008c96:	683b      	ldr	r3, [r7, #0]
 8008c98:	68fa      	ldr	r2, [r7, #12]
 8008c9a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008c9c:	68fb      	ldr	r3, [r7, #12]
 8008c9e:	689a      	ldr	r2, [r3, #8]
 8008ca0:	683b      	ldr	r3, [r7, #0]
 8008ca2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008ca4:	68fb      	ldr	r3, [r7, #12]
 8008ca6:	689b      	ldr	r3, [r3, #8]
 8008ca8:	683a      	ldr	r2, [r7, #0]
 8008caa:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	683a      	ldr	r2, [r7, #0]
 8008cb0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8008cb2:	683b      	ldr	r3, [r7, #0]
 8008cb4:	687a      	ldr	r2, [r7, #4]
 8008cb6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	1c5a      	adds	r2, r3, #1
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	601a      	str	r2, [r3, #0]
}
 8008cc2:	bf00      	nop
 8008cc4:	3714      	adds	r7, #20
 8008cc6:	46bd      	mov	sp, r7
 8008cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ccc:	4770      	bx	lr

08008cce <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008cce:	b480      	push	{r7}
 8008cd0:	b085      	sub	sp, #20
 8008cd2:	af00      	add	r7, sp, #0
 8008cd4:	6078      	str	r0, [r7, #4]
 8008cd6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8008cd8:	683b      	ldr	r3, [r7, #0]
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8008cde:	68bb      	ldr	r3, [r7, #8]
 8008ce0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ce4:	d103      	bne.n	8008cee <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	691b      	ldr	r3, [r3, #16]
 8008cea:	60fb      	str	r3, [r7, #12]
 8008cec:	e00c      	b.n	8008d08 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	3308      	adds	r3, #8
 8008cf2:	60fb      	str	r3, [r7, #12]
 8008cf4:	e002      	b.n	8008cfc <vListInsert+0x2e>
 8008cf6:	68fb      	ldr	r3, [r7, #12]
 8008cf8:	685b      	ldr	r3, [r3, #4]
 8008cfa:	60fb      	str	r3, [r7, #12]
 8008cfc:	68fb      	ldr	r3, [r7, #12]
 8008cfe:	685b      	ldr	r3, [r3, #4]
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	68ba      	ldr	r2, [r7, #8]
 8008d04:	429a      	cmp	r2, r3
 8008d06:	d2f6      	bcs.n	8008cf6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8008d08:	68fb      	ldr	r3, [r7, #12]
 8008d0a:	685a      	ldr	r2, [r3, #4]
 8008d0c:	683b      	ldr	r3, [r7, #0]
 8008d0e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008d10:	683b      	ldr	r3, [r7, #0]
 8008d12:	685b      	ldr	r3, [r3, #4]
 8008d14:	683a      	ldr	r2, [r7, #0]
 8008d16:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8008d18:	683b      	ldr	r3, [r7, #0]
 8008d1a:	68fa      	ldr	r2, [r7, #12]
 8008d1c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8008d1e:	68fb      	ldr	r3, [r7, #12]
 8008d20:	683a      	ldr	r2, [r7, #0]
 8008d22:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8008d24:	683b      	ldr	r3, [r7, #0]
 8008d26:	687a      	ldr	r2, [r7, #4]
 8008d28:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	1c5a      	adds	r2, r3, #1
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	601a      	str	r2, [r3, #0]
}
 8008d34:	bf00      	nop
 8008d36:	3714      	adds	r7, #20
 8008d38:	46bd      	mov	sp, r7
 8008d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d3e:	4770      	bx	lr

08008d40 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008d40:	b480      	push	{r7}
 8008d42:	b085      	sub	sp, #20
 8008d44:	af00      	add	r7, sp, #0
 8008d46:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	691b      	ldr	r3, [r3, #16]
 8008d4c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	685b      	ldr	r3, [r3, #4]
 8008d52:	687a      	ldr	r2, [r7, #4]
 8008d54:	6892      	ldr	r2, [r2, #8]
 8008d56:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	689b      	ldr	r3, [r3, #8]
 8008d5c:	687a      	ldr	r2, [r7, #4]
 8008d5e:	6852      	ldr	r2, [r2, #4]
 8008d60:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8008d62:	68fb      	ldr	r3, [r7, #12]
 8008d64:	685b      	ldr	r3, [r3, #4]
 8008d66:	687a      	ldr	r2, [r7, #4]
 8008d68:	429a      	cmp	r2, r3
 8008d6a:	d103      	bne.n	8008d74 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	689a      	ldr	r2, [r3, #8]
 8008d70:	68fb      	ldr	r3, [r7, #12]
 8008d72:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	2200      	movs	r2, #0
 8008d78:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8008d7a:	68fb      	ldr	r3, [r7, #12]
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	1e5a      	subs	r2, r3, #1
 8008d80:	68fb      	ldr	r3, [r7, #12]
 8008d82:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8008d84:	68fb      	ldr	r3, [r7, #12]
 8008d86:	681b      	ldr	r3, [r3, #0]
}
 8008d88:	4618      	mov	r0, r3
 8008d8a:	3714      	adds	r7, #20
 8008d8c:	46bd      	mov	sp, r7
 8008d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d92:	4770      	bx	lr

08008d94 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8008d94:	b580      	push	{r7, lr}
 8008d96:	b084      	sub	sp, #16
 8008d98:	af00      	add	r7, sp, #0
 8008d9a:	6078      	str	r0, [r7, #4]
 8008d9c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8008da2:	68fb      	ldr	r3, [r7, #12]
 8008da4:	2b00      	cmp	r3, #0
 8008da6:	d10b      	bne.n	8008dc0 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8008da8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008dac:	f383 8811 	msr	BASEPRI, r3
 8008db0:	f3bf 8f6f 	isb	sy
 8008db4:	f3bf 8f4f 	dsb	sy
 8008db8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8008dba:	bf00      	nop
 8008dbc:	bf00      	nop
 8008dbe:	e7fd      	b.n	8008dbc <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8008dc0:	f002 fa0a 	bl	800b1d8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	681a      	ldr	r2, [r3, #0]
 8008dc8:	68fb      	ldr	r3, [r7, #12]
 8008dca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008dcc:	68f9      	ldr	r1, [r7, #12]
 8008dce:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008dd0:	fb01 f303 	mul.w	r3, r1, r3
 8008dd4:	441a      	add	r2, r3
 8008dd6:	68fb      	ldr	r3, [r7, #12]
 8008dd8:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8008dda:	68fb      	ldr	r3, [r7, #12]
 8008ddc:	2200      	movs	r2, #0
 8008dde:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8008de0:	68fb      	ldr	r3, [r7, #12]
 8008de2:	681a      	ldr	r2, [r3, #0]
 8008de4:	68fb      	ldr	r3, [r7, #12]
 8008de6:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	681a      	ldr	r2, [r3, #0]
 8008dec:	68fb      	ldr	r3, [r7, #12]
 8008dee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008df0:	3b01      	subs	r3, #1
 8008df2:	68f9      	ldr	r1, [r7, #12]
 8008df4:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008df6:	fb01 f303 	mul.w	r3, r1, r3
 8008dfa:	441a      	add	r2, r3
 8008dfc:	68fb      	ldr	r3, [r7, #12]
 8008dfe:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8008e00:	68fb      	ldr	r3, [r7, #12]
 8008e02:	22ff      	movs	r2, #255	@ 0xff
 8008e04:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8008e08:	68fb      	ldr	r3, [r7, #12]
 8008e0a:	22ff      	movs	r2, #255	@ 0xff
 8008e0c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8008e10:	683b      	ldr	r3, [r7, #0]
 8008e12:	2b00      	cmp	r3, #0
 8008e14:	d114      	bne.n	8008e40 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008e16:	68fb      	ldr	r3, [r7, #12]
 8008e18:	691b      	ldr	r3, [r3, #16]
 8008e1a:	2b00      	cmp	r3, #0
 8008e1c:	d01a      	beq.n	8008e54 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	3310      	adds	r3, #16
 8008e22:	4618      	mov	r0, r3
 8008e24:	f001 f9b0 	bl	800a188 <xTaskRemoveFromEventList>
 8008e28:	4603      	mov	r3, r0
 8008e2a:	2b00      	cmp	r3, #0
 8008e2c:	d012      	beq.n	8008e54 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8008e2e:	4b0d      	ldr	r3, [pc, #52]	@ (8008e64 <xQueueGenericReset+0xd0>)
 8008e30:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008e34:	601a      	str	r2, [r3, #0]
 8008e36:	f3bf 8f4f 	dsb	sy
 8008e3a:	f3bf 8f6f 	isb	sy
 8008e3e:	e009      	b.n	8008e54 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8008e40:	68fb      	ldr	r3, [r7, #12]
 8008e42:	3310      	adds	r3, #16
 8008e44:	4618      	mov	r0, r3
 8008e46:	f7ff fef1 	bl	8008c2c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8008e4a:	68fb      	ldr	r3, [r7, #12]
 8008e4c:	3324      	adds	r3, #36	@ 0x24
 8008e4e:	4618      	mov	r0, r3
 8008e50:	f7ff feec 	bl	8008c2c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8008e54:	f002 f9f2 	bl	800b23c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8008e58:	2301      	movs	r3, #1
}
 8008e5a:	4618      	mov	r0, r3
 8008e5c:	3710      	adds	r7, #16
 8008e5e:	46bd      	mov	sp, r7
 8008e60:	bd80      	pop	{r7, pc}
 8008e62:	bf00      	nop
 8008e64:	e000ed04 	.word	0xe000ed04

08008e68 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8008e68:	b580      	push	{r7, lr}
 8008e6a:	b08a      	sub	sp, #40	@ 0x28
 8008e6c:	af02      	add	r7, sp, #8
 8008e6e:	60f8      	str	r0, [r7, #12]
 8008e70:	60b9      	str	r1, [r7, #8]
 8008e72:	4613      	mov	r3, r2
 8008e74:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008e76:	68fb      	ldr	r3, [r7, #12]
 8008e78:	2b00      	cmp	r3, #0
 8008e7a:	d10b      	bne.n	8008e94 <xQueueGenericCreate+0x2c>
	__asm volatile
 8008e7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e80:	f383 8811 	msr	BASEPRI, r3
 8008e84:	f3bf 8f6f 	isb	sy
 8008e88:	f3bf 8f4f 	dsb	sy
 8008e8c:	613b      	str	r3, [r7, #16]
}
 8008e8e:	bf00      	nop
 8008e90:	bf00      	nop
 8008e92:	e7fd      	b.n	8008e90 <xQueueGenericCreate+0x28>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8008e94:	68bb      	ldr	r3, [r7, #8]
 8008e96:	2b00      	cmp	r3, #0
 8008e98:	d102      	bne.n	8008ea0 <xQueueGenericCreate+0x38>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8008e9a:	2300      	movs	r3, #0
 8008e9c:	61fb      	str	r3, [r7, #28]
 8008e9e:	e004      	b.n	8008eaa <xQueueGenericCreate+0x42>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008ea0:	68fb      	ldr	r3, [r7, #12]
 8008ea2:	68ba      	ldr	r2, [r7, #8]
 8008ea4:	fb02 f303 	mul.w	r3, r2, r3
 8008ea8:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8008eaa:	69fb      	ldr	r3, [r7, #28]
 8008eac:	3350      	adds	r3, #80	@ 0x50
 8008eae:	4618      	mov	r0, r3
 8008eb0:	f002 fab4 	bl	800b41c <pvPortMalloc>
 8008eb4:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8008eb6:	69bb      	ldr	r3, [r7, #24]
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	d00d      	beq.n	8008ed8 <xQueueGenericCreate+0x70>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8008ebc:	69bb      	ldr	r3, [r7, #24]
 8008ebe:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008ec0:	697b      	ldr	r3, [r7, #20]
 8008ec2:	3350      	adds	r3, #80	@ 0x50
 8008ec4:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008ec6:	79fa      	ldrb	r2, [r7, #7]
 8008ec8:	69bb      	ldr	r3, [r7, #24]
 8008eca:	9300      	str	r3, [sp, #0]
 8008ecc:	4613      	mov	r3, r2
 8008ece:	697a      	ldr	r2, [r7, #20]
 8008ed0:	68b9      	ldr	r1, [r7, #8]
 8008ed2:	68f8      	ldr	r0, [r7, #12]
 8008ed4:	f000 f805 	bl	8008ee2 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008ed8:	69bb      	ldr	r3, [r7, #24]
	}
 8008eda:	4618      	mov	r0, r3
 8008edc:	3720      	adds	r7, #32
 8008ede:	46bd      	mov	sp, r7
 8008ee0:	bd80      	pop	{r7, pc}

08008ee2 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8008ee2:	b580      	push	{r7, lr}
 8008ee4:	b084      	sub	sp, #16
 8008ee6:	af00      	add	r7, sp, #0
 8008ee8:	60f8      	str	r0, [r7, #12]
 8008eea:	60b9      	str	r1, [r7, #8]
 8008eec:	607a      	str	r2, [r7, #4]
 8008eee:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8008ef0:	68bb      	ldr	r3, [r7, #8]
 8008ef2:	2b00      	cmp	r3, #0
 8008ef4:	d103      	bne.n	8008efe <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8008ef6:	69bb      	ldr	r3, [r7, #24]
 8008ef8:	69ba      	ldr	r2, [r7, #24]
 8008efa:	601a      	str	r2, [r3, #0]
 8008efc:	e002      	b.n	8008f04 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8008efe:	69bb      	ldr	r3, [r7, #24]
 8008f00:	687a      	ldr	r2, [r7, #4]
 8008f02:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8008f04:	69bb      	ldr	r3, [r7, #24]
 8008f06:	68fa      	ldr	r2, [r7, #12]
 8008f08:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8008f0a:	69bb      	ldr	r3, [r7, #24]
 8008f0c:	68ba      	ldr	r2, [r7, #8]
 8008f0e:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8008f10:	2101      	movs	r1, #1
 8008f12:	69b8      	ldr	r0, [r7, #24]
 8008f14:	f7ff ff3e 	bl	8008d94 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8008f18:	69bb      	ldr	r3, [r7, #24]
 8008f1a:	78fa      	ldrb	r2, [r7, #3]
 8008f1c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8008f20:	bf00      	nop
 8008f22:	3710      	adds	r7, #16
 8008f24:	46bd      	mov	sp, r7
 8008f26:	bd80      	pop	{r7, pc}

08008f28 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8008f28:	b580      	push	{r7, lr}
 8008f2a:	b082      	sub	sp, #8
 8008f2c:	af00      	add	r7, sp, #0
 8008f2e:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	2b00      	cmp	r3, #0
 8008f34:	d00e      	beq.n	8008f54 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	2200      	movs	r2, #0
 8008f3a:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	2200      	movs	r2, #0
 8008f40:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	2200      	movs	r2, #0
 8008f46:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8008f48:	2300      	movs	r3, #0
 8008f4a:	2200      	movs	r2, #0
 8008f4c:	2100      	movs	r1, #0
 8008f4e:	6878      	ldr	r0, [r7, #4]
 8008f50:	f000 f81c 	bl	8008f8c <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8008f54:	bf00      	nop
 8008f56:	3708      	adds	r7, #8
 8008f58:	46bd      	mov	sp, r7
 8008f5a:	bd80      	pop	{r7, pc}

08008f5c <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8008f5c:	b580      	push	{r7, lr}
 8008f5e:	b086      	sub	sp, #24
 8008f60:	af00      	add	r7, sp, #0
 8008f62:	4603      	mov	r3, r0
 8008f64:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8008f66:	2301      	movs	r3, #1
 8008f68:	617b      	str	r3, [r7, #20]
 8008f6a:	2300      	movs	r3, #0
 8008f6c:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8008f6e:	79fb      	ldrb	r3, [r7, #7]
 8008f70:	461a      	mov	r2, r3
 8008f72:	6939      	ldr	r1, [r7, #16]
 8008f74:	6978      	ldr	r0, [r7, #20]
 8008f76:	f7ff ff77 	bl	8008e68 <xQueueGenericCreate>
 8008f7a:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8008f7c:	68f8      	ldr	r0, [r7, #12]
 8008f7e:	f7ff ffd3 	bl	8008f28 <prvInitialiseMutex>

		return xNewQueue;
 8008f82:	68fb      	ldr	r3, [r7, #12]
	}
 8008f84:	4618      	mov	r0, r3
 8008f86:	3718      	adds	r7, #24
 8008f88:	46bd      	mov	sp, r7
 8008f8a:	bd80      	pop	{r7, pc}

08008f8c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8008f8c:	b580      	push	{r7, lr}
 8008f8e:	b08e      	sub	sp, #56	@ 0x38
 8008f90:	af00      	add	r7, sp, #0
 8008f92:	60f8      	str	r0, [r7, #12]
 8008f94:	60b9      	str	r1, [r7, #8]
 8008f96:	607a      	str	r2, [r7, #4]
 8008f98:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8008f9a:	2300      	movs	r3, #0
 8008f9c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008f9e:	68fb      	ldr	r3, [r7, #12]
 8008fa0:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8008fa2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fa4:	2b00      	cmp	r3, #0
 8008fa6:	d10b      	bne.n	8008fc0 <xQueueGenericSend+0x34>
	__asm volatile
 8008fa8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fac:	f383 8811 	msr	BASEPRI, r3
 8008fb0:	f3bf 8f6f 	isb	sy
 8008fb4:	f3bf 8f4f 	dsb	sy
 8008fb8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8008fba:	bf00      	nop
 8008fbc:	bf00      	nop
 8008fbe:	e7fd      	b.n	8008fbc <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008fc0:	68bb      	ldr	r3, [r7, #8]
 8008fc2:	2b00      	cmp	r3, #0
 8008fc4:	d103      	bne.n	8008fce <xQueueGenericSend+0x42>
 8008fc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	d101      	bne.n	8008fd2 <xQueueGenericSend+0x46>
 8008fce:	2301      	movs	r3, #1
 8008fd0:	e000      	b.n	8008fd4 <xQueueGenericSend+0x48>
 8008fd2:	2300      	movs	r3, #0
 8008fd4:	2b00      	cmp	r3, #0
 8008fd6:	d10b      	bne.n	8008ff0 <xQueueGenericSend+0x64>
	__asm volatile
 8008fd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fdc:	f383 8811 	msr	BASEPRI, r3
 8008fe0:	f3bf 8f6f 	isb	sy
 8008fe4:	f3bf 8f4f 	dsb	sy
 8008fe8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008fea:	bf00      	nop
 8008fec:	bf00      	nop
 8008fee:	e7fd      	b.n	8008fec <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008ff0:	683b      	ldr	r3, [r7, #0]
 8008ff2:	2b02      	cmp	r3, #2
 8008ff4:	d103      	bne.n	8008ffe <xQueueGenericSend+0x72>
 8008ff6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ff8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008ffa:	2b01      	cmp	r3, #1
 8008ffc:	d101      	bne.n	8009002 <xQueueGenericSend+0x76>
 8008ffe:	2301      	movs	r3, #1
 8009000:	e000      	b.n	8009004 <xQueueGenericSend+0x78>
 8009002:	2300      	movs	r3, #0
 8009004:	2b00      	cmp	r3, #0
 8009006:	d10b      	bne.n	8009020 <xQueueGenericSend+0x94>
	__asm volatile
 8009008:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800900c:	f383 8811 	msr	BASEPRI, r3
 8009010:	f3bf 8f6f 	isb	sy
 8009014:	f3bf 8f4f 	dsb	sy
 8009018:	623b      	str	r3, [r7, #32]
}
 800901a:	bf00      	nop
 800901c:	bf00      	nop
 800901e:	e7fd      	b.n	800901c <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009020:	f001 fa52 	bl	800a4c8 <xTaskGetSchedulerState>
 8009024:	4603      	mov	r3, r0
 8009026:	2b00      	cmp	r3, #0
 8009028:	d102      	bne.n	8009030 <xQueueGenericSend+0xa4>
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	2b00      	cmp	r3, #0
 800902e:	d101      	bne.n	8009034 <xQueueGenericSend+0xa8>
 8009030:	2301      	movs	r3, #1
 8009032:	e000      	b.n	8009036 <xQueueGenericSend+0xaa>
 8009034:	2300      	movs	r3, #0
 8009036:	2b00      	cmp	r3, #0
 8009038:	d10b      	bne.n	8009052 <xQueueGenericSend+0xc6>
	__asm volatile
 800903a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800903e:	f383 8811 	msr	BASEPRI, r3
 8009042:	f3bf 8f6f 	isb	sy
 8009046:	f3bf 8f4f 	dsb	sy
 800904a:	61fb      	str	r3, [r7, #28]
}
 800904c:	bf00      	nop
 800904e:	bf00      	nop
 8009050:	e7fd      	b.n	800904e <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009052:	f002 f8c1 	bl	800b1d8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009056:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009058:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800905a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800905c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800905e:	429a      	cmp	r2, r3
 8009060:	d302      	bcc.n	8009068 <xQueueGenericSend+0xdc>
 8009062:	683b      	ldr	r3, [r7, #0]
 8009064:	2b02      	cmp	r3, #2
 8009066:	d129      	bne.n	80090bc <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009068:	683a      	ldr	r2, [r7, #0]
 800906a:	68b9      	ldr	r1, [r7, #8]
 800906c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800906e:	f000 fb35 	bl	80096dc <prvCopyDataToQueue>
 8009072:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009074:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009076:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009078:	2b00      	cmp	r3, #0
 800907a:	d010      	beq.n	800909e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800907c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800907e:	3324      	adds	r3, #36	@ 0x24
 8009080:	4618      	mov	r0, r3
 8009082:	f001 f881 	bl	800a188 <xTaskRemoveFromEventList>
 8009086:	4603      	mov	r3, r0
 8009088:	2b00      	cmp	r3, #0
 800908a:	d013      	beq.n	80090b4 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800908c:	4b3f      	ldr	r3, [pc, #252]	@ (800918c <xQueueGenericSend+0x200>)
 800908e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009092:	601a      	str	r2, [r3, #0]
 8009094:	f3bf 8f4f 	dsb	sy
 8009098:	f3bf 8f6f 	isb	sy
 800909c:	e00a      	b.n	80090b4 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800909e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80090a0:	2b00      	cmp	r3, #0
 80090a2:	d007      	beq.n	80090b4 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80090a4:	4b39      	ldr	r3, [pc, #228]	@ (800918c <xQueueGenericSend+0x200>)
 80090a6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80090aa:	601a      	str	r2, [r3, #0]
 80090ac:	f3bf 8f4f 	dsb	sy
 80090b0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80090b4:	f002 f8c2 	bl	800b23c <vPortExitCritical>
				return pdPASS;
 80090b8:	2301      	movs	r3, #1
 80090ba:	e063      	b.n	8009184 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	2b00      	cmp	r3, #0
 80090c0:	d103      	bne.n	80090ca <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80090c2:	f002 f8bb 	bl	800b23c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80090c6:	2300      	movs	r3, #0
 80090c8:	e05c      	b.n	8009184 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80090ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80090cc:	2b00      	cmp	r3, #0
 80090ce:	d106      	bne.n	80090de <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80090d0:	f107 0314 	add.w	r3, r7, #20
 80090d4:	4618      	mov	r0, r3
 80090d6:	f001 f8bb 	bl	800a250 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80090da:	2301      	movs	r3, #1
 80090dc:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80090de:	f002 f8ad 	bl	800b23c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80090e2:	f000 fe2d 	bl	8009d40 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80090e6:	f002 f877 	bl	800b1d8 <vPortEnterCritical>
 80090ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090ec:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80090f0:	b25b      	sxtb	r3, r3
 80090f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80090f6:	d103      	bne.n	8009100 <xQueueGenericSend+0x174>
 80090f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090fa:	2200      	movs	r2, #0
 80090fc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009100:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009102:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009106:	b25b      	sxtb	r3, r3
 8009108:	f1b3 3fff 	cmp.w	r3, #4294967295
 800910c:	d103      	bne.n	8009116 <xQueueGenericSend+0x18a>
 800910e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009110:	2200      	movs	r2, #0
 8009112:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009116:	f002 f891 	bl	800b23c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800911a:	1d3a      	adds	r2, r7, #4
 800911c:	f107 0314 	add.w	r3, r7, #20
 8009120:	4611      	mov	r1, r2
 8009122:	4618      	mov	r0, r3
 8009124:	f001 f8aa 	bl	800a27c <xTaskCheckForTimeOut>
 8009128:	4603      	mov	r3, r0
 800912a:	2b00      	cmp	r3, #0
 800912c:	d124      	bne.n	8009178 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800912e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009130:	f000 fbcc 	bl	80098cc <prvIsQueueFull>
 8009134:	4603      	mov	r3, r0
 8009136:	2b00      	cmp	r3, #0
 8009138:	d018      	beq.n	800916c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800913a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800913c:	3310      	adds	r3, #16
 800913e:	687a      	ldr	r2, [r7, #4]
 8009140:	4611      	mov	r1, r2
 8009142:	4618      	mov	r0, r3
 8009144:	f000 ffce 	bl	800a0e4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8009148:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800914a:	f000 fb57 	bl	80097fc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800914e:	f000 fe05 	bl	8009d5c <xTaskResumeAll>
 8009152:	4603      	mov	r3, r0
 8009154:	2b00      	cmp	r3, #0
 8009156:	f47f af7c 	bne.w	8009052 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800915a:	4b0c      	ldr	r3, [pc, #48]	@ (800918c <xQueueGenericSend+0x200>)
 800915c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009160:	601a      	str	r2, [r3, #0]
 8009162:	f3bf 8f4f 	dsb	sy
 8009166:	f3bf 8f6f 	isb	sy
 800916a:	e772      	b.n	8009052 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800916c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800916e:	f000 fb45 	bl	80097fc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009172:	f000 fdf3 	bl	8009d5c <xTaskResumeAll>
 8009176:	e76c      	b.n	8009052 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8009178:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800917a:	f000 fb3f 	bl	80097fc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800917e:	f000 fded 	bl	8009d5c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8009182:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8009184:	4618      	mov	r0, r3
 8009186:	3738      	adds	r7, #56	@ 0x38
 8009188:	46bd      	mov	sp, r7
 800918a:	bd80      	pop	{r7, pc}
 800918c:	e000ed04 	.word	0xe000ed04

08009190 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8009190:	b580      	push	{r7, lr}
 8009192:	b08e      	sub	sp, #56	@ 0x38
 8009194:	af00      	add	r7, sp, #0
 8009196:	60f8      	str	r0, [r7, #12]
 8009198:	60b9      	str	r1, [r7, #8]
 800919a:	607a      	str	r2, [r7, #4]
 800919c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800919e:	68fb      	ldr	r3, [r7, #12]
 80091a0:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80091a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091a4:	2b00      	cmp	r3, #0
 80091a6:	d10b      	bne.n	80091c0 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80091a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091ac:	f383 8811 	msr	BASEPRI, r3
 80091b0:	f3bf 8f6f 	isb	sy
 80091b4:	f3bf 8f4f 	dsb	sy
 80091b8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80091ba:	bf00      	nop
 80091bc:	bf00      	nop
 80091be:	e7fd      	b.n	80091bc <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80091c0:	68bb      	ldr	r3, [r7, #8]
 80091c2:	2b00      	cmp	r3, #0
 80091c4:	d103      	bne.n	80091ce <xQueueGenericSendFromISR+0x3e>
 80091c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80091ca:	2b00      	cmp	r3, #0
 80091cc:	d101      	bne.n	80091d2 <xQueueGenericSendFromISR+0x42>
 80091ce:	2301      	movs	r3, #1
 80091d0:	e000      	b.n	80091d4 <xQueueGenericSendFromISR+0x44>
 80091d2:	2300      	movs	r3, #0
 80091d4:	2b00      	cmp	r3, #0
 80091d6:	d10b      	bne.n	80091f0 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80091d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091dc:	f383 8811 	msr	BASEPRI, r3
 80091e0:	f3bf 8f6f 	isb	sy
 80091e4:	f3bf 8f4f 	dsb	sy
 80091e8:	623b      	str	r3, [r7, #32]
}
 80091ea:	bf00      	nop
 80091ec:	bf00      	nop
 80091ee:	e7fd      	b.n	80091ec <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80091f0:	683b      	ldr	r3, [r7, #0]
 80091f2:	2b02      	cmp	r3, #2
 80091f4:	d103      	bne.n	80091fe <xQueueGenericSendFromISR+0x6e>
 80091f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80091fa:	2b01      	cmp	r3, #1
 80091fc:	d101      	bne.n	8009202 <xQueueGenericSendFromISR+0x72>
 80091fe:	2301      	movs	r3, #1
 8009200:	e000      	b.n	8009204 <xQueueGenericSendFromISR+0x74>
 8009202:	2300      	movs	r3, #0
 8009204:	2b00      	cmp	r3, #0
 8009206:	d10b      	bne.n	8009220 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8009208:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800920c:	f383 8811 	msr	BASEPRI, r3
 8009210:	f3bf 8f6f 	isb	sy
 8009214:	f3bf 8f4f 	dsb	sy
 8009218:	61fb      	str	r3, [r7, #28]
}
 800921a:	bf00      	nop
 800921c:	bf00      	nop
 800921e:	e7fd      	b.n	800921c <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009220:	f002 f8ba 	bl	800b398 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8009224:	f3ef 8211 	mrs	r2, BASEPRI
 8009228:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800922c:	f383 8811 	msr	BASEPRI, r3
 8009230:	f3bf 8f6f 	isb	sy
 8009234:	f3bf 8f4f 	dsb	sy
 8009238:	61ba      	str	r2, [r7, #24]
 800923a:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800923c:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800923e:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009240:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009242:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009244:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009246:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009248:	429a      	cmp	r2, r3
 800924a:	d302      	bcc.n	8009252 <xQueueGenericSendFromISR+0xc2>
 800924c:	683b      	ldr	r3, [r7, #0]
 800924e:	2b02      	cmp	r3, #2
 8009250:	d12c      	bne.n	80092ac <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8009252:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009254:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009258:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800925c:	683a      	ldr	r2, [r7, #0]
 800925e:	68b9      	ldr	r1, [r7, #8]
 8009260:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009262:	f000 fa3b 	bl	80096dc <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8009266:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 800926a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800926e:	d112      	bne.n	8009296 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009270:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009272:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009274:	2b00      	cmp	r3, #0
 8009276:	d016      	beq.n	80092a6 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009278:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800927a:	3324      	adds	r3, #36	@ 0x24
 800927c:	4618      	mov	r0, r3
 800927e:	f000 ff83 	bl	800a188 <xTaskRemoveFromEventList>
 8009282:	4603      	mov	r3, r0
 8009284:	2b00      	cmp	r3, #0
 8009286:	d00e      	beq.n	80092a6 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	2b00      	cmp	r3, #0
 800928c:	d00b      	beq.n	80092a6 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	2201      	movs	r2, #1
 8009292:	601a      	str	r2, [r3, #0]
 8009294:	e007      	b.n	80092a6 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8009296:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800929a:	3301      	adds	r3, #1
 800929c:	b2db      	uxtb	r3, r3
 800929e:	b25a      	sxtb	r2, r3
 80092a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092a2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80092a6:	2301      	movs	r3, #1
 80092a8:	637b      	str	r3, [r7, #52]	@ 0x34
		{
 80092aa:	e001      	b.n	80092b0 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80092ac:	2300      	movs	r3, #0
 80092ae:	637b      	str	r3, [r7, #52]	@ 0x34
 80092b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80092b2:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80092b4:	693b      	ldr	r3, [r7, #16]
 80092b6:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80092ba:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80092bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80092be:	4618      	mov	r0, r3
 80092c0:	3738      	adds	r7, #56	@ 0x38
 80092c2:	46bd      	mov	sp, r7
 80092c4:	bd80      	pop	{r7, pc}
	...

080092c8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80092c8:	b580      	push	{r7, lr}
 80092ca:	b08c      	sub	sp, #48	@ 0x30
 80092cc:	af00      	add	r7, sp, #0
 80092ce:	60f8      	str	r0, [r7, #12]
 80092d0:	60b9      	str	r1, [r7, #8]
 80092d2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80092d4:	2300      	movs	r3, #0
 80092d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80092d8:	68fb      	ldr	r3, [r7, #12]
 80092da:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80092dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092de:	2b00      	cmp	r3, #0
 80092e0:	d10b      	bne.n	80092fa <xQueueReceive+0x32>
	__asm volatile
 80092e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092e6:	f383 8811 	msr	BASEPRI, r3
 80092ea:	f3bf 8f6f 	isb	sy
 80092ee:	f3bf 8f4f 	dsb	sy
 80092f2:	623b      	str	r3, [r7, #32]
}
 80092f4:	bf00      	nop
 80092f6:	bf00      	nop
 80092f8:	e7fd      	b.n	80092f6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80092fa:	68bb      	ldr	r3, [r7, #8]
 80092fc:	2b00      	cmp	r3, #0
 80092fe:	d103      	bne.n	8009308 <xQueueReceive+0x40>
 8009300:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009302:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009304:	2b00      	cmp	r3, #0
 8009306:	d101      	bne.n	800930c <xQueueReceive+0x44>
 8009308:	2301      	movs	r3, #1
 800930a:	e000      	b.n	800930e <xQueueReceive+0x46>
 800930c:	2300      	movs	r3, #0
 800930e:	2b00      	cmp	r3, #0
 8009310:	d10b      	bne.n	800932a <xQueueReceive+0x62>
	__asm volatile
 8009312:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009316:	f383 8811 	msr	BASEPRI, r3
 800931a:	f3bf 8f6f 	isb	sy
 800931e:	f3bf 8f4f 	dsb	sy
 8009322:	61fb      	str	r3, [r7, #28]
}
 8009324:	bf00      	nop
 8009326:	bf00      	nop
 8009328:	e7fd      	b.n	8009326 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800932a:	f001 f8cd 	bl	800a4c8 <xTaskGetSchedulerState>
 800932e:	4603      	mov	r3, r0
 8009330:	2b00      	cmp	r3, #0
 8009332:	d102      	bne.n	800933a <xQueueReceive+0x72>
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	2b00      	cmp	r3, #0
 8009338:	d101      	bne.n	800933e <xQueueReceive+0x76>
 800933a:	2301      	movs	r3, #1
 800933c:	e000      	b.n	8009340 <xQueueReceive+0x78>
 800933e:	2300      	movs	r3, #0
 8009340:	2b00      	cmp	r3, #0
 8009342:	d10b      	bne.n	800935c <xQueueReceive+0x94>
	__asm volatile
 8009344:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009348:	f383 8811 	msr	BASEPRI, r3
 800934c:	f3bf 8f6f 	isb	sy
 8009350:	f3bf 8f4f 	dsb	sy
 8009354:	61bb      	str	r3, [r7, #24]
}
 8009356:	bf00      	nop
 8009358:	bf00      	nop
 800935a:	e7fd      	b.n	8009358 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800935c:	f001 ff3c 	bl	800b1d8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009360:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009362:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009364:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009366:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009368:	2b00      	cmp	r3, #0
 800936a:	d01f      	beq.n	80093ac <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800936c:	68b9      	ldr	r1, [r7, #8]
 800936e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009370:	f000 fa1e 	bl	80097b0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009374:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009376:	1e5a      	subs	r2, r3, #1
 8009378:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800937a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800937c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800937e:	691b      	ldr	r3, [r3, #16]
 8009380:	2b00      	cmp	r3, #0
 8009382:	d00f      	beq.n	80093a4 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009384:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009386:	3310      	adds	r3, #16
 8009388:	4618      	mov	r0, r3
 800938a:	f000 fefd 	bl	800a188 <xTaskRemoveFromEventList>
 800938e:	4603      	mov	r3, r0
 8009390:	2b00      	cmp	r3, #0
 8009392:	d007      	beq.n	80093a4 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8009394:	4b3c      	ldr	r3, [pc, #240]	@ (8009488 <xQueueReceive+0x1c0>)
 8009396:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800939a:	601a      	str	r2, [r3, #0]
 800939c:	f3bf 8f4f 	dsb	sy
 80093a0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80093a4:	f001 ff4a 	bl	800b23c <vPortExitCritical>
				return pdPASS;
 80093a8:	2301      	movs	r3, #1
 80093aa:	e069      	b.n	8009480 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	2b00      	cmp	r3, #0
 80093b0:	d103      	bne.n	80093ba <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80093b2:	f001 ff43 	bl	800b23c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80093b6:	2300      	movs	r3, #0
 80093b8:	e062      	b.n	8009480 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80093ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80093bc:	2b00      	cmp	r3, #0
 80093be:	d106      	bne.n	80093ce <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80093c0:	f107 0310 	add.w	r3, r7, #16
 80093c4:	4618      	mov	r0, r3
 80093c6:	f000 ff43 	bl	800a250 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80093ca:	2301      	movs	r3, #1
 80093cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80093ce:	f001 ff35 	bl	800b23c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80093d2:	f000 fcb5 	bl	8009d40 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80093d6:	f001 feff 	bl	800b1d8 <vPortEnterCritical>
 80093da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80093dc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80093e0:	b25b      	sxtb	r3, r3
 80093e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80093e6:	d103      	bne.n	80093f0 <xQueueReceive+0x128>
 80093e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80093ea:	2200      	movs	r2, #0
 80093ec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80093f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80093f2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80093f6:	b25b      	sxtb	r3, r3
 80093f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80093fc:	d103      	bne.n	8009406 <xQueueReceive+0x13e>
 80093fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009400:	2200      	movs	r2, #0
 8009402:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009406:	f001 ff19 	bl	800b23c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800940a:	1d3a      	adds	r2, r7, #4
 800940c:	f107 0310 	add.w	r3, r7, #16
 8009410:	4611      	mov	r1, r2
 8009412:	4618      	mov	r0, r3
 8009414:	f000 ff32 	bl	800a27c <xTaskCheckForTimeOut>
 8009418:	4603      	mov	r3, r0
 800941a:	2b00      	cmp	r3, #0
 800941c:	d123      	bne.n	8009466 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800941e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009420:	f000 fa3e 	bl	80098a0 <prvIsQueueEmpty>
 8009424:	4603      	mov	r3, r0
 8009426:	2b00      	cmp	r3, #0
 8009428:	d017      	beq.n	800945a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800942a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800942c:	3324      	adds	r3, #36	@ 0x24
 800942e:	687a      	ldr	r2, [r7, #4]
 8009430:	4611      	mov	r1, r2
 8009432:	4618      	mov	r0, r3
 8009434:	f000 fe56 	bl	800a0e4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009438:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800943a:	f000 f9df 	bl	80097fc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800943e:	f000 fc8d 	bl	8009d5c <xTaskResumeAll>
 8009442:	4603      	mov	r3, r0
 8009444:	2b00      	cmp	r3, #0
 8009446:	d189      	bne.n	800935c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8009448:	4b0f      	ldr	r3, [pc, #60]	@ (8009488 <xQueueReceive+0x1c0>)
 800944a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800944e:	601a      	str	r2, [r3, #0]
 8009450:	f3bf 8f4f 	dsb	sy
 8009454:	f3bf 8f6f 	isb	sy
 8009458:	e780      	b.n	800935c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800945a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800945c:	f000 f9ce 	bl	80097fc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009460:	f000 fc7c 	bl	8009d5c <xTaskResumeAll>
 8009464:	e77a      	b.n	800935c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8009466:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009468:	f000 f9c8 	bl	80097fc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800946c:	f000 fc76 	bl	8009d5c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009470:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009472:	f000 fa15 	bl	80098a0 <prvIsQueueEmpty>
 8009476:	4603      	mov	r3, r0
 8009478:	2b00      	cmp	r3, #0
 800947a:	f43f af6f 	beq.w	800935c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800947e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8009480:	4618      	mov	r0, r3
 8009482:	3730      	adds	r7, #48	@ 0x30
 8009484:	46bd      	mov	sp, r7
 8009486:	bd80      	pop	{r7, pc}
 8009488:	e000ed04 	.word	0xe000ed04

0800948c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800948c:	b580      	push	{r7, lr}
 800948e:	b08e      	sub	sp, #56	@ 0x38
 8009490:	af00      	add	r7, sp, #0
 8009492:	6078      	str	r0, [r7, #4]
 8009494:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8009496:	2300      	movs	r3, #0
 8009498:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800949e:	2300      	movs	r3, #0
 80094a0:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80094a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80094a4:	2b00      	cmp	r3, #0
 80094a6:	d10b      	bne.n	80094c0 <xQueueSemaphoreTake+0x34>
	__asm volatile
 80094a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094ac:	f383 8811 	msr	BASEPRI, r3
 80094b0:	f3bf 8f6f 	isb	sy
 80094b4:	f3bf 8f4f 	dsb	sy
 80094b8:	623b      	str	r3, [r7, #32]
}
 80094ba:	bf00      	nop
 80094bc:	bf00      	nop
 80094be:	e7fd      	b.n	80094bc <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80094c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80094c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80094c4:	2b00      	cmp	r3, #0
 80094c6:	d00b      	beq.n	80094e0 <xQueueSemaphoreTake+0x54>
	__asm volatile
 80094c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094cc:	f383 8811 	msr	BASEPRI, r3
 80094d0:	f3bf 8f6f 	isb	sy
 80094d4:	f3bf 8f4f 	dsb	sy
 80094d8:	61fb      	str	r3, [r7, #28]
}
 80094da:	bf00      	nop
 80094dc:	bf00      	nop
 80094de:	e7fd      	b.n	80094dc <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80094e0:	f000 fff2 	bl	800a4c8 <xTaskGetSchedulerState>
 80094e4:	4603      	mov	r3, r0
 80094e6:	2b00      	cmp	r3, #0
 80094e8:	d102      	bne.n	80094f0 <xQueueSemaphoreTake+0x64>
 80094ea:	683b      	ldr	r3, [r7, #0]
 80094ec:	2b00      	cmp	r3, #0
 80094ee:	d101      	bne.n	80094f4 <xQueueSemaphoreTake+0x68>
 80094f0:	2301      	movs	r3, #1
 80094f2:	e000      	b.n	80094f6 <xQueueSemaphoreTake+0x6a>
 80094f4:	2300      	movs	r3, #0
 80094f6:	2b00      	cmp	r3, #0
 80094f8:	d10b      	bne.n	8009512 <xQueueSemaphoreTake+0x86>
	__asm volatile
 80094fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094fe:	f383 8811 	msr	BASEPRI, r3
 8009502:	f3bf 8f6f 	isb	sy
 8009506:	f3bf 8f4f 	dsb	sy
 800950a:	61bb      	str	r3, [r7, #24]
}
 800950c:	bf00      	nop
 800950e:	bf00      	nop
 8009510:	e7fd      	b.n	800950e <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009512:	f001 fe61 	bl	800b1d8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8009516:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009518:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800951a:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800951c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800951e:	2b00      	cmp	r3, #0
 8009520:	d024      	beq.n	800956c <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8009522:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009524:	1e5a      	subs	r2, r3, #1
 8009526:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009528:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800952a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800952c:	681b      	ldr	r3, [r3, #0]
 800952e:	2b00      	cmp	r3, #0
 8009530:	d104      	bne.n	800953c <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8009532:	f001 f98b 	bl	800a84c <pvTaskIncrementMutexHeldCount>
 8009536:	4602      	mov	r2, r0
 8009538:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800953a:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800953c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800953e:	691b      	ldr	r3, [r3, #16]
 8009540:	2b00      	cmp	r3, #0
 8009542:	d00f      	beq.n	8009564 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009544:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009546:	3310      	adds	r3, #16
 8009548:	4618      	mov	r0, r3
 800954a:	f000 fe1d 	bl	800a188 <xTaskRemoveFromEventList>
 800954e:	4603      	mov	r3, r0
 8009550:	2b00      	cmp	r3, #0
 8009552:	d007      	beq.n	8009564 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8009554:	4b54      	ldr	r3, [pc, #336]	@ (80096a8 <xQueueSemaphoreTake+0x21c>)
 8009556:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800955a:	601a      	str	r2, [r3, #0]
 800955c:	f3bf 8f4f 	dsb	sy
 8009560:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8009564:	f001 fe6a 	bl	800b23c <vPortExitCritical>
				return pdPASS;
 8009568:	2301      	movs	r3, #1
 800956a:	e098      	b.n	800969e <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800956c:	683b      	ldr	r3, [r7, #0]
 800956e:	2b00      	cmp	r3, #0
 8009570:	d112      	bne.n	8009598 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8009572:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009574:	2b00      	cmp	r3, #0
 8009576:	d00b      	beq.n	8009590 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8009578:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800957c:	f383 8811 	msr	BASEPRI, r3
 8009580:	f3bf 8f6f 	isb	sy
 8009584:	f3bf 8f4f 	dsb	sy
 8009588:	617b      	str	r3, [r7, #20]
}
 800958a:	bf00      	nop
 800958c:	bf00      	nop
 800958e:	e7fd      	b.n	800958c <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8009590:	f001 fe54 	bl	800b23c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8009594:	2300      	movs	r3, #0
 8009596:	e082      	b.n	800969e <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009598:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800959a:	2b00      	cmp	r3, #0
 800959c:	d106      	bne.n	80095ac <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800959e:	f107 030c 	add.w	r3, r7, #12
 80095a2:	4618      	mov	r0, r3
 80095a4:	f000 fe54 	bl	800a250 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80095a8:	2301      	movs	r3, #1
 80095aa:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80095ac:	f001 fe46 	bl	800b23c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80095b0:	f000 fbc6 	bl	8009d40 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80095b4:	f001 fe10 	bl	800b1d8 <vPortEnterCritical>
 80095b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80095ba:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80095be:	b25b      	sxtb	r3, r3
 80095c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80095c4:	d103      	bne.n	80095ce <xQueueSemaphoreTake+0x142>
 80095c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80095c8:	2200      	movs	r2, #0
 80095ca:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80095ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80095d0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80095d4:	b25b      	sxtb	r3, r3
 80095d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80095da:	d103      	bne.n	80095e4 <xQueueSemaphoreTake+0x158>
 80095dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80095de:	2200      	movs	r2, #0
 80095e0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80095e4:	f001 fe2a 	bl	800b23c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80095e8:	463a      	mov	r2, r7
 80095ea:	f107 030c 	add.w	r3, r7, #12
 80095ee:	4611      	mov	r1, r2
 80095f0:	4618      	mov	r0, r3
 80095f2:	f000 fe43 	bl	800a27c <xTaskCheckForTimeOut>
 80095f6:	4603      	mov	r3, r0
 80095f8:	2b00      	cmp	r3, #0
 80095fa:	d132      	bne.n	8009662 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80095fc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80095fe:	f000 f94f 	bl	80098a0 <prvIsQueueEmpty>
 8009602:	4603      	mov	r3, r0
 8009604:	2b00      	cmp	r3, #0
 8009606:	d026      	beq.n	8009656 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009608:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800960a:	681b      	ldr	r3, [r3, #0]
 800960c:	2b00      	cmp	r3, #0
 800960e:	d109      	bne.n	8009624 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8009610:	f001 fde2 	bl	800b1d8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8009614:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009616:	689b      	ldr	r3, [r3, #8]
 8009618:	4618      	mov	r0, r3
 800961a:	f000 ff73 	bl	800a504 <xTaskPriorityInherit>
 800961e:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8009620:	f001 fe0c 	bl	800b23c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009624:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009626:	3324      	adds	r3, #36	@ 0x24
 8009628:	683a      	ldr	r2, [r7, #0]
 800962a:	4611      	mov	r1, r2
 800962c:	4618      	mov	r0, r3
 800962e:	f000 fd59 	bl	800a0e4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009632:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009634:	f000 f8e2 	bl	80097fc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009638:	f000 fb90 	bl	8009d5c <xTaskResumeAll>
 800963c:	4603      	mov	r3, r0
 800963e:	2b00      	cmp	r3, #0
 8009640:	f47f af67 	bne.w	8009512 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8009644:	4b18      	ldr	r3, [pc, #96]	@ (80096a8 <xQueueSemaphoreTake+0x21c>)
 8009646:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800964a:	601a      	str	r2, [r3, #0]
 800964c:	f3bf 8f4f 	dsb	sy
 8009650:	f3bf 8f6f 	isb	sy
 8009654:	e75d      	b.n	8009512 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8009656:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009658:	f000 f8d0 	bl	80097fc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800965c:	f000 fb7e 	bl	8009d5c <xTaskResumeAll>
 8009660:	e757      	b.n	8009512 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8009662:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009664:	f000 f8ca 	bl	80097fc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009668:	f000 fb78 	bl	8009d5c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800966c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800966e:	f000 f917 	bl	80098a0 <prvIsQueueEmpty>
 8009672:	4603      	mov	r3, r0
 8009674:	2b00      	cmp	r3, #0
 8009676:	f43f af4c 	beq.w	8009512 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800967a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800967c:	2b00      	cmp	r3, #0
 800967e:	d00d      	beq.n	800969c <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8009680:	f001 fdaa 	bl	800b1d8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8009684:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009686:	f000 f811 	bl	80096ac <prvGetDisinheritPriorityAfterTimeout>
 800968a:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800968c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800968e:	689b      	ldr	r3, [r3, #8]
 8009690:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009692:	4618      	mov	r0, r3
 8009694:	f001 f83e 	bl	800a714 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8009698:	f001 fdd0 	bl	800b23c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800969c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800969e:	4618      	mov	r0, r3
 80096a0:	3738      	adds	r7, #56	@ 0x38
 80096a2:	46bd      	mov	sp, r7
 80096a4:	bd80      	pop	{r7, pc}
 80096a6:	bf00      	nop
 80096a8:	e000ed04 	.word	0xe000ed04

080096ac <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80096ac:	b480      	push	{r7}
 80096ae:	b085      	sub	sp, #20
 80096b0:	af00      	add	r7, sp, #0
 80096b2:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80096b8:	2b00      	cmp	r3, #0
 80096ba:	d006      	beq.n	80096ca <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80096c0:	681b      	ldr	r3, [r3, #0]
 80096c2:	f1c3 0305 	rsb	r3, r3, #5
 80096c6:	60fb      	str	r3, [r7, #12]
 80096c8:	e001      	b.n	80096ce <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80096ca:	2300      	movs	r3, #0
 80096cc:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80096ce:	68fb      	ldr	r3, [r7, #12]
	}
 80096d0:	4618      	mov	r0, r3
 80096d2:	3714      	adds	r7, #20
 80096d4:	46bd      	mov	sp, r7
 80096d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096da:	4770      	bx	lr

080096dc <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80096dc:	b580      	push	{r7, lr}
 80096de:	b086      	sub	sp, #24
 80096e0:	af00      	add	r7, sp, #0
 80096e2:	60f8      	str	r0, [r7, #12]
 80096e4:	60b9      	str	r1, [r7, #8]
 80096e6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80096e8:	2300      	movs	r3, #0
 80096ea:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80096ec:	68fb      	ldr	r3, [r7, #12]
 80096ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80096f0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80096f2:	68fb      	ldr	r3, [r7, #12]
 80096f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80096f6:	2b00      	cmp	r3, #0
 80096f8:	d10d      	bne.n	8009716 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80096fa:	68fb      	ldr	r3, [r7, #12]
 80096fc:	681b      	ldr	r3, [r3, #0]
 80096fe:	2b00      	cmp	r3, #0
 8009700:	d14d      	bne.n	800979e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8009702:	68fb      	ldr	r3, [r7, #12]
 8009704:	689b      	ldr	r3, [r3, #8]
 8009706:	4618      	mov	r0, r3
 8009708:	f000 ff7c 	bl	800a604 <xTaskPriorityDisinherit>
 800970c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800970e:	68fb      	ldr	r3, [r7, #12]
 8009710:	2200      	movs	r2, #0
 8009712:	609a      	str	r2, [r3, #8]
 8009714:	e043      	b.n	800979e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	2b00      	cmp	r3, #0
 800971a:	d119      	bne.n	8009750 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800971c:	68fb      	ldr	r3, [r7, #12]
 800971e:	6858      	ldr	r0, [r3, #4]
 8009720:	68fb      	ldr	r3, [r7, #12]
 8009722:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009724:	461a      	mov	r2, r3
 8009726:	68b9      	ldr	r1, [r7, #8]
 8009728:	f005 fbb7 	bl	800ee9a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800972c:	68fb      	ldr	r3, [r7, #12]
 800972e:	685a      	ldr	r2, [r3, #4]
 8009730:	68fb      	ldr	r3, [r7, #12]
 8009732:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009734:	441a      	add	r2, r3
 8009736:	68fb      	ldr	r3, [r7, #12]
 8009738:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800973a:	68fb      	ldr	r3, [r7, #12]
 800973c:	685a      	ldr	r2, [r3, #4]
 800973e:	68fb      	ldr	r3, [r7, #12]
 8009740:	689b      	ldr	r3, [r3, #8]
 8009742:	429a      	cmp	r2, r3
 8009744:	d32b      	bcc.n	800979e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8009746:	68fb      	ldr	r3, [r7, #12]
 8009748:	681a      	ldr	r2, [r3, #0]
 800974a:	68fb      	ldr	r3, [r7, #12]
 800974c:	605a      	str	r2, [r3, #4]
 800974e:	e026      	b.n	800979e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8009750:	68fb      	ldr	r3, [r7, #12]
 8009752:	68d8      	ldr	r0, [r3, #12]
 8009754:	68fb      	ldr	r3, [r7, #12]
 8009756:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009758:	461a      	mov	r2, r3
 800975a:	68b9      	ldr	r1, [r7, #8]
 800975c:	f005 fb9d 	bl	800ee9a <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8009760:	68fb      	ldr	r3, [r7, #12]
 8009762:	68da      	ldr	r2, [r3, #12]
 8009764:	68fb      	ldr	r3, [r7, #12]
 8009766:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009768:	425b      	negs	r3, r3
 800976a:	441a      	add	r2, r3
 800976c:	68fb      	ldr	r3, [r7, #12]
 800976e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009770:	68fb      	ldr	r3, [r7, #12]
 8009772:	68da      	ldr	r2, [r3, #12]
 8009774:	68fb      	ldr	r3, [r7, #12]
 8009776:	681b      	ldr	r3, [r3, #0]
 8009778:	429a      	cmp	r2, r3
 800977a:	d207      	bcs.n	800978c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800977c:	68fb      	ldr	r3, [r7, #12]
 800977e:	689a      	ldr	r2, [r3, #8]
 8009780:	68fb      	ldr	r3, [r7, #12]
 8009782:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009784:	425b      	negs	r3, r3
 8009786:	441a      	add	r2, r3
 8009788:	68fb      	ldr	r3, [r7, #12]
 800978a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	2b02      	cmp	r3, #2
 8009790:	d105      	bne.n	800979e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009792:	693b      	ldr	r3, [r7, #16]
 8009794:	2b00      	cmp	r3, #0
 8009796:	d002      	beq.n	800979e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8009798:	693b      	ldr	r3, [r7, #16]
 800979a:	3b01      	subs	r3, #1
 800979c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800979e:	693b      	ldr	r3, [r7, #16]
 80097a0:	1c5a      	adds	r2, r3, #1
 80097a2:	68fb      	ldr	r3, [r7, #12]
 80097a4:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80097a6:	697b      	ldr	r3, [r7, #20]
}
 80097a8:	4618      	mov	r0, r3
 80097aa:	3718      	adds	r7, #24
 80097ac:	46bd      	mov	sp, r7
 80097ae:	bd80      	pop	{r7, pc}

080097b0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80097b0:	b580      	push	{r7, lr}
 80097b2:	b082      	sub	sp, #8
 80097b4:	af00      	add	r7, sp, #0
 80097b6:	6078      	str	r0, [r7, #4]
 80097b8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80097be:	2b00      	cmp	r3, #0
 80097c0:	d018      	beq.n	80097f4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	68da      	ldr	r2, [r3, #12]
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80097ca:	441a      	add	r2, r3
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	68da      	ldr	r2, [r3, #12]
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	689b      	ldr	r3, [r3, #8]
 80097d8:	429a      	cmp	r2, r3
 80097da:	d303      	bcc.n	80097e4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	681a      	ldr	r2, [r3, #0]
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	68d9      	ldr	r1, [r3, #12]
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80097ec:	461a      	mov	r2, r3
 80097ee:	6838      	ldr	r0, [r7, #0]
 80097f0:	f005 fb53 	bl	800ee9a <memcpy>
	}
}
 80097f4:	bf00      	nop
 80097f6:	3708      	adds	r7, #8
 80097f8:	46bd      	mov	sp, r7
 80097fa:	bd80      	pop	{r7, pc}

080097fc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80097fc:	b580      	push	{r7, lr}
 80097fe:	b084      	sub	sp, #16
 8009800:	af00      	add	r7, sp, #0
 8009802:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8009804:	f001 fce8 	bl	800b1d8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800980e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009810:	e011      	b.n	8009836 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009816:	2b00      	cmp	r3, #0
 8009818:	d012      	beq.n	8009840 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	3324      	adds	r3, #36	@ 0x24
 800981e:	4618      	mov	r0, r3
 8009820:	f000 fcb2 	bl	800a188 <xTaskRemoveFromEventList>
 8009824:	4603      	mov	r3, r0
 8009826:	2b00      	cmp	r3, #0
 8009828:	d001      	beq.n	800982e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800982a:	f000 fd8b 	bl	800a344 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800982e:	7bfb      	ldrb	r3, [r7, #15]
 8009830:	3b01      	subs	r3, #1
 8009832:	b2db      	uxtb	r3, r3
 8009834:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009836:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800983a:	2b00      	cmp	r3, #0
 800983c:	dce9      	bgt.n	8009812 <prvUnlockQueue+0x16>
 800983e:	e000      	b.n	8009842 <prvUnlockQueue+0x46>
					break;
 8009840:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	22ff      	movs	r2, #255	@ 0xff
 8009846:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800984a:	f001 fcf7 	bl	800b23c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800984e:	f001 fcc3 	bl	800b1d8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009858:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800985a:	e011      	b.n	8009880 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	691b      	ldr	r3, [r3, #16]
 8009860:	2b00      	cmp	r3, #0
 8009862:	d012      	beq.n	800988a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	3310      	adds	r3, #16
 8009868:	4618      	mov	r0, r3
 800986a:	f000 fc8d 	bl	800a188 <xTaskRemoveFromEventList>
 800986e:	4603      	mov	r3, r0
 8009870:	2b00      	cmp	r3, #0
 8009872:	d001      	beq.n	8009878 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8009874:	f000 fd66 	bl	800a344 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8009878:	7bbb      	ldrb	r3, [r7, #14]
 800987a:	3b01      	subs	r3, #1
 800987c:	b2db      	uxtb	r3, r3
 800987e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009880:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009884:	2b00      	cmp	r3, #0
 8009886:	dce9      	bgt.n	800985c <prvUnlockQueue+0x60>
 8009888:	e000      	b.n	800988c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800988a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	22ff      	movs	r2, #255	@ 0xff
 8009890:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8009894:	f001 fcd2 	bl	800b23c <vPortExitCritical>
}
 8009898:	bf00      	nop
 800989a:	3710      	adds	r7, #16
 800989c:	46bd      	mov	sp, r7
 800989e:	bd80      	pop	{r7, pc}

080098a0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80098a0:	b580      	push	{r7, lr}
 80098a2:	b084      	sub	sp, #16
 80098a4:	af00      	add	r7, sp, #0
 80098a6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80098a8:	f001 fc96 	bl	800b1d8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80098b0:	2b00      	cmp	r3, #0
 80098b2:	d102      	bne.n	80098ba <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80098b4:	2301      	movs	r3, #1
 80098b6:	60fb      	str	r3, [r7, #12]
 80098b8:	e001      	b.n	80098be <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80098ba:	2300      	movs	r3, #0
 80098bc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80098be:	f001 fcbd 	bl	800b23c <vPortExitCritical>

	return xReturn;
 80098c2:	68fb      	ldr	r3, [r7, #12]
}
 80098c4:	4618      	mov	r0, r3
 80098c6:	3710      	adds	r7, #16
 80098c8:	46bd      	mov	sp, r7
 80098ca:	bd80      	pop	{r7, pc}

080098cc <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80098cc:	b580      	push	{r7, lr}
 80098ce:	b084      	sub	sp, #16
 80098d0:	af00      	add	r7, sp, #0
 80098d2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80098d4:	f001 fc80 	bl	800b1d8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80098e0:	429a      	cmp	r2, r3
 80098e2:	d102      	bne.n	80098ea <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80098e4:	2301      	movs	r3, #1
 80098e6:	60fb      	str	r3, [r7, #12]
 80098e8:	e001      	b.n	80098ee <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80098ea:	2300      	movs	r3, #0
 80098ec:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80098ee:	f001 fca5 	bl	800b23c <vPortExitCritical>

	return xReturn;
 80098f2:	68fb      	ldr	r3, [r7, #12]
}
 80098f4:	4618      	mov	r0, r3
 80098f6:	3710      	adds	r7, #16
 80098f8:	46bd      	mov	sp, r7
 80098fa:	bd80      	pop	{r7, pc}

080098fc <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80098fc:	b480      	push	{r7}
 80098fe:	b085      	sub	sp, #20
 8009900:	af00      	add	r7, sp, #0
 8009902:	6078      	str	r0, [r7, #4]
 8009904:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009906:	2300      	movs	r3, #0
 8009908:	60fb      	str	r3, [r7, #12]
 800990a:	e014      	b.n	8009936 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800990c:	4a0f      	ldr	r2, [pc, #60]	@ (800994c <vQueueAddToRegistry+0x50>)
 800990e:	68fb      	ldr	r3, [r7, #12]
 8009910:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8009914:	2b00      	cmp	r3, #0
 8009916:	d10b      	bne.n	8009930 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8009918:	490c      	ldr	r1, [pc, #48]	@ (800994c <vQueueAddToRegistry+0x50>)
 800991a:	68fb      	ldr	r3, [r7, #12]
 800991c:	683a      	ldr	r2, [r7, #0]
 800991e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8009922:	4a0a      	ldr	r2, [pc, #40]	@ (800994c <vQueueAddToRegistry+0x50>)
 8009924:	68fb      	ldr	r3, [r7, #12]
 8009926:	00db      	lsls	r3, r3, #3
 8009928:	4413      	add	r3, r2
 800992a:	687a      	ldr	r2, [r7, #4]
 800992c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800992e:	e006      	b.n	800993e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009930:	68fb      	ldr	r3, [r7, #12]
 8009932:	3301      	adds	r3, #1
 8009934:	60fb      	str	r3, [r7, #12]
 8009936:	68fb      	ldr	r3, [r7, #12]
 8009938:	2b07      	cmp	r3, #7
 800993a:	d9e7      	bls.n	800990c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800993c:	bf00      	nop
 800993e:	bf00      	nop
 8009940:	3714      	adds	r7, #20
 8009942:	46bd      	mov	sp, r7
 8009944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009948:	4770      	bx	lr
 800994a:	bf00      	nop
 800994c:	20000894 	.word	0x20000894

08009950 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009950:	b580      	push	{r7, lr}
 8009952:	b086      	sub	sp, #24
 8009954:	af00      	add	r7, sp, #0
 8009956:	60f8      	str	r0, [r7, #12]
 8009958:	60b9      	str	r1, [r7, #8]
 800995a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800995c:	68fb      	ldr	r3, [r7, #12]
 800995e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8009960:	f001 fc3a 	bl	800b1d8 <vPortEnterCritical>
 8009964:	697b      	ldr	r3, [r7, #20]
 8009966:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800996a:	b25b      	sxtb	r3, r3
 800996c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009970:	d103      	bne.n	800997a <vQueueWaitForMessageRestricted+0x2a>
 8009972:	697b      	ldr	r3, [r7, #20]
 8009974:	2200      	movs	r2, #0
 8009976:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800997a:	697b      	ldr	r3, [r7, #20]
 800997c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009980:	b25b      	sxtb	r3, r3
 8009982:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009986:	d103      	bne.n	8009990 <vQueueWaitForMessageRestricted+0x40>
 8009988:	697b      	ldr	r3, [r7, #20]
 800998a:	2200      	movs	r2, #0
 800998c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009990:	f001 fc54 	bl	800b23c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8009994:	697b      	ldr	r3, [r7, #20]
 8009996:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009998:	2b00      	cmp	r3, #0
 800999a:	d106      	bne.n	80099aa <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800999c:	697b      	ldr	r3, [r7, #20]
 800999e:	3324      	adds	r3, #36	@ 0x24
 80099a0:	687a      	ldr	r2, [r7, #4]
 80099a2:	68b9      	ldr	r1, [r7, #8]
 80099a4:	4618      	mov	r0, r3
 80099a6:	f000 fbc3 	bl	800a130 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80099aa:	6978      	ldr	r0, [r7, #20]
 80099ac:	f7ff ff26 	bl	80097fc <prvUnlockQueue>
	}
 80099b0:	bf00      	nop
 80099b2:	3718      	adds	r7, #24
 80099b4:	46bd      	mov	sp, r7
 80099b6:	bd80      	pop	{r7, pc}

080099b8 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80099b8:	b580      	push	{r7, lr}
 80099ba:	b08c      	sub	sp, #48	@ 0x30
 80099bc:	af04      	add	r7, sp, #16
 80099be:	60f8      	str	r0, [r7, #12]
 80099c0:	60b9      	str	r1, [r7, #8]
 80099c2:	603b      	str	r3, [r7, #0]
 80099c4:	4613      	mov	r3, r2
 80099c6:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80099c8:	88fb      	ldrh	r3, [r7, #6]
 80099ca:	009b      	lsls	r3, r3, #2
 80099cc:	4618      	mov	r0, r3
 80099ce:	f001 fd25 	bl	800b41c <pvPortMalloc>
 80099d2:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80099d4:	697b      	ldr	r3, [r7, #20]
 80099d6:	2b00      	cmp	r3, #0
 80099d8:	d00e      	beq.n	80099f8 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80099da:	2058      	movs	r0, #88	@ 0x58
 80099dc:	f001 fd1e 	bl	800b41c <pvPortMalloc>
 80099e0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80099e2:	69fb      	ldr	r3, [r7, #28]
 80099e4:	2b00      	cmp	r3, #0
 80099e6:	d003      	beq.n	80099f0 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80099e8:	69fb      	ldr	r3, [r7, #28]
 80099ea:	697a      	ldr	r2, [r7, #20]
 80099ec:	631a      	str	r2, [r3, #48]	@ 0x30
 80099ee:	e005      	b.n	80099fc <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80099f0:	6978      	ldr	r0, [r7, #20]
 80099f2:	f001 fddb 	bl	800b5ac <vPortFree>
 80099f6:	e001      	b.n	80099fc <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80099f8:	2300      	movs	r3, #0
 80099fa:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80099fc:	69fb      	ldr	r3, [r7, #28]
 80099fe:	2b00      	cmp	r3, #0
 8009a00:	d013      	beq.n	8009a2a <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8009a02:	88fa      	ldrh	r2, [r7, #6]
 8009a04:	2300      	movs	r3, #0
 8009a06:	9303      	str	r3, [sp, #12]
 8009a08:	69fb      	ldr	r3, [r7, #28]
 8009a0a:	9302      	str	r3, [sp, #8]
 8009a0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a0e:	9301      	str	r3, [sp, #4]
 8009a10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a12:	9300      	str	r3, [sp, #0]
 8009a14:	683b      	ldr	r3, [r7, #0]
 8009a16:	68b9      	ldr	r1, [r7, #8]
 8009a18:	68f8      	ldr	r0, [r7, #12]
 8009a1a:	f000 f80e 	bl	8009a3a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009a1e:	69f8      	ldr	r0, [r7, #28]
 8009a20:	f000 f89c 	bl	8009b5c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8009a24:	2301      	movs	r3, #1
 8009a26:	61bb      	str	r3, [r7, #24]
 8009a28:	e002      	b.n	8009a30 <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8009a2a:	f04f 33ff 	mov.w	r3, #4294967295
 8009a2e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8009a30:	69bb      	ldr	r3, [r7, #24]
	}
 8009a32:	4618      	mov	r0, r3
 8009a34:	3720      	adds	r7, #32
 8009a36:	46bd      	mov	sp, r7
 8009a38:	bd80      	pop	{r7, pc}

08009a3a <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8009a3a:	b580      	push	{r7, lr}
 8009a3c:	b088      	sub	sp, #32
 8009a3e:	af00      	add	r7, sp, #0
 8009a40:	60f8      	str	r0, [r7, #12]
 8009a42:	60b9      	str	r1, [r7, #8]
 8009a44:	607a      	str	r2, [r7, #4]
 8009a46:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8009a48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a4a:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	009b      	lsls	r3, r3, #2
 8009a50:	461a      	mov	r2, r3
 8009a52:	21a5      	movs	r1, #165	@ 0xa5
 8009a54:	f005 f920 	bl	800ec98 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8009a58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a5a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8009a62:	3b01      	subs	r3, #1
 8009a64:	009b      	lsls	r3, r3, #2
 8009a66:	4413      	add	r3, r2
 8009a68:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8009a6a:	69bb      	ldr	r3, [r7, #24]
 8009a6c:	f023 0307 	bic.w	r3, r3, #7
 8009a70:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8009a72:	69bb      	ldr	r3, [r7, #24]
 8009a74:	f003 0307 	and.w	r3, r3, #7
 8009a78:	2b00      	cmp	r3, #0
 8009a7a:	d00b      	beq.n	8009a94 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8009a7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a80:	f383 8811 	msr	BASEPRI, r3
 8009a84:	f3bf 8f6f 	isb	sy
 8009a88:	f3bf 8f4f 	dsb	sy
 8009a8c:	617b      	str	r3, [r7, #20]
}
 8009a8e:	bf00      	nop
 8009a90:	bf00      	nop
 8009a92:	e7fd      	b.n	8009a90 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8009a94:	68bb      	ldr	r3, [r7, #8]
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	d01f      	beq.n	8009ada <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009a9a:	2300      	movs	r3, #0
 8009a9c:	61fb      	str	r3, [r7, #28]
 8009a9e:	e012      	b.n	8009ac6 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009aa0:	68ba      	ldr	r2, [r7, #8]
 8009aa2:	69fb      	ldr	r3, [r7, #28]
 8009aa4:	4413      	add	r3, r2
 8009aa6:	7819      	ldrb	r1, [r3, #0]
 8009aa8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009aaa:	69fb      	ldr	r3, [r7, #28]
 8009aac:	4413      	add	r3, r2
 8009aae:	3334      	adds	r3, #52	@ 0x34
 8009ab0:	460a      	mov	r2, r1
 8009ab2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8009ab4:	68ba      	ldr	r2, [r7, #8]
 8009ab6:	69fb      	ldr	r3, [r7, #28]
 8009ab8:	4413      	add	r3, r2
 8009aba:	781b      	ldrb	r3, [r3, #0]
 8009abc:	2b00      	cmp	r3, #0
 8009abe:	d006      	beq.n	8009ace <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009ac0:	69fb      	ldr	r3, [r7, #28]
 8009ac2:	3301      	adds	r3, #1
 8009ac4:	61fb      	str	r3, [r7, #28]
 8009ac6:	69fb      	ldr	r3, [r7, #28]
 8009ac8:	2b09      	cmp	r3, #9
 8009aca:	d9e9      	bls.n	8009aa0 <prvInitialiseNewTask+0x66>
 8009acc:	e000      	b.n	8009ad0 <prvInitialiseNewTask+0x96>
			{
				break;
 8009ace:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8009ad0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ad2:	2200      	movs	r2, #0
 8009ad4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8009ad8:	e003      	b.n	8009ae2 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8009ada:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009adc:	2200      	movs	r2, #0
 8009ade:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8009ae2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ae4:	2b04      	cmp	r3, #4
 8009ae6:	d901      	bls.n	8009aec <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8009ae8:	2304      	movs	r3, #4
 8009aea:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8009aec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009aee:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009af0:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8009af2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009af4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009af6:	649a      	str	r2, [r3, #72]	@ 0x48
		pxNewTCB->uxMutexesHeld = 0;
 8009af8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009afa:	2200      	movs	r2, #0
 8009afc:	64da      	str	r2, [r3, #76]	@ 0x4c
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009afe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b00:	3304      	adds	r3, #4
 8009b02:	4618      	mov	r0, r3
 8009b04:	f7ff f8b2 	bl	8008c6c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8009b08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b0a:	3318      	adds	r3, #24
 8009b0c:	4618      	mov	r0, r3
 8009b0e:	f7ff f8ad 	bl	8008c6c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8009b12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b14:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009b16:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009b18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b1a:	f1c3 0205 	rsb	r2, r3, #5
 8009b1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b20:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8009b22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b24:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009b26:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8009b28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b2a:	2200      	movs	r2, #0
 8009b2c:	651a      	str	r2, [r3, #80]	@ 0x50
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009b2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b30:	2200      	movs	r2, #0
 8009b32:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009b36:	683a      	ldr	r2, [r7, #0]
 8009b38:	68f9      	ldr	r1, [r7, #12]
 8009b3a:	69b8      	ldr	r0, [r7, #24]
 8009b3c:	f001 fa1e 	bl	800af7c <pxPortInitialiseStack>
 8009b40:	4602      	mov	r2, r0
 8009b42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b44:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8009b46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b48:	2b00      	cmp	r3, #0
 8009b4a:	d002      	beq.n	8009b52 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009b4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b4e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009b50:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009b52:	bf00      	nop
 8009b54:	3720      	adds	r7, #32
 8009b56:	46bd      	mov	sp, r7
 8009b58:	bd80      	pop	{r7, pc}
	...

08009b5c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8009b5c:	b580      	push	{r7, lr}
 8009b5e:	b082      	sub	sp, #8
 8009b60:	af00      	add	r7, sp, #0
 8009b62:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8009b64:	f001 fb38 	bl	800b1d8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8009b68:	4b2c      	ldr	r3, [pc, #176]	@ (8009c1c <prvAddNewTaskToReadyList+0xc0>)
 8009b6a:	681b      	ldr	r3, [r3, #0]
 8009b6c:	3301      	adds	r3, #1
 8009b6e:	4a2b      	ldr	r2, [pc, #172]	@ (8009c1c <prvAddNewTaskToReadyList+0xc0>)
 8009b70:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8009b72:	4b2b      	ldr	r3, [pc, #172]	@ (8009c20 <prvAddNewTaskToReadyList+0xc4>)
 8009b74:	681b      	ldr	r3, [r3, #0]
 8009b76:	2b00      	cmp	r3, #0
 8009b78:	d109      	bne.n	8009b8e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8009b7a:	4a29      	ldr	r2, [pc, #164]	@ (8009c20 <prvAddNewTaskToReadyList+0xc4>)
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009b80:	4b26      	ldr	r3, [pc, #152]	@ (8009c1c <prvAddNewTaskToReadyList+0xc0>)
 8009b82:	681b      	ldr	r3, [r3, #0]
 8009b84:	2b01      	cmp	r3, #1
 8009b86:	d110      	bne.n	8009baa <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8009b88:	f000 fc00 	bl	800a38c <prvInitialiseTaskLists>
 8009b8c:	e00d      	b.n	8009baa <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8009b8e:	4b25      	ldr	r3, [pc, #148]	@ (8009c24 <prvAddNewTaskToReadyList+0xc8>)
 8009b90:	681b      	ldr	r3, [r3, #0]
 8009b92:	2b00      	cmp	r3, #0
 8009b94:	d109      	bne.n	8009baa <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8009b96:	4b22      	ldr	r3, [pc, #136]	@ (8009c20 <prvAddNewTaskToReadyList+0xc4>)
 8009b98:	681b      	ldr	r3, [r3, #0]
 8009b9a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ba0:	429a      	cmp	r2, r3
 8009ba2:	d802      	bhi.n	8009baa <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8009ba4:	4a1e      	ldr	r2, [pc, #120]	@ (8009c20 <prvAddNewTaskToReadyList+0xc4>)
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8009baa:	4b1f      	ldr	r3, [pc, #124]	@ (8009c28 <prvAddNewTaskToReadyList+0xcc>)
 8009bac:	681b      	ldr	r3, [r3, #0]
 8009bae:	3301      	adds	r3, #1
 8009bb0:	4a1d      	ldr	r2, [pc, #116]	@ (8009c28 <prvAddNewTaskToReadyList+0xcc>)
 8009bb2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8009bb4:	4b1c      	ldr	r3, [pc, #112]	@ (8009c28 <prvAddNewTaskToReadyList+0xcc>)
 8009bb6:	681a      	ldr	r2, [r3, #0]
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	641a      	str	r2, [r3, #64]	@ 0x40
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009bc0:	2201      	movs	r2, #1
 8009bc2:	409a      	lsls	r2, r3
 8009bc4:	4b19      	ldr	r3, [pc, #100]	@ (8009c2c <prvAddNewTaskToReadyList+0xd0>)
 8009bc6:	681b      	ldr	r3, [r3, #0]
 8009bc8:	4313      	orrs	r3, r2
 8009bca:	4a18      	ldr	r2, [pc, #96]	@ (8009c2c <prvAddNewTaskToReadyList+0xd0>)
 8009bcc:	6013      	str	r3, [r2, #0]
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009bd2:	4613      	mov	r3, r2
 8009bd4:	009b      	lsls	r3, r3, #2
 8009bd6:	4413      	add	r3, r2
 8009bd8:	009b      	lsls	r3, r3, #2
 8009bda:	4a15      	ldr	r2, [pc, #84]	@ (8009c30 <prvAddNewTaskToReadyList+0xd4>)
 8009bdc:	441a      	add	r2, r3
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	3304      	adds	r3, #4
 8009be2:	4619      	mov	r1, r3
 8009be4:	4610      	mov	r0, r2
 8009be6:	f7ff f84e 	bl	8008c86 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8009bea:	f001 fb27 	bl	800b23c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8009bee:	4b0d      	ldr	r3, [pc, #52]	@ (8009c24 <prvAddNewTaskToReadyList+0xc8>)
 8009bf0:	681b      	ldr	r3, [r3, #0]
 8009bf2:	2b00      	cmp	r3, #0
 8009bf4:	d00e      	beq.n	8009c14 <prvAddNewTaskToReadyList+0xb8>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8009bf6:	4b0a      	ldr	r3, [pc, #40]	@ (8009c20 <prvAddNewTaskToReadyList+0xc4>)
 8009bf8:	681b      	ldr	r3, [r3, #0]
 8009bfa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c00:	429a      	cmp	r2, r3
 8009c02:	d207      	bcs.n	8009c14 <prvAddNewTaskToReadyList+0xb8>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8009c04:	4b0b      	ldr	r3, [pc, #44]	@ (8009c34 <prvAddNewTaskToReadyList+0xd8>)
 8009c06:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009c0a:	601a      	str	r2, [r3, #0]
 8009c0c:	f3bf 8f4f 	dsb	sy
 8009c10:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009c14:	bf00      	nop
 8009c16:	3708      	adds	r7, #8
 8009c18:	46bd      	mov	sp, r7
 8009c1a:	bd80      	pop	{r7, pc}
 8009c1c:	200009ac 	.word	0x200009ac
 8009c20:	200008d4 	.word	0x200008d4
 8009c24:	200009b8 	.word	0x200009b8
 8009c28:	200009c8 	.word	0x200009c8
 8009c2c:	200009b4 	.word	0x200009b4
 8009c30:	200008d8 	.word	0x200008d8
 8009c34:	e000ed04 	.word	0xe000ed04

08009c38 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8009c38:	b580      	push	{r7, lr}
 8009c3a:	b084      	sub	sp, #16
 8009c3c:	af00      	add	r7, sp, #0
 8009c3e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8009c40:	2300      	movs	r3, #0
 8009c42:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	2b00      	cmp	r3, #0
 8009c48:	d018      	beq.n	8009c7c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8009c4a:	4b14      	ldr	r3, [pc, #80]	@ (8009c9c <vTaskDelay+0x64>)
 8009c4c:	681b      	ldr	r3, [r3, #0]
 8009c4e:	2b00      	cmp	r3, #0
 8009c50:	d00b      	beq.n	8009c6a <vTaskDelay+0x32>
	__asm volatile
 8009c52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c56:	f383 8811 	msr	BASEPRI, r3
 8009c5a:	f3bf 8f6f 	isb	sy
 8009c5e:	f3bf 8f4f 	dsb	sy
 8009c62:	60bb      	str	r3, [r7, #8]
}
 8009c64:	bf00      	nop
 8009c66:	bf00      	nop
 8009c68:	e7fd      	b.n	8009c66 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8009c6a:	f000 f869 	bl	8009d40 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8009c6e:	2100      	movs	r1, #0
 8009c70:	6878      	ldr	r0, [r7, #4]
 8009c72:	f000 fdff 	bl	800a874 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8009c76:	f000 f871 	bl	8009d5c <xTaskResumeAll>
 8009c7a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8009c7c:	68fb      	ldr	r3, [r7, #12]
 8009c7e:	2b00      	cmp	r3, #0
 8009c80:	d107      	bne.n	8009c92 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8009c82:	4b07      	ldr	r3, [pc, #28]	@ (8009ca0 <vTaskDelay+0x68>)
 8009c84:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009c88:	601a      	str	r2, [r3, #0]
 8009c8a:	f3bf 8f4f 	dsb	sy
 8009c8e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009c92:	bf00      	nop
 8009c94:	3710      	adds	r7, #16
 8009c96:	46bd      	mov	sp, r7
 8009c98:	bd80      	pop	{r7, pc}
 8009c9a:	bf00      	nop
 8009c9c:	200009d4 	.word	0x200009d4
 8009ca0:	e000ed04 	.word	0xe000ed04

08009ca4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009ca4:	b580      	push	{r7, lr}
 8009ca6:	b086      	sub	sp, #24
 8009ca8:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 8009caa:	4b1f      	ldr	r3, [pc, #124]	@ (8009d28 <vTaskStartScheduler+0x84>)
 8009cac:	9301      	str	r3, [sp, #4]
 8009cae:	2300      	movs	r3, #0
 8009cb0:	9300      	str	r3, [sp, #0]
 8009cb2:	2300      	movs	r3, #0
 8009cb4:	2282      	movs	r2, #130	@ 0x82
 8009cb6:	491d      	ldr	r1, [pc, #116]	@ (8009d2c <vTaskStartScheduler+0x88>)
 8009cb8:	481d      	ldr	r0, [pc, #116]	@ (8009d30 <vTaskStartScheduler+0x8c>)
 8009cba:	f7ff fe7d 	bl	80099b8 <xTaskCreate>
 8009cbe:	60f8      	str	r0, [r7, #12]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8009cc0:	68fb      	ldr	r3, [r7, #12]
 8009cc2:	2b01      	cmp	r3, #1
 8009cc4:	d102      	bne.n	8009ccc <vTaskStartScheduler+0x28>
		{
			xReturn = xTimerCreateTimerTask();
 8009cc6:	f000 fe3b 	bl	800a940 <xTimerCreateTimerTask>
 8009cca:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8009ccc:	68fb      	ldr	r3, [r7, #12]
 8009cce:	2b01      	cmp	r3, #1
 8009cd0:	d116      	bne.n	8009d00 <vTaskStartScheduler+0x5c>
	__asm volatile
 8009cd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009cd6:	f383 8811 	msr	BASEPRI, r3
 8009cda:	f3bf 8f6f 	isb	sy
 8009cde:	f3bf 8f4f 	dsb	sy
 8009ce2:	60bb      	str	r3, [r7, #8]
}
 8009ce4:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8009ce6:	4b13      	ldr	r3, [pc, #76]	@ (8009d34 <vTaskStartScheduler+0x90>)
 8009ce8:	f04f 32ff 	mov.w	r2, #4294967295
 8009cec:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8009cee:	4b12      	ldr	r3, [pc, #72]	@ (8009d38 <vTaskStartScheduler+0x94>)
 8009cf0:	2201      	movs	r2, #1
 8009cf2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8009cf4:	4b11      	ldr	r3, [pc, #68]	@ (8009d3c <vTaskStartScheduler+0x98>)
 8009cf6:	2200      	movs	r2, #0
 8009cf8:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8009cfa:	f001 f9c9 	bl	800b090 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8009cfe:	e00f      	b.n	8009d20 <vTaskStartScheduler+0x7c>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8009d00:	68fb      	ldr	r3, [r7, #12]
 8009d02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009d06:	d10b      	bne.n	8009d20 <vTaskStartScheduler+0x7c>
	__asm volatile
 8009d08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d0c:	f383 8811 	msr	BASEPRI, r3
 8009d10:	f3bf 8f6f 	isb	sy
 8009d14:	f3bf 8f4f 	dsb	sy
 8009d18:	607b      	str	r3, [r7, #4]
}
 8009d1a:	bf00      	nop
 8009d1c:	bf00      	nop
 8009d1e:	e7fd      	b.n	8009d1c <vTaskStartScheduler+0x78>
}
 8009d20:	bf00      	nop
 8009d22:	3710      	adds	r7, #16
 8009d24:	46bd      	mov	sp, r7
 8009d26:	bd80      	pop	{r7, pc}
 8009d28:	200009d0 	.word	0x200009d0
 8009d2c:	0801076c 	.word	0x0801076c
 8009d30:	0800a35d 	.word	0x0800a35d
 8009d34:	200009cc 	.word	0x200009cc
 8009d38:	200009b8 	.word	0x200009b8
 8009d3c:	200009b0 	.word	0x200009b0

08009d40 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009d40:	b480      	push	{r7}
 8009d42:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8009d44:	4b04      	ldr	r3, [pc, #16]	@ (8009d58 <vTaskSuspendAll+0x18>)
 8009d46:	681b      	ldr	r3, [r3, #0]
 8009d48:	3301      	adds	r3, #1
 8009d4a:	4a03      	ldr	r2, [pc, #12]	@ (8009d58 <vTaskSuspendAll+0x18>)
 8009d4c:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8009d4e:	bf00      	nop
 8009d50:	46bd      	mov	sp, r7
 8009d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d56:	4770      	bx	lr
 8009d58:	200009d4 	.word	0x200009d4

08009d5c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009d5c:	b580      	push	{r7, lr}
 8009d5e:	b084      	sub	sp, #16
 8009d60:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8009d62:	2300      	movs	r3, #0
 8009d64:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8009d66:	2300      	movs	r3, #0
 8009d68:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8009d6a:	4b42      	ldr	r3, [pc, #264]	@ (8009e74 <xTaskResumeAll+0x118>)
 8009d6c:	681b      	ldr	r3, [r3, #0]
 8009d6e:	2b00      	cmp	r3, #0
 8009d70:	d10b      	bne.n	8009d8a <xTaskResumeAll+0x2e>
	__asm volatile
 8009d72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d76:	f383 8811 	msr	BASEPRI, r3
 8009d7a:	f3bf 8f6f 	isb	sy
 8009d7e:	f3bf 8f4f 	dsb	sy
 8009d82:	603b      	str	r3, [r7, #0]
}
 8009d84:	bf00      	nop
 8009d86:	bf00      	nop
 8009d88:	e7fd      	b.n	8009d86 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8009d8a:	f001 fa25 	bl	800b1d8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8009d8e:	4b39      	ldr	r3, [pc, #228]	@ (8009e74 <xTaskResumeAll+0x118>)
 8009d90:	681b      	ldr	r3, [r3, #0]
 8009d92:	3b01      	subs	r3, #1
 8009d94:	4a37      	ldr	r2, [pc, #220]	@ (8009e74 <xTaskResumeAll+0x118>)
 8009d96:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009d98:	4b36      	ldr	r3, [pc, #216]	@ (8009e74 <xTaskResumeAll+0x118>)
 8009d9a:	681b      	ldr	r3, [r3, #0]
 8009d9c:	2b00      	cmp	r3, #0
 8009d9e:	d161      	bne.n	8009e64 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8009da0:	4b35      	ldr	r3, [pc, #212]	@ (8009e78 <xTaskResumeAll+0x11c>)
 8009da2:	681b      	ldr	r3, [r3, #0]
 8009da4:	2b00      	cmp	r3, #0
 8009da6:	d05d      	beq.n	8009e64 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009da8:	e02e      	b.n	8009e08 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009daa:	4b34      	ldr	r3, [pc, #208]	@ (8009e7c <xTaskResumeAll+0x120>)
 8009dac:	68db      	ldr	r3, [r3, #12]
 8009dae:	68db      	ldr	r3, [r3, #12]
 8009db0:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009db2:	68fb      	ldr	r3, [r7, #12]
 8009db4:	3318      	adds	r3, #24
 8009db6:	4618      	mov	r0, r3
 8009db8:	f7fe ffc2 	bl	8008d40 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009dbc:	68fb      	ldr	r3, [r7, #12]
 8009dbe:	3304      	adds	r3, #4
 8009dc0:	4618      	mov	r0, r3
 8009dc2:	f7fe ffbd 	bl	8008d40 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009dc6:	68fb      	ldr	r3, [r7, #12]
 8009dc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009dca:	2201      	movs	r2, #1
 8009dcc:	409a      	lsls	r2, r3
 8009dce:	4b2c      	ldr	r3, [pc, #176]	@ (8009e80 <xTaskResumeAll+0x124>)
 8009dd0:	681b      	ldr	r3, [r3, #0]
 8009dd2:	4313      	orrs	r3, r2
 8009dd4:	4a2a      	ldr	r2, [pc, #168]	@ (8009e80 <xTaskResumeAll+0x124>)
 8009dd6:	6013      	str	r3, [r2, #0]
 8009dd8:	68fb      	ldr	r3, [r7, #12]
 8009dda:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009ddc:	4613      	mov	r3, r2
 8009dde:	009b      	lsls	r3, r3, #2
 8009de0:	4413      	add	r3, r2
 8009de2:	009b      	lsls	r3, r3, #2
 8009de4:	4a27      	ldr	r2, [pc, #156]	@ (8009e84 <xTaskResumeAll+0x128>)
 8009de6:	441a      	add	r2, r3
 8009de8:	68fb      	ldr	r3, [r7, #12]
 8009dea:	3304      	adds	r3, #4
 8009dec:	4619      	mov	r1, r3
 8009dee:	4610      	mov	r0, r2
 8009df0:	f7fe ff49 	bl	8008c86 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009df4:	68fb      	ldr	r3, [r7, #12]
 8009df6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009df8:	4b23      	ldr	r3, [pc, #140]	@ (8009e88 <xTaskResumeAll+0x12c>)
 8009dfa:	681b      	ldr	r3, [r3, #0]
 8009dfc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009dfe:	429a      	cmp	r2, r3
 8009e00:	d302      	bcc.n	8009e08 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8009e02:	4b22      	ldr	r3, [pc, #136]	@ (8009e8c <xTaskResumeAll+0x130>)
 8009e04:	2201      	movs	r2, #1
 8009e06:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009e08:	4b1c      	ldr	r3, [pc, #112]	@ (8009e7c <xTaskResumeAll+0x120>)
 8009e0a:	681b      	ldr	r3, [r3, #0]
 8009e0c:	2b00      	cmp	r3, #0
 8009e0e:	d1cc      	bne.n	8009daa <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8009e10:	68fb      	ldr	r3, [r7, #12]
 8009e12:	2b00      	cmp	r3, #0
 8009e14:	d001      	beq.n	8009e1a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8009e16:	f000 fb37 	bl	800a488 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8009e1a:	4b1d      	ldr	r3, [pc, #116]	@ (8009e90 <xTaskResumeAll+0x134>)
 8009e1c:	681b      	ldr	r3, [r3, #0]
 8009e1e:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	2b00      	cmp	r3, #0
 8009e24:	d010      	beq.n	8009e48 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8009e26:	f000 f847 	bl	8009eb8 <xTaskIncrementTick>
 8009e2a:	4603      	mov	r3, r0
 8009e2c:	2b00      	cmp	r3, #0
 8009e2e:	d002      	beq.n	8009e36 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8009e30:	4b16      	ldr	r3, [pc, #88]	@ (8009e8c <xTaskResumeAll+0x130>)
 8009e32:	2201      	movs	r2, #1
 8009e34:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	3b01      	subs	r3, #1
 8009e3a:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	2b00      	cmp	r3, #0
 8009e40:	d1f1      	bne.n	8009e26 <xTaskResumeAll+0xca>

						uxPendedTicks = 0;
 8009e42:	4b13      	ldr	r3, [pc, #76]	@ (8009e90 <xTaskResumeAll+0x134>)
 8009e44:	2200      	movs	r2, #0
 8009e46:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8009e48:	4b10      	ldr	r3, [pc, #64]	@ (8009e8c <xTaskResumeAll+0x130>)
 8009e4a:	681b      	ldr	r3, [r3, #0]
 8009e4c:	2b00      	cmp	r3, #0
 8009e4e:	d009      	beq.n	8009e64 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8009e50:	2301      	movs	r3, #1
 8009e52:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8009e54:	4b0f      	ldr	r3, [pc, #60]	@ (8009e94 <xTaskResumeAll+0x138>)
 8009e56:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009e5a:	601a      	str	r2, [r3, #0]
 8009e5c:	f3bf 8f4f 	dsb	sy
 8009e60:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009e64:	f001 f9ea 	bl	800b23c <vPortExitCritical>

	return xAlreadyYielded;
 8009e68:	68bb      	ldr	r3, [r7, #8]
}
 8009e6a:	4618      	mov	r0, r3
 8009e6c:	3710      	adds	r7, #16
 8009e6e:	46bd      	mov	sp, r7
 8009e70:	bd80      	pop	{r7, pc}
 8009e72:	bf00      	nop
 8009e74:	200009d4 	.word	0x200009d4
 8009e78:	200009ac 	.word	0x200009ac
 8009e7c:	2000096c 	.word	0x2000096c
 8009e80:	200009b4 	.word	0x200009b4
 8009e84:	200008d8 	.word	0x200008d8
 8009e88:	200008d4 	.word	0x200008d4
 8009e8c:	200009c0 	.word	0x200009c0
 8009e90:	200009bc 	.word	0x200009bc
 8009e94:	e000ed04 	.word	0xe000ed04

08009e98 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8009e98:	b480      	push	{r7}
 8009e9a:	b083      	sub	sp, #12
 8009e9c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8009e9e:	4b05      	ldr	r3, [pc, #20]	@ (8009eb4 <xTaskGetTickCount+0x1c>)
 8009ea0:	681b      	ldr	r3, [r3, #0]
 8009ea2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8009ea4:	687b      	ldr	r3, [r7, #4]
}
 8009ea6:	4618      	mov	r0, r3
 8009ea8:	370c      	adds	r7, #12
 8009eaa:	46bd      	mov	sp, r7
 8009eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eb0:	4770      	bx	lr
 8009eb2:	bf00      	nop
 8009eb4:	200009b0 	.word	0x200009b0

08009eb8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8009eb8:	b580      	push	{r7, lr}
 8009eba:	b086      	sub	sp, #24
 8009ebc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8009ebe:	2300      	movs	r3, #0
 8009ec0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009ec2:	4b4f      	ldr	r3, [pc, #316]	@ (800a000 <xTaskIncrementTick+0x148>)
 8009ec4:	681b      	ldr	r3, [r3, #0]
 8009ec6:	2b00      	cmp	r3, #0
 8009ec8:	f040 8089 	bne.w	8009fde <xTaskIncrementTick+0x126>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009ecc:	4b4d      	ldr	r3, [pc, #308]	@ (800a004 <xTaskIncrementTick+0x14c>)
 8009ece:	681b      	ldr	r3, [r3, #0]
 8009ed0:	3301      	adds	r3, #1
 8009ed2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009ed4:	4a4b      	ldr	r2, [pc, #300]	@ (800a004 <xTaskIncrementTick+0x14c>)
 8009ed6:	693b      	ldr	r3, [r7, #16]
 8009ed8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8009eda:	693b      	ldr	r3, [r7, #16]
 8009edc:	2b00      	cmp	r3, #0
 8009ede:	d121      	bne.n	8009f24 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8009ee0:	4b49      	ldr	r3, [pc, #292]	@ (800a008 <xTaskIncrementTick+0x150>)
 8009ee2:	681b      	ldr	r3, [r3, #0]
 8009ee4:	681b      	ldr	r3, [r3, #0]
 8009ee6:	2b00      	cmp	r3, #0
 8009ee8:	d00b      	beq.n	8009f02 <xTaskIncrementTick+0x4a>
	__asm volatile
 8009eea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009eee:	f383 8811 	msr	BASEPRI, r3
 8009ef2:	f3bf 8f6f 	isb	sy
 8009ef6:	f3bf 8f4f 	dsb	sy
 8009efa:	603b      	str	r3, [r7, #0]
}
 8009efc:	bf00      	nop
 8009efe:	bf00      	nop
 8009f00:	e7fd      	b.n	8009efe <xTaskIncrementTick+0x46>
 8009f02:	4b41      	ldr	r3, [pc, #260]	@ (800a008 <xTaskIncrementTick+0x150>)
 8009f04:	681b      	ldr	r3, [r3, #0]
 8009f06:	60fb      	str	r3, [r7, #12]
 8009f08:	4b40      	ldr	r3, [pc, #256]	@ (800a00c <xTaskIncrementTick+0x154>)
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	4a3e      	ldr	r2, [pc, #248]	@ (800a008 <xTaskIncrementTick+0x150>)
 8009f0e:	6013      	str	r3, [r2, #0]
 8009f10:	4a3e      	ldr	r2, [pc, #248]	@ (800a00c <xTaskIncrementTick+0x154>)
 8009f12:	68fb      	ldr	r3, [r7, #12]
 8009f14:	6013      	str	r3, [r2, #0]
 8009f16:	4b3e      	ldr	r3, [pc, #248]	@ (800a010 <xTaskIncrementTick+0x158>)
 8009f18:	681b      	ldr	r3, [r3, #0]
 8009f1a:	3301      	adds	r3, #1
 8009f1c:	4a3c      	ldr	r2, [pc, #240]	@ (800a010 <xTaskIncrementTick+0x158>)
 8009f1e:	6013      	str	r3, [r2, #0]
 8009f20:	f000 fab2 	bl	800a488 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009f24:	4b3b      	ldr	r3, [pc, #236]	@ (800a014 <xTaskIncrementTick+0x15c>)
 8009f26:	681b      	ldr	r3, [r3, #0]
 8009f28:	693a      	ldr	r2, [r7, #16]
 8009f2a:	429a      	cmp	r2, r3
 8009f2c:	d348      	bcc.n	8009fc0 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009f2e:	4b36      	ldr	r3, [pc, #216]	@ (800a008 <xTaskIncrementTick+0x150>)
 8009f30:	681b      	ldr	r3, [r3, #0]
 8009f32:	681b      	ldr	r3, [r3, #0]
 8009f34:	2b00      	cmp	r3, #0
 8009f36:	d104      	bne.n	8009f42 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009f38:	4b36      	ldr	r3, [pc, #216]	@ (800a014 <xTaskIncrementTick+0x15c>)
 8009f3a:	f04f 32ff 	mov.w	r2, #4294967295
 8009f3e:	601a      	str	r2, [r3, #0]
					break;
 8009f40:	e03e      	b.n	8009fc0 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009f42:	4b31      	ldr	r3, [pc, #196]	@ (800a008 <xTaskIncrementTick+0x150>)
 8009f44:	681b      	ldr	r3, [r3, #0]
 8009f46:	68db      	ldr	r3, [r3, #12]
 8009f48:	68db      	ldr	r3, [r3, #12]
 8009f4a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009f4c:	68bb      	ldr	r3, [r7, #8]
 8009f4e:	685b      	ldr	r3, [r3, #4]
 8009f50:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8009f52:	693a      	ldr	r2, [r7, #16]
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	429a      	cmp	r2, r3
 8009f58:	d203      	bcs.n	8009f62 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8009f5a:	4a2e      	ldr	r2, [pc, #184]	@ (800a014 <xTaskIncrementTick+0x15c>)
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8009f60:	e02e      	b.n	8009fc0 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009f62:	68bb      	ldr	r3, [r7, #8]
 8009f64:	3304      	adds	r3, #4
 8009f66:	4618      	mov	r0, r3
 8009f68:	f7fe feea 	bl	8008d40 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009f6c:	68bb      	ldr	r3, [r7, #8]
 8009f6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009f70:	2b00      	cmp	r3, #0
 8009f72:	d004      	beq.n	8009f7e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009f74:	68bb      	ldr	r3, [r7, #8]
 8009f76:	3318      	adds	r3, #24
 8009f78:	4618      	mov	r0, r3
 8009f7a:	f7fe fee1 	bl	8008d40 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8009f7e:	68bb      	ldr	r3, [r7, #8]
 8009f80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f82:	2201      	movs	r2, #1
 8009f84:	409a      	lsls	r2, r3
 8009f86:	4b24      	ldr	r3, [pc, #144]	@ (800a018 <xTaskIncrementTick+0x160>)
 8009f88:	681b      	ldr	r3, [r3, #0]
 8009f8a:	4313      	orrs	r3, r2
 8009f8c:	4a22      	ldr	r2, [pc, #136]	@ (800a018 <xTaskIncrementTick+0x160>)
 8009f8e:	6013      	str	r3, [r2, #0]
 8009f90:	68bb      	ldr	r3, [r7, #8]
 8009f92:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009f94:	4613      	mov	r3, r2
 8009f96:	009b      	lsls	r3, r3, #2
 8009f98:	4413      	add	r3, r2
 8009f9a:	009b      	lsls	r3, r3, #2
 8009f9c:	4a1f      	ldr	r2, [pc, #124]	@ (800a01c <xTaskIncrementTick+0x164>)
 8009f9e:	441a      	add	r2, r3
 8009fa0:	68bb      	ldr	r3, [r7, #8]
 8009fa2:	3304      	adds	r3, #4
 8009fa4:	4619      	mov	r1, r3
 8009fa6:	4610      	mov	r0, r2
 8009fa8:	f7fe fe6d 	bl	8008c86 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009fac:	68bb      	ldr	r3, [r7, #8]
 8009fae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009fb0:	4b1b      	ldr	r3, [pc, #108]	@ (800a020 <xTaskIncrementTick+0x168>)
 8009fb2:	681b      	ldr	r3, [r3, #0]
 8009fb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009fb6:	429a      	cmp	r2, r3
 8009fb8:	d3b9      	bcc.n	8009f2e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8009fba:	2301      	movs	r3, #1
 8009fbc:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009fbe:	e7b6      	b.n	8009f2e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009fc0:	4b17      	ldr	r3, [pc, #92]	@ (800a020 <xTaskIncrementTick+0x168>)
 8009fc2:	681b      	ldr	r3, [r3, #0]
 8009fc4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009fc6:	4915      	ldr	r1, [pc, #84]	@ (800a01c <xTaskIncrementTick+0x164>)
 8009fc8:	4613      	mov	r3, r2
 8009fca:	009b      	lsls	r3, r3, #2
 8009fcc:	4413      	add	r3, r2
 8009fce:	009b      	lsls	r3, r3, #2
 8009fd0:	440b      	add	r3, r1
 8009fd2:	681b      	ldr	r3, [r3, #0]
 8009fd4:	2b01      	cmp	r3, #1
 8009fd6:	d907      	bls.n	8009fe8 <xTaskIncrementTick+0x130>
			{
				xSwitchRequired = pdTRUE;
 8009fd8:	2301      	movs	r3, #1
 8009fda:	617b      	str	r3, [r7, #20]
 8009fdc:	e004      	b.n	8009fe8 <xTaskIncrementTick+0x130>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8009fde:	4b11      	ldr	r3, [pc, #68]	@ (800a024 <xTaskIncrementTick+0x16c>)
 8009fe0:	681b      	ldr	r3, [r3, #0]
 8009fe2:	3301      	adds	r3, #1
 8009fe4:	4a0f      	ldr	r2, [pc, #60]	@ (800a024 <xTaskIncrementTick+0x16c>)
 8009fe6:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8009fe8:	4b0f      	ldr	r3, [pc, #60]	@ (800a028 <xTaskIncrementTick+0x170>)
 8009fea:	681b      	ldr	r3, [r3, #0]
 8009fec:	2b00      	cmp	r3, #0
 8009fee:	d001      	beq.n	8009ff4 <xTaskIncrementTick+0x13c>
		{
			xSwitchRequired = pdTRUE;
 8009ff0:	2301      	movs	r3, #1
 8009ff2:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8009ff4:	697b      	ldr	r3, [r7, #20]
}
 8009ff6:	4618      	mov	r0, r3
 8009ff8:	3718      	adds	r7, #24
 8009ffa:	46bd      	mov	sp, r7
 8009ffc:	bd80      	pop	{r7, pc}
 8009ffe:	bf00      	nop
 800a000:	200009d4 	.word	0x200009d4
 800a004:	200009b0 	.word	0x200009b0
 800a008:	20000964 	.word	0x20000964
 800a00c:	20000968 	.word	0x20000968
 800a010:	200009c4 	.word	0x200009c4
 800a014:	200009cc 	.word	0x200009cc
 800a018:	200009b4 	.word	0x200009b4
 800a01c:	200008d8 	.word	0x200008d8
 800a020:	200008d4 	.word	0x200008d4
 800a024:	200009bc 	.word	0x200009bc
 800a028:	200009c0 	.word	0x200009c0

0800a02c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800a02c:	b480      	push	{r7}
 800a02e:	b087      	sub	sp, #28
 800a030:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800a032:	4b27      	ldr	r3, [pc, #156]	@ (800a0d0 <vTaskSwitchContext+0xa4>)
 800a034:	681b      	ldr	r3, [r3, #0]
 800a036:	2b00      	cmp	r3, #0
 800a038:	d003      	beq.n	800a042 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800a03a:	4b26      	ldr	r3, [pc, #152]	@ (800a0d4 <vTaskSwitchContext+0xa8>)
 800a03c:	2201      	movs	r2, #1
 800a03e:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800a040:	e040      	b.n	800a0c4 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 800a042:	4b24      	ldr	r3, [pc, #144]	@ (800a0d4 <vTaskSwitchContext+0xa8>)
 800a044:	2200      	movs	r2, #0
 800a046:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a048:	4b23      	ldr	r3, [pc, #140]	@ (800a0d8 <vTaskSwitchContext+0xac>)
 800a04a:	681b      	ldr	r3, [r3, #0]
 800a04c:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800a04e:	68fb      	ldr	r3, [r7, #12]
 800a050:	fab3 f383 	clz	r3, r3
 800a054:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800a056:	7afb      	ldrb	r3, [r7, #11]
 800a058:	f1c3 031f 	rsb	r3, r3, #31
 800a05c:	617b      	str	r3, [r7, #20]
 800a05e:	491f      	ldr	r1, [pc, #124]	@ (800a0dc <vTaskSwitchContext+0xb0>)
 800a060:	697a      	ldr	r2, [r7, #20]
 800a062:	4613      	mov	r3, r2
 800a064:	009b      	lsls	r3, r3, #2
 800a066:	4413      	add	r3, r2
 800a068:	009b      	lsls	r3, r3, #2
 800a06a:	440b      	add	r3, r1
 800a06c:	681b      	ldr	r3, [r3, #0]
 800a06e:	2b00      	cmp	r3, #0
 800a070:	d10b      	bne.n	800a08a <vTaskSwitchContext+0x5e>
	__asm volatile
 800a072:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a076:	f383 8811 	msr	BASEPRI, r3
 800a07a:	f3bf 8f6f 	isb	sy
 800a07e:	f3bf 8f4f 	dsb	sy
 800a082:	607b      	str	r3, [r7, #4]
}
 800a084:	bf00      	nop
 800a086:	bf00      	nop
 800a088:	e7fd      	b.n	800a086 <vTaskSwitchContext+0x5a>
 800a08a:	697a      	ldr	r2, [r7, #20]
 800a08c:	4613      	mov	r3, r2
 800a08e:	009b      	lsls	r3, r3, #2
 800a090:	4413      	add	r3, r2
 800a092:	009b      	lsls	r3, r3, #2
 800a094:	4a11      	ldr	r2, [pc, #68]	@ (800a0dc <vTaskSwitchContext+0xb0>)
 800a096:	4413      	add	r3, r2
 800a098:	613b      	str	r3, [r7, #16]
 800a09a:	693b      	ldr	r3, [r7, #16]
 800a09c:	685b      	ldr	r3, [r3, #4]
 800a09e:	685a      	ldr	r2, [r3, #4]
 800a0a0:	693b      	ldr	r3, [r7, #16]
 800a0a2:	605a      	str	r2, [r3, #4]
 800a0a4:	693b      	ldr	r3, [r7, #16]
 800a0a6:	685a      	ldr	r2, [r3, #4]
 800a0a8:	693b      	ldr	r3, [r7, #16]
 800a0aa:	3308      	adds	r3, #8
 800a0ac:	429a      	cmp	r2, r3
 800a0ae:	d104      	bne.n	800a0ba <vTaskSwitchContext+0x8e>
 800a0b0:	693b      	ldr	r3, [r7, #16]
 800a0b2:	685b      	ldr	r3, [r3, #4]
 800a0b4:	685a      	ldr	r2, [r3, #4]
 800a0b6:	693b      	ldr	r3, [r7, #16]
 800a0b8:	605a      	str	r2, [r3, #4]
 800a0ba:	693b      	ldr	r3, [r7, #16]
 800a0bc:	685b      	ldr	r3, [r3, #4]
 800a0be:	68db      	ldr	r3, [r3, #12]
 800a0c0:	4a07      	ldr	r2, [pc, #28]	@ (800a0e0 <vTaskSwitchContext+0xb4>)
 800a0c2:	6013      	str	r3, [r2, #0]
}
 800a0c4:	bf00      	nop
 800a0c6:	371c      	adds	r7, #28
 800a0c8:	46bd      	mov	sp, r7
 800a0ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0ce:	4770      	bx	lr
 800a0d0:	200009d4 	.word	0x200009d4
 800a0d4:	200009c0 	.word	0x200009c0
 800a0d8:	200009b4 	.word	0x200009b4
 800a0dc:	200008d8 	.word	0x200008d8
 800a0e0:	200008d4 	.word	0x200008d4

0800a0e4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800a0e4:	b580      	push	{r7, lr}
 800a0e6:	b084      	sub	sp, #16
 800a0e8:	af00      	add	r7, sp, #0
 800a0ea:	6078      	str	r0, [r7, #4]
 800a0ec:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	2b00      	cmp	r3, #0
 800a0f2:	d10b      	bne.n	800a10c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800a0f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0f8:	f383 8811 	msr	BASEPRI, r3
 800a0fc:	f3bf 8f6f 	isb	sy
 800a100:	f3bf 8f4f 	dsb	sy
 800a104:	60fb      	str	r3, [r7, #12]
}
 800a106:	bf00      	nop
 800a108:	bf00      	nop
 800a10a:	e7fd      	b.n	800a108 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a10c:	4b07      	ldr	r3, [pc, #28]	@ (800a12c <vTaskPlaceOnEventList+0x48>)
 800a10e:	681b      	ldr	r3, [r3, #0]
 800a110:	3318      	adds	r3, #24
 800a112:	4619      	mov	r1, r3
 800a114:	6878      	ldr	r0, [r7, #4]
 800a116:	f7fe fdda 	bl	8008cce <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800a11a:	2101      	movs	r1, #1
 800a11c:	6838      	ldr	r0, [r7, #0]
 800a11e:	f000 fba9 	bl	800a874 <prvAddCurrentTaskToDelayedList>
}
 800a122:	bf00      	nop
 800a124:	3710      	adds	r7, #16
 800a126:	46bd      	mov	sp, r7
 800a128:	bd80      	pop	{r7, pc}
 800a12a:	bf00      	nop
 800a12c:	200008d4 	.word	0x200008d4

0800a130 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a130:	b580      	push	{r7, lr}
 800a132:	b086      	sub	sp, #24
 800a134:	af00      	add	r7, sp, #0
 800a136:	60f8      	str	r0, [r7, #12]
 800a138:	60b9      	str	r1, [r7, #8]
 800a13a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800a13c:	68fb      	ldr	r3, [r7, #12]
 800a13e:	2b00      	cmp	r3, #0
 800a140:	d10b      	bne.n	800a15a <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800a142:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a146:	f383 8811 	msr	BASEPRI, r3
 800a14a:	f3bf 8f6f 	isb	sy
 800a14e:	f3bf 8f4f 	dsb	sy
 800a152:	617b      	str	r3, [r7, #20]
}
 800a154:	bf00      	nop
 800a156:	bf00      	nop
 800a158:	e7fd      	b.n	800a156 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a15a:	4b0a      	ldr	r3, [pc, #40]	@ (800a184 <vTaskPlaceOnEventListRestricted+0x54>)
 800a15c:	681b      	ldr	r3, [r3, #0]
 800a15e:	3318      	adds	r3, #24
 800a160:	4619      	mov	r1, r3
 800a162:	68f8      	ldr	r0, [r7, #12]
 800a164:	f7fe fd8f 	bl	8008c86 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	2b00      	cmp	r3, #0
 800a16c:	d002      	beq.n	800a174 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800a16e:	f04f 33ff 	mov.w	r3, #4294967295
 800a172:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800a174:	6879      	ldr	r1, [r7, #4]
 800a176:	68b8      	ldr	r0, [r7, #8]
 800a178:	f000 fb7c 	bl	800a874 <prvAddCurrentTaskToDelayedList>
	}
 800a17c:	bf00      	nop
 800a17e:	3718      	adds	r7, #24
 800a180:	46bd      	mov	sp, r7
 800a182:	bd80      	pop	{r7, pc}
 800a184:	200008d4 	.word	0x200008d4

0800a188 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800a188:	b580      	push	{r7, lr}
 800a18a:	b086      	sub	sp, #24
 800a18c:	af00      	add	r7, sp, #0
 800a18e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	68db      	ldr	r3, [r3, #12]
 800a194:	68db      	ldr	r3, [r3, #12]
 800a196:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800a198:	693b      	ldr	r3, [r7, #16]
 800a19a:	2b00      	cmp	r3, #0
 800a19c:	d10b      	bne.n	800a1b6 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800a19e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a1a2:	f383 8811 	msr	BASEPRI, r3
 800a1a6:	f3bf 8f6f 	isb	sy
 800a1aa:	f3bf 8f4f 	dsb	sy
 800a1ae:	60fb      	str	r3, [r7, #12]
}
 800a1b0:	bf00      	nop
 800a1b2:	bf00      	nop
 800a1b4:	e7fd      	b.n	800a1b2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800a1b6:	693b      	ldr	r3, [r7, #16]
 800a1b8:	3318      	adds	r3, #24
 800a1ba:	4618      	mov	r0, r3
 800a1bc:	f7fe fdc0 	bl	8008d40 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a1c0:	4b1d      	ldr	r3, [pc, #116]	@ (800a238 <xTaskRemoveFromEventList+0xb0>)
 800a1c2:	681b      	ldr	r3, [r3, #0]
 800a1c4:	2b00      	cmp	r3, #0
 800a1c6:	d11c      	bne.n	800a202 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800a1c8:	693b      	ldr	r3, [r7, #16]
 800a1ca:	3304      	adds	r3, #4
 800a1cc:	4618      	mov	r0, r3
 800a1ce:	f7fe fdb7 	bl	8008d40 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800a1d2:	693b      	ldr	r3, [r7, #16]
 800a1d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a1d6:	2201      	movs	r2, #1
 800a1d8:	409a      	lsls	r2, r3
 800a1da:	4b18      	ldr	r3, [pc, #96]	@ (800a23c <xTaskRemoveFromEventList+0xb4>)
 800a1dc:	681b      	ldr	r3, [r3, #0]
 800a1de:	4313      	orrs	r3, r2
 800a1e0:	4a16      	ldr	r2, [pc, #88]	@ (800a23c <xTaskRemoveFromEventList+0xb4>)
 800a1e2:	6013      	str	r3, [r2, #0]
 800a1e4:	693b      	ldr	r3, [r7, #16]
 800a1e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a1e8:	4613      	mov	r3, r2
 800a1ea:	009b      	lsls	r3, r3, #2
 800a1ec:	4413      	add	r3, r2
 800a1ee:	009b      	lsls	r3, r3, #2
 800a1f0:	4a13      	ldr	r2, [pc, #76]	@ (800a240 <xTaskRemoveFromEventList+0xb8>)
 800a1f2:	441a      	add	r2, r3
 800a1f4:	693b      	ldr	r3, [r7, #16]
 800a1f6:	3304      	adds	r3, #4
 800a1f8:	4619      	mov	r1, r3
 800a1fa:	4610      	mov	r0, r2
 800a1fc:	f7fe fd43 	bl	8008c86 <vListInsertEnd>
 800a200:	e005      	b.n	800a20e <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800a202:	693b      	ldr	r3, [r7, #16]
 800a204:	3318      	adds	r3, #24
 800a206:	4619      	mov	r1, r3
 800a208:	480e      	ldr	r0, [pc, #56]	@ (800a244 <xTaskRemoveFromEventList+0xbc>)
 800a20a:	f7fe fd3c 	bl	8008c86 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a20e:	693b      	ldr	r3, [r7, #16]
 800a210:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a212:	4b0d      	ldr	r3, [pc, #52]	@ (800a248 <xTaskRemoveFromEventList+0xc0>)
 800a214:	681b      	ldr	r3, [r3, #0]
 800a216:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a218:	429a      	cmp	r2, r3
 800a21a:	d905      	bls.n	800a228 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800a21c:	2301      	movs	r3, #1
 800a21e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800a220:	4b0a      	ldr	r3, [pc, #40]	@ (800a24c <xTaskRemoveFromEventList+0xc4>)
 800a222:	2201      	movs	r2, #1
 800a224:	601a      	str	r2, [r3, #0]
 800a226:	e001      	b.n	800a22c <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800a228:	2300      	movs	r3, #0
 800a22a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800a22c:	697b      	ldr	r3, [r7, #20]
}
 800a22e:	4618      	mov	r0, r3
 800a230:	3718      	adds	r7, #24
 800a232:	46bd      	mov	sp, r7
 800a234:	bd80      	pop	{r7, pc}
 800a236:	bf00      	nop
 800a238:	200009d4 	.word	0x200009d4
 800a23c:	200009b4 	.word	0x200009b4
 800a240:	200008d8 	.word	0x200008d8
 800a244:	2000096c 	.word	0x2000096c
 800a248:	200008d4 	.word	0x200008d4
 800a24c:	200009c0 	.word	0x200009c0

0800a250 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800a250:	b480      	push	{r7}
 800a252:	b083      	sub	sp, #12
 800a254:	af00      	add	r7, sp, #0
 800a256:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800a258:	4b06      	ldr	r3, [pc, #24]	@ (800a274 <vTaskInternalSetTimeOutState+0x24>)
 800a25a:	681a      	ldr	r2, [r3, #0]
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800a260:	4b05      	ldr	r3, [pc, #20]	@ (800a278 <vTaskInternalSetTimeOutState+0x28>)
 800a262:	681a      	ldr	r2, [r3, #0]
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	605a      	str	r2, [r3, #4]
}
 800a268:	bf00      	nop
 800a26a:	370c      	adds	r7, #12
 800a26c:	46bd      	mov	sp, r7
 800a26e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a272:	4770      	bx	lr
 800a274:	200009c4 	.word	0x200009c4
 800a278:	200009b0 	.word	0x200009b0

0800a27c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800a27c:	b580      	push	{r7, lr}
 800a27e:	b088      	sub	sp, #32
 800a280:	af00      	add	r7, sp, #0
 800a282:	6078      	str	r0, [r7, #4]
 800a284:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	2b00      	cmp	r3, #0
 800a28a:	d10b      	bne.n	800a2a4 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800a28c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a290:	f383 8811 	msr	BASEPRI, r3
 800a294:	f3bf 8f6f 	isb	sy
 800a298:	f3bf 8f4f 	dsb	sy
 800a29c:	613b      	str	r3, [r7, #16]
}
 800a29e:	bf00      	nop
 800a2a0:	bf00      	nop
 800a2a2:	e7fd      	b.n	800a2a0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800a2a4:	683b      	ldr	r3, [r7, #0]
 800a2a6:	2b00      	cmp	r3, #0
 800a2a8:	d10b      	bne.n	800a2c2 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800a2aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a2ae:	f383 8811 	msr	BASEPRI, r3
 800a2b2:	f3bf 8f6f 	isb	sy
 800a2b6:	f3bf 8f4f 	dsb	sy
 800a2ba:	60fb      	str	r3, [r7, #12]
}
 800a2bc:	bf00      	nop
 800a2be:	bf00      	nop
 800a2c0:	e7fd      	b.n	800a2be <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800a2c2:	f000 ff89 	bl	800b1d8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800a2c6:	4b1d      	ldr	r3, [pc, #116]	@ (800a33c <xTaskCheckForTimeOut+0xc0>)
 800a2c8:	681b      	ldr	r3, [r3, #0]
 800a2ca:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	685b      	ldr	r3, [r3, #4]
 800a2d0:	69ba      	ldr	r2, [r7, #24]
 800a2d2:	1ad3      	subs	r3, r2, r3
 800a2d4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800a2d6:	683b      	ldr	r3, [r7, #0]
 800a2d8:	681b      	ldr	r3, [r3, #0]
 800a2da:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a2de:	d102      	bne.n	800a2e6 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800a2e0:	2300      	movs	r3, #0
 800a2e2:	61fb      	str	r3, [r7, #28]
 800a2e4:	e023      	b.n	800a32e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	681a      	ldr	r2, [r3, #0]
 800a2ea:	4b15      	ldr	r3, [pc, #84]	@ (800a340 <xTaskCheckForTimeOut+0xc4>)
 800a2ec:	681b      	ldr	r3, [r3, #0]
 800a2ee:	429a      	cmp	r2, r3
 800a2f0:	d007      	beq.n	800a302 <xTaskCheckForTimeOut+0x86>
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	685b      	ldr	r3, [r3, #4]
 800a2f6:	69ba      	ldr	r2, [r7, #24]
 800a2f8:	429a      	cmp	r2, r3
 800a2fa:	d302      	bcc.n	800a302 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800a2fc:	2301      	movs	r3, #1
 800a2fe:	61fb      	str	r3, [r7, #28]
 800a300:	e015      	b.n	800a32e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800a302:	683b      	ldr	r3, [r7, #0]
 800a304:	681b      	ldr	r3, [r3, #0]
 800a306:	697a      	ldr	r2, [r7, #20]
 800a308:	429a      	cmp	r2, r3
 800a30a:	d20b      	bcs.n	800a324 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800a30c:	683b      	ldr	r3, [r7, #0]
 800a30e:	681a      	ldr	r2, [r3, #0]
 800a310:	697b      	ldr	r3, [r7, #20]
 800a312:	1ad2      	subs	r2, r2, r3
 800a314:	683b      	ldr	r3, [r7, #0]
 800a316:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800a318:	6878      	ldr	r0, [r7, #4]
 800a31a:	f7ff ff99 	bl	800a250 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800a31e:	2300      	movs	r3, #0
 800a320:	61fb      	str	r3, [r7, #28]
 800a322:	e004      	b.n	800a32e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800a324:	683b      	ldr	r3, [r7, #0]
 800a326:	2200      	movs	r2, #0
 800a328:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800a32a:	2301      	movs	r3, #1
 800a32c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800a32e:	f000 ff85 	bl	800b23c <vPortExitCritical>

	return xReturn;
 800a332:	69fb      	ldr	r3, [r7, #28]
}
 800a334:	4618      	mov	r0, r3
 800a336:	3720      	adds	r7, #32
 800a338:	46bd      	mov	sp, r7
 800a33a:	bd80      	pop	{r7, pc}
 800a33c:	200009b0 	.word	0x200009b0
 800a340:	200009c4 	.word	0x200009c4

0800a344 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800a344:	b480      	push	{r7}
 800a346:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800a348:	4b03      	ldr	r3, [pc, #12]	@ (800a358 <vTaskMissedYield+0x14>)
 800a34a:	2201      	movs	r2, #1
 800a34c:	601a      	str	r2, [r3, #0]
}
 800a34e:	bf00      	nop
 800a350:	46bd      	mov	sp, r7
 800a352:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a356:	4770      	bx	lr
 800a358:	200009c0 	.word	0x200009c0

0800a35c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800a35c:	b580      	push	{r7, lr}
 800a35e:	b082      	sub	sp, #8
 800a360:	af00      	add	r7, sp, #0
 800a362:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800a364:	f000 f852 	bl	800a40c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800a368:	4b06      	ldr	r3, [pc, #24]	@ (800a384 <prvIdleTask+0x28>)
 800a36a:	681b      	ldr	r3, [r3, #0]
 800a36c:	2b01      	cmp	r3, #1
 800a36e:	d9f9      	bls.n	800a364 <prvIdleTask+0x8>
			{
				taskYIELD();
 800a370:	4b05      	ldr	r3, [pc, #20]	@ (800a388 <prvIdleTask+0x2c>)
 800a372:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a376:	601a      	str	r2, [r3, #0]
 800a378:	f3bf 8f4f 	dsb	sy
 800a37c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800a380:	e7f0      	b.n	800a364 <prvIdleTask+0x8>
 800a382:	bf00      	nop
 800a384:	200008d8 	.word	0x200008d8
 800a388:	e000ed04 	.word	0xe000ed04

0800a38c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800a38c:	b580      	push	{r7, lr}
 800a38e:	b082      	sub	sp, #8
 800a390:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a392:	2300      	movs	r3, #0
 800a394:	607b      	str	r3, [r7, #4]
 800a396:	e00c      	b.n	800a3b2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800a398:	687a      	ldr	r2, [r7, #4]
 800a39a:	4613      	mov	r3, r2
 800a39c:	009b      	lsls	r3, r3, #2
 800a39e:	4413      	add	r3, r2
 800a3a0:	009b      	lsls	r3, r3, #2
 800a3a2:	4a12      	ldr	r2, [pc, #72]	@ (800a3ec <prvInitialiseTaskLists+0x60>)
 800a3a4:	4413      	add	r3, r2
 800a3a6:	4618      	mov	r0, r3
 800a3a8:	f7fe fc40 	bl	8008c2c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	3301      	adds	r3, #1
 800a3b0:	607b      	str	r3, [r7, #4]
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	2b04      	cmp	r3, #4
 800a3b6:	d9ef      	bls.n	800a398 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800a3b8:	480d      	ldr	r0, [pc, #52]	@ (800a3f0 <prvInitialiseTaskLists+0x64>)
 800a3ba:	f7fe fc37 	bl	8008c2c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800a3be:	480d      	ldr	r0, [pc, #52]	@ (800a3f4 <prvInitialiseTaskLists+0x68>)
 800a3c0:	f7fe fc34 	bl	8008c2c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800a3c4:	480c      	ldr	r0, [pc, #48]	@ (800a3f8 <prvInitialiseTaskLists+0x6c>)
 800a3c6:	f7fe fc31 	bl	8008c2c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800a3ca:	480c      	ldr	r0, [pc, #48]	@ (800a3fc <prvInitialiseTaskLists+0x70>)
 800a3cc:	f7fe fc2e 	bl	8008c2c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800a3d0:	480b      	ldr	r0, [pc, #44]	@ (800a400 <prvInitialiseTaskLists+0x74>)
 800a3d2:	f7fe fc2b 	bl	8008c2c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800a3d6:	4b0b      	ldr	r3, [pc, #44]	@ (800a404 <prvInitialiseTaskLists+0x78>)
 800a3d8:	4a05      	ldr	r2, [pc, #20]	@ (800a3f0 <prvInitialiseTaskLists+0x64>)
 800a3da:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800a3dc:	4b0a      	ldr	r3, [pc, #40]	@ (800a408 <prvInitialiseTaskLists+0x7c>)
 800a3de:	4a05      	ldr	r2, [pc, #20]	@ (800a3f4 <prvInitialiseTaskLists+0x68>)
 800a3e0:	601a      	str	r2, [r3, #0]
}
 800a3e2:	bf00      	nop
 800a3e4:	3708      	adds	r7, #8
 800a3e6:	46bd      	mov	sp, r7
 800a3e8:	bd80      	pop	{r7, pc}
 800a3ea:	bf00      	nop
 800a3ec:	200008d8 	.word	0x200008d8
 800a3f0:	2000093c 	.word	0x2000093c
 800a3f4:	20000950 	.word	0x20000950
 800a3f8:	2000096c 	.word	0x2000096c
 800a3fc:	20000980 	.word	0x20000980
 800a400:	20000998 	.word	0x20000998
 800a404:	20000964 	.word	0x20000964
 800a408:	20000968 	.word	0x20000968

0800a40c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800a40c:	b580      	push	{r7, lr}
 800a40e:	b082      	sub	sp, #8
 800a410:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a412:	e019      	b.n	800a448 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800a414:	f000 fee0 	bl	800b1d8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a418:	4b10      	ldr	r3, [pc, #64]	@ (800a45c <prvCheckTasksWaitingTermination+0x50>)
 800a41a:	68db      	ldr	r3, [r3, #12]
 800a41c:	68db      	ldr	r3, [r3, #12]
 800a41e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	3304      	adds	r3, #4
 800a424:	4618      	mov	r0, r3
 800a426:	f7fe fc8b 	bl	8008d40 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800a42a:	4b0d      	ldr	r3, [pc, #52]	@ (800a460 <prvCheckTasksWaitingTermination+0x54>)
 800a42c:	681b      	ldr	r3, [r3, #0]
 800a42e:	3b01      	subs	r3, #1
 800a430:	4a0b      	ldr	r2, [pc, #44]	@ (800a460 <prvCheckTasksWaitingTermination+0x54>)
 800a432:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800a434:	4b0b      	ldr	r3, [pc, #44]	@ (800a464 <prvCheckTasksWaitingTermination+0x58>)
 800a436:	681b      	ldr	r3, [r3, #0]
 800a438:	3b01      	subs	r3, #1
 800a43a:	4a0a      	ldr	r2, [pc, #40]	@ (800a464 <prvCheckTasksWaitingTermination+0x58>)
 800a43c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800a43e:	f000 fefd 	bl	800b23c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800a442:	6878      	ldr	r0, [r7, #4]
 800a444:	f000 f810 	bl	800a468 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a448:	4b06      	ldr	r3, [pc, #24]	@ (800a464 <prvCheckTasksWaitingTermination+0x58>)
 800a44a:	681b      	ldr	r3, [r3, #0]
 800a44c:	2b00      	cmp	r3, #0
 800a44e:	d1e1      	bne.n	800a414 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800a450:	bf00      	nop
 800a452:	bf00      	nop
 800a454:	3708      	adds	r7, #8
 800a456:	46bd      	mov	sp, r7
 800a458:	bd80      	pop	{r7, pc}
 800a45a:	bf00      	nop
 800a45c:	20000980 	.word	0x20000980
 800a460:	200009ac 	.word	0x200009ac
 800a464:	20000994 	.word	0x20000994

0800a468 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800a468:	b580      	push	{r7, lr}
 800a46a:	b082      	sub	sp, #8
 800a46c:	af00      	add	r7, sp, #0
 800a46e:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a474:	4618      	mov	r0, r3
 800a476:	f001 f899 	bl	800b5ac <vPortFree>
			vPortFree( pxTCB );
 800a47a:	6878      	ldr	r0, [r7, #4]
 800a47c:	f001 f896 	bl	800b5ac <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800a480:	bf00      	nop
 800a482:	3708      	adds	r7, #8
 800a484:	46bd      	mov	sp, r7
 800a486:	bd80      	pop	{r7, pc}

0800a488 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800a488:	b480      	push	{r7}
 800a48a:	b083      	sub	sp, #12
 800a48c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a48e:	4b0c      	ldr	r3, [pc, #48]	@ (800a4c0 <prvResetNextTaskUnblockTime+0x38>)
 800a490:	681b      	ldr	r3, [r3, #0]
 800a492:	681b      	ldr	r3, [r3, #0]
 800a494:	2b00      	cmp	r3, #0
 800a496:	d104      	bne.n	800a4a2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800a498:	4b0a      	ldr	r3, [pc, #40]	@ (800a4c4 <prvResetNextTaskUnblockTime+0x3c>)
 800a49a:	f04f 32ff 	mov.w	r2, #4294967295
 800a49e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800a4a0:	e008      	b.n	800a4b4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a4a2:	4b07      	ldr	r3, [pc, #28]	@ (800a4c0 <prvResetNextTaskUnblockTime+0x38>)
 800a4a4:	681b      	ldr	r3, [r3, #0]
 800a4a6:	68db      	ldr	r3, [r3, #12]
 800a4a8:	68db      	ldr	r3, [r3, #12]
 800a4aa:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	685b      	ldr	r3, [r3, #4]
 800a4b0:	4a04      	ldr	r2, [pc, #16]	@ (800a4c4 <prvResetNextTaskUnblockTime+0x3c>)
 800a4b2:	6013      	str	r3, [r2, #0]
}
 800a4b4:	bf00      	nop
 800a4b6:	370c      	adds	r7, #12
 800a4b8:	46bd      	mov	sp, r7
 800a4ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4be:	4770      	bx	lr
 800a4c0:	20000964 	.word	0x20000964
 800a4c4:	200009cc 	.word	0x200009cc

0800a4c8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800a4c8:	b480      	push	{r7}
 800a4ca:	b083      	sub	sp, #12
 800a4cc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800a4ce:	4b0b      	ldr	r3, [pc, #44]	@ (800a4fc <xTaskGetSchedulerState+0x34>)
 800a4d0:	681b      	ldr	r3, [r3, #0]
 800a4d2:	2b00      	cmp	r3, #0
 800a4d4:	d102      	bne.n	800a4dc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800a4d6:	2301      	movs	r3, #1
 800a4d8:	607b      	str	r3, [r7, #4]
 800a4da:	e008      	b.n	800a4ee <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a4dc:	4b08      	ldr	r3, [pc, #32]	@ (800a500 <xTaskGetSchedulerState+0x38>)
 800a4de:	681b      	ldr	r3, [r3, #0]
 800a4e0:	2b00      	cmp	r3, #0
 800a4e2:	d102      	bne.n	800a4ea <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800a4e4:	2302      	movs	r3, #2
 800a4e6:	607b      	str	r3, [r7, #4]
 800a4e8:	e001      	b.n	800a4ee <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800a4ea:	2300      	movs	r3, #0
 800a4ec:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800a4ee:	687b      	ldr	r3, [r7, #4]
	}
 800a4f0:	4618      	mov	r0, r3
 800a4f2:	370c      	adds	r7, #12
 800a4f4:	46bd      	mov	sp, r7
 800a4f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4fa:	4770      	bx	lr
 800a4fc:	200009b8 	.word	0x200009b8
 800a500:	200009d4 	.word	0x200009d4

0800a504 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800a504:	b580      	push	{r7, lr}
 800a506:	b084      	sub	sp, #16
 800a508:	af00      	add	r7, sp, #0
 800a50a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800a510:	2300      	movs	r3, #0
 800a512:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	2b00      	cmp	r3, #0
 800a518:	d069      	beq.n	800a5ee <xTaskPriorityInherit+0xea>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800a51a:	68bb      	ldr	r3, [r7, #8]
 800a51c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a51e:	4b36      	ldr	r3, [pc, #216]	@ (800a5f8 <xTaskPriorityInherit+0xf4>)
 800a520:	681b      	ldr	r3, [r3, #0]
 800a522:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a524:	429a      	cmp	r2, r3
 800a526:	d259      	bcs.n	800a5dc <xTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800a528:	68bb      	ldr	r3, [r7, #8]
 800a52a:	699b      	ldr	r3, [r3, #24]
 800a52c:	2b00      	cmp	r3, #0
 800a52e:	db06      	blt.n	800a53e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a530:	4b31      	ldr	r3, [pc, #196]	@ (800a5f8 <xTaskPriorityInherit+0xf4>)
 800a532:	681b      	ldr	r3, [r3, #0]
 800a534:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a536:	f1c3 0205 	rsb	r2, r3, #5
 800a53a:	68bb      	ldr	r3, [r7, #8]
 800a53c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800a53e:	68bb      	ldr	r3, [r7, #8]
 800a540:	6959      	ldr	r1, [r3, #20]
 800a542:	68bb      	ldr	r3, [r7, #8]
 800a544:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a546:	4613      	mov	r3, r2
 800a548:	009b      	lsls	r3, r3, #2
 800a54a:	4413      	add	r3, r2
 800a54c:	009b      	lsls	r3, r3, #2
 800a54e:	4a2b      	ldr	r2, [pc, #172]	@ (800a5fc <xTaskPriorityInherit+0xf8>)
 800a550:	4413      	add	r3, r2
 800a552:	4299      	cmp	r1, r3
 800a554:	d13a      	bne.n	800a5cc <xTaskPriorityInherit+0xc8>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a556:	68bb      	ldr	r3, [r7, #8]
 800a558:	3304      	adds	r3, #4
 800a55a:	4618      	mov	r0, r3
 800a55c:	f7fe fbf0 	bl	8008d40 <uxListRemove>
 800a560:	4603      	mov	r3, r0
 800a562:	2b00      	cmp	r3, #0
 800a564:	d115      	bne.n	800a592 <xTaskPriorityInherit+0x8e>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 800a566:	68bb      	ldr	r3, [r7, #8]
 800a568:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a56a:	4924      	ldr	r1, [pc, #144]	@ (800a5fc <xTaskPriorityInherit+0xf8>)
 800a56c:	4613      	mov	r3, r2
 800a56e:	009b      	lsls	r3, r3, #2
 800a570:	4413      	add	r3, r2
 800a572:	009b      	lsls	r3, r3, #2
 800a574:	440b      	add	r3, r1
 800a576:	681b      	ldr	r3, [r3, #0]
 800a578:	2b00      	cmp	r3, #0
 800a57a:	d10a      	bne.n	800a592 <xTaskPriorityInherit+0x8e>
 800a57c:	68bb      	ldr	r3, [r7, #8]
 800a57e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a580:	2201      	movs	r2, #1
 800a582:	fa02 f303 	lsl.w	r3, r2, r3
 800a586:	43da      	mvns	r2, r3
 800a588:	4b1d      	ldr	r3, [pc, #116]	@ (800a600 <xTaskPriorityInherit+0xfc>)
 800a58a:	681b      	ldr	r3, [r3, #0]
 800a58c:	4013      	ands	r3, r2
 800a58e:	4a1c      	ldr	r2, [pc, #112]	@ (800a600 <xTaskPriorityInherit+0xfc>)
 800a590:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800a592:	4b19      	ldr	r3, [pc, #100]	@ (800a5f8 <xTaskPriorityInherit+0xf4>)
 800a594:	681b      	ldr	r3, [r3, #0]
 800a596:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a598:	68bb      	ldr	r3, [r7, #8]
 800a59a:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800a59c:	68bb      	ldr	r3, [r7, #8]
 800a59e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a5a0:	2201      	movs	r2, #1
 800a5a2:	409a      	lsls	r2, r3
 800a5a4:	4b16      	ldr	r3, [pc, #88]	@ (800a600 <xTaskPriorityInherit+0xfc>)
 800a5a6:	681b      	ldr	r3, [r3, #0]
 800a5a8:	4313      	orrs	r3, r2
 800a5aa:	4a15      	ldr	r2, [pc, #84]	@ (800a600 <xTaskPriorityInherit+0xfc>)
 800a5ac:	6013      	str	r3, [r2, #0]
 800a5ae:	68bb      	ldr	r3, [r7, #8]
 800a5b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a5b2:	4613      	mov	r3, r2
 800a5b4:	009b      	lsls	r3, r3, #2
 800a5b6:	4413      	add	r3, r2
 800a5b8:	009b      	lsls	r3, r3, #2
 800a5ba:	4a10      	ldr	r2, [pc, #64]	@ (800a5fc <xTaskPriorityInherit+0xf8>)
 800a5bc:	441a      	add	r2, r3
 800a5be:	68bb      	ldr	r3, [r7, #8]
 800a5c0:	3304      	adds	r3, #4
 800a5c2:	4619      	mov	r1, r3
 800a5c4:	4610      	mov	r0, r2
 800a5c6:	f7fe fb5e 	bl	8008c86 <vListInsertEnd>
 800a5ca:	e004      	b.n	800a5d6 <xTaskPriorityInherit+0xd2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800a5cc:	4b0a      	ldr	r3, [pc, #40]	@ (800a5f8 <xTaskPriorityInherit+0xf4>)
 800a5ce:	681b      	ldr	r3, [r3, #0]
 800a5d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a5d2:	68bb      	ldr	r3, [r7, #8]
 800a5d4:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800a5d6:	2301      	movs	r3, #1
 800a5d8:	60fb      	str	r3, [r7, #12]
 800a5da:	e008      	b.n	800a5ee <xTaskPriorityInherit+0xea>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800a5dc:	68bb      	ldr	r3, [r7, #8]
 800a5de:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a5e0:	4b05      	ldr	r3, [pc, #20]	@ (800a5f8 <xTaskPriorityInherit+0xf4>)
 800a5e2:	681b      	ldr	r3, [r3, #0]
 800a5e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a5e6:	429a      	cmp	r2, r3
 800a5e8:	d201      	bcs.n	800a5ee <xTaskPriorityInherit+0xea>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800a5ea:	2301      	movs	r3, #1
 800a5ec:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a5ee:	68fb      	ldr	r3, [r7, #12]
	}
 800a5f0:	4618      	mov	r0, r3
 800a5f2:	3710      	adds	r7, #16
 800a5f4:	46bd      	mov	sp, r7
 800a5f6:	bd80      	pop	{r7, pc}
 800a5f8:	200008d4 	.word	0x200008d4
 800a5fc:	200008d8 	.word	0x200008d8
 800a600:	200009b4 	.word	0x200009b4

0800a604 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800a604:	b580      	push	{r7, lr}
 800a606:	b086      	sub	sp, #24
 800a608:	af00      	add	r7, sp, #0
 800a60a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800a610:	2300      	movs	r3, #0
 800a612:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	2b00      	cmp	r3, #0
 800a618:	d070      	beq.n	800a6fc <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800a61a:	4b3b      	ldr	r3, [pc, #236]	@ (800a708 <xTaskPriorityDisinherit+0x104>)
 800a61c:	681b      	ldr	r3, [r3, #0]
 800a61e:	693a      	ldr	r2, [r7, #16]
 800a620:	429a      	cmp	r2, r3
 800a622:	d00b      	beq.n	800a63c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800a624:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a628:	f383 8811 	msr	BASEPRI, r3
 800a62c:	f3bf 8f6f 	isb	sy
 800a630:	f3bf 8f4f 	dsb	sy
 800a634:	60fb      	str	r3, [r7, #12]
}
 800a636:	bf00      	nop
 800a638:	bf00      	nop
 800a63a:	e7fd      	b.n	800a638 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800a63c:	693b      	ldr	r3, [r7, #16]
 800a63e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a640:	2b00      	cmp	r3, #0
 800a642:	d10b      	bne.n	800a65c <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800a644:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a648:	f383 8811 	msr	BASEPRI, r3
 800a64c:	f3bf 8f6f 	isb	sy
 800a650:	f3bf 8f4f 	dsb	sy
 800a654:	60bb      	str	r3, [r7, #8]
}
 800a656:	bf00      	nop
 800a658:	bf00      	nop
 800a65a:	e7fd      	b.n	800a658 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800a65c:	693b      	ldr	r3, [r7, #16]
 800a65e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a660:	1e5a      	subs	r2, r3, #1
 800a662:	693b      	ldr	r3, [r7, #16]
 800a664:	64da      	str	r2, [r3, #76]	@ 0x4c

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800a666:	693b      	ldr	r3, [r7, #16]
 800a668:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a66a:	693b      	ldr	r3, [r7, #16]
 800a66c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a66e:	429a      	cmp	r2, r3
 800a670:	d044      	beq.n	800a6fc <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800a672:	693b      	ldr	r3, [r7, #16]
 800a674:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a676:	2b00      	cmp	r3, #0
 800a678:	d140      	bne.n	800a6fc <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a67a:	693b      	ldr	r3, [r7, #16]
 800a67c:	3304      	adds	r3, #4
 800a67e:	4618      	mov	r0, r3
 800a680:	f7fe fb5e 	bl	8008d40 <uxListRemove>
 800a684:	4603      	mov	r3, r0
 800a686:	2b00      	cmp	r3, #0
 800a688:	d115      	bne.n	800a6b6 <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800a68a:	693b      	ldr	r3, [r7, #16]
 800a68c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a68e:	491f      	ldr	r1, [pc, #124]	@ (800a70c <xTaskPriorityDisinherit+0x108>)
 800a690:	4613      	mov	r3, r2
 800a692:	009b      	lsls	r3, r3, #2
 800a694:	4413      	add	r3, r2
 800a696:	009b      	lsls	r3, r3, #2
 800a698:	440b      	add	r3, r1
 800a69a:	681b      	ldr	r3, [r3, #0]
 800a69c:	2b00      	cmp	r3, #0
 800a69e:	d10a      	bne.n	800a6b6 <xTaskPriorityDisinherit+0xb2>
 800a6a0:	693b      	ldr	r3, [r7, #16]
 800a6a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a6a4:	2201      	movs	r2, #1
 800a6a6:	fa02 f303 	lsl.w	r3, r2, r3
 800a6aa:	43da      	mvns	r2, r3
 800a6ac:	4b18      	ldr	r3, [pc, #96]	@ (800a710 <xTaskPriorityDisinherit+0x10c>)
 800a6ae:	681b      	ldr	r3, [r3, #0]
 800a6b0:	4013      	ands	r3, r2
 800a6b2:	4a17      	ldr	r2, [pc, #92]	@ (800a710 <xTaskPriorityDisinherit+0x10c>)
 800a6b4:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800a6b6:	693b      	ldr	r3, [r7, #16]
 800a6b8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a6ba:	693b      	ldr	r3, [r7, #16]
 800a6bc:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a6be:	693b      	ldr	r3, [r7, #16]
 800a6c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a6c2:	f1c3 0205 	rsb	r2, r3, #5
 800a6c6:	693b      	ldr	r3, [r7, #16]
 800a6c8:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800a6ca:	693b      	ldr	r3, [r7, #16]
 800a6cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a6ce:	2201      	movs	r2, #1
 800a6d0:	409a      	lsls	r2, r3
 800a6d2:	4b0f      	ldr	r3, [pc, #60]	@ (800a710 <xTaskPriorityDisinherit+0x10c>)
 800a6d4:	681b      	ldr	r3, [r3, #0]
 800a6d6:	4313      	orrs	r3, r2
 800a6d8:	4a0d      	ldr	r2, [pc, #52]	@ (800a710 <xTaskPriorityDisinherit+0x10c>)
 800a6da:	6013      	str	r3, [r2, #0]
 800a6dc:	693b      	ldr	r3, [r7, #16]
 800a6de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a6e0:	4613      	mov	r3, r2
 800a6e2:	009b      	lsls	r3, r3, #2
 800a6e4:	4413      	add	r3, r2
 800a6e6:	009b      	lsls	r3, r3, #2
 800a6e8:	4a08      	ldr	r2, [pc, #32]	@ (800a70c <xTaskPriorityDisinherit+0x108>)
 800a6ea:	441a      	add	r2, r3
 800a6ec:	693b      	ldr	r3, [r7, #16]
 800a6ee:	3304      	adds	r3, #4
 800a6f0:	4619      	mov	r1, r3
 800a6f2:	4610      	mov	r0, r2
 800a6f4:	f7fe fac7 	bl	8008c86 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800a6f8:	2301      	movs	r3, #1
 800a6fa:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a6fc:	697b      	ldr	r3, [r7, #20]
	}
 800a6fe:	4618      	mov	r0, r3
 800a700:	3718      	adds	r7, #24
 800a702:	46bd      	mov	sp, r7
 800a704:	bd80      	pop	{r7, pc}
 800a706:	bf00      	nop
 800a708:	200008d4 	.word	0x200008d4
 800a70c:	200008d8 	.word	0x200008d8
 800a710:	200009b4 	.word	0x200009b4

0800a714 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800a714:	b580      	push	{r7, lr}
 800a716:	b088      	sub	sp, #32
 800a718:	af00      	add	r7, sp, #0
 800a71a:	6078      	str	r0, [r7, #4]
 800a71c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800a722:	2301      	movs	r3, #1
 800a724:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	2b00      	cmp	r3, #0
 800a72a:	f000 8085 	beq.w	800a838 <vTaskPriorityDisinheritAfterTimeout+0x124>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800a72e:	69bb      	ldr	r3, [r7, #24]
 800a730:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a732:	2b00      	cmp	r3, #0
 800a734:	d10b      	bne.n	800a74e <vTaskPriorityDisinheritAfterTimeout+0x3a>
	__asm volatile
 800a736:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a73a:	f383 8811 	msr	BASEPRI, r3
 800a73e:	f3bf 8f6f 	isb	sy
 800a742:	f3bf 8f4f 	dsb	sy
 800a746:	60fb      	str	r3, [r7, #12]
}
 800a748:	bf00      	nop
 800a74a:	bf00      	nop
 800a74c:	e7fd      	b.n	800a74a <vTaskPriorityDisinheritAfterTimeout+0x36>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800a74e:	69bb      	ldr	r3, [r7, #24]
 800a750:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a752:	683a      	ldr	r2, [r7, #0]
 800a754:	429a      	cmp	r2, r3
 800a756:	d902      	bls.n	800a75e <vTaskPriorityDisinheritAfterTimeout+0x4a>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800a758:	683b      	ldr	r3, [r7, #0]
 800a75a:	61fb      	str	r3, [r7, #28]
 800a75c:	e002      	b.n	800a764 <vTaskPriorityDisinheritAfterTimeout+0x50>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800a75e:	69bb      	ldr	r3, [r7, #24]
 800a760:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a762:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800a764:	69bb      	ldr	r3, [r7, #24]
 800a766:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a768:	69fa      	ldr	r2, [r7, #28]
 800a76a:	429a      	cmp	r2, r3
 800a76c:	d064      	beq.n	800a838 <vTaskPriorityDisinheritAfterTimeout+0x124>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800a76e:	69bb      	ldr	r3, [r7, #24]
 800a770:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a772:	697a      	ldr	r2, [r7, #20]
 800a774:	429a      	cmp	r2, r3
 800a776:	d15f      	bne.n	800a838 <vTaskPriorityDisinheritAfterTimeout+0x124>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800a778:	4b31      	ldr	r3, [pc, #196]	@ (800a840 <vTaskPriorityDisinheritAfterTimeout+0x12c>)
 800a77a:	681b      	ldr	r3, [r3, #0]
 800a77c:	69ba      	ldr	r2, [r7, #24]
 800a77e:	429a      	cmp	r2, r3
 800a780:	d10b      	bne.n	800a79a <vTaskPriorityDisinheritAfterTimeout+0x86>
	__asm volatile
 800a782:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a786:	f383 8811 	msr	BASEPRI, r3
 800a78a:	f3bf 8f6f 	isb	sy
 800a78e:	f3bf 8f4f 	dsb	sy
 800a792:	60bb      	str	r3, [r7, #8]
}
 800a794:	bf00      	nop
 800a796:	bf00      	nop
 800a798:	e7fd      	b.n	800a796 <vTaskPriorityDisinheritAfterTimeout+0x82>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800a79a:	69bb      	ldr	r3, [r7, #24]
 800a79c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a79e:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800a7a0:	69bb      	ldr	r3, [r7, #24]
 800a7a2:	69fa      	ldr	r2, [r7, #28]
 800a7a4:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800a7a6:	69bb      	ldr	r3, [r7, #24]
 800a7a8:	699b      	ldr	r3, [r3, #24]
 800a7aa:	2b00      	cmp	r3, #0
 800a7ac:	db04      	blt.n	800a7b8 <vTaskPriorityDisinheritAfterTimeout+0xa4>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a7ae:	69fb      	ldr	r3, [r7, #28]
 800a7b0:	f1c3 0205 	rsb	r2, r3, #5
 800a7b4:	69bb      	ldr	r3, [r7, #24]
 800a7b6:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800a7b8:	69bb      	ldr	r3, [r7, #24]
 800a7ba:	6959      	ldr	r1, [r3, #20]
 800a7bc:	693a      	ldr	r2, [r7, #16]
 800a7be:	4613      	mov	r3, r2
 800a7c0:	009b      	lsls	r3, r3, #2
 800a7c2:	4413      	add	r3, r2
 800a7c4:	009b      	lsls	r3, r3, #2
 800a7c6:	4a1f      	ldr	r2, [pc, #124]	@ (800a844 <vTaskPriorityDisinheritAfterTimeout+0x130>)
 800a7c8:	4413      	add	r3, r2
 800a7ca:	4299      	cmp	r1, r3
 800a7cc:	d134      	bne.n	800a838 <vTaskPriorityDisinheritAfterTimeout+0x124>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a7ce:	69bb      	ldr	r3, [r7, #24]
 800a7d0:	3304      	adds	r3, #4
 800a7d2:	4618      	mov	r0, r3
 800a7d4:	f7fe fab4 	bl	8008d40 <uxListRemove>
 800a7d8:	4603      	mov	r3, r0
 800a7da:	2b00      	cmp	r3, #0
 800a7dc:	d115      	bne.n	800a80a <vTaskPriorityDisinheritAfterTimeout+0xf6>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800a7de:	69bb      	ldr	r3, [r7, #24]
 800a7e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a7e2:	4918      	ldr	r1, [pc, #96]	@ (800a844 <vTaskPriorityDisinheritAfterTimeout+0x130>)
 800a7e4:	4613      	mov	r3, r2
 800a7e6:	009b      	lsls	r3, r3, #2
 800a7e8:	4413      	add	r3, r2
 800a7ea:	009b      	lsls	r3, r3, #2
 800a7ec:	440b      	add	r3, r1
 800a7ee:	681b      	ldr	r3, [r3, #0]
 800a7f0:	2b00      	cmp	r3, #0
 800a7f2:	d10a      	bne.n	800a80a <vTaskPriorityDisinheritAfterTimeout+0xf6>
 800a7f4:	69bb      	ldr	r3, [r7, #24]
 800a7f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a7f8:	2201      	movs	r2, #1
 800a7fa:	fa02 f303 	lsl.w	r3, r2, r3
 800a7fe:	43da      	mvns	r2, r3
 800a800:	4b11      	ldr	r3, [pc, #68]	@ (800a848 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 800a802:	681b      	ldr	r3, [r3, #0]
 800a804:	4013      	ands	r3, r2
 800a806:	4a10      	ldr	r2, [pc, #64]	@ (800a848 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 800a808:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800a80a:	69bb      	ldr	r3, [r7, #24]
 800a80c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a80e:	2201      	movs	r2, #1
 800a810:	409a      	lsls	r2, r3
 800a812:	4b0d      	ldr	r3, [pc, #52]	@ (800a848 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 800a814:	681b      	ldr	r3, [r3, #0]
 800a816:	4313      	orrs	r3, r2
 800a818:	4a0b      	ldr	r2, [pc, #44]	@ (800a848 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 800a81a:	6013      	str	r3, [r2, #0]
 800a81c:	69bb      	ldr	r3, [r7, #24]
 800a81e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a820:	4613      	mov	r3, r2
 800a822:	009b      	lsls	r3, r3, #2
 800a824:	4413      	add	r3, r2
 800a826:	009b      	lsls	r3, r3, #2
 800a828:	4a06      	ldr	r2, [pc, #24]	@ (800a844 <vTaskPriorityDisinheritAfterTimeout+0x130>)
 800a82a:	441a      	add	r2, r3
 800a82c:	69bb      	ldr	r3, [r7, #24]
 800a82e:	3304      	adds	r3, #4
 800a830:	4619      	mov	r1, r3
 800a832:	4610      	mov	r0, r2
 800a834:	f7fe fa27 	bl	8008c86 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a838:	bf00      	nop
 800a83a:	3720      	adds	r7, #32
 800a83c:	46bd      	mov	sp, r7
 800a83e:	bd80      	pop	{r7, pc}
 800a840:	200008d4 	.word	0x200008d4
 800a844:	200008d8 	.word	0x200008d8
 800a848:	200009b4 	.word	0x200009b4

0800a84c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800a84c:	b480      	push	{r7}
 800a84e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800a850:	4b07      	ldr	r3, [pc, #28]	@ (800a870 <pvTaskIncrementMutexHeldCount+0x24>)
 800a852:	681b      	ldr	r3, [r3, #0]
 800a854:	2b00      	cmp	r3, #0
 800a856:	d004      	beq.n	800a862 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800a858:	4b05      	ldr	r3, [pc, #20]	@ (800a870 <pvTaskIncrementMutexHeldCount+0x24>)
 800a85a:	681b      	ldr	r3, [r3, #0]
 800a85c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a85e:	3201      	adds	r2, #1
 800a860:	64da      	str	r2, [r3, #76]	@ 0x4c
		}

		return pxCurrentTCB;
 800a862:	4b03      	ldr	r3, [pc, #12]	@ (800a870 <pvTaskIncrementMutexHeldCount+0x24>)
 800a864:	681b      	ldr	r3, [r3, #0]
	}
 800a866:	4618      	mov	r0, r3
 800a868:	46bd      	mov	sp, r7
 800a86a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a86e:	4770      	bx	lr
 800a870:	200008d4 	.word	0x200008d4

0800a874 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800a874:	b580      	push	{r7, lr}
 800a876:	b084      	sub	sp, #16
 800a878:	af00      	add	r7, sp, #0
 800a87a:	6078      	str	r0, [r7, #4]
 800a87c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800a87e:	4b29      	ldr	r3, [pc, #164]	@ (800a924 <prvAddCurrentTaskToDelayedList+0xb0>)
 800a880:	681b      	ldr	r3, [r3, #0]
 800a882:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a884:	4b28      	ldr	r3, [pc, #160]	@ (800a928 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a886:	681b      	ldr	r3, [r3, #0]
 800a888:	3304      	adds	r3, #4
 800a88a:	4618      	mov	r0, r3
 800a88c:	f7fe fa58 	bl	8008d40 <uxListRemove>
 800a890:	4603      	mov	r3, r0
 800a892:	2b00      	cmp	r3, #0
 800a894:	d10b      	bne.n	800a8ae <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800a896:	4b24      	ldr	r3, [pc, #144]	@ (800a928 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a898:	681b      	ldr	r3, [r3, #0]
 800a89a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a89c:	2201      	movs	r2, #1
 800a89e:	fa02 f303 	lsl.w	r3, r2, r3
 800a8a2:	43da      	mvns	r2, r3
 800a8a4:	4b21      	ldr	r3, [pc, #132]	@ (800a92c <prvAddCurrentTaskToDelayedList+0xb8>)
 800a8a6:	681b      	ldr	r3, [r3, #0]
 800a8a8:	4013      	ands	r3, r2
 800a8aa:	4a20      	ldr	r2, [pc, #128]	@ (800a92c <prvAddCurrentTaskToDelayedList+0xb8>)
 800a8ac:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a8ae:	687b      	ldr	r3, [r7, #4]
 800a8b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a8b4:	d10a      	bne.n	800a8cc <prvAddCurrentTaskToDelayedList+0x58>
 800a8b6:	683b      	ldr	r3, [r7, #0]
 800a8b8:	2b00      	cmp	r3, #0
 800a8ba:	d007      	beq.n	800a8cc <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a8bc:	4b1a      	ldr	r3, [pc, #104]	@ (800a928 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a8be:	681b      	ldr	r3, [r3, #0]
 800a8c0:	3304      	adds	r3, #4
 800a8c2:	4619      	mov	r1, r3
 800a8c4:	481a      	ldr	r0, [pc, #104]	@ (800a930 <prvAddCurrentTaskToDelayedList+0xbc>)
 800a8c6:	f7fe f9de 	bl	8008c86 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a8ca:	e026      	b.n	800a91a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800a8cc:	68fa      	ldr	r2, [r7, #12]
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	4413      	add	r3, r2
 800a8d2:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a8d4:	4b14      	ldr	r3, [pc, #80]	@ (800a928 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a8d6:	681b      	ldr	r3, [r3, #0]
 800a8d8:	68ba      	ldr	r2, [r7, #8]
 800a8da:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a8dc:	68ba      	ldr	r2, [r7, #8]
 800a8de:	68fb      	ldr	r3, [r7, #12]
 800a8e0:	429a      	cmp	r2, r3
 800a8e2:	d209      	bcs.n	800a8f8 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a8e4:	4b13      	ldr	r3, [pc, #76]	@ (800a934 <prvAddCurrentTaskToDelayedList+0xc0>)
 800a8e6:	681a      	ldr	r2, [r3, #0]
 800a8e8:	4b0f      	ldr	r3, [pc, #60]	@ (800a928 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a8ea:	681b      	ldr	r3, [r3, #0]
 800a8ec:	3304      	adds	r3, #4
 800a8ee:	4619      	mov	r1, r3
 800a8f0:	4610      	mov	r0, r2
 800a8f2:	f7fe f9ec 	bl	8008cce <vListInsert>
}
 800a8f6:	e010      	b.n	800a91a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a8f8:	4b0f      	ldr	r3, [pc, #60]	@ (800a938 <prvAddCurrentTaskToDelayedList+0xc4>)
 800a8fa:	681a      	ldr	r2, [r3, #0]
 800a8fc:	4b0a      	ldr	r3, [pc, #40]	@ (800a928 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a8fe:	681b      	ldr	r3, [r3, #0]
 800a900:	3304      	adds	r3, #4
 800a902:	4619      	mov	r1, r3
 800a904:	4610      	mov	r0, r2
 800a906:	f7fe f9e2 	bl	8008cce <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a90a:	4b0c      	ldr	r3, [pc, #48]	@ (800a93c <prvAddCurrentTaskToDelayedList+0xc8>)
 800a90c:	681b      	ldr	r3, [r3, #0]
 800a90e:	68ba      	ldr	r2, [r7, #8]
 800a910:	429a      	cmp	r2, r3
 800a912:	d202      	bcs.n	800a91a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800a914:	4a09      	ldr	r2, [pc, #36]	@ (800a93c <prvAddCurrentTaskToDelayedList+0xc8>)
 800a916:	68bb      	ldr	r3, [r7, #8]
 800a918:	6013      	str	r3, [r2, #0]
}
 800a91a:	bf00      	nop
 800a91c:	3710      	adds	r7, #16
 800a91e:	46bd      	mov	sp, r7
 800a920:	bd80      	pop	{r7, pc}
 800a922:	bf00      	nop
 800a924:	200009b0 	.word	0x200009b0
 800a928:	200008d4 	.word	0x200008d4
 800a92c:	200009b4 	.word	0x200009b4
 800a930:	20000998 	.word	0x20000998
 800a934:	20000968 	.word	0x20000968
 800a938:	20000964 	.word	0x20000964
 800a93c:	200009cc 	.word	0x200009cc

0800a940 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800a940:	b580      	push	{r7, lr}
 800a942:	b084      	sub	sp, #16
 800a944:	af02      	add	r7, sp, #8
BaseType_t xReturn = pdFAIL;
 800a946:	2300      	movs	r3, #0
 800a948:	607b      	str	r3, [r7, #4]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800a94a:	f000 fae1 	bl	800af10 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800a94e:	4b12      	ldr	r3, [pc, #72]	@ (800a998 <xTimerCreateTimerTask+0x58>)
 800a950:	681b      	ldr	r3, [r3, #0]
 800a952:	2b00      	cmp	r3, #0
 800a954:	d00b      	beq.n	800a96e <xTimerCreateTimerTask+0x2e>
				xReturn = pdPASS;
			}
		}
		#else
		{
			xReturn = xTaskCreate(	prvTimerTask,
 800a956:	4b11      	ldr	r3, [pc, #68]	@ (800a99c <xTimerCreateTimerTask+0x5c>)
 800a958:	9301      	str	r3, [sp, #4]
 800a95a:	2302      	movs	r3, #2
 800a95c:	9300      	str	r3, [sp, #0]
 800a95e:	2300      	movs	r3, #0
 800a960:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800a964:	490e      	ldr	r1, [pc, #56]	@ (800a9a0 <xTimerCreateTimerTask+0x60>)
 800a966:	480f      	ldr	r0, [pc, #60]	@ (800a9a4 <xTimerCreateTimerTask+0x64>)
 800a968:	f7ff f826 	bl	80099b8 <xTaskCreate>
 800a96c:	6078      	str	r0, [r7, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800a96e:	687b      	ldr	r3, [r7, #4]
 800a970:	2b00      	cmp	r3, #0
 800a972:	d10b      	bne.n	800a98c <xTimerCreateTimerTask+0x4c>
	__asm volatile
 800a974:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a978:	f383 8811 	msr	BASEPRI, r3
 800a97c:	f3bf 8f6f 	isb	sy
 800a980:	f3bf 8f4f 	dsb	sy
 800a984:	603b      	str	r3, [r7, #0]
}
 800a986:	bf00      	nop
 800a988:	bf00      	nop
 800a98a:	e7fd      	b.n	800a988 <xTimerCreateTimerTask+0x48>
	return xReturn;
 800a98c:	687b      	ldr	r3, [r7, #4]
}
 800a98e:	4618      	mov	r0, r3
 800a990:	3708      	adds	r7, #8
 800a992:	46bd      	mov	sp, r7
 800a994:	bd80      	pop	{r7, pc}
 800a996:	bf00      	nop
 800a998:	20000a08 	.word	0x20000a08
 800a99c:	20000a0c 	.word	0x20000a0c
 800a9a0:	08010774 	.word	0x08010774
 800a9a4:	0800aae1 	.word	0x0800aae1

0800a9a8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800a9a8:	b580      	push	{r7, lr}
 800a9aa:	b08a      	sub	sp, #40	@ 0x28
 800a9ac:	af00      	add	r7, sp, #0
 800a9ae:	60f8      	str	r0, [r7, #12]
 800a9b0:	60b9      	str	r1, [r7, #8]
 800a9b2:	607a      	str	r2, [r7, #4]
 800a9b4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800a9b6:	2300      	movs	r3, #0
 800a9b8:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800a9ba:	68fb      	ldr	r3, [r7, #12]
 800a9bc:	2b00      	cmp	r3, #0
 800a9be:	d10b      	bne.n	800a9d8 <xTimerGenericCommand+0x30>
	__asm volatile
 800a9c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a9c4:	f383 8811 	msr	BASEPRI, r3
 800a9c8:	f3bf 8f6f 	isb	sy
 800a9cc:	f3bf 8f4f 	dsb	sy
 800a9d0:	623b      	str	r3, [r7, #32]
}
 800a9d2:	bf00      	nop
 800a9d4:	bf00      	nop
 800a9d6:	e7fd      	b.n	800a9d4 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800a9d8:	4b19      	ldr	r3, [pc, #100]	@ (800aa40 <xTimerGenericCommand+0x98>)
 800a9da:	681b      	ldr	r3, [r3, #0]
 800a9dc:	2b00      	cmp	r3, #0
 800a9de:	d02a      	beq.n	800aa36 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800a9e0:	68bb      	ldr	r3, [r7, #8]
 800a9e2:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800a9e8:	68fb      	ldr	r3, [r7, #12]
 800a9ea:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800a9ec:	68bb      	ldr	r3, [r7, #8]
 800a9ee:	2b05      	cmp	r3, #5
 800a9f0:	dc18      	bgt.n	800aa24 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800a9f2:	f7ff fd69 	bl	800a4c8 <xTaskGetSchedulerState>
 800a9f6:	4603      	mov	r3, r0
 800a9f8:	2b02      	cmp	r3, #2
 800a9fa:	d109      	bne.n	800aa10 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800a9fc:	4b10      	ldr	r3, [pc, #64]	@ (800aa40 <xTimerGenericCommand+0x98>)
 800a9fe:	6818      	ldr	r0, [r3, #0]
 800aa00:	f107 0114 	add.w	r1, r7, #20
 800aa04:	2300      	movs	r3, #0
 800aa06:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800aa08:	f7fe fac0 	bl	8008f8c <xQueueGenericSend>
 800aa0c:	6278      	str	r0, [r7, #36]	@ 0x24
 800aa0e:	e012      	b.n	800aa36 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800aa10:	4b0b      	ldr	r3, [pc, #44]	@ (800aa40 <xTimerGenericCommand+0x98>)
 800aa12:	6818      	ldr	r0, [r3, #0]
 800aa14:	f107 0114 	add.w	r1, r7, #20
 800aa18:	2300      	movs	r3, #0
 800aa1a:	2200      	movs	r2, #0
 800aa1c:	f7fe fab6 	bl	8008f8c <xQueueGenericSend>
 800aa20:	6278      	str	r0, [r7, #36]	@ 0x24
 800aa22:	e008      	b.n	800aa36 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800aa24:	4b06      	ldr	r3, [pc, #24]	@ (800aa40 <xTimerGenericCommand+0x98>)
 800aa26:	6818      	ldr	r0, [r3, #0]
 800aa28:	f107 0114 	add.w	r1, r7, #20
 800aa2c:	2300      	movs	r3, #0
 800aa2e:	683a      	ldr	r2, [r7, #0]
 800aa30:	f7fe fbae 	bl	8009190 <xQueueGenericSendFromISR>
 800aa34:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800aa36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800aa38:	4618      	mov	r0, r3
 800aa3a:	3728      	adds	r7, #40	@ 0x28
 800aa3c:	46bd      	mov	sp, r7
 800aa3e:	bd80      	pop	{r7, pc}
 800aa40:	20000a08 	.word	0x20000a08

0800aa44 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800aa44:	b580      	push	{r7, lr}
 800aa46:	b088      	sub	sp, #32
 800aa48:	af02      	add	r7, sp, #8
 800aa4a:	6078      	str	r0, [r7, #4]
 800aa4c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800aa4e:	4b23      	ldr	r3, [pc, #140]	@ (800aadc <prvProcessExpiredTimer+0x98>)
 800aa50:	681b      	ldr	r3, [r3, #0]
 800aa52:	68db      	ldr	r3, [r3, #12]
 800aa54:	68db      	ldr	r3, [r3, #12]
 800aa56:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800aa58:	697b      	ldr	r3, [r7, #20]
 800aa5a:	3304      	adds	r3, #4
 800aa5c:	4618      	mov	r0, r3
 800aa5e:	f7fe f96f 	bl	8008d40 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800aa62:	697b      	ldr	r3, [r7, #20]
 800aa64:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800aa68:	f003 0304 	and.w	r3, r3, #4
 800aa6c:	2b00      	cmp	r3, #0
 800aa6e:	d023      	beq.n	800aab8 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800aa70:	697b      	ldr	r3, [r7, #20]
 800aa72:	699a      	ldr	r2, [r3, #24]
 800aa74:	687b      	ldr	r3, [r7, #4]
 800aa76:	18d1      	adds	r1, r2, r3
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	683a      	ldr	r2, [r7, #0]
 800aa7c:	6978      	ldr	r0, [r7, #20]
 800aa7e:	f000 f8d5 	bl	800ac2c <prvInsertTimerInActiveList>
 800aa82:	4603      	mov	r3, r0
 800aa84:	2b00      	cmp	r3, #0
 800aa86:	d020      	beq.n	800aaca <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800aa88:	2300      	movs	r3, #0
 800aa8a:	9300      	str	r3, [sp, #0]
 800aa8c:	2300      	movs	r3, #0
 800aa8e:	687a      	ldr	r2, [r7, #4]
 800aa90:	2100      	movs	r1, #0
 800aa92:	6978      	ldr	r0, [r7, #20]
 800aa94:	f7ff ff88 	bl	800a9a8 <xTimerGenericCommand>
 800aa98:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800aa9a:	693b      	ldr	r3, [r7, #16]
 800aa9c:	2b00      	cmp	r3, #0
 800aa9e:	d114      	bne.n	800aaca <prvProcessExpiredTimer+0x86>
	__asm volatile
 800aaa0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aaa4:	f383 8811 	msr	BASEPRI, r3
 800aaa8:	f3bf 8f6f 	isb	sy
 800aaac:	f3bf 8f4f 	dsb	sy
 800aab0:	60fb      	str	r3, [r7, #12]
}
 800aab2:	bf00      	nop
 800aab4:	bf00      	nop
 800aab6:	e7fd      	b.n	800aab4 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800aab8:	697b      	ldr	r3, [r7, #20]
 800aaba:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800aabe:	f023 0301 	bic.w	r3, r3, #1
 800aac2:	b2da      	uxtb	r2, r3
 800aac4:	697b      	ldr	r3, [r7, #20]
 800aac6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800aaca:	697b      	ldr	r3, [r7, #20]
 800aacc:	6a1b      	ldr	r3, [r3, #32]
 800aace:	6978      	ldr	r0, [r7, #20]
 800aad0:	4798      	blx	r3
}
 800aad2:	bf00      	nop
 800aad4:	3718      	adds	r7, #24
 800aad6:	46bd      	mov	sp, r7
 800aad8:	bd80      	pop	{r7, pc}
 800aada:	bf00      	nop
 800aadc:	20000a00 	.word	0x20000a00

0800aae0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800aae0:	b580      	push	{r7, lr}
 800aae2:	b084      	sub	sp, #16
 800aae4:	af00      	add	r7, sp, #0
 800aae6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800aae8:	f107 0308 	add.w	r3, r7, #8
 800aaec:	4618      	mov	r0, r3
 800aaee:	f000 f859 	bl	800aba4 <prvGetNextExpireTime>
 800aaf2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800aaf4:	68bb      	ldr	r3, [r7, #8]
 800aaf6:	4619      	mov	r1, r3
 800aaf8:	68f8      	ldr	r0, [r7, #12]
 800aafa:	f000 f805 	bl	800ab08 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800aafe:	f000 f8d7 	bl	800acb0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800ab02:	bf00      	nop
 800ab04:	e7f0      	b.n	800aae8 <prvTimerTask+0x8>
	...

0800ab08 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800ab08:	b580      	push	{r7, lr}
 800ab0a:	b084      	sub	sp, #16
 800ab0c:	af00      	add	r7, sp, #0
 800ab0e:	6078      	str	r0, [r7, #4]
 800ab10:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800ab12:	f7ff f915 	bl	8009d40 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800ab16:	f107 0308 	add.w	r3, r7, #8
 800ab1a:	4618      	mov	r0, r3
 800ab1c:	f000 f866 	bl	800abec <prvSampleTimeNow>
 800ab20:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800ab22:	68bb      	ldr	r3, [r7, #8]
 800ab24:	2b00      	cmp	r3, #0
 800ab26:	d130      	bne.n	800ab8a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800ab28:	683b      	ldr	r3, [r7, #0]
 800ab2a:	2b00      	cmp	r3, #0
 800ab2c:	d10a      	bne.n	800ab44 <prvProcessTimerOrBlockTask+0x3c>
 800ab2e:	687a      	ldr	r2, [r7, #4]
 800ab30:	68fb      	ldr	r3, [r7, #12]
 800ab32:	429a      	cmp	r2, r3
 800ab34:	d806      	bhi.n	800ab44 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800ab36:	f7ff f911 	bl	8009d5c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800ab3a:	68f9      	ldr	r1, [r7, #12]
 800ab3c:	6878      	ldr	r0, [r7, #4]
 800ab3e:	f7ff ff81 	bl	800aa44 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800ab42:	e024      	b.n	800ab8e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800ab44:	683b      	ldr	r3, [r7, #0]
 800ab46:	2b00      	cmp	r3, #0
 800ab48:	d008      	beq.n	800ab5c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800ab4a:	4b13      	ldr	r3, [pc, #76]	@ (800ab98 <prvProcessTimerOrBlockTask+0x90>)
 800ab4c:	681b      	ldr	r3, [r3, #0]
 800ab4e:	681b      	ldr	r3, [r3, #0]
 800ab50:	2b00      	cmp	r3, #0
 800ab52:	d101      	bne.n	800ab58 <prvProcessTimerOrBlockTask+0x50>
 800ab54:	2301      	movs	r3, #1
 800ab56:	e000      	b.n	800ab5a <prvProcessTimerOrBlockTask+0x52>
 800ab58:	2300      	movs	r3, #0
 800ab5a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800ab5c:	4b0f      	ldr	r3, [pc, #60]	@ (800ab9c <prvProcessTimerOrBlockTask+0x94>)
 800ab5e:	6818      	ldr	r0, [r3, #0]
 800ab60:	687a      	ldr	r2, [r7, #4]
 800ab62:	68fb      	ldr	r3, [r7, #12]
 800ab64:	1ad3      	subs	r3, r2, r3
 800ab66:	683a      	ldr	r2, [r7, #0]
 800ab68:	4619      	mov	r1, r3
 800ab6a:	f7fe fef1 	bl	8009950 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800ab6e:	f7ff f8f5 	bl	8009d5c <xTaskResumeAll>
 800ab72:	4603      	mov	r3, r0
 800ab74:	2b00      	cmp	r3, #0
 800ab76:	d10a      	bne.n	800ab8e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800ab78:	4b09      	ldr	r3, [pc, #36]	@ (800aba0 <prvProcessTimerOrBlockTask+0x98>)
 800ab7a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ab7e:	601a      	str	r2, [r3, #0]
 800ab80:	f3bf 8f4f 	dsb	sy
 800ab84:	f3bf 8f6f 	isb	sy
}
 800ab88:	e001      	b.n	800ab8e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800ab8a:	f7ff f8e7 	bl	8009d5c <xTaskResumeAll>
}
 800ab8e:	bf00      	nop
 800ab90:	3710      	adds	r7, #16
 800ab92:	46bd      	mov	sp, r7
 800ab94:	bd80      	pop	{r7, pc}
 800ab96:	bf00      	nop
 800ab98:	20000a04 	.word	0x20000a04
 800ab9c:	20000a08 	.word	0x20000a08
 800aba0:	e000ed04 	.word	0xe000ed04

0800aba4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800aba4:	b480      	push	{r7}
 800aba6:	b085      	sub	sp, #20
 800aba8:	af00      	add	r7, sp, #0
 800abaa:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800abac:	4b0e      	ldr	r3, [pc, #56]	@ (800abe8 <prvGetNextExpireTime+0x44>)
 800abae:	681b      	ldr	r3, [r3, #0]
 800abb0:	681b      	ldr	r3, [r3, #0]
 800abb2:	2b00      	cmp	r3, #0
 800abb4:	d101      	bne.n	800abba <prvGetNextExpireTime+0x16>
 800abb6:	2201      	movs	r2, #1
 800abb8:	e000      	b.n	800abbc <prvGetNextExpireTime+0x18>
 800abba:	2200      	movs	r2, #0
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	681b      	ldr	r3, [r3, #0]
 800abc4:	2b00      	cmp	r3, #0
 800abc6:	d105      	bne.n	800abd4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800abc8:	4b07      	ldr	r3, [pc, #28]	@ (800abe8 <prvGetNextExpireTime+0x44>)
 800abca:	681b      	ldr	r3, [r3, #0]
 800abcc:	68db      	ldr	r3, [r3, #12]
 800abce:	681b      	ldr	r3, [r3, #0]
 800abd0:	60fb      	str	r3, [r7, #12]
 800abd2:	e001      	b.n	800abd8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800abd4:	2300      	movs	r3, #0
 800abd6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800abd8:	68fb      	ldr	r3, [r7, #12]
}
 800abda:	4618      	mov	r0, r3
 800abdc:	3714      	adds	r7, #20
 800abde:	46bd      	mov	sp, r7
 800abe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abe4:	4770      	bx	lr
 800abe6:	bf00      	nop
 800abe8:	20000a00 	.word	0x20000a00

0800abec <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800abec:	b580      	push	{r7, lr}
 800abee:	b084      	sub	sp, #16
 800abf0:	af00      	add	r7, sp, #0
 800abf2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800abf4:	f7ff f950 	bl	8009e98 <xTaskGetTickCount>
 800abf8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800abfa:	4b0b      	ldr	r3, [pc, #44]	@ (800ac28 <prvSampleTimeNow+0x3c>)
 800abfc:	681b      	ldr	r3, [r3, #0]
 800abfe:	68fa      	ldr	r2, [r7, #12]
 800ac00:	429a      	cmp	r2, r3
 800ac02:	d205      	bcs.n	800ac10 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800ac04:	f000 f91e 	bl	800ae44 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	2201      	movs	r2, #1
 800ac0c:	601a      	str	r2, [r3, #0]
 800ac0e:	e002      	b.n	800ac16 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	2200      	movs	r2, #0
 800ac14:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800ac16:	4a04      	ldr	r2, [pc, #16]	@ (800ac28 <prvSampleTimeNow+0x3c>)
 800ac18:	68fb      	ldr	r3, [r7, #12]
 800ac1a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800ac1c:	68fb      	ldr	r3, [r7, #12]
}
 800ac1e:	4618      	mov	r0, r3
 800ac20:	3710      	adds	r7, #16
 800ac22:	46bd      	mov	sp, r7
 800ac24:	bd80      	pop	{r7, pc}
 800ac26:	bf00      	nop
 800ac28:	20000a10 	.word	0x20000a10

0800ac2c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800ac2c:	b580      	push	{r7, lr}
 800ac2e:	b086      	sub	sp, #24
 800ac30:	af00      	add	r7, sp, #0
 800ac32:	60f8      	str	r0, [r7, #12]
 800ac34:	60b9      	str	r1, [r7, #8]
 800ac36:	607a      	str	r2, [r7, #4]
 800ac38:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800ac3a:	2300      	movs	r3, #0
 800ac3c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800ac3e:	68fb      	ldr	r3, [r7, #12]
 800ac40:	68ba      	ldr	r2, [r7, #8]
 800ac42:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800ac44:	68fb      	ldr	r3, [r7, #12]
 800ac46:	68fa      	ldr	r2, [r7, #12]
 800ac48:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800ac4a:	68ba      	ldr	r2, [r7, #8]
 800ac4c:	687b      	ldr	r3, [r7, #4]
 800ac4e:	429a      	cmp	r2, r3
 800ac50:	d812      	bhi.n	800ac78 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ac52:	687a      	ldr	r2, [r7, #4]
 800ac54:	683b      	ldr	r3, [r7, #0]
 800ac56:	1ad2      	subs	r2, r2, r3
 800ac58:	68fb      	ldr	r3, [r7, #12]
 800ac5a:	699b      	ldr	r3, [r3, #24]
 800ac5c:	429a      	cmp	r2, r3
 800ac5e:	d302      	bcc.n	800ac66 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800ac60:	2301      	movs	r3, #1
 800ac62:	617b      	str	r3, [r7, #20]
 800ac64:	e01b      	b.n	800ac9e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800ac66:	4b10      	ldr	r3, [pc, #64]	@ (800aca8 <prvInsertTimerInActiveList+0x7c>)
 800ac68:	681a      	ldr	r2, [r3, #0]
 800ac6a:	68fb      	ldr	r3, [r7, #12]
 800ac6c:	3304      	adds	r3, #4
 800ac6e:	4619      	mov	r1, r3
 800ac70:	4610      	mov	r0, r2
 800ac72:	f7fe f82c 	bl	8008cce <vListInsert>
 800ac76:	e012      	b.n	800ac9e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800ac78:	687a      	ldr	r2, [r7, #4]
 800ac7a:	683b      	ldr	r3, [r7, #0]
 800ac7c:	429a      	cmp	r2, r3
 800ac7e:	d206      	bcs.n	800ac8e <prvInsertTimerInActiveList+0x62>
 800ac80:	68ba      	ldr	r2, [r7, #8]
 800ac82:	683b      	ldr	r3, [r7, #0]
 800ac84:	429a      	cmp	r2, r3
 800ac86:	d302      	bcc.n	800ac8e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800ac88:	2301      	movs	r3, #1
 800ac8a:	617b      	str	r3, [r7, #20]
 800ac8c:	e007      	b.n	800ac9e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800ac8e:	4b07      	ldr	r3, [pc, #28]	@ (800acac <prvInsertTimerInActiveList+0x80>)
 800ac90:	681a      	ldr	r2, [r3, #0]
 800ac92:	68fb      	ldr	r3, [r7, #12]
 800ac94:	3304      	adds	r3, #4
 800ac96:	4619      	mov	r1, r3
 800ac98:	4610      	mov	r0, r2
 800ac9a:	f7fe f818 	bl	8008cce <vListInsert>
		}
	}

	return xProcessTimerNow;
 800ac9e:	697b      	ldr	r3, [r7, #20]
}
 800aca0:	4618      	mov	r0, r3
 800aca2:	3718      	adds	r7, #24
 800aca4:	46bd      	mov	sp, r7
 800aca6:	bd80      	pop	{r7, pc}
 800aca8:	20000a04 	.word	0x20000a04
 800acac:	20000a00 	.word	0x20000a00

0800acb0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800acb0:	b580      	push	{r7, lr}
 800acb2:	b08c      	sub	sp, #48	@ 0x30
 800acb4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800acb6:	e0b2      	b.n	800ae1e <prvProcessReceivedCommands+0x16e>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800acb8:	68bb      	ldr	r3, [r7, #8]
 800acba:	2b00      	cmp	r3, #0
 800acbc:	f2c0 80af 	blt.w	800ae1e <prvProcessReceivedCommands+0x16e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800acc0:	693b      	ldr	r3, [r7, #16]
 800acc2:	627b      	str	r3, [r7, #36]	@ 0x24

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800acc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800acc6:	695b      	ldr	r3, [r3, #20]
 800acc8:	2b00      	cmp	r3, #0
 800acca:	d004      	beq.n	800acd6 <prvProcessReceivedCommands+0x26>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800accc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800acce:	3304      	adds	r3, #4
 800acd0:	4618      	mov	r0, r3
 800acd2:	f7fe f835 	bl	8008d40 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800acd6:	1d3b      	adds	r3, r7, #4
 800acd8:	4618      	mov	r0, r3
 800acda:	f7ff ff87 	bl	800abec <prvSampleTimeNow>
 800acde:	6238      	str	r0, [r7, #32]

			switch( xMessage.xMessageID )
 800ace0:	68bb      	ldr	r3, [r7, #8]
 800ace2:	2b09      	cmp	r3, #9
 800ace4:	f200 8098 	bhi.w	800ae18 <prvProcessReceivedCommands+0x168>
 800ace8:	a201      	add	r2, pc, #4	@ (adr r2, 800acf0 <prvProcessReceivedCommands+0x40>)
 800acea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800acee:	bf00      	nop
 800acf0:	0800ad19 	.word	0x0800ad19
 800acf4:	0800ad19 	.word	0x0800ad19
 800acf8:	0800ad19 	.word	0x0800ad19
 800acfc:	0800ad8f 	.word	0x0800ad8f
 800ad00:	0800ada3 	.word	0x0800ada3
 800ad04:	0800adef 	.word	0x0800adef
 800ad08:	0800ad19 	.word	0x0800ad19
 800ad0c:	0800ad19 	.word	0x0800ad19
 800ad10:	0800ad8f 	.word	0x0800ad8f
 800ad14:	0800ada3 	.word	0x0800ada3
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800ad18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad1a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ad1e:	f043 0301 	orr.w	r3, r3, #1
 800ad22:	b2da      	uxtb	r2, r3
 800ad24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad26:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800ad2a:	68fa      	ldr	r2, [r7, #12]
 800ad2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad2e:	699b      	ldr	r3, [r3, #24]
 800ad30:	18d1      	adds	r1, r2, r3
 800ad32:	68fb      	ldr	r3, [r7, #12]
 800ad34:	6a3a      	ldr	r2, [r7, #32]
 800ad36:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800ad38:	f7ff ff78 	bl	800ac2c <prvInsertTimerInActiveList>
 800ad3c:	4603      	mov	r3, r0
 800ad3e:	2b00      	cmp	r3, #0
 800ad40:	d06c      	beq.n	800ae1c <prvProcessReceivedCommands+0x16c>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ad42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad44:	6a1b      	ldr	r3, [r3, #32]
 800ad46:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800ad48:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ad4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad4c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ad50:	f003 0304 	and.w	r3, r3, #4
 800ad54:	2b00      	cmp	r3, #0
 800ad56:	d061      	beq.n	800ae1c <prvProcessReceivedCommands+0x16c>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800ad58:	68fa      	ldr	r2, [r7, #12]
 800ad5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad5c:	699b      	ldr	r3, [r3, #24]
 800ad5e:	441a      	add	r2, r3
 800ad60:	2300      	movs	r3, #0
 800ad62:	9300      	str	r3, [sp, #0]
 800ad64:	2300      	movs	r3, #0
 800ad66:	2100      	movs	r1, #0
 800ad68:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800ad6a:	f7ff fe1d 	bl	800a9a8 <xTimerGenericCommand>
 800ad6e:	61f8      	str	r0, [r7, #28]
							configASSERT( xResult );
 800ad70:	69fb      	ldr	r3, [r7, #28]
 800ad72:	2b00      	cmp	r3, #0
 800ad74:	d152      	bne.n	800ae1c <prvProcessReceivedCommands+0x16c>
	__asm volatile
 800ad76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad7a:	f383 8811 	msr	BASEPRI, r3
 800ad7e:	f3bf 8f6f 	isb	sy
 800ad82:	f3bf 8f4f 	dsb	sy
 800ad86:	61bb      	str	r3, [r7, #24]
}
 800ad88:	bf00      	nop
 800ad8a:	bf00      	nop
 800ad8c:	e7fd      	b.n	800ad8a <prvProcessReceivedCommands+0xda>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ad8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad90:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ad94:	f023 0301 	bic.w	r3, r3, #1
 800ad98:	b2da      	uxtb	r2, r3
 800ad9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad9c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800ada0:	e03d      	b.n	800ae1e <prvProcessReceivedCommands+0x16e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800ada2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ada4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ada8:	f043 0301 	orr.w	r3, r3, #1
 800adac:	b2da      	uxtb	r2, r3
 800adae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800adb0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800adb4:	68fa      	ldr	r2, [r7, #12]
 800adb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800adb8:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800adba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800adbc:	699b      	ldr	r3, [r3, #24]
 800adbe:	2b00      	cmp	r3, #0
 800adc0:	d10b      	bne.n	800adda <prvProcessReceivedCommands+0x12a>
	__asm volatile
 800adc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800adc6:	f383 8811 	msr	BASEPRI, r3
 800adca:	f3bf 8f6f 	isb	sy
 800adce:	f3bf 8f4f 	dsb	sy
 800add2:	617b      	str	r3, [r7, #20]
}
 800add4:	bf00      	nop
 800add6:	bf00      	nop
 800add8:	e7fd      	b.n	800add6 <prvProcessReceivedCommands+0x126>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800adda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800addc:	699a      	ldr	r2, [r3, #24]
 800adde:	6a3b      	ldr	r3, [r7, #32]
 800ade0:	18d1      	adds	r1, r2, r3
 800ade2:	6a3b      	ldr	r3, [r7, #32]
 800ade4:	6a3a      	ldr	r2, [r7, #32]
 800ade6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800ade8:	f7ff ff20 	bl	800ac2c <prvInsertTimerInActiveList>
					break;
 800adec:	e017      	b.n	800ae1e <prvProcessReceivedCommands+0x16e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800adee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800adf0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800adf4:	f003 0302 	and.w	r3, r3, #2
 800adf8:	2b00      	cmp	r3, #0
 800adfa:	d103      	bne.n	800ae04 <prvProcessReceivedCommands+0x154>
						{
							vPortFree( pxTimer );
 800adfc:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800adfe:	f000 fbd5 	bl	800b5ac <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800ae02:	e00c      	b.n	800ae1e <prvProcessReceivedCommands+0x16e>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ae04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae06:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ae0a:	f023 0301 	bic.w	r3, r3, #1
 800ae0e:	b2da      	uxtb	r2, r3
 800ae10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae12:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800ae16:	e002      	b.n	800ae1e <prvProcessReceivedCommands+0x16e>

				default	:
					/* Don't expect to get here. */
					break;
 800ae18:	bf00      	nop
 800ae1a:	e000      	b.n	800ae1e <prvProcessReceivedCommands+0x16e>
					break;
 800ae1c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800ae1e:	4b08      	ldr	r3, [pc, #32]	@ (800ae40 <prvProcessReceivedCommands+0x190>)
 800ae20:	681b      	ldr	r3, [r3, #0]
 800ae22:	f107 0108 	add.w	r1, r7, #8
 800ae26:	2200      	movs	r2, #0
 800ae28:	4618      	mov	r0, r3
 800ae2a:	f7fe fa4d 	bl	80092c8 <xQueueReceive>
 800ae2e:	4603      	mov	r3, r0
 800ae30:	2b00      	cmp	r3, #0
 800ae32:	f47f af41 	bne.w	800acb8 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800ae36:	bf00      	nop
 800ae38:	bf00      	nop
 800ae3a:	3728      	adds	r7, #40	@ 0x28
 800ae3c:	46bd      	mov	sp, r7
 800ae3e:	bd80      	pop	{r7, pc}
 800ae40:	20000a08 	.word	0x20000a08

0800ae44 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800ae44:	b580      	push	{r7, lr}
 800ae46:	b088      	sub	sp, #32
 800ae48:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800ae4a:	e049      	b.n	800aee0 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800ae4c:	4b2e      	ldr	r3, [pc, #184]	@ (800af08 <prvSwitchTimerLists+0xc4>)
 800ae4e:	681b      	ldr	r3, [r3, #0]
 800ae50:	68db      	ldr	r3, [r3, #12]
 800ae52:	681b      	ldr	r3, [r3, #0]
 800ae54:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ae56:	4b2c      	ldr	r3, [pc, #176]	@ (800af08 <prvSwitchTimerLists+0xc4>)
 800ae58:	681b      	ldr	r3, [r3, #0]
 800ae5a:	68db      	ldr	r3, [r3, #12]
 800ae5c:	68db      	ldr	r3, [r3, #12]
 800ae5e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ae60:	68fb      	ldr	r3, [r7, #12]
 800ae62:	3304      	adds	r3, #4
 800ae64:	4618      	mov	r0, r3
 800ae66:	f7fd ff6b 	bl	8008d40 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ae6a:	68fb      	ldr	r3, [r7, #12]
 800ae6c:	6a1b      	ldr	r3, [r3, #32]
 800ae6e:	68f8      	ldr	r0, [r7, #12]
 800ae70:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ae72:	68fb      	ldr	r3, [r7, #12]
 800ae74:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ae78:	f003 0304 	and.w	r3, r3, #4
 800ae7c:	2b00      	cmp	r3, #0
 800ae7e:	d02f      	beq.n	800aee0 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800ae80:	68fb      	ldr	r3, [r7, #12]
 800ae82:	699b      	ldr	r3, [r3, #24]
 800ae84:	693a      	ldr	r2, [r7, #16]
 800ae86:	4413      	add	r3, r2
 800ae88:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800ae8a:	68ba      	ldr	r2, [r7, #8]
 800ae8c:	693b      	ldr	r3, [r7, #16]
 800ae8e:	429a      	cmp	r2, r3
 800ae90:	d90e      	bls.n	800aeb0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800ae92:	68fb      	ldr	r3, [r7, #12]
 800ae94:	68ba      	ldr	r2, [r7, #8]
 800ae96:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800ae98:	68fb      	ldr	r3, [r7, #12]
 800ae9a:	68fa      	ldr	r2, [r7, #12]
 800ae9c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800ae9e:	4b1a      	ldr	r3, [pc, #104]	@ (800af08 <prvSwitchTimerLists+0xc4>)
 800aea0:	681a      	ldr	r2, [r3, #0]
 800aea2:	68fb      	ldr	r3, [r7, #12]
 800aea4:	3304      	adds	r3, #4
 800aea6:	4619      	mov	r1, r3
 800aea8:	4610      	mov	r0, r2
 800aeaa:	f7fd ff10 	bl	8008cce <vListInsert>
 800aeae:	e017      	b.n	800aee0 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800aeb0:	2300      	movs	r3, #0
 800aeb2:	9300      	str	r3, [sp, #0]
 800aeb4:	2300      	movs	r3, #0
 800aeb6:	693a      	ldr	r2, [r7, #16]
 800aeb8:	2100      	movs	r1, #0
 800aeba:	68f8      	ldr	r0, [r7, #12]
 800aebc:	f7ff fd74 	bl	800a9a8 <xTimerGenericCommand>
 800aec0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800aec2:	687b      	ldr	r3, [r7, #4]
 800aec4:	2b00      	cmp	r3, #0
 800aec6:	d10b      	bne.n	800aee0 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800aec8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aecc:	f383 8811 	msr	BASEPRI, r3
 800aed0:	f3bf 8f6f 	isb	sy
 800aed4:	f3bf 8f4f 	dsb	sy
 800aed8:	603b      	str	r3, [r7, #0]
}
 800aeda:	bf00      	nop
 800aedc:	bf00      	nop
 800aede:	e7fd      	b.n	800aedc <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800aee0:	4b09      	ldr	r3, [pc, #36]	@ (800af08 <prvSwitchTimerLists+0xc4>)
 800aee2:	681b      	ldr	r3, [r3, #0]
 800aee4:	681b      	ldr	r3, [r3, #0]
 800aee6:	2b00      	cmp	r3, #0
 800aee8:	d1b0      	bne.n	800ae4c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800aeea:	4b07      	ldr	r3, [pc, #28]	@ (800af08 <prvSwitchTimerLists+0xc4>)
 800aeec:	681b      	ldr	r3, [r3, #0]
 800aeee:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800aef0:	4b06      	ldr	r3, [pc, #24]	@ (800af0c <prvSwitchTimerLists+0xc8>)
 800aef2:	681b      	ldr	r3, [r3, #0]
 800aef4:	4a04      	ldr	r2, [pc, #16]	@ (800af08 <prvSwitchTimerLists+0xc4>)
 800aef6:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800aef8:	4a04      	ldr	r2, [pc, #16]	@ (800af0c <prvSwitchTimerLists+0xc8>)
 800aefa:	697b      	ldr	r3, [r7, #20]
 800aefc:	6013      	str	r3, [r2, #0]
}
 800aefe:	bf00      	nop
 800af00:	3718      	adds	r7, #24
 800af02:	46bd      	mov	sp, r7
 800af04:	bd80      	pop	{r7, pc}
 800af06:	bf00      	nop
 800af08:	20000a00 	.word	0x20000a00
 800af0c:	20000a04 	.word	0x20000a04

0800af10 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800af10:	b580      	push	{r7, lr}
 800af12:	af00      	add	r7, sp, #0
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800af14:	f000 f960 	bl	800b1d8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800af18:	4b12      	ldr	r3, [pc, #72]	@ (800af64 <prvCheckForValidListAndQueue+0x54>)
 800af1a:	681b      	ldr	r3, [r3, #0]
 800af1c:	2b00      	cmp	r3, #0
 800af1e:	d11d      	bne.n	800af5c <prvCheckForValidListAndQueue+0x4c>
		{
			vListInitialise( &xActiveTimerList1 );
 800af20:	4811      	ldr	r0, [pc, #68]	@ (800af68 <prvCheckForValidListAndQueue+0x58>)
 800af22:	f7fd fe83 	bl	8008c2c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800af26:	4811      	ldr	r0, [pc, #68]	@ (800af6c <prvCheckForValidListAndQueue+0x5c>)
 800af28:	f7fd fe80 	bl	8008c2c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800af2c:	4b10      	ldr	r3, [pc, #64]	@ (800af70 <prvCheckForValidListAndQueue+0x60>)
 800af2e:	4a0e      	ldr	r2, [pc, #56]	@ (800af68 <prvCheckForValidListAndQueue+0x58>)
 800af30:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800af32:	4b10      	ldr	r3, [pc, #64]	@ (800af74 <prvCheckForValidListAndQueue+0x64>)
 800af34:	4a0d      	ldr	r2, [pc, #52]	@ (800af6c <prvCheckForValidListAndQueue+0x5c>)
 800af36:	601a      	str	r2, [r3, #0]

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
			}
			#else
			{
				xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 800af38:	2200      	movs	r2, #0
 800af3a:	210c      	movs	r1, #12
 800af3c:	200a      	movs	r0, #10
 800af3e:	f7fd ff93 	bl	8008e68 <xQueueGenericCreate>
 800af42:	4603      	mov	r3, r0
 800af44:	4a07      	ldr	r2, [pc, #28]	@ (800af64 <prvCheckForValidListAndQueue+0x54>)
 800af46:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800af48:	4b06      	ldr	r3, [pc, #24]	@ (800af64 <prvCheckForValidListAndQueue+0x54>)
 800af4a:	681b      	ldr	r3, [r3, #0]
 800af4c:	2b00      	cmp	r3, #0
 800af4e:	d005      	beq.n	800af5c <prvCheckForValidListAndQueue+0x4c>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800af50:	4b04      	ldr	r3, [pc, #16]	@ (800af64 <prvCheckForValidListAndQueue+0x54>)
 800af52:	681b      	ldr	r3, [r3, #0]
 800af54:	4908      	ldr	r1, [pc, #32]	@ (800af78 <prvCheckForValidListAndQueue+0x68>)
 800af56:	4618      	mov	r0, r3
 800af58:	f7fe fcd0 	bl	80098fc <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800af5c:	f000 f96e 	bl	800b23c <vPortExitCritical>
}
 800af60:	bf00      	nop
 800af62:	bd80      	pop	{r7, pc}
 800af64:	20000a08 	.word	0x20000a08
 800af68:	200009d8 	.word	0x200009d8
 800af6c:	200009ec 	.word	0x200009ec
 800af70:	20000a00 	.word	0x20000a00
 800af74:	20000a04 	.word	0x20000a04
 800af78:	0801077c 	.word	0x0801077c

0800af7c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800af7c:	b480      	push	{r7}
 800af7e:	b085      	sub	sp, #20
 800af80:	af00      	add	r7, sp, #0
 800af82:	60f8      	str	r0, [r7, #12]
 800af84:	60b9      	str	r1, [r7, #8]
 800af86:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800af88:	68fb      	ldr	r3, [r7, #12]
 800af8a:	3b04      	subs	r3, #4
 800af8c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800af8e:	68fb      	ldr	r3, [r7, #12]
 800af90:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800af94:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800af96:	68fb      	ldr	r3, [r7, #12]
 800af98:	3b04      	subs	r3, #4
 800af9a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800af9c:	68bb      	ldr	r3, [r7, #8]
 800af9e:	f023 0201 	bic.w	r2, r3, #1
 800afa2:	68fb      	ldr	r3, [r7, #12]
 800afa4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800afa6:	68fb      	ldr	r3, [r7, #12]
 800afa8:	3b04      	subs	r3, #4
 800afaa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800afac:	4a0c      	ldr	r2, [pc, #48]	@ (800afe0 <pxPortInitialiseStack+0x64>)
 800afae:	68fb      	ldr	r3, [r7, #12]
 800afb0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800afb2:	68fb      	ldr	r3, [r7, #12]
 800afb4:	3b14      	subs	r3, #20
 800afb6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800afb8:	687a      	ldr	r2, [r7, #4]
 800afba:	68fb      	ldr	r3, [r7, #12]
 800afbc:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800afbe:	68fb      	ldr	r3, [r7, #12]
 800afc0:	3b04      	subs	r3, #4
 800afc2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800afc4:	68fb      	ldr	r3, [r7, #12]
 800afc6:	f06f 0202 	mvn.w	r2, #2
 800afca:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800afcc:	68fb      	ldr	r3, [r7, #12]
 800afce:	3b20      	subs	r3, #32
 800afd0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800afd2:	68fb      	ldr	r3, [r7, #12]
}
 800afd4:	4618      	mov	r0, r3
 800afd6:	3714      	adds	r7, #20
 800afd8:	46bd      	mov	sp, r7
 800afda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afde:	4770      	bx	lr
 800afe0:	0800afe5 	.word	0x0800afe5

0800afe4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800afe4:	b480      	push	{r7}
 800afe6:	b085      	sub	sp, #20
 800afe8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800afea:	2300      	movs	r3, #0
 800afec:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800afee:	4b13      	ldr	r3, [pc, #76]	@ (800b03c <prvTaskExitError+0x58>)
 800aff0:	681b      	ldr	r3, [r3, #0]
 800aff2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aff6:	d00b      	beq.n	800b010 <prvTaskExitError+0x2c>
	__asm volatile
 800aff8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800affc:	f383 8811 	msr	BASEPRI, r3
 800b000:	f3bf 8f6f 	isb	sy
 800b004:	f3bf 8f4f 	dsb	sy
 800b008:	60fb      	str	r3, [r7, #12]
}
 800b00a:	bf00      	nop
 800b00c:	bf00      	nop
 800b00e:	e7fd      	b.n	800b00c <prvTaskExitError+0x28>
	__asm volatile
 800b010:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b014:	f383 8811 	msr	BASEPRI, r3
 800b018:	f3bf 8f6f 	isb	sy
 800b01c:	f3bf 8f4f 	dsb	sy
 800b020:	60bb      	str	r3, [r7, #8]
}
 800b022:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800b024:	bf00      	nop
 800b026:	687b      	ldr	r3, [r7, #4]
 800b028:	2b00      	cmp	r3, #0
 800b02a:	d0fc      	beq.n	800b026 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800b02c:	bf00      	nop
 800b02e:	bf00      	nop
 800b030:	3714      	adds	r7, #20
 800b032:	46bd      	mov	sp, r7
 800b034:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b038:	4770      	bx	lr
 800b03a:	bf00      	nop
 800b03c:	20000028 	.word	0x20000028

0800b040 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800b040:	4b07      	ldr	r3, [pc, #28]	@ (800b060 <pxCurrentTCBConst2>)
 800b042:	6819      	ldr	r1, [r3, #0]
 800b044:	6808      	ldr	r0, [r1, #0]
 800b046:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b04a:	f380 8809 	msr	PSP, r0
 800b04e:	f3bf 8f6f 	isb	sy
 800b052:	f04f 0000 	mov.w	r0, #0
 800b056:	f380 8811 	msr	BASEPRI, r0
 800b05a:	4770      	bx	lr
 800b05c:	f3af 8000 	nop.w

0800b060 <pxCurrentTCBConst2>:
 800b060:	200008d4 	.word	0x200008d4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800b064:	bf00      	nop
 800b066:	bf00      	nop

0800b068 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800b068:	4808      	ldr	r0, [pc, #32]	@ (800b08c <prvPortStartFirstTask+0x24>)
 800b06a:	6800      	ldr	r0, [r0, #0]
 800b06c:	6800      	ldr	r0, [r0, #0]
 800b06e:	f380 8808 	msr	MSP, r0
 800b072:	f04f 0000 	mov.w	r0, #0
 800b076:	f380 8814 	msr	CONTROL, r0
 800b07a:	b662      	cpsie	i
 800b07c:	b661      	cpsie	f
 800b07e:	f3bf 8f4f 	dsb	sy
 800b082:	f3bf 8f6f 	isb	sy
 800b086:	df00      	svc	0
 800b088:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800b08a:	bf00      	nop
 800b08c:	e000ed08 	.word	0xe000ed08

0800b090 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800b090:	b580      	push	{r7, lr}
 800b092:	b086      	sub	sp, #24
 800b094:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800b096:	4b47      	ldr	r3, [pc, #284]	@ (800b1b4 <xPortStartScheduler+0x124>)
 800b098:	681b      	ldr	r3, [r3, #0]
 800b09a:	4a47      	ldr	r2, [pc, #284]	@ (800b1b8 <xPortStartScheduler+0x128>)
 800b09c:	4293      	cmp	r3, r2
 800b09e:	d10b      	bne.n	800b0b8 <xPortStartScheduler+0x28>
	__asm volatile
 800b0a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b0a4:	f383 8811 	msr	BASEPRI, r3
 800b0a8:	f3bf 8f6f 	isb	sy
 800b0ac:	f3bf 8f4f 	dsb	sy
 800b0b0:	60fb      	str	r3, [r7, #12]
}
 800b0b2:	bf00      	nop
 800b0b4:	bf00      	nop
 800b0b6:	e7fd      	b.n	800b0b4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800b0b8:	4b3e      	ldr	r3, [pc, #248]	@ (800b1b4 <xPortStartScheduler+0x124>)
 800b0ba:	681b      	ldr	r3, [r3, #0]
 800b0bc:	4a3f      	ldr	r2, [pc, #252]	@ (800b1bc <xPortStartScheduler+0x12c>)
 800b0be:	4293      	cmp	r3, r2
 800b0c0:	d10b      	bne.n	800b0da <xPortStartScheduler+0x4a>
	__asm volatile
 800b0c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b0c6:	f383 8811 	msr	BASEPRI, r3
 800b0ca:	f3bf 8f6f 	isb	sy
 800b0ce:	f3bf 8f4f 	dsb	sy
 800b0d2:	613b      	str	r3, [r7, #16]
}
 800b0d4:	bf00      	nop
 800b0d6:	bf00      	nop
 800b0d8:	e7fd      	b.n	800b0d6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800b0da:	4b39      	ldr	r3, [pc, #228]	@ (800b1c0 <xPortStartScheduler+0x130>)
 800b0dc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800b0de:	697b      	ldr	r3, [r7, #20]
 800b0e0:	781b      	ldrb	r3, [r3, #0]
 800b0e2:	b2db      	uxtb	r3, r3
 800b0e4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800b0e6:	697b      	ldr	r3, [r7, #20]
 800b0e8:	22ff      	movs	r2, #255	@ 0xff
 800b0ea:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800b0ec:	697b      	ldr	r3, [r7, #20]
 800b0ee:	781b      	ldrb	r3, [r3, #0]
 800b0f0:	b2db      	uxtb	r3, r3
 800b0f2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800b0f4:	78fb      	ldrb	r3, [r7, #3]
 800b0f6:	b2db      	uxtb	r3, r3
 800b0f8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800b0fc:	b2da      	uxtb	r2, r3
 800b0fe:	4b31      	ldr	r3, [pc, #196]	@ (800b1c4 <xPortStartScheduler+0x134>)
 800b100:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800b102:	4b31      	ldr	r3, [pc, #196]	@ (800b1c8 <xPortStartScheduler+0x138>)
 800b104:	2207      	movs	r2, #7
 800b106:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b108:	e009      	b.n	800b11e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800b10a:	4b2f      	ldr	r3, [pc, #188]	@ (800b1c8 <xPortStartScheduler+0x138>)
 800b10c:	681b      	ldr	r3, [r3, #0]
 800b10e:	3b01      	subs	r3, #1
 800b110:	4a2d      	ldr	r2, [pc, #180]	@ (800b1c8 <xPortStartScheduler+0x138>)
 800b112:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800b114:	78fb      	ldrb	r3, [r7, #3]
 800b116:	b2db      	uxtb	r3, r3
 800b118:	005b      	lsls	r3, r3, #1
 800b11a:	b2db      	uxtb	r3, r3
 800b11c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b11e:	78fb      	ldrb	r3, [r7, #3]
 800b120:	b2db      	uxtb	r3, r3
 800b122:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b126:	2b80      	cmp	r3, #128	@ 0x80
 800b128:	d0ef      	beq.n	800b10a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800b12a:	4b27      	ldr	r3, [pc, #156]	@ (800b1c8 <xPortStartScheduler+0x138>)
 800b12c:	681b      	ldr	r3, [r3, #0]
 800b12e:	f1c3 0307 	rsb	r3, r3, #7
 800b132:	2b04      	cmp	r3, #4
 800b134:	d00b      	beq.n	800b14e <xPortStartScheduler+0xbe>
	__asm volatile
 800b136:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b13a:	f383 8811 	msr	BASEPRI, r3
 800b13e:	f3bf 8f6f 	isb	sy
 800b142:	f3bf 8f4f 	dsb	sy
 800b146:	60bb      	str	r3, [r7, #8]
}
 800b148:	bf00      	nop
 800b14a:	bf00      	nop
 800b14c:	e7fd      	b.n	800b14a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800b14e:	4b1e      	ldr	r3, [pc, #120]	@ (800b1c8 <xPortStartScheduler+0x138>)
 800b150:	681b      	ldr	r3, [r3, #0]
 800b152:	021b      	lsls	r3, r3, #8
 800b154:	4a1c      	ldr	r2, [pc, #112]	@ (800b1c8 <xPortStartScheduler+0x138>)
 800b156:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800b158:	4b1b      	ldr	r3, [pc, #108]	@ (800b1c8 <xPortStartScheduler+0x138>)
 800b15a:	681b      	ldr	r3, [r3, #0]
 800b15c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800b160:	4a19      	ldr	r2, [pc, #100]	@ (800b1c8 <xPortStartScheduler+0x138>)
 800b162:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800b164:	687b      	ldr	r3, [r7, #4]
 800b166:	b2da      	uxtb	r2, r3
 800b168:	697b      	ldr	r3, [r7, #20]
 800b16a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800b16c:	4b17      	ldr	r3, [pc, #92]	@ (800b1cc <xPortStartScheduler+0x13c>)
 800b16e:	681b      	ldr	r3, [r3, #0]
 800b170:	4a16      	ldr	r2, [pc, #88]	@ (800b1cc <xPortStartScheduler+0x13c>)
 800b172:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800b176:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800b178:	4b14      	ldr	r3, [pc, #80]	@ (800b1cc <xPortStartScheduler+0x13c>)
 800b17a:	681b      	ldr	r3, [r3, #0]
 800b17c:	4a13      	ldr	r2, [pc, #76]	@ (800b1cc <xPortStartScheduler+0x13c>)
 800b17e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800b182:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800b184:	f000 f8da 	bl	800b33c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800b188:	4b11      	ldr	r3, [pc, #68]	@ (800b1d0 <xPortStartScheduler+0x140>)
 800b18a:	2200      	movs	r2, #0
 800b18c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800b18e:	f000 f8f9 	bl	800b384 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800b192:	4b10      	ldr	r3, [pc, #64]	@ (800b1d4 <xPortStartScheduler+0x144>)
 800b194:	681b      	ldr	r3, [r3, #0]
 800b196:	4a0f      	ldr	r2, [pc, #60]	@ (800b1d4 <xPortStartScheduler+0x144>)
 800b198:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800b19c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800b19e:	f7ff ff63 	bl	800b068 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800b1a2:	f7fe ff43 	bl	800a02c <vTaskSwitchContext>
	prvTaskExitError();
 800b1a6:	f7ff ff1d 	bl	800afe4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800b1aa:	2300      	movs	r3, #0
}
 800b1ac:	4618      	mov	r0, r3
 800b1ae:	3718      	adds	r7, #24
 800b1b0:	46bd      	mov	sp, r7
 800b1b2:	bd80      	pop	{r7, pc}
 800b1b4:	e000ed00 	.word	0xe000ed00
 800b1b8:	410fc271 	.word	0x410fc271
 800b1bc:	410fc270 	.word	0x410fc270
 800b1c0:	e000e400 	.word	0xe000e400
 800b1c4:	20000a14 	.word	0x20000a14
 800b1c8:	20000a18 	.word	0x20000a18
 800b1cc:	e000ed20 	.word	0xe000ed20
 800b1d0:	20000028 	.word	0x20000028
 800b1d4:	e000ef34 	.word	0xe000ef34

0800b1d8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800b1d8:	b480      	push	{r7}
 800b1da:	b083      	sub	sp, #12
 800b1dc:	af00      	add	r7, sp, #0
	__asm volatile
 800b1de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b1e2:	f383 8811 	msr	BASEPRI, r3
 800b1e6:	f3bf 8f6f 	isb	sy
 800b1ea:	f3bf 8f4f 	dsb	sy
 800b1ee:	607b      	str	r3, [r7, #4]
}
 800b1f0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800b1f2:	4b10      	ldr	r3, [pc, #64]	@ (800b234 <vPortEnterCritical+0x5c>)
 800b1f4:	681b      	ldr	r3, [r3, #0]
 800b1f6:	3301      	adds	r3, #1
 800b1f8:	4a0e      	ldr	r2, [pc, #56]	@ (800b234 <vPortEnterCritical+0x5c>)
 800b1fa:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800b1fc:	4b0d      	ldr	r3, [pc, #52]	@ (800b234 <vPortEnterCritical+0x5c>)
 800b1fe:	681b      	ldr	r3, [r3, #0]
 800b200:	2b01      	cmp	r3, #1
 800b202:	d110      	bne.n	800b226 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800b204:	4b0c      	ldr	r3, [pc, #48]	@ (800b238 <vPortEnterCritical+0x60>)
 800b206:	681b      	ldr	r3, [r3, #0]
 800b208:	b2db      	uxtb	r3, r3
 800b20a:	2b00      	cmp	r3, #0
 800b20c:	d00b      	beq.n	800b226 <vPortEnterCritical+0x4e>
	__asm volatile
 800b20e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b212:	f383 8811 	msr	BASEPRI, r3
 800b216:	f3bf 8f6f 	isb	sy
 800b21a:	f3bf 8f4f 	dsb	sy
 800b21e:	603b      	str	r3, [r7, #0]
}
 800b220:	bf00      	nop
 800b222:	bf00      	nop
 800b224:	e7fd      	b.n	800b222 <vPortEnterCritical+0x4a>
	}
}
 800b226:	bf00      	nop
 800b228:	370c      	adds	r7, #12
 800b22a:	46bd      	mov	sp, r7
 800b22c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b230:	4770      	bx	lr
 800b232:	bf00      	nop
 800b234:	20000028 	.word	0x20000028
 800b238:	e000ed04 	.word	0xe000ed04

0800b23c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800b23c:	b480      	push	{r7}
 800b23e:	b083      	sub	sp, #12
 800b240:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800b242:	4b12      	ldr	r3, [pc, #72]	@ (800b28c <vPortExitCritical+0x50>)
 800b244:	681b      	ldr	r3, [r3, #0]
 800b246:	2b00      	cmp	r3, #0
 800b248:	d10b      	bne.n	800b262 <vPortExitCritical+0x26>
	__asm volatile
 800b24a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b24e:	f383 8811 	msr	BASEPRI, r3
 800b252:	f3bf 8f6f 	isb	sy
 800b256:	f3bf 8f4f 	dsb	sy
 800b25a:	607b      	str	r3, [r7, #4]
}
 800b25c:	bf00      	nop
 800b25e:	bf00      	nop
 800b260:	e7fd      	b.n	800b25e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800b262:	4b0a      	ldr	r3, [pc, #40]	@ (800b28c <vPortExitCritical+0x50>)
 800b264:	681b      	ldr	r3, [r3, #0]
 800b266:	3b01      	subs	r3, #1
 800b268:	4a08      	ldr	r2, [pc, #32]	@ (800b28c <vPortExitCritical+0x50>)
 800b26a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800b26c:	4b07      	ldr	r3, [pc, #28]	@ (800b28c <vPortExitCritical+0x50>)
 800b26e:	681b      	ldr	r3, [r3, #0]
 800b270:	2b00      	cmp	r3, #0
 800b272:	d105      	bne.n	800b280 <vPortExitCritical+0x44>
 800b274:	2300      	movs	r3, #0
 800b276:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b278:	683b      	ldr	r3, [r7, #0]
 800b27a:	f383 8811 	msr	BASEPRI, r3
}
 800b27e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800b280:	bf00      	nop
 800b282:	370c      	adds	r7, #12
 800b284:	46bd      	mov	sp, r7
 800b286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b28a:	4770      	bx	lr
 800b28c:	20000028 	.word	0x20000028

0800b290 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800b290:	f3ef 8009 	mrs	r0, PSP
 800b294:	f3bf 8f6f 	isb	sy
 800b298:	4b15      	ldr	r3, [pc, #84]	@ (800b2f0 <pxCurrentTCBConst>)
 800b29a:	681a      	ldr	r2, [r3, #0]
 800b29c:	f01e 0f10 	tst.w	lr, #16
 800b2a0:	bf08      	it	eq
 800b2a2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800b2a6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b2aa:	6010      	str	r0, [r2, #0]
 800b2ac:	e92d 0009 	stmdb	sp!, {r0, r3}
 800b2b0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800b2b4:	f380 8811 	msr	BASEPRI, r0
 800b2b8:	f3bf 8f4f 	dsb	sy
 800b2bc:	f3bf 8f6f 	isb	sy
 800b2c0:	f7fe feb4 	bl	800a02c <vTaskSwitchContext>
 800b2c4:	f04f 0000 	mov.w	r0, #0
 800b2c8:	f380 8811 	msr	BASEPRI, r0
 800b2cc:	bc09      	pop	{r0, r3}
 800b2ce:	6819      	ldr	r1, [r3, #0]
 800b2d0:	6808      	ldr	r0, [r1, #0]
 800b2d2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b2d6:	f01e 0f10 	tst.w	lr, #16
 800b2da:	bf08      	it	eq
 800b2dc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800b2e0:	f380 8809 	msr	PSP, r0
 800b2e4:	f3bf 8f6f 	isb	sy
 800b2e8:	4770      	bx	lr
 800b2ea:	bf00      	nop
 800b2ec:	f3af 8000 	nop.w

0800b2f0 <pxCurrentTCBConst>:
 800b2f0:	200008d4 	.word	0x200008d4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800b2f4:	bf00      	nop
 800b2f6:	bf00      	nop

0800b2f8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800b2f8:	b580      	push	{r7, lr}
 800b2fa:	b082      	sub	sp, #8
 800b2fc:	af00      	add	r7, sp, #0
	__asm volatile
 800b2fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b302:	f383 8811 	msr	BASEPRI, r3
 800b306:	f3bf 8f6f 	isb	sy
 800b30a:	f3bf 8f4f 	dsb	sy
 800b30e:	607b      	str	r3, [r7, #4]
}
 800b310:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800b312:	f7fe fdd1 	bl	8009eb8 <xTaskIncrementTick>
 800b316:	4603      	mov	r3, r0
 800b318:	2b00      	cmp	r3, #0
 800b31a:	d003      	beq.n	800b324 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800b31c:	4b06      	ldr	r3, [pc, #24]	@ (800b338 <SysTick_Handler+0x40>)
 800b31e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b322:	601a      	str	r2, [r3, #0]
 800b324:	2300      	movs	r3, #0
 800b326:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b328:	683b      	ldr	r3, [r7, #0]
 800b32a:	f383 8811 	msr	BASEPRI, r3
}
 800b32e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800b330:	bf00      	nop
 800b332:	3708      	adds	r7, #8
 800b334:	46bd      	mov	sp, r7
 800b336:	bd80      	pop	{r7, pc}
 800b338:	e000ed04 	.word	0xe000ed04

0800b33c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800b33c:	b480      	push	{r7}
 800b33e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800b340:	4b0b      	ldr	r3, [pc, #44]	@ (800b370 <vPortSetupTimerInterrupt+0x34>)
 800b342:	2200      	movs	r2, #0
 800b344:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800b346:	4b0b      	ldr	r3, [pc, #44]	@ (800b374 <vPortSetupTimerInterrupt+0x38>)
 800b348:	2200      	movs	r2, #0
 800b34a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800b34c:	4b0a      	ldr	r3, [pc, #40]	@ (800b378 <vPortSetupTimerInterrupt+0x3c>)
 800b34e:	681b      	ldr	r3, [r3, #0]
 800b350:	4a0a      	ldr	r2, [pc, #40]	@ (800b37c <vPortSetupTimerInterrupt+0x40>)
 800b352:	fba2 2303 	umull	r2, r3, r2, r3
 800b356:	099b      	lsrs	r3, r3, #6
 800b358:	4a09      	ldr	r2, [pc, #36]	@ (800b380 <vPortSetupTimerInterrupt+0x44>)
 800b35a:	3b01      	subs	r3, #1
 800b35c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800b35e:	4b04      	ldr	r3, [pc, #16]	@ (800b370 <vPortSetupTimerInterrupt+0x34>)
 800b360:	2207      	movs	r2, #7
 800b362:	601a      	str	r2, [r3, #0]
}
 800b364:	bf00      	nop
 800b366:	46bd      	mov	sp, r7
 800b368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b36c:	4770      	bx	lr
 800b36e:	bf00      	nop
 800b370:	e000e010 	.word	0xe000e010
 800b374:	e000e018 	.word	0xe000e018
 800b378:	20000004 	.word	0x20000004
 800b37c:	10624dd3 	.word	0x10624dd3
 800b380:	e000e014 	.word	0xe000e014

0800b384 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800b384:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800b394 <vPortEnableVFP+0x10>
 800b388:	6801      	ldr	r1, [r0, #0]
 800b38a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800b38e:	6001      	str	r1, [r0, #0]
 800b390:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800b392:	bf00      	nop
 800b394:	e000ed88 	.word	0xe000ed88

0800b398 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800b398:	b480      	push	{r7}
 800b39a:	b085      	sub	sp, #20
 800b39c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800b39e:	f3ef 8305 	mrs	r3, IPSR
 800b3a2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800b3a4:	68fb      	ldr	r3, [r7, #12]
 800b3a6:	2b0f      	cmp	r3, #15
 800b3a8:	d915      	bls.n	800b3d6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800b3aa:	4a18      	ldr	r2, [pc, #96]	@ (800b40c <vPortValidateInterruptPriority+0x74>)
 800b3ac:	68fb      	ldr	r3, [r7, #12]
 800b3ae:	4413      	add	r3, r2
 800b3b0:	781b      	ldrb	r3, [r3, #0]
 800b3b2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800b3b4:	4b16      	ldr	r3, [pc, #88]	@ (800b410 <vPortValidateInterruptPriority+0x78>)
 800b3b6:	781b      	ldrb	r3, [r3, #0]
 800b3b8:	7afa      	ldrb	r2, [r7, #11]
 800b3ba:	429a      	cmp	r2, r3
 800b3bc:	d20b      	bcs.n	800b3d6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800b3be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b3c2:	f383 8811 	msr	BASEPRI, r3
 800b3c6:	f3bf 8f6f 	isb	sy
 800b3ca:	f3bf 8f4f 	dsb	sy
 800b3ce:	607b      	str	r3, [r7, #4]
}
 800b3d0:	bf00      	nop
 800b3d2:	bf00      	nop
 800b3d4:	e7fd      	b.n	800b3d2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800b3d6:	4b0f      	ldr	r3, [pc, #60]	@ (800b414 <vPortValidateInterruptPriority+0x7c>)
 800b3d8:	681b      	ldr	r3, [r3, #0]
 800b3da:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800b3de:	4b0e      	ldr	r3, [pc, #56]	@ (800b418 <vPortValidateInterruptPriority+0x80>)
 800b3e0:	681b      	ldr	r3, [r3, #0]
 800b3e2:	429a      	cmp	r2, r3
 800b3e4:	d90b      	bls.n	800b3fe <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800b3e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b3ea:	f383 8811 	msr	BASEPRI, r3
 800b3ee:	f3bf 8f6f 	isb	sy
 800b3f2:	f3bf 8f4f 	dsb	sy
 800b3f6:	603b      	str	r3, [r7, #0]
}
 800b3f8:	bf00      	nop
 800b3fa:	bf00      	nop
 800b3fc:	e7fd      	b.n	800b3fa <vPortValidateInterruptPriority+0x62>
	}
 800b3fe:	bf00      	nop
 800b400:	3714      	adds	r7, #20
 800b402:	46bd      	mov	sp, r7
 800b404:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b408:	4770      	bx	lr
 800b40a:	bf00      	nop
 800b40c:	e000e3f0 	.word	0xe000e3f0
 800b410:	20000a14 	.word	0x20000a14
 800b414:	e000ed0c 	.word	0xe000ed0c
 800b418:	20000a18 	.word	0x20000a18

0800b41c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800b41c:	b580      	push	{r7, lr}
 800b41e:	b08a      	sub	sp, #40	@ 0x28
 800b420:	af00      	add	r7, sp, #0
 800b422:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800b424:	2300      	movs	r3, #0
 800b426:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800b428:	f7fe fc8a 	bl	8009d40 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800b42c:	4b5a      	ldr	r3, [pc, #360]	@ (800b598 <pvPortMalloc+0x17c>)
 800b42e:	681b      	ldr	r3, [r3, #0]
 800b430:	2b00      	cmp	r3, #0
 800b432:	d101      	bne.n	800b438 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800b434:	f000 f916 	bl	800b664 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800b438:	4b58      	ldr	r3, [pc, #352]	@ (800b59c <pvPortMalloc+0x180>)
 800b43a:	681a      	ldr	r2, [r3, #0]
 800b43c:	687b      	ldr	r3, [r7, #4]
 800b43e:	4013      	ands	r3, r2
 800b440:	2b00      	cmp	r3, #0
 800b442:	f040 8090 	bne.w	800b566 <pvPortMalloc+0x14a>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	2b00      	cmp	r3, #0
 800b44a:	d01e      	beq.n	800b48a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800b44c:	2208      	movs	r2, #8
 800b44e:	687b      	ldr	r3, [r7, #4]
 800b450:	4413      	add	r3, r2
 800b452:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800b454:	687b      	ldr	r3, [r7, #4]
 800b456:	f003 0307 	and.w	r3, r3, #7
 800b45a:	2b00      	cmp	r3, #0
 800b45c:	d015      	beq.n	800b48a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800b45e:	687b      	ldr	r3, [r7, #4]
 800b460:	f023 0307 	bic.w	r3, r3, #7
 800b464:	3308      	adds	r3, #8
 800b466:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b468:	687b      	ldr	r3, [r7, #4]
 800b46a:	f003 0307 	and.w	r3, r3, #7
 800b46e:	2b00      	cmp	r3, #0
 800b470:	d00b      	beq.n	800b48a <pvPortMalloc+0x6e>
	__asm volatile
 800b472:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b476:	f383 8811 	msr	BASEPRI, r3
 800b47a:	f3bf 8f6f 	isb	sy
 800b47e:	f3bf 8f4f 	dsb	sy
 800b482:	617b      	str	r3, [r7, #20]
}
 800b484:	bf00      	nop
 800b486:	bf00      	nop
 800b488:	e7fd      	b.n	800b486 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800b48a:	687b      	ldr	r3, [r7, #4]
 800b48c:	2b00      	cmp	r3, #0
 800b48e:	d06a      	beq.n	800b566 <pvPortMalloc+0x14a>
 800b490:	4b43      	ldr	r3, [pc, #268]	@ (800b5a0 <pvPortMalloc+0x184>)
 800b492:	681b      	ldr	r3, [r3, #0]
 800b494:	687a      	ldr	r2, [r7, #4]
 800b496:	429a      	cmp	r2, r3
 800b498:	d865      	bhi.n	800b566 <pvPortMalloc+0x14a>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800b49a:	4b42      	ldr	r3, [pc, #264]	@ (800b5a4 <pvPortMalloc+0x188>)
 800b49c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800b49e:	4b41      	ldr	r3, [pc, #260]	@ (800b5a4 <pvPortMalloc+0x188>)
 800b4a0:	681b      	ldr	r3, [r3, #0]
 800b4a2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b4a4:	e004      	b.n	800b4b0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800b4a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4a8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800b4aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4ac:	681b      	ldr	r3, [r3, #0]
 800b4ae:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b4b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4b2:	685b      	ldr	r3, [r3, #4]
 800b4b4:	687a      	ldr	r2, [r7, #4]
 800b4b6:	429a      	cmp	r2, r3
 800b4b8:	d903      	bls.n	800b4c2 <pvPortMalloc+0xa6>
 800b4ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4bc:	681b      	ldr	r3, [r3, #0]
 800b4be:	2b00      	cmp	r3, #0
 800b4c0:	d1f1      	bne.n	800b4a6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800b4c2:	4b35      	ldr	r3, [pc, #212]	@ (800b598 <pvPortMalloc+0x17c>)
 800b4c4:	681b      	ldr	r3, [r3, #0]
 800b4c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b4c8:	429a      	cmp	r2, r3
 800b4ca:	d04c      	beq.n	800b566 <pvPortMalloc+0x14a>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800b4cc:	6a3b      	ldr	r3, [r7, #32]
 800b4ce:	681b      	ldr	r3, [r3, #0]
 800b4d0:	2208      	movs	r2, #8
 800b4d2:	4413      	add	r3, r2
 800b4d4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800b4d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4d8:	681a      	ldr	r2, [r3, #0]
 800b4da:	6a3b      	ldr	r3, [r7, #32]
 800b4dc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800b4de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4e0:	685a      	ldr	r2, [r3, #4]
 800b4e2:	687b      	ldr	r3, [r7, #4]
 800b4e4:	1ad2      	subs	r2, r2, r3
 800b4e6:	2308      	movs	r3, #8
 800b4e8:	005b      	lsls	r3, r3, #1
 800b4ea:	429a      	cmp	r2, r3
 800b4ec:	d920      	bls.n	800b530 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800b4ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b4f0:	687b      	ldr	r3, [r7, #4]
 800b4f2:	4413      	add	r3, r2
 800b4f4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b4f6:	69bb      	ldr	r3, [r7, #24]
 800b4f8:	f003 0307 	and.w	r3, r3, #7
 800b4fc:	2b00      	cmp	r3, #0
 800b4fe:	d00b      	beq.n	800b518 <pvPortMalloc+0xfc>
	__asm volatile
 800b500:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b504:	f383 8811 	msr	BASEPRI, r3
 800b508:	f3bf 8f6f 	isb	sy
 800b50c:	f3bf 8f4f 	dsb	sy
 800b510:	613b      	str	r3, [r7, #16]
}
 800b512:	bf00      	nop
 800b514:	bf00      	nop
 800b516:	e7fd      	b.n	800b514 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800b518:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b51a:	685a      	ldr	r2, [r3, #4]
 800b51c:	687b      	ldr	r3, [r7, #4]
 800b51e:	1ad2      	subs	r2, r2, r3
 800b520:	69bb      	ldr	r3, [r7, #24]
 800b522:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800b524:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b526:	687a      	ldr	r2, [r7, #4]
 800b528:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800b52a:	69b8      	ldr	r0, [r7, #24]
 800b52c:	f000 f8fc 	bl	800b728 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800b530:	4b1b      	ldr	r3, [pc, #108]	@ (800b5a0 <pvPortMalloc+0x184>)
 800b532:	681a      	ldr	r2, [r3, #0]
 800b534:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b536:	685b      	ldr	r3, [r3, #4]
 800b538:	1ad3      	subs	r3, r2, r3
 800b53a:	4a19      	ldr	r2, [pc, #100]	@ (800b5a0 <pvPortMalloc+0x184>)
 800b53c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800b53e:	4b18      	ldr	r3, [pc, #96]	@ (800b5a0 <pvPortMalloc+0x184>)
 800b540:	681a      	ldr	r2, [r3, #0]
 800b542:	4b19      	ldr	r3, [pc, #100]	@ (800b5a8 <pvPortMalloc+0x18c>)
 800b544:	681b      	ldr	r3, [r3, #0]
 800b546:	429a      	cmp	r2, r3
 800b548:	d203      	bcs.n	800b552 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800b54a:	4b15      	ldr	r3, [pc, #84]	@ (800b5a0 <pvPortMalloc+0x184>)
 800b54c:	681b      	ldr	r3, [r3, #0]
 800b54e:	4a16      	ldr	r2, [pc, #88]	@ (800b5a8 <pvPortMalloc+0x18c>)
 800b550:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800b552:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b554:	685a      	ldr	r2, [r3, #4]
 800b556:	4b11      	ldr	r3, [pc, #68]	@ (800b59c <pvPortMalloc+0x180>)
 800b558:	681b      	ldr	r3, [r3, #0]
 800b55a:	431a      	orrs	r2, r3
 800b55c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b55e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800b560:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b562:	2200      	movs	r2, #0
 800b564:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800b566:	f7fe fbf9 	bl	8009d5c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800b56a:	69fb      	ldr	r3, [r7, #28]
 800b56c:	f003 0307 	and.w	r3, r3, #7
 800b570:	2b00      	cmp	r3, #0
 800b572:	d00b      	beq.n	800b58c <pvPortMalloc+0x170>
	__asm volatile
 800b574:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b578:	f383 8811 	msr	BASEPRI, r3
 800b57c:	f3bf 8f6f 	isb	sy
 800b580:	f3bf 8f4f 	dsb	sy
 800b584:	60fb      	str	r3, [r7, #12]
}
 800b586:	bf00      	nop
 800b588:	bf00      	nop
 800b58a:	e7fd      	b.n	800b588 <pvPortMalloc+0x16c>
	return pvReturn;
 800b58c:	69fb      	ldr	r3, [r7, #28]
}
 800b58e:	4618      	mov	r0, r3
 800b590:	3728      	adds	r7, #40	@ 0x28
 800b592:	46bd      	mov	sp, r7
 800b594:	bd80      	pop	{r7, pc}
 800b596:	bf00      	nop
 800b598:	20013624 	.word	0x20013624
 800b59c:	20013630 	.word	0x20013630
 800b5a0:	20013628 	.word	0x20013628
 800b5a4:	2001361c 	.word	0x2001361c
 800b5a8:	2001362c 	.word	0x2001362c

0800b5ac <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800b5ac:	b580      	push	{r7, lr}
 800b5ae:	b086      	sub	sp, #24
 800b5b0:	af00      	add	r7, sp, #0
 800b5b2:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800b5b4:	687b      	ldr	r3, [r7, #4]
 800b5b6:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800b5b8:	687b      	ldr	r3, [r7, #4]
 800b5ba:	2b00      	cmp	r3, #0
 800b5bc:	d04a      	beq.n	800b654 <vPortFree+0xa8>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800b5be:	2308      	movs	r3, #8
 800b5c0:	425b      	negs	r3, r3
 800b5c2:	697a      	ldr	r2, [r7, #20]
 800b5c4:	4413      	add	r3, r2
 800b5c6:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800b5c8:	697b      	ldr	r3, [r7, #20]
 800b5ca:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800b5cc:	693b      	ldr	r3, [r7, #16]
 800b5ce:	685a      	ldr	r2, [r3, #4]
 800b5d0:	4b22      	ldr	r3, [pc, #136]	@ (800b65c <vPortFree+0xb0>)
 800b5d2:	681b      	ldr	r3, [r3, #0]
 800b5d4:	4013      	ands	r3, r2
 800b5d6:	2b00      	cmp	r3, #0
 800b5d8:	d10b      	bne.n	800b5f2 <vPortFree+0x46>
	__asm volatile
 800b5da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b5de:	f383 8811 	msr	BASEPRI, r3
 800b5e2:	f3bf 8f6f 	isb	sy
 800b5e6:	f3bf 8f4f 	dsb	sy
 800b5ea:	60fb      	str	r3, [r7, #12]
}
 800b5ec:	bf00      	nop
 800b5ee:	bf00      	nop
 800b5f0:	e7fd      	b.n	800b5ee <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800b5f2:	693b      	ldr	r3, [r7, #16]
 800b5f4:	681b      	ldr	r3, [r3, #0]
 800b5f6:	2b00      	cmp	r3, #0
 800b5f8:	d00b      	beq.n	800b612 <vPortFree+0x66>
	__asm volatile
 800b5fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b5fe:	f383 8811 	msr	BASEPRI, r3
 800b602:	f3bf 8f6f 	isb	sy
 800b606:	f3bf 8f4f 	dsb	sy
 800b60a:	60bb      	str	r3, [r7, #8]
}
 800b60c:	bf00      	nop
 800b60e:	bf00      	nop
 800b610:	e7fd      	b.n	800b60e <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800b612:	693b      	ldr	r3, [r7, #16]
 800b614:	685a      	ldr	r2, [r3, #4]
 800b616:	4b11      	ldr	r3, [pc, #68]	@ (800b65c <vPortFree+0xb0>)
 800b618:	681b      	ldr	r3, [r3, #0]
 800b61a:	4013      	ands	r3, r2
 800b61c:	2b00      	cmp	r3, #0
 800b61e:	d019      	beq.n	800b654 <vPortFree+0xa8>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800b620:	693b      	ldr	r3, [r7, #16]
 800b622:	681b      	ldr	r3, [r3, #0]
 800b624:	2b00      	cmp	r3, #0
 800b626:	d115      	bne.n	800b654 <vPortFree+0xa8>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800b628:	693b      	ldr	r3, [r7, #16]
 800b62a:	685a      	ldr	r2, [r3, #4]
 800b62c:	4b0b      	ldr	r3, [pc, #44]	@ (800b65c <vPortFree+0xb0>)
 800b62e:	681b      	ldr	r3, [r3, #0]
 800b630:	43db      	mvns	r3, r3
 800b632:	401a      	ands	r2, r3
 800b634:	693b      	ldr	r3, [r7, #16]
 800b636:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800b638:	f7fe fb82 	bl	8009d40 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800b63c:	693b      	ldr	r3, [r7, #16]
 800b63e:	685a      	ldr	r2, [r3, #4]
 800b640:	4b07      	ldr	r3, [pc, #28]	@ (800b660 <vPortFree+0xb4>)
 800b642:	681b      	ldr	r3, [r3, #0]
 800b644:	4413      	add	r3, r2
 800b646:	4a06      	ldr	r2, [pc, #24]	@ (800b660 <vPortFree+0xb4>)
 800b648:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800b64a:	6938      	ldr	r0, [r7, #16]
 800b64c:	f000 f86c 	bl	800b728 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800b650:	f7fe fb84 	bl	8009d5c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800b654:	bf00      	nop
 800b656:	3718      	adds	r7, #24
 800b658:	46bd      	mov	sp, r7
 800b65a:	bd80      	pop	{r7, pc}
 800b65c:	20013630 	.word	0x20013630
 800b660:	20013628 	.word	0x20013628

0800b664 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800b664:	b480      	push	{r7}
 800b666:	b085      	sub	sp, #20
 800b668:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800b66a:	f44f 3396 	mov.w	r3, #76800	@ 0x12c00
 800b66e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800b670:	4b27      	ldr	r3, [pc, #156]	@ (800b710 <prvHeapInit+0xac>)
 800b672:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800b674:	68fb      	ldr	r3, [r7, #12]
 800b676:	f003 0307 	and.w	r3, r3, #7
 800b67a:	2b00      	cmp	r3, #0
 800b67c:	d00c      	beq.n	800b698 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800b67e:	68fb      	ldr	r3, [r7, #12]
 800b680:	3307      	adds	r3, #7
 800b682:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b684:	68fb      	ldr	r3, [r7, #12]
 800b686:	f023 0307 	bic.w	r3, r3, #7
 800b68a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800b68c:	68ba      	ldr	r2, [r7, #8]
 800b68e:	68fb      	ldr	r3, [r7, #12]
 800b690:	1ad3      	subs	r3, r2, r3
 800b692:	4a1f      	ldr	r2, [pc, #124]	@ (800b710 <prvHeapInit+0xac>)
 800b694:	4413      	add	r3, r2
 800b696:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800b698:	68fb      	ldr	r3, [r7, #12]
 800b69a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800b69c:	4a1d      	ldr	r2, [pc, #116]	@ (800b714 <prvHeapInit+0xb0>)
 800b69e:	687b      	ldr	r3, [r7, #4]
 800b6a0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800b6a2:	4b1c      	ldr	r3, [pc, #112]	@ (800b714 <prvHeapInit+0xb0>)
 800b6a4:	2200      	movs	r2, #0
 800b6a6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800b6a8:	687b      	ldr	r3, [r7, #4]
 800b6aa:	68ba      	ldr	r2, [r7, #8]
 800b6ac:	4413      	add	r3, r2
 800b6ae:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800b6b0:	2208      	movs	r2, #8
 800b6b2:	68fb      	ldr	r3, [r7, #12]
 800b6b4:	1a9b      	subs	r3, r3, r2
 800b6b6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b6b8:	68fb      	ldr	r3, [r7, #12]
 800b6ba:	f023 0307 	bic.w	r3, r3, #7
 800b6be:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800b6c0:	68fb      	ldr	r3, [r7, #12]
 800b6c2:	4a15      	ldr	r2, [pc, #84]	@ (800b718 <prvHeapInit+0xb4>)
 800b6c4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800b6c6:	4b14      	ldr	r3, [pc, #80]	@ (800b718 <prvHeapInit+0xb4>)
 800b6c8:	681b      	ldr	r3, [r3, #0]
 800b6ca:	2200      	movs	r2, #0
 800b6cc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800b6ce:	4b12      	ldr	r3, [pc, #72]	@ (800b718 <prvHeapInit+0xb4>)
 800b6d0:	681b      	ldr	r3, [r3, #0]
 800b6d2:	2200      	movs	r2, #0
 800b6d4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800b6d6:	687b      	ldr	r3, [r7, #4]
 800b6d8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800b6da:	683b      	ldr	r3, [r7, #0]
 800b6dc:	68fa      	ldr	r2, [r7, #12]
 800b6de:	1ad2      	subs	r2, r2, r3
 800b6e0:	683b      	ldr	r3, [r7, #0]
 800b6e2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800b6e4:	4b0c      	ldr	r3, [pc, #48]	@ (800b718 <prvHeapInit+0xb4>)
 800b6e6:	681a      	ldr	r2, [r3, #0]
 800b6e8:	683b      	ldr	r3, [r7, #0]
 800b6ea:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b6ec:	683b      	ldr	r3, [r7, #0]
 800b6ee:	685b      	ldr	r3, [r3, #4]
 800b6f0:	4a0a      	ldr	r2, [pc, #40]	@ (800b71c <prvHeapInit+0xb8>)
 800b6f2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b6f4:	683b      	ldr	r3, [r7, #0]
 800b6f6:	685b      	ldr	r3, [r3, #4]
 800b6f8:	4a09      	ldr	r2, [pc, #36]	@ (800b720 <prvHeapInit+0xbc>)
 800b6fa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800b6fc:	4b09      	ldr	r3, [pc, #36]	@ (800b724 <prvHeapInit+0xc0>)
 800b6fe:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800b702:	601a      	str	r2, [r3, #0]
}
 800b704:	bf00      	nop
 800b706:	3714      	adds	r7, #20
 800b708:	46bd      	mov	sp, r7
 800b70a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b70e:	4770      	bx	lr
 800b710:	20000a1c 	.word	0x20000a1c
 800b714:	2001361c 	.word	0x2001361c
 800b718:	20013624 	.word	0x20013624
 800b71c:	2001362c 	.word	0x2001362c
 800b720:	20013628 	.word	0x20013628
 800b724:	20013630 	.word	0x20013630

0800b728 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800b728:	b480      	push	{r7}
 800b72a:	b085      	sub	sp, #20
 800b72c:	af00      	add	r7, sp, #0
 800b72e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800b730:	4b28      	ldr	r3, [pc, #160]	@ (800b7d4 <prvInsertBlockIntoFreeList+0xac>)
 800b732:	60fb      	str	r3, [r7, #12]
 800b734:	e002      	b.n	800b73c <prvInsertBlockIntoFreeList+0x14>
 800b736:	68fb      	ldr	r3, [r7, #12]
 800b738:	681b      	ldr	r3, [r3, #0]
 800b73a:	60fb      	str	r3, [r7, #12]
 800b73c:	68fb      	ldr	r3, [r7, #12]
 800b73e:	681b      	ldr	r3, [r3, #0]
 800b740:	687a      	ldr	r2, [r7, #4]
 800b742:	429a      	cmp	r2, r3
 800b744:	d8f7      	bhi.n	800b736 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800b746:	68fb      	ldr	r3, [r7, #12]
 800b748:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800b74a:	68fb      	ldr	r3, [r7, #12]
 800b74c:	685b      	ldr	r3, [r3, #4]
 800b74e:	68ba      	ldr	r2, [r7, #8]
 800b750:	4413      	add	r3, r2
 800b752:	687a      	ldr	r2, [r7, #4]
 800b754:	429a      	cmp	r2, r3
 800b756:	d108      	bne.n	800b76a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800b758:	68fb      	ldr	r3, [r7, #12]
 800b75a:	685a      	ldr	r2, [r3, #4]
 800b75c:	687b      	ldr	r3, [r7, #4]
 800b75e:	685b      	ldr	r3, [r3, #4]
 800b760:	441a      	add	r2, r3
 800b762:	68fb      	ldr	r3, [r7, #12]
 800b764:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800b766:	68fb      	ldr	r3, [r7, #12]
 800b768:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800b76a:	687b      	ldr	r3, [r7, #4]
 800b76c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800b76e:	687b      	ldr	r3, [r7, #4]
 800b770:	685b      	ldr	r3, [r3, #4]
 800b772:	68ba      	ldr	r2, [r7, #8]
 800b774:	441a      	add	r2, r3
 800b776:	68fb      	ldr	r3, [r7, #12]
 800b778:	681b      	ldr	r3, [r3, #0]
 800b77a:	429a      	cmp	r2, r3
 800b77c:	d118      	bne.n	800b7b0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800b77e:	68fb      	ldr	r3, [r7, #12]
 800b780:	681a      	ldr	r2, [r3, #0]
 800b782:	4b15      	ldr	r3, [pc, #84]	@ (800b7d8 <prvInsertBlockIntoFreeList+0xb0>)
 800b784:	681b      	ldr	r3, [r3, #0]
 800b786:	429a      	cmp	r2, r3
 800b788:	d00d      	beq.n	800b7a6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800b78a:	687b      	ldr	r3, [r7, #4]
 800b78c:	685a      	ldr	r2, [r3, #4]
 800b78e:	68fb      	ldr	r3, [r7, #12]
 800b790:	681b      	ldr	r3, [r3, #0]
 800b792:	685b      	ldr	r3, [r3, #4]
 800b794:	441a      	add	r2, r3
 800b796:	687b      	ldr	r3, [r7, #4]
 800b798:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800b79a:	68fb      	ldr	r3, [r7, #12]
 800b79c:	681b      	ldr	r3, [r3, #0]
 800b79e:	681a      	ldr	r2, [r3, #0]
 800b7a0:	687b      	ldr	r3, [r7, #4]
 800b7a2:	601a      	str	r2, [r3, #0]
 800b7a4:	e008      	b.n	800b7b8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800b7a6:	4b0c      	ldr	r3, [pc, #48]	@ (800b7d8 <prvInsertBlockIntoFreeList+0xb0>)
 800b7a8:	681a      	ldr	r2, [r3, #0]
 800b7aa:	687b      	ldr	r3, [r7, #4]
 800b7ac:	601a      	str	r2, [r3, #0]
 800b7ae:	e003      	b.n	800b7b8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800b7b0:	68fb      	ldr	r3, [r7, #12]
 800b7b2:	681a      	ldr	r2, [r3, #0]
 800b7b4:	687b      	ldr	r3, [r7, #4]
 800b7b6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800b7b8:	68fa      	ldr	r2, [r7, #12]
 800b7ba:	687b      	ldr	r3, [r7, #4]
 800b7bc:	429a      	cmp	r2, r3
 800b7be:	d002      	beq.n	800b7c6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800b7c0:	68fb      	ldr	r3, [r7, #12]
 800b7c2:	687a      	ldr	r2, [r7, #4]
 800b7c4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b7c6:	bf00      	nop
 800b7c8:	3714      	adds	r7, #20
 800b7ca:	46bd      	mov	sp, r7
 800b7cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7d0:	4770      	bx	lr
 800b7d2:	bf00      	nop
 800b7d4:	2001361c 	.word	0x2001361c
 800b7d8:	20013624 	.word	0x20013624

0800b7dc <lcd_send_cmd>:
 * @param  lcd: Pointer to the LCD handle
 * @param  cmd: Command byte to send
 * @retval None
 */
void lcd_send_cmd(I2C_LCD_HandleTypeDef *lcd, char cmd)
{
 800b7dc:	b580      	push	{r7, lr}
 800b7de:	b086      	sub	sp, #24
 800b7e0:	af02      	add	r7, sp, #8
 800b7e2:	6078      	str	r0, [r7, #4]
 800b7e4:	460b      	mov	r3, r1
 800b7e6:	70fb      	strb	r3, [r7, #3]
    char upper_nibble, lower_nibble;
    uint8_t data_t[4];

    upper_nibble = (cmd & 0xF0);            // Extract upper nibble
 800b7e8:	78fb      	ldrb	r3, [r7, #3]
 800b7ea:	f023 030f 	bic.w	r3, r3, #15
 800b7ee:	73fb      	strb	r3, [r7, #15]
    lower_nibble = ((cmd << 4) & 0xF0);     // Extract lower nibble
 800b7f0:	78fb      	ldrb	r3, [r7, #3]
 800b7f2:	011b      	lsls	r3, r3, #4
 800b7f4:	73bb      	strb	r3, [r7, #14]
    
    data_t[0] = upper_nibble | 0x0C;  // en=1, rs=0
 800b7f6:	7bfb      	ldrb	r3, [r7, #15]
 800b7f8:	f043 030c 	orr.w	r3, r3, #12
 800b7fc:	b2db      	uxtb	r3, r3
 800b7fe:	723b      	strb	r3, [r7, #8]
    data_t[1] = upper_nibble | 0x08;  // en=0, rs=0
 800b800:	7bfb      	ldrb	r3, [r7, #15]
 800b802:	f043 0308 	orr.w	r3, r3, #8
 800b806:	b2db      	uxtb	r3, r3
 800b808:	727b      	strb	r3, [r7, #9]
    data_t[2] = lower_nibble | 0x0C;  // en=1, rs=0
 800b80a:	7bbb      	ldrb	r3, [r7, #14]
 800b80c:	f043 030c 	orr.w	r3, r3, #12
 800b810:	b2db      	uxtb	r3, r3
 800b812:	72bb      	strb	r3, [r7, #10]
    data_t[3] = lower_nibble | 0x08;  // en=0, rs=0
 800b814:	7bbb      	ldrb	r3, [r7, #14]
 800b816:	f043 0308 	orr.w	r3, r3, #8
 800b81a:	b2db      	uxtb	r3, r3
 800b81c:	72fb      	strb	r3, [r7, #11]


    HAL_StatusTypeDef ret = HAL_I2C_Master_Transmit(lcd->hi2c, lcd->address, data_t, 4, 100);
 800b81e:	687b      	ldr	r3, [r7, #4]
 800b820:	6818      	ldr	r0, [r3, #0]
 800b822:	687b      	ldr	r3, [r7, #4]
 800b824:	791b      	ldrb	r3, [r3, #4]
 800b826:	4619      	mov	r1, r3
 800b828:	f107 0208 	add.w	r2, r7, #8
 800b82c:	2364      	movs	r3, #100	@ 0x64
 800b82e:	9300      	str	r3, [sp, #0]
 800b830:	2304      	movs	r3, #4
 800b832:	f7f7 fa0f 	bl	8002c54 <HAL_I2C_Master_Transmit>
 800b836:	4603      	mov	r3, r0
 800b838:	737b      	strb	r3, [r7, #13]
    if (ret != HAL_OK) {

    }
}
 800b83a:	bf00      	nop
 800b83c:	3710      	adds	r7, #16
 800b83e:	46bd      	mov	sp, r7
 800b840:	bd80      	pop	{r7, pc}

0800b842 <lcd_send_data>:
 * @param  lcd: Pointer to the LCD handle
 * @param  data: Data byte to send
 * @retval None
 */
void lcd_send_data(I2C_LCD_HandleTypeDef *lcd, char data)
{
 800b842:	b580      	push	{r7, lr}
 800b844:	b086      	sub	sp, #24
 800b846:	af02      	add	r7, sp, #8
 800b848:	6078      	str	r0, [r7, #4]
 800b84a:	460b      	mov	r3, r1
 800b84c:	70fb      	strb	r3, [r7, #3]
    char upper_nibble, lower_nibble;
    uint8_t data_t[4];

    upper_nibble = (data & 0xF0);            // Extract upper nibble
 800b84e:	78fb      	ldrb	r3, [r7, #3]
 800b850:	f023 030f 	bic.w	r3, r3, #15
 800b854:	73fb      	strb	r3, [r7, #15]
    lower_nibble = ((data << 4) & 0xF0);     // Extract lower nibble
 800b856:	78fb      	ldrb	r3, [r7, #3]
 800b858:	011b      	lsls	r3, r3, #4
 800b85a:	73bb      	strb	r3, [r7, #14]
    
    data_t[0] = upper_nibble | 0x0D;  // en=1, rs=1
 800b85c:	7bfb      	ldrb	r3, [r7, #15]
 800b85e:	f043 030d 	orr.w	r3, r3, #13
 800b862:	b2db      	uxtb	r3, r3
 800b864:	723b      	strb	r3, [r7, #8]
    data_t[1] = upper_nibble | 0x09;  // en=0, rs=1
 800b866:	7bfb      	ldrb	r3, [r7, #15]
 800b868:	f043 0309 	orr.w	r3, r3, #9
 800b86c:	b2db      	uxtb	r3, r3
 800b86e:	727b      	strb	r3, [r7, #9]
    data_t[2] = lower_nibble | 0x0D;  // en=1, rs=1
 800b870:	7bbb      	ldrb	r3, [r7, #14]
 800b872:	f043 030d 	orr.w	r3, r3, #13
 800b876:	b2db      	uxtb	r3, r3
 800b878:	72bb      	strb	r3, [r7, #10]
    data_t[3] = lower_nibble | 0x09;  // en=0, rs=1
 800b87a:	7bbb      	ldrb	r3, [r7, #14]
 800b87c:	f043 0309 	orr.w	r3, r3, #9
 800b880:	b2db      	uxtb	r3, r3
 800b882:	72fb      	strb	r3, [r7, #11]

    HAL_StatusTypeDef ret = HAL_I2C_Master_Transmit(lcd->hi2c, lcd->address, data_t, 4, 100);
 800b884:	687b      	ldr	r3, [r7, #4]
 800b886:	6818      	ldr	r0, [r3, #0]
 800b888:	687b      	ldr	r3, [r7, #4]
 800b88a:	791b      	ldrb	r3, [r3, #4]
 800b88c:	4619      	mov	r1, r3
 800b88e:	f107 0208 	add.w	r2, r7, #8
 800b892:	2364      	movs	r3, #100	@ 0x64
 800b894:	9300      	str	r3, [sp, #0]
 800b896:	2304      	movs	r3, #4
 800b898:	f7f7 f9dc 	bl	8002c54 <HAL_I2C_Master_Transmit>
 800b89c:	4603      	mov	r3, r0
 800b89e:	737b      	strb	r3, [r7, #13]
    if (ret != HAL_OK) {

	}
}
 800b8a0:	bf00      	nop
 800b8a2:	3710      	adds	r7, #16
 800b8a4:	46bd      	mov	sp, r7
 800b8a6:	bd80      	pop	{r7, pc}

0800b8a8 <lcd_gotoxy>:
 * @param  col: Column number (0-15)
 * @param  row: Row number (0 or 1)
 * @retval None
 */
void lcd_gotoxy(I2C_LCD_HandleTypeDef *lcd, int col, int row)
{
 800b8a8:	b580      	push	{r7, lr}
 800b8aa:	b086      	sub	sp, #24
 800b8ac:	af00      	add	r7, sp, #0
 800b8ae:	60f8      	str	r0, [r7, #12]
 800b8b0:	60b9      	str	r1, [r7, #8]
 800b8b2:	607a      	str	r2, [r7, #4]
    uint8_t address;

    switch (row)
 800b8b4:	687b      	ldr	r3, [r7, #4]
 800b8b6:	2b03      	cmp	r3, #3
 800b8b8:	d824      	bhi.n	800b904 <lcd_gotoxy+0x5c>
 800b8ba:	a201      	add	r2, pc, #4	@ (adr r2, 800b8c0 <lcd_gotoxy+0x18>)
 800b8bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b8c0:	0800b8d1 	.word	0x0800b8d1
 800b8c4:	0800b8db 	.word	0x0800b8db
 800b8c8:	0800b8e5 	.word	0x0800b8e5
 800b8cc:	0800b8ef 	.word	0x0800b8ef
    {
        case 0: address = 0x80 + col; break;  // First row
 800b8d0:	68bb      	ldr	r3, [r7, #8]
 800b8d2:	b2db      	uxtb	r3, r3
 800b8d4:	3b80      	subs	r3, #128	@ 0x80
 800b8d6:	75fb      	strb	r3, [r7, #23]
 800b8d8:	e00e      	b.n	800b8f8 <lcd_gotoxy+0x50>
        case 1: address = 0xC0 + col; break;  // Second row
 800b8da:	68bb      	ldr	r3, [r7, #8]
 800b8dc:	b2db      	uxtb	r3, r3
 800b8de:	3b40      	subs	r3, #64	@ 0x40
 800b8e0:	75fb      	strb	r3, [r7, #23]
 800b8e2:	e009      	b.n	800b8f8 <lcd_gotoxy+0x50>
        case 2: address = 0x94 + col; break;  // Third row
 800b8e4:	68bb      	ldr	r3, [r7, #8]
 800b8e6:	b2db      	uxtb	r3, r3
 800b8e8:	3b6c      	subs	r3, #108	@ 0x6c
 800b8ea:	75fb      	strb	r3, [r7, #23]
 800b8ec:	e004      	b.n	800b8f8 <lcd_gotoxy+0x50>
        case 3: address = 0xD4 + col; break;  // Fourth row
 800b8ee:	68bb      	ldr	r3, [r7, #8]
 800b8f0:	b2db      	uxtb	r3, r3
 800b8f2:	3b2c      	subs	r3, #44	@ 0x2c
 800b8f4:	75fb      	strb	r3, [r7, #23]
 800b8f6:	bf00      	nop
        default: return;  // Ignore invalid row numbers
    }

    lcd_send_cmd(lcd, address);  // Send command to move the cursor
 800b8f8:	7dfb      	ldrb	r3, [r7, #23]
 800b8fa:	4619      	mov	r1, r3
 800b8fc:	68f8      	ldr	r0, [r7, #12]
 800b8fe:	f7ff ff6d 	bl	800b7dc <lcd_send_cmd>
 800b902:	e000      	b.n	800b906 <lcd_gotoxy+0x5e>
        default: return;  // Ignore invalid row numbers
 800b904:	bf00      	nop
}
 800b906:	3718      	adds	r7, #24
 800b908:	46bd      	mov	sp, r7
 800b90a:	bd80      	pop	{r7, pc}

0800b90c <lcd_init>:
 * @brief  Initializes the LCD in 4-bit mode.
 * @param  lcd: Pointer to the LCD handle
 * @retval None
 */
void lcd_init(I2C_LCD_HandleTypeDef *lcd)
{
 800b90c:	b580      	push	{r7, lr}
 800b90e:	b082      	sub	sp, #8
 800b910:	af00      	add	r7, sp, #0
 800b912:	6078      	str	r0, [r7, #4]
    HAL_Delay(50);  // Wait for LCD power-up
 800b914:	2032      	movs	r0, #50	@ 0x32
 800b916:	f7f6 f99b 	bl	8001c50 <HAL_Delay>
    lcd_send_cmd(lcd, 0x30);  // Wake up command
 800b91a:	2130      	movs	r1, #48	@ 0x30
 800b91c:	6878      	ldr	r0, [r7, #4]
 800b91e:	f7ff ff5d 	bl	800b7dc <lcd_send_cmd>
    HAL_Delay(5);
 800b922:	2005      	movs	r0, #5
 800b924:	f7f6 f994 	bl	8001c50 <HAL_Delay>
    lcd_send_cmd(lcd, 0x30);  // Wake up command
 800b928:	2130      	movs	r1, #48	@ 0x30
 800b92a:	6878      	ldr	r0, [r7, #4]
 800b92c:	f7ff ff56 	bl	800b7dc <lcd_send_cmd>
    HAL_Delay(1);
 800b930:	2001      	movs	r0, #1
 800b932:	f7f6 f98d 	bl	8001c50 <HAL_Delay>
    lcd_send_cmd(lcd, 0x30);  // Wake up command
 800b936:	2130      	movs	r1, #48	@ 0x30
 800b938:	6878      	ldr	r0, [r7, #4]
 800b93a:	f7ff ff4f 	bl	800b7dc <lcd_send_cmd>
    HAL_Delay(10);
 800b93e:	200a      	movs	r0, #10
 800b940:	f7f6 f986 	bl	8001c50 <HAL_Delay>
    lcd_send_cmd(lcd, 0x20);  // Set to 4-bit mode
 800b944:	2120      	movs	r1, #32
 800b946:	6878      	ldr	r0, [r7, #4]
 800b948:	f7ff ff48 	bl	800b7dc <lcd_send_cmd>
    HAL_Delay(10);
 800b94c:	200a      	movs	r0, #10
 800b94e:	f7f6 f97f 	bl	8001c50 <HAL_Delay>

    // LCD configuration commands
    lcd_send_cmd(lcd, 0x28);  // 4-bit mode, 2 lines, 5x8 font
 800b952:	2128      	movs	r1, #40	@ 0x28
 800b954:	6878      	ldr	r0, [r7, #4]
 800b956:	f7ff ff41 	bl	800b7dc <lcd_send_cmd>
    HAL_Delay(1);
 800b95a:	2001      	movs	r0, #1
 800b95c:	f7f6 f978 	bl	8001c50 <HAL_Delay>
    lcd_send_cmd(lcd, 0x08);  // Display off, cursor off, blink off
 800b960:	2108      	movs	r1, #8
 800b962:	6878      	ldr	r0, [r7, #4]
 800b964:	f7ff ff3a 	bl	800b7dc <lcd_send_cmd>
    HAL_Delay(1);
 800b968:	2001      	movs	r0, #1
 800b96a:	f7f6 f971 	bl	8001c50 <HAL_Delay>
    lcd_send_cmd(lcd, 0x01);  // Clear display
 800b96e:	2101      	movs	r1, #1
 800b970:	6878      	ldr	r0, [r7, #4]
 800b972:	f7ff ff33 	bl	800b7dc <lcd_send_cmd>
    HAL_Delay(2);
 800b976:	2002      	movs	r0, #2
 800b978:	f7f6 f96a 	bl	8001c50 <HAL_Delay>
    lcd_send_cmd(lcd, 0x06);  // Entry mode: cursor moves right
 800b97c:	2106      	movs	r1, #6
 800b97e:	6878      	ldr	r0, [r7, #4]
 800b980:	f7ff ff2c 	bl	800b7dc <lcd_send_cmd>
    HAL_Delay(1);
 800b984:	2001      	movs	r0, #1
 800b986:	f7f6 f963 	bl	8001c50 <HAL_Delay>
    lcd_send_cmd(lcd, 0x0C);  // Display on, cursor off, blink off
 800b98a:	210c      	movs	r1, #12
 800b98c:	6878      	ldr	r0, [r7, #4]
 800b98e:	f7ff ff25 	bl	800b7dc <lcd_send_cmd>
}
 800b992:	bf00      	nop
 800b994:	3708      	adds	r7, #8
 800b996:	46bd      	mov	sp, r7
 800b998:	bd80      	pop	{r7, pc}

0800b99a <lcd_puts>:
 * @param  lcd: Pointer to the LCD handle
 * @param  str: Null-terminated string to display
 * @retval None
 */
void lcd_puts(I2C_LCD_HandleTypeDef *lcd, char *str)
{
 800b99a:	b580      	push	{r7, lr}
 800b99c:	b082      	sub	sp, #8
 800b99e:	af00      	add	r7, sp, #0
 800b9a0:	6078      	str	r0, [r7, #4]
 800b9a2:	6039      	str	r1, [r7, #0]
    while (*str) lcd_send_data(lcd, *str++);  // Send each character in the string
 800b9a4:	e007      	b.n	800b9b6 <lcd_puts+0x1c>
 800b9a6:	683b      	ldr	r3, [r7, #0]
 800b9a8:	1c5a      	adds	r2, r3, #1
 800b9aa:	603a      	str	r2, [r7, #0]
 800b9ac:	781b      	ldrb	r3, [r3, #0]
 800b9ae:	4619      	mov	r1, r3
 800b9b0:	6878      	ldr	r0, [r7, #4]
 800b9b2:	f7ff ff46 	bl	800b842 <lcd_send_data>
 800b9b6:	683b      	ldr	r3, [r7, #0]
 800b9b8:	781b      	ldrb	r3, [r3, #0]
 800b9ba:	2b00      	cmp	r3, #0
 800b9bc:	d1f3      	bne.n	800b9a6 <lcd_puts+0xc>
}
 800b9be:	bf00      	nop
 800b9c0:	bf00      	nop
 800b9c2:	3708      	adds	r7, #8
 800b9c4:	46bd      	mov	sp, r7
 800b9c6:	bd80      	pop	{r7, pc}

0800b9c8 <lcd_putchar>:
 * @param  lcd: Pointer to the LCD handle
 * @param  ch: Character to send
 * @retval None
 */
void lcd_putchar(I2C_LCD_HandleTypeDef *lcd, char ch)
{
 800b9c8:	b580      	push	{r7, lr}
 800b9ca:	b082      	sub	sp, #8
 800b9cc:	af00      	add	r7, sp, #0
 800b9ce:	6078      	str	r0, [r7, #4]
 800b9d0:	460b      	mov	r3, r1
 800b9d2:	70fb      	strb	r3, [r7, #3]
    lcd_send_data(lcd, ch);  // Send the character to the display
 800b9d4:	78fb      	ldrb	r3, [r7, #3]
 800b9d6:	4619      	mov	r1, r3
 800b9d8:	6878      	ldr	r0, [r7, #4]
 800b9da:	f7ff ff32 	bl	800b842 <lcd_send_data>
}
 800b9de:	bf00      	nop
 800b9e0:	3708      	adds	r7, #8
 800b9e2:	46bd      	mov	sp, r7
 800b9e4:	bd80      	pop	{r7, pc}
	...

0800b9e8 <LCD2004_Init>:

RTC_TimeTypeDef sTime;
RTC_DateTypeDef sDate;

void LCD2004_Init(I2C_HandleTypeDef *hi2c, uint8_t address, UART_HandleTypeDef* haurt)
{
 800b9e8:	b580      	push	{r7, lr}
 800b9ea:	b084      	sub	sp, #16
 800b9ec:	af00      	add	r7, sp, #0
 800b9ee:	60f8      	str	r0, [r7, #12]
 800b9f0:	460b      	mov	r3, r1
 800b9f2:	607a      	str	r2, [r7, #4]
 800b9f4:	72fb      	strb	r3, [r7, #11]
  lcd.hi2c = hi2c;
 800b9f6:	4a08      	ldr	r2, [pc, #32]	@ (800ba18 <LCD2004_Init+0x30>)
 800b9f8:	68fb      	ldr	r3, [r7, #12]
 800b9fa:	6013      	str	r3, [r2, #0]
  lcd.address = address; //0x4E0x27 << 1
 800b9fc:	4a06      	ldr	r2, [pc, #24]	@ (800ba18 <LCD2004_Init+0x30>)
 800b9fe:	7afb      	ldrb	r3, [r7, #11]
 800ba00:	7113      	strb	r3, [r2, #4]
  lcd_init(&lcd);
 800ba02:	4805      	ldr	r0, [pc, #20]	@ (800ba18 <LCD2004_Init+0x30>)
 800ba04:	f7ff ff82 	bl	800b90c <lcd_init>
  lcd_huart = haurt;
 800ba08:	4a04      	ldr	r2, [pc, #16]	@ (800ba1c <LCD2004_Init+0x34>)
 800ba0a:	687b      	ldr	r3, [r7, #4]
 800ba0c:	6013      	str	r3, [r2, #0]
}
 800ba0e:	bf00      	nop
 800ba10:	3710      	adds	r7, #16
 800ba12:	46bd      	mov	sp, r7
 800ba14:	bd80      	pop	{r7, pc}
 800ba16:	bf00      	nop
 800ba18:	2001363c 	.word	0x2001363c
 800ba1c:	20013644 	.word	0x20013644

0800ba20 <LCD2004_OS_Resources_Init>:

void LCD2004_OS_Resources_Init()
{
 800ba20:	b580      	push	{r7, lr}
 800ba22:	af00      	add	r7, sp, #0
  xLCDQueue = xQueueCreate(4, sizeof(LCDMsgStruct));
 800ba24:	2200      	movs	r2, #0
 800ba26:	2122      	movs	r1, #34	@ 0x22
 800ba28:	2004      	movs	r0, #4
 800ba2a:	f7fd fa1d 	bl	8008e68 <xQueueGenericCreate>
 800ba2e:	4603      	mov	r3, r0
 800ba30:	4a04      	ldr	r2, [pc, #16]	@ (800ba44 <LCD2004_OS_Resources_Init+0x24>)
 800ba32:	6013      	str	r3, [r2, #0]
  xLCDMutex = xSemaphoreCreateMutex();
 800ba34:	2001      	movs	r0, #1
 800ba36:	f7fd fa91 	bl	8008f5c <xQueueCreateMutex>
 800ba3a:	4603      	mov	r3, r0
 800ba3c:	4a02      	ldr	r2, [pc, #8]	@ (800ba48 <LCD2004_OS_Resources_Init+0x28>)
 800ba3e:	6013      	str	r3, [r2, #0]
}
 800ba40:	bf00      	nop
 800ba42:	bd80      	pop	{r7, pc}
 800ba44:	20013634 	.word	0x20013634
 800ba48:	20013638 	.word	0x20013638

0800ba4c <LCD_ClearLine>:

void LCD_ClearLine(uint8_t row)
{
 800ba4c:	b580      	push	{r7, lr}
 800ba4e:	b084      	sub	sp, #16
 800ba50:	af00      	add	r7, sp, #0
 800ba52:	4603      	mov	r3, r0
 800ba54:	71fb      	strb	r3, [r7, #7]
    lcd_gotoxy(&lcd, 0, row);
 800ba56:	79fb      	ldrb	r3, [r7, #7]
 800ba58:	461a      	mov	r2, r3
 800ba5a:	2100      	movs	r1, #0
 800ba5c:	480a      	ldr	r0, [pc, #40]	@ (800ba88 <LCD_ClearLine+0x3c>)
 800ba5e:	f7ff ff23 	bl	800b8a8 <lcd_gotoxy>
    for (int i = 0; i < 20; i++) {
 800ba62:	2300      	movs	r3, #0
 800ba64:	60fb      	str	r3, [r7, #12]
 800ba66:	e006      	b.n	800ba76 <LCD_ClearLine+0x2a>
        lcd_putchar(&lcd, ' ');
 800ba68:	2120      	movs	r1, #32
 800ba6a:	4807      	ldr	r0, [pc, #28]	@ (800ba88 <LCD_ClearLine+0x3c>)
 800ba6c:	f7ff ffac 	bl	800b9c8 <lcd_putchar>
    for (int i = 0; i < 20; i++) {
 800ba70:	68fb      	ldr	r3, [r7, #12]
 800ba72:	3301      	adds	r3, #1
 800ba74:	60fb      	str	r3, [r7, #12]
 800ba76:	68fb      	ldr	r3, [r7, #12]
 800ba78:	2b13      	cmp	r3, #19
 800ba7a:	ddf5      	ble.n	800ba68 <LCD_ClearLine+0x1c>
    }
}
 800ba7c:	bf00      	nop
 800ba7e:	bf00      	nop
 800ba80:	3710      	adds	r7, #16
 800ba82:	46bd      	mov	sp, r7
 800ba84:	bd80      	pop	{r7, pc}
 800ba86:	bf00      	nop
 800ba88:	2001363c 	.word	0x2001363c

0800ba8c <SetLCDCommandStatus>:

void SetLCDCommandStatus(char* str)
{
 800ba8c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ba8e:	b0af      	sub	sp, #188	@ 0xbc
 800ba90:	af04      	add	r7, sp, #16
 800ba92:	6078      	str	r0, [r7, #4]
	LCD_ClearLine(0);
 800ba94:	2000      	movs	r0, #0
 800ba96:	f7ff ffd9 	bl	800ba4c <LCD_ClearLine>
	LCD_ClearLine(1);
 800ba9a:	2001      	movs	r0, #1
 800ba9c:	f7ff ffd6 	bl	800ba4c <LCD_ClearLine>
	LCD_ClearLine(3);
 800baa0:	2003      	movs	r0, #3
 800baa2:	f7ff ffd3 	bl	800ba4c <LCD_ClearLine>

	LCDMsgStruct commandMsg;
	commandMsg.row = 0;
 800baa6:	2300      	movs	r3, #0
 800baa8:	f887 3084 	strb.w	r3, [r7, #132]	@ 0x84
	commandMsg.col = 0;
 800baac:	2300      	movs	r3, #0
 800baae:	f887 3085 	strb.w	r3, [r7, #133]	@ 0x85
	char buf[50];
	sprintf(buf, "Command : %s", str);
 800bab2:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 800bab6:	687a      	ldr	r2, [r7, #4]
 800bab8:	4941      	ldr	r1, [pc, #260]	@ (800bbc0 <SetLCDCommandStatus+0x134>)
 800baba:	4618      	mov	r0, r3
 800babc:	f003 f81c 	bl	800eaf8 <siprintf>
	strncpy(commandMsg.msg, buf, sizeof(commandMsg.msg)-1);
 800bac0:	f107 0150 	add.w	r1, r7, #80	@ 0x50
 800bac4:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 800bac8:	3302      	adds	r3, #2
 800baca:	221f      	movs	r2, #31
 800bacc:	4618      	mov	r0, r3
 800bace:	f003 f8eb 	bl	800eca8 <strncpy>
	commandMsg.msg[sizeof(commandMsg.msg)-1] = '\0';
 800bad2:	2300      	movs	r3, #0
 800bad4:	f887 30a5 	strb.w	r3, [r7, #165]	@ 0xa5

	if (xQueueSend(xLCDQueue, &commandMsg, 0) != pdPASS) {
 800bad8:	4b3a      	ldr	r3, [pc, #232]	@ (800bbc4 <SetLCDCommandStatus+0x138>)
 800bada:	6818      	ldr	r0, [r3, #0]
 800badc:	f107 0184 	add.w	r1, r7, #132	@ 0x84
 800bae0:	2300      	movs	r3, #0
 800bae2:	2200      	movs	r2, #0
 800bae4:	f7fd fa52 	bl	8008f8c <xQueueGenericSend>
 800bae8:	4603      	mov	r3, r0
 800baea:	2b01      	cmp	r3, #1
 800baec:	d005      	beq.n	800bafa <SetLCDCommandStatus+0x6e>
		SendMsg(lcd_huart, "\r\nLCDShowMsg: Queue full or error.\r\n");
 800baee:	4b36      	ldr	r3, [pc, #216]	@ (800bbc8 <SetLCDCommandStatus+0x13c>)
 800baf0:	681b      	ldr	r3, [r3, #0]
 800baf2:	4936      	ldr	r1, [pc, #216]	@ (800bbcc <SetLCDCommandStatus+0x140>)
 800baf4:	4618      	mov	r0, r3
 800baf6:	f7f5 fa47 	bl	8000f88 <SendMsg>
	}

	LCDMsgStruct statusMSg;
	statusMSg.row = 1;
 800bafa:	2301      	movs	r3, #1
 800bafc:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
	statusMSg.col = 0;
 800bb00:	2300      	movs	r3, #0
 800bb02:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
	strncpy(statusMSg.msg, "Status : Success", sizeof(statusMSg.msg)-1);
 800bb06:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800bb0a:	3302      	adds	r3, #2
 800bb0c:	221f      	movs	r2, #31
 800bb0e:	4930      	ldr	r1, [pc, #192]	@ (800bbd0 <SetLCDCommandStatus+0x144>)
 800bb10:	4618      	mov	r0, r3
 800bb12:	f003 f8c9 	bl	800eca8 <strncpy>
	statusMSg.msg[sizeof(statusMSg.msg)-1] = '\0';
 800bb16:	2300      	movs	r3, #0
 800bb18:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d

	if (xQueueSend(xLCDQueue, &statusMSg, 0) != pdPASS) {
 800bb1c:	4b29      	ldr	r3, [pc, #164]	@ (800bbc4 <SetLCDCommandStatus+0x138>)
 800bb1e:	6818      	ldr	r0, [r3, #0]
 800bb20:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 800bb24:	2300      	movs	r3, #0
 800bb26:	2200      	movs	r2, #0
 800bb28:	f7fd fa30 	bl	8008f8c <xQueueGenericSend>
 800bb2c:	4603      	mov	r3, r0
 800bb2e:	2b01      	cmp	r3, #1
 800bb30:	d005      	beq.n	800bb3e <SetLCDCommandStatus+0xb2>
		SendMsg(lcd_huart, "\r\nLCDShowMsg: Queue full or error.\r\n");
 800bb32:	4b25      	ldr	r3, [pc, #148]	@ (800bbc8 <SetLCDCommandStatus+0x13c>)
 800bb34:	681b      	ldr	r3, [r3, #0]
 800bb36:	4925      	ldr	r1, [pc, #148]	@ (800bbcc <SetLCDCommandStatus+0x140>)
 800bb38:	4618      	mov	r0, r3
 800bb3a:	f7f5 fa25 	bl	8000f88 <SendMsg>
	}



	LCDMsgStruct timeMSg;
	timeMSg.row = 3;
 800bb3e:	2303      	movs	r3, #3
 800bb40:	723b      	strb	r3, [r7, #8]
	timeMSg.col = 0;
 800bb42:	2300      	movs	r3, #0
 800bb44:	727b      	strb	r3, [r7, #9]
	HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 800bb46:	2200      	movs	r2, #0
 800bb48:	4922      	ldr	r1, [pc, #136]	@ (800bbd4 <SetLCDCommandStatus+0x148>)
 800bb4a:	4823      	ldr	r0, [pc, #140]	@ (800bbd8 <SetLCDCommandStatus+0x14c>)
 800bb4c:	f7f9 f8d3 	bl	8004cf6 <HAL_RTC_GetTime>
	HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 800bb50:	2200      	movs	r2, #0
 800bb52:	4922      	ldr	r1, [pc, #136]	@ (800bbdc <SetLCDCommandStatus+0x150>)
 800bb54:	4820      	ldr	r0, [pc, #128]	@ (800bbd8 <SetLCDCommandStatus+0x14c>)
 800bb56:	f7f9 f9b0 	bl	8004eba <HAL_RTC_GetDate>
	snprintf(timeMSg.msg, sizeof(timeMSg.msg), "%02d/%02d %02d:%02d:%02d",
			sDate.Month, sDate.Date, sTime.Hours, sTime.Minutes, sTime.Seconds);
 800bb5a:	4b20      	ldr	r3, [pc, #128]	@ (800bbdc <SetLCDCommandStatus+0x150>)
 800bb5c:	785b      	ldrb	r3, [r3, #1]
	snprintf(timeMSg.msg, sizeof(timeMSg.msg), "%02d/%02d %02d:%02d:%02d",
 800bb5e:	461e      	mov	r6, r3
			sDate.Month, sDate.Date, sTime.Hours, sTime.Minutes, sTime.Seconds);
 800bb60:	4b1e      	ldr	r3, [pc, #120]	@ (800bbdc <SetLCDCommandStatus+0x150>)
 800bb62:	789b      	ldrb	r3, [r3, #2]
	snprintf(timeMSg.msg, sizeof(timeMSg.msg), "%02d/%02d %02d:%02d:%02d",
 800bb64:	461a      	mov	r2, r3
			sDate.Month, sDate.Date, sTime.Hours, sTime.Minutes, sTime.Seconds);
 800bb66:	4b1b      	ldr	r3, [pc, #108]	@ (800bbd4 <SetLCDCommandStatus+0x148>)
 800bb68:	781b      	ldrb	r3, [r3, #0]
	snprintf(timeMSg.msg, sizeof(timeMSg.msg), "%02d/%02d %02d:%02d:%02d",
 800bb6a:	4619      	mov	r1, r3
			sDate.Month, sDate.Date, sTime.Hours, sTime.Minutes, sTime.Seconds);
 800bb6c:	4b19      	ldr	r3, [pc, #100]	@ (800bbd4 <SetLCDCommandStatus+0x148>)
 800bb6e:	785b      	ldrb	r3, [r3, #1]
	snprintf(timeMSg.msg, sizeof(timeMSg.msg), "%02d/%02d %02d:%02d:%02d",
 800bb70:	461c      	mov	r4, r3
			sDate.Month, sDate.Date, sTime.Hours, sTime.Minutes, sTime.Seconds);
 800bb72:	4b18      	ldr	r3, [pc, #96]	@ (800bbd4 <SetLCDCommandStatus+0x148>)
 800bb74:	789b      	ldrb	r3, [r3, #2]
	snprintf(timeMSg.msg, sizeof(timeMSg.msg), "%02d/%02d %02d:%02d:%02d",
 800bb76:	461d      	mov	r5, r3
 800bb78:	f107 0308 	add.w	r3, r7, #8
 800bb7c:	1c98      	adds	r0, r3, #2
 800bb7e:	9503      	str	r5, [sp, #12]
 800bb80:	9402      	str	r4, [sp, #8]
 800bb82:	9101      	str	r1, [sp, #4]
 800bb84:	9200      	str	r2, [sp, #0]
 800bb86:	4633      	mov	r3, r6
 800bb88:	4a15      	ldr	r2, [pc, #84]	@ (800bbe0 <SetLCDCommandStatus+0x154>)
 800bb8a:	2120      	movs	r1, #32
 800bb8c:	f002 ff7e 	bl	800ea8c <sniprintf>
	timeMSg.msg[sizeof(timeMSg.msg)-1] = '\0';
 800bb90:	2300      	movs	r3, #0
 800bb92:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29

	if (xQueueSend(xLCDQueue, &timeMSg, 0) != pdPASS) {
 800bb96:	4b0b      	ldr	r3, [pc, #44]	@ (800bbc4 <SetLCDCommandStatus+0x138>)
 800bb98:	6818      	ldr	r0, [r3, #0]
 800bb9a:	f107 0108 	add.w	r1, r7, #8
 800bb9e:	2300      	movs	r3, #0
 800bba0:	2200      	movs	r2, #0
 800bba2:	f7fd f9f3 	bl	8008f8c <xQueueGenericSend>
 800bba6:	4603      	mov	r3, r0
 800bba8:	2b01      	cmp	r3, #1
 800bbaa:	d005      	beq.n	800bbb8 <SetLCDCommandStatus+0x12c>
		SendMsg(lcd_huart, "\r\nLCDShowMsg: Queue full or error.\r\n");
 800bbac:	4b06      	ldr	r3, [pc, #24]	@ (800bbc8 <SetLCDCommandStatus+0x13c>)
 800bbae:	681b      	ldr	r3, [r3, #0]
 800bbb0:	4906      	ldr	r1, [pc, #24]	@ (800bbcc <SetLCDCommandStatus+0x140>)
 800bbb2:	4618      	mov	r0, r3
 800bbb4:	f7f5 f9e8 	bl	8000f88 <SendMsg>
	}
}
 800bbb8:	bf00      	nop
 800bbba:	37ac      	adds	r7, #172	@ 0xac
 800bbbc:	46bd      	mov	sp, r7
 800bbbe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bbc0:	08010784 	.word	0x08010784
 800bbc4:	20013634 	.word	0x20013634
 800bbc8:	20013644 	.word	0x20013644
 800bbcc:	08010794 	.word	0x08010794
 800bbd0:	080107bc 	.word	0x080107bc
 800bbd4:	20013648 	.word	0x20013648
 800bbd8:	20000358 	.word	0x20000358
 800bbdc:	2001365c 	.word	0x2001365c
 800bbe0:	080107d0 	.word	0x080107d0

0800bbe4 <LCDHandler>:

void LCDHandler(void *pvParameters)
{
 800bbe4:	b580      	push	{r7, lr}
 800bbe6:	b08c      	sub	sp, #48	@ 0x30
 800bbe8:	af00      	add	r7, sp, #0
 800bbea:	6078      	str	r0, [r7, #4]
  LCDMsgStruct lcdMsg;
  while (1)
  {
      if (xQueueReceive(xLCDQueue, &lcdMsg, portMAX_DELAY) == pdPASS) {
 800bbec:	4b0f      	ldr	r3, [pc, #60]	@ (800bc2c <LCDHandler+0x48>)
 800bbee:	681b      	ldr	r3, [r3, #0]
 800bbf0:	f107 010c 	add.w	r1, r7, #12
 800bbf4:	f04f 32ff 	mov.w	r2, #4294967295
 800bbf8:	4618      	mov	r0, r3
 800bbfa:	f7fd fb65 	bl	80092c8 <xQueueReceive>
 800bbfe:	4603      	mov	r3, r0
 800bc00:	2b01      	cmp	r3, #1
 800bc02:	d10d      	bne.n	800bc20 <LCDHandler+0x3c>
//          }
//
//          xSemaphoreGive(xLCDMutex);
//	    }
    	  //SendMsg(&huart2, "\n\r LCDReceiveHandler : %d %d %s\n\r", lcdMsg.row, lcdMsg.col, lcdMsg.msg);
          lcd_gotoxy(&lcd, lcdMsg.col, lcdMsg.row);
 800bc04:	7b7b      	ldrb	r3, [r7, #13]
 800bc06:	4619      	mov	r1, r3
 800bc08:	7b3b      	ldrb	r3, [r7, #12]
 800bc0a:	461a      	mov	r2, r3
 800bc0c:	4808      	ldr	r0, [pc, #32]	@ (800bc30 <LCDHandler+0x4c>)
 800bc0e:	f7ff fe4b 	bl	800b8a8 <lcd_gotoxy>
          lcd_puts(&lcd, lcdMsg.msg);
 800bc12:	f107 030c 	add.w	r3, r7, #12
 800bc16:	3302      	adds	r3, #2
 800bc18:	4619      	mov	r1, r3
 800bc1a:	4805      	ldr	r0, [pc, #20]	@ (800bc30 <LCDHandler+0x4c>)
 800bc1c:	f7ff febd 	bl	800b99a <lcd_puts>
      }
      vTaskDelay(pdMS_TO_TICKS(500));
 800bc20:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800bc24:	f7fe f808 	bl	8009c38 <vTaskDelay>
      if (xQueueReceive(xLCDQueue, &lcdMsg, portMAX_DELAY) == pdPASS) {
 800bc28:	e7e0      	b.n	800bbec <LCDHandler+0x8>
 800bc2a:	bf00      	nop
 800bc2c:	20013634 	.word	0x20013634
 800bc30:	2001363c 	.word	0x2001363c

0800bc34 <LED_Init>:
extern TIM_HandleTypeDef htim4;
QueueHandle_t xLEDQueue;
SemaphoreHandle_t xLEDMutex;

void LED_Init()
{
 800bc34:	b580      	push	{r7, lr}
 800bc36:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 800bc38:	2100      	movs	r1, #0
 800bc3a:	4806      	ldr	r0, [pc, #24]	@ (800bc54 <LED_Init+0x20>)
 800bc3c:	f7f9 ffb6 	bl	8005bac <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 800bc40:	2108      	movs	r1, #8
 800bc42:	4804      	ldr	r0, [pc, #16]	@ (800bc54 <LED_Init+0x20>)
 800bc44:	f7f9 ffb2 	bl	8005bac <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 800bc48:	210c      	movs	r1, #12
 800bc4a:	4802      	ldr	r0, [pc, #8]	@ (800bc54 <LED_Init+0x20>)
 800bc4c:	f7f9 ffae 	bl	8005bac <HAL_TIM_PWM_Start>
}
 800bc50:	bf00      	nop
 800bc52:	bd80      	pop	{r7, pc}
 800bc54:	20000428 	.word	0x20000428

0800bc58 <LED_OS_Resources_Init>:

void LED_OS_Resources_Init()
{
 800bc58:	b580      	push	{r7, lr}
 800bc5a:	af00      	add	r7, sp, #0
	xLEDQueue = xQueueCreate(4, sizeof(LEDMsgStruct));
 800bc5c:	2200      	movs	r2, #0
 800bc5e:	210c      	movs	r1, #12
 800bc60:	2004      	movs	r0, #4
 800bc62:	f7fd f901 	bl	8008e68 <xQueueGenericCreate>
 800bc66:	4603      	mov	r3, r0
 800bc68:	4a04      	ldr	r2, [pc, #16]	@ (800bc7c <LED_OS_Resources_Init+0x24>)
 800bc6a:	6013      	str	r3, [r2, #0]
	xLEDMutex = xSemaphoreCreateMutex();
 800bc6c:	2001      	movs	r0, #1
 800bc6e:	f7fd f975 	bl	8008f5c <xQueueCreateMutex>
 800bc72:	4603      	mov	r3, r0
 800bc74:	4a02      	ldr	r2, [pc, #8]	@ (800bc80 <LED_OS_Resources_Init+0x28>)
 800bc76:	6013      	str	r3, [r2, #0]
}
 800bc78:	bf00      	nop
 800bc7a:	bd80      	pop	{r7, pc}
 800bc7c:	20013660 	.word	0x20013660
 800bc80:	20013664 	.word	0x20013664

0800bc84 <setColor>:

void setColor(uint8_t r, uint8_t g, uint8_t b) {
 800bc84:	b480      	push	{r7}
 800bc86:	b083      	sub	sp, #12
 800bc88:	af00      	add	r7, sp, #0
 800bc8a:	4603      	mov	r3, r0
 800bc8c:	71fb      	strb	r3, [r7, #7]
 800bc8e:	460b      	mov	r3, r1
 800bc90:	71bb      	strb	r3, [r7, #6]
 800bc92:	4613      	mov	r3, r2
 800bc94:	717b      	strb	r3, [r7, #5]
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, r);
 800bc96:	4b09      	ldr	r3, [pc, #36]	@ (800bcbc <setColor+0x38>)
 800bc98:	681b      	ldr	r3, [r3, #0]
 800bc9a:	79fa      	ldrb	r2, [r7, #7]
 800bc9c:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, g);
 800bc9e:	4b07      	ldr	r3, [pc, #28]	@ (800bcbc <setColor+0x38>)
 800bca0:	681b      	ldr	r3, [r3, #0]
 800bca2:	79ba      	ldrb	r2, [r7, #6]
 800bca4:	63da      	str	r2, [r3, #60]	@ 0x3c
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, b);
 800bca6:	4b05      	ldr	r3, [pc, #20]	@ (800bcbc <setColor+0x38>)
 800bca8:	681b      	ldr	r3, [r3, #0]
 800bcaa:	797a      	ldrb	r2, [r7, #5]
 800bcac:	641a      	str	r2, [r3, #64]	@ 0x40
}
 800bcae:	bf00      	nop
 800bcb0:	370c      	adds	r7, #12
 800bcb2:	46bd      	mov	sp, r7
 800bcb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcb8:	4770      	bx	lr
 800bcba:	bf00      	nop
 800bcbc:	20000428 	.word	0x20000428

0800bcc0 <LEDHandler>:

bool auto_mode = false;
void LEDHandler()
{
 800bcc0:	b580      	push	{r7, lr}
 800bcc2:	b084      	sub	sp, #16
 800bcc4:	af00      	add	r7, sp, #0
	LEDMsgStruct LEDMsg;
	while(1)
	{
		if (xQueueReceive(xLEDQueue, &LEDMsg, portMAX_DELAY) == pdPASS) {
 800bcc6:	4b1d      	ldr	r3, [pc, #116]	@ (800bd3c <LEDHandler+0x7c>)
 800bcc8:	681b      	ldr	r3, [r3, #0]
 800bcca:	1d39      	adds	r1, r7, #4
 800bccc:	f04f 32ff 	mov.w	r2, #4294967295
 800bcd0:	4618      	mov	r0, r3
 800bcd2:	f7fd faf9 	bl	80092c8 <xQueueReceive>
 800bcd6:	4603      	mov	r3, r0
 800bcd8:	2b01      	cmp	r3, #1
 800bcda:	d129      	bne.n	800bd30 <LEDHandler+0x70>
			if(LEDMsg.r < 0 || LEDMsg.g < 0 || LEDMsg.b < 0) {
 800bcdc:	687b      	ldr	r3, [r7, #4]
 800bcde:	2b00      	cmp	r3, #0
 800bce0:	db05      	blt.n	800bcee <LEDHandler+0x2e>
 800bce2:	68bb      	ldr	r3, [r7, #8]
 800bce4:	2b00      	cmp	r3, #0
 800bce6:	db02      	blt.n	800bcee <LEDHandler+0x2e>
 800bce8:	68fb      	ldr	r3, [r7, #12]
 800bcea:	2b00      	cmp	r3, #0
 800bcec:	da03      	bge.n	800bcf6 <LEDHandler+0x36>
				auto_mode = true;
 800bcee:	4b14      	ldr	r3, [pc, #80]	@ (800bd40 <LEDHandler+0x80>)
 800bcf0:	2201      	movs	r2, #1
 800bcf2:	701a      	strb	r2, [r3, #0]
 800bcf4:	e01c      	b.n	800bd30 <LEDHandler+0x70>
			}
			else {
				auto_mode = false;
 800bcf6:	4b12      	ldr	r3, [pc, #72]	@ (800bd40 <LEDHandler+0x80>)
 800bcf8:	2200      	movs	r2, #0
 800bcfa:	701a      	strb	r2, [r3, #0]
				if (xSemaphoreTake(xLEDMutex, portMAX_DELAY) == pdPASS) {
 800bcfc:	4b11      	ldr	r3, [pc, #68]	@ (800bd44 <LEDHandler+0x84>)
 800bcfe:	681b      	ldr	r3, [r3, #0]
 800bd00:	f04f 31ff 	mov.w	r1, #4294967295
 800bd04:	4618      	mov	r0, r3
 800bd06:	f7fd fbc1 	bl	800948c <xQueueSemaphoreTake>
 800bd0a:	4603      	mov	r3, r0
 800bd0c:	2b01      	cmp	r3, #1
 800bd0e:	d10f      	bne.n	800bd30 <LEDHandler+0x70>
					setColor(LEDMsg.r, LEDMsg.g, LEDMsg.b);
 800bd10:	687b      	ldr	r3, [r7, #4]
 800bd12:	b2db      	uxtb	r3, r3
 800bd14:	68ba      	ldr	r2, [r7, #8]
 800bd16:	b2d1      	uxtb	r1, r2
 800bd18:	68fa      	ldr	r2, [r7, #12]
 800bd1a:	b2d2      	uxtb	r2, r2
 800bd1c:	4618      	mov	r0, r3
 800bd1e:	f7ff ffb1 	bl	800bc84 <setColor>
					xSemaphoreGive(xLEDMutex);
 800bd22:	4b08      	ldr	r3, [pc, #32]	@ (800bd44 <LEDHandler+0x84>)
 800bd24:	6818      	ldr	r0, [r3, #0]
 800bd26:	2300      	movs	r3, #0
 800bd28:	2200      	movs	r2, #0
 800bd2a:	2100      	movs	r1, #0
 800bd2c:	f7fd f92e 	bl	8008f8c <xQueueGenericSend>
				}

			}
		}
		vTaskDelay(pdMS_TO_TICKS(500));
 800bd30:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800bd34:	f7fd ff80 	bl	8009c38 <vTaskDelay>
		if (xQueueReceive(xLEDQueue, &LEDMsg, portMAX_DELAY) == pdPASS) {
 800bd38:	e7c5      	b.n	800bcc6 <LEDHandler+0x6>
 800bd3a:	bf00      	nop
 800bd3c:	20013660 	.word	0x20013660
 800bd40:	20013668 	.word	0x20013668
 800bd44:	20013664 	.word	0x20013664

0800bd48 <LEDTask>:
	}
}

void LEDTask()
{
 800bd48:	b580      	push	{r7, lr}
 800bd4a:	af00      	add	r7, sp, #0
	setColor(100, 100, 100);
 800bd4c:	2264      	movs	r2, #100	@ 0x64
 800bd4e:	2164      	movs	r1, #100	@ 0x64
 800bd50:	2064      	movs	r0, #100	@ 0x64
 800bd52:	f7ff ff97 	bl	800bc84 <setColor>
	while(1)
	{
		if (xSemaphoreTake(xLEDMutex, portMAX_DELAY) == pdPASS) {
 800bd56:	4b29      	ldr	r3, [pc, #164]	@ (800bdfc <LEDTask+0xb4>)
 800bd58:	681b      	ldr	r3, [r3, #0]
 800bd5a:	f04f 31ff 	mov.w	r1, #4294967295
 800bd5e:	4618      	mov	r0, r3
 800bd60:	f7fd fb94 	bl	800948c <xQueueSemaphoreTake>
 800bd64:	4603      	mov	r3, r0
 800bd66:	2b01      	cmp	r3, #1
 800bd68:	d142      	bne.n	800bdf0 <LEDTask+0xa8>
			if(auto_mode) {
 800bd6a:	4b25      	ldr	r3, [pc, #148]	@ (800be00 <LEDTask+0xb8>)
 800bd6c:	781b      	ldrb	r3, [r3, #0]
 800bd6e:	2b00      	cmp	r3, #0
 800bd70:	d037      	beq.n	800bde2 <LEDTask+0x9a>
				setColor(255, 0, 0);     // 
 800bd72:	2200      	movs	r2, #0
 800bd74:	2100      	movs	r1, #0
 800bd76:	20ff      	movs	r0, #255	@ 0xff
 800bd78:	f7ff ff84 	bl	800bc84 <setColor>
				HAL_Delay(100);
 800bd7c:	2064      	movs	r0, #100	@ 0x64
 800bd7e:	f7f5 ff67 	bl	8001c50 <HAL_Delay>
				setColor(255, 165, 0);   // 
 800bd82:	2200      	movs	r2, #0
 800bd84:	21a5      	movs	r1, #165	@ 0xa5
 800bd86:	20ff      	movs	r0, #255	@ 0xff
 800bd88:	f7ff ff7c 	bl	800bc84 <setColor>
				HAL_Delay(100);
 800bd8c:	2064      	movs	r0, #100	@ 0x64
 800bd8e:	f7f5 ff5f 	bl	8001c50 <HAL_Delay>
				setColor(255, 255, 0);   // 
 800bd92:	2200      	movs	r2, #0
 800bd94:	21ff      	movs	r1, #255	@ 0xff
 800bd96:	20ff      	movs	r0, #255	@ 0xff
 800bd98:	f7ff ff74 	bl	800bc84 <setColor>
				HAL_Delay(100);
 800bd9c:	2064      	movs	r0, #100	@ 0x64
 800bd9e:	f7f5 ff57 	bl	8001c50 <HAL_Delay>
				setColor(0, 255, 0);     // 
 800bda2:	2200      	movs	r2, #0
 800bda4:	21ff      	movs	r1, #255	@ 0xff
 800bda6:	2000      	movs	r0, #0
 800bda8:	f7ff ff6c 	bl	800bc84 <setColor>
				HAL_Delay(100);
 800bdac:	2064      	movs	r0, #100	@ 0x64
 800bdae:	f7f5 ff4f 	bl	8001c50 <HAL_Delay>
				setColor(0, 127, 255);     // 
 800bdb2:	22ff      	movs	r2, #255	@ 0xff
 800bdb4:	217f      	movs	r1, #127	@ 0x7f
 800bdb6:	2000      	movs	r0, #0
 800bdb8:	f7ff ff64 	bl	800bc84 <setColor>
				HAL_Delay(100);
 800bdbc:	2064      	movs	r0, #100	@ 0x64
 800bdbe:	f7f5 ff47 	bl	8001c50 <HAL_Delay>
				setColor(0, 0, 255);    // 
 800bdc2:	22ff      	movs	r2, #255	@ 0xff
 800bdc4:	2100      	movs	r1, #0
 800bdc6:	2000      	movs	r0, #0
 800bdc8:	f7ff ff5c 	bl	800bc84 <setColor>
				HAL_Delay(100);
 800bdcc:	2064      	movs	r0, #100	@ 0x64
 800bdce:	f7f5 ff3f 	bl	8001c50 <HAL_Delay>
				setColor(50, 0, 255);   // 
 800bdd2:	22ff      	movs	r2, #255	@ 0xff
 800bdd4:	2100      	movs	r1, #0
 800bdd6:	2032      	movs	r0, #50	@ 0x32
 800bdd8:	f7ff ff54 	bl	800bc84 <setColor>
				HAL_Delay(100);
 800bddc:	2064      	movs	r0, #100	@ 0x64
 800bdde:	f7f5 ff37 	bl	8001c50 <HAL_Delay>
			}
			xSemaphoreGive(xLEDMutex);
 800bde2:	4b06      	ldr	r3, [pc, #24]	@ (800bdfc <LEDTask+0xb4>)
 800bde4:	6818      	ldr	r0, [r3, #0]
 800bde6:	2300      	movs	r3, #0
 800bde8:	2200      	movs	r2, #0
 800bdea:	2100      	movs	r1, #0
 800bdec:	f7fd f8ce 	bl	8008f8c <xQueueGenericSend>
		}
		vTaskDelay(pdMS_TO_TICKS(500));
 800bdf0:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800bdf4:	f7fd ff20 	bl	8009c38 <vTaskDelay>
		if (xSemaphoreTake(xLEDMutex, portMAX_DELAY) == pdPASS) {
 800bdf8:	e7ad      	b.n	800bd56 <LEDTask+0xe>
 800bdfa:	bf00      	nop
 800bdfc:	20013664 	.word	0x20013664
 800be00:	20013668 	.word	0x20013668

0800be04 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800be04:	b580      	push	{r7, lr}
 800be06:	b084      	sub	sp, #16
 800be08:	af00      	add	r7, sp, #0
 800be0a:	4603      	mov	r3, r0
 800be0c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800be0e:	79fb      	ldrb	r3, [r7, #7]
 800be10:	4a08      	ldr	r2, [pc, #32]	@ (800be34 <disk_status+0x30>)
 800be12:	009b      	lsls	r3, r3, #2
 800be14:	4413      	add	r3, r2
 800be16:	685b      	ldr	r3, [r3, #4]
 800be18:	685b      	ldr	r3, [r3, #4]
 800be1a:	79fa      	ldrb	r2, [r7, #7]
 800be1c:	4905      	ldr	r1, [pc, #20]	@ (800be34 <disk_status+0x30>)
 800be1e:	440a      	add	r2, r1
 800be20:	7a12      	ldrb	r2, [r2, #8]
 800be22:	4610      	mov	r0, r2
 800be24:	4798      	blx	r3
 800be26:	4603      	mov	r3, r0
 800be28:	73fb      	strb	r3, [r7, #15]
  return stat;
 800be2a:	7bfb      	ldrb	r3, [r7, #15]
}
 800be2c:	4618      	mov	r0, r3
 800be2e:	3710      	adds	r7, #16
 800be30:	46bd      	mov	sp, r7
 800be32:	bd80      	pop	{r7, pc}
 800be34:	20013694 	.word	0x20013694

0800be38 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800be38:	b580      	push	{r7, lr}
 800be3a:	b084      	sub	sp, #16
 800be3c:	af00      	add	r7, sp, #0
 800be3e:	4603      	mov	r3, r0
 800be40:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800be42:	2300      	movs	r3, #0
 800be44:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800be46:	79fb      	ldrb	r3, [r7, #7]
 800be48:	4a0e      	ldr	r2, [pc, #56]	@ (800be84 <disk_initialize+0x4c>)
 800be4a:	5cd3      	ldrb	r3, [r2, r3]
 800be4c:	2b00      	cmp	r3, #0
 800be4e:	d114      	bne.n	800be7a <disk_initialize+0x42>
  {
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800be50:	79fb      	ldrb	r3, [r7, #7]
 800be52:	4a0c      	ldr	r2, [pc, #48]	@ (800be84 <disk_initialize+0x4c>)
 800be54:	009b      	lsls	r3, r3, #2
 800be56:	4413      	add	r3, r2
 800be58:	685b      	ldr	r3, [r3, #4]
 800be5a:	681b      	ldr	r3, [r3, #0]
 800be5c:	79fa      	ldrb	r2, [r7, #7]
 800be5e:	4909      	ldr	r1, [pc, #36]	@ (800be84 <disk_initialize+0x4c>)
 800be60:	440a      	add	r2, r1
 800be62:	7a12      	ldrb	r2, [r2, #8]
 800be64:	4610      	mov	r0, r2
 800be66:	4798      	blx	r3
 800be68:	4603      	mov	r3, r0
 800be6a:	73fb      	strb	r3, [r7, #15]
    if(stat == RES_OK)
 800be6c:	7bfb      	ldrb	r3, [r7, #15]
 800be6e:	2b00      	cmp	r3, #0
 800be70:	d103      	bne.n	800be7a <disk_initialize+0x42>
    {
      disk.is_initialized[pdrv] = 1;
 800be72:	79fb      	ldrb	r3, [r7, #7]
 800be74:	4a03      	ldr	r2, [pc, #12]	@ (800be84 <disk_initialize+0x4c>)
 800be76:	2101      	movs	r1, #1
 800be78:	54d1      	strb	r1, [r2, r3]
    }
  }
  return stat;
 800be7a:	7bfb      	ldrb	r3, [r7, #15]
}
 800be7c:	4618      	mov	r0, r3
 800be7e:	3710      	adds	r7, #16
 800be80:	46bd      	mov	sp, r7
 800be82:	bd80      	pop	{r7, pc}
 800be84:	20013694 	.word	0x20013694

0800be88 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800be88:	b590      	push	{r4, r7, lr}
 800be8a:	b087      	sub	sp, #28
 800be8c:	af00      	add	r7, sp, #0
 800be8e:	60b9      	str	r1, [r7, #8]
 800be90:	607a      	str	r2, [r7, #4]
 800be92:	603b      	str	r3, [r7, #0]
 800be94:	4603      	mov	r3, r0
 800be96:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800be98:	7bfb      	ldrb	r3, [r7, #15]
 800be9a:	4a0a      	ldr	r2, [pc, #40]	@ (800bec4 <disk_read+0x3c>)
 800be9c:	009b      	lsls	r3, r3, #2
 800be9e:	4413      	add	r3, r2
 800bea0:	685b      	ldr	r3, [r3, #4]
 800bea2:	689c      	ldr	r4, [r3, #8]
 800bea4:	7bfb      	ldrb	r3, [r7, #15]
 800bea6:	4a07      	ldr	r2, [pc, #28]	@ (800bec4 <disk_read+0x3c>)
 800bea8:	4413      	add	r3, r2
 800beaa:	7a18      	ldrb	r0, [r3, #8]
 800beac:	683b      	ldr	r3, [r7, #0]
 800beae:	687a      	ldr	r2, [r7, #4]
 800beb0:	68b9      	ldr	r1, [r7, #8]
 800beb2:	47a0      	blx	r4
 800beb4:	4603      	mov	r3, r0
 800beb6:	75fb      	strb	r3, [r7, #23]
  return res;
 800beb8:	7dfb      	ldrb	r3, [r7, #23]
}
 800beba:	4618      	mov	r0, r3
 800bebc:	371c      	adds	r7, #28
 800bebe:	46bd      	mov	sp, r7
 800bec0:	bd90      	pop	{r4, r7, pc}
 800bec2:	bf00      	nop
 800bec4:	20013694 	.word	0x20013694

0800bec8 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800bec8:	b590      	push	{r4, r7, lr}
 800beca:	b087      	sub	sp, #28
 800becc:	af00      	add	r7, sp, #0
 800bece:	60b9      	str	r1, [r7, #8]
 800bed0:	607a      	str	r2, [r7, #4]
 800bed2:	603b      	str	r3, [r7, #0]
 800bed4:	4603      	mov	r3, r0
 800bed6:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800bed8:	7bfb      	ldrb	r3, [r7, #15]
 800beda:	4a0a      	ldr	r2, [pc, #40]	@ (800bf04 <disk_write+0x3c>)
 800bedc:	009b      	lsls	r3, r3, #2
 800bede:	4413      	add	r3, r2
 800bee0:	685b      	ldr	r3, [r3, #4]
 800bee2:	68dc      	ldr	r4, [r3, #12]
 800bee4:	7bfb      	ldrb	r3, [r7, #15]
 800bee6:	4a07      	ldr	r2, [pc, #28]	@ (800bf04 <disk_write+0x3c>)
 800bee8:	4413      	add	r3, r2
 800beea:	7a18      	ldrb	r0, [r3, #8]
 800beec:	683b      	ldr	r3, [r7, #0]
 800beee:	687a      	ldr	r2, [r7, #4]
 800bef0:	68b9      	ldr	r1, [r7, #8]
 800bef2:	47a0      	blx	r4
 800bef4:	4603      	mov	r3, r0
 800bef6:	75fb      	strb	r3, [r7, #23]
  return res;
 800bef8:	7dfb      	ldrb	r3, [r7, #23]
}
 800befa:	4618      	mov	r0, r3
 800befc:	371c      	adds	r7, #28
 800befe:	46bd      	mov	sp, r7
 800bf00:	bd90      	pop	{r4, r7, pc}
 800bf02:	bf00      	nop
 800bf04:	20013694 	.word	0x20013694

0800bf08 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800bf08:	b480      	push	{r7}
 800bf0a:	b085      	sub	sp, #20
 800bf0c:	af00      	add	r7, sp, #0
 800bf0e:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800bf10:	687b      	ldr	r3, [r7, #4]
 800bf12:	3301      	adds	r3, #1
 800bf14:	781b      	ldrb	r3, [r3, #0]
 800bf16:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800bf18:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800bf1c:	021b      	lsls	r3, r3, #8
 800bf1e:	b21a      	sxth	r2, r3
 800bf20:	687b      	ldr	r3, [r7, #4]
 800bf22:	781b      	ldrb	r3, [r3, #0]
 800bf24:	b21b      	sxth	r3, r3
 800bf26:	4313      	orrs	r3, r2
 800bf28:	b21b      	sxth	r3, r3
 800bf2a:	81fb      	strh	r3, [r7, #14]
	return rv;
 800bf2c:	89fb      	ldrh	r3, [r7, #14]
}
 800bf2e:	4618      	mov	r0, r3
 800bf30:	3714      	adds	r7, #20
 800bf32:	46bd      	mov	sp, r7
 800bf34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf38:	4770      	bx	lr

0800bf3a <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800bf3a:	b480      	push	{r7}
 800bf3c:	b085      	sub	sp, #20
 800bf3e:	af00      	add	r7, sp, #0
 800bf40:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800bf42:	687b      	ldr	r3, [r7, #4]
 800bf44:	3303      	adds	r3, #3
 800bf46:	781b      	ldrb	r3, [r3, #0]
 800bf48:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800bf4a:	68fb      	ldr	r3, [r7, #12]
 800bf4c:	021b      	lsls	r3, r3, #8
 800bf4e:	687a      	ldr	r2, [r7, #4]
 800bf50:	3202      	adds	r2, #2
 800bf52:	7812      	ldrb	r2, [r2, #0]
 800bf54:	4313      	orrs	r3, r2
 800bf56:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800bf58:	68fb      	ldr	r3, [r7, #12]
 800bf5a:	021b      	lsls	r3, r3, #8
 800bf5c:	687a      	ldr	r2, [r7, #4]
 800bf5e:	3201      	adds	r2, #1
 800bf60:	7812      	ldrb	r2, [r2, #0]
 800bf62:	4313      	orrs	r3, r2
 800bf64:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800bf66:	68fb      	ldr	r3, [r7, #12]
 800bf68:	021b      	lsls	r3, r3, #8
 800bf6a:	687a      	ldr	r2, [r7, #4]
 800bf6c:	7812      	ldrb	r2, [r2, #0]
 800bf6e:	4313      	orrs	r3, r2
 800bf70:	60fb      	str	r3, [r7, #12]
	return rv;
 800bf72:	68fb      	ldr	r3, [r7, #12]
}
 800bf74:	4618      	mov	r0, r3
 800bf76:	3714      	adds	r7, #20
 800bf78:	46bd      	mov	sp, r7
 800bf7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf7e:	4770      	bx	lr

0800bf80 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800bf80:	b480      	push	{r7}
 800bf82:	b083      	sub	sp, #12
 800bf84:	af00      	add	r7, sp, #0
 800bf86:	6078      	str	r0, [r7, #4]
 800bf88:	460b      	mov	r3, r1
 800bf8a:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800bf8c:	687b      	ldr	r3, [r7, #4]
 800bf8e:	1c5a      	adds	r2, r3, #1
 800bf90:	607a      	str	r2, [r7, #4]
 800bf92:	887a      	ldrh	r2, [r7, #2]
 800bf94:	b2d2      	uxtb	r2, r2
 800bf96:	701a      	strb	r2, [r3, #0]
 800bf98:	887b      	ldrh	r3, [r7, #2]
 800bf9a:	0a1b      	lsrs	r3, r3, #8
 800bf9c:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800bf9e:	687b      	ldr	r3, [r7, #4]
 800bfa0:	1c5a      	adds	r2, r3, #1
 800bfa2:	607a      	str	r2, [r7, #4]
 800bfa4:	887a      	ldrh	r2, [r7, #2]
 800bfa6:	b2d2      	uxtb	r2, r2
 800bfa8:	701a      	strb	r2, [r3, #0]
}
 800bfaa:	bf00      	nop
 800bfac:	370c      	adds	r7, #12
 800bfae:	46bd      	mov	sp, r7
 800bfb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfb4:	4770      	bx	lr

0800bfb6 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800bfb6:	b480      	push	{r7}
 800bfb8:	b083      	sub	sp, #12
 800bfba:	af00      	add	r7, sp, #0
 800bfbc:	6078      	str	r0, [r7, #4]
 800bfbe:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800bfc0:	687b      	ldr	r3, [r7, #4]
 800bfc2:	1c5a      	adds	r2, r3, #1
 800bfc4:	607a      	str	r2, [r7, #4]
 800bfc6:	683a      	ldr	r2, [r7, #0]
 800bfc8:	b2d2      	uxtb	r2, r2
 800bfca:	701a      	strb	r2, [r3, #0]
 800bfcc:	683b      	ldr	r3, [r7, #0]
 800bfce:	0a1b      	lsrs	r3, r3, #8
 800bfd0:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800bfd2:	687b      	ldr	r3, [r7, #4]
 800bfd4:	1c5a      	adds	r2, r3, #1
 800bfd6:	607a      	str	r2, [r7, #4]
 800bfd8:	683a      	ldr	r2, [r7, #0]
 800bfda:	b2d2      	uxtb	r2, r2
 800bfdc:	701a      	strb	r2, [r3, #0]
 800bfde:	683b      	ldr	r3, [r7, #0]
 800bfe0:	0a1b      	lsrs	r3, r3, #8
 800bfe2:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800bfe4:	687b      	ldr	r3, [r7, #4]
 800bfe6:	1c5a      	adds	r2, r3, #1
 800bfe8:	607a      	str	r2, [r7, #4]
 800bfea:	683a      	ldr	r2, [r7, #0]
 800bfec:	b2d2      	uxtb	r2, r2
 800bfee:	701a      	strb	r2, [r3, #0]
 800bff0:	683b      	ldr	r3, [r7, #0]
 800bff2:	0a1b      	lsrs	r3, r3, #8
 800bff4:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800bff6:	687b      	ldr	r3, [r7, #4]
 800bff8:	1c5a      	adds	r2, r3, #1
 800bffa:	607a      	str	r2, [r7, #4]
 800bffc:	683a      	ldr	r2, [r7, #0]
 800bffe:	b2d2      	uxtb	r2, r2
 800c000:	701a      	strb	r2, [r3, #0]
}
 800c002:	bf00      	nop
 800c004:	370c      	adds	r7, #12
 800c006:	46bd      	mov	sp, r7
 800c008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c00c:	4770      	bx	lr

0800c00e <mem_set>:
	}
}

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800c00e:	b480      	push	{r7}
 800c010:	b087      	sub	sp, #28
 800c012:	af00      	add	r7, sp, #0
 800c014:	60f8      	str	r0, [r7, #12]
 800c016:	60b9      	str	r1, [r7, #8]
 800c018:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800c01a:	68fb      	ldr	r3, [r7, #12]
 800c01c:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800c01e:	697b      	ldr	r3, [r7, #20]
 800c020:	1c5a      	adds	r2, r3, #1
 800c022:	617a      	str	r2, [r7, #20]
 800c024:	68ba      	ldr	r2, [r7, #8]
 800c026:	b2d2      	uxtb	r2, r2
 800c028:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800c02a:	687b      	ldr	r3, [r7, #4]
 800c02c:	3b01      	subs	r3, #1
 800c02e:	607b      	str	r3, [r7, #4]
 800c030:	687b      	ldr	r3, [r7, #4]
 800c032:	2b00      	cmp	r3, #0
 800c034:	d1f3      	bne.n	800c01e <mem_set+0x10>
}
 800c036:	bf00      	nop
 800c038:	bf00      	nop
 800c03a:	371c      	adds	r7, #28
 800c03c:	46bd      	mov	sp, r7
 800c03e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c042:	4770      	bx	lr

0800c044 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800c044:	b480      	push	{r7}
 800c046:	b089      	sub	sp, #36	@ 0x24
 800c048:	af00      	add	r7, sp, #0
 800c04a:	60f8      	str	r0, [r7, #12]
 800c04c:	60b9      	str	r1, [r7, #8]
 800c04e:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800c050:	68fb      	ldr	r3, [r7, #12]
 800c052:	61fb      	str	r3, [r7, #28]
 800c054:	68bb      	ldr	r3, [r7, #8]
 800c056:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800c058:	2300      	movs	r3, #0
 800c05a:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800c05c:	69fb      	ldr	r3, [r7, #28]
 800c05e:	1c5a      	adds	r2, r3, #1
 800c060:	61fa      	str	r2, [r7, #28]
 800c062:	781b      	ldrb	r3, [r3, #0]
 800c064:	4619      	mov	r1, r3
 800c066:	69bb      	ldr	r3, [r7, #24]
 800c068:	1c5a      	adds	r2, r3, #1
 800c06a:	61ba      	str	r2, [r7, #24]
 800c06c:	781b      	ldrb	r3, [r3, #0]
 800c06e:	1acb      	subs	r3, r1, r3
 800c070:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800c072:	687b      	ldr	r3, [r7, #4]
 800c074:	3b01      	subs	r3, #1
 800c076:	607b      	str	r3, [r7, #4]
 800c078:	687b      	ldr	r3, [r7, #4]
 800c07a:	2b00      	cmp	r3, #0
 800c07c:	d002      	beq.n	800c084 <mem_cmp+0x40>
 800c07e:	697b      	ldr	r3, [r7, #20]
 800c080:	2b00      	cmp	r3, #0
 800c082:	d0eb      	beq.n	800c05c <mem_cmp+0x18>

	return r;
 800c084:	697b      	ldr	r3, [r7, #20]
}
 800c086:	4618      	mov	r0, r3
 800c088:	3724      	adds	r7, #36	@ 0x24
 800c08a:	46bd      	mov	sp, r7
 800c08c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c090:	4770      	bx	lr

0800c092 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800c092:	b480      	push	{r7}
 800c094:	b083      	sub	sp, #12
 800c096:	af00      	add	r7, sp, #0
 800c098:	6078      	str	r0, [r7, #4]
 800c09a:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800c09c:	e002      	b.n	800c0a4 <chk_chr+0x12>
 800c09e:	687b      	ldr	r3, [r7, #4]
 800c0a0:	3301      	adds	r3, #1
 800c0a2:	607b      	str	r3, [r7, #4]
 800c0a4:	687b      	ldr	r3, [r7, #4]
 800c0a6:	781b      	ldrb	r3, [r3, #0]
 800c0a8:	2b00      	cmp	r3, #0
 800c0aa:	d005      	beq.n	800c0b8 <chk_chr+0x26>
 800c0ac:	687b      	ldr	r3, [r7, #4]
 800c0ae:	781b      	ldrb	r3, [r3, #0]
 800c0b0:	461a      	mov	r2, r3
 800c0b2:	683b      	ldr	r3, [r7, #0]
 800c0b4:	4293      	cmp	r3, r2
 800c0b6:	d1f2      	bne.n	800c09e <chk_chr+0xc>
	return *str;
 800c0b8:	687b      	ldr	r3, [r7, #4]
 800c0ba:	781b      	ldrb	r3, [r3, #0]
}
 800c0bc:	4618      	mov	r0, r3
 800c0be:	370c      	adds	r7, #12
 800c0c0:	46bd      	mov	sp, r7
 800c0c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0c6:	4770      	bx	lr

0800c0c8 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800c0c8:	b480      	push	{r7}
 800c0ca:	b085      	sub	sp, #20
 800c0cc:	af00      	add	r7, sp, #0
 800c0ce:	6078      	str	r0, [r7, #4]
 800c0d0:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800c0d2:	2300      	movs	r3, #0
 800c0d4:	60fb      	str	r3, [r7, #12]
 800c0d6:	e01f      	b.n	800c118 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800c0d8:	4a41      	ldr	r2, [pc, #260]	@ (800c1e0 <inc_lock+0x118>)
 800c0da:	68fb      	ldr	r3, [r7, #12]
 800c0dc:	011b      	lsls	r3, r3, #4
 800c0de:	4413      	add	r3, r2
 800c0e0:	681a      	ldr	r2, [r3, #0]
 800c0e2:	687b      	ldr	r3, [r7, #4]
 800c0e4:	681b      	ldr	r3, [r3, #0]
 800c0e6:	429a      	cmp	r2, r3
 800c0e8:	d113      	bne.n	800c112 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800c0ea:	4a3d      	ldr	r2, [pc, #244]	@ (800c1e0 <inc_lock+0x118>)
 800c0ec:	68fb      	ldr	r3, [r7, #12]
 800c0ee:	011b      	lsls	r3, r3, #4
 800c0f0:	4413      	add	r3, r2
 800c0f2:	3304      	adds	r3, #4
 800c0f4:	681a      	ldr	r2, [r3, #0]
 800c0f6:	687b      	ldr	r3, [r7, #4]
 800c0f8:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800c0fa:	429a      	cmp	r2, r3
 800c0fc:	d109      	bne.n	800c112 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800c0fe:	4a38      	ldr	r2, [pc, #224]	@ (800c1e0 <inc_lock+0x118>)
 800c100:	68fb      	ldr	r3, [r7, #12]
 800c102:	011b      	lsls	r3, r3, #4
 800c104:	4413      	add	r3, r2
 800c106:	3308      	adds	r3, #8
 800c108:	681a      	ldr	r2, [r3, #0]
 800c10a:	687b      	ldr	r3, [r7, #4]
 800c10c:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800c10e:	429a      	cmp	r2, r3
 800c110:	d006      	beq.n	800c120 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800c112:	68fb      	ldr	r3, [r7, #12]
 800c114:	3301      	adds	r3, #1
 800c116:	60fb      	str	r3, [r7, #12]
 800c118:	68fb      	ldr	r3, [r7, #12]
 800c11a:	2b01      	cmp	r3, #1
 800c11c:	d9dc      	bls.n	800c0d8 <inc_lock+0x10>
 800c11e:	e000      	b.n	800c122 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800c120:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800c122:	68fb      	ldr	r3, [r7, #12]
 800c124:	2b02      	cmp	r3, #2
 800c126:	d132      	bne.n	800c18e <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800c128:	2300      	movs	r3, #0
 800c12a:	60fb      	str	r3, [r7, #12]
 800c12c:	e002      	b.n	800c134 <inc_lock+0x6c>
 800c12e:	68fb      	ldr	r3, [r7, #12]
 800c130:	3301      	adds	r3, #1
 800c132:	60fb      	str	r3, [r7, #12]
 800c134:	68fb      	ldr	r3, [r7, #12]
 800c136:	2b01      	cmp	r3, #1
 800c138:	d806      	bhi.n	800c148 <inc_lock+0x80>
 800c13a:	4a29      	ldr	r2, [pc, #164]	@ (800c1e0 <inc_lock+0x118>)
 800c13c:	68fb      	ldr	r3, [r7, #12]
 800c13e:	011b      	lsls	r3, r3, #4
 800c140:	4413      	add	r3, r2
 800c142:	681b      	ldr	r3, [r3, #0]
 800c144:	2b00      	cmp	r3, #0
 800c146:	d1f2      	bne.n	800c12e <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800c148:	68fb      	ldr	r3, [r7, #12]
 800c14a:	2b02      	cmp	r3, #2
 800c14c:	d101      	bne.n	800c152 <inc_lock+0x8a>
 800c14e:	2300      	movs	r3, #0
 800c150:	e040      	b.n	800c1d4 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800c152:	687b      	ldr	r3, [r7, #4]
 800c154:	681a      	ldr	r2, [r3, #0]
 800c156:	4922      	ldr	r1, [pc, #136]	@ (800c1e0 <inc_lock+0x118>)
 800c158:	68fb      	ldr	r3, [r7, #12]
 800c15a:	011b      	lsls	r3, r3, #4
 800c15c:	440b      	add	r3, r1
 800c15e:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800c160:	687b      	ldr	r3, [r7, #4]
 800c162:	689a      	ldr	r2, [r3, #8]
 800c164:	491e      	ldr	r1, [pc, #120]	@ (800c1e0 <inc_lock+0x118>)
 800c166:	68fb      	ldr	r3, [r7, #12]
 800c168:	011b      	lsls	r3, r3, #4
 800c16a:	440b      	add	r3, r1
 800c16c:	3304      	adds	r3, #4
 800c16e:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800c170:	687b      	ldr	r3, [r7, #4]
 800c172:	695a      	ldr	r2, [r3, #20]
 800c174:	491a      	ldr	r1, [pc, #104]	@ (800c1e0 <inc_lock+0x118>)
 800c176:	68fb      	ldr	r3, [r7, #12]
 800c178:	011b      	lsls	r3, r3, #4
 800c17a:	440b      	add	r3, r1
 800c17c:	3308      	adds	r3, #8
 800c17e:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800c180:	4a17      	ldr	r2, [pc, #92]	@ (800c1e0 <inc_lock+0x118>)
 800c182:	68fb      	ldr	r3, [r7, #12]
 800c184:	011b      	lsls	r3, r3, #4
 800c186:	4413      	add	r3, r2
 800c188:	330c      	adds	r3, #12
 800c18a:	2200      	movs	r2, #0
 800c18c:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800c18e:	683b      	ldr	r3, [r7, #0]
 800c190:	2b00      	cmp	r3, #0
 800c192:	d009      	beq.n	800c1a8 <inc_lock+0xe0>
 800c194:	4a12      	ldr	r2, [pc, #72]	@ (800c1e0 <inc_lock+0x118>)
 800c196:	68fb      	ldr	r3, [r7, #12]
 800c198:	011b      	lsls	r3, r3, #4
 800c19a:	4413      	add	r3, r2
 800c19c:	330c      	adds	r3, #12
 800c19e:	881b      	ldrh	r3, [r3, #0]
 800c1a0:	2b00      	cmp	r3, #0
 800c1a2:	d001      	beq.n	800c1a8 <inc_lock+0xe0>
 800c1a4:	2300      	movs	r3, #0
 800c1a6:	e015      	b.n	800c1d4 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800c1a8:	683b      	ldr	r3, [r7, #0]
 800c1aa:	2b00      	cmp	r3, #0
 800c1ac:	d108      	bne.n	800c1c0 <inc_lock+0xf8>
 800c1ae:	4a0c      	ldr	r2, [pc, #48]	@ (800c1e0 <inc_lock+0x118>)
 800c1b0:	68fb      	ldr	r3, [r7, #12]
 800c1b2:	011b      	lsls	r3, r3, #4
 800c1b4:	4413      	add	r3, r2
 800c1b6:	330c      	adds	r3, #12
 800c1b8:	881b      	ldrh	r3, [r3, #0]
 800c1ba:	3301      	adds	r3, #1
 800c1bc:	b29a      	uxth	r2, r3
 800c1be:	e001      	b.n	800c1c4 <inc_lock+0xfc>
 800c1c0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800c1c4:	4906      	ldr	r1, [pc, #24]	@ (800c1e0 <inc_lock+0x118>)
 800c1c6:	68fb      	ldr	r3, [r7, #12]
 800c1c8:	011b      	lsls	r3, r3, #4
 800c1ca:	440b      	add	r3, r1
 800c1cc:	330c      	adds	r3, #12
 800c1ce:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800c1d0:	68fb      	ldr	r3, [r7, #12]
 800c1d2:	3301      	adds	r3, #1
}
 800c1d4:	4618      	mov	r0, r3
 800c1d6:	3714      	adds	r7, #20
 800c1d8:	46bd      	mov	sp, r7
 800c1da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1de:	4770      	bx	lr
 800c1e0:	20013674 	.word	0x20013674

0800c1e4 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800c1e4:	b480      	push	{r7}
 800c1e6:	b085      	sub	sp, #20
 800c1e8:	af00      	add	r7, sp, #0
 800c1ea:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800c1ec:	687b      	ldr	r3, [r7, #4]
 800c1ee:	3b01      	subs	r3, #1
 800c1f0:	607b      	str	r3, [r7, #4]
 800c1f2:	687b      	ldr	r3, [r7, #4]
 800c1f4:	2b01      	cmp	r3, #1
 800c1f6:	d825      	bhi.n	800c244 <dec_lock+0x60>
		n = Files[i].ctr;
 800c1f8:	4a17      	ldr	r2, [pc, #92]	@ (800c258 <dec_lock+0x74>)
 800c1fa:	687b      	ldr	r3, [r7, #4]
 800c1fc:	011b      	lsls	r3, r3, #4
 800c1fe:	4413      	add	r3, r2
 800c200:	330c      	adds	r3, #12
 800c202:	881b      	ldrh	r3, [r3, #0]
 800c204:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800c206:	89fb      	ldrh	r3, [r7, #14]
 800c208:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c20c:	d101      	bne.n	800c212 <dec_lock+0x2e>
 800c20e:	2300      	movs	r3, #0
 800c210:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800c212:	89fb      	ldrh	r3, [r7, #14]
 800c214:	2b00      	cmp	r3, #0
 800c216:	d002      	beq.n	800c21e <dec_lock+0x3a>
 800c218:	89fb      	ldrh	r3, [r7, #14]
 800c21a:	3b01      	subs	r3, #1
 800c21c:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800c21e:	4a0e      	ldr	r2, [pc, #56]	@ (800c258 <dec_lock+0x74>)
 800c220:	687b      	ldr	r3, [r7, #4]
 800c222:	011b      	lsls	r3, r3, #4
 800c224:	4413      	add	r3, r2
 800c226:	330c      	adds	r3, #12
 800c228:	89fa      	ldrh	r2, [r7, #14]
 800c22a:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800c22c:	89fb      	ldrh	r3, [r7, #14]
 800c22e:	2b00      	cmp	r3, #0
 800c230:	d105      	bne.n	800c23e <dec_lock+0x5a>
 800c232:	4a09      	ldr	r2, [pc, #36]	@ (800c258 <dec_lock+0x74>)
 800c234:	687b      	ldr	r3, [r7, #4]
 800c236:	011b      	lsls	r3, r3, #4
 800c238:	4413      	add	r3, r2
 800c23a:	2200      	movs	r2, #0
 800c23c:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800c23e:	2300      	movs	r3, #0
 800c240:	737b      	strb	r3, [r7, #13]
 800c242:	e001      	b.n	800c248 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800c244:	2302      	movs	r3, #2
 800c246:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800c248:	7b7b      	ldrb	r3, [r7, #13]
}
 800c24a:	4618      	mov	r0, r3
 800c24c:	3714      	adds	r7, #20
 800c24e:	46bd      	mov	sp, r7
 800c250:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c254:	4770      	bx	lr
 800c256:	bf00      	nop
 800c258:	20013674 	.word	0x20013674

0800c25c <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800c25c:	b480      	push	{r7}
 800c25e:	b085      	sub	sp, #20
 800c260:	af00      	add	r7, sp, #0
 800c262:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800c264:	2300      	movs	r3, #0
 800c266:	60fb      	str	r3, [r7, #12]
 800c268:	e010      	b.n	800c28c <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800c26a:	4a0d      	ldr	r2, [pc, #52]	@ (800c2a0 <clear_lock+0x44>)
 800c26c:	68fb      	ldr	r3, [r7, #12]
 800c26e:	011b      	lsls	r3, r3, #4
 800c270:	4413      	add	r3, r2
 800c272:	681b      	ldr	r3, [r3, #0]
 800c274:	687a      	ldr	r2, [r7, #4]
 800c276:	429a      	cmp	r2, r3
 800c278:	d105      	bne.n	800c286 <clear_lock+0x2a>
 800c27a:	4a09      	ldr	r2, [pc, #36]	@ (800c2a0 <clear_lock+0x44>)
 800c27c:	68fb      	ldr	r3, [r7, #12]
 800c27e:	011b      	lsls	r3, r3, #4
 800c280:	4413      	add	r3, r2
 800c282:	2200      	movs	r2, #0
 800c284:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800c286:	68fb      	ldr	r3, [r7, #12]
 800c288:	3301      	adds	r3, #1
 800c28a:	60fb      	str	r3, [r7, #12]
 800c28c:	68fb      	ldr	r3, [r7, #12]
 800c28e:	2b01      	cmp	r3, #1
 800c290:	d9eb      	bls.n	800c26a <clear_lock+0xe>
	}
}
 800c292:	bf00      	nop
 800c294:	bf00      	nop
 800c296:	3714      	adds	r7, #20
 800c298:	46bd      	mov	sp, r7
 800c29a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c29e:	4770      	bx	lr
 800c2a0:	20013674 	.word	0x20013674

0800c2a4 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800c2a4:	b580      	push	{r7, lr}
 800c2a6:	b086      	sub	sp, #24
 800c2a8:	af00      	add	r7, sp, #0
 800c2aa:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800c2ac:	2300      	movs	r3, #0
 800c2ae:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800c2b0:	687b      	ldr	r3, [r7, #4]
 800c2b2:	78db      	ldrb	r3, [r3, #3]
 800c2b4:	2b00      	cmp	r3, #0
 800c2b6:	d034      	beq.n	800c322 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800c2b8:	687b      	ldr	r3, [r7, #4]
 800c2ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c2bc:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800c2be:	687b      	ldr	r3, [r7, #4]
 800c2c0:	7858      	ldrb	r0, [r3, #1]
 800c2c2:	687b      	ldr	r3, [r7, #4]
 800c2c4:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800c2c8:	2301      	movs	r3, #1
 800c2ca:	697a      	ldr	r2, [r7, #20]
 800c2cc:	f7ff fdfc 	bl	800bec8 <disk_write>
 800c2d0:	4603      	mov	r3, r0
 800c2d2:	2b00      	cmp	r3, #0
 800c2d4:	d002      	beq.n	800c2dc <sync_window+0x38>
			res = FR_DISK_ERR;
 800c2d6:	2301      	movs	r3, #1
 800c2d8:	73fb      	strb	r3, [r7, #15]
 800c2da:	e022      	b.n	800c322 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800c2dc:	687b      	ldr	r3, [r7, #4]
 800c2de:	2200      	movs	r2, #0
 800c2e0:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800c2e2:	687b      	ldr	r3, [r7, #4]
 800c2e4:	6a1b      	ldr	r3, [r3, #32]
 800c2e6:	697a      	ldr	r2, [r7, #20]
 800c2e8:	1ad2      	subs	r2, r2, r3
 800c2ea:	687b      	ldr	r3, [r7, #4]
 800c2ec:	699b      	ldr	r3, [r3, #24]
 800c2ee:	429a      	cmp	r2, r3
 800c2f0:	d217      	bcs.n	800c322 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800c2f2:	687b      	ldr	r3, [r7, #4]
 800c2f4:	789b      	ldrb	r3, [r3, #2]
 800c2f6:	613b      	str	r3, [r7, #16]
 800c2f8:	e010      	b.n	800c31c <sync_window+0x78>
					wsect += fs->fsize;
 800c2fa:	687b      	ldr	r3, [r7, #4]
 800c2fc:	699b      	ldr	r3, [r3, #24]
 800c2fe:	697a      	ldr	r2, [r7, #20]
 800c300:	4413      	add	r3, r2
 800c302:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800c304:	687b      	ldr	r3, [r7, #4]
 800c306:	7858      	ldrb	r0, [r3, #1]
 800c308:	687b      	ldr	r3, [r7, #4]
 800c30a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800c30e:	2301      	movs	r3, #1
 800c310:	697a      	ldr	r2, [r7, #20]
 800c312:	f7ff fdd9 	bl	800bec8 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800c316:	693b      	ldr	r3, [r7, #16]
 800c318:	3b01      	subs	r3, #1
 800c31a:	613b      	str	r3, [r7, #16]
 800c31c:	693b      	ldr	r3, [r7, #16]
 800c31e:	2b01      	cmp	r3, #1
 800c320:	d8eb      	bhi.n	800c2fa <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800c322:	7bfb      	ldrb	r3, [r7, #15]
}
 800c324:	4618      	mov	r0, r3
 800c326:	3718      	adds	r7, #24
 800c328:	46bd      	mov	sp, r7
 800c32a:	bd80      	pop	{r7, pc}

0800c32c <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800c32c:	b580      	push	{r7, lr}
 800c32e:	b084      	sub	sp, #16
 800c330:	af00      	add	r7, sp, #0
 800c332:	6078      	str	r0, [r7, #4]
 800c334:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800c336:	2300      	movs	r3, #0
 800c338:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800c33a:	687b      	ldr	r3, [r7, #4]
 800c33c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c33e:	683a      	ldr	r2, [r7, #0]
 800c340:	429a      	cmp	r2, r3
 800c342:	d01b      	beq.n	800c37c <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800c344:	6878      	ldr	r0, [r7, #4]
 800c346:	f7ff ffad 	bl	800c2a4 <sync_window>
 800c34a:	4603      	mov	r3, r0
 800c34c:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800c34e:	7bfb      	ldrb	r3, [r7, #15]
 800c350:	2b00      	cmp	r3, #0
 800c352:	d113      	bne.n	800c37c <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800c354:	687b      	ldr	r3, [r7, #4]
 800c356:	7858      	ldrb	r0, [r3, #1]
 800c358:	687b      	ldr	r3, [r7, #4]
 800c35a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800c35e:	2301      	movs	r3, #1
 800c360:	683a      	ldr	r2, [r7, #0]
 800c362:	f7ff fd91 	bl	800be88 <disk_read>
 800c366:	4603      	mov	r3, r0
 800c368:	2b00      	cmp	r3, #0
 800c36a:	d004      	beq.n	800c376 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800c36c:	f04f 33ff 	mov.w	r3, #4294967295
 800c370:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800c372:	2301      	movs	r3, #1
 800c374:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800c376:	687b      	ldr	r3, [r7, #4]
 800c378:	683a      	ldr	r2, [r7, #0]
 800c37a:	62da      	str	r2, [r3, #44]	@ 0x2c
		}
	}
	return res;
 800c37c:	7bfb      	ldrb	r3, [r7, #15]
}
 800c37e:	4618      	mov	r0, r3
 800c380:	3710      	adds	r7, #16
 800c382:	46bd      	mov	sp, r7
 800c384:	bd80      	pop	{r7, pc}

0800c386 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800c386:	b480      	push	{r7}
 800c388:	b083      	sub	sp, #12
 800c38a:	af00      	add	r7, sp, #0
 800c38c:	6078      	str	r0, [r7, #4]
 800c38e:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800c390:	683b      	ldr	r3, [r7, #0]
 800c392:	3b02      	subs	r3, #2
 800c394:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800c396:	687b      	ldr	r3, [r7, #4]
 800c398:	695b      	ldr	r3, [r3, #20]
 800c39a:	3b02      	subs	r3, #2
 800c39c:	683a      	ldr	r2, [r7, #0]
 800c39e:	429a      	cmp	r2, r3
 800c3a0:	d301      	bcc.n	800c3a6 <clust2sect+0x20>
 800c3a2:	2300      	movs	r3, #0
 800c3a4:	e008      	b.n	800c3b8 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800c3a6:	687b      	ldr	r3, [r7, #4]
 800c3a8:	895b      	ldrh	r3, [r3, #10]
 800c3aa:	461a      	mov	r2, r3
 800c3ac:	683b      	ldr	r3, [r7, #0]
 800c3ae:	fb03 f202 	mul.w	r2, r3, r2
 800c3b2:	687b      	ldr	r3, [r7, #4]
 800c3b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c3b6:	4413      	add	r3, r2
}
 800c3b8:	4618      	mov	r0, r3
 800c3ba:	370c      	adds	r7, #12
 800c3bc:	46bd      	mov	sp, r7
 800c3be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3c2:	4770      	bx	lr

0800c3c4 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800c3c4:	b580      	push	{r7, lr}
 800c3c6:	b086      	sub	sp, #24
 800c3c8:	af00      	add	r7, sp, #0
 800c3ca:	6078      	str	r0, [r7, #4]
 800c3cc:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800c3ce:	687b      	ldr	r3, [r7, #4]
 800c3d0:	681b      	ldr	r3, [r3, #0]
 800c3d2:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800c3d4:	683b      	ldr	r3, [r7, #0]
 800c3d6:	2b01      	cmp	r3, #1
 800c3d8:	d904      	bls.n	800c3e4 <get_fat+0x20>
 800c3da:	693b      	ldr	r3, [r7, #16]
 800c3dc:	695b      	ldr	r3, [r3, #20]
 800c3de:	683a      	ldr	r2, [r7, #0]
 800c3e0:	429a      	cmp	r2, r3
 800c3e2:	d302      	bcc.n	800c3ea <get_fat+0x26>
		val = 1;	/* Internal error */
 800c3e4:	2301      	movs	r3, #1
 800c3e6:	617b      	str	r3, [r7, #20]
 800c3e8:	e08e      	b.n	800c508 <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800c3ea:	f04f 33ff 	mov.w	r3, #4294967295
 800c3ee:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800c3f0:	693b      	ldr	r3, [r7, #16]
 800c3f2:	781b      	ldrb	r3, [r3, #0]
 800c3f4:	2b03      	cmp	r3, #3
 800c3f6:	d061      	beq.n	800c4bc <get_fat+0xf8>
 800c3f8:	2b03      	cmp	r3, #3
 800c3fa:	dc7b      	bgt.n	800c4f4 <get_fat+0x130>
 800c3fc:	2b01      	cmp	r3, #1
 800c3fe:	d002      	beq.n	800c406 <get_fat+0x42>
 800c400:	2b02      	cmp	r3, #2
 800c402:	d041      	beq.n	800c488 <get_fat+0xc4>
 800c404:	e076      	b.n	800c4f4 <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800c406:	683b      	ldr	r3, [r7, #0]
 800c408:	60fb      	str	r3, [r7, #12]
 800c40a:	68fb      	ldr	r3, [r7, #12]
 800c40c:	085b      	lsrs	r3, r3, #1
 800c40e:	68fa      	ldr	r2, [r7, #12]
 800c410:	4413      	add	r3, r2
 800c412:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c414:	693b      	ldr	r3, [r7, #16]
 800c416:	6a1a      	ldr	r2, [r3, #32]
 800c418:	68fb      	ldr	r3, [r7, #12]
 800c41a:	0a5b      	lsrs	r3, r3, #9
 800c41c:	4413      	add	r3, r2
 800c41e:	4619      	mov	r1, r3
 800c420:	6938      	ldr	r0, [r7, #16]
 800c422:	f7ff ff83 	bl	800c32c <move_window>
 800c426:	4603      	mov	r3, r0
 800c428:	2b00      	cmp	r3, #0
 800c42a:	d166      	bne.n	800c4fa <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 800c42c:	68fb      	ldr	r3, [r7, #12]
 800c42e:	1c5a      	adds	r2, r3, #1
 800c430:	60fa      	str	r2, [r7, #12]
 800c432:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c436:	693a      	ldr	r2, [r7, #16]
 800c438:	4413      	add	r3, r2
 800c43a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800c43e:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c440:	693b      	ldr	r3, [r7, #16]
 800c442:	6a1a      	ldr	r2, [r3, #32]
 800c444:	68fb      	ldr	r3, [r7, #12]
 800c446:	0a5b      	lsrs	r3, r3, #9
 800c448:	4413      	add	r3, r2
 800c44a:	4619      	mov	r1, r3
 800c44c:	6938      	ldr	r0, [r7, #16]
 800c44e:	f7ff ff6d 	bl	800c32c <move_window>
 800c452:	4603      	mov	r3, r0
 800c454:	2b00      	cmp	r3, #0
 800c456:	d152      	bne.n	800c4fe <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 800c458:	68fb      	ldr	r3, [r7, #12]
 800c45a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c45e:	693a      	ldr	r2, [r7, #16]
 800c460:	4413      	add	r3, r2
 800c462:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800c466:	021b      	lsls	r3, r3, #8
 800c468:	68ba      	ldr	r2, [r7, #8]
 800c46a:	4313      	orrs	r3, r2
 800c46c:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800c46e:	683b      	ldr	r3, [r7, #0]
 800c470:	f003 0301 	and.w	r3, r3, #1
 800c474:	2b00      	cmp	r3, #0
 800c476:	d002      	beq.n	800c47e <get_fat+0xba>
 800c478:	68bb      	ldr	r3, [r7, #8]
 800c47a:	091b      	lsrs	r3, r3, #4
 800c47c:	e002      	b.n	800c484 <get_fat+0xc0>
 800c47e:	68bb      	ldr	r3, [r7, #8]
 800c480:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c484:	617b      	str	r3, [r7, #20]
			break;
 800c486:	e03f      	b.n	800c508 <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800c488:	693b      	ldr	r3, [r7, #16]
 800c48a:	6a1a      	ldr	r2, [r3, #32]
 800c48c:	683b      	ldr	r3, [r7, #0]
 800c48e:	0a1b      	lsrs	r3, r3, #8
 800c490:	4413      	add	r3, r2
 800c492:	4619      	mov	r1, r3
 800c494:	6938      	ldr	r0, [r7, #16]
 800c496:	f7ff ff49 	bl	800c32c <move_window>
 800c49a:	4603      	mov	r3, r0
 800c49c:	2b00      	cmp	r3, #0
 800c49e:	d130      	bne.n	800c502 <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800c4a0:	693b      	ldr	r3, [r7, #16]
 800c4a2:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800c4a6:	683b      	ldr	r3, [r7, #0]
 800c4a8:	005b      	lsls	r3, r3, #1
 800c4aa:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800c4ae:	4413      	add	r3, r2
 800c4b0:	4618      	mov	r0, r3
 800c4b2:	f7ff fd29 	bl	800bf08 <ld_word>
 800c4b6:	4603      	mov	r3, r0
 800c4b8:	617b      	str	r3, [r7, #20]
			break;
 800c4ba:	e025      	b.n	800c508 <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800c4bc:	693b      	ldr	r3, [r7, #16]
 800c4be:	6a1a      	ldr	r2, [r3, #32]
 800c4c0:	683b      	ldr	r3, [r7, #0]
 800c4c2:	09db      	lsrs	r3, r3, #7
 800c4c4:	4413      	add	r3, r2
 800c4c6:	4619      	mov	r1, r3
 800c4c8:	6938      	ldr	r0, [r7, #16]
 800c4ca:	f7ff ff2f 	bl	800c32c <move_window>
 800c4ce:	4603      	mov	r3, r0
 800c4d0:	2b00      	cmp	r3, #0
 800c4d2:	d118      	bne.n	800c506 <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800c4d4:	693b      	ldr	r3, [r7, #16]
 800c4d6:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800c4da:	683b      	ldr	r3, [r7, #0]
 800c4dc:	009b      	lsls	r3, r3, #2
 800c4de:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800c4e2:	4413      	add	r3, r2
 800c4e4:	4618      	mov	r0, r3
 800c4e6:	f7ff fd28 	bl	800bf3a <ld_dword>
 800c4ea:	4603      	mov	r3, r0
 800c4ec:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800c4f0:	617b      	str	r3, [r7, #20]
			break;
 800c4f2:	e009      	b.n	800c508 <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800c4f4:	2301      	movs	r3, #1
 800c4f6:	617b      	str	r3, [r7, #20]
 800c4f8:	e006      	b.n	800c508 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c4fa:	bf00      	nop
 800c4fc:	e004      	b.n	800c508 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c4fe:	bf00      	nop
 800c500:	e002      	b.n	800c508 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800c502:	bf00      	nop
 800c504:	e000      	b.n	800c508 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800c506:	bf00      	nop
		}
	}

	return val;
 800c508:	697b      	ldr	r3, [r7, #20]
}
 800c50a:	4618      	mov	r0, r3
 800c50c:	3718      	adds	r7, #24
 800c50e:	46bd      	mov	sp, r7
 800c510:	bd80      	pop	{r7, pc}

0800c512 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800c512:	b590      	push	{r4, r7, lr}
 800c514:	b089      	sub	sp, #36	@ 0x24
 800c516:	af00      	add	r7, sp, #0
 800c518:	60f8      	str	r0, [r7, #12]
 800c51a:	60b9      	str	r1, [r7, #8]
 800c51c:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800c51e:	2302      	movs	r3, #2
 800c520:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800c522:	68bb      	ldr	r3, [r7, #8]
 800c524:	2b01      	cmp	r3, #1
 800c526:	f240 80d9 	bls.w	800c6dc <put_fat+0x1ca>
 800c52a:	68fb      	ldr	r3, [r7, #12]
 800c52c:	695b      	ldr	r3, [r3, #20]
 800c52e:	68ba      	ldr	r2, [r7, #8]
 800c530:	429a      	cmp	r2, r3
 800c532:	f080 80d3 	bcs.w	800c6dc <put_fat+0x1ca>
		switch (fs->fs_type) {
 800c536:	68fb      	ldr	r3, [r7, #12]
 800c538:	781b      	ldrb	r3, [r3, #0]
 800c53a:	2b03      	cmp	r3, #3
 800c53c:	f000 8096 	beq.w	800c66c <put_fat+0x15a>
 800c540:	2b03      	cmp	r3, #3
 800c542:	f300 80cb 	bgt.w	800c6dc <put_fat+0x1ca>
 800c546:	2b01      	cmp	r3, #1
 800c548:	d002      	beq.n	800c550 <put_fat+0x3e>
 800c54a:	2b02      	cmp	r3, #2
 800c54c:	d06e      	beq.n	800c62c <put_fat+0x11a>
 800c54e:	e0c5      	b.n	800c6dc <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800c550:	68bb      	ldr	r3, [r7, #8]
 800c552:	61bb      	str	r3, [r7, #24]
 800c554:	69bb      	ldr	r3, [r7, #24]
 800c556:	085b      	lsrs	r3, r3, #1
 800c558:	69ba      	ldr	r2, [r7, #24]
 800c55a:	4413      	add	r3, r2
 800c55c:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800c55e:	68fb      	ldr	r3, [r7, #12]
 800c560:	6a1a      	ldr	r2, [r3, #32]
 800c562:	69bb      	ldr	r3, [r7, #24]
 800c564:	0a5b      	lsrs	r3, r3, #9
 800c566:	4413      	add	r3, r2
 800c568:	4619      	mov	r1, r3
 800c56a:	68f8      	ldr	r0, [r7, #12]
 800c56c:	f7ff fede 	bl	800c32c <move_window>
 800c570:	4603      	mov	r3, r0
 800c572:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c574:	7ffb      	ldrb	r3, [r7, #31]
 800c576:	2b00      	cmp	r3, #0
 800c578:	f040 80a9 	bne.w	800c6ce <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 800c57c:	68fb      	ldr	r3, [r7, #12]
 800c57e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800c582:	69bb      	ldr	r3, [r7, #24]
 800c584:	1c59      	adds	r1, r3, #1
 800c586:	61b9      	str	r1, [r7, #24]
 800c588:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c58c:	4413      	add	r3, r2
 800c58e:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800c590:	68bb      	ldr	r3, [r7, #8]
 800c592:	f003 0301 	and.w	r3, r3, #1
 800c596:	2b00      	cmp	r3, #0
 800c598:	d00d      	beq.n	800c5b6 <put_fat+0xa4>
 800c59a:	697b      	ldr	r3, [r7, #20]
 800c59c:	781b      	ldrb	r3, [r3, #0]
 800c59e:	b25b      	sxtb	r3, r3
 800c5a0:	f003 030f 	and.w	r3, r3, #15
 800c5a4:	b25a      	sxtb	r2, r3
 800c5a6:	687b      	ldr	r3, [r7, #4]
 800c5a8:	b25b      	sxtb	r3, r3
 800c5aa:	011b      	lsls	r3, r3, #4
 800c5ac:	b25b      	sxtb	r3, r3
 800c5ae:	4313      	orrs	r3, r2
 800c5b0:	b25b      	sxtb	r3, r3
 800c5b2:	b2db      	uxtb	r3, r3
 800c5b4:	e001      	b.n	800c5ba <put_fat+0xa8>
 800c5b6:	687b      	ldr	r3, [r7, #4]
 800c5b8:	b2db      	uxtb	r3, r3
 800c5ba:	697a      	ldr	r2, [r7, #20]
 800c5bc:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800c5be:	68fb      	ldr	r3, [r7, #12]
 800c5c0:	2201      	movs	r2, #1
 800c5c2:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800c5c4:	68fb      	ldr	r3, [r7, #12]
 800c5c6:	6a1a      	ldr	r2, [r3, #32]
 800c5c8:	69bb      	ldr	r3, [r7, #24]
 800c5ca:	0a5b      	lsrs	r3, r3, #9
 800c5cc:	4413      	add	r3, r2
 800c5ce:	4619      	mov	r1, r3
 800c5d0:	68f8      	ldr	r0, [r7, #12]
 800c5d2:	f7ff feab 	bl	800c32c <move_window>
 800c5d6:	4603      	mov	r3, r0
 800c5d8:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c5da:	7ffb      	ldrb	r3, [r7, #31]
 800c5dc:	2b00      	cmp	r3, #0
 800c5de:	d178      	bne.n	800c6d2 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 800c5e0:	68fb      	ldr	r3, [r7, #12]
 800c5e2:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800c5e6:	69bb      	ldr	r3, [r7, #24]
 800c5e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c5ec:	4413      	add	r3, r2
 800c5ee:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800c5f0:	68bb      	ldr	r3, [r7, #8]
 800c5f2:	f003 0301 	and.w	r3, r3, #1
 800c5f6:	2b00      	cmp	r3, #0
 800c5f8:	d003      	beq.n	800c602 <put_fat+0xf0>
 800c5fa:	687b      	ldr	r3, [r7, #4]
 800c5fc:	091b      	lsrs	r3, r3, #4
 800c5fe:	b2db      	uxtb	r3, r3
 800c600:	e00e      	b.n	800c620 <put_fat+0x10e>
 800c602:	697b      	ldr	r3, [r7, #20]
 800c604:	781b      	ldrb	r3, [r3, #0]
 800c606:	b25b      	sxtb	r3, r3
 800c608:	f023 030f 	bic.w	r3, r3, #15
 800c60c:	b25a      	sxtb	r2, r3
 800c60e:	687b      	ldr	r3, [r7, #4]
 800c610:	0a1b      	lsrs	r3, r3, #8
 800c612:	b25b      	sxtb	r3, r3
 800c614:	f003 030f 	and.w	r3, r3, #15
 800c618:	b25b      	sxtb	r3, r3
 800c61a:	4313      	orrs	r3, r2
 800c61c:	b25b      	sxtb	r3, r3
 800c61e:	b2db      	uxtb	r3, r3
 800c620:	697a      	ldr	r2, [r7, #20]
 800c622:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800c624:	68fb      	ldr	r3, [r7, #12]
 800c626:	2201      	movs	r2, #1
 800c628:	70da      	strb	r2, [r3, #3]
			break;
 800c62a:	e057      	b.n	800c6dc <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800c62c:	68fb      	ldr	r3, [r7, #12]
 800c62e:	6a1a      	ldr	r2, [r3, #32]
 800c630:	68bb      	ldr	r3, [r7, #8]
 800c632:	0a1b      	lsrs	r3, r3, #8
 800c634:	4413      	add	r3, r2
 800c636:	4619      	mov	r1, r3
 800c638:	68f8      	ldr	r0, [r7, #12]
 800c63a:	f7ff fe77 	bl	800c32c <move_window>
 800c63e:	4603      	mov	r3, r0
 800c640:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c642:	7ffb      	ldrb	r3, [r7, #31]
 800c644:	2b00      	cmp	r3, #0
 800c646:	d146      	bne.n	800c6d6 <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800c648:	68fb      	ldr	r3, [r7, #12]
 800c64a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800c64e:	68bb      	ldr	r3, [r7, #8]
 800c650:	005b      	lsls	r3, r3, #1
 800c652:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800c656:	4413      	add	r3, r2
 800c658:	687a      	ldr	r2, [r7, #4]
 800c65a:	b292      	uxth	r2, r2
 800c65c:	4611      	mov	r1, r2
 800c65e:	4618      	mov	r0, r3
 800c660:	f7ff fc8e 	bl	800bf80 <st_word>
			fs->wflag = 1;
 800c664:	68fb      	ldr	r3, [r7, #12]
 800c666:	2201      	movs	r2, #1
 800c668:	70da      	strb	r2, [r3, #3]
			break;
 800c66a:	e037      	b.n	800c6dc <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800c66c:	68fb      	ldr	r3, [r7, #12]
 800c66e:	6a1a      	ldr	r2, [r3, #32]
 800c670:	68bb      	ldr	r3, [r7, #8]
 800c672:	09db      	lsrs	r3, r3, #7
 800c674:	4413      	add	r3, r2
 800c676:	4619      	mov	r1, r3
 800c678:	68f8      	ldr	r0, [r7, #12]
 800c67a:	f7ff fe57 	bl	800c32c <move_window>
 800c67e:	4603      	mov	r3, r0
 800c680:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c682:	7ffb      	ldrb	r3, [r7, #31]
 800c684:	2b00      	cmp	r3, #0
 800c686:	d128      	bne.n	800c6da <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800c688:	687b      	ldr	r3, [r7, #4]
 800c68a:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 800c68e:	68fb      	ldr	r3, [r7, #12]
 800c690:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800c694:	68bb      	ldr	r3, [r7, #8]
 800c696:	009b      	lsls	r3, r3, #2
 800c698:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800c69c:	4413      	add	r3, r2
 800c69e:	4618      	mov	r0, r3
 800c6a0:	f7ff fc4b 	bl	800bf3a <ld_dword>
 800c6a4:	4603      	mov	r3, r0
 800c6a6:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800c6aa:	4323      	orrs	r3, r4
 800c6ac:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800c6ae:	68fb      	ldr	r3, [r7, #12]
 800c6b0:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800c6b4:	68bb      	ldr	r3, [r7, #8]
 800c6b6:	009b      	lsls	r3, r3, #2
 800c6b8:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800c6bc:	4413      	add	r3, r2
 800c6be:	6879      	ldr	r1, [r7, #4]
 800c6c0:	4618      	mov	r0, r3
 800c6c2:	f7ff fc78 	bl	800bfb6 <st_dword>
			fs->wflag = 1;
 800c6c6:	68fb      	ldr	r3, [r7, #12]
 800c6c8:	2201      	movs	r2, #1
 800c6ca:	70da      	strb	r2, [r3, #3]
			break;
 800c6cc:	e006      	b.n	800c6dc <put_fat+0x1ca>
			if (res != FR_OK) break;
 800c6ce:	bf00      	nop
 800c6d0:	e004      	b.n	800c6dc <put_fat+0x1ca>
			if (res != FR_OK) break;
 800c6d2:	bf00      	nop
 800c6d4:	e002      	b.n	800c6dc <put_fat+0x1ca>
			if (res != FR_OK) break;
 800c6d6:	bf00      	nop
 800c6d8:	e000      	b.n	800c6dc <put_fat+0x1ca>
			if (res != FR_OK) break;
 800c6da:	bf00      	nop
		}
	}
	return res;
 800c6dc:	7ffb      	ldrb	r3, [r7, #31]
}
 800c6de:	4618      	mov	r0, r3
 800c6e0:	3724      	adds	r7, #36	@ 0x24
 800c6e2:	46bd      	mov	sp, r7
 800c6e4:	bd90      	pop	{r4, r7, pc}

0800c6e6 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800c6e6:	b580      	push	{r7, lr}
 800c6e8:	b088      	sub	sp, #32
 800c6ea:	af00      	add	r7, sp, #0
 800c6ec:	6078      	str	r0, [r7, #4]
 800c6ee:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800c6f0:	687b      	ldr	r3, [r7, #4]
 800c6f2:	681b      	ldr	r3, [r3, #0]
 800c6f4:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800c6f6:	683b      	ldr	r3, [r7, #0]
 800c6f8:	2b00      	cmp	r3, #0
 800c6fa:	d10d      	bne.n	800c718 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800c6fc:	693b      	ldr	r3, [r7, #16]
 800c6fe:	68db      	ldr	r3, [r3, #12]
 800c700:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800c702:	69bb      	ldr	r3, [r7, #24]
 800c704:	2b00      	cmp	r3, #0
 800c706:	d004      	beq.n	800c712 <create_chain+0x2c>
 800c708:	693b      	ldr	r3, [r7, #16]
 800c70a:	695b      	ldr	r3, [r3, #20]
 800c70c:	69ba      	ldr	r2, [r7, #24]
 800c70e:	429a      	cmp	r2, r3
 800c710:	d31b      	bcc.n	800c74a <create_chain+0x64>
 800c712:	2301      	movs	r3, #1
 800c714:	61bb      	str	r3, [r7, #24]
 800c716:	e018      	b.n	800c74a <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800c718:	6839      	ldr	r1, [r7, #0]
 800c71a:	6878      	ldr	r0, [r7, #4]
 800c71c:	f7ff fe52 	bl	800c3c4 <get_fat>
 800c720:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800c722:	68fb      	ldr	r3, [r7, #12]
 800c724:	2b01      	cmp	r3, #1
 800c726:	d801      	bhi.n	800c72c <create_chain+0x46>
 800c728:	2301      	movs	r3, #1
 800c72a:	e070      	b.n	800c80e <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800c72c:	68fb      	ldr	r3, [r7, #12]
 800c72e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c732:	d101      	bne.n	800c738 <create_chain+0x52>
 800c734:	68fb      	ldr	r3, [r7, #12]
 800c736:	e06a      	b.n	800c80e <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800c738:	693b      	ldr	r3, [r7, #16]
 800c73a:	695b      	ldr	r3, [r3, #20]
 800c73c:	68fa      	ldr	r2, [r7, #12]
 800c73e:	429a      	cmp	r2, r3
 800c740:	d201      	bcs.n	800c746 <create_chain+0x60>
 800c742:	68fb      	ldr	r3, [r7, #12]
 800c744:	e063      	b.n	800c80e <create_chain+0x128>
		scl = clst;
 800c746:	683b      	ldr	r3, [r7, #0]
 800c748:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800c74a:	69bb      	ldr	r3, [r7, #24]
 800c74c:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800c74e:	69fb      	ldr	r3, [r7, #28]
 800c750:	3301      	adds	r3, #1
 800c752:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800c754:	693b      	ldr	r3, [r7, #16]
 800c756:	695b      	ldr	r3, [r3, #20]
 800c758:	69fa      	ldr	r2, [r7, #28]
 800c75a:	429a      	cmp	r2, r3
 800c75c:	d307      	bcc.n	800c76e <create_chain+0x88>
				ncl = 2;
 800c75e:	2302      	movs	r3, #2
 800c760:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800c762:	69fa      	ldr	r2, [r7, #28]
 800c764:	69bb      	ldr	r3, [r7, #24]
 800c766:	429a      	cmp	r2, r3
 800c768:	d901      	bls.n	800c76e <create_chain+0x88>
 800c76a:	2300      	movs	r3, #0
 800c76c:	e04f      	b.n	800c80e <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800c76e:	69f9      	ldr	r1, [r7, #28]
 800c770:	6878      	ldr	r0, [r7, #4]
 800c772:	f7ff fe27 	bl	800c3c4 <get_fat>
 800c776:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800c778:	68fb      	ldr	r3, [r7, #12]
 800c77a:	2b00      	cmp	r3, #0
 800c77c:	d00e      	beq.n	800c79c <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800c77e:	68fb      	ldr	r3, [r7, #12]
 800c780:	2b01      	cmp	r3, #1
 800c782:	d003      	beq.n	800c78c <create_chain+0xa6>
 800c784:	68fb      	ldr	r3, [r7, #12]
 800c786:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c78a:	d101      	bne.n	800c790 <create_chain+0xaa>
 800c78c:	68fb      	ldr	r3, [r7, #12]
 800c78e:	e03e      	b.n	800c80e <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800c790:	69fa      	ldr	r2, [r7, #28]
 800c792:	69bb      	ldr	r3, [r7, #24]
 800c794:	429a      	cmp	r2, r3
 800c796:	d1da      	bne.n	800c74e <create_chain+0x68>
 800c798:	2300      	movs	r3, #0
 800c79a:	e038      	b.n	800c80e <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800c79c:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800c79e:	f04f 32ff 	mov.w	r2, #4294967295
 800c7a2:	69f9      	ldr	r1, [r7, #28]
 800c7a4:	6938      	ldr	r0, [r7, #16]
 800c7a6:	f7ff feb4 	bl	800c512 <put_fat>
 800c7aa:	4603      	mov	r3, r0
 800c7ac:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800c7ae:	7dfb      	ldrb	r3, [r7, #23]
 800c7b0:	2b00      	cmp	r3, #0
 800c7b2:	d109      	bne.n	800c7c8 <create_chain+0xe2>
 800c7b4:	683b      	ldr	r3, [r7, #0]
 800c7b6:	2b00      	cmp	r3, #0
 800c7b8:	d006      	beq.n	800c7c8 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800c7ba:	69fa      	ldr	r2, [r7, #28]
 800c7bc:	6839      	ldr	r1, [r7, #0]
 800c7be:	6938      	ldr	r0, [r7, #16]
 800c7c0:	f7ff fea7 	bl	800c512 <put_fat>
 800c7c4:	4603      	mov	r3, r0
 800c7c6:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800c7c8:	7dfb      	ldrb	r3, [r7, #23]
 800c7ca:	2b00      	cmp	r3, #0
 800c7cc:	d116      	bne.n	800c7fc <create_chain+0x116>
		fs->last_clst = ncl;
 800c7ce:	693b      	ldr	r3, [r7, #16]
 800c7d0:	69fa      	ldr	r2, [r7, #28]
 800c7d2:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800c7d4:	693b      	ldr	r3, [r7, #16]
 800c7d6:	691a      	ldr	r2, [r3, #16]
 800c7d8:	693b      	ldr	r3, [r7, #16]
 800c7da:	695b      	ldr	r3, [r3, #20]
 800c7dc:	3b02      	subs	r3, #2
 800c7de:	429a      	cmp	r2, r3
 800c7e0:	d804      	bhi.n	800c7ec <create_chain+0x106>
 800c7e2:	693b      	ldr	r3, [r7, #16]
 800c7e4:	691b      	ldr	r3, [r3, #16]
 800c7e6:	1e5a      	subs	r2, r3, #1
 800c7e8:	693b      	ldr	r3, [r7, #16]
 800c7ea:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 800c7ec:	693b      	ldr	r3, [r7, #16]
 800c7ee:	791b      	ldrb	r3, [r3, #4]
 800c7f0:	f043 0301 	orr.w	r3, r3, #1
 800c7f4:	b2da      	uxtb	r2, r3
 800c7f6:	693b      	ldr	r3, [r7, #16]
 800c7f8:	711a      	strb	r2, [r3, #4]
 800c7fa:	e007      	b.n	800c80c <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800c7fc:	7dfb      	ldrb	r3, [r7, #23]
 800c7fe:	2b01      	cmp	r3, #1
 800c800:	d102      	bne.n	800c808 <create_chain+0x122>
 800c802:	f04f 33ff 	mov.w	r3, #4294967295
 800c806:	e000      	b.n	800c80a <create_chain+0x124>
 800c808:	2301      	movs	r3, #1
 800c80a:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800c80c:	69fb      	ldr	r3, [r7, #28]
}
 800c80e:	4618      	mov	r0, r3
 800c810:	3720      	adds	r7, #32
 800c812:	46bd      	mov	sp, r7
 800c814:	bd80      	pop	{r7, pc}

0800c816 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800c816:	b580      	push	{r7, lr}
 800c818:	b086      	sub	sp, #24
 800c81a:	af00      	add	r7, sp, #0
 800c81c:	6078      	str	r0, [r7, #4]
 800c81e:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800c820:	687b      	ldr	r3, [r7, #4]
 800c822:	681b      	ldr	r3, [r3, #0]
 800c824:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800c826:	683b      	ldr	r3, [r7, #0]
 800c828:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c82c:	d204      	bcs.n	800c838 <dir_sdi+0x22>
 800c82e:	683b      	ldr	r3, [r7, #0]
 800c830:	f003 031f 	and.w	r3, r3, #31
 800c834:	2b00      	cmp	r3, #0
 800c836:	d001      	beq.n	800c83c <dir_sdi+0x26>
		return FR_INT_ERR;
 800c838:	2302      	movs	r3, #2
 800c83a:	e063      	b.n	800c904 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 800c83c:	687b      	ldr	r3, [r7, #4]
 800c83e:	683a      	ldr	r2, [r7, #0]
 800c840:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800c842:	687b      	ldr	r3, [r7, #4]
 800c844:	689b      	ldr	r3, [r3, #8]
 800c846:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800c848:	697b      	ldr	r3, [r7, #20]
 800c84a:	2b00      	cmp	r3, #0
 800c84c:	d106      	bne.n	800c85c <dir_sdi+0x46>
 800c84e:	693b      	ldr	r3, [r7, #16]
 800c850:	781b      	ldrb	r3, [r3, #0]
 800c852:	2b02      	cmp	r3, #2
 800c854:	d902      	bls.n	800c85c <dir_sdi+0x46>
		clst = fs->dirbase;
 800c856:	693b      	ldr	r3, [r7, #16]
 800c858:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c85a:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800c85c:	697b      	ldr	r3, [r7, #20]
 800c85e:	2b00      	cmp	r3, #0
 800c860:	d10c      	bne.n	800c87c <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800c862:	683b      	ldr	r3, [r7, #0]
 800c864:	095b      	lsrs	r3, r3, #5
 800c866:	693a      	ldr	r2, [r7, #16]
 800c868:	8912      	ldrh	r2, [r2, #8]
 800c86a:	4293      	cmp	r3, r2
 800c86c:	d301      	bcc.n	800c872 <dir_sdi+0x5c>
 800c86e:	2302      	movs	r3, #2
 800c870:	e048      	b.n	800c904 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 800c872:	693b      	ldr	r3, [r7, #16]
 800c874:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c876:	687b      	ldr	r3, [r7, #4]
 800c878:	61da      	str	r2, [r3, #28]
 800c87a:	e029      	b.n	800c8d0 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800c87c:	693b      	ldr	r3, [r7, #16]
 800c87e:	895b      	ldrh	r3, [r3, #10]
 800c880:	025b      	lsls	r3, r3, #9
 800c882:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800c884:	e019      	b.n	800c8ba <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800c886:	687b      	ldr	r3, [r7, #4]
 800c888:	6979      	ldr	r1, [r7, #20]
 800c88a:	4618      	mov	r0, r3
 800c88c:	f7ff fd9a 	bl	800c3c4 <get_fat>
 800c890:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800c892:	697b      	ldr	r3, [r7, #20]
 800c894:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c898:	d101      	bne.n	800c89e <dir_sdi+0x88>
 800c89a:	2301      	movs	r3, #1
 800c89c:	e032      	b.n	800c904 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800c89e:	697b      	ldr	r3, [r7, #20]
 800c8a0:	2b01      	cmp	r3, #1
 800c8a2:	d904      	bls.n	800c8ae <dir_sdi+0x98>
 800c8a4:	693b      	ldr	r3, [r7, #16]
 800c8a6:	695b      	ldr	r3, [r3, #20]
 800c8a8:	697a      	ldr	r2, [r7, #20]
 800c8aa:	429a      	cmp	r2, r3
 800c8ac:	d301      	bcc.n	800c8b2 <dir_sdi+0x9c>
 800c8ae:	2302      	movs	r3, #2
 800c8b0:	e028      	b.n	800c904 <dir_sdi+0xee>
			ofs -= csz;
 800c8b2:	683a      	ldr	r2, [r7, #0]
 800c8b4:	68fb      	ldr	r3, [r7, #12]
 800c8b6:	1ad3      	subs	r3, r2, r3
 800c8b8:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800c8ba:	683a      	ldr	r2, [r7, #0]
 800c8bc:	68fb      	ldr	r3, [r7, #12]
 800c8be:	429a      	cmp	r2, r3
 800c8c0:	d2e1      	bcs.n	800c886 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 800c8c2:	6979      	ldr	r1, [r7, #20]
 800c8c4:	6938      	ldr	r0, [r7, #16]
 800c8c6:	f7ff fd5e 	bl	800c386 <clust2sect>
 800c8ca:	4602      	mov	r2, r0
 800c8cc:	687b      	ldr	r3, [r7, #4]
 800c8ce:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800c8d0:	687b      	ldr	r3, [r7, #4]
 800c8d2:	697a      	ldr	r2, [r7, #20]
 800c8d4:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800c8d6:	687b      	ldr	r3, [r7, #4]
 800c8d8:	69db      	ldr	r3, [r3, #28]
 800c8da:	2b00      	cmp	r3, #0
 800c8dc:	d101      	bne.n	800c8e2 <dir_sdi+0xcc>
 800c8de:	2302      	movs	r3, #2
 800c8e0:	e010      	b.n	800c904 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800c8e2:	687b      	ldr	r3, [r7, #4]
 800c8e4:	69da      	ldr	r2, [r3, #28]
 800c8e6:	683b      	ldr	r3, [r7, #0]
 800c8e8:	0a5b      	lsrs	r3, r3, #9
 800c8ea:	441a      	add	r2, r3
 800c8ec:	687b      	ldr	r3, [r7, #4]
 800c8ee:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800c8f0:	693b      	ldr	r3, [r7, #16]
 800c8f2:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800c8f6:	683b      	ldr	r3, [r7, #0]
 800c8f8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c8fc:	441a      	add	r2, r3
 800c8fe:	687b      	ldr	r3, [r7, #4]
 800c900:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800c902:	2300      	movs	r3, #0
}
 800c904:	4618      	mov	r0, r3
 800c906:	3718      	adds	r7, #24
 800c908:	46bd      	mov	sp, r7
 800c90a:	bd80      	pop	{r7, pc}

0800c90c <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800c90c:	b580      	push	{r7, lr}
 800c90e:	b086      	sub	sp, #24
 800c910:	af00      	add	r7, sp, #0
 800c912:	6078      	str	r0, [r7, #4]
 800c914:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800c916:	687b      	ldr	r3, [r7, #4]
 800c918:	681b      	ldr	r3, [r3, #0]
 800c91a:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800c91c:	687b      	ldr	r3, [r7, #4]
 800c91e:	695b      	ldr	r3, [r3, #20]
 800c920:	3320      	adds	r3, #32
 800c922:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800c924:	687b      	ldr	r3, [r7, #4]
 800c926:	69db      	ldr	r3, [r3, #28]
 800c928:	2b00      	cmp	r3, #0
 800c92a:	d003      	beq.n	800c934 <dir_next+0x28>
 800c92c:	68bb      	ldr	r3, [r7, #8]
 800c92e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c932:	d301      	bcc.n	800c938 <dir_next+0x2c>
 800c934:	2304      	movs	r3, #4
 800c936:	e0aa      	b.n	800ca8e <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800c938:	68bb      	ldr	r3, [r7, #8]
 800c93a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c93e:	2b00      	cmp	r3, #0
 800c940:	f040 8098 	bne.w	800ca74 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 800c944:	687b      	ldr	r3, [r7, #4]
 800c946:	69db      	ldr	r3, [r3, #28]
 800c948:	1c5a      	adds	r2, r3, #1
 800c94a:	687b      	ldr	r3, [r7, #4]
 800c94c:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800c94e:	687b      	ldr	r3, [r7, #4]
 800c950:	699b      	ldr	r3, [r3, #24]
 800c952:	2b00      	cmp	r3, #0
 800c954:	d10b      	bne.n	800c96e <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800c956:	68bb      	ldr	r3, [r7, #8]
 800c958:	095b      	lsrs	r3, r3, #5
 800c95a:	68fa      	ldr	r2, [r7, #12]
 800c95c:	8912      	ldrh	r2, [r2, #8]
 800c95e:	4293      	cmp	r3, r2
 800c960:	f0c0 8088 	bcc.w	800ca74 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800c964:	687b      	ldr	r3, [r7, #4]
 800c966:	2200      	movs	r2, #0
 800c968:	61da      	str	r2, [r3, #28]
 800c96a:	2304      	movs	r3, #4
 800c96c:	e08f      	b.n	800ca8e <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800c96e:	68bb      	ldr	r3, [r7, #8]
 800c970:	0a5b      	lsrs	r3, r3, #9
 800c972:	68fa      	ldr	r2, [r7, #12]
 800c974:	8952      	ldrh	r2, [r2, #10]
 800c976:	3a01      	subs	r2, #1
 800c978:	4013      	ands	r3, r2
 800c97a:	2b00      	cmp	r3, #0
 800c97c:	d17a      	bne.n	800ca74 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800c97e:	687a      	ldr	r2, [r7, #4]
 800c980:	687b      	ldr	r3, [r7, #4]
 800c982:	699b      	ldr	r3, [r3, #24]
 800c984:	4619      	mov	r1, r3
 800c986:	4610      	mov	r0, r2
 800c988:	f7ff fd1c 	bl	800c3c4 <get_fat>
 800c98c:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800c98e:	697b      	ldr	r3, [r7, #20]
 800c990:	2b01      	cmp	r3, #1
 800c992:	d801      	bhi.n	800c998 <dir_next+0x8c>
 800c994:	2302      	movs	r3, #2
 800c996:	e07a      	b.n	800ca8e <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800c998:	697b      	ldr	r3, [r7, #20]
 800c99a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c99e:	d101      	bne.n	800c9a4 <dir_next+0x98>
 800c9a0:	2301      	movs	r3, #1
 800c9a2:	e074      	b.n	800ca8e <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800c9a4:	68fb      	ldr	r3, [r7, #12]
 800c9a6:	695b      	ldr	r3, [r3, #20]
 800c9a8:	697a      	ldr	r2, [r7, #20]
 800c9aa:	429a      	cmp	r2, r3
 800c9ac:	d358      	bcc.n	800ca60 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800c9ae:	683b      	ldr	r3, [r7, #0]
 800c9b0:	2b00      	cmp	r3, #0
 800c9b2:	d104      	bne.n	800c9be <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800c9b4:	687b      	ldr	r3, [r7, #4]
 800c9b6:	2200      	movs	r2, #0
 800c9b8:	61da      	str	r2, [r3, #28]
 800c9ba:	2304      	movs	r3, #4
 800c9bc:	e067      	b.n	800ca8e <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800c9be:	687a      	ldr	r2, [r7, #4]
 800c9c0:	687b      	ldr	r3, [r7, #4]
 800c9c2:	699b      	ldr	r3, [r3, #24]
 800c9c4:	4619      	mov	r1, r3
 800c9c6:	4610      	mov	r0, r2
 800c9c8:	f7ff fe8d 	bl	800c6e6 <create_chain>
 800c9cc:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800c9ce:	697b      	ldr	r3, [r7, #20]
 800c9d0:	2b00      	cmp	r3, #0
 800c9d2:	d101      	bne.n	800c9d8 <dir_next+0xcc>
 800c9d4:	2307      	movs	r3, #7
 800c9d6:	e05a      	b.n	800ca8e <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800c9d8:	697b      	ldr	r3, [r7, #20]
 800c9da:	2b01      	cmp	r3, #1
 800c9dc:	d101      	bne.n	800c9e2 <dir_next+0xd6>
 800c9de:	2302      	movs	r3, #2
 800c9e0:	e055      	b.n	800ca8e <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800c9e2:	697b      	ldr	r3, [r7, #20]
 800c9e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c9e8:	d101      	bne.n	800c9ee <dir_next+0xe2>
 800c9ea:	2301      	movs	r3, #1
 800c9ec:	e04f      	b.n	800ca8e <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800c9ee:	68f8      	ldr	r0, [r7, #12]
 800c9f0:	f7ff fc58 	bl	800c2a4 <sync_window>
 800c9f4:	4603      	mov	r3, r0
 800c9f6:	2b00      	cmp	r3, #0
 800c9f8:	d001      	beq.n	800c9fe <dir_next+0xf2>
 800c9fa:	2301      	movs	r3, #1
 800c9fc:	e047      	b.n	800ca8e <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800c9fe:	68fb      	ldr	r3, [r7, #12]
 800ca00:	3330      	adds	r3, #48	@ 0x30
 800ca02:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800ca06:	2100      	movs	r1, #0
 800ca08:	4618      	mov	r0, r3
 800ca0a:	f7ff fb00 	bl	800c00e <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800ca0e:	2300      	movs	r3, #0
 800ca10:	613b      	str	r3, [r7, #16]
 800ca12:	6979      	ldr	r1, [r7, #20]
 800ca14:	68f8      	ldr	r0, [r7, #12]
 800ca16:	f7ff fcb6 	bl	800c386 <clust2sect>
 800ca1a:	4602      	mov	r2, r0
 800ca1c:	68fb      	ldr	r3, [r7, #12]
 800ca1e:	62da      	str	r2, [r3, #44]	@ 0x2c
 800ca20:	e012      	b.n	800ca48 <dir_next+0x13c>
						fs->wflag = 1;
 800ca22:	68fb      	ldr	r3, [r7, #12]
 800ca24:	2201      	movs	r2, #1
 800ca26:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800ca28:	68f8      	ldr	r0, [r7, #12]
 800ca2a:	f7ff fc3b 	bl	800c2a4 <sync_window>
 800ca2e:	4603      	mov	r3, r0
 800ca30:	2b00      	cmp	r3, #0
 800ca32:	d001      	beq.n	800ca38 <dir_next+0x12c>
 800ca34:	2301      	movs	r3, #1
 800ca36:	e02a      	b.n	800ca8e <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800ca38:	693b      	ldr	r3, [r7, #16]
 800ca3a:	3301      	adds	r3, #1
 800ca3c:	613b      	str	r3, [r7, #16]
 800ca3e:	68fb      	ldr	r3, [r7, #12]
 800ca40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ca42:	1c5a      	adds	r2, r3, #1
 800ca44:	68fb      	ldr	r3, [r7, #12]
 800ca46:	62da      	str	r2, [r3, #44]	@ 0x2c
 800ca48:	68fb      	ldr	r3, [r7, #12]
 800ca4a:	895b      	ldrh	r3, [r3, #10]
 800ca4c:	461a      	mov	r2, r3
 800ca4e:	693b      	ldr	r3, [r7, #16]
 800ca50:	4293      	cmp	r3, r2
 800ca52:	d3e6      	bcc.n	800ca22 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800ca54:	68fb      	ldr	r3, [r7, #12]
 800ca56:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ca58:	693b      	ldr	r3, [r7, #16]
 800ca5a:	1ad2      	subs	r2, r2, r3
 800ca5c:	68fb      	ldr	r3, [r7, #12]
 800ca5e:	62da      	str	r2, [r3, #44]	@ 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800ca60:	687b      	ldr	r3, [r7, #4]
 800ca62:	697a      	ldr	r2, [r7, #20]
 800ca64:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800ca66:	6979      	ldr	r1, [r7, #20]
 800ca68:	68f8      	ldr	r0, [r7, #12]
 800ca6a:	f7ff fc8c 	bl	800c386 <clust2sect>
 800ca6e:	4602      	mov	r2, r0
 800ca70:	687b      	ldr	r3, [r7, #4]
 800ca72:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800ca74:	687b      	ldr	r3, [r7, #4]
 800ca76:	68ba      	ldr	r2, [r7, #8]
 800ca78:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800ca7a:	68fb      	ldr	r3, [r7, #12]
 800ca7c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800ca80:	68bb      	ldr	r3, [r7, #8]
 800ca82:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ca86:	441a      	add	r2, r3
 800ca88:	687b      	ldr	r3, [r7, #4]
 800ca8a:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800ca8c:	2300      	movs	r3, #0
}
 800ca8e:	4618      	mov	r0, r3
 800ca90:	3718      	adds	r7, #24
 800ca92:	46bd      	mov	sp, r7
 800ca94:	bd80      	pop	{r7, pc}

0800ca96 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800ca96:	b580      	push	{r7, lr}
 800ca98:	b084      	sub	sp, #16
 800ca9a:	af00      	add	r7, sp, #0
 800ca9c:	6078      	str	r0, [r7, #4]
 800ca9e:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800caa0:	683b      	ldr	r3, [r7, #0]
 800caa2:	331a      	adds	r3, #26
 800caa4:	4618      	mov	r0, r3
 800caa6:	f7ff fa2f 	bl	800bf08 <ld_word>
 800caaa:	4603      	mov	r3, r0
 800caac:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800caae:	687b      	ldr	r3, [r7, #4]
 800cab0:	781b      	ldrb	r3, [r3, #0]
 800cab2:	2b03      	cmp	r3, #3
 800cab4:	d109      	bne.n	800caca <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800cab6:	683b      	ldr	r3, [r7, #0]
 800cab8:	3314      	adds	r3, #20
 800caba:	4618      	mov	r0, r3
 800cabc:	f7ff fa24 	bl	800bf08 <ld_word>
 800cac0:	4603      	mov	r3, r0
 800cac2:	041b      	lsls	r3, r3, #16
 800cac4:	68fa      	ldr	r2, [r7, #12]
 800cac6:	4313      	orrs	r3, r2
 800cac8:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800caca:	68fb      	ldr	r3, [r7, #12]
}
 800cacc:	4618      	mov	r0, r3
 800cace:	3710      	adds	r7, #16
 800cad0:	46bd      	mov	sp, r7
 800cad2:	bd80      	pop	{r7, pc}

0800cad4 <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 800cad4:	b580      	push	{r7, lr}
 800cad6:	b086      	sub	sp, #24
 800cad8:	af00      	add	r7, sp, #0
 800cada:	6078      	str	r0, [r7, #4]
 800cadc:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 800cade:	2304      	movs	r3, #4
 800cae0:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 800cae2:	687b      	ldr	r3, [r7, #4]
 800cae4:	681b      	ldr	r3, [r3, #0]
 800cae6:	613b      	str	r3, [r7, #16]
	BYTE a, c;
#if _USE_LFN != 0
	BYTE ord = 0xFF, sum = 0xFF;
#endif

	while (dp->sect) {
 800cae8:	e03c      	b.n	800cb64 <dir_read+0x90>
		res = move_window(fs, dp->sect);
 800caea:	687b      	ldr	r3, [r7, #4]
 800caec:	69db      	ldr	r3, [r3, #28]
 800caee:	4619      	mov	r1, r3
 800caf0:	6938      	ldr	r0, [r7, #16]
 800caf2:	f7ff fc1b 	bl	800c32c <move_window>
 800caf6:	4603      	mov	r3, r0
 800caf8:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800cafa:	7dfb      	ldrb	r3, [r7, #23]
 800cafc:	2b00      	cmp	r3, #0
 800cafe:	d136      	bne.n	800cb6e <dir_read+0x9a>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 800cb00:	687b      	ldr	r3, [r7, #4]
 800cb02:	6a1b      	ldr	r3, [r3, #32]
 800cb04:	781b      	ldrb	r3, [r3, #0]
 800cb06:	73fb      	strb	r3, [r7, #15]
		if (c == 0) {
 800cb08:	7bfb      	ldrb	r3, [r7, #15]
 800cb0a:	2b00      	cmp	r3, #0
 800cb0c:	d102      	bne.n	800cb14 <dir_read+0x40>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 800cb0e:	2304      	movs	r3, #4
 800cb10:	75fb      	strb	r3, [r7, #23]
 800cb12:	e031      	b.n	800cb78 <dir_read+0xa4>
				}
			}
		} else
#endif
		{	/* On the FAT12/16/32 volume */
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 800cb14:	687b      	ldr	r3, [r7, #4]
 800cb16:	6a1b      	ldr	r3, [r3, #32]
 800cb18:	330b      	adds	r3, #11
 800cb1a:	781b      	ldrb	r3, [r3, #0]
 800cb1c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800cb20:	73bb      	strb	r3, [r7, #14]
 800cb22:	687b      	ldr	r3, [r7, #4]
 800cb24:	7bba      	ldrb	r2, [r7, #14]
 800cb26:	719a      	strb	r2, [r3, #6]
					}
					break;
				}
			}
#else		/* Non LFN configuration */
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
 800cb28:	7bfb      	ldrb	r3, [r7, #15]
 800cb2a:	2be5      	cmp	r3, #229	@ 0xe5
 800cb2c:	d011      	beq.n	800cb52 <dir_read+0x7e>
 800cb2e:	7bfb      	ldrb	r3, [r7, #15]
 800cb30:	2b2e      	cmp	r3, #46	@ 0x2e
 800cb32:	d00e      	beq.n	800cb52 <dir_read+0x7e>
 800cb34:	7bbb      	ldrb	r3, [r7, #14]
 800cb36:	2b0f      	cmp	r3, #15
 800cb38:	d00b      	beq.n	800cb52 <dir_read+0x7e>
 800cb3a:	7bbb      	ldrb	r3, [r7, #14]
 800cb3c:	f023 0320 	bic.w	r3, r3, #32
 800cb40:	2b08      	cmp	r3, #8
 800cb42:	bf0c      	ite	eq
 800cb44:	2301      	moveq	r3, #1
 800cb46:	2300      	movne	r3, #0
 800cb48:	b2db      	uxtb	r3, r3
 800cb4a:	461a      	mov	r2, r3
 800cb4c:	683b      	ldr	r3, [r7, #0]
 800cb4e:	4293      	cmp	r3, r2
 800cb50:	d00f      	beq.n	800cb72 <dir_read+0x9e>
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 800cb52:	2100      	movs	r1, #0
 800cb54:	6878      	ldr	r0, [r7, #4]
 800cb56:	f7ff fed9 	bl	800c90c <dir_next>
 800cb5a:	4603      	mov	r3, r0
 800cb5c:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800cb5e:	7dfb      	ldrb	r3, [r7, #23]
 800cb60:	2b00      	cmp	r3, #0
 800cb62:	d108      	bne.n	800cb76 <dir_read+0xa2>
	while (dp->sect) {
 800cb64:	687b      	ldr	r3, [r7, #4]
 800cb66:	69db      	ldr	r3, [r3, #28]
 800cb68:	2b00      	cmp	r3, #0
 800cb6a:	d1be      	bne.n	800caea <dir_read+0x16>
 800cb6c:	e004      	b.n	800cb78 <dir_read+0xa4>
		if (res != FR_OK) break;
 800cb6e:	bf00      	nop
 800cb70:	e002      	b.n	800cb78 <dir_read+0xa4>
				break;
 800cb72:	bf00      	nop
 800cb74:	e000      	b.n	800cb78 <dir_read+0xa4>
		if (res != FR_OK) break;
 800cb76:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 800cb78:	7dfb      	ldrb	r3, [r7, #23]
 800cb7a:	2b00      	cmp	r3, #0
 800cb7c:	d002      	beq.n	800cb84 <dir_read+0xb0>
 800cb7e:	687b      	ldr	r3, [r7, #4]
 800cb80:	2200      	movs	r2, #0
 800cb82:	61da      	str	r2, [r3, #28]
	return res;
 800cb84:	7dfb      	ldrb	r3, [r7, #23]
}
 800cb86:	4618      	mov	r0, r3
 800cb88:	3718      	adds	r7, #24
 800cb8a:	46bd      	mov	sp, r7
 800cb8c:	bd80      	pop	{r7, pc}

0800cb8e <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800cb8e:	b580      	push	{r7, lr}
 800cb90:	b086      	sub	sp, #24
 800cb92:	af00      	add	r7, sp, #0
 800cb94:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800cb96:	687b      	ldr	r3, [r7, #4]
 800cb98:	681b      	ldr	r3, [r3, #0]
 800cb9a:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800cb9c:	2100      	movs	r1, #0
 800cb9e:	6878      	ldr	r0, [r7, #4]
 800cba0:	f7ff fe39 	bl	800c816 <dir_sdi>
 800cba4:	4603      	mov	r3, r0
 800cba6:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800cba8:	7dfb      	ldrb	r3, [r7, #23]
 800cbaa:	2b00      	cmp	r3, #0
 800cbac:	d001      	beq.n	800cbb2 <dir_find+0x24>
 800cbae:	7dfb      	ldrb	r3, [r7, #23]
 800cbb0:	e03e      	b.n	800cc30 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 800cbb2:	687b      	ldr	r3, [r7, #4]
 800cbb4:	69db      	ldr	r3, [r3, #28]
 800cbb6:	4619      	mov	r1, r3
 800cbb8:	6938      	ldr	r0, [r7, #16]
 800cbba:	f7ff fbb7 	bl	800c32c <move_window>
 800cbbe:	4603      	mov	r3, r0
 800cbc0:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800cbc2:	7dfb      	ldrb	r3, [r7, #23]
 800cbc4:	2b00      	cmp	r3, #0
 800cbc6:	d12f      	bne.n	800cc28 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 800cbc8:	687b      	ldr	r3, [r7, #4]
 800cbca:	6a1b      	ldr	r3, [r3, #32]
 800cbcc:	781b      	ldrb	r3, [r3, #0]
 800cbce:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800cbd0:	7bfb      	ldrb	r3, [r7, #15]
 800cbd2:	2b00      	cmp	r3, #0
 800cbd4:	d102      	bne.n	800cbdc <dir_find+0x4e>
 800cbd6:	2304      	movs	r3, #4
 800cbd8:	75fb      	strb	r3, [r7, #23]
 800cbda:	e028      	b.n	800cc2e <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 800cbdc:	687b      	ldr	r3, [r7, #4]
 800cbde:	6a1b      	ldr	r3, [r3, #32]
 800cbe0:	330b      	adds	r3, #11
 800cbe2:	781b      	ldrb	r3, [r3, #0]
 800cbe4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800cbe8:	b2da      	uxtb	r2, r3
 800cbea:	687b      	ldr	r3, [r7, #4]
 800cbec:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800cbee:	687b      	ldr	r3, [r7, #4]
 800cbf0:	6a1b      	ldr	r3, [r3, #32]
 800cbf2:	330b      	adds	r3, #11
 800cbf4:	781b      	ldrb	r3, [r3, #0]
 800cbf6:	f003 0308 	and.w	r3, r3, #8
 800cbfa:	2b00      	cmp	r3, #0
 800cbfc:	d10a      	bne.n	800cc14 <dir_find+0x86>
 800cbfe:	687b      	ldr	r3, [r7, #4]
 800cc00:	6a18      	ldr	r0, [r3, #32]
 800cc02:	687b      	ldr	r3, [r7, #4]
 800cc04:	3324      	adds	r3, #36	@ 0x24
 800cc06:	220b      	movs	r2, #11
 800cc08:	4619      	mov	r1, r3
 800cc0a:	f7ff fa1b 	bl	800c044 <mem_cmp>
 800cc0e:	4603      	mov	r3, r0
 800cc10:	2b00      	cmp	r3, #0
 800cc12:	d00b      	beq.n	800cc2c <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800cc14:	2100      	movs	r1, #0
 800cc16:	6878      	ldr	r0, [r7, #4]
 800cc18:	f7ff fe78 	bl	800c90c <dir_next>
 800cc1c:	4603      	mov	r3, r0
 800cc1e:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800cc20:	7dfb      	ldrb	r3, [r7, #23]
 800cc22:	2b00      	cmp	r3, #0
 800cc24:	d0c5      	beq.n	800cbb2 <dir_find+0x24>
 800cc26:	e002      	b.n	800cc2e <dir_find+0xa0>
		if (res != FR_OK) break;
 800cc28:	bf00      	nop
 800cc2a:	e000      	b.n	800cc2e <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800cc2c:	bf00      	nop

	return res;
 800cc2e:	7dfb      	ldrb	r3, [r7, #23]
}
 800cc30:	4618      	mov	r0, r3
 800cc32:	3718      	adds	r7, #24
 800cc34:	46bd      	mov	sp, r7
 800cc36:	bd80      	pop	{r7, pc}

0800cc38 <get_fileinfo>:
static
void get_fileinfo (		/* No return code */
	DIR* dp,			/* Pointer to the directory object */
	FILINFO* fno	 	/* Pointer to the file information to be filled */
)
{
 800cc38:	b580      	push	{r7, lr}
 800cc3a:	b086      	sub	sp, #24
 800cc3c:	af00      	add	r7, sp, #0
 800cc3e:	6078      	str	r0, [r7, #4]
 800cc40:	6039      	str	r1, [r7, #0]
	WCHAR w, lfv;
	FATFS *fs = dp->obj.fs;
#endif


	fno->fname[0] = 0;		/* Invaidate file info */
 800cc42:	683b      	ldr	r3, [r7, #0]
 800cc44:	2200      	movs	r2, #0
 800cc46:	725a      	strb	r2, [r3, #9]
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 800cc48:	687b      	ldr	r3, [r7, #4]
 800cc4a:	69db      	ldr	r3, [r3, #28]
 800cc4c:	2b00      	cmp	r3, #0
 800cc4e:	d04f      	beq.n	800ccf0 <get_fileinfo+0xb8>
		if (!dp->dir[DIR_NTres]) j = 0;	/* Altname is no longer needed if neither LFN nor case info is exist. */
	}
	fno->altname[j] = 0;	/* Terminate the SFN */

#else	/* Non-LFN configuration */
	i = j = 0;
 800cc50:	2300      	movs	r3, #0
 800cc52:	613b      	str	r3, [r7, #16]
 800cc54:	693b      	ldr	r3, [r7, #16]
 800cc56:	617b      	str	r3, [r7, #20]
	while (i < 11) {		/* Copy name body and extension */
 800cc58:	e022      	b.n	800cca0 <get_fileinfo+0x68>
		c = (TCHAR)dp->dir[i++];
 800cc5a:	687b      	ldr	r3, [r7, #4]
 800cc5c:	6a1a      	ldr	r2, [r3, #32]
 800cc5e:	697b      	ldr	r3, [r7, #20]
 800cc60:	1c59      	adds	r1, r3, #1
 800cc62:	6179      	str	r1, [r7, #20]
 800cc64:	4413      	add	r3, r2
 800cc66:	781b      	ldrb	r3, [r3, #0]
 800cc68:	73fb      	strb	r3, [r7, #15]
		if (c == ' ') continue;				/* Skip padding spaces */
 800cc6a:	7bfb      	ldrb	r3, [r7, #15]
 800cc6c:	2b20      	cmp	r3, #32
 800cc6e:	d016      	beq.n	800cc9e <get_fileinfo+0x66>
		if (c == RDDEM) c = (TCHAR)DDEM;	/* Restore replaced DDEM character */
 800cc70:	7bfb      	ldrb	r3, [r7, #15]
 800cc72:	2b05      	cmp	r3, #5
 800cc74:	d101      	bne.n	800cc7a <get_fileinfo+0x42>
 800cc76:	23e5      	movs	r3, #229	@ 0xe5
 800cc78:	73fb      	strb	r3, [r7, #15]
		if (i == 9) fno->fname[j++] = '.';	/* Insert a . if extension is exist */
 800cc7a:	697b      	ldr	r3, [r7, #20]
 800cc7c:	2b09      	cmp	r3, #9
 800cc7e:	d106      	bne.n	800cc8e <get_fileinfo+0x56>
 800cc80:	693b      	ldr	r3, [r7, #16]
 800cc82:	1c5a      	adds	r2, r3, #1
 800cc84:	613a      	str	r2, [r7, #16]
 800cc86:	683a      	ldr	r2, [r7, #0]
 800cc88:	4413      	add	r3, r2
 800cc8a:	222e      	movs	r2, #46	@ 0x2e
 800cc8c:	725a      	strb	r2, [r3, #9]
		fno->fname[j++] = c;
 800cc8e:	693b      	ldr	r3, [r7, #16]
 800cc90:	1c5a      	adds	r2, r3, #1
 800cc92:	613a      	str	r2, [r7, #16]
 800cc94:	683a      	ldr	r2, [r7, #0]
 800cc96:	4413      	add	r3, r2
 800cc98:	7bfa      	ldrb	r2, [r7, #15]
 800cc9a:	725a      	strb	r2, [r3, #9]
 800cc9c:	e000      	b.n	800cca0 <get_fileinfo+0x68>
		if (c == ' ') continue;				/* Skip padding spaces */
 800cc9e:	bf00      	nop
	while (i < 11) {		/* Copy name body and extension */
 800cca0:	697b      	ldr	r3, [r7, #20]
 800cca2:	2b0a      	cmp	r3, #10
 800cca4:	d9d9      	bls.n	800cc5a <get_fileinfo+0x22>
	}
	fno->fname[j] = 0;
 800cca6:	683a      	ldr	r2, [r7, #0]
 800cca8:	693b      	ldr	r3, [r7, #16]
 800ccaa:	4413      	add	r3, r2
 800ccac:	3309      	adds	r3, #9
 800ccae:	2200      	movs	r2, #0
 800ccb0:	701a      	strb	r2, [r3, #0]
#endif

	fno->fattrib = dp->dir[DIR_Attr];				/* Attribute */
 800ccb2:	687b      	ldr	r3, [r7, #4]
 800ccb4:	6a1b      	ldr	r3, [r3, #32]
 800ccb6:	7ada      	ldrb	r2, [r3, #11]
 800ccb8:	683b      	ldr	r3, [r7, #0]
 800ccba:	721a      	strb	r2, [r3, #8]
	fno->fsize = ld_dword(dp->dir + DIR_FileSize);	/* Size */
 800ccbc:	687b      	ldr	r3, [r7, #4]
 800ccbe:	6a1b      	ldr	r3, [r3, #32]
 800ccc0:	331c      	adds	r3, #28
 800ccc2:	4618      	mov	r0, r3
 800ccc4:	f7ff f939 	bl	800bf3a <ld_dword>
 800ccc8:	4602      	mov	r2, r0
 800ccca:	683b      	ldr	r3, [r7, #0]
 800cccc:	601a      	str	r2, [r3, #0]
	tm = ld_dword(dp->dir + DIR_ModTime);			/* Timestamp */
 800ccce:	687b      	ldr	r3, [r7, #4]
 800ccd0:	6a1b      	ldr	r3, [r3, #32]
 800ccd2:	3316      	adds	r3, #22
 800ccd4:	4618      	mov	r0, r3
 800ccd6:	f7ff f930 	bl	800bf3a <ld_dword>
 800ccda:	60b8      	str	r0, [r7, #8]
	fno->ftime = (WORD)tm; fno->fdate = (WORD)(tm >> 16);
 800ccdc:	68bb      	ldr	r3, [r7, #8]
 800ccde:	b29a      	uxth	r2, r3
 800cce0:	683b      	ldr	r3, [r7, #0]
 800cce2:	80da      	strh	r2, [r3, #6]
 800cce4:	68bb      	ldr	r3, [r7, #8]
 800cce6:	0c1b      	lsrs	r3, r3, #16
 800cce8:	b29a      	uxth	r2, r3
 800ccea:	683b      	ldr	r3, [r7, #0]
 800ccec:	809a      	strh	r2, [r3, #4]
 800ccee:	e000      	b.n	800ccf2 <get_fileinfo+0xba>
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 800ccf0:	bf00      	nop
}
 800ccf2:	3718      	adds	r7, #24
 800ccf4:	46bd      	mov	sp, r7
 800ccf6:	bd80      	pop	{r7, pc}

0800ccf8 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800ccf8:	b580      	push	{r7, lr}
 800ccfa:	b088      	sub	sp, #32
 800ccfc:	af00      	add	r7, sp, #0
 800ccfe:	6078      	str	r0, [r7, #4]
 800cd00:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 800cd02:	683b      	ldr	r3, [r7, #0]
 800cd04:	681b      	ldr	r3, [r3, #0]
 800cd06:	60fb      	str	r3, [r7, #12]
 800cd08:	687b      	ldr	r3, [r7, #4]
 800cd0a:	3324      	adds	r3, #36	@ 0x24
 800cd0c:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800cd0e:	220b      	movs	r2, #11
 800cd10:	2120      	movs	r1, #32
 800cd12:	68b8      	ldr	r0, [r7, #8]
 800cd14:	f7ff f97b 	bl	800c00e <mem_set>
	si = i = 0; ni = 8;
 800cd18:	2300      	movs	r3, #0
 800cd1a:	613b      	str	r3, [r7, #16]
 800cd1c:	693b      	ldr	r3, [r7, #16]
 800cd1e:	61fb      	str	r3, [r7, #28]
 800cd20:	2308      	movs	r3, #8
 800cd22:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 800cd24:	69fb      	ldr	r3, [r7, #28]
 800cd26:	1c5a      	adds	r2, r3, #1
 800cd28:	61fa      	str	r2, [r7, #28]
 800cd2a:	68fa      	ldr	r2, [r7, #12]
 800cd2c:	4413      	add	r3, r2
 800cd2e:	781b      	ldrb	r3, [r3, #0]
 800cd30:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 800cd32:	7efb      	ldrb	r3, [r7, #27]
 800cd34:	2b20      	cmp	r3, #32
 800cd36:	d94e      	bls.n	800cdd6 <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 800cd38:	7efb      	ldrb	r3, [r7, #27]
 800cd3a:	2b2f      	cmp	r3, #47	@ 0x2f
 800cd3c:	d006      	beq.n	800cd4c <create_name+0x54>
 800cd3e:	7efb      	ldrb	r3, [r7, #27]
 800cd40:	2b5c      	cmp	r3, #92	@ 0x5c
 800cd42:	d110      	bne.n	800cd66 <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800cd44:	e002      	b.n	800cd4c <create_name+0x54>
 800cd46:	69fb      	ldr	r3, [r7, #28]
 800cd48:	3301      	adds	r3, #1
 800cd4a:	61fb      	str	r3, [r7, #28]
 800cd4c:	68fa      	ldr	r2, [r7, #12]
 800cd4e:	69fb      	ldr	r3, [r7, #28]
 800cd50:	4413      	add	r3, r2
 800cd52:	781b      	ldrb	r3, [r3, #0]
 800cd54:	2b2f      	cmp	r3, #47	@ 0x2f
 800cd56:	d0f6      	beq.n	800cd46 <create_name+0x4e>
 800cd58:	68fa      	ldr	r2, [r7, #12]
 800cd5a:	69fb      	ldr	r3, [r7, #28]
 800cd5c:	4413      	add	r3, r2
 800cd5e:	781b      	ldrb	r3, [r3, #0]
 800cd60:	2b5c      	cmp	r3, #92	@ 0x5c
 800cd62:	d0f0      	beq.n	800cd46 <create_name+0x4e>
			break;
 800cd64:	e038      	b.n	800cdd8 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 800cd66:	7efb      	ldrb	r3, [r7, #27]
 800cd68:	2b2e      	cmp	r3, #46	@ 0x2e
 800cd6a:	d003      	beq.n	800cd74 <create_name+0x7c>
 800cd6c:	693a      	ldr	r2, [r7, #16]
 800cd6e:	697b      	ldr	r3, [r7, #20]
 800cd70:	429a      	cmp	r2, r3
 800cd72:	d30c      	bcc.n	800cd8e <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 800cd74:	697b      	ldr	r3, [r7, #20]
 800cd76:	2b0b      	cmp	r3, #11
 800cd78:	d002      	beq.n	800cd80 <create_name+0x88>
 800cd7a:	7efb      	ldrb	r3, [r7, #27]
 800cd7c:	2b2e      	cmp	r3, #46	@ 0x2e
 800cd7e:	d001      	beq.n	800cd84 <create_name+0x8c>
 800cd80:	2306      	movs	r3, #6
 800cd82:	e044      	b.n	800ce0e <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 800cd84:	2308      	movs	r3, #8
 800cd86:	613b      	str	r3, [r7, #16]
 800cd88:	230b      	movs	r3, #11
 800cd8a:	617b      	str	r3, [r7, #20]
			continue;
 800cd8c:	e022      	b.n	800cdd4 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 800cd8e:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800cd92:	2b00      	cmp	r3, #0
 800cd94:	da04      	bge.n	800cda0 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800cd96:	7efb      	ldrb	r3, [r7, #27]
 800cd98:	3b80      	subs	r3, #128	@ 0x80
 800cd9a:	4a1f      	ldr	r2, [pc, #124]	@ (800ce18 <create_name+0x120>)
 800cd9c:	5cd3      	ldrb	r3, [r2, r3]
 800cd9e:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 800cda0:	7efb      	ldrb	r3, [r7, #27]
 800cda2:	4619      	mov	r1, r3
 800cda4:	481d      	ldr	r0, [pc, #116]	@ (800ce1c <create_name+0x124>)
 800cda6:	f7ff f974 	bl	800c092 <chk_chr>
 800cdaa:	4603      	mov	r3, r0
 800cdac:	2b00      	cmp	r3, #0
 800cdae:	d001      	beq.n	800cdb4 <create_name+0xbc>
 800cdb0:	2306      	movs	r3, #6
 800cdb2:	e02c      	b.n	800ce0e <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 800cdb4:	7efb      	ldrb	r3, [r7, #27]
 800cdb6:	2b60      	cmp	r3, #96	@ 0x60
 800cdb8:	d905      	bls.n	800cdc6 <create_name+0xce>
 800cdba:	7efb      	ldrb	r3, [r7, #27]
 800cdbc:	2b7a      	cmp	r3, #122	@ 0x7a
 800cdbe:	d802      	bhi.n	800cdc6 <create_name+0xce>
 800cdc0:	7efb      	ldrb	r3, [r7, #27]
 800cdc2:	3b20      	subs	r3, #32
 800cdc4:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 800cdc6:	693b      	ldr	r3, [r7, #16]
 800cdc8:	1c5a      	adds	r2, r3, #1
 800cdca:	613a      	str	r2, [r7, #16]
 800cdcc:	68ba      	ldr	r2, [r7, #8]
 800cdce:	4413      	add	r3, r2
 800cdd0:	7efa      	ldrb	r2, [r7, #27]
 800cdd2:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 800cdd4:	e7a6      	b.n	800cd24 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 800cdd6:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 800cdd8:	68fa      	ldr	r2, [r7, #12]
 800cdda:	69fb      	ldr	r3, [r7, #28]
 800cddc:	441a      	add	r2, r3
 800cdde:	683b      	ldr	r3, [r7, #0]
 800cde0:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800cde2:	693b      	ldr	r3, [r7, #16]
 800cde4:	2b00      	cmp	r3, #0
 800cde6:	d101      	bne.n	800cdec <create_name+0xf4>
 800cde8:	2306      	movs	r3, #6
 800cdea:	e010      	b.n	800ce0e <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800cdec:	68bb      	ldr	r3, [r7, #8]
 800cdee:	781b      	ldrb	r3, [r3, #0]
 800cdf0:	2be5      	cmp	r3, #229	@ 0xe5
 800cdf2:	d102      	bne.n	800cdfa <create_name+0x102>
 800cdf4:	68bb      	ldr	r3, [r7, #8]
 800cdf6:	2205      	movs	r2, #5
 800cdf8:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800cdfa:	7efb      	ldrb	r3, [r7, #27]
 800cdfc:	2b20      	cmp	r3, #32
 800cdfe:	d801      	bhi.n	800ce04 <create_name+0x10c>
 800ce00:	2204      	movs	r2, #4
 800ce02:	e000      	b.n	800ce06 <create_name+0x10e>
 800ce04:	2200      	movs	r2, #0
 800ce06:	68bb      	ldr	r3, [r7, #8]
 800ce08:	330b      	adds	r3, #11
 800ce0a:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800ce0c:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 800ce0e:	4618      	mov	r0, r3
 800ce10:	3720      	adds	r7, #32
 800ce12:	46bd      	mov	sp, r7
 800ce14:	bd80      	pop	{r7, pc}
 800ce16:	bf00      	nop
 800ce18:	08011198 	.word	0x08011198
 800ce1c:	080107ec 	.word	0x080107ec

0800ce20 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800ce20:	b580      	push	{r7, lr}
 800ce22:	b086      	sub	sp, #24
 800ce24:	af00      	add	r7, sp, #0
 800ce26:	6078      	str	r0, [r7, #4]
 800ce28:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800ce2a:	687b      	ldr	r3, [r7, #4]
 800ce2c:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800ce2e:	693b      	ldr	r3, [r7, #16]
 800ce30:	681b      	ldr	r3, [r3, #0]
 800ce32:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800ce34:	e002      	b.n	800ce3c <follow_path+0x1c>
 800ce36:	683b      	ldr	r3, [r7, #0]
 800ce38:	3301      	adds	r3, #1
 800ce3a:	603b      	str	r3, [r7, #0]
 800ce3c:	683b      	ldr	r3, [r7, #0]
 800ce3e:	781b      	ldrb	r3, [r3, #0]
 800ce40:	2b2f      	cmp	r3, #47	@ 0x2f
 800ce42:	d0f8      	beq.n	800ce36 <follow_path+0x16>
 800ce44:	683b      	ldr	r3, [r7, #0]
 800ce46:	781b      	ldrb	r3, [r3, #0]
 800ce48:	2b5c      	cmp	r3, #92	@ 0x5c
 800ce4a:	d0f4      	beq.n	800ce36 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800ce4c:	693b      	ldr	r3, [r7, #16]
 800ce4e:	2200      	movs	r2, #0
 800ce50:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800ce52:	683b      	ldr	r3, [r7, #0]
 800ce54:	781b      	ldrb	r3, [r3, #0]
 800ce56:	2b1f      	cmp	r3, #31
 800ce58:	d80a      	bhi.n	800ce70 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800ce5a:	687b      	ldr	r3, [r7, #4]
 800ce5c:	2280      	movs	r2, #128	@ 0x80
 800ce5e:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 800ce62:	2100      	movs	r1, #0
 800ce64:	6878      	ldr	r0, [r7, #4]
 800ce66:	f7ff fcd6 	bl	800c816 <dir_sdi>
 800ce6a:	4603      	mov	r3, r0
 800ce6c:	75fb      	strb	r3, [r7, #23]
 800ce6e:	e043      	b.n	800cef8 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800ce70:	463b      	mov	r3, r7
 800ce72:	4619      	mov	r1, r3
 800ce74:	6878      	ldr	r0, [r7, #4]
 800ce76:	f7ff ff3f 	bl	800ccf8 <create_name>
 800ce7a:	4603      	mov	r3, r0
 800ce7c:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800ce7e:	7dfb      	ldrb	r3, [r7, #23]
 800ce80:	2b00      	cmp	r3, #0
 800ce82:	d134      	bne.n	800ceee <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 800ce84:	6878      	ldr	r0, [r7, #4]
 800ce86:	f7ff fe82 	bl	800cb8e <dir_find>
 800ce8a:	4603      	mov	r3, r0
 800ce8c:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800ce8e:	687b      	ldr	r3, [r7, #4]
 800ce90:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800ce94:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800ce96:	7dfb      	ldrb	r3, [r7, #23]
 800ce98:	2b00      	cmp	r3, #0
 800ce9a:	d00a      	beq.n	800ceb2 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800ce9c:	7dfb      	ldrb	r3, [r7, #23]
 800ce9e:	2b04      	cmp	r3, #4
 800cea0:	d127      	bne.n	800cef2 <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800cea2:	7afb      	ldrb	r3, [r7, #11]
 800cea4:	f003 0304 	and.w	r3, r3, #4
 800cea8:	2b00      	cmp	r3, #0
 800ceaa:	d122      	bne.n	800cef2 <follow_path+0xd2>
 800ceac:	2305      	movs	r3, #5
 800ceae:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800ceb0:	e01f      	b.n	800cef2 <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800ceb2:	7afb      	ldrb	r3, [r7, #11]
 800ceb4:	f003 0304 	and.w	r3, r3, #4
 800ceb8:	2b00      	cmp	r3, #0
 800ceba:	d11c      	bne.n	800cef6 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800cebc:	693b      	ldr	r3, [r7, #16]
 800cebe:	799b      	ldrb	r3, [r3, #6]
 800cec0:	f003 0310 	and.w	r3, r3, #16
 800cec4:	2b00      	cmp	r3, #0
 800cec6:	d102      	bne.n	800cece <follow_path+0xae>
				res = FR_NO_PATH; break;
 800cec8:	2305      	movs	r3, #5
 800ceca:	75fb      	strb	r3, [r7, #23]
 800cecc:	e014      	b.n	800cef8 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800cece:	68fb      	ldr	r3, [r7, #12]
 800ced0:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800ced4:	687b      	ldr	r3, [r7, #4]
 800ced6:	695b      	ldr	r3, [r3, #20]
 800ced8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cedc:	4413      	add	r3, r2
 800cede:	4619      	mov	r1, r3
 800cee0:	68f8      	ldr	r0, [r7, #12]
 800cee2:	f7ff fdd8 	bl	800ca96 <ld_clust>
 800cee6:	4602      	mov	r2, r0
 800cee8:	693b      	ldr	r3, [r7, #16]
 800ceea:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800ceec:	e7c0      	b.n	800ce70 <follow_path+0x50>
			if (res != FR_OK) break;
 800ceee:	bf00      	nop
 800cef0:	e002      	b.n	800cef8 <follow_path+0xd8>
				break;
 800cef2:	bf00      	nop
 800cef4:	e000      	b.n	800cef8 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800cef6:	bf00      	nop
			}
		}
	}

	return res;
 800cef8:	7dfb      	ldrb	r3, [r7, #23]
}
 800cefa:	4618      	mov	r0, r3
 800cefc:	3718      	adds	r7, #24
 800cefe:	46bd      	mov	sp, r7
 800cf00:	bd80      	pop	{r7, pc}

0800cf02 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800cf02:	b480      	push	{r7}
 800cf04:	b087      	sub	sp, #28
 800cf06:	af00      	add	r7, sp, #0
 800cf08:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800cf0a:	f04f 33ff 	mov.w	r3, #4294967295
 800cf0e:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800cf10:	687b      	ldr	r3, [r7, #4]
 800cf12:	681b      	ldr	r3, [r3, #0]
 800cf14:	2b00      	cmp	r3, #0
 800cf16:	d031      	beq.n	800cf7c <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800cf18:	687b      	ldr	r3, [r7, #4]
 800cf1a:	681b      	ldr	r3, [r3, #0]
 800cf1c:	617b      	str	r3, [r7, #20]
 800cf1e:	e002      	b.n	800cf26 <get_ldnumber+0x24>
 800cf20:	697b      	ldr	r3, [r7, #20]
 800cf22:	3301      	adds	r3, #1
 800cf24:	617b      	str	r3, [r7, #20]
 800cf26:	697b      	ldr	r3, [r7, #20]
 800cf28:	781b      	ldrb	r3, [r3, #0]
 800cf2a:	2b20      	cmp	r3, #32
 800cf2c:	d903      	bls.n	800cf36 <get_ldnumber+0x34>
 800cf2e:	697b      	ldr	r3, [r7, #20]
 800cf30:	781b      	ldrb	r3, [r3, #0]
 800cf32:	2b3a      	cmp	r3, #58	@ 0x3a
 800cf34:	d1f4      	bne.n	800cf20 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800cf36:	697b      	ldr	r3, [r7, #20]
 800cf38:	781b      	ldrb	r3, [r3, #0]
 800cf3a:	2b3a      	cmp	r3, #58	@ 0x3a
 800cf3c:	d11c      	bne.n	800cf78 <get_ldnumber+0x76>
			tp = *path;
 800cf3e:	687b      	ldr	r3, [r7, #4]
 800cf40:	681b      	ldr	r3, [r3, #0]
 800cf42:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800cf44:	68fb      	ldr	r3, [r7, #12]
 800cf46:	1c5a      	adds	r2, r3, #1
 800cf48:	60fa      	str	r2, [r7, #12]
 800cf4a:	781b      	ldrb	r3, [r3, #0]
 800cf4c:	3b30      	subs	r3, #48	@ 0x30
 800cf4e:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800cf50:	68bb      	ldr	r3, [r7, #8]
 800cf52:	2b09      	cmp	r3, #9
 800cf54:	d80e      	bhi.n	800cf74 <get_ldnumber+0x72>
 800cf56:	68fa      	ldr	r2, [r7, #12]
 800cf58:	697b      	ldr	r3, [r7, #20]
 800cf5a:	429a      	cmp	r2, r3
 800cf5c:	d10a      	bne.n	800cf74 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800cf5e:	68bb      	ldr	r3, [r7, #8]
 800cf60:	2b00      	cmp	r3, #0
 800cf62:	d107      	bne.n	800cf74 <get_ldnumber+0x72>
					vol = (int)i;
 800cf64:	68bb      	ldr	r3, [r7, #8]
 800cf66:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800cf68:	697b      	ldr	r3, [r7, #20]
 800cf6a:	3301      	adds	r3, #1
 800cf6c:	617b      	str	r3, [r7, #20]
 800cf6e:	687b      	ldr	r3, [r7, #4]
 800cf70:	697a      	ldr	r2, [r7, #20]
 800cf72:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800cf74:	693b      	ldr	r3, [r7, #16]
 800cf76:	e002      	b.n	800cf7e <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800cf78:	2300      	movs	r3, #0
 800cf7a:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800cf7c:	693b      	ldr	r3, [r7, #16]
}
 800cf7e:	4618      	mov	r0, r3
 800cf80:	371c      	adds	r7, #28
 800cf82:	46bd      	mov	sp, r7
 800cf84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf88:	4770      	bx	lr
	...

0800cf8c <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800cf8c:	b580      	push	{r7, lr}
 800cf8e:	b082      	sub	sp, #8
 800cf90:	af00      	add	r7, sp, #0
 800cf92:	6078      	str	r0, [r7, #4]
 800cf94:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800cf96:	687b      	ldr	r3, [r7, #4]
 800cf98:	2200      	movs	r2, #0
 800cf9a:	70da      	strb	r2, [r3, #3]
 800cf9c:	687b      	ldr	r3, [r7, #4]
 800cf9e:	f04f 32ff 	mov.w	r2, #4294967295
 800cfa2:	62da      	str	r2, [r3, #44]	@ 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800cfa4:	6839      	ldr	r1, [r7, #0]
 800cfa6:	6878      	ldr	r0, [r7, #4]
 800cfa8:	f7ff f9c0 	bl	800c32c <move_window>
 800cfac:	4603      	mov	r3, r0
 800cfae:	2b00      	cmp	r3, #0
 800cfb0:	d001      	beq.n	800cfb6 <check_fs+0x2a>
 800cfb2:	2304      	movs	r3, #4
 800cfb4:	e038      	b.n	800d028 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800cfb6:	687b      	ldr	r3, [r7, #4]
 800cfb8:	3330      	adds	r3, #48	@ 0x30
 800cfba:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800cfbe:	4618      	mov	r0, r3
 800cfc0:	f7fe ffa2 	bl	800bf08 <ld_word>
 800cfc4:	4603      	mov	r3, r0
 800cfc6:	461a      	mov	r2, r3
 800cfc8:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800cfcc:	429a      	cmp	r2, r3
 800cfce:	d001      	beq.n	800cfd4 <check_fs+0x48>
 800cfd0:	2303      	movs	r3, #3
 800cfd2:	e029      	b.n	800d028 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800cfd4:	687b      	ldr	r3, [r7, #4]
 800cfd6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800cfda:	2be9      	cmp	r3, #233	@ 0xe9
 800cfdc:	d009      	beq.n	800cff2 <check_fs+0x66>
 800cfde:	687b      	ldr	r3, [r7, #4]
 800cfe0:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800cfe4:	2beb      	cmp	r3, #235	@ 0xeb
 800cfe6:	d11e      	bne.n	800d026 <check_fs+0x9a>
 800cfe8:	687b      	ldr	r3, [r7, #4]
 800cfea:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 800cfee:	2b90      	cmp	r3, #144	@ 0x90
 800cff0:	d119      	bne.n	800d026 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800cff2:	687b      	ldr	r3, [r7, #4]
 800cff4:	3330      	adds	r3, #48	@ 0x30
 800cff6:	3336      	adds	r3, #54	@ 0x36
 800cff8:	4618      	mov	r0, r3
 800cffa:	f7fe ff9e 	bl	800bf3a <ld_dword>
 800cffe:	4603      	mov	r3, r0
 800d000:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800d004:	4a0a      	ldr	r2, [pc, #40]	@ (800d030 <check_fs+0xa4>)
 800d006:	4293      	cmp	r3, r2
 800d008:	d101      	bne.n	800d00e <check_fs+0x82>
 800d00a:	2300      	movs	r3, #0
 800d00c:	e00c      	b.n	800d028 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800d00e:	687b      	ldr	r3, [r7, #4]
 800d010:	3330      	adds	r3, #48	@ 0x30
 800d012:	3352      	adds	r3, #82	@ 0x52
 800d014:	4618      	mov	r0, r3
 800d016:	f7fe ff90 	bl	800bf3a <ld_dword>
 800d01a:	4603      	mov	r3, r0
 800d01c:	4a05      	ldr	r2, [pc, #20]	@ (800d034 <check_fs+0xa8>)
 800d01e:	4293      	cmp	r3, r2
 800d020:	d101      	bne.n	800d026 <check_fs+0x9a>
 800d022:	2300      	movs	r3, #0
 800d024:	e000      	b.n	800d028 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800d026:	2302      	movs	r3, #2
}
 800d028:	4618      	mov	r0, r3
 800d02a:	3708      	adds	r7, #8
 800d02c:	46bd      	mov	sp, r7
 800d02e:	bd80      	pop	{r7, pc}
 800d030:	00544146 	.word	0x00544146
 800d034:	33544146 	.word	0x33544146

0800d038 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800d038:	b580      	push	{r7, lr}
 800d03a:	b096      	sub	sp, #88	@ 0x58
 800d03c:	af00      	add	r7, sp, #0
 800d03e:	60f8      	str	r0, [r7, #12]
 800d040:	60b9      	str	r1, [r7, #8]
 800d042:	4613      	mov	r3, r2
 800d044:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800d046:	68bb      	ldr	r3, [r7, #8]
 800d048:	2200      	movs	r2, #0
 800d04a:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800d04c:	68f8      	ldr	r0, [r7, #12]
 800d04e:	f7ff ff58 	bl	800cf02 <get_ldnumber>
 800d052:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800d054:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d056:	2b00      	cmp	r3, #0
 800d058:	da01      	bge.n	800d05e <find_volume+0x26>
 800d05a:	230b      	movs	r3, #11
 800d05c:	e22d      	b.n	800d4ba <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800d05e:	4aa1      	ldr	r2, [pc, #644]	@ (800d2e4 <find_volume+0x2ac>)
 800d060:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d062:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d066:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800d068:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d06a:	2b00      	cmp	r3, #0
 800d06c:	d101      	bne.n	800d072 <find_volume+0x3a>
 800d06e:	230c      	movs	r3, #12
 800d070:	e223      	b.n	800d4ba <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800d072:	68bb      	ldr	r3, [r7, #8]
 800d074:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d076:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800d078:	79fb      	ldrb	r3, [r7, #7]
 800d07a:	f023 0301 	bic.w	r3, r3, #1
 800d07e:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800d080:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d082:	781b      	ldrb	r3, [r3, #0]
 800d084:	2b00      	cmp	r3, #0
 800d086:	d01a      	beq.n	800d0be <find_volume+0x86>
		stat = disk_status(fs->drv);
 800d088:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d08a:	785b      	ldrb	r3, [r3, #1]
 800d08c:	4618      	mov	r0, r3
 800d08e:	f7fe feb9 	bl	800be04 <disk_status>
 800d092:	4603      	mov	r3, r0
 800d094:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800d098:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800d09c:	f003 0301 	and.w	r3, r3, #1
 800d0a0:	2b00      	cmp	r3, #0
 800d0a2:	d10c      	bne.n	800d0be <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800d0a4:	79fb      	ldrb	r3, [r7, #7]
 800d0a6:	2b00      	cmp	r3, #0
 800d0a8:	d007      	beq.n	800d0ba <find_volume+0x82>
 800d0aa:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800d0ae:	f003 0304 	and.w	r3, r3, #4
 800d0b2:	2b00      	cmp	r3, #0
 800d0b4:	d001      	beq.n	800d0ba <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800d0b6:	230a      	movs	r3, #10
 800d0b8:	e1ff      	b.n	800d4ba <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 800d0ba:	2300      	movs	r3, #0
 800d0bc:	e1fd      	b.n	800d4ba <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800d0be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d0c0:	2200      	movs	r2, #0
 800d0c2:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800d0c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d0c6:	b2da      	uxtb	r2, r3
 800d0c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d0ca:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800d0cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d0ce:	785b      	ldrb	r3, [r3, #1]
 800d0d0:	4618      	mov	r0, r3
 800d0d2:	f7fe feb1 	bl	800be38 <disk_initialize>
 800d0d6:	4603      	mov	r3, r0
 800d0d8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800d0dc:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800d0e0:	f003 0301 	and.w	r3, r3, #1
 800d0e4:	2b00      	cmp	r3, #0
 800d0e6:	d001      	beq.n	800d0ec <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800d0e8:	2303      	movs	r3, #3
 800d0ea:	e1e6      	b.n	800d4ba <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800d0ec:	79fb      	ldrb	r3, [r7, #7]
 800d0ee:	2b00      	cmp	r3, #0
 800d0f0:	d007      	beq.n	800d102 <find_volume+0xca>
 800d0f2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800d0f6:	f003 0304 	and.w	r3, r3, #4
 800d0fa:	2b00      	cmp	r3, #0
 800d0fc:	d001      	beq.n	800d102 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800d0fe:	230a      	movs	r3, #10
 800d100:	e1db      	b.n	800d4ba <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800d102:	2300      	movs	r3, #0
 800d104:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800d106:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800d108:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800d10a:	f7ff ff3f 	bl	800cf8c <check_fs>
 800d10e:	4603      	mov	r3, r0
 800d110:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800d114:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800d118:	2b02      	cmp	r3, #2
 800d11a:	d149      	bne.n	800d1b0 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800d11c:	2300      	movs	r3, #0
 800d11e:	643b      	str	r3, [r7, #64]	@ 0x40
 800d120:	e01e      	b.n	800d160 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800d122:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d124:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800d128:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d12a:	011b      	lsls	r3, r3, #4
 800d12c:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 800d130:	4413      	add	r3, r2
 800d132:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800d134:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d136:	3304      	adds	r3, #4
 800d138:	781b      	ldrb	r3, [r3, #0]
 800d13a:	2b00      	cmp	r3, #0
 800d13c:	d006      	beq.n	800d14c <find_volume+0x114>
 800d13e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d140:	3308      	adds	r3, #8
 800d142:	4618      	mov	r0, r3
 800d144:	f7fe fef9 	bl	800bf3a <ld_dword>
 800d148:	4602      	mov	r2, r0
 800d14a:	e000      	b.n	800d14e <find_volume+0x116>
 800d14c:	2200      	movs	r2, #0
 800d14e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d150:	009b      	lsls	r3, r3, #2
 800d152:	3358      	adds	r3, #88	@ 0x58
 800d154:	443b      	add	r3, r7
 800d156:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800d15a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d15c:	3301      	adds	r3, #1
 800d15e:	643b      	str	r3, [r7, #64]	@ 0x40
 800d160:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d162:	2b03      	cmp	r3, #3
 800d164:	d9dd      	bls.n	800d122 <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800d166:	2300      	movs	r3, #0
 800d168:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 800d16a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d16c:	2b00      	cmp	r3, #0
 800d16e:	d002      	beq.n	800d176 <find_volume+0x13e>
 800d170:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d172:	3b01      	subs	r3, #1
 800d174:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800d176:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d178:	009b      	lsls	r3, r3, #2
 800d17a:	3358      	adds	r3, #88	@ 0x58
 800d17c:	443b      	add	r3, r7
 800d17e:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800d182:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800d184:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d186:	2b00      	cmp	r3, #0
 800d188:	d005      	beq.n	800d196 <find_volume+0x15e>
 800d18a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800d18c:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800d18e:	f7ff fefd 	bl	800cf8c <check_fs>
 800d192:	4603      	mov	r3, r0
 800d194:	e000      	b.n	800d198 <find_volume+0x160>
 800d196:	2303      	movs	r3, #3
 800d198:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800d19c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800d1a0:	2b01      	cmp	r3, #1
 800d1a2:	d905      	bls.n	800d1b0 <find_volume+0x178>
 800d1a4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d1a6:	3301      	adds	r3, #1
 800d1a8:	643b      	str	r3, [r7, #64]	@ 0x40
 800d1aa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d1ac:	2b03      	cmp	r3, #3
 800d1ae:	d9e2      	bls.n	800d176 <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800d1b0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800d1b4:	2b04      	cmp	r3, #4
 800d1b6:	d101      	bne.n	800d1bc <find_volume+0x184>
 800d1b8:	2301      	movs	r3, #1
 800d1ba:	e17e      	b.n	800d4ba <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800d1bc:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800d1c0:	2b01      	cmp	r3, #1
 800d1c2:	d901      	bls.n	800d1c8 <find_volume+0x190>
 800d1c4:	230d      	movs	r3, #13
 800d1c6:	e178      	b.n	800d4ba <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800d1c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d1ca:	3330      	adds	r3, #48	@ 0x30
 800d1cc:	330b      	adds	r3, #11
 800d1ce:	4618      	mov	r0, r3
 800d1d0:	f7fe fe9a 	bl	800bf08 <ld_word>
 800d1d4:	4603      	mov	r3, r0
 800d1d6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d1da:	d001      	beq.n	800d1e0 <find_volume+0x1a8>
 800d1dc:	230d      	movs	r3, #13
 800d1de:	e16c      	b.n	800d4ba <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800d1e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d1e2:	3330      	adds	r3, #48	@ 0x30
 800d1e4:	3316      	adds	r3, #22
 800d1e6:	4618      	mov	r0, r3
 800d1e8:	f7fe fe8e 	bl	800bf08 <ld_word>
 800d1ec:	4603      	mov	r3, r0
 800d1ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800d1f0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d1f2:	2b00      	cmp	r3, #0
 800d1f4:	d106      	bne.n	800d204 <find_volume+0x1cc>
 800d1f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d1f8:	3330      	adds	r3, #48	@ 0x30
 800d1fa:	3324      	adds	r3, #36	@ 0x24
 800d1fc:	4618      	mov	r0, r3
 800d1fe:	f7fe fe9c 	bl	800bf3a <ld_dword>
 800d202:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 800d204:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d206:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800d208:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800d20a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d20c:	f893 2040 	ldrb.w	r2, [r3, #64]	@ 0x40
 800d210:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d212:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800d214:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d216:	789b      	ldrb	r3, [r3, #2]
 800d218:	2b01      	cmp	r3, #1
 800d21a:	d005      	beq.n	800d228 <find_volume+0x1f0>
 800d21c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d21e:	789b      	ldrb	r3, [r3, #2]
 800d220:	2b02      	cmp	r3, #2
 800d222:	d001      	beq.n	800d228 <find_volume+0x1f0>
 800d224:	230d      	movs	r3, #13
 800d226:	e148      	b.n	800d4ba <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800d228:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d22a:	789b      	ldrb	r3, [r3, #2]
 800d22c:	461a      	mov	r2, r3
 800d22e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d230:	fb02 f303 	mul.w	r3, r2, r3
 800d234:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800d236:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d238:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800d23c:	461a      	mov	r2, r3
 800d23e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d240:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800d242:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d244:	895b      	ldrh	r3, [r3, #10]
 800d246:	2b00      	cmp	r3, #0
 800d248:	d008      	beq.n	800d25c <find_volume+0x224>
 800d24a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d24c:	895b      	ldrh	r3, [r3, #10]
 800d24e:	461a      	mov	r2, r3
 800d250:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d252:	895b      	ldrh	r3, [r3, #10]
 800d254:	3b01      	subs	r3, #1
 800d256:	4013      	ands	r3, r2
 800d258:	2b00      	cmp	r3, #0
 800d25a:	d001      	beq.n	800d260 <find_volume+0x228>
 800d25c:	230d      	movs	r3, #13
 800d25e:	e12c      	b.n	800d4ba <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800d260:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d262:	3330      	adds	r3, #48	@ 0x30
 800d264:	3311      	adds	r3, #17
 800d266:	4618      	mov	r0, r3
 800d268:	f7fe fe4e 	bl	800bf08 <ld_word>
 800d26c:	4603      	mov	r3, r0
 800d26e:	461a      	mov	r2, r3
 800d270:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d272:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800d274:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d276:	891b      	ldrh	r3, [r3, #8]
 800d278:	f003 030f 	and.w	r3, r3, #15
 800d27c:	b29b      	uxth	r3, r3
 800d27e:	2b00      	cmp	r3, #0
 800d280:	d001      	beq.n	800d286 <find_volume+0x24e>
 800d282:	230d      	movs	r3, #13
 800d284:	e119      	b.n	800d4ba <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800d286:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d288:	3330      	adds	r3, #48	@ 0x30
 800d28a:	3313      	adds	r3, #19
 800d28c:	4618      	mov	r0, r3
 800d28e:	f7fe fe3b 	bl	800bf08 <ld_word>
 800d292:	4603      	mov	r3, r0
 800d294:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800d296:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d298:	2b00      	cmp	r3, #0
 800d29a:	d106      	bne.n	800d2aa <find_volume+0x272>
 800d29c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d29e:	3330      	adds	r3, #48	@ 0x30
 800d2a0:	3320      	adds	r3, #32
 800d2a2:	4618      	mov	r0, r3
 800d2a4:	f7fe fe49 	bl	800bf3a <ld_dword>
 800d2a8:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800d2aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d2ac:	3330      	adds	r3, #48	@ 0x30
 800d2ae:	330e      	adds	r3, #14
 800d2b0:	4618      	mov	r0, r3
 800d2b2:	f7fe fe29 	bl	800bf08 <ld_word>
 800d2b6:	4603      	mov	r3, r0
 800d2b8:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800d2ba:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800d2bc:	2b00      	cmp	r3, #0
 800d2be:	d101      	bne.n	800d2c4 <find_volume+0x28c>
 800d2c0:	230d      	movs	r3, #13
 800d2c2:	e0fa      	b.n	800d4ba <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800d2c4:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800d2c6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d2c8:	4413      	add	r3, r2
 800d2ca:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d2cc:	8912      	ldrh	r2, [r2, #8]
 800d2ce:	0912      	lsrs	r2, r2, #4
 800d2d0:	b292      	uxth	r2, r2
 800d2d2:	4413      	add	r3, r2
 800d2d4:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800d2d6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d2d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d2da:	429a      	cmp	r2, r3
 800d2dc:	d204      	bcs.n	800d2e8 <find_volume+0x2b0>
 800d2de:	230d      	movs	r3, #13
 800d2e0:	e0eb      	b.n	800d4ba <find_volume+0x482>
 800d2e2:	bf00      	nop
 800d2e4:	2001366c 	.word	0x2001366c
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800d2e8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d2ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d2ec:	1ad3      	subs	r3, r2, r3
 800d2ee:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d2f0:	8952      	ldrh	r2, [r2, #10]
 800d2f2:	fbb3 f3f2 	udiv	r3, r3, r2
 800d2f6:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800d2f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d2fa:	2b00      	cmp	r3, #0
 800d2fc:	d101      	bne.n	800d302 <find_volume+0x2ca>
 800d2fe:	230d      	movs	r3, #13
 800d300:	e0db      	b.n	800d4ba <find_volume+0x482>
		fmt = FS_FAT32;
 800d302:	2303      	movs	r3, #3
 800d304:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800d308:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d30a:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800d30e:	4293      	cmp	r3, r2
 800d310:	d802      	bhi.n	800d318 <find_volume+0x2e0>
 800d312:	2302      	movs	r3, #2
 800d314:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800d318:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d31a:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800d31e:	4293      	cmp	r3, r2
 800d320:	d802      	bhi.n	800d328 <find_volume+0x2f0>
 800d322:	2301      	movs	r3, #1
 800d324:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800d328:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d32a:	1c9a      	adds	r2, r3, #2
 800d32c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d32e:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 800d330:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d332:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800d334:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800d336:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800d338:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d33a:	441a      	add	r2, r3
 800d33c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d33e:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 800d340:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800d342:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d344:	441a      	add	r2, r3
 800d346:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d348:	629a      	str	r2, [r3, #40]	@ 0x28
		if (fmt == FS_FAT32) {
 800d34a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800d34e:	2b03      	cmp	r3, #3
 800d350:	d11e      	bne.n	800d390 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800d352:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d354:	3330      	adds	r3, #48	@ 0x30
 800d356:	332a      	adds	r3, #42	@ 0x2a
 800d358:	4618      	mov	r0, r3
 800d35a:	f7fe fdd5 	bl	800bf08 <ld_word>
 800d35e:	4603      	mov	r3, r0
 800d360:	2b00      	cmp	r3, #0
 800d362:	d001      	beq.n	800d368 <find_volume+0x330>
 800d364:	230d      	movs	r3, #13
 800d366:	e0a8      	b.n	800d4ba <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800d368:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d36a:	891b      	ldrh	r3, [r3, #8]
 800d36c:	2b00      	cmp	r3, #0
 800d36e:	d001      	beq.n	800d374 <find_volume+0x33c>
 800d370:	230d      	movs	r3, #13
 800d372:	e0a2      	b.n	800d4ba <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800d374:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d376:	3330      	adds	r3, #48	@ 0x30
 800d378:	332c      	adds	r3, #44	@ 0x2c
 800d37a:	4618      	mov	r0, r3
 800d37c:	f7fe fddd 	bl	800bf3a <ld_dword>
 800d380:	4602      	mov	r2, r0
 800d382:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d384:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800d386:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d388:	695b      	ldr	r3, [r3, #20]
 800d38a:	009b      	lsls	r3, r3, #2
 800d38c:	647b      	str	r3, [r7, #68]	@ 0x44
 800d38e:	e01f      	b.n	800d3d0 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800d390:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d392:	891b      	ldrh	r3, [r3, #8]
 800d394:	2b00      	cmp	r3, #0
 800d396:	d101      	bne.n	800d39c <find_volume+0x364>
 800d398:	230d      	movs	r3, #13
 800d39a:	e08e      	b.n	800d4ba <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800d39c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d39e:	6a1a      	ldr	r2, [r3, #32]
 800d3a0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d3a2:	441a      	add	r2, r3
 800d3a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d3a6:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800d3a8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800d3ac:	2b02      	cmp	r3, #2
 800d3ae:	d103      	bne.n	800d3b8 <find_volume+0x380>
 800d3b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d3b2:	695b      	ldr	r3, [r3, #20]
 800d3b4:	005b      	lsls	r3, r3, #1
 800d3b6:	e00a      	b.n	800d3ce <find_volume+0x396>
 800d3b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d3ba:	695a      	ldr	r2, [r3, #20]
 800d3bc:	4613      	mov	r3, r2
 800d3be:	005b      	lsls	r3, r3, #1
 800d3c0:	4413      	add	r3, r2
 800d3c2:	085a      	lsrs	r2, r3, #1
 800d3c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d3c6:	695b      	ldr	r3, [r3, #20]
 800d3c8:	f003 0301 	and.w	r3, r3, #1
 800d3cc:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800d3ce:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800d3d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d3d2:	699a      	ldr	r2, [r3, #24]
 800d3d4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d3d6:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 800d3da:	0a5b      	lsrs	r3, r3, #9
 800d3dc:	429a      	cmp	r2, r3
 800d3de:	d201      	bcs.n	800d3e4 <find_volume+0x3ac>
 800d3e0:	230d      	movs	r3, #13
 800d3e2:	e06a      	b.n	800d4ba <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800d3e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d3e6:	f04f 32ff 	mov.w	r2, #4294967295
 800d3ea:	611a      	str	r2, [r3, #16]
 800d3ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d3ee:	691a      	ldr	r2, [r3, #16]
 800d3f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d3f2:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 800d3f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d3f6:	2280      	movs	r2, #128	@ 0x80
 800d3f8:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800d3fa:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800d3fe:	2b03      	cmp	r3, #3
 800d400:	d149      	bne.n	800d496 <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800d402:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d404:	3330      	adds	r3, #48	@ 0x30
 800d406:	3330      	adds	r3, #48	@ 0x30
 800d408:	4618      	mov	r0, r3
 800d40a:	f7fe fd7d 	bl	800bf08 <ld_word>
 800d40e:	4603      	mov	r3, r0
 800d410:	2b01      	cmp	r3, #1
 800d412:	d140      	bne.n	800d496 <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 800d414:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d416:	3301      	adds	r3, #1
 800d418:	4619      	mov	r1, r3
 800d41a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800d41c:	f7fe ff86 	bl	800c32c <move_window>
 800d420:	4603      	mov	r3, r0
 800d422:	2b00      	cmp	r3, #0
 800d424:	d137      	bne.n	800d496 <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 800d426:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d428:	2200      	movs	r2, #0
 800d42a:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800d42c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d42e:	3330      	adds	r3, #48	@ 0x30
 800d430:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800d434:	4618      	mov	r0, r3
 800d436:	f7fe fd67 	bl	800bf08 <ld_word>
 800d43a:	4603      	mov	r3, r0
 800d43c:	461a      	mov	r2, r3
 800d43e:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800d442:	429a      	cmp	r2, r3
 800d444:	d127      	bne.n	800d496 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800d446:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d448:	3330      	adds	r3, #48	@ 0x30
 800d44a:	4618      	mov	r0, r3
 800d44c:	f7fe fd75 	bl	800bf3a <ld_dword>
 800d450:	4603      	mov	r3, r0
 800d452:	4a1c      	ldr	r2, [pc, #112]	@ (800d4c4 <find_volume+0x48c>)
 800d454:	4293      	cmp	r3, r2
 800d456:	d11e      	bne.n	800d496 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800d458:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d45a:	3330      	adds	r3, #48	@ 0x30
 800d45c:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800d460:	4618      	mov	r0, r3
 800d462:	f7fe fd6a 	bl	800bf3a <ld_dword>
 800d466:	4603      	mov	r3, r0
 800d468:	4a17      	ldr	r2, [pc, #92]	@ (800d4c8 <find_volume+0x490>)
 800d46a:	4293      	cmp	r3, r2
 800d46c:	d113      	bne.n	800d496 <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800d46e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d470:	3330      	adds	r3, #48	@ 0x30
 800d472:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 800d476:	4618      	mov	r0, r3
 800d478:	f7fe fd5f 	bl	800bf3a <ld_dword>
 800d47c:	4602      	mov	r2, r0
 800d47e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d480:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800d482:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d484:	3330      	adds	r3, #48	@ 0x30
 800d486:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 800d48a:	4618      	mov	r0, r3
 800d48c:	f7fe fd55 	bl	800bf3a <ld_dword>
 800d490:	4602      	mov	r2, r0
 800d492:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d494:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800d496:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d498:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800d49c:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800d49e:	4b0b      	ldr	r3, [pc, #44]	@ (800d4cc <find_volume+0x494>)
 800d4a0:	881b      	ldrh	r3, [r3, #0]
 800d4a2:	3301      	adds	r3, #1
 800d4a4:	b29a      	uxth	r2, r3
 800d4a6:	4b09      	ldr	r3, [pc, #36]	@ (800d4cc <find_volume+0x494>)
 800d4a8:	801a      	strh	r2, [r3, #0]
 800d4aa:	4b08      	ldr	r3, [pc, #32]	@ (800d4cc <find_volume+0x494>)
 800d4ac:	881a      	ldrh	r2, [r3, #0]
 800d4ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d4b0:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800d4b2:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800d4b4:	f7fe fed2 	bl	800c25c <clear_lock>
#endif
	return FR_OK;
 800d4b8:	2300      	movs	r3, #0
}
 800d4ba:	4618      	mov	r0, r3
 800d4bc:	3758      	adds	r7, #88	@ 0x58
 800d4be:	46bd      	mov	sp, r7
 800d4c0:	bd80      	pop	{r7, pc}
 800d4c2:	bf00      	nop
 800d4c4:	41615252 	.word	0x41615252
 800d4c8:	61417272 	.word	0x61417272
 800d4cc:	20013670 	.word	0x20013670

0800d4d0 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800d4d0:	b580      	push	{r7, lr}
 800d4d2:	b084      	sub	sp, #16
 800d4d4:	af00      	add	r7, sp, #0
 800d4d6:	6078      	str	r0, [r7, #4]
 800d4d8:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800d4da:	2309      	movs	r3, #9
 800d4dc:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800d4de:	687b      	ldr	r3, [r7, #4]
 800d4e0:	2b00      	cmp	r3, #0
 800d4e2:	d01c      	beq.n	800d51e <validate+0x4e>
 800d4e4:	687b      	ldr	r3, [r7, #4]
 800d4e6:	681b      	ldr	r3, [r3, #0]
 800d4e8:	2b00      	cmp	r3, #0
 800d4ea:	d018      	beq.n	800d51e <validate+0x4e>
 800d4ec:	687b      	ldr	r3, [r7, #4]
 800d4ee:	681b      	ldr	r3, [r3, #0]
 800d4f0:	781b      	ldrb	r3, [r3, #0]
 800d4f2:	2b00      	cmp	r3, #0
 800d4f4:	d013      	beq.n	800d51e <validate+0x4e>
 800d4f6:	687b      	ldr	r3, [r7, #4]
 800d4f8:	889a      	ldrh	r2, [r3, #4]
 800d4fa:	687b      	ldr	r3, [r7, #4]
 800d4fc:	681b      	ldr	r3, [r3, #0]
 800d4fe:	88db      	ldrh	r3, [r3, #6]
 800d500:	429a      	cmp	r2, r3
 800d502:	d10c      	bne.n	800d51e <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800d504:	687b      	ldr	r3, [r7, #4]
 800d506:	681b      	ldr	r3, [r3, #0]
 800d508:	785b      	ldrb	r3, [r3, #1]
 800d50a:	4618      	mov	r0, r3
 800d50c:	f7fe fc7a 	bl	800be04 <disk_status>
 800d510:	4603      	mov	r3, r0
 800d512:	f003 0301 	and.w	r3, r3, #1
 800d516:	2b00      	cmp	r3, #0
 800d518:	d101      	bne.n	800d51e <validate+0x4e>
			res = FR_OK;
 800d51a:	2300      	movs	r3, #0
 800d51c:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800d51e:	7bfb      	ldrb	r3, [r7, #15]
 800d520:	2b00      	cmp	r3, #0
 800d522:	d102      	bne.n	800d52a <validate+0x5a>
 800d524:	687b      	ldr	r3, [r7, #4]
 800d526:	681b      	ldr	r3, [r3, #0]
 800d528:	e000      	b.n	800d52c <validate+0x5c>
 800d52a:	2300      	movs	r3, #0
 800d52c:	683a      	ldr	r2, [r7, #0]
 800d52e:	6013      	str	r3, [r2, #0]
	return res;
 800d530:	7bfb      	ldrb	r3, [r7, #15]
}
 800d532:	4618      	mov	r0, r3
 800d534:	3710      	adds	r7, #16
 800d536:	46bd      	mov	sp, r7
 800d538:	bd80      	pop	{r7, pc}
	...

0800d53c <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800d53c:	b580      	push	{r7, lr}
 800d53e:	b088      	sub	sp, #32
 800d540:	af00      	add	r7, sp, #0
 800d542:	60f8      	str	r0, [r7, #12]
 800d544:	60b9      	str	r1, [r7, #8]
 800d546:	4613      	mov	r3, r2
 800d548:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800d54a:	68bb      	ldr	r3, [r7, #8]
 800d54c:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800d54e:	f107 0310 	add.w	r3, r7, #16
 800d552:	4618      	mov	r0, r3
 800d554:	f7ff fcd5 	bl	800cf02 <get_ldnumber>
 800d558:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800d55a:	69fb      	ldr	r3, [r7, #28]
 800d55c:	2b00      	cmp	r3, #0
 800d55e:	da01      	bge.n	800d564 <f_mount+0x28>
 800d560:	230b      	movs	r3, #11
 800d562:	e02b      	b.n	800d5bc <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800d564:	4a17      	ldr	r2, [pc, #92]	@ (800d5c4 <f_mount+0x88>)
 800d566:	69fb      	ldr	r3, [r7, #28]
 800d568:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d56c:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800d56e:	69bb      	ldr	r3, [r7, #24]
 800d570:	2b00      	cmp	r3, #0
 800d572:	d005      	beq.n	800d580 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800d574:	69b8      	ldr	r0, [r7, #24]
 800d576:	f7fe fe71 	bl	800c25c <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800d57a:	69bb      	ldr	r3, [r7, #24]
 800d57c:	2200      	movs	r2, #0
 800d57e:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800d580:	68fb      	ldr	r3, [r7, #12]
 800d582:	2b00      	cmp	r3, #0
 800d584:	d002      	beq.n	800d58c <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800d586:	68fb      	ldr	r3, [r7, #12]
 800d588:	2200      	movs	r2, #0
 800d58a:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800d58c:	68fa      	ldr	r2, [r7, #12]
 800d58e:	490d      	ldr	r1, [pc, #52]	@ (800d5c4 <f_mount+0x88>)
 800d590:	69fb      	ldr	r3, [r7, #28]
 800d592:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800d596:	68fb      	ldr	r3, [r7, #12]
 800d598:	2b00      	cmp	r3, #0
 800d59a:	d002      	beq.n	800d5a2 <f_mount+0x66>
 800d59c:	79fb      	ldrb	r3, [r7, #7]
 800d59e:	2b01      	cmp	r3, #1
 800d5a0:	d001      	beq.n	800d5a6 <f_mount+0x6a>
 800d5a2:	2300      	movs	r3, #0
 800d5a4:	e00a      	b.n	800d5bc <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800d5a6:	f107 010c 	add.w	r1, r7, #12
 800d5aa:	f107 0308 	add.w	r3, r7, #8
 800d5ae:	2200      	movs	r2, #0
 800d5b0:	4618      	mov	r0, r3
 800d5b2:	f7ff fd41 	bl	800d038 <find_volume>
 800d5b6:	4603      	mov	r3, r0
 800d5b8:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800d5ba:	7dfb      	ldrb	r3, [r7, #23]
}
 800d5bc:	4618      	mov	r0, r3
 800d5be:	3720      	adds	r7, #32
 800d5c0:	46bd      	mov	sp, r7
 800d5c2:	bd80      	pop	{r7, pc}
 800d5c4:	2001366c 	.word	0x2001366c

0800d5c8 <f_opendir>:

FRESULT f_opendir (
	DIR* dp,			/* Pointer to directory object to create */
	const TCHAR* path	/* Pointer to the directory path */
)
{
 800d5c8:	b580      	push	{r7, lr}
 800d5ca:	b086      	sub	sp, #24
 800d5cc:	af00      	add	r7, sp, #0
 800d5ce:	6078      	str	r0, [r7, #4]
 800d5d0:	6039      	str	r1, [r7, #0]
	FATFS *fs;
	_FDID *obj;
	DEF_NAMBUF


	if (!dp) return FR_INVALID_OBJECT;
 800d5d2:	687b      	ldr	r3, [r7, #4]
 800d5d4:	2b00      	cmp	r3, #0
 800d5d6:	d101      	bne.n	800d5dc <f_opendir+0x14>
 800d5d8:	2309      	movs	r3, #9
 800d5da:	e064      	b.n	800d6a6 <f_opendir+0xde>

	/* Get logical drive */
	obj = &dp->obj;
 800d5dc:	687b      	ldr	r3, [r7, #4]
 800d5de:	613b      	str	r3, [r7, #16]
	res = find_volume(&path, &fs, 0);
 800d5e0:	f107 010c 	add.w	r1, r7, #12
 800d5e4:	463b      	mov	r3, r7
 800d5e6:	2200      	movs	r2, #0
 800d5e8:	4618      	mov	r0, r3
 800d5ea:	f7ff fd25 	bl	800d038 <find_volume>
 800d5ee:	4603      	mov	r3, r0
 800d5f0:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800d5f2:	7dfb      	ldrb	r3, [r7, #23]
 800d5f4:	2b00      	cmp	r3, #0
 800d5f6:	d14f      	bne.n	800d698 <f_opendir+0xd0>
		obj->fs = fs;
 800d5f8:	68fa      	ldr	r2, [r7, #12]
 800d5fa:	693b      	ldr	r3, [r7, #16]
 800d5fc:	601a      	str	r2, [r3, #0]
		INIT_NAMBUF(fs);
		res = follow_path(dp, path);			/* Follow the path to the directory */
 800d5fe:	683b      	ldr	r3, [r7, #0]
 800d600:	4619      	mov	r1, r3
 800d602:	6878      	ldr	r0, [r7, #4]
 800d604:	f7ff fc0c 	bl	800ce20 <follow_path>
 800d608:	4603      	mov	r3, r0
 800d60a:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK) {						/* Follow completed */
 800d60c:	7dfb      	ldrb	r3, [r7, #23]
 800d60e:	2b00      	cmp	r3, #0
 800d610:	d13d      	bne.n	800d68e <f_opendir+0xc6>
			if (!(dp->fn[NSFLAG] & NS_NONAME)) {	/* It is not the origin directory itself */
 800d612:	687b      	ldr	r3, [r7, #4]
 800d614:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800d618:	b25b      	sxtb	r3, r3
 800d61a:	2b00      	cmp	r3, #0
 800d61c:	db12      	blt.n	800d644 <f_opendir+0x7c>
				if (obj->attr & AM_DIR) {		/* This object is a sub-directory */
 800d61e:	693b      	ldr	r3, [r7, #16]
 800d620:	799b      	ldrb	r3, [r3, #6]
 800d622:	f003 0310 	and.w	r3, r3, #16
 800d626:	2b00      	cmp	r3, #0
 800d628:	d00a      	beq.n	800d640 <f_opendir+0x78>
						obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
						obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
					} else
#endif
					{
						obj->sclust = ld_clust(fs, dp->dir);	/* Get object allocation info */
 800d62a:	68fa      	ldr	r2, [r7, #12]
 800d62c:	687b      	ldr	r3, [r7, #4]
 800d62e:	6a1b      	ldr	r3, [r3, #32]
 800d630:	4619      	mov	r1, r3
 800d632:	4610      	mov	r0, r2
 800d634:	f7ff fa2f 	bl	800ca96 <ld_clust>
 800d638:	4602      	mov	r2, r0
 800d63a:	693b      	ldr	r3, [r7, #16]
 800d63c:	609a      	str	r2, [r3, #8]
 800d63e:	e001      	b.n	800d644 <f_opendir+0x7c>
					}
				} else {						/* This object is a file */
					res = FR_NO_PATH;
 800d640:	2305      	movs	r3, #5
 800d642:	75fb      	strb	r3, [r7, #23]
				}
			}
			if (res == FR_OK) {
 800d644:	7dfb      	ldrb	r3, [r7, #23]
 800d646:	2b00      	cmp	r3, #0
 800d648:	d121      	bne.n	800d68e <f_opendir+0xc6>
				obj->id = fs->id;
 800d64a:	68fb      	ldr	r3, [r7, #12]
 800d64c:	88da      	ldrh	r2, [r3, #6]
 800d64e:	693b      	ldr	r3, [r7, #16]
 800d650:	809a      	strh	r2, [r3, #4]
				res = dir_sdi(dp, 0);			/* Rewind directory */
 800d652:	2100      	movs	r1, #0
 800d654:	6878      	ldr	r0, [r7, #4]
 800d656:	f7ff f8de 	bl	800c816 <dir_sdi>
 800d65a:	4603      	mov	r3, r0
 800d65c:	75fb      	strb	r3, [r7, #23]
#if _FS_LOCK != 0
				if (res == FR_OK) {
 800d65e:	7dfb      	ldrb	r3, [r7, #23]
 800d660:	2b00      	cmp	r3, #0
 800d662:	d114      	bne.n	800d68e <f_opendir+0xc6>
					if (obj->sclust) {
 800d664:	693b      	ldr	r3, [r7, #16]
 800d666:	689b      	ldr	r3, [r3, #8]
 800d668:	2b00      	cmp	r3, #0
 800d66a:	d00d      	beq.n	800d688 <f_opendir+0xc0>
						obj->lockid = inc_lock(dp, 0);	/* Lock the sub directory */
 800d66c:	2100      	movs	r1, #0
 800d66e:	6878      	ldr	r0, [r7, #4]
 800d670:	f7fe fd2a 	bl	800c0c8 <inc_lock>
 800d674:	4602      	mov	r2, r0
 800d676:	693b      	ldr	r3, [r7, #16]
 800d678:	611a      	str	r2, [r3, #16]
						if (!obj->lockid) res = FR_TOO_MANY_OPEN_FILES;
 800d67a:	693b      	ldr	r3, [r7, #16]
 800d67c:	691b      	ldr	r3, [r3, #16]
 800d67e:	2b00      	cmp	r3, #0
 800d680:	d105      	bne.n	800d68e <f_opendir+0xc6>
 800d682:	2312      	movs	r3, #18
 800d684:	75fb      	strb	r3, [r7, #23]
 800d686:	e002      	b.n	800d68e <f_opendir+0xc6>
					} else {
						obj->lockid = 0;	/* Root directory need not to be locked */
 800d688:	693b      	ldr	r3, [r7, #16]
 800d68a:	2200      	movs	r2, #0
 800d68c:	611a      	str	r2, [r3, #16]
				}
#endif
			}
		}
		FREE_NAMBUF();
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 800d68e:	7dfb      	ldrb	r3, [r7, #23]
 800d690:	2b04      	cmp	r3, #4
 800d692:	d101      	bne.n	800d698 <f_opendir+0xd0>
 800d694:	2305      	movs	r3, #5
 800d696:	75fb      	strb	r3, [r7, #23]
	}
	if (res != FR_OK) obj->fs = 0;		/* Invalidate the directory object if function faild */
 800d698:	7dfb      	ldrb	r3, [r7, #23]
 800d69a:	2b00      	cmp	r3, #0
 800d69c:	d002      	beq.n	800d6a4 <f_opendir+0xdc>
 800d69e:	693b      	ldr	r3, [r7, #16]
 800d6a0:	2200      	movs	r2, #0
 800d6a2:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800d6a4:	7dfb      	ldrb	r3, [r7, #23]
}
 800d6a6:	4618      	mov	r0, r3
 800d6a8:	3718      	adds	r7, #24
 800d6aa:	46bd      	mov	sp, r7
 800d6ac:	bd80      	pop	{r7, pc}

0800d6ae <f_closedir>:
/*-----------------------------------------------------------------------*/

FRESULT f_closedir (
	DIR *dp		/* Pointer to the directory object to be closed */
)
{
 800d6ae:	b580      	push	{r7, lr}
 800d6b0:	b084      	sub	sp, #16
 800d6b2:	af00      	add	r7, sp, #0
 800d6b4:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;


	res = validate(&dp->obj, &fs);			/* Check validity of the file object */
 800d6b6:	687b      	ldr	r3, [r7, #4]
 800d6b8:	f107 0208 	add.w	r2, r7, #8
 800d6bc:	4611      	mov	r1, r2
 800d6be:	4618      	mov	r0, r3
 800d6c0:	f7ff ff06 	bl	800d4d0 <validate>
 800d6c4:	4603      	mov	r3, r0
 800d6c6:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800d6c8:	7bfb      	ldrb	r3, [r7, #15]
 800d6ca:	2b00      	cmp	r3, #0
 800d6cc:	d110      	bne.n	800d6f0 <f_closedir+0x42>
#if _FS_LOCK != 0
		if (dp->obj.lockid) {				/* Decrement sub-directory open counter */
 800d6ce:	687b      	ldr	r3, [r7, #4]
 800d6d0:	691b      	ldr	r3, [r3, #16]
 800d6d2:	2b00      	cmp	r3, #0
 800d6d4:	d006      	beq.n	800d6e4 <f_closedir+0x36>
			res = dec_lock(dp->obj.lockid);
 800d6d6:	687b      	ldr	r3, [r7, #4]
 800d6d8:	691b      	ldr	r3, [r3, #16]
 800d6da:	4618      	mov	r0, r3
 800d6dc:	f7fe fd82 	bl	800c1e4 <dec_lock>
 800d6e0:	4603      	mov	r3, r0
 800d6e2:	73fb      	strb	r3, [r7, #15]
		}
		if (res == FR_OK)
 800d6e4:	7bfb      	ldrb	r3, [r7, #15]
 800d6e6:	2b00      	cmp	r3, #0
 800d6e8:	d102      	bne.n	800d6f0 <f_closedir+0x42>
#endif
		{
			dp->obj.fs = 0;			/* Invalidate directory object */
 800d6ea:	687b      	ldr	r3, [r7, #4]
 800d6ec:	2200      	movs	r2, #0
 800d6ee:	601a      	str	r2, [r3, #0]
		}
#if _FS_REENTRANT
		unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
	}
	return res;
 800d6f0:	7bfb      	ldrb	r3, [r7, #15]
}
 800d6f2:	4618      	mov	r0, r3
 800d6f4:	3710      	adds	r7, #16
 800d6f6:	46bd      	mov	sp, r7
 800d6f8:	bd80      	pop	{r7, pc}

0800d6fa <f_readdir>:

FRESULT f_readdir (
	DIR* dp,			/* Pointer to the open directory object */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 800d6fa:	b580      	push	{r7, lr}
 800d6fc:	b084      	sub	sp, #16
 800d6fe:	af00      	add	r7, sp, #0
 800d700:	6078      	str	r0, [r7, #4]
 800d702:	6039      	str	r1, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DEF_NAMBUF


	res = validate(&dp->obj, &fs);	/* Check validity of the directory object */
 800d704:	687b      	ldr	r3, [r7, #4]
 800d706:	f107 0208 	add.w	r2, r7, #8
 800d70a:	4611      	mov	r1, r2
 800d70c:	4618      	mov	r0, r3
 800d70e:	f7ff fedf 	bl	800d4d0 <validate>
 800d712:	4603      	mov	r3, r0
 800d714:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800d716:	7bfb      	ldrb	r3, [r7, #15]
 800d718:	2b00      	cmp	r3, #0
 800d71a:	d126      	bne.n	800d76a <f_readdir+0x70>
		if (!fno) {
 800d71c:	683b      	ldr	r3, [r7, #0]
 800d71e:	2b00      	cmp	r3, #0
 800d720:	d106      	bne.n	800d730 <f_readdir+0x36>
			res = dir_sdi(dp, 0);			/* Rewind the directory object */
 800d722:	2100      	movs	r1, #0
 800d724:	6878      	ldr	r0, [r7, #4]
 800d726:	f7ff f876 	bl	800c816 <dir_sdi>
 800d72a:	4603      	mov	r3, r0
 800d72c:	73fb      	strb	r3, [r7, #15]
 800d72e:	e01c      	b.n	800d76a <f_readdir+0x70>
		} else {
			INIT_NAMBUF(fs);
			res = dir_read(dp, 0);			/* Read an item */
 800d730:	2100      	movs	r1, #0
 800d732:	6878      	ldr	r0, [r7, #4]
 800d734:	f7ff f9ce 	bl	800cad4 <dir_read>
 800d738:	4603      	mov	r3, r0
 800d73a:	73fb      	strb	r3, [r7, #15]
			if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory */
 800d73c:	7bfb      	ldrb	r3, [r7, #15]
 800d73e:	2b04      	cmp	r3, #4
 800d740:	d101      	bne.n	800d746 <f_readdir+0x4c>
 800d742:	2300      	movs	r3, #0
 800d744:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK) {				/* A valid entry is found */
 800d746:	7bfb      	ldrb	r3, [r7, #15]
 800d748:	2b00      	cmp	r3, #0
 800d74a:	d10e      	bne.n	800d76a <f_readdir+0x70>
				get_fileinfo(dp, fno);		/* Get the object information */
 800d74c:	6839      	ldr	r1, [r7, #0]
 800d74e:	6878      	ldr	r0, [r7, #4]
 800d750:	f7ff fa72 	bl	800cc38 <get_fileinfo>
				res = dir_next(dp, 0);		/* Increment index for next */
 800d754:	2100      	movs	r1, #0
 800d756:	6878      	ldr	r0, [r7, #4]
 800d758:	f7ff f8d8 	bl	800c90c <dir_next>
 800d75c:	4603      	mov	r3, r0
 800d75e:	73fb      	strb	r3, [r7, #15]
				if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory now */
 800d760:	7bfb      	ldrb	r3, [r7, #15]
 800d762:	2b04      	cmp	r3, #4
 800d764:	d101      	bne.n	800d76a <f_readdir+0x70>
 800d766:	2300      	movs	r3, #0
 800d768:	73fb      	strb	r3, [r7, #15]
			}
			FREE_NAMBUF();
		}
	}
	LEAVE_FF(fs, res);
 800d76a:	7bfb      	ldrb	r3, [r7, #15]
}
 800d76c:	4618      	mov	r0, r3
 800d76e:	3710      	adds	r7, #16
 800d770:	46bd      	mov	sp, r7
 800d772:	bd80      	pop	{r7, pc}

0800d774 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800d774:	b480      	push	{r7}
 800d776:	b087      	sub	sp, #28
 800d778:	af00      	add	r7, sp, #0
 800d77a:	60f8      	str	r0, [r7, #12]
 800d77c:	60b9      	str	r1, [r7, #8]
 800d77e:	4613      	mov	r3, r2
 800d780:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800d782:	2301      	movs	r3, #1
 800d784:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800d786:	2300      	movs	r3, #0
 800d788:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800d78a:	4b1f      	ldr	r3, [pc, #124]	@ (800d808 <FATFS_LinkDriverEx+0x94>)
 800d78c:	7a5b      	ldrb	r3, [r3, #9]
 800d78e:	b2db      	uxtb	r3, r3
 800d790:	2b00      	cmp	r3, #0
 800d792:	d131      	bne.n	800d7f8 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800d794:	4b1c      	ldr	r3, [pc, #112]	@ (800d808 <FATFS_LinkDriverEx+0x94>)
 800d796:	7a5b      	ldrb	r3, [r3, #9]
 800d798:	b2db      	uxtb	r3, r3
 800d79a:	461a      	mov	r2, r3
 800d79c:	4b1a      	ldr	r3, [pc, #104]	@ (800d808 <FATFS_LinkDriverEx+0x94>)
 800d79e:	2100      	movs	r1, #0
 800d7a0:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800d7a2:	4b19      	ldr	r3, [pc, #100]	@ (800d808 <FATFS_LinkDriverEx+0x94>)
 800d7a4:	7a5b      	ldrb	r3, [r3, #9]
 800d7a6:	b2db      	uxtb	r3, r3
 800d7a8:	4a17      	ldr	r2, [pc, #92]	@ (800d808 <FATFS_LinkDriverEx+0x94>)
 800d7aa:	009b      	lsls	r3, r3, #2
 800d7ac:	4413      	add	r3, r2
 800d7ae:	68fa      	ldr	r2, [r7, #12]
 800d7b0:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800d7b2:	4b15      	ldr	r3, [pc, #84]	@ (800d808 <FATFS_LinkDriverEx+0x94>)
 800d7b4:	7a5b      	ldrb	r3, [r3, #9]
 800d7b6:	b2db      	uxtb	r3, r3
 800d7b8:	461a      	mov	r2, r3
 800d7ba:	4b13      	ldr	r3, [pc, #76]	@ (800d808 <FATFS_LinkDriverEx+0x94>)
 800d7bc:	4413      	add	r3, r2
 800d7be:	79fa      	ldrb	r2, [r7, #7]
 800d7c0:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800d7c2:	4b11      	ldr	r3, [pc, #68]	@ (800d808 <FATFS_LinkDriverEx+0x94>)
 800d7c4:	7a5b      	ldrb	r3, [r3, #9]
 800d7c6:	b2db      	uxtb	r3, r3
 800d7c8:	1c5a      	adds	r2, r3, #1
 800d7ca:	b2d1      	uxtb	r1, r2
 800d7cc:	4a0e      	ldr	r2, [pc, #56]	@ (800d808 <FATFS_LinkDriverEx+0x94>)
 800d7ce:	7251      	strb	r1, [r2, #9]
 800d7d0:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800d7d2:	7dbb      	ldrb	r3, [r7, #22]
 800d7d4:	3330      	adds	r3, #48	@ 0x30
 800d7d6:	b2da      	uxtb	r2, r3
 800d7d8:	68bb      	ldr	r3, [r7, #8]
 800d7da:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800d7dc:	68bb      	ldr	r3, [r7, #8]
 800d7de:	3301      	adds	r3, #1
 800d7e0:	223a      	movs	r2, #58	@ 0x3a
 800d7e2:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800d7e4:	68bb      	ldr	r3, [r7, #8]
 800d7e6:	3302      	adds	r3, #2
 800d7e8:	222f      	movs	r2, #47	@ 0x2f
 800d7ea:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800d7ec:	68bb      	ldr	r3, [r7, #8]
 800d7ee:	3303      	adds	r3, #3
 800d7f0:	2200      	movs	r2, #0
 800d7f2:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800d7f4:	2300      	movs	r3, #0
 800d7f6:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800d7f8:	7dfb      	ldrb	r3, [r7, #23]
}
 800d7fa:	4618      	mov	r0, r3
 800d7fc:	371c      	adds	r7, #28
 800d7fe:	46bd      	mov	sp, r7
 800d800:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d804:	4770      	bx	lr
 800d806:	bf00      	nop
 800d808:	20013694 	.word	0x20013694

0800d80c <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800d80c:	b580      	push	{r7, lr}
 800d80e:	b082      	sub	sp, #8
 800d810:	af00      	add	r7, sp, #0
 800d812:	6078      	str	r0, [r7, #4]
 800d814:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800d816:	2200      	movs	r2, #0
 800d818:	6839      	ldr	r1, [r7, #0]
 800d81a:	6878      	ldr	r0, [r7, #4]
 800d81c:	f7ff ffaa 	bl	800d774 <FATFS_LinkDriverEx>
 800d820:	4603      	mov	r3, r0
}
 800d822:	4618      	mov	r0, r3
 800d824:	3708      	adds	r7, #8
 800d826:	46bd      	mov	sp, r7
 800d828:	bd80      	pop	{r7, pc}
	...

0800d82c <SD_Init>:

FATFS fs;
uint16_t NumObs = 0;

void SD_Init(UART_HandleTypeDef *huart)
{
 800d82c:	b580      	push	{r7, lr}
 800d82e:	b082      	sub	sp, #8
 800d830:	af00      	add	r7, sp, #0
 800d832:	6078      	str	r0, [r7, #4]
	sd_huart = huart;
 800d834:	4a05      	ldr	r2, [pc, #20]	@ (800d84c <SD_Init+0x20>)
 800d836:	687b      	ldr	r3, [r7, #4]
 800d838:	6013      	str	r3, [r2, #0]
	Mount_SD();
 800d83a:	f000 f9a7 	bl	800db8c <Mount_SD>
	GetFileNumber();
 800d83e:	f000 f977 	bl	800db30 <GetFileNumber>
}
 800d842:	bf00      	nop
 800d844:	3708      	adds	r7, #8
 800d846:	46bd      	mov	sp, r7
 800d848:	bd80      	pop	{r7, pc}
 800d84a:	bf00      	nop
 800d84c:	200136a0 	.word	0x200136a0

0800d850 <SD_OS_Resources_Init>:

void SD_OS_Resources_Init()
{
 800d850:	b580      	push	{r7, lr}
 800d852:	af00      	add	r7, sp, #0
	xSDQueue = xQueueCreate(4, sizeof(SDMsgStruct));
 800d854:	2200      	movs	r2, #0
 800d856:	2164      	movs	r1, #100	@ 0x64
 800d858:	2004      	movs	r0, #4
 800d85a:	f7fb fb05 	bl	8008e68 <xQueueGenericCreate>
 800d85e:	4603      	mov	r3, r0
 800d860:	4a01      	ldr	r2, [pc, #4]	@ (800d868 <SD_OS_Resources_Init+0x18>)
 800d862:	6013      	str	r3, [r2, #0]
}
 800d864:	bf00      	nop
 800d866:	bd80      	pop	{r7, pc}
 800d868:	20013a80 	.word	0x20013a80

0800d86c <StorageParse>:


FRESULT StorageParse(const char *pRequestedExtension)
{
 800d86c:	b580      	push	{r7, lr}
 800d86e:	b0a2      	sub	sp, #136	@ 0x88
 800d870:	af00      	add	r7, sp, #0
 800d872:	6078      	str	r0, [r7, #4]
  FRESULT res = FR_OK;
 800d874:	2300      	movs	r3, #0
 800d876:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
  char *ext_dot;

  char lower_req_ext[16]; // Buffer for lowercase requested extension
  char file_ext_lower[16]; // Buffer for lowercase file extension

  if (pRequestedExtension == NULL || strlen(pRequestedExtension) == 0 || strlen(pRequestedExtension) >= sizeof(lower_req_ext)) {
 800d87a:	687b      	ldr	r3, [r7, #4]
 800d87c:	2b00      	cmp	r3, #0
 800d87e:	d009      	beq.n	800d894 <StorageParse+0x28>
 800d880:	687b      	ldr	r3, [r7, #4]
 800d882:	781b      	ldrb	r3, [r3, #0]
 800d884:	2b00      	cmp	r3, #0
 800d886:	d005      	beq.n	800d894 <StorageParse+0x28>
 800d888:	6878      	ldr	r0, [r7, #4]
 800d88a:	f7f2 fcab 	bl	80001e4 <strlen>
 800d88e:	4603      	mov	r3, r0
 800d890:	2b0f      	cmp	r3, #15
 800d892:	d907      	bls.n	800d8a4 <StorageParse+0x38>
      SendMsg(sd_huart, "StorageParse: Invalid or too long extension provided.\r\n");
 800d894:	4b9b      	ldr	r3, [pc, #620]	@ (800db04 <StorageParse+0x298>)
 800d896:	681b      	ldr	r3, [r3, #0]
 800d898:	499b      	ldr	r1, [pc, #620]	@ (800db08 <StorageParse+0x29c>)
 800d89a:	4618      	mov	r0, r3
 800d89c:	f7f3 fb74 	bl	8000f88 <SendMsg>
      return FR_INVALID_PARAMETER;
 800d8a0:	2313      	movs	r3, #19
 800d8a2:	e12b      	b.n	800dafc <StorageParse+0x290>
  }

  // Convert requested extension to lowercase for consistent comparison
  strncpy(lower_req_ext, pRequestedExtension, sizeof(lower_req_ext) - 1);
 800d8a4:	f107 0318 	add.w	r3, r7, #24
 800d8a8:	220f      	movs	r2, #15
 800d8aa:	6879      	ldr	r1, [r7, #4]
 800d8ac:	4618      	mov	r0, r3
 800d8ae:	f001 f9fb 	bl	800eca8 <strncpy>
  lower_req_ext[sizeof(lower_req_ext) - 1] = '\0';
 800d8b2:	2300      	movs	r3, #0
 800d8b4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  for (int i = 0; lower_req_ext[i]; i++) {
 800d8b8:	2300      	movs	r3, #0
 800d8ba:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800d8be:	e024      	b.n	800d90a <StorageParse+0x9e>
    lower_req_ext[i] = tolower((unsigned char)lower_req_ext[i]);
 800d8c0:	f107 0218 	add.w	r2, r7, #24
 800d8c4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800d8c8:	4413      	add	r3, r2
 800d8ca:	781b      	ldrb	r3, [r3, #0]
 800d8cc:	f887 3072 	strb.w	r3, [r7, #114]	@ 0x72
 800d8d0:	f897 3072 	ldrb.w	r3, [r7, #114]	@ 0x72
 800d8d4:	3301      	adds	r3, #1
 800d8d6:	4a8d      	ldr	r2, [pc, #564]	@ (800db0c <StorageParse+0x2a0>)
 800d8d8:	4413      	add	r3, r2
 800d8da:	781b      	ldrb	r3, [r3, #0]
 800d8dc:	f003 0303 	and.w	r3, r3, #3
 800d8e0:	2b01      	cmp	r3, #1
 800d8e2:	d103      	bne.n	800d8ec <StorageParse+0x80>
 800d8e4:	f897 3072 	ldrb.w	r3, [r7, #114]	@ 0x72
 800d8e8:	3320      	adds	r3, #32
 800d8ea:	e001      	b.n	800d8f0 <StorageParse+0x84>
 800d8ec:	f897 3072 	ldrb.w	r3, [r7, #114]	@ 0x72
 800d8f0:	b2d9      	uxtb	r1, r3
 800d8f2:	f107 0218 	add.w	r2, r7, #24
 800d8f6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800d8fa:	4413      	add	r3, r2
 800d8fc:	460a      	mov	r2, r1
 800d8fe:	701a      	strb	r2, [r3, #0]
  for (int i = 0; lower_req_ext[i]; i++) {
 800d900:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800d904:	3301      	adds	r3, #1
 800d906:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800d90a:	f107 0218 	add.w	r2, r7, #24
 800d90e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800d912:	4413      	add	r3, r2
 800d914:	781b      	ldrb	r3, [r3, #0]
 800d916:	2b00      	cmp	r3, #0
 800d918:	d1d2      	bne.n	800d8c0 <StorageParse+0x54>
  }

  SendMsg(sd_huart, "\r\nParsing SD card for *.%s files...\r\n", lower_req_ext);
 800d91a:	4b7a      	ldr	r3, [pc, #488]	@ (800db04 <StorageParse+0x298>)
 800d91c:	681b      	ldr	r3, [r3, #0]
 800d91e:	f107 0218 	add.w	r2, r7, #24
 800d922:	497b      	ldr	r1, [pc, #492]	@ (800db10 <StorageParse+0x2a4>)
 800d924:	4618      	mov	r0, r3
 800d926:	f7f3 fb2f 	bl	8000f88 <SendMsg>

  res = f_opendir(&dir, "");
 800d92a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800d92e:	4979      	ldr	r1, [pc, #484]	@ (800db14 <StorageParse+0x2a8>)
 800d930:	4618      	mov	r0, r3
 800d932:	f7ff fe49 	bl	800d5c8 <f_opendir>
 800d936:	4603      	mov	r3, r0
 800d938:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
  if (res != FR_OK) {
 800d93c:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800d940:	2b00      	cmp	r3, #0
 800d942:	d00a      	beq.n	800d95a <StorageParse+0xee>
      SendMsg(sd_huart, "Failed to open root directory! Error: %d\r\n", res);
 800d944:	4b6f      	ldr	r3, [pc, #444]	@ (800db04 <StorageParse+0x298>)
 800d946:	681b      	ldr	r3, [r3, #0]
 800d948:	f897 2087 	ldrb.w	r2, [r7, #135]	@ 0x87
 800d94c:	4972      	ldr	r1, [pc, #456]	@ (800db18 <StorageParse+0x2ac>)
 800d94e:	4618      	mov	r0, r3
 800d950:	f7f3 fb1a 	bl	8000f88 <SendMsg>
      return res;
 800d954:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800d958:	e0d0      	b.n	800dafc <StorageParse+0x290>
  }
  FileList.ptr = 0; // Reset file list for each parse
 800d95a:	4b70      	ldr	r3, [pc, #448]	@ (800db1c <StorageParse+0x2b0>)
 800d95c:	2200      	movs	r2, #0
 800d95e:	f8a3 23d8 	strh.w	r2, [r3, #984]	@ 0x3d8

  if(res == FR_OK)
 800d962:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800d966:	2b00      	cmp	r3, #0
 800d968:	f040 80b3 	bne.w	800dad2 <StorageParse+0x266>
  {
    while(1)
    {
      res = f_readdir(&dir, &fno);
 800d96c:	f107 0258 	add.w	r2, r7, #88	@ 0x58
 800d970:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800d974:	4611      	mov	r1, r2
 800d976:	4618      	mov	r0, r3
 800d978:	f7ff febf 	bl	800d6fa <f_readdir>
 800d97c:	4603      	mov	r3, r0
 800d97e:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
      if(res != FR_OK || fno.fname[0] == 0)
 800d982:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800d986:	2b00      	cmp	r3, #0
 800d988:	f040 80a3 	bne.w	800dad2 <StorageParse+0x266>
 800d98c:	f897 3061 	ldrb.w	r3, [r7, #97]	@ 0x61
 800d990:	2b00      	cmp	r3, #0
 800d992:	f000 809e 	beq.w	800dad2 <StorageParse+0x266>
      {
        break;
      }
      if(fno.fname[0] == '.') // Skip hidden files/directories and current/parent dir entries
 800d996:	f897 3061 	ldrb.w	r3, [r7, #97]	@ 0x61
 800d99a:	2b2e      	cmp	r3, #46	@ 0x2e
 800d99c:	f000 8097 	beq.w	800dace <StorageParse+0x262>
      {
        continue;
      }

      fn = fno.fname;
 800d9a0:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800d9a4:	3309      	adds	r3, #9
 800d9a6:	67bb      	str	r3, [r7, #120]	@ 0x78

      if(FileList.ptr < FILEMGR_LIST_DEPDTH)
 800d9a8:	4b5c      	ldr	r3, [pc, #368]	@ (800db1c <StorageParse+0x2b0>)
 800d9aa:	f8b3 33d8 	ldrh.w	r3, [r3, #984]	@ 0x3d8
 800d9ae:	2b17      	cmp	r3, #23
 800d9b0:	f200 8086 	bhi.w	800dac0 <StorageParse+0x254>
      {
        if((fno.fattrib & AM_DIR) == 0) // If it's a file
 800d9b4:	f897 3060 	ldrb.w	r3, [r7, #96]	@ 0x60
 800d9b8:	f003 0310 	and.w	r3, r3, #16
 800d9bc:	2b00      	cmp	r3, #0
 800d9be:	d1d5      	bne.n	800d96c <StorageParse+0x100>
        {
          ext_dot = strrchr(fn, '.'); // Find the last dot
 800d9c0:	212e      	movs	r1, #46	@ 0x2e
 800d9c2:	6fb8      	ldr	r0, [r7, #120]	@ 0x78
 800d9c4:	f001 f983 	bl	800ecce <strrchr>
 800d9c8:	6778      	str	r0, [r7, #116]	@ 0x74
          // Ensure a dot is found, it's not the first character (e.g. ".hiddenfile"),
          // and there's something after the dot.
          if (ext_dot != NULL && ext_dot != fn && *(ext_dot + 1) != '\0') {
 800d9ca:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800d9cc:	2b00      	cmp	r3, #0
 800d9ce:	d0cd      	beq.n	800d96c <StorageParse+0x100>
 800d9d0:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800d9d2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d9d4:	429a      	cmp	r2, r3
 800d9d6:	d0c9      	beq.n	800d96c <StorageParse+0x100>
 800d9d8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800d9da:	3301      	adds	r3, #1
 800d9dc:	781b      	ldrb	r3, [r3, #0]
 800d9de:	2b00      	cmp	r3, #0
 800d9e0:	d0c4      	beq.n	800d96c <StorageParse+0x100>
            strncpy(file_ext_lower, ext_dot + 1, sizeof(file_ext_lower) - 1);
 800d9e2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800d9e4:	1c59      	adds	r1, r3, #1
 800d9e6:	f107 0308 	add.w	r3, r7, #8
 800d9ea:	220f      	movs	r2, #15
 800d9ec:	4618      	mov	r0, r3
 800d9ee:	f001 f95b 	bl	800eca8 <strncpy>
            file_ext_lower[sizeof(file_ext_lower) - 1] = '\0';
 800d9f2:	2300      	movs	r3, #0
 800d9f4:	75fb      	strb	r3, [r7, #23]
            for (int i = 0; file_ext_lower[i]; i++) {
 800d9f6:	2300      	movs	r3, #0
 800d9f8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800d9fa:	e020      	b.n	800da3e <StorageParse+0x1d2>
                file_ext_lower[i] = tolower((unsigned char)file_ext_lower[i]);
 800d9fc:	f107 0208 	add.w	r2, r7, #8
 800da00:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800da02:	4413      	add	r3, r2
 800da04:	781b      	ldrb	r3, [r3, #0]
 800da06:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
 800da0a:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 800da0e:	3301      	adds	r3, #1
 800da10:	4a3e      	ldr	r2, [pc, #248]	@ (800db0c <StorageParse+0x2a0>)
 800da12:	4413      	add	r3, r2
 800da14:	781b      	ldrb	r3, [r3, #0]
 800da16:	f003 0303 	and.w	r3, r3, #3
 800da1a:	2b01      	cmp	r3, #1
 800da1c:	d103      	bne.n	800da26 <StorageParse+0x1ba>
 800da1e:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 800da22:	3320      	adds	r3, #32
 800da24:	e001      	b.n	800da2a <StorageParse+0x1be>
 800da26:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 800da2a:	b2d9      	uxtb	r1, r3
 800da2c:	f107 0208 	add.w	r2, r7, #8
 800da30:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800da32:	4413      	add	r3, r2
 800da34:	460a      	mov	r2, r1
 800da36:	701a      	strb	r2, [r3, #0]
            for (int i = 0; file_ext_lower[i]; i++) {
 800da38:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800da3a:	3301      	adds	r3, #1
 800da3c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800da3e:	f107 0208 	add.w	r2, r7, #8
 800da42:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800da44:	4413      	add	r3, r2
 800da46:	781b      	ldrb	r3, [r3, #0]
 800da48:	2b00      	cmp	r3, #0
 800da4a:	d1d7      	bne.n	800d9fc <StorageParse+0x190>
            }

            if (strcmp(file_ext_lower, lower_req_ext) == 0)
 800da4c:	f107 0218 	add.w	r2, r7, #24
 800da50:	f107 0308 	add.w	r3, r7, #8
 800da54:	4611      	mov	r1, r2
 800da56:	4618      	mov	r0, r3
 800da58:	f7f2 fbba 	bl	80001d0 <strcmp>
 800da5c:	4603      	mov	r3, r0
 800da5e:	2b00      	cmp	r3, #0
 800da60:	d184      	bne.n	800d96c <StorageParse+0x100>
            {
              strncpy((char *)FileList.file[FileList.ptr].name, (char *)fn, FILEMGR_FILE_NAME_SIZE);
 800da62:	4b2e      	ldr	r3, [pc, #184]	@ (800db1c <StorageParse+0x2b0>)
 800da64:	f8b3 33d8 	ldrh.w	r3, [r3, #984]	@ 0x3d8
 800da68:	461a      	mov	r2, r3
 800da6a:	4613      	mov	r3, r2
 800da6c:	009b      	lsls	r3, r3, #2
 800da6e:	4413      	add	r3, r2
 800da70:	00db      	lsls	r3, r3, #3
 800da72:	4413      	add	r3, r2
 800da74:	4a29      	ldr	r2, [pc, #164]	@ (800db1c <StorageParse+0x2b0>)
 800da76:	4413      	add	r3, r2
 800da78:	3301      	adds	r3, #1
 800da7a:	2228      	movs	r2, #40	@ 0x28
 800da7c:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800da7e:	4618      	mov	r0, r3
 800da80:	f001 f912 	bl	800eca8 <strncpy>
              FileList.file[FileList.ptr].type = FILETYPE_FILE; // Assuming FILETYPE_FILE is generic
 800da84:	4b25      	ldr	r3, [pc, #148]	@ (800db1c <StorageParse+0x2b0>)
 800da86:	f8b3 33d8 	ldrh.w	r3, [r3, #984]	@ 0x3d8
 800da8a:	461a      	mov	r2, r3
 800da8c:	4923      	ldr	r1, [pc, #140]	@ (800db1c <StorageParse+0x2b0>)
 800da8e:	4613      	mov	r3, r2
 800da90:	009b      	lsls	r3, r3, #2
 800da92:	4413      	add	r3, r2
 800da94:	00db      	lsls	r3, r3, #3
 800da96:	4413      	add	r3, r2
 800da98:	440b      	add	r3, r1
 800da9a:	2201      	movs	r2, #1
 800da9c:	701a      	strb	r2, [r3, #0]
              SendMsg(sd_huart, "Found *.%s file: %s\r\n", lower_req_ext, fn);
 800da9e:	4b19      	ldr	r3, [pc, #100]	@ (800db04 <StorageParse+0x298>)
 800daa0:	6818      	ldr	r0, [r3, #0]
 800daa2:	f107 0218 	add.w	r2, r7, #24
 800daa6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800daa8:	491d      	ldr	r1, [pc, #116]	@ (800db20 <StorageParse+0x2b4>)
 800daaa:	f7f3 fa6d 	bl	8000f88 <SendMsg>
              FileList.ptr++;
 800daae:	4b1b      	ldr	r3, [pc, #108]	@ (800db1c <StorageParse+0x2b0>)
 800dab0:	f8b3 33d8 	ldrh.w	r3, [r3, #984]	@ 0x3d8
 800dab4:	3301      	adds	r3, #1
 800dab6:	b29a      	uxth	r2, r3
 800dab8:	4b18      	ldr	r3, [pc, #96]	@ (800db1c <StorageParse+0x2b0>)
 800daba:	f8a3 23d8 	strh.w	r2, [r3, #984]	@ 0x3d8
 800dabe:	e755      	b.n	800d96c <StorageParse+0x100>
            }
          }
        }
      } else {
        SendMsg(sd_huart, "File list full. Cannot add more files.\r\n");
 800dac0:	4b10      	ldr	r3, [pc, #64]	@ (800db04 <StorageParse+0x298>)
 800dac2:	681b      	ldr	r3, [r3, #0]
 800dac4:	4917      	ldr	r1, [pc, #92]	@ (800db24 <StorageParse+0x2b8>)
 800dac6:	4618      	mov	r0, r3
 800dac8:	f7f3 fa5e 	bl	8000f88 <SendMsg>
        break; // Stop if file list is full
 800dacc:	e001      	b.n	800dad2 <StorageParse+0x266>
        continue;
 800dace:	bf00      	nop
      res = f_readdir(&dir, &fno);
 800dad0:	e74c      	b.n	800d96c <StorageParse+0x100>
      }
    }
  }
  NumObs = FileList.ptr;
 800dad2:	4b12      	ldr	r3, [pc, #72]	@ (800db1c <StorageParse+0x2b0>)
 800dad4:	f8b3 23d8 	ldrh.w	r2, [r3, #984]	@ 0x3d8
 800dad8:	4b13      	ldr	r3, [pc, #76]	@ (800db28 <StorageParse+0x2bc>)
 800dada:	801a      	strh	r2, [r3, #0]
  f_closedir(&dir);
 800dadc:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800dae0:	4618      	mov	r0, r3
 800dae2:	f7ff fde4 	bl	800d6ae <f_closedir>
  SendMsg(sd_huart, "Total *.%s files found: %d\r\n", lower_req_ext, NumObs);
 800dae6:	4b07      	ldr	r3, [pc, #28]	@ (800db04 <StorageParse+0x298>)
 800dae8:	6818      	ldr	r0, [r3, #0]
 800daea:	4b0f      	ldr	r3, [pc, #60]	@ (800db28 <StorageParse+0x2bc>)
 800daec:	881b      	ldrh	r3, [r3, #0]
 800daee:	f107 0218 	add.w	r2, r7, #24
 800daf2:	490e      	ldr	r1, [pc, #56]	@ (800db2c <StorageParse+0x2c0>)
 800daf4:	f7f3 fa48 	bl	8000f88 <SendMsg>
  return res;
 800daf8:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
}
 800dafc:	4618      	mov	r0, r3
 800dafe:	3788      	adds	r7, #136	@ 0x88
 800db00:	46bd      	mov	sp, r7
 800db02:	bd80      	pop	{r7, pc}
 800db04:	200136a0 	.word	0x200136a0
 800db08:	08010830 	.word	0x08010830
 800db0c:	0801126c 	.word	0x0801126c
 800db10:	08010868 	.word	0x08010868
 800db14:	08010890 	.word	0x08010890
 800db18:	08010894 	.word	0x08010894
 800db1c:	200136a4 	.word	0x200136a4
 800db20:	080108c0 	.word	0x080108c0
 800db24:	080108d8 	.word	0x080108d8
 800db28:	20013cb4 	.word	0x20013cb4
 800db2c:	08010904 	.word	0x08010904

0800db30 <GetFileNumber>:

uint16_t GetFileNumber(void)
{
 800db30:	b480      	push	{r7}
 800db32:	af00      	add	r7, sp, #0
	if (NumObs) return NumObs;
 800db34:	4b06      	ldr	r3, [pc, #24]	@ (800db50 <GetFileNumber+0x20>)
 800db36:	881b      	ldrh	r3, [r3, #0]
 800db38:	2b00      	cmp	r3, #0
 800db3a:	d002      	beq.n	800db42 <GetFileNumber+0x12>
 800db3c:	4b04      	ldr	r3, [pc, #16]	@ (800db50 <GetFileNumber+0x20>)
 800db3e:	881b      	ldrh	r3, [r3, #0]
 800db40:	e001      	b.n	800db46 <GetFileNumber+0x16>
	else return -1;
 800db42:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 800db46:	4618      	mov	r0, r3
 800db48:	46bd      	mov	sp, r7
 800db4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db4e:	4770      	bx	lr
 800db50:	20013cb4 	.word	0x20013cb4

0800db54 <SDParseHandler>:

void SDParseHandler(void *pvParameters)
{
 800db54:	b580      	push	{r7, lr}
 800db56:	b09c      	sub	sp, #112	@ 0x70
 800db58:	af00      	add	r7, sp, #0
 800db5a:	6078      	str	r0, [r7, #4]
  SDMsgStruct sdMsg;
  while (1)
  {
	if (xQueueReceive(xSDQueue, &sdMsg, portMAX_DELAY) == pdPASS) {
 800db5c:	4b0a      	ldr	r3, [pc, #40]	@ (800db88 <SDParseHandler+0x34>)
 800db5e:	681b      	ldr	r3, [r3, #0]
 800db60:	f107 010c 	add.w	r1, r7, #12
 800db64:	f04f 32ff 	mov.w	r2, #4294967295
 800db68:	4618      	mov	r0, r3
 800db6a:	f7fb fbad 	bl	80092c8 <xQueueReceive>
 800db6e:	4603      	mov	r3, r0
 800db70:	2b01      	cmp	r3, #1
 800db72:	d104      	bne.n	800db7e <SDParseHandler+0x2a>
		StorageParse(sdMsg.msg);
 800db74:	f107 030c 	add.w	r3, r7, #12
 800db78:	4618      	mov	r0, r3
 800db7a:	f7ff fe77 	bl	800d86c <StorageParse>
//		SendMsg(sd_huart, "SDParseHandler\r\n");
	}
	 vTaskDelay(pdMS_TO_TICKS(500));
 800db7e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800db82:	f7fc f859 	bl	8009c38 <vTaskDelay>
	if (xQueueReceive(xSDQueue, &sdMsg, portMAX_DELAY) == pdPASS) {
 800db86:	e7e9      	b.n	800db5c <SDParseHandler+0x8>
 800db88:	20013a80 	.word	0x20013a80

0800db8c <Mount_SD>:
  }
}

void Mount_SD (void)
{
 800db8c:	b580      	push	{r7, lr}
 800db8e:	b082      	sub	sp, #8
 800db90:	af00      	add	r7, sp, #0
	FRESULT fresult = f_mount(&fs, "", 1);
 800db92:	2201      	movs	r2, #1
 800db94:	490d      	ldr	r1, [pc, #52]	@ (800dbcc <Mount_SD+0x40>)
 800db96:	480e      	ldr	r0, [pc, #56]	@ (800dbd0 <Mount_SD+0x44>)
 800db98:	f7ff fcd0 	bl	800d53c <f_mount>
 800db9c:	4603      	mov	r3, r0
 800db9e:	71fb      	strb	r3, [r7, #7]

	if (fresult != FR_OK) {
 800dba0:	79fb      	ldrb	r3, [r7, #7]
 800dba2:	2b00      	cmp	r3, #0
 800dba4:	d007      	beq.n	800dbb6 <Mount_SD+0x2a>
		SendMsg(sd_huart, "SD card mount failed with error code: %d\r\n", fresult);
 800dba6:	4b0b      	ldr	r3, [pc, #44]	@ (800dbd4 <Mount_SD+0x48>)
 800dba8:	681b      	ldr	r3, [r3, #0]
 800dbaa:	79fa      	ldrb	r2, [r7, #7]
 800dbac:	490a      	ldr	r1, [pc, #40]	@ (800dbd8 <Mount_SD+0x4c>)
 800dbae:	4618      	mov	r0, r3
 800dbb0:	f7f3 f9ea 	bl	8000f88 <SendMsg>
	} else {
		SendMsg(sd_huart, "SD card mounted Successfully.!\r\n");
	}
}
 800dbb4:	e005      	b.n	800dbc2 <Mount_SD+0x36>
		SendMsg(sd_huart, "SD card mounted Successfully.!\r\n");
 800dbb6:	4b07      	ldr	r3, [pc, #28]	@ (800dbd4 <Mount_SD+0x48>)
 800dbb8:	681b      	ldr	r3, [r3, #0]
 800dbba:	4908      	ldr	r1, [pc, #32]	@ (800dbdc <Mount_SD+0x50>)
 800dbbc:	4618      	mov	r0, r3
 800dbbe:	f7f3 f9e3 	bl	8000f88 <SendMsg>
}
 800dbc2:	bf00      	nop
 800dbc4:	3708      	adds	r7, #8
 800dbc6:	46bd      	mov	sp, r7
 800dbc8:	bd80      	pop	{r7, pc}
 800dbca:	bf00      	nop
 800dbcc:	08010890 	.word	0x08010890
 800dbd0:	20013a84 	.word	0x20013a84
 800dbd4:	200136a0 	.word	0x200136a0
 800dbd8:	08010924 	.word	0x08010924
 800dbdc:	08010950 	.word	0x08010950

0800dbe0 <command_Init>:
	{"sd", "Parse file from SD (Command => sd fileName)", ParseStorage},
	{NULL, NULL, NULL},
};

void command_Init(UART_HandleTypeDef* huart)
{
 800dbe0:	b480      	push	{r7}
 800dbe2:	b083      	sub	sp, #12
 800dbe4:	af00      	add	r7, sp, #0
 800dbe6:	6078      	str	r0, [r7, #4]
	shell_huart = huart;
 800dbe8:	4a04      	ldr	r2, [pc, #16]	@ (800dbfc <command_Init+0x1c>)
 800dbea:	687b      	ldr	r3, [r7, #4]
 800dbec:	6013      	str	r3, [r2, #0]
}
 800dbee:	bf00      	nop
 800dbf0:	370c      	adds	r7, #12
 800dbf2:	46bd      	mov	sp, r7
 800dbf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbf8:	4770      	bx	lr
 800dbfa:	bf00      	nop
 800dbfc:	20013cb8 	.word	0x20013cb8

0800dc00 <ParseStorage>:

void ParseStorage(uint8_t argc, char **argv)
{
 800dc00:	b580      	push	{r7, lr}
 800dc02:	b09c      	sub	sp, #112	@ 0x70
 800dc04:	af00      	add	r7, sp, #0
 800dc06:	4603      	mov	r3, r0
 800dc08:	6039      	str	r1, [r7, #0]
 800dc0a:	71fb      	strb	r3, [r7, #7]
	if(argc < 2) {
 800dc0c:	79fb      	ldrb	r3, [r7, #7]
 800dc0e:	2b01      	cmp	r3, #1
 800dc10:	d806      	bhi.n	800dc20 <ParseStorage+0x20>
		SendMsg(shell_huart, "\r\ParseStorage: Not enough arguments for this command.\r\n");
 800dc12:	4b13      	ldr	r3, [pc, #76]	@ (800dc60 <ParseStorage+0x60>)
 800dc14:	681b      	ldr	r3, [r3, #0]
 800dc16:	4913      	ldr	r1, [pc, #76]	@ (800dc64 <ParseStorage+0x64>)
 800dc18:	4618      	mov	r0, r3
 800dc1a:	f7f3 f9b5 	bl	8000f88 <SendMsg>
 800dc1e:	e01c      	b.n	800dc5a <ParseStorage+0x5a>
		return;
	}
	SDMsgStruct sdMsg;
	strncpy(sdMsg.msg, argv[1], sizeof(sdMsg.msg)-1);
 800dc20:	683b      	ldr	r3, [r7, #0]
 800dc22:	3304      	adds	r3, #4
 800dc24:	6819      	ldr	r1, [r3, #0]
 800dc26:	f107 030c 	add.w	r3, r7, #12
 800dc2a:	2263      	movs	r2, #99	@ 0x63
 800dc2c:	4618      	mov	r0, r3
 800dc2e:	f001 f83b 	bl	800eca8 <strncpy>
	sdMsg.msg[sizeof(sdMsg.msg)-1] = '\0';
 800dc32:	2300      	movs	r3, #0
 800dc34:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f

	if (xQueueSend(xSDQueue, &sdMsg, 0) != pdPASS) {
 800dc38:	4b0b      	ldr	r3, [pc, #44]	@ (800dc68 <ParseStorage+0x68>)
 800dc3a:	6818      	ldr	r0, [r3, #0]
 800dc3c:	f107 010c 	add.w	r1, r7, #12
 800dc40:	2300      	movs	r3, #0
 800dc42:	2200      	movs	r2, #0
 800dc44:	f7fb f9a2 	bl	8008f8c <xQueueGenericSend>
 800dc48:	4603      	mov	r3, r0
 800dc4a:	2b01      	cmp	r3, #1
 800dc4c:	d005      	beq.n	800dc5a <ParseStorage+0x5a>
		SendMsg(shell_huart, "\r\ParseStorage: Queue full or error.\r\n");
 800dc4e:	4b04      	ldr	r3, [pc, #16]	@ (800dc60 <ParseStorage+0x60>)
 800dc50:	681b      	ldr	r3, [r3, #0]
 800dc52:	4906      	ldr	r1, [pc, #24]	@ (800dc6c <ParseStorage+0x6c>)
 800dc54:	4618      	mov	r0, r3
 800dc56:	f7f3 f997 	bl	8000f88 <SendMsg>
	}
}
 800dc5a:	3770      	adds	r7, #112	@ 0x70
 800dc5c:	46bd      	mov	sp, r7
 800dc5e:	bd80      	pop	{r7, pc}
 800dc60:	20013cb8 	.word	0x20013cb8
 800dc64:	08010ae4 	.word	0x08010ae4
 800dc68:	20013a80 	.word	0x20013a80
 800dc6c:	08010b1c 	.word	0x08010b1c

0800dc70 <LEDChangeColor>:

void LEDChangeColor(uint8_t argc, char **argv)
{
 800dc70:	b580      	push	{r7, lr}
 800dc72:	b086      	sub	sp, #24
 800dc74:	af00      	add	r7, sp, #0
 800dc76:	4603      	mov	r3, r0
 800dc78:	6039      	str	r1, [r7, #0]
 800dc7a:	71fb      	strb	r3, [r7, #7]
	if(argc < 4) {
 800dc7c:	79fb      	ldrb	r3, [r7, #7]
 800dc7e:	2b03      	cmp	r3, #3
 800dc80:	d806      	bhi.n	800dc90 <LEDChangeColor+0x20>
		SendMsg(shell_huart, "\r\ESP32SendMsg: Not enough arguments for this command.\r\n");
 800dc82:	4b19      	ldr	r3, [pc, #100]	@ (800dce8 <LEDChangeColor+0x78>)
 800dc84:	681b      	ldr	r3, [r3, #0]
 800dc86:	4919      	ldr	r1, [pc, #100]	@ (800dcec <LEDChangeColor+0x7c>)
 800dc88:	4618      	mov	r0, r3
 800dc8a:	f7f3 f97d 	bl	8000f88 <SendMsg>
 800dc8e:	e028      	b.n	800dce2 <LEDChangeColor+0x72>
		return;
	}

	LEDMsgStruct LEDMsg;
	LEDMsg.r = (int)atoi(argv[1]);
 800dc90:	683b      	ldr	r3, [r7, #0]
 800dc92:	3304      	adds	r3, #4
 800dc94:	681b      	ldr	r3, [r3, #0]
 800dc96:	4618      	mov	r0, r3
 800dc98:	f000 fdac 	bl	800e7f4 <atoi>
 800dc9c:	4603      	mov	r3, r0
 800dc9e:	60fb      	str	r3, [r7, #12]
	LEDMsg.g = (int)atoi(argv[2]);
 800dca0:	683b      	ldr	r3, [r7, #0]
 800dca2:	3308      	adds	r3, #8
 800dca4:	681b      	ldr	r3, [r3, #0]
 800dca6:	4618      	mov	r0, r3
 800dca8:	f000 fda4 	bl	800e7f4 <atoi>
 800dcac:	4603      	mov	r3, r0
 800dcae:	613b      	str	r3, [r7, #16]
	LEDMsg.b = (int)atoi(argv[3]);
 800dcb0:	683b      	ldr	r3, [r7, #0]
 800dcb2:	330c      	adds	r3, #12
 800dcb4:	681b      	ldr	r3, [r3, #0]
 800dcb6:	4618      	mov	r0, r3
 800dcb8:	f000 fd9c 	bl	800e7f4 <atoi>
 800dcbc:	4603      	mov	r3, r0
 800dcbe:	617b      	str	r3, [r7, #20]

	if (xQueueSend(xLEDQueue, &LEDMsg, 0) != pdPASS) {
 800dcc0:	4b0b      	ldr	r3, [pc, #44]	@ (800dcf0 <LEDChangeColor+0x80>)
 800dcc2:	6818      	ldr	r0, [r3, #0]
 800dcc4:	f107 010c 	add.w	r1, r7, #12
 800dcc8:	2300      	movs	r3, #0
 800dcca:	2200      	movs	r2, #0
 800dccc:	f7fb f95e 	bl	8008f8c <xQueueGenericSend>
 800dcd0:	4603      	mov	r3, r0
 800dcd2:	2b01      	cmp	r3, #1
 800dcd4:	d005      	beq.n	800dce2 <LEDChangeColor+0x72>
		SendMsg(shell_huart, "\r\LEDMsg: Queue full or error.\r\n");
 800dcd6:	4b04      	ldr	r3, [pc, #16]	@ (800dce8 <LEDChangeColor+0x78>)
 800dcd8:	681b      	ldr	r3, [r3, #0]
 800dcda:	4906      	ldr	r1, [pc, #24]	@ (800dcf4 <LEDChangeColor+0x84>)
 800dcdc:	4618      	mov	r0, r3
 800dcde:	f7f3 f953 	bl	8000f88 <SendMsg>
	}
}
 800dce2:	3718      	adds	r7, #24
 800dce4:	46bd      	mov	sp, r7
 800dce6:	bd80      	pop	{r7, pc}
 800dce8:	20013cb8 	.word	0x20013cb8
 800dcec:	08010b44 	.word	0x08010b44
 800dcf0:	20013660 	.word	0x20013660
 800dcf4:	08010b7c 	.word	0x08010b7c

0800dcf8 <ESP32SendMsg>:

void ESP32SendMsg(uint8_t argc, char **argv)
{
 800dcf8:	b580      	push	{r7, lr}
 800dcfa:	b09c      	sub	sp, #112	@ 0x70
 800dcfc:	af00      	add	r7, sp, #0
 800dcfe:	4603      	mov	r3, r0
 800dd00:	6039      	str	r1, [r7, #0]
 800dd02:	71fb      	strb	r3, [r7, #7]
	if(argc < 2) {
 800dd04:	79fb      	ldrb	r3, [r7, #7]
 800dd06:	2b01      	cmp	r3, #1
 800dd08:	d806      	bhi.n	800dd18 <ESP32SendMsg+0x20>
		SendMsg(shell_huart, "\r\ESP32SendMsg: Not enough arguments for this command.\r\n");
 800dd0a:	4b13      	ldr	r3, [pc, #76]	@ (800dd58 <ESP32SendMsg+0x60>)
 800dd0c:	681b      	ldr	r3, [r3, #0]
 800dd0e:	4913      	ldr	r1, [pc, #76]	@ (800dd5c <ESP32SendMsg+0x64>)
 800dd10:	4618      	mov	r0, r3
 800dd12:	f7f3 f939 	bl	8000f88 <SendMsg>
 800dd16:	e01c      	b.n	800dd52 <ESP32SendMsg+0x5a>
		return;
	}

	SDMsgStruct esp32Msg;
	strncpy(esp32Msg.msg, argv[1], sizeof(esp32Msg.msg)-1);
 800dd18:	683b      	ldr	r3, [r7, #0]
 800dd1a:	3304      	adds	r3, #4
 800dd1c:	6819      	ldr	r1, [r3, #0]
 800dd1e:	f107 030c 	add.w	r3, r7, #12
 800dd22:	2263      	movs	r2, #99	@ 0x63
 800dd24:	4618      	mov	r0, r3
 800dd26:	f000 ffbf 	bl	800eca8 <strncpy>
	esp32Msg.msg[sizeof(esp32Msg.msg)-1] = '\0';
 800dd2a:	2300      	movs	r3, #0
 800dd2c:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f

	if (xQueueSend(xESP32Queue, &esp32Msg, 0) != pdPASS) {
 800dd30:	4b0b      	ldr	r3, [pc, #44]	@ (800dd60 <ESP32SendMsg+0x68>)
 800dd32:	6818      	ldr	r0, [r3, #0]
 800dd34:	f107 010c 	add.w	r1, r7, #12
 800dd38:	2300      	movs	r3, #0
 800dd3a:	2200      	movs	r2, #0
 800dd3c:	f7fb f926 	bl	8008f8c <xQueueGenericSend>
 800dd40:	4603      	mov	r3, r0
 800dd42:	2b01      	cmp	r3, #1
 800dd44:	d005      	beq.n	800dd52 <ESP32SendMsg+0x5a>
		SendMsg(shell_huart, "\r\ESP32SendMsg: Queue full or error.\r\n");
 800dd46:	4b04      	ldr	r3, [pc, #16]	@ (800dd58 <ESP32SendMsg+0x60>)
 800dd48:	681b      	ldr	r3, [r3, #0]
 800dd4a:	4906      	ldr	r1, [pc, #24]	@ (800dd64 <ESP32SendMsg+0x6c>)
 800dd4c:	4618      	mov	r0, r3
 800dd4e:	f7f3 f91b 	bl	8000f88 <SendMsg>
	}
}
 800dd52:	3770      	adds	r7, #112	@ 0x70
 800dd54:	46bd      	mov	sp, r7
 800dd56:	bd80      	pop	{r7, pc}
 800dd58:	20013cb8 	.word	0x20013cb8
 800dd5c:	08010b44 	.word	0x08010b44
 800dd60:	20000810 	.word	0x20000810
 800dd64:	08010b9c 	.word	0x08010b9c

0800dd68 <LCDShowMsg>:

void LCDShowMsg(uint8_t argc, char **argv)
{
 800dd68:	b590      	push	{r4, r7, lr}
 800dd6a:	b08f      	sub	sp, #60	@ 0x3c
 800dd6c:	af00      	add	r7, sp, #0
 800dd6e:	4603      	mov	r3, r0
 800dd70:	6039      	str	r1, [r7, #0]
 800dd72:	71fb      	strb	r3, [r7, #7]
	if(argc < 4) {
 800dd74:	79fb      	ldrb	r3, [r7, #7]
 800dd76:	2b03      	cmp	r3, #3
 800dd78:	d806      	bhi.n	800dd88 <LCDShowMsg+0x20>
        SendMsg(shell_huart, "\r\nLCDShowMsg: Not enough arguments for this command.\r\n");
 800dd7a:	4b52      	ldr	r3, [pc, #328]	@ (800dec4 <LCDShowMsg+0x15c>)
 800dd7c:	681b      	ldr	r3, [r3, #0]
 800dd7e:	4952      	ldr	r1, [pc, #328]	@ (800dec8 <LCDShowMsg+0x160>)
 800dd80:	4618      	mov	r0, r3
 800dd82:	f7f3 f901 	bl	8000f88 <SendMsg>
        return;
 800dd86:	e099      	b.n	800debc <LCDShowMsg+0x154>
    }
	for(int j = 1; j <= 2; j++) {
 800dd88:	2301      	movs	r3, #1
 800dd8a:	637b      	str	r3, [r7, #52]	@ 0x34
 800dd8c:	e027      	b.n	800ddde <LCDShowMsg+0x76>
		for (int i = 0; argv[1][i]; i++) {
 800dd8e:	2300      	movs	r3, #0
 800dd90:	633b      	str	r3, [r7, #48]	@ 0x30
 800dd92:	e019      	b.n	800ddc8 <LCDShowMsg+0x60>
			if (argv[1][i] < '0' || argv[1][i] > '9') {
 800dd94:	683b      	ldr	r3, [r7, #0]
 800dd96:	3304      	adds	r3, #4
 800dd98:	681a      	ldr	r2, [r3, #0]
 800dd9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dd9c:	4413      	add	r3, r2
 800dd9e:	781b      	ldrb	r3, [r3, #0]
 800dda0:	2b2f      	cmp	r3, #47	@ 0x2f
 800dda2:	d907      	bls.n	800ddb4 <LCDShowMsg+0x4c>
 800dda4:	683b      	ldr	r3, [r7, #0]
 800dda6:	3304      	adds	r3, #4
 800dda8:	681a      	ldr	r2, [r3, #0]
 800ddaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ddac:	4413      	add	r3, r2
 800ddae:	781b      	ldrb	r3, [r3, #0]
 800ddb0:	2b39      	cmp	r3, #57	@ 0x39
 800ddb2:	d906      	bls.n	800ddc2 <LCDShowMsg+0x5a>
				SendMsg(shell_huart, "\r\nLCDShowMsg: Row and Column must be a number.\r\n");
 800ddb4:	4b43      	ldr	r3, [pc, #268]	@ (800dec4 <LCDShowMsg+0x15c>)
 800ddb6:	681b      	ldr	r3, [r3, #0]
 800ddb8:	4944      	ldr	r1, [pc, #272]	@ (800decc <LCDShowMsg+0x164>)
 800ddba:	4618      	mov	r0, r3
 800ddbc:	f7f3 f8e4 	bl	8000f88 <SendMsg>
				return;
 800ddc0:	e07c      	b.n	800debc <LCDShowMsg+0x154>
		for (int i = 0; argv[1][i]; i++) {
 800ddc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ddc4:	3301      	adds	r3, #1
 800ddc6:	633b      	str	r3, [r7, #48]	@ 0x30
 800ddc8:	683b      	ldr	r3, [r7, #0]
 800ddca:	3304      	adds	r3, #4
 800ddcc:	681a      	ldr	r2, [r3, #0]
 800ddce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ddd0:	4413      	add	r3, r2
 800ddd2:	781b      	ldrb	r3, [r3, #0]
 800ddd4:	2b00      	cmp	r3, #0
 800ddd6:	d1dd      	bne.n	800dd94 <LCDShowMsg+0x2c>
	for(int j = 1; j <= 2; j++) {
 800ddd8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ddda:	3301      	adds	r3, #1
 800dddc:	637b      	str	r3, [r7, #52]	@ 0x34
 800ddde:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dde0:	2b02      	cmp	r3, #2
 800dde2:	ddd4      	ble.n	800dd8e <LCDShowMsg+0x26>
			}
		}
	}
	if ((uint8_t)atoi(argv[1]) > 3) {
 800dde4:	683b      	ldr	r3, [r7, #0]
 800dde6:	3304      	adds	r3, #4
 800dde8:	681b      	ldr	r3, [r3, #0]
 800ddea:	4618      	mov	r0, r3
 800ddec:	f000 fd02 	bl	800e7f4 <atoi>
 800ddf0:	4603      	mov	r3, r0
 800ddf2:	b2db      	uxtb	r3, r3
 800ddf4:	2b03      	cmp	r3, #3
 800ddf6:	d906      	bls.n	800de06 <LCDShowMsg+0x9e>
        SendMsg(shell_huart, "\r\nLCDShowMsg: Row out of range (0-3).\r\n");
 800ddf8:	4b32      	ldr	r3, [pc, #200]	@ (800dec4 <LCDShowMsg+0x15c>)
 800ddfa:	681b      	ldr	r3, [r3, #0]
 800ddfc:	4934      	ldr	r1, [pc, #208]	@ (800ded0 <LCDShowMsg+0x168>)
 800ddfe:	4618      	mov	r0, r3
 800de00:	f7f3 f8c2 	bl	8000f88 <SendMsg>
        return;
 800de04:	e05a      	b.n	800debc <LCDShowMsg+0x154>
    }
    if ((uint8_t)atoi(argv[2]) > 19) {
 800de06:	683b      	ldr	r3, [r7, #0]
 800de08:	3308      	adds	r3, #8
 800de0a:	681b      	ldr	r3, [r3, #0]
 800de0c:	4618      	mov	r0, r3
 800de0e:	f000 fcf1 	bl	800e7f4 <atoi>
 800de12:	4603      	mov	r3, r0
 800de14:	b2db      	uxtb	r3, r3
 800de16:	2b13      	cmp	r3, #19
 800de18:	d906      	bls.n	800de28 <LCDShowMsg+0xc0>
        SendMsg(shell_huart, "\r\nLCDShowMsg: Column out of range (0-19).\r\n");
 800de1a:	4b2a      	ldr	r3, [pc, #168]	@ (800dec4 <LCDShowMsg+0x15c>)
 800de1c:	681b      	ldr	r3, [r3, #0]
 800de1e:	492d      	ldr	r1, [pc, #180]	@ (800ded4 <LCDShowMsg+0x16c>)
 800de20:	4618      	mov	r0, r3
 800de22:	f7f3 f8b1 	bl	8000f88 <SendMsg>
        return;
 800de26:	e049      	b.n	800debc <LCDShowMsg+0x154>
    }
	if (strlen(argv[3]) > (20 - (uint8_t)atoi(argv[2]))) {
 800de28:	683b      	ldr	r3, [r7, #0]
 800de2a:	330c      	adds	r3, #12
 800de2c:	681b      	ldr	r3, [r3, #0]
 800de2e:	4618      	mov	r0, r3
 800de30:	f7f2 f9d8 	bl	80001e4 <strlen>
 800de34:	4604      	mov	r4, r0
 800de36:	683b      	ldr	r3, [r7, #0]
 800de38:	3308      	adds	r3, #8
 800de3a:	681b      	ldr	r3, [r3, #0]
 800de3c:	4618      	mov	r0, r3
 800de3e:	f000 fcd9 	bl	800e7f4 <atoi>
 800de42:	4603      	mov	r3, r0
 800de44:	b2db      	uxtb	r3, r3
 800de46:	f1c3 0314 	rsb	r3, r3, #20
 800de4a:	429c      	cmp	r4, r3
 800de4c:	d906      	bls.n	800de5c <LCDShowMsg+0xf4>
        SendMsg(shell_huart, "\r\nLCDShowMsg: Message too long for this column.\r\n");
 800de4e:	4b1d      	ldr	r3, [pc, #116]	@ (800dec4 <LCDShowMsg+0x15c>)
 800de50:	681b      	ldr	r3, [r3, #0]
 800de52:	4921      	ldr	r1, [pc, #132]	@ (800ded8 <LCDShowMsg+0x170>)
 800de54:	4618      	mov	r0, r3
 800de56:	f7f3 f897 	bl	8000f88 <SendMsg>
        return;
 800de5a:	e02f      	b.n	800debc <LCDShowMsg+0x154>
    }

    LCDMsgStruct lcdMsg;
    lcdMsg.row = (uint8_t)atoi(argv[1]);
 800de5c:	683b      	ldr	r3, [r7, #0]
 800de5e:	3304      	adds	r3, #4
 800de60:	681b      	ldr	r3, [r3, #0]
 800de62:	4618      	mov	r0, r3
 800de64:	f000 fcc6 	bl	800e7f4 <atoi>
 800de68:	4603      	mov	r3, r0
 800de6a:	b2db      	uxtb	r3, r3
 800de6c:	733b      	strb	r3, [r7, #12]
    lcdMsg.col = (uint8_t)atoi(argv[2]);
 800de6e:	683b      	ldr	r3, [r7, #0]
 800de70:	3308      	adds	r3, #8
 800de72:	681b      	ldr	r3, [r3, #0]
 800de74:	4618      	mov	r0, r3
 800de76:	f000 fcbd 	bl	800e7f4 <atoi>
 800de7a:	4603      	mov	r3, r0
 800de7c:	b2db      	uxtb	r3, r3
 800de7e:	737b      	strb	r3, [r7, #13]
    strncpy(lcdMsg.msg, argv[3], sizeof(lcdMsg.msg)-1);
 800de80:	683b      	ldr	r3, [r7, #0]
 800de82:	330c      	adds	r3, #12
 800de84:	6819      	ldr	r1, [r3, #0]
 800de86:	f107 030c 	add.w	r3, r7, #12
 800de8a:	3302      	adds	r3, #2
 800de8c:	221f      	movs	r2, #31
 800de8e:	4618      	mov	r0, r3
 800de90:	f000 ff0a 	bl	800eca8 <strncpy>
    lcdMsg.msg[sizeof(lcdMsg.msg)-1] = '\0';
 800de94:	2300      	movs	r3, #0
 800de96:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d

    if (xQueueSend(xLCDQueue, &lcdMsg, 0) != pdPASS) {
 800de9a:	4b10      	ldr	r3, [pc, #64]	@ (800dedc <LCDShowMsg+0x174>)
 800de9c:	6818      	ldr	r0, [r3, #0]
 800de9e:	f107 010c 	add.w	r1, r7, #12
 800dea2:	2300      	movs	r3, #0
 800dea4:	2200      	movs	r2, #0
 800dea6:	f7fb f871 	bl	8008f8c <xQueueGenericSend>
 800deaa:	4603      	mov	r3, r0
 800deac:	2b01      	cmp	r3, #1
 800deae:	d005      	beq.n	800debc <LCDShowMsg+0x154>
        SendMsg(shell_huart, "\r\nLCDShowMsg: Queue full or error.\r\n");
 800deb0:	4b04      	ldr	r3, [pc, #16]	@ (800dec4 <LCDShowMsg+0x15c>)
 800deb2:	681b      	ldr	r3, [r3, #0]
 800deb4:	490a      	ldr	r1, [pc, #40]	@ (800dee0 <LCDShowMsg+0x178>)
 800deb6:	4618      	mov	r0, r3
 800deb8:	f7f3 f866 	bl	8000f88 <SendMsg>
    }
}
 800debc:	373c      	adds	r7, #60	@ 0x3c
 800debe:	46bd      	mov	sp, r7
 800dec0:	bd90      	pop	{r4, r7, pc}
 800dec2:	bf00      	nop
 800dec4:	20013cb8 	.word	0x20013cb8
 800dec8:	08010bc4 	.word	0x08010bc4
 800decc:	08010bfc 	.word	0x08010bfc
 800ded0:	08010c30 	.word	0x08010c30
 800ded4:	08010c58 	.word	0x08010c58
 800ded8:	08010c84 	.word	0x08010c84
 800dedc:	20013634 	.word	0x20013634
 800dee0:	08010cb8 	.word	0x08010cb8

0800dee4 <CommandPrint>:

static void CommandPrint(uint8_t argc, char **argv)
{
 800dee4:	b590      	push	{r4, r7, lr}
 800dee6:	b085      	sub	sp, #20
 800dee8:	af00      	add	r7, sp, #0
 800deea:	4603      	mov	r3, r0
 800deec:	6039      	str	r1, [r7, #0]
 800deee:	71fb      	strb	r3, [r7, #7]
	SendMsg(shell_huart, "\r\n------------------------------------------------------------------\r\n");
 800def0:	4b1b      	ldr	r3, [pc, #108]	@ (800df60 <CommandPrint+0x7c>)
 800def2:	681b      	ldr	r3, [r3, #0]
 800def4:	491b      	ldr	r1, [pc, #108]	@ (800df64 <CommandPrint+0x80>)
 800def6:	4618      	mov	r0, r3
 800def8:	f7f3 f846 	bl	8000f88 <SendMsg>
	for (uint8_t i=0; CommandList[i].name != NULL; i++)
 800defc:	2300      	movs	r3, #0
 800defe:	73fb      	strb	r3, [r7, #15]
 800df00:	e019      	b.n	800df36 <CommandPrint+0x52>
	{
		SendMsg(shell_huart, "    %5s  %s \r\n", CommandList[i].name, CommandList[i].help);
 800df02:	4b17      	ldr	r3, [pc, #92]	@ (800df60 <CommandPrint+0x7c>)
 800df04:	6818      	ldr	r0, [r3, #0]
 800df06:	7bfa      	ldrb	r2, [r7, #15]
 800df08:	4917      	ldr	r1, [pc, #92]	@ (800df68 <CommandPrint+0x84>)
 800df0a:	4613      	mov	r3, r2
 800df0c:	005b      	lsls	r3, r3, #1
 800df0e:	4413      	add	r3, r2
 800df10:	009b      	lsls	r3, r3, #2
 800df12:	440b      	add	r3, r1
 800df14:	6819      	ldr	r1, [r3, #0]
 800df16:	7bfa      	ldrb	r2, [r7, #15]
 800df18:	4c13      	ldr	r4, [pc, #76]	@ (800df68 <CommandPrint+0x84>)
 800df1a:	4613      	mov	r3, r2
 800df1c:	005b      	lsls	r3, r3, #1
 800df1e:	4413      	add	r3, r2
 800df20:	009b      	lsls	r3, r3, #2
 800df22:	4423      	add	r3, r4
 800df24:	3304      	adds	r3, #4
 800df26:	681b      	ldr	r3, [r3, #0]
 800df28:	460a      	mov	r2, r1
 800df2a:	4910      	ldr	r1, [pc, #64]	@ (800df6c <CommandPrint+0x88>)
 800df2c:	f7f3 f82c 	bl	8000f88 <SendMsg>
	for (uint8_t i=0; CommandList[i].name != NULL; i++)
 800df30:	7bfb      	ldrb	r3, [r7, #15]
 800df32:	3301      	adds	r3, #1
 800df34:	73fb      	strb	r3, [r7, #15]
 800df36:	7bfa      	ldrb	r2, [r7, #15]
 800df38:	490b      	ldr	r1, [pc, #44]	@ (800df68 <CommandPrint+0x84>)
 800df3a:	4613      	mov	r3, r2
 800df3c:	005b      	lsls	r3, r3, #1
 800df3e:	4413      	add	r3, r2
 800df40:	009b      	lsls	r3, r3, #2
 800df42:	440b      	add	r3, r1
 800df44:	681b      	ldr	r3, [r3, #0]
 800df46:	2b00      	cmp	r3, #0
 800df48:	d1db      	bne.n	800df02 <CommandPrint+0x1e>
	}
	SendMsg(shell_huart, "------------------------------------------------------------------\r\n");
 800df4a:	4b05      	ldr	r3, [pc, #20]	@ (800df60 <CommandPrint+0x7c>)
 800df4c:	681b      	ldr	r3, [r3, #0]
 800df4e:	4908      	ldr	r1, [pc, #32]	@ (800df70 <CommandPrint+0x8c>)
 800df50:	4618      	mov	r0, r3
 800df52:	f7f3 f819 	bl	8000f88 <SendMsg>
}
 800df56:	bf00      	nop
 800df58:	3714      	adds	r7, #20
 800df5a:	46bd      	mov	sp, r7
 800df5c:	bd90      	pop	{r4, r7, pc}
 800df5e:	bf00      	nop
 800df60:	20013cb8 	.word	0x20013cb8
 800df64:	08010ce0 	.word	0x08010ce0
 800df68:	08011218 	.word	0x08011218
 800df6c:	08010d28 	.word	0x08010d28
 800df70:	08010d38 	.word	0x08010d38

0800df74 <PrintArgs>:


static uint8_t PrintArgs(uint8_t argc, char **argv)
{
 800df74:	b580      	push	{r7, lr}
 800df76:	b084      	sub	sp, #16
 800df78:	af00      	add	r7, sp, #0
 800df7a:	4603      	mov	r3, r0
 800df7c:	6039      	str	r1, [r7, #0]
 800df7e:	71fb      	strb	r3, [r7, #7]
	SendMsg(shell_huart, "\r\n");
 800df80:	4b10      	ldr	r3, [pc, #64]	@ (800dfc4 <PrintArgs+0x50>)
 800df82:	681b      	ldr	r3, [r3, #0]
 800df84:	4910      	ldr	r1, [pc, #64]	@ (800dfc8 <PrintArgs+0x54>)
 800df86:	4618      	mov	r0, r3
 800df88:	f7f2 fffe 	bl	8000f88 <SendMsg>
	for (uint8_t i=0; i<argc; i++)
 800df8c:	2300      	movs	r3, #0
 800df8e:	73fb      	strb	r3, [r7, #15]
 800df90:	e00e      	b.n	800dfb0 <PrintArgs+0x3c>
	{
		SendMsg(shell_huart, "%d: %s \r\n", i, argv[i]);
 800df92:	4b0c      	ldr	r3, [pc, #48]	@ (800dfc4 <PrintArgs+0x50>)
 800df94:	6818      	ldr	r0, [r3, #0]
 800df96:	7bf9      	ldrb	r1, [r7, #15]
 800df98:	7bfb      	ldrb	r3, [r7, #15]
 800df9a:	009b      	lsls	r3, r3, #2
 800df9c:	683a      	ldr	r2, [r7, #0]
 800df9e:	4413      	add	r3, r2
 800dfa0:	681b      	ldr	r3, [r3, #0]
 800dfa2:	460a      	mov	r2, r1
 800dfa4:	4909      	ldr	r1, [pc, #36]	@ (800dfcc <PrintArgs+0x58>)
 800dfa6:	f7f2 ffef 	bl	8000f88 <SendMsg>
	for (uint8_t i=0; i<argc; i++)
 800dfaa:	7bfb      	ldrb	r3, [r7, #15]
 800dfac:	3301      	adds	r3, #1
 800dfae:	73fb      	strb	r3, [r7, #15]
 800dfb0:	7bfa      	ldrb	r2, [r7, #15]
 800dfb2:	79fb      	ldrb	r3, [r7, #7]
 800dfb4:	429a      	cmp	r2, r3
 800dfb6:	d3ec      	bcc.n	800df92 <PrintArgs+0x1e>
	}
	return 0;
 800dfb8:	2300      	movs	r3, #0
}
 800dfba:	4618      	mov	r0, r3
 800dfbc:	3710      	adds	r7, #16
 800dfbe:	46bd      	mov	sp, r7
 800dfc0:	bd80      	pop	{r7, pc}
 800dfc2:	bf00      	nop
 800dfc4:	20013cb8 	.word	0x20013cb8
 800dfc8:	08010d80 	.word	0x08010d80
 800dfcc:	08010d84 	.word	0x08010d84

0800dfd0 <CommandExecute>:

bool CommandExecute(uint8_t argc, char **argv)
{
 800dfd0:	b580      	push	{r7, lr}
 800dfd2:	b084      	sub	sp, #16
 800dfd4:	af00      	add	r7, sp, #0
 800dfd6:	4603      	mov	r3, r0
 800dfd8:	6039      	str	r1, [r7, #0]
 800dfda:	71fb      	strb	r3, [r7, #7]
	if (argc != 0 && argv != NULL)
 800dfdc:	79fb      	ldrb	r3, [r7, #7]
 800dfde:	2b00      	cmp	r3, #0
 800dfe0:	d045      	beq.n	800e06e <CommandExecute+0x9e>
 800dfe2:	683b      	ldr	r3, [r7, #0]
 800dfe4:	2b00      	cmp	r3, #0
 800dfe6:	d042      	beq.n	800e06e <CommandExecute+0x9e>
	{
		for (uint8_t i=0; CommandList[i].name != NULL; i++)
 800dfe8:	2300      	movs	r3, #0
 800dfea:	73fb      	strb	r3, [r7, #15]
 800dfec:	e02d      	b.n	800e04a <CommandExecute+0x7a>
		{
			if(strcmp(CommandList[i].name, argv[0]) == 0)
 800dfee:	7bfa      	ldrb	r2, [r7, #15]
 800dff0:	4921      	ldr	r1, [pc, #132]	@ (800e078 <CommandExecute+0xa8>)
 800dff2:	4613      	mov	r3, r2
 800dff4:	005b      	lsls	r3, r3, #1
 800dff6:	4413      	add	r3, r2
 800dff8:	009b      	lsls	r3, r3, #2
 800dffa:	440b      	add	r3, r1
 800dffc:	681a      	ldr	r2, [r3, #0]
 800dffe:	683b      	ldr	r3, [r7, #0]
 800e000:	681b      	ldr	r3, [r3, #0]
 800e002:	4619      	mov	r1, r3
 800e004:	4610      	mov	r0, r2
 800e006:	f7f2 f8e3 	bl	80001d0 <strcmp>
 800e00a:	4603      	mov	r3, r0
 800e00c:	2b00      	cmp	r3, #0
 800e00e:	d119      	bne.n	800e044 <CommandExecute+0x74>
			{
				if(CommandList[i].func != NULL)
 800e010:	7bfa      	ldrb	r2, [r7, #15]
 800e012:	4919      	ldr	r1, [pc, #100]	@ (800e078 <CommandExecute+0xa8>)
 800e014:	4613      	mov	r3, r2
 800e016:	005b      	lsls	r3, r3, #1
 800e018:	4413      	add	r3, r2
 800e01a:	009b      	lsls	r3, r3, #2
 800e01c:	440b      	add	r3, r1
 800e01e:	3308      	adds	r3, #8
 800e020:	681b      	ldr	r3, [r3, #0]
 800e022:	2b00      	cmp	r3, #0
 800e024:	d00e      	beq.n	800e044 <CommandExecute+0x74>
				{
					(CommandList[i].func)(argc, argv);
 800e026:	7bfa      	ldrb	r2, [r7, #15]
 800e028:	4913      	ldr	r1, [pc, #76]	@ (800e078 <CommandExecute+0xa8>)
 800e02a:	4613      	mov	r3, r2
 800e02c:	005b      	lsls	r3, r3, #1
 800e02e:	4413      	add	r3, r2
 800e030:	009b      	lsls	r3, r3, #2
 800e032:	440b      	add	r3, r1
 800e034:	3308      	adds	r3, #8
 800e036:	681b      	ldr	r3, [r3, #0]
 800e038:	79fa      	ldrb	r2, [r7, #7]
 800e03a:	6839      	ldr	r1, [r7, #0]
 800e03c:	4610      	mov	r0, r2
 800e03e:	4798      	blx	r3
					return true;
 800e040:	2301      	movs	r3, #1
 800e042:	e015      	b.n	800e070 <CommandExecute+0xa0>
		for (uint8_t i=0; CommandList[i].name != NULL; i++)
 800e044:	7bfb      	ldrb	r3, [r7, #15]
 800e046:	3301      	adds	r3, #1
 800e048:	73fb      	strb	r3, [r7, #15]
 800e04a:	7bfa      	ldrb	r2, [r7, #15]
 800e04c:	490a      	ldr	r1, [pc, #40]	@ (800e078 <CommandExecute+0xa8>)
 800e04e:	4613      	mov	r3, r2
 800e050:	005b      	lsls	r3, r3, #1
 800e052:	4413      	add	r3, r2
 800e054:	009b      	lsls	r3, r3, #2
 800e056:	440b      	add	r3, r1
 800e058:	681b      	ldr	r3, [r3, #0]
 800e05a:	2b00      	cmp	r3, #0
 800e05c:	d1c7      	bne.n	800dfee <CommandExecute+0x1e>
				}
			}
		}
		SendMsg(shell_huart, "\r\nUnknown command : %s. Type 'help' for commands.\r\n", argv[0]);
 800e05e:	4b07      	ldr	r3, [pc, #28]	@ (800e07c <CommandExecute+0xac>)
 800e060:	6818      	ldr	r0, [r3, #0]
 800e062:	683b      	ldr	r3, [r7, #0]
 800e064:	681b      	ldr	r3, [r3, #0]
 800e066:	461a      	mov	r2, r3
 800e068:	4905      	ldr	r1, [pc, #20]	@ (800e080 <CommandExecute+0xb0>)
 800e06a:	f7f2 ff8d 	bl	8000f88 <SendMsg>
	}
	return false;
 800e06e:	2300      	movs	r3, #0
}
 800e070:	4618      	mov	r0, r3
 800e072:	3710      	adds	r7, #16
 800e074:	46bd      	mov	sp, r7
 800e076:	bd80      	pop	{r7, pc}
 800e078:	08011218 	.word	0x08011218
 800e07c:	20013cb8 	.word	0x20013cb8
 800e080:	08010d90 	.word	0x08010d90

0800e084 <ReadLine_Init>:
#include "msgHandler.h"
static char prompt[PROMPT_LEN] = "> ";
extern UART_HandleTypeDef* shell_huart;

void ReadLine_Init(UART_HandleTypeDef* huart)
{
 800e084:	b480      	push	{r7}
 800e086:	b083      	sub	sp, #12
 800e088:	af00      	add	r7, sp, #0
 800e08a:	6078      	str	r0, [r7, #4]
	shell_huart = huart;
 800e08c:	4a04      	ldr	r2, [pc, #16]	@ (800e0a0 <ReadLine_Init+0x1c>)
 800e08e:	687b      	ldr	r3, [r7, #4]
 800e090:	6013      	str	r3, [r2, #0]
}
 800e092:	bf00      	nop
 800e094:	370c      	adds	r7, #12
 800e096:	46bd      	mov	sp, r7
 800e098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e09c:	4770      	bx	lr
 800e09e:	bf00      	nop
 800e0a0:	20013cb8 	.word	0x20013cb8

0800e0a4 <GetChar>:

static bool GetChar(char *out_char)
{
 800e0a4:	b580      	push	{r7, lr}
 800e0a6:	b082      	sub	sp, #8
 800e0a8:	af00      	add	r7, sp, #0
 800e0aa:	6078      	str	r0, [r7, #4]
	if(ReceiveChar(shell_huart, out_char) == HAL_OK)
 800e0ac:	4b07      	ldr	r3, [pc, #28]	@ (800e0cc <GetChar+0x28>)
 800e0ae:	681b      	ldr	r3, [r3, #0]
 800e0b0:	6879      	ldr	r1, [r7, #4]
 800e0b2:	4618      	mov	r0, r3
 800e0b4:	f7f2 ffba 	bl	800102c <ReceiveChar>
 800e0b8:	4603      	mov	r3, r0
 800e0ba:	2b00      	cmp	r3, #0
 800e0bc:	d101      	bne.n	800e0c2 <GetChar+0x1e>
		return true;
 800e0be:	2301      	movs	r3, #1
 800e0c0:	e000      	b.n	800e0c4 <GetChar+0x20>
	return false;
 800e0c2:	2300      	movs	r3, #0
}
 800e0c4:	4618      	mov	r0, r3
 800e0c6:	3708      	adds	r7, #8
 800e0c8:	46bd      	mov	sp, r7
 800e0ca:	bd80      	pop	{r7, pc}
 800e0cc:	20013cb8 	.word	0x20013cb8

0800e0d0 <PutChar>:

static void PutChar(char cChar)
{
 800e0d0:	b580      	push	{r7, lr}
 800e0d2:	b082      	sub	sp, #8
 800e0d4:	af00      	add	r7, sp, #0
 800e0d6:	4603      	mov	r3, r0
 800e0d8:	71fb      	strb	r3, [r7, #7]
	SendChar(shell_huart, cChar);
 800e0da:	4b05      	ldr	r3, [pc, #20]	@ (800e0f0 <PutChar+0x20>)
 800e0dc:	681b      	ldr	r3, [r3, #0]
 800e0de:	79fa      	ldrb	r2, [r7, #7]
 800e0e0:	4611      	mov	r1, r2
 800e0e2:	4618      	mov	r0, r3
 800e0e4:	f7f2 ff3e 	bl	8000f64 <SendChar>
}
 800e0e8:	bf00      	nop
 800e0ea:	3708      	adds	r7, #8
 800e0ec:	46bd      	mov	sp, r7
 800e0ee:	bd80      	pop	{r7, pc}
 800e0f0:	20013cb8 	.word	0x20013cb8

0800e0f4 <PutString>:

static void PutString(const char *const pcChar)
{
 800e0f4:	b580      	push	{r7, lr}
 800e0f6:	b082      	sub	sp, #8
 800e0f8:	af00      	add	r7, sp, #0
 800e0fa:	6078      	str	r0, [r7, #4]
	SendMsg(shell_huart, pcChar);
 800e0fc:	4b04      	ldr	r3, [pc, #16]	@ (800e110 <PutString+0x1c>)
 800e0fe:	681b      	ldr	r3, [r3, #0]
 800e100:	6879      	ldr	r1, [r7, #4]
 800e102:	4618      	mov	r0, r3
 800e104:	f7f2 ff40 	bl	8000f88 <SendMsg>
}
 800e108:	bf00      	nop
 800e10a:	3708      	adds	r7, #8
 800e10c:	46bd      	mov	sp, r7
 800e10e:	bd80      	pop	{r7, pc}
 800e110:	20013cb8 	.word	0x20013cb8

0800e114 <ReadLine>:

uint32_t ReadLine(char* readBuffer, int bufferSize)
{
 800e114:	b580      	push	{r7, lr}
 800e116:	b088      	sub	sp, #32
 800e118:	af00      	add	r7, sp, #0
 800e11a:	6078      	str	r0, [r7, #4]
 800e11c:	6039      	str	r1, [r7, #0]

	char *pCur = readBuffer; /* the point to ready receive. */
 800e11e:	687b      	ldr	r3, [r7, #4]
 800e120:	61fb      	str	r3, [r7, #28]
	char cChar = 0;
 800e122:	2300      	movs	r3, #0
 800e124:	73bb      	strb	r3, [r7, #14]
	uint32_t receiveCharCnt = 0;
 800e126:	2300      	movs	r3, #0
 800e128:	61bb      	str	r3, [r7, #24]
	uint32_t PromptLen = 0;
 800e12a:	2300      	movs	r3, #0
 800e12c:	617b      	str	r3, [r7, #20]
	uint32_t outputColumnCnt = 0;
 800e12e:	2300      	movs	r3, #0
 800e130:	613b      	str	r3, [r7, #16]
	memset(readBuffer, 0, bufferSize);
 800e132:	683b      	ldr	r3, [r7, #0]
 800e134:	461a      	mov	r2, r3
 800e136:	2100      	movs	r1, #0
 800e138:	6878      	ldr	r0, [r7, #4]
 800e13a:	f000 fdad 	bl	800ec98 <memset>
	/* print Prompt */
	if (*prompt)
 800e13e:	4b6a      	ldr	r3, [pc, #424]	@ (800e2e8 <ReadLine+0x1d4>)
 800e140:	781b      	ldrb	r3, [r3, #0]
 800e142:	2b00      	cmp	r3, #0
 800e144:	d00b      	beq.n	800e15e <ReadLine+0x4a>
	{
		PutString("\n\r");
 800e146:	4869      	ldr	r0, [pc, #420]	@ (800e2ec <ReadLine+0x1d8>)
 800e148:	f7ff ffd4 	bl	800e0f4 <PutString>
		PromptLen = strlen(prompt);
 800e14c:	4866      	ldr	r0, [pc, #408]	@ (800e2e8 <ReadLine+0x1d4>)
 800e14e:	f7f2 f849 	bl	80001e4 <strlen>
 800e152:	6178      	str	r0, [r7, #20]
		outputColumnCnt = PromptLen;
 800e154:	697b      	ldr	r3, [r7, #20]
 800e156:	613b      	str	r3, [r7, #16]
		PutString(prompt);
 800e158:	4863      	ldr	r0, [pc, #396]	@ (800e2e8 <ReadLine+0x1d4>)
 800e15a:	f7ff ffcb 	bl	800e0f4 <PutString>
	}
	for (;;)
	{
		bool isGotChar = GetChar(&cChar);
 800e15e:	f107 030e 	add.w	r3, r7, #14
 800e162:	4618      	mov	r0, r3
 800e164:	f7ff ff9e 	bl	800e0a4 <GetChar>
 800e168:	4603      	mov	r3, r0
 800e16a:	73fb      	strb	r3, [r7, #15]

		if(isGotChar) {
 800e16c:	7bfb      	ldrb	r3, [r7, #15]
 800e16e:	2b00      	cmp	r3, #0
 800e170:	f000 80b2 	beq.w	800e2d8 <ReadLine+0x1c4>
			switch (cChar)
 800e174:	7bbb      	ldrb	r3, [r7, #14]
 800e176:	2b15      	cmp	r3, #21
 800e178:	dc2e      	bgt.n	800e1d8 <ReadLine+0xc4>
 800e17a:	2b03      	cmp	r3, #3
 800e17c:	db7e      	blt.n	800e27c <ReadLine+0x168>
 800e17e:	3b03      	subs	r3, #3
 800e180:	2b12      	cmp	r3, #18
 800e182:	d87b      	bhi.n	800e27c <ReadLine+0x168>
 800e184:	a201      	add	r2, pc, #4	@ (adr r2, 800e18c <ReadLine+0x78>)
 800e186:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e18a:	bf00      	nop
 800e18c:	0800e1df 	.word	0x0800e1df
 800e190:	0800e27d 	.word	0x0800e27d
 800e194:	0800e27d 	.word	0x0800e27d
 800e198:	0800e27d 	.word	0x0800e27d
 800e19c:	0800e27d 	.word	0x0800e27d
 800e1a0:	0800e27d 	.word	0x0800e27d
 800e1a4:	0800e27d 	.word	0x0800e27d
 800e1a8:	0800e1e3 	.word	0x0800e1e3
 800e1ac:	0800e27d 	.word	0x0800e27d
 800e1b0:	0800e27d 	.word	0x0800e27d
 800e1b4:	0800e1e3 	.word	0x0800e1e3
 800e1b8:	0800e27d 	.word	0x0800e27d
 800e1bc:	0800e27d 	.word	0x0800e27d
 800e1c0:	0800e27d 	.word	0x0800e27d
 800e1c4:	0800e27d 	.word	0x0800e27d
 800e1c8:	0800e27d 	.word	0x0800e27d
 800e1cc:	0800e27d 	.word	0x0800e27d
 800e1d0:	0800e27d 	.word	0x0800e27d
 800e1d4:	0800e21d 	.word	0x0800e21d
 800e1d8:	2b7f      	cmp	r3, #127	@ 0x7f
 800e1da:	d031      	beq.n	800e240 <ReadLine+0x12c>
 800e1dc:	e04e      	b.n	800e27c <ReadLine+0x168>
			{
			case 0x03: /* ^C - break */
				return 0;
 800e1de:	2300      	movs	r3, #0
 800e1e0:	e07e      	b.n	800e2e0 <ReadLine+0x1cc>
			case '\r': /*\r*/
			case '\n': /*\n*/
				if ((pCur >= &readBuffer[0]) &&
 800e1e2:	69fa      	ldr	r2, [r7, #28]
 800e1e4:	687b      	ldr	r3, [r7, #4]
 800e1e6:	429a      	cmp	r2, r3
 800e1e8:	d30d      	bcc.n	800e206 <ReadLine+0xf2>
					(pCur <= &readBuffer[READBUF_LEN]))
 800e1ea:	687b      	ldr	r3, [r7, #4]
 800e1ec:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
				if ((pCur >= &readBuffer[0]) &&
 800e1f0:	69fa      	ldr	r2, [r7, #28]
 800e1f2:	429a      	cmp	r2, r3
 800e1f4:	d807      	bhi.n	800e206 <ReadLine+0xf2>
				{
					*(pCur + 1) = '\0';
 800e1f6:	69fb      	ldr	r3, [r7, #28]
 800e1f8:	3301      	adds	r3, #1
 800e1fa:	2200      	movs	r2, #0
 800e1fc:	701a      	strb	r2, [r3, #0]
	//				PutString("\n\r");
	//				PutString(readBuffer);
					return (pCur - readBuffer);
 800e1fe:	69fa      	ldr	r2, [r7, #28]
 800e200:	687b      	ldr	r3, [r7, #4]
 800e202:	1ad3      	subs	r3, r2, r3
 800e204:	e06c      	b.n	800e2e0 <ReadLine+0x1cc>
				}
				else /* Buffer full (Overflow) */
				{
					memset(readBuffer, 0, bufferSize);
 800e206:	683b      	ldr	r3, [r7, #0]
 800e208:	461a      	mov	r2, r3
 800e20a:	2100      	movs	r1, #0
 800e20c:	6878      	ldr	r0, [r7, #4]
 800e20e:	f000 fd43 	bl	800ec98 <memset>
					return 0;
 800e212:	2300      	movs	r3, #0
 800e214:	e064      	b.n	800e2e0 <ReadLine+0x1cc>
				}

			case 0x15: /* ^U - erase line */
				while (outputColumnCnt > PromptLen)
				{
					outputColumnCnt--;
 800e216:	693b      	ldr	r3, [r7, #16]
 800e218:	3b01      	subs	r3, #1
 800e21a:	613b      	str	r3, [r7, #16]
				while (outputColumnCnt > PromptLen)
 800e21c:	693a      	ldr	r2, [r7, #16]
 800e21e:	697b      	ldr	r3, [r7, #20]
 800e220:	429a      	cmp	r2, r3
 800e222:	d8f8      	bhi.n	800e216 <ReadLine+0x102>
				}
				memset(readBuffer, 0, bufferSize);
 800e224:	683b      	ldr	r3, [r7, #0]
 800e226:	461a      	mov	r2, r3
 800e228:	2100      	movs	r1, #0
 800e22a:	6878      	ldr	r0, [r7, #4]
 800e22c:	f000 fd34 	bl	800ec98 <memset>
				pCur = readBuffer;
 800e230:	687b      	ldr	r3, [r7, #4]
 800e232:	61fb      	str	r3, [r7, #28]
				receiveCharCnt = 0x00;
 800e234:	2300      	movs	r3, #0
 800e236:	61bb      	str	r3, [r7, #24]
				PutString("\n\r> ");
 800e238:	482d      	ldr	r0, [pc, #180]	@ (800e2f0 <ReadLine+0x1dc>)
 800e23a:	f7ff ff5b 	bl	800e0f4 <PutString>
				break;
 800e23e:	e047      	b.n	800e2d0 <ReadLine+0x1bc>

			case 0x7F: /* DEL - backspace	*/
				//  promote
				if ((outputColumnCnt > PromptLen) && (pCur > &readBuffer[0]) && (receiveCharCnt > 0x00))
 800e240:	693a      	ldr	r2, [r7, #16]
 800e242:	697b      	ldr	r3, [r7, #20]
 800e244:	429a      	cmp	r2, r3
 800e246:	d942      	bls.n	800e2ce <ReadLine+0x1ba>
 800e248:	69fa      	ldr	r2, [r7, #28]
 800e24a:	687b      	ldr	r3, [r7, #4]
 800e24c:	429a      	cmp	r2, r3
 800e24e:	d93e      	bls.n	800e2ce <ReadLine+0x1ba>
 800e250:	69bb      	ldr	r3, [r7, #24]
 800e252:	2b00      	cmp	r3, #0
 800e254:	d03b      	beq.n	800e2ce <ReadLine+0x1ba>
				{
					outputColumnCnt--;
 800e256:	693b      	ldr	r3, [r7, #16]
 800e258:	3b01      	subs	r3, #1
 800e25a:	613b      	str	r3, [r7, #16]
					pCur--;
 800e25c:	69fb      	ldr	r3, [r7, #28]
 800e25e:	3b01      	subs	r3, #1
 800e260:	61fb      	str	r3, [r7, #28]
					receiveCharCnt--;
 800e262:	69bb      	ldr	r3, [r7, #24]
 800e264:	3b01      	subs	r3, #1
 800e266:	61bb      	str	r3, [r7, #24]
					*pCur = '\0'; /* earse the receice char */
 800e268:	69fb      	ldr	r3, [r7, #28]
 800e26a:	2200      	movs	r2, #0
 800e26c:	701a      	strb	r2, [r3, #0]
					PutString("\n\r> ");
 800e26e:	4820      	ldr	r0, [pc, #128]	@ (800e2f0 <ReadLine+0x1dc>)
 800e270:	f7ff ff40 	bl	800e0f4 <PutString>
					PutString(readBuffer);
 800e274:	6878      	ldr	r0, [r7, #4]
 800e276:	f7ff ff3d 	bl	800e0f4 <PutString>
				}
				break;
 800e27a:	e028      	b.n	800e2ce <ReadLine+0x1ba>

			default:
				if (receiveCharCnt < bufferSize &&
 800e27c:	683b      	ldr	r3, [r7, #0]
 800e27e:	69ba      	ldr	r2, [r7, #24]
 800e280:	429a      	cmp	r2, r3
 800e282:	d220      	bcs.n	800e2c6 <ReadLine+0x1b2>
 800e284:	69fa      	ldr	r2, [r7, #28]
 800e286:	687b      	ldr	r3, [r7, #4]
 800e288:	429a      	cmp	r2, r3
 800e28a:	d31c      	bcc.n	800e2c6 <ReadLine+0x1b2>
					(pCur >= &readBuffer[0]) &&
					(pCur <= &readBuffer[READBUF_LEN]) &&
 800e28c:	687b      	ldr	r3, [r7, #4]
 800e28e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
					(pCur >= &readBuffer[0]) &&
 800e292:	69fa      	ldr	r2, [r7, #28]
 800e294:	429a      	cmp	r2, r3
 800e296:	d816      	bhi.n	800e2c6 <ReadLine+0x1b2>
					(cChar > 0x19 && cChar < 0x7F))
 800e298:	7bbb      	ldrb	r3, [r7, #14]
					(pCur <= &readBuffer[READBUF_LEN]) &&
 800e29a:	2b19      	cmp	r3, #25
 800e29c:	d913      	bls.n	800e2c6 <ReadLine+0x1b2>
					(cChar > 0x19 && cChar < 0x7F))
 800e29e:	7bbb      	ldrb	r3, [r7, #14]
 800e2a0:	2b7e      	cmp	r3, #126	@ 0x7e
 800e2a2:	d810      	bhi.n	800e2c6 <ReadLine+0x1b2>
				{
					outputColumnCnt++;
 800e2a4:	693b      	ldr	r3, [r7, #16]
 800e2a6:	3301      	adds	r3, #1
 800e2a8:	613b      	str	r3, [r7, #16]
					PutChar(cChar);
 800e2aa:	7bbb      	ldrb	r3, [r7, #14]
 800e2ac:	4618      	mov	r0, r3
 800e2ae:	f7ff ff0f 	bl	800e0d0 <PutChar>
					*pCur = cChar;
 800e2b2:	7bba      	ldrb	r2, [r7, #14]
 800e2b4:	69fb      	ldr	r3, [r7, #28]
 800e2b6:	701a      	strb	r2, [r3, #0]
					pCur++;
 800e2b8:	69fb      	ldr	r3, [r7, #28]
 800e2ba:	3301      	adds	r3, #1
 800e2bc:	61fb      	str	r3, [r7, #28]
					receiveCharCnt++;
 800e2be:	69bb      	ldr	r3, [r7, #24]
 800e2c0:	3301      	adds	r3, #1
 800e2c2:	61bb      	str	r3, [r7, #24]
 800e2c4:	e004      	b.n	800e2d0 <ReadLine+0x1bc>
				}
				else /* Buffer full (Overflow) */
				{
					PutChar('\a');
 800e2c6:	2007      	movs	r0, #7
 800e2c8:	f7ff ff02 	bl	800e0d0 <PutChar>
 800e2cc:	e000      	b.n	800e2d0 <ReadLine+0x1bc>
				break;
 800e2ce:	bf00      	nop
				}
			}
			vTaskDelay(pdMS_TO_TICKS(0));
 800e2d0:	2000      	movs	r0, #0
 800e2d2:	f7fb fcb1 	bl	8009c38 <vTaskDelay>
 800e2d6:	e742      	b.n	800e15e <ReadLine+0x4a>
		}
		else {
			vTaskDelay(pdMS_TO_TICKS(50));
 800e2d8:	2032      	movs	r0, #50	@ 0x32
 800e2da:	f7fb fcad 	bl	8009c38 <vTaskDelay>
	{
 800e2de:	e73e      	b.n	800e15e <ReadLine+0x4a>
		}
	}
	return 0;
}
 800e2e0:	4618      	mov	r0, r3
 800e2e2:	3720      	adds	r7, #32
 800e2e4:	46bd      	mov	sp, r7
 800e2e6:	bd80      	pop	{r7, pc}
 800e2e8:	2000002c 	.word	0x2000002c
 800e2ec:	08010dc4 	.word	0x08010dc4
 800e2f0:	08010dc8 	.word	0x08010dc8

0800e2f4 <ArgAnalyze>:

bool ArgAnalyze(char* readBuffer, uint8_t *argc, char *argv[])
{
 800e2f4:	b480      	push	{r7}
 800e2f6:	b087      	sub	sp, #28
 800e2f8:	af00      	add	r7, sp, #0
 800e2fa:	60f8      	str	r0, [r7, #12]
 800e2fc:	60b9      	str	r1, [r7, #8]
 800e2fe:	607a      	str	r2, [r7, #4]
	uint32_t i = 0;
 800e300:	2300      	movs	r3, #0
 800e302:	617b      	str	r3, [r7, #20]

	while (*argc < MAX_ARGS)
 800e304:	e04a      	b.n	800e39c <ArgAnalyze+0xa8>
	{
		/* skip any separator */
		while (readBuffer[i] == ' ')
		{
			i++;
 800e306:	697b      	ldr	r3, [r7, #20]
 800e308:	3301      	adds	r3, #1
 800e30a:	617b      	str	r3, [r7, #20]
		while (readBuffer[i] == ' ')
 800e30c:	68fa      	ldr	r2, [r7, #12]
 800e30e:	697b      	ldr	r3, [r7, #20]
 800e310:	4413      	add	r3, r2
 800e312:	781b      	ldrb	r3, [r3, #0]
 800e314:	2b20      	cmp	r3, #32
 800e316:	d0f6      	beq.n	800e306 <ArgAnalyze+0x12>
		}
		/* end of line, no more args	*/
		if (readBuffer[i] == '\0')
 800e318:	68fa      	ldr	r2, [r7, #12]
 800e31a:	697b      	ldr	r3, [r7, #20]
 800e31c:	4413      	add	r3, r2
 800e31e:	781b      	ldrb	r3, [r3, #0]
 800e320:	2b00      	cmp	r3, #0
 800e322:	d108      	bne.n	800e336 <ArgAnalyze+0x42>
		{
			argv[*argc] = NULL;
 800e324:	68bb      	ldr	r3, [r7, #8]
 800e326:	781b      	ldrb	r3, [r3, #0]
 800e328:	009b      	lsls	r3, r3, #2
 800e32a:	687a      	ldr	r2, [r7, #4]
 800e32c:	4413      	add	r3, r2
 800e32e:	2200      	movs	r2, #0
 800e330:	601a      	str	r2, [r3, #0]
			return true;
 800e332:	2301      	movs	r3, #1
 800e334:	e037      	b.n	800e3a6 <ArgAnalyze+0xb2>
		}
		/* begin of argument string */
		argv[(*argc)++] = &readBuffer[i];
 800e336:	68bb      	ldr	r3, [r7, #8]
 800e338:	781b      	ldrb	r3, [r3, #0]
 800e33a:	1c5a      	adds	r2, r3, #1
 800e33c:	b2d1      	uxtb	r1, r2
 800e33e:	68ba      	ldr	r2, [r7, #8]
 800e340:	7011      	strb	r1, [r2, #0]
 800e342:	009b      	lsls	r3, r3, #2
 800e344:	687a      	ldr	r2, [r7, #4]
 800e346:	4413      	add	r3, r2
 800e348:	68f9      	ldr	r1, [r7, #12]
 800e34a:	697a      	ldr	r2, [r7, #20]
 800e34c:	440a      	add	r2, r1
 800e34e:	601a      	str	r2, [r3, #0]
		/* find end of argument string */
		while (readBuffer[i] && readBuffer[i] != ' ')
 800e350:	e002      	b.n	800e358 <ArgAnalyze+0x64>
		{
			i++;
 800e352:	697b      	ldr	r3, [r7, #20]
 800e354:	3301      	adds	r3, #1
 800e356:	617b      	str	r3, [r7, #20]
		while (readBuffer[i] && readBuffer[i] != ' ')
 800e358:	68fa      	ldr	r2, [r7, #12]
 800e35a:	697b      	ldr	r3, [r7, #20]
 800e35c:	4413      	add	r3, r2
 800e35e:	781b      	ldrb	r3, [r3, #0]
 800e360:	2b00      	cmp	r3, #0
 800e362:	d005      	beq.n	800e370 <ArgAnalyze+0x7c>
 800e364:	68fa      	ldr	r2, [r7, #12]
 800e366:	697b      	ldr	r3, [r7, #20]
 800e368:	4413      	add	r3, r2
 800e36a:	781b      	ldrb	r3, [r3, #0]
 800e36c:	2b20      	cmp	r3, #32
 800e36e:	d1f0      	bne.n	800e352 <ArgAnalyze+0x5e>
		}
		/* end of line, no more args */
		if (readBuffer[i] == '\0')
 800e370:	68fa      	ldr	r2, [r7, #12]
 800e372:	697b      	ldr	r3, [r7, #20]
 800e374:	4413      	add	r3, r2
 800e376:	781b      	ldrb	r3, [r3, #0]
 800e378:	2b00      	cmp	r3, #0
 800e37a:	d108      	bne.n	800e38e <ArgAnalyze+0x9a>
		{
			argv[*argc] = NULL;
 800e37c:	68bb      	ldr	r3, [r7, #8]
 800e37e:	781b      	ldrb	r3, [r3, #0]
 800e380:	009b      	lsls	r3, r3, #2
 800e382:	687a      	ldr	r2, [r7, #4]
 800e384:	4413      	add	r3, r2
 800e386:	2200      	movs	r2, #0
 800e388:	601a      	str	r2, [r3, #0]
			return true;
 800e38a:	2301      	movs	r3, #1
 800e38c:	e00b      	b.n	800e3a6 <ArgAnalyze+0xb2>
		}
		readBuffer[i++] = '\0';
 800e38e:	697b      	ldr	r3, [r7, #20]
 800e390:	1c5a      	adds	r2, r3, #1
 800e392:	617a      	str	r2, [r7, #20]
 800e394:	68fa      	ldr	r2, [r7, #12]
 800e396:	4413      	add	r3, r2
 800e398:	2200      	movs	r2, #0
 800e39a:	701a      	strb	r2, [r3, #0]
	while (*argc < MAX_ARGS)
 800e39c:	68bb      	ldr	r3, [r7, #8]
 800e39e:	781b      	ldrb	r3, [r3, #0]
 800e3a0:	2b09      	cmp	r3, #9
 800e3a2:	d9b3      	bls.n	800e30c <ArgAnalyze+0x18>
	}
	return false;
 800e3a4:	2300      	movs	r3, #0
}
 800e3a6:	4618      	mov	r0, r3
 800e3a8:	371c      	adds	r7, #28
 800e3aa:	46bd      	mov	sp, r7
 800e3ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3b0:	4770      	bx	lr
	...

0800e3b4 <Shell_Init>:
UART_HandleTypeDef* shell_huart;
QueueHandle_t xShellQueue;
char readBuffer[READBUF_LEN] = {0};

void Shell_Init(UART_HandleTypeDef *huart)
{
 800e3b4:	b580      	push	{r7, lr}
 800e3b6:	b084      	sub	sp, #16
 800e3b8:	af00      	add	r7, sp, #0
 800e3ba:	6078      	str	r0, [r7, #4]
	shell_huart = huart;
 800e3bc:	4a0a      	ldr	r2, [pc, #40]	@ (800e3e8 <Shell_Init+0x34>)
 800e3be:	687b      	ldr	r3, [r7, #4]
 800e3c0:	6013      	str	r3, [r2, #0]
	ReadLine_Init(huart);
 800e3c2:	6878      	ldr	r0, [r7, #4]
 800e3c4:	f7ff fe5e 	bl	800e084 <ReadLine_Init>
	command_Init(huart);
 800e3c8:	6878      	ldr	r0, [r7, #4]
 800e3ca:	f7ff fc09 	bl	800dbe0 <command_Init>

	const char *welcome_msg = "\r\nSTM32 Shell Initialized. Type 'help' for commands.\r\n";
 800e3ce:	4b07      	ldr	r3, [pc, #28]	@ (800e3ec <Shell_Init+0x38>)
 800e3d0:	60fb      	str	r3, [r7, #12]
	SendMsg(shell_huart, welcome_msg);
 800e3d2:	4b05      	ldr	r3, [pc, #20]	@ (800e3e8 <Shell_Init+0x34>)
 800e3d4:	681b      	ldr	r3, [r3, #0]
 800e3d6:	68f9      	ldr	r1, [r7, #12]
 800e3d8:	4618      	mov	r0, r3
 800e3da:	f7f2 fdd5 	bl	8000f88 <SendMsg>
}
 800e3de:	bf00      	nop
 800e3e0:	3710      	adds	r7, #16
 800e3e2:	46bd      	mov	sp, r7
 800e3e4:	bd80      	pop	{r7, pc}
 800e3e6:	bf00      	nop
 800e3e8:	20013cb8 	.word	0x20013cb8
 800e3ec:	08010dd0 	.word	0x08010dd0

0800e3f0 <Shell_OS_Resources_Init>:

void Shell_OS_Resources_Init()
{
 800e3f0:	b580      	push	{r7, lr}
 800e3f2:	af00      	add	r7, sp, #0
	xShellQueue = xQueueCreate(4, sizeof(ShellMsgStruct));
 800e3f4:	2200      	movs	r2, #0
 800e3f6:	21c8      	movs	r1, #200	@ 0xc8
 800e3f8:	2004      	movs	r0, #4
 800e3fa:	f7fa fd35 	bl	8008e68 <xQueueGenericCreate>
 800e3fe:	4603      	mov	r3, r0
 800e400:	4a01      	ldr	r2, [pc, #4]	@ (800e408 <Shell_OS_Resources_Init+0x18>)
 800e402:	6013      	str	r3, [r2, #0]
}
 800e404:	bf00      	nop
 800e406:	bd80      	pop	{r7, pc}
 800e408:	20013cbc 	.word	0x20013cbc

0800e40c <ShellHandler>:

void ShellHandler(void *pvParameters)
{
 800e40c:	b580      	push	{r7, lr}
 800e40e:	b082      	sub	sp, #8
 800e410:	af00      	add	r7, sp, #0
 800e412:	6078      	str	r0, [r7, #4]
	static uint8_t argc = 0;
	static char *argv[MAX_ARGS] = {0};

	while (1)
	{
		if (ReadLine(readBuffer, READBUF_LEN))
 800e414:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800e418:	4812      	ldr	r0, [pc, #72]	@ (800e464 <ShellHandler+0x58>)
 800e41a:	f7ff fe7b 	bl	800e114 <ReadLine>
 800e41e:	4603      	mov	r3, r0
 800e420:	2b00      	cmp	r3, #0
 800e422:	d01a      	beq.n	800e45a <ShellHandler+0x4e>
		{
			memset(&argc, 0, sizeof(argc));
 800e424:	4b10      	ldr	r3, [pc, #64]	@ (800e468 <ShellHandler+0x5c>)
 800e426:	2200      	movs	r2, #0
 800e428:	701a      	strb	r2, [r3, #0]
			memset(argv, 0, sizeof(argv));
 800e42a:	2228      	movs	r2, #40	@ 0x28
 800e42c:	2100      	movs	r1, #0
 800e42e:	480f      	ldr	r0, [pc, #60]	@ (800e46c <ShellHandler+0x60>)
 800e430:	f000 fc32 	bl	800ec98 <memset>

			if (ArgAnalyze(readBuffer, &argc, argv))
 800e434:	4a0d      	ldr	r2, [pc, #52]	@ (800e46c <ShellHandler+0x60>)
 800e436:	490c      	ldr	r1, [pc, #48]	@ (800e468 <ShellHandler+0x5c>)
 800e438:	480a      	ldr	r0, [pc, #40]	@ (800e464 <ShellHandler+0x58>)
 800e43a:	f7ff ff5b 	bl	800e2f4 <ArgAnalyze>
 800e43e:	4603      	mov	r3, r0
 800e440:	2b00      	cmp	r3, #0
 800e442:	d00a      	beq.n	800e45a <ShellHandler+0x4e>
			{
				CommandExecute(argc, argv);
 800e444:	4b08      	ldr	r3, [pc, #32]	@ (800e468 <ShellHandler+0x5c>)
 800e446:	781b      	ldrb	r3, [r3, #0]
 800e448:	4908      	ldr	r1, [pc, #32]	@ (800e46c <ShellHandler+0x60>)
 800e44a:	4618      	mov	r0, r3
 800e44c:	f7ff fdc0 	bl	800dfd0 <CommandExecute>
				SetLCDCommandStatus(argv[0]);
 800e450:	4b06      	ldr	r3, [pc, #24]	@ (800e46c <ShellHandler+0x60>)
 800e452:	681b      	ldr	r3, [r3, #0]
 800e454:	4618      	mov	r0, r3
 800e456:	f7fd fb19 	bl	800ba8c <SetLCDCommandStatus>
			}
		}
		vTaskDelay(pdMS_TO_TICKS(500));
 800e45a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800e45e:	f7fb fbeb 	bl	8009c38 <vTaskDelay>
		if (ReadLine(readBuffer, READBUF_LEN))
 800e462:	e7d7      	b.n	800e414 <ShellHandler+0x8>
 800e464:	20013cc0 	.word	0x20013cc0
 800e468:	200140c0 	.word	0x200140c0
 800e46c:	200140c4 	.word	0x200140c4

0800e470 <TryGetCommand>:
	}
}

bool TryGetCommand(ShellMsgStruct* pShellMsg, char* cmd)
{	
 800e470:	b580      	push	{r7, lr}
 800e472:	b0a4      	sub	sp, #144	@ 0x90
 800e474:	af00      	add	r7, sp, #0
 800e476:	6078      	str	r0, [r7, #4]
 800e478:	6039      	str	r1, [r7, #0]
	char buf[128];
	strncpy(buf, pShellMsg->msg, sizeof(buf)-1);
 800e47a:	6879      	ldr	r1, [r7, #4]
 800e47c:	f107 0308 	add.w	r3, r7, #8
 800e480:	227f      	movs	r2, #127	@ 0x7f
 800e482:	4618      	mov	r0, r3
 800e484:	f000 fc10 	bl	800eca8 <strncpy>
	buf[sizeof(buf)-1] = '\0';
 800e488:	2300      	movs	r3, #0
 800e48a:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87

	char *token = strtok(buf, " ");
 800e48e:	f107 0308 	add.w	r3, r7, #8
 800e492:	4913      	ldr	r1, [pc, #76]	@ (800e4e0 <TryGetCommand+0x70>)
 800e494:	4618      	mov	r0, r3
 800e496:	f000 fc31 	bl	800ecfc <strtok>
 800e49a:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
	if (token != NULL) {
 800e49e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800e4a2:	2b00      	cmp	r3, #0
 800e4a4:	d017      	beq.n	800e4d6 <TryGetCommand+0x66>
		int len = strlen(token);
 800e4a6:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 800e4aa:	f7f1 fe9b 	bl	80001e4 <strlen>
 800e4ae:	4603      	mov	r3, r0
 800e4b0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
		strncpy(cmd, token, len + 1);
 800e4b4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800e4b8:	3301      	adds	r3, #1
 800e4ba:	461a      	mov	r2, r3
 800e4bc:	f8d7 108c 	ldr.w	r1, [r7, #140]	@ 0x8c
 800e4c0:	6838      	ldr	r0, [r7, #0]
 800e4c2:	f000 fbf1 	bl	800eca8 <strncpy>
        cmd[len] = '\0';
 800e4c6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800e4ca:	683a      	ldr	r2, [r7, #0]
 800e4cc:	4413      	add	r3, r2
 800e4ce:	2200      	movs	r2, #0
 800e4d0:	701a      	strb	r2, [r3, #0]
		return true;
 800e4d2:	2301      	movs	r3, #1
 800e4d4:	e000      	b.n	800e4d8 <TryGetCommand+0x68>
	}
	return false;
 800e4d6:	2300      	movs	r3, #0
}
 800e4d8:	4618      	mov	r0, r3
 800e4da:	3790      	adds	r7, #144	@ 0x90
 800e4dc:	46bd      	mov	sp, r7
 800e4de:	bd80      	pop	{r7, pc}
 800e4e0:	08010e08 	.word	0x08010e08

0800e4e4 <ParserCommand>:

void ParserCommand(ShellMsgStruct* pShellMsg, char* cmd)
{
 800e4e4:	b580      	push	{r7, lr}
 800e4e6:	b08a      	sub	sp, #40	@ 0x28
 800e4e8:	af04      	add	r7, sp, #16
 800e4ea:	6078      	str	r0, [r7, #4]
 800e4ec:	6039      	str	r1, [r7, #0]
	if(strcmp(cmd, "led") == 0)
 800e4ee:	4914      	ldr	r1, [pc, #80]	@ (800e540 <ParserCommand+0x5c>)
 800e4f0:	6838      	ldr	r0, [r7, #0]
 800e4f2:	f7f1 fe6d 	bl	80001d0 <strcmp>
 800e4f6:	4603      	mov	r3, r0
 800e4f8:	2b00      	cmp	r3, #0
 800e4fa:	d11c      	bne.n	800e536 <ParserCommand+0x52>
	{
		int r, g, b;
		if (sscanf(pShellMsg->msg,
 800e4fc:	6878      	ldr	r0, [r7, #4]
 800e4fe:	f107 0214 	add.w	r2, r7, #20
 800e502:	f107 030c 	add.w	r3, r7, #12
 800e506:	9301      	str	r3, [sp, #4]
 800e508:	f107 0310 	add.w	r3, r7, #16
 800e50c:	9300      	str	r3, [sp, #0]
 800e50e:	4613      	mov	r3, r2
 800e510:	683a      	ldr	r2, [r7, #0]
 800e512:	490c      	ldr	r1, [pc, #48]	@ (800e544 <ParserCommand+0x60>)
 800e514:	f000 fb12 	bl	800eb3c <siscanf>
 800e518:	4603      	mov	r3, r0
 800e51a:	2b04      	cmp	r3, #4
 800e51c:	d10b      	bne.n	800e536 <ParserCommand+0x52>
					"%15s {\"r\":%d,\"g\":%d,\"b\":%d}",
					cmd, &r, &g, &b) == 4)
		{
			snprintf(pShellMsg->msg, sizeof(pShellMsg->msg), "%s %d %d %d", cmd, r, g, b);
 800e51e:	6878      	ldr	r0, [r7, #4]
 800e520:	697b      	ldr	r3, [r7, #20]
 800e522:	693a      	ldr	r2, [r7, #16]
 800e524:	68f9      	ldr	r1, [r7, #12]
 800e526:	9102      	str	r1, [sp, #8]
 800e528:	9201      	str	r2, [sp, #4]
 800e52a:	9300      	str	r3, [sp, #0]
 800e52c:	683b      	ldr	r3, [r7, #0]
 800e52e:	4a06      	ldr	r2, [pc, #24]	@ (800e548 <ParserCommand+0x64>)
 800e530:	21c8      	movs	r1, #200	@ 0xc8
 800e532:	f000 faab 	bl	800ea8c <sniprintf>
		}
	}
}
 800e536:	bf00      	nop
 800e538:	3718      	adds	r7, #24
 800e53a:	46bd      	mov	sp, r7
 800e53c:	bd80      	pop	{r7, pc}
 800e53e:	bf00      	nop
 800e540:	08010e0c 	.word	0x08010e0c
 800e544:	08010e10 	.word	0x08010e10
 800e548:	08010e2c 	.word	0x08010e2c

0800e54c <CommandReceiver>:

void CommandReceiver(void *pvParameters)
{
 800e54c:	b580      	push	{r7, lr}
 800e54e:	b0be      	sub	sp, #248	@ 0xf8
 800e550:	af00      	add	r7, sp, #0
 800e552:	6078      	str	r0, [r7, #4]
	static uint8_t argc = 0;
	static char *argv[MAX_ARGS] = {0};
	ShellMsgStruct shellMsg;
	while(1)
	{
		if (xQueueReceive(xShellQueue, &shellMsg, portMAX_DELAY) == pdPASS) {
 800e554:	4b28      	ldr	r3, [pc, #160]	@ (800e5f8 <CommandReceiver+0xac>)
 800e556:	681b      	ldr	r3, [r3, #0]
 800e558:	f107 0108 	add.w	r1, r7, #8
 800e55c:	f04f 32ff 	mov.w	r2, #4294967295
 800e560:	4618      	mov	r0, r3
 800e562:	f7fa feb1 	bl	80092c8 <xQueueReceive>
 800e566:	4603      	mov	r3, r0
 800e568:	2b01      	cmp	r3, #1
 800e56a:	d13f      	bne.n	800e5ec <CommandReceiver+0xa0>

			if(TryGetCommand(&shellMsg, cmd))
 800e56c:	f107 02d0 	add.w	r2, r7, #208	@ 0xd0
 800e570:	f107 0308 	add.w	r3, r7, #8
 800e574:	4611      	mov	r1, r2
 800e576:	4618      	mov	r0, r3
 800e578:	f7ff ff7a 	bl	800e470 <TryGetCommand>
 800e57c:	4603      	mov	r3, r0
 800e57e:	2b00      	cmp	r3, #0
 800e580:	d00f      	beq.n	800e5a2 <CommandReceiver+0x56>
			{
				SendMsg(shell_huart, "Command : %s\r\n", cmd);
 800e582:	4b1e      	ldr	r3, [pc, #120]	@ (800e5fc <CommandReceiver+0xb0>)
 800e584:	681b      	ldr	r3, [r3, #0]
 800e586:	f107 02d0 	add.w	r2, r7, #208	@ 0xd0
 800e58a:	491d      	ldr	r1, [pc, #116]	@ (800e600 <CommandReceiver+0xb4>)
 800e58c:	4618      	mov	r0, r3
 800e58e:	f7f2 fcfb 	bl	8000f88 <SendMsg>
				ParserCommand(&shellMsg, cmd);
 800e592:	f107 02d0 	add.w	r2, r7, #208	@ 0xd0
 800e596:	f107 0308 	add.w	r3, r7, #8
 800e59a:	4611      	mov	r1, r2
 800e59c:	4618      	mov	r0, r3
 800e59e:	f7ff ffa1 	bl	800e4e4 <ParserCommand>
			}

			SendMsg(shell_huart, "ParserCommand : %s\r\n", shellMsg.msg);
 800e5a2:	4b16      	ldr	r3, [pc, #88]	@ (800e5fc <CommandReceiver+0xb0>)
 800e5a4:	681b      	ldr	r3, [r3, #0]
 800e5a6:	f107 0208 	add.w	r2, r7, #8
 800e5aa:	4916      	ldr	r1, [pc, #88]	@ (800e604 <CommandReceiver+0xb8>)
 800e5ac:	4618      	mov	r0, r3
 800e5ae:	f7f2 fceb 	bl	8000f88 <SendMsg>


			memset(&argc, 0, sizeof(argc));
 800e5b2:	4b15      	ldr	r3, [pc, #84]	@ (800e608 <CommandReceiver+0xbc>)
 800e5b4:	2200      	movs	r2, #0
 800e5b6:	701a      	strb	r2, [r3, #0]
			memset(argv, 0, sizeof(argv));
 800e5b8:	2228      	movs	r2, #40	@ 0x28
 800e5ba:	2100      	movs	r1, #0
 800e5bc:	4813      	ldr	r0, [pc, #76]	@ (800e60c <CommandReceiver+0xc0>)
 800e5be:	f000 fb6b 	bl	800ec98 <memset>
			if (ArgAnalyze(shellMsg.msg, &argc, argv))
 800e5c2:	f107 0308 	add.w	r3, r7, #8
 800e5c6:	4a11      	ldr	r2, [pc, #68]	@ (800e60c <CommandReceiver+0xc0>)
 800e5c8:	490f      	ldr	r1, [pc, #60]	@ (800e608 <CommandReceiver+0xbc>)
 800e5ca:	4618      	mov	r0, r3
 800e5cc:	f7ff fe92 	bl	800e2f4 <ArgAnalyze>
 800e5d0:	4603      	mov	r3, r0
 800e5d2:	2b00      	cmp	r3, #0
 800e5d4:	d00a      	beq.n	800e5ec <CommandReceiver+0xa0>
			{
				CommandExecute(argc, argv);
 800e5d6:	4b0c      	ldr	r3, [pc, #48]	@ (800e608 <CommandReceiver+0xbc>)
 800e5d8:	781b      	ldrb	r3, [r3, #0]
 800e5da:	490c      	ldr	r1, [pc, #48]	@ (800e60c <CommandReceiver+0xc0>)
 800e5dc:	4618      	mov	r0, r3
 800e5de:	f7ff fcf7 	bl	800dfd0 <CommandExecute>
				SetLCDCommandStatus(argv[0]);
 800e5e2:	4b0a      	ldr	r3, [pc, #40]	@ (800e60c <CommandReceiver+0xc0>)
 800e5e4:	681b      	ldr	r3, [r3, #0]
 800e5e6:	4618      	mov	r0, r3
 800e5e8:	f7fd fa50 	bl	800ba8c <SetLCDCommandStatus>
			}
		}
		vTaskDelay(pdMS_TO_TICKS(500));
 800e5ec:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800e5f0:	f7fb fb22 	bl	8009c38 <vTaskDelay>
		if (xQueueReceive(xShellQueue, &shellMsg, portMAX_DELAY) == pdPASS) {
 800e5f4:	e7ae      	b.n	800e554 <CommandReceiver+0x8>
 800e5f6:	bf00      	nop
 800e5f8:	20013cbc 	.word	0x20013cbc
 800e5fc:	20013cb8 	.word	0x20013cb8
 800e600:	08010e38 	.word	0x08010e38
 800e604:	08010e48 	.word	0x08010e48
 800e608:	200140ec 	.word	0x200140ec
 800e60c:	200140f0 	.word	0x200140f0

0800e610 <WM8978_Register_Wirter>:
extern I2S_HandleTypeDef hi2s3;
static I2C_HandleTypeDef* player_hi2s = &hi2c2;
extern UART_HandleTypeDef huart2;

HAL_StatusTypeDef WM8978_Register_Wirter(uint8_t reg_addr, uint16_t data)
{
 800e610:	b580      	push	{r7, lr}
 800e612:	b088      	sub	sp, #32
 800e614:	af02      	add	r7, sp, #8
 800e616:	4603      	mov	r3, r0
 800e618:	460a      	mov	r2, r1
 800e61a:	71fb      	strb	r3, [r7, #7]
 800e61c:	4613      	mov	r3, r2
 800e61e:	80bb      	strh	r3, [r7, #4]
	uint8_t pData[10] = {0};
 800e620:	f107 030c 	add.w	r3, r7, #12
 800e624:	2200      	movs	r2, #0
 800e626:	601a      	str	r2, [r3, #0]
 800e628:	605a      	str	r2, [r3, #4]
 800e62a:	811a      	strh	r2, [r3, #8]

	pData[0] = (reg_addr << 1) | ((data >> 8) & 0x01);
 800e62c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e630:	005b      	lsls	r3, r3, #1
 800e632:	b25a      	sxtb	r2, r3
 800e634:	88bb      	ldrh	r3, [r7, #4]
 800e636:	0a1b      	lsrs	r3, r3, #8
 800e638:	b29b      	uxth	r3, r3
 800e63a:	b25b      	sxtb	r3, r3
 800e63c:	f003 0301 	and.w	r3, r3, #1
 800e640:	b25b      	sxtb	r3, r3
 800e642:	4313      	orrs	r3, r2
 800e644:	b25b      	sxtb	r3, r3
 800e646:	b2db      	uxtb	r3, r3
 800e648:	733b      	strb	r3, [r7, #12]
	pData[1] = data & 0xFF;
 800e64a:	88bb      	ldrh	r3, [r7, #4]
 800e64c:	b2db      	uxtb	r3, r3
 800e64e:	737b      	strb	r3, [r7, #13]
	return HAL_I2C_Master_Transmit(player_hi2s, WM8978_WIRTE_ADDRESS, pData, 2, 1000);
 800e650:	4b07      	ldr	r3, [pc, #28]	@ (800e670 <WM8978_Register_Wirter+0x60>)
 800e652:	6818      	ldr	r0, [r3, #0]
 800e654:	f107 020c 	add.w	r2, r7, #12
 800e658:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800e65c:	9300      	str	r3, [sp, #0]
 800e65e:	2302      	movs	r3, #2
 800e660:	2134      	movs	r1, #52	@ 0x34
 800e662:	f7f4 faf7 	bl	8002c54 <HAL_I2C_Master_Transmit>
 800e666:	4603      	mov	r3, r0
}
 800e668:	4618      	mov	r0, r3
 800e66a:	3718      	adds	r7, #24
 800e66c:	46bd      	mov	sp, r7
 800e66e:	bd80      	pop	{r7, pc}
 800e670:	2000012c 	.word	0x2000012c

0800e674 <my_WM8978_Init>:

void my_WM8978_Init(void)
{
 800e674:	b580      	push	{r7, lr}
 800e676:	b082      	sub	sp, #8
 800e678:	af00      	add	r7, sp, #0
    HAL_StatusTypeDef status;
    SendMsg(&huart2, "my_WM8978_Init: Start\r\n");
 800e67a:	494a      	ldr	r1, [pc, #296]	@ (800e7a4 <my_WM8978_Init+0x130>)
 800e67c:	484a      	ldr	r0, [pc, #296]	@ (800e7a8 <my_WM8978_Init+0x134>)
 800e67e:	f7f2 fc83 	bl	8000f88 <SendMsg>
    //     __HAL_I2C_DISABLE(player_hi2s);
    //     player_hi2s->Instance->CR1 |= I2C_CR1_SWRST;  //  SWRST
    //     player_hi2s->Instance->CR1 &= ~I2C_CR1_SWRST; //  SWRST
    //     __HAL_I2C_ENABLE(player_hi2s);
    // }
    SendMsg(&huart2, "I2C2 State: %d\r\n", player_hi2s->State);
 800e682:	4b4a      	ldr	r3, [pc, #296]	@ (800e7ac <my_WM8978_Init+0x138>)
 800e684:	681b      	ldr	r3, [r3, #0]
 800e686:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800e68a:	b2db      	uxtb	r3, r3
 800e68c:	461a      	mov	r2, r3
 800e68e:	4948      	ldr	r1, [pc, #288]	@ (800e7b0 <my_WM8978_Init+0x13c>)
 800e690:	4845      	ldr	r0, [pc, #276]	@ (800e7a8 <my_WM8978_Init+0x134>)
 800e692:	f7f2 fc79 	bl	8000f88 <SendMsg>

    SendMsg(&huart2, "my_WM8978_Init: Checking I2C device readiness...\r\n");
 800e696:	4947      	ldr	r1, [pc, #284]	@ (800e7b4 <my_WM8978_Init+0x140>)
 800e698:	4843      	ldr	r0, [pc, #268]	@ (800e7a8 <my_WM8978_Init+0x134>)
 800e69a:	f7f2 fc75 	bl	8000f88 <SendMsg>

	status = HAL_I2C_IsDeviceReady(player_hi2s, WM8978_WIRTE_ADDRESS, 3, 100); // 3100ms
 800e69e:	4b43      	ldr	r3, [pc, #268]	@ (800e7ac <my_WM8978_Init+0x138>)
 800e6a0:	6818      	ldr	r0, [r3, #0]
 800e6a2:	2364      	movs	r3, #100	@ 0x64
 800e6a4:	2203      	movs	r2, #3
 800e6a6:	2134      	movs	r1, #52	@ 0x34
 800e6a8:	f7f4 fbd2 	bl	8002e50 <HAL_I2C_IsDeviceReady>
 800e6ac:	4603      	mov	r3, r0
 800e6ae:	71fb      	strb	r3, [r7, #7]
	if (status != HAL_OK) {
 800e6b0:	79fb      	ldrb	r3, [r7, #7]
 800e6b2:	2b00      	cmp	r3, #0
 800e6b4:	d006      	beq.n	800e6c4 <my_WM8978_Init+0x50>
		SendMsg(&huart2, "my_WM8978_Init: WM8978 not ready on I2C bus! Status: %d  (%2d)\r\n", status, WM8978_WIRTE_ADDRESS);
 800e6b6:	79fa      	ldrb	r2, [r7, #7]
 800e6b8:	2334      	movs	r3, #52	@ 0x34
 800e6ba:	493f      	ldr	r1, [pc, #252]	@ (800e7b8 <my_WM8978_Init+0x144>)
 800e6bc:	483a      	ldr	r0, [pc, #232]	@ (800e7a8 <my_WM8978_Init+0x134>)
 800e6be:	f7f2 fc63 	bl	8000f88 <SendMsg>
 800e6c2:	e003      	b.n	800e6cc <my_WM8978_Init+0x58>
		// 
		//return;
	} else {
		SendMsg(&huart2, "my_WM8978_Init: WM8978 I2C device ready.\r\n");
 800e6c4:	493d      	ldr	r1, [pc, #244]	@ (800e7bc <my_WM8978_Init+0x148>)
 800e6c6:	4838      	ldr	r0, [pc, #224]	@ (800e7a8 <my_WM8978_Init+0x134>)
 800e6c8:	f7f2 fc5e 	bl	8000f88 <SendMsg>
	}


    SendMsg(&huart2, "my_WM8978_Init: Writing Reg 0 (Reset)\r\n");
 800e6cc:	493c      	ldr	r1, [pc, #240]	@ (800e7c0 <my_WM8978_Init+0x14c>)
 800e6ce:	4836      	ldr	r0, [pc, #216]	@ (800e7a8 <my_WM8978_Init+0x134>)
 800e6d0:	f7f2 fc5a 	bl	8000f88 <SendMsg>
    status = WM8978_Register_Wirter(0, 0);		// 
 800e6d4:	2100      	movs	r1, #0
 800e6d6:	2000      	movs	r0, #0
 800e6d8:	f7ff ff9a 	bl	800e610 <WM8978_Register_Wirter>
 800e6dc:	4603      	mov	r3, r0
 800e6de:	71fb      	strb	r3, [r7, #7]
    if (status != HAL_OK) {
 800e6e0:	79fb      	ldrb	r3, [r7, #7]
 800e6e2:	2b00      	cmp	r3, #0
 800e6e4:	d006      	beq.n	800e6f4 <my_WM8978_Init+0x80>
        SendMsg(&huart2, "my_WM8978_Init: Reg 0 FAILED! Status: %d\r\n", status);
 800e6e6:	79fb      	ldrb	r3, [r7, #7]
 800e6e8:	461a      	mov	r2, r3
 800e6ea:	4936      	ldr	r1, [pc, #216]	@ (800e7c4 <my_WM8978_Init+0x150>)
 800e6ec:	482e      	ldr	r0, [pc, #184]	@ (800e7a8 <my_WM8978_Init+0x134>)
 800e6ee:	f7f2 fc4b 	bl	8000f88 <SendMsg>
 800e6f2:	e003      	b.n	800e6fc <my_WM8978_Init+0x88>
    } else {
        SendMsg(&huart2, "my_WM8978_Init: Reg 0 OK\r\n");
 800e6f4:	4934      	ldr	r1, [pc, #208]	@ (800e7c8 <my_WM8978_Init+0x154>)
 800e6f6:	482c      	ldr	r0, [pc, #176]	@ (800e7a8 <my_WM8978_Init+0x134>)
 800e6f8:	f7f2 fc46 	bl	8000f88 <SendMsg>
    }
    HAL_Delay(50); // Short delay after reset
 800e6fc:	2032      	movs	r0, #50	@ 0x32
 800e6fe:	f7f3 faa7 	bl	8001c50 <HAL_Delay>

    SendMsg(&huart2, "my_WM8978_Init: Writing Reg 1\r\n");
 800e702:	4932      	ldr	r1, [pc, #200]	@ (800e7cc <my_WM8978_Init+0x158>)
 800e704:	4828      	ldr	r0, [pc, #160]	@ (800e7a8 <my_WM8978_Init+0x134>)
 800e706:	f7f2 fc3f 	bl	8000f88 <SendMsg>
    status = WM8978_Register_Wirter(1, 0x0F);	//  
 800e70a:	210f      	movs	r1, #15
 800e70c:	2001      	movs	r0, #1
 800e70e:	f7ff ff7f 	bl	800e610 <WM8978_Register_Wirter>
 800e712:	4603      	mov	r3, r0
 800e714:	71fb      	strb	r3, [r7, #7]
    if (status != HAL_OK) {
 800e716:	79fb      	ldrb	r3, [r7, #7]
 800e718:	2b00      	cmp	r3, #0
 800e71a:	d006      	beq.n	800e72a <my_WM8978_Init+0xb6>
        SendMsg(&huart2, "my_WM8978_Init: Reg 1 FAILED! Status: %d\r\n", status);
 800e71c:	79fb      	ldrb	r3, [r7, #7]
 800e71e:	461a      	mov	r2, r3
 800e720:	492b      	ldr	r1, [pc, #172]	@ (800e7d0 <my_WM8978_Init+0x15c>)
 800e722:	4821      	ldr	r0, [pc, #132]	@ (800e7a8 <my_WM8978_Init+0x134>)
 800e724:	f7f2 fc30 	bl	8000f88 <SendMsg>
 800e728:	e003      	b.n	800e732 <my_WM8978_Init+0xbe>
    } else {
        SendMsg(&huart2, "my_WM8978_Init: Reg 1 OK\r\n");
 800e72a:	492a      	ldr	r1, [pc, #168]	@ (800e7d4 <my_WM8978_Init+0x160>)
 800e72c:	481e      	ldr	r0, [pc, #120]	@ (800e7a8 <my_WM8978_Init+0x134>)
 800e72e:	f7f2 fc2b 	bl	8000f88 <SendMsg>
    }

    SendMsg(&huart2, "my_WM8978_Init: Writing Reg 3\r\n");
 800e732:	4929      	ldr	r1, [pc, #164]	@ (800e7d8 <my_WM8978_Init+0x164>)
 800e734:	481c      	ldr	r0, [pc, #112]	@ (800e7a8 <my_WM8978_Init+0x134>)
 800e736:	f7f2 fc27 	bl	8000f88 <SendMsg>
    status = WM8978_Register_Wirter(3, 0x7F);	// L\ROUT2
 800e73a:	217f      	movs	r1, #127	@ 0x7f
 800e73c:	2003      	movs	r0, #3
 800e73e:	f7ff ff67 	bl	800e610 <WM8978_Register_Wirter>
 800e742:	4603      	mov	r3, r0
 800e744:	71fb      	strb	r3, [r7, #7]
    if (status != HAL_OK) {
 800e746:	79fb      	ldrb	r3, [r7, #7]
 800e748:	2b00      	cmp	r3, #0
 800e74a:	d006      	beq.n	800e75a <my_WM8978_Init+0xe6>
        SendMsg(&huart2, "my_WM8978_Init: Reg 3 FAILED! Status: %d\r\n", status);
 800e74c:	79fb      	ldrb	r3, [r7, #7]
 800e74e:	461a      	mov	r2, r3
 800e750:	4922      	ldr	r1, [pc, #136]	@ (800e7dc <my_WM8978_Init+0x168>)
 800e752:	4815      	ldr	r0, [pc, #84]	@ (800e7a8 <my_WM8978_Init+0x134>)
 800e754:	f7f2 fc18 	bl	8000f88 <SendMsg>
 800e758:	e003      	b.n	800e762 <my_WM8978_Init+0xee>
    } else {
        SendMsg(&huart2, "my_WM8978_Init: Reg 3 OK\r\n");
 800e75a:	4921      	ldr	r1, [pc, #132]	@ (800e7e0 <my_WM8978_Init+0x16c>)
 800e75c:	4812      	ldr	r0, [pc, #72]	@ (800e7a8 <my_WM8978_Init+0x134>)
 800e75e:	f7f2 fc13 	bl	8000f88 <SendMsg>
    }

    // ... Continue this pattern for all WM8978_Register_Wirter calls ...

    SendMsg(&huart2, "my_WM8978_Init: Writing Reg 55\r\n");
 800e762:	4920      	ldr	r1, [pc, #128]	@ (800e7e4 <my_WM8978_Init+0x170>)
 800e764:	4810      	ldr	r0, [pc, #64]	@ (800e7a8 <my_WM8978_Init+0x134>)
 800e766:	f7f2 fc0f 	bl	8000f88 <SendMsg>
    status = WM8978_Register_Wirter(55,30|(1<<8));	// ROUT2 
 800e76a:	f44f 718f 	mov.w	r1, #286	@ 0x11e
 800e76e:	2037      	movs	r0, #55	@ 0x37
 800e770:	f7ff ff4e 	bl	800e610 <WM8978_Register_Wirter>
 800e774:	4603      	mov	r3, r0
 800e776:	71fb      	strb	r3, [r7, #7]
    if (status != HAL_OK) {
 800e778:	79fb      	ldrb	r3, [r7, #7]
 800e77a:	2b00      	cmp	r3, #0
 800e77c:	d006      	beq.n	800e78c <my_WM8978_Init+0x118>
        SendMsg(&huart2, "my_WM8978_Init: Reg 55 FAILED! Status: %d\r\n", status);
 800e77e:	79fb      	ldrb	r3, [r7, #7]
 800e780:	461a      	mov	r2, r3
 800e782:	4919      	ldr	r1, [pc, #100]	@ (800e7e8 <my_WM8978_Init+0x174>)
 800e784:	4808      	ldr	r0, [pc, #32]	@ (800e7a8 <my_WM8978_Init+0x134>)
 800e786:	f7f2 fbff 	bl	8000f88 <SendMsg>
 800e78a:	e003      	b.n	800e794 <my_WM8978_Init+0x120>
    } else {
        SendMsg(&huart2, "my_WM8978_Init: Reg 55 OK\r\n");
 800e78c:	4917      	ldr	r1, [pc, #92]	@ (800e7ec <my_WM8978_Init+0x178>)
 800e78e:	4806      	ldr	r0, [pc, #24]	@ (800e7a8 <my_WM8978_Init+0x134>)
 800e790:	f7f2 fbfa 	bl	8000f88 <SendMsg>
    }
    SendMsg(&huart2, "my_WM8978_Init: End\r\n");
 800e794:	4916      	ldr	r1, [pc, #88]	@ (800e7f0 <my_WM8978_Init+0x17c>)
 800e796:	4804      	ldr	r0, [pc, #16]	@ (800e7a8 <my_WM8978_Init+0x134>)
 800e798:	f7f2 fbf6 	bl	8000f88 <SendMsg>
}
 800e79c:	bf00      	nop
 800e79e:	3708      	adds	r7, #8
 800e7a0:	46bd      	mov	sp, r7
 800e7a2:	bd80      	pop	{r7, pc}
 800e7a4:	08010e60 	.word	0x08010e60
 800e7a8:	200004b8 	.word	0x200004b8
 800e7ac:	2000012c 	.word	0x2000012c
 800e7b0:	08010e78 	.word	0x08010e78
 800e7b4:	08010e8c 	.word	0x08010e8c
 800e7b8:	08010ec0 	.word	0x08010ec0
 800e7bc:	08010f04 	.word	0x08010f04
 800e7c0:	08010f30 	.word	0x08010f30
 800e7c4:	08010f58 	.word	0x08010f58
 800e7c8:	08010f84 	.word	0x08010f84
 800e7cc:	08010fa0 	.word	0x08010fa0
 800e7d0:	08010fc0 	.word	0x08010fc0
 800e7d4:	08010fec 	.word	0x08010fec
 800e7d8:	08011008 	.word	0x08011008
 800e7dc:	08011028 	.word	0x08011028
 800e7e0:	08011054 	.word	0x08011054
 800e7e4:	08011070 	.word	0x08011070
 800e7e8:	08011094 	.word	0x08011094
 800e7ec:	080110c0 	.word	0x080110c0
 800e7f0:	080110dc 	.word	0x080110dc

0800e7f4 <atoi>:
 800e7f4:	220a      	movs	r2, #10
 800e7f6:	2100      	movs	r1, #0
 800e7f8:	f000 b87c 	b.w	800e8f4 <strtol>

0800e7fc <_strtol_l.isra.0>:
 800e7fc:	2b24      	cmp	r3, #36	@ 0x24
 800e7fe:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e802:	4686      	mov	lr, r0
 800e804:	4690      	mov	r8, r2
 800e806:	d801      	bhi.n	800e80c <_strtol_l.isra.0+0x10>
 800e808:	2b01      	cmp	r3, #1
 800e80a:	d106      	bne.n	800e81a <_strtol_l.isra.0+0x1e>
 800e80c:	f000 fb18 	bl	800ee40 <__errno>
 800e810:	2316      	movs	r3, #22
 800e812:	6003      	str	r3, [r0, #0]
 800e814:	2000      	movs	r0, #0
 800e816:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e81a:	4834      	ldr	r0, [pc, #208]	@ (800e8ec <_strtol_l.isra.0+0xf0>)
 800e81c:	460d      	mov	r5, r1
 800e81e:	462a      	mov	r2, r5
 800e820:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e824:	5d06      	ldrb	r6, [r0, r4]
 800e826:	f016 0608 	ands.w	r6, r6, #8
 800e82a:	d1f8      	bne.n	800e81e <_strtol_l.isra.0+0x22>
 800e82c:	2c2d      	cmp	r4, #45	@ 0x2d
 800e82e:	d110      	bne.n	800e852 <_strtol_l.isra.0+0x56>
 800e830:	782c      	ldrb	r4, [r5, #0]
 800e832:	2601      	movs	r6, #1
 800e834:	1c95      	adds	r5, r2, #2
 800e836:	f033 0210 	bics.w	r2, r3, #16
 800e83a:	d115      	bne.n	800e868 <_strtol_l.isra.0+0x6c>
 800e83c:	2c30      	cmp	r4, #48	@ 0x30
 800e83e:	d10d      	bne.n	800e85c <_strtol_l.isra.0+0x60>
 800e840:	782a      	ldrb	r2, [r5, #0]
 800e842:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800e846:	2a58      	cmp	r2, #88	@ 0x58
 800e848:	d108      	bne.n	800e85c <_strtol_l.isra.0+0x60>
 800e84a:	786c      	ldrb	r4, [r5, #1]
 800e84c:	3502      	adds	r5, #2
 800e84e:	2310      	movs	r3, #16
 800e850:	e00a      	b.n	800e868 <_strtol_l.isra.0+0x6c>
 800e852:	2c2b      	cmp	r4, #43	@ 0x2b
 800e854:	bf04      	itt	eq
 800e856:	782c      	ldrbeq	r4, [r5, #0]
 800e858:	1c95      	addeq	r5, r2, #2
 800e85a:	e7ec      	b.n	800e836 <_strtol_l.isra.0+0x3a>
 800e85c:	2b00      	cmp	r3, #0
 800e85e:	d1f6      	bne.n	800e84e <_strtol_l.isra.0+0x52>
 800e860:	2c30      	cmp	r4, #48	@ 0x30
 800e862:	bf14      	ite	ne
 800e864:	230a      	movne	r3, #10
 800e866:	2308      	moveq	r3, #8
 800e868:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800e86c:	f10c 3cff 	add.w	ip, ip, #4294967295
 800e870:	2200      	movs	r2, #0
 800e872:	fbbc f9f3 	udiv	r9, ip, r3
 800e876:	4610      	mov	r0, r2
 800e878:	fb03 ca19 	mls	sl, r3, r9, ip
 800e87c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800e880:	2f09      	cmp	r7, #9
 800e882:	d80f      	bhi.n	800e8a4 <_strtol_l.isra.0+0xa8>
 800e884:	463c      	mov	r4, r7
 800e886:	42a3      	cmp	r3, r4
 800e888:	dd1b      	ble.n	800e8c2 <_strtol_l.isra.0+0xc6>
 800e88a:	1c57      	adds	r7, r2, #1
 800e88c:	d007      	beq.n	800e89e <_strtol_l.isra.0+0xa2>
 800e88e:	4581      	cmp	r9, r0
 800e890:	d314      	bcc.n	800e8bc <_strtol_l.isra.0+0xc0>
 800e892:	d101      	bne.n	800e898 <_strtol_l.isra.0+0x9c>
 800e894:	45a2      	cmp	sl, r4
 800e896:	db11      	blt.n	800e8bc <_strtol_l.isra.0+0xc0>
 800e898:	fb00 4003 	mla	r0, r0, r3, r4
 800e89c:	2201      	movs	r2, #1
 800e89e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e8a2:	e7eb      	b.n	800e87c <_strtol_l.isra.0+0x80>
 800e8a4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800e8a8:	2f19      	cmp	r7, #25
 800e8aa:	d801      	bhi.n	800e8b0 <_strtol_l.isra.0+0xb4>
 800e8ac:	3c37      	subs	r4, #55	@ 0x37
 800e8ae:	e7ea      	b.n	800e886 <_strtol_l.isra.0+0x8a>
 800e8b0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800e8b4:	2f19      	cmp	r7, #25
 800e8b6:	d804      	bhi.n	800e8c2 <_strtol_l.isra.0+0xc6>
 800e8b8:	3c57      	subs	r4, #87	@ 0x57
 800e8ba:	e7e4      	b.n	800e886 <_strtol_l.isra.0+0x8a>
 800e8bc:	f04f 32ff 	mov.w	r2, #4294967295
 800e8c0:	e7ed      	b.n	800e89e <_strtol_l.isra.0+0xa2>
 800e8c2:	1c53      	adds	r3, r2, #1
 800e8c4:	d108      	bne.n	800e8d8 <_strtol_l.isra.0+0xdc>
 800e8c6:	2322      	movs	r3, #34	@ 0x22
 800e8c8:	f8ce 3000 	str.w	r3, [lr]
 800e8cc:	4660      	mov	r0, ip
 800e8ce:	f1b8 0f00 	cmp.w	r8, #0
 800e8d2:	d0a0      	beq.n	800e816 <_strtol_l.isra.0+0x1a>
 800e8d4:	1e69      	subs	r1, r5, #1
 800e8d6:	e006      	b.n	800e8e6 <_strtol_l.isra.0+0xea>
 800e8d8:	b106      	cbz	r6, 800e8dc <_strtol_l.isra.0+0xe0>
 800e8da:	4240      	negs	r0, r0
 800e8dc:	f1b8 0f00 	cmp.w	r8, #0
 800e8e0:	d099      	beq.n	800e816 <_strtol_l.isra.0+0x1a>
 800e8e2:	2a00      	cmp	r2, #0
 800e8e4:	d1f6      	bne.n	800e8d4 <_strtol_l.isra.0+0xd8>
 800e8e6:	f8c8 1000 	str.w	r1, [r8]
 800e8ea:	e794      	b.n	800e816 <_strtol_l.isra.0+0x1a>
 800e8ec:	0801126d 	.word	0x0801126d

0800e8f0 <_strtol_r>:
 800e8f0:	f7ff bf84 	b.w	800e7fc <_strtol_l.isra.0>

0800e8f4 <strtol>:
 800e8f4:	4613      	mov	r3, r2
 800e8f6:	460a      	mov	r2, r1
 800e8f8:	4601      	mov	r1, r0
 800e8fa:	4802      	ldr	r0, [pc, #8]	@ (800e904 <strtol+0x10>)
 800e8fc:	6800      	ldr	r0, [r0, #0]
 800e8fe:	f7ff bf7d 	b.w	800e7fc <_strtol_l.isra.0>
 800e902:	bf00      	nop
 800e904:	2000013c 	.word	0x2000013c

0800e908 <std>:
 800e908:	2300      	movs	r3, #0
 800e90a:	b510      	push	{r4, lr}
 800e90c:	4604      	mov	r4, r0
 800e90e:	e9c0 3300 	strd	r3, r3, [r0]
 800e912:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800e916:	6083      	str	r3, [r0, #8]
 800e918:	8181      	strh	r1, [r0, #12]
 800e91a:	6643      	str	r3, [r0, #100]	@ 0x64
 800e91c:	81c2      	strh	r2, [r0, #14]
 800e91e:	6183      	str	r3, [r0, #24]
 800e920:	4619      	mov	r1, r3
 800e922:	2208      	movs	r2, #8
 800e924:	305c      	adds	r0, #92	@ 0x5c
 800e926:	f000 f9b7 	bl	800ec98 <memset>
 800e92a:	4b0d      	ldr	r3, [pc, #52]	@ (800e960 <std+0x58>)
 800e92c:	6263      	str	r3, [r4, #36]	@ 0x24
 800e92e:	4b0d      	ldr	r3, [pc, #52]	@ (800e964 <std+0x5c>)
 800e930:	62a3      	str	r3, [r4, #40]	@ 0x28
 800e932:	4b0d      	ldr	r3, [pc, #52]	@ (800e968 <std+0x60>)
 800e934:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800e936:	4b0d      	ldr	r3, [pc, #52]	@ (800e96c <std+0x64>)
 800e938:	6323      	str	r3, [r4, #48]	@ 0x30
 800e93a:	4b0d      	ldr	r3, [pc, #52]	@ (800e970 <std+0x68>)
 800e93c:	6224      	str	r4, [r4, #32]
 800e93e:	429c      	cmp	r4, r3
 800e940:	d006      	beq.n	800e950 <std+0x48>
 800e942:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800e946:	4294      	cmp	r4, r2
 800e948:	d002      	beq.n	800e950 <std+0x48>
 800e94a:	33d0      	adds	r3, #208	@ 0xd0
 800e94c:	429c      	cmp	r4, r3
 800e94e:	d105      	bne.n	800e95c <std+0x54>
 800e950:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800e954:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e958:	f000 ba9c 	b.w	800ee94 <__retarget_lock_init_recursive>
 800e95c:	bd10      	pop	{r4, pc}
 800e95e:	bf00      	nop
 800e960:	0800eb95 	.word	0x0800eb95
 800e964:	0800ebbb 	.word	0x0800ebbb
 800e968:	0800ebf3 	.word	0x0800ebf3
 800e96c:	0800ec17 	.word	0x0800ec17
 800e970:	20014118 	.word	0x20014118

0800e974 <stdio_exit_handler>:
 800e974:	4a02      	ldr	r2, [pc, #8]	@ (800e980 <stdio_exit_handler+0xc>)
 800e976:	4903      	ldr	r1, [pc, #12]	@ (800e984 <stdio_exit_handler+0x10>)
 800e978:	4803      	ldr	r0, [pc, #12]	@ (800e988 <stdio_exit_handler+0x14>)
 800e97a:	f000 b869 	b.w	800ea50 <_fwalk_sglue>
 800e97e:	bf00      	nop
 800e980:	20000130 	.word	0x20000130
 800e984:	0800fe01 	.word	0x0800fe01
 800e988:	20000140 	.word	0x20000140

0800e98c <cleanup_stdio>:
 800e98c:	6841      	ldr	r1, [r0, #4]
 800e98e:	4b0c      	ldr	r3, [pc, #48]	@ (800e9c0 <cleanup_stdio+0x34>)
 800e990:	4299      	cmp	r1, r3
 800e992:	b510      	push	{r4, lr}
 800e994:	4604      	mov	r4, r0
 800e996:	d001      	beq.n	800e99c <cleanup_stdio+0x10>
 800e998:	f001 fa32 	bl	800fe00 <_fflush_r>
 800e99c:	68a1      	ldr	r1, [r4, #8]
 800e99e:	4b09      	ldr	r3, [pc, #36]	@ (800e9c4 <cleanup_stdio+0x38>)
 800e9a0:	4299      	cmp	r1, r3
 800e9a2:	d002      	beq.n	800e9aa <cleanup_stdio+0x1e>
 800e9a4:	4620      	mov	r0, r4
 800e9a6:	f001 fa2b 	bl	800fe00 <_fflush_r>
 800e9aa:	68e1      	ldr	r1, [r4, #12]
 800e9ac:	4b06      	ldr	r3, [pc, #24]	@ (800e9c8 <cleanup_stdio+0x3c>)
 800e9ae:	4299      	cmp	r1, r3
 800e9b0:	d004      	beq.n	800e9bc <cleanup_stdio+0x30>
 800e9b2:	4620      	mov	r0, r4
 800e9b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e9b8:	f001 ba22 	b.w	800fe00 <_fflush_r>
 800e9bc:	bd10      	pop	{r4, pc}
 800e9be:	bf00      	nop
 800e9c0:	20014118 	.word	0x20014118
 800e9c4:	20014180 	.word	0x20014180
 800e9c8:	200141e8 	.word	0x200141e8

0800e9cc <global_stdio_init.part.0>:
 800e9cc:	b510      	push	{r4, lr}
 800e9ce:	4b0b      	ldr	r3, [pc, #44]	@ (800e9fc <global_stdio_init.part.0+0x30>)
 800e9d0:	4c0b      	ldr	r4, [pc, #44]	@ (800ea00 <global_stdio_init.part.0+0x34>)
 800e9d2:	4a0c      	ldr	r2, [pc, #48]	@ (800ea04 <global_stdio_init.part.0+0x38>)
 800e9d4:	601a      	str	r2, [r3, #0]
 800e9d6:	4620      	mov	r0, r4
 800e9d8:	2200      	movs	r2, #0
 800e9da:	2104      	movs	r1, #4
 800e9dc:	f7ff ff94 	bl	800e908 <std>
 800e9e0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800e9e4:	2201      	movs	r2, #1
 800e9e6:	2109      	movs	r1, #9
 800e9e8:	f7ff ff8e 	bl	800e908 <std>
 800e9ec:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800e9f0:	2202      	movs	r2, #2
 800e9f2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e9f6:	2112      	movs	r1, #18
 800e9f8:	f7ff bf86 	b.w	800e908 <std>
 800e9fc:	20014250 	.word	0x20014250
 800ea00:	20014118 	.word	0x20014118
 800ea04:	0800e975 	.word	0x0800e975

0800ea08 <__sfp_lock_acquire>:
 800ea08:	4801      	ldr	r0, [pc, #4]	@ (800ea10 <__sfp_lock_acquire+0x8>)
 800ea0a:	f000 ba44 	b.w	800ee96 <__retarget_lock_acquire_recursive>
 800ea0e:	bf00      	nop
 800ea10:	20014259 	.word	0x20014259

0800ea14 <__sfp_lock_release>:
 800ea14:	4801      	ldr	r0, [pc, #4]	@ (800ea1c <__sfp_lock_release+0x8>)
 800ea16:	f000 ba3f 	b.w	800ee98 <__retarget_lock_release_recursive>
 800ea1a:	bf00      	nop
 800ea1c:	20014259 	.word	0x20014259

0800ea20 <__sinit>:
 800ea20:	b510      	push	{r4, lr}
 800ea22:	4604      	mov	r4, r0
 800ea24:	f7ff fff0 	bl	800ea08 <__sfp_lock_acquire>
 800ea28:	6a23      	ldr	r3, [r4, #32]
 800ea2a:	b11b      	cbz	r3, 800ea34 <__sinit+0x14>
 800ea2c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ea30:	f7ff bff0 	b.w	800ea14 <__sfp_lock_release>
 800ea34:	4b04      	ldr	r3, [pc, #16]	@ (800ea48 <__sinit+0x28>)
 800ea36:	6223      	str	r3, [r4, #32]
 800ea38:	4b04      	ldr	r3, [pc, #16]	@ (800ea4c <__sinit+0x2c>)
 800ea3a:	681b      	ldr	r3, [r3, #0]
 800ea3c:	2b00      	cmp	r3, #0
 800ea3e:	d1f5      	bne.n	800ea2c <__sinit+0xc>
 800ea40:	f7ff ffc4 	bl	800e9cc <global_stdio_init.part.0>
 800ea44:	e7f2      	b.n	800ea2c <__sinit+0xc>
 800ea46:	bf00      	nop
 800ea48:	0800e98d 	.word	0x0800e98d
 800ea4c:	20014250 	.word	0x20014250

0800ea50 <_fwalk_sglue>:
 800ea50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ea54:	4607      	mov	r7, r0
 800ea56:	4688      	mov	r8, r1
 800ea58:	4614      	mov	r4, r2
 800ea5a:	2600      	movs	r6, #0
 800ea5c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ea60:	f1b9 0901 	subs.w	r9, r9, #1
 800ea64:	d505      	bpl.n	800ea72 <_fwalk_sglue+0x22>
 800ea66:	6824      	ldr	r4, [r4, #0]
 800ea68:	2c00      	cmp	r4, #0
 800ea6a:	d1f7      	bne.n	800ea5c <_fwalk_sglue+0xc>
 800ea6c:	4630      	mov	r0, r6
 800ea6e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ea72:	89ab      	ldrh	r3, [r5, #12]
 800ea74:	2b01      	cmp	r3, #1
 800ea76:	d907      	bls.n	800ea88 <_fwalk_sglue+0x38>
 800ea78:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ea7c:	3301      	adds	r3, #1
 800ea7e:	d003      	beq.n	800ea88 <_fwalk_sglue+0x38>
 800ea80:	4629      	mov	r1, r5
 800ea82:	4638      	mov	r0, r7
 800ea84:	47c0      	blx	r8
 800ea86:	4306      	orrs	r6, r0
 800ea88:	3568      	adds	r5, #104	@ 0x68
 800ea8a:	e7e9      	b.n	800ea60 <_fwalk_sglue+0x10>

0800ea8c <sniprintf>:
 800ea8c:	b40c      	push	{r2, r3}
 800ea8e:	b530      	push	{r4, r5, lr}
 800ea90:	4b18      	ldr	r3, [pc, #96]	@ (800eaf4 <sniprintf+0x68>)
 800ea92:	1e0c      	subs	r4, r1, #0
 800ea94:	681d      	ldr	r5, [r3, #0]
 800ea96:	b09d      	sub	sp, #116	@ 0x74
 800ea98:	da08      	bge.n	800eaac <sniprintf+0x20>
 800ea9a:	238b      	movs	r3, #139	@ 0x8b
 800ea9c:	602b      	str	r3, [r5, #0]
 800ea9e:	f04f 30ff 	mov.w	r0, #4294967295
 800eaa2:	b01d      	add	sp, #116	@ 0x74
 800eaa4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800eaa8:	b002      	add	sp, #8
 800eaaa:	4770      	bx	lr
 800eaac:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800eab0:	f8ad 3014 	strh.w	r3, [sp, #20]
 800eab4:	f04f 0300 	mov.w	r3, #0
 800eab8:	931b      	str	r3, [sp, #108]	@ 0x6c
 800eaba:	bf14      	ite	ne
 800eabc:	f104 33ff 	addne.w	r3, r4, #4294967295
 800eac0:	4623      	moveq	r3, r4
 800eac2:	9304      	str	r3, [sp, #16]
 800eac4:	9307      	str	r3, [sp, #28]
 800eac6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800eaca:	9002      	str	r0, [sp, #8]
 800eacc:	9006      	str	r0, [sp, #24]
 800eace:	f8ad 3016 	strh.w	r3, [sp, #22]
 800ead2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800ead4:	ab21      	add	r3, sp, #132	@ 0x84
 800ead6:	a902      	add	r1, sp, #8
 800ead8:	4628      	mov	r0, r5
 800eada:	9301      	str	r3, [sp, #4]
 800eadc:	f000 fb66 	bl	800f1ac <_svfiprintf_r>
 800eae0:	1c43      	adds	r3, r0, #1
 800eae2:	bfbc      	itt	lt
 800eae4:	238b      	movlt	r3, #139	@ 0x8b
 800eae6:	602b      	strlt	r3, [r5, #0]
 800eae8:	2c00      	cmp	r4, #0
 800eaea:	d0da      	beq.n	800eaa2 <sniprintf+0x16>
 800eaec:	9b02      	ldr	r3, [sp, #8]
 800eaee:	2200      	movs	r2, #0
 800eaf0:	701a      	strb	r2, [r3, #0]
 800eaf2:	e7d6      	b.n	800eaa2 <sniprintf+0x16>
 800eaf4:	2000013c 	.word	0x2000013c

0800eaf8 <siprintf>:
 800eaf8:	b40e      	push	{r1, r2, r3}
 800eafa:	b510      	push	{r4, lr}
 800eafc:	b09d      	sub	sp, #116	@ 0x74
 800eafe:	ab1f      	add	r3, sp, #124	@ 0x7c
 800eb00:	9002      	str	r0, [sp, #8]
 800eb02:	9006      	str	r0, [sp, #24]
 800eb04:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800eb08:	480a      	ldr	r0, [pc, #40]	@ (800eb34 <siprintf+0x3c>)
 800eb0a:	9107      	str	r1, [sp, #28]
 800eb0c:	9104      	str	r1, [sp, #16]
 800eb0e:	490a      	ldr	r1, [pc, #40]	@ (800eb38 <siprintf+0x40>)
 800eb10:	f853 2b04 	ldr.w	r2, [r3], #4
 800eb14:	9105      	str	r1, [sp, #20]
 800eb16:	2400      	movs	r4, #0
 800eb18:	a902      	add	r1, sp, #8
 800eb1a:	6800      	ldr	r0, [r0, #0]
 800eb1c:	9301      	str	r3, [sp, #4]
 800eb1e:	941b      	str	r4, [sp, #108]	@ 0x6c
 800eb20:	f000 fb44 	bl	800f1ac <_svfiprintf_r>
 800eb24:	9b02      	ldr	r3, [sp, #8]
 800eb26:	701c      	strb	r4, [r3, #0]
 800eb28:	b01d      	add	sp, #116	@ 0x74
 800eb2a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800eb2e:	b003      	add	sp, #12
 800eb30:	4770      	bx	lr
 800eb32:	bf00      	nop
 800eb34:	2000013c 	.word	0x2000013c
 800eb38:	ffff0208 	.word	0xffff0208

0800eb3c <siscanf>:
 800eb3c:	b40e      	push	{r1, r2, r3}
 800eb3e:	b570      	push	{r4, r5, r6, lr}
 800eb40:	b09d      	sub	sp, #116	@ 0x74
 800eb42:	ac21      	add	r4, sp, #132	@ 0x84
 800eb44:	2500      	movs	r5, #0
 800eb46:	f44f 7201 	mov.w	r2, #516	@ 0x204
 800eb4a:	f854 6b04 	ldr.w	r6, [r4], #4
 800eb4e:	f8ad 2014 	strh.w	r2, [sp, #20]
 800eb52:	951b      	str	r5, [sp, #108]	@ 0x6c
 800eb54:	9002      	str	r0, [sp, #8]
 800eb56:	9006      	str	r0, [sp, #24]
 800eb58:	f7f1 fb44 	bl	80001e4 <strlen>
 800eb5c:	4b0b      	ldr	r3, [pc, #44]	@ (800eb8c <siscanf+0x50>)
 800eb5e:	9003      	str	r0, [sp, #12]
 800eb60:	9007      	str	r0, [sp, #28]
 800eb62:	480b      	ldr	r0, [pc, #44]	@ (800eb90 <siscanf+0x54>)
 800eb64:	930b      	str	r3, [sp, #44]	@ 0x2c
 800eb66:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800eb6a:	f8ad 3016 	strh.w	r3, [sp, #22]
 800eb6e:	4632      	mov	r2, r6
 800eb70:	4623      	mov	r3, r4
 800eb72:	a902      	add	r1, sp, #8
 800eb74:	6800      	ldr	r0, [r0, #0]
 800eb76:	950f      	str	r5, [sp, #60]	@ 0x3c
 800eb78:	9514      	str	r5, [sp, #80]	@ 0x50
 800eb7a:	9401      	str	r4, [sp, #4]
 800eb7c:	f000 fc6c 	bl	800f458 <__ssvfiscanf_r>
 800eb80:	b01d      	add	sp, #116	@ 0x74
 800eb82:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800eb86:	b003      	add	sp, #12
 800eb88:	4770      	bx	lr
 800eb8a:	bf00      	nop
 800eb8c:	0800ebb7 	.word	0x0800ebb7
 800eb90:	2000013c 	.word	0x2000013c

0800eb94 <__sread>:
 800eb94:	b510      	push	{r4, lr}
 800eb96:	460c      	mov	r4, r1
 800eb98:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800eb9c:	f000 f92c 	bl	800edf8 <_read_r>
 800eba0:	2800      	cmp	r0, #0
 800eba2:	bfab      	itete	ge
 800eba4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800eba6:	89a3      	ldrhlt	r3, [r4, #12]
 800eba8:	181b      	addge	r3, r3, r0
 800ebaa:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800ebae:	bfac      	ite	ge
 800ebb0:	6563      	strge	r3, [r4, #84]	@ 0x54
 800ebb2:	81a3      	strhlt	r3, [r4, #12]
 800ebb4:	bd10      	pop	{r4, pc}

0800ebb6 <__seofread>:
 800ebb6:	2000      	movs	r0, #0
 800ebb8:	4770      	bx	lr

0800ebba <__swrite>:
 800ebba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ebbe:	461f      	mov	r7, r3
 800ebc0:	898b      	ldrh	r3, [r1, #12]
 800ebc2:	05db      	lsls	r3, r3, #23
 800ebc4:	4605      	mov	r5, r0
 800ebc6:	460c      	mov	r4, r1
 800ebc8:	4616      	mov	r6, r2
 800ebca:	d505      	bpl.n	800ebd8 <__swrite+0x1e>
 800ebcc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ebd0:	2302      	movs	r3, #2
 800ebd2:	2200      	movs	r2, #0
 800ebd4:	f000 f8fe 	bl	800edd4 <_lseek_r>
 800ebd8:	89a3      	ldrh	r3, [r4, #12]
 800ebda:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ebde:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800ebe2:	81a3      	strh	r3, [r4, #12]
 800ebe4:	4632      	mov	r2, r6
 800ebe6:	463b      	mov	r3, r7
 800ebe8:	4628      	mov	r0, r5
 800ebea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ebee:	f000 b915 	b.w	800ee1c <_write_r>

0800ebf2 <__sseek>:
 800ebf2:	b510      	push	{r4, lr}
 800ebf4:	460c      	mov	r4, r1
 800ebf6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ebfa:	f000 f8eb 	bl	800edd4 <_lseek_r>
 800ebfe:	1c43      	adds	r3, r0, #1
 800ec00:	89a3      	ldrh	r3, [r4, #12]
 800ec02:	bf15      	itete	ne
 800ec04:	6560      	strne	r0, [r4, #84]	@ 0x54
 800ec06:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800ec0a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800ec0e:	81a3      	strheq	r3, [r4, #12]
 800ec10:	bf18      	it	ne
 800ec12:	81a3      	strhne	r3, [r4, #12]
 800ec14:	bd10      	pop	{r4, pc}

0800ec16 <__sclose>:
 800ec16:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ec1a:	f000 b8cb 	b.w	800edb4 <_close_r>

0800ec1e <_vsniprintf_r>:
 800ec1e:	b530      	push	{r4, r5, lr}
 800ec20:	4614      	mov	r4, r2
 800ec22:	2c00      	cmp	r4, #0
 800ec24:	b09b      	sub	sp, #108	@ 0x6c
 800ec26:	4605      	mov	r5, r0
 800ec28:	461a      	mov	r2, r3
 800ec2a:	da05      	bge.n	800ec38 <_vsniprintf_r+0x1a>
 800ec2c:	238b      	movs	r3, #139	@ 0x8b
 800ec2e:	6003      	str	r3, [r0, #0]
 800ec30:	f04f 30ff 	mov.w	r0, #4294967295
 800ec34:	b01b      	add	sp, #108	@ 0x6c
 800ec36:	bd30      	pop	{r4, r5, pc}
 800ec38:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800ec3c:	f8ad 300c 	strh.w	r3, [sp, #12]
 800ec40:	f04f 0300 	mov.w	r3, #0
 800ec44:	9319      	str	r3, [sp, #100]	@ 0x64
 800ec46:	bf14      	ite	ne
 800ec48:	f104 33ff 	addne.w	r3, r4, #4294967295
 800ec4c:	4623      	moveq	r3, r4
 800ec4e:	9302      	str	r3, [sp, #8]
 800ec50:	9305      	str	r3, [sp, #20]
 800ec52:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800ec56:	9100      	str	r1, [sp, #0]
 800ec58:	9104      	str	r1, [sp, #16]
 800ec5a:	f8ad 300e 	strh.w	r3, [sp, #14]
 800ec5e:	4669      	mov	r1, sp
 800ec60:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800ec62:	f000 faa3 	bl	800f1ac <_svfiprintf_r>
 800ec66:	1c43      	adds	r3, r0, #1
 800ec68:	bfbc      	itt	lt
 800ec6a:	238b      	movlt	r3, #139	@ 0x8b
 800ec6c:	602b      	strlt	r3, [r5, #0]
 800ec6e:	2c00      	cmp	r4, #0
 800ec70:	d0e0      	beq.n	800ec34 <_vsniprintf_r+0x16>
 800ec72:	9b00      	ldr	r3, [sp, #0]
 800ec74:	2200      	movs	r2, #0
 800ec76:	701a      	strb	r2, [r3, #0]
 800ec78:	e7dc      	b.n	800ec34 <_vsniprintf_r+0x16>
	...

0800ec7c <vsniprintf>:
 800ec7c:	b507      	push	{r0, r1, r2, lr}
 800ec7e:	9300      	str	r3, [sp, #0]
 800ec80:	4613      	mov	r3, r2
 800ec82:	460a      	mov	r2, r1
 800ec84:	4601      	mov	r1, r0
 800ec86:	4803      	ldr	r0, [pc, #12]	@ (800ec94 <vsniprintf+0x18>)
 800ec88:	6800      	ldr	r0, [r0, #0]
 800ec8a:	f7ff ffc8 	bl	800ec1e <_vsniprintf_r>
 800ec8e:	b003      	add	sp, #12
 800ec90:	f85d fb04 	ldr.w	pc, [sp], #4
 800ec94:	2000013c 	.word	0x2000013c

0800ec98 <memset>:
 800ec98:	4402      	add	r2, r0
 800ec9a:	4603      	mov	r3, r0
 800ec9c:	4293      	cmp	r3, r2
 800ec9e:	d100      	bne.n	800eca2 <memset+0xa>
 800eca0:	4770      	bx	lr
 800eca2:	f803 1b01 	strb.w	r1, [r3], #1
 800eca6:	e7f9      	b.n	800ec9c <memset+0x4>

0800eca8 <strncpy>:
 800eca8:	b510      	push	{r4, lr}
 800ecaa:	3901      	subs	r1, #1
 800ecac:	4603      	mov	r3, r0
 800ecae:	b132      	cbz	r2, 800ecbe <strncpy+0x16>
 800ecb0:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800ecb4:	f803 4b01 	strb.w	r4, [r3], #1
 800ecb8:	3a01      	subs	r2, #1
 800ecba:	2c00      	cmp	r4, #0
 800ecbc:	d1f7      	bne.n	800ecae <strncpy+0x6>
 800ecbe:	441a      	add	r2, r3
 800ecc0:	2100      	movs	r1, #0
 800ecc2:	4293      	cmp	r3, r2
 800ecc4:	d100      	bne.n	800ecc8 <strncpy+0x20>
 800ecc6:	bd10      	pop	{r4, pc}
 800ecc8:	f803 1b01 	strb.w	r1, [r3], #1
 800eccc:	e7f9      	b.n	800ecc2 <strncpy+0x1a>

0800ecce <strrchr>:
 800ecce:	b538      	push	{r3, r4, r5, lr}
 800ecd0:	f011 04ff 	ands.w	r4, r1, #255	@ 0xff
 800ecd4:	4603      	mov	r3, r0
 800ecd6:	d10e      	bne.n	800ecf6 <strrchr+0x28>
 800ecd8:	4621      	mov	r1, r4
 800ecda:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ecde:	f001 b956 	b.w	800ff8e <strchr>
 800ece2:	1c43      	adds	r3, r0, #1
 800ece4:	4605      	mov	r5, r0
 800ece6:	4621      	mov	r1, r4
 800ece8:	4618      	mov	r0, r3
 800ecea:	f001 f950 	bl	800ff8e <strchr>
 800ecee:	2800      	cmp	r0, #0
 800ecf0:	d1f7      	bne.n	800ece2 <strrchr+0x14>
 800ecf2:	4628      	mov	r0, r5
 800ecf4:	bd38      	pop	{r3, r4, r5, pc}
 800ecf6:	2500      	movs	r5, #0
 800ecf8:	e7f5      	b.n	800ece6 <strrchr+0x18>
	...

0800ecfc <strtok>:
 800ecfc:	4b16      	ldr	r3, [pc, #88]	@ (800ed58 <strtok+0x5c>)
 800ecfe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ed02:	681f      	ldr	r7, [r3, #0]
 800ed04:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 800ed06:	4605      	mov	r5, r0
 800ed08:	460e      	mov	r6, r1
 800ed0a:	b9ec      	cbnz	r4, 800ed48 <strtok+0x4c>
 800ed0c:	2050      	movs	r0, #80	@ 0x50
 800ed0e:	f000 f93b 	bl	800ef88 <malloc>
 800ed12:	4602      	mov	r2, r0
 800ed14:	6478      	str	r0, [r7, #68]	@ 0x44
 800ed16:	b920      	cbnz	r0, 800ed22 <strtok+0x26>
 800ed18:	4b10      	ldr	r3, [pc, #64]	@ (800ed5c <strtok+0x60>)
 800ed1a:	4811      	ldr	r0, [pc, #68]	@ (800ed60 <strtok+0x64>)
 800ed1c:	215b      	movs	r1, #91	@ 0x5b
 800ed1e:	f000 f8cb 	bl	800eeb8 <__assert_func>
 800ed22:	e9c0 4400 	strd	r4, r4, [r0]
 800ed26:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800ed2a:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800ed2e:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 800ed32:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 800ed36:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 800ed3a:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 800ed3e:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 800ed42:	6184      	str	r4, [r0, #24]
 800ed44:	7704      	strb	r4, [r0, #28]
 800ed46:	6244      	str	r4, [r0, #36]	@ 0x24
 800ed48:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ed4a:	4631      	mov	r1, r6
 800ed4c:	4628      	mov	r0, r5
 800ed4e:	2301      	movs	r3, #1
 800ed50:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ed54:	f000 b806 	b.w	800ed64 <__strtok_r>
 800ed58:	2000013c 	.word	0x2000013c
 800ed5c:	0801136d 	.word	0x0801136d
 800ed60:	08011384 	.word	0x08011384

0800ed64 <__strtok_r>:
 800ed64:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ed66:	4604      	mov	r4, r0
 800ed68:	b908      	cbnz	r0, 800ed6e <__strtok_r+0xa>
 800ed6a:	6814      	ldr	r4, [r2, #0]
 800ed6c:	b144      	cbz	r4, 800ed80 <__strtok_r+0x1c>
 800ed6e:	4620      	mov	r0, r4
 800ed70:	f814 5b01 	ldrb.w	r5, [r4], #1
 800ed74:	460f      	mov	r7, r1
 800ed76:	f817 6b01 	ldrb.w	r6, [r7], #1
 800ed7a:	b91e      	cbnz	r6, 800ed84 <__strtok_r+0x20>
 800ed7c:	b965      	cbnz	r5, 800ed98 <__strtok_r+0x34>
 800ed7e:	6015      	str	r5, [r2, #0]
 800ed80:	2000      	movs	r0, #0
 800ed82:	e005      	b.n	800ed90 <__strtok_r+0x2c>
 800ed84:	42b5      	cmp	r5, r6
 800ed86:	d1f6      	bne.n	800ed76 <__strtok_r+0x12>
 800ed88:	2b00      	cmp	r3, #0
 800ed8a:	d1f0      	bne.n	800ed6e <__strtok_r+0xa>
 800ed8c:	6014      	str	r4, [r2, #0]
 800ed8e:	7003      	strb	r3, [r0, #0]
 800ed90:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ed92:	461c      	mov	r4, r3
 800ed94:	e00c      	b.n	800edb0 <__strtok_r+0x4c>
 800ed96:	b91d      	cbnz	r5, 800eda0 <__strtok_r+0x3c>
 800ed98:	4627      	mov	r7, r4
 800ed9a:	f814 3b01 	ldrb.w	r3, [r4], #1
 800ed9e:	460e      	mov	r6, r1
 800eda0:	f816 5b01 	ldrb.w	r5, [r6], #1
 800eda4:	42ab      	cmp	r3, r5
 800eda6:	d1f6      	bne.n	800ed96 <__strtok_r+0x32>
 800eda8:	2b00      	cmp	r3, #0
 800edaa:	d0f2      	beq.n	800ed92 <__strtok_r+0x2e>
 800edac:	2300      	movs	r3, #0
 800edae:	703b      	strb	r3, [r7, #0]
 800edb0:	6014      	str	r4, [r2, #0]
 800edb2:	e7ed      	b.n	800ed90 <__strtok_r+0x2c>

0800edb4 <_close_r>:
 800edb4:	b538      	push	{r3, r4, r5, lr}
 800edb6:	4d06      	ldr	r5, [pc, #24]	@ (800edd0 <_close_r+0x1c>)
 800edb8:	2300      	movs	r3, #0
 800edba:	4604      	mov	r4, r0
 800edbc:	4608      	mov	r0, r1
 800edbe:	602b      	str	r3, [r5, #0]
 800edc0:	f7f2 fe5e 	bl	8001a80 <_close>
 800edc4:	1c43      	adds	r3, r0, #1
 800edc6:	d102      	bne.n	800edce <_close_r+0x1a>
 800edc8:	682b      	ldr	r3, [r5, #0]
 800edca:	b103      	cbz	r3, 800edce <_close_r+0x1a>
 800edcc:	6023      	str	r3, [r4, #0]
 800edce:	bd38      	pop	{r3, r4, r5, pc}
 800edd0:	20014254 	.word	0x20014254

0800edd4 <_lseek_r>:
 800edd4:	b538      	push	{r3, r4, r5, lr}
 800edd6:	4d07      	ldr	r5, [pc, #28]	@ (800edf4 <_lseek_r+0x20>)
 800edd8:	4604      	mov	r4, r0
 800edda:	4608      	mov	r0, r1
 800eddc:	4611      	mov	r1, r2
 800edde:	2200      	movs	r2, #0
 800ede0:	602a      	str	r2, [r5, #0]
 800ede2:	461a      	mov	r2, r3
 800ede4:	f7f2 fe73 	bl	8001ace <_lseek>
 800ede8:	1c43      	adds	r3, r0, #1
 800edea:	d102      	bne.n	800edf2 <_lseek_r+0x1e>
 800edec:	682b      	ldr	r3, [r5, #0]
 800edee:	b103      	cbz	r3, 800edf2 <_lseek_r+0x1e>
 800edf0:	6023      	str	r3, [r4, #0]
 800edf2:	bd38      	pop	{r3, r4, r5, pc}
 800edf4:	20014254 	.word	0x20014254

0800edf8 <_read_r>:
 800edf8:	b538      	push	{r3, r4, r5, lr}
 800edfa:	4d07      	ldr	r5, [pc, #28]	@ (800ee18 <_read_r+0x20>)
 800edfc:	4604      	mov	r4, r0
 800edfe:	4608      	mov	r0, r1
 800ee00:	4611      	mov	r1, r2
 800ee02:	2200      	movs	r2, #0
 800ee04:	602a      	str	r2, [r5, #0]
 800ee06:	461a      	mov	r2, r3
 800ee08:	f7f2 fe01 	bl	8001a0e <_read>
 800ee0c:	1c43      	adds	r3, r0, #1
 800ee0e:	d102      	bne.n	800ee16 <_read_r+0x1e>
 800ee10:	682b      	ldr	r3, [r5, #0]
 800ee12:	b103      	cbz	r3, 800ee16 <_read_r+0x1e>
 800ee14:	6023      	str	r3, [r4, #0]
 800ee16:	bd38      	pop	{r3, r4, r5, pc}
 800ee18:	20014254 	.word	0x20014254

0800ee1c <_write_r>:
 800ee1c:	b538      	push	{r3, r4, r5, lr}
 800ee1e:	4d07      	ldr	r5, [pc, #28]	@ (800ee3c <_write_r+0x20>)
 800ee20:	4604      	mov	r4, r0
 800ee22:	4608      	mov	r0, r1
 800ee24:	4611      	mov	r1, r2
 800ee26:	2200      	movs	r2, #0
 800ee28:	602a      	str	r2, [r5, #0]
 800ee2a:	461a      	mov	r2, r3
 800ee2c:	f7f2 fe0c 	bl	8001a48 <_write>
 800ee30:	1c43      	adds	r3, r0, #1
 800ee32:	d102      	bne.n	800ee3a <_write_r+0x1e>
 800ee34:	682b      	ldr	r3, [r5, #0]
 800ee36:	b103      	cbz	r3, 800ee3a <_write_r+0x1e>
 800ee38:	6023      	str	r3, [r4, #0]
 800ee3a:	bd38      	pop	{r3, r4, r5, pc}
 800ee3c:	20014254 	.word	0x20014254

0800ee40 <__errno>:
 800ee40:	4b01      	ldr	r3, [pc, #4]	@ (800ee48 <__errno+0x8>)
 800ee42:	6818      	ldr	r0, [r3, #0]
 800ee44:	4770      	bx	lr
 800ee46:	bf00      	nop
 800ee48:	2000013c 	.word	0x2000013c

0800ee4c <__libc_init_array>:
 800ee4c:	b570      	push	{r4, r5, r6, lr}
 800ee4e:	4d0d      	ldr	r5, [pc, #52]	@ (800ee84 <__libc_init_array+0x38>)
 800ee50:	4c0d      	ldr	r4, [pc, #52]	@ (800ee88 <__libc_init_array+0x3c>)
 800ee52:	1b64      	subs	r4, r4, r5
 800ee54:	10a4      	asrs	r4, r4, #2
 800ee56:	2600      	movs	r6, #0
 800ee58:	42a6      	cmp	r6, r4
 800ee5a:	d109      	bne.n	800ee70 <__libc_init_array+0x24>
 800ee5c:	4d0b      	ldr	r5, [pc, #44]	@ (800ee8c <__libc_init_array+0x40>)
 800ee5e:	4c0c      	ldr	r4, [pc, #48]	@ (800ee90 <__libc_init_array+0x44>)
 800ee60:	f001 fbfe 	bl	8010660 <_init>
 800ee64:	1b64      	subs	r4, r4, r5
 800ee66:	10a4      	asrs	r4, r4, #2
 800ee68:	2600      	movs	r6, #0
 800ee6a:	42a6      	cmp	r6, r4
 800ee6c:	d105      	bne.n	800ee7a <__libc_init_array+0x2e>
 800ee6e:	bd70      	pop	{r4, r5, r6, pc}
 800ee70:	f855 3b04 	ldr.w	r3, [r5], #4
 800ee74:	4798      	blx	r3
 800ee76:	3601      	adds	r6, #1
 800ee78:	e7ee      	b.n	800ee58 <__libc_init_array+0xc>
 800ee7a:	f855 3b04 	ldr.w	r3, [r5], #4
 800ee7e:	4798      	blx	r3
 800ee80:	3601      	adds	r6, #1
 800ee82:	e7f2      	b.n	800ee6a <__libc_init_array+0x1e>
 800ee84:	08011470 	.word	0x08011470
 800ee88:	08011470 	.word	0x08011470
 800ee8c:	08011470 	.word	0x08011470
 800ee90:	08011474 	.word	0x08011474

0800ee94 <__retarget_lock_init_recursive>:
 800ee94:	4770      	bx	lr

0800ee96 <__retarget_lock_acquire_recursive>:
 800ee96:	4770      	bx	lr

0800ee98 <__retarget_lock_release_recursive>:
 800ee98:	4770      	bx	lr

0800ee9a <memcpy>:
 800ee9a:	440a      	add	r2, r1
 800ee9c:	4291      	cmp	r1, r2
 800ee9e:	f100 33ff 	add.w	r3, r0, #4294967295
 800eea2:	d100      	bne.n	800eea6 <memcpy+0xc>
 800eea4:	4770      	bx	lr
 800eea6:	b510      	push	{r4, lr}
 800eea8:	f811 4b01 	ldrb.w	r4, [r1], #1
 800eeac:	f803 4f01 	strb.w	r4, [r3, #1]!
 800eeb0:	4291      	cmp	r1, r2
 800eeb2:	d1f9      	bne.n	800eea8 <memcpy+0xe>
 800eeb4:	bd10      	pop	{r4, pc}
	...

0800eeb8 <__assert_func>:
 800eeb8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800eeba:	4614      	mov	r4, r2
 800eebc:	461a      	mov	r2, r3
 800eebe:	4b09      	ldr	r3, [pc, #36]	@ (800eee4 <__assert_func+0x2c>)
 800eec0:	681b      	ldr	r3, [r3, #0]
 800eec2:	4605      	mov	r5, r0
 800eec4:	68d8      	ldr	r0, [r3, #12]
 800eec6:	b14c      	cbz	r4, 800eedc <__assert_func+0x24>
 800eec8:	4b07      	ldr	r3, [pc, #28]	@ (800eee8 <__assert_func+0x30>)
 800eeca:	9100      	str	r1, [sp, #0]
 800eecc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800eed0:	4906      	ldr	r1, [pc, #24]	@ (800eeec <__assert_func+0x34>)
 800eed2:	462b      	mov	r3, r5
 800eed4:	f000 ffbc 	bl	800fe50 <fiprintf>
 800eed8:	f001 f876 	bl	800ffc8 <abort>
 800eedc:	4b04      	ldr	r3, [pc, #16]	@ (800eef0 <__assert_func+0x38>)
 800eede:	461c      	mov	r4, r3
 800eee0:	e7f3      	b.n	800eeca <__assert_func+0x12>
 800eee2:	bf00      	nop
 800eee4:	2000013c 	.word	0x2000013c
 800eee8:	080113de 	.word	0x080113de
 800eeec:	080113eb 	.word	0x080113eb
 800eef0:	08011419 	.word	0x08011419

0800eef4 <_free_r>:
 800eef4:	b538      	push	{r3, r4, r5, lr}
 800eef6:	4605      	mov	r5, r0
 800eef8:	2900      	cmp	r1, #0
 800eefa:	d041      	beq.n	800ef80 <_free_r+0x8c>
 800eefc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ef00:	1f0c      	subs	r4, r1, #4
 800ef02:	2b00      	cmp	r3, #0
 800ef04:	bfb8      	it	lt
 800ef06:	18e4      	addlt	r4, r4, r3
 800ef08:	f000 f8e8 	bl	800f0dc <__malloc_lock>
 800ef0c:	4a1d      	ldr	r2, [pc, #116]	@ (800ef84 <_free_r+0x90>)
 800ef0e:	6813      	ldr	r3, [r2, #0]
 800ef10:	b933      	cbnz	r3, 800ef20 <_free_r+0x2c>
 800ef12:	6063      	str	r3, [r4, #4]
 800ef14:	6014      	str	r4, [r2, #0]
 800ef16:	4628      	mov	r0, r5
 800ef18:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ef1c:	f000 b8e4 	b.w	800f0e8 <__malloc_unlock>
 800ef20:	42a3      	cmp	r3, r4
 800ef22:	d908      	bls.n	800ef36 <_free_r+0x42>
 800ef24:	6820      	ldr	r0, [r4, #0]
 800ef26:	1821      	adds	r1, r4, r0
 800ef28:	428b      	cmp	r3, r1
 800ef2a:	bf01      	itttt	eq
 800ef2c:	6819      	ldreq	r1, [r3, #0]
 800ef2e:	685b      	ldreq	r3, [r3, #4]
 800ef30:	1809      	addeq	r1, r1, r0
 800ef32:	6021      	streq	r1, [r4, #0]
 800ef34:	e7ed      	b.n	800ef12 <_free_r+0x1e>
 800ef36:	461a      	mov	r2, r3
 800ef38:	685b      	ldr	r3, [r3, #4]
 800ef3a:	b10b      	cbz	r3, 800ef40 <_free_r+0x4c>
 800ef3c:	42a3      	cmp	r3, r4
 800ef3e:	d9fa      	bls.n	800ef36 <_free_r+0x42>
 800ef40:	6811      	ldr	r1, [r2, #0]
 800ef42:	1850      	adds	r0, r2, r1
 800ef44:	42a0      	cmp	r0, r4
 800ef46:	d10b      	bne.n	800ef60 <_free_r+0x6c>
 800ef48:	6820      	ldr	r0, [r4, #0]
 800ef4a:	4401      	add	r1, r0
 800ef4c:	1850      	adds	r0, r2, r1
 800ef4e:	4283      	cmp	r3, r0
 800ef50:	6011      	str	r1, [r2, #0]
 800ef52:	d1e0      	bne.n	800ef16 <_free_r+0x22>
 800ef54:	6818      	ldr	r0, [r3, #0]
 800ef56:	685b      	ldr	r3, [r3, #4]
 800ef58:	6053      	str	r3, [r2, #4]
 800ef5a:	4408      	add	r0, r1
 800ef5c:	6010      	str	r0, [r2, #0]
 800ef5e:	e7da      	b.n	800ef16 <_free_r+0x22>
 800ef60:	d902      	bls.n	800ef68 <_free_r+0x74>
 800ef62:	230c      	movs	r3, #12
 800ef64:	602b      	str	r3, [r5, #0]
 800ef66:	e7d6      	b.n	800ef16 <_free_r+0x22>
 800ef68:	6820      	ldr	r0, [r4, #0]
 800ef6a:	1821      	adds	r1, r4, r0
 800ef6c:	428b      	cmp	r3, r1
 800ef6e:	bf04      	itt	eq
 800ef70:	6819      	ldreq	r1, [r3, #0]
 800ef72:	685b      	ldreq	r3, [r3, #4]
 800ef74:	6063      	str	r3, [r4, #4]
 800ef76:	bf04      	itt	eq
 800ef78:	1809      	addeq	r1, r1, r0
 800ef7a:	6021      	streq	r1, [r4, #0]
 800ef7c:	6054      	str	r4, [r2, #4]
 800ef7e:	e7ca      	b.n	800ef16 <_free_r+0x22>
 800ef80:	bd38      	pop	{r3, r4, r5, pc}
 800ef82:	bf00      	nop
 800ef84:	20014260 	.word	0x20014260

0800ef88 <malloc>:
 800ef88:	4b02      	ldr	r3, [pc, #8]	@ (800ef94 <malloc+0xc>)
 800ef8a:	4601      	mov	r1, r0
 800ef8c:	6818      	ldr	r0, [r3, #0]
 800ef8e:	f000 b825 	b.w	800efdc <_malloc_r>
 800ef92:	bf00      	nop
 800ef94:	2000013c 	.word	0x2000013c

0800ef98 <sbrk_aligned>:
 800ef98:	b570      	push	{r4, r5, r6, lr}
 800ef9a:	4e0f      	ldr	r6, [pc, #60]	@ (800efd8 <sbrk_aligned+0x40>)
 800ef9c:	460c      	mov	r4, r1
 800ef9e:	6831      	ldr	r1, [r6, #0]
 800efa0:	4605      	mov	r5, r0
 800efa2:	b911      	cbnz	r1, 800efaa <sbrk_aligned+0x12>
 800efa4:	f001 f800 	bl	800ffa8 <_sbrk_r>
 800efa8:	6030      	str	r0, [r6, #0]
 800efaa:	4621      	mov	r1, r4
 800efac:	4628      	mov	r0, r5
 800efae:	f000 fffb 	bl	800ffa8 <_sbrk_r>
 800efb2:	1c43      	adds	r3, r0, #1
 800efb4:	d103      	bne.n	800efbe <sbrk_aligned+0x26>
 800efb6:	f04f 34ff 	mov.w	r4, #4294967295
 800efba:	4620      	mov	r0, r4
 800efbc:	bd70      	pop	{r4, r5, r6, pc}
 800efbe:	1cc4      	adds	r4, r0, #3
 800efc0:	f024 0403 	bic.w	r4, r4, #3
 800efc4:	42a0      	cmp	r0, r4
 800efc6:	d0f8      	beq.n	800efba <sbrk_aligned+0x22>
 800efc8:	1a21      	subs	r1, r4, r0
 800efca:	4628      	mov	r0, r5
 800efcc:	f000 ffec 	bl	800ffa8 <_sbrk_r>
 800efd0:	3001      	adds	r0, #1
 800efd2:	d1f2      	bne.n	800efba <sbrk_aligned+0x22>
 800efd4:	e7ef      	b.n	800efb6 <sbrk_aligned+0x1e>
 800efd6:	bf00      	nop
 800efd8:	2001425c 	.word	0x2001425c

0800efdc <_malloc_r>:
 800efdc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800efe0:	1ccd      	adds	r5, r1, #3
 800efe2:	f025 0503 	bic.w	r5, r5, #3
 800efe6:	3508      	adds	r5, #8
 800efe8:	2d0c      	cmp	r5, #12
 800efea:	bf38      	it	cc
 800efec:	250c      	movcc	r5, #12
 800efee:	2d00      	cmp	r5, #0
 800eff0:	4606      	mov	r6, r0
 800eff2:	db01      	blt.n	800eff8 <_malloc_r+0x1c>
 800eff4:	42a9      	cmp	r1, r5
 800eff6:	d904      	bls.n	800f002 <_malloc_r+0x26>
 800eff8:	230c      	movs	r3, #12
 800effa:	6033      	str	r3, [r6, #0]
 800effc:	2000      	movs	r0, #0
 800effe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f002:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800f0d8 <_malloc_r+0xfc>
 800f006:	f000 f869 	bl	800f0dc <__malloc_lock>
 800f00a:	f8d8 3000 	ldr.w	r3, [r8]
 800f00e:	461c      	mov	r4, r3
 800f010:	bb44      	cbnz	r4, 800f064 <_malloc_r+0x88>
 800f012:	4629      	mov	r1, r5
 800f014:	4630      	mov	r0, r6
 800f016:	f7ff ffbf 	bl	800ef98 <sbrk_aligned>
 800f01a:	1c43      	adds	r3, r0, #1
 800f01c:	4604      	mov	r4, r0
 800f01e:	d158      	bne.n	800f0d2 <_malloc_r+0xf6>
 800f020:	f8d8 4000 	ldr.w	r4, [r8]
 800f024:	4627      	mov	r7, r4
 800f026:	2f00      	cmp	r7, #0
 800f028:	d143      	bne.n	800f0b2 <_malloc_r+0xd6>
 800f02a:	2c00      	cmp	r4, #0
 800f02c:	d04b      	beq.n	800f0c6 <_malloc_r+0xea>
 800f02e:	6823      	ldr	r3, [r4, #0]
 800f030:	4639      	mov	r1, r7
 800f032:	4630      	mov	r0, r6
 800f034:	eb04 0903 	add.w	r9, r4, r3
 800f038:	f000 ffb6 	bl	800ffa8 <_sbrk_r>
 800f03c:	4581      	cmp	r9, r0
 800f03e:	d142      	bne.n	800f0c6 <_malloc_r+0xea>
 800f040:	6821      	ldr	r1, [r4, #0]
 800f042:	1a6d      	subs	r5, r5, r1
 800f044:	4629      	mov	r1, r5
 800f046:	4630      	mov	r0, r6
 800f048:	f7ff ffa6 	bl	800ef98 <sbrk_aligned>
 800f04c:	3001      	adds	r0, #1
 800f04e:	d03a      	beq.n	800f0c6 <_malloc_r+0xea>
 800f050:	6823      	ldr	r3, [r4, #0]
 800f052:	442b      	add	r3, r5
 800f054:	6023      	str	r3, [r4, #0]
 800f056:	f8d8 3000 	ldr.w	r3, [r8]
 800f05a:	685a      	ldr	r2, [r3, #4]
 800f05c:	bb62      	cbnz	r2, 800f0b8 <_malloc_r+0xdc>
 800f05e:	f8c8 7000 	str.w	r7, [r8]
 800f062:	e00f      	b.n	800f084 <_malloc_r+0xa8>
 800f064:	6822      	ldr	r2, [r4, #0]
 800f066:	1b52      	subs	r2, r2, r5
 800f068:	d420      	bmi.n	800f0ac <_malloc_r+0xd0>
 800f06a:	2a0b      	cmp	r2, #11
 800f06c:	d917      	bls.n	800f09e <_malloc_r+0xc2>
 800f06e:	1961      	adds	r1, r4, r5
 800f070:	42a3      	cmp	r3, r4
 800f072:	6025      	str	r5, [r4, #0]
 800f074:	bf18      	it	ne
 800f076:	6059      	strne	r1, [r3, #4]
 800f078:	6863      	ldr	r3, [r4, #4]
 800f07a:	bf08      	it	eq
 800f07c:	f8c8 1000 	streq.w	r1, [r8]
 800f080:	5162      	str	r2, [r4, r5]
 800f082:	604b      	str	r3, [r1, #4]
 800f084:	4630      	mov	r0, r6
 800f086:	f000 f82f 	bl	800f0e8 <__malloc_unlock>
 800f08a:	f104 000b 	add.w	r0, r4, #11
 800f08e:	1d23      	adds	r3, r4, #4
 800f090:	f020 0007 	bic.w	r0, r0, #7
 800f094:	1ac2      	subs	r2, r0, r3
 800f096:	bf1c      	itt	ne
 800f098:	1a1b      	subne	r3, r3, r0
 800f09a:	50a3      	strne	r3, [r4, r2]
 800f09c:	e7af      	b.n	800effe <_malloc_r+0x22>
 800f09e:	6862      	ldr	r2, [r4, #4]
 800f0a0:	42a3      	cmp	r3, r4
 800f0a2:	bf0c      	ite	eq
 800f0a4:	f8c8 2000 	streq.w	r2, [r8]
 800f0a8:	605a      	strne	r2, [r3, #4]
 800f0aa:	e7eb      	b.n	800f084 <_malloc_r+0xa8>
 800f0ac:	4623      	mov	r3, r4
 800f0ae:	6864      	ldr	r4, [r4, #4]
 800f0b0:	e7ae      	b.n	800f010 <_malloc_r+0x34>
 800f0b2:	463c      	mov	r4, r7
 800f0b4:	687f      	ldr	r7, [r7, #4]
 800f0b6:	e7b6      	b.n	800f026 <_malloc_r+0x4a>
 800f0b8:	461a      	mov	r2, r3
 800f0ba:	685b      	ldr	r3, [r3, #4]
 800f0bc:	42a3      	cmp	r3, r4
 800f0be:	d1fb      	bne.n	800f0b8 <_malloc_r+0xdc>
 800f0c0:	2300      	movs	r3, #0
 800f0c2:	6053      	str	r3, [r2, #4]
 800f0c4:	e7de      	b.n	800f084 <_malloc_r+0xa8>
 800f0c6:	230c      	movs	r3, #12
 800f0c8:	6033      	str	r3, [r6, #0]
 800f0ca:	4630      	mov	r0, r6
 800f0cc:	f000 f80c 	bl	800f0e8 <__malloc_unlock>
 800f0d0:	e794      	b.n	800effc <_malloc_r+0x20>
 800f0d2:	6005      	str	r5, [r0, #0]
 800f0d4:	e7d6      	b.n	800f084 <_malloc_r+0xa8>
 800f0d6:	bf00      	nop
 800f0d8:	20014260 	.word	0x20014260

0800f0dc <__malloc_lock>:
 800f0dc:	4801      	ldr	r0, [pc, #4]	@ (800f0e4 <__malloc_lock+0x8>)
 800f0de:	f7ff beda 	b.w	800ee96 <__retarget_lock_acquire_recursive>
 800f0e2:	bf00      	nop
 800f0e4:	20014258 	.word	0x20014258

0800f0e8 <__malloc_unlock>:
 800f0e8:	4801      	ldr	r0, [pc, #4]	@ (800f0f0 <__malloc_unlock+0x8>)
 800f0ea:	f7ff bed5 	b.w	800ee98 <__retarget_lock_release_recursive>
 800f0ee:	bf00      	nop
 800f0f0:	20014258 	.word	0x20014258

0800f0f4 <__ssputs_r>:
 800f0f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f0f8:	688e      	ldr	r6, [r1, #8]
 800f0fa:	461f      	mov	r7, r3
 800f0fc:	42be      	cmp	r6, r7
 800f0fe:	680b      	ldr	r3, [r1, #0]
 800f100:	4682      	mov	sl, r0
 800f102:	460c      	mov	r4, r1
 800f104:	4690      	mov	r8, r2
 800f106:	d82d      	bhi.n	800f164 <__ssputs_r+0x70>
 800f108:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800f10c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800f110:	d026      	beq.n	800f160 <__ssputs_r+0x6c>
 800f112:	6965      	ldr	r5, [r4, #20]
 800f114:	6909      	ldr	r1, [r1, #16]
 800f116:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800f11a:	eba3 0901 	sub.w	r9, r3, r1
 800f11e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800f122:	1c7b      	adds	r3, r7, #1
 800f124:	444b      	add	r3, r9
 800f126:	106d      	asrs	r5, r5, #1
 800f128:	429d      	cmp	r5, r3
 800f12a:	bf38      	it	cc
 800f12c:	461d      	movcc	r5, r3
 800f12e:	0553      	lsls	r3, r2, #21
 800f130:	d527      	bpl.n	800f182 <__ssputs_r+0x8e>
 800f132:	4629      	mov	r1, r5
 800f134:	f7ff ff52 	bl	800efdc <_malloc_r>
 800f138:	4606      	mov	r6, r0
 800f13a:	b360      	cbz	r0, 800f196 <__ssputs_r+0xa2>
 800f13c:	6921      	ldr	r1, [r4, #16]
 800f13e:	464a      	mov	r2, r9
 800f140:	f7ff feab 	bl	800ee9a <memcpy>
 800f144:	89a3      	ldrh	r3, [r4, #12]
 800f146:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800f14a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f14e:	81a3      	strh	r3, [r4, #12]
 800f150:	6126      	str	r6, [r4, #16]
 800f152:	6165      	str	r5, [r4, #20]
 800f154:	444e      	add	r6, r9
 800f156:	eba5 0509 	sub.w	r5, r5, r9
 800f15a:	6026      	str	r6, [r4, #0]
 800f15c:	60a5      	str	r5, [r4, #8]
 800f15e:	463e      	mov	r6, r7
 800f160:	42be      	cmp	r6, r7
 800f162:	d900      	bls.n	800f166 <__ssputs_r+0x72>
 800f164:	463e      	mov	r6, r7
 800f166:	6820      	ldr	r0, [r4, #0]
 800f168:	4632      	mov	r2, r6
 800f16a:	4641      	mov	r1, r8
 800f16c:	f000 fef5 	bl	800ff5a <memmove>
 800f170:	68a3      	ldr	r3, [r4, #8]
 800f172:	1b9b      	subs	r3, r3, r6
 800f174:	60a3      	str	r3, [r4, #8]
 800f176:	6823      	ldr	r3, [r4, #0]
 800f178:	4433      	add	r3, r6
 800f17a:	6023      	str	r3, [r4, #0]
 800f17c:	2000      	movs	r0, #0
 800f17e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f182:	462a      	mov	r2, r5
 800f184:	f000 ff27 	bl	800ffd6 <_realloc_r>
 800f188:	4606      	mov	r6, r0
 800f18a:	2800      	cmp	r0, #0
 800f18c:	d1e0      	bne.n	800f150 <__ssputs_r+0x5c>
 800f18e:	6921      	ldr	r1, [r4, #16]
 800f190:	4650      	mov	r0, sl
 800f192:	f7ff feaf 	bl	800eef4 <_free_r>
 800f196:	230c      	movs	r3, #12
 800f198:	f8ca 3000 	str.w	r3, [sl]
 800f19c:	89a3      	ldrh	r3, [r4, #12]
 800f19e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f1a2:	81a3      	strh	r3, [r4, #12]
 800f1a4:	f04f 30ff 	mov.w	r0, #4294967295
 800f1a8:	e7e9      	b.n	800f17e <__ssputs_r+0x8a>
	...

0800f1ac <_svfiprintf_r>:
 800f1ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f1b0:	4698      	mov	r8, r3
 800f1b2:	898b      	ldrh	r3, [r1, #12]
 800f1b4:	061b      	lsls	r3, r3, #24
 800f1b6:	b09d      	sub	sp, #116	@ 0x74
 800f1b8:	4607      	mov	r7, r0
 800f1ba:	460d      	mov	r5, r1
 800f1bc:	4614      	mov	r4, r2
 800f1be:	d510      	bpl.n	800f1e2 <_svfiprintf_r+0x36>
 800f1c0:	690b      	ldr	r3, [r1, #16]
 800f1c2:	b973      	cbnz	r3, 800f1e2 <_svfiprintf_r+0x36>
 800f1c4:	2140      	movs	r1, #64	@ 0x40
 800f1c6:	f7ff ff09 	bl	800efdc <_malloc_r>
 800f1ca:	6028      	str	r0, [r5, #0]
 800f1cc:	6128      	str	r0, [r5, #16]
 800f1ce:	b930      	cbnz	r0, 800f1de <_svfiprintf_r+0x32>
 800f1d0:	230c      	movs	r3, #12
 800f1d2:	603b      	str	r3, [r7, #0]
 800f1d4:	f04f 30ff 	mov.w	r0, #4294967295
 800f1d8:	b01d      	add	sp, #116	@ 0x74
 800f1da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f1de:	2340      	movs	r3, #64	@ 0x40
 800f1e0:	616b      	str	r3, [r5, #20]
 800f1e2:	2300      	movs	r3, #0
 800f1e4:	9309      	str	r3, [sp, #36]	@ 0x24
 800f1e6:	2320      	movs	r3, #32
 800f1e8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800f1ec:	f8cd 800c 	str.w	r8, [sp, #12]
 800f1f0:	2330      	movs	r3, #48	@ 0x30
 800f1f2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800f390 <_svfiprintf_r+0x1e4>
 800f1f6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800f1fa:	f04f 0901 	mov.w	r9, #1
 800f1fe:	4623      	mov	r3, r4
 800f200:	469a      	mov	sl, r3
 800f202:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f206:	b10a      	cbz	r2, 800f20c <_svfiprintf_r+0x60>
 800f208:	2a25      	cmp	r2, #37	@ 0x25
 800f20a:	d1f9      	bne.n	800f200 <_svfiprintf_r+0x54>
 800f20c:	ebba 0b04 	subs.w	fp, sl, r4
 800f210:	d00b      	beq.n	800f22a <_svfiprintf_r+0x7e>
 800f212:	465b      	mov	r3, fp
 800f214:	4622      	mov	r2, r4
 800f216:	4629      	mov	r1, r5
 800f218:	4638      	mov	r0, r7
 800f21a:	f7ff ff6b 	bl	800f0f4 <__ssputs_r>
 800f21e:	3001      	adds	r0, #1
 800f220:	f000 80a7 	beq.w	800f372 <_svfiprintf_r+0x1c6>
 800f224:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f226:	445a      	add	r2, fp
 800f228:	9209      	str	r2, [sp, #36]	@ 0x24
 800f22a:	f89a 3000 	ldrb.w	r3, [sl]
 800f22e:	2b00      	cmp	r3, #0
 800f230:	f000 809f 	beq.w	800f372 <_svfiprintf_r+0x1c6>
 800f234:	2300      	movs	r3, #0
 800f236:	f04f 32ff 	mov.w	r2, #4294967295
 800f23a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f23e:	f10a 0a01 	add.w	sl, sl, #1
 800f242:	9304      	str	r3, [sp, #16]
 800f244:	9307      	str	r3, [sp, #28]
 800f246:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800f24a:	931a      	str	r3, [sp, #104]	@ 0x68
 800f24c:	4654      	mov	r4, sl
 800f24e:	2205      	movs	r2, #5
 800f250:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f254:	484e      	ldr	r0, [pc, #312]	@ (800f390 <_svfiprintf_r+0x1e4>)
 800f256:	f7f0 ffd3 	bl	8000200 <memchr>
 800f25a:	9a04      	ldr	r2, [sp, #16]
 800f25c:	b9d8      	cbnz	r0, 800f296 <_svfiprintf_r+0xea>
 800f25e:	06d0      	lsls	r0, r2, #27
 800f260:	bf44      	itt	mi
 800f262:	2320      	movmi	r3, #32
 800f264:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f268:	0711      	lsls	r1, r2, #28
 800f26a:	bf44      	itt	mi
 800f26c:	232b      	movmi	r3, #43	@ 0x2b
 800f26e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f272:	f89a 3000 	ldrb.w	r3, [sl]
 800f276:	2b2a      	cmp	r3, #42	@ 0x2a
 800f278:	d015      	beq.n	800f2a6 <_svfiprintf_r+0xfa>
 800f27a:	9a07      	ldr	r2, [sp, #28]
 800f27c:	4654      	mov	r4, sl
 800f27e:	2000      	movs	r0, #0
 800f280:	f04f 0c0a 	mov.w	ip, #10
 800f284:	4621      	mov	r1, r4
 800f286:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f28a:	3b30      	subs	r3, #48	@ 0x30
 800f28c:	2b09      	cmp	r3, #9
 800f28e:	d94b      	bls.n	800f328 <_svfiprintf_r+0x17c>
 800f290:	b1b0      	cbz	r0, 800f2c0 <_svfiprintf_r+0x114>
 800f292:	9207      	str	r2, [sp, #28]
 800f294:	e014      	b.n	800f2c0 <_svfiprintf_r+0x114>
 800f296:	eba0 0308 	sub.w	r3, r0, r8
 800f29a:	fa09 f303 	lsl.w	r3, r9, r3
 800f29e:	4313      	orrs	r3, r2
 800f2a0:	9304      	str	r3, [sp, #16]
 800f2a2:	46a2      	mov	sl, r4
 800f2a4:	e7d2      	b.n	800f24c <_svfiprintf_r+0xa0>
 800f2a6:	9b03      	ldr	r3, [sp, #12]
 800f2a8:	1d19      	adds	r1, r3, #4
 800f2aa:	681b      	ldr	r3, [r3, #0]
 800f2ac:	9103      	str	r1, [sp, #12]
 800f2ae:	2b00      	cmp	r3, #0
 800f2b0:	bfbb      	ittet	lt
 800f2b2:	425b      	neglt	r3, r3
 800f2b4:	f042 0202 	orrlt.w	r2, r2, #2
 800f2b8:	9307      	strge	r3, [sp, #28]
 800f2ba:	9307      	strlt	r3, [sp, #28]
 800f2bc:	bfb8      	it	lt
 800f2be:	9204      	strlt	r2, [sp, #16]
 800f2c0:	7823      	ldrb	r3, [r4, #0]
 800f2c2:	2b2e      	cmp	r3, #46	@ 0x2e
 800f2c4:	d10a      	bne.n	800f2dc <_svfiprintf_r+0x130>
 800f2c6:	7863      	ldrb	r3, [r4, #1]
 800f2c8:	2b2a      	cmp	r3, #42	@ 0x2a
 800f2ca:	d132      	bne.n	800f332 <_svfiprintf_r+0x186>
 800f2cc:	9b03      	ldr	r3, [sp, #12]
 800f2ce:	1d1a      	adds	r2, r3, #4
 800f2d0:	681b      	ldr	r3, [r3, #0]
 800f2d2:	9203      	str	r2, [sp, #12]
 800f2d4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800f2d8:	3402      	adds	r4, #2
 800f2da:	9305      	str	r3, [sp, #20]
 800f2dc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800f3a0 <_svfiprintf_r+0x1f4>
 800f2e0:	7821      	ldrb	r1, [r4, #0]
 800f2e2:	2203      	movs	r2, #3
 800f2e4:	4650      	mov	r0, sl
 800f2e6:	f7f0 ff8b 	bl	8000200 <memchr>
 800f2ea:	b138      	cbz	r0, 800f2fc <_svfiprintf_r+0x150>
 800f2ec:	9b04      	ldr	r3, [sp, #16]
 800f2ee:	eba0 000a 	sub.w	r0, r0, sl
 800f2f2:	2240      	movs	r2, #64	@ 0x40
 800f2f4:	4082      	lsls	r2, r0
 800f2f6:	4313      	orrs	r3, r2
 800f2f8:	3401      	adds	r4, #1
 800f2fa:	9304      	str	r3, [sp, #16]
 800f2fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f300:	4824      	ldr	r0, [pc, #144]	@ (800f394 <_svfiprintf_r+0x1e8>)
 800f302:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800f306:	2206      	movs	r2, #6
 800f308:	f7f0 ff7a 	bl	8000200 <memchr>
 800f30c:	2800      	cmp	r0, #0
 800f30e:	d036      	beq.n	800f37e <_svfiprintf_r+0x1d2>
 800f310:	4b21      	ldr	r3, [pc, #132]	@ (800f398 <_svfiprintf_r+0x1ec>)
 800f312:	bb1b      	cbnz	r3, 800f35c <_svfiprintf_r+0x1b0>
 800f314:	9b03      	ldr	r3, [sp, #12]
 800f316:	3307      	adds	r3, #7
 800f318:	f023 0307 	bic.w	r3, r3, #7
 800f31c:	3308      	adds	r3, #8
 800f31e:	9303      	str	r3, [sp, #12]
 800f320:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f322:	4433      	add	r3, r6
 800f324:	9309      	str	r3, [sp, #36]	@ 0x24
 800f326:	e76a      	b.n	800f1fe <_svfiprintf_r+0x52>
 800f328:	fb0c 3202 	mla	r2, ip, r2, r3
 800f32c:	460c      	mov	r4, r1
 800f32e:	2001      	movs	r0, #1
 800f330:	e7a8      	b.n	800f284 <_svfiprintf_r+0xd8>
 800f332:	2300      	movs	r3, #0
 800f334:	3401      	adds	r4, #1
 800f336:	9305      	str	r3, [sp, #20]
 800f338:	4619      	mov	r1, r3
 800f33a:	f04f 0c0a 	mov.w	ip, #10
 800f33e:	4620      	mov	r0, r4
 800f340:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f344:	3a30      	subs	r2, #48	@ 0x30
 800f346:	2a09      	cmp	r2, #9
 800f348:	d903      	bls.n	800f352 <_svfiprintf_r+0x1a6>
 800f34a:	2b00      	cmp	r3, #0
 800f34c:	d0c6      	beq.n	800f2dc <_svfiprintf_r+0x130>
 800f34e:	9105      	str	r1, [sp, #20]
 800f350:	e7c4      	b.n	800f2dc <_svfiprintf_r+0x130>
 800f352:	fb0c 2101 	mla	r1, ip, r1, r2
 800f356:	4604      	mov	r4, r0
 800f358:	2301      	movs	r3, #1
 800f35a:	e7f0      	b.n	800f33e <_svfiprintf_r+0x192>
 800f35c:	ab03      	add	r3, sp, #12
 800f35e:	9300      	str	r3, [sp, #0]
 800f360:	462a      	mov	r2, r5
 800f362:	4b0e      	ldr	r3, [pc, #56]	@ (800f39c <_svfiprintf_r+0x1f0>)
 800f364:	a904      	add	r1, sp, #16
 800f366:	4638      	mov	r0, r7
 800f368:	f3af 8000 	nop.w
 800f36c:	1c42      	adds	r2, r0, #1
 800f36e:	4606      	mov	r6, r0
 800f370:	d1d6      	bne.n	800f320 <_svfiprintf_r+0x174>
 800f372:	89ab      	ldrh	r3, [r5, #12]
 800f374:	065b      	lsls	r3, r3, #25
 800f376:	f53f af2d 	bmi.w	800f1d4 <_svfiprintf_r+0x28>
 800f37a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f37c:	e72c      	b.n	800f1d8 <_svfiprintf_r+0x2c>
 800f37e:	ab03      	add	r3, sp, #12
 800f380:	9300      	str	r3, [sp, #0]
 800f382:	462a      	mov	r2, r5
 800f384:	4b05      	ldr	r3, [pc, #20]	@ (800f39c <_svfiprintf_r+0x1f0>)
 800f386:	a904      	add	r1, sp, #16
 800f388:	4638      	mov	r0, r7
 800f38a:	f000 fa49 	bl	800f820 <_printf_i>
 800f38e:	e7ed      	b.n	800f36c <_svfiprintf_r+0x1c0>
 800f390:	0801141a 	.word	0x0801141a
 800f394:	08011424 	.word	0x08011424
 800f398:	00000000 	.word	0x00000000
 800f39c:	0800f0f5 	.word	0x0800f0f5
 800f3a0:	08011420 	.word	0x08011420

0800f3a4 <_sungetc_r>:
 800f3a4:	b538      	push	{r3, r4, r5, lr}
 800f3a6:	1c4b      	adds	r3, r1, #1
 800f3a8:	4614      	mov	r4, r2
 800f3aa:	d103      	bne.n	800f3b4 <_sungetc_r+0x10>
 800f3ac:	f04f 35ff 	mov.w	r5, #4294967295
 800f3b0:	4628      	mov	r0, r5
 800f3b2:	bd38      	pop	{r3, r4, r5, pc}
 800f3b4:	8993      	ldrh	r3, [r2, #12]
 800f3b6:	f023 0320 	bic.w	r3, r3, #32
 800f3ba:	8193      	strh	r3, [r2, #12]
 800f3bc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800f3be:	6852      	ldr	r2, [r2, #4]
 800f3c0:	b2cd      	uxtb	r5, r1
 800f3c2:	b18b      	cbz	r3, 800f3e8 <_sungetc_r+0x44>
 800f3c4:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800f3c6:	4293      	cmp	r3, r2
 800f3c8:	dd08      	ble.n	800f3dc <_sungetc_r+0x38>
 800f3ca:	6823      	ldr	r3, [r4, #0]
 800f3cc:	1e5a      	subs	r2, r3, #1
 800f3ce:	6022      	str	r2, [r4, #0]
 800f3d0:	f803 5c01 	strb.w	r5, [r3, #-1]
 800f3d4:	6863      	ldr	r3, [r4, #4]
 800f3d6:	3301      	adds	r3, #1
 800f3d8:	6063      	str	r3, [r4, #4]
 800f3da:	e7e9      	b.n	800f3b0 <_sungetc_r+0xc>
 800f3dc:	4621      	mov	r1, r4
 800f3de:	f000 fd82 	bl	800fee6 <__submore>
 800f3e2:	2800      	cmp	r0, #0
 800f3e4:	d0f1      	beq.n	800f3ca <_sungetc_r+0x26>
 800f3e6:	e7e1      	b.n	800f3ac <_sungetc_r+0x8>
 800f3e8:	6921      	ldr	r1, [r4, #16]
 800f3ea:	6823      	ldr	r3, [r4, #0]
 800f3ec:	b151      	cbz	r1, 800f404 <_sungetc_r+0x60>
 800f3ee:	4299      	cmp	r1, r3
 800f3f0:	d208      	bcs.n	800f404 <_sungetc_r+0x60>
 800f3f2:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800f3f6:	42a9      	cmp	r1, r5
 800f3f8:	d104      	bne.n	800f404 <_sungetc_r+0x60>
 800f3fa:	3b01      	subs	r3, #1
 800f3fc:	3201      	adds	r2, #1
 800f3fe:	6023      	str	r3, [r4, #0]
 800f400:	6062      	str	r2, [r4, #4]
 800f402:	e7d5      	b.n	800f3b0 <_sungetc_r+0xc>
 800f404:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 800f408:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f40c:	6363      	str	r3, [r4, #52]	@ 0x34
 800f40e:	2303      	movs	r3, #3
 800f410:	63a3      	str	r3, [r4, #56]	@ 0x38
 800f412:	4623      	mov	r3, r4
 800f414:	f803 5f46 	strb.w	r5, [r3, #70]!
 800f418:	6023      	str	r3, [r4, #0]
 800f41a:	2301      	movs	r3, #1
 800f41c:	e7dc      	b.n	800f3d8 <_sungetc_r+0x34>

0800f41e <__ssrefill_r>:
 800f41e:	b510      	push	{r4, lr}
 800f420:	460c      	mov	r4, r1
 800f422:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800f424:	b169      	cbz	r1, 800f442 <__ssrefill_r+0x24>
 800f426:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f42a:	4299      	cmp	r1, r3
 800f42c:	d001      	beq.n	800f432 <__ssrefill_r+0x14>
 800f42e:	f7ff fd61 	bl	800eef4 <_free_r>
 800f432:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800f434:	6063      	str	r3, [r4, #4]
 800f436:	2000      	movs	r0, #0
 800f438:	6360      	str	r0, [r4, #52]	@ 0x34
 800f43a:	b113      	cbz	r3, 800f442 <__ssrefill_r+0x24>
 800f43c:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800f43e:	6023      	str	r3, [r4, #0]
 800f440:	bd10      	pop	{r4, pc}
 800f442:	6923      	ldr	r3, [r4, #16]
 800f444:	6023      	str	r3, [r4, #0]
 800f446:	2300      	movs	r3, #0
 800f448:	6063      	str	r3, [r4, #4]
 800f44a:	89a3      	ldrh	r3, [r4, #12]
 800f44c:	f043 0320 	orr.w	r3, r3, #32
 800f450:	81a3      	strh	r3, [r4, #12]
 800f452:	f04f 30ff 	mov.w	r0, #4294967295
 800f456:	e7f3      	b.n	800f440 <__ssrefill_r+0x22>

0800f458 <__ssvfiscanf_r>:
 800f458:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f45c:	460c      	mov	r4, r1
 800f45e:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 800f462:	2100      	movs	r1, #0
 800f464:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 800f468:	49a6      	ldr	r1, [pc, #664]	@ (800f704 <__ssvfiscanf_r+0x2ac>)
 800f46a:	91a0      	str	r1, [sp, #640]	@ 0x280
 800f46c:	f10d 0804 	add.w	r8, sp, #4
 800f470:	49a5      	ldr	r1, [pc, #660]	@ (800f708 <__ssvfiscanf_r+0x2b0>)
 800f472:	4fa6      	ldr	r7, [pc, #664]	@ (800f70c <__ssvfiscanf_r+0x2b4>)
 800f474:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 800f478:	4606      	mov	r6, r0
 800f47a:	91a1      	str	r1, [sp, #644]	@ 0x284
 800f47c:	9300      	str	r3, [sp, #0]
 800f47e:	f892 9000 	ldrb.w	r9, [r2]
 800f482:	f1b9 0f00 	cmp.w	r9, #0
 800f486:	f000 8158 	beq.w	800f73a <__ssvfiscanf_r+0x2e2>
 800f48a:	f817 3009 	ldrb.w	r3, [r7, r9]
 800f48e:	f013 0308 	ands.w	r3, r3, #8
 800f492:	f102 0501 	add.w	r5, r2, #1
 800f496:	d019      	beq.n	800f4cc <__ssvfiscanf_r+0x74>
 800f498:	6863      	ldr	r3, [r4, #4]
 800f49a:	2b00      	cmp	r3, #0
 800f49c:	dd0f      	ble.n	800f4be <__ssvfiscanf_r+0x66>
 800f49e:	6823      	ldr	r3, [r4, #0]
 800f4a0:	781a      	ldrb	r2, [r3, #0]
 800f4a2:	5cba      	ldrb	r2, [r7, r2]
 800f4a4:	0712      	lsls	r2, r2, #28
 800f4a6:	d401      	bmi.n	800f4ac <__ssvfiscanf_r+0x54>
 800f4a8:	462a      	mov	r2, r5
 800f4aa:	e7e8      	b.n	800f47e <__ssvfiscanf_r+0x26>
 800f4ac:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800f4ae:	3201      	adds	r2, #1
 800f4b0:	9245      	str	r2, [sp, #276]	@ 0x114
 800f4b2:	6862      	ldr	r2, [r4, #4]
 800f4b4:	3301      	adds	r3, #1
 800f4b6:	3a01      	subs	r2, #1
 800f4b8:	6062      	str	r2, [r4, #4]
 800f4ba:	6023      	str	r3, [r4, #0]
 800f4bc:	e7ec      	b.n	800f498 <__ssvfiscanf_r+0x40>
 800f4be:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800f4c0:	4621      	mov	r1, r4
 800f4c2:	4630      	mov	r0, r6
 800f4c4:	4798      	blx	r3
 800f4c6:	2800      	cmp	r0, #0
 800f4c8:	d0e9      	beq.n	800f49e <__ssvfiscanf_r+0x46>
 800f4ca:	e7ed      	b.n	800f4a8 <__ssvfiscanf_r+0x50>
 800f4cc:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 800f4d0:	f040 8085 	bne.w	800f5de <__ssvfiscanf_r+0x186>
 800f4d4:	9341      	str	r3, [sp, #260]	@ 0x104
 800f4d6:	9343      	str	r3, [sp, #268]	@ 0x10c
 800f4d8:	7853      	ldrb	r3, [r2, #1]
 800f4da:	2b2a      	cmp	r3, #42	@ 0x2a
 800f4dc:	bf02      	ittt	eq
 800f4de:	2310      	moveq	r3, #16
 800f4e0:	1c95      	addeq	r5, r2, #2
 800f4e2:	9341      	streq	r3, [sp, #260]	@ 0x104
 800f4e4:	220a      	movs	r2, #10
 800f4e6:	46aa      	mov	sl, r5
 800f4e8:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800f4ec:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 800f4f0:	2b09      	cmp	r3, #9
 800f4f2:	d91e      	bls.n	800f532 <__ssvfiscanf_r+0xda>
 800f4f4:	f8df b218 	ldr.w	fp, [pc, #536]	@ 800f710 <__ssvfiscanf_r+0x2b8>
 800f4f8:	2203      	movs	r2, #3
 800f4fa:	4658      	mov	r0, fp
 800f4fc:	f7f0 fe80 	bl	8000200 <memchr>
 800f500:	b138      	cbz	r0, 800f512 <__ssvfiscanf_r+0xba>
 800f502:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800f504:	eba0 000b 	sub.w	r0, r0, fp
 800f508:	2301      	movs	r3, #1
 800f50a:	4083      	lsls	r3, r0
 800f50c:	4313      	orrs	r3, r2
 800f50e:	9341      	str	r3, [sp, #260]	@ 0x104
 800f510:	4655      	mov	r5, sl
 800f512:	f815 3b01 	ldrb.w	r3, [r5], #1
 800f516:	2b78      	cmp	r3, #120	@ 0x78
 800f518:	d806      	bhi.n	800f528 <__ssvfiscanf_r+0xd0>
 800f51a:	2b57      	cmp	r3, #87	@ 0x57
 800f51c:	d810      	bhi.n	800f540 <__ssvfiscanf_r+0xe8>
 800f51e:	2b25      	cmp	r3, #37	@ 0x25
 800f520:	d05d      	beq.n	800f5de <__ssvfiscanf_r+0x186>
 800f522:	d857      	bhi.n	800f5d4 <__ssvfiscanf_r+0x17c>
 800f524:	2b00      	cmp	r3, #0
 800f526:	d075      	beq.n	800f614 <__ssvfiscanf_r+0x1bc>
 800f528:	2303      	movs	r3, #3
 800f52a:	9347      	str	r3, [sp, #284]	@ 0x11c
 800f52c:	230a      	movs	r3, #10
 800f52e:	9342      	str	r3, [sp, #264]	@ 0x108
 800f530:	e088      	b.n	800f644 <__ssvfiscanf_r+0x1ec>
 800f532:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 800f534:	fb02 1103 	mla	r1, r2, r3, r1
 800f538:	3930      	subs	r1, #48	@ 0x30
 800f53a:	9143      	str	r1, [sp, #268]	@ 0x10c
 800f53c:	4655      	mov	r5, sl
 800f53e:	e7d2      	b.n	800f4e6 <__ssvfiscanf_r+0x8e>
 800f540:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 800f544:	2a20      	cmp	r2, #32
 800f546:	d8ef      	bhi.n	800f528 <__ssvfiscanf_r+0xd0>
 800f548:	a101      	add	r1, pc, #4	@ (adr r1, 800f550 <__ssvfiscanf_r+0xf8>)
 800f54a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800f54e:	bf00      	nop
 800f550:	0800f623 	.word	0x0800f623
 800f554:	0800f529 	.word	0x0800f529
 800f558:	0800f529 	.word	0x0800f529
 800f55c:	0800f67d 	.word	0x0800f67d
 800f560:	0800f529 	.word	0x0800f529
 800f564:	0800f529 	.word	0x0800f529
 800f568:	0800f529 	.word	0x0800f529
 800f56c:	0800f529 	.word	0x0800f529
 800f570:	0800f529 	.word	0x0800f529
 800f574:	0800f529 	.word	0x0800f529
 800f578:	0800f529 	.word	0x0800f529
 800f57c:	0800f693 	.word	0x0800f693
 800f580:	0800f679 	.word	0x0800f679
 800f584:	0800f5db 	.word	0x0800f5db
 800f588:	0800f5db 	.word	0x0800f5db
 800f58c:	0800f5db 	.word	0x0800f5db
 800f590:	0800f529 	.word	0x0800f529
 800f594:	0800f635 	.word	0x0800f635
 800f598:	0800f529 	.word	0x0800f529
 800f59c:	0800f529 	.word	0x0800f529
 800f5a0:	0800f529 	.word	0x0800f529
 800f5a4:	0800f529 	.word	0x0800f529
 800f5a8:	0800f6a3 	.word	0x0800f6a3
 800f5ac:	0800f63d 	.word	0x0800f63d
 800f5b0:	0800f61b 	.word	0x0800f61b
 800f5b4:	0800f529 	.word	0x0800f529
 800f5b8:	0800f529 	.word	0x0800f529
 800f5bc:	0800f69f 	.word	0x0800f69f
 800f5c0:	0800f529 	.word	0x0800f529
 800f5c4:	0800f679 	.word	0x0800f679
 800f5c8:	0800f529 	.word	0x0800f529
 800f5cc:	0800f529 	.word	0x0800f529
 800f5d0:	0800f623 	.word	0x0800f623
 800f5d4:	3b45      	subs	r3, #69	@ 0x45
 800f5d6:	2b02      	cmp	r3, #2
 800f5d8:	d8a6      	bhi.n	800f528 <__ssvfiscanf_r+0xd0>
 800f5da:	2305      	movs	r3, #5
 800f5dc:	e031      	b.n	800f642 <__ssvfiscanf_r+0x1ea>
 800f5de:	6863      	ldr	r3, [r4, #4]
 800f5e0:	2b00      	cmp	r3, #0
 800f5e2:	dd0d      	ble.n	800f600 <__ssvfiscanf_r+0x1a8>
 800f5e4:	6823      	ldr	r3, [r4, #0]
 800f5e6:	781a      	ldrb	r2, [r3, #0]
 800f5e8:	454a      	cmp	r2, r9
 800f5ea:	f040 80a6 	bne.w	800f73a <__ssvfiscanf_r+0x2e2>
 800f5ee:	3301      	adds	r3, #1
 800f5f0:	6862      	ldr	r2, [r4, #4]
 800f5f2:	6023      	str	r3, [r4, #0]
 800f5f4:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 800f5f6:	3a01      	subs	r2, #1
 800f5f8:	3301      	adds	r3, #1
 800f5fa:	6062      	str	r2, [r4, #4]
 800f5fc:	9345      	str	r3, [sp, #276]	@ 0x114
 800f5fe:	e753      	b.n	800f4a8 <__ssvfiscanf_r+0x50>
 800f600:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800f602:	4621      	mov	r1, r4
 800f604:	4630      	mov	r0, r6
 800f606:	4798      	blx	r3
 800f608:	2800      	cmp	r0, #0
 800f60a:	d0eb      	beq.n	800f5e4 <__ssvfiscanf_r+0x18c>
 800f60c:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800f60e:	2800      	cmp	r0, #0
 800f610:	f040 808b 	bne.w	800f72a <__ssvfiscanf_r+0x2d2>
 800f614:	f04f 30ff 	mov.w	r0, #4294967295
 800f618:	e08b      	b.n	800f732 <__ssvfiscanf_r+0x2da>
 800f61a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800f61c:	f042 0220 	orr.w	r2, r2, #32
 800f620:	9241      	str	r2, [sp, #260]	@ 0x104
 800f622:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800f624:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800f628:	9241      	str	r2, [sp, #260]	@ 0x104
 800f62a:	2210      	movs	r2, #16
 800f62c:	2b6e      	cmp	r3, #110	@ 0x6e
 800f62e:	9242      	str	r2, [sp, #264]	@ 0x108
 800f630:	d902      	bls.n	800f638 <__ssvfiscanf_r+0x1e0>
 800f632:	e005      	b.n	800f640 <__ssvfiscanf_r+0x1e8>
 800f634:	2300      	movs	r3, #0
 800f636:	9342      	str	r3, [sp, #264]	@ 0x108
 800f638:	2303      	movs	r3, #3
 800f63a:	e002      	b.n	800f642 <__ssvfiscanf_r+0x1ea>
 800f63c:	2308      	movs	r3, #8
 800f63e:	9342      	str	r3, [sp, #264]	@ 0x108
 800f640:	2304      	movs	r3, #4
 800f642:	9347      	str	r3, [sp, #284]	@ 0x11c
 800f644:	6863      	ldr	r3, [r4, #4]
 800f646:	2b00      	cmp	r3, #0
 800f648:	dd39      	ble.n	800f6be <__ssvfiscanf_r+0x266>
 800f64a:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800f64c:	0659      	lsls	r1, r3, #25
 800f64e:	d404      	bmi.n	800f65a <__ssvfiscanf_r+0x202>
 800f650:	6823      	ldr	r3, [r4, #0]
 800f652:	781a      	ldrb	r2, [r3, #0]
 800f654:	5cba      	ldrb	r2, [r7, r2]
 800f656:	0712      	lsls	r2, r2, #28
 800f658:	d438      	bmi.n	800f6cc <__ssvfiscanf_r+0x274>
 800f65a:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 800f65c:	2b02      	cmp	r3, #2
 800f65e:	dc47      	bgt.n	800f6f0 <__ssvfiscanf_r+0x298>
 800f660:	466b      	mov	r3, sp
 800f662:	4622      	mov	r2, r4
 800f664:	a941      	add	r1, sp, #260	@ 0x104
 800f666:	4630      	mov	r0, r6
 800f668:	f000 f9f8 	bl	800fa5c <_scanf_chars>
 800f66c:	2801      	cmp	r0, #1
 800f66e:	d064      	beq.n	800f73a <__ssvfiscanf_r+0x2e2>
 800f670:	2802      	cmp	r0, #2
 800f672:	f47f af19 	bne.w	800f4a8 <__ssvfiscanf_r+0x50>
 800f676:	e7c9      	b.n	800f60c <__ssvfiscanf_r+0x1b4>
 800f678:	220a      	movs	r2, #10
 800f67a:	e7d7      	b.n	800f62c <__ssvfiscanf_r+0x1d4>
 800f67c:	4629      	mov	r1, r5
 800f67e:	4640      	mov	r0, r8
 800f680:	f000 fbf8 	bl	800fe74 <__sccl>
 800f684:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800f686:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f68a:	9341      	str	r3, [sp, #260]	@ 0x104
 800f68c:	4605      	mov	r5, r0
 800f68e:	2301      	movs	r3, #1
 800f690:	e7d7      	b.n	800f642 <__ssvfiscanf_r+0x1ea>
 800f692:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800f694:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f698:	9341      	str	r3, [sp, #260]	@ 0x104
 800f69a:	2300      	movs	r3, #0
 800f69c:	e7d1      	b.n	800f642 <__ssvfiscanf_r+0x1ea>
 800f69e:	2302      	movs	r3, #2
 800f6a0:	e7cf      	b.n	800f642 <__ssvfiscanf_r+0x1ea>
 800f6a2:	9841      	ldr	r0, [sp, #260]	@ 0x104
 800f6a4:	06c3      	lsls	r3, r0, #27
 800f6a6:	f53f aeff 	bmi.w	800f4a8 <__ssvfiscanf_r+0x50>
 800f6aa:	9b00      	ldr	r3, [sp, #0]
 800f6ac:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800f6ae:	1d19      	adds	r1, r3, #4
 800f6b0:	9100      	str	r1, [sp, #0]
 800f6b2:	681b      	ldr	r3, [r3, #0]
 800f6b4:	07c0      	lsls	r0, r0, #31
 800f6b6:	bf4c      	ite	mi
 800f6b8:	801a      	strhmi	r2, [r3, #0]
 800f6ba:	601a      	strpl	r2, [r3, #0]
 800f6bc:	e6f4      	b.n	800f4a8 <__ssvfiscanf_r+0x50>
 800f6be:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800f6c0:	4621      	mov	r1, r4
 800f6c2:	4630      	mov	r0, r6
 800f6c4:	4798      	blx	r3
 800f6c6:	2800      	cmp	r0, #0
 800f6c8:	d0bf      	beq.n	800f64a <__ssvfiscanf_r+0x1f2>
 800f6ca:	e79f      	b.n	800f60c <__ssvfiscanf_r+0x1b4>
 800f6cc:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800f6ce:	3201      	adds	r2, #1
 800f6d0:	9245      	str	r2, [sp, #276]	@ 0x114
 800f6d2:	6862      	ldr	r2, [r4, #4]
 800f6d4:	3a01      	subs	r2, #1
 800f6d6:	2a00      	cmp	r2, #0
 800f6d8:	6062      	str	r2, [r4, #4]
 800f6da:	dd02      	ble.n	800f6e2 <__ssvfiscanf_r+0x28a>
 800f6dc:	3301      	adds	r3, #1
 800f6de:	6023      	str	r3, [r4, #0]
 800f6e0:	e7b6      	b.n	800f650 <__ssvfiscanf_r+0x1f8>
 800f6e2:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800f6e4:	4621      	mov	r1, r4
 800f6e6:	4630      	mov	r0, r6
 800f6e8:	4798      	blx	r3
 800f6ea:	2800      	cmp	r0, #0
 800f6ec:	d0b0      	beq.n	800f650 <__ssvfiscanf_r+0x1f8>
 800f6ee:	e78d      	b.n	800f60c <__ssvfiscanf_r+0x1b4>
 800f6f0:	2b04      	cmp	r3, #4
 800f6f2:	dc0f      	bgt.n	800f714 <__ssvfiscanf_r+0x2bc>
 800f6f4:	466b      	mov	r3, sp
 800f6f6:	4622      	mov	r2, r4
 800f6f8:	a941      	add	r1, sp, #260	@ 0x104
 800f6fa:	4630      	mov	r0, r6
 800f6fc:	f000 fa08 	bl	800fb10 <_scanf_i>
 800f700:	e7b4      	b.n	800f66c <__ssvfiscanf_r+0x214>
 800f702:	bf00      	nop
 800f704:	0800f3a5 	.word	0x0800f3a5
 800f708:	0800f41f 	.word	0x0800f41f
 800f70c:	0801126d 	.word	0x0801126d
 800f710:	08011420 	.word	0x08011420
 800f714:	4b0a      	ldr	r3, [pc, #40]	@ (800f740 <__ssvfiscanf_r+0x2e8>)
 800f716:	2b00      	cmp	r3, #0
 800f718:	f43f aec6 	beq.w	800f4a8 <__ssvfiscanf_r+0x50>
 800f71c:	466b      	mov	r3, sp
 800f71e:	4622      	mov	r2, r4
 800f720:	a941      	add	r1, sp, #260	@ 0x104
 800f722:	4630      	mov	r0, r6
 800f724:	f3af 8000 	nop.w
 800f728:	e7a0      	b.n	800f66c <__ssvfiscanf_r+0x214>
 800f72a:	89a3      	ldrh	r3, [r4, #12]
 800f72c:	065b      	lsls	r3, r3, #25
 800f72e:	f53f af71 	bmi.w	800f614 <__ssvfiscanf_r+0x1bc>
 800f732:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 800f736:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f73a:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800f73c:	e7f9      	b.n	800f732 <__ssvfiscanf_r+0x2da>
 800f73e:	bf00      	nop
 800f740:	00000000 	.word	0x00000000

0800f744 <_printf_common>:
 800f744:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f748:	4616      	mov	r6, r2
 800f74a:	4698      	mov	r8, r3
 800f74c:	688a      	ldr	r2, [r1, #8]
 800f74e:	690b      	ldr	r3, [r1, #16]
 800f750:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800f754:	4293      	cmp	r3, r2
 800f756:	bfb8      	it	lt
 800f758:	4613      	movlt	r3, r2
 800f75a:	6033      	str	r3, [r6, #0]
 800f75c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800f760:	4607      	mov	r7, r0
 800f762:	460c      	mov	r4, r1
 800f764:	b10a      	cbz	r2, 800f76a <_printf_common+0x26>
 800f766:	3301      	adds	r3, #1
 800f768:	6033      	str	r3, [r6, #0]
 800f76a:	6823      	ldr	r3, [r4, #0]
 800f76c:	0699      	lsls	r1, r3, #26
 800f76e:	bf42      	ittt	mi
 800f770:	6833      	ldrmi	r3, [r6, #0]
 800f772:	3302      	addmi	r3, #2
 800f774:	6033      	strmi	r3, [r6, #0]
 800f776:	6825      	ldr	r5, [r4, #0]
 800f778:	f015 0506 	ands.w	r5, r5, #6
 800f77c:	d106      	bne.n	800f78c <_printf_common+0x48>
 800f77e:	f104 0a19 	add.w	sl, r4, #25
 800f782:	68e3      	ldr	r3, [r4, #12]
 800f784:	6832      	ldr	r2, [r6, #0]
 800f786:	1a9b      	subs	r3, r3, r2
 800f788:	42ab      	cmp	r3, r5
 800f78a:	dc26      	bgt.n	800f7da <_printf_common+0x96>
 800f78c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800f790:	6822      	ldr	r2, [r4, #0]
 800f792:	3b00      	subs	r3, #0
 800f794:	bf18      	it	ne
 800f796:	2301      	movne	r3, #1
 800f798:	0692      	lsls	r2, r2, #26
 800f79a:	d42b      	bmi.n	800f7f4 <_printf_common+0xb0>
 800f79c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800f7a0:	4641      	mov	r1, r8
 800f7a2:	4638      	mov	r0, r7
 800f7a4:	47c8      	blx	r9
 800f7a6:	3001      	adds	r0, #1
 800f7a8:	d01e      	beq.n	800f7e8 <_printf_common+0xa4>
 800f7aa:	6823      	ldr	r3, [r4, #0]
 800f7ac:	6922      	ldr	r2, [r4, #16]
 800f7ae:	f003 0306 	and.w	r3, r3, #6
 800f7b2:	2b04      	cmp	r3, #4
 800f7b4:	bf02      	ittt	eq
 800f7b6:	68e5      	ldreq	r5, [r4, #12]
 800f7b8:	6833      	ldreq	r3, [r6, #0]
 800f7ba:	1aed      	subeq	r5, r5, r3
 800f7bc:	68a3      	ldr	r3, [r4, #8]
 800f7be:	bf0c      	ite	eq
 800f7c0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800f7c4:	2500      	movne	r5, #0
 800f7c6:	4293      	cmp	r3, r2
 800f7c8:	bfc4      	itt	gt
 800f7ca:	1a9b      	subgt	r3, r3, r2
 800f7cc:	18ed      	addgt	r5, r5, r3
 800f7ce:	2600      	movs	r6, #0
 800f7d0:	341a      	adds	r4, #26
 800f7d2:	42b5      	cmp	r5, r6
 800f7d4:	d11a      	bne.n	800f80c <_printf_common+0xc8>
 800f7d6:	2000      	movs	r0, #0
 800f7d8:	e008      	b.n	800f7ec <_printf_common+0xa8>
 800f7da:	2301      	movs	r3, #1
 800f7dc:	4652      	mov	r2, sl
 800f7de:	4641      	mov	r1, r8
 800f7e0:	4638      	mov	r0, r7
 800f7e2:	47c8      	blx	r9
 800f7e4:	3001      	adds	r0, #1
 800f7e6:	d103      	bne.n	800f7f0 <_printf_common+0xac>
 800f7e8:	f04f 30ff 	mov.w	r0, #4294967295
 800f7ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f7f0:	3501      	adds	r5, #1
 800f7f2:	e7c6      	b.n	800f782 <_printf_common+0x3e>
 800f7f4:	18e1      	adds	r1, r4, r3
 800f7f6:	1c5a      	adds	r2, r3, #1
 800f7f8:	2030      	movs	r0, #48	@ 0x30
 800f7fa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800f7fe:	4422      	add	r2, r4
 800f800:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800f804:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800f808:	3302      	adds	r3, #2
 800f80a:	e7c7      	b.n	800f79c <_printf_common+0x58>
 800f80c:	2301      	movs	r3, #1
 800f80e:	4622      	mov	r2, r4
 800f810:	4641      	mov	r1, r8
 800f812:	4638      	mov	r0, r7
 800f814:	47c8      	blx	r9
 800f816:	3001      	adds	r0, #1
 800f818:	d0e6      	beq.n	800f7e8 <_printf_common+0xa4>
 800f81a:	3601      	adds	r6, #1
 800f81c:	e7d9      	b.n	800f7d2 <_printf_common+0x8e>
	...

0800f820 <_printf_i>:
 800f820:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f824:	7e0f      	ldrb	r7, [r1, #24]
 800f826:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800f828:	2f78      	cmp	r7, #120	@ 0x78
 800f82a:	4691      	mov	r9, r2
 800f82c:	4680      	mov	r8, r0
 800f82e:	460c      	mov	r4, r1
 800f830:	469a      	mov	sl, r3
 800f832:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800f836:	d807      	bhi.n	800f848 <_printf_i+0x28>
 800f838:	2f62      	cmp	r7, #98	@ 0x62
 800f83a:	d80a      	bhi.n	800f852 <_printf_i+0x32>
 800f83c:	2f00      	cmp	r7, #0
 800f83e:	f000 80d1 	beq.w	800f9e4 <_printf_i+0x1c4>
 800f842:	2f58      	cmp	r7, #88	@ 0x58
 800f844:	f000 80b8 	beq.w	800f9b8 <_printf_i+0x198>
 800f848:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800f84c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800f850:	e03a      	b.n	800f8c8 <_printf_i+0xa8>
 800f852:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800f856:	2b15      	cmp	r3, #21
 800f858:	d8f6      	bhi.n	800f848 <_printf_i+0x28>
 800f85a:	a101      	add	r1, pc, #4	@ (adr r1, 800f860 <_printf_i+0x40>)
 800f85c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800f860:	0800f8b9 	.word	0x0800f8b9
 800f864:	0800f8cd 	.word	0x0800f8cd
 800f868:	0800f849 	.word	0x0800f849
 800f86c:	0800f849 	.word	0x0800f849
 800f870:	0800f849 	.word	0x0800f849
 800f874:	0800f849 	.word	0x0800f849
 800f878:	0800f8cd 	.word	0x0800f8cd
 800f87c:	0800f849 	.word	0x0800f849
 800f880:	0800f849 	.word	0x0800f849
 800f884:	0800f849 	.word	0x0800f849
 800f888:	0800f849 	.word	0x0800f849
 800f88c:	0800f9cb 	.word	0x0800f9cb
 800f890:	0800f8f7 	.word	0x0800f8f7
 800f894:	0800f985 	.word	0x0800f985
 800f898:	0800f849 	.word	0x0800f849
 800f89c:	0800f849 	.word	0x0800f849
 800f8a0:	0800f9ed 	.word	0x0800f9ed
 800f8a4:	0800f849 	.word	0x0800f849
 800f8a8:	0800f8f7 	.word	0x0800f8f7
 800f8ac:	0800f849 	.word	0x0800f849
 800f8b0:	0800f849 	.word	0x0800f849
 800f8b4:	0800f98d 	.word	0x0800f98d
 800f8b8:	6833      	ldr	r3, [r6, #0]
 800f8ba:	1d1a      	adds	r2, r3, #4
 800f8bc:	681b      	ldr	r3, [r3, #0]
 800f8be:	6032      	str	r2, [r6, #0]
 800f8c0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800f8c4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800f8c8:	2301      	movs	r3, #1
 800f8ca:	e09c      	b.n	800fa06 <_printf_i+0x1e6>
 800f8cc:	6833      	ldr	r3, [r6, #0]
 800f8ce:	6820      	ldr	r0, [r4, #0]
 800f8d0:	1d19      	adds	r1, r3, #4
 800f8d2:	6031      	str	r1, [r6, #0]
 800f8d4:	0606      	lsls	r6, r0, #24
 800f8d6:	d501      	bpl.n	800f8dc <_printf_i+0xbc>
 800f8d8:	681d      	ldr	r5, [r3, #0]
 800f8da:	e003      	b.n	800f8e4 <_printf_i+0xc4>
 800f8dc:	0645      	lsls	r5, r0, #25
 800f8de:	d5fb      	bpl.n	800f8d8 <_printf_i+0xb8>
 800f8e0:	f9b3 5000 	ldrsh.w	r5, [r3]
 800f8e4:	2d00      	cmp	r5, #0
 800f8e6:	da03      	bge.n	800f8f0 <_printf_i+0xd0>
 800f8e8:	232d      	movs	r3, #45	@ 0x2d
 800f8ea:	426d      	negs	r5, r5
 800f8ec:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f8f0:	4858      	ldr	r0, [pc, #352]	@ (800fa54 <_printf_i+0x234>)
 800f8f2:	230a      	movs	r3, #10
 800f8f4:	e011      	b.n	800f91a <_printf_i+0xfa>
 800f8f6:	6821      	ldr	r1, [r4, #0]
 800f8f8:	6833      	ldr	r3, [r6, #0]
 800f8fa:	0608      	lsls	r0, r1, #24
 800f8fc:	f853 5b04 	ldr.w	r5, [r3], #4
 800f900:	d402      	bmi.n	800f908 <_printf_i+0xe8>
 800f902:	0649      	lsls	r1, r1, #25
 800f904:	bf48      	it	mi
 800f906:	b2ad      	uxthmi	r5, r5
 800f908:	2f6f      	cmp	r7, #111	@ 0x6f
 800f90a:	4852      	ldr	r0, [pc, #328]	@ (800fa54 <_printf_i+0x234>)
 800f90c:	6033      	str	r3, [r6, #0]
 800f90e:	bf14      	ite	ne
 800f910:	230a      	movne	r3, #10
 800f912:	2308      	moveq	r3, #8
 800f914:	2100      	movs	r1, #0
 800f916:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800f91a:	6866      	ldr	r6, [r4, #4]
 800f91c:	60a6      	str	r6, [r4, #8]
 800f91e:	2e00      	cmp	r6, #0
 800f920:	db05      	blt.n	800f92e <_printf_i+0x10e>
 800f922:	6821      	ldr	r1, [r4, #0]
 800f924:	432e      	orrs	r6, r5
 800f926:	f021 0104 	bic.w	r1, r1, #4
 800f92a:	6021      	str	r1, [r4, #0]
 800f92c:	d04b      	beq.n	800f9c6 <_printf_i+0x1a6>
 800f92e:	4616      	mov	r6, r2
 800f930:	fbb5 f1f3 	udiv	r1, r5, r3
 800f934:	fb03 5711 	mls	r7, r3, r1, r5
 800f938:	5dc7      	ldrb	r7, [r0, r7]
 800f93a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800f93e:	462f      	mov	r7, r5
 800f940:	42bb      	cmp	r3, r7
 800f942:	460d      	mov	r5, r1
 800f944:	d9f4      	bls.n	800f930 <_printf_i+0x110>
 800f946:	2b08      	cmp	r3, #8
 800f948:	d10b      	bne.n	800f962 <_printf_i+0x142>
 800f94a:	6823      	ldr	r3, [r4, #0]
 800f94c:	07df      	lsls	r7, r3, #31
 800f94e:	d508      	bpl.n	800f962 <_printf_i+0x142>
 800f950:	6923      	ldr	r3, [r4, #16]
 800f952:	6861      	ldr	r1, [r4, #4]
 800f954:	4299      	cmp	r1, r3
 800f956:	bfde      	ittt	le
 800f958:	2330      	movle	r3, #48	@ 0x30
 800f95a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800f95e:	f106 36ff 	addle.w	r6, r6, #4294967295
 800f962:	1b92      	subs	r2, r2, r6
 800f964:	6122      	str	r2, [r4, #16]
 800f966:	f8cd a000 	str.w	sl, [sp]
 800f96a:	464b      	mov	r3, r9
 800f96c:	aa03      	add	r2, sp, #12
 800f96e:	4621      	mov	r1, r4
 800f970:	4640      	mov	r0, r8
 800f972:	f7ff fee7 	bl	800f744 <_printf_common>
 800f976:	3001      	adds	r0, #1
 800f978:	d14a      	bne.n	800fa10 <_printf_i+0x1f0>
 800f97a:	f04f 30ff 	mov.w	r0, #4294967295
 800f97e:	b004      	add	sp, #16
 800f980:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f984:	6823      	ldr	r3, [r4, #0]
 800f986:	f043 0320 	orr.w	r3, r3, #32
 800f98a:	6023      	str	r3, [r4, #0]
 800f98c:	4832      	ldr	r0, [pc, #200]	@ (800fa58 <_printf_i+0x238>)
 800f98e:	2778      	movs	r7, #120	@ 0x78
 800f990:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800f994:	6823      	ldr	r3, [r4, #0]
 800f996:	6831      	ldr	r1, [r6, #0]
 800f998:	061f      	lsls	r7, r3, #24
 800f99a:	f851 5b04 	ldr.w	r5, [r1], #4
 800f99e:	d402      	bmi.n	800f9a6 <_printf_i+0x186>
 800f9a0:	065f      	lsls	r7, r3, #25
 800f9a2:	bf48      	it	mi
 800f9a4:	b2ad      	uxthmi	r5, r5
 800f9a6:	6031      	str	r1, [r6, #0]
 800f9a8:	07d9      	lsls	r1, r3, #31
 800f9aa:	bf44      	itt	mi
 800f9ac:	f043 0320 	orrmi.w	r3, r3, #32
 800f9b0:	6023      	strmi	r3, [r4, #0]
 800f9b2:	b11d      	cbz	r5, 800f9bc <_printf_i+0x19c>
 800f9b4:	2310      	movs	r3, #16
 800f9b6:	e7ad      	b.n	800f914 <_printf_i+0xf4>
 800f9b8:	4826      	ldr	r0, [pc, #152]	@ (800fa54 <_printf_i+0x234>)
 800f9ba:	e7e9      	b.n	800f990 <_printf_i+0x170>
 800f9bc:	6823      	ldr	r3, [r4, #0]
 800f9be:	f023 0320 	bic.w	r3, r3, #32
 800f9c2:	6023      	str	r3, [r4, #0]
 800f9c4:	e7f6      	b.n	800f9b4 <_printf_i+0x194>
 800f9c6:	4616      	mov	r6, r2
 800f9c8:	e7bd      	b.n	800f946 <_printf_i+0x126>
 800f9ca:	6833      	ldr	r3, [r6, #0]
 800f9cc:	6825      	ldr	r5, [r4, #0]
 800f9ce:	6961      	ldr	r1, [r4, #20]
 800f9d0:	1d18      	adds	r0, r3, #4
 800f9d2:	6030      	str	r0, [r6, #0]
 800f9d4:	062e      	lsls	r6, r5, #24
 800f9d6:	681b      	ldr	r3, [r3, #0]
 800f9d8:	d501      	bpl.n	800f9de <_printf_i+0x1be>
 800f9da:	6019      	str	r1, [r3, #0]
 800f9dc:	e002      	b.n	800f9e4 <_printf_i+0x1c4>
 800f9de:	0668      	lsls	r0, r5, #25
 800f9e0:	d5fb      	bpl.n	800f9da <_printf_i+0x1ba>
 800f9e2:	8019      	strh	r1, [r3, #0]
 800f9e4:	2300      	movs	r3, #0
 800f9e6:	6123      	str	r3, [r4, #16]
 800f9e8:	4616      	mov	r6, r2
 800f9ea:	e7bc      	b.n	800f966 <_printf_i+0x146>
 800f9ec:	6833      	ldr	r3, [r6, #0]
 800f9ee:	1d1a      	adds	r2, r3, #4
 800f9f0:	6032      	str	r2, [r6, #0]
 800f9f2:	681e      	ldr	r6, [r3, #0]
 800f9f4:	6862      	ldr	r2, [r4, #4]
 800f9f6:	2100      	movs	r1, #0
 800f9f8:	4630      	mov	r0, r6
 800f9fa:	f7f0 fc01 	bl	8000200 <memchr>
 800f9fe:	b108      	cbz	r0, 800fa04 <_printf_i+0x1e4>
 800fa00:	1b80      	subs	r0, r0, r6
 800fa02:	6060      	str	r0, [r4, #4]
 800fa04:	6863      	ldr	r3, [r4, #4]
 800fa06:	6123      	str	r3, [r4, #16]
 800fa08:	2300      	movs	r3, #0
 800fa0a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800fa0e:	e7aa      	b.n	800f966 <_printf_i+0x146>
 800fa10:	6923      	ldr	r3, [r4, #16]
 800fa12:	4632      	mov	r2, r6
 800fa14:	4649      	mov	r1, r9
 800fa16:	4640      	mov	r0, r8
 800fa18:	47d0      	blx	sl
 800fa1a:	3001      	adds	r0, #1
 800fa1c:	d0ad      	beq.n	800f97a <_printf_i+0x15a>
 800fa1e:	6823      	ldr	r3, [r4, #0]
 800fa20:	079b      	lsls	r3, r3, #30
 800fa22:	d413      	bmi.n	800fa4c <_printf_i+0x22c>
 800fa24:	68e0      	ldr	r0, [r4, #12]
 800fa26:	9b03      	ldr	r3, [sp, #12]
 800fa28:	4298      	cmp	r0, r3
 800fa2a:	bfb8      	it	lt
 800fa2c:	4618      	movlt	r0, r3
 800fa2e:	e7a6      	b.n	800f97e <_printf_i+0x15e>
 800fa30:	2301      	movs	r3, #1
 800fa32:	4632      	mov	r2, r6
 800fa34:	4649      	mov	r1, r9
 800fa36:	4640      	mov	r0, r8
 800fa38:	47d0      	blx	sl
 800fa3a:	3001      	adds	r0, #1
 800fa3c:	d09d      	beq.n	800f97a <_printf_i+0x15a>
 800fa3e:	3501      	adds	r5, #1
 800fa40:	68e3      	ldr	r3, [r4, #12]
 800fa42:	9903      	ldr	r1, [sp, #12]
 800fa44:	1a5b      	subs	r3, r3, r1
 800fa46:	42ab      	cmp	r3, r5
 800fa48:	dcf2      	bgt.n	800fa30 <_printf_i+0x210>
 800fa4a:	e7eb      	b.n	800fa24 <_printf_i+0x204>
 800fa4c:	2500      	movs	r5, #0
 800fa4e:	f104 0619 	add.w	r6, r4, #25
 800fa52:	e7f5      	b.n	800fa40 <_printf_i+0x220>
 800fa54:	0801142b 	.word	0x0801142b
 800fa58:	0801143c 	.word	0x0801143c

0800fa5c <_scanf_chars>:
 800fa5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fa60:	4615      	mov	r5, r2
 800fa62:	688a      	ldr	r2, [r1, #8]
 800fa64:	4680      	mov	r8, r0
 800fa66:	460c      	mov	r4, r1
 800fa68:	b932      	cbnz	r2, 800fa78 <_scanf_chars+0x1c>
 800fa6a:	698a      	ldr	r2, [r1, #24]
 800fa6c:	2a00      	cmp	r2, #0
 800fa6e:	bf14      	ite	ne
 800fa70:	f04f 32ff 	movne.w	r2, #4294967295
 800fa74:	2201      	moveq	r2, #1
 800fa76:	608a      	str	r2, [r1, #8]
 800fa78:	6822      	ldr	r2, [r4, #0]
 800fa7a:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 800fb0c <_scanf_chars+0xb0>
 800fa7e:	06d1      	lsls	r1, r2, #27
 800fa80:	bf5f      	itttt	pl
 800fa82:	681a      	ldrpl	r2, [r3, #0]
 800fa84:	1d11      	addpl	r1, r2, #4
 800fa86:	6019      	strpl	r1, [r3, #0]
 800fa88:	6816      	ldrpl	r6, [r2, #0]
 800fa8a:	2700      	movs	r7, #0
 800fa8c:	69a0      	ldr	r0, [r4, #24]
 800fa8e:	b188      	cbz	r0, 800fab4 <_scanf_chars+0x58>
 800fa90:	2801      	cmp	r0, #1
 800fa92:	d107      	bne.n	800faa4 <_scanf_chars+0x48>
 800fa94:	682b      	ldr	r3, [r5, #0]
 800fa96:	781a      	ldrb	r2, [r3, #0]
 800fa98:	6963      	ldr	r3, [r4, #20]
 800fa9a:	5c9b      	ldrb	r3, [r3, r2]
 800fa9c:	b953      	cbnz	r3, 800fab4 <_scanf_chars+0x58>
 800fa9e:	2f00      	cmp	r7, #0
 800faa0:	d031      	beq.n	800fb06 <_scanf_chars+0xaa>
 800faa2:	e022      	b.n	800faea <_scanf_chars+0x8e>
 800faa4:	2802      	cmp	r0, #2
 800faa6:	d120      	bne.n	800faea <_scanf_chars+0x8e>
 800faa8:	682b      	ldr	r3, [r5, #0]
 800faaa:	781b      	ldrb	r3, [r3, #0]
 800faac:	f819 3003 	ldrb.w	r3, [r9, r3]
 800fab0:	071b      	lsls	r3, r3, #28
 800fab2:	d41a      	bmi.n	800faea <_scanf_chars+0x8e>
 800fab4:	6823      	ldr	r3, [r4, #0]
 800fab6:	06da      	lsls	r2, r3, #27
 800fab8:	bf5e      	ittt	pl
 800faba:	682b      	ldrpl	r3, [r5, #0]
 800fabc:	781b      	ldrbpl	r3, [r3, #0]
 800fabe:	f806 3b01 	strbpl.w	r3, [r6], #1
 800fac2:	682a      	ldr	r2, [r5, #0]
 800fac4:	686b      	ldr	r3, [r5, #4]
 800fac6:	3201      	adds	r2, #1
 800fac8:	602a      	str	r2, [r5, #0]
 800faca:	68a2      	ldr	r2, [r4, #8]
 800facc:	3b01      	subs	r3, #1
 800face:	3a01      	subs	r2, #1
 800fad0:	606b      	str	r3, [r5, #4]
 800fad2:	3701      	adds	r7, #1
 800fad4:	60a2      	str	r2, [r4, #8]
 800fad6:	b142      	cbz	r2, 800faea <_scanf_chars+0x8e>
 800fad8:	2b00      	cmp	r3, #0
 800fada:	dcd7      	bgt.n	800fa8c <_scanf_chars+0x30>
 800fadc:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800fae0:	4629      	mov	r1, r5
 800fae2:	4640      	mov	r0, r8
 800fae4:	4798      	blx	r3
 800fae6:	2800      	cmp	r0, #0
 800fae8:	d0d0      	beq.n	800fa8c <_scanf_chars+0x30>
 800faea:	6823      	ldr	r3, [r4, #0]
 800faec:	f013 0310 	ands.w	r3, r3, #16
 800faf0:	d105      	bne.n	800fafe <_scanf_chars+0xa2>
 800faf2:	68e2      	ldr	r2, [r4, #12]
 800faf4:	3201      	adds	r2, #1
 800faf6:	60e2      	str	r2, [r4, #12]
 800faf8:	69a2      	ldr	r2, [r4, #24]
 800fafa:	b102      	cbz	r2, 800fafe <_scanf_chars+0xa2>
 800fafc:	7033      	strb	r3, [r6, #0]
 800fafe:	6923      	ldr	r3, [r4, #16]
 800fb00:	443b      	add	r3, r7
 800fb02:	6123      	str	r3, [r4, #16]
 800fb04:	2000      	movs	r0, #0
 800fb06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fb0a:	bf00      	nop
 800fb0c:	0801126d 	.word	0x0801126d

0800fb10 <_scanf_i>:
 800fb10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fb14:	4698      	mov	r8, r3
 800fb16:	4b74      	ldr	r3, [pc, #464]	@ (800fce8 <_scanf_i+0x1d8>)
 800fb18:	460c      	mov	r4, r1
 800fb1a:	4682      	mov	sl, r0
 800fb1c:	4616      	mov	r6, r2
 800fb1e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800fb22:	b087      	sub	sp, #28
 800fb24:	ab03      	add	r3, sp, #12
 800fb26:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800fb2a:	4b70      	ldr	r3, [pc, #448]	@ (800fcec <_scanf_i+0x1dc>)
 800fb2c:	69a1      	ldr	r1, [r4, #24]
 800fb2e:	4a70      	ldr	r2, [pc, #448]	@ (800fcf0 <_scanf_i+0x1e0>)
 800fb30:	2903      	cmp	r1, #3
 800fb32:	bf08      	it	eq
 800fb34:	461a      	moveq	r2, r3
 800fb36:	68a3      	ldr	r3, [r4, #8]
 800fb38:	9201      	str	r2, [sp, #4]
 800fb3a:	1e5a      	subs	r2, r3, #1
 800fb3c:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800fb40:	bf88      	it	hi
 800fb42:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800fb46:	4627      	mov	r7, r4
 800fb48:	bf82      	ittt	hi
 800fb4a:	eb03 0905 	addhi.w	r9, r3, r5
 800fb4e:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800fb52:	60a3      	strhi	r3, [r4, #8]
 800fb54:	f857 3b1c 	ldr.w	r3, [r7], #28
 800fb58:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 800fb5c:	bf98      	it	ls
 800fb5e:	f04f 0900 	movls.w	r9, #0
 800fb62:	6023      	str	r3, [r4, #0]
 800fb64:	463d      	mov	r5, r7
 800fb66:	f04f 0b00 	mov.w	fp, #0
 800fb6a:	6831      	ldr	r1, [r6, #0]
 800fb6c:	ab03      	add	r3, sp, #12
 800fb6e:	7809      	ldrb	r1, [r1, #0]
 800fb70:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800fb74:	2202      	movs	r2, #2
 800fb76:	f7f0 fb43 	bl	8000200 <memchr>
 800fb7a:	b328      	cbz	r0, 800fbc8 <_scanf_i+0xb8>
 800fb7c:	f1bb 0f01 	cmp.w	fp, #1
 800fb80:	d159      	bne.n	800fc36 <_scanf_i+0x126>
 800fb82:	6862      	ldr	r2, [r4, #4]
 800fb84:	b92a      	cbnz	r2, 800fb92 <_scanf_i+0x82>
 800fb86:	6822      	ldr	r2, [r4, #0]
 800fb88:	2108      	movs	r1, #8
 800fb8a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800fb8e:	6061      	str	r1, [r4, #4]
 800fb90:	6022      	str	r2, [r4, #0]
 800fb92:	6822      	ldr	r2, [r4, #0]
 800fb94:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 800fb98:	6022      	str	r2, [r4, #0]
 800fb9a:	68a2      	ldr	r2, [r4, #8]
 800fb9c:	1e51      	subs	r1, r2, #1
 800fb9e:	60a1      	str	r1, [r4, #8]
 800fba0:	b192      	cbz	r2, 800fbc8 <_scanf_i+0xb8>
 800fba2:	6832      	ldr	r2, [r6, #0]
 800fba4:	1c51      	adds	r1, r2, #1
 800fba6:	6031      	str	r1, [r6, #0]
 800fba8:	7812      	ldrb	r2, [r2, #0]
 800fbaa:	f805 2b01 	strb.w	r2, [r5], #1
 800fbae:	6872      	ldr	r2, [r6, #4]
 800fbb0:	3a01      	subs	r2, #1
 800fbb2:	2a00      	cmp	r2, #0
 800fbb4:	6072      	str	r2, [r6, #4]
 800fbb6:	dc07      	bgt.n	800fbc8 <_scanf_i+0xb8>
 800fbb8:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 800fbbc:	4631      	mov	r1, r6
 800fbbe:	4650      	mov	r0, sl
 800fbc0:	4790      	blx	r2
 800fbc2:	2800      	cmp	r0, #0
 800fbc4:	f040 8085 	bne.w	800fcd2 <_scanf_i+0x1c2>
 800fbc8:	f10b 0b01 	add.w	fp, fp, #1
 800fbcc:	f1bb 0f03 	cmp.w	fp, #3
 800fbd0:	d1cb      	bne.n	800fb6a <_scanf_i+0x5a>
 800fbd2:	6863      	ldr	r3, [r4, #4]
 800fbd4:	b90b      	cbnz	r3, 800fbda <_scanf_i+0xca>
 800fbd6:	230a      	movs	r3, #10
 800fbd8:	6063      	str	r3, [r4, #4]
 800fbda:	6863      	ldr	r3, [r4, #4]
 800fbdc:	4945      	ldr	r1, [pc, #276]	@ (800fcf4 <_scanf_i+0x1e4>)
 800fbde:	6960      	ldr	r0, [r4, #20]
 800fbe0:	1ac9      	subs	r1, r1, r3
 800fbe2:	f000 f947 	bl	800fe74 <__sccl>
 800fbe6:	f04f 0b00 	mov.w	fp, #0
 800fbea:	68a3      	ldr	r3, [r4, #8]
 800fbec:	6822      	ldr	r2, [r4, #0]
 800fbee:	2b00      	cmp	r3, #0
 800fbf0:	d03d      	beq.n	800fc6e <_scanf_i+0x15e>
 800fbf2:	6831      	ldr	r1, [r6, #0]
 800fbf4:	6960      	ldr	r0, [r4, #20]
 800fbf6:	f891 c000 	ldrb.w	ip, [r1]
 800fbfa:	f810 000c 	ldrb.w	r0, [r0, ip]
 800fbfe:	2800      	cmp	r0, #0
 800fc00:	d035      	beq.n	800fc6e <_scanf_i+0x15e>
 800fc02:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 800fc06:	d124      	bne.n	800fc52 <_scanf_i+0x142>
 800fc08:	0510      	lsls	r0, r2, #20
 800fc0a:	d522      	bpl.n	800fc52 <_scanf_i+0x142>
 800fc0c:	f10b 0b01 	add.w	fp, fp, #1
 800fc10:	f1b9 0f00 	cmp.w	r9, #0
 800fc14:	d003      	beq.n	800fc1e <_scanf_i+0x10e>
 800fc16:	3301      	adds	r3, #1
 800fc18:	f109 39ff 	add.w	r9, r9, #4294967295
 800fc1c:	60a3      	str	r3, [r4, #8]
 800fc1e:	6873      	ldr	r3, [r6, #4]
 800fc20:	3b01      	subs	r3, #1
 800fc22:	2b00      	cmp	r3, #0
 800fc24:	6073      	str	r3, [r6, #4]
 800fc26:	dd1b      	ble.n	800fc60 <_scanf_i+0x150>
 800fc28:	6833      	ldr	r3, [r6, #0]
 800fc2a:	3301      	adds	r3, #1
 800fc2c:	6033      	str	r3, [r6, #0]
 800fc2e:	68a3      	ldr	r3, [r4, #8]
 800fc30:	3b01      	subs	r3, #1
 800fc32:	60a3      	str	r3, [r4, #8]
 800fc34:	e7d9      	b.n	800fbea <_scanf_i+0xda>
 800fc36:	f1bb 0f02 	cmp.w	fp, #2
 800fc3a:	d1ae      	bne.n	800fb9a <_scanf_i+0x8a>
 800fc3c:	6822      	ldr	r2, [r4, #0]
 800fc3e:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 800fc42:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 800fc46:	d1c4      	bne.n	800fbd2 <_scanf_i+0xc2>
 800fc48:	2110      	movs	r1, #16
 800fc4a:	6061      	str	r1, [r4, #4]
 800fc4c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800fc50:	e7a2      	b.n	800fb98 <_scanf_i+0x88>
 800fc52:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 800fc56:	6022      	str	r2, [r4, #0]
 800fc58:	780b      	ldrb	r3, [r1, #0]
 800fc5a:	f805 3b01 	strb.w	r3, [r5], #1
 800fc5e:	e7de      	b.n	800fc1e <_scanf_i+0x10e>
 800fc60:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800fc64:	4631      	mov	r1, r6
 800fc66:	4650      	mov	r0, sl
 800fc68:	4798      	blx	r3
 800fc6a:	2800      	cmp	r0, #0
 800fc6c:	d0df      	beq.n	800fc2e <_scanf_i+0x11e>
 800fc6e:	6823      	ldr	r3, [r4, #0]
 800fc70:	05d9      	lsls	r1, r3, #23
 800fc72:	d50d      	bpl.n	800fc90 <_scanf_i+0x180>
 800fc74:	42bd      	cmp	r5, r7
 800fc76:	d909      	bls.n	800fc8c <_scanf_i+0x17c>
 800fc78:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800fc7c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800fc80:	4632      	mov	r2, r6
 800fc82:	4650      	mov	r0, sl
 800fc84:	4798      	blx	r3
 800fc86:	f105 39ff 	add.w	r9, r5, #4294967295
 800fc8a:	464d      	mov	r5, r9
 800fc8c:	42bd      	cmp	r5, r7
 800fc8e:	d028      	beq.n	800fce2 <_scanf_i+0x1d2>
 800fc90:	6822      	ldr	r2, [r4, #0]
 800fc92:	f012 0210 	ands.w	r2, r2, #16
 800fc96:	d113      	bne.n	800fcc0 <_scanf_i+0x1b0>
 800fc98:	702a      	strb	r2, [r5, #0]
 800fc9a:	6863      	ldr	r3, [r4, #4]
 800fc9c:	9e01      	ldr	r6, [sp, #4]
 800fc9e:	4639      	mov	r1, r7
 800fca0:	4650      	mov	r0, sl
 800fca2:	47b0      	blx	r6
 800fca4:	f8d8 3000 	ldr.w	r3, [r8]
 800fca8:	6821      	ldr	r1, [r4, #0]
 800fcaa:	1d1a      	adds	r2, r3, #4
 800fcac:	f8c8 2000 	str.w	r2, [r8]
 800fcb0:	f011 0f20 	tst.w	r1, #32
 800fcb4:	681b      	ldr	r3, [r3, #0]
 800fcb6:	d00f      	beq.n	800fcd8 <_scanf_i+0x1c8>
 800fcb8:	6018      	str	r0, [r3, #0]
 800fcba:	68e3      	ldr	r3, [r4, #12]
 800fcbc:	3301      	adds	r3, #1
 800fcbe:	60e3      	str	r3, [r4, #12]
 800fcc0:	6923      	ldr	r3, [r4, #16]
 800fcc2:	1bed      	subs	r5, r5, r7
 800fcc4:	445d      	add	r5, fp
 800fcc6:	442b      	add	r3, r5
 800fcc8:	6123      	str	r3, [r4, #16]
 800fcca:	2000      	movs	r0, #0
 800fccc:	b007      	add	sp, #28
 800fcce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fcd2:	f04f 0b00 	mov.w	fp, #0
 800fcd6:	e7ca      	b.n	800fc6e <_scanf_i+0x15e>
 800fcd8:	07ca      	lsls	r2, r1, #31
 800fcda:	bf4c      	ite	mi
 800fcdc:	8018      	strhmi	r0, [r3, #0]
 800fcde:	6018      	strpl	r0, [r3, #0]
 800fce0:	e7eb      	b.n	800fcba <_scanf_i+0x1aa>
 800fce2:	2001      	movs	r0, #1
 800fce4:	e7f2      	b.n	800fccc <_scanf_i+0x1bc>
 800fce6:	bf00      	nop
 800fce8:	0801116c 	.word	0x0801116c
 800fcec:	0800e8f1 	.word	0x0800e8f1
 800fcf0:	08010111 	.word	0x08010111
 800fcf4:	0801145d 	.word	0x0801145d

0800fcf8 <__sflush_r>:
 800fcf8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800fcfc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fd00:	0716      	lsls	r6, r2, #28
 800fd02:	4605      	mov	r5, r0
 800fd04:	460c      	mov	r4, r1
 800fd06:	d454      	bmi.n	800fdb2 <__sflush_r+0xba>
 800fd08:	684b      	ldr	r3, [r1, #4]
 800fd0a:	2b00      	cmp	r3, #0
 800fd0c:	dc02      	bgt.n	800fd14 <__sflush_r+0x1c>
 800fd0e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800fd10:	2b00      	cmp	r3, #0
 800fd12:	dd48      	ble.n	800fda6 <__sflush_r+0xae>
 800fd14:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800fd16:	2e00      	cmp	r6, #0
 800fd18:	d045      	beq.n	800fda6 <__sflush_r+0xae>
 800fd1a:	2300      	movs	r3, #0
 800fd1c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800fd20:	682f      	ldr	r7, [r5, #0]
 800fd22:	6a21      	ldr	r1, [r4, #32]
 800fd24:	602b      	str	r3, [r5, #0]
 800fd26:	d030      	beq.n	800fd8a <__sflush_r+0x92>
 800fd28:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800fd2a:	89a3      	ldrh	r3, [r4, #12]
 800fd2c:	0759      	lsls	r1, r3, #29
 800fd2e:	d505      	bpl.n	800fd3c <__sflush_r+0x44>
 800fd30:	6863      	ldr	r3, [r4, #4]
 800fd32:	1ad2      	subs	r2, r2, r3
 800fd34:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800fd36:	b10b      	cbz	r3, 800fd3c <__sflush_r+0x44>
 800fd38:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800fd3a:	1ad2      	subs	r2, r2, r3
 800fd3c:	2300      	movs	r3, #0
 800fd3e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800fd40:	6a21      	ldr	r1, [r4, #32]
 800fd42:	4628      	mov	r0, r5
 800fd44:	47b0      	blx	r6
 800fd46:	1c43      	adds	r3, r0, #1
 800fd48:	89a3      	ldrh	r3, [r4, #12]
 800fd4a:	d106      	bne.n	800fd5a <__sflush_r+0x62>
 800fd4c:	6829      	ldr	r1, [r5, #0]
 800fd4e:	291d      	cmp	r1, #29
 800fd50:	d82b      	bhi.n	800fdaa <__sflush_r+0xb2>
 800fd52:	4a2a      	ldr	r2, [pc, #168]	@ (800fdfc <__sflush_r+0x104>)
 800fd54:	40ca      	lsrs	r2, r1
 800fd56:	07d6      	lsls	r6, r2, #31
 800fd58:	d527      	bpl.n	800fdaa <__sflush_r+0xb2>
 800fd5a:	2200      	movs	r2, #0
 800fd5c:	6062      	str	r2, [r4, #4]
 800fd5e:	04d9      	lsls	r1, r3, #19
 800fd60:	6922      	ldr	r2, [r4, #16]
 800fd62:	6022      	str	r2, [r4, #0]
 800fd64:	d504      	bpl.n	800fd70 <__sflush_r+0x78>
 800fd66:	1c42      	adds	r2, r0, #1
 800fd68:	d101      	bne.n	800fd6e <__sflush_r+0x76>
 800fd6a:	682b      	ldr	r3, [r5, #0]
 800fd6c:	b903      	cbnz	r3, 800fd70 <__sflush_r+0x78>
 800fd6e:	6560      	str	r0, [r4, #84]	@ 0x54
 800fd70:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800fd72:	602f      	str	r7, [r5, #0]
 800fd74:	b1b9      	cbz	r1, 800fda6 <__sflush_r+0xae>
 800fd76:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800fd7a:	4299      	cmp	r1, r3
 800fd7c:	d002      	beq.n	800fd84 <__sflush_r+0x8c>
 800fd7e:	4628      	mov	r0, r5
 800fd80:	f7ff f8b8 	bl	800eef4 <_free_r>
 800fd84:	2300      	movs	r3, #0
 800fd86:	6363      	str	r3, [r4, #52]	@ 0x34
 800fd88:	e00d      	b.n	800fda6 <__sflush_r+0xae>
 800fd8a:	2301      	movs	r3, #1
 800fd8c:	4628      	mov	r0, r5
 800fd8e:	47b0      	blx	r6
 800fd90:	4602      	mov	r2, r0
 800fd92:	1c50      	adds	r0, r2, #1
 800fd94:	d1c9      	bne.n	800fd2a <__sflush_r+0x32>
 800fd96:	682b      	ldr	r3, [r5, #0]
 800fd98:	2b00      	cmp	r3, #0
 800fd9a:	d0c6      	beq.n	800fd2a <__sflush_r+0x32>
 800fd9c:	2b1d      	cmp	r3, #29
 800fd9e:	d001      	beq.n	800fda4 <__sflush_r+0xac>
 800fda0:	2b16      	cmp	r3, #22
 800fda2:	d11e      	bne.n	800fde2 <__sflush_r+0xea>
 800fda4:	602f      	str	r7, [r5, #0]
 800fda6:	2000      	movs	r0, #0
 800fda8:	e022      	b.n	800fdf0 <__sflush_r+0xf8>
 800fdaa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fdae:	b21b      	sxth	r3, r3
 800fdb0:	e01b      	b.n	800fdea <__sflush_r+0xf2>
 800fdb2:	690f      	ldr	r7, [r1, #16]
 800fdb4:	2f00      	cmp	r7, #0
 800fdb6:	d0f6      	beq.n	800fda6 <__sflush_r+0xae>
 800fdb8:	0793      	lsls	r3, r2, #30
 800fdba:	680e      	ldr	r6, [r1, #0]
 800fdbc:	bf08      	it	eq
 800fdbe:	694b      	ldreq	r3, [r1, #20]
 800fdc0:	600f      	str	r7, [r1, #0]
 800fdc2:	bf18      	it	ne
 800fdc4:	2300      	movne	r3, #0
 800fdc6:	eba6 0807 	sub.w	r8, r6, r7
 800fdca:	608b      	str	r3, [r1, #8]
 800fdcc:	f1b8 0f00 	cmp.w	r8, #0
 800fdd0:	dde9      	ble.n	800fda6 <__sflush_r+0xae>
 800fdd2:	6a21      	ldr	r1, [r4, #32]
 800fdd4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800fdd6:	4643      	mov	r3, r8
 800fdd8:	463a      	mov	r2, r7
 800fdda:	4628      	mov	r0, r5
 800fddc:	47b0      	blx	r6
 800fdde:	2800      	cmp	r0, #0
 800fde0:	dc08      	bgt.n	800fdf4 <__sflush_r+0xfc>
 800fde2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fde6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fdea:	81a3      	strh	r3, [r4, #12]
 800fdec:	f04f 30ff 	mov.w	r0, #4294967295
 800fdf0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fdf4:	4407      	add	r7, r0
 800fdf6:	eba8 0800 	sub.w	r8, r8, r0
 800fdfa:	e7e7      	b.n	800fdcc <__sflush_r+0xd4>
 800fdfc:	20400001 	.word	0x20400001

0800fe00 <_fflush_r>:
 800fe00:	b538      	push	{r3, r4, r5, lr}
 800fe02:	690b      	ldr	r3, [r1, #16]
 800fe04:	4605      	mov	r5, r0
 800fe06:	460c      	mov	r4, r1
 800fe08:	b913      	cbnz	r3, 800fe10 <_fflush_r+0x10>
 800fe0a:	2500      	movs	r5, #0
 800fe0c:	4628      	mov	r0, r5
 800fe0e:	bd38      	pop	{r3, r4, r5, pc}
 800fe10:	b118      	cbz	r0, 800fe1a <_fflush_r+0x1a>
 800fe12:	6a03      	ldr	r3, [r0, #32]
 800fe14:	b90b      	cbnz	r3, 800fe1a <_fflush_r+0x1a>
 800fe16:	f7fe fe03 	bl	800ea20 <__sinit>
 800fe1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fe1e:	2b00      	cmp	r3, #0
 800fe20:	d0f3      	beq.n	800fe0a <_fflush_r+0xa>
 800fe22:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800fe24:	07d0      	lsls	r0, r2, #31
 800fe26:	d404      	bmi.n	800fe32 <_fflush_r+0x32>
 800fe28:	0599      	lsls	r1, r3, #22
 800fe2a:	d402      	bmi.n	800fe32 <_fflush_r+0x32>
 800fe2c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800fe2e:	f7ff f832 	bl	800ee96 <__retarget_lock_acquire_recursive>
 800fe32:	4628      	mov	r0, r5
 800fe34:	4621      	mov	r1, r4
 800fe36:	f7ff ff5f 	bl	800fcf8 <__sflush_r>
 800fe3a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800fe3c:	07da      	lsls	r2, r3, #31
 800fe3e:	4605      	mov	r5, r0
 800fe40:	d4e4      	bmi.n	800fe0c <_fflush_r+0xc>
 800fe42:	89a3      	ldrh	r3, [r4, #12]
 800fe44:	059b      	lsls	r3, r3, #22
 800fe46:	d4e1      	bmi.n	800fe0c <_fflush_r+0xc>
 800fe48:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800fe4a:	f7ff f825 	bl	800ee98 <__retarget_lock_release_recursive>
 800fe4e:	e7dd      	b.n	800fe0c <_fflush_r+0xc>

0800fe50 <fiprintf>:
 800fe50:	b40e      	push	{r1, r2, r3}
 800fe52:	b503      	push	{r0, r1, lr}
 800fe54:	4601      	mov	r1, r0
 800fe56:	ab03      	add	r3, sp, #12
 800fe58:	4805      	ldr	r0, [pc, #20]	@ (800fe70 <fiprintf+0x20>)
 800fe5a:	f853 2b04 	ldr.w	r2, [r3], #4
 800fe5e:	6800      	ldr	r0, [r0, #0]
 800fe60:	9301      	str	r3, [sp, #4]
 800fe62:	f000 f981 	bl	8010168 <_vfiprintf_r>
 800fe66:	b002      	add	sp, #8
 800fe68:	f85d eb04 	ldr.w	lr, [sp], #4
 800fe6c:	b003      	add	sp, #12
 800fe6e:	4770      	bx	lr
 800fe70:	2000013c 	.word	0x2000013c

0800fe74 <__sccl>:
 800fe74:	b570      	push	{r4, r5, r6, lr}
 800fe76:	780b      	ldrb	r3, [r1, #0]
 800fe78:	4604      	mov	r4, r0
 800fe7a:	2b5e      	cmp	r3, #94	@ 0x5e
 800fe7c:	bf0b      	itete	eq
 800fe7e:	784b      	ldrbeq	r3, [r1, #1]
 800fe80:	1c4a      	addne	r2, r1, #1
 800fe82:	1c8a      	addeq	r2, r1, #2
 800fe84:	2100      	movne	r1, #0
 800fe86:	bf08      	it	eq
 800fe88:	2101      	moveq	r1, #1
 800fe8a:	3801      	subs	r0, #1
 800fe8c:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 800fe90:	f800 1f01 	strb.w	r1, [r0, #1]!
 800fe94:	42a8      	cmp	r0, r5
 800fe96:	d1fb      	bne.n	800fe90 <__sccl+0x1c>
 800fe98:	b90b      	cbnz	r3, 800fe9e <__sccl+0x2a>
 800fe9a:	1e50      	subs	r0, r2, #1
 800fe9c:	bd70      	pop	{r4, r5, r6, pc}
 800fe9e:	f081 0101 	eor.w	r1, r1, #1
 800fea2:	54e1      	strb	r1, [r4, r3]
 800fea4:	4610      	mov	r0, r2
 800fea6:	4602      	mov	r2, r0
 800fea8:	f812 5b01 	ldrb.w	r5, [r2], #1
 800feac:	2d2d      	cmp	r5, #45	@ 0x2d
 800feae:	d005      	beq.n	800febc <__sccl+0x48>
 800feb0:	2d5d      	cmp	r5, #93	@ 0x5d
 800feb2:	d016      	beq.n	800fee2 <__sccl+0x6e>
 800feb4:	2d00      	cmp	r5, #0
 800feb6:	d0f1      	beq.n	800fe9c <__sccl+0x28>
 800feb8:	462b      	mov	r3, r5
 800feba:	e7f2      	b.n	800fea2 <__sccl+0x2e>
 800febc:	7846      	ldrb	r6, [r0, #1]
 800febe:	2e5d      	cmp	r6, #93	@ 0x5d
 800fec0:	d0fa      	beq.n	800feb8 <__sccl+0x44>
 800fec2:	42b3      	cmp	r3, r6
 800fec4:	dcf8      	bgt.n	800feb8 <__sccl+0x44>
 800fec6:	3002      	adds	r0, #2
 800fec8:	461a      	mov	r2, r3
 800feca:	3201      	adds	r2, #1
 800fecc:	4296      	cmp	r6, r2
 800fece:	54a1      	strb	r1, [r4, r2]
 800fed0:	dcfb      	bgt.n	800feca <__sccl+0x56>
 800fed2:	1af2      	subs	r2, r6, r3
 800fed4:	3a01      	subs	r2, #1
 800fed6:	1c5d      	adds	r5, r3, #1
 800fed8:	42b3      	cmp	r3, r6
 800feda:	bfa8      	it	ge
 800fedc:	2200      	movge	r2, #0
 800fede:	18ab      	adds	r3, r5, r2
 800fee0:	e7e1      	b.n	800fea6 <__sccl+0x32>
 800fee2:	4610      	mov	r0, r2
 800fee4:	e7da      	b.n	800fe9c <__sccl+0x28>

0800fee6 <__submore>:
 800fee6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800feea:	460c      	mov	r4, r1
 800feec:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800feee:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800fef2:	4299      	cmp	r1, r3
 800fef4:	d11d      	bne.n	800ff32 <__submore+0x4c>
 800fef6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800fefa:	f7ff f86f 	bl	800efdc <_malloc_r>
 800fefe:	b918      	cbnz	r0, 800ff08 <__submore+0x22>
 800ff00:	f04f 30ff 	mov.w	r0, #4294967295
 800ff04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ff08:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ff0c:	63a3      	str	r3, [r4, #56]	@ 0x38
 800ff0e:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 800ff12:	6360      	str	r0, [r4, #52]	@ 0x34
 800ff14:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 800ff18:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800ff1c:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 800ff20:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800ff24:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 800ff28:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 800ff2c:	6020      	str	r0, [r4, #0]
 800ff2e:	2000      	movs	r0, #0
 800ff30:	e7e8      	b.n	800ff04 <__submore+0x1e>
 800ff32:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 800ff34:	0077      	lsls	r7, r6, #1
 800ff36:	463a      	mov	r2, r7
 800ff38:	f000 f84d 	bl	800ffd6 <_realloc_r>
 800ff3c:	4605      	mov	r5, r0
 800ff3e:	2800      	cmp	r0, #0
 800ff40:	d0de      	beq.n	800ff00 <__submore+0x1a>
 800ff42:	eb00 0806 	add.w	r8, r0, r6
 800ff46:	4601      	mov	r1, r0
 800ff48:	4632      	mov	r2, r6
 800ff4a:	4640      	mov	r0, r8
 800ff4c:	f7fe ffa5 	bl	800ee9a <memcpy>
 800ff50:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 800ff54:	f8c4 8000 	str.w	r8, [r4]
 800ff58:	e7e9      	b.n	800ff2e <__submore+0x48>

0800ff5a <memmove>:
 800ff5a:	4288      	cmp	r0, r1
 800ff5c:	b510      	push	{r4, lr}
 800ff5e:	eb01 0402 	add.w	r4, r1, r2
 800ff62:	d902      	bls.n	800ff6a <memmove+0x10>
 800ff64:	4284      	cmp	r4, r0
 800ff66:	4623      	mov	r3, r4
 800ff68:	d807      	bhi.n	800ff7a <memmove+0x20>
 800ff6a:	1e43      	subs	r3, r0, #1
 800ff6c:	42a1      	cmp	r1, r4
 800ff6e:	d008      	beq.n	800ff82 <memmove+0x28>
 800ff70:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ff74:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ff78:	e7f8      	b.n	800ff6c <memmove+0x12>
 800ff7a:	4402      	add	r2, r0
 800ff7c:	4601      	mov	r1, r0
 800ff7e:	428a      	cmp	r2, r1
 800ff80:	d100      	bne.n	800ff84 <memmove+0x2a>
 800ff82:	bd10      	pop	{r4, pc}
 800ff84:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ff88:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ff8c:	e7f7      	b.n	800ff7e <memmove+0x24>

0800ff8e <strchr>:
 800ff8e:	b2c9      	uxtb	r1, r1
 800ff90:	4603      	mov	r3, r0
 800ff92:	4618      	mov	r0, r3
 800ff94:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ff98:	b112      	cbz	r2, 800ffa0 <strchr+0x12>
 800ff9a:	428a      	cmp	r2, r1
 800ff9c:	d1f9      	bne.n	800ff92 <strchr+0x4>
 800ff9e:	4770      	bx	lr
 800ffa0:	2900      	cmp	r1, #0
 800ffa2:	bf18      	it	ne
 800ffa4:	2000      	movne	r0, #0
 800ffa6:	4770      	bx	lr

0800ffa8 <_sbrk_r>:
 800ffa8:	b538      	push	{r3, r4, r5, lr}
 800ffaa:	4d06      	ldr	r5, [pc, #24]	@ (800ffc4 <_sbrk_r+0x1c>)
 800ffac:	2300      	movs	r3, #0
 800ffae:	4604      	mov	r4, r0
 800ffb0:	4608      	mov	r0, r1
 800ffb2:	602b      	str	r3, [r5, #0]
 800ffb4:	f7f1 fd98 	bl	8001ae8 <_sbrk>
 800ffb8:	1c43      	adds	r3, r0, #1
 800ffba:	d102      	bne.n	800ffc2 <_sbrk_r+0x1a>
 800ffbc:	682b      	ldr	r3, [r5, #0]
 800ffbe:	b103      	cbz	r3, 800ffc2 <_sbrk_r+0x1a>
 800ffc0:	6023      	str	r3, [r4, #0]
 800ffc2:	bd38      	pop	{r3, r4, r5, pc}
 800ffc4:	20014254 	.word	0x20014254

0800ffc8 <abort>:
 800ffc8:	b508      	push	{r3, lr}
 800ffca:	2006      	movs	r0, #6
 800ffcc:	f000 faa0 	bl	8010510 <raise>
 800ffd0:	2001      	movs	r0, #1
 800ffd2:	f7f1 fd11 	bl	80019f8 <_exit>

0800ffd6 <_realloc_r>:
 800ffd6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ffda:	4607      	mov	r7, r0
 800ffdc:	4614      	mov	r4, r2
 800ffde:	460d      	mov	r5, r1
 800ffe0:	b921      	cbnz	r1, 800ffec <_realloc_r+0x16>
 800ffe2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ffe6:	4611      	mov	r1, r2
 800ffe8:	f7fe bff8 	b.w	800efdc <_malloc_r>
 800ffec:	b92a      	cbnz	r2, 800fffa <_realloc_r+0x24>
 800ffee:	f7fe ff81 	bl	800eef4 <_free_r>
 800fff2:	4625      	mov	r5, r4
 800fff4:	4628      	mov	r0, r5
 800fff6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fffa:	f000 faa5 	bl	8010548 <_malloc_usable_size_r>
 800fffe:	4284      	cmp	r4, r0
 8010000:	4606      	mov	r6, r0
 8010002:	d802      	bhi.n	801000a <_realloc_r+0x34>
 8010004:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8010008:	d8f4      	bhi.n	800fff4 <_realloc_r+0x1e>
 801000a:	4621      	mov	r1, r4
 801000c:	4638      	mov	r0, r7
 801000e:	f7fe ffe5 	bl	800efdc <_malloc_r>
 8010012:	4680      	mov	r8, r0
 8010014:	b908      	cbnz	r0, 801001a <_realloc_r+0x44>
 8010016:	4645      	mov	r5, r8
 8010018:	e7ec      	b.n	800fff4 <_realloc_r+0x1e>
 801001a:	42b4      	cmp	r4, r6
 801001c:	4622      	mov	r2, r4
 801001e:	4629      	mov	r1, r5
 8010020:	bf28      	it	cs
 8010022:	4632      	movcs	r2, r6
 8010024:	f7fe ff39 	bl	800ee9a <memcpy>
 8010028:	4629      	mov	r1, r5
 801002a:	4638      	mov	r0, r7
 801002c:	f7fe ff62 	bl	800eef4 <_free_r>
 8010030:	e7f1      	b.n	8010016 <_realloc_r+0x40>
	...

08010034 <_strtoul_l.isra.0>:
 8010034:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8010038:	4e34      	ldr	r6, [pc, #208]	@ (801010c <_strtoul_l.isra.0+0xd8>)
 801003a:	4686      	mov	lr, r0
 801003c:	460d      	mov	r5, r1
 801003e:	4628      	mov	r0, r5
 8010040:	f815 4b01 	ldrb.w	r4, [r5], #1
 8010044:	5d37      	ldrb	r7, [r6, r4]
 8010046:	f017 0708 	ands.w	r7, r7, #8
 801004a:	d1f8      	bne.n	801003e <_strtoul_l.isra.0+0xa>
 801004c:	2c2d      	cmp	r4, #45	@ 0x2d
 801004e:	d110      	bne.n	8010072 <_strtoul_l.isra.0+0x3e>
 8010050:	782c      	ldrb	r4, [r5, #0]
 8010052:	2701      	movs	r7, #1
 8010054:	1c85      	adds	r5, r0, #2
 8010056:	f033 0010 	bics.w	r0, r3, #16
 801005a:	d115      	bne.n	8010088 <_strtoul_l.isra.0+0x54>
 801005c:	2c30      	cmp	r4, #48	@ 0x30
 801005e:	d10d      	bne.n	801007c <_strtoul_l.isra.0+0x48>
 8010060:	7828      	ldrb	r0, [r5, #0]
 8010062:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 8010066:	2858      	cmp	r0, #88	@ 0x58
 8010068:	d108      	bne.n	801007c <_strtoul_l.isra.0+0x48>
 801006a:	786c      	ldrb	r4, [r5, #1]
 801006c:	3502      	adds	r5, #2
 801006e:	2310      	movs	r3, #16
 8010070:	e00a      	b.n	8010088 <_strtoul_l.isra.0+0x54>
 8010072:	2c2b      	cmp	r4, #43	@ 0x2b
 8010074:	bf04      	itt	eq
 8010076:	782c      	ldrbeq	r4, [r5, #0]
 8010078:	1c85      	addeq	r5, r0, #2
 801007a:	e7ec      	b.n	8010056 <_strtoul_l.isra.0+0x22>
 801007c:	2b00      	cmp	r3, #0
 801007e:	d1f6      	bne.n	801006e <_strtoul_l.isra.0+0x3a>
 8010080:	2c30      	cmp	r4, #48	@ 0x30
 8010082:	bf14      	ite	ne
 8010084:	230a      	movne	r3, #10
 8010086:	2308      	moveq	r3, #8
 8010088:	f04f 38ff 	mov.w	r8, #4294967295
 801008c:	2600      	movs	r6, #0
 801008e:	fbb8 f8f3 	udiv	r8, r8, r3
 8010092:	fb03 f908 	mul.w	r9, r3, r8
 8010096:	ea6f 0909 	mvn.w	r9, r9
 801009a:	4630      	mov	r0, r6
 801009c:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 80100a0:	f1bc 0f09 	cmp.w	ip, #9
 80100a4:	d810      	bhi.n	80100c8 <_strtoul_l.isra.0+0x94>
 80100a6:	4664      	mov	r4, ip
 80100a8:	42a3      	cmp	r3, r4
 80100aa:	dd1e      	ble.n	80100ea <_strtoul_l.isra.0+0xb6>
 80100ac:	f1b6 3fff 	cmp.w	r6, #4294967295
 80100b0:	d007      	beq.n	80100c2 <_strtoul_l.isra.0+0x8e>
 80100b2:	4580      	cmp	r8, r0
 80100b4:	d316      	bcc.n	80100e4 <_strtoul_l.isra.0+0xb0>
 80100b6:	d101      	bne.n	80100bc <_strtoul_l.isra.0+0x88>
 80100b8:	45a1      	cmp	r9, r4
 80100ba:	db13      	blt.n	80100e4 <_strtoul_l.isra.0+0xb0>
 80100bc:	fb00 4003 	mla	r0, r0, r3, r4
 80100c0:	2601      	movs	r6, #1
 80100c2:	f815 4b01 	ldrb.w	r4, [r5], #1
 80100c6:	e7e9      	b.n	801009c <_strtoul_l.isra.0+0x68>
 80100c8:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 80100cc:	f1bc 0f19 	cmp.w	ip, #25
 80100d0:	d801      	bhi.n	80100d6 <_strtoul_l.isra.0+0xa2>
 80100d2:	3c37      	subs	r4, #55	@ 0x37
 80100d4:	e7e8      	b.n	80100a8 <_strtoul_l.isra.0+0x74>
 80100d6:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 80100da:	f1bc 0f19 	cmp.w	ip, #25
 80100de:	d804      	bhi.n	80100ea <_strtoul_l.isra.0+0xb6>
 80100e0:	3c57      	subs	r4, #87	@ 0x57
 80100e2:	e7e1      	b.n	80100a8 <_strtoul_l.isra.0+0x74>
 80100e4:	f04f 36ff 	mov.w	r6, #4294967295
 80100e8:	e7eb      	b.n	80100c2 <_strtoul_l.isra.0+0x8e>
 80100ea:	1c73      	adds	r3, r6, #1
 80100ec:	d106      	bne.n	80100fc <_strtoul_l.isra.0+0xc8>
 80100ee:	2322      	movs	r3, #34	@ 0x22
 80100f0:	f8ce 3000 	str.w	r3, [lr]
 80100f4:	4630      	mov	r0, r6
 80100f6:	b932      	cbnz	r2, 8010106 <_strtoul_l.isra.0+0xd2>
 80100f8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80100fc:	b107      	cbz	r7, 8010100 <_strtoul_l.isra.0+0xcc>
 80100fe:	4240      	negs	r0, r0
 8010100:	2a00      	cmp	r2, #0
 8010102:	d0f9      	beq.n	80100f8 <_strtoul_l.isra.0+0xc4>
 8010104:	b106      	cbz	r6, 8010108 <_strtoul_l.isra.0+0xd4>
 8010106:	1e69      	subs	r1, r5, #1
 8010108:	6011      	str	r1, [r2, #0]
 801010a:	e7f5      	b.n	80100f8 <_strtoul_l.isra.0+0xc4>
 801010c:	0801126d 	.word	0x0801126d

08010110 <_strtoul_r>:
 8010110:	f7ff bf90 	b.w	8010034 <_strtoul_l.isra.0>

08010114 <__sfputc_r>:
 8010114:	6893      	ldr	r3, [r2, #8]
 8010116:	3b01      	subs	r3, #1
 8010118:	2b00      	cmp	r3, #0
 801011a:	b410      	push	{r4}
 801011c:	6093      	str	r3, [r2, #8]
 801011e:	da08      	bge.n	8010132 <__sfputc_r+0x1e>
 8010120:	6994      	ldr	r4, [r2, #24]
 8010122:	42a3      	cmp	r3, r4
 8010124:	db01      	blt.n	801012a <__sfputc_r+0x16>
 8010126:	290a      	cmp	r1, #10
 8010128:	d103      	bne.n	8010132 <__sfputc_r+0x1e>
 801012a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801012e:	f000 b933 	b.w	8010398 <__swbuf_r>
 8010132:	6813      	ldr	r3, [r2, #0]
 8010134:	1c58      	adds	r0, r3, #1
 8010136:	6010      	str	r0, [r2, #0]
 8010138:	7019      	strb	r1, [r3, #0]
 801013a:	4608      	mov	r0, r1
 801013c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010140:	4770      	bx	lr

08010142 <__sfputs_r>:
 8010142:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010144:	4606      	mov	r6, r0
 8010146:	460f      	mov	r7, r1
 8010148:	4614      	mov	r4, r2
 801014a:	18d5      	adds	r5, r2, r3
 801014c:	42ac      	cmp	r4, r5
 801014e:	d101      	bne.n	8010154 <__sfputs_r+0x12>
 8010150:	2000      	movs	r0, #0
 8010152:	e007      	b.n	8010164 <__sfputs_r+0x22>
 8010154:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010158:	463a      	mov	r2, r7
 801015a:	4630      	mov	r0, r6
 801015c:	f7ff ffda 	bl	8010114 <__sfputc_r>
 8010160:	1c43      	adds	r3, r0, #1
 8010162:	d1f3      	bne.n	801014c <__sfputs_r+0xa>
 8010164:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08010168 <_vfiprintf_r>:
 8010168:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801016c:	460d      	mov	r5, r1
 801016e:	b09d      	sub	sp, #116	@ 0x74
 8010170:	4614      	mov	r4, r2
 8010172:	4698      	mov	r8, r3
 8010174:	4606      	mov	r6, r0
 8010176:	b118      	cbz	r0, 8010180 <_vfiprintf_r+0x18>
 8010178:	6a03      	ldr	r3, [r0, #32]
 801017a:	b90b      	cbnz	r3, 8010180 <_vfiprintf_r+0x18>
 801017c:	f7fe fc50 	bl	800ea20 <__sinit>
 8010180:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010182:	07d9      	lsls	r1, r3, #31
 8010184:	d405      	bmi.n	8010192 <_vfiprintf_r+0x2a>
 8010186:	89ab      	ldrh	r3, [r5, #12]
 8010188:	059a      	lsls	r2, r3, #22
 801018a:	d402      	bmi.n	8010192 <_vfiprintf_r+0x2a>
 801018c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801018e:	f7fe fe82 	bl	800ee96 <__retarget_lock_acquire_recursive>
 8010192:	89ab      	ldrh	r3, [r5, #12]
 8010194:	071b      	lsls	r3, r3, #28
 8010196:	d501      	bpl.n	801019c <_vfiprintf_r+0x34>
 8010198:	692b      	ldr	r3, [r5, #16]
 801019a:	b99b      	cbnz	r3, 80101c4 <_vfiprintf_r+0x5c>
 801019c:	4629      	mov	r1, r5
 801019e:	4630      	mov	r0, r6
 80101a0:	f000 f938 	bl	8010414 <__swsetup_r>
 80101a4:	b170      	cbz	r0, 80101c4 <_vfiprintf_r+0x5c>
 80101a6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80101a8:	07dc      	lsls	r4, r3, #31
 80101aa:	d504      	bpl.n	80101b6 <_vfiprintf_r+0x4e>
 80101ac:	f04f 30ff 	mov.w	r0, #4294967295
 80101b0:	b01d      	add	sp, #116	@ 0x74
 80101b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80101b6:	89ab      	ldrh	r3, [r5, #12]
 80101b8:	0598      	lsls	r0, r3, #22
 80101ba:	d4f7      	bmi.n	80101ac <_vfiprintf_r+0x44>
 80101bc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80101be:	f7fe fe6b 	bl	800ee98 <__retarget_lock_release_recursive>
 80101c2:	e7f3      	b.n	80101ac <_vfiprintf_r+0x44>
 80101c4:	2300      	movs	r3, #0
 80101c6:	9309      	str	r3, [sp, #36]	@ 0x24
 80101c8:	2320      	movs	r3, #32
 80101ca:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80101ce:	f8cd 800c 	str.w	r8, [sp, #12]
 80101d2:	2330      	movs	r3, #48	@ 0x30
 80101d4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8010384 <_vfiprintf_r+0x21c>
 80101d8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80101dc:	f04f 0901 	mov.w	r9, #1
 80101e0:	4623      	mov	r3, r4
 80101e2:	469a      	mov	sl, r3
 80101e4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80101e8:	b10a      	cbz	r2, 80101ee <_vfiprintf_r+0x86>
 80101ea:	2a25      	cmp	r2, #37	@ 0x25
 80101ec:	d1f9      	bne.n	80101e2 <_vfiprintf_r+0x7a>
 80101ee:	ebba 0b04 	subs.w	fp, sl, r4
 80101f2:	d00b      	beq.n	801020c <_vfiprintf_r+0xa4>
 80101f4:	465b      	mov	r3, fp
 80101f6:	4622      	mov	r2, r4
 80101f8:	4629      	mov	r1, r5
 80101fa:	4630      	mov	r0, r6
 80101fc:	f7ff ffa1 	bl	8010142 <__sfputs_r>
 8010200:	3001      	adds	r0, #1
 8010202:	f000 80a7 	beq.w	8010354 <_vfiprintf_r+0x1ec>
 8010206:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010208:	445a      	add	r2, fp
 801020a:	9209      	str	r2, [sp, #36]	@ 0x24
 801020c:	f89a 3000 	ldrb.w	r3, [sl]
 8010210:	2b00      	cmp	r3, #0
 8010212:	f000 809f 	beq.w	8010354 <_vfiprintf_r+0x1ec>
 8010216:	2300      	movs	r3, #0
 8010218:	f04f 32ff 	mov.w	r2, #4294967295
 801021c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010220:	f10a 0a01 	add.w	sl, sl, #1
 8010224:	9304      	str	r3, [sp, #16]
 8010226:	9307      	str	r3, [sp, #28]
 8010228:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801022c:	931a      	str	r3, [sp, #104]	@ 0x68
 801022e:	4654      	mov	r4, sl
 8010230:	2205      	movs	r2, #5
 8010232:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010236:	4853      	ldr	r0, [pc, #332]	@ (8010384 <_vfiprintf_r+0x21c>)
 8010238:	f7ef ffe2 	bl	8000200 <memchr>
 801023c:	9a04      	ldr	r2, [sp, #16]
 801023e:	b9d8      	cbnz	r0, 8010278 <_vfiprintf_r+0x110>
 8010240:	06d1      	lsls	r1, r2, #27
 8010242:	bf44      	itt	mi
 8010244:	2320      	movmi	r3, #32
 8010246:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801024a:	0713      	lsls	r3, r2, #28
 801024c:	bf44      	itt	mi
 801024e:	232b      	movmi	r3, #43	@ 0x2b
 8010250:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010254:	f89a 3000 	ldrb.w	r3, [sl]
 8010258:	2b2a      	cmp	r3, #42	@ 0x2a
 801025a:	d015      	beq.n	8010288 <_vfiprintf_r+0x120>
 801025c:	9a07      	ldr	r2, [sp, #28]
 801025e:	4654      	mov	r4, sl
 8010260:	2000      	movs	r0, #0
 8010262:	f04f 0c0a 	mov.w	ip, #10
 8010266:	4621      	mov	r1, r4
 8010268:	f811 3b01 	ldrb.w	r3, [r1], #1
 801026c:	3b30      	subs	r3, #48	@ 0x30
 801026e:	2b09      	cmp	r3, #9
 8010270:	d94b      	bls.n	801030a <_vfiprintf_r+0x1a2>
 8010272:	b1b0      	cbz	r0, 80102a2 <_vfiprintf_r+0x13a>
 8010274:	9207      	str	r2, [sp, #28]
 8010276:	e014      	b.n	80102a2 <_vfiprintf_r+0x13a>
 8010278:	eba0 0308 	sub.w	r3, r0, r8
 801027c:	fa09 f303 	lsl.w	r3, r9, r3
 8010280:	4313      	orrs	r3, r2
 8010282:	9304      	str	r3, [sp, #16]
 8010284:	46a2      	mov	sl, r4
 8010286:	e7d2      	b.n	801022e <_vfiprintf_r+0xc6>
 8010288:	9b03      	ldr	r3, [sp, #12]
 801028a:	1d19      	adds	r1, r3, #4
 801028c:	681b      	ldr	r3, [r3, #0]
 801028e:	9103      	str	r1, [sp, #12]
 8010290:	2b00      	cmp	r3, #0
 8010292:	bfbb      	ittet	lt
 8010294:	425b      	neglt	r3, r3
 8010296:	f042 0202 	orrlt.w	r2, r2, #2
 801029a:	9307      	strge	r3, [sp, #28]
 801029c:	9307      	strlt	r3, [sp, #28]
 801029e:	bfb8      	it	lt
 80102a0:	9204      	strlt	r2, [sp, #16]
 80102a2:	7823      	ldrb	r3, [r4, #0]
 80102a4:	2b2e      	cmp	r3, #46	@ 0x2e
 80102a6:	d10a      	bne.n	80102be <_vfiprintf_r+0x156>
 80102a8:	7863      	ldrb	r3, [r4, #1]
 80102aa:	2b2a      	cmp	r3, #42	@ 0x2a
 80102ac:	d132      	bne.n	8010314 <_vfiprintf_r+0x1ac>
 80102ae:	9b03      	ldr	r3, [sp, #12]
 80102b0:	1d1a      	adds	r2, r3, #4
 80102b2:	681b      	ldr	r3, [r3, #0]
 80102b4:	9203      	str	r2, [sp, #12]
 80102b6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80102ba:	3402      	adds	r4, #2
 80102bc:	9305      	str	r3, [sp, #20]
 80102be:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8010394 <_vfiprintf_r+0x22c>
 80102c2:	7821      	ldrb	r1, [r4, #0]
 80102c4:	2203      	movs	r2, #3
 80102c6:	4650      	mov	r0, sl
 80102c8:	f7ef ff9a 	bl	8000200 <memchr>
 80102cc:	b138      	cbz	r0, 80102de <_vfiprintf_r+0x176>
 80102ce:	9b04      	ldr	r3, [sp, #16]
 80102d0:	eba0 000a 	sub.w	r0, r0, sl
 80102d4:	2240      	movs	r2, #64	@ 0x40
 80102d6:	4082      	lsls	r2, r0
 80102d8:	4313      	orrs	r3, r2
 80102da:	3401      	adds	r4, #1
 80102dc:	9304      	str	r3, [sp, #16]
 80102de:	f814 1b01 	ldrb.w	r1, [r4], #1
 80102e2:	4829      	ldr	r0, [pc, #164]	@ (8010388 <_vfiprintf_r+0x220>)
 80102e4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80102e8:	2206      	movs	r2, #6
 80102ea:	f7ef ff89 	bl	8000200 <memchr>
 80102ee:	2800      	cmp	r0, #0
 80102f0:	d03f      	beq.n	8010372 <_vfiprintf_r+0x20a>
 80102f2:	4b26      	ldr	r3, [pc, #152]	@ (801038c <_vfiprintf_r+0x224>)
 80102f4:	bb1b      	cbnz	r3, 801033e <_vfiprintf_r+0x1d6>
 80102f6:	9b03      	ldr	r3, [sp, #12]
 80102f8:	3307      	adds	r3, #7
 80102fa:	f023 0307 	bic.w	r3, r3, #7
 80102fe:	3308      	adds	r3, #8
 8010300:	9303      	str	r3, [sp, #12]
 8010302:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010304:	443b      	add	r3, r7
 8010306:	9309      	str	r3, [sp, #36]	@ 0x24
 8010308:	e76a      	b.n	80101e0 <_vfiprintf_r+0x78>
 801030a:	fb0c 3202 	mla	r2, ip, r2, r3
 801030e:	460c      	mov	r4, r1
 8010310:	2001      	movs	r0, #1
 8010312:	e7a8      	b.n	8010266 <_vfiprintf_r+0xfe>
 8010314:	2300      	movs	r3, #0
 8010316:	3401      	adds	r4, #1
 8010318:	9305      	str	r3, [sp, #20]
 801031a:	4619      	mov	r1, r3
 801031c:	f04f 0c0a 	mov.w	ip, #10
 8010320:	4620      	mov	r0, r4
 8010322:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010326:	3a30      	subs	r2, #48	@ 0x30
 8010328:	2a09      	cmp	r2, #9
 801032a:	d903      	bls.n	8010334 <_vfiprintf_r+0x1cc>
 801032c:	2b00      	cmp	r3, #0
 801032e:	d0c6      	beq.n	80102be <_vfiprintf_r+0x156>
 8010330:	9105      	str	r1, [sp, #20]
 8010332:	e7c4      	b.n	80102be <_vfiprintf_r+0x156>
 8010334:	fb0c 2101 	mla	r1, ip, r1, r2
 8010338:	4604      	mov	r4, r0
 801033a:	2301      	movs	r3, #1
 801033c:	e7f0      	b.n	8010320 <_vfiprintf_r+0x1b8>
 801033e:	ab03      	add	r3, sp, #12
 8010340:	9300      	str	r3, [sp, #0]
 8010342:	462a      	mov	r2, r5
 8010344:	4b12      	ldr	r3, [pc, #72]	@ (8010390 <_vfiprintf_r+0x228>)
 8010346:	a904      	add	r1, sp, #16
 8010348:	4630      	mov	r0, r6
 801034a:	f3af 8000 	nop.w
 801034e:	4607      	mov	r7, r0
 8010350:	1c78      	adds	r0, r7, #1
 8010352:	d1d6      	bne.n	8010302 <_vfiprintf_r+0x19a>
 8010354:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010356:	07d9      	lsls	r1, r3, #31
 8010358:	d405      	bmi.n	8010366 <_vfiprintf_r+0x1fe>
 801035a:	89ab      	ldrh	r3, [r5, #12]
 801035c:	059a      	lsls	r2, r3, #22
 801035e:	d402      	bmi.n	8010366 <_vfiprintf_r+0x1fe>
 8010360:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010362:	f7fe fd99 	bl	800ee98 <__retarget_lock_release_recursive>
 8010366:	89ab      	ldrh	r3, [r5, #12]
 8010368:	065b      	lsls	r3, r3, #25
 801036a:	f53f af1f 	bmi.w	80101ac <_vfiprintf_r+0x44>
 801036e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8010370:	e71e      	b.n	80101b0 <_vfiprintf_r+0x48>
 8010372:	ab03      	add	r3, sp, #12
 8010374:	9300      	str	r3, [sp, #0]
 8010376:	462a      	mov	r2, r5
 8010378:	4b05      	ldr	r3, [pc, #20]	@ (8010390 <_vfiprintf_r+0x228>)
 801037a:	a904      	add	r1, sp, #16
 801037c:	4630      	mov	r0, r6
 801037e:	f7ff fa4f 	bl	800f820 <_printf_i>
 8010382:	e7e4      	b.n	801034e <_vfiprintf_r+0x1e6>
 8010384:	0801141a 	.word	0x0801141a
 8010388:	08011424 	.word	0x08011424
 801038c:	00000000 	.word	0x00000000
 8010390:	08010143 	.word	0x08010143
 8010394:	08011420 	.word	0x08011420

08010398 <__swbuf_r>:
 8010398:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801039a:	460e      	mov	r6, r1
 801039c:	4614      	mov	r4, r2
 801039e:	4605      	mov	r5, r0
 80103a0:	b118      	cbz	r0, 80103aa <__swbuf_r+0x12>
 80103a2:	6a03      	ldr	r3, [r0, #32]
 80103a4:	b90b      	cbnz	r3, 80103aa <__swbuf_r+0x12>
 80103a6:	f7fe fb3b 	bl	800ea20 <__sinit>
 80103aa:	69a3      	ldr	r3, [r4, #24]
 80103ac:	60a3      	str	r3, [r4, #8]
 80103ae:	89a3      	ldrh	r3, [r4, #12]
 80103b0:	071a      	lsls	r2, r3, #28
 80103b2:	d501      	bpl.n	80103b8 <__swbuf_r+0x20>
 80103b4:	6923      	ldr	r3, [r4, #16]
 80103b6:	b943      	cbnz	r3, 80103ca <__swbuf_r+0x32>
 80103b8:	4621      	mov	r1, r4
 80103ba:	4628      	mov	r0, r5
 80103bc:	f000 f82a 	bl	8010414 <__swsetup_r>
 80103c0:	b118      	cbz	r0, 80103ca <__swbuf_r+0x32>
 80103c2:	f04f 37ff 	mov.w	r7, #4294967295
 80103c6:	4638      	mov	r0, r7
 80103c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80103ca:	6823      	ldr	r3, [r4, #0]
 80103cc:	6922      	ldr	r2, [r4, #16]
 80103ce:	1a98      	subs	r0, r3, r2
 80103d0:	6963      	ldr	r3, [r4, #20]
 80103d2:	b2f6      	uxtb	r6, r6
 80103d4:	4283      	cmp	r3, r0
 80103d6:	4637      	mov	r7, r6
 80103d8:	dc05      	bgt.n	80103e6 <__swbuf_r+0x4e>
 80103da:	4621      	mov	r1, r4
 80103dc:	4628      	mov	r0, r5
 80103de:	f7ff fd0f 	bl	800fe00 <_fflush_r>
 80103e2:	2800      	cmp	r0, #0
 80103e4:	d1ed      	bne.n	80103c2 <__swbuf_r+0x2a>
 80103e6:	68a3      	ldr	r3, [r4, #8]
 80103e8:	3b01      	subs	r3, #1
 80103ea:	60a3      	str	r3, [r4, #8]
 80103ec:	6823      	ldr	r3, [r4, #0]
 80103ee:	1c5a      	adds	r2, r3, #1
 80103f0:	6022      	str	r2, [r4, #0]
 80103f2:	701e      	strb	r6, [r3, #0]
 80103f4:	6962      	ldr	r2, [r4, #20]
 80103f6:	1c43      	adds	r3, r0, #1
 80103f8:	429a      	cmp	r2, r3
 80103fa:	d004      	beq.n	8010406 <__swbuf_r+0x6e>
 80103fc:	89a3      	ldrh	r3, [r4, #12]
 80103fe:	07db      	lsls	r3, r3, #31
 8010400:	d5e1      	bpl.n	80103c6 <__swbuf_r+0x2e>
 8010402:	2e0a      	cmp	r6, #10
 8010404:	d1df      	bne.n	80103c6 <__swbuf_r+0x2e>
 8010406:	4621      	mov	r1, r4
 8010408:	4628      	mov	r0, r5
 801040a:	f7ff fcf9 	bl	800fe00 <_fflush_r>
 801040e:	2800      	cmp	r0, #0
 8010410:	d0d9      	beq.n	80103c6 <__swbuf_r+0x2e>
 8010412:	e7d6      	b.n	80103c2 <__swbuf_r+0x2a>

08010414 <__swsetup_r>:
 8010414:	b538      	push	{r3, r4, r5, lr}
 8010416:	4b29      	ldr	r3, [pc, #164]	@ (80104bc <__swsetup_r+0xa8>)
 8010418:	4605      	mov	r5, r0
 801041a:	6818      	ldr	r0, [r3, #0]
 801041c:	460c      	mov	r4, r1
 801041e:	b118      	cbz	r0, 8010428 <__swsetup_r+0x14>
 8010420:	6a03      	ldr	r3, [r0, #32]
 8010422:	b90b      	cbnz	r3, 8010428 <__swsetup_r+0x14>
 8010424:	f7fe fafc 	bl	800ea20 <__sinit>
 8010428:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801042c:	0719      	lsls	r1, r3, #28
 801042e:	d422      	bmi.n	8010476 <__swsetup_r+0x62>
 8010430:	06da      	lsls	r2, r3, #27
 8010432:	d407      	bmi.n	8010444 <__swsetup_r+0x30>
 8010434:	2209      	movs	r2, #9
 8010436:	602a      	str	r2, [r5, #0]
 8010438:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801043c:	81a3      	strh	r3, [r4, #12]
 801043e:	f04f 30ff 	mov.w	r0, #4294967295
 8010442:	e033      	b.n	80104ac <__swsetup_r+0x98>
 8010444:	0758      	lsls	r0, r3, #29
 8010446:	d512      	bpl.n	801046e <__swsetup_r+0x5a>
 8010448:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801044a:	b141      	cbz	r1, 801045e <__swsetup_r+0x4a>
 801044c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010450:	4299      	cmp	r1, r3
 8010452:	d002      	beq.n	801045a <__swsetup_r+0x46>
 8010454:	4628      	mov	r0, r5
 8010456:	f7fe fd4d 	bl	800eef4 <_free_r>
 801045a:	2300      	movs	r3, #0
 801045c:	6363      	str	r3, [r4, #52]	@ 0x34
 801045e:	89a3      	ldrh	r3, [r4, #12]
 8010460:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8010464:	81a3      	strh	r3, [r4, #12]
 8010466:	2300      	movs	r3, #0
 8010468:	6063      	str	r3, [r4, #4]
 801046a:	6923      	ldr	r3, [r4, #16]
 801046c:	6023      	str	r3, [r4, #0]
 801046e:	89a3      	ldrh	r3, [r4, #12]
 8010470:	f043 0308 	orr.w	r3, r3, #8
 8010474:	81a3      	strh	r3, [r4, #12]
 8010476:	6923      	ldr	r3, [r4, #16]
 8010478:	b94b      	cbnz	r3, 801048e <__swsetup_r+0x7a>
 801047a:	89a3      	ldrh	r3, [r4, #12]
 801047c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8010480:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010484:	d003      	beq.n	801048e <__swsetup_r+0x7a>
 8010486:	4621      	mov	r1, r4
 8010488:	4628      	mov	r0, r5
 801048a:	f000 f88b 	bl	80105a4 <__smakebuf_r>
 801048e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010492:	f013 0201 	ands.w	r2, r3, #1
 8010496:	d00a      	beq.n	80104ae <__swsetup_r+0x9a>
 8010498:	2200      	movs	r2, #0
 801049a:	60a2      	str	r2, [r4, #8]
 801049c:	6962      	ldr	r2, [r4, #20]
 801049e:	4252      	negs	r2, r2
 80104a0:	61a2      	str	r2, [r4, #24]
 80104a2:	6922      	ldr	r2, [r4, #16]
 80104a4:	b942      	cbnz	r2, 80104b8 <__swsetup_r+0xa4>
 80104a6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80104aa:	d1c5      	bne.n	8010438 <__swsetup_r+0x24>
 80104ac:	bd38      	pop	{r3, r4, r5, pc}
 80104ae:	0799      	lsls	r1, r3, #30
 80104b0:	bf58      	it	pl
 80104b2:	6962      	ldrpl	r2, [r4, #20]
 80104b4:	60a2      	str	r2, [r4, #8]
 80104b6:	e7f4      	b.n	80104a2 <__swsetup_r+0x8e>
 80104b8:	2000      	movs	r0, #0
 80104ba:	e7f7      	b.n	80104ac <__swsetup_r+0x98>
 80104bc:	2000013c 	.word	0x2000013c

080104c0 <_raise_r>:
 80104c0:	291f      	cmp	r1, #31
 80104c2:	b538      	push	{r3, r4, r5, lr}
 80104c4:	4605      	mov	r5, r0
 80104c6:	460c      	mov	r4, r1
 80104c8:	d904      	bls.n	80104d4 <_raise_r+0x14>
 80104ca:	2316      	movs	r3, #22
 80104cc:	6003      	str	r3, [r0, #0]
 80104ce:	f04f 30ff 	mov.w	r0, #4294967295
 80104d2:	bd38      	pop	{r3, r4, r5, pc}
 80104d4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80104d6:	b112      	cbz	r2, 80104de <_raise_r+0x1e>
 80104d8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80104dc:	b94b      	cbnz	r3, 80104f2 <_raise_r+0x32>
 80104de:	4628      	mov	r0, r5
 80104e0:	f000 f830 	bl	8010544 <_getpid_r>
 80104e4:	4622      	mov	r2, r4
 80104e6:	4601      	mov	r1, r0
 80104e8:	4628      	mov	r0, r5
 80104ea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80104ee:	f000 b817 	b.w	8010520 <_kill_r>
 80104f2:	2b01      	cmp	r3, #1
 80104f4:	d00a      	beq.n	801050c <_raise_r+0x4c>
 80104f6:	1c59      	adds	r1, r3, #1
 80104f8:	d103      	bne.n	8010502 <_raise_r+0x42>
 80104fa:	2316      	movs	r3, #22
 80104fc:	6003      	str	r3, [r0, #0]
 80104fe:	2001      	movs	r0, #1
 8010500:	e7e7      	b.n	80104d2 <_raise_r+0x12>
 8010502:	2100      	movs	r1, #0
 8010504:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8010508:	4620      	mov	r0, r4
 801050a:	4798      	blx	r3
 801050c:	2000      	movs	r0, #0
 801050e:	e7e0      	b.n	80104d2 <_raise_r+0x12>

08010510 <raise>:
 8010510:	4b02      	ldr	r3, [pc, #8]	@ (801051c <raise+0xc>)
 8010512:	4601      	mov	r1, r0
 8010514:	6818      	ldr	r0, [r3, #0]
 8010516:	f7ff bfd3 	b.w	80104c0 <_raise_r>
 801051a:	bf00      	nop
 801051c:	2000013c 	.word	0x2000013c

08010520 <_kill_r>:
 8010520:	b538      	push	{r3, r4, r5, lr}
 8010522:	4d07      	ldr	r5, [pc, #28]	@ (8010540 <_kill_r+0x20>)
 8010524:	2300      	movs	r3, #0
 8010526:	4604      	mov	r4, r0
 8010528:	4608      	mov	r0, r1
 801052a:	4611      	mov	r1, r2
 801052c:	602b      	str	r3, [r5, #0]
 801052e:	f7f1 fa53 	bl	80019d8 <_kill>
 8010532:	1c43      	adds	r3, r0, #1
 8010534:	d102      	bne.n	801053c <_kill_r+0x1c>
 8010536:	682b      	ldr	r3, [r5, #0]
 8010538:	b103      	cbz	r3, 801053c <_kill_r+0x1c>
 801053a:	6023      	str	r3, [r4, #0]
 801053c:	bd38      	pop	{r3, r4, r5, pc}
 801053e:	bf00      	nop
 8010540:	20014254 	.word	0x20014254

08010544 <_getpid_r>:
 8010544:	f7f1 ba40 	b.w	80019c8 <_getpid>

08010548 <_malloc_usable_size_r>:
 8010548:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801054c:	1f18      	subs	r0, r3, #4
 801054e:	2b00      	cmp	r3, #0
 8010550:	bfbc      	itt	lt
 8010552:	580b      	ldrlt	r3, [r1, r0]
 8010554:	18c0      	addlt	r0, r0, r3
 8010556:	4770      	bx	lr

08010558 <__swhatbuf_r>:
 8010558:	b570      	push	{r4, r5, r6, lr}
 801055a:	460c      	mov	r4, r1
 801055c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010560:	2900      	cmp	r1, #0
 8010562:	b096      	sub	sp, #88	@ 0x58
 8010564:	4615      	mov	r5, r2
 8010566:	461e      	mov	r6, r3
 8010568:	da0d      	bge.n	8010586 <__swhatbuf_r+0x2e>
 801056a:	89a3      	ldrh	r3, [r4, #12]
 801056c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8010570:	f04f 0100 	mov.w	r1, #0
 8010574:	bf14      	ite	ne
 8010576:	2340      	movne	r3, #64	@ 0x40
 8010578:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801057c:	2000      	movs	r0, #0
 801057e:	6031      	str	r1, [r6, #0]
 8010580:	602b      	str	r3, [r5, #0]
 8010582:	b016      	add	sp, #88	@ 0x58
 8010584:	bd70      	pop	{r4, r5, r6, pc}
 8010586:	466a      	mov	r2, sp
 8010588:	f000 f848 	bl	801061c <_fstat_r>
 801058c:	2800      	cmp	r0, #0
 801058e:	dbec      	blt.n	801056a <__swhatbuf_r+0x12>
 8010590:	9901      	ldr	r1, [sp, #4]
 8010592:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8010596:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801059a:	4259      	negs	r1, r3
 801059c:	4159      	adcs	r1, r3
 801059e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80105a2:	e7eb      	b.n	801057c <__swhatbuf_r+0x24>

080105a4 <__smakebuf_r>:
 80105a4:	898b      	ldrh	r3, [r1, #12]
 80105a6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80105a8:	079d      	lsls	r5, r3, #30
 80105aa:	4606      	mov	r6, r0
 80105ac:	460c      	mov	r4, r1
 80105ae:	d507      	bpl.n	80105c0 <__smakebuf_r+0x1c>
 80105b0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80105b4:	6023      	str	r3, [r4, #0]
 80105b6:	6123      	str	r3, [r4, #16]
 80105b8:	2301      	movs	r3, #1
 80105ba:	6163      	str	r3, [r4, #20]
 80105bc:	b003      	add	sp, #12
 80105be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80105c0:	ab01      	add	r3, sp, #4
 80105c2:	466a      	mov	r2, sp
 80105c4:	f7ff ffc8 	bl	8010558 <__swhatbuf_r>
 80105c8:	9f00      	ldr	r7, [sp, #0]
 80105ca:	4605      	mov	r5, r0
 80105cc:	4639      	mov	r1, r7
 80105ce:	4630      	mov	r0, r6
 80105d0:	f7fe fd04 	bl	800efdc <_malloc_r>
 80105d4:	b948      	cbnz	r0, 80105ea <__smakebuf_r+0x46>
 80105d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80105da:	059a      	lsls	r2, r3, #22
 80105dc:	d4ee      	bmi.n	80105bc <__smakebuf_r+0x18>
 80105de:	f023 0303 	bic.w	r3, r3, #3
 80105e2:	f043 0302 	orr.w	r3, r3, #2
 80105e6:	81a3      	strh	r3, [r4, #12]
 80105e8:	e7e2      	b.n	80105b0 <__smakebuf_r+0xc>
 80105ea:	89a3      	ldrh	r3, [r4, #12]
 80105ec:	6020      	str	r0, [r4, #0]
 80105ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80105f2:	81a3      	strh	r3, [r4, #12]
 80105f4:	9b01      	ldr	r3, [sp, #4]
 80105f6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80105fa:	b15b      	cbz	r3, 8010614 <__smakebuf_r+0x70>
 80105fc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010600:	4630      	mov	r0, r6
 8010602:	f000 f81d 	bl	8010640 <_isatty_r>
 8010606:	b128      	cbz	r0, 8010614 <__smakebuf_r+0x70>
 8010608:	89a3      	ldrh	r3, [r4, #12]
 801060a:	f023 0303 	bic.w	r3, r3, #3
 801060e:	f043 0301 	orr.w	r3, r3, #1
 8010612:	81a3      	strh	r3, [r4, #12]
 8010614:	89a3      	ldrh	r3, [r4, #12]
 8010616:	431d      	orrs	r5, r3
 8010618:	81a5      	strh	r5, [r4, #12]
 801061a:	e7cf      	b.n	80105bc <__smakebuf_r+0x18>

0801061c <_fstat_r>:
 801061c:	b538      	push	{r3, r4, r5, lr}
 801061e:	4d07      	ldr	r5, [pc, #28]	@ (801063c <_fstat_r+0x20>)
 8010620:	2300      	movs	r3, #0
 8010622:	4604      	mov	r4, r0
 8010624:	4608      	mov	r0, r1
 8010626:	4611      	mov	r1, r2
 8010628:	602b      	str	r3, [r5, #0]
 801062a:	f7f1 fa35 	bl	8001a98 <_fstat>
 801062e:	1c43      	adds	r3, r0, #1
 8010630:	d102      	bne.n	8010638 <_fstat_r+0x1c>
 8010632:	682b      	ldr	r3, [r5, #0]
 8010634:	b103      	cbz	r3, 8010638 <_fstat_r+0x1c>
 8010636:	6023      	str	r3, [r4, #0]
 8010638:	bd38      	pop	{r3, r4, r5, pc}
 801063a:	bf00      	nop
 801063c:	20014254 	.word	0x20014254

08010640 <_isatty_r>:
 8010640:	b538      	push	{r3, r4, r5, lr}
 8010642:	4d06      	ldr	r5, [pc, #24]	@ (801065c <_isatty_r+0x1c>)
 8010644:	2300      	movs	r3, #0
 8010646:	4604      	mov	r4, r0
 8010648:	4608      	mov	r0, r1
 801064a:	602b      	str	r3, [r5, #0]
 801064c:	f7f1 fa34 	bl	8001ab8 <_isatty>
 8010650:	1c43      	adds	r3, r0, #1
 8010652:	d102      	bne.n	801065a <_isatty_r+0x1a>
 8010654:	682b      	ldr	r3, [r5, #0]
 8010656:	b103      	cbz	r3, 801065a <_isatty_r+0x1a>
 8010658:	6023      	str	r3, [r4, #0]
 801065a:	bd38      	pop	{r3, r4, r5, pc}
 801065c:	20014254 	.word	0x20014254

08010660 <_init>:
 8010660:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010662:	bf00      	nop
 8010664:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010666:	bc08      	pop	{r3}
 8010668:	469e      	mov	lr, r3
 801066a:	4770      	bx	lr

0801066c <_fini>:
 801066c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801066e:	bf00      	nop
 8010670:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010672:	bc08      	pop	{r3}
 8010674:	469e      	mov	lr, r3
 8010676:	4770      	bx	lr
