============================================================
  Generated by:           Encounter(R) RTL Compiler v14.10-s022_1
  Generated on:           Jul 25 2021  01:30:55 pm
  Module:                 ms_es_ordered_bs_by2_mul_synth
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock clk_int1)            launch                                    0 R 
TOP
  genblk1[1].genblk2.sng
    ctr
      countval_reg[2]/CLK                               0             0 R 
      countval_reg[2]/Q     DFFSR             1  1.5   10  +109     109 R 
      drc_bufs130/A                                          +0     109   
      drc_bufs130/Y         BUFX2             6 14.5   35   +52     161 R 
    ctr/countval[2] 
    genblk2[0].min_comparator/counter_in[2] 
      g373/A                                                 +0     161   
      g373/Y                INVX1             5 12.7   41   +44     205 F 
      g366/A                                                 +0     205   
      g366/Y                AOI22X1           1  1.5   42   +53     258 R 
      drc_bufs376/A                                          +0     258   
      drc_bufs376/Y         BUFX2             1  2.8   12   +36     294 R 
      g359/B                                                 +0     294   
      g359/Y                NAND3X1           1  1.5   15   +13     307 F 
      drc_bufs382/A                                          +0     307   
      drc_bufs382/Y         BUFX2             1  1.9    2   +34     341 F 
      g356/A                                                 +0     341   
      g356/Y                AND2X1            1  2.8   19   +32     373 F 
      g355/C                                                 +0     373   
      g355/Y                NAND3X1           1  1.5   34   +30     403 R 
      drc_bufs383/A                                          +0     403   
      drc_bufs383/Y         BUFX2             1  1.6    8   +34     436 R 
      g354/A                                                 +0     436   
      g354/Y                INVX1             3  6.2   24   +23     460 F 
    genblk2[0].min_comparator/sn_out 
  genblk1[1].genblk2.sng/sn_out[0] 
  g48/B                                                      +0     460   
  g48/Y                     AND2X1            1  8.8   35   +59     518 F 
  genblk2.stoch2bin/data_in[2] 
    par_ctr/a[2] 
      fa0/b 
        g2/B                                                 +0     518   
        g2/YS               FAX1              1  3.4   12   +88     606 F 
      fa0/s 
      ha0/b 
        g17/B                                                +0     606   
        g17/YS              HAX1              2  5.6   24   +62     668 F 
      ha0/s 
    par_ctr/y[0] 
    ctr/data_in[0] 
      g510/B                                                 +0     668   
      g510/YC               HAX1              1  8.8   35   +62     730 F 
      g507/B                                                 +0     730   
      g507/YC               FAX1              1  7.1   29   +89     819 F 
      g503/C                                                 +0     819   
      g503/YC               FAX1              1  7.1   29   +82     900 F 
      g499/C                                                 +0     900   
      g499/YC               FAX1              1  7.1   26   +82     982 F 
      g495/C                                                 +0     982   
      g495/YC               FAX1              1  7.1   27   +81    1063 F 
      g491/C                                                 +0    1063   
      g491/YC               FAX1              1  7.1   27   +81    1144 F 
      g487/C                                                 +0    1144   
      g487/YC               FAX1              1 10.9   37   +89    1233 F 
      g2/A                                                   +0    1233   
      g2/YS                 FAX1              1  2.8   21   +84    1317 R 
      g481/A                                                 +0    1317   
      g481/Y                MUX2X1            1  1.5   16   +23    1340 F 
      g480/A                                                 +0    1340   
      g480/Y                INVX1             1  2.0    0    +2    1342 R 
      countval_reg[7]/D     DFFSR                            +0    1342   
      countval_reg[7]/CLK   setup                       0   +70    1412 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                 capture                                5000 R 
                            uncertainty                     -50    4950 R 
--------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3538ps 
Start-point  : TOP/genblk1[1].genblk2.sng/ctr/countval_reg[2]/CLK
End-point    : TOP/genblk2.stoch2bin/ctr/countval_reg[7]/D
