$date
	Fri May 14 14:36:05 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module rom_tb $end
$var wire 4 ! data [0:3] $end
$var reg 2 " addr [0:1] $end
$var reg 1 # clk $end
$scope module uut $end
$var wire 2 $ addr [0:1] $end
$var wire 1 # clk $end
$var wire 4 % data [0:3] $end
$var reg 4 & data_temp [0:3] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
bx %
b0 $
1#
b0 "
bx !
$end
#5
b10 !
b10 %
b10 &
0#
#10
1#
#15
b1 "
b1 $
0#
#20
1#
#25
b11 !
b11 %
b11 &
0#
#30
1#
#35
b10 "
b10 $
0#
#40
1#
#45
b100 !
b100 %
b100 &
0#
#50
1#
#55
b11 "
b11 $
0#
