// Seed: 1622619343
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign module_1._id_5 = 0;
  wire id_4;
endmodule
module module_1 #(
    parameter id_5 = 32'd46
) (
    output supply1 id_0,
    input tri1 id_1,
    output uwire id_2,
    input tri0 id_3,
    output tri id_4,
    input tri _id_5,
    output wor id_6,
    input uwire id_7
);
  logic [id_5 : 1] id_9;
  parameter id_10 = -1;
  localparam id_11 = id_10;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10
  );
  wire id_12;
  tri1 id_13 = 1;
  assign id_0 = 1;
  assign id_0 = id_12;
endmodule
