#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x152719d30 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x152718f40 .scope module, "addiu_tb" "addiu_tb" 3 1;
 .timescale 0 0;
v0x152775190_0 .net "active", 0 0, L_0x15277e510;  1 drivers
v0x152775240_0 .var "clk", 0 0;
v0x152775350_0 .var "clk_enable", 0 0;
v0x1527753e0_0 .net "data_address", 31 0, v0x152772f70_0;  1 drivers
v0x152775470_0 .net "data_read", 0 0, L_0x15277dc70;  1 drivers
v0x152775500_0 .var "data_readdata", 31 0;
v0x152775590_0 .net "data_write", 0 0, L_0x15277d5e0;  1 drivers
v0x152775620_0 .net "data_writedata", 31 0, v0x15276bc10_0;  1 drivers
v0x1527756f0_0 .net "instr_address", 31 0, L_0x15277e640;  1 drivers
v0x152775800_0 .var "instr_readdata", 31 0;
v0x152775890_0 .net "register_v0", 31 0, L_0x15277beb0;  1 drivers
v0x152775960_0 .var "reset", 0 0;
S_0x15271bc40 .scope begin, "$unm_blk_3" "$unm_blk_3" 3 36, 3 36 0, S_0x152718f40;
 .timescale 0 0;
v0x15274bed0_0 .var "imm", 15 0;
v0x152768c80_0 .var "imm_instr", 31 0;
v0x152768d20_0 .var "opcode", 5 0;
v0x152768dd0_0 .var "rs", 4 0;
v0x152768e80_0 .var "rt", 4 0;
E_0x15274c3c0 .event posedge, v0x15276bf80_0;
S_0x152768f70 .scope module, "dut" "mips_cpu_harvard" 3 113, 4 1 0, S_0x152718f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x152777000 .functor OR 1, L_0x152776cb0, L_0x152776ec0, C4<0>, C4<0>;
L_0x1527770f0 .functor BUFZ 1, L_0x1527767a0, C4<0>, C4<0>, C4<0>;
L_0x152777480 .functor BUFZ 1, L_0x1527768c0, C4<0>, C4<0>, C4<0>;
L_0x1527775d0 .functor AND 1, L_0x1527767a0, L_0x152777720, C4<1>, C4<1>;
L_0x1527778c0 .functor OR 1, L_0x1527775d0, L_0x152777640, C4<0>, C4<0>;
L_0x152777a00 .functor OR 1, L_0x1527778c0, L_0x1527773a0, C4<0>, C4<0>;
L_0x152777af0 .functor OR 1, L_0x152777a00, L_0x152778d90, C4<0>, C4<0>;
L_0x152777be0 .functor OR 1, L_0x152777af0, L_0x152778870, C4<0>, C4<0>;
L_0x152778730 .functor AND 1, L_0x152778240, L_0x152778360, C4<1>, C4<1>;
L_0x152778870 .functor OR 1, L_0x152777fe0, L_0x152778730, C4<0>, C4<0>;
L_0x152778d90 .functor AND 1, L_0x152778510, L_0x152778a00, C4<1>, C4<1>;
L_0x152779310 .functor OR 1, L_0x152778c30, L_0x152778fc0, C4<0>, C4<0>;
L_0x152776550 .functor OR 1, L_0x1527796a0, L_0x152779950, C4<0>, C4<0>;
L_0x152779d30 .functor AND 1, L_0x1527772a0, L_0x152776550, C4<1>, C4<1>;
L_0x152779ec0 .functor OR 1, L_0x152779b10, L_0x15277a000, C4<0>, C4<0>;
L_0x152779cc0 .functor OR 1, L_0x152779ec0, L_0x15277a2b0, C4<0>, C4<0>;
L_0x15277a410 .functor AND 1, L_0x1527767a0, L_0x152779cc0, C4<1>, C4<1>;
L_0x15277a0e0 .functor AND 1, L_0x1527767a0, L_0x15277a5d0, C4<1>, C4<1>;
L_0x152778650 .functor AND 1, L_0x1527767a0, L_0x15277a150, C4<1>, C4<1>;
L_0x15277b020 .functor AND 1, v0x152772e50_0, v0x152774e90_0, C4<1>, C4<1>;
L_0x15277b090 .functor AND 1, L_0x15277b020, L_0x152777be0, C4<1>, C4<1>;
L_0x15277b270 .functor OR 1, L_0x152778870, L_0x152778d90, C4<0>, C4<0>;
L_0x15277bf20 .functor BUFZ 32, L_0x15277bb50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x15277c0d0 .functor BUFZ 32, L_0x15277be00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x15277cf30 .functor AND 1, v0x152775350_0, L_0x15277a410, C4<1>, C4<1>;
L_0x15277d070 .functor AND 1, L_0x15277cf30, v0x152772e50_0, C4<1>, C4<1>;
L_0x15277b8b0 .functor AND 1, L_0x15277d070, L_0x15277d180, C4<1>, C4<1>;
L_0x15277d570 .functor AND 1, v0x152772e50_0, v0x152774e90_0, C4<1>, C4<1>;
L_0x15277d5e0 .functor AND 1, L_0x15277d570, L_0x152777d70, C4<1>, C4<1>;
L_0x15277d2c0 .functor OR 1, L_0x15277d490, L_0x15277d7c0, C4<0>, C4<0>;
L_0x15277db00 .functor AND 1, L_0x15277d2c0, L_0x15277d3b0, C4<1>, C4<1>;
L_0x15277dc70 .functor OR 1, L_0x1527773a0, L_0x15277db00, C4<0>, C4<0>;
L_0x15277e510 .functor BUFZ 1, v0x152772e50_0, C4<0>, C4<0>, C4<0>;
L_0x15277e640 .functor BUFZ 32, v0x152772ee0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15276dfc0_0 .net *"_ivl_102", 31 0, L_0x152778960;  1 drivers
L_0x1480684d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15276e050_0 .net *"_ivl_105", 25 0, L_0x1480684d8;  1 drivers
L_0x148068520 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15276e0e0_0 .net/2u *"_ivl_106", 31 0, L_0x148068520;  1 drivers
v0x15276e170_0 .net *"_ivl_108", 0 0, L_0x152778510;  1 drivers
v0x15276e200_0 .net *"_ivl_111", 5 0, L_0x152778b90;  1 drivers
L_0x148068568 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x15276e2a0_0 .net/2u *"_ivl_112", 5 0, L_0x148068568;  1 drivers
v0x15276e350_0 .net *"_ivl_114", 0 0, L_0x152778a00;  1 drivers
v0x15276e3f0_0 .net *"_ivl_118", 31 0, L_0x152778f20;  1 drivers
L_0x1480680a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x15276e4a0_0 .net/2u *"_ivl_12", 5 0, L_0x1480680a0;  1 drivers
L_0x1480685b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15276e5b0_0 .net *"_ivl_121", 25 0, L_0x1480685b0;  1 drivers
L_0x1480685f8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x15276e660_0 .net/2u *"_ivl_122", 31 0, L_0x1480685f8;  1 drivers
v0x15276e710_0 .net *"_ivl_124", 0 0, L_0x152778c30;  1 drivers
v0x15276e7b0_0 .net *"_ivl_126", 31 0, L_0x1527790f0;  1 drivers
L_0x148068640 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15276e860_0 .net *"_ivl_129", 25 0, L_0x148068640;  1 drivers
L_0x148068688 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x15276e910_0 .net/2u *"_ivl_130", 31 0, L_0x148068688;  1 drivers
v0x15276e9c0_0 .net *"_ivl_132", 0 0, L_0x152778fc0;  1 drivers
v0x15276ea60_0 .net *"_ivl_136", 31 0, L_0x152779400;  1 drivers
L_0x1480686d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15276ebf0_0 .net *"_ivl_139", 25 0, L_0x1480686d0;  1 drivers
L_0x148068718 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15276ec80_0 .net/2u *"_ivl_140", 31 0, L_0x148068718;  1 drivers
v0x15276ed30_0 .net *"_ivl_142", 0 0, L_0x1527772a0;  1 drivers
v0x15276edd0_0 .net *"_ivl_145", 5 0, L_0x1527797b0;  1 drivers
L_0x148068760 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x15276ee80_0 .net/2u *"_ivl_146", 5 0, L_0x148068760;  1 drivers
v0x15276ef30_0 .net *"_ivl_148", 0 0, L_0x1527796a0;  1 drivers
v0x15276efd0_0 .net *"_ivl_151", 5 0, L_0x152779a70;  1 drivers
L_0x1480687a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x15276f080_0 .net/2u *"_ivl_152", 5 0, L_0x1480687a8;  1 drivers
v0x15276f130_0 .net *"_ivl_154", 0 0, L_0x152779950;  1 drivers
v0x15276f1d0_0 .net *"_ivl_157", 0 0, L_0x152776550;  1 drivers
L_0x1480680e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x15276f270_0 .net/2u *"_ivl_16", 5 0, L_0x1480680e8;  1 drivers
v0x15276f320_0 .net *"_ivl_161", 1 0, L_0x152779de0;  1 drivers
L_0x1480687f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x15276f3d0_0 .net/2u *"_ivl_162", 1 0, L_0x1480687f0;  1 drivers
v0x15276f480_0 .net *"_ivl_164", 0 0, L_0x152779b10;  1 drivers
L_0x148068838 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x15276f520_0 .net/2u *"_ivl_166", 5 0, L_0x148068838;  1 drivers
v0x15276f5d0_0 .net *"_ivl_168", 0 0, L_0x15277a000;  1 drivers
v0x15276eb00_0 .net *"_ivl_171", 0 0, L_0x152779ec0;  1 drivers
L_0x148068880 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x15276f860_0 .net/2u *"_ivl_172", 5 0, L_0x148068880;  1 drivers
v0x15276f8f0_0 .net *"_ivl_174", 0 0, L_0x15277a2b0;  1 drivers
v0x15276f980_0 .net *"_ivl_177", 0 0, L_0x152779cc0;  1 drivers
L_0x1480688c8 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x15276fa10_0 .net/2u *"_ivl_180", 5 0, L_0x1480688c8;  1 drivers
v0x15276fab0_0 .net *"_ivl_182", 0 0, L_0x15277a5d0;  1 drivers
L_0x148068910 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x15276fb50_0 .net/2u *"_ivl_186", 5 0, L_0x148068910;  1 drivers
v0x15276fc00_0 .net *"_ivl_188", 0 0, L_0x15277a150;  1 drivers
L_0x148068958 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x15276fca0_0 .net/2u *"_ivl_196", 4 0, L_0x148068958;  1 drivers
v0x15276fd50_0 .net *"_ivl_199", 4 0, L_0x15277a710;  1 drivers
v0x15276fe00_0 .net *"_ivl_20", 31 0, L_0x152776b10;  1 drivers
v0x15276feb0_0 .net *"_ivl_201", 4 0, L_0x15277acd0;  1 drivers
v0x15276ff60_0 .net *"_ivl_202", 4 0, L_0x15277ad70;  1 drivers
v0x152770010_0 .net *"_ivl_207", 0 0, L_0x15277b020;  1 drivers
v0x1527700b0_0 .net *"_ivl_211", 0 0, L_0x15277b270;  1 drivers
L_0x1480689a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x152770150_0 .net/2u *"_ivl_212", 31 0, L_0x1480689a0;  1 drivers
v0x152770200_0 .net *"_ivl_214", 31 0, L_0x15277b2e0;  1 drivers
v0x1527702b0_0 .net *"_ivl_216", 31 0, L_0x15277ae10;  1 drivers
v0x152770360_0 .net *"_ivl_218", 31 0, L_0x15277b580;  1 drivers
v0x152770410_0 .net *"_ivl_220", 31 0, L_0x15277b440;  1 drivers
v0x1527704c0_0 .net *"_ivl_229", 0 0, L_0x15277cf30;  1 drivers
L_0x148068130 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x152770560_0 .net *"_ivl_23", 25 0, L_0x148068130;  1 drivers
v0x152770610_0 .net *"_ivl_231", 0 0, L_0x15277d070;  1 drivers
v0x1527706b0_0 .net *"_ivl_232", 31 0, L_0x15277d0e0;  1 drivers
L_0x148068ac0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x152770760_0 .net *"_ivl_235", 30 0, L_0x148068ac0;  1 drivers
L_0x148068b08 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x152770810_0 .net/2u *"_ivl_236", 31 0, L_0x148068b08;  1 drivers
v0x1527708c0_0 .net *"_ivl_238", 0 0, L_0x15277d180;  1 drivers
L_0x148068178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x152770960_0 .net/2u *"_ivl_24", 31 0, L_0x148068178;  1 drivers
v0x152770a10_0 .net *"_ivl_243", 0 0, L_0x15277d570;  1 drivers
L_0x148068b50 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0x152770ab0_0 .net/2u *"_ivl_246", 5 0, L_0x148068b50;  1 drivers
L_0x148068b98 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0x152770b60_0 .net/2u *"_ivl_250", 5 0, L_0x148068b98;  1 drivers
v0x152770c10_0 .net *"_ivl_257", 0 0, L_0x15277d3b0;  1 drivers
v0x15276f670_0 .net *"_ivl_259", 0 0, L_0x15277db00;  1 drivers
v0x15276f710_0 .net *"_ivl_26", 0 0, L_0x152776cb0;  1 drivers
L_0x148068be0 .functor BUFT 1, C4<100110>, C4<0>, C4<0>, C4<0>;
v0x15276f7b0_0 .net/2u *"_ivl_262", 5 0, L_0x148068be0;  1 drivers
L_0x148068c28 .functor BUFT 1, C4<100010>, C4<0>, C4<0>, C4<0>;
v0x152770ca0_0 .net/2u *"_ivl_266", 5 0, L_0x148068c28;  1 drivers
v0x152770d50_0 .net *"_ivl_271", 15 0, L_0x15277e1b0;  1 drivers
v0x152770e00_0 .net *"_ivl_272", 17 0, L_0x15277dd60;  1 drivers
L_0x148068cb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x152770eb0_0 .net *"_ivl_275", 1 0, L_0x148068cb8;  1 drivers
v0x152770f60_0 .net *"_ivl_278", 15 0, L_0x15277e470;  1 drivers
v0x152771010_0 .net *"_ivl_28", 31 0, L_0x152776dd0;  1 drivers
L_0x148068d00 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1527710c0_0 .net *"_ivl_280", 1 0, L_0x148068d00;  1 drivers
v0x152771170_0 .net *"_ivl_283", 0 0, L_0x15277e390;  1 drivers
L_0x148068d48 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x152771220_0 .net/2u *"_ivl_284", 13 0, L_0x148068d48;  1 drivers
L_0x148068d90 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x1527712d0_0 .net/2u *"_ivl_286", 13 0, L_0x148068d90;  1 drivers
v0x152771380_0 .net *"_ivl_288", 13 0, L_0x15277e730;  1 drivers
L_0x1480681c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x152771430_0 .net *"_ivl_31", 25 0, L_0x1480681c0;  1 drivers
L_0x148068208 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1527714e0_0 .net/2u *"_ivl_32", 31 0, L_0x148068208;  1 drivers
v0x152771590_0 .net *"_ivl_34", 0 0, L_0x152776ec0;  1 drivers
v0x152771630_0 .net *"_ivl_4", 31 0, L_0x152776670;  1 drivers
v0x1527716e0_0 .net *"_ivl_41", 2 0, L_0x1527771a0;  1 drivers
L_0x148068250 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x152771790_0 .net/2u *"_ivl_42", 2 0, L_0x148068250;  1 drivers
v0x152771840_0 .net *"_ivl_49", 2 0, L_0x152777530;  1 drivers
L_0x148068298 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x1527718f0_0 .net/2u *"_ivl_50", 2 0, L_0x148068298;  1 drivers
v0x1527719a0_0 .net *"_ivl_55", 0 0, L_0x152777720;  1 drivers
v0x152771a40_0 .net *"_ivl_57", 0 0, L_0x1527775d0;  1 drivers
v0x152771ae0_0 .net *"_ivl_59", 0 0, L_0x1527778c0;  1 drivers
v0x152771b80_0 .net *"_ivl_61", 0 0, L_0x152777a00;  1 drivers
v0x152771c20_0 .net *"_ivl_63", 0 0, L_0x152777af0;  1 drivers
v0x152771cc0_0 .net *"_ivl_67", 2 0, L_0x152777cb0;  1 drivers
L_0x1480682e0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x152771d70_0 .net/2u *"_ivl_68", 2 0, L_0x1480682e0;  1 drivers
L_0x148068010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x152771e20_0 .net *"_ivl_7", 25 0, L_0x148068010;  1 drivers
v0x152771ed0_0 .net *"_ivl_72", 31 0, L_0x152777f40;  1 drivers
L_0x148068328 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x152771f80_0 .net *"_ivl_75", 25 0, L_0x148068328;  1 drivers
L_0x148068370 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x152772030_0 .net/2u *"_ivl_76", 31 0, L_0x148068370;  1 drivers
v0x1527720e0_0 .net *"_ivl_78", 0 0, L_0x152777fe0;  1 drivers
L_0x148068058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x152772180_0 .net/2u *"_ivl_8", 31 0, L_0x148068058;  1 drivers
v0x152772230_0 .net *"_ivl_80", 31 0, L_0x1527781a0;  1 drivers
L_0x1480683b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1527722e0_0 .net *"_ivl_83", 25 0, L_0x1480683b8;  1 drivers
L_0x148068400 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x152772390_0 .net/2u *"_ivl_84", 31 0, L_0x148068400;  1 drivers
v0x152772440_0 .net *"_ivl_86", 0 0, L_0x152778240;  1 drivers
v0x1527724e0_0 .net *"_ivl_89", 0 0, L_0x152778100;  1 drivers
v0x152772590_0 .net *"_ivl_90", 31 0, L_0x152778410;  1 drivers
L_0x148068448 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x152772640_0 .net *"_ivl_93", 30 0, L_0x148068448;  1 drivers
L_0x148068490 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1527726f0_0 .net/2u *"_ivl_94", 31 0, L_0x148068490;  1 drivers
v0x1527727a0_0 .net *"_ivl_96", 0 0, L_0x152778360;  1 drivers
v0x152772840_0 .net *"_ivl_99", 0 0, L_0x152778730;  1 drivers
v0x1527728e0_0 .net "active", 0 0, L_0x15277e510;  alias, 1 drivers
v0x152772980_0 .net "alu_op1", 31 0, L_0x15277bf20;  1 drivers
v0x152772a20_0 .net "alu_op2", 31 0, L_0x15277c0d0;  1 drivers
v0x152772ac0_0 .net "alui_instr", 0 0, L_0x152777640;  1 drivers
v0x152772b60_0 .net "b_flag", 0 0, v0x152769bf0_0;  1 drivers
v0x152772c10_0 .net "b_imm", 17 0, L_0x15277e270;  1 drivers
v0x152772ca0_0 .net "b_offset", 31 0, L_0x15277e8b0;  1 drivers
v0x152772d30_0 .net "clk", 0 0, v0x152775240_0;  1 drivers
v0x152772dc0_0 .net "clk_enable", 0 0, v0x152775350_0;  1 drivers
v0x152772e50_0 .var "cpu_active", 0 0;
v0x152772ee0_0 .var "curr_addr", 31 0;
v0x152772f70_0 .var "data_address", 31 0;
v0x152773010_0 .net "data_read", 0 0, L_0x15277dc70;  alias, 1 drivers
v0x1527730b0_0 .net "data_readdata", 31 0, v0x152775500_0;  1 drivers
v0x152773190_0 .net "data_write", 0 0, L_0x15277d5e0;  alias, 1 drivers
v0x152773230_0 .net "data_writedata", 31 0, v0x15276bc10_0;  alias, 1 drivers
v0x1527732d0_0 .var "delay_slot", 31 0;
v0x152773370_0 .net "effective_addr", 31 0, v0x152769fb0_0;  1 drivers
v0x152773410_0 .net "funct_code", 5 0, L_0x1527765d0;  1 drivers
v0x1527734c0_0 .net "hi_out", 31 0, v0x15276c010_0;  1 drivers
v0x152773580_0 .net "hl_reg_enable", 0 0, L_0x15277b8b0;  1 drivers
v0x152773650_0 .net "instr_address", 31 0, L_0x15277e640;  alias, 1 drivers
v0x1527736f0_0 .net "instr_opcode", 5 0, L_0x152776470;  1 drivers
v0x152773790_0 .net "instr_readdata", 31 0, v0x152775800_0;  1 drivers
v0x152773860_0 .net "j_imm", 0 0, L_0x152779310;  1 drivers
v0x152773900_0 .net "j_reg", 0 0, L_0x152779d30;  1 drivers
v0x1527739a0_0 .net "link_const", 0 0, L_0x152778870;  1 drivers
v0x152773a40_0 .net "link_reg", 0 0, L_0x152778d90;  1 drivers
v0x152773ae0_0 .net "lo_out", 31 0, v0x15276c720_0;  1 drivers
v0x152773b80_0 .net "load_data", 31 0, v0x15276b060_0;  1 drivers
v0x152773c30_0 .net "load_instr", 0 0, L_0x1527773a0;  1 drivers
v0x152773cc0_0 .net "lw", 0 0, L_0x1527768c0;  1 drivers
v0x152773d60_0 .net "lwl", 0 0, L_0x15277d710;  1 drivers
v0x152773e00_0 .net "lwr", 0 0, L_0x15277d8a0;  1 drivers
v0x152773ea0_0 .net "mem_to_reg", 0 0, L_0x152777480;  1 drivers
v0x152773f40_0 .net "mfhi", 0 0, L_0x15277a0e0;  1 drivers
v0x152773fe0_0 .net "mflo", 0 0, L_0x152778650;  1 drivers
v0x152774080_0 .net "movefrom", 0 0, L_0x152777000;  1 drivers
v0x152774120_0 .net "muldiv", 0 0, L_0x15277a410;  1 drivers
v0x1527741c0_0 .var "next_delay_slot", 31 0;
v0x152774270_0 .net "partial_store", 0 0, L_0x15277d2c0;  1 drivers
v0x152774310_0 .net "r_format", 0 0, L_0x1527767a0;  1 drivers
v0x1527743b0_0 .net "reg_a_read_data", 31 0, L_0x15277bb50;  1 drivers
v0x152774470_0 .net "reg_a_read_index", 4 0, L_0x15277aa70;  1 drivers
v0x152774520_0 .net "reg_b_read_data", 31 0, L_0x15277be00;  1 drivers
v0x1527745f0_0 .net "reg_b_read_index", 4 0, L_0x15277a670;  1 drivers
v0x152774690_0 .net "reg_dst", 0 0, L_0x1527770f0;  1 drivers
v0x152774720_0 .net "reg_write", 0 0, L_0x152777be0;  1 drivers
v0x1527747c0_0 .net "reg_write_data", 31 0, L_0x15277b810;  1 drivers
v0x152774880_0 .net "reg_write_enable", 0 0, L_0x15277b090;  1 drivers
v0x152774930_0 .net "reg_write_index", 4 0, L_0x15277abd0;  1 drivers
v0x1527749e0_0 .net "register_v0", 31 0, L_0x15277beb0;  alias, 1 drivers
v0x152774a90_0 .net "reset", 0 0, v0x152775960_0;  1 drivers
v0x152774b20_0 .net "result", 31 0, v0x15276a400_0;  1 drivers
v0x152774bd0_0 .net "result_hi", 31 0, v0x152769da0_0;  1 drivers
v0x152774ca0_0 .net "result_lo", 31 0, v0x152769f00_0;  1 drivers
v0x152774d70_0 .net "sb", 0 0, L_0x15277d490;  1 drivers
v0x152774e00_0 .net "sh", 0 0, L_0x15277d7c0;  1 drivers
v0x152774e90_0 .var "state", 0 0;
v0x152774f30_0 .net "store_instr", 0 0, L_0x152777d70;  1 drivers
v0x152774fd0_0 .net "sw", 0 0, L_0x152776a30;  1 drivers
E_0x1527692c0/0 .event edge, v0x152769bf0_0, v0x1527732d0_0, v0x152772ca0_0, v0x152773860_0;
E_0x1527692c0/1 .event edge, v0x1527732d0_0, v0x152769e50_0, v0x152773900_0, v0x15276d3e0_0;
E_0x1527692c0 .event/or E_0x1527692c0/0, E_0x1527692c0/1;
E_0x152769330 .event edge, v0x152773d60_0, v0x152773e00_0, v0x15276b910_0, v0x152769fb0_0;
L_0x152776470 .part v0x152775800_0, 26, 6;
L_0x1527765d0 .part v0x152775800_0, 0, 6;
L_0x152776670 .concat [ 6 26 0 0], L_0x152776470, L_0x148068010;
L_0x1527767a0 .cmp/eq 32, L_0x152776670, L_0x148068058;
L_0x1527768c0 .cmp/eq 6, L_0x152776470, L_0x1480680a0;
L_0x152776a30 .cmp/eq 6, L_0x152776470, L_0x1480680e8;
L_0x152776b10 .concat [ 6 26 0 0], L_0x152776470, L_0x148068130;
L_0x152776cb0 .cmp/eq 32, L_0x152776b10, L_0x148068178;
L_0x152776dd0 .concat [ 6 26 0 0], L_0x152776470, L_0x1480681c0;
L_0x152776ec0 .cmp/eq 32, L_0x152776dd0, L_0x148068208;
L_0x1527771a0 .part L_0x152776470, 3, 3;
L_0x1527773a0 .cmp/eq 3, L_0x1527771a0, L_0x148068250;
L_0x152777530 .part L_0x152776470, 3, 3;
L_0x152777640 .cmp/eq 3, L_0x152777530, L_0x148068298;
L_0x152777720 .reduce/nor L_0x15277a410;
L_0x152777cb0 .part L_0x152776470, 3, 3;
L_0x152777d70 .cmp/eq 3, L_0x152777cb0, L_0x1480682e0;
L_0x152777f40 .concat [ 6 26 0 0], L_0x152776470, L_0x148068328;
L_0x152777fe0 .cmp/eq 32, L_0x152777f40, L_0x148068370;
L_0x1527781a0 .concat [ 6 26 0 0], L_0x152776470, L_0x1480683b8;
L_0x152778240 .cmp/eq 32, L_0x1527781a0, L_0x148068400;
L_0x152778100 .part v0x152775800_0, 20, 1;
L_0x152778410 .concat [ 1 31 0 0], L_0x152778100, L_0x148068448;
L_0x152778360 .cmp/eq 32, L_0x152778410, L_0x148068490;
L_0x152778960 .concat [ 6 26 0 0], L_0x152776470, L_0x1480684d8;
L_0x152778510 .cmp/eq 32, L_0x152778960, L_0x148068520;
L_0x152778b90 .part v0x152775800_0, 0, 6;
L_0x152778a00 .cmp/eq 6, L_0x152778b90, L_0x148068568;
L_0x152778f20 .concat [ 6 26 0 0], L_0x152776470, L_0x1480685b0;
L_0x152778c30 .cmp/eq 32, L_0x152778f20, L_0x1480685f8;
L_0x1527790f0 .concat [ 6 26 0 0], L_0x152776470, L_0x148068640;
L_0x152778fc0 .cmp/eq 32, L_0x1527790f0, L_0x148068688;
L_0x152779400 .concat [ 6 26 0 0], L_0x152776470, L_0x1480686d0;
L_0x1527772a0 .cmp/eq 32, L_0x152779400, L_0x148068718;
L_0x1527797b0 .part v0x152775800_0, 0, 6;
L_0x1527796a0 .cmp/eq 6, L_0x1527797b0, L_0x148068760;
L_0x152779a70 .part v0x152775800_0, 0, 6;
L_0x152779950 .cmp/eq 6, L_0x152779a70, L_0x1480687a8;
L_0x152779de0 .part L_0x1527765d0, 3, 2;
L_0x152779b10 .cmp/eq 2, L_0x152779de0, L_0x1480687f0;
L_0x15277a000 .cmp/eq 6, L_0x1527765d0, L_0x148068838;
L_0x15277a2b0 .cmp/eq 6, L_0x1527765d0, L_0x148068880;
L_0x15277a5d0 .cmp/eq 6, L_0x1527765d0, L_0x1480688c8;
L_0x15277a150 .cmp/eq 6, L_0x1527765d0, L_0x148068910;
L_0x15277aa70 .part v0x152775800_0, 21, 5;
L_0x15277a670 .part v0x152775800_0, 16, 5;
L_0x15277a710 .part v0x152775800_0, 11, 5;
L_0x15277acd0 .part v0x152775800_0, 16, 5;
L_0x15277ad70 .functor MUXZ 5, L_0x15277acd0, L_0x15277a710, L_0x1527770f0, C4<>;
L_0x15277abd0 .functor MUXZ 5, L_0x15277ad70, L_0x148068958, L_0x152778870, C4<>;
L_0x15277b2e0 .arith/sum 32, v0x1527732d0_0, L_0x1480689a0;
L_0x15277ae10 .functor MUXZ 32, v0x15276a400_0, v0x15276b060_0, L_0x152777480, C4<>;
L_0x15277b580 .functor MUXZ 32, L_0x15277ae10, v0x15276c720_0, L_0x152778650, C4<>;
L_0x15277b440 .functor MUXZ 32, L_0x15277b580, v0x15276c010_0, L_0x15277a0e0, C4<>;
L_0x15277b810 .functor MUXZ 32, L_0x15277b440, L_0x15277b2e0, L_0x15277b270, C4<>;
L_0x15277d0e0 .concat [ 1 31 0 0], v0x152774e90_0, L_0x148068ac0;
L_0x15277d180 .cmp/eq 32, L_0x15277d0e0, L_0x148068b08;
L_0x15277d490 .cmp/eq 6, L_0x152776470, L_0x148068b50;
L_0x15277d7c0 .cmp/eq 6, L_0x152776470, L_0x148068b98;
L_0x15277d3b0 .reduce/nor v0x152774e90_0;
L_0x15277d710 .cmp/eq 6, L_0x152776470, L_0x148068be0;
L_0x15277d8a0 .cmp/eq 6, L_0x152776470, L_0x148068c28;
L_0x15277e1b0 .part v0x152775800_0, 0, 16;
L_0x15277dd60 .concat [ 16 2 0 0], L_0x15277e1b0, L_0x148068cb8;
L_0x15277e470 .part L_0x15277dd60, 0, 16;
L_0x15277e270 .concat [ 2 16 0 0], L_0x148068d00, L_0x15277e470;
L_0x15277e390 .part L_0x15277e270, 17, 1;
L_0x15277e730 .functor MUXZ 14, L_0x148068d90, L_0x148068d48, L_0x15277e390, C4<>;
L_0x15277e8b0 .concat [ 18 14 0 0], L_0x15277e270, L_0x15277e730;
S_0x152769360 .scope module, "cpu_alu" "alu" 4 138, 5 1 0, S_0x152768f70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x1527696c0_0 .net *"_ivl_10", 15 0, L_0x15277c9b0;  1 drivers
L_0x148068a78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x152769780_0 .net/2u *"_ivl_14", 15 0, L_0x148068a78;  1 drivers
v0x152769830_0 .net *"_ivl_17", 15 0, L_0x15277caf0;  1 drivers
v0x1527698f0_0 .net *"_ivl_5", 0 0, L_0x15277c300;  1 drivers
v0x1527699a0_0 .net *"_ivl_6", 15 0, L_0x152779850;  1 drivers
v0x152769a90_0 .net *"_ivl_9", 15 0, L_0x15277c6b0;  1 drivers
v0x152769b40_0 .net "addr_rt", 4 0, L_0x15277ccd0;  1 drivers
v0x152769bf0_0 .var "b_flag", 0 0;
v0x152769c90_0 .net "funct", 5 0, L_0x15277c260;  1 drivers
v0x152769da0_0 .var "hi", 31 0;
v0x152769e50_0 .net "instructionword", 31 0, v0x152775800_0;  alias, 1 drivers
v0x152769f00_0 .var "lo", 31 0;
v0x152769fb0_0 .var "memaddroffset", 31 0;
v0x15276a060_0 .var "multresult", 63 0;
v0x15276a110_0 .net "op1", 31 0, L_0x15277bf20;  alias, 1 drivers
v0x15276a1c0_0 .net "op2", 31 0, L_0x15277c0d0;  alias, 1 drivers
v0x15276a270_0 .net "opcode", 5 0, L_0x15277c1c0;  1 drivers
v0x15276a400_0 .var "result", 31 0;
v0x15276a490_0 .net "shamt", 4 0, L_0x15277cc30;  1 drivers
v0x15276a540_0 .net/s "sign_op1", 31 0, L_0x15277bf20;  alias, 1 drivers
v0x15276a600_0 .net/s "sign_op2", 31 0, L_0x15277c0d0;  alias, 1 drivers
v0x15276a690_0 .net "simmediatedata", 31 0, L_0x15277ca50;  1 drivers
v0x15276a720_0 .net "simmediatedatas", 31 0, L_0x15277ca50;  alias, 1 drivers
v0x15276a7b0_0 .net "uimmediatedata", 31 0, L_0x15277cb90;  1 drivers
v0x15276a840_0 .net "unsign_op1", 31 0, L_0x15277bf20;  alias, 1 drivers
v0x15276a910_0 .net "unsign_op2", 31 0, L_0x15277c0d0;  alias, 1 drivers
v0x15276a9f0_0 .var "unsigned_result", 31 0;
E_0x152769630/0 .event edge, v0x15276a270_0, v0x152769c90_0, v0x15276a1c0_0, v0x15276a490_0;
E_0x152769630/1 .event edge, v0x15276a110_0, v0x15276a060_0, v0x152769b40_0, v0x15276a690_0;
E_0x152769630/2 .event edge, v0x15276a7b0_0, v0x15276a9f0_0;
E_0x152769630 .event/or E_0x152769630/0, E_0x152769630/1, E_0x152769630/2;
L_0x15277c1c0 .part v0x152775800_0, 26, 6;
L_0x15277c260 .part v0x152775800_0, 0, 6;
L_0x15277c300 .part v0x152775800_0, 15, 1;
LS_0x152779850_0_0 .concat [ 1 1 1 1], L_0x15277c300, L_0x15277c300, L_0x15277c300, L_0x15277c300;
LS_0x152779850_0_4 .concat [ 1 1 1 1], L_0x15277c300, L_0x15277c300, L_0x15277c300, L_0x15277c300;
LS_0x152779850_0_8 .concat [ 1 1 1 1], L_0x15277c300, L_0x15277c300, L_0x15277c300, L_0x15277c300;
LS_0x152779850_0_12 .concat [ 1 1 1 1], L_0x15277c300, L_0x15277c300, L_0x15277c300, L_0x15277c300;
L_0x152779850 .concat [ 4 4 4 4], LS_0x152779850_0_0, LS_0x152779850_0_4, LS_0x152779850_0_8, LS_0x152779850_0_12;
L_0x15277c6b0 .part v0x152775800_0, 0, 16;
L_0x15277c9b0 .concat [ 16 0 0 0], L_0x15277c6b0;
L_0x15277ca50 .concat [ 16 16 0 0], L_0x15277c9b0, L_0x152779850;
L_0x15277caf0 .part v0x152775800_0, 0, 16;
L_0x15277cb90 .concat [ 16 16 0 0], L_0x15277caf0, L_0x148068a78;
L_0x15277cc30 .part v0x152775800_0, 6, 5;
L_0x15277ccd0 .part v0x152775800_0, 16, 5;
S_0x15276ab40 .scope module, "cpu_load_block" "load_block" 4 151, 6 1 0, S_0x152768f70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 32 "instr_word";
    .port_info 2 /INPUT 32 "datafromMem";
    .port_info 3 /OUTPUT 32 "out_transformed";
v0x15276ad90_0 .net "address", 31 0, v0x152769fb0_0;  alias, 1 drivers
v0x15276ae50_0 .net "datafromMem", 31 0, v0x152775500_0;  alias, 1 drivers
v0x15276aef0_0 .net "instr_word", 31 0, v0x152775800_0;  alias, 1 drivers
v0x15276afc0_0 .net "opcode", 5 0, L_0x15277cd70;  1 drivers
v0x15276b060_0 .var "out_transformed", 31 0;
v0x15276b150_0 .net "whichbyte", 1 0, L_0x15277ce10;  1 drivers
E_0x15276ad60 .event edge, v0x15276afc0_0, v0x15276ae50_0, v0x15276b150_0, v0x152769e50_0;
L_0x15277cd70 .part v0x152775800_0, 26, 6;
L_0x15277ce10 .part v0x152769fb0_0, 0, 2;
S_0x15276b240 .scope module, "dut" "store_block" 4 214, 7 1 0, S_0x152768f70;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 32 "regword";
    .port_info 2 /INPUT 32 "dataword";
    .port_info 3 /INPUT 32 "eff_addr";
    .port_info 4 /OUTPUT 32 "storedata";
v0x15276b510_0 .net *"_ivl_1", 1 0, L_0x15277d980;  1 drivers
L_0x148068c70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15276b5d0_0 .net *"_ivl_5", 0 0, L_0x148068c70;  1 drivers
v0x15276b680_0 .net "bytenum", 2 0, L_0x15277df50;  1 drivers
v0x15276b740_0 .net "dataword", 31 0, v0x152775500_0;  alias, 1 drivers
v0x15276b800_0 .net "eff_addr", 31 0, v0x152769fb0_0;  alias, 1 drivers
v0x15276b910_0 .net "opcode", 5 0, L_0x152776470;  alias, 1 drivers
v0x15276b9a0_0 .net "regbyte", 7 0, L_0x15277e030;  1 drivers
v0x15276ba50_0 .net "reghalfword", 15 0, L_0x15277e0f0;  1 drivers
v0x15276bb00_0 .net "regword", 31 0, L_0x15277be00;  alias, 1 drivers
v0x15276bc10_0 .var "storedata", 31 0;
E_0x15276b4b0/0 .event edge, v0x15276b910_0, v0x15276bb00_0, v0x15276b680_0, v0x15276b9a0_0;
E_0x15276b4b0/1 .event edge, v0x15276ae50_0, v0x15276ba50_0;
E_0x15276b4b0 .event/or E_0x15276b4b0/0, E_0x15276b4b0/1;
L_0x15277d980 .part v0x152769fb0_0, 0, 2;
L_0x15277df50 .concat [ 2 1 0 0], L_0x15277d980, L_0x148068c70;
L_0x15277e030 .part L_0x15277be00, 0, 8;
L_0x15277e0f0 .part L_0x15277be00, 0, 16;
S_0x15276bd40 .scope module, "hi" "hl_reg" 4 174, 8 1 0, S_0x152768f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x15276bf80_0 .net "clk", 0 0, v0x152775240_0;  alias, 1 drivers
v0x15276c010_0 .var "data", 31 0;
v0x15276c0a0_0 .net "data_in", 31 0, v0x152769da0_0;  alias, 1 drivers
v0x15276c170_0 .net "data_out", 31 0, v0x15276c010_0;  alias, 1 drivers
v0x15276c210_0 .net "enable", 0 0, L_0x15277b8b0;  alias, 1 drivers
v0x15276c2f0_0 .net "reset", 0 0, v0x152775960_0;  alias, 1 drivers
S_0x15276c410 .scope module, "lo" "hl_reg" 4 166, 8 1 0, S_0x152768f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x15276c690_0 .net "clk", 0 0, v0x152775240_0;  alias, 1 drivers
v0x15276c720_0 .var "data", 31 0;
v0x15276c7b0_0 .net "data_in", 31 0, v0x152769f00_0;  alias, 1 drivers
v0x15276c880_0 .net "data_out", 31 0, v0x15276c720_0;  alias, 1 drivers
v0x15276c920_0 .net "enable", 0 0, L_0x15277b8b0;  alias, 1 drivers
v0x15276c9f0_0 .net "reset", 0 0, v0x152775960_0;  alias, 1 drivers
S_0x15276cb00 .scope module, "register" "regfile" 4 109, 9 1 0, S_0x152768f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x15277bb50 .functor BUFZ 32, L_0x15277b6e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x15277be00 .functor BUFZ 32, L_0x15277bc40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15276d760_2 .array/port v0x15276d760, 2;
L_0x15277beb0 .functor BUFZ 32, v0x15276d760_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15276ce30_0 .net *"_ivl_0", 31 0, L_0x15277b6e0;  1 drivers
v0x15276cef0_0 .net *"_ivl_10", 6 0, L_0x15277bce0;  1 drivers
L_0x148068a30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15276cf90_0 .net *"_ivl_13", 1 0, L_0x148068a30;  1 drivers
v0x15276d030_0 .net *"_ivl_2", 6 0, L_0x15277ba70;  1 drivers
L_0x1480689e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15276d0e0_0 .net *"_ivl_5", 1 0, L_0x1480689e8;  1 drivers
v0x15276d1d0_0 .net *"_ivl_8", 31 0, L_0x15277bc40;  1 drivers
v0x15276d280_0 .net "r_clk", 0 0, v0x152775240_0;  alias, 1 drivers
v0x15276d350_0 .net "r_clk_enable", 0 0, v0x152775350_0;  alias, 1 drivers
v0x15276d3e0_0 .net "read_data1", 31 0, L_0x15277bb50;  alias, 1 drivers
v0x15276d4f0_0 .net "read_data2", 31 0, L_0x15277be00;  alias, 1 drivers
v0x15276d5a0_0 .net "read_reg1", 4 0, L_0x15277aa70;  alias, 1 drivers
v0x15276d630_0 .net "read_reg2", 4 0, L_0x15277a670;  alias, 1 drivers
v0x15276d6c0_0 .net "register_v0", 31 0, L_0x15277beb0;  alias, 1 drivers
v0x15276d760 .array "registers", 0 31, 31 0;
v0x15276db00_0 .net "reset", 0 0, v0x152775960_0;  alias, 1 drivers
v0x15276dbd0_0 .net "write_control", 0 0, L_0x15277b090;  alias, 1 drivers
v0x15276dc70_0 .net "write_data", 31 0, L_0x15277b810;  alias, 1 drivers
v0x15276de00_0 .net "write_reg", 4 0, L_0x15277abd0;  alias, 1 drivers
L_0x15277b6e0 .array/port v0x15276d760, L_0x15277ba70;
L_0x15277ba70 .concat [ 5 2 0 0], L_0x15277aa70, L_0x1480689e8;
L_0x15277bc40 .array/port v0x15276d760, L_0x15277bce0;
L_0x15277bce0 .concat [ 5 2 0 0], L_0x15277a670, L_0x148068a30;
S_0x15274e1a0 .scope module, "alu_tb" "alu_tb" 10 1;
 .timescale 0 0;
S_0x15274cf30 .scope module, "convert_endian" "convert_endian" 11 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
o0x1480335e0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x152775a70_0 .net "in", 31 0, o0x1480335e0;  0 drivers
v0x152775b00_0 .var "out", 31 0;
S_0x15273a510 .scope module, "data_ram" "data_ram" 12 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x1480336a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x152775b90_0 .net "clk", 0 0, o0x1480336a0;  0 drivers
o0x1480336d0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x152775c20_0 .net "data_address", 31 0, o0x1480336d0;  0 drivers
o0x148033700 .functor BUFZ 1, C4<z>; HiZ drive
v0x152775cd0_0 .net "data_read", 0 0, o0x148033700;  0 drivers
v0x152775d80_0 .var "data_readdata", 31 0;
o0x148033760 .functor BUFZ 1, C4<z>; HiZ drive
v0x152775e30_0 .net "data_write", 0 0, o0x148033760;  0 drivers
o0x148033790 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x152775f10_0 .net "data_writedata", 31 0, o0x148033790;  0 drivers
S_0x15274c1e0 .scope module, "pc" "pc" 13 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
o0x1480338e0 .functor BUFZ 1, C4<z>; HiZ drive
v0x152776050_0 .net "clk", 0 0, o0x1480338e0;  0 drivers
v0x152776100_0 .var "curr_addr", 31 0;
o0x148033940 .functor BUFZ 1, C4<z>; HiZ drive
v0x1527761b0_0 .net "enable", 0 0, o0x148033940;  0 drivers
o0x148033970 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x152776260_0 .net "next_addr", 31 0, o0x148033970;  0 drivers
o0x1480339a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x152776310_0 .net "reset", 0 0, o0x1480339a0;  0 drivers
E_0x1527349c0 .event posedge, v0x152776050_0;
    .scope S_0x15276cb00;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15276d760, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15276d760, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15276d760, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15276d760, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15276d760, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15276d760, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15276d760, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15276d760, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15276d760, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15276d760, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15276d760, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15276d760, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15276d760, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15276d760, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15276d760, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15276d760, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15276d760, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15276d760, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15276d760, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15276d760, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15276d760, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15276d760, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15276d760, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15276d760, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15276d760, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15276d760, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15276d760, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15276d760, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15276d760, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15276d760, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15276d760, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15276d760, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x15276cb00;
T_1 ;
    %wait E_0x15274c3c0;
    %load/vec4 v0x15276db00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15276d760, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15276d760, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15276d760, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15276d760, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15276d760, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15276d760, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15276d760, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15276d760, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15276d760, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15276d760, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15276d760, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15276d760, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15276d760, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15276d760, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15276d760, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15276d760, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15276d760, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15276d760, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15276d760, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15276d760, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15276d760, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15276d760, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15276d760, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15276d760, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15276d760, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15276d760, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15276d760, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15276d760, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15276d760, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15276d760, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15276d760, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15276d760, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x15276d350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x15276dbd0_0;
    %load/vec4 v0x15276de00_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x15276dc70_0;
    %load/vec4 v0x15276de00_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15276d760, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x152769360;
T_2 ;
    %wait E_0x152769630;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x152769bf0_0, 0, 1;
    %load/vec4 v0x15276a270_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %jmp T_2.22;
T_2.0 ;
    %load/vec4 v0x152769c90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %jmp T_2.44;
T_2.23 ;
    %load/vec4 v0x15276a600_0;
    %ix/getv 4, v0x15276a490_0;
    %shiftl 4;
    %store/vec4 v0x15276a9f0_0, 0, 32;
    %jmp T_2.44;
T_2.24 ;
    %load/vec4 v0x15276a600_0;
    %ix/getv 4, v0x15276a490_0;
    %shiftr 4;
    %store/vec4 v0x15276a9f0_0, 0, 32;
    %jmp T_2.44;
T_2.25 ;
    %load/vec4 v0x15276a600_0;
    %ix/getv 4, v0x15276a490_0;
    %shiftr/s 4;
    %store/vec4 v0x15276a9f0_0, 0, 32;
    %jmp T_2.44;
T_2.26 ;
    %load/vec4 v0x15276a600_0;
    %load/vec4 v0x15276a840_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x15276a9f0_0, 0, 32;
    %jmp T_2.44;
T_2.27 ;
    %load/vec4 v0x15276a600_0;
    %load/vec4 v0x15276a840_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x15276a9f0_0, 0, 32;
    %jmp T_2.44;
T_2.28 ;
    %load/vec4 v0x15276a600_0;
    %load/vec4 v0x15276a840_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x15276a9f0_0, 0, 32;
    %jmp T_2.44;
T_2.29 ;
    %load/vec4 v0x15276a540_0;
    %pad/s 64;
    %load/vec4 v0x15276a600_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x15276a060_0, 0, 64;
    %load/vec4 v0x15276a060_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x152769da0_0, 0, 32;
    %load/vec4 v0x15276a060_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x152769f00_0, 0, 32;
    %jmp T_2.44;
T_2.30 ;
    %load/vec4 v0x15276a840_0;
    %pad/u 64;
    %load/vec4 v0x15276a910_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x15276a060_0, 0, 64;
    %load/vec4 v0x15276a060_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x152769da0_0, 0, 32;
    %load/vec4 v0x15276a060_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x152769f00_0, 0, 32;
    %jmp T_2.44;
T_2.31 ;
    %load/vec4 v0x15276a540_0;
    %load/vec4 v0x15276a600_0;
    %mod/s;
    %store/vec4 v0x152769da0_0, 0, 32;
    %load/vec4 v0x15276a540_0;
    %load/vec4 v0x15276a600_0;
    %div/s;
    %store/vec4 v0x152769f00_0, 0, 32;
    %jmp T_2.44;
T_2.32 ;
    %load/vec4 v0x15276a840_0;
    %load/vec4 v0x15276a910_0;
    %mod;
    %store/vec4 v0x152769da0_0, 0, 32;
    %load/vec4 v0x15276a840_0;
    %load/vec4 v0x15276a910_0;
    %div;
    %store/vec4 v0x152769f00_0, 0, 32;
    %jmp T_2.44;
T_2.33 ;
    %load/vec4 v0x15276a110_0;
    %store/vec4 v0x152769da0_0, 0, 32;
    %jmp T_2.44;
T_2.34 ;
    %load/vec4 v0x15276a110_0;
    %store/vec4 v0x152769f00_0, 0, 32;
    %jmp T_2.44;
T_2.35 ;
    %load/vec4 v0x15276a540_0;
    %load/vec4 v0x15276a600_0;
    %add;
    %store/vec4 v0x15276a9f0_0, 0, 32;
    %jmp T_2.44;
T_2.36 ;
    %load/vec4 v0x15276a840_0;
    %load/vec4 v0x15276a910_0;
    %add;
    %store/vec4 v0x15276a9f0_0, 0, 32;
    %jmp T_2.44;
T_2.37 ;
    %load/vec4 v0x15276a840_0;
    %load/vec4 v0x15276a910_0;
    %sub;
    %store/vec4 v0x15276a9f0_0, 0, 32;
    %jmp T_2.44;
T_2.38 ;
    %load/vec4 v0x15276a840_0;
    %load/vec4 v0x15276a910_0;
    %and;
    %store/vec4 v0x15276a9f0_0, 0, 32;
    %jmp T_2.44;
T_2.39 ;
    %load/vec4 v0x15276a840_0;
    %load/vec4 v0x15276a910_0;
    %or;
    %store/vec4 v0x15276a9f0_0, 0, 32;
    %jmp T_2.44;
T_2.40 ;
    %load/vec4 v0x15276a840_0;
    %load/vec4 v0x15276a910_0;
    %xor;
    %store/vec4 v0x15276a9f0_0, 0, 32;
    %jmp T_2.44;
T_2.41 ;
    %load/vec4 v0x15276a840_0;
    %load/vec4 v0x15276a910_0;
    %or;
    %inv;
    %store/vec4 v0x15276a9f0_0, 0, 32;
    %jmp T_2.44;
T_2.42 ;
    %load/vec4 v0x15276a540_0;
    %load/vec4 v0x15276a600_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.46, 8;
T_2.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.46, 8;
 ; End of false expr.
    %blend;
T_2.46;
    %store/vec4 v0x15276a9f0_0, 0, 32;
    %jmp T_2.44;
T_2.43 ;
    %load/vec4 v0x15276a840_0;
    %load/vec4 v0x15276a910_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.48, 8;
T_2.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.48, 8;
 ; End of false expr.
    %blend;
T_2.48;
    %store/vec4 v0x15276a9f0_0, 0, 32;
    %jmp T_2.44;
T_2.44 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.1 ;
    %load/vec4 v0x152769b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.52, 6;
    %jmp T_2.53;
T_2.49 ;
    %load/vec4 v0x15276a540_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x152769bf0_0, 0, 1;
    %jmp T_2.55;
T_2.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x152769bf0_0, 0, 1;
T_2.55 ;
    %jmp T_2.53;
T_2.50 ;
    %load/vec4 v0x15276a540_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x152769bf0_0, 0, 1;
    %jmp T_2.57;
T_2.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x152769bf0_0, 0, 1;
T_2.57 ;
    %jmp T_2.53;
T_2.51 ;
    %load/vec4 v0x15276a540_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x152769bf0_0, 0, 1;
    %jmp T_2.59;
T_2.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x152769bf0_0, 0, 1;
T_2.59 ;
    %jmp T_2.53;
T_2.52 ;
    %load/vec4 v0x15276a540_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x152769bf0_0, 0, 1;
    %jmp T_2.61;
T_2.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x152769bf0_0, 0, 1;
T_2.61 ;
    %jmp T_2.53;
T_2.53 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.2 ;
    %load/vec4 v0x15276a540_0;
    %load/vec4 v0x15276a600_0;
    %cmp/e;
    %jmp/0xz  T_2.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x152769bf0_0, 0, 1;
    %jmp T_2.63;
T_2.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x152769bf0_0, 0, 1;
T_2.63 ;
    %jmp T_2.22;
T_2.3 ;
    %load/vec4 v0x15276a540_0;
    %load/vec4 v0x15276a1c0_0;
    %cmp/ne;
    %jmp/0xz  T_2.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x152769bf0_0, 0, 1;
    %jmp T_2.65;
T_2.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x152769bf0_0, 0, 1;
T_2.65 ;
    %jmp T_2.22;
T_2.4 ;
    %load/vec4 v0x15276a540_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x152769bf0_0, 0, 1;
    %jmp T_2.67;
T_2.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x152769bf0_0, 0, 1;
T_2.67 ;
    %jmp T_2.22;
T_2.5 ;
    %load/vec4 v0x15276a540_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x152769bf0_0, 0, 1;
    %jmp T_2.69;
T_2.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x152769bf0_0, 0, 1;
T_2.69 ;
    %jmp T_2.22;
T_2.6 ;
    %load/vec4 v0x15276a540_0;
    %load/vec4 v0x15276a690_0;
    %add;
    %store/vec4 v0x15276a9f0_0, 0, 32;
    %jmp T_2.22;
T_2.7 ;
    %load/vec4 v0x15276a840_0;
    %load/vec4 v0x15276a690_0;
    %add;
    %store/vec4 v0x15276a9f0_0, 0, 32;
    %jmp T_2.22;
T_2.8 ;
    %load/vec4 v0x15276a540_0;
    %load/vec4 v0x15276a690_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.71, 8;
T_2.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.71, 8;
 ; End of false expr.
    %blend;
T_2.71;
    %store/vec4 v0x15276a9f0_0, 0, 32;
    %jmp T_2.22;
T_2.9 ;
    %load/vec4 v0x15276a840_0;
    %load/vec4 v0x15276a720_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.73, 8;
T_2.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.73, 8;
 ; End of false expr.
    %blend;
T_2.73;
    %store/vec4 v0x15276a9f0_0, 0, 32;
    %jmp T_2.22;
T_2.10 ;
    %load/vec4 v0x15276a840_0;
    %load/vec4 v0x15276a7b0_0;
    %and;
    %store/vec4 v0x15276a9f0_0, 0, 32;
    %jmp T_2.22;
T_2.11 ;
    %load/vec4 v0x15276a840_0;
    %load/vec4 v0x15276a7b0_0;
    %or;
    %store/vec4 v0x15276a9f0_0, 0, 32;
    %jmp T_2.22;
T_2.12 ;
    %load/vec4 v0x15276a840_0;
    %load/vec4 v0x15276a7b0_0;
    %xor;
    %store/vec4 v0x15276a9f0_0, 0, 32;
    %jmp T_2.22;
T_2.13 ;
    %load/vec4 v0x15276a7b0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x15276a9f0_0, 0, 32;
    %jmp T_2.22;
T_2.14 ;
    %load/vec4 v0x15276a540_0;
    %load/vec4 v0x15276a690_0;
    %add;
    %store/vec4 v0x152769fb0_0, 0, 32;
    %jmp T_2.22;
T_2.15 ;
    %load/vec4 v0x15276a540_0;
    %load/vec4 v0x15276a690_0;
    %add;
    %store/vec4 v0x152769fb0_0, 0, 32;
    %jmp T_2.22;
T_2.16 ;
    %load/vec4 v0x15276a540_0;
    %load/vec4 v0x15276a690_0;
    %add;
    %store/vec4 v0x152769fb0_0, 0, 32;
    %jmp T_2.22;
T_2.17 ;
    %load/vec4 v0x15276a540_0;
    %load/vec4 v0x15276a690_0;
    %add;
    %store/vec4 v0x152769fb0_0, 0, 32;
    %jmp T_2.22;
T_2.18 ;
    %load/vec4 v0x15276a540_0;
    %load/vec4 v0x15276a690_0;
    %add;
    %store/vec4 v0x152769fb0_0, 0, 32;
    %jmp T_2.22;
T_2.19 ;
    %load/vec4 v0x15276a540_0;
    %load/vec4 v0x15276a690_0;
    %add;
    %store/vec4 v0x152769fb0_0, 0, 32;
    %jmp T_2.22;
T_2.20 ;
    %load/vec4 v0x15276a540_0;
    %load/vec4 v0x15276a690_0;
    %add;
    %store/vec4 v0x152769fb0_0, 0, 32;
    %jmp T_2.22;
T_2.21 ;
    %load/vec4 v0x15276a540_0;
    %load/vec4 v0x15276a690_0;
    %add;
    %store/vec4 v0x152769fb0_0, 0, 32;
    %jmp T_2.22;
T_2.22 ;
    %pop/vec4 1;
    %load/vec4 v0x15276a9f0_0;
    %store/vec4 v0x15276a400_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x15276ab40;
T_3 ;
    %wait E_0x15276ad60;
    %load/vec4 v0x15276afc0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %jmp T_3.6;
T_3.0 ;
    %load/vec4 v0x15276ae50_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x15276ae50_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x15276ae50_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x15276ae50_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x15276b060_0, 0, 32;
    %jmp T_3.6;
T_3.1 ;
    %load/vec4 v0x15276b150_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %jmp T_3.11;
T_3.7 ;
    %load/vec4 v0x15276ae50_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x15276ae50_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x15276b060_0, 0, 32;
    %jmp T_3.11;
T_3.8 ;
    %load/vec4 v0x15276ae50_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0x15276ae50_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x15276b060_0, 0, 32;
    %jmp T_3.11;
T_3.9 ;
    %load/vec4 v0x15276ae50_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0x15276ae50_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x15276b060_0, 0, 32;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v0x15276ae50_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0x15276ae50_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x15276b060_0, 0, 32;
    %jmp T_3.11;
T_3.11 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.2 ;
    %load/vec4 v0x15276b150_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x15276ae50_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x15276b060_0, 0, 32;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x15276ae50_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x15276b060_0, 0, 32;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x15276ae50_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x15276b060_0, 0, 32;
    %jmp T_3.16;
T_3.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x15276ae50_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x15276b060_0, 0, 32;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.3 ;
    %load/vec4 v0x15276b150_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %jmp T_3.19;
T_3.17 ;
    %load/vec4 v0x15276ae50_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x15276ae50_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x15276b060_0, 0, 32;
    %jmp T_3.19;
T_3.18 ;
    %load/vec4 v0x15276ae50_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x15276ae50_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x15276b060_0, 0, 32;
    %jmp T_3.19;
T_3.19 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.4 ;
    %load/vec4 v0x15276b150_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %jmp T_3.22;
T_3.20 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x15276ae50_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x15276b060_0, 0, 32;
    %jmp T_3.22;
T_3.21 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x15276ae50_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x15276b060_0, 0, 32;
    %jmp T_3.22;
T_3.22 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.5 ;
    %load/vec4 v0x15276aef0_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x15276b060_0, 0, 32;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x15276c410;
T_4 ;
    %wait E_0x15274c3c0;
    %load/vec4 v0x15276c9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x15276c720_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x15276c920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x15276c7b0_0;
    %assign/vec4 v0x15276c720_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x15276bd40;
T_5 ;
    %wait E_0x15274c3c0;
    %load/vec4 v0x15276c2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x15276c010_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x15276c210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x15276c0a0_0;
    %assign/vec4 v0x15276c010_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x15276b240;
T_6 ;
    %wait E_0x15276b4b0;
    %load/vec4 v0x15276b910_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x15276bb00_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15276bc10_0, 4, 8;
    %load/vec4 v0x15276bb00_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15276bc10_0, 4, 8;
    %load/vec4 v0x15276bb00_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15276bc10_0, 4, 8;
    %load/vec4 v0x15276bb00_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15276bc10_0, 4, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x15276b910_0;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x15276b680_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %jmp T_6.8;
T_6.4 ;
    %load/vec4 v0x15276b9a0_0;
    %load/vec4 v0x15276b740_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x15276bc10_0, 0, 32;
    %jmp T_6.8;
T_6.5 ;
    %load/vec4 v0x15276b740_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x15276b9a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x15276b740_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x15276bc10_0, 0, 32;
    %jmp T_6.8;
T_6.6 ;
    %load/vec4 v0x15276b740_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x15276b9a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x15276b740_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x15276bc10_0, 0, 32;
    %jmp T_6.8;
T_6.7 ;
    %load/vec4 v0x15276b740_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x15276b9a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x15276bc10_0, 0, 32;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x15276b910_0;
    %cmpi/e 41, 0, 6;
    %jmp/0xz  T_6.9, 4;
    %load/vec4 v0x15276b680_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %jmp T_6.13;
T_6.11 ;
    %load/vec4 v0x15276ba50_0;
    %load/vec4 v0x15276b740_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x15276bc10_0, 0, 32;
    %jmp T_6.13;
T_6.12 ;
    %load/vec4 v0x15276b740_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x15276ba50_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x15276bc10_0, 0, 32;
    %jmp T_6.13;
T_6.13 ;
    %pop/vec4 1;
T_6.9 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x152768f70;
T_7 ;
    %wait E_0x152769330;
    %load/vec4 v0x152773d60_0;
    %flag_set/vec4 8;
    %load/vec4 v0x152773e00_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_7.0, 9;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x1527736f0_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x152773370_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x152772f70_0, 0, 32;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x152768f70;
T_8 ;
Ewait_0 .event/or E_0x1527692c0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x152772b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1527732d0_0;
    %load/vec4 v0x152772ca0_0;
    %add;
    %store/vec4 v0x1527741c0_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x152773860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x1527732d0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x152773790_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x1527741c0_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x152773900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x1527743b0_0;
    %store/vec4 v0x1527741c0_0, 0, 32;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x1527732d0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x1527741c0_0, 0, 32;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x152768f70;
T_9 ;
    %wait E_0x15274c3c0;
    %load/vec4 v0x152772dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x152774a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x152772ee0_0, 0;
    %pushi/vec4 3217031172, 0, 32;
    %assign/vec4 v0x1527732d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x152772e50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x152774e90_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x152772e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x152774e90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x152774e90_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x152774e90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x152774e90_0, 0;
    %load/vec4 v0x1527732d0_0;
    %assign/vec4 v0x152772ee0_0, 0;
    %load/vec4 v0x1527741c0_0;
    %assign/vec4 v0x1527732d0_0, 0;
T_9.8 ;
T_9.7 ;
    %load/vec4 v0x1527732d0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x152772e50_0, 0;
T_9.10 ;
T_9.4 ;
T_9.3 ;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x152718f40;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x152775240_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1000, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x152775240_0;
    %inv;
    %store/vec4 v0x152775240_0, 0, 1;
    %delay 4, 0;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %end;
    .thread T_10;
    .scope S_0x152718f40;
T_11 ;
    %fork t_1, S_0x15271bc40;
    %jmp t_0;
    .scope S_0x15271bc40;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x152775960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x152775350_0, 0, 1;
    %wait E_0x15274c3c0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x152775960_0, 0, 1;
    %wait E_0x15274c3c0;
    %wait E_0x15274c3c0;
    %delay 2, 0;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x152768d20_0, 0, 6;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x152768dd0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x152768e80_0, 0, 5;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v0x15274bed0_0, 0, 16;
    %load/vec4 v0x152768d20_0;
    %load/vec4 v0x152768dd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x152768e80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x15274bed0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x152768c80_0, 0, 32;
    %load/vec4 v0x152768c80_0;
    %store/vec4 v0x152775800_0, 0, 32;
    %wait E_0x15274c3c0;
    %wait E_0x15274c3c0;
    %delay 2, 0;
    %load/vec4 v0x152775590_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 69 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_11.1 ;
    %load/vec4 v0x152775470_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 70 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_11.3 ;
    %load/vec4 v0x152775890_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_11.4, 4;
    %jmp T_11.5;
T_11.4 ;
    %vpi_call/w 3 71 "$fatal", 32'sb00000000000000000000000000000001, "expected v0=2, got output=%d", v0x152775890_0 {0 0 0};
T_11.5 ;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x152768d20_0, 0, 6;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x152768dd0_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x152768e80_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x15274bed0_0, 0, 16;
    %load/vec4 v0x152768d20_0;
    %load/vec4 v0x152768dd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x152768e80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x15274bed0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x152768c80_0, 0, 32;
    %load/vec4 v0x152768c80_0;
    %store/vec4 v0x152775800_0, 0, 32;
    %pushi/vec4 9, 0, 32;
    %store/vec4 v0x152775500_0, 0, 32;
    %delay 2, 0;
    %wait E_0x15274c3c0;
    %wait E_0x15274c3c0;
    %delay 2, 0;
    %load/vec4 v0x152775590_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %jmp T_11.7;
T_11.6 ;
    %vpi_call/w 3 88 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_11.7 ;
    %load/vec4 v0x152775470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.8, 8;
    %jmp T_11.9;
T_11.8 ;
    %vpi_call/w 3 89 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_11.9 ;
    %load/vec4 v0x1527753e0_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_11.10, 4;
    %jmp T_11.11;
T_11.10 ;
    %vpi_call/w 3 90 "$fatal", 32'sb00000000000000000000000000000001, "expected data_addr=%h, got %h", 32'sb00000000000000000000000000000010, v0x1527753e0_0 {0 0 0};
T_11.11 ;
    %load/vec4 v0x152775890_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_11.12, 4;
    %jmp T_11.13;
T_11.12 ;
    %vpi_call/w 3 91 "$fatal", 32'sb00000000000000000000000000000001, "wrong value loaded" {0 0 0};
T_11.13 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x152768d20_0, 0, 6;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x152768dd0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x152768e80_0, 0, 5;
    %pushi/vec4 65534, 0, 16;
    %store/vec4 v0x15274bed0_0, 0, 16;
    %vpi_call/w 3 100 "$display", "%b", v0x15274bed0_0 {0 0 0};
    %load/vec4 v0x152768d20_0;
    %load/vec4 v0x152768dd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x152768e80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x15274bed0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x152768c80_0, 0, 32;
    %load/vec4 v0x152768c80_0;
    %store/vec4 v0x152775800_0, 0, 32;
    %wait E_0x15274c3c0;
    %wait E_0x15274c3c0;
    %delay 2, 0;
    %load/vec4 v0x152775590_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.14, 8;
    %jmp T_11.15;
T_11.14 ;
    %vpi_call/w 3 107 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_11.15 ;
    %load/vec4 v0x152775470_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.16, 8;
    %jmp T_11.17;
T_11.16 ;
    %vpi_call/w 3 108 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_11.17 ;
    %load/vec4 v0x152775890_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_11.18, 4;
    %jmp T_11.19;
T_11.18 ;
    %vpi_call/w 3 109 "$fatal", 32'sb00000000000000000000000000000001, "expected v0=7, got output=%d", v0x152775890_0 {0 0 0};
T_11.19 ;
    %end;
    .scope S_0x152718f40;
t_0 %join;
    %end;
    .thread T_11;
    .scope S_0x15274c1e0;
T_12 ;
    %wait E_0x1527349c0;
    %load/vec4 v0x152776310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x152776100_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x1527761b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x152776260_0;
    %assign/vec4 v0x152776100_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "test/tb/addiu_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/load_block.v";
    "rtl/mips_cpu/store_block.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/convert_endian.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/pc.v";
