<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1141" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1141{left:783px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_1141{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_1141{left:678px;bottom:1141px;letter-spacing:-0.15px;}
#t4_1141{left:70px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t5_1141{left:70px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t6_1141{left:70px;bottom:1054px;letter-spacing:-0.14px;word-spacing:-1.24px;}
#t7_1141{left:70px;bottom:1037px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t8_1141{left:70px;bottom:1013px;letter-spacing:-0.14px;word-spacing:-0.53px;}
#t9_1141{left:70px;bottom:996px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#ta_1141{left:70px;bottom:979px;letter-spacing:-0.14px;word-spacing:-1.05px;}
#tb_1141{left:70px;bottom:962px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tc_1141{left:70px;bottom:946px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#td_1141{left:70px;bottom:929px;letter-spacing:-0.17px;word-spacing:-0.41px;}
#te_1141{left:70px;bottom:904px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tf_1141{left:70px;bottom:846px;letter-spacing:0.13px;}
#tg_1141{left:152px;bottom:846px;letter-spacing:0.16px;word-spacing:0.01px;}
#th_1141{left:70px;bottom:822px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#ti_1141{left:627px;bottom:822px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tj_1141{left:70px;bottom:805px;letter-spacing:-0.14px;word-spacing:-0.72px;}
#tk_1141{left:70px;bottom:788px;letter-spacing:-0.16px;word-spacing:-0.4px;}
#tl_1141{left:70px;bottom:764px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tm_1141{left:70px;bottom:747px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tn_1141{left:70px;bottom:730px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#to_1141{left:441px;bottom:690px;letter-spacing:-0.13px;}
#tp_1141{left:124px;bottom:669px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tq_1141{left:124px;bottom:652px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tr_1141{left:124px;bottom:635px;letter-spacing:-0.28px;word-spacing:-0.27px;}
#ts_1141{left:70px;bottom:587px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tt_1141{left:70px;bottom:570px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tu_1141{left:70px;bottom:553px;letter-spacing:-0.15px;word-spacing:-0.82px;}
#tv_1141{left:70px;bottom:536px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tw_1141{left:70px;bottom:512px;letter-spacing:-0.14px;word-spacing:-0.74px;}
#tx_1141{left:70px;bottom:495px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ty_1141{left:70px;bottom:469px;}
#tz_1141{left:96px;bottom:472px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t10_1141{left:96px;bottom:455px;letter-spacing:-0.14px;word-spacing:-0.89px;}
#t11_1141{left:96px;bottom:438px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t12_1141{left:70px;bottom:412px;}
#t13_1141{left:96px;bottom:415px;letter-spacing:-0.13px;word-spacing:-0.64px;}
#t14_1141{left:96px;bottom:399px;letter-spacing:-0.12px;word-spacing:-0.5px;}
#t15_1141{left:70px;bottom:372px;}
#t16_1141{left:96px;bottom:376px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t17_1141{left:70px;bottom:349px;}
#t18_1141{left:96px;bottom:353px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t19_1141{left:96px;bottom:336px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t1a_1141{left:96px;bottom:319px;letter-spacing:-0.14px;}
#t1b_1141{left:70px;bottom:293px;}
#t1c_1141{left:96px;bottom:296px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1d_1141{left:70px;bottom:272px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1e_1141{left:70px;bottom:255px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1f_1141{left:70px;bottom:238px;letter-spacing:-0.14px;word-spacing:-0.88px;}
#t1g_1141{left:70px;bottom:221px;letter-spacing:-0.14px;word-spacing:-1.38px;}
#t1h_1141{left:70px;bottom:205px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1i_1141{left:70px;bottom:188px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1j_1141{left:70px;bottom:163px;letter-spacing:-0.15px;word-spacing:-0.66px;}
#t1k_1141{left:70px;bottom:147px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1l_1141{left:70px;bottom:130px;letter-spacing:-0.15px;}

.s1_1141{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1141{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_1141{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_1141{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s5_1141{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_1141{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1141" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1141Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1141" style="-webkit-user-select: none;"><object width="935" height="1210" data="1141/1141.svg" type="image/svg+xml" id="pdf1141" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1141" class="t s1_1141">Vol. 3C </span><span id="t2_1141" class="t s1_1141">32-3 </span>
<span id="t3_1141" class="t s2_1141">SYSTEM MANAGEMENT MODE </span>
<span id="t4_1141" class="t s3_1141">Upon entering SMM, the processor signals external hardware that SMI handling has begun. The signaling mecha- </span>
<span id="t5_1141" class="t s3_1141">nism used is implementation dependent. For the P6 family processors, an SMI acknowledge transaction is gener- </span>
<span id="t6_1141" class="t s3_1141">ated on the system bus and the multiplexed status signal EXF4 is asserted each time a bus transaction is generated </span>
<span id="t7_1141" class="t s3_1141">while the processor is in SMM. For the Pentium and Intel486 processors, the SMIACT# pin is asserted. </span>
<span id="t8_1141" class="t s3_1141">An SMI has a greater priority than debug exceptions and external interrupts. Thus, if an NMI, maskable hardware </span>
<span id="t9_1141" class="t s3_1141">interrupt, or a debug exception occurs at an instruction boundary along with an SMI, only the SMI is handled. </span>
<span id="ta_1141" class="t s3_1141">Subsequent SMI requests are not acknowledged while the processor is in SMM. The first SMI interrupt request that </span>
<span id="tb_1141" class="t s3_1141">occurs while the processor is in SMM (that is, after SMM has been acknowledged to external hardware) is latched </span>
<span id="tc_1141" class="t s3_1141">and serviced when the processor exits SMM with the RSM instruction. The processor will latch only one SMI while </span>
<span id="td_1141" class="t s3_1141">in SMM. </span>
<span id="te_1141" class="t s3_1141">See Section 32.5 for a detailed description of the execution environment when in SMM. </span>
<span id="tf_1141" class="t s4_1141">32.3.2 </span><span id="tg_1141" class="t s4_1141">Exiting From SMM </span>
<span id="th_1141" class="t s3_1141">The only way to exit SMM is to execute the RSM instruction. The RSM instruction </span><span id="ti_1141" class="t s3_1141">is only available to the SMI </span>
<span id="tj_1141" class="t s3_1141">handler; if the processor is not in SMM, attempts to execute the RSM instruction result in an invalid-opcode excep- </span>
<span id="tk_1141" class="t s3_1141">tion (#UD) being generated. </span>
<span id="tl_1141" class="t s3_1141">The RSM instruction restores the processor’s context by loading the state save image from SMRAM back into the </span>
<span id="tm_1141" class="t s3_1141">processor’s registers. The processor then returns an SMIACK transaction on the system bus and returns program </span>
<span id="tn_1141" class="t s3_1141">control back to the interrupted program. </span>
<span id="to_1141" class="t s5_1141">NOTE </span>
<span id="tp_1141" class="t s3_1141">On processors that support the shadow-stack feature, RSM loads the SSP register from the state </span>
<span id="tq_1141" class="t s3_1141">save image in SMRAM (see Table 32-3). The value is made canonical by sign-extension before </span>
<span id="tr_1141" class="t s3_1141">loading it into SSP. </span>
<span id="ts_1141" class="t s3_1141">Upon successful completion of the RSM instruction, the processor signals external hardware that SMM has been </span>
<span id="tt_1141" class="t s3_1141">exited. For the P6 family processors, an SMI acknowledge transaction is generated on the system bus and the </span>
<span id="tu_1141" class="t s3_1141">multiplexed status signal EXF4 is no longer generated on bus cycles. For the Pentium and Intel486 processors, the </span>
<span id="tv_1141" class="t s3_1141">SMIACT# pin is deserted. </span>
<span id="tw_1141" class="t s3_1141">If the processor detects invalid state information saved in the SMRAM, it enters the shutdown state and generates </span>
<span id="tx_1141" class="t s3_1141">a special bus cycle to indicate it has entered shutdown state. Shutdown happens only in the following situations: </span>
<span id="ty_1141" class="t s6_1141">• </span><span id="tz_1141" class="t s3_1141">A reserved bit in control register CR4 is set to 1 on a write to CR4. This error should not happen unless SMI </span>
<span id="t10_1141" class="t s3_1141">handler code modifies reserved areas of the SMRAM saved state map (see Section 32.4.1). CR4 is saved in the </span>
<span id="t11_1141" class="t s3_1141">state map in a reserved location and cannot be read or modified in its saved state. </span>
<span id="t12_1141" class="t s6_1141">• </span><span id="t13_1141" class="t s3_1141">An illegal combination of bits is written to control register CR0, in particular PG set to 1 and PE set to 0, or NW </span>
<span id="t14_1141" class="t s3_1141">set to 1 and CD set to 0. </span>
<span id="t15_1141" class="t s6_1141">• </span><span id="t16_1141" class="t s3_1141">CR4.PCIDE would be set to 1 and IA32_EFER.LMA to 0. </span>
<span id="t17_1141" class="t s6_1141">• </span><span id="t18_1141" class="t s3_1141">(For the Pentium and Intel486 processors only.) If the address stored in the SMBASE register when an RSM </span>
<span id="t19_1141" class="t s3_1141">instruction is executed is not aligned on a 32-KByte boundary. This restriction does not apply to the P6 family </span>
<span id="t1a_1141" class="t s3_1141">processors. </span>
<span id="t1b_1141" class="t s6_1141">• </span><span id="t1c_1141" class="t s3_1141">CR4.CET would be set to 1 and CR0.WP to 0. </span>
<span id="t1d_1141" class="t s3_1141">In the shutdown state, Intel processors stop executing instructions until a RESET#, INIT# or NMI# is asserted. </span>
<span id="t1e_1141" class="t s3_1141">While Pentium family processors recognize the SMI# signal in shutdown state, P6 family and Intel486 processors </span>
<span id="t1f_1141" class="t s3_1141">do not. Intel does not support using SMI# to recover from shutdown states for any processor family; the response </span>
<span id="t1g_1141" class="t s3_1141">of processors in this circumstance is not well defined. On Pentium 4 and later processors, shutdown will inhibit INTR </span>
<span id="t1h_1141" class="t s3_1141">and A20M but will not change any of the other inhibits. On these processors, NMIs will be inhibited if no action is </span>
<span id="t1i_1141" class="t s3_1141">taken in the SMI handler to uninhibit them (see Section 32.8). </span>
<span id="t1j_1141" class="t s3_1141">If the processor is in the HALT state when the SMI is received, the processor handles the return from SMM slightly </span>
<span id="t1k_1141" class="t s3_1141">differently (see Section 32.10). Also, the SMBASE address can be changed on a return from SMM (see Section </span>
<span id="t1l_1141" class="t s3_1141">32.11). </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
