{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1547481273781 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1547481273782 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 14 23:54:33 2019 " "Processing started: Mon Jan 14 23:54:33 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1547481273782 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1547481273782 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1547481273782 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1547481274307 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "final_project.v(169) " "Verilog HDL information at final_project.v(169): always construct contains both blocking and non-blocking assignments" {  } { { "final_project.v" "" { Text "C:/Users/USER/Desktop/final project/project/final_project/final_project.v" 169 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1547481274389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project.v 3 3 " "Found 3 design units, including 3 entities, in source file final_project.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project " "Found entity 1: final_project" {  } { { "final_project.v" "" { Text "C:/Users/USER/Desktop/final project/project/final_project/final_project.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547481274389 ""} { "Info" "ISGN_ENTITY_NAME" "2 divfreq " "Found entity 2: divfreq" {  } { { "final_project.v" "" { Text "C:/Users/USER/Desktop/final project/project/final_project/final_project.v" 576 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547481274389 ""} { "Info" "ISGN_ENTITY_NAME" "3 divfre " "Found entity 3: divfre" {  } { { "final_project.v" "" { Text "C:/Users/USER/Desktop/final project/project/final_project/final_project.v" 590 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547481274389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547481274389 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLK_div1000 final_project.v(103) " "Verilog HDL Implicit Net warning at final_project.v(103): created implicit net for \"CLK_div1000\"" {  } { { "final_project.v" "" { Text "C:/Users/USER/Desktop/final project/project/final_project/final_project.v" 103 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547481274389 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLK_div1 final_project.v(104) " "Verilog HDL Implicit Net warning at final_project.v(104): created implicit net for \"CLK_div1\"" {  } { { "final_project.v" "" { Text "C:/Users/USER/Desktop/final project/project/final_project/final_project.v" 104 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547481274389 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "final_project " "Elaborating entity \"final_project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1547481274462 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 final_project.v(128) " "Verilog HDL assignment warning at final_project.v(128): truncated value with size 32 to match size of target (8)" {  } { { "final_project.v" "" { Text "C:/Users/USER/Desktop/final project/project/final_project/final_project.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1547481274465 "|final_project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 4 final_project.v(129) " "Verilog HDL assignment warning at final_project.v(129): truncated value with size 9 to match size of target (4)" {  } { { "final_project.v" "" { Text "C:/Users/USER/Desktop/final project/project/final_project/final_project.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1547481274465 "|final_project"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divfreq divfreq:F0 " "Elaborating entity \"divfreq\" for hierarchy \"divfreq:F0\"" {  } { { "final_project.v" "F0" { Text "C:/Users/USER/Desktop/final project/project/final_project/final_project.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547481275191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divfre divfre:F1 " "Elaborating entity \"divfre\" for hierarchy \"divfre:F1\"" {  } { { "final_project.v" "F1" { Text "C:/Users/USER/Desktop/final project/project/final_project/final_project.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547481275209 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "A\[0\] VCC " "Pin \"A\[0\]\" is stuck at VCC" {  } { { "final_project.v" "" { Text "C:/Users/USER/Desktop/final project/project/final_project/final_project.v" 123 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1547481290498 "|final_project|A[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "light\[0\] GND " "Pin \"light\[0\]\" is stuck at GND" {  } { { "final_project.v" "" { Text "C:/Users/USER/Desktop/final project/project/final_project/final_project.v" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1547481290498 "|final_project|light[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "com\[2\] VCC " "Pin \"com\[2\]\" is stuck at VCC" {  } { { "final_project.v" "" { Text "C:/Users/USER/Desktop/final project/project/final_project/final_project.v" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1547481290498 "|final_project|com[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "com\[3\] VCC " "Pin \"com\[3\]\" is stuck at VCC" {  } { { "final_project.v" "" { Text "C:/Users/USER/Desktop/final project/project/final_project/final_project.v" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1547481290498 "|final_project|com[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1547481290498 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1547481290777 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/USER/Desktop/final project/project/final_project/output_files/final_project.map.smsg " "Generated suppressed messages file C:/Users/USER/Desktop/final project/project/final_project/output_files/final_project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1547481294687 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1547481294961 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547481294961 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2667 " "Implemented 2667 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1547481295326 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1547481295326 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2613 " "Implemented 2613 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1547481295326 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1547481295326 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4669 " "Peak virtual memory: 4669 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1547481295426 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 14 23:54:55 2019 " "Processing ended: Mon Jan 14 23:54:55 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1547481295426 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1547481295426 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1547481295426 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1547481295426 ""}
