# do Eslam_First_Fpga.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:59:08 on Mar 12,2022
# vcom -work work Eslam_First_Fpga.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Loading package altera_lnsim_components
# -- Loading package cyclonev_atom_pack
# -- Loading package cyclonev_components
# -- Compiling entity Eslam_First_Fpga
# -- Compiling architecture structure of Eslam_First_Fpga
# End time: 13:59:09 on Mar 12,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:59:09 on Mar 12,2022
# vcom -work work Waveform.vwf.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Eslam_First_Fpga_vhd_vec_tst
# -- Compiling architecture Eslam_First_Fpga_arch of Eslam_First_Fpga_vhd_vec_tst
# ** Error: Waveform.vwf.vht(95): Enumeration literal '0' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Note: Waveform.vwf.vht(95): (vcom-1499) Aggregate with a single element association must use named association.
# ** Error: Waveform.vwf.vht(105): VHDL Compiler exiting
# End time: 13:59:09 on Mar 12,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
# Executing ONERROR command at macro ./Eslam_First_Fpga.do line 4
