#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Nov 18 20:03:02 2020
# Process ID: 12816
# Current directory: C:/Users/diana/Desktop/SSC2/incercProiectNou/incercProiectNou.runs/synth_1
# Command line: vivado.exe -log modPrin.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source modPrin.tcl
# Log file: C:/Users/diana/Desktop/SSC2/incercProiectNou/incercProiectNou.runs/synth_1/modPrin.vds
# Journal file: C:/Users/diana/Desktop/SSC2/incercProiectNou/incercProiectNou.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source modPrin.tcl -notrace
Command: synth_design -top modPrin -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15064 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 692.957 ; gain = 177.707
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'modPrin' [C:/Users/diana/Desktop/SSC2/incercProiectNou/incercProiectNou.srcs/sources_1/new/modPrin.vhd:33]
	Parameter g_CLKS_PER_BIT bound to: 868 - type: integer 
INFO: [Synth 8-3491] module 'rx' declared at 'C:/Users/diana/Desktop/SSC2/incercProiectNou/incercProiectNou.srcs/sources_1/new/rx.vhd:5' bound to instance 'portMap' of component 'rx' [C:/Users/diana/Desktop/SSC2/incercProiectNou/incercProiectNou.srcs/sources_1/new/modPrin.vhd:64]
INFO: [Synth 8-638] synthesizing module 'rx' [C:/Users/diana/Desktop/SSC2/incercProiectNou/incercProiectNou.srcs/sources_1/new/rx.vhd:18]
	Parameter g_CLKS_PER_BIT bound to: 868 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rx' (1#1) [C:/Users/diana/Desktop/SSC2/incercProiectNou/incercProiectNou.srcs/sources_1/new/rx.vhd:18]
	Parameter g_CLKS_PER_BIT bound to: 868 - type: integer 
INFO: [Synth 8-3491] module 'tx' declared at 'C:/Users/diana/Desktop/SSC2/incercProiectNou/incercProiectNou.srcs/sources_1/new/tx.vhd:18' bound to instance 'portMap1' of component 'tx' [C:/Users/diana/Desktop/SSC2/incercProiectNou/incercProiectNou.srcs/sources_1/new/modPrin.vhd:69]
INFO: [Synth 8-638] synthesizing module 'tx' [C:/Users/diana/Desktop/SSC2/incercProiectNou/incercProiectNou.srcs/sources_1/new/tx.vhd:33]
	Parameter g_CLKS_PER_BIT bound to: 868 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tx' (2#1) [C:/Users/diana/Desktop/SSC2/incercProiectNou/incercProiectNou.srcs/sources_1/new/tx.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'modPrin' (3#1) [C:/Users/diana/Desktop/SSC2/incercProiectNou/incercProiectNou.srcs/sources_1/new/modPrin.vhd:33]
WARNING: [Synth 8-3331] design modPrin has unconnected port led[15]
WARNING: [Synth 8-3331] design modPrin has unconnected port led[14]
WARNING: [Synth 8-3331] design modPrin has unconnected port led[13]
WARNING: [Synth 8-3331] design modPrin has unconnected port led[12]
WARNING: [Synth 8-3331] design modPrin has unconnected port led[11]
WARNING: [Synth 8-3331] design modPrin has unconnected port led[10]
WARNING: [Synth 8-3331] design modPrin has unconnected port led[9]
WARNING: [Synth 8-3331] design modPrin has unconnected port led[8]
WARNING: [Synth 8-3331] design modPrin has unconnected port sw[15]
WARNING: [Synth 8-3331] design modPrin has unconnected port sw[14]
WARNING: [Synth 8-3331] design modPrin has unconnected port sw[13]
WARNING: [Synth 8-3331] design modPrin has unconnected port sw[12]
WARNING: [Synth 8-3331] design modPrin has unconnected port sw[11]
WARNING: [Synth 8-3331] design modPrin has unconnected port sw[10]
WARNING: [Synth 8-3331] design modPrin has unconnected port sw[9]
WARNING: [Synth 8-3331] design modPrin has unconnected port sw[8]
WARNING: [Synth 8-3331] design modPrin has unconnected port sw[7]
WARNING: [Synth 8-3331] design modPrin has unconnected port sw[6]
WARNING: [Synth 8-3331] design modPrin has unconnected port sw[5]
WARNING: [Synth 8-3331] design modPrin has unconnected port sw[4]
WARNING: [Synth 8-3331] design modPrin has unconnected port sw[3]
WARNING: [Synth 8-3331] design modPrin has unconnected port sw[2]
WARNING: [Synth 8-3331] design modPrin has unconnected port sw[1]
WARNING: [Synth 8-3331] design modPrin has unconnected port sw[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 757.055 ; gain = 241.805
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 757.055 ; gain = 241.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 757.055 ; gain = 241.805
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/diana/Desktop/SSC2/incercProiectNou/incercProiectNou.srcs/constrs_1/imports/Desktop/Basys3_test_env.xdc]
WARNING: [Vivado 12-584] No ports matched 'cat[0]'. [C:/Users/diana/Desktop/SSC2/incercProiectNou/incercProiectNou.srcs/constrs_1/imports/Desktop/Basys3_test_env.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/diana/Desktop/SSC2/incercProiectNou/incercProiectNou.srcs/constrs_1/imports/Desktop/Basys3_test_env.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cat[0]'. [C:/Users/diana/Desktop/SSC2/incercProiectNou/incercProiectNou.srcs/constrs_1/imports/Desktop/Basys3_test_env.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/diana/Desktop/SSC2/incercProiectNou/incercProiectNou.srcs/constrs_1/imports/Desktop/Basys3_test_env.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cat[1]'. [C:/Users/diana/Desktop/SSC2/incercProiectNou/incercProiectNou.srcs/constrs_1/imports/Desktop/Basys3_test_env.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/diana/Desktop/SSC2/incercProiectNou/incercProiectNou.srcs/constrs_1/imports/Desktop/Basys3_test_env.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cat[1]'. [C:/Users/diana/Desktop/SSC2/incercProiectNou/incercProiectNou.srcs/constrs_1/imports/Desktop/Basys3_test_env.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/diana/Desktop/SSC2/incercProiectNou/incercProiectNou.srcs/constrs_1/imports/Desktop/Basys3_test_env.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cat[2]'. [C:/Users/diana/Desktop/SSC2/incercProiectNou/incercProiectNou.srcs/constrs_1/imports/Desktop/Basys3_test_env.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/diana/Desktop/SSC2/incercProiectNou/incercProiectNou.srcs/constrs_1/imports/Desktop/Basys3_test_env.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cat[2]'. [C:/Users/diana/Desktop/SSC2/incercProiectNou/incercProiectNou.srcs/constrs_1/imports/Desktop/Basys3_test_env.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/diana/Desktop/SSC2/incercProiectNou/incercProiectNou.srcs/constrs_1/imports/Desktop/Basys3_test_env.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cat[3]'. [C:/Users/diana/Desktop/SSC2/incercProiectNou/incercProiectNou.srcs/constrs_1/imports/Desktop/Basys3_test_env.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/diana/Desktop/SSC2/incercProiectNou/incercProiectNou.srcs/constrs_1/imports/Desktop/Basys3_test_env.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cat[3]'. [C:/Users/diana/Desktop/SSC2/incercProiectNou/incercProiectNou.srcs/constrs_1/imports/Desktop/Basys3_test_env.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/diana/Desktop/SSC2/incercProiectNou/incercProiectNou.srcs/constrs_1/imports/Desktop/Basys3_test_env.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cat[4]'. [C:/Users/diana/Desktop/SSC2/incercProiectNou/incercProiectNou.srcs/constrs_1/imports/Desktop/Basys3_test_env.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/diana/Desktop/SSC2/incercProiectNou/incercProiectNou.srcs/constrs_1/imports/Desktop/Basys3_test_env.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cat[4]'. [C:/Users/diana/Desktop/SSC2/incercProiectNou/incercProiectNou.srcs/constrs_1/imports/Desktop/Basys3_test_env.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/diana/Desktop/SSC2/incercProiectNou/incercProiectNou.srcs/constrs_1/imports/Desktop/Basys3_test_env.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cat[5]'. [C:/Users/diana/Desktop/SSC2/incercProiectNou/incercProiectNou.srcs/constrs_1/imports/Desktop/Basys3_test_env.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/diana/Desktop/SSC2/incercProiectNou/incercProiectNou.srcs/constrs_1/imports/Desktop/Basys3_test_env.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cat[5]'. [C:/Users/diana/Desktop/SSC2/incercProiectNou/incercProiectNou.srcs/constrs_1/imports/Desktop/Basys3_test_env.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/diana/Desktop/SSC2/incercProiectNou/incercProiectNou.srcs/constrs_1/imports/Desktop/Basys3_test_env.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cat[6]'. [C:/Users/diana/Desktop/SSC2/incercProiectNou/incercProiectNou.srcs/constrs_1/imports/Desktop/Basys3_test_env.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/diana/Desktop/SSC2/incercProiectNou/incercProiectNou.srcs/constrs_1/imports/Desktop/Basys3_test_env.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cat[6]'. [C:/Users/diana/Desktop/SSC2/incercProiectNou/incercProiectNou.srcs/constrs_1/imports/Desktop/Basys3_test_env.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/diana/Desktop/SSC2/incercProiectNou/incercProiectNou.srcs/constrs_1/imports/Desktop/Basys3_test_env.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [C:/Users/diana/Desktop/SSC2/incercProiectNou/incercProiectNou.srcs/constrs_1/imports/Desktop/Basys3_test_env.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/diana/Desktop/SSC2/incercProiectNou/incercProiectNou.srcs/constrs_1/imports/Desktop/Basys3_test_env.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [C:/Users/diana/Desktop/SSC2/incercProiectNou/incercProiectNou.srcs/constrs_1/imports/Desktop/Basys3_test_env.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/diana/Desktop/SSC2/incercProiectNou/incercProiectNou.srcs/constrs_1/imports/Desktop/Basys3_test_env.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [C:/Users/diana/Desktop/SSC2/incercProiectNou/incercProiectNou.srcs/constrs_1/imports/Desktop/Basys3_test_env.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/diana/Desktop/SSC2/incercProiectNou/incercProiectNou.srcs/constrs_1/imports/Desktop/Basys3_test_env.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [C:/Users/diana/Desktop/SSC2/incercProiectNou/incercProiectNou.srcs/constrs_1/imports/Desktop/Basys3_test_env.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/diana/Desktop/SSC2/incercProiectNou/incercProiectNou.srcs/constrs_1/imports/Desktop/Basys3_test_env.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [C:/Users/diana/Desktop/SSC2/incercProiectNou/incercProiectNou.srcs/constrs_1/imports/Desktop/Basys3_test_env.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/diana/Desktop/SSC2/incercProiectNou/incercProiectNou.srcs/constrs_1/imports/Desktop/Basys3_test_env.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [C:/Users/diana/Desktop/SSC2/incercProiectNou/incercProiectNou.srcs/constrs_1/imports/Desktop/Basys3_test_env.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/diana/Desktop/SSC2/incercProiectNou/incercProiectNou.srcs/constrs_1/imports/Desktop/Basys3_test_env.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [C:/Users/diana/Desktop/SSC2/incercProiectNou/incercProiectNou.srcs/constrs_1/imports/Desktop/Basys3_test_env.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/diana/Desktop/SSC2/incercProiectNou/incercProiectNou.srcs/constrs_1/imports/Desktop/Basys3_test_env.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [C:/Users/diana/Desktop/SSC2/incercProiectNou/incercProiectNou.srcs/constrs_1/imports/Desktop/Basys3_test_env.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/diana/Desktop/SSC2/incercProiectNou/incercProiectNou.srcs/constrs_1/imports/Desktop/Basys3_test_env.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[0]'. [C:/Users/diana/Desktop/SSC2/incercProiectNou/incercProiectNou.srcs/constrs_1/imports/Desktop/Basys3_test_env.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/diana/Desktop/SSC2/incercProiectNou/incercProiectNou.srcs/constrs_1/imports/Desktop/Basys3_test_env.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[0]'. [C:/Users/diana/Desktop/SSC2/incercProiectNou/incercProiectNou.srcs/constrs_1/imports/Desktop/Basys3_test_env.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/diana/Desktop/SSC2/incercProiectNou/incercProiectNou.srcs/constrs_1/imports/Desktop/Basys3_test_env.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[1]'. [C:/Users/diana/Desktop/SSC2/incercProiectNou/incercProiectNou.srcs/constrs_1/imports/Desktop/Basys3_test_env.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/diana/Desktop/SSC2/incercProiectNou/incercProiectNou.srcs/constrs_1/imports/Desktop/Basys3_test_env.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[1]'. [C:/Users/diana/Desktop/SSC2/incercProiectNou/incercProiectNou.srcs/constrs_1/imports/Desktop/Basys3_test_env.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/diana/Desktop/SSC2/incercProiectNou/incercProiectNou.srcs/constrs_1/imports/Desktop/Basys3_test_env.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[2]'. [C:/Users/diana/Desktop/SSC2/incercProiectNou/incercProiectNou.srcs/constrs_1/imports/Desktop/Basys3_test_env.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/diana/Desktop/SSC2/incercProiectNou/incercProiectNou.srcs/constrs_1/imports/Desktop/Basys3_test_env.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[2]'. [C:/Users/diana/Desktop/SSC2/incercProiectNou/incercProiectNou.srcs/constrs_1/imports/Desktop/Basys3_test_env.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/diana/Desktop/SSC2/incercProiectNou/incercProiectNou.srcs/constrs_1/imports/Desktop/Basys3_test_env.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[3]'. [C:/Users/diana/Desktop/SSC2/incercProiectNou/incercProiectNou.srcs/constrs_1/imports/Desktop/Basys3_test_env.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/diana/Desktop/SSC2/incercProiectNou/incercProiectNou.srcs/constrs_1/imports/Desktop/Basys3_test_env.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[3]'. [C:/Users/diana/Desktop/SSC2/incercProiectNou/incercProiectNou.srcs/constrs_1/imports/Desktop/Basys3_test_env.xdc:117]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/diana/Desktop/SSC2/incercProiectNou/incercProiectNou.srcs/constrs_1/imports/Desktop/Basys3_test_env.xdc:117]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[4]'. [C:/Users/diana/Desktop/SSC2/incercProiectNou/incercProiectNou.srcs/constrs_1/imports/Desktop/Basys3_test_env.xdc:118]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/diana/Desktop/SSC2/incercProiectNou/incercProiectNou.srcs/constrs_1/imports/Desktop/Basys3_test_env.xdc:118]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[4]'. [C:/Users/diana/Desktop/SSC2/incercProiectNou/incercProiectNou.srcs/constrs_1/imports/Desktop/Basys3_test_env.xdc:119]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/diana/Desktop/SSC2/incercProiectNou/incercProiectNou.srcs/constrs_1/imports/Desktop/Basys3_test_env.xdc:119]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/diana/Desktop/SSC2/incercProiectNou/incercProiectNou.srcs/constrs_1/imports/Desktop/Basys3_test_env.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/diana/Desktop/SSC2/incercProiectNou/incercProiectNou.srcs/constrs_1/imports/Desktop/Basys3_test_env.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/modPrin_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/modPrin_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 872.598 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 872.598 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 872.598 ; gain = 357.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 872.598 ; gain = 357.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 872.598 ; gain = 357.348
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'r_SM_Main_reg' in module 'tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                              000 |                              000
          s_tx_start_bit |                              001 |                              001
          s_tx_data_bits |                              010 |                              010
           s_tx_stop_bit |                              011 |                              011
               s_cleanup |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_SM_Main_reg' using encoding 'sequential' in module 'tx'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 872.598 ; gain = 357.348
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   6 Input     10 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module modPrin 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   6 Input     10 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design modPrin has unconnected port led[15]
WARNING: [Synth 8-3331] design modPrin has unconnected port led[14]
WARNING: [Synth 8-3331] design modPrin has unconnected port led[13]
WARNING: [Synth 8-3331] design modPrin has unconnected port led[12]
WARNING: [Synth 8-3331] design modPrin has unconnected port led[11]
WARNING: [Synth 8-3331] design modPrin has unconnected port led[10]
WARNING: [Synth 8-3331] design modPrin has unconnected port led[9]
WARNING: [Synth 8-3331] design modPrin has unconnected port led[8]
WARNING: [Synth 8-3331] design modPrin has unconnected port sw[15]
WARNING: [Synth 8-3331] design modPrin has unconnected port sw[14]
WARNING: [Synth 8-3331] design modPrin has unconnected port sw[13]
WARNING: [Synth 8-3331] design modPrin has unconnected port sw[12]
WARNING: [Synth 8-3331] design modPrin has unconnected port sw[11]
WARNING: [Synth 8-3331] design modPrin has unconnected port sw[10]
WARNING: [Synth 8-3331] design modPrin has unconnected port sw[9]
WARNING: [Synth 8-3331] design modPrin has unconnected port sw[8]
WARNING: [Synth 8-3331] design modPrin has unconnected port sw[7]
WARNING: [Synth 8-3331] design modPrin has unconnected port sw[6]
WARNING: [Synth 8-3331] design modPrin has unconnected port sw[5]
WARNING: [Synth 8-3331] design modPrin has unconnected port sw[4]
WARNING: [Synth 8-3331] design modPrin has unconnected port sw[3]
WARNING: [Synth 8-3331] design modPrin has unconnected port sw[2]
WARNING: [Synth 8-3331] design modPrin has unconnected port sw[1]
WARNING: [Synth 8-3331] design modPrin has unconnected port sw[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 872.598 ; gain = 357.348
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 872.598 ; gain = 357.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 872.598 ; gain = 357.348
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 873.375 ; gain = 358.125
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 878.172 ; gain = 362.922
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 878.172 ; gain = 362.922
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 878.172 ; gain = 362.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 878.172 ; gain = 362.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 878.172 ; gain = 362.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 878.172 ; gain = 362.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT2  |     8|
|3     |LUT3  |     8|
|4     |LUT4  |    11|
|5     |LUT5  |    16|
|6     |LUT6  |    29|
|7     |MUXF7 |     1|
|8     |FDRE  |    51|
|9     |IBUF  |     2|
|10    |OBUF  |     9|
|11    |OBUFT |     8|
+------+------+------+

Report Instance Areas: 
+------+-----------+-------+------+
|      |Instance   |Module |Cells |
+------+-----------+-------+------+
|1     |top        |       |   144|
|2     |  portMap  |rx     |    67|
|3     |  portMap1 |tx     |    57|
+------+-----------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 878.172 ; gain = 362.922
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 24 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 878.172 ; gain = 247.379
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 878.172 ; gain = 362.922
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 899.195 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 80 Warnings, 32 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 899.195 ; gain = 599.426
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 899.195 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/diana/Desktop/SSC2/incercProiectNou/incercProiectNou.runs/synth_1/modPrin.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file modPrin_utilization_synth.rpt -pb modPrin_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 18 20:03:34 2020...
