# Microsemi Corp.
# Date: 2018-Nov-21 16:17:17
# This file was generated based on the following SDC source files:
#   C:/Microsemiprj_PF23/apps/riscv_bootloader/UART_2_SCSPI_Bridge_eval2_sram/constraint/TOP_derived_constraints.sdc
#

create_clock -name {CLOCKS_RESETS_0/RCOSC_0/RCOSC_0/I_OSC_160/CLK} -period 6.25 [ get_pins { CLOCKS_RESETS_0.RCOSC_0.RCOSC_0.I_OSC_160.CLK } ]
create_generated_clock -name {CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0} -multiply_by 25 -divide_by 36 -source [ get_pins { CLOCKS_RESETS_0.CCC_100MHz_0.CCC_100MHz_0.pll_inst_0.REF_CLK_0 } ] [ get_pins { CLOCKS_RESETS_0.CCC_100MHz_0.CCC_100MHz_0.pll_inst_0.OUT0 } ]
