#-----------------------------------------------------------
# Vivado v2019.1.1 (64-bit)
# SW Build 2580384 on Sat Jun 29 08:04:45 MDT 2019
# IP Build 2579722 on Sat Jun 29 11:35:40 MDT 2019
# Start of session at: Sun Nov 17 13:13:22 2019
# Process ID: 4208
# Current directory: /home/hwkim/work/pynq-bnn/BNN-PYNQ
# Command line: vivado
# Log file: /home/hwkim/work/pynq-bnn/BNN-PYNQ/vivado.log
# Journal file: /home/hwkim/work/pynq-bnn/BNN-PYNQ/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/hwkim/work/pynq-bnn/BNN-PYNQ/bnn/src/network/output/vivado/bnn_seg_net_zcu104/project_1/project_1.xpr
update_compile_order -fileset sources_1
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  /home/hwkim/work/pynq-bnn/BNN-PYNQ/bnn/src/network/output/hls-syn/bnn_w_fpga_debug/sol1/impl/ip [current_project]
update_ip_catalog
open_bd_design {/home/hwkim/work/pynq-bnn/BNN-PYNQ/bnn/src/network/output/vivado/bnn_seg_net_zcu104/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:hls:BlackBoxJam:1.0 [get_ips  design_1_BlackBoxJam_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_BlackBoxJam_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
ipx::edit_ip_in_project -upgrade true -name BlackBoxJam_v1_0_project -directory /home/hwkim/work/pynq-bnn/BNN-PYNQ/bnn/src/network/output/vivado/bnn_seg_net_zcu104/project_1/project_1.tmp/BlackBoxJam_v1_0_project /home/hwkim/work/pynq-bnn/BNN-PYNQ/bnn/src/network/output/hls-syn/bnn_w_fpga_debug/sol1/impl/ip/component.xml
update_compile_order -fileset sources_1
set_property core_revision 1911161736 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/hwkim/work/pynq-bnn/BNN-PYNQ/bnn/src/network/output/hls-syn/bnn_w_fpga_debug/sol1/impl/ip
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:hls:BlackBoxJam:1.0 [get_ips  design_1_BlackBoxJam_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_BlackBoxJam_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/hwkim/work/pynq-bnn/BNN-PYNQ/bnn/src/network/output/vivado/bnn_seg_net_zcu104/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_BlackBoxJam_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_ds_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_ds_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
export_ip_user_files -of_objects [get_files /home/hwkim/work/pynq-bnn/BNN-PYNQ/bnn/src/network/output/vivado/bnn_seg_net_zcu104/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/hwkim/work/pynq-bnn/BNN-PYNQ/bnn/src/network/output/vivado/bnn_seg_net_zcu104/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 12 design_1_BlackBoxJam_0_0_synth_1
export_simulation -of_objects [get_files /home/hwkim/work/pynq-bnn/BNN-PYNQ/bnn/src/network/output/vivado/bnn_seg_net_zcu104/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/hwkim/work/pynq-bnn/BNN-PYNQ/bnn/src/network/output/vivado/bnn_seg_net_zcu104/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/hwkim/work/pynq-bnn/BNN-PYNQ/bnn/src/network/output/vivado/bnn_seg_net_zcu104/project_1/project_1.ip_user_files -ipstatic_source_dir /home/hwkim/work/pynq-bnn/BNN-PYNQ/bnn/src/network/output/vivado/bnn_seg_net_zcu104/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/hwkim/work/pynq-bnn/BNN-PYNQ/bnn/src/network/output/vivado/bnn_seg_net_zcu104/project_1/project_1.cache/compile_simlib/modelsim} {questa=/home/hwkim/work/pynq-bnn/BNN-PYNQ/bnn/src/network/output/vivado/bnn_seg_net_zcu104/project_1/project_1.cache/compile_simlib/questa} {ies=/home/hwkim/work/pynq-bnn/BNN-PYNQ/bnn/src/network/output/vivado/bnn_seg_net_zcu104/project_1/project_1.cache/compile_simlib/ies} {xcelium=/home/hwkim/work/pynq-bnn/BNN-PYNQ/bnn/src/network/output/vivado/bnn_seg_net_zcu104/project_1/project_1.cache/compile_simlib/xcelium} {vcs=/home/hwkim/work/pynq-bnn/BNN-PYNQ/bnn/src/network/output/vivado/bnn_seg_net_zcu104/project_1/project_1.cache/compile_simlib/vcs} {riviera=/home/hwkim/work/pynq-bnn/BNN-PYNQ/bnn/src/network/output/vivado/bnn_seg_net_zcu104/project_1/project_1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
open_run synth_1 -name synth_1
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 ]]
set_property port_width 2 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/threshs0_m_threshold_13_address0[0]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/threshs0_m_threshold_13_address0[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/out_log_V_V_din[0]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/out_log_V_V_din[1]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/out_log_V_V_din[2]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/out_log_V_V_din[3]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/out_log_V_V_din[4]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/out_log_V_V_din[5]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/out_log_V_V_din[6]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/out_log_V_V_din[7]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/out_log_V_V_din[8]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/out_log_V_V_din[9]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/out_log_V_V_din[10]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/out_log_V_V_din[11]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/out_log_V_V_din[12]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/out_log_V_V_din[13]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/out_log_V_V_din[14]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/out_log_V_V_din[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 24 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/in_V_V_dout[0]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/in_V_V_dout[1]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/in_V_V_dout[2]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/in_V_V_dout[3]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/in_V_V_dout[4]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/in_V_V_dout[5]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/in_V_V_dout[6]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/in_V_V_dout[7]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/in_V_V_dout[8]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/in_V_V_dout[9]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/in_V_V_dout[10]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/in_V_V_dout[11]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/in_V_V_dout[12]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/in_V_V_dout[13]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/in_V_V_dout[14]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/in_V_V_dout[15]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/in_V_V_dout[16]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/in_V_V_dout[17]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/in_V_V_dout[18]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/in_V_V_dout[19]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/in_V_V_dout[20]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/in_V_V_dout[21]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/in_V_V_dout[22]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/in_V_V_dout[23]} ]]
create_debug_port u_ila_0 probe
set_property port_width 24 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/threshs0_m_threshold_q0[0]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/threshs0_m_threshold_q0[1]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/threshs0_m_threshold_q0[2]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/threshs0_m_threshold_q0[3]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/threshs0_m_threshold_q0[4]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/threshs0_m_threshold_q0[5]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/threshs0_m_threshold_q0[6]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/threshs0_m_threshold_q0[7]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/threshs0_m_threshold_q0[8]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/threshs0_m_threshold_q0[9]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/threshs0_m_threshold_q0[10]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/threshs0_m_threshold_q0[11]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/threshs0_m_threshold_q0[12]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/threshs0_m_threshold_q0[13]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/threshs0_m_threshold_q0[14]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/threshs0_m_threshold_q0[15]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/threshs0_m_threshold_q0[16]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/threshs0_m_threshold_q0[17]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/threshs0_m_threshold_q0[18]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/threshs0_m_threshold_q0[19]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/threshs0_m_threshold_q0[20]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/threshs0_m_threshold_q0[21]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/threshs0_m_threshold_q0[22]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/threshs0_m_threshold_q0[23]} ]]
create_debug_port u_ila_0 probe
set_property port_width 6 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/weights0_m_weights_V_address0[0]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/weights0_m_weights_V_address0[1]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/weights0_m_weights_V_address0[2]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/weights0_m_weights_V_address0[3]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/weights0_m_weights_V_address0[4]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/weights0_m_weights_V_address0[5]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/weights0_m_weights_V_q0[0]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/weights0_m_weights_V_q0[1]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/weights0_m_weights_V_q0[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list design_1_i/BlackBoxJam_0/inst/ap_done ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list design_1_i/BlackBoxJam_0/inst/ap_idle ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list design_1_i/BlackBoxJam_0/inst/ap_ready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list design_1_i/BlackBoxJam_0/inst/ap_start ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/in_V_V_read ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list design_1_i/BlackBoxJam_0/inst/interrupt ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/out_V_V_write ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/threshs0_m_threshold_ce0 ]]
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
close_design
open_run impl_1
file copy -force /home/hwkim/work/pynq-bnn/BNN-PYNQ/bnn/src/network/output/vivado/bnn_seg_net_zcu104/project_1/project_1.runs/impl_1/design_1_wrapper.sysdef /home/hwkim/work/pynq-bnn/BNN-PYNQ/bnn/src/network/output/vivado/bnn_seg_net_zcu104/project_1/project_1.sdk/design_1_wrapper.hdf

file copy -force /home/hwkim/work/pynq-bnn/BNN-PYNQ/bnn/src/network/output/vivado/bnn_seg_net_zcu104/project_1/project_1.runs/impl_1/design_1_wrapper.sysdef /home/hwkim/work/pynq-bnn/BNN-PYNQ/bnn/src/network/output/vivado/bnn_seg_net_zcu104/project_1/project_1.sdk/design_1_wrapper.hdf

launch_sdk -workspace /home/hwkim/work/pynq-bnn/BNN-PYNQ/bnn/src/network/output/vivado/bnn_seg_net_zcu104/project_1/project_1.sdk -hwspec /home/hwkim/work/pynq-bnn/BNN-PYNQ/bnn/src/network/output/vivado/bnn_seg_net_zcu104/project_1/project_1.sdk/design_1_wrapper.hdf
open_hw
connect_hw_server -url 121.155.128.106:3121
current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/88281A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Xilinx/88281A]
open_hw_target
set_property PROGRAM.FILE {/home/hwkim/work/pynq-bnn/BNN-PYNQ/bnn/src/network/output/vivado/bnn_seg_net_zcu104/project_1/project_1.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xczu7_0]
set_property PROBES.FILE {/home/hwkim/work/pynq-bnn/BNN-PYNQ/bnn/src/network/output/vivado/bnn_seg_net_zcu104/project_1/project_1.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xczu7_0]
set_property FULL_PROBES.FILE {/home/hwkim/work/pynq-bnn/BNN-PYNQ/bnn/src/network/output/vivado/bnn_seg_net_zcu104/project_1/project_1.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xczu7_0]
current_hw_device [get_hw_devices xczu7_0]
refresh_hw_device [lindex [get_hw_devices xczu7_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"u_ila_0"}]]
current_hw_device [get_hw_devices arm_dap_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices arm_dap_1] 0]
current_hw_device [get_hw_devices xczu7_0]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"u_ila_0"}]]
add_wave -into {hw_ila_data_2.wcfg} -radix hex { {design_1_i/BlackBoxJam_0/inst/ap_idle} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/in_V_V_dout} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/in_V_V_read} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/out_log_V_V_din} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/threshs0_m_threshold_13_address0} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/threshs0_m_threshold_ce0} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/threshs0_m_threshold_q0} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/weights0_m_weights_V_address0} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/weights0_m_weights_V_q0} {design_1_i/BlackBoxJam_0/inst/interrupt} {u_ila_0_ap_done} {u_ila_0_ap_ready} {u_ila_0_ap_start} {u_ila_0_out_V_V_write} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"u_ila_0"}]]
save_wave_config {/home/hwkim/work/pynq-bnn/BNN-PYNQ/bnn/src/network/output/vivado/bnn_seg_net_zcu104/project_1/project_1.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
save_wave_config {/home/hwkim/work/pynq-bnn/BNN-PYNQ/bnn/src/network/output/vivado/bnn_seg_net_zcu104/project_1/project_1.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wcfg}
close_hw
open_hw
connect_hw_server -url 121.155.128.106:3121
current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/88281A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Xilinx/88281A]
open_hw_target
set_property PROGRAM.FILE {/home/hwkim/work/pynq-bnn/BNN-PYNQ/bnn/src/network/output/vivado/bnn_seg_net_zcu104/project_1/project_1.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xczu7_0]
set_property PROBES.FILE {/home/hwkim/work/pynq-bnn/BNN-PYNQ/bnn/src/network/output/vivado/bnn_seg_net_zcu104/project_1/project_1.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xczu7_0]
set_property FULL_PROBES.FILE {/home/hwkim/work/pynq-bnn/BNN-PYNQ/bnn/src/network/output/vivado/bnn_seg_net_zcu104/project_1/project_1.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xczu7_0]
current_hw_device [get_hw_devices xczu7_0]
refresh_hw_device [lindex [get_hw_devices xczu7_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"u_ila_0"}]]
current_hw_device [get_hw_devices arm_dap_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices arm_dap_1] 0]
current_hw_device [get_hw_devices xczu7_0]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bR [get_hw_probes u_ila_0_ap_done -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bR [get_hw_probes u_ila_0_out_V_V_write -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes design_1_i/system_ila_0/inst/net_slot_1_axi_rvalid -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bR [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_wvalid -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
save_wave_config {/home/hwkim/work/pynq-bnn/BNN-PYNQ/bnn/src/network/output/vivado/bnn_seg_net_zcu104/project_1/project_1.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
save_wave_config {/home/hwkim/work/pynq-bnn/BNN-PYNQ/bnn/src/network/output/vivado/bnn_seg_net_zcu104/project_1/project_1.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wcfg}
close_hw
open_hw
connect_hw_server -url 121.155.128.106:3121
current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/88281A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Xilinx/88281A]
open_hw_target
set_property PROGRAM.FILE {/home/hwkim/work/pynq-bnn/BNN-PYNQ/bnn/src/network/output/vivado/bnn_seg_net_zcu104/project_1/project_1.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xczu7_0]
set_property PROBES.FILE {/home/hwkim/work/pynq-bnn/BNN-PYNQ/bnn/src/network/output/vivado/bnn_seg_net_zcu104/project_1/project_1.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xczu7_0]
set_property FULL_PROBES.FILE {/home/hwkim/work/pynq-bnn/BNN-PYNQ/bnn/src/network/output/vivado/bnn_seg_net_zcu104/project_1/project_1.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xczu7_0]
current_hw_device [get_hw_devices xczu7_0]
refresh_hw_device [lindex [get_hw_devices xczu7_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"u_ila_0"}]]
current_hw_device [get_hw_devices arm_dap_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices arm_dap_1] 0]
current_hw_device [get_hw_devices xczu7_0]
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes design_1_i/system_ila_0/inst/net_slot_1_axi_rvalid -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_wvalid -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_awvalid -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bR [get_hw_probes design_1_i/system_ila_0/inst/net_slot_1_axi_wvalid -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bR [get_hw_probes design_1_i/system_ila_0/inst/net_slot_1_axi_awvalid -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes design_1_i/system_ila_0/inst/net_slot_1_axi_wvalid -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes design_1_i/system_ila_0/inst/net_slot_1_axi_awvalid -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {design_1_i/system_ila_0/inst/net_slot_0_axi_ar_ctrl} {design_1_i/system_ila_0/inst/net_slot_0_axi_aw_ctrl} {design_1_i/system_ila_0/inst/net_slot_0_axi_b_ctrl} {design_1_i/system_ila_0/inst/net_slot_0_axi_r_ctrl} {design_1_i/system_ila_0/inst/net_slot_0_axi_w_ctrl} {design_1_i/system_ila_0/inst/net_slot_1_axi_ar_ctrl} {design_1_i/system_ila_0/inst/net_slot_1_axi_aw_ctrl} {design_1_i/system_ila_0/inst/net_slot_1_axi_b_ctrl} {design_1_i/system_ila_0/inst/net_slot_1_axi_r_ctrl} {design_1_i/system_ila_0/inst/net_slot_1_axi_w_ctrl} {design_1_i/system_ila_0/inst/net_slot_0_axi_ar_cnt} {design_1_i/system_ila_0/inst/net_slot_0_axi_araddr} {design_1_i/system_ila_0/inst/net_slot_0_axi_arcache} {AR_Channel_(i1:s0)_(BlackBoxJam_0_m_axi_hostmem)} {design_1_i/system_ila_0/inst/net_slot_0_axi_arlen} {design_1_i/system_ila_0/inst/net_slot_0_axi_arlock} {design_1_i/system_ila_0/inst/net_slot_0_axi_arqos} {design_1_i/system_ila_0/inst/net_slot_0_axi_arregion} {design_1_i/system_ila_0/inst/net_slot_0_axi_arsize} {design_1_i/system_ila_0/inst/net_slot_0_axi_aw_cnt} {design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr} {design_1_i/system_ila_0/inst/net_slot_0_axi_awcache} {AW_Channel_(i1:s0)_(BlackBoxJam_0_m_axi_hostmem)} {design_1_i/system_ila_0/inst/net_slot_0_axi_awlen} {design_1_i/system_ila_0/inst/net_slot_0_axi_awlock} {design_1_i/system_ila_0/inst/net_slot_0_axi_awqos} {design_1_i/system_ila_0/inst/net_slot_0_axi_awregion} {design_1_i/system_ila_0/inst/net_slot_0_axi_awsize} {design_1_i/system_ila_0/inst/net_slot_0_axi_b_cnt} {B_Channel_(i1:s0)_(BlackBoxJam_0_m_axi_hostmem)} {Interface_(i1:s0)_(BlackBoxJam_0_m_axi_hostmem)} {design_1_i/system_ila_0/inst/net_slot_0_axi_r_cnt} {R_Channel_(i1:s0)_(BlackBoxJam_0_m_axi_hostmem)} {design_1_i/system_ila_0/inst/net_slot_0_axi_rdata} {slot_0___BlackBoxJam_0_m_axi_hostmem___Read_Transactions_0} {design_1_i/system_ila_0/inst/net_slot_0_axi_rlast} {W_Channel_(i1:s0)_(BlackBoxJam_0_m_axi_hostmem)} {design_1_i/system_ila_0/inst/net_slot_0_axi_wdata} {design_1_i/system_ila_0/inst/net_slot_0_axi_wlast} {design_1_i/system_ila_0/inst/net_slot_0_axi_wstrb} {design_1_i/system_ila_0/inst/net_slot_0_axi_arprot} {design_1_i/system_ila_0/inst/net_slot_0_axi_arready} {design_1_i/system_ila_0/inst/net_slot_0_axi_arvalid} {design_1_i/system_ila_0/inst/net_slot_0_axi_awprot} {design_1_i/system_ila_0/inst/net_slot_0_axi_awready} {design_1_i/system_ila_0/inst/net_slot_0_axi_awvalid} {design_1_i/system_ila_0/inst/net_slot_0_axi_bready} {design_1_i/system_ila_0/inst/net_slot_0_axi_bresp} {design_1_i/system_ila_0/inst/net_slot_0_axi_bvalid} {design_1_i/system_ila_0/inst/net_slot_0_axi_rready} {design_1_i/system_ila_0/inst/net_slot_0_axi_rresp} {design_1_i/system_ila_0/inst/net_slot_0_axi_rvalid} {design_1_i/system_ila_0/inst/net_slot_0_axi_wready} {design_1_i/system_ila_0/inst/net_slot_0_axi_wvalid} {design_1_i/system_ila_0/inst/net_slot_1_axi_arprot} {design_1_i/system_ila_0/inst/net_slot_1_axi_arready} {design_1_i/system_ila_0/inst/net_slot_1_axi_arvalid} {design_1_i/system_ila_0/inst/net_slot_1_axi_awprot} {design_1_i/system_ila_0/inst/net_slot_1_axi_awready} {design_1_i/system_ila_0/inst/net_slot_1_axi_awvalid} {design_1_i/system_ila_0/inst/net_slot_1_axi_bready} {design_1_i/system_ila_0/inst/net_slot_1_axi_bresp} {design_1_i/system_ila_0/inst/net_slot_1_axi_bvalid} {design_1_i/system_ila_0/inst/net_slot_1_axi_rready} {design_1_i/system_ila_0/inst/net_slot_1_axi_rresp} {design_1_i/system_ila_0/inst/net_slot_1_axi_rvalid} {design_1_i/system_ila_0/inst/net_slot_1_axi_wready} {design_1_i/system_ila_0/inst/net_slot_1_axi_wvalid} {design_1_i/system_ila_0/inst/net_slot_1_axi_ar_cnt} {design_1_i/system_ila_0/inst/net_slot_1_axi_araddr} {AR_Channel_(i1:s1)_(ps8_0_axi_periph_M00_AXI)} {design_1_i/system_ila_0/inst/net_slot_1_axi_aw_cnt} {design_1_i/system_ila_0/inst/net_slot_1_axi_awaddr} {AW_Channel_(i1:s1)_(ps8_0_axi_periph_M00_AXI)} {design_1_i/system_ila_0/inst/net_slot_1_axi_b_cnt} {B_Channel_(i1:s1)_(ps8_0_axi_periph_M00_AXI)} {Interface_(i1:s1)_(ps8_0_axi_periph_M00_AXI)} {design_1_i/system_ila_0/inst/net_slot_1_axi_r_cnt} {R_Channel_(i1:s1)_(ps8_0_axi_periph_M00_AXI)} {design_1_i/system_ila_0/inst/net_slot_1_axi_rdata} {slot_1___ps8_0_axi_periph_M00_AXI___Read_Transactions_0} {W_Channel_(i1:s1)_(ps8_0_axi_periph_M00_AXI)} {design_1_i/system_ila_0/inst/net_slot_1_axi_wdata} {slot_1___ps8_0_axi_periph_M00_AXI___Write_Transactions_0} {design_1_i/system_ila_0/inst/net_slot_1_axi_wstrb} }
set_property NAME.CUSTOM {slot_0 : BlackBoxJam_0_m_axi_hostmem : AR_CNT} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_ar_cnt] 
set_property NAME.CUSTOM {slot_0 : BlackBoxJam_0_m_axi_hostmem : ARADDR} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_araddr] 
set_property NAME.CUSTOM {slot_0 : BlackBoxJam_0_m_axi_hostmem : ARCACHE} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_arcache] 
set_property NAME.CUSTOM {slot_0 : BlackBoxJam_0_m_axi_hostmem : AR Channel  Events} [get_hw_probes AR_Channel_(i1:s0)_(BlackBoxJam_0_m_axi_hostmem)] 
set_property NAME.CUSTOM {slot_0 : BlackBoxJam_0_m_axi_hostmem : ARLEN} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_arlen] 
set_property NAME.CUSTOM {slot_0 : BlackBoxJam_0_m_axi_hostmem : ARLOCK} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_arlock] 
set_property NAME.CUSTOM {slot_0 : BlackBoxJam_0_m_axi_hostmem : ARQOS} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_arqos] 
set_property NAME.CUSTOM {slot_0 : BlackBoxJam_0_m_axi_hostmem : ARREGION} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_arregion] 
set_property NAME.CUSTOM {slot_0 : BlackBoxJam_0_m_axi_hostmem : ARSIZE} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_arsize] 
set_property NAME.CUSTOM {slot_0 : BlackBoxJam_0_m_axi_hostmem : AW_CNT} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_aw_cnt] 
set_property NAME.CUSTOM {slot_0 : BlackBoxJam_0_m_axi_hostmem : AWADDR} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr] 
set_property NAME.CUSTOM {slot_0 : BlackBoxJam_0_m_axi_hostmem : AWCACHE} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_awcache] 
set_property NAME.CUSTOM {slot_0 : BlackBoxJam_0_m_axi_hostmem : AW Channel  Events} [get_hw_probes AW_Channel_(i1:s0)_(BlackBoxJam_0_m_axi_hostmem)] 
set_property NAME.CUSTOM {slot_0 : BlackBoxJam_0_m_axi_hostmem : AWLEN} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_awlen] 
set_property NAME.CUSTOM {slot_0 : BlackBoxJam_0_m_axi_hostmem : AWLOCK} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_awlock] 
set_property NAME.CUSTOM {slot_0 : BlackBoxJam_0_m_axi_hostmem : AWQOS} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_awqos] 
set_property NAME.CUSTOM {slot_0 : BlackBoxJam_0_m_axi_hostmem : AWREGION} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_awregion] 
set_property NAME.CUSTOM {slot_0 : BlackBoxJam_0_m_axi_hostmem : AWSIZE} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_awsize] 
set_property NAME.CUSTOM {slot_0 : BlackBoxJam_0_m_axi_hostmem : B_CNT} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_b_cnt] 
set_property NAME.CUSTOM {slot_0 : BlackBoxJam_0_m_axi_hostmem : B Channel  Events} [get_hw_probes B_Channel_(i1:s0)_(BlackBoxJam_0_m_axi_hostmem)] 
set_property NAME.CUSTOM {slot_0 : BlackBoxJam_0_m_axi_hostmem : Interface  Events} [get_hw_probes Interface_(i1:s0)_(BlackBoxJam_0_m_axi_hostmem)] 
set_property NAME.CUSTOM {slot_0 : BlackBoxJam_0_m_axi_hostmem : R_CNT} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_r_cnt] 
set_property NAME.CUSTOM {slot_0 : BlackBoxJam_0_m_axi_hostmem : R Channel  Events} [get_hw_probes R_Channel_(i1:s0)_(BlackBoxJam_0_m_axi_hostmem)] 
set_property NAME.CUSTOM {slot_0 : BlackBoxJam_0_m_axi_hostmem : RDATA} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_rdata] 
set_property NAME.CUSTOM {slot_0 : BlackBoxJam_0_m_axi_hostmem : Read Transactions 0} [get_hw_probes slot_0___BlackBoxJam_0_m_axi_hostmem___Read_Transactions_0] 
set_property NAME.CUSTOM {slot_0 : BlackBoxJam_0_m_axi_hostmem : RLAST} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_rlast] 
set_property NAME.CUSTOM {slot_0 : BlackBoxJam_0_m_axi_hostmem : W Channel  Events} [get_hw_probes W_Channel_(i1:s0)_(BlackBoxJam_0_m_axi_hostmem)] 
set_property NAME.CUSTOM {slot_0 : BlackBoxJam_0_m_axi_hostmem : WDATA} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_wdata] 
set_property NAME.CUSTOM {slot_0 : BlackBoxJam_0_m_axi_hostmem : WLAST} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_wlast] 
set_property NAME.CUSTOM {slot_0 : BlackBoxJam_0_m_axi_hostmem : WSTRB} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_wstrb] 
set_property NAME.CUSTOM {slot_0 : ps8_0_axi_periph_M00_AXI : ARPROT} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_arprot] 
set_property NAME.CUSTOM {slot_0 : ps8_0_axi_periph_M00_AXI : ARREADY} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_arready] 
set_property NAME.CUSTOM {slot_0 : ps8_0_axi_periph_M00_AXI : ARVALID} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_arvalid] 
set_property NAME.CUSTOM {slot_0 : ps8_0_axi_periph_M00_AXI : AWPROT} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_awprot] 
set_property NAME.CUSTOM {slot_0 : ps8_0_axi_periph_M00_AXI : AWREADY} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_awready] 
set_property NAME.CUSTOM {slot_0 : ps8_0_axi_periph_M00_AXI : AWVALID} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_awvalid] 
set_property NAME.CUSTOM {slot_0 : ps8_0_axi_periph_M00_AXI : BREADY} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_bready] 
set_property NAME.CUSTOM {slot_0 : ps8_0_axi_periph_M00_AXI : BRESP} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_bresp] 
set_property NAME.CUSTOM {slot_0 : ps8_0_axi_periph_M00_AXI : BVALID} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_bvalid] 
set_property NAME.CUSTOM {slot_0 : ps8_0_axi_periph_M00_AXI : RREADY} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_rready] 
set_property NAME.CUSTOM {slot_0 : ps8_0_axi_periph_M00_AXI : RRESP} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_rresp] 
set_property NAME.CUSTOM {slot_0 : ps8_0_axi_periph_M00_AXI : RVALID} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_rvalid] 
set_property NAME.CUSTOM {slot_0 : ps8_0_axi_periph_M00_AXI : WREADY} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_wready] 
set_property NAME.CUSTOM {slot_0 : ps8_0_axi_periph_M00_AXI : WVALID} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_wvalid] 
set_property NAME.CUSTOM {slot_1 : BlackBoxJam_0_m_axi_hostmem : ARPROT} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_1_axi_arprot] 
set_property NAME.CUSTOM {slot_1 : BlackBoxJam_0_m_axi_hostmem : ARREADY} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_1_axi_arready] 
set_property NAME.CUSTOM {slot_1 : BlackBoxJam_0_m_axi_hostmem : ARVALID} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_1_axi_arvalid] 
set_property NAME.CUSTOM {slot_1 : BlackBoxJam_0_m_axi_hostmem : AWPROT} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_1_axi_awprot] 
set_property NAME.CUSTOM {slot_1 : BlackBoxJam_0_m_axi_hostmem : AWREADY} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_1_axi_awready] 
set_property NAME.CUSTOM {slot_1 : BlackBoxJam_0_m_axi_hostmem : AWVALID} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_1_axi_awvalid] 
set_property NAME.CUSTOM {slot_1 : BlackBoxJam_0_m_axi_hostmem : BREADY} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_1_axi_bready] 
set_property NAME.CUSTOM {slot_1 : BlackBoxJam_0_m_axi_hostmem : BRESP} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_1_axi_bresp] 
set_property NAME.CUSTOM {slot_1 : BlackBoxJam_0_m_axi_hostmem : BVALID} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_1_axi_bvalid] 
set_property NAME.CUSTOM {slot_1 : BlackBoxJam_0_m_axi_hostmem : RREADY} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_1_axi_rready] 
set_property NAME.CUSTOM {slot_1 : BlackBoxJam_0_m_axi_hostmem : RRESP} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_1_axi_rresp] 
set_property NAME.CUSTOM {slot_1 : BlackBoxJam_0_m_axi_hostmem : RVALID} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_1_axi_rvalid] 
set_property NAME.CUSTOM {slot_1 : BlackBoxJam_0_m_axi_hostmem : WREADY} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_1_axi_wready] 
set_property NAME.CUSTOM {slot_1 : BlackBoxJam_0_m_axi_hostmem : WVALID} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_1_axi_wvalid] 
set_property NAME.CUSTOM {slot_1 : ps8_0_axi_periph_M00_AXI : AR_CNT} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_1_axi_ar_cnt] 
set_property NAME.CUSTOM {slot_1 : ps8_0_axi_periph_M00_AXI : ARADDR} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_1_axi_araddr] 
set_property NAME.CUSTOM {slot_1 : ps8_0_axi_periph_M00_AXI : AR Channel  Events} [get_hw_probes AR_Channel_(i1:s1)_(ps8_0_axi_periph_M00_AXI)] 
set_property NAME.CUSTOM {slot_1 : ps8_0_axi_periph_M00_AXI : AW_CNT} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_1_axi_aw_cnt] 
set_property NAME.CUSTOM {slot_1 : ps8_0_axi_periph_M00_AXI : AWADDR} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_1_axi_awaddr] 
set_property NAME.CUSTOM {slot_1 : ps8_0_axi_periph_M00_AXI : AW Channel  Events} [get_hw_probes AW_Channel_(i1:s1)_(ps8_0_axi_periph_M00_AXI)] 
set_property NAME.CUSTOM {slot_1 : ps8_0_axi_periph_M00_AXI : B_CNT} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_1_axi_b_cnt] 
set_property NAME.CUSTOM {slot_1 : ps8_0_axi_periph_M00_AXI : B Channel  Events} [get_hw_probes B_Channel_(i1:s1)_(ps8_0_axi_periph_M00_AXI)] 
set_property NAME.CUSTOM {slot_1 : ps8_0_axi_periph_M00_AXI : Interface  Events} [get_hw_probes Interface_(i1:s1)_(ps8_0_axi_periph_M00_AXI)] 
set_property NAME.CUSTOM {slot_1 : ps8_0_axi_periph_M00_AXI : R_CNT} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_1_axi_r_cnt] 
set_property NAME.CUSTOM {slot_1 : ps8_0_axi_periph_M00_AXI : R Channel  Events} [get_hw_probes R_Channel_(i1:s1)_(ps8_0_axi_periph_M00_AXI)] 
set_property NAME.CUSTOM {slot_1 : ps8_0_axi_periph_M00_AXI : RDATA} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_1_axi_rdata] 
set_property NAME.CUSTOM {slot_1 : ps8_0_axi_periph_M00_AXI : Read Transactions 0} [get_hw_probes slot_1___ps8_0_axi_periph_M00_AXI___Read_Transactions_0] 
set_property NAME.CUSTOM {slot_1 : ps8_0_axi_periph_M00_AXI : W Channel  Events} [get_hw_probes W_Channel_(i1:s1)_(ps8_0_axi_periph_M00_AXI)] 
set_property NAME.CUSTOM {slot_1 : ps8_0_axi_periph_M00_AXI : WDATA} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_1_axi_wdata] 
set_property NAME.CUSTOM {slot_1 : ps8_0_axi_periph_M00_AXI : Write Transactions 0} [get_hw_probes slot_1___ps8_0_axi_periph_M00_AXI___Write_Transactions_0] 
set_property NAME.CUSTOM {slot_1 : ps8_0_axi_periph_M00_AXI : WSTRB} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_1_axi_wstrb] 
set_property TRIGGER_COMPARE_VALUE eq1'bR [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_wvalid -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bR [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_awvalid -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
save_wave_config {/home/hwkim/work/pynq-bnn/BNN-PYNQ/bnn/src/network/output/vivado/bnn_seg_net_zcu104/project_1/project_1.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
save_wave_config {/home/hwkim/work/pynq-bnn/BNN-PYNQ/bnn/src/network/output/vivado/bnn_seg_net_zcu104/project_1/project_1.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wcfg}
close_hw
open_hw
connect_hw_server -url 121.155.128.106:3121
current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/88281A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Xilinx/88281A]
open_hw_target
set_property PROGRAM.FILE {/home/hwkim/work/pynq-bnn/BNN-PYNQ/bnn/src/network/output/vivado/bnn_seg_net_zcu104/project_1/project_1.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xczu7_0]
set_property PROBES.FILE {/home/hwkim/work/pynq-bnn/BNN-PYNQ/bnn/src/network/output/vivado/bnn_seg_net_zcu104/project_1/project_1.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xczu7_0]
set_property FULL_PROBES.FILE {/home/hwkim/work/pynq-bnn/BNN-PYNQ/bnn/src/network/output/vivado/bnn_seg_net_zcu104/project_1/project_1.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xczu7_0]
current_hw_device [get_hw_devices xczu7_0]
refresh_hw_device [lindex [get_hw_devices xczu7_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"u_ila_0"}]]
current_hw_device [get_hw_devices arm_dap_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices arm_dap_1] 0]
current_hw_device [get_hw_devices xczu7_0]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
save_wave_config {/home/hwkim/work/pynq-bnn/BNN-PYNQ/bnn/src/network/output/vivado/bnn_seg_net_zcu104/project_1/project_1.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
save_wave_config {/home/hwkim/work/pynq-bnn/BNN-PYNQ/bnn/src/network/output/vivado/bnn_seg_net_zcu104/project_1/project_1.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wcfg}
close_hw
open_bd_design {/home/hwkim/work/pynq-bnn/BNN-PYNQ/bnn/src/network/output/vivado/bnn_seg_net_zcu104/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property HDL_ATTRIBUTE.DEBUG false [get_bd_intf_nets { ps8_0_axi_periph_M00_AXI } ]
disconnect_bd_intf_net [get_bd_intf_net ps8_0_axi_periph_M00_AXI] [get_bd_intf_pins system_ila_0/SLOT_1_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:resize [get_bd_cells system_ila_0]
endgroup
startgroup
set_property HDL_ATTRIBUTE.DEBUG false [get_bd_intf_nets { BlackBoxJam_0_m_axi_hostmem } ]
disconnect_bd_intf_net [get_bd_intf_net BlackBoxJam_0_m_axi_hostmem] [get_bd_intf_pins system_ila_0/SLOT_0_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:resize [get_bd_cells system_ila_0]
endgroup
regenerate_bd_layout
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {BlackBoxJam_0_m_axi_hostmem}]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:debug -dict [list \
                                                          [get_bd_intf_nets BlackBoxJam_0_m_axi_hostmem] {AXI_R_ADDRESS "Data and Trigger" AXI_R_DATA "Data and Trigger" AXI_W_ADDRESS "Data and Trigger" AXI_W_DATA "Data and Trigger" AXI_W_RESPONSE "Data and Trigger" CLK_SRC "/zynq_ultra_ps_e_0/pl_clk0" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                         ]
endgroup
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
open_run synth_1 -name synth_1
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 ]]
set_property port_width 16 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/out_log_V_V_din[0]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/out_log_V_V_din[1]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/out_log_V_V_din[2]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/out_log_V_V_din[3]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/out_log_V_V_din[4]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/out_log_V_V_din[5]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/out_log_V_V_din[6]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/out_log_V_V_din[7]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/out_log_V_V_din[8]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/out_log_V_V_din[9]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/out_log_V_V_din[10]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/out_log_V_V_din[11]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/out_log_V_V_din[12]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/out_log_V_V_din[13]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/out_log_V_V_din[14]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/out_log_V_V_din[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 24 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/in_V_V_dout[0]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/in_V_V_dout[1]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/in_V_V_dout[2]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/in_V_V_dout[3]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/in_V_V_dout[4]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/in_V_V_dout[5]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/in_V_V_dout[6]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/in_V_V_dout[7]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/in_V_V_dout[8]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/in_V_V_dout[9]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/in_V_V_dout[10]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/in_V_V_dout[11]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/in_V_V_dout[12]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/in_V_V_dout[13]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/in_V_V_dout[14]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/in_V_V_dout[15]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/in_V_V_dout[16]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/in_V_V_dout[17]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/in_V_V_dout[18]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/in_V_V_dout[19]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/in_V_V_dout[20]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/in_V_V_dout[21]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/in_V_V_dout[22]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/in_V_V_dout[23]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/weights0_m_weights_V_q0[0]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/weights0_m_weights_V_q0[1]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/weights0_m_weights_V_q0[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 6 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/weights0_m_weights_V_address0[0]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/weights0_m_weights_V_address0[1]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/weights0_m_weights_V_address0[2]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/weights0_m_weights_V_address0[3]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/weights0_m_weights_V_address0[4]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/weights0_m_weights_V_address0[5]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/threshs0_m_threshold_13_address0[0]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/threshs0_m_threshold_13_address0[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 24 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/threshs0_m_threshold_q0[0]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/threshs0_m_threshold_q0[1]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/threshs0_m_threshold_q0[2]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/threshs0_m_threshold_q0[3]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/threshs0_m_threshold_q0[4]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/threshs0_m_threshold_q0[5]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/threshs0_m_threshold_q0[6]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/threshs0_m_threshold_q0[7]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/threshs0_m_threshold_q0[8]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/threshs0_m_threshold_q0[9]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/threshs0_m_threshold_q0[10]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/threshs0_m_threshold_q0[11]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/threshs0_m_threshold_q0[12]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/threshs0_m_threshold_q0[13]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/threshs0_m_threshold_q0[14]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/threshs0_m_threshold_q0[15]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/threshs0_m_threshold_q0[16]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/threshs0_m_threshold_q0[17]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/threshs0_m_threshold_q0[18]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/threshs0_m_threshold_q0[19]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/threshs0_m_threshold_q0[20]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/threshs0_m_threshold_q0[21]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/threshs0_m_threshold_q0[22]} {design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/threshs0_m_threshold_q0[23]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list design_1_i/BlackBoxJam_0/inst/ap_done ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list design_1_i/BlackBoxJam_0/inst/ap_idle ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list design_1_i/BlackBoxJam_0/inst/ap_ready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list design_1_i/BlackBoxJam_0/inst/ap_start ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/in_V_V_read ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list design_1_i/BlackBoxJam_0/inst/interrupt ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/out_V_V_write ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list design_1_i/BlackBoxJam_0/inst/grp_DoCompute_fu_1130/Matrix_Vector_Activa_6_U0/threshs0_m_threshold_ce0 ]]
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
file copy -force /home/hwkim/work/pynq-bnn/BNN-PYNQ/bnn/src/network/output/vivado/bnn_seg_net_zcu104/project_1/project_1.runs/impl_1/design_1_wrapper.sysdef /home/hwkim/work/pynq-bnn/BNN-PYNQ/bnn/src/network/output/vivado/bnn_seg_net_zcu104/project_1/project_1.sdk/design_1_wrapper.hdf

launch_sdk -workspace /home/hwkim/work/pynq-bnn/BNN-PYNQ/bnn/src/network/output/vivado/bnn_seg_net_zcu104/project_1/project_1.sdk -hwspec /home/hwkim/work/pynq-bnn/BNN-PYNQ/bnn/src/network/output/vivado/bnn_seg_net_zcu104/project_1/project_1.sdk/design_1_wrapper.hdf
open_hw
connect_hw_server -url 121.155.128.106:3121
current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/88281A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Xilinx/88281A]
open_hw_target
set_property PROGRAM.FILE {/home/hwkim/work/pynq-bnn/BNN-PYNQ/bnn/src/network/output/vivado/bnn_seg_net_zcu104/project_1/project_1.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xczu7_0]
set_property PROBES.FILE {/home/hwkim/work/pynq-bnn/BNN-PYNQ/bnn/src/network/output/vivado/bnn_seg_net_zcu104/project_1/project_1.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xczu7_0]
set_property FULL_PROBES.FILE {/home/hwkim/work/pynq-bnn/BNN-PYNQ/bnn/src/network/output/vivado/bnn_seg_net_zcu104/project_1/project_1.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xczu7_0]
current_hw_device [get_hw_devices xczu7_0]
refresh_hw_device [lindex [get_hw_devices xczu7_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"u_ila_0"}]]
current_hw_device [get_hw_devices arm_dap_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices arm_dap_1] 0]
current_hw_device [get_hw_devices xczu7_0]
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_wvalid -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_awvalid -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {AW_Channel_(i1:s0)_(BlackBoxJam_0_m_axi_hostmem)} {AR_Channel_(i1:s0)_(BlackBoxJam_0_m_axi_hostmem)} {B_Channel_(i1:s0)_(BlackBoxJam_0_m_axi_hostmem)} {R_Channel_(i1:s0)_(BlackBoxJam_0_m_axi_hostmem)} {W_Channel_(i1:s0)_(BlackBoxJam_0_m_axi_hostmem)} }
set_property NAME.CUSTOM {slot_0 : BlackBoxJam_0_m_axi_hostmem : AW Channel  Events} [get_hw_probes AW_Channel_(i1:s0)_(BlackBoxJam_0_m_axi_hostmem)] 
set_property NAME.CUSTOM {slot_0 : BlackBoxJam_0_m_axi_hostmem : AR Channel  Events} [get_hw_probes AR_Channel_(i1:s0)_(BlackBoxJam_0_m_axi_hostmem)] 
set_property NAME.CUSTOM {slot_0 : BlackBoxJam_0_m_axi_hostmem : B Channel  Events} [get_hw_probes B_Channel_(i1:s0)_(BlackBoxJam_0_m_axi_hostmem)] 
set_property NAME.CUSTOM {slot_0 : BlackBoxJam_0_m_axi_hostmem : R Channel  Events} [get_hw_probes R_Channel_(i1:s0)_(BlackBoxJam_0_m_axi_hostmem)] 
set_property NAME.CUSTOM {slot_0 : BlackBoxJam_0_m_axi_hostmem : W Channel  Events} [get_hw_probes W_Channel_(i1:s0)_(BlackBoxJam_0_m_axi_hostmem)] 
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {design_1_i/system_ila_0/inst/net_slot_0_axi_ar_ctrl} {design_1_i/system_ila_0/inst/net_slot_0_axi_aw_ctrl} {design_1_i/system_ila_0/inst/net_slot_0_axi_b_ctrl} {design_1_i/system_ila_0/inst/net_slot_0_axi_r_ctrl} {design_1_i/system_ila_0/inst/net_slot_0_axi_w_ctrl} {design_1_i/system_ila_0/inst/net_slot_0_axi_ar_cnt} {design_1_i/system_ila_0/inst/net_slot_0_axi_araddr} {design_1_i/system_ila_0/inst/net_slot_0_axi_arcache} {AR_Channel_(i1:s0)_(BlackBoxJam_0_m_axi_hostmem)} {design_1_i/system_ila_0/inst/net_slot_0_axi_arlen} {design_1_i/system_ila_0/inst/net_slot_0_axi_arlock} {design_1_i/system_ila_0/inst/net_slot_0_axi_arqos} {design_1_i/system_ila_0/inst/net_slot_0_axi_arregion} {design_1_i/system_ila_0/inst/net_slot_0_axi_arsize} {design_1_i/system_ila_0/inst/net_slot_0_axi_aw_cnt} {design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr} {design_1_i/system_ila_0/inst/net_slot_0_axi_awcache} {AW_Channel_(i1:s0)_(BlackBoxJam_0_m_axi_hostmem)} {design_1_i/system_ila_0/inst/net_slot_0_axi_awlen} {design_1_i/system_ila_0/inst/net_slot_0_axi_awlock} {design_1_i/system_ila_0/inst/net_slot_0_axi_awqos} {design_1_i/system_ila_0/inst/net_slot_0_axi_awregion} {design_1_i/system_ila_0/inst/net_slot_0_axi_awsize} {design_1_i/system_ila_0/inst/net_slot_0_axi_b_cnt} {B_Channel_(i1:s0)_(BlackBoxJam_0_m_axi_hostmem)} {Interface_(i1:s0)_(BlackBoxJam_0_m_axi_hostmem)} {design_1_i/system_ila_0/inst/net_slot_0_axi_r_cnt} {R_Channel_(i1:s0)_(BlackBoxJam_0_m_axi_hostmem)} {design_1_i/system_ila_0/inst/net_slot_0_axi_rdata} {design_1_i/system_ila_0/inst/net_slot_0_axi_rlast} {W_Channel_(i1:s0)_(BlackBoxJam_0_m_axi_hostmem)} {design_1_i/system_ila_0/inst/net_slot_0_axi_wdata} {design_1_i/system_ila_0/inst/net_slot_0_axi_wlast} {design_1_i/system_ila_0/inst/net_slot_0_axi_wstrb} {design_1_i/system_ila_0/inst/net_slot_0_axi_arprot} {design_1_i/system_ila_0/inst/net_slot_0_axi_arready} {design_1_i/system_ila_0/inst/net_slot_0_axi_arvalid} {design_1_i/system_ila_0/inst/net_slot_0_axi_awprot} {design_1_i/system_ila_0/inst/net_slot_0_axi_awready} {design_1_i/system_ila_0/inst/net_slot_0_axi_awvalid} {design_1_i/system_ila_0/inst/net_slot_0_axi_bready} {design_1_i/system_ila_0/inst/net_slot_0_axi_bresp} {design_1_i/system_ila_0/inst/net_slot_0_axi_bvalid} {design_1_i/system_ila_0/inst/net_slot_0_axi_rready} {design_1_i/system_ila_0/inst/net_slot_0_axi_rresp} {design_1_i/system_ila_0/inst/net_slot_0_axi_rvalid} {design_1_i/system_ila_0/inst/net_slot_0_axi_wready} {design_1_i/system_ila_0/inst/net_slot_0_axi_wvalid} }
set_property NAME.CUSTOM {slot_0 : BlackBoxJam_0_m_axi_hostmem : AR_CNT} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_ar_cnt] 
set_property NAME.CUSTOM {slot_0 : BlackBoxJam_0_m_axi_hostmem : ARADDR} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_araddr] 
set_property NAME.CUSTOM {slot_0 : BlackBoxJam_0_m_axi_hostmem : ARCACHE} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_arcache] 
set_property NAME.CUSTOM {slot_0 : BlackBoxJam_0_m_axi_hostmem : AR Channel  Events} [get_hw_probes AR_Channel_(i1:s0)_(BlackBoxJam_0_m_axi_hostmem)] 
set_property NAME.CUSTOM {slot_0 : BlackBoxJam_0_m_axi_hostmem : ARLEN} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_arlen] 
set_property NAME.CUSTOM {slot_0 : BlackBoxJam_0_m_axi_hostmem : ARLOCK} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_arlock] 
set_property NAME.CUSTOM {slot_0 : BlackBoxJam_0_m_axi_hostmem : ARQOS} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_arqos] 
set_property NAME.CUSTOM {slot_0 : BlackBoxJam_0_m_axi_hostmem : ARREGION} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_arregion] 
set_property NAME.CUSTOM {slot_0 : BlackBoxJam_0_m_axi_hostmem : ARSIZE} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_arsize] 
set_property NAME.CUSTOM {slot_0 : BlackBoxJam_0_m_axi_hostmem : AW_CNT} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_aw_cnt] 
set_property NAME.CUSTOM {slot_0 : BlackBoxJam_0_m_axi_hostmem : AWADDR} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr] 
set_property NAME.CUSTOM {slot_0 : BlackBoxJam_0_m_axi_hostmem : AWCACHE} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_awcache] 
set_property NAME.CUSTOM {slot_0 : BlackBoxJam_0_m_axi_hostmem : AW Channel  Events} [get_hw_probes AW_Channel_(i1:s0)_(BlackBoxJam_0_m_axi_hostmem)] 
set_property NAME.CUSTOM {slot_0 : BlackBoxJam_0_m_axi_hostmem : AWLEN} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_awlen] 
set_property NAME.CUSTOM {slot_0 : BlackBoxJam_0_m_axi_hostmem : AWLOCK} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_awlock] 
set_property NAME.CUSTOM {slot_0 : BlackBoxJam_0_m_axi_hostmem : AWQOS} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_awqos] 
set_property NAME.CUSTOM {slot_0 : BlackBoxJam_0_m_axi_hostmem : AWREGION} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_awregion] 
set_property NAME.CUSTOM {slot_0 : BlackBoxJam_0_m_axi_hostmem : AWSIZE} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_awsize] 
set_property NAME.CUSTOM {slot_0 : BlackBoxJam_0_m_axi_hostmem : B_CNT} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_b_cnt] 
set_property NAME.CUSTOM {slot_0 : BlackBoxJam_0_m_axi_hostmem : B Channel  Events} [get_hw_probes B_Channel_(i1:s0)_(BlackBoxJam_0_m_axi_hostmem)] 
set_property NAME.CUSTOM {slot_0 : BlackBoxJam_0_m_axi_hostmem : Interface  Events} [get_hw_probes Interface_(i1:s0)_(BlackBoxJam_0_m_axi_hostmem)] 
set_property NAME.CUSTOM {slot_0 : BlackBoxJam_0_m_axi_hostmem : R_CNT} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_r_cnt] 
set_property NAME.CUSTOM {slot_0 : BlackBoxJam_0_m_axi_hostmem : R Channel  Events} [get_hw_probes R_Channel_(i1:s0)_(BlackBoxJam_0_m_axi_hostmem)] 
set_property NAME.CUSTOM {slot_0 : BlackBoxJam_0_m_axi_hostmem : RDATA} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_rdata] 
set_property NAME.CUSTOM {slot_0 : BlackBoxJam_0_m_axi_hostmem : RLAST} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_rlast] 
set_property NAME.CUSTOM {slot_0 : BlackBoxJam_0_m_axi_hostmem : W Channel  Events} [get_hw_probes W_Channel_(i1:s0)_(BlackBoxJam_0_m_axi_hostmem)] 
set_property NAME.CUSTOM {slot_0 : BlackBoxJam_0_m_axi_hostmem : WDATA} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_wdata] 
set_property NAME.CUSTOM {slot_0 : BlackBoxJam_0_m_axi_hostmem : WLAST} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_wlast] 
set_property NAME.CUSTOM {slot_0 : BlackBoxJam_0_m_axi_hostmem : WSTRB} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_wstrb] 
set_property NAME.CUSTOM {slot_0 : ps8_0_axi_periph_M00_AXI : ARPROT} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_arprot] 
set_property NAME.CUSTOM {slot_0 : ps8_0_axi_periph_M00_AXI : ARREADY} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_arready] 
set_property NAME.CUSTOM {slot_0 : ps8_0_axi_periph_M00_AXI : ARVALID} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_arvalid] 
set_property NAME.CUSTOM {slot_0 : ps8_0_axi_periph_M00_AXI : AWPROT} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_awprot] 
set_property NAME.CUSTOM {slot_0 : ps8_0_axi_periph_M00_AXI : AWREADY} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_awready] 
set_property NAME.CUSTOM {slot_0 : ps8_0_axi_periph_M00_AXI : AWVALID} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_awvalid] 
set_property NAME.CUSTOM {slot_0 : ps8_0_axi_periph_M00_AXI : BREADY} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_bready] 
set_property NAME.CUSTOM {slot_0 : ps8_0_axi_periph_M00_AXI : BRESP} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_bresp] 
set_property NAME.CUSTOM {slot_0 : ps8_0_axi_periph_M00_AXI : BVALID} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_bvalid] 
set_property NAME.CUSTOM {slot_0 : ps8_0_axi_periph_M00_AXI : RREADY} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_rready] 
set_property NAME.CUSTOM {slot_0 : ps8_0_axi_periph_M00_AXI : RRESP} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_rresp] 
set_property NAME.CUSTOM {slot_0 : ps8_0_axi_periph_M00_AXI : RVALID} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_rvalid] 
set_property NAME.CUSTOM {slot_0 : ps8_0_axi_periph_M00_AXI : WREADY} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_wready] 
set_property NAME.CUSTOM {slot_0 : ps8_0_axi_periph_M00_AXI : WVALID} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_wvalid] 
set_property TRIGGER_COMPARE_VALUE eq1'bR [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_awvalid -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bR [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_wvalid -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_awvalid -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
save_wave_config {/home/hwkim/work/pynq-bnn/BNN-PYNQ/bnn/src/network/output/vivado/bnn_seg_net_zcu104/project_1/project_1.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
save_wave_config {/home/hwkim/work/pynq-bnn/BNN-PYNQ/bnn/src/network/output/vivado/bnn_seg_net_zcu104/project_1/project_1.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wcfg}
close_hw
open_hw
connect_hw_server -url 121.155.128.106:3121
current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/88281A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Xilinx/88281A]
open_hw_target
set_property PROGRAM.FILE {/home/hwkim/work/pynq-bnn/BNN-PYNQ/bnn/src/network/output/vivado/bnn_seg_net_zcu104/project_1/project_1.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xczu7_0]
set_property PROBES.FILE {/home/hwkim/work/pynq-bnn/BNN-PYNQ/bnn/src/network/output/vivado/bnn_seg_net_zcu104/project_1/project_1.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xczu7_0]
set_property FULL_PROBES.FILE {/home/hwkim/work/pynq-bnn/BNN-PYNQ/bnn/src/network/output/vivado/bnn_seg_net_zcu104/project_1/project_1.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xczu7_0]
current_hw_device [get_hw_devices xczu7_0]
refresh_hw_device [lindex [get_hw_devices xczu7_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"u_ila_0"}]]
current_hw_device [get_hw_devices arm_dap_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices arm_dap_1] 0]
current_hw_device [get_hw_devices xczu7_0]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
save_wave_config {/home/hwkim/work/pynq-bnn/BNN-PYNQ/bnn/src/network/output/vivado/bnn_seg_net_zcu104/project_1/project_1.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
save_wave_config {/home/hwkim/work/pynq-bnn/BNN-PYNQ/bnn/src/network/output/vivado/bnn_seg_net_zcu104/project_1/project_1.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wcfg}
