Mem_reg_WB.v,verilog,xil_defaultlib,../../../../Pipeline_CPU.srcs/sources_1/ip/Mem_reg_WB_0/Mem_reg_WB.v,
Mem_reg_WB_0.v,verilog,xil_defaultlib,../../../../Pipeline_CPU.srcs/sources_1/ip/Mem_reg_WB_0/sim/Mem_reg_WB_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
