# Reading pref.tcl
# do UART_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/YITAN/OneDrive/Escritorio/ProyectoGrupalFAC/RBolanos-compu-archi-found-2G1-2024/FAC_SystemVerilog {C:/Users/YITAN/OneDrive/Escritorio/ProyectoGrupalFAC/RBolanos-compu-archi-found-2G1-2024/FAC_SystemVerilog/uart_rx.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 05:06:30 on Oct 15,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/YITAN/OneDrive/Escritorio/ProyectoGrupalFAC/RBolanos-compu-archi-found-2G1-2024/FAC_SystemVerilog" C:/Users/YITAN/OneDrive/Escritorio/ProyectoGrupalFAC/RBolanos-compu-archi-found-2G1-2024/FAC_SystemVerilog/uart_rx.sv 
# -- Compiling module uart_rx
# 
# Top level modules:
# 	uart_rx
# End time: 05:06:30 on Oct 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/YITAN/OneDrive/Escritorio/ProyectoGrupalFAC/RBolanos-compu-archi-found-2G1-2024/FAC_SystemVerilog {C:/Users/YITAN/OneDrive/Escritorio/ProyectoGrupalFAC/RBolanos-compu-archi-found-2G1-2024/FAC_SystemVerilog/fpga_top.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 05:06:30 on Oct 15,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/YITAN/OneDrive/Escritorio/ProyectoGrupalFAC/RBolanos-compu-archi-found-2G1-2024/FAC_SystemVerilog" C:/Users/YITAN/OneDrive/Escritorio/ProyectoGrupalFAC/RBolanos-compu-archi-found-2G1-2024/FAC_SystemVerilog/fpga_top.sv 
# -- Compiling module fpga_top
# 
# Top level modules:
# 	fpga_top
# End time: 05:06:30 on Oct 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/YITAN/OneDrive/Escritorio/ProyectoGrupalFAC/RBolanos-compu-archi-found-2G1-2024/FAC_SystemVerilog/output_files {C:/Users/YITAN/OneDrive/Escritorio/ProyectoGrupalFAC/RBolanos-compu-archi-found-2G1-2024/FAC_SystemVerilog/output_files/uart_tx.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 05:06:30 on Oct 15,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/YITAN/OneDrive/Escritorio/ProyectoGrupalFAC/RBolanos-compu-archi-found-2G1-2024/FAC_SystemVerilog/output_files" C:/Users/YITAN/OneDrive/Escritorio/ProyectoGrupalFAC/RBolanos-compu-archi-found-2G1-2024/FAC_SystemVerilog/output_files/uart_tx.sv 
# -- Compiling module uart_tx
# 
# Top level modules:
# 	uart_tx
# End time: 05:06:30 on Oct 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/YITAN/OneDrive/Escritorio/ProyectoGrupalFAC/RBolanos-compu-archi-found-2G1-2024/FAC_SystemVerilog {C:/Users/YITAN/OneDrive/Escritorio/ProyectoGrupalFAC/RBolanos-compu-archi-found-2G1-2024/FAC_SystemVerilog/tb_fpga_top.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 05:06:30 on Oct 15,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/YITAN/OneDrive/Escritorio/ProyectoGrupalFAC/RBolanos-compu-archi-found-2G1-2024/FAC_SystemVerilog" C:/Users/YITAN/OneDrive/Escritorio/ProyectoGrupalFAC/RBolanos-compu-archi-found-2G1-2024/FAC_SystemVerilog/tb_fpga_top.sv 
# -- Compiling module tb_fpga_top
# 
# Top level modules:
# 	tb_fpga_top
# End time: 05:06:30 on Oct 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_fpga_top
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb_fpga_top 
# Start time: 05:06:31 on Oct 15,2024
# Loading sv_std.std
# Loading work.tb_fpga_top
# Loading work.fpga_top
# Loading work.uart_rx
# Loading work.uart_tx
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Tiempo                    0: LEDs = 0000, TX = 1
# Simulaci贸n de la recepci贸n de '11001100'
# Tiempo            989950000: LEDs = 1100, TX = 1
# Datos recibidos: 11001100, LEDs actualizados a: 1100
# Tiempo           1094130000: LEDs = 1100, TX = 0
# Tiempo           1198290000: LEDs = 1100, TX = 1
# Tiempo           1302450000: LEDs = 1100, TX = 0
# Tiempo           1406610000: LEDs = 1100, TX = 1
# Tiempo           1614930000: LEDs = 1100, TX = 0
# Tiempo           1823250000: LEDs = 1100, TX = 1
# Simulaci贸n de la recepci贸n de '10101010'
# Tiempo           5173290000: LEDs = 1010, TX = 1
# Datos recibidos: 10101010, LEDs actualizados a: 1010
# Tiempo           5277470000: LEDs = 1010, TX = 0
# Tiempo           5381630000: LEDs = 1010, TX = 1
# Tiempo           5589950000: LEDs = 1010, TX = 0
# Tiempo           5694110000: LEDs = 1010, TX = 1
# Tiempo           5798270000: LEDs = 1010, TX = 0
# Tiempo           5902430000: LEDs = 1010, TX = 1
# Tiempo           6006590000: LEDs = 1010, TX = 0
# Tiempo           6110750000: LEDs = 1010, TX = 1
# ** Note: $stop    : C:/Users/YITAN/OneDrive/Escritorio/ProyectoGrupalFAC/RBolanos-compu-archi-found-2G1-2024/FAC_SystemVerilog/tb_fpga_top.sv(58)
#    Time: 8366880 ns  Iteration: 0  Instance: /tb_fpga_top
# Break in Module tb_fpga_top at C:/Users/YITAN/OneDrive/Escritorio/ProyectoGrupalFAC/RBolanos-compu-archi-found-2G1-2024/FAC_SystemVerilog/tb_fpga_top.sv line 58
# End time: 05:06:56 on Oct 15,2024, Elapsed time: 0:00:25
# Errors: 0, Warnings: 0
