

================================================================
== Vitis HLS Report for 'sigmoid_top'
================================================================
* Date:           Mon Dec  6 19:26:09 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        sigmoid_new
* Solution:       8_8 (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k325t-ffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  60.000 ns|  60.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    1|       -|       -|    -|
|Expression       |        -|    -|       0|    1161|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    0|       0|     172|    -|
|Memory           |        0|    -|       7|       2|    -|
|Multiplexer      |        -|    -|       -|       -|    -|
|Register         |        -|    -|     223|      32|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    1|     230|    1367|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      890|  840|  407600|  203800|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|   ~0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+-----------------------------+---------+----+---+----+-----+
    |            Instance            |            Module           | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------------+-----------------------------+---------+----+---+----+-----+
    |dcmp_64ns_64ns_1_2_no_dsp_1_U1  |dcmp_64ns_64ns_1_2_no_dsp_1  |        0|   0|  0|   0|    0|
    |mul_8ns_5ns_10_1_1_U3           |mul_8ns_5ns_10_1_1           |        0|   0|  0|  41|    0|
    |mul_8ns_6ns_13_1_1_U2           |mul_8ns_6ns_13_1_1           |        0|   0|  0|  41|    0|
    |mul_8ns_8ns_16_1_1_U5           |mul_8ns_8ns_16_1_1           |        0|   0|  0|  41|    0|
    |mul_9s_7ns_16_1_1_U4            |mul_9s_7ns_16_1_1            |        0|   0|  0|  49|    0|
    +--------------------------------+-----------------------------+---------+----+---+----+-----+
    |Total                           |                             |        0|   0|  0| 172|    0|
    +--------------------------------+-----------------------------+---------+----+---+----+-----+

    * DSP: 
    +-----------------------------------+--------------------------------+--------------+
    |              Instance             |             Module             |  Expression  |
    +-----------------------------------+--------------------------------+--------------+
    |mac_mulsub_9s_16ns_19ns_19_4_1_U6  |mac_mulsub_9s_16ns_19ns_19_4_1  |  i0 - i1 * i2|
    +-----------------------------------+--------------------------------+--------------+

    * Memory: 
    +-------------+-----------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |   Module  | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-----------+---------+---+----+-----+------+-----+------+-------------+
    |ROM_EXP_V_U  |ROM_EXP_V  |        0|  7|   2|    0|    16|    7|     1|          112|
    +-------------+-----------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |           |        0|  7|   2|    0|    16|    7|     1|          112|
    +-------------+-----------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |add_ln712_fu_582_p2        |         +|   0|  0|   15|           8|           6|
    |add_ln952_fu_304_p2        |         +|   0|  0|   15|           8|           7|
    |add_ln961_fu_340_p2        |         +|   0|  0|   39|          32|           7|
    |add_ln968_fu_470_p2        |         +|   0|  0|   11|          11|          11|
    |lsb_index_fu_230_p2        |         +|   0|  0|   39|          32|           7|
    |m_1_fu_429_p2              |         +|   0|  0|   71|          64|          64|
    |ret_V_1_fu_783_p2          |         +|   0|  0|   16|           9|           7|
    |x0_V_1_fu_576_p2           |         +|   0|  0|   15|           8|           6|
    |x0_V_fu_555_p2             |         +|   0|  0|   14|           7|           6|
    |ret_V_fu_721_p2            |         -|   0|  0|   16|           7|           9|
    |sub_ln947_fu_220_p2        |         -|   0|  0|   39|           4|          32|
    |sub_ln950_fu_256_p2        |         -|   0|  0|   13|           3|           4|
    |sub_ln962_fu_346_p2        |         -|   0|  0|   39|           6|          32|
    |sub_ln968_fu_465_p2        |         -|   0|  0|   11|           3|          11|
    |and_ln1549_1_fu_635_p2     |       and|   0|  0|    2|           1|           1|
    |and_ln1549_fu_630_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln1560_fu_532_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln949_fu_298_p2        |       and|   0|  0|    2|           1|           1|
    |and_ln952_fu_316_p2        |       and|   0|  0|    8|           8|           8|
    |p_Result_2_fu_272_p2       |       and|   0|  0|    8|           8|           8|
    |tobool29_i_i653_fu_352_p2  |       and|   0|  0|    2|           1|           1|
    |r_fu_749_p2                |      ashr|   0|  0|  147|          47|          47|
    |icmp_ln1549_1_fu_372_p2    |      icmp|   0|  0|    9|           4|           1|
    |icmp_ln1549_fu_188_p2      |      icmp|   0|  0|   11|           8|           7|
    |icmp_ln1560_1_fu_517_p2    |      icmp|   0|  0|   24|          52|           1|
    |icmp_ln1560_fu_511_p2      |      icmp|   0|  0|   11|          11|           2|
    |icmp_ln938_fu_523_p2       |      icmp|   0|  0|   11|           8|           1|
    |icmp_ln949_fu_246_p2       |      icmp|   0|  0|   17|          31|           1|
    |icmp_ln950_fu_278_p2       |      icmp|   0|  0|   11|           8|           1|
    |icmp_ln961_fu_334_p2       |      icmp|   0|  0|   18|          32|           1|
    |p_Result_3_fu_322_p2       |      icmp|   0|  0|   11|           8|           1|
    |lshr_ln950_fu_266_p2       |      lshr|   0|  0|   17|           2|           8|
    |lshr_ln961_fu_404_p2       |      lshr|   0|  0|  182|          64|          64|
    |a_fu_328_p2                |        or|   0|  0|    2|           1|           1|
    |or_ln1560_1_fu_610_p2      |        or|   0|  0|    2|           1|           1|
    |or_ln1560_fu_528_p2        |        or|   0|  0|    2|           1|           1|
    |or_ln938_fu_605_p2         |        or|   0|  0|    2|           1|           1|
    |m_fu_419_p3                |    select|   0|  0|   64|           1|          64|
    |select_ln946_fu_457_p3     |    select|   0|  0|   10|           1|          10|
    |x0_V_3_fu_616_p3           |    select|   0|  0|    8|           1|           8|
    |x0_V_4_fu_641_p3           |    select|   0|  0|    8|           1|           8|
    |x0_V_6_fu_703_p3           |    select|   0|  0|    8|           1|           7|
    |shl_ln952_fu_310_p2        |       shl|   0|  0|   17|           1|           8|
    |shl_ln962_fu_413_p2        |       shl|   0|  0|  182|          64|          64|
    |ap_enable_pp0              |       xor|   0|  0|    2|           1|           2|
    |xor_ln1560_fu_538_p2       |       xor|   0|  0|    2|           2|           1|
    |xor_ln938_fu_624_p2        |       xor|   0|  0|    2|           1|           2|
    |xor_ln952_fu_292_p2        |       xor|   0|  0|    2|           1|           2|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0| 1161|         577|         545|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_ln961_reg_849                    |  32|   0|   32|          0|
    |ap_CS_fsm                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6              |   1|   0|    1|          0|
    |icmp_ln1549_1_reg_869                |   1|   0|    1|          0|
    |icmp_ln1549_1_reg_869_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln1549_reg_838                  |   1|   0|    1|          0|
    |icmp_ln1560_1_reg_894                |   1|   0|    1|          0|
    |icmp_ln1560_reg_889                  |   1|   0|    1|          0|
    |icmp_ln961_reg_844                   |   1|   0|    1|          0|
    |in_read_reg_830                      |   8|   0|    8|          0|
    |in_read_reg_830_pp0_iter1_reg        |   8|   0|    8|          0|
    |j_reg_909                            |   8|   0|    8|          0|
    |r_V_reg_904                          |  13|   0|   13|          0|
    |sub_ln962_reg_854                    |  32|   0|   32|          0|
    |tmp_2_reg_874                        |   3|   0|    3|          0|
    |tmp_2_reg_874_pp0_iter1_reg          |   3|   0|    3|          0|
    |tmp_3_reg_879                        |   5|   0|    5|          0|
    |tmp_3_reg_879_pp0_iter1_reg          |   5|   0|    5|          0|
    |tobool29_i_i653_reg_859              |   1|   0|    1|          0|
    |trunc_ln1352_reg_919                 |   5|   0|    6|          1|
    |trunc_ln1352_reg_919_pp0_iter4_reg   |   5|   0|    6|          1|
    |trunc_ln946_reg_864                  |  11|   0|   11|          0|
    |x0_V_4_reg_899                       |   7|   0|    8|          1|
    |icmp_ln1549_reg_838                  |  64|  32|    1|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 223|  32|  163|          3|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|   sigmoid_top|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|   sigmoid_top|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|   sigmoid_top|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|   sigmoid_top|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|   sigmoid_top|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|   sigmoid_top|  return value|
|ap_return  |  out|    8|  ap_ctrl_hs|   sigmoid_top|  return value|
|in_r       |   in|    8|     ap_none|          in_r|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.18>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%in_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %in_r" [Sigmoid.cpp:3]   --->   Operation 8 'read' 'in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.94ns)   --->   "%icmp_ln1549 = icmp_ugt  i8 %in_read, i8 79"   --->   Operation 9 'icmp' 'icmp_ln1549' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_Result_s = partselect i8 @llvm.part.select.i8, i8 %in_read, i32 7, i32 0"   --->   Operation 10 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_Result_6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 16777215, i8 %p_Result_s"   --->   Operation 11 'bitconcatenate' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%l = cttz i32 @llvm.cttz.i32, i32 %p_Result_6, i1 1"   --->   Operation 12 'cttz' 'l' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.51ns)   --->   "%sub_ln947 = sub i32 8, i32 %l"   --->   Operation 13 'sub' 'sub_ln947' <Predicate = true> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln947 = trunc i32 %sub_ln947"   --->   Operation 14 'trunc' 'trunc_ln947' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.51ns)   --->   "%lsb_index = add i32 %sub_ln947, i32 4294967243"   --->   Operation 15 'add' 'lsb_index' <Predicate = true> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31"   --->   Operation 16 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.28ns)   --->   "%icmp_ln949 = icmp_sgt  i31 %tmp_6, i31 0"   --->   Operation 17 'icmp' 'icmp_ln949' <Predicate = true> <Delay = 1.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln950 = trunc i32 %sub_ln947"   --->   Operation 18 'trunc' 'trunc_ln950' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.01ns)   --->   "%sub_ln950 = sub i4 14, i4 %trunc_ln950"   --->   Operation 19 'sub' 'sub_ln950' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln950)   --->   "%zext_ln950 = zext i4 %sub_ln950"   --->   Operation 20 'zext' 'zext_ln950' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln950)   --->   "%lshr_ln950 = lshr i8 255, i8 %zext_ln950"   --->   Operation 21 'lshr' 'lshr_ln950' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln950)   --->   "%p_Result_2 = and i8 %in_read, i8 %lshr_ln950"   --->   Operation 22 'and' 'p_Result_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.41ns) (out node of the LUT)   --->   "%icmp_ln950 = icmp_ne  i8 %p_Result_2, i8 0"   --->   Operation 23 'icmp' 'icmp_ln950' <Predicate = true> <Delay = 1.41> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node tobool29_i_i653)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31"   --->   Operation 24 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node tobool29_i_i653)   --->   "%xor_ln952 = xor i1 %tmp_8, i1 1"   --->   Operation 25 'xor' 'xor_ln952' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node tobool29_i_i653)   --->   "%and_ln949 = and i1 %icmp_ln949, i1 %icmp_ln950"   --->   Operation 26 'and' 'and_ln949' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.35ns)   --->   "%add_ln952 = add i8 %trunc_ln947, i8 203"   --->   Operation 27 'add' 'add_ln952' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node p_Result_3)   --->   "%shl_ln952 = shl i8 1, i8 %add_ln952"   --->   Operation 28 'shl' 'shl_ln952' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node p_Result_3)   --->   "%and_ln952 = and i8 %shl_ln952, i8 %in_read"   --->   Operation 29 'and' 'and_ln952' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.83ns) (out node of the LUT)   --->   "%p_Result_3 = icmp_ne  i8 %and_ln952, i8 0"   --->   Operation 30 'icmp' 'p_Result_3' <Predicate = true> <Delay = 1.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node tobool29_i_i653)   --->   "%a = or i1 %p_Result_3, i1 %and_ln949"   --->   Operation 31 'or' 'a' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.28ns)   --->   "%icmp_ln961 = icmp_sgt  i32 %lsb_index, i32 0"   --->   Operation 32 'icmp' 'icmp_ln961' <Predicate = true> <Delay = 1.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.51ns)   --->   "%add_ln961 = add i32 %sub_ln947, i32 4294967242"   --->   Operation 33 'add' 'add_ln961' <Predicate = true> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (1.51ns)   --->   "%sub_ln962 = sub i32 54, i32 %sub_ln947"   --->   Operation 34 'sub' 'sub_ln962' <Predicate = true> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.47ns) (out node of the LUT)   --->   "%tobool29_i_i653 = and i1 %a, i1 %xor_ln952"   --->   Operation 35 'and' 'tobool29_i_i653' <Predicate = true> <Delay = 0.47> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln946 = trunc i32 %l"   --->   Operation 36 'trunc' 'trunc_ln946' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %in_read, i32 4, i32 7"   --->   Operation 37 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.86ns)   --->   "%icmp_ln1549_1 = icmp_ne  i4 %tmp_10, i4 0"   --->   Operation 38 'icmp' 'icmp_ln1549_1' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %in_read, i32 5, i32 7"   --->   Operation 39 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %in_read, i32 3, i32 7"   --->   Operation 40 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.29>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln960 = zext i8 %in_read"   --->   Operation 41 'zext' 'zext_ln960' <Predicate = (!icmp_ln1549)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%zext_ln961 = zext i32 %add_ln961"   --->   Operation 42 'zext' 'zext_ln961' <Predicate = (icmp_ln961 & !icmp_ln1549)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%lshr_ln961 = lshr i64 %zext_ln960, i64 %zext_ln961"   --->   Operation 43 'lshr' 'lshr_ln961' <Predicate = (icmp_ln961 & !icmp_ln1549)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%zext_ln962 = zext i32 %sub_ln962"   --->   Operation 44 'zext' 'zext_ln962' <Predicate = (!icmp_ln961 & !icmp_ln1549)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%shl_ln962 = shl i64 %zext_ln960, i64 %zext_ln962"   --->   Operation 45 'shl' 'shl_ln962' <Predicate = (!icmp_ln961 & !icmp_ln1549)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%m = select i1 %icmp_ln961, i64 %lshr_ln961, i64 %shl_ln962"   --->   Operation 46 'select' 'm' <Predicate = (!icmp_ln1549)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%zext_ln964 = zext i1 %tobool29_i_i653"   --->   Operation 47 'zext' 'zext_ln964' <Predicate = (!icmp_ln1549)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (2.00ns) (out node of the LUT)   --->   "%m_1 = add i64 %m, i64 %zext_ln964"   --->   Operation 48 'add' 'm_1' <Predicate = (!icmp_ln1549)> <Delay = 2.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%m_5 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_1, i32 1, i32 63"   --->   Operation 49 'partselect' 'm_5' <Predicate = (!icmp_ln1549)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln965 = zext i63 %m_5"   --->   Operation 50 'zext' 'zext_ln965' <Predicate = (!icmp_ln1549)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%p_Result_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_1, i32 54"   --->   Operation 51 'bitselect' 'p_Result_4' <Predicate = (!icmp_ln1549)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.49ns)   --->   "%select_ln946 = select i1 %p_Result_4, i11 1023, i11 1022"   --->   Operation 52 'select' 'select_ln946' <Predicate = (!icmp_ln1549)> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln968 = sub i11 4, i11 %trunc_ln946"   --->   Operation 53 'sub' 'sub_ln968' <Predicate = (!icmp_ln1549)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.99> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 54 [1/1] (1.98ns) (root node of TernaryAdder)   --->   "%add_ln968 = add i11 %sub_ln968, i11 %select_ln946"   --->   Operation 54 'add' 'add_ln968' <Predicate = (!icmp_ln1549)> <Delay = 1.98> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.99> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 0, i11 %add_ln968"   --->   Operation 55 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln1549)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%p_Result_7 = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %zext_ln965, i12 %tmp, i32 52, i32 63"   --->   Operation 56 'partset' 'p_Result_7' <Predicate = (!icmp_ln1549)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%bitcast_ln741 = bitcast i64 %p_Result_7"   --->   Operation 57 'bitcast' 'bitcast_ln741' <Predicate = (!icmp_ln1549)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i52 @_ssdm_op_PartSelect.i52.i64.i32.i32, i64 %m_1, i32 1, i32 52"   --->   Operation 58 'partselect' 'trunc_ln3' <Predicate = (!icmp_ln1549)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (1.07ns)   --->   "%icmp_ln1560 = icmp_ne  i11 %add_ln968, i11 2047"   --->   Operation 59 'icmp' 'icmp_ln1560' <Predicate = (!icmp_ln1549)> <Delay = 1.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (1.36ns)   --->   "%icmp_ln1560_1 = icmp_eq  i52 %trunc_ln3, i52 0"   --->   Operation 60 'icmp' 'icmp_ln1560_1' <Predicate = (!icmp_ln1549)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [2/2] (2.81ns)   --->   "%tmp_1 = fcmp_oge  i64 %bitcast_ln741, i64 2.375"   --->   Operation 61 'dcmp' 'tmp_1' <Predicate = (!icmp_ln1549)> <Delay = 2.81> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.40>
ST_3 : Operation 62 [1/1] (0.94ns)   --->   "%icmp_ln938 = icmp_eq  i8 %in_read, i8 0"   --->   Operation 62 'icmp' 'icmp_ln938' <Predicate = (!icmp_ln1549)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node xor_ln1560)   --->   "%or_ln1560 = or i1 %icmp_ln1560_1, i1 %icmp_ln1560"   --->   Operation 63 'or' 'or_ln1560' <Predicate = (!icmp_ln1549)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/2] (2.81ns)   --->   "%tmp_1 = fcmp_oge  i64 %bitcast_ln741, i64 2.375"   --->   Operation 64 'dcmp' 'tmp_1' <Predicate = (!icmp_ln1549)> <Delay = 2.81> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node xor_ln1560)   --->   "%and_ln1560 = and i1 %or_ln1560, i1 %tmp_1"   --->   Operation 65 'and' 'and_ln1560' <Predicate = (!icmp_ln1549)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.47ns) (out node of the LUT)   --->   "%xor_ln1560 = xor i1 %and_ln1560, i1 1"   --->   Operation 66 'xor' 'xor_ln1560' <Predicate = (!icmp_ln1549)> <Delay = 0.47> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %tmp_2, i2 0"   --->   Operation 67 'bitconcatenate' 'and_ln' <Predicate = (!icmp_ln1549)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln712 = zext i5 %and_ln"   --->   Operation 68 'zext' 'zext_ln712' <Predicate = (!icmp_ln1549)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (1.27ns)   --->   "%x0_V = add i7 %zext_ln712, i7 54"   --->   Operation 69 'add' 'x0_V' <Predicate = (!icmp_ln1549)> <Delay = 1.27> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node x0_V_4)   --->   "%zext_ln6 = zext i7 %x0_V" [Sigmoid.cpp:6]   --->   Operation 70 'zext' 'zext_ln6' <Predicate = (!icmp_ln1549)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%and_ln712_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %tmp_3, i2 0"   --->   Operation 71 'bitconcatenate' 'and_ln712_1' <Predicate = (!icmp_ln1549)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln712_1 = zext i7 %and_ln712_1"   --->   Operation 72 'zext' 'zext_ln712_1' <Predicate = (!icmp_ln1549)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (1.27ns)   --->   "%x0_V_1 = add i8 %zext_ln712_1, i8 40"   --->   Operation 73 'add' 'x0_V_1' <Predicate = (!icmp_ln1549)> <Delay = 1.27> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (1.35ns)   --->   "%add_ln712 = add i8 %in_read, i8 32"   --->   Operation 74 'add' 'add_ln712' <Predicate = (!icmp_ln1549)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node x0_V_4)   --->   "%tmp_4 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %add_ln712, i32 2, i32 7"   --->   Operation 75 'partselect' 'tmp_4' <Predicate = (!icmp_ln1549)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node x0_V_4)   --->   "%x0_V_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %tmp_4, i2 0"   --->   Operation 76 'bitconcatenate' 'x0_V_2' <Predicate = (!icmp_ln1549)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.47ns)   --->   "%or_ln938 = or i1 %icmp_ln1549, i1 %icmp_ln938"   --->   Operation 77 'or' 'or_ln938' <Predicate = (!icmp_ln1549)> <Delay = 0.47> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node x0_V_4)   --->   "%or_ln1560_1 = or i1 %or_ln938, i1 %xor_ln1560"   --->   Operation 78 'or' 'or_ln1560_1' <Predicate = (!icmp_ln1549)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node x0_V_4)   --->   "%x0_V_3 = select i1 %or_ln1560_1, i8 %x0_V_2, i8 %zext_ln6"   --->   Operation 79 'select' 'x0_V_3' <Predicate = (!icmp_ln1549)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node and_ln1549_1)   --->   "%xor_ln938 = xor i1 %or_ln938, i1 1"   --->   Operation 80 'xor' 'xor_ln938' <Predicate = (!icmp_ln1549)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node and_ln1549_1)   --->   "%and_ln1549 = and i1 %icmp_ln1549_1, i1 %xor_ln938"   --->   Operation 81 'and' 'and_ln1549' <Predicate = (!icmp_ln1549)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.47ns) (out node of the LUT)   --->   "%and_ln1549_1 = and i1 %and_ln1549, i1 %xor_ln1560"   --->   Operation 82 'and' 'and_ln1549_1' <Predicate = (!icmp_ln1549)> <Delay = 0.47> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.47ns) (out node of the LUT)   --->   "%x0_V_4 = select i1 %and_ln1549_1, i8 %x0_V_1, i8 %x0_V_3"   --->   Operation 83 'select' 'x0_V_4' <Predicate = (!icmp_ln1549)> <Delay = 0.47> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln1168 = zext i8 %in_read"   --->   Operation 84 'zext' 'zext_ln1168' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (2.70ns)   --->   "%r_V = mul i13 %zext_ln1168, i13 23"   --->   Operation 85 'mul' 'r_V' <Predicate = true> <Delay = 2.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%n = partselect i4 @_ssdm_op_PartSelect.i4.i13.i32.i32, i13 %r_V, i32 4, i32 7"   --->   Operation 86 'partselect' 'n' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V, i32 4, i32 11"   --->   Operation 87 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln1171_1 = zext i8 %tmp_5"   --->   Operation 88 'zext' 'zext_ln1171_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (2.70ns)   --->   "%mul_ln1168 = mul i10 %zext_ln1171_1, i10 11"   --->   Operation 89 'mul' 'mul_ln1168' <Predicate = true> <Delay = 2.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%j = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %mul_ln1168, i32 2, i32 9"   --->   Operation 90 'partselect' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln573 = zext i4 %n"   --->   Operation 91 'zext' 'zext_ln573' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%ROM_EXP_V_addr = getelementptr i7 %ROM_EXP_V, i64 0, i64 %zext_ln573"   --->   Operation 92 'getelementptr' 'ROM_EXP_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [2/2] (1.14ns)   --->   "%r_V_1 = load i4 %ROM_EXP_V_addr"   --->   Operation 93 'load' 'r_V_1' <Predicate = true> <Delay = 1.14> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 16> <ROM>

State 4 <SV = 3> <Delay = 7.16>
ST_4 : Operation 94 [1/1] (0.37ns) (out node of the LUT)   --->   "%x0_V_6 = select i1 %icmp_ln1549, i8 64, i8 %x0_V_4"   --->   Operation 94 'select' 'x0_V_6' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node ret_V_1)   --->   "%m_4 = partselect i4 @_ssdm_op_PartSelect.i4.i13.i32.i32, i13 %r_V, i32 8, i32 11"   --->   Operation 95 'partselect' 'm_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln1246 = sext i8 %j"   --->   Operation 96 'sext' 'sext_ln1246' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (1.35ns)   --->   "%ret_V = sub i9 64, i9 %sext_ln1246"   --->   Operation 97 'sub' 'ret_V' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/2] (1.14ns)   --->   "%r_V_1 = load i4 %ROM_EXP_V_addr"   --->   Operation 98 'load' 'r_V_1' <Predicate = true> <Delay = 1.14> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 16> <ROM>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln1168_1 = zext i7 %r_V_1"   --->   Operation 99 'zext' 'zext_ln1168_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln1171 = sext i9 %ret_V"   --->   Operation 100 'sext' 'sext_ln1171' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (2.57ns)   --->   "%r_V_2 = mul i16 %sext_ln1171, i16 %zext_ln1168_1"   --->   Operation 101 'mul' 'r_V_2' <Predicate = true> <Delay = 2.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node ret_V_1)   --->   "%sext_ln1168 = sext i16 %r_V_2"   --->   Operation 102 'sext' 'sext_ln1168' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node ret_V_1)   --->   "%zext_ln1386 = zext i4 %m_4"   --->   Operation 103 'zext' 'zext_ln1386' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node ret_V_1)   --->   "%r = ashr i47 %sext_ln1168, i47 %zext_ln1386"   --->   Operation 104 'ashr' 'r' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node ret_V_1)   --->   "%exp_negx_V = partselect i8 @_ssdm_op_PartSelect.i8.i47.i32.i32, i47 %r, i32 6, i32 13"   --->   Operation 105 'partselect' 'exp_negx_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln1171 = zext i8 %x0_V_6"   --->   Operation 106 'zext' 'zext_ln1171' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln1352 = trunc i8 %x0_V_6"   --->   Operation 107 'trunc' 'trunc_ln1352' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (2.70ns)   --->   "%r_V_4 = mul i16 %zext_ln1171, i16 %zext_ln1171"   --->   Operation 108 'mul' 'r_V_4' <Predicate = true> <Delay = 2.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node ret_V_1)   --->   "%sext_ln1245 = sext i8 %exp_negx_V"   --->   Operation 109 'sext' 'sext_ln1245' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (2.21ns) (out node of the LUT)   --->   "%ret_V_1 = add i9 %sext_ln1245, i9 64"   --->   Operation 110 'add' 'ret_V_1' <Predicate = true> <Delay = 2.21> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln1246 = zext i16 %r_V_4"   --->   Operation 111 'zext' 'zext_ln1246' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln1246_1 = sext i9 %ret_V_1"   --->   Operation 112 'sext' 'sext_ln1246_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [3/3] (1.02ns) (grouped into DSP with root node ret_V_2)   --->   "%mul_ln1246 = mul i19 %sext_ln1246_1, i19 %zext_ln1246"   --->   Operation 113 'mul' 'mul_ln1246' <Predicate = true> <Delay = 1.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.02>
ST_5 : Operation 114 [2/3] (1.02ns) (grouped into DSP with root node ret_V_2)   --->   "%mul_ln1246 = mul i19 %sext_ln1246_1, i19 %zext_ln1246"   --->   Operation 114 'mul' 'mul_ln1246' <Predicate = true> <Delay = 1.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 1.49>
ST_6 : Operation 115 [1/3] (0.00ns) (grouped into DSP with root node ret_V_2)   --->   "%mul_ln1246 = mul i19 %sext_ln1246_1, i19 %zext_ln1246"   --->   Operation 115 'mul' 'mul_ln1246' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%lhs_V = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i6.i13, i6 %trunc_ln1352, i13 0"   --->   Operation 116 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 117 [2/2] (1.49ns) (root node of the DSP)   --->   "%ret_V_2 = sub i19 %lhs_V, i19 %mul_ln1246"   --->   Operation 117 'sub' 'ret_V_2' <Predicate = true> <Delay = 1.49> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 1.49>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 0"   --->   Operation 118 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0"   --->   Operation 119 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 120 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %in_r"   --->   Operation 121 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 122 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 123 [1/2] (1.49ns) (root node of the DSP)   --->   "%ret_V_2 = sub i19 %lhs_V, i19 %mul_ln1246"   --->   Operation 123 'sub' 'ret_V_2' <Predicate = true> <Delay = 1.49> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %ret_V_2, i32 12, i32 18"   --->   Operation 124 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%and_ln1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %tmp_7, i1 0"   --->   Operation 125 'bitconcatenate' 'and_ln1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%ret_ln35 = ret i8 %and_ln1" [Sigmoid.cpp:35]   --->   Operation 126 'ret' 'ret_ln35' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ROM_EXP_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_read           (read          ) [ 01110000]
icmp_ln1549       (icmp          ) [ 01111000]
p_Result_s        (partselect    ) [ 00000000]
p_Result_6        (bitconcatenate) [ 00000000]
l                 (cttz          ) [ 00000000]
sub_ln947         (sub           ) [ 00000000]
trunc_ln947       (trunc         ) [ 00000000]
lsb_index         (add           ) [ 00000000]
tmp_6             (partselect    ) [ 00000000]
icmp_ln949        (icmp          ) [ 00000000]
trunc_ln950       (trunc         ) [ 00000000]
sub_ln950         (sub           ) [ 00000000]
zext_ln950        (zext          ) [ 00000000]
lshr_ln950        (lshr          ) [ 00000000]
p_Result_2        (and           ) [ 00000000]
icmp_ln950        (icmp          ) [ 00000000]
tmp_8             (bitselect     ) [ 00000000]
xor_ln952         (xor           ) [ 00000000]
and_ln949         (and           ) [ 00000000]
add_ln952         (add           ) [ 00000000]
shl_ln952         (shl           ) [ 00000000]
and_ln952         (and           ) [ 00000000]
p_Result_3        (icmp          ) [ 00000000]
a                 (or            ) [ 00000000]
icmp_ln961        (icmp          ) [ 01100000]
add_ln961         (add           ) [ 01100000]
sub_ln962         (sub           ) [ 01100000]
tobool29_i_i653   (and           ) [ 01100000]
trunc_ln946       (trunc         ) [ 01100000]
tmp_10            (partselect    ) [ 00000000]
icmp_ln1549_1     (icmp          ) [ 01110000]
tmp_2             (partselect    ) [ 01110000]
tmp_3             (partselect    ) [ 01110000]
zext_ln960        (zext          ) [ 00000000]
zext_ln961        (zext          ) [ 00000000]
lshr_ln961        (lshr          ) [ 00000000]
zext_ln962        (zext          ) [ 00000000]
shl_ln962         (shl           ) [ 00000000]
m                 (select        ) [ 00000000]
zext_ln964        (zext          ) [ 00000000]
m_1               (add           ) [ 00000000]
m_5               (partselect    ) [ 00000000]
zext_ln965        (zext          ) [ 00000000]
p_Result_4        (bitselect     ) [ 00000000]
select_ln946      (select        ) [ 00000000]
sub_ln968         (sub           ) [ 00000000]
add_ln968         (add           ) [ 00000000]
tmp               (bitconcatenate) [ 00000000]
p_Result_7        (partset       ) [ 00000000]
bitcast_ln741     (bitcast       ) [ 01010000]
trunc_ln3         (partselect    ) [ 00000000]
icmp_ln1560       (icmp          ) [ 01010000]
icmp_ln1560_1     (icmp          ) [ 01010000]
icmp_ln938        (icmp          ) [ 00000000]
or_ln1560         (or            ) [ 00000000]
tmp_1             (dcmp          ) [ 00000000]
and_ln1560        (and           ) [ 00000000]
xor_ln1560        (xor           ) [ 00000000]
and_ln            (bitconcatenate) [ 00000000]
zext_ln712        (zext          ) [ 00000000]
x0_V              (add           ) [ 00000000]
zext_ln6          (zext          ) [ 00000000]
and_ln712_1       (bitconcatenate) [ 00000000]
zext_ln712_1      (zext          ) [ 00000000]
x0_V_1            (add           ) [ 00000000]
add_ln712         (add           ) [ 00000000]
tmp_4             (partselect    ) [ 00000000]
x0_V_2            (bitconcatenate) [ 00000000]
or_ln938          (or            ) [ 00000000]
or_ln1560_1       (or            ) [ 00000000]
x0_V_3            (select        ) [ 00000000]
xor_ln938         (xor           ) [ 00000000]
and_ln1549        (and           ) [ 00000000]
and_ln1549_1      (and           ) [ 00000000]
x0_V_4            (select        ) [ 01001000]
zext_ln1168       (zext          ) [ 00000000]
r_V               (mul           ) [ 01001000]
n                 (partselect    ) [ 00000000]
tmp_5             (partselect    ) [ 00000000]
zext_ln1171_1     (zext          ) [ 00000000]
mul_ln1168        (mul           ) [ 00000000]
j                 (partselect    ) [ 01001000]
zext_ln573        (zext          ) [ 00000000]
ROM_EXP_V_addr    (getelementptr ) [ 01001000]
x0_V_6            (select        ) [ 00000000]
m_4               (partselect    ) [ 00000000]
sext_ln1246       (sext          ) [ 00000000]
ret_V             (sub           ) [ 00000000]
r_V_1             (load          ) [ 00000000]
zext_ln1168_1     (zext          ) [ 00000000]
sext_ln1171       (sext          ) [ 00000000]
r_V_2             (mul           ) [ 00000000]
sext_ln1168       (sext          ) [ 00000000]
zext_ln1386       (zext          ) [ 00000000]
r                 (ashr          ) [ 00000000]
exp_negx_V        (partselect    ) [ 00000000]
zext_ln1171       (zext          ) [ 00000000]
trunc_ln1352      (trunc         ) [ 01000110]
r_V_4             (mul           ) [ 00000000]
sext_ln1245       (sext          ) [ 00000000]
ret_V_1           (add           ) [ 00000000]
zext_ln1246       (zext          ) [ 01000110]
sext_ln1246_1     (sext          ) [ 01000110]
mul_ln1246        (mul           ) [ 01000001]
lhs_V             (bitconcatenate) [ 01000001]
specbitsmap_ln0   (specbitsmap   ) [ 00000000]
specpipeline_ln0  (specpipeline  ) [ 00000000]
spectopmodule_ln0 (spectopmodule ) [ 00000000]
specbitsmap_ln0   (specbitsmap   ) [ 00000000]
specinterface_ln0 (specinterface ) [ 00000000]
ret_V_2           (sub           ) [ 00000000]
tmp_7             (partselect    ) [ 00000000]
and_ln1           (bitconcatenate) [ 00000000]
ret_ln35          (ret           ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ROM_EXP_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ROM_EXP_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i8"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i24.i8"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i1.i11"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i64.i64.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i52.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i47.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i6.i13"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i7.i1"/></StgValue>
</bind>
</comp>

<comp id="164" class="1004" name="in_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="0"/>
<pin id="166" dir="0" index="1" bw="8" slack="0"/>
<pin id="167" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="ROM_EXP_V_addr_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="7" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="4" slack="0"/>
<pin id="174" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ROM_EXP_V_addr/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_access_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="4" slack="0"/>
<pin id="179" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_V_1/3 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="64" slack="0"/>
<pin id="185" dir="0" index="1" bw="64" slack="0"/>
<pin id="186" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="icmp_ln1549_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="0"/>
<pin id="190" dir="0" index="1" bw="8" slack="0"/>
<pin id="191" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1549/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="p_Result_s_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="8" slack="0"/>
<pin id="196" dir="0" index="1" bw="8" slack="0"/>
<pin id="197" dir="0" index="2" bw="4" slack="0"/>
<pin id="198" dir="0" index="3" bw="1" slack="0"/>
<pin id="199" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="p_Result_6_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="8" slack="0"/>
<pin id="208" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_6/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="l_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="0" index="2" bw="1" slack="0"/>
<pin id="216" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="l/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="sub_ln947_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="5" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="0"/>
<pin id="223" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln947/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="trunc_ln947_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln947/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="lsb_index_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="7" slack="0"/>
<pin id="233" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_6_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="31" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="0"/>
<pin id="239" dir="0" index="2" bw="1" slack="0"/>
<pin id="240" dir="0" index="3" bw="6" slack="0"/>
<pin id="241" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="icmp_ln949_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="31" slack="0"/>
<pin id="248" dir="0" index="1" bw="31" slack="0"/>
<pin id="249" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln949/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="trunc_ln950_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln950/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="sub_ln950_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="2" slack="0"/>
<pin id="258" dir="0" index="1" bw="4" slack="0"/>
<pin id="259" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln950/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="zext_ln950_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="4" slack="0"/>
<pin id="264" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln950/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="lshr_ln950_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="4" slack="0"/>
<pin id="269" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln950/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="p_Result_2_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="8" slack="0"/>
<pin id="274" dir="0" index="1" bw="8" slack="0"/>
<pin id="275" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_2/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="icmp_ln950_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="8" slack="0"/>
<pin id="280" dir="0" index="1" bw="8" slack="0"/>
<pin id="281" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln950/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="tmp_8_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="0" index="1" bw="32" slack="0"/>
<pin id="287" dir="0" index="2" bw="6" slack="0"/>
<pin id="288" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="xor_ln952_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln952/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="and_ln949_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln949/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="add_ln952_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="8" slack="0"/>
<pin id="306" dir="0" index="1" bw="7" slack="0"/>
<pin id="307" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln952/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="shl_ln952_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="8" slack="0"/>
<pin id="313" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln952/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="and_ln952_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="8" slack="0"/>
<pin id="318" dir="0" index="1" bw="8" slack="0"/>
<pin id="319" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln952/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="p_Result_3_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="8" slack="0"/>
<pin id="324" dir="0" index="1" bw="8" slack="0"/>
<pin id="325" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="p_Result_3/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="a_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="a/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="icmp_ln961_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="0"/>
<pin id="336" dir="0" index="1" bw="32" slack="0"/>
<pin id="337" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln961/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="add_ln961_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="0"/>
<pin id="342" dir="0" index="1" bw="7" slack="0"/>
<pin id="343" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln961/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="sub_ln962_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="7" slack="0"/>
<pin id="348" dir="0" index="1" bw="32" slack="0"/>
<pin id="349" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln962/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="tobool29_i_i653_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tobool29_i_i653/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="trunc_ln946_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="0"/>
<pin id="360" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln946/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="tmp_10_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="4" slack="0"/>
<pin id="364" dir="0" index="1" bw="8" slack="0"/>
<pin id="365" dir="0" index="2" bw="4" slack="0"/>
<pin id="366" dir="0" index="3" bw="4" slack="0"/>
<pin id="367" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="icmp_ln1549_1_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="4" slack="0"/>
<pin id="374" dir="0" index="1" bw="4" slack="0"/>
<pin id="375" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1549_1/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp_2_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="3" slack="0"/>
<pin id="380" dir="0" index="1" bw="8" slack="0"/>
<pin id="381" dir="0" index="2" bw="4" slack="0"/>
<pin id="382" dir="0" index="3" bw="4" slack="0"/>
<pin id="383" dir="1" index="4" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp_3_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="5" slack="0"/>
<pin id="390" dir="0" index="1" bw="8" slack="0"/>
<pin id="391" dir="0" index="2" bw="3" slack="0"/>
<pin id="392" dir="0" index="3" bw="4" slack="0"/>
<pin id="393" dir="1" index="4" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="zext_ln960_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="8" slack="1"/>
<pin id="400" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln960/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="zext_ln961_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="1"/>
<pin id="403" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln961/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="lshr_ln961_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="8" slack="0"/>
<pin id="406" dir="0" index="1" bw="32" slack="0"/>
<pin id="407" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln961/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="zext_ln962_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="1"/>
<pin id="412" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln962/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="shl_ln962_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="8" slack="0"/>
<pin id="415" dir="0" index="1" bw="32" slack="0"/>
<pin id="416" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln962/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="m_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="1"/>
<pin id="421" dir="0" index="1" bw="64" slack="0"/>
<pin id="422" dir="0" index="2" bw="64" slack="0"/>
<pin id="423" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="zext_ln964_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="1"/>
<pin id="428" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln964/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="m_1_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="64" slack="0"/>
<pin id="431" dir="0" index="1" bw="1" slack="0"/>
<pin id="432" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_1/2 "/>
</bind>
</comp>

<comp id="435" class="1004" name="m_5_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="63" slack="0"/>
<pin id="437" dir="0" index="1" bw="64" slack="0"/>
<pin id="438" dir="0" index="2" bw="1" slack="0"/>
<pin id="439" dir="0" index="3" bw="7" slack="0"/>
<pin id="440" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_5/2 "/>
</bind>
</comp>

<comp id="445" class="1004" name="zext_ln965_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="63" slack="0"/>
<pin id="447" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln965/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="p_Result_4_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="0"/>
<pin id="451" dir="0" index="1" bw="64" slack="0"/>
<pin id="452" dir="0" index="2" bw="7" slack="0"/>
<pin id="453" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_4/2 "/>
</bind>
</comp>

<comp id="457" class="1004" name="select_ln946_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="0"/>
<pin id="459" dir="0" index="1" bw="11" slack="0"/>
<pin id="460" dir="0" index="2" bw="11" slack="0"/>
<pin id="461" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln946/2 "/>
</bind>
</comp>

<comp id="465" class="1004" name="sub_ln968_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="4" slack="0"/>
<pin id="467" dir="0" index="1" bw="11" slack="1"/>
<pin id="468" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln968/2 "/>
</bind>
</comp>

<comp id="470" class="1004" name="add_ln968_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="11" slack="0"/>
<pin id="472" dir="0" index="1" bw="11" slack="0"/>
<pin id="473" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln968/2 "/>
</bind>
</comp>

<comp id="476" class="1004" name="tmp_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="12" slack="0"/>
<pin id="478" dir="0" index="1" bw="1" slack="0"/>
<pin id="479" dir="0" index="2" bw="11" slack="0"/>
<pin id="480" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="484" class="1004" name="p_Result_7_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="64" slack="0"/>
<pin id="486" dir="0" index="1" bw="63" slack="0"/>
<pin id="487" dir="0" index="2" bw="12" slack="0"/>
<pin id="488" dir="0" index="3" bw="7" slack="0"/>
<pin id="489" dir="0" index="4" bw="7" slack="0"/>
<pin id="490" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_7/2 "/>
</bind>
</comp>

<comp id="496" class="1004" name="bitcast_ln741_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="64" slack="0"/>
<pin id="498" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln741/2 "/>
</bind>
</comp>

<comp id="501" class="1004" name="trunc_ln3_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="52" slack="0"/>
<pin id="503" dir="0" index="1" bw="64" slack="0"/>
<pin id="504" dir="0" index="2" bw="1" slack="0"/>
<pin id="505" dir="0" index="3" bw="7" slack="0"/>
<pin id="506" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/2 "/>
</bind>
</comp>

<comp id="511" class="1004" name="icmp_ln1560_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="11" slack="0"/>
<pin id="513" dir="0" index="1" bw="11" slack="0"/>
<pin id="514" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1560/2 "/>
</bind>
</comp>

<comp id="517" class="1004" name="icmp_ln1560_1_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="52" slack="0"/>
<pin id="519" dir="0" index="1" bw="52" slack="0"/>
<pin id="520" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1560_1/2 "/>
</bind>
</comp>

<comp id="523" class="1004" name="icmp_ln938_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="8" slack="2"/>
<pin id="525" dir="0" index="1" bw="8" slack="0"/>
<pin id="526" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln938/3 "/>
</bind>
</comp>

<comp id="528" class="1004" name="or_ln1560_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="1" slack="1"/>
<pin id="530" dir="0" index="1" bw="1" slack="1"/>
<pin id="531" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1560/3 "/>
</bind>
</comp>

<comp id="532" class="1004" name="and_ln1560_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="0"/>
<pin id="534" dir="0" index="1" bw="1" slack="0"/>
<pin id="535" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1560/3 "/>
</bind>
</comp>

<comp id="538" class="1004" name="xor_ln1560_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="0"/>
<pin id="540" dir="0" index="1" bw="1" slack="0"/>
<pin id="541" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1560/3 "/>
</bind>
</comp>

<comp id="544" class="1004" name="and_ln_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="5" slack="0"/>
<pin id="546" dir="0" index="1" bw="3" slack="2"/>
<pin id="547" dir="0" index="2" bw="1" slack="0"/>
<pin id="548" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/3 "/>
</bind>
</comp>

<comp id="551" class="1004" name="zext_ln712_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="5" slack="0"/>
<pin id="553" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln712/3 "/>
</bind>
</comp>

<comp id="555" class="1004" name="x0_V_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="5" slack="0"/>
<pin id="557" dir="0" index="1" bw="7" slack="0"/>
<pin id="558" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x0_V/3 "/>
</bind>
</comp>

<comp id="561" class="1004" name="zext_ln6_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="7" slack="0"/>
<pin id="563" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln6/3 "/>
</bind>
</comp>

<comp id="565" class="1004" name="and_ln712_1_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="7" slack="0"/>
<pin id="567" dir="0" index="1" bw="5" slack="2"/>
<pin id="568" dir="0" index="2" bw="1" slack="0"/>
<pin id="569" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln712_1/3 "/>
</bind>
</comp>

<comp id="572" class="1004" name="zext_ln712_1_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="7" slack="0"/>
<pin id="574" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln712_1/3 "/>
</bind>
</comp>

<comp id="576" class="1004" name="x0_V_1_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="7" slack="0"/>
<pin id="578" dir="0" index="1" bw="7" slack="0"/>
<pin id="579" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x0_V_1/3 "/>
</bind>
</comp>

<comp id="582" class="1004" name="add_ln712_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="8" slack="2"/>
<pin id="584" dir="0" index="1" bw="7" slack="0"/>
<pin id="585" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712/3 "/>
</bind>
</comp>

<comp id="587" class="1004" name="tmp_4_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="6" slack="0"/>
<pin id="589" dir="0" index="1" bw="8" slack="0"/>
<pin id="590" dir="0" index="2" bw="3" slack="0"/>
<pin id="591" dir="0" index="3" bw="4" slack="0"/>
<pin id="592" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="597" class="1004" name="x0_V_2_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="8" slack="0"/>
<pin id="599" dir="0" index="1" bw="6" slack="0"/>
<pin id="600" dir="0" index="2" bw="1" slack="0"/>
<pin id="601" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x0_V_2/3 "/>
</bind>
</comp>

<comp id="605" class="1004" name="or_ln938_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="1" slack="2"/>
<pin id="607" dir="0" index="1" bw="1" slack="0"/>
<pin id="608" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln938/3 "/>
</bind>
</comp>

<comp id="610" class="1004" name="or_ln1560_1_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="1" slack="0"/>
<pin id="612" dir="0" index="1" bw="1" slack="0"/>
<pin id="613" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1560_1/3 "/>
</bind>
</comp>

<comp id="616" class="1004" name="x0_V_3_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="0"/>
<pin id="618" dir="0" index="1" bw="8" slack="0"/>
<pin id="619" dir="0" index="2" bw="8" slack="0"/>
<pin id="620" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x0_V_3/3 "/>
</bind>
</comp>

<comp id="624" class="1004" name="xor_ln938_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="1" slack="0"/>
<pin id="626" dir="0" index="1" bw="1" slack="0"/>
<pin id="627" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln938/3 "/>
</bind>
</comp>

<comp id="630" class="1004" name="and_ln1549_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="2"/>
<pin id="632" dir="0" index="1" bw="1" slack="0"/>
<pin id="633" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1549/3 "/>
</bind>
</comp>

<comp id="635" class="1004" name="and_ln1549_1_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="1" slack="0"/>
<pin id="637" dir="0" index="1" bw="1" slack="0"/>
<pin id="638" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1549_1/3 "/>
</bind>
</comp>

<comp id="641" class="1004" name="x0_V_4_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="1" slack="0"/>
<pin id="643" dir="0" index="1" bw="8" slack="0"/>
<pin id="644" dir="0" index="2" bw="8" slack="0"/>
<pin id="645" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x0_V_4/3 "/>
</bind>
</comp>

<comp id="649" class="1004" name="zext_ln1168_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="8" slack="2"/>
<pin id="651" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1168/3 "/>
</bind>
</comp>

<comp id="652" class="1004" name="r_V_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="8" slack="0"/>
<pin id="654" dir="0" index="1" bw="6" slack="0"/>
<pin id="655" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/3 "/>
</bind>
</comp>

<comp id="658" class="1004" name="n_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="4" slack="0"/>
<pin id="660" dir="0" index="1" bw="13" slack="0"/>
<pin id="661" dir="0" index="2" bw="4" slack="0"/>
<pin id="662" dir="0" index="3" bw="4" slack="0"/>
<pin id="663" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="n/3 "/>
</bind>
</comp>

<comp id="668" class="1004" name="tmp_5_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="8" slack="0"/>
<pin id="670" dir="0" index="1" bw="13" slack="0"/>
<pin id="671" dir="0" index="2" bw="4" slack="0"/>
<pin id="672" dir="0" index="3" bw="5" slack="0"/>
<pin id="673" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="678" class="1004" name="zext_ln1171_1_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="8" slack="0"/>
<pin id="680" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1171_1/3 "/>
</bind>
</comp>

<comp id="682" class="1004" name="mul_ln1168_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="8" slack="0"/>
<pin id="684" dir="0" index="1" bw="5" slack="0"/>
<pin id="685" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1168/3 "/>
</bind>
</comp>

<comp id="688" class="1004" name="j_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="8" slack="0"/>
<pin id="690" dir="0" index="1" bw="10" slack="0"/>
<pin id="691" dir="0" index="2" bw="3" slack="0"/>
<pin id="692" dir="0" index="3" bw="5" slack="0"/>
<pin id="693" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="698" class="1004" name="zext_ln573_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="4" slack="0"/>
<pin id="700" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln573/3 "/>
</bind>
</comp>

<comp id="703" class="1004" name="x0_V_6_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="1" slack="3"/>
<pin id="705" dir="0" index="1" bw="8" slack="0"/>
<pin id="706" dir="0" index="2" bw="8" slack="1"/>
<pin id="707" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x0_V_6/4 "/>
</bind>
</comp>

<comp id="709" class="1004" name="m_4_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="4" slack="0"/>
<pin id="711" dir="0" index="1" bw="13" slack="1"/>
<pin id="712" dir="0" index="2" bw="5" slack="0"/>
<pin id="713" dir="0" index="3" bw="5" slack="0"/>
<pin id="714" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_4/4 "/>
</bind>
</comp>

<comp id="718" class="1004" name="sext_ln1246_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="8" slack="1"/>
<pin id="720" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1246/4 "/>
</bind>
</comp>

<comp id="721" class="1004" name="ret_V_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="8" slack="0"/>
<pin id="723" dir="0" index="1" bw="8" slack="0"/>
<pin id="724" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V/4 "/>
</bind>
</comp>

<comp id="727" class="1004" name="zext_ln1168_1_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="7" slack="0"/>
<pin id="729" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1168_1/4 "/>
</bind>
</comp>

<comp id="731" class="1004" name="sext_ln1171_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="9" slack="0"/>
<pin id="733" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171/4 "/>
</bind>
</comp>

<comp id="735" class="1004" name="r_V_2_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="9" slack="0"/>
<pin id="737" dir="0" index="1" bw="7" slack="0"/>
<pin id="738" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_2/4 "/>
</bind>
</comp>

<comp id="741" class="1004" name="sext_ln1168_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="16" slack="0"/>
<pin id="743" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1168/4 "/>
</bind>
</comp>

<comp id="745" class="1004" name="zext_ln1386_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="4" slack="0"/>
<pin id="747" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1386/4 "/>
</bind>
</comp>

<comp id="749" class="1004" name="r_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="16" slack="0"/>
<pin id="751" dir="0" index="1" bw="4" slack="0"/>
<pin id="752" dir="1" index="2" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="r/4 "/>
</bind>
</comp>

<comp id="755" class="1004" name="exp_negx_V_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="8" slack="0"/>
<pin id="757" dir="0" index="1" bw="47" slack="0"/>
<pin id="758" dir="0" index="2" bw="4" slack="0"/>
<pin id="759" dir="0" index="3" bw="5" slack="0"/>
<pin id="760" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_negx_V/4 "/>
</bind>
</comp>

<comp id="765" class="1004" name="zext_ln1171_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="8" slack="0"/>
<pin id="767" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1171/4 "/>
</bind>
</comp>

<comp id="769" class="1004" name="trunc_ln1352_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="8" slack="0"/>
<pin id="771" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1352/4 "/>
</bind>
</comp>

<comp id="773" class="1004" name="r_V_4_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="8" slack="0"/>
<pin id="775" dir="0" index="1" bw="8" slack="0"/>
<pin id="776" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_4/4 "/>
</bind>
</comp>

<comp id="779" class="1004" name="sext_ln1245_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="8" slack="0"/>
<pin id="781" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1245/4 "/>
</bind>
</comp>

<comp id="783" class="1004" name="ret_V_1_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="8" slack="0"/>
<pin id="785" dir="0" index="1" bw="8" slack="0"/>
<pin id="786" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_1/4 "/>
</bind>
</comp>

<comp id="789" class="1004" name="zext_ln1246_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="16" slack="0"/>
<pin id="791" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1246/4 "/>
</bind>
</comp>

<comp id="793" class="1004" name="sext_ln1246_1_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="9" slack="0"/>
<pin id="795" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1246_1/4 "/>
</bind>
</comp>

<comp id="797" class="1004" name="lhs_V_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="19" slack="0"/>
<pin id="799" dir="0" index="1" bw="6" slack="2"/>
<pin id="800" dir="0" index="2" bw="1" slack="0"/>
<pin id="801" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V/6 "/>
</bind>
</comp>

<comp id="804" class="1004" name="tmp_7_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="7" slack="0"/>
<pin id="806" dir="0" index="1" bw="19" slack="0"/>
<pin id="807" dir="0" index="2" bw="5" slack="0"/>
<pin id="808" dir="0" index="3" bw="6" slack="0"/>
<pin id="809" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/7 "/>
</bind>
</comp>

<comp id="813" class="1004" name="and_ln1_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="8" slack="0"/>
<pin id="815" dir="0" index="1" bw="7" slack="0"/>
<pin id="816" dir="0" index="2" bw="1" slack="0"/>
<pin id="817" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln1/7 "/>
</bind>
</comp>

<comp id="821" class="1007" name="grp_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="9" slack="0"/>
<pin id="823" dir="0" index="1" bw="16" slack="0"/>
<pin id="824" dir="0" index="2" bw="19" slack="0"/>
<pin id="825" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln1246/4 ret_V_2/6 "/>
</bind>
</comp>

<comp id="830" class="1005" name="in_read_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="8" slack="1"/>
<pin id="832" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="in_read "/>
</bind>
</comp>

<comp id="838" class="1005" name="icmp_ln1549_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="1" slack="1"/>
<pin id="840" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln1549 "/>
</bind>
</comp>

<comp id="844" class="1005" name="icmp_ln961_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="1" slack="1"/>
<pin id="846" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln961 "/>
</bind>
</comp>

<comp id="849" class="1005" name="add_ln961_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="32" slack="1"/>
<pin id="851" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln961 "/>
</bind>
</comp>

<comp id="854" class="1005" name="sub_ln962_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="32" slack="1"/>
<pin id="856" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln962 "/>
</bind>
</comp>

<comp id="859" class="1005" name="tobool29_i_i653_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="1" slack="1"/>
<pin id="861" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tobool29_i_i653 "/>
</bind>
</comp>

<comp id="864" class="1005" name="trunc_ln946_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="11" slack="1"/>
<pin id="866" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln946 "/>
</bind>
</comp>

<comp id="869" class="1005" name="icmp_ln1549_1_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="1" slack="2"/>
<pin id="871" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln1549_1 "/>
</bind>
</comp>

<comp id="874" class="1005" name="tmp_2_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="3" slack="2"/>
<pin id="876" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="879" class="1005" name="tmp_3_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="5" slack="2"/>
<pin id="881" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="884" class="1005" name="bitcast_ln741_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="64" slack="1"/>
<pin id="886" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln741 "/>
</bind>
</comp>

<comp id="889" class="1005" name="icmp_ln1560_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="1" slack="1"/>
<pin id="891" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1560 "/>
</bind>
</comp>

<comp id="894" class="1005" name="icmp_ln1560_1_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="1" slack="1"/>
<pin id="896" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1560_1 "/>
</bind>
</comp>

<comp id="899" class="1005" name="x0_V_4_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="8" slack="1"/>
<pin id="901" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x0_V_4 "/>
</bind>
</comp>

<comp id="904" class="1005" name="r_V_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="13" slack="1"/>
<pin id="906" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="909" class="1005" name="j_reg_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="8" slack="1"/>
<pin id="911" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="914" class="1005" name="ROM_EXP_V_addr_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="4" slack="1"/>
<pin id="916" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="ROM_EXP_V_addr "/>
</bind>
</comp>

<comp id="919" class="1005" name="trunc_ln1352_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="6" slack="2"/>
<pin id="921" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln1352 "/>
</bind>
</comp>

<comp id="924" class="1005" name="zext_ln1246_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="19" slack="1"/>
<pin id="926" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1246 "/>
</bind>
</comp>

<comp id="929" class="1005" name="sext_ln1246_1_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="19" slack="1"/>
<pin id="931" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1246_1 "/>
</bind>
</comp>

<comp id="934" class="1005" name="lhs_V_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="19" slack="1"/>
<pin id="936" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="lhs_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="168"><net_src comp="4" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="0" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="175"><net_src comp="2" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="124" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="170" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="187"><net_src comp="90" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="192"><net_src comp="164" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="6" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="200"><net_src comp="8" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="164" pin="2"/><net_sink comp="194" pin=1"/></net>

<net id="202"><net_src comp="10" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="203"><net_src comp="12" pin="0"/><net_sink comp="194" pin=3"/></net>

<net id="209"><net_src comp="14" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="16" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="211"><net_src comp="194" pin="4"/><net_sink comp="204" pin=2"/></net>

<net id="217"><net_src comp="18" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="204" pin="3"/><net_sink comp="212" pin=1"/></net>

<net id="219"><net_src comp="20" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="224"><net_src comp="22" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="212" pin="3"/><net_sink comp="220" pin=1"/></net>

<net id="229"><net_src comp="220" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="234"><net_src comp="220" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="24" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="242"><net_src comp="26" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="230" pin="2"/><net_sink comp="236" pin=1"/></net>

<net id="244"><net_src comp="28" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="245"><net_src comp="30" pin="0"/><net_sink comp="236" pin=3"/></net>

<net id="250"><net_src comp="236" pin="4"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="32" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="255"><net_src comp="220" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="260"><net_src comp="34" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="252" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="265"><net_src comp="256" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="270"><net_src comp="36" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="262" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="164" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="266" pin="2"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="272" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="38" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="289"><net_src comp="40" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="230" pin="2"/><net_sink comp="284" pin=1"/></net>

<net id="291"><net_src comp="30" pin="0"/><net_sink comp="284" pin=2"/></net>

<net id="296"><net_src comp="284" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="20" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="246" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="278" pin="2"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="226" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="42" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="44" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="304" pin="2"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="310" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="164" pin="2"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="316" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="38" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="322" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="298" pin="2"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="230" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="12" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="220" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="46" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="48" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="220" pin="2"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="328" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="292" pin="2"/><net_sink comp="352" pin=1"/></net>

<net id="361"><net_src comp="212" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="368"><net_src comp="50" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="369"><net_src comp="164" pin="2"/><net_sink comp="362" pin=1"/></net>

<net id="370"><net_src comp="52" pin="0"/><net_sink comp="362" pin=2"/></net>

<net id="371"><net_src comp="10" pin="0"/><net_sink comp="362" pin=3"/></net>

<net id="376"><net_src comp="362" pin="4"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="54" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="384"><net_src comp="56" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="385"><net_src comp="164" pin="2"/><net_sink comp="378" pin=1"/></net>

<net id="386"><net_src comp="58" pin="0"/><net_sink comp="378" pin=2"/></net>

<net id="387"><net_src comp="10" pin="0"/><net_sink comp="378" pin=3"/></net>

<net id="394"><net_src comp="60" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="164" pin="2"/><net_sink comp="388" pin=1"/></net>

<net id="396"><net_src comp="62" pin="0"/><net_sink comp="388" pin=2"/></net>

<net id="397"><net_src comp="10" pin="0"/><net_sink comp="388" pin=3"/></net>

<net id="408"><net_src comp="398" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="401" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="417"><net_src comp="398" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="410" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="424"><net_src comp="404" pin="2"/><net_sink comp="419" pin=1"/></net>

<net id="425"><net_src comp="413" pin="2"/><net_sink comp="419" pin=2"/></net>

<net id="433"><net_src comp="419" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="426" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="441"><net_src comp="64" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="442"><net_src comp="429" pin="2"/><net_sink comp="435" pin=1"/></net>

<net id="443"><net_src comp="28" pin="0"/><net_sink comp="435" pin=2"/></net>

<net id="444"><net_src comp="66" pin="0"/><net_sink comp="435" pin=3"/></net>

<net id="448"><net_src comp="435" pin="4"/><net_sink comp="445" pin=0"/></net>

<net id="454"><net_src comp="68" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="455"><net_src comp="429" pin="2"/><net_sink comp="449" pin=1"/></net>

<net id="456"><net_src comp="48" pin="0"/><net_sink comp="449" pin=2"/></net>

<net id="462"><net_src comp="449" pin="3"/><net_sink comp="457" pin=0"/></net>

<net id="463"><net_src comp="70" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="464"><net_src comp="72" pin="0"/><net_sink comp="457" pin=2"/></net>

<net id="469"><net_src comp="74" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="474"><net_src comp="465" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="457" pin="3"/><net_sink comp="470" pin=1"/></net>

<net id="481"><net_src comp="76" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="482"><net_src comp="78" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="483"><net_src comp="470" pin="2"/><net_sink comp="476" pin=2"/></net>

<net id="491"><net_src comp="80" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="492"><net_src comp="445" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="493"><net_src comp="476" pin="3"/><net_sink comp="484" pin=2"/></net>

<net id="494"><net_src comp="82" pin="0"/><net_sink comp="484" pin=3"/></net>

<net id="495"><net_src comp="66" pin="0"/><net_sink comp="484" pin=4"/></net>

<net id="499"><net_src comp="484" pin="5"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="507"><net_src comp="84" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="508"><net_src comp="429" pin="2"/><net_sink comp="501" pin=1"/></net>

<net id="509"><net_src comp="28" pin="0"/><net_sink comp="501" pin=2"/></net>

<net id="510"><net_src comp="82" pin="0"/><net_sink comp="501" pin=3"/></net>

<net id="515"><net_src comp="470" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="86" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="521"><net_src comp="501" pin="4"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="88" pin="0"/><net_sink comp="517" pin=1"/></net>

<net id="527"><net_src comp="38" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="536"><net_src comp="528" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="183" pin="2"/><net_sink comp="532" pin=1"/></net>

<net id="542"><net_src comp="532" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="20" pin="0"/><net_sink comp="538" pin=1"/></net>

<net id="549"><net_src comp="92" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="550"><net_src comp="94" pin="0"/><net_sink comp="544" pin=2"/></net>

<net id="554"><net_src comp="544" pin="3"/><net_sink comp="551" pin=0"/></net>

<net id="559"><net_src comp="551" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="96" pin="0"/><net_sink comp="555" pin=1"/></net>

<net id="564"><net_src comp="555" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="570"><net_src comp="98" pin="0"/><net_sink comp="565" pin=0"/></net>

<net id="571"><net_src comp="94" pin="0"/><net_sink comp="565" pin=2"/></net>

<net id="575"><net_src comp="565" pin="3"/><net_sink comp="572" pin=0"/></net>

<net id="580"><net_src comp="572" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="100" pin="0"/><net_sink comp="576" pin=1"/></net>

<net id="586"><net_src comp="102" pin="0"/><net_sink comp="582" pin=1"/></net>

<net id="593"><net_src comp="104" pin="0"/><net_sink comp="587" pin=0"/></net>

<net id="594"><net_src comp="582" pin="2"/><net_sink comp="587" pin=1"/></net>

<net id="595"><net_src comp="106" pin="0"/><net_sink comp="587" pin=2"/></net>

<net id="596"><net_src comp="10" pin="0"/><net_sink comp="587" pin=3"/></net>

<net id="602"><net_src comp="108" pin="0"/><net_sink comp="597" pin=0"/></net>

<net id="603"><net_src comp="587" pin="4"/><net_sink comp="597" pin=1"/></net>

<net id="604"><net_src comp="94" pin="0"/><net_sink comp="597" pin=2"/></net>

<net id="609"><net_src comp="523" pin="2"/><net_sink comp="605" pin=1"/></net>

<net id="614"><net_src comp="605" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="615"><net_src comp="538" pin="2"/><net_sink comp="610" pin=1"/></net>

<net id="621"><net_src comp="610" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="622"><net_src comp="597" pin="3"/><net_sink comp="616" pin=1"/></net>

<net id="623"><net_src comp="561" pin="1"/><net_sink comp="616" pin=2"/></net>

<net id="628"><net_src comp="605" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="20" pin="0"/><net_sink comp="624" pin=1"/></net>

<net id="634"><net_src comp="624" pin="2"/><net_sink comp="630" pin=1"/></net>

<net id="639"><net_src comp="630" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="640"><net_src comp="538" pin="2"/><net_sink comp="635" pin=1"/></net>

<net id="646"><net_src comp="635" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="647"><net_src comp="576" pin="2"/><net_sink comp="641" pin=1"/></net>

<net id="648"><net_src comp="616" pin="3"/><net_sink comp="641" pin=2"/></net>

<net id="656"><net_src comp="649" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="657"><net_src comp="110" pin="0"/><net_sink comp="652" pin=1"/></net>

<net id="664"><net_src comp="112" pin="0"/><net_sink comp="658" pin=0"/></net>

<net id="665"><net_src comp="652" pin="2"/><net_sink comp="658" pin=1"/></net>

<net id="666"><net_src comp="52" pin="0"/><net_sink comp="658" pin=2"/></net>

<net id="667"><net_src comp="10" pin="0"/><net_sink comp="658" pin=3"/></net>

<net id="674"><net_src comp="114" pin="0"/><net_sink comp="668" pin=0"/></net>

<net id="675"><net_src comp="652" pin="2"/><net_sink comp="668" pin=1"/></net>

<net id="676"><net_src comp="52" pin="0"/><net_sink comp="668" pin=2"/></net>

<net id="677"><net_src comp="116" pin="0"/><net_sink comp="668" pin=3"/></net>

<net id="681"><net_src comp="668" pin="4"/><net_sink comp="678" pin=0"/></net>

<net id="686"><net_src comp="678" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="687"><net_src comp="118" pin="0"/><net_sink comp="682" pin=1"/></net>

<net id="694"><net_src comp="120" pin="0"/><net_sink comp="688" pin=0"/></net>

<net id="695"><net_src comp="682" pin="2"/><net_sink comp="688" pin=1"/></net>

<net id="696"><net_src comp="106" pin="0"/><net_sink comp="688" pin=2"/></net>

<net id="697"><net_src comp="122" pin="0"/><net_sink comp="688" pin=3"/></net>

<net id="701"><net_src comp="658" pin="4"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="708"><net_src comp="126" pin="0"/><net_sink comp="703" pin=1"/></net>

<net id="715"><net_src comp="112" pin="0"/><net_sink comp="709" pin=0"/></net>

<net id="716"><net_src comp="22" pin="0"/><net_sink comp="709" pin=2"/></net>

<net id="717"><net_src comp="116" pin="0"/><net_sink comp="709" pin=3"/></net>

<net id="725"><net_src comp="128" pin="0"/><net_sink comp="721" pin=0"/></net>

<net id="726"><net_src comp="718" pin="1"/><net_sink comp="721" pin=1"/></net>

<net id="730"><net_src comp="177" pin="3"/><net_sink comp="727" pin=0"/></net>

<net id="734"><net_src comp="721" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="739"><net_src comp="731" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="740"><net_src comp="727" pin="1"/><net_sink comp="735" pin=1"/></net>

<net id="744"><net_src comp="735" pin="2"/><net_sink comp="741" pin=0"/></net>

<net id="748"><net_src comp="709" pin="4"/><net_sink comp="745" pin=0"/></net>

<net id="753"><net_src comp="741" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="754"><net_src comp="745" pin="1"/><net_sink comp="749" pin=1"/></net>

<net id="761"><net_src comp="130" pin="0"/><net_sink comp="755" pin=0"/></net>

<net id="762"><net_src comp="749" pin="2"/><net_sink comp="755" pin=1"/></net>

<net id="763"><net_src comp="132" pin="0"/><net_sink comp="755" pin=2"/></net>

<net id="764"><net_src comp="134" pin="0"/><net_sink comp="755" pin=3"/></net>

<net id="768"><net_src comp="703" pin="3"/><net_sink comp="765" pin=0"/></net>

<net id="772"><net_src comp="703" pin="3"/><net_sink comp="769" pin=0"/></net>

<net id="777"><net_src comp="765" pin="1"/><net_sink comp="773" pin=0"/></net>

<net id="778"><net_src comp="765" pin="1"/><net_sink comp="773" pin=1"/></net>

<net id="782"><net_src comp="755" pin="4"/><net_sink comp="779" pin=0"/></net>

<net id="787"><net_src comp="779" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="788"><net_src comp="128" pin="0"/><net_sink comp="783" pin=1"/></net>

<net id="792"><net_src comp="773" pin="2"/><net_sink comp="789" pin=0"/></net>

<net id="796"><net_src comp="783" pin="2"/><net_sink comp="793" pin=0"/></net>

<net id="802"><net_src comp="136" pin="0"/><net_sink comp="797" pin=0"/></net>

<net id="803"><net_src comp="138" pin="0"/><net_sink comp="797" pin=2"/></net>

<net id="810"><net_src comp="156" pin="0"/><net_sink comp="804" pin=0"/></net>

<net id="811"><net_src comp="158" pin="0"/><net_sink comp="804" pin=2"/></net>

<net id="812"><net_src comp="160" pin="0"/><net_sink comp="804" pin=3"/></net>

<net id="818"><net_src comp="162" pin="0"/><net_sink comp="813" pin=0"/></net>

<net id="819"><net_src comp="804" pin="4"/><net_sink comp="813" pin=1"/></net>

<net id="820"><net_src comp="78" pin="0"/><net_sink comp="813" pin=2"/></net>

<net id="826"><net_src comp="793" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="827"><net_src comp="789" pin="1"/><net_sink comp="821" pin=1"/></net>

<net id="828"><net_src comp="797" pin="3"/><net_sink comp="821" pin=2"/></net>

<net id="829"><net_src comp="821" pin="3"/><net_sink comp="804" pin=1"/></net>

<net id="833"><net_src comp="164" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="835"><net_src comp="830" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="836"><net_src comp="830" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="837"><net_src comp="830" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="841"><net_src comp="188" pin="2"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="843"><net_src comp="838" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="847"><net_src comp="334" pin="2"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="852"><net_src comp="340" pin="2"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="857"><net_src comp="346" pin="2"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="862"><net_src comp="352" pin="2"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="867"><net_src comp="358" pin="1"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="872"><net_src comp="372" pin="2"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="877"><net_src comp="378" pin="4"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="882"><net_src comp="388" pin="4"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="887"><net_src comp="496" pin="1"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="892"><net_src comp="511" pin="2"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="897"><net_src comp="517" pin="2"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="902"><net_src comp="641" pin="3"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="703" pin=2"/></net>

<net id="907"><net_src comp="652" pin="2"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="709" pin=1"/></net>

<net id="912"><net_src comp="688" pin="4"/><net_sink comp="909" pin=0"/></net>

<net id="913"><net_src comp="909" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="917"><net_src comp="170" pin="3"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="922"><net_src comp="769" pin="1"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="797" pin=1"/></net>

<net id="927"><net_src comp="789" pin="1"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="821" pin=1"/></net>

<net id="932"><net_src comp="793" pin="1"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="937"><net_src comp="797" pin="3"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="821" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: sigmoid_top : in_r | {1 }
	Port: sigmoid_top : ROM_EXP_V | {3 4 }
  - Chain level:
	State 1
		p_Result_6 : 1
		l : 2
		sub_ln947 : 3
		trunc_ln947 : 4
		lsb_index : 4
		tmp_6 : 5
		icmp_ln949 : 6
		trunc_ln950 : 4
		sub_ln950 : 5
		zext_ln950 : 6
		lshr_ln950 : 7
		p_Result_2 : 8
		icmp_ln950 : 8
		tmp_8 : 5
		xor_ln952 : 6
		and_ln949 : 9
		add_ln952 : 5
		shl_ln952 : 6
		and_ln952 : 7
		p_Result_3 : 7
		a : 9
		icmp_ln961 : 5
		add_ln961 : 4
		sub_ln962 : 4
		tobool29_i_i653 : 9
		trunc_ln946 : 3
		icmp_ln1549_1 : 1
	State 2
		lshr_ln961 : 1
		shl_ln962 : 1
		m : 2
		m_1 : 3
		m_5 : 4
		zext_ln965 : 5
		p_Result_4 : 4
		select_ln946 : 5
		add_ln968 : 6
		tmp : 7
		p_Result_7 : 8
		bitcast_ln741 : 9
		trunc_ln3 : 4
		icmp_ln1560 : 7
		icmp_ln1560_1 : 5
		tmp_1 : 10
	State 3
		and_ln1560 : 1
		xor_ln1560 : 1
		zext_ln712 : 1
		x0_V : 2
		zext_ln6 : 3
		zext_ln712_1 : 1
		x0_V_1 : 2
		tmp_4 : 1
		x0_V_2 : 2
		or_ln938 : 1
		or_ln1560_1 : 1
		x0_V_3 : 4
		xor_ln938 : 1
		and_ln1549 : 1
		and_ln1549_1 : 1
		x0_V_4 : 5
		r_V : 1
		n : 2
		tmp_5 : 2
		zext_ln1171_1 : 3
		mul_ln1168 : 4
		j : 5
		zext_ln573 : 3
		ROM_EXP_V_addr : 4
		r_V_1 : 5
	State 4
		ret_V : 1
		zext_ln1168_1 : 1
		sext_ln1171 : 2
		r_V_2 : 3
		sext_ln1168 : 4
		zext_ln1386 : 1
		r : 5
		exp_negx_V : 6
		zext_ln1171 : 1
		trunc_ln1352 : 1
		r_V_4 : 2
		sext_ln1245 : 7
		ret_V_1 : 8
		zext_ln1246 : 3
		sext_ln1246_1 : 9
		mul_ln1246 : 10
	State 5
	State 6
		ret_V_2 : 1
	State 7
		tmp_7 : 1
		and_ln1 : 2
		ret_ln35 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |    lsb_index_fu_230    |    0    |    0    |    39   |
|          |    add_ln952_fu_304    |    0    |    0    |    15   |
|          |    add_ln961_fu_340    |    0    |    0    |    39   |
|          |       m_1_fu_429       |    0    |    0    |    71   |
|    add   |    add_ln968_fu_470    |    0    |    0    |    11   |
|          |       x0_V_fu_555      |    0    |    0    |    14   |
|          |      x0_V_1_fu_576     |    0    |    0    |    14   |
|          |    add_ln712_fu_582    |    0    |    0    |    15   |
|          |     ret_V_1_fu_783     |    0    |    0    |    15   |
|----------|------------------------|---------|---------|---------|
|          |       r_V_fu_652       |    0    |    0    |    41   |
|    mul   |    mul_ln1168_fu_682   |    0    |    0    |    41   |
|          |      r_V_2_fu_735      |    0    |    0    |    49   |
|          |      r_V_4_fu_773      |    0    |    0    |    41   |
|----------|------------------------|---------|---------|---------|
|          |   icmp_ln1549_fu_188   |    0    |    0    |    11   |
|          |    icmp_ln949_fu_246   |    0    |    0    |    17   |
|          |    icmp_ln950_fu_278   |    0    |    0    |    11   |
|          |    p_Result_3_fu_322   |    0    |    0    |    11   |
|   icmp   |    icmp_ln961_fu_334   |    0    |    0    |    18   |
|          |  icmp_ln1549_1_fu_372  |    0    |    0    |    9    |
|          |   icmp_ln1560_fu_511   |    0    |    0    |    11   |
|          |  icmp_ln1560_1_fu_517  |    0    |    0    |    24   |
|          |    icmp_ln938_fu_523   |    0    |    0    |    11   |
|----------|------------------------|---------|---------|---------|
|          |    sub_ln947_fu_220    |    0    |    0    |    39   |
|          |    sub_ln950_fu_256    |    0    |    0    |    13   |
|    sub   |    sub_ln962_fu_346    |    0    |    0    |    39   |
|          |    sub_ln968_fu_465    |    0    |    0    |    11   |
|          |      ret_V_fu_721      |    0    |    0    |    15   |
|----------|------------------------|---------|---------|---------|
|    shl   |    shl_ln952_fu_310    |    0    |    0    |    17   |
|          |    shl_ln962_fu_413    |    0    |    0    |    84   |
|----------|------------------------|---------|---------|---------|
|          |        m_fu_419        |    0    |    0    |    64   |
|          |   select_ln946_fu_457  |    0    |    0    |    11   |
|  select  |      x0_V_3_fu_616     |    0    |    0    |    8    |
|          |      x0_V_4_fu_641     |    0    |    0    |    8    |
|          |      x0_V_6_fu_703     |    0    |    0    |    8    |
|----------|------------------------|---------|---------|---------|
|   lshr   |    lshr_ln950_fu_266   |    0    |    0    |    9    |
|          |    lshr_ln961_fu_404   |    0    |    0    |    84   |
|----------|------------------------|---------|---------|---------|
|   ashr   |        r_fu_749        |    0    |    0    |    35   |
|----------|------------------------|---------|---------|---------|
|          |    p_Result_2_fu_272   |    0    |    0    |    8    |
|          |    and_ln949_fu_298    |    0    |    0    |    2    |
|          |    and_ln952_fu_316    |    0    |    0    |    8    |
|    and   | tobool29_i_i653_fu_352 |    0    |    0    |    2    |
|          |    and_ln1560_fu_532   |    0    |    0    |    2    |
|          |    and_ln1549_fu_630   |    0    |    0    |    2    |
|          |   and_ln1549_1_fu_635  |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|          |        a_fu_328        |    0    |    0    |    2    |
|    or    |    or_ln1560_fu_528    |    0    |    0    |    2    |
|          |     or_ln938_fu_605    |    0    |    0    |    2    |
|          |   or_ln1560_1_fu_610   |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|          |    xor_ln952_fu_292    |    0    |    0    |    2    |
|    xor   |    xor_ln1560_fu_538   |    0    |    0    |    2    |
|          |    xor_ln938_fu_624    |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|  mulsub  |       grp_fu_821       |    1    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   read   |   in_read_read_fu_164  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   dcmp   |       grp_fu_183       |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    p_Result_s_fu_194   |    0    |    0    |    0    |
|          |      tmp_6_fu_236      |    0    |    0    |    0    |
|          |      tmp_10_fu_362     |    0    |    0    |    0    |
|          |      tmp_2_fu_378      |    0    |    0    |    0    |
|          |      tmp_3_fu_388      |    0    |    0    |    0    |
|          |       m_5_fu_435       |    0    |    0    |    0    |
|partselect|    trunc_ln3_fu_501    |    0    |    0    |    0    |
|          |      tmp_4_fu_587      |    0    |    0    |    0    |
|          |        n_fu_658        |    0    |    0    |    0    |
|          |      tmp_5_fu_668      |    0    |    0    |    0    |
|          |        j_fu_688        |    0    |    0    |    0    |
|          |       m_4_fu_709       |    0    |    0    |    0    |
|          |    exp_negx_V_fu_755   |    0    |    0    |    0    |
|          |      tmp_7_fu_804      |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    p_Result_6_fu_204   |    0    |    0    |    0    |
|          |       tmp_fu_476       |    0    |    0    |    0    |
|          |      and_ln_fu_544     |    0    |    0    |    0    |
|bitconcatenate|   and_ln712_1_fu_565   |    0    |    0    |    0    |
|          |      x0_V_2_fu_597     |    0    |    0    |    0    |
|          |      lhs_V_fu_797      |    0    |    0    |    0    |
|          |     and_ln1_fu_813     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   cttz   |        l_fu_212        |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |   trunc_ln947_fu_226   |    0    |    0    |    0    |
|   trunc  |   trunc_ln950_fu_252   |    0    |    0    |    0    |
|          |   trunc_ln946_fu_358   |    0    |    0    |    0    |
|          |   trunc_ln1352_fu_769  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    zext_ln950_fu_262   |    0    |    0    |    0    |
|          |    zext_ln960_fu_398   |    0    |    0    |    0    |
|          |    zext_ln961_fu_401   |    0    |    0    |    0    |
|          |    zext_ln962_fu_410   |    0    |    0    |    0    |
|          |    zext_ln964_fu_426   |    0    |    0    |    0    |
|          |    zext_ln965_fu_445   |    0    |    0    |    0    |
|          |    zext_ln712_fu_551   |    0    |    0    |    0    |
|   zext   |     zext_ln6_fu_561    |    0    |    0    |    0    |
|          |   zext_ln712_1_fu_572  |    0    |    0    |    0    |
|          |   zext_ln1168_fu_649   |    0    |    0    |    0    |
|          |  zext_ln1171_1_fu_678  |    0    |    0    |    0    |
|          |    zext_ln573_fu_698   |    0    |    0    |    0    |
|          |  zext_ln1168_1_fu_727  |    0    |    0    |    0    |
|          |   zext_ln1386_fu_745   |    0    |    0    |    0    |
|          |   zext_ln1171_fu_765   |    0    |    0    |    0    |
|          |   zext_ln1246_fu_789   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
| bitselect|      tmp_8_fu_284      |    0    |    0    |    0    |
|          |    p_Result_4_fu_449   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|  partset |    p_Result_7_fu_484   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |   sext_ln1246_fu_718   |    0    |    0    |    0    |
|          |   sext_ln1171_fu_731   |    0    |    0    |    0    |
|   sext   |   sext_ln1168_fu_741   |    0    |    0    |    0    |
|          |   sext_ln1245_fu_779   |    0    |    0    |    0    |
|          |  sext_ln1246_1_fu_793  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    1    |    0    |   1013  |
|----------|------------------------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |
+---------+--------+--------+--------+
|ROM_EXP_V|    0   |    7   |    2   |
+---------+--------+--------+--------+
|  Total  |    0   |    7   |    2   |
+---------+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
| ROM_EXP_V_addr_reg_914|    4   |
|   add_ln961_reg_849   |   32   |
| bitcast_ln741_reg_884 |   64   |
| icmp_ln1549_1_reg_869 |    1   |
|  icmp_ln1549_reg_838  |    1   |
| icmp_ln1560_1_reg_894 |    1   |
|  icmp_ln1560_reg_889  |    1   |
|   icmp_ln961_reg_844  |    1   |
|    in_read_reg_830    |    8   |
|       j_reg_909       |    8   |
|     lhs_V_reg_934     |   19   |
|      r_V_reg_904      |   13   |
| sext_ln1246_1_reg_929 |   19   |
|   sub_ln962_reg_854   |   32   |
|     tmp_2_reg_874     |    3   |
|     tmp_3_reg_879     |    5   |
|tobool29_i_i653_reg_859|    1   |
|  trunc_ln1352_reg_919 |    6   |
|  trunc_ln946_reg_864  |   11   |
|     x0_V_4_reg_899    |    8   |
|  zext_ln1246_reg_924  |   19   |
+-----------------------+--------+
|         Total         |   257  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_177 |  p0  |   2  |   4  |    8   ||    9    |
|     grp_fu_183    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_821    |  p0  |   3  |   9  |   27   ||    13   |
|     grp_fu_821    |  p1  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   195  || 3.34693 ||    40   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |    -   |    0   |  1013  |
|   Memory  |    0   |    -   |    -   |    7   |    2   |
|Multiplexer|    -   |    -   |    3   |    -   |   40   |
|  Register |    -   |    -   |    -   |   257  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    1   |    3   |   264  |  1055  |
+-----------+--------+--------+--------+--------+--------+
