Timing Analyzer report for SM_bot
Tue Jan 12 18:31:09 2021
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'inst5|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'inst5|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'inst5|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 0C Model Hold: 'inst5|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'inst5|altpll_component|auto_generated|pll1|clk[0]'
 30. Fast 1200mV 0C Model Hold: 'inst5|altpll_component|auto_generated|pll1|clk[0]'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Output Ports
 45. Unconstrained Output Ports
 46. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; SM_bot                                              ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.3%      ;
;     Processors 3-4         ;   0.3%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+
; CLK_50                                            ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { CLK_50 }                                            ;
; inst5|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; CLK_50 ; inst5|altpll_component|auto_generated|pll1|inclk[0] ; { inst5|altpll_component|auto_generated|pll1|clk[0] } ;
+---------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                      ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 252.97 MHz ; 252.97 MHz      ; inst5|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                        ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst5|altpll_component|auto_generated|pll1|clk[0] ; 96.047 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.390 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; CLK_50                                            ; 9.835  ; 0.000         ;
; inst5|altpll_component|auto_generated|pll1|clk[0] ; 49.746 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst5|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                    ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 96.047 ; custom_pwm:inst|counter[1]  ; custom_pwm:inst|counter[7]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 3.885      ;
; 96.126 ; custom_pwm:inst|counter[0]  ; custom_pwm:inst|counter[7]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 3.806      ;
; 96.157 ; custom_pwm:inst|counter[2]  ; custom_pwm:inst|counter[7]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.062     ; 3.776      ;
; 96.250 ; custom_pwm:inst|counter[1]  ; custom_pwm:inst|counter[5]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 3.682      ;
; 96.251 ; custom_pwm:inst|counter[1]  ; custom_pwm:inst|counter[6]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 3.681      ;
; 96.251 ; custom_pwm:inst|counter[1]  ; custom_pwm:inst|counter[3]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 3.681      ;
; 96.254 ; custom_pwm:inst|counter[1]  ; custom_pwm:inst|counter[4]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 3.678      ;
; 96.255 ; custom_pwm:inst|counter[3]  ; custom_pwm:inst|counter[7]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 3.677      ;
; 96.256 ; custom_pwm:inst|counter[1]  ; custom_pwm:inst|counter[9]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 3.676      ;
; 96.258 ; custom_pwm:inst|counter[1]  ; custom_pwm:inst|counter[11] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 3.674      ;
; 96.329 ; custom_pwm:inst|counter[0]  ; custom_pwm:inst|counter[5]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 3.603      ;
; 96.330 ; custom_pwm:inst|counter[0]  ; custom_pwm:inst|counter[6]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 3.602      ;
; 96.330 ; custom_pwm:inst|counter[0]  ; custom_pwm:inst|counter[3]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 3.602      ;
; 96.333 ; custom_pwm:inst|counter[0]  ; custom_pwm:inst|counter[4]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 3.599      ;
; 96.335 ; custom_pwm:inst|counter[0]  ; custom_pwm:inst|counter[9]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 3.597      ;
; 96.337 ; custom_pwm:inst|counter[0]  ; custom_pwm:inst|counter[11] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 3.595      ;
; 96.360 ; custom_pwm:inst|counter[2]  ; custom_pwm:inst|counter[5]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.062     ; 3.573      ;
; 96.361 ; custom_pwm:inst|counter[2]  ; custom_pwm:inst|counter[6]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.062     ; 3.572      ;
; 96.361 ; custom_pwm:inst|counter[2]  ; custom_pwm:inst|counter[3]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.062     ; 3.572      ;
; 96.364 ; custom_pwm:inst|counter[2]  ; custom_pwm:inst|counter[4]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.062     ; 3.569      ;
; 96.366 ; custom_pwm:inst|counter[2]  ; custom_pwm:inst|counter[9]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.062     ; 3.567      ;
; 96.368 ; custom_pwm:inst|counter[2]  ; custom_pwm:inst|counter[11] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.062     ; 3.565      ;
; 96.403 ; custom_pwm:inst|counter[4]  ; custom_pwm:inst|counter[7]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 3.529      ;
; 96.448 ; custom_pwm:inst|counter[4]  ; custom_pwm:inst|l_1         ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.062     ; 3.485      ;
; 96.452 ; custom_pwm:inst|counter[5]  ; custom_pwm:inst|l_1         ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.062     ; 3.481      ;
; 96.454 ; custom_pwm:inst|counter[6]  ; custom_pwm:inst|l_1         ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.062     ; 3.479      ;
; 96.458 ; custom_pwm:inst|counter[3]  ; custom_pwm:inst|counter[5]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 3.474      ;
; 96.459 ; custom_pwm:inst|counter[3]  ; custom_pwm:inst|counter[6]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 3.473      ;
; 96.459 ; custom_pwm:inst|counter[3]  ; custom_pwm:inst|counter[3]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 3.473      ;
; 96.462 ; custom_pwm:inst|counter[3]  ; custom_pwm:inst|counter[4]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 3.470      ;
; 96.464 ; custom_pwm:inst|counter[3]  ; custom_pwm:inst|counter[9]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 3.468      ;
; 96.466 ; custom_pwm:inst|counter[3]  ; custom_pwm:inst|counter[11] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 3.466      ;
; 96.499 ; custom_pwm:inst|counter[1]  ; custom_pwm:inst|counter[13] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 3.433      ;
; 96.547 ; custom_pwm:inst|counter[3]  ; custom_pwm:inst|counter[13] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 3.385      ;
; 96.553 ; custom_pwm:inst|counter[5]  ; custom_pwm:inst|counter[7]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 3.379      ;
; 96.558 ; custom_pwm:inst|counter[9]  ; custom_pwm:inst|l_1         ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.062     ; 3.375      ;
; 96.578 ; custom_pwm:inst|counter[0]  ; custom_pwm:inst|counter[13] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 3.354      ;
; 96.579 ; custom_pwm:inst|counter[2]  ; custom_pwm:inst|counter[13] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.062     ; 3.354      ;
; 96.606 ; custom_pwm:inst|counter[4]  ; custom_pwm:inst|counter[5]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 3.326      ;
; 96.607 ; custom_pwm:inst|counter[4]  ; custom_pwm:inst|counter[6]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 3.325      ;
; 96.607 ; custom_pwm:inst|counter[4]  ; custom_pwm:inst|counter[3]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 3.325      ;
; 96.610 ; custom_pwm:inst|counter[4]  ; custom_pwm:inst|counter[4]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 3.322      ;
; 96.612 ; custom_pwm:inst|counter[4]  ; custom_pwm:inst|counter[9]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 3.320      ;
; 96.614 ; custom_pwm:inst|counter[4]  ; custom_pwm:inst|counter[11] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 3.318      ;
; 96.688 ; custom_pwm:inst|counter[3]  ; custom_pwm:inst|l_1         ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.062     ; 3.245      ;
; 96.691 ; custom_pwm:inst|counter[5]  ; custom_pwm:inst|counter[6]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 3.241      ;
; 96.692 ; custom_pwm:inst|counter[5]  ; custom_pwm:inst|counter[13] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 3.240      ;
; 96.695 ; custom_pwm:inst|counter[4]  ; custom_pwm:inst|counter[13] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 3.237      ;
; 96.717 ; custom_pwm:inst|counter[7]  ; custom_pwm:inst|l_1         ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.062     ; 3.216      ;
; 96.725 ; custom_pwm:inst|counter[5]  ; custom_pwm:inst|counter[11] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 3.207      ;
; 96.756 ; custom_pwm:inst|counter[5]  ; custom_pwm:inst|counter[5]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 3.176      ;
; 96.757 ; custom_pwm:inst|counter[5]  ; custom_pwm:inst|counter[3]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 3.175      ;
; 96.760 ; custom_pwm:inst|counter[7]  ; custom_pwm:inst|counter[7]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 3.172      ;
; 96.760 ; custom_pwm:inst|counter[5]  ; custom_pwm:inst|counter[4]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 3.172      ;
; 96.762 ; custom_pwm:inst|counter[5]  ; custom_pwm:inst|counter[9]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 3.170      ;
; 96.769 ; custom_pwm:inst|counter[6]  ; custom_pwm:inst|counter[7]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 3.163      ;
; 96.785 ; custom_pwm:inst|counter[7]  ; custom_pwm:inst|counter[6]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 3.147      ;
; 96.786 ; custom_pwm:inst|counter[7]  ; custom_pwm:inst|counter[13] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 3.146      ;
; 96.794 ; custom_pwm:inst|counter[6]  ; custom_pwm:inst|counter[6]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 3.138      ;
; 96.795 ; custom_pwm:inst|counter[6]  ; custom_pwm:inst|counter[13] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 3.137      ;
; 96.819 ; custom_pwm:inst|counter[7]  ; custom_pwm:inst|counter[11] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 3.113      ;
; 96.921 ; custom_pwm:inst|counter[2]  ; custom_pwm:inst|l_1         ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.061     ; 3.013      ;
; 96.921 ; custom_pwm:inst|counter[9]  ; custom_pwm:inst|counter[7]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 3.011      ;
; 96.922 ; custom_pwm:inst|counter[6]  ; custom_pwm:inst|counter[11] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 3.010      ;
; 96.928 ; custom_pwm:inst|counter[7]  ; custom_pwm:inst|counter[3]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 3.004      ;
; 96.931 ; custom_pwm:inst|counter[7]  ; custom_pwm:inst|counter[5]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 3.001      ;
; 96.932 ; custom_pwm:inst|counter[7]  ; custom_pwm:inst|counter[4]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 3.000      ;
; 96.937 ; custom_pwm:inst|counter[6]  ; custom_pwm:inst|counter[3]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 2.995      ;
; 96.938 ; custom_pwm:inst|counter[7]  ; custom_pwm:inst|counter[9]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 2.994      ;
; 96.940 ; custom_pwm:inst|counter[6]  ; custom_pwm:inst|counter[5]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 2.992      ;
; 96.941 ; custom_pwm:inst|counter[6]  ; custom_pwm:inst|counter[4]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 2.991      ;
; 96.946 ; custom_pwm:inst|counter[9]  ; custom_pwm:inst|counter[6]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 2.986      ;
; 96.947 ; custom_pwm:inst|counter[9]  ; custom_pwm:inst|counter[13] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 2.985      ;
; 96.947 ; custom_pwm:inst|counter[6]  ; custom_pwm:inst|counter[9]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 2.985      ;
; 96.952 ; custom_pwm:inst|counter[9]  ; custom_pwm:inst|counter[11] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 2.980      ;
; 96.998 ; custom_pwm:inst|counter[3]  ; custom_pwm:inst|counter[8]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 2.934      ;
; 97.028 ; custom_pwm:inst|counter[8]  ; custom_pwm:inst|counter[7]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 2.904      ;
; 97.046 ; custom_pwm:inst|counter[11] ; custom_pwm:inst|counter[11] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 2.886      ;
; 97.053 ; custom_pwm:inst|counter[8]  ; custom_pwm:inst|counter[6]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 2.879      ;
; 97.054 ; custom_pwm:inst|counter[8]  ; custom_pwm:inst|counter[13] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 2.878      ;
; 97.067 ; custom_pwm:inst|counter[1]  ; custom_pwm:inst|counter[8]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 2.865      ;
; 97.089 ; custom_pwm:inst|counter[9]  ; custom_pwm:inst|counter[3]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 2.843      ;
; 97.092 ; custom_pwm:inst|counter[9]  ; custom_pwm:inst|counter[5]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 2.840      ;
; 97.093 ; custom_pwm:inst|counter[9]  ; custom_pwm:inst|counter[4]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 2.839      ;
; 97.099 ; custom_pwm:inst|counter[9]  ; custom_pwm:inst|counter[9]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 2.833      ;
; 97.127 ; custom_pwm:inst|counter[2]  ; custom_pwm:inst|counter[8]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.062     ; 2.806      ;
; 97.143 ; custom_pwm:inst|counter[5]  ; custom_pwm:inst|counter[8]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 2.789      ;
; 97.146 ; custom_pwm:inst|counter[3]  ; custom_pwm:inst|counter[12] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 2.786      ;
; 97.146 ; custom_pwm:inst|counter[0]  ; custom_pwm:inst|counter[8]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 2.786      ;
; 97.172 ; custom_pwm:inst|counter[8]  ; custom_pwm:inst|counter[11] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 2.760      ;
; 97.184 ; custom_pwm:inst|counter[11] ; custom_pwm:inst|counter[7]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 2.748      ;
; 97.196 ; custom_pwm:inst|counter[8]  ; custom_pwm:inst|counter[3]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 2.736      ;
; 97.199 ; custom_pwm:inst|counter[8]  ; custom_pwm:inst|counter[5]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 2.733      ;
; 97.200 ; custom_pwm:inst|counter[8]  ; custom_pwm:inst|counter[4]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 2.732      ;
; 97.206 ; custom_pwm:inst|counter[8]  ; custom_pwm:inst|counter[9]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 2.726      ;
; 97.215 ; custom_pwm:inst|counter[1]  ; custom_pwm:inst|counter[12] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 2.717      ;
; 97.231 ; custom_pwm:inst|counter[4]  ; custom_pwm:inst|counter[8]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 2.701      ;
; 97.237 ; custom_pwm:inst|counter[7]  ; custom_pwm:inst|counter[8]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 2.695      ;
; 97.275 ; custom_pwm:inst|counter[2]  ; custom_pwm:inst|counter[12] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.062     ; 2.658      ;
; 97.278 ; custom_pwm:inst|counter[4]  ; custom_pwm:inst|r_1         ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 2.654      ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst5|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                    ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.390 ; custom_pwm:inst|counter[11] ; custom_pwm:inst|r_1         ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.610      ;
; 0.491 ; custom_pwm:inst|counter[13] ; custom_pwm:inst|r_1         ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.711      ;
; 0.821 ; custom_pwm:inst|counter[12] ; custom_pwm:inst|r_1         ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.041      ;
; 1.006 ; custom_pwm:inst|counter[1]  ; custom_pwm:inst|counter[1]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.226      ;
; 1.031 ; custom_pwm:inst|counter[10] ; custom_pwm:inst|counter[10] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.251      ;
; 1.187 ; custom_pwm:inst|counter[11] ; custom_pwm:inst|counter[11] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.407      ;
; 1.204 ; custom_pwm:inst|counter[9]  ; custom_pwm:inst|r_1         ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.424      ;
; 1.208 ; custom_pwm:inst|counter[11] ; custom_pwm:inst|l_1         ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.429      ;
; 1.209 ; custom_pwm:inst|counter[13] ; custom_pwm:inst|counter[13] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.429      ;
; 1.273 ; custom_pwm:inst|counter[7]  ; custom_pwm:inst|counter[7]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.493      ;
; 1.278 ; custom_pwm:inst|counter[12] ; custom_pwm:inst|counter[13] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.498      ;
; 1.287 ; custom_pwm:inst|counter[13] ; custom_pwm:inst|counter[7]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.507      ;
; 1.299 ; custom_pwm:inst|counter[0]  ; custom_pwm:inst|counter[1]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.519      ;
; 1.308 ; custom_pwm:inst|counter[10] ; custom_pwm:inst|counter[11] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.528      ;
; 1.309 ; custom_pwm:inst|counter[13] ; custom_pwm:inst|l_1         ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.530      ;
; 1.317 ; custom_pwm:inst|counter[12] ; custom_pwm:inst|counter[12] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.537      ;
; 1.319 ; custom_pwm:inst|counter[8]  ; custom_pwm:inst|counter[10] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.539      ;
; 1.334 ; custom_pwm:inst|counter[0]  ; custom_pwm:inst|counter[0]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.554      ;
; 1.336 ; custom_pwm:inst|counter[4]  ; custom_pwm:inst|counter[4]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.556      ;
; 1.336 ; custom_pwm:inst|counter[13] ; custom_pwm:inst|counter[4]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.556      ;
; 1.339 ; custom_pwm:inst|counter[13] ; custom_pwm:inst|counter[5]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.559      ;
; 1.339 ; custom_pwm:inst|counter[13] ; custom_pwm:inst|counter[6]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.559      ;
; 1.339 ; custom_pwm:inst|counter[13] ; custom_pwm:inst|counter[3]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.559      ;
; 1.340 ; custom_pwm:inst|counter[13] ; custom_pwm:inst|counter[9]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.560      ;
; 1.340 ; custom_pwm:inst|counter[10] ; custom_pwm:inst|r_1         ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.560      ;
; 1.347 ; custom_pwm:inst|counter[3]  ; custom_pwm:inst|counter[3]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.567      ;
; 1.349 ; custom_pwm:inst|counter[5]  ; custom_pwm:inst|counter[5]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.569      ;
; 1.419 ; custom_pwm:inst|counter[8]  ; custom_pwm:inst|counter[11] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.639      ;
; 1.436 ; custom_pwm:inst|counter[9]  ; custom_pwm:inst|counter[10] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.656      ;
; 1.442 ; custom_pwm:inst|counter[10] ; custom_pwm:inst|counter[13] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.662      ;
; 1.443 ; custom_pwm:inst|counter[8]  ; custom_pwm:inst|r_1         ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.663      ;
; 1.456 ; custom_pwm:inst|counter[6]  ; custom_pwm:inst|counter[6]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.676      ;
; 1.460 ; custom_pwm:inst|counter[2]  ; custom_pwm:inst|counter[2]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.679      ;
; 1.481 ; custom_pwm:inst|counter[10] ; custom_pwm:inst|counter[12] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.701      ;
; 1.497 ; custom_pwm:inst|counter[9]  ; custom_pwm:inst|counter[9]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.717      ;
; 1.536 ; custom_pwm:inst|counter[9]  ; custom_pwm:inst|counter[11] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.756      ;
; 1.539 ; custom_pwm:inst|counter[1]  ; custom_pwm:inst|counter[3]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.759      ;
; 1.540 ; custom_pwm:inst|counter[6]  ; custom_pwm:inst|counter[7]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.760      ;
; 1.553 ; custom_pwm:inst|counter[8]  ; custom_pwm:inst|counter[13] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.773      ;
; 1.558 ; custom_pwm:inst|counter[0]  ; custom_pwm:inst|counter[3]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.778      ;
; 1.564 ; custom_pwm:inst|counter[13] ; custom_pwm:inst|counter[11] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.784      ;
; 1.565 ; custom_pwm:inst|counter[8]  ; custom_pwm:inst|counter[8]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.785      ;
; 1.568 ; custom_pwm:inst|counter[6]  ; custom_pwm:inst|counter[10] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.788      ;
; 1.574 ; custom_pwm:inst|counter[7]  ; custom_pwm:inst|counter[10] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.794      ;
; 1.578 ; custom_pwm:inst|counter[1]  ; custom_pwm:inst|counter[4]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.798      ;
; 1.588 ; custom_pwm:inst|counter[2]  ; custom_pwm:inst|counter[3]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.808      ;
; 1.589 ; custom_pwm:inst|counter[1]  ; custom_pwm:inst|counter[2]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.808      ;
; 1.592 ; custom_pwm:inst|counter[11] ; custom_pwm:inst|counter[13] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.812      ;
; 1.592 ; custom_pwm:inst|counter[8]  ; custom_pwm:inst|counter[12] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.812      ;
; 1.597 ; custom_pwm:inst|counter[0]  ; custom_pwm:inst|counter[4]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.817      ;
; 1.608 ; custom_pwm:inst|counter[0]  ; custom_pwm:inst|counter[2]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.827      ;
; 1.624 ; custom_pwm:inst|counter[11] ; custom_pwm:inst|counter[9]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.844      ;
; 1.625 ; custom_pwm:inst|counter[12] ; custom_pwm:inst|counter[4]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.845      ;
; 1.626 ; custom_pwm:inst|counter[12] ; custom_pwm:inst|counter[3]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.846      ;
; 1.627 ; custom_pwm:inst|counter[4]  ; custom_pwm:inst|counter[5]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.847      ;
; 1.627 ; custom_pwm:inst|counter[2]  ; custom_pwm:inst|counter[4]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.847      ;
; 1.628 ; custom_pwm:inst|counter[11] ; custom_pwm:inst|counter[5]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.848      ;
; 1.628 ; custom_pwm:inst|counter[12] ; custom_pwm:inst|counter[5]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.848      ;
; 1.628 ; custom_pwm:inst|counter[12] ; custom_pwm:inst|counter[6]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.848      ;
; 1.629 ; custom_pwm:inst|counter[12] ; custom_pwm:inst|counter[9]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.849      ;
; 1.631 ; custom_pwm:inst|counter[11] ; custom_pwm:inst|counter[12] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.851      ;
; 1.633 ; custom_pwm:inst|counter[11] ; custom_pwm:inst|counter[4]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.853      ;
; 1.633 ; custom_pwm:inst|counter[5]  ; custom_pwm:inst|counter[7]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.853      ;
; 1.635 ; custom_pwm:inst|counter[11] ; custom_pwm:inst|counter[3]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.855      ;
; 1.637 ; custom_pwm:inst|counter[4]  ; custom_pwm:inst|counter[7]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.857      ;
; 1.639 ; custom_pwm:inst|counter[12] ; custom_pwm:inst|l_1         ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.860      ;
; 1.653 ; custom_pwm:inst|counter[8]  ; custom_pwm:inst|counter[9]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.873      ;
; 1.659 ; custom_pwm:inst|counter[3]  ; custom_pwm:inst|counter[4]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.879      ;
; 1.661 ; custom_pwm:inst|counter[5]  ; custom_pwm:inst|counter[10] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.881      ;
; 1.665 ; custom_pwm:inst|counter[4]  ; custom_pwm:inst|counter[10] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.885      ;
; 1.668 ; custom_pwm:inst|counter[6]  ; custom_pwm:inst|counter[11] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.888      ;
; 1.670 ; custom_pwm:inst|counter[9]  ; custom_pwm:inst|counter[13] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.890      ;
; 1.674 ; custom_pwm:inst|counter[7]  ; custom_pwm:inst|counter[11] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.894      ;
; 1.687 ; custom_pwm:inst|counter[7]  ; custom_pwm:inst|counter[13] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.907      ;
; 1.691 ; custom_pwm:inst|counter[1]  ; custom_pwm:inst|counter[5]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.911      ;
; 1.701 ; custom_pwm:inst|counter[1]  ; custom_pwm:inst|counter[7]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.921      ;
; 1.702 ; custom_pwm:inst|counter[10] ; custom_pwm:inst|counter[9]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.922      ;
; 1.706 ; custom_pwm:inst|counter[10] ; custom_pwm:inst|counter[7]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.926      ;
; 1.708 ; custom_pwm:inst|counter[12] ; custom_pwm:inst|counter[7]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.928      ;
; 1.708 ; custom_pwm:inst|counter[10] ; custom_pwm:inst|counter[4]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.928      ;
; 1.709 ; custom_pwm:inst|counter[9]  ; custom_pwm:inst|counter[12] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.929      ;
; 1.709 ; custom_pwm:inst|counter[10] ; custom_pwm:inst|counter[5]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.929      ;
; 1.710 ; custom_pwm:inst|counter[0]  ; custom_pwm:inst|counter[5]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.930      ;
; 1.711 ; custom_pwm:inst|counter[10] ; custom_pwm:inst|counter[3]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.931      ;
; 1.720 ; custom_pwm:inst|counter[0]  ; custom_pwm:inst|counter[7]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.940      ;
; 1.726 ; custom_pwm:inst|counter[5]  ; custom_pwm:inst|counter[6]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.946      ;
; 1.729 ; custom_pwm:inst|counter[1]  ; custom_pwm:inst|counter[10] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.949      ;
; 1.730 ; custom_pwm:inst|counter[4]  ; custom_pwm:inst|counter[6]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.950      ;
; 1.737 ; custom_pwm:inst|counter[8]  ; custom_pwm:inst|counter[5]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.957      ;
; 1.740 ; custom_pwm:inst|counter[2]  ; custom_pwm:inst|counter[5]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.960      ;
; 1.742 ; custom_pwm:inst|counter[8]  ; custom_pwm:inst|counter[4]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.962      ;
; 1.744 ; custom_pwm:inst|counter[8]  ; custom_pwm:inst|counter[3]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.964      ;
; 1.748 ; custom_pwm:inst|counter[0]  ; custom_pwm:inst|counter[10] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.968      ;
; 1.750 ; custom_pwm:inst|counter[2]  ; custom_pwm:inst|counter[7]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.970      ;
; 1.758 ; custom_pwm:inst|counter[10] ; custom_pwm:inst|counter[6]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.978      ;
; 1.759 ; custom_pwm:inst|counter[11] ; custom_pwm:inst|counter[6]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.979      ;
; 1.761 ; custom_pwm:inst|counter[5]  ; custom_pwm:inst|counter[11] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.981      ;
; 1.765 ; custom_pwm:inst|counter[4]  ; custom_pwm:inst|counter[11] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.985      ;
; 1.772 ; custom_pwm:inst|counter[3]  ; custom_pwm:inst|counter[5]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.992      ;
; 1.778 ; custom_pwm:inst|counter[2]  ; custom_pwm:inst|counter[10] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.998      ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                       ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 280.35 MHz ; 280.35 MHz      ; inst5|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst5|altpll_component|auto_generated|pll1|clk[0] ; 96.433 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.349 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; CLK_50                                            ; 9.818  ; 0.000         ;
; inst5|altpll_component|auto_generated|pll1|clk[0] ; 49.743 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst5|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                     ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 96.433 ; custom_pwm:inst|counter[1]  ; custom_pwm:inst|counter[7]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 3.507      ;
; 96.498 ; custom_pwm:inst|counter[0]  ; custom_pwm:inst|counter[7]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 3.442      ;
; 96.539 ; custom_pwm:inst|counter[2]  ; custom_pwm:inst|counter[7]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.054     ; 3.402      ;
; 96.633 ; custom_pwm:inst|counter[1]  ; custom_pwm:inst|counter[5]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 3.307      ;
; 96.634 ; custom_pwm:inst|counter[1]  ; custom_pwm:inst|counter[6]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 3.306      ;
; 96.634 ; custom_pwm:inst|counter[1]  ; custom_pwm:inst|counter[3]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 3.306      ;
; 96.637 ; custom_pwm:inst|counter[1]  ; custom_pwm:inst|counter[4]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 3.303      ;
; 96.639 ; custom_pwm:inst|counter[1]  ; custom_pwm:inst|counter[9]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 3.301      ;
; 96.641 ; custom_pwm:inst|counter[1]  ; custom_pwm:inst|counter[11] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 3.299      ;
; 96.663 ; custom_pwm:inst|counter[3]  ; custom_pwm:inst|counter[7]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 3.277      ;
; 96.698 ; custom_pwm:inst|counter[0]  ; custom_pwm:inst|counter[5]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 3.242      ;
; 96.699 ; custom_pwm:inst|counter[0]  ; custom_pwm:inst|counter[6]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 3.241      ;
; 96.699 ; custom_pwm:inst|counter[0]  ; custom_pwm:inst|counter[3]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 3.241      ;
; 96.702 ; custom_pwm:inst|counter[0]  ; custom_pwm:inst|counter[4]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 3.238      ;
; 96.704 ; custom_pwm:inst|counter[0]  ; custom_pwm:inst|counter[9]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 3.236      ;
; 96.706 ; custom_pwm:inst|counter[0]  ; custom_pwm:inst|counter[11] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 3.234      ;
; 96.710 ; custom_pwm:inst|counter[2]  ; custom_pwm:inst|counter[6]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.054     ; 3.231      ;
; 96.710 ; custom_pwm:inst|counter[2]  ; custom_pwm:inst|counter[3]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.054     ; 3.231      ;
; 96.711 ; custom_pwm:inst|counter[2]  ; custom_pwm:inst|counter[5]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.054     ; 3.230      ;
; 96.712 ; custom_pwm:inst|counter[2]  ; custom_pwm:inst|counter[4]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.054     ; 3.229      ;
; 96.713 ; custom_pwm:inst|counter[2]  ; custom_pwm:inst|counter[11] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.054     ; 3.228      ;
; 96.713 ; custom_pwm:inst|counter[2]  ; custom_pwm:inst|counter[9]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.054     ; 3.228      ;
; 96.768 ; custom_pwm:inst|counter[4]  ; custom_pwm:inst|counter[7]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 3.172      ;
; 96.773 ; custom_pwm:inst|counter[5]  ; custom_pwm:inst|l_1         ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 3.167      ;
; 96.775 ; custom_pwm:inst|counter[6]  ; custom_pwm:inst|l_1         ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 3.165      ;
; 96.797 ; custom_pwm:inst|counter[4]  ; custom_pwm:inst|l_1         ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 3.143      ;
; 96.852 ; custom_pwm:inst|counter[1]  ; custom_pwm:inst|counter[13] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 3.088      ;
; 96.863 ; custom_pwm:inst|counter[3]  ; custom_pwm:inst|counter[5]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 3.077      ;
; 96.864 ; custom_pwm:inst|counter[3]  ; custom_pwm:inst|counter[6]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 3.076      ;
; 96.864 ; custom_pwm:inst|counter[3]  ; custom_pwm:inst|counter[3]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 3.076      ;
; 96.867 ; custom_pwm:inst|counter[3]  ; custom_pwm:inst|counter[4]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 3.073      ;
; 96.869 ; custom_pwm:inst|counter[3]  ; custom_pwm:inst|counter[9]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 3.071      ;
; 96.871 ; custom_pwm:inst|counter[3]  ; custom_pwm:inst|counter[11] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 3.069      ;
; 96.895 ; custom_pwm:inst|counter[9]  ; custom_pwm:inst|l_1         ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 3.045      ;
; 96.917 ; custom_pwm:inst|counter[0]  ; custom_pwm:inst|counter[13] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 3.023      ;
; 96.927 ; custom_pwm:inst|counter[2]  ; custom_pwm:inst|counter[13] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.054     ; 3.014      ;
; 96.935 ; custom_pwm:inst|counter[5]  ; custom_pwm:inst|counter[7]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 3.005      ;
; 96.961 ; custom_pwm:inst|counter[3]  ; custom_pwm:inst|counter[13] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 2.979      ;
; 96.968 ; custom_pwm:inst|counter[4]  ; custom_pwm:inst|counter[5]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 2.972      ;
; 96.969 ; custom_pwm:inst|counter[4]  ; custom_pwm:inst|counter[6]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 2.971      ;
; 96.969 ; custom_pwm:inst|counter[4]  ; custom_pwm:inst|counter[3]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 2.971      ;
; 96.972 ; custom_pwm:inst|counter[4]  ; custom_pwm:inst|counter[4]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 2.968      ;
; 96.974 ; custom_pwm:inst|counter[4]  ; custom_pwm:inst|counter[9]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 2.966      ;
; 96.976 ; custom_pwm:inst|counter[4]  ; custom_pwm:inst|counter[11] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 2.964      ;
; 96.986 ; custom_pwm:inst|counter[3]  ; custom_pwm:inst|l_1         ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 2.954      ;
; 97.046 ; custom_pwm:inst|counter[7]  ; custom_pwm:inst|l_1         ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 2.894      ;
; 97.066 ; custom_pwm:inst|counter[4]  ; custom_pwm:inst|counter[13] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 2.874      ;
; 97.085 ; custom_pwm:inst|counter[5]  ; custom_pwm:inst|counter[6]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 2.855      ;
; 97.086 ; custom_pwm:inst|counter[5]  ; custom_pwm:inst|counter[13] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 2.854      ;
; 97.096 ; custom_pwm:inst|counter[5]  ; custom_pwm:inst|counter[11] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 2.844      ;
; 97.112 ; custom_pwm:inst|counter[6]  ; custom_pwm:inst|counter[7]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 2.828      ;
; 97.135 ; custom_pwm:inst|counter[5]  ; custom_pwm:inst|counter[5]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 2.805      ;
; 97.136 ; custom_pwm:inst|counter[5]  ; custom_pwm:inst|counter[3]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 2.804      ;
; 97.139 ; custom_pwm:inst|counter[5]  ; custom_pwm:inst|counter[4]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 2.801      ;
; 97.141 ; custom_pwm:inst|counter[5]  ; custom_pwm:inst|counter[9]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 2.799      ;
; 97.142 ; custom_pwm:inst|counter[7]  ; custom_pwm:inst|counter[7]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 2.798      ;
; 97.145 ; custom_pwm:inst|counter[6]  ; custom_pwm:inst|counter[6]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 2.795      ;
; 97.149 ; custom_pwm:inst|counter[6]  ; custom_pwm:inst|counter[13] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 2.791      ;
; 97.166 ; custom_pwm:inst|counter[7]  ; custom_pwm:inst|counter[6]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 2.774      ;
; 97.167 ; custom_pwm:inst|counter[7]  ; custom_pwm:inst|counter[13] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 2.773      ;
; 97.177 ; custom_pwm:inst|counter[7]  ; custom_pwm:inst|counter[11] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 2.763      ;
; 97.226 ; custom_pwm:inst|counter[2]  ; custom_pwm:inst|l_1         ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.054     ; 2.715      ;
; 97.257 ; custom_pwm:inst|counter[6]  ; custom_pwm:inst|counter[3]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 2.683      ;
; 97.259 ; custom_pwm:inst|counter[9]  ; custom_pwm:inst|counter[7]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 2.681      ;
; 97.261 ; custom_pwm:inst|counter[6]  ; custom_pwm:inst|counter[4]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 2.679      ;
; 97.262 ; custom_pwm:inst|counter[6]  ; custom_pwm:inst|counter[11] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 2.678      ;
; 97.262 ; custom_pwm:inst|counter[6]  ; custom_pwm:inst|counter[5]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 2.678      ;
; 97.264 ; custom_pwm:inst|counter[6]  ; custom_pwm:inst|counter[9]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 2.676      ;
; 97.283 ; custom_pwm:inst|counter[9]  ; custom_pwm:inst|counter[6]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 2.657      ;
; 97.284 ; custom_pwm:inst|counter[9]  ; custom_pwm:inst|counter[13] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 2.656      ;
; 97.285 ; custom_pwm:inst|counter[7]  ; custom_pwm:inst|counter[3]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 2.655      ;
; 97.288 ; custom_pwm:inst|counter[7]  ; custom_pwm:inst|counter[5]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 2.652      ;
; 97.288 ; custom_pwm:inst|counter[7]  ; custom_pwm:inst|counter[4]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 2.652      ;
; 97.291 ; custom_pwm:inst|counter[9]  ; custom_pwm:inst|counter[11] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 2.649      ;
; 97.295 ; custom_pwm:inst|counter[7]  ; custom_pwm:inst|counter[9]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 2.645      ;
; 97.307 ; custom_pwm:inst|counter[3]  ; custom_pwm:inst|counter[8]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.056     ; 2.632      ;
; 97.352 ; custom_pwm:inst|counter[8]  ; custom_pwm:inst|counter[7]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 2.588      ;
; 97.365 ; custom_pwm:inst|counter[1]  ; custom_pwm:inst|counter[8]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.056     ; 2.574      ;
; 97.373 ; custom_pwm:inst|counter[11] ; custom_pwm:inst|counter[11] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 2.567      ;
; 97.385 ; custom_pwm:inst|counter[8]  ; custom_pwm:inst|counter[6]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 2.555      ;
; 97.389 ; custom_pwm:inst|counter[8]  ; custom_pwm:inst|counter[13] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 2.551      ;
; 97.402 ; custom_pwm:inst|counter[9]  ; custom_pwm:inst|counter[3]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 2.538      ;
; 97.405 ; custom_pwm:inst|counter[9]  ; custom_pwm:inst|counter[5]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 2.535      ;
; 97.405 ; custom_pwm:inst|counter[9]  ; custom_pwm:inst|counter[4]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 2.535      ;
; 97.410 ; custom_pwm:inst|counter[2]  ; custom_pwm:inst|counter[8]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 2.530      ;
; 97.412 ; custom_pwm:inst|counter[9]  ; custom_pwm:inst|counter[9]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 2.528      ;
; 97.430 ; custom_pwm:inst|counter[0]  ; custom_pwm:inst|counter[8]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.056     ; 2.509      ;
; 97.432 ; custom_pwm:inst|counter[5]  ; custom_pwm:inst|counter[8]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.056     ; 2.507      ;
; 97.477 ; custom_pwm:inst|counter[8]  ; custom_pwm:inst|counter[11] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 2.463      ;
; 97.480 ; custom_pwm:inst|counter[3]  ; custom_pwm:inst|counter[12] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 2.460      ;
; 97.492 ; custom_pwm:inst|counter[11] ; custom_pwm:inst|counter[7]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 2.448      ;
; 97.497 ; custom_pwm:inst|counter[8]  ; custom_pwm:inst|counter[3]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 2.443      ;
; 97.501 ; custom_pwm:inst|counter[8]  ; custom_pwm:inst|counter[4]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 2.439      ;
; 97.502 ; custom_pwm:inst|counter[8]  ; custom_pwm:inst|counter[5]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 2.438      ;
; 97.504 ; custom_pwm:inst|counter[8]  ; custom_pwm:inst|counter[9]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 2.436      ;
; 97.504 ; custom_pwm:inst|counter[4]  ; custom_pwm:inst|counter[8]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.056     ; 2.435      ;
; 97.513 ; custom_pwm:inst|counter[7]  ; custom_pwm:inst|counter[8]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.056     ; 2.426      ;
; 97.538 ; custom_pwm:inst|counter[1]  ; custom_pwm:inst|counter[12] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 2.402      ;
; 97.543 ; custom_pwm:inst|counter[5]  ; custom_pwm:inst|r_1         ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 2.397      ;
; 97.545 ; custom_pwm:inst|counter[6]  ; custom_pwm:inst|r_1         ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 2.395      ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst5|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                     ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.349 ; custom_pwm:inst|counter[11] ; custom_pwm:inst|r_1         ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.548      ;
; 0.438 ; custom_pwm:inst|counter[13] ; custom_pwm:inst|r_1         ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.637      ;
; 0.740 ; custom_pwm:inst|counter[12] ; custom_pwm:inst|r_1         ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.939      ;
; 0.906 ; custom_pwm:inst|counter[1]  ; custom_pwm:inst|counter[1]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.106      ;
; 0.930 ; custom_pwm:inst|counter[10] ; custom_pwm:inst|counter[10] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.130      ;
; 1.082 ; custom_pwm:inst|counter[9]  ; custom_pwm:inst|r_1         ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.281      ;
; 1.087 ; custom_pwm:inst|counter[11] ; custom_pwm:inst|l_1         ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.287      ;
; 1.092 ; custom_pwm:inst|counter[11] ; custom_pwm:inst|counter[11] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.291      ;
; 1.096 ; custom_pwm:inst|counter[13] ; custom_pwm:inst|counter[13] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.295      ;
; 1.166 ; custom_pwm:inst|counter[13] ; custom_pwm:inst|counter[7]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.365      ;
; 1.166 ; custom_pwm:inst|counter[12] ; custom_pwm:inst|counter[13] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.365      ;
; 1.167 ; custom_pwm:inst|counter[0]  ; custom_pwm:inst|counter[1]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.367      ;
; 1.167 ; custom_pwm:inst|counter[10] ; custom_pwm:inst|counter[11] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.367      ;
; 1.170 ; custom_pwm:inst|counter[7]  ; custom_pwm:inst|counter[7]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.369      ;
; 1.176 ; custom_pwm:inst|counter[13] ; custom_pwm:inst|l_1         ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.376      ;
; 1.184 ; custom_pwm:inst|counter[8]  ; custom_pwm:inst|counter[10] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.384      ;
; 1.195 ; custom_pwm:inst|counter[0]  ; custom_pwm:inst|counter[0]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.395      ;
; 1.201 ; custom_pwm:inst|counter[12] ; custom_pwm:inst|counter[12] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.400      ;
; 1.203 ; custom_pwm:inst|counter[10] ; custom_pwm:inst|r_1         ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.403      ;
; 1.223 ; custom_pwm:inst|counter[4]  ; custom_pwm:inst|counter[4]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.422      ;
; 1.224 ; custom_pwm:inst|counter[13] ; custom_pwm:inst|counter[4]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.423      ;
; 1.227 ; custom_pwm:inst|counter[13] ; custom_pwm:inst|counter[6]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.426      ;
; 1.227 ; custom_pwm:inst|counter[13] ; custom_pwm:inst|counter[3]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.426      ;
; 1.228 ; custom_pwm:inst|counter[13] ; custom_pwm:inst|counter[5]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.427      ;
; 1.228 ; custom_pwm:inst|counter[13] ; custom_pwm:inst|counter[9]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.427      ;
; 1.232 ; custom_pwm:inst|counter[5]  ; custom_pwm:inst|counter[5]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.431      ;
; 1.234 ; custom_pwm:inst|counter[3]  ; custom_pwm:inst|counter[3]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.433      ;
; 1.261 ; custom_pwm:inst|counter[8]  ; custom_pwm:inst|counter[11] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.461      ;
; 1.301 ; custom_pwm:inst|counter[10] ; custom_pwm:inst|counter[13] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.501      ;
; 1.302 ; custom_pwm:inst|counter[8]  ; custom_pwm:inst|r_1         ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.502      ;
; 1.302 ; custom_pwm:inst|counter[9]  ; custom_pwm:inst|counter[10] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.501      ;
; 1.336 ; custom_pwm:inst|counter[10] ; custom_pwm:inst|counter[12] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.536      ;
; 1.340 ; custom_pwm:inst|counter[2]  ; custom_pwm:inst|counter[2]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.539      ;
; 1.341 ; custom_pwm:inst|counter[6]  ; custom_pwm:inst|counter[6]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.540      ;
; 1.371 ; custom_pwm:inst|counter[9]  ; custom_pwm:inst|counter[9]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.570      ;
; 1.379 ; custom_pwm:inst|counter[9]  ; custom_pwm:inst|counter[11] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.578      ;
; 1.384 ; custom_pwm:inst|counter[1]  ; custom_pwm:inst|counter[3]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.584      ;
; 1.395 ; custom_pwm:inst|counter[8]  ; custom_pwm:inst|counter[13] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.595      ;
; 1.402 ; custom_pwm:inst|counter[0]  ; custom_pwm:inst|counter[3]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.602      ;
; 1.407 ; custom_pwm:inst|counter[8]  ; custom_pwm:inst|counter[8]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.607      ;
; 1.408 ; custom_pwm:inst|counter[6]  ; custom_pwm:inst|counter[7]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.607      ;
; 1.416 ; custom_pwm:inst|counter[6]  ; custom_pwm:inst|counter[10] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.615      ;
; 1.422 ; custom_pwm:inst|counter[1]  ; custom_pwm:inst|counter[4]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.622      ;
; 1.422 ; custom_pwm:inst|counter[7]  ; custom_pwm:inst|counter[10] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.621      ;
; 1.426 ; custom_pwm:inst|counter[13] ; custom_pwm:inst|counter[11] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.625      ;
; 1.430 ; custom_pwm:inst|counter[8]  ; custom_pwm:inst|counter[12] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.630      ;
; 1.440 ; custom_pwm:inst|counter[0]  ; custom_pwm:inst|counter[4]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.640      ;
; 1.441 ; custom_pwm:inst|counter[1]  ; custom_pwm:inst|counter[2]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.640      ;
; 1.442 ; custom_pwm:inst|counter[2]  ; custom_pwm:inst|counter[3]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.642      ;
; 1.451 ; custom_pwm:inst|counter[11] ; custom_pwm:inst|counter[13] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.650      ;
; 1.459 ; custom_pwm:inst|counter[0]  ; custom_pwm:inst|counter[2]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.658      ;
; 1.471 ; custom_pwm:inst|counter[4]  ; custom_pwm:inst|counter[5]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.670      ;
; 1.472 ; custom_pwm:inst|counter[12] ; custom_pwm:inst|counter[4]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.671      ;
; 1.473 ; custom_pwm:inst|counter[8]  ; custom_pwm:inst|counter[9]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.673      ;
; 1.475 ; custom_pwm:inst|counter[12] ; custom_pwm:inst|counter[6]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.674      ;
; 1.475 ; custom_pwm:inst|counter[12] ; custom_pwm:inst|counter[3]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.674      ;
; 1.476 ; custom_pwm:inst|counter[12] ; custom_pwm:inst|counter[5]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.675      ;
; 1.476 ; custom_pwm:inst|counter[12] ; custom_pwm:inst|counter[9]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.675      ;
; 1.478 ; custom_pwm:inst|counter[12] ; custom_pwm:inst|l_1         ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.678      ;
; 1.480 ; custom_pwm:inst|counter[5]  ; custom_pwm:inst|counter[7]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.679      ;
; 1.480 ; custom_pwm:inst|counter[2]  ; custom_pwm:inst|counter[4]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.680      ;
; 1.483 ; custom_pwm:inst|counter[11] ; custom_pwm:inst|counter[9]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.682      ;
; 1.485 ; custom_pwm:inst|counter[11] ; custom_pwm:inst|counter[5]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.684      ;
; 1.486 ; custom_pwm:inst|counter[11] ; custom_pwm:inst|counter[4]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.685      ;
; 1.486 ; custom_pwm:inst|counter[11] ; custom_pwm:inst|counter[12] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.685      ;
; 1.487 ; custom_pwm:inst|counter[4]  ; custom_pwm:inst|counter[7]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.686      ;
; 1.490 ; custom_pwm:inst|counter[11] ; custom_pwm:inst|counter[3]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.689      ;
; 1.493 ; custom_pwm:inst|counter[6]  ; custom_pwm:inst|counter[11] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.692      ;
; 1.494 ; custom_pwm:inst|counter[5]  ; custom_pwm:inst|counter[10] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.693      ;
; 1.495 ; custom_pwm:inst|counter[4]  ; custom_pwm:inst|counter[10] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.694      ;
; 1.499 ; custom_pwm:inst|counter[7]  ; custom_pwm:inst|counter[11] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.698      ;
; 1.510 ; custom_pwm:inst|counter[1]  ; custom_pwm:inst|counter[5]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.710      ;
; 1.513 ; custom_pwm:inst|counter[9]  ; custom_pwm:inst|counter[13] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.712      ;
; 1.516 ; custom_pwm:inst|counter[3]  ; custom_pwm:inst|counter[4]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.715      ;
; 1.523 ; custom_pwm:inst|counter[10] ; custom_pwm:inst|counter[7]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.723      ;
; 1.526 ; custom_pwm:inst|counter[1]  ; custom_pwm:inst|counter[7]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.726      ;
; 1.528 ; custom_pwm:inst|counter[0]  ; custom_pwm:inst|counter[5]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.728      ;
; 1.530 ; custom_pwm:inst|counter[7]  ; custom_pwm:inst|counter[13] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.729      ;
; 1.534 ; custom_pwm:inst|counter[1]  ; custom_pwm:inst|counter[10] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.734      ;
; 1.535 ; custom_pwm:inst|counter[10] ; custom_pwm:inst|counter[9]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.735      ;
; 1.537 ; custom_pwm:inst|counter[10] ; custom_pwm:inst|counter[5]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.737      ;
; 1.538 ; custom_pwm:inst|counter[10] ; custom_pwm:inst|counter[4]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.738      ;
; 1.542 ; custom_pwm:inst|counter[10] ; custom_pwm:inst|counter[3]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.742      ;
; 1.544 ; custom_pwm:inst|counter[0]  ; custom_pwm:inst|counter[7]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.744      ;
; 1.548 ; custom_pwm:inst|counter[9]  ; custom_pwm:inst|counter[12] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.747      ;
; 1.548 ; custom_pwm:inst|counter[12] ; custom_pwm:inst|counter[7]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.747      ;
; 1.552 ; custom_pwm:inst|counter[0]  ; custom_pwm:inst|counter[10] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.752      ;
; 1.557 ; custom_pwm:inst|counter[8]  ; custom_pwm:inst|counter[5]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.757      ;
; 1.558 ; custom_pwm:inst|counter[8]  ; custom_pwm:inst|counter[4]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.758      ;
; 1.562 ; custom_pwm:inst|counter[8]  ; custom_pwm:inst|counter[3]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.762      ;
; 1.568 ; custom_pwm:inst|counter[2]  ; custom_pwm:inst|counter[5]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.768      ;
; 1.571 ; custom_pwm:inst|counter[5]  ; custom_pwm:inst|counter[11] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.770      ;
; 1.572 ; custom_pwm:inst|counter[4]  ; custom_pwm:inst|counter[11] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.771      ;
; 1.579 ; custom_pwm:inst|counter[5]  ; custom_pwm:inst|counter[6]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.778      ;
; 1.580 ; custom_pwm:inst|counter[4]  ; custom_pwm:inst|counter[6]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.779      ;
; 1.581 ; custom_pwm:inst|counter[10] ; custom_pwm:inst|counter[6]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.781      ;
; 1.584 ; custom_pwm:inst|counter[2]  ; custom_pwm:inst|counter[7]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.784      ;
; 1.590 ; custom_pwm:inst|counter[3]  ; custom_pwm:inst|counter[5]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.789      ;
; 1.592 ; custom_pwm:inst|counter[2]  ; custom_pwm:inst|counter[10] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.792      ;
; 1.599 ; custom_pwm:inst|counter[11] ; custom_pwm:inst|counter[6]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.798      ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst5|altpll_component|auto_generated|pll1|clk[0] ; 97.818 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.210 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; CLK_50                                            ; 9.587  ; 0.000         ;
; inst5|altpll_component|auto_generated|pll1|clk[0] ; 49.782 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst5|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                     ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 97.818 ; custom_pwm:inst|counter[1]  ; custom_pwm:inst|counter[7]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 2.132      ;
; 97.864 ; custom_pwm:inst|counter[0]  ; custom_pwm:inst|counter[7]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 2.086      ;
; 97.869 ; custom_pwm:inst|counter[2]  ; custom_pwm:inst|counter[7]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.036     ; 2.082      ;
; 97.916 ; custom_pwm:inst|counter[1]  ; custom_pwm:inst|counter[3]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 2.034      ;
; 97.917 ; custom_pwm:inst|counter[1]  ; custom_pwm:inst|counter[4]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 2.033      ;
; 97.918 ; custom_pwm:inst|counter[1]  ; custom_pwm:inst|counter[6]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 2.032      ;
; 97.919 ; custom_pwm:inst|counter[1]  ; custom_pwm:inst|counter[9]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 2.031      ;
; 97.920 ; custom_pwm:inst|counter[1]  ; custom_pwm:inst|counter[11] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 2.030      ;
; 97.920 ; custom_pwm:inst|counter[1]  ; custom_pwm:inst|counter[5]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 2.030      ;
; 97.920 ; custom_pwm:inst|counter[3]  ; custom_pwm:inst|counter[7]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 2.030      ;
; 97.954 ; custom_pwm:inst|counter[2]  ; custom_pwm:inst|counter[3]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.036     ; 1.997      ;
; 97.955 ; custom_pwm:inst|counter[2]  ; custom_pwm:inst|counter[4]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.036     ; 1.996      ;
; 97.956 ; custom_pwm:inst|counter[2]  ; custom_pwm:inst|counter[6]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.036     ; 1.995      ;
; 97.957 ; custom_pwm:inst|counter[2]  ; custom_pwm:inst|counter[9]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.036     ; 1.994      ;
; 97.958 ; custom_pwm:inst|counter[2]  ; custom_pwm:inst|counter[11] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.036     ; 1.993      ;
; 97.958 ; custom_pwm:inst|counter[2]  ; custom_pwm:inst|counter[5]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.036     ; 1.993      ;
; 97.960 ; custom_pwm:inst|counter[0]  ; custom_pwm:inst|counter[3]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 1.990      ;
; 97.961 ; custom_pwm:inst|counter[0]  ; custom_pwm:inst|counter[4]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 1.989      ;
; 97.962 ; custom_pwm:inst|counter[0]  ; custom_pwm:inst|counter[6]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 1.988      ;
; 97.963 ; custom_pwm:inst|counter[0]  ; custom_pwm:inst|counter[9]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 1.987      ;
; 97.964 ; custom_pwm:inst|counter[0]  ; custom_pwm:inst|counter[11] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 1.986      ;
; 97.964 ; custom_pwm:inst|counter[0]  ; custom_pwm:inst|counter[5]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 1.986      ;
; 98.001 ; custom_pwm:inst|counter[6]  ; custom_pwm:inst|l_1         ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.036     ; 1.950      ;
; 98.001 ; custom_pwm:inst|counter[5]  ; custom_pwm:inst|l_1         ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.036     ; 1.950      ;
; 98.005 ; custom_pwm:inst|counter[3]  ; custom_pwm:inst|counter[3]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 1.945      ;
; 98.006 ; custom_pwm:inst|counter[3]  ; custom_pwm:inst|counter[4]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 1.944      ;
; 98.007 ; custom_pwm:inst|counter[3]  ; custom_pwm:inst|counter[6]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 1.943      ;
; 98.007 ; custom_pwm:inst|counter[4]  ; custom_pwm:inst|l_1         ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.036     ; 1.944      ;
; 98.008 ; custom_pwm:inst|counter[3]  ; custom_pwm:inst|counter[9]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 1.942      ;
; 98.009 ; custom_pwm:inst|counter[3]  ; custom_pwm:inst|counter[11] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 1.941      ;
; 98.009 ; custom_pwm:inst|counter[3]  ; custom_pwm:inst|counter[5]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 1.941      ;
; 98.033 ; custom_pwm:inst|counter[4]  ; custom_pwm:inst|counter[7]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 1.917      ;
; 98.034 ; custom_pwm:inst|counter[3]  ; custom_pwm:inst|counter[13] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 1.916      ;
; 98.059 ; custom_pwm:inst|counter[1]  ; custom_pwm:inst|counter[13] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 1.891      ;
; 98.079 ; custom_pwm:inst|counter[2]  ; custom_pwm:inst|counter[13] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.036     ; 1.872      ;
; 98.081 ; custom_pwm:inst|counter[5]  ; custom_pwm:inst|counter[7]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 1.869      ;
; 98.085 ; custom_pwm:inst|counter[9]  ; custom_pwm:inst|l_1         ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.036     ; 1.866      ;
; 98.085 ; custom_pwm:inst|counter[0]  ; custom_pwm:inst|counter[13] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 1.865      ;
; 98.118 ; custom_pwm:inst|counter[4]  ; custom_pwm:inst|counter[3]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 1.832      ;
; 98.119 ; custom_pwm:inst|counter[4]  ; custom_pwm:inst|counter[4]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 1.831      ;
; 98.120 ; custom_pwm:inst|counter[5]  ; custom_pwm:inst|counter[13] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 1.830      ;
; 98.120 ; custom_pwm:inst|counter[4]  ; custom_pwm:inst|counter[6]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 1.830      ;
; 98.121 ; custom_pwm:inst|counter[5]  ; custom_pwm:inst|counter[6]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 1.829      ;
; 98.121 ; custom_pwm:inst|counter[4]  ; custom_pwm:inst|counter[9]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 1.829      ;
; 98.122 ; custom_pwm:inst|counter[4]  ; custom_pwm:inst|counter[11] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 1.828      ;
; 98.122 ; custom_pwm:inst|counter[4]  ; custom_pwm:inst|counter[5]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 1.828      ;
; 98.127 ; custom_pwm:inst|counter[3]  ; custom_pwm:inst|l_1         ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.036     ; 1.824      ;
; 98.147 ; custom_pwm:inst|counter[4]  ; custom_pwm:inst|counter[13] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 1.803      ;
; 98.161 ; custom_pwm:inst|counter[7]  ; custom_pwm:inst|counter[7]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 1.789      ;
; 98.166 ; custom_pwm:inst|counter[5]  ; custom_pwm:inst|counter[3]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 1.784      ;
; 98.167 ; custom_pwm:inst|counter[5]  ; custom_pwm:inst|counter[4]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 1.783      ;
; 98.169 ; custom_pwm:inst|counter[5]  ; custom_pwm:inst|counter[9]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 1.781      ;
; 98.170 ; custom_pwm:inst|counter[7]  ; custom_pwm:inst|l_1         ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.036     ; 1.781      ;
; 98.170 ; custom_pwm:inst|counter[5]  ; custom_pwm:inst|counter[11] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 1.780      ;
; 98.170 ; custom_pwm:inst|counter[5]  ; custom_pwm:inst|counter[5]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 1.780      ;
; 98.172 ; custom_pwm:inst|counter[7]  ; custom_pwm:inst|counter[13] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 1.778      ;
; 98.173 ; custom_pwm:inst|counter[7]  ; custom_pwm:inst|counter[6]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 1.777      ;
; 98.196 ; custom_pwm:inst|counter[6]  ; custom_pwm:inst|counter[7]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 1.754      ;
; 98.207 ; custom_pwm:inst|counter[6]  ; custom_pwm:inst|counter[13] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 1.743      ;
; 98.208 ; custom_pwm:inst|counter[6]  ; custom_pwm:inst|counter[6]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 1.742      ;
; 98.226 ; custom_pwm:inst|counter[7]  ; custom_pwm:inst|counter[11] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 1.724      ;
; 98.263 ; custom_pwm:inst|counter[7]  ; custom_pwm:inst|counter[3]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 1.687      ;
; 98.264 ; custom_pwm:inst|counter[7]  ; custom_pwm:inst|counter[4]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 1.686      ;
; 98.271 ; custom_pwm:inst|counter[7]  ; custom_pwm:inst|counter[5]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 1.679      ;
; 98.274 ; custom_pwm:inst|counter[7]  ; custom_pwm:inst|counter[9]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 1.676      ;
; 98.276 ; custom_pwm:inst|counter[2]  ; custom_pwm:inst|l_1         ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.035     ; 1.676      ;
; 98.280 ; custom_pwm:inst|counter[9]  ; custom_pwm:inst|counter[7]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 1.670      ;
; 98.286 ; custom_pwm:inst|counter[6]  ; custom_pwm:inst|counter[11] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 1.664      ;
; 98.298 ; custom_pwm:inst|counter[9]  ; custom_pwm:inst|counter[6]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 1.652      ;
; 98.298 ; custom_pwm:inst|counter[6]  ; custom_pwm:inst|counter[3]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 1.652      ;
; 98.299 ; custom_pwm:inst|counter[6]  ; custom_pwm:inst|counter[4]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 1.651      ;
; 98.300 ; custom_pwm:inst|counter[9]  ; custom_pwm:inst|counter[13] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 1.650      ;
; 98.304 ; custom_pwm:inst|counter[9]  ; custom_pwm:inst|counter[11] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 1.646      ;
; 98.306 ; custom_pwm:inst|counter[6]  ; custom_pwm:inst|counter[5]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 1.644      ;
; 98.309 ; custom_pwm:inst|counter[6]  ; custom_pwm:inst|counter[9]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 1.641      ;
; 98.322 ; custom_pwm:inst|counter[3]  ; custom_pwm:inst|counter[8]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 1.628      ;
; 98.335 ; custom_pwm:inst|counter[8]  ; custom_pwm:inst|counter[7]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 1.615      ;
; 98.346 ; custom_pwm:inst|counter[8]  ; custom_pwm:inst|counter[13] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 1.604      ;
; 98.347 ; custom_pwm:inst|counter[8]  ; custom_pwm:inst|counter[6]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 1.603      ;
; 98.361 ; custom_pwm:inst|counter[11] ; custom_pwm:inst|counter[11] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 1.589      ;
; 98.361 ; custom_pwm:inst|counter[1]  ; custom_pwm:inst|counter[8]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 1.589      ;
; 98.368 ; custom_pwm:inst|counter[9]  ; custom_pwm:inst|counter[3]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 1.582      ;
; 98.370 ; custom_pwm:inst|counter[9]  ; custom_pwm:inst|counter[4]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 1.580      ;
; 98.375 ; custom_pwm:inst|counter[9]  ; custom_pwm:inst|counter[5]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 1.575      ;
; 98.378 ; custom_pwm:inst|counter[9]  ; custom_pwm:inst|counter[9]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 1.572      ;
; 98.391 ; custom_pwm:inst|counter[3]  ; custom_pwm:inst|counter[12] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 1.559      ;
; 98.394 ; custom_pwm:inst|counter[2]  ; custom_pwm:inst|counter[8]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.036     ; 1.557      ;
; 98.407 ; custom_pwm:inst|counter[0]  ; custom_pwm:inst|counter[8]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 1.543      ;
; 98.408 ; custom_pwm:inst|counter[5]  ; custom_pwm:inst|counter[8]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 1.542      ;
; 98.411 ; custom_pwm:inst|counter[11] ; custom_pwm:inst|counter[7]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 1.539      ;
; 98.430 ; custom_pwm:inst|counter[1]  ; custom_pwm:inst|counter[12] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 1.520      ;
; 98.435 ; custom_pwm:inst|counter[8]  ; custom_pwm:inst|counter[11] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 1.515      ;
; 98.437 ; custom_pwm:inst|counter[8]  ; custom_pwm:inst|counter[3]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 1.513      ;
; 98.438 ; custom_pwm:inst|counter[8]  ; custom_pwm:inst|counter[4]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 1.512      ;
; 98.445 ; custom_pwm:inst|counter[8]  ; custom_pwm:inst|counter[5]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 1.505      ;
; 98.448 ; custom_pwm:inst|counter[8]  ; custom_pwm:inst|counter[9]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 1.502      ;
; 98.457 ; custom_pwm:inst|counter[4]  ; custom_pwm:inst|counter[8]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 1.493      ;
; 98.460 ; custom_pwm:inst|counter[7]  ; custom_pwm:inst|counter[8]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 1.490      ;
; 98.463 ; custom_pwm:inst|counter[2]  ; custom_pwm:inst|counter[12] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.036     ; 1.488      ;
; 98.473 ; custom_pwm:inst|counter[6]  ; custom_pwm:inst|r_1         ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 1.477      ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst5|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                     ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.210 ; custom_pwm:inst|counter[11] ; custom_pwm:inst|r_1         ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.331      ;
; 0.262 ; custom_pwm:inst|counter[13] ; custom_pwm:inst|r_1         ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.383      ;
; 0.432 ; custom_pwm:inst|counter[12] ; custom_pwm:inst|r_1         ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.553      ;
; 0.534 ; custom_pwm:inst|counter[1]  ; custom_pwm:inst|counter[1]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.655      ;
; 0.547 ; custom_pwm:inst|counter[10] ; custom_pwm:inst|counter[10] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.668      ;
; 0.618 ; custom_pwm:inst|counter[11] ; custom_pwm:inst|counter[11] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.739      ;
; 0.632 ; custom_pwm:inst|counter[13] ; custom_pwm:inst|counter[13] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.753      ;
; 0.660 ; custom_pwm:inst|counter[9]  ; custom_pwm:inst|r_1         ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.781      ;
; 0.668 ; custom_pwm:inst|counter[7]  ; custom_pwm:inst|counter[7]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.789      ;
; 0.669 ; custom_pwm:inst|counter[11] ; custom_pwm:inst|l_1         ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.791      ;
; 0.674 ; custom_pwm:inst|counter[13] ; custom_pwm:inst|counter[7]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.795      ;
; 0.677 ; custom_pwm:inst|counter[12] ; custom_pwm:inst|counter[13] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.798      ;
; 0.692 ; custom_pwm:inst|counter[12] ; custom_pwm:inst|counter[12] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.813      ;
; 0.694 ; custom_pwm:inst|counter[0]  ; custom_pwm:inst|counter[1]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.815      ;
; 0.697 ; custom_pwm:inst|counter[10] ; custom_pwm:inst|counter[11] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.818      ;
; 0.698 ; custom_pwm:inst|counter[13] ; custom_pwm:inst|counter[6]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.819      ;
; 0.698 ; custom_pwm:inst|counter[13] ; custom_pwm:inst|counter[4]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.819      ;
; 0.698 ; custom_pwm:inst|counter[13] ; custom_pwm:inst|counter[3]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.819      ;
; 0.699 ; custom_pwm:inst|counter[13] ; custom_pwm:inst|counter[5]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.820      ;
; 0.700 ; custom_pwm:inst|counter[13] ; custom_pwm:inst|counter[9]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.821      ;
; 0.705 ; custom_pwm:inst|counter[4]  ; custom_pwm:inst|counter[4]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.826      ;
; 0.706 ; custom_pwm:inst|counter[8]  ; custom_pwm:inst|counter[10] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.827      ;
; 0.707 ; custom_pwm:inst|counter[0]  ; custom_pwm:inst|counter[0]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.828      ;
; 0.710 ; custom_pwm:inst|counter[3]  ; custom_pwm:inst|counter[3]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.831      ;
; 0.712 ; custom_pwm:inst|counter[5]  ; custom_pwm:inst|counter[5]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.833      ;
; 0.716 ; custom_pwm:inst|counter[13] ; custom_pwm:inst|l_1         ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.838      ;
; 0.731 ; custom_pwm:inst|counter[10] ; custom_pwm:inst|r_1         ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.852      ;
; 0.760 ; custom_pwm:inst|counter[9]  ; custom_pwm:inst|counter[10] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.881      ;
; 0.761 ; custom_pwm:inst|counter[8]  ; custom_pwm:inst|counter[11] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.882      ;
; 0.763 ; custom_pwm:inst|counter[2]  ; custom_pwm:inst|counter[2]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.883      ;
; 0.765 ; custom_pwm:inst|counter[6]  ; custom_pwm:inst|counter[6]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.886      ;
; 0.777 ; custom_pwm:inst|counter[10] ; custom_pwm:inst|counter[13] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.898      ;
; 0.788 ; custom_pwm:inst|counter[8]  ; custom_pwm:inst|r_1         ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.909      ;
; 0.791 ; custom_pwm:inst|counter[9]  ; custom_pwm:inst|counter[9]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.912      ;
; 0.792 ; custom_pwm:inst|counter[10] ; custom_pwm:inst|counter[12] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.913      ;
; 0.812 ; custom_pwm:inst|counter[8]  ; custom_pwm:inst|counter[8]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.933      ;
; 0.815 ; custom_pwm:inst|counter[9]  ; custom_pwm:inst|counter[11] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.936      ;
; 0.819 ; custom_pwm:inst|counter[6]  ; custom_pwm:inst|counter[7]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.940      ;
; 0.822 ; custom_pwm:inst|counter[13] ; custom_pwm:inst|counter[11] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.943      ;
; 0.828 ; custom_pwm:inst|counter[1]  ; custom_pwm:inst|counter[3]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.949      ;
; 0.836 ; custom_pwm:inst|counter[7]  ; custom_pwm:inst|counter[10] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.957      ;
; 0.839 ; custom_pwm:inst|counter[1]  ; custom_pwm:inst|counter[2]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.959      ;
; 0.841 ; custom_pwm:inst|counter[8]  ; custom_pwm:inst|counter[13] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.962      ;
; 0.841 ; custom_pwm:inst|counter[6]  ; custom_pwm:inst|counter[10] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.962      ;
; 0.842 ; custom_pwm:inst|counter[0]  ; custom_pwm:inst|counter[3]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.963      ;
; 0.844 ; custom_pwm:inst|counter[11] ; custom_pwm:inst|counter[13] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.965      ;
; 0.847 ; custom_pwm:inst|counter[2]  ; custom_pwm:inst|counter[3]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.968      ;
; 0.849 ; custom_pwm:inst|counter[1]  ; custom_pwm:inst|counter[4]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.970      ;
; 0.853 ; custom_pwm:inst|counter[0]  ; custom_pwm:inst|counter[2]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.973      ;
; 0.856 ; custom_pwm:inst|counter[8]  ; custom_pwm:inst|counter[12] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.977      ;
; 0.857 ; custom_pwm:inst|counter[11] ; custom_pwm:inst|counter[9]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.978      ;
; 0.859 ; custom_pwm:inst|counter[11] ; custom_pwm:inst|counter[12] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.980      ;
; 0.860 ; custom_pwm:inst|counter[11] ; custom_pwm:inst|counter[5]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.981      ;
; 0.863 ; custom_pwm:inst|counter[4]  ; custom_pwm:inst|counter[5]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.984      ;
; 0.863 ; custom_pwm:inst|counter[0]  ; custom_pwm:inst|counter[4]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.984      ;
; 0.864 ; custom_pwm:inst|counter[11] ; custom_pwm:inst|counter[4]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.985      ;
; 0.866 ; custom_pwm:inst|counter[11] ; custom_pwm:inst|counter[3]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.987      ;
; 0.867 ; custom_pwm:inst|counter[12] ; custom_pwm:inst|counter[6]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.988      ;
; 0.867 ; custom_pwm:inst|counter[12] ; custom_pwm:inst|counter[4]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.988      ;
; 0.868 ; custom_pwm:inst|counter[12] ; custom_pwm:inst|counter[3]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.989      ;
; 0.868 ; custom_pwm:inst|counter[2]  ; custom_pwm:inst|counter[4]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.989      ;
; 0.870 ; custom_pwm:inst|counter[12] ; custom_pwm:inst|counter[5]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.991      ;
; 0.870 ; custom_pwm:inst|counter[5]  ; custom_pwm:inst|counter[7]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.991      ;
; 0.871 ; custom_pwm:inst|counter[12] ; custom_pwm:inst|counter[9]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.992      ;
; 0.875 ; custom_pwm:inst|counter[4]  ; custom_pwm:inst|counter[7]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.996      ;
; 0.877 ; custom_pwm:inst|counter[3]  ; custom_pwm:inst|counter[4]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.998      ;
; 0.883 ; custom_pwm:inst|counter[8]  ; custom_pwm:inst|counter[9]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.004      ;
; 0.891 ; custom_pwm:inst|counter[7]  ; custom_pwm:inst|counter[11] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.012      ;
; 0.892 ; custom_pwm:inst|counter[5]  ; custom_pwm:inst|counter[10] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.013      ;
; 0.895 ; custom_pwm:inst|counter[12] ; custom_pwm:inst|counter[7]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.016      ;
; 0.895 ; custom_pwm:inst|counter[9]  ; custom_pwm:inst|counter[13] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.016      ;
; 0.896 ; custom_pwm:inst|counter[6]  ; custom_pwm:inst|counter[11] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.017      ;
; 0.897 ; custom_pwm:inst|counter[7]  ; custom_pwm:inst|counter[13] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.018      ;
; 0.897 ; custom_pwm:inst|counter[12] ; custom_pwm:inst|l_1         ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.019      ;
; 0.897 ; custom_pwm:inst|counter[4]  ; custom_pwm:inst|counter[10] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.018      ;
; 0.910 ; custom_pwm:inst|counter[9]  ; custom_pwm:inst|counter[12] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.031      ;
; 0.911 ; custom_pwm:inst|counter[5]  ; custom_pwm:inst|counter[6]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.032      ;
; 0.912 ; custom_pwm:inst|counter[1]  ; custom_pwm:inst|counter[5]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.033      ;
; 0.916 ; custom_pwm:inst|counter[4]  ; custom_pwm:inst|counter[6]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.037      ;
; 0.918 ; custom_pwm:inst|counter[10] ; custom_pwm:inst|counter[9]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.039      ;
; 0.921 ; custom_pwm:inst|counter[10] ; custom_pwm:inst|counter[7]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.042      ;
; 0.921 ; custom_pwm:inst|counter[10] ; custom_pwm:inst|counter[5]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.042      ;
; 0.924 ; custom_pwm:inst|counter[1]  ; custom_pwm:inst|counter[7]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.045      ;
; 0.926 ; custom_pwm:inst|counter[0]  ; custom_pwm:inst|counter[5]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.047      ;
; 0.927 ; custom_pwm:inst|counter[10] ; custom_pwm:inst|counter[4]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.048      ;
; 0.928 ; custom_pwm:inst|counter[10] ; custom_pwm:inst|counter[3]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.049      ;
; 0.931 ; custom_pwm:inst|counter[2]  ; custom_pwm:inst|counter[5]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.052      ;
; 0.933 ; custom_pwm:inst|counter[11] ; custom_pwm:inst|counter[6]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.054      ;
; 0.938 ; custom_pwm:inst|counter[0]  ; custom_pwm:inst|counter[7]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.059      ;
; 0.940 ; custom_pwm:inst|counter[3]  ; custom_pwm:inst|counter[5]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.061      ;
; 0.943 ; custom_pwm:inst|counter[2]  ; custom_pwm:inst|counter[7]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.064      ;
; 0.944 ; custom_pwm:inst|counter[8]  ; custom_pwm:inst|counter[5]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.065      ;
; 0.945 ; custom_pwm:inst|counter[10] ; custom_pwm:inst|counter[6]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.066      ;
; 0.946 ; custom_pwm:inst|counter[1]  ; custom_pwm:inst|counter[10] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.067      ;
; 0.947 ; custom_pwm:inst|counter[5]  ; custom_pwm:inst|counter[11] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.068      ;
; 0.950 ; custom_pwm:inst|counter[11] ; custom_pwm:inst|counter[7]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.071      ;
; 0.950 ; custom_pwm:inst|counter[8]  ; custom_pwm:inst|counter[4]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.071      ;
; 0.951 ; custom_pwm:inst|counter[8]  ; custom_pwm:inst|counter[3]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.072      ;
; 0.952 ; custom_pwm:inst|counter[3]  ; custom_pwm:inst|counter[7]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.073      ;
; 0.952 ; custom_pwm:inst|counter[4]  ; custom_pwm:inst|counter[11] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.073      ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                            ;
+----------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                              ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                   ; 96.047 ; 0.210 ; N/A      ; N/A     ; 9.587               ;
;  CLK_50                                            ; N/A    ; N/A   ; N/A      ; N/A     ; 9.587               ;
;  inst5|altpll_component|auto_generated|pll1|clk[0] ; 96.047 ; 0.210 ; N/A      ; N/A     ; 49.743              ;
; Design-wide TNS                                    ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLK_50                                            ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; L1            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; L2            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R1            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R2            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLK_50                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; L1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; L2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; R1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; R2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; L1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; L2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; R1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; R2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; L1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; L2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; R1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; R2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 957      ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 957      ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 2     ; 2    ;
; Unconstrained Output Port Paths ; 2     ; 2    ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                            ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+
; Target                                            ; Clock                                             ; Type      ; Status      ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+
; CLK_50                                            ; CLK_50                                            ; Base      ; Constrained ;
; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; L1          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; R1          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; L1          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; R1          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Tue Jan 12 18:31:08 2021
Info: Command: quartus_sta SM_bot -c SM_bot
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'SM_bot.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLK_50 CLK_50
    Info (332110): create_generated_clock -source {inst5|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -duty_cycle 50.00 -name {inst5|altpll_component|auto_generated|pll1|clk[0]} {inst5|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 96.047
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    96.047               0.000 inst5|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.390
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.390               0.000 inst5|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.835
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.835               0.000 CLK_50 
    Info (332119):    49.746               0.000 inst5|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 96.433
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    96.433               0.000 inst5|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.349
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.349               0.000 inst5|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.818
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.818               0.000 CLK_50 
    Info (332119):    49.743               0.000 inst5|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 97.818
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    97.818               0.000 inst5|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.210
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.210               0.000 inst5|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.587
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.587               0.000 CLK_50 
    Info (332119):    49.782               0.000 inst5|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 836 megabytes
    Info: Processing ended: Tue Jan 12 18:31:09 2021
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


