# CS 4341 Digital Logic Project Part 2

Can be compiled using iVerilog with the given Makefile "make" command. In any case, compile all .v files together and run to see the output displayed.

Contents:

1BitAdd.v - Contains a Full Adder used by Add-Sub Module

2x16Mux.v - Contains ErrMux Module

32BitAddSub.v - Contains the AddSub Module

4x16Decoder.v - Contains Dec Module

64x16Mux.v - Contains OpMux Module

Divisor.v - Contains Div Module and Mod Module

main.v - Contains Breadboard, Control, Displays Output, etc.
