

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Wed Sep  7 18:58:53 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690t-ffg1927-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 6.25 ns | 4.237 ns |   1.88 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max   | min | max |   Type   |
    +---------+---------+-----------+----------+-----+-----+----------+
    |       14|       16| 87.500 ns | 0.100 us |    4|    5| dataflow |
    +---------+---------+-----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------------------+---------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------------------------------------------+
        |                                                                               |                                                               |  Latency (cycles) |   Latency (absolute)  |  Interval |                   Pipeline                  |
        |                                    Instance                                   |                             Module                            |   min   |   max   |    min    |    max    | min | max |                     Type                    |
        +-------------------------------------------------------------------------------+---------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------------------------------------------+
        |grp_dense_resource_ap_ufixed_ap_fixed_config2_s_fu_120                         |dense_resource_ap_ufixed_ap_fixed_config2_s                    |        8|        9| 50.000 ns | 56.250 ns |    3|    3| loop rewind(delay=0 initiation interval(s)) |
        |call_ret2_relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_s_fu_127              |relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_s               |        0|        0|    0 ns   |    0 ns   |    1|    1|                   function                  |
        |grp_Block_codeRepl320123320129_proc72_fu_146                                   |Block_codeRepl320123320129_proc72                              |        3|        4| 18.750 ns | 25.000 ns |    3|    4|                     none                    |
        |call_ret_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_167  |normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s  |        0|        0|    0 ns   |    0 ns   |    1|    1|                   function                  |
        |Inputs_V_channel_Block_codeRepl320123_proc_fu_186                              |Block_codeRepl320123_proc                                      |        0|        0|    0 ns   |    0 ns   |    0|    0|                     none                    |
        +-------------------------------------------------------------------------------+---------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------------------------------------------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 4, States = { 1 2 3 4 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.85>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%Inputs_V_channel = call fastcc i2520 @Block_codeRepl320123_proc(i128* %link_in_0_V, i128* %link_in_1_V, i128* %link_in_2_V, i128* %link_in_3_V, i128* %link_in_4_V, i128* %link_in_5_V, i128* %link_in_6_V, i128* %link_in_7_V, i128* %link_in_8_V, i128* %link_in_9_V, i128* %link_in_10_V, i128* %link_in_11_V, i128* %link_in_12_V, i128* %link_in_13_V, i128* %link_in_14_V, i128* %link_in_15_V, i128* %link_in_16_V, i128* %link_in_17_V, i128* %link_in_18_V, i128* %link_in_19_V, i128* %link_in_20_V, i128* %link_in_21_V, i128* %link_in_22_V, i128* %link_in_23_V, i128* %link_in_24_V, i128* %link_in_25_V, i128* %link_in_26_V, i128* %link_in_27_V, i128* %link_in_28_V, i128* %link_in_29_V, i128* %link_in_30_V, i128* %link_in_31_V, i128* %link_in_32_V, i128* %link_in_33_V, i128* %link_in_34_V, i128* %link_in_35_V)"   --->   Operation 5 'call' 'Inputs_V_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_1 : Operation 6 [2/2] (0.85ns)   --->   "%call_ret1 = call fastcc { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } @"dense_resource<ap_ufixed,ap_fixed,config2>"(i2520 %Inputs_V_channel)"   --->   Operation 6 'call' 'call_ret1' <Predicate = true> <Delay = 0.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 3.47>
ST_2 : Operation 7 [1/2] (2.09ns)   --->   "%call_ret1 = call fastcc { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } @"dense_resource<ap_ufixed,ap_fixed,config2>"(i2520 %Inputs_V_channel)"   --->   Operation 7 'call' 'call_ret1' <Predicate = true> <Delay = 2.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%layer2_out_0_V = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %call_ret1, 0"   --->   Operation 8 'extractvalue' 'layer2_out_0_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%layer2_out_1_V = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %call_ret1, 1"   --->   Operation 9 'extractvalue' 'layer2_out_1_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%layer2_out_2_V = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %call_ret1, 2"   --->   Operation 10 'extractvalue' 'layer2_out_2_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%layer2_out_3_V = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %call_ret1, 3"   --->   Operation 11 'extractvalue' 'layer2_out_3_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%layer2_out_4_V = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %call_ret1, 4"   --->   Operation 12 'extractvalue' 'layer2_out_4_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%layer2_out_5_V = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %call_ret1, 5"   --->   Operation 13 'extractvalue' 'layer2_out_5_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%layer2_out_6_V = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %call_ret1, 6"   --->   Operation 14 'extractvalue' 'layer2_out_6_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%layer2_out_7_V = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %call_ret1, 7"   --->   Operation 15 'extractvalue' 'layer2_out_7_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%layer2_out_8_V = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %call_ret1, 8"   --->   Operation 16 'extractvalue' 'layer2_out_8_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%layer2_out_9_V = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %call_ret1, 9"   --->   Operation 17 'extractvalue' 'layer2_out_9_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%layer2_out_10_V = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %call_ret1, 10"   --->   Operation 18 'extractvalue' 'layer2_out_10_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%layer2_out_11_V = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %call_ret1, 11"   --->   Operation 19 'extractvalue' 'layer2_out_11_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%layer2_out_12_V = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %call_ret1, 12"   --->   Operation 20 'extractvalue' 'layer2_out_12_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%layer2_out_13_V = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %call_ret1, 13"   --->   Operation 21 'extractvalue' 'layer2_out_13_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%layer2_out_14_V = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %call_ret1, 14"   --->   Operation 22 'extractvalue' 'layer2_out_14_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_2 : Operation 23 [1/1] (1.38ns)   --->   "%call_ret = call fastcc { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } @normalize.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.(i20 %layer2_out_0_V, i20 %layer2_out_1_V, i20 %layer2_out_2_V, i20 %layer2_out_3_V, i20 %layer2_out_4_V, i20 %layer2_out_5_V, i20 %layer2_out_6_V, i20 %layer2_out_7_V, i20 %layer2_out_8_V, i20 %layer2_out_9_V, i20 %layer2_out_10_V, i20 %layer2_out_11_V, i20 %layer2_out_12_V, i20 %layer2_out_13_V, i20 %layer2_out_14_V)" [firmware/myproject.cpp:113]   --->   Operation 23 'call' 'call_ret' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%layer4_out_0_V = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %call_ret, 0" [firmware/myproject.cpp:113]   --->   Operation 24 'extractvalue' 'layer4_out_0_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%layer4_out_1_V = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %call_ret, 1" [firmware/myproject.cpp:113]   --->   Operation 25 'extractvalue' 'layer4_out_1_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%layer4_out_2_V = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %call_ret, 2" [firmware/myproject.cpp:113]   --->   Operation 26 'extractvalue' 'layer4_out_2_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%layer4_out_3_V = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %call_ret, 3" [firmware/myproject.cpp:113]   --->   Operation 27 'extractvalue' 'layer4_out_3_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%layer4_out_4_V = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %call_ret, 4" [firmware/myproject.cpp:113]   --->   Operation 28 'extractvalue' 'layer4_out_4_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%layer4_out_5_V = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %call_ret, 5" [firmware/myproject.cpp:113]   --->   Operation 29 'extractvalue' 'layer4_out_5_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%layer4_out_6_V = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %call_ret, 6" [firmware/myproject.cpp:113]   --->   Operation 30 'extractvalue' 'layer4_out_6_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%layer4_out_7_V = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %call_ret, 7" [firmware/myproject.cpp:113]   --->   Operation 31 'extractvalue' 'layer4_out_7_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%layer4_out_8_V = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %call_ret, 8" [firmware/myproject.cpp:113]   --->   Operation 32 'extractvalue' 'layer4_out_8_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%layer4_out_9_V = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %call_ret, 9" [firmware/myproject.cpp:113]   --->   Operation 33 'extractvalue' 'layer4_out_9_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%layer4_out_10_V = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %call_ret, 10" [firmware/myproject.cpp:113]   --->   Operation 34 'extractvalue' 'layer4_out_10_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%layer4_out_11_V = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %call_ret, 11" [firmware/myproject.cpp:113]   --->   Operation 35 'extractvalue' 'layer4_out_11_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%layer4_out_12_V = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %call_ret, 12" [firmware/myproject.cpp:113]   --->   Operation 36 'extractvalue' 'layer4_out_12_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%layer4_out_13_V = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %call_ret, 13" [firmware/myproject.cpp:113]   --->   Operation 37 'extractvalue' 'layer4_out_13_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%layer4_out_14_V = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %call_ret, 14" [firmware/myproject.cpp:113]   --->   Operation 38 'extractvalue' 'layer4_out_14_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>

State 3 <SV = 2> <Delay = 3.56>
ST_3 : Operation 39 [1/1] (1.82ns)   --->   "%call_ret2 = call fastcc { i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5 } @"relu<ap_fixed,ap_ufixed<5,2,0,0,0>,relu_config5>"(i20 %layer4_out_0_V, i20 %layer4_out_1_V, i20 %layer4_out_2_V, i20 %layer4_out_3_V, i20 %layer4_out_4_V, i20 %layer4_out_5_V, i20 %layer4_out_6_V, i20 %layer4_out_7_V, i20 %layer4_out_8_V, i20 %layer4_out_9_V, i20 %layer4_out_10_V, i20 %layer4_out_11_V, i20 %layer4_out_12_V, i20 %layer4_out_13_V, i20 %layer4_out_14_V)" [firmware/myproject.cpp:117]   --->   Operation 39 'call' 'call_ret2' <Predicate = true> <Delay = 1.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%layer5_out_0_V = extractvalue { i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5 } %call_ret2, 0" [firmware/myproject.cpp:117]   --->   Operation 40 'extractvalue' 'layer5_out_0_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%layer5_out_1_V = extractvalue { i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5 } %call_ret2, 1" [firmware/myproject.cpp:117]   --->   Operation 41 'extractvalue' 'layer5_out_1_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%layer5_out_2_V = extractvalue { i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5 } %call_ret2, 2" [firmware/myproject.cpp:117]   --->   Operation 42 'extractvalue' 'layer5_out_2_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%layer5_out_3_V = extractvalue { i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5 } %call_ret2, 3" [firmware/myproject.cpp:117]   --->   Operation 43 'extractvalue' 'layer5_out_3_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%layer5_out_4_V = extractvalue { i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5 } %call_ret2, 4" [firmware/myproject.cpp:117]   --->   Operation 44 'extractvalue' 'layer5_out_4_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%layer5_out_5_V = extractvalue { i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5 } %call_ret2, 5" [firmware/myproject.cpp:117]   --->   Operation 45 'extractvalue' 'layer5_out_5_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%layer5_out_6_V = extractvalue { i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5 } %call_ret2, 6" [firmware/myproject.cpp:117]   --->   Operation 46 'extractvalue' 'layer5_out_6_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%layer5_out_7_V = extractvalue { i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5 } %call_ret2, 7" [firmware/myproject.cpp:117]   --->   Operation 47 'extractvalue' 'layer5_out_7_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%layer5_out_8_V = extractvalue { i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5 } %call_ret2, 8" [firmware/myproject.cpp:117]   --->   Operation 48 'extractvalue' 'layer5_out_8_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%layer5_out_9_V = extractvalue { i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5 } %call_ret2, 9" [firmware/myproject.cpp:117]   --->   Operation 49 'extractvalue' 'layer5_out_9_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%layer5_out_10_V = extractvalue { i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5 } %call_ret2, 10" [firmware/myproject.cpp:117]   --->   Operation 50 'extractvalue' 'layer5_out_10_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%layer5_out_11_V = extractvalue { i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5 } %call_ret2, 11" [firmware/myproject.cpp:117]   --->   Operation 51 'extractvalue' 'layer5_out_11_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%layer5_out_12_V = extractvalue { i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5 } %call_ret2, 12" [firmware/myproject.cpp:117]   --->   Operation 52 'extractvalue' 'layer5_out_12_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%layer5_out_13_V = extractvalue { i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5 } %call_ret2, 13" [firmware/myproject.cpp:117]   --->   Operation 53 'extractvalue' 'layer5_out_13_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%layer5_out_14_V = extractvalue { i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5 } %call_ret2, 14" [firmware/myproject.cpp:117]   --->   Operation 54 'extractvalue' 'layer5_out_14_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_3 : Operation 55 [2/2] (1.73ns)   --->   "call fastcc void @Block_codeRepl320123320129_proc72(i5 %layer5_out_0_V, i5 %layer5_out_1_V, i5 %layer5_out_2_V, i5 %layer5_out_3_V, i5 %layer5_out_4_V, i5 %layer5_out_5_V, i5 %layer5_out_6_V, i5 %layer5_out_7_V, i5 %layer5_out_8_V, i5 %layer5_out_9_V, i5 %layer5_out_10_V, i5 %layer5_out_11_V, i5 %layer5_out_12_V, i5 %layer5_out_13_V, i5 %layer5_out_14_V, i128* %link_out_0_V)" [firmware/myproject.cpp:117]   --->   Operation 55 'call' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecClockDomain([8 x i8]* @default, [1 x i8]* @empty)"   --->   Operation 56 'specclockdomain' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str7) nounwind" [firmware/myproject.cpp:79]   --->   Operation 57 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %link_out_0_V), !map !175"   --->   Operation 58 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %link_in_35_V), !map !181"   --->   Operation 59 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %link_in_34_V), !map !187"   --->   Operation 60 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %link_in_33_V), !map !193"   --->   Operation 61 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %link_in_32_V), !map !199"   --->   Operation 62 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %link_in_31_V), !map !205"   --->   Operation 63 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %link_in_30_V), !map !211"   --->   Operation 64 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %link_in_29_V), !map !217"   --->   Operation 65 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %link_in_28_V), !map !223"   --->   Operation 66 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %link_in_27_V), !map !229"   --->   Operation 67 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %link_in_26_V), !map !235"   --->   Operation 68 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %link_in_25_V), !map !241"   --->   Operation 69 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %link_in_24_V), !map !247"   --->   Operation 70 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %link_in_23_V), !map !253"   --->   Operation 71 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %link_in_22_V), !map !259"   --->   Operation 72 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %link_in_21_V), !map !265"   --->   Operation 73 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %link_in_20_V), !map !271"   --->   Operation 74 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %link_in_19_V), !map !277"   --->   Operation 75 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %link_in_18_V), !map !283"   --->   Operation 76 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %link_in_17_V), !map !289"   --->   Operation 77 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %link_in_16_V), !map !295"   --->   Operation 78 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %link_in_15_V), !map !301"   --->   Operation 79 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %link_in_14_V), !map !307"   --->   Operation 80 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %link_in_13_V), !map !313"   --->   Operation 81 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %link_in_12_V), !map !319"   --->   Operation 82 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %link_in_11_V), !map !325"   --->   Operation 83 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %link_in_10_V), !map !331"   --->   Operation 84 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %link_in_9_V), !map !337"   --->   Operation 85 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %link_in_8_V), !map !343"   --->   Operation 86 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %link_in_7_V), !map !349"   --->   Operation 87 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %link_in_6_V), !map !355"   --->   Operation 88 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %link_in_5_V), !map !361"   --->   Operation 89 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %link_in_4_V), !map !367"   --->   Operation 90 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %link_in_3_V), !map !373"   --->   Operation 91 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %link_in_2_V), !map !379"   --->   Operation 92 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %link_in_1_V), !map !385"   --->   Operation 93 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %link_in_0_V), !map !391"   --->   Operation 94 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind"   --->   Operation 95 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [11 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7) nounwind" [firmware/myproject.cpp:44]   --->   Operation 96 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLatency(i32 4, i32 65535, [1 x i8]* @p_str7) nounwind" [firmware/myproject.cpp:48]   --->   Operation 97 'speclatency' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* null, [7 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7) nounwind" [firmware/myproject.cpp:78]   --->   Operation 98 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/2] (0.00ns)   --->   "call fastcc void @Block_codeRepl320123320129_proc72(i5 %layer5_out_0_V, i5 %layer5_out_1_V, i5 %layer5_out_2_V, i5 %layer5_out_3_V, i5 %layer5_out_4_V, i5 %layer5_out_5_V, i5 %layer5_out_6_V, i5 %layer5_out_7_V, i5 %layer5_out_8_V, i5 %layer5_out_9_V, i5 %layer5_out_10_V, i5 %layer5_out_11_V, i5 %layer5_out_12_V, i5 %layer5_out_13_V, i5 %layer5_out_14_V, i128* %link_out_0_V)" [firmware/myproject.cpp:117]   --->   Operation 99 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject.cpp:122]   --->   Operation 100 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ link_in_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ link_in_1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ link_in_2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ link_in_3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ link_in_4_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ link_in_5_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ link_in_6_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ link_in_7_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ link_in_8_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ link_in_9_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ link_in_10_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ link_in_11_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ link_in_12_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ link_in_13_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ link_in_14_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ link_in_15_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ link_in_16_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ link_in_17_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ link_in_18_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ link_in_19_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ link_in_20_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ link_in_21_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ link_in_22_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ link_in_23_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ link_in_24_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ link_in_25_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ link_in_26_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ link_in_27_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ link_in_28_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ link_in_29_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ link_in_30_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ link_in_31_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ link_in_32_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ link_in_33_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ link_in_34_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ link_in_35_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ link_out_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ w2_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
Inputs_V_channel          (call                ) [ 00100]
call_ret1                 (call                ) [ 00000]
layer2_out_0_V            (extractvalue        ) [ 00000]
layer2_out_1_V            (extractvalue        ) [ 00000]
layer2_out_2_V            (extractvalue        ) [ 00000]
layer2_out_3_V            (extractvalue        ) [ 00000]
layer2_out_4_V            (extractvalue        ) [ 00000]
layer2_out_5_V            (extractvalue        ) [ 00000]
layer2_out_6_V            (extractvalue        ) [ 00000]
layer2_out_7_V            (extractvalue        ) [ 00000]
layer2_out_8_V            (extractvalue        ) [ 00000]
layer2_out_9_V            (extractvalue        ) [ 00000]
layer2_out_10_V           (extractvalue        ) [ 00000]
layer2_out_11_V           (extractvalue        ) [ 00000]
layer2_out_12_V           (extractvalue        ) [ 00000]
layer2_out_13_V           (extractvalue        ) [ 00000]
layer2_out_14_V           (extractvalue        ) [ 00000]
call_ret                  (call                ) [ 00000]
layer4_out_0_V            (extractvalue        ) [ 00010]
layer4_out_1_V            (extractvalue        ) [ 00010]
layer4_out_2_V            (extractvalue        ) [ 00010]
layer4_out_3_V            (extractvalue        ) [ 00010]
layer4_out_4_V            (extractvalue        ) [ 00010]
layer4_out_5_V            (extractvalue        ) [ 00010]
layer4_out_6_V            (extractvalue        ) [ 00010]
layer4_out_7_V            (extractvalue        ) [ 00010]
layer4_out_8_V            (extractvalue        ) [ 00010]
layer4_out_9_V            (extractvalue        ) [ 00010]
layer4_out_10_V           (extractvalue        ) [ 00010]
layer4_out_11_V           (extractvalue        ) [ 00010]
layer4_out_12_V           (extractvalue        ) [ 00010]
layer4_out_13_V           (extractvalue        ) [ 00010]
layer4_out_14_V           (extractvalue        ) [ 00010]
call_ret2                 (call                ) [ 00000]
layer5_out_0_V            (extractvalue        ) [ 00001]
layer5_out_1_V            (extractvalue        ) [ 00001]
layer5_out_2_V            (extractvalue        ) [ 00001]
layer5_out_3_V            (extractvalue        ) [ 00001]
layer5_out_4_V            (extractvalue        ) [ 00001]
layer5_out_5_V            (extractvalue        ) [ 00001]
layer5_out_6_V            (extractvalue        ) [ 00001]
layer5_out_7_V            (extractvalue        ) [ 00001]
layer5_out_8_V            (extractvalue        ) [ 00001]
layer5_out_9_V            (extractvalue        ) [ 00001]
layer5_out_10_V           (extractvalue        ) [ 00001]
layer5_out_11_V           (extractvalue        ) [ 00001]
layer5_out_12_V           (extractvalue        ) [ 00001]
layer5_out_13_V           (extractvalue        ) [ 00001]
layer5_out_14_V           (extractvalue        ) [ 00001]
specclockdomain_ln0       (specclockdomain     ) [ 00000]
specdataflowpipeline_ln79 (specdataflowpipeline) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
spectopmodule_ln0         (spectopmodule       ) [ 00000]
specinterface_ln44        (specinterface       ) [ 00000]
speclatency_ln48          (speclatency         ) [ 00000]
specinterface_ln78        (specinterface       ) [ 00000]
call_ln117                (call                ) [ 00000]
ret_ln122                 (ret                 ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="link_in_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="link_in_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="link_in_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="link_in_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="link_in_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="link_in_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="link_in_3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="link_in_3_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="link_in_4_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="link_in_4_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="link_in_5_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="link_in_5_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="link_in_6_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="link_in_6_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="link_in_7_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="link_in_7_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="link_in_8_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="link_in_8_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="link_in_9_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="link_in_9_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="link_in_10_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="link_in_10_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="link_in_11_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="link_in_11_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="link_in_12_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="link_in_12_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="link_in_13_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="link_in_13_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="link_in_14_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="link_in_14_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="link_in_15_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="link_in_15_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="link_in_16_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="link_in_16_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="link_in_17_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="link_in_17_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="link_in_18_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="link_in_18_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="link_in_19_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="link_in_19_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="link_in_20_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="link_in_20_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="link_in_21_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="link_in_21_V"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="link_in_22_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="link_in_22_V"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="link_in_23_V">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="link_in_23_V"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="link_in_24_V">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="link_in_24_V"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="link_in_25_V">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="link_in_25_V"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="link_in_26_V">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="link_in_26_V"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="link_in_27_V">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="link_in_27_V"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="link_in_28_V">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="link_in_28_V"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="link_in_29_V">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="link_in_29_V"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="link_in_30_V">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="link_in_30_V"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="link_in_31_V">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="link_in_31_V"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="link_in_32_V">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="link_in_32_V"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="link_in_33_V">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="link_in_33_V"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="link_in_34_V">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="link_in_34_V"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="link_in_35_V">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="link_in_35_V"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="link_out_0_V">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="link_out_0_V"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="w2_V">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block_codeRepl320123_proc"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_resource<ap_ufixed,ap_fixed,config2>"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="normalize.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0."/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="relu<ap_fixed,ap_ufixed<5,2,0,0,0>,relu_config5>"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block_codeRepl320123320129_proc72"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecClockDomain"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="default"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="myproject_str"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLatency"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="120" class="1004" name="grp_dense_resource_ap_ufixed_ap_fixed_config2_s_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="300" slack="0"/>
<pin id="122" dir="0" index="1" bw="2520" slack="0"/>
<pin id="123" dir="0" index="2" bw="2520" slack="0"/>
<pin id="124" dir="1" index="3" bw="300" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret1/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="call_ret2_relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_s_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="75" slack="0"/>
<pin id="129" dir="0" index="1" bw="20" slack="1"/>
<pin id="130" dir="0" index="2" bw="20" slack="1"/>
<pin id="131" dir="0" index="3" bw="20" slack="1"/>
<pin id="132" dir="0" index="4" bw="20" slack="1"/>
<pin id="133" dir="0" index="5" bw="20" slack="1"/>
<pin id="134" dir="0" index="6" bw="20" slack="1"/>
<pin id="135" dir="0" index="7" bw="20" slack="1"/>
<pin id="136" dir="0" index="8" bw="20" slack="1"/>
<pin id="137" dir="0" index="9" bw="20" slack="1"/>
<pin id="138" dir="0" index="10" bw="20" slack="1"/>
<pin id="139" dir="0" index="11" bw="20" slack="1"/>
<pin id="140" dir="0" index="12" bw="20" slack="1"/>
<pin id="141" dir="0" index="13" bw="20" slack="1"/>
<pin id="142" dir="0" index="14" bw="20" slack="1"/>
<pin id="143" dir="0" index="15" bw="20" slack="1"/>
<pin id="144" dir="1" index="16" bw="75" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret2/3 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_Block_codeRepl320123320129_proc72_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="0" slack="0"/>
<pin id="148" dir="0" index="1" bw="5" slack="0"/>
<pin id="149" dir="0" index="2" bw="5" slack="0"/>
<pin id="150" dir="0" index="3" bw="5" slack="0"/>
<pin id="151" dir="0" index="4" bw="5" slack="0"/>
<pin id="152" dir="0" index="5" bw="5" slack="0"/>
<pin id="153" dir="0" index="6" bw="5" slack="0"/>
<pin id="154" dir="0" index="7" bw="5" slack="0"/>
<pin id="155" dir="0" index="8" bw="5" slack="0"/>
<pin id="156" dir="0" index="9" bw="5" slack="0"/>
<pin id="157" dir="0" index="10" bw="5" slack="0"/>
<pin id="158" dir="0" index="11" bw="5" slack="0"/>
<pin id="159" dir="0" index="12" bw="5" slack="0"/>
<pin id="160" dir="0" index="13" bw="5" slack="0"/>
<pin id="161" dir="0" index="14" bw="5" slack="0"/>
<pin id="162" dir="0" index="15" bw="5" slack="0"/>
<pin id="163" dir="0" index="16" bw="128" slack="0"/>
<pin id="164" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln117/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="call_ret_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="300" slack="0"/>
<pin id="169" dir="0" index="1" bw="20" slack="0"/>
<pin id="170" dir="0" index="2" bw="20" slack="0"/>
<pin id="171" dir="0" index="3" bw="20" slack="0"/>
<pin id="172" dir="0" index="4" bw="20" slack="0"/>
<pin id="173" dir="0" index="5" bw="20" slack="0"/>
<pin id="174" dir="0" index="6" bw="20" slack="0"/>
<pin id="175" dir="0" index="7" bw="20" slack="0"/>
<pin id="176" dir="0" index="8" bw="20" slack="0"/>
<pin id="177" dir="0" index="9" bw="20" slack="0"/>
<pin id="178" dir="0" index="10" bw="20" slack="0"/>
<pin id="179" dir="0" index="11" bw="20" slack="0"/>
<pin id="180" dir="0" index="12" bw="20" slack="0"/>
<pin id="181" dir="0" index="13" bw="20" slack="0"/>
<pin id="182" dir="0" index="14" bw="20" slack="0"/>
<pin id="183" dir="0" index="15" bw="20" slack="0"/>
<pin id="184" dir="1" index="16" bw="300" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="Inputs_V_channel_Block_codeRepl320123_proc_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="2520" slack="0"/>
<pin id="188" dir="0" index="1" bw="128" slack="0"/>
<pin id="189" dir="0" index="2" bw="128" slack="0"/>
<pin id="190" dir="0" index="3" bw="128" slack="0"/>
<pin id="191" dir="0" index="4" bw="128" slack="0"/>
<pin id="192" dir="0" index="5" bw="128" slack="0"/>
<pin id="193" dir="0" index="6" bw="128" slack="0"/>
<pin id="194" dir="0" index="7" bw="128" slack="0"/>
<pin id="195" dir="0" index="8" bw="128" slack="0"/>
<pin id="196" dir="0" index="9" bw="128" slack="0"/>
<pin id="197" dir="0" index="10" bw="128" slack="0"/>
<pin id="198" dir="0" index="11" bw="128" slack="0"/>
<pin id="199" dir="0" index="12" bw="128" slack="0"/>
<pin id="200" dir="0" index="13" bw="128" slack="0"/>
<pin id="201" dir="0" index="14" bw="128" slack="0"/>
<pin id="202" dir="0" index="15" bw="128" slack="0"/>
<pin id="203" dir="0" index="16" bw="128" slack="0"/>
<pin id="204" dir="0" index="17" bw="128" slack="0"/>
<pin id="205" dir="0" index="18" bw="128" slack="0"/>
<pin id="206" dir="0" index="19" bw="128" slack="0"/>
<pin id="207" dir="0" index="20" bw="128" slack="0"/>
<pin id="208" dir="0" index="21" bw="128" slack="0"/>
<pin id="209" dir="0" index="22" bw="128" slack="0"/>
<pin id="210" dir="0" index="23" bw="128" slack="0"/>
<pin id="211" dir="0" index="24" bw="128" slack="0"/>
<pin id="212" dir="0" index="25" bw="128" slack="0"/>
<pin id="213" dir="0" index="26" bw="128" slack="0"/>
<pin id="214" dir="0" index="27" bw="128" slack="0"/>
<pin id="215" dir="0" index="28" bw="128" slack="0"/>
<pin id="216" dir="0" index="29" bw="128" slack="0"/>
<pin id="217" dir="0" index="30" bw="128" slack="0"/>
<pin id="218" dir="0" index="31" bw="128" slack="0"/>
<pin id="219" dir="0" index="32" bw="128" slack="0"/>
<pin id="220" dir="0" index="33" bw="128" slack="0"/>
<pin id="221" dir="0" index="34" bw="128" slack="0"/>
<pin id="222" dir="0" index="35" bw="128" slack="0"/>
<pin id="223" dir="0" index="36" bw="128" slack="0"/>
<pin id="224" dir="1" index="37" bw="2520" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="Inputs_V_channel/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="layer2_out_0_V_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="300" slack="0"/>
<pin id="265" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_0_V/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="layer2_out_1_V_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="300" slack="0"/>
<pin id="270" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_1_V/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="layer2_out_2_V_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="300" slack="0"/>
<pin id="275" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_2_V/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="layer2_out_3_V_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="300" slack="0"/>
<pin id="280" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_3_V/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="layer2_out_4_V_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="300" slack="0"/>
<pin id="285" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_4_V/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="layer2_out_5_V_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="300" slack="0"/>
<pin id="290" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_5_V/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="layer2_out_6_V_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="300" slack="0"/>
<pin id="295" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_6_V/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="layer2_out_7_V_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="300" slack="0"/>
<pin id="300" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_7_V/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="layer2_out_8_V_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="300" slack="0"/>
<pin id="305" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_8_V/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="layer2_out_9_V_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="300" slack="0"/>
<pin id="310" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_9_V/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="layer2_out_10_V_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="300" slack="0"/>
<pin id="315" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_10_V/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="layer2_out_11_V_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="300" slack="0"/>
<pin id="320" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_11_V/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="layer2_out_12_V_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="300" slack="0"/>
<pin id="325" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_12_V/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="layer2_out_13_V_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="300" slack="0"/>
<pin id="330" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_13_V/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="layer2_out_14_V_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="300" slack="0"/>
<pin id="335" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_14_V/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="layer4_out_0_V_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="300" slack="0"/>
<pin id="340" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer4_out_0_V/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="layer4_out_1_V_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="300" slack="0"/>
<pin id="344" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer4_out_1_V/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="layer4_out_2_V_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="300" slack="0"/>
<pin id="348" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer4_out_2_V/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="layer4_out_3_V_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="300" slack="0"/>
<pin id="352" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer4_out_3_V/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="layer4_out_4_V_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="300" slack="0"/>
<pin id="356" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer4_out_4_V/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="layer4_out_5_V_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="300" slack="0"/>
<pin id="360" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer4_out_5_V/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="layer4_out_6_V_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="300" slack="0"/>
<pin id="364" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer4_out_6_V/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="layer4_out_7_V_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="300" slack="0"/>
<pin id="368" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer4_out_7_V/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="layer4_out_8_V_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="300" slack="0"/>
<pin id="372" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer4_out_8_V/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="layer4_out_9_V_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="300" slack="0"/>
<pin id="376" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer4_out_9_V/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="layer4_out_10_V_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="300" slack="0"/>
<pin id="380" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer4_out_10_V/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="layer4_out_11_V_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="300" slack="0"/>
<pin id="384" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer4_out_11_V/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="layer4_out_12_V_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="300" slack="0"/>
<pin id="388" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer4_out_12_V/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="layer4_out_13_V_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="300" slack="0"/>
<pin id="392" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer4_out_13_V/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="layer4_out_14_V_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="300" slack="0"/>
<pin id="396" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer4_out_14_V/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="layer5_out_0_V_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="75" slack="0"/>
<pin id="400" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer5_out_0_V/3 "/>
</bind>
</comp>

<comp id="403" class="1004" name="layer5_out_1_V_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="75" slack="0"/>
<pin id="405" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer5_out_1_V/3 "/>
</bind>
</comp>

<comp id="408" class="1004" name="layer5_out_2_V_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="75" slack="0"/>
<pin id="410" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer5_out_2_V/3 "/>
</bind>
</comp>

<comp id="413" class="1004" name="layer5_out_3_V_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="75" slack="0"/>
<pin id="415" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer5_out_3_V/3 "/>
</bind>
</comp>

<comp id="418" class="1004" name="layer5_out_4_V_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="75" slack="0"/>
<pin id="420" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer5_out_4_V/3 "/>
</bind>
</comp>

<comp id="423" class="1004" name="layer5_out_5_V_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="75" slack="0"/>
<pin id="425" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer5_out_5_V/3 "/>
</bind>
</comp>

<comp id="428" class="1004" name="layer5_out_6_V_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="75" slack="0"/>
<pin id="430" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer5_out_6_V/3 "/>
</bind>
</comp>

<comp id="433" class="1004" name="layer5_out_7_V_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="75" slack="0"/>
<pin id="435" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer5_out_7_V/3 "/>
</bind>
</comp>

<comp id="438" class="1004" name="layer5_out_8_V_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="75" slack="0"/>
<pin id="440" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer5_out_8_V/3 "/>
</bind>
</comp>

<comp id="443" class="1004" name="layer5_out_9_V_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="75" slack="0"/>
<pin id="445" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer5_out_9_V/3 "/>
</bind>
</comp>

<comp id="448" class="1004" name="layer5_out_10_V_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="75" slack="0"/>
<pin id="450" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer5_out_10_V/3 "/>
</bind>
</comp>

<comp id="453" class="1004" name="layer5_out_11_V_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="75" slack="0"/>
<pin id="455" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer5_out_11_V/3 "/>
</bind>
</comp>

<comp id="458" class="1004" name="layer5_out_12_V_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="75" slack="0"/>
<pin id="460" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer5_out_12_V/3 "/>
</bind>
</comp>

<comp id="463" class="1004" name="layer5_out_13_V_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="75" slack="0"/>
<pin id="465" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer5_out_13_V/3 "/>
</bind>
</comp>

<comp id="468" class="1004" name="layer5_out_14_V_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="75" slack="0"/>
<pin id="470" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer5_out_14_V/3 "/>
</bind>
</comp>

<comp id="473" class="1005" name="Inputs_V_channel_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="2520" slack="1"/>
<pin id="475" dir="1" index="1" bw="2520" slack="1"/>
</pin_list>
<bind>
<opset="Inputs_V_channel "/>
</bind>
</comp>

<comp id="478" class="1005" name="layer4_out_0_V_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="20" slack="1"/>
<pin id="480" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="layer4_out_0_V "/>
</bind>
</comp>

<comp id="483" class="1005" name="layer4_out_1_V_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="20" slack="1"/>
<pin id="485" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="layer4_out_1_V "/>
</bind>
</comp>

<comp id="488" class="1005" name="layer4_out_2_V_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="20" slack="1"/>
<pin id="490" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="layer4_out_2_V "/>
</bind>
</comp>

<comp id="493" class="1005" name="layer4_out_3_V_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="20" slack="1"/>
<pin id="495" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="layer4_out_3_V "/>
</bind>
</comp>

<comp id="498" class="1005" name="layer4_out_4_V_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="20" slack="1"/>
<pin id="500" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="layer4_out_4_V "/>
</bind>
</comp>

<comp id="503" class="1005" name="layer4_out_5_V_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="20" slack="1"/>
<pin id="505" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="layer4_out_5_V "/>
</bind>
</comp>

<comp id="508" class="1005" name="layer4_out_6_V_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="20" slack="1"/>
<pin id="510" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="layer4_out_6_V "/>
</bind>
</comp>

<comp id="513" class="1005" name="layer4_out_7_V_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="20" slack="1"/>
<pin id="515" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="layer4_out_7_V "/>
</bind>
</comp>

<comp id="518" class="1005" name="layer4_out_8_V_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="20" slack="1"/>
<pin id="520" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="layer4_out_8_V "/>
</bind>
</comp>

<comp id="523" class="1005" name="layer4_out_9_V_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="20" slack="1"/>
<pin id="525" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="layer4_out_9_V "/>
</bind>
</comp>

<comp id="528" class="1005" name="layer4_out_10_V_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="20" slack="1"/>
<pin id="530" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="layer4_out_10_V "/>
</bind>
</comp>

<comp id="533" class="1005" name="layer4_out_11_V_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="20" slack="1"/>
<pin id="535" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="layer4_out_11_V "/>
</bind>
</comp>

<comp id="538" class="1005" name="layer4_out_12_V_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="20" slack="1"/>
<pin id="540" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="layer4_out_12_V "/>
</bind>
</comp>

<comp id="543" class="1005" name="layer4_out_13_V_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="20" slack="1"/>
<pin id="545" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="layer4_out_13_V "/>
</bind>
</comp>

<comp id="548" class="1005" name="layer4_out_14_V_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="20" slack="1"/>
<pin id="550" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="layer4_out_14_V "/>
</bind>
</comp>

<comp id="553" class="1005" name="layer5_out_0_V_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="5" slack="1"/>
<pin id="555" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="layer5_out_0_V "/>
</bind>
</comp>

<comp id="558" class="1005" name="layer5_out_1_V_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="5" slack="1"/>
<pin id="560" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="layer5_out_1_V "/>
</bind>
</comp>

<comp id="563" class="1005" name="layer5_out_2_V_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="5" slack="1"/>
<pin id="565" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="layer5_out_2_V "/>
</bind>
</comp>

<comp id="568" class="1005" name="layer5_out_3_V_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="5" slack="1"/>
<pin id="570" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="layer5_out_3_V "/>
</bind>
</comp>

<comp id="573" class="1005" name="layer5_out_4_V_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="5" slack="1"/>
<pin id="575" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="layer5_out_4_V "/>
</bind>
</comp>

<comp id="578" class="1005" name="layer5_out_5_V_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="5" slack="1"/>
<pin id="580" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="layer5_out_5_V "/>
</bind>
</comp>

<comp id="583" class="1005" name="layer5_out_6_V_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="5" slack="1"/>
<pin id="585" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="layer5_out_6_V "/>
</bind>
</comp>

<comp id="588" class="1005" name="layer5_out_7_V_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="5" slack="1"/>
<pin id="590" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="layer5_out_7_V "/>
</bind>
</comp>

<comp id="593" class="1005" name="layer5_out_8_V_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="5" slack="1"/>
<pin id="595" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="layer5_out_8_V "/>
</bind>
</comp>

<comp id="598" class="1005" name="layer5_out_9_V_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="5" slack="1"/>
<pin id="600" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="layer5_out_9_V "/>
</bind>
</comp>

<comp id="603" class="1005" name="layer5_out_10_V_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="5" slack="1"/>
<pin id="605" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="layer5_out_10_V "/>
</bind>
</comp>

<comp id="608" class="1005" name="layer5_out_11_V_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="5" slack="1"/>
<pin id="610" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="layer5_out_11_V "/>
</bind>
</comp>

<comp id="613" class="1005" name="layer5_out_12_V_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="5" slack="1"/>
<pin id="615" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="layer5_out_12_V "/>
</bind>
</comp>

<comp id="618" class="1005" name="layer5_out_13_V_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="5" slack="1"/>
<pin id="620" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="layer5_out_13_V "/>
</bind>
</comp>

<comp id="623" class="1005" name="layer5_out_14_V_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="5" slack="1"/>
<pin id="625" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="layer5_out_14_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="125"><net_src comp="78" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="74" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="145"><net_src comp="82" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="165"><net_src comp="84" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="166"><net_src comp="72" pin="0"/><net_sink comp="146" pin=16"/></net>

<net id="185"><net_src comp="80" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="225"><net_src comp="76" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="226"><net_src comp="0" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="227"><net_src comp="2" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="228"><net_src comp="4" pin="0"/><net_sink comp="186" pin=3"/></net>

<net id="229"><net_src comp="6" pin="0"/><net_sink comp="186" pin=4"/></net>

<net id="230"><net_src comp="8" pin="0"/><net_sink comp="186" pin=5"/></net>

<net id="231"><net_src comp="10" pin="0"/><net_sink comp="186" pin=6"/></net>

<net id="232"><net_src comp="12" pin="0"/><net_sink comp="186" pin=7"/></net>

<net id="233"><net_src comp="14" pin="0"/><net_sink comp="186" pin=8"/></net>

<net id="234"><net_src comp="16" pin="0"/><net_sink comp="186" pin=9"/></net>

<net id="235"><net_src comp="18" pin="0"/><net_sink comp="186" pin=10"/></net>

<net id="236"><net_src comp="20" pin="0"/><net_sink comp="186" pin=11"/></net>

<net id="237"><net_src comp="22" pin="0"/><net_sink comp="186" pin=12"/></net>

<net id="238"><net_src comp="24" pin="0"/><net_sink comp="186" pin=13"/></net>

<net id="239"><net_src comp="26" pin="0"/><net_sink comp="186" pin=14"/></net>

<net id="240"><net_src comp="28" pin="0"/><net_sink comp="186" pin=15"/></net>

<net id="241"><net_src comp="30" pin="0"/><net_sink comp="186" pin=16"/></net>

<net id="242"><net_src comp="32" pin="0"/><net_sink comp="186" pin=17"/></net>

<net id="243"><net_src comp="34" pin="0"/><net_sink comp="186" pin=18"/></net>

<net id="244"><net_src comp="36" pin="0"/><net_sink comp="186" pin=19"/></net>

<net id="245"><net_src comp="38" pin="0"/><net_sink comp="186" pin=20"/></net>

<net id="246"><net_src comp="40" pin="0"/><net_sink comp="186" pin=21"/></net>

<net id="247"><net_src comp="42" pin="0"/><net_sink comp="186" pin=22"/></net>

<net id="248"><net_src comp="44" pin="0"/><net_sink comp="186" pin=23"/></net>

<net id="249"><net_src comp="46" pin="0"/><net_sink comp="186" pin=24"/></net>

<net id="250"><net_src comp="48" pin="0"/><net_sink comp="186" pin=25"/></net>

<net id="251"><net_src comp="50" pin="0"/><net_sink comp="186" pin=26"/></net>

<net id="252"><net_src comp="52" pin="0"/><net_sink comp="186" pin=27"/></net>

<net id="253"><net_src comp="54" pin="0"/><net_sink comp="186" pin=28"/></net>

<net id="254"><net_src comp="56" pin="0"/><net_sink comp="186" pin=29"/></net>

<net id="255"><net_src comp="58" pin="0"/><net_sink comp="186" pin=30"/></net>

<net id="256"><net_src comp="60" pin="0"/><net_sink comp="186" pin=31"/></net>

<net id="257"><net_src comp="62" pin="0"/><net_sink comp="186" pin=32"/></net>

<net id="258"><net_src comp="64" pin="0"/><net_sink comp="186" pin=33"/></net>

<net id="259"><net_src comp="66" pin="0"/><net_sink comp="186" pin=34"/></net>

<net id="260"><net_src comp="68" pin="0"/><net_sink comp="186" pin=35"/></net>

<net id="261"><net_src comp="70" pin="0"/><net_sink comp="186" pin=36"/></net>

<net id="262"><net_src comp="186" pin="37"/><net_sink comp="120" pin=1"/></net>

<net id="266"><net_src comp="120" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="271"><net_src comp="120" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="276"><net_src comp="120" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="167" pin=3"/></net>

<net id="281"><net_src comp="120" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="167" pin=4"/></net>

<net id="286"><net_src comp="120" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="167" pin=5"/></net>

<net id="291"><net_src comp="120" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="167" pin=6"/></net>

<net id="296"><net_src comp="120" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="167" pin=7"/></net>

<net id="301"><net_src comp="120" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="167" pin=8"/></net>

<net id="306"><net_src comp="120" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="167" pin=9"/></net>

<net id="311"><net_src comp="120" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="167" pin=10"/></net>

<net id="316"><net_src comp="120" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="167" pin=11"/></net>

<net id="321"><net_src comp="120" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="167" pin=12"/></net>

<net id="326"><net_src comp="120" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="167" pin=13"/></net>

<net id="331"><net_src comp="120" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="167" pin=14"/></net>

<net id="336"><net_src comp="120" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="167" pin=15"/></net>

<net id="341"><net_src comp="167" pin="16"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="167" pin="16"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="167" pin="16"/><net_sink comp="346" pin=0"/></net>

<net id="353"><net_src comp="167" pin="16"/><net_sink comp="350" pin=0"/></net>

<net id="357"><net_src comp="167" pin="16"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="167" pin="16"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="167" pin="16"/><net_sink comp="362" pin=0"/></net>

<net id="369"><net_src comp="167" pin="16"/><net_sink comp="366" pin=0"/></net>

<net id="373"><net_src comp="167" pin="16"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="167" pin="16"/><net_sink comp="374" pin=0"/></net>

<net id="381"><net_src comp="167" pin="16"/><net_sink comp="378" pin=0"/></net>

<net id="385"><net_src comp="167" pin="16"/><net_sink comp="382" pin=0"/></net>

<net id="389"><net_src comp="167" pin="16"/><net_sink comp="386" pin=0"/></net>

<net id="393"><net_src comp="167" pin="16"/><net_sink comp="390" pin=0"/></net>

<net id="397"><net_src comp="167" pin="16"/><net_sink comp="394" pin=0"/></net>

<net id="401"><net_src comp="127" pin="16"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="406"><net_src comp="127" pin="16"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="411"><net_src comp="127" pin="16"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="146" pin=3"/></net>

<net id="416"><net_src comp="127" pin="16"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="146" pin=4"/></net>

<net id="421"><net_src comp="127" pin="16"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="146" pin=5"/></net>

<net id="426"><net_src comp="127" pin="16"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="146" pin=6"/></net>

<net id="431"><net_src comp="127" pin="16"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="146" pin=7"/></net>

<net id="436"><net_src comp="127" pin="16"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="146" pin=8"/></net>

<net id="441"><net_src comp="127" pin="16"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="146" pin=9"/></net>

<net id="446"><net_src comp="127" pin="16"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="146" pin=10"/></net>

<net id="451"><net_src comp="127" pin="16"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="146" pin=11"/></net>

<net id="456"><net_src comp="127" pin="16"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="146" pin=12"/></net>

<net id="461"><net_src comp="127" pin="16"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="146" pin=13"/></net>

<net id="466"><net_src comp="127" pin="16"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="146" pin=14"/></net>

<net id="471"><net_src comp="127" pin="16"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="146" pin=15"/></net>

<net id="476"><net_src comp="186" pin="37"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="481"><net_src comp="338" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="486"><net_src comp="342" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="491"><net_src comp="346" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="127" pin=3"/></net>

<net id="496"><net_src comp="350" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="127" pin=4"/></net>

<net id="501"><net_src comp="354" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="127" pin=5"/></net>

<net id="506"><net_src comp="358" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="127" pin=6"/></net>

<net id="511"><net_src comp="362" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="127" pin=7"/></net>

<net id="516"><net_src comp="366" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="127" pin=8"/></net>

<net id="521"><net_src comp="370" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="127" pin=9"/></net>

<net id="526"><net_src comp="374" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="127" pin=10"/></net>

<net id="531"><net_src comp="378" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="127" pin=11"/></net>

<net id="536"><net_src comp="382" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="127" pin=12"/></net>

<net id="541"><net_src comp="386" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="127" pin=13"/></net>

<net id="546"><net_src comp="390" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="127" pin=14"/></net>

<net id="551"><net_src comp="394" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="127" pin=15"/></net>

<net id="556"><net_src comp="398" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="561"><net_src comp="403" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="566"><net_src comp="408" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="146" pin=3"/></net>

<net id="571"><net_src comp="413" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="146" pin=4"/></net>

<net id="576"><net_src comp="418" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="146" pin=5"/></net>

<net id="581"><net_src comp="423" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="146" pin=6"/></net>

<net id="586"><net_src comp="428" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="146" pin=7"/></net>

<net id="591"><net_src comp="433" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="146" pin=8"/></net>

<net id="596"><net_src comp="438" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="146" pin=9"/></net>

<net id="601"><net_src comp="443" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="146" pin=10"/></net>

<net id="606"><net_src comp="448" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="146" pin=11"/></net>

<net id="611"><net_src comp="453" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="146" pin=12"/></net>

<net id="616"><net_src comp="458" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="146" pin=13"/></net>

<net id="621"><net_src comp="463" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="146" pin=14"/></net>

<net id="626"><net_src comp="468" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="146" pin=15"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: link_out_0_V | {3 4 }
 - Input state : 
	Port: myproject : link_in_0_V | {1 }
	Port: myproject : link_in_1_V | {1 }
	Port: myproject : link_in_2_V | {1 }
	Port: myproject : link_in_3_V | {1 }
	Port: myproject : link_in_4_V | {1 }
	Port: myproject : link_in_5_V | {1 }
	Port: myproject : link_in_6_V | {1 }
	Port: myproject : link_in_7_V | {1 }
	Port: myproject : link_in_8_V | {1 }
	Port: myproject : link_in_9_V | {1 }
	Port: myproject : link_in_10_V | {1 }
	Port: myproject : link_in_11_V | {1 }
	Port: myproject : link_in_12_V | {1 }
	Port: myproject : link_in_13_V | {1 }
	Port: myproject : link_in_14_V | {1 }
	Port: myproject : link_in_15_V | {1 }
	Port: myproject : link_in_16_V | {1 }
	Port: myproject : link_in_17_V | {1 }
	Port: myproject : link_in_18_V | {1 }
	Port: myproject : link_in_19_V | {1 }
	Port: myproject : link_in_20_V | {1 }
	Port: myproject : link_in_21_V | {1 }
	Port: myproject : link_in_22_V | {1 }
	Port: myproject : link_in_23_V | {1 }
	Port: myproject : link_in_24_V | {1 }
	Port: myproject : link_in_25_V | {1 }
	Port: myproject : link_in_26_V | {1 }
	Port: myproject : link_in_27_V | {1 }
	Port: myproject : link_in_28_V | {1 }
	Port: myproject : link_in_29_V | {1 }
	Port: myproject : link_in_30_V | {1 }
	Port: myproject : link_in_31_V | {1 }
	Port: myproject : link_in_32_V | {1 }
	Port: myproject : link_in_33_V | {1 }
	Port: myproject : link_in_34_V | {1 }
	Port: myproject : link_in_35_V | {1 }
	Port: myproject : link_out_0_V | {3 4 }
	Port: myproject : w2_V | {1 2 }
  - Chain level:
	State 1
		call_ret1 : 1
	State 2
		layer2_out_0_V : 1
		layer2_out_1_V : 1
		layer2_out_2_V : 1
		layer2_out_3_V : 1
		layer2_out_4_V : 1
		layer2_out_5_V : 1
		layer2_out_6_V : 1
		layer2_out_7_V : 1
		layer2_out_8_V : 1
		layer2_out_9_V : 1
		layer2_out_10_V : 1
		layer2_out_11_V : 1
		layer2_out_12_V : 1
		layer2_out_13_V : 1
		layer2_out_14_V : 1
		call_ret : 2
		layer4_out_0_V : 3
		layer4_out_1_V : 3
		layer4_out_2_V : 3
		layer4_out_3_V : 3
		layer4_out_4_V : 3
		layer4_out_5_V : 3
		layer4_out_6_V : 3
		layer4_out_7_V : 3
		layer4_out_8_V : 3
		layer4_out_9_V : 3
		layer4_out_10_V : 3
		layer4_out_11_V : 3
		layer4_out_12_V : 3
		layer4_out_13_V : 3
		layer4_out_14_V : 3
	State 3
		layer5_out_0_V : 1
		layer5_out_1_V : 1
		layer5_out_2_V : 1
		layer5_out_3_V : 1
		layer5_out_4_V : 1
		layer5_out_5_V : 1
		layer5_out_6_V : 1
		layer5_out_7_V : 1
		layer5_out_8_V : 1
		layer5_out_9_V : 1
		layer5_out_10_V : 1
		layer5_out_11_V : 1
		layer5_out_12_V : 1
		layer5_out_13_V : 1
		layer5_out_14_V : 1
		call_ln117 : 2
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                Functional Unit                                |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |             grp_dense_resource_ap_ufixed_ap_fixed_config2_s_fu_120            |    0    |   2.55  |  159647 |  604908 |
|          |       call_ret2_relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_s_fu_127       |    0    |    0    |    0    |   1065  |
|   call   |                  grp_Block_codeRepl320123320129_proc72_fu_146                 |    0    |  12.75  |   230   |   238   |
|          | call_ret_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_167 |    0    |    0    |    0    |   435   |
|          |               Inputs_V_channel_Block_codeRepl320123_proc_fu_186               |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                             layer2_out_0_V_fu_263                             |    0    |    0    |    0    |    0    |
|          |                             layer2_out_1_V_fu_268                             |    0    |    0    |    0    |    0    |
|          |                             layer2_out_2_V_fu_273                             |    0    |    0    |    0    |    0    |
|          |                             layer2_out_3_V_fu_278                             |    0    |    0    |    0    |    0    |
|          |                             layer2_out_4_V_fu_283                             |    0    |    0    |    0    |    0    |
|          |                             layer2_out_5_V_fu_288                             |    0    |    0    |    0    |    0    |
|          |                             layer2_out_6_V_fu_293                             |    0    |    0    |    0    |    0    |
|          |                             layer2_out_7_V_fu_298                             |    0    |    0    |    0    |    0    |
|          |                             layer2_out_8_V_fu_303                             |    0    |    0    |    0    |    0    |
|          |                             layer2_out_9_V_fu_308                             |    0    |    0    |    0    |    0    |
|          |                             layer2_out_10_V_fu_313                            |    0    |    0    |    0    |    0    |
|          |                             layer2_out_11_V_fu_318                            |    0    |    0    |    0    |    0    |
|          |                             layer2_out_12_V_fu_323                            |    0    |    0    |    0    |    0    |
|          |                             layer2_out_13_V_fu_328                            |    0    |    0    |    0    |    0    |
|          |                             layer2_out_14_V_fu_333                            |    0    |    0    |    0    |    0    |
|          |                             layer4_out_0_V_fu_338                             |    0    |    0    |    0    |    0    |
|          |                             layer4_out_1_V_fu_342                             |    0    |    0    |    0    |    0    |
|          |                             layer4_out_2_V_fu_346                             |    0    |    0    |    0    |    0    |
|          |                             layer4_out_3_V_fu_350                             |    0    |    0    |    0    |    0    |
|          |                             layer4_out_4_V_fu_354                             |    0    |    0    |    0    |    0    |
|          |                             layer4_out_5_V_fu_358                             |    0    |    0    |    0    |    0    |
|          |                             layer4_out_6_V_fu_362                             |    0    |    0    |    0    |    0    |
|extractvalue|                             layer4_out_7_V_fu_366                             |    0    |    0    |    0    |    0    |
|          |                             layer4_out_8_V_fu_370                             |    0    |    0    |    0    |    0    |
|          |                             layer4_out_9_V_fu_374                             |    0    |    0    |    0    |    0    |
|          |                             layer4_out_10_V_fu_378                            |    0    |    0    |    0    |    0    |
|          |                             layer4_out_11_V_fu_382                            |    0    |    0    |    0    |    0    |
|          |                             layer4_out_12_V_fu_386                            |    0    |    0    |    0    |    0    |
|          |                             layer4_out_13_V_fu_390                            |    0    |    0    |    0    |    0    |
|          |                             layer4_out_14_V_fu_394                            |    0    |    0    |    0    |    0    |
|          |                             layer5_out_0_V_fu_398                             |    0    |    0    |    0    |    0    |
|          |                             layer5_out_1_V_fu_403                             |    0    |    0    |    0    |    0    |
|          |                             layer5_out_2_V_fu_408                             |    0    |    0    |    0    |    0    |
|          |                             layer5_out_3_V_fu_413                             |    0    |    0    |    0    |    0    |
|          |                             layer5_out_4_V_fu_418                             |    0    |    0    |    0    |    0    |
|          |                             layer5_out_5_V_fu_423                             |    0    |    0    |    0    |    0    |
|          |                             layer5_out_6_V_fu_428                             |    0    |    0    |    0    |    0    |
|          |                             layer5_out_7_V_fu_433                             |    0    |    0    |    0    |    0    |
|          |                             layer5_out_8_V_fu_438                             |    0    |    0    |    0    |    0    |
|          |                             layer5_out_9_V_fu_443                             |    0    |    0    |    0    |    0    |
|          |                             layer5_out_10_V_fu_448                            |    0    |    0    |    0    |    0    |
|          |                             layer5_out_11_V_fu_453                            |    0    |    0    |    0    |    0    |
|          |                             layer5_out_12_V_fu_458                            |    0    |    0    |    0    |    0    |
|          |                             layer5_out_13_V_fu_463                            |    0    |    0    |    0    |    0    |
|          |                             layer5_out_14_V_fu_468                            |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                               |    0    |   15.3  |  159877 |  606646 |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
|w2_V|   70   |    0   |    0   |
+----+--------+--------+--------+
|Total|   70   |    0   |    0   |
+----+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|Inputs_V_channel_reg_473|  2520  |
| layer4_out_0_V_reg_478 |   20   |
| layer4_out_10_V_reg_528|   20   |
| layer4_out_11_V_reg_533|   20   |
| layer4_out_12_V_reg_538|   20   |
| layer4_out_13_V_reg_543|   20   |
| layer4_out_14_V_reg_548|   20   |
| layer4_out_1_V_reg_483 |   20   |
| layer4_out_2_V_reg_488 |   20   |
| layer4_out_3_V_reg_493 |   20   |
| layer4_out_4_V_reg_498 |   20   |
| layer4_out_5_V_reg_503 |   20   |
| layer4_out_6_V_reg_508 |   20   |
| layer4_out_7_V_reg_513 |   20   |
| layer4_out_8_V_reg_518 |   20   |
| layer4_out_9_V_reg_523 |   20   |
| layer5_out_0_V_reg_553 |    5   |
| layer5_out_10_V_reg_603|    5   |
| layer5_out_11_V_reg_608|    5   |
| layer5_out_12_V_reg_613|    5   |
| layer5_out_13_V_reg_618|    5   |
| layer5_out_14_V_reg_623|    5   |
| layer5_out_1_V_reg_558 |    5   |
| layer5_out_2_V_reg_563 |    5   |
| layer5_out_3_V_reg_568 |    5   |
| layer5_out_4_V_reg_573 |    5   |
| layer5_out_5_V_reg_578 |    5   |
| layer5_out_6_V_reg_583 |    5   |
| layer5_out_7_V_reg_588 |    5   |
| layer5_out_8_V_reg_593 |    5   |
| layer5_out_9_V_reg_598 |    5   |
+------------------------+--------+
|          Total         |  2895  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------------------------|------|------|------|--------||---------||---------|
|                          Comp                          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_dense_resource_ap_ufixed_ap_fixed_config2_s_fu_120 |  p1  |   2  | 2520 |  5040  ||    9    |
|      grp_Block_codeRepl320123320129_proc72_fu_146      |  p1  |   2  |   5  |   10   ||    9    |
|      grp_Block_codeRepl320123320129_proc72_fu_146      |  p2  |   2  |   5  |   10   ||    9    |
|      grp_Block_codeRepl320123320129_proc72_fu_146      |  p3  |   2  |   5  |   10   ||    9    |
|      grp_Block_codeRepl320123320129_proc72_fu_146      |  p4  |   2  |   5  |   10   ||    9    |
|      grp_Block_codeRepl320123320129_proc72_fu_146      |  p5  |   2  |   5  |   10   ||    9    |
|      grp_Block_codeRepl320123320129_proc72_fu_146      |  p6  |   2  |   5  |   10   ||    9    |
|      grp_Block_codeRepl320123320129_proc72_fu_146      |  p7  |   2  |   5  |   10   ||    9    |
|      grp_Block_codeRepl320123320129_proc72_fu_146      |  p8  |   2  |   5  |   10   ||    9    |
|      grp_Block_codeRepl320123320129_proc72_fu_146      |  p9  |   2  |   5  |   10   ||    9    |
|      grp_Block_codeRepl320123320129_proc72_fu_146      |  p10 |   2  |   5  |   10   ||    9    |
|      grp_Block_codeRepl320123320129_proc72_fu_146      |  p11 |   2  |   5  |   10   ||    9    |
|      grp_Block_codeRepl320123320129_proc72_fu_146      |  p12 |   2  |   5  |   10   ||    9    |
|      grp_Block_codeRepl320123320129_proc72_fu_146      |  p13 |   2  |   5  |   10   ||    9    |
|      grp_Block_codeRepl320123320129_proc72_fu_146      |  p14 |   2  |   5  |   10   ||    9    |
|      grp_Block_codeRepl320123320129_proc72_fu_146      |  p15 |   2  |   5  |   10   ||    9    |
|--------------------------------------------------------|------|------|------|--------||---------||---------|
|                          Total                         |      |      |      |  5190  ||   13.6  ||   144   |
|--------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    0   |   15   | 159877 | 606646 |
|   Memory  |   70   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   13   |    -   |   144  |
|  Register |    -   |    -   |    -   |  2895  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   70   |    0   |   28   | 162772 | 606790 |
+-----------+--------+--------+--------+--------+--------+
