0.6
2018.2
Jun 14 2018
20:41:02
D:/Acadamic Studies/2022_6th Sem/EE3205 Digital System Design/Verilog/SelectionSort2AfterError/SelectionSort2AfterError.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
D:/Acadamic Studies/2022_6th Sem/EE3205 Digital System Design/Verilog/SelectionSort2AfterError/SelectionSort2AfterError.srcs/sim_1/new/Test_Bed.v,1673274770,verilog,,,,Test_Bed,,,,,,,,
D:/Acadamic Studies/2022_6th Sem/EE3205 Digital System Design/Verilog/SelectionSort2AfterError/SelectionSort2AfterError.srcs/sources_1/new/Control_Unit.v,1673160135,verilog,,D:/Acadamic Studies/2022_6th Sem/EE3205 Digital System Design/Verilog/SelectionSort2AfterError/SelectionSort2AfterError.srcs/sources_1/new/Data_Path_Unit.v,,Control_Unit,,,,,,,,
D:/Acadamic Studies/2022_6th Sem/EE3205 Digital System Design/Verilog/SelectionSort2AfterError/SelectionSort2AfterError.srcs/sources_1/new/Data_Path_Unit.v,1673160244,verilog,,D:/Acadamic Studies/2022_6th Sem/EE3205 Digital System Design/Verilog/SelectionSort2AfterError/SelectionSort2AfterError.srcs/sources_1/new/Selection_Sort.v,,Data_Path_Unit,,,,,,,,
D:/Acadamic Studies/2022_6th Sem/EE3205 Digital System Design/Verilog/SelectionSort2AfterError/SelectionSort2AfterError.srcs/sources_1/new/Selection_Sort.v,1673160048,verilog,,D:/Acadamic Studies/2022_6th Sem/EE3205 Digital System Design/Verilog/SelectionSort2AfterError/SelectionSort2AfterError.srcs/sim_1/new/Test_Bed.v,,Selection_Sort,,,,,,,,
