ISim log file
Running: C:\Users\nimer\Documents\Verilog Projects\Programmable\test_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/nimer/Documents/Verilog Projects/Programmable/test_isim_beh.wdb 
ISim P.20131013 (signature 0x8ef4fb42)
This is a Full version of ISim.
WARNING: File "C:/Users/nimer/Documents/Verilog Projects/Programmable/main.v" Line 10.  For instance uut/s/, width 3 of formal port res is not equal to width 8 of actual signal res.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Current State: xx. Next State: xx.
Current State: 00. Next State: 00.
Current State: xx. Next State: xx.
Current State: 00. Next State: 00.
