
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 40000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 4293914624 num_ppages: 1048319
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ../../../../ICS/traces//pr-10.trace.gz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000001 cycles: 2727447 heartbeat IPC: 3.66643 cumulative IPC: 3.66643 (Simulation time: 0 hr 0 min 46 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 6432915 heartbeat IPC: 2.69871 cumulative IPC: 3.10901 (Simulation time: 0 hr 2 min 2 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 10315469 heartbeat IPC: 2.57563 cumulative IPC: 2.90825 (Simulation time: 0 hr 3 min 23 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 14200220 heartbeat IPC: 2.57417 cumulative IPC: 2.81686 (Simulation time: 0 hr 4 min 46 sec) 

Warmup complete CPU 0 instructions: 40000002 cycles: 14200220 (Simulation time: 0 hr 4 min 46 sec) 

Heartbeat CPU 0 instructions: 50000002 cycles: 78476397 heartbeat IPC: 0.155579 cumulative IPC: 0.155579 (Simulation time: 0 hr 11 min 17 sec) 
Heartbeat CPU 0 instructions: 60000001 cycles: 142743448 heartbeat IPC: 0.155601 cumulative IPC: 0.15559 (Simulation time: 0 hr 16 min 39 sec) 
Heartbeat CPU 0 instructions: 70000001 cycles: 206961643 heartbeat IPC: 0.155719 cumulative IPC: 0.155633 (Simulation time: 0 hr 20 min 57 sec) 
Heartbeat CPU 0 instructions: 80000001 cycles: 271114901 heartbeat IPC: 0.155877 cumulative IPC: 0.155694 (Simulation time: 0 hr 24 min 42 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 335298144 heartbeat IPC: 0.155804 cumulative IPC: 0.155716 (Simulation time: 0 hr 28 min 48 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 399550160 heartbeat IPC: 0.155637 cumulative IPC: 0.155703 (Simulation time: 0 hr 32 min 46 sec) 
Heartbeat CPU 0 instructions: 110000003 cycles: 463690786 heartbeat IPC: 0.155907 cumulative IPC: 0.155732 (Simulation time: 0 hr 36 min 32 sec) 
Heartbeat CPU 0 instructions: 120000002 cycles: 527871095 heartbeat IPC: 0.155811 cumulative IPC: 0.155742 (Simulation time: 0 hr 40 min 54 sec) 
Heartbeat CPU 0 instructions: 130000002 cycles: 592052039 heartbeat IPC: 0.155809 cumulative IPC: 0.155749 (Simulation time: 0 hr 44 min 57 sec) 
Heartbeat CPU 0 instructions: 140000000 cycles: 655933307 heartbeat IPC: 0.15654 cumulative IPC: 0.155828 (Simulation time: 0 hr 51 min 31 sec) 
Finished CPU 0 instructions: 100000003 cycles: 641733116 cumulative IPC: 0.155828 (Simulation time: 0 hr 51 min 31 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.155828 instructions: 100000003 cycles: 641733116
cpu0_DTLB TOTAL     ACCESS:   39628848  HIT:   27529856  MISS:   12098992
cpu0_DTLB LOAD      ACCESS:   38436158  HIT:   26347353  MISS:   12088805
cpu0_DTLB RFO       ACCESS:    1192690  HIT:    1182503  MISS:      10187
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.31785 cycles
cpu0_DTLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 113216
cpu0_ITLB TOTAL     ACCESS:    2690495  HIT:    2690495  MISS:          0
cpu0_ITLB LOAD      ACCESS:    2690495  HIT:    2690495  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_STLB TOTAL     ACCESS:   12098992  HIT:   12079767  MISS:      19225
cpu0_STLB LOAD      ACCESS:   12088805  HIT:   12069580  MISS:      19225
cpu0_STLB RFO       ACCESS:      10187  HIT:      10187  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 201.029 cycles
cpu0_STLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1D TOTAL     ACCESS:   36187030  HIT:   18006868  MISS:   18180162
cpu0_L1D LOAD      ACCESS:   34973853  HIT:   16811724  MISS:   18162129
cpu0_L1D RFO       ACCESS:    1193952  HIT:    1193952  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      19225  HIT:       1192  MISS:      18033
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 27.1214 cycles
cpu0_L1D MSHR FULL EVENTS: 96 MSHR MERGE EVENTS: 3208923
cpu0_L2C TOTAL     ACCESS:   18224732  HIT:    8572097  MISS:    9652624
cpu0_L2C LOAD      ACCESS:   18162128  HIT:    8510325  MISS:    9651803
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:      44571  HIT:      44560  MISS:         11
cpu0_L2C TRANSLATION ACCESS:      18033  HIT:      17212  MISS:        821
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 31.3639 cycles
cpu0_L2C MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
LLC TOTAL     ACCESS:   19305243  HIT:    8468436  MISS:    1184188
LLC LOAD      ACCESS:    9651787  HIT:    8467604  MISS:    1184183
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:    9652635  HIT:         16  MISS:    9652619
LLC TRANSLATION ACCESS:        821  HIT:        816  MISS:          5
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 85.4763 cycles
LLC MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
blocks bypassed = 0
blocks filled to llc = 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     911126  ROW_BUFFER_MISS:     273062
 DBUS AVG_CONGESTED_CYCLE:    3.07337
 WQ ROW_BUFFER_HIT:       2918  ROW_BUFFER_MISS:      14862  FULL:          0


CPU 0 Branch Prediction Accuracy: 95.5587% MPKI: 8.47883 Average ROB Occupancy at Mispredict: 347.195
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 8.47883
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

