#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_000002d78d9478a0 .scope module, "tb_riscv" "tb_riscv" 2 1;
 .timescale 0 0;
v000002d78d99c020_0 .var "clk", 0 0;
v000002d78d99b620_0 .net "pc_out", 31 0, L_000002d78d940d50;  1 drivers
v000002d78d99aae0_0 .var "reset", 0 0;
S_000002d78d947a30 .scope module, "uut" "riscv_top" 2 7, 3 1 0, S_000002d78d9478a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "pc_out";
L_000002d78d940d50 .functor BUFZ 32, v000002d78d9992f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002d78daa0088 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000002d78d999070_0 .net/2u *"_ivl_0", 31 0, L_000002d78daa0088;  1 drivers
v000002d78d9997f0_0 .net "alu_ctrl_signal", 3 0, v000002d78d999110_0;  1 drivers
v000002d78d999890_0 .net "alu_in2", 31 0, L_000002d78d99b6c0;  1 drivers
v000002d78d99a5b0_0 .net "alu_op", 1 0, v000002d78d923dc0_0;  1 drivers
v000002d78d999cf0_0 .net "alu_result", 31 0, v000002d78d923d20_0;  1 drivers
v000002d78d999d90_0 .net "alu_src", 0 0, v000002d78d923fa0_0;  1 drivers
v000002d78d99a650_0 .net "alu_zero", 0 0, L_000002d78d99b760;  1 drivers
v000002d78d99bee0_0 .net "branch", 0 0, v000002d78d924040_0;  1 drivers
v000002d78d99b1c0_0 .net "clk", 0 0, v000002d78d99c020_0;  1 drivers
v000002d78d99be40_0 .net "current_pc", 31 0, v000002d78d9992f0_0;  1 drivers
v000002d78d99c5c0_0 .net "imm_ext", 31 0, L_000002d78d99b440;  1 drivers
v000002d78d99b260_0 .net "instr", 31 0, L_000002d78d940b20;  1 drivers
v000002d78d99bf80_0 .net "mem_read", 0 0, v000002d78d924400_0;  1 drivers
v000002d78d99ab80_0 .net "mem_to_reg", 0 0, v000002d78d9244a0_0;  1 drivers
v000002d78d99b300_0 .net "mem_write", 0 0, v000002d78d9245e0_0;  1 drivers
v000002d78d99b3a0_0 .net "pc_next", 31 0, L_000002d78d99afe0;  1 drivers
v000002d78d99af40_0 .net "pc_out", 31 0, L_000002d78d940d50;  alias, 1 drivers
v000002d78d99ad60_0 .net "reg_data1", 31 0, L_000002d78d99b080;  1 drivers
v000002d78d99bda0_0 .net "reg_data2", 31 0, L_000002d78d99c160;  1 drivers
v000002d78d99c8e0_0 .net "reg_write", 0 0, v000002d78d998ad0_0;  1 drivers
v000002d78d99b9e0_0 .net "reset", 0 0, v000002d78d99aae0_0;  1 drivers
L_000002d78d99afe0 .arith/sum 32, v000002d78d9992f0_0, L_000002d78daa0088;
L_000002d78d99c480 .part L_000002d78d940b20, 0, 7;
L_000002d78d99ac20 .part L_000002d78d940b20, 12, 3;
L_000002d78d99c520 .part L_000002d78d940b20, 30, 1;
L_000002d78d99c660 .part L_000002d78d940b20, 15, 5;
L_000002d78d99b800 .part L_000002d78d940b20, 20, 5;
L_000002d78d99acc0 .part L_000002d78d940b20, 7, 5;
L_000002d78d99b6c0 .functor MUXZ 32, L_000002d78d99c160, L_000002d78d99b440, v000002d78d923fa0_0, C4<>;
S_000002d78d925f50 .scope module, "my_alu" "alu" 3 37, 4 1 0, S_000002d78d947a30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 4 "alu_control";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
L_000002d78daa02c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002d78d9238c0_0 .net/2u *"_ivl_0", 31 0, L_000002d78daa02c8;  1 drivers
v000002d78d923820_0 .net "a", 31 0, L_000002d78d99b080;  alias, 1 drivers
v000002d78d923be0_0 .net "alu_control", 3 0, v000002d78d999110_0;  alias, 1 drivers
v000002d78d923c80_0 .net "b", 31 0, L_000002d78d99b6c0;  alias, 1 drivers
v000002d78d923d20_0 .var "result", 31 0;
v000002d78d924540_0 .net "zero", 0 0, L_000002d78d99b760;  alias, 1 drivers
E_000002d78d91d880 .event anyedge, v000002d78d923be0_0, v000002d78d923820_0, v000002d78d923c80_0;
L_000002d78d99b760 .cmp/eq 32, v000002d78d923d20_0, L_000002d78daa02c8;
S_000002d78d9260e0 .scope module, "my_ctrl" "control_unit" 3 18, 5 1 0, S_000002d78d947a30;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 1 "reg_write";
    .port_info 2 /OUTPUT 1 "alu_src";
    .port_info 3 /OUTPUT 1 "mem_to_reg";
    .port_info 4 /OUTPUT 1 "mem_read";
    .port_info 5 /OUTPUT 1 "mem_write";
    .port_info 6 /OUTPUT 1 "branch";
    .port_info 7 /OUTPUT 2 "alu_op";
v000002d78d923dc0_0 .var "alu_op", 1 0;
v000002d78d923fa0_0 .var "alu_src", 0 0;
v000002d78d924040_0 .var "branch", 0 0;
v000002d78d924400_0 .var "mem_read", 0 0;
v000002d78d9244a0_0 .var "mem_to_reg", 0 0;
v000002d78d9245e0_0 .var "mem_write", 0 0;
v000002d78d999e30_0 .net "opcode", 6 0, L_000002d78d99c480;  1 drivers
v000002d78d998ad0_0 .var "reg_write", 0 0;
E_000002d78d91da40 .event anyedge, v000002d78d999e30_0;
S_000002d78d934970 .scope module, "my_dec" "alu_decoder" 3 24, 6 1 0, S_000002d78d947a30;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "alu_op";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7_5";
    .port_info 3 /OUTPUT 4 "alu_control";
v000002d78d999110_0 .var "alu_control", 3 0;
v000002d78d998c10_0 .net "alu_op", 1 0, v000002d78d923dc0_0;  alias, 1 drivers
v000002d78d999930_0 .net "funct3", 2 0, L_000002d78d99ac20;  1 drivers
v000002d78d99a970_0 .net "funct7_5", 0 0, L_000002d78d99c520;  1 drivers
E_000002d78d91de00 .event anyedge, v000002d78d923dc0_0, v000002d78d999930_0, v000002d78d99a970_0;
S_000002d78d934b00 .scope module, "my_imm" "imm_gen" 3 16, 7 1 0, S_000002d78d947a30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 32 "imm_ext";
v000002d78d99a6f0_0 .net *"_ivl_1", 0 0, L_000002d78d99c3e0;  1 drivers
v000002d78d998e90_0 .net *"_ivl_2", 19 0, L_000002d78d99c7a0;  1 drivers
v000002d78d99a830_0 .net *"_ivl_5", 11 0, L_000002d78d99aea0;  1 drivers
v000002d78d998d50_0 .net "imm_ext", 31 0, L_000002d78d99b440;  alias, 1 drivers
v000002d78d998cb0_0 .net "instr", 31 0, L_000002d78d940b20;  alias, 1 drivers
L_000002d78d99c3e0 .part L_000002d78d940b20, 31, 1;
LS_000002d78d99c7a0_0_0 .concat [ 1 1 1 1], L_000002d78d99c3e0, L_000002d78d99c3e0, L_000002d78d99c3e0, L_000002d78d99c3e0;
LS_000002d78d99c7a0_0_4 .concat [ 1 1 1 1], L_000002d78d99c3e0, L_000002d78d99c3e0, L_000002d78d99c3e0, L_000002d78d99c3e0;
LS_000002d78d99c7a0_0_8 .concat [ 1 1 1 1], L_000002d78d99c3e0, L_000002d78d99c3e0, L_000002d78d99c3e0, L_000002d78d99c3e0;
LS_000002d78d99c7a0_0_12 .concat [ 1 1 1 1], L_000002d78d99c3e0, L_000002d78d99c3e0, L_000002d78d99c3e0, L_000002d78d99c3e0;
LS_000002d78d99c7a0_0_16 .concat [ 1 1 1 1], L_000002d78d99c3e0, L_000002d78d99c3e0, L_000002d78d99c3e0, L_000002d78d99c3e0;
LS_000002d78d99c7a0_1_0 .concat [ 4 4 4 4], LS_000002d78d99c7a0_0_0, LS_000002d78d99c7a0_0_4, LS_000002d78d99c7a0_0_8, LS_000002d78d99c7a0_0_12;
LS_000002d78d99c7a0_1_4 .concat [ 4 0 0 0], LS_000002d78d99c7a0_0_16;
L_000002d78d99c7a0 .concat [ 16 4 0 0], LS_000002d78d99c7a0_1_0, LS_000002d78d99c7a0_1_4;
L_000002d78d99aea0 .part L_000002d78d940b20, 20, 12;
L_000002d78d99b440 .concat [ 12 20 0 0], L_000002d78d99aea0, L_000002d78d99c7a0;
S_000002d78d937170 .scope module, "my_mem" "instruction_mem" 3 15, 8 1 0, S_000002d78d947a30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "instruction";
L_000002d78d940b20 .functor BUFZ 32, L_000002d78d99ae00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002d78d999430_0 .net *"_ivl_0", 31 0, L_000002d78d99ae00;  1 drivers
v000002d78d99a790_0 .net *"_ivl_3", 5 0, L_000002d78d99b4e0;  1 drivers
v000002d78d999a70_0 .net *"_ivl_4", 7 0, L_000002d78d99c340;  1 drivers
L_000002d78daa00d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002d78d9996b0_0 .net *"_ivl_7", 1 0, L_000002d78daa00d0;  1 drivers
v000002d78d998fd0_0 .net "addr", 31 0, v000002d78d9992f0_0;  alias, 1 drivers
v000002d78d9991b0_0 .net "instruction", 31 0, L_000002d78d940b20;  alias, 1 drivers
v000002d78d999f70 .array "rom", 0 63, 31 0;
L_000002d78d99ae00 .array/port v000002d78d999f70, L_000002d78d99c340;
L_000002d78d99b4e0 .part v000002d78d9992f0_0, 2, 6;
L_000002d78d99c340 .concat [ 6 2 0 0], L_000002d78d99b4e0, L_000002d78daa00d0;
S_000002d78d937300 .scope module, "my_pc" "pc_unit" 3 14, 9 1 0, S_000002d78d947a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "pc_next";
    .port_info 3 /OUTPUT 32 "pc";
v000002d78d99a0b0_0 .net "clk", 0 0, v000002d78d99c020_0;  alias, 1 drivers
v000002d78d9992f0_0 .var "pc", 31 0;
v000002d78d99a010_0 .net "pc_next", 31 0, L_000002d78d99afe0;  alias, 1 drivers
v000002d78d999ed0_0 .net "reset", 0 0, v000002d78d99aae0_0;  alias, 1 drivers
E_000002d78d91f580 .event posedge, v000002d78d999ed0_0, v000002d78d99a0b0_0;
S_000002d78d941ce0 .scope module, "my_rf" "register_file" 3 29, 10 1 0, S_000002d78d947a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rf_en";
    .port_info 2 /INPUT 5 "rs1";
    .port_info 3 /INPUT 5 "rs2";
    .port_info 4 /INPUT 5 "rd";
    .port_info 5 /INPUT 32 "write_data";
    .port_info 6 /OUTPUT 32 "reg_data1";
    .port_info 7 /OUTPUT 32 "reg_data2";
L_000002d78daa0118 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002d78d999390_0 .net/2u *"_ivl_0", 4 0, L_000002d78daa0118;  1 drivers
L_000002d78daa01a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002d78d999250_0 .net *"_ivl_11", 1 0, L_000002d78daa01a8;  1 drivers
L_000002d78daa01f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002d78d99a8d0_0 .net/2u *"_ivl_14", 4 0, L_000002d78daa01f0;  1 drivers
v000002d78d999750_0 .net *"_ivl_16", 0 0, L_000002d78d99c700;  1 drivers
L_000002d78daa0238 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002d78d9994d0_0 .net/2u *"_ivl_18", 31 0, L_000002d78daa0238;  1 drivers
v000002d78d999b10_0 .net *"_ivl_2", 0 0, L_000002d78d99b580;  1 drivers
v000002d78d99a150_0 .net *"_ivl_20", 31 0, L_000002d78d99c980;  1 drivers
v000002d78d999570_0 .net *"_ivl_22", 6 0, L_000002d78d99b120;  1 drivers
L_000002d78daa0280 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002d78d998df0_0 .net *"_ivl_25", 1 0, L_000002d78daa0280;  1 drivers
L_000002d78daa0160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002d78d998b70_0 .net/2u *"_ivl_4", 31 0, L_000002d78daa0160;  1 drivers
v000002d78d999610_0 .net *"_ivl_6", 31 0, L_000002d78d99c840;  1 drivers
v000002d78d99a330_0 .net *"_ivl_8", 6 0, L_000002d78d99c0c0;  1 drivers
v000002d78d9999d0_0 .net "clk", 0 0, v000002d78d99c020_0;  alias, 1 drivers
v000002d78d99a1f0_0 .net "rd", 4 0, L_000002d78d99acc0;  1 drivers
v000002d78d99a290_0 .net "reg_data1", 31 0, L_000002d78d99b080;  alias, 1 drivers
v000002d78d999bb0_0 .net "reg_data2", 31 0, L_000002d78d99c160;  alias, 1 drivers
v000002d78d99a3d0 .array "registers", 0 31, 31 0;
v000002d78d99a470_0 .net "rf_en", 0 0, v000002d78d998ad0_0;  alias, 1 drivers
v000002d78d99a510_0 .net "rs1", 4 0, L_000002d78d99c660;  1 drivers
v000002d78d999c50_0 .net "rs2", 4 0, L_000002d78d99b800;  1 drivers
v000002d78d998f30_0 .net "write_data", 31 0, v000002d78d923d20_0;  alias, 1 drivers
E_000002d78d91edc0 .event posedge, v000002d78d99a0b0_0;
L_000002d78d99b580 .cmp/eq 5, L_000002d78d99c660, L_000002d78daa0118;
L_000002d78d99c840 .array/port v000002d78d99a3d0, L_000002d78d99c0c0;
L_000002d78d99c0c0 .concat [ 5 2 0 0], L_000002d78d99c660, L_000002d78daa01a8;
L_000002d78d99b080 .functor MUXZ 32, L_000002d78d99c840, L_000002d78daa0160, L_000002d78d99b580, C4<>;
L_000002d78d99c700 .cmp/eq 5, L_000002d78d99b800, L_000002d78daa01f0;
L_000002d78d99c980 .array/port v000002d78d99a3d0, L_000002d78d99b120;
L_000002d78d99b120 .concat [ 5 2 0 0], L_000002d78d99b800, L_000002d78daa0280;
L_000002d78d99c160 .functor MUXZ 32, L_000002d78d99c980, L_000002d78daa0238, L_000002d78d99c700, C4<>;
    .scope S_000002d78d937300;
T_0 ;
    %wait E_000002d78d91f580;
    %load/vec4 v000002d78d999ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002d78d9992f0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002d78d99a010_0;
    %assign/vec4 v000002d78d9992f0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002d78d937170;
T_1 ;
    %pushi/vec4 5243027, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002d78d999f70, 4, 0;
    %pushi/vec4 12615955, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002d78d999f70, 4, 0;
    %end;
    .thread T_1;
    .scope S_000002d78d9260e0;
T_2 ;
    %wait E_000002d78d91da40;
    %load/vec4 v000002d78d999e30_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002d78d998ad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002d78d923fa0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002d78d923dc0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002d78d924400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002d78d9245e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002d78d9244a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002d78d924040_0, 0, 1;
    %jmp T_2.3;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002d78d998ad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002d78d923fa0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002d78d923dc0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002d78d924400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002d78d9245e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002d78d9244a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002d78d924040_0, 0, 1;
    %jmp T_2.3;
T_2.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002d78d998ad0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002d78d923fa0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002d78d923dc0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002d78d924400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002d78d9245e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002d78d9244a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002d78d924040_0, 0, 1;
    %jmp T_2.3;
T_2.3 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000002d78d934970;
T_3 ;
    %wait E_000002d78d91de00;
    %load/vec4 v000002d78d998c10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002d78d999110_0, 0, 4;
    %jmp T_3.4;
T_3.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002d78d999110_0, 0, 4;
    %jmp T_3.4;
T_3.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000002d78d999110_0, 0, 4;
    %jmp T_3.4;
T_3.2 ;
    %load/vec4 v000002d78d999930_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002d78d999110_0, 0, 4;
    %jmp T_3.9;
T_3.5 ;
    %load/vec4 v000002d78d99a970_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.10, 8;
    %pushi/vec4 6, 0, 4;
    %jmp/1 T_3.11, 8;
T_3.10 ; End of true expr.
    %pushi/vec4 2, 0, 4;
    %jmp/0 T_3.11, 8;
 ; End of false expr.
    %blend;
T_3.11;
    %store/vec4 v000002d78d999110_0, 0, 4;
    %jmp T_3.9;
T_3.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002d78d999110_0, 0, 4;
    %jmp T_3.9;
T_3.7 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000002d78d999110_0, 0, 4;
    %jmp T_3.9;
T_3.9 ;
    %pop/vec4 1;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002d78d941ce0;
T_4 ;
    %wait E_000002d78d91edc0;
    %load/vec4 v000002d78d99a470_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000002d78d99a1f0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000002d78d998f30_0;
    %load/vec4 v000002d78d99a1f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d78d99a3d0, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002d78d925f50;
T_5 ;
    %wait E_000002d78d91d880;
    %load/vec4 v000002d78d923be0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002d78d923d20_0, 0, 32;
    %jmp T_5.5;
T_5.0 ;
    %load/vec4 v000002d78d923820_0;
    %load/vec4 v000002d78d923c80_0;
    %add;
    %store/vec4 v000002d78d923d20_0, 0, 32;
    %jmp T_5.5;
T_5.1 ;
    %load/vec4 v000002d78d923820_0;
    %load/vec4 v000002d78d923c80_0;
    %sub;
    %store/vec4 v000002d78d923d20_0, 0, 32;
    %jmp T_5.5;
T_5.2 ;
    %load/vec4 v000002d78d923820_0;
    %load/vec4 v000002d78d923c80_0;
    %and;
    %store/vec4 v000002d78d923d20_0, 0, 32;
    %jmp T_5.5;
T_5.3 ;
    %load/vec4 v000002d78d923820_0;
    %load/vec4 v000002d78d923c80_0;
    %or;
    %store/vec4 v000002d78d923d20_0, 0, 32;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000002d78d9478a0;
T_6 ;
    %delay 5, 0;
    %load/vec4 v000002d78d99c020_0;
    %inv;
    %store/vec4 v000002d78d99c020_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_000002d78d9478a0;
T_7 ;
    %vpi_call 2 18 "$dumpfile", "simulation.vcd" {0 0 0};
    %vpi_call 2 19 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002d78d9478a0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002d78d99c020_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002d78d99aae0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002d78d99aae0_0, 0, 1;
    %delay 200, 0;
    %vpi_call 2 29 "$display", "Simulation Finished. PC reached: %h", v000002d78d99b620_0 {0 0 0};
    %vpi_call 2 30 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "tb\tb_riscv.v";
    "rtl\riscv_top.v";
    "rtl\alu.v";
    "rtl\control_unit.v";
    "rtl\alu_decoder.v";
    "rtl\imm_gen.v";
    "rtl\instruction_mem.v";
    "rtl\pc_unit.v";
    "rtl\register_file.v";
