Analysis & Synthesis report for toolflow
Sun Nov  7 21:07:09 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for User Entity Instance: Top-level Entity: |MIPS_Processor
 15. Parameter Settings for User Entity Instance: mem:IMem
 16. Parameter Settings for User Entity Instance: mem:DMem
 17. Parameter Settings for User Entity Instance: mux2t1_5:InstrMux
 18. Parameter Settings for User Entity Instance: mux2t1_5:InstrMux2
 19. Parameter Settings for User Entity Instance: RegisterFile:RegFile
 20. Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:Register0
 21. Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:1:dffgI
 22. Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:2:dffgI
 23. Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:3:dffgI
 24. Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:4:dffgI
 25. Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:5:dffgI
 26. Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:6:dffgI
 27. Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:7:dffgI
 28. Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:8:dffgI
 29. Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:9:dffgI
 30. Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:10:dffgI
 31. Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:11:dffgI
 32. Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:12:dffgI
 33. Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:13:dffgI
 34. Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:14:dffgI
 35. Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:15:dffgI
 36. Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:16:dffgI
 37. Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:17:dffgI
 38. Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:18:dffgI
 39. Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:19:dffgI
 40. Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:20:dffgI
 41. Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:21:dffgI
 42. Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:22:dffgI
 43. Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:23:dffgI
 44. Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:24:dffgI
 45. Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:25:dffgI
 46. Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:26:dffgI
 47. Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:27:dffgI
 48. Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:28:dffgI
 49. Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:29:dffgI
 50. Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:30:dffgI
 51. Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:31:dffgI
 52. Parameter Settings for User Entity Instance: mux2t1_N:ALUmux
 53. Parameter Settings for User Entity Instance: ALU:MainALU|AddSub:AdderSubtractor
 54. Parameter Settings for User Entity Instance: ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD
 55. Parameter Settings for User Entity Instance: ALU:MainALU|AddSub:AdderSubtractor|OnesComp:OnesComper
 56. Parameter Settings for User Entity Instance: ALU:MainALU|AddSub:AdderSubtractor|mux2t1_N:mux
 57. Parameter Settings for User Entity Instance: mux2t1_N:memToRegMux
 58. Parameter Settings for User Entity Instance: mux2t1_5:JrMuxInputReg
 59. Parameter Settings for User Entity Instance: mux2t1_N:JalWrite
 60. Parameter Settings for User Entity Instance: mux2t1_N:JrMux
 61. Parameter Settings for User Entity Instance: IF_ID:FetchDecode|ripplecarryadd_N:g_PCADDER
 62. Parameter Settings for User Entity Instance: IF_ID:FetchDecode|mux2t1_N:g_MUX2T1PCAdderSrc
 63. Parameter Settings for User Entity Instance: IF_ID:FetchDecode|ripplecarryadd_N:g_BRANCHADDER
 64. Parameter Settings for User Entity Instance: IF_ID:FetchDecode|mux2t1_N:g_MUX2T1PCSrc
 65. Parameter Settings for User Entity Instance: IF_ID:FetchDecode|mux2t1_N:muxJump
 66. Port Connectivity Checks: "IF_ID:FetchDecode|ripplecarryadd_N:g_BRANCHADDER"
 67. Port Connectivity Checks: "IF_ID:FetchDecode|mux2t1_N:g_MUX2T1PCAdderSrc"
 68. Port Connectivity Checks: "IF_ID:FetchDecode|ripplecarryadd_N:g_PCADDER"
 69. Port Connectivity Checks: "IF_ID:FetchDecode"
 70. Port Connectivity Checks: "mux2t1_5:JrMuxInputReg"
 71. Port Connectivity Checks: "ALU:MainALU|mux32_16t1:mux_control"
 72. Port Connectivity Checks: "ALU:MainALU|shifter:shift|mux2t1:fillbit"
 73. Port Connectivity Checks: "ALU:MainALU"
 74. Port Connectivity Checks: "RegisterFile:RegFile|dffg_NBit:Register0"
 75. Port Connectivity Checks: "RegisterFile:RegFile|decoder32bit:write_decoder"
 76. Port Connectivity Checks: "PCReg:g_PC"
 77. Port Connectivity Checks: "mux2t1_5:InstrMux2"
 78. Post-Synthesis Netlist Statistics for Top Partition
 79. Elapsed Time Per Partition
 80. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Nov  7 21:07:07 2021           ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Standard Edition ;
; Revision Name                      ; toolflow                                        ;
; Top-level Entity Name              ; MIPS_Processor                                  ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 114,536                                         ;
;     Total combinational functions  ; 48,072                                          ;
;     Dedicated logic registers      ; 66,560                                          ;
; Total registers                    ; 66560                                           ;
; Total pins                         ; 99                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; MIPS_Processor     ; toolflow           ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.3%      ;
;     Processor 3            ;   0.3%      ;
;     Processor 4            ;   0.3%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                   ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                            ; Library ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------------+---------+
; ../../src/ALU.vhd                ; yes             ; User VHDL File  ; /home/ethanp1/ethanp1/GitProj1/src/ALU.vhd              ;         ;
; ../../src/ALUcontrol.vhd         ; yes             ; User VHDL File  ; /home/ethanp1/ethanp1/GitProj1/src/ALUcontrol.vhd       ;         ;
; ../../src/A_busArray.vhd         ; yes             ; User VHDL File  ; /home/ethanp1/ethanp1/GitProj1/src/A_busArray.vhd       ;         ;
; ../../src/AddSub.vhd             ; yes             ; User VHDL File  ; /home/ethanp1/ethanp1/GitProj1/src/AddSub.vhd           ;         ;
; ../../src/IF_ID.vhd              ; yes             ; User VHDL File  ; /home/ethanp1/ethanp1/GitProj1/src/IF_ID.vhd            ;         ;
; ../../src/MIPS_Processor.vhd     ; yes             ; User VHDL File  ; /home/ethanp1/ethanp1/GitProj1/src/MIPS_Processor.vhd   ;         ;
; ../../src/OnesComp.vhd           ; yes             ; User VHDL File  ; /home/ethanp1/ethanp1/GitProj1/src/OnesComp.vhd         ;         ;
; ../../src/PCReg.vhd              ; yes             ; User VHDL File  ; /home/ethanp1/ethanp1/GitProj1/src/PCReg.vhd            ;         ;
; ../../src/RegisterFile.vhd       ; yes             ; User VHDL File  ; /home/ethanp1/ethanp1/GitProj1/src/RegisterFile.vhd     ;         ;
; ../../src/SignExtender.vhd       ; yes             ; User VHDL File  ; /home/ethanp1/ethanp1/GitProj1/src/SignExtender.vhd     ;         ;
; ../../src/adder.vhd              ; yes             ; User VHDL File  ; /home/ethanp1/ethanp1/GitProj1/src/adder.vhd            ;         ;
; ../../src/adder_n.vhd            ; yes             ; User VHDL File  ; /home/ethanp1/ethanp1/GitProj1/src/adder_n.vhd          ;         ;
; ../../src/and32.vhd              ; yes             ; User VHDL File  ; /home/ethanp1/ethanp1/GitProj1/src/and32.vhd            ;         ;
; ../../src/andg2.vhd              ; yes             ; User VHDL File  ; /home/ethanp1/ethanp1/GitProj1/src/andg2.vhd            ;         ;
; ../../src/controlUnit.vhd        ; yes             ; User VHDL File  ; /home/ethanp1/ethanp1/GitProj1/src/controlUnit.vhd      ;         ;
; ../../src/decoder32bit.vhd       ; yes             ; User VHDL File  ; /home/ethanp1/ethanp1/GitProj1/src/decoder32bit.vhd     ;         ;
; ../../src/dffg_Nbit.vhd          ; yes             ; User VHDL File  ; /home/ethanp1/ethanp1/GitProj1/src/dffg_Nbit.vhd        ;         ;
; ../../src/fulladder.vhd          ; yes             ; User VHDL File  ; /home/ethanp1/ethanp1/GitProj1/src/fulladder.vhd        ;         ;
; ../../src/invg.vhd               ; yes             ; User VHDL File  ; /home/ethanp1/ethanp1/GitProj1/src/invg.vhd             ;         ;
; ../../src/mem.vhd                ; yes             ; User VHDL File  ; /home/ethanp1/ethanp1/GitProj1/src/mem.vhd              ;         ;
; ../../src/mux2t1.vhd             ; yes             ; User VHDL File  ; /home/ethanp1/ethanp1/GitProj1/src/mux2t1.vhd           ;         ;
; ../../src/mux2t1_5.vhd           ; yes             ; User VHDL File  ; /home/ethanp1/ethanp1/GitProj1/src/mux2t1_5.vhd         ;         ;
; ../../src/mux2t1_N.vhd           ; yes             ; User VHDL File  ; /home/ethanp1/ethanp1/GitProj1/src/mux2t1_N.vhd         ;         ;
; ../../src/mux32_16t1.vhd         ; yes             ; User VHDL File  ; /home/ethanp1/ethanp1/GitProj1/src/mux32_16t1.vhd       ;         ;
; ../../src/mux32bit32to1.vhd      ; yes             ; User VHDL File  ; /home/ethanp1/ethanp1/GitProj1/src/mux32bit32to1.vhd    ;         ;
; ../../src/nor32.vhd              ; yes             ; User VHDL File  ; /home/ethanp1/ethanp1/GitProj1/src/nor32.vhd            ;         ;
; ../../src/nor32t1.vhd            ; yes             ; User VHDL File  ; /home/ethanp1/ethanp1/GitProj1/src/nor32t1.vhd          ;         ;
; ../../src/or32.vhd               ; yes             ; User VHDL File  ; /home/ethanp1/ethanp1/GitProj1/src/or32.vhd             ;         ;
; ../../src/org2.vhd               ; yes             ; User VHDL File  ; /home/ethanp1/ethanp1/GitProj1/src/org2.vhd             ;         ;
; ../../src/repl.vhd               ; yes             ; User VHDL File  ; /home/ethanp1/ethanp1/GitProj1/src/repl.vhd             ;         ;
; ../../src/ripplecarryadd_N.vhd   ; yes             ; User VHDL File  ; /home/ethanp1/ethanp1/GitProj1/src/ripplecarryadd_N.vhd ;         ;
; ../../src/shifter.vhd            ; yes             ; User VHDL File  ; /home/ethanp1/ethanp1/GitProj1/src/shifter.vhd          ;         ;
; ../../src/shiftleft2.vhd         ; yes             ; User VHDL File  ; /home/ethanp1/ethanp1/GitProj1/src/shiftleft2.vhd       ;         ;
; ../../src/shiftleft226bit.vhd    ; yes             ; User VHDL File  ; /home/ethanp1/ethanp1/GitProj1/src/shiftleft226bit.vhd  ;         ;
; ../../src/xor32.vhd              ; yes             ; User VHDL File  ; /home/ethanp1/ethanp1/GitProj1/src/xor32.vhd            ;         ;
; ../../src/xorg2.vhd              ; yes             ; User VHDL File  ; /home/ethanp1/ethanp1/GitProj1/src/xorg2.vhd            ;         ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------------+---------+


+----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary              ;
+---------------------------------------------+------------+
; Resource                                    ; Usage      ;
+---------------------------------------------+------------+
; Estimated Total logic elements              ; 114,536    ;
;                                             ;            ;
; Total combinational functions               ; 48072      ;
; Logic element usage by number of LUT inputs ;            ;
;     -- 4 input functions                    ; 45697      ;
;     -- 3 input functions                    ; 1018       ;
;     -- <=2 input functions                  ; 1357       ;
;                                             ;            ;
; Logic elements by mode                      ;            ;
;     -- normal mode                          ; 48072      ;
;     -- arithmetic mode                      ; 0          ;
;                                             ;            ;
; Total registers                             ; 66560      ;
;     -- Dedicated logic registers            ; 66560      ;
;     -- I/O registers                        ; 0          ;
;                                             ;            ;
; I/O pins                                    ; 99         ;
;                                             ;            ;
; Embedded Multiplier 9-bit elements          ; 0          ;
;                                             ;            ;
; Maximum fan-out node                        ; iCLK~input ;
; Maximum fan-out                             ; 66560      ;
; Total fan-out                               ; 389369     ;
; Average fan-out                             ; 3.39       ;
+---------------------------------------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                            ;
+--------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------+------------------+--------------+
; Compilation Hierarchy Node                       ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                            ; Entity Name      ; Library Name ;
+--------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------+------------------+--------------+
; |MIPS_Processor                                  ; 48072 (10)          ; 66560 (0)                 ; 0           ; 0            ; 0       ; 0         ; 99   ; 0            ; |MIPS_Processor                                                                                                ; MIPS_Processor   ; work         ;
;    |ALU:MainALU|                                 ; 497 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU                                                                                    ; ALU              ; work         ;
;       |AddSub:AdderSubtractor|                   ; 62 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor                                                             ; AddSub           ; work         ;
;          |adder_n:ADD|                           ; 62 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD                                                 ; adder_n          ; work         ;
;             |adder:ADD1|                         ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:ADD1                                      ; adder            ; work         ;
;                |org2:or0|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:ADD1|org2:or0                             ; org2             ; work         ;
;             |adder:ADD32|                        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:ADD32                                     ; adder            ; work         ;
;                |xorg2:Xor0|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:ADD32|xorg2:Xor0                          ; xorg2            ; work         ;
;             |adder:\G_NBit_ADDER:10:ADD|         ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:10:ADD                      ; adder            ; work         ;
;                |org2:or0|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:10:ADD|org2:or0             ; org2             ; work         ;
;                |xorg2:Xor1|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:10:ADD|xorg2:Xor1           ; xorg2            ; work         ;
;             |adder:\G_NBit_ADDER:11:ADD|         ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:11:ADD                      ; adder            ; work         ;
;                |org2:or0|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:11:ADD|org2:or0             ; org2             ; work         ;
;                |xorg2:Xor1|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:11:ADD|xorg2:Xor1           ; xorg2            ; work         ;
;             |adder:\G_NBit_ADDER:12:ADD|         ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:12:ADD                      ; adder            ; work         ;
;                |org2:or0|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:12:ADD|org2:or0             ; org2             ; work         ;
;                |xorg2:Xor1|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:12:ADD|xorg2:Xor1           ; xorg2            ; work         ;
;             |adder:\G_NBit_ADDER:13:ADD|         ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:13:ADD                      ; adder            ; work         ;
;                |org2:or0|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:13:ADD|org2:or0             ; org2             ; work         ;
;                |xorg2:Xor1|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:13:ADD|xorg2:Xor1           ; xorg2            ; work         ;
;             |adder:\G_NBit_ADDER:14:ADD|         ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:14:ADD                      ; adder            ; work         ;
;                |org2:or0|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:14:ADD|org2:or0             ; org2             ; work         ;
;                |xorg2:Xor1|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:14:ADD|xorg2:Xor1           ; xorg2            ; work         ;
;             |adder:\G_NBit_ADDER:15:ADD|         ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:15:ADD                      ; adder            ; work         ;
;                |org2:or0|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:15:ADD|org2:or0             ; org2             ; work         ;
;                |xorg2:Xor1|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:15:ADD|xorg2:Xor1           ; xorg2            ; work         ;
;             |adder:\G_NBit_ADDER:16:ADD|         ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:16:ADD                      ; adder            ; work         ;
;                |org2:or0|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:16:ADD|org2:or0             ; org2             ; work         ;
;                |xorg2:Xor1|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:16:ADD|xorg2:Xor1           ; xorg2            ; work         ;
;             |adder:\G_NBit_ADDER:17:ADD|         ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:17:ADD                      ; adder            ; work         ;
;                |org2:or0|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:17:ADD|org2:or0             ; org2             ; work         ;
;                |xorg2:Xor1|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:17:ADD|xorg2:Xor1           ; xorg2            ; work         ;
;             |adder:\G_NBit_ADDER:18:ADD|         ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:18:ADD                      ; adder            ; work         ;
;                |org2:or0|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:18:ADD|org2:or0             ; org2             ; work         ;
;                |xorg2:Xor1|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:18:ADD|xorg2:Xor1           ; xorg2            ; work         ;
;             |adder:\G_NBit_ADDER:19:ADD|         ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:19:ADD                      ; adder            ; work         ;
;                |org2:or0|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:19:ADD|org2:or0             ; org2             ; work         ;
;                |xorg2:Xor1|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:19:ADD|xorg2:Xor1           ; xorg2            ; work         ;
;             |adder:\G_NBit_ADDER:1:ADD|          ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:1:ADD                       ; adder            ; work         ;
;                |org2:or0|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:1:ADD|org2:or0              ; org2             ; work         ;
;                |xorg2:Xor1|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:1:ADD|xorg2:Xor1            ; xorg2            ; work         ;
;             |adder:\G_NBit_ADDER:20:ADD|         ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:20:ADD                      ; adder            ; work         ;
;                |org2:or0|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:20:ADD|org2:or0             ; org2             ; work         ;
;                |xorg2:Xor1|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:20:ADD|xorg2:Xor1           ; xorg2            ; work         ;
;             |adder:\G_NBit_ADDER:21:ADD|         ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:21:ADD                      ; adder            ; work         ;
;                |org2:or0|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:21:ADD|org2:or0             ; org2             ; work         ;
;                |xorg2:Xor1|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:21:ADD|xorg2:Xor1           ; xorg2            ; work         ;
;             |adder:\G_NBit_ADDER:22:ADD|         ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:22:ADD                      ; adder            ; work         ;
;                |org2:or0|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:22:ADD|org2:or0             ; org2             ; work         ;
;                |xorg2:Xor1|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:22:ADD|xorg2:Xor1           ; xorg2            ; work         ;
;             |adder:\G_NBit_ADDER:23:ADD|         ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:23:ADD                      ; adder            ; work         ;
;                |org2:or0|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:23:ADD|org2:or0             ; org2             ; work         ;
;                |xorg2:Xor1|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:23:ADD|xorg2:Xor1           ; xorg2            ; work         ;
;             |adder:\G_NBit_ADDER:24:ADD|         ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:24:ADD                      ; adder            ; work         ;
;                |org2:or0|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:24:ADD|org2:or0             ; org2             ; work         ;
;                |xorg2:Xor1|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:24:ADD|xorg2:Xor1           ; xorg2            ; work         ;
;             |adder:\G_NBit_ADDER:25:ADD|         ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:25:ADD                      ; adder            ; work         ;
;                |org2:or0|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:25:ADD|org2:or0             ; org2             ; work         ;
;                |xorg2:Xor1|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:25:ADD|xorg2:Xor1           ; xorg2            ; work         ;
;             |adder:\G_NBit_ADDER:26:ADD|         ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:26:ADD                      ; adder            ; work         ;
;                |org2:or0|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:26:ADD|org2:or0             ; org2             ; work         ;
;                |xorg2:Xor1|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:26:ADD|xorg2:Xor1           ; xorg2            ; work         ;
;             |adder:\G_NBit_ADDER:27:ADD|         ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:27:ADD                      ; adder            ; work         ;
;                |org2:or0|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:27:ADD|org2:or0             ; org2             ; work         ;
;                |xorg2:Xor1|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:27:ADD|xorg2:Xor1           ; xorg2            ; work         ;
;             |adder:\G_NBit_ADDER:28:ADD|         ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:28:ADD                      ; adder            ; work         ;
;                |org2:or0|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:28:ADD|org2:or0             ; org2             ; work         ;
;                |xorg2:Xor1|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:28:ADD|xorg2:Xor1           ; xorg2            ; work         ;
;             |adder:\G_NBit_ADDER:29:ADD|         ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:29:ADD                      ; adder            ; work         ;
;                |org2:or0|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:29:ADD|org2:or0             ; org2             ; work         ;
;                |xorg2:Xor1|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:29:ADD|xorg2:Xor1           ; xorg2            ; work         ;
;             |adder:\G_NBit_ADDER:2:ADD|          ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:2:ADD                       ; adder            ; work         ;
;                |org2:or0|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:2:ADD|org2:or0              ; org2             ; work         ;
;                |xorg2:Xor1|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:2:ADD|xorg2:Xor1            ; xorg2            ; work         ;
;             |adder:\G_NBit_ADDER:30:ADD|         ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:30:ADD                      ; adder            ; work         ;
;                |org2:or0|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:30:ADD|org2:or0             ; org2             ; work         ;
;                |xorg2:Xor1|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:30:ADD|xorg2:Xor1           ; xorg2            ; work         ;
;             |adder:\G_NBit_ADDER:3:ADD|          ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:3:ADD                       ; adder            ; work         ;
;                |org2:or0|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:3:ADD|org2:or0              ; org2             ; work         ;
;                |xorg2:Xor1|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:3:ADD|xorg2:Xor1            ; xorg2            ; work         ;
;             |adder:\G_NBit_ADDER:4:ADD|          ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:4:ADD                       ; adder            ; work         ;
;                |org2:or0|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:4:ADD|org2:or0              ; org2             ; work         ;
;                |xorg2:Xor1|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:4:ADD|xorg2:Xor1            ; xorg2            ; work         ;
;             |adder:\G_NBit_ADDER:5:ADD|          ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:5:ADD                       ; adder            ; work         ;
;                |org2:or0|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:5:ADD|org2:or0              ; org2             ; work         ;
;                |xorg2:Xor1|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:5:ADD|xorg2:Xor1            ; xorg2            ; work         ;
;             |adder:\G_NBit_ADDER:6:ADD|          ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:6:ADD                       ; adder            ; work         ;
;                |org2:or0|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:6:ADD|org2:or0              ; org2             ; work         ;
;                |xorg2:Xor1|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:6:ADD|xorg2:Xor1            ; xorg2            ; work         ;
;             |adder:\G_NBit_ADDER:7:ADD|          ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:7:ADD                       ; adder            ; work         ;
;                |org2:or0|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:7:ADD|org2:or0              ; org2             ; work         ;
;                |xorg2:Xor1|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:7:ADD|xorg2:Xor1            ; xorg2            ; work         ;
;             |adder:\G_NBit_ADDER:8:ADD|          ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:8:ADD                       ; adder            ; work         ;
;                |org2:or0|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:8:ADD|org2:or0              ; org2             ; work         ;
;                |xorg2:Xor1|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:8:ADD|xorg2:Xor1            ; xorg2            ; work         ;
;             |adder:\G_NBit_ADDER:9:ADD|          ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:9:ADD                       ; adder            ; work         ;
;                |org2:or0|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:9:ADD|org2:or0              ; org2             ; work         ;
;                |xorg2:Xor1|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:9:ADD|xorg2:Xor1            ; xorg2            ; work         ;
;       |and32:andOP|                              ; 29 (29)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|and32:andOP                                                                        ; and32            ; work         ;
;       |mux32_16t1:mux_control|                   ; 198 (198)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|mux32_16t1:mux_control                                                             ; mux32_16t1       ; work         ;
;       |nor32t1:nor_branch|                       ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|nor32t1:nor_branch                                                                 ; nor32t1          ; work         ;
;       |shifter:shift|                            ; 196 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift                                                                      ; shifter          ; work         ;
;          |mux2t1:\input_select:31:shifter|       ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\input_select:31:shifter                                      ; mux2t1           ; work         ;
;             |org2:g_OrGate|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\input_select:31:shifter|org2:g_OrGate                        ; org2             ; work         ;
;          |mux2t1:\shift16:0:barrelShifter|       ; 6 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16:0:barrelShifter                                      ; mux2t1           ; work         ;
;             |org2:g_OrGate|                      ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16:0:barrelShifter|org2:g_OrGate                        ; org2             ; work         ;
;          |mux2t1:\shift16:10:barrelShifter|      ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16:10:barrelShifter                                     ; mux2t1           ; work         ;
;             |org2:g_OrGate|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16:10:barrelShifter|org2:g_OrGate                       ; org2             ; work         ;
;          |mux2t1:\shift16:11:barrelShifter|      ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16:11:barrelShifter                                     ; mux2t1           ; work         ;
;             |org2:g_OrGate|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16:11:barrelShifter|org2:g_OrGate                       ; org2             ; work         ;
;          |mux2t1:\shift16:12:barrelShifter|      ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16:12:barrelShifter                                     ; mux2t1           ; work         ;
;             |org2:g_OrGate|                      ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16:12:barrelShifter|org2:g_OrGate                       ; org2             ; work         ;
;          |mux2t1:\shift16:13:barrelShifter|      ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16:13:barrelShifter                                     ; mux2t1           ; work         ;
;             |org2:g_OrGate|                      ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16:13:barrelShifter|org2:g_OrGate                       ; org2             ; work         ;
;          |mux2t1:\shift16:14:barrelShifter|      ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16:14:barrelShifter                                     ; mux2t1           ; work         ;
;             |org2:g_OrGate|                      ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16:14:barrelShifter|org2:g_OrGate                       ; org2             ; work         ;
;          |mux2t1:\shift16:15:barrelShifter|      ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16:15:barrelShifter                                     ; mux2t1           ; work         ;
;             |org2:g_OrGate|                      ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16:15:barrelShifter|org2:g_OrGate                       ; org2             ; work         ;
;          |mux2t1:\shift16:1:barrelShifter|       ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16:1:barrelShifter                                      ; mux2t1           ; work         ;
;             |org2:g_OrGate|                      ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16:1:barrelShifter|org2:g_OrGate                        ; org2             ; work         ;
;          |mux2t1:\shift16:2:barrelShifter|       ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16:2:barrelShifter                                      ; mux2t1           ; work         ;
;             |org2:g_OrGate|                      ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16:2:barrelShifter|org2:g_OrGate                        ; org2             ; work         ;
;          |mux2t1:\shift16:3:barrelShifter|       ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16:3:barrelShifter                                      ; mux2t1           ; work         ;
;             |org2:g_OrGate|                      ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16:3:barrelShifter|org2:g_OrGate                        ; org2             ; work         ;
;          |mux2t1:\shift16:4:barrelShifter|       ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16:4:barrelShifter                                      ; mux2t1           ; work         ;
;             |org2:g_OrGate|                      ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16:4:barrelShifter|org2:g_OrGate                        ; org2             ; work         ;
;          |mux2t1:\shift16:5:barrelShifter|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16:5:barrelShifter                                      ; mux2t1           ; work         ;
;             |org2:g_OrGate|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16:5:barrelShifter|org2:g_OrGate                        ; org2             ; work         ;
;          |mux2t1:\shift16:6:barrelShifter|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16:6:barrelShifter                                      ; mux2t1           ; work         ;
;             |org2:g_OrGate|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16:6:barrelShifter|org2:g_OrGate                        ; org2             ; work         ;
;          |mux2t1:\shift16:7:barrelShifter|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16:7:barrelShifter                                      ; mux2t1           ; work         ;
;             |org2:g_OrGate|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16:7:barrelShifter|org2:g_OrGate                        ; org2             ; work         ;
;          |mux2t1:\shift16:8:barrelShifter|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16:8:barrelShifter                                      ; mux2t1           ; work         ;
;             |org2:g_OrGate|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16:8:barrelShifter|org2:g_OrGate                        ; org2             ; work         ;
;          |mux2t1:\shift16:9:barrelShifter|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16:9:barrelShifter                                      ; mux2t1           ; work         ;
;             |org2:g_OrGate|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16:9:barrelShifter|org2:g_OrGate                        ; org2             ; work         ;
;          |mux2t1:\shift16zeros:16:barrelShifter| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16zeros:16:barrelShifter                                ; mux2t1           ; work         ;
;             |org2:g_OrGate|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16zeros:16:barrelShifter|org2:g_OrGate                  ; org2             ; work         ;
;          |mux2t1:\shift16zeros:17:barrelShifter| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16zeros:17:barrelShifter                                ; mux2t1           ; work         ;
;             |org2:g_OrGate|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16zeros:17:barrelShifter|org2:g_OrGate                  ; org2             ; work         ;
;          |mux2t1:\shift16zeros:18:barrelShifter| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16zeros:18:barrelShifter                                ; mux2t1           ; work         ;
;             |org2:g_OrGate|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16zeros:18:barrelShifter|org2:g_OrGate                  ; org2             ; work         ;
;          |mux2t1:\shift16zeros:19:barrelShifter| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16zeros:19:barrelShifter                                ; mux2t1           ; work         ;
;             |org2:g_OrGate|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16zeros:19:barrelShifter|org2:g_OrGate                  ; org2             ; work         ;
;          |mux2t1:\shift16zeros:20:barrelShifter| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16zeros:20:barrelShifter                                ; mux2t1           ; work         ;
;             |org2:g_OrGate|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16zeros:20:barrelShifter|org2:g_OrGate                  ; org2             ; work         ;
;          |mux2t1:\shift16zeros:21:barrelShifter| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16zeros:21:barrelShifter                                ; mux2t1           ; work         ;
;             |org2:g_OrGate|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16zeros:21:barrelShifter|org2:g_OrGate                  ; org2             ; work         ;
;          |mux2t1:\shift16zeros:22:barrelShifter| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16zeros:22:barrelShifter                                ; mux2t1           ; work         ;
;             |org2:g_OrGate|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16zeros:22:barrelShifter|org2:g_OrGate                  ; org2             ; work         ;
;          |mux2t1:\shift16zeros:23:barrelShifter| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16zeros:23:barrelShifter                                ; mux2t1           ; work         ;
;             |org2:g_OrGate|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16zeros:23:barrelShifter|org2:g_OrGate                  ; org2             ; work         ;
;          |mux2t1:\shift16zeros:24:barrelShifter| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16zeros:24:barrelShifter                                ; mux2t1           ; work         ;
;             |org2:g_OrGate|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16zeros:24:barrelShifter|org2:g_OrGate                  ; org2             ; work         ;
;          |mux2t1:\shift16zeros:25:barrelShifter| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16zeros:25:barrelShifter                                ; mux2t1           ; work         ;
;             |org2:g_OrGate|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16zeros:25:barrelShifter|org2:g_OrGate                  ; org2             ; work         ;
;          |mux2t1:\shift16zeros:26:barrelShifter| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16zeros:26:barrelShifter                                ; mux2t1           ; work         ;
;             |org2:g_OrGate|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16zeros:26:barrelShifter|org2:g_OrGate                  ; org2             ; work         ;
;          |mux2t1:\shift16zeros:27:barrelShifter| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16zeros:27:barrelShifter                                ; mux2t1           ; work         ;
;             |org2:g_OrGate|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16zeros:27:barrelShifter|org2:g_OrGate                  ; org2             ; work         ;
;          |mux2t1:\shift16zeros:28:barrelShifter| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16zeros:28:barrelShifter                                ; mux2t1           ; work         ;
;             |org2:g_OrGate|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16zeros:28:barrelShifter|org2:g_OrGate                  ; org2             ; work         ;
;          |mux2t1:\shift16zeros:29:barrelShifter| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16zeros:29:barrelShifter                                ; mux2t1           ; work         ;
;             |org2:g_OrGate|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16zeros:29:barrelShifter|org2:g_OrGate                  ; org2             ; work         ;
;          |mux2t1:\shift16zeros:30:barrelShifter| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16zeros:30:barrelShifter                                ; mux2t1           ; work         ;
;             |org2:g_OrGate|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16zeros:30:barrelShifter|org2:g_OrGate                  ; org2             ; work         ;
;          |mux2t1:\shift16zeros:31:barrelShifter| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16zeros:31:barrelShifter                                ; mux2t1           ; work         ;
;             |org2:g_OrGate|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16zeros:31:barrelShifter|org2:g_OrGate                  ; org2             ; work         ;
;          |mux2t1:\shift1:10:barrelShifter|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:10:barrelShifter                                      ; mux2t1           ; work         ;
;             |org2:g_OrGate|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:10:barrelShifter|org2:g_OrGate                        ; org2             ; work         ;
;          |mux2t1:\shift1:11:barrelShifter|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:11:barrelShifter                                      ; mux2t1           ; work         ;
;             |org2:g_OrGate|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:11:barrelShifter|org2:g_OrGate                        ; org2             ; work         ;
;          |mux2t1:\shift1:12:barrelShifter|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:12:barrelShifter                                      ; mux2t1           ; work         ;
;             |org2:g_OrGate|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:12:barrelShifter|org2:g_OrGate                        ; org2             ; work         ;
;          |mux2t1:\shift1:13:barrelShifter|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:13:barrelShifter                                      ; mux2t1           ; work         ;
;             |org2:g_OrGate|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:13:barrelShifter|org2:g_OrGate                        ; org2             ; work         ;
;          |mux2t1:\shift1:14:barrelShifter|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:14:barrelShifter                                      ; mux2t1           ; work         ;
;             |org2:g_OrGate|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:14:barrelShifter|org2:g_OrGate                        ; org2             ; work         ;
;          |mux2t1:\shift1:16:barrelShifter|       ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:16:barrelShifter                                      ; mux2t1           ; work         ;
;             |org2:g_OrGate|                      ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:16:barrelShifter|org2:g_OrGate                        ; org2             ; work         ;
;          |mux2t1:\shift1:17:barrelShifter|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:17:barrelShifter                                      ; mux2t1           ; work         ;
;             |org2:g_OrGate|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:17:barrelShifter|org2:g_OrGate                        ; org2             ; work         ;
;          |mux2t1:\shift1:18:barrelShifter|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:18:barrelShifter                                      ; mux2t1           ; work         ;
;             |org2:g_OrGate|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:18:barrelShifter|org2:g_OrGate                        ; org2             ; work         ;
;          |mux2t1:\shift1:19:barrelShifter|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:19:barrelShifter                                      ; mux2t1           ; work         ;
;             |org2:g_OrGate|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:19:barrelShifter|org2:g_OrGate                        ; org2             ; work         ;
;          |mux2t1:\shift1:20:barrelShifter|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:20:barrelShifter                                      ; mux2t1           ; work         ;
;             |org2:g_OrGate|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:20:barrelShifter|org2:g_OrGate                        ; org2             ; work         ;
;          |mux2t1:\shift1:21:barrelShifter|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:21:barrelShifter                                      ; mux2t1           ; work         ;
;             |org2:g_OrGate|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:21:barrelShifter|org2:g_OrGate                        ; org2             ; work         ;
;          |mux2t1:\shift1:22:barrelShifter|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:22:barrelShifter                                      ; mux2t1           ; work         ;
;             |org2:g_OrGate|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:22:barrelShifter|org2:g_OrGate                        ; org2             ; work         ;
;          |mux2t1:\shift1:23:barrelShifter|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:23:barrelShifter                                      ; mux2t1           ; work         ;
;             |org2:g_OrGate|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:23:barrelShifter|org2:g_OrGate                        ; org2             ; work         ;
;          |mux2t1:\shift1:24:barrelShifter|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:24:barrelShifter                                      ; mux2t1           ; work         ;
;             |org2:g_OrGate|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:24:barrelShifter|org2:g_OrGate                        ; org2             ; work         ;
;          |mux2t1:\shift1:25:barrelShifter|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:25:barrelShifter                                      ; mux2t1           ; work         ;
;             |org2:g_OrGate|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:25:barrelShifter|org2:g_OrGate                        ; org2             ; work         ;
;          |mux2t1:\shift1:26:barrelShifter|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:26:barrelShifter                                      ; mux2t1           ; work         ;
;             |org2:g_OrGate|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:26:barrelShifter|org2:g_OrGate                        ; org2             ; work         ;
;          |mux2t1:\shift1:27:barrelShifter|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:27:barrelShifter                                      ; mux2t1           ; work         ;
;             |org2:g_OrGate|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:27:barrelShifter|org2:g_OrGate                        ; org2             ; work         ;
;          |mux2t1:\shift1:28:barrelShifter|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:28:barrelShifter                                      ; mux2t1           ; work         ;
;             |org2:g_OrGate|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:28:barrelShifter|org2:g_OrGate                        ; org2             ; work         ;
;          |mux2t1:\shift1:29:barrelShifter|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:29:barrelShifter                                      ; mux2t1           ; work         ;
;             |org2:g_OrGate|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:29:barrelShifter|org2:g_OrGate                        ; org2             ; work         ;
;          |mux2t1:\shift1:2:barrelShifter|        ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:2:barrelShifter                                       ; mux2t1           ; work         ;
;             |org2:g_OrGate|                      ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:2:barrelShifter|org2:g_OrGate                         ; org2             ; work         ;
;          |mux2t1:\shift1:30:barrelShifter|       ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:30:barrelShifter                                      ; mux2t1           ; work         ;
;             |org2:g_OrGate|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:30:barrelShifter|org2:g_OrGate                        ; org2             ; work         ;
;          |mux2t1:\shift1:3:barrelShifter|        ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:3:barrelShifter                                       ; mux2t1           ; work         ;
;             |org2:g_OrGate|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:3:barrelShifter|org2:g_OrGate                         ; org2             ; work         ;
;          |mux2t1:\shift1:4:barrelShifter|        ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:4:barrelShifter                                       ; mux2t1           ; work         ;
;             |org2:g_OrGate|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:4:barrelShifter|org2:g_OrGate                         ; org2             ; work         ;
;          |mux2t1:\shift1:5:barrelShifter|        ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:5:barrelShifter                                       ; mux2t1           ; work         ;
;             |org2:g_OrGate|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:5:barrelShifter|org2:g_OrGate                         ; org2             ; work         ;
;          |mux2t1:\shift1:6:barrelShifter|        ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:6:barrelShifter                                       ; mux2t1           ; work         ;
;             |org2:g_OrGate|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:6:barrelShifter|org2:g_OrGate                         ; org2             ; work         ;
;          |mux2t1:\shift1:7:barrelShifter|        ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:7:barrelShifter                                       ; mux2t1           ; work         ;
;             |org2:g_OrGate|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:7:barrelShifter|org2:g_OrGate                         ; org2             ; work         ;
;          |mux2t1:\shift1:8:barrelShifter|        ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:8:barrelShifter                                       ; mux2t1           ; work         ;
;             |org2:g_OrGate|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:8:barrelShifter|org2:g_OrGate                         ; org2             ; work         ;
;          |mux2t1:\shift1:9:barrelShifter|        ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:9:barrelShifter                                       ; mux2t1           ; work         ;
;             |org2:g_OrGate|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:9:barrelShifter|org2:g_OrGate                         ; org2             ; work         ;
;          |mux2t1:\shift2:10:barrelShifter|       ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift2:10:barrelShifter                                      ; mux2t1           ; work         ;
;             |org2:g_OrGate|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift2:10:barrelShifter|org2:g_OrGate                        ; org2             ; work         ;
;          |mux2t1:\shift2:11:barrelShifter|       ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift2:11:barrelShifter                                      ; mux2t1           ; work         ;
;             |org2:g_OrGate|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift2:11:barrelShifter|org2:g_OrGate                        ; org2             ; work         ;
;          |mux2t1:\shift2:13:barrelShifter|       ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift2:13:barrelShifter                                      ; mux2t1           ; work         ;
;             |org2:g_OrGate|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift2:13:barrelShifter|org2:g_OrGate                        ; org2             ; work         ;
;          |mux2t1:\shift2:15:barrelShifter|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift2:15:barrelShifter                                      ; mux2t1           ; work         ;
;             |org2:g_OrGate|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift2:15:barrelShifter|org2:g_OrGate                        ; org2             ; work         ;
;          |mux2t1:\shift2:28:barrelShifter|       ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift2:28:barrelShifter                                      ; mux2t1           ; work         ;
;             |org2:g_OrGate|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift2:28:barrelShifter|org2:g_OrGate                        ; org2             ; work         ;
;          |mux2t1:\shift2:29:barrelShifter|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift2:29:barrelShifter                                      ; mux2t1           ; work         ;
;             |org2:g_OrGate|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift2:29:barrelShifter|org2:g_OrGate                        ; org2             ; work         ;
;          |mux2t1:\shift2:4:barrelShifter|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift2:4:barrelShifter                                       ; mux2t1           ; work         ;
;             |org2:g_OrGate|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift2:4:barrelShifter|org2:g_OrGate                         ; org2             ; work         ;
;          |mux2t1:\shift2:5:barrelShifter|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift2:5:barrelShifter                                       ; mux2t1           ; work         ;
;             |org2:g_OrGate|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift2:5:barrelShifter|org2:g_OrGate                         ; org2             ; work         ;
;          |mux2t1:\shift2:6:barrelShifter|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift2:6:barrelShifter                                       ; mux2t1           ; work         ;
;             |org2:g_OrGate|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift2:6:barrelShifter|org2:g_OrGate                         ; org2             ; work         ;
;          |mux2t1:\shift2:7:barrelShifter|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift2:7:barrelShifter                                       ; mux2t1           ; work         ;
;             |org2:g_OrGate|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift2:7:barrelShifter|org2:g_OrGate                         ; org2             ; work         ;
;          |mux2t1:\shift2:8:barrelShifter|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift2:8:barrelShifter                                       ; mux2t1           ; work         ;
;             |org2:g_OrGate|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift2:8:barrelShifter|org2:g_OrGate                         ; org2             ; work         ;
;          |mux2t1:\shift2:9:barrelShifter|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift2:9:barrelShifter                                       ; mux2t1           ; work         ;
;             |org2:g_OrGate|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift2:9:barrelShifter|org2:g_OrGate                         ; org2             ; work         ;
;          |mux2t1:\shift4:10:barrelShifter|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift4:10:barrelShifter                                      ; mux2t1           ; work         ;
;             |org2:g_OrGate|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift4:10:barrelShifter|org2:g_OrGate                        ; org2             ; work         ;
;          |mux2t1:\shift4:11:barrelShifter|       ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift4:11:barrelShifter                                      ; mux2t1           ; work         ;
;             |org2:g_OrGate|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift4:11:barrelShifter|org2:g_OrGate                        ; org2             ; work         ;
;          |mux2t1:\shift4:12:barrelShifter|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift4:12:barrelShifter                                      ; mux2t1           ; work         ;
;             |org2:g_OrGate|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift4:12:barrelShifter|org2:g_OrGate                        ; org2             ; work         ;
;          |mux2t1:\shift4:13:barrelShifter|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift4:13:barrelShifter                                      ; mux2t1           ; work         ;
;             |org2:g_OrGate|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift4:13:barrelShifter|org2:g_OrGate                        ; org2             ; work         ;
;          |mux2t1:\shift4:14:barrelShifter|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift4:14:barrelShifter                                      ; mux2t1           ; work         ;
;             |org2:g_OrGate|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift4:14:barrelShifter|org2:g_OrGate                        ; org2             ; work         ;
;          |mux2t1:\shift4:15:barrelShifter|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift4:15:barrelShifter                                      ; mux2t1           ; work         ;
;             |org2:g_OrGate|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift4:15:barrelShifter|org2:g_OrGate                        ; org2             ; work         ;
;          |mux2t1:\shift4:16:barrelShifter|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift4:16:barrelShifter                                      ; mux2t1           ; work         ;
;             |org2:g_OrGate|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift4:16:barrelShifter|org2:g_OrGate                        ; org2             ; work         ;
;          |mux2t1:\shift4:17:barrelShifter|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift4:17:barrelShifter                                      ; mux2t1           ; work         ;
;             |org2:g_OrGate|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift4:17:barrelShifter|org2:g_OrGate                        ; org2             ; work         ;
;          |mux2t1:\shift4:18:barrelShifter|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift4:18:barrelShifter                                      ; mux2t1           ; work         ;
;             |org2:g_OrGate|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift4:18:barrelShifter|org2:g_OrGate                        ; org2             ; work         ;
;          |mux2t1:\shift4:19:barrelShifter|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift4:19:barrelShifter                                      ; mux2t1           ; work         ;
;             |org2:g_OrGate|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift4:19:barrelShifter|org2:g_OrGate                        ; org2             ; work         ;
;          |mux2t1:\shift4:20:barrelShifter|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift4:20:barrelShifter                                      ; mux2t1           ; work         ;
;             |org2:g_OrGate|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift4:20:barrelShifter|org2:g_OrGate                        ; org2             ; work         ;
;          |mux2t1:\shift4:21:barrelShifter|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift4:21:barrelShifter                                      ; mux2t1           ; work         ;
;             |org2:g_OrGate|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift4:21:barrelShifter|org2:g_OrGate                        ; org2             ; work         ;
;          |mux2t1:\shift4:22:barrelShifter|       ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift4:22:barrelShifter                                      ; mux2t1           ; work         ;
;             |org2:g_OrGate|                      ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift4:22:barrelShifter|org2:g_OrGate                        ; org2             ; work         ;
;          |mux2t1:\shift4:23:barrelShifter|       ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift4:23:barrelShifter                                      ; mux2t1           ; work         ;
;             |org2:g_OrGate|                      ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift4:23:barrelShifter|org2:g_OrGate                        ; org2             ; work         ;
;          |mux2t1:\shift4:24:barrelShifter|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift4:24:barrelShifter                                      ; mux2t1           ; work         ;
;             |org2:g_OrGate|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift4:24:barrelShifter|org2:g_OrGate                        ; org2             ; work         ;
;          |mux2t1:\shift4:25:barrelShifter|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift4:25:barrelShifter                                      ; mux2t1           ; work         ;
;             |org2:g_OrGate|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift4:25:barrelShifter|org2:g_OrGate                        ; org2             ; work         ;
;          |mux2t1:\shift4:26:barrelShifter|       ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift4:26:barrelShifter                                      ; mux2t1           ; work         ;
;             |org2:g_OrGate|                      ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift4:26:barrelShifter|org2:g_OrGate                        ; org2             ; work         ;
;          |mux2t1:\shift4:27:barrelShifter|       ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift4:27:barrelShifter                                      ; mux2t1           ; work         ;
;             |org2:g_OrGate|                      ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift4:27:barrelShifter|org2:g_OrGate                        ; org2             ; work         ;
;          |mux2t1:\shift4:8:barrelShifter|        ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift4:8:barrelShifter                                       ; mux2t1           ; work         ;
;             |org2:g_OrGate|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift4:8:barrelShifter|org2:g_OrGate                         ; org2             ; work         ;
;          |mux2t1:\shift4:9:barrelShifter|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift4:9:barrelShifter                                       ; mux2t1           ; work         ;
;             |org2:g_OrGate|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift4:9:barrelShifter|org2:g_OrGate                         ; org2             ; work         ;
;          |mux2t1:\shift8:20:barrelShifter|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift8:20:barrelShifter                                      ; mux2t1           ; work         ;
;             |org2:g_OrGate|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift8:20:barrelShifter|org2:g_OrGate                        ; org2             ; work         ;
;          |mux2t1:\shift8:21:barrelShifter|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift8:21:barrelShifter                                      ; mux2t1           ; work         ;
;             |org2:g_OrGate|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift8:21:barrelShifter|org2:g_OrGate                        ; org2             ; work         ;
;          |mux2t1:\shift8:22:barrelShifter|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift8:22:barrelShifter                                      ; mux2t1           ; work         ;
;             |org2:g_OrGate|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift8:22:barrelShifter|org2:g_OrGate                        ; org2             ; work         ;
;          |mux2t1:\shift8:23:barrelShifter|       ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift8:23:barrelShifter                                      ; mux2t1           ; work         ;
;             |org2:g_OrGate|                      ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift8:23:barrelShifter|org2:g_OrGate                        ; org2             ; work         ;
;          |mux2t1:\shift8zeros:29:barrelShifter|  ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift8zeros:29:barrelShifter                                 ; mux2t1           ; work         ;
;             |org2:g_OrGate|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift8zeros:29:barrelShifter|org2:g_OrGate                   ; org2             ; work         ;
;          |mux2t1:\shift8zeros:31:barrelShifter|  ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift8zeros:31:barrelShifter                                 ; mux2t1           ; work         ;
;             |org2:g_OrGate|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift8zeros:31:barrelShifter|org2:g_OrGate                   ; org2             ; work         ;
;          |mux2t1:fillbit|                        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:fillbit                                                       ; mux2t1           ; work         ;
;             |andg2:g_AndGate2|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:fillbit|andg2:g_AndGate2                                      ; andg2            ; work         ;
;    |ALUcontrol:ALUcont|                          ; 35 (35)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALUcontrol:ALUcont                                                                             ; ALUcontrol       ; work         ;
;    |IF_ID:FetchDecode|                           ; 79 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode                                                                              ; IF_ID            ; work         ;
;       |ripplecarryadd_N:g_BRANCHADDER|           ; 34 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_BRANCHADDER                                               ; ripplecarryadd_N ; work         ;
;          |fulladder:\G_NBit_ADDER:10:ADDER|      ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_BRANCHADDER|fulladder:\G_NBit_ADDER:10:ADDER              ; fulladder        ; work         ;
;             |org2:g_OR1|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_BRANCHADDER|fulladder:\G_NBit_ADDER:10:ADDER|org2:g_OR1   ; org2             ; work         ;
;          |fulladder:\G_NBit_ADDER:11:ADDER|      ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_BRANCHADDER|fulladder:\G_NBit_ADDER:11:ADDER              ; fulladder        ; work         ;
;             |org2:g_OR1|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_BRANCHADDER|fulladder:\G_NBit_ADDER:11:ADDER|org2:g_OR1   ; org2             ; work         ;
;          |fulladder:\G_NBit_ADDER:12:ADDER|      ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_BRANCHADDER|fulladder:\G_NBit_ADDER:12:ADDER              ; fulladder        ; work         ;
;             |org2:g_OR1|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_BRANCHADDER|fulladder:\G_NBit_ADDER:12:ADDER|org2:g_OR1   ; org2             ; work         ;
;          |fulladder:\G_NBit_ADDER:13:ADDER|      ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_BRANCHADDER|fulladder:\G_NBit_ADDER:13:ADDER              ; fulladder        ; work         ;
;             |org2:g_OR1|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_BRANCHADDER|fulladder:\G_NBit_ADDER:13:ADDER|org2:g_OR1   ; org2             ; work         ;
;          |fulladder:\G_NBit_ADDER:14:ADDER|      ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_BRANCHADDER|fulladder:\G_NBit_ADDER:14:ADDER              ; fulladder        ; work         ;
;             |org2:g_OR1|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_BRANCHADDER|fulladder:\G_NBit_ADDER:14:ADDER|org2:g_OR1   ; org2             ; work         ;
;          |fulladder:\G_NBit_ADDER:15:ADDER|      ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_BRANCHADDER|fulladder:\G_NBit_ADDER:15:ADDER              ; fulladder        ; work         ;
;             |org2:g_OR1|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_BRANCHADDER|fulladder:\G_NBit_ADDER:15:ADDER|org2:g_OR1   ; org2             ; work         ;
;          |fulladder:\G_NBit_ADDER:16:ADDER|      ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_BRANCHADDER|fulladder:\G_NBit_ADDER:16:ADDER              ; fulladder        ; work         ;
;             |org2:g_OR1|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_BRANCHADDER|fulladder:\G_NBit_ADDER:16:ADDER|org2:g_OR1   ; org2             ; work         ;
;          |fulladder:\G_NBit_ADDER:17:ADDER|      ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_BRANCHADDER|fulladder:\G_NBit_ADDER:17:ADDER              ; fulladder        ; work         ;
;             |org2:g_OR1|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_BRANCHADDER|fulladder:\G_NBit_ADDER:17:ADDER|org2:g_OR1   ; org2             ; work         ;
;          |fulladder:\G_NBit_ADDER:18:ADDER|      ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_BRANCHADDER|fulladder:\G_NBit_ADDER:18:ADDER              ; fulladder        ; work         ;
;             |org2:g_OR1|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_BRANCHADDER|fulladder:\G_NBit_ADDER:18:ADDER|org2:g_OR1   ; org2             ; work         ;
;             |xorg2:g_XOR2|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_BRANCHADDER|fulladder:\G_NBit_ADDER:18:ADDER|xorg2:g_XOR2 ; xorg2            ; work         ;
;          |fulladder:\G_NBit_ADDER:19:ADDER|      ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_BRANCHADDER|fulladder:\G_NBit_ADDER:19:ADDER              ; fulladder        ; work         ;
;             |org2:g_OR1|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_BRANCHADDER|fulladder:\G_NBit_ADDER:19:ADDER|org2:g_OR1   ; org2             ; work         ;
;          |fulladder:\G_NBit_ADDER:20:ADDER|      ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_BRANCHADDER|fulladder:\G_NBit_ADDER:20:ADDER              ; fulladder        ; work         ;
;             |org2:g_OR1|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_BRANCHADDER|fulladder:\G_NBit_ADDER:20:ADDER|org2:g_OR1   ; org2             ; work         ;
;             |xorg2:g_XOR2|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_BRANCHADDER|fulladder:\G_NBit_ADDER:20:ADDER|xorg2:g_XOR2 ; xorg2            ; work         ;
;          |fulladder:\G_NBit_ADDER:21:ADDER|      ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_BRANCHADDER|fulladder:\G_NBit_ADDER:21:ADDER              ; fulladder        ; work         ;
;             |org2:g_OR1|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_BRANCHADDER|fulladder:\G_NBit_ADDER:21:ADDER|org2:g_OR1   ; org2             ; work         ;
;          |fulladder:\G_NBit_ADDER:22:ADDER|      ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_BRANCHADDER|fulladder:\G_NBit_ADDER:22:ADDER              ; fulladder        ; work         ;
;             |org2:g_OR1|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_BRANCHADDER|fulladder:\G_NBit_ADDER:22:ADDER|org2:g_OR1   ; org2             ; work         ;
;             |xorg2:g_XOR2|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_BRANCHADDER|fulladder:\G_NBit_ADDER:22:ADDER|xorg2:g_XOR2 ; xorg2            ; work         ;
;          |fulladder:\G_NBit_ADDER:23:ADDER|      ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_BRANCHADDER|fulladder:\G_NBit_ADDER:23:ADDER              ; fulladder        ; work         ;
;             |org2:g_OR1|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_BRANCHADDER|fulladder:\G_NBit_ADDER:23:ADDER|org2:g_OR1   ; org2             ; work         ;
;             |xorg2:g_XOR2|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_BRANCHADDER|fulladder:\G_NBit_ADDER:23:ADDER|xorg2:g_XOR2 ; xorg2            ; work         ;
;          |fulladder:\G_NBit_ADDER:24:ADDER|      ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_BRANCHADDER|fulladder:\G_NBit_ADDER:24:ADDER              ; fulladder        ; work         ;
;             |org2:g_OR1|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_BRANCHADDER|fulladder:\G_NBit_ADDER:24:ADDER|org2:g_OR1   ; org2             ; work         ;
;          |fulladder:\G_NBit_ADDER:25:ADDER|      ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_BRANCHADDER|fulladder:\G_NBit_ADDER:25:ADDER              ; fulladder        ; work         ;
;             |org2:g_OR1|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_BRANCHADDER|fulladder:\G_NBit_ADDER:25:ADDER|org2:g_OR1   ; org2             ; work         ;
;             |xorg2:g_XOR2|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_BRANCHADDER|fulladder:\G_NBit_ADDER:25:ADDER|xorg2:g_XOR2 ; xorg2            ; work         ;
;          |fulladder:\G_NBit_ADDER:26:ADDER|      ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_BRANCHADDER|fulladder:\G_NBit_ADDER:26:ADDER              ; fulladder        ; work         ;
;             |org2:g_OR1|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_BRANCHADDER|fulladder:\G_NBit_ADDER:26:ADDER|org2:g_OR1   ; org2             ; work         ;
;          |fulladder:\G_NBit_ADDER:27:ADDER|      ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_BRANCHADDER|fulladder:\G_NBit_ADDER:27:ADDER              ; fulladder        ; work         ;
;             |org2:g_OR1|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_BRANCHADDER|fulladder:\G_NBit_ADDER:27:ADDER|org2:g_OR1   ; org2             ; work         ;
;             |xorg2:g_XOR2|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_BRANCHADDER|fulladder:\G_NBit_ADDER:27:ADDER|xorg2:g_XOR2 ; xorg2            ; work         ;
;          |fulladder:\G_NBit_ADDER:28:ADDER|      ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_BRANCHADDER|fulladder:\G_NBit_ADDER:28:ADDER              ; fulladder        ; work         ;
;             |org2:g_OR1|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_BRANCHADDER|fulladder:\G_NBit_ADDER:28:ADDER|org2:g_OR1   ; org2             ; work         ;
;          |fulladder:\G_NBit_ADDER:3:ADDER|       ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_BRANCHADDER|fulladder:\G_NBit_ADDER:3:ADDER               ; fulladder        ; work         ;
;             |org2:g_OR1|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_BRANCHADDER|fulladder:\G_NBit_ADDER:3:ADDER|org2:g_OR1    ; org2             ; work         ;
;          |fulladder:\G_NBit_ADDER:4:ADDER|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_BRANCHADDER|fulladder:\G_NBit_ADDER:4:ADDER               ; fulladder        ; work         ;
;             |org2:g_OR1|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_BRANCHADDER|fulladder:\G_NBit_ADDER:4:ADDER|org2:g_OR1    ; org2             ; work         ;
;             |xorg2:g_XOR2|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_BRANCHADDER|fulladder:\G_NBit_ADDER:4:ADDER|xorg2:g_XOR2  ; xorg2            ; work         ;
;          |fulladder:\G_NBit_ADDER:5:ADDER|       ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_BRANCHADDER|fulladder:\G_NBit_ADDER:5:ADDER               ; fulladder        ; work         ;
;             |org2:g_OR1|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_BRANCHADDER|fulladder:\G_NBit_ADDER:5:ADDER|org2:g_OR1    ; org2             ; work         ;
;          |fulladder:\G_NBit_ADDER:6:ADDER|       ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_BRANCHADDER|fulladder:\G_NBit_ADDER:6:ADDER               ; fulladder        ; work         ;
;             |org2:g_OR1|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_BRANCHADDER|fulladder:\G_NBit_ADDER:6:ADDER|org2:g_OR1    ; org2             ; work         ;
;          |fulladder:\G_NBit_ADDER:7:ADDER|       ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_BRANCHADDER|fulladder:\G_NBit_ADDER:7:ADDER               ; fulladder        ; work         ;
;             |org2:g_OR1|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_BRANCHADDER|fulladder:\G_NBit_ADDER:7:ADDER|org2:g_OR1    ; org2             ; work         ;
;          |fulladder:\G_NBit_ADDER:8:ADDER|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_BRANCHADDER|fulladder:\G_NBit_ADDER:8:ADDER               ; fulladder        ; work         ;
;             |org2:g_OR1|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_BRANCHADDER|fulladder:\G_NBit_ADDER:8:ADDER|org2:g_OR1    ; org2             ; work         ;
;             |xorg2:g_XOR2|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_BRANCHADDER|fulladder:\G_NBit_ADDER:8:ADDER|xorg2:g_XOR2  ; xorg2            ; work         ;
;          |fulladder:\G_NBit_ADDER:9:ADDER|       ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_BRANCHADDER|fulladder:\G_NBit_ADDER:9:ADDER               ; fulladder        ; work         ;
;             |org2:g_OR1|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_BRANCHADDER|fulladder:\G_NBit_ADDER:9:ADDER|org2:g_OR1    ; org2             ; work         ;
;       |ripplecarryadd_N:g_PCADDER|               ; 45 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_PCADDER                                                   ; ripplecarryadd_N ; work         ;
;          |fulladder:\G_NBit_ADDER:10:ADDER|      ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:10:ADDER                  ; fulladder        ; work         ;
;             |andg2:g_AND2|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:10:ADDER|andg2:g_AND2     ; andg2            ; work         ;
;             |xorg2:g_XOR2|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:10:ADDER|xorg2:g_XOR2     ; xorg2            ; work         ;
;          |fulladder:\G_NBit_ADDER:11:ADDER|      ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:11:ADDER                  ; fulladder        ; work         ;
;             |andg2:g_AND2|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:11:ADDER|andg2:g_AND2     ; andg2            ; work         ;
;             |xorg2:g_XOR2|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:11:ADDER|xorg2:g_XOR2     ; xorg2            ; work         ;
;          |fulladder:\G_NBit_ADDER:12:ADDER|      ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:12:ADDER                  ; fulladder        ; work         ;
;             |andg2:g_AND2|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:12:ADDER|andg2:g_AND2     ; andg2            ; work         ;
;             |xorg2:g_XOR2|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:12:ADDER|xorg2:g_XOR2     ; xorg2            ; work         ;
;          |fulladder:\G_NBit_ADDER:13:ADDER|      ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:13:ADDER                  ; fulladder        ; work         ;
;             |andg2:g_AND2|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:13:ADDER|andg2:g_AND2     ; andg2            ; work         ;
;             |xorg2:g_XOR2|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:13:ADDER|xorg2:g_XOR2     ; xorg2            ; work         ;
;          |fulladder:\G_NBit_ADDER:14:ADDER|      ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:14:ADDER                  ; fulladder        ; work         ;
;             |andg2:g_AND2|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:14:ADDER|andg2:g_AND2     ; andg2            ; work         ;
;             |xorg2:g_XOR2|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:14:ADDER|xorg2:g_XOR2     ; xorg2            ; work         ;
;          |fulladder:\G_NBit_ADDER:15:ADDER|      ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:15:ADDER                  ; fulladder        ; work         ;
;             |andg2:g_AND2|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:15:ADDER|andg2:g_AND2     ; andg2            ; work         ;
;             |xorg2:g_XOR2|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:15:ADDER|xorg2:g_XOR2     ; xorg2            ; work         ;
;          |fulladder:\G_NBit_ADDER:16:ADDER|      ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:16:ADDER                  ; fulladder        ; work         ;
;             |andg2:g_AND2|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:16:ADDER|andg2:g_AND2     ; andg2            ; work         ;
;             |xorg2:g_XOR2|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:16:ADDER|xorg2:g_XOR2     ; xorg2            ; work         ;
;          |fulladder:\G_NBit_ADDER:17:ADDER|      ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:17:ADDER                  ; fulladder        ; work         ;
;             |andg2:g_AND2|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:17:ADDER|andg2:g_AND2     ; andg2            ; work         ;
;             |xorg2:g_XOR2|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:17:ADDER|xorg2:g_XOR2     ; xorg2            ; work         ;
;          |fulladder:\G_NBit_ADDER:18:ADDER|      ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:18:ADDER                  ; fulladder        ; work         ;
;             |xorg2:g_XOR2|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:18:ADDER|xorg2:g_XOR2     ; xorg2            ; work         ;
;          |fulladder:\G_NBit_ADDER:19:ADDER|      ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:19:ADDER                  ; fulladder        ; work         ;
;             |xorg2:g_XOR2|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:19:ADDER|xorg2:g_XOR2     ; xorg2            ; work         ;
;          |fulladder:\G_NBit_ADDER:20:ADDER|      ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:20:ADDER                  ; fulladder        ; work         ;
;             |andg2:g_AND2|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:20:ADDER|andg2:g_AND2     ; andg2            ; work         ;
;             |xorg2:g_XOR2|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:20:ADDER|xorg2:g_XOR2     ; xorg2            ; work         ;
;          |fulladder:\G_NBit_ADDER:21:ADDER|      ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:21:ADDER                  ; fulladder        ; work         ;
;             |xorg2:g_XOR2|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:21:ADDER|xorg2:g_XOR2     ; xorg2            ; work         ;
;          |fulladder:\G_NBit_ADDER:22:ADDER|      ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:22:ADDER                  ; fulladder        ; work         ;
;             |xorg2:g_XOR2|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:22:ADDER|xorg2:g_XOR2     ; xorg2            ; work         ;
;          |fulladder:\G_NBit_ADDER:23:ADDER|      ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:23:ADDER                  ; fulladder        ; work         ;
;             |andg2:g_AND2|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:23:ADDER|andg2:g_AND2     ; andg2            ; work         ;
;             |xorg2:g_XOR2|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:23:ADDER|xorg2:g_XOR2     ; xorg2            ; work         ;
;          |fulladder:\G_NBit_ADDER:24:ADDER|      ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:24:ADDER                  ; fulladder        ; work         ;
;             |xorg2:g_XOR2|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:24:ADDER|xorg2:g_XOR2     ; xorg2            ; work         ;
;          |fulladder:\G_NBit_ADDER:25:ADDER|      ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:25:ADDER                  ; fulladder        ; work         ;
;             |xorg2:g_XOR2|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:25:ADDER|xorg2:g_XOR2     ; xorg2            ; work         ;
;          |fulladder:\G_NBit_ADDER:26:ADDER|      ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:26:ADDER                  ; fulladder        ; work         ;
;             |andg2:g_AND2|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:26:ADDER|andg2:g_AND2     ; andg2            ; work         ;
;             |xorg2:g_XOR2|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:26:ADDER|xorg2:g_XOR2     ; xorg2            ; work         ;
;          |fulladder:\G_NBit_ADDER:27:ADDER|      ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:27:ADDER                  ; fulladder        ; work         ;
;             |xorg2:g_XOR2|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:27:ADDER|xorg2:g_XOR2     ; xorg2            ; work         ;
;          |fulladder:\G_NBit_ADDER:28:ADDER|      ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:28:ADDER                  ; fulladder        ; work         ;
;             |xorg2:g_XOR2|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:28:ADDER|xorg2:g_XOR2     ; xorg2            ; work         ;
;          |fulladder:\G_NBit_ADDER:29:ADDER|      ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:29:ADDER                  ; fulladder        ; work         ;
;             |andg2:g_AND2|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:29:ADDER|andg2:g_AND2     ; andg2            ; work         ;
;             |xorg2:g_XOR2|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:29:ADDER|xorg2:g_XOR2     ; xorg2            ; work         ;
;          |fulladder:\G_NBit_ADDER:30:ADDER|      ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:30:ADDER                  ; fulladder        ; work         ;
;             |xorg2:g_XOR2|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:30:ADDER|xorg2:g_XOR2     ; xorg2            ; work         ;
;          |fulladder:\G_NBit_ADDER:3:ADDER|       ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:3:ADDER                   ; fulladder        ; work         ;
;             |andg2:g_AND2|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:3:ADDER|andg2:g_AND2      ; andg2            ; work         ;
;          |fulladder:\G_NBit_ADDER:4:ADDER|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:4:ADDER                   ; fulladder        ; work         ;
;             |andg2:g_AND2|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:4:ADDER|andg2:g_AND2      ; andg2            ; work         ;
;             |xorg2:g_XOR2|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:4:ADDER|xorg2:g_XOR2      ; xorg2            ; work         ;
;          |fulladder:\G_NBit_ADDER:5:ADDER|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:5:ADDER                   ; fulladder        ; work         ;
;             |andg2:g_AND2|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:5:ADDER|andg2:g_AND2      ; andg2            ; work         ;
;             |xorg2:g_XOR2|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:5:ADDER|xorg2:g_XOR2      ; xorg2            ; work         ;
;          |fulladder:\G_NBit_ADDER:6:ADDER|       ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:6:ADDER                   ; fulladder        ; work         ;
;             |andg2:g_AND2|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:6:ADDER|andg2:g_AND2      ; andg2            ; work         ;
;          |fulladder:\G_NBit_ADDER:7:ADDER|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:7:ADDER                   ; fulladder        ; work         ;
;             |andg2:g_AND2|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:7:ADDER|andg2:g_AND2      ; andg2            ; work         ;
;             |xorg2:g_XOR2|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:7:ADDER|xorg2:g_XOR2      ; xorg2            ; work         ;
;          |fulladder:\G_NBit_ADDER:8:ADDER|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:8:ADDER                   ; fulladder        ; work         ;
;             |andg2:g_AND2|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:8:ADDER|andg2:g_AND2      ; andg2            ; work         ;
;             |xorg2:g_XOR2|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:8:ADDER|xorg2:g_XOR2      ; xorg2            ; work         ;
;          |fulladder:\G_NBit_ADDER:9:ADDER|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:9:ADDER                   ; fulladder        ; work         ;
;             |andg2:g_AND2|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:9:ADDER|andg2:g_AND2      ; andg2            ; work         ;
;             |xorg2:g_XOR2|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:FetchDecode|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:9:ADDER|xorg2:g_XOR2      ; xorg2            ; work         ;
;    |PCReg:g_PC|                                  ; 11 (11)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|PCReg:g_PC                                                                                     ; PCReg            ; work         ;
;    |RegisterFile:RegFile|                        ; 1326 (0)            ; 992 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:RegFile                                                                           ; RegisterFile     ; work         ;
;       |decoder32bit:write_decoder|               ; 36 (36)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:RegFile|decoder32bit:write_decoder                                                ; decoder32bit     ; work         ;
;       |dffg_NBit:\G_NBit_dffg:10:dffgI|          ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:10:dffgI                                           ; dffg_NBit        ; work         ;
;       |dffg_NBit:\G_NBit_dffg:11:dffgI|          ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:11:dffgI                                           ; dffg_NBit        ; work         ;
;       |dffg_NBit:\G_NBit_dffg:12:dffgI|          ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:12:dffgI                                           ; dffg_NBit        ; work         ;
;       |dffg_NBit:\G_NBit_dffg:13:dffgI|          ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:13:dffgI                                           ; dffg_NBit        ; work         ;
;       |dffg_NBit:\G_NBit_dffg:14:dffgI|          ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:14:dffgI                                           ; dffg_NBit        ; work         ;
;       |dffg_NBit:\G_NBit_dffg:15:dffgI|          ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:15:dffgI                                           ; dffg_NBit        ; work         ;
;       |dffg_NBit:\G_NBit_dffg:16:dffgI|          ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:16:dffgI                                           ; dffg_NBit        ; work         ;
;       |dffg_NBit:\G_NBit_dffg:17:dffgI|          ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:17:dffgI                                           ; dffg_NBit        ; work         ;
;       |dffg_NBit:\G_NBit_dffg:18:dffgI|          ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:18:dffgI                                           ; dffg_NBit        ; work         ;
;       |dffg_NBit:\G_NBit_dffg:19:dffgI|          ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:19:dffgI                                           ; dffg_NBit        ; work         ;
;       |dffg_NBit:\G_NBit_dffg:1:dffgI|           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:1:dffgI                                            ; dffg_NBit        ; work         ;
;       |dffg_NBit:\G_NBit_dffg:20:dffgI|          ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:20:dffgI                                           ; dffg_NBit        ; work         ;
;       |dffg_NBit:\G_NBit_dffg:21:dffgI|          ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:21:dffgI                                           ; dffg_NBit        ; work         ;
;       |dffg_NBit:\G_NBit_dffg:22:dffgI|          ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:22:dffgI                                           ; dffg_NBit        ; work         ;
;       |dffg_NBit:\G_NBit_dffg:23:dffgI|          ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:23:dffgI                                           ; dffg_NBit        ; work         ;
;       |dffg_NBit:\G_NBit_dffg:24:dffgI|          ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:24:dffgI                                           ; dffg_NBit        ; work         ;
;       |dffg_NBit:\G_NBit_dffg:25:dffgI|          ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:25:dffgI                                           ; dffg_NBit        ; work         ;
;       |dffg_NBit:\G_NBit_dffg:26:dffgI|          ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:26:dffgI                                           ; dffg_NBit        ; work         ;
;       |dffg_NBit:\G_NBit_dffg:27:dffgI|          ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:27:dffgI                                           ; dffg_NBit        ; work         ;
;       |dffg_NBit:\G_NBit_dffg:28:dffgI|          ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:28:dffgI                                           ; dffg_NBit        ; work         ;
;       |dffg_NBit:\G_NBit_dffg:29:dffgI|          ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:29:dffgI                                           ; dffg_NBit        ; work         ;
;       |dffg_NBit:\G_NBit_dffg:2:dffgI|           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:2:dffgI                                            ; dffg_NBit        ; work         ;
;       |dffg_NBit:\G_NBit_dffg:30:dffgI|          ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:30:dffgI                                           ; dffg_NBit        ; work         ;
;       |dffg_NBit:\G_NBit_dffg:31:dffgI|          ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:31:dffgI                                           ; dffg_NBit        ; work         ;
;       |dffg_NBit:\G_NBit_dffg:3:dffgI|           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:3:dffgI                                            ; dffg_NBit        ; work         ;
;       |dffg_NBit:\G_NBit_dffg:4:dffgI|           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:4:dffgI                                            ; dffg_NBit        ; work         ;
;       |dffg_NBit:\G_NBit_dffg:5:dffgI|           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:5:dffgI                                            ; dffg_NBit        ; work         ;
;       |dffg_NBit:\G_NBit_dffg:6:dffgI|           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:6:dffgI                                            ; dffg_NBit        ; work         ;
;       |dffg_NBit:\G_NBit_dffg:7:dffgI|           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:7:dffgI                                            ; dffg_NBit        ; work         ;
;       |dffg_NBit:\G_NBit_dffg:8:dffgI|           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:8:dffgI                                            ; dffg_NBit        ; work         ;
;       |dffg_NBit:\G_NBit_dffg:9:dffgI|           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:9:dffgI                                            ; dffg_NBit        ; work         ;
;       |mux32bit32to1:Mux1|                       ; 645 (645)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:RegFile|mux32bit32to1:Mux1                                                        ; mux32bit32to1    ; work         ;
;       |mux32bit32to1:Mux2|                       ; 645 (645)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:RegFile|mux32bit32to1:Mux2                                                        ; mux32bit32to1    ; work         ;
;    |SignExtender:signExtend|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|SignExtender:signExtend                                                                        ; SignExtender     ; work         ;
;    |controlUnit:control|                         ; 79 (79)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|controlUnit:control                                                                            ; controlUnit      ; work         ;
;    |mem:DMem|                                    ; 22914 (22914)       ; 32768 (32768)             ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mem:DMem                                                                                       ; mem              ; work         ;
;    |mem:IMem|                                    ; 22930 (22930)       ; 32768 (32768)             ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mem:IMem                                                                                       ; mem              ; work         ;
;    |mux2t1_5:InstrMux2|                          ; 5 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_5:InstrMux2                                                                             ; mux2t1_5         ; work         ;
;       |mux2t1:\G_NBit_MUX:0:MUXI|                ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_5:InstrMux2|mux2t1:\G_NBit_MUX:0:MUXI                                                   ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_5:InstrMux2|mux2t1:\G_NBit_MUX:0:MUXI|org2:g_OrGate                                     ; org2             ; work         ;
;       |mux2t1:\G_NBit_MUX:1:MUXI|                ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_5:InstrMux2|mux2t1:\G_NBit_MUX:1:MUXI                                                   ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_5:InstrMux2|mux2t1:\G_NBit_MUX:1:MUXI|org2:g_OrGate                                     ; org2             ; work         ;
;       |mux2t1:\G_NBit_MUX:2:MUXI|                ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_5:InstrMux2|mux2t1:\G_NBit_MUX:2:MUXI                                                   ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_5:InstrMux2|mux2t1:\G_NBit_MUX:2:MUXI|org2:g_OrGate                                     ; org2             ; work         ;
;       |mux2t1:\G_NBit_MUX:3:MUXI|                ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_5:InstrMux2|mux2t1:\G_NBit_MUX:3:MUXI                                                   ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_5:InstrMux2|mux2t1:\G_NBit_MUX:3:MUXI|org2:g_OrGate                                     ; org2             ; work         ;
;       |mux2t1:\G_NBit_MUX:4:MUXI|                ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_5:InstrMux2|mux2t1:\G_NBit_MUX:4:MUXI                                                   ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_5:InstrMux2|mux2t1:\G_NBit_MUX:4:MUXI|org2:g_OrGate                                     ; org2             ; work         ;
;    |mux2t1_5:JrMuxInputReg|                      ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_5:JrMuxInputReg                                                                         ; mux2t1_5         ; work         ;
;       |mux2t1:\G_NBit_MUX:0:MUXI|                ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_5:JrMuxInputReg|mux2t1:\G_NBit_MUX:0:MUXI                                               ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_5:JrMuxInputReg|mux2t1:\G_NBit_MUX:0:MUXI|org2:g_OrGate                                 ; org2             ; work         ;
;       |mux2t1:\G_NBit_MUX:1:MUXI|                ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_5:JrMuxInputReg|mux2t1:\G_NBit_MUX:1:MUXI                                               ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_5:JrMuxInputReg|mux2t1:\G_NBit_MUX:1:MUXI|org2:g_OrGate                                 ; org2             ; work         ;
;       |mux2t1:\G_NBit_MUX:2:MUXI|                ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_5:JrMuxInputReg|mux2t1:\G_NBit_MUX:2:MUXI                                               ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_5:JrMuxInputReg|mux2t1:\G_NBit_MUX:2:MUXI|org2:g_OrGate                                 ; org2             ; work         ;
;       |mux2t1:\G_NBit_MUX:3:MUXI|                ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_5:JrMuxInputReg|mux2t1:\G_NBit_MUX:3:MUXI                                               ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_5:JrMuxInputReg|mux2t1:\G_NBit_MUX:3:MUXI|org2:g_OrGate                                 ; org2             ; work         ;
;    |mux2t1_N:ALUmux|                             ; 34 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUmux                                                                                ; mux2t1_N         ; work         ;
;       |mux2t1:\G_NBit_MUX:0:MUXI|                ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUmux|mux2t1:\G_NBit_MUX:0:MUXI                                                      ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUmux|mux2t1:\G_NBit_MUX:0:MUXI|org2:g_OrGate                                        ; org2             ; work         ;
;       |mux2t1:\G_NBit_MUX:10:MUXI|               ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUmux|mux2t1:\G_NBit_MUX:10:MUXI                                                     ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUmux|mux2t1:\G_NBit_MUX:10:MUXI|org2:g_OrGate                                       ; org2             ; work         ;
;       |mux2t1:\G_NBit_MUX:11:MUXI|               ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUmux|mux2t1:\G_NBit_MUX:11:MUXI                                                     ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUmux|mux2t1:\G_NBit_MUX:11:MUXI|org2:g_OrGate                                       ; org2             ; work         ;
;       |mux2t1:\G_NBit_MUX:12:MUXI|               ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUmux|mux2t1:\G_NBit_MUX:12:MUXI                                                     ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUmux|mux2t1:\G_NBit_MUX:12:MUXI|org2:g_OrGate                                       ; org2             ; work         ;
;       |mux2t1:\G_NBit_MUX:13:MUXI|               ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUmux|mux2t1:\G_NBit_MUX:13:MUXI                                                     ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUmux|mux2t1:\G_NBit_MUX:13:MUXI|org2:g_OrGate                                       ; org2             ; work         ;
;       |mux2t1:\G_NBit_MUX:14:MUXI|               ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUmux|mux2t1:\G_NBit_MUX:14:MUXI                                                     ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUmux|mux2t1:\G_NBit_MUX:14:MUXI|org2:g_OrGate                                       ; org2             ; work         ;
;       |mux2t1:\G_NBit_MUX:15:MUXI|               ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUmux|mux2t1:\G_NBit_MUX:15:MUXI                                                     ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUmux|mux2t1:\G_NBit_MUX:15:MUXI|org2:g_OrGate                                       ; org2             ; work         ;
;       |mux2t1:\G_NBit_MUX:16:MUXI|               ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUmux|mux2t1:\G_NBit_MUX:16:MUXI                                                     ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUmux|mux2t1:\G_NBit_MUX:16:MUXI|org2:g_OrGate                                       ; org2             ; work         ;
;       |mux2t1:\G_NBit_MUX:17:MUXI|               ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUmux|mux2t1:\G_NBit_MUX:17:MUXI                                                     ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUmux|mux2t1:\G_NBit_MUX:17:MUXI|org2:g_OrGate                                       ; org2             ; work         ;
;       |mux2t1:\G_NBit_MUX:18:MUXI|               ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUmux|mux2t1:\G_NBit_MUX:18:MUXI                                                     ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUmux|mux2t1:\G_NBit_MUX:18:MUXI|org2:g_OrGate                                       ; org2             ; work         ;
;       |mux2t1:\G_NBit_MUX:19:MUXI|               ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUmux|mux2t1:\G_NBit_MUX:19:MUXI                                                     ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUmux|mux2t1:\G_NBit_MUX:19:MUXI|org2:g_OrGate                                       ; org2             ; work         ;
;       |mux2t1:\G_NBit_MUX:1:MUXI|                ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUmux|mux2t1:\G_NBit_MUX:1:MUXI                                                      ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUmux|mux2t1:\G_NBit_MUX:1:MUXI|org2:g_OrGate                                        ; org2             ; work         ;
;       |mux2t1:\G_NBit_MUX:20:MUXI|               ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUmux|mux2t1:\G_NBit_MUX:20:MUXI                                                     ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUmux|mux2t1:\G_NBit_MUX:20:MUXI|org2:g_OrGate                                       ; org2             ; work         ;
;       |mux2t1:\G_NBit_MUX:21:MUXI|               ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUmux|mux2t1:\G_NBit_MUX:21:MUXI                                                     ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUmux|mux2t1:\G_NBit_MUX:21:MUXI|org2:g_OrGate                                       ; org2             ; work         ;
;       |mux2t1:\G_NBit_MUX:22:MUXI|               ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUmux|mux2t1:\G_NBit_MUX:22:MUXI                                                     ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUmux|mux2t1:\G_NBit_MUX:22:MUXI|org2:g_OrGate                                       ; org2             ; work         ;
;       |mux2t1:\G_NBit_MUX:23:MUXI|               ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUmux|mux2t1:\G_NBit_MUX:23:MUXI                                                     ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUmux|mux2t1:\G_NBit_MUX:23:MUXI|org2:g_OrGate                                       ; org2             ; work         ;
;       |mux2t1:\G_NBit_MUX:24:MUXI|               ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUmux|mux2t1:\G_NBit_MUX:24:MUXI                                                     ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUmux|mux2t1:\G_NBit_MUX:24:MUXI|org2:g_OrGate                                       ; org2             ; work         ;
;       |mux2t1:\G_NBit_MUX:25:MUXI|               ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUmux|mux2t1:\G_NBit_MUX:25:MUXI                                                     ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUmux|mux2t1:\G_NBit_MUX:25:MUXI|org2:g_OrGate                                       ; org2             ; work         ;
;       |mux2t1:\G_NBit_MUX:26:MUXI|               ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUmux|mux2t1:\G_NBit_MUX:26:MUXI                                                     ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUmux|mux2t1:\G_NBit_MUX:26:MUXI|org2:g_OrGate                                       ; org2             ; work         ;
;       |mux2t1:\G_NBit_MUX:27:MUXI|               ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUmux|mux2t1:\G_NBit_MUX:27:MUXI                                                     ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUmux|mux2t1:\G_NBit_MUX:27:MUXI|org2:g_OrGate                                       ; org2             ; work         ;
;       |mux2t1:\G_NBit_MUX:28:MUXI|               ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUmux|mux2t1:\G_NBit_MUX:28:MUXI                                                     ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUmux|mux2t1:\G_NBit_MUX:28:MUXI|org2:g_OrGate                                       ; org2             ; work         ;
;       |mux2t1:\G_NBit_MUX:29:MUXI|               ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUmux|mux2t1:\G_NBit_MUX:29:MUXI                                                     ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUmux|mux2t1:\G_NBit_MUX:29:MUXI|org2:g_OrGate                                       ; org2             ; work         ;
;       |mux2t1:\G_NBit_MUX:2:MUXI|                ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUmux|mux2t1:\G_NBit_MUX:2:MUXI                                                      ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUmux|mux2t1:\G_NBit_MUX:2:MUXI|org2:g_OrGate                                        ; org2             ; work         ;
;       |mux2t1:\G_NBit_MUX:30:MUXI|               ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUmux|mux2t1:\G_NBit_MUX:30:MUXI                                                     ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUmux|mux2t1:\G_NBit_MUX:30:MUXI|org2:g_OrGate                                       ; org2             ; work         ;
;       |mux2t1:\G_NBit_MUX:31:MUXI|               ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUmux|mux2t1:\G_NBit_MUX:31:MUXI                                                     ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUmux|mux2t1:\G_NBit_MUX:31:MUXI|org2:g_OrGate                                       ; org2             ; work         ;
;       |mux2t1:\G_NBit_MUX:3:MUXI|                ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUmux|mux2t1:\G_NBit_MUX:3:MUXI                                                      ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUmux|mux2t1:\G_NBit_MUX:3:MUXI|org2:g_OrGate                                        ; org2             ; work         ;
;       |mux2t1:\G_NBit_MUX:4:MUXI|                ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUmux|mux2t1:\G_NBit_MUX:4:MUXI                                                      ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUmux|mux2t1:\G_NBit_MUX:4:MUXI|org2:g_OrGate                                        ; org2             ; work         ;
;       |mux2t1:\G_NBit_MUX:5:MUXI|                ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUmux|mux2t1:\G_NBit_MUX:5:MUXI                                                      ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUmux|mux2t1:\G_NBit_MUX:5:MUXI|org2:g_OrGate                                        ; org2             ; work         ;
;       |mux2t1:\G_NBit_MUX:6:MUXI|                ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUmux|mux2t1:\G_NBit_MUX:6:MUXI                                                      ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUmux|mux2t1:\G_NBit_MUX:6:MUXI|org2:g_OrGate                                        ; org2             ; work         ;
;       |mux2t1:\G_NBit_MUX:7:MUXI|                ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUmux|mux2t1:\G_NBit_MUX:7:MUXI                                                      ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUmux|mux2t1:\G_NBit_MUX:7:MUXI|org2:g_OrGate                                        ; org2             ; work         ;
;       |mux2t1:\G_NBit_MUX:8:MUXI|                ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUmux|mux2t1:\G_NBit_MUX:8:MUXI                                                      ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUmux|mux2t1:\G_NBit_MUX:8:MUXI|org2:g_OrGate                                        ; org2             ; work         ;
;       |mux2t1:\G_NBit_MUX:9:MUXI|                ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUmux|mux2t1:\G_NBit_MUX:9:MUXI                                                      ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUmux|mux2t1:\G_NBit_MUX:9:MUXI|org2:g_OrGate                                        ; org2             ; work         ;
;    |mux2t1_N:JalWrite|                           ; 68 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite                                                                              ; mux2t1_N         ; work         ;
;       |mux2t1:\G_NBit_MUX:0:MUXI|                ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:0:MUXI                                                    ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:0:MUXI|org2:g_OrGate                                      ; org2             ; work         ;
;       |mux2t1:\G_NBit_MUX:10:MUXI|               ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:10:MUXI                                                   ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:10:MUXI|org2:g_OrGate                                     ; org2             ; work         ;
;       |mux2t1:\G_NBit_MUX:11:MUXI|               ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:11:MUXI                                                   ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:11:MUXI|org2:g_OrGate                                     ; org2             ; work         ;
;       |mux2t1:\G_NBit_MUX:12:MUXI|               ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:12:MUXI                                                   ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:12:MUXI|org2:g_OrGate                                     ; org2             ; work         ;
;       |mux2t1:\G_NBit_MUX:13:MUXI|               ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:13:MUXI                                                   ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:13:MUXI|org2:g_OrGate                                     ; org2             ; work         ;
;       |mux2t1:\G_NBit_MUX:14:MUXI|               ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:14:MUXI                                                   ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:14:MUXI|org2:g_OrGate                                     ; org2             ; work         ;
;       |mux2t1:\G_NBit_MUX:15:MUXI|               ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:15:MUXI                                                   ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:15:MUXI|org2:g_OrGate                                     ; org2             ; work         ;
;       |mux2t1:\G_NBit_MUX:16:MUXI|               ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:16:MUXI                                                   ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:16:MUXI|org2:g_OrGate                                     ; org2             ; work         ;
;       |mux2t1:\G_NBit_MUX:17:MUXI|               ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:17:MUXI                                                   ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:17:MUXI|org2:g_OrGate                                     ; org2             ; work         ;
;       |mux2t1:\G_NBit_MUX:18:MUXI|               ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:18:MUXI                                                   ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:18:MUXI|org2:g_OrGate                                     ; org2             ; work         ;
;       |mux2t1:\G_NBit_MUX:19:MUXI|               ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:19:MUXI                                                   ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:19:MUXI|org2:g_OrGate                                     ; org2             ; work         ;
;       |mux2t1:\G_NBit_MUX:1:MUXI|                ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:1:MUXI                                                    ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:1:MUXI|org2:g_OrGate                                      ; org2             ; work         ;
;       |mux2t1:\G_NBit_MUX:20:MUXI|               ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:20:MUXI                                                   ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:20:MUXI|org2:g_OrGate                                     ; org2             ; work         ;
;       |mux2t1:\G_NBit_MUX:21:MUXI|               ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:21:MUXI                                                   ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:21:MUXI|org2:g_OrGate                                     ; org2             ; work         ;
;       |mux2t1:\G_NBit_MUX:22:MUXI|               ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:22:MUXI                                                   ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:22:MUXI|org2:g_OrGate                                     ; org2             ; work         ;
;       |mux2t1:\G_NBit_MUX:23:MUXI|               ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:23:MUXI                                                   ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:23:MUXI|org2:g_OrGate                                     ; org2             ; work         ;
;       |mux2t1:\G_NBit_MUX:24:MUXI|               ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:24:MUXI                                                   ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:24:MUXI|org2:g_OrGate                                     ; org2             ; work         ;
;       |mux2t1:\G_NBit_MUX:25:MUXI|               ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:25:MUXI                                                   ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:25:MUXI|org2:g_OrGate                                     ; org2             ; work         ;
;       |mux2t1:\G_NBit_MUX:26:MUXI|               ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:26:MUXI                                                   ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:26:MUXI|org2:g_OrGate                                     ; org2             ; work         ;
;       |mux2t1:\G_NBit_MUX:27:MUXI|               ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:27:MUXI                                                   ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:27:MUXI|org2:g_OrGate                                     ; org2             ; work         ;
;       |mux2t1:\G_NBit_MUX:28:MUXI|               ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:28:MUXI                                                   ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:28:MUXI|org2:g_OrGate                                     ; org2             ; work         ;
;       |mux2t1:\G_NBit_MUX:29:MUXI|               ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:29:MUXI                                                   ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:29:MUXI|org2:g_OrGate                                     ; org2             ; work         ;
;       |mux2t1:\G_NBit_MUX:2:MUXI|                ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:2:MUXI                                                    ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:2:MUXI|org2:g_OrGate                                      ; org2             ; work         ;
;       |mux2t1:\G_NBit_MUX:30:MUXI|               ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:30:MUXI                                                   ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:30:MUXI|org2:g_OrGate                                     ; org2             ; work         ;
;       |mux2t1:\G_NBit_MUX:31:MUXI|               ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:31:MUXI                                                   ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:31:MUXI|org2:g_OrGate                                     ; org2             ; work         ;
;       |mux2t1:\G_NBit_MUX:3:MUXI|                ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:3:MUXI                                                    ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:3:MUXI|org2:g_OrGate                                      ; org2             ; work         ;
;       |mux2t1:\G_NBit_MUX:4:MUXI|                ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:4:MUXI                                                    ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:4:MUXI|org2:g_OrGate                                      ; org2             ; work         ;
;       |mux2t1:\G_NBit_MUX:5:MUXI|                ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:5:MUXI                                                    ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:5:MUXI|org2:g_OrGate                                      ; org2             ; work         ;
;       |mux2t1:\G_NBit_MUX:6:MUXI|                ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:6:MUXI                                                    ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:6:MUXI|org2:g_OrGate                                      ; org2             ; work         ;
;       |mux2t1:\G_NBit_MUX:7:MUXI|                ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:7:MUXI                                                    ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:7:MUXI|org2:g_OrGate                                      ; org2             ; work         ;
;       |mux2t1:\G_NBit_MUX:8:MUXI|                ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:8:MUXI                                                    ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:8:MUXI|org2:g_OrGate                                      ; org2             ; work         ;
;       |mux2t1:\G_NBit_MUX:9:MUXI|                ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:9:MUXI                                                    ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:9:MUXI|org2:g_OrGate                                      ; org2             ; work         ;
;    |mux2t1_N:JrMux|                              ; 79 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux                                                                                 ; mux2t1_N         ; work         ;
;       |mux2t1:\G_NBit_MUX:0:MUXI|                ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:0:MUXI                                                       ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:0:MUXI|org2:g_OrGate                                         ; org2             ; work         ;
;       |mux2t1:\G_NBit_MUX:10:MUXI|               ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:10:MUXI                                                      ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:10:MUXI|org2:g_OrGate                                        ; org2             ; work         ;
;       |mux2t1:\G_NBit_MUX:11:MUXI|               ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:11:MUXI                                                      ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:11:MUXI|org2:g_OrGate                                        ; org2             ; work         ;
;       |mux2t1:\G_NBit_MUX:12:MUXI|               ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:12:MUXI                                                      ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:12:MUXI|org2:g_OrGate                                        ; org2             ; work         ;
;       |mux2t1:\G_NBit_MUX:13:MUXI|               ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:13:MUXI                                                      ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:13:MUXI|org2:g_OrGate                                        ; org2             ; work         ;
;       |mux2t1:\G_NBit_MUX:14:MUXI|               ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:14:MUXI                                                      ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:14:MUXI|org2:g_OrGate                                        ; org2             ; work         ;
;       |mux2t1:\G_NBit_MUX:15:MUXI|               ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:15:MUXI                                                      ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:15:MUXI|org2:g_OrGate                                        ; org2             ; work         ;
;       |mux2t1:\G_NBit_MUX:16:MUXI|               ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:16:MUXI                                                      ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:16:MUXI|org2:g_OrGate                                        ; org2             ; work         ;
;       |mux2t1:\G_NBit_MUX:17:MUXI|               ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:17:MUXI                                                      ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:17:MUXI|org2:g_OrGate                                        ; org2             ; work         ;
;       |mux2t1:\G_NBit_MUX:18:MUXI|               ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:18:MUXI                                                      ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:18:MUXI|org2:g_OrGate                                        ; org2             ; work         ;
;       |mux2t1:\G_NBit_MUX:19:MUXI|               ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:19:MUXI                                                      ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:19:MUXI|org2:g_OrGate                                        ; org2             ; work         ;
;       |mux2t1:\G_NBit_MUX:1:MUXI|                ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:1:MUXI                                                       ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:1:MUXI|org2:g_OrGate                                         ; org2             ; work         ;
;       |mux2t1:\G_NBit_MUX:20:MUXI|               ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:20:MUXI                                                      ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:20:MUXI|org2:g_OrGate                                        ; org2             ; work         ;
;       |mux2t1:\G_NBit_MUX:21:MUXI|               ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:21:MUXI                                                      ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:21:MUXI|org2:g_OrGate                                        ; org2             ; work         ;
;       |mux2t1:\G_NBit_MUX:22:MUXI|               ; 6 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:22:MUXI                                                      ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:22:MUXI|org2:g_OrGate                                        ; org2             ; work         ;
;       |mux2t1:\G_NBit_MUX:23:MUXI|               ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:23:MUXI                                                      ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:23:MUXI|org2:g_OrGate                                        ; org2             ; work         ;
;       |mux2t1:\G_NBit_MUX:24:MUXI|               ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:24:MUXI                                                      ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:24:MUXI|org2:g_OrGate                                        ; org2             ; work         ;
;       |mux2t1:\G_NBit_MUX:25:MUXI|               ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:25:MUXI                                                      ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:25:MUXI|org2:g_OrGate                                        ; org2             ; work         ;
;       |mux2t1:\G_NBit_MUX:26:MUXI|               ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:26:MUXI                                                      ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:26:MUXI|org2:g_OrGate                                        ; org2             ; work         ;
;       |mux2t1:\G_NBit_MUX:27:MUXI|               ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:27:MUXI                                                      ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:27:MUXI|org2:g_OrGate                                        ; org2             ; work         ;
;       |mux2t1:\G_NBit_MUX:2:MUXI|                ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:2:MUXI                                                       ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:2:MUXI|org2:g_OrGate                                         ; org2             ; work         ;
;       |mux2t1:\G_NBit_MUX:3:MUXI|                ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:3:MUXI                                                       ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:3:MUXI|org2:g_OrGate                                         ; org2             ; work         ;
;       |mux2t1:\G_NBit_MUX:4:MUXI|                ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:4:MUXI                                                       ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:4:MUXI|org2:g_OrGate                                         ; org2             ; work         ;
;       |mux2t1:\G_NBit_MUX:5:MUXI|                ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:5:MUXI                                                       ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:5:MUXI|org2:g_OrGate                                         ; org2             ; work         ;
;       |mux2t1:\G_NBit_MUX:6:MUXI|                ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:6:MUXI                                                       ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:6:MUXI|org2:g_OrGate                                         ; org2             ; work         ;
;       |mux2t1:\G_NBit_MUX:7:MUXI|                ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:7:MUXI                                                       ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:7:MUXI|org2:g_OrGate                                         ; org2             ; work         ;
;       |mux2t1:\G_NBit_MUX:8:MUXI|                ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:8:MUXI                                                       ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:8:MUXI|org2:g_OrGate                                         ; org2             ; work         ;
;       |mux2t1:\G_NBit_MUX:9:MUXI|                ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:9:MUXI                                                       ; mux2t1           ; work         ;
;          |org2:g_OrGate|                         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:9:MUXI|org2:g_OrGate                                         ; org2             ; work         ;
+--------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------+------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                ;
+-----------------------------------------------------+-------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                 ; Free of Timing Hazards ;
+-----------------------------------------------------+-------------------------------------+------------------------+
; ALUcontrol:ALUcont|ALUcontrolOut[2]                 ; ALUcontrol:ALUcont|ALUcontrolOut[3] ; yes                    ;
; ALUcontrol:ALUcont|ALUcontrolOut[3]                 ; ALUcontrol:ALUcont|ALUcontrolOut[3] ; yes                    ;
; controlUnit:control|ALUsrc                          ; GND                                 ; yes                    ;
; controlUnit:control|jr                              ; GND                                 ; yes                    ;
; ALUcontrol:ALUcont|ALUcontrolOut[0]                 ; ALUcontrol:ALUcont|ALUcontrolOut[3] ; yes                    ;
; controlUnit:control|signExtend                      ; GND                                 ; yes                    ;
; ALUcontrol:ALUcont|ALUcontrolOut[1]                 ; ALUcontrol:ALUcont|ALUcontrolOut[3] ; yes                    ;
; ALUcontrol:ALUcont|shAmt[0]                         ; ALUcontrol:ALUcont|shAmt[4]         ; yes                    ;
; ALUcontrol:ALUcont|shAmt[1]                         ; ALUcontrol:ALUcont|shAmt[4]         ; yes                    ;
; ALUcontrol:ALUcont|shAmt[2]                         ; ALUcontrol:ALUcont|shAmt[4]         ; yes                    ;
; ALUcontrol:ALUcont|shAmt[3]                         ; ALUcontrol:ALUcont|shAmt[4]         ; yes                    ;
; ALUcontrol:ALUcont|shAmt[4]                         ; ALUcontrol:ALUcont|shAmt[4]         ; yes                    ;
; controlUnit:control|ALUOP[0]                        ; GND                                 ; yes                    ;
; controlUnit:control|ALUOP[1]                        ; GND                                 ; yes                    ;
; controlUnit:control|ALUOP[2]                        ; GND                                 ; yes                    ;
; controlUnit:control|ALUOP[3]                        ; GND                                 ; yes                    ;
; controlUnit:control|ImmType                         ; GND                                 ; yes                    ;
; controlUnit:control|memToReg                        ; GND                                 ; yes                    ;
; controlUnit:control|jal                             ; GND                                 ; yes                    ;
; controlUnit:control|reg_dst                         ; GND                                 ; yes                    ;
; controlUnit:control|regWrite                        ; GND                                 ; yes                    ;
; controlUnit:control|jump                            ; GND                                 ; yes                    ;
; controlUnit:control|branch                          ; GND                                 ; yes                    ;
; ALUcontrol:ALUcont|branchSelect                     ; ALUcontrol:ALUcont|branchSelect     ; yes                    ;
; controlUnit:control|memWrite                        ; GND                                 ; yes                    ;
; Number of user-specified and inferred latches = 25  ;                                     ;                        ;
+-----------------------------------------------------+-------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                         ;
+-----------------------------------------------------+--------------------------------------+
; Register name                                       ; Reason for Removal                   ;
+-----------------------------------------------------+--------------------------------------+
; RegisterFile:RegFile|dffg_NBit:Register0|s_Q[0..31] ; Stuck at GND due to stuck port clear ;
; Total Number of Removed Registers = 32              ;                                      ;
+-----------------------------------------------------+--------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                 ;
+-------------------------------------------------+-------------------------+-------------------------------------------------+
; Register name                                   ; Reason for Removal      ; Registers Removed due to This Register          ;
+-------------------------------------------------+-------------------------+-------------------------------------------------+
; RegisterFile:RegFile|dffg_NBit:Register0|s_Q[0] ; Stuck at GND            ; RegisterFile:RegFile|dffg_NBit:Register0|s_Q[1] ;
;                                                 ; due to stuck port clear ;                                                 ;
+-------------------------------------------------+-------------------------+-------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 66560 ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 4     ;
; Number of registers using Asynchronous Clear ; 1024  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 66530 ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; PCReg:g_PC|s_Q[22]                     ; 3       ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------+
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |MIPS_Processor|PCReg:g_PC|s_Q[31]                                                           ;
; 4:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; Yes        ; |MIPS_Processor|PCReg:g_PC|s_Q[26]                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16:14:barrelShifter|org2:g_OrGate|o_F ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:11:MUXI|org2:g_OrGate|o_F               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16:4:barrelShifter|org2:g_OrGate|o_F  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16:2:barrelShifter|org2:g_OrGate|o_F  ;
; 32:1               ; 32 bits   ; 672 LEs       ; 640 LEs              ; 32 LEs                 ; No         ; |MIPS_Processor|RegisterFile:RegFile|mux32bit32to1:Mux2|Mux6                                 ;
; 32:1               ; 32 bits   ; 672 LEs       ; 640 LEs              ; 32 LEs                 ; No         ; |MIPS_Processor|RegisterFile:RegFile|mux32bit32to1:Mux1|Mux21                                ;
; 14:1               ; 31 bits   ; 279 LEs       ; 155 LEs              ; 124 LEs                ; No         ; |MIPS_Processor|ALU:MainALU|mux32_16t1:mux_control|Mux23                                     ;
; 34:1               ; 2 bits    ; 44 LEs        ; 8 LEs                ; 36 LEs                 ; No         ; |MIPS_Processor|controlUnit:control|jump                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |MIPS_Processor ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; N              ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem:IMem ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; data_width     ; 32    ; Signed Integer               ;
; addr_width     ; 10    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem:DMem ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; data_width     ; 32    ; Signed Integer               ;
; addr_width     ; 10    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2t1_5:InstrMux ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; n              ; 5     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2t1_5:InstrMux2 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; n              ; 5     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegFile ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; n              ; 32    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:Register0 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:1:dffgI ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:2:dffgI ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:3:dffgI ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:4:dffgI ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:5:dffgI ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:6:dffgI ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:7:dffgI ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:8:dffgI ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:9:dffgI ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:10:dffgI ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:11:dffgI ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:12:dffgI ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:13:dffgI ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:14:dffgI ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:15:dffgI ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:16:dffgI ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:17:dffgI ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:18:dffgI ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:19:dffgI ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:20:dffgI ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:21:dffgI ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:22:dffgI ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:23:dffgI ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:24:dffgI ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:25:dffgI ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:26:dffgI ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:27:dffgI ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:28:dffgI ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:29:dffgI ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:30:dffgI ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:31:dffgI ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2t1_N:ALUmux ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; n              ; 32    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:MainALU|AddSub:AdderSubtractor ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; N              ; 32    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:MainALU|AddSub:AdderSubtractor|OnesComp:OnesComper ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:MainALU|AddSub:AdderSubtractor|mux2t1_N:mux ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2t1_N:memToRegMux ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; n              ; 32    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2t1_5:JrMuxInputReg ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 5     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2t1_N:JalWrite ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; n              ; 32    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2t1_N:JrMux ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; n              ; 32    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IF_ID:FetchDecode|ripplecarryadd_N:g_PCADDER ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IF_ID:FetchDecode|mux2t1_N:g_MUX2T1PCAdderSrc ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IF_ID:FetchDecode|ripplecarryadd_N:g_BRANCHADDER ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IF_ID:FetchDecode|mux2t1_N:g_MUX2T1PCSrc ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IF_ID:FetchDecode|mux2t1_N:muxJump ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; n              ; 32    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "IF_ID:FetchDecode|ripplecarryadd_N:g_BRANCHADDER" ;
+-------+-------+----------+---------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                           ;
+-------+-------+----------+---------------------------------------------------+
; i_cin ; Input ; Info     ; Stuck at GND                                      ;
+-------+-------+----------+---------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "IF_ID:FetchDecode|mux2t1_N:g_MUX2T1PCAdderSrc" ;
+-------------+-------+----------+------------------------------------------+
; Port        ; Type  ; Severity ; Details                                  ;
+-------------+-------+----------+------------------------------------------+
; i_d0[31..3] ; Input ; Info     ; Stuck at GND                             ;
; i_d0[1..0]  ; Input ; Info     ; Stuck at GND                             ;
; i_d0[2]     ; Input ; Info     ; Stuck at VCC                             ;
; i_d1[31..3] ; Input ; Info     ; Stuck at GND                             ;
; i_d1[1..0]  ; Input ; Info     ; Stuck at GND                             ;
; i_d1[2]     ; Input ; Info     ; Stuck at VCC                             ;
+-------------+-------+----------+------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "IF_ID:FetchDecode|ripplecarryadd_N:g_PCADDER" ;
+-------+-------+----------+-----------------------------------------------+
; Port  ; Type  ; Severity ; Details                                       ;
+-------+-------+----------+-----------------------------------------------+
; i_cin ; Input ; Info     ; Stuck at GND                                  ;
+-------+-------+----------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IF_ID:FetchDecode"                                                                                                    ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                  ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; overflowpcadd     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; overflowbranchadd ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; overflowjaladd    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "mux2t1_5:JrMuxInputReg" ;
+------+-------+----------+--------------------------+
; Port ; Type  ; Severity ; Details                  ;
+------+-------+----------+--------------------------+
; i_d1 ; Input ; Info     ; Stuck at VCC             ;
+------+-------+----------+--------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "ALU:MainALU|mux32_16t1:mux_control" ;
+-----------+-------+----------+---------------------------------+
; Port      ; Type  ; Severity ; Details                         ;
+-----------+-------+----------+---------------------------------+
; i3[31..1] ; Input ; Info     ; Stuck at GND                    ;
; i11       ; Input ; Info     ; Stuck at GND                    ;
; i12       ; Input ; Info     ; Stuck at GND                    ;
; i13       ; Input ; Info     ; Stuck at GND                    ;
; i14       ; Input ; Info     ; Stuck at GND                    ;
; i15       ; Input ; Info     ; Stuck at GND                    ;
+-----------+-------+----------+---------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:MainALU|shifter:shift|mux2t1:fillbit" ;
+------+-------+----------+--------------------------------------------+
; Port ; Type  ; Severity ; Details                                    ;
+------+-------+----------+--------------------------------------------+
; i_d0 ; Input ; Info     ; Stuck at GND                               ;
+------+-------+----------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:MainALU"                                                                           ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; o_carry ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_of    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "RegisterFile:RegFile|dffg_NBit:Register0" ;
+-------+-------+----------+-------------------------------------------+
; Port  ; Type  ; Severity ; Details                                   ;
+-------+-------+----------+-------------------------------------------+
; i_rst ; Input ; Info     ; Stuck at VCC                              ;
; i_we  ; Input ; Info     ; Stuck at GND                              ;
+-------+-------+----------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RegisterFile:RegFile|decoder32bit:write_decoder"                                      ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_d[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------+
; Port Connectivity Checks: "PCReg:g_PC" ;
+------+-------+----------+--------------+
; Port ; Type  ; Severity ; Details      ;
+------+-------+----------+--------------+
; i_we ; Input ; Info     ; Stuck at VCC ;
+------+-------+----------+--------------+


+------------------------------------------------+
; Port Connectivity Checks: "mux2t1_5:InstrMux2" ;
+------+-------+----------+----------------------+
; Port ; Type  ; Severity ; Details              ;
+------+-------+----------+----------------------+
; i_d1 ; Input ; Info     ; Stuck at VCC         ;
+------+-------+----------+----------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 99                          ;
; cycloneiii_ff         ; 66560                       ;
;     CLR               ; 26                          ;
;     CLR SLD           ; 4                           ;
;     ENA               ; 65536                       ;
;     ENA CLR           ; 994                         ;
; cycloneiii_lcell_comb ; 48072                       ;
;     normal            ; 48072                       ;
;         2 data inputs ; 1357                        ;
;         3 data inputs ; 1018                        ;
;         4 data inputs ; 45697                       ;
;                       ;                             ;
; Max LUT depth         ; 56.00                       ;
; Average LUT depth     ; 30.31                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:02:55     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Sun Nov  7 21:03:55 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow
Info (125068): Revision "toolflow" was previously opened in Quartus II software version 18.0.0 Standard Edition. Created Quartus Prime Default Settings File /home/ethanp1/ethanp1/GitProj1/internal/QuartusWork/toolflow_assignment_defaults.qdf, which contains the default assignment setting information from Quartus II software version 18.0.0 Standard Edition.
Info (125069): Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file /usr/local/quartus/20.1/quartus/linux64/assignment_defaults.qdf
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/GitProj1/src/ALU.vhd
    Info (12022): Found design unit 1: ALU-structural File: /home/ethanp1/ethanp1/GitProj1/src/ALU.vhd Line: 15
    Info (12023): Found entity 1: ALU File: /home/ethanp1/ethanp1/GitProj1/src/ALU.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/GitProj1/src/ALUcontrol.vhd
    Info (12022): Found design unit 1: ALUcontrol-behavior File: /home/ethanp1/ethanp1/GitProj1/src/ALUcontrol.vhd Line: 16
    Info (12023): Found entity 1: ALUcontrol File: /home/ethanp1/ethanp1/GitProj1/src/ALUcontrol.vhd Line: 5
Info (12021): Found 1 design units, including 0 entities, in source file /home/ethanp1/ethanp1/GitProj1/src/A_busArray.vhd
    Info (12022): Found design unit 1: busArray File: /home/ethanp1/ethanp1/GitProj1/src/A_busArray.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/GitProj1/src/AddSub.vhd
    Info (12022): Found design unit 1: AddSub-structural File: /home/ethanp1/ethanp1/GitProj1/src/AddSub.vhd Line: 33
    Info (12023): Found entity 1: AddSub File: /home/ethanp1/ethanp1/GitProj1/src/AddSub.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/GitProj1/src/IF_ID.vhd
    Info (12022): Found design unit 1: IF_ID-structural File: /home/ethanp1/ethanp1/GitProj1/src/IF_ID.vhd Line: 32
    Info (12023): Found entity 1: IF_ID File: /home/ethanp1/ethanp1/GitProj1/src/IF_ID.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/GitProj1/src/MIPS_Processor.vhd
    Info (12022): Found design unit 1: MIPS_Processor-structure File: /home/ethanp1/ethanp1/GitProj1/src/MIPS_Processor.vhd Line: 32
    Info (12023): Found entity 1: MIPS_Processor File: /home/ethanp1/ethanp1/GitProj1/src/MIPS_Processor.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/GitProj1/src/OnesComp.vhd
    Info (12022): Found design unit 1: OnesComp-structural File: /home/ethanp1/ethanp1/GitProj1/src/OnesComp.vhd Line: 28
    Info (12023): Found entity 1: OnesComp File: /home/ethanp1/ethanp1/GitProj1/src/OnesComp.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/GitProj1/src/PCReg.vhd
    Info (12022): Found design unit 1: PCReg-mixed File: /home/ethanp1/ethanp1/GitProj1/src/PCReg.vhd Line: 33
    Info (12023): Found entity 1: PCReg File: /home/ethanp1/ethanp1/GitProj1/src/PCReg.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/GitProj1/src/RegisterFile.vhd
    Info (12022): Found design unit 1: RegisterFile-structural File: /home/ethanp1/ethanp1/GitProj1/src/RegisterFile.vhd Line: 19
    Info (12023): Found entity 1: RegisterFile File: /home/ethanp1/ethanp1/GitProj1/src/RegisterFile.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/GitProj1/src/SignExtender.vhd
    Info (12022): Found design unit 1: SignExtender-dataflow File: /home/ethanp1/ethanp1/GitProj1/src/SignExtender.vhd Line: 10
    Info (12023): Found entity 1: SignExtender File: /home/ethanp1/ethanp1/GitProj1/src/SignExtender.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/GitProj1/src/adder.vhd
    Info (12022): Found design unit 1: adder-structure File: /home/ethanp1/ethanp1/GitProj1/src/adder.vhd Line: 33
    Info (12023): Found entity 1: adder File: /home/ethanp1/ethanp1/GitProj1/src/adder.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/GitProj1/src/adder_n.vhd
    Info (12022): Found design unit 1: adder_n-structural File: /home/ethanp1/ethanp1/GitProj1/src/adder_n.vhd Line: 31
    Info (12023): Found entity 1: adder_n File: /home/ethanp1/ethanp1/GitProj1/src/adder_n.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/GitProj1/src/and32.vhd
    Info (12022): Found design unit 1: and32-dataflow File: /home/ethanp1/ethanp1/GitProj1/src/and32.vhd Line: 31
    Info (12023): Found entity 1: and32 File: /home/ethanp1/ethanp1/GitProj1/src/and32.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/GitProj1/src/andg2.vhd
    Info (12022): Found design unit 1: andg2-dataflow File: /home/ethanp1/ethanp1/GitProj1/src/andg2.vhd Line: 31
    Info (12023): Found entity 1: andg2 File: /home/ethanp1/ethanp1/GitProj1/src/andg2.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/GitProj1/src/controlUnit.vhd
    Info (12022): Found design unit 1: controlUnit-behavior File: /home/ethanp1/ethanp1/GitProj1/src/controlUnit.vhd Line: 24
    Info (12023): Found entity 1: controlUnit File: /home/ethanp1/ethanp1/GitProj1/src/controlUnit.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/GitProj1/src/decoder32bit.vhd
    Info (12022): Found design unit 1: decoder32bit-dataflow File: /home/ethanp1/ethanp1/GitProj1/src/decoder32bit.vhd Line: 13
    Info (12023): Found entity 1: decoder32bit File: /home/ethanp1/ethanp1/GitProj1/src/decoder32bit.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/GitProj1/src/decoder5to32.vhd
    Info (12022): Found design unit 1: decoder5to32-decoder5to32_a File: /home/ethanp1/ethanp1/GitProj1/src/decoder5to32.vhd Line: 25
    Info (12023): Found entity 1: decoder5to32 File: /home/ethanp1/ethanp1/GitProj1/src/decoder5to32.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/GitProj1/src/dffg.vhd
    Info (12022): Found design unit 1: dffg-mixed File: /home/ethanp1/ethanp1/GitProj1/src/dffg.vhd Line: 33
    Info (12023): Found entity 1: dffg File: /home/ethanp1/ethanp1/GitProj1/src/dffg.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/GitProj1/src/dffg_Nbit.vhd
    Info (12022): Found design unit 1: dffg_NBit-structural File: /home/ethanp1/ethanp1/GitProj1/src/dffg_Nbit.vhd Line: 30
    Info (12023): Found entity 1: dffg_NBit File: /home/ethanp1/ethanp1/GitProj1/src/dffg_Nbit.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/GitProj1/src/extender.vhd
    Info (12022): Found design unit 1: extender-my_extender File: /home/ethanp1/ethanp1/GitProj1/src/extender.vhd Line: 26
    Info (12023): Found entity 1: extender File: /home/ethanp1/ethanp1/GitProj1/src/extender.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/GitProj1/src/fetch.vhd
    Info (12022): Found design unit 1: fetch-structural File: /home/ethanp1/ethanp1/GitProj1/src/fetch.vhd Line: 28
    Info (12023): Found entity 1: fetch File: /home/ethanp1/ethanp1/GitProj1/src/fetch.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/GitProj1/src/fulladder.vhd
    Info (12022): Found design unit 1: fulladder-structure File: /home/ethanp1/ethanp1/GitProj1/src/fulladder.vhd Line: 27
    Info (12023): Found entity 1: fulladder File: /home/ethanp1/ethanp1/GitProj1/src/fulladder.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/GitProj1/src/imem.vhd
    Info (12022): Found design unit 1: imem-imem_p File: /home/ethanp1/ethanp1/GitProj1/src/imem.vhd Line: 25
    Info (12023): Found entity 1: imem File: /home/ethanp1/ethanp1/GitProj1/src/imem.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/GitProj1/src/invg.vhd
    Info (12022): Found design unit 1: invg-dataflow File: /home/ethanp1/ethanp1/GitProj1/src/invg.vhd Line: 30
    Info (12023): Found entity 1: invg File: /home/ethanp1/ethanp1/GitProj1/src/invg.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/GitProj1/src/mem.vhd
    Info (12022): Found design unit 1: mem-rtl File: /home/ethanp1/ethanp1/GitProj1/src/mem.vhd Line: 27
    Info (12023): Found entity 1: mem File: /home/ethanp1/ethanp1/GitProj1/src/mem.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/GitProj1/src/mux2t1.vhd
    Info (12022): Found design unit 1: mux2t1-structural File: /home/ethanp1/ethanp1/GitProj1/src/mux2t1.vhd Line: 10
    Info (12023): Found entity 1: mux2t1 File: /home/ethanp1/ethanp1/GitProj1/src/mux2t1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/GitProj1/src/mux2t1_5.vhd
    Info (12022): Found design unit 1: mux2t1_5-structural File: /home/ethanp1/ethanp1/GitProj1/src/mux2t1_5.vhd Line: 30
    Info (12023): Found entity 1: mux2t1_5 File: /home/ethanp1/ethanp1/GitProj1/src/mux2t1_5.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/GitProj1/src/mux2t1_N.vhd
    Info (12022): Found design unit 1: mux2t1_N-structural File: /home/ethanp1/ethanp1/GitProj1/src/mux2t1_N.vhd Line: 30
    Info (12023): Found entity 1: mux2t1_N File: /home/ethanp1/ethanp1/GitProj1/src/mux2t1_N.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/GitProj1/src/mux32_16t1.vhd
    Info (12022): Found design unit 1: mux32_16t1-dataflow File: /home/ethanp1/ethanp1/GitProj1/src/mux32_16t1.vhd Line: 11
    Info (12023): Found entity 1: mux32_16t1 File: /home/ethanp1/ethanp1/GitProj1/src/mux32_16t1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/GitProj1/src/mux32bit32to1.vhd
    Info (12022): Found design unit 1: mux32bit32to1-dataflow File: /home/ethanp1/ethanp1/GitProj1/src/mux32bit32to1.vhd Line: 12
    Info (12023): Found entity 1: mux32bit32to1 File: /home/ethanp1/ethanp1/GitProj1/src/mux32bit32to1.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/GitProj1/src/nor32.vhd
    Info (12022): Found design unit 1: nor32-dataflow File: /home/ethanp1/ethanp1/GitProj1/src/nor32.vhd Line: 30
    Info (12023): Found entity 1: nor32 File: /home/ethanp1/ethanp1/GitProj1/src/nor32.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/GitProj1/src/nor32t1.vhd
    Info (12022): Found design unit 1: nor32t1-dataflow File: /home/ethanp1/ethanp1/GitProj1/src/nor32t1.vhd Line: 9
    Info (12023): Found entity 1: nor32t1 File: /home/ethanp1/ethanp1/GitProj1/src/nor32t1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/GitProj1/src/or32.vhd
    Info (12022): Found design unit 1: or32-dataflow File: /home/ethanp1/ethanp1/GitProj1/src/or32.vhd Line: 31
    Info (12023): Found entity 1: or32 File: /home/ethanp1/ethanp1/GitProj1/src/or32.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/GitProj1/src/org2.vhd
    Info (12022): Found design unit 1: org2-dataflow File: /home/ethanp1/ethanp1/GitProj1/src/org2.vhd Line: 31
    Info (12023): Found entity 1: org2 File: /home/ethanp1/ethanp1/GitProj1/src/org2.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/GitProj1/src/register_N.vhd
    Info (12022): Found design unit 1: register_N-structural File: /home/ethanp1/ethanp1/GitProj1/src/register_N.vhd Line: 27
    Info (12023): Found entity 1: register_N File: /home/ethanp1/ethanp1/GitProj1/src/register_N.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/GitProj1/src/repl.vhd
    Info (12022): Found design unit 1: repl-dataflow File: /home/ethanp1/ethanp1/GitProj1/src/repl.vhd Line: 9
    Info (12023): Found entity 1: repl File: /home/ethanp1/ethanp1/GitProj1/src/repl.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/GitProj1/src/ripplecarryadd_N.vhd
    Info (12022): Found design unit 1: ripplecarryadd_N-structural File: /home/ethanp1/ethanp1/GitProj1/src/ripplecarryadd_N.vhd Line: 29
    Info (12023): Found entity 1: ripplecarryadd_N File: /home/ethanp1/ethanp1/GitProj1/src/ripplecarryadd_N.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/GitProj1/src/shifter.vhd
    Info (12022): Found design unit 1: shifter-structural File: /home/ethanp1/ethanp1/GitProj1/src/shifter.vhd Line: 12
    Info (12023): Found entity 1: shifter File: /home/ethanp1/ethanp1/GitProj1/src/shifter.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/GitProj1/src/shiftleft2.vhd
    Info (12022): Found design unit 1: shiftleft2-dataflow File: /home/ethanp1/ethanp1/GitProj1/src/shiftleft2.vhd Line: 30
    Info (12023): Found entity 1: shiftleft2 File: /home/ethanp1/ethanp1/GitProj1/src/shiftleft2.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/GitProj1/src/shiftleft226bit.vhd
    Info (12022): Found design unit 1: shiftleft226bit-dataflow File: /home/ethanp1/ethanp1/GitProj1/src/shiftleft226bit.vhd Line: 30
    Info (12023): Found entity 1: shiftleft226bit File: /home/ethanp1/ethanp1/GitProj1/src/shiftleft226bit.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/GitProj1/src/tb_ALUcontrol.vhd
    Info (12022): Found design unit 1: tb_ALUcontrol-behavior File: /home/ethanp1/ethanp1/GitProj1/src/tb_ALUcontrol.vhd Line: 9
    Info (12023): Found entity 1: tb_ALUcontrol File: /home/ethanp1/ethanp1/GitProj1/src/tb_ALUcontrol.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/GitProj1/src/tb_controlUnit.vhd
    Info (12022): Found design unit 1: tb_controlUnit-behavior File: /home/ethanp1/ethanp1/GitProj1/src/tb_controlUnit.vhd Line: 9
    Info (12023): Found entity 1: tb_controlUnit File: /home/ethanp1/ethanp1/GitProj1/src/tb_controlUnit.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/GitProj1/src/xor32.vhd
    Info (12022): Found design unit 1: xor32-dataflow File: /home/ethanp1/ethanp1/GitProj1/src/xor32.vhd Line: 31
    Info (12023): Found entity 1: xor32 File: /home/ethanp1/ethanp1/GitProj1/src/xor32.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/GitProj1/src/xorg2.vhd
    Info (12022): Found design unit 1: xorg2-dataflow File: /home/ethanp1/ethanp1/GitProj1/src/xorg2.vhd Line: 31
    Info (12023): Found entity 1: xorg2 File: /home/ethanp1/ethanp1/GitProj1/src/xorg2.vhd Line: 23
Info (12127): Elaborating entity "MIPS_Processor" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(51): object "s_Halt" assigned a value but never read File: /home/ethanp1/ethanp1/GitProj1/src/MIPS_Processor.vhd Line: 51
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(54): object "s_Ovfl" assigned a value but never read File: /home/ethanp1/ethanp1/GitProj1/src/MIPS_Processor.vhd Line: 54
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(213): object "s_toNothing" assigned a value but never read File: /home/ethanp1/ethanp1/GitProj1/src/MIPS_Processor.vhd Line: 213
Warning (10541): VHDL Signal Declaration warning at MIPS_Processor.vhd(215): used implicit default value for signal "s_replOut" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/ethanp1/ethanp1/GitProj1/src/MIPS_Processor.vhd Line: 215
Info (12128): Elaborating entity "mem" for hierarchy "mem:IMem" File: /home/ethanp1/ethanp1/GitProj1/src/MIPS_Processor.vhd Line: 244
Info (12128): Elaborating entity "mux2t1_5" for hierarchy "mux2t1_5:InstrMux" File: /home/ethanp1/ethanp1/GitProj1/src/MIPS_Processor.vhd Line: 271
Info (12128): Elaborating entity "mux2t1" for hierarchy "mux2t1_5:InstrMux|mux2t1:\G_NBit_MUX:0:MUXI" File: /home/ethanp1/ethanp1/GitProj1/src/mux2t1_5.vhd Line: 43
Info (12128): Elaborating entity "invg" for hierarchy "mux2t1_5:InstrMux|mux2t1:\G_NBit_MUX:0:MUXI|invg:g_NotGate1" File: /home/ethanp1/ethanp1/GitProj1/src/mux2t1.vhd Line: 30
Info (12128): Elaborating entity "andg2" for hierarchy "mux2t1_5:InstrMux|mux2t1:\G_NBit_MUX:0:MUXI|andg2:g_AndGate1" File: /home/ethanp1/ethanp1/GitProj1/src/mux2t1.vhd Line: 33
Info (12128): Elaborating entity "org2" for hierarchy "mux2t1_5:InstrMux|mux2t1:\G_NBit_MUX:0:MUXI|org2:g_OrGate" File: /home/ethanp1/ethanp1/GitProj1/src/mux2t1.vhd Line: 41
Info (12128): Elaborating entity "PCReg" for hierarchy "PCReg:g_PC" File: /home/ethanp1/ethanp1/GitProj1/src/MIPS_Processor.vhd Line: 283
Info (12128): Elaborating entity "controlUnit" for hierarchy "controlUnit:control" File: /home/ethanp1/ethanp1/GitProj1/src/MIPS_Processor.vhd Line: 290
Warning (10631): VHDL Process Statement warning at controlUnit.vhd(26): inferring latch(es) for signal or variable "reg_dst", which holds its previous value in one or more paths through the process File: /home/ethanp1/ethanp1/GitProj1/src/controlUnit.vhd Line: 26
Warning (10631): VHDL Process Statement warning at controlUnit.vhd(26): inferring latch(es) for signal or variable "jump", which holds its previous value in one or more paths through the process File: /home/ethanp1/ethanp1/GitProj1/src/controlUnit.vhd Line: 26
Warning (10631): VHDL Process Statement warning at controlUnit.vhd(26): inferring latch(es) for signal or variable "jr", which holds its previous value in one or more paths through the process File: /home/ethanp1/ethanp1/GitProj1/src/controlUnit.vhd Line: 26
Warning (10631): VHDL Process Statement warning at controlUnit.vhd(26): inferring latch(es) for signal or variable "branch", which holds its previous value in one or more paths through the process File: /home/ethanp1/ethanp1/GitProj1/src/controlUnit.vhd Line: 26
Warning (10631): VHDL Process Statement warning at controlUnit.vhd(26): inferring latch(es) for signal or variable "memToReg", which holds its previous value in one or more paths through the process File: /home/ethanp1/ethanp1/GitProj1/src/controlUnit.vhd Line: 26
Warning (10631): VHDL Process Statement warning at controlUnit.vhd(26): inferring latch(es) for signal or variable "memWrite", which holds its previous value in one or more paths through the process File: /home/ethanp1/ethanp1/GitProj1/src/controlUnit.vhd Line: 26
Warning (10631): VHDL Process Statement warning at controlUnit.vhd(26): inferring latch(es) for signal or variable "ALUsrc", which holds its previous value in one or more paths through the process File: /home/ethanp1/ethanp1/GitProj1/src/controlUnit.vhd Line: 26
Warning (10631): VHDL Process Statement warning at controlUnit.vhd(26): inferring latch(es) for signal or variable "regWrite", which holds its previous value in one or more paths through the process File: /home/ethanp1/ethanp1/GitProj1/src/controlUnit.vhd Line: 26
Warning (10631): VHDL Process Statement warning at controlUnit.vhd(26): inferring latch(es) for signal or variable "signExtend", which holds its previous value in one or more paths through the process File: /home/ethanp1/ethanp1/GitProj1/src/controlUnit.vhd Line: 26
Warning (10631): VHDL Process Statement warning at controlUnit.vhd(26): inferring latch(es) for signal or variable "ALUOP", which holds its previous value in one or more paths through the process File: /home/ethanp1/ethanp1/GitProj1/src/controlUnit.vhd Line: 26
Warning (10631): VHDL Process Statement warning at controlUnit.vhd(26): inferring latch(es) for signal or variable "ImmType", which holds its previous value in one or more paths through the process File: /home/ethanp1/ethanp1/GitProj1/src/controlUnit.vhd Line: 26
Warning (10631): VHDL Process Statement warning at controlUnit.vhd(26): inferring latch(es) for signal or variable "jal", which holds its previous value in one or more paths through the process File: /home/ethanp1/ethanp1/GitProj1/src/controlUnit.vhd Line: 26
Info (10041): Inferred latch for "jal" at controlUnit.vhd(26) File: /home/ethanp1/ethanp1/GitProj1/src/controlUnit.vhd Line: 26
Info (10041): Inferred latch for "ImmType" at controlUnit.vhd(26) File: /home/ethanp1/ethanp1/GitProj1/src/controlUnit.vhd Line: 26
Info (10041): Inferred latch for "ALUOP[0]" at controlUnit.vhd(26) File: /home/ethanp1/ethanp1/GitProj1/src/controlUnit.vhd Line: 26
Info (10041): Inferred latch for "ALUOP[1]" at controlUnit.vhd(26) File: /home/ethanp1/ethanp1/GitProj1/src/controlUnit.vhd Line: 26
Info (10041): Inferred latch for "ALUOP[2]" at controlUnit.vhd(26) File: /home/ethanp1/ethanp1/GitProj1/src/controlUnit.vhd Line: 26
Info (10041): Inferred latch for "ALUOP[3]" at controlUnit.vhd(26) File: /home/ethanp1/ethanp1/GitProj1/src/controlUnit.vhd Line: 26
Info (10041): Inferred latch for "signExtend" at controlUnit.vhd(26) File: /home/ethanp1/ethanp1/GitProj1/src/controlUnit.vhd Line: 26
Info (10041): Inferred latch for "regWrite" at controlUnit.vhd(26) File: /home/ethanp1/ethanp1/GitProj1/src/controlUnit.vhd Line: 26
Info (10041): Inferred latch for "ALUsrc" at controlUnit.vhd(26) File: /home/ethanp1/ethanp1/GitProj1/src/controlUnit.vhd Line: 26
Info (10041): Inferred latch for "memWrite" at controlUnit.vhd(26) File: /home/ethanp1/ethanp1/GitProj1/src/controlUnit.vhd Line: 26
Info (10041): Inferred latch for "memToReg" at controlUnit.vhd(26) File: /home/ethanp1/ethanp1/GitProj1/src/controlUnit.vhd Line: 26
Info (10041): Inferred latch for "branch" at controlUnit.vhd(26) File: /home/ethanp1/ethanp1/GitProj1/src/controlUnit.vhd Line: 26
Info (10041): Inferred latch for "jr" at controlUnit.vhd(26) File: /home/ethanp1/ethanp1/GitProj1/src/controlUnit.vhd Line: 26
Info (10041): Inferred latch for "jump" at controlUnit.vhd(26) File: /home/ethanp1/ethanp1/GitProj1/src/controlUnit.vhd Line: 26
Info (10041): Inferred latch for "reg_dst" at controlUnit.vhd(26) File: /home/ethanp1/ethanp1/GitProj1/src/controlUnit.vhd Line: 26
Info (12128): Elaborating entity "ALUcontrol" for hierarchy "ALUcontrol:ALUcont" File: /home/ethanp1/ethanp1/GitProj1/src/MIPS_Processor.vhd Line: 307
Warning (10631): VHDL Process Statement warning at ALUcontrol.vhd(18): inferring latch(es) for signal or variable "ALUcontrolOut", which holds its previous value in one or more paths through the process File: /home/ethanp1/ethanp1/GitProj1/src/ALUcontrol.vhd Line: 18
Warning (10631): VHDL Process Statement warning at ALUcontrol.vhd(18): inferring latch(es) for signal or variable "shAmt", which holds its previous value in one or more paths through the process File: /home/ethanp1/ethanp1/GitProj1/src/ALUcontrol.vhd Line: 18
Warning (10631): VHDL Process Statement warning at ALUcontrol.vhd(18): inferring latch(es) for signal or variable "branchSelect", which holds its previous value in one or more paths through the process File: /home/ethanp1/ethanp1/GitProj1/src/ALUcontrol.vhd Line: 18
Info (10041): Inferred latch for "branchSelect" at ALUcontrol.vhd(18) File: /home/ethanp1/ethanp1/GitProj1/src/ALUcontrol.vhd Line: 18
Info (10041): Inferred latch for "shAmt[0]" at ALUcontrol.vhd(18) File: /home/ethanp1/ethanp1/GitProj1/src/ALUcontrol.vhd Line: 18
Info (10041): Inferred latch for "shAmt[1]" at ALUcontrol.vhd(18) File: /home/ethanp1/ethanp1/GitProj1/src/ALUcontrol.vhd Line: 18
Info (10041): Inferred latch for "shAmt[2]" at ALUcontrol.vhd(18) File: /home/ethanp1/ethanp1/GitProj1/src/ALUcontrol.vhd Line: 18
Info (10041): Inferred latch for "shAmt[3]" at ALUcontrol.vhd(18) File: /home/ethanp1/ethanp1/GitProj1/src/ALUcontrol.vhd Line: 18
Info (10041): Inferred latch for "shAmt[4]" at ALUcontrol.vhd(18) File: /home/ethanp1/ethanp1/GitProj1/src/ALUcontrol.vhd Line: 18
Info (10041): Inferred latch for "ALUcontrolOut[0]" at ALUcontrol.vhd(18) File: /home/ethanp1/ethanp1/GitProj1/src/ALUcontrol.vhd Line: 18
Info (10041): Inferred latch for "ALUcontrolOut[1]" at ALUcontrol.vhd(18) File: /home/ethanp1/ethanp1/GitProj1/src/ALUcontrol.vhd Line: 18
Info (10041): Inferred latch for "ALUcontrolOut[2]" at ALUcontrol.vhd(18) File: /home/ethanp1/ethanp1/GitProj1/src/ALUcontrol.vhd Line: 18
Info (10041): Inferred latch for "ALUcontrolOut[3]" at ALUcontrol.vhd(18) File: /home/ethanp1/ethanp1/GitProj1/src/ALUcontrol.vhd Line: 18
Info (12128): Elaborating entity "RegisterFile" for hierarchy "RegisterFile:RegFile" File: /home/ethanp1/ethanp1/GitProj1/src/MIPS_Processor.vhd Line: 316
Info (12128): Elaborating entity "decoder32bit" for hierarchy "RegisterFile:RegFile|decoder32bit:write_decoder" File: /home/ethanp1/ethanp1/GitProj1/src/RegisterFile.vhd Line: 45
Info (12128): Elaborating entity "dffg_NBit" for hierarchy "RegisterFile:RegFile|dffg_NBit:Register0" File: /home/ethanp1/ethanp1/GitProj1/src/RegisterFile.vhd Line: 49
Info (12128): Elaborating entity "mux32bit32to1" for hierarchy "RegisterFile:RegFile|mux32bit32to1:Mux1" File: /home/ethanp1/ethanp1/GitProj1/src/RegisterFile.vhd Line: 62
Info (12128): Elaborating entity "mux2t1_N" for hierarchy "mux2t1_N:ALUmux" File: /home/ethanp1/ethanp1/GitProj1/src/MIPS_Processor.vhd Line: 328
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:MainALU" File: /home/ethanp1/ethanp1/GitProj1/src/MIPS_Processor.vhd Line: 335
Info (12128): Elaborating entity "AddSub" for hierarchy "ALU:MainALU|AddSub:AdderSubtractor" File: /home/ethanp1/ethanp1/GitProj1/src/ALU.vhd Line: 100
Info (12128): Elaborating entity "adder_n" for hierarchy "ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD" File: /home/ethanp1/ethanp1/GitProj1/src/AddSub.vhd Line: 73
Info (12128): Elaborating entity "adder" for hierarchy "ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:ADD1" File: /home/ethanp1/ethanp1/GitProj1/src/adder_n.vhd Line: 47
Info (12128): Elaborating entity "xorg2" for hierarchy "ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:ADD1|xorg2:Xor0" File: /home/ethanp1/ethanp1/GitProj1/src/adder.vhd Line: 65
Info (12128): Elaborating entity "OnesComp" for hierarchy "ALU:MainALU|AddSub:AdderSubtractor|OnesComp:OnesComper" File: /home/ethanp1/ethanp1/GitProj1/src/AddSub.vhd Line: 81
Info (12128): Elaborating entity "mux2t1_N" for hierarchy "ALU:MainALU|AddSub:AdderSubtractor|mux2t1_N:mux" File: /home/ethanp1/ethanp1/GitProj1/src/AddSub.vhd Line: 85
Info (12128): Elaborating entity "and32" for hierarchy "ALU:MainALU|and32:andOP" File: /home/ethanp1/ethanp1/GitProj1/src/ALU.vhd Line: 109
Info (12128): Elaborating entity "or32" for hierarchy "ALU:MainALU|or32:orOP" File: /home/ethanp1/ethanp1/GitProj1/src/ALU.vhd Line: 115
Info (12128): Elaborating entity "xor32" for hierarchy "ALU:MainALU|xor32:xorOp" File: /home/ethanp1/ethanp1/GitProj1/src/ALU.vhd Line: 121
Info (12128): Elaborating entity "nor32" for hierarchy "ALU:MainALU|nor32:norOp" File: /home/ethanp1/ethanp1/GitProj1/src/ALU.vhd Line: 127
Info (12128): Elaborating entity "repl" for hierarchy "ALU:MainALU|repl:replicator" File: /home/ethanp1/ethanp1/GitProj1/src/ALU.vhd Line: 133
Info (12128): Elaborating entity "shifter" for hierarchy "ALU:MainALU|shifter:shift" File: /home/ethanp1/ethanp1/GitProj1/src/ALU.vhd Line: 138
Info (12128): Elaborating entity "nor32t1" for hierarchy "ALU:MainALU|nor32t1:nor_branch" File: /home/ethanp1/ethanp1/GitProj1/src/ALU.vhd Line: 156
Info (12128): Elaborating entity "mux32_16t1" for hierarchy "ALU:MainALU|mux32_16t1:mux_control" File: /home/ethanp1/ethanp1/GitProj1/src/ALU.vhd Line: 173
Info (12128): Elaborating entity "SignExtender" for hierarchy "SignExtender:signExtend" File: /home/ethanp1/ethanp1/GitProj1/src/MIPS_Processor.vhd Line: 353
Info (12128): Elaborating entity "IF_ID" for hierarchy "IF_ID:FetchDecode" File: /home/ethanp1/ethanp1/GitProj1/src/MIPS_Processor.vhd Line: 387
Warning (10541): VHDL Signal Declaration warning at IF_ID.vhd(26): used implicit default value for signal "overflowJALAdd" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/ethanp1/ethanp1/GitProj1/src/IF_ID.vhd Line: 26
Info (12128): Elaborating entity "ripplecarryadd_N" for hierarchy "IF_ID:FetchDecode|ripplecarryadd_N:g_PCADDER" File: /home/ethanp1/ethanp1/GitProj1/src/IF_ID.vhd Line: 96
Info (12128): Elaborating entity "fulladder" for hierarchy "IF_ID:FetchDecode|ripplecarryadd_N:g_PCADDER|fulladder:ADDER1" File: /home/ethanp1/ethanp1/GitProj1/src/ripplecarryadd_N.vhd Line: 47
Info (12128): Elaborating entity "shiftleft2" for hierarchy "IF_ID:FetchDecode|shiftleft2:g_SHIFTL2" File: /home/ethanp1/ethanp1/GitProj1/src/IF_ID.vhd Line: 112
Info (12128): Elaborating entity "shiftleft226bit" for hierarchy "IF_ID:FetchDecode|shiftleft226bit:shiftL26bit" File: /home/ethanp1/ethanp1/GitProj1/src/IF_ID.vhd Line: 158
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276007): RAM logic "mem:IMem|ram" is uninferred due to asynchronous read logic File: /home/ethanp1/ethanp1/GitProj1/src/mem.vhd Line: 35
    Info (276007): RAM logic "mem:DMem|ram" is uninferred due to asynchronous read logic File: /home/ethanp1/ethanp1/GitProj1/src/mem.vhd Line: 35
Warning (276002): Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch ALUcontrol:ALUcont|ALUcontrolOut[2] has unsafe behavior File: /home/ethanp1/ethanp1/GitProj1/src/ALUcontrol.vhd Line: 18
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controlUnit:control|ALUOP[0] File: /home/ethanp1/ethanp1/GitProj1/src/controlUnit.vhd Line: 26
Warning (13012): Latch ALUcontrol:ALUcont|ALUcontrolOut[3] has unsafe behavior File: /home/ethanp1/ethanp1/GitProj1/src/ALUcontrol.vhd Line: 18
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controlUnit:control|ALUOP[0] File: /home/ethanp1/ethanp1/GitProj1/src/controlUnit.vhd Line: 26
Warning (13012): Latch ALUcontrol:ALUcont|ALUcontrolOut[0] has unsafe behavior File: /home/ethanp1/ethanp1/GitProj1/src/ALUcontrol.vhd Line: 18
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controlUnit:control|ALUOP[0] File: /home/ethanp1/ethanp1/GitProj1/src/controlUnit.vhd Line: 26
Warning (13012): Latch ALUcontrol:ALUcont|ALUcontrolOut[1] has unsafe behavior File: /home/ethanp1/ethanp1/GitProj1/src/ALUcontrol.vhd Line: 18
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controlUnit:control|ALUOP[2] File: /home/ethanp1/ethanp1/GitProj1/src/controlUnit.vhd Line: 26
Warning (13012): Latch ALUcontrol:ALUcont|shAmt[0] has unsafe behavior File: /home/ethanp1/ethanp1/GitProj1/src/ALUcontrol.vhd Line: 18
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PCReg:g_PC|s_Q[11] File: /home/ethanp1/ethanp1/GitProj1/src/PCReg.vhd Line: 53
Warning (13012): Latch ALUcontrol:ALUcont|shAmt[1] has unsafe behavior File: /home/ethanp1/ethanp1/GitProj1/src/ALUcontrol.vhd Line: 18
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PCReg:g_PC|s_Q[10] File: /home/ethanp1/ethanp1/GitProj1/src/PCReg.vhd Line: 53
Warning (13012): Latch ALUcontrol:ALUcont|shAmt[2] has unsafe behavior File: /home/ethanp1/ethanp1/GitProj1/src/ALUcontrol.vhd Line: 18
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PCReg:g_PC|s_Q[11] File: /home/ethanp1/ethanp1/GitProj1/src/PCReg.vhd Line: 53
Warning (13012): Latch ALUcontrol:ALUcont|shAmt[3] has unsafe behavior File: /home/ethanp1/ethanp1/GitProj1/src/ALUcontrol.vhd Line: 18
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PCReg:g_PC|s_Q[10] File: /home/ethanp1/ethanp1/GitProj1/src/PCReg.vhd Line: 53
Warning (13012): Latch ALUcontrol:ALUcont|shAmt[4] has unsafe behavior File: /home/ethanp1/ethanp1/GitProj1/src/ALUcontrol.vhd Line: 18
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PCReg:g_PC|s_Q[11] File: /home/ethanp1/ethanp1/GitProj1/src/PCReg.vhd Line: 53
Info (13000): Registers with preset signals will power-up high File: /home/ethanp1/ethanp1/GitProj1/src/PCReg.vhd Line: 53
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 22 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "iInstAddr[0]" File: /home/ethanp1/ethanp1/GitProj1/src/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[1]" File: /home/ethanp1/ethanp1/GitProj1/src/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[12]" File: /home/ethanp1/ethanp1/GitProj1/src/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[13]" File: /home/ethanp1/ethanp1/GitProj1/src/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[14]" File: /home/ethanp1/ethanp1/GitProj1/src/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[15]" File: /home/ethanp1/ethanp1/GitProj1/src/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[16]" File: /home/ethanp1/ethanp1/GitProj1/src/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[17]" File: /home/ethanp1/ethanp1/GitProj1/src/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[18]" File: /home/ethanp1/ethanp1/GitProj1/src/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[19]" File: /home/ethanp1/ethanp1/GitProj1/src/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[20]" File: /home/ethanp1/ethanp1/GitProj1/src/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[21]" File: /home/ethanp1/ethanp1/GitProj1/src/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[22]" File: /home/ethanp1/ethanp1/GitProj1/src/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[23]" File: /home/ethanp1/ethanp1/GitProj1/src/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[24]" File: /home/ethanp1/ethanp1/GitProj1/src/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[25]" File: /home/ethanp1/ethanp1/GitProj1/src/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[26]" File: /home/ethanp1/ethanp1/GitProj1/src/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[27]" File: /home/ethanp1/ethanp1/GitProj1/src/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[28]" File: /home/ethanp1/ethanp1/GitProj1/src/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[29]" File: /home/ethanp1/ethanp1/GitProj1/src/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[30]" File: /home/ethanp1/ethanp1/GitProj1/src/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[31]" File: /home/ethanp1/ethanp1/GitProj1/src/MIPS_Processor.vhd Line: 25
Info (21057): Implemented 114699 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 67 input pins
    Info (21059): Implemented 32 output pins
    Info (21061): Implemented 114600 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 64 warnings
    Info: Peak virtual memory: 1072 megabytes
    Info: Processing ended: Sun Nov  7 21:07:09 2021
    Info: Elapsed time: 00:03:14
    Info: Total CPU time (on all processors): 00:03:24


