/*******************************************************************************
Copyright (c) 2022 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.

Portions of Raptor Design Suite are utilized under the following third-party copyright notices:

Parallax Static Timing Analyzer Copyright (c) 2021, Parallax Software, Inc. All rights reserved.
*********************************************************************************/

Version  : 2023.10
Build    : 0.8.48
Hash     : 4eb3ceb
Date     : Oct 28 2023
Type     : Engineering
Log Time   : Tue Oct 31 07:29:25 2023 GMT
/*******************************************************************************
Copyright (c) 2022 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.

Portions of Raptor Design Suite are utilized under the following third-party copyright notices:

Parallax Static Timing Analyzer Copyright (c) 2021, Parallax Software, Inc. All rights reserved.
*********************************************************************************/

Version  : 2023.10
Build    : 0.8.48
Hash     : 4eb3ceb
Date     : Oct 28 2023
Type     : Engineering
Log Time   : Tue Oct 31 07:29:25 2023 GMT

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.18+10 (git sha1 38b76d034, gcc 11.2.1 -fPIC -Os)


-- Executing script file `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/test3/Compiler_Validation/RTL_testcases/IP_Catalog_Designs/axi_fifo_default/jira/axi_fifo_wrapper/run_1/synth_1_1/analysis/axi_fifo_wrapper_analyzer.cmd' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/10_28_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/10_28_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY_CHAIN'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\RS_DSP'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_TDP36K'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ../../../.././axi_fifo_wrapper/axi_fifo_wrapper.IPs/rapidsilicon/ip/axi_fifo/v1_0/axi_fifo_wrapper/src/axi_fifo_rd.v
Parsing Verilog input from `../../../.././axi_fifo_wrapper/axi_fifo_wrapper.IPs/rapidsilicon/ip/axi_fifo/v1_0/axi_fifo_wrapper/src/axi_fifo_rd.v' to AST representation.
Generating RTLIL representation for module `\axi_fifo_rd'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ../../../.././axi_fifo_wrapper/axi_fifo_wrapper.IPs/rapidsilicon/ip/axi_fifo/v1_0/axi_fifo_wrapper/src/axi_fifo_wr.v
Parsing Verilog input from `../../../.././axi_fifo_wrapper/axi_fifo_wrapper.IPs/rapidsilicon/ip/axi_fifo/v1_0/axi_fifo_wrapper/src/axi_fifo_wr.v' to AST representation.
Generating RTLIL representation for module `\axi_fifo_wr'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: ../../../.././axi_fifo_wrapper/axi_fifo_wrapper.IPs/rapidsilicon/ip/axi_fifo/v1_0/axi_fifo_wrapper/src/axi_fifo.v
Parsing Verilog input from `../../../.././axi_fifo_wrapper/axi_fifo_wrapper.IPs/rapidsilicon/ip/axi_fifo/v1_0/axi_fifo_wrapper/src/axi_fifo.v' to AST representation.
Generating RTLIL representation for module `\axi_fifo'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/test3/Compiler_Validation/RTL_testcases/IP_Catalog_Designs/axi_fifo_default/jira/./axi_fifo_wrapper/axi_fifo_wrapper.IPs/rapidsilicon/ip/axi_fifo/v1_0/axi_fifo_wrapper/src/axi_fifo_wrapper.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/test3/Compiler_Validation/RTL_testcases/IP_Catalog_Designs/axi_fifo_default/jira/./axi_fifo_wrapper/axi_fifo_wrapper.IPs/rapidsilicon/ip/axi_fifo/v1_0/axi_fifo_wrapper/src/axi_fifo_wrapper.v' to AST representation.
Generating RTLIL representation for module `\axi_fifo_wrapper'.
Successfully finished Verilog frontend.

-- Running command `hierarchy -top axi_fifo_wrapper' --

6. Executing HIERARCHY pass (managing design hierarchy).

6.1. Analyzing design hierarchy..
Top module:  \axi_fifo_wrapper
Used module:     \axi_fifo
Used module:         \axi_fifo_rd
Used module:         \axi_fifo_wr
Parameter \DATA_WIDTH = 32
Parameter \ADDR_WIDTH = 32
Parameter \STRB_WIDTH = 4
Parameter \ID_WIDTH = 8
Parameter \ARUSER_ENABLE = 0
Parameter \ARUSER_WIDTH = 1
Parameter \RUSER_ENABLE = 0
Parameter \RUSER_WIDTH = 1
Parameter \FIFO_DEPTH = 32
Parameter \FIFO_DELAY = 0

6.2. Executing AST frontend in derive mode using pre-parsed AST for module `\axi_fifo_rd'.
Parameter \DATA_WIDTH = 32
Parameter \ADDR_WIDTH = 32
Parameter \STRB_WIDTH = 4
Parameter \ID_WIDTH = 8
Parameter \ARUSER_ENABLE = 0
Parameter \ARUSER_WIDTH = 1
Parameter \RUSER_ENABLE = 0
Parameter \RUSER_WIDTH = 1
Parameter \FIFO_DEPTH = 32
Parameter \FIFO_DELAY = 0
Generating RTLIL representation for module `$paramod$a943b01b93a186eb9f4bf949469cbf3c3672580e\axi_fifo_rd'.
Parameter \DATA_WIDTH = 32
Parameter \ADDR_WIDTH = 32
Parameter \STRB_WIDTH = 4
Parameter \ID_WIDTH = 8
Parameter \AWUSER_ENABLE = 0
Parameter \AWUSER_WIDTH = 1
Parameter \WUSER_ENABLE = 0
Parameter \WUSER_WIDTH = 1
Parameter \BUSER_ENABLE = 0
Parameter \BUSER_WIDTH = 1
Parameter \FIFO_DEPTH = 32
Parameter \FIFO_DELAY = 0

6.3. Executing AST frontend in derive mode using pre-parsed AST for module `\axi_fifo_wr'.
Parameter \DATA_WIDTH = 32
Parameter \ADDR_WIDTH = 32
Parameter \STRB_WIDTH = 4
Parameter \ID_WIDTH = 8
Parameter \AWUSER_ENABLE = 0
Parameter \AWUSER_WIDTH = 1
Parameter \WUSER_ENABLE = 0
Parameter \WUSER_WIDTH = 1
Parameter \BUSER_ENABLE = 0
Parameter \BUSER_WIDTH = 1
Parameter \FIFO_DEPTH = 32
Parameter \FIFO_DELAY = 0
Generating RTLIL representation for module `$paramod$774704f3179ed5de9f430af9c5d0cc08dcff092c\axi_fifo_wr'.
Parameter \IP_TYPE = 64'0100000101011000010010010101111101000110010010010100011001001111
Parameter \IP_VERSION = 1
Parameter \IP_ID = 66717529
Parameter \DATA_WIDTH = 32
Parameter \ADDR_WIDTH = 32
Parameter \ID_WIDTH = 1
Parameter \AWUSER_ENABLE = 1'0
Parameter \AWUSER_WIDTH = 1
Parameter \WUSER_ENABLE = 1'0
Parameter \WUSER_WIDTH = 1
Parameter \BUSER_ENABLE = 1'0
Parameter \BUSER_WIDTH = 1
Parameter \ARUSER_ENABLE = 1'0
Parameter \ARUSER_WIDTH = 1
Parameter \RUSER_ENABLE = 1'0
Parameter \RUSER_WIDTH = 1
Parameter \WRITE_FIFO_DEPTH = 0
Parameter \READ_FIFO_DEPTH = 0
Parameter \WRITE_FIFO_DELAY = 1'0
Parameter \READ_FIFO_DELAY = 1'0

6.4. Executing AST frontend in derive mode using pre-parsed AST for module `\axi_fifo'.
Parameter \IP_TYPE = 64'0100000101011000010010010101111101000110010010010100011001001111
Parameter \IP_VERSION = 1
Parameter \IP_ID = 66717529
Parameter \DATA_WIDTH = 32
Parameter \ADDR_WIDTH = 32
Parameter \ID_WIDTH = 1
Parameter \AWUSER_ENABLE = 1'0
Parameter \AWUSER_WIDTH = 1
Parameter \WUSER_ENABLE = 1'0
Parameter \WUSER_WIDTH = 1
Parameter \BUSER_ENABLE = 1'0
Parameter \BUSER_WIDTH = 1
Parameter \ARUSER_ENABLE = 1'0
Parameter \ARUSER_WIDTH = 1
Parameter \RUSER_ENABLE = 1'0
Parameter \RUSER_WIDTH = 1
Parameter \WRITE_FIFO_DEPTH = 0
Parameter \READ_FIFO_DEPTH = 0
Parameter \WRITE_FIFO_DELAY = 1'0
Parameter \READ_FIFO_DELAY = 1'0
Generating RTLIL representation for module `$paramod$e80d58c5cd8b34877f6ddfbd9433e8f14737171f\axi_fifo'.

6.5. Analyzing design hierarchy..
Top module:  \axi_fifo_wrapper
Used module:     $paramod$e80d58c5cd8b34877f6ddfbd9433e8f14737171f\axi_fifo
Used module:         \axi_fifo_rd
Used module:         \axi_fifo_wr
Parameter \DATA_WIDTH = 32
Parameter \ADDR_WIDTH = 32
Parameter \STRB_WIDTH = 4
Parameter \ID_WIDTH = 1
Parameter \ARUSER_ENABLE = 1'0
Parameter \ARUSER_WIDTH = 1
Parameter \RUSER_ENABLE = 1'0
Parameter \RUSER_WIDTH = 1
Parameter \FIFO_DEPTH = 0
Parameter \FIFO_DELAY = 1'0

6.6. Executing AST frontend in derive mode using pre-parsed AST for module `\axi_fifo_rd'.
Parameter \DATA_WIDTH = 32
Parameter \ADDR_WIDTH = 32
Parameter \STRB_WIDTH = 4
Parameter \ID_WIDTH = 1
Parameter \ARUSER_ENABLE = 1'0
Parameter \ARUSER_WIDTH = 1
Parameter \RUSER_ENABLE = 1'0
Parameter \RUSER_WIDTH = 1
Parameter \FIFO_DEPTH = 0
Parameter \FIFO_DELAY = 1'0
Generating RTLIL representation for module `$paramod$a1257e130016695b86588624b734ae8884715360\axi_fifo_rd'.
../../../.././axi_fifo_wrapper/axi_fifo_wrapper.IPs/rapidsilicon/ip/axi_fifo/v1_0/axi_fifo_wrapper/src/axi_fifo_rd.v:135: Warning: Range [0:-1] select out of bounds on signal `\wr_ptr_reg': Setting 1 LSB bits to undef.
../../../.././axi_fifo_wrapper/axi_fifo_wrapper.IPs/rapidsilicon/ip/axi_fifo/v1_0/axi_fifo_wrapper/src/axi_fifo_rd.v:135: Warning: Range [0:-1] select out of bounds on signal `\rd_ptr_reg': Setting 1 LSB bits to undef.
../../../.././axi_fifo_wrapper/axi_fifo_wrapper.IPs/rapidsilicon/ip/axi_fifo/v1_0/axi_fifo_wrapper/src/axi_fifo_rd.v:341: Warning: Range [0:-1] select out of bounds on signal `\wr_addr_reg': Setting 1 LSB bits to undef.
../../../.././axi_fifo_wrapper/axi_fifo_wrapper.IPs/rapidsilicon/ip/axi_fifo/v1_0/axi_fifo_wrapper/src/axi_fifo_rd.v:378: Warning: Range [0:-1] select out of bounds on signal `\rd_addr_reg': Setting 1 LSB bits to undef.
Parameter \DATA_WIDTH = 32
Parameter \ADDR_WIDTH = 32
Parameter \STRB_WIDTH = 4
Parameter \ID_WIDTH = 1
Parameter \AWUSER_ENABLE = 1'0
Parameter \AWUSER_WIDTH = 1
Parameter \WUSER_ENABLE = 1'0
Parameter \WUSER_WIDTH = 1
Parameter \BUSER_ENABLE = 1'0
Parameter \BUSER_WIDTH = 1
Parameter \FIFO_DEPTH = 0
Parameter \FIFO_DELAY = 1'0

6.7. Executing AST frontend in derive mode using pre-parsed AST for module `\axi_fifo_wr'.
Parameter \DATA_WIDTH = 32
Parameter \ADDR_WIDTH = 32
Parameter \STRB_WIDTH = 4
Parameter \ID_WIDTH = 1
Parameter \AWUSER_ENABLE = 1'0
Parameter \AWUSER_WIDTH = 1
Parameter \WUSER_ENABLE = 1'0
Parameter \WUSER_WIDTH = 1
Parameter \BUSER_ENABLE = 1'0
Parameter \BUSER_WIDTH = 1
Parameter \FIFO_DEPTH = 0
Parameter \FIFO_DELAY = 1'0
Generating RTLIL representation for module `$paramod$1e954b348b90ecda0e4e71f10e97314f965d7e9d\axi_fifo_wr'.
../../../.././axi_fifo_wrapper/axi_fifo_wrapper.IPs/rapidsilicon/ip/axi_fifo/v1_0/axi_fifo_wrapper/src/axi_fifo_wr.v:146: Warning: Range [0:-1] select out of bounds on signal `\wr_ptr_reg': Setting 1 LSB bits to undef.
../../../.././axi_fifo_wrapper/axi_fifo_wrapper.IPs/rapidsilicon/ip/axi_fifo/v1_0/axi_fifo_wrapper/src/axi_fifo_wr.v:146: Warning: Range [0:-1] select out of bounds on signal `\rd_ptr_reg': Setting 1 LSB bits to undef.
../../../.././axi_fifo_wrapper/axi_fifo_wrapper.IPs/rapidsilicon/ip/axi_fifo/v1_0/axi_fifo_wrapper/src/axi_fifo_wr.v:381: Warning: Range [0:-1] select out of bounds on signal `\wr_addr_reg': Setting 1 LSB bits to undef.
../../../.././axi_fifo_wrapper/axi_fifo_wrapper.IPs/rapidsilicon/ip/axi_fifo/v1_0/axi_fifo_wrapper/src/axi_fifo_wr.v:418: Warning: Range [0:-1] select out of bounds on signal `\rd_addr_reg': Setting 1 LSB bits to undef.

6.8. Analyzing design hierarchy..
Top module:  \axi_fifo_wrapper
Used module:     $paramod$e80d58c5cd8b34877f6ddfbd9433e8f14737171f\axi_fifo
Used module:         $paramod$a1257e130016695b86588624b734ae8884715360\axi_fifo_rd
Used module:         $paramod$1e954b348b90ecda0e4e71f10e97314f965d7e9d\axi_fifo_wr

6.9. Analyzing design hierarchy..
Top module:  \axi_fifo_wrapper
Used module:     $paramod$e80d58c5cd8b34877f6ddfbd9433e8f14737171f\axi_fifo
Used module:         $paramod$a1257e130016695b86588624b734ae8884715360\axi_fifo_rd
Used module:         $paramod$1e954b348b90ecda0e4e71f10e97314f965d7e9d\axi_fifo_wr
Removing unused module `$paramod$774704f3179ed5de9f430af9c5d0cc08dcff092c\axi_fifo_wr'.
Removing unused module `$paramod$a943b01b93a186eb9f4bf949469cbf3c3672580e\axi_fifo_rd'.
Removing unused module `\axi_fifo'.
Removing unused module `\axi_fifo_wr'.
Removing unused module `\axi_fifo_rd'.
Removed 5 unused modules.

Dumping file hier_info.json ...
 Process module "$paramod$1e954b348b90ecda0e4e71f10e97314f965d7e9d\\axi_fifo_wr"
 Process module "$paramod$a1257e130016695b86588624b734ae8884715360\\axi_fifo_rd"
 Process module "$paramod$e80d58c5cd8b34877f6ddfbd9433e8f14737171f\\axi_fifo"
Dumping file port_info.json ...

Warnings: 4 unique messages, 8 total
End of script. Logfile hash: 6154befdac, CPU: user 0.13s system 0.02s, MEM: 12.81 MB peak
Yosys 0.18+10 (git sha1 38b76d034, gcc 11.2.1 -fPIC -Os)
Time spent: 62% 10x read_verilog (0 sec), 32% 1x hierarchy (0 sec), ...
