{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1628505538690 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1628505538736 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 09 11:38:58 2021 " "Processing started: Mon Aug 09 11:38:58 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1628505538736 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628505538736 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3_5 -c lab3_5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3_5 -c lab3_5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628505538736 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1628505541345 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1628505541345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neg_reset_key.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neg_reset_key.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Neg_Reset_key-Behavioral " "Found design unit 1: Neg_Reset_key-Behavioral" {  } { { "Neg_Reset_key.vhd" "" { Text "C:/intelFPGA_lite/lab3_5/Neg_Reset_key.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628505597974 ""} { "Info" "ISGN_ENTITY_NAME" "1 Neg_Reset_key " "Found entity 1: Neg_Reset_key" {  } { { "Neg_Reset_key.vhd" "" { Text "C:/intelFPGA_lite/lab3_5/Neg_Reset_key.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628505597974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628505597974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex7segment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hex7segment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Hex7Segment-Behavioral " "Found design unit 1: Hex7Segment-Behavioral" {  } { { "Hex7Segment.vhd" "" { Text "C:/intelFPGA_lite/lab3_5/Hex7Segment.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628505597991 ""} { "Info" "ISGN_ENTITY_NAME" "1 Hex7Segment " "Found entity 1: Hex7Segment" {  } { { "Hex7Segment.vhd" "" { Text "C:/intelFPGA_lite/lab3_5/Hex7Segment.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628505597991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628505597991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab3_5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab3_5-Behavioral " "Found design unit 1: lab3_5-Behavioral" {  } { { "lab3_5.vhd" "" { Text "C:/intelFPGA_lite/lab3_5/lab3_5.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628505598010 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab3_5 " "Found entity 1: lab3_5" {  } { { "lab3_5.vhd" "" { Text "C:/intelFPGA_lite/lab3_5/lab3_5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628505598010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628505598010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Full_Adder-Behavioral " "Found design unit 1: Full_Adder-Behavioral" {  } { { "Full_Adder.vhd" "" { Text "C:/intelFPGA_lite/lab3_5/Full_Adder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628505598030 ""} { "Info" "ISGN_ENTITY_NAME" "1 Full_Adder " "Found entity 1: Full_Adder" {  } { { "Full_Adder.vhd" "" { Text "C:/intelFPGA_lite/lab3_5/Full_Adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628505598030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628505598030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full8adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full8adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Full8Adder-Behavioral " "Found design unit 1: Full8Adder-Behavioral" {  } { { "Full8Adder.vhd" "" { Text "C:/intelFPGA_lite/lab3_5/Full8Adder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628505598062 ""} { "Info" "ISGN_ENTITY_NAME" "1 Full8Adder " "Found entity 1: Full8Adder" {  } { { "Full8Adder.vhd" "" { Text "C:/intelFPGA_lite/lab3_5/Full8Adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628505598062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628505598062 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab3_5 " "Elaborating entity \"lab3_5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1628505598252 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[7..1\] lab3_5.vhd(8) " "Using initial value X (don't care) for net \"LEDR\[7..1\]\" at lab3_5.vhd(8)" {  } { { "lab3_5.vhd" "" { Text "C:/intelFPGA_lite/lab3_5/lab3_5.vhd" 8 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628505599223 "|lab3_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Neg_Reset_key Neg_Reset_key:bit0 " "Elaborating entity \"Neg_Reset_key\" for hierarchy \"Neg_Reset_key:bit0\"" {  } { { "lab3_5.vhd" "bit0" { Text "C:/intelFPGA_lite/lab3_5/lab3_5.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628505602546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hex7Segment Hex7Segment:disp4 " "Elaborating entity \"Hex7Segment\" for hierarchy \"Hex7Segment:disp4\"" {  } { { "lab3_5.vhd" "disp4" { Text "C:/intelFPGA_lite/lab3_5/lab3_5.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628505602938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Full8Adder Full8Adder:F8A " "Elaborating entity \"Full8Adder\" for hierarchy \"Full8Adder:F8A\"" {  } { { "lab3_5.vhd" "F8A" { Text "C:/intelFPGA_lite/lab3_5/lab3_5.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628505603105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Full_Adder Full8Adder:F8A\|Full_Adder:FA0 " "Elaborating entity \"Full_Adder\" for hierarchy \"Full8Adder:F8A\|Full_Adder:FA0\"" {  } { { "Full8Adder.vhd" "FA0" { Text "C:/intelFPGA_lite/lab3_5/Full8Adder.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628505603149 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "lab3_5.vhd" "" { Text "C:/intelFPGA_lite/lab3_5/lab3_5.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628505613927 "|lab3_5|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "lab3_5.vhd" "" { Text "C:/intelFPGA_lite/lab3_5/lab3_5.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628505613927 "|lab3_5|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "lab3_5.vhd" "" { Text "C:/intelFPGA_lite/lab3_5/lab3_5.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628505613927 "|lab3_5|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "lab3_5.vhd" "" { Text "C:/intelFPGA_lite/lab3_5/lab3_5.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628505613927 "|lab3_5|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "lab3_5.vhd" "" { Text "C:/intelFPGA_lite/lab3_5/lab3_5.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628505613927 "|lab3_5|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "lab3_5.vhd" "" { Text "C:/intelFPGA_lite/lab3_5/lab3_5.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628505613927 "|lab3_5|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "lab3_5.vhd" "" { Text "C:/intelFPGA_lite/lab3_5/lab3_5.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628505613927 "|lab3_5|LEDR[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1628505613927 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1628505614420 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1628505622620 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628505622620 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "119 " "Implemented 119 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1628505626235 ""} { "Info" "ICUT_CUT_TM_OPINS" "50 " "Implemented 50 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1628505626235 ""} { "Info" "ICUT_CUT_TM_LCELLS" "59 " "Implemented 59 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1628505626235 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1628505626235 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4787 " "Peak virtual memory: 4787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1628505626313 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 09 11:40:26 2021 " "Processing ended: Mon Aug 09 11:40:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1628505626313 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:28 " "Elapsed time: 00:01:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1628505626313 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:11 " "Total CPU time (on all processors): 00:01:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1628505626313 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1628505626313 ""}
