#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sun Feb  2 11:56:23 2025
# Process ID         : 11424
# Current directory  : C:/Projects/Vivado/Aging/vivado_project/aging-study
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent32700 C:\Projects\Vivado\Aging\vivado_project\aging-study\aging-study.xpr
# Log file           : C:/Projects/Vivado/Aging/vivado_project/aging-study/vivado.log
# Journal file       : C:/Projects/Vivado/Aging/vivado_project/aging-study\vivado.jou
# Running On         : LucasNogueira
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 13th Gen Intel(R) Core(TM) i7-13700H
# CPU Frequency      : 2918 MHz
# CPU Physical cores : 14
# CPU Logical cores  : 20
# Host memory        : 16890 MB
# Swap memory        : 23622 MB
# Total Virtual      : 40512 MB
# Available Virtual  : 23300 MB
#-----------------------------------------------------------
start_gui
open_project C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.xpr
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
upgrade_ip [get_ips  design_1_clk_wiz_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_clk_wiz_0_0] -no_script -sync -force -quiet
update_module_reference [get_ips  {design_1_uart_tx_0_0 design_1_not_series_0_0 design_1_Dff_0_0 design_1_DisplayController_0_0 design_1_temp_catcher_0_0 design_1_BinToBCD_0_0 design_1_sensor_stream_0_0 design_1_modern_sensible_0_0}]
generate_target all [get_files  C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_clk_wiz_0_0] }
export_ip_user_files -of_objects [get_files C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_BinToBCD_0_0_synth_1 design_1_Dff_0_0_synth_1 design_1_DisplayController_0_0_synth_1 design_1_clk_wiz_0_0_synth_1 design_1_modern_sensible_0_0_synth_1 design_1_not_series_0_0_synth_1 design_1_sensor_stream_0_0_synth_1 design_1_temp_catcher_0_0_synth_1 design_1_uart_tx_0_0_synth_1 -jobs 20
wait_on_run design_1_BinToBCD_0_0_synth_1
wait_on_run design_1_Dff_0_0_synth_1
wait_on_run design_1_DisplayController_0_0_synth_1
wait_on_run design_1_clk_wiz_0_0_synth_1
wait_on_run design_1_modern_sensible_0_0_synth_1
wait_on_run design_1_not_series_0_0_synth_1
wait_on_run design_1_sensor_stream_0_0_synth_1
wait_on_run design_1_temp_catcher_0_0_synth_1
wait_on_run design_1_uart_tx_0_0_synth_1
export_simulation -lib_map_path [list {modelsim=C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.cache/compile_simlib/modelsim} {questa=C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.cache/compile_simlib/questa} {riviera=C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.cache/compile_simlib/riviera} {activehdl=C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.cache/compile_simlib/activehdl}] -of_objects [get_files C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.ip_user_files -ipstatic_source_dir C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
open_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 1569325056 -input_pins -routable_nets -name timing_1
startgroup 
set_property is_bel_fixed true [get_cells [list {design_1_i/not_series_0/inst/genblk1[1].INV} {design_1_i/not_series_0/inst/genblk1[4].INV} {design_1_i/not_series_0/inst/genblk1[11].INV} {design_1_i/not_series_0/inst/genblk1[0].INV} {design_1_i/not_series_0/inst/genblk1[6].INV} {design_1_i/not_series_0/inst/genblk1[7].INV} {design_1_i/not_series_0/inst/genblk1[8].INV} {design_1_i/not_series_0/inst/genblk1[10].INV} {design_1_i/not_series_0/inst/genblk1[2].INV} {design_1_i/not_series_0/inst/genblk1[5].INV} {design_1_i/not_series_0/inst/genblk1[9].INV} {design_1_i/not_series_0/inst/genblk1[3].INV} design_1_i/not_series_0/inst/start_reg]]
set_property is_loc_fixed true [get_cells [list {design_1_i/not_series_0/inst/genblk1[1].INV} {design_1_i/not_series_0/inst/genblk1[4].INV} {design_1_i/not_series_0/inst/genblk1[11].INV} {design_1_i/not_series_0/inst/genblk1[0].INV} {design_1_i/not_series_0/inst/genblk1[6].INV} {design_1_i/not_series_0/inst/genblk1[7].INV} {design_1_i/not_series_0/inst/genblk1[8].INV} {design_1_i/not_series_0/inst/genblk1[10].INV} {design_1_i/not_series_0/inst/genblk1[2].INV} {design_1_i/not_series_0/inst/genblk1[5].INV} {design_1_i/not_series_0/inst/genblk1[9].INV} {design_1_i/not_series_0/inst/genblk1[3].INV} design_1_i/not_series_0/inst/start_reg]]
endgroup
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 1569325056 -input_pins -routable_nets -name timing_1
set_property CONTAIN_ROUTING 0 [get_pblocks pblock_not_series_0_and_sensor]
set_property IS_SOFT 0 [get_pblocks pblock_not_series_0_and_sensor]
set_property IS_SOFT 1 [get_pblocks pblock_not_series_0_and_sensor]
save_constraints -force
reset_run synth_1
reset_run impl_1
launch_runs impl_1 -jobs 18
wait_on_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 1569325056 -input_pins -routable_nets -name timing_1
startgroup 
set_property is_bel_fixed true [get_cells [list {design_1_i/not_series_0/inst/genblk1[6].INV} {design_1_i/not_series_0/inst/genblk1[12].INV} {design_1_i/not_series_0/inst/genblk1[0].INV} {design_1_i/not_series_0/inst/genblk1[1].INV} {design_1_i/not_series_0/inst/genblk1[7].INV} {design_1_i/not_series_0/inst/genblk1[2].INV} {design_1_i/not_series_0/inst/genblk1[11].INV} {design_1_i/not_series_0/inst/genblk1[5].INV} {design_1_i/not_series_0/inst/genblk1[8].INV} {design_1_i/not_series_0/inst/genblk1[9].INV} design_1_i/not_series_0/inst/start_reg {design_1_i/not_series_0/inst/genblk1[3].INV} {design_1_i/not_series_0/inst/genblk1[4].INV} {design_1_i/not_series_0/inst/genblk1[10].INV} design_1_i/modern_sensible_0/inst/FF2]]
set_property is_loc_fixed true [get_cells [list {design_1_i/not_series_0/inst/genblk1[6].INV} {design_1_i/not_series_0/inst/genblk1[12].INV} {design_1_i/not_series_0/inst/genblk1[0].INV} {design_1_i/not_series_0/inst/genblk1[1].INV} {design_1_i/not_series_0/inst/genblk1[7].INV} {design_1_i/not_series_0/inst/genblk1[2].INV} {design_1_i/not_series_0/inst/genblk1[11].INV} {design_1_i/not_series_0/inst/genblk1[5].INV} {design_1_i/not_series_0/inst/genblk1[8].INV} {design_1_i/not_series_0/inst/genblk1[9].INV} design_1_i/not_series_0/inst/start_reg {design_1_i/not_series_0/inst/genblk1[3].INV} {design_1_i/not_series_0/inst/genblk1[4].INV} {design_1_i/not_series_0/inst/genblk1[10].INV} design_1_i/modern_sensible_0/inst/FF2]]
endgroup
save_constraints
set_property IS_ROUTE_FIXED 1 [get_nets design_1_i/not_series_0/critpath]
startgroup 
set_property is_bel_fixed true [get_cells [list design_1_i/modern_sensible_0/inst/XOR1 design_1_i/modern_sensible_0/inst/AND1 design_1_i/modern_sensible_0/inst/BUF1 design_1_i/modern_sensible_0/inst/FF1 design_1_i/modern_sensible_0/inst/FF3]]
set_property is_loc_fixed true [get_cells [list design_1_i/modern_sensible_0/inst/XOR1 design_1_i/modern_sensible_0/inst/AND1 design_1_i/modern_sensible_0/inst/BUF1 design_1_i/modern_sensible_0/inst/FF1 design_1_i/modern_sensible_0/inst/FF3]]
endgroup
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 1569325056 -input_pins -routable_nets -name timing_1
save_constraints -force
open_bd_design {C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list \
  CONFIG.CLKOUT2_REQUESTED_PHASE {-120} \
  CONFIG.MMCM_CLKOUT1_PHASE {-120.000} \
] [get_bd_cells clk_wiz_0]
endgroup
reset_run design_1_clk_wiz_0_0_synth_1
reset_run synth_1
save_bd_design
launch_runs impl_1 -jobs 18
wait_on_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 1569325056 -input_pins -routable_nets -name timing_1
open_bd_design {C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list \
  CONFIG.CLKOUT2_REQUESTED_PHASE {-130} \
  CONFIG.MMCM_CLKOUT1_PHASE {-130.000} \
] [get_bd_cells clk_wiz_0]
endgroup
add_files -fileset utils_1 -norecurse C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.runs/impl_1/design_1_wrapper_routed.dcp
set_property incremental_checkpoint {C:\Projects\Vivado\Aging\vivado_project\aging-study\aging-study.runs\impl_1\design_1_wrapper_routed.dcp} [get_runs impl_1]
set_property STEPS.ROUTE_DESIGN.TCL.POST {} [get_runs impl_1]
reset_run design_1_clk_wiz_0_0_synth_1
reset_run synth_1
save_bd_design
launch_runs impl_1 -jobs 18
write_checkpoint -force fixed_pnr.dcp
open_checkpoint fixed_pnr.dcp
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
