INFO: [VRFC 10-163] Analyzing VHDL file "/home/m1/texierl/Documents/AEO/TP1/TP1/TP1.srcs/sources_1/new/toplevel.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity toplevel
INFO: [VRFC 10-163] Analyzing VHDL file "/home/m1/texierl/Documents/AEO/TP1/TP1/TP1.srcs/sources_1/new/toplevel.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity toplevel
INFO: [VRFC 10-163] Analyzing VHDL file "/home/m1/texierl/Documents/AEO/TP1/TP1/TP1.srcs/sources_1/new/toplevel.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity toplevel
INFO: [VRFC 10-163] Analyzing VHDL file "/home/m1/texierl/Documents/AEO/TP1/TP1/TP1.srcs/sources_1/new/add4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add4
ERROR: [VRFC 10-724] found '0' definitions of operator "+", cannot determine exact overloaded matching definition for "+" [/home/m1/texierl/Documents/AEO/TP1/TP1/TP1.srcs/sources_1/new/add4.vhd:46]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/m1/texierl/Documents/AEO/TP1/TP1/TP1.srcs/sources_1/new/add4.vhd:40]
INFO: [VRFC 10-240] VHDL file /home/m1/texierl/Documents/AEO/TP1/TP1/TP1.srcs/sources_1/new/add4.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/m1/texierl/Documents/AEO/TP1/TP1/TP1.srcs/sources_1/new/add4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add4
ERROR: [VRFC 10-724] found '0' definitions of operator "+", cannot determine exact overloaded matching definition for "+" [/home/m1/texierl/Documents/AEO/TP1/TP1/TP1.srcs/sources_1/new/add4.vhd:46]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/m1/texierl/Documents/AEO/TP1/TP1/TP1.srcs/sources_1/new/add4.vhd:40]
INFO: [VRFC 10-240] VHDL file /home/m1/texierl/Documents/AEO/TP1/TP1/TP1.srcs/sources_1/new/add4.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/m1/texierl/Documents/AEO/TP1/TP1/TP1.srcs/sources_1/new/add4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add4
ERROR: [VRFC 10-724] found '0' definitions of operator "+", cannot determine exact overloaded matching definition for "+" [/home/m1/texierl/Documents/AEO/TP1/TP1/TP1.srcs/sources_1/new/add4.vhd:46]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/m1/texierl/Documents/AEO/TP1/TP1/TP1.srcs/sources_1/new/add4.vhd:40]
INFO: [VRFC 10-240] VHDL file /home/m1/texierl/Documents/AEO/TP1/TP1/TP1.srcs/sources_1/new/add4.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/m1/texierl/Documents/AEO/TP1/TP1/TP1.srcs/sources_1/new/add4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add4
ERROR: [VRFC 10-724] found '0' definitions of operator "+", cannot determine exact overloaded matching definition for "+" [/home/m1/texierl/Documents/AEO/TP1/TP1/TP1.srcs/sources_1/new/add4.vhd:46]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/m1/texierl/Documents/AEO/TP1/TP1/TP1.srcs/sources_1/new/add4.vhd:40]
INFO: [VRFC 10-240] VHDL file /home/m1/texierl/Documents/AEO/TP1/TP1/TP1.srcs/sources_1/new/add4.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/m1/texierl/Documents/AEO/TP1/TP1/TP1.srcs/sources_1/new/add4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add4
INFO: [VRFC 10-163] Analyzing VHDL file "/home/m1/texierl/Documents/AEO/TP1/TP1/TP1.srcs/sources_1/new/add4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add4
INFO: [VRFC 10-163] Analyzing VHDL file "/home/m1/texierl/Documents/AEO/TP1/TP1/TP1.srcs/sources_1/new/add4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add4
INFO: [VRFC 10-163] Analyzing VHDL file "/home/m1/texierl/Documents/AEO/TP1/TP1/TP1.srcs/sources_1/new/add4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add4
INFO: [VRFC 10-163] Analyzing VHDL file "/home/m1/texierl/Documents/AEO/TP1/TP1/TP1.srcs/sources_1/new/my_add.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_add
ERROR: [VRFC 10-724] found '0' definitions of operator "+", cannot determine exact overloaded matching definition for "+" [/home/m1/texierl/Documents/AEO/TP1/TP1/TP1.srcs/sources_1/new/my_add.vhd:42]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/m1/texierl/Documents/AEO/TP1/TP1/TP1.srcs/sources_1/new/my_add.vhd:39]
INFO: [VRFC 10-240] VHDL file /home/m1/texierl/Documents/AEO/TP1/TP1/TP1.srcs/sources_1/new/my_add.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/m1/texierl/Documents/AEO/TP1/TP1/TP1.srcs/sources_1/new/my_add.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_add
ERROR: [VRFC 10-1412] syntax error near 4 [/home/m1/texierl/Documents/AEO/TP1/TP1/TP1.srcs/sources_1/new/my_add.vhd:42]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/m1/texierl/Documents/AEO/TP1/TP1/TP1.srcs/sources_1/new/my_add.vhd:39]
INFO: [VRFC 10-240] VHDL file /home/m1/texierl/Documents/AEO/TP1/TP1/TP1.srcs/sources_1/new/my_add.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/m1/texierl/Documents/AEO/TP1/TP1/TP1.srcs/sources_1/new/my_add.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_add
ERROR: [VRFC 10-724] found '0' definitions of operator "+", cannot determine exact overloaded matching definition for "+" [/home/m1/texierl/Documents/AEO/TP1/TP1/TP1.srcs/sources_1/new/my_add.vhd:42]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/m1/texierl/Documents/AEO/TP1/TP1/TP1.srcs/sources_1/new/my_add.vhd:39]
INFO: [VRFC 10-240] VHDL file /home/m1/texierl/Documents/AEO/TP1/TP1/TP1.srcs/sources_1/new/my_add.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/m1/texierl/Documents/AEO/TP1/TP1/TP1.srcs/sources_1/new/my_add.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_add
ERROR: [VRFC 10-724] found '0' definitions of operator "+", cannot determine exact overloaded matching definition for "+" [/home/m1/texierl/Documents/AEO/TP1/TP1/TP1.srcs/sources_1/new/my_add.vhd:42]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/m1/texierl/Documents/AEO/TP1/TP1/TP1.srcs/sources_1/new/my_add.vhd:39]
INFO: [VRFC 10-240] VHDL file /home/m1/texierl/Documents/AEO/TP1/TP1/TP1.srcs/sources_1/new/my_add.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/m1/texierl/Documents/AEO/TP1/TP1/TP1.srcs/sources_1/new/my_add.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_add
ERROR: [VRFC 10-724] found '0' definitions of operator "+", cannot determine exact overloaded matching definition for "+" [/home/m1/texierl/Documents/AEO/TP1/TP1/TP1.srcs/sources_1/new/my_add.vhd:42]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/m1/texierl/Documents/AEO/TP1/TP1/TP1.srcs/sources_1/new/my_add.vhd:39]
INFO: [VRFC 10-240] VHDL file /home/m1/texierl/Documents/AEO/TP1/TP1/TP1.srcs/sources_1/new/my_add.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/m1/texierl/Documents/AEO/TP1/TP1/TP1.srcs/sources_1/new/my_add.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_add
INFO: [VRFC 10-163] Analyzing VHDL file "/home/m1/texierl/Documents/AEO/TP1/TP1/TP1.srcs/sources_1/new/my_add.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_add
ERROR: [VRFC 10-724] found '0' definitions of operator "+", cannot determine exact overloaded matching definition for "+" [/home/m1/texierl/Documents/AEO/TP1/TP1/TP1.srcs/sources_1/new/my_add.vhd:42]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/m1/texierl/Documents/AEO/TP1/TP1/TP1.srcs/sources_1/new/my_add.vhd:39]
INFO: [VRFC 10-240] VHDL file /home/m1/texierl/Documents/AEO/TP1/TP1/TP1.srcs/sources_1/new/my_add.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/m1/texierl/Documents/AEO/TP1/TP1/TP1.srcs/sources_1/new/my_add.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_add
ERROR: [VRFC 10-1412] syntax error near : [/home/m1/texierl/Documents/AEO/TP1/TP1/TP1.srcs/sources_1/new/my_add.vhd:42]
ERROR: [VRFC 10-926] indexed name prefix type std_logic_vector expects 1 dimensions [/home/m1/texierl/Documents/AEO/TP1/TP1/TP1.srcs/sources_1/new/my_add.vhd:42]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/m1/texierl/Documents/AEO/TP1/TP1/TP1.srcs/sources_1/new/my_add.vhd:39]
INFO: [VRFC 10-240] VHDL file /home/m1/texierl/Documents/AEO/TP1/TP1/TP1.srcs/sources_1/new/my_add.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/m1/texierl/Documents/AEO/TP1/TP1/TP1.srcs/sources_1/new/my_add.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_add
ERROR: [VRFC 10-1412] syntax error near : [/home/m1/texierl/Documents/AEO/TP1/TP1/TP1.srcs/sources_1/new/my_add.vhd:42]
ERROR: [VRFC 10-926] indexed name prefix type std_logic_vector expects 1 dimensions [/home/m1/texierl/Documents/AEO/TP1/TP1/TP1.srcs/sources_1/new/my_add.vhd:42]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/m1/texierl/Documents/AEO/TP1/TP1/TP1.srcs/sources_1/new/my_add.vhd:39]
INFO: [VRFC 10-240] VHDL file /home/m1/texierl/Documents/AEO/TP1/TP1/TP1.srcs/sources_1/new/my_add.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/m1/texierl/Documents/AEO/TP1/TP1/TP1.srcs/sources_1/new/my_add.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_add
ERROR: [VRFC 10-1412] syntax error near : [/home/m1/texierl/Documents/AEO/TP1/TP1/TP1.srcs/sources_1/new/my_add.vhd:42]
ERROR: [VRFC 10-926] indexed name prefix type std_logic_vector expects 1 dimensions [/home/m1/texierl/Documents/AEO/TP1/TP1/TP1.srcs/sources_1/new/my_add.vhd:42]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/m1/texierl/Documents/AEO/TP1/TP1/TP1.srcs/sources_1/new/my_add.vhd:39]
INFO: [VRFC 10-240] VHDL file /home/m1/texierl/Documents/AEO/TP1/TP1/TP1.srcs/sources_1/new/my_add.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/m1/texierl/Documents/AEO/TP1/TP1/TP1.srcs/sources_1/new/my_add.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_add
ERROR: [VRFC 10-1412] syntax error near : [/home/m1/texierl/Documents/AEO/TP1/TP1/TP1.srcs/sources_1/new/my_add.vhd:42]
ERROR: [VRFC 10-926] indexed name prefix type std_logic_vector expects 1 dimensions [/home/m1/texierl/Documents/AEO/TP1/TP1/TP1.srcs/sources_1/new/my_add.vhd:42]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/m1/texierl/Documents/AEO/TP1/TP1/TP1.srcs/sources_1/new/my_add.vhd:39]
INFO: [VRFC 10-240] VHDL file /home/m1/texierl/Documents/AEO/TP1/TP1/TP1.srcs/sources_1/new/my_add.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/m1/texierl/Documents/AEO/TP1/TP1/TP1.srcs/sources_1/new/my_add.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_add
ERROR: [VRFC 10-1412] syntax error near ' [/home/m1/texierl/Documents/AEO/TP1/TP1/TP1.srcs/sources_1/new/my_add.vhd:42]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/m1/texierl/Documents/AEO/TP1/TP1/TP1.srcs/sources_1/new/my_add.vhd:39]
INFO: [VRFC 10-240] VHDL file /home/m1/texierl/Documents/AEO/TP1/TP1/TP1.srcs/sources_1/new/my_add.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/m1/texierl/Documents/AEO/TP1/TP1/TP1.srcs/sources_1/new/my_add.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_add
ERROR: [VRFC 10-1412] syntax error near ' [/home/m1/texierl/Documents/AEO/TP1/TP1/TP1.srcs/sources_1/new/my_add.vhd:42]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/m1/texierl/Documents/AEO/TP1/TP1/TP1.srcs/sources_1/new/my_add.vhd:39]
INFO: [VRFC 10-240] VHDL file /home/m1/texierl/Documents/AEO/TP1/TP1/TP1.srcs/sources_1/new/my_add.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/m1/texierl/Documents/AEO/TP1/TP1/TP1.srcs/sources_1/new/my_add.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_add
ERROR: [VRFC 10-724] found '0' definitions of operator "+", cannot determine exact overloaded matching definition for "+" [/home/m1/texierl/Documents/AEO/TP1/TP1/TP1.srcs/sources_1/new/my_add.vhd:42]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/m1/texierl/Documents/AEO/TP1/TP1/TP1.srcs/sources_1/new/my_add.vhd:39]
INFO: [VRFC 10-240] VHDL file /home/m1/texierl/Documents/AEO/TP1/TP1/TP1.srcs/sources_1/new/my_add.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/m1/texierl/Documents/AEO/TP1/TP1/TP1.srcs/sources_1/new/my_add.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_add
INFO: [VRFC 10-163] Analyzing VHDL file "/home/m1/texierl/Documents/AEO/TP1/TP1/TP1.srcs/sources_1/new/my_add.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_add
INFO: [VRFC 10-163] Analyzing VHDL file "/home/m1/texierl/Documents/AEO/TP1/TP1/TP1.srcs/sources_1/new/my_add.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_add
INFO: [VRFC 10-163] Analyzing VHDL file "/home/m1/texierl/Documents/AEO/TP1/TP1/TP1.srcs/sources_1/new/my_add.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_add
INFO: [VRFC 10-163] Analyzing VHDL file "/home/m1/texierl/Documents/AEO/TP1/TP1/TP1.srcs/sources_1/new/my_add.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_add
ERROR: [VRFC 10-1412] syntax error near led [/home/m1/texierl/Documents/AEO/TP1/TP1/TP1.srcs/sources_1/new/my_add.vhd:44]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/m1/texierl/Documents/AEO/TP1/TP1/TP1.srcs/sources_1/new/my_add.vhd:40]
INFO: [VRFC 10-240] VHDL file /home/m1/texierl/Documents/AEO/TP1/TP1/TP1.srcs/sources_1/new/my_add.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/m1/texierl/Documents/AEO/TP1/TP1/TP1.srcs/sources_1/new/my_add.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_add
INFO: [VRFC 10-163] Analyzing VHDL file "/home/m1/texierl/Documents/AEO/TP1/TP1/TP1.srcs/sources_1/new/my_add.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_add
INFO: [VRFC 10-163] Analyzing VHDL file "/home/m1/texierl/Documents/AEO/TP1/TP1/TP1.srcs/sources_1/new/my_add.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_add
INFO: [VRFC 10-163] Analyzing VHDL file "/home/m1/texierl/Documents/AEO/TP1/TP1/TP1.srcs/sources_1/new/my_add.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_add
