
;; Function HAL_RCCEx_PeriphCLKConfig (HAL_RCCEx_PeriphCLKConfig, funcdef_no=329, decl_uid=7426, cgraph_uid=333, symbol_order=332)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 72 n_edges 108 count 74 (    1)


HAL_RCCEx_PeriphCLKConfig

Dataflow summary:
def_info->table_size = 570, use_info->table_size = 621
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={6d,7u} r1={5d} r2={5d} r3={5d} r7={1d,71u} r12={8d} r13={1d,75u} r14={5d} r15={4d} r16={5d} r17={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={41d,36u} r101={4d} r102={1d,73u} r103={1d,70u} r104={4d} r105={4d} r106={4d} r113={3d,21u} r115={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r125={1d,1u} r127={1d,3u} r128={1d,2u} r129={1d,2u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={1d,1u} r137={1d,1u} r139={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r145={1d,1u} r148={1d,1u} r150={1d,1u} r153={1d,1u} r155={1d,1u} r158={1d,1u} r160={1d,1u} r163={1d,1u} r165={1d,1u} r168={1d,1u} r170={1d,1u} r173={1d,1u} r175={1d,1u} r178={1d,1u} r180={1d,1u} r183={1d,1u} r185={1d,1u} r188={1d,1u} r190={1d,1u} r193={1d,1u} r195={1d,1u} r198={1d,1u} r200={1d,1u} r202={1d,2u} r203={1d,1u} r204={1d,1u} r205={1d,1u} r207={1d,1u} r209={1d,2u} r210={1d,1u} r211={1d,1u} r212={1d,1u} r214={1d,1u} r216={1d,2u} r217={1d,1u} r218={1d,1u} r219={1d,1u} r221={1d,1u} r223={1d,2u} r224={1d,1u} r225={1d,1u} r226={1d,1u} r228={1d,1u} r230={1d,2u} r231={1d,1u} r232={1d,1u} r233={1d,1u} r235={1d,1u} r237={1d,2u} r238={1d,1u} r239={1d,1u} r240={1d,1u} r242={1d,1u} r244={1d,2u} r245={1d,1u} r246={1d,1u} r247={1d,1u} r249={1d,1u} r251={1d,2u} r252={1d,1u} r253={1d,1u} r254={1d,1u} r255={2d,2u} r256={1d} r257={1d,2u} r258={1d,3u} r259={1d,2u} r260={4d,2u} r261={3d,3u} r262={1d,25u} r263={1d,1u} r264={1d,4u} r269={1d,3u} r271={1d,1u} r281={1d,1u,1e} r285={1d,2u} r286={1d,1u} r288={1d,2u} r291={1d,2u} r292={1d,1u} r293={1d,1u} r296={1d,2u} r297={1d,1u} r298={1d,1u} r301={1d,2u} r302={1d,1u} r303={1d,1u} r306={1d,2u} r307={1d,1u} r308={1d,1u} r311={1d,2u} r312={1d,1u} r313={1d,1u} r316={1d,2u} r317={1d,1u} r318={1d,1u} r321={1d,2u} r322={1d,1u} r323={1d,1u} r326={1d,2u} r327={1d,1u} r328={1d,1u} r331={1d,2u} r332={1d,1u} r333={1d,1u} r336={1d,2u} r337={1d,1u} r338={1d,1u} r341={1d,2u} r342={1d,1u} r343={1d,1u} r346={1d,4u} r347={1d,1u} r352={1d,4u} r353={1d,1u} r358={1d,4u} r359={1d,1u} r364={1d,4u} r365={1d,1u} r370={1d,4u} r371={1d,1u} r376={1d,4u} r377={1d,1u} r382={1d,4u} r383={1d,1u} r388={1d,4u} r389={1d,1u} r394={1d,8u} r395={1d,1u} r396={1d,1u} r397={1d,1u} r398={1d,1u} r399={1d,1u} r400={1d,1u} 
;;    total ref usage 1150{550d,599u,1e} in 413{409 regular + 4 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d5(0){ }d10(1){ }d15(2){ }d20(3){ }d21(7){ }d30(13){ }d35(14){ }d44(16){ }d49(17){ }d54(18){ }d59(19){ }d64(20){ }d69(21){ }d74(22){ }d79(23){ }d84(24){ }d89(25){ }d94(26){ }d99(27){ }d104(28){ }d109(29){ }d114(30){ }d119(31){ }d373(102){ }d374(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 22 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 113 262 263 396
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 113 262 263 396
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 262 263
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 262 263

( 2 )->[3]->( 4 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(7){ }u10(13){ }u11(102){ }u12(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 115 264
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 262
;; live  gen 	 100 [cc] 115 264
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 262 264
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 262 264

( 3 )->[4]->( 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u17(7){ }u18(13){ }u19(102){ }u20(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 262 264
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 264
;; lr  def 	 117 118 119 120 255 256
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 262 264
;; live  gen 	 117 118 119 120 255 256
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 262
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 262

( 3 )->[5]->( 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u30(7){ }u31(13){ }u32(102){ }u33(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 255
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 262
;; live  gen 	 255
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 262
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 262

( 5 4 )->[6]->( 9 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u34(7){ }u35(13){ }u36(102){ }u37(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 121 122 257 269 397
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 262
;; live  gen 	 0 [r0] 121 122 257 269 397
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 257 262 269
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 257 262 269

( 9 )->[7]->( 8 9 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u47(7){ }u48(13){ }u49(102){ }u50(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 257 262 269
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 257
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 271 398
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 257 262 269
;; live  gen 	 0 [r0] 100 [cc] 271 398
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 257 262 269
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 257 262 269

( 7 14 )->[8]->( 19 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u57(7){ }u58(13){ }u59(102){ }u60(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 261
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 262
;; live  gen 	 261
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 261 262
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 261 262

( 7 6 )->[9]->( 7 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u61(7){ }u62(13){ }u63(102){ }u64(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 257 262 269
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 269
;; lr  def 	 100 [cc] 125
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 257 262 269
;; live  gen 	 100 [cc] 125
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 257 262 269
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 257 262 269

( 9 )->[10]->( 69 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 262
;; live  out 	

( 69 )->[11]->( 12 18 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u69(7){ }u70(13){ }u71(102){ }u72(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 260 262 394
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 260 262
;; lr  def 	 100 [cc] 128
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 260 262 394
;; live  gen 	 100 [cc] 128
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 255 260 262 394
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 255 260 262 394

( 11 )->[12]->( 13 17 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u77(7){ }u78(13){ }u79(102){ }u80(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 255 262 394
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 394
;; lr  def 	 100 [cc] 129 130 131 132 133 258
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 255 262 394
;; live  gen 	 100 [cc] 129 130 131 132 133 258
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 255 262 394
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 255 262 394

( 12 )->[13]->( 15 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u98(7){ }u99(13){ }u100(102){ }u101(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 262 394
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 259 395 399
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 262 394
;; live  gen 	 0 [r0] 259 395 399
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 259 262 394 395
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 259 262 394 395

( 15 )->[14]->( 8 15 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u106(7){ }u107(13){ }u108(102){ }u109(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 259 262 394 395
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 259 395
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 281 400
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 259 262 394 395
;; live  gen 	 0 [r0] 100 [cc] 281 400
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 259 262 394 395
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 259 262 394 395

( 14 13 )->[15]->( 14 16 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u118(7){ }u119(13){ }u120(102){ }u121(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 259 262 394 395
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 394
;; lr  def 	 100 [cc] 137
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 259 262 394 395
;; live  gen 	 100 [cc] 137
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 259 262 394 395
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 259 262 394 395

( 15 )->[16]->( 18 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u126(7){ }u127(13){ }u128(102){ }u129(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 262
;; lr  def 	 260
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 262
;; live  gen 	 260
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 260 262
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 260 262

( 12 )->[17]->( 18 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u131(7){ }u132(13){ }u133(102){ }u134(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 255 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; lr  def 	 260
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 255 262
;; live  gen 	 260
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 260 262
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 260 262

( 17 11 16 70 )->[18]->( 19 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u136(7){ }u137(13){ }u138(102){ }u139(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 260 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 260
;; lr  def 	 139 141 261 285 286
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 260 262
;; live  gen 	 139 141 261 285 286
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 261 262
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 261 262

( 18 8 )->[19]->( 21 20 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u146(7){ }u147(13){ }u148(102){ }u149(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 261 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 261 262
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261 262
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261 262

( 19 )->[20]->( 23 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u153(7){ }u154(13){ }u155(102){ }u156(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 262
;; lr  def 	 113
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261 262
;; live  gen 	 113
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262

( 19 )->[21]->( 23 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u158(7){ }u159(13){ }u160(102){ }u161(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 262
;; lr  def 	 113 142 143 288
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261 262
;; live  gen 	 113 142 143 288
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262

( 2 )->[22]->( 23 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u167(7){ }u168(13){ }u169(102){ }u170(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 262 263
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 263
;; lr  def 	 261
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 262 263
;; live  gen 	 261
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262

( 22 20 21 )->[23]->( 24 25 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u172(7){ }u173(13){ }u174(102){ }u175(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262

( 23 )->[24]->( 25 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u180(7){ }u181(13){ }u182(102){ }u183(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 262
;; lr  def 	 145 148 291 292 293
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  gen 	 145 148 291 292 293
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262

( 24 23 )->[25]->( 26 27 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u191(7){ }u192(13){ }u193(102){ }u194(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262

( 25 )->[26]->( 27 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u198(7){ }u199(13){ }u200(102){ }u201(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 262
;; lr  def 	 150 153 296 297 298
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  gen 	 150 153 296 297 298
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262

( 26 25 )->[27]->( 28 29 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u209(7){ }u210(13){ }u211(102){ }u212(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262

( 27 )->[28]->( 29 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u216(7){ }u217(13){ }u218(102){ }u219(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 262
;; lr  def 	 155 158 301 302 303
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  gen 	 155 158 301 302 303
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262

( 28 27 )->[29]->( 30 31 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u227(7){ }u228(13){ }u229(102){ }u230(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262

( 29 )->[30]->( 31 )
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u234(7){ }u235(13){ }u236(102){ }u237(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 262
;; lr  def 	 160 163 306 307 308
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  gen 	 160 163 306 307 308
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262

( 30 29 )->[31]->( 32 33 )
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u245(7){ }u246(13){ }u247(102){ }u248(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262

( 31 )->[32]->( 33 )
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u252(7){ }u253(13){ }u254(102){ }u255(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 262
;; lr  def 	 165 168 311 312 313
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  gen 	 165 168 311 312 313
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262

( 32 31 )->[33]->( 34 35 )
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u263(7){ }u264(13){ }u265(102){ }u266(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262

( 33 )->[34]->( 35 )
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u270(7){ }u271(13){ }u272(102){ }u273(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 262
;; lr  def 	 170 173 316 317 318
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  gen 	 170 173 316 317 318
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262

( 34 33 )->[35]->( 36 37 )
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u281(7){ }u282(13){ }u283(102){ }u284(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262

( 35 )->[36]->( 37 )
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u288(7){ }u289(13){ }u290(102){ }u291(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 262
;; lr  def 	 175 178 321 322 323
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  gen 	 175 178 321 322 323
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262

( 36 35 )->[37]->( 38 39 )
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u299(7){ }u300(13){ }u301(102){ }u302(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262

( 37 )->[38]->( 39 )
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u306(7){ }u307(13){ }u308(102){ }u309(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 262
;; lr  def 	 180 183 326 327 328
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  gen 	 180 183 326 327 328
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262

( 38 37 )->[39]->( 40 41 )
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u317(7){ }u318(13){ }u319(102){ }u320(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262

( 39 )->[40]->( 41 )
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u324(7){ }u325(13){ }u326(102){ }u327(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 262
;; lr  def 	 185 188 331 332 333
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  gen 	 185 188 331 332 333
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262

( 40 39 )->[41]->( 42 43 )
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u335(7){ }u336(13){ }u337(102){ }u338(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262

( 41 )->[42]->( 43 )
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u342(7){ }u343(13){ }u344(102){ }u345(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 262
;; lr  def 	 190 193 336 337 338
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  gen 	 190 193 336 337 338
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262

( 42 41 )->[43]->( 44 45 )
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u353(7){ }u354(13){ }u355(102){ }u356(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262

( 43 )->[44]->( 45 )
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u360(7){ }u361(13){ }u362(102){ }u363(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 262
;; lr  def 	 195 198 341 342 343
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  gen 	 195 198 341 342 343
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262

( 44 43 )->[45]->( 46 48 )
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u371(7){ }u372(13){ }u373(102){ }u374(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262

( 45 )->[46]->( 47 48 )
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u378(7){ }u379(13){ }u380(102){ }u381(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 262
;; lr  def 	 100 [cc] 200 202 203 346 347
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  gen 	 100 [cc] 200 202 203 346 347
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262 346
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262 346

( 46 )->[47]->( 48 )
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u391(7){ }u392(13){ }u393(102){ }u394(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262 346
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 346
;; lr  def 	 204 205
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262 346
;; live  gen 	 204 205
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262

( 47 45 46 )->[48]->( 49 51 )
;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u399(7){ }u400(13){ }u401(102){ }u402(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262

( 48 )->[49]->( 50 51 )
;; bb 49 artificial_defs: { }
;; bb 49 artificial_uses: { u406(7){ }u407(13){ }u408(102){ }u409(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 262
;; lr  def 	 100 [cc] 207 209 210 352 353
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  gen 	 100 [cc] 207 209 210 352 353
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262 352
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262 352

( 49 )->[50]->( 51 )
;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u419(7){ }u420(13){ }u421(102){ }u422(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262 352
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 352
;; lr  def 	 211 212
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262 352
;; live  gen 	 211 212
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262

( 50 48 49 )->[51]->( 52 54 )
;; bb 51 artificial_defs: { }
;; bb 51 artificial_uses: { u427(7){ }u428(13){ }u429(102){ }u430(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262

( 51 )->[52]->( 53 54 )
;; bb 52 artificial_defs: { }
;; bb 52 artificial_uses: { u434(7){ }u435(13){ }u436(102){ }u437(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 262
;; lr  def 	 100 [cc] 214 216 217 358 359
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  gen 	 100 [cc] 214 216 217 358 359
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262 358
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262 358

( 52 )->[53]->( 54 )
;; bb 53 artificial_defs: { }
;; bb 53 artificial_uses: { u447(7){ }u448(13){ }u449(102){ }u450(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262 358
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 358
;; lr  def 	 218 219
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262 358
;; live  gen 	 218 219
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262

( 53 51 52 )->[54]->( 55 57 )
;; bb 54 artificial_defs: { }
;; bb 54 artificial_uses: { u455(7){ }u456(13){ }u457(102){ }u458(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262

( 54 )->[55]->( 56 57 )
;; bb 55 artificial_defs: { }
;; bb 55 artificial_uses: { u462(7){ }u463(13){ }u464(102){ }u465(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 262
;; lr  def 	 100 [cc] 221 223 224 364 365
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  gen 	 100 [cc] 221 223 224 364 365
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262 364
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262 364

( 55 )->[56]->( 57 )
;; bb 56 artificial_defs: { }
;; bb 56 artificial_uses: { u475(7){ }u476(13){ }u477(102){ }u478(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262 364
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 364
;; lr  def 	 225 226
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262 364
;; live  gen 	 225 226
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262

( 56 54 55 )->[57]->( 58 60 )
;; bb 57 artificial_defs: { }
;; bb 57 artificial_uses: { u483(7){ }u484(13){ }u485(102){ }u486(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262

( 57 )->[58]->( 59 60 )
;; bb 58 artificial_defs: { }
;; bb 58 artificial_uses: { u490(7){ }u491(13){ }u492(102){ }u493(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 262
;; lr  def 	 100 [cc] 228 230 231 370 371
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  gen 	 100 [cc] 228 230 231 370 371
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262 370
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262 370

( 58 )->[59]->( 60 )
;; bb 59 artificial_defs: { }
;; bb 59 artificial_uses: { u503(7){ }u504(13){ }u505(102){ }u506(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262 370
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 370
;; lr  def 	 232 233
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262 370
;; live  gen 	 232 233
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262

( 59 57 58 )->[60]->( 61 63 )
;; bb 60 artificial_defs: { }
;; bb 60 artificial_uses: { u511(7){ }u512(13){ }u513(102){ }u514(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262

( 60 )->[61]->( 62 63 )
;; bb 61 artificial_defs: { }
;; bb 61 artificial_uses: { u518(7){ }u519(13){ }u520(102){ }u521(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 262
;; lr  def 	 100 [cc] 235 237 238 376 377
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  gen 	 100 [cc] 235 237 238 376 377
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262 376
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262 376

( 61 )->[62]->( 63 )
;; bb 62 artificial_defs: { }
;; bb 62 artificial_uses: { u531(7){ }u532(13){ }u533(102){ }u534(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262 376
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 376
;; lr  def 	 239 240
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262 376
;; live  gen 	 239 240
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262

( 62 60 61 )->[63]->( 64 66 )
;; bb 63 artificial_defs: { }
;; bb 63 artificial_uses: { u539(7){ }u540(13){ }u541(102){ }u542(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262

( 63 )->[64]->( 65 66 )
;; bb 64 artificial_defs: { }
;; bb 64 artificial_uses: { u546(7){ }u547(13){ }u548(102){ }u549(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 262
;; lr  def 	 100 [cc] 242 244 245 382 383
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  gen 	 100 [cc] 242 244 245 382 383
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262 382
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262 382

( 64 )->[65]->( 66 )
;; bb 65 artificial_defs: { }
;; bb 65 artificial_uses: { u559(7){ }u560(13){ }u561(102){ }u562(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262 382
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 382
;; lr  def 	 246 247
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262 382
;; live  gen 	 246 247
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262

( 65 63 64 )->[66]->( 67 71 )
;; bb 66 artificial_defs: { }
;; bb 66 artificial_uses: { u567(7){ }u568(13){ }u569(102){ }u570(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261 262
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261 262

( 66 )->[67]->( 68 71 )
;; bb 67 artificial_defs: { }
;; bb 67 artificial_uses: { u574(7){ }u575(13){ }u576(102){ }u577(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 262
;; lr  def 	 100 [cc] 249 251 252 388 389
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261 262
;; live  gen 	 100 [cc] 249 251 252 388 389
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261 388
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261 388

( 67 )->[68]->( 71 )
;; bb 68 artificial_defs: { }
;; bb 68 artificial_uses: { u587(7){ }u588(13){ }u589(102){ }u590(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261 388
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 388
;; lr  def 	 253 254
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261 388
;; live  gen 	 253 254
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261

( 10 )->[69]->( 11 70 )
;; bb 69 artificial_defs: { }
;; bb 69 artificial_uses: { u595(7){ }u596(13){ }u597(102){ }u598(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 127 260 394
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 262
;; live  gen 	 100 [cc] 127 260 394
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 260 262 394
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 260 262 394

( 69 )->[70]->( 18 )
;; bb 70 artificial_defs: { }
;; bb 70 artificial_uses: { u604(7){ }u605(13){ }u606(102){ }u607(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 262
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 262
;; lr  def 	 260
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 262
;; live  gen 	 260
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 260 262
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 260 262

( 67 66 68 )->[71]->( 1 )
;; bb 71 artificial_defs: { }
;; bb 71 artificial_uses: { u609(7){ }u610(13){ }u611(102){ }u612(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 71 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u615(0){ }u616(7){ }u617(13){ }u618(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 23 to worklist
  Adding insn 33 to worklist
  Adding insn 30 to worklist
  Adding insn 774 to worklist
  Adding insn 49 to worklist
  Adding insn 47 to worklist
  Adding insn 45 to worklist
  Adding insn 42 to worklist
  Adding insn 39 to worklist
  Adding insn 776 to worklist
  Adding insn 63 to worklist
  Adding insn 61 to worklist
  Adding insn 58 to worklist
  Adding insn 77 to worklist
  Adding insn 71 to worklist
  Adding insn 778 to worklist
  Adding insn 89 to worklist
  Adding insn 85 to worklist
  Adding insn 782 to worklist
  Adding insn 96 to worklist
  Adding insn 122 to worklist
  Adding insn 117 to worklist
  Adding insn 114 to worklist
  Adding insn 111 to worklist
  Adding insn 108 to worklist
  Adding insn 105 to worklist
  Adding insn 100 to worklist
  Adding insn 784 to worklist
  Adding insn 125 to worklist
  Adding insn 141 to worklist
  Adding insn 133 to worklist
  Adding insn 150 to worklist
  Adding insn 146 to worklist
  Adding insn 786 to worklist
  Adding insn 163 to worklist
  Adding insn 159 to worklist
  Adding insn 170 to worklist
  Adding insn 788 to worklist
  Adding insn 790 to worklist
  Adding insn 182 to worklist
  Adding insn 179 to worklist
  Adding insn 190 to worklist
  Adding insn 200 to worklist
  Adding insn 195 to worklist
  Adding insn 206 to worklist
  Adding insn 216 to worklist
  Adding insn 211 to worklist
  Adding insn 222 to worklist
  Adding insn 232 to worklist
  Adding insn 227 to worklist
  Adding insn 238 to worklist
  Adding insn 248 to worklist
  Adding insn 243 to worklist
  Adding insn 254 to worklist
  Adding insn 264 to worklist
  Adding insn 259 to worklist
  Adding insn 270 to worklist
  Adding insn 280 to worklist
  Adding insn 275 to worklist
  Adding insn 286 to worklist
  Adding insn 296 to worklist
  Adding insn 291 to worklist
  Adding insn 302 to worklist
  Adding insn 312 to worklist
  Adding insn 307 to worklist
  Adding insn 318 to worklist
  Adding insn 328 to worklist
  Adding insn 323 to worklist
  Adding insn 334 to worklist
  Adding insn 344 to worklist
  Adding insn 339 to worklist
  Adding insn 350 to worklist
  Adding insn 360 to worklist
  Adding insn 355 to worklist
  Adding insn 366 to worklist
  Adding insn 384 to worklist
  Adding insn 380 to worklist
  Adding insn 375 to worklist
  Adding insn 391 to worklist
  Adding insn 388 to worklist
  Adding insn 397 to worklist
  Adding insn 415 to worklist
  Adding insn 411 to worklist
  Adding insn 406 to worklist
  Adding insn 422 to worklist
  Adding insn 419 to worklist
  Adding insn 428 to worklist
  Adding insn 446 to worklist
  Adding insn 442 to worklist
  Adding insn 437 to worklist
  Adding insn 453 to worklist
  Adding insn 450 to worklist
  Adding insn 459 to worklist
  Adding insn 477 to worklist
  Adding insn 473 to worklist
  Adding insn 468 to worklist
  Adding insn 484 to worklist
  Adding insn 481 to worklist
  Adding insn 490 to worklist
  Adding insn 508 to worklist
  Adding insn 504 to worklist
  Adding insn 499 to worklist
  Adding insn 515 to worklist
  Adding insn 512 to worklist
  Adding insn 521 to worklist
  Adding insn 539 to worklist
  Adding insn 535 to worklist
  Adding insn 530 to worklist
  Adding insn 546 to worklist
  Adding insn 543 to worklist
  Adding insn 552 to worklist
  Adding insn 570 to worklist
  Adding insn 566 to worklist
  Adding insn 561 to worklist
  Adding insn 577 to worklist
  Adding insn 574 to worklist
  Adding insn 583 to worklist
  Adding insn 601 to worklist
  Adding insn 597 to worklist
  Adding insn 592 to worklist
  Adding insn 792 to worklist
  Adding insn 608 to worklist
  Adding insn 605 to worklist
  Adding insn 628 to worklist
  Adding insn 622 to worklist
  Adding insn 794 to worklist
  Adding insn 635 to worklist
Finished finding needed instructions:
processing block 71 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 634 to worklist
processing block 68 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261
  Adding insn 606 to worklist
processing block 67 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261 388
  Adding insn 600 to worklist
  Adding insn 595 to worklist
  Adding insn 594 to worklist
  Adding insn 593 to worklist
  Adding insn 591 to worklist
processing block 66 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261 262
  Adding insn 582 to worklist
processing block 65 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
  Adding insn 575 to worklist
processing block 64 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262 382
  Adding insn 569 to worklist
  Adding insn 564 to worklist
  Adding insn 563 to worklist
  Adding insn 562 to worklist
  Adding insn 560 to worklist
processing block 63 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
  Adding insn 551 to worklist
processing block 62 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
  Adding insn 544 to worklist
processing block 61 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262 376
  Adding insn 538 to worklist
  Adding insn 533 to worklist
  Adding insn 532 to worklist
  Adding insn 531 to worklist
  Adding insn 529 to worklist
processing block 60 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
  Adding insn 520 to worklist
processing block 59 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
  Adding insn 513 to worklist
processing block 58 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262 370
  Adding insn 507 to worklist
  Adding insn 502 to worklist
  Adding insn 501 to worklist
  Adding insn 500 to worklist
  Adding insn 498 to worklist
processing block 57 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
  Adding insn 489 to worklist
processing block 56 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
  Adding insn 482 to worklist
processing block 55 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262 364
  Adding insn 476 to worklist
  Adding insn 471 to worklist
  Adding insn 470 to worklist
  Adding insn 469 to worklist
  Adding insn 467 to worklist
processing block 54 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
  Adding insn 458 to worklist
processing block 53 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
  Adding insn 451 to worklist
processing block 52 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262 358
  Adding insn 445 to worklist
  Adding insn 440 to worklist
  Adding insn 439 to worklist
  Adding insn 438 to worklist
  Adding insn 436 to worklist
processing block 51 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
  Adding insn 427 to worklist
processing block 50 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
  Adding insn 420 to worklist
processing block 49 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262 352
  Adding insn 414 to worklist
  Adding insn 409 to worklist
  Adding insn 408 to worklist
  Adding insn 407 to worklist
  Adding insn 405 to worklist
processing block 48 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
  Adding insn 396 to worklist
processing block 47 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
  Adding insn 389 to worklist
processing block 46 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262 346
  Adding insn 383 to worklist
  Adding insn 378 to worklist
  Adding insn 377 to worklist
  Adding insn 376 to worklist
  Adding insn 374 to worklist
processing block 45 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
  Adding insn 365 to worklist
processing block 44 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
  Adding insn 358 to worklist
  Adding insn 357 to worklist
  Adding insn 356 to worklist
  Adding insn 354 to worklist
processing block 43 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
  Adding insn 349 to worklist
processing block 42 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
  Adding insn 342 to worklist
  Adding insn 341 to worklist
  Adding insn 340 to worklist
  Adding insn 338 to worklist
processing block 41 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
  Adding insn 333 to worklist
processing block 40 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
  Adding insn 326 to worklist
  Adding insn 325 to worklist
  Adding insn 324 to worklist
  Adding insn 322 to worklist
processing block 39 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
  Adding insn 317 to worklist
processing block 38 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
  Adding insn 310 to worklist
  Adding insn 309 to worklist
  Adding insn 308 to worklist
  Adding insn 306 to worklist
processing block 37 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
  Adding insn 301 to worklist
processing block 36 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
  Adding insn 294 to worklist
  Adding insn 293 to worklist
  Adding insn 292 to worklist
  Adding insn 290 to worklist
processing block 35 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
  Adding insn 285 to worklist
processing block 34 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
  Adding insn 278 to worklist
  Adding insn 277 to worklist
  Adding insn 276 to worklist
  Adding insn 274 to worklist
processing block 33 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
  Adding insn 269 to worklist
processing block 32 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
  Adding insn 262 to worklist
  Adding insn 261 to worklist
  Adding insn 260 to worklist
  Adding insn 258 to worklist
processing block 31 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
  Adding insn 253 to worklist
processing block 30 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
  Adding insn 246 to worklist
  Adding insn 245 to worklist
  Adding insn 244 to worklist
  Adding insn 242 to worklist
processing block 29 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
  Adding insn 237 to worklist
processing block 28 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
  Adding insn 230 to worklist
  Adding insn 229 to worklist
  Adding insn 228 to worklist
  Adding insn 226 to worklist
processing block 27 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
  Adding insn 221 to worklist
processing block 26 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
  Adding insn 214 to worklist
  Adding insn 213 to worklist
  Adding insn 212 to worklist
  Adding insn 210 to worklist
processing block 25 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
  Adding insn 205 to worklist
processing block 24 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
  Adding insn 198 to worklist
  Adding insn 197 to worklist
  Adding insn 196 to worklist
  Adding insn 194 to worklist
processing block 23 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
  Adding insn 189 to worklist
processing block 21 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
  Adding insn 183 to worklist
  Adding insn 180 to worklist
  Adding insn 178 to worklist
processing block 20 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
  Adding insn 172 to worklist
processing block 19 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261 262
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 261 262
  Adding insn 7 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 257 262 269
  Adding insn 76 to worklist
  Adding insn 73 to worklist
  Adding insn 771 to worklist
processing block 14 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 259 262 394 395
  Adding insn 140 to worklist
  Adding insn 136 to worklist
  Adding insn 773 to worklist
processing block 18 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 261 262
  Adding insn 8 to worklist
  Adding insn 161 to worklist
  Adding insn 160 to worklist
  Adding insn 158 to worklist
processing block 16 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 260 262
  Adding insn 152 to worklist
processing block 15 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 259 262 394 395
  Adding insn 149 to worklist
processing block 13 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 259 262 394 395
  Adding insn 139 to worklist
  Adding insn 126 to worklist
  Adding insn 772 to worklist
processing block 17 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 260 262
  Adding insn 6 to worklist
processing block 12 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 255 262 394
  Adding insn 121 to worklist
  Adding insn 112 to worklist
  Adding insn 106 to worklist
  Adding insn 101 to worklist
processing block 11 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 255 260 262 394
  Adding insn 95 to worklist
  Adding insn 94 to worklist
processing block 70 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 260 262
  Adding insn 630 to worklist
processing block 69 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 260 262 394
  Adding insn 627 to worklist
  Adding insn 621 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 262
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 257 262 269
  Adding insn 88 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 257 262 269
  Adding insn 64 to worklist
  Adding insn 770 to worklist
  Adding insn 59 to worklist
  Adding insn 57 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 262
  Adding insn 4 to worklist
  Adding insn 46 to worklist
  Adding insn 40 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 262
  Adding insn 5 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 262 264
  Adding insn 32 to worklist
  Adding insn 29 to worklist
processing block 22 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 262
  Adding insn 9 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 262 263
  Adding insn 22 to worklist
  Adding insn 20 to worklist
  Adding insn 2 to worklist
  Adding insn 769 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 72 n_edges 108 count 78 (  1.1)

Pass 0 for finding pseudo/allocno costs


  r400 costs: LO_REGS:310 HI_REGS:310 CALLER_SAVE_REGS:310 EVEN_REG:310 GENERAL_REGS:310 VFP_D0_D7_REGS:4650 VFP_LO_REGS:4650 ALL_REGS:4650 MEM:3100
  r399 costs: LO_REGS:34 HI_REGS:34 CALLER_SAVE_REGS:34 EVEN_REG:34 GENERAL_REGS:34 VFP_D0_D7_REGS:425 VFP_LO_REGS:425 ALL_REGS:425 MEM:187
  r398 costs: LO_REGS:1890 HI_REGS:1890 CALLER_SAVE_REGS:1890 EVEN_REG:1890 GENERAL_REGS:1890 VFP_D0_D7_REGS:28350 VFP_LO_REGS:28350 ALL_REGS:28350 MEM:18900
  r397 costs: LO_REGS:214 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:2675 VFP_LO_REGS:2675 ALL_REGS:2675 MEM:1177
  r396 costs: LO_REGS:428 HI_REGS:428 CALLER_SAVE_REGS:428 EVEN_REG:428 GENERAL_REGS:428 VFP_D0_D7_REGS:5350 VFP_LO_REGS:5350 ALL_REGS:5350 MEM:2354
  r395 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:2563 VFP_LO_REGS:2563 ALL_REGS:2563 MEM:1635
  r394 costs: LO_REGS:0 HI_REGS:106 CALLER_SAVE_REGS:106 EVEN_REG:106 GENERAL_REGS:106 VFP_D0_D7_REGS:5542 VFP_LO_REGS:5542 ALL_REGS:5542 MEM:3465
  r389 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r388 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:5788 VFP_LO_REGS:5788 ALL_REGS:5788 MEM:3395
  r383 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r382 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:5788 VFP_LO_REGS:5788 ALL_REGS:5788 MEM:3395
  r377 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r376 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:5788 VFP_LO_REGS:5788 ALL_REGS:5788 MEM:3395
  r371 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r370 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:5788 VFP_LO_REGS:5788 ALL_REGS:5788 MEM:3395
  r365 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r364 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:5788 VFP_LO_REGS:5788 ALL_REGS:5788 MEM:3395
  r359 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r358 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:5788 VFP_LO_REGS:5788 ALL_REGS:5788 MEM:3395
  r353 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r352 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:5788 VFP_LO_REGS:5788 ALL_REGS:5788 MEM:3395
  r347 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r346 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:5788 VFP_LO_REGS:5788 ALL_REGS:5788 MEM:3395
  r343 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r342 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r341 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:4708 VFP_LO_REGS:4708 ALL_REGS:4708 MEM:2675
  r338 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r337 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r336 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:4708 VFP_LO_REGS:4708 ALL_REGS:4708 MEM:2675
  r333 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r332 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r331 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:4708 VFP_LO_REGS:4708 ALL_REGS:4708 MEM:2675
  r328 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r327 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r326 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:4708 VFP_LO_REGS:4708 ALL_REGS:4708 MEM:2675
  r323 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r322 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r321 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:4708 VFP_LO_REGS:4708 ALL_REGS:4708 MEM:2675
  r318 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r317 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r316 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:4708 VFP_LO_REGS:4708 ALL_REGS:4708 MEM:2675
  r313 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r312 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r311 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:4708 VFP_LO_REGS:4708 ALL_REGS:4708 MEM:2675
  r308 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r307 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r306 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:4708 VFP_LO_REGS:4708 ALL_REGS:4708 MEM:2675
  r303 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r302 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r301 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:4708 VFP_LO_REGS:4708 ALL_REGS:4708 MEM:2675
  r298 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r297 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r296 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:4708 VFP_LO_REGS:4708 ALL_REGS:4708 MEM:2675
  r293 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r292 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r291 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:4708 VFP_LO_REGS:4708 ALL_REGS:4708 MEM:2675
  r288 costs: LO_REGS:0 HI_REGS:72 CALLER_SAVE_REGS:72 EVEN_REG:72 GENERAL_REGS:72 VFP_D0_D7_REGS:1584 VFP_LO_REGS:1584 ALL_REGS:1584 MEM:900
  r286 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:780 VFP_LO_REGS:780 ALL_REGS:780 MEM:520
  r285 costs: LO_REGS:0 HI_REGS:52 CALLER_SAVE_REGS:52 EVEN_REG:52 GENERAL_REGS:52 VFP_D0_D7_REGS:1144 VFP_LO_REGS:1144 ALL_REGS:1144 MEM:650
  r281 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:4650 VFP_LO_REGS:4650 ALL_REGS:4650 MEM:3100
  r271 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:28350 VFP_LO_REGS:28350 ALL_REGS:28350 MEM:18900
  r269 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:19708 VFP_LO_REGS:19708 ALL_REGS:19708 MEM:12675
  r264 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:5488 VFP_LO_REGS:5488 ALL_REGS:5488 MEM:3195
  r263 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:4280 VFP_LO_REGS:4280 ALL_REGS:4280 MEM:2247
  r262 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:38350 VFP_LO_REGS:38350 ALL_REGS:38350 MEM:24354
  r261 costs: LO_REGS:428 HI_REGS:428 CALLER_SAVE_REGS:428 EVEN_REG:428 GENERAL_REGS:428 VFP_D0_D7_REGS:5484 VFP_LO_REGS:5484 ALL_REGS:5484 MEM:2677
  r260 costs: LO_REGS:0 HI_REGS:70 CALLER_SAVE_REGS:70 EVEN_REG:70 GENERAL_REGS:70 VFP_D0_D7_REGS:2110 VFP_LO_REGS:2110 ALL_REGS:2110 MEM:1401
  r259 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:2495 VFP_LO_REGS:2495 ALL_REGS:2495 MEM:1567
  r258 costs: LO_REGS:0 HI_REGS:34 CALLER_SAVE_REGS:34 EVEN_REG:34 GENERAL_REGS:34 VFP_D0_D7_REGS:510 VFP_LO_REGS:510 ALL_REGS:510 MEM:340
  r257 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:15245 VFP_LO_REGS:15245 ALL_REGS:15245 MEM:9557
  r256 costs: LO_REGS:0 HI_REGS:106 CALLER_SAVE_REGS:106 EVEN_REG:106 GENERAL_REGS:106 VFP_D0_D7_REGS:795 VFP_LO_REGS:795 ALL_REGS:795 MEM:530
  r255 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3089 VFP_LO_REGS:3089 ALL_REGS:3089 MEM:1600
  r254 costs: LO_REGS:0 HI_REGS:72 CALLER_SAVE_REGS:72 EVEN_REG:72 GENERAL_REGS:72 VFP_D0_D7_REGS:1080 VFP_LO_REGS:1080 ALL_REGS:1080 MEM:720
  r253 costs: LO_REGS:0 HI_REGS:72 CALLER_SAVE_REGS:72 EVEN_REG:72 GENERAL_REGS:72 VFP_D0_D7_REGS:1080 VFP_LO_REGS:1080 ALL_REGS:1080 MEM:720
  r252 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r251 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:4815 VFP_LO_REGS:4815 ALL_REGS:4815 MEM:3210
  r249 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r247 costs: LO_REGS:0 HI_REGS:72 CALLER_SAVE_REGS:72 EVEN_REG:72 GENERAL_REGS:72 VFP_D0_D7_REGS:1080 VFP_LO_REGS:1080 ALL_REGS:1080 MEM:720
  r246 costs: LO_REGS:0 HI_REGS:72 CALLER_SAVE_REGS:72 EVEN_REG:72 GENERAL_REGS:72 VFP_D0_D7_REGS:1080 VFP_LO_REGS:1080 ALL_REGS:1080 MEM:720
  r245 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r244 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:4815 VFP_LO_REGS:4815 ALL_REGS:4815 MEM:3210
  r242 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r240 costs: LO_REGS:0 HI_REGS:72 CALLER_SAVE_REGS:72 EVEN_REG:72 GENERAL_REGS:72 VFP_D0_D7_REGS:1080 VFP_LO_REGS:1080 ALL_REGS:1080 MEM:720
  r239 costs: LO_REGS:0 HI_REGS:72 CALLER_SAVE_REGS:72 EVEN_REG:72 GENERAL_REGS:72 VFP_D0_D7_REGS:1080 VFP_LO_REGS:1080 ALL_REGS:1080 MEM:720
  r238 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r237 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:4815 VFP_LO_REGS:4815 ALL_REGS:4815 MEM:3210
  r235 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r233 costs: LO_REGS:0 HI_REGS:72 CALLER_SAVE_REGS:72 EVEN_REG:72 GENERAL_REGS:72 VFP_D0_D7_REGS:1080 VFP_LO_REGS:1080 ALL_REGS:1080 MEM:720
  r232 costs: LO_REGS:0 HI_REGS:72 CALLER_SAVE_REGS:72 EVEN_REG:72 GENERAL_REGS:72 VFP_D0_D7_REGS:1080 VFP_LO_REGS:1080 ALL_REGS:1080 MEM:720
  r231 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r230 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:4815 VFP_LO_REGS:4815 ALL_REGS:4815 MEM:3210
  r228 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r226 costs: LO_REGS:0 HI_REGS:72 CALLER_SAVE_REGS:72 EVEN_REG:72 GENERAL_REGS:72 VFP_D0_D7_REGS:1080 VFP_LO_REGS:1080 ALL_REGS:1080 MEM:720
  r225 costs: LO_REGS:0 HI_REGS:72 CALLER_SAVE_REGS:72 EVEN_REG:72 GENERAL_REGS:72 VFP_D0_D7_REGS:1080 VFP_LO_REGS:1080 ALL_REGS:1080 MEM:720
  r224 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r223 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:4815 VFP_LO_REGS:4815 ALL_REGS:4815 MEM:3210
  r221 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r219 costs: LO_REGS:0 HI_REGS:72 CALLER_SAVE_REGS:72 EVEN_REG:72 GENERAL_REGS:72 VFP_D0_D7_REGS:1080 VFP_LO_REGS:1080 ALL_REGS:1080 MEM:720
  r218 costs: LO_REGS:0 HI_REGS:72 CALLER_SAVE_REGS:72 EVEN_REG:72 GENERAL_REGS:72 VFP_D0_D7_REGS:1080 VFP_LO_REGS:1080 ALL_REGS:1080 MEM:720
  r217 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r216 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:4815 VFP_LO_REGS:4815 ALL_REGS:4815 MEM:3210
  r214 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r212 costs: LO_REGS:0 HI_REGS:72 CALLER_SAVE_REGS:72 EVEN_REG:72 GENERAL_REGS:72 VFP_D0_D7_REGS:1080 VFP_LO_REGS:1080 ALL_REGS:1080 MEM:720
  r211 costs: LO_REGS:0 HI_REGS:72 CALLER_SAVE_REGS:72 EVEN_REG:72 GENERAL_REGS:72 VFP_D0_D7_REGS:1080 VFP_LO_REGS:1080 ALL_REGS:1080 MEM:720
  r210 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r209 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:4815 VFP_LO_REGS:4815 ALL_REGS:4815 MEM:3210
  r207 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r205 costs: LO_REGS:0 HI_REGS:72 CALLER_SAVE_REGS:72 EVEN_REG:72 GENERAL_REGS:72 VFP_D0_D7_REGS:1080 VFP_LO_REGS:1080 ALL_REGS:1080 MEM:720
  r204 costs: LO_REGS:0 HI_REGS:72 CALLER_SAVE_REGS:72 EVEN_REG:72 GENERAL_REGS:72 VFP_D0_D7_REGS:1080 VFP_LO_REGS:1080 ALL_REGS:1080 MEM:720
  r203 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r202 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:4815 VFP_LO_REGS:4815 ALL_REGS:4815 MEM:3210
  r200 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r198 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r195 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r193 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r190 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r188 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r185 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r183 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r180 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r178 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r175 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r173 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r170 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r168 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r165 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r163 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r160 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r158 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r155 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r153 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r150 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r148 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r145 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r143 costs: LO_REGS:0 HI_REGS:72 CALLER_SAVE_REGS:72 EVEN_REG:72 GENERAL_REGS:72 VFP_D0_D7_REGS:1080 VFP_LO_REGS:1080 ALL_REGS:1080 MEM:720
  r142 costs: LO_REGS:0 HI_REGS:72 CALLER_SAVE_REGS:72 EVEN_REG:72 GENERAL_REGS:72 VFP_D0_D7_REGS:1080 VFP_LO_REGS:1080 ALL_REGS:1080 MEM:720
  r141 costs: LO_REGS:0 HI_REGS:52 CALLER_SAVE_REGS:52 EVEN_REG:52 GENERAL_REGS:52 VFP_D0_D7_REGS:780 VFP_LO_REGS:780 ALL_REGS:780 MEM:520
  r139 costs: LO_REGS:0 HI_REGS:52 CALLER_SAVE_REGS:52 EVEN_REG:52 GENERAL_REGS:52 VFP_D0_D7_REGS:780 VFP_LO_REGS:780 ALL_REGS:780 MEM:520
  r137 costs: LO_REGS:0 HI_REGS:330 CALLER_SAVE_REGS:330 EVEN_REG:330 GENERAL_REGS:330 VFP_D0_D7_REGS:4950 VFP_LO_REGS:4950 ALL_REGS:4950 MEM:3300
  r133 costs: LO_REGS:0 HI_REGS:34 CALLER_SAVE_REGS:34 EVEN_REG:34 GENERAL_REGS:34 VFP_D0_D7_REGS:510 VFP_LO_REGS:510 ALL_REGS:510 MEM:340
  r132 costs: LO_REGS:0 HI_REGS:34 CALLER_SAVE_REGS:34 EVEN_REG:34 GENERAL_REGS:34 VFP_D0_D7_REGS:510 VFP_LO_REGS:510 ALL_REGS:510 MEM:340
  r131 costs: LO_REGS:0 HI_REGS:34 CALLER_SAVE_REGS:34 EVEN_REG:34 GENERAL_REGS:34 VFP_D0_D7_REGS:510 VFP_LO_REGS:510 ALL_REGS:510 MEM:340
  r130 costs: LO_REGS:0 HI_REGS:34 CALLER_SAVE_REGS:34 EVEN_REG:34 GENERAL_REGS:34 VFP_D0_D7_REGS:510 VFP_LO_REGS:510 ALL_REGS:510 MEM:340
  r129 costs: LO_REGS:0 HI_REGS:34 CALLER_SAVE_REGS:34 EVEN_REG:34 GENERAL_REGS:34 VFP_D0_D7_REGS:765 VFP_LO_REGS:765 ALL_REGS:765 MEM:510
  r128 costs: LO_REGS:0 HI_REGS:52 CALLER_SAVE_REGS:52 EVEN_REG:52 GENERAL_REGS:52 VFP_D0_D7_REGS:790 VFP_LO_REGS:790 ALL_REGS:790 MEM:521
  r127 costs: LO_REGS:0 HI_REGS:106 CALLER_SAVE_REGS:106 EVEN_REG:106 GENERAL_REGS:106 VFP_D0_D7_REGS:1590 VFP_LO_REGS:1590 ALL_REGS:1590 MEM:1060
  r125 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r122 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r121 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r120 costs: LO_REGS:0 HI_REGS:106 CALLER_SAVE_REGS:106 EVEN_REG:106 GENERAL_REGS:106 VFP_D0_D7_REGS:1590 VFP_LO_REGS:1590 ALL_REGS:1590 MEM:1060
  r119 costs: LO_REGS:0 HI_REGS:106 CALLER_SAVE_REGS:106 EVEN_REG:106 GENERAL_REGS:106 VFP_D0_D7_REGS:1590 VFP_LO_REGS:1590 ALL_REGS:1590 MEM:1060
  r118 costs: LO_REGS:0 HI_REGS:106 CALLER_SAVE_REGS:106 EVEN_REG:106 GENERAL_REGS:106 VFP_D0_D7_REGS:1590 VFP_LO_REGS:1590 ALL_REGS:1590 MEM:1060
  r117 costs: LO_REGS:0 HI_REGS:106 CALLER_SAVE_REGS:106 EVEN_REG:106 GENERAL_REGS:106 VFP_D0_D7_REGS:1590 VFP_LO_REGS:1590 ALL_REGS:1590 MEM:1060
  r115 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r113 costs: LO_REGS:0 HI_REGS:640 CALLER_SAVE_REGS:640 EVEN_REG:640 GENERAL_REGS:640 VFP_D0_D7_REGS:69000 VFP_LO_REGS:69000 ALL_REGS:69000 MEM:46000


Pass 1 for finding pseudo/allocno costs

    r400: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r399: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r398: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r397: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r396: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r395: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r394: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r393: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r392: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r391: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r390: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r389: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r388: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r387: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r386: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r385: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r384: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r383: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r382: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r381: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r380: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r379: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r378: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r377: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r376: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r375: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r374: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r373: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r372: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r371: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r370: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r369: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r368: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r367: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r366: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r365: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r364: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r363: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r362: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r361: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r360: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r359: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r358: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r357: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r356: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r355: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r354: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r353: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r352: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r351: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r350: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r349: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r348: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r347: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r346: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r345: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r344: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r343: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r342: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r341: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r340: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r339: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r338: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r337: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r336: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r335: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r334: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r333: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r332: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r331: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r330: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r329: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r328: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r327: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r326: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r325: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r324: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r323: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r322: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r321: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r320: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r319: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r318: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r317: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r316: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r315: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r314: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r313: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r312: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r311: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r310: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r309: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r308: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r307: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r306: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r305: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r304: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r303: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r302: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r301: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r300: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r299: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r298: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r297: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r296: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r295: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r294: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r293: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r292: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r291: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r290: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r289: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r288: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r287: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r286: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r285: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r284: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r283: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r282: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r281: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r280: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r279: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r278: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r277: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r276: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r275: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r274: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r273: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r272: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r271: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r270: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r269: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r268: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r267: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r266: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r265: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r264: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r263: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r262: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r261: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r260: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r259: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r258: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r257: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r256: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r255: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r254: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r253: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r252: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r251: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r250: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r249: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r248: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r247: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r246: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r245: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r244: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r243: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r242: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r241: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r240: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r239: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r238: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r237: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r236: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r235: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r234: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r233: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r232: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r231: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r230: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r229: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r228: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r227: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r226: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r225: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r224: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r223: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r222: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r221: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r220: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r219: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r218: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r217: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r216: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r215: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r214: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r213: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r212: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r211: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r210: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r209: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r208: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r207: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r206: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r205: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r204: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r203: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r202: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r201: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r200: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r199: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r198: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r197: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r196: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r195: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r194: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r193: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r192: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r191: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r190: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r189: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r188: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r187: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r186: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r185: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r184: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r183: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r182: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r181: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r180: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r179: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r178: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r177: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r176: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r175: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r174: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r173: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r172: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r171: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r170: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r169: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r168: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r167: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r166: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r165: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r164: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r163: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r162: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r161: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r160: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r159: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r158: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r157: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r156: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r155: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r154: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r153: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r152: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r151: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r150: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r149: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r148: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r147: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r146: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r145: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r144: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r143: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r142: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r141: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r140: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r139: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r138: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r137: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r136: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r135: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r134: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r133: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r132: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r131: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r123: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r400 costs: GENERAL_REGS:310 VFP_D0_D7_REGS:6975 VFP_LO_REGS:6975 ALL_REGS:4650 MEM:4650
  r399 costs: GENERAL_REGS:34 VFP_D0_D7_REGS:765 VFP_LO_REGS:765 ALL_REGS:510 MEM:510
  r398 costs: GENERAL_REGS:1890 VFP_D0_D7_REGS:42525 VFP_LO_REGS:42525 ALL_REGS:28350 MEM:28350
  r397 costs: GENERAL_REGS:214 VFP_D0_D7_REGS:4815 VFP_LO_REGS:4815 ALL_REGS:3210 MEM:3210
  r396 costs: GENERAL_REGS:428 VFP_D0_D7_REGS:9630 VFP_LO_REGS:9630 ALL_REGS:6420 MEM:6420
  r395 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:2580 VFP_LO_REGS:2580 ALL_REGS:2580 MEM:1720
  r394 costs: LO_REGS:0 HI_REGS:106 CALLER_SAVE_REGS:106 EVEN_REG:106 GENERAL_REGS:106 VFP_D0_D7_REGS:5595 VFP_LO_REGS:5595 ALL_REGS:5595 MEM:3730
  r389 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r388 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:5895 VFP_LO_REGS:5895 ALL_REGS:5895 MEM:3930
  r383 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r382 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:5895 VFP_LO_REGS:5895 ALL_REGS:5895 MEM:3930
  r377 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r376 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:5895 VFP_LO_REGS:5895 ALL_REGS:5895 MEM:3930
  r371 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r370 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:5895 VFP_LO_REGS:5895 ALL_REGS:5895 MEM:3930
  r365 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r364 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:5895 VFP_LO_REGS:5895 ALL_REGS:5895 MEM:3930
  r359 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r358 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:5895 VFP_LO_REGS:5895 ALL_REGS:5895 MEM:3930
  r353 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r352 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:5895 VFP_LO_REGS:5895 ALL_REGS:5895 MEM:3930
  r347 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r346 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:5895 VFP_LO_REGS:5895 ALL_REGS:5895 MEM:3930
  r343 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r342 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r341 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:4815 VFP_LO_REGS:4815 ALL_REGS:4815 MEM:3210
  r338 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r337 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r336 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:4815 VFP_LO_REGS:4815 ALL_REGS:4815 MEM:3210
  r333 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r332 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r331 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:4815 VFP_LO_REGS:4815 ALL_REGS:4815 MEM:3210
  r328 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r327 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r326 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:4815 VFP_LO_REGS:4815 ALL_REGS:4815 MEM:3210
  r323 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r322 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r321 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:4815 VFP_LO_REGS:4815 ALL_REGS:4815 MEM:3210
  r318 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r317 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r316 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:4815 VFP_LO_REGS:4815 ALL_REGS:4815 MEM:3210
  r313 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r312 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r311 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:4815 VFP_LO_REGS:4815 ALL_REGS:4815 MEM:3210
  r308 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r307 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r306 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:4815 VFP_LO_REGS:4815 ALL_REGS:4815 MEM:3210
  r303 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r302 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r301 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:4815 VFP_LO_REGS:4815 ALL_REGS:4815 MEM:3210
  r298 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r297 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r296 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:4815 VFP_LO_REGS:4815 ALL_REGS:4815 MEM:3210
  r293 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r292 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r291 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:4815 VFP_LO_REGS:4815 ALL_REGS:4815 MEM:3210
  r288 costs: LO_REGS:0 HI_REGS:72 CALLER_SAVE_REGS:72 EVEN_REG:72 GENERAL_REGS:72 VFP_D0_D7_REGS:1620 VFP_LO_REGS:1620 ALL_REGS:1620 MEM:1080
  r286 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:780 VFP_LO_REGS:780 ALL_REGS:780 MEM:520
  r285 costs: LO_REGS:0 HI_REGS:52 CALLER_SAVE_REGS:52 EVEN_REG:52 GENERAL_REGS:52 VFP_D0_D7_REGS:1170 VFP_LO_REGS:1170 ALL_REGS:1170 MEM:780
  r281 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:4650 VFP_LO_REGS:4650 ALL_REGS:4650 MEM:3100
  r271 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:28350 VFP_LO_REGS:28350 ALL_REGS:28350 MEM:18900
  r269 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:19815 VFP_LO_REGS:19815 ALL_REGS:19815 MEM:13210
  r264 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:5595 VFP_LO_REGS:5595 ALL_REGS:5595 MEM:3730
  r263 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:4815 VFP_LO_REGS:4815 ALL_REGS:4815 MEM:3210
  r262 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:39420 VFP_LO_REGS:39420 ALL_REGS:39420 MEM:26280
  r261 costs: GENERAL_REGS:428 VFP_D0_D7_REGS:9315 VFP_LO_REGS:9315 ALL_REGS:6105 MEM:6210
  r260 costs: LO_REGS:0 HI_REGS:70 CALLER_SAVE_REGS:70 EVEN_REG:70 GENERAL_REGS:70 VFP_D0_D7_REGS:2115 VFP_LO_REGS:2115 ALL_REGS:2115 MEM:1410
  r259 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:2580 VFP_LO_REGS:2580 ALL_REGS:2580 MEM:1720
  r258 costs: LO_REGS:0 HI_REGS:34 CALLER_SAVE_REGS:34 EVEN_REG:34 GENERAL_REGS:34 VFP_D0_D7_REGS:510 VFP_LO_REGS:510 ALL_REGS:510 MEM:340
  r257 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:15780 VFP_LO_REGS:15780 ALL_REGS:15780 MEM:10520
  r256 costs: LO_REGS:0 HI_REGS:106 CALLER_SAVE_REGS:106 EVEN_REG:106 GENERAL_REGS:106 VFP_D0_D7_REGS:795 VFP_LO_REGS:795 ALL_REGS:795 MEM:530
  r255 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3195 VFP_LO_REGS:3195 ALL_REGS:3195 MEM:2130
  r254 costs: LO_REGS:0 HI_REGS:72 CALLER_SAVE_REGS:72 EVEN_REG:72 GENERAL_REGS:72 VFP_D0_D7_REGS:1080 VFP_LO_REGS:1080 ALL_REGS:1080 MEM:720
  r253 costs: LO_REGS:0 HI_REGS:72 CALLER_SAVE_REGS:72 EVEN_REG:72 GENERAL_REGS:72 VFP_D0_D7_REGS:1080 VFP_LO_REGS:1080 ALL_REGS:1080 MEM:720
  r252 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r251 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:4815 VFP_LO_REGS:4815 ALL_REGS:4815 MEM:3210
  r249 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r247 costs: LO_REGS:0 HI_REGS:72 CALLER_SAVE_REGS:72 EVEN_REG:72 GENERAL_REGS:72 VFP_D0_D7_REGS:1080 VFP_LO_REGS:1080 ALL_REGS:1080 MEM:720
  r246 costs: LO_REGS:0 HI_REGS:72 CALLER_SAVE_REGS:72 EVEN_REG:72 GENERAL_REGS:72 VFP_D0_D7_REGS:1080 VFP_LO_REGS:1080 ALL_REGS:1080 MEM:720
  r245 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r244 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:4815 VFP_LO_REGS:4815 ALL_REGS:4815 MEM:3210
  r242 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r240 costs: LO_REGS:0 HI_REGS:72 CALLER_SAVE_REGS:72 EVEN_REG:72 GENERAL_REGS:72 VFP_D0_D7_REGS:1080 VFP_LO_REGS:1080 ALL_REGS:1080 MEM:720
  r239 costs: LO_REGS:0 HI_REGS:72 CALLER_SAVE_REGS:72 EVEN_REG:72 GENERAL_REGS:72 VFP_D0_D7_REGS:1080 VFP_LO_REGS:1080 ALL_REGS:1080 MEM:720
  r238 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r237 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:4815 VFP_LO_REGS:4815 ALL_REGS:4815 MEM:3210
  r235 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r233 costs: LO_REGS:0 HI_REGS:72 CALLER_SAVE_REGS:72 EVEN_REG:72 GENERAL_REGS:72 VFP_D0_D7_REGS:1080 VFP_LO_REGS:1080 ALL_REGS:1080 MEM:720
  r232 costs: LO_REGS:0 HI_REGS:72 CALLER_SAVE_REGS:72 EVEN_REG:72 GENERAL_REGS:72 VFP_D0_D7_REGS:1080 VFP_LO_REGS:1080 ALL_REGS:1080 MEM:720
  r231 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r230 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:4815 VFP_LO_REGS:4815 ALL_REGS:4815 MEM:3210
  r228 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r226 costs: LO_REGS:0 HI_REGS:72 CALLER_SAVE_REGS:72 EVEN_REG:72 GENERAL_REGS:72 VFP_D0_D7_REGS:1080 VFP_LO_REGS:1080 ALL_REGS:1080 MEM:720
  r225 costs: LO_REGS:0 HI_REGS:72 CALLER_SAVE_REGS:72 EVEN_REG:72 GENERAL_REGS:72 VFP_D0_D7_REGS:1080 VFP_LO_REGS:1080 ALL_REGS:1080 MEM:720
  r224 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r223 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:4815 VFP_LO_REGS:4815 ALL_REGS:4815 MEM:3210
  r221 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r219 costs: LO_REGS:0 HI_REGS:72 CALLER_SAVE_REGS:72 EVEN_REG:72 GENERAL_REGS:72 VFP_D0_D7_REGS:1080 VFP_LO_REGS:1080 ALL_REGS:1080 MEM:720
  r218 costs: LO_REGS:0 HI_REGS:72 CALLER_SAVE_REGS:72 EVEN_REG:72 GENERAL_REGS:72 VFP_D0_D7_REGS:1080 VFP_LO_REGS:1080 ALL_REGS:1080 MEM:720
  r217 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r216 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:4815 VFP_LO_REGS:4815 ALL_REGS:4815 MEM:3210
  r214 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r212 costs: LO_REGS:0 HI_REGS:72 CALLER_SAVE_REGS:72 EVEN_REG:72 GENERAL_REGS:72 VFP_D0_D7_REGS:1080 VFP_LO_REGS:1080 ALL_REGS:1080 MEM:720
  r211 costs: LO_REGS:0 HI_REGS:72 CALLER_SAVE_REGS:72 EVEN_REG:72 GENERAL_REGS:72 VFP_D0_D7_REGS:1080 VFP_LO_REGS:1080 ALL_REGS:1080 MEM:720
  r210 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r209 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:4815 VFP_LO_REGS:4815 ALL_REGS:4815 MEM:3210
  r207 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r205 costs: LO_REGS:0 HI_REGS:72 CALLER_SAVE_REGS:72 EVEN_REG:72 GENERAL_REGS:72 VFP_D0_D7_REGS:1080 VFP_LO_REGS:1080 ALL_REGS:1080 MEM:720
  r204 costs: LO_REGS:0 HI_REGS:72 CALLER_SAVE_REGS:72 EVEN_REG:72 GENERAL_REGS:72 VFP_D0_D7_REGS:1080 VFP_LO_REGS:1080 ALL_REGS:1080 MEM:720
  r203 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r202 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:4815 VFP_LO_REGS:4815 ALL_REGS:4815 MEM:3210
  r200 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r198 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r195 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r193 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r190 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r188 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r185 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r183 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r180 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r178 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r175 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r173 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r170 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r168 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r165 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r163 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r160 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r158 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r155 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r153 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r150 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r148 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r145 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r143 costs: LO_REGS:0 HI_REGS:72 CALLER_SAVE_REGS:72 EVEN_REG:72 GENERAL_REGS:72 VFP_D0_D7_REGS:1080 VFP_LO_REGS:1080 ALL_REGS:1080 MEM:720
  r142 costs: LO_REGS:0 HI_REGS:72 CALLER_SAVE_REGS:72 EVEN_REG:72 GENERAL_REGS:72 VFP_D0_D7_REGS:1080 VFP_LO_REGS:1080 ALL_REGS:1080 MEM:720
  r141 costs: LO_REGS:0 HI_REGS:52 CALLER_SAVE_REGS:52 EVEN_REG:52 GENERAL_REGS:52 VFP_D0_D7_REGS:780 VFP_LO_REGS:780 ALL_REGS:780 MEM:520
  r139 costs: LO_REGS:0 HI_REGS:52 CALLER_SAVE_REGS:52 EVEN_REG:52 GENERAL_REGS:52 VFP_D0_D7_REGS:780 VFP_LO_REGS:780 ALL_REGS:780 MEM:520
  r137 costs: LO_REGS:0 HI_REGS:330 CALLER_SAVE_REGS:330 EVEN_REG:330 GENERAL_REGS:330 VFP_D0_D7_REGS:4950 VFP_LO_REGS:4950 ALL_REGS:4950 MEM:3300
  r133 costs: LO_REGS:0 HI_REGS:34 CALLER_SAVE_REGS:34 EVEN_REG:34 GENERAL_REGS:34 VFP_D0_D7_REGS:510 VFP_LO_REGS:510 ALL_REGS:510 MEM:340
  r132 costs: LO_REGS:0 HI_REGS:34 CALLER_SAVE_REGS:34 EVEN_REG:34 GENERAL_REGS:34 VFP_D0_D7_REGS:510 VFP_LO_REGS:510 ALL_REGS:510 MEM:340
  r131 costs: LO_REGS:0 HI_REGS:34 CALLER_SAVE_REGS:34 EVEN_REG:34 GENERAL_REGS:34 VFP_D0_D7_REGS:510 VFP_LO_REGS:510 ALL_REGS:510 MEM:340
  r130 costs: LO_REGS:0 HI_REGS:34 CALLER_SAVE_REGS:34 EVEN_REG:34 GENERAL_REGS:34 VFP_D0_D7_REGS:510 VFP_LO_REGS:510 ALL_REGS:510 MEM:340
  r129 costs: LO_REGS:0 HI_REGS:34 CALLER_SAVE_REGS:34 EVEN_REG:34 GENERAL_REGS:34 VFP_D0_D7_REGS:765 VFP_LO_REGS:765 ALL_REGS:765 MEM:510
  r128 costs: LO_REGS:0 HI_REGS:52 CALLER_SAVE_REGS:52 EVEN_REG:52 GENERAL_REGS:52 VFP_D0_D7_REGS:795 VFP_LO_REGS:795 ALL_REGS:795 MEM:530
  r127 costs: LO_REGS:0 HI_REGS:106 CALLER_SAVE_REGS:106 EVEN_REG:106 GENERAL_REGS:106 VFP_D0_D7_REGS:1590 VFP_LO_REGS:1590 ALL_REGS:1590 MEM:1060
  r125 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r122 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r121 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r120 costs: LO_REGS:0 HI_REGS:106 CALLER_SAVE_REGS:106 EVEN_REG:106 GENERAL_REGS:106 VFP_D0_D7_REGS:1590 VFP_LO_REGS:1590 ALL_REGS:1590 MEM:1060
  r119 costs: LO_REGS:0 HI_REGS:106 CALLER_SAVE_REGS:106 EVEN_REG:106 GENERAL_REGS:106 VFP_D0_D7_REGS:1590 VFP_LO_REGS:1590 ALL_REGS:1590 MEM:1060
  r118 costs: LO_REGS:0 HI_REGS:106 CALLER_SAVE_REGS:106 EVEN_REG:106 GENERAL_REGS:106 VFP_D0_D7_REGS:1590 VFP_LO_REGS:1590 ALL_REGS:1590 MEM:1060
  r117 costs: LO_REGS:0 HI_REGS:106 CALLER_SAVE_REGS:106 EVEN_REG:106 GENERAL_REGS:106 VFP_D0_D7_REGS:1590 VFP_LO_REGS:1590 ALL_REGS:1590 MEM:1060
  r115 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r113 costs: LO_REGS:0 HI_REGS:640 CALLER_SAVE_REGS:640 EVEN_REG:640 GENERAL_REGS:640 VFP_D0_D7_REGS:69000 VFP_LO_REGS:69000 ALL_REGS:69000 MEM:46000

;;   ======================================================
;;   -- basic block 9 from 83 to 89 -- before reload
;;   ======================================================

;;	  0--> b  1: i  70 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  83 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  85 r125=[r269]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  88 cc=cmp(zxt(r125,0x1,0x8),0)             :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  89 pc={(cc==0)?L86:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
changing bb of uid 70
  from 7 to 9
;;   total time = 3
;;   new head = 70
;;   new tail = 89

;;   ======================================================
;;   -- basic block 7 from 71 to 77 -- before reload
;;   ======================================================

;;	  0--> b  1: i  71 {r0=call [`HAL_GetTick'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  1: i 771 r398=r0                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  1: i  73 r271=r398-r257                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  1: i  76 cc=cmp(r271,0x2)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  4--> b  1: i  77 pc={(leu(cc,0))?L81:pc}                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 71
;;   new tail = 77

;;   ======================================================
;;   -- basic block 15 from 144 to 150 -- before reload
;;   ======================================================

;;	  0--> b  1: i 132 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 144 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 146 r137=[r394+0x90]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 149 cc=cmp(zxt(r137,0x1,0x1),0)             :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 150 pc={(cc==0)?L147:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
changing bb of uid 132
  from 14 to 15
;;   total time = 3
;;   new head = 132
;;   new tail = 150

;;   ======================================================
;;   -- basic block 14 from 133 to 141 -- before reload
;;   ======================================================

;;	  0--> b  1: i 133 {r0=call [`HAL_GetTick'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  1: i 773 r400=r0                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  1: i 136 r281=r400-r259                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  1: i 140 cc=cmp(r281,r395)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  4--> b  1: i 141 pc={(gtu(cc,0))?L135:pc}                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 133
;;   new tail = 141

;;   ======================================================
;;   -- basic block 2 from 769 to 23 -- before reload
;;   ======================================================

;;	  0--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  13 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  14 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  15 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  16 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  17 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  18 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  19 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 769 r396=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   2 r262=r396                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  20 r113=[r262]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  22 {cc=cmp(r113&0x80000,0);r263=r113&0x80000;}:cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  23 pc={(cc==0)?L640:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 12
;;   new tail = 23

;;   ======================================================
;;   -- basic block 3 from 25 to 33 -- before reload
;;   ======================================================

;;	  0--> b  0: i  25 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  26 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  27 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  28 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  29 r264=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  30 r115=[r264+0x58]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  32 cc=cmp(zxt(r115,0x1,0x1c),0)            :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  33 pc={(cc!=0)?L644:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 25
;;   new tail = 33

;;   ======================================================
;;   -- basic block 4 from 35 to 774 -- before reload
;;   ======================================================

;;	  0--> b  0: i  35 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  36 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  37 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  39 r117=[r264+0x58]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   4 r255=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  40 r118=r117|0x10000000                    :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  42 [r264+0x58]=r118                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  43 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  45 r119=[r264+0x58]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  46 r120=r119&0x10000000                    :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  47 [sfp-0x4]=r120                          :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  48 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  49 r256=[sfp-0x4]                          :cortex_m4_a,cortex_m4_b:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  50 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  51 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  52 loc 0x1                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 774 pc=L53                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 9
;;   new head = 35
;;   new tail = 774

;;   ======================================================
;;   -- basic block 5 from 5 to 5 -- before reload
;;   ======================================================

;;	  0--> b  0: i   5 r255=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 5
;;   new tail = 5

;;   ======================================================
;;   -- basic block 6 from 55 to 776 -- before reload
;;   ======================================================

;;	  0--> b  0: i  55 loc r255#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  56 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  57 r269=0x40007000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  58 r121=[r269]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  59 r122=r121|0x100                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  61 [r269]=r122                             :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  62 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  63 {r0=call [`HAL_GetTick'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 770 r397=r0                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  64 r257=r397                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  65 loc r257                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  66 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 776 pc=L81                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 9
;;   new head = 55
;;   new tail = 776

;;   ======================================================
;;   -- basic block 8 from 7 to 778 -- before reload
;;   ======================================================

;;	  0--> b  0: i   7 r261=0x3                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 778 pc=L164                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 7
;;   new tail = 778

;;   ======================================================
;;   -- basic block 10 from 782 to 782 -- before reload
;;   ======================================================

;;	  0--> b  0: i 782 pc=L781                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 782
;;   new tail = 782

;;   ======================================================
;;   -- basic block 11 from 94 to 96 -- before reload
;;   ======================================================

;;	  0--> b  0: i  94 r128=[r262+0x50]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  95 cc=cmp(r128,r260)                       :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  96 pc={(cc==0)?L153:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 94
;;   new tail = 96

;;   ======================================================
;;   -- basic block 12 from 98 to 122 -- before reload
;;   ======================================================

;;	  0--> b  0: i  98 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 100 r129=[r394+0x90]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 105 r130=[r394+0x90]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 106 r131=r130|0x10000                       :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 108 [r394+0x90]=r131                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 111 r132=[r394+0x90]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 112 r133=r132&0xfffffffffffeffff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 114 [r394+0x90]=r133                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 101 r258=r129&0xfffffffffffffcff            :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  9--> b  0: i 650 loc r258                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 102 loc r258                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 103 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 109 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 115 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 117 [r394+0x90]=r258                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 118 loc D#1                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 119 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 121 cc=cmp(zxt(r129,0x1,0),0)               :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 122 pc={(cc==0)?L648:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 12
;;   new head = 98
;;   new tail = 122

;;   ======================================================
;;   -- basic block 13 from 124 to 784 -- before reload
;;   ======================================================

;;	  0--> b  0: i 124 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 125 {r0=call [`HAL_GetTick'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 772 r399=r0                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 126 r259=r399                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 127 loc r259                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 128 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 139 r395=0x1388                             :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 784 pc=L142                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 124
;;   new tail = 784

;;   ======================================================
;;   -- basic block 16 from 152 to 786 -- before reload
;;   ======================================================

;;	  0--> b  0: i 152 r260=[r262+0x50]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 786 pc=L153                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 152
;;   new tail = 786

;;   ======================================================
;;   -- basic block 17 from 6 to 6 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 r260=r128                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 6
;;   new tail = 6

;;   ======================================================
;;   -- basic block 18 from 155 to 8 -- before reload
;;   ======================================================

;;	  0--> b  0: i 155 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 156 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 157 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 158 r285=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 159 r139=[r285+0x90]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 160 r286=r139&0xfffffffffffffcff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 161 r141=r286|r260                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 163 [r285+0x90]=r141                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  7--> b  0: i   8 r261=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 7
;;   new head = 155
;;   new tail = 8

;;   ======================================================
;;   -- basic block 19 from 166 to 170 -- before reload
;;   ======================================================

;;	  0--> b  0: i 166 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 167 loc r261#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 168 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 170 {pc={(r255!=0)?L175:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 166
;;   new tail = 170

;;   ======================================================
;;   -- basic block 20 from 172 to 788 -- before reload
;;   ======================================================

;;	  0--> b  0: i 172 r113=[r262]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 788 pc=L184                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 172
;;   new tail = 788

;;   ======================================================
;;   -- basic block 21 from 177 to 790 -- before reload
;;   ======================================================

;;	  0--> b  0: i 177 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 178 r288=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 179 r142=[r288+0x58]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 180 r143=r142&0xffffffffefffffff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 182 [r288+0x58]=r143                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 183 r113=[r262]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 790 pc=L184                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 7
;;   new head = 177
;;   new tail = 790

;;   ======================================================
;;   -- basic block 22 from 9 to 9 -- before reload
;;   ======================================================

;;	  0--> b  0: i   9 r261=r263                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 9
;;   new tail = 9

;;   ======================================================
;;   -- basic block 23 from 186 to 190 -- before reload
;;   ======================================================

;;	  0--> b  0: i 186 loc r261#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 187 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 189 cc=cmp(zxt(r113,0x1,0),0)               :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 190 pc={(cc==0)?L201:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 186
;;   new tail = 190

;;   ======================================================
;;   -- basic block 24 from 192 to 200 -- before reload
;;   ======================================================

;;	  0--> b  0: i 192 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 193 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 194 r291=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 195 r145=[r291+0x88]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 196 r292=r145&0xfffffffffffffffc            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 197 r293=[r262+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 198 r148=r292|r293                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 200 [r291+0x88]=r148                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 8
;;   new head = 192
;;   new tail = 200

;;   ======================================================
;;   -- basic block 25 from 203 to 206 -- before reload
;;   ======================================================

;;	  0--> b  0: i 203 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 205 cc=cmp(zxt(r113,0x1,0x1),0)             :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 206 pc={(cc==0)?L217:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 203
;;   new tail = 206

;;   ======================================================
;;   -- basic block 26 from 208 to 216 -- before reload
;;   ======================================================

;;	  0--> b  0: i 208 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 209 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 210 r296=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 211 r150=[r296+0x88]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 212 r297=r150&0xfffffffffffffff3            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 213 r298=[r262+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 214 r153=r297|r298                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 216 [r296+0x88]=r153                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 8
;;   new head = 208
;;   new tail = 216

;;   ======================================================
;;   -- basic block 27 from 219 to 222 -- before reload
;;   ======================================================

;;	  0--> b  0: i 219 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 221 cc=cmp(zxt(r113,0x1,0x2),0)             :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 222 pc={(cc==0)?L233:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 219
;;   new tail = 222

;;   ======================================================
;;   -- basic block 28 from 224 to 232 -- before reload
;;   ======================================================

;;	  0--> b  0: i 224 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 225 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 226 r301=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 227 r155=[r301+0x88]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 228 r302=r155&0xffffffffffffffcf            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 229 r303=[r262+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 230 r158=r302|r303                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 232 [r301+0x88]=r158                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 8
;;   new head = 224
;;   new tail = 232

;;   ======================================================
;;   -- basic block 29 from 235 to 238 -- before reload
;;   ======================================================

;;	  0--> b  0: i 235 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 237 cc=cmp(zxt(r113,0x1,0x3),0)             :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 238 pc={(cc==0)?L249:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 235
;;   new tail = 238

;;   ======================================================
;;   -- basic block 30 from 240 to 248 -- before reload
;;   ======================================================

;;	  0--> b  0: i 240 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 241 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 242 r306=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 243 r160=[r306+0x88]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 244 r307=r160&0xffffffffffffff3f            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 245 r308=[r262+0x10]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 246 r163=r307|r308                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 248 [r306+0x88]=r163                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 8
;;   new head = 240
;;   new tail = 248

;;   ======================================================
;;   -- basic block 31 from 251 to 254 -- before reload
;;   ======================================================

;;	  0--> b  0: i 251 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 253 cc=cmp(zxt(r113,0x1,0x4),0)             :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 254 pc={(cc==0)?L265:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 251
;;   new tail = 254

;;   ======================================================
;;   -- basic block 32 from 256 to 264 -- before reload
;;   ======================================================

;;	  0--> b  0: i 256 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 257 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 258 r311=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 259 r165=[r311+0x88]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 260 r312=r165&0xfffffffffffffcff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 261 r313=[r262+0x14]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 262 r168=r312|r313                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 264 [r311+0x88]=r168                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 8
;;   new head = 256
;;   new tail = 264

;;   ======================================================
;;   -- basic block 33 from 267 to 270 -- before reload
;;   ======================================================

;;	  0--> b  0: i 267 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 269 cc=cmp(zxt(r113,0x1,0x5),0)             :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 270 pc={(cc==0)?L281:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 267
;;   new tail = 270

;;   ======================================================
;;   -- basic block 34 from 272 to 280 -- before reload
;;   ======================================================

;;	  0--> b  0: i 272 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 273 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 274 r316=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 275 r170=[r316+0x88]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 276 r317=r170&0xfffffffffffff3ff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 277 r318=[r262+0x18]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 278 r173=r317|r318                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 280 [r316+0x88]=r173                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 8
;;   new head = 272
;;   new tail = 280

;;   ======================================================
;;   -- basic block 35 from 283 to 286 -- before reload
;;   ======================================================

;;	  0--> b  0: i 283 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 285 cc=cmp(zxt(r113,0x1,0x6),0)             :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 286 pc={(cc==0)?L297:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 283
;;   new tail = 286

;;   ======================================================
;;   -- basic block 36 from 288 to 296 -- before reload
;;   ======================================================

;;	  0--> b  0: i 288 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 289 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 290 r321=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 291 r175=[r321+0x88]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 292 r322=r175&0xffffffffffffcfff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 293 r323=[r262+0x1c]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 294 r178=r322|r323                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 296 [r321+0x88]=r178                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 8
;;   new head = 288
;;   new tail = 296

;;   ======================================================
;;   -- basic block 37 from 299 to 302 -- before reload
;;   ======================================================

;;	  0--> b  0: i 299 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 301 cc=cmp(zxt(r113,0x1,0x7),0)             :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 302 pc={(cc==0)?L313:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 299
;;   new tail = 302

;;   ======================================================
;;   -- basic block 38 from 304 to 312 -- before reload
;;   ======================================================

;;	  0--> b  0: i 304 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 305 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 306 r326=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 307 r180=[r326+0x88]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 308 r327=r180&0xffffffffffff3fff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 309 r328=[r262+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 310 r183=r327|r328                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 312 [r326+0x88]=r183                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 8
;;   new head = 304
;;   new tail = 312

;;   ======================================================
;;   -- basic block 39 from 315 to 318 -- before reload
;;   ======================================================

;;	  0--> b  0: i 315 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 317 cc=cmp(zxt(r113,0x1,0x8),0)             :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 318 pc={(cc==0)?L329:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 315
;;   new tail = 318

;;   ======================================================
;;   -- basic block 40 from 320 to 328 -- before reload
;;   ======================================================

;;	  0--> b  0: i 320 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 321 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 322 r331=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 323 r185=[r331+0x88]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 324 r332=r185&0xfffffffffffcffff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 325 r333=[r262+0x24]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 326 r188=r332|r333                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 328 [r331+0x88]=r188                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 8
;;   new head = 320
;;   new tail = 328

;;   ======================================================
;;   -- basic block 41 from 331 to 334 -- before reload
;;   ======================================================

;;	  0--> b  0: i 331 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 333 cc=cmp(zxt(r113,0x1,0x11),0)            :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 334 pc={(cc==0)?L345:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 331
;;   new tail = 334

;;   ======================================================
;;   -- basic block 42 from 336 to 344 -- before reload
;;   ======================================================

;;	  0--> b  0: i 336 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 337 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 338 r336=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 339 r190=[r336+0x9c]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 340 r337=r190&0xfffffffffffffffc            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 341 r338=[r262+0x28]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 342 r193=r337|r338                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 344 [r336+0x9c]=r193                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 8
;;   new head = 336
;;   new tail = 344

;;   ======================================================
;;   -- basic block 43 from 347 to 350 -- before reload
;;   ======================================================

;;	  0--> b  0: i 347 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 349 cc=cmp(zxt(r113,0x1,0x9),0)             :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 350 pc={(cc==0)?L361:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 347
;;   new tail = 350

;;   ======================================================
;;   -- basic block 44 from 352 to 360 -- before reload
;;   ======================================================

;;	  0--> b  0: i 352 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 353 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 354 r341=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 355 r195=[r341+0x88]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 356 r342=r195&0xfffffffffff3ffff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 357 r343=[r262+0x2c]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 358 r198=r342|r343                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 360 [r341+0x88]=r198                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 8
;;   new head = 352
;;   new tail = 360

;;   ======================================================
;;   -- basic block 45 from 363 to 366 -- before reload
;;   ======================================================

;;	  0--> b  0: i 363 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 365 cc=cmp(zxt(r113,0x1,0xa),0)             :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 366 pc={(cc==0)?L392:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 363
;;   new tail = 366

;;   ======================================================
;;   -- basic block 46 from 372 to 384 -- before reload
;;   ======================================================

;;	  0--> b  0: i 372 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 373 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 374 r346=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 375 r200=[r346+0x88]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 377 r347=r200&0xffffffffffcfffff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 376 r202=[r262+0x30]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  7--> b  0: i 378 r203=r347|r202                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 380 [r346+0x88]=r203                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 381 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 383 cc=cmp(r202,0x100000)                   :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 384 pc={(cc!=0)?L392:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 10
;;   new head = 372
;;   new tail = 384

;;   ======================================================
;;   -- basic block 47 from 386 to 391 -- before reload
;;   ======================================================

;;	  0--> b  0: i 386 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 388 r204=[r346+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 389 r205=r204|0x100000                      :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 391 [r346+0xc]=r205                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 386
;;   new tail = 391

;;   ======================================================
;;   -- basic block 48 from 394 to 397 -- before reload
;;   ======================================================

;;	  0--> b  0: i 394 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 396 cc=cmp(zxt(r113,0x1,0xb),0)             :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 397 pc={(cc==0)?L423:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 394
;;   new tail = 397

;;   ======================================================
;;   -- basic block 49 from 403 to 415 -- before reload
;;   ======================================================

;;	  0--> b  0: i 403 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 404 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 405 r352=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 406 r207=[r352+0x88]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 408 r353=r207&0xffffffffff3fffff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 407 r209=[r262+0x34]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  7--> b  0: i 409 r210=r353|r209                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 411 [r352+0x88]=r210                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 412 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 414 cc=cmp(r209,0x400000)                   :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 415 pc={(cc!=0)?L423:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 10
;;   new head = 403
;;   new tail = 415

;;   ======================================================
;;   -- basic block 50 from 417 to 422 -- before reload
;;   ======================================================

;;	  0--> b  0: i 417 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 419 r211=[r352+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 420 r212=r211|0x100000                      :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 422 [r352+0xc]=r212                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 417
;;   new tail = 422

;;   ======================================================
;;   -- basic block 51 from 425 to 428 -- before reload
;;   ======================================================

;;	  0--> b  0: i 425 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 427 cc=cmp(zxt(r113,0x1,0xc),0)             :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 428 pc={(cc==0)?L454:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 425
;;   new tail = 428

;;   ======================================================
;;   -- basic block 52 from 434 to 446 -- before reload
;;   ======================================================

;;	  0--> b  0: i 434 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 435 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 436 r358=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 437 r214=[r358+0x88]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 439 r359=r214&0xfffffffffcffffff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 438 r216=[r262+0x38]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  7--> b  0: i 440 r217=r359|r216                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 442 [r358+0x88]=r217                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 443 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 445 cc=cmp(r216,0x1000000)                  :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 446 pc={(cc!=0)?L454:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 10
;;   new head = 434
;;   new tail = 446

;;   ======================================================
;;   -- basic block 53 from 448 to 453 -- before reload
;;   ======================================================

;;	  0--> b  0: i 448 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 450 r218=[r358+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 451 r219=r218|0x100000                      :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 453 [r358+0xc]=r219                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 448
;;   new tail = 453

;;   ======================================================
;;   -- basic block 54 from 456 to 459 -- before reload
;;   ======================================================

;;	  0--> b  0: i 456 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 458 cc=cmp(zxt(r113,0x1,0xd),0)             :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 459 pc={(cc==0)?L485:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 456
;;   new tail = 459

;;   ======================================================
;;   -- basic block 55 from 465 to 477 -- before reload
;;   ======================================================

;;	  0--> b  0: i 465 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 466 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 467 r364=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 468 r221=[r364+0x88]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 470 r365=r221&0xfffffffff3ffffff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 469 r223=[r262+0x3c]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  7--> b  0: i 471 r224=r365|r223                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 473 [r364+0x88]=r224                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 474 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 476 cc=cmp(r223,0x8000000)                  :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 477 pc={(cc!=0)?L485:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 10
;;   new head = 465
;;   new tail = 477

;;   ======================================================
;;   -- basic block 56 from 479 to 484 -- before reload
;;   ======================================================

;;	  0--> b  0: i 479 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 481 r225=[r364+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 482 r226=r225|0x100000                      :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 484 [r364+0xc]=r226                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 479
;;   new tail = 484

;;   ======================================================
;;   -- basic block 57 from 487 to 490 -- before reload
;;   ======================================================

;;	  0--> b  0: i 487 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 489 cc=cmp(zxt(r113,0x1,0xe),0)             :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 490 pc={(cc==0)?L516:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 487
;;   new tail = 490

;;   ======================================================
;;   -- basic block 58 from 496 to 508 -- before reload
;;   ======================================================

;;	  0--> b  0: i 496 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 497 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 498 r370=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 499 r228=[r370+0x88]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 501 r371=r228&0xfffffffff3ffffff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 500 r230=[r262+0x40]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  7--> b  0: i 502 r231=r371|r230                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 504 [r370+0x88]=r231                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 505 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 507 cc=cmp(r230,0x8000000)                  :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 508 pc={(cc!=0)?L516:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 10
;;   new head = 496
;;   new tail = 508

;;   ======================================================
;;   -- basic block 59 from 510 to 515 -- before reload
;;   ======================================================

;;	  0--> b  0: i 510 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 512 r232=[r370+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 513 r233=r232|0x100000                      :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 515 [r370+0xc]=r233                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 510
;;   new tail = 515

;;   ======================================================
;;   -- basic block 60 from 518 to 521 -- before reload
;;   ======================================================

;;	  0--> b  0: i 518 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 520 cc=cmp(zxt(r113,0x1,0xf),0)             :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 521 pc={(cc==0)?L547:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 518
;;   new tail = 521

;;   ======================================================
;;   -- basic block 61 from 527 to 539 -- before reload
;;   ======================================================

;;	  0--> b  0: i 527 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 528 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 529 r376=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 530 r235=[r376+0x88]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 532 r377=r235&0xffffffffcfffffff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 531 r237=[r262+0x44]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  7--> b  0: i 533 r238=r377|r237                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 535 [r376+0x88]=r238                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 536 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 538 cc=cmp(r237,0x10000000)                 :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 539 pc={(cc!=0)?L547:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 10
;;   new head = 527
;;   new tail = 539

;;   ======================================================
;;   -- basic block 62 from 541 to 546 -- before reload
;;   ======================================================

;;	  0--> b  0: i 541 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 543 r239=[r376+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 544 r240=r239|0x10000                       :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 546 [r376+0xc]=r240                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 541
;;   new tail = 546

;;   ======================================================
;;   -- basic block 63 from 549 to 552 -- before reload
;;   ======================================================

;;	  0--> b  0: i 549 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 551 cc=cmp(zxt(r113,0x1,0x10),0)            :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 552 pc={(cc==0)?L578:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 549
;;   new tail = 552

;;   ======================================================
;;   -- basic block 64 from 558 to 570 -- before reload
;;   ======================================================

;;	  0--> b  0: i 558 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 559 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 560 r382=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 561 r242=[r382+0x88]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 563 r383=r242&0x3fffffff                    :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 562 r244=[r262+0x48]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  7--> b  0: i 564 r245=r383|r244                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 566 [r382+0x88]=r245                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 567 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 569 cc=cmp(r244,0x40000000)                 :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 570 pc={(cc!=0)?L578:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 10
;;   new head = 558
;;   new tail = 570

;;   ======================================================
;;   -- basic block 65 from 572 to 577 -- before reload
;;   ======================================================

;;	  0--> b  0: i 572 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 574 r246=[r382+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 575 r247=r246|0x10000                       :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 577 [r382+0xc]=r247                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 572
;;   new tail = 577

;;   ======================================================
;;   -- basic block 66 from 580 to 583 -- before reload
;;   ======================================================

;;	  0--> b  0: i 580 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 582 cc=cmp(zxt(r113,0x1,0x12),0)            :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 583 pc={(cc==0)?L649:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 580
;;   new tail = 583

;;   ======================================================
;;   -- basic block 67 from 589 to 601 -- before reload
;;   ======================================================

;;	  0--> b  0: i 589 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 590 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 591 r388=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 593 r251=[r262+0x4c]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 592 r249=[r388+0x9c]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i 594 r389=r249&0xffffffffffcfffff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 595 r252=r389|r251                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 597 [r388+0x9c]=r252                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 598 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 600 cc=cmp(r251,0x200000)                   :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 601 pc={(cc!=0)?L649:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 8
;;   new head = 589
;;   new tail = 601

;;   ======================================================
;;   -- basic block 68 from 603 to 792 -- before reload
;;   ======================================================

;;	  0--> b  0: i 603 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 605 r253=[r388+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 606 r254=r253|0x100000                      :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 608 [r388+0xc]=r254                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 611 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 792 pc=L649                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 603
;;   new tail = 792

;;   ======================================================
;;   -- basic block 69 from 617 to 628 -- before reload
;;   ======================================================

;;	  0--> b  0: i 617 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 618 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 619 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 620 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 621 r394=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 622 r127=[r394+0x90]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 624 loc r127&0x300                          :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 625 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 627 {cc=cmp(r127&0x300,0);r260=r127&0x300;} :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 628 pc={(cc!=0)?L626:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 617
;;   new tail = 628

;;   ======================================================
;;   -- basic block 70 from 630 to 794 -- before reload
;;   ======================================================

;;	  0--> b  0: i 630 r260=[r262+0x50]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 794 pc=L153                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 630
;;   new tail = 794

;;   ======================================================
;;   -- basic block 71 from 634 to 635 -- before reload
;;   ======================================================

;;	  0--> b  0: i 634 r0=r261                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 635 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 634
;;   new tail = 635


;; Procedure interblock/speculative motions == 2/2 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_RCCEx_PeriphCLKConfig

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={6d,7u} r1={5d} r2={5d} r3={5d} r7={1d,71u} r12={8d} r13={1d,75u} r14={5d} r15={4d} r16={5d} r17={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={41d,36u} r101={4d} r102={1d,73u} r103={1d,70u} r104={4d} r105={4d} r106={4d} r113={3d,21u} r115={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r125={1d,1u} r127={1d,3u} r128={1d,2u} r129={1d,2u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={1d,1u} r137={1d,1u} r139={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r145={1d,1u} r148={1d,1u} r150={1d,1u} r153={1d,1u} r155={1d,1u} r158={1d,1u} r160={1d,1u} r163={1d,1u} r165={1d,1u} r168={1d,1u} r170={1d,1u} r173={1d,1u} r175={1d,1u} r178={1d,1u} r180={1d,1u} r183={1d,1u} r185={1d,1u} r188={1d,1u} r190={1d,1u} r193={1d,1u} r195={1d,1u} r198={1d,1u} r200={1d,1u} r202={1d,2u} r203={1d,1u} r204={1d,1u} r205={1d,1u} r207={1d,1u} r209={1d,2u} r210={1d,1u} r211={1d,1u} r212={1d,1u} r214={1d,1u} r216={1d,2u} r217={1d,1u} r218={1d,1u} r219={1d,1u} r221={1d,1u} r223={1d,2u} r224={1d,1u} r225={1d,1u} r226={1d,1u} r228={1d,1u} r230={1d,2u} r231={1d,1u} r232={1d,1u} r233={1d,1u} r235={1d,1u} r237={1d,2u} r238={1d,1u} r239={1d,1u} r240={1d,1u} r242={1d,1u} r244={1d,2u} r245={1d,1u} r246={1d,1u} r247={1d,1u} r249={1d,1u} r251={1d,2u} r252={1d,1u} r253={1d,1u} r254={1d,1u} r255={2d,2u} r256={1d} r257={1d,2u} r258={1d,3u} r259={1d,2u} r260={4d,2u} r261={3d,3u} r262={1d,25u} r263={1d,1u} r264={1d,4u} r269={1d,3u} r271={1d,1u} r281={1d,1u,1e} r285={1d,2u} r286={1d,1u} r288={1d,2u} r291={1d,2u} r292={1d,1u} r293={1d,1u} r296={1d,2u} r297={1d,1u} r298={1d,1u} r301={1d,2u} r302={1d,1u} r303={1d,1u} r306={1d,2u} r307={1d,1u} r308={1d,1u} r311={1d,2u} r312={1d,1u} r313={1d,1u} r316={1d,2u} r317={1d,1u} r318={1d,1u} r321={1d,2u} r322={1d,1u} r323={1d,1u} r326={1d,2u} r327={1d,1u} r328={1d,1u} r331={1d,2u} r332={1d,1u} r333={1d,1u} r336={1d,2u} r337={1d,1u} r338={1d,1u} r341={1d,2u} r342={1d,1u} r343={1d,1u} r346={1d,4u} r347={1d,1u} r352={1d,4u} r353={1d,1u} r358={1d,4u} r359={1d,1u} r364={1d,4u} r365={1d,1u} r370={1d,4u} r371={1d,1u} r376={1d,4u} r377={1d,1u} r382={1d,4u} r383={1d,1u} r388={1d,4u} r389={1d,1u} r394={1d,8u} r395={1d,1u} r396={1d,1u} r397={1d,1u} r398={1d,1u} r399={1d,1u} r400={1d,1u} 
;;    total ref usage 1150{550d,599u,1e} in 413{409 regular + 4 call} insns.
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 10 21 2 NOTE_INSN_FUNCTION_BEG)
(note 21 3 12 2 NOTE_INSN_DELETED)
(debug_insn 12 21 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":125:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":126:3 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":127:3 -1
     (nil))
(debug_insn 15 14 16 2 (var_location:QI ret (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":127:21 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":128:3 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":128:21 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":131:3 -1
     (nil))
(debug_insn 19 18 769 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":134:3 -1
     (nil))
(insn 769 19 2 2 (set (reg:SI 396)
        (reg:SI 0 r0 [ PeriphClkInit ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":124:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ PeriphClkInit ])
        (nil)))
(insn 2 769 20 2 (set (reg/v/f:SI 262 [ PeriphClkInit ])
        (reg:SI 396)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":124:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 396)
        (nil)))
(insn 20 2 22 2 (set (reg:SI 113 [ _1 ])
        (mem:SI (reg/v/f:SI 262 [ PeriphClkInit ]) [1 PeriphClkInit_179(D)->PeriphClockSelection+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":134:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 22 20 23 2 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 113 [ _1 ])
                        (const_int 524288 [0x80000]))
                    (const_int 0 [0])))
            (set (reg:SI 263)
                (and:SI (reg:SI 113 [ _1 ])
                    (const_int 524288 [0x80000])))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":134:5 91 {*andsi3_compare0}
     (nil))
(jump_insn 23 22 24 2 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 640)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":134:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 640)
(note 24 23 31 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 31 24 25 3 NOTE_INSN_DELETED)
(debug_insn 25 31 26 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":136:5 -1
     (nil))
(debug_insn 26 25 27 3 (var_location:QI pwrclkchanged (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":136:22 -1
     (nil))
(debug_insn 27 26 28 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":139:5 -1
     (nil))
(debug_insn 28 27 29 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":142:5 -1
     (nil))
(insn 29 28 30 3 (set (reg/f:SI 264)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":142:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 30 29 32 3 (set (reg:SI 115 [ _3 ])
        (mem/v:SI (plus:SI (reg/f:SI 264)
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":142:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 32 30 33 3 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 115 [ _3 ])
                (const_int 1 [0x1])
                (const_int 28 [0x1c]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":142:7 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(jump_insn 33 32 34 3 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 644)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":142:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 644)
(note 34 33 35 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 35 34 36 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":144:7 -1
     (nil))
(debug_insn 36 35 37 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":144:7 -1
     (nil))
(debug_insn 37 36 39 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":144:7 -1
     (nil))
(insn 39 37 4 4 (set (reg:SI 117 [ _5 ])
        (mem/v:SI (plus:SI (reg/f:SI 264)
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":144:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 4 39 40 4 (set (reg/v:SI 255 [ pwrclkchanged ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":145:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 40 4 42 4 (set (reg:SI 118 [ _6 ])
        (ior:SI (reg:SI 117 [ _5 ])
            (const_int 268435456 [0x10000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":144:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
        (nil)))
(insn 42 40 43 4 (set (mem/v:SI (plus:SI (reg/f:SI 264)
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])
        (reg:SI 118 [ _6 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":144:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (nil)))
(debug_insn 43 42 45 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":144:7 -1
     (nil))
(insn 45 43 46 4 (set (reg:SI 119 [ _7 ])
        (mem/v:SI (plus:SI (reg/f:SI 264)
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":144:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 264)
        (nil)))
(insn 46 45 47 4 (set (reg:SI 120 [ _8 ])
        (and:SI (reg:SI 119 [ _7 ])
            (const_int 268435456 [0x10000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":144:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
        (nil)))
(insn 47 46 48 4 (set (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 tmpreg+0 S4 A32])
        (reg:SI 120 [ _8 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":144:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 120 [ _8 ])
        (nil)))
(debug_insn 48 47 49 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":144:7 -1
     (nil))
(insn 49 48 50 4 (set (reg:SI 256 [ vol.0_182 ])
        (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 tmpreg+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":144:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_UNUSED (reg:SI 256 [ vol.0_182 ])
        (nil)))
(debug_insn 50 49 51 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":144:7 -1
     (nil))
(debug_insn 51 50 52 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":145:7 -1
     (nil))
(debug_insn 52 51 774 4 (var_location:QI pwrclkchanged (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":145:21 -1
     (nil))
(jump_insn 774 52 775 4 (set (pc)
        (label_ref 53)) 284 {*arm_jump}
     (nil)
 -> 53)
(barrier 775 774 644)
(code_label 644 775 643 5 50 (nil) [1 uses])
(note 643 644 5 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 5 643 53 5 (set (reg/v:SI 255 [ pwrclkchanged ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":136:22 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 53 5 54 6 3 (nil) [1 uses])
(note 54 53 55 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 55 54 56 6 (var_location:QI pwrclkchanged (subreg:QI (reg/v:SI 255 [ pwrclkchanged ]) 0)) -1
     (nil))
(debug_insn 56 55 57 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":149:5 -1
     (nil))
(insn 57 56 58 6 (set (reg/f:SI 269)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":149:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 58 57 59 6 (set (reg:SI 121 [ _9 ])
        (mem/v:SI (reg/f:SI 269) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":149:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 59 58 61 6 (set (reg:SI 122 [ _10 ])
        (ior:SI (reg:SI 121 [ _9 ])
            (const_int 256 [0x100]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":149:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 121 [ _9 ])
        (nil)))
(insn 61 59 62 6 (set (mem/v:SI (reg/f:SI 269) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR1+0 S4 A64])
        (reg:SI 122 [ _10 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":149:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 122 [ _10 ])
        (nil)))
(debug_insn 62 61 63 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":152:5 -1
     (nil))
(call_insn 63 62 770 6 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006c91f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":152:17 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006c91f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 770 63 64 6 (set (reg:SI 397)
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":152:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 64 770 65 6 (set (reg/v:SI 257 [ tickstart ])
        (reg:SI 397)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":152:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 397)
        (nil)))
(debug_insn 65 64 66 6 (var_location:SI tickstart (reg/v:SI 257 [ tickstart ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":152:17 -1
     (nil))
(debug_insn 66 65 776 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":154:5 -1
     (nil))
(jump_insn 776 66 777 6 (set (pc)
        (label_ref 81)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":154:10 284 {*arm_jump}
     (nil)
 -> 81)
(barrier 777 776 86)
(code_label 86 777 69 7 6 (nil) [1 uses])
(note 69 86 72 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(note 72 69 71 7 NOTE_INSN_DELETED)
(call_insn 71 72 771 7 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006c91f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":156:11 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006c91f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 771 71 73 7 (set (reg:SI 398)
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":156:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 73 771 76 7 (set (reg:SI 271)
        (minus:SI (reg:SI 398)
            (reg/v:SI 257 [ tickstart ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":156:25 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg:SI 398)
        (nil)))
(insn 76 73 77 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 271)
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":156:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 271)
        (nil)))
(jump_insn 77 76 135 7 (set (pc)
        (if_then_else (leu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 81)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":156:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 81)
(code_label 135 77 78 8 10 (nil) [1 uses])
(note 78 135 7 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 7 78 778 8 (set (reg/v:SI 261 [ <retval> ])
        (const_int 3 [0x3])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":158:13 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 778 7 779 8 (set (pc)
        (label_ref 164)) 284 {*arm_jump}
     (nil)
 -> 164)
(barrier 779 778 81)
(code_label 81 779 82 9 4 (nil) [2 uses])
(note 82 81 87 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(note 87 82 70 9 NOTE_INSN_DELETED)
(debug_insn 70 87 83 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":156:7 -1
     (nil))
(debug_insn 83 70 85 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":154:10 -1
     (nil))
(insn 85 83 88 9 (set (reg:SI 125 [ _13 ])
        (mem/v:SI (reg/f:SI 269) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":154:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 88 85 89 9 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 125 [ _13 ])
                (const_int 1 [0x1])
                (const_int 8 [0x8]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":154:10 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 125 [ _13 ])
        (nil)))
(jump_insn 89 88 780 9 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 86)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":154:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 86)
(note 780 89 782 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(jump_insn 782 780 783 10 (set (pc)
        (label_ref 781)) 284 {*arm_jump}
     (nil)
 -> 781)
(barrier 783 782 626)
(code_label 626 783 93 11 48 (nil) [1 uses])
(note 93 626 94 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 94 93 95 11 (set (reg:SI 128 [ _16 ])
        (mem:SI (plus:SI (reg/v/f:SI 262 [ PeriphClkInit ])
                (const_int 80 [0x50])) [1 PeriphClkInit_179(D)->RTCClockSelection+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":168:81 728 {*thumb2_movsi_vfp}
     (nil))
(insn 95 94 96 11 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 128 [ _16 ])
            (reg/v:SI 260 [ prephitmp_309 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":168:49 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 96 95 97 11 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 153)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":168:49 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 153)
(note 97 96 120 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(note 120 97 98 12 NOTE_INSN_DELETED)
(debug_insn 98 120 100 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":171:9 -1
     (nil))
(insn 100 98 105 12 (set (reg:SI 129 [ _17 ])
        (mem/v:SI (plus:SI (reg/f:SI 394)
                (const_int 144 [0x90])) [1 MEM[(struct RCC_TypeDef *)1073876992B].BDCR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":171:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 105 100 106 12 (set (reg:SI 130 [ _18 ])
        (mem/v:SI (plus:SI (reg/f:SI 394)
                (const_int 144 [0x90])) [1 MEM[(struct RCC_TypeDef *)1073876992B].BDCR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":173:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 106 105 108 12 (set (reg:SI 131 [ _19 ])
        (ior:SI (reg:SI 130 [ _18 ])
            (const_int 65536 [0x10000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":173:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 130 [ _18 ])
        (nil)))
(insn 108 106 111 12 (set (mem/v:SI (plus:SI (reg/f:SI 394)
                (const_int 144 [0x90])) [1 MEM[(struct RCC_TypeDef *)1073876992B].BDCR+0 S4 A64])
        (reg:SI 131 [ _19 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":173:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 131 [ _19 ])
        (nil)))
(insn 111 108 112 12 (set (reg:SI 132 [ _20 ])
        (mem/v:SI (plus:SI (reg/f:SI 394)
                (const_int 144 [0x90])) [1 MEM[(struct RCC_TypeDef *)1073876992B].BDCR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":174:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 112 111 114 12 (set (reg:SI 133 [ _21 ])
        (and:SI (reg:SI 132 [ _20 ])
            (const_int -65537 [0xfffffffffffeffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":174:9 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 132 [ _20 ])
        (nil)))
(insn 114 112 101 12 (set (mem/v:SI (plus:SI (reg/f:SI 394)
                (const_int 144 [0x90])) [1 MEM[(struct RCC_TypeDef *)1073876992B].BDCR+0 S4 A64])
        (reg:SI 133 [ _21 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":174:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 133 [ _21 ])
        (nil)))
(insn 101 114 650 12 (set (reg/v:SI 258 [ tmpregister ])
        (and:SI (reg:SI 129 [ _17 ])
            (const_int -769 [0xfffffffffffffcff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":171:21 90 {*arm_andsi3_insn}
     (nil))
(debug_insn 650 101 102 12 (var_location:SI D#1 (reg/v:SI 258 [ tmpregister ])) -1
     (nil))
(debug_insn 102 650 103 12 (var_location:SI tmpregister (reg/v:SI 258 [ tmpregister ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":171:21 -1
     (nil))
(debug_insn 103 102 109 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":173:9 -1
     (nil))
(debug_insn 109 103 115 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":174:9 -1
     (nil))
(debug_insn 115 109 117 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":176:9 -1
     (nil))
(insn 117 115 118 12 (set (mem/v:SI (plus:SI (reg/f:SI 394)
                (const_int 144 [0x90])) [1 MEM[(struct RCC_TypeDef *)1073876992B].BDCR+0 S4 A64])
        (reg/v:SI 258 [ tmpregister ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":176:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 258 [ tmpregister ])
        (nil)))
(debug_insn 118 117 119 12 (var_location:SI tmpregister (debug_expr:SI D#1)) -1
     (nil))
(debug_insn 119 118 121 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":180:7 -1
     (nil))
(insn 121 119 122 12 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 129 [ _17 ])
                (const_int 1 [0x1])
                (const_int 0 [0]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":180:10 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 129 [ _17 ])
        (nil)))
(jump_insn 122 121 123 12 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 648)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":180:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 4 (nil)))
 -> 648)
(note 123 122 124 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 124 123 125 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":183:9 -1
     (nil))
(call_insn 125 124 772 13 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006c91f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":183:21 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006c91f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 772 125 126 13 (set (reg:SI 399)
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":183:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 126 772 127 13 (set (reg/v:SI 259 [ tickstart ])
        (reg:SI 399)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":183:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 399)
        (nil)))
(debug_insn 127 126 128 13 (var_location:SI tickstart (reg/v:SI 259 [ tickstart ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":183:21 -1
     (nil))
(debug_insn 128 127 139 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":186:9 -1
     (nil))
(insn 139 128 784 13 (set (reg:SI 395)
        (const_int 5000 [0x1388])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":188:13 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 784 139 785 13 (set (pc)
        (label_ref 142)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":186:14 284 {*arm_jump}
     (nil)
 -> 142)
(barrier 785 784 147)
(code_label 147 785 131 14 11 (nil) [1 uses])
(note 131 147 134 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(note 134 131 133 14 NOTE_INSN_DELETED)
(call_insn 133 134 773 14 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006c91f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":188:15 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006c91f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 773 133 136 14 (set (reg:SI 400)
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":188:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 136 773 140 14 (set (reg:SI 281)
        (minus:SI (reg:SI 400)
            (reg/v:SI 259 [ tickstart ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":188:29 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg:SI 400)
        (nil)))
(insn 140 136 141 14 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 281)
            (reg:SI 395))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":188:13 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 281)
        (expr_list:REG_EQUAL (compare:CC (reg:SI 281)
                (const_int 5000 [0x1388]))
            (nil))))
(jump_insn 141 140 142 14 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 135)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":188:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 135)
(code_label 142 141 143 15 9 (nil) [1 uses])
(note 143 142 148 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(note 148 143 132 15 NOTE_INSN_DELETED)
(debug_insn 132 148 144 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":188:11 -1
     (nil))
(debug_insn 144 132 146 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":186:14 -1
     (nil))
(insn 146 144 149 15 (set (reg:SI 137 [ _25 ])
        (mem/v:SI (plus:SI (reg/f:SI 394)
                (const_int 144 [0x90])) [1 MEM[(struct RCC_TypeDef *)1073876992B].BDCR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":186:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 149 146 150 15 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 137 [ _25 ])
                (const_int 1 [0x1])
                (const_int 1 [0x1]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":186:14 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 137 [ _25 ])
        (nil)))
(jump_insn 150 149 151 15 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 147)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":186:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 147)
(note 151 150 152 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 152 151 786 16 (set (reg/v:SI 260 [ prephitmp_309 ])
        (mem:SI (plus:SI (reg/v/f:SI 262 [ PeriphClkInit ])
                (const_int 80 [0x50])) [1 PeriphClkInit_179(D)->RTCClockSelection+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":199:9 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 786 152 787 16 (set (pc)
        (label_ref 153)) 284 {*arm_jump}
     (nil)
 -> 153)
(barrier 787 786 648)
(code_label 648 787 647 17 51 (nil) [1 uses])
(note 647 648 6 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 6 647 153 17 (set (reg/v:SI 260 [ prephitmp_309 ])
        (reg:SI 128 [ _16 ])) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 128 [ _16 ])
        (nil)))
(code_label 153 6 154 18 8 (nil) [3 uses])
(note 154 153 155 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(debug_insn 155 154 156 18 (var_location:SI tmpregister (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 156 155 157 18 (var_location:QI ret (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 157 156 158 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":199:9 -1
     (nil))
(insn 158 157 159 18 (set (reg/f:SI 285)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":199:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 159 158 160 18 (set (reg:SI 139 [ _27 ])
        (mem/v:SI (plus:SI (reg/f:SI 285)
                (const_int 144 [0x90])) [1 MEM[(struct RCC_TypeDef *)1073876992B].BDCR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":199:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 160 159 161 18 (set (reg:SI 286)
        (and:SI (reg:SI 139 [ _27 ])
            (const_int -769 [0xfffffffffffffcff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":199:9 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 139 [ _27 ])
        (nil)))
(insn 161 160 163 18 (set (reg:SI 141 [ _30 ])
        (ior:SI (reg:SI 286)
            (reg/v:SI 260 [ prephitmp_309 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":199:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 286)
        (expr_list:REG_DEAD (reg/v:SI 260 [ prephitmp_309 ])
            (nil))))
(insn 163 161 8 18 (set (mem/v:SI (plus:SI (reg/f:SI 285)
                (const_int 144 [0x90])) [1 MEM[(struct RCC_TypeDef *)1073876992B].BDCR+0 S4 A64])
        (reg:SI 141 [ _30 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":199:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 285)
        (expr_list:REG_DEAD (reg:SI 141 [ _30 ])
            (nil))))
(insn 8 163 164 18 (set (reg/v:SI 261 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":128:21 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 164 8 165 19 5 (nil) [1 uses])
(note 165 164 169 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(note 169 165 166 19 NOTE_INSN_DELETED)
(debug_insn 166 169 167 19 (var_location:QI ret (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 167 166 168 19 (var_location:QI status (subreg:QI (reg/v:SI 261 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 168 167 170 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":214:5 -1
     (nil))
(jump_insn 170 168 171 19 (parallel [
            (set (pc)
                (if_then_else (ne (reg/v:SI 255 [ pwrclkchanged ])
                        (const_int 0 [0]))
                    (label_ref 175)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":214:7 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg/v:SI 255 [ pwrclkchanged ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 365072228 (nil))))
 -> 175)
(note 171 170 172 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 172 171 788 20 (set (reg:SI 113 [ _1 ])
        (mem:SI (reg/v/f:SI 262 [ PeriphClkInit ]) [1 PeriphClkInit_179(D)->PeriphClockSelection+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":221:21 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 788 172 789 20 (set (pc)
        (label_ref 184)) 284 {*arm_jump}
     (nil)
 -> 184)
(barrier 789 788 175)
(code_label 175 789 176 21 12 (nil) [1 uses])
(note 176 175 177 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(debug_insn 177 176 178 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":216:7 -1
     (nil))
(insn 178 177 179 21 (set (reg/f:SI 288)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":216:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 179 178 180 21 (set (reg:SI 142 [ _31 ])
        (mem/v:SI (plus:SI (reg/f:SI 288)
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":216:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 180 179 182 21 (set (reg:SI 143 [ _32 ])
        (and:SI (reg:SI 142 [ _31 ])
            (const_int -268435457 [0xffffffffefffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":216:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 142 [ _31 ])
        (nil)))
(insn 182 180 183 21 (set (mem/v:SI (plus:SI (reg/f:SI 288)
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])
        (reg:SI 143 [ _32 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":216:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 288)
        (expr_list:REG_DEAD (reg:SI 143 [ _32 ])
            (nil))))
(insn 183 182 790 21 (set (reg:SI 113 [ _1 ])
        (mem:SI (reg/v/f:SI 262 [ PeriphClkInit ]) [1 PeriphClkInit_179(D)->PeriphClockSelection+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":221:21 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 790 183 791 21 (set (pc)
        (label_ref 184)) 284 {*arm_jump}
     (nil)
 -> 184)
(barrier 791 790 640)
(code_label 640 791 639 22 49 (nil) [1 uses])
(note 639 640 9 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 9 639 184 22 (set (reg/v:SI 261 [ <retval> ])
        (reg:SI 263)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":128:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 263)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(code_label 184 9 185 23 2 (nil) [2 uses])
(note 185 184 188 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(note 188 185 186 23 NOTE_INSN_DELETED)
(debug_insn 186 188 187 23 (var_location:QI status (subreg:QI (reg/v:SI 261 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 187 186 189 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":221:3 -1
     (nil))
(insn 189 187 190 23 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 113 [ _1 ])
                (const_int 1 [0x1])
                (const_int 0 [0]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":221:5 93 {*zeroextractsi_compare0_scratch}
     (nil))
(jump_insn 190 189 191 23 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 201)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":221:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 201)
(note 191 190 192 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(debug_insn 192 191 193 24 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":224:5 -1
     (nil))
(debug_insn 193 192 194 24 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":227:5 -1
     (nil))
(insn 194 193 195 24 (set (reg/f:SI 291)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":227:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 195 194 196 24 (set (reg:SI 145 [ _35 ])
        (mem/v:SI (plus:SI (reg/f:SI 291)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":227:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 196 195 197 24 (set (reg:SI 292)
        (and:SI (reg:SI 145 [ _35 ])
            (const_int -4 [0xfffffffffffffffc]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":227:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 145 [ _35 ])
        (nil)))
(insn 197 196 198 24 (set (reg:SI 293 [ PeriphClkInit_179(D)->Usart1ClockSelection ])
        (mem:SI (plus:SI (reg/v/f:SI 262 [ PeriphClkInit ])
                (const_int 4 [0x4])) [1 PeriphClkInit_179(D)->Usart1ClockSelection+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":227:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 198 197 200 24 (set (reg:SI 148 [ _38 ])
        (ior:SI (reg:SI 292)
            (reg:SI 293 [ PeriphClkInit_179(D)->Usart1ClockSelection ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":227:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 293 [ PeriphClkInit_179(D)->Usart1ClockSelection ])
        (expr_list:REG_DEAD (reg:SI 292)
            (nil))))
(insn 200 198 201 24 (set (mem/v:SI (plus:SI (reg/f:SI 291)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])
        (reg:SI 148 [ _38 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":227:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 291)
        (expr_list:REG_DEAD (reg:SI 148 [ _38 ])
            (nil))))
(code_label 201 200 202 25 13 (nil) [1 uses])
(note 202 201 204 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(note 204 202 203 25 NOTE_INSN_DELETED)
(debug_insn 203 204 205 25 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":231:3 -1
     (nil))
(insn 205 203 206 25 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 113 [ _1 ])
                (const_int 1 [0x1])
                (const_int 1 [0x1]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":231:5 93 {*zeroextractsi_compare0_scratch}
     (nil))
(jump_insn 206 205 207 25 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 217)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":231:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 217)
(note 207 206 208 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(debug_insn 208 207 209 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":234:5 -1
     (nil))
(debug_insn 209 208 210 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":237:5 -1
     (nil))
(insn 210 209 211 26 (set (reg/f:SI 296)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":237:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 211 210 212 26 (set (reg:SI 150 [ _40 ])
        (mem/v:SI (plus:SI (reg/f:SI 296)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":237:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 212 211 213 26 (set (reg:SI 297)
        (and:SI (reg:SI 150 [ _40 ])
            (const_int -13 [0xfffffffffffffff3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":237:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 150 [ _40 ])
        (nil)))
(insn 213 212 214 26 (set (reg:SI 298 [ PeriphClkInit_179(D)->Usart2ClockSelection ])
        (mem:SI (plus:SI (reg/v/f:SI 262 [ PeriphClkInit ])
                (const_int 8 [0x8])) [1 PeriphClkInit_179(D)->Usart2ClockSelection+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":237:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 214 213 216 26 (set (reg:SI 153 [ _43 ])
        (ior:SI (reg:SI 297)
            (reg:SI 298 [ PeriphClkInit_179(D)->Usart2ClockSelection ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":237:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 298 [ PeriphClkInit_179(D)->Usart2ClockSelection ])
        (expr_list:REG_DEAD (reg:SI 297)
            (nil))))
(insn 216 214 217 26 (set (mem/v:SI (plus:SI (reg/f:SI 296)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])
        (reg:SI 153 [ _43 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":237:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 296)
        (expr_list:REG_DEAD (reg:SI 153 [ _43 ])
            (nil))))
(code_label 217 216 218 27 14 (nil) [1 uses])
(note 218 217 220 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(note 220 218 219 27 NOTE_INSN_DELETED)
(debug_insn 219 220 221 27 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":241:3 -1
     (nil))
(insn 221 219 222 27 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 113 [ _1 ])
                (const_int 1 [0x1])
                (const_int 2 [0x2]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":241:5 93 {*zeroextractsi_compare0_scratch}
     (nil))
(jump_insn 222 221 223 27 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 233)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":241:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 233)
(note 223 222 224 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(debug_insn 224 223 225 28 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":244:5 -1
     (nil))
(debug_insn 225 224 226 28 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":247:5 -1
     (nil))
(insn 226 225 227 28 (set (reg/f:SI 301)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":247:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 227 226 228 28 (set (reg:SI 155 [ _45 ])
        (mem/v:SI (plus:SI (reg/f:SI 301)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":247:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 228 227 229 28 (set (reg:SI 302)
        (and:SI (reg:SI 155 [ _45 ])
            (const_int -49 [0xffffffffffffffcf]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":247:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 155 [ _45 ])
        (nil)))
(insn 229 228 230 28 (set (reg:SI 303 [ PeriphClkInit_179(D)->Usart3ClockSelection ])
        (mem:SI (plus:SI (reg/v/f:SI 262 [ PeriphClkInit ])
                (const_int 12 [0xc])) [1 PeriphClkInit_179(D)->Usart3ClockSelection+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":247:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 230 229 232 28 (set (reg:SI 158 [ _48 ])
        (ior:SI (reg:SI 302)
            (reg:SI 303 [ PeriphClkInit_179(D)->Usart3ClockSelection ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":247:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 303 [ PeriphClkInit_179(D)->Usart3ClockSelection ])
        (expr_list:REG_DEAD (reg:SI 302)
            (nil))))
(insn 232 230 233 28 (set (mem/v:SI (plus:SI (reg/f:SI 301)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])
        (reg:SI 158 [ _48 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":247:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 301)
        (expr_list:REG_DEAD (reg:SI 158 [ _48 ])
            (nil))))
(code_label 233 232 234 29 15 (nil) [1 uses])
(note 234 233 236 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(note 236 234 235 29 NOTE_INSN_DELETED)
(debug_insn 235 236 237 29 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":252:3 -1
     (nil))
(insn 237 235 238 29 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 113 [ _1 ])
                (const_int 1 [0x1])
                (const_int 3 [0x3]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":252:5 93 {*zeroextractsi_compare0_scratch}
     (nil))
(jump_insn 238 237 239 29 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 249)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":252:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 249)
(note 239 238 240 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(debug_insn 240 239 241 30 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":255:5 -1
     (nil))
(debug_insn 241 240 242 30 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":258:5 -1
     (nil))
(insn 242 241 243 30 (set (reg/f:SI 306)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":258:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 243 242 244 30 (set (reg:SI 160 [ _50 ])
        (mem/v:SI (plus:SI (reg/f:SI 306)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":258:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 244 243 245 30 (set (reg:SI 307)
        (and:SI (reg:SI 160 [ _50 ])
            (const_int -193 [0xffffffffffffff3f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":258:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 160 [ _50 ])
        (nil)))
(insn 245 244 246 30 (set (reg:SI 308 [ PeriphClkInit_179(D)->Uart4ClockSelection ])
        (mem:SI (plus:SI (reg/v/f:SI 262 [ PeriphClkInit ])
                (const_int 16 [0x10])) [1 PeriphClkInit_179(D)->Uart4ClockSelection+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":258:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 246 245 248 30 (set (reg:SI 163 [ _53 ])
        (ior:SI (reg:SI 307)
            (reg:SI 308 [ PeriphClkInit_179(D)->Uart4ClockSelection ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":258:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 308 [ PeriphClkInit_179(D)->Uart4ClockSelection ])
        (expr_list:REG_DEAD (reg:SI 307)
            (nil))))
(insn 248 246 249 30 (set (mem/v:SI (plus:SI (reg/f:SI 306)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])
        (reg:SI 163 [ _53 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":258:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 306)
        (expr_list:REG_DEAD (reg:SI 163 [ _53 ])
            (nil))))
(code_label 249 248 250 31 16 (nil) [1 uses])
(note 250 249 252 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(note 252 250 251 31 NOTE_INSN_DELETED)
(debug_insn 251 252 253 31 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":265:3 -1
     (nil))
(insn 253 251 254 31 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 113 [ _1 ])
                (const_int 1 [0x1])
                (const_int 4 [0x4]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":265:5 93 {*zeroextractsi_compare0_scratch}
     (nil))
(jump_insn 254 253 255 31 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 265)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":265:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 265)
(note 255 254 256 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(debug_insn 256 255 257 32 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":268:5 -1
     (nil))
(debug_insn 257 256 258 32 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":271:5 -1
     (nil))
(insn 258 257 259 32 (set (reg/f:SI 311)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":271:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 259 258 260 32 (set (reg:SI 165 [ _55 ])
        (mem/v:SI (plus:SI (reg/f:SI 311)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":271:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 260 259 261 32 (set (reg:SI 312)
        (and:SI (reg:SI 165 [ _55 ])
            (const_int -769 [0xfffffffffffffcff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":271:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 165 [ _55 ])
        (nil)))
(insn 261 260 262 32 (set (reg:SI 313 [ PeriphClkInit_179(D)->Uart5ClockSelection ])
        (mem:SI (plus:SI (reg/v/f:SI 262 [ PeriphClkInit ])
                (const_int 20 [0x14])) [1 PeriphClkInit_179(D)->Uart5ClockSelection+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":271:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 262 261 264 32 (set (reg:SI 168 [ _58 ])
        (ior:SI (reg:SI 312)
            (reg:SI 313 [ PeriphClkInit_179(D)->Uart5ClockSelection ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":271:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 313 [ PeriphClkInit_179(D)->Uart5ClockSelection ])
        (expr_list:REG_DEAD (reg:SI 312)
            (nil))))
(insn 264 262 265 32 (set (mem/v:SI (plus:SI (reg/f:SI 311)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])
        (reg:SI 168 [ _58 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":271:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 311)
        (expr_list:REG_DEAD (reg:SI 168 [ _58 ])
            (nil))))
(code_label 265 264 266 33 17 (nil) [1 uses])
(note 266 265 268 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(note 268 266 267 33 NOTE_INSN_DELETED)
(debug_insn 267 268 269 33 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":277:3 -1
     (nil))
(insn 269 267 270 33 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 113 [ _1 ])
                (const_int 1 [0x1])
                (const_int 5 [0x5]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":277:5 93 {*zeroextractsi_compare0_scratch}
     (nil))
(jump_insn 270 269 271 33 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 281)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":277:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 281)
(note 271 270 272 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(debug_insn 272 271 273 34 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":280:5 -1
     (nil))
(debug_insn 273 272 274 34 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":283:5 -1
     (nil))
(insn 274 273 275 34 (set (reg/f:SI 316)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":283:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 275 274 276 34 (set (reg:SI 170 [ _60 ])
        (mem/v:SI (plus:SI (reg/f:SI 316)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":283:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 276 275 277 34 (set (reg:SI 317)
        (and:SI (reg:SI 170 [ _60 ])
            (const_int -3073 [0xfffffffffffff3ff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":283:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 170 [ _60 ])
        (nil)))
(insn 277 276 278 34 (set (reg:SI 318 [ PeriphClkInit_179(D)->Lpuart1ClockSelection ])
        (mem:SI (plus:SI (reg/v/f:SI 262 [ PeriphClkInit ])
                (const_int 24 [0x18])) [1 PeriphClkInit_179(D)->Lpuart1ClockSelection+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":283:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 278 277 280 34 (set (reg:SI 173 [ _63 ])
        (ior:SI (reg:SI 317)
            (reg:SI 318 [ PeriphClkInit_179(D)->Lpuart1ClockSelection ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":283:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 318 [ PeriphClkInit_179(D)->Lpuart1ClockSelection ])
        (expr_list:REG_DEAD (reg:SI 317)
            (nil))))
(insn 280 278 281 34 (set (mem/v:SI (plus:SI (reg/f:SI 316)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])
        (reg:SI 173 [ _63 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":283:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 316)
        (expr_list:REG_DEAD (reg:SI 173 [ _63 ])
            (nil))))
(code_label 281 280 282 35 18 (nil) [1 uses])
(note 282 281 284 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(note 284 282 283 35 NOTE_INSN_DELETED)
(debug_insn 283 284 285 35 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":287:3 -1
     (nil))
(insn 285 283 286 35 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 113 [ _1 ])
                (const_int 1 [0x1])
                (const_int 6 [0x6]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":287:5 93 {*zeroextractsi_compare0_scratch}
     (nil))
(jump_insn 286 285 287 35 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 297)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":287:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 297)
(note 287 286 288 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
(debug_insn 288 287 289 36 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":290:5 -1
     (nil))
(debug_insn 289 288 290 36 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":293:5 -1
     (nil))
(insn 290 289 291 36 (set (reg/f:SI 321)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":293:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 291 290 292 36 (set (reg:SI 175 [ _65 ])
        (mem/v:SI (plus:SI (reg/f:SI 321)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":293:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 292 291 293 36 (set (reg:SI 322)
        (and:SI (reg:SI 175 [ _65 ])
            (const_int -12289 [0xffffffffffffcfff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":293:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 175 [ _65 ])
        (nil)))
(insn 293 292 294 36 (set (reg:SI 323 [ PeriphClkInit_179(D)->I2c1ClockSelection ])
        (mem:SI (plus:SI (reg/v/f:SI 262 [ PeriphClkInit ])
                (const_int 28 [0x1c])) [1 PeriphClkInit_179(D)->I2c1ClockSelection+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":293:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 294 293 296 36 (set (reg:SI 178 [ _68 ])
        (ior:SI (reg:SI 322)
            (reg:SI 323 [ PeriphClkInit_179(D)->I2c1ClockSelection ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":293:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 323 [ PeriphClkInit_179(D)->I2c1ClockSelection ])
        (expr_list:REG_DEAD (reg:SI 322)
            (nil))))
(insn 296 294 297 36 (set (mem/v:SI (plus:SI (reg/f:SI 321)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])
        (reg:SI 178 [ _68 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":293:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 321)
        (expr_list:REG_DEAD (reg:SI 178 [ _68 ])
            (nil))))
(code_label 297 296 298 37 19 (nil) [1 uses])
(note 298 297 300 37 [bb 37] NOTE_INSN_BASIC_BLOCK)
(note 300 298 299 37 NOTE_INSN_DELETED)
(debug_insn 299 300 301 37 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":297:3 -1
     (nil))
(insn 301 299 302 37 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 113 [ _1 ])
                (const_int 1 [0x1])
                (const_int 7 [0x7]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":297:5 93 {*zeroextractsi_compare0_scratch}
     (nil))
(jump_insn 302 301 303 37 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 313)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":297:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 313)
(note 303 302 304 38 [bb 38] NOTE_INSN_BASIC_BLOCK)
(debug_insn 304 303 305 38 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":300:5 -1
     (nil))
(debug_insn 305 304 306 38 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":303:5 -1
     (nil))
(insn 306 305 307 38 (set (reg/f:SI 326)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":303:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 307 306 308 38 (set (reg:SI 180 [ _70 ])
        (mem/v:SI (plus:SI (reg/f:SI 326)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":303:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 308 307 309 38 (set (reg:SI 327)
        (and:SI (reg:SI 180 [ _70 ])
            (const_int -49153 [0xffffffffffff3fff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":303:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 180 [ _70 ])
        (nil)))
(insn 309 308 310 38 (set (reg:SI 328 [ PeriphClkInit_179(D)->I2c2ClockSelection ])
        (mem:SI (plus:SI (reg/v/f:SI 262 [ PeriphClkInit ])
                (const_int 32 [0x20])) [1 PeriphClkInit_179(D)->I2c2ClockSelection+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":303:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 310 309 312 38 (set (reg:SI 183 [ _73 ])
        (ior:SI (reg:SI 327)
            (reg:SI 328 [ PeriphClkInit_179(D)->I2c2ClockSelection ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":303:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 328 [ PeriphClkInit_179(D)->I2c2ClockSelection ])
        (expr_list:REG_DEAD (reg:SI 327)
            (nil))))
(insn 312 310 313 38 (set (mem/v:SI (plus:SI (reg/f:SI 326)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])
        (reg:SI 183 [ _73 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":303:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 326)
        (expr_list:REG_DEAD (reg:SI 183 [ _73 ])
            (nil))))
(code_label 313 312 314 39 20 (nil) [1 uses])
(note 314 313 316 39 [bb 39] NOTE_INSN_BASIC_BLOCK)
(note 316 314 315 39 NOTE_INSN_DELETED)
(debug_insn 315 316 317 39 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":307:3 -1
     (nil))
(insn 317 315 318 39 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 113 [ _1 ])
                (const_int 1 [0x1])
                (const_int 8 [0x8]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":307:5 93 {*zeroextractsi_compare0_scratch}
     (nil))
(jump_insn 318 317 319 39 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 329)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":307:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 329)
(note 319 318 320 40 [bb 40] NOTE_INSN_BASIC_BLOCK)
(debug_insn 320 319 321 40 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":310:5 -1
     (nil))
(debug_insn 321 320 322 40 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":313:5 -1
     (nil))
(insn 322 321 323 40 (set (reg/f:SI 331)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":313:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 323 322 324 40 (set (reg:SI 185 [ _75 ])
        (mem/v:SI (plus:SI (reg/f:SI 331)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":313:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 324 323 325 40 (set (reg:SI 332)
        (and:SI (reg:SI 185 [ _75 ])
            (const_int -196609 [0xfffffffffffcffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":313:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 185 [ _75 ])
        (nil)))
(insn 325 324 326 40 (set (reg:SI 333 [ PeriphClkInit_179(D)->I2c3ClockSelection ])
        (mem:SI (plus:SI (reg/v/f:SI 262 [ PeriphClkInit ])
                (const_int 36 [0x24])) [1 PeriphClkInit_179(D)->I2c3ClockSelection+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":313:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 326 325 328 40 (set (reg:SI 188 [ _78 ])
        (ior:SI (reg:SI 332)
            (reg:SI 333 [ PeriphClkInit_179(D)->I2c3ClockSelection ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":313:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 333 [ PeriphClkInit_179(D)->I2c3ClockSelection ])
        (expr_list:REG_DEAD (reg:SI 332)
            (nil))))
(insn 328 326 329 40 (set (mem/v:SI (plus:SI (reg/f:SI 331)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])
        (reg:SI 188 [ _78 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":313:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 331)
        (expr_list:REG_DEAD (reg:SI 188 [ _78 ])
            (nil))))
(code_label 329 328 330 41 21 (nil) [1 uses])
(note 330 329 332 41 [bb 41] NOTE_INSN_BASIC_BLOCK)
(note 332 330 331 41 NOTE_INSN_DELETED)
(debug_insn 331 332 333 41 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":319:3 -1
     (nil))
(insn 333 331 334 41 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 113 [ _1 ])
                (const_int 1 [0x1])
                (const_int 17 [0x11]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":319:5 93 {*zeroextractsi_compare0_scratch}
     (nil))
(jump_insn 334 333 335 41 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 345)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":319:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 345)
(note 335 334 336 42 [bb 42] NOTE_INSN_BASIC_BLOCK)
(debug_insn 336 335 337 42 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":322:5 -1
     (nil))
(debug_insn 337 336 338 42 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":325:5 -1
     (nil))
(insn 338 337 339 42 (set (reg/f:SI 336)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":325:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 339 338 340 42 (set (reg:SI 190 [ _80 ])
        (mem/v:SI (plus:SI (reg/f:SI 336)
                (const_int 156 [0x9c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":325:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 340 339 341 42 (set (reg:SI 337)
        (and:SI (reg:SI 190 [ _80 ])
            (const_int -4 [0xfffffffffffffffc]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":325:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 190 [ _80 ])
        (nil)))
(insn 341 340 342 42 (set (reg:SI 338 [ PeriphClkInit_179(D)->I2c4ClockSelection ])
        (mem:SI (plus:SI (reg/v/f:SI 262 [ PeriphClkInit ])
                (const_int 40 [0x28])) [1 PeriphClkInit_179(D)->I2c4ClockSelection+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":325:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 342 341 344 42 (set (reg:SI 193 [ _83 ])
        (ior:SI (reg:SI 337)
            (reg:SI 338 [ PeriphClkInit_179(D)->I2c4ClockSelection ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":325:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 338 [ PeriphClkInit_179(D)->I2c4ClockSelection ])
        (expr_list:REG_DEAD (reg:SI 337)
            (nil))))
(insn 344 342 345 42 (set (mem/v:SI (plus:SI (reg/f:SI 336)
                (const_int 156 [0x9c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR2+0 S4 A32])
        (reg:SI 193 [ _83 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":325:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 336)
        (expr_list:REG_DEAD (reg:SI 193 [ _83 ])
            (nil))))
(code_label 345 344 346 43 22 (nil) [1 uses])
(note 346 345 348 43 [bb 43] NOTE_INSN_BASIC_BLOCK)
(note 348 346 347 43 NOTE_INSN_DELETED)
(debug_insn 347 348 349 43 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":331:3 -1
     (nil))
(insn 349 347 350 43 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 113 [ _1 ])
                (const_int 1 [0x1])
                (const_int 9 [0x9]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":331:5 93 {*zeroextractsi_compare0_scratch}
     (nil))
(jump_insn 350 349 351 43 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 361)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":331:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 361)
(note 351 350 352 44 [bb 44] NOTE_INSN_BASIC_BLOCK)
(debug_insn 352 351 353 44 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":334:5 -1
     (nil))
(debug_insn 353 352 354 44 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":337:5 -1
     (nil))
(insn 354 353 355 44 (set (reg/f:SI 341)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":337:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 355 354 356 44 (set (reg:SI 195 [ _85 ])
        (mem/v:SI (plus:SI (reg/f:SI 341)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":337:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 356 355 357 44 (set (reg:SI 342)
        (and:SI (reg:SI 195 [ _85 ])
            (const_int -786433 [0xfffffffffff3ffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":337:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 195 [ _85 ])
        (nil)))
(insn 357 356 358 44 (set (reg:SI 343 [ PeriphClkInit_179(D)->Lptim1ClockSelection ])
        (mem:SI (plus:SI (reg/v/f:SI 262 [ PeriphClkInit ])
                (const_int 44 [0x2c])) [1 PeriphClkInit_179(D)->Lptim1ClockSelection+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":337:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 358 357 360 44 (set (reg:SI 198 [ _88 ])
        (ior:SI (reg:SI 342)
            (reg:SI 343 [ PeriphClkInit_179(D)->Lptim1ClockSelection ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":337:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 343 [ PeriphClkInit_179(D)->Lptim1ClockSelection ])
        (expr_list:REG_DEAD (reg:SI 342)
            (nil))))
(insn 360 358 361 44 (set (mem/v:SI (plus:SI (reg/f:SI 341)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])
        (reg:SI 198 [ _88 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":337:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 341)
        (expr_list:REG_DEAD (reg:SI 198 [ _88 ])
            (nil))))
(code_label 361 360 362 45 23 (nil) [1 uses])
(note 362 361 364 45 [bb 45] NOTE_INSN_BASIC_BLOCK)
(note 364 362 363 45 NOTE_INSN_DELETED)
(debug_insn 363 364 365 45 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":341:3 -1
     (nil))
(insn 365 363 366 45 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 113 [ _1 ])
                (const_int 1 [0x1])
                (const_int 10 [0xa]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":341:5 93 {*zeroextractsi_compare0_scratch}
     (nil))
(jump_insn 366 365 371 45 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 392)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":341:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 392)
(note 371 366 372 46 [bb 46] NOTE_INSN_BASIC_BLOCK)
(debug_insn 372 371 373 46 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":344:5 -1
     (nil))
(debug_insn 373 372 374 46 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":347:5 -1
     (nil))
(insn 374 373 375 46 (set (reg/f:SI 346)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":347:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 375 374 377 46 (set (reg:SI 200 [ _90 ])
        (mem/v:SI (plus:SI (reg/f:SI 346)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":347:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 377 375 376 46 (set (reg:SI 347)
        (and:SI (reg:SI 200 [ _90 ])
            (const_int -3145729 [0xffffffffffcfffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":347:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 200 [ _90 ])
        (nil)))
(insn 376 377 378 46 (set (reg:SI 202 [ _92 ])
        (mem:SI (plus:SI (reg/v/f:SI 262 [ PeriphClkInit ])
                (const_int 48 [0x30])) [1 PeriphClkInit_179(D)->Sai1ClockSelection+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":347:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 378 376 380 46 (set (reg:SI 203 [ _93 ])
        (ior:SI (reg:SI 347)
            (reg:SI 202 [ _92 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":347:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 347)
        (nil)))
(insn 380 378 381 46 (set (mem/v:SI (plus:SI (reg/f:SI 346)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])
        (reg:SI 203 [ _93 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":347:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 203 [ _93 ])
        (nil)))
(debug_insn 381 380 383 46 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":349:5 -1
     (nil))
(insn 383 381 384 46 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 202 [ _92 ])
            (const_int 1048576 [0x100000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":349:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 202 [ _92 ])
        (nil)))
(jump_insn 384 383 385 46 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 392)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":349:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 392)
(note 385 384 386 47 [bb 47] NOTE_INSN_BASIC_BLOCK)
(debug_insn 386 385 388 47 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":352:7 -1
     (nil))
(insn 388 386 389 47 (set (reg:SI 204 [ _94 ])
        (mem/v:SI (plus:SI (reg/f:SI 346)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":352:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 389 388 391 47 (set (reg:SI 205 [ _95 ])
        (ior:SI (reg:SI 204 [ _94 ])
            (const_int 1048576 [0x100000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":352:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 204 [ _94 ])
        (nil)))
(insn 391 389 392 47 (set (mem/v:SI (plus:SI (reg/f:SI 346)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])
        (reg:SI 205 [ _95 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":352:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 346)
        (expr_list:REG_DEAD (reg:SI 205 [ _95 ])
            (nil))))
(code_label 392 391 393 48 25 (nil) [2 uses])
(note 393 392 395 48 [bb 48] NOTE_INSN_BASIC_BLOCK)
(note 395 393 394 48 NOTE_INSN_DELETED)
(debug_insn 394 395 396 48 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":357:3 -1
     (nil))
(insn 396 394 397 48 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 113 [ _1 ])
                (const_int 1 [0x1])
                (const_int 11 [0xb]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":357:5 93 {*zeroextractsi_compare0_scratch}
     (nil))
(jump_insn 397 396 402 48 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 423)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":357:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 423)
(note 402 397 403 49 [bb 49] NOTE_INSN_BASIC_BLOCK)
(debug_insn 403 402 404 49 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":360:5 -1
     (nil))
(debug_insn 404 403 405 49 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":363:5 -1
     (nil))
(insn 405 404 406 49 (set (reg/f:SI 352)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":363:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 406 405 408 49 (set (reg:SI 207 [ _97 ])
        (mem/v:SI (plus:SI (reg/f:SI 352)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":363:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 408 406 407 49 (set (reg:SI 353)
        (and:SI (reg:SI 207 [ _97 ])
            (const_int -12582913 [0xffffffffff3fffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":363:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 207 [ _97 ])
        (nil)))
(insn 407 408 409 49 (set (reg:SI 209 [ _99 ])
        (mem:SI (plus:SI (reg/v/f:SI 262 [ PeriphClkInit ])
                (const_int 52 [0x34])) [1 PeriphClkInit_179(D)->I2sClockSelection+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":363:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 409 407 411 49 (set (reg:SI 210 [ _100 ])
        (ior:SI (reg:SI 353)
            (reg:SI 209 [ _99 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":363:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 353)
        (nil)))
(insn 411 409 412 49 (set (mem/v:SI (plus:SI (reg/f:SI 352)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])
        (reg:SI 210 [ _100 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":363:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 210 [ _100 ])
        (nil)))
(debug_insn 412 411 414 49 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":365:5 -1
     (nil))
(insn 414 412 415 49 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 209 [ _99 ])
            (const_int 4194304 [0x400000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":365:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 209 [ _99 ])
        (nil)))
(jump_insn 415 414 416 49 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 423)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":365:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 423)
(note 416 415 417 50 [bb 50] NOTE_INSN_BASIC_BLOCK)
(debug_insn 417 416 419 50 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":368:7 -1
     (nil))
(insn 419 417 420 50 (set (reg:SI 211 [ _101 ])
        (mem/v:SI (plus:SI (reg/f:SI 352)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":368:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 420 419 422 50 (set (reg:SI 212 [ _102 ])
        (ior:SI (reg:SI 211 [ _101 ])
            (const_int 1048576 [0x100000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":368:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 211 [ _101 ])
        (nil)))
(insn 422 420 423 50 (set (mem/v:SI (plus:SI (reg/f:SI 352)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])
        (reg:SI 212 [ _102 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":368:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 352)
        (expr_list:REG_DEAD (reg:SI 212 [ _102 ])
            (nil))))
(code_label 423 422 424 51 28 (nil) [2 uses])
(note 424 423 426 51 [bb 51] NOTE_INSN_BASIC_BLOCK)
(note 426 424 425 51 NOTE_INSN_DELETED)
(debug_insn 425 426 427 51 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":374:3 -1
     (nil))
(insn 427 425 428 51 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 113 [ _1 ])
                (const_int 1 [0x1])
                (const_int 12 [0xc]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":374:5 93 {*zeroextractsi_compare0_scratch}
     (nil))
(jump_insn 428 427 433 51 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 454)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":374:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 454)
(note 433 428 434 52 [bb 52] NOTE_INSN_BASIC_BLOCK)
(debug_insn 434 433 435 52 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":377:5 -1
     (nil))
(debug_insn 435 434 436 52 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":380:5 -1
     (nil))
(insn 436 435 437 52 (set (reg/f:SI 358)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":380:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 437 436 439 52 (set (reg:SI 214 [ _104 ])
        (mem/v:SI (plus:SI (reg/f:SI 358)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":380:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 439 437 438 52 (set (reg:SI 359)
        (and:SI (reg:SI 214 [ _104 ])
            (const_int -50331649 [0xfffffffffcffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":380:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 214 [ _104 ])
        (nil)))
(insn 438 439 440 52 (set (reg:SI 216 [ _106 ])
        (mem:SI (plus:SI (reg/v/f:SI 262 [ PeriphClkInit ])
                (const_int 56 [0x38])) [1 PeriphClkInit_179(D)->FdcanClockSelection+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":380:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 440 438 442 52 (set (reg:SI 217 [ _107 ])
        (ior:SI (reg:SI 359)
            (reg:SI 216 [ _106 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":380:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 359)
        (nil)))
(insn 442 440 443 52 (set (mem/v:SI (plus:SI (reg/f:SI 358)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])
        (reg:SI 217 [ _107 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":380:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 217 [ _107 ])
        (nil)))
(debug_insn 443 442 445 52 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":382:5 -1
     (nil))
(insn 445 443 446 52 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 216 [ _106 ])
            (const_int 16777216 [0x1000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":382:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 216 [ _106 ])
        (nil)))
(jump_insn 446 445 447 52 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 454)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":382:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 454)
(note 447 446 448 53 [bb 53] NOTE_INSN_BASIC_BLOCK)
(debug_insn 448 447 450 53 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":385:7 -1
     (nil))
(insn 450 448 451 53 (set (reg:SI 218 [ _108 ])
        (mem/v:SI (plus:SI (reg/f:SI 358)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":385:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 451 450 453 53 (set (reg:SI 219 [ _109 ])
        (ior:SI (reg:SI 218 [ _108 ])
            (const_int 1048576 [0x100000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":385:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 218 [ _108 ])
        (nil)))
(insn 453 451 454 53 (set (mem/v:SI (plus:SI (reg/f:SI 358)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])
        (reg:SI 219 [ _109 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":385:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 358)
        (expr_list:REG_DEAD (reg:SI 219 [ _109 ])
            (nil))))
(code_label 454 453 455 54 31 (nil) [2 uses])
(note 455 454 457 54 [bb 54] NOTE_INSN_BASIC_BLOCK)
(note 457 455 456 54 NOTE_INSN_DELETED)
(debug_insn 456 457 458 54 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":393:3 -1
     (nil))
(insn 458 456 459 54 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 113 [ _1 ])
                (const_int 1 [0x1])
                (const_int 13 [0xd]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":393:5 93 {*zeroextractsi_compare0_scratch}
     (nil))
(jump_insn 459 458 464 54 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 485)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":393:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 485)
(note 464 459 465 55 [bb 55] NOTE_INSN_BASIC_BLOCK)
(debug_insn 465 464 466 55 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":395:5 -1
     (nil))
(debug_insn 466 465 467 55 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":396:5 -1
     (nil))
(insn 467 466 468 55 (set (reg/f:SI 364)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":396:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 468 467 470 55 (set (reg:SI 221 [ _111 ])
        (mem/v:SI (plus:SI (reg/f:SI 364)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":396:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 470 468 469 55 (set (reg:SI 365)
        (and:SI (reg:SI 221 [ _111 ])
            (const_int -201326593 [0xfffffffff3ffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":396:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 221 [ _111 ])
        (nil)))
(insn 469 470 471 55 (set (reg:SI 223 [ _113 ])
        (mem:SI (plus:SI (reg/v/f:SI 262 [ PeriphClkInit ])
                (const_int 60 [0x3c])) [1 PeriphClkInit_179(D)->UsbClockSelection+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":396:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 471 469 473 55 (set (reg:SI 224 [ _114 ])
        (ior:SI (reg:SI 365)
            (reg:SI 223 [ _113 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":396:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 365)
        (nil)))
(insn 473 471 474 55 (set (mem/v:SI (plus:SI (reg/f:SI 364)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])
        (reg:SI 224 [ _114 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":396:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 224 [ _114 ])
        (nil)))
(debug_insn 474 473 476 55 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":398:5 -1
     (nil))
(insn 476 474 477 55 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 223 [ _113 ])
            (const_int 134217728 [0x8000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":398:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 223 [ _113 ])
        (nil)))
(jump_insn 477 476 478 55 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 485)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":398:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 485)
(note 478 477 479 56 [bb 56] NOTE_INSN_BASIC_BLOCK)
(debug_insn 479 478 481 56 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":401:7 -1
     (nil))
(insn 481 479 482 56 (set (reg:SI 225 [ _115 ])
        (mem/v:SI (plus:SI (reg/f:SI 364)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":401:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 482 481 484 56 (set (reg:SI 226 [ _116 ])
        (ior:SI (reg:SI 225 [ _115 ])
            (const_int 1048576 [0x100000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":401:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 225 [ _115 ])
        (nil)))
(insn 484 482 485 56 (set (mem/v:SI (plus:SI (reg/f:SI 364)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])
        (reg:SI 226 [ _116 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":401:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 364)
        (expr_list:REG_DEAD (reg:SI 226 [ _116 ])
            (nil))))
(code_label 485 484 486 57 34 (nil) [2 uses])
(note 486 485 488 57 [bb 57] NOTE_INSN_BASIC_BLOCK)
(note 488 486 487 57 NOTE_INSN_DELETED)
(debug_insn 487 488 489 57 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":408:3 -1
     (nil))
(insn 489 487 490 57 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 113 [ _1 ])
                (const_int 1 [0x1])
                (const_int 14 [0xe]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":408:5 93 {*zeroextractsi_compare0_scratch}
     (nil))
(jump_insn 490 489 495 57 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 516)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":408:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 516)
(note 495 490 496 58 [bb 58] NOTE_INSN_BASIC_BLOCK)
(debug_insn 496 495 497 58 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":410:5 -1
     (nil))
(debug_insn 497 496 498 58 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":411:5 -1
     (nil))
(insn 498 497 499 58 (set (reg/f:SI 370)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":411:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 499 498 501 58 (set (reg:SI 228 [ _118 ])
        (mem/v:SI (plus:SI (reg/f:SI 370)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":411:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 501 499 500 58 (set (reg:SI 371)
        (and:SI (reg:SI 228 [ _118 ])
            (const_int -201326593 [0xfffffffff3ffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":411:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 228 [ _118 ])
        (nil)))
(insn 500 501 502 58 (set (reg:SI 230 [ _120 ])
        (mem:SI (plus:SI (reg/v/f:SI 262 [ PeriphClkInit ])
                (const_int 64 [0x40])) [1 PeriphClkInit_179(D)->RngClockSelection+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":411:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 502 500 504 58 (set (reg:SI 231 [ _121 ])
        (ior:SI (reg:SI 371)
            (reg:SI 230 [ _120 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":411:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 371)
        (nil)))
(insn 504 502 505 58 (set (mem/v:SI (plus:SI (reg/f:SI 370)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])
        (reg:SI 231 [ _121 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":411:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 231 [ _121 ])
        (nil)))
(debug_insn 505 504 507 58 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":413:5 -1
     (nil))
(insn 507 505 508 58 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 230 [ _120 ])
            (const_int 134217728 [0x8000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":413:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 230 [ _120 ])
        (nil)))
(jump_insn 508 507 509 58 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 516)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":413:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 516)
(note 509 508 510 59 [bb 59] NOTE_INSN_BASIC_BLOCK)
(debug_insn 510 509 512 59 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":416:7 -1
     (nil))
(insn 512 510 513 59 (set (reg:SI 232 [ _122 ])
        (mem/v:SI (plus:SI (reg/f:SI 370)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":416:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 513 512 515 59 (set (reg:SI 233 [ _123 ])
        (ior:SI (reg:SI 232 [ _122 ])
            (const_int 1048576 [0x100000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":416:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 232 [ _122 ])
        (nil)))
(insn 515 513 516 59 (set (mem/v:SI (plus:SI (reg/f:SI 370)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])
        (reg:SI 233 [ _123 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":416:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 370)
        (expr_list:REG_DEAD (reg:SI 233 [ _123 ])
            (nil))))
(code_label 516 515 517 60 37 (nil) [2 uses])
(note 517 516 519 60 [bb 60] NOTE_INSN_BASIC_BLOCK)
(note 519 517 518 60 NOTE_INSN_DELETED)
(debug_insn 518 519 520 60 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":421:3 -1
     (nil))
(insn 520 518 521 60 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 113 [ _1 ])
                (const_int 1 [0x1])
                (const_int 15 [0xf]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":421:5 93 {*zeroextractsi_compare0_scratch}
     (nil))
(jump_insn 521 520 526 60 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 547)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":421:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 547)
(note 526 521 527 61 [bb 61] NOTE_INSN_BASIC_BLOCK)
(debug_insn 527 526 528 61 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":424:5 -1
     (nil))
(debug_insn 528 527 529 61 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":427:5 -1
     (nil))
(insn 529 528 530 61 (set (reg/f:SI 376)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":427:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 530 529 532 61 (set (reg:SI 235 [ _125 ])
        (mem/v:SI (plus:SI (reg/f:SI 376)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":427:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 532 530 531 61 (set (reg:SI 377)
        (and:SI (reg:SI 235 [ _125 ])
            (const_int -805306369 [0xffffffffcfffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":427:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 235 [ _125 ])
        (nil)))
(insn 531 532 533 61 (set (reg:SI 237 [ _127 ])
        (mem:SI (plus:SI (reg/v/f:SI 262 [ PeriphClkInit ])
                (const_int 68 [0x44])) [1 PeriphClkInit_179(D)->Adc12ClockSelection+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":427:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 533 531 535 61 (set (reg:SI 238 [ _128 ])
        (ior:SI (reg:SI 377)
            (reg:SI 237 [ _127 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":427:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 377)
        (nil)))
(insn 535 533 536 61 (set (mem/v:SI (plus:SI (reg/f:SI 376)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])
        (reg:SI 238 [ _128 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":427:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 238 [ _128 ])
        (nil)))
(debug_insn 536 535 538 61 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":429:5 -1
     (nil))
(insn 538 536 539 61 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 237 [ _127 ])
            (const_int 268435456 [0x10000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":429:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 237 [ _127 ])
        (nil)))
(jump_insn 539 538 540 61 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 547)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":429:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 547)
(note 540 539 541 62 [bb 62] NOTE_INSN_BASIC_BLOCK)
(debug_insn 541 540 543 62 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":432:7 -1
     (nil))
(insn 543 541 544 62 (set (reg:SI 239 [ _129 ])
        (mem/v:SI (plus:SI (reg/f:SI 376)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":432:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 544 543 546 62 (set (reg:SI 240 [ _130 ])
        (ior:SI (reg:SI 239 [ _129 ])
            (const_int 65536 [0x10000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":432:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 239 [ _129 ])
        (nil)))
(insn 546 544 547 62 (set (mem/v:SI (plus:SI (reg/f:SI 376)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])
        (reg:SI 240 [ _130 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":432:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 376)
        (expr_list:REG_DEAD (reg:SI 240 [ _130 ])
            (nil))))
(code_label 547 546 548 63 40 (nil) [2 uses])
(note 548 547 550 63 [bb 63] NOTE_INSN_BASIC_BLOCK)
(note 550 548 549 63 NOTE_INSN_DELETED)
(debug_insn 549 550 551 63 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":438:3 -1
     (nil))
(insn 551 549 552 63 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 113 [ _1 ])
                (const_int 1 [0x1])
                (const_int 16 [0x10]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":438:5 93 {*zeroextractsi_compare0_scratch}
     (nil))
(jump_insn 552 551 557 63 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 578)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":438:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 578)
(note 557 552 558 64 [bb 64] NOTE_INSN_BASIC_BLOCK)
(debug_insn 558 557 559 64 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":441:5 -1
     (nil))
(debug_insn 559 558 560 64 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":444:5 -1
     (nil))
(insn 560 559 561 64 (set (reg/f:SI 382)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":444:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 561 560 563 64 (set (reg:SI 242 [ _132 ])
        (mem/v:SI (plus:SI (reg/f:SI 382)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":444:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 563 561 562 64 (set (reg:SI 383)
        (and:SI (reg:SI 242 [ _132 ])
            (const_int 1073741823 [0x3fffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":444:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 242 [ _132 ])
        (nil)))
(insn 562 563 564 64 (set (reg:SI 244 [ _134 ])
        (mem:SI (plus:SI (reg/v/f:SI 262 [ PeriphClkInit ])
                (const_int 72 [0x48])) [1 PeriphClkInit_179(D)->Adc345ClockSelection+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":444:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 564 562 566 64 (set (reg:SI 245 [ _135 ])
        (ior:SI (reg:SI 383)
            (reg:SI 244 [ _134 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":444:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 383)
        (nil)))
(insn 566 564 567 64 (set (mem/v:SI (plus:SI (reg/f:SI 382)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])
        (reg:SI 245 [ _135 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":444:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 245 [ _135 ])
        (nil)))
(debug_insn 567 566 569 64 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":446:5 -1
     (nil))
(insn 569 567 570 64 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 244 [ _134 ])
            (const_int 1073741824 [0x40000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":446:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 244 [ _134 ])
        (nil)))
(jump_insn 570 569 571 64 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 578)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":446:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 578)
(note 571 570 572 65 [bb 65] NOTE_INSN_BASIC_BLOCK)
(debug_insn 572 571 574 65 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":449:7 -1
     (nil))
(insn 574 572 575 65 (set (reg:SI 246 [ _136 ])
        (mem/v:SI (plus:SI (reg/f:SI 382)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":449:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 575 574 577 65 (set (reg:SI 247 [ _137 ])
        (ior:SI (reg:SI 246 [ _136 ])
            (const_int 65536 [0x10000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":449:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 246 [ _136 ])
        (nil)))
(insn 577 575 578 65 (set (mem/v:SI (plus:SI (reg/f:SI 382)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])
        (reg:SI 247 [ _137 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":449:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 382)
        (expr_list:REG_DEAD (reg:SI 247 [ _137 ])
            (nil))))
(code_label 578 577 579 66 43 (nil) [2 uses])
(note 579 578 581 66 [bb 66] NOTE_INSN_BASIC_BLOCK)
(note 581 579 580 66 NOTE_INSN_DELETED)
(debug_insn 580 581 582 66 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":457:3 -1
     (nil))
(insn 582 580 583 66 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 113 [ _1 ])
                (const_int 1 [0x1])
                (const_int 18 [0x12]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":457:5 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(jump_insn 583 582 588 66 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 649)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":457:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 649)
(note 588 583 589 67 [bb 67] NOTE_INSN_BASIC_BLOCK)
(debug_insn 589 588 590 67 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":460:5 -1
     (nil))
(debug_insn 590 589 591 67 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":463:5 -1
     (nil))
(insn 591 590 593 67 (set (reg/f:SI 388)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":463:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 593 591 592 67 (set (reg:SI 251 [ _141 ])
        (mem:SI (plus:SI (reg/v/f:SI 262 [ PeriphClkInit ])
                (const_int 76 [0x4c])) [1 PeriphClkInit_179(D)->QspiClockSelection+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":463:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 262 [ PeriphClkInit ])
        (nil)))
(insn 592 593 594 67 (set (reg:SI 249 [ _139 ])
        (mem/v:SI (plus:SI (reg/f:SI 388)
                (const_int 156 [0x9c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":463:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 594 592 595 67 (set (reg:SI 389)
        (and:SI (reg:SI 249 [ _139 ])
            (const_int -3145729 [0xffffffffffcfffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":463:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 249 [ _139 ])
        (nil)))
(insn 595 594 597 67 (set (reg:SI 252 [ _142 ])
        (ior:SI (reg:SI 389)
            (reg:SI 251 [ _141 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":463:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 389)
        (nil)))
(insn 597 595 598 67 (set (mem/v:SI (plus:SI (reg/f:SI 388)
                (const_int 156 [0x9c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR2+0 S4 A32])
        (reg:SI 252 [ _142 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":463:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 252 [ _142 ])
        (nil)))
(debug_insn 598 597 600 67 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":465:5 -1
     (nil))
(insn 600 598 601 67 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 251 [ _141 ])
            (const_int 2097152 [0x200000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":465:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 251 [ _141 ])
        (nil)))
(jump_insn 601 600 602 67 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 649)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":465:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 649)
(note 602 601 603 68 [bb 68] NOTE_INSN_BASIC_BLOCK)
(debug_insn 603 602 605 68 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":468:7 -1
     (nil))
(insn 605 603 606 68 (set (reg:SI 253 [ _143 ])
        (mem/v:SI (plus:SI (reg/f:SI 388)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":468:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 606 605 608 68 (set (reg:SI 254 [ _144 ])
        (ior:SI (reg:SI 253 [ _143 ])
            (const_int 1048576 [0x100000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":468:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 253 [ _143 ])
        (nil)))
(insn 608 606 611 68 (set (mem/v:SI (plus:SI (reg/f:SI 388)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])
        (reg:SI 254 [ _144 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":468:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 388)
        (expr_list:REG_DEAD (reg:SI 254 [ _144 ])
            (nil))))
(debug_insn 611 608 792 68 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":474:3 -1
     (nil))
(jump_insn 792 611 793 68 (set (pc)
        (label_ref 649)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":474:10 284 {*arm_jump}
     (nil)
 -> 649)
(barrier 793 792 781)
(code_label 781 793 616 69 87 (nil) [1 uses])
(note 616 781 623 69 [bb 69] NOTE_INSN_BASIC_BLOCK)
(note 623 616 617 69 NOTE_INSN_DELETED)
(debug_insn 617 623 618 69 (var_location:QI ret (const_int 0 [0])) -1
     (nil))
(debug_insn 618 617 619 69 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":163:5 -1
     (nil))
(debug_insn 619 618 620 69 (var_location:QI ret (const_int 0 [0])) -1
     (nil))
(debug_insn 620 619 621 69 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":166:7 -1
     (nil))
(insn 621 620 622 69 (set (reg/f:SI 394)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":166:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 622 621 624 69 (set (reg:SI 127 [ _15 ])
        (mem/v:SI (plus:SI (reg/f:SI 394)
                (const_int 144 [0x90])) [1 MEM[(struct RCC_TypeDef *)1073876992B].BDCR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":166:21 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 624 622 625 69 (var_location:SI tmpregister (and:SI (reg:SI 127 [ _15 ])
        (const_int 768 [0x300]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":166:19 -1
     (nil))
(debug_insn 625 624 627 69 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":168:7 -1
     (nil))
(insn 627 625 628 69 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 127 [ _15 ])
                        (const_int 768 [0x300]))
                    (const_int 0 [0])))
            (set (reg/v:SI 260 [ prephitmp_309 ])
                (and:SI (reg:SI 127 [ _15 ])
                    (const_int 768 [0x300])))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":168:9 91 {*andsi3_compare0}
     (expr_list:REG_DEAD (reg:SI 127 [ _15 ])
        (nil)))
(jump_insn 628 627 629 69 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 626)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":168:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 626)
(note 629 628 630 70 [bb 70] NOTE_INSN_BASIC_BLOCK)
(insn 630 629 794 70 (set (reg/v:SI 260 [ prephitmp_309 ])
        (mem:SI (plus:SI (reg/v/f:SI 262 [ PeriphClkInit ])
                (const_int 80 [0x50])) [1 PeriphClkInit_179(D)->RTCClockSelection+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":199:9 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 794 630 795 70 (set (pc)
        (label_ref 153)) 284 {*arm_jump}
     (nil)
 -> 153)
(barrier 795 794 649)
(code_label 649 795 636 71 52 (nil) [3 uses])
(note 636 649 634 71 [bb 71] NOTE_INSN_BASIC_BLOCK)
(insn 634 636 635 71 (set (reg/i:SI 0 r0)
        (reg/v:SI 261 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":475:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 261 [ <retval> ])
        (nil)))
(insn 635 634 821 71 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":475:1 -1
     (nil))
(note 821 635 0 NOTE_INSN_DELETED)

;; Function HAL_RCCEx_GetPeriphCLKConfig (HAL_RCCEx_GetPeriphCLKConfig, funcdef_no=330, decl_uid=7428, cgraph_uid=334, symbol_order=333)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r195 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r194 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r192 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r190 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r188 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r186 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r184 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r182 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r180 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r178 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r176 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r174 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r172 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r170 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r168 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r166 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r164 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r162 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r160 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r158 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r156 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r155 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:314000 VFP_LO_REGS:314000 ALL_REGS:314000 MEM:205000
  r154 costs: LO_REGS:0 HI_REGS:4000 CALLER_SAVE_REGS:4000 EVEN_REG:4000 GENERAL_REGS:4000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  r153 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:325000 VFP_LO_REGS:325000 ALL_REGS:325000 MEM:211000
  r151 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r149 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r147 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r145 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r143 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r141 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r139 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r137 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r135 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r133 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r131 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r129 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r127 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r125 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r123 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r121 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r119 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r117 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000


Pass 1 for finding pseudo/allocno costs

    r195: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r194: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r193: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r192: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r191: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r190: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r189: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r188: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r187: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r186: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r185: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r184: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r183: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r182: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r181: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r180: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r179: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r178: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r177: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r176: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r175: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r174: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r173: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r172: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r171: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r170: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r169: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r168: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r167: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r166: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r165: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r164: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r163: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r162: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r161: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r160: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r159: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r158: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r157: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r156: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r155: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r154: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r153: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r152: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r151: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r150: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r149: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r148: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r147: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r146: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r145: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r144: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r143: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r142: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r141: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r140: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r139: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r138: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r137: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r136: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r135: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r134: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r133: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r132: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r131: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r129: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r195 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r194 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r192 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r190 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r188 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r186 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r184 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r182 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r180 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r178 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r176 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r174 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r172 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r170 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r168 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r166 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r164 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r162 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r160 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r158 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r156 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r155 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:315000 VFP_LO_REGS:315000 ALL_REGS:315000 MEM:210000
  r154 costs: LO_REGS:0 HI_REGS:4000 CALLER_SAVE_REGS:4000 EVEN_REG:4000 GENERAL_REGS:4000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r153 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:330000 VFP_LO_REGS:330000 ALL_REGS:330000 MEM:220000
  r151 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r149 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r147 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r145 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r143 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r141 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r139 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r137 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r135 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r133 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r131 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r129 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r127 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r125 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r123 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r121 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r119 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r117 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000

;;   ======================================================
;;   -- basic block 2 from 111 to 108 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 111 r195=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   2 r153=r195                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  10 r155=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i   7 r154=0xfffff                            :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i   8 [r153]=r154                             :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i   9 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  11 r113=[r155+0x88]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  12 r156=r113&0x3                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  13 [r153+0x4]=r156                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  14 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  16 r115=[r155+0x88]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  17 r158=r115&0xc                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  18 [r153+0x8]=r158                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  19 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  21 r117=[r155+0x88]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 15--> b  0: i  22 r160=r117&0x30                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 16--> b  0: i  23 [r153+0xc]=r160                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 16--> b  0: i  24 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 17--> b  0: i  26 r119=[r155+0x88]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 19--> b  0: i  27 r162=r119&0xc0                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 20--> b  0: i  28 [r153+0x10]=r162                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 20--> b  0: i  29 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 21--> b  0: i  31 r121=[r155+0x88]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 23--> b  0: i  32 r164=r121&0x300                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 24--> b  0: i  33 [r153+0x14]=r164                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 24--> b  0: i  34 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 25--> b  0: i  36 r123=[r155+0x88]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 27--> b  0: i  37 r166=r123&0xc00                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 28--> b  0: i  38 [r153+0x18]=r166                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 28--> b  0: i  39 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 29--> b  0: i  41 r125=[r155+0x88]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 31--> b  0: i  42 r168=r125&0x3000                        :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 32--> b  0: i  43 [r153+0x1c]=r168                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 32--> b  0: i  44 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 33--> b  0: i  46 r127=[r155+0x88]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 35--> b  0: i  47 r170=r127&0xc000                        :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 36--> b  0: i  48 [r153+0x20]=r170                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 36--> b  0: i  49 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 37--> b  0: i  51 r129=[r155+0x88]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 39--> b  0: i  52 r172=r129&0x30000                       :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 40--> b  0: i  53 [r153+0x24]=r172                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 40--> b  0: i  54 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 41--> b  0: i  56 r131=[r155+0x9c]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 43--> b  0: i  57 r174=r131&0x3                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 44--> b  0: i  58 [r153+0x28]=r174                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 44--> b  0: i  59 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 45--> b  0: i  61 r133=[r155+0x88]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 47--> b  0: i  62 r176=r133&0xc0000                       :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 48--> b  0: i  63 [r153+0x2c]=r176                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 48--> b  0: i  64 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 49--> b  0: i  66 r135=[r155+0x88]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 51--> b  0: i  67 r178=r135&0x300000                      :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 52--> b  0: i  68 [r153+0x30]=r178                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 52--> b  0: i  69 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 53--> b  0: i  71 r137=[r155+0x88]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 55--> b  0: i  72 r180=r137&0xc00000                      :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 56--> b  0: i  73 [r153+0x34]=r180                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 56--> b  0: i  74 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 57--> b  0: i  76 r139=[r155+0x88]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 59--> b  0: i  77 r182=r139&0x3000000                     :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 60--> b  0: i  78 [r153+0x38]=r182                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 60--> b  0: i  79 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 61--> b  0: i  81 r141=[r155+0x88]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 63--> b  0: i  82 r184=r141&0xc000000                     :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 64--> b  0: i  83 [r153+0x3c]=r184                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 64--> b  0: i  84 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 65--> b  0: i  86 r143=[r155+0x88]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 67--> b  0: i  87 r186=r143&0xc000000                     :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 68--> b  0: i  88 [r153+0x40]=r186                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 68--> b  0: i  89 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 69--> b  0: i  91 r145=[r155+0x88]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 71--> b  0: i  92 r188=r145&0x30000000                    :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 72--> b  0: i  93 [r153+0x44]=r188                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 72--> b  0: i  94 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 73--> b  0: i  96 r147=[r155+0x88]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 75--> b  0: i  97 r190=r147&0xffffffffc0000000            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 76--> b  0: i  98 [r153+0x48]=r190                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 76--> b  0: i  99 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 77--> b  0: i 101 r149=[r155+0x9c]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 79--> b  0: i 102 r192=r149&0x300000                      :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 80--> b  0: i 103 [r153+0x4c]=r192                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 80--> b  0: i 104 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 81--> b  0: i 106 r151=[r155+0x90]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 83--> b  0: i 107 r194=r151&0x300                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 84--> b  0: i 108 [r153+0x50]=r194                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 84
;;   new head = 6
;;   new tail = 108


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_RCCEx_GetPeriphCLKConfig

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r115={1d,1u} r117={1d,1u} r119={1d,1u} r121={1d,1u} r123={1d,1u} r125={1d,1u} r127={1d,1u} r129={1d,1u} r131={1d,1u} r133={1d,1u} r135={1d,1u} r137={1d,1u} r139={1d,1u} r141={1d,1u} r143={1d,1u} r145={1d,1u} r147={1d,1u} r149={1d,1u} r151={1d,1u} r153={1d,21u} r154={1d,1u} r155={1d,20u} r156={1d,1u} r158={1d,1u} r160={1d,1u} r162={1d,1u} r164={1d,1u} r166={1d,1u} r168={1d,1u} r170={1d,1u} r172={1d,1u} r174={1d,1u} r176={1d,1u} r178={1d,1u} r180={1d,1u} r182={1d,1u} r184={1d,1u} r186={1d,1u} r188={1d,1u} r190={1d,1u} r192={1d,1u} r194={1d,1u} r195={1d,1u} 
;;    total ref usage 160{69d,91u,0e} in 86{86 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 111 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":491:3 -1
     (nil))
(insn 111 6 2 2 (set (reg:SI 195)
        (reg:SI 0 r0 [ PeriphClkInit ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":486:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ PeriphClkInit ])
        (nil)))
(insn 2 111 10 2 (set (reg/v/f:SI 153 [ PeriphClkInit ])
        (reg:SI 195)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":486:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 195)
        (nil)))
(insn 10 2 7 2 (set (reg/f:SI 155)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":548:42 728 {*thumb2_movsi_vfp}
     (nil))
(insn 7 10 8 2 (set (reg:SI 154)
        (const_int 1048575 [0xfffff])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":491:39 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 9 2 (set (mem:SI (reg/v/f:SI 153 [ PeriphClkInit ]) [1 PeriphClkInit_42(D)->PeriphClockSelection+0 S4 A32])
        (reg:SI 154)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":491:39 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 154)
        (nil)))
(debug_insn 9 8 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":548:3 -1
     (nil))
(insn 11 9 12 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 155)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":548:42 728 {*thumb2_movsi_vfp}
     (nil))
(insn 12 11 13 2 (set (reg:SI 156)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":548:42 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 13 12 14 2 (set (mem:SI (plus:SI (reg/v/f:SI 153 [ PeriphClkInit ])
                (const_int 4 [0x4])) [1 PeriphClkInit_42(D)->Usart1ClockSelection+0 S4 A32])
        (reg:SI 156)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":548:40 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 156)
        (nil)))
(debug_insn 14 13 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":550:3 -1
     (nil))
(insn 16 14 17 2 (set (reg:SI 115 [ _3 ])
        (mem/v:SI (plus:SI (reg/f:SI 155)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":550:42 728 {*thumb2_movsi_vfp}
     (nil))
(insn 17 16 18 2 (set (reg:SI 158)
        (and:SI (reg:SI 115 [ _3 ])
            (const_int 12 [0xc]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":550:42 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(insn 18 17 19 2 (set (mem:SI (plus:SI (reg/v/f:SI 153 [ PeriphClkInit ])
                (const_int 8 [0x8])) [1 PeriphClkInit_42(D)->Usart2ClockSelection+0 S4 A32])
        (reg:SI 158)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":550:40 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 158)
        (nil)))
(debug_insn 19 18 21 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":552:3 -1
     (nil))
(insn 21 19 22 2 (set (reg:SI 117 [ _5 ])
        (mem/v:SI (plus:SI (reg/f:SI 155)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":552:42 728 {*thumb2_movsi_vfp}
     (nil))
(insn 22 21 23 2 (set (reg:SI 160)
        (and:SI (reg:SI 117 [ _5 ])
            (const_int 48 [0x30]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":552:42 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
        (nil)))
(insn 23 22 24 2 (set (mem:SI (plus:SI (reg/v/f:SI 153 [ PeriphClkInit ])
                (const_int 12 [0xc])) [1 PeriphClkInit_42(D)->Usart3ClockSelection+0 S4 A32])
        (reg:SI 160)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":552:40 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 160)
        (nil)))
(debug_insn 24 23 26 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":556:3 -1
     (nil))
(insn 26 24 27 2 (set (reg:SI 119 [ _7 ])
        (mem/v:SI (plus:SI (reg/f:SI 155)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":556:42 728 {*thumb2_movsi_vfp}
     (nil))
(insn 27 26 28 2 (set (reg:SI 162)
        (and:SI (reg:SI 119 [ _7 ])
            (const_int 192 [0xc0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":556:42 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
        (nil)))
(insn 28 27 29 2 (set (mem:SI (plus:SI (reg/v/f:SI 153 [ PeriphClkInit ])
                (const_int 16 [0x10])) [1 PeriphClkInit_42(D)->Uart4ClockSelection+0 S4 A32])
        (reg:SI 162)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":556:40 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 162)
        (nil)))
(debug_insn 29 28 31 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":561:3 -1
     (nil))
(insn 31 29 32 2 (set (reg:SI 121 [ _9 ])
        (mem/v:SI (plus:SI (reg/f:SI 155)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":561:42 728 {*thumb2_movsi_vfp}
     (nil))
(insn 32 31 33 2 (set (reg:SI 164)
        (and:SI (reg:SI 121 [ _9 ])
            (const_int 768 [0x300]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":561:42 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 121 [ _9 ])
        (nil)))
(insn 33 32 34 2 (set (mem:SI (plus:SI (reg/v/f:SI 153 [ PeriphClkInit ])
                (const_int 20 [0x14])) [1 PeriphClkInit_42(D)->Uart5ClockSelection+0 S4 A32])
        (reg:SI 164)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":561:40 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 164)
        (nil)))
(debug_insn 34 33 36 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":565:3 -1
     (nil))
(insn 36 34 37 2 (set (reg:SI 123 [ _11 ])
        (mem/v:SI (plus:SI (reg/f:SI 155)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":565:42 728 {*thumb2_movsi_vfp}
     (nil))
(insn 37 36 38 2 (set (reg:SI 166)
        (and:SI (reg:SI 123 [ _11 ])
            (const_int 3072 [0xc00]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":565:42 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 123 [ _11 ])
        (nil)))
(insn 38 37 39 2 (set (mem:SI (plus:SI (reg/v/f:SI 153 [ PeriphClkInit ])
                (const_int 24 [0x18])) [1 PeriphClkInit_42(D)->Lpuart1ClockSelection+0 S4 A32])
        (reg:SI 166)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":565:40 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 166)
        (nil)))
(debug_insn 39 38 41 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":568:3 -1
     (nil))
(insn 41 39 42 2 (set (reg:SI 125 [ _13 ])
        (mem/v:SI (plus:SI (reg/f:SI 155)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":568:42 728 {*thumb2_movsi_vfp}
     (nil))
(insn 42 41 43 2 (set (reg:SI 168)
        (and:SI (reg:SI 125 [ _13 ])
            (const_int 12288 [0x3000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":568:42 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 125 [ _13 ])
        (nil)))
(insn 43 42 44 2 (set (mem:SI (plus:SI (reg/v/f:SI 153 [ PeriphClkInit ])
                (const_int 28 [0x1c])) [1 PeriphClkInit_42(D)->I2c1ClockSelection+0 S4 A32])
        (reg:SI 168)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":568:40 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 168)
        (nil)))
(debug_insn 44 43 46 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":571:3 -1
     (nil))
(insn 46 44 47 2 (set (reg:SI 127 [ _15 ])
        (mem/v:SI (plus:SI (reg/f:SI 155)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":571:42 728 {*thumb2_movsi_vfp}
     (nil))
(insn 47 46 48 2 (set (reg:SI 170)
        (and:SI (reg:SI 127 [ _15 ])
            (const_int 49152 [0xc000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":571:42 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 127 [ _15 ])
        (nil)))
(insn 48 47 49 2 (set (mem:SI (plus:SI (reg/v/f:SI 153 [ PeriphClkInit ])
                (const_int 32 [0x20])) [1 PeriphClkInit_42(D)->I2c2ClockSelection+0 S4 A32])
        (reg:SI 170)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":571:40 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 170)
        (nil)))
(debug_insn 49 48 51 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":574:3 -1
     (nil))
(insn 51 49 52 2 (set (reg:SI 129 [ _17 ])
        (mem/v:SI (plus:SI (reg/f:SI 155)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":574:42 728 {*thumb2_movsi_vfp}
     (nil))
(insn 52 51 53 2 (set (reg:SI 172)
        (and:SI (reg:SI 129 [ _17 ])
            (const_int 196608 [0x30000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":574:42 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 129 [ _17 ])
        (nil)))
(insn 53 52 54 2 (set (mem:SI (plus:SI (reg/v/f:SI 153 [ PeriphClkInit ])
                (const_int 36 [0x24])) [1 PeriphClkInit_42(D)->I2c3ClockSelection+0 S4 A32])
        (reg:SI 172)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":574:40 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 172)
        (nil)))
(debug_insn 54 53 56 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":578:3 -1
     (nil))
(insn 56 54 57 2 (set (reg:SI 131 [ _19 ])
        (mem/v:SI (plus:SI (reg/f:SI 155)
                (const_int 156 [0x9c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":578:42 728 {*thumb2_movsi_vfp}
     (nil))
(insn 57 56 58 2 (set (reg:SI 174)
        (and:SI (reg:SI 131 [ _19 ])
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":578:42 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 131 [ _19 ])
        (nil)))
(insn 58 57 59 2 (set (mem:SI (plus:SI (reg/v/f:SI 153 [ PeriphClkInit ])
                (const_int 40 [0x28])) [1 PeriphClkInit_42(D)->I2c4ClockSelection+0 S4 A32])
        (reg:SI 174)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":578:40 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 174)
        (nil)))
(debug_insn 59 58 61 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":582:3 -1
     (nil))
(insn 61 59 62 2 (set (reg:SI 133 [ _21 ])
        (mem/v:SI (plus:SI (reg/f:SI 155)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":582:42 728 {*thumb2_movsi_vfp}
     (nil))
(insn 62 61 63 2 (set (reg:SI 176)
        (and:SI (reg:SI 133 [ _21 ])
            (const_int 786432 [0xc0000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":582:42 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 133 [ _21 ])
        (nil)))
(insn 63 62 64 2 (set (mem:SI (plus:SI (reg/v/f:SI 153 [ PeriphClkInit ])
                (const_int 44 [0x2c])) [1 PeriphClkInit_42(D)->Lptim1ClockSelection+0 S4 A32])
        (reg:SI 176)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":582:40 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 176)
        (nil)))
(debug_insn 64 63 66 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":585:3 -1
     (nil))
(insn 66 64 67 2 (set (reg:SI 135 [ _23 ])
        (mem/v:SI (plus:SI (reg/f:SI 155)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":585:42 728 {*thumb2_movsi_vfp}
     (nil))
(insn 67 66 68 2 (set (reg:SI 178)
        (and:SI (reg:SI 135 [ _23 ])
            (const_int 3145728 [0x300000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":585:42 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 135 [ _23 ])
        (nil)))
(insn 68 67 69 2 (set (mem:SI (plus:SI (reg/v/f:SI 153 [ PeriphClkInit ])
                (const_int 48 [0x30])) [1 PeriphClkInit_42(D)->Sai1ClockSelection+0 S4 A32])
        (reg:SI 178)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":585:40 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 178)
        (nil)))
(debug_insn 69 68 71 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":588:3 -1
     (nil))
(insn 71 69 72 2 (set (reg:SI 137 [ _25 ])
        (mem/v:SI (plus:SI (reg/f:SI 155)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":588:41 728 {*thumb2_movsi_vfp}
     (nil))
(insn 72 71 73 2 (set (reg:SI 180)
        (and:SI (reg:SI 137 [ _25 ])
            (const_int 12582912 [0xc00000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":588:41 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 137 [ _25 ])
        (nil)))
(insn 73 72 74 2 (set (mem:SI (plus:SI (reg/v/f:SI 153 [ PeriphClkInit ])
                (const_int 52 [0x34])) [1 PeriphClkInit_42(D)->I2sClockSelection+0 S4 A32])
        (reg:SI 180)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":588:39 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 180)
        (nil)))
(debug_insn 74 73 76 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":592:3 -1
     (nil))
(insn 76 74 77 2 (set (reg:SI 139 [ _27 ])
        (mem/v:SI (plus:SI (reg/f:SI 155)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":592:43 728 {*thumb2_movsi_vfp}
     (nil))
(insn 77 76 78 2 (set (reg:SI 182)
        (and:SI (reg:SI 139 [ _27 ])
            (const_int 50331648 [0x3000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":592:43 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 139 [ _27 ])
        (nil)))
(insn 78 77 79 2 (set (mem:SI (plus:SI (reg/v/f:SI 153 [ PeriphClkInit ])
                (const_int 56 [0x38])) [1 PeriphClkInit_42(D)->FdcanClockSelection+0 S4 A32])
        (reg:SI 182)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":592:41 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 182)
        (nil)))
(debug_insn 79 78 81 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":597:3 -1
     (nil))
(insn 81 79 82 2 (set (reg:SI 141 [ _29 ])
        (mem/v:SI (plus:SI (reg/f:SI 155)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":597:40 728 {*thumb2_movsi_vfp}
     (nil))
(insn 82 81 83 2 (set (reg:SI 184)
        (and:SI (reg:SI 141 [ _29 ])
            (const_int 201326592 [0xc000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":597:40 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 141 [ _29 ])
        (nil)))
(insn 83 82 84 2 (set (mem:SI (plus:SI (reg/v/f:SI 153 [ PeriphClkInit ])
                (const_int 60 [0x3c])) [1 PeriphClkInit_42(D)->UsbClockSelection+0 S4 A32])
        (reg:SI 184)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":597:38 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 184)
        (nil)))
(debug_insn 84 83 86 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":601:3 -1
     (nil))
(insn 86 84 87 2 (set (reg:SI 143 [ _31 ])
        (mem/v:SI (plus:SI (reg/f:SI 155)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":601:40 728 {*thumb2_movsi_vfp}
     (nil))
(insn 87 86 88 2 (set (reg:SI 186)
        (and:SI (reg:SI 143 [ _31 ])
            (const_int 201326592 [0xc000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":601:40 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 143 [ _31 ])
        (nil)))
(insn 88 87 89 2 (set (mem:SI (plus:SI (reg/v/f:SI 153 [ PeriphClkInit ])
                (const_int 64 [0x40])) [1 PeriphClkInit_42(D)->RngClockSelection+0 S4 A32])
        (reg:SI 186)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":601:38 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 186)
        (nil)))
(debug_insn 89 88 91 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":604:3 -1
     (nil))
(insn 91 89 92 2 (set (reg:SI 145 [ _33 ])
        (mem/v:SI (plus:SI (reg/f:SI 155)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":604:44 728 {*thumb2_movsi_vfp}
     (nil))
(insn 92 91 93 2 (set (reg:SI 188)
        (and:SI (reg:SI 145 [ _33 ])
            (const_int 805306368 [0x30000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":604:44 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 145 [ _33 ])
        (nil)))
(insn 93 92 94 2 (set (mem:SI (plus:SI (reg/v/f:SI 153 [ PeriphClkInit ])
                (const_int 68 [0x44])) [1 PeriphClkInit_42(D)->Adc12ClockSelection+0 S4 A32])
        (reg:SI 188)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":604:42 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 188)
        (nil)))
(debug_insn 94 93 96 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":608:3 -1
     (nil))
(insn 96 94 97 2 (set (reg:SI 147 [ _35 ])
        (mem/v:SI (plus:SI (reg/f:SI 155)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":608:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 97 96 98 2 (set (reg:SI 190)
        (and:SI (reg:SI 147 [ _35 ])
            (const_int -1073741824 [0xffffffffc0000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":608:45 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 147 [ _35 ])
        (nil)))
(insn 98 97 99 2 (set (mem:SI (plus:SI (reg/v/f:SI 153 [ PeriphClkInit ])
                (const_int 72 [0x48])) [1 PeriphClkInit_42(D)->Adc345ClockSelection+0 S4 A32])
        (reg:SI 190)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":608:43 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 190)
        (nil)))
(debug_insn 99 98 101 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":613:3 -1
     (nil))
(insn 101 99 102 2 (set (reg:SI 149 [ _37 ])
        (mem/v:SI (plus:SI (reg/f:SI 155)
                (const_int 156 [0x9c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":613:39 728 {*thumb2_movsi_vfp}
     (nil))
(insn 102 101 103 2 (set (reg:SI 192)
        (and:SI (reg:SI 149 [ _37 ])
            (const_int 3145728 [0x300000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":613:39 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 149 [ _37 ])
        (nil)))
(insn 103 102 104 2 (set (mem:SI (plus:SI (reg/v/f:SI 153 [ PeriphClkInit ])
                (const_int 76 [0x4c])) [1 PeriphClkInit_42(D)->QspiClockSelection+0 S4 A32])
        (reg:SI 192)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":613:37 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 192)
        (nil)))
(debug_insn 104 103 106 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":617:3 -1
     (nil))
(insn 106 104 107 2 (set (reg:SI 151 [ _39 ])
        (mem/v:SI (plus:SI (reg/f:SI 155)
                (const_int 144 [0x90])) [1 MEM[(struct RCC_TypeDef *)1073876992B].BDCR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":617:42 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 155)
        (nil)))
(insn 107 106 108 2 (set (reg:SI 194)
        (and:SI (reg:SI 151 [ _39 ])
            (const_int 768 [0x300]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":617:42 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 151 [ _39 ])
        (nil)))
(insn 108 107 114 2 (set (mem:SI (plus:SI (reg/v/f:SI 153 [ PeriphClkInit ])
                (const_int 80 [0x50])) [1 PeriphClkInit_42(D)->RTCClockSelection+0 S4 A32])
        (reg:SI 194)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":617:40 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 194)
        (expr_list:REG_DEAD (reg/v/f:SI 153 [ PeriphClkInit ])
            (nil))))
(note 114 108 0 NOTE_INSN_DELETED)

;; Function HAL_RCCEx_GetPeriphCLKFreq (HAL_RCCEx_GetPeriphCLKFreq, funcdef_no=331, decl_uid=7430, cgraph_uid=335, symbol_order=334)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 165 n_edges 274 count 165 (    1)


HAL_RCCEx_GetPeriphCLKFreq

Dataflow summary:
def_info->table_size = 667, use_info->table_size = 1175
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 100 [cc]
;;  ref usage 	r0={5d,3u} r1={4d} r2={4d} r3={4d} r7={1d,164u} r12={6d} r13={1d,167u} r14={4d} r15={3d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={124d,121u} r101={3d} r102={1d,164u} r103={1d,163u} r104={3d} r105={3d} r106={3d} r113={1d,1u} r114={1d,1u} r116={1d,1u} r118={1d,2u} r119={1d,1u} r121={1d,2u} r122={5d,4u} r123={1d,1u} r125={1d,2u} r126={1d,1u} r130={1d,3u} r131={1d,1u} r133={1d,2u} r134={1d,3u} r135={1d,1u} r137={1d,2u} r138={1d,3u} r139={1d,1u} r141={1d,2u} r142={1d,3u} r143={1d,1u} r145={1d,2u} r146={1d,3u} r147={1d,1u} r149={1d,2u} r150={1d,3u} r151={1d,1u} r153={1d,2u} r154={1d,3u} r155={1d,2u} r156={1d,3u} r157={1d,2u} r158={1d,3u} r159={1d,2u} r160={1d,3u} r161={1d,2u} r162={1d,3u} r163={1d,1u} r165={1d,1u} r167={1d,2u} r168={1d,3u} r169={1d,2u} r170={1d,2u} r173={1d,1u} r178={1d,2u} r179={1d,3u} r180={1d,2u} r181={1d,2u} r184={1d,1u} r189={1d,2u} r190={1d,1u} r191={1d,2u} r192={1d,2u} r195={1d,1u} r200={1d,1u} r201={1d,2u} r204={1d,1u} r209={1d,2u} r210={1d,1u} r211={1d,2u} r214={1d,1u} r219={1d,2u} r220={1d,1u} r221={1d,2u} r222={1d,1u} r224={1d,3u} r225={2d,2u} r226={1d,1u} r229={1d,1u} r230={1d,2u} r231={1d,1u} r233={1d,3u} r234={2d,2u} r235={1d,1u} r238={1d,1u} r239={1d,2u} r242={1d,1u} r247={1d,9u} r248={1d,4u} r250={1d,2u} r251={1d,3u} r252={1d,2u} r253={1d,3u} r254={1d,2u} r255={1d,3u} r257={1d,3u} r259={1d,4u} r261={1d,3u} r263={1d,3u} r265={1d,3u} r266={1d,2u} r267={1d,2u} r268={1d,2u} r269={1d,3u} r270={1d,3u} r271={1d,3u} r272={1d,3u} r273={1d,3u} r274={1d,3u} r275={1d,4u} r276={70d,9u} r277={1d,18u} r278={1d,2u} r281={1d,1u} r283={1d,1u} r284={1d,4u} r285={1d,1u} r288={1d,1u} r290={1d,35u} r292={1d,1u} r293={1d,1u} r294={1d,2u} r295={1d,2u} r298={1d,1u} r299={1d,2u} r302={1d,1u} r303={1d,2u} r306={1d,1u} r307={1d,2u} r310={1d,1u} r311={1d,2u} r314={1d,1u} r315={1d,2u} r318={1d,1u} r330={1d,1u} r332={1d,1u} r335={1d,2u} r338={1d,1u} r339={1d,1u} r341={1d,1u} r342={1d,1u} r343={1d,1u} r344={1d,1u} r346={1d,3u} r350={1d,1u} r351={1d,1u} r353={1d,1u} r354={1d,1u} r355={1d,1u} r356={1d,1u} r362={1d,1u} r363={1d,1u} r365={1d,1u} r366={1d,1u} r367={1d,1u} r372={1d,1u} r373={1d,1u} r375={1d,1u} r376={1d,1u} r377={1d,1u} r383={1d,1u} r384={1d,1u} r386={1d,1u} r387={1d,1u} r388={1d,1u} r395={1d,1u} r397={1d,1u} r400={1d,3u} r405={1d,1u} r410={1d,1u} r411={1d,1u} r413={1d,1u} r414={1d,1u} r415={1d,1u} r418={1d,1u} r419={1d,1u} r420={1d,1u} r422={1d,1u} r424={1d,1u} r426={1d,1u} r428={1d,1u} r430={1d,1u} r432={1d,1u} r434={1d,1u} r436={1d,1u} r437={1d,1u} 
;;    total ref usage 1787{641d,1146u,0e} in 661{658 regular + 3 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d4(0){ }d8(1){ }d12(2){ }d16(3){ }d17(7){ }d24(13){ }d28(14){ }d35(16){ }d39(17){ }d43(18){ }d47(19){ }d51(20){ }d55(21){ }d59(22){ }d63(23){ }d67(24){ }d71(25){ }d75(26){ }d79(27){ }d83(28){ }d87(29){ }d91(30){ }d95(31){ }d379(102){ }d380(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 9 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 277 437
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 277 437
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277

( 2 )->[3]->( 4 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u7(7){ }u8(13){ }u9(102){ }u10(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 113 114 275 278
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 113 114 275 278
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 275
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 275

( 3 )->[4]->( 147 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(7){ }u19(13){ }u20(102){ }u21(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 275
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 275
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 275
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 275
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 275

( 3 4 )->[5]->( 6 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u24(7){ }u25(13){ }u26(102){ }u27(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 275
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 116 281
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 275
;; live  gen 	 100 [cc] 116 281
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 275
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 275

( 5 )->[6]->( 148 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u32(7){ }u33(13){ }u34(102){ }u35(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 275
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 275
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 275
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 275
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 275

( 5 6 )->[7]->( 8 164 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u38(7){ }u39(13){ }u40(102){ }u41(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 275
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 118 276 283
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 275
;; live  gen 	 100 [cc] 118 276 283
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 275 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 275 276

( 7 )->[8]->( 164 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u46(7){ }u47(13){ }u48(102){ }u49(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 275
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 275
;; lr  def 	 100 [cc] 276 418
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 275
;; live  gen 	 100 [cc] 276 418
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276

( 2 )->[9]->( 10 11 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u53(7){ }u54(13){ }u55(102){ }u56(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 119 284 285
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277
;; live  gen 	 100 [cc] 119 284 285
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 284
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 284

( 9 )->[10]->( 14 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u61(7){ }u62(13){ }u63(102){ }u64(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 284
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 284
;; lr  def 	 100 [cc] 121 122 419
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 284
;; live  gen 	 100 [cc] 121 122 419
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 277
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 277

( 9 )->[11]->( 12 13 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u71(7){ }u72(13){ }u73(102){ }u74(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 284
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 284
;; lr  def 	 100 [cc] 123 288
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 284
;; live  gen 	 100 [cc] 123 288
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 284
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 284

( 11 )->[12]->( 14 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u79(7){ }u80(13){ }u81(102){ }u82(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 284
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 284
;; lr  def 	 100 [cc] 122 125 420
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 284
;; live  gen 	 100 [cc] 122 125 420
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 277
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 277

( 11 )->[13]->( 14 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u89(7){ }u90(13){ }u91(102){ }u92(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 122
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277
;; live  gen 	 122
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 277
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 277

( 10 13 12 )->[14]->( 15 94 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u93(7){ }u94(13){ }u95(102){ }u96(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 277
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 277
;; lr  def 	 100 [cc] 126 247 290 292 293
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 277
;; live  gen 	 100 [cc] 126 247 290 292 293
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 100 [cc] 102 [sfp] 103 [afp] 247 277 290
;; live  out 	 7 [r7] 13 [sp] 100 [cc] 102 [sfp] 103 [afp] 247 277 290

( 14 )->[15]->( 16 23 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u107(7){ }u108(13){ }u109(102){ }u110(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 100 [cc] 102 [sfp] 103 [afp] 247 277 290
;; lr  use 	 7 [r7] 13 [sp] 100 [cc] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 100 [cc] 102 [sfp] 103 [afp] 247 277 290
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 277 290
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 277 290

( 15 )->[16]->( 17 19 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u112(7){ }u113(13){ }u114(102){ }u115(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 290
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 290
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 290
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 290

( 16 )->[17]->( 149 18 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u118(7){ }u119(13){ }u120(102){ }u121(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277

( 17 )->[18]->( 150 39 47 54 60 66 72 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u124(7){ }u125(13){ }u126(102){ }u127(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277
;; lr  def 	 100 [cc] 294
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277
;; live  gen 	 294
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 16 )->[19]->( 20 82 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u131(7){ }u132(13){ }u133(102){ }u134(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 290
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 290
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 290
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 290

( 19 )->[20]->( 21 86 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u137(7){ }u138(13){ }u139(102){ }u140(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 290
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 290
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 290
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 290

( 20 )->[21]->( 22 78 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u143(7){ }u144(13){ }u145(102){ }u146(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 290
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 290
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 290
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 290

( 21 )->[22]->( 164 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u149(7){ }u150(13){ }u151(102){ }u152(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 276
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 276
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276

( 15 )->[23]->( 24 124 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u153(7){ }u154(13){ }u155(102){ }u156(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 277 290
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 277 290
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 100 [cc] 102 [sfp] 103 [afp] 247 277 290
;; live  out 	 7 [r7] 13 [sp] 100 [cc] 102 [sfp] 103 [afp] 247 277 290

( 23 )->[24]->( 25 32 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u159(7){ }u160(13){ }u161(102){ }u162(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 100 [cc] 102 [sfp] 103 [afp] 247 277 290
;; lr  use 	 7 [r7] 13 [sp] 100 [cc] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 100 [cc] 102 [sfp] 103 [afp] 247 277 290
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 277 290
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 277 290

( 24 )->[25]->( 26 115 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u164(7){ }u165(13){ }u166(102){ }u167(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 277 290
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 277 290
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 100 [cc] 102 [sfp] 103 [afp] 247 277 290
;; live  out 	 7 [r7] 13 [sp] 100 [cc] 102 [sfp] 103 [afp] 247 277 290

( 25 )->[26]->( 27 30 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u170(7){ }u171(13){ }u172(102){ }u173(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 100 [cc] 102 [sfp] 103 [afp] 247 277 290
;; lr  use 	 7 [r7] 13 [sp] 100 [cc] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 100 [cc] 102 [sfp] 103 [afp] 247 277 290
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 277 290
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 277 290

( 26 )->[27]->( 28 101 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u175(7){ }u176(13){ }u177(102){ }u178(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 277 290
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 277 290
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 277 290
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 277 290

( 27 )->[28]->( 29 108 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u181(7){ }u182(13){ }u183(102){ }u184(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 277 290
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 277 290
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290

( 28 )->[29]->( 164 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u187(7){ }u188(13){ }u189(102){ }u190(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 276
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 276
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276

( 26 )->[30]->( 31 120 )
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u191(7){ }u192(13){ }u193(102){ }u194(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 277 290
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 277 290
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290

( 30 )->[31]->( 164 )
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u197(7){ }u198(13){ }u199(102){ }u200(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 276
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 276
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276

( 24 )->[32]->( 33 90 )
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u201(7){ }u202(13){ }u203(102){ }u204(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 277 290
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 277 290
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 100 [cc] 102 [sfp] 103 [afp] 247 277 290
;; live  out 	 7 [r7] 13 [sp] 100 [cc] 102 [sfp] 103 [afp] 247 277 290

( 32 )->[33]->( 34 37 )
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u207(7){ }u208(13){ }u209(102){ }u210(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 100 [cc] 102 [sfp] 103 [afp] 247 277 290
;; lr  use 	 7 [r7] 13 [sp] 100 [cc] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 100 [cc] 102 [sfp] 103 [afp] 247 277 290
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 277 290
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 277 290

( 33 )->[34]->( 35 128 )
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u212(7){ }u213(13){ }u214(102){ }u215(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 277 290
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 277 290
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 277 290
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 277 290

( 34 )->[35]->( 36 135 )
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u218(7){ }u219(13){ }u220(102){ }u221(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 277 290
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 277 290
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290

( 35 )->[36]->( 164 )
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u224(7){ }u225(13){ }u226(102){ }u227(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 276
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 276
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276

( 33 )->[37]->( 38 142 )
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u228(7){ }u229(13){ }u230(102){ }u231(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 277 290
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 277 290
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290

( 37 )->[38]->( 164 )
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u234(7){ }u235(13){ }u236(102){ }u237(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 276
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 276
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276

( 18 )->[39]->( 40 41 )
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u238(7){ }u239(13){ }u240(102){ }u241(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 130 274 295
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 130 274 295
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 274 295
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 274 295

( 39 )->[40]->( 1 )
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u247(7){ }u248(13){ }u249(102){ }u250(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0]
;; live  kill	 12 [ip]
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 39 )->[41]->( 42 43 )
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u252(7){ }u253(13){ }u254(102){ }u255(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 274 295
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 274
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 274 295
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 274 295
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 274 295

( 133 140 41 49 55 61 67 73 79 83 87 91 101 108 145 )->[42]->( 1 )
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u258(7){ }u259(13){ }u260(102){ }u261(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0]
;; live  kill	 12 [ip]
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 41 )->[43]->( 44 45 )
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u263(7){ }u264(13){ }u265(102){ }u266(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 274 295
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 295
;; lr  def 	 100 [cc] 131
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 274 295
;; live  gen 	 100 [cc] 131
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 274
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 274

( 43 )->[44]->( 151 45 )
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u271(7){ }u272(13){ }u273(102){ }u274(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 274
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 274
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 274
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 274
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 274

( 43 44 )->[45]->( 46 164 )
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u277(7){ }u278(13){ }u279(102){ }u280(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 274
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 133 276 298
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 274
;; live  gen 	 100 [cc] 133 276 298
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 274 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 274 276

( 45 )->[46]->( 164 )
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u285(7){ }u286(13){ }u287(102){ }u288(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 274
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 274
;; lr  def 	 100 [cc] 276
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 274
;; live  gen 	 100 [cc] 276
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276

( 18 )->[47]->( 48 49 )
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u291(7){ }u292(13){ }u293(102){ }u294(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 134 273 299
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 134 273 299
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 273 299
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 273 299

( 90 94 47 54 60 66 72 78 82 86 115 )->[48]->( 1 )
;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u300(7){ }u301(13){ }u302(102){ }u303(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0]
;; live  kill	 12 [ip]
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 47 )->[49]->( 42 50 )
;; bb 49 artificial_defs: { }
;; bb 49 artificial_uses: { u305(7){ }u306(13){ }u307(102){ }u308(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 273 299
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 273
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 273 299
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 273 299
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 273 299

( 49 )->[50]->( 51 52 )
;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u311(7){ }u312(13){ }u313(102){ }u314(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 273 299
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 299
;; lr  def 	 100 [cc] 135
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 273 299
;; live  gen 	 100 [cc] 135
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 273
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 273

( 50 )->[51]->( 152 52 )
;; bb 51 artificial_defs: { }
;; bb 51 artificial_uses: { u319(7){ }u320(13){ }u321(102){ }u322(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 273
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 273
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 273
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 273
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 273

( 50 51 )->[52]->( 53 164 )
;; bb 52 artificial_defs: { }
;; bb 52 artificial_uses: { u325(7){ }u326(13){ }u327(102){ }u328(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 273
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 137 276 302
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 273
;; live  gen 	 100 [cc] 137 276 302
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 273 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 273 276

( 52 )->[53]->( 164 )
;; bb 53 artificial_defs: { }
;; bb 53 artificial_uses: { u333(7){ }u334(13){ }u335(102){ }u336(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 273
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 273
;; lr  def 	 100 [cc] 276
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 273
;; live  gen 	 100 [cc] 276
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276

( 18 )->[54]->( 48 55 )
;; bb 54 artificial_defs: { }
;; bb 54 artificial_uses: { u339(7){ }u340(13){ }u341(102){ }u342(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 138 272 303
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 138 272 303
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 272 303
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 272 303

( 54 )->[55]->( 42 56 )
;; bb 55 artificial_defs: { }
;; bb 55 artificial_uses: { u348(7){ }u349(13){ }u350(102){ }u351(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 272 303
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 272
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 272 303
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 272 303
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 272 303

( 55 )->[56]->( 57 58 )
;; bb 56 artificial_defs: { }
;; bb 56 artificial_uses: { u354(7){ }u355(13){ }u356(102){ }u357(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 272 303
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 303
;; lr  def 	 100 [cc] 139
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 272 303
;; live  gen 	 100 [cc] 139
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 272
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 272

( 56 )->[57]->( 153 58 )
;; bb 57 artificial_defs: { }
;; bb 57 artificial_uses: { u362(7){ }u363(13){ }u364(102){ }u365(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 272
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 272
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 272
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 272
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 272

( 56 57 )->[58]->( 59 164 )
;; bb 58 artificial_defs: { }
;; bb 58 artificial_uses: { u368(7){ }u369(13){ }u370(102){ }u371(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 272
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 141 276 306
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 272
;; live  gen 	 100 [cc] 141 276 306
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 272 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 272 276

( 58 )->[59]->( 164 )
;; bb 59 artificial_defs: { }
;; bb 59 artificial_uses: { u376(7){ }u377(13){ }u378(102){ }u379(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 272
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 272
;; lr  def 	 100 [cc] 276
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 272
;; live  gen 	 100 [cc] 276
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276

( 18 )->[60]->( 48 61 )
;; bb 60 artificial_defs: { }
;; bb 60 artificial_uses: { u382(7){ }u383(13){ }u384(102){ }u385(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 142 271 307
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 142 271 307
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 271 307
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 271 307

( 60 )->[61]->( 42 62 )
;; bb 61 artificial_defs: { }
;; bb 61 artificial_uses: { u391(7){ }u392(13){ }u393(102){ }u394(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 271 307
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 271
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 271 307
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 271 307
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 271 307

( 61 )->[62]->( 63 64 )
;; bb 62 artificial_defs: { }
;; bb 62 artificial_uses: { u397(7){ }u398(13){ }u399(102){ }u400(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 271 307
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 307
;; lr  def 	 100 [cc] 143
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 271 307
;; live  gen 	 100 [cc] 143
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 271
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 271

( 62 )->[63]->( 154 64 )
;; bb 63 artificial_defs: { }
;; bb 63 artificial_uses: { u405(7){ }u406(13){ }u407(102){ }u408(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 271
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 271
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 271
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 271
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 271

( 62 63 )->[64]->( 65 164 )
;; bb 64 artificial_defs: { }
;; bb 64 artificial_uses: { u411(7){ }u412(13){ }u413(102){ }u414(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 271
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 145 276 310
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 271
;; live  gen 	 100 [cc] 145 276 310
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 271 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 271 276

( 64 )->[65]->( 164 )
;; bb 65 artificial_defs: { }
;; bb 65 artificial_uses: { u419(7){ }u420(13){ }u421(102){ }u422(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 271
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 271
;; lr  def 	 100 [cc] 276
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 271
;; live  gen 	 100 [cc] 276
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276

( 18 )->[66]->( 48 67 )
;; bb 66 artificial_defs: { }
;; bb 66 artificial_uses: { u425(7){ }u426(13){ }u427(102){ }u428(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 146 270 311
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 146 270 311
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 270 311
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 270 311

( 66 )->[67]->( 42 68 )
;; bb 67 artificial_defs: { }
;; bb 67 artificial_uses: { u434(7){ }u435(13){ }u436(102){ }u437(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 270 311
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 270
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 270 311
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 270 311
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 270 311

( 67 )->[68]->( 69 70 )
;; bb 68 artificial_defs: { }
;; bb 68 artificial_uses: { u440(7){ }u441(13){ }u442(102){ }u443(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 270 311
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 311
;; lr  def 	 100 [cc] 147
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 270 311
;; live  gen 	 100 [cc] 147
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 270
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 270

( 68 )->[69]->( 155 70 )
;; bb 69 artificial_defs: { }
;; bb 69 artificial_uses: { u448(7){ }u449(13){ }u450(102){ }u451(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 270
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 270
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 270
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 270
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 270

( 68 69 )->[70]->( 71 164 )
;; bb 70 artificial_defs: { }
;; bb 70 artificial_uses: { u454(7){ }u455(13){ }u456(102){ }u457(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 270
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 149 276 314
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 270
;; live  gen 	 100 [cc] 149 276 314
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 270 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 270 276

( 70 )->[71]->( 164 )
;; bb 71 artificial_defs: { }
;; bb 71 artificial_uses: { u462(7){ }u463(13){ }u464(102){ }u465(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 270
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 270
;; lr  def 	 100 [cc] 276
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 270
;; live  gen 	 100 [cc] 276
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276

( 18 )->[72]->( 48 73 )
;; bb 72 artificial_defs: { }
;; bb 72 artificial_uses: { u468(7){ }u469(13){ }u470(102){ }u471(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 150 269 315
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 150 269 315
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 269 315
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 269 315

( 72 )->[73]->( 42 74 )
;; bb 73 artificial_defs: { }
;; bb 73 artificial_uses: { u477(7){ }u478(13){ }u479(102){ }u480(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 269 315
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 269
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 269 315
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 269 315
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 269 315

( 73 )->[74]->( 75 76 )
;; bb 74 artificial_defs: { }
;; bb 74 artificial_uses: { u483(7){ }u484(13){ }u485(102){ }u486(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 269 315
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 315
;; lr  def 	 100 [cc] 151
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 269 315
;; live  gen 	 100 [cc] 151
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 269
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 269

( 74 )->[75]->( 156 76 )
;; bb 75 artificial_defs: { }
;; bb 75 artificial_uses: { u491(7){ }u492(13){ }u493(102){ }u494(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 269
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 269
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 269
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 269
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 269

( 74 75 )->[76]->( 77 164 )
;; bb 76 artificial_defs: { }
;; bb 76 artificial_uses: { u497(7){ }u498(13){ }u499(102){ }u500(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 269
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 153 276 318
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 269
;; live  gen 	 100 [cc] 153 276 318
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 269 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 269 276

( 76 )->[77]->( 164 )
;; bb 77 artificial_defs: { }
;; bb 77 artificial_uses: { u505(7){ }u506(13){ }u507(102){ }u508(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 269
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 269
;; lr  def 	 100 [cc] 276
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 269
;; live  gen 	 100 [cc] 276
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276

( 21 )->[78]->( 48 79 )
;; bb 78 artificial_defs: { }
;; bb 78 artificial_uses: { u511(7){ }u512(13){ }u513(102){ }u514(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 290
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 290
;; lr  def 	 100 [cc] 154 268
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 290
;; live  gen 	 100 [cc] 154 268
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 268 290
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 268 290

( 78 )->[79]->( 42 80 )
;; bb 79 artificial_defs: { }
;; bb 79 artificial_uses: { u520(7){ }u521(13){ }u522(102){ }u523(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 268 290
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 268
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 268 290
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 268 290
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 268 290

( 79 )->[80]->( 81 164 )
;; bb 80 artificial_defs: { }
;; bb 80 artificial_uses: { u526(7){ }u527(13){ }u528(102){ }u529(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 268 290
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 290
;; lr  def 	 100 [cc] 155 276
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 268 290
;; live  gen 	 100 [cc] 155 276
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 268 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 268 276

( 80 )->[81]->( 164 )
;; bb 81 artificial_defs: { }
;; bb 81 artificial_uses: { u534(7){ }u535(13){ }u536(102){ }u537(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 268
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 268
;; lr  def 	 100 [cc] 276 422
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 268
;; live  gen 	 100 [cc] 276 422
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276

( 19 )->[82]->( 48 83 )
;; bb 82 artificial_defs: { }
;; bb 82 artificial_uses: { u541(7){ }u542(13){ }u543(102){ }u544(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 290
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 290
;; lr  def 	 100 [cc] 156 267
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 290
;; live  gen 	 100 [cc] 156 267
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 267 290
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 267 290

( 82 )->[83]->( 42 84 )
;; bb 83 artificial_defs: { }
;; bb 83 artificial_uses: { u550(7){ }u551(13){ }u552(102){ }u553(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 267 290
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 267
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 267 290
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 267 290
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 267 290

( 83 )->[84]->( 85 164 )
;; bb 84 artificial_defs: { }
;; bb 84 artificial_uses: { u556(7){ }u557(13){ }u558(102){ }u559(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 267 290
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 290
;; lr  def 	 100 [cc] 157 276
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 267 290
;; live  gen 	 100 [cc] 157 276
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 267 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 267 276

( 84 )->[85]->( 164 )
;; bb 85 artificial_defs: { }
;; bb 85 artificial_uses: { u564(7){ }u565(13){ }u566(102){ }u567(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 267
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 267
;; lr  def 	 100 [cc] 276 424
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 267
;; live  gen 	 100 [cc] 276 424
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276

( 20 )->[86]->( 48 87 )
;; bb 86 artificial_defs: { }
;; bb 86 artificial_uses: { u571(7){ }u572(13){ }u573(102){ }u574(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 290
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 290
;; lr  def 	 100 [cc] 158 266
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 290
;; live  gen 	 100 [cc] 158 266
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 266 290
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 266 290

( 86 )->[87]->( 42 88 )
;; bb 87 artificial_defs: { }
;; bb 87 artificial_uses: { u580(7){ }u581(13){ }u582(102){ }u583(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 266 290
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 266
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 266 290
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 266 290
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 266 290

( 87 )->[88]->( 89 164 )
;; bb 88 artificial_defs: { }
;; bb 88 artificial_uses: { u586(7){ }u587(13){ }u588(102){ }u589(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 266 290
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 290
;; lr  def 	 100 [cc] 159 276
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 266 290
;; live  gen 	 100 [cc] 159 276
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 266 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 266 276

( 88 )->[89]->( 164 )
;; bb 89 artificial_defs: { }
;; bb 89 artificial_uses: { u594(7){ }u595(13){ }u596(102){ }u597(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 266
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 266
;; lr  def 	 100 [cc] 276 426
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 266
;; live  gen 	 100 [cc] 276 426
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276

( 32 )->[90]->( 48 91 )
;; bb 90 artificial_defs: { }
;; bb 90 artificial_uses: { u601(7){ }u602(13){ }u603(102){ }u604(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 290
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 290
;; lr  def 	 100 [cc] 160 250
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 290
;; live  gen 	 100 [cc] 160 250
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 250 290
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 250 290

( 90 )->[91]->( 42 92 )
;; bb 91 artificial_defs: { }
;; bb 91 artificial_uses: { u610(7){ }u611(13){ }u612(102){ }u613(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 250 290
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 250
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 250 290
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 250 290
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 250 290

( 91 )->[92]->( 93 164 )
;; bb 92 artificial_defs: { }
;; bb 92 artificial_uses: { u616(7){ }u617(13){ }u618(102){ }u619(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 250 290
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 290
;; lr  def 	 100 [cc] 161 276
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 250 290
;; live  gen 	 100 [cc] 161 276
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 250 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 250 276

( 92 )->[93]->( 164 )
;; bb 93 artificial_defs: { }
;; bb 93 artificial_uses: { u624(7){ }u625(13){ }u626(102){ }u627(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 250
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 250
;; lr  def 	 100 [cc] 276 428
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 250
;; live  gen 	 100 [cc] 276 428
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276

( 14 )->[94]->( 48 95 )
;; bb 94 artificial_defs: { }
;; bb 94 artificial_uses: { u631(7){ }u632(13){ }u633(102){ }u634(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 290
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 290
;; lr  def 	 100 [cc] 162 265
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 290
;; live  gen 	 100 [cc] 162 265
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 265 290
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 265 290

( 94 )->[95]->( 96 97 )
;; bb 95 artificial_defs: { }
;; bb 95 artificial_uses: { u640(7){ }u641(13){ }u642(102){ }u643(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 265 290
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 290
;; lr  def 	 100 [cc] 163
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 265 290
;; live  gen 	 100 [cc] 163
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 265
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 265

( 95 )->[96]->( 157 97 )
;; bb 96 artificial_defs: { }
;; bb 96 artificial_uses: { u648(7){ }u649(13){ }u650(102){ }u651(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 265
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 265
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 265
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 265
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 265

( 95 96 )->[97]->( 98 99 )
;; bb 97 artificial_defs: { }
;; bb 97 artificial_uses: { u654(7){ }u655(13){ }u656(102){ }u657(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 265
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 165 330
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 265
;; live  gen 	 100 [cc] 165 330
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 265
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 265

( 97 )->[98]->( 158 99 )
;; bb 98 artificial_defs: { }
;; bb 98 artificial_uses: { u662(7){ }u663(13){ }u664(102){ }u665(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 265
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 265
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 265
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 265
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 265

( 97 98 )->[99]->( 100 164 )
;; bb 99 artificial_defs: { }
;; bb 99 artificial_uses: { u668(7){ }u669(13){ }u670(102){ }u671(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 265
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 167 276 332
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 265
;; live  gen 	 100 [cc] 167 276 332
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 265 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 265 276

( 99 )->[100]->( 164 )
;; bb 100 artificial_defs: { }
;; bb 100 artificial_uses: { u676(7){ }u677(13){ }u678(102){ }u679(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 265
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 265
;; lr  def 	 100 [cc] 276
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 265
;; live  gen 	 100 [cc] 276
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276

( 27 )->[101]->( 42 102 )
;; bb 101 artificial_defs: { }
;; bb 101 artificial_uses: { u682(7){ }u683(13){ }u684(102){ }u685(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 290
;; lr  def 	 100 [cc] 168 263
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290
;; live  gen 	 100 [cc] 168 263
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 263 290
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 263 290

( 101 )->[102]->( 103 105 )
;; bb 102 artificial_defs: { }
;; bb 102 artificial_uses: { u691(7){ }u692(13){ }u693(102){ }u694(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 263 290
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 263
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 263 290
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 263 290
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 263 290

( 102 )->[103]->( 104 164 )
;; bb 103 artificial_defs: { }
;; bb 103 artificial_uses: { u697(7){ }u698(13){ }u699(102){ }u700(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 290
;; lr  def 	 100 [cc] 169 276
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290
;; live  gen 	 100 [cc] 169 276
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 276

( 103 )->[104]->( 164 )
;; bb 104 artificial_defs: { }
;; bb 104 artificial_uses: { u705(7){ }u706(13){ }u707(102){ }u708(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247
;; lr  def 	 170 173 276 335 338 339 341 342 343
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247
;; live  gen 	 170 173 276 335 338 339 341 342 343
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276

( 102 )->[105]->( 159 106 )
;; bb 105 artificial_defs: { }
;; bb 105 artificial_uses: { u723(7){ }u724(13){ }u725(102){ }u726(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 263
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 263
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 263
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 263
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 263

( 105 )->[106]->( 107 164 )
;; bb 106 artificial_defs: { }
;; bb 106 artificial_uses: { u729(7){ }u730(13){ }u731(102){ }u732(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 263
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 178 276 344
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 263
;; live  gen 	 100 [cc] 178 276 344
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 263 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 263 276

( 106 )->[107]->( 164 )
;; bb 107 artificial_defs: { }
;; bb 107 artificial_uses: { u737(7){ }u738(13){ }u739(102){ }u740(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 263
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 263
;; lr  def 	 100 [cc] 276 430
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 263
;; live  gen 	 100 [cc] 276 430
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276

( 28 )->[108]->( 42 109 )
;; bb 108 artificial_defs: { }
;; bb 108 artificial_uses: { u744(7){ }u745(13){ }u746(102){ }u747(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 290
;; lr  def 	 100 [cc] 179 261
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290
;; live  gen 	 100 [cc] 179 261
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 261
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 261

( 108 )->[109]->( 110 112 )
;; bb 109 artificial_defs: { }
;; bb 109 artificial_uses: { u753(7){ }u754(13){ }u755(102){ }u756(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 261
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 261
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 261
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 261

( 109 )->[110]->( 111 164 )
;; bb 110 artificial_defs: { }
;; bb 110 artificial_uses: { u759(7){ }u760(13){ }u761(102){ }u762(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 180 276 346
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247
;; live  gen 	 100 [cc] 180 276 346
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 276 346
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 276 346

( 110 )->[111]->( 164 )
;; bb 111 artificial_defs: { }
;; bb 111 artificial_uses: { u767(7){ }u768(13){ }u769(102){ }u770(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 346
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 346
;; lr  def 	 181 184 276 350 351 353 354 355
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 346
;; live  gen 	 181 184 276 350 351 353 354 355
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276

( 109 )->[112]->( 160 113 )
;; bb 112 artificial_defs: { }
;; bb 112 artificial_uses: { u785(7){ }u786(13){ }u787(102){ }u788(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261

( 112 )->[113]->( 114 164 )
;; bb 113 artificial_defs: { }
;; bb 113 artificial_uses: { u791(7){ }u792(13){ }u793(102){ }u794(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 189 276 356
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261
;; live  gen 	 100 [cc] 189 276 356
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261 276

( 113 )->[114]->( 164 )
;; bb 114 artificial_defs: { }
;; bb 114 artificial_uses: { u799(7){ }u800(13){ }u801(102){ }u802(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261
;; lr  def 	 100 [cc] 276 432
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261
;; live  gen 	 100 [cc] 276 432
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276

( 25 )->[115]->( 48 116 )
;; bb 115 artificial_defs: { }
;; bb 115 artificial_uses: { u806(7){ }u807(13){ }u808(102){ }u809(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 290
;; lr  def 	 100 [cc] 190 259
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290
;; live  gen 	 100 [cc] 190 259
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 259 290
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 259 290

( 115 )->[116]->( 161 117 )
;; bb 116 artificial_defs: { }
;; bb 116 artificial_uses: { u815(7){ }u816(13){ }u817(102){ }u818(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 259 290
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 259
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 259 290
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 259 290
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 259 290

( 116 )->[117]->( 118 162 )
;; bb 117 artificial_defs: { }
;; bb 117 artificial_uses: { u821(7){ }u822(13){ }u823(102){ }u824(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 259 290
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 259
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 259 290
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290

( 117 )->[118]->( 119 164 )
;; bb 118 artificial_defs: { }
;; bb 118 artificial_uses: { u827(7){ }u828(13){ }u829(102){ }u830(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 290
;; lr  def 	 100 [cc] 191 276
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290
;; live  gen 	 100 [cc] 191 276
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 276 290
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 276 290

( 118 )->[119]->( 164 )
;; bb 119 artificial_defs: { }
;; bb 119 artificial_uses: { u835(7){ }u836(13){ }u837(102){ }u838(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290
;; lr  def 	 192 195 276 362 363 365 366 367
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290
;; live  gen 	 192 195 276 362 363 365 366 367
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276

( 30 )->[120]->( 121 122 )
;; bb 120 artificial_defs: { }
;; bb 120 artificial_uses: { u853(7){ }u854(13){ }u855(102){ }u856(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 290
;; lr  def 	 100 [cc] 200 257
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290
;; live  gen 	 100 [cc] 200 257
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 257 290
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 257 290

( 120 )->[121]->( 164 )
;; bb 121 artificial_defs: { }
;; bb 121 artificial_uses: { u862(7){ }u863(13){ }u864(102){ }u865(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290
;; lr  def 	 201 204 276 372 373 375 376 377
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290
;; live  gen 	 201 204 276 372 373 375 376 377
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276

( 120 )->[122]->( 123 164 )
;; bb 122 artificial_defs: { }
;; bb 122 artificial_uses: { u880(7){ }u881(13){ }u882(102){ }u883(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 257 290
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 290
;; lr  def 	 100 [cc] 209 276
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 257 290
;; live  gen 	 100 [cc] 209 276
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 257 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 257 276

( 122 )->[123]->( 164 )
;; bb 123 artificial_defs: { }
;; bb 123 artificial_uses: { u888(7){ }u889(13){ }u890(102){ }u891(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 257
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 257
;; lr  def 	 100 [cc] 276 434
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 257
;; live  gen 	 100 [cc] 276 434
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276

( 23 )->[124]->( 125 126 )
;; bb 124 artificial_defs: { }
;; bb 124 artificial_uses: { u895(7){ }u896(13){ }u897(102){ }u898(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 290
;; lr  def 	 100 [cc] 210 255
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290
;; live  gen 	 100 [cc] 210 255
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 255 290
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 255 290

( 124 )->[125]->( 164 )
;; bb 125 artificial_defs: { }
;; bb 125 artificial_uses: { u904(7){ }u905(13){ }u906(102){ }u907(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290
;; lr  def 	 211 214 276 383 384 386 387 388
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290
;; live  gen 	 211 214 276 383 384 386 387 388
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276

( 124 )->[126]->( 127 164 )
;; bb 126 artificial_defs: { }
;; bb 126 artificial_uses: { u922(7){ }u923(13){ }u924(102){ }u925(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 290
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 290
;; lr  def 	 100 [cc] 219 276
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 290
;; live  gen 	 100 [cc] 219 276
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 276

( 126 )->[127]->( 164 )
;; bb 127 artificial_defs: { }
;; bb 127 artificial_uses: { u930(7){ }u931(13){ }u932(102){ }u933(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255
;; lr  def 	 100 [cc] 276 436
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255
;; live  gen 	 100 [cc] 276 436
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276

( 34 )->[128]->( 129 133 )
;; bb 128 artificial_defs: { }
;; bb 128 artificial_uses: { u937(7){ }u938(13){ }u939(102){ }u940(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 290
;; lr  def 	 100 [cc] 220 253
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290
;; live  gen 	 100 [cc] 220 253
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 253 290
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 253 290

( 128 )->[129]->( 130 164 )
;; bb 129 artificial_defs: { }
;; bb 129 artificial_uses: { u946(7){ }u947(13){ }u948(102){ }u949(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 290
;; lr  def 	 100 [cc] 221 276
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290
;; live  gen 	 100 [cc] 221 276
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 276 290
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 276 290

( 129 )->[130]->( 131 132 )
;; bb 130 artificial_defs: { }
;; bb 130 artificial_uses: { u954(7){ }u955(13){ }u956(102){ }u957(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 290
;; lr  def 	 100 [cc] 222 224 225 254
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290
;; live  gen 	 100 [cc] 222 224 225 254
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 225 247 254
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 225 247 254

( 130 )->[131]->( 132 )
;; bb 131 artificial_defs: { }
;; bb 131 artificial_uses: { u967(7){ }u968(13){ }u969(102){ }u970(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 225 226 395
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 254
;; live  gen 	 100 [cc] 225 226 395
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 225 247 254
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 225 247 254

( 130 131 )->[132]->( 164 )
;; bb 132 artificial_defs: { }
;; bb 132 artificial_uses: { u975(7){ }u976(13){ }u977(102){ }u978(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 225 247 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 225 247 254
;; lr  def 	 276 397
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 225 247 254
;; live  gen 	 276 397
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276

( 128 )->[133]->( 42 134 )
;; bb 133 artificial_defs: { }
;; bb 133 artificial_uses: { u985(7){ }u986(13){ }u987(102){ }u988(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 253
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 253
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 253
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 133 )->[134]->( 164 )
;; bb 134 artificial_defs: { }
;; bb 134 artificial_uses: { u991(7){ }u992(13){ }u993(102){ }u994(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 276
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 276
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276

( 35 )->[135]->( 136 140 )
;; bb 135 artificial_defs: { }
;; bb 135 artificial_uses: { u995(7){ }u996(13){ }u997(102){ }u998(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 290
;; lr  def 	 100 [cc] 229 251
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290
;; live  gen 	 100 [cc] 229 251
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 251 290
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 251 290

( 135 )->[136]->( 137 164 )
;; bb 136 artificial_defs: { }
;; bb 136 artificial_uses: { u1004(7){ }u1005(13){ }u1006(102){ }u1007(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 290
;; lr  def 	 100 [cc] 230 276
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290
;; live  gen 	 100 [cc] 230 276
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 276

( 136 )->[137]->( 138 139 )
;; bb 137 artificial_defs: { }
;; bb 137 artificial_uses: { u1012(7){ }u1013(13){ }u1014(102){ }u1015(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 231 233 234 252 400
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247
;; live  gen 	 100 [cc] 231 233 234 252 400
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 234 247 252 400
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 234 247 252 400

( 137 )->[138]->( 139 )
;; bb 138 artificial_defs: { }
;; bb 138 artificial_uses: { u1025(7){ }u1026(13){ }u1027(102){ }u1028(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 252 400
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 400
;; lr  def 	 100 [cc] 234 235
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 252 400
;; live  gen 	 100 [cc] 234 235
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 234 247 252
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 234 247 252

( 137 138 )->[139]->( 164 )
;; bb 139 artificial_defs: { }
;; bb 139 artificial_uses: { u1033(7){ }u1034(13){ }u1035(102){ }u1036(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 234 247 252
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 234 247 252
;; lr  def 	 276 405
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 234 247 252
;; live  gen 	 276 405
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276

( 135 )->[140]->( 42 141 )
;; bb 140 artificial_defs: { }
;; bb 140 artificial_uses: { u1043(7){ }u1044(13){ }u1045(102){ }u1046(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 251
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 251
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 140 )->[141]->( 164 )
;; bb 141 artificial_defs: { }
;; bb 141 artificial_uses: { u1049(7){ }u1050(13){ }u1051(102){ }u1052(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 276
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 276
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276

( 37 )->[142]->( 143 144 )
;; bb 142 artificial_defs: { }
;; bb 142 artificial_uses: { u1053(7){ }u1054(13){ }u1055(102){ }u1056(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 290
;; lr  def 	 100 [cc] 238 248
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290
;; live  gen 	 100 [cc] 238 248
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 248 290
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 248 290

( 142 )->[143]->( 164 )
;; bb 143 artificial_defs: { }
;; bb 143 artificial_uses: { u1062(7){ }u1063(13){ }u1064(102){ }u1065(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290
;; lr  def 	 239 242 276 410 411 413 414 415
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290
;; live  gen 	 239 242 276 410 411 413 414 415
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276

( 142 )->[144]->( 163 145 )
;; bb 144 artificial_defs: { }
;; bb 144 artificial_uses: { u1080(7){ }u1081(13){ }u1082(102){ }u1083(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 248
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 248
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 248
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 248
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 248

( 144 )->[145]->( 42 146 )
;; bb 145 artificial_defs: { }
;; bb 145 artificial_uses: { u1086(7){ }u1087(13){ }u1088(102){ }u1089(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 248
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 248
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 248
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 145 )->[146]->( 164 )
;; bb 146 artificial_defs: { }
;; bb 146 artificial_uses: { u1092(7){ }u1093(13){ }u1094(102){ }u1095(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 276
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 276
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276

( 4 )->[147]->( 164 )
;; bb 147 artificial_defs: { }
;; bb 147 artificial_uses: { u1096(7){ }u1097(13){ }u1098(102){ }u1099(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 276
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 276
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276

( 6 )->[148]->( 164 )
;; bb 148 artificial_defs: { }
;; bb 148 artificial_uses: { u1100(7){ }u1101(13){ }u1102(102){ }u1103(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 276
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 276
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276

( 17 )->[149]->( 164 )
;; bb 149 artificial_defs: { }
;; bb 149 artificial_uses: { u1104(7){ }u1105(13){ }u1106(102){ }u1107(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277
;; lr  def 	 276
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277
;; live  gen 	 276
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276

( 18 )->[150]->( 164 )
;; bb 150 artificial_defs: { }
;; bb 150 artificial_uses: { u1109(7){ }u1110(13){ }u1111(102){ }u1112(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 276
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 276
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276

( 44 )->[151]->( 164 )
;; bb 151 artificial_defs: { }
;; bb 151 artificial_uses: { u1113(7){ }u1114(13){ }u1115(102){ }u1116(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 276
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 276
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276

( 51 )->[152]->( 164 )
;; bb 152 artificial_defs: { }
;; bb 152 artificial_uses: { u1117(7){ }u1118(13){ }u1119(102){ }u1120(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 276
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 276
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276

( 57 )->[153]->( 164 )
;; bb 153 artificial_defs: { }
;; bb 153 artificial_uses: { u1121(7){ }u1122(13){ }u1123(102){ }u1124(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 276
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 276
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276

( 63 )->[154]->( 164 )
;; bb 154 artificial_defs: { }
;; bb 154 artificial_uses: { u1125(7){ }u1126(13){ }u1127(102){ }u1128(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 276
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 276
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276

( 69 )->[155]->( 164 )
;; bb 155 artificial_defs: { }
;; bb 155 artificial_uses: { u1129(7){ }u1130(13){ }u1131(102){ }u1132(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 276
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 276
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276

( 75 )->[156]->( 164 )
;; bb 156 artificial_defs: { }
;; bb 156 artificial_uses: { u1133(7){ }u1134(13){ }u1135(102){ }u1136(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 276
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 276
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276

( 96 )->[157]->( 164 )
;; bb 157 artificial_defs: { }
;; bb 157 artificial_uses: { u1137(7){ }u1138(13){ }u1139(102){ }u1140(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 276
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 276
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276

( 98 )->[158]->( 164 )
;; bb 158 artificial_defs: { }
;; bb 158 artificial_uses: { u1141(7){ }u1142(13){ }u1143(102){ }u1144(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 276
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 276
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276

( 105 )->[159]->( 164 )
;; bb 159 artificial_defs: { }
;; bb 159 artificial_uses: { u1145(7){ }u1146(13){ }u1147(102){ }u1148(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 276
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 276
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276

( 112 )->[160]->( 164 )
;; bb 160 artificial_defs: { }
;; bb 160 artificial_uses: { u1149(7){ }u1150(13){ }u1151(102){ }u1152(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 276
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 276
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276

( 116 )->[161]->( 164 )
;; bb 161 artificial_defs: { }
;; bb 161 artificial_uses: { u1153(7){ }u1154(13){ }u1155(102){ }u1156(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 276
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 276
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276

( 117 )->[162]->( 164 )
;; bb 162 artificial_defs: { }
;; bb 162 artificial_uses: { u1157(7){ }u1158(13){ }u1159(102){ }u1160(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 276
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 276
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276

( 144 )->[163]->( 164 )
;; bb 163 artificial_defs: { }
;; bb 163 artificial_uses: { u1161(7){ }u1162(13){ }u1163(102){ }u1164(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 276
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 276
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276

( 163 7 111 8 22 29 31 36 45 161 52 160 58 104 64 159 70 93 76 158 80 89 84 157 88 156 92 85 99 81 103 100 106 77 110 107 113 71 118 114 119 122 65 123 126 155 129 127 132 136 134 139 141 143 146 147 121 148 149 150 125 151 38 152 46 153 53 154 59 162 )->[164]->( 1 )
;; bb 164 artificial_defs: { }
;; bb 164 artificial_uses: { u1165(7){ }u1166(13){ }u1167(102){ }u1168(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 48 40 42 164 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u1171(0){ }u1172(7){ }u1173(13){ }u1174(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 77 to worklist
  Adding insn 89 to worklist
  Adding insn 86 to worklist
  Adding insn 81 to worklist
  Adding insn 92 to worklist
  Adding insn 100 to worklist
  Adding insn 97 to worklist
  Adding insn 103 to worklist
  Adding insn 111 to worklist
  Adding insn 108 to worklist
  Adding insn 1642 to worklist
  Adding insn 125 to worklist
  Adding insn 122 to worklist
  Adding insn 1644 to worklist
  Adding insn 129 to worklist
  Adding insn 143 to worklist
  Adding insn 140 to worklist
  Adding insn 1646 to worklist
  Adding insn 147 to worklist
  Adding insn 166 to worklist
  Adding insn 157 to worklist
  Adding insn 171 to worklist
  Adding insn 176 to worklist
  Adding insn 179 to worklist
  Adding insn 182 to worklist
  Adding insn 189 to worklist
  Adding insn 192 to worklist
  Adding insn 195 to worklist
  Adding insn 1648 to worklist
  Adding insn 202 to worklist
  Adding insn 207 to worklist
  Adding insn 210 to worklist
  Adding insn 215 to worklist
  Adding insn 218 to worklist
  Adding insn 221 to worklist
  Adding insn 1650 to worklist
  Adding insn 228 to worklist
  Adding insn 1652 to worklist
  Adding insn 235 to worklist
  Adding insn 240 to worklist
  Adding insn 243 to worklist
  Adding insn 246 to worklist
  Adding insn 1654 to worklist
  Adding insn 253 to worklist
  Adding insn 1656 to worklist
  Adding insn 266 to worklist
  Adding insn 261 to worklist
  Adding insn 269 to worklist
  Adding insn 276 to worklist
  Adding insn 279 to worklist
  Adding insn 289 to worklist
  Adding insn 286 to worklist
  Adding insn 292 to worklist
  Adding insn 300 to worklist
  Adding insn 297 to worklist
  Adding insn 1658 to worklist
  Adding insn 316 to worklist
  Adding insn 311 to worklist
  Adding insn 319 to worklist
  Adding insn 327 to worklist
  Adding insn 334 to worklist
  Adding insn 331 to worklist
  Adding insn 337 to worklist
  Adding insn 345 to worklist
  Adding insn 342 to worklist
  Adding insn 1660 to worklist
  Adding insn 362 to worklist
  Adding insn 356 to worklist
  Adding insn 366 to worklist
  Adding insn 373 to worklist
  Adding insn 370 to worklist
  Adding insn 376 to worklist
  Adding insn 384 to worklist
  Adding insn 381 to worklist
  Adding insn 1662 to worklist
  Adding insn 400 to worklist
  Adding insn 395 to worklist
  Adding insn 404 to worklist
  Adding insn 411 to worklist
  Adding insn 408 to worklist
  Adding insn 414 to worklist
  Adding insn 422 to worklist
  Adding insn 419 to worklist
  Adding insn 1664 to worklist
  Adding insn 438 to worklist
  Adding insn 433 to worklist
  Adding insn 442 to worklist
  Adding insn 449 to worklist
  Adding insn 446 to worklist
  Adding insn 452 to worklist
  Adding insn 460 to worklist
  Adding insn 457 to worklist
  Adding insn 1666 to worklist
  Adding insn 476 to worklist
  Adding insn 471 to worklist
  Adding insn 480 to worklist
  Adding insn 487 to worklist
  Adding insn 484 to worklist
  Adding insn 490 to worklist
  Adding insn 498 to worklist
  Adding insn 495 to worklist
  Adding insn 1668 to worklist
  Adding insn 514 to worklist
  Adding insn 509 to worklist
  Adding insn 518 to worklist
  Adding insn 525 to worklist
  Adding insn 522 to worklist
  Adding insn 1670 to worklist
  Adding insn 541 to worklist
  Adding insn 536 to worklist
  Adding insn 545 to worklist
  Adding insn 552 to worklist
  Adding insn 549 to worklist
  Adding insn 1672 to worklist
  Adding insn 568 to worklist
  Adding insn 563 to worklist
  Adding insn 572 to worklist
  Adding insn 579 to worklist
  Adding insn 576 to worklist
  Adding insn 1674 to worklist
  Adding insn 595 to worklist
  Adding insn 590 to worklist
  Adding insn 599 to worklist
  Adding insn 606 to worklist
  Adding insn 603 to worklist
  Adding insn 1676 to worklist
  Adding insn 622 to worklist
  Adding insn 617 to worklist
  Adding insn 629 to worklist
  Adding insn 626 to worklist
  Adding insn 632 to worklist
  Adding insn 640 to worklist
  Adding insn 637 to worklist
  Adding insn 643 to worklist
  Adding insn 651 to worklist
  Adding insn 648 to worklist
  Adding insn 1678 to worklist
  Adding insn 667 to worklist
  Adding insn 662 to worklist
  Adding insn 671 to worklist
  Adding insn 678 to worklist
  Adding insn 675 to worklist
  Adding insn 1680 to worklist
  Adding insn 686 to worklist
  Adding insn 682 to worklist
  Adding insn 703 to worklist
  Adding insn 710 to worklist
  Adding insn 707 to worklist
  Adding insn 1682 to worklist
  Adding insn 726 to worklist
  Adding insn 721 to worklist
  Adding insn 730 to worklist
  Adding insn 737 to worklist
  Adding insn 734 to worklist
  Adding insn 1684 to worklist
  Adding insn 745 to worklist
  Adding insn 741 to worklist
  Adding insn 762 to worklist
  Adding insn 769 to worklist
  Adding insn 766 to worklist
  Adding insn 1686 to worklist
  Adding insn 785 to worklist
  Adding insn 780 to worklist
  Adding insn 789 to worklist
  Adding insn 793 to worklist
  Adding insn 800 to worklist
  Adding insn 797 to worklist
  Adding insn 1688 to worklist
  Adding insn 808 to worklist
  Adding insn 804 to worklist
  Adding insn 830 to worklist
  Adding insn 825 to worklist
  Adding insn 1690 to worklist
  Adding insn 838 to worklist
  Adding insn 834 to worklist
  Adding insn 858 to worklist
  Adding insn 855 to worklist
  Adding insn 1692 to worklist
  Adding insn 874 to worklist
  Adding insn 869 to worklist
  Adding insn 1694 to worklist
  Adding insn 882 to worklist
  Adding insn 878 to worklist
  Adding insn 902 to worklist
  Adding insn 899 to worklist
  Adding insn 1696 to worklist
  Adding insn 918 to worklist
  Adding insn 913 to worklist
  Adding insn 925 to worklist
  Adding insn 922 to worklist
  Adding insn 940 to worklist
  Adding insn 935 to worklist
  Adding insn 929 to worklist
  Adding insn 944 to worklist
  Adding insn 1698 to worklist
  Adding insn 963 to worklist
  Adding insn 1700 to worklist
  Adding insn 976 to worklist
  Adding insn 971 to worklist
  Adding insn 983 to worklist
  Adding insn 980 to worklist
  Adding insn 998 to worklist
  Adding insn 993 to worklist
  Adding insn 987 to worklist
  Adding insn 1002 to worklist
  Adding insn 1702 to worklist
  Adding insn 1021 to worklist
  Adding insn 1704 to worklist
  Adding insn 1034 to worklist
  Adding insn 1029 to worklist
  Adding insn 1706 to worklist
  Adding insn 1042 to worklist
  Adding insn 1038 to worklist
  Adding insn 1059 to worklist
  Adding insn 1063 to worklist
  Adding insn 1708 to worklist
  Adding insn 1710 to worklist
  Adding insn 1712 to worklist
  Adding insn 1714 to worklist
  Adding insn 1716 to worklist
  Adding insn 1718 to worklist
  Adding insn 1720 to worklist
  Adding insn 1722 to worklist
  Adding insn 1724 to worklist
  Adding insn 1726 to worklist
  Adding insn 1728 to worklist
  Adding insn 1730 to worklist
  Adding insn 1732 to worklist
  Adding insn 1734 to worklist
  Adding insn 1736 to worklist
  Adding insn 1738 to worklist
  Adding insn 1740 to worklist
  Adding insn 1072 to worklist
Finished finding needed instructions:
processing block 164 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 1071 to worklist
processing block 147 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
  Adding insn 15 to worklist
processing block 148 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
  Adding insn 16 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
  Adding insn 1456 to worklist
  Adding insn 1455 to worklist
  Adding insn 1454 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 275 276
  Adding insn 110 to worklist
  Adding insn 107 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 275
  Adding insn 102 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 275
  Adding insn 99 to worklist
  Adding insn 96 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 275
  Adding insn 91 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 275
  Adding insn 88 to worklist
  Adding insn 82 to worklist
  Adding insn 80 to worklist
processing block 149 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
  Adding insn 18 to worklist
processing block 150 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
  Adding insn 63 to worklist
processing block 40 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
processing block 42 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
processing block 151 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
  Adding insn 60 to worklist
processing block 46 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
  Adding insn 1464 to worklist
  Adding insn 1463 to worklist
processing block 45 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 274 276
  Adding insn 299 to worklist
  Adding insn 296 to worklist
processing block 44 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 274
  Adding insn 291 to worklist
processing block 43 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 274
  Adding insn 288 to worklist
processing block 41 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 274 295
  Adding insn 275 to worklist
processing block 39 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 274 295
  Adding insn 265 to worklist
  Adding insn 260 to worklist
processing block 48 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
processing block 152 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
  Adding insn 58 to worklist
processing block 53 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
  Adding insn 1466 to worklist
  Adding insn 1465 to worklist
processing block 52 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 273 276
  Adding insn 344 to worklist
  Adding insn 341 to worklist
processing block 51 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 273
  Adding insn 336 to worklist
processing block 50 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 273
  Adding insn 333 to worklist
processing block 49 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 273 299
  Adding insn 326 to worklist
processing block 47 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 273 299
  Adding insn 315 to worklist
  Adding insn 310 to worklist
processing block 153 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
  Adding insn 56 to worklist
processing block 59 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
  Adding insn 1468 to worklist
  Adding insn 1467 to worklist
processing block 58 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 272 276
  Adding insn 383 to worklist
  Adding insn 380 to worklist
processing block 57 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 272
  Adding insn 375 to worklist
processing block 56 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 272
  Adding insn 372 to worklist
processing block 55 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 272 303
  Adding insn 365 to worklist
processing block 54 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 272 303
  Adding insn 361 to worklist
  Adding insn 355 to worklist
processing block 154 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
  Adding insn 54 to worklist
processing block 65 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
  Adding insn 1470 to worklist
  Adding insn 1469 to worklist
processing block 64 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 271 276
  Adding insn 421 to worklist
  Adding insn 418 to worklist
processing block 63 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 271
  Adding insn 413 to worklist
processing block 62 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 271
  Adding insn 410 to worklist
processing block 61 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 271 307
  Adding insn 403 to worklist
processing block 60 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 271 307
  Adding insn 399 to worklist
  Adding insn 394 to worklist
processing block 155 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
  Adding insn 52 to worklist
processing block 71 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
  Adding insn 1472 to worklist
  Adding insn 1471 to worklist
processing block 70 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 270 276
  Adding insn 459 to worklist
  Adding insn 456 to worklist
processing block 69 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 270
  Adding insn 451 to worklist
processing block 68 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 270
  Adding insn 448 to worklist
processing block 67 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 270 311
  Adding insn 441 to worklist
processing block 66 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 270 311
  Adding insn 437 to worklist
  Adding insn 432 to worklist
processing block 156 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
  Adding insn 50 to worklist
processing block 77 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
  Adding insn 1474 to worklist
  Adding insn 1473 to worklist
processing block 76 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 269 276
  Adding insn 497 to worklist
  Adding insn 494 to worklist
processing block 75 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 269
  Adding insn 489 to worklist
processing block 74 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 269
  Adding insn 486 to worklist
processing block 73 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 269 315
  Adding insn 479 to worklist
processing block 72 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 269 315
  Adding insn 475 to worklist
  Adding insn 470 to worklist
processing block 18 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 181 to worklist
processing block 17 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277
processing block 22 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
  Adding insn 64 to worklist
processing block 81 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
  Adding insn 1480 to worklist
  Adding insn 1479 to worklist
  Adding insn 1478 to worklist
processing block 80 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 268 276
  Adding insn 524 to worklist
processing block 79 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 268 290
  Adding insn 517 to worklist
processing block 78 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 268 290
  Adding insn 513 to worklist
processing block 21 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 290
  Adding insn 194 to worklist
processing block 89 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
  Adding insn 1492 to worklist
  Adding insn 1491 to worklist
  Adding insn 1490 to worklist
processing block 88 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 266 276
  Adding insn 578 to worklist
processing block 87 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 266 290
  Adding insn 571 to worklist
processing block 86 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 266 290
  Adding insn 567 to worklist
processing block 20 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 290
  Adding insn 191 to worklist
processing block 85 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
  Adding insn 1486 to worklist
  Adding insn 1485 to worklist
  Adding insn 1484 to worklist
processing block 84 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 267 276
  Adding insn 551 to worklist
processing block 83 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 267 290
  Adding insn 544 to worklist
processing block 82 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 267 290
  Adding insn 540 to worklist
processing block 19 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 290
  Adding insn 188 to worklist
processing block 16 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 290
  Adding insn 175 to worklist
processing block 29 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
  Adding insn 65 to worklist
processing block 111 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
  Adding insn 753 to worklist
  Adding insn 752 to worklist
  Adding insn 751 to worklist
  Adding insn 750 to worklist
  Adding insn 748 to worklist
  Adding insn 747 to worklist
processing block 110 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 276 346
  Adding insn 736 to worklist
  Adding insn 733 to worklist
processing block 160 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
  Adding insn 34 to worklist
processing block 114 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
  Adding insn 1512 to worklist
  Adding insn 1511 to worklist
  Adding insn 1510 to worklist
processing block 113 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261 276
  Adding insn 768 to worklist
  Adding insn 765 to worklist
processing block 112 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261
  Adding insn 761 to worklist
processing block 109 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 261
  Adding insn 729 to worklist
processing block 108 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 261
  Adding insn 725 to worklist
processing block 28 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290
  Adding insn 220 to worklist
processing block 104 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
  Adding insn 694 to worklist
  Adding insn 693 to worklist
  Adding insn 692 to worklist
  Adding insn 691 to worklist
  Adding insn 689 to worklist
  Adding insn 688 to worklist
  Adding insn 681 to worklist
processing block 103 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 276
  Adding insn 677 to worklist
processing block 159 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
  Adding insn 37 to worklist
processing block 107 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
  Adding insn 1506 to worklist
  Adding insn 1505 to worklist
  Adding insn 1504 to worklist
processing block 106 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 263 276
  Adding insn 709 to worklist
  Adding insn 706 to worklist
processing block 105 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 263
  Adding insn 702 to worklist
processing block 102 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 263 290
  Adding insn 670 to worklist
processing block 101 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 263 290
  Adding insn 666 to worklist
processing block 27 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 277 290
  Adding insn 217 to worklist
processing block 31 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
  Adding insn 66 to worklist
processing block 121 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
  Adding insn 846 to worklist
  Adding insn 845 to worklist
  Adding insn 844 to worklist
  Adding insn 843 to worklist
  Adding insn 841 to worklist
  Adding insn 840 to worklist
processing block 123 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
  Adding insn 1518 to worklist
  Adding insn 1517 to worklist
  Adding insn 1516 to worklist
processing block 122 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 257 276
  Adding insn 857 to worklist
processing block 120 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 257 290
  Adding insn 829 to worklist
  Adding insn 826 to worklist
processing block 30 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290
  Adding insn 227 to worklist
processing block 26 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 277 290
processing block 161 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
  Adding insn 32 to worklist
processing block 119 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
  Adding insn 816 to worklist
  Adding insn 815 to worklist
  Adding insn 814 to worklist
  Adding insn 813 to worklist
  Adding insn 811 to worklist
  Adding insn 810 to worklist
processing block 118 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 276 290
  Adding insn 799 to worklist
processing block 162 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
  Adding insn 31 to worklist
processing block 117 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290
  Adding insn 792 to worklist
processing block 116 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 259 290
processing block 115 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 259 290
  Adding insn 784 to worklist
  Adding insn 781 to worklist
processing block 25 lr out =  7 [r7] 13 [sp] 100 [cc] 102 [sfp] 103 [afp] 247 277 290
  Adding insn 209 to worklist
processing block 36 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
  Adding insn 14 to worklist
processing block 139 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
  Adding insn 1012 to worklist
  Adding insn 1011 to worklist
processing block 138 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 234 247 252
  Adding insn 1528 to worklist
  Adding insn 1527 to worklist
processing block 137 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 234 247 252 400
  Adding insn 997 to worklist
  Adding insn 989 to worklist
  Adding insn 986 to worklist
processing block 136 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 276
  Adding insn 982 to worklist
processing block 141 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
  Adding insn 17 to worklist
processing block 140 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 1020 to worklist
processing block 135 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 251 290
  Adding insn 975 to worklist
  Adding insn 972 to worklist
processing block 35 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290
  Adding insn 245 to worklist
processing block 132 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
  Adding insn 954 to worklist
  Adding insn 953 to worklist
processing block 131 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 225 247 254
  Adding insn 1526 to worklist
  Adding insn 1525 to worklist
  Adding insn 943 to worklist
processing block 130 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 225 247 254
  Adding insn 939 to worklist
  Adding insn 931 to worklist
processing block 129 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 276 290
  Adding insn 924 to worklist
processing block 134 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
  Adding insn 26 to worklist
processing block 133 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 962 to worklist
processing block 128 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 253 290
  Adding insn 917 to worklist
  Adding insn 914 to worklist
processing block 34 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 277 290
  Adding insn 242 to worklist
processing block 38 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
  Adding insn 23 to worklist
processing block 143 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
  Adding insn 1050 to worklist
  Adding insn 1049 to worklist
  Adding insn 1048 to worklist
  Adding insn 1047 to worklist
  Adding insn 1045 to worklist
  Adding insn 1044 to worklist
processing block 163 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
  Adding insn 25 to worklist
processing block 146 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
  Adding insn 67 to worklist
processing block 145 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
processing block 144 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 248
  Adding insn 1058 to worklist
processing block 142 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 248 290
  Adding insn 1033 to worklist
  Adding insn 1030 to worklist
processing block 37 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 290
  Adding insn 252 to worklist
processing block 33 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 277 290
processing block 93 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
  Adding insn 1498 to worklist
  Adding insn 1497 to worklist
  Adding insn 1496 to worklist
processing block 92 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 250 276
  Adding insn 605 to worklist
processing block 91 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 250 290
  Adding insn 598 to worklist
processing block 90 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 250 290
  Adding insn 594 to worklist
processing block 32 lr out =  7 [r7] 13 [sp] 100 [cc] 102 [sfp] 103 [afp] 247 277 290
  Adding insn 234 to worklist
processing block 24 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 277 290
processing block 125 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
  Adding insn 890 to worklist
  Adding insn 889 to worklist
  Adding insn 888 to worklist
  Adding insn 887 to worklist
  Adding insn 885 to worklist
  Adding insn 884 to worklist
processing block 127 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
  Adding insn 1524 to worklist
  Adding insn 1523 to worklist
  Adding insn 1522 to worklist
processing block 126 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 255 276
  Adding insn 901 to worklist
processing block 124 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 255 290
  Adding insn 873 to worklist
  Adding insn 870 to worklist
processing block 23 lr out =  7 [r7] 13 [sp] 100 [cc] 102 [sfp] 103 [afp] 247 277 290
  Adding insn 201 to worklist
processing block 15 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 247 277 290
processing block 157 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
  Adding insn 11 to worklist
processing block 158 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
  Adding insn 40 to worklist
processing block 100 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 276
  Adding insn 1500 to worklist
  Adding insn 1499 to worklist
processing block 99 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 265 276
  Adding insn 650 to worklist
  Adding insn 647 to worklist
processing block 98 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 265
  Adding insn 642 to worklist
processing block 97 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 265
  Adding insn 639 to worklist
  Adding insn 636 to worklist
processing block 96 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 265
  Adding insn 631 to worklist
processing block 95 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 265
  Adding insn 628 to worklist
processing block 94 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 265 290
  Adding insn 621 to worklist
processing block 14 lr out =  7 [r7] 13 [sp] 100 [cc] 102 [sfp] 103 [afp] 247 277 290
  Adding insn 165 to worklist
  Adding insn 161 to worklist
  Adding insn 160 to worklist
  Adding insn 159 to worklist
  Adding insn 156 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 277
  Adding insn 1459 to worklist
  Adding insn 1458 to worklist
  Adding insn 1457 to worklist
processing block 12 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 277
  Adding insn 1462 to worklist
  Adding insn 1461 to worklist
  Adding insn 1460 to worklist
processing block 13 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 277
  Adding insn 5 to worklist
processing block 11 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 284
  Adding insn 142 to worklist
  Adding insn 141 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 284
  Adding insn 124 to worklist
  Adding insn 123 to worklist
  Adding insn 121 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277
  Adding insn 76 to worklist
  Adding insn 2 to worklist
  Adding insn 1641 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 165 n_edges 274 count 165 (    1)

Pass 0 for finding pseudo/allocno costs


  r437 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r436 costs: LO_REGS:0 HI_REGS:20 CALLER_SAVE_REGS:20 EVEN_REG:20 GENERAL_REGS:20 VFP_D0_D7_REGS:290 VFP_LO_REGS:290 ALL_REGS:290 MEM:150
  r434 costs: LO_REGS:0 HI_REGS:20 CALLER_SAVE_REGS:20 EVEN_REG:20 GENERAL_REGS:20 VFP_D0_D7_REGS:290 VFP_LO_REGS:290 ALL_REGS:290 MEM:150
  r432 costs: LO_REGS:0 HI_REGS:10 CALLER_SAVE_REGS:10 EVEN_REG:10 GENERAL_REGS:10 VFP_D0_D7_REGS:145 VFP_LO_REGS:145 ALL_REGS:145 MEM:75
  r430 costs: LO_REGS:0 HI_REGS:10 CALLER_SAVE_REGS:10 EVEN_REG:10 GENERAL_REGS:10 VFP_D0_D7_REGS:145 VFP_LO_REGS:145 ALL_REGS:145 MEM:75
  r428 costs: LO_REGS:0 HI_REGS:16 CALLER_SAVE_REGS:16 EVEN_REG:16 GENERAL_REGS:16 VFP_D0_D7_REGS:232 VFP_LO_REGS:232 ALL_REGS:232 MEM:120
  r426 costs: LO_REGS:0 HI_REGS:16 CALLER_SAVE_REGS:16 EVEN_REG:16 GENERAL_REGS:16 VFP_D0_D7_REGS:232 VFP_LO_REGS:232 ALL_REGS:232 MEM:120
  r424 costs: LO_REGS:0 HI_REGS:16 CALLER_SAVE_REGS:16 EVEN_REG:16 GENERAL_REGS:16 VFP_D0_D7_REGS:232 VFP_LO_REGS:232 ALL_REGS:232 MEM:120
  r422 costs: LO_REGS:0 HI_REGS:16 CALLER_SAVE_REGS:16 EVEN_REG:16 GENERAL_REGS:16 VFP_D0_D7_REGS:232 VFP_LO_REGS:232 ALL_REGS:232 MEM:120
  r420 costs: LO_REGS:0 HI_REGS:296 CALLER_SAVE_REGS:296 EVEN_REG:296 GENERAL_REGS:296 VFP_D0_D7_REGS:4292 VFP_LO_REGS:4292 ALL_REGS:4292 MEM:2220
  r419 costs: LO_REGS:0 HI_REGS:448 CALLER_SAVE_REGS:448 EVEN_REG:448 GENERAL_REGS:448 VFP_D0_D7_REGS:6496 VFP_LO_REGS:6496 ALL_REGS:6496 MEM:3360
  r418 costs: LO_REGS:0 HI_REGS:270 CALLER_SAVE_REGS:270 EVEN_REG:270 GENERAL_REGS:270 VFP_D0_D7_REGS:3915 VFP_LO_REGS:3915 ALL_REGS:3915 MEM:2025
  r415 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:330 VFP_LO_REGS:330 ALL_REGS:330 MEM:220
  r414 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:330 VFP_LO_REGS:330 ALL_REGS:330 MEM:220
  r413 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:330 VFP_LO_REGS:330 ALL_REGS:330 MEM:220
  r411 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:330 VFP_LO_REGS:330 ALL_REGS:330 MEM:220
  r410 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:330 VFP_LO_REGS:330 ALL_REGS:330 MEM:220
  r405 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:150 VFP_LO_REGS:150 ALL_REGS:150 MEM:100
  r400 costs: LO_REGS:0 HI_REGS:10 CALLER_SAVE_REGS:10 EVEN_REG:10 GENERAL_REGS:10 VFP_D0_D7_REGS:250 VFP_LO_REGS:250 ALL_REGS:250 MEM:145
  r397 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:150 VFP_LO_REGS:150 ALL_REGS:150 MEM:100
  r395 costs: LO_REGS:0 HI_REGS:4 CALLER_SAVE_REGS:4 EVEN_REG:4 GENERAL_REGS:4 VFP_D0_D7_REGS:58 VFP_LO_REGS:58 ALL_REGS:58 MEM:30
  r388 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:330 VFP_LO_REGS:330 ALL_REGS:330 MEM:220
  r387 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:330 VFP_LO_REGS:330 ALL_REGS:330 MEM:220
  r386 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:330 VFP_LO_REGS:330 ALL_REGS:330 MEM:220
  r384 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:330 VFP_LO_REGS:330 ALL_REGS:330 MEM:220
  r383 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:330 VFP_LO_REGS:330 ALL_REGS:330 MEM:220
  r377 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:330 VFP_LO_REGS:330 ALL_REGS:330 MEM:220
  r376 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:330 VFP_LO_REGS:330 ALL_REGS:330 MEM:220
  r375 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:330 VFP_LO_REGS:330 ALL_REGS:330 MEM:220
  r373 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:330 VFP_LO_REGS:330 ALL_REGS:330 MEM:220
  r372 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:330 VFP_LO_REGS:330 ALL_REGS:330 MEM:220
  r367 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:60 VFP_LO_REGS:60 ALL_REGS:60 MEM:40
  r366 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:60 VFP_LO_REGS:60 ALL_REGS:60 MEM:40
  r365 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:60 VFP_LO_REGS:60 ALL_REGS:60 MEM:40
  r363 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:60 VFP_LO_REGS:60 ALL_REGS:60 MEM:40
  r362 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:60 VFP_LO_REGS:60 ALL_REGS:60 MEM:40
  r356 costs: LO_REGS:0 HI_REGS:22 CALLER_SAVE_REGS:22 EVEN_REG:22 GENERAL_REGS:22 VFP_D0_D7_REGS:319 VFP_LO_REGS:319 ALL_REGS:319 MEM:165
  r355 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:90 VFP_LO_REGS:90 ALL_REGS:90 MEM:60
  r354 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:90 VFP_LO_REGS:90 ALL_REGS:90 MEM:60
  r353 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:90 VFP_LO_REGS:90 ALL_REGS:90 MEM:60
  r351 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:90 VFP_LO_REGS:90 ALL_REGS:90 MEM:60
  r350 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:90 VFP_LO_REGS:90 ALL_REGS:90 MEM:60
  r346 costs: LO_REGS:0 HI_REGS:14 CALLER_SAVE_REGS:14 EVEN_REG:14 GENERAL_REGS:14 VFP_D0_D7_REGS:293 VFP_LO_REGS:293 ALL_REGS:293 MEM:165
  r344 costs: LO_REGS:0 HI_REGS:22 CALLER_SAVE_REGS:22 EVEN_REG:22 GENERAL_REGS:22 VFP_D0_D7_REGS:319 VFP_LO_REGS:319 ALL_REGS:319 MEM:165
  r343 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:90 VFP_LO_REGS:90 ALL_REGS:90 MEM:60
  r342 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:90 VFP_LO_REGS:90 ALL_REGS:90 MEM:60
  r341 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:90 VFP_LO_REGS:90 ALL_REGS:90 MEM:60
  r339 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:90 VFP_LO_REGS:90 ALL_REGS:90 MEM:60
  r338 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:90 VFP_LO_REGS:90 ALL_REGS:90 MEM:60
  r335 costs: LO_REGS:0 HI_REGS:6 CALLER_SAVE_REGS:6 EVEN_REG:6 GENERAL_REGS:6 VFP_D0_D7_REGS:132 VFP_LO_REGS:132 ALL_REGS:132 MEM:75
  r332 costs: LO_REGS:0 HI_REGS:34 CALLER_SAVE_REGS:34 EVEN_REG:34 GENERAL_REGS:34 VFP_D0_D7_REGS:493 VFP_LO_REGS:493 ALL_REGS:493 MEM:255
  r330 costs: LO_REGS:0 HI_REGS:38 CALLER_SAVE_REGS:38 EVEN_REG:38 GENERAL_REGS:38 VFP_D0_D7_REGS:551 VFP_LO_REGS:551 ALL_REGS:551 MEM:285
  r318 costs: LO_REGS:0 HI_REGS:30 CALLER_SAVE_REGS:30 EVEN_REG:30 GENERAL_REGS:30 VFP_D0_D7_REGS:435 VFP_LO_REGS:435 ALL_REGS:435 MEM:225
  r315 costs: LO_REGS:0 HI_REGS:66 CALLER_SAVE_REGS:66 EVEN_REG:66 GENERAL_REGS:66 VFP_D0_D7_REGS:1212 VFP_LO_REGS:1212 ALL_REGS:1212 MEM:665
  r314 costs: LO_REGS:0 HI_REGS:30 CALLER_SAVE_REGS:30 EVEN_REG:30 GENERAL_REGS:30 VFP_D0_D7_REGS:435 VFP_LO_REGS:435 ALL_REGS:435 MEM:225
  r311 costs: LO_REGS:0 HI_REGS:66 CALLER_SAVE_REGS:66 EVEN_REG:66 GENERAL_REGS:66 VFP_D0_D7_REGS:1212 VFP_LO_REGS:1212 ALL_REGS:1212 MEM:665
  r310 costs: LO_REGS:0 HI_REGS:30 CALLER_SAVE_REGS:30 EVEN_REG:30 GENERAL_REGS:30 VFP_D0_D7_REGS:435 VFP_LO_REGS:435 ALL_REGS:435 MEM:225
  r307 costs: LO_REGS:0 HI_REGS:66 CALLER_SAVE_REGS:66 EVEN_REG:66 GENERAL_REGS:66 VFP_D0_D7_REGS:1212 VFP_LO_REGS:1212 ALL_REGS:1212 MEM:665
  r306 costs: LO_REGS:0 HI_REGS:30 CALLER_SAVE_REGS:30 EVEN_REG:30 GENERAL_REGS:30 VFP_D0_D7_REGS:435 VFP_LO_REGS:435 ALL_REGS:435 MEM:225
  r303 costs: LO_REGS:0 HI_REGS:66 CALLER_SAVE_REGS:66 EVEN_REG:66 GENERAL_REGS:66 VFP_D0_D7_REGS:1212 VFP_LO_REGS:1212 ALL_REGS:1212 MEM:665
  r302 costs: LO_REGS:0 HI_REGS:30 CALLER_SAVE_REGS:30 EVEN_REG:30 GENERAL_REGS:30 VFP_D0_D7_REGS:435 VFP_LO_REGS:435 ALL_REGS:435 MEM:225
  r299 costs: LO_REGS:0 HI_REGS:66 CALLER_SAVE_REGS:66 EVEN_REG:66 GENERAL_REGS:66 VFP_D0_D7_REGS:1212 VFP_LO_REGS:1212 ALL_REGS:1212 MEM:665
  r298 costs: LO_REGS:0 HI_REGS:30 CALLER_SAVE_REGS:30 EVEN_REG:30 GENERAL_REGS:30 VFP_D0_D7_REGS:435 VFP_LO_REGS:435 ALL_REGS:435 MEM:225
  r295 costs: LO_REGS:0 HI_REGS:66 CALLER_SAVE_REGS:66 EVEN_REG:66 GENERAL_REGS:66 VFP_D0_D7_REGS:1212 VFP_LO_REGS:1212 ALL_REGS:1212 MEM:665
  r294 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:19800 VFP_LO_REGS:19800 ALL_REGS:19800 MEM:13200
  r293 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:19800 VFP_LO_REGS:19800 ALL_REGS:19800 MEM:13200
  r292 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:19800 VFP_LO_REGS:19800 ALL_REGS:19800 MEM:13200
  r290 costs: LO_REGS:0 HI_REGS:1320 CALLER_SAVE_REGS:1320 EVEN_REG:1320 GENERAL_REGS:1320 VFP_D0_D7_REGS:29265 VFP_LO_REGS:29265 ALL_REGS:29265 MEM:16650
  r288 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:13050 VFP_LO_REGS:13050 ALL_REGS:13050 MEM:8700
  r285 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:19800 VFP_LO_REGS:19800 ALL_REGS:19800 MEM:13200
  r284 costs: LO_REGS:0 HI_REGS:1320 CALLER_SAVE_REGS:1320 EVEN_REG:1320 GENERAL_REGS:1320 VFP_D0_D7_REGS:31245 VFP_LO_REGS:31245 ALL_REGS:31245 MEM:17970
  r283 costs: LO_REGS:0 HI_REGS:540 CALLER_SAVE_REGS:540 EVEN_REG:540 GENERAL_REGS:540 VFP_D0_D7_REGS:7830 VFP_LO_REGS:7830 ALL_REGS:7830 MEM:4050
  r281 costs: LO_REGS:0 HI_REGS:606 CALLER_SAVE_REGS:606 EVEN_REG:606 GENERAL_REGS:606 VFP_D0_D7_REGS:8787 VFP_LO_REGS:8787 ALL_REGS:8787 MEM:4545
  r278 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:14960 VFP_LO_REGS:14960 ALL_REGS:14960 MEM:8500
  r277 costs: LO_REGS:0 HI_REGS:1320 CALLER_SAVE_REGS:1320 EVEN_REG:1320 GENERAL_REGS:1320 VFP_D0_D7_REGS:185710 VFP_LO_REGS:185710 ALL_REGS:185710 MEM:116831
  r276 costs: LO_REGS:1584 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:37452 VFP_LO_REGS:37452 ALL_REGS:37452 MEM:20396
  r275 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:11940 VFP_LO_REGS:11940 ALL_REGS:11940 MEM:7960
  r274 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:1050 VFP_LO_REGS:1050 ALL_REGS:1050 MEM:700
  r273 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:1050 VFP_LO_REGS:1050 ALL_REGS:1050 MEM:700
  r272 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:1050 VFP_LO_REGS:1050 ALL_REGS:1050 MEM:700
  r271 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:1050 VFP_LO_REGS:1050 ALL_REGS:1050 MEM:700
  r270 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:1050 VFP_LO_REGS:1050 ALL_REGS:1050 MEM:700
  r269 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:1050 VFP_LO_REGS:1050 ALL_REGS:1050 MEM:700
  r268 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:945 VFP_LO_REGS:945 ALL_REGS:945 MEM:630
  r267 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:945 VFP_LO_REGS:945 ALL_REGS:945 MEM:630
  r266 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:945 VFP_LO_REGS:945 ALL_REGS:945 MEM:630
  r265 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:915 VFP_LO_REGS:915 ALL_REGS:915 MEM:610
  r263 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:1110 VFP_LO_REGS:1110 ALL_REGS:1110 MEM:740
  r261 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:1110 VFP_LO_REGS:1110 ALL_REGS:1110 MEM:740
  r259 costs: LO_REGS:0 HI_REGS:52 CALLER_SAVE_REGS:52 EVEN_REG:52 GENERAL_REGS:52 VFP_D0_D7_REGS:1635 VFP_LO_REGS:1635 ALL_REGS:1635 MEM:1090
  r257 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:1140 VFP_LO_REGS:1140 ALL_REGS:1140 MEM:760
  r255 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:1140 VFP_LO_REGS:1140 ALL_REGS:1140 MEM:760
  r254 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:150 VFP_LO_REGS:150 ALL_REGS:150 MEM:100
  r253 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:1305 VFP_LO_REGS:1305 ALL_REGS:1305 MEM:870
  r252 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:150 VFP_LO_REGS:150 ALL_REGS:150 MEM:100
  r251 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:1305 VFP_LO_REGS:1305 ALL_REGS:1305 MEM:870
  r250 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:945 VFP_LO_REGS:945 ALL_REGS:945 MEM:630
  r248 costs: LO_REGS:0 HI_REGS:34 CALLER_SAVE_REGS:34 EVEN_REG:34 GENERAL_REGS:34 VFP_D0_D7_REGS:1560 VFP_LO_REGS:1560 ALL_REGS:1560 MEM:1040
  r247 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:10665 VFP_LO_REGS:10665 ALL_REGS:10665 MEM:7110
  r242 costs: LO_REGS:0 HI_REGS:22 CALLER_SAVE_REGS:22 EVEN_REG:22 GENERAL_REGS:22 VFP_D0_D7_REGS:330 VFP_LO_REGS:330 ALL_REGS:330 MEM:220
  r239 costs: LO_REGS:0 HI_REGS:22 CALLER_SAVE_REGS:22 EVEN_REG:22 GENERAL_REGS:22 VFP_D0_D7_REGS:330 VFP_LO_REGS:330 ALL_REGS:330 MEM:220
  r238 costs: LO_REGS:0 HI_REGS:66 CALLER_SAVE_REGS:66 EVEN_REG:66 GENERAL_REGS:66 VFP_D0_D7_REGS:990 VFP_LO_REGS:990 ALL_REGS:990 MEM:660
  r235 costs: LO_REGS:0 HI_REGS:4 CALLER_SAVE_REGS:4 EVEN_REG:4 GENERAL_REGS:4 VFP_D0_D7_REGS:60 VFP_LO_REGS:60 ALL_REGS:60 MEM:40
  r234 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:180 VFP_LO_REGS:180 ALL_REGS:180 MEM:120
  r233 costs: LO_REGS:0 HI_REGS:10 CALLER_SAVE_REGS:10 EVEN_REG:10 GENERAL_REGS:10 VFP_D0_D7_REGS:150 VFP_LO_REGS:150 ALL_REGS:150 MEM:100
  r231 costs: LO_REGS:0 HI_REGS:10 CALLER_SAVE_REGS:10 EVEN_REG:10 GENERAL_REGS:10 VFP_D0_D7_REGS:150 VFP_LO_REGS:150 ALL_REGS:150 MEM:100
  r230 costs: LO_REGS:0 HI_REGS:22 CALLER_SAVE_REGS:22 EVEN_REG:22 GENERAL_REGS:22 VFP_D0_D7_REGS:330 VFP_LO_REGS:330 ALL_REGS:330 MEM:220
  r229 costs: LO_REGS:0 HI_REGS:66 CALLER_SAVE_REGS:66 EVEN_REG:66 GENERAL_REGS:66 VFP_D0_D7_REGS:990 VFP_LO_REGS:990 ALL_REGS:990 MEM:660
  r226 costs: LO_REGS:0 HI_REGS:4 CALLER_SAVE_REGS:4 EVEN_REG:4 GENERAL_REGS:4 VFP_D0_D7_REGS:60 VFP_LO_REGS:60 ALL_REGS:60 MEM:40
  r225 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:180 VFP_LO_REGS:180 ALL_REGS:180 MEM:120
  r224 costs: LO_REGS:0 HI_REGS:10 CALLER_SAVE_REGS:10 EVEN_REG:10 GENERAL_REGS:10 VFP_D0_D7_REGS:150 VFP_LO_REGS:150 ALL_REGS:150 MEM:100
  r222 costs: LO_REGS:0 HI_REGS:10 CALLER_SAVE_REGS:10 EVEN_REG:10 GENERAL_REGS:10 VFP_D0_D7_REGS:150 VFP_LO_REGS:150 ALL_REGS:150 MEM:100
  r221 costs: LO_REGS:0 HI_REGS:22 CALLER_SAVE_REGS:22 EVEN_REG:22 GENERAL_REGS:22 VFP_D0_D7_REGS:330 VFP_LO_REGS:330 ALL_REGS:330 MEM:220
  r220 costs: LO_REGS:0 HI_REGS:66 CALLER_SAVE_REGS:66 EVEN_REG:66 GENERAL_REGS:66 VFP_D0_D7_REGS:990 VFP_LO_REGS:990 ALL_REGS:990 MEM:660
  r219 costs: LO_REGS:0 HI_REGS:42 CALLER_SAVE_REGS:42 EVEN_REG:42 GENERAL_REGS:42 VFP_D0_D7_REGS:630 VFP_LO_REGS:630 ALL_REGS:630 MEM:420
  r214 costs: LO_REGS:0 HI_REGS:22 CALLER_SAVE_REGS:22 EVEN_REG:22 GENERAL_REGS:22 VFP_D0_D7_REGS:330 VFP_LO_REGS:330 ALL_REGS:330 MEM:220
  r211 costs: LO_REGS:0 HI_REGS:22 CALLER_SAVE_REGS:22 EVEN_REG:22 GENERAL_REGS:22 VFP_D0_D7_REGS:330 VFP_LO_REGS:330 ALL_REGS:330 MEM:220
  r210 costs: LO_REGS:0 HI_REGS:66 CALLER_SAVE_REGS:66 EVEN_REG:66 GENERAL_REGS:66 VFP_D0_D7_REGS:990 VFP_LO_REGS:990 ALL_REGS:990 MEM:660
  r209 costs: LO_REGS:0 HI_REGS:42 CALLER_SAVE_REGS:42 EVEN_REG:42 GENERAL_REGS:42 VFP_D0_D7_REGS:630 VFP_LO_REGS:630 ALL_REGS:630 MEM:420
  r204 costs: LO_REGS:0 HI_REGS:22 CALLER_SAVE_REGS:22 EVEN_REG:22 GENERAL_REGS:22 VFP_D0_D7_REGS:330 VFP_LO_REGS:330 ALL_REGS:330 MEM:220
  r201 costs: LO_REGS:0 HI_REGS:22 CALLER_SAVE_REGS:22 EVEN_REG:22 GENERAL_REGS:22 VFP_D0_D7_REGS:330 VFP_LO_REGS:330 ALL_REGS:330 MEM:220
  r200 costs: LO_REGS:0 HI_REGS:66 CALLER_SAVE_REGS:66 EVEN_REG:66 GENERAL_REGS:66 VFP_D0_D7_REGS:990 VFP_LO_REGS:990 ALL_REGS:990 MEM:660
  r195 costs: LO_REGS:0 HI_REGS:4 CALLER_SAVE_REGS:4 EVEN_REG:4 GENERAL_REGS:4 VFP_D0_D7_REGS:60 VFP_LO_REGS:60 ALL_REGS:60 MEM:40
  r192 costs: LO_REGS:0 HI_REGS:4 CALLER_SAVE_REGS:4 EVEN_REG:4 GENERAL_REGS:4 VFP_D0_D7_REGS:60 VFP_LO_REGS:60 ALL_REGS:60 MEM:40
  r191 costs: LO_REGS:0 HI_REGS:10 CALLER_SAVE_REGS:10 EVEN_REG:10 GENERAL_REGS:10 VFP_D0_D7_REGS:150 VFP_LO_REGS:150 ALL_REGS:150 MEM:100
  r190 costs: LO_REGS:0 HI_REGS:66 CALLER_SAVE_REGS:66 EVEN_REG:66 GENERAL_REGS:66 VFP_D0_D7_REGS:990 VFP_LO_REGS:990 ALL_REGS:990 MEM:660
  r189 costs: LO_REGS:0 HI_REGS:22 CALLER_SAVE_REGS:22 EVEN_REG:22 GENERAL_REGS:22 VFP_D0_D7_REGS:330 VFP_LO_REGS:330 ALL_REGS:330 MEM:220
  r184 costs: LO_REGS:0 HI_REGS:6 CALLER_SAVE_REGS:6 EVEN_REG:6 GENERAL_REGS:6 VFP_D0_D7_REGS:90 VFP_LO_REGS:90 ALL_REGS:90 MEM:60
  r181 costs: LO_REGS:0 HI_REGS:6 CALLER_SAVE_REGS:6 EVEN_REG:6 GENERAL_REGS:6 VFP_D0_D7_REGS:90 VFP_LO_REGS:90 ALL_REGS:90 MEM:60
  r180 costs: LO_REGS:0 HI_REGS:14 CALLER_SAVE_REGS:14 EVEN_REG:14 GENERAL_REGS:14 VFP_D0_D7_REGS:210 VFP_LO_REGS:210 ALL_REGS:210 MEM:140
  r179 costs: LO_REGS:0 HI_REGS:66 CALLER_SAVE_REGS:66 EVEN_REG:66 GENERAL_REGS:66 VFP_D0_D7_REGS:990 VFP_LO_REGS:990 ALL_REGS:990 MEM:660
  r178 costs: LO_REGS:0 HI_REGS:22 CALLER_SAVE_REGS:22 EVEN_REG:22 GENERAL_REGS:22 VFP_D0_D7_REGS:330 VFP_LO_REGS:330 ALL_REGS:330 MEM:220
  r173 costs: LO_REGS:0 HI_REGS:6 CALLER_SAVE_REGS:6 EVEN_REG:6 GENERAL_REGS:6 VFP_D0_D7_REGS:90 VFP_LO_REGS:90 ALL_REGS:90 MEM:60
  r170 costs: LO_REGS:0 HI_REGS:6 CALLER_SAVE_REGS:6 EVEN_REG:6 GENERAL_REGS:6 VFP_D0_D7_REGS:90 VFP_LO_REGS:90 ALL_REGS:90 MEM:60
  r169 costs: LO_REGS:0 HI_REGS:14 CALLER_SAVE_REGS:14 EVEN_REG:14 GENERAL_REGS:14 VFP_D0_D7_REGS:210 VFP_LO_REGS:210 ALL_REGS:210 MEM:140
  r168 costs: LO_REGS:0 HI_REGS:66 CALLER_SAVE_REGS:66 EVEN_REG:66 GENERAL_REGS:66 VFP_D0_D7_REGS:990 VFP_LO_REGS:990 ALL_REGS:990 MEM:660
  r167 costs: LO_REGS:0 HI_REGS:34 CALLER_SAVE_REGS:34 EVEN_REG:34 GENERAL_REGS:34 VFP_D0_D7_REGS:510 VFP_LO_REGS:510 ALL_REGS:510 MEM:340
  r165 costs: LO_REGS:0 HI_REGS:38 CALLER_SAVE_REGS:38 EVEN_REG:38 GENERAL_REGS:38 VFP_D0_D7_REGS:570 VFP_LO_REGS:570 ALL_REGS:570 MEM:380
  r163 costs: LO_REGS:0 HI_REGS:44 CALLER_SAVE_REGS:44 EVEN_REG:44 GENERAL_REGS:44 VFP_D0_D7_REGS:660 VFP_LO_REGS:660 ALL_REGS:660 MEM:440
  r162 costs: LO_REGS:0 HI_REGS:66 CALLER_SAVE_REGS:66 EVEN_REG:66 GENERAL_REGS:66 VFP_D0_D7_REGS:990 VFP_LO_REGS:990 ALL_REGS:990 MEM:660
  r161 costs: LO_REGS:0 HI_REGS:34 CALLER_SAVE_REGS:34 EVEN_REG:34 GENERAL_REGS:34 VFP_D0_D7_REGS:510 VFP_LO_REGS:510 ALL_REGS:510 MEM:340
  r160 costs: LO_REGS:0 HI_REGS:66 CALLER_SAVE_REGS:66 EVEN_REG:66 GENERAL_REGS:66 VFP_D0_D7_REGS:990 VFP_LO_REGS:990 ALL_REGS:990 MEM:660
  r159 costs: LO_REGS:0 HI_REGS:34 CALLER_SAVE_REGS:34 EVEN_REG:34 GENERAL_REGS:34 VFP_D0_D7_REGS:510 VFP_LO_REGS:510 ALL_REGS:510 MEM:340
  r158 costs: LO_REGS:0 HI_REGS:66 CALLER_SAVE_REGS:66 EVEN_REG:66 GENERAL_REGS:66 VFP_D0_D7_REGS:990 VFP_LO_REGS:990 ALL_REGS:990 MEM:660
  r157 costs: LO_REGS:0 HI_REGS:34 CALLER_SAVE_REGS:34 EVEN_REG:34 GENERAL_REGS:34 VFP_D0_D7_REGS:510 VFP_LO_REGS:510 ALL_REGS:510 MEM:340
  r156 costs: LO_REGS:0 HI_REGS:66 CALLER_SAVE_REGS:66 EVEN_REG:66 GENERAL_REGS:66 VFP_D0_D7_REGS:990 VFP_LO_REGS:990 ALL_REGS:990 MEM:660
  r155 costs: LO_REGS:0 HI_REGS:34 CALLER_SAVE_REGS:34 EVEN_REG:34 GENERAL_REGS:34 VFP_D0_D7_REGS:510 VFP_LO_REGS:510 ALL_REGS:510 MEM:340
  r154 costs: LO_REGS:0 HI_REGS:66 CALLER_SAVE_REGS:66 EVEN_REG:66 GENERAL_REGS:66 VFP_D0_D7_REGS:990 VFP_LO_REGS:990 ALL_REGS:990 MEM:660
  r153 costs: LO_REGS:0 HI_REGS:30 CALLER_SAVE_REGS:30 EVEN_REG:30 GENERAL_REGS:30 VFP_D0_D7_REGS:450 VFP_LO_REGS:450 ALL_REGS:450 MEM:300
  r151 costs: LO_REGS:0 HI_REGS:34 CALLER_SAVE_REGS:34 EVEN_REG:34 GENERAL_REGS:34 VFP_D0_D7_REGS:510 VFP_LO_REGS:510 ALL_REGS:510 MEM:340
  r150 costs: LO_REGS:0 HI_REGS:66 CALLER_SAVE_REGS:66 EVEN_REG:66 GENERAL_REGS:66 VFP_D0_D7_REGS:990 VFP_LO_REGS:990 ALL_REGS:990 MEM:660
  r149 costs: LO_REGS:0 HI_REGS:30 CALLER_SAVE_REGS:30 EVEN_REG:30 GENERAL_REGS:30 VFP_D0_D7_REGS:450 VFP_LO_REGS:450 ALL_REGS:450 MEM:300
  r147 costs: LO_REGS:0 HI_REGS:34 CALLER_SAVE_REGS:34 EVEN_REG:34 GENERAL_REGS:34 VFP_D0_D7_REGS:510 VFP_LO_REGS:510 ALL_REGS:510 MEM:340
  r146 costs: LO_REGS:0 HI_REGS:66 CALLER_SAVE_REGS:66 EVEN_REG:66 GENERAL_REGS:66 VFP_D0_D7_REGS:990 VFP_LO_REGS:990 ALL_REGS:990 MEM:660
  r145 costs: LO_REGS:0 HI_REGS:30 CALLER_SAVE_REGS:30 EVEN_REG:30 GENERAL_REGS:30 VFP_D0_D7_REGS:450 VFP_LO_REGS:450 ALL_REGS:450 MEM:300
  r143 costs: LO_REGS:0 HI_REGS:34 CALLER_SAVE_REGS:34 EVEN_REG:34 GENERAL_REGS:34 VFP_D0_D7_REGS:510 VFP_LO_REGS:510 ALL_REGS:510 MEM:340
  r142 costs: LO_REGS:0 HI_REGS:66 CALLER_SAVE_REGS:66 EVEN_REG:66 GENERAL_REGS:66 VFP_D0_D7_REGS:990 VFP_LO_REGS:990 ALL_REGS:990 MEM:660
  r141 costs: LO_REGS:0 HI_REGS:30 CALLER_SAVE_REGS:30 EVEN_REG:30 GENERAL_REGS:30 VFP_D0_D7_REGS:450 VFP_LO_REGS:450 ALL_REGS:450 MEM:300
  r139 costs: LO_REGS:0 HI_REGS:34 CALLER_SAVE_REGS:34 EVEN_REG:34 GENERAL_REGS:34 VFP_D0_D7_REGS:510 VFP_LO_REGS:510 ALL_REGS:510 MEM:340
  r138 costs: LO_REGS:0 HI_REGS:66 CALLER_SAVE_REGS:66 EVEN_REG:66 GENERAL_REGS:66 VFP_D0_D7_REGS:990 VFP_LO_REGS:990 ALL_REGS:990 MEM:660
  r137 costs: LO_REGS:0 HI_REGS:30 CALLER_SAVE_REGS:30 EVEN_REG:30 GENERAL_REGS:30 VFP_D0_D7_REGS:450 VFP_LO_REGS:450 ALL_REGS:450 MEM:300
  r135 costs: LO_REGS:0 HI_REGS:34 CALLER_SAVE_REGS:34 EVEN_REG:34 GENERAL_REGS:34 VFP_D0_D7_REGS:510 VFP_LO_REGS:510 ALL_REGS:510 MEM:340
  r134 costs: LO_REGS:0 HI_REGS:66 CALLER_SAVE_REGS:66 EVEN_REG:66 GENERAL_REGS:66 VFP_D0_D7_REGS:990 VFP_LO_REGS:990 ALL_REGS:990 MEM:660
  r133 costs: LO_REGS:0 HI_REGS:30 CALLER_SAVE_REGS:30 EVEN_REG:30 GENERAL_REGS:30 VFP_D0_D7_REGS:450 VFP_LO_REGS:450 ALL_REGS:450 MEM:300
  r131 costs: LO_REGS:0 HI_REGS:34 CALLER_SAVE_REGS:34 EVEN_REG:34 GENERAL_REGS:34 VFP_D0_D7_REGS:510 VFP_LO_REGS:510 ALL_REGS:510 MEM:340
  r130 costs: LO_REGS:0 HI_REGS:66 CALLER_SAVE_REGS:66 EVEN_REG:66 GENERAL_REGS:66 VFP_D0_D7_REGS:990 VFP_LO_REGS:990 ALL_REGS:990 MEM:660
  r126 costs: LO_REGS:0 HI_REGS:1320 CALLER_SAVE_REGS:1320 EVEN_REG:1320 GENERAL_REGS:1320 VFP_D0_D7_REGS:19800 VFP_LO_REGS:19800 ALL_REGS:19800 MEM:13200
  r125 costs: LO_REGS:0 HI_REGS:296 CALLER_SAVE_REGS:296 EVEN_REG:296 GENERAL_REGS:296 VFP_D0_D7_REGS:4440 VFP_LO_REGS:4440 ALL_REGS:4440 MEM:2960
  r123 costs: LO_REGS:0 HI_REGS:870 CALLER_SAVE_REGS:870 EVEN_REG:870 GENERAL_REGS:870 VFP_D0_D7_REGS:13050 VFP_LO_REGS:13050 ALL_REGS:13050 MEM:8700
  r122 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30658 VFP_LO_REGS:30658 ALL_REGS:30658 MEM:19195
  r121 costs: LO_REGS:0 HI_REGS:448 CALLER_SAVE_REGS:448 EVEN_REG:448 GENERAL_REGS:448 VFP_D0_D7_REGS:6720 VFP_LO_REGS:6720 ALL_REGS:6720 MEM:4480
  r119 costs: LO_REGS:0 HI_REGS:1320 CALLER_SAVE_REGS:1320 EVEN_REG:1320 GENERAL_REGS:1320 VFP_D0_D7_REGS:19800 VFP_LO_REGS:19800 ALL_REGS:19800 MEM:13200
  r118 costs: LO_REGS:0 HI_REGS:540 CALLER_SAVE_REGS:540 EVEN_REG:540 GENERAL_REGS:540 VFP_D0_D7_REGS:8100 VFP_LO_REGS:8100 ALL_REGS:8100 MEM:5400
  r116 costs: LO_REGS:0 HI_REGS:606 CALLER_SAVE_REGS:606 EVEN_REG:606 GENERAL_REGS:606 VFP_D0_D7_REGS:9090 VFP_LO_REGS:9090 ALL_REGS:9090 MEM:6060
  r114 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r113 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800


Pass 1 for finding pseudo/allocno costs

    r437: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r436: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r435: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r434: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r433: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r432: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r431: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r430: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r429: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r428: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r427: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r426: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r425: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r424: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r423: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r422: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r421: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r420: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r419: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r418: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r417: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r416: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r415: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r414: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r413: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r412: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r411: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r410: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r409: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r408: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r407: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r406: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r405: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r404: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r403: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r402: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r401: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r400: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r399: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r398: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r397: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r396: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r395: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r394: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r393: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r392: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r391: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r390: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r389: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r388: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r387: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r386: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r385: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r384: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r383: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r382: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r381: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r380: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r379: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r378: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r377: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r376: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r375: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r374: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r373: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r372: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r371: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r370: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r369: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r368: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r367: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r366: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r365: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r364: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r363: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r362: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r361: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r360: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r359: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r358: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r357: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r356: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r355: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r354: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r353: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r352: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r351: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r350: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r349: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r348: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r347: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r346: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r345: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r344: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r343: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r342: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r341: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r340: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r339: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r338: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r337: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r336: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r335: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r334: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r333: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r332: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r331: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r330: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r329: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r328: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r327: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r326: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r325: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r324: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r323: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r322: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r321: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r320: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r319: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r318: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r317: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r316: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r315: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r314: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r313: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r312: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r311: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r310: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r309: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r308: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r307: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r306: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r305: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r304: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r303: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r302: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r301: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r300: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r299: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r298: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r297: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r296: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r295: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r294: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r293: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r292: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r291: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r290: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r289: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r288: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r287: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r286: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r285: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r284: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r283: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r282: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r281: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r280: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r279: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r278: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r277: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r276: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r275: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r274: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r273: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r272: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r271: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r270: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r269: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r268: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r267: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r266: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r265: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r264: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r263: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r262: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r261: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r260: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r259: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r258: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r257: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r256: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r255: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r254: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r253: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r252: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r251: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r250: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r249: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r248: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r247: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r246: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r245: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r244: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r243: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r242: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r241: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r240: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r239: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r238: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r237: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r236: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r235: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r234: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r233: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r232: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r231: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r230: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r229: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r228: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r227: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r226: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r225: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r224: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r223: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r222: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r221: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r220: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r219: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r218: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r217: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r216: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r215: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r214: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r213: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r212: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r211: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r210: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r209: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r208: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r207: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r206: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r205: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r204: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r203: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r202: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r201: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r200: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r199: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r198: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r197: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r196: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r195: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r194: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r193: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r192: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r191: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r190: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r189: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r188: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r187: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r186: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r185: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r184: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r183: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r182: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r181: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r180: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r179: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r178: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r177: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r176: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r175: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r174: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r173: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r172: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r171: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r170: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r169: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r168: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r167: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r166: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r165: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r164: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r163: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r162: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r161: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r160: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r159: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r158: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r157: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r156: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r155: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r154: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r153: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r152: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r151: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r150: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r149: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r148: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r147: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r146: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r145: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r144: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r143: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r142: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r141: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r140: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r139: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r138: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r137: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r136: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r135: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r134: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r133: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r132: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r131: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r128: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r127: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r437 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r436 costs: LO_REGS:0 HI_REGS:20 CALLER_SAVE_REGS:20 EVEN_REG:20 GENERAL_REGS:20 VFP_D0_D7_REGS:300 VFP_LO_REGS:300 ALL_REGS:300 MEM:200
  r434 costs: LO_REGS:0 HI_REGS:20 CALLER_SAVE_REGS:20 EVEN_REG:20 GENERAL_REGS:20 VFP_D0_D7_REGS:300 VFP_LO_REGS:300 ALL_REGS:300 MEM:200
  r432 costs: LO_REGS:0 HI_REGS:10 CALLER_SAVE_REGS:10 EVEN_REG:10 GENERAL_REGS:10 VFP_D0_D7_REGS:150 VFP_LO_REGS:150 ALL_REGS:150 MEM:100
  r430 costs: LO_REGS:0 HI_REGS:10 CALLER_SAVE_REGS:10 EVEN_REG:10 GENERAL_REGS:10 VFP_D0_D7_REGS:150 VFP_LO_REGS:150 ALL_REGS:150 MEM:100
  r428 costs: LO_REGS:0 HI_REGS:16 CALLER_SAVE_REGS:16 EVEN_REG:16 GENERAL_REGS:16 VFP_D0_D7_REGS:240 VFP_LO_REGS:240 ALL_REGS:240 MEM:160
  r426 costs: LO_REGS:0 HI_REGS:16 CALLER_SAVE_REGS:16 EVEN_REG:16 GENERAL_REGS:16 VFP_D0_D7_REGS:240 VFP_LO_REGS:240 ALL_REGS:240 MEM:160
  r424 costs: LO_REGS:0 HI_REGS:16 CALLER_SAVE_REGS:16 EVEN_REG:16 GENERAL_REGS:16 VFP_D0_D7_REGS:240 VFP_LO_REGS:240 ALL_REGS:240 MEM:160
  r422 costs: LO_REGS:0 HI_REGS:16 CALLER_SAVE_REGS:16 EVEN_REG:16 GENERAL_REGS:16 VFP_D0_D7_REGS:240 VFP_LO_REGS:240 ALL_REGS:240 MEM:160
  r420 costs: LO_REGS:0 HI_REGS:296 CALLER_SAVE_REGS:296 EVEN_REG:296 GENERAL_REGS:296 VFP_D0_D7_REGS:4440 VFP_LO_REGS:4440 ALL_REGS:4440 MEM:2960
  r419 costs: LO_REGS:0 HI_REGS:448 CALLER_SAVE_REGS:448 EVEN_REG:448 GENERAL_REGS:448 VFP_D0_D7_REGS:6720 VFP_LO_REGS:6720 ALL_REGS:6720 MEM:4480
  r418 costs: LO_REGS:0 HI_REGS:270 CALLER_SAVE_REGS:270 EVEN_REG:270 GENERAL_REGS:270 VFP_D0_D7_REGS:4050 VFP_LO_REGS:4050 ALL_REGS:4050 MEM:2700
  r415 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:330 VFP_LO_REGS:330 ALL_REGS:330 MEM:220
  r414 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:330 VFP_LO_REGS:330 ALL_REGS:330 MEM:220
  r413 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:330 VFP_LO_REGS:330 ALL_REGS:330 MEM:220
  r411 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:330 VFP_LO_REGS:330 ALL_REGS:330 MEM:220
  r410 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:330 VFP_LO_REGS:330 ALL_REGS:330 MEM:220
  r405 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:150 VFP_LO_REGS:150 ALL_REGS:150 MEM:100
  r400 costs: LO_REGS:0 HI_REGS:10 CALLER_SAVE_REGS:10 EVEN_REG:10 GENERAL_REGS:10 VFP_D0_D7_REGS:255 VFP_LO_REGS:255 ALL_REGS:255 MEM:170
  r397 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:150 VFP_LO_REGS:150 ALL_REGS:150 MEM:100
  r395 costs: LO_REGS:0 HI_REGS:4 CALLER_SAVE_REGS:4 EVEN_REG:4 GENERAL_REGS:4 VFP_D0_D7_REGS:60 VFP_LO_REGS:60 ALL_REGS:60 MEM:40
  r388 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:330 VFP_LO_REGS:330 ALL_REGS:330 MEM:220
  r387 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:330 VFP_LO_REGS:330 ALL_REGS:330 MEM:220
  r386 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:330 VFP_LO_REGS:330 ALL_REGS:330 MEM:220
  r384 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:330 VFP_LO_REGS:330 ALL_REGS:330 MEM:220
  r383 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:330 VFP_LO_REGS:330 ALL_REGS:330 MEM:220
  r377 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:330 VFP_LO_REGS:330 ALL_REGS:330 MEM:220
  r376 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:330 VFP_LO_REGS:330 ALL_REGS:330 MEM:220
  r375 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:330 VFP_LO_REGS:330 ALL_REGS:330 MEM:220
  r373 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:330 VFP_LO_REGS:330 ALL_REGS:330 MEM:220
  r372 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:330 VFP_LO_REGS:330 ALL_REGS:330 MEM:220
  r367 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:60 VFP_LO_REGS:60 ALL_REGS:60 MEM:40
  r366 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:60 VFP_LO_REGS:60 ALL_REGS:60 MEM:40
  r365 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:60 VFP_LO_REGS:60 ALL_REGS:60 MEM:40
  r363 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:60 VFP_LO_REGS:60 ALL_REGS:60 MEM:40
  r362 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:60 VFP_LO_REGS:60 ALL_REGS:60 MEM:40
  r356 costs: LO_REGS:0 HI_REGS:22 CALLER_SAVE_REGS:22 EVEN_REG:22 GENERAL_REGS:22 VFP_D0_D7_REGS:330 VFP_LO_REGS:330 ALL_REGS:330 MEM:220
  r355 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:90 VFP_LO_REGS:90 ALL_REGS:90 MEM:60
  r354 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:90 VFP_LO_REGS:90 ALL_REGS:90 MEM:60
  r353 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:90 VFP_LO_REGS:90 ALL_REGS:90 MEM:60
  r351 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:90 VFP_LO_REGS:90 ALL_REGS:90 MEM:60
  r350 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:90 VFP_LO_REGS:90 ALL_REGS:90 MEM:60
  r346 costs: LO_REGS:0 HI_REGS:14 CALLER_SAVE_REGS:14 EVEN_REG:14 GENERAL_REGS:14 VFP_D0_D7_REGS:300 VFP_LO_REGS:300 ALL_REGS:300 MEM:200
  r344 costs: LO_REGS:0 HI_REGS:22 CALLER_SAVE_REGS:22 EVEN_REG:22 GENERAL_REGS:22 VFP_D0_D7_REGS:330 VFP_LO_REGS:330 ALL_REGS:330 MEM:220
  r343 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:90 VFP_LO_REGS:90 ALL_REGS:90 MEM:60
  r342 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:90 VFP_LO_REGS:90 ALL_REGS:90 MEM:60
  r341 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:90 VFP_LO_REGS:90 ALL_REGS:90 MEM:60
  r339 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:90 VFP_LO_REGS:90 ALL_REGS:90 MEM:60
  r338 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:90 VFP_LO_REGS:90 ALL_REGS:90 MEM:60
  r335 costs: LO_REGS:0 HI_REGS:6 CALLER_SAVE_REGS:6 EVEN_REG:6 GENERAL_REGS:6 VFP_D0_D7_REGS:135 VFP_LO_REGS:135 ALL_REGS:135 MEM:90
  r332 costs: LO_REGS:0 HI_REGS:34 CALLER_SAVE_REGS:34 EVEN_REG:34 GENERAL_REGS:34 VFP_D0_D7_REGS:510 VFP_LO_REGS:510 ALL_REGS:510 MEM:340
  r330 costs: LO_REGS:0 HI_REGS:38 CALLER_SAVE_REGS:38 EVEN_REG:38 GENERAL_REGS:38 VFP_D0_D7_REGS:570 VFP_LO_REGS:570 ALL_REGS:570 MEM:380
  r318 costs: LO_REGS:0 HI_REGS:30 CALLER_SAVE_REGS:30 EVEN_REG:30 GENERAL_REGS:30 VFP_D0_D7_REGS:450 VFP_LO_REGS:450 ALL_REGS:450 MEM:300
  r315 costs: LO_REGS:0 HI_REGS:66 CALLER_SAVE_REGS:66 EVEN_REG:66 GENERAL_REGS:66 VFP_D0_D7_REGS:1245 VFP_LO_REGS:1245 ALL_REGS:1245 MEM:830
  r314 costs: LO_REGS:0 HI_REGS:30 CALLER_SAVE_REGS:30 EVEN_REG:30 GENERAL_REGS:30 VFP_D0_D7_REGS:450 VFP_LO_REGS:450 ALL_REGS:450 MEM:300
  r311 costs: LO_REGS:0 HI_REGS:66 CALLER_SAVE_REGS:66 EVEN_REG:66 GENERAL_REGS:66 VFP_D0_D7_REGS:1245 VFP_LO_REGS:1245 ALL_REGS:1245 MEM:830
  r310 costs: LO_REGS:0 HI_REGS:30 CALLER_SAVE_REGS:30 EVEN_REG:30 GENERAL_REGS:30 VFP_D0_D7_REGS:450 VFP_LO_REGS:450 ALL_REGS:450 MEM:300
  r307 costs: LO_REGS:0 HI_REGS:66 CALLER_SAVE_REGS:66 EVEN_REG:66 GENERAL_REGS:66 VFP_D0_D7_REGS:1245 VFP_LO_REGS:1245 ALL_REGS:1245 MEM:830
  r306 costs: LO_REGS:0 HI_REGS:30 CALLER_SAVE_REGS:30 EVEN_REG:30 GENERAL_REGS:30 VFP_D0_D7_REGS:450 VFP_LO_REGS:450 ALL_REGS:450 MEM:300
  r303 costs: LO_REGS:0 HI_REGS:66 CALLER_SAVE_REGS:66 EVEN_REG:66 GENERAL_REGS:66 VFP_D0_D7_REGS:1245 VFP_LO_REGS:1245 ALL_REGS:1245 MEM:830
  r302 costs: LO_REGS:0 HI_REGS:30 CALLER_SAVE_REGS:30 EVEN_REG:30 GENERAL_REGS:30 VFP_D0_D7_REGS:450 VFP_LO_REGS:450 ALL_REGS:450 MEM:300
  r299 costs: LO_REGS:0 HI_REGS:66 CALLER_SAVE_REGS:66 EVEN_REG:66 GENERAL_REGS:66 VFP_D0_D7_REGS:1245 VFP_LO_REGS:1245 ALL_REGS:1245 MEM:830
  r298 costs: LO_REGS:0 HI_REGS:30 CALLER_SAVE_REGS:30 EVEN_REG:30 GENERAL_REGS:30 VFP_D0_D7_REGS:450 VFP_LO_REGS:450 ALL_REGS:450 MEM:300
  r295 costs: LO_REGS:0 HI_REGS:66 CALLER_SAVE_REGS:66 EVEN_REG:66 GENERAL_REGS:66 VFP_D0_D7_REGS:1245 VFP_LO_REGS:1245 ALL_REGS:1245 MEM:830
  r294 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:19800 VFP_LO_REGS:19800 ALL_REGS:19800 MEM:13200
  r293 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:19800 VFP_LO_REGS:19800 ALL_REGS:19800 MEM:13200
  r292 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:19800 VFP_LO_REGS:19800 ALL_REGS:19800 MEM:13200
  r290 costs: LO_REGS:0 HI_REGS:1320 CALLER_SAVE_REGS:1320 EVEN_REG:1320 GENERAL_REGS:1320 VFP_D0_D7_REGS:29925 VFP_LO_REGS:29925 ALL_REGS:29925 MEM:19950
  r288 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:13050 VFP_LO_REGS:13050 ALL_REGS:13050 MEM:8700
  r285 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:19800 VFP_LO_REGS:19800 ALL_REGS:19800 MEM:13200
  r284 costs: LO_REGS:0 HI_REGS:1320 CALLER_SAVE_REGS:1320 EVEN_REG:1320 GENERAL_REGS:1320 VFP_D0_D7_REGS:31905 VFP_LO_REGS:31905 ALL_REGS:31905 MEM:21270
  r283 costs: LO_REGS:0 HI_REGS:540 CALLER_SAVE_REGS:540 EVEN_REG:540 GENERAL_REGS:540 VFP_D0_D7_REGS:8100 VFP_LO_REGS:8100 ALL_REGS:8100 MEM:5400
  r281 costs: LO_REGS:0 HI_REGS:606 CALLER_SAVE_REGS:606 EVEN_REG:606 GENERAL_REGS:606 VFP_D0_D7_REGS:9090 VFP_LO_REGS:9090 ALL_REGS:9090 MEM:6060
  r278 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:15300 VFP_LO_REGS:15300 ALL_REGS:15300 MEM:10200
  r277 costs: LO_REGS:0 HI_REGS:1320 CALLER_SAVE_REGS:1320 EVEN_REG:1320 GENERAL_REGS:1320 VFP_D0_D7_REGS:191865 VFP_LO_REGS:191865 ALL_REGS:191865 MEM:127910
  r276 costs: LO_REGS:1584 HI_REGS:3222 CALLER_SAVE_REGS:3222 EVEN_REG:3222 GENERAL_REGS:1638 VFP_D0_D7_REGS:51240 VFP_LO_REGS:51240 ALL_REGS:39360 MEM:34160
  r275 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:11940 VFP_LO_REGS:11940 ALL_REGS:11940 MEM:7960
  r274 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:1050 VFP_LO_REGS:1050 ALL_REGS:1050 MEM:700
  r273 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:1050 VFP_LO_REGS:1050 ALL_REGS:1050 MEM:700
  r272 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:1050 VFP_LO_REGS:1050 ALL_REGS:1050 MEM:700
  r271 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:1050 VFP_LO_REGS:1050 ALL_REGS:1050 MEM:700
  r270 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:1050 VFP_LO_REGS:1050 ALL_REGS:1050 MEM:700
  r269 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:1050 VFP_LO_REGS:1050 ALL_REGS:1050 MEM:700
  r268 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:945 VFP_LO_REGS:945 ALL_REGS:945 MEM:630
  r267 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:945 VFP_LO_REGS:945 ALL_REGS:945 MEM:630
  r266 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:945 VFP_LO_REGS:945 ALL_REGS:945 MEM:630
  r265 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:915 VFP_LO_REGS:915 ALL_REGS:915 MEM:610
  r263 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:1110 VFP_LO_REGS:1110 ALL_REGS:1110 MEM:740
  r261 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:1110 VFP_LO_REGS:1110 ALL_REGS:1110 MEM:740
  r259 costs: LO_REGS:0 HI_REGS:52 CALLER_SAVE_REGS:52 EVEN_REG:52 GENERAL_REGS:52 VFP_D0_D7_REGS:1635 VFP_LO_REGS:1635 ALL_REGS:1635 MEM:1090
  r257 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:1140 VFP_LO_REGS:1140 ALL_REGS:1140 MEM:760
  r255 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:1140 VFP_LO_REGS:1140 ALL_REGS:1140 MEM:760
  r254 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:150 VFP_LO_REGS:150 ALL_REGS:150 MEM:100
  r253 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:1305 VFP_LO_REGS:1305 ALL_REGS:1305 MEM:870
  r252 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:150 VFP_LO_REGS:150 ALL_REGS:150 MEM:100
  r251 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:1305 VFP_LO_REGS:1305 ALL_REGS:1305 MEM:870
  r250 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:945 VFP_LO_REGS:945 ALL_REGS:945 MEM:630
  r248 costs: LO_REGS:0 HI_REGS:34 CALLER_SAVE_REGS:34 EVEN_REG:34 GENERAL_REGS:34 VFP_D0_D7_REGS:1560 VFP_LO_REGS:1560 ALL_REGS:1560 MEM:1040
  r247 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:10665 VFP_LO_REGS:10665 ALL_REGS:10665 MEM:7110
  r242 costs: LO_REGS:0 HI_REGS:22 CALLER_SAVE_REGS:22 EVEN_REG:22 GENERAL_REGS:22 VFP_D0_D7_REGS:330 VFP_LO_REGS:330 ALL_REGS:330 MEM:220
  r239 costs: LO_REGS:0 HI_REGS:22 CALLER_SAVE_REGS:22 EVEN_REG:22 GENERAL_REGS:22 VFP_D0_D7_REGS:330 VFP_LO_REGS:330 ALL_REGS:330 MEM:220
  r238 costs: LO_REGS:0 HI_REGS:66 CALLER_SAVE_REGS:66 EVEN_REG:66 GENERAL_REGS:66 VFP_D0_D7_REGS:990 VFP_LO_REGS:990 ALL_REGS:990 MEM:660
  r235 costs: LO_REGS:0 HI_REGS:4 CALLER_SAVE_REGS:4 EVEN_REG:4 GENERAL_REGS:4 VFP_D0_D7_REGS:60 VFP_LO_REGS:60 ALL_REGS:60 MEM:40
  r234 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:180 VFP_LO_REGS:180 ALL_REGS:180 MEM:120
  r233 costs: LO_REGS:0 HI_REGS:10 CALLER_SAVE_REGS:10 EVEN_REG:10 GENERAL_REGS:10 VFP_D0_D7_REGS:150 VFP_LO_REGS:150 ALL_REGS:150 MEM:100
  r231 costs: LO_REGS:0 HI_REGS:10 CALLER_SAVE_REGS:10 EVEN_REG:10 GENERAL_REGS:10 VFP_D0_D7_REGS:150 VFP_LO_REGS:150 ALL_REGS:150 MEM:100
  r230 costs: LO_REGS:0 HI_REGS:22 CALLER_SAVE_REGS:22 EVEN_REG:22 GENERAL_REGS:22 VFP_D0_D7_REGS:330 VFP_LO_REGS:330 ALL_REGS:330 MEM:220
  r229 costs: LO_REGS:0 HI_REGS:66 CALLER_SAVE_REGS:66 EVEN_REG:66 GENERAL_REGS:66 VFP_D0_D7_REGS:990 VFP_LO_REGS:990 ALL_REGS:990 MEM:660
  r226 costs: LO_REGS:0 HI_REGS:4 CALLER_SAVE_REGS:4 EVEN_REG:4 GENERAL_REGS:4 VFP_D0_D7_REGS:60 VFP_LO_REGS:60 ALL_REGS:60 MEM:40
  r225 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:180 VFP_LO_REGS:180 ALL_REGS:180 MEM:120
  r224 costs: LO_REGS:0 HI_REGS:10 CALLER_SAVE_REGS:10 EVEN_REG:10 GENERAL_REGS:10 VFP_D0_D7_REGS:150 VFP_LO_REGS:150 ALL_REGS:150 MEM:100
  r222 costs: LO_REGS:0 HI_REGS:10 CALLER_SAVE_REGS:10 EVEN_REG:10 GENERAL_REGS:10 VFP_D0_D7_REGS:150 VFP_LO_REGS:150 ALL_REGS:150 MEM:100
  r221 costs: LO_REGS:0 HI_REGS:22 CALLER_SAVE_REGS:22 EVEN_REG:22 GENERAL_REGS:22 VFP_D0_D7_REGS:330 VFP_LO_REGS:330 ALL_REGS:330 MEM:220
  r220 costs: LO_REGS:0 HI_REGS:66 CALLER_SAVE_REGS:66 EVEN_REG:66 GENERAL_REGS:66 VFP_D0_D7_REGS:990 VFP_LO_REGS:990 ALL_REGS:990 MEM:660
  r219 costs: LO_REGS:0 HI_REGS:42 CALLER_SAVE_REGS:42 EVEN_REG:42 GENERAL_REGS:42 VFP_D0_D7_REGS:630 VFP_LO_REGS:630 ALL_REGS:630 MEM:420
  r214 costs: LO_REGS:0 HI_REGS:22 CALLER_SAVE_REGS:22 EVEN_REG:22 GENERAL_REGS:22 VFP_D0_D7_REGS:330 VFP_LO_REGS:330 ALL_REGS:330 MEM:220
  r211 costs: LO_REGS:0 HI_REGS:22 CALLER_SAVE_REGS:22 EVEN_REG:22 GENERAL_REGS:22 VFP_D0_D7_REGS:330 VFP_LO_REGS:330 ALL_REGS:330 MEM:220
  r210 costs: LO_REGS:0 HI_REGS:66 CALLER_SAVE_REGS:66 EVEN_REG:66 GENERAL_REGS:66 VFP_D0_D7_REGS:990 VFP_LO_REGS:990 ALL_REGS:990 MEM:660
  r209 costs: LO_REGS:0 HI_REGS:42 CALLER_SAVE_REGS:42 EVEN_REG:42 GENERAL_REGS:42 VFP_D0_D7_REGS:630 VFP_LO_REGS:630 ALL_REGS:630 MEM:420
  r204 costs: LO_REGS:0 HI_REGS:22 CALLER_SAVE_REGS:22 EVEN_REG:22 GENERAL_REGS:22 VFP_D0_D7_REGS:330 VFP_LO_REGS:330 ALL_REGS:330 MEM:220
  r201 costs: LO_REGS:0 HI_REGS:22 CALLER_SAVE_REGS:22 EVEN_REG:22 GENERAL_REGS:22 VFP_D0_D7_REGS:330 VFP_LO_REGS:330 ALL_REGS:330 MEM:220
  r200 costs: LO_REGS:0 HI_REGS:66 CALLER_SAVE_REGS:66 EVEN_REG:66 GENERAL_REGS:66 VFP_D0_D7_REGS:990 VFP_LO_REGS:990 ALL_REGS:990 MEM:660
  r195 costs: LO_REGS:0 HI_REGS:4 CALLER_SAVE_REGS:4 EVEN_REG:4 GENERAL_REGS:4 VFP_D0_D7_REGS:60 VFP_LO_REGS:60 ALL_REGS:60 MEM:40
  r192 costs: LO_REGS:0 HI_REGS:4 CALLER_SAVE_REGS:4 EVEN_REG:4 GENERAL_REGS:4 VFP_D0_D7_REGS:60 VFP_LO_REGS:60 ALL_REGS:60 MEM:40
  r191 costs: LO_REGS:0 HI_REGS:10 CALLER_SAVE_REGS:10 EVEN_REG:10 GENERAL_REGS:10 VFP_D0_D7_REGS:150 VFP_LO_REGS:150 ALL_REGS:150 MEM:100
  r190 costs: LO_REGS:0 HI_REGS:66 CALLER_SAVE_REGS:66 EVEN_REG:66 GENERAL_REGS:66 VFP_D0_D7_REGS:990 VFP_LO_REGS:990 ALL_REGS:990 MEM:660
  r189 costs: LO_REGS:0 HI_REGS:22 CALLER_SAVE_REGS:22 EVEN_REG:22 GENERAL_REGS:22 VFP_D0_D7_REGS:330 VFP_LO_REGS:330 ALL_REGS:330 MEM:220
  r184 costs: LO_REGS:0 HI_REGS:6 CALLER_SAVE_REGS:6 EVEN_REG:6 GENERAL_REGS:6 VFP_D0_D7_REGS:90 VFP_LO_REGS:90 ALL_REGS:90 MEM:60
  r181 costs: LO_REGS:0 HI_REGS:6 CALLER_SAVE_REGS:6 EVEN_REG:6 GENERAL_REGS:6 VFP_D0_D7_REGS:90 VFP_LO_REGS:90 ALL_REGS:90 MEM:60
  r180 costs: LO_REGS:0 HI_REGS:14 CALLER_SAVE_REGS:14 EVEN_REG:14 GENERAL_REGS:14 VFP_D0_D7_REGS:210 VFP_LO_REGS:210 ALL_REGS:210 MEM:140
  r179 costs: LO_REGS:0 HI_REGS:66 CALLER_SAVE_REGS:66 EVEN_REG:66 GENERAL_REGS:66 VFP_D0_D7_REGS:990 VFP_LO_REGS:990 ALL_REGS:990 MEM:660
  r178 costs: LO_REGS:0 HI_REGS:22 CALLER_SAVE_REGS:22 EVEN_REG:22 GENERAL_REGS:22 VFP_D0_D7_REGS:330 VFP_LO_REGS:330 ALL_REGS:330 MEM:220
  r173 costs: LO_REGS:0 HI_REGS:6 CALLER_SAVE_REGS:6 EVEN_REG:6 GENERAL_REGS:6 VFP_D0_D7_REGS:90 VFP_LO_REGS:90 ALL_REGS:90 MEM:60
  r170 costs: LO_REGS:0 HI_REGS:6 CALLER_SAVE_REGS:6 EVEN_REG:6 GENERAL_REGS:6 VFP_D0_D7_REGS:90 VFP_LO_REGS:90 ALL_REGS:90 MEM:60
  r169 costs: LO_REGS:0 HI_REGS:14 CALLER_SAVE_REGS:14 EVEN_REG:14 GENERAL_REGS:14 VFP_D0_D7_REGS:210 VFP_LO_REGS:210 ALL_REGS:210 MEM:140
  r168 costs: LO_REGS:0 HI_REGS:66 CALLER_SAVE_REGS:66 EVEN_REG:66 GENERAL_REGS:66 VFP_D0_D7_REGS:990 VFP_LO_REGS:990 ALL_REGS:990 MEM:660
  r167 costs: LO_REGS:0 HI_REGS:34 CALLER_SAVE_REGS:34 EVEN_REG:34 GENERAL_REGS:34 VFP_D0_D7_REGS:510 VFP_LO_REGS:510 ALL_REGS:510 MEM:340
  r165 costs: LO_REGS:0 HI_REGS:38 CALLER_SAVE_REGS:38 EVEN_REG:38 GENERAL_REGS:38 VFP_D0_D7_REGS:570 VFP_LO_REGS:570 ALL_REGS:570 MEM:380
  r163 costs: LO_REGS:0 HI_REGS:44 CALLER_SAVE_REGS:44 EVEN_REG:44 GENERAL_REGS:44 VFP_D0_D7_REGS:660 VFP_LO_REGS:660 ALL_REGS:660 MEM:440
  r162 costs: LO_REGS:0 HI_REGS:66 CALLER_SAVE_REGS:66 EVEN_REG:66 GENERAL_REGS:66 VFP_D0_D7_REGS:990 VFP_LO_REGS:990 ALL_REGS:990 MEM:660
  r161 costs: LO_REGS:0 HI_REGS:34 CALLER_SAVE_REGS:34 EVEN_REG:34 GENERAL_REGS:34 VFP_D0_D7_REGS:510 VFP_LO_REGS:510 ALL_REGS:510 MEM:340
  r160 costs: LO_REGS:0 HI_REGS:66 CALLER_SAVE_REGS:66 EVEN_REG:66 GENERAL_REGS:66 VFP_D0_D7_REGS:990 VFP_LO_REGS:990 ALL_REGS:990 MEM:660
  r159 costs: LO_REGS:0 HI_REGS:34 CALLER_SAVE_REGS:34 EVEN_REG:34 GENERAL_REGS:34 VFP_D0_D7_REGS:510 VFP_LO_REGS:510 ALL_REGS:510 MEM:340
  r158 costs: LO_REGS:0 HI_REGS:66 CALLER_SAVE_REGS:66 EVEN_REG:66 GENERAL_REGS:66 VFP_D0_D7_REGS:990 VFP_LO_REGS:990 ALL_REGS:990 MEM:660
  r157 costs: LO_REGS:0 HI_REGS:34 CALLER_SAVE_REGS:34 EVEN_REG:34 GENERAL_REGS:34 VFP_D0_D7_REGS:510 VFP_LO_REGS:510 ALL_REGS:510 MEM:340
  r156 costs: LO_REGS:0 HI_REGS:66 CALLER_SAVE_REGS:66 EVEN_REG:66 GENERAL_REGS:66 VFP_D0_D7_REGS:990 VFP_LO_REGS:990 ALL_REGS:990 MEM:660
  r155 costs: LO_REGS:0 HI_REGS:34 CALLER_SAVE_REGS:34 EVEN_REG:34 GENERAL_REGS:34 VFP_D0_D7_REGS:510 VFP_LO_REGS:510 ALL_REGS:510 MEM:340
  r154 costs: LO_REGS:0 HI_REGS:66 CALLER_SAVE_REGS:66 EVEN_REG:66 GENERAL_REGS:66 VFP_D0_D7_REGS:990 VFP_LO_REGS:990 ALL_REGS:990 MEM:660
  r153 costs: LO_REGS:0 HI_REGS:30 CALLER_SAVE_REGS:30 EVEN_REG:30 GENERAL_REGS:30 VFP_D0_D7_REGS:450 VFP_LO_REGS:450 ALL_REGS:450 MEM:300
  r151 costs: LO_REGS:0 HI_REGS:34 CALLER_SAVE_REGS:34 EVEN_REG:34 GENERAL_REGS:34 VFP_D0_D7_REGS:510 VFP_LO_REGS:510 ALL_REGS:510 MEM:340
  r150 costs: LO_REGS:0 HI_REGS:66 CALLER_SAVE_REGS:66 EVEN_REG:66 GENERAL_REGS:66 VFP_D0_D7_REGS:990 VFP_LO_REGS:990 ALL_REGS:990 MEM:660
  r149 costs: LO_REGS:0 HI_REGS:30 CALLER_SAVE_REGS:30 EVEN_REG:30 GENERAL_REGS:30 VFP_D0_D7_REGS:450 VFP_LO_REGS:450 ALL_REGS:450 MEM:300
  r147 costs: LO_REGS:0 HI_REGS:34 CALLER_SAVE_REGS:34 EVEN_REG:34 GENERAL_REGS:34 VFP_D0_D7_REGS:510 VFP_LO_REGS:510 ALL_REGS:510 MEM:340
  r146 costs: LO_REGS:0 HI_REGS:66 CALLER_SAVE_REGS:66 EVEN_REG:66 GENERAL_REGS:66 VFP_D0_D7_REGS:990 VFP_LO_REGS:990 ALL_REGS:990 MEM:660
  r145 costs: LO_REGS:0 HI_REGS:30 CALLER_SAVE_REGS:30 EVEN_REG:30 GENERAL_REGS:30 VFP_D0_D7_REGS:450 VFP_LO_REGS:450 ALL_REGS:450 MEM:300
  r143 costs: LO_REGS:0 HI_REGS:34 CALLER_SAVE_REGS:34 EVEN_REG:34 GENERAL_REGS:34 VFP_D0_D7_REGS:510 VFP_LO_REGS:510 ALL_REGS:510 MEM:340
  r142 costs: LO_REGS:0 HI_REGS:66 CALLER_SAVE_REGS:66 EVEN_REG:66 GENERAL_REGS:66 VFP_D0_D7_REGS:990 VFP_LO_REGS:990 ALL_REGS:990 MEM:660
  r141 costs: LO_REGS:0 HI_REGS:30 CALLER_SAVE_REGS:30 EVEN_REG:30 GENERAL_REGS:30 VFP_D0_D7_REGS:450 VFP_LO_REGS:450 ALL_REGS:450 MEM:300
  r139 costs: LO_REGS:0 HI_REGS:34 CALLER_SAVE_REGS:34 EVEN_REG:34 GENERAL_REGS:34 VFP_D0_D7_REGS:510 VFP_LO_REGS:510 ALL_REGS:510 MEM:340
  r138 costs: LO_REGS:0 HI_REGS:66 CALLER_SAVE_REGS:66 EVEN_REG:66 GENERAL_REGS:66 VFP_D0_D7_REGS:990 VFP_LO_REGS:990 ALL_REGS:990 MEM:660
  r137 costs: LO_REGS:0 HI_REGS:30 CALLER_SAVE_REGS:30 EVEN_REG:30 GENERAL_REGS:30 VFP_D0_D7_REGS:450 VFP_LO_REGS:450 ALL_REGS:450 MEM:300
  r135 costs: LO_REGS:0 HI_REGS:34 CALLER_SAVE_REGS:34 EVEN_REG:34 GENERAL_REGS:34 VFP_D0_D7_REGS:510 VFP_LO_REGS:510 ALL_REGS:510 MEM:340
  r134 costs: LO_REGS:0 HI_REGS:66 CALLER_SAVE_REGS:66 EVEN_REG:66 GENERAL_REGS:66 VFP_D0_D7_REGS:990 VFP_LO_REGS:990 ALL_REGS:990 MEM:660
  r133 costs: LO_REGS:0 HI_REGS:30 CALLER_SAVE_REGS:30 EVEN_REG:30 GENERAL_REGS:30 VFP_D0_D7_REGS:450 VFP_LO_REGS:450 ALL_REGS:450 MEM:300
  r131 costs: LO_REGS:0 HI_REGS:34 CALLER_SAVE_REGS:34 EVEN_REG:34 GENERAL_REGS:34 VFP_D0_D7_REGS:510 VFP_LO_REGS:510 ALL_REGS:510 MEM:340
  r130 costs: LO_REGS:0 HI_REGS:66 CALLER_SAVE_REGS:66 EVEN_REG:66 GENERAL_REGS:66 VFP_D0_D7_REGS:990 VFP_LO_REGS:990 ALL_REGS:990 MEM:660
  r126 costs: LO_REGS:0 HI_REGS:1320 CALLER_SAVE_REGS:1320 EVEN_REG:1320 GENERAL_REGS:1320 VFP_D0_D7_REGS:19800 VFP_LO_REGS:19800 ALL_REGS:19800 MEM:13200
  r125 costs: LO_REGS:0 HI_REGS:296 CALLER_SAVE_REGS:296 EVEN_REG:296 GENERAL_REGS:296 VFP_D0_D7_REGS:4440 VFP_LO_REGS:4440 ALL_REGS:4440 MEM:2960
  r123 costs: LO_REGS:0 HI_REGS:870 CALLER_SAVE_REGS:870 EVEN_REG:870 GENERAL_REGS:870 VFP_D0_D7_REGS:13050 VFP_LO_REGS:13050 ALL_REGS:13050 MEM:8700
  r122 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30945 VFP_LO_REGS:30945 ALL_REGS:30945 MEM:20630
  r121 costs: LO_REGS:0 HI_REGS:448 CALLER_SAVE_REGS:448 EVEN_REG:448 GENERAL_REGS:448 VFP_D0_D7_REGS:6720 VFP_LO_REGS:6720 ALL_REGS:6720 MEM:4480
  r119 costs: LO_REGS:0 HI_REGS:1320 CALLER_SAVE_REGS:1320 EVEN_REG:1320 GENERAL_REGS:1320 VFP_D0_D7_REGS:19800 VFP_LO_REGS:19800 ALL_REGS:19800 MEM:13200
  r118 costs: LO_REGS:0 HI_REGS:540 CALLER_SAVE_REGS:540 EVEN_REG:540 GENERAL_REGS:540 VFP_D0_D7_REGS:8100 VFP_LO_REGS:8100 ALL_REGS:8100 MEM:5400
  r116 costs: LO_REGS:0 HI_REGS:606 CALLER_SAVE_REGS:606 EVEN_REG:606 GENERAL_REGS:606 VFP_D0_D7_REGS:9090 VFP_LO_REGS:9090 ALL_REGS:9090 MEM:6060
  r114 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r113 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800

;;   ======================================================
;;   -- basic block 2 from 1641 to 77 -- before reload
;;   ======================================================

;;	  0--> b  0: i  70 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  71 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  72 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  73 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  74 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  75 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1641 r437=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   2 r277=r437                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  76 cc=cmp(r277,0x80000)                    :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  77 pc={(cc!=0)?L118:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 70
;;   new tail = 77

;;   ======================================================
;;   -- basic block 3 from 79 to 89 -- before reload
;;   ======================================================

;;	  0--> b  0: i  79 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  80 r278=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  81 r113=[r278+0x90]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  86 r114=[r278+0x90]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  82 r275=r113&0x300                         :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i  83 loc r275                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  84 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  88 cc=cmp(zxt(r114,0x1,0x1),0)             :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  89 pc={(cc==0)?L93:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 79
;;   new tail = 89

;;   ======================================================
;;   -- basic block 4 from 91 to 92 -- before reload
;;   ======================================================

;;	  0--> b  0: i  91 cc=cmp(r275,0x100)                      :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  92 pc={(cc==0)?L1078:pc}                   :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 91
;;   new tail = 92

;;   ======================================================
;;   -- basic block 5 from 95 to 100 -- before reload
;;   ======================================================

;;	  0--> b  0: i  95 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  96 r281=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  97 r116=[r281+0x94]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  99 cc=cmp(zxt(r116,0x1,0x1),0)             :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 100 pc={(cc==0)?L104:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 95
;;   new tail = 100

;;   ======================================================
;;   -- basic block 6 from 102 to 103 -- before reload
;;   ======================================================

;;	  0--> b  0: i 102 cc=cmp(r275,0x200)                      :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 103 pc={(cc==0)?L1082:pc}                   :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 102
;;   new tail = 103

;;   ======================================================
;;   -- basic block 7 from 106 to 111 -- before reload
;;   ======================================================

;;	  0--> b  0: i 106 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 107 r283=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 108 r118=[r283]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 110 {cc=cmp(r118&0x20000,0);r276=r118&0x20000;}:cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 111 pc={(cc==0)?L1070:pc}                   :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 106
;;   new tail = 111

;;   ======================================================
;;   -- basic block 8 from 1454 to 1642 -- before reload
;;   ======================================================

;;	  0--> b  0: i1454 r418=0x3d090                            :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1455 cc=cmp(r275,0x300)                      :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i1456 r276={(cc!=0)?0:r418}                   :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i1642 pc=L1070                                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 1454
;;   new tail = 1642

;;   ======================================================
;;   -- basic block 9 from 120 to 125 -- before reload
;;   ======================================================

;;	  0--> b  0: i 120 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 121 r284=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 122 r119=[r284+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 123 r285=r119&0x3                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 124 cc=cmp(r285,0x2)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 125 pc={(cc!=0)?L136:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 120
;;   new tail = 125

;;   ======================================================
;;   -- basic block 10 from 127 to 1644 -- before reload
;;   ======================================================

;;	  0--> b  0: i 127 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 129 r121=[r284]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1457 r419=0xf42400                           :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i1458 {cc=cmp(r121&0x400,0);r122=r121&0x400;} :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i1459 r122={(cc==0)?r122:r419}                :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i1644 pc=L152                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 127
;;   new tail = 1644

;;   ======================================================
;;   -- basic block 11 from 138 to 143 -- before reload
;;   ======================================================

;;	  0--> b  0: i 138 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 140 r123=[r284+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 141 r288=r123&0x3                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 142 cc=cmp(r288,0x3)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 143 pc={(cc!=0)?L1090:pc}                   :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 138
;;   new tail = 143

;;   ======================================================
;;   -- basic block 12 from 145 to 1646 -- before reload
;;   ======================================================

;;	  0--> b  0: i 145 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 147 r125=[r284]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1460 r420=0x7a1200                           :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i1461 {cc=cmp(r125&0x20000,0);r122=r125&0x20000;}:cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i1462 r122={(cc==0)?r122:r420}                :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i1646 pc=L152                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 145
;;   new tail = 1646

;;   ======================================================
;;   -- basic block 13 from 5 to 5 -- before reload
;;   ======================================================

;;	  0--> b  0: i   5 r122=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 5
;;   new tail = 5

;;   ======================================================
;;   -- basic block 14 from 154 to 166 -- before reload
;;   ======================================================

;;	  0--> b  0: i 154 loc r122                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 155 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 156 r290=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 157 r126=[r290+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 159 r292=zxt(r126,0x4,0x4)                  :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 160 r293=r292+0x1                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 161 r247=udiv(r122,r293)                    :nothing:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 163 loc r247                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 164 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 165 cc=cmp(r277,0x200)                      :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 166 pc={(cc==0)?L613:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 8
;;   new head = 154
;;   new tail = 166

;;   ======================================================
;;   -- basic block 15 from 171 to 171 -- before reload
;;   ======================================================

;;	  0--> b  0: i 171 pc={(gtu(cc,0))?L199:pc}                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 171
;;   new tail = 171

;;   ======================================================
;;   -- basic block 16 from 175 to 176 -- before reload
;;   ======================================================

;;	  0--> b  0: i 175 cc=cmp(r277,0x20)                       :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 176 pc={(gtu(cc,0))?L186:pc}                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 175
;;   new tail = 176

;;   ======================================================
;;   -- basic block 17 from 179 to 179 -- before reload
;;   ======================================================

;;	  0--> b  0: i 179 {pc={(r277==0)?L1094:pc};clobber cc;}   :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 179
;;   new tail = 179

;;   ======================================================
;;   -- basic block 18 from 181 to 182 -- before reload
;;   ======================================================

;;	  0--> b  0: i 181 r294=r277-0x1                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 182 {pc={(leu(r294,0x1f))?[r294*0x4+L183]:L1098};clobber cc;clobber scratch;use L183;}:cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 181
;;   new tail = 182

;;   ======================================================
;;   -- basic block 19 from 188 to 189 -- before reload
;;   ======================================================

;;	  0--> b  0: i 188 cc=cmp(r277,0x80)                       :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 189 pc={(cc==0)?L532:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 188
;;   new tail = 189

;;   ======================================================
;;   -- basic block 20 from 191 to 192 -- before reload
;;   ======================================================

;;	  0--> b  0: i 191 cc=cmp(r277,0x100)                      :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 192 pc={(cc==0)?L559:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 191
;;   new tail = 192

;;   ======================================================
;;   -- basic block 21 from 194 to 195 -- before reload
;;   ======================================================

;;	  0--> b  0: i 194 cc=cmp(r277,0x40)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 195 pc={(cc==0)?L505:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 194
;;   new tail = 195

;;   ======================================================
;;   -- basic block 22 from 64 to 1648 -- before reload
;;   ======================================================

;;	  0--> b  0: i  64 r276=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1648 pc=L1070                                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 64
;;   new tail = 1648

;;   ======================================================
;;   -- basic block 23 from 201 to 202 -- before reload
;;   ======================================================

;;	  0--> b  0: i 201 cc=cmp(r277,0x4000)                     :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 202 pc={(cc==0)?L865:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 201
;;   new tail = 202

;;   ======================================================
;;   -- basic block 24 from 207 to 207 -- before reload
;;   ======================================================

;;	  0--> b  0: i 207 pc={(gtu(cc,0))?L232:pc}                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 207
;;   new tail = 207

;;   ======================================================
;;   -- basic block 25 from 209 to 210 -- before reload
;;   ======================================================

;;	  0--> b  0: i 209 cc=cmp(r277,0x1000)                     :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 210 pc={(cc==0)?L776:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 209
;;   new tail = 210

;;   ======================================================
;;   -- basic block 26 from 215 to 215 -- before reload
;;   ======================================================

;;	  0--> b  0: i 215 pc={(gtu(cc,0))?L225:pc}                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 215
;;   new tail = 215

;;   ======================================================
;;   -- basic block 27 from 217 to 218 -- before reload
;;   ======================================================

;;	  0--> b  0: i 217 cc=cmp(r277,0x400)                      :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 218 pc={(cc==0)?L658:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 217
;;   new tail = 218

;;   ======================================================
;;   -- basic block 28 from 220 to 221 -- before reload
;;   ======================================================

;;	  0--> b  0: i 220 cc=cmp(r277,0x800)                      :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 221 pc={(cc==0)?L717:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 220
;;   new tail = 221

;;   ======================================================
;;   -- basic block 29 from 65 to 1650 -- before reload
;;   ======================================================

;;	  0--> b  0: i  65 r276=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1650 pc=L1070                                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 65
;;   new tail = 1650

;;   ======================================================
;;   -- basic block 30 from 227 to 228 -- before reload
;;   ======================================================

;;	  0--> b  0: i 227 cc=cmp(r277,0x2000)                     :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 228 pc={(cc==0)?L821:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 227
;;   new tail = 228

;;   ======================================================
;;   -- basic block 31 from 66 to 1652 -- before reload
;;   ======================================================

;;	  0--> b  0: i  66 r276=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1652 pc=L1070                                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 66
;;   new tail = 1652

;;   ======================================================
;;   -- basic block 32 from 234 to 235 -- before reload
;;   ======================================================

;;	  0--> b  0: i 234 cc=cmp(r277,0x20000)                    :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 235 pc={(cc==0)?L586:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 234
;;   new tail = 235

;;   ======================================================
;;   -- basic block 33 from 240 to 240 -- before reload
;;   ======================================================

;;	  0--> b  0: i 240 pc={(gtu(cc,0))?L250:pc}                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 240
;;   new tail = 240

;;   ======================================================
;;   -- basic block 34 from 242 to 243 -- before reload
;;   ======================================================

;;	  0--> b  0: i 242 cc=cmp(r277,0x8000)                     :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 243 pc={(cc==0)?L909:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 242
;;   new tail = 243

;;   ======================================================
;;   -- basic block 35 from 245 to 246 -- before reload
;;   ======================================================

;;	  0--> b  0: i 245 cc=cmp(r277,0x10000)                    :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 246 pc={(cc==0)?L967:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 245
;;   new tail = 246

;;   ======================================================
;;   -- basic block 36 from 14 to 1654 -- before reload
;;   ======================================================

;;	  0--> b  0: i  14 r276=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1654 pc=L1070                                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 14
;;   new tail = 1654

;;   ======================================================
;;   -- basic block 37 from 252 to 253 -- before reload
;;   ======================================================

;;	  0--> b  0: i 252 cc=cmp(r277,0x40000)                    :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 253 pc={(cc==0)?L1025:pc}                   :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 252
;;   new tail = 253

;;   ======================================================
;;   -- basic block 38 from 23 to 1656 -- before reload
;;   ======================================================

;;	  0--> b  0: i  23 r276=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1656 pc=L1070                                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 23
;;   new tail = 1656

;;   ======================================================
;;   -- basic block 39 from 259 to 266 -- before reload
;;   ======================================================

;;	  0--> b  0: i 259 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 260 r295=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 261 r130=[r295+0x88]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 263 loc r130&0x3                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 264 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 265 {cc=cmp(r130&0x3,0);r274=r130&0x3;}     :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 266 pc={(cc!=0)?L272:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 259
;;   new tail = 266

;;   ======================================================
;;   -- basic block 40 from 268 to 269 -- before reload
;;   ======================================================

;;	  0--> b  0: i 268 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 269 {r0=call [`HAL_RCC_GetPCLK2Freq'];return;use 0;}:cortex_m4_ex*3:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 268
;;   new tail = 269

;;   ======================================================
;;   -- basic block 41 from 274 to 276 -- before reload
;;   ======================================================

;;	  0--> b  0: i 274 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 275 cc=cmp(r274,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 276 pc={(cc!=0)?L282:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 274
;;   new tail = 276

;;   ======================================================
;;   -- basic block 42 from 278 to 279 -- before reload
;;   ======================================================

;;	  0--> b  0: i 278 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 279 {r0=call [`HAL_RCC_GetSysClockFreq'];return;use 0;}:cortex_m4_ex*3:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 278
;;   new tail = 279

;;   ======================================================
;;   -- basic block 43 from 284 to 289 -- before reload
;;   ======================================================

;;	  0--> b  0: i 284 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 286 r131=[r295]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 288 cc=cmp(zxt(r131,0x1,0xa),0)             :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 289 pc={(cc==0)?L293:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 284
;;   new tail = 289

;;   ======================================================
;;   -- basic block 44 from 291 to 292 -- before reload
;;   ======================================================

;;	  0--> b  0: i 291 cc=cmp(r274,0x2)                        :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 292 pc={(cc==0)?L1102:pc}                   :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 291
;;   new tail = 292

;;   ======================================================
;;   -- basic block 45 from 295 to 300 -- before reload
;;   ======================================================

;;	  0--> b  0: i 295 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 296 r298=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 297 r133=[r298+0x90]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 299 {cc=cmp(r133&0x2,0);r276=r133&0x2;}     :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 300 pc={(cc==0)?L1070:pc}                   :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 295
;;   new tail = 300

;;   ======================================================
;;   -- basic block 46 from 1463 to 1658 -- before reload
;;   ======================================================

;;	  0--> b  0: i1463 cc=cmp(r274,0x3)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1464 r276={(cc!=0)?0:0x8000}                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i1658 pc=L1070                                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 1463
;;   new tail = 1658

;;   ======================================================
;;   -- basic block 47 from 309 to 316 -- before reload
;;   ======================================================

;;	  0--> b  0: i 309 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 310 r299=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 311 r134=[r299+0x88]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 313 loc r134&0xc                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 314 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 315 {cc=cmp(r134&0xc,0);r273=r134&0xc;}     :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 316 pc={(cc!=0)?L322:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 309
;;   new tail = 316

;;   ======================================================
;;   -- basic block 48 from 318 to 319 -- before reload
;;   ======================================================

;;	  0--> b  0: i 318 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 319 {r0=call [`HAL_RCC_GetPCLK1Freq'];return;use 0;}:cortex_m4_ex*3:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 318
;;   new tail = 319

;;   ======================================================
;;   -- basic block 49 from 324 to 327 -- before reload
;;   ======================================================

;;	  0--> b  0: i 324 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 326 cc=cmp(r273,0x4)                        :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 327 pc={(cc==0)?L325:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 324
;;   new tail = 327

;;   ======================================================
;;   -- basic block 50 from 329 to 334 -- before reload
;;   ======================================================

;;	  0--> b  0: i 329 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 331 r135=[r299]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 333 cc=cmp(zxt(r135,0x1,0xa),0)             :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 334 pc={(cc==0)?L338:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 329
;;   new tail = 334

;;   ======================================================
;;   -- basic block 51 from 336 to 337 -- before reload
;;   ======================================================

;;	  0--> b  0: i 336 cc=cmp(r273,0x8)                        :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 337 pc={(cc==0)?L1110:pc}                   :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 336
;;   new tail = 337

;;   ======================================================
;;   -- basic block 52 from 340 to 345 -- before reload
;;   ======================================================

;;	  0--> b  0: i 340 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 341 r302=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 342 r137=[r302+0x90]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 344 {cc=cmp(r137&0x2,0);r276=r137&0x2;}     :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 345 pc={(cc==0)?L1070:pc}                   :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 340
;;   new tail = 345

;;   ======================================================
;;   -- basic block 53 from 1465 to 1660 -- before reload
;;   ======================================================

;;	  0--> b  0: i1465 cc=cmp(r273,0xc)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1466 r276={(cc!=0)?0:0x8000}                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i1660 pc=L1070                                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 1465
;;   new tail = 1660

;;   ======================================================
;;   -- basic block 54 from 354 to 362 -- before reload
;;   ======================================================

;;	  0--> b  0: i 354 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 355 r303=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 356 r138=[r303+0x88]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 358 loc r138&0x30                           :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 359 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 361 {cc=cmp(r138&0x30,0);r272=r138&0x30;}   :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 362 pc={(cc==0)?L360:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 354
;;   new tail = 362

;;   ======================================================
;;   -- basic block 55 from 364 to 366 -- before reload
;;   ======================================================

;;	  0--> b  0: i 364 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 365 cc=cmp(r272,0x10)                       :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 366 pc={(cc==0)?L325:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 364
;;   new tail = 366

;;   ======================================================
;;   -- basic block 56 from 368 to 373 -- before reload
;;   ======================================================

;;	  0--> b  0: i 368 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 370 r139=[r303]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 372 cc=cmp(zxt(r139,0x1,0xa),0)             :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 373 pc={(cc==0)?L377:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 368
;;   new tail = 373

;;   ======================================================
;;   -- basic block 57 from 375 to 376 -- before reload
;;   ======================================================

;;	  0--> b  0: i 375 cc=cmp(r272,0x20)                       :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 376 pc={(cc==0)?L1118:pc}                   :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 375
;;   new tail = 376

;;   ======================================================
;;   -- basic block 58 from 379 to 384 -- before reload
;;   ======================================================

;;	  0--> b  0: i 379 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 380 r306=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 381 r141=[r306+0x90]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 383 {cc=cmp(r141&0x2,0);r276=r141&0x2;}     :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 384 pc={(cc==0)?L1070:pc}                   :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 379
;;   new tail = 384

;;   ======================================================
;;   -- basic block 59 from 1467 to 1662 -- before reload
;;   ======================================================

;;	  0--> b  0: i1467 cc=cmp(r272,0x30)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1468 r276={(cc!=0)?0:0x8000}                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i1662 pc=L1070                                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 1467
;;   new tail = 1662

;;   ======================================================
;;   -- basic block 60 from 393 to 400 -- before reload
;;   ======================================================

;;	  0--> b  0: i 393 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 394 r307=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 395 r142=[r307+0x88]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 397 loc r142&0xc0                           :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 398 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 399 {cc=cmp(r142&0xc0,0);r271=r142&0xc0;}   :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 400 pc={(cc==0)?L360:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 393
;;   new tail = 400

;;   ======================================================
;;   -- basic block 61 from 402 to 404 -- before reload
;;   ======================================================

;;	  0--> b  0: i 402 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 403 cc=cmp(r271,0x40)                       :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 404 pc={(cc==0)?L325:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 402
;;   new tail = 404

;;   ======================================================
;;   -- basic block 62 from 406 to 411 -- before reload
;;   ======================================================

;;	  0--> b  0: i 406 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 408 r143=[r307]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 410 cc=cmp(zxt(r143,0x1,0xa),0)             :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 411 pc={(cc==0)?L415:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 406
;;   new tail = 411

;;   ======================================================
;;   -- basic block 63 from 413 to 414 -- before reload
;;   ======================================================

;;	  0--> b  0: i 413 cc=cmp(r271,0x80)                       :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 414 pc={(cc==0)?L1126:pc}                   :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 413
;;   new tail = 414

;;   ======================================================
;;   -- basic block 64 from 417 to 422 -- before reload
;;   ======================================================

;;	  0--> b  0: i 417 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 418 r310=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 419 r145=[r310+0x90]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 421 {cc=cmp(r145&0x2,0);r276=r145&0x2;}     :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 422 pc={(cc==0)?L1070:pc}                   :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 417
;;   new tail = 422

;;   ======================================================
;;   -- basic block 65 from 1469 to 1664 -- before reload
;;   ======================================================

;;	  0--> b  0: i1469 cc=cmp(r271,0xc0)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1470 r276={(cc!=0)?0:0x8000}                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i1664 pc=L1070                                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 1469
;;   new tail = 1664

;;   ======================================================
;;   -- basic block 66 from 431 to 438 -- before reload
;;   ======================================================

;;	  0--> b  0: i 431 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 432 r311=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 433 r146=[r311+0x88]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 435 loc r146&0x300                          :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 436 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 437 {cc=cmp(r146&0x300,0);r270=r146&0x300;} :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 438 pc={(cc==0)?L360:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 431
;;   new tail = 438

;;   ======================================================
;;   -- basic block 67 from 440 to 442 -- before reload
;;   ======================================================

;;	  0--> b  0: i 440 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 441 cc=cmp(r270,0x100)                      :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 442 pc={(cc==0)?L325:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 440
;;   new tail = 442

;;   ======================================================
;;   -- basic block 68 from 444 to 449 -- before reload
;;   ======================================================

;;	  0--> b  0: i 444 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 446 r147=[r311]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 448 cc=cmp(zxt(r147,0x1,0xa),0)             :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 449 pc={(cc==0)?L453:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 444
;;   new tail = 449

;;   ======================================================
;;   -- basic block 69 from 451 to 452 -- before reload
;;   ======================================================

;;	  0--> b  0: i 451 cc=cmp(r270,0x200)                      :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 452 pc={(cc==0)?L1134:pc}                   :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 451
;;   new tail = 452

;;   ======================================================
;;   -- basic block 70 from 455 to 460 -- before reload
;;   ======================================================

;;	  0--> b  0: i 455 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 456 r314=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 457 r149=[r314+0x90]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 459 {cc=cmp(r149&0x2,0);r276=r149&0x2;}     :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 460 pc={(cc==0)?L1070:pc}                   :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 455
;;   new tail = 460

;;   ======================================================
;;   -- basic block 71 from 1471 to 1666 -- before reload
;;   ======================================================

;;	  0--> b  0: i1471 cc=cmp(r270,0x300)                      :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1472 r276={(cc!=0)?0:0x8000}                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i1666 pc=L1070                                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 1471
;;   new tail = 1666

;;   ======================================================
;;   -- basic block 72 from 469 to 476 -- before reload
;;   ======================================================

;;	  0--> b  0: i 469 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 470 r315=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 471 r150=[r315+0x88]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 473 loc r150&0xc00                          :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 474 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 475 {cc=cmp(r150&0xc00,0);r269=r150&0xc00;} :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 476 pc={(cc==0)?L360:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 469
;;   new tail = 476

;;   ======================================================
;;   -- basic block 73 from 478 to 480 -- before reload
;;   ======================================================

;;	  0--> b  0: i 478 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 479 cc=cmp(r269,0x400)                      :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 480 pc={(cc==0)?L325:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 478
;;   new tail = 480

;;   ======================================================
;;   -- basic block 74 from 482 to 487 -- before reload
;;   ======================================================

;;	  0--> b  0: i 482 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 484 r151=[r315]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 486 cc=cmp(zxt(r151,0x1,0xa),0)             :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 487 pc={(cc==0)?L491:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 482
;;   new tail = 487

;;   ======================================================
;;   -- basic block 75 from 489 to 490 -- before reload
;;   ======================================================

;;	  0--> b  0: i 489 cc=cmp(r269,0x800)                      :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 490 pc={(cc==0)?L1142:pc}                   :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 489
;;   new tail = 490

;;   ======================================================
;;   -- basic block 76 from 493 to 498 -- before reload
;;   ======================================================

;;	  0--> b  0: i 493 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 494 r318=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 495 r153=[r318+0x90]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 497 {cc=cmp(r153&0x2,0);r276=r153&0x2;}     :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 498 pc={(cc==0)?L1070:pc}                   :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 493
;;   new tail = 498

;;   ======================================================
;;   -- basic block 77 from 1473 to 1668 -- before reload
;;   ======================================================

;;	  0--> b  0: i1473 cc=cmp(r269,0xc00)                      :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1474 r276={(cc!=0)?0:0x8000}                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i1668 pc=L1070                                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 1473
;;   new tail = 1668

;;   ======================================================
;;   -- basic block 78 from 507 to 514 -- before reload
;;   ======================================================

;;	  0--> b  0: i 507 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 509 r154=[r290+0x88]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 511 loc r154&0x3000                         :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 512 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 513 {cc=cmp(r154&0x3000,0);r268=r154&0x3000;}:cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 514 pc={(cc==0)?L360:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 507
;;   new tail = 514

;;   ======================================================
;;   -- basic block 79 from 516 to 518 -- before reload
;;   ======================================================

;;	  0--> b  0: i 516 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 517 cc=cmp(r268,0x1000)                     :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 518 pc={(cc==0)?L325:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 516
;;   new tail = 518

;;   ======================================================
;;   -- basic block 80 from 520 to 525 -- before reload
;;   ======================================================

;;	  0--> b  0: i 520 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 522 r155=[r290]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 524 {cc=cmp(r155&0x400,0);r276=r155&0x400;} :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 525 pc={(cc==0)?L1070:pc}                   :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 520
;;   new tail = 525

;;   ======================================================
;;   -- basic block 81 from 1478 to 1670 -- before reload
;;   ======================================================

;;	  0--> b  0: i1478 r422=0xf42400                           :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1479 cc=cmp(r268,0x2000)                     :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i1480 r276={(cc!=0)?0:r422}                   :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i1670 pc=L1070                                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 1478
;;   new tail = 1670

;;   ======================================================
;;   -- basic block 82 from 534 to 541 -- before reload
;;   ======================================================

;;	  0--> b  0: i 534 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 536 r156=[r290+0x88]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 538 loc r156&0xc000                         :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 539 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 540 {cc=cmp(r156&0xc000,0);r267=r156&0xc000;}:cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 541 pc={(cc==0)?L360:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 534
;;   new tail = 541

;;   ======================================================
;;   -- basic block 83 from 543 to 545 -- before reload
;;   ======================================================

;;	  0--> b  0: i 543 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 544 cc=cmp(r267,0x4000)                     :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 545 pc={(cc==0)?L325:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 543
;;   new tail = 545

;;   ======================================================
;;   -- basic block 84 from 547 to 552 -- before reload
;;   ======================================================

;;	  0--> b  0: i 547 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 549 r157=[r290]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 551 {cc=cmp(r157&0x400,0);r276=r157&0x400;} :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 552 pc={(cc==0)?L1070:pc}                   :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 547
;;   new tail = 552

;;   ======================================================
;;   -- basic block 85 from 1484 to 1672 -- before reload
;;   ======================================================

;;	  0--> b  0: i1484 r424=0xf42400                           :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1485 cc=cmp(r267,0x8000)                     :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i1486 r276={(cc!=0)?0:r424}                   :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i1672 pc=L1070                                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 1484
;;   new tail = 1672

;;   ======================================================
;;   -- basic block 86 from 561 to 568 -- before reload
;;   ======================================================

;;	  0--> b  0: i 561 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 563 r158=[r290+0x88]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 565 loc r158&0x30000                        :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 566 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 567 {cc=cmp(r158&0x30000,0);r266=r158&0x30000;}:cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 568 pc={(cc==0)?L360:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 561
;;   new tail = 568

;;   ======================================================
;;   -- basic block 87 from 570 to 572 -- before reload
;;   ======================================================

;;	  0--> b  0: i 570 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 571 cc=cmp(r266,0x10000)                    :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 572 pc={(cc==0)?L325:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 570
;;   new tail = 572

;;   ======================================================
;;   -- basic block 88 from 574 to 579 -- before reload
;;   ======================================================

;;	  0--> b  0: i 574 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 576 r159=[r290]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 578 {cc=cmp(r159&0x400,0);r276=r159&0x400;} :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 579 pc={(cc==0)?L1070:pc}                   :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 574
;;   new tail = 579

;;   ======================================================
;;   -- basic block 89 from 1490 to 1674 -- before reload
;;   ======================================================

;;	  0--> b  0: i1490 r426=0xf42400                           :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1491 cc=cmp(r266,0x20000)                    :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i1492 r276={(cc!=0)?0:r426}                   :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i1674 pc=L1070                                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 1490
;;   new tail = 1674

;;   ======================================================
;;   -- basic block 90 from 588 to 595 -- before reload
;;   ======================================================

;;	  0--> b  0: i 588 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 590 r160=[r290+0x9c]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 592 loc r160&0x3                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 593 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 594 {cc=cmp(r160&0x3,0);r250=r160&0x3;}     :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 595 pc={(cc==0)?L360:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 588
;;   new tail = 595

;;   ======================================================
;;   -- basic block 91 from 597 to 599 -- before reload
;;   ======================================================

;;	  0--> b  0: i 597 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 598 cc=cmp(r250,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 599 pc={(cc==0)?L325:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 597
;;   new tail = 599

;;   ======================================================
;;   -- basic block 92 from 601 to 606 -- before reload
;;   ======================================================

;;	  0--> b  0: i 601 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 603 r161=[r290]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 605 {cc=cmp(r161&0x400,0);r276=r161&0x400;} :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 606 pc={(cc==0)?L1070:pc}                   :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 601
;;   new tail = 606

;;   ======================================================
;;   -- basic block 93 from 1496 to 1676 -- before reload
;;   ======================================================

;;	  0--> b  0: i1496 r428=0xf42400                           :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1497 cc=cmp(r250,0x2)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i1498 r276={(cc!=0)?0:r428}                   :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i1676 pc=L1070                                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 1496
;;   new tail = 1676

;;   ======================================================
;;   -- basic block 94 from 615 to 622 -- before reload
;;   ======================================================

;;	  0--> b  0: i 615 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 617 r162=[r290+0x88]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 619 loc r162&0xc0000                        :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 620 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 621 {cc=cmp(r162&0xc0000,0);r265=r162&0xc0000;}:cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 622 pc={(cc==0)?L360:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 615
;;   new tail = 622

;;   ======================================================
;;   -- basic block 95 from 624 to 629 -- before reload
;;   ======================================================

;;	  0--> b  0: i 624 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 626 r163=[r290+0x94]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 628 cc=cmp(zxt(r163,0x1,0x1),0)             :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 629 pc={(cc==0)?L633:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 624
;;   new tail = 629

;;   ======================================================
;;   -- basic block 96 from 631 to 632 -- before reload
;;   ======================================================

;;	  0--> b  0: i 631 cc=cmp(r265,0x40000)                    :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 632 pc={(cc==0)?L1166:pc}                   :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 631
;;   new tail = 632

;;   ======================================================
;;   -- basic block 97 from 635 to 640 -- before reload
;;   ======================================================

;;	  0--> b  0: i 635 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 636 r330=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 637 r165=[r330]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 639 cc=cmp(zxt(r165,0x1,0xa),0)             :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 640 pc={(cc==0)?L644:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 635
;;   new tail = 640

;;   ======================================================
;;   -- basic block 98 from 642 to 643 -- before reload
;;   ======================================================

;;	  0--> b  0: i 642 cc=cmp(r265,0x80000)                    :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 643 pc={(cc==0)?L1170:pc}                   :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 642
;;   new tail = 643

;;   ======================================================
;;   -- basic block 99 from 646 to 651 -- before reload
;;   ======================================================

;;	  0--> b  0: i 646 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 647 r332=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 648 r167=[r332+0x90]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 650 {cc=cmp(r167&0x2,0);r276=r167&0x2;}     :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 651 pc={(cc==0)?L1070:pc}                   :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 646
;;   new tail = 651

;;   ======================================================
;;   -- basic block 100 from 1499 to 1678 -- before reload
;;   ======================================================

;;	  0--> b  0: i1499 cc=cmp(r265,0xc0000)                    :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1500 r276={(cc!=0)?0:0x8000}                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i1678 pc=L1070                                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 1499
;;   new tail = 1678

;;   ======================================================
;;   -- basic block 101 from 660 to 667 -- before reload
;;   ======================================================

;;	  0--> b  0: i 660 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 662 r168=[r290+0x88]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 664 loc r168&0x300000                       :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 665 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 666 {cc=cmp(r168&0x300000,0);r263=r168&0x300000;}:cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 667 pc={(cc==0)?L325:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 660
;;   new tail = 667

;;   ======================================================
;;   -- basic block 102 from 669 to 671 -- before reload
;;   ======================================================

;;	  0--> b  0: i 669 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 670 cc=cmp(r263,0x100000)                   :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 671 pc={(cc!=0)?L699:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 669
;;   new tail = 671

;;   ======================================================
;;   -- basic block 103 from 673 to 678 -- before reload
;;   ======================================================

;;	  0--> b  0: i 673 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 675 r169=[r290+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 677 {cc=cmp(r169&0x100000,0);r276=r169&0x100000;}:cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 678 pc={(cc==0)?L1070:pc}                   :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 673
;;   new tail = 678

;;   ======================================================
;;   -- basic block 104 from 680 to 1680 -- before reload
;;   ======================================================

;;	  0--> b  0: i 680 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 681 r335=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 682 r170=[r335+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 683 loc r170 0>>0x8&0x7f                    :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 684 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 686 r173=[r335+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 688 r338=zxt(r170,0x7,0x8)                  :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 691 r341=zxt(r173,0x2,0x15)                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 692 r342=r341+0x1                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 689 r339=r247*r338                          :cortex_m4_ex:@GENERAL_REGS+1(-1)@VFP_LO_REGS+0(0)
;;	  8--> b  0: i 693 r343=r342<<0x1                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 694 r276=udiv(r339,r343)                    :nothing:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 696 loc r276                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i1680 pc=L1070                                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 10
;;   new head = 680
;;   new tail = 1680

;;   ======================================================
;;   -- basic block 105 from 701 to 703 -- before reload
;;   ======================================================

;;	  0--> b  0: i 701 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 702 cc=cmp(r263,0x200000)                   :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 703 pc={(cc==0)?L1178:pc}                   :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 701
;;   new tail = 703

;;   ======================================================
;;   -- basic block 106 from 705 to 710 -- before reload
;;   ======================================================

;;	  0--> b  0: i 705 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 706 r344=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 707 r178=[r344]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 709 {cc=cmp(r178&0x400,0);r276=r178&0x400;} :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 710 pc={(cc==0)?L1070:pc}                   :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 705
;;   new tail = 710

;;   ======================================================
;;   -- basic block 107 from 1504 to 1682 -- before reload
;;   ======================================================

;;	  0--> b  0: i1504 r430=0xf42400                           :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1505 cc=cmp(r263,0x300000)                   :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i1506 r276={(cc!=0)?0:r430}                   :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i1682 pc=L1070                                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 1504
;;   new tail = 1682

;;   ======================================================
;;   -- basic block 108 from 719 to 726 -- before reload
;;   ======================================================

;;	  0--> b  0: i 719 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 721 r179=[r290+0x88]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 723 loc r179&0xc00000                       :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 724 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 725 {cc=cmp(r179&0xc00000,0);r261=r179&0xc00000;}:cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 726 pc={(cc==0)?L325:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 719
;;   new tail = 726

;;   ======================================================
;;   -- basic block 109 from 728 to 730 -- before reload
;;   ======================================================

;;	  0--> b  0: i 728 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 729 cc=cmp(r261,0x400000)                   :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 730 pc={(cc!=0)?L758:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 728
;;   new tail = 730

;;   ======================================================
;;   -- basic block 110 from 732 to 737 -- before reload
;;   ======================================================

;;	  0--> b  0: i 732 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 733 r346=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 734 r180=[r346+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 736 {cc=cmp(r180&0x100000,0);r276=r180&0x100000;}:cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 737 pc={(cc==0)?L1070:pc}                   :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 732
;;   new tail = 737

;;   ======================================================
;;   -- basic block 111 from 739 to 1684 -- before reload
;;   ======================================================

;;	  0--> b  0: i 739 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 741 r181=[r346+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 742 loc r181 0>>0x8&0x7f                    :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 743 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 745 r184=[r346+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 747 r350=zxt(r181,0x7,0x8)                  :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 750 r353=zxt(r184,0x2,0x15)                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 751 r354=r353+0x1                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 748 r351=r247*r350                          :cortex_m4_ex:@GENERAL_REGS+1(-1)@VFP_LO_REGS+0(0)
;;	  6--> b  0: i 752 r355=r354<<0x1                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 753 r276=udiv(r351,r355)                    :nothing:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 755 loc r276                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i1684 pc=L1070                                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 8
;;   new head = 739
;;   new tail = 1684

;;   ======================================================
;;   -- basic block 112 from 760 to 762 -- before reload
;;   ======================================================

;;	  0--> b  0: i 760 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 761 cc=cmp(r261,0x800000)                   :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 762 pc={(cc==0)?L1186:pc}                   :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 760
;;   new tail = 762

;;   ======================================================
;;   -- basic block 113 from 764 to 769 -- before reload
;;   ======================================================

;;	  0--> b  0: i 764 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 765 r356=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 766 r189=[r356]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 768 {cc=cmp(r189&0x400,0);r276=r189&0x400;} :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 769 pc={(cc==0)?L1070:pc}                   :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 764
;;   new tail = 769

;;   ======================================================
;;   -- basic block 114 from 1510 to 1686 -- before reload
;;   ======================================================

;;	  0--> b  0: i1510 r432=0xf42400                           :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1511 cc=cmp(r261,0xc00000)                   :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i1512 r276={(cc!=0)?0:r432}                   :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i1686 pc=L1070                                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 1510
;;   new tail = 1686

;;   ======================================================
;;   -- basic block 115 from 778 to 785 -- before reload
;;   ======================================================

;;	  0--> b  0: i 778 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 780 r190=[r290+0x88]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 781 r259=r190&0x3000000                     :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 782 loc r259                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 783 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 784 cc=cmp(r259,0x2000000)                  :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 785 pc={(cc==0)?L360:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 778
;;   new tail = 785

;;   ======================================================
;;   -- basic block 116 from 787 to 789 -- before reload
;;   ======================================================

;;	  0--> b  0: i 787 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 789 {pc={(r259==0)?L1194:pc};clobber cc;}   :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 787
;;   new tail = 789

;;   ======================================================
;;   -- basic block 117 from 791 to 793 -- before reload
;;   ======================================================

;;	  0--> b  0: i 791 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 792 cc=cmp(r259,0x1000000)                  :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 793 pc={(cc!=0)?L1198:pc}                   :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 791
;;   new tail = 793

;;   ======================================================
;;   -- basic block 118 from 795 to 800 -- before reload
;;   ======================================================

;;	  0--> b  0: i 795 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 797 r191=[r290+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 799 {cc=cmp(r191&0x100000,0);r276=r191&0x100000;}:cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 800 pc={(cc==0)?L1070:pc}                   :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 795
;;   new tail = 800

;;   ======================================================
;;   -- basic block 119 from 802 to 1688 -- before reload
;;   ======================================================

;;	  0--> b  0: i 802 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 804 r192=[r290+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 805 loc r192 0>>0x8&0x7f                    :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 806 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 808 r195=[r290+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 810 r362=zxt(r192,0x7,0x8)                  :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 813 r365=zxt(r195,0x2,0x15)                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 814 r366=r365+0x1                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 811 r363=r247*r362                          :cortex_m4_ex:@GENERAL_REGS+1(-1)@VFP_LO_REGS+0(0)
;;	  6--> b  0: i 815 r367=r366<<0x1                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 816 r276=udiv(r363,r367)                    :nothing:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 818 loc r276                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i1688 pc=L1070                                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 8
;;   new head = 802
;;   new tail = 1688

;;   ======================================================
;;   -- basic block 120 from 823 to 830 -- before reload
;;   ======================================================

;;	  0--> b  0: i 823 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 825 r200=[r290+0x88]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 826 r257=r200&0xc000000                     :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 827 loc r257                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 828 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 829 cc=cmp(r257,0x8000000)                  :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 830 pc={(cc!=0)?L851:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 823
;;   new tail = 830

;;   ======================================================
;;   -- basic block 121 from 832 to 1690 -- before reload
;;   ======================================================

;;	  0--> b  0: i 832 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 834 r201=[r290+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 835 loc r201 0>>0x8&0x7f                    :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 836 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 838 r204=[r290+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 840 r372=zxt(r201,0x7,0x8)                  :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 843 r375=zxt(r204,0x2,0x15)                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 844 r376=r375+0x1                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 841 r373=r247*r372                          :cortex_m4_ex:@GENERAL_REGS+1(-1)@VFP_LO_REGS+0(0)
;;	  6--> b  0: i 845 r377=r376<<0x1                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 846 r276=udiv(r373,r377)                    :nothing:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 848 loc r276                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i1690 pc=L1070                                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 8
;;   new head = 832
;;   new tail = 1690

;;   ======================================================
;;   -- basic block 122 from 853 to 858 -- before reload
;;   ======================================================

;;	  0--> b  0: i 853 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 855 r209=[r290+0x98]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 857 {cc=cmp(r209&0x2,0);r276=r209&0x2;}     :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 858 pc={(cc==0)?L1070:pc}                   :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 853
;;   new tail = 858

;;   ======================================================
;;   -- basic block 123 from 1516 to 1692 -- before reload
;;   ======================================================

;;	  0--> b  0: i1516 r434=0x2dc6c00                          :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1517 cc=cmp(r257,0)                          :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i1518 r276={(cc!=0)?0:r434}                   :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i1692 pc=L1070                                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 1516
;;   new tail = 1692

;;   ======================================================
;;   -- basic block 124 from 867 to 874 -- before reload
;;   ======================================================

;;	  0--> b  0: i 867 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 869 r210=[r290+0x88]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 870 r255=r210&0xc000000                     :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 871 loc r255                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 872 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 873 cc=cmp(r255,0x8000000)                  :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 874 pc={(cc!=0)?L895:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 867
;;   new tail = 874

;;   ======================================================
;;   -- basic block 125 from 876 to 1694 -- before reload
;;   ======================================================

;;	  0--> b  0: i 876 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 878 r211=[r290+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 879 loc r211 0>>0x8&0x7f                    :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 880 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 882 r214=[r290+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 884 r383=zxt(r211,0x7,0x8)                  :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 887 r386=zxt(r214,0x2,0x15)                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 888 r387=r386+0x1                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 885 r384=r247*r383                          :cortex_m4_ex:@GENERAL_REGS+1(-1)@VFP_LO_REGS+0(0)
;;	  6--> b  0: i 889 r388=r387<<0x1                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 890 r276=udiv(r384,r388)                    :nothing:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 892 loc r276                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i1694 pc=L1070                                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 8
;;   new head = 876
;;   new tail = 1694

;;   ======================================================
;;   -- basic block 126 from 897 to 902 -- before reload
;;   ======================================================

;;	  0--> b  0: i 897 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 899 r219=[r290+0x98]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 901 {cc=cmp(r219&0x2,0);r276=r219&0x2;}     :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 902 pc={(cc==0)?L1070:pc}                   :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 897
;;   new tail = 902

;;   ======================================================
;;   -- basic block 127 from 1522 to 1696 -- before reload
;;   ======================================================

;;	  0--> b  0: i1522 r436=0x2dc6c00                          :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1523 cc=cmp(r255,0)                          :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i1524 r276={(cc!=0)?0:r436}                   :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i1696 pc=L1070                                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 1522
;;   new tail = 1696

;;   ======================================================
;;   -- basic block 128 from 911 to 918 -- before reload
;;   ======================================================

;;	  0--> b  0: i 911 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 913 r220=[r290+0x88]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 914 r253=r220&0x30000000                    :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 915 loc r253                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 916 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 917 cc=cmp(r253,0x10000000)                 :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 918 pc={(cc!=0)?L959:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 911
;;   new tail = 918

;;   ======================================================
;;   -- basic block 129 from 920 to 925 -- before reload
;;   ======================================================

;;	  0--> b  0: i 920 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 922 r221=[r290+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 924 {cc=cmp(r221&0x10000,0);r276=r221&0x10000;}:cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 925 pc={(cc==0)?L1070:pc}                   :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 920
;;   new tail = 925

;;   ======================================================
;;   -- basic block 130 from 927 to 940 -- before reload
;;   ======================================================

;;	  0--> b  0: i 927 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 929 r222=[r290+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 935 r224=[r290+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 931 r254=zxt(r222,0x7,0x8)                  :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i 932 loc r254                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 933 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 937 loc r224 0>>0x1b                        :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 938 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 939 {cc=cmp(r224 0>>0x1b,0);r225=r224 0>>0x1b;}:cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 940 pc={(cc!=0)?L949:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 927
;;   new tail = 940

;;   ======================================================
;;   -- basic block 131 from 942 to 1526 -- before reload
;;   ======================================================

;;	  0--> b  0: i 942 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 943 r395=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 944 r226=[r395+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i1525 cc=cmp(zxt(r226,0x1,0x11),0)            :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i1526 r225={(cc!=0)?0x11:0x7}                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 942
;;   new tail = 1526

;;   ======================================================
;;   -- basic block 132 from 951 to 1698 -- before reload
;;   ======================================================

;;	  0--> b  0: i 951 loc r225                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 952 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 953 r397=r254*r247                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 954 r276=udiv(r397,r225)                    :nothing:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 956 loc r276                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i1698 pc=L1070                                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 951
;;   new tail = 1698

;;   ======================================================
;;   -- basic block 133 from 961 to 963 -- before reload
;;   ======================================================

;;	  0--> b  0: i 961 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 962 cc=cmp(r253,0x20000000)                 :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 963 pc={(cc==0)?L325:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 961
;;   new tail = 963

;;   ======================================================
;;   -- basic block 134 from 26 to 1700 -- before reload
;;   ======================================================

;;	  0--> b  0: i  26 r276=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1700 pc=L1070                                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 26
;;   new tail = 1700

;;   ======================================================
;;   -- basic block 135 from 969 to 976 -- before reload
;;   ======================================================

;;	  0--> b  0: i 969 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 971 r229=[r290+0x88]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 972 r251=r229&0xffffffffc0000000            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 973 loc r251                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 974 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 975 cc=cmp(r251,0x40000000)                 :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 976 pc={(cc!=0)?L1017:pc}                   :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 969
;;   new tail = 976

;;   ======================================================
;;   -- basic block 136 from 978 to 983 -- before reload
;;   ======================================================

;;	  0--> b  0: i 978 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 980 r230=[r290+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 982 {cc=cmp(r230&0x10000,0);r276=r230&0x10000;}:cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 983 pc={(cc==0)?L1070:pc}                   :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 978
;;   new tail = 983

;;   ======================================================
;;   -- basic block 137 from 985 to 998 -- before reload
;;   ======================================================

;;	  0--> b  0: i 985 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 986 r400=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 987 r231=[r400+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 993 r233=[r400+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 989 r252=zxt(r231,0x7,0x8)                  :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i 990 loc r252                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 991 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 995 loc r233 0>>0x1b                        :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 996 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 997 {cc=cmp(r233 0>>0x1b,0);r234=r233 0>>0x1b;}:cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 998 pc={(cc!=0)?L1007:pc}                   :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 985
;;   new tail = 998

;;   ======================================================
;;   -- basic block 138 from 1000 to 1528 -- before reload
;;   ======================================================

;;	  0--> b  0: i1000 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1002 r235=[r400+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i1527 cc=cmp(zxt(r235,0x1,0x11),0)            :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i1528 r234={(cc!=0)?0x11:0x7}                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 1000
;;   new tail = 1528

;;   ======================================================
;;   -- basic block 139 from 1009 to 1702 -- before reload
;;   ======================================================

;;	  0--> b  0: i1009 loc r234                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1010 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1011 r405=r252*r247                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1012 r276=udiv(r405,r234)                    :nothing:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1014 loc r276                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i1702 pc=L1070                                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 1009
;;   new tail = 1702

;;   ======================================================
;;   -- basic block 140 from 1019 to 1021 -- before reload
;;   ======================================================

;;	  0--> b  0: i1019 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1020 cc=cmp(r251,0xffffffff80000000)         :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1021 pc={(cc==0)?L325:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 1019
;;   new tail = 1021

;;   ======================================================
;;   -- basic block 141 from 17 to 1704 -- before reload
;;   ======================================================

;;	  0--> b  0: i  17 r276=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1704 pc=L1070                                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 17
;;   new tail = 1704

;;   ======================================================
;;   -- basic block 142 from 1027 to 1034 -- before reload
;;   ======================================================

;;	  0--> b  0: i1027 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1029 r238=[r290+0x9c]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i1030 r248=r238&0x300000                      :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i1031 loc r248                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i1032 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i1033 cc=cmp(r248,0x200000)                   :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i1034 pc={(cc!=0)?L1055:pc}                   :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 1027
;;   new tail = 1034

;;   ======================================================
;;   -- basic block 143 from 1036 to 1706 -- before reload
;;   ======================================================

;;	  0--> b  0: i1036 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1038 r239=[r290+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1039 loc r239 0>>0x8&0x7f                    :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1040 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1042 r242=[r290+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i1044 r410=zxt(r239,0x7,0x8)                  :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i1047 r413=zxt(r242,0x2,0x15)                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i1048 r414=r413+0x1                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i1045 r411=r247*r410                          :cortex_m4_ex:@GENERAL_REGS+1(-1)@VFP_LO_REGS+0(0)
;;	  6--> b  0: i1049 r415=r414<<0x1                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i1050 r276=udiv(r411,r415)                    :nothing:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i1052 loc r276                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i1706 pc=L1070                                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 8
;;   new head = 1036
;;   new tail = 1706

;;   ======================================================
;;   -- basic block 144 from 1057 to 1059 -- before reload
;;   ======================================================

;;	  0--> b  0: i1057 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1058 cc=cmp(r248,0x100000)                   :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1059 pc={(cc==0)?L1218:pc}                   :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 1057
;;   new tail = 1059

;;   ======================================================
;;   -- basic block 145 from 1061 to 1063 -- before reload
;;   ======================================================

;;	  0--> b  0: i1061 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1063 {pc={(r248==0)?L325:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 1061
;;   new tail = 1063

;;   ======================================================
;;   -- basic block 146 from 67 to 1708 -- before reload
;;   ======================================================

;;	  0--> b  0: i  67 r276=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1708 pc=L1070                                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 67
;;   new tail = 1708

;;   ======================================================
;;   -- basic block 147 from 15 to 1710 -- before reload
;;   ======================================================

;;	  0--> b  0: i  15 r276=0x8000                             :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1710 pc=L1070                                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 15
;;   new tail = 1710

;;   ======================================================
;;   -- basic block 148 from 16 to 1712 -- before reload
;;   ======================================================

;;	  0--> b  0: i  16 r276=0x7d00                             :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1712 pc=L1070                                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 16
;;   new tail = 1712

;;   ======================================================
;;   -- basic block 149 from 18 to 1714 -- before reload
;;   ======================================================

;;	  0--> b  0: i  18 r276=r277                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1714 pc=L1070                                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 18
;;   new tail = 1714

;;   ======================================================
;;   -- basic block 150 from 63 to 1716 -- before reload
;;   ======================================================

;;	  0--> b  0: i  63 r276=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1716 pc=L1070                                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 63
;;   new tail = 1716

;;   ======================================================
;;   -- basic block 151 from 60 to 1718 -- before reload
;;   ======================================================

;;	  0--> b  0: i  60 r276=0xf42400                           :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1718 pc=L1070                                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 60
;;   new tail = 1718

;;   ======================================================
;;   -- basic block 152 from 58 to 1720 -- before reload
;;   ======================================================

;;	  0--> b  0: i  58 r276=0xf42400                           :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1720 pc=L1070                                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 58
;;   new tail = 1720

;;   ======================================================
;;   -- basic block 153 from 56 to 1722 -- before reload
;;   ======================================================

;;	  0--> b  0: i  56 r276=0xf42400                           :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1722 pc=L1070                                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 56
;;   new tail = 1722

;;   ======================================================
;;   -- basic block 154 from 54 to 1724 -- before reload
;;   ======================================================

;;	  0--> b  0: i  54 r276=0xf42400                           :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1724 pc=L1070                                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 54
;;   new tail = 1724

;;   ======================================================
;;   -- basic block 155 from 52 to 1726 -- before reload
;;   ======================================================

;;	  0--> b  0: i  52 r276=0xf42400                           :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1726 pc=L1070                                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 52
;;   new tail = 1726

;;   ======================================================
;;   -- basic block 156 from 50 to 1728 -- before reload
;;   ======================================================

;;	  0--> b  0: i  50 r276=0xf42400                           :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1728 pc=L1070                                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 50
;;   new tail = 1728

;;   ======================================================
;;   -- basic block 157 from 11 to 1730 -- before reload
;;   ======================================================

;;	  0--> b  0: i  11 r276=0x7d00                             :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1730 pc=L1070                                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 11
;;   new tail = 1730

;;   ======================================================
;;   -- basic block 158 from 40 to 1732 -- before reload
;;   ======================================================

;;	  0--> b  0: i  40 r276=0xf42400                           :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1732 pc=L1070                                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 40
;;   new tail = 1732

;;   ======================================================
;;   -- basic block 159 from 37 to 1734 -- before reload
;;   ======================================================

;;	  0--> b  0: i  37 r276=0xbb8000                           :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1734 pc=L1070                                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 37
;;   new tail = 1734

;;   ======================================================
;;   -- basic block 160 from 34 to 1736 -- before reload
;;   ======================================================

;;	  0--> b  0: i  34 r276=0xbb8000                           :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1736 pc=L1070                                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 34
;;   new tail = 1736

;;   ======================================================
;;   -- basic block 161 from 32 to 1738 -- before reload
;;   ======================================================

;;	  0--> b  0: i  32 r276=0x7a1200                           :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1738 pc=L1070                                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 32
;;   new tail = 1738

;;   ======================================================
;;   -- basic block 162 from 31 to 1740 -- before reload
;;   ======================================================

;;	  0--> b  0: i  31 r276=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1740 pc=L1070                                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 31
;;   new tail = 1740

;;   ======================================================
;;   -- basic block 163 from 25 to 1067 -- before reload
;;   ======================================================

;;	  0--> b  0: i  25 r276=0xf42400                           :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1066 loc 0xf42400                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i1067 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 25
;;   new tail = 1067

;;   ======================================================
;;   -- basic block 164 from 1071 to 1072 -- before reload
;;   ======================================================

;;	  0--> b  0: i1071 r0=r276                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1072 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 1071
;;   new tail = 1072


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_RCCEx_GetPeriphCLKFreq

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 100 [cc]
;;  ref usage 	r0={5d,3u} r1={4d} r2={4d} r3={4d} r7={1d,164u} r12={6d} r13={1d,167u} r14={4d} r15={3d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={124d,121u} r101={3d} r102={1d,164u} r103={1d,163u} r104={3d} r105={3d} r106={3d} r113={1d,1u} r114={1d,1u} r116={1d,1u} r118={1d,2u} r119={1d,1u} r121={1d,2u} r122={5d,4u} r123={1d,1u} r125={1d,2u} r126={1d,1u} r130={1d,3u} r131={1d,1u} r133={1d,2u} r134={1d,3u} r135={1d,1u} r137={1d,2u} r138={1d,3u} r139={1d,1u} r141={1d,2u} r142={1d,3u} r143={1d,1u} r145={1d,2u} r146={1d,3u} r147={1d,1u} r149={1d,2u} r150={1d,3u} r151={1d,1u} r153={1d,2u} r154={1d,3u} r155={1d,2u} r156={1d,3u} r157={1d,2u} r158={1d,3u} r159={1d,2u} r160={1d,3u} r161={1d,2u} r162={1d,3u} r163={1d,1u} r165={1d,1u} r167={1d,2u} r168={1d,3u} r169={1d,2u} r170={1d,2u} r173={1d,1u} r178={1d,2u} r179={1d,3u} r180={1d,2u} r181={1d,2u} r184={1d,1u} r189={1d,2u} r190={1d,1u} r191={1d,2u} r192={1d,2u} r195={1d,1u} r200={1d,1u} r201={1d,2u} r204={1d,1u} r209={1d,2u} r210={1d,1u} r211={1d,2u} r214={1d,1u} r219={1d,2u} r220={1d,1u} r221={1d,2u} r222={1d,1u} r224={1d,3u} r225={2d,2u} r226={1d,1u} r229={1d,1u} r230={1d,2u} r231={1d,1u} r233={1d,3u} r234={2d,2u} r235={1d,1u} r238={1d,1u} r239={1d,2u} r242={1d,1u} r247={1d,9u} r248={1d,4u} r250={1d,2u} r251={1d,3u} r252={1d,2u} r253={1d,3u} r254={1d,2u} r255={1d,3u} r257={1d,3u} r259={1d,4u} r261={1d,3u} r263={1d,3u} r265={1d,3u} r266={1d,2u} r267={1d,2u} r268={1d,2u} r269={1d,3u} r270={1d,3u} r271={1d,3u} r272={1d,3u} r273={1d,3u} r274={1d,3u} r275={1d,4u} r276={70d,9u} r277={1d,18u} r278={1d,2u} r281={1d,1u} r283={1d,1u} r284={1d,4u} r285={1d,1u} r288={1d,1u} r290={1d,35u} r292={1d,1u} r293={1d,1u} r294={1d,2u} r295={1d,2u} r298={1d,1u} r299={1d,2u} r302={1d,1u} r303={1d,2u} r306={1d,1u} r307={1d,2u} r310={1d,1u} r311={1d,2u} r314={1d,1u} r315={1d,2u} r318={1d,1u} r330={1d,1u} r332={1d,1u} r335={1d,2u} r338={1d,1u} r339={1d,1u} r341={1d,1u} r342={1d,1u} r343={1d,1u} r344={1d,1u} r346={1d,3u} r350={1d,1u} r351={1d,1u} r353={1d,1u} r354={1d,1u} r355={1d,1u} r356={1d,1u} r362={1d,1u} r363={1d,1u} r365={1d,1u} r366={1d,1u} r367={1d,1u} r372={1d,1u} r373={1d,1u} r375={1d,1u} r376={1d,1u} r377={1d,1u} r383={1d,1u} r384={1d,1u} r386={1d,1u} r387={1d,1u} r388={1d,1u} r395={1d,1u} r397={1d,1u} r400={1d,3u} r405={1d,1u} r410={1d,1u} r411={1d,1u} r413={1d,1u} r414={1d,1u} r415={1d,1u} r418={1d,1u} r419={1d,1u} r420={1d,1u} r422={1d,1u} r424={1d,1u} r426={1d,1u} r428={1d,1u} r430={1d,1u} r432={1d,1u} r434={1d,1u} r436={1d,1u} r437={1d,1u} 
;;    total ref usage 1787{641d,1146u,0e} in 661{658 regular + 3 call} insns.
(note 1 0 68 NOTE_INSN_DELETED)
(note 68 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 68 70 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 70 3 71 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":650:3 -1
     (nil))
(debug_insn 71 70 72 2 (var_location:SI frequency (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":650:12 -1
     (nil))
(debug_insn 72 71 73 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":651:3 -1
     (nil))
(debug_insn 73 72 74 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":652:3 -1
     (nil))
(debug_insn 74 73 75 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":655:3 -1
     (nil))
(debug_insn 75 74 1641 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":657:3 -1
     (nil))
(insn 1641 75 2 2 (set (reg:SI 437)
        (reg:SI 0 r0 [ PeriphClk ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":649:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ PeriphClk ])
        (nil)))
(insn 2 1641 76 2 (set (reg/v:SI 277 [ PeriphClk ])
        (reg:SI 437)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":649:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 437)
        (nil)))
(insn 76 2 77 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 277 [ PeriphClk ])
            (const_int 524288 [0x80000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":657:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 77 76 78 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 118)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":657:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 118)
(note 78 77 87 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 87 78 79 3 NOTE_INSN_DELETED)
(debug_insn 79 87 80 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":660:5 -1
     (nil))
(insn 80 79 81 3 (set (reg/f:SI 278)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":660:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 81 80 86 3 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 278)
                (const_int 144 [0x90])) [1 MEM[(struct RCC_TypeDef *)1073876992B].BDCR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":660:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 86 81 82 3 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 278)
                (const_int 144 [0x90])) [1 MEM[(struct RCC_TypeDef *)1073876992B].BDCR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":663:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 278)
        (nil)))
(insn 82 86 83 3 (set (reg/v:SI 275 [ srcclk ])
        (and:SI (reg:SI 113 [ _1 ])
            (const_int 768 [0x300]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":660:12 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(debug_insn 83 82 84 3 (var_location:SI srcclk (reg/v:SI 275 [ srcclk ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":660:12 -1
     (nil))
(debug_insn 84 83 88 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":663:5 -1
     (nil))
(insn 88 84 89 3 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 114 [ _2 ])
                (const_int 1 [0x1])
                (const_int 1 [0x1]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":663:8 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(jump_insn 89 88 90 3 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 93)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":663:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 93)
(note 90 89 91 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 91 90 92 4 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 275 [ srcclk ])
            (const_int 256 [0x100]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":663:54 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 92 91 93 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1078)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":663:54 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 233216732 (nil)))
 -> 1078)
(code_label 93 92 94 5 108 (nil) [1 uses])
(note 94 93 98 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 98 94 95 5 NOTE_INSN_DELETED)
(debug_insn 95 98 96 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":668:10 -1
     (nil))
(insn 96 95 97 5 (set (reg/f:SI 281)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":668:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 97 96 99 5 (set (reg:SI 116 [ _4 ])
        (mem/v:SI (plus:SI (reg/f:SI 281)
                (const_int 148 [0x94])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CSR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":668:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 281)
        (nil)))
(insn 99 97 100 5 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 116 [ _4 ])
                (const_int 1 [0x1])
                (const_int 1 [0x1]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":668:13 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(jump_insn 100 99 101 5 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 104)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":668:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 104)
(note 101 100 102 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 102 101 103 6 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 275 [ srcclk ])
            (const_int 512 [0x200]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":668:57 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 103 102 104 6 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1082)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":668:57 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 233216732 (nil)))
 -> 1082)
(code_label 104 103 105 7 110 (nil) [1 uses])
(note 105 104 109 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(note 109 105 106 7 NOTE_INSN_DELETED)
(debug_insn 106 109 107 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":673:10 -1
     (nil))
(insn 107 106 108 7 (set (reg/f:SI 283)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":673:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 108 107 110 7 (set (reg:SI 118 [ _6 ])
        (mem/v:SI (reg/f:SI 283) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":673:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 283)
        (nil)))
(insn 110 108 111 7 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 118 [ _6 ])
                        (const_int 131072 [0x20000]))
                    (const_int 0 [0])))
            (set (reg/v:SI 276 [ <retval> ])
                (and:SI (reg:SI 118 [ _6 ])
                    (const_int 131072 [0x20000])))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":673:13 91 {*andsi3_compare0}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (nil)))
(jump_insn 111 110 112 7 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1070)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":673:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 1070)
(note 112 111 1454 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 1454 112 1455 8 (set (reg:SI 418)
        (const_int 250000 [0x3d090])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":675:17 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1455 1454 1456 8 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 275 [ srcclk ])
            (const_int 768 [0x300]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":675:17 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 275 [ srcclk ])
        (nil)))
(insn 1456 1455 1642 8 (set (reg/v:SI 276 [ <retval> ])
        (if_then_else:SI (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (const_int 0 [0])
            (reg:SI 418))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":675:17 986 {*thumb2_movsicc_insn}
     (expr_list:REG_DEAD (reg:SI 418)
        (expr_list:REG_DEAD (reg:CC 100 cc)
            (nil))))
(jump_insn 1642 1456 1643 8 (set (pc)
        (label_ref 1070)) 284 {*arm_jump}
     (nil)
 -> 1070)
(barrier 1643 1642 118)
(code_label 118 1643 119 9 107 (nil) [1 uses])
(note 119 118 120 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 120 119 121 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":688:5 -1
     (nil))
(insn 121 120 122 9 (set (reg/f:SI 284)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":688:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 122 121 123 9 (set (reg:SI 119 [ _8 ])
        (mem/v:SI (plus:SI (reg/f:SI 284)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":688:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 123 122 124 9 (set (reg:SI 285)
        (and:SI (reg:SI 119 [ _8 ])
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":688:8 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 119 [ _8 ])
        (nil)))
(insn 124 123 125 9 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 285)
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":688:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 285)
        (nil)))
(jump_insn 125 124 126 9 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 136)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":688:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 136)
(note 126 125 130 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(note 130 126 127 10 NOTE_INSN_DELETED)
(debug_insn 127 130 129 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":690:7 -1
     (nil))
(insn 129 127 1457 10 (set (reg:SI 121 [ _10 ])
        (mem/v:SI (reg/f:SI 284) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":690:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 284)
        (nil)))
(insn 1457 129 1458 10 (set (reg:SI 419)
        (const_int 16000000 [0xf42400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":692:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1458 1457 1459 10 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 121 [ _10 ])
                        (const_int 1024 [0x400]))
                    (const_int 0 [0])))
            (set (reg/v:SI 122 [ _11 ])
                (and:SI (reg:SI 121 [ _10 ])
                    (const_int 1024 [0x400])))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":692:16 91 {*andsi3_compare0}
     (expr_list:REG_DEAD (reg:SI 121 [ _10 ])
        (nil)))
(insn 1459 1458 1644 10 (set (reg/v:SI 122 [ _11 ])
        (if_then_else:SI (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (reg/v:SI 122 [ _11 ])
            (reg:SI 419))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":692:16 986 {*thumb2_movsicc_insn}
     (expr_list:REG_DEAD (reg:SI 419)
        (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
            (nil))))
(jump_insn 1644 1459 1645 10 (set (pc)
        (label_ref 152)) 284 {*arm_jump}
     (nil)
 -> 152)
(barrier 1645 1644 136)
(code_label 136 1645 137 11 111 (nil) [1 uses])
(note 137 136 138 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 138 137 140 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":699:10 -1
     (nil))
(insn 140 138 141 11 (set (reg:SI 123 [ _12 ])
        (mem/v:SI (plus:SI (reg/f:SI 284)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":699:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 141 140 142 11 (set (reg:SI 288)
        (and:SI (reg:SI 123 [ _12 ])
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":699:13 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 123 [ _12 ])
        (nil)))
(insn 142 141 143 11 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 288)
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":699:12 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 288)
        (nil)))
(jump_insn 143 142 144 11 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1090)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":699:12 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 1090)
(note 144 143 148 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(note 148 144 145 12 NOTE_INSN_DELETED)
(debug_insn 145 148 147 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":701:7 -1
     (nil))
(insn 147 145 1460 12 (set (reg:SI 125 [ _14 ])
        (mem/v:SI (reg/f:SI 284) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":701:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 284)
        (nil)))
(insn 1460 147 1461 12 (set (reg:SI 420)
        (const_int 8000000 [0x7a1200])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":703:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1461 1460 1462 12 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 125 [ _14 ])
                        (const_int 131072 [0x20000]))
                    (const_int 0 [0])))
            (set (reg/v:SI 122 [ _11 ])
                (and:SI (reg:SI 125 [ _14 ])
                    (const_int 131072 [0x20000])))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":703:16 91 {*andsi3_compare0}
     (expr_list:REG_DEAD (reg:SI 125 [ _14 ])
        (nil)))
(insn 1462 1461 1646 12 (set (reg/v:SI 122 [ _11 ])
        (if_then_else:SI (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (reg/v:SI 122 [ _11 ])
            (reg:SI 420))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":703:16 986 {*thumb2_movsicc_insn}
     (expr_list:REG_DEAD (reg:SI 420)
        (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
            (nil))))
(jump_insn 1646 1462 1647 12 (set (pc)
        (label_ref 152)) 284 {*arm_jump}
     (nil)
 -> 152)
(barrier 1647 1646 1090)
(code_label 1090 1647 1089 13 163 (nil) [1 uses])
(note 1089 1090 5 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 5 1089 152 13 (set (reg/v:SI 122 [ _11 ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":696:16 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 152 5 153 14 112 (nil) [2 uses])
(note 153 152 158 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(note 158 153 154 14 NOTE_INSN_DELETED)
(debug_insn 154 158 155 14 (var_location:SI pllvco (reg/v:SI 122 [ _11 ])) -1
     (nil))
(debug_insn 155 154 156 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":716:5 -1
     (nil))
(insn 156 155 157 14 (set (reg/f:SI 290)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":716:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 157 156 159 14 (set (reg:SI 126 [ _16 ])
        (mem/v:SI (plus:SI (reg/f:SI 290)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":716:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 159 157 160 14 (set (reg:SI 292)
        (zero_extract:SI (reg:SI 126 [ _16 ])
            (const_int 4 [0x4])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":716:67 161 {extzv_t2}
     (expr_list:REG_DEAD (reg:SI 126 [ _16 ])
        (nil)))
(insn 160 159 161 14 (set (reg:SI 293)
        (plus:SI (reg:SI 292)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":716:92 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 292)
        (nil)))
(insn 161 160 163 14 (set (reg/v:SI 247 [ pllvco ])
        (udiv:SI (reg/v:SI 122 [ _11 ])
            (reg:SI 293))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":716:12 163 {udivsi3}
     (expr_list:REG_DEAD (reg:SI 293)
        (expr_list:REG_DEAD (reg/v:SI 122 [ _11 ])
            (nil))))
(debug_insn 163 161 164 14 (var_location:SI pllvco (reg/v:SI 247 [ pllvco ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":716:12 -1
     (nil))
(debug_insn 164 163 165 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":718:5 -1
     (nil))
(insn 165 164 166 14 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 277 [ PeriphClk ])
            (const_int 512 [0x200]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":718:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 166 165 167 14 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 613)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":718:5 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 53687094 (nil))
 -> 613)
(note 167 166 171 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(jump_insn 171 167 172 15 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 199)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":718:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870918 (nil)))
 -> 199)
(note 172 171 175 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 175 172 176 16 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 277 [ PeriphClk ])
            (const_int 32 [0x20]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":718:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 176 175 177 16 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 186)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":718:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 367332742 (nil)))
 -> 186)
(note 177 176 178 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(note 178 177 179 17 NOTE_INSN_DELETED)
(jump_insn 179 178 180 17 (parallel [
            (set (pc)
                (if_then_else (eq (reg/v:SI 277 [ PeriphClk ])
                        (const_int 0 [0]))
                    (label_ref:SI 1094)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":718:5 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 377260654 (nil)))
 -> 1094)
(note 180 179 181 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 181 180 182 18 (set (reg:SI 294)
        (plus:SI (reg/v:SI 277 [ PeriphClk ])
            (const_int -1 [0xffffffffffffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":718:5 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v:SI 277 [ PeriphClk ])
        (nil)))
(jump_insn 182 181 183 18 (parallel [
            (set (pc)
                (if_then_else (leu (reg:SI 294)
                        (const_int 31 [0x1f]))
                    (mem/u/c:SI (plus:SI (mult:SI (reg:SI 294)
                                (const_int 4 [0x4]))
                            (label_ref:SI 183)) [0  S4 A32])
                    (label_ref:SI 1098)))
            (clobber (reg:CC 100 cc))
            (clobber (scratch:SI))
            (use (label_ref:SI 183))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":718:5 1007 {*thumb2_casesi_internal}
     (expr_list:REG_DEAD (reg:SI 294)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (insn_list:REG_LABEL_TARGET 1098 (insn_list:REG_LABEL_TARGET 1064 (nil)))))
 -> 183)
(code_label 183 182 184 117 (nil) [2 uses])
(jump_table_data 184 183 185 (addr_diff_vec:SI (label_ref:SI 183)
         [
            (label_ref:SI 257)
            (label_ref:SI 307)
            (label_ref:SI 1098)
            (label_ref:SI 352)
            (label_ref:SI 1098)
            (label_ref:SI 1098)
            (label_ref:SI 1098)
            (label_ref:SI 391)
            (label_ref:SI 1098)
            (label_ref:SI 1098)
            (label_ref:SI 1098)
            (label_ref:SI 1098)
            (label_ref:SI 1098)
            (label_ref:SI 1098)
            (label_ref:SI 1098)
            (label_ref:SI 429)
            (label_ref:SI 1098)
            (label_ref:SI 1098)
            (label_ref:SI 1098)
            (label_ref:SI 1098)
            (label_ref:SI 1098)
            (label_ref:SI 1098)
            (label_ref:SI 1098)
            (label_ref:SI 1098)
            (label_ref:SI 1098)
            (label_ref:SI 1098)
            (label_ref:SI 1098)
            (label_ref:SI 1098)
            (label_ref:SI 1098)
            (label_ref:SI 1098)
            (label_ref:SI 1098)
            (label_ref:SI 467)
        ]
        (const_int 0 [0])
        (const_int 0 [0])))
(barrier 185 184 186)
(code_label 186 185 187 19 115 (nil) [1 uses])
(note 187 186 188 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 188 187 189 19 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 277 [ PeriphClk ])
            (const_int 128 [0x80]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":718:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 189 188 190 19 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 532)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":718:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 330382102 (nil)))
 -> 532)
(note 190 189 191 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 191 190 192 20 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 277 [ PeriphClk ])
            (const_int 256 [0x100]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":718:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 192 191 193 20 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 559)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":718:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1073741828 (nil)))
 -> 559)
(note 193 192 194 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 194 193 195 21 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 277 [ PeriphClk ])
            (const_int 64 [0x40]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":718:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 277 [ PeriphClk ])
        (nil)))
(jump_insn 195 194 198 21 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 505)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":718:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1073741828 (nil)))
 -> 505)
(note 198 195 64 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 64 198 1648 22 (set (reg/v:SI 276 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":718:5 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 1648 64 1649 22 (set (pc)
        (label_ref 1070)) 284 {*arm_jump}
     (nil)
 -> 1070)
(barrier 1649 1648 199)
(code_label 199 1649 200 23 114 (nil) [1 uses])
(note 200 199 201 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 201 200 202 23 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 277 [ PeriphClk ])
            (const_int 16384 [0x4000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":718:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 202 201 203 23 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 865)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":718:5 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 113025462 (nil))
 -> 865)
(note 203 202 207 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(jump_insn 207 203 208 24 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 232)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":718:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 617114990 (nil)))
 -> 232)
(note 208 207 209 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 209 208 210 25 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 277 [ PeriphClk ])
            (const_int 4096 [0x1000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":718:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 210 209 211 25 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 776)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":718:5 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 252645134 (nil))
 -> 776)
(note 211 210 215 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(jump_insn 215 211 216 26 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 225)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":718:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1073741828 (nil)))
 -> 225)
(note 216 215 217 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(insn 217 216 218 27 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 277 [ PeriphClk ])
            (const_int 1024 [0x400]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":718:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 218 217 219 27 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 658)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":718:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 505290270 (nil)))
 -> 658)
(note 219 218 220 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(insn 220 219 221 28 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 277 [ PeriphClk ])
            (const_int 2048 [0x800]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":718:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 277 [ PeriphClk ])
        (nil)))
(jump_insn 221 220 224 28 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 717)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":718:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1073741828 (nil)))
 -> 717)
(note 224 221 65 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(insn 65 224 1650 29 (set (reg/v:SI 276 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":718:5 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 1650 65 1651 29 (set (pc)
        (label_ref 1070)) 284 {*arm_jump}
     (nil)
 -> 1070)
(barrier 1651 1650 225)
(code_label 225 1651 226 30 129 (nil) [1 uses])
(note 226 225 227 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(insn 227 226 228 30 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 277 [ PeriphClk ])
            (const_int 8192 [0x2000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":718:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 277 [ PeriphClk ])
        (nil)))
(jump_insn 228 227 231 30 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 821)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":718:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 954437150 (nil)))
 -> 821)
(note 231 228 66 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(insn 66 231 1652 31 (set (reg/v:SI 276 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":718:5 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 1652 66 1653 31 (set (pc)
        (label_ref 1070)) 284 {*arm_jump}
     (nil)
 -> 1070)
(barrier 1653 1652 232)
(code_label 232 1653 233 32 127 (nil) [1 uses])
(note 233 232 234 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(insn 234 233 235 32 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 277 [ PeriphClk ])
            (const_int 131072 [0x20000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":718:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 235 234 236 32 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 586)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":718:5 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 252645134 (nil))
 -> 586)
(note 236 235 240 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(jump_insn 240 236 241 33 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 250)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":718:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1073741828 (nil)))
 -> 250)
(note 241 240 242 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(insn 242 241 243 34 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 277 [ PeriphClk ])
            (const_int 32768 [0x8000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":718:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 243 242 244 34 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 909)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":718:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 505290270 (nil)))
 -> 909)
(note 244 243 245 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(insn 245 244 246 35 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 277 [ PeriphClk ])
            (const_int 65536 [0x10000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":718:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 277 [ PeriphClk ])
        (nil)))
(jump_insn 246 245 249 35 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 967)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":718:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1073741828 (nil)))
 -> 967)
(note 249 246 14 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
(insn 14 249 1654 36 (set (reg/v:SI 276 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":718:5 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 1654 14 1655 36 (set (pc)
        (label_ref 1070)) 284 {*arm_jump}
     (nil)
 -> 1070)
(barrier 1655 1654 250)
(code_label 250 1655 251 37 134 (nil) [1 uses])
(note 251 250 252 37 [bb 37] NOTE_INSN_BASIC_BLOCK)
(insn 252 251 253 37 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 277 [ PeriphClk ])
            (const_int 262144 [0x40000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":718:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 277 [ PeriphClk ])
        (nil)))
(jump_insn 253 252 256 37 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 1025)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":718:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 954437150 (nil)))
 -> 1025)
(note 256 253 23 38 [bb 38] NOTE_INSN_BASIC_BLOCK)
(insn 23 256 1656 38 (set (reg/v:SI 276 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":718:5 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 1656 23 1657 38 (set (pc)
        (label_ref 1070)) 284 {*arm_jump}
     (nil)
 -> 1070)
(barrier 1657 1656 257)
(code_label 257 1657 258 39 122 (nil) [1 uses])
(note 258 257 262 39 [bb 39] NOTE_INSN_BASIC_BLOCK)
(note 262 258 259 39 NOTE_INSN_DELETED)
(debug_insn 259 262 260 39 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":723:7 -1
     (nil))
(insn 260 259 261 39 (set (reg/f:SI 295)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":723:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 261 260 263 39 (set (reg:SI 130 [ _20 ])
        (mem/v:SI (plus:SI (reg/f:SI 295)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":723:16 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 263 261 264 39 (var_location:SI srcclk (and:SI (reg:SI 130 [ _20 ])
        (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":723:14 -1
     (nil))
(debug_insn 264 263 265 39 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":725:7 -1
     (nil))
(insn 265 264 266 39 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 130 [ _20 ])
                        (const_int 3 [0x3]))
                    (const_int 0 [0])))
            (set (reg/v:SI 274 [ srcclk ])
                (and:SI (reg:SI 130 [ _20 ])
                    (const_int 3 [0x3])))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":725:9 91 {*andsi3_compare0}
     (expr_list:REG_DEAD (reg:SI 130 [ _20 ])
        (nil)))
(jump_insn 266 265 267 39 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 272)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":725:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 272)
(note 267 266 268 40 [bb 40] NOTE_INSN_BASIC_BLOCK)
(debug_insn 268 267 269 40 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":727:9 -1
     (nil))
(call_insn/j 269 268 270 40 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_RCC_GetPCLK2Freq") [flags 0x41]  <function_decl 00000000068b1300 HAL_RCC_GetPCLK2Freq>) [0 HAL_RCC_GetPCLK2Freq S4 A32])
                    (const_int 0 [0])))
            (return)
            (use (const_int 0 [0]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":727:21 293 {*sibcall_value_insn}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_RCC_GetPCLK2Freq") [flags 0x41]  <function_decl 00000000068b1300 HAL_RCC_GetPCLK2Freq>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(barrier 270 269 272)
(code_label 272 270 273 41 138 (nil) [1 uses])
(note 273 272 274 41 [bb 41] NOTE_INSN_BASIC_BLOCK)
(debug_insn 274 273 275 41 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":729:12 -1
     (nil))
(insn 275 274 276 41 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 274 [ srcclk ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":729:14 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 276 275 325 41 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 282)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":729:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 856416484 (nil)))
 -> 282)
(code_label 325 276 277 42 142 (nil) [14 uses])
(note 277 325 278 42 [bb 42] NOTE_INSN_BASIC_BLOCK)
(debug_insn 278 277 279 42 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":731:9 -1
     (nil))
(call_insn/j 279 278 280 42 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_RCC_GetSysClockFreq") [flags 0x41]  <function_decl 00000000068b1000 HAL_RCC_GetSysClockFreq>) [0 HAL_RCC_GetSysClockFreq S4 A32])
                    (const_int 0 [0])))
            (return)
            (use (const_int 0 [0]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":731:21 293 {*sibcall_value_insn}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_RCC_GetSysClockFreq") [flags 0x41]  <function_decl 00000000068b1000 HAL_RCC_GetSysClockFreq>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(barrier 280 279 282)
(code_label 282 280 283 43 139 (nil) [1 uses])
(note 283 282 287 43 [bb 43] NOTE_INSN_BASIC_BLOCK)
(note 287 283 284 43 NOTE_INSN_DELETED)
(debug_insn 284 287 286 43 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":733:12 -1
     (nil))
(insn 286 284 288 43 (set (reg:SI 131 [ _21 ])
        (mem/v:SI (reg/f:SI 295) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":733:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 295)
        (nil)))
(insn 288 286 289 43 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 131 [ _21 ])
                (const_int 1 [0x1])
                (const_int 10 [0xa]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":733:14 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 131 [ _21 ])
        (nil)))
(jump_insn 289 288 290 43 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 293)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":733:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 293)
(note 290 289 291 44 [bb 44] NOTE_INSN_BASIC_BLOCK)
(insn 291 290 292 44 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 274 [ srcclk ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":733:56 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 292 291 293 44 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1102)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":733:56 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 233216732 (nil)))
 -> 1102)
(code_label 293 292 294 45 140 (nil) [1 uses])
(note 294 293 298 45 [bb 45] NOTE_INSN_BASIC_BLOCK)
(note 298 294 295 45 NOTE_INSN_DELETED)
(debug_insn 295 298 296 45 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":737:12 -1
     (nil))
(insn 296 295 297 45 (set (reg/f:SI 298)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":737:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 297 296 299 45 (set (reg:SI 133 [ _23 ])
        (mem/v:SI (plus:SI (reg/f:SI 298)
                (const_int 144 [0x90])) [1 MEM[(struct RCC_TypeDef *)1073876992B].BDCR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":737:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 298)
        (nil)))
(insn 299 297 300 45 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 133 [ _23 ])
                        (const_int 2 [0x2]))
                    (const_int 0 [0])))
            (set (reg/v:SI 276 [ <retval> ])
                (and:SI (reg:SI 133 [ _23 ])
                    (const_int 2 [0x2])))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":737:14 91 {*andsi3_compare0}
     (expr_list:REG_DEAD (reg:SI 133 [ _23 ])
        (nil)))
(jump_insn 300 299 301 45 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1070)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":737:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 1070)
(note 301 300 1463 46 [bb 46] NOTE_INSN_BASIC_BLOCK)
(insn 1463 301 1464 46 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 274 [ srcclk ])
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":739:19 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 274 [ srcclk ])
        (nil)))
(insn 1464 1463 1658 46 (set (reg/v:SI 276 [ <retval> ])
        (if_then_else:SI (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (const_int 0 [0])
            (const_int 32768 [0x8000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":739:19 986 {*thumb2_movsicc_insn}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil)))
(jump_insn 1658 1464 1659 46 (set (pc)
        (label_ref 1070)) 284 {*arm_jump}
     (nil)
 -> 1070)
(barrier 1659 1658 307)
(code_label 307 1659 308 47 121 (nil) [1 uses])
(note 308 307 312 47 [bb 47] NOTE_INSN_BASIC_BLOCK)
(note 312 308 309 47 NOTE_INSN_DELETED)
(debug_insn 309 312 310 47 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":750:7 -1
     (nil))
(insn 310 309 311 47 (set (reg/f:SI 299)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":750:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 311 310 313 47 (set (reg:SI 134 [ _25 ])
        (mem/v:SI (plus:SI (reg/f:SI 299)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":750:16 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 313 311 314 47 (var_location:SI srcclk (and:SI (reg:SI 134 [ _25 ])
        (const_int 12 [0xc]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":750:14 -1
     (nil))
(debug_insn 314 313 315 47 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":752:7 -1
     (nil))
(insn 315 314 316 47 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 134 [ _25 ])
                        (const_int 12 [0xc]))
                    (const_int 0 [0])))
            (set (reg/v:SI 273 [ srcclk ])
                (and:SI (reg:SI 134 [ _25 ])
                    (const_int 12 [0xc])))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":752:9 91 {*andsi3_compare0}
     (expr_list:REG_DEAD (reg:SI 134 [ _25 ])
        (nil)))
(jump_insn 316 315 360 47 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 322)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":752:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 322)
(code_label 360 316 317 48 144 (nil) [10 uses])
(note 317 360 318 48 [bb 48] NOTE_INSN_BASIC_BLOCK)
(debug_insn 318 317 319 48 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":754:9 -1
     (nil))
(call_insn/j 319 318 320 48 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_RCC_GetPCLK1Freq") [flags 0x41]  <function_decl 00000000068b1200 HAL_RCC_GetPCLK1Freq>) [0 HAL_RCC_GetPCLK1Freq S4 A32])
                    (const_int 0 [0])))
            (return)
            (use (const_int 0 [0]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":754:21 293 {*sibcall_value_insn}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_RCC_GetPCLK1Freq") [flags 0x41]  <function_decl 00000000068b1200 HAL_RCC_GetPCLK1Freq>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(barrier 320 319 322)
(code_label 322 320 323 49 141 (nil) [1 uses])
(note 323 322 324 49 [bb 49] NOTE_INSN_BASIC_BLOCK)
(debug_insn 324 323 326 49 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":756:12 -1
     (nil))
(insn 326 324 327 49 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 273 [ srcclk ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":756:14 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 327 326 328 49 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 325)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":756:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 217325348 (nil)))
 -> 325)
(note 328 327 332 50 [bb 50] NOTE_INSN_BASIC_BLOCK)
(note 332 328 329 50 NOTE_INSN_DELETED)
(debug_insn 329 332 331 50 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":760:12 -1
     (nil))
(insn 331 329 333 50 (set (reg:SI 135 [ _26 ])
        (mem/v:SI (reg/f:SI 299) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":760:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 299)
        (nil)))
(insn 333 331 334 50 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 135 [ _26 ])
                (const_int 1 [0x1])
                (const_int 10 [0xa]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":760:14 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 135 [ _26 ])
        (nil)))
(jump_insn 334 333 335 50 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 338)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":760:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 338)
(note 335 334 336 51 [bb 51] NOTE_INSN_BASIC_BLOCK)
(insn 336 335 337 51 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 273 [ srcclk ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":760:56 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 337 336 338 51 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1110)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":760:56 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 233216732 (nil)))
 -> 1110)
(code_label 338 337 339 52 143 (nil) [1 uses])
(note 339 338 343 52 [bb 52] NOTE_INSN_BASIC_BLOCK)
(note 343 339 340 52 NOTE_INSN_DELETED)
(debug_insn 340 343 341 52 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":764:12 -1
     (nil))
(insn 341 340 342 52 (set (reg/f:SI 302)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":764:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 342 341 344 52 (set (reg:SI 137 [ _28 ])
        (mem/v:SI (plus:SI (reg/f:SI 302)
                (const_int 144 [0x90])) [1 MEM[(struct RCC_TypeDef *)1073876992B].BDCR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":764:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 302)
        (nil)))
(insn 344 342 345 52 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 137 [ _28 ])
                        (const_int 2 [0x2]))
                    (const_int 0 [0])))
            (set (reg/v:SI 276 [ <retval> ])
                (and:SI (reg:SI 137 [ _28 ])
                    (const_int 2 [0x2])))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":764:14 91 {*andsi3_compare0}
     (expr_list:REG_DEAD (reg:SI 137 [ _28 ])
        (nil)))
(jump_insn 345 344 346 52 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1070)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":764:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 1070)
(note 346 345 1465 53 [bb 53] NOTE_INSN_BASIC_BLOCK)
(insn 1465 346 1466 53 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 273 [ srcclk ])
            (const_int 12 [0xc]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":739:19 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 273 [ srcclk ])
        (nil)))
(insn 1466 1465 1660 53 (set (reg/v:SI 276 [ <retval> ])
        (if_then_else:SI (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (const_int 0 [0])
            (const_int 32768 [0x8000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":739:19 986 {*thumb2_movsicc_insn}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil)))
(jump_insn 1660 1466 1661 53 (set (pc)
        (label_ref 1070)) 284 {*arm_jump}
     (nil)
 -> 1070)
(barrier 1661 1660 352)
(code_label 352 1661 353 54 120 (nil) [1 uses])
(note 353 352 357 54 [bb 54] NOTE_INSN_BASIC_BLOCK)
(note 357 353 354 54 NOTE_INSN_DELETED)
(debug_insn 354 357 355 54 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":777:7 -1
     (nil))
(insn 355 354 356 54 (set (reg/f:SI 303)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":777:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 356 355 358 54 (set (reg:SI 138 [ _30 ])
        (mem/v:SI (plus:SI (reg/f:SI 303)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":777:16 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 358 356 359 54 (var_location:SI srcclk (and:SI (reg:SI 138 [ _30 ])
        (const_int 48 [0x30]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":777:14 -1
     (nil))
(debug_insn 359 358 361 54 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":779:7 -1
     (nil))
(insn 361 359 362 54 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 138 [ _30 ])
                        (const_int 48 [0x30]))
                    (const_int 0 [0])))
            (set (reg/v:SI 272 [ srcclk ])
                (and:SI (reg:SI 138 [ _30 ])
                    (const_int 48 [0x30])))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":779:9 91 {*andsi3_compare0}
     (expr_list:REG_DEAD (reg:SI 138 [ _30 ])
        (nil)))
(jump_insn 362 361 363 54 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 360)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":779:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 354334804 (nil)))
 -> 360)
(note 363 362 364 55 [bb 55] NOTE_INSN_BASIC_BLOCK)
(debug_insn 364 363 365 55 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":783:12 -1
     (nil))
(insn 365 364 366 55 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 272 [ srcclk ])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":783:14 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 366 365 367 55 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 325)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":783:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 217325348 (nil)))
 -> 325)
(note 367 366 371 56 [bb 56] NOTE_INSN_BASIC_BLOCK)
(note 371 367 368 56 NOTE_INSN_DELETED)
(debug_insn 368 371 370 56 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":787:12 -1
     (nil))
(insn 370 368 372 56 (set (reg:SI 139 [ _31 ])
        (mem/v:SI (reg/f:SI 303) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":787:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 303)
        (nil)))
(insn 372 370 373 56 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 139 [ _31 ])
                (const_int 1 [0x1])
                (const_int 10 [0xa]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":787:14 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 139 [ _31 ])
        (nil)))
(jump_insn 373 372 374 56 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 377)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":787:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 377)
(note 374 373 375 57 [bb 57] NOTE_INSN_BASIC_BLOCK)
(insn 375 374 376 57 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 272 [ srcclk ])
            (const_int 32 [0x20]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":787:56 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 376 375 377 57 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1118)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":787:56 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 233216732 (nil)))
 -> 1118)
(code_label 377 376 378 58 145 (nil) [1 uses])
(note 378 377 382 58 [bb 58] NOTE_INSN_BASIC_BLOCK)
(note 382 378 379 58 NOTE_INSN_DELETED)
(debug_insn 379 382 380 58 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":791:12 -1
     (nil))
(insn 380 379 381 58 (set (reg/f:SI 306)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":791:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 381 380 383 58 (set (reg:SI 141 [ _33 ])
        (mem/v:SI (plus:SI (reg/f:SI 306)
                (const_int 144 [0x90])) [1 MEM[(struct RCC_TypeDef *)1073876992B].BDCR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":791:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 306)
        (nil)))
(insn 383 381 384 58 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 141 [ _33 ])
                        (const_int 2 [0x2]))
                    (const_int 0 [0])))
            (set (reg/v:SI 276 [ <retval> ])
                (and:SI (reg:SI 141 [ _33 ])
                    (const_int 2 [0x2])))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":791:14 91 {*andsi3_compare0}
     (expr_list:REG_DEAD (reg:SI 141 [ _33 ])
        (nil)))
(jump_insn 384 383 385 58 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1070)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":791:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 1070)
(note 385 384 1467 59 [bb 59] NOTE_INSN_BASIC_BLOCK)
(insn 1467 385 1468 59 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 272 [ srcclk ])
            (const_int 48 [0x30]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":739:19 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 272 [ srcclk ])
        (nil)))
(insn 1468 1467 1662 59 (set (reg/v:SI 276 [ <retval> ])
        (if_then_else:SI (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (const_int 0 [0])
            (const_int 32768 [0x8000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":739:19 986 {*thumb2_movsicc_insn}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil)))
(jump_insn 1662 1468 1663 59 (set (pc)
        (label_ref 1070)) 284 {*arm_jump}
     (nil)
 -> 1070)
(barrier 1663 1662 391)
(code_label 391 1663 392 60 119 (nil) [1 uses])
(note 392 391 396 60 [bb 60] NOTE_INSN_BASIC_BLOCK)
(note 396 392 393 60 NOTE_INSN_DELETED)
(debug_insn 393 396 394 60 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":805:7 -1
     (nil))
(insn 394 393 395 60 (set (reg/f:SI 307)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":805:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 395 394 397 60 (set (reg:SI 142 [ _35 ])
        (mem/v:SI (plus:SI (reg/f:SI 307)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":805:16 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 397 395 398 60 (var_location:SI srcclk (and:SI (reg:SI 142 [ _35 ])
        (const_int 192 [0xc0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":805:14 -1
     (nil))
(debug_insn 398 397 399 60 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":807:7 -1
     (nil))
(insn 399 398 400 60 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 142 [ _35 ])
                        (const_int 192 [0xc0]))
                    (const_int 0 [0])))
            (set (reg/v:SI 271 [ srcclk ])
                (and:SI (reg:SI 142 [ _35 ])
                    (const_int 192 [0xc0])))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":807:9 91 {*andsi3_compare0}
     (expr_list:REG_DEAD (reg:SI 142 [ _35 ])
        (nil)))
(jump_insn 400 399 401 60 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 360)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":807:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 354334804 (nil)))
 -> 360)
(note 401 400 402 61 [bb 61] NOTE_INSN_BASIC_BLOCK)
(debug_insn 402 401 403 61 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":811:12 -1
     (nil))
(insn 403 402 404 61 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 271 [ srcclk ])
            (const_int 64 [0x40]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":811:14 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 404 403 405 61 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 325)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":811:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 217325348 (nil)))
 -> 325)
(note 405 404 409 62 [bb 62] NOTE_INSN_BASIC_BLOCK)
(note 409 405 406 62 NOTE_INSN_DELETED)
(debug_insn 406 409 408 62 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":815:12 -1
     (nil))
(insn 408 406 410 62 (set (reg:SI 143 [ _36 ])
        (mem/v:SI (reg/f:SI 307) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":815:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 307)
        (nil)))
(insn 410 408 411 62 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 143 [ _36 ])
                (const_int 1 [0x1])
                (const_int 10 [0xa]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":815:14 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 143 [ _36 ])
        (nil)))
(jump_insn 411 410 412 62 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 415)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":815:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 415)
(note 412 411 413 63 [bb 63] NOTE_INSN_BASIC_BLOCK)
(insn 413 412 414 63 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 271 [ srcclk ])
            (const_int 128 [0x80]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":815:56 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 414 413 415 63 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1126)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":815:56 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 233216732 (nil)))
 -> 1126)
(code_label 415 414 416 64 146 (nil) [1 uses])
(note 416 415 420 64 [bb 64] NOTE_INSN_BASIC_BLOCK)
(note 420 416 417 64 NOTE_INSN_DELETED)
(debug_insn 417 420 418 64 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":819:12 -1
     (nil))
(insn 418 417 419 64 (set (reg/f:SI 310)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":819:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 419 418 421 64 (set (reg:SI 145 [ _38 ])
        (mem/v:SI (plus:SI (reg/f:SI 310)
                (const_int 144 [0x90])) [1 MEM[(struct RCC_TypeDef *)1073876992B].BDCR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":819:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 310)
        (nil)))
(insn 421 419 422 64 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 145 [ _38 ])
                        (const_int 2 [0x2]))
                    (const_int 0 [0])))
            (set (reg/v:SI 276 [ <retval> ])
                (and:SI (reg:SI 145 [ _38 ])
                    (const_int 2 [0x2])))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":819:14 91 {*andsi3_compare0}
     (expr_list:REG_DEAD (reg:SI 145 [ _38 ])
        (nil)))
(jump_insn 422 421 423 64 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1070)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":819:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 1070)
(note 423 422 1469 65 [bb 65] NOTE_INSN_BASIC_BLOCK)
(insn 1469 423 1470 65 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 271 [ srcclk ])
            (const_int 192 [0xc0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":739:19 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 271 [ srcclk ])
        (nil)))
(insn 1470 1469 1664 65 (set (reg/v:SI 276 [ <retval> ])
        (if_then_else:SI (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (const_int 0 [0])
            (const_int 32768 [0x8000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":739:19 986 {*thumb2_movsicc_insn}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil)))
(jump_insn 1664 1470 1665 65 (set (pc)
        (label_ref 1070)) 284 {*arm_jump}
     (nil)
 -> 1070)
(barrier 1665 1664 429)
(code_label 429 1665 430 66 118 (nil) [1 uses])
(note 430 429 434 66 [bb 66] NOTE_INSN_BASIC_BLOCK)
(note 434 430 431 66 NOTE_INSN_DELETED)
(debug_insn 431 434 432 66 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":834:7 -1
     (nil))
(insn 432 431 433 66 (set (reg/f:SI 311)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":834:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 433 432 435 66 (set (reg:SI 146 [ _40 ])
        (mem/v:SI (plus:SI (reg/f:SI 311)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":834:16 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 435 433 436 66 (var_location:SI srcclk (and:SI (reg:SI 146 [ _40 ])
        (const_int 768 [0x300]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":834:14 -1
     (nil))
(debug_insn 436 435 437 66 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":836:7 -1
     (nil))
(insn 437 436 438 66 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 146 [ _40 ])
                        (const_int 768 [0x300]))
                    (const_int 0 [0])))
            (set (reg/v:SI 270 [ srcclk ])
                (and:SI (reg:SI 146 [ _40 ])
                    (const_int 768 [0x300])))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":836:9 91 {*andsi3_compare0}
     (expr_list:REG_DEAD (reg:SI 146 [ _40 ])
        (nil)))
(jump_insn 438 437 439 66 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 360)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":836:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 354334804 (nil)))
 -> 360)
(note 439 438 440 67 [bb 67] NOTE_INSN_BASIC_BLOCK)
(debug_insn 440 439 441 67 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":840:12 -1
     (nil))
(insn 441 440 442 67 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 270 [ srcclk ])
            (const_int 256 [0x100]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":840:14 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 442 441 443 67 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 325)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":840:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 217325348 (nil)))
 -> 325)
(note 443 442 447 68 [bb 68] NOTE_INSN_BASIC_BLOCK)
(note 447 443 444 68 NOTE_INSN_DELETED)
(debug_insn 444 447 446 68 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":844:12 -1
     (nil))
(insn 446 444 448 68 (set (reg:SI 147 [ _41 ])
        (mem/v:SI (reg/f:SI 311) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":844:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 311)
        (nil)))
(insn 448 446 449 68 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 147 [ _41 ])
                (const_int 1 [0x1])
                (const_int 10 [0xa]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":844:14 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 147 [ _41 ])
        (nil)))
(jump_insn 449 448 450 68 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 453)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":844:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 453)
(note 450 449 451 69 [bb 69] NOTE_INSN_BASIC_BLOCK)
(insn 451 450 452 69 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 270 [ srcclk ])
            (const_int 512 [0x200]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":844:56 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 452 451 453 69 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1134)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":844:56 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 233216732 (nil)))
 -> 1134)
(code_label 453 452 454 70 147 (nil) [1 uses])
(note 454 453 458 70 [bb 70] NOTE_INSN_BASIC_BLOCK)
(note 458 454 455 70 NOTE_INSN_DELETED)
(debug_insn 455 458 456 70 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":848:12 -1
     (nil))
(insn 456 455 457 70 (set (reg/f:SI 314)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":848:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 457 456 459 70 (set (reg:SI 149 [ _43 ])
        (mem/v:SI (plus:SI (reg/f:SI 314)
                (const_int 144 [0x90])) [1 MEM[(struct RCC_TypeDef *)1073876992B].BDCR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":848:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 314)
        (nil)))
(insn 459 457 460 70 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 149 [ _43 ])
                        (const_int 2 [0x2]))
                    (const_int 0 [0])))
            (set (reg/v:SI 276 [ <retval> ])
                (and:SI (reg:SI 149 [ _43 ])
                    (const_int 2 [0x2])))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":848:14 91 {*andsi3_compare0}
     (expr_list:REG_DEAD (reg:SI 149 [ _43 ])
        (nil)))
(jump_insn 460 459 461 70 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1070)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":848:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 1070)
(note 461 460 1471 71 [bb 71] NOTE_INSN_BASIC_BLOCK)
(insn 1471 461 1472 71 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 270 [ srcclk ])
            (const_int 768 [0x300]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":739:19 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 270 [ srcclk ])
        (nil)))
(insn 1472 1471 1666 71 (set (reg/v:SI 276 [ <retval> ])
        (if_then_else:SI (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (const_int 0 [0])
            (const_int 32768 [0x8000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":739:19 986 {*thumb2_movsicc_insn}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil)))
(jump_insn 1666 1472 1667 71 (set (pc)
        (label_ref 1070)) 284 {*arm_jump}
     (nil)
 -> 1070)
(barrier 1667 1666 467)
(code_label 467 1667 468 72 116 (nil) [1 uses])
(note 468 467 472 72 [bb 72] NOTE_INSN_BASIC_BLOCK)
(note 472 468 469 72 NOTE_INSN_DELETED)
(debug_insn 469 472 470 72 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":862:7 -1
     (nil))
(insn 470 469 471 72 (set (reg/f:SI 315)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":862:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 471 470 473 72 (set (reg:SI 150 [ _45 ])
        (mem/v:SI (plus:SI (reg/f:SI 315)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":862:16 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 473 471 474 72 (var_location:SI srcclk (and:SI (reg:SI 150 [ _45 ])
        (const_int 3072 [0xc00]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":862:14 -1
     (nil))
(debug_insn 474 473 475 72 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":864:7 -1
     (nil))
(insn 475 474 476 72 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 150 [ _45 ])
                        (const_int 3072 [0xc00]))
                    (const_int 0 [0])))
            (set (reg/v:SI 269 [ srcclk ])
                (and:SI (reg:SI 150 [ _45 ])
                    (const_int 3072 [0xc00])))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":864:9 91 {*andsi3_compare0}
     (expr_list:REG_DEAD (reg:SI 150 [ _45 ])
        (nil)))
(jump_insn 476 475 477 72 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 360)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":864:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 354334804 (nil)))
 -> 360)
(note 477 476 478 73 [bb 73] NOTE_INSN_BASIC_BLOCK)
(debug_insn 478 477 479 73 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":868:12 -1
     (nil))
(insn 479 478 480 73 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 269 [ srcclk ])
            (const_int 1024 [0x400]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":868:14 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 480 479 481 73 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 325)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":868:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 217325348 (nil)))
 -> 325)
(note 481 480 485 74 [bb 74] NOTE_INSN_BASIC_BLOCK)
(note 485 481 482 74 NOTE_INSN_DELETED)
(debug_insn 482 485 484 74 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":872:12 -1
     (nil))
(insn 484 482 486 74 (set (reg:SI 151 [ _46 ])
        (mem/v:SI (reg/f:SI 315) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":872:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 315)
        (nil)))
(insn 486 484 487 74 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 151 [ _46 ])
                (const_int 1 [0x1])
                (const_int 10 [0xa]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":872:14 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 151 [ _46 ])
        (nil)))
(jump_insn 487 486 488 74 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 491)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":872:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 491)
(note 488 487 489 75 [bb 75] NOTE_INSN_BASIC_BLOCK)
(insn 489 488 490 75 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 269 [ srcclk ])
            (const_int 2048 [0x800]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":872:56 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 490 489 491 75 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1142)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":872:56 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 233216732 (nil)))
 -> 1142)
(code_label 491 490 492 76 148 (nil) [1 uses])
(note 492 491 496 76 [bb 76] NOTE_INSN_BASIC_BLOCK)
(note 496 492 493 76 NOTE_INSN_DELETED)
(debug_insn 493 496 494 76 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":876:12 -1
     (nil))
(insn 494 493 495 76 (set (reg/f:SI 318)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":876:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 495 494 497 76 (set (reg:SI 153 [ _48 ])
        (mem/v:SI (plus:SI (reg/f:SI 318)
                (const_int 144 [0x90])) [1 MEM[(struct RCC_TypeDef *)1073876992B].BDCR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":876:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 318)
        (nil)))
(insn 497 495 498 76 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 153 [ _48 ])
                        (const_int 2 [0x2]))
                    (const_int 0 [0])))
            (set (reg/v:SI 276 [ <retval> ])
                (and:SI (reg:SI 153 [ _48 ])
                    (const_int 2 [0x2])))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":876:14 91 {*andsi3_compare0}
     (expr_list:REG_DEAD (reg:SI 153 [ _48 ])
        (nil)))
(jump_insn 498 497 499 76 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1070)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":876:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 1070)
(note 499 498 1473 77 [bb 77] NOTE_INSN_BASIC_BLOCK)
(insn 1473 499 1474 77 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 269 [ srcclk ])
            (const_int 3072 [0xc00]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":739:19 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 269 [ srcclk ])
        (nil)))
(insn 1474 1473 1668 77 (set (reg/v:SI 276 [ <retval> ])
        (if_then_else:SI (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (const_int 0 [0])
            (const_int 32768 [0x8000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":739:19 986 {*thumb2_movsicc_insn}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil)))
(jump_insn 1668 1474 1669 77 (set (pc)
        (label_ref 1070)) 284 {*arm_jump}
     (nil)
 -> 1070)
(barrier 1669 1668 505)
(code_label 505 1669 506 78 125 (nil) [1 uses])
(note 506 505 510 78 [bb 78] NOTE_INSN_BASIC_BLOCK)
(note 510 506 507 78 NOTE_INSN_DELETED)
(debug_insn 507 510 509 78 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":889:7 -1
     (nil))
(insn 509 507 511 78 (set (reg:SI 154 [ _50 ])
        (mem/v:SI (plus:SI (reg/f:SI 290)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":889:16 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 511 509 512 78 (var_location:SI srcclk (and:SI (reg:SI 154 [ _50 ])
        (const_int 12288 [0x3000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":889:14 -1
     (nil))
(debug_insn 512 511 513 78 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":891:7 -1
     (nil))
(insn 513 512 514 78 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 154 [ _50 ])
                        (const_int 12288 [0x3000]))
                    (const_int 0 [0])))
            (set (reg/v:SI 268 [ srcclk ])
                (and:SI (reg:SI 154 [ _50 ])
                    (const_int 12288 [0x3000])))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":891:9 91 {*andsi3_compare0}
     (expr_list:REG_DEAD (reg:SI 154 [ _50 ])
        (nil)))
(jump_insn 514 513 515 78 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 360)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":891:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 354334804 (nil)))
 -> 360)
(note 515 514 516 79 [bb 79] NOTE_INSN_BASIC_BLOCK)
(debug_insn 516 515 517 79 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":895:12 -1
     (nil))
(insn 517 516 518 79 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 268 [ srcclk ])
            (const_int 4096 [0x1000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":895:14 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 518 517 519 79 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 325)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":895:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 217325348 (nil)))
 -> 325)
(note 519 518 523 80 [bb 80] NOTE_INSN_BASIC_BLOCK)
(note 523 519 520 80 NOTE_INSN_DELETED)
(debug_insn 520 523 522 80 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":899:12 -1
     (nil))
(insn 522 520 524 80 (set (reg:SI 155 [ _51 ])
        (mem/v:SI (reg/f:SI 290) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":899:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 290)
        (nil)))
(insn 524 522 525 80 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 155 [ _51 ])
                        (const_int 1024 [0x400]))
                    (const_int 0 [0])))
            (set (reg/v:SI 276 [ <retval> ])
                (and:SI (reg:SI 155 [ _51 ])
                    (const_int 1024 [0x400])))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":899:14 91 {*andsi3_compare0}
     (expr_list:REG_DEAD (reg:SI 155 [ _51 ])
        (nil)))
(jump_insn 525 524 526 80 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1070)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":899:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 1070)
(note 526 525 1478 81 [bb 81] NOTE_INSN_BASIC_BLOCK)
(insn 1478 526 1479 81 (set (reg:SI 422)
        (const_int 16000000 [0xf42400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":901:19 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1479 1478 1480 81 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 268 [ srcclk ])
            (const_int 8192 [0x2000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":901:19 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 268 [ srcclk ])
        (nil)))
(insn 1480 1479 1670 81 (set (reg/v:SI 276 [ <retval> ])
        (if_then_else:SI (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (const_int 0 [0])
            (reg:SI 422))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":901:19 986 {*thumb2_movsicc_insn}
     (expr_list:REG_DEAD (reg:SI 422)
        (expr_list:REG_DEAD (reg:CC 100 cc)
            (nil))))
(jump_insn 1670 1480 1671 81 (set (pc)
        (label_ref 1070)) 284 {*arm_jump}
     (nil)
 -> 1070)
(barrier 1671 1670 532)
(code_label 532 1671 533 82 123 (nil) [1 uses])
(note 533 532 537 82 [bb 82] NOTE_INSN_BASIC_BLOCK)
(note 537 533 534 82 NOTE_INSN_DELETED)
(debug_insn 534 537 536 82 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":912:7 -1
     (nil))
(insn 536 534 538 82 (set (reg:SI 156 [ _53 ])
        (mem/v:SI (plus:SI (reg/f:SI 290)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":912:16 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 538 536 539 82 (var_location:SI srcclk (and:SI (reg:SI 156 [ _53 ])
        (const_int 49152 [0xc000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":912:14 -1
     (nil))
(debug_insn 539 538 540 82 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":914:7 -1
     (nil))
(insn 540 539 541 82 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 156 [ _53 ])
                        (const_int 49152 [0xc000]))
                    (const_int 0 [0])))
            (set (reg/v:SI 267 [ srcclk ])
                (and:SI (reg:SI 156 [ _53 ])
                    (const_int 49152 [0xc000])))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":914:9 91 {*andsi3_compare0}
     (expr_list:REG_DEAD (reg:SI 156 [ _53 ])
        (nil)))
(jump_insn 541 540 542 82 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 360)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":914:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 354334804 (nil)))
 -> 360)
(note 542 541 543 83 [bb 83] NOTE_INSN_BASIC_BLOCK)
(debug_insn 543 542 544 83 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":918:12 -1
     (nil))
(insn 544 543 545 83 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 267 [ srcclk ])
            (const_int 16384 [0x4000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":918:14 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 545 544 546 83 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 325)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":918:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 217325348 (nil)))
 -> 325)
(note 546 545 550 84 [bb 84] NOTE_INSN_BASIC_BLOCK)
(note 550 546 547 84 NOTE_INSN_DELETED)
(debug_insn 547 550 549 84 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":922:12 -1
     (nil))
(insn 549 547 551 84 (set (reg:SI 157 [ _54 ])
        (mem/v:SI (reg/f:SI 290) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":922:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 290)
        (nil)))
(insn 551 549 552 84 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 157 [ _54 ])
                        (const_int 1024 [0x400]))
                    (const_int 0 [0])))
            (set (reg/v:SI 276 [ <retval> ])
                (and:SI (reg:SI 157 [ _54 ])
                    (const_int 1024 [0x400])))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":922:14 91 {*andsi3_compare0}
     (expr_list:REG_DEAD (reg:SI 157 [ _54 ])
        (nil)))
(jump_insn 552 551 553 84 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1070)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":922:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 1070)
(note 553 552 1484 85 [bb 85] NOTE_INSN_BASIC_BLOCK)
(insn 1484 553 1485 85 (set (reg:SI 424)
        (const_int 16000000 [0xf42400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":901:19 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1485 1484 1486 85 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 267 [ srcclk ])
            (const_int 32768 [0x8000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":901:19 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 267 [ srcclk ])
        (nil)))
(insn 1486 1485 1672 85 (set (reg/v:SI 276 [ <retval> ])
        (if_then_else:SI (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (const_int 0 [0])
            (reg:SI 424))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":901:19 986 {*thumb2_movsicc_insn}
     (expr_list:REG_DEAD (reg:SI 424)
        (expr_list:REG_DEAD (reg:CC 100 cc)
            (nil))))
(jump_insn 1672 1486 1673 85 (set (pc)
        (label_ref 1070)) 284 {*arm_jump}
     (nil)
 -> 1070)
(barrier 1673 1672 559)
(code_label 559 1673 560 86 124 (nil) [1 uses])
(note 560 559 564 86 [bb 86] NOTE_INSN_BASIC_BLOCK)
(note 564 560 561 86 NOTE_INSN_DELETED)
(debug_insn 561 564 563 86 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":935:7 -1
     (nil))
(insn 563 561 565 86 (set (reg:SI 158 [ _56 ])
        (mem/v:SI (plus:SI (reg/f:SI 290)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":935:16 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 565 563 566 86 (var_location:SI srcclk (and:SI (reg:SI 158 [ _56 ])
        (const_int 196608 [0x30000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":935:14 -1
     (nil))
(debug_insn 566 565 567 86 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":937:7 -1
     (nil))
(insn 567 566 568 86 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 158 [ _56 ])
                        (const_int 196608 [0x30000]))
                    (const_int 0 [0])))
            (set (reg/v:SI 266 [ srcclk ])
                (and:SI (reg:SI 158 [ _56 ])
                    (const_int 196608 [0x30000])))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":937:9 91 {*andsi3_compare0}
     (expr_list:REG_DEAD (reg:SI 158 [ _56 ])
        (nil)))
(jump_insn 568 567 569 86 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 360)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":937:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 354334804 (nil)))
 -> 360)
(note 569 568 570 87 [bb 87] NOTE_INSN_BASIC_BLOCK)
(debug_insn 570 569 571 87 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":941:12 -1
     (nil))
(insn 571 570 572 87 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 266 [ srcclk ])
            (const_int 65536 [0x10000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":941:14 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 572 571 573 87 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 325)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":941:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 217325348 (nil)))
 -> 325)
(note 573 572 577 88 [bb 88] NOTE_INSN_BASIC_BLOCK)
(note 577 573 574 88 NOTE_INSN_DELETED)
(debug_insn 574 577 576 88 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":945:12 -1
     (nil))
(insn 576 574 578 88 (set (reg:SI 159 [ _57 ])
        (mem/v:SI (reg/f:SI 290) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":945:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 290)
        (nil)))
(insn 578 576 579 88 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 159 [ _57 ])
                        (const_int 1024 [0x400]))
                    (const_int 0 [0])))
            (set (reg/v:SI 276 [ <retval> ])
                (and:SI (reg:SI 159 [ _57 ])
                    (const_int 1024 [0x400])))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":945:14 91 {*andsi3_compare0}
     (expr_list:REG_DEAD (reg:SI 159 [ _57 ])
        (nil)))
(jump_insn 579 578 580 88 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1070)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":945:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 1070)
(note 580 579 1490 89 [bb 89] NOTE_INSN_BASIC_BLOCK)
(insn 1490 580 1491 89 (set (reg:SI 426)
        (const_int 16000000 [0xf42400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":901:19 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1491 1490 1492 89 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 266 [ srcclk ])
            (const_int 131072 [0x20000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":901:19 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 266 [ srcclk ])
        (nil)))
(insn 1492 1491 1674 89 (set (reg/v:SI 276 [ <retval> ])
        (if_then_else:SI (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (const_int 0 [0])
            (reg:SI 426))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":901:19 986 {*thumb2_movsicc_insn}
     (expr_list:REG_DEAD (reg:SI 426)
        (expr_list:REG_DEAD (reg:CC 100 cc)
            (nil))))
(jump_insn 1674 1492 1675 89 (set (pc)
        (label_ref 1070)) 284 {*arm_jump}
     (nil)
 -> 1070)
(barrier 1675 1674 586)
(code_label 586 1675 587 90 133 (nil) [1 uses])
(note 587 586 591 90 [bb 90] NOTE_INSN_BASIC_BLOCK)
(note 591 587 588 90 NOTE_INSN_DELETED)
(debug_insn 588 591 590 90 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":960:7 -1
     (nil))
(insn 590 588 592 90 (set (reg:SI 160 [ _59 ])
        (mem/v:SI (plus:SI (reg/f:SI 290)
                (const_int 156 [0x9c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":960:16 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 592 590 593 90 (var_location:SI srcclk (and:SI (reg:SI 160 [ _59 ])
        (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":960:14 -1
     (nil))
(debug_insn 593 592 594 90 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":962:7 -1
     (nil))
(insn 594 593 595 90 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 160 [ _59 ])
                        (const_int 3 [0x3]))
                    (const_int 0 [0])))
            (set (reg/v:SI 250 [ srcclk ])
                (and:SI (reg:SI 160 [ _59 ])
                    (const_int 3 [0x3])))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":962:9 91 {*andsi3_compare0}
     (expr_list:REG_DEAD (reg:SI 160 [ _59 ])
        (nil)))
(jump_insn 595 594 596 90 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 360)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":962:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 354334804 (nil)))
 -> 360)
(note 596 595 597 91 [bb 91] NOTE_INSN_BASIC_BLOCK)
(debug_insn 597 596 598 91 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":966:12 -1
     (nil))
(insn 598 597 599 91 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 250 [ srcclk ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":966:14 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 599 598 600 91 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 325)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":966:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 217325348 (nil)))
 -> 325)
(note 600 599 604 92 [bb 92] NOTE_INSN_BASIC_BLOCK)
(note 604 600 601 92 NOTE_INSN_DELETED)
(debug_insn 601 604 603 92 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":970:12 -1
     (nil))
(insn 603 601 605 92 (set (reg:SI 161 [ _60 ])
        (mem/v:SI (reg/f:SI 290) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":970:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 290)
        (nil)))
(insn 605 603 606 92 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 161 [ _60 ])
                        (const_int 1024 [0x400]))
                    (const_int 0 [0])))
            (set (reg/v:SI 276 [ <retval> ])
                (and:SI (reg:SI 161 [ _60 ])
                    (const_int 1024 [0x400])))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":970:14 91 {*andsi3_compare0}
     (expr_list:REG_DEAD (reg:SI 161 [ _60 ])
        (nil)))
(jump_insn 606 605 607 92 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1070)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":970:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 1070)
(note 607 606 1496 93 [bb 93] NOTE_INSN_BASIC_BLOCK)
(insn 1496 607 1497 93 (set (reg:SI 428)
        (const_int 16000000 [0xf42400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":901:19 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1497 1496 1498 93 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 250 [ srcclk ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":901:19 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 250 [ srcclk ])
        (nil)))
(insn 1498 1497 1676 93 (set (reg/v:SI 276 [ <retval> ])
        (if_then_else:SI (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (const_int 0 [0])
            (reg:SI 428))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":901:19 986 {*thumb2_movsicc_insn}
     (expr_list:REG_DEAD (reg:SI 428)
        (expr_list:REG_DEAD (reg:CC 100 cc)
            (nil))))
(jump_insn 1676 1498 1677 93 (set (pc)
        (label_ref 1070)) 284 {*arm_jump}
     (nil)
 -> 1070)
(barrier 1677 1676 613)
(code_label 613 1677 614 94 113 (nil) [1 uses])
(note 614 613 618 94 [bb 94] NOTE_INSN_BASIC_BLOCK)
(note 618 614 615 94 NOTE_INSN_DELETED)
(debug_insn 615 618 617 94 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":985:7 -1
     (nil))
(insn 617 615 619 94 (set (reg:SI 162 [ _62 ])
        (mem/v:SI (plus:SI (reg/f:SI 290)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":985:16 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 619 617 620 94 (var_location:SI srcclk (and:SI (reg:SI 162 [ _62 ])
        (const_int 786432 [0xc0000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":985:14 -1
     (nil))
(debug_insn 620 619 621 94 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":987:7 -1
     (nil))
(insn 621 620 622 94 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 162 [ _62 ])
                        (const_int 786432 [0xc0000]))
                    (const_int 0 [0])))
            (set (reg/v:SI 265 [ srcclk ])
                (and:SI (reg:SI 162 [ _62 ])
                    (const_int 786432 [0xc0000])))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":987:9 91 {*andsi3_compare0}
     (expr_list:REG_DEAD (reg:SI 162 [ _62 ])
        (nil)))
(jump_insn 622 621 623 94 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 360)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":987:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 354334804 (nil)))
 -> 360)
(note 623 622 627 95 [bb 95] NOTE_INSN_BASIC_BLOCK)
(note 627 623 624 95 NOTE_INSN_DELETED)
(debug_insn 624 627 626 95 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":991:12 -1
     (nil))
(insn 626 624 628 95 (set (reg:SI 163 [ _63 ])
        (mem/v:SI (plus:SI (reg/f:SI 290)
                (const_int 148 [0x94])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CSR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":991:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 290)
        (nil)))
(insn 628 626 629 95 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 163 [ _63 ])
                (const_int 1 [0x1])
                (const_int 1 [0x1]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":991:14 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 163 [ _63 ])
        (nil)))
(jump_insn 629 628 630 95 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 633)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":991:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 633)
(note 630 629 631 96 [bb 96] NOTE_INSN_BASIC_BLOCK)
(insn 631 630 632 96 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 265 [ srcclk ])
            (const_int 262144 [0x40000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":991:58 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 632 631 633 96 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1166)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":991:58 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 233216732 (nil)))
 -> 1166)
(code_label 633 632 634 97 149 (nil) [1 uses])
(note 634 633 638 97 [bb 97] NOTE_INSN_BASIC_BLOCK)
(note 638 634 635 97 NOTE_INSN_DELETED)
(debug_insn 635 638 636 97 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":995:12 -1
     (nil))
(insn 636 635 637 97 (set (reg/f:SI 330)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":995:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 637 636 639 97 (set (reg:SI 165 [ _65 ])
        (mem/v:SI (reg/f:SI 330) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":995:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 330)
        (nil)))
(insn 639 637 640 97 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 165 [ _65 ])
                (const_int 1 [0x1])
                (const_int 10 [0xa]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":995:14 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 165 [ _65 ])
        (nil)))
(jump_insn 640 639 641 97 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 644)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":995:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 644)
(note 641 640 642 98 [bb 98] NOTE_INSN_BASIC_BLOCK)
(insn 642 641 643 98 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 265 [ srcclk ])
            (const_int 524288 [0x80000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":995:56 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 643 642 644 98 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1170)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":995:56 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 233216732 (nil)))
 -> 1170)
(code_label 644 643 645 99 150 (nil) [1 uses])
(note 645 644 649 99 [bb 99] NOTE_INSN_BASIC_BLOCK)
(note 649 645 646 99 NOTE_INSN_DELETED)
(debug_insn 646 649 647 99 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":999:12 -1
     (nil))
(insn 647 646 648 99 (set (reg/f:SI 332)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":999:17 728 {*thumb2_movsi_vfp}
     (nil))
(insn 648 647 650 99 (set (reg:SI 167 [ _67 ])
        (mem/v:SI (plus:SI (reg/f:SI 332)
                (const_int 144 [0x90])) [1 MEM[(struct RCC_TypeDef *)1073876992B].BDCR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":999:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 332)
        (nil)))
(insn 650 648 651 99 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 167 [ _67 ])
                        (const_int 2 [0x2]))
                    (const_int 0 [0])))
            (set (reg/v:SI 276 [ <retval> ])
                (and:SI (reg:SI 167 [ _67 ])
                    (const_int 2 [0x2])))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":999:15 91 {*andsi3_compare0}
     (expr_list:REG_DEAD (reg:SI 167 [ _67 ])
        (nil)))
(jump_insn 651 650 652 99 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1070)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":999:15 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 1070)
(note 652 651 1499 100 [bb 100] NOTE_INSN_BASIC_BLOCK)
(insn 1499 652 1500 100 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 265 [ srcclk ])
            (const_int 786432 [0xc0000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":739:19 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 265 [ srcclk ])
        (nil)))
(insn 1500 1499 1678 100 (set (reg/v:SI 276 [ <retval> ])
        (if_then_else:SI (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (const_int 0 [0])
            (const_int 32768 [0x8000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":739:19 986 {*thumb2_movsicc_insn}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil)))
(jump_insn 1678 1500 1679 100 (set (pc)
        (label_ref 1070)) 284 {*arm_jump}
     (nil)
 -> 1070)
(barrier 1679 1678 658)
(code_label 658 1679 659 101 130 (nil) [1 uses])
(note 659 658 663 101 [bb 101] NOTE_INSN_BASIC_BLOCK)
(note 663 659 660 101 NOTE_INSN_DELETED)
(debug_insn 660 663 662 101 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1012:7 -1
     (nil))
(insn 662 660 664 101 (set (reg:SI 168 [ _69 ])
        (mem/v:SI (plus:SI (reg/f:SI 290)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1012:16 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 664 662 665 101 (var_location:SI srcclk (and:SI (reg:SI 168 [ _69 ])
        (const_int 3145728 [0x300000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1012:14 -1
     (nil))
(debug_insn 665 664 666 101 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1014:7 -1
     (nil))
(insn 666 665 667 101 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 168 [ _69 ])
                        (const_int 3145728 [0x300000]))
                    (const_int 0 [0])))
            (set (reg/v:SI 263 [ srcclk ])
                (and:SI (reg:SI 168 [ _69 ])
                    (const_int 3145728 [0x300000])))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1014:9 91 {*andsi3_compare0}
     (expr_list:REG_DEAD (reg:SI 168 [ _69 ])
        (nil)))
(jump_insn 667 666 668 101 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 325)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1014:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 354334804 (nil)))
 -> 325)
(note 668 667 669 102 [bb 102] NOTE_INSN_BASIC_BLOCK)
(debug_insn 669 668 670 102 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1018:12 -1
     (nil))
(insn 670 669 671 102 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 263 [ srcclk ])
            (const_int 1048576 [0x100000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1018:14 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 671 670 672 102 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 699)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1018:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 699)
(note 672 671 676 103 [bb 103] NOTE_INSN_BASIC_BLOCK)
(note 676 672 673 103 NOTE_INSN_DELETED)
(debug_insn 673 676 675 103 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1020:9 -1
     (nil))
(insn 675 673 677 103 (set (reg:SI 169 [ _70 ])
        (mem/v:SI (plus:SI (reg/f:SI 290)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1020:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 290)
        (nil)))
(insn 677 675 678 103 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 169 [ _70 ])
                        (const_int 1048576 [0x100000]))
                    (const_int 0 [0])))
            (set (reg/v:SI 276 [ <retval> ])
                (and:SI (reg:SI 169 [ _70 ])
                    (const_int 1048576 [0x100000])))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1020:11 91 {*andsi3_compare0}
     (expr_list:REG_DEAD (reg:SI 169 [ _70 ])
        (nil)))
(jump_insn 678 677 679 103 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1070)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1020:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 1070)
(note 679 678 687 104 [bb 104] NOTE_INSN_BASIC_BLOCK)
(note 687 679 690 104 NOTE_INSN_DELETED)
(note 690 687 680 104 NOTE_INSN_DELETED)
(debug_insn 680 690 681 104 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1023:11 -1
     (nil))
(insn 681 680 682 104 (set (reg/f:SI 335)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1023:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 682 681 683 104 (set (reg:SI 170 [ _72 ])
        (mem/v:SI (plus:SI (reg/f:SI 335)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1023:18 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 683 682 684 104 (var_location:SI plln (and:SI (lshiftrt:SI (reg:SI 170 [ _72 ])
            (const_int 8 [0x8]))
        (const_int 127 [0x7f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1023:16 -1
     (nil))
(debug_insn 684 683 686 104 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1024:11 -1
     (nil))
(insn 686 684 688 104 (set (reg:SI 173 [ _75 ])
        (mem/v:SI (plus:SI (reg/f:SI 335)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1024:44 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 335)
        (nil)))
(insn 688 686 691 104 (set (reg:SI 338 [ plln ])
        (zero_extract:SI (reg:SI 170 [ _72 ])
            (const_int 7 [0x7])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1023:16 161 {extzv_t2}
     (expr_list:REG_DEAD (reg:SI 170 [ _72 ])
        (nil)))
(insn 691 688 692 104 (set (reg:SI 341)
        (zero_extract:SI (reg:SI 173 [ _75 ])
            (const_int 2 [0x2])
            (const_int 21 [0x15]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1024:85 161 {extzv_t2}
     (expr_list:REG_DEAD (reg:SI 173 [ _75 ])
        (nil)))
(insn 692 691 689 104 (set (reg:SI 342)
        (plus:SI (reg:SI 341)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1024:110 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 341)
        (nil)))
(insn 689 692 693 104 (set (reg:SI 339)
        (mult:SI (reg/v:SI 247 [ pllvco ])
            (reg:SI 338 [ plln ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1024:31 56 {*mul}
     (expr_list:REG_DEAD (reg:SI 338 [ plln ])
        (expr_list:REG_DEAD (reg/v:SI 247 [ pllvco ])
            (nil))))
(insn 693 689 694 104 (set (reg:SI 343)
        (ashift:SI (reg:SI 342)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1024:116 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 342)
        (nil)))
(insn 694 693 696 104 (set (reg/v:SI 276 [ <retval> ])
        (udiv:SI (reg:SI 339)
            (reg:SI 343))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1024:21 163 {udivsi3}
     (expr_list:REG_DEAD (reg:SI 343)
        (expr_list:REG_DEAD (reg:SI 339)
            (nil))))
(debug_insn 696 694 1680 104 (var_location:SI frequency (reg/v:SI 276 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1024:21 -1
     (nil))
(jump_insn 1680 696 1681 104 (set (pc)
        (label_ref 1070)) 284 {*arm_jump}
     (nil)
 -> 1070)
(barrier 1681 1680 699)
(code_label 699 1681 700 105 151 (nil) [1 uses])
(note 700 699 701 105 [bb 105] NOTE_INSN_BASIC_BLOCK)
(debug_insn 701 700 702 105 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1027:12 -1
     (nil))
(insn 702 701 703 105 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 263 [ srcclk ])
            (const_int 2097152 [0x200000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1027:14 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 703 702 704 105 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1178)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1027:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 233216732 (nil)))
 -> 1178)
(note 704 703 708 106 [bb 106] NOTE_INSN_BASIC_BLOCK)
(note 708 704 705 106 NOTE_INSN_DELETED)
(debug_insn 705 708 706 106 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1032:12 -1
     (nil))
(insn 706 705 707 106 (set (reg/f:SI 344)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1032:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 707 706 709 106 (set (reg:SI 178 [ _80 ])
        (mem/v:SI (reg/f:SI 344) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1032:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 344)
        (nil)))
(insn 709 707 710 106 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 178 [ _80 ])
                        (const_int 1024 [0x400]))
                    (const_int 0 [0])))
            (set (reg/v:SI 276 [ <retval> ])
                (and:SI (reg:SI 178 [ _80 ])
                    (const_int 1024 [0x400])))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1032:14 91 {*andsi3_compare0}
     (expr_list:REG_DEAD (reg:SI 178 [ _80 ])
        (nil)))
(jump_insn 710 709 711 106 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1070)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1032:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 1070)
(note 711 710 1504 107 [bb 107] NOTE_INSN_BASIC_BLOCK)
(insn 1504 711 1505 107 (set (reg:SI 430)
        (const_int 16000000 [0xf42400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":901:19 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1505 1504 1506 107 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 263 [ srcclk ])
            (const_int 3145728 [0x300000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":901:19 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 263 [ srcclk ])
        (nil)))
(insn 1506 1505 1682 107 (set (reg/v:SI 276 [ <retval> ])
        (if_then_else:SI (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (const_int 0 [0])
            (reg:SI 430))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":901:19 986 {*thumb2_movsicc_insn}
     (expr_list:REG_DEAD (reg:SI 430)
        (expr_list:REG_DEAD (reg:CC 100 cc)
            (nil))))
(jump_insn 1682 1506 1683 107 (set (pc)
        (label_ref 1070)) 284 {*arm_jump}
     (nil)
 -> 1070)
(barrier 1683 1682 717)
(code_label 717 1683 718 108 131 (nil) [1 uses])
(note 718 717 722 108 [bb 108] NOTE_INSN_BASIC_BLOCK)
(note 722 718 719 108 NOTE_INSN_DELETED)
(debug_insn 719 722 721 108 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1045:7 -1
     (nil))
(insn 721 719 723 108 (set (reg:SI 179 [ _82 ])
        (mem/v:SI (plus:SI (reg/f:SI 290)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1045:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 290)
        (nil)))
(debug_insn 723 721 724 108 (var_location:SI srcclk (and:SI (reg:SI 179 [ _82 ])
        (const_int 12582912 [0xc00000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1045:14 -1
     (nil))
(debug_insn 724 723 725 108 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1047:7 -1
     (nil))
(insn 725 724 726 108 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 179 [ _82 ])
                        (const_int 12582912 [0xc00000]))
                    (const_int 0 [0])))
            (set (reg/v:SI 261 [ srcclk ])
                (and:SI (reg:SI 179 [ _82 ])
                    (const_int 12582912 [0xc00000])))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1047:9 91 {*andsi3_compare0}
     (expr_list:REG_DEAD (reg:SI 179 [ _82 ])
        (nil)))
(jump_insn 726 725 727 108 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 325)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1047:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 354334804 (nil)))
 -> 325)
(note 727 726 728 109 [bb 109] NOTE_INSN_BASIC_BLOCK)
(debug_insn 728 727 729 109 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1051:12 -1
     (nil))
(insn 729 728 730 109 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 261 [ srcclk ])
            (const_int 4194304 [0x400000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1051:14 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 730 729 731 109 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 758)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1051:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 758)
(note 731 730 735 110 [bb 110] NOTE_INSN_BASIC_BLOCK)
(note 735 731 732 110 NOTE_INSN_DELETED)
(debug_insn 732 735 733 110 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1053:9 -1
     (nil))
(insn 733 732 734 110 (set (reg/f:SI 346)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1053:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 734 733 736 110 (set (reg:SI 180 [ _83 ])
        (mem/v:SI (plus:SI (reg/f:SI 346)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1053:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 736 734 737 110 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 180 [ _83 ])
                        (const_int 1048576 [0x100000]))
                    (const_int 0 [0])))
            (set (reg/v:SI 276 [ <retval> ])
                (and:SI (reg:SI 180 [ _83 ])
                    (const_int 1048576 [0x100000])))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1053:11 91 {*andsi3_compare0}
     (expr_list:REG_DEAD (reg:SI 180 [ _83 ])
        (nil)))
(jump_insn 737 736 738 110 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1070)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1053:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 1070)
(note 738 737 746 111 [bb 111] NOTE_INSN_BASIC_BLOCK)
(note 746 738 749 111 NOTE_INSN_DELETED)
(note 749 746 739 111 NOTE_INSN_DELETED)
(debug_insn 739 749 741 111 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1056:11 -1
     (nil))
(insn 741 739 742 111 (set (reg:SI 181 [ _85 ])
        (mem/v:SI (plus:SI (reg/f:SI 346)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1056:18 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 742 741 743 111 (var_location:SI plln (and:SI (lshiftrt:SI (reg:SI 181 [ _85 ])
            (const_int 8 [0x8]))
        (const_int 127 [0x7f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1056:16 -1
     (nil))
(debug_insn 743 742 745 111 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1057:11 -1
     (nil))
(insn 745 743 747 111 (set (reg:SI 184 [ _88 ])
        (mem/v:SI (plus:SI (reg/f:SI 346)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1057:44 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 346)
        (nil)))
(insn 747 745 750 111 (set (reg:SI 350 [ plln ])
        (zero_extract:SI (reg:SI 181 [ _85 ])
            (const_int 7 [0x7])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1056:16 161 {extzv_t2}
     (expr_list:REG_DEAD (reg:SI 181 [ _85 ])
        (nil)))
(insn 750 747 751 111 (set (reg:SI 353)
        (zero_extract:SI (reg:SI 184 [ _88 ])
            (const_int 2 [0x2])
            (const_int 21 [0x15]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1057:85 161 {extzv_t2}
     (expr_list:REG_DEAD (reg:SI 184 [ _88 ])
        (nil)))
(insn 751 750 748 111 (set (reg:SI 354)
        (plus:SI (reg:SI 353)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1057:110 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 353)
        (nil)))
(insn 748 751 752 111 (set (reg:SI 351)
        (mult:SI (reg/v:SI 247 [ pllvco ])
            (reg:SI 350 [ plln ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1057:31 56 {*mul}
     (expr_list:REG_DEAD (reg:SI 350 [ plln ])
        (expr_list:REG_DEAD (reg/v:SI 247 [ pllvco ])
            (nil))))
(insn 752 748 753 111 (set (reg:SI 355)
        (ashift:SI (reg:SI 354)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1057:116 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 354)
        (nil)))
(insn 753 752 755 111 (set (reg/v:SI 276 [ <retval> ])
        (udiv:SI (reg:SI 351)
            (reg:SI 355))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1057:21 163 {udivsi3}
     (expr_list:REG_DEAD (reg:SI 355)
        (expr_list:REG_DEAD (reg:SI 351)
            (nil))))
(debug_insn 755 753 1684 111 (var_location:SI frequency (reg/v:SI 276 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1057:21 -1
     (nil))
(jump_insn 1684 755 1685 111 (set (pc)
        (label_ref 1070)) 284 {*arm_jump}
     (nil)
 -> 1070)
(barrier 1685 1684 758)
(code_label 758 1685 759 112 152 (nil) [1 uses])
(note 759 758 760 112 [bb 112] NOTE_INSN_BASIC_BLOCK)
(debug_insn 760 759 761 112 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1060:12 -1
     (nil))
(insn 761 760 762 112 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 261 [ srcclk ])
            (const_int 8388608 [0x800000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1060:14 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 762 761 763 112 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1186)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1060:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 233216732 (nil)))
 -> 1186)
(note 763 762 767 113 [bb 113] NOTE_INSN_BASIC_BLOCK)
(note 767 763 764 113 NOTE_INSN_DELETED)
(debug_insn 764 767 765 113 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1065:12 -1
     (nil))
(insn 765 764 766 113 (set (reg/f:SI 356)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1065:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 766 765 768 113 (set (reg:SI 189 [ _93 ])
        (mem/v:SI (reg/f:SI 356) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1065:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 356)
        (nil)))
(insn 768 766 769 113 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 189 [ _93 ])
                        (const_int 1024 [0x400]))
                    (const_int 0 [0])))
            (set (reg/v:SI 276 [ <retval> ])
                (and:SI (reg:SI 189 [ _93 ])
                    (const_int 1024 [0x400])))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1065:14 91 {*andsi3_compare0}
     (expr_list:REG_DEAD (reg:SI 189 [ _93 ])
        (nil)))
(jump_insn 769 768 770 113 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1070)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1065:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 1070)
(note 770 769 1510 114 [bb 114] NOTE_INSN_BASIC_BLOCK)
(insn 1510 770 1511 114 (set (reg:SI 432)
        (const_int 16000000 [0xf42400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":901:19 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1511 1510 1512 114 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 261 [ srcclk ])
            (const_int 12582912 [0xc00000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":901:19 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 261 [ srcclk ])
        (nil)))
(insn 1512 1511 1686 114 (set (reg/v:SI 276 [ <retval> ])
        (if_then_else:SI (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (const_int 0 [0])
            (reg:SI 432))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":901:19 986 {*thumb2_movsicc_insn}
     (expr_list:REG_DEAD (reg:SI 432)
        (expr_list:REG_DEAD (reg:CC 100 cc)
            (nil))))
(jump_insn 1686 1512 1687 114 (set (pc)
        (label_ref 1070)) 284 {*arm_jump}
     (nil)
 -> 1070)
(barrier 1687 1686 776)
(code_label 776 1687 777 115 128 (nil) [1 uses])
(note 777 776 778 115 [bb 115] NOTE_INSN_BASIC_BLOCK)
(debug_insn 778 777 780 115 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1079:7 -1
     (nil))
(insn 780 778 781 115 (set (reg:SI 190 [ _95 ])
        (mem/v:SI (plus:SI (reg/f:SI 290)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1079:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 781 780 782 115 (set (reg/v:SI 259 [ srcclk ])
        (and:SI (reg:SI 190 [ _95 ])
            (const_int 50331648 [0x3000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1079:14 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 190 [ _95 ])
        (nil)))
(debug_insn 782 781 783 115 (var_location:SI srcclk (reg/v:SI 259 [ srcclk ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1079:14 -1
     (nil))
(debug_insn 783 782 784 115 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1081:7 -1
     (nil))
(insn 784 783 785 115 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 259 [ srcclk ])
            (const_int 33554432 [0x2000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1081:9 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 785 784 786 115 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 360)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1081:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 217325348 (nil)))
 -> 360)
(note 786 785 788 116 [bb 116] NOTE_INSN_BASIC_BLOCK)
(note 788 786 787 116 NOTE_INSN_DELETED)
(debug_insn 787 788 789 116 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1085:12 -1
     (nil))
(jump_insn 789 787 790 116 (parallel [
            (set (pc)
                (if_then_else (eq (reg/v:SI 259 [ srcclk ])
                        (const_int 0 [0]))
                    (label_ref:SI 1194)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1085:14 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 375809644 (nil)))
 -> 1194)
(note 790 789 791 117 [bb 117] NOTE_INSN_BASIC_BLOCK)
(debug_insn 791 790 792 117 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1089:12 -1
     (nil))
(insn 792 791 793 117 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 259 [ srcclk ])
            (const_int 16777216 [0x1000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1089:14 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 259 [ srcclk ])
        (nil)))
(jump_insn 793 792 794 117 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1198)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1089:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 1198)
(note 794 793 798 118 [bb 118] NOTE_INSN_BASIC_BLOCK)
(note 798 794 795 118 NOTE_INSN_DELETED)
(debug_insn 795 798 797 118 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1091:9 -1
     (nil))
(insn 797 795 799 118 (set (reg:SI 191 [ _96 ])
        (mem/v:SI (plus:SI (reg/f:SI 290)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1091:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 799 797 800 118 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 191 [ _96 ])
                        (const_int 1048576 [0x100000]))
                    (const_int 0 [0])))
            (set (reg/v:SI 276 [ <retval> ])
                (and:SI (reg:SI 191 [ _96 ])
                    (const_int 1048576 [0x100000])))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1091:11 91 {*andsi3_compare0}
     (expr_list:REG_DEAD (reg:SI 191 [ _96 ])
        (nil)))
(jump_insn 800 799 801 118 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1070)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1091:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 1070)
(note 801 800 809 119 [bb 119] NOTE_INSN_BASIC_BLOCK)
(note 809 801 812 119 NOTE_INSN_DELETED)
(note 812 809 802 119 NOTE_INSN_DELETED)
(debug_insn 802 812 804 119 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1094:11 -1
     (nil))
(insn 804 802 805 119 (set (reg:SI 192 [ _98 ])
        (mem/v:SI (plus:SI (reg/f:SI 290)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1094:18 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 805 804 806 119 (var_location:SI plln (and:SI (lshiftrt:SI (reg:SI 192 [ _98 ])
            (const_int 8 [0x8]))
        (const_int 127 [0x7f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1094:16 -1
     (nil))
(debug_insn 806 805 808 119 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1095:11 -1
     (nil))
(insn 808 806 810 119 (set (reg:SI 195 [ _101 ])
        (mem/v:SI (plus:SI (reg/f:SI 290)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1095:44 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 290)
        (nil)))
(insn 810 808 813 119 (set (reg:SI 362 [ plln ])
        (zero_extract:SI (reg:SI 192 [ _98 ])
            (const_int 7 [0x7])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1094:16 161 {extzv_t2}
     (expr_list:REG_DEAD (reg:SI 192 [ _98 ])
        (nil)))
(insn 813 810 814 119 (set (reg:SI 365)
        (zero_extract:SI (reg:SI 195 [ _101 ])
            (const_int 2 [0x2])
            (const_int 21 [0x15]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1095:85 161 {extzv_t2}
     (expr_list:REG_DEAD (reg:SI 195 [ _101 ])
        (nil)))
(insn 814 813 811 119 (set (reg:SI 366)
        (plus:SI (reg:SI 365)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1095:110 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 365)
        (nil)))
(insn 811 814 815 119 (set (reg:SI 363)
        (mult:SI (reg/v:SI 247 [ pllvco ])
            (reg:SI 362 [ plln ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1095:31 56 {*mul}
     (expr_list:REG_DEAD (reg:SI 362 [ plln ])
        (expr_list:REG_DEAD (reg/v:SI 247 [ pllvco ])
            (nil))))
(insn 815 811 816 119 (set (reg:SI 367)
        (ashift:SI (reg:SI 366)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1095:116 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 366)
        (nil)))
(insn 816 815 818 119 (set (reg/v:SI 276 [ <retval> ])
        (udiv:SI (reg:SI 363)
            (reg:SI 367))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1095:21 163 {udivsi3}
     (expr_list:REG_DEAD (reg:SI 367)
        (expr_list:REG_DEAD (reg:SI 363)
            (nil))))
(debug_insn 818 816 1688 119 (var_location:SI frequency (reg/v:SI 276 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1095:21 -1
     (nil))
(jump_insn 1688 818 1689 119 (set (pc)
        (label_ref 1070)) 284 {*arm_jump}
     (nil)
 -> 1070)
(barrier 1689 1688 821)
(code_label 821 1689 822 120 132 (nil) [1 uses])
(note 822 821 823 120 [bb 120] NOTE_INSN_BASIC_BLOCK)
(debug_insn 823 822 825 120 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1110:7 -1
     (nil))
(insn 825 823 826 120 (set (reg:SI 200 [ _106 ])
        (mem/v:SI (plus:SI (reg/f:SI 290)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1110:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 826 825 827 120 (set (reg/v:SI 257 [ srcclk ])
        (and:SI (reg:SI 200 [ _106 ])
            (const_int 201326592 [0xc000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1110:14 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 200 [ _106 ])
        (nil)))
(debug_insn 827 826 828 120 (var_location:SI srcclk (reg/v:SI 257 [ srcclk ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1110:14 -1
     (nil))
(debug_insn 828 827 829 120 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1112:7 -1
     (nil))
(insn 829 828 830 120 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 257 [ srcclk ])
            (const_int 134217728 [0x8000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1112:9 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 830 829 831 120 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 851)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1112:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 851)
(note 831 830 839 121 [bb 121] NOTE_INSN_BASIC_BLOCK)
(note 839 831 842 121 NOTE_INSN_DELETED)
(note 842 839 832 121 NOTE_INSN_DELETED)
(debug_insn 832 842 834 121 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1115:9 -1
     (nil))
(insn 834 832 835 121 (set (reg:SI 201 [ _107 ])
        (mem/v:SI (plus:SI (reg/f:SI 290)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1115:16 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 835 834 836 121 (var_location:SI plln (and:SI (lshiftrt:SI (reg:SI 201 [ _107 ])
            (const_int 8 [0x8]))
        (const_int 127 [0x7f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1115:14 -1
     (nil))
(debug_insn 836 835 838 121 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1116:9 -1
     (nil))
(insn 838 836 840 121 (set (reg:SI 204 [ _110 ])
        (mem/v:SI (plus:SI (reg/f:SI 290)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1116:42 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 290)
        (nil)))
(insn 840 838 843 121 (set (reg:SI 372 [ plln ])
        (zero_extract:SI (reg:SI 201 [ _107 ])
            (const_int 7 [0x7])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1115:14 161 {extzv_t2}
     (expr_list:REG_DEAD (reg:SI 201 [ _107 ])
        (nil)))
(insn 843 840 844 121 (set (reg:SI 375)
        (zero_extract:SI (reg:SI 204 [ _110 ])
            (const_int 2 [0x2])
            (const_int 21 [0x15]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1116:83 161 {extzv_t2}
     (expr_list:REG_DEAD (reg:SI 204 [ _110 ])
        (nil)))
(insn 844 843 841 121 (set (reg:SI 376)
        (plus:SI (reg:SI 375)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1116:108 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 375)
        (nil)))
(insn 841 844 845 121 (set (reg:SI 373)
        (mult:SI (reg/v:SI 247 [ pllvco ])
            (reg:SI 372 [ plln ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1116:29 56 {*mul}
     (expr_list:REG_DEAD (reg:SI 372 [ plln ])
        (expr_list:REG_DEAD (reg/v:SI 247 [ pllvco ])
            (nil))))
(insn 845 841 846 121 (set (reg:SI 377)
        (ashift:SI (reg:SI 376)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1116:114 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 376)
        (nil)))
(insn 846 845 848 121 (set (reg/v:SI 276 [ <retval> ])
        (udiv:SI (reg:SI 373)
            (reg:SI 377))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1116:19 163 {udivsi3}
     (expr_list:REG_DEAD (reg:SI 377)
        (expr_list:REG_DEAD (reg:SI 373)
            (nil))))
(debug_insn 848 846 1690 121 (var_location:SI frequency (reg/v:SI 276 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1116:19 -1
     (nil))
(jump_insn 1690 848 1691 121 (set (pc)
        (label_ref 1070)) 284 {*arm_jump}
     (nil)
 -> 1070)
(barrier 1691 1690 851)
(code_label 851 1691 852 122 153 (nil) [1 uses])
(note 852 851 856 122 [bb 122] NOTE_INSN_BASIC_BLOCK)
(note 856 852 853 122 NOTE_INSN_DELETED)
(debug_insn 853 856 855 122 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1118:12 -1
     (nil))
(insn 855 853 857 122 (set (reg:SI 209 [ _115 ])
        (mem/v:SI (plus:SI (reg/f:SI 290)
                (const_int 152 [0x98])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CRRCR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1118:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 290)
        (nil)))
(insn 857 855 858 122 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 209 [ _115 ])
                        (const_int 2 [0x2]))
                    (const_int 0 [0])))
            (set (reg/v:SI 276 [ <retval> ])
                (and:SI (reg:SI 209 [ _115 ])
                    (const_int 2 [0x2])))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1118:14 91 {*andsi3_compare0}
     (expr_list:REG_DEAD (reg:SI 209 [ _115 ])
        (nil)))
(jump_insn 858 857 859 122 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1070)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1118:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 1070)
(note 859 858 1516 123 [bb 123] NOTE_INSN_BASIC_BLOCK)
(insn 1516 859 1517 123 (set (reg:SI 434)
        (const_int 48000000 [0x2dc6c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1120:19 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1517 1516 1518 123 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 257 [ srcclk ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1120:19 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 257 [ srcclk ])
        (nil)))
(insn 1518 1517 1692 123 (set (reg/v:SI 276 [ <retval> ])
        (if_then_else:SI (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (const_int 0 [0])
            (reg:SI 434))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1120:19 986 {*thumb2_movsicc_insn}
     (expr_list:REG_DEAD (reg:SI 434)
        (expr_list:REG_DEAD (reg:CC 100 cc)
            (nil))))
(jump_insn 1692 1518 1693 123 (set (pc)
        (label_ref 1070)) 284 {*arm_jump}
     (nil)
 -> 1070)
(barrier 1693 1692 865)
(code_label 865 1693 866 124 126 (nil) [1 uses])
(note 866 865 867 124 [bb 124] NOTE_INSN_BASIC_BLOCK)
(debug_insn 867 866 869 124 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1132:7 -1
     (nil))
(insn 869 867 870 124 (set (reg:SI 210 [ _117 ])
        (mem/v:SI (plus:SI (reg/f:SI 290)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1132:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 870 869 871 124 (set (reg/v:SI 255 [ srcclk ])
        (and:SI (reg:SI 210 [ _117 ])
            (const_int 201326592 [0xc000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1132:14 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 210 [ _117 ])
        (nil)))
(debug_insn 871 870 872 124 (var_location:SI srcclk (reg/v:SI 255 [ srcclk ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1132:14 -1
     (nil))
(debug_insn 872 871 873 124 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1134:7 -1
     (nil))
(insn 873 872 874 124 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 255 [ srcclk ])
            (const_int 134217728 [0x8000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1134:9 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 874 873 875 124 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 895)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1134:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 895)
(note 875 874 883 125 [bb 125] NOTE_INSN_BASIC_BLOCK)
(note 883 875 886 125 NOTE_INSN_DELETED)
(note 886 883 876 125 NOTE_INSN_DELETED)
(debug_insn 876 886 878 125 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1137:9 -1
     (nil))
(insn 878 876 879 125 (set (reg:SI 211 [ _118 ])
        (mem/v:SI (plus:SI (reg/f:SI 290)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1137:16 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 879 878 880 125 (var_location:SI plln (and:SI (lshiftrt:SI (reg:SI 211 [ _118 ])
            (const_int 8 [0x8]))
        (const_int 127 [0x7f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1137:14 -1
     (nil))
(debug_insn 880 879 882 125 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1138:9 -1
     (nil))
(insn 882 880 884 125 (set (reg:SI 214 [ _121 ])
        (mem/v:SI (plus:SI (reg/f:SI 290)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1138:42 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 290)
        (nil)))
(insn 884 882 887 125 (set (reg:SI 383 [ plln ])
        (zero_extract:SI (reg:SI 211 [ _118 ])
            (const_int 7 [0x7])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1137:14 161 {extzv_t2}
     (expr_list:REG_DEAD (reg:SI 211 [ _118 ])
        (nil)))
(insn 887 884 888 125 (set (reg:SI 386)
        (zero_extract:SI (reg:SI 214 [ _121 ])
            (const_int 2 [0x2])
            (const_int 21 [0x15]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1138:83 161 {extzv_t2}
     (expr_list:REG_DEAD (reg:SI 214 [ _121 ])
        (nil)))
(insn 888 887 885 125 (set (reg:SI 387)
        (plus:SI (reg:SI 386)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1138:108 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 386)
        (nil)))
(insn 885 888 889 125 (set (reg:SI 384)
        (mult:SI (reg/v:SI 247 [ pllvco ])
            (reg:SI 383 [ plln ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1138:29 56 {*mul}
     (expr_list:REG_DEAD (reg:SI 383 [ plln ])
        (expr_list:REG_DEAD (reg/v:SI 247 [ pllvco ])
            (nil))))
(insn 889 885 890 125 (set (reg:SI 388)
        (ashift:SI (reg:SI 387)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1138:114 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 387)
        (nil)))
(insn 890 889 892 125 (set (reg/v:SI 276 [ <retval> ])
        (udiv:SI (reg:SI 384)
            (reg:SI 388))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1138:19 163 {udivsi3}
     (expr_list:REG_DEAD (reg:SI 388)
        (expr_list:REG_DEAD (reg:SI 384)
            (nil))))
(debug_insn 892 890 1694 125 (var_location:SI frequency (reg/v:SI 276 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1138:19 -1
     (nil))
(jump_insn 1694 892 1695 125 (set (pc)
        (label_ref 1070)) 284 {*arm_jump}
     (nil)
 -> 1070)
(barrier 1695 1694 895)
(code_label 895 1695 896 126 154 (nil) [1 uses])
(note 896 895 900 126 [bb 126] NOTE_INSN_BASIC_BLOCK)
(note 900 896 897 126 NOTE_INSN_DELETED)
(debug_insn 897 900 899 126 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1140:12 -1
     (nil))
(insn 899 897 901 126 (set (reg:SI 219 [ _126 ])
        (mem/v:SI (plus:SI (reg/f:SI 290)
                (const_int 152 [0x98])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CRRCR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1140:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 290)
        (nil)))
(insn 901 899 902 126 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 219 [ _126 ])
                        (const_int 2 [0x2]))
                    (const_int 0 [0])))
            (set (reg/v:SI 276 [ <retval> ])
                (and:SI (reg:SI 219 [ _126 ])
                    (const_int 2 [0x2])))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1140:14 91 {*andsi3_compare0}
     (expr_list:REG_DEAD (reg:SI 219 [ _126 ])
        (nil)))
(jump_insn 902 901 903 126 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1070)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1140:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 1070)
(note 903 902 1522 127 [bb 127] NOTE_INSN_BASIC_BLOCK)
(insn 1522 903 1523 127 (set (reg:SI 436)
        (const_int 48000000 [0x2dc6c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1120:19 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1523 1522 1524 127 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 255 [ srcclk ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1120:19 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 255 [ srcclk ])
        (nil)))
(insn 1524 1523 1696 127 (set (reg/v:SI 276 [ <retval> ])
        (if_then_else:SI (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (const_int 0 [0])
            (reg:SI 436))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1120:19 986 {*thumb2_movsicc_insn}
     (expr_list:REG_DEAD (reg:SI 436)
        (expr_list:REG_DEAD (reg:CC 100 cc)
            (nil))))
(jump_insn 1696 1524 1697 127 (set (pc)
        (label_ref 1070)) 284 {*arm_jump}
     (nil)
 -> 1070)
(barrier 1697 1696 909)
(code_label 909 1697 910 128 135 (nil) [1 uses])
(note 910 909 911 128 [bb 128] NOTE_INSN_BASIC_BLOCK)
(debug_insn 911 910 913 128 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1152:7 -1
     (nil))
(insn 913 911 914 128 (set (reg:SI 220 [ _128 ])
        (mem/v:SI (plus:SI (reg/f:SI 290)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1152:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 914 913 915 128 (set (reg/v:SI 253 [ srcclk ])
        (and:SI (reg:SI 220 [ _128 ])
            (const_int 805306368 [0x30000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1152:14 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 220 [ _128 ])
        (nil)))
(debug_insn 915 914 916 128 (var_location:SI srcclk (reg/v:SI 253 [ srcclk ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1152:14 -1
     (nil))
(debug_insn 916 915 917 128 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1154:7 -1
     (nil))
(insn 917 916 918 128 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 253 [ srcclk ])
            (const_int 268435456 [0x10000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1154:9 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 918 917 919 128 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 959)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1154:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 959)
(note 919 918 923 129 [bb 129] NOTE_INSN_BASIC_BLOCK)
(note 923 919 920 129 NOTE_INSN_DELETED)
(debug_insn 920 923 922 129 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1156:9 -1
     (nil))
(insn 922 920 924 129 (set (reg:SI 221 [ _129 ])
        (mem/v:SI (plus:SI (reg/f:SI 290)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1156:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 924 922 925 129 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 221 [ _129 ])
                        (const_int 65536 [0x10000]))
                    (const_int 0 [0])))
            (set (reg/v:SI 276 [ <retval> ])
                (and:SI (reg:SI 221 [ _129 ])
                    (const_int 65536 [0x10000])))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1156:11 91 {*andsi3_compare0}
     (expr_list:REG_DEAD (reg:SI 221 [ _129 ])
        (nil)))
(jump_insn 925 924 926 129 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1070)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1156:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 1070)
(note 926 925 930 130 [bb 130] NOTE_INSN_BASIC_BLOCK)
(note 930 926 936 130 NOTE_INSN_DELETED)
(note 936 930 927 130 NOTE_INSN_DELETED)
(debug_insn 927 936 929 130 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1159:11 -1
     (nil))
(insn 929 927 935 130 (set (reg:SI 222 [ _131 ])
        (mem/v:SI (plus:SI (reg/f:SI 290)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1159:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 935 929 931 130 (set (reg:SI 224 [ _133 ])
        (mem/v:SI (plus:SI (reg/f:SI 290)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1160:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 290)
        (nil)))
(insn 931 935 932 130 (set (reg/v:SI 254 [ plln ])
        (zero_extract:SI (reg:SI 222 [ _131 ])
            (const_int 7 [0x7])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1159:16 161 {extzv_t2}
     (expr_list:REG_DEAD (reg:SI 222 [ _131 ])
        (nil)))
(debug_insn 932 931 933 130 (var_location:SI plln (reg/v:SI 254 [ plln ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1159:16 -1
     (nil))
(debug_insn 933 932 937 130 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1160:11 -1
     (nil))
(debug_insn 937 933 938 130 (var_location:SI pllp (lshiftrt:SI (reg:SI 224 [ _133 ])
        (const_int 27 [0x1b]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1160:16 -1
     (nil))
(debug_insn 938 937 939 130 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1161:11 -1
     (nil))
(insn 939 938 940 130 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (lshiftrt:SI (reg:SI 224 [ _133 ])
                        (const_int 27 [0x1b]))
                    (const_int 0 [0])))
            (set (reg/v:SI 225 [ pllp ])
                (lshiftrt:SI (reg:SI 224 [ _133 ])
                    (const_int 27 [0x1b])))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1161:13 148 {*shiftsi3_compare0}
     (expr_list:REG_DEAD (reg:SI 224 [ _133 ])
        (nil)))
(jump_insn 940 939 941 130 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 949)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1161:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 949)
(note 941 940 945 131 [bb 131] NOTE_INSN_BASIC_BLOCK)
(note 945 941 942 131 NOTE_INSN_DELETED)
(debug_insn 942 945 943 131 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1163:13 -1
     (nil))
(insn 943 942 944 131 (set (reg/f:SI 395)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1163:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 944 943 1525 131 (set (reg:SI 226 [ _135 ])
        (mem/v:SI (plus:SI (reg/f:SI 395)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1163:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 395)
        (nil)))
(insn 1525 944 1526 131 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 226 [ _135 ])
                (const_int 1 [0x1])
                (const_int 17 [0x11]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1169:20 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 226 [ _135 ])
        (nil)))
(insn 1526 1525 949 131 (set (reg/v:SI 225 [ pllp ])
        (if_then_else:SI (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (const_int 17 [0x11])
            (const_int 7 [0x7]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1169:20 986 {*thumb2_movsicc_insn}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (nil)))
(code_label 949 1526 950 132 156 (nil) [1 uses])
(note 950 949 951 132 [bb 132] NOTE_INSN_BASIC_BLOCK)
(debug_insn 951 950 952 132 (var_location:SI pllp (reg/v:SI 225 [ pllp ])) -1
     (nil))
(debug_insn 952 951 953 132 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1172:11 -1
     (nil))
(insn 953 952 954 132 (set (reg:SI 397)
        (mult:SI (reg/v:SI 254 [ plln ])
            (reg/v:SI 247 [ pllvco ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1172:31 56 {*mul}
     (expr_list:REG_DEAD (reg/v:SI 254 [ plln ])
        (expr_list:REG_DEAD (reg/v:SI 247 [ pllvco ])
            (nil))))
(insn 954 953 956 132 (set (reg/v:SI 276 [ <retval> ])
        (udiv:SI (reg:SI 397)
            (reg/v:SI 225 [ pllp ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1172:21 163 {udivsi3}
     (expr_list:REG_DEAD (reg:SI 397)
        (expr_list:REG_DEAD (reg/v:SI 225 [ pllp ])
            (nil))))
(debug_insn 956 954 1698 132 (var_location:SI frequency (reg/v:SI 276 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1172:21 -1
     (nil))
(jump_insn 1698 956 1699 132 (set (pc)
        (label_ref 1070)) 284 {*arm_jump}
     (nil)
 -> 1070)
(barrier 1699 1698 959)
(code_label 959 1699 960 133 155 (nil) [1 uses])
(note 960 959 961 133 [bb 133] NOTE_INSN_BASIC_BLOCK)
(debug_insn 961 960 962 133 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1175:12 -1
     (nil))
(insn 962 961 963 133 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 253 [ srcclk ])
            (const_int 536870912 [0x20000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1175:14 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 253 [ srcclk ])
        (nil)))
(jump_insn 963 962 966 133 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 325)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1175:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 217325348 (nil)))
 -> 325)
(note 966 963 26 134 [bb 134] NOTE_INSN_BASIC_BLOCK)
(insn 26 966 1700 134 (set (reg/v:SI 276 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":650:12 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 1700 26 1701 134 (set (pc)
        (label_ref 1070)) 284 {*arm_jump}
     (nil)
 -> 1070)
(barrier 1701 1700 967)
(code_label 967 1701 968 135 136 (nil) [1 uses])
(note 968 967 969 135 [bb 135] NOTE_INSN_BASIC_BLOCK)
(debug_insn 969 968 971 135 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1189:7 -1
     (nil))
(insn 971 969 972 135 (set (reg:SI 229 [ _138 ])
        (mem/v:SI (plus:SI (reg/f:SI 290)
                (const_int 136 [0x88])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1189:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 972 971 973 135 (set (reg/v:SI 251 [ srcclk ])
        (and:SI (reg:SI 229 [ _138 ])
            (const_int -1073741824 [0xffffffffc0000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1189:14 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 229 [ _138 ])
        (nil)))
(debug_insn 973 972 974 135 (var_location:SI srcclk (reg/v:SI 251 [ srcclk ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1189:14 -1
     (nil))
(debug_insn 974 973 975 135 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1191:7 -1
     (nil))
(insn 975 974 976 135 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 251 [ srcclk ])
            (const_int 1073741824 [0x40000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1191:9 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 976 975 977 135 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 1017)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1191:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 1017)
(note 977 976 981 136 [bb 136] NOTE_INSN_BASIC_BLOCK)
(note 981 977 978 136 NOTE_INSN_DELETED)
(debug_insn 978 981 980 136 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1193:9 -1
     (nil))
(insn 980 978 982 136 (set (reg:SI 230 [ _139 ])
        (mem/v:SI (plus:SI (reg/f:SI 290)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1193:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 290)
        (nil)))
(insn 982 980 983 136 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 230 [ _139 ])
                        (const_int 65536 [0x10000]))
                    (const_int 0 [0])))
            (set (reg/v:SI 276 [ <retval> ])
                (and:SI (reg:SI 230 [ _139 ])
                    (const_int 65536 [0x10000])))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1193:11 91 {*andsi3_compare0}
     (expr_list:REG_DEAD (reg:SI 230 [ _139 ])
        (nil)))
(jump_insn 983 982 984 136 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1070)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1193:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 1070)
(note 984 983 988 137 [bb 137] NOTE_INSN_BASIC_BLOCK)
(note 988 984 994 137 NOTE_INSN_DELETED)
(note 994 988 985 137 NOTE_INSN_DELETED)
(debug_insn 985 994 986 137 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1196:11 -1
     (nil))
(insn 986 985 987 137 (set (reg/f:SI 400)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1196:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 987 986 993 137 (set (reg:SI 231 [ _141 ])
        (mem/v:SI (plus:SI (reg/f:SI 400)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1196:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 993 987 989 137 (set (reg:SI 233 [ _143 ])
        (mem/v:SI (plus:SI (reg/f:SI 400)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1197:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 989 993 990 137 (set (reg/v:SI 252 [ plln ])
        (zero_extract:SI (reg:SI 231 [ _141 ])
            (const_int 7 [0x7])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1196:16 161 {extzv_t2}
     (expr_list:REG_DEAD (reg:SI 231 [ _141 ])
        (nil)))
(debug_insn 990 989 991 137 (var_location:SI plln (reg/v:SI 252 [ plln ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1196:16 -1
     (nil))
(debug_insn 991 990 995 137 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1197:11 -1
     (nil))
(debug_insn 995 991 996 137 (var_location:SI pllp (lshiftrt:SI (reg:SI 233 [ _143 ])
        (const_int 27 [0x1b]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1197:16 -1
     (nil))
(debug_insn 996 995 997 137 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1198:11 -1
     (nil))
(insn 997 996 998 137 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (lshiftrt:SI (reg:SI 233 [ _143 ])
                        (const_int 27 [0x1b]))
                    (const_int 0 [0])))
            (set (reg/v:SI 234 [ _144 ])
                (lshiftrt:SI (reg:SI 233 [ _143 ])
                    (const_int 27 [0x1b])))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1198:13 148 {*shiftsi3_compare0}
     (expr_list:REG_DEAD (reg:SI 233 [ _143 ])
        (nil)))
(jump_insn 998 997 999 137 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 1007)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1198:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 1007)
(note 999 998 1003 138 [bb 138] NOTE_INSN_BASIC_BLOCK)
(note 1003 999 1000 138 NOTE_INSN_DELETED)
(debug_insn 1000 1003 1002 138 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1200:13 -1
     (nil))
(insn 1002 1000 1527 138 (set (reg:SI 235 [ _145 ])
        (mem/v:SI (plus:SI (reg/f:SI 400)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1200:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 400)
        (nil)))
(insn 1527 1002 1528 138 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 235 [ _145 ])
                (const_int 1 [0x1])
                (const_int 17 [0x11]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1206:20 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 235 [ _145 ])
        (nil)))
(insn 1528 1527 1007 138 (set (reg/v:SI 234 [ _144 ])
        (if_then_else:SI (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (const_int 17 [0x11])
            (const_int 7 [0x7]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1206:20 986 {*thumb2_movsicc_insn}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (nil)))
(code_label 1007 1528 1008 139 158 (nil) [1 uses])
(note 1008 1007 1009 139 [bb 139] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1009 1008 1010 139 (var_location:SI pllp (reg/v:SI 234 [ _144 ])) -1
     (nil))
(debug_insn 1010 1009 1011 139 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1209:11 -1
     (nil))
(insn 1011 1010 1012 139 (set (reg:SI 405)
        (mult:SI (reg/v:SI 252 [ plln ])
            (reg/v:SI 247 [ pllvco ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1209:31 56 {*mul}
     (expr_list:REG_DEAD (reg/v:SI 252 [ plln ])
        (expr_list:REG_DEAD (reg/v:SI 247 [ pllvco ])
            (nil))))
(insn 1012 1011 1014 139 (set (reg/v:SI 276 [ <retval> ])
        (udiv:SI (reg:SI 405)
            (reg/v:SI 234 [ _144 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1209:21 163 {udivsi3}
     (expr_list:REG_DEAD (reg:SI 405)
        (expr_list:REG_DEAD (reg/v:SI 234 [ _144 ])
            (nil))))
(debug_insn 1014 1012 1702 139 (var_location:SI frequency (reg/v:SI 276 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1209:21 -1
     (nil))
(jump_insn 1702 1014 1703 139 (set (pc)
        (label_ref 1070)) 284 {*arm_jump}
     (nil)
 -> 1070)
(barrier 1703 1702 1017)
(code_label 1017 1703 1018 140 157 (nil) [1 uses])
(note 1018 1017 1019 140 [bb 140] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1019 1018 1020 140 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1212:12 -1
     (nil))
(insn 1020 1019 1021 140 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 251 [ srcclk ])
            (const_int -2147483648 [0xffffffff80000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1212:14 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 251 [ srcclk ])
        (nil)))
(jump_insn 1021 1020 1024 140 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 325)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1212:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 217325348 (nil)))
 -> 325)
(note 1024 1021 17 141 [bb 141] NOTE_INSN_BASIC_BLOCK)
(insn 17 1024 1704 141 (set (reg/v:SI 276 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":650:12 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 1704 17 1705 141 (set (pc)
        (label_ref 1070)) 284 {*arm_jump}
     (nil)
 -> 1070)
(barrier 1705 1704 1025)
(code_label 1025 1705 1026 142 137 (nil) [1 uses])
(note 1026 1025 1027 142 [bb 142] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1027 1026 1029 142 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1228:7 -1
     (nil))
(insn 1029 1027 1030 142 (set (reg:SI 238 [ _148 ])
        (mem/v:SI (plus:SI (reg/f:SI 290)
                (const_int 156 [0x9c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CCIPR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1228:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1030 1029 1031 142 (set (reg/v:SI 248 [ srcclk ])
        (and:SI (reg:SI 238 [ _148 ])
            (const_int 3145728 [0x300000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1228:14 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 238 [ _148 ])
        (nil)))
(debug_insn 1031 1030 1032 142 (var_location:SI srcclk (reg/v:SI 248 [ srcclk ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1228:14 -1
     (nil))
(debug_insn 1032 1031 1033 142 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1230:7 -1
     (nil))
(insn 1033 1032 1034 142 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 248 [ srcclk ])
            (const_int 2097152 [0x200000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1230:9 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 1034 1033 1035 142 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 1055)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1230:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 1055)
(note 1035 1034 1043 143 [bb 143] NOTE_INSN_BASIC_BLOCK)
(note 1043 1035 1046 143 NOTE_INSN_DELETED)
(note 1046 1043 1036 143 NOTE_INSN_DELETED)
(debug_insn 1036 1046 1038 143 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1233:9 -1
     (nil))
(insn 1038 1036 1039 143 (set (reg:SI 239 [ _149 ])
        (mem/v:SI (plus:SI (reg/f:SI 290)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1233:16 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 1039 1038 1040 143 (var_location:SI plln (and:SI (lshiftrt:SI (reg:SI 239 [ _149 ])
            (const_int 8 [0x8]))
        (const_int 127 [0x7f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1233:14 -1
     (nil))
(debug_insn 1040 1039 1042 143 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1234:9 -1
     (nil))
(insn 1042 1040 1044 143 (set (reg:SI 242 [ _152 ])
        (mem/v:SI (plus:SI (reg/f:SI 290)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1234:42 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 290)
        (nil)))
(insn 1044 1042 1047 143 (set (reg:SI 410 [ plln ])
        (zero_extract:SI (reg:SI 239 [ _149 ])
            (const_int 7 [0x7])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1233:14 161 {extzv_t2}
     (expr_list:REG_DEAD (reg:SI 239 [ _149 ])
        (nil)))
(insn 1047 1044 1048 143 (set (reg:SI 413)
        (zero_extract:SI (reg:SI 242 [ _152 ])
            (const_int 2 [0x2])
            (const_int 21 [0x15]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1234:83 161 {extzv_t2}
     (expr_list:REG_DEAD (reg:SI 242 [ _152 ])
        (nil)))
(insn 1048 1047 1045 143 (set (reg:SI 414)
        (plus:SI (reg:SI 413)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1234:108 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 413)
        (nil)))
(insn 1045 1048 1049 143 (set (reg:SI 411)
        (mult:SI (reg/v:SI 247 [ pllvco ])
            (reg:SI 410 [ plln ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1234:29 56 {*mul}
     (expr_list:REG_DEAD (reg:SI 410 [ plln ])
        (expr_list:REG_DEAD (reg/v:SI 247 [ pllvco ])
            (nil))))
(insn 1049 1045 1050 143 (set (reg:SI 415)
        (ashift:SI (reg:SI 414)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1234:114 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 414)
        (nil)))
(insn 1050 1049 1052 143 (set (reg/v:SI 276 [ <retval> ])
        (udiv:SI (reg:SI 411)
            (reg:SI 415))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1234:19 163 {udivsi3}
     (expr_list:REG_DEAD (reg:SI 415)
        (expr_list:REG_DEAD (reg:SI 411)
            (nil))))
(debug_insn 1052 1050 1706 143 (var_location:SI frequency (reg/v:SI 276 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1234:19 -1
     (nil))
(jump_insn 1706 1052 1707 143 (set (pc)
        (label_ref 1070)) 284 {*arm_jump}
     (nil)
 -> 1070)
(barrier 1707 1706 1055)
(code_label 1055 1707 1056 144 159 (nil) [1 uses])
(note 1056 1055 1057 144 [bb 144] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1057 1056 1058 144 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1236:12 -1
     (nil))
(insn 1058 1057 1059 144 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 248 [ srcclk ])
            (const_int 1048576 [0x100000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1236:14 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 1059 1058 1060 144 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1218)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1236:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 233216732 (nil)))
 -> 1218)
(note 1060 1059 1062 145 [bb 145] NOTE_INSN_BASIC_BLOCK)
(note 1062 1060 1061 145 NOTE_INSN_DELETED)
(debug_insn 1061 1062 1063 145 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1240:12 -1
     (nil))
(jump_insn 1063 1061 1074 145 (parallel [
            (set (pc)
                (if_then_else (eq (reg/v:SI 248 [ srcclk ])
                        (const_int 0 [0]))
                    (label_ref:SI 325)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1240:14 1024 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg/v:SI 248 [ srcclk ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 354334804 (nil))))
 -> 325)
(note 1074 1063 67 146 [bb 146] NOTE_INSN_BASIC_BLOCK)
(insn 67 1074 1708 146 (set (reg/v:SI 276 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":650:12 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 1708 67 1709 146 (set (pc)
        (label_ref 1070)) 284 {*arm_jump}
     (nil)
 -> 1070)
(barrier 1709 1708 1078)
(code_label 1078 1709 1077 147 160 (nil) [1 uses])
(note 1077 1078 15 147 [bb 147] NOTE_INSN_BASIC_BLOCK)
(insn 15 1077 1710 147 (set (reg/v:SI 276 [ <retval> ])
        (const_int 32768 [0x8000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":739:19 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 1710 15 1711 147 (set (pc)
        (label_ref 1070)) 284 {*arm_jump}
     (nil)
 -> 1070)
(barrier 1711 1710 1082)
(code_label 1082 1711 1081 148 161 (nil) [1 uses])
(note 1081 1082 16 148 [bb 148] NOTE_INSN_BASIC_BLOCK)
(insn 16 1081 1712 148 (set (reg/v:SI 276 [ <retval> ])
        (const_int 32000 [0x7d00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":670:17 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 1712 16 1713 148 (set (pc)
        (label_ref 1070)) 284 {*arm_jump}
     (nil)
 -> 1070)
(barrier 1713 1712 1094)
(code_label 1094 1713 1093 149 164 (nil) [1 uses])
(note 1093 1094 18 149 [bb 149] NOTE_INSN_BASIC_BLOCK)
(insn 18 1093 1714 149 (set (reg/v:SI 276 [ <retval> ])
        (reg/v:SI 277 [ PeriphClk ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":718:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 277 [ PeriphClk ])
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(jump_insn 1714 18 1715 149 (set (pc)
        (label_ref 1070)) 284 {*arm_jump}
     (nil)
 -> 1070)
(barrier 1715 1714 1098)
(code_label 1098 1715 1097 150 165 (nil) [27 uses])
(note 1097 1098 63 150 [bb 150] NOTE_INSN_BASIC_BLOCK)
(insn 63 1097 1716 150 (set (reg/v:SI 276 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":718:5 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 1716 63 1717 150 (set (pc)
        (label_ref 1070)) 284 {*arm_jump}
     (nil)
 -> 1070)
(barrier 1717 1716 1102)
(code_label 1102 1717 1101 151 166 (nil) [1 uses])
(note 1101 1102 60 151 [bb 151] NOTE_INSN_BASIC_BLOCK)
(insn 60 1101 1718 151 (set (reg/v:SI 276 [ <retval> ])
        (const_int 16000000 [0xf42400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":901:19 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 1718 60 1719 151 (set (pc)
        (label_ref 1070)) 284 {*arm_jump}
     (nil)
 -> 1070)
(barrier 1719 1718 1110)
(code_label 1110 1719 1109 152 168 (nil) [1 uses])
(note 1109 1110 58 152 [bb 152] NOTE_INSN_BASIC_BLOCK)
(insn 58 1109 1720 152 (set (reg/v:SI 276 [ <retval> ])
        (const_int 16000000 [0xf42400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":901:19 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 1720 58 1721 152 (set (pc)
        (label_ref 1070)) 284 {*arm_jump}
     (nil)
 -> 1070)
(barrier 1721 1720 1118)
(code_label 1118 1721 1117 153 170 (nil) [1 uses])
(note 1117 1118 56 153 [bb 153] NOTE_INSN_BASIC_BLOCK)
(insn 56 1117 1722 153 (set (reg/v:SI 276 [ <retval> ])
        (const_int 16000000 [0xf42400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":901:19 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 1722 56 1723 153 (set (pc)
        (label_ref 1070)) 284 {*arm_jump}
     (nil)
 -> 1070)
(barrier 1723 1722 1126)
(code_label 1126 1723 1125 154 172 (nil) [1 uses])
(note 1125 1126 54 154 [bb 154] NOTE_INSN_BASIC_BLOCK)
(insn 54 1125 1724 154 (set (reg/v:SI 276 [ <retval> ])
        (const_int 16000000 [0xf42400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":901:19 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 1724 54 1725 154 (set (pc)
        (label_ref 1070)) 284 {*arm_jump}
     (nil)
 -> 1070)
(barrier 1725 1724 1134)
(code_label 1134 1725 1133 155 174 (nil) [1 uses])
(note 1133 1134 52 155 [bb 155] NOTE_INSN_BASIC_BLOCK)
(insn 52 1133 1726 155 (set (reg/v:SI 276 [ <retval> ])
        (const_int 16000000 [0xf42400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":901:19 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 1726 52 1727 155 (set (pc)
        (label_ref 1070)) 284 {*arm_jump}
     (nil)
 -> 1070)
(barrier 1727 1726 1142)
(code_label 1142 1727 1141 156 176 (nil) [1 uses])
(note 1141 1142 50 156 [bb 156] NOTE_INSN_BASIC_BLOCK)
(insn 50 1141 1728 156 (set (reg/v:SI 276 [ <retval> ])
        (const_int 16000000 [0xf42400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":901:19 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 1728 50 1729 156 (set (pc)
        (label_ref 1070)) 284 {*arm_jump}
     (nil)
 -> 1070)
(barrier 1729 1728 1166)
(code_label 1166 1729 1165 157 182 (nil) [1 uses])
(note 1165 1166 11 157 [bb 157] NOTE_INSN_BASIC_BLOCK)
(insn 11 1165 1730 157 (set (reg/v:SI 276 [ <retval> ])
        (const_int 32000 [0x7d00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":993:19 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 1730 11 1731 157 (set (pc)
        (label_ref 1070)) 284 {*arm_jump}
     (nil)
 -> 1070)
(barrier 1731 1730 1170)
(code_label 1170 1731 1169 158 183 (nil) [1 uses])
(note 1169 1170 40 158 [bb 158] NOTE_INSN_BASIC_BLOCK)
(insn 40 1169 1732 158 (set (reg/v:SI 276 [ <retval> ])
        (const_int 16000000 [0xf42400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":997:19 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 1732 40 1733 158 (set (pc)
        (label_ref 1070)) 284 {*arm_jump}
     (nil)
 -> 1070)
(barrier 1733 1732 1178)
(code_label 1178 1733 1177 159 185 (nil) [1 uses])
(note 1177 1178 37 159 [bb 159] NOTE_INSN_BASIC_BLOCK)
(insn 37 1177 1734 159 (set (reg/v:SI 276 [ <retval> ])
        (const_int 12288000 [0xbb8000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1030:19 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 1734 37 1735 159 (set (pc)
        (label_ref 1070)) 284 {*arm_jump}
     (nil)
 -> 1070)
(barrier 1735 1734 1186)
(code_label 1186 1735 1185 160 187 (nil) [1 uses])
(note 1185 1186 34 160 [bb 160] NOTE_INSN_BASIC_BLOCK)
(insn 34 1185 1736 160 (set (reg/v:SI 276 [ <retval> ])
        (const_int 12288000 [0xbb8000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1030:19 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 1736 34 1737 160 (set (pc)
        (label_ref 1070)) 284 {*arm_jump}
     (nil)
 -> 1070)
(barrier 1737 1736 1194)
(code_label 1194 1737 1193 161 189 (nil) [1 uses])
(note 1193 1194 32 161 [bb 161] NOTE_INSN_BASIC_BLOCK)
(insn 32 1193 1738 161 (set (reg/v:SI 276 [ <retval> ])
        (const_int 8000000 [0x7a1200])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1087:19 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 1738 32 1739 161 (set (pc)
        (label_ref 1070)) 284 {*arm_jump}
     (nil)
 -> 1070)
(barrier 1739 1738 1198)
(code_label 1198 1739 1197 162 190 (nil) [1 uses])
(note 1197 1198 31 162 [bb 162] NOTE_INSN_BASIC_BLOCK)
(insn 31 1197 1740 162 (set (reg/v:SI 276 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":650:12 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 1740 31 1741 162 (set (pc)
        (label_ref 1070)) 284 {*arm_jump}
     (nil)
 -> 1070)
(barrier 1741 1740 1218)
(code_label 1218 1741 1217 163 195 (nil) [1 uses])
(note 1217 1218 25 163 [bb 163] NOTE_INSN_BASIC_BLOCK)
(insn 25 1217 1066 163 (set (reg/v:SI 276 [ <retval> ])
        (const_int 16000000 [0xf42400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1238:19 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 1066 25 1067 163 (var_location:SI frequency (const_int 16000000 [0xf42400])) -1
     (nil))
(debug_insn 1067 1066 1070 163 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1257:3 -1
     (nil))
(code_label 1070 1067 1073 164 106 (nil) [69 uses])
(note 1073 1070 1071 164 [bb 164] NOTE_INSN_BASIC_BLOCK)
(insn 1071 1073 1072 164 (set (reg/i:SI 0 r0)
        (reg/v:SI 276 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1258:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 276 [ <retval> ])
        (nil)))
(insn 1072 1071 1789 164 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1258:1 -1
     (nil))
(note 1789 1072 0 NOTE_INSN_DELETED)

;; Function HAL_RCCEx_EnableLSECSS (HAL_RCCEx_EnableLSECSS, funcdef_no=332, decl_uid=7432, cgraph_uid=336, symbol_order=335)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:44000 VFP_LO_REGS:44000 ALL_REGS:44000 MEM:25000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000


Pass 1 for finding pseudo/allocno costs

    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000

;;   ======================================================
;;   -- basic block 2 from 5 to 10 -- before reload
;;   ======================================================

;;	  0--> b  0: i   5 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   6 r115=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   7 r113=[r115+0x90]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i   8 r114=r113|0x20                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  10 [r115+0x90]=r114                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 5
;;   new tail = 10


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_RCCEx_EnableLSECSS

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,2u} 
;;    total ref usage 39{28d,11u,0e} in 5{5 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1288:3 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 115)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1288:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 7 6 8 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 144 [0x90])) [1 MEM[(struct RCC_TypeDef *)1073876992B].BDCR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1288:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 10 2 (set (reg:SI 114 [ _2 ])
        (ior:SI (reg:SI 113 [ _1 ])
            (const_int 32 [0x20]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1288:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 10 8 14 2 (set (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 144 [0x90])) [1 MEM[(struct RCC_TypeDef *)1073876992B].BDCR+0 S4 A64])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1288:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 115)
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
(note 14 10 0 NOTE_INSN_DELETED)

;; Function HAL_RCCEx_DisableLSECSS (HAL_RCCEx_DisableLSECSS, funcdef_no=333, decl_uid=7434, cgraph_uid=337, symbol_order=336)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r117 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:74000 VFP_LO_REGS:74000 ALL_REGS:74000 MEM:45000
  r116 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000


Pass 1 for finding pseudo/allocno costs

    r120: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r119: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r118: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r117 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:75000 VFP_LO_REGS:75000 ALL_REGS:75000 MEM:50000
  r116 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000

;;   ======================================================
;;   -- basic block 2 from 5 to 16 -- before reload
;;   ======================================================

;;	  0--> b  0: i   5 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   6 r117=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   7 r113=[r117+0x90]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i   8 r114=r113&0xffffffffffffffdf            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  10 [r117+0x90]=r114                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  11 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  13 r115=[r117+0x18]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  14 r116=r115&0xfffffffffffffdff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  16 [r117+0x18]=r116                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 9
;;   new head = 5
;;   new tail = 16


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_RCCEx_DisableLSECSS

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,4u} 
;;    total ref usage 45{30d,15u,0e} in 9{9 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1298:3 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 117)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1298:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 7 6 8 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 117)
                (const_int 144 [0x90])) [1 MEM[(struct RCC_TypeDef *)1073876992B].BDCR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1298:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 10 2 (set (reg:SI 114 [ _2 ])
        (and:SI (reg:SI 113 [ _1 ])
            (const_int -33 [0xffffffffffffffdf]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1298:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 10 8 11 2 (set (mem/v:SI (plus:SI (reg/f:SI 117)
                (const_int 144 [0x90])) [1 MEM[(struct RCC_TypeDef *)1073876992B].BDCR+0 S4 A64])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1298:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(debug_insn 11 10 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1301:3 -1
     (nil))
(insn 13 11 14 2 (set (reg:SI 115 [ _3 ])
        (mem/v:SI (plus:SI (reg/f:SI 117)
                (const_int 24 [0x18])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CIER+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1301:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 14 13 16 2 (set (reg:SI 116 [ _4 ])
        (and:SI (reg:SI 115 [ _3 ])
            (const_int -513 [0xfffffffffffffdff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1301:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(insn 16 14 20 2 (set (mem/v:SI (plus:SI (reg/f:SI 117)
                (const_int 24 [0x18])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CIER+0 S4 A64])
        (reg:SI 116 [ _4 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1301:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 117)
        (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
            (nil))))
(note 20 16 0 NOTE_INSN_DELETED)

;; Function HAL_RCCEx_EnableLSECSS_IT (HAL_RCCEx_EnableLSECSS_IT, funcdef_no=334, decl_uid=7436, cgraph_uid=338, symbol_order=337)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r125 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:74000 VFP_LO_REGS:74000 ALL_REGS:74000 MEM:45000
  r121 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:74000 VFP_LO_REGS:74000 ALL_REGS:74000 MEM:45000
  r120 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r119 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r118 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r117 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r116 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000


Pass 1 for finding pseudo/allocno costs

    r128: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r127: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r126: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r123: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r122: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r125 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:75000 VFP_LO_REGS:75000 ALL_REGS:75000 MEM:50000
  r121 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:75000 VFP_LO_REGS:75000 ALL_REGS:75000 MEM:50000
  r120 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r119 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r118 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r117 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r116 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000

;;   ======================================================
;;   -- basic block 2 from 5 to 28 -- before reload
;;   ======================================================

;;	  0--> b  0: i   5 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   6 r121=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  18 r125=0x40010400                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   7 r113=[r121+0x90]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i   8 r114=r113|0x20                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  10 [r121+0x90]=r114                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  11 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  13 r115=[r121+0x18]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  14 r116=r115|0x200                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  16 [r121+0x18]=r116                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  17 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  19 r117=[r125]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  20 r118=r117|0x80000                       :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  22 [r125]=r118                             :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  23 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  25 r119=[r125+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 16--> b  0: i  26 r120=r119|0x80000                       :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 17--> b  0: i  28 [r125+0x8]=r120                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 17
;;   new head = 5
;;   new tail = 28


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_RCCEx_EnableLSECSS_IT

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,4u} r125={1d,4u} 
;;    total ref usage 58{35d,23u,0e} in 18{18 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1312:3 -1
     (nil))
(insn 6 5 18 2 (set (reg/f:SI 121)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1312:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 18 6 7 2 (set (reg/f:SI 125)
        (const_int 1073808384 [0x40010400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1318:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 7 18 8 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 121)
                (const_int 144 [0x90])) [1 MEM[(struct RCC_TypeDef *)1073876992B].BDCR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1312:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 10 2 (set (reg:SI 114 [ _2 ])
        (ior:SI (reg:SI 113 [ _1 ])
            (const_int 32 [0x20]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1312:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 10 8 11 2 (set (mem/v:SI (plus:SI (reg/f:SI 121)
                (const_int 144 [0x90])) [1 MEM[(struct RCC_TypeDef *)1073876992B].BDCR+0 S4 A64])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1312:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(debug_insn 11 10 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1315:3 -1
     (nil))
(insn 13 11 14 2 (set (reg:SI 115 [ _3 ])
        (mem/v:SI (plus:SI (reg/f:SI 121)
                (const_int 24 [0x18])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CIER+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1315:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 14 13 16 2 (set (reg:SI 116 [ _4 ])
        (ior:SI (reg:SI 115 [ _3 ])
            (const_int 512 [0x200]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1315:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(insn 16 14 17 2 (set (mem/v:SI (plus:SI (reg/f:SI 121)
                (const_int 24 [0x18])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CIER+0 S4 A64])
        (reg:SI 116 [ _4 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1315:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 121)
        (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
            (nil))))
(debug_insn 17 16 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1318:3 -1
     (nil))
(insn 19 17 20 2 (set (reg:SI 117 [ _5 ])
        (mem/v:SI (reg/f:SI 125) [1 MEM[(struct EXTI_TypeDef *)1073808384B].IMR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1318:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 20 19 22 2 (set (reg:SI 118 [ _6 ])
        (ior:SI (reg:SI 117 [ _5 ])
            (const_int 524288 [0x80000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1318:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
        (nil)))
(insn 22 20 23 2 (set (mem/v:SI (reg/f:SI 125) [1 MEM[(struct EXTI_TypeDef *)1073808384B].IMR1+0 S4 A64])
        (reg:SI 118 [ _6 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1318:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (nil)))
(debug_insn 23 22 25 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1319:3 -1
     (nil))
(insn 25 23 26 2 (set (reg:SI 119 [ _7 ])
        (mem/v:SI (plus:SI (reg/f:SI 125)
                (const_int 8 [0x8])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].RTSR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1319:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 26 25 28 2 (set (reg:SI 120 [ _8 ])
        (ior:SI (reg:SI 119 [ _7 ])
            (const_int 524288 [0x80000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1319:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
        (nil)))
(insn 28 26 33 2 (set (mem/v:SI (plus:SI (reg/f:SI 125)
                (const_int 8 [0x8])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].RTSR1+0 S4 A64])
        (reg:SI 120 [ _8 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1319:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 125)
        (expr_list:REG_DEAD (reg:SI 120 [ _8 ])
            (nil))))
(note 33 28 0 NOTE_INSN_DELETED)

;; Function HAL_RCCEx_LSECSS_Callback (HAL_RCCEx_LSECSS_Callback, funcdef_no=336, decl_uid=7440, cgraph_uid=340, symbol_order=339)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs




Pass 1 for finding pseudo/allocno costs

    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS


;;   ======================================================
;;   -- basic block 2 from 5 to 5 -- before reload
;;   ======================================================

;;	  0--> b  0: i   5 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 5
;;   new tail = 5


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_RCCEx_LSECSS_Callback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 1{1 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1348:1 -1
     (nil))
(note 8 5 0 NOTE_INSN_DELETED)

;; Function HAL_RCCEx_LSECSS_IRQHandler (HAL_RCCEx_LSECSS_IRQHandler, funcdef_no=335, decl_uid=7438, cgraph_uid=339, symbol_order=338)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r118 costs: LO_REGS:0 HI_REGS:660 CALLER_SAVE_REGS:660 EVEN_REG:660 GENERAL_REGS:660 VFP_D0_D7_REGS:9570 VFP_LO_REGS:9570 ALL_REGS:9570 MEM:4950
  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:33950 VFP_LO_REGS:33950 ALL_REGS:33950 MEM:18300
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000


Pass 1 for finding pseudo/allocno costs

    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r118 costs: LO_REGS:0 HI_REGS:660 CALLER_SAVE_REGS:660 EVEN_REG:660 GENERAL_REGS:660 VFP_D0_D7_REGS:9900 VFP_LO_REGS:9900 ALL_REGS:9900 MEM:6600
  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:34950 VFP_LO_REGS:34950 ALL_REGS:34950 MEM:23300
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000

;;   ======================================================
;;   -- basic block 2 from 5 to 10 -- before reload
;;   ======================================================

;;	  0--> b  0: i   5 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   6 r115=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   7 r113=[r115+0x1c]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i   9 cc=cmp(zxt(r113,0x1,0x9),0)             :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  10 pc={(cc==0)?L20:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 5
;;   new tail = 10

;;   ======================================================
;;   -- basic block 3 from 12 to 17 -- before reload
;;   ======================================================

;;	  0--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  13 {call [`HAL_RCCEx_LSECSS_Callback'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  14 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  16 r118=0x200                              :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  17 [r115+0x20]=r118                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 12
;;   new tail = 17


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_RCCEx_LSECSS_IRQHandler

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={2d} r1={2d} r2={2d} r3={2d} r7={1d,4u} r12={2d} r13={1d,5u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={2d,1u} r101={1d} r102={1d,4u} r103={1d,3u} r104={1d} r105={1d} r106={1d} r113={1d,1u} r115={1d,2u} r118={1d,1u} 
;;    total ref usage 131{110d,21u,0e} in 10{9 regular + 1 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 8 2 NOTE_INSN_FUNCTION_BEG)
(note 8 2 5 2 NOTE_INSN_DELETED)
(debug_insn 5 8 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1329:3 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 115)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1329:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 7 6 9 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 28 [0x1c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CIFR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1329:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 9 7 10 2 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 113 [ _1 ])
                (const_int 1 [0x1])
                (const_int 9 [0x9]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1329:5 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(jump_insn 10 9 11 2 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 20)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1329:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 20)
(note 11 10 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 12 11 13 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1332:5 -1
     (nil))
(call_insn 13 12 14 3 (parallel [
            (call (mem:SI (symbol_ref/i:SI ("HAL_RCCEx_LSECSS_Callback") [flags 0x3]  <function_decl 00000000068d5100 HAL_RCCEx_LSECSS_Callback>) [0 HAL_RCCEx_LSECSS_Callback S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1332:5 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref/i:SI ("HAL_RCCEx_LSECSS_Callback") [flags 0x3]  <function_decl 00000000068d5100 HAL_RCCEx_LSECSS_Callback>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(debug_insn 14 13 16 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1335:5 -1
     (nil))
(insn 16 14 17 3 (set (reg:SI 118)
        (const_int 512 [0x200])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1335:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 17 16 20 3 (set (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 32 [0x20])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CICR+0 S4 A64])
        (reg:SI 118)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1335:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 118)
        (expr_list:REG_DEAD (reg/f:SI 115)
            (nil))))
(code_label 20 17 21 4 403 (nil) [1 uses])
(note 21 20 29 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 29 21 0 NOTE_INSN_DELETED)

;; Function HAL_RCCEx_EnableLSCO (HAL_RCCEx_EnableLSCO, funcdef_no=337, decl_uid=7442, cgraph_uid=341, symbol_order=340)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r162 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r160 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:14960 VFP_LO_REGS:14960 ALL_REGS:14960 MEM:8500
  r158 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:9900 VFP_LO_REGS:9900 ALL_REGS:9900 MEM:6600
  r157 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:9900 VFP_LO_REGS:9900 ALL_REGS:9900 MEM:6600
  r156 costs: LO_REGS:0 HI_REGS:660 CALLER_SAVE_REGS:660 EVEN_REG:660 GENERAL_REGS:660 VFP_D0_D7_REGS:14520 VFP_LO_REGS:14520 ALL_REGS:14520 MEM:8250
  r154 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:20100 VFP_LO_REGS:20100 ALL_REGS:20100 MEM:13400
  r153 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:20100 VFP_LO_REGS:20100 ALL_REGS:20100 MEM:13400
  r152 costs: LO_REGS:0 HI_REGS:1340 CALLER_SAVE_REGS:1340 EVEN_REG:1340 GENERAL_REGS:1340 VFP_D0_D7_REGS:29480 VFP_LO_REGS:29480 ALL_REGS:29480 MEM:16750
  r150 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  r143 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:29000 MEM:15000
  r142 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:29000 MEM:15000
  r139 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:96500 VFP_LO_REGS:96500 ALL_REGS:96500 MEM:60000
  r138 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r137 costs: LO_REGS:0 HI_REGS:660 CALLER_SAVE_REGS:660 EVEN_REG:660 GENERAL_REGS:660 VFP_D0_D7_REGS:9900 VFP_LO_REGS:9900 ALL_REGS:9900 MEM:6600
  r134 costs: LO_REGS:0 HI_REGS:660 CALLER_SAVE_REGS:660 EVEN_REG:660 GENERAL_REGS:660 VFP_D0_D7_REGS:9900 VFP_LO_REGS:9900 ALL_REGS:9900 MEM:6600
  r133 costs: LO_REGS:0 HI_REGS:1340 CALLER_SAVE_REGS:1340 EVEN_REG:1340 GENERAL_REGS:1340 VFP_D0_D7_REGS:20100 VFP_LO_REGS:20100 ALL_REGS:20100 MEM:13400
  r130 costs: LO_REGS:0 HI_REGS:1340 CALLER_SAVE_REGS:1340 EVEN_REG:1340 GENERAL_REGS:1340 VFP_D0_D7_REGS:20100 VFP_LO_REGS:20100 ALL_REGS:20100 MEM:13400
  r129 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r128 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r127 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  r126 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r125 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r123 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r122 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r121 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r120 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r119 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r117 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r116 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000


Pass 1 for finding pseudo/allocno costs

    r162: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r161: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r160: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r159: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r158: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r157: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r156: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r155: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r154: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r153: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r152: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r151: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r150: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r149: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r148: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r147: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r146: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r145: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r144: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r143: preferred ALL_REGS, alternative VFP_LO_REGS, allocno ALL_REGS
    r142: preferred ALL_REGS, alternative VFP_LO_REGS, allocno ALL_REGS
    r141: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r140: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r139: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r138: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r137: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r136: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r135: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r134: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r133: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r132: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r131: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r130: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r162 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r160 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:15300 VFP_LO_REGS:15300 ALL_REGS:15300 MEM:10200
  r158 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:9900 VFP_LO_REGS:9900 ALL_REGS:9900 MEM:6600
  r157 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:9900 VFP_LO_REGS:9900 ALL_REGS:9900 MEM:6600
  r156 costs: LO_REGS:0 HI_REGS:660 CALLER_SAVE_REGS:660 EVEN_REG:660 GENERAL_REGS:660 VFP_D0_D7_REGS:14850 VFP_LO_REGS:14850 ALL_REGS:14850 MEM:9900
  r154 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:20100 VFP_LO_REGS:20100 ALL_REGS:20100 MEM:13400
  r153 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:20100 VFP_LO_REGS:20100 ALL_REGS:20100 MEM:13400
  r152 costs: LO_REGS:0 HI_REGS:1340 CALLER_SAVE_REGS:1340 EVEN_REG:1340 GENERAL_REGS:1340 VFP_D0_D7_REGS:30150 VFP_LO_REGS:30150 ALL_REGS:30150 MEM:20100
  r150 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r143 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:30000 MEM:20000
  r142 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:30000 MEM:20000
  r139 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:97500 VFP_LO_REGS:97500 ALL_REGS:97500 MEM:65000
  r138 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r137 costs: LO_REGS:0 HI_REGS:660 CALLER_SAVE_REGS:660 EVEN_REG:660 GENERAL_REGS:660 VFP_D0_D7_REGS:9900 VFP_LO_REGS:9900 ALL_REGS:9900 MEM:6600
  r134 costs: LO_REGS:0 HI_REGS:660 CALLER_SAVE_REGS:660 EVEN_REG:660 GENERAL_REGS:660 VFP_D0_D7_REGS:9900 VFP_LO_REGS:9900 ALL_REGS:9900 MEM:6600
  r133 costs: LO_REGS:0 HI_REGS:1340 CALLER_SAVE_REGS:1340 EVEN_REG:1340 GENERAL_REGS:1340 VFP_D0_D7_REGS:20100 VFP_LO_REGS:20100 ALL_REGS:20100 MEM:13400
  r130 costs: LO_REGS:0 HI_REGS:1340 CALLER_SAVE_REGS:1340 EVEN_REG:1340 GENERAL_REGS:1340 VFP_D0_D7_REGS:20100 VFP_LO_REGS:20100 ALL_REGS:20100 MEM:13400
  r129 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r128 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r127 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r126 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r125 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r123 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r122 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r121 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r120 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r119 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r117 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r116 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000

;;   ======================================================
;;   -- basic block 2 from 127 to 48 -- before reload
;;   ======================================================

;;	  0--> b  0: i   8 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   9 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  10 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  11 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  12 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  13 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  14 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  15 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  16 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  17 r139=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 127 r162=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i  18 r113=[r139+0x4c]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  34 r142=0x300000004                        :cortex_m4_ex:GENERAL_REGS+2(2)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  19 r114=r113|0x1                           :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i  21 [r139+0x4c]=r114                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  22 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  24 r115=[r139+0x4c]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i   2 r138=r162                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  8--> b  0: i  25 r116=r115&0x1                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  26 [sfp-0x20]=r116                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  27 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  40 r1=sfp-0x18                             :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  35 [sfp-0x18]=r142                         :cortex_m4_ex*3:@GENERAL_REGS+0(-2)@VFP_LO_REGS+0(0)
;;	 12--> b  0: i  36 r143=0x200000000                        :cortex_m4_ex:GENERAL_REGS+2(2)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  37 [sfp-0x10]=r143                         :cortex_m4_ex*3:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  41 r0=0x48000000                           :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 15--> b  0: i  28 r128=[sfp-0x20]                         :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+0(0)@VFP_LO_REGS+0(0)
;;	 15--> b  0: i  29 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 15--> b  0: i  30 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 15--> b  0: i  31 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 15--> b  0: i  32 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 15--> b  0: i  33 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 15--> b  0: i  38 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 16--> b  0: i  42 {call [`HAL_GPIO_Init'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 16--> b  0: i  43 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 17--> b  0: i  45 r117=[r139+0x58]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 19--> b  0: i  47 cc=cmp(zxt(r117,0x1,0x1c),0)            :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 20--> b  0: i  48 pc={(cc!=0)?L126:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 20
;;   new head = 8
;;   new tail = 48

;;   ======================================================
;;   -- basic block 3 from 50 to 128 -- before reload
;;   ======================================================

;;	  0--> b  0: i  50 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  51 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  52 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  54 r119=[r139+0x58]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   4 r127=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  55 r120=r119|0x10000000                    :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  57 [r139+0x58]=r120                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  58 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  60 r121=[r139+0x58]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  61 r122=r121&0x10000000                    :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  62 [sfp-0x1c]=r122                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  63 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  64 r129=[sfp-0x1c]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  65 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  66 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  67 loc 0x1                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 128 pc=L68                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 9
;;   new head = 50
;;   new tail = 128

;;   ======================================================
;;   -- basic block 4 from 5 to 5 -- before reload
;;   ======================================================

;;	  0--> b  0: i   5 r127=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 5
;;   new tail = 5

;;   ======================================================
;;   -- basic block 5 from 70 to 76 -- before reload
;;   ======================================================

;;	  0--> b  0: i  70 loc r127#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  71 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  72 r150=0x40007000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  73 r123=[r150]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  75 cc=cmp(zxt(r123,0x1,0x8),0)             :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  76 pc={(cc==0)?L90:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 70
;;   new tail = 76

;;   ======================================================
;;   -- basic block 6 from 78 to 130 -- before reload
;;   ======================================================

;;	  0--> b  0: i  78 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  79 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  80 r152=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  81 r130=[r152+0x90]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  82 r153=r130&0xfffffffffcffffff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  83 r154=r153|r138                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  84 r133=r154|0x1000000                     :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  86 [r152+0x90]=r133                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  87 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 130 pc=L107                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 8
;;   new head = 78
;;   new tail = 130

;;   ======================================================
;;   -- basic block 7 from 92 to 106 -- before reload
;;   ======================================================

;;	  0--> b  0: i  92 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  93 {call [`HAL_PWR_EnableBkUpAccess'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  94 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  95 loc 0x1                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  96 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  97 r156=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  98 r134=[r156+0x90]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  99 r157=r134&0xfffffffffcffffff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 100 r158=r157|r138                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 101 r137=r158|0x1000000                     :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 103 [r156+0x90]=r137                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 104 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 105 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 106 {call [`HAL_PWR_DisableBkUpAccess'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 9
;;   new head = 92
;;   new tail = 106

;;   ======================================================
;;   -- basic block 8 from 109 to 111 -- before reload
;;   ======================================================

;;	  0--> b  0: i 109 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 111 {pc={(r127==0)?L121:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 109
;;   new tail = 111

;;   ======================================================
;;   -- basic block 9 from 113 to 118 -- before reload
;;   ======================================================

;;	  0--> b  0: i 113 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 114 r160=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 115 r125=[r160+0x58]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 116 r126=r125&0xffffffffefffffff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 118 [r160+0x58]=r126                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 113
;;   new tail = 118


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_RCCEx_EnableLSCO

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={5d,2u} r1={5d,1u} r2={4d} r3={4d} r7={1d,10u} r12={6d} r13={1d,13u} r14={4d} r15={3d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={6d,2u} r101={3d} r102={1d,17u} r103={1d,9u} r104={3d} r105={3d} r106={3d} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r125={1d,1u} r126={1d,1u} r127={2d,2u} r128={1d} r129={1d} r130={1d,1u} r133={1d,1u} r134={1d,1u} r137={1d,1u} r138={1d,2u} r139={1d,7u} r142={1d,1u} r143={1d,1u} r150={1d,1u} r152={1d,2u} r153={1d,1u} r154={1d,1u} r156={1d,2u} r157={1d,1u} r158={1d,1u} r160={1d,2u} r162={1d,1u} 
;;    total ref usage 401{306d,95u,0e} in 93{90 regular + 3 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)
(note 6 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 6 39 2 NOTE_INSN_FUNCTION_BEG)
(note 39 3 46 2 NOTE_INSN_DELETED)
(note 46 39 8 2 NOTE_INSN_DELETED)
(debug_insn 8 46 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1360:3 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1361:3 -1
     (nil))
(debug_insn 10 9 11 2 (var_location:QI pwrclkchanged (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1361:20 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1362:3 -1
     (nil))
(debug_insn 12 11 13 2 (var_location:QI backupchanged (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1362:20 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1365:3 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1368:3 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1368:3 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1368:3 -1
     (nil))
(insn 17 16 127 2 (set (reg/f:SI 139)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1368:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 127 17 18 2 (set (reg:SI 162)
        (reg:SI 0 r0 [ LSCOSource ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1359:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ LSCOSource ])
        (nil)))
(insn 18 127 34 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 139)
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1368:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 34 18 19 2 (set (reg:DI 142)
        (const_int 12884901892 [0x300000004])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1371:23 729 {*movdi_vfp}
     (nil))
(insn 19 34 21 2 (set (reg:SI 114 [ _2 ])
        (ior:SI (reg:SI 113 [ _1 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1368:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 21 19 22 2 (set (mem/v:SI (plus:SI (reg/f:SI 139)
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1368:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(debug_insn 22 21 24 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1368:3 -1
     (nil))
(insn 24 22 2 2 (set (reg:SI 115 [ _3 ])
        (mem/v:SI (plus:SI (reg/f:SI 139)
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1368:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 2 24 25 2 (set (reg/v:SI 138 [ LSCOSource ])
        (reg:SI 162)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1359:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 162)
        (nil)))
(insn 25 2 26 2 (set (reg:SI 116 [ _4 ])
        (and:SI (reg:SI 115 [ _3 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1368:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(insn 26 25 27 2 (set (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -32 [0xffffffffffffffe0])) [1 tmpreg+0 S4 A64])
        (reg:SI 116 [ _4 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1368:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(debug_insn 27 26 40 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1368:3 -1
     (nil))
(insn 40 27 35 2 (set (reg:SI 1 r1)
        (plus:SI (reg/f:SI 102 sfp)
            (const_int -24 [0xffffffffffffffe8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1375:3 7 {*arm_addsi3}
     (nil))
(insn 35 40 36 2 (set (mem/c:DI (plus:SI (reg/f:SI 102 sfp)
                (const_int -24 [0xffffffffffffffe8])) [1 MEM <vector(2) long unsigned int> [(long unsigned int *)&GPIO_InitStruct]+0 S8 A64])
        (reg:DI 142)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1371:23 729 {*movdi_vfp}
     (expr_list:REG_DEAD (reg:DI 142)
        (nil)))
(insn 36 35 37 2 (set (reg:DI 143)
        (const_int 8589934592 [0x200000000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1371:23 729 {*movdi_vfp}
     (nil))
(insn 37 36 41 2 (set (mem/c:DI (plus:SI (reg/f:SI 102 sfp)
                (const_int -16 [0xfffffffffffffff0])) [1 MEM <vector(2) long unsigned int> [(long unsigned int *)&GPIO_InitStruct + 8B]+0 S8 A64])
        (reg:DI 143)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1371:23 729 {*movdi_vfp}
     (expr_list:REG_DEAD (reg:DI 143)
        (nil)))
(insn 41 37 28 2 (set (reg:SI 0 r0)
        (const_int 1207959552 [0x48000000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1375:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 28 41 29 2 (set (reg:SI 128 [ vol.1_28 ])
        (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -32 [0xffffffffffffffe0])) [1 tmpreg+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1368:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_UNUSED (reg:SI 128 [ vol.1_28 ])
        (nil)))
(debug_insn 29 28 30 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1368:3 -1
     (nil))
(debug_insn 30 29 31 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1371:3 -1
     (nil))
(debug_insn 31 30 32 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1372:3 -1
     (nil))
(debug_insn 32 31 33 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1373:3 -1
     (nil))
(debug_insn 33 32 38 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1374:3 -1
     (nil))
(debug_insn 38 33 42 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1375:3 -1
     (nil))
(call_insn 42 38 43 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_GPIO_Init") [flags 0x41]  <function_decl 00000000068b8500 HAL_GPIO_Init>) [0 HAL_GPIO_Init S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1375:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GPIO_Init") [flags 0x41]  <function_decl 00000000068b8500 HAL_GPIO_Init>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 43 42 45 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1378:3 -1
     (nil))
(insn 45 43 47 2 (set (reg:SI 117 [ _5 ])
        (mem/v:SI (plus:SI (reg/f:SI 139)
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1378:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 47 45 48 2 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 117 [ _5 ])
                (const_int 1 [0x1])
                (const_int 28 [0x1c]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1378:5 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
        (nil)))
(jump_insn 48 47 49 2 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 126)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1378:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 126)
(note 49 48 50 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 50 49 51 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1380:5 -1
     (nil))
(debug_insn 51 50 52 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1380:5 -1
     (nil))
(debug_insn 52 51 54 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1380:5 -1
     (nil))
(insn 54 52 4 3 (set (reg:SI 119 [ _7 ])
        (mem/v:SI (plus:SI (reg/f:SI 139)
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1380:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 4 54 55 3 (set (reg/v:SI 127 [ pwrclkchanged ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1381:19 728 {*thumb2_movsi_vfp}
     (nil))
(insn 55 4 57 3 (set (reg:SI 120 [ _8 ])
        (ior:SI (reg:SI 119 [ _7 ])
            (const_int 268435456 [0x10000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1380:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
        (nil)))
(insn 57 55 58 3 (set (mem/v:SI (plus:SI (reg/f:SI 139)
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])
        (reg:SI 120 [ _8 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1380:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 120 [ _8 ])
        (nil)))
(debug_insn 58 57 60 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1380:5 -1
     (nil))
(insn 60 58 61 3 (set (reg:SI 121 [ _9 ])
        (mem/v:SI (plus:SI (reg/f:SI 139)
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1380:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 139)
        (nil)))
(insn 61 60 62 3 (set (reg:SI 122 [ _10 ])
        (and:SI (reg:SI 121 [ _9 ])
            (const_int 268435456 [0x10000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1380:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 121 [ _9 ])
        (nil)))
(insn 62 61 63 3 (set (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -28 [0xffffffffffffffe4])) [1 tmpreg+0 S4 A32])
        (reg:SI 122 [ _10 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1380:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 122 [ _10 ])
        (nil)))
(debug_insn 63 62 64 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1380:5 -1
     (nil))
(insn 64 63 65 3 (set (reg:SI 129 [ vol.2_36 ])
        (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -28 [0xffffffffffffffe4])) [1 tmpreg+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1380:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_UNUSED (reg:SI 129 [ vol.2_36 ])
        (nil)))
(debug_insn 65 64 66 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1380:5 -1
     (nil))
(debug_insn 66 65 67 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1381:5 -1
     (nil))
(debug_insn 67 66 128 3 (var_location:QI pwrclkchanged (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1381:19 -1
     (nil))
(jump_insn 128 67 129 3 (set (pc)
        (label_ref 68)) 284 {*arm_jump}
     (nil)
 -> 68)
(barrier 129 128 126)
(code_label 126 129 125 4 417 (nil) [1 uses])
(note 125 126 5 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 5 125 68 4 (set (reg/v:SI 127 [ pwrclkchanged ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1361:20 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 68 5 69 5 413 (nil) [1 uses])
(note 69 68 74 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 74 69 70 5 NOTE_INSN_DELETED)
(debug_insn 70 74 71 5 (var_location:QI pwrclkchanged (subreg:QI (reg/v:SI 127 [ pwrclkchanged ]) 0)) -1
     (nil))
(debug_insn 71 70 72 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1383:3 -1
     (nil))
(insn 72 71 73 5 (set (reg/f:SI 150)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1383:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 73 72 75 5 (set (reg:SI 123 [ _11 ])
        (mem/v:SI (reg/f:SI 150) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1383:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 150)
        (nil)))
(insn 75 73 76 5 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 123 [ _11 ])
                (const_int 1 [0x1])
                (const_int 8 [0x8]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1383:5 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 123 [ _11 ])
        (nil)))
(jump_insn 76 75 77 5 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 90)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1383:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 354334804 (nil)))
 -> 90)
(note 77 76 78 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 78 77 79 6 (var_location:QI backupchanged (const_int 0 [0])) -1
     (nil))
(debug_insn 79 78 80 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1389:3 -1
     (nil))
(insn 80 79 81 6 (set (reg/f:SI 152)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1389:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 81 80 82 6 (set (reg:SI 130 [ _45 ])
        (mem/v:SI (plus:SI (reg/f:SI 152)
                (const_int 144 [0x90])) [1 MEM[(struct RCC_TypeDef *)1073876992B].BDCR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1389:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 82 81 83 6 (set (reg:SI 153)
        (and:SI (reg:SI 130 [ _45 ])
            (const_int -50331649 [0xfffffffffcffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1389:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 130 [ _45 ])
        (nil)))
(insn 83 82 84 6 (set (reg:SI 154)
        (ior:SI (reg:SI 153)
            (reg/v:SI 138 [ LSCOSource ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1389:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 153)
        (expr_list:REG_DEAD (reg/v:SI 138 [ LSCOSource ])
            (nil))))
(insn 84 83 86 6 (set (reg:SI 133 [ _48 ])
        (ior:SI (reg:SI 154)
            (const_int 16777216 [0x1000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1389:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 154)
        (nil)))
(insn 86 84 87 6 (set (mem/v:SI (plus:SI (reg/f:SI 152)
                (const_int 144 [0x90])) [1 MEM[(struct RCC_TypeDef *)1073876992B].BDCR+0 S4 A64])
        (reg:SI 133 [ _48 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1389:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 152)
        (expr_list:REG_DEAD (reg:SI 133 [ _48 ])
            (nil))))
(debug_insn 87 86 130 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1391:3 -1
     (nil))
(jump_insn 130 87 131 6 (set (pc)
        (label_ref 107)) 284 {*arm_jump}
     (nil)
 -> 107)
(barrier 131 130 90)
(code_label 90 131 91 7 414 (nil) [1 uses])
(note 91 90 92 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 92 91 93 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1385:5 -1
     (nil))
(call_insn 93 92 94 7 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_PWR_EnableBkUpAccess") [flags 0x41]  <function_decl 0000000006b66300 HAL_PWR_EnableBkUpAccess>) [0 HAL_PWR_EnableBkUpAccess S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1385:5 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_PWR_EnableBkUpAccess") [flags 0x41]  <function_decl 0000000006b66300 HAL_PWR_EnableBkUpAccess>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(debug_insn 94 93 95 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1386:5 -1
     (nil))
(debug_insn 95 94 96 7 (var_location:QI backupchanged (const_int 1 [0x1])) -1
     (nil))
(debug_insn 96 95 97 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1389:3 -1
     (nil))
(insn 97 96 98 7 (set (reg/f:SI 156)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1389:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 98 97 99 7 (set (reg:SI 134 [ _52 ])
        (mem/v:SI (plus:SI (reg/f:SI 156)
                (const_int 144 [0x90])) [1 MEM[(struct RCC_TypeDef *)1073876992B].BDCR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1389:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 99 98 100 7 (set (reg:SI 157)
        (and:SI (reg:SI 134 [ _52 ])
            (const_int -50331649 [0xfffffffffcffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1389:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 134 [ _52 ])
        (nil)))
(insn 100 99 101 7 (set (reg:SI 158)
        (ior:SI (reg:SI 157)
            (reg/v:SI 138 [ LSCOSource ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1389:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 157)
        (expr_list:REG_DEAD (reg/v:SI 138 [ LSCOSource ])
            (nil))))
(insn 101 100 103 7 (set (reg:SI 137 [ _55 ])
        (ior:SI (reg:SI 158)
            (const_int 16777216 [0x1000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1389:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 158)
        (nil)))
(insn 103 101 104 7 (set (mem/v:SI (plus:SI (reg/f:SI 156)
                (const_int 144 [0x90])) [1 MEM[(struct RCC_TypeDef *)1073876992B].BDCR+0 S4 A64])
        (reg:SI 137 [ _55 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1389:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 156)
        (expr_list:REG_DEAD (reg:SI 137 [ _55 ])
            (nil))))
(debug_insn 104 103 105 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1391:3 -1
     (nil))
(debug_insn 105 104 106 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1393:5 -1
     (nil))
(call_insn 106 105 107 7 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_PWR_DisableBkUpAccess") [flags 0x41]  <function_decl 0000000006b66400 HAL_PWR_DisableBkUpAccess>) [0 HAL_PWR_DisableBkUpAccess S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1393:5 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_PWR_DisableBkUpAccess") [flags 0x41]  <function_decl 0000000006b66400 HAL_PWR_DisableBkUpAccess>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(code_label 107 106 108 8 415 (nil) [1 uses])
(note 108 107 110 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(note 110 108 109 8 NOTE_INSN_DELETED)
(debug_insn 109 110 111 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1395:3 -1
     (nil))
(jump_insn 111 109 112 8 (parallel [
            (set (pc)
                (if_then_else (eq (reg/v:SI 127 [ pwrclkchanged ])
                        (const_int 0 [0]))
                    (label_ref:SI 121)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1395:5 1024 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg/v:SI 127 [ pwrclkchanged ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 708669604 (nil))))
 -> 121)
(note 112 111 113 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 113 112 114 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1397:5 -1
     (nil))
(insn 114 113 115 9 (set (reg/f:SI 160)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1397:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 115 114 116 9 (set (reg:SI 125 [ _17 ])
        (mem/v:SI (plus:SI (reg/f:SI 160)
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1397:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 116 115 118 9 (set (reg:SI 126 [ _18 ])
        (and:SI (reg:SI 125 [ _17 ])
            (const_int -268435457 [0xffffffffefffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1397:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 125 [ _17 ])
        (nil)))
(insn 118 116 121 9 (set (mem/v:SI (plus:SI (reg/f:SI 160)
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])
        (reg:SI 126 [ _18 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1397:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 160)
        (expr_list:REG_DEAD (reg:SI 126 [ _18 ])
            (nil))))
(code_label 121 118 122 10 412 (nil) [1 uses])
(note 122 121 137 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(note 137 122 0 NOTE_INSN_DELETED)

;; Function HAL_RCCEx_DisableLSCO (HAL_RCCEx_DisableLSCO, funcdef_no=338, decl_uid=7444, cgraph_uid=342, symbol_order=341)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 11 n_edges 13 count 11 (    1)


HAL_RCCEx_DisableLSCO

Dataflow summary:
def_info->table_size = 212, use_info->table_size = 73
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={3d} r1={3d} r2={3d} r3={3d} r7={1d,10u} r12={4d} r13={1d,12u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={5d,2u} r101={2d} r102={1d,12u} r103={1d,9u} r104={2d} r105={2d} r106={2d} r113={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r121={1d,1u} r122={1d,1u} r123={2d,2u} r124={1d} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,4u} r134={1d,1u} r136={1d,2u} r138={1d,2u} r140={1d,2u} 
;;    total ref usage 280{210d,70u,0e} in 60{58 regular + 2 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d2(0){ }d5(1){ }d8(2){ }d11(3){ }d12(7){ }d17(13){ }d20(14){ }d25(16){ }d28(17){ }d31(18){ }d34(19){ }d37(20){ }d40(21){ }d43(22){ }d46(23){ }d49(24){ }d52(25){ }d55(26){ }d58(27){ }d61(28){ }d64(29){ }d67(30){ }d70(31){ }d182(102){ }d183(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 113 129
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 113 129
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129

( 2 )->[3]->( 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ }u9(13){ }u10(102){ }u11(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; lr  def 	 115 116 117 118 123 124
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; live  gen 	 115 116 117 118 123 124
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u21(7){ }u22(13){ }u23(102){ }u24(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 123
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 123
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123

( 4 3 )->[5]->( 7 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u25(7){ }u26(13){ }u27(102){ }u28(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 119 134
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; live  gen 	 100 [cc] 119 134
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123

( 5 )->[6]->( 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u34(7){ }u35(13){ }u36(102){ }u37(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 125 126 136
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; live  gen 	 125 126 136
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123

( 5 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u42(7){ }u43(13){ }u44(102){ }u45(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 127 128 138
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; live  gen 	 127 128 138
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123

( 7 6 )->[8]->( 9 10 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u52(7){ }u53(13){ }u54(102){ }u55(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 8 )->[9]->( 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u58(7){ }u59(13){ }u60(102){ }u61(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 121 122 140
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 121 122 140
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 9 8 )->[10]->( 1 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u66(7){ }u67(13){ }u68(102){ }u69(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 10 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u70(7){ }u71(13){ }u72(102){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 16 to worklist
  Adding insn 13 to worklist
  Adding insn 91 to worklist
  Adding insn 32 to worklist
  Adding insn 30 to worklist
  Adding insn 28 to worklist
  Adding insn 25 to worklist
  Adding insn 22 to worklist
  Adding insn 44 to worklist
  Adding insn 41 to worklist
  Adding insn 93 to worklist
  Adding insn 52 to worklist
  Adding insn 49 to worklist
  Adding insn 70 to worklist
  Adding insn 67 to worklist
  Adding insn 64 to worklist
  Adding insn 59 to worklist
  Adding insn 75 to worklist
  Adding insn 82 to worklist
  Adding insn 79 to worklist
Finished finding needed instructions:
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 80 to worklist
  Adding insn 78 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
  Adding insn 65 to worklist
  Adding insn 63 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
  Adding insn 50 to worklist
  Adding insn 48 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
  Adding insn 43 to worklist
  Adding insn 40 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
  Adding insn 3 to worklist
  Adding insn 29 to worklist
  Adding insn 23 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
  Adding insn 4 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
  Adding insn 15 to worklist
  Adding insn 12 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 11 n_edges 13 count 11 (    1)

Pass 0 for finding pseudo/allocno costs


  r140 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:14960 VFP_LO_REGS:14960 ALL_REGS:14960 MEM:8500
  r138 costs: LO_REGS:0 HI_REGS:660 CALLER_SAVE_REGS:660 EVEN_REG:660 GENERAL_REGS:660 VFP_D0_D7_REGS:14520 VFP_LO_REGS:14520 ALL_REGS:14520 MEM:8250
  r136 costs: LO_REGS:0 HI_REGS:1340 CALLER_SAVE_REGS:1340 EVEN_REG:1340 GENERAL_REGS:1340 VFP_D0_D7_REGS:29480 VFP_LO_REGS:29480 ALL_REGS:29480 MEM:16750
  r134 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  r129 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:51500 VFP_LO_REGS:51500 ALL_REGS:51500 MEM:30000
  r128 costs: LO_REGS:0 HI_REGS:660 CALLER_SAVE_REGS:660 EVEN_REG:660 GENERAL_REGS:660 VFP_D0_D7_REGS:9900 VFP_LO_REGS:9900 ALL_REGS:9900 MEM:6600
  r127 costs: LO_REGS:0 HI_REGS:660 CALLER_SAVE_REGS:660 EVEN_REG:660 GENERAL_REGS:660 VFP_D0_D7_REGS:9900 VFP_LO_REGS:9900 ALL_REGS:9900 MEM:6600
  r126 costs: LO_REGS:0 HI_REGS:1340 CALLER_SAVE_REGS:1340 EVEN_REG:1340 GENERAL_REGS:1340 VFP_D0_D7_REGS:20100 VFP_LO_REGS:20100 ALL_REGS:20100 MEM:13400
  r125 costs: LO_REGS:0 HI_REGS:1340 CALLER_SAVE_REGS:1340 EVEN_REG:1340 GENERAL_REGS:1340 VFP_D0_D7_REGS:20100 VFP_LO_REGS:20100 ALL_REGS:20100 MEM:13400
  r124 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r123 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  r122 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r121 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r119 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r118 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r117 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r116 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r115 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000


Pass 1 for finding pseudo/allocno costs

    r141: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r140: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r139: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r138: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r137: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r136: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r135: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r134: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r133: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r132: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r131: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r130: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r129: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r140 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:15300 VFP_LO_REGS:15300 ALL_REGS:15300 MEM:10200
  r138 costs: LO_REGS:0 HI_REGS:660 CALLER_SAVE_REGS:660 EVEN_REG:660 GENERAL_REGS:660 VFP_D0_D7_REGS:14850 VFP_LO_REGS:14850 ALL_REGS:14850 MEM:9900
  r136 costs: LO_REGS:0 HI_REGS:1340 CALLER_SAVE_REGS:1340 EVEN_REG:1340 GENERAL_REGS:1340 VFP_D0_D7_REGS:30150 VFP_LO_REGS:30150 ALL_REGS:30150 MEM:20100
  r134 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r129 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:52500 VFP_LO_REGS:52500 ALL_REGS:52500 MEM:35000
  r128 costs: LO_REGS:0 HI_REGS:660 CALLER_SAVE_REGS:660 EVEN_REG:660 GENERAL_REGS:660 VFP_D0_D7_REGS:9900 VFP_LO_REGS:9900 ALL_REGS:9900 MEM:6600
  r127 costs: LO_REGS:0 HI_REGS:660 CALLER_SAVE_REGS:660 EVEN_REG:660 GENERAL_REGS:660 VFP_D0_D7_REGS:9900 VFP_LO_REGS:9900 ALL_REGS:9900 MEM:6600
  r126 costs: LO_REGS:0 HI_REGS:1340 CALLER_SAVE_REGS:1340 EVEN_REG:1340 GENERAL_REGS:1340 VFP_D0_D7_REGS:20100 VFP_LO_REGS:20100 ALL_REGS:20100 MEM:13400
  r125 costs: LO_REGS:0 HI_REGS:1340 CALLER_SAVE_REGS:1340 EVEN_REG:1340 GENERAL_REGS:1340 VFP_D0_D7_REGS:20100 VFP_LO_REGS:20100 ALL_REGS:20100 MEM:13400
  r124 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r123 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r122 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r121 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r119 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r118 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r117 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r116 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r115 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000

;;   ======================================================
;;   -- basic block 2 from 7 to 16 -- before reload
;;   ======================================================

;;	  0--> b  0: i   7 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   8 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   9 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  10 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  11 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  12 r129=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  13 r113=[r129+0x58]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  15 cc=cmp(zxt(r113,0x1,0x1c),0)            :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  16 pc={(cc!=0)?L90:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 7
;;   new tail = 16

;;   ======================================================
;;   -- basic block 3 from 18 to 91 -- before reload
;;   ======================================================

;;	  0--> b  0: i  18 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  19 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  20 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  22 r115=[r129+0x58]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   3 r123=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  23 r116=r115|0x10000000                    :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  25 [r129+0x58]=r116                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  26 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  28 r117=[r129+0x58]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  29 r118=r117&0x10000000                    :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  30 [sfp-0x4]=r118                          :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  31 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  32 r124=[sfp-0x4]                          :cortex_m4_a,cortex_m4_b:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  33 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  34 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  35 loc 0x1                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  91 pc=L36                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 9
;;   new head = 18
;;   new tail = 91

;;   ======================================================
;;   -- basic block 4 from 4 to 4 -- before reload
;;   ======================================================

;;	  0--> b  0: i   4 r123=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 4
;;   new tail = 4

;;   ======================================================
;;   -- basic block 5 from 38 to 44 -- before reload
;;   ======================================================

;;	  0--> b  0: i  38 loc r123#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  39 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  40 r134=0x40007000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  41 r119=[r134]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  43 cc=cmp(zxt(r119,0x1,0x8),0)             :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  44 pc={(cc==0)?L56:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 38
;;   new tail = 44

;;   ======================================================
;;   -- basic block 6 from 46 to 93 -- before reload
;;   ======================================================

;;	  0--> b  0: i  46 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  47 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  48 r136=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  49 r125=[r136+0x90]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  50 r126=r125&0xfffffffffeffffff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  52 [r136+0x90]=r126                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  53 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  93 pc=L71                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 46
;;   new tail = 93

;;   ======================================================
;;   -- basic block 7 from 58 to 70 -- before reload
;;   ======================================================

;;	  0--> b  0: i  58 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  59 {call [`HAL_PWR_EnableBkUpAccess'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  60 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  61 loc 0x1                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  62 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  63 r138=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  64 r127=[r138+0x90]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  65 r128=r127&0xfffffffffeffffff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  67 [r138+0x90]=r128                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  68 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  69 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  70 {call [`HAL_PWR_DisableBkUpAccess'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 7
;;   new head = 58
;;   new tail = 70

;;   ======================================================
;;   -- basic block 8 from 73 to 75 -- before reload
;;   ======================================================

;;	  0--> b  0: i  73 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  75 {pc={(r123==0)?L85:pc};clobber cc;}     :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 73
;;   new tail = 75

;;   ======================================================
;;   -- basic block 9 from 77 to 82 -- before reload
;;   ======================================================

;;	  0--> b  0: i  77 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  78 r140=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  79 r121=[r140+0x58]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  80 r122=r121&0xffffffffefffffff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  82 [r140+0x58]=r122                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 77
;;   new tail = 82


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_RCCEx_DisableLSCO

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={3d} r1={3d} r2={3d} r3={3d} r7={1d,10u} r12={4d} r13={1d,12u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={5d,2u} r101={2d} r102={1d,12u} r103={1d,9u} r104={2d} r105={2d} r106={2d} r113={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r121={1d,1u} r122={1d,1u} r123={2d,2u} r124={1d} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,4u} r134={1d,1u} r136={1d,2u} r138={1d,2u} r140={1d,2u} 
;;    total ref usage 280{210d,70u,0e} in 60{58 regular + 2 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 5 14 2 NOTE_INSN_FUNCTION_BEG)
(note 14 2 7 2 NOTE_INSN_DELETED)
(debug_insn 7 14 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1407:3 -1
     (nil))
(debug_insn 8 7 9 2 (var_location:QI pwrclkchanged (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1407:20 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1408:3 -1
     (nil))
(debug_insn 10 9 11 2 (var_location:QI backupchanged (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1408:20 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1411:3 -1
     (nil))
(insn 12 11 13 2 (set (reg/f:SI 129)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1411:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 13 12 15 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 129)
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1411:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 15 13 16 2 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 113 [ _1 ])
                (const_int 1 [0x1])
                (const_int 28 [0x1c]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1411:5 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(jump_insn 16 15 17 2 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 90)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1411:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 90)
(note 17 16 18 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 18 17 19 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1413:5 -1
     (nil))
(debug_insn 19 18 20 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1413:5 -1
     (nil))
(debug_insn 20 19 22 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1413:5 -1
     (nil))
(insn 22 20 3 3 (set (reg:SI 115 [ _3 ])
        (mem/v:SI (plus:SI (reg/f:SI 129)
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1413:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 3 22 23 3 (set (reg/v:SI 123 [ pwrclkchanged ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1414:19 728 {*thumb2_movsi_vfp}
     (nil))
(insn 23 3 25 3 (set (reg:SI 116 [ _4 ])
        (ior:SI (reg:SI 115 [ _3 ])
            (const_int 268435456 [0x10000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1413:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(insn 25 23 26 3 (set (mem/v:SI (plus:SI (reg/f:SI 129)
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])
        (reg:SI 116 [ _4 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1413:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(debug_insn 26 25 28 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1413:5 -1
     (nil))
(insn 28 26 29 3 (set (reg:SI 117 [ _5 ])
        (mem/v:SI (plus:SI (reg/f:SI 129)
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1413:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 129)
        (nil)))
(insn 29 28 30 3 (set (reg:SI 118 [ _6 ])
        (and:SI (reg:SI 117 [ _5 ])
            (const_int 268435456 [0x10000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1413:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
        (nil)))
(insn 30 29 31 3 (set (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 tmpreg+0 S4 A32])
        (reg:SI 118 [ _6 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1413:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (nil)))
(debug_insn 31 30 32 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1413:5 -1
     (nil))
(insn 32 31 33 3 (set (reg:SI 124 [ vol.3_22 ])
        (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 tmpreg+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1413:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_UNUSED (reg:SI 124 [ vol.3_22 ])
        (nil)))
(debug_insn 33 32 34 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1413:5 -1
     (nil))
(debug_insn 34 33 35 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1414:5 -1
     (nil))
(debug_insn 35 34 91 3 (var_location:QI pwrclkchanged (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1414:19 -1
     (nil))
(jump_insn 91 35 92 3 (set (pc)
        (label_ref 36)) 284 {*arm_jump}
     (nil)
 -> 36)
(barrier 92 91 90)
(code_label 90 92 89 4 427 (nil) [1 uses])
(note 89 90 4 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 4 89 36 4 (set (reg/v:SI 123 [ pwrclkchanged ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1407:20 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 36 4 37 5 423 (nil) [1 uses])
(note 37 36 42 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 42 37 38 5 NOTE_INSN_DELETED)
(debug_insn 38 42 39 5 (var_location:QI pwrclkchanged (subreg:QI (reg/v:SI 123 [ pwrclkchanged ]) 0)) -1
     (nil))
(debug_insn 39 38 40 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1416:3 -1
     (nil))
(insn 40 39 41 5 (set (reg/f:SI 134)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1416:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 41 40 43 5 (set (reg:SI 119 [ _7 ])
        (mem/v:SI (reg/f:SI 134) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1416:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 134)
        (nil)))
(insn 43 41 44 5 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 119 [ _7 ])
                (const_int 1 [0x1])
                (const_int 8 [0x8]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1416:5 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
        (nil)))
(jump_insn 44 43 45 5 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 56)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1416:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 354334804 (nil)))
 -> 56)
(note 45 44 46 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 46 45 47 6 (var_location:QI backupchanged (const_int 0 [0])) -1
     (nil))
(debug_insn 47 46 48 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1423:3 -1
     (nil))
(insn 48 47 49 6 (set (reg/f:SI 136)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1423:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 49 48 50 6 (set (reg:SI 125 [ _29 ])
        (mem/v:SI (plus:SI (reg/f:SI 136)
                (const_int 144 [0x90])) [1 MEM[(struct RCC_TypeDef *)1073876992B].BDCR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1423:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 50 49 52 6 (set (reg:SI 126 [ _30 ])
        (and:SI (reg:SI 125 [ _29 ])
            (const_int -16777217 [0xfffffffffeffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1423:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 125 [ _29 ])
        (nil)))
(insn 52 50 53 6 (set (mem/v:SI (plus:SI (reg/f:SI 136)
                (const_int 144 [0x90])) [1 MEM[(struct RCC_TypeDef *)1073876992B].BDCR+0 S4 A64])
        (reg:SI 126 [ _30 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1423:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 136)
        (expr_list:REG_DEAD (reg:SI 126 [ _30 ])
            (nil))))
(debug_insn 53 52 93 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1426:3 -1
     (nil))
(jump_insn 93 53 94 6 (set (pc)
        (label_ref 71)) 284 {*arm_jump}
     (nil)
 -> 71)
(barrier 94 93 56)
(code_label 56 94 57 7 424 (nil) [1 uses])
(note 57 56 58 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 58 57 59 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1419:5 -1
     (nil))
(call_insn 59 58 60 7 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_PWR_EnableBkUpAccess") [flags 0x41]  <function_decl 0000000006b66300 HAL_PWR_EnableBkUpAccess>) [0 HAL_PWR_EnableBkUpAccess S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1419:5 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_PWR_EnableBkUpAccess") [flags 0x41]  <function_decl 0000000006b66300 HAL_PWR_EnableBkUpAccess>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(debug_insn 60 59 61 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1420:5 -1
     (nil))
(debug_insn 61 60 62 7 (var_location:QI backupchanged (const_int 1 [0x1])) -1
     (nil))
(debug_insn 62 61 63 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1423:3 -1
     (nil))
(insn 63 62 64 7 (set (reg/f:SI 138)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1423:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 64 63 65 7 (set (reg:SI 127 [ _34 ])
        (mem/v:SI (plus:SI (reg/f:SI 138)
                (const_int 144 [0x90])) [1 MEM[(struct RCC_TypeDef *)1073876992B].BDCR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1423:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 65 64 67 7 (set (reg:SI 128 [ _35 ])
        (and:SI (reg:SI 127 [ _34 ])
            (const_int -16777217 [0xfffffffffeffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1423:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 127 [ _34 ])
        (nil)))
(insn 67 65 68 7 (set (mem/v:SI (plus:SI (reg/f:SI 138)
                (const_int 144 [0x90])) [1 MEM[(struct RCC_TypeDef *)1073876992B].BDCR+0 S4 A64])
        (reg:SI 128 [ _35 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1423:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 138)
        (expr_list:REG_DEAD (reg:SI 128 [ _35 ])
            (nil))))
(debug_insn 68 67 69 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1426:3 -1
     (nil))
(debug_insn 69 68 70 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1429:5 -1
     (nil))
(call_insn 70 69 71 7 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_PWR_DisableBkUpAccess") [flags 0x41]  <function_decl 0000000006b66400 HAL_PWR_DisableBkUpAccess>) [0 HAL_PWR_DisableBkUpAccess S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1429:5 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_PWR_DisableBkUpAccess") [flags 0x41]  <function_decl 0000000006b66400 HAL_PWR_DisableBkUpAccess>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(code_label 71 70 72 8 425 (nil) [1 uses])
(note 72 71 74 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(note 74 72 73 8 NOTE_INSN_DELETED)
(debug_insn 73 74 75 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1431:3 -1
     (nil))
(jump_insn 75 73 76 8 (parallel [
            (set (pc)
                (if_then_else (eq (reg/v:SI 123 [ pwrclkchanged ])
                        (const_int 0 [0]))
                    (label_ref:SI 85)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1431:5 1024 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg/v:SI 123 [ pwrclkchanged ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 708669604 (nil))))
 -> 85)
(note 76 75 77 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 77 76 78 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1433:5 -1
     (nil))
(insn 78 77 79 9 (set (reg/f:SI 140)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1433:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 79 78 80 9 (set (reg:SI 121 [ _11 ])
        (mem/v:SI (plus:SI (reg/f:SI 140)
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1433:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 80 79 82 9 (set (reg:SI 122 [ _12 ])
        (and:SI (reg:SI 121 [ _11 ])
            (const_int -268435457 [0xffffffffefffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1433:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 121 [ _11 ])
        (nil)))
(insn 82 80 85 9 (set (mem/v:SI (plus:SI (reg/f:SI 140)
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])
        (reg:SI 122 [ _12 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1433:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 140)
        (expr_list:REG_DEAD (reg:SI 122 [ _12 ])
            (nil))))
(code_label 85 82 86 10 422 (nil) [1 uses])
(note 86 85 100 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(note 100 86 0 NOTE_INSN_DELETED)

;; Function HAL_RCCEx_CRSConfig (HAL_RCCEx_CRSConfig, funcdef_no=339, decl_uid=7446, cgraph_uid=343, symbol_order=342)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r154 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r150 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r149 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r146 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:89000 VFP_LO_REGS:89000 ALL_REGS:89000 MEM:55000
  r145 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r143 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r142 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r141 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r140 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r139 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r135 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:74000 VFP_LO_REGS:74000 ALL_REGS:74000 MEM:45000
  r134 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:100000 VFP_LO_REGS:100000 ALL_REGS:100000 MEM:61000
  r133 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r132 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r131 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r130 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r129 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r128 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r124 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r116 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000


Pass 1 for finding pseudo/allocno costs

    r154: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r153: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r152: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r151: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r150: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r149: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r148: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r147: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r146: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r145: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r144: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r143: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r142: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r141: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r140: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r139: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r138: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r137: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r136: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r135: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r134: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r133: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r132: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r131: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r130: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r126: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r125: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r124: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r122: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r121: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r120: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r119: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r118: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r154 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r150 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r149 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r146 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:90000 VFP_LO_REGS:90000 ALL_REGS:90000 MEM:60000
  r145 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r143 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r142 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r141 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r140 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r139 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r135 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:75000 VFP_LO_REGS:75000 ALL_REGS:75000 MEM:50000
  r134 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:105000 VFP_LO_REGS:105000 ALL_REGS:105000 MEM:70000
  r133 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r132 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r131 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r130 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r129 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r128 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r124 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r116 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000

;;   ======================================================
;;   -- basic block 2 from 61 to 58 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   7 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   8 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   9 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  10 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  11 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  13 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  14 r135=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  61 r154=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i  15 r113=[r135+0x38]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i   2 r134=r154                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i  16 r114=r113|0x100                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  18 [r135+0x38]=r114                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  19 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  21 r115=[r135+0x38]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  42 r146=0x40002000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  22 r116=r115&0xfffffffffffffeff            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  9--> b  0: i  24 [r135+0x38]=r116                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  25 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  26 r140=[r134]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  27 r141=[r134+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  29 r142=[r134+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  28 r139=r140|r141                          :cortex_m4_ex:@GENERAL_REGS+1(-1)@VFP_LO_REGS+0(0)
;;	 14--> b  0: i  30 r131=r139|r142                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  31 loc r131                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  32 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 15--> b  0: i  33 r143=[r134+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 16--> b  0: i  37 r145=[r134+0x10]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 17--> b  0: i  34 r132=r131|r143                          :cortex_m4_ex:@GENERAL_REGS+1(-1)@VFP_LO_REGS+0(0)
;;	 17--> b  0: i  35 loc r132                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 17--> b  0: i  36 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 18--> b  0: i  39 r133=r145<<0x10|r132                    :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 18--> b  0: i  40 loc r133                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 18--> b  0: i  41 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 19--> b  0: i  43 [r146+0x4]=r133                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 19--> b  0: i  44 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 20--> b  0: i  46 r124=[r146]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 21--> b  0: i  47 r149=[r134+0x14]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 22--> b  0: i  49 r150=r124&0xffffffffffff80ff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 23--> b  0: i  50 r128=r149<<0x8|r150                     :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 24--> b  0: i  52 [r146]=r128                             :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 24--> b  0: i  53 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 25--> b  0: i  55 r129=[r146]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 27--> b  0: i  56 r130=r129|0x60                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 28--> b  0: i  58 [r146]=r130                             :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 28
;;   new head = 6
;;   new tail = 58


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_RCCEx_CRSConfig

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r124={1d,1u} r128={1d,1u} r129={1d,1u} r130={1d,1u} r131={1d,2u} r132={1d,2u} r133={1d,2u} r134={1d,6u} r135={1d,4u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r145={1d,1u} r146={1d,5u} r149={1d,1u} r150={1d,1u} r154={1d,1u} 
;;    total ref usage 94{48d,46u,0e} in 46{46 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 38 2 NOTE_INSN_FUNCTION_BEG)
(note 38 3 48 2 NOTE_INSN_DELETED)
(note 48 38 6 2 NOTE_INSN_DELETED)
(debug_insn 6 48 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1515:3 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1518:3 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1519:3 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1520:3 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1521:3 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1522:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1523:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1528:3 -1
     (nil))
(insn 14 13 61 2 (set (reg/f:SI 135)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1528:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 61 14 15 2 (set (reg:SI 154)
        (reg:SI 0 r0 [ pInit ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1514:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ pInit ])
        (nil)))
(insn 15 61 2 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 135)
                (const_int 56 [0x38])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1RSTR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1528:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 2 15 16 2 (set (reg/v/f:SI 134 [ pInit ])
        (reg:SI 154)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1514:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 154)
        (nil)))
(insn 16 2 18 2 (set (reg:SI 114 [ _2 ])
        (ior:SI (reg:SI 113 [ _1 ])
            (const_int 256 [0x100]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1528:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 18 16 19 2 (set (mem/v:SI (plus:SI (reg/f:SI 135)
                (const_int 56 [0x38])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1RSTR1+0 S4 A64])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1528:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(debug_insn 19 18 21 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1529:3 -1
     (nil))
(insn 21 19 42 2 (set (reg:SI 115 [ _3 ])
        (mem/v:SI (plus:SI (reg/f:SI 135)
                (const_int 56 [0x38])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1RSTR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1529:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 42 21 22 2 (set (reg/f:SI 146)
        (const_int 1073750016 [0x40002000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1539:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 22 42 24 2 (set (reg:SI 116 [ _4 ])
        (and:SI (reg:SI 115 [ _3 ])
            (const_int -257 [0xfffffffffffffeff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1529:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(insn 24 22 25 2 (set (mem/v:SI (plus:SI (reg/f:SI 135)
                (const_int 56 [0x38])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1RSTR1+0 S4 A64])
        (reg:SI 116 [ _4 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1529:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 135)
        (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
            (nil))))
(debug_insn 25 24 26 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1534:3 -1
     (nil))
(insn 26 25 27 2 (set (reg:SI 140 [ pInit_22(D)->Prescaler ])
        (mem:SI (reg/v/f:SI 134 [ pInit ]) [1 pInit_22(D)->Prescaler+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1534:29 728 {*thumb2_movsi_vfp}
     (nil))
(insn 27 26 29 2 (set (reg:SI 141 [ pInit_22(D)->Source ])
        (mem:SI (plus:SI (reg/v/f:SI 134 [ pInit ])
                (const_int 4 [0x4])) [1 pInit_22(D)->Source+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1534:29 728 {*thumb2_movsi_vfp}
     (nil))
(insn 29 27 28 2 (set (reg:SI 142 [ pInit_22(D)->Polarity ])
        (mem:SI (plus:SI (reg/v/f:SI 134 [ pInit ])
                (const_int 8 [0x8])) [1 pInit_22(D)->Polarity+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1534:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 28 29 30 2 (set (reg:SI 139)
        (ior:SI (reg:SI 140 [ pInit_22(D)->Prescaler ])
            (reg:SI 141 [ pInit_22(D)->Source ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1534:29 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 141 [ pInit_22(D)->Source ])
        (expr_list:REG_DEAD (reg:SI 140 [ pInit_22(D)->Prescaler ])
            (nil))))
(insn 30 28 31 2 (set (reg/v:SI 131 [ value ])
        (ior:SI (reg:SI 139)
            (reg:SI 142 [ pInit_22(D)->Polarity ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1534:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 142 [ pInit_22(D)->Polarity ])
        (expr_list:REG_DEAD (reg:SI 139)
            (nil))))
(debug_insn 31 30 32 2 (var_location:SI value (reg/v:SI 131 [ value ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1534:9 -1
     (nil))
(debug_insn 32 31 33 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1536:3 -1
     (nil))
(insn 33 32 37 2 (set (reg:SI 143 [ pInit_22(D)->ReloadValue ])
        (mem:SI (plus:SI (reg/v/f:SI 134 [ pInit ])
                (const_int 12 [0xc])) [1 pInit_22(D)->ReloadValue+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1536:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 37 33 34 2 (set (reg:SI 145 [ pInit_22(D)->ErrorLimitValue ])
        (mem:SI (plus:SI (reg/v/f:SI 134 [ pInit ])
                (const_int 16 [0x10])) [1 pInit_22(D)->ErrorLimitValue+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1538:36 728 {*thumb2_movsi_vfp}
     (nil))
(insn 34 37 35 2 (set (reg/v:SI 132 [ value ])
        (ior:SI (reg/v:SI 131 [ value ])
            (reg:SI 143 [ pInit_22(D)->ReloadValue ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1536:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 143 [ pInit_22(D)->ReloadValue ])
        (expr_list:REG_DEAD (reg/v:SI 131 [ value ])
            (nil))))
(debug_insn 35 34 36 2 (var_location:SI value (reg/v:SI 132 [ value ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1536:9 -1
     (nil))
(debug_insn 36 35 39 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1538:3 -1
     (nil))
(insn 39 36 40 2 (set (reg/v:SI 133 [ value ])
        (ior:SI (ashift:SI (reg:SI 145 [ pInit_22(D)->ErrorLimitValue ])
                (const_int 16 [0x10]))
            (reg/v:SI 132 [ value ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1538:9 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 145 [ pInit_22(D)->ErrorLimitValue ])
        (expr_list:REG_DEAD (reg/v:SI 132 [ value ])
            (nil))))
(debug_insn 40 39 41 2 (var_location:SI value (reg/v:SI 133 [ value ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1538:9 -1
     (nil))
(debug_insn 41 40 43 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1539:3 -1
     (nil))
(insn 43 41 44 2 (set (mem/v:SI (plus:SI (reg/f:SI 146)
                (const_int 4 [0x4])) [1 MEM[(struct CRS_TypeDef *)1073750016B].CFGR+0 S4 A32])
        (reg/v:SI 133 [ value ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1539:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 133 [ value ])
        (nil)))
(debug_insn 44 43 46 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1543:3 -1
     (nil))
(insn 46 44 47 2 (set (reg:SI 124 [ _12 ])
        (mem/v:SI (reg/f:SI 146) [1 MEM[(struct CRS_TypeDef *)1073750016B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1543:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 47 46 49 2 (set (reg:SI 149 [ pInit_22(D)->HSI48CalibrationValue ])
        (mem:SI (plus:SI (reg/v/f:SI 134 [ pInit ])
                (const_int 20 [0x14])) [1 pInit_22(D)->HSI48CalibrationValue+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1543:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 134 [ pInit ])
        (nil)))
(insn 49 47 50 2 (set (reg:SI 150)
        (and:SI (reg:SI 124 [ _12 ])
            (const_int -32513 [0xffffffffffff80ff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1543:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 124 [ _12 ])
        (nil)))
(insn 50 49 52 2 (set (reg:SI 128 [ _16 ])
        (ior:SI (ashift:SI (reg:SI 149 [ pInit_22(D)->HSI48CalibrationValue ])
                (const_int 8 [0x8]))
            (reg:SI 150))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1543:3 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 150)
        (expr_list:REG_DEAD (reg:SI 149 [ pInit_22(D)->HSI48CalibrationValue ])
            (nil))))
(insn 52 50 53 2 (set (mem/v:SI (reg/f:SI 146) [1 MEM[(struct CRS_TypeDef *)1073750016B].CR+0 S4 A64])
        (reg:SI 128 [ _16 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1543:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 128 [ _16 ])
        (nil)))
(debug_insn 53 52 55 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1548:3 -1
     (nil))
(insn 55 53 56 2 (set (reg:SI 129 [ _17 ])
        (mem/v:SI (reg/f:SI 146) [1 MEM[(struct CRS_TypeDef *)1073750016B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1548:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 56 55 58 2 (set (reg:SI 130 [ _18 ])
        (ior:SI (reg:SI 129 [ _17 ])
            (const_int 96 [0x60]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1548:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 129 [ _17 ])
        (nil)))
(insn 58 56 64 2 (set (mem/v:SI (reg/f:SI 146) [1 MEM[(struct CRS_TypeDef *)1073750016B].CR+0 S4 A64])
        (reg:SI 130 [ _18 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1548:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 146)
        (expr_list:REG_DEAD (reg:SI 130 [ _18 ])
            (nil))))
(note 64 58 0 NOTE_INSN_DELETED)

;; Function HAL_RCCEx_CRSSoftwareSynchronizationGenerate (HAL_RCCEx_CRSSoftwareSynchronizationGenerate, funcdef_no=340, decl_uid=7448, cgraph_uid=344, symbol_order=343)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:44000 VFP_LO_REGS:44000 ALL_REGS:44000 MEM:25000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000


Pass 1 for finding pseudo/allocno costs

    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000

;;   ======================================================
;;   -- basic block 2 from 5 to 10 -- before reload
;;   ======================================================

;;	  0--> b  0: i   5 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   6 r115=0x40002000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   7 r113=[r115]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i   8 r114=r113|0x80                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  10 [r115]=r114                             :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 5
;;   new tail = 10


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_RCCEx_CRSSoftwareSynchronizationGenerate

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,2u} 
;;    total ref usage 39{28d,11u,0e} in 5{5 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1557:3 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 115)
        (const_int 1073750016 [0x40002000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1557:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 7 6 8 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (reg/f:SI 115) [1 MEM[(struct CRS_TypeDef *)1073750016B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1557:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 10 2 (set (reg:SI 114 [ _2 ])
        (ior:SI (reg:SI 113 [ _1 ])
            (const_int 128 [0x80]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1557:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 10 8 14 2 (set (mem/v:SI (reg/f:SI 115) [1 MEM[(struct CRS_TypeDef *)1073750016B].CR+0 S4 A64])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1557:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 115)
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
(note 14 10 0 NOTE_INSN_DELETED)

;; Function HAL_RCCEx_CRSGetSynchronizationInfo (HAL_RCCEx_CRSGetSynchronizationInfo, funcdef_no=341, decl_uid=7450, cgraph_uid=345, symbol_order=344)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


HAL_RCCEx_CRSGetSynchronizationInfo

Dataflow summary:
def_info->table_size = 36, use_info->table_size = 25
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r115={1d,1u} r118={1d,1u} r120={1d,1u} r122={1d,4u} r123={1d,4u} r124={1d,1u} r128={1d,1u} r130={1d,1u} r132={1d,1u} r133={1d,1u} 
;;    total ref usage 61{36d,25u,0e} in 20{20 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(16){ }d8(17){ }d9(18){ }d10(19){ }d11(20){ }d12(21){ }d13(22){ }d14(23){ }d15(24){ }d16(25){ }d17(26){ }d18(27){ }d19(28){ }d20(29){ }d21(30){ }d22(31){ }d23(102){ }d24(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 113 115 118 120 122 123 124 128 130 132 133
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 113 115 118 120 122 123 124 128 130 132 133
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u22(7){ }u23(13){ }u24(102){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 28 to worklist
  Adding insn 26 to worklist
  Adding insn 23 to worklist
  Adding insn 21 to worklist
  Adding insn 18 to worklist
  Adding insn 15 to worklist
  Adding insn 12 to worklist
  Adding insn 9 to worklist
Finished finding needed instructions:
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 27 to worklist
  Adding insn 22 to worklist
  Adding insn 17 to worklist
  Adding insn 33 to worklist
  Adding insn 8 to worklist
  Adding insn 2 to worklist
  Adding insn 31 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)

Pass 0 for finding pseudo/allocno costs


  r133 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r132 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r130 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r128 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r124 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r123 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:74000 VFP_LO_REGS:74000 ALL_REGS:74000 MEM:45000
  r122 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:70000 VFP_LO_REGS:70000 ALL_REGS:70000 MEM:41000
  r120 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r118 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000


Pass 1 for finding pseudo/allocno costs

    r133: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r132: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r131: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r130: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r128: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r126: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r125: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r124: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r121: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r133 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r132 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r130 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r128 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r124 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r123 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:75000 VFP_LO_REGS:75000 ALL_REGS:75000 MEM:50000
  r122 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:75000 VFP_LO_REGS:75000 ALL_REGS:75000 MEM:50000
  r120 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r118 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000

;;   ======================================================
;;   -- basic block 2 from 31 to 28 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   7 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   8 r123=0x40002000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  31 r133=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i   9 r113=[r123+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i   2 r122=r133                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i  33 r124=zxn(r113#0)                        :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  12 [r122]=r124                             :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  13 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  15 r115=[r123]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  17 r128=zxt(r115,0x7,0x8)                  :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  18 [r122+0x4]=r128                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  19 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  21 r118=[r123+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  22 r130=r118 0>>0x10                       :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  23 [r122+0x8]=r130                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  24 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  26 r120=[r123+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 16--> b  0: i  27 r132=r120&0x8000                        :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 17--> b  0: i  28 [r122+0xc]=r132                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 17
;;   new head = 6
;;   new tail = 28


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_RCCEx_CRSGetSynchronizationInfo

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r115={1d,1u} r118={1d,1u} r120={1d,1u} r122={1d,4u} r123={1d,4u} r124={1d,1u} r128={1d,1u} r130={1d,1u} r132={1d,1u} r133={1d,1u} 
;;    total ref usage 61{36d,25u,0e} in 20{20 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 16 2 NOTE_INSN_FUNCTION_BEG)
(note 16 3 6 2 NOTE_INSN_DELETED)
(debug_insn 6 16 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1568:3 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1571:3 -1
     (nil))
(insn 8 7 31 2 (set (reg/f:SI 123)
        (const_int 1073750016 [0x40002000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1571:32 728 {*thumb2_movsi_vfp}
     (nil))
(insn 31 8 9 2 (set (reg:SI 133)
        (reg:SI 0 r0 [ pSynchroInfo ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1566:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ pSynchroInfo ])
        (nil)))
(insn 9 31 2 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 123)
                (const_int 4 [0x4])) [1 MEM[(struct CRS_TypeDef *)1073750016B].CFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1571:32 728 {*thumb2_movsi_vfp}
     (nil))
(insn 2 9 33 2 (set (reg/v/f:SI 122 [ pSynchroInfo ])
        (reg:SI 133)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1566:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 133)
        (nil)))
(insn 33 2 12 2 (set (reg:SI 124)
        (zero_extend:SI (subreg:HI (reg:SI 113 [ _1 ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1571:32 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 12 33 13 2 (set (mem:SI (reg/v/f:SI 122 [ pSynchroInfo ]) [1 pSynchroInfo_11(D)->ReloadValue+0 S4 A32])
        (reg:SI 124)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1571:29 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 124)
        (nil)))
(debug_insn 13 12 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1574:3 -1
     (nil))
(insn 15 13 17 2 (set (reg:SI 115 [ _3 ])
        (mem/v:SI (reg/f:SI 123) [1 MEM[(struct CRS_TypeDef *)1073750016B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1574:42 728 {*thumb2_movsi_vfp}
     (nil))
(insn 17 15 18 2 (set (reg:SI 128)
        (zero_extract:SI (reg:SI 115 [ _3 ])
            (const_int 7 [0x7])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1574:73 161 {extzv_t2}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(insn 18 17 19 2 (set (mem:SI (plus:SI (reg/v/f:SI 122 [ pSynchroInfo ])
                (const_int 4 [0x4])) [1 pSynchroInfo_11(D)->HSI48CalibrationValue+0 S4 A32])
        (reg:SI 128)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1574:39 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 128)
        (nil)))
(debug_insn 19 18 21 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1577:3 -1
     (nil))
(insn 21 19 22 2 (set (reg:SI 118 [ _6 ])
        (mem/v:SI (plus:SI (reg/f:SI 123)
                (const_int 8 [0x8])) [1 MEM[(struct CRS_TypeDef *)1073750016B].ISR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1577:37 728 {*thumb2_movsi_vfp}
     (nil))
(insn 22 21 23 2 (set (reg:SI 130)
        (lshiftrt:SI (reg:SI 118 [ _6 ])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1577:71 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (nil)))
(insn 23 22 24 2 (set (mem:SI (plus:SI (reg/v/f:SI 122 [ pSynchroInfo ])
                (const_int 8 [0x8])) [1 pSynchroInfo_11(D)->FreqErrorCapture+0 S4 A32])
        (reg:SI 130)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1577:34 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 130)
        (nil)))
(debug_insn 24 23 26 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1580:3 -1
     (nil))
(insn 26 24 27 2 (set (reg:SI 120 [ _8 ])
        (mem/v:SI (plus:SI (reg/f:SI 123)
                (const_int 8 [0x8])) [1 MEM[(struct CRS_TypeDef *)1073750016B].ISR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1580:39 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 123)
        (nil)))
(insn 27 26 28 2 (set (reg:SI 132)
        (and:SI (reg:SI 120 [ _8 ])
            (const_int 32768 [0x8000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1580:39 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 120 [ _8 ])
        (nil)))
(insn 28 27 34 2 (set (mem:SI (plus:SI (reg/v/f:SI 122 [ pSynchroInfo ])
                (const_int 12 [0xc])) [1 pSynchroInfo_11(D)->FreqErrorDirection+0 S4 A32])
        (reg:SI 132)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1580:36 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 132)
        (expr_list:REG_DEAD (reg/v/f:SI 122 [ pSynchroInfo ])
            (nil))))
(note 34 28 0 NOTE_INSN_DELETED)

;; Function HAL_RCCEx_CRSWaitSynchronization (HAL_RCCEx_CRSWaitSynchronization, funcdef_no=342, decl_uid=7452, cgraph_uid=346, symbol_order=345)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 55 n_edges 79 count 87 (  1.6)


HAL_RCCEx_CRSWaitSynchronization

Dataflow summary:
def_info->table_size = 383, use_info->table_size = 350
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={5d,5u} r1={4d} r2={4d} r3={4d} r7={1d,54u} r12={6d} r13={1d,57u} r14={4d} r15={3d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={29d,24u} r101={3d} r102={1d,54u} r103={1d,53u} r104={3d} r105={3d} r106={3d} r113={1d,1u} r115={1d,1u} r117={1d,1u} r119={1d,1u} r121={1d,1u} r123={1d,1u} r125={1d,2u} r126={1d,1u} r128={1d,3u} r129={1d,1u} r131={1d,1u} r133={1d,1u} r135={1d,1u} r137={1d,1u} r139={1d,1u} r143={1d,2u} r144={1d,1u} r146={1d,1u} r148={1d,1u} r150={1d,1u} r152={1d,1u} r154={1d,1u} r156={1d,1u} r158={18d,27u} r159={1d,3u} r160={1d,13u} r185={1d,1u} r186={1d,13u} r197={1d,1u} r201={1d,1u} r205={1d,1u} r209={1d,1u} r212={1d,2u} r215={1d,1u} r216={1d,2u} r219={1d,1u} r220={1d,2u} r223={1d,1u} r224={1d,2u} r227={1d,1u} r228={1d,4u} r231={1d,1u} r236={1d,1u} r237={1d,1u} r239={1d,1u} r240={1d,1u} r241={1d,3u} r242={1d,1u} r243={1d,1u} r244={1d,1u} r245={1d,1u} r246={1d,1u} r247={1d,1u} 
;;    total ref usage 730{365d,365u,0e} in 335{332 regular + 3 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d4(0){ }d8(1){ }d12(2){ }d16(3){ }d17(7){ }d24(13){ }d28(14){ }d35(16){ }d39(17){ }d43(18){ }d47(19){ }d51(20){ }d55(21){ }d59(22){ }d63(23){ }d67(24){ }d71(25){ }d75(26){ }d79(27){ }d83(28){ }d87(29){ }d91(30){ }d95(31){ }d284(102){ }d285(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 21 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 125 159 245 246
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0] 100 [cc] 125 159 245 246
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 159
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 159

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(7){ }u11(13){ }u12(102){ }u13(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 160 239 240 241 242
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 160 239 240 241 242
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 239 240 241 242
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 239 240 241 242

( 3 19 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u14(7){ }u15(13){ }u16(102){ }u17(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 239 240 241 242
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160
;; lr  def 	 100 [cc] 128 158
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 239 240 241 242
;; live  gen 	 100 [cc] 128 158
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242

( 4 )->[5]->( 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u23(7){ }u24(13){ }u25(102){ }u26(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 239 240 241 242
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 239
;; lr  def 	 158
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 239 240 241 242
;; live  gen 	 158
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242

( 5 4 )->[6]->( 7 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u29(7){ }u30(13){ }u31(102){ }u32(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160
;; lr  def 	 100 [cc] 129
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
;; live  gen 	 100 [cc] 129
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242

( 6 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u37(7){ }u38(13){ }u39(102){ }u40(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 240
;; lr  def 	 158
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
;; live  gen 	 158
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242

( 7 6 )->[8]->( 9 10 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u45(7){ }u46(13){ }u47(102){ }u48(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160
;; lr  def 	 100 [cc] 131
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
;; live  gen 	 100 [cc] 131
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242

( 8 )->[9]->( 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u53(7){ }u54(13){ }u55(102){ }u56(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 241
;; lr  def 	 158
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
;; live  gen 	 158
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242

( 9 8 )->[10]->( 11 12 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u61(7){ }u62(13){ }u63(102){ }u64(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160
;; lr  def 	 100 [cc] 133
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
;; live  gen 	 100 [cc] 133
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242

( 10 )->[11]->( 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u69(7){ }u70(13){ }u71(102){ }u72(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 241
;; lr  def 	 158
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
;; live  gen 	 158
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242

( 11 10 )->[12]->( 17 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u77(7){ }u78(13){ }u79(102){ }u80(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160
;; lr  def 	 100 [cc] 135
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
;; live  gen 	 100 [cc] 135
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242

( 12 )->[13]->( 15 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
;; live  out 	

( 17 16 )->[14]->( 19 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u85(7){ }u86(13){ }u87(102){ }u88(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 242
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242

( 13 )->[15]->( 16 19 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u91(7){ }u92(13){ }u93(102){ }u94(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160
;; lr  def 	 100 [cc] 137
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
;; live  gen 	 100 [cc] 137
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242

( 15 )->[16]->( 14 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
;; live  out 	

( 12 )->[17]->( 14 18 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u99(7){ }u100(13){ }u101(102){ }u102(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 241
;; lr  def 	 100 [cc] 139 158
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
;; live  gen 	 100 [cc] 139 158
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242

( 17 )->[18]->( 54 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
;; live  out 	

( 15 14 )->[19]->( 4 20 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u111(7){ }u112(13){ }u113(102){ }u114(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242

( 19 )->[20]->( 54 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
;; live  out 	

( 2 )->[21]->( 22 40 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u117(7){ }u118(13){ }u119(102){ }u120(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 159
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 159
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 159
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 159

( 21 )->[22]->( 23 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u123(7){ }u124(13){ }u125(102){ }u126(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 159
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 186 243 244
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 159
;; live  gen 	 186 243 244
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 159 186 243 244
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 159 186 243 244

( 22 38 )->[23]->( 24 25 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u127(7){ }u128(13){ }u129(102){ }u130(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 159 186 243 244
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 159 186
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 143 144 158 185 247
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 159 186 243 244
;; live  gen 	 0 [r0] 100 [cc] 143 144 158 185 247
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 143 158 159 186 243 244
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 143 158 159 186 243 244

( 23 )->[24]->( 25 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u143(7){ }u144(13){ }u145(102){ }u146(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 143 159 186 243 244
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 186 243
;; lr  def 	 158
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 143 159 186 243 244
;; live  gen 	 158
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244

( 24 23 )->[25]->( 26 27 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u151(7){ }u152(13){ }u153(102){ }u154(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 186
;; lr  def 	 100 [cc] 146
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244
;; live  gen 	 100 [cc] 146
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244

( 25 )->[26]->( 27 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u159(7){ }u160(13){ }u161(102){ }u162(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 186 244
;; lr  def 	 158
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244
;; live  gen 	 158
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244

( 26 25 )->[27]->( 28 29 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u167(7){ }u168(13){ }u169(102){ }u170(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 186
;; lr  def 	 100 [cc] 148
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244
;; live  gen 	 100 [cc] 148
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244

( 27 )->[28]->( 29 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u175(7){ }u176(13){ }u177(102){ }u178(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 186
;; lr  def 	 158 197
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244
;; live  gen 	 158 197
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244

( 28 27 )->[29]->( 30 31 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u183(7){ }u184(13){ }u185(102){ }u186(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 186
;; lr  def 	 100 [cc] 150
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244
;; live  gen 	 100 [cc] 150
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244

( 29 )->[30]->( 31 )
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u191(7){ }u192(13){ }u193(102){ }u194(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 186
;; lr  def 	 158 201
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244
;; live  gen 	 158 201
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244

( 30 29 )->[31]->( 36 32 )
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u199(7){ }u200(13){ }u201(102){ }u202(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 186
;; lr  def 	 100 [cc] 152
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244
;; live  gen 	 100 [cc] 152
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244

( 31 )->[32]->( 34 )
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244
;; live  out 	

( 36 35 )->[33]->( 38 )
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u207(7){ }u208(13){ }u209(102){ }u210(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 186
;; lr  def 	 205
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244
;; live  gen 	 205
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244

( 32 )->[34]->( 35 38 )
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u213(7){ }u214(13){ }u215(102){ }u216(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 186
;; lr  def 	 100 [cc] 154
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244
;; live  gen 	 100 [cc] 154
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244

( 34 )->[35]->( 33 )
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244
;; live  out 	

( 31 )->[36]->( 33 37 )
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u221(7){ }u222(13){ }u223(102){ }u224(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 186
;; lr  def 	 100 [cc] 156 158 209
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244
;; live  gen 	 100 [cc] 156 158 209
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244

( 36 )->[37]->( 54 )
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
;; live  out 	

( 34 33 )->[38]->( 23 39 )
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u233(7){ }u234(13){ }u235(102){ }u236(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244

( 38 )->[39]->( 54 )
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
;; live  out 	

( 21 )->[40]->( 41 42 )
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u239(7){ }u240(13){ }u241(102){ }u242(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 113 212
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0] 100 [cc] 113 212
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 212
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 212

( 40 )->[41]->( 43 )
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u248(7){ }u249(13){ }u250(102){ }u251(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 212
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 212
;; lr  def 	 158 215
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 212
;; live  gen 	 158 215
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158

( 40 )->[42]->( 43 )
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u254(7){ }u255(13){ }u256(102){ }u257(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 158
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 158
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158

( 42 41 )->[43]->( 44 45 )
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u258(7){ }u259(13){ }u260(102){ }u261(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 115 216
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
;; live  gen 	 100 [cc] 115 216
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 216
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 216

( 43 )->[44]->( 45 )
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u266(7){ }u267(13){ }u268(102){ }u269(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 216
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 216
;; lr  def 	 158 219
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 216
;; live  gen 	 158 219
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158

( 44 43 )->[45]->( 46 47 )
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u274(7){ }u275(13){ }u276(102){ }u277(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 117 220
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
;; live  gen 	 100 [cc] 117 220
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 220
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 220

( 45 )->[46]->( 47 )
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u282(7){ }u283(13){ }u284(102){ }u285(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 220
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 220
;; lr  def 	 158 223
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 220
;; live  gen 	 158 223
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158

( 46 45 )->[47]->( 48 49 )
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u290(7){ }u291(13){ }u292(102){ }u293(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 119 224
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
;; live  gen 	 100 [cc] 119 224
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 224
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 224

( 47 )->[48]->( 49 )
;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u298(7){ }u299(13){ }u300(102){ }u301(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 224
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 224
;; lr  def 	 158 227
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 224
;; live  gen 	 158 227
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158

( 48 47 )->[49]->( 50 52 )
;; bb 49 artificial_defs: { }
;; bb 49 artificial_uses: { u306(7){ }u307(13){ }u308(102){ }u309(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 121 228
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
;; live  gen 	 100 [cc] 121 228
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 228
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 228

( 49 )->[50]->( 53 51 )
;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u314(7){ }u315(13){ }u316(102){ }u317(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 228
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 228
;; lr  def 	 100 [cc] 126 158 231
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 228
;; live  gen 	 100 [cc] 126 158 231
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158

( 50 )->[51]->( 54 )
;; bb 51 artificial_defs: { }
;; bb 51 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
;; live  out 	

( 49 )->[52]->( 53 54 )
;; bb 52 artificial_defs: { }
;; bb 52 artificial_uses: { u326(7){ }u327(13){ }u328(102){ }u329(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 228
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 228
;; lr  def 	 100 [cc] 123
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 228
;; live  gen 	 100 [cc] 123
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158

( 50 52 )->[53]->( 54 )
;; bb 53 artificial_defs: { }
;; bb 53 artificial_uses: { u334(7){ }u335(13){ }u336(102){ }u337(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 236 237
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
;; live  gen 	 236 237
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158

( 53 52 18 20 37 39 51 )->[54]->( 1 )
;; bb 54 artificial_defs: { }
;; bb 54 artificial_uses: { u340(7){ }u341(13){ }u342(102){ }u343(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 54 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u346(0){ }u347(7){ }u348(13){ }u349(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 22 to worklist
  Adding insn 18 to worklist
  Adding insn 33 to worklist
  Adding insn 30 to worklist
  Adding insn 42 to worklist
  Adding insn 52 to worklist
  Adding insn 49 to worklist
  Adding insn 62 to worklist
  Adding insn 72 to worklist
  Adding insn 69 to worklist
  Adding insn 82 to worklist
  Adding insn 92 to worklist
  Adding insn 89 to worklist
  Adding insn 102 to worklist
  Adding insn 112 to worklist
  Adding insn 109 to worklist
  Adding insn 634 to worklist
  Adding insn 636 to worklist
  Adding insn 122 to worklist
  Adding insn 135 to worklist
  Adding insn 131 to worklist
  Adding insn 639 to worklist
  Adding insn 157 to worklist
  Adding insn 154 to worklist
  Adding insn 149 to worklist
  Adding insn 642 to worklist
  Adding insn 167 to worklist
  Adding insn 645 to worklist
  Adding insn 174 to worklist
  Adding insn 194 to worklist
  Adding insn 191 to worklist
  Adding insn 180 to worklist
  Adding insn 203 to worklist
  Adding insn 213 to worklist
  Adding insn 210 to worklist
  Adding insn 223 to worklist
  Adding insn 233 to worklist
  Adding insn 230 to worklist
  Adding insn 243 to worklist
  Adding insn 253 to worklist
  Adding insn 250 to worklist
  Adding insn 263 to worklist
  Adding insn 273 to worklist
  Adding insn 270 to worklist
  Adding insn 649 to worklist
  Adding insn 651 to worklist
  Adding insn 283 to worklist
  Adding insn 296 to worklist
  Adding insn 292 to worklist
  Adding insn 654 to worklist
  Adding insn 318 to worklist
  Adding insn 315 to worklist
  Adding insn 310 to worklist
  Adding insn 657 to worklist
  Adding insn 328 to worklist
  Adding insn 660 to worklist
  Adding insn 345 to worklist
  Adding insn 342 to worklist
  Adding insn 338 to worklist
  Adding insn 662 to worklist
  Adding insn 354 to worklist
  Adding insn 364 to worklist
  Adding insn 361 to worklist
  Adding insn 374 to worklist
  Adding insn 384 to worklist
  Adding insn 381 to worklist
  Adding insn 394 to worklist
  Adding insn 404 to worklist
  Adding insn 401 to worklist
  Adding insn 414 to worklist
  Adding insn 424 to worklist
  Adding insn 421 to worklist
  Adding insn 442 to worklist
  Adding insn 439 to worklist
  Adding insn 434 to worklist
  Adding insn 665 to worklist
  Adding insn 455 to worklist
  Adding insn 452 to worklist
  Adding insn 463 to worklist
  Adding insn 481 to worklist
Finished finding needed instructions:
processing block 54 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 480 to worklist
processing block 20 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
processing block 19 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
processing block 14 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
processing block 18 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
processing block 17 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
  Adding insn 156 to worklist
  Adding insn 142 to worklist
processing block 16 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
processing block 15 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
  Adding insn 134 to worklist
processing block 13 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
processing block 12 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
  Adding insn 111 to worklist
processing block 11 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
  Adding insn 95 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
  Adding insn 91 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
  Adding insn 75 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
  Adding insn 71 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
  Adding insn 55 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
  Adding insn 51 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
  Adding insn 4 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160 239 240 241 242
  Adding insn 32 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 239 240 241 242
  Adding insn 121 to worklist
  Adding insn 81 to worklist
  Adding insn 61 to worklist
  Adding insn 41 to worklist
  Adding insn 29 to worklist
processing block 39 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
processing block 38 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244
processing block 33 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244
  Adding insn 282 to worklist
processing block 37 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
processing block 36 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244
  Adding insn 317 to worklist
  Adding insn 309 to worklist
  Adding insn 303 to worklist
processing block 35 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244
processing block 34 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244
  Adding insn 295 to worklist
processing block 32 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244
processing block 31 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244
  Adding insn 272 to worklist
processing block 30 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244
  Adding insn 262 to worklist
  Adding insn 256 to worklist
processing block 29 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244
  Adding insn 252 to worklist
processing block 28 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244
  Adding insn 242 to worklist
  Adding insn 236 to worklist
processing block 27 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244
  Adding insn 232 to worklist
processing block 26 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244
  Adding insn 216 to worklist
processing block 25 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244
  Adding insn 212 to worklist
processing block 24 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 158 159 186 243 244
  Adding insn 9 to worklist
processing block 23 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 143 158 159 186 243 244
  Adding insn 193 to worklist
  Adding insn 576 to worklist
  Adding insn 574 to worklist
  Adding insn 573 to worklist
  Adding insn 182 to worklist
  Adding insn 631 to worklist
processing block 22 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 159 186 243 244
  Adding insn 222 to worklist
  Adding insn 202 to worklist
  Adding insn 190 to worklist
processing block 53 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
  Adding insn 462 to worklist
  Adding insn 461 to worklist
processing block 51 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
processing block 50 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
  Adding insn 441 to worklist
  Adding insn 433 to worklist
  Adding insn 427 to worklist
processing block 52 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
  Adding insn 454 to worklist
processing block 49 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 228
  Adding insn 423 to worklist
  Adding insn 420 to worklist
processing block 48 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
  Adding insn 413 to worklist
  Adding insn 407 to worklist
processing block 47 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 224
  Adding insn 403 to worklist
  Adding insn 400 to worklist
processing block 46 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
  Adding insn 393 to worklist
  Adding insn 387 to worklist
processing block 45 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 220
  Adding insn 383 to worklist
  Adding insn 380 to worklist
processing block 44 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
  Adding insn 373 to worklist
  Adding insn 367 to worklist
processing block 43 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 216
  Adding insn 363 to worklist
  Adding insn 360 to worklist
processing block 41 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
  Adding insn 10 to worklist
  Adding insn 353 to worklist
processing block 42 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
  Adding insn 11 to worklist
processing block 40 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 212
  Adding insn 344 to worklist
  Adding insn 341 to worklist
processing block 21 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 159
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 159
  Adding insn 21 to worklist
  Adding insn 19 to worklist
  Adding insn 630 to worklist
  Adding insn 2 to worklist
  Adding insn 629 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 55 n_edges 79 count 72 (  1.3)

Pass 0 for finding pseudo/allocno costs


  r247 costs: LO_REGS:488 HI_REGS:488 CALLER_SAVE_REGS:488 EVEN_REG:488 GENERAL_REGS:488 VFP_D0_D7_REGS:7320 VFP_LO_REGS:7320 ALL_REGS:7320 MEM:4880
  r246 costs: LO_REGS:220 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:2750 VFP_LO_REGS:2750 ALL_REGS:2750 MEM:1210
  r245 costs: LO_REGS:220 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:2750 VFP_LO_REGS:2750 ALL_REGS:2750 MEM:1210
  r244 costs: LO_REGS:0 HI_REGS:244 CALLER_SAVE_REGS:244 EVEN_REG:244 GENERAL_REGS:244 VFP_D0_D7_REGS:2194 VFP_LO_REGS:2194 ALL_REGS:2194 MEM:1350
  r243 costs: LO_REGS:0 HI_REGS:244 CALLER_SAVE_REGS:244 EVEN_REG:244 GENERAL_REGS:244 VFP_D0_D7_REGS:2194 VFP_LO_REGS:2194 ALL_REGS:2194 MEM:1350
  r242 costs: LO_REGS:0 HI_REGS:510 CALLER_SAVE_REGS:510 EVEN_REG:510 GENERAL_REGS:510 VFP_D0_D7_REGS:4609 VFP_LO_REGS:4609 ALL_REGS:4609 MEM:2830
  r241 costs: LO_REGS:0 HI_REGS:1530 CALLER_SAVE_REGS:1530 EVEN_REG:1530 GENERAL_REGS:1530 VFP_D0_D7_REGS:12259 VFP_LO_REGS:12259 ALL_REGS:12259 MEM:7930
  r240 costs: LO_REGS:0 HI_REGS:510 CALLER_SAVE_REGS:510 EVEN_REG:510 GENERAL_REGS:510 VFP_D0_D7_REGS:4609 VFP_LO_REGS:4609 ALL_REGS:4609 MEM:2830
  r239 costs: LO_REGS:0 HI_REGS:510 CALLER_SAVE_REGS:510 EVEN_REG:510 GENERAL_REGS:510 VFP_D0_D7_REGS:4609 VFP_LO_REGS:4609 ALL_REGS:4609 MEM:2830
  r237 costs: LO_REGS:0 HI_REGS:244 CALLER_SAVE_REGS:244 EVEN_REG:244 GENERAL_REGS:244 VFP_D0_D7_REGS:3538 VFP_LO_REGS:3538 ALL_REGS:3538 MEM:1830
  r236 costs: LO_REGS:0 HI_REGS:244 CALLER_SAVE_REGS:244 EVEN_REG:244 GENERAL_REGS:244 VFP_D0_D7_REGS:3538 VFP_LO_REGS:3538 ALL_REGS:3538 MEM:1830
  r231 costs: LO_REGS:0 HI_REGS:244 CALLER_SAVE_REGS:244 EVEN_REG:244 GENERAL_REGS:244 VFP_D0_D7_REGS:3538 VFP_LO_REGS:3538 ALL_REGS:3538 MEM:1830
  r228 costs: LO_REGS:0 HI_REGS:488 CALLER_SAVE_REGS:488 EVEN_REG:488 GENERAL_REGS:488 VFP_D0_D7_REGS:12566 VFP_LO_REGS:12566 ALL_REGS:12566 MEM:7320
  r227 costs: LO_REGS:0 HI_REGS:244 CALLER_SAVE_REGS:244 EVEN_REG:244 GENERAL_REGS:244 VFP_D0_D7_REGS:3538 VFP_LO_REGS:3538 ALL_REGS:3538 MEM:1830
  r224 costs: LO_REGS:0 HI_REGS:488 CALLER_SAVE_REGS:488 EVEN_REG:488 GENERAL_REGS:488 VFP_D0_D7_REGS:8906 VFP_LO_REGS:8906 ALL_REGS:8906 MEM:4880
  r223 costs: LO_REGS:0 HI_REGS:244 CALLER_SAVE_REGS:244 EVEN_REG:244 GENERAL_REGS:244 VFP_D0_D7_REGS:3538 VFP_LO_REGS:3538 ALL_REGS:3538 MEM:1830
  r220 costs: LO_REGS:0 HI_REGS:488 CALLER_SAVE_REGS:488 EVEN_REG:488 GENERAL_REGS:488 VFP_D0_D7_REGS:8906 VFP_LO_REGS:8906 ALL_REGS:8906 MEM:4880
  r219 costs: LO_REGS:0 HI_REGS:244 CALLER_SAVE_REGS:244 EVEN_REG:244 GENERAL_REGS:244 VFP_D0_D7_REGS:3538 VFP_LO_REGS:3538 ALL_REGS:3538 MEM:1830
  r216 costs: LO_REGS:0 HI_REGS:488 CALLER_SAVE_REGS:488 EVEN_REG:488 GENERAL_REGS:488 VFP_D0_D7_REGS:8906 VFP_LO_REGS:8906 ALL_REGS:8906 MEM:4880
  r215 costs: LO_REGS:0 HI_REGS:244 CALLER_SAVE_REGS:244 EVEN_REG:244 GENERAL_REGS:244 VFP_D0_D7_REGS:3538 VFP_LO_REGS:3538 ALL_REGS:3538 MEM:1830
  r212 costs: LO_REGS:0 HI_REGS:488 CALLER_SAVE_REGS:488 EVEN_REG:488 GENERAL_REGS:488 VFP_D0_D7_REGS:8906 VFP_LO_REGS:8906 ALL_REGS:8906 MEM:4880
  r209 costs: LO_REGS:0 HI_REGS:244 CALLER_SAVE_REGS:244 EVEN_REG:244 GENERAL_REGS:244 VFP_D0_D7_REGS:3538 VFP_LO_REGS:3538 ALL_REGS:3538 MEM:1830
  r205 costs: LO_REGS:0 HI_REGS:244 CALLER_SAVE_REGS:244 EVEN_REG:244 GENERAL_REGS:244 VFP_D0_D7_REGS:3538 VFP_LO_REGS:3538 ALL_REGS:3538 MEM:1830
  r201 costs: LO_REGS:0 HI_REGS:244 CALLER_SAVE_REGS:244 EVEN_REG:244 GENERAL_REGS:244 VFP_D0_D7_REGS:3538 VFP_LO_REGS:3538 ALL_REGS:3538 MEM:1830
  r197 costs: LO_REGS:0 HI_REGS:244 CALLER_SAVE_REGS:244 EVEN_REG:244 GENERAL_REGS:244 VFP_D0_D7_REGS:3538 VFP_LO_REGS:3538 ALL_REGS:3538 MEM:1830
  r186 costs: LO_REGS:0 HI_REGS:52 CALLER_SAVE_REGS:52 EVEN_REG:52 GENERAL_REGS:52 VFP_D0_D7_REGS:33304 VFP_LO_REGS:33304 ALL_REGS:33304 MEM:22090
  r185 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:7320 VFP_LO_REGS:7320 ALL_REGS:7320 MEM:4880
  r160 costs: LO_REGS:0 HI_REGS:112 CALLER_SAVE_REGS:112 EVEN_REG:112 GENERAL_REGS:112 VFP_D0_D7_REGS:69709 VFP_LO_REGS:69709 ALL_REGS:69709 MEM:46230
  r159 costs: LO_REGS:0 HI_REGS:106 CALLER_SAVE_REGS:106 EVEN_REG:106 GENERAL_REGS:106 VFP_D0_D7_REGS:7205 VFP_LO_REGS:7205 ALL_REGS:7205 MEM:4180
  r158 costs: LO_REGS:220 HI_REGS:1564 CALLER_SAVE_REGS:1564 EVEN_REG:1564 GENERAL_REGS:1564 VFP_D0_D7_REGS:91141 VFP_LO_REGS:91141 ALL_REGS:91141 MEM:57907
  r156 costs: LO_REGS:0 HI_REGS:244 CALLER_SAVE_REGS:244 EVEN_REG:244 GENERAL_REGS:244 VFP_D0_D7_REGS:3660 VFP_LO_REGS:3660 ALL_REGS:3660 MEM:2440
  r154 costs: LO_REGS:0 HI_REGS:244 CALLER_SAVE_REGS:244 EVEN_REG:244 GENERAL_REGS:244 VFP_D0_D7_REGS:3660 VFP_LO_REGS:3660 ALL_REGS:3660 MEM:2440
  r152 costs: LO_REGS:0 HI_REGS:488 CALLER_SAVE_REGS:488 EVEN_REG:488 GENERAL_REGS:488 VFP_D0_D7_REGS:7320 VFP_LO_REGS:7320 ALL_REGS:7320 MEM:4880
  r150 costs: LO_REGS:0 HI_REGS:488 CALLER_SAVE_REGS:488 EVEN_REG:488 GENERAL_REGS:488 VFP_D0_D7_REGS:7320 VFP_LO_REGS:7320 ALL_REGS:7320 MEM:4880
  r148 costs: LO_REGS:0 HI_REGS:488 CALLER_SAVE_REGS:488 EVEN_REG:488 GENERAL_REGS:488 VFP_D0_D7_REGS:7320 VFP_LO_REGS:7320 ALL_REGS:7320 MEM:4880
  r146 costs: LO_REGS:0 HI_REGS:488 CALLER_SAVE_REGS:488 EVEN_REG:488 GENERAL_REGS:488 VFP_D0_D7_REGS:7320 VFP_LO_REGS:7320 ALL_REGS:7320 MEM:4880
  r144 costs: LO_REGS:0 HI_REGS:488 CALLER_SAVE_REGS:488 EVEN_REG:488 GENERAL_REGS:488 VFP_D0_D7_REGS:7320 VFP_LO_REGS:7320 ALL_REGS:7320 MEM:4880
  r143 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:4880 VFP_LO_REGS:4880 ALL_REGS:4880 MEM:2562
  r139 costs: LO_REGS:0 HI_REGS:510 CALLER_SAVE_REGS:510 EVEN_REG:510 GENERAL_REGS:510 VFP_D0_D7_REGS:7650 VFP_LO_REGS:7650 ALL_REGS:7650 MEM:5100
  r137 costs: LO_REGS:0 HI_REGS:510 CALLER_SAVE_REGS:510 EVEN_REG:510 GENERAL_REGS:510 VFP_D0_D7_REGS:7650 VFP_LO_REGS:7650 ALL_REGS:7650 MEM:5100
  r135 costs: LO_REGS:0 HI_REGS:1022 CALLER_SAVE_REGS:1022 EVEN_REG:1022 GENERAL_REGS:1022 VFP_D0_D7_REGS:15330 VFP_LO_REGS:15330 ALL_REGS:15330 MEM:10220
  r133 costs: LO_REGS:0 HI_REGS:1022 CALLER_SAVE_REGS:1022 EVEN_REG:1022 GENERAL_REGS:1022 VFP_D0_D7_REGS:15330 VFP_LO_REGS:15330 ALL_REGS:15330 MEM:10220
  r131 costs: LO_REGS:0 HI_REGS:1022 CALLER_SAVE_REGS:1022 EVEN_REG:1022 GENERAL_REGS:1022 VFP_D0_D7_REGS:15330 VFP_LO_REGS:15330 ALL_REGS:15330 MEM:10220
  r129 costs: LO_REGS:0 HI_REGS:1022 CALLER_SAVE_REGS:1022 EVEN_REG:1022 GENERAL_REGS:1022 VFP_D0_D7_REGS:15330 VFP_LO_REGS:15330 ALL_REGS:15330 MEM:10220
  r128 costs: LO_REGS:0 HI_REGS:1022 CALLER_SAVE_REGS:1022 EVEN_REG:1022 GENERAL_REGS:1022 VFP_D0_D7_REGS:15330 VFP_LO_REGS:15330 ALL_REGS:15330 MEM:10220
  r126 costs: LO_REGS:0 HI_REGS:244 CALLER_SAVE_REGS:244 EVEN_REG:244 GENERAL_REGS:244 VFP_D0_D7_REGS:3660 VFP_LO_REGS:3660 ALL_REGS:3660 MEM:2440
  r125 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:4760 VFP_LO_REGS:4760 ALL_REGS:4760 MEM:2550
  r123 costs: LO_REGS:0 HI_REGS:244 CALLER_SAVE_REGS:244 EVEN_REG:244 GENERAL_REGS:244 VFP_D0_D7_REGS:3660 VFP_LO_REGS:3660 ALL_REGS:3660 MEM:2440
  r121 costs: LO_REGS:0 HI_REGS:488 CALLER_SAVE_REGS:488 EVEN_REG:488 GENERAL_REGS:488 VFP_D0_D7_REGS:7320 VFP_LO_REGS:7320 ALL_REGS:7320 MEM:4880
  r119 costs: LO_REGS:0 HI_REGS:488 CALLER_SAVE_REGS:488 EVEN_REG:488 GENERAL_REGS:488 VFP_D0_D7_REGS:7320 VFP_LO_REGS:7320 ALL_REGS:7320 MEM:4880
  r117 costs: LO_REGS:0 HI_REGS:488 CALLER_SAVE_REGS:488 EVEN_REG:488 GENERAL_REGS:488 VFP_D0_D7_REGS:7320 VFP_LO_REGS:7320 ALL_REGS:7320 MEM:4880
  r115 costs: LO_REGS:0 HI_REGS:488 CALLER_SAVE_REGS:488 EVEN_REG:488 GENERAL_REGS:488 VFP_D0_D7_REGS:7320 VFP_LO_REGS:7320 ALL_REGS:7320 MEM:4880
  r113 costs: LO_REGS:0 HI_REGS:488 CALLER_SAVE_REGS:488 EVEN_REG:488 GENERAL_REGS:488 VFP_D0_D7_REGS:7320 VFP_LO_REGS:7320 ALL_REGS:7320 MEM:4880


Pass 1 for finding pseudo/allocno costs

    r247: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r246: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r245: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r244: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r243: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r242: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r241: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r240: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r239: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r238: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r237: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r236: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r235: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r234: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r233: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r232: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r231: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r230: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r229: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r228: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r227: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r226: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r225: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r224: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r223: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r222: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r221: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r220: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r219: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r218: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r217: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r216: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r215: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r214: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r213: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r212: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r211: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r210: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r209: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r208: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r207: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r206: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r205: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r204: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r203: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r202: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r201: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r200: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r199: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r198: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r197: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r196: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r195: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r194: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r193: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r192: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r191: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r190: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r189: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r188: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r187: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r186: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r185: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r184: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r183: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r182: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r181: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r180: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r179: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r178: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r177: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r176: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r175: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r174: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r173: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r172: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r171: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r170: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r169: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r168: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r167: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r166: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r165: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r164: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r163: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r162: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r161: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r160: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r159: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r158: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r157: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r156: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r155: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r154: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r153: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r152: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r151: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r150: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r149: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r148: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r147: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r146: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r145: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r144: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r143: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r142: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r141: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r140: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r139: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r138: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r137: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r136: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r135: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r134: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r133: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r132: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r131: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r129: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r124: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r247 costs: GENERAL_REGS:488 VFP_D0_D7_REGS:10980 VFP_LO_REGS:10980 ALL_REGS:7320 MEM:7320
  r246 costs: GENERAL_REGS:220 VFP_D0_D7_REGS:4950 VFP_LO_REGS:4950 ALL_REGS:3300 MEM:3300
  r245 costs: GENERAL_REGS:220 VFP_D0_D7_REGS:4950 VFP_LO_REGS:4950 ALL_REGS:3300 MEM:3300
  r244 costs: LO_REGS:0 HI_REGS:244 CALLER_SAVE_REGS:244 EVEN_REG:244 GENERAL_REGS:244 VFP_D0_D7_REGS:2220 VFP_LO_REGS:2220 ALL_REGS:2220 MEM:1480
  r243 costs: LO_REGS:0 HI_REGS:244 CALLER_SAVE_REGS:244 EVEN_REG:244 GENERAL_REGS:244 VFP_D0_D7_REGS:2220 VFP_LO_REGS:2220 ALL_REGS:2220 MEM:1480
  r242 costs: LO_REGS:0 HI_REGS:510 CALLER_SAVE_REGS:510 EVEN_REG:510 GENERAL_REGS:510 VFP_D0_D7_REGS:4665 VFP_LO_REGS:4665 ALL_REGS:4665 MEM:3110
  r241 costs: LO_REGS:0 HI_REGS:1530 CALLER_SAVE_REGS:1530 EVEN_REG:1530 GENERAL_REGS:1530 VFP_D0_D7_REGS:12315 VFP_LO_REGS:12315 ALL_REGS:12315 MEM:8210
  r240 costs: LO_REGS:0 HI_REGS:510 CALLER_SAVE_REGS:510 EVEN_REG:510 GENERAL_REGS:510 VFP_D0_D7_REGS:4665 VFP_LO_REGS:4665 ALL_REGS:4665 MEM:3110
  r239 costs: LO_REGS:0 HI_REGS:510 CALLER_SAVE_REGS:510 EVEN_REG:510 GENERAL_REGS:510 VFP_D0_D7_REGS:4665 VFP_LO_REGS:4665 ALL_REGS:4665 MEM:3110
  r237 costs: LO_REGS:0 HI_REGS:244 CALLER_SAVE_REGS:244 EVEN_REG:244 GENERAL_REGS:244 VFP_D0_D7_REGS:3660 VFP_LO_REGS:3660 ALL_REGS:3660 MEM:2440
  r236 costs: LO_REGS:0 HI_REGS:244 CALLER_SAVE_REGS:244 EVEN_REG:244 GENERAL_REGS:244 VFP_D0_D7_REGS:3660 VFP_LO_REGS:3660 ALL_REGS:3660 MEM:2440
  r231 costs: LO_REGS:0 HI_REGS:244 CALLER_SAVE_REGS:244 EVEN_REG:244 GENERAL_REGS:244 VFP_D0_D7_REGS:3660 VFP_LO_REGS:3660 ALL_REGS:3660 MEM:2440
  r228 costs: LO_REGS:0 HI_REGS:488 CALLER_SAVE_REGS:488 EVEN_REG:488 GENERAL_REGS:488 VFP_D0_D7_REGS:12810 VFP_LO_REGS:12810 ALL_REGS:12810 MEM:8540
  r227 costs: LO_REGS:0 HI_REGS:244 CALLER_SAVE_REGS:244 EVEN_REG:244 GENERAL_REGS:244 VFP_D0_D7_REGS:3660 VFP_LO_REGS:3660 ALL_REGS:3660 MEM:2440
  r224 costs: LO_REGS:0 HI_REGS:488 CALLER_SAVE_REGS:488 EVEN_REG:488 GENERAL_REGS:488 VFP_D0_D7_REGS:9150 VFP_LO_REGS:9150 ALL_REGS:9150 MEM:6100
  r223 costs: LO_REGS:0 HI_REGS:244 CALLER_SAVE_REGS:244 EVEN_REG:244 GENERAL_REGS:244 VFP_D0_D7_REGS:3660 VFP_LO_REGS:3660 ALL_REGS:3660 MEM:2440
  r220 costs: LO_REGS:0 HI_REGS:488 CALLER_SAVE_REGS:488 EVEN_REG:488 GENERAL_REGS:488 VFP_D0_D7_REGS:9150 VFP_LO_REGS:9150 ALL_REGS:9150 MEM:6100
  r219 costs: LO_REGS:0 HI_REGS:244 CALLER_SAVE_REGS:244 EVEN_REG:244 GENERAL_REGS:244 VFP_D0_D7_REGS:3660 VFP_LO_REGS:3660 ALL_REGS:3660 MEM:2440
  r216 costs: LO_REGS:0 HI_REGS:488 CALLER_SAVE_REGS:488 EVEN_REG:488 GENERAL_REGS:488 VFP_D0_D7_REGS:9150 VFP_LO_REGS:9150 ALL_REGS:9150 MEM:6100
  r215 costs: LO_REGS:0 HI_REGS:244 CALLER_SAVE_REGS:244 EVEN_REG:244 GENERAL_REGS:244 VFP_D0_D7_REGS:3660 VFP_LO_REGS:3660 ALL_REGS:3660 MEM:2440
  r212 costs: LO_REGS:0 HI_REGS:488 CALLER_SAVE_REGS:488 EVEN_REG:488 GENERAL_REGS:488 VFP_D0_D7_REGS:9150 VFP_LO_REGS:9150 ALL_REGS:9150 MEM:6100
  r209 costs: LO_REGS:0 HI_REGS:244 CALLER_SAVE_REGS:244 EVEN_REG:244 GENERAL_REGS:244 VFP_D0_D7_REGS:3660 VFP_LO_REGS:3660 ALL_REGS:3660 MEM:2440
  r205 costs: LO_REGS:0 HI_REGS:244 CALLER_SAVE_REGS:244 EVEN_REG:244 GENERAL_REGS:244 VFP_D0_D7_REGS:3660 VFP_LO_REGS:3660 ALL_REGS:3660 MEM:2440
  r201 costs: LO_REGS:0 HI_REGS:244 CALLER_SAVE_REGS:244 EVEN_REG:244 GENERAL_REGS:244 VFP_D0_D7_REGS:3660 VFP_LO_REGS:3660 ALL_REGS:3660 MEM:2440
  r197 costs: LO_REGS:0 HI_REGS:244 CALLER_SAVE_REGS:244 EVEN_REG:244 GENERAL_REGS:244 VFP_D0_D7_REGS:3660 VFP_LO_REGS:3660 ALL_REGS:3660 MEM:2440
  r186 costs: LO_REGS:0 HI_REGS:52 CALLER_SAVE_REGS:52 EVEN_REG:52 GENERAL_REGS:52 VFP_D0_D7_REGS:33330 VFP_LO_REGS:33330 ALL_REGS:33330 MEM:22220
  r185 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:7320 VFP_LO_REGS:7320 ALL_REGS:7320 MEM:4880
  r160 costs: LO_REGS:0 HI_REGS:112 CALLER_SAVE_REGS:112 EVEN_REG:112 GENERAL_REGS:112 VFP_D0_D7_REGS:69765 VFP_LO_REGS:69765 ALL_REGS:69765 MEM:46510
  r159 costs: LO_REGS:0 HI_REGS:106 CALLER_SAVE_REGS:106 EVEN_REG:106 GENERAL_REGS:106 VFP_D0_D7_REGS:7755 VFP_LO_REGS:7755 ALL_REGS:7755 MEM:5170
  r158 costs: LO_REGS:220 HI_REGS:1784 CALLER_SAVE_REGS:1784 EVEN_REG:1784 GENERAL_REGS:1564 VFP_D0_D7_REGS:93900 VFP_LO_REGS:93900 ALL_REGS:92250 MEM:62600
  r156 costs: LO_REGS:0 HI_REGS:244 CALLER_SAVE_REGS:244 EVEN_REG:244 GENERAL_REGS:244 VFP_D0_D7_REGS:3660 VFP_LO_REGS:3660 ALL_REGS:3660 MEM:2440
  r154 costs: LO_REGS:0 HI_REGS:244 CALLER_SAVE_REGS:244 EVEN_REG:244 GENERAL_REGS:244 VFP_D0_D7_REGS:3660 VFP_LO_REGS:3660 ALL_REGS:3660 MEM:2440
  r152 costs: LO_REGS:0 HI_REGS:488 CALLER_SAVE_REGS:488 EVEN_REG:488 GENERAL_REGS:488 VFP_D0_D7_REGS:7320 VFP_LO_REGS:7320 ALL_REGS:7320 MEM:4880
  r150 costs: LO_REGS:0 HI_REGS:488 CALLER_SAVE_REGS:488 EVEN_REG:488 GENERAL_REGS:488 VFP_D0_D7_REGS:7320 VFP_LO_REGS:7320 ALL_REGS:7320 MEM:4880
  r148 costs: LO_REGS:0 HI_REGS:488 CALLER_SAVE_REGS:488 EVEN_REG:488 GENERAL_REGS:488 VFP_D0_D7_REGS:7320 VFP_LO_REGS:7320 ALL_REGS:7320 MEM:4880
  r146 costs: LO_REGS:0 HI_REGS:488 CALLER_SAVE_REGS:488 EVEN_REG:488 GENERAL_REGS:488 VFP_D0_D7_REGS:7320 VFP_LO_REGS:7320 ALL_REGS:7320 MEM:4880
  r144 costs: LO_REGS:0 HI_REGS:488 CALLER_SAVE_REGS:488 EVEN_REG:488 GENERAL_REGS:488 VFP_D0_D7_REGS:7320 VFP_LO_REGS:7320 ALL_REGS:7320 MEM:4880
  r143 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:5490 VFP_LO_REGS:5490 ALL_REGS:5490 MEM:3660
  r139 costs: LO_REGS:0 HI_REGS:510 CALLER_SAVE_REGS:510 EVEN_REG:510 GENERAL_REGS:510 VFP_D0_D7_REGS:7650 VFP_LO_REGS:7650 ALL_REGS:7650 MEM:5100
  r137 costs: LO_REGS:0 HI_REGS:510 CALLER_SAVE_REGS:510 EVEN_REG:510 GENERAL_REGS:510 VFP_D0_D7_REGS:7650 VFP_LO_REGS:7650 ALL_REGS:7650 MEM:5100
  r135 costs: LO_REGS:0 HI_REGS:1022 CALLER_SAVE_REGS:1022 EVEN_REG:1022 GENERAL_REGS:1022 VFP_D0_D7_REGS:15330 VFP_LO_REGS:15330 ALL_REGS:15330 MEM:10220
  r133 costs: LO_REGS:0 HI_REGS:1022 CALLER_SAVE_REGS:1022 EVEN_REG:1022 GENERAL_REGS:1022 VFP_D0_D7_REGS:15330 VFP_LO_REGS:15330 ALL_REGS:15330 MEM:10220
  r131 costs: LO_REGS:0 HI_REGS:1022 CALLER_SAVE_REGS:1022 EVEN_REG:1022 GENERAL_REGS:1022 VFP_D0_D7_REGS:15330 VFP_LO_REGS:15330 ALL_REGS:15330 MEM:10220
  r129 costs: LO_REGS:0 HI_REGS:1022 CALLER_SAVE_REGS:1022 EVEN_REG:1022 GENERAL_REGS:1022 VFP_D0_D7_REGS:15330 VFP_LO_REGS:15330 ALL_REGS:15330 MEM:10220
  r128 costs: LO_REGS:0 HI_REGS:1022 CALLER_SAVE_REGS:1022 EVEN_REG:1022 GENERAL_REGS:1022 VFP_D0_D7_REGS:15330 VFP_LO_REGS:15330 ALL_REGS:15330 MEM:10220
  r126 costs: LO_REGS:0 HI_REGS:244 CALLER_SAVE_REGS:244 EVEN_REG:244 GENERAL_REGS:244 VFP_D0_D7_REGS:3660 VFP_LO_REGS:3660 ALL_REGS:3660 MEM:2440
  r125 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:5310 VFP_LO_REGS:5310 ALL_REGS:5310 MEM:3540
  r123 costs: LO_REGS:0 HI_REGS:244 CALLER_SAVE_REGS:244 EVEN_REG:244 GENERAL_REGS:244 VFP_D0_D7_REGS:3660 VFP_LO_REGS:3660 ALL_REGS:3660 MEM:2440
  r121 costs: LO_REGS:0 HI_REGS:488 CALLER_SAVE_REGS:488 EVEN_REG:488 GENERAL_REGS:488 VFP_D0_D7_REGS:7320 VFP_LO_REGS:7320 ALL_REGS:7320 MEM:4880
  r119 costs: LO_REGS:0 HI_REGS:488 CALLER_SAVE_REGS:488 EVEN_REG:488 GENERAL_REGS:488 VFP_D0_D7_REGS:7320 VFP_LO_REGS:7320 ALL_REGS:7320 MEM:4880
  r117 costs: LO_REGS:0 HI_REGS:488 CALLER_SAVE_REGS:488 EVEN_REG:488 GENERAL_REGS:488 VFP_D0_D7_REGS:7320 VFP_LO_REGS:7320 ALL_REGS:7320 MEM:4880
  r115 costs: LO_REGS:0 HI_REGS:488 CALLER_SAVE_REGS:488 EVEN_REG:488 GENERAL_REGS:488 VFP_D0_D7_REGS:7320 VFP_LO_REGS:7320 ALL_REGS:7320 MEM:4880
  r113 costs: LO_REGS:0 HI_REGS:488 CALLER_SAVE_REGS:488 EVEN_REG:488 GENERAL_REGS:488 VFP_D0_D7_REGS:7320 VFP_LO_REGS:7320 ALL_REGS:7320 MEM:4880

;;   ======================================================
;;   -- basic block 2 from 629 to 22 -- before reload
;;   ======================================================

;;	  0--> b  0: i  14 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  15 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  16 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  17 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 629 r245=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   2 r159=r245                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  18 {r0=call [`HAL_GetTick'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 630 r246=r0                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  19 r125=r246                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  20 loc r125                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  21 cc=cmp(r159,0xffffffffffffffff)         :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  22 pc={(cc!=0)?L171:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 14
;;   new tail = 22

;;   ======================================================
;;   -- basic block 3 from 29 to 121 -- before reload
;;   ======================================================

;;	  0--> b  0: i  29 r160=0x40002000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  41 r239=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  61 r240=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  81 r241=0x4                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 121 r242=0x8                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 29
;;   new tail = 121

;;   ======================================================
;;   -- basic block 4 from 24 to 33 -- before reload
;;   ======================================================

;;	  0--> b  0: i  24 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  25 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  26 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  27 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  28 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  30 r128=[r160+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 509 loc r128&0x1                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  32 {cc=cmp(r128&0x1,0);r158=r128&0x1;}     :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  33 pc={(cc==0)?L43:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 24
;;   new tail = 33

;;   ======================================================
;;   -- basic block 5 from 35 to 4 -- before reload
;;   ======================================================

;;	  0--> b  0: i  35 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  36 loc 0x2                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  37 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  38 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  39 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  42 [r160+0xc]=r239                         :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 508 loc 0x2                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   4 r158=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 35
;;   new tail = 4

;;   ======================================================
;;   -- basic block 6 from 45 to 52 -- before reload
;;   ======================================================

;;	  0--> b  0: i  45 loc D#2                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  46 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  47 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  49 r129=[r160+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  51 cc=cmp(zxt(r129,0x1,0x1),0)             :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  52 pc={(cc==0)?L63:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 45
;;   new tail = 52

;;   ======================================================
;;   -- basic block 7 from 54 to 62 -- before reload
;;   ======================================================

;;	  0--> b  0: i  54 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 507 loc r158|0x4                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  55 r158=r158|0x4                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  56 loc D#2                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  57 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  58 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  59 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  62 [r160+0xc]=r240                         :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 54
;;   new tail = 62

;;   ======================================================
;;   -- basic block 8 from 65 to 72 -- before reload
;;   ======================================================

;;	  0--> b  0: i  65 loc D#2                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  66 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  67 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  69 r131=[r160+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  71 cc=cmp(zxt(r131,0x1,0xa),0)             :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  72 pc={(cc==0)?L83:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 65
;;   new tail = 72

;;   ======================================================
;;   -- basic block 9 from 74 to 82 -- before reload
;;   ======================================================

;;	  0--> b  0: i  74 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 506 loc r158|0x20                           :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  75 r158=r158|0x20                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  76 loc D#2                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  77 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  78 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  79 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  82 [r160+0xc]=r241                         :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 74
;;   new tail = 82

;;   ======================================================
;;   -- basic block 10 from 85 to 92 -- before reload
;;   ======================================================

;;	  0--> b  0: i  85 loc D#2                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  86 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  87 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  89 r133=[r160+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  91 cc=cmp(zxt(r133,0x1,0x8),0)             :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  92 pc={(cc==0)?L103:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 85
;;   new tail = 92

;;   ======================================================
;;   -- basic block 11 from 94 to 102 -- before reload
;;   ======================================================

;;	  0--> b  0: i  94 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 505 loc r158|0x8                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  95 r158=r158|0x8                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  96 loc D#2                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  97 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  98 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  99 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 102 [r160+0xc]=r241                         :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 94
;;   new tail = 102

;;   ======================================================
;;   -- basic block 12 from 105 to 112 -- before reload
;;   ======================================================

;;	  0--> b  0: i 105 loc D#2                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 106 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 107 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 109 r135=[r160+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 111 cc=cmp(zxt(r135,0x1,0x9),0)             :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 112 pc={(cc!=0)?L139:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 105
;;   new tail = 112

;;   ======================================================
;;   -- basic block 13 from 634 to 634 -- before reload
;;   ======================================================

;;	  0--> b  0: i 634 pc=L633                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 634
;;   new tail = 634

;;   ======================================================
;;   -- basic block 14 from 117 to 636 -- before reload
;;   ======================================================

;;	  0--> b  0: i 117 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 118 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 119 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 122 [r160+0xc]=r242                         :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 636 pc=L161                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 117
;;   new tail = 636

;;   ======================================================
;;   -- basic block 15 from 127 to 135 -- before reload
;;   ======================================================

;;	  0--> b  0: i 127 loc D#2                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 128 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 129 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 131 r137=[r160+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 134 cc=cmp(zxt(r137,0x1,0x3),0)             :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 135 pc={(cc==0)?L161:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 127
;;   new tail = 135

;;   ======================================================
;;   -- basic block 16 from 639 to 639 -- before reload
;;   ======================================================

;;	  0--> b  0: i 639 pc=L132                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 639
;;   new tail = 639

;;   ======================================================
;;   -- basic block 17 from 141 to 157 -- before reload
;;   ======================================================

;;	  0--> b  0: i 141 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 504 loc r158|0x10                           :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 149 [r160+0xc]=r241                         :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 154 r139=[r160+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 142 r158=r158|0x10                          :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i 143 loc D#2                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 144 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 145 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 146 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 150 loc D#2                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 151 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 152 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 156 cc=cmp(zxt(r139,0x1,0x3),0)             :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 157 pc={(cc!=0)?L132:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 141
;;   new tail = 157

;;   ======================================================
;;   -- basic block 18 from 642 to 642 -- before reload
;;   ======================================================

;;	  0--> b  0: i 642 pc=L479                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 642
;;   new tail = 642

;;   ======================================================
;;   -- basic block 19 from 163 to 167 -- before reload
;;   ======================================================

;;	  0--> b  0: i 163 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 164 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 167 {pc={(r158==0)?L165:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 163
;;   new tail = 167

;;   ======================================================
;;   -- basic block 20 from 645 to 645 -- before reload
;;   ======================================================

;;	  0--> b  0: i 645 pc=L479                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 645
;;   new tail = 645

;;   ======================================================
;;   -- basic block 21 from 174 to 174 -- before reload
;;   ======================================================

;;	  0--> b  0: i 174 {pc={(r159==0)?L332:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 174
;;   new tail = 174

;;   ======================================================
;;   -- basic block 22 from 190 to 222 -- before reload
;;   ======================================================

;;	  0--> b  0: i 190 r186=0x40002000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 202 r243=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 222 r244=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 190
;;   new tail = 222

;;   ======================================================
;;   -- basic block 23 from 176 to 194 -- before reload
;;   ======================================================

;;	  0--> b  0: i 176 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 177 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 178 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 179 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 180 {r0=call [`HAL_GetTick'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 631 r247=r0                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 191 r144=[r186+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 182 r185=r247-r125                          :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i 573 cc=cmp(r159,r185)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 574 r143={(geu(cc,0))?0x2:0x3}              :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 576 r158={(geu(cc,0))?0:0x1}                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 188 loc D#2                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 189 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 193 cc=cmp(zxt(r144,0x1,0),0)               :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 194 pc={(cc==0)?L204:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 8
;;   new head = 176
;;   new tail = 194

;;   ======================================================
;;   -- basic block 24 from 196 to 9 -- before reload
;;   ======================================================

;;	  0--> b  0: i 196 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 197 loc D#2|0x2                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 198 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 199 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 200 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 203 [r186+0xc]=r243                         :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 501 loc r143                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   9 r158=r143                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 196
;;   new tail = 9

;;   ======================================================
;;   -- basic block 25 from 206 to 213 -- before reload
;;   ======================================================

;;	  0--> b  0: i 206 loc D#2                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 207 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 208 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 210 r146=[r186+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 212 cc=cmp(zxt(r146,0x1,0x1),0)             :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 213 pc={(cc==0)?L224:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 206
;;   new tail = 213

;;   ======================================================
;;   -- basic block 26 from 215 to 223 -- before reload
;;   ======================================================

;;	  0--> b  0: i 215 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 500 loc r158|0x4                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 216 r158=r158|0x4                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 217 loc D#2                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 218 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 219 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 220 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 223 [r186+0xc]=r244                         :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 215
;;   new tail = 223

;;   ======================================================
;;   -- basic block 27 from 226 to 233 -- before reload
;;   ======================================================

;;	  0--> b  0: i 226 loc D#2                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 227 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 228 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 230 r148=[r186+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 232 cc=cmp(zxt(r148,0x1,0xa),0)             :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 233 pc={(cc==0)?L244:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 226
;;   new tail = 233

;;   ======================================================
;;   -- basic block 28 from 235 to 243 -- before reload
;;   ======================================================

;;	  0--> b  0: i 235 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 499 loc r158|0x20                           :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 236 r158=r158|0x20                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 237 loc D#2                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 238 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 239 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 240 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 242 r197=0x4                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 243 [r186+0xc]=r197                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 235
;;   new tail = 243

;;   ======================================================
;;   -- basic block 29 from 246 to 253 -- before reload
;;   ======================================================

;;	  0--> b  0: i 246 loc D#2                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 247 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 248 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 250 r150=[r186+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 252 cc=cmp(zxt(r150,0x1,0x8),0)             :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 253 pc={(cc==0)?L264:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 246
;;   new tail = 253

;;   ======================================================
;;   -- basic block 30 from 255 to 263 -- before reload
;;   ======================================================

;;	  0--> b  0: i 255 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 498 loc r158|0x8                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 256 r158=r158|0x8                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 257 loc D#2                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 258 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 259 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 260 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 262 r201=0x4                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 263 [r186+0xc]=r201                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 255
;;   new tail = 263

;;   ======================================================
;;   -- basic block 31 from 266 to 273 -- before reload
;;   ======================================================

;;	  0--> b  0: i 266 loc D#2                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 267 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 268 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 270 r152=[r186+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 272 cc=cmp(zxt(r152,0x1,0x9),0)             :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 273 pc={(cc!=0)?L300:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 266
;;   new tail = 273

;;   ======================================================
;;   -- basic block 32 from 649 to 649 -- before reload
;;   ======================================================

;;	  0--> b  0: i 649 pc=L648                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 649
;;   new tail = 649

;;   ======================================================
;;   -- basic block 33 from 278 to 651 -- before reload
;;   ======================================================

;;	  0--> b  0: i 278 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 279 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 280 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 282 r205=0x8                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 283 [r186+0xc]=r205                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 651 pc=L322                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 278
;;   new tail = 651

;;   ======================================================
;;   -- basic block 34 from 288 to 296 -- before reload
;;   ======================================================

;;	  0--> b  0: i 288 loc D#2                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 289 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 290 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 292 r154=[r186+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 295 cc=cmp(zxt(r154,0x1,0x3),0)             :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 296 pc={(cc==0)?L322:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 288
;;   new tail = 296

;;   ======================================================
;;   -- basic block 35 from 654 to 654 -- before reload
;;   ======================================================

;;	  0--> b  0: i 654 pc=L293                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 654
;;   new tail = 654

;;   ======================================================
;;   -- basic block 36 from 302 to 318 -- before reload
;;   ======================================================

;;	  0--> b  0: i 302 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 497 loc r158|0x10                           :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 303 r158=r158|0x10                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 304 loc D#2                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 305 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 306 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 307 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 309 r209=0x4                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 310 [r186+0xc]=r209                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 311 loc D#2                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 312 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 313 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 315 r156=[r186+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 317 cc=cmp(zxt(r156,0x1,0x3),0)             :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 318 pc={(cc!=0)?L293:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 302
;;   new tail = 318

;;   ======================================================
;;   -- basic block 37 from 657 to 657 -- before reload
;;   ======================================================

;;	  0--> b  0: i 657 pc=L479                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 657
;;   new tail = 657

;;   ======================================================
;;   -- basic block 38 from 324 to 328 -- before reload
;;   ======================================================

;;	  0--> b  0: i 324 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 325 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 328 {pc={(r158==0)?L326:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 324
;;   new tail = 328

;;   ======================================================
;;   -- basic block 39 from 660 to 660 -- before reload
;;   ======================================================

;;	  0--> b  0: i 660 pc=L479                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 660
;;   new tail = 660

;;   ======================================================
;;   -- basic block 40 from 334 to 345 -- before reload
;;   ======================================================

;;	  0--> b  0: i 334 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 335 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 336 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 337 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 338 {r0=call [`HAL_GetTick'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 339 loc 0x1                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 340 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 341 r212=0x40002000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 342 r113=[r212+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 344 cc=cmp(zxt(r113,0x1,0),0)               :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 345 pc={(cc==0)?L490:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 334
;;   new tail = 345

;;   ======================================================
;;   -- basic block 41 from 347 to 662 -- before reload
;;   ======================================================

;;	  0--> b  0: i 347 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 348 loc 0x3                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 349 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 350 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 351 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 353 r215=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 354 [r212+0xc]=r215                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 496 loc 0x3                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  10 r158=0x3                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 662 pc=L355                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 347
;;   new tail = 662

;;   ======================================================
;;   -- basic block 42 from 495 to 11 -- before reload
;;   ======================================================

;;	  0--> b  0: i 495 loc 0x1                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  11 r158=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 495
;;   new tail = 11

;;   ======================================================
;;   -- basic block 43 from 357 to 364 -- before reload
;;   ======================================================

;;	  0--> b  0: i 357 loc D#2                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 358 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 359 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 360 r216=0x40002000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 361 r115=[r216+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 363 cc=cmp(zxt(r115,0x1,0x1),0)             :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 364 pc={(cc==0)?L375:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 357
;;   new tail = 364

;;   ======================================================
;;   -- basic block 44 from 366 to 374 -- before reload
;;   ======================================================

;;	  0--> b  0: i 366 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 494 loc r158|0x4                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 373 r219=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 367 r158=r158|0x4                           :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i 368 loc D#2                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 369 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 370 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 371 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 374 [r216+0xc]=r219                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 366
;;   new tail = 374

;;   ======================================================
;;   -- basic block 45 from 377 to 384 -- before reload
;;   ======================================================

;;	  0--> b  0: i 377 loc D#2                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 378 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 379 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 380 r220=0x40002000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 381 r117=[r220+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 383 cc=cmp(zxt(r117,0x1,0xa),0)             :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 384 pc={(cc==0)?L395:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 377
;;   new tail = 384

;;   ======================================================
;;   -- basic block 46 from 386 to 394 -- before reload
;;   ======================================================

;;	  0--> b  0: i 386 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 493 loc r158|0x20                           :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 393 r223=0x4                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 387 r158=r158|0x20                          :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i 388 loc D#2                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 389 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 390 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 391 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 394 [r220+0xc]=r223                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 386
;;   new tail = 394

;;   ======================================================
;;   -- basic block 47 from 397 to 404 -- before reload
;;   ======================================================

;;	  0--> b  0: i 397 loc D#2                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 398 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 399 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 400 r224=0x40002000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 401 r119=[r224+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 403 cc=cmp(zxt(r119,0x1,0x8),0)             :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 404 pc={(cc==0)?L415:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 397
;;   new tail = 404

;;   ======================================================
;;   -- basic block 48 from 406 to 414 -- before reload
;;   ======================================================

;;	  0--> b  0: i 406 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 492 loc r158|0x8                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 413 r227=0x4                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 407 r158=r158|0x8                           :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i 408 loc D#2                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 409 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 410 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 411 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 414 [r224+0xc]=r227                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 406
;;   new tail = 414

;;   ======================================================
;;   -- basic block 49 from 417 to 424 -- before reload
;;   ======================================================

;;	  0--> b  0: i 417 loc D#2                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 418 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 419 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 420 r228=0x40002000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 421 r121=[r228+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 423 cc=cmp(zxt(r121,0x1,0x9),0)             :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 424 pc={(cc==0)?L446:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 417
;;   new tail = 424

;;   ======================================================
;;   -- basic block 50 from 426 to 442 -- before reload
;;   ======================================================

;;	  0--> b  0: i 426 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 491 loc r158|0x10                           :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 433 r231=0x4                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 434 [r228+0xc]=r231                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 439 r126=[r228+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 427 r158=r158|0x10                          :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i 428 loc D#2                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 429 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 430 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 431 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 435 loc D#2                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 436 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 437 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 441 cc=cmp(zxt(r126,0x1,0x3),0)             :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 442 pc={(cc!=0)?L456:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 426
;;   new tail = 442

;;   ======================================================
;;   -- basic block 51 from 665 to 665 -- before reload
;;   ======================================================

;;	  0--> b  0: i 665 pc=L479                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 665
;;   new tail = 665

;;   ======================================================
;;   -- basic block 52 from 448 to 455 -- before reload
;;   ======================================================

;;	  0--> b  0: i 448 loc D#2                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 449 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 450 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 452 r123=[r228+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 454 cc=cmp(zxt(r123,0x1,0x3),0)             :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 455 pc={(cc==0)?L479:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 448
;;   new tail = 455

;;   ======================================================
;;   -- basic block 53 from 458 to 467 -- before reload
;;   ======================================================

;;	  0--> b  0: i 458 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 459 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 460 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 461 r236=0x40002000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 462 r237=0x8                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 463 [r236+0xc]=r237                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 466 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 467 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 458
;;   new tail = 467

;;   ======================================================
;;   -- basic block 54 from 480 to 481 -- before reload
;;   ======================================================

;;	  0--> b  0: i 480 r0=r158                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 481 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 480
;;   new tail = 481


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_RCCEx_CRSWaitSynchronization

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={5d,5u} r1={4d} r2={4d} r3={4d} r7={1d,54u} r12={6d} r13={1d,57u} r14={4d} r15={3d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={29d,24u} r101={3d} r102={1d,54u} r103={1d,53u} r104={3d} r105={3d} r106={3d} r113={1d,1u} r115={1d,1u} r117={1d,1u} r119={1d,1u} r121={1d,1u} r123={1d,1u} r125={1d,2u} r126={1d,1u} r128={1d,3u} r129={1d,1u} r131={1d,1u} r133={1d,1u} r135={1d,1u} r137={1d,1u} r139={1d,1u} r143={1d,2u} r144={1d,1u} r146={1d,1u} r148={1d,1u} r150={1d,1u} r152={1d,1u} r154={1d,1u} r156={1d,1u} r158={18d,27u} r159={1d,3u} r160={1d,13u} r185={1d,1u} r186={1d,13u} r197={1d,1u} r201={1d,1u} r205={1d,1u} r209={1d,1u} r212={1d,2u} r215={1d,1u} r216={1d,2u} r219={1d,1u} r220={1d,2u} r223={1d,1u} r224={1d,2u} r227={1d,1u} r228={1d,4u} r231={1d,1u} r236={1d,1u} r237={1d,1u} r239={1d,1u} r240={1d,1u} r241={1d,3u} r242={1d,1u} r243={1d,1u} r244={1d,1u} r245={1d,1u} r246={1d,1u} r247={1d,1u} 
;;    total ref usage 730{365d,365u,0e} in 335{332 regular + 3 call} insns.
(note 1 0 12 NOTE_INSN_DELETED)
(note 12 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 12 14 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 14 3 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1600:3 -1
     (nil))
(debug_insn 15 14 16 2 (var_location:SI crsstatus (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1600:12 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1601:3 -1
     (nil))
(debug_insn 17 16 629 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1604:3 -1
     (nil))
(insn 629 17 2 2 (set (reg:SI 245)
        (reg:SI 0 r0 [ Timeout ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1599:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ Timeout ])
        (nil)))
(insn 2 629 18 2 (set (reg/v:SI 159 [ Timeout ])
        (reg:SI 245)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1599:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 245)
        (nil)))
(call_insn 18 2 630 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006c91f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1604:15 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006c91f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 630 18 19 2 (set (reg:SI 246)
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1604:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 19 630 20 2 (set (reg/v:SI 125 [ tickstart ])
        (reg:SI 246)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1604:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 246)
        (nil)))
(debug_insn 20 19 21 2 (var_location:SI tickstart (reg/v:SI 125 [ tickstart ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1604:15 -1
     (nil))
(insn 21 20 22 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 159 [ Timeout ])
            (const_int -1 [0xffffffffffffffff]))) 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 22 21 510 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 171)
            (pc))) 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 524845004 (nil)))
 -> 171)
(note 510 22 29 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 29 510 41 3 (set (reg/f:SI 160)
        (const_int 1073750016 [0x40002000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1617:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 41 29 61 3 (set (reg:SI 239)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1623:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 61 41 81 3 (set (reg:SI 240)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1633:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 81 61 121 3 (set (reg:SI 241)
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1643:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 121 81 165 3 (set (reg:SI 242)
        (const_int 8 [0x8])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1670:7 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 165 121 23 4 453 (nil) [1 uses])
(note 23 165 31 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 31 23 24 4 NOTE_INSN_DELETED)
(debug_insn 24 31 25 4 (var_location:SI crsstatus (const_int 0 [0])) -1
     (nil))
(debug_insn 25 24 26 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1607:3 -1
     (nil))
(debug_insn 26 25 27 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1609:5 -1
     (nil))
(debug_insn 27 26 28 4 (var_location:SI crsstatus (const_int 0 [0])) -1
     (nil))
(debug_insn 28 27 30 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1617:5 -1
     (nil))
(insn 30 28 509 4 (set (reg:SI 128 [ _61 ])
        (mem/v:SI (plus:SI (reg/f:SI 160)
                (const_int 8 [0x8])) [1 MEM[(struct CRS_TypeDef *)1073750016B].ISR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1617:8 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 509 30 32 4 (var_location:SI D#2 (and:SI (reg:SI 128 [ _61 ])
        (const_int 1 [0x1]))) -1
     (nil))
(insn 32 509 33 4 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 128 [ _61 ])
                        (const_int 1 [0x1]))
                    (const_int 0 [0])))
            (set (reg/v:SI 158 [ <retval> ])
                (and:SI (reg:SI 128 [ _61 ])
                    (const_int 1 [0x1])))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1617:7 91 {*andsi3_compare0}
     (expr_list:REG_DEAD (reg:SI 128 [ _61 ])
        (nil)))
(jump_insn 33 32 34 4 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 43)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1617:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 43)
(note 34 33 35 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 35 34 36 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1620:7 -1
     (nil))
(debug_insn 36 35 37 5 (var_location:SI crsstatus (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1620:17 -1
     (nil))
(debug_insn 37 36 38 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1623:7 -1
     (nil))
(debug_insn 38 37 39 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1623:7 -1
     (nil))
(debug_insn 39 38 42 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1623:7 -1
     (nil))
(insn 42 39 508 5 (set (mem/v:SI (plus:SI (reg/f:SI 160)
                (const_int 12 [0xc])) [1 MEM[(struct CRS_TypeDef *)1073750016B].ICR+0 S4 A32])
        (reg:SI 239)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1623:7 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 508 42 4 5 (var_location:SI D#2 (const_int 2 [0x2])) -1
     (nil))
(insn 4 508 43 5 (set (reg/v:SI 158 [ <retval> ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1623:7 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 43 4 44 6 444 (nil) [1 uses])
(note 44 43 50 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 50 44 45 6 NOTE_INSN_DELETED)
(debug_insn 45 50 46 6 (var_location:SI crsstatus (debug_expr:SI D#2)) -1
     (nil))
(debug_insn 46 45 47 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1623:7 -1
     (nil))
(debug_insn 47 46 49 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1627:5 -1
     (nil))
(insn 49 47 51 6 (set (reg:SI 129 [ _66 ])
        (mem/v:SI (plus:SI (reg/f:SI 160)
                (const_int 8 [0x8])) [1 MEM[(struct CRS_TypeDef *)1073750016B].ISR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1627:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 51 49 52 6 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 129 [ _66 ])
                (const_int 1 [0x1])
                (const_int 1 [0x1]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1627:7 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 129 [ _66 ])
        (nil)))
(jump_insn 52 51 53 6 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 63)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1627:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 63)
(note 53 52 54 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 54 53 507 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1630:7 -1
     (nil))
(debug_insn 507 54 55 7 (var_location:SI D#2 (ior:SI (reg/v:SI 158 [ <retval> ])
        (const_int 4 [0x4]))) -1
     (nil))
(insn 55 507 56 7 (set (reg/v:SI 158 [ <retval> ])
        (ior:SI (reg/v:SI 158 [ <retval> ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1630:17 106 {*iorsi3_insn}
     (nil))
(debug_insn 56 55 57 7 (var_location:SI crsstatus (debug_expr:SI D#2)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1630:17 -1
     (nil))
(debug_insn 57 56 58 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1633:7 -1
     (nil))
(debug_insn 58 57 59 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1633:7 -1
     (nil))
(debug_insn 59 58 62 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1633:7 -1
     (nil))
(insn 62 59 63 7 (set (mem/v:SI (plus:SI (reg/f:SI 160)
                (const_int 12 [0xc])) [1 MEM[(struct CRS_TypeDef *)1073750016B].ICR+0 S4 A32])
        (reg:SI 240)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1633:7 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 63 62 64 8 445 (nil) [1 uses])
(note 64 63 70 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(note 70 64 65 8 NOTE_INSN_DELETED)
(debug_insn 65 70 66 8 (var_location:SI crsstatus (debug_expr:SI D#2)) -1
     (nil))
(debug_insn 66 65 67 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1633:7 -1
     (nil))
(debug_insn 67 66 69 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1637:5 -1
     (nil))
(insn 69 67 71 8 (set (reg:SI 131 [ _72 ])
        (mem/v:SI (plus:SI (reg/f:SI 160)
                (const_int 8 [0x8])) [1 MEM[(struct CRS_TypeDef *)1073750016B].ISR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1637:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 71 69 72 8 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 131 [ _72 ])
                (const_int 1 [0x1])
                (const_int 10 [0xa]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1637:7 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 131 [ _72 ])
        (nil)))
(jump_insn 72 71 73 8 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 83)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1637:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 83)
(note 73 72 74 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 74 73 506 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1640:7 -1
     (nil))
(debug_insn 506 74 75 9 (var_location:SI D#2 (ior:SI (reg/v:SI 158 [ <retval> ])
        (const_int 32 [0x20]))) -1
     (nil))
(insn 75 506 76 9 (set (reg/v:SI 158 [ <retval> ])
        (ior:SI (reg/v:SI 158 [ <retval> ])
            (const_int 32 [0x20]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1640:17 106 {*iorsi3_insn}
     (nil))
(debug_insn 76 75 77 9 (var_location:SI crsstatus (debug_expr:SI D#2)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1640:17 -1
     (nil))
(debug_insn 77 76 78 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1643:7 -1
     (nil))
(debug_insn 78 77 79 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1643:7 -1
     (nil))
(debug_insn 79 78 82 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1643:7 -1
     (nil))
(insn 82 79 83 9 (set (mem/v:SI (plus:SI (reg/f:SI 160)
                (const_int 12 [0xc])) [1 MEM[(struct CRS_TypeDef *)1073750016B].ICR+0 S4 A32])
        (reg:SI 241)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1643:7 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 83 82 84 10 446 (nil) [1 uses])
(note 84 83 90 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(note 90 84 85 10 NOTE_INSN_DELETED)
(debug_insn 85 90 86 10 (var_location:SI crsstatus (debug_expr:SI D#2)) -1
     (nil))
(debug_insn 86 85 87 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1643:7 -1
     (nil))
(debug_insn 87 86 89 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1647:5 -1
     (nil))
(insn 89 87 91 10 (set (reg:SI 133 [ _78 ])
        (mem/v:SI (plus:SI (reg/f:SI 160)
                (const_int 8 [0x8])) [1 MEM[(struct CRS_TypeDef *)1073750016B].ISR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1647:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 91 89 92 10 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 133 [ _78 ])
                (const_int 1 [0x1])
                (const_int 8 [0x8]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1647:7 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 133 [ _78 ])
        (nil)))
(jump_insn 92 91 93 10 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 103)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1647:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 103)
(note 93 92 94 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 94 93 505 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1650:7 -1
     (nil))
(debug_insn 505 94 95 11 (var_location:SI D#2 (ior:SI (reg/v:SI 158 [ <retval> ])
        (const_int 8 [0x8]))) -1
     (nil))
(insn 95 505 96 11 (set (reg/v:SI 158 [ <retval> ])
        (ior:SI (reg/v:SI 158 [ <retval> ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1650:17 106 {*iorsi3_insn}
     (nil))
(debug_insn 96 95 97 11 (var_location:SI crsstatus (debug_expr:SI D#2)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1650:17 -1
     (nil))
(debug_insn 97 96 98 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1653:7 -1
     (nil))
(debug_insn 98 97 99 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1653:7 -1
     (nil))
(debug_insn 99 98 102 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1653:7 -1
     (nil))
(insn 102 99 103 11 (set (mem/v:SI (plus:SI (reg/f:SI 160)
                (const_int 12 [0xc])) [1 MEM[(struct CRS_TypeDef *)1073750016B].ICR+0 S4 A32])
        (reg:SI 241)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1653:7 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 103 102 104 12 447 (nil) [1 uses])
(note 104 103 110 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(note 110 104 105 12 NOTE_INSN_DELETED)
(debug_insn 105 110 106 12 (var_location:SI crsstatus (debug_expr:SI D#2)) -1
     (nil))
(debug_insn 106 105 107 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1653:7 -1
     (nil))
(debug_insn 107 106 109 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1657:5 -1
     (nil))
(insn 109 107 111 12 (set (reg:SI 135 [ _84 ])
        (mem/v:SI (plus:SI (reg/f:SI 160)
                (const_int 8 [0x8])) [1 MEM[(struct CRS_TypeDef *)1073750016B].ISR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1657:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 111 109 112 12 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 135 [ _84 ])
                (const_int 1 [0x1])
                (const_int 9 [0x9]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1657:7 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 135 [ _84 ])
        (nil)))
(jump_insn 112 111 632 12 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 139)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1657:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 139)
(note 632 112 634 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(jump_insn 634 632 635 13 (set (pc)
        (label_ref 633)) 284 {*arm_jump}
     (nil)
 -> 633)
(barrier 635 634 132)
(code_label 132 635 116 14 451 (nil) [2 uses])
(note 116 132 117 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 117 116 118 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1670:7 -1
     (nil))
(debug_insn 118 117 119 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1670:7 -1
     (nil))
(debug_insn 119 118 122 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1670:7 -1
     (nil))
(insn 122 119 636 14 (set (mem/v:SI (plus:SI (reg/f:SI 160)
                (const_int 12 [0xc])) [1 MEM[(struct CRS_TypeDef *)1073750016B].ICR+0 S4 A32])
        (reg:SI 242)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1670:7 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 636 122 637 14 (set (pc)
        (label_ref 161)) 284 {*arm_jump}
     (nil)
 -> 161)
(barrier 637 636 633)
(code_label 633 637 126 15 516 (nil) [1 uses])
(note 126 633 133 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(note 133 126 127 15 NOTE_INSN_DELETED)
(debug_insn 127 133 128 15 (var_location:SI crsstatus (debug_expr:SI D#2)) -1
     (nil))
(debug_insn 128 127 129 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1663:7 -1
     (nil))
(debug_insn 129 128 131 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1667:5 -1
     (nil))
(insn 131 129 134 15 (set (reg:SI 137 [ _89 ])
        (mem/v:SI (plus:SI (reg/f:SI 160)
                (const_int 8 [0x8])) [1 MEM[(struct CRS_TypeDef *)1073750016B].ISR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1667:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 134 131 135 15 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 137 [ _89 ])
                (const_int 1 [0x1])
                (const_int 3 [0x3]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1667:7 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 137 [ _89 ])
        (nil)))
(jump_insn 135 134 638 15 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 161)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1667:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 837518628 (nil)))
 -> 161)
(note 638 135 639 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(jump_insn 639 638 640 16 (set (pc)
        (label_ref 132)) 284 {*arm_jump}
     (nil)
 -> 132)
(barrier 640 639 139)
(code_label 139 640 140 17 448 (nil) [1 uses])
(note 140 139 155 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(note 155 140 141 17 NOTE_INSN_DELETED)
(debug_insn 141 155 504 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1660:7 -1
     (nil))
(debug_insn 504 141 149 17 (var_location:SI D#2 (ior:SI (reg/v:SI 158 [ <retval> ])
        (const_int 16 [0x10]))) -1
     (nil))
(insn 149 504 154 17 (set (mem/v:SI (plus:SI (reg/f:SI 160)
                (const_int 12 [0xc])) [1 MEM[(struct CRS_TypeDef *)1073750016B].ICR+0 S4 A32])
        (reg:SI 241)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1663:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 154 149 142 17 (set (reg:SI 139 [ _93 ])
        (mem/v:SI (plus:SI (reg/f:SI 160)
                (const_int 8 [0x8])) [1 MEM[(struct CRS_TypeDef *)1073750016B].ISR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1667:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 142 154 143 17 (set (reg/v:SI 158 [ <retval> ])
        (ior:SI (reg/v:SI 158 [ <retval> ])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1660:17 106 {*iorsi3_insn}
     (nil))
(debug_insn 143 142 144 17 (var_location:SI crsstatus (debug_expr:SI D#2)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1660:17 -1
     (nil))
(debug_insn 144 143 145 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1663:7 -1
     (nil))
(debug_insn 145 144 146 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1663:7 -1
     (nil))
(debug_insn 146 145 150 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1663:7 -1
     (nil))
(debug_insn 150 146 151 17 (var_location:SI crsstatus (debug_expr:SI D#2)) -1
     (nil))
(debug_insn 151 150 152 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1663:7 -1
     (nil))
(debug_insn 152 151 156 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1667:5 -1
     (nil))
(insn 156 152 157 17 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 139 [ _93 ])
                (const_int 1 [0x1])
                (const_int 3 [0x3]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1667:7 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 139 [ _93 ])
        (nil)))
(jump_insn 157 156 641 17 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 132)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1667:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 837518628 (nil)))
 -> 132)
(note 641 157 642 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(jump_insn 642 641 643 18 (set (pc)
        (label_ref 479)) 284 {*arm_jump}
     (nil)
 -> 479)
(barrier 643 642 161)
(code_label 161 643 162 19 450 (nil) [2 uses])
(note 162 161 166 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(note 166 162 163 19 NOTE_INSN_DELETED)
(debug_insn 163 166 164 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1670:7 -1
     (nil))
(debug_insn 164 163 167 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1672:10 -1
     (nil))
(jump_insn 167 164 644 19 (parallel [
            (set (pc)
                (if_then_else (eq (reg/v:SI 158 [ <retval> ])
                        (const_int 0 [0]))
                    (label_ref:SI 165)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1672:3 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1073741828 (nil)))
 -> 165)
(note 644 167 645 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(jump_insn 645 644 646 20 (set (pc)
        (label_ref 479)) 284 {*arm_jump}
     (nil)
 -> 479)
(barrier 646 645 171)
(code_label 171 646 172 21 443 (nil) [1 uses])
(note 172 171 173 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(note 173 172 174 21 NOTE_INSN_DELETED)
(jump_insn 174 173 577 21 (parallel [
            (set (pc)
                (if_then_else (eq (reg/v:SI 159 [ Timeout ])
                        (const_int 0 [0]))
                    (label_ref 332)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 332)
(note 577 174 190 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 190 577 202 22 (set (reg/f:SI 186)
        (const_int 1073750016 [0x40002000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1617:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 202 190 222 22 (set (reg:SI 243)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1623:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 222 202 326 22 (set (reg:SI 244)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1633:7 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 326 222 175 23 465 (nil) [1 uses])
(note 175 326 181 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(note 181 175 192 23 NOTE_INSN_DELETED)
(note 192 181 176 23 NOTE_INSN_DELETED)
(debug_insn 176 192 177 23 (var_location:SI crsstatus (const_int 0 [0])) -1
     (nil))
(debug_insn 177 176 178 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1607:3 -1
     (nil))
(debug_insn 178 177 179 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1609:5 -1
     (nil))
(debug_insn 179 178 180 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1611:7 -1
     (nil))
(call_insn 180 179 631 23 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006c91f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1611:12 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006c91f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 631 180 191 23 (set (reg:SI 247)
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1611:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 191 631 182 23 (set (reg:SI 144 [ _107 ])
        (mem/v:SI (plus:SI (reg/f:SI 186)
                (const_int 8 [0x8])) [1 MEM[(struct CRS_TypeDef *)1073750016B].ISR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1617:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 182 191 573 23 (set (reg:SI 185)
        (minus:SI (reg:SI 247)
            (reg/v:SI 125 [ tickstart ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1611:26 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg:SI 247)
        (nil)))
(insn 573 182 574 23 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 159 [ Timeout ])
            (reg:SI 185))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1611:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 185)
        (nil)))
(insn 574 573 576 23 (set (reg:SI 143 [ prephitmp_106 ])
        (if_then_else:SI (geu (reg:CC 100 cc)
                (const_int 0 [0]))
            (const_int 2 [0x2])
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1611:9 986 {*thumb2_movsicc_insn}
     (nil))
(insn 576 574 188 23 (set (reg/v:SI 158 [ <retval> ])
        (if_then_else:SI (geu (reg:CC 100 cc)
                (const_int 0 [0]))
            (const_int 0 [0])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1611:9 986 {*thumb2_movsicc_insn}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil)))
(debug_insn 188 576 189 23 (var_location:SI crsstatus (debug_expr:SI D#2)) -1
     (nil))
(debug_insn 189 188 193 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1617:5 -1
     (nil))
(insn 193 189 194 23 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 144 [ _107 ])
                (const_int 1 [0x1])
                (const_int 0 [0]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1617:7 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 144 [ _107 ])
        (nil)))
(jump_insn 194 193 195 23 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 204)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1617:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 204)
(note 195 194 196 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(debug_insn 196 195 197 24 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1620:7 -1
     (nil))
(debug_insn 197 196 198 24 (var_location:SI crsstatus (ior:SI (debug_expr:SI D#2)
        (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1620:17 -1
     (nil))
(debug_insn 198 197 199 24 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1623:7 -1
     (nil))
(debug_insn 199 198 200 24 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1623:7 -1
     (nil))
(debug_insn 200 199 203 24 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1623:7 -1
     (nil))
(insn 203 200 501 24 (set (mem/v:SI (plus:SI (reg/f:SI 186)
                (const_int 12 [0xc])) [1 MEM[(struct CRS_TypeDef *)1073750016B].ICR+0 S4 A32])
        (reg:SI 243)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1623:7 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 501 203 9 24 (var_location:SI D#2 (reg:SI 143 [ prephitmp_106 ])) -1
     (nil))
(insn 9 501 204 24 (set (reg/v:SI 158 [ <retval> ])
        (reg:SI 143 [ prephitmp_106 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1623:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 143 [ prephitmp_106 ])
        (nil)))
(code_label 204 9 205 25 457 (nil) [1 uses])
(note 205 204 211 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(note 211 205 206 25 NOTE_INSN_DELETED)
(debug_insn 206 211 207 25 (var_location:SI crsstatus (debug_expr:SI D#2)) -1
     (nil))
(debug_insn 207 206 208 25 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1623:7 -1
     (nil))
(debug_insn 208 207 210 25 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1627:5 -1
     (nil))
(insn 210 208 212 25 (set (reg:SI 146 [ _112 ])
        (mem/v:SI (plus:SI (reg/f:SI 186)
                (const_int 8 [0x8])) [1 MEM[(struct CRS_TypeDef *)1073750016B].ISR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1627:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 212 210 213 25 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 146 [ _112 ])
                (const_int 1 [0x1])
                (const_int 1 [0x1]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1627:7 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 146 [ _112 ])
        (nil)))
(jump_insn 213 212 214 25 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 224)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1627:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 224)
(note 214 213 215 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(debug_insn 215 214 500 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1630:7 -1
     (nil))
(debug_insn 500 215 216 26 (var_location:SI D#2 (ior:SI (reg/v:SI 158 [ <retval> ])
        (const_int 4 [0x4]))) -1
     (nil))
(insn 216 500 217 26 (set (reg/v:SI 158 [ <retval> ])
        (ior:SI (reg/v:SI 158 [ <retval> ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1630:17 106 {*iorsi3_insn}
     (nil))
(debug_insn 217 216 218 26 (var_location:SI crsstatus (debug_expr:SI D#2)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1630:17 -1
     (nil))
(debug_insn 218 217 219 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1633:7 -1
     (nil))
(debug_insn 219 218 220 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1633:7 -1
     (nil))
(debug_insn 220 219 223 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1633:7 -1
     (nil))
(insn 223 220 224 26 (set (mem/v:SI (plus:SI (reg/f:SI 186)
                (const_int 12 [0xc])) [1 MEM[(struct CRS_TypeDef *)1073750016B].ICR+0 S4 A32])
        (reg:SI 244)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1633:7 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 224 223 225 27 458 (nil) [1 uses])
(note 225 224 231 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(note 231 225 226 27 NOTE_INSN_DELETED)
(debug_insn 226 231 227 27 (var_location:SI crsstatus (debug_expr:SI D#2)) -1
     (nil))
(debug_insn 227 226 228 27 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1633:7 -1
     (nil))
(debug_insn 228 227 230 27 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1637:5 -1
     (nil))
(insn 230 228 232 27 (set (reg:SI 148 [ _118 ])
        (mem/v:SI (plus:SI (reg/f:SI 186)
                (const_int 8 [0x8])) [1 MEM[(struct CRS_TypeDef *)1073750016B].ISR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1637:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 232 230 233 27 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 148 [ _118 ])
                (const_int 1 [0x1])
                (const_int 10 [0xa]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1637:7 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 148 [ _118 ])
        (nil)))
(jump_insn 233 232 234 27 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 244)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1637:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 244)
(note 234 233 235 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(debug_insn 235 234 499 28 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1640:7 -1
     (nil))
(debug_insn 499 235 236 28 (var_location:SI D#2 (ior:SI (reg/v:SI 158 [ <retval> ])
        (const_int 32 [0x20]))) -1
     (nil))
(insn 236 499 237 28 (set (reg/v:SI 158 [ <retval> ])
        (ior:SI (reg/v:SI 158 [ <retval> ])
            (const_int 32 [0x20]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1640:17 106 {*iorsi3_insn}
     (nil))
(debug_insn 237 236 238 28 (var_location:SI crsstatus (debug_expr:SI D#2)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1640:17 -1
     (nil))
(debug_insn 238 237 239 28 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1643:7 -1
     (nil))
(debug_insn 239 238 240 28 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1643:7 -1
     (nil))
(debug_insn 240 239 242 28 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1643:7 -1
     (nil))
(insn 242 240 243 28 (set (reg:SI 197)
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1643:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 243 242 244 28 (set (mem/v:SI (plus:SI (reg/f:SI 186)
                (const_int 12 [0xc])) [1 MEM[(struct CRS_TypeDef *)1073750016B].ICR+0 S4 A32])
        (reg:SI 197)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1643:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 197)
        (nil)))
(code_label 244 243 245 29 459 (nil) [1 uses])
(note 245 244 251 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(note 251 245 246 29 NOTE_INSN_DELETED)
(debug_insn 246 251 247 29 (var_location:SI crsstatus (debug_expr:SI D#2)) -1
     (nil))
(debug_insn 247 246 248 29 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1643:7 -1
     (nil))
(debug_insn 248 247 250 29 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1647:5 -1
     (nil))
(insn 250 248 252 29 (set (reg:SI 150 [ _124 ])
        (mem/v:SI (plus:SI (reg/f:SI 186)
                (const_int 8 [0x8])) [1 MEM[(struct CRS_TypeDef *)1073750016B].ISR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1647:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 252 250 253 29 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 150 [ _124 ])
                (const_int 1 [0x1])
                (const_int 8 [0x8]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1647:7 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 150 [ _124 ])
        (nil)))
(jump_insn 253 252 254 29 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 264)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1647:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 264)
(note 254 253 255 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(debug_insn 255 254 498 30 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1650:7 -1
     (nil))
(debug_insn 498 255 256 30 (var_location:SI D#2 (ior:SI (reg/v:SI 158 [ <retval> ])
        (const_int 8 [0x8]))) -1
     (nil))
(insn 256 498 257 30 (set (reg/v:SI 158 [ <retval> ])
        (ior:SI (reg/v:SI 158 [ <retval> ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1650:17 106 {*iorsi3_insn}
     (nil))
(debug_insn 257 256 258 30 (var_location:SI crsstatus (debug_expr:SI D#2)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1650:17 -1
     (nil))
(debug_insn 258 257 259 30 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1653:7 -1
     (nil))
(debug_insn 259 258 260 30 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1653:7 -1
     (nil))
(debug_insn 260 259 262 30 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1653:7 -1
     (nil))
(insn 262 260 263 30 (set (reg:SI 201)
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1653:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 263 262 264 30 (set (mem/v:SI (plus:SI (reg/f:SI 186)
                (const_int 12 [0xc])) [1 MEM[(struct CRS_TypeDef *)1073750016B].ICR+0 S4 A32])
        (reg:SI 201)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1653:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 201)
        (nil)))
(code_label 264 263 265 31 460 (nil) [1 uses])
(note 265 264 271 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(note 271 265 266 31 NOTE_INSN_DELETED)
(debug_insn 266 271 267 31 (var_location:SI crsstatus (debug_expr:SI D#2)) -1
     (nil))
(debug_insn 267 266 268 31 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1653:7 -1
     (nil))
(debug_insn 268 267 270 31 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1657:5 -1
     (nil))
(insn 270 268 272 31 (set (reg:SI 152 [ _130 ])
        (mem/v:SI (plus:SI (reg/f:SI 186)
                (const_int 8 [0x8])) [1 MEM[(struct CRS_TypeDef *)1073750016B].ISR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1657:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 272 270 273 31 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 152 [ _130 ])
                (const_int 1 [0x1])
                (const_int 9 [0x9]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1657:7 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 152 [ _130 ])
        (nil)))
(jump_insn 273 272 647 31 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 300)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1657:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 300)
(note 647 273 649 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(jump_insn 649 647 650 32 (set (pc)
        (label_ref 648)) 284 {*arm_jump}
     (nil)
 -> 648)
(barrier 650 649 293)
(code_label 293 650 277 33 464 (nil) [2 uses])
(note 277 293 278 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(debug_insn 278 277 279 33 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1670:7 -1
     (nil))
(debug_insn 279 278 280 33 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1670:7 -1
     (nil))
(debug_insn 280 279 282 33 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1670:7 -1
     (nil))
(insn 282 280 283 33 (set (reg:SI 205)
        (const_int 8 [0x8])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1670:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 283 282 651 33 (set (mem/v:SI (plus:SI (reg/f:SI 186)
                (const_int 12 [0xc])) [1 MEM[(struct CRS_TypeDef *)1073750016B].ICR+0 S4 A32])
        (reg:SI 205)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1670:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 205)
        (nil)))
(jump_insn 651 283 652 33 (set (pc)
        (label_ref 322)) 284 {*arm_jump}
     (nil)
 -> 322)
(barrier 652 651 648)
(code_label 648 652 287 34 517 (nil) [1 uses])
(note 287 648 294 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(note 294 287 288 34 NOTE_INSN_DELETED)
(debug_insn 288 294 289 34 (var_location:SI crsstatus (debug_expr:SI D#2)) -1
     (nil))
(debug_insn 289 288 290 34 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1663:7 -1
     (nil))
(debug_insn 290 289 292 34 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1667:5 -1
     (nil))
(insn 292 290 295 34 (set (reg:SI 154 [ _135 ])
        (mem/v:SI (plus:SI (reg/f:SI 186)
                (const_int 8 [0x8])) [1 MEM[(struct CRS_TypeDef *)1073750016B].ISR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1667:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 295 292 296 34 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 154 [ _135 ])
                (const_int 1 [0x1])
                (const_int 3 [0x3]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1667:7 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 154 [ _135 ])
        (nil)))
(jump_insn 296 295 653 34 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 322)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1667:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 837518628 (nil)))
 -> 322)
(note 653 296 654 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(jump_insn 654 653 655 35 (set (pc)
        (label_ref 293)) 284 {*arm_jump}
     (nil)
 -> 293)
(barrier 655 654 300)
(code_label 300 655 301 36 461 (nil) [1 uses])
(note 301 300 316 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
(note 316 301 302 36 NOTE_INSN_DELETED)
(debug_insn 302 316 497 36 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1660:7 -1
     (nil))
(debug_insn 497 302 303 36 (var_location:SI D#2 (ior:SI (reg/v:SI 158 [ <retval> ])
        (const_int 16 [0x10]))) -1
     (nil))
(insn 303 497 304 36 (set (reg/v:SI 158 [ <retval> ])
        (ior:SI (reg/v:SI 158 [ <retval> ])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1660:17 106 {*iorsi3_insn}
     (nil))
(debug_insn 304 303 305 36 (var_location:SI crsstatus (debug_expr:SI D#2)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1660:17 -1
     (nil))
(debug_insn 305 304 306 36 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1663:7 -1
     (nil))
(debug_insn 306 305 307 36 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1663:7 -1
     (nil))
(debug_insn 307 306 309 36 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1663:7 -1
     (nil))
(insn 309 307 310 36 (set (reg:SI 209)
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1663:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 310 309 311 36 (set (mem/v:SI (plus:SI (reg/f:SI 186)
                (const_int 12 [0xc])) [1 MEM[(struct CRS_TypeDef *)1073750016B].ICR+0 S4 A32])
        (reg:SI 209)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1663:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 209)
        (nil)))
(debug_insn 311 310 312 36 (var_location:SI crsstatus (debug_expr:SI D#2)) -1
     (nil))
(debug_insn 312 311 313 36 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1663:7 -1
     (nil))
(debug_insn 313 312 315 36 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1667:5 -1
     (nil))
(insn 315 313 317 36 (set (reg:SI 156 [ _139 ])
        (mem/v:SI (plus:SI (reg/f:SI 186)
                (const_int 8 [0x8])) [1 MEM[(struct CRS_TypeDef *)1073750016B].ISR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1667:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 317 315 318 36 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 156 [ _139 ])
                (const_int 1 [0x1])
                (const_int 3 [0x3]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1667:7 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 156 [ _139 ])
        (nil)))
(jump_insn 318 317 656 36 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 293)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1667:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 837518628 (nil)))
 -> 293)
(note 656 318 657 37 [bb 37] NOTE_INSN_BASIC_BLOCK)
(jump_insn 657 656 658 37 (set (pc)
        (label_ref 479)) 284 {*arm_jump}
     (nil)
 -> 479)
(barrier 658 657 322)
(code_label 322 658 323 38 463 (nil) [2 uses])
(note 323 322 327 38 [bb 38] NOTE_INSN_BASIC_BLOCK)
(note 327 323 324 38 NOTE_INSN_DELETED)
(debug_insn 324 327 325 38 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1670:7 -1
     (nil))
(debug_insn 325 324 328 38 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1672:10 -1
     (nil))
(jump_insn 328 325 659 38 (parallel [
            (set (pc)
                (if_then_else (eq (reg/v:SI 158 [ <retval> ])
                        (const_int 0 [0]))
                    (label_ref:SI 326)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1672:3 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1073741828 (nil)))
 -> 326)
(note 659 328 660 39 [bb 39] NOTE_INSN_BASIC_BLOCK)
(jump_insn 660 659 661 39 (set (pc)
        (label_ref 479)) 284 {*arm_jump}
     (nil)
 -> 479)
(barrier 661 660 332)
(code_label 332 661 333 40 455 (nil) [1 uses])
(note 333 332 343 40 [bb 40] NOTE_INSN_BASIC_BLOCK)
(note 343 333 334 40 NOTE_INSN_DELETED)
(debug_insn 334 343 335 40 (var_location:SI crsstatus (const_int 0 [0])) -1
     (nil))
(debug_insn 335 334 336 40 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1607:3 -1
     (nil))
(debug_insn 336 335 337 40 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1609:5 -1
     (nil))
(debug_insn 337 336 338 40 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1611:7 -1
     (nil))
(call_insn 338 337 339 40 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006c91f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1611:12 291 {*call_value_symbol}
     (expr_list:REG_UNUSED (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006c91f00 HAL_GetTick>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(debug_insn 339 338 340 40 (var_location:SI crsstatus (const_int 1 [0x1])) -1
     (nil))
(debug_insn 340 339 341 40 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1617:5 -1
     (nil))
(insn 341 340 342 40 (set (reg/f:SI 212)
        (const_int 1073750016 [0x40002000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1617:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 342 341 344 40 (set (reg:SI 113 [ _3 ])
        (mem/v:SI (plus:SI (reg/f:SI 212)
                (const_int 8 [0x8])) [1 MEM[(struct CRS_TypeDef *)1073750016B].ISR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1617:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 344 342 345 40 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 113 [ _3 ])
                (const_int 1 [0x1])
                (const_int 0 [0]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1617:7 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 113 [ _3 ])
        (nil)))
(jump_insn 345 344 346 40 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 490)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1617:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 490)
(note 346 345 347 41 [bb 41] NOTE_INSN_BASIC_BLOCK)
(debug_insn 347 346 348 41 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1620:7 -1
     (nil))
(debug_insn 348 347 349 41 (var_location:SI crsstatus (const_int 3 [0x3])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1620:17 -1
     (nil))
(debug_insn 349 348 350 41 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1623:7 -1
     (nil))
(debug_insn 350 349 351 41 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1623:7 -1
     (nil))
(debug_insn 351 350 353 41 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1623:7 -1
     (nil))
(insn 353 351 354 41 (set (reg:SI 215)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1623:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 354 353 496 41 (set (mem/v:SI (plus:SI (reg/f:SI 212)
                (const_int 12 [0xc])) [1 MEM[(struct CRS_TypeDef *)1073750016B].ICR+0 S4 A32])
        (reg:SI 215)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1623:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 215)
        (expr_list:REG_DEAD (reg/f:SI 212)
            (nil))))
(debug_insn 496 354 10 41 (var_location:SI D#2 (const_int 3 [0x3])) -1
     (nil))
(insn 10 496 662 41 (set (reg/v:SI 158 [ <retval> ])
        (const_int 3 [0x3])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1623:7 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 662 10 663 41 (set (pc)
        (label_ref 355)) 284 {*arm_jump}
     (nil)
 -> 355)
(barrier 663 662 490)
(code_label 490 663 489 42 475 (nil) [1 uses])
(note 489 490 495 42 [bb 42] NOTE_INSN_BASIC_BLOCK)
(debug_insn 495 489 11 42 (var_location:SI D#2 (const_int 1 [0x1])) -1
     (nil))
(insn 11 495 355 42 (set (reg/v:SI 158 [ <retval> ])
        (const_int 1 [0x1])) 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 355 11 356 43 466 (nil) [1 uses])
(note 356 355 362 43 [bb 43] NOTE_INSN_BASIC_BLOCK)
(note 362 356 357 43 NOTE_INSN_DELETED)
(debug_insn 357 362 358 43 (var_location:SI crsstatus (debug_expr:SI D#2)) -1
     (nil))
(debug_insn 358 357 359 43 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1623:7 -1
     (nil))
(debug_insn 359 358 360 43 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1627:5 -1
     (nil))
(insn 360 359 361 43 (set (reg/f:SI 216)
        (const_int 1073750016 [0x40002000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1627:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 361 360 363 43 (set (reg:SI 115 [ _6 ])
        (mem/v:SI (plus:SI (reg/f:SI 216)
                (const_int 8 [0x8])) [1 MEM[(struct CRS_TypeDef *)1073750016B].ISR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1627:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 363 361 364 43 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 115 [ _6 ])
                (const_int 1 [0x1])
                (const_int 1 [0x1]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1627:7 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 115 [ _6 ])
        (nil)))
(jump_insn 364 363 365 43 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 375)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1627:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 375)
(note 365 364 366 44 [bb 44] NOTE_INSN_BASIC_BLOCK)
(debug_insn 366 365 494 44 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1630:7 -1
     (nil))
(debug_insn 494 366 373 44 (var_location:SI D#2 (ior:SI (reg/v:SI 158 [ <retval> ])
        (const_int 4 [0x4]))) -1
     (nil))
(insn 373 494 367 44 (set (reg:SI 219)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1633:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 367 373 368 44 (set (reg/v:SI 158 [ <retval> ])
        (ior:SI (reg/v:SI 158 [ <retval> ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1630:17 106 {*iorsi3_insn}
     (nil))
(debug_insn 368 367 369 44 (var_location:SI crsstatus (debug_expr:SI D#2)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1630:17 -1
     (nil))
(debug_insn 369 368 370 44 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1633:7 -1
     (nil))
(debug_insn 370 369 371 44 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1633:7 -1
     (nil))
(debug_insn 371 370 374 44 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1633:7 -1
     (nil))
(insn 374 371 375 44 (set (mem/v:SI (plus:SI (reg/f:SI 216)
                (const_int 12 [0xc])) [1 MEM[(struct CRS_TypeDef *)1073750016B].ICR+0 S4 A32])
        (reg:SI 219)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1633:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 219)
        (expr_list:REG_DEAD (reg/f:SI 216)
            (nil))))
(code_label 375 374 376 45 467 (nil) [1 uses])
(note 376 375 382 45 [bb 45] NOTE_INSN_BASIC_BLOCK)
(note 382 376 377 45 NOTE_INSN_DELETED)
(debug_insn 377 382 378 45 (var_location:SI crsstatus (debug_expr:SI D#2)) -1
     (nil))
(debug_insn 378 377 379 45 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1633:7 -1
     (nil))
(debug_insn 379 378 380 45 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1637:5 -1
     (nil))
(insn 380 379 381 45 (set (reg/f:SI 220)
        (const_int 1073750016 [0x40002000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1637:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 381 380 383 45 (set (reg:SI 117 [ _9 ])
        (mem/v:SI (plus:SI (reg/f:SI 220)
                (const_int 8 [0x8])) [1 MEM[(struct CRS_TypeDef *)1073750016B].ISR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1637:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 383 381 384 45 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 117 [ _9 ])
                (const_int 1 [0x1])
                (const_int 10 [0xa]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1637:7 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 117 [ _9 ])
        (nil)))
(jump_insn 384 383 385 45 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 395)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1637:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 395)
(note 385 384 386 46 [bb 46] NOTE_INSN_BASIC_BLOCK)
(debug_insn 386 385 493 46 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1640:7 -1
     (nil))
(debug_insn 493 386 393 46 (var_location:SI D#2 (ior:SI (reg/v:SI 158 [ <retval> ])
        (const_int 32 [0x20]))) -1
     (nil))
(insn 393 493 387 46 (set (reg:SI 223)
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1643:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 387 393 388 46 (set (reg/v:SI 158 [ <retval> ])
        (ior:SI (reg/v:SI 158 [ <retval> ])
            (const_int 32 [0x20]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1640:17 106 {*iorsi3_insn}
     (nil))
(debug_insn 388 387 389 46 (var_location:SI crsstatus (debug_expr:SI D#2)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1640:17 -1
     (nil))
(debug_insn 389 388 390 46 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1643:7 -1
     (nil))
(debug_insn 390 389 391 46 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1643:7 -1
     (nil))
(debug_insn 391 390 394 46 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1643:7 -1
     (nil))
(insn 394 391 395 46 (set (mem/v:SI (plus:SI (reg/f:SI 220)
                (const_int 12 [0xc])) [1 MEM[(struct CRS_TypeDef *)1073750016B].ICR+0 S4 A32])
        (reg:SI 223)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1643:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 223)
        (expr_list:REG_DEAD (reg/f:SI 220)
            (nil))))
(code_label 395 394 396 47 468 (nil) [1 uses])
(note 396 395 402 47 [bb 47] NOTE_INSN_BASIC_BLOCK)
(note 402 396 397 47 NOTE_INSN_DELETED)
(debug_insn 397 402 398 47 (var_location:SI crsstatus (debug_expr:SI D#2)) -1
     (nil))
(debug_insn 398 397 399 47 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1643:7 -1
     (nil))
(debug_insn 399 398 400 47 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1647:5 -1
     (nil))
(insn 400 399 401 47 (set (reg/f:SI 224)
        (const_int 1073750016 [0x40002000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1647:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 401 400 403 47 (set (reg:SI 119 [ _12 ])
        (mem/v:SI (plus:SI (reg/f:SI 224)
                (const_int 8 [0x8])) [1 MEM[(struct CRS_TypeDef *)1073750016B].ISR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1647:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 403 401 404 47 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 119 [ _12 ])
                (const_int 1 [0x1])
                (const_int 8 [0x8]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1647:7 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 119 [ _12 ])
        (nil)))
(jump_insn 404 403 405 47 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 415)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1647:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 415)
(note 405 404 406 48 [bb 48] NOTE_INSN_BASIC_BLOCK)
(debug_insn 406 405 492 48 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1650:7 -1
     (nil))
(debug_insn 492 406 413 48 (var_location:SI D#2 (ior:SI (reg/v:SI 158 [ <retval> ])
        (const_int 8 [0x8]))) -1
     (nil))
(insn 413 492 407 48 (set (reg:SI 227)
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1653:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 407 413 408 48 (set (reg/v:SI 158 [ <retval> ])
        (ior:SI (reg/v:SI 158 [ <retval> ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1650:17 106 {*iorsi3_insn}
     (nil))
(debug_insn 408 407 409 48 (var_location:SI crsstatus (debug_expr:SI D#2)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1650:17 -1
     (nil))
(debug_insn 409 408 410 48 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1653:7 -1
     (nil))
(debug_insn 410 409 411 48 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1653:7 -1
     (nil))
(debug_insn 411 410 414 48 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1653:7 -1
     (nil))
(insn 414 411 415 48 (set (mem/v:SI (plus:SI (reg/f:SI 224)
                (const_int 12 [0xc])) [1 MEM[(struct CRS_TypeDef *)1073750016B].ICR+0 S4 A32])
        (reg:SI 227)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1653:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 227)
        (expr_list:REG_DEAD (reg/f:SI 224)
            (nil))))
(code_label 415 414 416 49 469 (nil) [1 uses])
(note 416 415 422 49 [bb 49] NOTE_INSN_BASIC_BLOCK)
(note 422 416 417 49 NOTE_INSN_DELETED)
(debug_insn 417 422 418 49 (var_location:SI crsstatus (debug_expr:SI D#2)) -1
     (nil))
(debug_insn 418 417 419 49 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1653:7 -1
     (nil))
(debug_insn 419 418 420 49 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1657:5 -1
     (nil))
(insn 420 419 421 49 (set (reg/f:SI 228)
        (const_int 1073750016 [0x40002000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1657:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 421 420 423 49 (set (reg:SI 121 [ _15 ])
        (mem/v:SI (plus:SI (reg/f:SI 228)
                (const_int 8 [0x8])) [1 MEM[(struct CRS_TypeDef *)1073750016B].ISR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1657:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 423 421 424 49 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 121 [ _15 ])
                (const_int 1 [0x1])
                (const_int 9 [0x9]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1657:7 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 121 [ _15 ])
        (nil)))
(jump_insn 424 423 425 49 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 446)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1657:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 446)
(note 425 424 440 50 [bb 50] NOTE_INSN_BASIC_BLOCK)
(note 440 425 426 50 NOTE_INSN_DELETED)
(debug_insn 426 440 491 50 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1660:7 -1
     (nil))
(debug_insn 491 426 433 50 (var_location:SI D#2 (ior:SI (reg/v:SI 158 [ <retval> ])
        (const_int 16 [0x10]))) -1
     (nil))
(insn 433 491 434 50 (set (reg:SI 231)
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1663:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 434 433 439 50 (set (mem/v:SI (plus:SI (reg/f:SI 228)
                (const_int 12 [0xc])) [1 MEM[(struct CRS_TypeDef *)1073750016B].ICR+0 S4 A32])
        (reg:SI 231)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1663:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 231)
        (nil)))
(insn 439 434 427 50 (set (reg:SI 126 [ _52 ])
        (mem/v:SI (plus:SI (reg/f:SI 228)
                (const_int 8 [0x8])) [1 MEM[(struct CRS_TypeDef *)1073750016B].ISR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1667:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 228)
        (nil)))
(insn 427 439 428 50 (set (reg/v:SI 158 [ <retval> ])
        (ior:SI (reg/v:SI 158 [ <retval> ])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1660:17 106 {*iorsi3_insn}
     (nil))
(debug_insn 428 427 429 50 (var_location:SI crsstatus (debug_expr:SI D#2)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1660:17 -1
     (nil))
(debug_insn 429 428 430 50 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1663:7 -1
     (nil))
(debug_insn 430 429 431 50 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1663:7 -1
     (nil))
(debug_insn 431 430 435 50 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1663:7 -1
     (nil))
(debug_insn 435 431 436 50 (var_location:SI crsstatus (debug_expr:SI D#2)) -1
     (nil))
(debug_insn 436 435 437 50 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1663:7 -1
     (nil))
(debug_insn 437 436 441 50 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1667:5 -1
     (nil))
(insn 441 437 442 50 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 126 [ _52 ])
                (const_int 1 [0x1])
                (const_int 3 [0x3]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1667:7 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 126 [ _52 ])
        (nil)))
(jump_insn 442 441 664 50 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 456)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1667:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 837518628 (nil)))
 -> 456)
(note 664 442 665 51 [bb 51] NOTE_INSN_BASIC_BLOCK)
(jump_insn 665 664 666 51 (set (pc)
        (label_ref 479)) 284 {*arm_jump}
     (nil)
 -> 479)
(barrier 666 665 446)
(code_label 446 666 447 52 470 (nil) [1 uses])
(note 447 446 453 52 [bb 52] NOTE_INSN_BASIC_BLOCK)
(note 453 447 448 52 NOTE_INSN_DELETED)
(debug_insn 448 453 449 52 (var_location:SI crsstatus (debug_expr:SI D#2)) -1
     (nil))
(debug_insn 449 448 450 52 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1663:7 -1
     (nil))
(debug_insn 450 449 452 52 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1667:5 -1
     (nil))
(insn 452 450 454 52 (set (reg:SI 123 [ _18 ])
        (mem/v:SI (plus:SI (reg/f:SI 228)
                (const_int 8 [0x8])) [1 MEM[(struct CRS_TypeDef *)1073750016B].ISR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1667:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 228)
        (nil)))
(insn 454 452 455 52 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 123 [ _18 ])
                (const_int 1 [0x1])
                (const_int 3 [0x3]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1667:7 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 123 [ _18 ])
        (nil)))
(jump_insn 455 454 456 52 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 479)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1667:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 837518628 (nil)))
 -> 479)
(code_label 456 455 457 53 471 (nil) [1 uses])
(note 457 456 458 53 [bb 53] NOTE_INSN_BASIC_BLOCK)
(debug_insn 458 457 459 53 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1670:7 -1
     (nil))
(debug_insn 459 458 460 53 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1670:7 -1
     (nil))
(debug_insn 460 459 461 53 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1670:7 -1
     (nil))
(insn 461 460 462 53 (set (reg/f:SI 236)
        (const_int 1073750016 [0x40002000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1670:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 462 461 463 53 (set (reg:SI 237)
        (const_int 8 [0x8])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1670:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 463 462 466 53 (set (mem/v:SI (plus:SI (reg/f:SI 236)
                (const_int 12 [0xc])) [1 MEM[(struct CRS_TypeDef *)1073750016B].ICR+0 S4 A32])
        (reg:SI 237)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1670:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 237)
        (expr_list:REG_DEAD (reg/f:SI 236)
            (nil))))
(debug_insn 466 463 467 53 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1670:7 -1
     (nil))
(debug_insn 467 466 479 53 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1672:10 -1
     (nil))
(code_label 479 467 482 54 442 (nil) [6 uses])
(note 482 479 480 54 [bb 54] NOTE_INSN_BASIC_BLOCK)
(insn 480 482 481 54 (set (reg/i:SI 0 r0)
        (reg/v:SI 158 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1675:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 158 [ <retval> ])
        (nil)))
(insn 481 480 675 54 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1675:1 -1
     (nil))
(note 675 481 0 NOTE_INSN_DELETED)

;; Function HAL_RCCEx_CRS_SyncOkCallback (HAL_RCCEx_CRS_SyncOkCallback, funcdef_no=349, decl_uid=7456, cgraph_uid=348, symbol_order=347)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs




Pass 1 for finding pseudo/allocno costs

    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS


;;   ======================================================
;;   -- basic block 2 from 5 to 5 -- before reload
;;   ======================================================

;;	  0--> b  0: i   5 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 5
;;   new tail = 5


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_RCCEx_CRS_SyncOkCallback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 1{1 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1348:1 -1
     (nil))
(note 8 5 0 NOTE_INSN_DELETED)

;; Function HAL_RCCEx_CRS_SyncWarnCallback (HAL_RCCEx_CRS_SyncWarnCallback, funcdef_no=351, decl_uid=7458, cgraph_uid=349, symbol_order=348)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs




Pass 1 for finding pseudo/allocno costs

    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS


;;   ======================================================
;;   -- basic block 2 from 5 to 5 -- before reload
;;   ======================================================

;;	  0--> b  0: i   5 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 5
;;   new tail = 5


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_RCCEx_CRS_SyncWarnCallback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 1{1 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1348:1 -1
     (nil))
(note 8 5 0 NOTE_INSN_DELETED)

;; Function HAL_RCCEx_CRS_ExpectedSyncCallback (HAL_RCCEx_CRS_ExpectedSyncCallback, funcdef_no=353, decl_uid=7460, cgraph_uid=350, symbol_order=349)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs




Pass 1 for finding pseudo/allocno costs

    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS


;;   ======================================================
;;   -- basic block 2 from 5 to 5 -- before reload
;;   ======================================================

;;	  0--> b  0: i   5 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 5
;;   new tail = 5


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_RCCEx_CRS_ExpectedSyncCallback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 1{1 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1348:1 -1
     (nil))
(note 8 5 0 NOTE_INSN_DELETED)

;; Function HAL_RCCEx_CRS_ErrorCallback (HAL_RCCEx_CRS_ErrorCallback, funcdef_no=347, decl_uid=7462, cgraph_uid=351, symbol_order=350)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs




Pass 1 for finding pseudo/allocno costs

    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS


;;   ======================================================
;;   -- basic block 2 from 6 to 6 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 6
;;   new tail = 6


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_RCCEx_CRS_ErrorCallback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 1{1 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1787:3 -1
     (nil))
(note 9 6 0 NOTE_INSN_DELETED)

;; Function HAL_RCCEx_CRS_IRQHandler (HAL_RCCEx_CRS_IRQHandler, funcdef_no=343, decl_uid=7454, cgraph_uid=347, symbol_order=346)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 18 n_edges 26 count 18 (    1)


HAL_RCCEx_CRS_IRQHandler

Dataflow summary:
def_info->table_size = 392, use_info->table_size = 128
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={6d,1u} r1={5d} r2={5d} r3={5d} r7={1d,17u} r12={8d} r13={1d,21u} r14={5d} r15={4d} r16={5d} r17={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={15d,13u} r101={4d} r102={1d,17u} r103={1d,16u} r104={4d} r105={4d} r106={4d} r121={2d,2u} r124={3d,4u} r125={1d,9u} r126={1d,5u} r127={3d,3u} r128={2d,1u} r129={1d,3u} r134={1d,1u} r137={1d,1u} r138={1d,1u} r141={1d,1u} r142={1d,1u} r145={1d,1u} r147={1d,1u} r148={1d,1u} 
;;    total ref usage 502{382d,120u,0e} in 78{74 regular + 4 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d5(0){ }d10(1){ }d15(2){ }d20(3){ }d21(7){ }d30(13){ }d35(14){ }d44(16){ }d49(17){ }d54(18){ }d59(19){ }d64(20){ }d69(21){ }d74(22){ }d79(23){ }d84(24){ }d89(25){ }d94(26){ }d99(27){ }d104(28){ }d109(29){ }d114(30){ }d119(31){ }d347(102){ }d348(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 5 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 125 126 129
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 125 126 129
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 129
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 129

( 2 )->[3]->( 4 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u11(7){ }u12(13){ }u13(102){ }u14(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 129
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 129
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 129
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 129

( 3 )->[4]->( 17 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(7){ }u19(13){ }u20(102){ }u21(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 134
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; live  gen 	 134
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 2 3 )->[5]->( 6 8 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u25(7){ }u26(13){ }u27(102){ }u28(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126

( 5 )->[6]->( 7 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u32(7){ }u33(13){ }u34(102){ }u35(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126

( 6 )->[7]->( 17 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u39(7){ }u40(13){ }u41(102){ }u42(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 137 138
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 137 138
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 5 6 )->[8]->( 9 11 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u46(7){ }u47(13){ }u48(102){ }u49(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126

( 8 )->[9]->( 10 11 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u53(7){ }u54(13){ }u55(102){ }u56(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126

( 9 )->[10]->( 17 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u60(7){ }u61(13){ }u62(102){ }u63(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 141 142
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 141 142
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 8 9 )->[11]->( 12 17 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u67(7){ }u68(13){ }u69(102){ }u70(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126

( 11 )->[12]->( 13 17 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u74(7){ }u75(13){ }u76(102){ }u77(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125

( 12 )->[13]->( 14 15 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u81(7){ }u82(13){ }u83(102){ }u84(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; lr  def 	 100 [cc] 121
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; live  gen 	 100 [cc] 121
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 125
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 125

( 13 )->[14]->( 16 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u88(7){ }u89(13){ }u90(102){ }u91(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 121 124 127 128
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; live  gen 	 121 124 127 128
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 124 125 127 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 124 125 127 128

( 13 )->[15]->( 16 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u92(7){ }u93(13){ }u94(102){ }u95(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 125
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 124 127 128
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 125
;; live  gen 	 124 127 128
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 124 125 127 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 124 125 127 128

( 15 14 )->[16]->( 17 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u96(7){ }u97(13){ }u98(102){ }u99(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 124 125 127 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 124 125 127 128
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 124 127 145 147 148
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 124 125 127 128
;; live  gen 	 0 [r0] 100 [cc] 124 127 145 147 148
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 16 12 4 7 11 10 )->[17]->( 1 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u121(7){ }u122(13){ }u123(102){ }u124(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 17 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u125(7){ }u126(13){ }u127(102){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 28 to worklist
  Adding insn 23 to worklist
  Adding insn 19 to worklist
  Adding insn 32 to worklist
  Adding insn 195 to worklist
  Adding insn 39 to worklist
  Adding insn 37 to worklist
  Adding insn 47 to worklist
  Adding insn 51 to worklist
  Adding insn 197 to worklist
  Adding insn 58 to worklist
  Adding insn 56 to worklist
  Adding insn 66 to worklist
  Adding insn 70 to worklist
  Adding insn 199 to worklist
  Adding insn 77 to worklist
  Adding insn 75 to worklist
  Adding insn 85 to worklist
  Adding insn 89 to worklist
  Adding insn 94 to worklist
  Adding insn 201 to worklist
  Adding insn 121 to worklist
  Adding insn 118 to worklist
Finished finding needed instructions:
processing block 17 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 36 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 55 to worklist
  Adding insn 54 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 74 to worklist
  Adding insn 73 to worklist
processing block 16 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 120 to worklist
  Adding insn 117 to worklist
  Adding insn 116 to worklist
  Adding insn 176 to worklist
  Adding insn 175 to worklist
  Adding insn 173 to worklist
  Adding insn 172 to worklist
  Adding insn 100 to worklist
processing block 14 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 124 125 127 128
  Adding insn 9 to worklist
  Adding insn 8 to worklist
  Adding insn 7 to worklist
  Adding insn 6 to worklist
processing block 15 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 124 125 127 128
  Adding insn 5 to worklist
  Adding insn 4 to worklist
  Adding insn 3 to worklist
processing block 13 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 125
  Adding insn 93 to worklist
processing block 12 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
  Adding insn 88 to worklist
processing block 11 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126
  Adding insn 84 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126
  Adding insn 69 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126
  Adding insn 65 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126
  Adding insn 50 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126
  Adding insn 46 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 129
  Adding insn 31 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 129
  Adding insn 27 to worklist
  Adding insn 18 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 18 n_edges 26 count 18 (    1)

Pass 0 for finding pseudo/allocno costs


  r148 costs: LO_REGS:0 HI_REGS:290 CALLER_SAVE_REGS:290 EVEN_REG:290 GENERAL_REGS:290 VFP_D0_D7_REGS:4205 VFP_LO_REGS:4205 ALL_REGS:4205 MEM:2175
  r147 costs: LO_REGS:0 HI_REGS:290 CALLER_SAVE_REGS:290 EVEN_REG:290 GENERAL_REGS:290 VFP_D0_D7_REGS:4205 VFP_LO_REGS:4205 ALL_REGS:4205 MEM:2175
  r145 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:4350 VFP_LO_REGS:4350 ALL_REGS:4350 MEM:2900
  r142 costs: LO_REGS:0 HI_REGS:230 CALLER_SAVE_REGS:230 EVEN_REG:230 GENERAL_REGS:230 VFP_D0_D7_REGS:3335 VFP_LO_REGS:3335 ALL_REGS:3335 MEM:1725
  r141 costs: LO_REGS:0 HI_REGS:230 CALLER_SAVE_REGS:230 EVEN_REG:230 GENERAL_REGS:230 VFP_D0_D7_REGS:3335 VFP_LO_REGS:3335 ALL_REGS:3335 MEM:1725
  r138 costs: LO_REGS:0 HI_REGS:274 CALLER_SAVE_REGS:274 EVEN_REG:274 GENERAL_REGS:274 VFP_D0_D7_REGS:3973 VFP_LO_REGS:3973 ALL_REGS:3973 MEM:2055
  r137 costs: LO_REGS:0 HI_REGS:274 CALLER_SAVE_REGS:274 EVEN_REG:274 GENERAL_REGS:274 VFP_D0_D7_REGS:3973 VFP_LO_REGS:3973 ALL_REGS:3973 MEM:2055
  r134 costs: LO_REGS:0 HI_REGS:330 CALLER_SAVE_REGS:330 EVEN_REG:330 GENERAL_REGS:330 VFP_D0_D7_REGS:4785 VFP_LO_REGS:4785 ALL_REGS:4785 MEM:2475
  r129 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:46475 VFP_LO_REGS:46475 ALL_REGS:46475 MEM:26650
  r128 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:4191 VFP_LO_REGS:4191 ALL_REGS:4191 MEM:2170
  r127 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:8541 VFP_LO_REGS:8541 ALL_REGS:8541 MEM:5070
  r126 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:38340 VFP_LO_REGS:38340 ALL_REGS:38340 MEM:25560
  r125 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:68235 VFP_LO_REGS:68235 ALL_REGS:68235 MEM:45490
  r124 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:8541 VFP_LO_REGS:8541 ALL_REGS:8541 MEM:5070
  r121 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:5358 VFP_LO_REGS:5358 ALL_REGS:5358 MEM:3260


Pass 1 for finding pseudo/allocno costs

    r150: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r149: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r148: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r147: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r146: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r145: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r144: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r143: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r142: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r141: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r140: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r139: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r138: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r137: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r136: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r135: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r134: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r133: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r132: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r131: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r130: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r129: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r127: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r123: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r122: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r121: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r120: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r119: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r118: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r148 costs: LO_REGS:0 HI_REGS:290 CALLER_SAVE_REGS:290 EVEN_REG:290 GENERAL_REGS:290 VFP_D0_D7_REGS:4350 VFP_LO_REGS:4350 ALL_REGS:4350 MEM:2900
  r147 costs: LO_REGS:0 HI_REGS:290 CALLER_SAVE_REGS:290 EVEN_REG:290 GENERAL_REGS:290 VFP_D0_D7_REGS:4350 VFP_LO_REGS:4350 ALL_REGS:4350 MEM:2900
  r145 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:4350 VFP_LO_REGS:4350 ALL_REGS:4350 MEM:2900
  r142 costs: LO_REGS:0 HI_REGS:230 CALLER_SAVE_REGS:230 EVEN_REG:230 GENERAL_REGS:230 VFP_D0_D7_REGS:3450 VFP_LO_REGS:3450 ALL_REGS:3450 MEM:2300
  r141 costs: LO_REGS:0 HI_REGS:230 CALLER_SAVE_REGS:230 EVEN_REG:230 GENERAL_REGS:230 VFP_D0_D7_REGS:3450 VFP_LO_REGS:3450 ALL_REGS:3450 MEM:2300
  r138 costs: LO_REGS:0 HI_REGS:274 CALLER_SAVE_REGS:274 EVEN_REG:274 GENERAL_REGS:274 VFP_D0_D7_REGS:4110 VFP_LO_REGS:4110 ALL_REGS:4110 MEM:2740
  r137 costs: LO_REGS:0 HI_REGS:274 CALLER_SAVE_REGS:274 EVEN_REG:274 GENERAL_REGS:274 VFP_D0_D7_REGS:4110 VFP_LO_REGS:4110 ALL_REGS:4110 MEM:2740
  r134 costs: LO_REGS:0 HI_REGS:330 CALLER_SAVE_REGS:330 EVEN_REG:330 GENERAL_REGS:330 VFP_D0_D7_REGS:4950 VFP_LO_REGS:4950 ALL_REGS:4950 MEM:3300
  r129 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:47475 VFP_LO_REGS:47475 ALL_REGS:47475 MEM:31650
  r128 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:4335 VFP_LO_REGS:4335 ALL_REGS:4335 MEM:2890
  r127 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:8685 VFP_LO_REGS:8685 ALL_REGS:8685 MEM:5790
  r126 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:38340 VFP_LO_REGS:38340 ALL_REGS:38340 MEM:25560
  r125 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:68235 VFP_LO_REGS:68235 ALL_REGS:68235 MEM:45490
  r124 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:8685 VFP_LO_REGS:8685 ALL_REGS:8685 MEM:5790
  r121 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:5430 VFP_LO_REGS:5430 ALL_REGS:5430 MEM:3620

;;   ======================================================
;;   -- basic block 2 from 15 to 28 -- before reload
;;   ======================================================

;;	  0--> b  0: i  15 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  16 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  17 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  18 r129=0x40002000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  19 r125=[r129+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  20 loc r125                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  21 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  23 r126=[r129]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  24 loc r126                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  25 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  27 cc=cmp(zxt(r125,0x1,0),0)               :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  28 pc={(cc==0)?L42:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 15
;;   new tail = 28

;;   ======================================================
;;   -- basic block 3 from 31 to 32 -- before reload
;;   ======================================================

;;	  0--> b  0: i  31 cc=cmp(zxt(r126,0x1,0),0)               :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  32 pc={(cc==0)?L42:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 31
;;   new tail = 32

;;   ======================================================
;;   -- basic block 4 from 34 to 195 -- before reload
;;   ======================================================

;;	  0--> b  0: i  34 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  36 r134=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  37 [r129+0xc]=r134                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  38 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  39 {call [`HAL_RCCEx_CRS_SyncOkCallback'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 195 pc=L124                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 34
;;   new tail = 195

;;   ======================================================
;;   -- basic block 5 from 44 to 47 -- before reload
;;   ======================================================

;;	  0--> b  0: i  44 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  46 cc=cmp(zxt(r125,0x1,0x1),0)             :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  47 pc={(cc==0)?L61:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 44
;;   new tail = 47

;;   ======================================================
;;   -- basic block 6 from 50 to 51 -- before reload
;;   ======================================================

;;	  0--> b  0: i  50 cc=cmp(zxt(r126,0x1,0x1),0)             :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  51 pc={(cc==0)?L61:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 50
;;   new tail = 51

;;   ======================================================
;;   -- basic block 7 from 53 to 197 -- before reload
;;   ======================================================

;;	  0--> b  0: i  53 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  54 r137=0x40002000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  55 r138=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  56 [r137+0xc]=r138                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  57 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  58 {call [`HAL_RCCEx_CRS_SyncWarnCallback'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 197 pc=L124                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 53
;;   new tail = 197

;;   ======================================================
;;   -- basic block 8 from 63 to 66 -- before reload
;;   ======================================================

;;	  0--> b  0: i  63 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  65 cc=cmp(zxt(r125,0x1,0x3),0)             :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  66 pc={(cc==0)?L80:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 63
;;   new tail = 66

;;   ======================================================
;;   -- basic block 9 from 69 to 70 -- before reload
;;   ======================================================

;;	  0--> b  0: i  69 cc=cmp(zxt(r126,0x1,0x3),0)             :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  70 pc={(cc==0)?L80:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 69
;;   new tail = 70

;;   ======================================================
;;   -- basic block 10 from 72 to 199 -- before reload
;;   ======================================================

;;	  0--> b  0: i  72 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  73 r141=0x40002000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  74 r142=0x8                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  75 [r141+0xc]=r142                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  76 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  77 {call [`HAL_RCCEx_CRS_ExpectedSyncCallback'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 199 pc=L124                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 72
;;   new tail = 199

;;   ======================================================
;;   -- basic block 11 from 82 to 85 -- before reload
;;   ======================================================

;;	  0--> b  0: i  82 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  84 cc=cmp(zxt(r125,0x1,0x2),0)             :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  85 pc={(cc==0)?L124:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 82
;;   new tail = 85

;;   ======================================================
;;   -- basic block 12 from 88 to 89 -- before reload
;;   ======================================================

;;	  0--> b  0: i  88 cc=cmp(zxt(r126,0x1,0x2),0)             :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  89 pc={(cc==0)?L124:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 88
;;   new tail = 89

;;   ======================================================
;;   -- basic block 13 from 91 to 94 -- before reload
;;   ======================================================

;;	  0--> b  0: i  91 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  93 {cc=cmp(r125&0x100,0);r121=r125&0x100;} :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  94 pc={(cc==0)?L129:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 91
;;   new tail = 94

;;   ======================================================
;;   -- basic block 14 from 6 to 201 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 r127=0x38                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   7 r128=0x28                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   8 r124=0x18                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i   9 r121=0x8                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 201 pc=L96                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 6
;;   new tail = 201

;;   ======================================================
;;   -- basic block 15 from 3 to 5 -- before reload
;;   ======================================================

;;	  0--> b  0: i   3 r127=0x30                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   4 r128=0x20                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   5 r124=0x10                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 3
;;   new tail = 5

;;   ======================================================
;;   -- basic block 16 from 98 to 121 -- before reload
;;   ======================================================

;;	  0--> b  0: i  98 loc r121                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  99 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 100 r145=r125&0x200                         :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 172 cc=cmp(r145,0)                          :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 173 r127={(cc!=0)?r127:r128}                :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 116 r147=0x40002000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 175 r124={(cc!=0)?r124:r121}                :cortex_m4_ex:@GENERAL_REGS+1(-1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i 106 loc r124                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 107 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 176 cc=cmp(zxt(r125,0x1,0xa),0)             :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 194 loc {(cc==0)?r124:r127}                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 114 loc D#4                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 115 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 117 r148=0x4                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 118 [r147+0xc]=r148                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 119 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 120 r0={(cc==0)?r124:r127}                  :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 121 {call [`HAL_RCCEx_CRS_ErrorCallback'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 9
;;   new head = 98
;;   new tail = 121


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_RCCEx_CRS_IRQHandler

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={6d,1u} r1={5d} r2={5d} r3={5d} r7={1d,17u} r12={8d} r13={1d,21u} r14={5d} r15={4d} r16={5d} r17={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={15d,13u} r101={4d} r102={1d,17u} r103={1d,16u} r104={4d} r105={4d} r106={4d} r121={2d,2u} r124={3d,4u} r125={1d,9u} r126={1d,5u} r127={3d,3u} r128={2d,1u} r129={1d,3u} r134={1d,1u} r137={1d,1u} r138={1d,1u} r141={1d,1u} r142={1d,1u} r145={1d,1u} r147={1d,1u} r148={1d,1u} 
;;    total ref usage 502{382d,120u,0e} in 78{74 regular + 4 call} insns.
(note 1 0 13 NOTE_INSN_DELETED)
(note 13 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 13 26 2 NOTE_INSN_FUNCTION_BEG)
(note 26 2 15 2 NOTE_INSN_DELETED)
(debug_insn 15 26 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1683:3 -1
     (nil))
(debug_insn 16 15 17 2 (var_location:SI crserror (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1683:12 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1685:3 -1
     (nil))
(insn 18 17 19 2 (set (reg/f:SI 129)
        (const_int 1073750016 [0x40002000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1685:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 19 18 20 2 (set (reg/v:SI 125 [ itflags ])
        (mem/v:SI (plus:SI (reg/f:SI 129)
                (const_int 8 [0x8])) [1 MEM[(struct CRS_TypeDef *)1073750016B].ISR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1685:12 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 20 19 21 2 (var_location:SI itflags (reg/v:SI 125 [ itflags ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1685:12 -1
     (nil))
(debug_insn 21 20 23 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1686:3 -1
     (nil))
(insn 23 21 24 2 (set (reg/v:SI 126 [ itsources ])
        (mem/v:SI (reg/f:SI 129) [1 MEM[(struct CRS_TypeDef *)1073750016B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1686:12 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 24 23 25 2 (var_location:SI itsources (reg/v:SI 126 [ itsources ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1686:12 -1
     (nil))
(debug_insn 25 24 27 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1689:3 -1
     (nil))
(insn 27 25 28 2 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg/v:SI 125 [ itflags ])
                (const_int 1 [0x1])
                (const_int 0 [0]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1689:5 93 {*zeroextractsi_compare0_scratch}
     (nil))
(jump_insn 28 27 29 2 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 42)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1689:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 42)
(note 29 28 30 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 30 29 31 3 NOTE_INSN_DELETED)
(insn 31 30 32 3 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg/v:SI 126 [ itsources ])
                (const_int 1 [0x1])
                (const_int 0 [0]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1689:46 93 {*zeroextractsi_compare0_scratch}
     (nil))
(jump_insn 32 31 33 3 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 42)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1689:46 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 42)
(note 33 32 34 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 34 33 36 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1692:5 -1
     (nil))
(insn 36 34 37 4 (set (reg:SI 134)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1692:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 37 36 38 4 (set (mem/v:SI (plus:SI (reg/f:SI 129)
                (const_int 12 [0xc])) [1 MEM[(struct CRS_TypeDef *)1073750016B].ICR+0 S4 A32])
        (reg:SI 134)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1692:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 134)
        (expr_list:REG_DEAD (reg/f:SI 129)
            (nil))))
(debug_insn 38 37 39 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1695:5 -1
     (nil))
(call_insn 39 38 195 4 (parallel [
            (call (mem:SI (symbol_ref/i:SI ("HAL_RCCEx_CRS_SyncOkCallback") [flags 0x3]  <function_decl 00000000068d5900 HAL_RCCEx_CRS_SyncOkCallback>) [0 HAL_RCCEx_CRS_SyncOkCallback S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1695:5 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref/i:SI ("HAL_RCCEx_CRS_SyncOkCallback") [flags 0x3]  <function_decl 00000000068d5900 HAL_RCCEx_CRS_SyncOkCallback>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(jump_insn 195 39 196 4 (set (pc)
        (label_ref 124)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1695:5 284 {*arm_jump}
     (nil)
 -> 124)
(barrier 196 195 42)
(code_label 42 196 43 5 530 (nil) [2 uses])
(note 43 42 45 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 45 43 44 5 NOTE_INSN_DELETED)
(debug_insn 44 45 46 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1698:8 -1
     (nil))
(insn 46 44 47 5 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg/v:SI 125 [ itflags ])
                (const_int 1 [0x1])
                (const_int 1 [0x1]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1698:10 93 {*zeroextractsi_compare0_scratch}
     (nil))
(jump_insn 47 46 48 5 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 61)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1698:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 61)
(note 48 47 49 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 49 48 50 6 NOTE_INSN_DELETED)
(insn 50 49 51 6 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg/v:SI 126 [ itsources ])
                (const_int 1 [0x1])
                (const_int 1 [0x1]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1698:53 93 {*zeroextractsi_compare0_scratch}
     (nil))
(jump_insn 51 50 52 6 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 61)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1698:53 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 61)
(note 52 51 53 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 53 52 54 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1701:5 -1
     (nil))
(insn 54 53 55 7 (set (reg/f:SI 137)
        (const_int 1073750016 [0x40002000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1701:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 55 54 56 7 (set (reg:SI 138)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1701:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 56 55 57 7 (set (mem/v:SI (plus:SI (reg/f:SI 137)
                (const_int 12 [0xc])) [1 MEM[(struct CRS_TypeDef *)1073750016B].ICR+0 S4 A32])
        (reg:SI 138)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1701:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 138)
        (expr_list:REG_DEAD (reg/f:SI 137)
            (nil))))
(debug_insn 57 56 58 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1704:5 -1
     (nil))
(call_insn 58 57 197 7 (parallel [
            (call (mem:SI (symbol_ref/i:SI ("HAL_RCCEx_CRS_SyncWarnCallback") [flags 0x3]  <function_decl 00000000068d5a00 HAL_RCCEx_CRS_SyncWarnCallback>) [0 HAL_RCCEx_CRS_SyncWarnCallback S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1704:5 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref/i:SI ("HAL_RCCEx_CRS_SyncWarnCallback") [flags 0x3]  <function_decl 00000000068d5a00 HAL_RCCEx_CRS_SyncWarnCallback>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(jump_insn 197 58 198 7 (set (pc)
        (label_ref 124)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1704:5 284 {*arm_jump}
     (nil)
 -> 124)
(barrier 198 197 61)
(code_label 61 198 62 8 532 (nil) [2 uses])
(note 62 61 64 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(note 64 62 63 8 NOTE_INSN_DELETED)
(debug_insn 63 64 65 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1707:8 -1
     (nil))
(insn 65 63 66 8 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg/v:SI 125 [ itflags ])
                (const_int 1 [0x1])
                (const_int 3 [0x3]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1707:10 93 {*zeroextractsi_compare0_scratch}
     (nil))
(jump_insn 66 65 67 8 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 80)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1707:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 80)
(note 67 66 68 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(note 68 67 69 9 NOTE_INSN_DELETED)
(insn 69 68 70 9 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg/v:SI 126 [ itsources ])
                (const_int 1 [0x1])
                (const_int 3 [0x3]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1707:50 93 {*zeroextractsi_compare0_scratch}
     (nil))
(jump_insn 70 69 71 9 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 80)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1707:50 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 80)
(note 71 70 72 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 72 71 73 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1710:5 -1
     (nil))
(insn 73 72 74 10 (set (reg/f:SI 141)
        (const_int 1073750016 [0x40002000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1710:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 74 73 75 10 (set (reg:SI 142)
        (const_int 8 [0x8])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1710:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 75 74 76 10 (set (mem/v:SI (plus:SI (reg/f:SI 141)
                (const_int 12 [0xc])) [1 MEM[(struct CRS_TypeDef *)1073750016B].ICR+0 S4 A32])
        (reg:SI 142)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1710:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 142)
        (expr_list:REG_DEAD (reg/f:SI 141)
            (nil))))
(debug_insn 76 75 77 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1713:5 -1
     (nil))
(call_insn 77 76 199 10 (parallel [
            (call (mem:SI (symbol_ref/i:SI ("HAL_RCCEx_CRS_ExpectedSyncCallback") [flags 0x3]  <function_decl 00000000068d5b00 HAL_RCCEx_CRS_ExpectedSyncCallback>) [0 HAL_RCCEx_CRS_ExpectedSyncCallback S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1713:5 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref/i:SI ("HAL_RCCEx_CRS_ExpectedSyncCallback") [flags 0x3]  <function_decl 00000000068d5b00 HAL_RCCEx_CRS_ExpectedSyncCallback>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(jump_insn 199 77 200 10 (set (pc)
        (label_ref 124)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1713:5 284 {*arm_jump}
     (nil)
 -> 124)
(barrier 200 199 80)
(code_label 80 200 81 11 533 (nil) [2 uses])
(note 81 80 83 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(note 83 81 82 11 NOTE_INSN_DELETED)
(debug_insn 82 83 84 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1718:5 -1
     (nil))
(insn 84 82 85 11 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg/v:SI 125 [ itflags ])
                (const_int 1 [0x1])
                (const_int 2 [0x2]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1718:7 93 {*zeroextractsi_compare0_scratch}
     (nil))
(jump_insn 85 84 86 11 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 124)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1718:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 124)
(note 86 85 87 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(note 87 86 88 12 NOTE_INSN_DELETED)
(insn 88 87 89 12 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg/v:SI 126 [ itsources ])
                (const_int 1 [0x1])
                (const_int 2 [0x2]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1718:45 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg/v:SI 126 [ itsources ])
        (nil)))
(jump_insn 89 88 90 12 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 124)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1718:45 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 124)
(note 90 89 92 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(note 92 90 91 13 NOTE_INSN_DELETED)
(debug_insn 91 92 93 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1720:7 -1
     (nil))
(insn 93 91 94 13 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg/v:SI 125 [ itflags ])
                        (const_int 256 [0x100]))
                    (const_int 0 [0])))
            (set (reg/v:SI 121 [ _9 ])
                (and:SI (reg/v:SI 125 [ itflags ])
                    (const_int 256 [0x100])))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1720:9 91 {*andsi3_compare0}
     (nil))
(jump_insn 94 93 95 13 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 129)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1720:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 129)
(note 95 94 6 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 6 95 7 14 (set (reg:SI 127 [ prephitmp_40 ])
        (const_int 56 [0x38])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1720:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 7 6 8 14 (set (reg:SI 128 [ prephitmp_44 ])
        (const_int 40 [0x28])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1720:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 9 14 (set (reg/v:SI 124 [ crserror ])
        (const_int 24 [0x18])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1720:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 9 8 201 14 (set (reg/v:SI 121 [ _9 ])
        (const_int 8 [0x8])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1722:18 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 201 9 202 14 (set (pc)
        (label_ref 96)) 284 {*arm_jump}
     (nil)
 -> 96)
(barrier 202 201 129)
(code_label 129 202 128 15 537 (nil) [1 uses])
(note 128 129 3 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 3 128 4 15 (set (reg:SI 127 [ prephitmp_40 ])
        (const_int 48 [0x30])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 4 3 5 15 (set (reg:SI 128 [ prephitmp_44 ])
        (const_int 32 [0x20])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 5 4 96 15 (set (reg/v:SI 124 [ crserror ])
        (const_int 16 [0x10])) 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 96 5 97 16 534 (nil) [1 uses])
(note 97 96 108 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(note 108 97 177 16 NOTE_INSN_DELETED)
(note 177 108 98 16 NOTE_INSN_DELETED)
(debug_insn 98 177 99 16 (var_location:SI crserror (reg/v:SI 121 [ _9 ])) -1
     (nil))
(debug_insn 99 98 100 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1724:7 -1
     (nil))
(insn 100 99 172 16 (set (reg:SI 145)
        (and:SI (reg/v:SI 125 [ itflags ])
            (const_int 512 [0x200]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1724:19 90 {*arm_andsi3_insn}
     (nil))
(insn 172 100 173 16 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 145)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1724:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 145)
        (nil)))
(insn 173 172 116 16 (set (reg:SI 127 [ prephitmp_40 ])
        (if_then_else:SI (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (reg:SI 127 [ prephitmp_40 ])
            (reg:SI 128 [ prephitmp_44 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1724:9 986 {*thumb2_movsicc_insn}
     (expr_list:REG_DEAD (reg:SI 128 [ prephitmp_44 ])
        (nil)))
(insn 116 173 175 16 (set (reg/f:SI 147)
        (const_int 1073750016 [0x40002000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1734:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 175 116 106 16 (set (reg/v:SI 124 [ crserror ])
        (if_then_else:SI (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (reg/v:SI 124 [ crserror ])
            (reg/v:SI 121 [ _9 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1724:9 986 {*thumb2_movsicc_insn}
     (expr_list:REG_DEAD (reg/v:SI 121 [ _9 ])
        (expr_list:REG_DEAD (reg:CC 100 cc)
            (nil))))
(debug_insn 106 175 107 16 (var_location:SI crserror (reg/v:SI 124 [ crserror ])) -1
     (nil))
(debug_insn 107 106 176 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1728:7 -1
     (nil))
(insn 176 107 194 16 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg/v:SI 125 [ itflags ])
                (const_int 1 [0x1])
                (const_int 10 [0xa]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1730:18 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg/v:SI 125 [ itflags ])
        (nil)))
(debug_insn 194 176 114 16 (var_location:SI D#4 (if_then_else:SI (eq (reg:CC_NZ 100 cc)
            (const_int 0 [0]))
        (reg/v:SI 124 [ crserror ])
        (reg:SI 127 [ prephitmp_40 ]))) -1
     (nil))
(debug_insn 114 194 115 16 (var_location:SI crserror (debug_expr:SI D#4)) -1
     (nil))
(debug_insn 115 114 117 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1734:7 -1
     (nil))
(insn 117 115 118 16 (set (reg:SI 148)
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1734:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 118 117 119 16 (set (mem/v:SI (plus:SI (reg/f:SI 147)
                (const_int 12 [0xc])) [1 MEM[(struct CRS_TypeDef *)1073750016B].ICR+0 S4 A32])
        (reg:SI 148)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1734:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 148)
        (expr_list:REG_DEAD (reg/f:SI 147)
            (nil))))
(debug_insn 119 118 120 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1737:7 -1
     (nil))
(insn 120 119 121 16 (set (reg:SI 0 r0)
        (if_then_else:SI (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (reg/v:SI 124 [ crserror ])
            (reg:SI 127 [ prephitmp_40 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1737:7 986 {*thumb2_movsicc_insn}
     (expr_list:REG_DEAD (reg:SI 127 [ prephitmp_40 ])
        (expr_list:REG_DEAD (reg/v:SI 124 [ crserror ])
            (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
                (nil)))))
(call_insn 121 120 124 16 (parallel [
            (call (mem:SI (symbol_ref/i:SI ("HAL_RCCEx_CRS_ErrorCallback") [flags 0x3]  <function_decl 00000000068d5c00 HAL_RCCEx_CRS_ErrorCallback>) [0 HAL_RCCEx_CRS_ErrorCallback S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c":1737:7 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref/i:SI ("HAL_RCCEx_CRS_ErrorCallback") [flags 0x3]  <function_decl 00000000068d5c00 HAL_RCCEx_CRS_ErrorCallback>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(code_label 124 121 125 17 529 (nil) [5 uses])
(note 125 124 207 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(note 207 125 0 NOTE_INSN_DELETED)
