

================================================================
== Vitis HLS Report for 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3'
================================================================
* Date:           Fri Jun  7 17:45:51 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        morflt
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.623 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3569|     3569|  35.690 us|  35.690 us|  3569|  3569|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3  |     3567|     3567|         5|          1|          1|  3564|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|      273|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      126|    -|
|Register             |        -|     -|      209|       64|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     1|      209|      463|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +----------------------------------------+-------------------------------------+---------------------+
    |                Instance                |                Module               |      Expression     |
    +----------------------------------------+-------------------------------------+---------------------+
    |ama_addmuladd_8s_4ns_6ns_6ns_12_4_1_U1  |ama_addmuladd_8s_4ns_6ns_6ns_12_4_1  |  (i0 + i1) * i2 + i3|
    +----------------------------------------+-------------------------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln44_1_fu_361_p2     |         +|   0|  0|  19|          12|           7|
    |add_ln44_2_fu_182_p2     |         +|   0|  0|  19|          12|           1|
    |add_ln44_fu_326_p2       |         +|   0|  0|  13|           6|           1|
    |add_ln46_1_fu_388_p2     |         +|   0|  0|  19|          12|           4|
    |add_ln46_2_fu_289_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln46_fu_229_p2       |         +|   0|  0|  12|           4|           1|
    |add_ln48_fu_283_p2       |         +|   0|  0|  12|           4|           1|
    |add_ln51_fu_413_p2       |         +|   0|  0|  19|          12|           1|
    |grp_fu_434_p00           |         +|   0|  0|  19|          12|          12|
    |and_ln44_fu_223_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln44_fu_176_p2      |      icmp|   0|  0|  12|          12|          11|
    |icmp_ln46_fu_197_p2      |      icmp|   0|  0|  11|           8|           7|
    |icmp_ln48_fu_217_p2      |      icmp|   0|  0|   9|           4|           4|
    |or_ln46_fu_235_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln44_1_fu_203_p3  |    select|   0|  0|   4|           1|           1|
    |select_ln44_2_fu_374_p3  |    select|   0|  0|  12|           1|          12|
    |select_ln44_3_fu_332_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln44_4_fu_381_p3  |    select|   0|  0|  12|           1|          12|
    |select_ln44_fu_367_p3    |    select|   0|  0|  12|           1|          12|
    |select_ln46_1_fu_241_p3  |    select|   0|  0|   4|           1|           1|
    |select_ln46_2_fu_249_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln46_3_fu_401_p3  |    select|   0|  0|  12|           1|          12|
    |select_ln46_4_fu_295_p3  |    select|   0|  0|   8|           1|           1|
    |select_ln46_fu_394_p3    |    select|   0|  0|  12|           1|          12|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln44_fu_211_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 273|         120|         130|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                 |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten15_load  |   9|          2|   12|         24|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|    8|         16|
    |ap_sig_allocacmp_j_load                 |   9|          2|    4|          8|
    |i_fu_82                                 |   9|          2|    4|          8|
    |idx_2_fu_78                             |   9|          2|   12|         24|
    |idx_fu_86                               |   9|          2|   12|         24|
    |indvar_flatten15_fu_102                 |   9|          2|   12|         24|
    |indvar_flatten_fu_90                    |   9|          2|    8|         16|
    |indvars_iv456_fu_98                     |   9|          2|   12|         24|
    |j_fu_74                                 |   9|          2|    4|          8|
    |k_fu_94                                 |   9|          2|    6|         12|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 126|         28|  100|        200|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |and_ln44_reg_513                  |   1|   0|    1|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |i_fu_82                           |   4|   0|    4|          0|
    |icmp_ln46_reg_505                 |   1|   0|    1|          0|
    |idx_2_fu_78                       |  12|   0|   12|          0|
    |idx_fu_86                         |  12|   0|   12|          0|
    |indvar_flatten15_fu_102           |  12|   0|   12|          0|
    |indvar_flatten_fu_90              |   8|   0|    8|          0|
    |indvars_iv456_fu_98               |  12|   0|   12|          0|
    |j_fu_74                           |   4|   0|    4|          0|
    |k_fu_94                           |   6|   0|    6|          0|
    |and_ln44_reg_513                  |  64|  32|    1|          0|
    |icmp_ln46_reg_505                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 209|  64|   83|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+------------------------------------------------------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |                                    Source Object                                   |    C Type    |
+-----------------+-----+-----+------------+------------------------------------------------------------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3|  return value|
|x_in_Addr_A      |  out|   32|        bram|                                                                                x_in|         array|
|x_in_EN_A        |  out|    1|        bram|                                                                                x_in|         array|
|x_in_WEN_A       |  out|    1|        bram|                                                                                x_in|         array|
|x_in_Din_A       |  out|    8|        bram|                                                                                x_in|         array|
|x_in_Dout_A      |   in|    8|        bram|                                                                                x_in|         array|
|tmpx_V_address0  |  out|   12|   ap_memory|                                                                              tmpx_V|         array|
|tmpx_V_ce0       |  out|    1|   ap_memory|                                                                              tmpx_V|         array|
|tmpx_V_we0       |  out|    1|   ap_memory|                                                                              tmpx_V|         array|
|tmpx_V_d0        |  out|    8|   ap_memory|                                                                              tmpx_V|         array|
+-----------------+-----+-----+------------+------------------------------------------------------------------------------------+--------------+

