Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Aug 12 14:45:26 2024
| Host         : ZenXL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file clk_div_wrapper_timing_summary_routed.rpt -pb clk_div_wrapper_timing_summary_routed.pb -rpx clk_div_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : clk_div_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    974.010        0.000                      0                 3550        0.061        0.000                      0                 3550      499.020        0.000                       0                  1449  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 500.000}      1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0        974.010        0.000                      0                 3550        0.061        0.000                      0                 3550      499.020        0.000                       0                  1449  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack      974.010ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      499.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             974.010ns  (required time - arrival time)
  Source:                 clk_div_i/clk_div_top_0/U0/set_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            clk_div_i/clk_div_top_0/U0/clk_lost_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_0 rise@1000.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.497ns  (logic 1.961ns (18.682%)  route 8.536ns (81.318%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 1002.657 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clk_div_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    clk_div_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  clk_div_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1450, routed)        1.651     2.945    clk_div_i/clk_div_top_0/U0/sys_clk
    SLICE_X43Y94         FDRE                                         r  clk_div_i/clk_div_top_0/U0/set_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  clk_div_i/clk_div_top_0/U0/set_cnt_reg[0]/Q
                         net (fo=153, routed)         3.223     6.624    clk_div_i/clk_div_top_0/U0/set_cnt_reg[0]
    SLICE_X57Y89         LUT6 (Prop_lut6_I4_O)        0.124     6.748 r  clk_div_i/clk_div_top_0/U0/r_sys_array[1][6]_i_3/O
                         net (fo=2, routed)           1.024     7.772    clk_div_i/clk_div_top_0/U0/r_sys_array[1][6]_i_3_n_0
    SLICE_X51Y90         LUT3 (Prop_lut3_I2_O)        0.152     7.924 r  clk_div_i/clk_div_top_0/U0/r_sys_array[1][6]_i_1/O
                         net (fo=10, routed)          1.730     9.654    clk_div_i/clk_div_top_0/U0/sys_array[0]_11[6]
    SLICE_X50Y89         LUT6 (Prop_lut6_I4_O)        0.332     9.986 r  clk_div_i/clk_div_top_0/U0/i__carry_i_1__1/O
                         net (fo=1, routed)           0.791    10.777    clk_div_i/clk_div_top_0/U0/i__carry_i_1__1_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    11.173 r  clk_div_i/clk_div_top_0/U0/clk_lost1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.173    clk_div_i/clk_div_top_0/U0/clk_lost1_inferred__0/i__carry_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.290 r  clk_div_i/clk_div_top_0/U0/clk_lost1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.290    clk_div_i/clk_div_top_0/U0/clk_lost1_inferred__0/i__carry__0_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.407 r  clk_div_i/clk_div_top_0/U0/clk_lost1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.407    clk_div_i/clk_div_top_0/U0/clk_lost1_inferred__0/i__carry__1_n_0
    SLICE_X50Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.524 r  clk_div_i/clk_div_top_0/U0/clk_lost1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           1.121    12.645    clk_div_i/clk_div_top_0/U0/clk_lost1
    SLICE_X45Y94         LUT4 (Prop_lut4_I0_O)        0.150    12.795 r  clk_div_i/clk_div_top_0/U0/clk_lost_i_2/O
                         net (fo=2, routed)           0.646    13.442    clk_div_i/clk_div_top_0/U0/clk_lost_i_2_n_0
    SLICE_X45Y94         FDRE                                         r  clk_div_i/clk_div_top_0/U0/clk_lost_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  clk_div_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  1001.088    clk_div_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  clk_div_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1450, routed)        1.478  1002.657    clk_div_i/clk_div_top_0/U0/sys_clk
    SLICE_X45Y94         FDRE                                         r  clk_div_i/clk_div_top_0/U0/clk_lost_reg/C
                         clock pessimism              0.229  1002.886    
                         clock uncertainty          -15.000   987.886    
    SLICE_X45Y94         FDRE (Setup_fdre_C_CE)      -0.434   987.452    clk_div_i/clk_div_top_0/U0/clk_lost_reg
  -------------------------------------------------------------------
                         required time                        987.452    
                         arrival time                         -13.442    
  -------------------------------------------------------------------
                         slack                                974.010    

Slack (MET) :             974.043ns  (required time - arrival time)
  Source:                 clk_div_i/clk_div_top_0/U0/divisor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            clk_div_i/clk_div_top_0/U0/prep_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_0 rise@1000.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.644ns  (logic 3.754ns (35.270%)  route 6.890ns (64.730%))
  Logic Levels:           16  (CARRY4=10 LUT3=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 1002.658 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.936ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clk_div_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    clk_div_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  clk_div_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1450, routed)        1.642     2.936    clk_div_i/clk_div_top_0/U0/sys_clk
    SLICE_X45Y82         FDRE                                         r  clk_div_i/clk_div_top_0/U0/divisor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y82         FDRE (Prop_fdre_C_Q)         0.456     3.392 r  clk_div_i/clk_div_top_0/U0/divisor_reg[1]/Q
                         net (fo=9, routed)           1.464     4.856    clk_div_i/clk_div_top_0/U0/divisor_by_2[0]
    SLICE_X39Y84         LUT4 (Prop_lut4_I1_O)        0.124     4.980 r  clk_div_i/clk_div_top_0/U0/newLarger_carry_i_8/O
                         net (fo=1, routed)           0.000     4.980    clk_div_i/clk_div_top_0/U0/newLarger_carry_i_8_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.512 r  clk_div_i/clk_div_top_0/U0/newLarger_carry/CO[3]
                         net (fo=1, routed)           0.000     5.512    clk_div_i/clk_div_top_0/U0/newLarger_carry_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.626 r  clk_div_i/clk_div_top_0/U0/newLarger_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.626    clk_div_i/clk_div_top_0/U0/newLarger_carry__0_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.740 r  clk_div_i/clk_div_top_0/U0/newLarger_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.740    clk_div_i/clk_div_top_0/U0/newLarger_carry__1_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.968 r  clk_div_i/clk_div_top_0/U0/newLarger_carry__2/CO[2]
                         net (fo=29, routed)          1.594     7.562    clk_div_i/clk_div_top_0/U0/newLarger
    SLICE_X38Y82         LUT3 (Prop_lut3_I2_O)        0.339     7.901 r  clk_div_i/clk_div_top_0/U0/comparator0_carry_i_4/O
                         net (fo=1, routed)           0.000     7.901    clk_div_i/clk_div_top_0/U0/p_1_in[0]
    SLICE_X38Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471     8.372 r  clk_div_i/clk_div_top_0/U0/comparator0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.372    clk_div_i/clk_div_top_0/U0/comparator0_carry_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.489 r  clk_div_i/clk_div_top_0/U0/comparator0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.489    clk_div_i/clk_div_top_0/U0/comparator0_carry__0_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.606 r  clk_div_i/clk_div_top_0/U0/comparator0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.606    clk_div_i/clk_div_top_0/U0/comparator0_carry__1_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.723 r  clk_div_i/clk_div_top_0/U0/comparator0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.723    clk_div_i/clk_div_top_0/U0/comparator0_carry__2_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.840 r  clk_div_i/clk_div_top_0/U0/comparator0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.840    clk_div_i/clk_div_top_0/U0/comparator0_carry__3_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.079 f  clk_div_i/clk_div_top_0/U0/comparator0_carry__4/O[2]
                         net (fo=1, routed)           0.790     9.869    clk_div_i/clk_div_top_0/U0/comparator[22]
    SLICE_X39Y88         LUT4 (Prop_lut4_I1_O)        0.301    10.170 f  clk_div_i/clk_div_top_0/U0/prep_ready_i_9/O
                         net (fo=1, routed)           0.665    10.835    clk_div_i/clk_div_top_0/U0/U_edge_detector/prep_ready_i_2_0
    SLICE_X39Y88         LUT6 (Prop_lut6_I0_O)        0.124    10.959 f  clk_div_i/clk_div_top_0/U0/U_edge_detector/prep_ready_i_3/O
                         net (fo=1, routed)           0.956    11.915    clk_div_i/clk_div_top_0/U0/U_edge_detector/prep_ready_i_3_n_0
    SLICE_X44Y88         LUT6 (Prop_lut6_I0_O)        0.124    12.039 r  clk_div_i/clk_div_top_0/U0/U_edge_detector/prep_ready_i_2/O
                         net (fo=1, routed)           0.615    12.654    clk_div_i/clk_div_top_0/U0/prep_ready
    SLICE_X44Y94         LUT4 (Prop_lut4_I3_O)        0.120    12.774 r  clk_div_i/clk_div_top_0/U0/prep_ready_i_1/O
                         net (fo=1, routed)           0.806    13.580    clk_div_i/clk_div_top_0/U0/prep_ready_i_1_n_0
    SLICE_X42Y94         FDRE                                         r  clk_div_i/clk_div_top_0/U0/prep_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  clk_div_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  1001.088    clk_div_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  clk_div_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1450, routed)        1.479  1002.658    clk_div_i/clk_div_top_0/U0/sys_clk
    SLICE_X42Y94         FDRE                                         r  clk_div_i/clk_div_top_0/U0/prep_ready_reg/C
                         clock pessimism              0.229  1002.887    
                         clock uncertainty          -15.000   987.887    
    SLICE_X42Y94         FDRE (Setup_fdre_C_D)       -0.264   987.623    clk_div_i/clk_div_top_0/U0/prep_ready_reg
  -------------------------------------------------------------------
                         required time                        987.623    
                         arrival time                         -13.580    
  -------------------------------------------------------------------
                         slack                                974.043    

Slack (MET) :             974.925ns  (required time - arrival time)
  Source:                 clk_div_i/clk_div_top_0/U0/set_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            clk_div_i/clk_div_top_0/U0/sys_array_reg[7][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_0 rise@1000.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.472ns  (logic 2.321ns (24.503%)  route 7.151ns (75.497%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 1002.643 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clk_div_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    clk_div_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  clk_div_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1450, routed)        1.651     2.945    clk_div_i/clk_div_top_0/U0/sys_clk
    SLICE_X43Y95         FDRE                                         r  clk_div_i/clk_div_top_0/U0/set_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  clk_div_i/clk_div_top_0/U0/set_cnt_reg[5]/Q
                         net (fo=4, routed)           0.809     4.210    clk_div_i/clk_div_top_0/U0/set_cnt_reg[5]
    SLICE_X42Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     4.847 r  clk_div_i/clk_div_top_0/U0/sys_array_reg[2][31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.847    clk_div_i/clk_div_top_0/U0/sys_array_reg[2][31]_i_8_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.964 r  clk_div_i/clk_div_top_0/U0/sys_array_reg[2][31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.964    clk_div_i/clk_div_top_0/U0/sys_array_reg[2][31]_i_15_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.081 r  clk_div_i/clk_div_top_0/U0/sys_array_reg[2][31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.081    clk_div_i/clk_div_top_0/U0/sys_array_reg[2][31]_i_14_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.396 f  clk_div_i/clk_div_top_0/U0/sys_array_reg[2][31]_i_13/O[3]
                         net (fo=1, routed)           0.955     6.351    clk_div_i/clk_div_top_0/U0/sys_array_reg[2][31]_i_13_n_4
    SLICE_X44Y99         LUT4 (Prop_lut4_I1_O)        0.307     6.658 f  clk_div_i/clk_div_top_0/U0/sys_array[2][31]_i_9/O
                         net (fo=1, routed)           0.731     7.389    clk_div_i/clk_div_top_0/U0/sys_array[2][31]_i_9_n_0
    SLICE_X41Y97         LUT4 (Prop_lut4_I0_O)        0.124     7.513 f  clk_div_i/clk_div_top_0/U0/sys_array[2][31]_i_7/O
                         net (fo=7, routed)           1.181     8.694    clk_div_i/clk_div_top_0/U0/U_edge_detector/sys_array_reg[7][0]_0
    SLICE_X45Y98         LUT5 (Prop_lut5_I0_O)        0.124     8.818 f  clk_div_i/clk_div_top_0/U0/U_edge_detector/sys_array[6][31]_i_3/O
                         net (fo=2, routed)           1.079     9.897    clk_div_i/clk_div_top_0/U0/U_edge_detector/sys_array[6][31]_i_3_n_0
    SLICE_X45Y95         LUT3 (Prop_lut3_I0_O)        0.124    10.021 r  clk_div_i/clk_div_top_0/U0/U_edge_detector/sys_array[7][31]_i_1/O
                         net (fo=32, routed)          2.397    12.417    clk_div_i/clk_div_top_0/U0/U_edge_detector_n_10
    SLICE_X53Y89         FDRE                                         r  clk_div_i/clk_div_top_0/U0/sys_array_reg[7][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  clk_div_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  1001.088    clk_div_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  clk_div_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1450, routed)        1.464  1002.643    clk_div_i/clk_div_top_0/U0/sys_clk
    SLICE_X53Y89         FDRE                                         r  clk_div_i/clk_div_top_0/U0/sys_array_reg[7][1]/C
                         clock pessimism              0.129  1002.772    
                         clock uncertainty          -15.000   987.772    
    SLICE_X53Y89         FDRE (Setup_fdre_C_R)       -0.429   987.343    clk_div_i/clk_div_top_0/U0/sys_array_reg[7][1]
  -------------------------------------------------------------------
                         required time                        987.343    
                         arrival time                         -12.417    
  -------------------------------------------------------------------
                         slack                                974.925    

Slack (MET) :             974.925ns  (required time - arrival time)
  Source:                 clk_div_i/clk_div_top_0/U0/set_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            clk_div_i/clk_div_top_0/U0/sys_array_reg[7][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_0 rise@1000.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.472ns  (logic 2.321ns (24.503%)  route 7.151ns (75.497%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 1002.643 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clk_div_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    clk_div_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  clk_div_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1450, routed)        1.651     2.945    clk_div_i/clk_div_top_0/U0/sys_clk
    SLICE_X43Y95         FDRE                                         r  clk_div_i/clk_div_top_0/U0/set_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  clk_div_i/clk_div_top_0/U0/set_cnt_reg[5]/Q
                         net (fo=4, routed)           0.809     4.210    clk_div_i/clk_div_top_0/U0/set_cnt_reg[5]
    SLICE_X42Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     4.847 r  clk_div_i/clk_div_top_0/U0/sys_array_reg[2][31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.847    clk_div_i/clk_div_top_0/U0/sys_array_reg[2][31]_i_8_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.964 r  clk_div_i/clk_div_top_0/U0/sys_array_reg[2][31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.964    clk_div_i/clk_div_top_0/U0/sys_array_reg[2][31]_i_15_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.081 r  clk_div_i/clk_div_top_0/U0/sys_array_reg[2][31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.081    clk_div_i/clk_div_top_0/U0/sys_array_reg[2][31]_i_14_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.396 f  clk_div_i/clk_div_top_0/U0/sys_array_reg[2][31]_i_13/O[3]
                         net (fo=1, routed)           0.955     6.351    clk_div_i/clk_div_top_0/U0/sys_array_reg[2][31]_i_13_n_4
    SLICE_X44Y99         LUT4 (Prop_lut4_I1_O)        0.307     6.658 f  clk_div_i/clk_div_top_0/U0/sys_array[2][31]_i_9/O
                         net (fo=1, routed)           0.731     7.389    clk_div_i/clk_div_top_0/U0/sys_array[2][31]_i_9_n_0
    SLICE_X41Y97         LUT4 (Prop_lut4_I0_O)        0.124     7.513 f  clk_div_i/clk_div_top_0/U0/sys_array[2][31]_i_7/O
                         net (fo=7, routed)           1.181     8.694    clk_div_i/clk_div_top_0/U0/U_edge_detector/sys_array_reg[7][0]_0
    SLICE_X45Y98         LUT5 (Prop_lut5_I0_O)        0.124     8.818 f  clk_div_i/clk_div_top_0/U0/U_edge_detector/sys_array[6][31]_i_3/O
                         net (fo=2, routed)           1.079     9.897    clk_div_i/clk_div_top_0/U0/U_edge_detector/sys_array[6][31]_i_3_n_0
    SLICE_X45Y95         LUT3 (Prop_lut3_I0_O)        0.124    10.021 r  clk_div_i/clk_div_top_0/U0/U_edge_detector/sys_array[7][31]_i_1/O
                         net (fo=32, routed)          2.397    12.417    clk_div_i/clk_div_top_0/U0/U_edge_detector_n_10
    SLICE_X53Y89         FDRE                                         r  clk_div_i/clk_div_top_0/U0/sys_array_reg[7][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  clk_div_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  1001.088    clk_div_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  clk_div_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1450, routed)        1.464  1002.643    clk_div_i/clk_div_top_0/U0/sys_clk
    SLICE_X53Y89         FDRE                                         r  clk_div_i/clk_div_top_0/U0/sys_array_reg[7][2]/C
                         clock pessimism              0.129  1002.772    
                         clock uncertainty          -15.000   987.772    
    SLICE_X53Y89         FDRE (Setup_fdre_C_R)       -0.429   987.343    clk_div_i/clk_div_top_0/U0/sys_array_reg[7][2]
  -------------------------------------------------------------------
                         required time                        987.343    
                         arrival time                         -12.417    
  -------------------------------------------------------------------
                         slack                                974.925    

Slack (MET) :             974.925ns  (required time - arrival time)
  Source:                 clk_div_i/clk_div_top_0/U0/set_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            clk_div_i/clk_div_top_0/U0/sys_array_reg[7][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_0 rise@1000.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.472ns  (logic 2.321ns (24.503%)  route 7.151ns (75.497%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 1002.643 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clk_div_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    clk_div_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  clk_div_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1450, routed)        1.651     2.945    clk_div_i/clk_div_top_0/U0/sys_clk
    SLICE_X43Y95         FDRE                                         r  clk_div_i/clk_div_top_0/U0/set_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  clk_div_i/clk_div_top_0/U0/set_cnt_reg[5]/Q
                         net (fo=4, routed)           0.809     4.210    clk_div_i/clk_div_top_0/U0/set_cnt_reg[5]
    SLICE_X42Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     4.847 r  clk_div_i/clk_div_top_0/U0/sys_array_reg[2][31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.847    clk_div_i/clk_div_top_0/U0/sys_array_reg[2][31]_i_8_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.964 r  clk_div_i/clk_div_top_0/U0/sys_array_reg[2][31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.964    clk_div_i/clk_div_top_0/U0/sys_array_reg[2][31]_i_15_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.081 r  clk_div_i/clk_div_top_0/U0/sys_array_reg[2][31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.081    clk_div_i/clk_div_top_0/U0/sys_array_reg[2][31]_i_14_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.396 f  clk_div_i/clk_div_top_0/U0/sys_array_reg[2][31]_i_13/O[3]
                         net (fo=1, routed)           0.955     6.351    clk_div_i/clk_div_top_0/U0/sys_array_reg[2][31]_i_13_n_4
    SLICE_X44Y99         LUT4 (Prop_lut4_I1_O)        0.307     6.658 f  clk_div_i/clk_div_top_0/U0/sys_array[2][31]_i_9/O
                         net (fo=1, routed)           0.731     7.389    clk_div_i/clk_div_top_0/U0/sys_array[2][31]_i_9_n_0
    SLICE_X41Y97         LUT4 (Prop_lut4_I0_O)        0.124     7.513 f  clk_div_i/clk_div_top_0/U0/sys_array[2][31]_i_7/O
                         net (fo=7, routed)           1.181     8.694    clk_div_i/clk_div_top_0/U0/U_edge_detector/sys_array_reg[7][0]_0
    SLICE_X45Y98         LUT5 (Prop_lut5_I0_O)        0.124     8.818 f  clk_div_i/clk_div_top_0/U0/U_edge_detector/sys_array[6][31]_i_3/O
                         net (fo=2, routed)           1.079     9.897    clk_div_i/clk_div_top_0/U0/U_edge_detector/sys_array[6][31]_i_3_n_0
    SLICE_X45Y95         LUT3 (Prop_lut3_I0_O)        0.124    10.021 r  clk_div_i/clk_div_top_0/U0/U_edge_detector/sys_array[7][31]_i_1/O
                         net (fo=32, routed)          2.397    12.417    clk_div_i/clk_div_top_0/U0/U_edge_detector_n_10
    SLICE_X53Y89         FDRE                                         r  clk_div_i/clk_div_top_0/U0/sys_array_reg[7][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  clk_div_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  1001.088    clk_div_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  clk_div_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1450, routed)        1.464  1002.643    clk_div_i/clk_div_top_0/U0/sys_clk
    SLICE_X53Y89         FDRE                                         r  clk_div_i/clk_div_top_0/U0/sys_array_reg[7][3]/C
                         clock pessimism              0.129  1002.772    
                         clock uncertainty          -15.000   987.772    
    SLICE_X53Y89         FDRE (Setup_fdre_C_R)       -0.429   987.343    clk_div_i/clk_div_top_0/U0/sys_array_reg[7][3]
  -------------------------------------------------------------------
                         required time                        987.343    
                         arrival time                         -12.417    
  -------------------------------------------------------------------
                         slack                                974.925    

Slack (MET) :             974.925ns  (required time - arrival time)
  Source:                 clk_div_i/clk_div_top_0/U0/set_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            clk_div_i/clk_div_top_0/U0/sys_array_reg[7][4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_0 rise@1000.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.472ns  (logic 2.321ns (24.503%)  route 7.151ns (75.497%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 1002.643 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clk_div_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    clk_div_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  clk_div_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1450, routed)        1.651     2.945    clk_div_i/clk_div_top_0/U0/sys_clk
    SLICE_X43Y95         FDRE                                         r  clk_div_i/clk_div_top_0/U0/set_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  clk_div_i/clk_div_top_0/U0/set_cnt_reg[5]/Q
                         net (fo=4, routed)           0.809     4.210    clk_div_i/clk_div_top_0/U0/set_cnt_reg[5]
    SLICE_X42Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     4.847 r  clk_div_i/clk_div_top_0/U0/sys_array_reg[2][31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.847    clk_div_i/clk_div_top_0/U0/sys_array_reg[2][31]_i_8_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.964 r  clk_div_i/clk_div_top_0/U0/sys_array_reg[2][31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.964    clk_div_i/clk_div_top_0/U0/sys_array_reg[2][31]_i_15_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.081 r  clk_div_i/clk_div_top_0/U0/sys_array_reg[2][31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.081    clk_div_i/clk_div_top_0/U0/sys_array_reg[2][31]_i_14_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.396 f  clk_div_i/clk_div_top_0/U0/sys_array_reg[2][31]_i_13/O[3]
                         net (fo=1, routed)           0.955     6.351    clk_div_i/clk_div_top_0/U0/sys_array_reg[2][31]_i_13_n_4
    SLICE_X44Y99         LUT4 (Prop_lut4_I1_O)        0.307     6.658 f  clk_div_i/clk_div_top_0/U0/sys_array[2][31]_i_9/O
                         net (fo=1, routed)           0.731     7.389    clk_div_i/clk_div_top_0/U0/sys_array[2][31]_i_9_n_0
    SLICE_X41Y97         LUT4 (Prop_lut4_I0_O)        0.124     7.513 f  clk_div_i/clk_div_top_0/U0/sys_array[2][31]_i_7/O
                         net (fo=7, routed)           1.181     8.694    clk_div_i/clk_div_top_0/U0/U_edge_detector/sys_array_reg[7][0]_0
    SLICE_X45Y98         LUT5 (Prop_lut5_I0_O)        0.124     8.818 f  clk_div_i/clk_div_top_0/U0/U_edge_detector/sys_array[6][31]_i_3/O
                         net (fo=2, routed)           1.079     9.897    clk_div_i/clk_div_top_0/U0/U_edge_detector/sys_array[6][31]_i_3_n_0
    SLICE_X45Y95         LUT3 (Prop_lut3_I0_O)        0.124    10.021 r  clk_div_i/clk_div_top_0/U0/U_edge_detector/sys_array[7][31]_i_1/O
                         net (fo=32, routed)          2.397    12.417    clk_div_i/clk_div_top_0/U0/U_edge_detector_n_10
    SLICE_X53Y89         FDRE                                         r  clk_div_i/clk_div_top_0/U0/sys_array_reg[7][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  clk_div_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  1001.088    clk_div_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  clk_div_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1450, routed)        1.464  1002.643    clk_div_i/clk_div_top_0/U0/sys_clk
    SLICE_X53Y89         FDRE                                         r  clk_div_i/clk_div_top_0/U0/sys_array_reg[7][4]/C
                         clock pessimism              0.129  1002.772    
                         clock uncertainty          -15.000   987.772    
    SLICE_X53Y89         FDRE (Setup_fdre_C_R)       -0.429   987.343    clk_div_i/clk_div_top_0/U0/sys_array_reg[7][4]
  -------------------------------------------------------------------
                         required time                        987.343    
                         arrival time                         -12.417    
  -------------------------------------------------------------------
                         slack                                974.925    

Slack (MET) :             974.925ns  (required time - arrival time)
  Source:                 clk_div_i/clk_div_top_0/U0/set_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            clk_div_i/clk_div_top_0/U0/sys_array_reg[7][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_0 rise@1000.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.472ns  (logic 2.321ns (24.503%)  route 7.151ns (75.497%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 1002.643 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clk_div_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    clk_div_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  clk_div_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1450, routed)        1.651     2.945    clk_div_i/clk_div_top_0/U0/sys_clk
    SLICE_X43Y95         FDRE                                         r  clk_div_i/clk_div_top_0/U0/set_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  clk_div_i/clk_div_top_0/U0/set_cnt_reg[5]/Q
                         net (fo=4, routed)           0.809     4.210    clk_div_i/clk_div_top_0/U0/set_cnt_reg[5]
    SLICE_X42Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     4.847 r  clk_div_i/clk_div_top_0/U0/sys_array_reg[2][31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.847    clk_div_i/clk_div_top_0/U0/sys_array_reg[2][31]_i_8_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.964 r  clk_div_i/clk_div_top_0/U0/sys_array_reg[2][31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.964    clk_div_i/clk_div_top_0/U0/sys_array_reg[2][31]_i_15_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.081 r  clk_div_i/clk_div_top_0/U0/sys_array_reg[2][31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.081    clk_div_i/clk_div_top_0/U0/sys_array_reg[2][31]_i_14_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.396 f  clk_div_i/clk_div_top_0/U0/sys_array_reg[2][31]_i_13/O[3]
                         net (fo=1, routed)           0.955     6.351    clk_div_i/clk_div_top_0/U0/sys_array_reg[2][31]_i_13_n_4
    SLICE_X44Y99         LUT4 (Prop_lut4_I1_O)        0.307     6.658 f  clk_div_i/clk_div_top_0/U0/sys_array[2][31]_i_9/O
                         net (fo=1, routed)           0.731     7.389    clk_div_i/clk_div_top_0/U0/sys_array[2][31]_i_9_n_0
    SLICE_X41Y97         LUT4 (Prop_lut4_I0_O)        0.124     7.513 f  clk_div_i/clk_div_top_0/U0/sys_array[2][31]_i_7/O
                         net (fo=7, routed)           1.181     8.694    clk_div_i/clk_div_top_0/U0/U_edge_detector/sys_array_reg[7][0]_0
    SLICE_X45Y98         LUT5 (Prop_lut5_I0_O)        0.124     8.818 f  clk_div_i/clk_div_top_0/U0/U_edge_detector/sys_array[6][31]_i_3/O
                         net (fo=2, routed)           1.079     9.897    clk_div_i/clk_div_top_0/U0/U_edge_detector/sys_array[6][31]_i_3_n_0
    SLICE_X45Y95         LUT3 (Prop_lut3_I0_O)        0.124    10.021 r  clk_div_i/clk_div_top_0/U0/U_edge_detector/sys_array[7][31]_i_1/O
                         net (fo=32, routed)          2.397    12.417    clk_div_i/clk_div_top_0/U0/U_edge_detector_n_10
    SLICE_X53Y89         FDRE                                         r  clk_div_i/clk_div_top_0/U0/sys_array_reg[7][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  clk_div_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  1001.088    clk_div_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  clk_div_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1450, routed)        1.464  1002.643    clk_div_i/clk_div_top_0/U0/sys_clk
    SLICE_X53Y89         FDRE                                         r  clk_div_i/clk_div_top_0/U0/sys_array_reg[7][6]/C
                         clock pessimism              0.129  1002.772    
                         clock uncertainty          -15.000   987.772    
    SLICE_X53Y89         FDRE (Setup_fdre_C_R)       -0.429   987.343    clk_div_i/clk_div_top_0/U0/sys_array_reg[7][6]
  -------------------------------------------------------------------
                         required time                        987.343    
                         arrival time                         -12.417    
  -------------------------------------------------------------------
                         slack                                974.925    

Slack (MET) :             974.952ns  (required time - arrival time)
  Source:                 clk_div_i/clk_div_top_0/U0/set_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            clk_div_i/clk_div_top_0/U0/sys_array_reg[6][18]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_0 rise@1000.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.316ns  (logic 2.349ns (25.214%)  route 6.967ns (74.786%))
  Logic Levels:           8  (CARRY4=4 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 1002.716 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clk_div_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    clk_div_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  clk_div_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1450, routed)        1.651     2.945    clk_div_i/clk_div_top_0/U0/sys_clk
    SLICE_X43Y95         FDRE                                         r  clk_div_i/clk_div_top_0/U0/set_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  clk_div_i/clk_div_top_0/U0/set_cnt_reg[5]/Q
                         net (fo=4, routed)           0.809     4.210    clk_div_i/clk_div_top_0/U0/set_cnt_reg[5]
    SLICE_X42Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     4.847 r  clk_div_i/clk_div_top_0/U0/sys_array_reg[2][31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.847    clk_div_i/clk_div_top_0/U0/sys_array_reg[2][31]_i_8_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.964 r  clk_div_i/clk_div_top_0/U0/sys_array_reg[2][31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.964    clk_div_i/clk_div_top_0/U0/sys_array_reg[2][31]_i_15_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.081 r  clk_div_i/clk_div_top_0/U0/sys_array_reg[2][31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.081    clk_div_i/clk_div_top_0/U0/sys_array_reg[2][31]_i_14_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.396 f  clk_div_i/clk_div_top_0/U0/sys_array_reg[2][31]_i_13/O[3]
                         net (fo=1, routed)           0.955     6.351    clk_div_i/clk_div_top_0/U0/sys_array_reg[2][31]_i_13_n_4
    SLICE_X44Y99         LUT4 (Prop_lut4_I1_O)        0.307     6.658 f  clk_div_i/clk_div_top_0/U0/sys_array[2][31]_i_9/O
                         net (fo=1, routed)           0.731     7.389    clk_div_i/clk_div_top_0/U0/sys_array[2][31]_i_9_n_0
    SLICE_X41Y97         LUT4 (Prop_lut4_I0_O)        0.124     7.513 f  clk_div_i/clk_div_top_0/U0/sys_array[2][31]_i_7/O
                         net (fo=7, routed)           1.181     8.694    clk_div_i/clk_div_top_0/U0/U_edge_detector/sys_array_reg[7][0]_0
    SLICE_X45Y98         LUT5 (Prop_lut5_I0_O)        0.124     8.818 f  clk_div_i/clk_div_top_0/U0/U_edge_detector/sys_array[6][31]_i_3/O
                         net (fo=2, routed)           1.079     9.897    clk_div_i/clk_div_top_0/U0/U_edge_detector/sys_array[6][31]_i_3_n_0
    SLICE_X45Y95         LUT4 (Prop_lut4_I0_O)        0.152    10.049 r  clk_div_i/clk_div_top_0/U0/U_edge_detector/sys_array[6][31]_i_1/O
                         net (fo=32, routed)          2.213    12.261    clk_div_i/clk_div_top_0/U0/U_edge_detector_n_9
    SLICE_X57Y94         FDRE                                         r  clk_div_i/clk_div_top_0/U0/sys_array_reg[6][18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  clk_div_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  1001.088    clk_div_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  clk_div_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1450, routed)        1.537  1002.716    clk_div_i/clk_div_top_0/U0/sys_clk
    SLICE_X57Y94         FDRE                                         r  clk_div_i/clk_div_top_0/U0/sys_array_reg[6][18]/C
                         clock pessimism              0.129  1002.845    
                         clock uncertainty          -15.000   987.845    
    SLICE_X57Y94         FDRE (Setup_fdre_C_R)       -0.631   987.214    clk_div_i/clk_div_top_0/U0/sys_array_reg[6][18]
  -------------------------------------------------------------------
                         required time                        987.214    
                         arrival time                         -12.261    
  -------------------------------------------------------------------
                         slack                                974.952    

Slack (MET) :             974.952ns  (required time - arrival time)
  Source:                 clk_div_i/clk_div_top_0/U0/set_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            clk_div_i/clk_div_top_0/U0/sys_array_reg[6][22]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_0 rise@1000.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.316ns  (logic 2.349ns (25.214%)  route 6.967ns (74.786%))
  Logic Levels:           8  (CARRY4=4 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 1002.716 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clk_div_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    clk_div_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  clk_div_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1450, routed)        1.651     2.945    clk_div_i/clk_div_top_0/U0/sys_clk
    SLICE_X43Y95         FDRE                                         r  clk_div_i/clk_div_top_0/U0/set_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  clk_div_i/clk_div_top_0/U0/set_cnt_reg[5]/Q
                         net (fo=4, routed)           0.809     4.210    clk_div_i/clk_div_top_0/U0/set_cnt_reg[5]
    SLICE_X42Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     4.847 r  clk_div_i/clk_div_top_0/U0/sys_array_reg[2][31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.847    clk_div_i/clk_div_top_0/U0/sys_array_reg[2][31]_i_8_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.964 r  clk_div_i/clk_div_top_0/U0/sys_array_reg[2][31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.964    clk_div_i/clk_div_top_0/U0/sys_array_reg[2][31]_i_15_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.081 r  clk_div_i/clk_div_top_0/U0/sys_array_reg[2][31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.081    clk_div_i/clk_div_top_0/U0/sys_array_reg[2][31]_i_14_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.396 f  clk_div_i/clk_div_top_0/U0/sys_array_reg[2][31]_i_13/O[3]
                         net (fo=1, routed)           0.955     6.351    clk_div_i/clk_div_top_0/U0/sys_array_reg[2][31]_i_13_n_4
    SLICE_X44Y99         LUT4 (Prop_lut4_I1_O)        0.307     6.658 f  clk_div_i/clk_div_top_0/U0/sys_array[2][31]_i_9/O
                         net (fo=1, routed)           0.731     7.389    clk_div_i/clk_div_top_0/U0/sys_array[2][31]_i_9_n_0
    SLICE_X41Y97         LUT4 (Prop_lut4_I0_O)        0.124     7.513 f  clk_div_i/clk_div_top_0/U0/sys_array[2][31]_i_7/O
                         net (fo=7, routed)           1.181     8.694    clk_div_i/clk_div_top_0/U0/U_edge_detector/sys_array_reg[7][0]_0
    SLICE_X45Y98         LUT5 (Prop_lut5_I0_O)        0.124     8.818 f  clk_div_i/clk_div_top_0/U0/U_edge_detector/sys_array[6][31]_i_3/O
                         net (fo=2, routed)           1.079     9.897    clk_div_i/clk_div_top_0/U0/U_edge_detector/sys_array[6][31]_i_3_n_0
    SLICE_X45Y95         LUT4 (Prop_lut4_I0_O)        0.152    10.049 r  clk_div_i/clk_div_top_0/U0/U_edge_detector/sys_array[6][31]_i_1/O
                         net (fo=32, routed)          2.213    12.261    clk_div_i/clk_div_top_0/U0/U_edge_detector_n_9
    SLICE_X57Y94         FDRE                                         r  clk_div_i/clk_div_top_0/U0/sys_array_reg[6][22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  clk_div_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  1001.088    clk_div_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  clk_div_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1450, routed)        1.537  1002.716    clk_div_i/clk_div_top_0/U0/sys_clk
    SLICE_X57Y94         FDRE                                         r  clk_div_i/clk_div_top_0/U0/sys_array_reg[6][22]/C
                         clock pessimism              0.129  1002.845    
                         clock uncertainty          -15.000   987.845    
    SLICE_X57Y94         FDRE (Setup_fdre_C_R)       -0.631   987.214    clk_div_i/clk_div_top_0/U0/sys_array_reg[6][22]
  -------------------------------------------------------------------
                         required time                        987.214    
                         arrival time                         -12.261    
  -------------------------------------------------------------------
                         slack                                974.952    

Slack (MET) :             975.121ns  (required time - arrival time)
  Source:                 clk_div_i/clk_div_top_0/U0/set_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            clk_div_i/clk_div_top_0/U0/clk_lost_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_0 rise@1000.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.850ns  (logic 1.961ns (19.908%)  route 7.889ns (80.092%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 1002.657 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clk_div_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    clk_div_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  clk_div_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1450, routed)        1.651     2.945    clk_div_i/clk_div_top_0/U0/sys_clk
    SLICE_X43Y94         FDRE                                         r  clk_div_i/clk_div_top_0/U0/set_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  clk_div_i/clk_div_top_0/U0/set_cnt_reg[0]/Q
                         net (fo=153, routed)         3.223     6.624    clk_div_i/clk_div_top_0/U0/set_cnt_reg[0]
    SLICE_X57Y89         LUT6 (Prop_lut6_I4_O)        0.124     6.748 r  clk_div_i/clk_div_top_0/U0/r_sys_array[1][6]_i_3/O
                         net (fo=2, routed)           1.024     7.772    clk_div_i/clk_div_top_0/U0/r_sys_array[1][6]_i_3_n_0
    SLICE_X51Y90         LUT3 (Prop_lut3_I2_O)        0.152     7.924 r  clk_div_i/clk_div_top_0/U0/r_sys_array[1][6]_i_1/O
                         net (fo=10, routed)          1.730     9.654    clk_div_i/clk_div_top_0/U0/sys_array[0]_11[6]
    SLICE_X50Y89         LUT6 (Prop_lut6_I4_O)        0.332     9.986 r  clk_div_i/clk_div_top_0/U0/i__carry_i_1__1/O
                         net (fo=1, routed)           0.791    10.777    clk_div_i/clk_div_top_0/U0/i__carry_i_1__1_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    11.173 r  clk_div_i/clk_div_top_0/U0/clk_lost1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.173    clk_div_i/clk_div_top_0/U0/clk_lost1_inferred__0/i__carry_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.290 r  clk_div_i/clk_div_top_0/U0/clk_lost1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.290    clk_div_i/clk_div_top_0/U0/clk_lost1_inferred__0/i__carry__0_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.407 r  clk_div_i/clk_div_top_0/U0/clk_lost1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.407    clk_div_i/clk_div_top_0/U0/clk_lost1_inferred__0/i__carry__1_n_0
    SLICE_X50Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.524 r  clk_div_i/clk_div_top_0/U0/clk_lost1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           1.121    12.645    clk_div_i/clk_div_top_0/U0/clk_lost1
    SLICE_X45Y94         LUT4 (Prop_lut4_I0_O)        0.150    12.795 r  clk_div_i/clk_div_top_0/U0/clk_lost_i_2/O
                         net (fo=2, routed)           0.000    12.795    clk_div_i/clk_div_top_0/U0/clk_lost_i_2_n_0
    SLICE_X45Y94         FDRE                                         r  clk_div_i/clk_div_top_0/U0/clk_lost_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  clk_div_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  1001.088    clk_div_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  clk_div_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1450, routed)        1.478  1002.657    clk_div_i/clk_div_top_0/U0/sys_clk
    SLICE_X45Y94         FDRE                                         r  clk_div_i/clk_div_top_0/U0/clk_lost_reg/C
                         clock pessimism              0.229  1002.886    
                         clock uncertainty          -15.000   987.886    
    SLICE_X45Y94         FDRE (Setup_fdre_C_D)        0.031   987.917    clk_div_i/clk_div_top_0/U0/clk_lost_reg
  -------------------------------------------------------------------
                         required time                        987.917    
                         arrival time                         -12.795    
  -------------------------------------------------------------------
                         slack                                975.121    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 clk_div_i/clk_div_top_0/U0/set_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            clk_div_i/clk_div_top_0/U0/set_cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.495%)  route 0.121ns (23.505%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clk_div_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    clk_div_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  clk_div_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1450, routed)        0.557     0.893    clk_div_i/clk_div_top_0/U0/sys_clk
    SLICE_X43Y98         FDRE                                         r  clk_div_i/clk_div_top_0/U0/set_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  clk_div_i/clk_div_top_0/U0/set_cnt_reg[19]/Q
                         net (fo=4, routed)           0.120     1.154    clk_div_i/clk_div_top_0/U0/set_cnt_reg[19]
    SLICE_X43Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.314 r  clk_div_i/clk_div_top_0/U0/set_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.314    clk_div_i/clk_div_top_0/U0/set_cnt_reg[16]_i_1_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.353 r  clk_div_i/clk_div_top_0/U0/set_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.354    clk_div_i/clk_div_top_0/U0/set_cnt_reg[20]_i_1_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.408 r  clk_div_i/clk_div_top_0/U0/set_cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.408    clk_div_i/clk_div_top_0/U0/set_cnt_reg[24]_i_1_n_7
    SLICE_X43Y100        FDRE                                         r  clk_div_i/clk_div_top_0/U0/set_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clk_div_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    clk_div_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  clk_div_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1450, routed)        0.911     1.277    clk_div_i/clk_div_top_0/U0/sys_clk
    SLICE_X43Y100        FDRE                                         r  clk_div_i/clk_div_top_0/U0/set_cnt_reg[24]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X43Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    clk_div_i/clk_div_top_0/U0/set_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.408    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 clk_div_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            clk_div_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (56.013%)  route 0.129ns (43.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clk_div_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    clk_div_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  clk_div_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1450, routed)        0.656     0.992    clk_div_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  clk_div_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  clk_div_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.129     1.285    clk_div_i/processing_system7_0/inst/M_AXI_GP0_BID[10]
    PS7_X0Y0             PS7                                          r  clk_div_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clk_div_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    clk_div_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  clk_div_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1450, routed)        0.885     1.251    clk_div_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  clk_div_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[10])
                                                      0.000     1.216    clk_div_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 clk_div_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            clk_div_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (56.013%)  route 0.129ns (43.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clk_div_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    clk_div_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  clk_div_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1450, routed)        0.656     0.992    clk_div_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  clk_div_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  clk_div_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.129     1.285    clk_div_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  clk_div_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clk_div_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    clk_div_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  clk_div_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1450, routed)        0.885     1.251    clk_div_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  clk_div_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.216    clk_div_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 clk_div_i/clk_div_top_0/U0/set_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            clk_div_i/clk_div_top_0/U0/set_cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.405ns (76.987%)  route 0.121ns (23.013%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clk_div_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    clk_div_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  clk_div_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1450, routed)        0.557     0.893    clk_div_i/clk_div_top_0/U0/sys_clk
    SLICE_X43Y98         FDRE                                         r  clk_div_i/clk_div_top_0/U0/set_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  clk_div_i/clk_div_top_0/U0/set_cnt_reg[19]/Q
                         net (fo=4, routed)           0.120     1.154    clk_div_i/clk_div_top_0/U0/set_cnt_reg[19]
    SLICE_X43Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.314 r  clk_div_i/clk_div_top_0/U0/set_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.314    clk_div_i/clk_div_top_0/U0/set_cnt_reg[16]_i_1_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.353 r  clk_div_i/clk_div_top_0/U0/set_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.354    clk_div_i/clk_div_top_0/U0/set_cnt_reg[20]_i_1_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.419 r  clk_div_i/clk_div_top_0/U0/set_cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.419    clk_div_i/clk_div_top_0/U0/set_cnt_reg[24]_i_1_n_5
    SLICE_X43Y100        FDRE                                         r  clk_div_i/clk_div_top_0/U0/set_cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clk_div_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    clk_div_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  clk_div_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1450, routed)        0.911     1.277    clk_div_i/clk_div_top_0/U0/sys_clk
    SLICE_X43Y100        FDRE                                         r  clk_div_i/clk_div_top_0/U0/set_cnt_reg[26]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X43Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    clk_div_i/clk_div_top_0/U0/set_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.419    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 clk_div_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            clk_div_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.616%)  route 0.120ns (48.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clk_div_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    clk_div_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  clk_div_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1450, routed)        0.576     0.912    clk_div_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X29Y95         FDRE                                         r  clk_div_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.128     1.040 r  clk_div_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]/Q
                         net (fo=1, routed)           0.120     1.160    clk_div_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rdata[25]
    SLICE_X26Y95         SRLC32E                                      r  clk_div_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clk_div_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    clk_div_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  clk_div_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1450, routed)        0.843     1.209    clk_div_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y95         SRLC32E                                      r  clk_div_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
                         clock pessimism             -0.264     0.945    
    SLICE_X26Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.129     1.074    clk_div_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 clk_div_i/clk_div_top_0/U0/set_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            clk_div_i/clk_div_top_0/U0/set_cnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.430ns (78.031%)  route 0.121ns (21.969%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clk_div_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    clk_div_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  clk_div_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1450, routed)        0.557     0.893    clk_div_i/clk_div_top_0/U0/sys_clk
    SLICE_X43Y98         FDRE                                         r  clk_div_i/clk_div_top_0/U0/set_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  clk_div_i/clk_div_top_0/U0/set_cnt_reg[19]/Q
                         net (fo=4, routed)           0.120     1.154    clk_div_i/clk_div_top_0/U0/set_cnt_reg[19]
    SLICE_X43Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.314 r  clk_div_i/clk_div_top_0/U0/set_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.314    clk_div_i/clk_div_top_0/U0/set_cnt_reg[16]_i_1_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.353 r  clk_div_i/clk_div_top_0/U0/set_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.354    clk_div_i/clk_div_top_0/U0/set_cnt_reg[20]_i_1_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.444 r  clk_div_i/clk_div_top_0/U0/set_cnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.444    clk_div_i/clk_div_top_0/U0/set_cnt_reg[24]_i_1_n_6
    SLICE_X43Y100        FDRE                                         r  clk_div_i/clk_div_top_0/U0/set_cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clk_div_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    clk_div_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  clk_div_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1450, routed)        0.911     1.277    clk_div_i/clk_div_top_0/U0/sys_clk
    SLICE_X43Y100        FDRE                                         r  clk_div_i/clk_div_top_0/U0/set_cnt_reg[25]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X43Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    clk_div_i/clk_div_top_0/U0/set_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.444    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 clk_div_i/clk_div_top_0/U0/set_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            clk_div_i/clk_div_top_0/U0/set_cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.430ns (78.031%)  route 0.121ns (21.969%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clk_div_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    clk_div_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  clk_div_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1450, routed)        0.557     0.893    clk_div_i/clk_div_top_0/U0/sys_clk
    SLICE_X43Y98         FDRE                                         r  clk_div_i/clk_div_top_0/U0/set_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  clk_div_i/clk_div_top_0/U0/set_cnt_reg[19]/Q
                         net (fo=4, routed)           0.120     1.154    clk_div_i/clk_div_top_0/U0/set_cnt_reg[19]
    SLICE_X43Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.314 r  clk_div_i/clk_div_top_0/U0/set_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.314    clk_div_i/clk_div_top_0/U0/set_cnt_reg[16]_i_1_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.353 r  clk_div_i/clk_div_top_0/U0/set_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.354    clk_div_i/clk_div_top_0/U0/set_cnt_reg[20]_i_1_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.444 r  clk_div_i/clk_div_top_0/U0/set_cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.444    clk_div_i/clk_div_top_0/U0/set_cnt_reg[24]_i_1_n_4
    SLICE_X43Y100        FDRE                                         r  clk_div_i/clk_div_top_0/U0/set_cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clk_div_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    clk_div_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  clk_div_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1450, routed)        0.911     1.277    clk_div_i/clk_div_top_0/U0/sys_clk
    SLICE_X43Y100        FDRE                                         r  clk_div_i/clk_div_top_0/U0/set_cnt_reg[27]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X43Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    clk_div_i/clk_div_top_0/U0/set_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.444    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 clk_div_i/clk_div_top_0/U0/set_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            clk_div_i/clk_div_top_0/U0/set_cnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.433ns (78.150%)  route 0.121ns (21.850%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clk_div_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    clk_div_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  clk_div_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1450, routed)        0.557     0.893    clk_div_i/clk_div_top_0/U0/sys_clk
    SLICE_X43Y98         FDRE                                         r  clk_div_i/clk_div_top_0/U0/set_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  clk_div_i/clk_div_top_0/U0/set_cnt_reg[19]/Q
                         net (fo=4, routed)           0.120     1.154    clk_div_i/clk_div_top_0/U0/set_cnt_reg[19]
    SLICE_X43Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.314 r  clk_div_i/clk_div_top_0/U0/set_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.314    clk_div_i/clk_div_top_0/U0/set_cnt_reg[16]_i_1_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.353 r  clk_div_i/clk_div_top_0/U0/set_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.354    clk_div_i/clk_div_top_0/U0/set_cnt_reg[20]_i_1_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.393 r  clk_div_i/clk_div_top_0/U0/set_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.393    clk_div_i/clk_div_top_0/U0/set_cnt_reg[24]_i_1_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.447 r  clk_div_i/clk_div_top_0/U0/set_cnt_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.447    clk_div_i/clk_div_top_0/U0/set_cnt_reg[28]_i_1_n_7
    SLICE_X43Y101        FDRE                                         r  clk_div_i/clk_div_top_0/U0/set_cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clk_div_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    clk_div_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  clk_div_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1450, routed)        0.911     1.277    clk_div_i/clk_div_top_0/U0/sys_clk
    SLICE_X43Y101        FDRE                                         r  clk_div_i/clk_div_top_0/U0/set_cnt_reg[28]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X43Y101        FDRE (Hold_fdre_C_D)         0.105     1.347    clk_div_i/clk_div_top_0/U0/set_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 clk_div_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            clk_div_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.234%)  route 0.114ns (44.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clk_div_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    clk_div_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  clk_div_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1450, routed)        0.558     0.894    clk_div_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X33Y93         FDRE                                         r  clk_div_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  clk_div_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]/Q
                         net (fo=1, routed)           0.114     1.149    clk_div_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rdata[27]
    SLICE_X34Y94         SRLC32E                                      r  clk_div_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clk_div_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    clk_div_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  clk_div_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1450, routed)        0.825     1.191    clk_div_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y94         SRLC32E                                      r  clk_div_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
                         clock pessimism             -0.264     0.927    
    SLICE_X34Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.044    clk_div_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 clk_div_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            clk_div_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clk_div_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    clk_div_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  clk_div_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1450, routed)        0.571     0.907    clk_div_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y88         FDRE                                         r  clk_div_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y88         FDRE (Prop_fdre_C_Q)         0.128     1.035 r  clk_div_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.119     1.154    clk_div_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X26Y88         SRLC32E                                      r  clk_div_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clk_div_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    clk_div_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  clk_div_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1450, routed)        0.841     1.207    clk_div_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y88         SRLC32E                                      r  clk_div_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.287     0.920    
    SLICE_X26Y88         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.129     1.049    clk_div_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.105    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { clk_div_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         1000.000    997.845    BUFGCTRL_X0Y16  clk_div_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         1000.000    999.000    SLICE_X32Y95    clk_div_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         1000.000    999.000    SLICE_X32Y95    clk_div_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         1000.000    999.000    SLICE_X31Y96    clk_div_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         1000.000    999.000    SLICE_X32Y97    clk_div_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         1000.000    999.000    SLICE_X32Y97    clk_div_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         1000.000    999.000    SLICE_X32Y95    clk_div_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         1000.000    999.000    SLICE_X32Y95    clk_div_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         1000.000    999.000    SLICE_X33Y91    clk_div_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         1000.000    999.000    SLICE_X33Y92    clk_div_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[17]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         500.000     499.020    SLICE_X34Y87    clk_div_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         500.000     499.020    SLICE_X34Y87    clk_div_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         500.000     499.020    SLICE_X30Y88    clk_div_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         500.000     499.020    SLICE_X30Y88    clk_div_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         500.000     499.020    SLICE_X32Y90    clk_div_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         500.000     499.020    SLICE_X32Y90    clk_div_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         500.000     499.020    SLICE_X32Y90    clk_div_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         500.000     499.020    SLICE_X32Y90    clk_div_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         500.000     499.020    SLICE_X32Y90    clk_div_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         500.000     499.020    SLICE_X32Y90    clk_div_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         500.000     499.020    SLICE_X34Y87    clk_div_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         500.000     499.020    SLICE_X34Y87    clk_div_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         500.000     499.020    SLICE_X30Y88    clk_div_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         500.000     499.020    SLICE_X30Y88    clk_div_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         500.000     499.020    SLICE_X32Y90    clk_div_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         500.000     499.020    SLICE_X32Y90    clk_div_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         500.000     499.020    SLICE_X32Y90    clk_div_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         500.000     499.020    SLICE_X32Y90    clk_div_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         500.000     499.020    SLICE_X32Y90    clk_div_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         500.000     499.020    SLICE_X32Y90    clk_div_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_div_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            clk_div_i/rst_ps7_0_1M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.768ns  (logic 0.124ns (7.015%)  route 1.644ns (92.985%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  clk_div_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.211     1.211    clk_div_i/rst_ps7_0_1M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X33Y97         LUT1 (Prop_lut1_I0_O)        0.124     1.335 r  clk_div_i/rst_ps7_0_1M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.433     1.768    clk_div_i/rst_ps7_0_1M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X33Y97         FDRE                                         r  clk_div_i/rst_ps7_0_1M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clk_div_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    clk_div_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  clk_div_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1450, routed)        1.480     2.659    clk_div_i/rst_ps7_0_1M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X33Y97         FDRE                                         r  clk_div_i/rst_ps7_0_1M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_div_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            clk_div_i/rst_ps7_0_1M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.679ns  (logic 0.045ns (6.632%)  route 0.634ns (93.368%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  clk_div_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.499     0.499    clk_div_i/rst_ps7_0_1M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X33Y97         LUT1 (Prop_lut1_I0_O)        0.045     0.544 r  clk_div_i/rst_ps7_0_1M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.135     0.679    clk_div_i/rst_ps7_0_1M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X33Y97         FDRE                                         r  clk_div_i/rst_ps7_0_1M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clk_div_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    clk_div_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  clk_div_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1450, routed)        0.826     1.192    clk_div_i/rst_ps7_0_1M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X33Y97         FDRE                                         r  clk_div_i/rst_ps7_0_1M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            rst_n_monitor
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.137ns  (logic 5.194ns (72.772%)  route 1.943ns (27.228%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U13                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    U13                  IBUF (Prop_ibuf_I_O)         1.569     1.569 r  rst_n_IBUF_inst/O
                         net (fo=45, routed)          1.943     3.512    rst_n_monitor_OBUF
    V13                  OBUF (Prop_obuf_I_O)         3.625     7.137 r  rst_n_monitor_OBUF_inst/O
                         net (fo=0)                   0.000     7.137    rst_n_monitor
    V13                                                               r  rst_n_monitor (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pps_clk
                            (input port)
  Destination:            pps_clk_monitor
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.076ns  (logic 5.133ns (72.536%)  route 1.943ns (27.464%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  pps_clk (IN)
                         net (fo=0)                   0.000     0.000    pps_clk
    V12                  IBUF (Prop_ibuf_I_O)         1.546     1.546 r  pps_clk_IBUF_inst/O
                         net (fo=2, routed)           1.943     3.490    pps_clk_monitor_OBUF
    W13                  OBUF (Prop_obuf_I_O)         3.586     7.076 r  pps_clk_monitor_OBUF_inst/O
                         net (fo=0)                   0.000     7.076    pps_clk_monitor
    W13                                                               r  pps_clk_monitor (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pps_clk
                            (input port)
  Destination:            pps_clk_monitor
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.975ns  (logic 1.600ns (81.002%)  route 0.375ns (18.998%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  pps_clk (IN)
                         net (fo=0)                   0.000     0.000    pps_clk
    V12                  IBUF (Prop_ibuf_I_O)         0.314     0.314 r  pps_clk_IBUF_inst/O
                         net (fo=2, routed)           0.375     0.689    pps_clk_monitor_OBUF
    W13                  OBUF (Prop_obuf_I_O)         1.287     1.975 r  pps_clk_monitor_OBUF_inst/O
                         net (fo=0)                   0.000     1.975    pps_clk_monitor
    W13                                                               r  pps_clk_monitor (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            rst_n_monitor
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.036ns  (logic 1.661ns (81.567%)  route 0.375ns (18.433%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U13                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    U13                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  rst_n_IBUF_inst/O
                         net (fo=45, routed)          0.375     0.711    rst_n_monitor_OBUF
    V13                  OBUF (Prop_obuf_I_O)         1.325     2.036 r  rst_n_monitor_OBUF_inst/O
                         net (fo=0)                   0.000     2.036    rst_n_monitor
    V13                                                               r  rst_n_monitor (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_div_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            sys_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.068ns  (logic 3.706ns (45.928%)  route 4.363ns (54.073%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                    500.000   500.000 f  
    PS7_X0Y0             PS7                          0.000   500.000 f  clk_div_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   501.193    clk_div_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   501.294 f  clk_div_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1450, routed)        3.170   504.464    sys_clk_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.605   508.068 f  sys_clk_OBUF_inst/O
                         net (fo=0)                   0.000   508.068    sys_clk
    T11                                                               f  sys_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_i/clk_div_top_0/U0/r_out_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            out_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.306ns  (logic 4.406ns (47.347%)  route 4.900ns (52.653%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clk_div_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    clk_div_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  clk_div_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1450, routed)        1.651     2.945    clk_div_i/clk_div_top_0/U0/sys_clk
    SLICE_X41Y94         FDRE                                         r  clk_div_i/clk_div_top_0/U0/r_out_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  clk_div_i/clk_div_top_0/U0/r_out_ready_reg/Q
                         net (fo=6, routed)           0.871     4.272    clk_div_i/clk_div_top_0/U0/r_out_ready_reg_0
    SLICE_X39Y89         LUT2 (Prop_lut2_I0_O)        0.150     4.422 r  clk_div_i/clk_div_top_0/U0/out_clk_INST_0/O
                         net (fo=1, routed)           4.029     8.451    out_clk_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.800    12.251 r  out_clk_OBUF_inst/O
                         net (fo=0)                   0.000    12.251    out_clk
    T10                                                               r  out_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_i/clk_div_top_0/U0/U_edge_detector/POS_EDGE_CLK.Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            edge_monitor
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.905ns  (logic 4.163ns (46.755%)  route 4.741ns (53.245%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clk_div_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    clk_div_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  clk_div_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1450, routed)        1.650     2.944    clk_div_i/clk_div_top_0/U0/U_edge_detector/sys_clk
    SLICE_X41Y92         FDRE                                         r  clk_div_i/clk_div_top_0/U0/U_edge_detector/POS_EDGE_CLK.Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  clk_div_i/clk_div_top_0/U0/U_edge_detector/POS_EDGE_CLK.Q1_reg/Q
                         net (fo=13, routed)          0.877     4.277    clk_div_i/clk_div_top_0/U0/U_edge_detector/Q1
    SLICE_X40Y90         LUT3 (Prop_lut3_I2_O)        0.124     4.401 r  clk_div_i/clk_div_top_0/U0/U_edge_detector/edge_monitor_INST_0/O
                         net (fo=67, routed)          3.865     8.265    edge_monitor_OBUF
    T14                  OBUF (Prop_obuf_I_O)         3.583    11.849 r  edge_monitor_OBUF_inst/O
                         net (fo=0)                   0.000    11.849    edge_monitor
    T14                                                               r  edge_monitor (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_i/clk_div_top_0/U0/r_out_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            out_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.026ns  (logic 4.075ns (50.776%)  route 3.951ns (49.224%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clk_div_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    clk_div_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  clk_div_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1450, routed)        1.651     2.945    clk_div_i/clk_div_top_0/U0/sys_clk
    SLICE_X41Y94         FDRE                                         r  clk_div_i/clk_div_top_0/U0/r_out_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  clk_div_i/clk_div_top_0/U0/r_out_ready_reg/Q
                         net (fo=6, routed)           3.951     7.352    out_ready_OBUF
    T12                  OBUF (Prop_obuf_I_O)         3.619    10.971 r  out_ready_OBUF_inst/O
                         net (fo=0)                   0.000    10.971    out_ready
    T12                                                               r  out_ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_i/clk_div_top_0/U0/clk_lost_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            clk_lost
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.839ns  (logic 4.082ns (52.068%)  route 3.757ns (47.932%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clk_div_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    clk_div_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  clk_div_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1450, routed)        1.651     2.945    clk_div_i/clk_div_top_0/U0/sys_clk
    SLICE_X45Y94         FDRE                                         r  clk_div_i/clk_div_top_0/U0/clk_lost_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y94         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  clk_div_i/clk_div_top_0/U0/clk_lost_reg/Q
                         net (fo=1, routed)           3.757     7.158    clk_lost_OBUF
    U12                  OBUF (Prop_obuf_I_O)         3.626    10.784 r  clk_lost_OBUF_inst/O
                         net (fo=0)                   0.000    10.784    clk_lost
    U12                                                               r  clk_lost (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_div_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            sys_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.432ns  (logic 1.331ns (54.715%)  route 1.101ns (45.285%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clk_div_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    clk_div_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  clk_div_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1450, routed)        0.791     1.127    sys_clk_OBUF
    T11                  OBUF (Prop_obuf_I_O)         1.305     2.432 r  sys_clk_OBUF_inst/O
                         net (fo=0)                   0.000     2.432    sys_clk
    T11                                                               r  sys_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_i/clk_div_top_0/U0/clk_lost_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            clk_lost
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.852ns  (logic 1.466ns (51.422%)  route 1.385ns (48.578%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clk_div_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    clk_div_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  clk_div_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1450, routed)        0.556     0.892    clk_div_i/clk_div_top_0/U0/sys_clk
    SLICE_X45Y94         FDRE                                         r  clk_div_i/clk_div_top_0/U0/clk_lost_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y94         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  clk_div_i/clk_div_top_0/U0/clk_lost_reg/Q
                         net (fo=1, routed)           1.385     2.418    clk_lost_OBUF
    U12                  OBUF (Prop_obuf_I_O)         1.325     3.743 r  clk_lost_OBUF_inst/O
                         net (fo=0)                   0.000     3.743    clk_lost
    U12                                                               r  clk_lost (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_i/clk_div_top_0/U0/r_out_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            out_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.923ns  (logic 1.460ns (49.959%)  route 1.463ns (50.041%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clk_div_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    clk_div_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  clk_div_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1450, routed)        0.556     0.892    clk_div_i/clk_div_top_0/U0/sys_clk
    SLICE_X41Y94         FDRE                                         r  clk_div_i/clk_div_top_0/U0/r_out_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  clk_div_i/clk_div_top_0/U0/r_out_ready_reg/Q
                         net (fo=6, routed)           1.463     2.495    out_ready_OBUF
    T12                  OBUF (Prop_obuf_I_O)         1.319     3.814 r  out_ready_OBUF_inst/O
                         net (fo=0)                   0.000     3.814    out_ready
    T12                                                               r  out_ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_i/clk_div_top_0/U0/U_edge_detector/POS_EDGE_CLK.Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            edge_monitor
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.137ns  (logic 1.470ns (46.851%)  route 1.667ns (53.149%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clk_div_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    clk_div_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  clk_div_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1450, routed)        0.555     0.891    clk_div_i/clk_div_top_0/U0/U_edge_detector/sys_clk
    SLICE_X39Y91         FDRE                                         r  clk_div_i/clk_div_top_0/U0/U_edge_detector/POS_EDGE_CLK.Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.141     1.032 f  clk_div_i/clk_div_top_0/U0/U_edge_detector/POS_EDGE_CLK.Q3_reg/Q
                         net (fo=12, routed)          0.228     1.259    clk_div_i/clk_div_top_0/U0/U_edge_detector/Q3
    SLICE_X40Y90         LUT3 (Prop_lut3_I0_O)        0.045     1.304 r  clk_div_i/clk_div_top_0/U0/U_edge_detector/edge_monitor_INST_0/O
                         net (fo=67, routed)          1.440     2.744    edge_monitor_OBUF
    T14                  OBUF (Prop_obuf_I_O)         1.284     4.028 r  edge_monitor_OBUF_inst/O
                         net (fo=0)                   0.000     4.028    edge_monitor
    T14                                                               r  edge_monitor (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_i/clk_div_top_0/U0/r_out_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            out_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.354ns  (logic 1.547ns (46.125%)  route 1.807ns (53.875%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clk_div_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    clk_div_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  clk_div_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1450, routed)        0.555     0.891    clk_div_i/clk_div_top_0/U0/sys_clk
    SLICE_X40Y92         FDRE                                         r  clk_div_i/clk_div_top_0/U0/r_out_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  clk_div_i/clk_div_top_0/U0/r_out_clk_reg/Q
                         net (fo=4, routed)           0.281     1.313    clk_div_i/clk_div_top_0/U0/r_out_clk_reg_n_0
    SLICE_X39Y89         LUT2 (Prop_lut2_I1_O)        0.046     1.359 r  clk_div_i/clk_div_top_0/U0/out_clk_INST_0/O
                         net (fo=1, routed)           1.526     2.885    out_clk_OBUF
    T10                  OBUF (Prop_obuf_I_O)         1.360     4.245 r  out_clk_OBUF_inst/O
                         net (fo=0)                   0.000     4.245    out_clk
    T10                                                               r  out_clk (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay          1125 Endpoints
Min Delay          1125 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            clk_div_i/clk_div_top_0/U0/sys_array_reg[7][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.613ns  (logic 2.065ns (17.782%)  route 9.548ns (82.218%))
  Logic Levels:           5  (IBUF=1 LUT3=2 LUT6=2)
  Clock Path Skew:        2.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U13                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    U13                  IBUF (Prop_ibuf_I_O)         1.569     1.569 f  rst_n_IBUF_inst/O
                         net (fo=45, routed)          4.673     6.242    clk_div_i/clk_div_top_0/U0/rst_n
    SLICE_X40Y94         LUT3 (Prop_lut3_I1_O)        0.124     6.366 f  clk_div_i/clk_div_top_0/U0/sys_array[0][31]_i_4/O
                         net (fo=8, routed)           0.893     7.259    clk_div_i/clk_div_top_0/U0/p_0_in
    SLICE_X45Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.383 r  clk_div_i/clk_div_top_0/U0/sys_array[7][31]_i_3/O
                         net (fo=1, routed)           0.799     8.182    clk_div_i/clk_div_top_0/U0/sys_array[7][31]_i_3_n_0
    SLICE_X45Y96         LUT6 (Prop_lut6_I0_O)        0.124     8.306 r  clk_div_i/clk_div_top_0/U0/sys_array[7][31]_i_2/O
                         net (fo=33, routed)          0.786     9.092    clk_div_i/clk_div_top_0/U0/U_edge_detector/sys_array_reg[7][0]
    SLICE_X45Y95         LUT3 (Prop_lut3_I2_O)        0.124     9.216 r  clk_div_i/clk_div_top_0/U0/U_edge_detector/sys_array[7][31]_i_1/O
                         net (fo=32, routed)          2.397    11.613    clk_div_i/clk_div_top_0/U0/U_edge_detector_n_10
    SLICE_X53Y89         FDRE                                         r  clk_div_i/clk_div_top_0/U0/sys_array_reg[7][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clk_div_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    clk_div_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  clk_div_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1450, routed)        1.464     2.643    clk_div_i/clk_div_top_0/U0/sys_clk
    SLICE_X53Y89         FDRE                                         r  clk_div_i/clk_div_top_0/U0/sys_array_reg[7][1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            clk_div_i/clk_div_top_0/U0/sys_array_reg[7][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.613ns  (logic 2.065ns (17.782%)  route 9.548ns (82.218%))
  Logic Levels:           5  (IBUF=1 LUT3=2 LUT6=2)
  Clock Path Skew:        2.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U13                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    U13                  IBUF (Prop_ibuf_I_O)         1.569     1.569 f  rst_n_IBUF_inst/O
                         net (fo=45, routed)          4.673     6.242    clk_div_i/clk_div_top_0/U0/rst_n
    SLICE_X40Y94         LUT3 (Prop_lut3_I1_O)        0.124     6.366 f  clk_div_i/clk_div_top_0/U0/sys_array[0][31]_i_4/O
                         net (fo=8, routed)           0.893     7.259    clk_div_i/clk_div_top_0/U0/p_0_in
    SLICE_X45Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.383 r  clk_div_i/clk_div_top_0/U0/sys_array[7][31]_i_3/O
                         net (fo=1, routed)           0.799     8.182    clk_div_i/clk_div_top_0/U0/sys_array[7][31]_i_3_n_0
    SLICE_X45Y96         LUT6 (Prop_lut6_I0_O)        0.124     8.306 r  clk_div_i/clk_div_top_0/U0/sys_array[7][31]_i_2/O
                         net (fo=33, routed)          0.786     9.092    clk_div_i/clk_div_top_0/U0/U_edge_detector/sys_array_reg[7][0]
    SLICE_X45Y95         LUT3 (Prop_lut3_I2_O)        0.124     9.216 r  clk_div_i/clk_div_top_0/U0/U_edge_detector/sys_array[7][31]_i_1/O
                         net (fo=32, routed)          2.397    11.613    clk_div_i/clk_div_top_0/U0/U_edge_detector_n_10
    SLICE_X53Y89         FDRE                                         r  clk_div_i/clk_div_top_0/U0/sys_array_reg[7][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clk_div_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    clk_div_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  clk_div_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1450, routed)        1.464     2.643    clk_div_i/clk_div_top_0/U0/sys_clk
    SLICE_X53Y89         FDRE                                         r  clk_div_i/clk_div_top_0/U0/sys_array_reg[7][2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            clk_div_i/clk_div_top_0/U0/sys_array_reg[7][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.613ns  (logic 2.065ns (17.782%)  route 9.548ns (82.218%))
  Logic Levels:           5  (IBUF=1 LUT3=2 LUT6=2)
  Clock Path Skew:        2.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U13                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    U13                  IBUF (Prop_ibuf_I_O)         1.569     1.569 f  rst_n_IBUF_inst/O
                         net (fo=45, routed)          4.673     6.242    clk_div_i/clk_div_top_0/U0/rst_n
    SLICE_X40Y94         LUT3 (Prop_lut3_I1_O)        0.124     6.366 f  clk_div_i/clk_div_top_0/U0/sys_array[0][31]_i_4/O
                         net (fo=8, routed)           0.893     7.259    clk_div_i/clk_div_top_0/U0/p_0_in
    SLICE_X45Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.383 r  clk_div_i/clk_div_top_0/U0/sys_array[7][31]_i_3/O
                         net (fo=1, routed)           0.799     8.182    clk_div_i/clk_div_top_0/U0/sys_array[7][31]_i_3_n_0
    SLICE_X45Y96         LUT6 (Prop_lut6_I0_O)        0.124     8.306 r  clk_div_i/clk_div_top_0/U0/sys_array[7][31]_i_2/O
                         net (fo=33, routed)          0.786     9.092    clk_div_i/clk_div_top_0/U0/U_edge_detector/sys_array_reg[7][0]
    SLICE_X45Y95         LUT3 (Prop_lut3_I2_O)        0.124     9.216 r  clk_div_i/clk_div_top_0/U0/U_edge_detector/sys_array[7][31]_i_1/O
                         net (fo=32, routed)          2.397    11.613    clk_div_i/clk_div_top_0/U0/U_edge_detector_n_10
    SLICE_X53Y89         FDRE                                         r  clk_div_i/clk_div_top_0/U0/sys_array_reg[7][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clk_div_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    clk_div_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  clk_div_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1450, routed)        1.464     2.643    clk_div_i/clk_div_top_0/U0/sys_clk
    SLICE_X53Y89         FDRE                                         r  clk_div_i/clk_div_top_0/U0/sys_array_reg[7][3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            clk_div_i/clk_div_top_0/U0/sys_array_reg[7][4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.613ns  (logic 2.065ns (17.782%)  route 9.548ns (82.218%))
  Logic Levels:           5  (IBUF=1 LUT3=2 LUT6=2)
  Clock Path Skew:        2.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U13                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    U13                  IBUF (Prop_ibuf_I_O)         1.569     1.569 f  rst_n_IBUF_inst/O
                         net (fo=45, routed)          4.673     6.242    clk_div_i/clk_div_top_0/U0/rst_n
    SLICE_X40Y94         LUT3 (Prop_lut3_I1_O)        0.124     6.366 f  clk_div_i/clk_div_top_0/U0/sys_array[0][31]_i_4/O
                         net (fo=8, routed)           0.893     7.259    clk_div_i/clk_div_top_0/U0/p_0_in
    SLICE_X45Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.383 r  clk_div_i/clk_div_top_0/U0/sys_array[7][31]_i_3/O
                         net (fo=1, routed)           0.799     8.182    clk_div_i/clk_div_top_0/U0/sys_array[7][31]_i_3_n_0
    SLICE_X45Y96         LUT6 (Prop_lut6_I0_O)        0.124     8.306 r  clk_div_i/clk_div_top_0/U0/sys_array[7][31]_i_2/O
                         net (fo=33, routed)          0.786     9.092    clk_div_i/clk_div_top_0/U0/U_edge_detector/sys_array_reg[7][0]
    SLICE_X45Y95         LUT3 (Prop_lut3_I2_O)        0.124     9.216 r  clk_div_i/clk_div_top_0/U0/U_edge_detector/sys_array[7][31]_i_1/O
                         net (fo=32, routed)          2.397    11.613    clk_div_i/clk_div_top_0/U0/U_edge_detector_n_10
    SLICE_X53Y89         FDRE                                         r  clk_div_i/clk_div_top_0/U0/sys_array_reg[7][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clk_div_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    clk_div_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  clk_div_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1450, routed)        1.464     2.643    clk_div_i/clk_div_top_0/U0/sys_clk
    SLICE_X53Y89         FDRE                                         r  clk_div_i/clk_div_top_0/U0/sys_array_reg[7][4]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            clk_div_i/clk_div_top_0/U0/sys_array_reg[7][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.613ns  (logic 2.065ns (17.782%)  route 9.548ns (82.218%))
  Logic Levels:           5  (IBUF=1 LUT3=2 LUT6=2)
  Clock Path Skew:        2.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U13                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    U13                  IBUF (Prop_ibuf_I_O)         1.569     1.569 f  rst_n_IBUF_inst/O
                         net (fo=45, routed)          4.673     6.242    clk_div_i/clk_div_top_0/U0/rst_n
    SLICE_X40Y94         LUT3 (Prop_lut3_I1_O)        0.124     6.366 f  clk_div_i/clk_div_top_0/U0/sys_array[0][31]_i_4/O
                         net (fo=8, routed)           0.893     7.259    clk_div_i/clk_div_top_0/U0/p_0_in
    SLICE_X45Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.383 r  clk_div_i/clk_div_top_0/U0/sys_array[7][31]_i_3/O
                         net (fo=1, routed)           0.799     8.182    clk_div_i/clk_div_top_0/U0/sys_array[7][31]_i_3_n_0
    SLICE_X45Y96         LUT6 (Prop_lut6_I0_O)        0.124     8.306 r  clk_div_i/clk_div_top_0/U0/sys_array[7][31]_i_2/O
                         net (fo=33, routed)          0.786     9.092    clk_div_i/clk_div_top_0/U0/U_edge_detector/sys_array_reg[7][0]
    SLICE_X45Y95         LUT3 (Prop_lut3_I2_O)        0.124     9.216 r  clk_div_i/clk_div_top_0/U0/U_edge_detector/sys_array[7][31]_i_1/O
                         net (fo=32, routed)          2.397    11.613    clk_div_i/clk_div_top_0/U0/U_edge_detector_n_10
    SLICE_X53Y89         FDRE                                         r  clk_div_i/clk_div_top_0/U0/sys_array_reg[7][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clk_div_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    clk_div_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  clk_div_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1450, routed)        1.464     2.643    clk_div_i/clk_div_top_0/U0/sys_clk
    SLICE_X53Y89         FDRE                                         r  clk_div_i/clk_div_top_0/U0/sys_array_reg[7][6]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            clk_div_i/clk_div_top_0/U0/sys_array_reg[6][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.487ns  (logic 1.941ns (16.896%)  route 9.546ns (83.104%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        2.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U13                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    U13                  IBUF (Prop_ibuf_I_O)         1.569     1.569 f  rst_n_IBUF_inst/O
                         net (fo=45, routed)          4.673     6.242    clk_div_i/clk_div_top_0/U0/rst_n
    SLICE_X40Y94         LUT3 (Prop_lut3_I1_O)        0.124     6.366 f  clk_div_i/clk_div_top_0/U0/sys_array[0][31]_i_4/O
                         net (fo=8, routed)           1.130     7.496    clk_div_i/clk_div_top_0/U0/p_0_in
    SLICE_X45Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.620 r  clk_div_i/clk_div_top_0/U0/sys_array[6][31]_i_5/O
                         net (fo=1, routed)           0.587     8.207    clk_div_i/clk_div_top_0/U0/sys_array[6][31]_i_5_n_0
    SLICE_X45Y96         LUT6 (Prop_lut6_I0_O)        0.124     8.331 r  clk_div_i/clk_div_top_0/U0/sys_array[6][31]_i_2/O
                         net (fo=33, routed)          3.156    11.487    clk_div_i/clk_div_top_0/U0/sys_array[6][31]_i_2_n_0
    SLICE_X51Y87         FDRE                                         r  clk_div_i/clk_div_top_0/U0/sys_array_reg[6][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clk_div_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    clk_div_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  clk_div_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1450, routed)        1.462     2.641    clk_div_i/clk_div_top_0/U0/sys_clk
    SLICE_X51Y87         FDRE                                         r  clk_div_i/clk_div_top_0/U0/sys_array_reg[6][5]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            clk_div_i/clk_div_top_0/U0/sys_array_reg[6][18]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.235ns  (logic 2.059ns (18.326%)  route 9.176ns (81.674%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        2.716ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U13                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    U13                  IBUF (Prop_ibuf_I_O)         1.569     1.569 f  rst_n_IBUF_inst/O
                         net (fo=45, routed)          4.673     6.242    clk_div_i/clk_div_top_0/U0/rst_n
    SLICE_X40Y94         LUT3 (Prop_lut3_I1_O)        0.124     6.366 f  clk_div_i/clk_div_top_0/U0/sys_array[0][31]_i_4/O
                         net (fo=8, routed)           1.130     7.496    clk_div_i/clk_div_top_0/U0/p_0_in
    SLICE_X45Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.620 r  clk_div_i/clk_div_top_0/U0/sys_array[6][31]_i_5/O
                         net (fo=1, routed)           0.587     8.207    clk_div_i/clk_div_top_0/U0/sys_array[6][31]_i_5_n_0
    SLICE_X45Y96         LUT6 (Prop_lut6_I0_O)        0.124     8.331 r  clk_div_i/clk_div_top_0/U0/sys_array[6][31]_i_2/O
                         net (fo=33, routed)          0.573     8.904    clk_div_i/clk_div_top_0/U0/U_edge_detector/sys_array_reg[6][0]_0
    SLICE_X45Y95         LUT4 (Prop_lut4_I3_O)        0.118     9.022 r  clk_div_i/clk_div_top_0/U0/U_edge_detector/sys_array[6][31]_i_1/O
                         net (fo=32, routed)          2.213    11.235    clk_div_i/clk_div_top_0/U0/U_edge_detector_n_9
    SLICE_X57Y94         FDRE                                         r  clk_div_i/clk_div_top_0/U0/sys_array_reg[6][18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clk_div_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    clk_div_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  clk_div_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1450, routed)        1.537     2.716    clk_div_i/clk_div_top_0/U0/sys_clk
    SLICE_X57Y94         FDRE                                         r  clk_div_i/clk_div_top_0/U0/sys_array_reg[6][18]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            clk_div_i/clk_div_top_0/U0/sys_array_reg[6][22]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.235ns  (logic 2.059ns (18.326%)  route 9.176ns (81.674%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        2.716ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U13                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    U13                  IBUF (Prop_ibuf_I_O)         1.569     1.569 f  rst_n_IBUF_inst/O
                         net (fo=45, routed)          4.673     6.242    clk_div_i/clk_div_top_0/U0/rst_n
    SLICE_X40Y94         LUT3 (Prop_lut3_I1_O)        0.124     6.366 f  clk_div_i/clk_div_top_0/U0/sys_array[0][31]_i_4/O
                         net (fo=8, routed)           1.130     7.496    clk_div_i/clk_div_top_0/U0/p_0_in
    SLICE_X45Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.620 r  clk_div_i/clk_div_top_0/U0/sys_array[6][31]_i_5/O
                         net (fo=1, routed)           0.587     8.207    clk_div_i/clk_div_top_0/U0/sys_array[6][31]_i_5_n_0
    SLICE_X45Y96         LUT6 (Prop_lut6_I0_O)        0.124     8.331 r  clk_div_i/clk_div_top_0/U0/sys_array[6][31]_i_2/O
                         net (fo=33, routed)          0.573     8.904    clk_div_i/clk_div_top_0/U0/U_edge_detector/sys_array_reg[6][0]_0
    SLICE_X45Y95         LUT4 (Prop_lut4_I3_O)        0.118     9.022 r  clk_div_i/clk_div_top_0/U0/U_edge_detector/sys_array[6][31]_i_1/O
                         net (fo=32, routed)          2.213    11.235    clk_div_i/clk_div_top_0/U0/U_edge_detector_n_9
    SLICE_X57Y94         FDRE                                         r  clk_div_i/clk_div_top_0/U0/sys_array_reg[6][22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clk_div_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    clk_div_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  clk_div_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1450, routed)        1.537     2.716    clk_div_i/clk_div_top_0/U0/sys_clk
    SLICE_X57Y94         FDRE                                         r  clk_div_i/clk_div_top_0/U0/sys_array_reg[6][22]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            clk_div_i/clk_div_top_0/U0/sys_array_reg[6][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.166ns  (logic 1.941ns (17.382%)  route 9.225ns (82.618%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        2.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U13                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    U13                  IBUF (Prop_ibuf_I_O)         1.569     1.569 f  rst_n_IBUF_inst/O
                         net (fo=45, routed)          4.673     6.242    clk_div_i/clk_div_top_0/U0/rst_n
    SLICE_X40Y94         LUT3 (Prop_lut3_I1_O)        0.124     6.366 f  clk_div_i/clk_div_top_0/U0/sys_array[0][31]_i_4/O
                         net (fo=8, routed)           1.130     7.496    clk_div_i/clk_div_top_0/U0/p_0_in
    SLICE_X45Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.620 r  clk_div_i/clk_div_top_0/U0/sys_array[6][31]_i_5/O
                         net (fo=1, routed)           0.587     8.207    clk_div_i/clk_div_top_0/U0/sys_array[6][31]_i_5_n_0
    SLICE_X45Y96         LUT6 (Prop_lut6_I0_O)        0.124     8.331 r  clk_div_i/clk_div_top_0/U0/sys_array[6][31]_i_2/O
                         net (fo=33, routed)          2.835    11.166    clk_div_i/clk_div_top_0/U0/sys_array[6][31]_i_2_n_0
    SLICE_X52Y87         FDRE                                         r  clk_div_i/clk_div_top_0/U0/sys_array_reg[6][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clk_div_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    clk_div_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  clk_div_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1450, routed)        1.462     2.641    clk_div_i/clk_div_top_0/U0/sys_clk
    SLICE_X52Y87         FDRE                                         r  clk_div_i/clk_div_top_0/U0/sys_array_reg[6][3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            clk_div_i/clk_div_top_0/U0/sys_array_reg[6][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.166ns  (logic 1.941ns (17.382%)  route 9.225ns (82.618%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        2.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U13                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    U13                  IBUF (Prop_ibuf_I_O)         1.569     1.569 f  rst_n_IBUF_inst/O
                         net (fo=45, routed)          4.673     6.242    clk_div_i/clk_div_top_0/U0/rst_n
    SLICE_X40Y94         LUT3 (Prop_lut3_I1_O)        0.124     6.366 f  clk_div_i/clk_div_top_0/U0/sys_array[0][31]_i_4/O
                         net (fo=8, routed)           1.130     7.496    clk_div_i/clk_div_top_0/U0/p_0_in
    SLICE_X45Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.620 r  clk_div_i/clk_div_top_0/U0/sys_array[6][31]_i_5/O
                         net (fo=1, routed)           0.587     8.207    clk_div_i/clk_div_top_0/U0/sys_array[6][31]_i_5_n_0
    SLICE_X45Y96         LUT6 (Prop_lut6_I0_O)        0.124     8.331 r  clk_div_i/clk_div_top_0/U0/sys_array[6][31]_i_2/O
                         net (fo=33, routed)          2.835    11.166    clk_div_i/clk_div_top_0/U0/sys_array[6][31]_i_2_n_0
    SLICE_X52Y87         FDRE                                         r  clk_div_i/clk_div_top_0/U0/sys_array_reg[6][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clk_div_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    clk_div_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  clk_div_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1450, routed)        1.462     2.641    clk_div_i/clk_div_top_0/U0/sys_clk
    SLICE_X52Y87         FDRE                                         r  clk_div_i/clk_div_top_0/U0/sys_array_reg[6][4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pps_clk
                            (input port)
  Destination:            clk_div_i/clk_div_top_0/U0/U_edge_detector/POS_EDGE_CLK.Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.699ns  (logic 0.314ns (18.460%)  route 1.385ns (81.540%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  pps_clk (IN)
                         net (fo=0)                   0.000     0.000    pps_clk
    V12                  IBUF (Prop_ibuf_I_O)         0.314     0.314 r  pps_clk_IBUF_inst/O
                         net (fo=2, routed)           1.385     1.699    clk_div_i/clk_div_top_0/U0/U_edge_detector/pps_clk
    SLICE_X41Y92         FDRE                                         r  clk_div_i/clk_div_top_0/U0/U_edge_detector/POS_EDGE_CLK.Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clk_div_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    clk_div_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  clk_div_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1450, routed)        0.823     1.189    clk_div_i/clk_div_top_0/U0/U_edge_detector/sys_clk
    SLICE_X41Y92         FDRE                                         r  clk_div_i/clk_div_top_0/U0/U_edge_detector/POS_EDGE_CLK.Q1_reg/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            clk_div_i/clk_div_top_0/U0/sys_array_reg[5][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.700ns  (logic 0.385ns (22.638%)  route 1.315ns (77.362%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U13                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    U13                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  rst_n_IBUF_inst/O
                         net (fo=45, routed)          1.225     1.561    clk_div_i/clk_div_top_0/U0/rst_n
    SLICE_X54Y92         LUT4 (Prop_lut4_I2_O)        0.049     1.610 r  clk_div_i/clk_div_top_0/U0/sys_array[1][16]_i_1/O
                         net (fo=7, routed)           0.090     1.700    clk_div_i/clk_div_top_0/U0/sys_array[1][16]_i_1_n_0
    SLICE_X55Y92         FDRE                                         r  clk_div_i/clk_div_top_0/U0/sys_array_reg[5][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clk_div_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    clk_div_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  clk_div_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1450, routed)        0.844     1.210    clk_div_i/clk_div_top_0/U0/sys_clk
    SLICE_X55Y92         FDRE                                         r  clk_div_i/clk_div_top_0/U0/sys_array_reg[5][16]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            clk_div_i/clk_div_top_0/U0/sys_array_reg[2][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.730ns  (logic 0.381ns (22.014%)  route 1.349ns (77.986%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U13                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    U13                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  rst_n_IBUF_inst/O
                         net (fo=45, routed)          1.349     1.685    clk_div_i/clk_div_top_0/U0/rst_n
    SLICE_X55Y91         LUT4 (Prop_lut4_I2_O)        0.045     1.730 r  clk_div_i/clk_div_top_0/U0/sys_array[1][12]_i_1/O
                         net (fo=7, routed)           0.000     1.730    clk_div_i/clk_div_top_0/U0/sys_array[1][12]_i_1_n_0
    SLICE_X55Y91         FDRE                                         r  clk_div_i/clk_div_top_0/U0/sys_array_reg[2][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clk_div_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    clk_div_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  clk_div_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1450, routed)        0.844     1.210    clk_div_i/clk_div_top_0/U0/sys_clk
    SLICE_X55Y91         FDRE                                         r  clk_div_i/clk_div_top_0/U0/sys_array_reg[2][12]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            clk_div_i/clk_div_top_0/U0/sys_array_reg[4][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.749ns  (logic 0.381ns (21.771%)  route 1.369ns (78.229%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U13                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    U13                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  rst_n_IBUF_inst/O
                         net (fo=45, routed)          1.225     1.561    clk_div_i/clk_div_top_0/U0/rst_n
    SLICE_X54Y92         LUT4 (Prop_lut4_I2_O)        0.045     1.606 r  clk_div_i/clk_div_top_0/U0/sys_array[1][14]_i_1/O
                         net (fo=7, routed)           0.144     1.749    clk_div_i/clk_div_top_0/U0/sys_array[1][14]_i_1_n_0
    SLICE_X56Y93         FDRE                                         r  clk_div_i/clk_div_top_0/U0/sys_array_reg[4][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clk_div_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    clk_div_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  clk_div_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1450, routed)        0.847     1.213    clk_div_i/clk_div_top_0/U0/sys_clk
    SLICE_X56Y93         FDRE                                         r  clk_div_i/clk_div_top_0/U0/sys_array_reg[4][14]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            clk_div_i/clk_div_top_0/U0/sys_array_reg[6][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.762ns  (logic 0.381ns (21.612%)  route 1.381ns (78.388%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U13                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    U13                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  rst_n_IBUF_inst/O
                         net (fo=45, routed)          1.225     1.561    clk_div_i/clk_div_top_0/U0/rst_n
    SLICE_X54Y92         LUT4 (Prop_lut4_I2_O)        0.045     1.606 r  clk_div_i/clk_div_top_0/U0/sys_array[1][14]_i_1/O
                         net (fo=7, routed)           0.156     1.762    clk_div_i/clk_div_top_0/U0/sys_array[1][14]_i_1_n_0
    SLICE_X56Y92         FDRE                                         r  clk_div_i/clk_div_top_0/U0/sys_array_reg[6][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clk_div_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    clk_div_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  clk_div_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1450, routed)        0.846     1.212    clk_div_i/clk_div_top_0/U0/sys_clk
    SLICE_X56Y92         FDRE                                         r  clk_div_i/clk_div_top_0/U0/sys_array_reg[6][14]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            clk_div_i/clk_div_top_0/U0/sys_array_reg[2][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.828ns  (logic 0.385ns (21.058%)  route 1.443ns (78.942%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U13                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    U13                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  rst_n_IBUF_inst/O
                         net (fo=45, routed)          1.225     1.561    clk_div_i/clk_div_top_0/U0/rst_n
    SLICE_X54Y92         LUT4 (Prop_lut4_I2_O)        0.049     1.610 r  clk_div_i/clk_div_top_0/U0/sys_array[1][16]_i_1/O
                         net (fo=7, routed)           0.218     1.828    clk_div_i/clk_div_top_0/U0/sys_array[1][16]_i_1_n_0
    SLICE_X54Y93         FDRE                                         r  clk_div_i/clk_div_top_0/U0/sys_array_reg[2][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clk_div_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    clk_div_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  clk_div_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1450, routed)        0.845     1.211    clk_div_i/clk_div_top_0/U0/sys_clk
    SLICE_X54Y93         FDRE                                         r  clk_div_i/clk_div_top_0/U0/sys_array_reg[2][16]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            clk_div_i/clk_div_top_0/U0/sys_array_reg[6][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.832ns  (logic 0.385ns (21.009%)  route 1.447ns (78.991%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U13                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    U13                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  rst_n_IBUF_inst/O
                         net (fo=45, routed)          1.225     1.561    clk_div_i/clk_div_top_0/U0/rst_n
    SLICE_X54Y92         LUT4 (Prop_lut4_I2_O)        0.049     1.610 r  clk_div_i/clk_div_top_0/U0/sys_array[1][16]_i_1/O
                         net (fo=7, routed)           0.222     1.832    clk_div_i/clk_div_top_0/U0/sys_array[1][16]_i_1_n_0
    SLICE_X56Y92         FDRE                                         r  clk_div_i/clk_div_top_0/U0/sys_array_reg[6][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clk_div_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    clk_div_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  clk_div_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1450, routed)        0.846     1.212    clk_div_i/clk_div_top_0/U0/sys_clk
    SLICE_X56Y92         FDRE                                         r  clk_div_i/clk_div_top_0/U0/sys_array_reg[6][16]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            clk_div_i/clk_div_top_0/U0/sys_array_reg[5][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.852ns  (logic 0.381ns (20.562%)  route 1.471ns (79.438%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U13                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    U13                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  rst_n_IBUF_inst/O
                         net (fo=45, routed)          1.225     1.561    clk_div_i/clk_div_top_0/U0/rst_n
    SLICE_X54Y92         LUT4 (Prop_lut4_I2_O)        0.045     1.606 r  clk_div_i/clk_div_top_0/U0/sys_array[1][14]_i_1/O
                         net (fo=7, routed)           0.246     1.852    clk_div_i/clk_div_top_0/U0/sys_array[1][14]_i_1_n_0
    SLICE_X55Y92         FDRE                                         r  clk_div_i/clk_div_top_0/U0/sys_array_reg[5][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clk_div_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    clk_div_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  clk_div_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1450, routed)        0.844     1.210    clk_div_i/clk_div_top_0/U0/sys_clk
    SLICE_X55Y92         FDRE                                         r  clk_div_i/clk_div_top_0/U0/sys_array_reg[5][14]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            clk_div_i/clk_div_top_0/U0/sys_array_reg[1][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.856ns  (logic 0.381ns (20.518%)  route 1.475ns (79.482%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U13                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    U13                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  rst_n_IBUF_inst/O
                         net (fo=45, routed)          1.225     1.561    clk_div_i/clk_div_top_0/U0/rst_n
    SLICE_X54Y92         LUT4 (Prop_lut4_I2_O)        0.045     1.606 r  clk_div_i/clk_div_top_0/U0/sys_array[1][14]_i_1/O
                         net (fo=7, routed)           0.250     1.856    clk_div_i/clk_div_top_0/U0/sys_array[1][14]_i_1_n_0
    SLICE_X54Y92         FDRE                                         r  clk_div_i/clk_div_top_0/U0/sys_array_reg[1][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clk_div_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    clk_div_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  clk_div_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1450, routed)        0.844     1.210    clk_div_i/clk_div_top_0/U0/sys_clk
    SLICE_X54Y92         FDRE                                         r  clk_div_i/clk_div_top_0/U0/sys_array_reg[1][14]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            clk_div_i/clk_div_top_0/U0/sys_array_reg[4][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.872ns  (logic 0.385ns (20.559%)  route 1.487ns (79.441%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U13                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    U13                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  rst_n_IBUF_inst/O
                         net (fo=45, routed)          1.225     1.561    clk_div_i/clk_div_top_0/U0/rst_n
    SLICE_X54Y92         LUT4 (Prop_lut4_I2_O)        0.049     1.610 r  clk_div_i/clk_div_top_0/U0/sys_array[1][16]_i_1/O
                         net (fo=7, routed)           0.262     1.872    clk_div_i/clk_div_top_0/U0/sys_array[1][16]_i_1_n_0
    SLICE_X56Y93         FDRE                                         r  clk_div_i/clk_div_top_0/U0/sys_array_reg[4][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clk_div_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    clk_div_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  clk_div_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1450, routed)        0.847     1.213    clk_div_i/clk_div_top_0/U0/sys_clk
    SLICE_X56Y93         FDRE                                         r  clk_div_i/clk_div_top_0/U0/sys_array_reg[4][16]/C





