Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Dec 15 14:45:16 2024
| Host         : DESKTOP-7070VCE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file piano_timing_summary_routed.rpt -pb piano_timing_summary_routed.pb -rpx piano_timing_summary_routed.rpx -warn_on_violation
| Design       : piano
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  55          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (55)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (55)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (55)
-------------------------
 There are 22 register/latch pins with no clock driven by root clock pin: clk_50MHz (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tcount_reg[19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: tcount_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: tcount_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (55)
-------------------------------------------------
 There are 55 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   59          inf        0.000                      0                   59           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            59 Endpoints
Min Delay            59 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tcount_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dac_MCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.792ns  (logic 4.145ns (61.029%)  route 2.647ns (38.971%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDRE                         0.000     0.000 r  tcount_reg[1]/C
    SLICE_X1Y104         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  tcount_reg[1]/Q
                         net (fo=3, routed)           0.822     1.278    tcount_reg_n_0_[1]
    SLICE_X0Y106         LUT1 (Prop_lut1_I0_O)        0.124     1.402 r  dac_MCLK_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.825     3.227    dac_MCLK_OBUF
    C17                  OBUF (Prop_obuf_I_O)         3.565     6.792 r  dac_MCLK_OBUF_inst/O
                         net (fo=0)                   0.000     6.792    dac_MCLK
    C17                                                               r  dac_MCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_inst/sreg_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dac_SDIN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.802ns  (logic 3.980ns (68.603%)  route 1.822ns (31.397%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDRE                         0.000     0.000 r  dac_inst/sreg_reg[15]/C
    SLICE_X7Y111         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  dac_inst/sreg_reg[15]/Q
                         net (fo=1, routed)           1.822     2.281    dac_SDIN_OBUF
    G17                  OBUF (Prop_obuf_I_O)         3.521     5.802 r  dac_SDIN_OBUF_inst/O
                         net (fo=0)                   0.000     5.802    dac_SDIN
    G17                                                               r  dac_SDIN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tcount_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dac_SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.755ns  (logic 4.004ns (69.570%)  route 1.751ns (30.430%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDRE                         0.000     0.000 r  tcount_reg[4]/C
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tcount_reg[4]/Q
                         net (fo=19, routed)          1.751     2.207    dac_SCLK_OBUF
    E18                  OBUF (Prop_obuf_I_O)         3.548     5.755 r  dac_SCLK_OBUF_inst/O
                         net (fo=0)                   0.000     5.755    dac_SCLK
    E18                                                               r  dac_SCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tcount_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dac_LRCK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.719ns  (logic 4.011ns (70.144%)  route 1.707ns (29.856%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE                         0.000     0.000 r  tcount_reg[9]/C
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tcount_reg[9]/Q
                         net (fo=20, routed)          1.707     2.163    dac_LRCK_OBUF
    D18                  OBUF (Prop_obuf_I_O)         3.555     5.719 r  dac_LRCK_OBUF_inst/O
                         net (fo=0)                   0.000     5.719    dac_LRCK
    D18                                                               r  dac_LRCK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 note_proc_inst/note_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dac_inst/sreg_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.769ns  (logic 1.943ns (51.554%)  route 1.826ns (48.446%))
  Logic Levels:           6  (CARRY4=3 FDRE=1 LUT1=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y108         FDRE                         0.000     0.000 r  note_proc_inst/note_inst/count_reg[2]/C
    SLICE_X2Y108         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  note_proc_inst/note_inst/count_reg[2]/Q
                         net (fo=4, routed)           0.828     1.346    note_proc_inst/note_inst/count_reg[2]
    SLICE_X4Y108         LUT1 (Prop_lut1_I0_O)        0.124     1.470 r  note_proc_inst/note_inst/_carry_i_4/O
                         net (fo=1, routed)           0.000     1.470    note_proc_inst/note_inst/_carry_i_4_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.020 r  note_proc_inst/note_inst/_carry/CO[3]
                         net (fo=1, routed)           0.000     2.020    note_proc_inst/note_inst/_carry_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.134 r  note_proc_inst/note_inst/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.134    note_proc_inst/note_inst/_carry__0_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.468 r  note_proc_inst/note_inst/_carry__1/O[1]
                         net (fo=1, routed)           0.998     3.466    note_proc_inst/note_inst/data00_in[10]
    SLICE_X7Y110         LUT6 (Prop_lut6_I1_O)        0.303     3.769 r  note_proc_inst/note_inst/sreg[10]_i_1/O
                         net (fo=1, routed)           0.000     3.769    dac_inst/D[10]
    SLICE_X7Y110         FDRE                                         r  dac_inst/sreg_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch[0]
                            (input port)
  Destination:            note_proc_inst/curr_pitch_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.696ns  (logic 1.524ns (41.236%)  route 2.172ns (58.764%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  switch[0] (IN)
                         net (fo=0)                   0.000     0.000    switch[0]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  switch_IBUF[0]_inst/O
                         net (fo=1, routed)           2.172     3.696    note_proc_inst/curr_pitch[0]
    SLICE_X0Y108         FDRE                                         r  note_proc_inst/curr_pitch_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 note_proc_inst/note_inst/count_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dac_inst/sreg_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.581ns  (logic 1.002ns (27.983%)  route 2.579ns (72.017%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDRE                         0.000     0.000 r  note_proc_inst/note_inst/count_reg[15]/C
    SLICE_X2Y111         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  note_proc_inst/note_inst/count_reg[15]/Q
                         net (fo=18, routed)          1.386     1.904    note_proc_inst/note_inst/count_reg[15]
    SLICE_X7Y108         LUT4 (Prop_lut4_I0_O)        0.152     2.056 r  note_proc_inst/note_inst/sreg[13]_i_3/O
                         net (fo=13, routed)          1.193     3.249    note_proc_inst/note_inst/sreg[13]_i_3_n_0
    SLICE_X6Y111         LUT6 (Prop_lut6_I2_O)        0.332     3.581 r  note_proc_inst/note_inst/sreg[12]_i_1/O
                         net (fo=1, routed)           0.000     3.581    dac_inst/D[12]
    SLICE_X6Y111         FDRE                                         r  dac_inst/sreg_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 note_proc_inst/note_inst/count_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dac_inst/sreg_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.568ns  (logic 1.002ns (28.085%)  route 2.566ns (71.915%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDRE                         0.000     0.000 r  note_proc_inst/note_inst/count_reg[15]/C
    SLICE_X2Y111         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  note_proc_inst/note_inst/count_reg[15]/Q
                         net (fo=18, routed)          1.386     1.904    note_proc_inst/note_inst/count_reg[15]
    SLICE_X7Y108         LUT4 (Prop_lut4_I0_O)        0.152     2.056 r  note_proc_inst/note_inst/sreg[13]_i_3/O
                         net (fo=13, routed)          1.180     3.236    note_proc_inst/note_inst/sreg[13]_i_3_n_0
    SLICE_X7Y111         LUT6 (Prop_lut6_I2_O)        0.332     3.568 r  note_proc_inst/note_inst/sreg[13]_i_1/O
                         net (fo=1, routed)           0.000     3.568    dac_inst/D[13]
    SLICE_X7Y111         FDRE                                         r  dac_inst/sreg_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 note_proc_inst/note_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dac_inst/sreg_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.540ns  (logic 1.906ns (53.835%)  route 1.634ns (46.165%))
  Logic Levels:           7  (CARRY4=4 FDRE=1 LUT1=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y108         FDRE                         0.000     0.000 r  note_proc_inst/note_inst/count_reg[2]/C
    SLICE_X2Y108         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  note_proc_inst/note_inst/count_reg[2]/Q
                         net (fo=4, routed)           0.828     1.346    note_proc_inst/note_inst/count_reg[2]
    SLICE_X4Y108         LUT1 (Prop_lut1_I0_O)        0.124     1.470 r  note_proc_inst/note_inst/_carry_i_4/O
                         net (fo=1, routed)           0.000     1.470    note_proc_inst/note_inst/_carry_i_4_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.020 r  note_proc_inst/note_inst/_carry/CO[3]
                         net (fo=1, routed)           0.000     2.020    note_proc_inst/note_inst/_carry_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.134 r  note_proc_inst/note_inst/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.134    note_proc_inst/note_inst/_carry__0_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.248 r  note_proc_inst/note_inst/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.248    note_proc_inst/note_inst/_carry__1_n_0
    SLICE_X4Y111         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.405 f  note_proc_inst/note_inst/_carry__2/CO[1]
                         net (fo=2, routed)           0.806     3.211    note_proc_inst/note_inst/_carry__2_n_2
    SLICE_X7Y111         LUT6 (Prop_lut6_I5_O)        0.329     3.540 r  note_proc_inst/note_inst/sreg[14]_i_1/O
                         net (fo=1, routed)           0.000     3.540    dac_inst/D[14]
    SLICE_X7Y111         FDRE                                         r  dac_inst/sreg_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 note_proc_inst/note_inst/count_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dac_inst/sreg_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.454ns  (logic 1.002ns (29.010%)  route 2.452ns (70.990%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDRE                         0.000     0.000 r  note_proc_inst/note_inst/count_reg[15]/C
    SLICE_X2Y111         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  note_proc_inst/note_inst/count_reg[15]/Q
                         net (fo=18, routed)          1.386     1.904    note_proc_inst/note_inst/count_reg[15]
    SLICE_X7Y108         LUT4 (Prop_lut4_I0_O)        0.152     2.056 r  note_proc_inst/note_inst/sreg[13]_i_3/O
                         net (fo=13, routed)          1.066     3.122    note_proc_inst/note_inst/sreg[13]_i_3_n_0
    SLICE_X6Y109         LUT6 (Prop_lut6_I2_O)        0.332     3.454 r  note_proc_inst/note_inst/sreg[7]_i_1/O
                         net (fo=1, routed)           0.000     3.454    dac_inst/D[7]
    SLICE_X6Y109         FDRE                                         r  dac_inst/sreg_reg[7]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tcount_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dac_load_L_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (63.050%)  route 0.109ns (36.950%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE                         0.000     0.000 r  tcount_reg[8]/C
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  tcount_reg[8]/Q
                         net (fo=3, routed)           0.109     0.250    tcount_reg_n_0_[8]
    SLICE_X0Y106         LUT5 (Prop_lut5_I2_O)        0.045     0.295 r  dac_load_L_i_1/O
                         net (fo=1, routed)           0.000     0.295    dac_load_L0
    SLICE_X0Y106         FDRE                                         r  dac_load_L_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tcount_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dac_load_R_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.189ns (63.422%)  route 0.109ns (36.578%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE                         0.000     0.000 r  tcount_reg[8]/C
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  tcount_reg[8]/Q
                         net (fo=3, routed)           0.109     0.250    tcount_reg_n_0_[8]
    SLICE_X0Y106         LUT5 (Prop_lut5_I2_O)        0.048     0.298 r  dac_load_R_i_1/O
                         net (fo=1, routed)           0.000     0.298    dac_load_R0
    SLICE_X0Y106         FDRE                                         r  dac_load_R_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tcount_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tcount_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE                         0.000     0.000 r  tcount_reg[11]/C
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tcount_reg[11]/Q
                         net (fo=1, routed)           0.108     0.249    tcount_reg_n_0_[11]
    SLICE_X1Y106         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  tcount_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    tcount_reg[8]_i_1_n_4
    SLICE_X1Y106         FDRE                                         r  tcount_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tcount_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tcount_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE                         0.000     0.000 r  tcount_reg[15]/C
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tcount_reg[15]/Q
                         net (fo=1, routed)           0.108     0.249    tcount_reg_n_0_[15]
    SLICE_X1Y107         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  tcount_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    tcount_reg[12]_i_1_n_4
    SLICE_X1Y107         FDRE                                         r  tcount_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tcount_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tcount_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE                         0.000     0.000 r  tcount_reg[12]/C
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tcount_reg[12]/Q
                         net (fo=1, routed)           0.105     0.246    tcount_reg_n_0_[12]
    SLICE_X1Y107         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  tcount_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    tcount_reg[12]_i_1_n_7
    SLICE_X1Y107         FDRE                                         r  tcount_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tcount_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tcount_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE                         0.000     0.000 r  tcount_reg[16]/C
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tcount_reg[16]/Q
                         net (fo=1, routed)           0.105     0.246    tcount_reg_n_0_[16]
    SLICE_X1Y108         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  tcount_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    tcount_reg[16]_i_1_n_7
    SLICE_X1Y108         FDRE                                         r  tcount_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tcount_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tcount_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE                         0.000     0.000 r  tcount_reg[10]/C
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tcount_reg[10]/Q
                         net (fo=1, routed)           0.109     0.250    tcount_reg_n_0_[10]
    SLICE_X1Y106         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.361 r  tcount_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.361    tcount_reg[8]_i_1_n_5
    SLICE_X1Y106         FDRE                                         r  tcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tcount_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tcount_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE                         0.000     0.000 r  tcount_reg[14]/C
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tcount_reg[14]/Q
                         net (fo=1, routed)           0.109     0.250    tcount_reg_n_0_[14]
    SLICE_X1Y107         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.361 r  tcount_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.361    tcount_reg[12]_i_1_n_5
    SLICE_X1Y107         FDRE                                         r  tcount_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tcount_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tcount_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE                         0.000     0.000 r  tcount_reg[18]/C
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tcount_reg[18]/Q
                         net (fo=1, routed)           0.109     0.250    tcount_reg_n_0_[18]
    SLICE_X1Y108         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.361 r  tcount_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.361    tcount_reg[16]_i_1_n_5
    SLICE_X1Y108         FDRE                                         r  tcount_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tcount_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tcount_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDRE                         0.000     0.000 r  tcount_reg[3]/C
    SLICE_X1Y104         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tcount_reg[3]/Q
                         net (fo=2, routed)           0.117     0.258    tcount_reg_n_0_[3]
    SLICE_X1Y104         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  tcount_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.366    tcount_reg[0]_i_1_n_4
    SLICE_X1Y104         FDRE                                         r  tcount_reg[3]/D
  -------------------------------------------------------------------    -------------------





