<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>XeThru Embedded Platform - XEP: src/hal/x4m0x_s70/libraries/libchip/include/same70/instance/instance_afec0.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">XeThru Embedded Platform - XEP
          &#160;<span id="projectnumber">3.4.7</span>
        </div>
        <div id="projectbrief" class="col-sm-12">Embedded platform for XeThru firmware products</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.xhtml">src</a></li><li class="navelem"><a class="el" href="dir_4ce6a7f885e2866a554ba9e7335035f1.xhtml">hal</a></li><li class="navelem"><a class="el" href="dir_9dc4d255e566c48428ae1788dff8c9e9.xhtml">x4m0x_s70</a></li><li class="navelem"><a class="el" href="dir_75c70effab526b28e035b6c6a3220eb7.xhtml">libraries</a></li><li class="navelem"><a class="el" href="dir_a75a6fe80fd9120ba7dd67a0b33a7bc9.xhtml">libchip</a></li><li class="navelem"><a class="el" href="dir_66d505d01f5149f3674faaa78d4997d4.xhtml">include</a></li><li class="navelem"><a class="el" href="dir_7b7565db77d65bc83fa3e860a0e5625c.xhtml">same70</a></li><li class="navelem"><a class="el" href="dir_9c4d88647ea30a902854cd0f3947a11e.xhtml">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">instance_afec0.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="same70_2instance_2instance__afec0_8h__dep__incl.svg" width="1955" height="171"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>
</div>
<p><a href="same70_2instance_2instance__afec0_8h_source.xhtml">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a9e7040a349034afe090e9a554a7b8a49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__afec0_8h.xhtml#a9e7040a349034afe090e9a554a7b8a49">REG_AFEC0_CR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4003C000U)</td></tr>
<tr class="memdesc:a9e7040a349034afe090e9a554a7b8a49"><td class="mdescLeft">&#160;</td><td class="mdescRight">(AFEC0) AFEC Control Register  <a href="#a9e7040a349034afe090e9a554a7b8a49">More...</a><br /></td></tr>
<tr class="separator:a9e7040a349034afe090e9a554a7b8a49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56430c3b30f21735121ee6b2c41adffe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__afec0_8h.xhtml#a56430c3b30f21735121ee6b2c41adffe">REG_AFEC0_MR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003C004U)</td></tr>
<tr class="memdesc:a56430c3b30f21735121ee6b2c41adffe"><td class="mdescLeft">&#160;</td><td class="mdescRight">(AFEC0) AFEC Mode Register  <a href="#a56430c3b30f21735121ee6b2c41adffe">More...</a><br /></td></tr>
<tr class="separator:a56430c3b30f21735121ee6b2c41adffe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3734bfbeb68265035529155ecb321f5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__afec0_8h.xhtml#a3734bfbeb68265035529155ecb321f5c">REG_AFEC0_EMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003C008U)</td></tr>
<tr class="memdesc:a3734bfbeb68265035529155ecb321f5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(AFEC0) AFEC Extended Mode Register  <a href="#a3734bfbeb68265035529155ecb321f5c">More...</a><br /></td></tr>
<tr class="separator:a3734bfbeb68265035529155ecb321f5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad47bdcc159fe8f2e4541af939d575041"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__afec0_8h.xhtml#ad47bdcc159fe8f2e4541af939d575041">REG_AFEC0_SEQ1R</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003C00CU)</td></tr>
<tr class="memdesc:ad47bdcc159fe8f2e4541af939d575041"><td class="mdescLeft">&#160;</td><td class="mdescRight">(AFEC0) AFEC Channel Sequence 1 Register  <a href="#ad47bdcc159fe8f2e4541af939d575041">More...</a><br /></td></tr>
<tr class="separator:ad47bdcc159fe8f2e4541af939d575041"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb971aaf6ecdfeefdb33b29344d6c78e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__afec0_8h.xhtml#adb971aaf6ecdfeefdb33b29344d6c78e">REG_AFEC0_SEQ2R</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003C010U)</td></tr>
<tr class="memdesc:adb971aaf6ecdfeefdb33b29344d6c78e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(AFEC0) AFEC Channel Sequence 2 Register  <a href="#adb971aaf6ecdfeefdb33b29344d6c78e">More...</a><br /></td></tr>
<tr class="separator:adb971aaf6ecdfeefdb33b29344d6c78e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada3cce019dc47bd0f4820e178cb51463"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__afec0_8h.xhtml#ada3cce019dc47bd0f4820e178cb51463">REG_AFEC0_CHER</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4003C014U)</td></tr>
<tr class="memdesc:ada3cce019dc47bd0f4820e178cb51463"><td class="mdescLeft">&#160;</td><td class="mdescRight">(AFEC0) AFEC Channel Enable Register  <a href="#ada3cce019dc47bd0f4820e178cb51463">More...</a><br /></td></tr>
<tr class="separator:ada3cce019dc47bd0f4820e178cb51463"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac59b7714fa10704ae224bf4bd74fc53b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__afec0_8h.xhtml#ac59b7714fa10704ae224bf4bd74fc53b">REG_AFEC0_CHDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4003C018U)</td></tr>
<tr class="memdesc:ac59b7714fa10704ae224bf4bd74fc53b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(AFEC0) AFEC Channel Disable Register  <a href="#ac59b7714fa10704ae224bf4bd74fc53b">More...</a><br /></td></tr>
<tr class="separator:ac59b7714fa10704ae224bf4bd74fc53b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa27ac8b086dff3171db59d58dd99f941"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__afec0_8h.xhtml#aa27ac8b086dff3171db59d58dd99f941">REG_AFEC0_CHSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4003C01CU)</td></tr>
<tr class="memdesc:aa27ac8b086dff3171db59d58dd99f941"><td class="mdescLeft">&#160;</td><td class="mdescRight">(AFEC0) AFEC Channel Status Register  <a href="#aa27ac8b086dff3171db59d58dd99f941">More...</a><br /></td></tr>
<tr class="separator:aa27ac8b086dff3171db59d58dd99f941"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21b7bcb2c70032bc62713b8a7753e4ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__afec0_8h.xhtml#a21b7bcb2c70032bc62713b8a7753e4ae">REG_AFEC0_LCDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4003C020U)</td></tr>
<tr class="memdesc:a21b7bcb2c70032bc62713b8a7753e4ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">(AFEC0) AFEC Last Converted Data Register  <a href="#a21b7bcb2c70032bc62713b8a7753e4ae">More...</a><br /></td></tr>
<tr class="separator:a21b7bcb2c70032bc62713b8a7753e4ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12c636cd3fbf47319df63a55c85cb798"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__afec0_8h.xhtml#a12c636cd3fbf47319df63a55c85cb798">REG_AFEC0_IER</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4003C024U)</td></tr>
<tr class="memdesc:a12c636cd3fbf47319df63a55c85cb798"><td class="mdescLeft">&#160;</td><td class="mdescRight">(AFEC0) AFEC Interrupt Enable Register  <a href="#a12c636cd3fbf47319df63a55c85cb798">More...</a><br /></td></tr>
<tr class="separator:a12c636cd3fbf47319df63a55c85cb798"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f56b0ae441ed14ff2a3e94c763e7a32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__afec0_8h.xhtml#a3f56b0ae441ed14ff2a3e94c763e7a32">REG_AFEC0_IDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4003C028U)</td></tr>
<tr class="memdesc:a3f56b0ae441ed14ff2a3e94c763e7a32"><td class="mdescLeft">&#160;</td><td class="mdescRight">(AFEC0) AFEC Interrupt Disable Register  <a href="#a3f56b0ae441ed14ff2a3e94c763e7a32">More...</a><br /></td></tr>
<tr class="separator:a3f56b0ae441ed14ff2a3e94c763e7a32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4ec2d3af6d5d7ad90287aea2f002b3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__afec0_8h.xhtml#ac4ec2d3af6d5d7ad90287aea2f002b3d">REG_AFEC0_IMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4003C02CU)</td></tr>
<tr class="memdesc:ac4ec2d3af6d5d7ad90287aea2f002b3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(AFEC0) AFEC Interrupt Mask Register  <a href="#ac4ec2d3af6d5d7ad90287aea2f002b3d">More...</a><br /></td></tr>
<tr class="separator:ac4ec2d3af6d5d7ad90287aea2f002b3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb08c15433a9b31a26124231586e2db9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__afec0_8h.xhtml#adb08c15433a9b31a26124231586e2db9">REG_AFEC0_ISR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4003C030U)</td></tr>
<tr class="memdesc:adb08c15433a9b31a26124231586e2db9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(AFEC0) AFEC Interrupt Status Register  <a href="#adb08c15433a9b31a26124231586e2db9">More...</a><br /></td></tr>
<tr class="separator:adb08c15433a9b31a26124231586e2db9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a742a20fdf7c6ac80f8b5a4ec38fa239a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__afec0_8h.xhtml#a742a20fdf7c6ac80f8b5a4ec38fa239a">REG_AFEC0_OVER</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4003C04CU)</td></tr>
<tr class="memdesc:a742a20fdf7c6ac80f8b5a4ec38fa239a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(AFEC0) AFEC Overrun Status Register  <a href="#a742a20fdf7c6ac80f8b5a4ec38fa239a">More...</a><br /></td></tr>
<tr class="separator:a742a20fdf7c6ac80f8b5a4ec38fa239a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d378148ae7980c6a8418b5d4bc30794"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__afec0_8h.xhtml#a6d378148ae7980c6a8418b5d4bc30794">REG_AFEC0_CWR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003C050U)</td></tr>
<tr class="memdesc:a6d378148ae7980c6a8418b5d4bc30794"><td class="mdescLeft">&#160;</td><td class="mdescRight">(AFEC0) AFEC Compare Window Register  <a href="#a6d378148ae7980c6a8418b5d4bc30794">More...</a><br /></td></tr>
<tr class="separator:a6d378148ae7980c6a8418b5d4bc30794"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade054e5a1753ed449918cde0c8b830ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__afec0_8h.xhtml#ade054e5a1753ed449918cde0c8b830ac">REG_AFEC0_CGR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003C054U)</td></tr>
<tr class="memdesc:ade054e5a1753ed449918cde0c8b830ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">(AFEC0) AFEC Channel Gain Register  <a href="#ade054e5a1753ed449918cde0c8b830ac">More...</a><br /></td></tr>
<tr class="separator:ade054e5a1753ed449918cde0c8b830ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3d5d08154cbd7db1a3c927ab80eee1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__afec0_8h.xhtml#ac3d5d08154cbd7db1a3c927ab80eee1e">REG_AFEC0_DIFFR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003C060U)</td></tr>
<tr class="memdesc:ac3d5d08154cbd7db1a3c927ab80eee1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(AFEC0) AFEC Channel Differential Register  <a href="#ac3d5d08154cbd7db1a3c927ab80eee1e">More...</a><br /></td></tr>
<tr class="separator:ac3d5d08154cbd7db1a3c927ab80eee1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ee441b697048746fbc4cd2727447ddb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__afec0_8h.xhtml#a3ee441b697048746fbc4cd2727447ddb">REG_AFEC0_CSELR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003C064U)</td></tr>
<tr class="memdesc:a3ee441b697048746fbc4cd2727447ddb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(AFEC0) AFEC Channel Selection Register  <a href="#a3ee441b697048746fbc4cd2727447ddb">More...</a><br /></td></tr>
<tr class="separator:a3ee441b697048746fbc4cd2727447ddb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a293b9d1462c00aff16178f0e0359e1e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__afec0_8h.xhtml#a293b9d1462c00aff16178f0e0359e1e6">REG_AFEC0_CDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4003C068U)</td></tr>
<tr class="memdesc:a293b9d1462c00aff16178f0e0359e1e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(AFEC0) AFEC Channel Data Register  <a href="#a293b9d1462c00aff16178f0e0359e1e6">More...</a><br /></td></tr>
<tr class="separator:a293b9d1462c00aff16178f0e0359e1e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e29c901c89d12b738bcfd7d6531889a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__afec0_8h.xhtml#a3e29c901c89d12b738bcfd7d6531889a">REG_AFEC0_COCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003C06CU)</td></tr>
<tr class="memdesc:a3e29c901c89d12b738bcfd7d6531889a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(AFEC0) AFEC Channel Offset Compensation Register  <a href="#a3e29c901c89d12b738bcfd7d6531889a">More...</a><br /></td></tr>
<tr class="separator:a3e29c901c89d12b738bcfd7d6531889a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bb16aaec68f82a5973f08cc14222a0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__afec0_8h.xhtml#a8bb16aaec68f82a5973f08cc14222a0f">REG_AFEC0_TEMPMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003C070U)</td></tr>
<tr class="memdesc:a8bb16aaec68f82a5973f08cc14222a0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(AFEC0) AFEC Temperature Sensor Mode Register  <a href="#a8bb16aaec68f82a5973f08cc14222a0f">More...</a><br /></td></tr>
<tr class="separator:a8bb16aaec68f82a5973f08cc14222a0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d63814cf4bf47e7175855e87ff6051e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__afec0_8h.xhtml#a2d63814cf4bf47e7175855e87ff6051e">REG_AFEC0_TEMPCWR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003C074U)</td></tr>
<tr class="memdesc:a2d63814cf4bf47e7175855e87ff6051e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(AFEC0) AFEC Temperature Compare Window Register  <a href="#a2d63814cf4bf47e7175855e87ff6051e">More...</a><br /></td></tr>
<tr class="separator:a2d63814cf4bf47e7175855e87ff6051e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48694f8da5af2d56574fbd66266be6e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__afec0_8h.xhtml#a48694f8da5af2d56574fbd66266be6e7">REG_AFEC0_ACR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003C094U)</td></tr>
<tr class="memdesc:a48694f8da5af2d56574fbd66266be6e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(AFEC0) AFEC Analog Control Register  <a href="#a48694f8da5af2d56574fbd66266be6e7">More...</a><br /></td></tr>
<tr class="separator:a48694f8da5af2d56574fbd66266be6e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42d1d1c8e4b601dfcf8a63da680a9180"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__afec0_8h.xhtml#a42d1d1c8e4b601dfcf8a63da680a9180">REG_AFEC0_SHMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003C0A0U)</td></tr>
<tr class="memdesc:a42d1d1c8e4b601dfcf8a63da680a9180"><td class="mdescLeft">&#160;</td><td class="mdescRight">(AFEC0) AFEC Sample &amp; Hold Mode Register  <a href="#a42d1d1c8e4b601dfcf8a63da680a9180">More...</a><br /></td></tr>
<tr class="separator:a42d1d1c8e4b601dfcf8a63da680a9180"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a666c864214f743eb60d67e7a29cd127f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__afec0_8h.xhtml#a666c864214f743eb60d67e7a29cd127f">REG_AFEC0_COSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003C0D0U)</td></tr>
<tr class="memdesc:a666c864214f743eb60d67e7a29cd127f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(AFEC0) AFEC Correction Select Register  <a href="#a666c864214f743eb60d67e7a29cd127f">More...</a><br /></td></tr>
<tr class="separator:a666c864214f743eb60d67e7a29cd127f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8940d29769a975148b1107d422f83d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__afec0_8h.xhtml#af8940d29769a975148b1107d422f83d9">REG_AFEC0_CVR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003C0D4U)</td></tr>
<tr class="memdesc:af8940d29769a975148b1107d422f83d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(AFEC0) AFEC Correction Values Register  <a href="#af8940d29769a975148b1107d422f83d9">More...</a><br /></td></tr>
<tr class="separator:af8940d29769a975148b1107d422f83d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f2b28d86b3138b1a52bc78b70695bb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__afec0_8h.xhtml#a2f2b28d86b3138b1a52bc78b70695bb6">REG_AFEC0_CECR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003C0D8U)</td></tr>
<tr class="memdesc:a2f2b28d86b3138b1a52bc78b70695bb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(AFEC0) AFEC Channel Error Correction Register  <a href="#a2f2b28d86b3138b1a52bc78b70695bb6">More...</a><br /></td></tr>
<tr class="separator:a2f2b28d86b3138b1a52bc78b70695bb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa56112cd20ffe4e18777f13523486c79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__afec0_8h.xhtml#aa56112cd20ffe4e18777f13523486c79">REG_AFEC0_WPMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003C0E4U)</td></tr>
<tr class="memdesc:aa56112cd20ffe4e18777f13523486c79"><td class="mdescLeft">&#160;</td><td class="mdescRight">(AFEC0) AFEC Write Protection Mode Register  <a href="#aa56112cd20ffe4e18777f13523486c79">More...</a><br /></td></tr>
<tr class="separator:aa56112cd20ffe4e18777f13523486c79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac59ab199a7470844cef6462150805c7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__afec0_8h.xhtml#ac59ab199a7470844cef6462150805c7e">REG_AFEC0_WPSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4003C0E8U)</td></tr>
<tr class="memdesc:ac59ab199a7470844cef6462150805c7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(AFEC0) AFEC Write Protection Status Register  <a href="#ac59ab199a7470844cef6462150805c7e">More...</a><br /></td></tr>
<tr class="separator:ac59ab199a7470844cef6462150805c7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a48694f8da5af2d56574fbd66266be6e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48694f8da5af2d56574fbd66266be6e7">&sect;&nbsp;</a></span>REG_AFEC0_ACR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_AFEC0_ACR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003C094U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(AFEC0) AFEC Analog Control Register </p>

</div>
</div>
<a id="a293b9d1462c00aff16178f0e0359e1e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a293b9d1462c00aff16178f0e0359e1e6">&sect;&nbsp;</a></span>REG_AFEC0_CDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_AFEC0_CDR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4003C068U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(AFEC0) AFEC Channel Data Register </p>

</div>
</div>
<a id="a2f2b28d86b3138b1a52bc78b70695bb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f2b28d86b3138b1a52bc78b70695bb6">&sect;&nbsp;</a></span>REG_AFEC0_CECR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_AFEC0_CECR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003C0D8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(AFEC0) AFEC Channel Error Correction Register </p>

</div>
</div>
<a id="ade054e5a1753ed449918cde0c8b830ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade054e5a1753ed449918cde0c8b830ac">&sect;&nbsp;</a></span>REG_AFEC0_CGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_AFEC0_CGR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003C054U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(AFEC0) AFEC Channel Gain Register </p>

</div>
</div>
<a id="ac59b7714fa10704ae224bf4bd74fc53b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac59b7714fa10704ae224bf4bd74fc53b">&sect;&nbsp;</a></span>REG_AFEC0_CHDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_AFEC0_CHDR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4003C018U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(AFEC0) AFEC Channel Disable Register </p>

</div>
</div>
<a id="ada3cce019dc47bd0f4820e178cb51463"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada3cce019dc47bd0f4820e178cb51463">&sect;&nbsp;</a></span>REG_AFEC0_CHER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_AFEC0_CHER&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4003C014U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(AFEC0) AFEC Channel Enable Register </p>

</div>
</div>
<a id="aa27ac8b086dff3171db59d58dd99f941"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa27ac8b086dff3171db59d58dd99f941">&sect;&nbsp;</a></span>REG_AFEC0_CHSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_AFEC0_CHSR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4003C01CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(AFEC0) AFEC Channel Status Register </p>

</div>
</div>
<a id="a3e29c901c89d12b738bcfd7d6531889a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e29c901c89d12b738bcfd7d6531889a">&sect;&nbsp;</a></span>REG_AFEC0_COCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_AFEC0_COCR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003C06CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(AFEC0) AFEC Channel Offset Compensation Register </p>

</div>
</div>
<a id="a666c864214f743eb60d67e7a29cd127f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a666c864214f743eb60d67e7a29cd127f">&sect;&nbsp;</a></span>REG_AFEC0_COSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_AFEC0_COSR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003C0D0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(AFEC0) AFEC Correction Select Register </p>

</div>
</div>
<a id="a9e7040a349034afe090e9a554a7b8a49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e7040a349034afe090e9a554a7b8a49">&sect;&nbsp;</a></span>REG_AFEC0_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_AFEC0_CR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4003C000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(AFEC0) AFEC Control Register </p>

</div>
</div>
<a id="a3ee441b697048746fbc4cd2727447ddb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ee441b697048746fbc4cd2727447ddb">&sect;&nbsp;</a></span>REG_AFEC0_CSELR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_AFEC0_CSELR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003C064U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(AFEC0) AFEC Channel Selection Register </p>

</div>
</div>
<a id="af8940d29769a975148b1107d422f83d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8940d29769a975148b1107d422f83d9">&sect;&nbsp;</a></span>REG_AFEC0_CVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_AFEC0_CVR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003C0D4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(AFEC0) AFEC Correction Values Register </p>

</div>
</div>
<a id="a6d378148ae7980c6a8418b5d4bc30794"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d378148ae7980c6a8418b5d4bc30794">&sect;&nbsp;</a></span>REG_AFEC0_CWR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_AFEC0_CWR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003C050U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(AFEC0) AFEC Compare Window Register </p>

</div>
</div>
<a id="ac3d5d08154cbd7db1a3c927ab80eee1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3d5d08154cbd7db1a3c927ab80eee1e">&sect;&nbsp;</a></span>REG_AFEC0_DIFFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_AFEC0_DIFFR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003C060U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(AFEC0) AFEC Channel Differential Register </p>

</div>
</div>
<a id="a3734bfbeb68265035529155ecb321f5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3734bfbeb68265035529155ecb321f5c">&sect;&nbsp;</a></span>REG_AFEC0_EMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_AFEC0_EMR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003C008U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(AFEC0) AFEC Extended Mode Register </p>

</div>
</div>
<a id="a3f56b0ae441ed14ff2a3e94c763e7a32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f56b0ae441ed14ff2a3e94c763e7a32">&sect;&nbsp;</a></span>REG_AFEC0_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_AFEC0_IDR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4003C028U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(AFEC0) AFEC Interrupt Disable Register </p>

</div>
</div>
<a id="a12c636cd3fbf47319df63a55c85cb798"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12c636cd3fbf47319df63a55c85cb798">&sect;&nbsp;</a></span>REG_AFEC0_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_AFEC0_IER&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4003C024U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(AFEC0) AFEC Interrupt Enable Register </p>

</div>
</div>
<a id="ac4ec2d3af6d5d7ad90287aea2f002b3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4ec2d3af6d5d7ad90287aea2f002b3d">&sect;&nbsp;</a></span>REG_AFEC0_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_AFEC0_IMR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4003C02CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(AFEC0) AFEC Interrupt Mask Register </p>

</div>
</div>
<a id="adb08c15433a9b31a26124231586e2db9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb08c15433a9b31a26124231586e2db9">&sect;&nbsp;</a></span>REG_AFEC0_ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_AFEC0_ISR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4003C030U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(AFEC0) AFEC Interrupt Status Register </p>

</div>
</div>
<a id="a21b7bcb2c70032bc62713b8a7753e4ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21b7bcb2c70032bc62713b8a7753e4ae">&sect;&nbsp;</a></span>REG_AFEC0_LCDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_AFEC0_LCDR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4003C020U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(AFEC0) AFEC Last Converted Data Register </p>

</div>
</div>
<a id="a56430c3b30f21735121ee6b2c41adffe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56430c3b30f21735121ee6b2c41adffe">&sect;&nbsp;</a></span>REG_AFEC0_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_AFEC0_MR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003C004U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(AFEC0) AFEC Mode Register </p>

</div>
</div>
<a id="a742a20fdf7c6ac80f8b5a4ec38fa239a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a742a20fdf7c6ac80f8b5a4ec38fa239a">&sect;&nbsp;</a></span>REG_AFEC0_OVER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_AFEC0_OVER&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4003C04CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(AFEC0) AFEC Overrun Status Register </p>

</div>
</div>
<a id="ad47bdcc159fe8f2e4541af939d575041"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad47bdcc159fe8f2e4541af939d575041">&sect;&nbsp;</a></span>REG_AFEC0_SEQ1R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_AFEC0_SEQ1R&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003C00CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(AFEC0) AFEC Channel Sequence 1 Register </p>

</div>
</div>
<a id="adb971aaf6ecdfeefdb33b29344d6c78e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb971aaf6ecdfeefdb33b29344d6c78e">&sect;&nbsp;</a></span>REG_AFEC0_SEQ2R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_AFEC0_SEQ2R&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003C010U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(AFEC0) AFEC Channel Sequence 2 Register </p>

</div>
</div>
<a id="a42d1d1c8e4b601dfcf8a63da680a9180"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42d1d1c8e4b601dfcf8a63da680a9180">&sect;&nbsp;</a></span>REG_AFEC0_SHMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_AFEC0_SHMR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003C0A0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(AFEC0) AFEC Sample &amp; Hold Mode Register </p>

</div>
</div>
<a id="a2d63814cf4bf47e7175855e87ff6051e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d63814cf4bf47e7175855e87ff6051e">&sect;&nbsp;</a></span>REG_AFEC0_TEMPCWR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_AFEC0_TEMPCWR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003C074U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(AFEC0) AFEC Temperature Compare Window Register </p>

</div>
</div>
<a id="a8bb16aaec68f82a5973f08cc14222a0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bb16aaec68f82a5973f08cc14222a0f">&sect;&nbsp;</a></span>REG_AFEC0_TEMPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_AFEC0_TEMPMR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003C070U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(AFEC0) AFEC Temperature Sensor Mode Register </p>

</div>
</div>
<a id="aa56112cd20ffe4e18777f13523486c79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa56112cd20ffe4e18777f13523486c79">&sect;&nbsp;</a></span>REG_AFEC0_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_AFEC0_WPMR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003C0E4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(AFEC0) AFEC Write Protection Mode Register </p>

</div>
</div>
<a id="ac59ab199a7470844cef6462150805c7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac59ab199a7470844cef6462150805c7e">&sect;&nbsp;</a></span>REG_AFEC0_WPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_AFEC0_WPSR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4003C0E8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(AFEC0) AFEC Write Protection Status Register </p>

</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
