# RISC_V

This repo implements RISC_V single cycle processor using Verilog HDL. The processor is also deployed on ALtera DE1-SoC Cyclone-V FPGA Board.

Processor RTL and simulation results are added to repository.

# Structure
- Design_Files - holds all the design modules
- TestBench - contains the testbench of complete RISC-V processor

# License
This repo is licensed under MIT license.
