Fitter report for adc
Tue Oct 30 22:22:35 2018
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. PLL Summary
 18. PLL Usage
 19. I/O Assignment Warnings
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Fitter RAM Summary
 26. Routing Usage Summary
 27. LAB Logic Elements
 28. LAB-wide Signals
 29. LAB Signals Sourced
 30. LAB Signals Sourced Out
 31. LAB Distinct Inputs
 32. I/O Rules Summary
 33. I/O Rules Details
 34. I/O Rules Matrix
 35. Fitter Device Options
 36. Operating Settings and Conditions
 37. Fitter Messages
 38. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Tue Oct 30 22:22:35 2018       ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                      ; adc                                         ;
; Top-level Entity Name              ; adc_de10                                    ;
; Family                             ; MAX 10                                      ;
; Device                             ; 10M50DAF484C7G                              ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 4,719 / 49,760 ( 9 % )                      ;
;     Total combinational functions  ; 3,689 / 49,760 ( 7 % )                      ;
;     Dedicated logic registers      ; 3,219 / 49,760 ( 6 % )                      ;
; Total registers                    ; 3219                                        ;
; Total pins                         ; 1 / 360 ( < 1 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 271,200 / 1,677,312 ( 16 % )                ;
; Embedded Multiplier 9-bit elements ; 0 / 288 ( 0 % )                             ;
; Total PLLs                         ; 1 / 4 ( 25 % )                              ;
; UFM blocks                         ; 0 / 1 ( 0 % )                               ;
; ADC blocks                         ; 1 / 2 ( 50 % )                              ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 10M50DAF484C7G                        ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.23        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   7.8%      ;
;     Processor 3            ;   7.8%      ;
;     Processor 4            ;   7.8%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                         ; Action          ; Operation        ; Reason              ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                                  ; Destination Port ; Destination Port Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; adc:u0|adc_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[0]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; adc:u0|adc_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_m4g1:auto_generated|ram_block1a0                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; adc:u0|adc_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[1]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; adc:u0|adc_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_m4g1:auto_generated|ram_block1a1                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; adc:u0|adc_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[2]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; adc:u0|adc_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_m4g1:auto_generated|ram_block1a2                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; adc:u0|adc_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[3]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; adc:u0|adc_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_m4g1:auto_generated|ram_block1a3                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; adc:u0|adc_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[4]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; adc:u0|adc_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_m4g1:auto_generated|ram_block1a4                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; adc:u0|adc_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[5]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; adc:u0|adc_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_m4g1:auto_generated|ram_block1a5                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; adc:u0|adc_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[6]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; adc:u0|adc_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_m4g1:auto_generated|ram_block1a6                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; adc:u0|adc_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[7]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; adc:u0|adc_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_m4g1:auto_generated|ram_block1a7                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_sc_fifo:h2t_fifo|out_payload[0]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_sc_fifo:h2t_fifo|altsyncram:mem_rtl_0|altsyncram_m4g1:auto_generated|ram_block1a0     ; PORTBDATAOUT     ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_sc_fifo:h2t_fifo|out_payload[1]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_sc_fifo:h2t_fifo|altsyncram:mem_rtl_0|altsyncram_m4g1:auto_generated|ram_block1a1     ; PORTBDATAOUT     ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_sc_fifo:h2t_fifo|out_payload[2]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_sc_fifo:h2t_fifo|altsyncram:mem_rtl_0|altsyncram_m4g1:auto_generated|ram_block1a2     ; PORTBDATAOUT     ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_sc_fifo:h2t_fifo|out_payload[3]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_sc_fifo:h2t_fifo|altsyncram:mem_rtl_0|altsyncram_m4g1:auto_generated|ram_block1a3     ; PORTBDATAOUT     ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_sc_fifo:h2t_fifo|out_payload[4]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_sc_fifo:h2t_fifo|altsyncram:mem_rtl_0|altsyncram_m4g1:auto_generated|ram_block1a4     ; PORTBDATAOUT     ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_sc_fifo:h2t_fifo|out_payload[5]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_sc_fifo:h2t_fifo|altsyncram:mem_rtl_0|altsyncram_m4g1:auto_generated|ram_block1a5     ; PORTBDATAOUT     ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_sc_fifo:h2t_fifo|out_payload[6]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_sc_fifo:h2t_fifo|altsyncram:mem_rtl_0|altsyncram_m4g1:auto_generated|ram_block1a6     ; PORTBDATAOUT     ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_sc_fifo:h2t_fifo|out_payload[7]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_sc_fifo:h2t_fifo|altsyncram:mem_rtl_0|altsyncram_m4g1:auto_generated|ram_block1a7     ; PORTBDATAOUT     ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_sc_fifo:t2h_fifo|out_payload[0]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_sc_fifo:t2h_fifo|altsyncram:mem_rtl_0|altsyncram_m4g1:auto_generated|ram_block1a0     ; PORTBDATAOUT     ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_sc_fifo:t2h_fifo|out_payload[1]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_sc_fifo:t2h_fifo|altsyncram:mem_rtl_0|altsyncram_m4g1:auto_generated|ram_block1a1     ; PORTBDATAOUT     ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_sc_fifo:t2h_fifo|out_payload[2]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_sc_fifo:t2h_fifo|altsyncram:mem_rtl_0|altsyncram_m4g1:auto_generated|ram_block1a2     ; PORTBDATAOUT     ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_sc_fifo:t2h_fifo|out_payload[3]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_sc_fifo:t2h_fifo|altsyncram:mem_rtl_0|altsyncram_m4g1:auto_generated|ram_block1a3     ; PORTBDATAOUT     ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_sc_fifo:t2h_fifo|out_payload[4]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_sc_fifo:t2h_fifo|altsyncram:mem_rtl_0|altsyncram_m4g1:auto_generated|ram_block1a4     ; PORTBDATAOUT     ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_sc_fifo:t2h_fifo|out_payload[5]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_sc_fifo:t2h_fifo|altsyncram:mem_rtl_0|altsyncram_m4g1:auto_generated|ram_block1a5     ; PORTBDATAOUT     ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_sc_fifo:t2h_fifo|out_payload[6]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_sc_fifo:t2h_fifo|altsyncram:mem_rtl_0|altsyncram_m4g1:auto_generated|ram_block1a6     ; PORTBDATAOUT     ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_sc_fifo:t2h_fifo|out_payload[7]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_sc_fifo:t2h_fifo|altsyncram:mem_rtl_0|altsyncram_m4g1:auto_generated|ram_block1a7     ; PORTBDATAOUT     ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|altera_avalon_dc_fifo:h2t0_fifo|out_payload[0]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|altera_avalon_dc_fifo:h2t0_fifo|altsyncram:mem_rtl_0|altsyncram_8nb1:auto_generated|ram_block1a0                ; PORTBDATAOUT     ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|altera_avalon_dc_fifo:h2t0_fifo|out_payload[1]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|altera_avalon_dc_fifo:h2t0_fifo|altsyncram:mem_rtl_0|altsyncram_8nb1:auto_generated|ram_block1a1                ; PORTBDATAOUT     ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|altera_avalon_dc_fifo:h2t0_fifo|out_payload[2]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|altera_avalon_dc_fifo:h2t0_fifo|altsyncram:mem_rtl_0|altsyncram_8nb1:auto_generated|ram_block1a2                ; PORTBDATAOUT     ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|altera_avalon_dc_fifo:h2t0_fifo|out_payload[3]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|altera_avalon_dc_fifo:h2t0_fifo|altsyncram:mem_rtl_0|altsyncram_8nb1:auto_generated|ram_block1a3                ; PORTBDATAOUT     ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|altera_avalon_dc_fifo:h2t0_fifo|out_payload[4]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|altera_avalon_dc_fifo:h2t0_fifo|altsyncram:mem_rtl_0|altsyncram_8nb1:auto_generated|ram_block1a4                ; PORTBDATAOUT     ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|altera_avalon_dc_fifo:h2t0_fifo|out_payload[5]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|altera_avalon_dc_fifo:h2t0_fifo|altsyncram:mem_rtl_0|altsyncram_8nb1:auto_generated|ram_block1a5                ; PORTBDATAOUT     ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|altera_avalon_dc_fifo:h2t0_fifo|out_payload[6]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|altera_avalon_dc_fifo:h2t0_fifo|altsyncram:mem_rtl_0|altsyncram_8nb1:auto_generated|ram_block1a6                ; PORTBDATAOUT     ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|altera_avalon_dc_fifo:h2t0_fifo|out_payload[7]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|altera_avalon_dc_fifo:h2t0_fifo|altsyncram:mem_rtl_0|altsyncram_8nb1:auto_generated|ram_block1a7                ; PORTBDATAOUT     ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|altera_avalon_dc_fifo:h2t0_fifo|out_payload[8]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|altera_avalon_dc_fifo:h2t0_fifo|altsyncram:mem_rtl_0|altsyncram_8nb1:auto_generated|ram_block1a8                ; PORTBDATAOUT     ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|altera_avalon_dc_fifo:h2t0_fifo|out_payload[9]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|altera_avalon_dc_fifo:h2t0_fifo|altsyncram:mem_rtl_0|altsyncram_8nb1:auto_generated|ram_block1a9                ; PORTBDATAOUT     ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|altera_avalon_dc_fifo:h2t0_fifo|out_payload[10]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|altera_avalon_dc_fifo:h2t0_fifo|altsyncram:mem_rtl_0|altsyncram_8nb1:auto_generated|ram_block1a10               ; PORTBDATAOUT     ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|altera_avalon_dc_fifo:t2h0_fifo|out_payload[0]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|altera_avalon_dc_fifo:t2h0_fifo|altsyncram:mem_rtl_0|altsyncram_8nb1:auto_generated|ram_block1a0                ; PORTBDATAOUT     ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|altera_avalon_dc_fifo:t2h0_fifo|out_payload[1]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|altera_avalon_dc_fifo:t2h0_fifo|altsyncram:mem_rtl_0|altsyncram_8nb1:auto_generated|ram_block1a1                ; PORTBDATAOUT     ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|altera_avalon_dc_fifo:t2h0_fifo|out_payload[2]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|altera_avalon_dc_fifo:t2h0_fifo|altsyncram:mem_rtl_0|altsyncram_8nb1:auto_generated|ram_block1a2                ; PORTBDATAOUT     ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|altera_avalon_dc_fifo:t2h0_fifo|out_payload[3]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|altera_avalon_dc_fifo:t2h0_fifo|altsyncram:mem_rtl_0|altsyncram_8nb1:auto_generated|ram_block1a3                ; PORTBDATAOUT     ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|altera_avalon_dc_fifo:t2h0_fifo|out_payload[4]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|altera_avalon_dc_fifo:t2h0_fifo|altsyncram:mem_rtl_0|altsyncram_8nb1:auto_generated|ram_block1a4                ; PORTBDATAOUT     ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|altera_avalon_dc_fifo:t2h0_fifo|out_payload[5]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|altera_avalon_dc_fifo:t2h0_fifo|altsyncram:mem_rtl_0|altsyncram_8nb1:auto_generated|ram_block1a5                ; PORTBDATAOUT     ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|altera_avalon_dc_fifo:t2h0_fifo|out_payload[6]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|altera_avalon_dc_fifo:t2h0_fifo|altsyncram:mem_rtl_0|altsyncram_8nb1:auto_generated|ram_block1a6                ; PORTBDATAOUT     ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|altera_avalon_dc_fifo:t2h0_fifo|out_payload[7]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|altera_avalon_dc_fifo:t2h0_fifo|altsyncram:mem_rtl_0|altsyncram_8nb1:auto_generated|ram_block1a7                ; PORTBDATAOUT     ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|altera_avalon_dc_fifo:t2h0_fifo|out_payload[8]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|altera_avalon_dc_fifo:t2h0_fifo|altsyncram:mem_rtl_0|altsyncram_8nb1:auto_generated|ram_block1a8                ; PORTBDATAOUT     ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|altera_avalon_dc_fifo:t2h0_fifo|out_payload[9]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|altera_avalon_dc_fifo:t2h0_fifo|altsyncram:mem_rtl_0|altsyncram_8nb1:auto_generated|ram_block1a9                ; PORTBDATAOUT     ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|altera_avalon_dc_fifo:t2h0_fifo|out_payload[10]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|altera_avalon_dc_fifo:t2h0_fifo|altsyncram:mem_rtl_0|altsyncram_8nb1:auto_generated|ram_block1a10               ; PORTBDATAOUT     ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_mem:mem|readdata[0]~reg0  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_mem:mem|altsyncram:the_altsyncram|altsyncram_plc1:auto_generated|ram_block1a0  ; PORTADATAOUT     ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_mem:mem|readdata[1]~reg0  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_mem:mem|altsyncram:the_altsyncram|altsyncram_plc1:auto_generated|ram_block1a1  ; PORTADATAOUT     ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_mem:mem|readdata[2]~reg0  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_mem:mem|altsyncram:the_altsyncram|altsyncram_plc1:auto_generated|ram_block1a2  ; PORTADATAOUT     ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_mem:mem|readdata[3]~reg0  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_mem:mem|altsyncram:the_altsyncram|altsyncram_plc1:auto_generated|ram_block1a3  ; PORTADATAOUT     ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_mem:mem|readdata[4]~reg0  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_mem:mem|altsyncram:the_altsyncram|altsyncram_plc1:auto_generated|ram_block1a4  ; PORTADATAOUT     ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_mem:mem|readdata[5]~reg0  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_mem:mem|altsyncram:the_altsyncram|altsyncram_plc1:auto_generated|ram_block1a5  ; PORTADATAOUT     ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_mem:mem|readdata[6]~reg0  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_mem:mem|altsyncram:the_altsyncram|altsyncram_plc1:auto_generated|ram_block1a6  ; PORTADATAOUT     ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_mem:mem|readdata[7]~reg0  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_mem:mem|altsyncram:the_altsyncram|altsyncram_plc1:auto_generated|ram_block1a7  ; PORTADATAOUT     ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_mem:mem|readdata[8]~reg0  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_mem:mem|altsyncram:the_altsyncram|altsyncram_plc1:auto_generated|ram_block1a8  ; PORTADATAOUT     ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_mem:mem|readdata[9]~reg0  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_mem:mem|altsyncram:the_altsyncram|altsyncram_plc1:auto_generated|ram_block1a9  ; PORTADATAOUT     ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_mem:mem|readdata[10]~reg0 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_mem:mem|altsyncram:the_altsyncram|altsyncram_plc1:auto_generated|ram_block1a10 ; PORTADATAOUT     ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_mem:mem|readdata[11]~reg0 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_mem:mem|altsyncram:the_altsyncram|altsyncram_plc1:auto_generated|ram_block1a11 ; PORTADATAOUT     ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_mem:mem|readdata[12]~reg0 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_mem:mem|altsyncram:the_altsyncram|altsyncram_plc1:auto_generated|ram_block1a12 ; PORTADATAOUT     ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_mem:mem|readdata[13]~reg0 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_mem:mem|altsyncram:the_altsyncram|altsyncram_plc1:auto_generated|ram_block1a13 ; PORTADATAOUT     ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_mem:mem|readdata[14]~reg0 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_mem:mem|altsyncram:the_altsyncram|altsyncram_plc1:auto_generated|ram_block1a14 ; PORTADATAOUT     ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_mem:mem|readdata[15]~reg0 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_mem:mem|altsyncram:the_altsyncram|altsyncram_plc1:auto_generated|ram_block1a15 ; PORTADATAOUT     ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_mem:mem|readdata[16]~reg0 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_mem:mem|altsyncram:the_altsyncram|altsyncram_plc1:auto_generated|ram_block1a16 ; PORTADATAOUT     ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_mem:mem|readdata[17]~reg0 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_mem:mem|altsyncram:the_altsyncram|altsyncram_plc1:auto_generated|ram_block1a17 ; PORTADATAOUT     ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_mem:mem|readdata[18]~reg0 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_mem:mem|altsyncram:the_altsyncram|altsyncram_plc1:auto_generated|ram_block1a18 ; PORTADATAOUT     ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_mem:mem|readdata[19]~reg0 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_mem:mem|altsyncram:the_altsyncram|altsyncram_plc1:auto_generated|ram_block1a19 ; PORTADATAOUT     ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_mem:mem|readdata[20]~reg0 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_mem:mem|altsyncram:the_altsyncram|altsyncram_plc1:auto_generated|ram_block1a20 ; PORTADATAOUT     ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_mem:mem|readdata[21]~reg0 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_mem:mem|altsyncram:the_altsyncram|altsyncram_plc1:auto_generated|ram_block1a21 ; PORTADATAOUT     ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_mem:mem|readdata[22]~reg0 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_mem:mem|altsyncram:the_altsyncram|altsyncram_plc1:auto_generated|ram_block1a22 ; PORTADATAOUT     ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_mem:mem|readdata[23]~reg0 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_mem:mem|altsyncram:the_altsyncram|altsyncram_plc1:auto_generated|ram_block1a23 ; PORTADATAOUT     ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_mem:mem|readdata[24]~reg0 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_mem:mem|altsyncram:the_altsyncram|altsyncram_plc1:auto_generated|ram_block1a24 ; PORTADATAOUT     ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_mem:mem|readdata[25]~reg0 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_mem:mem|altsyncram:the_altsyncram|altsyncram_plc1:auto_generated|ram_block1a25 ; PORTADATAOUT     ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_mem:mem|readdata[26]~reg0 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_mem:mem|altsyncram:the_altsyncram|altsyncram_plc1:auto_generated|ram_block1a26 ; PORTADATAOUT     ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_mem:mem|readdata[27]~reg0 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_mem:mem|altsyncram:the_altsyncram|altsyncram_plc1:auto_generated|ram_block1a27 ; PORTADATAOUT     ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_mem:mem|readdata[28]~reg0 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_mem:mem|altsyncram:the_altsyncram|altsyncram_plc1:auto_generated|ram_block1a28 ; PORTADATAOUT     ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_mem:mem|readdata[29]~reg0 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_mem:mem|altsyncram:the_altsyncram|altsyncram_plc1:auto_generated|ram_block1a29 ; PORTADATAOUT     ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_mem:mem|readdata[30]~reg0 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_mem:mem|altsyncram:the_altsyncram|altsyncram_plc1:auto_generated|ram_block1a30 ; PORTADATAOUT     ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_mem:mem|readdata[31]~reg0 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_mem:mem|altsyncram:the_altsyncram|altsyncram_plc1:auto_generated|ram_block1a31 ; PORTADATAOUT     ;                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+---------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                         ;
+----------+----------------+--------------+-----------------+---------------+----------------+
; Name     ; Ignored Entity ; Ignored From ; Ignored To      ; Ignored Value ; Ignored Source ;
+----------+----------------+--------------+-----------------+---------------+----------------+
; Location ;                ;              ; ARDUINO_IO[0]   ; PIN_AB5       ; QSF Assignment ;
; Location ;                ;              ; ARDUINO_IO[10]  ; PIN_AB19      ; QSF Assignment ;
; Location ;                ;              ; ARDUINO_IO[11]  ; PIN_AA19      ; QSF Assignment ;
; Location ;                ;              ; ARDUINO_IO[12]  ; PIN_Y19       ; QSF Assignment ;
; Location ;                ;              ; ARDUINO_IO[13]  ; PIN_AB20      ; QSF Assignment ;
; Location ;                ;              ; ARDUINO_IO[14]  ; PIN_AB21      ; QSF Assignment ;
; Location ;                ;              ; ARDUINO_IO[15]  ; PIN_AA20      ; QSF Assignment ;
; Location ;                ;              ; ARDUINO_IO[1]   ; PIN_AB6       ; QSF Assignment ;
; Location ;                ;              ; ARDUINO_IO[2]   ; PIN_AB7       ; QSF Assignment ;
; Location ;                ;              ; ARDUINO_IO[3]   ; PIN_AB8       ; QSF Assignment ;
; Location ;                ;              ; ARDUINO_IO[4]   ; PIN_AB9       ; QSF Assignment ;
; Location ;                ;              ; ARDUINO_IO[5]   ; PIN_Y10       ; QSF Assignment ;
; Location ;                ;              ; ARDUINO_IO[6]   ; PIN_AA11      ; QSF Assignment ;
; Location ;                ;              ; ARDUINO_IO[7]   ; PIN_AA12      ; QSF Assignment ;
; Location ;                ;              ; ARDUINO_IO[8]   ; PIN_AB17      ; QSF Assignment ;
; Location ;                ;              ; ARDUINO_IO[9]   ; PIN_AA17      ; QSF Assignment ;
; Location ;                ;              ; ARDUINO_RESET_N ; PIN_F16       ; QSF Assignment ;
; Location ;                ;              ; CLOCK2_50       ; PIN_N14       ; QSF Assignment ;
; Location ;                ;              ; CLOCK_ADC_10    ; PIN_N5        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[0]    ; PIN_U17       ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[10]   ; PIN_T20       ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[11]   ; PIN_P20       ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[12]   ; PIN_R20       ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[1]    ; PIN_W19       ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[2]    ; PIN_V18       ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[3]    ; PIN_U18       ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[4]    ; PIN_U19       ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[5]    ; PIN_T18       ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[6]    ; PIN_T19       ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[7]    ; PIN_R18       ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[8]    ; PIN_P18       ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[9]    ; PIN_P19       ; QSF Assignment ;
; Location ;                ;              ; DRAM_BA[0]      ; PIN_T21       ; QSF Assignment ;
; Location ;                ;              ; DRAM_BA[1]      ; PIN_T22       ; QSF Assignment ;
; Location ;                ;              ; DRAM_CAS_N      ; PIN_U21       ; QSF Assignment ;
; Location ;                ;              ; DRAM_CKE        ; PIN_N22       ; QSF Assignment ;
; Location ;                ;              ; DRAM_CLK        ; PIN_L14       ; QSF Assignment ;
; Location ;                ;              ; DRAM_CS_N       ; PIN_U20       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[0]      ; PIN_Y21       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[10]     ; PIN_H21       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[11]     ; PIN_H22       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[12]     ; PIN_G22       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[13]     ; PIN_G20       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[14]     ; PIN_G19       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[15]     ; PIN_F22       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[1]      ; PIN_Y20       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[2]      ; PIN_AA22      ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[3]      ; PIN_AA21      ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[4]      ; PIN_Y22       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[5]      ; PIN_W22       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[6]      ; PIN_W20       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[7]      ; PIN_V21       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[8]      ; PIN_P21       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[9]      ; PIN_J22       ; QSF Assignment ;
; Location ;                ;              ; DRAM_LDQM       ; PIN_V22       ; QSF Assignment ;
; Location ;                ;              ; DRAM_RAS_N      ; PIN_U22       ; QSF Assignment ;
; Location ;                ;              ; DRAM_UDQM       ; PIN_J21       ; QSF Assignment ;
; Location ;                ;              ; DRAM_WE_N       ; PIN_V20       ; QSF Assignment ;
; Location ;                ;              ; GPIO[0]         ; PIN_V10       ; QSF Assignment ;
; Location ;                ;              ; GPIO[10]        ; PIN_W5        ; QSF Assignment ;
; Location ;                ;              ; GPIO[11]        ; PIN_AA15      ; QSF Assignment ;
; Location ;                ;              ; GPIO[12]        ; PIN_AA14      ; QSF Assignment ;
; Location ;                ;              ; GPIO[13]        ; PIN_W13       ; QSF Assignment ;
; Location ;                ;              ; GPIO[14]        ; PIN_W12       ; QSF Assignment ;
; Location ;                ;              ; GPIO[15]        ; PIN_AB13      ; QSF Assignment ;
; Location ;                ;              ; GPIO[16]        ; PIN_AB12      ; QSF Assignment ;
; Location ;                ;              ; GPIO[17]        ; PIN_Y11       ; QSF Assignment ;
; Location ;                ;              ; GPIO[18]        ; PIN_AB11      ; QSF Assignment ;
; Location ;                ;              ; GPIO[19]        ; PIN_W11       ; QSF Assignment ;
; Location ;                ;              ; GPIO[1]         ; PIN_W10       ; QSF Assignment ;
; Location ;                ;              ; GPIO[20]        ; PIN_AB10      ; QSF Assignment ;
; Location ;                ;              ; GPIO[21]        ; PIN_AA10      ; QSF Assignment ;
; Location ;                ;              ; GPIO[22]        ; PIN_AA9       ; QSF Assignment ;
; Location ;                ;              ; GPIO[23]        ; PIN_Y8        ; QSF Assignment ;
; Location ;                ;              ; GPIO[24]        ; PIN_AA8       ; QSF Assignment ;
; Location ;                ;              ; GPIO[25]        ; PIN_Y7        ; QSF Assignment ;
; Location ;                ;              ; GPIO[26]        ; PIN_AA7       ; QSF Assignment ;
; Location ;                ;              ; GPIO[27]        ; PIN_Y6        ; QSF Assignment ;
; Location ;                ;              ; GPIO[28]        ; PIN_AA6       ; QSF Assignment ;
; Location ;                ;              ; GPIO[29]        ; PIN_Y5        ; QSF Assignment ;
; Location ;                ;              ; GPIO[2]         ; PIN_V9        ; QSF Assignment ;
; Location ;                ;              ; GPIO[30]        ; PIN_AA5       ; QSF Assignment ;
; Location ;                ;              ; GPIO[31]        ; PIN_Y4        ; QSF Assignment ;
; Location ;                ;              ; GPIO[32]        ; PIN_AB3       ; QSF Assignment ;
; Location ;                ;              ; GPIO[33]        ; PIN_Y3        ; QSF Assignment ;
; Location ;                ;              ; GPIO[34]        ; PIN_AB2       ; QSF Assignment ;
; Location ;                ;              ; GPIO[35]        ; PIN_AA2       ; QSF Assignment ;
; Location ;                ;              ; GPIO[3]         ; PIN_W9        ; QSF Assignment ;
; Location ;                ;              ; GPIO[4]         ; PIN_V8        ; QSF Assignment ;
; Location ;                ;              ; GPIO[5]         ; PIN_W8        ; QSF Assignment ;
; Location ;                ;              ; GPIO[6]         ; PIN_V7        ; QSF Assignment ;
; Location ;                ;              ; GPIO[7]         ; PIN_W7        ; QSF Assignment ;
; Location ;                ;              ; GPIO[8]         ; PIN_W6        ; QSF Assignment ;
; Location ;                ;              ; GPIO[9]         ; PIN_V5        ; QSF Assignment ;
; Location ;                ;              ; G_SENSOR_CS_N   ; PIN_AB16      ; QSF Assignment ;
; Location ;                ;              ; G_SENSOR_INT[1] ; PIN_Y14       ; QSF Assignment ;
; Location ;                ;              ; G_SENSOR_INT[2] ; PIN_Y13       ; QSF Assignment ;
; Location ;                ;              ; G_SENSOR_SCLK   ; PIN_AB15      ; QSF Assignment ;
; Location ;                ;              ; G_SENSOR_SDI    ; PIN_V11       ; QSF Assignment ;
; Location ;                ;              ; G_SENSOR_SDO    ; PIN_V12       ; QSF Assignment ;
; Location ;                ;              ; HEX0[0]         ; PIN_C14       ; QSF Assignment ;
; Location ;                ;              ; HEX0[1]         ; PIN_E15       ; QSF Assignment ;
; Location ;                ;              ; HEX0[2]         ; PIN_C15       ; QSF Assignment ;
; Location ;                ;              ; HEX0[3]         ; PIN_C16       ; QSF Assignment ;
; Location ;                ;              ; HEX0[4]         ; PIN_E16       ; QSF Assignment ;
; Location ;                ;              ; HEX0[5]         ; PIN_D17       ; QSF Assignment ;
; Location ;                ;              ; HEX0[6]         ; PIN_C17       ; QSF Assignment ;
; Location ;                ;              ; HEX0[7]         ; PIN_D15       ; QSF Assignment ;
; Location ;                ;              ; HEX1[0]         ; PIN_C18       ; QSF Assignment ;
; Location ;                ;              ; HEX1[1]         ; PIN_D18       ; QSF Assignment ;
; Location ;                ;              ; HEX1[2]         ; PIN_E18       ; QSF Assignment ;
; Location ;                ;              ; HEX1[3]         ; PIN_B16       ; QSF Assignment ;
; Location ;                ;              ; HEX1[4]         ; PIN_A17       ; QSF Assignment ;
; Location ;                ;              ; HEX1[5]         ; PIN_A18       ; QSF Assignment ;
; Location ;                ;              ; HEX1[6]         ; PIN_B17       ; QSF Assignment ;
; Location ;                ;              ; HEX1[7]         ; PIN_A16       ; QSF Assignment ;
; Location ;                ;              ; HEX2[0]         ; PIN_B20       ; QSF Assignment ;
; Location ;                ;              ; HEX2[1]         ; PIN_A20       ; QSF Assignment ;
; Location ;                ;              ; HEX2[2]         ; PIN_B19       ; QSF Assignment ;
; Location ;                ;              ; HEX2[3]         ; PIN_A21       ; QSF Assignment ;
; Location ;                ;              ; HEX2[4]         ; PIN_B21       ; QSF Assignment ;
; Location ;                ;              ; HEX2[5]         ; PIN_C22       ; QSF Assignment ;
; Location ;                ;              ; HEX2[6]         ; PIN_B22       ; QSF Assignment ;
; Location ;                ;              ; HEX2[7]         ; PIN_A19       ; QSF Assignment ;
; Location ;                ;              ; HEX3[0]         ; PIN_F21       ; QSF Assignment ;
; Location ;                ;              ; HEX3[1]         ; PIN_E22       ; QSF Assignment ;
; Location ;                ;              ; HEX3[2]         ; PIN_E21       ; QSF Assignment ;
; Location ;                ;              ; HEX3[3]         ; PIN_C19       ; QSF Assignment ;
; Location ;                ;              ; HEX3[4]         ; PIN_C20       ; QSF Assignment ;
; Location ;                ;              ; HEX3[5]         ; PIN_D19       ; QSF Assignment ;
; Location ;                ;              ; HEX3[6]         ; PIN_E17       ; QSF Assignment ;
; Location ;                ;              ; HEX3[7]         ; PIN_D22       ; QSF Assignment ;
; Location ;                ;              ; HEX4[0]         ; PIN_F18       ; QSF Assignment ;
; Location ;                ;              ; HEX4[1]         ; PIN_E20       ; QSF Assignment ;
; Location ;                ;              ; HEX4[2]         ; PIN_E19       ; QSF Assignment ;
; Location ;                ;              ; HEX4[3]         ; PIN_J18       ; QSF Assignment ;
; Location ;                ;              ; HEX4[4]         ; PIN_H19       ; QSF Assignment ;
; Location ;                ;              ; HEX4[5]         ; PIN_F19       ; QSF Assignment ;
; Location ;                ;              ; HEX4[6]         ; PIN_F20       ; QSF Assignment ;
; Location ;                ;              ; HEX4[7]         ; PIN_F17       ; QSF Assignment ;
; Location ;                ;              ; HEX5[0]         ; PIN_J20       ; QSF Assignment ;
; Location ;                ;              ; HEX5[1]         ; PIN_K20       ; QSF Assignment ;
; Location ;                ;              ; HEX5[2]         ; PIN_L18       ; QSF Assignment ;
; Location ;                ;              ; HEX5[3]         ; PIN_N18       ; QSF Assignment ;
; Location ;                ;              ; HEX5[4]         ; PIN_M20       ; QSF Assignment ;
; Location ;                ;              ; HEX5[5]         ; PIN_N19       ; QSF Assignment ;
; Location ;                ;              ; HEX5[6]         ; PIN_N20       ; QSF Assignment ;
; Location ;                ;              ; HEX5[7]         ; PIN_L19       ; QSF Assignment ;
; Location ;                ;              ; KEY[0]          ; PIN_B8        ; QSF Assignment ;
; Location ;                ;              ; KEY[1]          ; PIN_A7        ; QSF Assignment ;
; Location ;                ;              ; LEDR[0]         ; PIN_A8        ; QSF Assignment ;
; Location ;                ;              ; LEDR[1]         ; PIN_A9        ; QSF Assignment ;
; Location ;                ;              ; LEDR[2]         ; PIN_A10       ; QSF Assignment ;
; Location ;                ;              ; LEDR[3]         ; PIN_B10       ; QSF Assignment ;
; Location ;                ;              ; LEDR[4]         ; PIN_D13       ; QSF Assignment ;
; Location ;                ;              ; LEDR[5]         ; PIN_C13       ; QSF Assignment ;
; Location ;                ;              ; LEDR[6]         ; PIN_E14       ; QSF Assignment ;
; Location ;                ;              ; LEDR[7]         ; PIN_D14       ; QSF Assignment ;
; Location ;                ;              ; LEDR[8]         ; PIN_A11       ; QSF Assignment ;
; Location ;                ;              ; LEDR[9]         ; PIN_B11       ; QSF Assignment ;
; Location ;                ;              ; SW[0]           ; PIN_C10       ; QSF Assignment ;
; Location ;                ;              ; SW[1]           ; PIN_C11       ; QSF Assignment ;
; Location ;                ;              ; SW[2]           ; PIN_D12       ; QSF Assignment ;
; Location ;                ;              ; SW[3]           ; PIN_C12       ; QSF Assignment ;
; Location ;                ;              ; SW[4]           ; PIN_A12       ; QSF Assignment ;
; Location ;                ;              ; SW[5]           ; PIN_B12       ; QSF Assignment ;
; Location ;                ;              ; SW[6]           ; PIN_A13       ; QSF Assignment ;
; Location ;                ;              ; SW[7]           ; PIN_A14       ; QSF Assignment ;
; Location ;                ;              ; SW[8]           ; PIN_B14       ; QSF Assignment ;
; Location ;                ;              ; SW[9]           ; PIN_F15       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[0]        ; PIN_P1        ; QSF Assignment ;
; Location ;                ;              ; VGA_B[1]        ; PIN_T1        ; QSF Assignment ;
; Location ;                ;              ; VGA_B[2]        ; PIN_P4        ; QSF Assignment ;
; Location ;                ;              ; VGA_B[3]        ; PIN_N2        ; QSF Assignment ;
; Location ;                ;              ; VGA_G[0]        ; PIN_W1        ; QSF Assignment ;
; Location ;                ;              ; VGA_G[1]        ; PIN_T2        ; QSF Assignment ;
; Location ;                ;              ; VGA_G[2]        ; PIN_R2        ; QSF Assignment ;
; Location ;                ;              ; VGA_G[3]        ; PIN_R1        ; QSF Assignment ;
; Location ;                ;              ; VGA_HS          ; PIN_N3        ; QSF Assignment ;
; Location ;                ;              ; VGA_R[0]        ; PIN_AA1       ; QSF Assignment ;
; Location ;                ;              ; VGA_R[1]        ; PIN_V1        ; QSF Assignment ;
; Location ;                ;              ; VGA_R[2]        ; PIN_Y2        ; QSF Assignment ;
; Location ;                ;              ; VGA_R[3]        ; PIN_Y1        ; QSF Assignment ;
; Location ;                ;              ; VGA_VS          ; PIN_N1        ; QSF Assignment ;
+----------+----------------+--------------+-----------------+---------------+----------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 7227 ) ; 0.00 % ( 0 / 7227 )        ; 0.00 % ( 0 / 7227 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 7227 ) ; 0.00 % ( 0 / 7227 )        ; 0.00 % ( 0 / 7227 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 2081 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 5105 )   ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 41 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/output_files/adc.pin.


+----------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                              ;
+---------------------------------------------+------------------------------+
; Resource                                    ; Usage                        ;
+---------------------------------------------+------------------------------+
; Total logic elements                        ; 4,719 / 49,760 ( 9 % )       ;
;     -- Combinational with no register       ; 1500                         ;
;     -- Register only                        ; 1030                         ;
;     -- Combinational with a register        ; 2189                         ;
;                                             ;                              ;
; Logic element usage by number of LUT inputs ;                              ;
;     -- 4 input functions                    ; 1525                         ;
;     -- 3 input functions                    ; 1163                         ;
;     -- <=2 input functions                  ; 1001                         ;
;     -- Register only                        ; 1030                         ;
;                                             ;                              ;
; Logic elements by mode                      ;                              ;
;     -- normal mode                          ; 3085                         ;
;     -- arithmetic mode                      ; 604                          ;
;                                             ;                              ;
; Total registers*                            ; 3,219 / 51,509 ( 6 % )       ;
;     -- Dedicated logic registers            ; 3,219 / 49,760 ( 6 % )       ;
;     -- I/O registers                        ; 0 / 1,749 ( 0 % )            ;
;                                             ;                              ;
; Total LABs:  partially or completely used   ; 396 / 3,110 ( 13 % )         ;
; Virtual pins                                ; 0                            ;
; I/O pins                                    ; 1 / 360 ( < 1 % )            ;
;     -- Clock pins                           ; 1 / 8 ( 13 % )               ;
;     -- Dedicated input pins                 ; 1 / 1 ( 100 % )              ;
;                                             ;                              ;
; M9Ks                                        ; 41 / 182 ( 23 % )            ;
; UFM blocks                                  ; 0 / 1 ( 0 % )                ;
; ADC blocks                                  ; 1 / 2 ( 50 % )               ;
; Total block memory bits                     ; 271,200 / 1,677,312 ( 16 % ) ;
; Total block memory implementation bits      ; 377,856 / 1,677,312 ( 23 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 288 ( 0 % )              ;
; PLLs                                        ; 1 / 4 ( 25 % )               ;
; Global signals                              ; 10                           ;
;     -- Global clocks                        ; 10 / 20 ( 50 % )             ;
; JTAGs                                       ; 1 / 1 ( 100 % )              ;
; CRC blocks                                  ; 0 / 1 ( 0 % )                ;
; Remote update blocks                        ; 0 / 1 ( 0 % )                ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )                ;
; Impedance control blocks                    ; 0 / 1 ( 0 % )                ;
; Average interconnect usage (total/H/V)      ; 2.3% / 2.3% / 2.4%           ;
; Peak interconnect usage (total/H/V)         ; 14.2% / 13.3% / 17.5%        ;
; Maximum fan-out                             ; 2685                         ;
; Highest non-global fan-out                  ; 93                           ;
; Total fan-out                               ; 24966                        ;
; Average fan-out                             ; 3.24                         ;
+---------------------------------------------+------------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+----------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                ;
+---------------------------------------------+----------------------+----------------------+--------------------------------+
; Statistic                                   ; Top                  ; sld_hub:auto_hub     ; hard_block:auto_generated_inst ;
+---------------------------------------------+----------------------+----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                  ; Low                  ; Low                            ;
;                                             ;                      ;                      ;                                ;
; Total logic elements                        ; 1426 / 49760 ( 3 % ) ; 3293 / 49760 ( 7 % ) ; 0 / 49760 ( 0 % )              ;
;     -- Combinational with no register       ; 593                  ; 907                  ; 0                              ;
;     -- Register only                        ; 223                  ; 807                  ; 0                              ;
;     -- Combinational with a register        ; 610                  ; 1579                 ; 0                              ;
;                                             ;                      ;                      ;                                ;
; Logic element usage by number of LUT inputs ;                      ;                      ;                                ;
;     -- 4 input functions                    ; 561                  ; 964                  ; 0                              ;
;     -- 3 input functions                    ; 279                  ; 884                  ; 0                              ;
;     -- <=2 input functions                  ; 363                  ; 638                  ; 0                              ;
;     -- Register only                        ; 223                  ; 807                  ; 0                              ;
;                                             ;                      ;                      ;                                ;
; Logic elements by mode                      ;                      ;                      ;                                ;
;     -- normal mode                          ; 1008                 ; 2077                 ; 0                              ;
;     -- arithmetic mode                      ; 195                  ; 409                  ; 0                              ;
;                                             ;                      ;                      ;                                ;
; Total registers                             ; 833                  ; 2386                 ; 0                              ;
;     -- Dedicated logic registers            ; 833 / 49760 ( 2 % )  ; 2386 / 49760 ( 5 % ) ; 0 / 49760 ( 0 % )              ;
;     -- I/O registers                        ; 0                    ; 0                    ; 0                              ;
;                                             ;                      ;                      ;                                ;
; Total LABs:  partially or completely used   ; 123 / 3110 ( 4 % )   ; 277 / 3110 ( 9 % )   ; 0 / 3110 ( 0 % )               ;
;                                             ;                      ;                      ;                                ;
; Virtual pins                                ; 0                    ; 0                    ; 0                              ;
; I/O pins                                    ; 1                    ; 0                    ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 288 ( 0 % )      ; 0 / 288 ( 0 % )      ; 0 / 288 ( 0 % )                ;
; Total memory bits                           ; 1536                 ; 269664               ; 0                              ;
; Total RAM block bits                        ; 18432                ; 359424               ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                  ;
; PLL                                         ; 0 / 4 ( 0 % )        ; 0 / 4 ( 0 % )        ; 1 / 4 ( 25 % )                 ;
; M9K                                         ; 2 / 182 ( 1 % )      ; 39 / 182 ( 21 % )    ; 0 / 182 ( 0 % )                ;
; Clock control block                         ; 6 / 24 ( 25 % )      ; 4 / 24 ( 16 % )      ; 0 / 24 ( 0 % )                 ;
; User Flash Memory                           ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                  ;
; Analog-to-Digital Converter                 ; 2 / 2 ( 100 % )      ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )                  ;
;                                             ;                      ;                      ;                                ;
; Connections                                 ;                      ;                      ;                                ;
;     -- Input Connections                    ; 575                  ; 2560                 ; 1                              ;
;     -- Registered Input Connections         ; 314                  ; 2479                 ; 0                              ;
;     -- Output Connections                   ; 2837                 ; 295                  ; 4                              ;
;     -- Registered Output Connections        ; 30                   ; 233                  ; 0                              ;
;                                             ;                      ;                      ;                                ;
; Internal Connections                        ;                      ;                      ;                                ;
;     -- Total Connections                    ; 9404                 ; 18519                ; 26                             ;
;     -- Registered Connections               ; 2467                 ; 10279                ; 0                              ;
;                                             ;                      ;                      ;                                ;
; External Connections                        ;                      ;                      ;                                ;
;     -- Top                                  ; 552                  ; 2855                 ; 5                              ;
;     -- sld_hub:auto_hub                     ; 2855                 ; 0                    ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 5                    ; 0                    ; 0                              ;
;                                             ;                      ;                      ;                                ;
; Partition Interface                         ;                      ;                      ;                                ;
;     -- Input Ports                          ; 86                   ; 144                  ; 1                              ;
;     -- Output Ports                         ; 54                   ; 161                  ; 2                              ;
;     -- Bidir Ports                          ; 0                    ; 0                    ; 0                              ;
;                                             ;                      ;                      ;                                ;
; Registered Ports                            ;                      ;                      ;                                ;
;     -- Registered Input Ports               ; 0                    ; 11                   ; 0                              ;
;     -- Registered Output Ports              ; 0                    ; 82                   ; 0                              ;
;                                             ;                      ;                      ;                                ;
; Port Connectivity                           ;                      ;                      ;                                ;
;     -- Input Ports driven by GND            ; 0                    ; 22                   ; 0                              ;
;     -- Output Ports driven by GND           ; 0                    ; 66                   ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                    ; 0                              ;
;     -- Input Ports with no Source           ; 0                    ; 81                   ; 0                              ;
;     -- Output Ports with no Source          ; 0                    ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                    ; 86                   ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                    ; 114                  ; 0                              ;
+---------------------------------------------+----------------------+----------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; CLOCK_50 ; P11   ; 3        ; 34           ; 0            ; 28           ; 2686                  ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                         ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+
; Location ; Pin Name                                           ; Reserved As                    ; User Signal Name    ; Pin Type         ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+
; H2       ; DIFFIO_RX_L17n, DIFFOUT_L17n, TMS, Low_Speed       ; Reserved as secondary function ; altera_reserved_tms ; Dual Purpose Pin ;
; G2       ; DIFFIO_RX_L17p, DIFFOUT_L17p, TCK, Low_Speed       ; Reserved as secondary function ; altera_reserved_tck ; Dual Purpose Pin ;
; L4       ; DIFFIO_RX_L18n, DIFFOUT_L18n, TDI, Low_Speed       ; Reserved as secondary function ; altera_reserved_tdi ; Dual Purpose Pin ;
; M5       ; DIFFIO_RX_L18p, DIFFOUT_L18p, TDO, Low_Speed       ; Reserved as secondary function ; altera_reserved_tdo ; Dual Purpose Pin ;
; H10      ; CONFIG_SEL, Low_Speed                              ; Reserved as secondary function ; ~ALTERA_CONFIG_SEL~ ; Dual Purpose Pin ;
; H9       ; nCONFIG, Low_Speed                                 ; Reserved as secondary function ; ~ALTERA_nCONFIG~    ; Dual Purpose Pin ;
; G9       ; DIFFIO_RX_T50p, DIFFOUT_T50p, nSTATUS, Low_Speed   ; Reserved as secondary function ; ~ALTERA_nSTATUS~    ; Dual Purpose Pin ;
; F8       ; DIFFIO_RX_T50n, DIFFOUT_T50n, CONF_DONE, Low_Speed ; Reserved as secondary function ; ~ALTERA_CONF_DONE~  ; Dual Purpose Pin ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+


+-------------------------------------------------------------+
; I/O Bank Usage                                              ;
+----------+-------------------+---------------+--------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ;
+----------+-------------------+---------------+--------------+
; 1A       ; 16 / 16 ( 100 % ) ; 2.5V          ; --           ;
; 1B       ; 4 / 24 ( 17 % )   ; 2.5V          ; --           ;
; 2        ; 0 / 36 ( 0 % )    ; 2.5V          ; --           ;
; 3        ; 1 / 48 ( 2 % )    ; 2.5V          ; --           ;
; 4        ; 0 / 48 ( 0 % )    ; 2.5V          ; --           ;
; 5        ; 0 / 40 ( 0 % )    ; 2.5V          ; --           ;
; 6        ; 0 / 60 ( 0 % )    ; 2.5V          ; --           ;
; 7        ; 0 / 52 ( 0 % )    ; 2.5V          ; --           ;
; 8        ; 4 / 36 ( 11 % )   ; 2.5V          ; --           ;
+----------+-------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                            ;
+----------+------------+----------+--------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                       ; Dir.   ; I/O Standard          ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+--------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; A2       ; 481        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 483        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 475        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 473        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 471        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 445        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 447        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ; 449        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A10      ; 439        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 437        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 435        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ; 433        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 425        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 421        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ; 419        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A17      ; 407        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A18      ; 405        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A19      ; 403        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A20      ; 401        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A21      ; 371        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; A22      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AA1      ; 133        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA2      ; 135        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA3      ; 153        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; AA4      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AA5      ; 157        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA6      ; 156        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA7      ; 158        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA8      ; 165        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA9      ; 169        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA10     ; 170        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA11     ; 180        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA12     ; 182        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA13     ; 197        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; AA14     ; 201        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA15     ; 205        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA16     ; 211        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA17     ; 212        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA18     ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AA19     ; 217        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA20     ; 227        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA21     ; 245        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; AA22     ; 247        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; AB1      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AB2      ; 145        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB3      ; 147        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB4      ; 155        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB5      ; 159        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB6      ; 161        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB7      ; 163        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB8      ; 167        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB9      ; 171        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB10     ; 177        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB11     ; 179        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB12     ; 181        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB13     ; 183        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB14     ; 199        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB15     ; 203        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB16     ; 209        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB17     ; 241        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB18     ; 243        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB19     ; 213        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB20     ; 215        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB21     ; 225        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB22     ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B1       ; 495        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B2       ; 493        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B3       ; 484        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 486        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 485        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B7       ; 469        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 451        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B10      ; 448        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 443        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ; 441        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B13      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B14      ; 427        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ; 423        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; B16      ; 417        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B17      ; 402        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B18      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B19      ; 399        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B20      ; 369        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; B21      ; 367        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; B22      ; 365        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 33         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; C2       ; 499        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C3       ; 497        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ; 487        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C5       ; 489        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C6       ; 477        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C7       ; 467        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C8       ; 465        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 450        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ; 442        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C11      ; 440        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C12      ; 436        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C13      ; 426        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C14      ; 424        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 418        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C16      ; 416        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C17      ; 391        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C18      ; 400        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C19      ; 397        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C20      ; 357        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; C21      ; 347        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; C22      ; 343        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 35         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 31         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D3       ; 29         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D4       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D5       ; 491        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 496        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ; 479        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; D8       ; 472        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 474        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ; 476        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D11      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D12      ; 438        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ; 431        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D14      ; 428        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 404        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D16      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D17      ; 389        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D18      ; 385        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D19      ; 359        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D20      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D21      ; 345        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; D22      ; 341        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 41         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E2       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; E3       ; 3          ; 1A       ; ~ALTERA_ADC2IN8~                     ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; E4       ; 1          ; 1A       ; ~ALTERA_ADC2IN1~                     ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; E5       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; E6       ; 498        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; E8       ; 488        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 478        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 466        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 464        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ; 429        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E13      ; 430        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E14      ; 406        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E15      ; 390        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E16      ; 388        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E17      ; 366        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E18      ; 387        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E19      ; 352        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E20      ; 355        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E21      ; 335        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E22      ; 333        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F1       ; 47         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 43         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 7          ; 1A       ; ~ALTERA_ADC2IN4~                     ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; F4       ; 2          ; 1A       ; ~ALTERA_ADC1IN2~                     ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; F5       ; 0          ; 1A       ; ~ALTERA_ADC1IN1~                     ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; F6       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; F7       ; 490        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 494        ; 8        ; ~ALTERA_CONF_DONE~ / RESERVED_INPUT  ; input  ; 2.5 V Schmitt Trigger ;         ; Column I/O ; N               ; no       ; Off          ;
; F9       ;            ; 8        ; VCCIO8                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; F10      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ; 8        ; VCCIO8                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; 7        ; VCCIO7                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; F14      ;            ; 7        ; VCCIO7                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; F15      ; 398        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; F16      ; 396        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; F17      ; 364        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F18      ; 354        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F19      ; 353        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F20      ; 342        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F21      ; 340        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F22      ; 331        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G1       ; 45         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 34         ; 1B       ; altera_reserved_tck                  ; input  ; 2.5 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; Off          ;
; G3       ; 11         ; 1A       ; ~ALTERA_ADC2IN6~                     ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; G4       ; 5          ; 1A       ; ~ALTERA_ADC2IN3~                     ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; G5       ;            ;          ; ANAIN1                               ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; G6       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCD_PLL3                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G9       ; 492        ; 8        ; ~ALTERA_nSTATUS~ / RESERVED_INPUT    ; input  ; 2.5 V Schmitt Trigger ;         ; Column I/O ; N               ; no       ; Off          ;
; G10      ;            ; 8        ; VCCIO8                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G11      ;            ; 8        ; VCCIO8                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G12      ;            ; 7        ; VCCIO7                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G13      ;            ; 7        ; VCCIO7                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G14      ;            ; 7        ; VCCIO7                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G16      ;            ;          ; VCCD_PLL2                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; G17      ; 386        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G18      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G19      ; 330        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G20      ; 328        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G21      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G22      ; 329        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 44         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H2       ; 32         ; 1B       ; altera_reserved_tms                  ; input  ; 2.5 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; Off          ;
; H3       ; 10         ; 1A       ; ~ALTERA_ADC1IN6~                     ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; H4       ; 9          ; 1A       ; ~ALTERA_ADC2IN5~                     ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; H5       ;            ;          ; REFGND                               ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; ADC_VREF                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; H7       ;            ; --       ; VCCA_ADC                             ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H8       ;            ; --       ; VCCA3                                ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H9       ; 482        ; 8        ; ~ALTERA_nCONFIG~ / RESERVED_INPUT    ; input  ; 2.5 V Schmitt Trigger ;         ; Column I/O ; N               ; no       ; Off          ;
; H10      ; 480        ; 8        ; ~ALTERA_CONFIG_SEL~ / RESERVED_INPUT ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; H11      ; 470        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; H12      ; 444        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; H13      ; 432        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; H14      ; 420        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; H15      ;            ; --       ; VCCA2                                ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H16      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H17      ; 384        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H18      ; 374        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H19      ; 372        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H20      ; 375        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H21      ; 323        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H22      ; 321        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J1       ; 46         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J3       ; 15         ; 1A       ; ~ALTERA_ADC2IN2~                     ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; J4       ; 8          ; 1A       ; ~ALTERA_ADC1IN5~                     ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; J5       ;            ;          ; ANAIN2                               ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; J6       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; VCCINT                               ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; J8       ; 4          ; 1A       ; ~ALTERA_ADC1IN3~                     ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; J9       ; 6          ; 1A       ; ~ALTERA_ADC1IN4~                     ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; J10      ; 468        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; J11      ; 446        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; J12      ; 434        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; J13      ; 422        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; J14      ; 368        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 370        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J17      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; J18      ; 362        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J19      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J20      ; 373        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J21      ; 327        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J22      ; 325        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 49         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 37         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K4       ; 13         ; 1A       ; ~ALTERA_ADC2IN7~                     ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; K5       ; 12         ; 1A       ; ~ALTERA_ADC1IN7~                     ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; K6       ; 14         ; 1A       ; ~ALTERA_ADC1IN8~                     ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; K7       ;            ; 1A       ; VCCIO1A                              ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; K8       ; 28         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K9       ; 30         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K10      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; K14      ; 356        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K15      ; 358        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; K17      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; K18      ; 360        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K19      ; 361        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K20      ; 363        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K21      ; 326        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K22      ; 324        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 51         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 39         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ;            ;          ; DNU                                  ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; L4       ; 36         ; 1B       ; altera_reserved_tdi                  ; input  ; 2.5 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; Off          ;
; L5       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L6       ;            ; 1A       ; VCCIO1A                              ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; L7       ;            ; 1B       ; VCCIO1B                              ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; L8       ; 40         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L9       ; 42         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L10      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; L11      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L14      ; 344        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L15      ; 346        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; L17      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L18      ; 350        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L19      ; 349        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L20      ; 351        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L21      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L22      ; 314        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 79         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M2       ; 77         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ; 50         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M4       ; 48         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M5       ; 38         ; 1B       ; altera_reserved_tdo                  ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; M6       ;            ; 1B       ; VCCIO1B                              ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; M7       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M8       ; 72         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M9       ; 74         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M10      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; M13      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; M14      ; 334        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M15      ; 332        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M16      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M17      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; M18      ; 348        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M19      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M20      ; 337        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M21      ; 312        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M22      ; 315        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N1       ; 87         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 75         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 73         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N4       ; 56         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N5       ; 58         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N6       ;            ; 2        ; VCCIO2                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; N7       ;            ; 2        ; VCCIO2                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; N8       ; 84         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N9       ; 86         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N10      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; N14      ; 320        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 322        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ;            ; 5        ; VCCIO5                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; N17      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; N18      ; 336        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N19      ; 338        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N20      ; 339        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N21      ; 313        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N22      ; 307        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 85         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; P3       ; 76         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P4       ; 57         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P5       ; 59         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P6       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; P7       ;            ; 2        ; VCCIO2                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 96         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P9       ; 142        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; P10      ; 154        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; P11      ; 166        ; 3        ; CLOCK_50                             ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; P12      ; 178        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; P13      ; 198        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; P14      ; 306        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P15      ; 304        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ;            ; 5        ; VCCIO5                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; P17      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; P18      ; 310        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P19      ; 309        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P20      ; 311        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P21      ; 305        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P22      ; 303        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; R1       ; 121        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ; 123        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R3       ; 78         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R4       ; 80         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R5       ; 82         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R6       ;            ; 2        ; VCCIO2                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; R7       ; 98         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R8       ;            ; --       ; VCCA1                                ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; R9       ; 140        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R10      ; 152        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 164        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 176        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 196        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 294        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R15      ; 292        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R16      ;            ; 5        ; VCCIO5                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; R17      ;            ; 5        ; VCCIO5                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; R18      ; 308        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R19      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; R20      ; 299        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R21      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; R22      ; 301        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ; 81         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T2       ; 83         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T3       ; 88         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T4       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T5       ; 120        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T6       ; 122        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T7       ;            ;          ; VCCD_PLL1                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; T8       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T9       ;            ; 3        ; VCCIO3                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T10      ;            ; 3        ; VCCIO3                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T11      ;            ; 3        ; VCCIO3                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T12      ;            ; 4        ; VCCIO4                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T13      ;            ; 4        ; VCCIO4                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T14      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T15      ;            ; --       ; VCCA4                                ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T16      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T17      ;            ; 5        ; VCCIO5                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T18      ; 298        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T19      ; 296        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T20      ; 297        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T21      ; 293        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T22      ; 295        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U1       ; 89         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U2       ; 90         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U3       ; 93         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U4       ; 92         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U5       ; 94         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U6       ; 128        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; U7       ; 130        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; U8       ;            ; 3        ; VCCIO3                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U9       ;            ; 3        ; VCCIO3                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U10      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; U11      ;            ; 4        ; VCCIO4                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U12      ;            ; 4        ; VCCIO4                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U13      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; U14      ;            ; 4        ; VCCIO4                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U15      ; 208        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; U16      ;            ;          ; VCCD_PLL4                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ; 246        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U18      ; 244        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U19      ; 282        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U20      ; 290        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U21      ; 300        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U22      ; 302        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V1       ; 91         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V2       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; V3       ; 95         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V4       ; 125        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V5       ; 127        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V6       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; V7       ; 136        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V8       ; 138        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V9       ; 160        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V10      ; 162        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V11      ; 172        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V12      ; 174        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V13      ; 192        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V14      ; 204        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V15      ; 216        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V16      ; 210        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V17      ; 242        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V18      ; 280        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V19      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; V20      ; 288        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V21      ; 289        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V22      ; 291        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; W1       ; 97         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; W2       ; 99         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; W3       ; 134        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W4       ; 132        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W5       ; 124        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W6       ; 126        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W7       ; 148        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W8       ; 150        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W9       ; 144        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W10      ; 146        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W11      ; 173        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W12      ; 193        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W13      ; 195        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W14      ; 194        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W15      ; 206        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W16      ; 218        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W17      ; 240        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W18      ; 226        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W19      ; 284        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; W20      ; 286        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; W21      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; W22      ; 283        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; Y1       ; 129        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y2       ; 131        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y3       ; 149        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y4       ; 151        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y5       ; 137        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y6       ; 139        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y7       ; 141        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y8       ; 143        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y9       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; Y10      ; 168        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y11      ; 175        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y12      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; Y13      ; 200        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y14      ; 202        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y15      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; Y16      ; 207        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y17      ; 214        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y18      ; 219        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y19      ; 224        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y20      ; 285        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; Y21      ; 287        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; Y22      ; 281        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
+----------+------------+----------+--------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                    ;
+-------------------------------+----------------------------------------------------------------+
; Name                          ; adc:u0|adc_altpll_0:altpll_0|adc_altpll_0_altpll_5q22:sd1|pll7 ;
+-------------------------------+----------------------------------------------------------------+
; SDC pin name                  ; u0|altpll_0|sd1|pll7                                           ;
; PLL mode                      ; Normal                                                         ;
; Compensate clock              ; clock0                                                         ;
; Compensated input/output pins ; --                                                             ;
; Switchover type               ; --                                                             ;
; Input frequency 0             ; 50.0 MHz                                                       ;
; Input frequency 1             ; --                                                             ;
; Nominal PFD frequency         ; 50.0 MHz                                                       ;
; Nominal VCO frequency         ; 600.0 MHz                                                      ;
; VCO post scale K counter      ; 2                                                              ;
; VCO frequency control         ; Auto                                                           ;
; VCO phase shift step          ; 208 ps                                                         ;
; VCO multiply                  ; --                                                             ;
; VCO divide                    ; --                                                             ;
; Freq min lock                 ; 25.0 MHz                                                       ;
; Freq max lock                 ; 54.18 MHz                                                      ;
; M VCO Tap                     ; 0                                                              ;
; M Initial                     ; 1                                                              ;
; M value                       ; 12                                                             ;
; N value                       ; 1                                                              ;
; Charge pump current           ; setting 1                                                      ;
; Loop filter resistance        ; setting 27                                                     ;
; Loop filter capacitance       ; setting 0                                                      ;
; Bandwidth                     ; 680 kHz to 980 kHz                                             ;
; Bandwidth type                ; Medium                                                         ;
; Real time reconfigurable      ; Off                                                            ;
; Scan chain MIF file           ; --                                                             ;
; Preserve PLL counter order    ; Off                                                            ;
; PLL location                  ; PLL_1                                                          ;
; Inclk0 signal                 ; CLOCK_50                                                       ;
; Inclk1 signal                 ; --                                                             ;
; Inclk0 signal type            ; Dedicated Pin                                                  ;
; Inclk1 signal type            ; --                                                             ;
+-------------------------------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-----------------------------+
; Name                                                                       ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                ;
+----------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-----------------------------+
; adc:u0|adc_altpll_0:altpll_0|adc_altpll_0_altpll_5q22:sd1|wire_pll7_clk[0] ; clock0       ; 1    ; 5   ; 10.0 MHz         ; 0 (0 ps)    ; 0.75 (208 ps)    ; 50/50      ; C0      ; 60            ; 30/30 Even ; --            ; 1       ; 0       ; u0|altpll_0|sd1|pll7|clk[0] ;
+----------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-----------------------------+


+------------------------------------------+
; I/O Assignment Warnings                  ;
+----------+-------------------------------+
; Pin Name ; Reason                        ;
+----------+-------------------------------+
; CLOCK_50 ; Incomplete set of assignments ;
+----------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Entity Name                                                              ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+
; |adc_de10                                                                                                                               ; 4719 (3)    ; 3219 (0)                  ; 0 (0)         ; 271200      ; 41   ; 1          ; 0            ; 0       ; 0         ; 1    ; 0            ; 1500 (3)     ; 1030 (0)          ; 2189 (0)         ; 0          ; |adc_de10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; adc_de10                                                                 ; work         ;
;    |adc:u0|                                                                                                                             ; 1423 (0)    ; 833 (0)                   ; 0 (0)         ; 1536        ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 590 (0)      ; 223 (0)           ; 610 (0)          ; 0          ; |adc_de10|adc:u0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; adc                                                                      ; adc          ;
;       |adc_altpll_0:altpll_0|                                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |adc_de10|adc:u0|adc_altpll_0:altpll_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; adc_altpll_0                                                             ; adc          ;
;          |adc_altpll_0_altpll_5q22:sd1|                                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |adc_de10|adc:u0|adc_altpll_0:altpll_0|adc_altpll_0_altpll_5q22:sd1                                                                                                                                                                                                                                                                                                                                                                                                                                   ; adc_altpll_0_altpll_5q22                                                 ; adc          ;
;       |adc_master_0:master_0|                                                                                                           ; 760 (0)     ; 387 (0)                   ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 373 (0)      ; 121 (0)           ; 266 (0)          ; 0          ; |adc_de10|adc:u0|adc_master_0:master_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; adc_master_0                                                             ; adc          ;
;          |altera_avalon_packets_to_master:transacto|                                                                                    ; 211 (0)     ; 78 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 131 (0)      ; 4 (0)             ; 76 (0)           ; 0          ; |adc_de10|adc:u0|adc_master_0:master_0|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                                                                                                                                                                                                                                      ; altera_avalon_packets_to_master                                          ; adc          ;
;             |packets_to_master:p2m|                                                                                                     ; 211 (211)   ; 78 (78)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 131 (131)    ; 4 (4)             ; 76 (76)          ; 0          ; |adc_de10|adc:u0|adc_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                                                                                                                                                                                                                                                ; packets_to_master                                                        ; adc          ;
;          |altera_avalon_sc_fifo:fifo|                                                                                                   ; 32 (32)     ; 16 (16)                   ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 16 (16)          ; 0          ; |adc_de10|adc:u0|adc_master_0:master_0|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                                                    ; adc          ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |adc_de10|adc:u0|adc_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                                ; altsyncram                                                               ; work         ;
;                |altsyncram_m4g1:auto_generated|                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |adc_de10|adc:u0|adc_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_m4g1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                 ; altsyncram_m4g1                                                          ; work         ;
;          |altera_avalon_st_bytes_to_packets:b2p|                                                                                        ; 21 (21)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 6 (6)             ; 8 (8)            ; 0          ; |adc_de10|adc:u0|adc_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                                                                                                                                                                                                                          ; altera_avalon_st_bytes_to_packets                                        ; adc          ;
;          |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                                             ; 467 (0)     ; 263 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 204 (0)      ; 109 (0)           ; 154 (0)          ; 0          ; |adc_de10|adc:u0|adc_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                                                                                                                                                                                                               ; altera_avalon_st_jtag_interface                                          ; adc          ;
;             |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                                                         ; 465 (0)     ; 263 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 202 (0)      ; 109 (0)           ; 154 (0)          ; 0          ; |adc_de10|adc:u0|adc_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                                                                                                                                                                                                                                             ; altera_jtag_dc_streaming                                                 ; adc          ;
;                |altera_avalon_st_clock_crosser:sink_crosser|                                                                            ; 49 (21)     ; 47 (18)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 33 (18)           ; 14 (2)           ; 0          ; |adc_de10|adc:u0|adc_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                                                                                                                                                                                                                                                 ; altera_avalon_st_clock_crosser                                           ; adc          ;
;                   |altera_avalon_st_pipeline_base:output_stage|                                                                         ; 18 (18)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (6)             ; 12 (12)          ; 0          ; |adc_de10|adc:u0|adc_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                                                                                                                                                                                                                                     ; altera_avalon_st_pipeline_base                                           ; adc          ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |adc_de10|adc:u0|adc_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                            ; altera_std_synchronizer_nocut                                            ; adc          ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (7)             ; 1 (1)            ; 0          ; |adc_de10|adc:u0|adc_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                            ; altera_std_synchronizer_nocut                                            ; adc          ;
;                |altera_jtag_src_crosser:source_crosser|                                                                                 ; 27 (18)     ; 27 (18)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 25 (17)           ; 2 (1)            ; 0          ; |adc_de10|adc:u0|adc_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                                                                                                                                                                                                                                      ; altera_jtag_src_crosser                                                  ; adc          ;
;                   |altera_jtag_control_signal_crosser:crosser|                                                                          ; 9 (1)       ; 9 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (1)             ; 1 (1)            ; 0          ; |adc_de10|adc:u0|adc_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                                                                                                                                                                                                                                           ; altera_jtag_control_signal_crosser                                       ; adc          ;
;                      |altera_std_synchronizer:synchronizer|                                                                             ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (7)             ; 1 (1)            ; 0          ; |adc_de10|adc:u0|adc_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer                                                                                                                                                                                                                      ; altera_std_synchronizer                                                  ; work         ;
;                |altera_jtag_streaming:jtag_streaming|                                                                                   ; 388 (359)   ; 186 (167)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 200 (192)    ; 49 (33)           ; 139 (131)        ; 0          ; |adc_de10|adc:u0|adc_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                                                                                                                                                                                                                                        ; altera_jtag_streaming                                                    ; adc          ;
;                   |altera_avalon_st_idle_inserter:idle_inserter|                                                                        ; 7 (7)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 2 (2)            ; 0          ; |adc_de10|adc:u0|adc_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                                                                                                                                                                                                                                           ; altera_avalon_st_idle_inserter                                           ; adc          ;
;                   |altera_avalon_st_idle_remover:idle_remover|                                                                          ; 8 (8)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 5 (5)            ; 0          ; |adc_de10|adc:u0|adc_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                                                                                                                                                                                                                                             ; altera_avalon_st_idle_remover                                            ; adc          ;
;                   |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                                            ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (7)             ; 1 (1)            ; 0          ; |adc_de10|adc:u0|adc_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                                                                                                                                                                                                                                               ; altera_std_synchronizer                                                  ; work         ;
;                   |altera_std_synchronizer:clock_sensor_synchronizer|                                                                   ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |adc_de10|adc:u0|adc_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                                                                                                                                                                                                                                      ; altera_std_synchronizer                                                  ; work         ;
;                   |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                                           ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |adc_de10|adc:u0|adc_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                                                                                                                                                                                                                                              ; altera_std_synchronizer                                                  ; work         ;
;                   |altera_std_synchronizer:reset_to_sample_synchronizer|                                                                ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |adc_de10|adc:u0|adc_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                                                                                                                                                                                                                                   ; altera_std_synchronizer                                                  ; work         ;
;                |altera_std_synchronizer:synchronizer|                                                                                   ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |adc_de10|adc:u0|adc_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                                                                                                                                                                                                                                        ; altera_std_synchronizer                                                  ; work         ;
;             |altera_jtag_sld_node:node|                                                                                                 ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 1 (0)            ; 0          ; |adc_de10|adc:u0|adc_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node                                                                                                                                                                                                                                                                                                                                                                     ; altera_jtag_sld_node                                                     ; adc          ;
;                |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                                                      ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; 0          ; |adc_de10|adc:u0|adc_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                                                                                                                                                                                                                                                   ; sld_virtual_jtag_basic                                                   ; work         ;
;          |altera_avalon_st_packets_to_bytes:p2b|                                                                                        ; 30 (30)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 15 (15)          ; 0          ; |adc_de10|adc:u0|adc_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                                                                                                                                                                                                                          ; altera_avalon_st_packets_to_bytes                                        ; adc          ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; 0          ; |adc_de10|adc:u0|adc_master_0:master_0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                                                         ; altera_reset_controller                                                  ; adc          ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |adc_de10|adc:u0|adc_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                              ; altera_reset_synchronizer                                                ; adc          ;
;       |adc_mm_interconnect_0:mm_interconnect_0|                                                                                         ; 51 (0)      ; 19 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (0)       ; 1 (0)             ; 26 (0)           ; 0          ; |adc_de10|adc:u0|adc_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                                                                                              ; adc_mm_interconnect_0                                                    ; adc          ;
;          |adc_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                    ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0          ; |adc_de10|adc:u0|adc_mm_interconnect_0:mm_interconnect_0|adc_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                                                                                                    ; adc_mm_interconnect_0_cmd_demux                                          ; adc          ;
;          |adc_mm_interconnect_0_router:router|                                                                                          ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0          ; |adc_de10|adc:u0|adc_mm_interconnect_0:mm_interconnect_0|adc_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                                                                                                          ; adc_mm_interconnect_0_router                                             ; adc          ;
;          |adc_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                        ; 16 (16)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 8 (8)            ; 0          ; |adc_de10|adc:u0|adc_mm_interconnect_0:mm_interconnect_0|adc_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                                                                                                        ; adc_mm_interconnect_0_rsp_mux                                            ; adc          ;
;          |altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|                                                          ; 11 (11)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 8 (8)            ; 0          ; |adc_de10|adc:u0|adc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                                                    ; adc          ;
;          |altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rsp_fifo|                                                             ; 5 (5)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; 0          ; |adc_de10|adc:u0|adc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                                                    ; adc          ;
;          |altera_merlin_master_agent:master_0_master_agent|                                                                             ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; 0          ; |adc_de10|adc:u0|adc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent                                                                                                                                                                                                                                                                                                                                                                                             ; altera_merlin_master_agent                                               ; adc          ;
;          |altera_merlin_slave_translator:modular_adc_0_sample_store_csr_translator|                                                     ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |adc_de10|adc:u0|adc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:modular_adc_0_sample_store_csr_translator                                                                                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                                           ; adc          ;
;          |altera_merlin_slave_translator:modular_adc_0_sequencer_csr_translator|                                                        ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |adc_de10|adc:u0|adc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:modular_adc_0_sequencer_csr_translator                                                                                                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                                           ; adc          ;
;          |altera_merlin_traffic_limiter:master_0_master_limiter|                                                                        ; 11 (11)     ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 1 (1)             ; 4 (4)            ; 0          ; |adc_de10|adc:u0|adc_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter                                                                                                                                                                                                                                                                                                                                                                                        ; altera_merlin_traffic_limiter                                            ; adc          ;
;       |adc_modular_adc_0:modular_adc_0|                                                                                                 ; 618 (0)     ; 424 (0)                   ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 193 (0)      ; 100 (0)           ; 325 (0)          ; 0          ; |adc_de10|adc:u0|adc_modular_adc_0:modular_adc_0                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; adc_modular_adc_0                                                        ; adc          ;
;          |adc_modular_adc_0_adc_monitor_internal:adc_monitor_internal|                                                                  ; 463 (0)     ; 317 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 145 (0)      ; 76 (0)            ; 242 (0)          ; 0          ; |adc_de10|adc:u0|adc_modular_adc_0:modular_adc_0|adc_modular_adc_0_adc_monitor_internal:adc_monitor_internal                                                                                                                                                                                                                                                                                                                                                                                          ; adc_modular_adc_0_adc_monitor_internal                                   ; adc          ;
;             |altera_reset_controller:rst_controller|                                                                                    ; 4 (1)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 2 (1)            ; 0          ; |adc_de10|adc:u0|adc_modular_adc_0:modular_adc_0|adc_modular_adc_0_adc_monitor_internal:adc_monitor_internal|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                   ; altera_reset_controller                                                  ; adc          ;
;                |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                             ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |adc_de10|adc:u0|adc_modular_adc_0:modular_adc_0|adc_modular_adc_0_adc_monitor_internal:adc_monitor_internal|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                        ; altera_reset_synchronizer                                                ; adc          ;
;             |altera_trace_adc_monitor_core:core|                                                                                        ; 459 (22)    ; 314 (19)                  ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 145 (3)      ; 74 (3)            ; 240 (18)         ; 0          ; |adc_de10|adc:u0|adc_modular_adc_0:modular_adc_0|adc_modular_adc_0_adc_monitor_internal:adc_monitor_internal|altera_trace_adc_monitor_core:core                                                                                                                                                                                                                                                                                                                                                       ; altera_trace_adc_monitor_core                                            ; adc          ;
;                |altera_trace_adc_monitor_capture_interface:capture_interface|                                                           ; 437 (150)   ; 295 (53)                  ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 142 (94)     ; 71 (4)            ; 224 (53)         ; 0          ; |adc_de10|adc:u0|adc_modular_adc_0:modular_adc_0|adc_modular_adc_0_adc_monitor_internal:adc_monitor_internal|altera_trace_adc_monitor_core:core|altera_trace_adc_monitor_capture_interface:capture_interface                                                                                                                                                                                                                                                                                          ; altera_trace_adc_monitor_capture_interface                               ; adc          ;
;                   |altera_trace_adc_monitor_issp:issp|                                                                                  ; 173 (47)    ; 130 (41)                  ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 43 (6)       ; 58 (1)            ; 72 (43)          ; 0          ; |adc_de10|adc:u0|adc_modular_adc_0:modular_adc_0|adc_modular_adc_0_adc_monitor_internal:adc_monitor_internal|altera_trace_adc_monitor_core:core|altera_trace_adc_monitor_capture_interface:capture_interface|altera_trace_adc_monitor_issp:issp                                                                                                                                                                                                                                                       ; altera_trace_adc_monitor_issp                                            ; adc          ;
;                      |altsource_probe:issp_0|                                                                                           ; 126 (0)     ; 89 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 37 (0)       ; 57 (0)            ; 32 (0)           ; 0          ; |adc_de10|adc:u0|adc_modular_adc_0:modular_adc_0|adc_modular_adc_0_adc_monitor_internal:adc_monitor_internal|altera_trace_adc_monitor_core:core|altera_trace_adc_monitor_capture_interface:capture_interface|altera_trace_adc_monitor_issp:issp|altsource_probe:issp_0                                                                                                                                                                                                                                ; altsource_probe                                                          ; work         ;
;                         |altsource_probe_body:altsource_probe_body_inst|                                                                ; 126 (2)     ; 89 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 37 (2)       ; 57 (0)            ; 32 (0)           ; 0          ; |adc_de10|adc:u0|adc_modular_adc_0:modular_adc_0|adc_modular_adc_0_adc_monitor_internal:adc_monitor_internal|altera_trace_adc_monitor_core:core|altera_trace_adc_monitor_capture_interface:capture_interface|altera_trace_adc_monitor_issp:issp|altsource_probe:issp_0|altsource_probe_body:altsource_probe_body_inst                                                                                                                                                                                 ; altsource_probe_body                                                     ; work         ;
;                            |altsource_probe_impl:\wider_source_gen:wider_source_inst|                                                   ; 124 (107)   ; 89 (81)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 35 (26)      ; 57 (57)           ; 32 (24)          ; 0          ; |adc_de10|adc:u0|adc_modular_adc_0:modular_adc_0|adc_modular_adc_0_adc_monitor_internal:adc_monitor_internal|altera_trace_adc_monitor_core:core|altera_trace_adc_monitor_capture_interface:capture_interface|altera_trace_adc_monitor_issp:issp|altsource_probe:issp_0|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst                                                                                                                        ; altsource_probe_impl                                                     ; work         ;
;                               |sld_rom_sr:\instance_id_gen:rom_info_inst|                                                               ; 17 (17)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 8 (8)            ; 0          ; |adc_de10|adc:u0|adc_modular_adc_0:modular_adc_0|adc_modular_adc_0_adc_monitor_internal:adc_monitor_internal|altera_trace_adc_monitor_core:core|altera_trace_adc_monitor_capture_interface:capture_interface|altera_trace_adc_monitor_issp:issp|altsource_probe:issp_0|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst                                                                              ; sld_rom_sr                                                               ; work         ;
;                   |altera_trace_adc_monitor_timestamp_manager:timestamp_manager|                                                        ; 83 (83)     ; 82 (82)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 81 (81)          ; 0          ; |adc_de10|adc:u0|adc_modular_adc_0:modular_adc_0|adc_modular_adc_0_adc_monitor_internal:adc_monitor_internal|altera_trace_adc_monitor_core:core|altera_trace_adc_monitor_capture_interface:capture_interface|altera_trace_adc_monitor_timestamp_manager:timestamp_manager                                                                                                                                                                                                                             ; altera_trace_adc_monitor_timestamp_manager                               ; adc          ;
;                   |altera_trace_adc_monitor_wa_inst:format_adapter|                                                                     ; 34 (0)      ; 30 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 8 (0)             ; 22 (0)           ; 0          ; |adc_de10|adc:u0|adc_modular_adc_0:modular_adc_0|adc_modular_adc_0_adc_monitor_internal:adc_monitor_internal|altera_trace_adc_monitor_core:core|altera_trace_adc_monitor_capture_interface:capture_interface|altera_trace_adc_monitor_wa_inst:format_adapter                                                                                                                                                                                                                                          ; altera_trace_adc_monitor_wa_inst                                         ; adc          ;
;                      |altera_trace_adc_monitor_wa:altera_trace_adc_monitor_wa_inst|                                                     ; 34 (34)     ; 30 (30)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 8 (8)             ; 22 (22)          ; 0          ; |adc_de10|adc:u0|adc_modular_adc_0:modular_adc_0|adc_modular_adc_0_adc_monitor_internal:adc_monitor_internal|altera_trace_adc_monitor_core:core|altera_trace_adc_monitor_capture_interface:capture_interface|altera_trace_adc_monitor_wa_inst:format_adapter|altera_trace_adc_monitor_wa:altera_trace_adc_monitor_wa_inst                                                                                                                                                                             ; altera_trace_adc_monitor_wa                                              ; adc          ;
;          |altera_modular_adc_control:control_internal|                                                                                  ; 102 (0)     ; 69 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (0)       ; 21 (0)            ; 48 (0)           ; 0          ; |adc_de10|adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal                                                                                                                                                                                                                                                                                                                                                                                                          ; altera_modular_adc_control                                               ; adc          ;
;             |altera_modular_adc_control_fsm:u_control_fsm|                                                                              ; 100 (96)    ; 69 (65)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (31)      ; 21 (17)           ; 48 (48)          ; 0          ; |adc_de10|adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm                                                                                                                                                                                                                                                                                                                                                             ; altera_modular_adc_control_fsm                                           ; adc          ;
;                |altera_std_synchronizer:u_clk_dft_synchronizer|                                                                         ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |adc_de10|adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer                                                                                                                                                                                                                                                                                                              ; altera_std_synchronizer                                                  ; work         ;
;                |altera_std_synchronizer:u_eoc_synchronizer|                                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |adc_de10|adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer                                                                                                                                                                                                                                                                                                                  ; altera_std_synchronizer                                                  ; work         ;
;             |fiftyfivenm_adcblock_top_wrapper:adc_inst|                                                                                 ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |adc_de10|adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst                                                                                                                                                                                                                                                                                                                                                                ; fiftyfivenm_adcblock_top_wrapper                                         ; adc          ;
;                |chsel_code_converter_sw_to_hw:decoder|                                                                                  ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0          ; |adc_de10|adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder                                                                                                                                                                                                                                                                                                                          ; chsel_code_converter_sw_to_hw                                            ; adc          ;
;                |fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance|                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |adc_de10|adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance                                                                                                                                                                                                                                                                                                       ; fiftyfivenm_adcblock_primitive_wrapper                                   ; adc          ;
;          |altera_modular_adc_sample_store:sample_store_internal|                                                                        ; 31 (31)     ; 26 (26)                   ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 26 (26)          ; 0          ; |adc_de10|adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal                                                                                                                                                                                                                                                                                                                                                                                                ; altera_modular_adc_sample_store                                          ; adc          ;
;             |altera_modular_adc_sample_store_ram:u_ss_ram|                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |adc_de10|adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram                                                                                                                                                                                                                                                                                                                                                   ; altera_modular_adc_sample_store_ram                                      ; adc          ;
;                |altsyncram:altsyncram_component|                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |adc_de10|adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                   ; altsyncram                                                               ; work         ;
;                   |altsyncram_v5s1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |adc_de10|adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated                                                                                                                                                                                                                                                                                    ; altsyncram_v5s1                                                          ; work         ;
;          |altera_modular_adc_sequencer:sequencer_internal|                                                                              ; 22 (0)      ; 12 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 3 (0)             ; 9 (0)            ; 0          ; |adc_de10|adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal                                                                                                                                                                                                                                                                                                                                                                                                      ; altera_modular_adc_sequencer                                             ; adc          ;
;             |altera_modular_adc_sequencer_csr:u_seq_csr|                                                                                ; 14 (14)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 3 (3)             ; 6 (6)            ; 0          ; |adc_de10|adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_csr:u_seq_csr                                                                                                                                                                                                                                                                                                                                                           ; altera_modular_adc_sequencer_csr                                         ; adc          ;
;             |altera_modular_adc_sequencer_ctrl:u_seq_ctrl|                                                                              ; 8 (8)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 3 (3)            ; 0          ; |adc_de10|adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl                                                                                                                                                                                                                                                                                                                                                         ; altera_modular_adc_sequencer_ctrl                                        ; adc          ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 2 (0)            ; 0          ; |adc_de10|adc:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                                                                               ; altera_reset_controller                                                  ; adc          ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; 0          ; |adc_de10|adc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                    ; altera_reset_synchronizer                                                ; adc          ;
;    |sld_hub:auto_hub|                                                                                                                   ; 3293 (1)    ; 2386 (0)                  ; 0 (0)         ; 269664      ; 39   ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 907 (1)      ; 807 (0)           ; 1579 (0)         ; 0          ; |adc_de10|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; sld_hub                                                                  ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 3292 (0)    ; 2386 (0)                  ; 0 (0)         ; 269664      ; 39   ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 906 (0)      ; 807 (0)           ; 1579 (0)         ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                                                                                            ; alt_sld_fab_with_jtag_input                                              ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 3292 (0)    ; 2386 (0)                  ; 0 (0)         ; 269664      ; 39   ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 906 (0)      ; 807 (0)           ; 1579 (0)         ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                                                                                         ; alt_sld_fab                                                              ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 3292 (9)    ; 2386 (6)                  ; 0 (0)         ; 269664      ; 39   ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 906 (2)      ; 807 (4)           ; 1579 (1)         ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                                                                     ; alt_sld_fab_alt_sld_fab                                                  ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|                                                                  ; 653 (22)    ; 370 (19)                  ; 0 (0)         ; 1024        ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 278 (3)      ; 129 (9)           ; 246 (1)          ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag                                                                                                                                                                                                               ; alt_sld_fab_alt_sld_fab_host_link_jtag                                   ; alt_sld_fab  ;
;                   |altera_avalon_sc_fifo:h2t_fifo|                                                                                      ; 31 (31)     ; 15 (15)                   ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 16 (16)          ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_sc_fifo:h2t_fifo                                                                                                                                                                                ; altera_avalon_sc_fifo                                                    ; alt_sld_fab  ;
;                      |altsyncram:mem_rtl_0|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_sc_fifo:h2t_fifo|altsyncram:mem_rtl_0                                                                                                                                                           ; altsyncram                                                               ; work         ;
;                         |altsyncram_m4g1:auto_generated|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_sc_fifo:h2t_fifo|altsyncram:mem_rtl_0|altsyncram_m4g1:auto_generated                                                                                                                            ; altsyncram_m4g1                                                          ; work         ;
;                   |altera_avalon_sc_fifo:t2h_fifo|                                                                                      ; 32 (32)     ; 16 (16)                   ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 1 (1)             ; 15 (15)          ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_sc_fifo:t2h_fifo                                                                                                                                                                                ; altera_avalon_sc_fifo                                                    ; alt_sld_fab  ;
;                      |altsyncram:mem_rtl_0|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_sc_fifo:t2h_fifo|altsyncram:mem_rtl_0                                                                                                                                                           ; altsyncram                                                               ; work         ;
;                         |altsyncram_m4g1:auto_generated|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_sc_fifo:t2h_fifo|altsyncram:mem_rtl_0|altsyncram_m4g1:auto_generated                                                                                                                            ; altsyncram_m4g1                                                          ; work         ;
;                   |altera_avalon_st_bytes_to_packets:b2p|                                                                               ; 19 (19)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 11 (11)          ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                         ; altera_avalon_st_bytes_to_packets                                        ; alt_sld_fab  ;
;                   |altera_avalon_st_jtag_interface:jtag|                                                                                ; 513 (3)     ; 295 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 217 (3)      ; 119 (0)           ; 177 (0)          ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_st_jtag_interface:jtag                                                                                                                                                                          ; altera_avalon_st_jtag_interface                                          ; alt_sld_fab  ;
;                      |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                                                ; 510 (2)     ; 295 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 214 (2)      ; 119 (0)           ; 177 (1)          ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_st_jtag_interface:jtag|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                        ; altera_jtag_dc_streaming                                                 ; alt_sld_fab  ;
;                         |altera_avalon_st_clock_crosser:sink_crosser|                                                                   ; 53 (22)     ; 47 (18)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (4)        ; 37 (18)           ; 10 (0)           ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_st_jtag_interface:jtag|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                            ; altera_avalon_st_clock_crosser                                           ; alt_sld_fab  ;
;                            |altera_avalon_st_pipeline_base:output_stage|                                                                ; 20 (20)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 8 (8)             ; 10 (10)          ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_st_jtag_interface:jtag|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                ; altera_avalon_st_pipeline_base                                           ; alt_sld_fab  ;
;                            |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_st_jtag_interface:jtag|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer                       ; altera_std_synchronizer_nocut                                            ; alt_sld_fab  ;
;                            |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                       ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_st_jtag_interface:jtag|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer                       ; altera_std_synchronizer_nocut                                            ; alt_sld_fab  ;
;                         |altera_jtag_src_crosser:source_crosser|                                                                        ; 18 (9)      ; 18 (9)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (8)            ; 2 (1)            ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_st_jtag_interface:jtag|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                 ; altera_jtag_src_crosser                                                  ; alt_sld_fab  ;
;                            |altera_jtag_control_signal_crosser:crosser|                                                                 ; 9 (1)       ; 9 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (1)             ; 1 (1)            ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_st_jtag_interface:jtag|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                      ; altera_jtag_control_signal_crosser                                       ; alt_sld_fab  ;
;                               |altera_std_synchronizer:synchronizer|                                                                    ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (7)             ; 1 (1)            ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_st_jtag_interface:jtag|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ; altera_std_synchronizer                                                  ; work         ;
;                         |altera_jtag_streaming:jtag_streaming|                                                                          ; 434 (394)   ; 227 (192)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 206 (200)    ; 64 (34)           ; 164 (158)        ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_st_jtag_interface:jtag|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                   ; altera_jtag_streaming                                                    ; alt_sld_fab  ;
;                            |altera_avalon_st_idle_inserter:idle_inserter|                                                               ; 5 (5)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 1 (1)            ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_st_jtag_interface:jtag|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                      ; altera_avalon_st_idle_inserter                                           ; alt_sld_fab  ;
;                            |altera_avalon_st_idle_remover:idle_remover|                                                                 ; 5 (5)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 3 (3)            ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_st_jtag_interface:jtag|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                        ; altera_avalon_st_idle_remover                                            ; alt_sld_fab  ;
;                            |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                                   ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (7)             ; 1 (1)            ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_st_jtag_interface:jtag|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                          ; altera_std_synchronizer                                                  ; work         ;
;                            |altera_std_synchronizer:clock_sensor_synchronizer|                                                          ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_st_jtag_interface:jtag|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                 ; altera_std_synchronizer                                                  ; work         ;
;                            |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_st_jtag_interface:jtag|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                         ; altera_std_synchronizer                                                  ; work         ;
;                            |altera_std_synchronizer:has_mgmt.debug_reset_synchronizer|                                                  ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_st_jtag_interface:jtag|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:has_mgmt.debug_reset_synchronizer                         ; altera_std_synchronizer                                                  ; work         ;
;                            |altera_std_synchronizer:has_mgmt.mgmt_toggle_synchronizer|                                                  ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_st_jtag_interface:jtag|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:has_mgmt.mgmt_toggle_synchronizer                         ; altera_std_synchronizer                                                  ; work         ;
;                            |altera_std_synchronizer:reset_to_sample_synchronizer|                                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_st_jtag_interface:jtag|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                              ; altera_std_synchronizer                                                  ; work         ;
;                         |altera_std_synchronizer:synchronizer|                                                                          ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_st_jtag_interface:jtag|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                   ; altera_std_synchronizer                                                  ; work         ;
;                   |altera_avalon_st_packets_to_bytes:p2b|                                                                               ; 45 (45)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (19)      ; 0 (0)             ; 26 (26)          ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                         ; altera_avalon_st_packets_to_bytes                                        ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 182 (0)     ; 95 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 85 (0)       ; 16 (0)            ; 81 (0)           ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                                                                         ; alt_sld_fab_alt_sld_fab_sldfabric                                        ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 182 (137)   ; 95 (66)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 85 (69)      ; 16 (14)           ; 81 (55)          ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                                                                            ; sld_jtag_hub                                                             ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 24 (24)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 10 (10)          ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                                                                    ; sld_rom_sr                                                               ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 21 (21)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 2 (2)             ; 17 (17)          ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                  ; sld_shadow_jsm                                                           ; altera_sld   ;
;                |alt_sld_fab_alt_sld_fab_stfabric:stfabric|                                                                              ; 198 (37)    ; 183 (36)                  ; 0 (0)         ; 352         ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (1)       ; 100 (28)          ; 85 (3)           ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric                                                                                                                                                                                                                           ; alt_sld_fab_alt_sld_fab_stfabric                                         ; alt_sld_fab  ;
;                   |alt_sld_fab_alt_sld_fab_stfabric_demux:demux|                                                                        ; 23 (15)     ; 17 (15)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 11 (11)           ; 8 (5)            ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|alt_sld_fab_alt_sld_fab_stfabric_demux:demux                                                                                                                                                                              ; alt_sld_fab_alt_sld_fab_stfabric_demux                                   ; alt_sld_fab  ;
;                      |alt_sld_fab_alt_sld_fab_stfabric_demux_1stage_pipeline:inpipe|                                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|alt_sld_fab_alt_sld_fab_stfabric_demux:demux|alt_sld_fab_alt_sld_fab_stfabric_demux_1stage_pipeline:inpipe                                                                                                                ; alt_sld_fab_alt_sld_fab_stfabric_demux_1stage_pipeline                   ; alt_sld_fab  ;
;                      |alt_sld_fab_alt_sld_fab_stfabric_demux_1stage_pipeline:outpipe0|                                                  ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|alt_sld_fab_alt_sld_fab_stfabric_demux:demux|alt_sld_fab_alt_sld_fab_stfabric_demux_1stage_pipeline:outpipe0                                                                                                              ; alt_sld_fab_alt_sld_fab_stfabric_demux_1stage_pipeline                   ; alt_sld_fab  ;
;                      |alt_sld_fab_alt_sld_fab_stfabric_demux_1stage_pipeline:outpipe1|                                                  ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|alt_sld_fab_alt_sld_fab_stfabric_demux:demux|alt_sld_fab_alt_sld_fab_stfabric_demux_1stage_pipeline:outpipe1                                                                                                              ; alt_sld_fab_alt_sld_fab_stfabric_demux_1stage_pipeline                   ; alt_sld_fab  ;
;                   |alt_sld_fab_alt_sld_fab_stfabric_h2t_channel_adap:h2t_channel_adap|                                                  ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|alt_sld_fab_alt_sld_fab_stfabric_h2t_channel_adap:h2t_channel_adap                                                                                                                                                        ; alt_sld_fab_alt_sld_fab_stfabric_h2t_channel_adap                        ; alt_sld_fab  ;
;                   |alt_sld_fab_alt_sld_fab_stfabric_mgmt_channel_adap:mgmt_channel_adap|                                                ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|alt_sld_fab_alt_sld_fab_stfabric_mgmt_channel_adap:mgmt_channel_adap                                                                                                                                                      ; alt_sld_fab_alt_sld_fab_stfabric_mgmt_channel_adap                       ; alt_sld_fab  ;
;                   |alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux:mgmt_demux|                                                              ; 9 (7)       ; 7 (5)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 7 (5)             ; 1 (1)            ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux:mgmt_demux                                                                                                                                                                    ; alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux                              ; alt_sld_fab  ;
;                      |alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux_1stage_pipeline:inpipe|                                               ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux:mgmt_demux|alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux_1stage_pipeline:inpipe                                                                                                 ; alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux_1stage_pipeline              ; alt_sld_fab  ;
;                   |alt_sld_fab_alt_sld_fab_stfabric_mux:mux|                                                                            ; 18 (3)      ; 15 (2)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (1)        ; 1 (0)             ; 14 (13)          ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|alt_sld_fab_alt_sld_fab_stfabric_mux:mux                                                                                                                                                                                  ; alt_sld_fab_alt_sld_fab_stfabric_mux                                     ; alt_sld_fab  ;
;                      |alt_sld_fab_alt_sld_fab_stfabric_mux_1stage_pipeline:outpipe|                                                     ; 15 (15)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 12 (12)          ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|alt_sld_fab_alt_sld_fab_stfabric_mux:mux|alt_sld_fab_alt_sld_fab_stfabric_mux_1stage_pipeline:outpipe                                                                                                                     ; alt_sld_fab_alt_sld_fab_stfabric_mux_1stage_pipeline                     ; alt_sld_fab  ;
;                   |altera_avalon_dc_fifo:h2t0_fifo|                                                                                     ; 54 (29)     ; 53 (23)                   ; 0 (0)         ; 176         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 25 (6)            ; 28 (28)          ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|altera_avalon_dc_fifo:h2t0_fifo                                                                                                                                                                                           ; altera_avalon_dc_fifo                                                    ; alt_sld_fab  ;
;                      |altera_dcfifo_synchronizer_bundle:read_crosser|                                                                   ; 15 (0)      ; 15 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (0)             ; 7 (0)            ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|altera_avalon_dc_fifo:h2t0_fifo|altera_dcfifo_synchronizer_bundle:read_crosser                                                                                                                                            ; altera_dcfifo_synchronizer_bundle                                        ; alt_sld_fab  ;
;                         |altera_std_synchronizer_nocut:sync[0].u|                                                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|altera_avalon_dc_fifo:h2t0_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                    ; altera_std_synchronizer_nocut                                            ; alt_sld_fab  ;
;                         |altera_std_synchronizer_nocut:sync[1].u|                                                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|altera_avalon_dc_fifo:h2t0_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                    ; altera_std_synchronizer_nocut                                            ; alt_sld_fab  ;
;                         |altera_std_synchronizer_nocut:sync[2].u|                                                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|altera_avalon_dc_fifo:h2t0_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                    ; altera_std_synchronizer_nocut                                            ; alt_sld_fab  ;
;                         |altera_std_synchronizer_nocut:sync[3].u|                                                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|altera_avalon_dc_fifo:h2t0_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u                                                                                                    ; altera_std_synchronizer_nocut                                            ; alt_sld_fab  ;
;                         |altera_std_synchronizer_nocut:sync[4].u|                                                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|altera_avalon_dc_fifo:h2t0_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u                                                                                                    ; altera_std_synchronizer_nocut                                            ; alt_sld_fab  ;
;                      |altera_dcfifo_synchronizer_bundle:write_crosser|                                                                  ; 15 (0)      ; 15 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 11 (0)            ; 4 (0)            ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|altera_avalon_dc_fifo:h2t0_fifo|altera_dcfifo_synchronizer_bundle:write_crosser                                                                                                                                           ; altera_dcfifo_synchronizer_bundle                                        ; alt_sld_fab  ;
;                         |altera_std_synchronizer_nocut:sync[0].u|                                                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|altera_avalon_dc_fifo:h2t0_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                   ; altera_std_synchronizer_nocut                                            ; alt_sld_fab  ;
;                         |altera_std_synchronizer_nocut:sync[1].u|                                                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|altera_avalon_dc_fifo:h2t0_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                   ; altera_std_synchronizer_nocut                                            ; alt_sld_fab  ;
;                         |altera_std_synchronizer_nocut:sync[2].u|                                                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|altera_avalon_dc_fifo:h2t0_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                   ; altera_std_synchronizer_nocut                                            ; alt_sld_fab  ;
;                         |altera_std_synchronizer_nocut:sync[3].u|                                                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|altera_avalon_dc_fifo:h2t0_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u                                                                                                   ; altera_std_synchronizer_nocut                                            ; alt_sld_fab  ;
;                         |altera_std_synchronizer_nocut:sync[4].u|                                                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|altera_avalon_dc_fifo:h2t0_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u                                                                                                   ; altera_std_synchronizer_nocut                                            ; alt_sld_fab  ;
;                      |altsyncram:mem_rtl_0|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 176         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|altera_avalon_dc_fifo:h2t0_fifo|altsyncram:mem_rtl_0                                                                                                                                                                      ; altsyncram                                                               ; work         ;
;                         |altsyncram_8nb1:auto_generated|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 176         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|altera_avalon_dc_fifo:h2t0_fifo|altsyncram:mem_rtl_0|altsyncram_8nb1:auto_generated                                                                                                                                       ; altsyncram_8nb1                                                          ; work         ;
;                   |altera_avalon_dc_fifo:t2h0_fifo|                                                                                     ; 55 (30)     ; 52 (22)                   ; 0 (0)         ; 176         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 26 (7)            ; 28 (28)          ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|altera_avalon_dc_fifo:t2h0_fifo                                                                                                                                                                                           ; altera_avalon_dc_fifo                                                    ; alt_sld_fab  ;
;                      |altera_dcfifo_synchronizer_bundle:read_crosser|                                                                   ; 15 (0)      ; 15 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (0)             ; 6 (0)            ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|altera_avalon_dc_fifo:t2h0_fifo|altera_dcfifo_synchronizer_bundle:read_crosser                                                                                                                                            ; altera_dcfifo_synchronizer_bundle                                        ; alt_sld_fab  ;
;                         |altera_std_synchronizer_nocut:sync[0].u|                                                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|altera_avalon_dc_fifo:t2h0_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                    ; altera_std_synchronizer_nocut                                            ; alt_sld_fab  ;
;                         |altera_std_synchronizer_nocut:sync[1].u|                                                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|altera_avalon_dc_fifo:t2h0_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                    ; altera_std_synchronizer_nocut                                            ; alt_sld_fab  ;
;                         |altera_std_synchronizer_nocut:sync[2].u|                                                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|altera_avalon_dc_fifo:t2h0_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                    ; altera_std_synchronizer_nocut                                            ; alt_sld_fab  ;
;                         |altera_std_synchronizer_nocut:sync[3].u|                                                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|altera_avalon_dc_fifo:t2h0_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u                                                                                                    ; altera_std_synchronizer_nocut                                            ; alt_sld_fab  ;
;                         |altera_std_synchronizer_nocut:sync[4].u|                                                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|altera_avalon_dc_fifo:t2h0_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u                                                                                                    ; altera_std_synchronizer_nocut                                            ; alt_sld_fab  ;
;                      |altera_dcfifo_synchronizer_bundle:write_crosser|                                                                  ; 15 (0)      ; 15 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (0)            ; 5 (0)            ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|altera_avalon_dc_fifo:t2h0_fifo|altera_dcfifo_synchronizer_bundle:write_crosser                                                                                                                                           ; altera_dcfifo_synchronizer_bundle                                        ; alt_sld_fab  ;
;                         |altera_std_synchronizer_nocut:sync[0].u|                                                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|altera_avalon_dc_fifo:t2h0_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                   ; altera_std_synchronizer_nocut                                            ; alt_sld_fab  ;
;                         |altera_std_synchronizer_nocut:sync[1].u|                                                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|altera_avalon_dc_fifo:t2h0_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                   ; altera_std_synchronizer_nocut                                            ; alt_sld_fab  ;
;                         |altera_std_synchronizer_nocut:sync[2].u|                                                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|altera_avalon_dc_fifo:t2h0_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                   ; altera_std_synchronizer_nocut                                            ; alt_sld_fab  ;
;                         |altera_std_synchronizer_nocut:sync[3].u|                                                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|altera_avalon_dc_fifo:t2h0_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u                                                                                                   ; altera_std_synchronizer_nocut                                            ; alt_sld_fab  ;
;                         |altera_std_synchronizer_nocut:sync[4].u|                                                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|altera_avalon_dc_fifo:t2h0_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u                                                                                                   ; altera_std_synchronizer_nocut                                            ; alt_sld_fab  ;
;                      |altsyncram:mem_rtl_0|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 176         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|altera_avalon_dc_fifo:t2h0_fifo|altsyncram:mem_rtl_0                                                                                                                                                                      ; altsyncram                                                               ; work         ;
;                         |altsyncram_8nb1:auto_generated|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 176         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|altera_avalon_dc_fifo:t2h0_fifo|altsyncram:mem_rtl_0|altsyncram_8nb1:auto_generated                                                                                                                                       ; altsyncram_8nb1                                                          ; work         ;
;                   |altera_reset_controller:mgmt_rst_synch_0|                                                                            ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|altera_reset_controller:mgmt_rst_synch_0                                                                                                                                                                                  ; altera_reset_controller                                                  ; alt_sld_fab  ;
;                      |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|altera_reset_controller:mgmt_rst_synch_0|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                       ; altera_reset_synchronizer                                                ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_trfabric:trfabric|                                                                              ; 2273 (65)   ; 1732 (16)                 ; 0 (0)         ; 268288      ; 35   ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 528 (47)     ; 558 (5)           ; 1187 (2)         ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric                                                                                                                                                                                                                           ; alt_sld_fab_alt_sld_fab_trfabric                                         ; alt_sld_fab  ;
;                   |alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter:avalon_st_adapter|                                                ; 87 (0)      ; 42 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 34 (0)            ; 43 (0)           ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter:avalon_st_adapter                                                                                                                                                      ; alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter                       ; alt_sld_fab  ;
;                      |alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|                   ; 87 (87)     ; 42 (42)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 34 (34)           ; 43 (43)          ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter:avalon_st_adapter|alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0                                                       ; alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0 ; alt_sld_fab  ;
;                   |alt_sld_fab_alt_sld_fab_trfabric_capture_mux0:capture_mux0|                                                          ; 44 (41)     ; 3 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (2)        ; 0 (0)             ; 40 (39)          ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_capture_mux0:capture_mux0                                                                                                                                                                ; alt_sld_fab_alt_sld_fab_trfabric_capture_mux0                            ; alt_sld_fab  ;
;                      |alt_sld_fab_alt_sld_fab_trfabric_capture_mux0_1stage_pipeline:outpipe|                                            ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_capture_mux0:capture_mux0|alt_sld_fab_alt_sld_fab_trfabric_capture_mux0_1stage_pipeline:outpipe                                                                                          ; alt_sld_fab_alt_sld_fab_trfabric_capture_mux0_1stage_pipeline            ; alt_sld_fab  ;
;                   |alt_sld_fab_alt_sld_fab_trfabric_capture_width:capture_width|                                                        ; 49 (49)     ; 38 (38)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 27 (27)           ; 21 (21)          ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_capture_width:capture_width                                                                                                                                                              ; alt_sld_fab_alt_sld_fab_trfabric_capture_width                           ; alt_sld_fab  ;
;                   |alt_sld_fab_alt_sld_fab_trfabric_demux:demux|                                                                        ; 14 (10)     ; 12 (10)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 8 (8)             ; 5 (1)            ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_demux:demux                                                                                                                                                                              ; alt_sld_fab_alt_sld_fab_trfabric_demux                                   ; alt_sld_fab  ;
;                      |alt_sld_fab_alt_sld_fab_trfabric_demux_1stage_pipeline:inpipe|                                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_demux:demux|alt_sld_fab_alt_sld_fab_trfabric_demux_1stage_pipeline:inpipe                                                                                                                ; alt_sld_fab_alt_sld_fab_trfabric_demux_1stage_pipeline                   ; alt_sld_fab  ;
;                      |alt_sld_fab_alt_sld_fab_trfabric_demux_1stage_pipeline:outpipe0|                                                  ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_demux:demux|alt_sld_fab_alt_sld_fab_trfabric_demux_1stage_pipeline:outpipe0                                                                                                              ; alt_sld_fab_alt_sld_fab_trfabric_demux_1stage_pipeline                   ; alt_sld_fab  ;
;                   |alt_sld_fab_alt_sld_fab_trfabric_mem:mem|                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 262144      ; 32   ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_mem:mem                                                                                                                                                                                  ; alt_sld_fab_alt_sld_fab_trfabric_mem                                     ; alt_sld_fab  ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 262144      ; 32   ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_mem:mem|altsyncram:the_altsyncram                                                                                                                                                        ; altsyncram                                                               ; work         ;
;                         |altsyncram_plc1:auto_generated|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 262144      ; 32   ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_mem:mem|altsyncram:the_altsyncram|altsyncram_plc1:auto_generated                                                                                                                         ; altsyncram_plc1                                                          ; work         ;
;                   |alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0:mm_interconnect_0|                                                ; 113 (56)    ; 66 (40)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 42 (15)      ; 3 (0)             ; 68 (42)          ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0:mm_interconnect_0                                                                                                                                                      ; alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0                       ; alt_sld_fab  ;
;                      |alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_cmd_demux:cmd_demux|                                           ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0:mm_interconnect_0|alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_cmd_demux:cmd_demux                                                                               ; alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_cmd_demux             ; alt_sld_fab  ;
;                      |alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router:router|                                                 ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0:mm_interconnect_0|alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router:router                                                                                     ; alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router                ; alt_sld_fab  ;
;                      |alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_rsp_mux:rsp_mux|                                               ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0:mm_interconnect_0|alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_rsp_mux:rsp_mux                                                                                   ; alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_rsp_mux               ; alt_sld_fab  ;
;                      |altera_avalon_sc_fifo:bridge_0_s0_agent_rsp_fifo|                                                                 ; 7 (7)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 4 (4)            ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge_0_s0_agent_rsp_fifo                                                                                                     ; altera_avalon_sc_fifo                                                    ; alt_sld_fab  ;
;                      |altera_avalon_sc_fifo:capture_csr_slave_agent_rsp_fifo|                                                           ; 9 (9)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 6 (6)            ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:capture_csr_slave_agent_rsp_fifo                                                                                               ; altera_avalon_sc_fifo                                                    ; alt_sld_fab  ;
;                      |altera_avalon_sc_fifo:rom_rom_agent_rsp_fifo|                                                                     ; 12 (12)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 7 (7)            ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rom_rom_agent_rsp_fifo                                                                                                         ; altera_avalon_sc_fifo                                                    ; alt_sld_fab  ;
;                      |altera_merlin_slave_agent:capture_csr_slave_agent|                                                                ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:capture_csr_slave_agent                                                                                                    ; altera_merlin_slave_agent                                                ; alt_sld_fab  ;
;                      |altera_merlin_slave_translator:capture_csr_slave_translator|                                                      ; 5 (5)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 3 (3)            ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:capture_csr_slave_translator                                                                                          ; altera_merlin_slave_translator                                           ; alt_sld_fab  ;
;                      |altera_merlin_slave_translator:rom_rom_translator|                                                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rom_rom_translator                                                                                                    ; altera_merlin_slave_translator                                           ; alt_sld_fab  ;
;                      |altera_merlin_traffic_limiter:trans0_master_limiter|                                                              ; 16 (16)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 6 (6)            ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:trans0_master_limiter                                                                                                  ; altera_merlin_traffic_limiter                                            ; alt_sld_fab  ;
;                   |alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_1:mm_interconnect_1|                                                ; 3 (1)       ; 3 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (1)            ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_1:mm_interconnect_1                                                                                                                                                      ; alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_1                       ; alt_sld_fab  ;
;                      |altera_merlin_slave_translator:mem_s1_translator|                                                                 ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:mem_s1_translator                                                                                                     ; altera_merlin_slave_translator                                           ; alt_sld_fab  ;
;                   |alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_2:mm_interconnect_2|                                                ; 10 (1)      ; 4 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (1)        ; 0 (0)             ; 4 (0)            ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_2:mm_interconnect_2                                                                                                                                                      ; alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_2                       ; alt_sld_fab  ;
;                      |altera_merlin_slave_translator:tbridge_0_int_control_translator|                                                  ; 9 (9)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 4 (4)            ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:tbridge_0_int_control_translator                                                                                      ; altera_merlin_slave_translator                                           ; alt_sld_fab  ;
;                   |alt_sld_fab_alt_sld_fab_trfabric_mux:mux|                                                                            ; 17 (14)     ; 3 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (2)        ; 0 (0)             ; 13 (12)          ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_mux:mux                                                                                                                                                                                  ; alt_sld_fab_alt_sld_fab_trfabric_mux                                     ; alt_sld_fab  ;
;                      |alt_sld_fab_alt_sld_fab_trfabric_mux_1stage_pipeline:outpipe|                                                     ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_mux:mux|alt_sld_fab_alt_sld_fab_trfabric_mux_1stage_pipeline:outpipe                                                                                                                     ; alt_sld_fab_alt_sld_fab_trfabric_mux_1stage_pipeline                     ; alt_sld_fab  ;
;                   |altera_avalon_st_pipeline_stage:capture_pipe0_1|                                                                     ; 111 (36)    ; 110 (36)                  ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 36 (1)            ; 74 (35)          ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_avalon_st_pipeline_stage:capture_pipe0_1                                                                                                                                                                           ; altera_avalon_st_pipeline_stage                                          ; alt_sld_fab  ;
;                      |altera_avalon_st_pipeline_base:core|                                                                              ; 75 (75)     ; 74 (74)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 35 (35)           ; 39 (39)          ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_avalon_st_pipeline_stage:capture_pipe0_1|altera_avalon_st_pipeline_base:core                                                                                                                                       ; altera_avalon_st_pipeline_base                                           ; alt_sld_fab  ;
;                   |altera_avalon_st_pipeline_stage:capture_pipeline|                                                                    ; 33 (10)     ; 32 (10)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 10 (0)            ; 22 (10)          ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_avalon_st_pipeline_stage:capture_pipeline                                                                                                                                                                          ; altera_avalon_st_pipeline_stage                                          ; alt_sld_fab  ;
;                      |altera_avalon_st_pipeline_base:core|                                                                              ; 23 (23)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 10 (10)           ; 12 (12)          ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_avalon_st_pipeline_stage:capture_pipeline|altera_avalon_st_pipeline_base:core                                                                                                                                      ; altera_avalon_st_pipeline_base                                           ; alt_sld_fab  ;
;                   |altera_avalon_st_pipeline_stage:capture_pipe|                                                                        ; 113 (36)    ; 112 (36)                  ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 37 (0)            ; 75 (36)          ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_avalon_st_pipeline_stage:capture_pipe                                                                                                                                                                              ; altera_avalon_st_pipeline_stage                                          ; alt_sld_fab  ;
;                      |altera_avalon_st_pipeline_base:core|                                                                              ; 77 (77)     ; 76 (76)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 37 (37)           ; 39 (39)          ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_avalon_st_pipeline_stage:capture_pipe|altera_avalon_st_pipeline_base:core                                                                                                                                          ; altera_avalon_st_pipeline_base                                           ; alt_sld_fab  ;
;                   |altera_avalon_st_pipeline_stage:h2t_pipeline|                                                                        ; 25 (0)      ; 24 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 11 (0)            ; 13 (0)           ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_avalon_st_pipeline_stage:h2t_pipeline                                                                                                                                                                              ; altera_avalon_st_pipeline_stage                                          ; alt_sld_fab  ;
;                      |altera_avalon_st_pipeline_base:core|                                                                              ; 25 (25)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 11 (11)           ; 13 (13)          ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_avalon_st_pipeline_stage:h2t_pipeline|altera_avalon_st_pipeline_base:core                                                                                                                                          ; altera_avalon_st_pipeline_base                                           ; alt_sld_fab  ;
;                   |altera_avalon_st_pipeline_stage:sync_pipe0|                                                                          ; 109 (36)    ; 107 (35)                  ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (1)        ; 51 (16)           ; 56 (19)          ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_avalon_st_pipeline_stage:sync_pipe0                                                                                                                                                                                ; altera_avalon_st_pipeline_stage                                          ; alt_sld_fab  ;
;                      |altera_avalon_st_pipeline_base:core|                                                                              ; 73 (73)     ; 72 (72)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 35 (35)           ; 37 (37)          ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_avalon_st_pipeline_stage:sync_pipe0|altera_avalon_st_pipeline_base:core                                                                                                                                            ; altera_avalon_st_pipeline_base                                           ; alt_sld_fab  ;
;                   |altera_avalon_st_pipeline_stage:t2h_pipeline|                                                                        ; 36 (11)     ; 35 (11)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 11 (1)            ; 24 (10)          ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_avalon_st_pipeline_stage:t2h_pipeline                                                                                                                                                                              ; altera_avalon_st_pipeline_stage                                          ; alt_sld_fab  ;
;                      |altera_avalon_st_pipeline_base:core|                                                                              ; 25 (25)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 10 (10)           ; 14 (14)          ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_avalon_st_pipeline_stage:t2h_pipeline|altera_avalon_st_pipeline_base:core                                                                                                                                          ; altera_avalon_st_pipeline_base                                           ; alt_sld_fab  ;
;                   |altera_avalon_st_pipeline_stage:wide_capture_pipeline|                                                               ; 74 (2)      ; 72 (2)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 33 (0)            ; 40 (2)           ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_avalon_st_pipeline_stage:wide_capture_pipeline                                                                                                                                                                     ; altera_avalon_st_pipeline_stage                                          ; alt_sld_fab  ;
;                      |altera_avalon_st_pipeline_base:core|                                                                              ; 72 (72)     ; 70 (70)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 33 (33)           ; 38 (38)          ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_avalon_st_pipeline_stage:wide_capture_pipeline|altera_avalon_st_pipeline_base:core                                                                                                                                 ; altera_avalon_st_pipeline_base                                           ; alt_sld_fab  ;
;                   |altera_reset_controller:rst_controller|                                                                              ; 16 (10)     ; 16 (10)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (5)             ; 7 (5)            ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_reset_controller:rst_controller                                                                                                                                                                                    ; altera_reset_controller                                                  ; alt_sld_fab  ;
;                      |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                   ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                     ; altera_reset_synchronizer                                                ; alt_sld_fab  ;
;                      |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                         ; altera_reset_synchronizer                                                ; alt_sld_fab  ;
;                   |altera_trace_capture_controller:capture|                                                                             ; 1263 (295)  ; 875 (247)                 ; 0 (0)         ; 6144        ; 3    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 341 (48)     ; 236 (29)          ; 686 (128)        ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_capture_controller:capture                                                                                                                                                                                   ; altera_trace_capture_controller                                          ; alt_sld_fab  ;
;                      |altera_trace_capture_header_parser:hdr_parse|                                                                     ; 190 (190)   ; 122 (122)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 53 (53)      ; 57 (57)           ; 80 (80)          ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_capture_controller:capture|altera_trace_capture_header_parser:hdr_parse                                                                                                                                      ; altera_trace_capture_header_parser                                       ; alt_sld_fab  ;
;                      |altera_trace_capture_rd_control:rd_ctrl|                                                                          ; 212 (170)   ; 96 (65)                   ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 102 (91)     ; 1 (0)             ; 109 (79)         ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_capture_controller:capture|altera_trace_capture_rd_control:rd_ctrl                                                                                                                                           ; altera_trace_capture_rd_control                                          ; alt_sld_fab  ;
;                         |scfifo:rd_fifo|                                                                                                ; 42 (0)      ; 31 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 1 (0)             ; 30 (0)           ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_capture_controller:capture|altera_trace_capture_rd_control:rd_ctrl|scfifo:rd_fifo                                                                                                                            ; scfifo                                                                   ; work         ;
;                            |scfifo_fo61:auto_generated|                                                                                 ; 42 (0)      ; 31 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 1 (0)             ; 30 (0)           ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_capture_controller:capture|altera_trace_capture_rd_control:rd_ctrl|scfifo:rd_fifo|scfifo_fo61:auto_generated                                                                                                 ; scfifo_fo61                                                              ; work         ;
;                               |a_dpfifo_qv21:dpfifo|                                                                                    ; 42 (25)     ; 31 (14)                   ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 1 (1)             ; 30 (13)          ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_capture_controller:capture|altera_trace_capture_rd_control:rd_ctrl|scfifo:rd_fifo|scfifo_fo61:auto_generated|a_dpfifo_qv21:dpfifo                                                                            ; a_dpfifo_qv21                                                            ; work         ;
;                                  |altsyncram_dlg1:FIFOram|                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_capture_controller:capture|altera_trace_capture_rd_control:rd_ctrl|scfifo:rd_fifo|scfifo_fo61:auto_generated|a_dpfifo_qv21:dpfifo|altsyncram_dlg1:FIFOram                                                    ; altsyncram_dlg1                                                          ; work         ;
;                                  |cntr_337:usedw_counter|                                                                               ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_capture_controller:capture|altera_trace_capture_rd_control:rd_ctrl|scfifo:rd_fifo|scfifo_fo61:auto_generated|a_dpfifo_qv21:dpfifo|cntr_337:usedw_counter                                                     ; cntr_337                                                                 ; work         ;
;                                  |cntr_m2b:rd_ptr_msb|                                                                                  ; 5 (5)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_capture_controller:capture|altera_trace_capture_rd_control:rd_ctrl|scfifo:rd_fifo|scfifo_fo61:auto_generated|a_dpfifo_qv21:dpfifo|cntr_m2b:rd_ptr_msb                                                        ; cntr_m2b                                                                 ; work         ;
;                                  |cntr_n2b:wr_ptr|                                                                                      ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_capture_controller:capture|altera_trace_capture_rd_control:rd_ctrl|scfifo:rd_fifo|scfifo_fo61:auto_generated|a_dpfifo_qv21:dpfifo|cntr_n2b:wr_ptr                                                            ; cntr_n2b                                                                 ; work         ;
;                      |altera_trace_capture_regs:csr|                                                                                    ; 161 (161)   ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 44 (44)      ; 27 (27)           ; 90 (90)          ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_capture_controller:capture|altera_trace_capture_regs:csr                                                                                                                                                     ; altera_trace_capture_regs                                                ; alt_sld_fab  ;
;                      |altera_trace_capture_wr_control:wr_ctrl|                                                                          ; 367 (224)   ; 237 (126)                 ; 0 (0)         ; 4096        ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 80 (47)      ; 77 (41)           ; 210 (104)        ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_capture_controller:capture|altera_trace_capture_wr_control:wr_ctrl                                                                                                                                           ; altera_trace_capture_wr_control                                          ; alt_sld_fab  ;
;                         |altera_trace_capture_segmentiser:segment|                                                                      ; 93 (93)     ; 50 (50)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 35 (35)           ; 47 (47)          ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_capture_controller:capture|altera_trace_capture_wr_control:wr_ctrl|altera_trace_capture_segmentiser:segment                                                                                                  ; altera_trace_capture_segmentiser                                         ; alt_sld_fab  ;
;                         |scfifo:hdr_sc_fifo|                                                                                            ; 39 (0)      ; 30 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 1 (0)             ; 29 (0)           ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_capture_controller:capture|altera_trace_capture_wr_control:wr_ctrl|scfifo:hdr_sc_fifo                                                                                                                        ; scfifo                                                                   ; work         ;
;                            |scfifo_kn51:auto_generated|                                                                                 ; 39 (0)      ; 30 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 1 (0)             ; 29 (0)           ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_capture_controller:capture|altera_trace_capture_wr_control:wr_ctrl|scfifo:hdr_sc_fifo|scfifo_kn51:auto_generated                                                                                             ; scfifo_kn51                                                              ; work         ;
;                               |a_dpfifo_vu11:dpfifo|                                                                                    ; 39 (22)     ; 30 (13)                   ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 1 (1)             ; 29 (12)          ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_capture_controller:capture|altera_trace_capture_wr_control:wr_ctrl|scfifo:hdr_sc_fifo|scfifo_kn51:auto_generated|a_dpfifo_vu11:dpfifo                                                                        ; a_dpfifo_vu11                                                            ; work         ;
;                                  |altsyncram_dlg1:FIFOram|                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_capture_controller:capture|altera_trace_capture_wr_control:wr_ctrl|scfifo:hdr_sc_fifo|scfifo_kn51:auto_generated|a_dpfifo_vu11:dpfifo|altsyncram_dlg1:FIFOram                                                ; altsyncram_dlg1                                                          ; work         ;
;                                  |cntr_337:usedw_counter|                                                                               ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_capture_controller:capture|altera_trace_capture_wr_control:wr_ctrl|scfifo:hdr_sc_fifo|scfifo_kn51:auto_generated|a_dpfifo_vu11:dpfifo|cntr_337:usedw_counter                                                 ; cntr_337                                                                 ; work         ;
;                                  |cntr_m2b:rd_ptr_msb|                                                                                  ; 5 (5)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_capture_controller:capture|altera_trace_capture_wr_control:wr_ctrl|scfifo:hdr_sc_fifo|scfifo_kn51:auto_generated|a_dpfifo_vu11:dpfifo|cntr_m2b:rd_ptr_msb                                                    ; cntr_m2b                                                                 ; work         ;
;                                  |cntr_n2b:wr_ptr|                                                                                      ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_capture_controller:capture|altera_trace_capture_wr_control:wr_ctrl|scfifo:hdr_sc_fifo|scfifo_kn51:auto_generated|a_dpfifo_vu11:dpfifo|cntr_n2b:wr_ptr                                                        ; cntr_n2b                                                                 ; work         ;
;                         |scfifo:wdata_sc_fifo|                                                                                          ; 44 (0)      ; 31 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (0)       ; 0 (0)             ; 31 (0)           ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_capture_controller:capture|altera_trace_capture_wr_control:wr_ctrl|scfifo:wdata_sc_fifo                                                                                                                      ; scfifo                                                                   ; work         ;
;                            |scfifo_fo61:auto_generated|                                                                                 ; 44 (0)      ; 31 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (0)       ; 0 (0)             ; 31 (0)           ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_capture_controller:capture|altera_trace_capture_wr_control:wr_ctrl|scfifo:wdata_sc_fifo|scfifo_fo61:auto_generated                                                                                           ; scfifo_fo61                                                              ; work         ;
;                               |a_dpfifo_qv21:dpfifo|                                                                                    ; 44 (27)     ; 31 (14)                   ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 31 (14)          ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_capture_controller:capture|altera_trace_capture_wr_control:wr_ctrl|scfifo:wdata_sc_fifo|scfifo_fo61:auto_generated|a_dpfifo_qv21:dpfifo                                                                      ; a_dpfifo_qv21                                                            ; work         ;
;                                  |altsyncram_dlg1:FIFOram|                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_capture_controller:capture|altera_trace_capture_wr_control:wr_ctrl|scfifo:wdata_sc_fifo|scfifo_fo61:auto_generated|a_dpfifo_qv21:dpfifo|altsyncram_dlg1:FIFOram                                              ; altsyncram_dlg1                                                          ; work         ;
;                                  |cntr_337:usedw_counter|                                                                               ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_capture_controller:capture|altera_trace_capture_wr_control:wr_ctrl|scfifo:wdata_sc_fifo|scfifo_fo61:auto_generated|a_dpfifo_qv21:dpfifo|cntr_337:usedw_counter                                               ; cntr_337                                                                 ; work         ;
;                                  |cntr_m2b:rd_ptr_msb|                                                                                  ; 5 (5)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_capture_controller:capture|altera_trace_capture_wr_control:wr_ctrl|scfifo:wdata_sc_fifo|scfifo_fo61:auto_generated|a_dpfifo_qv21:dpfifo|cntr_m2b:rd_ptr_msb                                                  ; cntr_m2b                                                                 ; work         ;
;                                  |cntr_n2b:wr_ptr|                                                                                      ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_capture_controller:capture|altera_trace_capture_wr_control:wr_ctrl|scfifo:wdata_sc_fifo|scfifo_fo61:auto_generated|a_dpfifo_qv21:dpfifo|cntr_n2b:wr_ptr                                                      ; cntr_n2b                                                                 ; work         ;
;                      |altera_trace_ts_req_generator:capture_ts_generator|                                                               ; 45 (45)     ; 34 (34)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 34 (34)          ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_capture_controller:capture|altera_trace_ts_req_generator:capture_ts_generator                                                                                                                                ; altera_trace_ts_req_generator                                            ; alt_sld_fab  ;
;                      |altera_trace_wr_control_pl_stage:g_write_timing_improver.altera_trace_wr_control_pl_stage|                        ; 100 (100)   ; 96 (96)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 45 (45)           ; 52 (52)          ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_capture_controller:capture|altera_trace_wr_control_pl_stage:g_write_timing_improver.altera_trace_wr_control_pl_stage                                                                                         ; altera_trace_wr_control_pl_stage                                         ; alt_sld_fab  ;
;                   |altera_trace_rom:rom|                                                                                                ; 8 (8)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 5 (5)            ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_rom:rom                                                                                                                                                                                                      ; altera_trace_rom                                                         ; alt_sld_fab  ;
;                   |altera_trace_timestamp_monitor:sync0|                                                                                ; 114 (111)   ; 90 (87)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 44 (41)           ; 63 (63)          ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_timestamp_monitor:sync0                                                                                                                                                                                      ; altera_trace_timestamp_monitor                                           ; alt_sld_fab  ;
;                      |altera_std_synchronizer:async_ts_sync_clk_synchronizer|                                                           ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_timestamp_monitor:sync0|altera_std_synchronizer:async_ts_sync_clk_synchronizer                                                                                                                               ; altera_std_synchronizer                                                  ; work         ;
;                   |altera_trace_transacto_lite:trans0|                                                                                  ; 141 (141)   ; 68 (68)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 57 (57)      ; 0 (0)             ; 84 (84)          ; 0          ; |adc_de10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_transacto_lite:trans0                                                                                                                                                                                        ; altera_trace_transacto_lite                                              ; alt_sld_fab  ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                      ;
+----------+----------+---------------+---------------+-----------------------+-----+------+
; Name     ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+----------+----------+---------------+---------------+-----------------------+-----+------+
; CLOCK_50 ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
+----------+----------+---------------+---------------+-----------------------+-----+------+


+---------------------------------------------------+
; Pad To Core Delay Chain Fanout                    ;
+---------------------+-------------------+---------+
; Source Pin / Fanout ; Pad To Core Index ; Setting ;
+---------------------+-------------------+---------+
; CLOCK_50            ;                   ;         ;
+---------------------+-------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; PIN_P11            ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; CLOCK_50                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; PIN_P11            ; 2650    ; Clock                      ; yes    ; Global Clock         ; GCLK19           ; --                        ;
; adc:u0|adc_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[10]~5                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X57_Y40_N10 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; adc:u0|adc_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]~6                                                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X56_Y40_N14 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; adc:u0|adc_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|always1~0                                                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X56_Y41_N10 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; adc:u0|adc_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[15]~18                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X55_Y44_N20 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; adc:u0|adc_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[4]~26                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X55_Y44_N30 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; adc:u0|adc_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]~2                                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X55_Y41_N18 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; adc:u0|adc_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|enable~0                                                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X55_Y39_N26 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; adc:u0|adc_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]~9                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X55_Y41_N26 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; adc:u0|adc_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data~4                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X56_Y41_N18 ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; adc:u0|adc_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_ISSUE                                                                                                                                                                                                                                                                                                                                                           ; FF_X57_Y41_N17     ; 20      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; adc:u0|adc_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                                                                                                                                                                                                                                                                            ; FF_X57_Y41_N11     ; 29      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; adc:u0|adc_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT                                                                                                                                                                                                                                                                                                                                                                ; FF_X58_Y42_N17     ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; adc:u0|adc_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[0]~0                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X55_Y42_N8  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; adc:u0|adc_master_0:master_0|altera_avalon_sc_fifo:fifo|internal_out_ready                                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X55_Y39_N20 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; adc:u0|adc_master_0:master_0|altera_avalon_sc_fifo:fifo|write                                                                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X54_Y39_N26 ; 8       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; adc:u0|adc_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|out_channel[7]~2                                                                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X55_Y39_N0  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; adc:u0|adc_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                                                                                                                                                                                ; FF_X62_Y36_N19     ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; adc:u0|adc_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0~0                                                                                                                                                                                                                              ; LCCOMB_X62_Y35_N14 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; adc:u0|adc_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|take_in_data                                                                                                                                                                                                                                                                     ; LCCOMB_X59_Y37_N22 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; adc:u0|adc_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|sync_control_signal~0                                                                                                                                                                                                                      ; LCCOMB_X56_Y39_N10 ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; adc:u0|adc_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~0                                                                                                                                                                                                                                                                               ; LCCOMB_X59_Y35_N14 ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; adc:u0|adc_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~2                                                                                                                                                                                                                                                                               ; LCCOMB_X57_Y35_N18 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; adc:u0|adc_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|out_valid                                                                                                                                                                                                                                    ; LCCOMB_X57_Y35_N24 ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; adc:u0|adc_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                                                                                                                                                                                                                        ; FF_X59_Y32_N27     ; 1       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; adc:u0|adc_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[0]~13                                                                                                                                                                                                                                                                ; LCCOMB_X59_Y34_N26 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; adc:u0|adc_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter~12                                                                                                                                                                                                                                                                   ; LCCOMB_X59_Y34_N16 ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; adc:u0|adc_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                                                                                                                                                                                                                                                     ; FF_X58_Y32_N17     ; 8       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; adc:u0|adc_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]~1                                                                                                                                                                                                                                                                         ; LCCOMB_X59_Y35_N4  ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; adc:u0|adc_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[1]~0                                                                                                                                                                                                                                                                         ; LCCOMB_X60_Y37_N22 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; adc:u0|adc_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]~41                                                                                                                                                                                                                                                                       ; LCCOMB_X59_Y35_N20 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; adc:u0|adc_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]~1                                                                                                                                                                                                                                                                           ; LCCOMB_X59_Y35_N10 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; adc:u0|adc_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]~12                                                                                                                                                                                                                                                                           ; LCCOMB_X59_Y35_N6  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; adc:u0|adc_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[14]~0                                                                                                                                                                                                                                                                         ; LCCOMB_X58_Y34_N0  ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; adc:u0|adc_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]~5                                                                                                                                                                                                                                                              ; LCCOMB_X63_Y35_N30 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; adc:u0|adc_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]~1                                                                                                                                                                                                                                                             ; LCCOMB_X60_Y37_N2  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; adc:u0|adc_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]~0                                                                                                                                                                                                                                                             ; LCCOMB_X60_Y37_N28 ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; adc:u0|adc_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[7]~0                                                                                                                                                                                                                                                                             ; LCCOMB_X57_Y35_N4  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; adc:u0|adc_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~2                                                                                                                                                                                                                                                                 ; LCCOMB_X61_Y36_N22 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; adc:u0|adc_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]~1                                                                                                                                                                                                                                                              ; LCCOMB_X63_Y36_N28 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; adc:u0|adc_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[0]~1                                                                                                                                                                                                                                                                   ; LCCOMB_X60_Y34_N26 ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; adc:u0|adc_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state~10                                                                                                                                                                                                                                                                           ; LCCOMB_X61_Y36_N24 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; adc:u0|adc_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]~11                                                                                                                                                                                                                                                          ; LCCOMB_X60_Y34_N30 ; 19      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; adc:u0|adc_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~2                                                                                                                                                                                                                                               ; LCCOMB_X62_Y37_N0  ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; adc:u0|adc_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]~1                                                                                                                                                                                                                                                             ; LCCOMB_X60_Y37_N8  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; adc:u0|adc_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]~1                                                                                                                                                                                                                                                                  ; LCCOMB_X60_Y34_N6  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; adc:u0|adc_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~19                                                                                                                                                                                                                                                                          ; LCCOMB_X58_Y34_N10 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; adc:u0|adc_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                                                                                                                                                                                 ; FF_X61_Y35_N29     ; 41      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; adc:u0|adc_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|virtual_state_sdr~0                                                                                                                                                                                                                                                                                ; LCCOMB_X58_Y35_N0  ; 53      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; adc:u0|adc_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|in_ready~2                                                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X59_Y37_N16 ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; adc:u0|adc_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                       ; FF_X63_Y38_N25     ; 160     ; Async. clear               ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; adc:u0|adc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem_used[0]~5                                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X56_Y42_N0  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; adc:u0|adc_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|pending_response_count[1]~0                                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X54_Y42_N14 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; adc:u0|adc_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|save_dest_id~0                                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X57_Y42_N20 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; adc:u0|adc_modular_adc_0:modular_adc_0|adc_modular_adc_0_adc_monitor_internal:adc_monitor_internal|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                 ; FF_X41_Y35_N17     ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; adc:u0|adc_modular_adc_0:modular_adc_0|adc_modular_adc_0_adc_monitor_internal:adc_monitor_internal|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                 ; FF_X41_Y35_N17     ; 206     ; Async. clear               ; yes    ; Global Clock         ; GCLK12           ; --                        ;
; adc:u0|adc_modular_adc_0:modular_adc_0|adc_modular_adc_0_adc_monitor_internal:adc_monitor_internal|altera_reset_controller:rst_controller|merged_reset~0                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X1_Y35_N16  ; 3       ; Async. clear               ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; adc:u0|adc_modular_adc_0:modular_adc_0|adc_modular_adc_0_adc_monitor_internal:adc_monitor_internal|altera_trace_adc_monitor_core:core|altera_trace_adc_monitor_capture_interface:capture_interface|Selector18~3                                                                                                                                                                                                                                                              ; LCCOMB_X38_Y33_N20 ; 7       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; adc:u0|adc_modular_adc_0:modular_adc_0|adc_modular_adc_0_adc_monitor_internal:adc_monitor_internal|altera_trace_adc_monitor_core:core|altera_trace_adc_monitor_capture_interface:capture_interface|altera_trace_adc_monitor_issp:issp|altsource_probe:issp_0|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[9]~21                                                                                         ; LCCOMB_X43_Y36_N0  ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; adc:u0|adc_modular_adc_0:modular_adc_0|adc_modular_adc_0_adc_monitor_internal:adc_monitor_internal|altera_trace_adc_monitor_core:core|altera_trace_adc_monitor_capture_interface:capture_interface|altera_trace_adc_monitor_issp:issp|altsource_probe:issp_0|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[0]~3                                                  ; LCCOMB_X51_Y34_N12 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; adc:u0|adc_modular_adc_0:modular_adc_0|adc_modular_adc_0_adc_monitor_internal:adc_monitor_internal|altera_trace_adc_monitor_core:core|altera_trace_adc_monitor_capture_interface:capture_interface|altera_trace_adc_monitor_issp:issp|altsource_probe:issp_0|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[0]~4                                             ; LCCOMB_X51_Y34_N26 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; adc:u0|adc_modular_adc_0:modular_adc_0|adc_modular_adc_0_adc_monitor_internal:adc_monitor_internal|altera_trace_adc_monitor_core:core|altera_trace_adc_monitor_capture_interface:capture_interface|altera_trace_adc_monitor_issp:issp|altsource_probe:issp_0|altsource_probe_body:altsource_probe_body_inst|vjtag_sdr_i~0                                                                                                                                                    ; LCCOMB_X51_Y34_N30 ; 24      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; adc:u0|adc_modular_adc_0:modular_adc_0|adc_modular_adc_0_adc_monitor_internal:adc_monitor_internal|altera_trace_adc_monitor_core:core|altera_trace_adc_monitor_capture_interface:capture_interface|altera_trace_adc_monitor_issp:issp|delay_counter[1]~52                                                                                                                                                                                                                    ; LCCOMB_X39_Y36_N20 ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; adc:u0|adc_modular_adc_0:modular_adc_0|adc_modular_adc_0_adc_monitor_internal:adc_monitor_internal|altera_trace_adc_monitor_core:core|altera_trace_adc_monitor_capture_interface:capture_interface|altera_trace_adc_monitor_issp:issp|issp_write                                                                                                                                                                                                                             ; FF_X39_Y35_N17     ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; adc:u0|adc_modular_adc_0:modular_adc_0|adc_modular_adc_0_adc_monitor_internal:adc_monitor_internal|altera_trace_adc_monitor_core:core|altera_trace_adc_monitor_capture_interface:capture_interface|altera_trace_adc_monitor_issp:issp|issp_write_unsync                                                                                                                                                                                                                      ; LCCOMB_X40_Y36_N0  ; 21      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; adc:u0|adc_modular_adc_0:modular_adc_0|adc_modular_adc_0_adc_monitor_internal:adc_monitor_internal|altera_trace_adc_monitor_core:core|altera_trace_adc_monitor_capture_interface:capture_interface|altera_trace_adc_monitor_timestamp_manager:timestamp_manager|captured_timestamp[25]~1                                                                                                                                                                                     ; LCCOMB_X37_Y33_N4  ; 40      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; adc:u0|adc_modular_adc_0:modular_adc_0|adc_modular_adc_0_adc_monitor_internal:adc_monitor_internal|altera_trace_adc_monitor_core:core|altera_trace_adc_monitor_capture_interface:capture_interface|altera_trace_adc_monitor_wa_inst:format_adapter|altera_trace_adc_monitor_wa:altera_trace_adc_monitor_wa_inst|always4~0                                                                                                                                                    ; LCCOMB_X44_Y38_N22 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; adc:u0|adc_modular_adc_0:modular_adc_0|adc_modular_adc_0_adc_monitor_internal:adc_monitor_internal|altera_trace_adc_monitor_core:core|altera_trace_adc_monitor_capture_interface:capture_interface|altera_trace_adc_monitor_wa_inst:format_adapter|altera_trace_adc_monitor_wa:altera_trace_adc_monitor_wa_inst|out_count[0]~0                                                                                                                                               ; LCCOMB_X43_Y38_N28 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; adc:u0|adc_modular_adc_0:modular_adc_0|adc_modular_adc_0_adc_monitor_internal:adc_monitor_internal|altera_trace_adc_monitor_core:core|altera_trace_adc_monitor_capture_interface:capture_interface|altera_trace_adc_monitor_wa_inst:format_adapter|altera_trace_adc_monitor_wa:altera_trace_adc_monitor_wa_inst|out_count[1]                                                                                                                                                 ; FF_X43_Y38_N13     ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; adc:u0|adc_modular_adc_0:modular_adc_0|adc_modular_adc_0_adc_monitor_internal:adc_monitor_internal|altera_trace_adc_monitor_core:core|altera_trace_adc_monitor_capture_interface:capture_interface|always8~0                                                                                                                                                                                                                                                                 ; LCCOMB_X38_Y33_N14 ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; adc:u0|adc_modular_adc_0:modular_adc_0|adc_modular_adc_0_adc_monitor_internal:adc_monitor_internal|altera_trace_adc_monitor_core:core|altera_trace_adc_monitor_capture_interface:capture_interface|count[5]~3                                                                                                                                                                                                                                                                ; LCCOMB_X41_Y34_N28 ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; adc:u0|adc_modular_adc_0:modular_adc_0|adc_modular_adc_0_adc_monitor_internal:adc_monitor_internal|altera_trace_adc_monitor_core:core|qualified_adc_valid~2                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X39_Y38_N8  ; 67      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PUTRESP                                                                                                                                                                                                                                                                                                                           ; FF_X47_Y48_N27     ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|int_timer[1]~0                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X45_Y51_N16 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|load_dout~3                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X44_Y52_N20 ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_valid                                                                                                                                                                                                                                                                                                                                    ; FF_X47_Y45_N17     ; 4       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|ram_rd_en                                                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X56_Y42_N26 ; 2       ; Read enable                ; no     ; --                   ; --               ; --                        ;
; adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|set_eop                                                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X52_Y45_N0  ; 7       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_csr:u_seq_csr|always0~0                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X52_Y42_N8  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl|cmd_eop~2                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X52_Y42_N20 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; adc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                             ; FF_X1_Y35_N17      ; 126     ; Async. clear               ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; JTAG_X43_Y40_N0    ; 610     ; Clock                      ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; JTAG_X43_Y40_N0    ; 25      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_sc_fifo:h2t_fifo|internal_out_ready                                                                                                                                              ; LCCOMB_X70_Y35_N8  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_sc_fifo:h2t_fifo|write                                                                                                                                                           ; LCCOMB_X70_Y33_N24 ; 8       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_sc_fifo:t2h_fifo|internal_out_ready                                                                                                                                              ; LCCOMB_X70_Y27_N24 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_sc_fifo:t2h_fifo|write                                                                                                                                                           ; LCCOMB_X72_Y27_N20 ; 8       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_st_bytes_to_packets:b2p|always2~0                                                                                                                                                ; LCCOMB_X70_Y35_N30 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_st_bytes_to_packets:b2p|out_channel[7]~1                                                                                                                                         ; LCCOMB_X71_Y34_N26 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_st_jtag_interface:jtag|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0           ; FF_X64_Y25_N5      ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_st_jtag_interface:jtag|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0~2         ; LCCOMB_X64_Y25_N0  ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_st_jtag_interface:jtag|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|take_in_data                                                ; LCCOMB_X70_Y27_N22 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_st_jtag_interface:jtag|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|sync_control_signal~0 ; LCCOMB_X69_Y30_N26 ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_st_jtag_interface:jtag|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~0                                                          ; LCCOMB_X56_Y29_N2  ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_st_jtag_interface:jtag|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~2                                                          ; LCCOMB_X55_Y29_N12 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_st_jtag_interface:jtag|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]   ; FF_X61_Y29_N27     ; 1       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_st_jtag_interface:jtag|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:has_mgmt.debug_reset_synchronizer|dreg[6]  ; FF_X64_Y31_N1      ; 222     ; Async. clear               ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_st_jtag_interface:jtag|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[0]~13                                           ; LCCOMB_X61_Y28_N8  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_st_jtag_interface:jtag|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter~12                                              ; LCCOMB_X61_Y28_N30 ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_st_jtag_interface:jtag|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                                ; FF_X55_Y29_N13     ; 8       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_st_jtag_interface:jtag|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]~1                                                    ; LCCOMB_X56_Y29_N30 ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_st_jtag_interface:jtag|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[1]~0                                                    ; LCCOMB_X61_Y30_N2  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_st_jtag_interface:jtag|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]~7                                                   ; LCCOMB_X61_Y25_N16 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_st_jtag_interface:jtag|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]~17                                                  ; LCCOMB_X56_Y29_N8  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_st_jtag_interface:jtag|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]~1                                                      ; LCCOMB_X56_Y29_N6  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_st_jtag_interface:jtag|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]~12                                                      ; LCCOMB_X56_Y29_N0  ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_st_jtag_interface:jtag|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_mgmt[0]~2                                                       ; LCCOMB_X56_Y29_N10 ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_st_jtag_interface:jtag|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|has_mgmt.mgmt_out[0]~0                                             ; LCCOMB_X55_Y29_N20 ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_st_jtag_interface:jtag|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[14]~0                                                    ; LCCOMB_X60_Y30_N18 ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_st_jtag_interface:jtag|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]~4                                         ; LCCOMB_X60_Y30_N8  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_st_jtag_interface:jtag|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]~2                                        ; LCCOMB_X63_Y28_N26 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_st_jtag_interface:jtag|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]~0                                        ; LCCOMB_X63_Y30_N18 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_st_jtag_interface:jtag|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[0]~0                                                        ; LCCOMB_X55_Y29_N30 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_st_jtag_interface:jtag|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~3                                            ; LCCOMB_X60_Y25_N28 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_st_jtag_interface:jtag|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]~2                                         ; LCCOMB_X60_Y27_N12 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_st_jtag_interface:jtag|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[0]~1                                              ; LCCOMB_X60_Y30_N22 ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_st_jtag_interface:jtag|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state~10                                                      ; LCCOMB_X61_Y25_N18 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_st_jtag_interface:jtag|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]~13                                     ; LCCOMB_X58_Y25_N4  ; 19      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_st_jtag_interface:jtag|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~2                          ; LCCOMB_X57_Y29_N30 ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_st_jtag_interface:jtag|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]~1                                        ; LCCOMB_X57_Y29_N4  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_st_jtag_interface:jtag|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]~1                                             ; LCCOMB_X61_Y30_N18 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_st_jtag_interface:jtag|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~19                                                     ; LCCOMB_X60_Y28_N2  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_st_jtag_interface:jtag|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                            ; FF_X64_Y25_N23     ; 41      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_st_jtag_interface:jtag|altera_jtag_dc_streaming:normal.jtag_dc_streaming|jtag_source_valid                                                                                       ; LCCOMB_X63_Y30_N6  ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_st_packets_to_bytes:p2b|always0~2                                                                                                                                                ; LCCOMB_X67_Y30_N0  ; 16      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_st_packets_to_bytes:p2b|channel_count[4]~16                                                                                                                                      ; LCCOMB_X67_Y31_N14 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_st_packets_to_bytes:p2b|in_ready~2                                                                                                                                               ; LCCOMB_X69_Y31_N12 ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_st_packets_to_bytes:p2b|sent_channel                                                                                                                                             ; FF_X67_Y31_N11     ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_st_packets_to_bytes:p2b|sent_channel_char                                                                                                                                        ; FF_X66_Y31_N7      ; 20      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_st_packets_to_bytes:p2b|stored_varchannel[7]~1                                                                                                                                   ; LCCOMB_X64_Y31_N22 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                                     ; FF_X54_Y33_N21     ; 35      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0                                                                                                                                          ; LCCOMB_X55_Y30_N28 ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                                                                                                                                            ; LCCOMB_X55_Y30_N22 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                                                                                                                                          ; LCCOMB_X51_Y32_N8  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1                                                                                                                             ; LCCOMB_X56_Y32_N26 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~14                                                                                                                                            ; LCCOMB_X55_Y33_N2  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5                                                                                                                                             ; LCCOMB_X55_Y33_N14 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~9                                                                                                                                             ; LCCOMB_X55_Y33_N0  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4                                                                                                                                               ; LCCOMB_X54_Y32_N18 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~11                                                                                                                               ; LCCOMB_X56_Y30_N8  ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~12                                                                                                                               ; LCCOMB_X56_Y32_N8  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~13                                                                                                                                                 ; LCCOMB_X54_Y33_N8  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                                                                                                                                        ; LCCOMB_X56_Y32_N28 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~13                                                                                                                                     ; LCCOMB_X56_Y34_N8  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3                                                                                                                                      ; LCCOMB_X56_Y34_N18 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~8                                                                                                                                      ; LCCOMB_X56_Y34_N22 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~18                                                                                                                       ; LCCOMB_X58_Y32_N8  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5]~13                                                                                                                  ; LCCOMB_X57_Y32_N30 ; 6       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5]~24                                                                                                                  ; LCCOMB_X58_Y32_N26 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                          ; FF_X52_Y33_N5      ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell                                                                                                                ; LCCOMB_X52_Y32_N0  ; 22      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                         ; FF_X52_Y33_N17     ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                          ; FF_X54_Y33_N17     ; 49      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                                                                                                                                   ; LCCOMB_X52_Y33_N30 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                         ; FF_X52_Y32_N17     ; 93      ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|alt_sld_fab_alt_sld_fab_stfabric_demux:demux|alt_sld_fab_alt_sld_fab_stfabric_demux_1stage_pipeline:inpipe|always1~0                                                                                       ; LCCOMB_X71_Y34_N22 ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|alt_sld_fab_alt_sld_fab_stfabric_demux:demux|alt_sld_fab_alt_sld_fab_stfabric_demux_1stage_pipeline:outpipe0|always1~1                                                                                     ; LCCOMB_X70_Y35_N4  ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|alt_sld_fab_alt_sld_fab_stfabric_demux:demux|alt_sld_fab_alt_sld_fab_stfabric_demux_1stage_pipeline:outpipe1|always1~0                                                                                     ; LCCOMB_X70_Y35_N18 ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|alt_sld_fab_alt_sld_fab_stfabric_mgmt_channel_adap:mgmt_channel_adap|out_valid~1                                                                                                                           ; LCCOMB_X41_Y33_N16 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux:mgmt_demux|in_payload[1]~0                                                                                                                                     ; LCCOMB_X41_Y33_N30 ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux:mgmt_demux|rhs1_valid~0                                                                                                                                        ; LCCOMB_X41_Y32_N10 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|alt_sld_fab_alt_sld_fab_stfabric_mux:mux|alt_sld_fab_alt_sld_fab_stfabric_mux_1stage_pipeline:outpipe|always1~2                                                                                            ; LCCOMB_X69_Y31_N22 ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|altera_avalon_dc_fifo:h2t0_fifo|internal_out_ready                                                                                                                                                         ; LCCOMB_X70_Y38_N4  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|altera_avalon_dc_fifo:h2t0_fifo|next_in_wr_ptr~0                                                                                                                                                           ; LCCOMB_X71_Y38_N26 ; 2       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|altera_avalon_dc_fifo:t2h0_fifo|internal_out_ready~0                                                                                                                                                       ; LCCOMB_X69_Y31_N30 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|altera_avalon_dc_fifo:t2h0_fifo|next_in_wr_ptr~0                                                                                                                                                           ; LCCOMB_X54_Y31_N18 ; 2       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|altera_reset_controller:mgmt_rst_synch_0|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                ; FF_X77_Y39_N17     ; 57      ; Async. clear               ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|mgmt_reset_0_reset_source_reset                                                                                                                                                                            ; FF_X41_Y32_N9      ; 3       ; Async. clear               ; yes    ; Global Clock         ; GCLK13           ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter:avalon_st_adapter|alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|a_ready                                ; LCCOMB_X38_Y30_N16 ; 44      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter:avalon_st_adapter|alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|data0_register[3]~0                    ; LCCOMB_X37_Y28_N0  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter:avalon_st_adapter|alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|data1_register[0]~0                    ; LCCOMB_X37_Y30_N8  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter:avalon_st_adapter|alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|mem_write2~0                           ; LCCOMB_X37_Y28_N12 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_capture_mux0:capture_mux0|alt_sld_fab_alt_sld_fab_trfabric_capture_mux0_1stage_pipeline:outpipe|always1~4                                                                 ; LCCOMB_X40_Y28_N2  ; 37      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_capture_width:capture_width|always4~0                                                                                                                                     ; LCCOMB_X55_Y31_N20 ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_demux:demux|alt_sld_fab_alt_sld_fab_trfabric_demux_1stage_pipeline:inpipe|always1~0                                                                                       ; LCCOMB_X56_Y38_N20 ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_demux:demux|alt_sld_fab_alt_sld_fab_trfabric_demux_1stage_pipeline:outpipe0|always1~0                                                                                     ; LCCOMB_X56_Y38_N26 ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:capture_csr_slave_agent_rsp_fifo|mem_used[0]~5                                                                  ; LCCOMB_X51_Y35_N16 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rom_rom_agent_rsp_fifo|mem_used[0]~5                                                                            ; LCCOMB_X52_Y35_N30 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:trans0_master_limiter|pending_response_count[1]~0                                                       ; LCCOMB_X52_Y37_N28 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:trans0_master_limiter|save_dest_id~3                                                                    ; LCCOMB_X52_Y37_N30 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0:mm_interconnect_0|rsp_demux_001_src0_data[16]~14                                                                                                        ; LCCOMB_X47_Y33_N14 ; 4       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:tbridge_0_int_control_translator|read_latency_shift_reg~0                                              ; LCCOMB_X51_Y38_N30 ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_mux:mux|alt_sld_fab_alt_sld_fab_trfabric_mux_1stage_pipeline:outpipe|always1~4                                                                                            ; LCCOMB_X55_Y37_N6  ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_avalon_st_pipeline_stage:capture_pipe0_1|altera_avalon_st_pipeline_base:core|full0                                                                                                                  ; FF_X40_Y28_N25     ; 78      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_avalon_st_pipeline_stage:capture_pipe0_1|altera_avalon_st_pipeline_base:core|full0~1                                                                                                                ; LCCOMB_X40_Y28_N26 ; 36      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_avalon_st_pipeline_stage:capture_pipeline|altera_avalon_st_pipeline_base:core|full0                                                                                                                 ; FF_X55_Y37_N1      ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_avalon_st_pipeline_stage:capture_pipeline|altera_avalon_st_pipeline_base:core|full0~0                                                                                                               ; LCCOMB_X55_Y37_N26 ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_avalon_st_pipeline_stage:capture_pipe|altera_avalon_st_pipeline_base:core|full0                                                                                                                     ; FF_X37_Y26_N1      ; 82      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_avalon_st_pipeline_stage:capture_pipe|altera_avalon_st_pipeline_base:core|full1~1                                                                                                                   ; LCCOMB_X37_Y26_N16 ; 37      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_avalon_st_pipeline_stage:h2t_pipeline|altera_avalon_st_pipeline_base:core|full0                                                                                                                     ; FF_X67_Y38_N9      ; 26      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_avalon_st_pipeline_stage:h2t_pipeline|altera_avalon_st_pipeline_base:core|full1~1                                                                                                                   ; LCCOMB_X62_Y38_N2  ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_avalon_st_pipeline_stage:sync_pipe0|altera_avalon_st_pipeline_base:core|full0                                                                                                                       ; FF_X40_Y28_N9      ; 80      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_avalon_st_pipeline_stage:sync_pipe0|altera_avalon_st_pipeline_base:core|full0~0                                                                                                                     ; LCCOMB_X40_Y28_N28 ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_avalon_st_pipeline_stage:t2h_pipeline|altera_avalon_st_pipeline_base:core|full0                                                                                                                     ; FF_X55_Y37_N3      ; 29      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_avalon_st_pipeline_stage:t2h_pipeline|altera_avalon_st_pipeline_base:core|full1~1                                                                                                                   ; LCCOMB_X54_Y31_N12 ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_avalon_st_pipeline_stage:wide_capture_pipeline|altera_avalon_st_pipeline_base:core|full0                                                                                                            ; FF_X52_Y30_N17     ; 74      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_avalon_st_pipeline_stage:wide_capture_pipeline|altera_avalon_st_pipeline_base:core|full0~0                                                                                                          ; LCCOMB_X54_Y29_N0  ; 38      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_avalon_st_pipeline_stage:wide_capture_pipeline|altera_avalon_st_pipeline_base:core|full1~2                                                                                                          ; LCCOMB_X52_Y28_N20 ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_avalon_st_pipeline_stage:wide_capture_pipeline|in_payload[33]                                                                                                                                       ; FF_X51_Y29_N3      ; 13      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                         ; FF_X36_Y18_N1      ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                          ; FF_X36_Y18_N17     ; 1716    ; Async. clear               ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_capture_controller:capture|add_credits_value[9]~0                                                                                                                                             ; LCCOMB_X46_Y35_N0  ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_capture_controller:capture|altera_trace_capture_header_parser:hdr_parse|Selector4~1                                                                                                           ; LCCOMB_X45_Y22_N16 ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_capture_controller:capture|altera_trace_capture_header_parser:hdr_parse|curr_length[3]~0                                                                                                      ; LCCOMB_X40_Y23_N4  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_capture_controller:capture|altera_trace_capture_header_parser:hdr_parse|hdr_addr[1]~17                                                                                                        ; LCCOMB_X40_Y23_N16 ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_capture_controller:capture|altera_trace_capture_header_parser:hdr_parse|state.S_GEN_HDR_ADR                                                                                                   ; FF_X45_Y22_N9      ; 22      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_capture_controller:capture|altera_trace_capture_header_parser:hdr_parse|state.S_PROC                                                                                                          ; FF_X45_Y22_N27     ; 46      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_capture_controller:capture|altera_trace_capture_header_parser:hdr_parse|state.S_READ                                                                                                          ; FF_X40_Y23_N3      ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_capture_controller:capture|altera_trace_capture_header_parser:hdr_parse|state.S_WR_ACK                                                                                                        ; FF_X45_Y22_N1      ; 21      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_capture_controller:capture|altera_trace_capture_header_parser:hdr_parse|sum_dat_read[9]~42                                                                                                    ; LCCOMB_X45_Y22_N30 ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_capture_controller:capture|altera_trace_capture_rd_control:rd_ctrl|always8~1                                                                                                                  ; LCCOMB_X51_Y31_N26 ; 14      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_capture_controller:capture|altera_trace_capture_rd_control:rd_ctrl|comb~1                                                                                                                     ; LCCOMB_X52_Y30_N22 ; 41      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_capture_controller:capture|altera_trace_capture_rd_control:rd_ctrl|comb~2                                                                                                                     ; LCCOMB_X52_Y26_N18 ; 22      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_capture_controller:capture|altera_trace_capture_rd_control:rd_ctrl|counter_change                                                                                                             ; LCCOMB_X52_Y30_N12 ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_capture_controller:capture|altera_trace_capture_rd_control:rd_ctrl|int_num_credits[0]~12                                                                                                      ; LCCOMB_X46_Y35_N12 ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_capture_controller:capture|altera_trace_capture_rd_control:rd_ctrl|rd_addr[12]~0                                                                                                              ; LCCOMB_X45_Y20_N2  ; 28      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_capture_controller:capture|altera_trace_capture_rd_control:rd_ctrl|rd_addr[12]~3                                                                                                              ; LCCOMB_X49_Y28_N16 ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_capture_controller:capture|altera_trace_capture_rd_control:rd_ctrl|rd_addr_valid~reg0                                                                                                         ; FF_X49_Y28_N23     ; 23      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_capture_controller:capture|altera_trace_capture_rd_control:rd_ctrl|scfifo:rd_fifo|scfifo_fo61:auto_generated|a_dpfifo_qv21:dpfifo|_~12                                                        ; LCCOMB_X52_Y26_N26 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_capture_controller:capture|altera_trace_capture_rd_control:rd_ctrl|scfifo:rd_fifo|scfifo_fo61:auto_generated|a_dpfifo_qv21:dpfifo|_~13                                                        ; LCCOMB_X52_Y30_N18 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_capture_controller:capture|altera_trace_capture_rd_control:rd_ctrl|scfifo:rd_fifo|scfifo_fo61:auto_generated|a_dpfifo_qv21:dpfifo|pulse_ram_output~2                                          ; LCCOMB_X52_Y26_N30 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_capture_controller:capture|altera_trace_capture_regs:csr|csr_addr[2]                                                                                                                          ; FF_X47_Y31_N19     ; 39      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_capture_controller:capture|altera_trace_capture_regs:csr|csr_addr[4]                                                                                                                          ; FF_X47_Y31_N13     ; 41      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_capture_controller:capture|altera_trace_capture_regs:csr|csr_rd_op                                                                                                                            ; FF_X51_Y35_N21     ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_capture_controller:capture|altera_trace_capture_wr_control:wr_ctrl|altera_trace_capture_segmentiser:segment|always4~0                                                                         ; LCCOMB_X36_Y25_N2  ; 7       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_capture_controller:capture|altera_trace_capture_wr_control:wr_ctrl|altera_trace_capture_segmentiser:segment|always6~1                                                                         ; LCCOMB_X36_Y25_N4  ; 37      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_capture_controller:capture|altera_trace_capture_wr_control:wr_ctrl|altera_trace_capture_segmentiser:segment|generate_new_ouptut~0                                                             ; LCCOMB_X36_Y25_N28 ; 43      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_capture_controller:capture|altera_trace_capture_wr_control:wr_ctrl|always2~0                                                                                                                  ; LCCOMB_X36_Y24_N10 ; 8       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_capture_controller:capture|altera_trace_capture_wr_control:wr_ctrl|always5~0                                                                                                                  ; LCCOMB_X45_Y31_N20 ; 15      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_capture_controller:capture|altera_trace_capture_wr_control:wr_ctrl|hdr_fifo_read~0                                                                                                            ; LCCOMB_X38_Y22_N28 ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_capture_controller:capture|altera_trace_capture_wr_control:wr_ctrl|header_write                                                                                                               ; FF_X36_Y24_N17     ; 24      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_capture_controller:capture|altera_trace_capture_wr_control:wr_ctrl|header_write~0                                                                                                             ; LCCOMB_X36_Y24_N16 ; 27      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_capture_controller:capture|altera_trace_capture_wr_control:wr_ctrl|ppd_arry[0].channel[0]~0                                                                                                   ; LCCOMB_X36_Y23_N2  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_capture_controller:capture|altera_trace_capture_wr_control:wr_ctrl|ppd_arry[1].channel[0]~0                                                                                                   ; LCCOMB_X36_Y23_N12 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_capture_controller:capture|altera_trace_capture_wr_control:wr_ctrl|ppd_num[0]~0                                                                                                               ; LCCOMB_X36_Y24_N26 ; 26      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_capture_controller:capture|altera_trace_capture_wr_control:wr_ctrl|scfifo:hdr_sc_fifo|scfifo_kn51:auto_generated|a_dpfifo_vu11:dpfifo|_~5                                                     ; LCCOMB_X38_Y22_N2  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_capture_controller:capture|altera_trace_capture_wr_control:wr_ctrl|scfifo:hdr_sc_fifo|scfifo_kn51:auto_generated|a_dpfifo_vu11:dpfifo|_~6                                                     ; LCCOMB_X34_Y22_N10 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_capture_controller:capture|altera_trace_capture_wr_control:wr_ctrl|scfifo:hdr_sc_fifo|scfifo_kn51:auto_generated|a_dpfifo_vu11:dpfifo|pulse_ram_output~2                                      ; LCCOMB_X34_Y22_N28 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_capture_controller:capture|altera_trace_capture_wr_control:wr_ctrl|scfifo:wdata_sc_fifo|scfifo_fo61:auto_generated|a_dpfifo_qv21:dpfifo|_~1                                                   ; LCCOMB_X36_Y24_N14 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_capture_controller:capture|altera_trace_capture_wr_control:wr_ctrl|scfifo:wdata_sc_fifo|scfifo_fo61:auto_generated|a_dpfifo_qv21:dpfifo|_~9                                                   ; LCCOMB_X32_Y23_N26 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_capture_controller:capture|altera_trace_capture_wr_control:wr_ctrl|scfifo:wdata_sc_fifo|scfifo_fo61:auto_generated|a_dpfifo_qv21:dpfifo|pulse_ram_output~2                                    ; LCCOMB_X32_Y23_N28 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_capture_controller:capture|altera_trace_capture_wr_control:wr_ctrl|segment_update                                                                                                             ; FF_X36_Y24_N1      ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_capture_controller:capture|altera_trace_capture_wr_control:wr_ctrl|to_read_length_is_zero                                                                                                     ; FF_X39_Y24_N1      ; 48      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_capture_controller:capture|altera_trace_capture_wr_control:wr_ctrl|to_read_length_is_zero~0                                                                                                   ; LCCOMB_X38_Y22_N18 ; 42      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_capture_controller:capture|altera_trace_capture_wr_control:wr_ctrl|trigger_count[11]~15                                                                                                       ; LCCOMB_X45_Y31_N16 ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_capture_controller:capture|altera_trace_ts_req_generator:capture_ts_generator|always0~0                                                                                                       ; LCCOMB_X49_Y34_N30 ; 33      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_capture_controller:capture|altera_trace_wr_control_pl_stage:g_write_timing_improver.altera_trace_wr_control_pl_stage|always3~0                                                                ; LCCOMB_X40_Y24_N20 ; 49      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_capture_controller:capture|altera_trace_wr_control_pl_stage:g_write_timing_improver.altera_trace_wr_control_pl_stage|update_ouptuts~2                                                         ; LCCOMB_X44_Y22_N8  ; 49      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_capture_controller:capture|always1~1                                                                                                                                                          ; LCCOMB_X45_Y20_N0  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_capture_controller:capture|buff_fill_level[10]~19                                                                                                                                             ; LCCOMB_X45_Y20_N22 ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_capture_controller:capture|int_wr_address[0]~15                                                                                                                                               ; LCCOMB_X40_Y24_N16 ; 13      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_capture_controller:capture|int_wr_address[0]~16                                                                                                                                               ; LCCOMB_X40_Y24_N10 ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_capture_controller:capture|mrw_header[12]~0                                                                                                                                                   ; LCCOMB_X40_Y24_N4  ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_capture_controller:capture|post_trigger_num_words[0]~0                                                                                                                                        ; LCCOMB_X46_Y35_N16 ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_capture_controller:capture|proc_end_ptr[9]~0                                                                                                                                                  ; LCCOMB_X44_Y22_N4  ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_capture_controller:capture|proc_start_ptr[4]~15                                                                                                                                               ; LCCOMB_X45_Y27_N30 ; 13      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_capture_controller:capture|proc_start_ptr[4]~16                                                                                                                                               ; LCCOMB_X40_Y23_N22 ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_capture_controller:capture|state[1]                                                                                                                                                           ; FF_X46_Y29_N3      ; 14      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_capture_controller:capture|state[2]                                                                                                                                                           ; FF_X46_Y29_N17     ; 13      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_capture_controller:capture|state~2                                                                                                                                                            ; LCCOMB_X46_Y29_N30 ; 15      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_capture_controller:capture|stg_m_address[0]~1                                                                                                                                                 ; LCCOMB_X45_Y20_N4  ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_capture_controller:capture|stg_m_write_data[31]~1                                                                                                                                             ; LCCOMB_X45_Y20_N26 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_capture_controller:capture|trigger_en~0                                                                                                                                                       ; LCCOMB_X46_Y35_N14 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_capture_controller:capture|ts_sync_clk_periodic_count[0]~2                                                                                                                                    ; LCCOMB_X49_Y32_N22 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_capture_controller:capture|write_ptr[0]~0                                                                                                                                                     ; LCCOMB_X44_Y22_N24 ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_timestamp_monitor:sync0|av_st_tr_data~1                                                                                                                                                       ; LCCOMB_X41_Y30_N2  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_timestamp_monitor:sync0|av_st_tr_data~10                                                                                                                                                      ; LCCOMB_X41_Y30_N14 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_timestamp_monitor:sync0|av_st_tr_data~8                                                                                                                                                       ; LCCOMB_X41_Y30_N28 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_timestamp_monitor:sync0|av_st_tr_eop~1                                                                                                                                                        ; LCCOMB_X41_Y30_N20 ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_timestamp_monitor:sync0|av_st_tr_valid~reg0                                                                                                                                                   ; FF_X39_Y30_N17     ; 30      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_timestamp_monitor:sync0|av_st_word_num[1]~0                                                                                                                                                   ; LCCOMB_X41_Y30_N24 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_timestamp_monitor:sync0|sync_sampled_ts[27]~0                                                                                                                                                 ; LCCOMB_X42_Y30_N8  ; 42      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_transacto_lite:trans0|always10~0                                                                                                                                                              ; LCCOMB_X56_Y38_N4  ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_transacto_lite:trans0|always5~4                                                                                                                                                               ; LCCOMB_X54_Y36_N22 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_transacto_lite:trans0|always6~1                                                                                                                                                               ; LCCOMB_X50_Y37_N30 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_transacto_lite:trans0|dbg_out_data_reg[0]~1                                                                                                                                                   ; LCCOMB_X54_Y37_N20 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_transacto_lite:trans0|state.S_RDLEN                                                                                                                                                           ; FF_X56_Y38_N31     ; 15      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_transacto_lite:trans0|state.S_R_WAIT                                                                                                                                                          ; FF_X54_Y36_N25     ; 50      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_transacto_lite:trans0|state.S_WACK                                                                                                                                                            ; FF_X55_Y36_N1      ; 15      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|mm_interconnect_1_mem_s1_write                                                                                                                                                                             ; FF_X45_Y20_N21     ; 37      ; Read enable, Write enable  ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                                                                                                                                       ; LCCOMB_X56_Y32_N22 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[1]                                                                                                                                                                                                                          ; LCCOMB_X38_Y30_N18 ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Location          ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; PIN_P11           ; 2650    ; 0                                    ; Global Clock         ; GCLK19           ; --                        ;
; adc:u0|adc_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                      ; FF_X63_Y38_N25    ; 160     ; 0                                    ; Global Clock         ; GCLK6            ; --                        ;
; adc:u0|adc_modular_adc_0:modular_adc_0|adc_modular_adc_0_adc_monitor_internal:adc_monitor_internal|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                ; FF_X41_Y35_N17    ; 206     ; 0                                    ; Global Clock         ; GCLK12           ; --                        ;
; adc:u0|adc_modular_adc_0:modular_adc_0|adc_modular_adc_0_adc_monitor_internal:adc_monitor_internal|altera_reset_controller:rst_controller|merged_reset~0                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X1_Y35_N16 ; 3       ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; adc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                            ; FF_X1_Y35_N17     ; 126     ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                                                                                                                ; JTAG_X43_Y40_N0   ; 610     ; 0                                    ; Global Clock         ; GCLK10           ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_st_jtag_interface:jtag|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:has_mgmt.debug_reset_synchronizer|dreg[6] ; FF_X64_Y31_N1     ; 222     ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|altera_reset_controller:mgmt_rst_synch_0|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                               ; FF_X77_Y39_N17    ; 57      ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|mgmt_reset_0_reset_source_reset                                                                                                                                                                           ; FF_X41_Y32_N9     ; 3       ; 0                                    ; Global Clock         ; GCLK13           ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                         ; FF_X36_Y18_N17    ; 1716    ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; adc:u0|adc_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_m4g1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None ; M9K_X53_Y39_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                       ; M9K  ; Simple Dual Port ; Single Clock ; 64           ; 16           ; 64           ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 64                          ; 16                          ; 64                          ; 16                          ; 1024                ; 1    ; None ; M9K_X53_Y43_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_sc_fifo:h2t_fifo|altsyncram:mem_rtl_0|altsyncram_m4g1:auto_generated|ALTSYNCRAM                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None ; M9K_X73_Y33_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_sc_fifo:t2h_fifo|altsyncram:mem_rtl_0|altsyncram_m4g1:auto_generated|ALTSYNCRAM                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None ; M9K_X73_Y27_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|altera_avalon_dc_fifo:h2t0_fifo|altsyncram:mem_rtl_0|altsyncram_8nb1:auto_generated|ALTSYNCRAM                                                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 11           ; 16           ; 11           ; yes                    ; no                      ; yes                    ; yes                     ; 176    ; 16                          ; 11                          ; 16                          ; 11                          ; 176                 ; 1    ; None ; M9K_X73_Y38_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|altera_avalon_dc_fifo:t2h0_fifo|altsyncram:mem_rtl_0|altsyncram_8nb1:auto_generated|ALTSYNCRAM                                                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 11           ; 16           ; 11           ; yes                    ; no                      ; yes                    ; yes                     ; 176    ; 16                          ; 11                          ; 16                          ; 11                          ; 176                 ; 1    ; None ; M9K_X53_Y31_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_mem:mem|altsyncram:the_altsyncram|altsyncram_plc1:auto_generated|ALTSYNCRAM                                                                            ; AUTO ; Single Port      ; Single Clock ; 8192         ; 32           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 262144 ; 8192                        ; 32                          ; --                          ; --                          ; 262144              ; 32   ; None ; M9K_X53_Y22_N0, M9K_X53_Y15_N0, M9K_X33_Y17_N0, M9K_X53_Y18_N0, M9K_X53_Y24_N0, M9K_X53_Y20_N0, M9K_X53_Y21_N0, M9K_X53_Y23_N0, M9K_X33_Y18_N0, M9K_X73_Y18_N0, M9K_X53_Y16_N0, M9K_X5_Y18_N0, M9K_X33_Y22_N0, M9K_X33_Y16_N0, M9K_X33_Y20_N0, M9K_X53_Y17_N0, M9K_X73_Y21_N0, M9K_X5_Y20_N0, M9K_X5_Y21_N0, M9K_X53_Y19_N0, M9K_X33_Y14_N0, M9K_X33_Y15_N0, M9K_X33_Y19_N0, M9K_X5_Y19_N0, M9K_X53_Y14_N0, M9K_X73_Y19_N0, M9K_X73_Y20_N0, M9K_X33_Y13_N0, M9K_X73_Y22_N0, M9K_X73_Y23_N0, M9K_X33_Y21_N0, M9K_X5_Y17_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_capture_controller:capture|altera_trace_capture_rd_control:rd_ctrl|scfifo:rd_fifo|scfifo_fo61:auto_generated|a_dpfifo_qv21:dpfifo|altsyncram_dlg1:FIFOram|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048   ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 1    ; None ; M9K_X53_Y25_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_capture_controller:capture|altera_trace_capture_wr_control:wr_ctrl|scfifo:hdr_sc_fifo|scfifo_kn51:auto_generated|a_dpfifo_vu11:dpfifo|altsyncram_dlg1:FIFOram|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048   ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 1    ; None ; M9K_X33_Y24_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_capture_controller:capture|altera_trace_capture_wr_control:wr_ctrl|scfifo:wdata_sc_fifo|scfifo_fo61:auto_generated|a_dpfifo_qv21:dpfifo|altsyncram_dlg1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048   ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 1    ; None ; M9K_X33_Y23_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+---------------------------------------------------+
; Routing Usage Summary                             ;
+-----------------------+---------------------------+
; Routing Resource Type ; Usage                     ;
+-----------------------+---------------------------+
; Block interconnects   ; 5,764 / 148,641 ( 4 % )   ;
; C16 interconnects     ; 24 / 5,382 ( < 1 % )      ;
; C4 interconnects      ; 2,711 / 106,704 ( 3 % )   ;
; Direct links          ; 1,147 / 148,641 ( < 1 % ) ;
; Global clocks         ; 10 / 20 ( 50 % )          ;
; Local interconnects   ; 2,607 / 49,760 ( 5 % )    ;
; NSLEEPs               ; 0 / 500 ( 0 % )           ;
; R24 interconnects     ; 61 / 5,406 ( 1 % )        ;
; R4 interconnects      ; 3,556 / 147,764 ( 2 % )   ;
+-----------------------+---------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 11.92) ; Number of LABs  (Total = 396) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 33                            ;
; 2                                           ; 15                            ;
; 3                                           ; 4                             ;
; 4                                           ; 7                             ;
; 5                                           ; 8                             ;
; 6                                           ; 8                             ;
; 7                                           ; 10                            ;
; 8                                           ; 13                            ;
; 9                                           ; 10                            ;
; 10                                          ; 12                            ;
; 11                                          ; 10                            ;
; 12                                          ; 18                            ;
; 13                                          ; 18                            ;
; 14                                          ; 30                            ;
; 15                                          ; 36                            ;
; 16                                          ; 164                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.40) ; Number of LABs  (Total = 396) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 288                           ;
; 1 Clock                            ; 368                           ;
; 1 Clock enable                     ; 145                           ;
; 1 Sync. clear                      ; 11                            ;
; 1 Sync. load                       ; 25                            ;
; 2 Async. clears                    ; 18                            ;
; 2 Clock enables                    ; 86                            ;
; 2 Clocks                           ; 10                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 19.15) ; Number of LABs  (Total = 396) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 14                            ;
; 2                                            ; 20                            ;
; 3                                            ; 7                             ;
; 4                                            ; 8                             ;
; 5                                            ; 1                             ;
; 6                                            ; 6                             ;
; 7                                            ; 3                             ;
; 8                                            ; 7                             ;
; 9                                            ; 5                             ;
; 10                                           ; 4                             ;
; 11                                           ; 5                             ;
; 12                                           ; 7                             ;
; 13                                           ; 8                             ;
; 14                                           ; 9                             ;
; 15                                           ; 6                             ;
; 16                                           ; 16                            ;
; 17                                           ; 9                             ;
; 18                                           ; 8                             ;
; 19                                           ; 20                            ;
; 20                                           ; 18                            ;
; 21                                           ; 26                            ;
; 22                                           ; 26                            ;
; 23                                           ; 16                            ;
; 24                                           ; 12                            ;
; 25                                           ; 26                            ;
; 26                                           ; 25                            ;
; 27                                           ; 11                            ;
; 28                                           ; 24                            ;
; 29                                           ; 20                            ;
; 30                                           ; 11                            ;
; 31                                           ; 7                             ;
; 32                                           ; 11                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 7.70) ; Number of LABs  (Total = 396) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 0                             ;
; 1                                               ; 51                            ;
; 2                                               ; 20                            ;
; 3                                               ; 23                            ;
; 4                                               ; 22                            ;
; 5                                               ; 24                            ;
; 6                                               ; 24                            ;
; 7                                               ; 30                            ;
; 8                                               ; 43                            ;
; 9                                               ; 31                            ;
; 10                                              ; 23                            ;
; 11                                              ; 19                            ;
; 12                                              ; 23                            ;
; 13                                              ; 19                            ;
; 14                                              ; 6                             ;
; 15                                              ; 13                            ;
; 16                                              ; 9                             ;
; 17                                              ; 4                             ;
; 18                                              ; 2                             ;
; 19                                              ; 3                             ;
; 20                                              ; 2                             ;
; 21                                              ; 2                             ;
; 22                                              ; 1                             ;
; 23                                              ; 0                             ;
; 24                                              ; 0                             ;
; 25                                              ; 0                             ;
; 26                                              ; 0                             ;
; 27                                              ; 0                             ;
; 28                                              ; 2                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 12.98) ; Number of LABs  (Total = 396) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 1                             ;
; 2                                            ; 10                            ;
; 3                                            ; 19                            ;
; 4                                            ; 28                            ;
; 5                                            ; 18                            ;
; 6                                            ; 16                            ;
; 7                                            ; 23                            ;
; 8                                            ; 18                            ;
; 9                                            ; 13                            ;
; 10                                           ; 12                            ;
; 11                                           ; 17                            ;
; 12                                           ; 26                            ;
; 13                                           ; 35                            ;
; 14                                           ; 17                            ;
; 15                                           ; 12                            ;
; 16                                           ; 18                            ;
; 17                                           ; 12                            ;
; 18                                           ; 13                            ;
; 19                                           ; 19                            ;
; 20                                           ; 9                             ;
; 21                                           ; 2                             ;
; 22                                           ; 5                             ;
; 23                                           ; 6                             ;
; 24                                           ; 6                             ;
; 25                                           ; 1                             ;
; 26                                           ; 8                             ;
; 27                                           ; 6                             ;
; 28                                           ; 3                             ;
; 29                                           ; 2                             ;
; 30                                           ; 2                             ;
; 31                                           ; 7                             ;
; 32                                           ; 4                             ;
; 33                                           ; 2                             ;
; 34                                           ; 1                             ;
; 35                                           ; 2                             ;
; 36                                           ; 0                             ;
; 37                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 160mA for row I/Os and 160mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 1            ; 0            ; 1            ; 0            ; 0            ; 5         ; 1            ; 0            ; 5         ; 5         ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 5         ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 5            ; 4            ; 5            ; 5            ; 0         ; 4            ; 5            ; 0         ; 0         ; 5            ; 5            ; 5            ; 5            ; 4            ; 5            ; 5            ; 4            ; 5            ; 5            ; 5            ; 5            ; 5            ; 5            ; 5            ; 5            ; 5            ; 0         ; 5            ; 5            ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; CLOCK_50            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+-------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                     ;
+------------------------------------------------------------------+------------------------+
; Option                                                           ; Setting                ;
+------------------------------------------------------------------+------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                    ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                    ;
; Enable device-wide output enable (DEV_OE)                        ; Off                    ;
; Enable INIT_DONE output                                          ; Off                    ;
; Configuration scheme                                             ; Internal Configuration ;
; Enable Error Detection CRC_ERROR pin                             ; Off                    ;
; Enable open drain on CRC_ERROR pin                               ; Off                    ;
; Enable nCONFIG, nSTATUS, and CONF_DONE pins                      ; On                     ;
; Enable JTAG pin sharing                                          ; Off                    ;
; Enable nCE pin                                                   ; Off                    ;
; Enable CONFIG_SEL pin                                            ; On                     ;
; Enable input tri-state on active configuration pins in user mode ; Off                    ;
; Configuration Voltage Level                                      ; Auto                   ;
; Force Configuration Voltage Level                                ; Off                    ;
; Data[0]                                                          ; Unreserved             ;
; Data[1]/ASDO                                                     ; Unreserved             ;
; FLASH_nCE/nCSO                                                   ; Unreserved             ;
; DCLK                                                             ; Unreserved             ;
+------------------------------------------------------------------+------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 10M50DAF484C7G for design "adc"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "adc:u0|adc_altpll_0:altpll_0|adc_altpll_0_altpll_5q22:sd1|pll7" as MAX 10 PLL type File: C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/adc_altpll_0.v Line: 150
    Info (15099): Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for adc:u0|adc_altpll_0:altpll_0|adc_altpll_0_altpll_5q22:sd1|wire_pll7_clk[0] port File: C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/adc_altpll_0.v Line: 150
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device 10M08DAF484I7G is compatible
    Info (176445): Device 10M08DAF484I7P is compatible
    Info (176445): Device 10M16DAF484C7G is compatible
    Info (176445): Device 10M16DAF484I7G is compatible
    Info (176445): Device 10M16DAF484I7P is compatible
    Info (176445): Device 10M25DAF484C7G is compatible
    Info (176445): Device 10M25DAF484I7G is compatible
    Info (176445): Device 10M50DAF484I7G is compatible
    Info (176445): Device 10M50DAF484I7P is compatible
    Info (176445): Device 10M40DAF484C7G is compatible
    Info (176445): Device 10M40DAF484I7G is compatible
Info (169124): Fitter converted 4 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10
    Info (169125): Pin ~ALTERA_nCONFIG~ is reserved at location H9
    Info (169125): Pin ~ALTERA_nSTATUS~ is reserved at location G9
    Info (169125): Pin ~ALTERA_CONF_DONE~ is reserved at location F8
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Info (169124): Fitter converted 16 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ADC1IN1~ is reserved at location F5
    Info (169125): Pin ~ALTERA_ADC2IN1~ is reserved at location E4
    Info (169125): Pin ~ALTERA_ADC1IN2~ is reserved at location F4
    Info (169125): Pin ~ALTERA_ADC2IN8~ is reserved at location E3
    Info (169125): Pin ~ALTERA_ADC1IN3~ is reserved at location J8
    Info (169125): Pin ~ALTERA_ADC2IN3~ is reserved at location G4
    Info (169125): Pin ~ALTERA_ADC1IN4~ is reserved at location J9
    Info (169125): Pin ~ALTERA_ADC2IN4~ is reserved at location F3
    Info (169125): Pin ~ALTERA_ADC1IN5~ is reserved at location J4
    Info (169125): Pin ~ALTERA_ADC2IN5~ is reserved at location H4
    Info (169125): Pin ~ALTERA_ADC1IN6~ is reserved at location H3
    Info (169125): Pin ~ALTERA_ADC2IN6~ is reserved at location G3
    Info (169125): Pin ~ALTERA_ADC1IN7~ is reserved at location K5
    Info (169125): Pin ~ALTERA_ADC2IN7~ is reserved at location K4
    Info (169125): Pin ~ALTERA_ADC1IN8~ is reserved at location K6
    Info (169125): Pin ~ALTERA_ADC2IN2~ is reserved at location J3
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity altera_trace_ts_req_generator
        Info (332166): set_max_delay -from [get_registers {*|altera_trace_ts_req_generator:capture_ts_generator|async_ts_sync_clk_reg}] -to [get_registers {*}] 4.0
        Info (332166): set_min_delay -from [get_registers {*|altera_trace_ts_req_generator:capture_ts_generator|async_ts_sync_clk_reg}] -to [get_registers {*}] 0.0
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'synthesis/submodules/altera_modular_adc_control.sdc'
Info (332104): Reading SDC File: 'synthesis/submodules/altera_avalon_st_jtag_interface.sdc'
Warning (332060): Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_st_jtag_interface:jtag|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_buffer[4] is being clocked by CLOCK_50
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: altera_internal_jtag  from: tck  to: tckutap
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: u0|altpll_0|sd1|pll7|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
Info (176353): Automatically promoted node CLOCK_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) File: C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/adc_de10.vhdl Line: 6
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_reset_controller:rst_controller|r_sync_rst  File: C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/db/ip/sld08cb0afb/submodules/altera_reset_controller.v Line: 288
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_reset_controller:rst_controller|WideOr0~0 File: C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/db/ip/sld08cb0afb/submodules/altera_reset_controller.v Line: 290
        Info (176357): Destination node adc:u0|adc_modular_adc_0:modular_adc_0|adc_modular_adc_0_adc_monitor_internal:adc_monitor_internal|altera_reset_controller:rst_controller|merged_reset~0 File: C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/altera_reset_controller.v Line: 134
Info (176353): Automatically promoted node sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_st_jtag_interface:jtag|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:has_mgmt.debug_reset_synchronizer|dreg[6]  File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_std_synchronizer.v Line: 140
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux:mgmt_demux|in_payload[1]~0 File: C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux.sv Line: 90
        Info (176357): Destination node sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_st_packets_to_bytes:p2b|stored_varchannel[7]~1 File: C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/db/ip/sld08cb0afb/submodules/altera_avalon_st_packets_to_bytes.v Line: 91
        Info (176357): Destination node sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|altera_avalon_st_jtag_interface:jtag|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|din_s1~0 File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_std_synchronizer.v Line: 45
Info (176353): Automatically promoted node adc:u0|adc_modular_adc_0:modular_adc_0|adc_modular_adc_0_adc_monitor_internal:adc_monitor_internal|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out  File: C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/altera_reset_synchronizer.v Line: 62
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node adc:u0|adc_modular_adc_0:modular_adc_0|adc_modular_adc_0_adc_monitor_internal:adc_monitor_internal|altera_trace_adc_monitor_core:core|altera_trace_adc_monitor_capture_interface:capture_interface|altera_trace_adc_monitor_issp:issp|issp_write_enable File: C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/altera_trace_adc_monitor_core.sv Line: 87
        Info (176357): Destination node adc:u0|adc_modular_adc_0:modular_adc_0|adc_modular_adc_0_adc_monitor_internal:adc_monitor_internal|altera_trace_adc_monitor_core:core|altera_trace_adc_monitor_capture_interface:capture_interface|altera_trace_adc_monitor_issp:issp|issp_write_channel_filter[1] File: C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/altera_trace_adc_monitor_core.sv Line: 153
        Info (176357): Destination node adc:u0|adc_modular_adc_0:modular_adc_0|adc_modular_adc_0_adc_monitor_internal:adc_monitor_internal|altera_trace_adc_monitor_core:core|altera_trace_adc_monitor_capture_interface:capture_interface|altera_trace_adc_monitor_issp:issp|issp_write_channel_filter[0] File: C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/altera_trace_adc_monitor_core.sv Line: 153
        Info (176357): Destination node adc:u0|adc_modular_adc_0:modular_adc_0|adc_modular_adc_0_adc_monitor_internal:adc_monitor_internal|altera_trace_adc_monitor_core:core|altera_trace_adc_monitor_capture_interface:capture_interface|altera_trace_adc_monitor_issp:issp|issp_write_channel_filter[2] File: C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/altera_trace_adc_monitor_core.sv Line: 153
        Info (176357): Destination node adc:u0|adc_modular_adc_0:modular_adc_0|adc_modular_adc_0_adc_monitor_internal:adc_monitor_internal|altera_trace_adc_monitor_core:core|altera_trace_adc_monitor_capture_interface:capture_interface|altera_trace_adc_monitor_issp:issp|issp_write_channel_filter[3] File: C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/altera_trace_adc_monitor_core.sv Line: 153
        Info (176357): Destination node adc:u0|adc_modular_adc_0:modular_adc_0|adc_modular_adc_0_adc_monitor_internal:adc_monitor_internal|altera_trace_adc_monitor_core:core|altera_trace_adc_monitor_capture_interface:capture_interface|altera_trace_adc_monitor_issp:issp|issp_write_channel_filter[4] File: C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/altera_trace_adc_monitor_core.sv Line: 153
        Info (176357): Destination node adc:u0|adc_modular_adc_0:modular_adc_0|adc_modular_adc_0_adc_monitor_internal:adc_monitor_internal|altera_trace_adc_monitor_core:core|altera_trace_adc_monitor_capture_interface:capture_interface|altera_trace_adc_monitor_issp:issp|issp_write_run File: C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/altera_trace_adc_monitor_core.sv Line: 88
        Info (176357): Destination node adc:u0|adc_modular_adc_0:modular_adc_0|adc_modular_adc_0_adc_monitor_internal:adc_monitor_internal|altera_trace_adc_monitor_core:core|altera_trace_adc_monitor_capture_interface:capture_interface|altera_trace_adc_monitor_issp:issp|issp_write_count[0] File: C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/altera_trace_adc_monitor_core.sv Line: 153
        Info (176357): Destination node adc:u0|adc_modular_adc_0:modular_adc_0|adc_modular_adc_0_adc_monitor_internal:adc_monitor_internal|altera_trace_adc_monitor_core:core|altera_trace_adc_monitor_capture_interface:capture_interface|altera_trace_adc_monitor_issp:issp|issp_write_count[1] File: C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/altera_trace_adc_monitor_core.sv Line: 153
        Info (176357): Destination node adc:u0|adc_modular_adc_0:modular_adc_0|adc_modular_adc_0_adc_monitor_internal:adc_monitor_internal|altera_trace_adc_monitor_core:core|altera_trace_adc_monitor_capture_interface:capture_interface|altera_trace_adc_monitor_issp:issp|issp_write_count[2] File: C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/altera_trace_adc_monitor_core.sv Line: 153
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node adc:u0|adc_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out  File: C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/altera_reset_synchronizer.v Line: 62
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node adc:u0|adc_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|din_s1 File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_std_synchronizer.v Line: 45
Info (176353): Automatically promoted node adc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out  File: C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/altera_reset_synchronizer.v Line: 62
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node adc:u0|adc_modular_adc_0:modular_adc_0|adc_modular_adc_0_adc_monitor_internal:adc_monitor_internal|altera_reset_controller:rst_controller|merged_reset~0 File: C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/altera_reset_controller.v Line: 134
Info (176353): Automatically promoted node sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|altera_reset_controller:mgmt_rst_synch_0|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out  File: C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/db/ip/sld08cb0afb/submodules/altera_reset_synchronizer.v Line: 62
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node adc:u0|adc_modular_adc_0:modular_adc_0|adc_modular_adc_0_adc_monitor_internal:adc_monitor_internal|altera_reset_controller:rst_controller|merged_reset~0  File: C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/altera_reset_controller.v Line: 134
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|mgmt_reset_0_reset_source_reset  File: C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab_stfabric.v Line: 80
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|mgmt_reset_0_reset_source_reset~0 File: C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab_stfabric.v Line: 80
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 78 registers into blocks of type Block RAM
Warning (15058): PLL "adc:u0|adc_altpll_0:altpll_0|adc_altpll_0_altpll_5q22:sd1|pll7" is in normal or source synchronous mode with output clock "compensate_clock" set to clk[0] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins File: C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/adc_altpll_0.v Line: 150
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "ARDUINO_IO[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK2_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK_ADC_10" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CKE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_LDQM" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_RAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_UDQM" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[34]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[35]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "G_SENSOR_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "G_SENSOR_INT[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "G_SENSOR_INT[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "G_SENSOR_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "G_SENSOR_SDI" is assigned to location or region, but does not exist in design
    Warning (15706): Node "G_SENSOR_SDO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_VS" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:10
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:02
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 2% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:02
Info (11888): Total time spent on timing analysis during the Fitter is 1.12 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:05
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (144001): Generated suppressed messages file C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/output_files/adc.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 196 warnings
    Info: Peak virtual memory: 5729 megabytes
    Info: Processing ended: Tue Oct 30 22:22:37 2018
    Info: Elapsed time: 00:00:37
    Info: Total CPU time (on all processors): 00:00:52


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/output_files/adc.fit.smsg.


