                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
                 Version K-2015.06 for linux64 - May 28, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/IC/.synopsys_dv_prefs.tcl
########################### Define Top Module ############################
set top_module SYS_TOP
SYS_TOP
##################### Define Working Library Directory ######################
define_design_lib work -path ./work
1
############################# Formality Setup File ##########################
set_svf $top_module.svf
1
################## Design Compiler Library Files #setup ######################
puts "###########################################"
###########################################
puts "#      #setting Design Libraries          #"
#      #setting Design Libraries          #
puts "###########################################"
###########################################
#Add the path of the libraries to the search_path variable
lappend search_path /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys
set SSLIB "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db"
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
set TTLIB "scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db"
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
set FFLIB "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db"
scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell libraries 
set target_library [list $SSLIB $TTLIB $FFLIB]
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell & Hard Macros libraries 
set link_library [list * $SSLIB $TTLIB $FFLIB]  
* scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
######################## Reading RTL Files #################################
puts "###########################################"
###########################################
puts "#             Reading RTL Files           #"
#             Reading RTL Files           #
puts "###########################################"
###########################################
set file_format verilog
verilog
set fh [open system.lst r+]
file11
set rtl [read $fh]
/home/IC/Final_System/RTL/ALU/ALU.v
/home/IC/Final_System/RTL/ASY_FIFO/AS_FIFO_TOP.v
/home/IC/Final_System/RTL/ASY_FIFO/BIT_SYNC.v
/home/IC/Final_System/RTL/ASY_FIFO/FIFO_MEM.v
/home/IC/Final_System/RTL/ASY_FIFO/FIFO_R.v
/home/IC/Final_System/RTL/ASY_FIFO/FIFO_W.v
/home/IC/Final_System/RTL/CLK_DIV/Integer_ClkDiv.v
/home/IC/Final_System/RTL/CLK_DIV_MUX/RX_CLKDIV_MUX.v
/home/IC/Final_System/RTL/CLK_Gating/CLK_GATE.v
/home/IC/Final_System/RTL/DATA_SYNC/DATA_SYNC.v
/home/IC/Final_System/RTL/PULSE_GEN/PULSE_GEN.v
/home/IC/Final_System/RTL/RegFile/Reg_File.v
/home/IC/Final_System/RTL/RST_SYNC/RST_SYN.v
/home/IC/Final_System/RTL/SYS_Cont/SYS_CTRL.v
/home/IC/Final_System/RTL/UART/UART_TX/FSM.v
/home/IC/Final_System/RTL/UART/UART_TX/MUX_4x1.v
/home/IC/Final_System/RTL/UART/UART_TX/Parity_Calc.v
/home/IC/Final_System/RTL/UART/UART_TX/Serializer_1byte.v
/home/IC/Final_System/RTL/UART/UART_TX/UART_TOP.v
/home/IC/Final_System/RTL/UART/UART_RX/Data_Sampling.v
/home/IC/Final_System/RTL/UART/UART_RX/Deserializer.v
/home/IC/Final_System/RTL/UART/UART_RX/Edge_Bit_Counter.v
/home/IC/Final_System/RTL/UART/UART_RX/Parity_Check.v
/home/IC/Final_System/RTL/UART/UART_RX/RX_FSM.v
/home/IC/Final_System/RTL/UART/UART_RX/Start_Check.v
/home/IC/Final_System/RTL/UART/UART_RX/Stop_Check.v
/home/IC/Final_System/RTL/UART/UART_RX/UART_RX_TOP.v
/home/IC/Final_System/RTL/SYS_TOP/SYS_TOP.v




set designs ""
regsub -all "\n" $rtl " " designs
31
analyze -format $file_format $designs
Running PRESTO HDLC
Compiling source file /home/IC/Final_System/RTL/ALU/ALU.v
Compiling source file /home/IC/Final_System/RTL/ASY_FIFO/AS_FIFO_TOP.v
Compiling source file /home/IC/Final_System/RTL/ASY_FIFO/BIT_SYNC.v
Compiling source file /home/IC/Final_System/RTL/ASY_FIFO/FIFO_MEM.v
Compiling source file /home/IC/Final_System/RTL/ASY_FIFO/FIFO_R.v
Compiling source file /home/IC/Final_System/RTL/ASY_FIFO/FIFO_W.v
Compiling source file /home/IC/Final_System/RTL/CLK_DIV/Integer_ClkDiv.v
Compiling source file /home/IC/Final_System/RTL/CLK_DIV_MUX/RX_CLKDIV_MUX.v
Compiling source file /home/IC/Final_System/RTL/CLK_Gating/CLK_GATE.v
Compiling source file /home/IC/Final_System/RTL/DATA_SYNC/DATA_SYNC.v
Compiling source file /home/IC/Final_System/RTL/PULSE_GEN/PULSE_GEN.v
Compiling source file /home/IC/Final_System/RTL/RegFile/Reg_File.v
Compiling source file /home/IC/Final_System/RTL/RST_SYNC/RST_SYN.v
Compiling source file /home/IC/Final_System/RTL/SYS_Cont/SYS_CTRL.v
Compiling source file /home/IC/Final_System/RTL/UART/UART_TX/FSM.v
Compiling source file /home/IC/Final_System/RTL/UART/UART_TX/MUX_4x1.v
Compiling source file /home/IC/Final_System/RTL/UART/UART_TX/Parity_Calc.v
Compiling source file /home/IC/Final_System/RTL/UART/UART_TX/Serializer_1byte.v
Compiling source file /home/IC/Final_System/RTL/UART/UART_TX/UART_TOP.v
Compiling source file /home/IC/Final_System/RTL/UART/UART_RX/Data_Sampling.v
Compiling source file /home/IC/Final_System/RTL/UART/UART_RX/Deserializer.v
Compiling source file /home/IC/Final_System/RTL/UART/UART_RX/Edge_Bit_Counter.v
Compiling source file /home/IC/Final_System/RTL/UART/UART_RX/Parity_Check.v
Compiling source file /home/IC/Final_System/RTL/UART/UART_RX/RX_FSM.v
Compiling source file /home/IC/Final_System/RTL/UART/UART_RX/Start_Check.v
Compiling source file /home/IC/Final_System/RTL/UART/UART_RX/Stop_Check.v
Compiling source file /home/IC/Final_System/RTL/UART/UART_RX/UART_RX_TOP.v
Compiling source file /home/IC/Final_System/RTL/SYS_TOP/SYS_TOP.v
Presto compilation completed successfully.
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
1
elaborate -lib work $top_module
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/gtech.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/standard.sldb'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'SYS_TOP'.
Information: Building the design 'SYS_CTRL' instantiated from design 'SYS_TOP' with
	the parameters "D_Width=8,Addr_Size=4". (HDL-193)

Statistics for case statements in always block at line 111 in file
	'/home/IC/Final_System/RTL/SYS_Cont/SYS_CTRL.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           112            |    auto/auto     |
|           129            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 230 in file
	'/home/IC/Final_System/RTL/SYS_Cont/SYS_CTRL.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           237            |     no/auto      |
===============================================

Statistics for case statements in always block at line 260 in file
	'/home/IC/Final_System/RTL/SYS_Cont/SYS_CTRL.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           277            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine SYS_CTRL_D_Width8_Addr_Size4 line 98 in file
		'/home/IC/Final_System/RTL/SYS_Cont/SYS_CTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine SYS_CTRL_D_Width8_Addr_Size4 line 230 in file
		'/home/IC/Final_System/RTL/SYS_Cont/SYS_CTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  Stored_Frame2_reg  | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|  Stored_Frame1_reg  | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|  Stored_Frame3_reg  | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Integer_ClkDiv' instantiated from design 'SYS_TOP' with
	the parameters "ratio_Width=8". (HDL-193)

Inferred memory devices in process
	in routine Integer_ClkDiv_ratio_Width8 line 46 in file
		'/home/IC/Final_System/RTL/CLK_DIV/Integer_ClkDiv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      Flag_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     New_clk_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|      Count_reg      | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Integer_ClkDiv' instantiated from design 'SYS_TOP' with
	the parameters "ratio_Width=4". (HDL-193)

Inferred memory devices in process
	in routine Integer_ClkDiv_ratio_Width4 line 46 in file
		'/home/IC/Final_System/RTL/CLK_DIV/Integer_ClkDiv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      Flag_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     New_clk_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|      Count_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RX_CLKDIV_MUX' instantiated from design 'SYS_TOP' with
	the parameters "Width=4". (HDL-193)

Statistics for case statements in always block at line 14 in file
	'/home/IC/Final_System/RTL/CLK_DIV_MUX/RX_CLKDIV_MUX.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            15            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'UART_RX_TOP' instantiated from design 'SYS_TOP' with
	the parameters "Data_Width=8". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'UART_TOP'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'AS_FIFO_TOP' instantiated from design 'SYS_TOP' with
	the parameters "Data_Width=8,Addr_Size=3,FIFO_Dipth=8,NUM_STAGES=2". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'PULSE_GEN'. (HDL-193)

Inferred memory devices in process
	in routine PULSE_GEN line 19 in file
		'/home/IC/Final_System/RTL/PULSE_GEN/PULSE_GEN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rcv_flop_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    pls_flop_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RST_SYN' instantiated from design 'SYS_TOP' with
	the parameters "NUM_STAGES=2". (HDL-193)

Inferred memory devices in process
	in routine RST_SYN_NUM_STAGES2 line 23 in file
		'/home/IC/Final_System/RTL/RST_SYNC/RST_SYN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sync_reg_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'DATA_SYNC' instantiated from design 'SYS_TOP' with
	the parameters "NUM_STAGES=2,BUS_WIDTH=8". (HDL-193)

Inferred memory devices in process
	in routine DATA_SYNC_NUM_STAGES2_BUS_WIDTH8 line 27 in file
		'/home/IC/Final_System/RTL/DATA_SYNC/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   en_sync_reg_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DATA_SYNC_NUM_STAGES2_BUS_WIDTH8 line 42 in file
		'/home/IC/Final_System/RTL/DATA_SYNC/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  Pulse_FF_Out_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DATA_SYNC_NUM_STAGES2_BUS_WIDTH8 line 63 in file
		'/home/IC/Final_System/RTL/DATA_SYNC/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sync_bus_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DATA_SYNC_NUM_STAGES2_BUS_WIDTH8 line 76 in file
		'/home/IC/Final_System/RTL/DATA_SYNC/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| enable_pulse_d_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'CLK_GATE'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'ALU' instantiated from design 'SYS_TOP' with
	the parameters "IN_Width=8". (HDL-193)

Statistics for case statements in always block at line 29 in file
	'/home/IC/Final_System/RTL/ALU/ALU.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            36            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine ALU_IN_Width8 line 114 in file
		'/home/IC/Final_System/RTL/ALU/ALU.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     ALU_OUT_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|    OUT_Valid_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Reg_File' instantiated from design 'SYS_TOP' with
	the parameters "WIDTH=8,DEPTH=16,ADDR=4". (HDL-193)

Inferred memory devices in process
	in routine Reg_File_WIDTH8_DEPTH16_ADDR4 line 32 in file
		'/home/IC/Final_System/RTL/RegFile/Reg_File.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     memory_reg      | Flip-flop |  126  |  Y  | N  | Y  | N  | N  | N  | N  |
|     memory_reg      | Flip-flop |   2   |  Y  | N  | N  | Y  | N  | N  | N  |
|   RdData_VLD_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     RdData_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================
|         block name/line          | Inputs | Outputs | # sel inputs | MB |
===========================================================================
| Reg_File_WIDTH8_DEPTH16_ADDR4/52 |   16   |    8    |      4       | N  |
===========================================================================
Presto compilation completed successfully.
Information: Building the design 'Data_Sampling'. (HDL-193)

Inferred memory devices in process
	in routine Data_Sampling line 35 in file
		'/home/IC/Final_System/RTL/UART/UART_RX/Data_Sampling.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     Samples_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Data_Sampling line 67 in file
		'/home/IC/Final_System/RTL/UART/UART_RX/Data_Sampling.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   Sampeld_Bit_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Deserializer' instantiated from design 'UART_RX_TOP_Data_Width8' with
	the parameters "Data_Width=8". (HDL-193)

Inferred memory devices in process
	in routine Deserializer_Data_Width8 line 40 in file
		'/home/IC/Final_System/RTL/UART/UART_RX/Deserializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        N_reg        | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      P_out_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Edge_Bit_Counter' instantiated from design 'UART_RX_TOP_Data_Width8' with
	the parameters "Data_Width=8". (HDL-193)

Inferred memory devices in process
	in routine Edge_Bit_Counter_Data_Width8 line 33 in file
		'/home/IC/Final_System/RTL/UART/UART_RX/Edge_Bit_Counter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   Edge_Count_reg    | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Edge_Bit_Counter_Data_Width8 line 53 in file
		'/home/IC/Final_System/RTL/UART/UART_RX/Edge_Bit_Counter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    Bit_Count_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Parity_Check' instantiated from design 'UART_RX_TOP_Data_Width8' with
	the parameters "Data_Width=8". (HDL-193)

Statistics for case statements in always block at line 31 in file
	'/home/IC/Final_System/RTL/UART/UART_RX/Parity_Check.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            38            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine Parity_Check_Data_Width8 line 31 in file
		'/home/IC/Final_System/RTL/UART/UART_RX/Parity_Check.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     par_err_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   Calc_parity_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Start_Check'. (HDL-193)

Inferred memory devices in process
	in routine Start_Check line 18 in file
		'/home/IC/Final_System/RTL/UART/UART_RX/Start_Check.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     Str_err_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Stop_Check'. (HDL-193)

Inferred memory devices in process
	in routine Stop_Check line 19 in file
		'/home/IC/Final_System/RTL/UART/UART_RX/Stop_Check.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     Stp_err_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RX_FSM' instantiated from design 'UART_RX_TOP_Data_Width8' with
	the parameters "Data_Width=8". (HDL-193)

Statistics for case statements in always block at line 99 in file
	'/home/IC/Final_System/RTL/UART/UART_RX/RX_FSM.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           100            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 196 in file
	'/home/IC/Final_System/RTL/UART/UART_RX/RX_FSM.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           209            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine RX_FSM_Data_Width8 line 85 in file
		'/home/IC/Final_System/RTL/UART/UART_RX/RX_FSM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine RX_FSM_Data_Width8 line 302 in file
		'/home/IC/Final_System/RTL/UART/UART_RX/RX_FSM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   Stop_Error_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   Data_Valid_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  Parity_Error_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'MUX_4x1'. (HDL-193)

Statistics for case statements in always block at line 21 in file
	'/home/IC/Final_System/RTL/UART/UART_TX/MUX_4x1.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            23            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine MUX_4x1 line 33 in file
		'/home/IC/Final_System/RTL/UART/UART_TX/MUX_4x1.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       OUT_reg       | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Parity_Calc'. (HDL-193)

Inferred memory devices in process
	in routine Parity_Calc line 28 in file
		'/home/IC/Final_System/RTL/UART/UART_TX/Parity_Calc.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     par_bit_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     DATA_V_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Serializer_1byte'. (HDL-193)

Inferred memory devices in process
	in routine Serializer_1byte line 27 in file
		'/home/IC/Final_System/RTL/UART/UART_TX/Serializer_1byte.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     counter_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|    ser_done_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    S_R_Data_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'FSM'. (HDL-193)

Statistics for case statements in always block at line 65 in file
	'/home/IC/Final_System/RTL/UART/UART_TX/FSM.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            66            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 115 in file
	'/home/IC/Final_System/RTL/UART/UART_TX/FSM.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           116            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine FSM line 49 in file
		'/home/IC/Final_System/RTL/UART/UART_TX/FSM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine FSM line 167 in file
		'/home/IC/Final_System/RTL/UART/UART_TX/FSM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      Basy_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'FIFO_W' instantiated from design 'AS_FIFO_TOP_Data_Width8_Addr_Size3_FIFO_Dipth8_NUM_STAGES2' with
	the parameters "Addr_Size=3". (HDL-193)

Inferred memory devices in process
	in routine FIFO_W_Addr_Size3 line 31 in file
		'/home/IC/Final_System/RTL/ASY_FIFO/FIFO_W.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     Address_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine FIFO_W_Addr_Size3 line 56 in file
		'/home/IC/Final_System/RTL/ASY_FIFO/FIFO_W.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     GW_Ptr_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'BIT_SYNC' instantiated from design 'AS_FIFO_TOP_Data_Width8_Addr_Size3_FIFO_Dipth8_NUM_STAGES2' with
	the parameters "NUM_STAGES=2,BUS_WIDTH=32'h00000004". (HDL-193)
Warning:  /home/IC/Final_System/RTL/ASY_FIFO/BIT_SYNC.v:29: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/IC/Final_System/RTL/ASY_FIFO/BIT_SYNC.v:34: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/IC/Final_System/RTL/ASY_FIFO/BIT_SYNC.v:42: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine BIT_SYNC_2_00000004 line 23 in file
		'/home/IC/Final_System/RTL/ASY_FIFO/BIT_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sync_reg_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'FIFO_R' instantiated from design 'AS_FIFO_TOP_Data_Width8_Addr_Size3_FIFO_Dipth8_NUM_STAGES2' with
	the parameters "Addr_Size=3". (HDL-193)

Inferred memory devices in process
	in routine FIFO_R_Addr_Size3 line 29 in file
		'/home/IC/Final_System/RTL/ASY_FIFO/FIFO_R.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     Address_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine FIFO_R_Addr_Size3 line 52 in file
		'/home/IC/Final_System/RTL/ASY_FIFO/FIFO_R.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     GR_Ptr_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'FIFO_MEM' instantiated from design 'AS_FIFO_TOP_Data_Width8_Addr_Size3_FIFO_Dipth8_NUM_STAGES2' with
	the parameters "FIFO_Dipth=8,Data_Width=8,Addr_Size=3". (HDL-193)

Inferred memory devices in process
	in routine FIFO_MEM_Data_Width8_Addr_Size3_FIFO_Dipth8 line 32 in file
		'/home/IC/Final_System/RTL/ASY_FIFO/FIFO_MEM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     memory_reg      | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
=========================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs | MB |
=========================================================================================
| FIFO_MEM_Data_Width8_Addr_Size3_FIFO_Dipth8/45 |   8    |    8    |      3       | N  |
=========================================================================================
Presto compilation completed successfully.
1
###################### Defining toplevel ###################################
current_design $top_module
Current design is 'SYS_TOP'.
{SYS_TOP}
#################### Liniking All The Design Parts #########################
#(no need for link as analyze make it automatically )
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## checking design consistency ##########"
######## checking design consistency ##########
puts "###############################################"
###############################################
check_design
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Wed Oct  1 08:43:07 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      3
    Unconnected ports (LINT-28)                                     1
    Shorted outputs (LINT-31)                                       1
    Constant outputs (LINT-52)                                      1

Cells                                                              27
    Cells do not drive (LINT-1)                                    25
    Connected to power or ground (LINT-32)                          2
--------------------------------------------------------------------------------

Warning: In design 'Integer_ClkDiv_ratio_Width8', cell 'C149' does not drive any nets. (LINT-1)
Warning: In design 'Integer_ClkDiv_ratio_Width4', cell 'C125' does not drive any nets. (LINT-1)
Warning: In design 'ALU_IN_Width8', cell 'C362' does not drive any nets. (LINT-1)
Warning: In design 'ALU_IN_Width8', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'ALU_IN_Width8', cell 'C364' does not drive any nets. (LINT-1)
Warning: In design 'ALU_IN_Width8', cell 'C368' does not drive any nets. (LINT-1)
Warning: In design 'ALU_IN_Width8', cell 'C393' does not drive any nets. (LINT-1)
Warning: In design 'ALU_IN_Width8', cell 'C395' does not drive any nets. (LINT-1)
Warning: In design 'ALU_IN_Width8', cell 'C397' does not drive any nets. (LINT-1)
Warning: In design 'Data_Sampling', cell 'C76' does not drive any nets. (LINT-1)
Warning: In design 'Deserializer_Data_Width8', cell 'C93' does not drive any nets. (LINT-1)
Warning: In design 'Edge_Bit_Counter_Data_Width8', cell 'C102' does not drive any nets. (LINT-1)
Warning: In design 'Edge_Bit_Counter_Data_Width8', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'RX_FSM_Data_Width8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'RX_FSM_Data_Width8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'RX_FSM_Data_Width8', cell 'B_20' does not drive any nets. (LINT-1)
Warning: In design 'RX_FSM_Data_Width8', cell 'C319' does not drive any nets. (LINT-1)
Warning: In design 'RX_FSM_Data_Width8', cell 'C321' does not drive any nets. (LINT-1)
Warning: In design 'RX_FSM_Data_Width8', cell 'B_22' does not drive any nets. (LINT-1)
Warning: In design 'RX_FSM_Data_Width8', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'RX_FSM_Data_Width8', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'Serializer_1byte', cell 'C148' does not drive any nets. (LINT-1)
Warning: In design 'Serializer_1byte', cell 'C154' does not drive any nets. (LINT-1)
Warning: In design 'FIFO_W_Addr_Size3', cell 'C59' does not drive any nets. (LINT-1)
Warning: In design 'FIFO_R_Addr_Size3', cell 'C56' does not drive any nets. (LINT-1)
Warning: In design 'Data_Sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'RX_FSM_Data_Width8', output port 'edge_bit_en' is connected directly to output port 'data_samp_en'. (LINT-31)
Warning: In design 'UART_TOP', a pin on submodule 'U1_MUX_4x1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'input_1' is connected to logic 0. 
Warning: In design 'UART_TOP', a pin on submodule 'U1_MUX_4x1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'input_2' is connected to logic 1. 
Warning: In design 'SYS_CTRL_D_Width8_Addr_Size4', output port 'CLK_DIV_EN' is connected directly to 'logic 1'. (LINT-52)
1
#################### Define Design Constraints #########################
puts "###############################################"
###############################################
puts "############ Design Constraints #### ##########"
############ Design Constraints #### ##########
puts "###############################################"
###############################################
source ./cons.tcl
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c' found in library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'.
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c' found in library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'.
###################### Mapping and optimization ########################
puts "###############################################"
###############################################
puts "########## Mapping & Optimization #############"
########## Mapping & Optimization #############
puts "###############################################"
###############################################
compile 
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.0 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 30 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition scmetro_tsmc_cl013g_rvt_ss_1p08v_125c set on design SYS_TOP has different process,
voltage and temperatures parameters than the parameters at which target library 
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'Reg_File_WIDTH8_DEPTH16_ADDR4'
  Processing 'ALU_IN_Width8'
  Processing 'CLK_GATE'
  Processing 'DATA_SYNC_NUM_STAGES2_BUS_WIDTH8'
  Processing 'RST_SYN_NUM_STAGES2_0'
  Processing 'PULSE_GEN'
  Processing 'FIFO_MEM_Data_Width8_Addr_Size3_FIFO_Dipth8'
  Processing 'BIT_SYNC_2_00000004_0'
  Processing 'FIFO_R_Addr_Size3'
  Processing 'FIFO_W_Addr_Size3'
  Processing 'AS_FIFO_TOP_Data_Width8_Addr_Size3_FIFO_Dipth8_NUM_STAGES2'
  Processing 'FSM'
  Processing 'Serializer_1byte'
  Processing 'Parity_Calc'
  Processing 'MUX_4x1'
  Processing 'UART_TOP'
  Processing 'RX_FSM_Data_Width8'
  Processing 'Stop_Check'
  Processing 'Start_Check'
  Processing 'Parity_Check_Data_Width8'
  Processing 'Edge_Bit_Counter_Data_Width8'
  Processing 'Deserializer_Data_Width8'
  Processing 'Data_Sampling'
  Processing 'UART_RX_TOP_Data_Width8'
  Processing 'RX_CLKDIV_MUX_Width4'
  Processing 'Integer_ClkDiv_ratio_Width4'
  Processing 'Integer_ClkDiv_ratio_Width8'
  Processing 'SYS_CTRL_D_Width8_Addr_Size4'
  Processing 'SYS_TOP'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'ALU_IN_Width8_DW_div_uns_0'
  Processing 'ALU_IN_Width8_DW01_sub_0'
  Processing 'ALU_IN_Width8_DW01_add_0'
  Processing 'ALU_IN_Width8_DW01_cmp6_0'
  Processing 'RX_FSM_Data_Width8_DW01_cmp6_0'
  Processing 'RX_FSM_Data_Width8_DW01_add_0'
  Processing 'RX_FSM_Data_Width8_DW01_cmp6_1'
  Processing 'RX_FSM_Data_Width8_DW01_sub_0'
  Processing 'RX_FSM_Data_Width8_DW01_cmp6_2'
  Processing 'RX_FSM_Data_Width8_DW01_dec_0'
  Processing 'Edge_Bit_Counter_Data_Width8_DW01_inc_0'
  Processing 'Edge_Bit_Counter_Data_Width8_DW01_cmp6_0'
  Processing 'Edge_Bit_Counter_Data_Width8_DW01_dec_0'
  Processing 'Deserializer_Data_Width8_DW01_cmp6_0'
  Processing 'Deserializer_Data_Width8_DW01_dec_0'
  Processing 'Data_Sampling_DW01_cmp6_0'
  Processing 'Data_Sampling_DW01_cmp6_1'
  Processing 'Data_Sampling_DW01_cmp6_2'
  Processing 'Data_Sampling_DW01_dec_0'
  Processing 'Data_Sampling_DW01_inc_0'
  Processing 'Integer_ClkDiv_ratio_Width8_DW01_inc_0'
  Processing 'Integer_ClkDiv_ratio_Width8_DW01_cmp6_0'
  Processing 'Integer_ClkDiv_ratio_Width8_DW01_cmp6_1'
  Processing 'Integer_ClkDiv_ratio_Width8_DW01_dec_0'
  Processing 'ALU_IN_Width8_DW02_mult_0'
  Processing 'ALU_IN_Width8_DW01_add_1'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:11   45448.9      0.00       0.0       0.3                          
    0:00:11   45448.9      0.00       0.0       0.3                          
    0:00:11   45448.9      0.00       0.0       0.3                          
    0:00:11   45448.9      0.00       0.0       0.3                          
    0:00:11   45448.9      0.00       0.0       0.3                          
    0:00:13   23405.7      0.00       0.0       0.0                          
    0:00:13   23356.3      0.00       0.0       0.0                          
    0:00:14   23356.3      0.00       0.0       0.0                          
    0:00:14   23356.3      0.00       0.0       0.0                          
    0:00:14   23337.5      0.00       0.0       0.0                          
    0:00:14   23337.5      0.00       0.0       0.0                          
    0:00:14   23337.5      0.00       0.0       0.0                          
    0:00:14   23337.5      0.00       0.0       0.0                          
    0:00:14   23337.5      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:14   23337.5      0.00       0.0       0.0                          
    0:00:14   23337.5      0.00       0.0       0.0                          
    0:00:15   23299.8      0.00       0.0       0.0                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:15   23299.8      0.00       0.0       0.0                          
    0:00:15   23316.3      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:15   23316.3      0.00       0.0       0.0                          
    0:00:15   23316.3      0.00       0.0       0.0                          
    0:00:15   23239.8      0.00       0.0       0.0                          
    0:00:15   23225.7      0.00       0.0       0.0                          
    0:00:15   23210.4      0.00       0.0       0.0                          
    0:00:15   23199.8      0.00       0.0       0.0                          
    0:00:15   23196.3      0.00       0.0       0.0                          
    0:00:15   23196.3      0.00       0.0       0.0                          
    0:00:15   23196.3      0.00       0.0       0.0                          
    0:00:15   23169.2      0.00       0.0       0.0                          
    0:00:15   23169.2      0.00       0.0       0.0                          
    0:00:15   23169.2      0.00       0.0       0.0                          
    0:00:15   23169.2      0.00       0.0       0.0                          
    0:00:15   23169.2      0.00       0.0       0.0                          
    0:00:15   23169.2      0.00       0.0       0.0                          
    0:00:15   23172.8      0.00       0.0       0.0                          
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
#############################################################################
# Write out files
#############################################################################
write_file -format verilog -hierarchy -output netlists/$top_module.ddc
Writing verilog file '/home/IC/Final_System/Synthesis/netlists/SYS_TOP.ddc'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
write_file -format verilog -hierarchy -output netlists/$top_module.v
Writing verilog file '/home/IC/Final_System/Synthesis/netlists/SYS_TOP.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
write_sdf           sdf/$top_module.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/IC/Final_System/Synthesis/sdf/SYS_TOP.sdf'. (WT-3)
Information: Updating design information... (UID-85)
1
write_sdc  -nosplit sdc/$top_module.sdc
1
####################### reporting ##########################################
report_area       -hierarchy                         > reports/area.rpt
report_power      -hierarchy                         > reports/power.rpt
report_timing     -max_paths 100   -delay_type min   > reports/hold.rpt
report_timing     -max_paths 100   -delay_type max   > reports/setup.rpt
report_clock      -attributes                        > reports/clocks.rpt
report_constraint -all_violators    -nosplit         > reports/constraints.rpt
################# starting graphical user interface #######################
#gui_start
#exit
dc_shell> exit

Memory usage for main task 289 Mbytes.
Memory usage for this session 289 Mbytes.
CPU usage for this session 26 seconds ( 0.01 hours ).

Thank you...
