Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue May 11 14:41:38 2021
| Host         : lei-HP-EliteDesk-880-G1-TWR running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/lei/Vivado/SmallTimingAnlaysis/timing_imp/75Mhz.txt
| Design       : nvsmall_wrapper
| Device       : 7z045-ffg900
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.719        0.000                      0               225372        0.028        0.000                      0               225372        3.000        0.000                       0                 94519  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                             Waveform(ns)       Period(ns)      Frequency(MHz)
-----                             ------------       ----------      --------------
clk_fpga_0                        {0.000 5.000}      10.000          100.000         
nvsmall_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_75Mhz_nvsmall_clk_wiz_0_0   {0.000 6.667}      13.333          75.000          
  clkfbout_nvsmall_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                                          8.592        0.000                       0                     1  
nvsmall_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_75Mhz_nvsmall_clk_wiz_0_0         3.832        0.000                      0               190610        0.028        0.000                      0               190610        5.899        0.000                       0                 94514  
  clkfbout_nvsmall_clk_wiz_0_0                                                                                                                                                      8.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_75Mhz_nvsmall_clk_wiz_0_0  clk_75Mhz_nvsmall_clk_wiz_0_0        3.719        0.000                      0                34762        0.347        0.000                      0                34762  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                                                        clk_75Mhz_nvsmall_clk_wiz_0_0  
(none)                         clk_75Mhz_nvsmall_clk_wiz_0_0  clk_75Mhz_nvsmall_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                    From Clock                    To Clock                    
----------                    ----------                    --------                    
(none)                        clkfbout_nvsmall_clk_wiz_0_0                                


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { nvsmall_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            1.409         10.000      8.592      BUFGCTRL_X0Y16  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  nvsmall_i/clk_wiz_0/inst/clk_in1
  To Clock:  nvsmall_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         nvsmall_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { nvsmall_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y0  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_75Mhz_nvsmall_clk_wiz_0_0
  To Clock:  clk_75Mhz_nvsmall_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.832ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.899ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.832ns  (required time - arrival time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_75Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by clk_75Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75Mhz_nvsmall_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_75Mhz_nvsmall_clk_wiz_0_0 rise@13.333ns - clk_75Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.201ns  (logic 2.387ns (25.944%)  route 6.814ns (74.056%))
  Logic Levels:           19  (CARRY4=7 LUT3=1 LUT4=5 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.129ns = ( 14.462 - 13.333 ) 
    Source Clock Delay      (SCD):    1.320ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_75Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=94518, routed)       1.318     1.320    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/core_clk
    DSP48_X5Y52          DSP48E1                                      r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X5Y52          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      0.348     1.668 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/P[3]
                         net (fo=2, routed)           0.743     2.411    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0_n_102
    SLICE_X140Y126                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_32/I3
    SLICE_X140Y126       LUT4 (Prop_lut4_I3_O)        0.043     2.454 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_32/O
                         net (fo=2, routed)           0.337     2.791    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_32_n_0
    SLICE_X137Y126                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_22/I0
    SLICE_X137Y126       LUT4 (Prop_lut4_I0_O)        0.043     2.834 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_22/O
                         net (fo=2, routed)           0.359     3.193    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_22_n_0
    SLICE_X139Y126                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_26/I0
    SLICE_X139Y126       LUT5 (Prop_lut5_I0_O)        0.043     3.236 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_26/O
                         net (fo=1, routed)           0.000     3.236    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_26_n_0
    SLICE_X139Y126                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_13/S[1]
    SLICE_X139Y126       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.503 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.503    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_13_n_0
    SLICE_X139Y127                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_20/CI
    SLICE_X139Y127       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     3.669 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_20/O[1]
                         net (fo=3, routed)           0.808     4.477    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_20_n_6
    SLICE_X110Y127                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_12/I2
    SLICE_X110Y127       LUT3 (Prop_lut3_I2_O)        0.123     4.600 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_12/O
                         net (fo=3, routed)           0.332     4.931    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_12_n_0
    SLICE_X110Y126                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_4/I3
    SLICE_X110Y126       LUT5 (Prop_lut5_I3_O)        0.043     4.974 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_4/O
                         net (fo=1, routed)           0.330     5.305    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_4_n_0
    SLICE_X111Y126                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_2/DI[2]
    SLICE_X111Y126       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     5.502 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.502    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_2_n_0
    SLICE_X111Y127                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_3/CI
    SLICE_X111Y127       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     5.613 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_3/O[0]
                         net (fo=10, routed)          0.436     6.049    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_3_n_7
    SLICE_X111Y123                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_16/I1
    SLICE_X111Y123       LUT4 (Prop_lut4_I1_O)        0.124     6.173 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_16/O
                         net (fo=1, routed)           0.000     6.173    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_16_n_0
    SLICE_X111Y123                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_4/S[2]
    SLICE_X111Y123       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     6.368 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_4/CO[3]
                         net (fo=21, routed)          0.795     7.163    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/is_dat_req_addr_wrap
    SLICE_X113Y106                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[9]_i_1/I3
    SLICE_X113Y106       LUT5 (Prop_lut5_I3_O)        0.043     7.206 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[9]_i_1/O
                         net (fo=7, routed)           0.346     7.551    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_addr_w[9]
    SLICE_X117Y105                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_15/I4
    SLICE_X117Y105       LUT5 (Prop_lut5_I4_O)        0.043     7.594 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_15/O
                         net (fo=1, routed)           0.316     7.911    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_15_n_0
    SLICE_X115Y105                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_5/I5
    SLICE_X115Y105       LUT6 (Prop_lut6_I5_O)        0.043     7.954 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_5/O
                         net (fo=1, routed)           0.000     7.954    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_5_n_0
    SLICE_X115Y105                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_3/S[3]
    SLICE_X115Y105       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     8.147 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.147    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_3_n_0
    SLICE_X115Y106                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_2/CI
    SLICE_X115Y106       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     8.286 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_2/CO[0]
                         net (fo=3, routed)           0.564     8.849    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_w1
    SLICE_X116Y120                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_2/I0
    SLICE_X116Y120       LUT6 (Prop_lut6_I0_O)        0.131     8.980 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_2/O
                         net (fo=1, routed)           0.208     9.189    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_2_n_0
    SLICE_X117Y120                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_1/I0
    SLICE_X117Y120       LUT4 (Prop_lut4_I0_O)        0.043     9.232 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_1/O
                         net (fo=32, routed)          0.873    10.105    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_w
    SLICE_X117Y104                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr[6]_i_1/I3
    SLICE_X117Y104       LUT4 (Prop_lut4_I3_O)        0.049    10.154 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr[6]_i_1/O
                         net (fo=1, routed)           0.366    10.520    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_w[6]
    SLICE_X117Y103       FDPE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.960    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.737    11.223 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.029    13.252    nvsmall_i/clk_wiz_0/inst/clk_75Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.335 r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=94518, routed)       1.127    14.462    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/core_clk
    SLICE_X117Y103       FDPE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_reg[6]/C
                         clock pessimism              0.086    14.548    
                         clock uncertainty           -0.081    14.467    
    SLICE_X117Y103       FDPE (Setup_fdpe_C_D)       -0.115    14.352    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         14.352    
                         arrival time                         -10.520    
  -------------------------------------------------------------------
                         slack                                  3.832    

Slack (MET) :             3.841ns  (required time - arrival time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_75Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_75Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75Mhz_nvsmall_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_75Mhz_nvsmall_clk_wiz_0_0 rise@13.333ns - clk_75Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.191ns  (logic 2.390ns (26.003%)  route 6.801ns (73.997%))
  Logic Levels:           19  (CARRY4=7 LUT3=1 LUT4=5 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.129ns = ( 14.462 - 13.333 ) 
    Source Clock Delay      (SCD):    1.320ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_75Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=94518, routed)       1.318     1.320    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/core_clk
    DSP48_X5Y52          DSP48E1                                      r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X5Y52          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      0.348     1.668 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/P[3]
                         net (fo=2, routed)           0.743     2.411    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0_n_102
    SLICE_X140Y126                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_32/I3
    SLICE_X140Y126       LUT4 (Prop_lut4_I3_O)        0.043     2.454 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_32/O
                         net (fo=2, routed)           0.337     2.791    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_32_n_0
    SLICE_X137Y126                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_22/I0
    SLICE_X137Y126       LUT4 (Prop_lut4_I0_O)        0.043     2.834 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_22/O
                         net (fo=2, routed)           0.359     3.193    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_22_n_0
    SLICE_X139Y126                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_26/I0
    SLICE_X139Y126       LUT5 (Prop_lut5_I0_O)        0.043     3.236 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_26/O
                         net (fo=1, routed)           0.000     3.236    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_26_n_0
    SLICE_X139Y126                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_13/S[1]
    SLICE_X139Y126       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.503 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.503    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_13_n_0
    SLICE_X139Y127                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_20/CI
    SLICE_X139Y127       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     3.669 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_20/O[1]
                         net (fo=3, routed)           0.808     4.477    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_20_n_6
    SLICE_X110Y127                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_12/I2
    SLICE_X110Y127       LUT3 (Prop_lut3_I2_O)        0.123     4.600 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_12/O
                         net (fo=3, routed)           0.332     4.931    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_12_n_0
    SLICE_X110Y126                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_4/I3
    SLICE_X110Y126       LUT5 (Prop_lut5_I3_O)        0.043     4.974 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_4/O
                         net (fo=1, routed)           0.330     5.305    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_4_n_0
    SLICE_X111Y126                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_2/DI[2]
    SLICE_X111Y126       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     5.502 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.502    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_2_n_0
    SLICE_X111Y127                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_3/CI
    SLICE_X111Y127       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     5.613 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_3/O[0]
                         net (fo=10, routed)          0.436     6.049    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_3_n_7
    SLICE_X111Y123                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_16/I1
    SLICE_X111Y123       LUT4 (Prop_lut4_I1_O)        0.124     6.173 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_16/O
                         net (fo=1, routed)           0.000     6.173    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_16_n_0
    SLICE_X111Y123                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_4/S[2]
    SLICE_X111Y123       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     6.368 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_4/CO[3]
                         net (fo=21, routed)          0.795     7.163    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/is_dat_req_addr_wrap
    SLICE_X113Y106                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[9]_i_1/I3
    SLICE_X113Y106       LUT5 (Prop_lut5_I3_O)        0.043     7.206 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[9]_i_1/O
                         net (fo=7, routed)           0.346     7.551    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_addr_w[9]
    SLICE_X117Y105                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_15/I4
    SLICE_X117Y105       LUT5 (Prop_lut5_I4_O)        0.043     7.594 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_15/O
                         net (fo=1, routed)           0.316     7.911    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_15_n_0
    SLICE_X115Y105                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_5/I5
    SLICE_X115Y105       LUT6 (Prop_lut6_I5_O)        0.043     7.954 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_5/O
                         net (fo=1, routed)           0.000     7.954    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_5_n_0
    SLICE_X115Y105                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_3/S[3]
    SLICE_X115Y105       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     8.147 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.147    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_3_n_0
    SLICE_X115Y106                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_2/CI
    SLICE_X115Y106       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     8.286 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_2/CO[0]
                         net (fo=3, routed)           0.564     8.849    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_w1
    SLICE_X116Y120                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_2/I0
    SLICE_X116Y120       LUT6 (Prop_lut6_I0_O)        0.131     8.980 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_2/O
                         net (fo=1, routed)           0.208     9.189    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_2_n_0
    SLICE_X117Y120                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_1/I0
    SLICE_X117Y120       LUT4 (Prop_lut4_I0_O)        0.043     9.232 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_1/O
                         net (fo=32, routed)          0.923    10.155    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_w
    SLICE_X116Y103                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr[1]_i_1/I3
    SLICE_X116Y103       LUT4 (Prop_lut4_I3_O)        0.052    10.207 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr[1]_i_1/O
                         net (fo=1, routed)           0.304    10.511    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_w[1]
    SLICE_X116Y102       FDPE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.960    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.737    11.223 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.029    13.252    nvsmall_i/clk_wiz_0/inst/clk_75Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.335 r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=94518, routed)       1.127    14.462    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/core_clk
    SLICE_X116Y102       FDPE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_reg[1]/C
                         clock pessimism              0.086    14.548    
                         clock uncertainty           -0.081    14.467    
    SLICE_X116Y102       FDPE (Setup_fdpe_C_D)       -0.115    14.352    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         14.352    
                         arrival time                         -10.511    
  -------------------------------------------------------------------
                         slack                                  3.841    

Slack (MET) :             3.918ns  (required time - arrival time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_75Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_75Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75Mhz_nvsmall_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_75Mhz_nvsmall_clk_wiz_0_0 rise@13.333ns - clk_75Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.114ns  (logic 2.392ns (26.246%)  route 6.722ns (73.754%))
  Logic Levels:           19  (CARRY4=7 LUT3=1 LUT4=5 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.129ns = ( 14.462 - 13.333 ) 
    Source Clock Delay      (SCD):    1.320ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_75Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=94518, routed)       1.318     1.320    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/core_clk
    DSP48_X5Y52          DSP48E1                                      r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X5Y52          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      0.348     1.668 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/P[3]
                         net (fo=2, routed)           0.743     2.411    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0_n_102
    SLICE_X140Y126                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_32/I3
    SLICE_X140Y126       LUT4 (Prop_lut4_I3_O)        0.043     2.454 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_32/O
                         net (fo=2, routed)           0.337     2.791    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_32_n_0
    SLICE_X137Y126                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_22/I0
    SLICE_X137Y126       LUT4 (Prop_lut4_I0_O)        0.043     2.834 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_22/O
                         net (fo=2, routed)           0.359     3.193    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_22_n_0
    SLICE_X139Y126                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_26/I0
    SLICE_X139Y126       LUT5 (Prop_lut5_I0_O)        0.043     3.236 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_26/O
                         net (fo=1, routed)           0.000     3.236    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_26_n_0
    SLICE_X139Y126                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_13/S[1]
    SLICE_X139Y126       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.503 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.503    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_13_n_0
    SLICE_X139Y127                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_20/CI
    SLICE_X139Y127       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     3.669 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_20/O[1]
                         net (fo=3, routed)           0.808     4.477    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_20_n_6
    SLICE_X110Y127                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_12/I2
    SLICE_X110Y127       LUT3 (Prop_lut3_I2_O)        0.123     4.600 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_12/O
                         net (fo=3, routed)           0.332     4.931    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_12_n_0
    SLICE_X110Y126                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_4/I3
    SLICE_X110Y126       LUT5 (Prop_lut5_I3_O)        0.043     4.974 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_4/O
                         net (fo=1, routed)           0.330     5.305    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_4_n_0
    SLICE_X111Y126                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_2/DI[2]
    SLICE_X111Y126       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     5.502 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.502    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_2_n_0
    SLICE_X111Y127                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_3/CI
    SLICE_X111Y127       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     5.613 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_3/O[0]
                         net (fo=10, routed)          0.436     6.049    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_3_n_7
    SLICE_X111Y123                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_16/I1
    SLICE_X111Y123       LUT4 (Prop_lut4_I1_O)        0.124     6.173 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_16/O
                         net (fo=1, routed)           0.000     6.173    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_16_n_0
    SLICE_X111Y123                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_4/S[2]
    SLICE_X111Y123       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     6.368 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_4/CO[3]
                         net (fo=21, routed)          0.795     7.163    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/is_dat_req_addr_wrap
    SLICE_X113Y106                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[9]_i_1/I3
    SLICE_X113Y106       LUT5 (Prop_lut5_I3_O)        0.043     7.206 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[9]_i_1/O
                         net (fo=7, routed)           0.346     7.551    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_addr_w[9]
    SLICE_X117Y105                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_15/I4
    SLICE_X117Y105       LUT5 (Prop_lut5_I4_O)        0.043     7.594 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_15/O
                         net (fo=1, routed)           0.316     7.911    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_15_n_0
    SLICE_X115Y105                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_5/I5
    SLICE_X115Y105       LUT6 (Prop_lut6_I5_O)        0.043     7.954 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_5/O
                         net (fo=1, routed)           0.000     7.954    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_5_n_0
    SLICE_X115Y105                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_3/S[3]
    SLICE_X115Y105       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     8.147 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.147    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_3_n_0
    SLICE_X115Y106                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_2/CI
    SLICE_X115Y106       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     8.286 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_2/CO[0]
                         net (fo=3, routed)           0.564     8.849    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_w1
    SLICE_X116Y120                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_2/I0
    SLICE_X116Y120       LUT6 (Prop_lut6_I0_O)        0.131     8.980 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_2/O
                         net (fo=1, routed)           0.208     9.189    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_2_n_0
    SLICE_X117Y120                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_1/I0
    SLICE_X117Y120       LUT4 (Prop_lut4_I0_O)        0.043     9.232 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_1/O
                         net (fo=32, routed)          0.950    10.182    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_w
    SLICE_X116Y103                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr[2]_i_1/I3
    SLICE_X116Y103       LUT4 (Prop_lut4_I3_O)        0.054    10.236 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr[2]_i_1/O
                         net (fo=1, routed)           0.198    10.434    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_w[2]
    SLICE_X116Y103       FDPE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.960    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.737    11.223 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.029    13.252    nvsmall_i/clk_wiz_0/inst/clk_75Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.335 r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=94518, routed)       1.127    14.462    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/core_clk
    SLICE_X116Y103       FDPE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_reg[2]/C
                         clock pessimism              0.086    14.548    
                         clock uncertainty           -0.081    14.467    
    SLICE_X116Y103       FDPE (Setup_fdpe_C_D)       -0.116    14.351    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         14.351    
                         arrival time                         -10.434    
  -------------------------------------------------------------------
                         slack                                  3.918    

Slack (MET) :             3.958ns  (required time - arrival time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_75Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_75Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75Mhz_nvsmall_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_75Mhz_nvsmall_clk_wiz_0_0 rise@13.333ns - clk_75Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.069ns  (logic 2.390ns (26.353%)  route 6.679ns (73.647%))
  Logic Levels:           19  (CARRY4=7 LUT3=1 LUT4=5 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.129ns = ( 14.462 - 13.333 ) 
    Source Clock Delay      (SCD):    1.320ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_75Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=94518, routed)       1.318     1.320    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/core_clk
    DSP48_X5Y52          DSP48E1                                      r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X5Y52          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      0.348     1.668 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/P[3]
                         net (fo=2, routed)           0.743     2.411    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0_n_102
    SLICE_X140Y126                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_32/I3
    SLICE_X140Y126       LUT4 (Prop_lut4_I3_O)        0.043     2.454 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_32/O
                         net (fo=2, routed)           0.337     2.791    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_32_n_0
    SLICE_X137Y126                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_22/I0
    SLICE_X137Y126       LUT4 (Prop_lut4_I0_O)        0.043     2.834 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_22/O
                         net (fo=2, routed)           0.359     3.193    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_22_n_0
    SLICE_X139Y126                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_26/I0
    SLICE_X139Y126       LUT5 (Prop_lut5_I0_O)        0.043     3.236 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_26/O
                         net (fo=1, routed)           0.000     3.236    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_26_n_0
    SLICE_X139Y126                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_13/S[1]
    SLICE_X139Y126       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.503 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.503    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_13_n_0
    SLICE_X139Y127                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_20/CI
    SLICE_X139Y127       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     3.669 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_20/O[1]
                         net (fo=3, routed)           0.808     4.477    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_20_n_6
    SLICE_X110Y127                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_12/I2
    SLICE_X110Y127       LUT3 (Prop_lut3_I2_O)        0.123     4.600 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_12/O
                         net (fo=3, routed)           0.332     4.931    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_12_n_0
    SLICE_X110Y126                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_4/I3
    SLICE_X110Y126       LUT5 (Prop_lut5_I3_O)        0.043     4.974 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_4/O
                         net (fo=1, routed)           0.330     5.305    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_4_n_0
    SLICE_X111Y126                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_2/DI[2]
    SLICE_X111Y126       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     5.502 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.502    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_2_n_0
    SLICE_X111Y127                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_3/CI
    SLICE_X111Y127       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     5.613 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_3/O[0]
                         net (fo=10, routed)          0.436     6.049    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_3_n_7
    SLICE_X111Y123                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_16/I1
    SLICE_X111Y123       LUT4 (Prop_lut4_I1_O)        0.124     6.173 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_16/O
                         net (fo=1, routed)           0.000     6.173    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_16_n_0
    SLICE_X111Y123                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_4/S[2]
    SLICE_X111Y123       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     6.368 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_4/CO[3]
                         net (fo=21, routed)          0.795     7.163    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/is_dat_req_addr_wrap
    SLICE_X113Y106                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[9]_i_1/I3
    SLICE_X113Y106       LUT5 (Prop_lut5_I3_O)        0.043     7.206 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[9]_i_1/O
                         net (fo=7, routed)           0.346     7.551    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_addr_w[9]
    SLICE_X117Y105                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_15/I4
    SLICE_X117Y105       LUT5 (Prop_lut5_I4_O)        0.043     7.594 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_15/O
                         net (fo=1, routed)           0.316     7.911    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_15_n_0
    SLICE_X115Y105                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_5/I5
    SLICE_X115Y105       LUT6 (Prop_lut6_I5_O)        0.043     7.954 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_5/O
                         net (fo=1, routed)           0.000     7.954    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_5_n_0
    SLICE_X115Y105                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_3/S[3]
    SLICE_X115Y105       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     8.147 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.147    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_3_n_0
    SLICE_X115Y106                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_2/CI
    SLICE_X115Y106       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     8.286 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_2/CO[0]
                         net (fo=3, routed)           0.564     8.849    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_w1
    SLICE_X116Y120                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_2/I0
    SLICE_X116Y120       LUT6 (Prop_lut6_I0_O)        0.131     8.980 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_2/O
                         net (fo=1, routed)           0.208     9.189    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_2_n_0
    SLICE_X117Y120                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_1/I0
    SLICE_X117Y120       LUT4 (Prop_lut4_I0_O)        0.043     9.232 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_1/O
                         net (fo=32, routed)          0.804    10.036    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_w
    SLICE_X116Y103                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr[3]_i_1/I3
    SLICE_X116Y103       LUT4 (Prop_lut4_I3_O)        0.052    10.088 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr[3]_i_1/O
                         net (fo=1, routed)           0.301    10.389    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_w[3]
    SLICE_X116Y103       FDPE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.960    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.737    11.223 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.029    13.252    nvsmall_i/clk_wiz_0/inst/clk_75Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.335 r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=94518, routed)       1.127    14.462    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/core_clk
    SLICE_X116Y103       FDPE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_reg[3]/C
                         clock pessimism              0.086    14.548    
                         clock uncertainty           -0.081    14.467    
    SLICE_X116Y103       FDPE (Setup_fdpe_C_D)       -0.120    14.347    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         14.347    
                         arrival time                         -10.389    
  -------------------------------------------------------------------
                         slack                                  3.958    

Slack (MET) :             4.089ns  (required time - arrival time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_data0_d1_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_75Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank23_ram0_wr_data_d2_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk_75Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75Mhz_nvsmall_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_75Mhz_nvsmall_clk_wiz_0_0 rise@13.333ns - clk_75Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.273ns  (logic 0.302ns (3.257%)  route 8.971ns (96.743%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.463ns = ( 14.796 - 13.333 ) 
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_75Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=94518, routed)       1.430     1.432    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/core_clk
    SLICE_X34Y92         FDRE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_data0_d1_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDRE (Prop_fdre_C_Q)         0.259     1.691 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_data0_d1_reg[43]/Q
                         net (fo=32, routed)          8.971    10.662    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_data0_d1[43]
    SLICE_X122Y30                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank23_ram0_wr_data_d2[43]_i_1/I0
    SLICE_X122Y30        LUT4 (Prop_lut4_I0_O)        0.043    10.705 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank23_ram0_wr_data_d2[43]_i_1/O
                         net (fo=1, routed)           0.000    10.705    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank23_ram0_wr_data_d1[43]
    SLICE_X122Y30        FDRE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank23_ram0_wr_data_d2_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.960    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.737    11.223 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.029    13.252    nvsmall_i/clk_wiz_0/inst/clk_75Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.335 r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=94518, routed)       1.461    14.796    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/core_clk
    SLICE_X122Y30        FDRE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank23_ram0_wr_data_d2_reg[43]/C
                         clock pessimism              0.015    14.811    
                         clock uncertainty           -0.081    14.730    
    SLICE_X122Y30        FDRE (Setup_fdre_C_D)        0.064    14.794    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank23_ram0_wr_data_d2_reg[43]
  -------------------------------------------------------------------
                         required time                         14.794    
                         arrival time                         -10.705    
  -------------------------------------------------------------------
                         slack                                  4.089    

Slack (MET) :             4.144ns  (required time - arrival time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_75Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by clk_75Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75Mhz_nvsmall_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_75Mhz_nvsmall_clk_wiz_0_0 rise@13.333ns - clk_75Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.007ns  (logic 2.381ns (26.434%)  route 6.626ns (73.566%))
  Logic Levels:           19  (CARRY4=7 LUT3=1 LUT4=5 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.129ns = ( 14.462 - 13.333 ) 
    Source Clock Delay      (SCD):    1.320ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_75Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=94518, routed)       1.318     1.320    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/core_clk
    DSP48_X5Y52          DSP48E1                                      r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X5Y52          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      0.348     1.668 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/P[3]
                         net (fo=2, routed)           0.743     2.411    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0_n_102
    SLICE_X140Y126                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_32/I3
    SLICE_X140Y126       LUT4 (Prop_lut4_I3_O)        0.043     2.454 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_32/O
                         net (fo=2, routed)           0.337     2.791    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_32_n_0
    SLICE_X137Y126                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_22/I0
    SLICE_X137Y126       LUT4 (Prop_lut4_I0_O)        0.043     2.834 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_22/O
                         net (fo=2, routed)           0.359     3.193    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_22_n_0
    SLICE_X139Y126                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_26/I0
    SLICE_X139Y126       LUT5 (Prop_lut5_I0_O)        0.043     3.236 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_26/O
                         net (fo=1, routed)           0.000     3.236    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_26_n_0
    SLICE_X139Y126                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_13/S[1]
    SLICE_X139Y126       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.503 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.503    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_13_n_0
    SLICE_X139Y127                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_20/CI
    SLICE_X139Y127       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     3.669 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_20/O[1]
                         net (fo=3, routed)           0.808     4.477    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_20_n_6
    SLICE_X110Y127                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_12/I2
    SLICE_X110Y127       LUT3 (Prop_lut3_I2_O)        0.123     4.600 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_12/O
                         net (fo=3, routed)           0.332     4.931    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_12_n_0
    SLICE_X110Y126                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_4/I3
    SLICE_X110Y126       LUT5 (Prop_lut5_I3_O)        0.043     4.974 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_4/O
                         net (fo=1, routed)           0.330     5.305    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_4_n_0
    SLICE_X111Y126                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_2/DI[2]
    SLICE_X111Y126       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     5.502 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.502    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_2_n_0
    SLICE_X111Y127                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_3/CI
    SLICE_X111Y127       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     5.613 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_3/O[0]
                         net (fo=10, routed)          0.436     6.049    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_3_n_7
    SLICE_X111Y123                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_16/I1
    SLICE_X111Y123       LUT4 (Prop_lut4_I1_O)        0.124     6.173 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_16/O
                         net (fo=1, routed)           0.000     6.173    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_16_n_0
    SLICE_X111Y123                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_4/S[2]
    SLICE_X111Y123       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     6.368 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_4/CO[3]
                         net (fo=21, routed)          0.795     7.163    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/is_dat_req_addr_wrap
    SLICE_X113Y106                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[9]_i_1/I3
    SLICE_X113Y106       LUT5 (Prop_lut5_I3_O)        0.043     7.206 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[9]_i_1/O
                         net (fo=7, routed)           0.346     7.551    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_addr_w[9]
    SLICE_X117Y105                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_15/I4
    SLICE_X117Y105       LUT5 (Prop_lut5_I4_O)        0.043     7.594 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_15/O
                         net (fo=1, routed)           0.316     7.911    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_15_n_0
    SLICE_X115Y105                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_5/I5
    SLICE_X115Y105       LUT6 (Prop_lut6_I5_O)        0.043     7.954 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_5/O
                         net (fo=1, routed)           0.000     7.954    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_5_n_0
    SLICE_X115Y105                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_3/S[3]
    SLICE_X115Y105       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     8.147 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.147    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_3_n_0
    SLICE_X115Y106                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_2/CI
    SLICE_X115Y106       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     8.286 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_2/CO[0]
                         net (fo=3, routed)           0.564     8.849    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_w1
    SLICE_X116Y120                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_2/I0
    SLICE_X116Y120       LUT6 (Prop_lut6_I0_O)        0.131     8.980 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_2/O
                         net (fo=1, routed)           0.208     9.189    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_2_n_0
    SLICE_X117Y120                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_1/I0
    SLICE_X117Y120       LUT4 (Prop_lut4_I0_O)        0.043     9.232 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_1/O
                         net (fo=32, routed)          0.364     9.596    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_w
    SLICE_X115Y120                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr[7]_i_1/I3
    SLICE_X115Y120       LUT4 (Prop_lut4_I3_O)        0.043     9.639 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr[7]_i_1/O
                         net (fo=1, routed)           0.688    10.327    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_w[7]
    SLICE_X114Y103       FDPE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.960    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.737    11.223 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.029    13.252    nvsmall_i/clk_wiz_0/inst/clk_75Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.335 r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=94518, routed)       1.127    14.462    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/core_clk
    SLICE_X114Y103       FDPE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_reg[7]/C
                         clock pessimism              0.086    14.548    
                         clock uncertainty           -0.081    14.467    
    SLICE_X114Y103       FDPE (Setup_fdpe_C_D)        0.004    14.471    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         14.471    
                         arrival time                         -10.327    
  -------------------------------------------------------------------
                         slack                                  4.144    

Slack (MET) :             4.145ns  (required time - arrival time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_data0_d1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_75Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank21_ram0_wr_data_d2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_75Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75Mhz_nvsmall_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_75Mhz_nvsmall_clk_wiz_0_0 rise@13.333ns - clk_75Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.191ns  (logic 0.302ns (3.286%)  route 8.889ns (96.714%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.466ns = ( 14.799 - 13.333 ) 
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_75Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=94518, routed)       1.429     1.431    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/core_clk
    SLICE_X48Y95         FDRE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_data0_d1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.259     1.690 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_data0_d1_reg[11]/Q
                         net (fo=32, routed)          8.889    10.579    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_data0_d1[11]
    SLICE_X123Y34                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank21_ram0_wr_data_d2[11]_i_1/I0
    SLICE_X123Y34        LUT4 (Prop_lut4_I0_O)        0.043    10.622 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank21_ram0_wr_data_d2[11]_i_1/O
                         net (fo=1, routed)           0.000    10.622    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank21_ram0_wr_data_d1[11]
    SLICE_X123Y34        FDRE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank21_ram0_wr_data_d2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.960    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.737    11.223 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.029    13.252    nvsmall_i/clk_wiz_0/inst/clk_75Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.335 r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=94518, routed)       1.464    14.799    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/core_clk
    SLICE_X123Y34        FDRE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank21_ram0_wr_data_d2_reg[11]/C
                         clock pessimism              0.015    14.814    
                         clock uncertainty           -0.081    14.733    
    SLICE_X123Y34        FDRE (Setup_fdre_C_D)        0.034    14.767    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank21_ram0_wr_data_d2_reg[11]
  -------------------------------------------------------------------
                         required time                         14.767    
                         arrival time                         -10.622    
  -------------------------------------------------------------------
                         slack                                  4.145    

Slack (MET) :             4.196ns  (required time - arrival time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_data0_d1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_75Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank23_ram0_wr_data_d2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_75Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75Mhz_nvsmall_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_75Mhz_nvsmall_clk_wiz_0_0 rise@13.333ns - clk_75Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.138ns  (logic 0.302ns (3.305%)  route 8.836ns (96.695%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.464ns = ( 14.797 - 13.333 ) 
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_75Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=94518, routed)       1.429     1.431    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/core_clk
    SLICE_X48Y95         FDRE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_data0_d1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.259     1.690 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_data0_d1_reg[11]/Q
                         net (fo=32, routed)          8.836    10.526    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_data0_d1[11]
    SLICE_X123Y32                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank23_ram0_wr_data_d2[11]_i_1/I0
    SLICE_X123Y32        LUT4 (Prop_lut4_I0_O)        0.043    10.569 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank23_ram0_wr_data_d2[11]_i_1/O
                         net (fo=1, routed)           0.000    10.569    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank23_ram0_wr_data_d1[11]
    SLICE_X123Y32        FDRE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank23_ram0_wr_data_d2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.960    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.737    11.223 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.029    13.252    nvsmall_i/clk_wiz_0/inst/clk_75Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.335 r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=94518, routed)       1.462    14.797    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/core_clk
    SLICE_X123Y32        FDRE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank23_ram0_wr_data_d2_reg[11]/C
                         clock pessimism              0.015    14.812    
                         clock uncertainty           -0.081    14.731    
    SLICE_X123Y32        FDRE (Setup_fdre_C_D)        0.034    14.765    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank23_ram0_wr_data_d2_reg[11]
  -------------------------------------------------------------------
                         required time                         14.765    
                         arrival time                         -10.569    
  -------------------------------------------------------------------
                         slack                                  4.196    

Slack (MET) :             4.224ns  (required time - arrival time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_75Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head3_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_75Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75Mhz_nvsmall_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_75Mhz_nvsmall_clk_wiz_0_0 rise@13.333ns - clk_75Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.784ns  (logic 1.547ns (17.611%)  route 7.237ns (82.389%))
  Logic Levels:           12  (CARRY4=4 LUT4=3 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 14.829 - 13.333 ) 
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_75Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=94518, routed)       1.720     1.722    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/core_clk
    SLICE_X63Y301        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y301        FDCE (Prop_fdce_C_Q)         0.223     1.945 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[1]/Q
                         net (fo=20, routed)          1.761     3.706    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry_2
    SLICE_X68Y222                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry_i_5/I2
    SLICE_X68Y222        LUT5 (Prop_lut5_I2_O)        0.043     3.749 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry_i_5/O
                         net (fo=1, routed)           0.000     3.749    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1_n_73
    SLICE_X68Y222                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry/S[1]
    SLICE_X68Y222        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.016 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.016    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry_n_0
    SLICE_X68Y223                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry__0/CI
    SLICE_X68Y223        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     4.127 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry__0/O[0]
                         net (fo=3, routed)           0.500     4.627    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/_inferred__0/i__carry__0_0[0]
    SLICE_X68Y220                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/i__carry__0_i_7/I0
    SLICE_X68Y220        LUT4 (Prop_lut4_I0_O)        0.124     4.751 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     4.751    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4_n_25
    SLICE_X68Y220                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0/S[1]
    SLICE_X68Y220        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.018 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.018    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0_n_0
    SLICE_X68Y221                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__1/CI
    SLICE_X68Y221        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     5.095 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__1/CO[1]
                         net (fo=4, routed)           1.120     6.215    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/CO[0]
    SLICE_X58Y255                                                     f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/rd_pushing_q_i_3/I1
    SLICE_X58Y255        LUT6 (Prop_lut6_I1_O)        0.122     6.337 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/rd_pushing_q_i_3/O
                         net (fo=9, routed)           1.523     7.860    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_pushing_q_reg
    SLICE_X61Y307                                                     f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/i___295_i_3/I0
    SLICE_X61Y307        LUT4 (Prop_lut4_I0_O)        0.043     7.903 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/i___295_i_3/O
                         net (fo=2, routed)           0.328     8.231    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_pre_bypassing2
    SLICE_X61Y304                                                     f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/i___295_i_1/I5
    SLICE_X61Y304        LUT6 (Prop_lut6_I5_O)        0.043     8.274 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/i___295_i_1/O
                         net (fo=21, routed)          0.492     8.766    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_take_n_dly_reg[2]
    SLICE_X64Y306                                                     f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_pushing_q_i_2/I2
    SLICE_X64Y306        LUT5 (Prop_lut5_I2_O)        0.043     8.809 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_pushing_q_i_2/O
                         net (fo=197, routed)         0.544     9.352    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/cq_rd_credit_reg[3]
    SLICE_X56Y308                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/i___321_i_1/I3
    SLICE_X56Y308        LUT4 (Prop_lut4_I3_O)        0.052     9.404 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/i___321_i_1/O
                         net (fo=9, routed)           0.457     9.861    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head3_reg[0]_0
    SLICE_X53Y305                                                     f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head3[7]_i_1/I3
    SLICE_X53Y305        LUT5 (Prop_lut5_I3_O)        0.132     9.993 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head3[7]_i_1/O
                         net (fo=8, routed)           0.513    10.506    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head3[7]_i_1_n_0
    SLICE_X53Y309        FDRE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head3_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_75Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.960    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.737    11.223 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.029    13.252    nvsmall_i/clk_wiz_0/inst/clk_75Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.335 r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=94518, routed)       1.494    14.829    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/core_clk
    SLICE_X53Y309        FDRE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head3_reg[0]/C
                         clock pessimism              0.183    15.012    
                         clock uncertainty           -0.081    14.931    
    SLICE_X53Y309        FDRE (Setup_fdre_C_CE)      -0.201    14.730    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head3_reg[0]
  -------------------------------------------------------------------
                         required time                         14.730    
                         arrival time                         -10.506    
  -------------------------------------------------------------------
                         slack                                  4.224    

Slack (MET) :             4.224ns  (required time - arrival time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_75Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head3_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_75Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75Mhz_nvsmall_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_75Mhz_nvsmall_clk_wiz_0_0 rise@13.333ns - clk_75Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.784ns  (logic 1.547ns (17.611%)  route 7.237ns (82.389%))
  Logic Levels:           12  (CARRY4=4 LUT4=3 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 14.829 - 13.333 ) 
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_75Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=94518, routed)       1.720     1.722    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/core_clk
    SLICE_X63Y301        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y301        FDCE (Prop_fdce_C_Q)         0.223     1.945 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[1]/Q
                         net (fo=20, routed)          1.761     3.706    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry_2
    SLICE_X68Y222                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry_i_5/I2
    SLICE_X68Y222        LUT5 (Prop_lut5_I2_O)        0.043     3.749 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry_i_5/O
                         net (fo=1, routed)           0.000     3.749    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1_n_73
    SLICE_X68Y222                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry/S[1]
    SLICE_X68Y222        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.016 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.016    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry_n_0
    SLICE_X68Y223                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry__0/CI
    SLICE_X68Y223        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     4.127 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry__0/O[0]
                         net (fo=3, routed)           0.500     4.627    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/_inferred__0/i__carry__0_0[0]
    SLICE_X68Y220                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/i__carry__0_i_7/I0
    SLICE_X68Y220        LUT4 (Prop_lut4_I0_O)        0.124     4.751 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     4.751    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4_n_25
    SLICE_X68Y220                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0/S[1]
    SLICE_X68Y220        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.018 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.018    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0_n_0
    SLICE_X68Y221                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__1/CI
    SLICE_X68Y221        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     5.095 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__1/CO[1]
                         net (fo=4, routed)           1.120     6.215    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/CO[0]
    SLICE_X58Y255                                                     f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/rd_pushing_q_i_3/I1
    SLICE_X58Y255        LUT6 (Prop_lut6_I1_O)        0.122     6.337 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/rd_pushing_q_i_3/O
                         net (fo=9, routed)           1.523     7.860    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_pushing_q_reg
    SLICE_X61Y307                                                     f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/i___295_i_3/I0
    SLICE_X61Y307        LUT4 (Prop_lut4_I0_O)        0.043     7.903 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/i___295_i_3/O
                         net (fo=2, routed)           0.328     8.231    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_pre_bypassing2
    SLICE_X61Y304                                                     f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/i___295_i_1/I5
    SLICE_X61Y304        LUT6 (Prop_lut6_I5_O)        0.043     8.274 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/i___295_i_1/O
                         net (fo=21, routed)          0.492     8.766    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_take_n_dly_reg[2]
    SLICE_X64Y306                                                     f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_pushing_q_i_2/I2
    SLICE_X64Y306        LUT5 (Prop_lut5_I2_O)        0.043     8.809 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_pushing_q_i_2/O
                         net (fo=197, routed)         0.544     9.352    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/cq_rd_credit_reg[3]
    SLICE_X56Y308                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/i___321_i_1/I3
    SLICE_X56Y308        LUT4 (Prop_lut4_I3_O)        0.052     9.404 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/i___321_i_1/O
                         net (fo=9, routed)           0.457     9.861    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head3_reg[0]_0
    SLICE_X53Y305                                                     f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head3[7]_i_1/I3
    SLICE_X53Y305        LUT5 (Prop_lut5_I3_O)        0.132     9.993 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head3[7]_i_1/O
                         net (fo=8, routed)           0.513    10.506    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head3[7]_i_1_n_0
    SLICE_X53Y309        FDRE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head3_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_75Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.960    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.737    11.223 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.029    13.252    nvsmall_i/clk_wiz_0/inst/clk_75Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.335 r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=94518, routed)       1.494    14.829    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/core_clk
    SLICE_X53Y309        FDRE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head3_reg[2]/C
                         clock pessimism              0.183    15.012    
                         clock uncertainty           -0.081    14.931    
    SLICE_X53Y309        FDRE (Setup_fdre_C_CE)      -0.201    14.730    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head3_reg[2]
  -------------------------------------------------------------------
                         required time                         14.730    
                         arrival time                         -10.506    
  -------------------------------------------------------------------
                         slack                                  4.224    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/sel_d2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_75Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/sel_d3_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_75Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75Mhz_nvsmall_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns - clk_75Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.643%)  route 0.152ns (60.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.756ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_75Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=94518, routed)       0.562     0.564    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/core_clk
    SLICE_X108Y149       FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/sel_d2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y149       FDCE (Prop_fdce_C_Q)         0.100     0.664 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/sel_d2_reg[4]/Q
                         net (fo=1, routed)           0.152     0.816    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/sel_d2[4]
    SLICE_X109Y150       FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/sel_d3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_75Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=94518, routed)       0.754     0.756    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/core_clk
    SLICE_X109Y150       FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/sel_d3_reg[4]/C
                         clock pessimism              0.000     0.756    
    SLICE_X109Y150       FDCE (Hold_fdce_C_D)         0.032     0.788    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/sel_d3_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.788    
                         arrival time                           0.816    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/vec_data_00_d3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_75Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_b_data0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_75Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75Mhz_nvsmall_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns - clk_75Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.100ns (38.329%)  route 0.161ns (61.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.760ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_75Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=94518, routed)       0.566     0.568    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/core_clk
    SLICE_X117Y149       FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/vec_data_00_d3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y149       FDCE (Prop_fdce_C_Q)         0.100     0.668 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/vec_data_00_d3_reg[1]/Q
                         net (fo=2, routed)           0.161     0.829    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_out_data0[1]
    SLICE_X116Y150       FDRE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_b_data0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_75Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=94518, routed)       0.758     0.760    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/core_clk
    SLICE_X116Y150       FDRE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_b_data0_reg[1]/C
                         clock pessimism              0.000     0.760    
    SLICE_X116Y150       FDRE (Hold_fdre_C_D)         0.032     0.792    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_b_data0_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.792    
                         arrival time                           0.829    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/rsp_img_p0_data_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_75Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/rsp_img_p0_data_d1_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_75Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75Mhz_nvsmall_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns - clk_75Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.176ns (44.895%)  route 0.216ns (55.105%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.601ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_75Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=94518, routed)       0.599     0.601    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/core_clk
    SLICE_X26Y101        FDRE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/rsp_img_p0_data_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y101        FDRE (Prop_fdre_C_Q)         0.118     0.719 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/rsp_img_p0_data_reg[42]/Q
                         net (fo=3, routed)           0.103     0.822    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/rsp_img_p0_data[42]
    SLICE_X27Y99                                                      r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/rsp_img_p0_data_d1[58]_i_3/I0
    SLICE_X27Y99         LUT6 (Prop_lut6_I0_O)        0.028     0.850 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/rsp_img_p0_data_d1[58]_i_3/O
                         net (fo=2, routed)           0.113     0.963    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/rsp_img_p0_data_d1[58]_i_3_n_0
    SLICE_X27Y99                                                      r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/rsp_img_p0_data_d1[58]_i_1/I3
    SLICE_X27Y99         LUT4 (Prop_lut4_I3_O)        0.030     0.993 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/rsp_img_p0_data_d1[58]_i_1/O
                         net (fo=1, routed)           0.000     0.993    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/rsp_img_p0_data_d1_w[58]
    SLICE_X27Y99         FDRE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/rsp_img_p0_data_d1_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_75Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=94518, routed)       0.873     0.875    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/core_clk
    SLICE_X27Y99         FDRE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/rsp_img_p0_data_d1_reg[58]/C
                         clock pessimism             -0.008     0.867    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.075     0.942    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/rsp_img_p0_data_d1_reg[58]
  -------------------------------------------------------------------
                         required time                         -0.942    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_pd_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_75Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/ram/M_reg_0_7_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_75Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75Mhz_nvsmall_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns - clk_75Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.150%)  route 0.096ns (48.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.734ns
    Source Clock Delay      (SCD):    0.531ns
    Clock Pessimism Removal (CPR):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_75Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=94518, routed)       0.529     0.531    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/core_clk
    SLICE_X77Y167        FDRE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_pd_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y167        FDRE (Prop_fdre_C_Q)         0.100     0.631 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_pd_reg[20]/Q
                         net (fo=1, routed)           0.096     0.727    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/ram/M_reg_0_7_18_23/DIB0
    SLICE_X78Y168        RAMD32                                       r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/ram/M_reg_0_7_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_75Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_75Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=94518, routed)       0.732     0.734    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/ram/M_reg_0_7_18_23/WCLK
    SLICE_X78Y168        RAMD32                                       r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/ram/M_reg_0_7_18_23/RAMB/CLK
                         clock pessimism             -0.192     0.542    
    SLICE_X78Y168        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     0.674    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/ram/M_reg_0_7_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.727    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_surface_stride_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_75Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_surf_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_75Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75Mhz_nvsmall_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns - clk_75Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.179ns (55.771%)  route 0.142ns (44.229%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.611ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_75Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=94518, routed)       0.609     0.611    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/core_clk
    SLICE_X91Y205        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_surface_stride_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y205        FDCE (Prop_fdce_C_Q)         0.100     0.711 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_surface_stride_reg[13]/Q
                         net (fo=4, routed)           0.142     0.853    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_surface_stride_reg[31]_0[10]
    SLICE_X89Y205                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/base_addr_surf[8]_i_7/I0
    SLICE_X89Y205        LUT6 (Prop_lut6_I0_O)        0.028     0.881 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/base_addr_surf[8]_i_7/O
                         net (fo=1, routed)           0.000     0.881    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/base_addr_surf_reg[11]_1[2]
    SLICE_X89Y205                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/base_addr_surf_reg[8]_i_1/S[2]
    SLICE_X89Y205        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     0.932 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/base_addr_surf_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.932    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_surf_reg[11]_1[2]
    SLICE_X89Y205        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_surf_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_75Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=94518, routed)       0.834     0.836    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/core_clk
    SLICE_X89Y205        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_surf_reg[10]/C
                         clock pessimism             -0.028     0.808    
    SLICE_X89Y205        FDCE (Hold_fdce_C_D)         0.071     0.879    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_surf_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           0.932    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_pd_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_75Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/ram/M_reg_0_7_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_75Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75Mhz_nvsmall_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns - clk_75Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.150%)  route 0.096ns (48.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.734ns
    Source Clock Delay      (SCD):    0.531ns
    Clock Pessimism Removal (CPR):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_75Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=94518, routed)       0.529     0.531    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/core_clk
    SLICE_X77Y167        FDRE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_pd_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y167        FDRE (Prop_fdre_C_Q)         0.100     0.631 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_pd_reg[18]/Q
                         net (fo=1, routed)           0.096     0.727    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/ram/M_reg_0_7_18_23/DIA0
    SLICE_X78Y168        RAMD32                                       r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/ram/M_reg_0_7_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_75Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_75Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=94518, routed)       0.732     0.734    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/ram/M_reg_0_7_18_23/WCLK
    SLICE_X78Y168        RAMD32                                       r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/ram/M_reg_0_7_18_23/RAMA/CLK
                         clock pessimism             -0.192     0.542    
    SLICE_X78Y168        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     0.673    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/ram/M_reg_0_7_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           0.727    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/int_mem_wdata_2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_75Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/bank2_uram_0/M_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_75Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75Mhz_nvsmall_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns - clk_75Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.661%)  route 0.152ns (60.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.985ns
    Source Clock Delay      (SCD):    0.710ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_75Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=94518, routed)       0.708     0.710    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/core_clk
    SLICE_X33Y263        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/int_mem_wdata_2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y263        FDCE (Prop_fdce_C_Q)         0.100     0.810 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/int_mem_wdata_2_reg[4]/Q
                         net (fo=1, routed)           0.152     0.962    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/bank2_uram_0/M_reg_1[4]
    RAMB18_X2Y105        RAMB18E1                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/bank2_uram_0/M_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_75Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_75Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=94518, routed)       0.983     0.985    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/bank2_uram_0/core_clk
    RAMB18_X2Y105        RAMB18E1                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/bank2_uram_0/M_reg/CLKARDCLK
                         clock pessimism             -0.232     0.753    
    RAMB18_X2Y105        RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.155     0.908    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/bank2_uram_0/M_reg
  -------------------------------------------------------------------
                         required time                         -0.908    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_pd_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_75Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/ram/M_reg_0_7_48_53/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_75Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75Mhz_nvsmall_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns - clk_75Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.100ns (50.547%)  route 0.098ns (49.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    0.534ns
    Clock Pessimism Removal (CPR):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_75Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=94518, routed)       0.532     0.534    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/core_clk
    SLICE_X60Y171        FDRE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_pd_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y171        FDRE (Prop_fdre_C_Q)         0.100     0.634 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_pd_reg[52]/Q
                         net (fo=1, routed)           0.098     0.732    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/ram/M_reg_0_7_48_53/DIC0
    SLICE_X62Y170        RAMD32                                       r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/ram/M_reg_0_7_48_53/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_75Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_75Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=94518, routed)       0.737     0.739    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/ram/M_reg_0_7_48_53/WCLK
    SLICE_X62Y170        RAMD32                                       r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/ram/M_reg_0_7_48_53/RAMC/CLK
                         clock pessimism             -0.192     0.547    
    SLICE_X62Y170        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     0.676    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/ram/M_reg_0_7_48_53/RAMC
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           0.732    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_b_data7_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_75Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_data7_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_75Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75Mhz_nvsmall_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns - clk_75Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.100ns (33.870%)  route 0.195ns (66.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.762ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_75Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=94518, routed)       0.568     0.570    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/core_clk
    SLICE_X119Y149       FDRE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_b_data7_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y149       FDRE (Prop_fdre_C_Q)         0.100     0.670 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_b_data7_reg[4]/Q
                         net (fo=1, routed)           0.195     0.865    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/sc2mac_wt_data7[4]
    SLICE_X119Y150       FDRE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_data7_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_75Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=94518, routed)       0.760     0.762    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/core_clk
    SLICE_X119Y150       FDRE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_data7_d1_reg[4]/C
                         clock pessimism              0.000     0.762    
    SLICE_X119Y150       FDRE (Hold_fdre_C_D)         0.047     0.809    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_data7_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.809    
                         arrival time                           0.865    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 nvsmall_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[strb][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_75Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nvsmall_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[76].srl_nx1/shift_reg_reg[0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_75Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75Mhz_nvsmall_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns - clk_75Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.100ns (40.645%)  route 0.146ns (59.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.959ns
    Source Clock Delay      (SCD):    0.712ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_75Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=94518, routed)       0.710     0.712    nvsmall_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X44Y254        FDRE                                         r  nvsmall_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[strb][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y254        FDRE (Prop_fdre_C_Q)         0.100     0.812 r  nvsmall_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[strb][4]/Q
                         net (fo=2, routed)           0.146     0.958    nvsmall_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[76].srl_nx1/w_accum_mesg[0]
    SLICE_X42Y254        SRLC32E                                      r  nvsmall_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[76].srl_nx1/shift_reg_reg[0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_75Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=94518, routed)       0.957     0.959    nvsmall_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[76].srl_nx1/aclk
    SLICE_X42Y254        SRLC32E                                      r  nvsmall_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[76].srl_nx1/shift_reg_reg[0]_srl32/CLK
                         clock pessimism             -0.213     0.746    
    SLICE_X42Y254        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.154     0.900    nvsmall_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[76].srl_nx1/shift_reg_reg[0]_srl32
  -------------------------------------------------------------------
                         required time                         -0.900    
                         arrival time                           0.958    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_75Mhz_nvsmall_clk_wiz_0_0
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            2.772         13.333      10.561     DSP48_X2Y46      nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_3/mul_dout0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         13.333      10.561     DSP48_X2Y52      nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_7/mul_dout0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         13.333      10.561     DSP48_X5Y113     nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_mul/u_mul_unit0/mul_unit_pd0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         13.333      10.561     DSP48_X1Y48      nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_4/mul_dout0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         13.333      10.561     DSP48_X1Y49      nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_5/mul_dout0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         13.333      10.561     DSP48_X1Y52      nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_6/mul_dout0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         13.333      10.561     DSP48_X2Y45      nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_0/mul_dout0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         13.333      10.561     DSP48_X3Y45      nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_1/mul_dout0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         13.333      10.561     DSP48_X1Y46      nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_2/mul_dout0/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         13.333      11.238     RAMB36_X2Y16     nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_shared_buffer/u_shared_buffer_02/M_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       13.333      200.027    MMCME2_ADV_X0Y0  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         6.667       5.899      SLICE_X20Y241    nvsmall_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         6.667       5.899      SLICE_X20Y241    nvsmall_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         6.667       5.899      SLICE_X20Y241    nvsmall_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         6.667       5.899      SLICE_X20Y241    nvsmall_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         6.667       5.899      SLICE_X20Y241    nvsmall_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         6.667       5.899      SLICE_X20Y241    nvsmall_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         6.667       5.899      SLICE_X20Y241    nvsmall_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         6.667       5.899      SLICE_X20Y241    nvsmall_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         6.667       5.899      SLICE_X22Y242    nvsmall_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         6.667       5.899      SLICE_X22Y242    nvsmall_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         6.667       5.899      SLICE_X74Y97     nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_8atmm_fifo/ram/M_reg_0_7_36_41/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         6.667       5.899      SLICE_X74Y97     nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_8atmm_fifo/ram/M_reg_0_7_36_41/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         6.667       5.899      SLICE_X74Y97     nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_8atmm_fifo/ram/M_reg_0_7_36_41/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         6.667       5.899      SLICE_X74Y97     nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_8atmm_fifo/ram/M_reg_0_7_36_41/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         6.667       5.899      SLICE_X74Y97     nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_8atmm_fifo/ram/M_reg_0_7_36_41/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         6.667       5.899      SLICE_X74Y97     nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_8atmm_fifo/ram/M_reg_0_7_36_41/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         6.667       5.899      SLICE_X74Y97     nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_8atmm_fifo/ram/M_reg_0_7_36_41/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         6.667       5.899      SLICE_X74Y97     nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_8atmm_fifo/ram/M_reg_0_7_36_41/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         6.667       5.899      SLICE_X74Y99     nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_8atmm_fifo/ram/M_reg_0_7_6_11/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         6.667       5.899      SLICE_X74Y99     nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_8atmm_fifo/ram/M_reg_0_7_6_11/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_nvsmall_clk_wiz_0_0
  To Clock:  clkfbout_nvsmall_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_nvsmall_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         10.000      8.592      BUFGCTRL_X0Y1    nvsmall_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y0  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y0  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_75Mhz_nvsmall_clk_wiz_0_0
  To Clock:  clk_75Mhz_nvsmall_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.719ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.347ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.719ns  (required time - arrival time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_75Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank22_ram0_rd_addr_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_75Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_75Mhz_nvsmall_clk_wiz_0_0 rise@13.333ns - clk_75Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.390ns  (logic 0.266ns (2.833%)  route 9.124ns (97.167%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 14.806 - 13.333 ) 
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_75Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=94518, routed)       1.402     1.404    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X57Y249        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y249        FDCE (Prop_fdce_C_Q)         0.223     1.627 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           0.260     1.887    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn
    SLICE_X57Y249                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/I0
    SLICE_X57Y249        LUT1 (Prop_lut1_I0_O)        0.043     1.930 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=16002, routed)       8.864    10.794    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank21_ram0_data_rd0_en_d2_reg_0
    SLICE_X130Y39        FDCE                                         f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank22_ram0_rd_addr_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_75Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.960    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.737    11.223 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.029    13.252    nvsmall_i/clk_wiz_0/inst/clk_75Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.335 r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=94518, routed)       1.471    14.806    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/core_clk
    SLICE_X130Y39        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank22_ram0_rd_addr_d1_reg[2]/C
                         clock pessimism              0.000    14.806    
                         clock uncertainty           -0.081    14.725    
    SLICE_X130Y39        FDCE (Recov_fdce_C_CLR)     -0.212    14.513    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank22_ram0_rd_addr_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.513    
                         arrival time                         -10.794    
  -------------------------------------------------------------------
                         slack                                  3.719    

Slack (MET) :             3.719ns  (required time - arrival time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_75Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank22_ram0_rd_addr_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_75Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_75Mhz_nvsmall_clk_wiz_0_0 rise@13.333ns - clk_75Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.390ns  (logic 0.266ns (2.833%)  route 9.124ns (97.167%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 14.806 - 13.333 ) 
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_75Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=94518, routed)       1.402     1.404    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X57Y249        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y249        FDCE (Prop_fdce_C_Q)         0.223     1.627 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           0.260     1.887    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn
    SLICE_X57Y249                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/I0
    SLICE_X57Y249        LUT1 (Prop_lut1_I0_O)        0.043     1.930 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=16002, routed)       8.864    10.794    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank21_ram0_data_rd0_en_d2_reg_0
    SLICE_X130Y39        FDCE                                         f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank22_ram0_rd_addr_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_75Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.960    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.737    11.223 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.029    13.252    nvsmall_i/clk_wiz_0/inst/clk_75Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.335 r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=94518, routed)       1.471    14.806    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/core_clk
    SLICE_X130Y39        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank22_ram0_rd_addr_d1_reg[4]/C
                         clock pessimism              0.000    14.806    
                         clock uncertainty           -0.081    14.725    
    SLICE_X130Y39        FDCE (Recov_fdce_C_CLR)     -0.212    14.513    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank22_ram0_rd_addr_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         14.513    
                         arrival time                         -10.794    
  -------------------------------------------------------------------
                         slack                                  3.719    

Slack (MET) :             3.719ns  (required time - arrival time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_75Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank22_ram0_rd_addr_d1_reg[6]/CLR
                            (recovery check against rising-edge clock clk_75Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_75Mhz_nvsmall_clk_wiz_0_0 rise@13.333ns - clk_75Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.390ns  (logic 0.266ns (2.833%)  route 9.124ns (97.167%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 14.806 - 13.333 ) 
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_75Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=94518, routed)       1.402     1.404    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X57Y249        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y249        FDCE (Prop_fdce_C_Q)         0.223     1.627 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           0.260     1.887    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn
    SLICE_X57Y249                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/I0
    SLICE_X57Y249        LUT1 (Prop_lut1_I0_O)        0.043     1.930 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=16002, routed)       8.864    10.794    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank21_ram0_data_rd0_en_d2_reg_0
    SLICE_X130Y39        FDCE                                         f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank22_ram0_rd_addr_d1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_75Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.960    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.737    11.223 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.029    13.252    nvsmall_i/clk_wiz_0/inst/clk_75Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.335 r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=94518, routed)       1.471    14.806    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/core_clk
    SLICE_X130Y39        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank22_ram0_rd_addr_d1_reg[6]/C
                         clock pessimism              0.000    14.806    
                         clock uncertainty           -0.081    14.725    
    SLICE_X130Y39        FDCE (Recov_fdce_C_CLR)     -0.212    14.513    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank22_ram0_rd_addr_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         14.513    
                         arrival time                         -10.794    
  -------------------------------------------------------------------
                         slack                                  3.719    

Slack (MET) :             3.719ns  (required time - arrival time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_75Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank22_ram0_rd_addr_d1_reg[7]/CLR
                            (recovery check against rising-edge clock clk_75Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_75Mhz_nvsmall_clk_wiz_0_0 rise@13.333ns - clk_75Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.390ns  (logic 0.266ns (2.833%)  route 9.124ns (97.167%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 14.806 - 13.333 ) 
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_75Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=94518, routed)       1.402     1.404    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X57Y249        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y249        FDCE (Prop_fdce_C_Q)         0.223     1.627 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           0.260     1.887    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn
    SLICE_X57Y249                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/I0
    SLICE_X57Y249        LUT1 (Prop_lut1_I0_O)        0.043     1.930 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=16002, routed)       8.864    10.794    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank21_ram0_data_rd0_en_d2_reg_0
    SLICE_X130Y39        FDCE                                         f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank22_ram0_rd_addr_d1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_75Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.960    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.737    11.223 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.029    13.252    nvsmall_i/clk_wiz_0/inst/clk_75Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.335 r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=94518, routed)       1.471    14.806    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/core_clk
    SLICE_X130Y39        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank22_ram0_rd_addr_d1_reg[7]/C
                         clock pessimism              0.000    14.806    
                         clock uncertainty           -0.081    14.725    
    SLICE_X130Y39        FDCE (Recov_fdce_C_CLR)     -0.212    14.513    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank22_ram0_rd_addr_d1_reg[7]
  -------------------------------------------------------------------
                         required time                         14.513    
                         arrival time                         -10.794    
  -------------------------------------------------------------------
                         slack                                  3.719    

Slack (MET) :             3.721ns  (required time - arrival time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_75Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank22_ram0_rd_addr_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_75Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_75Mhz_nvsmall_clk_wiz_0_0 rise@13.333ns - clk_75Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.388ns  (logic 0.266ns (2.833%)  route 9.122ns (97.167%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 14.806 - 13.333 ) 
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_75Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=94518, routed)       1.402     1.404    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X57Y249        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y249        FDCE (Prop_fdce_C_Q)         0.223     1.627 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           0.260     1.887    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn
    SLICE_X57Y249                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/I0
    SLICE_X57Y249        LUT1 (Prop_lut1_I0_O)        0.043     1.930 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=16002, routed)       8.862    10.792    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank21_ram0_data_rd0_en_d2_reg_0
    SLICE_X131Y39        FDCE                                         f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank22_ram0_rd_addr_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_75Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.960    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.737    11.223 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.029    13.252    nvsmall_i/clk_wiz_0/inst/clk_75Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.335 r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=94518, routed)       1.471    14.806    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/core_clk
    SLICE_X131Y39        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank22_ram0_rd_addr_d1_reg[0]/C
                         clock pessimism              0.000    14.806    
                         clock uncertainty           -0.081    14.725    
    SLICE_X131Y39        FDCE (Recov_fdce_C_CLR)     -0.212    14.513    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank22_ram0_rd_addr_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.513    
                         arrival time                         -10.792    
  -------------------------------------------------------------------
                         slack                                  3.721    

Slack (MET) :             3.721ns  (required time - arrival time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_75Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank22_ram0_rd_addr_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_75Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_75Mhz_nvsmall_clk_wiz_0_0 rise@13.333ns - clk_75Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.388ns  (logic 0.266ns (2.833%)  route 9.122ns (97.167%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 14.806 - 13.333 ) 
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_75Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=94518, routed)       1.402     1.404    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X57Y249        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y249        FDCE (Prop_fdce_C_Q)         0.223     1.627 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           0.260     1.887    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn
    SLICE_X57Y249                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/I0
    SLICE_X57Y249        LUT1 (Prop_lut1_I0_O)        0.043     1.930 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=16002, routed)       8.862    10.792    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank21_ram0_data_rd0_en_d2_reg_0
    SLICE_X131Y39        FDCE                                         f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank22_ram0_rd_addr_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_75Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.960    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.737    11.223 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.029    13.252    nvsmall_i/clk_wiz_0/inst/clk_75Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.335 r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=94518, routed)       1.471    14.806    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/core_clk
    SLICE_X131Y39        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank22_ram0_rd_addr_d1_reg[1]/C
                         clock pessimism              0.000    14.806    
                         clock uncertainty           -0.081    14.725    
    SLICE_X131Y39        FDCE (Recov_fdce_C_CLR)     -0.212    14.513    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank22_ram0_rd_addr_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.513    
                         arrival time                         -10.792    
  -------------------------------------------------------------------
                         slack                                  3.721    

Slack (MET) :             3.721ns  (required time - arrival time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_75Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank22_ram0_rd_addr_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_75Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_75Mhz_nvsmall_clk_wiz_0_0 rise@13.333ns - clk_75Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.388ns  (logic 0.266ns (2.833%)  route 9.122ns (97.167%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 14.806 - 13.333 ) 
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_75Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=94518, routed)       1.402     1.404    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X57Y249        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y249        FDCE (Prop_fdce_C_Q)         0.223     1.627 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           0.260     1.887    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn
    SLICE_X57Y249                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/I0
    SLICE_X57Y249        LUT1 (Prop_lut1_I0_O)        0.043     1.930 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=16002, routed)       8.862    10.792    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank21_ram0_data_rd0_en_d2_reg_0
    SLICE_X131Y39        FDCE                                         f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank22_ram0_rd_addr_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_75Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.960    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.737    11.223 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.029    13.252    nvsmall_i/clk_wiz_0/inst/clk_75Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.335 r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=94518, routed)       1.471    14.806    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/core_clk
    SLICE_X131Y39        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank22_ram0_rd_addr_d1_reg[3]/C
                         clock pessimism              0.000    14.806    
                         clock uncertainty           -0.081    14.725    
    SLICE_X131Y39        FDCE (Recov_fdce_C_CLR)     -0.212    14.513    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank22_ram0_rd_addr_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         14.513    
                         arrival time                         -10.792    
  -------------------------------------------------------------------
                         slack                                  3.721    

Slack (MET) :             3.721ns  (required time - arrival time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_75Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank22_ram0_rd_addr_d1_reg[5]/CLR
                            (recovery check against rising-edge clock clk_75Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_75Mhz_nvsmall_clk_wiz_0_0 rise@13.333ns - clk_75Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.388ns  (logic 0.266ns (2.833%)  route 9.122ns (97.167%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 14.806 - 13.333 ) 
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_75Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=94518, routed)       1.402     1.404    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X57Y249        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y249        FDCE (Prop_fdce_C_Q)         0.223     1.627 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           0.260     1.887    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn
    SLICE_X57Y249                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/I0
    SLICE_X57Y249        LUT1 (Prop_lut1_I0_O)        0.043     1.930 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=16002, routed)       8.862    10.792    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank21_ram0_data_rd0_en_d2_reg_0
    SLICE_X131Y39        FDCE                                         f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank22_ram0_rd_addr_d1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_75Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.960    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.737    11.223 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.029    13.252    nvsmall_i/clk_wiz_0/inst/clk_75Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.335 r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=94518, routed)       1.471    14.806    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/core_clk
    SLICE_X131Y39        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank22_ram0_rd_addr_d1_reg[5]/C
                         clock pessimism              0.000    14.806    
                         clock uncertainty           -0.081    14.725    
    SLICE_X131Y39        FDCE (Recov_fdce_C_CLR)     -0.212    14.513    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank22_ram0_rd_addr_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         14.513    
                         arrival time                         -10.792    
  -------------------------------------------------------------------
                         slack                                  3.721    

Slack (MET) :             3.760ns  (required time - arrival time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_75Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank22_ram0_wr_addr_d2_reg[0]/CLR
                            (recovery check against rising-edge clock clk_75Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_75Mhz_nvsmall_clk_wiz_0_0 rise@13.333ns - clk_75Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.350ns  (logic 0.266ns (2.845%)  route 9.084ns (97.155%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 14.807 - 13.333 ) 
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_75Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=94518, routed)       1.402     1.404    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X57Y249        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y249        FDCE (Prop_fdce_C_Q)         0.223     1.627 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           0.260     1.887    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn
    SLICE_X57Y249                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/I0
    SLICE_X57Y249        LUT1 (Prop_lut1_I0_O)        0.043     1.930 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=16002, routed)       8.824    10.754    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank21_ram0_data_rd0_en_d2_reg_0
    SLICE_X130Y41        FDCE                                         f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank22_ram0_wr_addr_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_75Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.960    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.737    11.223 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.029    13.252    nvsmall_i/clk_wiz_0/inst/clk_75Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.335 r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=94518, routed)       1.472    14.807    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/core_clk
    SLICE_X130Y41        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank22_ram0_wr_addr_d2_reg[0]/C
                         clock pessimism              0.000    14.807    
                         clock uncertainty           -0.081    14.726    
    SLICE_X130Y41        FDCE (Recov_fdce_C_CLR)     -0.212    14.514    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank22_ram0_wr_addr_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                         -10.754    
  -------------------------------------------------------------------
                         slack                                  3.760    

Slack (MET) :             3.760ns  (required time - arrival time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_75Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank22_ram0_wr_addr_d2_reg[1]/CLR
                            (recovery check against rising-edge clock clk_75Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_75Mhz_nvsmall_clk_wiz_0_0 rise@13.333ns - clk_75Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.350ns  (logic 0.266ns (2.845%)  route 9.084ns (97.155%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 14.807 - 13.333 ) 
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_75Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=94518, routed)       1.402     1.404    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X57Y249        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y249        FDCE (Prop_fdce_C_Q)         0.223     1.627 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           0.260     1.887    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn
    SLICE_X57Y249                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/I0
    SLICE_X57Y249        LUT1 (Prop_lut1_I0_O)        0.043     1.930 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=16002, routed)       8.824    10.754    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank21_ram0_data_rd0_en_d2_reg_0
    SLICE_X130Y41        FDCE                                         f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank22_ram0_wr_addr_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_75Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.960    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.737    11.223 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.029    13.252    nvsmall_i/clk_wiz_0/inst/clk_75Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.335 r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=94518, routed)       1.472    14.807    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/core_clk
    SLICE_X130Y41        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank22_ram0_wr_addr_d2_reg[1]/C
                         clock pessimism              0.000    14.807    
                         clock uncertainty           -0.081    14.726    
    SLICE_X130Y41        FDCE (Recov_fdce_C_CLR)     -0.212    14.514    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank22_ram0_wr_addr_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                         -10.754    
  -------------------------------------------------------------------
                         slack                                  3.760    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_75Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_data_reg[0]/CLR
                            (removal check against rising-edge clock clk_75Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns - clk_75Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.128ns (22.293%)  route 0.446ns (77.707%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.950ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_75Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=94518, routed)       0.624     0.626    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/csb_clk
    SLICE_X57Y249        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y249        FDCE (Prop_fdce_C_Q)         0.100     0.726 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           0.157     0.883    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_
    SLICE_X57Y249                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_i_1/I0
    SLICE_X57Y249        LUT1 (Prop_lut1_I0_O)        0.028     0.911 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_i_1/O
                         net (fo=73, routed)          0.289     1.200    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/gray_reg[0]
    SLICE_X57Y258        FDCE                                         f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_75Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_75Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=94518, routed)       0.948     0.950    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/csb_clk
    SLICE_X57Y258        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_data_reg[0]/C
                         clock pessimism             -0.028     0.922    
    SLICE_X57Y258        FDCE (Remov_fdce_C_CLR)     -0.069     0.853    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_75Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_data_reg[13]/CLR
                            (removal check against rising-edge clock clk_75Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns - clk_75Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.128ns (22.293%)  route 0.446ns (77.707%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.950ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_75Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=94518, routed)       0.624     0.626    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/csb_clk
    SLICE_X57Y249        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y249        FDCE (Prop_fdce_C_Q)         0.100     0.726 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           0.157     0.883    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_
    SLICE_X57Y249                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_i_1/I0
    SLICE_X57Y249        LUT1 (Prop_lut1_I0_O)        0.028     0.911 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_i_1/O
                         net (fo=73, routed)          0.289     1.200    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/gray_reg[0]
    SLICE_X57Y258        FDCE                                         f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_data_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_75Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_75Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=94518, routed)       0.948     0.950    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/csb_clk
    SLICE_X57Y258        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_data_reg[13]/C
                         clock pessimism             -0.028     0.922    
    SLICE_X57Y258        FDCE (Remov_fdce_C_CLR)     -0.069     0.853    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_data_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_75Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_data_reg[16]/CLR
                            (removal check against rising-edge clock clk_75Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns - clk_75Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.128ns (22.293%)  route 0.446ns (77.707%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.950ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_75Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=94518, routed)       0.624     0.626    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/csb_clk
    SLICE_X57Y249        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y249        FDCE (Prop_fdce_C_Q)         0.100     0.726 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           0.157     0.883    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_
    SLICE_X57Y249                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_i_1/I0
    SLICE_X57Y249        LUT1 (Prop_lut1_I0_O)        0.028     0.911 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_i_1/O
                         net (fo=73, routed)          0.289     1.200    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/gray_reg[0]
    SLICE_X57Y258        FDCE                                         f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_data_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_75Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_75Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=94518, routed)       0.948     0.950    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/csb_clk
    SLICE_X57Y258        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_data_reg[16]/C
                         clock pessimism             -0.028     0.922    
    SLICE_X57Y258        FDCE (Remov_fdce_C_CLR)     -0.069     0.853    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_data_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_75Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_data_reg[19]/CLR
                            (removal check against rising-edge clock clk_75Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns - clk_75Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.128ns (22.293%)  route 0.446ns (77.707%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.950ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_75Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=94518, routed)       0.624     0.626    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/csb_clk
    SLICE_X57Y249        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y249        FDCE (Prop_fdce_C_Q)         0.100     0.726 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           0.157     0.883    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_
    SLICE_X57Y249                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_i_1/I0
    SLICE_X57Y249        LUT1 (Prop_lut1_I0_O)        0.028     0.911 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_i_1/O
                         net (fo=73, routed)          0.289     1.200    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/gray_reg[0]
    SLICE_X57Y258        FDCE                                         f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_data_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_75Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_75Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=94518, routed)       0.948     0.950    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/csb_clk
    SLICE_X57Y258        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_data_reg[19]/C
                         clock pessimism             -0.028     0.922    
    SLICE_X57Y258        FDCE (Remov_fdce_C_CLR)     -0.069     0.853    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_data_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_75Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_data_reg[31]/CLR
                            (removal check against rising-edge clock clk_75Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns - clk_75Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.128ns (22.293%)  route 0.446ns (77.707%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.950ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_75Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=94518, routed)       0.624     0.626    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/csb_clk
    SLICE_X57Y249        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y249        FDCE (Prop_fdce_C_Q)         0.100     0.726 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           0.157     0.883    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_
    SLICE_X57Y249                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_i_1/I0
    SLICE_X57Y249        LUT1 (Prop_lut1_I0_O)        0.028     0.911 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_i_1/O
                         net (fo=73, routed)          0.289     1.200    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/gray_reg[0]
    SLICE_X57Y258        FDCE                                         f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_data_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_75Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_75Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=94518, routed)       0.948     0.950    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/csb_clk
    SLICE_X57Y258        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_data_reg[31]/C
                         clock pessimism             -0.028     0.922    
    SLICE_X57Y258        FDCE (Remov_fdce_C_CLR)     -0.069     0.853    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_data_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_75Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_data_reg[3]/CLR
                            (removal check against rising-edge clock clk_75Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns - clk_75Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.128ns (22.293%)  route 0.446ns (77.707%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.950ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_75Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=94518, routed)       0.624     0.626    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/csb_clk
    SLICE_X57Y249        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y249        FDCE (Prop_fdce_C_Q)         0.100     0.726 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           0.157     0.883    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_
    SLICE_X57Y249                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_i_1/I0
    SLICE_X57Y249        LUT1 (Prop_lut1_I0_O)        0.028     0.911 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_i_1/O
                         net (fo=73, routed)          0.289     1.200    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/gray_reg[0]
    SLICE_X57Y258        FDCE                                         f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_75Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_75Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=94518, routed)       0.948     0.950    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/csb_clk
    SLICE_X57Y258        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_data_reg[3]/C
                         clock pessimism             -0.028     0.922    
    SLICE_X57Y258        FDCE (Remov_fdce_C_CLR)     -0.069     0.853    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_75Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_data_reg[5]/CLR
                            (removal check against rising-edge clock clk_75Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns - clk_75Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.128ns (22.293%)  route 0.446ns (77.707%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.950ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_75Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=94518, routed)       0.624     0.626    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/csb_clk
    SLICE_X57Y249        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y249        FDCE (Prop_fdce_C_Q)         0.100     0.726 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           0.157     0.883    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_
    SLICE_X57Y249                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_i_1/I0
    SLICE_X57Y249        LUT1 (Prop_lut1_I0_O)        0.028     0.911 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_i_1/O
                         net (fo=73, routed)          0.289     1.200    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/gray_reg[0]
    SLICE_X57Y258        FDCE                                         f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_75Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_75Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=94518, routed)       0.948     0.950    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/csb_clk
    SLICE_X57Y258        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_data_reg[5]/C
                         clock pessimism             -0.028     0.922    
    SLICE_X57Y258        FDCE (Remov_fdce_C_CLR)     -0.069     0.853    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_75Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_data_reg[9]/CLR
                            (removal check against rising-edge clock clk_75Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns - clk_75Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.128ns (22.293%)  route 0.446ns (77.707%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.950ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_75Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=94518, routed)       0.624     0.626    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/csb_clk
    SLICE_X57Y249        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y249        FDCE (Prop_fdce_C_Q)         0.100     0.726 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           0.157     0.883    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_
    SLICE_X57Y249                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_i_1/I0
    SLICE_X57Y249        LUT1 (Prop_lut1_I0_O)        0.028     0.911 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_i_1/O
                         net (fo=73, routed)          0.289     1.200    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/gray_reg[0]
    SLICE_X57Y258        FDCE                                         f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_data_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_75Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_75Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=94518, routed)       0.948     0.950    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/csb_clk
    SLICE_X57Y258        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_data_reg[9]/C
                         clock pessimism             -0.028     0.922    
    SLICE_X57Y258        FDCE (Remov_fdce_C_CLR)     -0.069     0.853    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_data_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_75Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_data_reg[11]/CLR
                            (removal check against rising-edge clock clk_75Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns - clk_75Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.128ns (22.212%)  route 0.448ns (77.788%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.950ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_75Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=94518, routed)       0.624     0.626    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/csb_clk
    SLICE_X57Y249        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y249        FDCE (Prop_fdce_C_Q)         0.100     0.726 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           0.157     0.883    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_
    SLICE_X57Y249                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_i_1/I0
    SLICE_X57Y249        LUT1 (Prop_lut1_I0_O)        0.028     0.911 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_i_1/O
                         net (fo=73, routed)          0.292     1.202    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/gray_reg[0]
    SLICE_X56Y258        FDCE                                         f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_data_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_75Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_75Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=94518, routed)       0.948     0.950    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/csb_clk
    SLICE_X56Y258        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_data_reg[11]/C
                         clock pessimism             -0.028     0.922    
    SLICE_X56Y258        FDCE (Remov_fdce_C_CLR)     -0.069     0.853    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_data_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_75Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_data_reg[17]/CLR
                            (removal check against rising-edge clock clk_75Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns - clk_75Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.128ns (22.212%)  route 0.448ns (77.788%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.950ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_75Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=94518, routed)       0.624     0.626    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/csb_clk
    SLICE_X57Y249        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y249        FDCE (Prop_fdce_C_Q)         0.100     0.726 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           0.157     0.883    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_
    SLICE_X57Y249                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_i_1/I0
    SLICE_X57Y249        LUT1 (Prop_lut1_I0_O)        0.028     0.911 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_i_1/O
                         net (fo=73, routed)          0.292     1.202    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/gray_reg[0]
    SLICE_X56Y258        FDCE                                         f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_data_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_75Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_75Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=94518, routed)       0.948     0.950    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/csb_clk
    SLICE_X56Y258        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_data_reg[17]/C
                         clock pessimism             -0.028     0.922    
    SLICE_X56Y258        FDCE (Remov_fdce_C_CLR)     -0.069     0.853    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_data_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.349    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_75Mhz_nvsmall_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nvsmall_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            nvsmall_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_75Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.715ns  (logic 0.043ns (2.507%)  route 1.672ns (97.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  nvsmall_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=2, routed)           1.167     1.167    nvsmall_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X34Y309                                                     f  nvsmall_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/I0
    SLICE_X34Y309        LUT1 (Prop_lut1_I0_O)        0.043     1.210 r  nvsmall_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.505     1.715    nvsmall_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X41Y313        FDRE                                         r  nvsmall_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627     1.627    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.737    -2.110 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.029    -0.081    nvsmall_i/clk_wiz_0/inst/clk_75Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=94518, routed)       1.494     1.496    nvsmall_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X41Y313        FDRE                                         r  nvsmall_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nvsmall_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            nvsmall_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_75Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.936ns  (logic 0.028ns (2.991%)  route 0.908ns (97.009%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  nvsmall_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=2, routed)           0.640     0.640    nvsmall_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X34Y309                                                     f  nvsmall_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/I0
    SLICE_X34Y309        LUT1 (Prop_lut1_I0_O)        0.028     0.668 r  nvsmall_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.268     0.936    nvsmall_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X41Y313        FDRE                                         r  nvsmall_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_75Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=94518, routed)       1.052     1.054    nvsmall_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X41Y313        FDRE                                         r  nvsmall_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_75Mhz_nvsmall_clk_wiz_0_0
  To Clock:  clk_75Mhz_nvsmall_clk_wiz_0_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nvsmall_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_75Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nvsmall_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_75Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.328ns  (logic 0.266ns (11.428%)  route 2.062ns (88.572%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.365ns
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_75Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=94518, routed)       1.717     1.719    nvsmall_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y319        FDRE                                         r  nvsmall_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y319        FDRE (Prop_fdre_C_Q)         0.223     1.942 f  nvsmall_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           2.062     4.004    nvsmall_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X55Y258                                                     f  nvsmall_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/I0
    SLICE_X55Y258        LUT1 (Prop_lut1_I0_O)        0.043     4.047 r  nvsmall_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     4.047    nvsmall_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X55Y258        FDRE                                         r  nvsmall_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627     1.627    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.737    -2.110 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.029    -0.081    nvsmall_i/clk_wiz_0/inst/clk_75Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=94518, routed)       1.363     1.365    nvsmall_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X55Y258        FDRE                                         r  nvsmall_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 nvsmall_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_75Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nvsmall_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_75Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.728ns  (logic 0.266ns (36.528%)  route 0.462ns (63.472%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_75Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=94518, routed)       1.717     1.719    nvsmall_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y319        FDRE                                         r  nvsmall_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y319        FDRE (Prop_fdre_C_Q)         0.223     1.942 f  nvsmall_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.462     2.404    nvsmall_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X46Y315                                                     f  nvsmall_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/I0
    SLICE_X46Y315        LUT1 (Prop_lut1_I0_O)        0.043     2.447 r  nvsmall_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.447    nvsmall_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X46Y315        FDRE                                         r  nvsmall_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627     1.627    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.737    -2.110 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.029    -0.081    nvsmall_i/clk_wiz_0/inst/clk_75Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=94518, routed)       1.492     1.494    nvsmall_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X46Y315        FDRE                                         r  nvsmall_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nvsmall_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_75Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nvsmall_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_75Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.363ns  (logic 0.128ns (35.241%)  route 0.235ns (64.759%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.053ns
    Source Clock Delay      (SCD):    0.785ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_75Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=94518, routed)       0.783     0.785    nvsmall_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y319        FDRE                                         r  nvsmall_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y319        FDRE (Prop_fdre_C_Q)         0.100     0.885 f  nvsmall_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.235     1.120    nvsmall_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X46Y315                                                     f  nvsmall_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/I0
    SLICE_X46Y315        LUT1 (Prop_lut1_I0_O)        0.028     1.148 r  nvsmall_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.148    nvsmall_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X46Y315        FDRE                                         r  nvsmall_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_75Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=94518, routed)       1.051     1.053    nvsmall_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X46Y315        FDRE                                         r  nvsmall_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 nvsmall_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_75Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nvsmall_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_75Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.224ns  (logic 0.128ns (10.461%)  route 1.096ns (89.539%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.954ns
    Source Clock Delay      (SCD):    0.785ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_75Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=94518, routed)       0.783     0.785    nvsmall_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y319        FDRE                                         r  nvsmall_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y319        FDRE (Prop_fdre_C_Q)         0.100     0.885 f  nvsmall_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           1.096     1.981    nvsmall_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X55Y258                                                     f  nvsmall_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/I0
    SLICE_X55Y258        LUT1 (Prop_lut1_I0_O)        0.028     2.009 r  nvsmall_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.009    nvsmall_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X55Y258        FDRE                                         r  nvsmall_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_75Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=94518, routed)       0.952     0.954    nvsmall_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X55Y258        FDRE                                         r  nvsmall_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_nvsmall_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_nvsmall_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.040ns  (logic 0.093ns (2.302%)  route 3.947ns (97.698%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_nvsmall_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 f  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     6.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   f  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -4.040     2.747 f  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.162     4.909    nvsmall_i/clk_wiz_0/inst/clkfbout_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y1                                                     f  nvsmall_i/clk_wiz_0/inst/clkf_buf/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.002 f  nvsmall_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.785     6.787    nvsmall_i/clk_wiz_0/inst/clkfbout_buf_nvsmall_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_nvsmall_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.700ns  (logic 0.026ns (1.529%)  route 1.674ns (98.471%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clkfbout_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y1                                                     r  nvsmall_i/clk_wiz_0/inst/clkf_buf/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.720     0.722    nvsmall_i/clk_wiz_0/inst/clkfbout_buf_nvsmall_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





