
---------- Begin Simulation Statistics ----------
final_tick                                98088536500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 359182                       # Simulator instruction rate (inst/s)
host_mem_usage                                 687208                       # Number of bytes of host memory used
host_op_rate                                   359887                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   278.41                       # Real time elapsed on the host
host_tick_rate                              352316405                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.098089                       # Number of seconds simulated
sim_ticks                                 98088536500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.708525                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2093542                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2099662                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81339                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3725336                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                292                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             791                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              499                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4475037                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65320                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.961771                       # CPI: cycles per instruction
system.cpu.discardedOps                        190516                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42606824                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43399532                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         10999354                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        62758164                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.509744                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        196177073                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       133418909                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       427752                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        872702                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          125                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            9                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       826890                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1953                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1656648                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1962                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  98088536500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             180925                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       289638                       # Transaction distribution
system.membus.trans_dist::CleanEvict           138106                       # Transaction distribution
system.membus.trans_dist::ReadExReq            264033                       # Transaction distribution
system.membus.trans_dist::ReadExResp           264033                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        180925                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1317660                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1317660                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     23507072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                23507072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            444958                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  444958    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              444958                       # Request fanout histogram
system.membus.respLayer1.occupancy         1513356750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1558840000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.6                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  98088536500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            484599                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       960833                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          345                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          295240                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           345146                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          345145                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1168                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       483431                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           15                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           15                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2681                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2483726                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2486407                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        48416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     47992672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               48041088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          429530                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9268416                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1259290                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001666                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.040958                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1257201     99.83%     99.83% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2080      0.17%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      9      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1259290                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1164094000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         828584997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1168000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  98088536500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   70                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               384713                       # number of demand (read+write) hits
system.l2.demand_hits::total                   384783                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  70                       # number of overall hits
system.l2.overall_hits::.cpu.data              384713                       # number of overall hits
system.l2.overall_hits::total                  384783                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1098                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             443864                       # number of demand (read+write) misses
system.l2.demand_misses::total                 444962                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1098                       # number of overall misses
system.l2.overall_misses::.cpu.data            443864                       # number of overall misses
system.l2.overall_misses::total                444962                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     84748500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  37417992500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      37502741000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     84748500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  37417992500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     37502741000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1168                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           828577                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               829745                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1168                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          828577                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              829745                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.940068                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.535694                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.536264                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.940068                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.535694                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.536264                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77184.426230                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 84300.579682                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84283.019674                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77184.426230                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 84300.579682                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84283.019674                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              289638                       # number of writebacks
system.l2.writebacks::total                    289638                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1098                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        443861                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            444959                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1098                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       443861                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           444959                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     73768500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  32979195500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  33052964000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     73768500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  32979195500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  33052964000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.940068                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.535691                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.536260                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.940068                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.535691                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.536260                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67184.426230                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 74300.728156                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74283.167663                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67184.426230                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 74300.728156                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74283.167663                       # average overall mshr miss latency
system.l2.replacements                         429530                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       671195                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           671195                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       671195                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       671195                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          338                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              338                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          338                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          338                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          176                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           176                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             81112                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 81112                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          264034                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              264034                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  22713766000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   22713766000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        345146                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            345146                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.764992                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.764992                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 86025.913329                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86025.913329                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       264034                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         264034                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  20073436000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  20073436000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.764992                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.764992                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 76025.951203                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76025.951203                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             70                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 70                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1098                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1098                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     84748500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     84748500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1168                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1168                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.940068                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.940068                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77184.426230                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77184.426230                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1098                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1098                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     73768500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     73768500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.940068                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.940068                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67184.426230                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67184.426230                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        303601                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            303601                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       179830                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          179830                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  14704226500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  14704226500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       483431                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        483431                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.371987                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.371987                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 81767.371962                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81767.371962                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       179827                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       179827                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  12905759500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  12905759500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.371981                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.371981                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71767.640566                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71767.640566                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data            15                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                15                       # number of InvalidateReq hits
system.l2.InvalidateReq_accesses::.cpu.data           15                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            15                       # number of InvalidateReq accesses(hits+misses)
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  98088536500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16056.351151                       # Cycle average of tags in use
system.l2.tags.total_refs                     1656343                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    445929                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.714365                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      49.217040                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        45.811996                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15961.322115                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002796                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.974202                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.980002                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          146                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          498                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4317                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        11099                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          324                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7072021                       # Number of tag accesses
system.l2.tags.data_accesses                  7072021                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  98088536500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          35136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       14203520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14238656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        35136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         35136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      9268416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9268416                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1098                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          443860                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              444958                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       289638                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             289638                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            358207                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         144803058                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             145161265                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       358207                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           358207                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       94490308                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             94490308                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       94490308                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           358207                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        144803058                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            239651572                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    240272.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1098.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    443556.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001781240500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        14245                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        14245                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1188231                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             226296                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      444958                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     289638                       # Number of write requests accepted
system.mem_ctrls.readBursts                    444958                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   289638                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    304                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 49366                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             28540                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             28299                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             28186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             27956                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             28611                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             28234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             26877                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             27623                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             27628                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             27473                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            26958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            26801                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            27874                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            28206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            27462                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            27926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             15239                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             14961                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             14926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             15126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             15724                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             14293                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             14818                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             14965                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             14976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            14676                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            14595                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            15171                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            15194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            14453                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            14990                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6376008000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2223270000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14713270500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14339.26                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33089.26                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   273542                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  118127                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 61.52                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                49.16                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                444958                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5               289638                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  363926                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   80570                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     130                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  13264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  14383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  14533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  14390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  14368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  14386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  14446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  14430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  14354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  14373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  14374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  14367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  14276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  14259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  14245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       293222                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    149.487283                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    94.961702                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   218.112484                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       213771     72.90%     72.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        42383     14.45%     87.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7723      2.63%     89.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3464      1.18%     91.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        10246      3.49%     94.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1323      0.45%     95.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1226      0.42%     95.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1733      0.59%     96.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        11353      3.87%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       293222                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        14245                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      31.214391                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.829490                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     38.417657                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          11921     83.69%     83.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127         2193     15.39%     99.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           26      0.18%     99.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           57      0.40%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           10      0.07%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            4      0.03%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            2      0.01%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            1      0.01%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575           27      0.19%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-1983            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         14245                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        14245                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.865497                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.832101                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.073679                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             8392     58.91%     58.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              244      1.71%     60.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4778     33.54%     94.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              797      5.59%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               32      0.22%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         14245                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               28457856                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   19456                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                15375936                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14238656                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9268416                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       290.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       156.76                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    145.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     94.49                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.49                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.27                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.22                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   98088516000                       # Total gap between requests
system.mem_ctrls.avgGap                     133527.16                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        35136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     14193792                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7687968                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 358206.995982654917                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 144703881.885321021080                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 78377843.877811342478                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1098                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       443860                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       289638                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     28832500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  14684438000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2357828489000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26259.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33083.49                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8140604.79                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    57.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1036549500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            550908765                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1573141920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          621284400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     7742620080.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      31636646160                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      11024612160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        54185762985                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        552.416877                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  28306797000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3275220000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  66506519500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1057141260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            561868725                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1601687640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          632815380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     7742620080.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      32281122930                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      10481894880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        54359150895                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        554.184544                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  26899625250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3275220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  67913691250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     98088536500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  98088536500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     13343082                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         13343082                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     13343082                       # number of overall hits
system.cpu.icache.overall_hits::total        13343082                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1168                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1168                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1168                       # number of overall misses
system.cpu.icache.overall_misses::total          1168                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     88427000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     88427000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     88427000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     88427000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     13344250                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     13344250                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     13344250                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     13344250                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000088                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000088                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000088                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000088                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 75708.047945                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75708.047945                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 75708.047945                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75708.047945                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          345                       # number of writebacks
system.cpu.icache.writebacks::total               345                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1168                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1168                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1168                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1168                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     87259000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     87259000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     87259000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     87259000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000088                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000088                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000088                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000088                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 74708.047945                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 74708.047945                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 74708.047945                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 74708.047945                       # average overall mshr miss latency
system.cpu.icache.replacements                    345                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     13343082                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        13343082                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1168                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1168                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     88427000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     88427000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     13344250                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     13344250                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000088                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000088                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 75708.047945                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75708.047945                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1168                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1168                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     87259000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     87259000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000088                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000088                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 74708.047945                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 74708.047945                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  98088536500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           625.651039                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            13344250                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1168                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          11424.871575                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   625.651039                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.610987                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.610987                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          823                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          215                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          608                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.803711                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          26689668                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         26689668                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  98088536500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  98088536500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  98088536500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51162679                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51162679                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51163095                       # number of overall hits
system.cpu.dcache.overall_hits::total        51163095                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       944414                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         944414                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       952416                       # number of overall misses
system.cpu.dcache.overall_misses::total        952416                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  48756002500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  48756002500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  48756002500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  48756002500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52107093                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52107093                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52115511                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52115511                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.018124                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.018124                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.018275                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.018275                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 51625.666816                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 51625.666816                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 51191.918762                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 51191.918762                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         5763                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                78                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    73.884615                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       671195                       # number of writebacks
system.cpu.dcache.writebacks::total            671195                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       123825                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       123825                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       123825                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       123825                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       820589                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       820589                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       828591                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       828591                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  42094222500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  42094222500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  42702274499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  42702274499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015748                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015748                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015899                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015899                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 51297.571013                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 51297.571013                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 51536.010528                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 51536.010528                       # average overall mshr miss latency
system.cpu.dcache.replacements                 826543                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40677636                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40677636                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       479339                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        479339                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  18799214000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  18799214000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41156975                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41156975                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.011647                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.011647                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 39219.037049                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 39219.037049                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3911                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3911                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       475428                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       475428                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  18010054000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  18010054000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.011552                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011552                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 37881.769690                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 37881.769690                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10485043                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10485043                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       465075                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       465075                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  29956788500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  29956788500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950118                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950118                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.042472                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.042472                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 64412.811912                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 64412.811912                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       119914                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       119914                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       345161                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       345161                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  24084168500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  24084168500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.031521                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031521                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69776.621635                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69776.621635                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          416                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           416                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         8002                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         8002                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.950582                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.950582                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         8002                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         8002                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    608051999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    608051999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.950582                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.950582                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 75987.502999                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 75987.502999                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           37                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           37                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        72500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        72500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.026316                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.026316                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        72500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        72500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        71500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        71500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.026316                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.026316                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        71500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        71500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  98088536500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2017.741632                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            51991761                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            828591                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             62.747195                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2017.741632                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.985225                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.985225                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          177                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          443                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1358                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           69                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         105059765                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        105059765                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  98088536500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  98088536500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
