Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Wed Dec  4 05:21:26 2024
| Host         : eecs-digital-02 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.713ns  (required time - arrival time)
  Source:                 draw_characters/character_pallete/BRAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            tmds_green/tmds_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_clk_wiz_0 rise@13.468ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.312ns  (logic 2.476ns (26.589%)  route 6.836ns (73.411%))
  Logic Levels:           7  (LUT3=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 11.916 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.994ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233     2.673    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.025    -4.352 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.666    -2.686    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.590 r  mhdmicw/clkout1_buf/O
                         net (fo=236, estimated)      1.595    -0.994    draw_characters/character_pallete/clk_pixel
    RAMB18_X0Y8          RAMB18E1                                     r  draw_characters/character_pallete/BRAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      0.882    -0.112 r  draw_characters/character_pallete/BRAM_reg/DOADO[9]
                         net (fo=9, estimated)        1.423     1.311    draw_characters/character_pallete/ram_data_0[9]
    SLICE_X4Y18          LUT4 (Prop_lut4_I2_O)        0.152     1.463 r  draw_characters/character_pallete/tmds_out[7]_i_9/O
                         net (fo=2, estimated)        1.013     2.476    draw_characters/character_pallete/tmds_out[7]_i_9_n_0
    SLICE_X4Y18          LUT6 (Prop_lut6_I0_O)        0.326     2.802 r  draw_characters/character_pallete/tmds_out[1]_i_2__1/O
                         net (fo=21, estimated)       1.156     3.958    draw_characters/character_pallete/BRAM_reg_0
    SLICE_X2Y20          LUT5 (Prop_lut5_I0_O)        0.153     4.111 r  draw_characters/character_pallete/tally[1]_i_7/O
                         net (fo=13, estimated)       0.689     4.800    draw_characters/character_pallete/tally[1]_i_7_n_0
    SLICE_X1Y19          LUT4 (Prop_lut4_I3_O)        0.360     5.160 r  draw_characters/character_pallete/tally[4]_i_11__0/O
                         net (fo=1, estimated)        0.612     5.772    tmds_green/tmds_out_reg[3]_2
    SLICE_X0Y19          LUT6 (Prop_lut6_I0_O)        0.327     6.099 r  tmds_green/tally[4]_i_3__0/O
                         net (fo=8, estimated)        0.446     6.545    tmds_green/tally_reg[2]_1
    SLICE_X1Y20          LUT3 (Prop_lut3_I0_O)        0.124     6.669 r  tmds_green/tmds_out[7]_i_3/O
                         net (fo=6, estimated)        0.974     7.643    mvg/tmds_out_reg[4]
    SLICE_X3Y20          LUT4 (Prop_lut4_I3_O)        0.152     7.795 r  mvg/tmds_out[7]_i_1/O
                         net (fo=1, estimated)        0.523     8.318    tmds_green/tmds_out_reg[7]_0[1]
    SLICE_X0Y20          FDRE                                         r  tmds_green/tmds_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171    16.010    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.279     8.731 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.583    10.314    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.405 r  mhdmicw/clkout1_buf/O
                         net (fo=236, estimated)      1.511    11.916    tmds_green/clk_pixel
    SLICE_X0Y20          FDRE                                         r  tmds_green/tmds_out_reg[7]/C
                         clock pessimism              0.553    12.468    
                         clock uncertainty           -0.168    12.300    
    SLICE_X0Y20          FDRE (Setup_fdre_C_D)       -0.269    12.031    tmds_green/tmds_out_reg[7]
  -------------------------------------------------------------------
                         required time                         12.031    
                         arrival time                          -8.318    
  -------------------------------------------------------------------
                         slack                                  3.713    




