// Seed: 1768717791
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout supply0 id_3;
  input wire id_2;
  inout wire id_1;
  assign id_3 = -1;
endmodule
module module_1 (
    id_1,
    id_2#(
        .id_3(1),
        .id_4(-1),
        .id_5(1 & (1)),
        .id_6(1 ? 1 == 1 : 1),
        .id_7(-1'd0)
    ),
    id_8,
    id_9,
    id_10
);
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  module_0 modCall_1 (
      id_10,
      id_8,
      id_10,
      id_9
  );
  output supply0 id_1;
  assign id_1 = -1;
endmodule
