INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vy/university/formal/N3 - HK2/Project 1/Code/Code/test_AXI4/test_AXI4.srcs/sources_1/new/AXI_MASTER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_MASTER
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vy/university/formal/N3 - HK2/Project 1/Code/Code/test_AXI4/test_AXI4.srcs/sources_1/new/AXI_SLAVE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_SLAVE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vy/university/formal/N3 - HK2/Project 1/Code/Code/test_AXI4/test_AXI4.srcs/sources_1/new/read_address.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_address
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vy/university/formal/N3 - HK2/Project 1/Code/Code/test_AXI4/test_AXI4.srcs/sources_1/new/read_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vy/university/formal/N3 - HK2/Project 1/Code/Code/test_AXI4/test_AXI4.srcs/sources_1/new/read_data_address.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_data_address
WARNING: [VRFC 10-8956] extra semicolon is not allowed here in this dialect; use SystemVerilog mode instead [D:/Vy/university/formal/N3 - HK2/Project 1/Code/Code/test_AXI4/test_AXI4.srcs/sources_1/new/read_data_address.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vy/university/formal/N3 - HK2/Project 1/Code/Code/test_AXI4/test_AXI4.srcs/sources_1/new/write_address.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_address
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vy/university/formal/N3 - HK2/Project 1/Code/Code/test_AXI4/test_AXI4.srcs/sources_1/new/write_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vy/university/formal/N3 - HK2/Project 1/Code/Code/test_AXI4/test_AXI4.srcs/sources_1/new/write_data_address.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_data_address
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vy/university/formal/N3 - HK2/Project 1/Code/Code/test_AXI4/test_AXI4.srcs/sources_1/new/write_resp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_response
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vy/university/formal/N3 - HK2/Project 1/Code/Code/test_AXI4/test_AXI4.srcs/sim_1/new/tb_AXI_SYSTEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_axi_system
