#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Jan  4 15:33:51 2025
# Process ID: 20928
# Current directory: C:/Users/Administrator/Desktop/UART_TX/UART_TX
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21956 C:\Users\Administrator\Desktop\UART_TX\UART_TX\UART_TX.xpr
# Log file: C:/Users/Administrator/Desktop/UART_TX/UART_TX/vivado.log
# Journal file: C:/Users/Administrator/Desktop/UART_TX/UART_TX\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Administrator/Desktop/UART_TX/UART_TX/UART_TX.xpr
INFO: [Project 1-313] Project file moved from 'C:/UART_TX/UART_TX' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/883210A5A5322
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/UART_TX/UART_TX/UART_TX.runs/impl_1/top.bit} [get_hw_devices xc7s6_0]
current_hw_device [get_hw_devices xc7s6_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s6_0] 0]
INFO: [Labtools 27-1434] Device xc7s6 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -norecurse C:/Users/Administrator/Desktop/UART_TX/uart_rx.v
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 14
[Sat Jan  4 16:01:44 2025] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/UART_TX/UART_TX/UART_TX.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7s6ftgb196-1
INFO: [Netlist 29-17] Analyzing 430 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7s6ftgb196-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Administrator/Desktop/UART_TX/UART_TX/UART_TX.srcs/constrs_1/new/uart_tx.xdc]
Finished Parsing XDC File [C:/Users/Administrator/Desktop/UART_TX/UART_TX/UART_TX.srcs/constrs_1/new/uart_tx.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2013.410 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2164.379 ; gain = 359.660
set_property IOSTANDARD LVCMOS33 [get_ports [list rx]]
place_ports rx E12
save_constraints
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2554.414 ; gain = 0.000
launch_runs impl_1 -jobs 14
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2554.414 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2554.652 ; gain = 0.238
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2557.621 ; gain = 0.000
[Sat Jan  4 16:03:27 2025] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/UART_TX/UART_TX/UART_TX.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 14
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Jan  4 16:05:33 2025] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/UART_TX/UART_TX/UART_TX.runs/synth_1/runme.log
[Sat Jan  4 16:05:33 2025] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/UART_TX/UART_TX/UART_TX.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 14
[Sat Jan  4 16:06:47 2025] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/UART_TX/UART_TX/UART_TX.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7s6_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s6_0]
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/UART_TX/UART_TX/UART_TX.runs/impl_1/top.bit} [get_hw_devices xc7s6_0]
program_hw_devices [get_hw_devices xc7s6_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s6_0] 0]
INFO: [Labtools 27-1434] Device xc7s6 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/883210A5A5322
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jan  4 16:09:57 2025...
