`timescale 1ns / 1ps

module system_tb(

    );

    localparam CLK_PERIOD=2;

    localparam matSize = 16;
    localparam NoOfElem = 16;
    localparam wordSize = 32;
    localparam words = 16;
    localparam memDepthC = 14;

    localparam memDepth = memDepthC - 2;

    logic clk = 0;
    logic RESETmem;
    logic RESETvcu;
    logic memWRTDone;
    logic WEmem;
    logic [memDepth-1:0]MemInAddr;
    logic [wordSize-1:0]MemInData;


    initial forever #(CLK_PERIOD/2) clk <= ~clk;


    system #(matSize, NoOfElem, wordSize, words, memDepthC) sys(.*);


    initial begin
        @(posedge clk) #1 RESETmem = 0;
        @(posedge clk) #1 RESETmem = 1;

        @(posedge clk) #1 memWRTDone = 0;
        @(posedge clk) #1 WEmem = 1;
        
        repeat (10) @(posedge clk) #1 RESETvcu = 0;

/////////////////////////// FIll the instructions //////////////////////////////
@(posedge clk) #1 MemInAddr  = 12'h000; MemInData = 32'h04000200;
@(posedge clk) #1 MemInAddr  = 12'h001; MemInData = 32'h0c080400;
@(posedge clk) #1 MemInAddr  = 12'h002; MemInData = 32'h00000000;
@(posedge clk) #1 MemInAddr  = 12'h003; MemInData = 32'h01000000;



//////////////////////////  Fill A Matrix Data ///////////////////////////////////
@(posedge clk) #1 MemInAddr  = 12'h100; MemInData = 32'h63;
@(posedge clk) #1 MemInAddr  = 12'h101; MemInData = 32'h32;
@(posedge clk) #1 MemInAddr  = 12'h102; MemInData = 32'h1b;
@(posedge clk) #1 MemInAddr  = 12'h103; MemInData = 32'h21;
@(posedge clk) #1 MemInAddr  = 12'h104; MemInData = 32'h1e;
@(posedge clk) #1 MemInAddr  = 12'h105; MemInData = 32'h16;
@(posedge clk) #1 MemInAddr  = 12'h106; MemInData = 32'h4a;
@(posedge clk) #1 MemInAddr  = 12'h107; MemInData = 32'h36;
@(posedge clk) #1 MemInAddr  = 12'h108; MemInData = 32'h7;
@(posedge clk) #1 MemInAddr  = 12'h109; MemInData = 32'h58;
@(posedge clk) #1 MemInAddr  = 12'h10a; MemInData = 32'h3e;
@(posedge clk) #1 MemInAddr  = 12'h10b; MemInData = 32'h4e;
@(posedge clk) #1 MemInAddr  = 12'h10c; MemInData = 32'h29;
@(posedge clk) #1 MemInAddr  = 12'h10d; MemInData = 32'hc;
@(posedge clk) #1 MemInAddr  = 12'h10e; MemInData = 32'h18;
@(posedge clk) #1 MemInAddr  = 12'h10f; MemInData = 32'h31;
@(posedge clk) #1 MemInAddr  = 12'h110; MemInData = 32'h25;
@(posedge clk) #1 MemInAddr  = 12'h111; MemInData = 32'h15;
@(posedge clk) #1 MemInAddr  = 12'h112; MemInData = 32'hf;
@(posedge clk) #1 MemInAddr  = 12'h113; MemInData = 32'h2f;
@(posedge clk) #1 MemInAddr  = 12'h114; MemInData = 32'h17;
@(posedge clk) #1 MemInAddr  = 12'h115; MemInData = 32'h0;
@(posedge clk) #1 MemInAddr  = 12'h116; MemInData = 32'h29;
@(posedge clk) #1 MemInAddr  = 12'h117; MemInData = 32'h1c;
@(posedge clk) #1 MemInAddr  = 12'h118; MemInData = 32'h4a;
@(posedge clk) #1 MemInAddr  = 12'h119; MemInData = 32'h6;
@(posedge clk) #1 MemInAddr  = 12'h11a; MemInData = 32'h5;
@(posedge clk) #1 MemInAddr  = 12'h11b; MemInData = 32'h41;
@(posedge clk) #1 MemInAddr  = 12'h11c; MemInData = 32'ha;
@(posedge clk) #1 MemInAddr  = 12'h11d; MemInData = 32'h62;
@(posedge clk) #1 MemInAddr  = 12'h11e; MemInData = 32'h2c;
@(posedge clk) #1 MemInAddr  = 12'h11f; MemInData = 32'h4a;
@(posedge clk) #1 MemInAddr  = 12'h120; MemInData = 32'h13;
@(posedge clk) #1 MemInAddr  = 12'h121; MemInData = 32'h5d;
@(posedge clk) #1 MemInAddr  = 12'h122; MemInData = 32'h1d;
@(posedge clk) #1 MemInAddr  = 12'h123; MemInData = 32'hf;
@(posedge clk) #1 MemInAddr  = 12'h124; MemInData = 32'h2f;
@(posedge clk) #1 MemInAddr  = 12'h125; MemInData = 32'h1b;
@(posedge clk) #1 MemInAddr  = 12'h126; MemInData = 32'h49;
@(posedge clk) #1 MemInAddr  = 12'h127; MemInData = 32'h46;
@(posedge clk) #1 MemInAddr  = 12'h128; MemInData = 32'he;
@(posedge clk) #1 MemInAddr  = 12'h129; MemInData = 32'h43;
@(posedge clk) #1 MemInAddr  = 12'h12a; MemInData = 32'hb;
@(posedge clk) #1 MemInAddr  = 12'h12b; MemInData = 32'h34;
@(posedge clk) #1 MemInAddr  = 12'h12c; MemInData = 32'h2f;
@(posedge clk) #1 MemInAddr  = 12'h12d; MemInData = 32'h6;
@(posedge clk) #1 MemInAddr  = 12'h12e; MemInData = 32'h33;
@(posedge clk) #1 MemInAddr  = 12'h12f; MemInData = 32'h15;
@(posedge clk) #1 MemInAddr  = 12'h130; MemInData = 32'h55;
@(posedge clk) #1 MemInAddr  = 12'h131; MemInData = 32'h4a;
@(posedge clk) #1 MemInAddr  = 12'h132; MemInData = 32'h49;
@(posedge clk) #1 MemInAddr  = 12'h133; MemInData = 32'h2d;
@(posedge clk) #1 MemInAddr  = 12'h134; MemInData = 32'h14;
@(posedge clk) #1 MemInAddr  = 12'h135; MemInData = 32'h33;
@(posedge clk) #1 MemInAddr  = 12'h136; MemInData = 32'h1f;
@(posedge clk) #1 MemInAddr  = 12'h137; MemInData = 32'h1;
@(posedge clk) #1 MemInAddr  = 12'h138; MemInData = 32'h31;
@(posedge clk) #1 MemInAddr  = 12'h139; MemInData = 32'h2b;
@(posedge clk) #1 MemInAddr  = 12'h13a; MemInData = 32'h5d;
@(posedge clk) #1 MemInAddr  = 12'h13b; MemInData = 32'h20;
@(posedge clk) #1 MemInAddr  = 12'h13c; MemInData = 32'hd;
@(posedge clk) #1 MemInAddr  = 12'h13d; MemInData = 32'h55;
@(posedge clk) #1 MemInAddr  = 12'h13e; MemInData = 32'h5;
@(posedge clk) #1 MemInAddr  = 12'h13f; MemInData = 32'h61;
@(posedge clk) #1 MemInAddr  = 12'h140; MemInData = 32'h4e;
@(posedge clk) #1 MemInAddr  = 12'h141; MemInData = 32'h26;
@(posedge clk) #1 MemInAddr  = 12'h142; MemInData = 32'h36;
@(posedge clk) #1 MemInAddr  = 12'h143; MemInData = 32'h4d;
@(posedge clk) #1 MemInAddr  = 12'h144; MemInData = 32'h26;
@(posedge clk) #1 MemInAddr  = 12'h145; MemInData = 32'h23;
@(posedge clk) #1 MemInAddr  = 12'h146; MemInData = 32'h35;
@(posedge clk) #1 MemInAddr  = 12'h147; MemInData = 32'h4a;
@(posedge clk) #1 MemInAddr  = 12'h148; MemInData = 32'h2a;
@(posedge clk) #1 MemInAddr  = 12'h149; MemInData = 32'h29;
@(posedge clk) #1 MemInAddr  = 12'h14a; MemInData = 32'h45;
@(posedge clk) #1 MemInAddr  = 12'h14b; MemInData = 32'h36;
@(posedge clk) #1 MemInAddr  = 12'h14c; MemInData = 32'h5c;
@(posedge clk) #1 MemInAddr  = 12'h14d; MemInData = 32'h55;
@(posedge clk) #1 MemInAddr  = 12'h14e; MemInData = 32'h5e;
@(posedge clk) #1 MemInAddr  = 12'h14f; MemInData = 32'h5d;
@(posedge clk) #1 MemInAddr  = 12'h150; MemInData = 32'h1f;
@(posedge clk) #1 MemInAddr  = 12'h151; MemInData = 32'h38;
@(posedge clk) #1 MemInAddr  = 12'h152; MemInData = 32'h5c;
@(posedge clk) #1 MemInAddr  = 12'h153; MemInData = 32'h1d;
@(posedge clk) #1 MemInAddr  = 12'h154; MemInData = 32'h4d;
@(posedge clk) #1 MemInAddr  = 12'h155; MemInData = 32'h25;
@(posedge clk) #1 MemInAddr  = 12'h156; MemInData = 32'h3e;
@(posedge clk) #1 MemInAddr  = 12'h157; MemInData = 32'h24;
@(posedge clk) #1 MemInAddr  = 12'h158; MemInData = 32'h37;
@(posedge clk) #1 MemInAddr  = 12'h159; MemInData = 32'h1d;
@(posedge clk) #1 MemInAddr  = 12'h15a; MemInData = 32'h47;
@(posedge clk) #1 MemInAddr  = 12'h15b; MemInData = 32'h5a;
@(posedge clk) #1 MemInAddr  = 12'h15c; MemInData = 32'h1b;
@(posedge clk) #1 MemInAddr  = 12'h15d; MemInData = 32'h22;
@(posedge clk) #1 MemInAddr  = 12'h15e; MemInData = 32'h3f;
@(posedge clk) #1 MemInAddr  = 12'h15f; MemInData = 32'h0;
@(posedge clk) #1 MemInAddr  = 12'h160; MemInData = 32'h35;
@(posedge clk) #1 MemInAddr  = 12'h161; MemInData = 32'h57;
@(posedge clk) #1 MemInAddr  = 12'h162; MemInData = 32'h2c;
@(posedge clk) #1 MemInAddr  = 12'h163; MemInData = 32'h2;
@(posedge clk) #1 MemInAddr  = 12'h164; MemInData = 32'h15;
@(posedge clk) #1 MemInAddr  = 12'h165; MemInData = 32'h41;
@(posedge clk) #1 MemInAddr  = 12'h166; MemInData = 32'h24;
@(posedge clk) #1 MemInAddr  = 12'h167; MemInData = 32'h5d;
@(posedge clk) #1 MemInAddr  = 12'h168; MemInData = 32'h2d;
@(posedge clk) #1 MemInAddr  = 12'h169; MemInData = 32'h60;
@(posedge clk) #1 MemInAddr  = 12'h16a; MemInData = 32'h14;
@(posedge clk) #1 MemInAddr  = 12'h16b; MemInData = 32'h2;
@(posedge clk) #1 MemInAddr  = 12'h16c; MemInData = 32'h5c;
@(posedge clk) #1 MemInAddr  = 12'h16d; MemInData = 32'h38;
@(posedge clk) #1 MemInAddr  = 12'h16e; MemInData = 32'h53;
@(posedge clk) #1 MemInAddr  = 12'h16f; MemInData = 32'h6;
@(posedge clk) #1 MemInAddr  = 12'h170; MemInData = 32'h35;
@(posedge clk) #1 MemInAddr  = 12'h171; MemInData = 32'hd;
@(posedge clk) #1 MemInAddr  = 12'h172; MemInData = 32'h38;
@(posedge clk) #1 MemInAddr  = 12'h173; MemInData = 32'h39;
@(posedge clk) #1 MemInAddr  = 12'h174; MemInData = 32'h2c;
@(posedge clk) #1 MemInAddr  = 12'h175; MemInData = 32'h45;
@(posedge clk) #1 MemInAddr  = 12'h176; MemInData = 32'h54;
@(posedge clk) #1 MemInAddr  = 12'h177; MemInData = 32'h5f;
@(posedge clk) #1 MemInAddr  = 12'h178; MemInData = 32'h5e;
@(posedge clk) #1 MemInAddr  = 12'h179; MemInData = 32'h1c;
@(posedge clk) #1 MemInAddr  = 12'h17a; MemInData = 32'h32;
@(posedge clk) #1 MemInAddr  = 12'h17b; MemInData = 32'h30;
@(posedge clk) #1 MemInAddr  = 12'h17c; MemInData = 32'h3f;
@(posedge clk) #1 MemInAddr  = 12'h17d; MemInData = 32'h56;
@(posedge clk) #1 MemInAddr  = 12'h17e; MemInData = 32'h37;
@(posedge clk) #1 MemInAddr  = 12'h17f; MemInData = 32'h61;
@(posedge clk) #1 MemInAddr  = 12'h180; MemInData = 32'h43;
@(posedge clk) #1 MemInAddr  = 12'h181; MemInData = 32'h62;
@(posedge clk) #1 MemInAddr  = 12'h182; MemInData = 32'h10;
@(posedge clk) #1 MemInAddr  = 12'h183; MemInData = 32'h2d;
@(posedge clk) #1 MemInAddr  = 12'h184; MemInData = 32'h3f;
@(posedge clk) #1 MemInAddr  = 12'h185; MemInData = 32'h3e;
@(posedge clk) #1 MemInAddr  = 12'h186; MemInData = 32'h3c;
@(posedge clk) #1 MemInAddr  = 12'h187; MemInData = 32'h26;
@(posedge clk) #1 MemInAddr  = 12'h188; MemInData = 32'h46;
@(posedge clk) #1 MemInAddr  = 12'h189; MemInData = 32'h4f;
@(posedge clk) #1 MemInAddr  = 12'h18a; MemInData = 32'h4c;
@(posedge clk) #1 MemInAddr  = 12'h18b; MemInData = 32'h38;
@(posedge clk) #1 MemInAddr  = 12'h18c; MemInData = 32'h6;
@(posedge clk) #1 MemInAddr  = 12'h18d; MemInData = 32'h44;
@(posedge clk) #1 MemInAddr  = 12'h18e; MemInData = 32'h45;
@(posedge clk) #1 MemInAddr  = 12'h18f; MemInData = 32'he;
@(posedge clk) #1 MemInAddr  = 12'h190; MemInData = 32'ha;
@(posedge clk) #1 MemInAddr  = 12'h191; MemInData = 32'h13;
@(posedge clk) #1 MemInAddr  = 12'h192; MemInData = 32'h62;
@(posedge clk) #1 MemInAddr  = 12'h193; MemInData = 32'h20;
@(posedge clk) #1 MemInAddr  = 12'h194; MemInData = 32'h29;
@(posedge clk) #1 MemInAddr  = 12'h195; MemInData = 32'h2f;
@(posedge clk) #1 MemInAddr  = 12'h196; MemInData = 32'h43;
@(posedge clk) #1 MemInAddr  = 12'h197; MemInData = 32'h4a;
@(posedge clk) #1 MemInAddr  = 12'h198; MemInData = 32'h3f;
@(posedge clk) #1 MemInAddr  = 12'h199; MemInData = 32'hf;
@(posedge clk) #1 MemInAddr  = 12'h19a; MemInData = 32'h29;
@(posedge clk) #1 MemInAddr  = 12'h19b; MemInData = 32'h55;
@(posedge clk) #1 MemInAddr  = 12'h19c; MemInData = 32'h2e;
@(posedge clk) #1 MemInAddr  = 12'h19d; MemInData = 32'h12;
@(posedge clk) #1 MemInAddr  = 12'h19e; MemInData = 32'h1b;
@(posedge clk) #1 MemInAddr  = 12'h19f; MemInData = 32'h3;
@(posedge clk) #1 MemInAddr  = 12'h1a0; MemInData = 32'h2c;
@(posedge clk) #1 MemInAddr  = 12'h1a1; MemInData = 32'h59;
@(posedge clk) #1 MemInAddr  = 12'h1a2; MemInData = 32'h56;
@(posedge clk) #1 MemInAddr  = 12'h1a3; MemInData = 32'h60;
@(posedge clk) #1 MemInAddr  = 12'h1a4; MemInData = 32'h39;
@(posedge clk) #1 MemInAddr  = 12'h1a5; MemInData = 32'h43;
@(posedge clk) #1 MemInAddr  = 12'h1a6; MemInData = 32'h1d;
@(posedge clk) #1 MemInAddr  = 12'h1a7; MemInData = 32'h15;
@(posedge clk) #1 MemInAddr  = 12'h1a8; MemInData = 32'h4a;
@(posedge clk) #1 MemInAddr  = 12'h1a9; MemInData = 32'h2d;
@(posedge clk) #1 MemInAddr  = 12'h1aa; MemInData = 32'h40;
@(posedge clk) #1 MemInAddr  = 12'h1ab; MemInData = 32'h22;
@(posedge clk) #1 MemInAddr  = 12'h1ac; MemInData = 32'h36;
@(posedge clk) #1 MemInAddr  = 12'h1ad; MemInData = 32'h5b;
@(posedge clk) #1 MemInAddr  = 12'h1ae; MemInData = 32'h7;
@(posedge clk) #1 MemInAddr  = 12'h1af; MemInData = 32'h4b;
@(posedge clk) #1 MemInAddr  = 12'h1b0; MemInData = 32'h3c;
@(posedge clk) #1 MemInAddr  = 12'h1b1; MemInData = 32'h35;
@(posedge clk) #1 MemInAddr  = 12'h1b2; MemInData = 32'h15;
@(posedge clk) #1 MemInAddr  = 12'h1b3; MemInData = 32'h34;
@(posedge clk) #1 MemInAddr  = 12'h1b4; MemInData = 32'h5c;
@(posedge clk) #1 MemInAddr  = 12'h1b5; MemInData = 32'h52;
@(posedge clk) #1 MemInAddr  = 12'h1b6; MemInData = 32'h35;
@(posedge clk) #1 MemInAddr  = 12'h1b7; MemInData = 32'h49;
@(posedge clk) #1 MemInAddr  = 12'h1b8; MemInData = 32'h23;
@(posedge clk) #1 MemInAddr  = 12'h1b9; MemInData = 32'h38;
@(posedge clk) #1 MemInAddr  = 12'h1ba; MemInData = 32'h2a;
@(posedge clk) #1 MemInAddr  = 12'h1bb; MemInData = 32'h13;
@(posedge clk) #1 MemInAddr  = 12'h1bc; MemInData = 32'h34;
@(posedge clk) #1 MemInAddr  = 12'h1bd; MemInData = 32'h57;
@(posedge clk) #1 MemInAddr  = 12'h1be; MemInData = 32'h46;
@(posedge clk) #1 MemInAddr  = 12'h1bf; MemInData = 32'h4d;
@(posedge clk) #1 MemInAddr  = 12'h1c0; MemInData = 32'h5a;
@(posedge clk) #1 MemInAddr  = 12'h1c1; MemInData = 32'h61;
@(posedge clk) #1 MemInAddr  = 12'h1c2; MemInData = 32'h3b;
@(posedge clk) #1 MemInAddr  = 12'h1c3; MemInData = 32'h3c;
@(posedge clk) #1 MemInAddr  = 12'h1c4; MemInData = 32'h56;
@(posedge clk) #1 MemInAddr  = 12'h1c5; MemInData = 32'h1c;
@(posedge clk) #1 MemInAddr  = 12'h1c6; MemInData = 32'h4f;
@(posedge clk) #1 MemInAddr  = 12'h1c7; MemInData = 32'h4e;
@(posedge clk) #1 MemInAddr  = 12'h1c8; MemInData = 32'h16;
@(posedge clk) #1 MemInAddr  = 12'h1c9; MemInData = 32'h45;
@(posedge clk) #1 MemInAddr  = 12'h1ca; MemInData = 32'ha;
@(posedge clk) #1 MemInAddr  = 12'h1cb; MemInData = 32'h52;
@(posedge clk) #1 MemInAddr  = 12'h1cc; MemInData = 32'h5f;
@(posedge clk) #1 MemInAddr  = 12'h1cd; MemInData = 32'h59;
@(posedge clk) #1 MemInAddr  = 12'h1ce; MemInData = 32'hf;
@(posedge clk) #1 MemInAddr  = 12'h1cf; MemInData = 32'h50;
@(posedge clk) #1 MemInAddr  = 12'h1d0; MemInData = 32'h55;
@(posedge clk) #1 MemInAddr  = 12'h1d1; MemInData = 32'h14;
@(posedge clk) #1 MemInAddr  = 12'h1d2; MemInData = 32'h42;
@(posedge clk) #1 MemInAddr  = 12'h1d3; MemInData = 32'h1e;
@(posedge clk) #1 MemInAddr  = 12'h1d4; MemInData = 32'h33;
@(posedge clk) #1 MemInAddr  = 12'h1d5; MemInData = 32'h2a;
@(posedge clk) #1 MemInAddr  = 12'h1d6; MemInData = 32'h25;
@(posedge clk) #1 MemInAddr  = 12'h1d7; MemInData = 32'h8;
@(posedge clk) #1 MemInAddr  = 12'h1d8; MemInData = 32'h5e;
@(posedge clk) #1 MemInAddr  = 12'h1d9; MemInData = 32'h3c;
@(posedge clk) #1 MemInAddr  = 12'h1da; MemInData = 32'h3b;
@(posedge clk) #1 MemInAddr  = 12'h1db; MemInData = 32'h61;
@(posedge clk) #1 MemInAddr  = 12'h1dc; MemInData = 32'h61;
@(posedge clk) #1 MemInAddr  = 12'h1dd; MemInData = 32'h3c;
@(posedge clk) #1 MemInAddr  = 12'h1de; MemInData = 32'h4a;
@(posedge clk) #1 MemInAddr  = 12'h1df; MemInData = 32'h19;
@(posedge clk) #1 MemInAddr  = 12'h1e0; MemInData = 32'h63;
@(posedge clk) #1 MemInAddr  = 12'h1e1; MemInData = 32'h50;
@(posedge clk) #1 MemInAddr  = 12'h1e2; MemInData = 32'h45;
@(posedge clk) #1 MemInAddr  = 12'h1e3; MemInData = 32'h47;
@(posedge clk) #1 MemInAddr  = 12'h1e4; MemInData = 32'h51;
@(posedge clk) #1 MemInAddr  = 12'h1e5; MemInData = 32'h22;
@(posedge clk) #1 MemInAddr  = 12'h1e6; MemInData = 32'h49;
@(posedge clk) #1 MemInAddr  = 12'h1e7; MemInData = 32'hf;
@(posedge clk) #1 MemInAddr  = 12'h1e8; MemInData = 32'h34;
@(posedge clk) #1 MemInAddr  = 12'h1e9; MemInData = 32'h1b;
@(posedge clk) #1 MemInAddr  = 12'h1ea; MemInData = 32'h32;
@(posedge clk) #1 MemInAddr  = 12'h1eb; MemInData = 32'h52;
@(posedge clk) #1 MemInAddr  = 12'h1ec; MemInData = 32'h18;
@(posedge clk) #1 MemInAddr  = 12'h1ed; MemInData = 32'ha;
@(posedge clk) #1 MemInAddr  = 12'h1ee; MemInData = 32'h47;
@(posedge clk) #1 MemInAddr  = 12'h1ef; MemInData = 32'h1b;
@(posedge clk) #1 MemInAddr  = 12'h1f0; MemInData = 32'h23;
@(posedge clk) #1 MemInAddr  = 12'h1f1; MemInData = 32'h12;
@(posedge clk) #1 MemInAddr  = 12'h1f2; MemInData = 32'h46;
@(posedge clk) #1 MemInAddr  = 12'h1f3; MemInData = 32'h24;
@(posedge clk) #1 MemInAddr  = 12'h1f4; MemInData = 32'h20;
@(posedge clk) #1 MemInAddr  = 12'h1f5; MemInData = 32'h34;
@(posedge clk) #1 MemInAddr  = 12'h1f6; MemInData = 32'h4b;
@(posedge clk) #1 MemInAddr  = 12'h1f7; MemInData = 32'h42;
@(posedge clk) #1 MemInAddr  = 12'h1f8; MemInData = 32'h15;
@(posedge clk) #1 MemInAddr  = 12'h1f9; MemInData = 32'h0;
@(posedge clk) #1 MemInAddr  = 12'h1fa; MemInData = 32'h48;
@(posedge clk) #1 MemInAddr  = 12'h1fb; MemInData = 32'h2c;
@(posedge clk) #1 MemInAddr  = 12'h1fc; MemInData = 32'h6;
@(posedge clk) #1 MemInAddr  = 12'h1fd; MemInData = 32'h14;
@(posedge clk) #1 MemInAddr  = 12'h1fe; MemInData = 32'h1e;
@(posedge clk) #1 MemInAddr  = 12'h1ff; MemInData = 32'h55;
//////////////////////////  Fill B Matrix Data ///////////////////////////////////
@(posedge clk) #1 MemInAddr  = 12'h200; MemInData = 32'h27;
@(posedge clk) #1 MemInAddr  = 12'h201; MemInData = 32'h1e;
@(posedge clk) #1 MemInAddr  = 12'h202; MemInData = 32'h61;
@(posedge clk) #1 MemInAddr  = 12'h203; MemInData = 32'h55;
@(posedge clk) #1 MemInAddr  = 12'h204; MemInData = 32'h22;
@(posedge clk) #1 MemInAddr  = 12'h205; MemInData = 32'h56;
@(posedge clk) #1 MemInAddr  = 12'h206; MemInData = 32'h26;
@(posedge clk) #1 MemInAddr  = 12'h207; MemInData = 32'h13;
@(posedge clk) #1 MemInAddr  = 12'h208; MemInData = 32'h31;
@(posedge clk) #1 MemInAddr  = 12'h209; MemInData = 32'ha;
@(posedge clk) #1 MemInAddr  = 12'h20a; MemInData = 32'h1a;
@(posedge clk) #1 MemInAddr  = 12'h20b; MemInData = 32'h2b;
@(posedge clk) #1 MemInAddr  = 12'h20c; MemInData = 32'h3f;
@(posedge clk) #1 MemInAddr  = 12'h20d; MemInData = 32'h30;
@(posedge clk) #1 MemInAddr  = 12'h20e; MemInData = 32'h39;
@(posedge clk) #1 MemInAddr  = 12'h20f; MemInData = 32'h15;
@(posedge clk) #1 MemInAddr  = 12'h210; MemInData = 32'h59;
@(posedge clk) #1 MemInAddr  = 12'h211; MemInData = 32'he;
@(posedge clk) #1 MemInAddr  = 12'h212; MemInData = 32'h25;
@(posedge clk) #1 MemInAddr  = 12'h213; MemInData = 32'h42;
@(posedge clk) #1 MemInAddr  = 12'h214; MemInData = 32'h42;
@(posedge clk) #1 MemInAddr  = 12'h215; MemInData = 32'h25;
@(posedge clk) #1 MemInAddr  = 12'h216; MemInData = 32'h14;
@(posedge clk) #1 MemInAddr  = 12'h217; MemInData = 32'h2e;
@(posedge clk) #1 MemInAddr  = 12'h218; MemInData = 32'h1c;
@(posedge clk) #1 MemInAddr  = 12'h219; MemInData = 32'h27;
@(posedge clk) #1 MemInAddr  = 12'h21a; MemInData = 32'h27;
@(posedge clk) #1 MemInAddr  = 12'h21b; MemInData = 32'h30;
@(posedge clk) #1 MemInAddr  = 12'h21c; MemInData = 32'h4;
@(posedge clk) #1 MemInAddr  = 12'h21d; MemInData = 32'h4a;
@(posedge clk) #1 MemInAddr  = 12'h21e; MemInData = 32'h4;
@(posedge clk) #1 MemInAddr  = 12'h21f; MemInData = 32'h14;
@(posedge clk) #1 MemInAddr  = 12'h220; MemInData = 32'he;
@(posedge clk) #1 MemInAddr  = 12'h221; MemInData = 32'h54;
@(posedge clk) #1 MemInAddr  = 12'h222; MemInData = 32'h5f;
@(posedge clk) #1 MemInAddr  = 12'h223; MemInData = 32'hd;
@(posedge clk) #1 MemInAddr  = 12'h224; MemInData = 32'h4f;
@(posedge clk) #1 MemInAddr  = 12'h225; MemInData = 32'h20;
@(posedge clk) #1 MemInAddr  = 12'h226; MemInData = 32'he;
@(posedge clk) #1 MemInAddr  = 12'h227; MemInData = 32'h31;
@(posedge clk) #1 MemInAddr  = 12'h228; MemInData = 32'h36;
@(posedge clk) #1 MemInAddr  = 12'h229; MemInData = 32'h30;
@(posedge clk) #1 MemInAddr  = 12'h22a; MemInData = 32'h1d;
@(posedge clk) #1 MemInAddr  = 12'h22b; MemInData = 32'h33;
@(posedge clk) #1 MemInAddr  = 12'h22c; MemInData = 32'h32;
@(posedge clk) #1 MemInAddr  = 12'h22d; MemInData = 32'h14;
@(posedge clk) #1 MemInAddr  = 12'h22e; MemInData = 32'h4d;
@(posedge clk) #1 MemInAddr  = 12'h22f; MemInData = 32'h3d;
@(posedge clk) #1 MemInAddr  = 12'h230; MemInData = 32'h1d;
@(posedge clk) #1 MemInAddr  = 12'h231; MemInData = 32'h14;
@(posedge clk) #1 MemInAddr  = 12'h232; MemInData = 32'h3d;
@(posedge clk) #1 MemInAddr  = 12'h233; MemInData = 32'h12;
@(posedge clk) #1 MemInAddr  = 12'h234; MemInData = 32'h3b;
@(posedge clk) #1 MemInAddr  = 12'h235; MemInData = 32'h1;
@(posedge clk) #1 MemInAddr  = 12'h236; MemInData = 32'h31;
@(posedge clk) #1 MemInAddr  = 12'h237; MemInData = 32'h1c;
@(posedge clk) #1 MemInAddr  = 12'h238; MemInData = 32'h3d;
@(posedge clk) #1 MemInAddr  = 12'h239; MemInData = 32'h29;
@(posedge clk) #1 MemInAddr  = 12'h23a; MemInData = 32'h1e;
@(posedge clk) #1 MemInAddr  = 12'h23b; MemInData = 32'h59;
@(posedge clk) #1 MemInAddr  = 12'h23c; MemInData = 32'h29;
@(posedge clk) #1 MemInAddr  = 12'h23d; MemInData = 32'h4a;
@(posedge clk) #1 MemInAddr  = 12'h23e; MemInData = 32'hc;
@(posedge clk) #1 MemInAddr  = 12'h23f; MemInData = 32'h63;
@(posedge clk) #1 MemInAddr  = 12'h240; MemInData = 32'h58;
@(posedge clk) #1 MemInAddr  = 12'h241; MemInData = 32'h4d;
@(posedge clk) #1 MemInAddr  = 12'h242; MemInData = 32'h3;
@(posedge clk) #1 MemInAddr  = 12'h243; MemInData = 32'h36;
@(posedge clk) #1 MemInAddr  = 12'h244; MemInData = 32'h3f;
@(posedge clk) #1 MemInAddr  = 12'h245; MemInData = 32'h63;
@(posedge clk) #1 MemInAddr  = 12'h246; MemInData = 32'h51;
@(posedge clk) #1 MemInAddr  = 12'h247; MemInData = 32'h30;
@(posedge clk) #1 MemInAddr  = 12'h248; MemInData = 32'h2f;
@(posedge clk) #1 MemInAddr  = 12'h249; MemInData = 32'h62;
@(posedge clk) #1 MemInAddr  = 12'h24a; MemInData = 32'h20;
@(posedge clk) #1 MemInAddr  = 12'h24b; MemInData = 32'h41;
@(posedge clk) #1 MemInAddr  = 12'h24c; MemInData = 32'h13;
@(posedge clk) #1 MemInAddr  = 12'h24d; MemInData = 32'h9;
@(posedge clk) #1 MemInAddr  = 12'h24e; MemInData = 32'h11;
@(posedge clk) #1 MemInAddr  = 12'h24f; MemInData = 32'h37;
@(posedge clk) #1 MemInAddr  = 12'h250; MemInData = 32'h5e;
@(posedge clk) #1 MemInAddr  = 12'h251; MemInData = 32'h18;
@(posedge clk) #1 MemInAddr  = 12'h252; MemInData = 32'h26;
@(posedge clk) #1 MemInAddr  = 12'h253; MemInData = 32'h2c;
@(posedge clk) #1 MemInAddr  = 12'h254; MemInData = 32'h1c;
@(posedge clk) #1 MemInAddr  = 12'h255; MemInData = 32'h2e;
@(posedge clk) #1 MemInAddr  = 12'h256; MemInData = 32'h4e;
@(posedge clk) #1 MemInAddr  = 12'h257; MemInData = 32'h4a;
@(posedge clk) #1 MemInAddr  = 12'h258; MemInData = 32'h21;
@(posedge clk) #1 MemInAddr  = 12'h259; MemInData = 32'h9;
@(posedge clk) #1 MemInAddr  = 12'h25a; MemInData = 32'h19;
@(posedge clk) #1 MemInAddr  = 12'h25b; MemInData = 32'h53;
@(posedge clk) #1 MemInAddr  = 12'h25c; MemInData = 32'h55;
@(posedge clk) #1 MemInAddr  = 12'h25d; MemInData = 32'h56;
@(posedge clk) #1 MemInAddr  = 12'h25e; MemInData = 32'h49;
@(posedge clk) #1 MemInAddr  = 12'h25f; MemInData = 32'h2f;
@(posedge clk) #1 MemInAddr  = 12'h260; MemInData = 32'h2a;
@(posedge clk) #1 MemInAddr  = 12'h261; MemInData = 32'h3a;
@(posedge clk) #1 MemInAddr  = 12'h262; MemInData = 32'h4b;
@(posedge clk) #1 MemInAddr  = 12'h263; MemInData = 32'h24;
@(posedge clk) #1 MemInAddr  = 12'h264; MemInData = 32'h1b;
@(posedge clk) #1 MemInAddr  = 12'h265; MemInData = 32'h20;
@(posedge clk) #1 MemInAddr  = 12'h266; MemInData = 32'h63;
@(posedge clk) #1 MemInAddr  = 12'h267; MemInData = 32'h1b;
@(posedge clk) #1 MemInAddr  = 12'h268; MemInData = 32'ha;
@(posedge clk) #1 MemInAddr  = 12'h269; MemInData = 32'h19;
@(posedge clk) #1 MemInAddr  = 12'h26a; MemInData = 32'h2f;
@(posedge clk) #1 MemInAddr  = 12'h26b; MemInData = 32'h17;
@(posedge clk) #1 MemInAddr  = 12'h26c; MemInData = 32'h9;
@(posedge clk) #1 MemInAddr  = 12'h26d; MemInData = 32'h25;
@(posedge clk) #1 MemInAddr  = 12'h26e; MemInData = 32'h3d;
@(posedge clk) #1 MemInAddr  = 12'h26f; MemInData = 32'h16;
@(posedge clk) #1 MemInAddr  = 12'h270; MemInData = 32'h3a;
@(posedge clk) #1 MemInAddr  = 12'h271; MemInData = 32'h25;
@(posedge clk) #1 MemInAddr  = 12'h272; MemInData = 32'h32;
@(posedge clk) #1 MemInAddr  = 12'h273; MemInData = 32'h23;
@(posedge clk) #1 MemInAddr  = 12'h274; MemInData = 32'h35;
@(posedge clk) #1 MemInAddr  = 12'h275; MemInData = 32'h1f;
@(posedge clk) #1 MemInAddr  = 12'h276; MemInData = 32'h36;
@(posedge clk) #1 MemInAddr  = 12'h277; MemInData = 32'h26;
@(posedge clk) #1 MemInAddr  = 12'h278; MemInData = 32'h3c;
@(posedge clk) #1 MemInAddr  = 12'h279; MemInData = 32'hf;
@(posedge clk) #1 MemInAddr  = 12'h27a; MemInData = 32'h3c;
@(posedge clk) #1 MemInAddr  = 12'h27b; MemInData = 32'h52;
@(posedge clk) #1 MemInAddr  = 12'h27c; MemInData = 32'h4a;
@(posedge clk) #1 MemInAddr  = 12'h27d; MemInData = 32'h2c;
@(posedge clk) #1 MemInAddr  = 12'h27e; MemInData = 32'h5f;
@(posedge clk) #1 MemInAddr  = 12'h27f; MemInData = 32'h28;
@(posedge clk) #1 MemInAddr  = 12'h280; MemInData = 32'h2d;
@(posedge clk) #1 MemInAddr  = 12'h281; MemInData = 32'h4f;
@(posedge clk) #1 MemInAddr  = 12'h282; MemInData = 32'h3b;
@(posedge clk) #1 MemInAddr  = 12'h283; MemInData = 32'h5e;
@(posedge clk) #1 MemInAddr  = 12'h284; MemInData = 32'h8;
@(posedge clk) #1 MemInAddr  = 12'h285; MemInData = 32'h5d;
@(posedge clk) #1 MemInAddr  = 12'h286; MemInData = 32'h58;
@(posedge clk) #1 MemInAddr  = 12'h287; MemInData = 32'h56;
@(posedge clk) #1 MemInAddr  = 12'h288; MemInData = 32'h3e;
@(posedge clk) #1 MemInAddr  = 12'h289; MemInData = 32'h45;
@(posedge clk) #1 MemInAddr  = 12'h28a; MemInData = 32'h59;
@(posedge clk) #1 MemInAddr  = 12'h28b; MemInData = 32'h9;
@(posedge clk) #1 MemInAddr  = 12'h28c; MemInData = 32'h2;
@(posedge clk) #1 MemInAddr  = 12'h28d; MemInData = 32'h4;
@(posedge clk) #1 MemInAddr  = 12'h28e; MemInData = 32'h3a;
@(posedge clk) #1 MemInAddr  = 12'h28f; MemInData = 32'h25;
@(posedge clk) #1 MemInAddr  = 12'h290; MemInData = 32'h2;
@(posedge clk) #1 MemInAddr  = 12'h291; MemInData = 32'h29;
@(posedge clk) #1 MemInAddr  = 12'h292; MemInData = 32'h5d;
@(posedge clk) #1 MemInAddr  = 12'h293; MemInData = 32'ha;
@(posedge clk) #1 MemInAddr  = 12'h294; MemInData = 32'h2a;
@(posedge clk) #1 MemInAddr  = 12'h295; MemInData = 32'h62;
@(posedge clk) #1 MemInAddr  = 12'h296; MemInData = 32'h16;
@(posedge clk) #1 MemInAddr  = 12'h297; MemInData = 32'h0;
@(posedge clk) #1 MemInAddr  = 12'h298; MemInData = 32'h3d;
@(posedge clk) #1 MemInAddr  = 12'h299; MemInData = 32'h51;
@(posedge clk) #1 MemInAddr  = 12'h29a; MemInData = 32'h2e;
@(posedge clk) #1 MemInAddr  = 12'h29b; MemInData = 32'h4b;
@(posedge clk) #1 MemInAddr  = 12'h29c; MemInData = 32'h27;
@(posedge clk) #1 MemInAddr  = 12'h29d; MemInData = 32'h59;
@(posedge clk) #1 MemInAddr  = 12'h29e; MemInData = 32'h46;
@(posedge clk) #1 MemInAddr  = 12'h29f; MemInData = 32'h3c;
@(posedge clk) #1 MemInAddr  = 12'h2a0; MemInData = 32'h53;
@(posedge clk) #1 MemInAddr  = 12'h2a1; MemInData = 32'h50;
@(posedge clk) #1 MemInAddr  = 12'h2a2; MemInData = 32'h1e;
@(posedge clk) #1 MemInAddr  = 12'h2a3; MemInData = 32'h53;
@(posedge clk) #1 MemInAddr  = 12'h2a4; MemInData = 32'h5e;
@(posedge clk) #1 MemInAddr  = 12'h2a5; MemInData = 32'h36;
@(posedge clk) #1 MemInAddr  = 12'h2a6; MemInData = 32'h24;
@(posedge clk) #1 MemInAddr  = 12'h2a7; MemInData = 32'h1f;
@(posedge clk) #1 MemInAddr  = 12'h2a8; MemInData = 32'h58;
@(posedge clk) #1 MemInAddr  = 12'h2a9; MemInData = 32'h43;
@(posedge clk) #1 MemInAddr  = 12'h2aa; MemInData = 32'h2c;
@(posedge clk) #1 MemInAddr  = 12'h2ab; MemInData = 32'h35;
@(posedge clk) #1 MemInAddr  = 12'h2ac; MemInData = 32'h5e;
@(posedge clk) #1 MemInAddr  = 12'h2ad; MemInData = 32'h24;
@(posedge clk) #1 MemInAddr  = 12'h2ae; MemInData = 32'h11;
@(posedge clk) #1 MemInAddr  = 12'h2af; MemInData = 32'h15;
@(posedge clk) #1 MemInAddr  = 12'h2b0; MemInData = 32'h4;
@(posedge clk) #1 MemInAddr  = 12'h2b1; MemInData = 32'h2a;
@(posedge clk) #1 MemInAddr  = 12'h2b2; MemInData = 32'h4e;
@(posedge clk) #1 MemInAddr  = 12'h2b3; MemInData = 32'h4;
@(posedge clk) #1 MemInAddr  = 12'h2b4; MemInData = 32'h26;
@(posedge clk) #1 MemInAddr  = 12'h2b5; MemInData = 32'h19;
@(posedge clk) #1 MemInAddr  = 12'h2b6; MemInData = 32'h4c;
@(posedge clk) #1 MemInAddr  = 12'h2b7; MemInData = 32'h5e;
@(posedge clk) #1 MemInAddr  = 12'h2b8; MemInData = 32'h55;
@(posedge clk) #1 MemInAddr  = 12'h2b9; MemInData = 32'h59;
@(posedge clk) #1 MemInAddr  = 12'h2ba; MemInData = 32'h62;
@(posedge clk) #1 MemInAddr  = 12'h2bb; MemInData = 32'h52;
@(posedge clk) #1 MemInAddr  = 12'h2bc; MemInData = 32'h39;
@(posedge clk) #1 MemInAddr  = 12'h2bd; MemInData = 32'h33;
@(posedge clk) #1 MemInAddr  = 12'h2be; MemInData = 32'h0;
@(posedge clk) #1 MemInAddr  = 12'h2bf; MemInData = 32'h7;
@(posedge clk) #1 MemInAddr  = 12'h2c0; MemInData = 32'h59;
@(posedge clk) #1 MemInAddr  = 12'h2c1; MemInData = 32'h2b;
@(posedge clk) #1 MemInAddr  = 12'h2c2; MemInData = 32'h51;
@(posedge clk) #1 MemInAddr  = 12'h2c3; MemInData = 32'h36;
@(posedge clk) #1 MemInAddr  = 12'h2c4; MemInData = 32'h63;
@(posedge clk) #1 MemInAddr  = 12'h2c5; MemInData = 32'h49;
@(posedge clk) #1 MemInAddr  = 12'h2c6; MemInData = 32'h39;
@(posedge clk) #1 MemInAddr  = 12'h2c7; MemInData = 32'h13;
@(posedge clk) #1 MemInAddr  = 12'h2c8; MemInData = 32'h58;
@(posedge clk) #1 MemInAddr  = 12'h2c9; MemInData = 32'h28;
@(posedge clk) #1 MemInAddr  = 12'h2ca; MemInData = 32'h5f;
@(posedge clk) #1 MemInAddr  = 12'h2cb; MemInData = 32'h3a;
@(posedge clk) #1 MemInAddr  = 12'h2cc; MemInData = 32'h1e;
@(posedge clk) #1 MemInAddr  = 12'h2cd; MemInData = 32'h1f;
@(posedge clk) #1 MemInAddr  = 12'h2ce; MemInData = 32'h2a;
@(posedge clk) #1 MemInAddr  = 12'h2cf; MemInData = 32'h5d;
@(posedge clk) #1 MemInAddr  = 12'h2d0; MemInData = 32'h43;
@(posedge clk) #1 MemInAddr  = 12'h2d1; MemInData = 32'h44;
@(posedge clk) #1 MemInAddr  = 12'h2d2; MemInData = 32'h16;
@(posedge clk) #1 MemInAddr  = 12'h2d3; MemInData = 32'h57;
@(posedge clk) #1 MemInAddr  = 12'h2d4; MemInData = 32'h15;
@(posedge clk) #1 MemInAddr  = 12'h2d5; MemInData = 32'h62;
@(posedge clk) #1 MemInAddr  = 12'h2d6; MemInData = 32'h26;
@(posedge clk) #1 MemInAddr  = 12'h2d7; MemInData = 32'h29;
@(posedge clk) #1 MemInAddr  = 12'h2d8; MemInData = 32'h58;
@(posedge clk) #1 MemInAddr  = 12'h2d9; MemInData = 32'h17;
@(posedge clk) #1 MemInAddr  = 12'h2da; MemInData = 32'h32;
@(posedge clk) #1 MemInAddr  = 12'h2db; MemInData = 32'h2;
@(posedge clk) #1 MemInAddr  = 12'h2dc; MemInData = 32'h5b;
@(posedge clk) #1 MemInAddr  = 12'h2dd; MemInData = 32'ha;
@(posedge clk) #1 MemInAddr  = 12'h2de; MemInData = 32'h7;
@(posedge clk) #1 MemInAddr  = 12'h2df; MemInData = 32'h27;
@(posedge clk) #1 MemInAddr  = 12'h2e0; MemInData = 32'h4d;
@(posedge clk) #1 MemInAddr  = 12'h2e1; MemInData = 32'h26;
@(posedge clk) #1 MemInAddr  = 12'h2e2; MemInData = 32'h39;
@(posedge clk) #1 MemInAddr  = 12'h2e3; MemInData = 32'h10;
@(posedge clk) #1 MemInAddr  = 12'h2e4; MemInData = 32'h63;
@(posedge clk) #1 MemInAddr  = 12'h2e5; MemInData = 32'h5f;
@(posedge clk) #1 MemInAddr  = 12'h2e6; MemInData = 32'h5;
@(posedge clk) #1 MemInAddr  = 12'h2e7; MemInData = 32'h42;
@(posedge clk) #1 MemInAddr  = 12'h2e8; MemInData = 32'h28;
@(posedge clk) #1 MemInAddr  = 12'h2e9; MemInData = 32'h34;
@(posedge clk) #1 MemInAddr  = 12'h2ea; MemInData = 32'h10;
@(posedge clk) #1 MemInAddr  = 12'h2eb; MemInData = 32'h39;
@(posedge clk) #1 MemInAddr  = 12'h2ec; MemInData = 32'h15;
@(posedge clk) #1 MemInAddr  = 12'h2ed; MemInData = 32'h12;
@(posedge clk) #1 MemInAddr  = 12'h2ee; MemInData = 32'he;
@(posedge clk) #1 MemInAddr  = 12'h2ef; MemInData = 32'h34;
@(posedge clk) #1 MemInAddr  = 12'h2f0; MemInData = 32'h19;
@(posedge clk) #1 MemInAddr  = 12'h2f1; MemInData = 32'h63;
@(posedge clk) #1 MemInAddr  = 12'h2f2; MemInData = 32'h4;
@(posedge clk) #1 MemInAddr  = 12'h2f3; MemInData = 32'h3e;
@(posedge clk) #1 MemInAddr  = 12'h2f4; MemInData = 32'h60;
@(posedge clk) #1 MemInAddr  = 12'h2f5; MemInData = 32'h12;
@(posedge clk) #1 MemInAddr  = 12'h2f6; MemInData = 32'h3d;
@(posedge clk) #1 MemInAddr  = 12'h2f7; MemInData = 32'h48;
@(posedge clk) #1 MemInAddr  = 12'h2f8; MemInData = 32'h44;
@(posedge clk) #1 MemInAddr  = 12'h2f9; MemInData = 32'h4c;
@(posedge clk) #1 MemInAddr  = 12'h2fa; MemInData = 32'h27;
@(posedge clk) #1 MemInAddr  = 12'h2fb; MemInData = 32'h1e;
@(posedge clk) #1 MemInAddr  = 12'h2fc; MemInData = 32'h3e;
@(posedge clk) #1 MemInAddr  = 12'h2fd; MemInData = 32'h53;
@(posedge clk) #1 MemInAddr  = 12'h2fe; MemInData = 32'h4d;
@(posedge clk) #1 MemInAddr  = 12'h2ff; MemInData = 32'h10;
        






        @(posedge clk) #1 WEmem = 0;
        @(posedge clk) #1 RESETvcu = 1;
        @(posedge clk) #1 memWRTDone = 1;
        
    end



endmodule





