
ProjetA25_CentreDeTri.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009fe4  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000001c  0800a16c  0800a16c  0000b16c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a188  0800a188  0000c65c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a188  0800a188  0000b188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a190  0800a190  0000c65c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a190  0800a190  0000b190  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a194  0800a194  0000b194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000065c  20000000  0800a198  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000c65c  2**0
                  CONTENTS
 10 .bss          00000a08  2000065c  2000065c  0000c65c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20001064  20001064  0000c65c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000c65c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00019014  00000000  00000000  0000c68c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000042f4  00000000  00000000  000256a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000015e0  00000000  00000000  00029998  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000010b7  00000000  00000000  0002af78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002505a  00000000  00000000  0002c02f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001d7e1  00000000  00000000  00051089  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d43c8  00000000  00000000  0006e86a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00142c32  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005de8  00000000  00000000  00142c78  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000076  00000000  00000000  00148a60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000065c 	.word	0x2000065c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800a154 	.word	0x0800a154

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000660 	.word	0x20000660
 80001c4:	0800a154 	.word	0x0800a154

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80001dc:	f000 b988 	b.w	80004f0 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	468e      	mov	lr, r1
 8000200:	4604      	mov	r4, r0
 8000202:	4688      	mov	r8, r1
 8000204:	2b00      	cmp	r3, #0
 8000206:	d14a      	bne.n	800029e <__udivmoddi4+0xa6>
 8000208:	428a      	cmp	r2, r1
 800020a:	4617      	mov	r7, r2
 800020c:	d962      	bls.n	80002d4 <__udivmoddi4+0xdc>
 800020e:	fab2 f682 	clz	r6, r2
 8000212:	b14e      	cbz	r6, 8000228 <__udivmoddi4+0x30>
 8000214:	f1c6 0320 	rsb	r3, r6, #32
 8000218:	fa01 f806 	lsl.w	r8, r1, r6
 800021c:	fa20 f303 	lsr.w	r3, r0, r3
 8000220:	40b7      	lsls	r7, r6
 8000222:	ea43 0808 	orr.w	r8, r3, r8
 8000226:	40b4      	lsls	r4, r6
 8000228:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800022c:	fa1f fc87 	uxth.w	ip, r7
 8000230:	fbb8 f1fe 	udiv	r1, r8, lr
 8000234:	0c23      	lsrs	r3, r4, #16
 8000236:	fb0e 8811 	mls	r8, lr, r1, r8
 800023a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800023e:	fb01 f20c 	mul.w	r2, r1, ip
 8000242:	429a      	cmp	r2, r3
 8000244:	d909      	bls.n	800025a <__udivmoddi4+0x62>
 8000246:	18fb      	adds	r3, r7, r3
 8000248:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 800024c:	f080 80ea 	bcs.w	8000424 <__udivmoddi4+0x22c>
 8000250:	429a      	cmp	r2, r3
 8000252:	f240 80e7 	bls.w	8000424 <__udivmoddi4+0x22c>
 8000256:	3902      	subs	r1, #2
 8000258:	443b      	add	r3, r7
 800025a:	1a9a      	subs	r2, r3, r2
 800025c:	b2a3      	uxth	r3, r4
 800025e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000262:	fb0e 2210 	mls	r2, lr, r0, r2
 8000266:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800026a:	fb00 fc0c 	mul.w	ip, r0, ip
 800026e:	459c      	cmp	ip, r3
 8000270:	d909      	bls.n	8000286 <__udivmoddi4+0x8e>
 8000272:	18fb      	adds	r3, r7, r3
 8000274:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000278:	f080 80d6 	bcs.w	8000428 <__udivmoddi4+0x230>
 800027c:	459c      	cmp	ip, r3
 800027e:	f240 80d3 	bls.w	8000428 <__udivmoddi4+0x230>
 8000282:	443b      	add	r3, r7
 8000284:	3802      	subs	r0, #2
 8000286:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800028a:	eba3 030c 	sub.w	r3, r3, ip
 800028e:	2100      	movs	r1, #0
 8000290:	b11d      	cbz	r5, 800029a <__udivmoddi4+0xa2>
 8000292:	40f3      	lsrs	r3, r6
 8000294:	2200      	movs	r2, #0
 8000296:	e9c5 3200 	strd	r3, r2, [r5]
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d905      	bls.n	80002ae <__udivmoddi4+0xb6>
 80002a2:	b10d      	cbz	r5, 80002a8 <__udivmoddi4+0xb0>
 80002a4:	e9c5 0100 	strd	r0, r1, [r5]
 80002a8:	2100      	movs	r1, #0
 80002aa:	4608      	mov	r0, r1
 80002ac:	e7f5      	b.n	800029a <__udivmoddi4+0xa2>
 80002ae:	fab3 f183 	clz	r1, r3
 80002b2:	2900      	cmp	r1, #0
 80002b4:	d146      	bne.n	8000344 <__udivmoddi4+0x14c>
 80002b6:	4573      	cmp	r3, lr
 80002b8:	d302      	bcc.n	80002c0 <__udivmoddi4+0xc8>
 80002ba:	4282      	cmp	r2, r0
 80002bc:	f200 8105 	bhi.w	80004ca <__udivmoddi4+0x2d2>
 80002c0:	1a84      	subs	r4, r0, r2
 80002c2:	eb6e 0203 	sbc.w	r2, lr, r3
 80002c6:	2001      	movs	r0, #1
 80002c8:	4690      	mov	r8, r2
 80002ca:	2d00      	cmp	r5, #0
 80002cc:	d0e5      	beq.n	800029a <__udivmoddi4+0xa2>
 80002ce:	e9c5 4800 	strd	r4, r8, [r5]
 80002d2:	e7e2      	b.n	800029a <__udivmoddi4+0xa2>
 80002d4:	2a00      	cmp	r2, #0
 80002d6:	f000 8090 	beq.w	80003fa <__udivmoddi4+0x202>
 80002da:	fab2 f682 	clz	r6, r2
 80002de:	2e00      	cmp	r6, #0
 80002e0:	f040 80a4 	bne.w	800042c <__udivmoddi4+0x234>
 80002e4:	1a8a      	subs	r2, r1, r2
 80002e6:	0c03      	lsrs	r3, r0, #16
 80002e8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002ec:	b280      	uxth	r0, r0
 80002ee:	b2bc      	uxth	r4, r7
 80002f0:	2101      	movs	r1, #1
 80002f2:	fbb2 fcfe 	udiv	ip, r2, lr
 80002f6:	fb0e 221c 	mls	r2, lr, ip, r2
 80002fa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002fe:	fb04 f20c 	mul.w	r2, r4, ip
 8000302:	429a      	cmp	r2, r3
 8000304:	d907      	bls.n	8000316 <__udivmoddi4+0x11e>
 8000306:	18fb      	adds	r3, r7, r3
 8000308:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 800030c:	d202      	bcs.n	8000314 <__udivmoddi4+0x11c>
 800030e:	429a      	cmp	r2, r3
 8000310:	f200 80e0 	bhi.w	80004d4 <__udivmoddi4+0x2dc>
 8000314:	46c4      	mov	ip, r8
 8000316:	1a9b      	subs	r3, r3, r2
 8000318:	fbb3 f2fe 	udiv	r2, r3, lr
 800031c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000320:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000324:	fb02 f404 	mul.w	r4, r2, r4
 8000328:	429c      	cmp	r4, r3
 800032a:	d907      	bls.n	800033c <__udivmoddi4+0x144>
 800032c:	18fb      	adds	r3, r7, r3
 800032e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000332:	d202      	bcs.n	800033a <__udivmoddi4+0x142>
 8000334:	429c      	cmp	r4, r3
 8000336:	f200 80ca 	bhi.w	80004ce <__udivmoddi4+0x2d6>
 800033a:	4602      	mov	r2, r0
 800033c:	1b1b      	subs	r3, r3, r4
 800033e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000342:	e7a5      	b.n	8000290 <__udivmoddi4+0x98>
 8000344:	f1c1 0620 	rsb	r6, r1, #32
 8000348:	408b      	lsls	r3, r1
 800034a:	fa22 f706 	lsr.w	r7, r2, r6
 800034e:	431f      	orrs	r7, r3
 8000350:	fa0e f401 	lsl.w	r4, lr, r1
 8000354:	fa20 f306 	lsr.w	r3, r0, r6
 8000358:	fa2e fe06 	lsr.w	lr, lr, r6
 800035c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000360:	4323      	orrs	r3, r4
 8000362:	fa00 f801 	lsl.w	r8, r0, r1
 8000366:	fa1f fc87 	uxth.w	ip, r7
 800036a:	fbbe f0f9 	udiv	r0, lr, r9
 800036e:	0c1c      	lsrs	r4, r3, #16
 8000370:	fb09 ee10 	mls	lr, r9, r0, lr
 8000374:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000378:	fb00 fe0c 	mul.w	lr, r0, ip
 800037c:	45a6      	cmp	lr, r4
 800037e:	fa02 f201 	lsl.w	r2, r2, r1
 8000382:	d909      	bls.n	8000398 <__udivmoddi4+0x1a0>
 8000384:	193c      	adds	r4, r7, r4
 8000386:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 800038a:	f080 809c 	bcs.w	80004c6 <__udivmoddi4+0x2ce>
 800038e:	45a6      	cmp	lr, r4
 8000390:	f240 8099 	bls.w	80004c6 <__udivmoddi4+0x2ce>
 8000394:	3802      	subs	r0, #2
 8000396:	443c      	add	r4, r7
 8000398:	eba4 040e 	sub.w	r4, r4, lr
 800039c:	fa1f fe83 	uxth.w	lr, r3
 80003a0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003a4:	fb09 4413 	mls	r4, r9, r3, r4
 80003a8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003ac:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b0:	45a4      	cmp	ip, r4
 80003b2:	d908      	bls.n	80003c6 <__udivmoddi4+0x1ce>
 80003b4:	193c      	adds	r4, r7, r4
 80003b6:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80003ba:	f080 8082 	bcs.w	80004c2 <__udivmoddi4+0x2ca>
 80003be:	45a4      	cmp	ip, r4
 80003c0:	d97f      	bls.n	80004c2 <__udivmoddi4+0x2ca>
 80003c2:	3b02      	subs	r3, #2
 80003c4:	443c      	add	r4, r7
 80003c6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003ca:	eba4 040c 	sub.w	r4, r4, ip
 80003ce:	fba0 ec02 	umull	lr, ip, r0, r2
 80003d2:	4564      	cmp	r4, ip
 80003d4:	4673      	mov	r3, lr
 80003d6:	46e1      	mov	r9, ip
 80003d8:	d362      	bcc.n	80004a0 <__udivmoddi4+0x2a8>
 80003da:	d05f      	beq.n	800049c <__udivmoddi4+0x2a4>
 80003dc:	b15d      	cbz	r5, 80003f6 <__udivmoddi4+0x1fe>
 80003de:	ebb8 0203 	subs.w	r2, r8, r3
 80003e2:	eb64 0409 	sbc.w	r4, r4, r9
 80003e6:	fa04 f606 	lsl.w	r6, r4, r6
 80003ea:	fa22 f301 	lsr.w	r3, r2, r1
 80003ee:	431e      	orrs	r6, r3
 80003f0:	40cc      	lsrs	r4, r1
 80003f2:	e9c5 6400 	strd	r6, r4, [r5]
 80003f6:	2100      	movs	r1, #0
 80003f8:	e74f      	b.n	800029a <__udivmoddi4+0xa2>
 80003fa:	fbb1 fcf2 	udiv	ip, r1, r2
 80003fe:	0c01      	lsrs	r1, r0, #16
 8000400:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000404:	b280      	uxth	r0, r0
 8000406:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800040a:	463b      	mov	r3, r7
 800040c:	4638      	mov	r0, r7
 800040e:	463c      	mov	r4, r7
 8000410:	46b8      	mov	r8, r7
 8000412:	46be      	mov	lr, r7
 8000414:	2620      	movs	r6, #32
 8000416:	fbb1 f1f7 	udiv	r1, r1, r7
 800041a:	eba2 0208 	sub.w	r2, r2, r8
 800041e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000422:	e766      	b.n	80002f2 <__udivmoddi4+0xfa>
 8000424:	4601      	mov	r1, r0
 8000426:	e718      	b.n	800025a <__udivmoddi4+0x62>
 8000428:	4610      	mov	r0, r2
 800042a:	e72c      	b.n	8000286 <__udivmoddi4+0x8e>
 800042c:	f1c6 0220 	rsb	r2, r6, #32
 8000430:	fa2e f302 	lsr.w	r3, lr, r2
 8000434:	40b7      	lsls	r7, r6
 8000436:	40b1      	lsls	r1, r6
 8000438:	fa20 f202 	lsr.w	r2, r0, r2
 800043c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000440:	430a      	orrs	r2, r1
 8000442:	fbb3 f8fe 	udiv	r8, r3, lr
 8000446:	b2bc      	uxth	r4, r7
 8000448:	fb0e 3318 	mls	r3, lr, r8, r3
 800044c:	0c11      	lsrs	r1, r2, #16
 800044e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000452:	fb08 f904 	mul.w	r9, r8, r4
 8000456:	40b0      	lsls	r0, r6
 8000458:	4589      	cmp	r9, r1
 800045a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800045e:	b280      	uxth	r0, r0
 8000460:	d93e      	bls.n	80004e0 <__udivmoddi4+0x2e8>
 8000462:	1879      	adds	r1, r7, r1
 8000464:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000468:	d201      	bcs.n	800046e <__udivmoddi4+0x276>
 800046a:	4589      	cmp	r9, r1
 800046c:	d81f      	bhi.n	80004ae <__udivmoddi4+0x2b6>
 800046e:	eba1 0109 	sub.w	r1, r1, r9
 8000472:	fbb1 f9fe 	udiv	r9, r1, lr
 8000476:	fb09 f804 	mul.w	r8, r9, r4
 800047a:	fb0e 1119 	mls	r1, lr, r9, r1
 800047e:	b292      	uxth	r2, r2
 8000480:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000484:	4542      	cmp	r2, r8
 8000486:	d229      	bcs.n	80004dc <__udivmoddi4+0x2e4>
 8000488:	18ba      	adds	r2, r7, r2
 800048a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 800048e:	d2c4      	bcs.n	800041a <__udivmoddi4+0x222>
 8000490:	4542      	cmp	r2, r8
 8000492:	d2c2      	bcs.n	800041a <__udivmoddi4+0x222>
 8000494:	f1a9 0102 	sub.w	r1, r9, #2
 8000498:	443a      	add	r2, r7
 800049a:	e7be      	b.n	800041a <__udivmoddi4+0x222>
 800049c:	45f0      	cmp	r8, lr
 800049e:	d29d      	bcs.n	80003dc <__udivmoddi4+0x1e4>
 80004a0:	ebbe 0302 	subs.w	r3, lr, r2
 80004a4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004a8:	3801      	subs	r0, #1
 80004aa:	46e1      	mov	r9, ip
 80004ac:	e796      	b.n	80003dc <__udivmoddi4+0x1e4>
 80004ae:	eba7 0909 	sub.w	r9, r7, r9
 80004b2:	4449      	add	r1, r9
 80004b4:	f1a8 0c02 	sub.w	ip, r8, #2
 80004b8:	fbb1 f9fe 	udiv	r9, r1, lr
 80004bc:	fb09 f804 	mul.w	r8, r9, r4
 80004c0:	e7db      	b.n	800047a <__udivmoddi4+0x282>
 80004c2:	4673      	mov	r3, lr
 80004c4:	e77f      	b.n	80003c6 <__udivmoddi4+0x1ce>
 80004c6:	4650      	mov	r0, sl
 80004c8:	e766      	b.n	8000398 <__udivmoddi4+0x1a0>
 80004ca:	4608      	mov	r0, r1
 80004cc:	e6fd      	b.n	80002ca <__udivmoddi4+0xd2>
 80004ce:	443b      	add	r3, r7
 80004d0:	3a02      	subs	r2, #2
 80004d2:	e733      	b.n	800033c <__udivmoddi4+0x144>
 80004d4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004d8:	443b      	add	r3, r7
 80004da:	e71c      	b.n	8000316 <__udivmoddi4+0x11e>
 80004dc:	4649      	mov	r1, r9
 80004de:	e79c      	b.n	800041a <__udivmoddi4+0x222>
 80004e0:	eba1 0109 	sub.w	r1, r1, r9
 80004e4:	46c4      	mov	ip, r8
 80004e6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004ea:	fb09 f804 	mul.w	r8, r9, r4
 80004ee:	e7c4      	b.n	800047a <__udivmoddi4+0x282>

080004f0 <__aeabi_idiv0>:
 80004f0:	4770      	bx	lr
 80004f2:	bf00      	nop

080004f4 <vOutputGLcd>:
//    Equate : Aucun	
//    #Define : Aucun   
//                                    
//******************************************************************************   
void vOutputGLcd(uint8_t ucAdresse, uint8_t ucDonnee)
{   
 80004f4:	b580      	push	{r7, lr}
 80004f6:	b084      	sub	sp, #16
 80004f8:	af00      	add	r7, sp, #0
 80004fa:	4603      	mov	r3, r0
 80004fc:	460a      	mov	r2, r1
 80004fe:	71fb      	strb	r3, [r7, #7]
 8000500:	4613      	mov	r3, r2
 8000502:	71bb      	strb	r3, [r7, #6]
  uint8_t ucTest; 
  
  ucTest = ucReadIO (CS0, 1, ADRBUSYFLAG);  
 8000504:	2204      	movs	r2, #4
 8000506:	2101      	movs	r1, #1
 8000508:	2000      	movs	r0, #0
 800050a:	f000 f9cb 	bl	80008a4 <ucReadIO>
 800050e:	4603      	mov	r3, r0
 8000510:	73fb      	strb	r3, [r7, #15]
  while ((ucTest & 0x80) == 0x80)                    //Attente du BUSY FLAG.
 8000512:	e006      	b.n	8000522 <vOutputGLcd+0x2e>
    ucTest = ucReadIO (CS0, 1, ADRBUSYFLAG);
 8000514:	2204      	movs	r2, #4
 8000516:	2101      	movs	r1, #1
 8000518:	2000      	movs	r0, #0
 800051a:	f000 f9c3 	bl	80008a4 <ucReadIO>
 800051e:	4603      	mov	r3, r0
 8000520:	73fb      	strb	r3, [r7, #15]
  while ((ucTest & 0x80) == 0x80)                    //Attente du BUSY FLAG.
 8000522:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000526:	2b00      	cmp	r3, #0
 8000528:	dbf4      	blt.n	8000514 <vOutputGLcd+0x20>
  
  vWriteIO(ucDonnee, CS0, 1, (ucAdresse & 0x0B));    //Ecriture de la donnee.
 800052a:	79fb      	ldrb	r3, [r7, #7]
 800052c:	f003 030b 	and.w	r3, r3, #11
 8000530:	b2db      	uxtb	r3, r3
 8000532:	79b8      	ldrb	r0, [r7, #6]
 8000534:	2201      	movs	r2, #1
 8000536:	2100      	movs	r1, #0
 8000538:	f000 fb46 	bl	8000bc8 <vWriteIO>
}    
 800053c:	bf00      	nop
 800053e:	3710      	adds	r7, #16
 8000540:	46bd      	mov	sp, r7
 8000542:	bd80      	pop	{r7, pc}

08000544 <vInitGLcd>:
//    Equate : Aucun	
//    #Define : Aucun
//                                    
//******************************************************************************
void vInitGLcd(void)
{
 8000544:	b580      	push	{r7, lr}
 8000546:	af00      	add	r7, sp, #0
//Cote gauche 
  vOutputGLcd(ADRINSTRLEFTW, 0x3E);  //Display OFF. 
 8000548:	213e      	movs	r1, #62	@ 0x3e
 800054a:	2002      	movs	r0, #2
 800054c:	f7ff ffd2 	bl	80004f4 <vOutputGLcd>
  vOutputGLcd(ADRINSTRLEFTW, 0xC0);  //Start line.     
 8000550:	21c0      	movs	r1, #192	@ 0xc0
 8000552:	2002      	movs	r0, #2
 8000554:	f7ff ffce 	bl	80004f4 <vOutputGLcd>
  vOutputGLcd(ADRINSTRLEFTW, 0xB8);  //Page a 0.
 8000558:	21b8      	movs	r1, #184	@ 0xb8
 800055a:	2002      	movs	r0, #2
 800055c:	f7ff ffca 	bl	80004f4 <vOutputGLcd>
  vOutputGLcd(ADRINSTRLEFTW, 0x40);  //Adresse Y a 0.      
 8000560:	2140      	movs	r1, #64	@ 0x40
 8000562:	2002      	movs	r0, #2
 8000564:	f7ff ffc6 	bl	80004f4 <vOutputGLcd>
  vOutputGLcd(ADRINSTRLEFTW, 0x3F);  //Display ON.
 8000568:	213f      	movs	r1, #63	@ 0x3f
 800056a:	2002      	movs	r0, #2
 800056c:	f7ff ffc2 	bl	80004f4 <vOutputGLcd>
//Cote droit  
  vOutputGLcd(ADRINSTRRIGHTW, 0x3E);  //Display OFF.
 8000570:	213e      	movs	r1, #62	@ 0x3e
 8000572:	2001      	movs	r0, #1
 8000574:	f7ff ffbe 	bl	80004f4 <vOutputGLcd>
  vOutputGLcd(ADRINSTRRIGHTW, 0xC0);  //Start line.     
 8000578:	21c0      	movs	r1, #192	@ 0xc0
 800057a:	2001      	movs	r0, #1
 800057c:	f7ff ffba 	bl	80004f4 <vOutputGLcd>
  vOutputGLcd(ADRINSTRRIGHTW, 0xB8);  //Page a 0.
 8000580:	21b8      	movs	r1, #184	@ 0xb8
 8000582:	2001      	movs	r0, #1
 8000584:	f7ff ffb6 	bl	80004f4 <vOutputGLcd>
  vOutputGLcd(ADRINSTRRIGHTW, 0x40);  //Adresse Y a 0.      
 8000588:	2140      	movs	r1, #64	@ 0x40
 800058a:	2001      	movs	r0, #1
 800058c:	f7ff ffb2 	bl	80004f4 <vOutputGLcd>
  vOutputGLcd(ADRINSTRRIGHTW, 0x3F);  //Display ON.
 8000590:	213f      	movs	r1, #63	@ 0x3f
 8000592:	2001      	movs	r0, #1
 8000594:	f7ff ffae 	bl	80004f4 <vOutputGLcd>
}
 8000598:	bf00      	nop
 800059a:	bd80      	pop	{r7, pc}

0800059c <vClearGLcd>:
//    Equate : Aucun
//    #Define : ADRINSTRRIGHTW, ADRINSTRLEFTW, ADRDATALEFTW, ADRDATARIGHTW
//                                    
//******************************************************************************
void vClearGLcd(uint8_t ucData)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b084      	sub	sp, #16
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	4603      	mov	r3, r0
 80005a4:	71fb      	strb	r3, [r7, #7]
  int i, j;

  for (j=0; j<8; j++)
 80005a6:	2300      	movs	r3, #0
 80005a8:	60bb      	str	r3, [r7, #8]
 80005aa:	e02e      	b.n	800060a <vClearGLcd+0x6e>
  {              
    vOutputGLcd(ADRINSTRRIGHTW, (0xB8+j));  //Page                                 
 80005ac:	68bb      	ldr	r3, [r7, #8]
 80005ae:	b2db      	uxtb	r3, r3
 80005b0:	3b48      	subs	r3, #72	@ 0x48
 80005b2:	b2db      	uxtb	r3, r3
 80005b4:	4619      	mov	r1, r3
 80005b6:	2001      	movs	r0, #1
 80005b8:	f7ff ff9c 	bl	80004f4 <vOutputGLcd>
    vOutputGLcd(ADRINSTRLEFTW, (0xB8+j));   //Page    
 80005bc:	68bb      	ldr	r3, [r7, #8]
 80005be:	b2db      	uxtb	r3, r3
 80005c0:	3b48      	subs	r3, #72	@ 0x48
 80005c2:	b2db      	uxtb	r3, r3
 80005c4:	4619      	mov	r1, r3
 80005c6:	2002      	movs	r0, #2
 80005c8:	f7ff ff94 	bl	80004f4 <vOutputGLcd>
    for (i=0; i<64; i++)
 80005cc:	2300      	movs	r3, #0
 80005ce:	60fb      	str	r3, [r7, #12]
 80005d0:	e007      	b.n	80005e2 <vClearGLcd+0x46>
    {
      vOutputGLcd(ADRDATALEFTW, ucData); 
 80005d2:	79fb      	ldrb	r3, [r7, #7]
 80005d4:	4619      	mov	r1, r3
 80005d6:	200a      	movs	r0, #10
 80005d8:	f7ff ff8c 	bl	80004f4 <vOutputGLcd>
    for (i=0; i<64; i++)
 80005dc:	68fb      	ldr	r3, [r7, #12]
 80005de:	3301      	adds	r3, #1
 80005e0:	60fb      	str	r3, [r7, #12]
 80005e2:	68fb      	ldr	r3, [r7, #12]
 80005e4:	2b3f      	cmp	r3, #63	@ 0x3f
 80005e6:	ddf4      	ble.n	80005d2 <vClearGLcd+0x36>
    }     
    for (i=0; i<64; i++)
 80005e8:	2300      	movs	r3, #0
 80005ea:	60fb      	str	r3, [r7, #12]
 80005ec:	e007      	b.n	80005fe <vClearGLcd+0x62>
    {
      vOutputGLcd(ADRDATARIGHTW, ucData); 
 80005ee:	79fb      	ldrb	r3, [r7, #7]
 80005f0:	4619      	mov	r1, r3
 80005f2:	2009      	movs	r0, #9
 80005f4:	f7ff ff7e 	bl	80004f4 <vOutputGLcd>
    for (i=0; i<64; i++)
 80005f8:	68fb      	ldr	r3, [r7, #12]
 80005fa:	3301      	adds	r3, #1
 80005fc:	60fb      	str	r3, [r7, #12]
 80005fe:	68fb      	ldr	r3, [r7, #12]
 8000600:	2b3f      	cmp	r3, #63	@ 0x3f
 8000602:	ddf4      	ble.n	80005ee <vClearGLcd+0x52>
  for (j=0; j<8; j++)
 8000604:	68bb      	ldr	r3, [r7, #8]
 8000606:	3301      	adds	r3, #1
 8000608:	60bb      	str	r3, [r7, #8]
 800060a:	68bb      	ldr	r3, [r7, #8]
 800060c:	2b07      	cmp	r3, #7
 800060e:	ddcd      	ble.n	80005ac <vClearGLcd+0x10>
    }     
  }     
}   
 8000610:	bf00      	nop
 8000612:	bf00      	nop
 8000614:	3710      	adds	r7, #16
 8000616:	46bd      	mov	sp, r7
 8000618:	bd80      	pop	{r7, pc}
	...

0800061c <vPutCharGLcd>:
//    Equate : Aucun	
//    #Define : Aucun
//                                    
//******************************************************************************
void vPutCharGLcd(uint8_t ucChar, uint8_t ucLigne, uint8_t ucColonne, uint8_t ucFont)
{      
 800061c:	b590      	push	{r4, r7, lr}
 800061e:	b085      	sub	sp, #20
 8000620:	af00      	add	r7, sp, #0
 8000622:	4604      	mov	r4, r0
 8000624:	4608      	mov	r0, r1
 8000626:	4611      	mov	r1, r2
 8000628:	461a      	mov	r2, r3
 800062a:	4623      	mov	r3, r4
 800062c:	71fb      	strb	r3, [r7, #7]
 800062e:	4603      	mov	r3, r0
 8000630:	71bb      	strb	r3, [r7, #6]
 8000632:	460b      	mov	r3, r1
 8000634:	717b      	strb	r3, [r7, #5]
 8000636:	4613      	mov	r3, r2
 8000638:	713b      	strb	r3, [r7, #4]
uint8_t ucAdresse; 
int8_t i, iChar; 
uint8_t ucX, ucData;  
  iChar = ucChar - 0x20;                //Choix de la ligne dans le tableau.  
 800063a:	79fb      	ldrb	r3, [r7, #7]
 800063c:	3b20      	subs	r3, #32
 800063e:	b2db      	uxtb	r3, r3
 8000640:	733b      	strb	r3, [r7, #12]
  if (ucFont == 3)                      //Si on utilise le font de 3 pixels.
 8000642:	793b      	ldrb	r3, [r7, #4]
 8000644:	2b03      	cmp	r3, #3
 8000646:	d102      	bne.n	800064e <vPutCharGLcd+0x32>
  {
    ucX = (ucColonne * 4);              //Calcul de la position en X.
 8000648:	797b      	ldrb	r3, [r7, #5]
 800064a:	009b      	lsls	r3, r3, #2
 800064c:	737b      	strb	r3, [r7, #13]
  }
  if (ucFont == 5)                      //Si on utilise le font de 5 pixels.
 800064e:	793b      	ldrb	r3, [r7, #4]
 8000650:	2b05      	cmp	r3, #5
 8000652:	d107      	bne.n	8000664 <vPutCharGLcd+0x48>
  { 
    ucX = ((ucColonne * 6) + 4);        //Calcul de la position en X.
 8000654:	797b      	ldrb	r3, [r7, #5]
 8000656:	461a      	mov	r2, r3
 8000658:	0052      	lsls	r2, r2, #1
 800065a:	4413      	add	r3, r2
 800065c:	005b      	lsls	r3, r3, #1
 800065e:	b2db      	uxtb	r3, r3
 8000660:	3304      	adds	r3, #4
 8000662:	737b      	strb	r3, [r7, #13]
  }
  if (ucFont == 7)                      //Si on utilise le font de 3 pixels.
 8000664:	793b      	ldrb	r3, [r7, #4]
 8000666:	2b07      	cmp	r3, #7
 8000668:	d102      	bne.n	8000670 <vPutCharGLcd+0x54>
  {
    ucX = (ucColonne * 8);              //Calcul de la position en X.
 800066a:	797b      	ldrb	r3, [r7, #5]
 800066c:	00db      	lsls	r3, r3, #3
 800066e:	737b      	strb	r3, [r7, #13]
  }                                      
  //Choix du cote de l'ecran    
  if (ucX >= 64) 
 8000670:	7b7b      	ldrb	r3, [r7, #13]
 8000672:	2b3f      	cmp	r3, #63	@ 0x3f
 8000674:	d905      	bls.n	8000682 <vPutCharGLcd+0x66>
  { 
    ucAdresse = ADRDATARIGHTW;
 8000676:	2309      	movs	r3, #9
 8000678:	73fb      	strb	r3, [r7, #15]
    ucX = ucX - 64;
 800067a:	7b7b      	ldrb	r3, [r7, #13]
 800067c:	3b40      	subs	r3, #64	@ 0x40
 800067e:	737b      	strb	r3, [r7, #13]
 8000680:	e001      	b.n	8000686 <vPutCharGLcd+0x6a>
  }  
  else
    ucAdresse = ADRDATALEFTW;     
 8000682:	230a      	movs	r3, #10
 8000684:	73fb      	strb	r3, [r7, #15]
//Position de l'adresse Y.
  ucData = 0x40 | ucX;  
 8000686:	7b7b      	ldrb	r3, [r7, #13]
 8000688:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800068c:	72fb      	strb	r3, [r7, #11]
//  LCDDI = 0;    
  vOutputGLcd((ucAdresse & 0x07), ucData);
 800068e:	7bfb      	ldrb	r3, [r7, #15]
 8000690:	f003 0307 	and.w	r3, r3, #7
 8000694:	b2db      	uxtb	r3, r3
 8000696:	7afa      	ldrb	r2, [r7, #11]
 8000698:	4611      	mov	r1, r2
 800069a:	4618      	mov	r0, r3
 800069c:	f7ff ff2a 	bl	80004f4 <vOutputGLcd>
//Position de la page. 
  ucData = 0xB8 | ucLigne;
 80006a0:	79bb      	ldrb	r3, [r7, #6]
 80006a2:	f063 0347 	orn	r3, r3, #71	@ 0x47
 80006a6:	72fb      	strb	r3, [r7, #11]
  vOutputGLcd((ucAdresse & 0x07), ucData); 
 80006a8:	7bfb      	ldrb	r3, [r7, #15]
 80006aa:	f003 0307 	and.w	r3, r3, #7
 80006ae:	b2db      	uxtb	r3, r3
 80006b0:	7afa      	ldrb	r2, [r7, #11]
 80006b2:	4611      	mov	r1, r2
 80006b4:	4618      	mov	r0, r3
 80006b6:	f7ff ff1d 	bl	80004f4 <vOutputGLcd>
//  LCDDI = 1;     
  if (ucFont == 3)                      //Si on utilise le font de 3 pixels.
 80006ba:	793b      	ldrb	r3, [r7, #4]
 80006bc:	2b03      	cmp	r3, #3
 80006be:	d121      	bne.n	8000704 <vPutCharGLcd+0xe8>
  {
    for (i = 0; i <= 2; i++)
 80006c0:	2300      	movs	r3, #0
 80006c2:	73bb      	strb	r3, [r7, #14]
 80006c4:	e01a      	b.n	80006fc <vPutCharGLcd+0xe0>
    {    
      ucData = ucFontSystem3x6[iChar][i];
 80006c6:	f997 200c 	ldrsb.w	r2, [r7, #12]
 80006ca:	f997 100e 	ldrsb.w	r1, [r7, #14]
 80006ce:	4834      	ldr	r0, [pc, #208]	@ (80007a0 <vPutCharGLcd+0x184>)
 80006d0:	4613      	mov	r3, r2
 80006d2:	005b      	lsls	r3, r3, #1
 80006d4:	4413      	add	r3, r2
 80006d6:	4403      	add	r3, r0
 80006d8:	440b      	add	r3, r1
 80006da:	781b      	ldrb	r3, [r3, #0]
 80006dc:	72fb      	strb	r3, [r7, #11]
      vOutputGLcd((ucAdresse | 0x08), ucData);  
 80006de:	7bfb      	ldrb	r3, [r7, #15]
 80006e0:	f043 0308 	orr.w	r3, r3, #8
 80006e4:	b2db      	uxtb	r3, r3
 80006e6:	7afa      	ldrb	r2, [r7, #11]
 80006e8:	4611      	mov	r1, r2
 80006ea:	4618      	mov	r0, r3
 80006ec:	f7ff ff02 	bl	80004f4 <vOutputGLcd>
    for (i = 0; i <= 2; i++)
 80006f0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80006f4:	b2db      	uxtb	r3, r3
 80006f6:	3301      	adds	r3, #1
 80006f8:	b2db      	uxtb	r3, r3
 80006fa:	73bb      	strb	r3, [r7, #14]
 80006fc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000700:	2b02      	cmp	r3, #2
 8000702:	dde0      	ble.n	80006c6 <vPutCharGLcd+0xaa>
    }
  }
  if (ucFont == 5)                      //Si on utilise le font de 5 pixels.
 8000704:	793b      	ldrb	r3, [r7, #4]
 8000706:	2b05      	cmp	r3, #5
 8000708:	d121      	bne.n	800074e <vPutCharGLcd+0x132>
  { 
    for (i = 0; i <= 4; i++)
 800070a:	2300      	movs	r3, #0
 800070c:	73bb      	strb	r3, [r7, #14]
 800070e:	e01a      	b.n	8000746 <vPutCharGLcd+0x12a>
    {    
      ucData = ucFontSystem5x8[iChar][i];
 8000710:	f997 200c 	ldrsb.w	r2, [r7, #12]
 8000714:	f997 100e 	ldrsb.w	r1, [r7, #14]
 8000718:	4822      	ldr	r0, [pc, #136]	@ (80007a4 <vPutCharGLcd+0x188>)
 800071a:	4613      	mov	r3, r2
 800071c:	009b      	lsls	r3, r3, #2
 800071e:	4413      	add	r3, r2
 8000720:	4403      	add	r3, r0
 8000722:	440b      	add	r3, r1
 8000724:	781b      	ldrb	r3, [r3, #0]
 8000726:	72fb      	strb	r3, [r7, #11]
      vOutputGLcd((ucAdresse | 0x08), ucData);  
 8000728:	7bfb      	ldrb	r3, [r7, #15]
 800072a:	f043 0308 	orr.w	r3, r3, #8
 800072e:	b2db      	uxtb	r3, r3
 8000730:	7afa      	ldrb	r2, [r7, #11]
 8000732:	4611      	mov	r1, r2
 8000734:	4618      	mov	r0, r3
 8000736:	f7ff fedd 	bl	80004f4 <vOutputGLcd>
    for (i = 0; i <= 4; i++)
 800073a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800073e:	b2db      	uxtb	r3, r3
 8000740:	3301      	adds	r3, #1
 8000742:	b2db      	uxtb	r3, r3
 8000744:	73bb      	strb	r3, [r7, #14]
 8000746:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800074a:	2b04      	cmp	r3, #4
 800074c:	dde0      	ble.n	8000710 <vPutCharGLcd+0xf4>
    } 
  }
  if (ucFont == 7)                      //Si on utilise le font de 7 pixels.
 800074e:	793b      	ldrb	r3, [r7, #4]
 8000750:	2b07      	cmp	r3, #7
 8000752:	d121      	bne.n	8000798 <vPutCharGLcd+0x17c>
  {
    for (i = 0; i <= 6; i++)
 8000754:	2300      	movs	r3, #0
 8000756:	73bb      	strb	r3, [r7, #14]
 8000758:	e01a      	b.n	8000790 <vPutCharGLcd+0x174>
    {    
      ucData = ucFontSystem7x8[iChar][i];
 800075a:	f997 200c 	ldrsb.w	r2, [r7, #12]
 800075e:	f997 100e 	ldrsb.w	r1, [r7, #14]
 8000762:	4811      	ldr	r0, [pc, #68]	@ (80007a8 <vPutCharGLcd+0x18c>)
 8000764:	4613      	mov	r3, r2
 8000766:	00db      	lsls	r3, r3, #3
 8000768:	1a9b      	subs	r3, r3, r2
 800076a:	4403      	add	r3, r0
 800076c:	440b      	add	r3, r1
 800076e:	781b      	ldrb	r3, [r3, #0]
 8000770:	72fb      	strb	r3, [r7, #11]
      vOutputGLcd((ucAdresse | 0x08), ucData);  
 8000772:	7bfb      	ldrb	r3, [r7, #15]
 8000774:	f043 0308 	orr.w	r3, r3, #8
 8000778:	b2db      	uxtb	r3, r3
 800077a:	7afa      	ldrb	r2, [r7, #11]
 800077c:	4611      	mov	r1, r2
 800077e:	4618      	mov	r0, r3
 8000780:	f7ff feb8 	bl	80004f4 <vOutputGLcd>
    for (i = 0; i <= 6; i++)
 8000784:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000788:	b2db      	uxtb	r3, r3
 800078a:	3301      	adds	r3, #1
 800078c:	b2db      	uxtb	r3, r3
 800078e:	73bb      	strb	r3, [r7, #14]
 8000790:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000794:	2b06      	cmp	r3, #6
 8000796:	dde0      	ble.n	800075a <vPutCharGLcd+0x13e>
    }
  }
}
 8000798:	bf00      	nop
 800079a:	3714      	adds	r7, #20
 800079c:	46bd      	mov	sp, r7
 800079e:	bd90      	pop	{r4, r7, pc}
 80007a0:	20000000 	.word	0x20000000
 80007a4:	200000c4 	.word	0x200000c4
 80007a8:	200002ac 	.word	0x200002ac

080007ac <vPutStringGLcd>:
//    Equate : Aucun	
//    #Define : Aucun
//                                    
//******************************************************************************
void vPutStringGLcd(uint8_t ucTab[], int8_t iLigneLcd, uint8_t ucFont)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	b084      	sub	sp, #16
 80007b0:	af00      	add	r7, sp, #0
 80007b2:	6078      	str	r0, [r7, #4]
 80007b4:	460b      	mov	r3, r1
 80007b6:	70fb      	strb	r3, [r7, #3]
 80007b8:	4613      	mov	r3, r2
 80007ba:	70bb      	strb	r3, [r7, #2]
  int i; 
  {
     if (ucFont == 3)
 80007bc:	78bb      	ldrb	r3, [r7, #2]
 80007be:	2b03      	cmp	r3, #3
 80007c0:	d112      	bne.n	80007e8 <vPutStringGLcd+0x3c>
     {
        for (i = 0; i <= 31; i++)
 80007c2:	2300      	movs	r3, #0
 80007c4:	60fb      	str	r3, [r7, #12]
 80007c6:	e00c      	b.n	80007e2 <vPutStringGLcd+0x36>
        {
          vPutCharGLcd(ucTab[i], iLigneLcd, i, 3);
 80007c8:	68fb      	ldr	r3, [r7, #12]
 80007ca:	687a      	ldr	r2, [r7, #4]
 80007cc:	4413      	add	r3, r2
 80007ce:	7818      	ldrb	r0, [r3, #0]
 80007d0:	78f9      	ldrb	r1, [r7, #3]
 80007d2:	68fb      	ldr	r3, [r7, #12]
 80007d4:	b2da      	uxtb	r2, r3
 80007d6:	2303      	movs	r3, #3
 80007d8:	f7ff ff20 	bl	800061c <vPutCharGLcd>
        for (i = 0; i <= 31; i++)
 80007dc:	68fb      	ldr	r3, [r7, #12]
 80007de:	3301      	adds	r3, #1
 80007e0:	60fb      	str	r3, [r7, #12]
 80007e2:	68fb      	ldr	r3, [r7, #12]
 80007e4:	2b1f      	cmp	r3, #31
 80007e6:	ddef      	ble.n	80007c8 <vPutStringGLcd+0x1c>
        }
     }
     if (ucFont == 5)
 80007e8:	78bb      	ldrb	r3, [r7, #2]
 80007ea:	2b05      	cmp	r3, #5
 80007ec:	d112      	bne.n	8000814 <vPutStringGLcd+0x68>
     {
        for (i = 0; i <= 19; i++)
 80007ee:	2300      	movs	r3, #0
 80007f0:	60fb      	str	r3, [r7, #12]
 80007f2:	e00c      	b.n	800080e <vPutStringGLcd+0x62>
        {
          vPutCharGLcd(ucTab[i], iLigneLcd, i, 5);
 80007f4:	68fb      	ldr	r3, [r7, #12]
 80007f6:	687a      	ldr	r2, [r7, #4]
 80007f8:	4413      	add	r3, r2
 80007fa:	7818      	ldrb	r0, [r3, #0]
 80007fc:	78f9      	ldrb	r1, [r7, #3]
 80007fe:	68fb      	ldr	r3, [r7, #12]
 8000800:	b2da      	uxtb	r2, r3
 8000802:	2305      	movs	r3, #5
 8000804:	f7ff ff0a 	bl	800061c <vPutCharGLcd>
        for (i = 0; i <= 19; i++)
 8000808:	68fb      	ldr	r3, [r7, #12]
 800080a:	3301      	adds	r3, #1
 800080c:	60fb      	str	r3, [r7, #12]
 800080e:	68fb      	ldr	r3, [r7, #12]
 8000810:	2b13      	cmp	r3, #19
 8000812:	ddef      	ble.n	80007f4 <vPutStringGLcd+0x48>
        }
     } 
     if (ucFont == 7)
 8000814:	78bb      	ldrb	r3, [r7, #2]
 8000816:	2b07      	cmp	r3, #7
 8000818:	d112      	bne.n	8000840 <vPutStringGLcd+0x94>
     {
        for (i = 0; i <= 15; i++)
 800081a:	2300      	movs	r3, #0
 800081c:	60fb      	str	r3, [r7, #12]
 800081e:	e00c      	b.n	800083a <vPutStringGLcd+0x8e>
        {
          vPutCharGLcd(ucTab[i], iLigneLcd, i, 7);
 8000820:	68fb      	ldr	r3, [r7, #12]
 8000822:	687a      	ldr	r2, [r7, #4]
 8000824:	4413      	add	r3, r2
 8000826:	7818      	ldrb	r0, [r3, #0]
 8000828:	78f9      	ldrb	r1, [r7, #3]
 800082a:	68fb      	ldr	r3, [r7, #12]
 800082c:	b2da      	uxtb	r2, r3
 800082e:	2307      	movs	r3, #7
 8000830:	f7ff fef4 	bl	800061c <vPutCharGLcd>
        for (i = 0; i <= 15; i++)
 8000834:	68fb      	ldr	r3, [r7, #12]
 8000836:	3301      	adds	r3, #1
 8000838:	60fb      	str	r3, [r7, #12]
 800083a:	68fb      	ldr	r3, [r7, #12]
 800083c:	2b0f      	cmp	r3, #15
 800083e:	ddef      	ble.n	8000820 <vPutStringGLcd+0x74>
        }
     }
  }
}  
 8000840:	bf00      	nop
 8000842:	3710      	adds	r7, #16
 8000844:	46bd      	mov	sp, r7
 8000846:	bd80      	pop	{r7, pc}

08000848 <vData_IN>:
//    Equate : Aucun	
//    #Define : Aucun	
// 						
//******************************************************************************
void vData_IN (void)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	b086      	sub	sp, #24
 800084c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct;
  GPIO_InitStruct.Pin = D0_Pin|D1_Pin|D2_Pin|D3_Pin|D4_Pin|D5_Pin|D6_Pin|D7_Pin;
 800084e:	f44f 437f 	mov.w	r3, #65280	@ 0xff00
 8000852:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000854:	2300      	movs	r3, #0
 8000856:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000858:	2300      	movs	r3, #0
 800085a:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800085c:	1d3b      	adds	r3, r7, #4
 800085e:	4619      	mov	r1, r3
 8000860:	4803      	ldr	r0, [pc, #12]	@ (8000870 <vData_IN+0x28>)
 8000862:	f001 fc4b 	bl	80020fc <HAL_GPIO_Init>
}
 8000866:	bf00      	nop
 8000868:	3718      	adds	r7, #24
 800086a:	46bd      	mov	sp, r7
 800086c:	bd80      	pop	{r7, pc}
 800086e:	bf00      	nop
 8000870:	40021000 	.word	0x40021000

08000874 <vData_OUT>:
//    Equate : Aucun	
//    #Define : Aucun	
// 						
//******************************************************************************
void vData_OUT (void)
{
 8000874:	b580      	push	{r7, lr}
 8000876:	b086      	sub	sp, #24
 8000878:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct;
  GPIO_InitStruct.Pin = D0_Pin|D1_Pin|D2_Pin|D3_Pin|D4_Pin|D5_Pin|D6_Pin|D7_Pin;
 800087a:	f44f 437f 	mov.w	r3, #65280	@ 0xff00
 800087e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000880:	2301      	movs	r3, #1
 8000882:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000884:	2300      	movs	r3, #0
 8000886:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 8000888:	2300      	movs	r3, #0
 800088a:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800088c:	1d3b      	adds	r3, r7, #4
 800088e:	4619      	mov	r1, r3
 8000890:	4803      	ldr	r0, [pc, #12]	@ (80008a0 <vData_OUT+0x2c>)
 8000892:	f001 fc33 	bl	80020fc <HAL_GPIO_Init>
}
 8000896:	bf00      	nop
 8000898:	3718      	adds	r7, #24
 800089a:	46bd      	mov	sp, r7
 800089c:	bd80      	pop	{r7, pc}
 800089e:	bf00      	nop
 80008a0:	40021000 	.word	0x40021000

080008a4 <ucReadIO>:
//    Equate : Aucun	
//    #Define : Aucun	
// 	
//******************************************************************************
uint8_t ucReadIO (uint8_t CSx, uint8_t Level, uint8_t ucAdresse)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	b084      	sub	sp, #16
 80008a8:	af00      	add	r7, sp, #0
 80008aa:	4603      	mov	r3, r0
 80008ac:	71fb      	strb	r3, [r7, #7]
 80008ae:	460b      	mov	r3, r1
 80008b0:	71bb      	strb	r3, [r7, #6]
 80008b2:	4613      	mov	r3, r2
 80008b4:	717b      	strb	r3, [r7, #5]
   uint8_t ucData;                               //Variable associée à la structure.  
 }unData;  
                                                 //Nom de l'union.
 uint8_t ucLireDataIO;
  
 vData_IN ();                                    //Le port de Data est en 
 80008b6:	f7ff ffc7 	bl	8000848 <vData_IN>
                                                 //entrée. 
 //Affectation des lignes d'adresse.
 if ((ucAdresse & 0x01) != 0)
 80008ba:	797b      	ldrb	r3, [r7, #5]
 80008bc:	f003 0301 	and.w	r3, r3, #1
 80008c0:	2b00      	cmp	r3, #0
 80008c2:	d006      	beq.n	80008d2 <ucReadIO+0x2e>
   HAL_GPIO_WritePin(GPIOD, A0_Pin, GPIO_PIN_SET);
 80008c4:	2201      	movs	r2, #1
 80008c6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80008ca:	48bc      	ldr	r0, [pc, #752]	@ (8000bbc <ucReadIO+0x318>)
 80008cc:	f001 fdca 	bl	8002464 <HAL_GPIO_WritePin>
 80008d0:	e005      	b.n	80008de <ucReadIO+0x3a>
 else
   HAL_GPIO_WritePin(GPIOD, A0_Pin, GPIO_PIN_RESET);
 80008d2:	2200      	movs	r2, #0
 80008d4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80008d8:	48b8      	ldr	r0, [pc, #736]	@ (8000bbc <ucReadIO+0x318>)
 80008da:	f001 fdc3 	bl	8002464 <HAL_GPIO_WritePin>
 if ((ucAdresse & 0x02) != 0)
 80008de:	797b      	ldrb	r3, [r7, #5]
 80008e0:	f003 0302 	and.w	r3, r3, #2
 80008e4:	2b00      	cmp	r3, #0
 80008e6:	d006      	beq.n	80008f6 <ucReadIO+0x52>
   HAL_GPIO_WritePin(GPIOD, A1_Pin, GPIO_PIN_SET);
 80008e8:	2201      	movs	r2, #1
 80008ea:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80008ee:	48b3      	ldr	r0, [pc, #716]	@ (8000bbc <ucReadIO+0x318>)
 80008f0:	f001 fdb8 	bl	8002464 <HAL_GPIO_WritePin>
 80008f4:	e005      	b.n	8000902 <ucReadIO+0x5e>
 else
   HAL_GPIO_WritePin(GPIOD, A1_Pin, GPIO_PIN_RESET);
 80008f6:	2200      	movs	r2, #0
 80008f8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80008fc:	48af      	ldr	r0, [pc, #700]	@ (8000bbc <ucReadIO+0x318>)
 80008fe:	f001 fdb1 	bl	8002464 <HAL_GPIO_WritePin>
 if ((ucAdresse & 0x04) != 0)
 8000902:	797b      	ldrb	r3, [r7, #5]
 8000904:	f003 0304 	and.w	r3, r3, #4
 8000908:	2b00      	cmp	r3, #0
 800090a:	d006      	beq.n	800091a <ucReadIO+0x76>
   HAL_GPIO_WritePin(GPIOD, A2_Pin, GPIO_PIN_SET);
 800090c:	2201      	movs	r2, #1
 800090e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000912:	48aa      	ldr	r0, [pc, #680]	@ (8000bbc <ucReadIO+0x318>)
 8000914:	f001 fda6 	bl	8002464 <HAL_GPIO_WritePin>
 8000918:	e005      	b.n	8000926 <ucReadIO+0x82>
 else
   HAL_GPIO_WritePin(GPIOD, A2_Pin, GPIO_PIN_RESET);
 800091a:	2200      	movs	r2, #0
 800091c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000920:	48a6      	ldr	r0, [pc, #664]	@ (8000bbc <ucReadIO+0x318>)
 8000922:	f001 fd9f 	bl	8002464 <HAL_GPIO_WritePin>
 if ((ucAdresse & 0x08) != 0)
 8000926:	797b      	ldrb	r3, [r7, #5]
 8000928:	f003 0308 	and.w	r3, r3, #8
 800092c:	2b00      	cmp	r3, #0
 800092e:	d006      	beq.n	800093e <ucReadIO+0x9a>
   HAL_GPIO_WritePin(GPIOD, A3_Pin, GPIO_PIN_SET);
 8000930:	2201      	movs	r2, #1
 8000932:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000936:	48a1      	ldr	r0, [pc, #644]	@ (8000bbc <ucReadIO+0x318>)
 8000938:	f001 fd94 	bl	8002464 <HAL_GPIO_WritePin>
 800093c:	e005      	b.n	800094a <ucReadIO+0xa6>
 else
   HAL_GPIO_WritePin(GPIOD, A3_Pin, GPIO_PIN_RESET);
 800093e:	2200      	movs	r2, #0
 8000940:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000944:	489d      	ldr	r0, [pc, #628]	@ (8000bbc <ucReadIO+0x318>)
 8000946:	f001 fd8d 	bl	8002464 <HAL_GPIO_WritePin>
 if ((ucAdresse & 0x10) != 0)
 800094a:	797b      	ldrb	r3, [r7, #5]
 800094c:	f003 0310 	and.w	r3, r3, #16
 8000950:	2b00      	cmp	r3, #0
 8000952:	d005      	beq.n	8000960 <ucReadIO+0xbc>
   HAL_GPIO_WritePin(GPIOB, A4_Pin, GPIO_PIN_SET);
 8000954:	2201      	movs	r2, #1
 8000956:	2102      	movs	r1, #2
 8000958:	4899      	ldr	r0, [pc, #612]	@ (8000bc0 <ucReadIO+0x31c>)
 800095a:	f001 fd83 	bl	8002464 <HAL_GPIO_WritePin>
 800095e:	e004      	b.n	800096a <ucReadIO+0xc6>
 else
   HAL_GPIO_WritePin(GPIOB, A4_Pin, GPIO_PIN_RESET);
 8000960:	2200      	movs	r2, #0
 8000962:	2102      	movs	r1, #2
 8000964:	4896      	ldr	r0, [pc, #600]	@ (8000bc0 <ucReadIO+0x31c>)
 8000966:	f001 fd7d 	bl	8002464 <HAL_GPIO_WritePin>

//Choix du CS. 
  switch (CSx)                                 
 800096a:	79fb      	ldrb	r3, [r7, #7]
 800096c:	2b03      	cmp	r3, #3
 800096e:	d84f      	bhi.n	8000a10 <ucReadIO+0x16c>
 8000970:	a201      	add	r2, pc, #4	@ (adr r2, 8000978 <ucReadIO+0xd4>)
 8000972:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000976:	bf00      	nop
 8000978:	08000989 	.word	0x08000989
 800097c:	080009ab 	.word	0x080009ab
 8000980:	080009cd 	.word	0x080009cd
 8000984:	080009ef 	.word	0x080009ef
 {
 case 0 :
   if (Level == 0)
 8000988:	79bb      	ldrb	r3, [r7, #6]
 800098a:	2b00      	cmp	r3, #0
 800098c:	d106      	bne.n	800099c <ucReadIO+0xf8>
     HAL_GPIO_WritePin(GPIOB, CS0_Pin, GPIO_PIN_RESET);
 800098e:	2200      	movs	r2, #0
 8000990:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000994:	488a      	ldr	r0, [pc, #552]	@ (8000bc0 <ucReadIO+0x31c>)
 8000996:	f001 fd65 	bl	8002464 <HAL_GPIO_WritePin>
   else
     HAL_GPIO_WritePin(GPIOB, CS0_Pin, GPIO_PIN_SET); 
 break;
 800099a:	e03a      	b.n	8000a12 <ucReadIO+0x16e>
     HAL_GPIO_WritePin(GPIOB, CS0_Pin, GPIO_PIN_SET); 
 800099c:	2201      	movs	r2, #1
 800099e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80009a2:	4887      	ldr	r0, [pc, #540]	@ (8000bc0 <ucReadIO+0x31c>)
 80009a4:	f001 fd5e 	bl	8002464 <HAL_GPIO_WritePin>
 break;
 80009a8:	e033      	b.n	8000a12 <ucReadIO+0x16e>
  
 case 1 :
   if (Level == 0)
 80009aa:	79bb      	ldrb	r3, [r7, #6]
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	d106      	bne.n	80009be <ucReadIO+0x11a>
     HAL_GPIO_WritePin(GPIOB, CS1_Pin, GPIO_PIN_RESET);
 80009b0:	2200      	movs	r2, #0
 80009b2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80009b6:	4882      	ldr	r0, [pc, #520]	@ (8000bc0 <ucReadIO+0x31c>)
 80009b8:	f001 fd54 	bl	8002464 <HAL_GPIO_WritePin>
   else
     HAL_GPIO_WritePin(GPIOB, CS1_Pin, GPIO_PIN_SET); 
 break;
 80009bc:	e029      	b.n	8000a12 <ucReadIO+0x16e>
     HAL_GPIO_WritePin(GPIOB, CS1_Pin, GPIO_PIN_SET); 
 80009be:	2201      	movs	r2, #1
 80009c0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80009c4:	487e      	ldr	r0, [pc, #504]	@ (8000bc0 <ucReadIO+0x31c>)
 80009c6:	f001 fd4d 	bl	8002464 <HAL_GPIO_WritePin>
 break;
 80009ca:	e022      	b.n	8000a12 <ucReadIO+0x16e>
 
 case 2 :
   if (Level == 0)
 80009cc:	79bb      	ldrb	r3, [r7, #6]
 80009ce:	2b00      	cmp	r3, #0
 80009d0:	d106      	bne.n	80009e0 <ucReadIO+0x13c>
     HAL_GPIO_WritePin(GPIOB, CS2_Pin, GPIO_PIN_RESET);
 80009d2:	2200      	movs	r2, #0
 80009d4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80009d8:	4879      	ldr	r0, [pc, #484]	@ (8000bc0 <ucReadIO+0x31c>)
 80009da:	f001 fd43 	bl	8002464 <HAL_GPIO_WritePin>
   else
     HAL_GPIO_WritePin(GPIOB, CS2_Pin, GPIO_PIN_SET); 
 break;
 80009de:	e018      	b.n	8000a12 <ucReadIO+0x16e>
     HAL_GPIO_WritePin(GPIOB, CS2_Pin, GPIO_PIN_SET); 
 80009e0:	2201      	movs	r2, #1
 80009e2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80009e6:	4876      	ldr	r0, [pc, #472]	@ (8000bc0 <ucReadIO+0x31c>)
 80009e8:	f001 fd3c 	bl	8002464 <HAL_GPIO_WritePin>
 break;
 80009ec:	e011      	b.n	8000a12 <ucReadIO+0x16e>
 
 case 3 :
   if (Level == 0)
 80009ee:	79bb      	ldrb	r3, [r7, #6]
 80009f0:	2b00      	cmp	r3, #0
 80009f2:	d106      	bne.n	8000a02 <ucReadIO+0x15e>
     HAL_GPIO_WritePin(GPIOB, CS3_Pin, GPIO_PIN_RESET);
 80009f4:	2200      	movs	r2, #0
 80009f6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80009fa:	4871      	ldr	r0, [pc, #452]	@ (8000bc0 <ucReadIO+0x31c>)
 80009fc:	f001 fd32 	bl	8002464 <HAL_GPIO_WritePin>
   else
     HAL_GPIO_WritePin(GPIOB, CS3_Pin, GPIO_PIN_SET); 
 break;
 8000a00:	e007      	b.n	8000a12 <ucReadIO+0x16e>
     HAL_GPIO_WritePin(GPIOB, CS3_Pin, GPIO_PIN_SET); 
 8000a02:	2201      	movs	r2, #1
 8000a04:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000a08:	486d      	ldr	r0, [pc, #436]	@ (8000bc0 <ucReadIO+0x31c>)
 8000a0a:	f001 fd2b 	bl	8002464 <HAL_GPIO_WritePin>
 break;
 8000a0e:	e000      	b.n	8000a12 <ucReadIO+0x16e>
 
 default :
 break;   
 8000a10:	bf00      	nop
 }
 
 HAL_GPIO_WritePin(GPIOB, RD_Pin, GPIO_PIN_RESET);   //Activer le RD.
 8000a12:	2200      	movs	r2, #0
 8000a14:	2101      	movs	r1, #1
 8000a16:	486a      	ldr	r0, [pc, #424]	@ (8000bc0 <ucReadIO+0x31c>)
 8000a18:	f001 fd24 	bl	8002464 <HAL_GPIO_WritePin>
 unData.DataBit.D0 = HAL_GPIO_ReadPin(GPIOE, D0_Pin); //Lire D0.
 8000a1c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000a20:	4868      	ldr	r0, [pc, #416]	@ (8000bc4 <ucReadIO+0x320>)
 8000a22:	f001 fd07 	bl	8002434 <HAL_GPIO_ReadPin>
 8000a26:	4603      	mov	r3, r0
 8000a28:	01db      	lsls	r3, r3, #7
 8000a2a:	b25b      	sxtb	r3, r3
 8000a2c:	11db      	asrs	r3, r3, #7
 8000a2e:	b25a      	sxtb	r2, r3
 8000a30:	7a3b      	ldrb	r3, [r7, #8]
 8000a32:	f362 0300 	bfi	r3, r2, #0, #1
 8000a36:	723b      	strb	r3, [r7, #8]
 unData.DataBit.D1 = HAL_GPIO_ReadPin(GPIOE, D1_Pin); //Lire D1.
 8000a38:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000a3c:	4861      	ldr	r0, [pc, #388]	@ (8000bc4 <ucReadIO+0x320>)
 8000a3e:	f001 fcf9 	bl	8002434 <HAL_GPIO_ReadPin>
 8000a42:	4603      	mov	r3, r0
 8000a44:	01db      	lsls	r3, r3, #7
 8000a46:	b25b      	sxtb	r3, r3
 8000a48:	11db      	asrs	r3, r3, #7
 8000a4a:	b25a      	sxtb	r2, r3
 8000a4c:	7a3b      	ldrb	r3, [r7, #8]
 8000a4e:	f362 0341 	bfi	r3, r2, #1, #1
 8000a52:	723b      	strb	r3, [r7, #8]
 unData.DataBit.D2 = HAL_GPIO_ReadPin(GPIOE, D2_Pin); //Lire D2.
 8000a54:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000a58:	485a      	ldr	r0, [pc, #360]	@ (8000bc4 <ucReadIO+0x320>)
 8000a5a:	f001 fceb 	bl	8002434 <HAL_GPIO_ReadPin>
 8000a5e:	4603      	mov	r3, r0
 8000a60:	01db      	lsls	r3, r3, #7
 8000a62:	b25b      	sxtb	r3, r3
 8000a64:	11db      	asrs	r3, r3, #7
 8000a66:	b25a      	sxtb	r2, r3
 8000a68:	7a3b      	ldrb	r3, [r7, #8]
 8000a6a:	f362 0382 	bfi	r3, r2, #2, #1
 8000a6e:	723b      	strb	r3, [r7, #8]
 unData.DataBit.D3 = HAL_GPIO_ReadPin(GPIOE, D3_Pin); //Lire D3.
 8000a70:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000a74:	4853      	ldr	r0, [pc, #332]	@ (8000bc4 <ucReadIO+0x320>)
 8000a76:	f001 fcdd 	bl	8002434 <HAL_GPIO_ReadPin>
 8000a7a:	4603      	mov	r3, r0
 8000a7c:	01db      	lsls	r3, r3, #7
 8000a7e:	b25b      	sxtb	r3, r3
 8000a80:	11db      	asrs	r3, r3, #7
 8000a82:	b25a      	sxtb	r2, r3
 8000a84:	7a3b      	ldrb	r3, [r7, #8]
 8000a86:	f362 03c3 	bfi	r3, r2, #3, #1
 8000a8a:	723b      	strb	r3, [r7, #8]
 unData.DataBit.D4 = HAL_GPIO_ReadPin(GPIOE, D4_Pin); //Lire D4.
 8000a8c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000a90:	484c      	ldr	r0, [pc, #304]	@ (8000bc4 <ucReadIO+0x320>)
 8000a92:	f001 fccf 	bl	8002434 <HAL_GPIO_ReadPin>
 8000a96:	4603      	mov	r3, r0
 8000a98:	01db      	lsls	r3, r3, #7
 8000a9a:	b25b      	sxtb	r3, r3
 8000a9c:	11db      	asrs	r3, r3, #7
 8000a9e:	b25a      	sxtb	r2, r3
 8000aa0:	7a3b      	ldrb	r3, [r7, #8]
 8000aa2:	f362 1304 	bfi	r3, r2, #4, #1
 8000aa6:	723b      	strb	r3, [r7, #8]
 unData.DataBit.D5 = HAL_GPIO_ReadPin(GPIOE, D5_Pin); //Lire D5.
 8000aa8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000aac:	4845      	ldr	r0, [pc, #276]	@ (8000bc4 <ucReadIO+0x320>)
 8000aae:	f001 fcc1 	bl	8002434 <HAL_GPIO_ReadPin>
 8000ab2:	4603      	mov	r3, r0
 8000ab4:	01db      	lsls	r3, r3, #7
 8000ab6:	b25b      	sxtb	r3, r3
 8000ab8:	11db      	asrs	r3, r3, #7
 8000aba:	b25a      	sxtb	r2, r3
 8000abc:	7a3b      	ldrb	r3, [r7, #8]
 8000abe:	f362 1345 	bfi	r3, r2, #5, #1
 8000ac2:	723b      	strb	r3, [r7, #8]
 unData.DataBit.D6 = HAL_GPIO_ReadPin(GPIOE, D6_Pin); //Lire D6.
 8000ac4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000ac8:	483e      	ldr	r0, [pc, #248]	@ (8000bc4 <ucReadIO+0x320>)
 8000aca:	f001 fcb3 	bl	8002434 <HAL_GPIO_ReadPin>
 8000ace:	4603      	mov	r3, r0
 8000ad0:	01db      	lsls	r3, r3, #7
 8000ad2:	b25b      	sxtb	r3, r3
 8000ad4:	11db      	asrs	r3, r3, #7
 8000ad6:	b25a      	sxtb	r2, r3
 8000ad8:	7a3b      	ldrb	r3, [r7, #8]
 8000ada:	f362 1386 	bfi	r3, r2, #6, #1
 8000ade:	723b      	strb	r3, [r7, #8]
 unData.DataBit.D7 = HAL_GPIO_ReadPin(GPIOE, D7_Pin); //Lire D7.
 8000ae0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000ae4:	4837      	ldr	r0, [pc, #220]	@ (8000bc4 <ucReadIO+0x320>)
 8000ae6:	f001 fca5 	bl	8002434 <HAL_GPIO_ReadPin>
 8000aea:	4603      	mov	r3, r0
 8000aec:	01db      	lsls	r3, r3, #7
 8000aee:	b25b      	sxtb	r3, r3
 8000af0:	11db      	asrs	r3, r3, #7
 8000af2:	b25a      	sxtb	r2, r3
 8000af4:	7a3b      	ldrb	r3, [r7, #8]
 8000af6:	f362 13c7 	bfi	r3, r2, #7, #1
 8000afa:	723b      	strb	r3, [r7, #8]
 HAL_GPIO_WritePin(GPIOB, RD_Pin, GPIO_PIN_SET);     //Désactiver le RD.
 8000afc:	2201      	movs	r2, #1
 8000afe:	2101      	movs	r1, #1
 8000b00:	482f      	ldr	r0, [pc, #188]	@ (8000bc0 <ucReadIO+0x31c>)
 8000b02:	f001 fcaf 	bl	8002464 <HAL_GPIO_WritePin>
 
 //Remettre le CS inactif.
 switch (CSx)
 8000b06:	79fb      	ldrb	r3, [r7, #7]
 8000b08:	2b03      	cmp	r3, #3
 8000b0a:	d84f      	bhi.n	8000bac <ucReadIO+0x308>
 8000b0c:	a201      	add	r2, pc, #4	@ (adr r2, 8000b14 <ucReadIO+0x270>)
 8000b0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b12:	bf00      	nop
 8000b14:	08000b25 	.word	0x08000b25
 8000b18:	08000b47 	.word	0x08000b47
 8000b1c:	08000b69 	.word	0x08000b69
 8000b20:	08000b8b 	.word	0x08000b8b
 {
 case 0 :
   if (Level == 0)
 8000b24:	79bb      	ldrb	r3, [r7, #6]
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d106      	bne.n	8000b38 <ucReadIO+0x294>
     HAL_GPIO_WritePin(GPIOB, CS0_Pin, GPIO_PIN_SET);
 8000b2a:	2201      	movs	r2, #1
 8000b2c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000b30:	4823      	ldr	r0, [pc, #140]	@ (8000bc0 <ucReadIO+0x31c>)
 8000b32:	f001 fc97 	bl	8002464 <HAL_GPIO_WritePin>
   else
     HAL_GPIO_WritePin(GPIOB, CS0_Pin, GPIO_PIN_RESET); 
 break;
 8000b36:	e03a      	b.n	8000bae <ucReadIO+0x30a>
     HAL_GPIO_WritePin(GPIOB, CS0_Pin, GPIO_PIN_RESET); 
 8000b38:	2200      	movs	r2, #0
 8000b3a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000b3e:	4820      	ldr	r0, [pc, #128]	@ (8000bc0 <ucReadIO+0x31c>)
 8000b40:	f001 fc90 	bl	8002464 <HAL_GPIO_WritePin>
 break;
 8000b44:	e033      	b.n	8000bae <ucReadIO+0x30a>
  
 case 1 :
   if (Level == 0)
 8000b46:	79bb      	ldrb	r3, [r7, #6]
 8000b48:	2b00      	cmp	r3, #0
 8000b4a:	d106      	bne.n	8000b5a <ucReadIO+0x2b6>
     HAL_GPIO_WritePin(GPIOB, CS1_Pin, GPIO_PIN_SET);
 8000b4c:	2201      	movs	r2, #1
 8000b4e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000b52:	481b      	ldr	r0, [pc, #108]	@ (8000bc0 <ucReadIO+0x31c>)
 8000b54:	f001 fc86 	bl	8002464 <HAL_GPIO_WritePin>
   else
     HAL_GPIO_WritePin(GPIOB, CS1_Pin, GPIO_PIN_RESET); 
 break;
 8000b58:	e029      	b.n	8000bae <ucReadIO+0x30a>
     HAL_GPIO_WritePin(GPIOB, CS1_Pin, GPIO_PIN_RESET); 
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000b60:	4817      	ldr	r0, [pc, #92]	@ (8000bc0 <ucReadIO+0x31c>)
 8000b62:	f001 fc7f 	bl	8002464 <HAL_GPIO_WritePin>
 break;
 8000b66:	e022      	b.n	8000bae <ucReadIO+0x30a>
 
 case 2 :
   if (Level == 0)
 8000b68:	79bb      	ldrb	r3, [r7, #6]
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	d106      	bne.n	8000b7c <ucReadIO+0x2d8>
     HAL_GPIO_WritePin(GPIOB, CS2_Pin, GPIO_PIN_SET);
 8000b6e:	2201      	movs	r2, #1
 8000b70:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000b74:	4812      	ldr	r0, [pc, #72]	@ (8000bc0 <ucReadIO+0x31c>)
 8000b76:	f001 fc75 	bl	8002464 <HAL_GPIO_WritePin>
   else
     HAL_GPIO_WritePin(GPIOB, CS2_Pin, GPIO_PIN_RESET); 
 break;
 8000b7a:	e018      	b.n	8000bae <ucReadIO+0x30a>
     HAL_GPIO_WritePin(GPIOB, CS2_Pin, GPIO_PIN_RESET); 
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000b82:	480f      	ldr	r0, [pc, #60]	@ (8000bc0 <ucReadIO+0x31c>)
 8000b84:	f001 fc6e 	bl	8002464 <HAL_GPIO_WritePin>
 break;
 8000b88:	e011      	b.n	8000bae <ucReadIO+0x30a>
 
 case 3 :
   if (Level == 0)
 8000b8a:	79bb      	ldrb	r3, [r7, #6]
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	d106      	bne.n	8000b9e <ucReadIO+0x2fa>
     HAL_GPIO_WritePin(GPIOB, CS3_Pin, GPIO_PIN_SET);
 8000b90:	2201      	movs	r2, #1
 8000b92:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000b96:	480a      	ldr	r0, [pc, #40]	@ (8000bc0 <ucReadIO+0x31c>)
 8000b98:	f001 fc64 	bl	8002464 <HAL_GPIO_WritePin>
   else
     HAL_GPIO_WritePin(GPIOB, CS3_Pin, GPIO_PIN_RESET); 
 break;
 8000b9c:	e007      	b.n	8000bae <ucReadIO+0x30a>
     HAL_GPIO_WritePin(GPIOB, CS3_Pin, GPIO_PIN_RESET); 
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000ba4:	4806      	ldr	r0, [pc, #24]	@ (8000bc0 <ucReadIO+0x31c>)
 8000ba6:	f001 fc5d 	bl	8002464 <HAL_GPIO_WritePin>
 break;
 8000baa:	e000      	b.n	8000bae <ucReadIO+0x30a>
  
 default :
 break;   
 8000bac:	bf00      	nop
 }
 ucLireDataIO = unData.ucData;
 8000bae:	7a3b      	ldrb	r3, [r7, #8]
 8000bb0:	73fb      	strb	r3, [r7, #15]
 return (ucLireDataIO);
 8000bb2:	7bfb      	ldrb	r3, [r7, #15]
}
 8000bb4:	4618      	mov	r0, r3
 8000bb6:	3710      	adds	r7, #16
 8000bb8:	46bd      	mov	sp, r7
 8000bba:	bd80      	pop	{r7, pc}
 8000bbc:	40020c00 	.word	0x40020c00
 8000bc0:	40020400 	.word	0x40020400
 8000bc4:	40021000 	.word	0x40021000

08000bc8 <vWriteIO>:
//    Equate : Aucun	
//    #Define : Aucun	
// 						
//******************************************************************************
void vWriteIO(uint8_t ucEcrireDataIO, uint8_t CSx, uint8_t Level, uint8_t ucAdresse)
{
 8000bc8:	b590      	push	{r4, r7, lr}
 8000bca:	b085      	sub	sp, #20
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	4604      	mov	r4, r0
 8000bd0:	4608      	mov	r0, r1
 8000bd2:	4611      	mov	r1, r2
 8000bd4:	461a      	mov	r2, r3
 8000bd6:	4623      	mov	r3, r4
 8000bd8:	71fb      	strb	r3, [r7, #7]
 8000bda:	4603      	mov	r3, r0
 8000bdc:	71bb      	strb	r3, [r7, #6]
 8000bde:	460b      	mov	r3, r1
 8000be0:	717b      	strb	r3, [r7, #5]
 8000be2:	4613      	mov	r3, r2
 8000be4:	713b      	strb	r3, [r7, #4]
     int D7 : 1; 
   } DataBit;                                    //Nom du champ de bits.
   uint8_t ucData;                               //Variable associée à la structure.  
 }unData;                                        //Nom de l'union.
                                                 
 vData_OUT ();                                   //Le port de Data est en 
 8000be6:	f7ff fe45 	bl	8000874 <vData_OUT>
                                                 //sortie. 
 unData.ucData = ucEcrireDataIO;                 //La donnée dans l'union.
 8000bea:	79fb      	ldrb	r3, [r7, #7]
 8000bec:	733b      	strb	r3, [r7, #12]
 
 //Écrire la donnée dur le bus de données.
 if (unData.DataBit.D0 == 0)
 8000bee:	7b3b      	ldrb	r3, [r7, #12]
 8000bf0:	f003 0301 	and.w	r3, r3, #1
 8000bf4:	b2db      	uxtb	r3, r3
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	d106      	bne.n	8000c08 <vWriteIO+0x40>
   HAL_GPIO_WritePin(GPIOE, D0_Pin, GPIO_PIN_RESET);
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000c00:	48b5      	ldr	r0, [pc, #724]	@ (8000ed8 <vWriteIO+0x310>)
 8000c02:	f001 fc2f 	bl	8002464 <HAL_GPIO_WritePin>
 8000c06:	e005      	b.n	8000c14 <vWriteIO+0x4c>
 else
   HAL_GPIO_WritePin(GPIOE, D0_Pin, GPIO_PIN_SET);
 8000c08:	2201      	movs	r2, #1
 8000c0a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000c0e:	48b2      	ldr	r0, [pc, #712]	@ (8000ed8 <vWriteIO+0x310>)
 8000c10:	f001 fc28 	bl	8002464 <HAL_GPIO_WritePin>
 if (unData.DataBit.D1 == 0)
 8000c14:	7b3b      	ldrb	r3, [r7, #12]
 8000c16:	f003 0302 	and.w	r3, r3, #2
 8000c1a:	b2db      	uxtb	r3, r3
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d106      	bne.n	8000c2e <vWriteIO+0x66>
   HAL_GPIO_WritePin(GPIOE, D1_Pin, GPIO_PIN_RESET);
 8000c20:	2200      	movs	r2, #0
 8000c22:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000c26:	48ac      	ldr	r0, [pc, #688]	@ (8000ed8 <vWriteIO+0x310>)
 8000c28:	f001 fc1c 	bl	8002464 <HAL_GPIO_WritePin>
 8000c2c:	e005      	b.n	8000c3a <vWriteIO+0x72>
 else
   HAL_GPIO_WritePin(GPIOE, D1_Pin, GPIO_PIN_SET);
 8000c2e:	2201      	movs	r2, #1
 8000c30:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000c34:	48a8      	ldr	r0, [pc, #672]	@ (8000ed8 <vWriteIO+0x310>)
 8000c36:	f001 fc15 	bl	8002464 <HAL_GPIO_WritePin>
 if (unData.DataBit.D2 == 0)
 8000c3a:	7b3b      	ldrb	r3, [r7, #12]
 8000c3c:	f003 0304 	and.w	r3, r3, #4
 8000c40:	b2db      	uxtb	r3, r3
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d106      	bne.n	8000c54 <vWriteIO+0x8c>
   HAL_GPIO_WritePin(GPIOE, D2_Pin, GPIO_PIN_RESET);
 8000c46:	2200      	movs	r2, #0
 8000c48:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000c4c:	48a2      	ldr	r0, [pc, #648]	@ (8000ed8 <vWriteIO+0x310>)
 8000c4e:	f001 fc09 	bl	8002464 <HAL_GPIO_WritePin>
 8000c52:	e005      	b.n	8000c60 <vWriteIO+0x98>
 else
   HAL_GPIO_WritePin(GPIOE, D2_Pin, GPIO_PIN_SET);
 8000c54:	2201      	movs	r2, #1
 8000c56:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000c5a:	489f      	ldr	r0, [pc, #636]	@ (8000ed8 <vWriteIO+0x310>)
 8000c5c:	f001 fc02 	bl	8002464 <HAL_GPIO_WritePin>
 if (unData.DataBit.D3 == 0)
 8000c60:	7b3b      	ldrb	r3, [r7, #12]
 8000c62:	f003 0308 	and.w	r3, r3, #8
 8000c66:	b2db      	uxtb	r3, r3
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	d106      	bne.n	8000c7a <vWriteIO+0xb2>
   HAL_GPIO_WritePin(GPIOE, D3_Pin, GPIO_PIN_RESET);
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000c72:	4899      	ldr	r0, [pc, #612]	@ (8000ed8 <vWriteIO+0x310>)
 8000c74:	f001 fbf6 	bl	8002464 <HAL_GPIO_WritePin>
 8000c78:	e005      	b.n	8000c86 <vWriteIO+0xbe>
 else
   HAL_GPIO_WritePin(GPIOE, D3_Pin, GPIO_PIN_SET);
 8000c7a:	2201      	movs	r2, #1
 8000c7c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000c80:	4895      	ldr	r0, [pc, #596]	@ (8000ed8 <vWriteIO+0x310>)
 8000c82:	f001 fbef 	bl	8002464 <HAL_GPIO_WritePin>
 if (unData.DataBit.D4 == 0)
 8000c86:	7b3b      	ldrb	r3, [r7, #12]
 8000c88:	f003 0310 	and.w	r3, r3, #16
 8000c8c:	b2db      	uxtb	r3, r3
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d106      	bne.n	8000ca0 <vWriteIO+0xd8>
   HAL_GPIO_WritePin(GPIOE, D4_Pin, GPIO_PIN_RESET);
 8000c92:	2200      	movs	r2, #0
 8000c94:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000c98:	488f      	ldr	r0, [pc, #572]	@ (8000ed8 <vWriteIO+0x310>)
 8000c9a:	f001 fbe3 	bl	8002464 <HAL_GPIO_WritePin>
 8000c9e:	e005      	b.n	8000cac <vWriteIO+0xe4>
 else
   HAL_GPIO_WritePin(GPIOE, D4_Pin, GPIO_PIN_SET);
 8000ca0:	2201      	movs	r2, #1
 8000ca2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000ca6:	488c      	ldr	r0, [pc, #560]	@ (8000ed8 <vWriteIO+0x310>)
 8000ca8:	f001 fbdc 	bl	8002464 <HAL_GPIO_WritePin>
 if (unData.DataBit.D5 == 0)
 8000cac:	7b3b      	ldrb	r3, [r7, #12]
 8000cae:	f003 0320 	and.w	r3, r3, #32
 8000cb2:	b2db      	uxtb	r3, r3
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d106      	bne.n	8000cc6 <vWriteIO+0xfe>
   HAL_GPIO_WritePin(GPIOE, D5_Pin, GPIO_PIN_RESET);
 8000cb8:	2200      	movs	r2, #0
 8000cba:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000cbe:	4886      	ldr	r0, [pc, #536]	@ (8000ed8 <vWriteIO+0x310>)
 8000cc0:	f001 fbd0 	bl	8002464 <HAL_GPIO_WritePin>
 8000cc4:	e005      	b.n	8000cd2 <vWriteIO+0x10a>
 else
   HAL_GPIO_WritePin(GPIOE, D5_Pin, GPIO_PIN_SET);
 8000cc6:	2201      	movs	r2, #1
 8000cc8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000ccc:	4882      	ldr	r0, [pc, #520]	@ (8000ed8 <vWriteIO+0x310>)
 8000cce:	f001 fbc9 	bl	8002464 <HAL_GPIO_WritePin>
 if (unData.DataBit.D6 == 0)
 8000cd2:	7b3b      	ldrb	r3, [r7, #12]
 8000cd4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000cd8:	b2db      	uxtb	r3, r3
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d106      	bne.n	8000cec <vWriteIO+0x124>
   HAL_GPIO_WritePin(GPIOE, D6_Pin, GPIO_PIN_RESET);
 8000cde:	2200      	movs	r2, #0
 8000ce0:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000ce4:	487c      	ldr	r0, [pc, #496]	@ (8000ed8 <vWriteIO+0x310>)
 8000ce6:	f001 fbbd 	bl	8002464 <HAL_GPIO_WritePin>
 8000cea:	e005      	b.n	8000cf8 <vWriteIO+0x130>
 else
   HAL_GPIO_WritePin(GPIOE, D6_Pin, GPIO_PIN_SET);
 8000cec:	2201      	movs	r2, #1
 8000cee:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000cf2:	4879      	ldr	r0, [pc, #484]	@ (8000ed8 <vWriteIO+0x310>)
 8000cf4:	f001 fbb6 	bl	8002464 <HAL_GPIO_WritePin>
 if (unData.DataBit.D7 == 0)
 8000cf8:	7b3b      	ldrb	r3, [r7, #12]
 8000cfa:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8000cfe:	b2db      	uxtb	r3, r3
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	d106      	bne.n	8000d12 <vWriteIO+0x14a>
   HAL_GPIO_WritePin(GPIOE, D7_Pin, GPIO_PIN_RESET);
 8000d04:	2200      	movs	r2, #0
 8000d06:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000d0a:	4873      	ldr	r0, [pc, #460]	@ (8000ed8 <vWriteIO+0x310>)
 8000d0c:	f001 fbaa 	bl	8002464 <HAL_GPIO_WritePin>
 8000d10:	e005      	b.n	8000d1e <vWriteIO+0x156>
 else
   HAL_GPIO_WritePin(GPIOE, D7_Pin, GPIO_PIN_SET); 
 8000d12:	2201      	movs	r2, #1
 8000d14:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000d18:	486f      	ldr	r0, [pc, #444]	@ (8000ed8 <vWriteIO+0x310>)
 8000d1a:	f001 fba3 	bl	8002464 <HAL_GPIO_WritePin>
 

 //Affectation des lignes d'adresse.
 if ((ucAdresse & 0x01) != 0)
 8000d1e:	793b      	ldrb	r3, [r7, #4]
 8000d20:	f003 0301 	and.w	r3, r3, #1
 8000d24:	2b00      	cmp	r3, #0
 8000d26:	d006      	beq.n	8000d36 <vWriteIO+0x16e>
   HAL_GPIO_WritePin(GPIOD, A0_Pin, GPIO_PIN_SET);
 8000d28:	2201      	movs	r2, #1
 8000d2a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000d2e:	486b      	ldr	r0, [pc, #428]	@ (8000edc <vWriteIO+0x314>)
 8000d30:	f001 fb98 	bl	8002464 <HAL_GPIO_WritePin>
 8000d34:	e005      	b.n	8000d42 <vWriteIO+0x17a>
 else
   HAL_GPIO_WritePin(GPIOD, A0_Pin, GPIO_PIN_RESET);
 8000d36:	2200      	movs	r2, #0
 8000d38:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000d3c:	4867      	ldr	r0, [pc, #412]	@ (8000edc <vWriteIO+0x314>)
 8000d3e:	f001 fb91 	bl	8002464 <HAL_GPIO_WritePin>
 if ((ucAdresse & 0x02) != 0)
 8000d42:	793b      	ldrb	r3, [r7, #4]
 8000d44:	f003 0302 	and.w	r3, r3, #2
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d006      	beq.n	8000d5a <vWriteIO+0x192>
   HAL_GPIO_WritePin(GPIOD, A1_Pin, GPIO_PIN_SET);
 8000d4c:	2201      	movs	r2, #1
 8000d4e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000d52:	4862      	ldr	r0, [pc, #392]	@ (8000edc <vWriteIO+0x314>)
 8000d54:	f001 fb86 	bl	8002464 <HAL_GPIO_WritePin>
 8000d58:	e005      	b.n	8000d66 <vWriteIO+0x19e>
 else
   HAL_GPIO_WritePin(GPIOD, A1_Pin, GPIO_PIN_RESET);
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000d60:	485e      	ldr	r0, [pc, #376]	@ (8000edc <vWriteIO+0x314>)
 8000d62:	f001 fb7f 	bl	8002464 <HAL_GPIO_WritePin>
 if ((ucAdresse & 0x04) != 0)
 8000d66:	793b      	ldrb	r3, [r7, #4]
 8000d68:	f003 0304 	and.w	r3, r3, #4
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d006      	beq.n	8000d7e <vWriteIO+0x1b6>
   HAL_GPIO_WritePin(GPIOD, A2_Pin, GPIO_PIN_SET);
 8000d70:	2201      	movs	r2, #1
 8000d72:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000d76:	4859      	ldr	r0, [pc, #356]	@ (8000edc <vWriteIO+0x314>)
 8000d78:	f001 fb74 	bl	8002464 <HAL_GPIO_WritePin>
 8000d7c:	e005      	b.n	8000d8a <vWriteIO+0x1c2>
 else
   HAL_GPIO_WritePin(GPIOD, A2_Pin, GPIO_PIN_RESET);
 8000d7e:	2200      	movs	r2, #0
 8000d80:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000d84:	4855      	ldr	r0, [pc, #340]	@ (8000edc <vWriteIO+0x314>)
 8000d86:	f001 fb6d 	bl	8002464 <HAL_GPIO_WritePin>
 if ((ucAdresse & 0x08) != 0)
 8000d8a:	793b      	ldrb	r3, [r7, #4]
 8000d8c:	f003 0308 	and.w	r3, r3, #8
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d006      	beq.n	8000da2 <vWriteIO+0x1da>
   HAL_GPIO_WritePin(GPIOD, A3_Pin, GPIO_PIN_SET);
 8000d94:	2201      	movs	r2, #1
 8000d96:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000d9a:	4850      	ldr	r0, [pc, #320]	@ (8000edc <vWriteIO+0x314>)
 8000d9c:	f001 fb62 	bl	8002464 <HAL_GPIO_WritePin>
 8000da0:	e005      	b.n	8000dae <vWriteIO+0x1e6>
 else
   HAL_GPIO_WritePin(GPIOD, A3_Pin, GPIO_PIN_RESET);
 8000da2:	2200      	movs	r2, #0
 8000da4:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000da8:	484c      	ldr	r0, [pc, #304]	@ (8000edc <vWriteIO+0x314>)
 8000daa:	f001 fb5b 	bl	8002464 <HAL_GPIO_WritePin>
 if ((ucAdresse & 0x10) != 0)
 8000dae:	793b      	ldrb	r3, [r7, #4]
 8000db0:	f003 0310 	and.w	r3, r3, #16
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	d005      	beq.n	8000dc4 <vWriteIO+0x1fc>
   HAL_GPIO_WritePin(GPIOB, A4_Pin, GPIO_PIN_SET);
 8000db8:	2201      	movs	r2, #1
 8000dba:	2102      	movs	r1, #2
 8000dbc:	4848      	ldr	r0, [pc, #288]	@ (8000ee0 <vWriteIO+0x318>)
 8000dbe:	f001 fb51 	bl	8002464 <HAL_GPIO_WritePin>
 8000dc2:	e004      	b.n	8000dce <vWriteIO+0x206>
 else
   HAL_GPIO_WritePin(GPIOB, A4_Pin, GPIO_PIN_RESET);
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	2102      	movs	r1, #2
 8000dc8:	4845      	ldr	r0, [pc, #276]	@ (8000ee0 <vWriteIO+0x318>)
 8000dca:	f001 fb4b 	bl	8002464 <HAL_GPIO_WritePin>
 
//Choix du CS.  
 switch (CSx)                                   
 8000dce:	79bb      	ldrb	r3, [r7, #6]
 8000dd0:	2b03      	cmp	r3, #3
 8000dd2:	d84f      	bhi.n	8000e74 <vWriteIO+0x2ac>
 8000dd4:	a201      	add	r2, pc, #4	@ (adr r2, 8000ddc <vWriteIO+0x214>)
 8000dd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000dda:	bf00      	nop
 8000ddc:	08000ded 	.word	0x08000ded
 8000de0:	08000e0f 	.word	0x08000e0f
 8000de4:	08000e31 	.word	0x08000e31
 8000de8:	08000e53 	.word	0x08000e53
 {
 case 0 :
   if (Level == 0)
 8000dec:	797b      	ldrb	r3, [r7, #5]
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d106      	bne.n	8000e00 <vWriteIO+0x238>
     HAL_GPIO_WritePin(GPIOB, CS0_Pin, GPIO_PIN_RESET);
 8000df2:	2200      	movs	r2, #0
 8000df4:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000df8:	4839      	ldr	r0, [pc, #228]	@ (8000ee0 <vWriteIO+0x318>)
 8000dfa:	f001 fb33 	bl	8002464 <HAL_GPIO_WritePin>
   else
     HAL_GPIO_WritePin(GPIOB, CS0_Pin, GPIO_PIN_SET); 
 break;
 8000dfe:	e03a      	b.n	8000e76 <vWriteIO+0x2ae>
     HAL_GPIO_WritePin(GPIOB, CS0_Pin, GPIO_PIN_SET); 
 8000e00:	2201      	movs	r2, #1
 8000e02:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000e06:	4836      	ldr	r0, [pc, #216]	@ (8000ee0 <vWriteIO+0x318>)
 8000e08:	f001 fb2c 	bl	8002464 <HAL_GPIO_WritePin>
 break;
 8000e0c:	e033      	b.n	8000e76 <vWriteIO+0x2ae>
  
 case 1 :
   if (Level == 0)
 8000e0e:	797b      	ldrb	r3, [r7, #5]
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d106      	bne.n	8000e22 <vWriteIO+0x25a>
     HAL_GPIO_WritePin(GPIOB, CS1_Pin, GPIO_PIN_RESET);
 8000e14:	2200      	movs	r2, #0
 8000e16:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000e1a:	4831      	ldr	r0, [pc, #196]	@ (8000ee0 <vWriteIO+0x318>)
 8000e1c:	f001 fb22 	bl	8002464 <HAL_GPIO_WritePin>
   else
     HAL_GPIO_WritePin(GPIOB, CS1_Pin, GPIO_PIN_SET); 
 break;
 8000e20:	e029      	b.n	8000e76 <vWriteIO+0x2ae>
     HAL_GPIO_WritePin(GPIOB, CS1_Pin, GPIO_PIN_SET); 
 8000e22:	2201      	movs	r2, #1
 8000e24:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000e28:	482d      	ldr	r0, [pc, #180]	@ (8000ee0 <vWriteIO+0x318>)
 8000e2a:	f001 fb1b 	bl	8002464 <HAL_GPIO_WritePin>
 break;
 8000e2e:	e022      	b.n	8000e76 <vWriteIO+0x2ae>
 
 case 2 :
   if (Level == 0)
 8000e30:	797b      	ldrb	r3, [r7, #5]
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d106      	bne.n	8000e44 <vWriteIO+0x27c>
     HAL_GPIO_WritePin(GPIOB, CS2_Pin, GPIO_PIN_RESET);
 8000e36:	2200      	movs	r2, #0
 8000e38:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000e3c:	4828      	ldr	r0, [pc, #160]	@ (8000ee0 <vWriteIO+0x318>)
 8000e3e:	f001 fb11 	bl	8002464 <HAL_GPIO_WritePin>
   else
     HAL_GPIO_WritePin(GPIOB, CS2_Pin, GPIO_PIN_SET); 
 break;
 8000e42:	e018      	b.n	8000e76 <vWriteIO+0x2ae>
     HAL_GPIO_WritePin(GPIOB, CS2_Pin, GPIO_PIN_SET); 
 8000e44:	2201      	movs	r2, #1
 8000e46:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000e4a:	4825      	ldr	r0, [pc, #148]	@ (8000ee0 <vWriteIO+0x318>)
 8000e4c:	f001 fb0a 	bl	8002464 <HAL_GPIO_WritePin>
 break;
 8000e50:	e011      	b.n	8000e76 <vWriteIO+0x2ae>
 
 case 3 :
   if (Level == 0)
 8000e52:	797b      	ldrb	r3, [r7, #5]
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d106      	bne.n	8000e66 <vWriteIO+0x29e>
     HAL_GPIO_WritePin(GPIOB, CS3_Pin, GPIO_PIN_RESET);
 8000e58:	2200      	movs	r2, #0
 8000e5a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000e5e:	4820      	ldr	r0, [pc, #128]	@ (8000ee0 <vWriteIO+0x318>)
 8000e60:	f001 fb00 	bl	8002464 <HAL_GPIO_WritePin>
   else
     HAL_GPIO_WritePin(GPIOB, CS3_Pin, GPIO_PIN_SET); 
 break;
 8000e64:	e007      	b.n	8000e76 <vWriteIO+0x2ae>
     HAL_GPIO_WritePin(GPIOB, CS3_Pin, GPIO_PIN_SET); 
 8000e66:	2201      	movs	r2, #1
 8000e68:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000e6c:	481c      	ldr	r0, [pc, #112]	@ (8000ee0 <vWriteIO+0x318>)
 8000e6e:	f001 faf9 	bl	8002464 <HAL_GPIO_WritePin>
 break;
 8000e72:	e000      	b.n	8000e76 <vWriteIO+0x2ae>
  
 default :
 break;   
 8000e74:	bf00      	nop
 }
 
 //Remettre le CS inactif.
 switch (CSx)
 8000e76:	79bb      	ldrb	r3, [r7, #6]
 8000e78:	2b03      	cmp	r3, #3
 8000e7a:	d855      	bhi.n	8000f28 <vWriteIO+0x360>
 8000e7c:	a201      	add	r2, pc, #4	@ (adr r2, 8000e84 <vWriteIO+0x2bc>)
 8000e7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e82:	bf00      	nop
 8000e84:	08000e95 	.word	0x08000e95
 8000e88:	08000eb7 	.word	0x08000eb7
 8000e8c:	08000ee5 	.word	0x08000ee5
 8000e90:	08000f07 	.word	0x08000f07
 {
 case 0 :
   if (Level == 0)
 8000e94:	797b      	ldrb	r3, [r7, #5]
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d106      	bne.n	8000ea8 <vWriteIO+0x2e0>
     HAL_GPIO_WritePin(GPIOB, CS0_Pin, GPIO_PIN_SET);
 8000e9a:	2201      	movs	r2, #1
 8000e9c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000ea0:	480f      	ldr	r0, [pc, #60]	@ (8000ee0 <vWriteIO+0x318>)
 8000ea2:	f001 fadf 	bl	8002464 <HAL_GPIO_WritePin>
   else
     HAL_GPIO_WritePin(GPIOB, CS0_Pin, GPIO_PIN_RESET); 
 break;
 8000ea6:	e040      	b.n	8000f2a <vWriteIO+0x362>
     HAL_GPIO_WritePin(GPIOB, CS0_Pin, GPIO_PIN_RESET); 
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000eae:	480c      	ldr	r0, [pc, #48]	@ (8000ee0 <vWriteIO+0x318>)
 8000eb0:	f001 fad8 	bl	8002464 <HAL_GPIO_WritePin>
 break;
 8000eb4:	e039      	b.n	8000f2a <vWriteIO+0x362>
  
 case 1 :
   if (Level == 0)
 8000eb6:	797b      	ldrb	r3, [r7, #5]
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	d106      	bne.n	8000eca <vWriteIO+0x302>
     HAL_GPIO_WritePin(GPIOB, CS1_Pin, GPIO_PIN_SET);
 8000ebc:	2201      	movs	r2, #1
 8000ebe:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000ec2:	4807      	ldr	r0, [pc, #28]	@ (8000ee0 <vWriteIO+0x318>)
 8000ec4:	f001 face 	bl	8002464 <HAL_GPIO_WritePin>
   else
     HAL_GPIO_WritePin(GPIOB, CS1_Pin, GPIO_PIN_RESET); 
 break;
 8000ec8:	e02f      	b.n	8000f2a <vWriteIO+0x362>
     HAL_GPIO_WritePin(GPIOB, CS1_Pin, GPIO_PIN_RESET); 
 8000eca:	2200      	movs	r2, #0
 8000ecc:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000ed0:	4803      	ldr	r0, [pc, #12]	@ (8000ee0 <vWriteIO+0x318>)
 8000ed2:	f001 fac7 	bl	8002464 <HAL_GPIO_WritePin>
 break;
 8000ed6:	e028      	b.n	8000f2a <vWriteIO+0x362>
 8000ed8:	40021000 	.word	0x40021000
 8000edc:	40020c00 	.word	0x40020c00
 8000ee0:	40020400 	.word	0x40020400
 
 case 2 :
   if (Level == 0)
 8000ee4:	797b      	ldrb	r3, [r7, #5]
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d106      	bne.n	8000ef8 <vWriteIO+0x330>
     HAL_GPIO_WritePin(GPIOB, CS2_Pin, GPIO_PIN_SET);
 8000eea:	2201      	movs	r2, #1
 8000eec:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000ef0:	4810      	ldr	r0, [pc, #64]	@ (8000f34 <vWriteIO+0x36c>)
 8000ef2:	f001 fab7 	bl	8002464 <HAL_GPIO_WritePin>
   else
     HAL_GPIO_WritePin(GPIOB, CS2_Pin, GPIO_PIN_RESET); 
 break;
 8000ef6:	e018      	b.n	8000f2a <vWriteIO+0x362>
     HAL_GPIO_WritePin(GPIOB, CS2_Pin, GPIO_PIN_RESET); 
 8000ef8:	2200      	movs	r2, #0
 8000efa:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000efe:	480d      	ldr	r0, [pc, #52]	@ (8000f34 <vWriteIO+0x36c>)
 8000f00:	f001 fab0 	bl	8002464 <HAL_GPIO_WritePin>
 break;
 8000f04:	e011      	b.n	8000f2a <vWriteIO+0x362>
 
 case 3 :
   if (Level == 0)
 8000f06:	797b      	ldrb	r3, [r7, #5]
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	d106      	bne.n	8000f1a <vWriteIO+0x352>
     HAL_GPIO_WritePin(GPIOB, CS3_Pin, GPIO_PIN_SET);
 8000f0c:	2201      	movs	r2, #1
 8000f0e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000f12:	4808      	ldr	r0, [pc, #32]	@ (8000f34 <vWriteIO+0x36c>)
 8000f14:	f001 faa6 	bl	8002464 <HAL_GPIO_WritePin>
   else
     HAL_GPIO_WritePin(GPIOB, CS3_Pin, GPIO_PIN_RESET); 
 break;
 8000f18:	e007      	b.n	8000f2a <vWriteIO+0x362>
     HAL_GPIO_WritePin(GPIOB, CS3_Pin, GPIO_PIN_RESET); 
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000f20:	4804      	ldr	r0, [pc, #16]	@ (8000f34 <vWriteIO+0x36c>)
 8000f22:	f001 fa9f 	bl	8002464 <HAL_GPIO_WritePin>
 break;
 8000f26:	e000      	b.n	8000f2a <vWriteIO+0x362>
  
 default :
 break;   
 8000f28:	bf00      	nop
 }
}
 8000f2a:	bf00      	nop
 8000f2c:	3714      	adds	r7, #20
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bd90      	pop	{r4, r7, pc}
 8000f32:	bf00      	nop
 8000f34:	40020400 	.word	0x40020400

08000f38 <Main_Init>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void Main_Init(void)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	af00      	add	r7, sp, #0
	piloteTimer14_initialise();
 8000f3c:	f000 fbee 	bl	800171c <piloteTimer14_initialise>
	serviceBaseDeTemps_initialise();
 8000f40:	f000 fdec 	bl	8001b1c <serviceBaseDeTemps_initialise>

	processusEntreesNum_Init();
 8000f44:	f000 fbfe 	bl	8001744 <processusEntreesNum_Init>
	processusSortiesNum_Init();
 8000f48:	f000 fc18 	bl	800177c <processusSortiesNum_Init>
	processusAffichageInit();
 8000f4c:	f000 fd74 	bl	8001a38 <processusAffichageInit>
}
 8000f50:	bf00      	nop
 8000f52:	bd80      	pop	{r7, pc}

08000f54 <doNothing>:

void doNothing(void){}
 8000f54:	b480      	push	{r7}
 8000f56:	af00      	add	r7, sp, #0
 8000f58:	bf00      	nop
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f60:	4770      	bx	lr

08000f62 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f62:	b580      	push	{r7, lr}
 8000f64:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f66:	f000 fe25 	bl	8001bb4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f6a:	f000 f811 	bl	8000f90 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f6e:	f000 f8ff 	bl	8001170 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000f72:	f000 f8ab 	bl	80010cc <MX_I2C1_Init>
  MX_USB_HOST_Init();
 8000f76:	f008 fca9 	bl	80098cc <MX_USB_HOST_Init>
  MX_CAN1_Init();
 8000f7a:	f000 f873 	bl	8001064 <MX_CAN1_Init>
  MX_TIM14_Init();
 8000f7e:	f000 f8d3 	bl	8001128 <MX_TIM14_Init>
  /* USER CODE BEGIN 2 */

  Main_Init();
 8000f82:	f7ff ffd9 	bl	8000f38 <Main_Init>

  piloteTimer14_permetLesInterruptions();
 8000f86:	f000 fbbf 	bl	8001708 <piloteTimer14_permetLesInterruptions>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 8000f8a:	f008 fcc5 	bl	8009918 <MX_USB_HOST_Process>
 8000f8e:	e7fc      	b.n	8000f8a <main+0x28>

08000f90 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b094      	sub	sp, #80	@ 0x50
 8000f94:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f96:	f107 0320 	add.w	r3, r7, #32
 8000f9a:	2230      	movs	r2, #48	@ 0x30
 8000f9c:	2100      	movs	r1, #0
 8000f9e:	4618      	mov	r0, r3
 8000fa0:	f009 f84a 	bl	800a038 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fa4:	f107 030c 	add.w	r3, r7, #12
 8000fa8:	2200      	movs	r2, #0
 8000faa:	601a      	str	r2, [r3, #0]
 8000fac:	605a      	str	r2, [r3, #4]
 8000fae:	609a      	str	r2, [r3, #8]
 8000fb0:	60da      	str	r2, [r3, #12]
 8000fb2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	60bb      	str	r3, [r7, #8]
 8000fb8:	4b28      	ldr	r3, [pc, #160]	@ (800105c <SystemClock_Config+0xcc>)
 8000fba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fbc:	4a27      	ldr	r2, [pc, #156]	@ (800105c <SystemClock_Config+0xcc>)
 8000fbe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000fc2:	6413      	str	r3, [r2, #64]	@ 0x40
 8000fc4:	4b25      	ldr	r3, [pc, #148]	@ (800105c <SystemClock_Config+0xcc>)
 8000fc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fc8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000fcc:	60bb      	str	r3, [r7, #8]
 8000fce:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	607b      	str	r3, [r7, #4]
 8000fd4:	4b22      	ldr	r3, [pc, #136]	@ (8001060 <SystemClock_Config+0xd0>)
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	4a21      	ldr	r2, [pc, #132]	@ (8001060 <SystemClock_Config+0xd0>)
 8000fda:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000fde:	6013      	str	r3, [r2, #0]
 8000fe0:	4b1f      	ldr	r3, [pc, #124]	@ (8001060 <SystemClock_Config+0xd0>)
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000fe8:	607b      	str	r3, [r7, #4]
 8000fea:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000fec:	2301      	movs	r3, #1
 8000fee:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000ff0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000ff4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ff6:	2302      	movs	r3, #2
 8000ff8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000ffa:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000ffe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001000:	2308      	movs	r3, #8
 8001002:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001004:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001008:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800100a:	2302      	movs	r3, #2
 800100c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800100e:	2307      	movs	r3, #7
 8001010:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001012:	f107 0320 	add.w	r3, r7, #32
 8001016:	4618      	mov	r0, r3
 8001018:	f004 fb48 	bl	80056ac <HAL_RCC_OscConfig>
 800101c:	4603      	mov	r3, r0
 800101e:	2b00      	cmp	r3, #0
 8001020:	d001      	beq.n	8001026 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001022:	f000 f98b 	bl	800133c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001026:	230f      	movs	r3, #15
 8001028:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800102a:	2302      	movs	r3, #2
 800102c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800102e:	2300      	movs	r3, #0
 8001030:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001032:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001036:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001038:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800103c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800103e:	f107 030c 	add.w	r3, r7, #12
 8001042:	2105      	movs	r1, #5
 8001044:	4618      	mov	r0, r3
 8001046:	f004 fda9 	bl	8005b9c <HAL_RCC_ClockConfig>
 800104a:	4603      	mov	r3, r0
 800104c:	2b00      	cmp	r3, #0
 800104e:	d001      	beq.n	8001054 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001050:	f000 f974 	bl	800133c <Error_Handler>
  }
}
 8001054:	bf00      	nop
 8001056:	3750      	adds	r7, #80	@ 0x50
 8001058:	46bd      	mov	sp, r7
 800105a:	bd80      	pop	{r7, pc}
 800105c:	40023800 	.word	0x40023800
 8001060:	40007000 	.word	0x40007000

08001064 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8001068:	4b16      	ldr	r3, [pc, #88]	@ (80010c4 <MX_CAN1_Init+0x60>)
 800106a:	4a17      	ldr	r2, [pc, #92]	@ (80010c8 <MX_CAN1_Init+0x64>)
 800106c:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 16;
 800106e:	4b15      	ldr	r3, [pc, #84]	@ (80010c4 <MX_CAN1_Init+0x60>)
 8001070:	2210      	movs	r2, #16
 8001072:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001074:	4b13      	ldr	r3, [pc, #76]	@ (80010c4 <MX_CAN1_Init+0x60>)
 8001076:	2200      	movs	r2, #0
 8001078:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800107a:	4b12      	ldr	r3, [pc, #72]	@ (80010c4 <MX_CAN1_Init+0x60>)
 800107c:	2200      	movs	r2, #0
 800107e:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_1TQ;
 8001080:	4b10      	ldr	r3, [pc, #64]	@ (80010c4 <MX_CAN1_Init+0x60>)
 8001082:	2200      	movs	r2, #0
 8001084:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8001086:	4b0f      	ldr	r3, [pc, #60]	@ (80010c4 <MX_CAN1_Init+0x60>)
 8001088:	2200      	movs	r2, #0
 800108a:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 800108c:	4b0d      	ldr	r3, [pc, #52]	@ (80010c4 <MX_CAN1_Init+0x60>)
 800108e:	2200      	movs	r2, #0
 8001090:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8001092:	4b0c      	ldr	r3, [pc, #48]	@ (80010c4 <MX_CAN1_Init+0x60>)
 8001094:	2200      	movs	r2, #0
 8001096:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001098:	4b0a      	ldr	r3, [pc, #40]	@ (80010c4 <MX_CAN1_Init+0x60>)
 800109a:	2200      	movs	r2, #0
 800109c:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 800109e:	4b09      	ldr	r3, [pc, #36]	@ (80010c4 <MX_CAN1_Init+0x60>)
 80010a0:	2200      	movs	r2, #0
 80010a2:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 80010a4:	4b07      	ldr	r3, [pc, #28]	@ (80010c4 <MX_CAN1_Init+0x60>)
 80010a6:	2200      	movs	r2, #0
 80010a8:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 80010aa:	4b06      	ldr	r3, [pc, #24]	@ (80010c4 <MX_CAN1_Init+0x60>)
 80010ac:	2200      	movs	r2, #0
 80010ae:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80010b0:	4804      	ldr	r0, [pc, #16]	@ (80010c4 <MX_CAN1_Init+0x60>)
 80010b2:	f000 fe15 	bl	8001ce0 <HAL_CAN_Init>
 80010b6:	4603      	mov	r3, r0
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d001      	beq.n	80010c0 <MX_CAN1_Init+0x5c>
  {
    Error_Handler();
 80010bc:	f000 f93e 	bl	800133c <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 80010c0:	bf00      	nop
 80010c2:	bd80      	pop	{r7, pc}
 80010c4:	20000678 	.word	0x20000678
 80010c8:	40006400 	.word	0x40006400

080010cc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80010d0:	4b12      	ldr	r3, [pc, #72]	@ (800111c <MX_I2C1_Init+0x50>)
 80010d2:	4a13      	ldr	r2, [pc, #76]	@ (8001120 <MX_I2C1_Init+0x54>)
 80010d4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80010d6:	4b11      	ldr	r3, [pc, #68]	@ (800111c <MX_I2C1_Init+0x50>)
 80010d8:	4a12      	ldr	r2, [pc, #72]	@ (8001124 <MX_I2C1_Init+0x58>)
 80010da:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80010dc:	4b0f      	ldr	r3, [pc, #60]	@ (800111c <MX_I2C1_Init+0x50>)
 80010de:	2200      	movs	r2, #0
 80010e0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80010e2:	4b0e      	ldr	r3, [pc, #56]	@ (800111c <MX_I2C1_Init+0x50>)
 80010e4:	2200      	movs	r2, #0
 80010e6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80010e8:	4b0c      	ldr	r3, [pc, #48]	@ (800111c <MX_I2C1_Init+0x50>)
 80010ea:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80010ee:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80010f0:	4b0a      	ldr	r3, [pc, #40]	@ (800111c <MX_I2C1_Init+0x50>)
 80010f2:	2200      	movs	r2, #0
 80010f4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80010f6:	4b09      	ldr	r3, [pc, #36]	@ (800111c <MX_I2C1_Init+0x50>)
 80010f8:	2200      	movs	r2, #0
 80010fa:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80010fc:	4b07      	ldr	r3, [pc, #28]	@ (800111c <MX_I2C1_Init+0x50>)
 80010fe:	2200      	movs	r2, #0
 8001100:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001102:	4b06      	ldr	r3, [pc, #24]	@ (800111c <MX_I2C1_Init+0x50>)
 8001104:	2200      	movs	r2, #0
 8001106:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001108:	4804      	ldr	r0, [pc, #16]	@ (800111c <MX_I2C1_Init+0x50>)
 800110a:	f003 fad5 	bl	80046b8 <HAL_I2C_Init>
 800110e:	4603      	mov	r3, r0
 8001110:	2b00      	cmp	r3, #0
 8001112:	d001      	beq.n	8001118 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001114:	f000 f912 	bl	800133c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001118:	bf00      	nop
 800111a:	bd80      	pop	{r7, pc}
 800111c:	200006a0 	.word	0x200006a0
 8001120:	40005400 	.word	0x40005400
 8001124:	000186a0 	.word	0x000186a0

08001128 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 800112c:	4b0e      	ldr	r3, [pc, #56]	@ (8001168 <MX_TIM14_Init+0x40>)
 800112e:	4a0f      	ldr	r2, [pc, #60]	@ (800116c <MX_TIM14_Init+0x44>)
 8001130:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 335;
 8001132:	4b0d      	ldr	r3, [pc, #52]	@ (8001168 <MX_TIM14_Init+0x40>)
 8001134:	f240 124f 	movw	r2, #335	@ 0x14f
 8001138:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 800113a:	4b0b      	ldr	r3, [pc, #44]	@ (8001168 <MX_TIM14_Init+0x40>)
 800113c:	2200      	movs	r2, #0
 800113e:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 55999;
 8001140:	4b09      	ldr	r3, [pc, #36]	@ (8001168 <MX_TIM14_Init+0x40>)
 8001142:	f64d 22bf 	movw	r2, #55999	@ 0xdabf
 8001146:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001148:	4b07      	ldr	r3, [pc, #28]	@ (8001168 <MX_TIM14_Init+0x40>)
 800114a:	2200      	movs	r2, #0
 800114c:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800114e:	4b06      	ldr	r3, [pc, #24]	@ (8001168 <MX_TIM14_Init+0x40>)
 8001150:	2200      	movs	r2, #0
 8001152:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8001154:	4804      	ldr	r0, [pc, #16]	@ (8001168 <MX_TIM14_Init+0x40>)
 8001156:	f004 ff2d 	bl	8005fb4 <HAL_TIM_Base_Init>
 800115a:	4603      	mov	r3, r0
 800115c:	2b00      	cmp	r3, #0
 800115e:	d001      	beq.n	8001164 <MX_TIM14_Init+0x3c>
  {
    Error_Handler();
 8001160:	f000 f8ec 	bl	800133c <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 8001164:	bf00      	nop
 8001166:	bd80      	pop	{r7, pc}
 8001168:	200006f4 	.word	0x200006f4
 800116c:	40002000 	.word	0x40002000

08001170 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b08c      	sub	sp, #48	@ 0x30
 8001174:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001176:	f107 031c 	add.w	r3, r7, #28
 800117a:	2200      	movs	r2, #0
 800117c:	601a      	str	r2, [r3, #0]
 800117e:	605a      	str	r2, [r3, #4]
 8001180:	609a      	str	r2, [r3, #8]
 8001182:	60da      	str	r2, [r3, #12]
 8001184:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001186:	2300      	movs	r3, #0
 8001188:	61bb      	str	r3, [r7, #24]
 800118a:	4b66      	ldr	r3, [pc, #408]	@ (8001324 <MX_GPIO_Init+0x1b4>)
 800118c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800118e:	4a65      	ldr	r2, [pc, #404]	@ (8001324 <MX_GPIO_Init+0x1b4>)
 8001190:	f043 0304 	orr.w	r3, r3, #4
 8001194:	6313      	str	r3, [r2, #48]	@ 0x30
 8001196:	4b63      	ldr	r3, [pc, #396]	@ (8001324 <MX_GPIO_Init+0x1b4>)
 8001198:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800119a:	f003 0304 	and.w	r3, r3, #4
 800119e:	61bb      	str	r3, [r7, #24]
 80011a0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80011a2:	2300      	movs	r3, #0
 80011a4:	617b      	str	r3, [r7, #20]
 80011a6:	4b5f      	ldr	r3, [pc, #380]	@ (8001324 <MX_GPIO_Init+0x1b4>)
 80011a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011aa:	4a5e      	ldr	r2, [pc, #376]	@ (8001324 <MX_GPIO_Init+0x1b4>)
 80011ac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80011b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80011b2:	4b5c      	ldr	r3, [pc, #368]	@ (8001324 <MX_GPIO_Init+0x1b4>)
 80011b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80011ba:	617b      	str	r3, [r7, #20]
 80011bc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011be:	2300      	movs	r3, #0
 80011c0:	613b      	str	r3, [r7, #16]
 80011c2:	4b58      	ldr	r3, [pc, #352]	@ (8001324 <MX_GPIO_Init+0x1b4>)
 80011c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011c6:	4a57      	ldr	r2, [pc, #348]	@ (8001324 <MX_GPIO_Init+0x1b4>)
 80011c8:	f043 0301 	orr.w	r3, r3, #1
 80011cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80011ce:	4b55      	ldr	r3, [pc, #340]	@ (8001324 <MX_GPIO_Init+0x1b4>)
 80011d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011d2:	f003 0301 	and.w	r3, r3, #1
 80011d6:	613b      	str	r3, [r7, #16]
 80011d8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011da:	2300      	movs	r3, #0
 80011dc:	60fb      	str	r3, [r7, #12]
 80011de:	4b51      	ldr	r3, [pc, #324]	@ (8001324 <MX_GPIO_Init+0x1b4>)
 80011e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011e2:	4a50      	ldr	r2, [pc, #320]	@ (8001324 <MX_GPIO_Init+0x1b4>)
 80011e4:	f043 0302 	orr.w	r3, r3, #2
 80011e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80011ea:	4b4e      	ldr	r3, [pc, #312]	@ (8001324 <MX_GPIO_Init+0x1b4>)
 80011ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011ee:	f003 0302 	and.w	r3, r3, #2
 80011f2:	60fb      	str	r3, [r7, #12]
 80011f4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80011f6:	2300      	movs	r3, #0
 80011f8:	60bb      	str	r3, [r7, #8]
 80011fa:	4b4a      	ldr	r3, [pc, #296]	@ (8001324 <MX_GPIO_Init+0x1b4>)
 80011fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011fe:	4a49      	ldr	r2, [pc, #292]	@ (8001324 <MX_GPIO_Init+0x1b4>)
 8001200:	f043 0310 	orr.w	r3, r3, #16
 8001204:	6313      	str	r3, [r2, #48]	@ 0x30
 8001206:	4b47      	ldr	r3, [pc, #284]	@ (8001324 <MX_GPIO_Init+0x1b4>)
 8001208:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800120a:	f003 0310 	and.w	r3, r3, #16
 800120e:	60bb      	str	r3, [r7, #8]
 8001210:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001212:	2300      	movs	r3, #0
 8001214:	607b      	str	r3, [r7, #4]
 8001216:	4b43      	ldr	r3, [pc, #268]	@ (8001324 <MX_GPIO_Init+0x1b4>)
 8001218:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800121a:	4a42      	ldr	r2, [pc, #264]	@ (8001324 <MX_GPIO_Init+0x1b4>)
 800121c:	f043 0308 	orr.w	r3, r3, #8
 8001220:	6313      	str	r3, [r2, #48]	@ 0x30
 8001222:	4b40      	ldr	r3, [pc, #256]	@ (8001324 <MX_GPIO_Init+0x1b4>)
 8001224:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001226:	f003 0308 	and.w	r3, r3, #8
 800122a:	607b      	str	r3, [r7, #4]
 800122c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 800122e:	2201      	movs	r2, #1
 8001230:	2101      	movs	r1, #1
 8001232:	483d      	ldr	r0, [pc, #244]	@ (8001328 <MX_GPIO_Init+0x1b8>)
 8001234:	f001 f916 	bl	8002464 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RD_Pin|A4_Pin|CS0_Pin|CS1_Pin
 8001238:	2200      	movs	r2, #0
 800123a:	f647 0103 	movw	r1, #30723	@ 0x7803
 800123e:	483b      	ldr	r0, [pc, #236]	@ (800132c <MX_GPIO_Init+0x1bc>)
 8001240:	f001 f910 	bl	8002464 <HAL_GPIO_WritePin>
                          |CS2_Pin|CS3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, D0_Pin|D1_Pin|D2_Pin|D3_Pin
 8001244:	2200      	movs	r2, #0
 8001246:	f44f 417f 	mov.w	r1, #65280	@ 0xff00
 800124a:	4839      	ldr	r0, [pc, #228]	@ (8001330 <MX_GPIO_Init+0x1c0>)
 800124c:	f001 f90a 	bl	8002464 <HAL_GPIO_WritePin>
                          |D4_Pin|D5_Pin|D6_Pin|D7_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, A0_Pin|A1_Pin|A2_Pin|A3_Pin
 8001250:	2200      	movs	r2, #0
 8001252:	f44f 417f 	mov.w	r1, #65280	@ 0xff00
 8001256:	4837      	ldr	r0, [pc, #220]	@ (8001334 <MX_GPIO_Init+0x1c4>)
 8001258:	f001 f904 	bl	8002464 <HAL_GPIO_WritePin>
                          |LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 800125c:	2301      	movs	r3, #1
 800125e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001260:	2301      	movs	r3, #1
 8001262:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001264:	2300      	movs	r3, #0
 8001266:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001268:	2300      	movs	r3, #0
 800126a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800126c:	f107 031c 	add.w	r3, r7, #28
 8001270:	4619      	mov	r1, r3
 8001272:	482d      	ldr	r0, [pc, #180]	@ (8001328 <MX_GPIO_Init+0x1b8>)
 8001274:	f000 ff42 	bl	80020fc <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001278:	2301      	movs	r3, #1
 800127a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800127c:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001280:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001282:	2300      	movs	r3, #0
 8001284:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001286:	f107 031c 	add.w	r3, r7, #28
 800128a:	4619      	mov	r1, r3
 800128c:	482a      	ldr	r0, [pc, #168]	@ (8001338 <MX_GPIO_Init+0x1c8>)
 800128e:	f000 ff35 	bl	80020fc <HAL_GPIO_Init>

  /*Configure GPIO pins : RD_Pin A4_Pin CS0_Pin CS1_Pin
                           CS2_Pin CS3_Pin */
  GPIO_InitStruct.Pin = RD_Pin|A4_Pin|CS0_Pin|CS1_Pin
 8001292:	f647 0303 	movw	r3, #30723	@ 0x7803
 8001296:	61fb      	str	r3, [r7, #28]
                          |CS2_Pin|CS3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001298:	2301      	movs	r3, #1
 800129a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800129c:	2300      	movs	r3, #0
 800129e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012a0:	2300      	movs	r3, #0
 80012a2:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012a4:	f107 031c 	add.w	r3, r7, #28
 80012a8:	4619      	mov	r1, r3
 80012aa:	4820      	ldr	r0, [pc, #128]	@ (800132c <MX_GPIO_Init+0x1bc>)
 80012ac:	f000 ff26 	bl	80020fc <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80012b0:	2304      	movs	r3, #4
 80012b2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012b4:	2300      	movs	r3, #0
 80012b6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012b8:	2300      	movs	r3, #0
 80012ba:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80012bc:	f107 031c 	add.w	r3, r7, #28
 80012c0:	4619      	mov	r1, r3
 80012c2:	481a      	ldr	r0, [pc, #104]	@ (800132c <MX_GPIO_Init+0x1bc>)
 80012c4:	f000 ff1a 	bl	80020fc <HAL_GPIO_Init>

  /*Configure GPIO pins : D0_Pin D1_Pin D2_Pin D3_Pin
                           D4_Pin D5_Pin D6_Pin D7_Pin */
  GPIO_InitStruct.Pin = D0_Pin|D1_Pin|D2_Pin|D3_Pin
 80012c8:	f44f 437f 	mov.w	r3, #65280	@ 0xff00
 80012cc:	61fb      	str	r3, [r7, #28]
                          |D4_Pin|D5_Pin|D6_Pin|D7_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012ce:	2301      	movs	r3, #1
 80012d0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012d2:	2300      	movs	r3, #0
 80012d4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012d6:	2300      	movs	r3, #0
 80012d8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80012da:	f107 031c 	add.w	r3, r7, #28
 80012de:	4619      	mov	r1, r3
 80012e0:	4813      	ldr	r0, [pc, #76]	@ (8001330 <MX_GPIO_Init+0x1c0>)
 80012e2:	f000 ff0b 	bl	80020fc <HAL_GPIO_Init>

  /*Configure GPIO pins : A0_Pin A1_Pin A2_Pin A3_Pin
                           LD4_Pin LD3_Pin LD5_Pin LD6_Pin */
  GPIO_InitStruct.Pin = A0_Pin|A1_Pin|A2_Pin|A3_Pin
 80012e6:	f44f 437f 	mov.w	r3, #65280	@ 0xff00
 80012ea:	61fb      	str	r3, [r7, #28]
                          |LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012ec:	2301      	movs	r3, #1
 80012ee:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012f0:	2300      	movs	r3, #0
 80012f2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012f4:	2300      	movs	r3, #0
 80012f6:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80012f8:	f107 031c 	add.w	r3, r7, #28
 80012fc:	4619      	mov	r1, r3
 80012fe:	480d      	ldr	r0, [pc, #52]	@ (8001334 <MX_GPIO_Init+0x1c4>)
 8001300:	f000 fefc 	bl	80020fc <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8001304:	2320      	movs	r3, #32
 8001306:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001308:	2300      	movs	r3, #0
 800130a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800130c:	2300      	movs	r3, #0
 800130e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001310:	f107 031c 	add.w	r3, r7, #28
 8001314:	4619      	mov	r1, r3
 8001316:	4807      	ldr	r0, [pc, #28]	@ (8001334 <MX_GPIO_Init+0x1c4>)
 8001318:	f000 fef0 	bl	80020fc <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800131c:	bf00      	nop
 800131e:	3730      	adds	r7, #48	@ 0x30
 8001320:	46bd      	mov	sp, r7
 8001322:	bd80      	pop	{r7, pc}
 8001324:	40023800 	.word	0x40023800
 8001328:	40020800 	.word	0x40020800
 800132c:	40020400 	.word	0x40020400
 8001330:	40021000 	.word	0x40021000
 8001334:	40020c00 	.word	0x40020c00
 8001338:	40020000 	.word	0x40020000

0800133c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800133c:	b480      	push	{r7}
 800133e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001340:	b672      	cpsid	i
}
 8001342:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001344:	bf00      	nop
 8001346:	e7fd      	b.n	8001344 <Error_Handler+0x8>

08001348 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	b082      	sub	sp, #8
 800134c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800134e:	2300      	movs	r3, #0
 8001350:	607b      	str	r3, [r7, #4]
 8001352:	4b10      	ldr	r3, [pc, #64]	@ (8001394 <HAL_MspInit+0x4c>)
 8001354:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001356:	4a0f      	ldr	r2, [pc, #60]	@ (8001394 <HAL_MspInit+0x4c>)
 8001358:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800135c:	6453      	str	r3, [r2, #68]	@ 0x44
 800135e:	4b0d      	ldr	r3, [pc, #52]	@ (8001394 <HAL_MspInit+0x4c>)
 8001360:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001362:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001366:	607b      	str	r3, [r7, #4]
 8001368:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800136a:	2300      	movs	r3, #0
 800136c:	603b      	str	r3, [r7, #0]
 800136e:	4b09      	ldr	r3, [pc, #36]	@ (8001394 <HAL_MspInit+0x4c>)
 8001370:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001372:	4a08      	ldr	r2, [pc, #32]	@ (8001394 <HAL_MspInit+0x4c>)
 8001374:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001378:	6413      	str	r3, [r2, #64]	@ 0x40
 800137a:	4b06      	ldr	r3, [pc, #24]	@ (8001394 <HAL_MspInit+0x4c>)
 800137c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800137e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001382:	603b      	str	r3, [r7, #0]
 8001384:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001386:	2007      	movs	r0, #7
 8001388:	f000 fe76 	bl	8002078 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800138c:	bf00      	nop
 800138e:	3708      	adds	r7, #8
 8001390:	46bd      	mov	sp, r7
 8001392:	bd80      	pop	{r7, pc}
 8001394:	40023800 	.word	0x40023800

08001398 <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b08a      	sub	sp, #40	@ 0x28
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013a0:	f107 0314 	add.w	r3, r7, #20
 80013a4:	2200      	movs	r2, #0
 80013a6:	601a      	str	r2, [r3, #0]
 80013a8:	605a      	str	r2, [r3, #4]
 80013aa:	609a      	str	r2, [r3, #8]
 80013ac:	60da      	str	r2, [r3, #12]
 80013ae:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	4a19      	ldr	r2, [pc, #100]	@ (800141c <HAL_CAN_MspInit+0x84>)
 80013b6:	4293      	cmp	r3, r2
 80013b8:	d12b      	bne.n	8001412 <HAL_CAN_MspInit+0x7a>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80013ba:	2300      	movs	r3, #0
 80013bc:	613b      	str	r3, [r7, #16]
 80013be:	4b18      	ldr	r3, [pc, #96]	@ (8001420 <HAL_CAN_MspInit+0x88>)
 80013c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013c2:	4a17      	ldr	r2, [pc, #92]	@ (8001420 <HAL_CAN_MspInit+0x88>)
 80013c4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80013c8:	6413      	str	r3, [r2, #64]	@ 0x40
 80013ca:	4b15      	ldr	r3, [pc, #84]	@ (8001420 <HAL_CAN_MspInit+0x88>)
 80013cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80013d2:	613b      	str	r3, [r7, #16]
 80013d4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80013d6:	2300      	movs	r3, #0
 80013d8:	60fb      	str	r3, [r7, #12]
 80013da:	4b11      	ldr	r3, [pc, #68]	@ (8001420 <HAL_CAN_MspInit+0x88>)
 80013dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013de:	4a10      	ldr	r2, [pc, #64]	@ (8001420 <HAL_CAN_MspInit+0x88>)
 80013e0:	f043 0308 	orr.w	r3, r3, #8
 80013e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80013e6:	4b0e      	ldr	r3, [pc, #56]	@ (8001420 <HAL_CAN_MspInit+0x88>)
 80013e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013ea:	f003 0308 	and.w	r3, r3, #8
 80013ee:	60fb      	str	r3, [r7, #12]
 80013f0:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80013f2:	2303      	movs	r3, #3
 80013f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013f6:	2302      	movs	r3, #2
 80013f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013fa:	2300      	movs	r3, #0
 80013fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013fe:	2303      	movs	r3, #3
 8001400:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001402:	2309      	movs	r3, #9
 8001404:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001406:	f107 0314 	add.w	r3, r7, #20
 800140a:	4619      	mov	r1, r3
 800140c:	4805      	ldr	r0, [pc, #20]	@ (8001424 <HAL_CAN_MspInit+0x8c>)
 800140e:	f000 fe75 	bl	80020fc <HAL_GPIO_Init>

    /* USER CODE END CAN1_MspInit 1 */

  }

}
 8001412:	bf00      	nop
 8001414:	3728      	adds	r7, #40	@ 0x28
 8001416:	46bd      	mov	sp, r7
 8001418:	bd80      	pop	{r7, pc}
 800141a:	bf00      	nop
 800141c:	40006400 	.word	0x40006400
 8001420:	40023800 	.word	0x40023800
 8001424:	40020c00 	.word	0x40020c00

08001428 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	b08a      	sub	sp, #40	@ 0x28
 800142c:	af00      	add	r7, sp, #0
 800142e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001430:	f107 0314 	add.w	r3, r7, #20
 8001434:	2200      	movs	r2, #0
 8001436:	601a      	str	r2, [r3, #0]
 8001438:	605a      	str	r2, [r3, #4]
 800143a:	609a      	str	r2, [r3, #8]
 800143c:	60da      	str	r2, [r3, #12]
 800143e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	4a19      	ldr	r2, [pc, #100]	@ (80014ac <HAL_I2C_MspInit+0x84>)
 8001446:	4293      	cmp	r3, r2
 8001448:	d12c      	bne.n	80014a4 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800144a:	2300      	movs	r3, #0
 800144c:	613b      	str	r3, [r7, #16]
 800144e:	4b18      	ldr	r3, [pc, #96]	@ (80014b0 <HAL_I2C_MspInit+0x88>)
 8001450:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001452:	4a17      	ldr	r2, [pc, #92]	@ (80014b0 <HAL_I2C_MspInit+0x88>)
 8001454:	f043 0302 	orr.w	r3, r3, #2
 8001458:	6313      	str	r3, [r2, #48]	@ 0x30
 800145a:	4b15      	ldr	r3, [pc, #84]	@ (80014b0 <HAL_I2C_MspInit+0x88>)
 800145c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800145e:	f003 0302 	and.w	r3, r3, #2
 8001462:	613b      	str	r3, [r7, #16]
 8001464:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = SCL_Pin|SDA_Pin;
 8001466:	f44f 7310 	mov.w	r3, #576	@ 0x240
 800146a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800146c:	2312      	movs	r3, #18
 800146e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001470:	2301      	movs	r3, #1
 8001472:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001474:	2300      	movs	r3, #0
 8001476:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001478:	2304      	movs	r3, #4
 800147a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800147c:	f107 0314 	add.w	r3, r7, #20
 8001480:	4619      	mov	r1, r3
 8001482:	480c      	ldr	r0, [pc, #48]	@ (80014b4 <HAL_I2C_MspInit+0x8c>)
 8001484:	f000 fe3a 	bl	80020fc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001488:	2300      	movs	r3, #0
 800148a:	60fb      	str	r3, [r7, #12]
 800148c:	4b08      	ldr	r3, [pc, #32]	@ (80014b0 <HAL_I2C_MspInit+0x88>)
 800148e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001490:	4a07      	ldr	r2, [pc, #28]	@ (80014b0 <HAL_I2C_MspInit+0x88>)
 8001492:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001496:	6413      	str	r3, [r2, #64]	@ 0x40
 8001498:	4b05      	ldr	r3, [pc, #20]	@ (80014b0 <HAL_I2C_MspInit+0x88>)
 800149a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800149c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80014a0:	60fb      	str	r3, [r7, #12]
 80014a2:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80014a4:	bf00      	nop
 80014a6:	3728      	adds	r7, #40	@ 0x28
 80014a8:	46bd      	mov	sp, r7
 80014aa:	bd80      	pop	{r7, pc}
 80014ac:	40005400 	.word	0x40005400
 80014b0:	40023800 	.word	0x40023800
 80014b4:	40020400 	.word	0x40020400

080014b8 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b084      	sub	sp, #16
 80014bc:	af00      	add	r7, sp, #0
 80014be:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM14)
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	4a0e      	ldr	r2, [pc, #56]	@ (8001500 <HAL_TIM_Base_MspInit+0x48>)
 80014c6:	4293      	cmp	r3, r2
 80014c8:	d115      	bne.n	80014f6 <HAL_TIM_Base_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM14_MspInit 0 */

    /* USER CODE END TIM14_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM14_CLK_ENABLE();
 80014ca:	2300      	movs	r3, #0
 80014cc:	60fb      	str	r3, [r7, #12]
 80014ce:	4b0d      	ldr	r3, [pc, #52]	@ (8001504 <HAL_TIM_Base_MspInit+0x4c>)
 80014d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014d2:	4a0c      	ldr	r2, [pc, #48]	@ (8001504 <HAL_TIM_Base_MspInit+0x4c>)
 80014d4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80014d8:	6413      	str	r3, [r2, #64]	@ 0x40
 80014da:	4b0a      	ldr	r3, [pc, #40]	@ (8001504 <HAL_TIM_Base_MspInit+0x4c>)
 80014dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80014e2:	60fb      	str	r3, [r7, #12]
 80014e4:	68fb      	ldr	r3, [r7, #12]
    /* TIM14 interrupt Init */
    HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 0, 0);
 80014e6:	2200      	movs	r2, #0
 80014e8:	2100      	movs	r1, #0
 80014ea:	202d      	movs	r0, #45	@ 0x2d
 80014ec:	f000 fdcf 	bl	800208e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 80014f0:	202d      	movs	r0, #45	@ 0x2d
 80014f2:	f000 fde8 	bl	80020c6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM14_MspInit 1 */

  }

}
 80014f6:	bf00      	nop
 80014f8:	3710      	adds	r7, #16
 80014fa:	46bd      	mov	sp, r7
 80014fc:	bd80      	pop	{r7, pc}
 80014fe:	bf00      	nop
 8001500:	40002000 	.word	0x40002000
 8001504:	40023800 	.word	0x40023800

08001508 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001508:	b480      	push	{r7}
 800150a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800150c:	bf00      	nop
 800150e:	e7fd      	b.n	800150c <NMI_Handler+0x4>

08001510 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001510:	b480      	push	{r7}
 8001512:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001514:	bf00      	nop
 8001516:	e7fd      	b.n	8001514 <HardFault_Handler+0x4>

08001518 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001518:	b480      	push	{r7}
 800151a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800151c:	bf00      	nop
 800151e:	e7fd      	b.n	800151c <MemManage_Handler+0x4>

08001520 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001520:	b480      	push	{r7}
 8001522:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001524:	bf00      	nop
 8001526:	e7fd      	b.n	8001524 <BusFault_Handler+0x4>

08001528 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001528:	b480      	push	{r7}
 800152a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800152c:	bf00      	nop
 800152e:	e7fd      	b.n	800152c <UsageFault_Handler+0x4>

08001530 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001530:	b480      	push	{r7}
 8001532:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001534:	bf00      	nop
 8001536:	46bd      	mov	sp, r7
 8001538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153c:	4770      	bx	lr

0800153e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800153e:	b480      	push	{r7}
 8001540:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001542:	bf00      	nop
 8001544:	46bd      	mov	sp, r7
 8001546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154a:	4770      	bx	lr

0800154c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800154c:	b480      	push	{r7}
 800154e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001550:	bf00      	nop
 8001552:	46bd      	mov	sp, r7
 8001554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001558:	4770      	bx	lr

0800155a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800155a:	b580      	push	{r7, lr}
 800155c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800155e:	f000 fb7b 	bl	8001c58 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001562:	bf00      	nop
 8001564:	bd80      	pop	{r7, pc}
	...

08001568 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 800156c:	4802      	ldr	r0, [pc, #8]	@ (8001578 <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 800156e:	f004 fde1 	bl	8006134 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 8001572:	bf00      	nop
 8001574:	bd80      	pop	{r7, pc}
 8001576:	bf00      	nop
 8001578:	200006f4 	.word	0x200006f4

0800157c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8001580:	4802      	ldr	r0, [pc, #8]	@ (800158c <OTG_FS_IRQHandler+0x10>)
 8001582:	f001 fa45 	bl	8002a10 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001586:	bf00      	nop
 8001588:	bd80      	pop	{r7, pc}
 800158a:	bf00      	nop
 800158c:	20000b3c 	.word	0x20000b3c

08001590 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b086      	sub	sp, #24
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001598:	4a14      	ldr	r2, [pc, #80]	@ (80015ec <_sbrk+0x5c>)
 800159a:	4b15      	ldr	r3, [pc, #84]	@ (80015f0 <_sbrk+0x60>)
 800159c:	1ad3      	subs	r3, r2, r3
 800159e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80015a0:	697b      	ldr	r3, [r7, #20]
 80015a2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80015a4:	4b13      	ldr	r3, [pc, #76]	@ (80015f4 <_sbrk+0x64>)
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d102      	bne.n	80015b2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80015ac:	4b11      	ldr	r3, [pc, #68]	@ (80015f4 <_sbrk+0x64>)
 80015ae:	4a12      	ldr	r2, [pc, #72]	@ (80015f8 <_sbrk+0x68>)
 80015b0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80015b2:	4b10      	ldr	r3, [pc, #64]	@ (80015f4 <_sbrk+0x64>)
 80015b4:	681a      	ldr	r2, [r3, #0]
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	4413      	add	r3, r2
 80015ba:	693a      	ldr	r2, [r7, #16]
 80015bc:	429a      	cmp	r2, r3
 80015be:	d207      	bcs.n	80015d0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80015c0:	f008 fd52 	bl	800a068 <__errno>
 80015c4:	4603      	mov	r3, r0
 80015c6:	220c      	movs	r2, #12
 80015c8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80015ca:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80015ce:	e009      	b.n	80015e4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80015d0:	4b08      	ldr	r3, [pc, #32]	@ (80015f4 <_sbrk+0x64>)
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80015d6:	4b07      	ldr	r3, [pc, #28]	@ (80015f4 <_sbrk+0x64>)
 80015d8:	681a      	ldr	r2, [r3, #0]
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	4413      	add	r3, r2
 80015de:	4a05      	ldr	r2, [pc, #20]	@ (80015f4 <_sbrk+0x64>)
 80015e0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80015e2:	68fb      	ldr	r3, [r7, #12]
}
 80015e4:	4618      	mov	r0, r3
 80015e6:	3718      	adds	r7, #24
 80015e8:	46bd      	mov	sp, r7
 80015ea:	bd80      	pop	{r7, pc}
 80015ec:	20020000 	.word	0x20020000
 80015f0:	00000400 	.word	0x00000400
 80015f4:	2000073c 	.word	0x2000073c
 80015f8:	20001068 	.word	0x20001068

080015fc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80015fc:	b480      	push	{r7}
 80015fe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001600:	4b06      	ldr	r3, [pc, #24]	@ (800161c <SystemInit+0x20>)
 8001602:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001606:	4a05      	ldr	r2, [pc, #20]	@ (800161c <SystemInit+0x20>)
 8001608:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800160c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001610:	bf00      	nop
 8001612:	46bd      	mov	sp, r7
 8001614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001618:	4770      	bx	lr
 800161a:	bf00      	nop
 800161c:	e000ed00 	.word	0xe000ed00

08001620 <lectureEntrees>:
#include "interface_PCF8574.h"

extern I2C_HandleTypeDef hi2c1;

void lectureEntrees(void)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	b082      	sub	sp, #8
 8001624:	af02      	add	r7, sp, #8
////	if(interfacePCF8574.information == INFORMATION_DISPONIBLE)
//	{
//		return;
//	}

	if(HAL_I2C_Master_Receive(&hi2c1, ADDR_ENTREE_CARTE1, &temp1, 1, 1) == HAL_OK)
 8001626:	2301      	movs	r3, #1
 8001628:	9300      	str	r3, [sp, #0]
 800162a:	2301      	movs	r3, #1
 800162c:	4a16      	ldr	r2, [pc, #88]	@ (8001688 <lectureEntrees+0x68>)
 800162e:	2170      	movs	r1, #112	@ 0x70
 8001630:	4816      	ldr	r0, [pc, #88]	@ (800168c <lectureEntrees+0x6c>)
 8001632:	f003 fa83 	bl	8004b3c <HAL_I2C_Master_Receive>
 8001636:	4603      	mov	r3, r0
 8001638:	2b00      	cmp	r3, #0
 800163a:	d103      	bne.n	8001644 <lectureEntrees+0x24>
	{
		interfacePCF8574.entreesCarte1 = temp1;
 800163c:	4b12      	ldr	r3, [pc, #72]	@ (8001688 <lectureEntrees+0x68>)
 800163e:	781a      	ldrb	r2, [r3, #0]
 8001640:	4b13      	ldr	r3, [pc, #76]	@ (8001690 <lectureEntrees+0x70>)
 8001642:	705a      	strb	r2, [r3, #1]
	}
	if(HAL_I2C_Master_Receive(&hi2c1, ADDR_ENTREE_CARTE2, &temp2, 1, 1) == HAL_OK)
 8001644:	2301      	movs	r3, #1
 8001646:	9300      	str	r3, [sp, #0]
 8001648:	2301      	movs	r3, #1
 800164a:	4a12      	ldr	r2, [pc, #72]	@ (8001694 <lectureEntrees+0x74>)
 800164c:	2174      	movs	r1, #116	@ 0x74
 800164e:	480f      	ldr	r0, [pc, #60]	@ (800168c <lectureEntrees+0x6c>)
 8001650:	f003 fa74 	bl	8004b3c <HAL_I2C_Master_Receive>
 8001654:	4603      	mov	r3, r0
 8001656:	2b00      	cmp	r3, #0
 8001658:	d103      	bne.n	8001662 <lectureEntrees+0x42>
	{
		interfacePCF8574.entreesCarte2 = temp2;
 800165a:	4b0e      	ldr	r3, [pc, #56]	@ (8001694 <lectureEntrees+0x74>)
 800165c:	781a      	ldrb	r2, [r3, #0]
 800165e:	4b0c      	ldr	r3, [pc, #48]	@ (8001690 <lectureEntrees+0x70>)
 8001660:	709a      	strb	r2, [r3, #2]
	}
	if(HAL_I2C_Master_Receive(&hi2c1, ADDR_ENTREE_CARTE3, &temp3, 1, 1) == HAL_OK)
 8001662:	2301      	movs	r3, #1
 8001664:	9300      	str	r3, [sp, #0]
 8001666:	2301      	movs	r3, #1
 8001668:	4a0b      	ldr	r2, [pc, #44]	@ (8001698 <lectureEntrees+0x78>)
 800166a:	2176      	movs	r1, #118	@ 0x76
 800166c:	4807      	ldr	r0, [pc, #28]	@ (800168c <lectureEntrees+0x6c>)
 800166e:	f003 fa65 	bl	8004b3c <HAL_I2C_Master_Receive>
 8001672:	4603      	mov	r3, r0
 8001674:	2b00      	cmp	r3, #0
 8001676:	d103      	bne.n	8001680 <lectureEntrees+0x60>
	{
		interfacePCF8574.entreesCarte3 = temp3;
 8001678:	4b07      	ldr	r3, [pc, #28]	@ (8001698 <lectureEntrees+0x78>)
 800167a:	781a      	ldrb	r2, [r3, #0]
 800167c:	4b04      	ldr	r3, [pc, #16]	@ (8001690 <lectureEntrees+0x70>)
 800167e:	70da      	strb	r2, [r3, #3]
	}
//	interfacePCF8574.information = INFORMATION_DISPONIBLE;
}
 8001680:	bf00      	nop
 8001682:	46bd      	mov	sp, r7
 8001684:	bd80      	pop	{r7, pc}
 8001686:	bf00      	nop
 8001688:	20000746 	.word	0x20000746
 800168c:	200006a0 	.word	0x200006a0
 8001690:	20000740 	.word	0x20000740
 8001694:	20000747 	.word	0x20000747
 8001698:	20000748 	.word	0x20000748

0800169c <ecritureSorties>:

void ecritureSorties(void)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	b084      	sub	sp, #16
 80016a0:	af02      	add	r7, sp, #8
	// inversion pour ecriture logique 1=1, 0=0
	uint8_t out1 = interfacePCF8574.sortiesCarte1;
 80016a2:	4b0d      	ldr	r3, [pc, #52]	@ (80016d8 <ecritureSorties+0x3c>)
 80016a4:	791b      	ldrb	r3, [r3, #4]
 80016a6:	71fb      	strb	r3, [r7, #7]
	uint8_t out2 = interfacePCF8574.sortiesCarte2;
 80016a8:	4b0b      	ldr	r3, [pc, #44]	@ (80016d8 <ecritureSorties+0x3c>)
 80016aa:	795b      	ldrb	r3, [r3, #5]
 80016ac:	71bb      	strb	r3, [r7, #6]

	HAL_I2C_Master_Transmit(&hi2c1, ADDR_SORTIE_CARTE1, &out1, 1, 1);
 80016ae:	1dfa      	adds	r2, r7, #7
 80016b0:	2301      	movs	r3, #1
 80016b2:	9300      	str	r3, [sp, #0]
 80016b4:	2301      	movs	r3, #1
 80016b6:	2178      	movs	r1, #120	@ 0x78
 80016b8:	4808      	ldr	r0, [pc, #32]	@ (80016dc <ecritureSorties+0x40>)
 80016ba:	f003 f941 	bl	8004940 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Transmit(&hi2c1, ADDR_SORTIE_CARTE2, &out2, 1, 1);
 80016be:	1dba      	adds	r2, r7, #6
 80016c0:	2301      	movs	r3, #1
 80016c2:	9300      	str	r3, [sp, #0]
 80016c4:	2301      	movs	r3, #1
 80016c6:	217a      	movs	r1, #122	@ 0x7a
 80016c8:	4804      	ldr	r0, [pc, #16]	@ (80016dc <ecritureSorties+0x40>)
 80016ca:	f003 f939 	bl	8004940 <HAL_I2C_Master_Transmit>

}
 80016ce:	bf00      	nop
 80016d0:	3708      	adds	r7, #8
 80016d2:	46bd      	mov	sp, r7
 80016d4:	bd80      	pop	{r7, pc}
 80016d6:	bf00      	nop
 80016d8:	20000740 	.word	0x20000740
 80016dc:	200006a0 	.word	0x200006a0

080016e0 <HAL_TIM_PeriodElapsedCallback>:
//Definitions de variables publiques:
void (*piloteTimer14_execute)(void);

//Definitions de fonctions publiques:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b082      	sub	sp, #8
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
  if (htim == &htim14)
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	4a05      	ldr	r2, [pc, #20]	@ (8001700 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80016ec:	4293      	cmp	r3, r2
 80016ee:	d102      	bne.n	80016f6 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
	  piloteTimer14_execute();
 80016f0:	4b04      	ldr	r3, [pc, #16]	@ (8001704 <HAL_TIM_PeriodElapsedCallback+0x24>)
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	4798      	blx	r3
  }
}
 80016f6:	bf00      	nop
 80016f8:	3708      	adds	r7, #8
 80016fa:	46bd      	mov	sp, r7
 80016fc:	bd80      	pop	{r7, pc}
 80016fe:	bf00      	nop
 8001700:	200006f4 	.word	0x200006f4
 8001704:	2000074c 	.word	0x2000074c

08001708 <piloteTimer14_permetLesInterruptions>:

void piloteTimer14_permetLesInterruptions(void)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	af00      	add	r7, sp, #0
  HAL_TIM_Base_Start_IT(&htim14);
 800170c:	4802      	ldr	r0, [pc, #8]	@ (8001718 <piloteTimer14_permetLesInterruptions+0x10>)
 800170e:	f004 fca1 	bl	8006054 <HAL_TIM_Base_Start_IT>
}
 8001712:	bf00      	nop
 8001714:	bd80      	pop	{r7, pc}
 8001716:	bf00      	nop
 8001718:	200006f4 	.word	0x200006f4

0800171c <piloteTimer14_initialise>:

void piloteTimer14_initialise(void)
{
 800171c:	b480      	push	{r7}
 800171e:	af00      	add	r7, sp, #0
  piloteTimer14_execute = doNothing;
 8001720:	4b03      	ldr	r3, [pc, #12]	@ (8001730 <piloteTimer14_initialise+0x14>)
 8001722:	4a04      	ldr	r2, [pc, #16]	@ (8001734 <piloteTimer14_initialise+0x18>)
 8001724:	601a      	str	r2, [r3, #0]
}
 8001726:	bf00      	nop
 8001728:	46bd      	mov	sp, r7
 800172a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172e:	4770      	bx	lr
 8001730:	2000074c 	.word	0x2000074c
 8001734:	08000f55 	.word	0x08000f55

08001738 <processusEntreesNum_Lire>:

//fonctions privees
void processusEntreesNum_Lire(void);

void processusEntreesNum_Lire(void)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	af00      	add	r7, sp, #0
	lectureEntrees();
 800173c:	f7ff ff70 	bl	8001620 <lectureEntrees>
}
 8001740:	bf00      	nop
 8001742:	bd80      	pop	{r7, pc}

08001744 <processusEntreesNum_Init>:

void processusEntreesNum_Init(void)
{
 8001744:	b480      	push	{r7}
 8001746:	af00      	add	r7, sp, #0
	serviceBaseDeTemps_execute[ENTREES_NUM_PHASE] =
 8001748:	4b03      	ldr	r3, [pc, #12]	@ (8001758 <processusEntreesNum_Init+0x14>)
 800174a:	4a04      	ldr	r2, [pc, #16]	@ (800175c <processusEntreesNum_Init+0x18>)
 800174c:	601a      	str	r2, [r3, #0]
			processusEntreesNum_Lire;
}
 800174e:	bf00      	nop
 8001750:	46bd      	mov	sp, r7
 8001752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001756:	4770      	bx	lr
 8001758:	20000750 	.word	0x20000750
 800175c:	08001739 	.word	0x08001739

08001760 <processusSortiesNum_Ecrire>:
#include "interface_PCF8574.h"

void processusSortiesNum_Ecrire(void);

void processusSortiesNum_Ecrire(void)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	af00      	add	r7, sp, #0
	interfacePCF8574.sortiesCarte1 = ~0x01;
 8001764:	4b04      	ldr	r3, [pc, #16]	@ (8001778 <processusSortiesNum_Ecrire+0x18>)
 8001766:	22fe      	movs	r2, #254	@ 0xfe
 8001768:	711a      	strb	r2, [r3, #4]
	interfacePCF8574.sortiesCarte2 = ~0x80;
 800176a:	4b03      	ldr	r3, [pc, #12]	@ (8001778 <processusSortiesNum_Ecrire+0x18>)
 800176c:	227f      	movs	r2, #127	@ 0x7f
 800176e:	715a      	strb	r2, [r3, #5]
	ecritureSorties();
 8001770:	f7ff ff94 	bl	800169c <ecritureSorties>
}
 8001774:	bf00      	nop
 8001776:	bd80      	pop	{r7, pc}
 8001778:	20000740 	.word	0x20000740

0800177c <processusSortiesNum_Init>:

void processusSortiesNum_Init(void)
{
 800177c:	b480      	push	{r7}
 800177e:	af00      	add	r7, sp, #0
	serviceBaseDeTemps_execute[SORTIES_NUM_PHASE] =
 8001780:	4b03      	ldr	r3, [pc, #12]	@ (8001790 <processusSortiesNum_Init+0x14>)
 8001782:	4a04      	ldr	r2, [pc, #16]	@ (8001794 <processusSortiesNum_Init+0x18>)
 8001784:	605a      	str	r2, [r3, #4]
				processusSortiesNum_Ecrire;
}
 8001786:	bf00      	nop
 8001788:	46bd      	mov	sp, r7
 800178a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800178e:	4770      	bx	lr
 8001790:	20000750 	.word	0x20000750
 8001794:	08001761 	.word	0x08001761

08001798 <byteToBinary>:
void byteToBinary(uint8_t value, uint8_t *dest);
void processusAffichage_Afficher(void);


void byteToBinary(uint8_t value, uint8_t *dest)
{
 8001798:	b480      	push	{r7}
 800179a:	b085      	sub	sp, #20
 800179c:	af00      	add	r7, sp, #0
 800179e:	4603      	mov	r3, r0
 80017a0:	6039      	str	r1, [r7, #0]
 80017a2:	71fb      	strb	r3, [r7, #7]
    for (int i = 0; i < 8; i++)
 80017a4:	2300      	movs	r3, #0
 80017a6:	60fb      	str	r3, [r7, #12]
 80017a8:	e014      	b.n	80017d4 <byteToBinary+0x3c>
    {
        dest[i] = (value & (1 << (7 - i))) ? '1' : '0';
 80017aa:	79fa      	ldrb	r2, [r7, #7]
 80017ac:	68fb      	ldr	r3, [r7, #12]
 80017ae:	f1c3 0307 	rsb	r3, r3, #7
 80017b2:	fa42 f303 	asr.w	r3, r2, r3
 80017b6:	f003 0301 	and.w	r3, r3, #1
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d001      	beq.n	80017c2 <byteToBinary+0x2a>
 80017be:	2131      	movs	r1, #49	@ 0x31
 80017c0:	e000      	b.n	80017c4 <byteToBinary+0x2c>
 80017c2:	2130      	movs	r1, #48	@ 0x30
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	683a      	ldr	r2, [r7, #0]
 80017c8:	4413      	add	r3, r2
 80017ca:	460a      	mov	r2, r1
 80017cc:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 8; i++)
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	3301      	adds	r3, #1
 80017d2:	60fb      	str	r3, [r7, #12]
 80017d4:	68fb      	ldr	r3, [r7, #12]
 80017d6:	2b07      	cmp	r3, #7
 80017d8:	dde7      	ble.n	80017aa <byteToBinary+0x12>
    }
}
 80017da:	bf00      	nop
 80017dc:	bf00      	nop
 80017de:	3714      	adds	r7, #20
 80017e0:	46bd      	mov	sp, r7
 80017e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e6:	4770      	bx	lr

080017e8 <processusAffichage_Afficher>:


void processusAffichage_Afficher(void)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b08a      	sub	sp, #40	@ 0x28
 80017ec:	af00      	add	r7, sp, #0
	uint8_t entrees_Num3[8];

	uint8_t sorties_Num1[8];
	uint8_t sorties_Num2[8];

	byteToBinary(interfacePCF8574.entreesCarte1, entrees_Num1);
 80017ee:	4b91      	ldr	r3, [pc, #580]	@ (8001a34 <processusAffichage_Afficher+0x24c>)
 80017f0:	785b      	ldrb	r3, [r3, #1]
 80017f2:	f107 0220 	add.w	r2, r7, #32
 80017f6:	4611      	mov	r1, r2
 80017f8:	4618      	mov	r0, r3
 80017fa:	f7ff ffcd 	bl	8001798 <byteToBinary>
	byteToBinary(interfacePCF8574.entreesCarte2, entrees_Num2);
 80017fe:	4b8d      	ldr	r3, [pc, #564]	@ (8001a34 <processusAffichage_Afficher+0x24c>)
 8001800:	789b      	ldrb	r3, [r3, #2]
 8001802:	f107 0218 	add.w	r2, r7, #24
 8001806:	4611      	mov	r1, r2
 8001808:	4618      	mov	r0, r3
 800180a:	f7ff ffc5 	bl	8001798 <byteToBinary>
	byteToBinary(interfacePCF8574.entreesCarte3, entrees_Num3);
 800180e:	4b89      	ldr	r3, [pc, #548]	@ (8001a34 <processusAffichage_Afficher+0x24c>)
 8001810:	78db      	ldrb	r3, [r3, #3]
 8001812:	f107 0210 	add.w	r2, r7, #16
 8001816:	4611      	mov	r1, r2
 8001818:	4618      	mov	r0, r3
 800181a:	f7ff ffbd 	bl	8001798 <byteToBinary>
	byteToBinary(interfacePCF8574.sortiesCarte1, sorties_Num1);
 800181e:	4b85      	ldr	r3, [pc, #532]	@ (8001a34 <processusAffichage_Afficher+0x24c>)
 8001820:	791b      	ldrb	r3, [r3, #4]
 8001822:	f107 0208 	add.w	r2, r7, #8
 8001826:	4611      	mov	r1, r2
 8001828:	4618      	mov	r0, r3
 800182a:	f7ff ffb5 	bl	8001798 <byteToBinary>
	byteToBinary(interfacePCF8574.sortiesCarte2, sorties_Num2);
 800182e:	4b81      	ldr	r3, [pc, #516]	@ (8001a34 <processusAffichage_Afficher+0x24c>)
 8001830:	795b      	ldrb	r3, [r3, #5]
 8001832:	463a      	mov	r2, r7
 8001834:	4611      	mov	r1, r2
 8001836:	4618      	mov	r0, r3
 8001838:	f7ff ffae 	bl	8001798 <byteToBinary>

	vPutCharGLcd(sorties_Num1[0], 1, 5, 5);
 800183c:	7a38      	ldrb	r0, [r7, #8]
 800183e:	2305      	movs	r3, #5
 8001840:	2205      	movs	r2, #5
 8001842:	2101      	movs	r1, #1
 8001844:	f7fe feea 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(sorties_Num1[1], 1, 6, 5);
 8001848:	7a78      	ldrb	r0, [r7, #9]
 800184a:	2305      	movs	r3, #5
 800184c:	2206      	movs	r2, #6
 800184e:	2101      	movs	r1, #1
 8001850:	f7fe fee4 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(sorties_Num1[2], 1, 7, 5);
 8001854:	7ab8      	ldrb	r0, [r7, #10]
 8001856:	2305      	movs	r3, #5
 8001858:	2207      	movs	r2, #7
 800185a:	2101      	movs	r1, #1
 800185c:	f7fe fede 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(sorties_Num1[3], 1, 8, 5);
 8001860:	7af8      	ldrb	r0, [r7, #11]
 8001862:	2305      	movs	r3, #5
 8001864:	2208      	movs	r2, #8
 8001866:	2101      	movs	r1, #1
 8001868:	f7fe fed8 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(sorties_Num1[4], 1, 12, 5);
 800186c:	7b38      	ldrb	r0, [r7, #12]
 800186e:	2305      	movs	r3, #5
 8001870:	220c      	movs	r2, #12
 8001872:	2101      	movs	r1, #1
 8001874:	f7fe fed2 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(sorties_Num1[5], 1, 13, 5);
 8001878:	7b78      	ldrb	r0, [r7, #13]
 800187a:	2305      	movs	r3, #5
 800187c:	220d      	movs	r2, #13
 800187e:	2101      	movs	r1, #1
 8001880:	f7fe fecc 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(sorties_Num1[6], 1, 14, 5);
 8001884:	7bb8      	ldrb	r0, [r7, #14]
 8001886:	2305      	movs	r3, #5
 8001888:	220e      	movs	r2, #14
 800188a:	2101      	movs	r1, #1
 800188c:	f7fe fec6 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(sorties_Num1[7], 1, 15, 5);
 8001890:	7bf8      	ldrb	r0, [r7, #15]
 8001892:	2305      	movs	r3, #5
 8001894:	220f      	movs	r2, #15
 8001896:	2101      	movs	r1, #1
 8001898:	f7fe fec0 	bl	800061c <vPutCharGLcd>

	vPutCharGLcd(sorties_Num2[0], 2, 5, 5);
 800189c:	7838      	ldrb	r0, [r7, #0]
 800189e:	2305      	movs	r3, #5
 80018a0:	2205      	movs	r2, #5
 80018a2:	2102      	movs	r1, #2
 80018a4:	f7fe feba 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(sorties_Num2[1], 2, 6, 5);
 80018a8:	7878      	ldrb	r0, [r7, #1]
 80018aa:	2305      	movs	r3, #5
 80018ac:	2206      	movs	r2, #6
 80018ae:	2102      	movs	r1, #2
 80018b0:	f7fe feb4 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(sorties_Num2[2], 2, 7, 5);
 80018b4:	78b8      	ldrb	r0, [r7, #2]
 80018b6:	2305      	movs	r3, #5
 80018b8:	2207      	movs	r2, #7
 80018ba:	2102      	movs	r1, #2
 80018bc:	f7fe feae 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(sorties_Num2[3], 2, 8, 5);
 80018c0:	78f8      	ldrb	r0, [r7, #3]
 80018c2:	2305      	movs	r3, #5
 80018c4:	2208      	movs	r2, #8
 80018c6:	2102      	movs	r1, #2
 80018c8:	f7fe fea8 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(sorties_Num2[4], 2, 12, 5);
 80018cc:	7938      	ldrb	r0, [r7, #4]
 80018ce:	2305      	movs	r3, #5
 80018d0:	220c      	movs	r2, #12
 80018d2:	2102      	movs	r1, #2
 80018d4:	f7fe fea2 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(sorties_Num2[5], 2, 13, 5);
 80018d8:	7978      	ldrb	r0, [r7, #5]
 80018da:	2305      	movs	r3, #5
 80018dc:	220d      	movs	r2, #13
 80018de:	2102      	movs	r1, #2
 80018e0:	f7fe fe9c 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(sorties_Num2[6], 2, 14, 5);
 80018e4:	79b8      	ldrb	r0, [r7, #6]
 80018e6:	2305      	movs	r3, #5
 80018e8:	220e      	movs	r2, #14
 80018ea:	2102      	movs	r1, #2
 80018ec:	f7fe fe96 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(sorties_Num2[7], 2, 15, 5);
 80018f0:	79f8      	ldrb	r0, [r7, #7]
 80018f2:	2305      	movs	r3, #5
 80018f4:	220f      	movs	r2, #15
 80018f6:	2102      	movs	r1, #2
 80018f8:	f7fe fe90 	bl	800061c <vPutCharGLcd>

	vPutCharGLcd(entrees_Num1[0], 3, 5, 5);
 80018fc:	f897 0020 	ldrb.w	r0, [r7, #32]
 8001900:	2305      	movs	r3, #5
 8001902:	2205      	movs	r2, #5
 8001904:	2103      	movs	r1, #3
 8001906:	f7fe fe89 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(entrees_Num1[1], 3, 6, 5);
 800190a:	f897 0021 	ldrb.w	r0, [r7, #33]	@ 0x21
 800190e:	2305      	movs	r3, #5
 8001910:	2206      	movs	r2, #6
 8001912:	2103      	movs	r1, #3
 8001914:	f7fe fe82 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(entrees_Num1[2], 3, 7, 5);
 8001918:	f897 0022 	ldrb.w	r0, [r7, #34]	@ 0x22
 800191c:	2305      	movs	r3, #5
 800191e:	2207      	movs	r2, #7
 8001920:	2103      	movs	r1, #3
 8001922:	f7fe fe7b 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(entrees_Num1[3], 3, 8, 5);
 8001926:	f897 0023 	ldrb.w	r0, [r7, #35]	@ 0x23
 800192a:	2305      	movs	r3, #5
 800192c:	2208      	movs	r2, #8
 800192e:	2103      	movs	r1, #3
 8001930:	f7fe fe74 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(entrees_Num1[4], 3, 12, 5);
 8001934:	f897 0024 	ldrb.w	r0, [r7, #36]	@ 0x24
 8001938:	2305      	movs	r3, #5
 800193a:	220c      	movs	r2, #12
 800193c:	2103      	movs	r1, #3
 800193e:	f7fe fe6d 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(entrees_Num1[5], 3, 13, 5);
 8001942:	f897 0025 	ldrb.w	r0, [r7, #37]	@ 0x25
 8001946:	2305      	movs	r3, #5
 8001948:	220d      	movs	r2, #13
 800194a:	2103      	movs	r1, #3
 800194c:	f7fe fe66 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(entrees_Num1[6], 3, 14, 5);
 8001950:	f897 0026 	ldrb.w	r0, [r7, #38]	@ 0x26
 8001954:	2305      	movs	r3, #5
 8001956:	220e      	movs	r2, #14
 8001958:	2103      	movs	r1, #3
 800195a:	f7fe fe5f 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(entrees_Num1[7], 3, 15, 5);
 800195e:	f897 0027 	ldrb.w	r0, [r7, #39]	@ 0x27
 8001962:	2305      	movs	r3, #5
 8001964:	220f      	movs	r2, #15
 8001966:	2103      	movs	r1, #3
 8001968:	f7fe fe58 	bl	800061c <vPutCharGLcd>

	vPutCharGLcd(entrees_Num2[0], 4, 5, 5);
 800196c:	7e38      	ldrb	r0, [r7, #24]
 800196e:	2305      	movs	r3, #5
 8001970:	2205      	movs	r2, #5
 8001972:	2104      	movs	r1, #4
 8001974:	f7fe fe52 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(entrees_Num2[1], 4, 6, 5);
 8001978:	7e78      	ldrb	r0, [r7, #25]
 800197a:	2305      	movs	r3, #5
 800197c:	2206      	movs	r2, #6
 800197e:	2104      	movs	r1, #4
 8001980:	f7fe fe4c 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(entrees_Num2[2], 4, 7, 5);
 8001984:	7eb8      	ldrb	r0, [r7, #26]
 8001986:	2305      	movs	r3, #5
 8001988:	2207      	movs	r2, #7
 800198a:	2104      	movs	r1, #4
 800198c:	f7fe fe46 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(entrees_Num2[3], 4, 8, 5);
 8001990:	7ef8      	ldrb	r0, [r7, #27]
 8001992:	2305      	movs	r3, #5
 8001994:	2208      	movs	r2, #8
 8001996:	2104      	movs	r1, #4
 8001998:	f7fe fe40 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(entrees_Num2[4], 4, 12, 5);
 800199c:	7f38      	ldrb	r0, [r7, #28]
 800199e:	2305      	movs	r3, #5
 80019a0:	220c      	movs	r2, #12
 80019a2:	2104      	movs	r1, #4
 80019a4:	f7fe fe3a 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(entrees_Num2[5], 4, 13, 5);
 80019a8:	7f78      	ldrb	r0, [r7, #29]
 80019aa:	2305      	movs	r3, #5
 80019ac:	220d      	movs	r2, #13
 80019ae:	2104      	movs	r1, #4
 80019b0:	f7fe fe34 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(entrees_Num2[6], 4, 14, 5);
 80019b4:	7fb8      	ldrb	r0, [r7, #30]
 80019b6:	2305      	movs	r3, #5
 80019b8:	220e      	movs	r2, #14
 80019ba:	2104      	movs	r1, #4
 80019bc:	f7fe fe2e 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(entrees_Num2[7], 4, 15, 5);
 80019c0:	7ff8      	ldrb	r0, [r7, #31]
 80019c2:	2305      	movs	r3, #5
 80019c4:	220f      	movs	r2, #15
 80019c6:	2104      	movs	r1, #4
 80019c8:	f7fe fe28 	bl	800061c <vPutCharGLcd>

	vPutCharGLcd(entrees_Num3[0], 5, 5, 5);
 80019cc:	7c38      	ldrb	r0, [r7, #16]
 80019ce:	2305      	movs	r3, #5
 80019d0:	2205      	movs	r2, #5
 80019d2:	2105      	movs	r1, #5
 80019d4:	f7fe fe22 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(entrees_Num3[1], 5, 6, 5);
 80019d8:	7c78      	ldrb	r0, [r7, #17]
 80019da:	2305      	movs	r3, #5
 80019dc:	2206      	movs	r2, #6
 80019de:	2105      	movs	r1, #5
 80019e0:	f7fe fe1c 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(entrees_Num3[2], 5, 7, 5);
 80019e4:	7cb8      	ldrb	r0, [r7, #18]
 80019e6:	2305      	movs	r3, #5
 80019e8:	2207      	movs	r2, #7
 80019ea:	2105      	movs	r1, #5
 80019ec:	f7fe fe16 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(entrees_Num3[3], 5, 8, 5);
 80019f0:	7cf8      	ldrb	r0, [r7, #19]
 80019f2:	2305      	movs	r3, #5
 80019f4:	2208      	movs	r2, #8
 80019f6:	2105      	movs	r1, #5
 80019f8:	f7fe fe10 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(entrees_Num3[4], 5, 12, 5);
 80019fc:	7d38      	ldrb	r0, [r7, #20]
 80019fe:	2305      	movs	r3, #5
 8001a00:	220c      	movs	r2, #12
 8001a02:	2105      	movs	r1, #5
 8001a04:	f7fe fe0a 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(entrees_Num3[5], 5, 13, 5);
 8001a08:	7d78      	ldrb	r0, [r7, #21]
 8001a0a:	2305      	movs	r3, #5
 8001a0c:	220d      	movs	r2, #13
 8001a0e:	2105      	movs	r1, #5
 8001a10:	f7fe fe04 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(entrees_Num3[6], 5, 14, 5);
 8001a14:	7db8      	ldrb	r0, [r7, #22]
 8001a16:	2305      	movs	r3, #5
 8001a18:	220e      	movs	r2, #14
 8001a1a:	2105      	movs	r1, #5
 8001a1c:	f7fe fdfe 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(entrees_Num3[7], 5, 15, 5);
 8001a20:	7df8      	ldrb	r0, [r7, #23]
 8001a22:	2305      	movs	r3, #5
 8001a24:	220f      	movs	r2, #15
 8001a26:	2105      	movs	r1, #5
 8001a28:	f7fe fdf8 	bl	800061c <vPutCharGLcd>

}
 8001a2c:	bf00      	nop
 8001a2e:	3728      	adds	r7, #40	@ 0x28
 8001a30:	46bd      	mov	sp, r7
 8001a32:	bd80      	pop	{r7, pc}
 8001a34:	20000740 	.word	0x20000740

08001a38 <processusAffichageInit>:


AFFICHAGE affichageLCD;

void processusAffichageInit(void)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(GPIOB, CS0_Pin, GPIO_PIN_RESET);
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001a42:	4821      	ldr	r0, [pc, #132]	@ (8001ac8 <processusAffichageInit+0x90>)
 8001a44:	f000 fd0e 	bl	8002464 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, CS1_Pin, GPIO_PIN_SET);
 8001a48:	2201      	movs	r2, #1
 8001a4a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001a4e:	481e      	ldr	r0, [pc, #120]	@ (8001ac8 <processusAffichageInit+0x90>)
 8001a50:	f000 fd08 	bl	8002464 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, CS2_Pin, GPIO_PIN_SET);
 8001a54:	2201      	movs	r2, #1
 8001a56:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001a5a:	481b      	ldr	r0, [pc, #108]	@ (8001ac8 <processusAffichageInit+0x90>)
 8001a5c:	f000 fd02 	bl	8002464 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, CS3_Pin, GPIO_PIN_SET);
 8001a60:	2201      	movs	r2, #1
 8001a62:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001a66:	4818      	ldr	r0, [pc, #96]	@ (8001ac8 <processusAffichageInit+0x90>)
 8001a68:	f000 fcfc 	bl	8002464 <HAL_GPIO_WritePin>

  HAL_Delay(100);
 8001a6c:	2064      	movs	r0, #100	@ 0x64
 8001a6e:	f000 f913 	bl	8001c98 <HAL_Delay>
  vInitGLcd();
 8001a72:	f7fe fd67 	bl	8000544 <vInitGLcd>
  HAL_Delay(100);
 8001a76:	2064      	movs	r0, #100	@ 0x64
 8001a78:	f000 f90e 	bl	8001c98 <HAL_Delay>
  vClearGLcd(0x00);
 8001a7c:	2000      	movs	r0, #0
 8001a7e:	f7fe fd8d 	bl	800059c <vClearGLcd>

  vPutStringGLcd(base_affichage[0], 0, 5);
 8001a82:	2205      	movs	r2, #5
 8001a84:	2100      	movs	r1, #0
 8001a86:	4811      	ldr	r0, [pc, #68]	@ (8001acc <processusAffichageInit+0x94>)
 8001a88:	f7fe fe90 	bl	80007ac <vPutStringGLcd>
  vPutStringGLcd(base_affichage[1], 1, 5);
 8001a8c:	2205      	movs	r2, #5
 8001a8e:	2101      	movs	r1, #1
 8001a90:	480f      	ldr	r0, [pc, #60]	@ (8001ad0 <processusAffichageInit+0x98>)
 8001a92:	f7fe fe8b 	bl	80007ac <vPutStringGLcd>
  vPutStringGLcd(base_affichage[2], 2, 5);
 8001a96:	2205      	movs	r2, #5
 8001a98:	2102      	movs	r1, #2
 8001a9a:	480e      	ldr	r0, [pc, #56]	@ (8001ad4 <processusAffichageInit+0x9c>)
 8001a9c:	f7fe fe86 	bl	80007ac <vPutStringGLcd>
  vPutStringGLcd(base_affichage[3], 3, 5);
 8001aa0:	2205      	movs	r2, #5
 8001aa2:	2103      	movs	r1, #3
 8001aa4:	480c      	ldr	r0, [pc, #48]	@ (8001ad8 <processusAffichageInit+0xa0>)
 8001aa6:	f7fe fe81 	bl	80007ac <vPutStringGLcd>
  vPutStringGLcd(base_affichage[4], 4, 5);
 8001aaa:	2205      	movs	r2, #5
 8001aac:	2104      	movs	r1, #4
 8001aae:	480b      	ldr	r0, [pc, #44]	@ (8001adc <processusAffichageInit+0xa4>)
 8001ab0:	f7fe fe7c 	bl	80007ac <vPutStringGLcd>
  vPutStringGLcd(base_affichage[5], 5, 5);
 8001ab4:	2205      	movs	r2, #5
 8001ab6:	2105      	movs	r1, #5
 8001ab8:	4809      	ldr	r0, [pc, #36]	@ (8001ae0 <processusAffichageInit+0xa8>)
 8001aba:	f7fe fe77 	bl	80007ac <vPutStringGLcd>

  serviceBaseDeTemps_execute[PROCESSUS_AFFICHAGE_PHASE] =
 8001abe:	4b09      	ldr	r3, [pc, #36]	@ (8001ae4 <processusAffichageInit+0xac>)
 8001ac0:	4a09      	ldr	r2, [pc, #36]	@ (8001ae8 <processusAffichageInit+0xb0>)
 8001ac2:	609a      	str	r2, [r3, #8]
      processusAffichage_Afficher;
}
 8001ac4:	bf00      	nop
 8001ac6:	bd80      	pop	{r7, pc}
 8001ac8:	40020400 	.word	0x40020400
 8001acc:	20000558 	.word	0x20000558
 8001ad0:	2000056f 	.word	0x2000056f
 8001ad4:	20000586 	.word	0x20000586
 8001ad8:	2000059d 	.word	0x2000059d
 8001adc:	200005b4 	.word	0x200005b4
 8001ae0:	200005cb 	.word	0x200005cb
 8001ae4:	20000750 	.word	0x20000750
 8001ae8:	080017e9 	.word	0x080017e9

08001aec <serviceBaseDeTemps_gere>:
//Definitions de variables privees:
//pas de variables privees

//Definitions de fonctions privees:
void serviceBaseDeTemps_gere(void)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	b082      	sub	sp, #8
 8001af0:	af00      	add	r7, sp, #0
unsigned char i;
  for (i = 0; i < SERVICEBASEDETEMPS_NOMBRE_DE_PHASES; i++)
 8001af2:	2300      	movs	r3, #0
 8001af4:	71fb      	strb	r3, [r7, #7]
 8001af6:	e007      	b.n	8001b08 <serviceBaseDeTemps_gere+0x1c>
  {
    serviceBaseDeTemps_execute[i]();
 8001af8:	79fb      	ldrb	r3, [r7, #7]
 8001afa:	4a07      	ldr	r2, [pc, #28]	@ (8001b18 <serviceBaseDeTemps_gere+0x2c>)
 8001afc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b00:	4798      	blx	r3
  for (i = 0; i < SERVICEBASEDETEMPS_NOMBRE_DE_PHASES; i++)
 8001b02:	79fb      	ldrb	r3, [r7, #7]
 8001b04:	3301      	adds	r3, #1
 8001b06:	71fb      	strb	r3, [r7, #7]
 8001b08:	79fb      	ldrb	r3, [r7, #7]
 8001b0a:	2b02      	cmp	r3, #2
 8001b0c:	d9f4      	bls.n	8001af8 <serviceBaseDeTemps_gere+0xc>
  }
}
 8001b0e:	bf00      	nop
 8001b10:	bf00      	nop
 8001b12:	3708      	adds	r7, #8
 8001b14:	46bd      	mov	sp, r7
 8001b16:	bd80      	pop	{r7, pc}
 8001b18:	20000750 	.word	0x20000750

08001b1c <serviceBaseDeTemps_initialise>:
//Definitions de variables publiques:
void (*serviceBaseDeTemps_execute[SERVICEBASEDETEMPS_NOMBRE_DE_PHASES])(void);

//Definitions de fonctions publiques:
void serviceBaseDeTemps_initialise(void)
{
 8001b1c:	b480      	push	{r7}
 8001b1e:	b083      	sub	sp, #12
 8001b20:	af00      	add	r7, sp, #0
unsigned char i;
  for (i = 0; i < SERVICEBASEDETEMPS_NOMBRE_DE_PHASES; i++)
 8001b22:	2300      	movs	r3, #0
 8001b24:	71fb      	strb	r3, [r7, #7]
 8001b26:	e007      	b.n	8001b38 <serviceBaseDeTemps_initialise+0x1c>
  {
    serviceBaseDeTemps_execute[i] = doNothing;
 8001b28:	79fb      	ldrb	r3, [r7, #7]
 8001b2a:	4a09      	ldr	r2, [pc, #36]	@ (8001b50 <serviceBaseDeTemps_initialise+0x34>)
 8001b2c:	4909      	ldr	r1, [pc, #36]	@ (8001b54 <serviceBaseDeTemps_initialise+0x38>)
 8001b2e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
  for (i = 0; i < SERVICEBASEDETEMPS_NOMBRE_DE_PHASES; i++)
 8001b32:	79fb      	ldrb	r3, [r7, #7]
 8001b34:	3301      	adds	r3, #1
 8001b36:	71fb      	strb	r3, [r7, #7]
 8001b38:	79fb      	ldrb	r3, [r7, #7]
 8001b3a:	2b02      	cmp	r3, #2
 8001b3c:	d9f4      	bls.n	8001b28 <serviceBaseDeTemps_initialise+0xc>
  }
  piloteTimer14_execute = serviceBaseDeTemps_gere;
 8001b3e:	4b06      	ldr	r3, [pc, #24]	@ (8001b58 <serviceBaseDeTemps_initialise+0x3c>)
 8001b40:	4a06      	ldr	r2, [pc, #24]	@ (8001b5c <serviceBaseDeTemps_initialise+0x40>)
 8001b42:	601a      	str	r2, [r3, #0]
}
 8001b44:	bf00      	nop
 8001b46:	370c      	adds	r7, #12
 8001b48:	46bd      	mov	sp, r7
 8001b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b4e:	4770      	bx	lr
 8001b50:	20000750 	.word	0x20000750
 8001b54:	08000f55 	.word	0x08000f55
 8001b58:	2000074c 	.word	0x2000074c
 8001b5c:	08001aed 	.word	0x08001aed

08001b60 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001b60:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001b98 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001b64:	f7ff fd4a 	bl	80015fc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001b68:	480c      	ldr	r0, [pc, #48]	@ (8001b9c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001b6a:	490d      	ldr	r1, [pc, #52]	@ (8001ba0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001b6c:	4a0d      	ldr	r2, [pc, #52]	@ (8001ba4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001b6e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b70:	e002      	b.n	8001b78 <LoopCopyDataInit>

08001b72 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b72:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b74:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b76:	3304      	adds	r3, #4

08001b78 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b78:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b7a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b7c:	d3f9      	bcc.n	8001b72 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b7e:	4a0a      	ldr	r2, [pc, #40]	@ (8001ba8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001b80:	4c0a      	ldr	r4, [pc, #40]	@ (8001bac <LoopFillZerobss+0x22>)
  movs r3, #0
 8001b82:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b84:	e001      	b.n	8001b8a <LoopFillZerobss>

08001b86 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b86:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b88:	3204      	adds	r2, #4

08001b8a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b8a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b8c:	d3fb      	bcc.n	8001b86 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001b8e:	f008 fa71 	bl	800a074 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001b92:	f7ff f9e6 	bl	8000f62 <main>
  bx  lr    
 8001b96:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001b98:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001b9c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ba0:	2000065c 	.word	0x2000065c
  ldr r2, =_sidata
 8001ba4:	0800a198 	.word	0x0800a198
  ldr r2, =_sbss
 8001ba8:	2000065c 	.word	0x2000065c
  ldr r4, =_ebss
 8001bac:	20001064 	.word	0x20001064

08001bb0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001bb0:	e7fe      	b.n	8001bb0 <ADC_IRQHandler>
	...

08001bb4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001bb8:	4b0e      	ldr	r3, [pc, #56]	@ (8001bf4 <HAL_Init+0x40>)
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	4a0d      	ldr	r2, [pc, #52]	@ (8001bf4 <HAL_Init+0x40>)
 8001bbe:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001bc2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001bc4:	4b0b      	ldr	r3, [pc, #44]	@ (8001bf4 <HAL_Init+0x40>)
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	4a0a      	ldr	r2, [pc, #40]	@ (8001bf4 <HAL_Init+0x40>)
 8001bca:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001bce:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001bd0:	4b08      	ldr	r3, [pc, #32]	@ (8001bf4 <HAL_Init+0x40>)
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	4a07      	ldr	r2, [pc, #28]	@ (8001bf4 <HAL_Init+0x40>)
 8001bd6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001bda:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001bdc:	2003      	movs	r0, #3
 8001bde:	f000 fa4b 	bl	8002078 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001be2:	2000      	movs	r0, #0
 8001be4:	f000 f808 	bl	8001bf8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001be8:	f7ff fbae 	bl	8001348 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001bec:	2300      	movs	r3, #0
}
 8001bee:	4618      	mov	r0, r3
 8001bf0:	bd80      	pop	{r7, pc}
 8001bf2:	bf00      	nop
 8001bf4:	40023c00 	.word	0x40023c00

08001bf8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	b082      	sub	sp, #8
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001c00:	4b12      	ldr	r3, [pc, #72]	@ (8001c4c <HAL_InitTick+0x54>)
 8001c02:	681a      	ldr	r2, [r3, #0]
 8001c04:	4b12      	ldr	r3, [pc, #72]	@ (8001c50 <HAL_InitTick+0x58>)
 8001c06:	781b      	ldrb	r3, [r3, #0]
 8001c08:	4619      	mov	r1, r3
 8001c0a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001c0e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c12:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c16:	4618      	mov	r0, r3
 8001c18:	f000 fa63 	bl	80020e2 <HAL_SYSTICK_Config>
 8001c1c:	4603      	mov	r3, r0
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d001      	beq.n	8001c26 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001c22:	2301      	movs	r3, #1
 8001c24:	e00e      	b.n	8001c44 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	2b0f      	cmp	r3, #15
 8001c2a:	d80a      	bhi.n	8001c42 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	6879      	ldr	r1, [r7, #4]
 8001c30:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001c34:	f000 fa2b 	bl	800208e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001c38:	4a06      	ldr	r2, [pc, #24]	@ (8001c54 <HAL_InitTick+0x5c>)
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001c3e:	2300      	movs	r3, #0
 8001c40:	e000      	b.n	8001c44 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001c42:	2301      	movs	r3, #1
}
 8001c44:	4618      	mov	r0, r3
 8001c46:	3708      	adds	r7, #8
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	bd80      	pop	{r7, pc}
 8001c4c:	20000554 	.word	0x20000554
 8001c50:	200005e8 	.word	0x200005e8
 8001c54:	200005e4 	.word	0x200005e4

08001c58 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c58:	b480      	push	{r7}
 8001c5a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c5c:	4b06      	ldr	r3, [pc, #24]	@ (8001c78 <HAL_IncTick+0x20>)
 8001c5e:	781b      	ldrb	r3, [r3, #0]
 8001c60:	461a      	mov	r2, r3
 8001c62:	4b06      	ldr	r3, [pc, #24]	@ (8001c7c <HAL_IncTick+0x24>)
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	4413      	add	r3, r2
 8001c68:	4a04      	ldr	r2, [pc, #16]	@ (8001c7c <HAL_IncTick+0x24>)
 8001c6a:	6013      	str	r3, [r2, #0]
}
 8001c6c:	bf00      	nop
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c74:	4770      	bx	lr
 8001c76:	bf00      	nop
 8001c78:	200005e8 	.word	0x200005e8
 8001c7c:	2000075c 	.word	0x2000075c

08001c80 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c80:	b480      	push	{r7}
 8001c82:	af00      	add	r7, sp, #0
  return uwTick;
 8001c84:	4b03      	ldr	r3, [pc, #12]	@ (8001c94 <HAL_GetTick+0x14>)
 8001c86:	681b      	ldr	r3, [r3, #0]
}
 8001c88:	4618      	mov	r0, r3
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c90:	4770      	bx	lr
 8001c92:	bf00      	nop
 8001c94:	2000075c 	.word	0x2000075c

08001c98 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b084      	sub	sp, #16
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ca0:	f7ff ffee 	bl	8001c80 <HAL_GetTick>
 8001ca4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001cb0:	d005      	beq.n	8001cbe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001cb2:	4b0a      	ldr	r3, [pc, #40]	@ (8001cdc <HAL_Delay+0x44>)
 8001cb4:	781b      	ldrb	r3, [r3, #0]
 8001cb6:	461a      	mov	r2, r3
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	4413      	add	r3, r2
 8001cbc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001cbe:	bf00      	nop
 8001cc0:	f7ff ffde 	bl	8001c80 <HAL_GetTick>
 8001cc4:	4602      	mov	r2, r0
 8001cc6:	68bb      	ldr	r3, [r7, #8]
 8001cc8:	1ad3      	subs	r3, r2, r3
 8001cca:	68fa      	ldr	r2, [r7, #12]
 8001ccc:	429a      	cmp	r2, r3
 8001cce:	d8f7      	bhi.n	8001cc0 <HAL_Delay+0x28>
  {
  }
}
 8001cd0:	bf00      	nop
 8001cd2:	bf00      	nop
 8001cd4:	3710      	adds	r7, #16
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	bd80      	pop	{r7, pc}
 8001cda:	bf00      	nop
 8001cdc:	200005e8 	.word	0x200005e8

08001ce0 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b084      	sub	sp, #16
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d101      	bne.n	8001cf2 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8001cee:	2301      	movs	r3, #1
 8001cf0:	e0ed      	b.n	8001ece <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001cf8:	b2db      	uxtb	r3, r3
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d102      	bne.n	8001d04 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8001cfe:	6878      	ldr	r0, [r7, #4]
 8001d00:	f7ff fb4a 	bl	8001398 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	681a      	ldr	r2, [r3, #0]
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	f042 0201 	orr.w	r2, r2, #1
 8001d12:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001d14:	f7ff ffb4 	bl	8001c80 <HAL_GetTick>
 8001d18:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001d1a:	e012      	b.n	8001d42 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001d1c:	f7ff ffb0 	bl	8001c80 <HAL_GetTick>
 8001d20:	4602      	mov	r2, r0
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	1ad3      	subs	r3, r2, r3
 8001d26:	2b0a      	cmp	r3, #10
 8001d28:	d90b      	bls.n	8001d42 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d2e:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	2205      	movs	r2, #5
 8001d3a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001d3e:	2301      	movs	r3, #1
 8001d40:	e0c5      	b.n	8001ece <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	685b      	ldr	r3, [r3, #4]
 8001d48:	f003 0301 	and.w	r3, r3, #1
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d0e5      	beq.n	8001d1c <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	681a      	ldr	r2, [r3, #0]
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	f022 0202 	bic.w	r2, r2, #2
 8001d5e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001d60:	f7ff ff8e 	bl	8001c80 <HAL_GetTick>
 8001d64:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001d66:	e012      	b.n	8001d8e <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001d68:	f7ff ff8a 	bl	8001c80 <HAL_GetTick>
 8001d6c:	4602      	mov	r2, r0
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	1ad3      	subs	r3, r2, r3
 8001d72:	2b0a      	cmp	r3, #10
 8001d74:	d90b      	bls.n	8001d8e <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d7a:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	2205      	movs	r2, #5
 8001d86:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001d8a:	2301      	movs	r3, #1
 8001d8c:	e09f      	b.n	8001ece <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	685b      	ldr	r3, [r3, #4]
 8001d94:	f003 0302 	and.w	r3, r3, #2
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d1e5      	bne.n	8001d68 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	7e1b      	ldrb	r3, [r3, #24]
 8001da0:	2b01      	cmp	r3, #1
 8001da2:	d108      	bne.n	8001db6 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	681a      	ldr	r2, [r3, #0]
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001db2:	601a      	str	r2, [r3, #0]
 8001db4:	e007      	b.n	8001dc6 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	681a      	ldr	r2, [r3, #0]
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001dc4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	7e5b      	ldrb	r3, [r3, #25]
 8001dca:	2b01      	cmp	r3, #1
 8001dcc:	d108      	bne.n	8001de0 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	681a      	ldr	r2, [r3, #0]
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001ddc:	601a      	str	r2, [r3, #0]
 8001dde:	e007      	b.n	8001df0 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	681a      	ldr	r2, [r3, #0]
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001dee:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	7e9b      	ldrb	r3, [r3, #26]
 8001df4:	2b01      	cmp	r3, #1
 8001df6:	d108      	bne.n	8001e0a <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	681a      	ldr	r2, [r3, #0]
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	f042 0220 	orr.w	r2, r2, #32
 8001e06:	601a      	str	r2, [r3, #0]
 8001e08:	e007      	b.n	8001e1a <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	681a      	ldr	r2, [r3, #0]
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	f022 0220 	bic.w	r2, r2, #32
 8001e18:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	7edb      	ldrb	r3, [r3, #27]
 8001e1e:	2b01      	cmp	r3, #1
 8001e20:	d108      	bne.n	8001e34 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	681a      	ldr	r2, [r3, #0]
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	f022 0210 	bic.w	r2, r2, #16
 8001e30:	601a      	str	r2, [r3, #0]
 8001e32:	e007      	b.n	8001e44 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	681a      	ldr	r2, [r3, #0]
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	f042 0210 	orr.w	r2, r2, #16
 8001e42:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	7f1b      	ldrb	r3, [r3, #28]
 8001e48:	2b01      	cmp	r3, #1
 8001e4a:	d108      	bne.n	8001e5e <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	681a      	ldr	r2, [r3, #0]
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	f042 0208 	orr.w	r2, r2, #8
 8001e5a:	601a      	str	r2, [r3, #0]
 8001e5c:	e007      	b.n	8001e6e <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	681a      	ldr	r2, [r3, #0]
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	f022 0208 	bic.w	r2, r2, #8
 8001e6c:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	7f5b      	ldrb	r3, [r3, #29]
 8001e72:	2b01      	cmp	r3, #1
 8001e74:	d108      	bne.n	8001e88 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	681a      	ldr	r2, [r3, #0]
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	f042 0204 	orr.w	r2, r2, #4
 8001e84:	601a      	str	r2, [r3, #0]
 8001e86:	e007      	b.n	8001e98 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	681a      	ldr	r2, [r3, #0]
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	f022 0204 	bic.w	r2, r2, #4
 8001e96:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	689a      	ldr	r2, [r3, #8]
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	68db      	ldr	r3, [r3, #12]
 8001ea0:	431a      	orrs	r2, r3
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	691b      	ldr	r3, [r3, #16]
 8001ea6:	431a      	orrs	r2, r3
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	695b      	ldr	r3, [r3, #20]
 8001eac:	ea42 0103 	orr.w	r1, r2, r3
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	685b      	ldr	r3, [r3, #4]
 8001eb4:	1e5a      	subs	r2, r3, #1
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	430a      	orrs	r2, r1
 8001ebc:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	2201      	movs	r2, #1
 8001ec8:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8001ecc:	2300      	movs	r3, #0
}
 8001ece:	4618      	mov	r0, r3
 8001ed0:	3710      	adds	r7, #16
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	bd80      	pop	{r7, pc}
	...

08001ed8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ed8:	b480      	push	{r7}
 8001eda:	b085      	sub	sp, #20
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	f003 0307 	and.w	r3, r3, #7
 8001ee6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ee8:	4b0c      	ldr	r3, [pc, #48]	@ (8001f1c <__NVIC_SetPriorityGrouping+0x44>)
 8001eea:	68db      	ldr	r3, [r3, #12]
 8001eec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001eee:	68ba      	ldr	r2, [r7, #8]
 8001ef0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001ef4:	4013      	ands	r3, r2
 8001ef6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001efc:	68bb      	ldr	r3, [r7, #8]
 8001efe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001f00:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001f04:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001f08:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001f0a:	4a04      	ldr	r2, [pc, #16]	@ (8001f1c <__NVIC_SetPriorityGrouping+0x44>)
 8001f0c:	68bb      	ldr	r3, [r7, #8]
 8001f0e:	60d3      	str	r3, [r2, #12]
}
 8001f10:	bf00      	nop
 8001f12:	3714      	adds	r7, #20
 8001f14:	46bd      	mov	sp, r7
 8001f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1a:	4770      	bx	lr
 8001f1c:	e000ed00 	.word	0xe000ed00

08001f20 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001f20:	b480      	push	{r7}
 8001f22:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001f24:	4b04      	ldr	r3, [pc, #16]	@ (8001f38 <__NVIC_GetPriorityGrouping+0x18>)
 8001f26:	68db      	ldr	r3, [r3, #12]
 8001f28:	0a1b      	lsrs	r3, r3, #8
 8001f2a:	f003 0307 	and.w	r3, r3, #7
}
 8001f2e:	4618      	mov	r0, r3
 8001f30:	46bd      	mov	sp, r7
 8001f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f36:	4770      	bx	lr
 8001f38:	e000ed00 	.word	0xe000ed00

08001f3c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f3c:	b480      	push	{r7}
 8001f3e:	b083      	sub	sp, #12
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	4603      	mov	r3, r0
 8001f44:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	db0b      	blt.n	8001f66 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f4e:	79fb      	ldrb	r3, [r7, #7]
 8001f50:	f003 021f 	and.w	r2, r3, #31
 8001f54:	4907      	ldr	r1, [pc, #28]	@ (8001f74 <__NVIC_EnableIRQ+0x38>)
 8001f56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f5a:	095b      	lsrs	r3, r3, #5
 8001f5c:	2001      	movs	r0, #1
 8001f5e:	fa00 f202 	lsl.w	r2, r0, r2
 8001f62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001f66:	bf00      	nop
 8001f68:	370c      	adds	r7, #12
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f70:	4770      	bx	lr
 8001f72:	bf00      	nop
 8001f74:	e000e100 	.word	0xe000e100

08001f78 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001f78:	b480      	push	{r7}
 8001f7a:	b083      	sub	sp, #12
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	4603      	mov	r3, r0
 8001f80:	6039      	str	r1, [r7, #0]
 8001f82:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	db0a      	blt.n	8001fa2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f8c:	683b      	ldr	r3, [r7, #0]
 8001f8e:	b2da      	uxtb	r2, r3
 8001f90:	490c      	ldr	r1, [pc, #48]	@ (8001fc4 <__NVIC_SetPriority+0x4c>)
 8001f92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f96:	0112      	lsls	r2, r2, #4
 8001f98:	b2d2      	uxtb	r2, r2
 8001f9a:	440b      	add	r3, r1
 8001f9c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001fa0:	e00a      	b.n	8001fb8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fa2:	683b      	ldr	r3, [r7, #0]
 8001fa4:	b2da      	uxtb	r2, r3
 8001fa6:	4908      	ldr	r1, [pc, #32]	@ (8001fc8 <__NVIC_SetPriority+0x50>)
 8001fa8:	79fb      	ldrb	r3, [r7, #7]
 8001faa:	f003 030f 	and.w	r3, r3, #15
 8001fae:	3b04      	subs	r3, #4
 8001fb0:	0112      	lsls	r2, r2, #4
 8001fb2:	b2d2      	uxtb	r2, r2
 8001fb4:	440b      	add	r3, r1
 8001fb6:	761a      	strb	r2, [r3, #24]
}
 8001fb8:	bf00      	nop
 8001fba:	370c      	adds	r7, #12
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc2:	4770      	bx	lr
 8001fc4:	e000e100 	.word	0xe000e100
 8001fc8:	e000ed00 	.word	0xe000ed00

08001fcc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001fcc:	b480      	push	{r7}
 8001fce:	b089      	sub	sp, #36	@ 0x24
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	60f8      	str	r0, [r7, #12]
 8001fd4:	60b9      	str	r1, [r7, #8]
 8001fd6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	f003 0307 	and.w	r3, r3, #7
 8001fde:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001fe0:	69fb      	ldr	r3, [r7, #28]
 8001fe2:	f1c3 0307 	rsb	r3, r3, #7
 8001fe6:	2b04      	cmp	r3, #4
 8001fe8:	bf28      	it	cs
 8001fea:	2304      	movcs	r3, #4
 8001fec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001fee:	69fb      	ldr	r3, [r7, #28]
 8001ff0:	3304      	adds	r3, #4
 8001ff2:	2b06      	cmp	r3, #6
 8001ff4:	d902      	bls.n	8001ffc <NVIC_EncodePriority+0x30>
 8001ff6:	69fb      	ldr	r3, [r7, #28]
 8001ff8:	3b03      	subs	r3, #3
 8001ffa:	e000      	b.n	8001ffe <NVIC_EncodePriority+0x32>
 8001ffc:	2300      	movs	r3, #0
 8001ffe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002000:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002004:	69bb      	ldr	r3, [r7, #24]
 8002006:	fa02 f303 	lsl.w	r3, r2, r3
 800200a:	43da      	mvns	r2, r3
 800200c:	68bb      	ldr	r3, [r7, #8]
 800200e:	401a      	ands	r2, r3
 8002010:	697b      	ldr	r3, [r7, #20]
 8002012:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002014:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002018:	697b      	ldr	r3, [r7, #20]
 800201a:	fa01 f303 	lsl.w	r3, r1, r3
 800201e:	43d9      	mvns	r1, r3
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002024:	4313      	orrs	r3, r2
         );
}
 8002026:	4618      	mov	r0, r3
 8002028:	3724      	adds	r7, #36	@ 0x24
 800202a:	46bd      	mov	sp, r7
 800202c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002030:	4770      	bx	lr
	...

08002034 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	b082      	sub	sp, #8
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	3b01      	subs	r3, #1
 8002040:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002044:	d301      	bcc.n	800204a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002046:	2301      	movs	r3, #1
 8002048:	e00f      	b.n	800206a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800204a:	4a0a      	ldr	r2, [pc, #40]	@ (8002074 <SysTick_Config+0x40>)
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	3b01      	subs	r3, #1
 8002050:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002052:	210f      	movs	r1, #15
 8002054:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002058:	f7ff ff8e 	bl	8001f78 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800205c:	4b05      	ldr	r3, [pc, #20]	@ (8002074 <SysTick_Config+0x40>)
 800205e:	2200      	movs	r2, #0
 8002060:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002062:	4b04      	ldr	r3, [pc, #16]	@ (8002074 <SysTick_Config+0x40>)
 8002064:	2207      	movs	r2, #7
 8002066:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002068:	2300      	movs	r3, #0
}
 800206a:	4618      	mov	r0, r3
 800206c:	3708      	adds	r7, #8
 800206e:	46bd      	mov	sp, r7
 8002070:	bd80      	pop	{r7, pc}
 8002072:	bf00      	nop
 8002074:	e000e010 	.word	0xe000e010

08002078 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002078:	b580      	push	{r7, lr}
 800207a:	b082      	sub	sp, #8
 800207c:	af00      	add	r7, sp, #0
 800207e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002080:	6878      	ldr	r0, [r7, #4]
 8002082:	f7ff ff29 	bl	8001ed8 <__NVIC_SetPriorityGrouping>
}
 8002086:	bf00      	nop
 8002088:	3708      	adds	r7, #8
 800208a:	46bd      	mov	sp, r7
 800208c:	bd80      	pop	{r7, pc}

0800208e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800208e:	b580      	push	{r7, lr}
 8002090:	b086      	sub	sp, #24
 8002092:	af00      	add	r7, sp, #0
 8002094:	4603      	mov	r3, r0
 8002096:	60b9      	str	r1, [r7, #8]
 8002098:	607a      	str	r2, [r7, #4]
 800209a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800209c:	2300      	movs	r3, #0
 800209e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80020a0:	f7ff ff3e 	bl	8001f20 <__NVIC_GetPriorityGrouping>
 80020a4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80020a6:	687a      	ldr	r2, [r7, #4]
 80020a8:	68b9      	ldr	r1, [r7, #8]
 80020aa:	6978      	ldr	r0, [r7, #20]
 80020ac:	f7ff ff8e 	bl	8001fcc <NVIC_EncodePriority>
 80020b0:	4602      	mov	r2, r0
 80020b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80020b6:	4611      	mov	r1, r2
 80020b8:	4618      	mov	r0, r3
 80020ba:	f7ff ff5d 	bl	8001f78 <__NVIC_SetPriority>
}
 80020be:	bf00      	nop
 80020c0:	3718      	adds	r7, #24
 80020c2:	46bd      	mov	sp, r7
 80020c4:	bd80      	pop	{r7, pc}

080020c6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020c6:	b580      	push	{r7, lr}
 80020c8:	b082      	sub	sp, #8
 80020ca:	af00      	add	r7, sp, #0
 80020cc:	4603      	mov	r3, r0
 80020ce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80020d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020d4:	4618      	mov	r0, r3
 80020d6:	f7ff ff31 	bl	8001f3c <__NVIC_EnableIRQ>
}
 80020da:	bf00      	nop
 80020dc:	3708      	adds	r7, #8
 80020de:	46bd      	mov	sp, r7
 80020e0:	bd80      	pop	{r7, pc}

080020e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80020e2:	b580      	push	{r7, lr}
 80020e4:	b082      	sub	sp, #8
 80020e6:	af00      	add	r7, sp, #0
 80020e8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80020ea:	6878      	ldr	r0, [r7, #4]
 80020ec:	f7ff ffa2 	bl	8002034 <SysTick_Config>
 80020f0:	4603      	mov	r3, r0
}
 80020f2:	4618      	mov	r0, r3
 80020f4:	3708      	adds	r7, #8
 80020f6:	46bd      	mov	sp, r7
 80020f8:	bd80      	pop	{r7, pc}
	...

080020fc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80020fc:	b480      	push	{r7}
 80020fe:	b089      	sub	sp, #36	@ 0x24
 8002100:	af00      	add	r7, sp, #0
 8002102:	6078      	str	r0, [r7, #4]
 8002104:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002106:	2300      	movs	r3, #0
 8002108:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800210a:	2300      	movs	r3, #0
 800210c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800210e:	2300      	movs	r3, #0
 8002110:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002112:	2300      	movs	r3, #0
 8002114:	61fb      	str	r3, [r7, #28]
 8002116:	e16b      	b.n	80023f0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002118:	2201      	movs	r2, #1
 800211a:	69fb      	ldr	r3, [r7, #28]
 800211c:	fa02 f303 	lsl.w	r3, r2, r3
 8002120:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002122:	683b      	ldr	r3, [r7, #0]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	697a      	ldr	r2, [r7, #20]
 8002128:	4013      	ands	r3, r2
 800212a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800212c:	693a      	ldr	r2, [r7, #16]
 800212e:	697b      	ldr	r3, [r7, #20]
 8002130:	429a      	cmp	r2, r3
 8002132:	f040 815a 	bne.w	80023ea <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002136:	683b      	ldr	r3, [r7, #0]
 8002138:	685b      	ldr	r3, [r3, #4]
 800213a:	f003 0303 	and.w	r3, r3, #3
 800213e:	2b01      	cmp	r3, #1
 8002140:	d005      	beq.n	800214e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002142:	683b      	ldr	r3, [r7, #0]
 8002144:	685b      	ldr	r3, [r3, #4]
 8002146:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800214a:	2b02      	cmp	r3, #2
 800214c:	d130      	bne.n	80021b0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	689b      	ldr	r3, [r3, #8]
 8002152:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002154:	69fb      	ldr	r3, [r7, #28]
 8002156:	005b      	lsls	r3, r3, #1
 8002158:	2203      	movs	r2, #3
 800215a:	fa02 f303 	lsl.w	r3, r2, r3
 800215e:	43db      	mvns	r3, r3
 8002160:	69ba      	ldr	r2, [r7, #24]
 8002162:	4013      	ands	r3, r2
 8002164:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002166:	683b      	ldr	r3, [r7, #0]
 8002168:	68da      	ldr	r2, [r3, #12]
 800216a:	69fb      	ldr	r3, [r7, #28]
 800216c:	005b      	lsls	r3, r3, #1
 800216e:	fa02 f303 	lsl.w	r3, r2, r3
 8002172:	69ba      	ldr	r2, [r7, #24]
 8002174:	4313      	orrs	r3, r2
 8002176:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	69ba      	ldr	r2, [r7, #24]
 800217c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	685b      	ldr	r3, [r3, #4]
 8002182:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002184:	2201      	movs	r2, #1
 8002186:	69fb      	ldr	r3, [r7, #28]
 8002188:	fa02 f303 	lsl.w	r3, r2, r3
 800218c:	43db      	mvns	r3, r3
 800218e:	69ba      	ldr	r2, [r7, #24]
 8002190:	4013      	ands	r3, r2
 8002192:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002194:	683b      	ldr	r3, [r7, #0]
 8002196:	685b      	ldr	r3, [r3, #4]
 8002198:	091b      	lsrs	r3, r3, #4
 800219a:	f003 0201 	and.w	r2, r3, #1
 800219e:	69fb      	ldr	r3, [r7, #28]
 80021a0:	fa02 f303 	lsl.w	r3, r2, r3
 80021a4:	69ba      	ldr	r2, [r7, #24]
 80021a6:	4313      	orrs	r3, r2
 80021a8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	69ba      	ldr	r2, [r7, #24]
 80021ae:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80021b0:	683b      	ldr	r3, [r7, #0]
 80021b2:	685b      	ldr	r3, [r3, #4]
 80021b4:	f003 0303 	and.w	r3, r3, #3
 80021b8:	2b03      	cmp	r3, #3
 80021ba:	d017      	beq.n	80021ec <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	68db      	ldr	r3, [r3, #12]
 80021c0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80021c2:	69fb      	ldr	r3, [r7, #28]
 80021c4:	005b      	lsls	r3, r3, #1
 80021c6:	2203      	movs	r2, #3
 80021c8:	fa02 f303 	lsl.w	r3, r2, r3
 80021cc:	43db      	mvns	r3, r3
 80021ce:	69ba      	ldr	r2, [r7, #24]
 80021d0:	4013      	ands	r3, r2
 80021d2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80021d4:	683b      	ldr	r3, [r7, #0]
 80021d6:	689a      	ldr	r2, [r3, #8]
 80021d8:	69fb      	ldr	r3, [r7, #28]
 80021da:	005b      	lsls	r3, r3, #1
 80021dc:	fa02 f303 	lsl.w	r3, r2, r3
 80021e0:	69ba      	ldr	r2, [r7, #24]
 80021e2:	4313      	orrs	r3, r2
 80021e4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	69ba      	ldr	r2, [r7, #24]
 80021ea:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80021ec:	683b      	ldr	r3, [r7, #0]
 80021ee:	685b      	ldr	r3, [r3, #4]
 80021f0:	f003 0303 	and.w	r3, r3, #3
 80021f4:	2b02      	cmp	r3, #2
 80021f6:	d123      	bne.n	8002240 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80021f8:	69fb      	ldr	r3, [r7, #28]
 80021fa:	08da      	lsrs	r2, r3, #3
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	3208      	adds	r2, #8
 8002200:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002204:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002206:	69fb      	ldr	r3, [r7, #28]
 8002208:	f003 0307 	and.w	r3, r3, #7
 800220c:	009b      	lsls	r3, r3, #2
 800220e:	220f      	movs	r2, #15
 8002210:	fa02 f303 	lsl.w	r3, r2, r3
 8002214:	43db      	mvns	r3, r3
 8002216:	69ba      	ldr	r2, [r7, #24]
 8002218:	4013      	ands	r3, r2
 800221a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800221c:	683b      	ldr	r3, [r7, #0]
 800221e:	691a      	ldr	r2, [r3, #16]
 8002220:	69fb      	ldr	r3, [r7, #28]
 8002222:	f003 0307 	and.w	r3, r3, #7
 8002226:	009b      	lsls	r3, r3, #2
 8002228:	fa02 f303 	lsl.w	r3, r2, r3
 800222c:	69ba      	ldr	r2, [r7, #24]
 800222e:	4313      	orrs	r3, r2
 8002230:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002232:	69fb      	ldr	r3, [r7, #28]
 8002234:	08da      	lsrs	r2, r3, #3
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	3208      	adds	r2, #8
 800223a:	69b9      	ldr	r1, [r7, #24]
 800223c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002246:	69fb      	ldr	r3, [r7, #28]
 8002248:	005b      	lsls	r3, r3, #1
 800224a:	2203      	movs	r2, #3
 800224c:	fa02 f303 	lsl.w	r3, r2, r3
 8002250:	43db      	mvns	r3, r3
 8002252:	69ba      	ldr	r2, [r7, #24]
 8002254:	4013      	ands	r3, r2
 8002256:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002258:	683b      	ldr	r3, [r7, #0]
 800225a:	685b      	ldr	r3, [r3, #4]
 800225c:	f003 0203 	and.w	r2, r3, #3
 8002260:	69fb      	ldr	r3, [r7, #28]
 8002262:	005b      	lsls	r3, r3, #1
 8002264:	fa02 f303 	lsl.w	r3, r2, r3
 8002268:	69ba      	ldr	r2, [r7, #24]
 800226a:	4313      	orrs	r3, r2
 800226c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	69ba      	ldr	r2, [r7, #24]
 8002272:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002274:	683b      	ldr	r3, [r7, #0]
 8002276:	685b      	ldr	r3, [r3, #4]
 8002278:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800227c:	2b00      	cmp	r3, #0
 800227e:	f000 80b4 	beq.w	80023ea <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002282:	2300      	movs	r3, #0
 8002284:	60fb      	str	r3, [r7, #12]
 8002286:	4b60      	ldr	r3, [pc, #384]	@ (8002408 <HAL_GPIO_Init+0x30c>)
 8002288:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800228a:	4a5f      	ldr	r2, [pc, #380]	@ (8002408 <HAL_GPIO_Init+0x30c>)
 800228c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002290:	6453      	str	r3, [r2, #68]	@ 0x44
 8002292:	4b5d      	ldr	r3, [pc, #372]	@ (8002408 <HAL_GPIO_Init+0x30c>)
 8002294:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002296:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800229a:	60fb      	str	r3, [r7, #12]
 800229c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800229e:	4a5b      	ldr	r2, [pc, #364]	@ (800240c <HAL_GPIO_Init+0x310>)
 80022a0:	69fb      	ldr	r3, [r7, #28]
 80022a2:	089b      	lsrs	r3, r3, #2
 80022a4:	3302      	adds	r3, #2
 80022a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80022aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80022ac:	69fb      	ldr	r3, [r7, #28]
 80022ae:	f003 0303 	and.w	r3, r3, #3
 80022b2:	009b      	lsls	r3, r3, #2
 80022b4:	220f      	movs	r2, #15
 80022b6:	fa02 f303 	lsl.w	r3, r2, r3
 80022ba:	43db      	mvns	r3, r3
 80022bc:	69ba      	ldr	r2, [r7, #24]
 80022be:	4013      	ands	r3, r2
 80022c0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	4a52      	ldr	r2, [pc, #328]	@ (8002410 <HAL_GPIO_Init+0x314>)
 80022c6:	4293      	cmp	r3, r2
 80022c8:	d02b      	beq.n	8002322 <HAL_GPIO_Init+0x226>
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	4a51      	ldr	r2, [pc, #324]	@ (8002414 <HAL_GPIO_Init+0x318>)
 80022ce:	4293      	cmp	r3, r2
 80022d0:	d025      	beq.n	800231e <HAL_GPIO_Init+0x222>
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	4a50      	ldr	r2, [pc, #320]	@ (8002418 <HAL_GPIO_Init+0x31c>)
 80022d6:	4293      	cmp	r3, r2
 80022d8:	d01f      	beq.n	800231a <HAL_GPIO_Init+0x21e>
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	4a4f      	ldr	r2, [pc, #316]	@ (800241c <HAL_GPIO_Init+0x320>)
 80022de:	4293      	cmp	r3, r2
 80022e0:	d019      	beq.n	8002316 <HAL_GPIO_Init+0x21a>
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	4a4e      	ldr	r2, [pc, #312]	@ (8002420 <HAL_GPIO_Init+0x324>)
 80022e6:	4293      	cmp	r3, r2
 80022e8:	d013      	beq.n	8002312 <HAL_GPIO_Init+0x216>
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	4a4d      	ldr	r2, [pc, #308]	@ (8002424 <HAL_GPIO_Init+0x328>)
 80022ee:	4293      	cmp	r3, r2
 80022f0:	d00d      	beq.n	800230e <HAL_GPIO_Init+0x212>
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	4a4c      	ldr	r2, [pc, #304]	@ (8002428 <HAL_GPIO_Init+0x32c>)
 80022f6:	4293      	cmp	r3, r2
 80022f8:	d007      	beq.n	800230a <HAL_GPIO_Init+0x20e>
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	4a4b      	ldr	r2, [pc, #300]	@ (800242c <HAL_GPIO_Init+0x330>)
 80022fe:	4293      	cmp	r3, r2
 8002300:	d101      	bne.n	8002306 <HAL_GPIO_Init+0x20a>
 8002302:	2307      	movs	r3, #7
 8002304:	e00e      	b.n	8002324 <HAL_GPIO_Init+0x228>
 8002306:	2308      	movs	r3, #8
 8002308:	e00c      	b.n	8002324 <HAL_GPIO_Init+0x228>
 800230a:	2306      	movs	r3, #6
 800230c:	e00a      	b.n	8002324 <HAL_GPIO_Init+0x228>
 800230e:	2305      	movs	r3, #5
 8002310:	e008      	b.n	8002324 <HAL_GPIO_Init+0x228>
 8002312:	2304      	movs	r3, #4
 8002314:	e006      	b.n	8002324 <HAL_GPIO_Init+0x228>
 8002316:	2303      	movs	r3, #3
 8002318:	e004      	b.n	8002324 <HAL_GPIO_Init+0x228>
 800231a:	2302      	movs	r3, #2
 800231c:	e002      	b.n	8002324 <HAL_GPIO_Init+0x228>
 800231e:	2301      	movs	r3, #1
 8002320:	e000      	b.n	8002324 <HAL_GPIO_Init+0x228>
 8002322:	2300      	movs	r3, #0
 8002324:	69fa      	ldr	r2, [r7, #28]
 8002326:	f002 0203 	and.w	r2, r2, #3
 800232a:	0092      	lsls	r2, r2, #2
 800232c:	4093      	lsls	r3, r2
 800232e:	69ba      	ldr	r2, [r7, #24]
 8002330:	4313      	orrs	r3, r2
 8002332:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002334:	4935      	ldr	r1, [pc, #212]	@ (800240c <HAL_GPIO_Init+0x310>)
 8002336:	69fb      	ldr	r3, [r7, #28]
 8002338:	089b      	lsrs	r3, r3, #2
 800233a:	3302      	adds	r3, #2
 800233c:	69ba      	ldr	r2, [r7, #24]
 800233e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002342:	4b3b      	ldr	r3, [pc, #236]	@ (8002430 <HAL_GPIO_Init+0x334>)
 8002344:	689b      	ldr	r3, [r3, #8]
 8002346:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002348:	693b      	ldr	r3, [r7, #16]
 800234a:	43db      	mvns	r3, r3
 800234c:	69ba      	ldr	r2, [r7, #24]
 800234e:	4013      	ands	r3, r2
 8002350:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002352:	683b      	ldr	r3, [r7, #0]
 8002354:	685b      	ldr	r3, [r3, #4]
 8002356:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800235a:	2b00      	cmp	r3, #0
 800235c:	d003      	beq.n	8002366 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800235e:	69ba      	ldr	r2, [r7, #24]
 8002360:	693b      	ldr	r3, [r7, #16]
 8002362:	4313      	orrs	r3, r2
 8002364:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002366:	4a32      	ldr	r2, [pc, #200]	@ (8002430 <HAL_GPIO_Init+0x334>)
 8002368:	69bb      	ldr	r3, [r7, #24]
 800236a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800236c:	4b30      	ldr	r3, [pc, #192]	@ (8002430 <HAL_GPIO_Init+0x334>)
 800236e:	68db      	ldr	r3, [r3, #12]
 8002370:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002372:	693b      	ldr	r3, [r7, #16]
 8002374:	43db      	mvns	r3, r3
 8002376:	69ba      	ldr	r2, [r7, #24]
 8002378:	4013      	ands	r3, r2
 800237a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800237c:	683b      	ldr	r3, [r7, #0]
 800237e:	685b      	ldr	r3, [r3, #4]
 8002380:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002384:	2b00      	cmp	r3, #0
 8002386:	d003      	beq.n	8002390 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002388:	69ba      	ldr	r2, [r7, #24]
 800238a:	693b      	ldr	r3, [r7, #16]
 800238c:	4313      	orrs	r3, r2
 800238e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002390:	4a27      	ldr	r2, [pc, #156]	@ (8002430 <HAL_GPIO_Init+0x334>)
 8002392:	69bb      	ldr	r3, [r7, #24]
 8002394:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002396:	4b26      	ldr	r3, [pc, #152]	@ (8002430 <HAL_GPIO_Init+0x334>)
 8002398:	685b      	ldr	r3, [r3, #4]
 800239a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800239c:	693b      	ldr	r3, [r7, #16]
 800239e:	43db      	mvns	r3, r3
 80023a0:	69ba      	ldr	r2, [r7, #24]
 80023a2:	4013      	ands	r3, r2
 80023a4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80023a6:	683b      	ldr	r3, [r7, #0]
 80023a8:	685b      	ldr	r3, [r3, #4]
 80023aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d003      	beq.n	80023ba <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80023b2:	69ba      	ldr	r2, [r7, #24]
 80023b4:	693b      	ldr	r3, [r7, #16]
 80023b6:	4313      	orrs	r3, r2
 80023b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80023ba:	4a1d      	ldr	r2, [pc, #116]	@ (8002430 <HAL_GPIO_Init+0x334>)
 80023bc:	69bb      	ldr	r3, [r7, #24]
 80023be:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80023c0:	4b1b      	ldr	r3, [pc, #108]	@ (8002430 <HAL_GPIO_Init+0x334>)
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80023c6:	693b      	ldr	r3, [r7, #16]
 80023c8:	43db      	mvns	r3, r3
 80023ca:	69ba      	ldr	r2, [r7, #24]
 80023cc:	4013      	ands	r3, r2
 80023ce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80023d0:	683b      	ldr	r3, [r7, #0]
 80023d2:	685b      	ldr	r3, [r3, #4]
 80023d4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d003      	beq.n	80023e4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80023dc:	69ba      	ldr	r2, [r7, #24]
 80023de:	693b      	ldr	r3, [r7, #16]
 80023e0:	4313      	orrs	r3, r2
 80023e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80023e4:	4a12      	ldr	r2, [pc, #72]	@ (8002430 <HAL_GPIO_Init+0x334>)
 80023e6:	69bb      	ldr	r3, [r7, #24]
 80023e8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80023ea:	69fb      	ldr	r3, [r7, #28]
 80023ec:	3301      	adds	r3, #1
 80023ee:	61fb      	str	r3, [r7, #28]
 80023f0:	69fb      	ldr	r3, [r7, #28]
 80023f2:	2b0f      	cmp	r3, #15
 80023f4:	f67f ae90 	bls.w	8002118 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80023f8:	bf00      	nop
 80023fa:	bf00      	nop
 80023fc:	3724      	adds	r7, #36	@ 0x24
 80023fe:	46bd      	mov	sp, r7
 8002400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002404:	4770      	bx	lr
 8002406:	bf00      	nop
 8002408:	40023800 	.word	0x40023800
 800240c:	40013800 	.word	0x40013800
 8002410:	40020000 	.word	0x40020000
 8002414:	40020400 	.word	0x40020400
 8002418:	40020800 	.word	0x40020800
 800241c:	40020c00 	.word	0x40020c00
 8002420:	40021000 	.word	0x40021000
 8002424:	40021400 	.word	0x40021400
 8002428:	40021800 	.word	0x40021800
 800242c:	40021c00 	.word	0x40021c00
 8002430:	40013c00 	.word	0x40013c00

08002434 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002434:	b480      	push	{r7}
 8002436:	b085      	sub	sp, #20
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]
 800243c:	460b      	mov	r3, r1
 800243e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	691a      	ldr	r2, [r3, #16]
 8002444:	887b      	ldrh	r3, [r7, #2]
 8002446:	4013      	ands	r3, r2
 8002448:	2b00      	cmp	r3, #0
 800244a:	d002      	beq.n	8002452 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800244c:	2301      	movs	r3, #1
 800244e:	73fb      	strb	r3, [r7, #15]
 8002450:	e001      	b.n	8002456 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002452:	2300      	movs	r3, #0
 8002454:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002456:	7bfb      	ldrb	r3, [r7, #15]
}
 8002458:	4618      	mov	r0, r3
 800245a:	3714      	adds	r7, #20
 800245c:	46bd      	mov	sp, r7
 800245e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002462:	4770      	bx	lr

08002464 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002464:	b480      	push	{r7}
 8002466:	b083      	sub	sp, #12
 8002468:	af00      	add	r7, sp, #0
 800246a:	6078      	str	r0, [r7, #4]
 800246c:	460b      	mov	r3, r1
 800246e:	807b      	strh	r3, [r7, #2]
 8002470:	4613      	mov	r3, r2
 8002472:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002474:	787b      	ldrb	r3, [r7, #1]
 8002476:	2b00      	cmp	r3, #0
 8002478:	d003      	beq.n	8002482 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800247a:	887a      	ldrh	r2, [r7, #2]
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002480:	e003      	b.n	800248a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002482:	887b      	ldrh	r3, [r7, #2]
 8002484:	041a      	lsls	r2, r3, #16
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	619a      	str	r2, [r3, #24]
}
 800248a:	bf00      	nop
 800248c:	370c      	adds	r7, #12
 800248e:	46bd      	mov	sp, r7
 8002490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002494:	4770      	bx	lr

08002496 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8002496:	b580      	push	{r7, lr}
 8002498:	b086      	sub	sp, #24
 800249a:	af02      	add	r7, sp, #8
 800249c:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d101      	bne.n	80024a8 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 80024a4:	2301      	movs	r3, #1
 80024a6:	e059      	b.n	800255c <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 80024b4:	b2db      	uxtb	r3, r3
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d106      	bne.n	80024c8 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	2200      	movs	r2, #0
 80024be:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 80024c2:	6878      	ldr	r0, [r7, #4]
 80024c4:	f007 fa60 	bl	8009988 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	2203      	movs	r2, #3
 80024cc:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80024d6:	d102      	bne.n	80024de <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	2200      	movs	r2, #0
 80024dc:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	4618      	mov	r0, r3
 80024e4:	f004 f86d 	bl	80065c2 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	6818      	ldr	r0, [r3, #0]
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	7c1a      	ldrb	r2, [r3, #16]
 80024f0:	f88d 2000 	strb.w	r2, [sp]
 80024f4:	3304      	adds	r3, #4
 80024f6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80024f8:	f003 ffee 	bl	80064d8 <USB_CoreInit>
 80024fc:	4603      	mov	r3, r0
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d005      	beq.n	800250e <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	2202      	movs	r2, #2
 8002506:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 800250a:	2301      	movs	r3, #1
 800250c:	e026      	b.n	800255c <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	2101      	movs	r1, #1
 8002514:	4618      	mov	r0, r3
 8002516:	f004 f865 	bl	80065e4 <USB_SetCurrentMode>
 800251a:	4603      	mov	r3, r0
 800251c:	2b00      	cmp	r3, #0
 800251e:	d005      	beq.n	800252c <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	2202      	movs	r2, #2
 8002524:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8002528:	2301      	movs	r3, #1
 800252a:	e017      	b.n	800255c <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	6818      	ldr	r0, [r3, #0]
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	7c1a      	ldrb	r2, [r3, #16]
 8002534:	f88d 2000 	strb.w	r2, [sp]
 8002538:	3304      	adds	r3, #4
 800253a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800253c:	f004 fa0e 	bl	800695c <USB_HostInit>
 8002540:	4603      	mov	r3, r0
 8002542:	2b00      	cmp	r3, #0
 8002544:	d005      	beq.n	8002552 <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	2202      	movs	r2, #2
 800254a:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 800254e:	2301      	movs	r3, #1
 8002550:	e004      	b.n	800255c <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	2201      	movs	r2, #1
 8002556:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 800255a:	2300      	movs	r3, #0
}
 800255c:	4618      	mov	r0, r3
 800255e:	3710      	adds	r7, #16
 8002560:	46bd      	mov	sp, r7
 8002562:	bd80      	pop	{r7, pc}

08002564 <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8002564:	b590      	push	{r4, r7, lr}
 8002566:	b08b      	sub	sp, #44	@ 0x2c
 8002568:	af04      	add	r7, sp, #16
 800256a:	6078      	str	r0, [r7, #4]
 800256c:	4608      	mov	r0, r1
 800256e:	4611      	mov	r1, r2
 8002570:	461a      	mov	r2, r3
 8002572:	4603      	mov	r3, r0
 8002574:	70fb      	strb	r3, [r7, #3]
 8002576:	460b      	mov	r3, r1
 8002578:	70bb      	strb	r3, [r7, #2]
 800257a:	4613      	mov	r3, r2
 800257c:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 800257e:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8002580:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8002588:	2b01      	cmp	r3, #1
 800258a:	d101      	bne.n	8002590 <HAL_HCD_HC_Init+0x2c>
 800258c:	2302      	movs	r3, #2
 800258e:	e09d      	b.n	80026cc <HAL_HCD_HC_Init+0x168>
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	2201      	movs	r2, #1
 8002594:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 8002598:	78fa      	ldrb	r2, [r7, #3]
 800259a:	6879      	ldr	r1, [r7, #4]
 800259c:	4613      	mov	r3, r2
 800259e:	011b      	lsls	r3, r3, #4
 80025a0:	1a9b      	subs	r3, r3, r2
 80025a2:	009b      	lsls	r3, r3, #2
 80025a4:	440b      	add	r3, r1
 80025a6:	3319      	adds	r3, #25
 80025a8:	2200      	movs	r2, #0
 80025aa:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 80025ac:	78fa      	ldrb	r2, [r7, #3]
 80025ae:	6879      	ldr	r1, [r7, #4]
 80025b0:	4613      	mov	r3, r2
 80025b2:	011b      	lsls	r3, r3, #4
 80025b4:	1a9b      	subs	r3, r3, r2
 80025b6:	009b      	lsls	r3, r3, #2
 80025b8:	440b      	add	r3, r1
 80025ba:	3314      	adds	r3, #20
 80025bc:	787a      	ldrb	r2, [r7, #1]
 80025be:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80025c0:	78fa      	ldrb	r2, [r7, #3]
 80025c2:	6879      	ldr	r1, [r7, #4]
 80025c4:	4613      	mov	r3, r2
 80025c6:	011b      	lsls	r3, r3, #4
 80025c8:	1a9b      	subs	r3, r3, r2
 80025ca:	009b      	lsls	r3, r3, #2
 80025cc:	440b      	add	r3, r1
 80025ce:	3315      	adds	r3, #21
 80025d0:	78fa      	ldrb	r2, [r7, #3]
 80025d2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 80025d4:	78fa      	ldrb	r2, [r7, #3]
 80025d6:	6879      	ldr	r1, [r7, #4]
 80025d8:	4613      	mov	r3, r2
 80025da:	011b      	lsls	r3, r3, #4
 80025dc:	1a9b      	subs	r3, r3, r2
 80025de:	009b      	lsls	r3, r3, #2
 80025e0:	440b      	add	r3, r1
 80025e2:	3326      	adds	r3, #38	@ 0x26
 80025e4:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 80025e8:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 80025ea:	78fa      	ldrb	r2, [r7, #3]
 80025ec:	78bb      	ldrb	r3, [r7, #2]
 80025ee:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80025f2:	b2d8      	uxtb	r0, r3
 80025f4:	6879      	ldr	r1, [r7, #4]
 80025f6:	4613      	mov	r3, r2
 80025f8:	011b      	lsls	r3, r3, #4
 80025fa:	1a9b      	subs	r3, r3, r2
 80025fc:	009b      	lsls	r3, r3, #2
 80025fe:	440b      	add	r3, r1
 8002600:	3316      	adds	r3, #22
 8002602:	4602      	mov	r2, r0
 8002604:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 8002606:	78fb      	ldrb	r3, [r7, #3]
 8002608:	4619      	mov	r1, r3
 800260a:	6878      	ldr	r0, [r7, #4]
 800260c:	f000 fba4 	bl	8002d58 <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 8002610:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8002614:	2b00      	cmp	r3, #0
 8002616:	da0a      	bge.n	800262e <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8002618:	78fa      	ldrb	r2, [r7, #3]
 800261a:	6879      	ldr	r1, [r7, #4]
 800261c:	4613      	mov	r3, r2
 800261e:	011b      	lsls	r3, r3, #4
 8002620:	1a9b      	subs	r3, r3, r2
 8002622:	009b      	lsls	r3, r3, #2
 8002624:	440b      	add	r3, r1
 8002626:	3317      	adds	r3, #23
 8002628:	2201      	movs	r2, #1
 800262a:	701a      	strb	r2, [r3, #0]
 800262c:	e009      	b.n	8002642 <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 800262e:	78fa      	ldrb	r2, [r7, #3]
 8002630:	6879      	ldr	r1, [r7, #4]
 8002632:	4613      	mov	r3, r2
 8002634:	011b      	lsls	r3, r3, #4
 8002636:	1a9b      	subs	r3, r3, r2
 8002638:	009b      	lsls	r3, r3, #2
 800263a:	440b      	add	r3, r1
 800263c:	3317      	adds	r3, #23
 800263e:	2200      	movs	r2, #0
 8002640:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	4618      	mov	r0, r3
 8002648:	f004 faec 	bl	8006c24 <USB_GetHostSpeed>
 800264c:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 800264e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002652:	2b01      	cmp	r3, #1
 8002654:	d10b      	bne.n	800266e <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 8002656:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800265a:	2b01      	cmp	r3, #1
 800265c:	d107      	bne.n	800266e <HAL_HCD_HC_Init+0x10a>
 800265e:	693b      	ldr	r3, [r7, #16]
 8002660:	2b00      	cmp	r3, #0
 8002662:	d104      	bne.n	800266e <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 8002664:	697b      	ldr	r3, [r7, #20]
 8002666:	2bbc      	cmp	r3, #188	@ 0xbc
 8002668:	d901      	bls.n	800266e <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 800266a:	23bc      	movs	r3, #188	@ 0xbc
 800266c:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 800266e:	78fa      	ldrb	r2, [r7, #3]
 8002670:	6879      	ldr	r1, [r7, #4]
 8002672:	4613      	mov	r3, r2
 8002674:	011b      	lsls	r3, r3, #4
 8002676:	1a9b      	subs	r3, r3, r2
 8002678:	009b      	lsls	r3, r3, #2
 800267a:	440b      	add	r3, r1
 800267c:	3318      	adds	r3, #24
 800267e:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8002682:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 8002684:	78fa      	ldrb	r2, [r7, #3]
 8002686:	697b      	ldr	r3, [r7, #20]
 8002688:	b298      	uxth	r0, r3
 800268a:	6879      	ldr	r1, [r7, #4]
 800268c:	4613      	mov	r3, r2
 800268e:	011b      	lsls	r3, r3, #4
 8002690:	1a9b      	subs	r3, r3, r2
 8002692:	009b      	lsls	r3, r3, #2
 8002694:	440b      	add	r3, r1
 8002696:	3328      	adds	r3, #40	@ 0x28
 8002698:	4602      	mov	r2, r0
 800269a:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	6818      	ldr	r0, [r3, #0]
 80026a0:	697b      	ldr	r3, [r7, #20]
 80026a2:	b29b      	uxth	r3, r3
 80026a4:	787c      	ldrb	r4, [r7, #1]
 80026a6:	78ba      	ldrb	r2, [r7, #2]
 80026a8:	78f9      	ldrb	r1, [r7, #3]
 80026aa:	9302      	str	r3, [sp, #8]
 80026ac:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80026b0:	9301      	str	r3, [sp, #4]
 80026b2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80026b6:	9300      	str	r3, [sp, #0]
 80026b8:	4623      	mov	r3, r4
 80026ba:	f004 fadb 	bl	8006c74 <USB_HC_Init>
 80026be:	4603      	mov	r3, r0
 80026c0:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	2200      	movs	r2, #0
 80026c6:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 80026ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80026cc:	4618      	mov	r0, r3
 80026ce:	371c      	adds	r7, #28
 80026d0:	46bd      	mov	sp, r7
 80026d2:	bd90      	pop	{r4, r7, pc}

080026d4 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	b082      	sub	sp, #8
 80026d8:	af00      	add	r7, sp, #0
 80026da:	6078      	str	r0, [r7, #4]
 80026dc:	4608      	mov	r0, r1
 80026de:	4611      	mov	r1, r2
 80026e0:	461a      	mov	r2, r3
 80026e2:	4603      	mov	r3, r0
 80026e4:	70fb      	strb	r3, [r7, #3]
 80026e6:	460b      	mov	r3, r1
 80026e8:	70bb      	strb	r3, [r7, #2]
 80026ea:	4613      	mov	r3, r2
 80026ec:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 80026ee:	78fa      	ldrb	r2, [r7, #3]
 80026f0:	6879      	ldr	r1, [r7, #4]
 80026f2:	4613      	mov	r3, r2
 80026f4:	011b      	lsls	r3, r3, #4
 80026f6:	1a9b      	subs	r3, r3, r2
 80026f8:	009b      	lsls	r3, r3, #2
 80026fa:	440b      	add	r3, r1
 80026fc:	3317      	adds	r3, #23
 80026fe:	78ba      	ldrb	r2, [r7, #2]
 8002700:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8002702:	78fa      	ldrb	r2, [r7, #3]
 8002704:	6879      	ldr	r1, [r7, #4]
 8002706:	4613      	mov	r3, r2
 8002708:	011b      	lsls	r3, r3, #4
 800270a:	1a9b      	subs	r3, r3, r2
 800270c:	009b      	lsls	r3, r3, #2
 800270e:	440b      	add	r3, r1
 8002710:	3326      	adds	r3, #38	@ 0x26
 8002712:	787a      	ldrb	r2, [r7, #1]
 8002714:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8002716:	7c3b      	ldrb	r3, [r7, #16]
 8002718:	2b00      	cmp	r3, #0
 800271a:	d114      	bne.n	8002746 <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 800271c:	78fa      	ldrb	r2, [r7, #3]
 800271e:	6879      	ldr	r1, [r7, #4]
 8002720:	4613      	mov	r3, r2
 8002722:	011b      	lsls	r3, r3, #4
 8002724:	1a9b      	subs	r3, r3, r2
 8002726:	009b      	lsls	r3, r3, #2
 8002728:	440b      	add	r3, r1
 800272a:	332a      	adds	r3, #42	@ 0x2a
 800272c:	2203      	movs	r2, #3
 800272e:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8002730:	78fa      	ldrb	r2, [r7, #3]
 8002732:	6879      	ldr	r1, [r7, #4]
 8002734:	4613      	mov	r3, r2
 8002736:	011b      	lsls	r3, r3, #4
 8002738:	1a9b      	subs	r3, r3, r2
 800273a:	009b      	lsls	r3, r3, #2
 800273c:	440b      	add	r3, r1
 800273e:	3319      	adds	r3, #25
 8002740:	7f3a      	ldrb	r2, [r7, #28]
 8002742:	701a      	strb	r2, [r3, #0]
 8002744:	e009      	b.n	800275a <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002746:	78fa      	ldrb	r2, [r7, #3]
 8002748:	6879      	ldr	r1, [r7, #4]
 800274a:	4613      	mov	r3, r2
 800274c:	011b      	lsls	r3, r3, #4
 800274e:	1a9b      	subs	r3, r3, r2
 8002750:	009b      	lsls	r3, r3, #2
 8002752:	440b      	add	r3, r1
 8002754:	332a      	adds	r3, #42	@ 0x2a
 8002756:	2202      	movs	r2, #2
 8002758:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 800275a:	787b      	ldrb	r3, [r7, #1]
 800275c:	2b03      	cmp	r3, #3
 800275e:	f200 8102 	bhi.w	8002966 <HAL_HCD_HC_SubmitRequest+0x292>
 8002762:	a201      	add	r2, pc, #4	@ (adr r2, 8002768 <HAL_HCD_HC_SubmitRequest+0x94>)
 8002764:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002768:	08002779 	.word	0x08002779
 800276c:	08002951 	.word	0x08002951
 8002770:	0800283d 	.word	0x0800283d
 8002774:	080028c7 	.word	0x080028c7
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 8002778:	7c3b      	ldrb	r3, [r7, #16]
 800277a:	2b01      	cmp	r3, #1
 800277c:	f040 80f5 	bne.w	800296a <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 8002780:	78bb      	ldrb	r3, [r7, #2]
 8002782:	2b00      	cmp	r3, #0
 8002784:	d12d      	bne.n	80027e2 <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 8002786:	8b3b      	ldrh	r3, [r7, #24]
 8002788:	2b00      	cmp	r3, #0
 800278a:	d109      	bne.n	80027a0 <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 800278c:	78fa      	ldrb	r2, [r7, #3]
 800278e:	6879      	ldr	r1, [r7, #4]
 8002790:	4613      	mov	r3, r2
 8002792:	011b      	lsls	r3, r3, #4
 8002794:	1a9b      	subs	r3, r3, r2
 8002796:	009b      	lsls	r3, r3, #2
 8002798:	440b      	add	r3, r1
 800279a:	333d      	adds	r3, #61	@ 0x3d
 800279c:	2201      	movs	r2, #1
 800279e:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 80027a0:	78fa      	ldrb	r2, [r7, #3]
 80027a2:	6879      	ldr	r1, [r7, #4]
 80027a4:	4613      	mov	r3, r2
 80027a6:	011b      	lsls	r3, r3, #4
 80027a8:	1a9b      	subs	r3, r3, r2
 80027aa:	009b      	lsls	r3, r3, #2
 80027ac:	440b      	add	r3, r1
 80027ae:	333d      	adds	r3, #61	@ 0x3d
 80027b0:	781b      	ldrb	r3, [r3, #0]
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d10a      	bne.n	80027cc <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80027b6:	78fa      	ldrb	r2, [r7, #3]
 80027b8:	6879      	ldr	r1, [r7, #4]
 80027ba:	4613      	mov	r3, r2
 80027bc:	011b      	lsls	r3, r3, #4
 80027be:	1a9b      	subs	r3, r3, r2
 80027c0:	009b      	lsls	r3, r3, #2
 80027c2:	440b      	add	r3, r1
 80027c4:	332a      	adds	r3, #42	@ 0x2a
 80027c6:	2200      	movs	r2, #0
 80027c8:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 80027ca:	e0ce      	b.n	800296a <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80027cc:	78fa      	ldrb	r2, [r7, #3]
 80027ce:	6879      	ldr	r1, [r7, #4]
 80027d0:	4613      	mov	r3, r2
 80027d2:	011b      	lsls	r3, r3, #4
 80027d4:	1a9b      	subs	r3, r3, r2
 80027d6:	009b      	lsls	r3, r3, #2
 80027d8:	440b      	add	r3, r1
 80027da:	332a      	adds	r3, #42	@ 0x2a
 80027dc:	2202      	movs	r2, #2
 80027de:	701a      	strb	r2, [r3, #0]
      break;
 80027e0:	e0c3      	b.n	800296a <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 80027e2:	78fa      	ldrb	r2, [r7, #3]
 80027e4:	6879      	ldr	r1, [r7, #4]
 80027e6:	4613      	mov	r3, r2
 80027e8:	011b      	lsls	r3, r3, #4
 80027ea:	1a9b      	subs	r3, r3, r2
 80027ec:	009b      	lsls	r3, r3, #2
 80027ee:	440b      	add	r3, r1
 80027f0:	331a      	adds	r3, #26
 80027f2:	781b      	ldrb	r3, [r3, #0]
 80027f4:	2b01      	cmp	r3, #1
 80027f6:	f040 80b8 	bne.w	800296a <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 80027fa:	78fa      	ldrb	r2, [r7, #3]
 80027fc:	6879      	ldr	r1, [r7, #4]
 80027fe:	4613      	mov	r3, r2
 8002800:	011b      	lsls	r3, r3, #4
 8002802:	1a9b      	subs	r3, r3, r2
 8002804:	009b      	lsls	r3, r3, #2
 8002806:	440b      	add	r3, r1
 8002808:	333c      	adds	r3, #60	@ 0x3c
 800280a:	781b      	ldrb	r3, [r3, #0]
 800280c:	2b00      	cmp	r3, #0
 800280e:	d10a      	bne.n	8002826 <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002810:	78fa      	ldrb	r2, [r7, #3]
 8002812:	6879      	ldr	r1, [r7, #4]
 8002814:	4613      	mov	r3, r2
 8002816:	011b      	lsls	r3, r3, #4
 8002818:	1a9b      	subs	r3, r3, r2
 800281a:	009b      	lsls	r3, r3, #2
 800281c:	440b      	add	r3, r1
 800281e:	332a      	adds	r3, #42	@ 0x2a
 8002820:	2200      	movs	r2, #0
 8002822:	701a      	strb	r2, [r3, #0]
      break;
 8002824:	e0a1      	b.n	800296a <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002826:	78fa      	ldrb	r2, [r7, #3]
 8002828:	6879      	ldr	r1, [r7, #4]
 800282a:	4613      	mov	r3, r2
 800282c:	011b      	lsls	r3, r3, #4
 800282e:	1a9b      	subs	r3, r3, r2
 8002830:	009b      	lsls	r3, r3, #2
 8002832:	440b      	add	r3, r1
 8002834:	332a      	adds	r3, #42	@ 0x2a
 8002836:	2202      	movs	r2, #2
 8002838:	701a      	strb	r2, [r3, #0]
      break;
 800283a:	e096      	b.n	800296a <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 800283c:	78bb      	ldrb	r3, [r7, #2]
 800283e:	2b00      	cmp	r3, #0
 8002840:	d120      	bne.n	8002884 <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8002842:	78fa      	ldrb	r2, [r7, #3]
 8002844:	6879      	ldr	r1, [r7, #4]
 8002846:	4613      	mov	r3, r2
 8002848:	011b      	lsls	r3, r3, #4
 800284a:	1a9b      	subs	r3, r3, r2
 800284c:	009b      	lsls	r3, r3, #2
 800284e:	440b      	add	r3, r1
 8002850:	333d      	adds	r3, #61	@ 0x3d
 8002852:	781b      	ldrb	r3, [r3, #0]
 8002854:	2b00      	cmp	r3, #0
 8002856:	d10a      	bne.n	800286e <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002858:	78fa      	ldrb	r2, [r7, #3]
 800285a:	6879      	ldr	r1, [r7, #4]
 800285c:	4613      	mov	r3, r2
 800285e:	011b      	lsls	r3, r3, #4
 8002860:	1a9b      	subs	r3, r3, r2
 8002862:	009b      	lsls	r3, r3, #2
 8002864:	440b      	add	r3, r1
 8002866:	332a      	adds	r3, #42	@ 0x2a
 8002868:	2200      	movs	r2, #0
 800286a:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 800286c:	e07e      	b.n	800296c <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800286e:	78fa      	ldrb	r2, [r7, #3]
 8002870:	6879      	ldr	r1, [r7, #4]
 8002872:	4613      	mov	r3, r2
 8002874:	011b      	lsls	r3, r3, #4
 8002876:	1a9b      	subs	r3, r3, r2
 8002878:	009b      	lsls	r3, r3, #2
 800287a:	440b      	add	r3, r1
 800287c:	332a      	adds	r3, #42	@ 0x2a
 800287e:	2202      	movs	r2, #2
 8002880:	701a      	strb	r2, [r3, #0]
      break;
 8002882:	e073      	b.n	800296c <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8002884:	78fa      	ldrb	r2, [r7, #3]
 8002886:	6879      	ldr	r1, [r7, #4]
 8002888:	4613      	mov	r3, r2
 800288a:	011b      	lsls	r3, r3, #4
 800288c:	1a9b      	subs	r3, r3, r2
 800288e:	009b      	lsls	r3, r3, #2
 8002890:	440b      	add	r3, r1
 8002892:	333c      	adds	r3, #60	@ 0x3c
 8002894:	781b      	ldrb	r3, [r3, #0]
 8002896:	2b00      	cmp	r3, #0
 8002898:	d10a      	bne.n	80028b0 <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800289a:	78fa      	ldrb	r2, [r7, #3]
 800289c:	6879      	ldr	r1, [r7, #4]
 800289e:	4613      	mov	r3, r2
 80028a0:	011b      	lsls	r3, r3, #4
 80028a2:	1a9b      	subs	r3, r3, r2
 80028a4:	009b      	lsls	r3, r3, #2
 80028a6:	440b      	add	r3, r1
 80028a8:	332a      	adds	r3, #42	@ 0x2a
 80028aa:	2200      	movs	r2, #0
 80028ac:	701a      	strb	r2, [r3, #0]
      break;
 80028ae:	e05d      	b.n	800296c <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80028b0:	78fa      	ldrb	r2, [r7, #3]
 80028b2:	6879      	ldr	r1, [r7, #4]
 80028b4:	4613      	mov	r3, r2
 80028b6:	011b      	lsls	r3, r3, #4
 80028b8:	1a9b      	subs	r3, r3, r2
 80028ba:	009b      	lsls	r3, r3, #2
 80028bc:	440b      	add	r3, r1
 80028be:	332a      	adds	r3, #42	@ 0x2a
 80028c0:	2202      	movs	r2, #2
 80028c2:	701a      	strb	r2, [r3, #0]
      break;
 80028c4:	e052      	b.n	800296c <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 80028c6:	78bb      	ldrb	r3, [r7, #2]
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d120      	bne.n	800290e <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80028cc:	78fa      	ldrb	r2, [r7, #3]
 80028ce:	6879      	ldr	r1, [r7, #4]
 80028d0:	4613      	mov	r3, r2
 80028d2:	011b      	lsls	r3, r3, #4
 80028d4:	1a9b      	subs	r3, r3, r2
 80028d6:	009b      	lsls	r3, r3, #2
 80028d8:	440b      	add	r3, r1
 80028da:	333d      	adds	r3, #61	@ 0x3d
 80028dc:	781b      	ldrb	r3, [r3, #0]
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d10a      	bne.n	80028f8 <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80028e2:	78fa      	ldrb	r2, [r7, #3]
 80028e4:	6879      	ldr	r1, [r7, #4]
 80028e6:	4613      	mov	r3, r2
 80028e8:	011b      	lsls	r3, r3, #4
 80028ea:	1a9b      	subs	r3, r3, r2
 80028ec:	009b      	lsls	r3, r3, #2
 80028ee:	440b      	add	r3, r1
 80028f0:	332a      	adds	r3, #42	@ 0x2a
 80028f2:	2200      	movs	r2, #0
 80028f4:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 80028f6:	e039      	b.n	800296c <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80028f8:	78fa      	ldrb	r2, [r7, #3]
 80028fa:	6879      	ldr	r1, [r7, #4]
 80028fc:	4613      	mov	r3, r2
 80028fe:	011b      	lsls	r3, r3, #4
 8002900:	1a9b      	subs	r3, r3, r2
 8002902:	009b      	lsls	r3, r3, #2
 8002904:	440b      	add	r3, r1
 8002906:	332a      	adds	r3, #42	@ 0x2a
 8002908:	2202      	movs	r2, #2
 800290a:	701a      	strb	r2, [r3, #0]
      break;
 800290c:	e02e      	b.n	800296c <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 800290e:	78fa      	ldrb	r2, [r7, #3]
 8002910:	6879      	ldr	r1, [r7, #4]
 8002912:	4613      	mov	r3, r2
 8002914:	011b      	lsls	r3, r3, #4
 8002916:	1a9b      	subs	r3, r3, r2
 8002918:	009b      	lsls	r3, r3, #2
 800291a:	440b      	add	r3, r1
 800291c:	333c      	adds	r3, #60	@ 0x3c
 800291e:	781b      	ldrb	r3, [r3, #0]
 8002920:	2b00      	cmp	r3, #0
 8002922:	d10a      	bne.n	800293a <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002924:	78fa      	ldrb	r2, [r7, #3]
 8002926:	6879      	ldr	r1, [r7, #4]
 8002928:	4613      	mov	r3, r2
 800292a:	011b      	lsls	r3, r3, #4
 800292c:	1a9b      	subs	r3, r3, r2
 800292e:	009b      	lsls	r3, r3, #2
 8002930:	440b      	add	r3, r1
 8002932:	332a      	adds	r3, #42	@ 0x2a
 8002934:	2200      	movs	r2, #0
 8002936:	701a      	strb	r2, [r3, #0]
      break;
 8002938:	e018      	b.n	800296c <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800293a:	78fa      	ldrb	r2, [r7, #3]
 800293c:	6879      	ldr	r1, [r7, #4]
 800293e:	4613      	mov	r3, r2
 8002940:	011b      	lsls	r3, r3, #4
 8002942:	1a9b      	subs	r3, r3, r2
 8002944:	009b      	lsls	r3, r3, #2
 8002946:	440b      	add	r3, r1
 8002948:	332a      	adds	r3, #42	@ 0x2a
 800294a:	2202      	movs	r2, #2
 800294c:	701a      	strb	r2, [r3, #0]
      break;
 800294e:	e00d      	b.n	800296c <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002950:	78fa      	ldrb	r2, [r7, #3]
 8002952:	6879      	ldr	r1, [r7, #4]
 8002954:	4613      	mov	r3, r2
 8002956:	011b      	lsls	r3, r3, #4
 8002958:	1a9b      	subs	r3, r3, r2
 800295a:	009b      	lsls	r3, r3, #2
 800295c:	440b      	add	r3, r1
 800295e:	332a      	adds	r3, #42	@ 0x2a
 8002960:	2200      	movs	r2, #0
 8002962:	701a      	strb	r2, [r3, #0]
      break;
 8002964:	e002      	b.n	800296c <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 8002966:	bf00      	nop
 8002968:	e000      	b.n	800296c <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 800296a:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 800296c:	78fa      	ldrb	r2, [r7, #3]
 800296e:	6879      	ldr	r1, [r7, #4]
 8002970:	4613      	mov	r3, r2
 8002972:	011b      	lsls	r3, r3, #4
 8002974:	1a9b      	subs	r3, r3, r2
 8002976:	009b      	lsls	r3, r3, #2
 8002978:	440b      	add	r3, r1
 800297a:	332c      	adds	r3, #44	@ 0x2c
 800297c:	697a      	ldr	r2, [r7, #20]
 800297e:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8002980:	78fa      	ldrb	r2, [r7, #3]
 8002982:	8b39      	ldrh	r1, [r7, #24]
 8002984:	6878      	ldr	r0, [r7, #4]
 8002986:	4613      	mov	r3, r2
 8002988:	011b      	lsls	r3, r3, #4
 800298a:	1a9b      	subs	r3, r3, r2
 800298c:	009b      	lsls	r3, r3, #2
 800298e:	4403      	add	r3, r0
 8002990:	3334      	adds	r3, #52	@ 0x34
 8002992:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8002994:	78fa      	ldrb	r2, [r7, #3]
 8002996:	6879      	ldr	r1, [r7, #4]
 8002998:	4613      	mov	r3, r2
 800299a:	011b      	lsls	r3, r3, #4
 800299c:	1a9b      	subs	r3, r3, r2
 800299e:	009b      	lsls	r3, r3, #2
 80029a0:	440b      	add	r3, r1
 80029a2:	334c      	adds	r3, #76	@ 0x4c
 80029a4:	2200      	movs	r2, #0
 80029a6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 80029a8:	78fa      	ldrb	r2, [r7, #3]
 80029aa:	6879      	ldr	r1, [r7, #4]
 80029ac:	4613      	mov	r3, r2
 80029ae:	011b      	lsls	r3, r3, #4
 80029b0:	1a9b      	subs	r3, r3, r2
 80029b2:	009b      	lsls	r3, r3, #2
 80029b4:	440b      	add	r3, r1
 80029b6:	3338      	adds	r3, #56	@ 0x38
 80029b8:	2200      	movs	r2, #0
 80029ba:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80029bc:	78fa      	ldrb	r2, [r7, #3]
 80029be:	6879      	ldr	r1, [r7, #4]
 80029c0:	4613      	mov	r3, r2
 80029c2:	011b      	lsls	r3, r3, #4
 80029c4:	1a9b      	subs	r3, r3, r2
 80029c6:	009b      	lsls	r3, r3, #2
 80029c8:	440b      	add	r3, r1
 80029ca:	3315      	adds	r3, #21
 80029cc:	78fa      	ldrb	r2, [r7, #3]
 80029ce:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 80029d0:	78fa      	ldrb	r2, [r7, #3]
 80029d2:	6879      	ldr	r1, [r7, #4]
 80029d4:	4613      	mov	r3, r2
 80029d6:	011b      	lsls	r3, r3, #4
 80029d8:	1a9b      	subs	r3, r3, r2
 80029da:	009b      	lsls	r3, r3, #2
 80029dc:	440b      	add	r3, r1
 80029de:	334d      	adds	r3, #77	@ 0x4d
 80029e0:	2200      	movs	r2, #0
 80029e2:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	6818      	ldr	r0, [r3, #0]
 80029e8:	78fa      	ldrb	r2, [r7, #3]
 80029ea:	4613      	mov	r3, r2
 80029ec:	011b      	lsls	r3, r3, #4
 80029ee:	1a9b      	subs	r3, r3, r2
 80029f0:	009b      	lsls	r3, r3, #2
 80029f2:	3310      	adds	r3, #16
 80029f4:	687a      	ldr	r2, [r7, #4]
 80029f6:	4413      	add	r3, r2
 80029f8:	1d19      	adds	r1, r3, #4
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	799b      	ldrb	r3, [r3, #6]
 80029fe:	461a      	mov	r2, r3
 8002a00:	f004 fa64 	bl	8006ecc <USB_HC_StartXfer>
 8002a04:	4603      	mov	r3, r0
}
 8002a06:	4618      	mov	r0, r3
 8002a08:	3708      	adds	r7, #8
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	bd80      	pop	{r7, pc}
 8002a0e:	bf00      	nop

08002a10 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	b086      	sub	sp, #24
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002a1e:	693b      	ldr	r3, [r7, #16]
 8002a20:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	4618      	mov	r0, r3
 8002a28:	f003 ff52 	bl	80068d0 <USB_GetMode>
 8002a2c:	4603      	mov	r3, r0
 8002a2e:	2b01      	cmp	r3, #1
 8002a30:	f040 80fb 	bne.w	8002c2a <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	4618      	mov	r0, r3
 8002a3a:	f003 ff15 	bl	8006868 <USB_ReadInterrupts>
 8002a3e:	4603      	mov	r3, r0
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	f000 80f1 	beq.w	8002c28 <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	4618      	mov	r0, r3
 8002a4c:	f003 ff0c 	bl	8006868 <USB_ReadInterrupts>
 8002a50:	4603      	mov	r3, r0
 8002a52:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002a56:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002a5a:	d104      	bne.n	8002a66 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8002a64:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	f003 fefc 	bl	8006868 <USB_ReadInterrupts>
 8002a70:	4603      	mov	r3, r0
 8002a72:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002a76:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002a7a:	d104      	bne.n	8002a86 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8002a84:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	f003 feec 	bl	8006868 <USB_ReadInterrupts>
 8002a90:	4603      	mov	r3, r0
 8002a92:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002a96:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002a9a:	d104      	bne.n	8002aa6 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8002aa4:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	4618      	mov	r0, r3
 8002aac:	f003 fedc 	bl	8006868 <USB_ReadInterrupts>
 8002ab0:	4603      	mov	r3, r0
 8002ab2:	f003 0302 	and.w	r3, r3, #2
 8002ab6:	2b02      	cmp	r3, #2
 8002ab8:	d103      	bne.n	8002ac2 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	2202      	movs	r2, #2
 8002ac0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	4618      	mov	r0, r3
 8002ac8:	f003 fece 	bl	8006868 <USB_ReadInterrupts>
 8002acc:	4603      	mov	r3, r0
 8002ace:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002ad2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002ad6:	d120      	bne.n	8002b1a <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8002ae0:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f003 0301 	and.w	r3, r3, #1
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d113      	bne.n	8002b1a <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8002af2:	2110      	movs	r1, #16
 8002af4:	6938      	ldr	r0, [r7, #16]
 8002af6:	f003 fdc1 	bl	800667c <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8002afa:	6938      	ldr	r0, [r7, #16]
 8002afc:	f003 fdf0 	bl	80066e0 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	7a5b      	ldrb	r3, [r3, #9]
 8002b04:	2b02      	cmp	r3, #2
 8002b06:	d105      	bne.n	8002b14 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	2101      	movs	r1, #1
 8002b0e:	4618      	mov	r0, r3
 8002b10:	f003 ffe8 	bl	8006ae4 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8002b14:	6878      	ldr	r0, [r7, #4]
 8002b16:	f006 ffb5 	bl	8009a84 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	4618      	mov	r0, r3
 8002b20:	f003 fea2 	bl	8006868 <USB_ReadInterrupts>
 8002b24:	4603      	mov	r3, r0
 8002b26:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002b2a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002b2e:	d102      	bne.n	8002b36 <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8002b30:	6878      	ldr	r0, [r7, #4]
 8002b32:	f001 fd4d 	bl	80045d0 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	4618      	mov	r0, r3
 8002b3c:	f003 fe94 	bl	8006868 <USB_ReadInterrupts>
 8002b40:	4603      	mov	r3, r0
 8002b42:	f003 0308 	and.w	r3, r3, #8
 8002b46:	2b08      	cmp	r3, #8
 8002b48:	d106      	bne.n	8002b58 <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8002b4a:	6878      	ldr	r0, [r7, #4]
 8002b4c:	f006 ff7e 	bl	8009a4c <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	2208      	movs	r2, #8
 8002b56:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	f003 fe83 	bl	8006868 <USB_ReadInterrupts>
 8002b62:	4603      	mov	r3, r0
 8002b64:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b68:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002b6c:	d139      	bne.n	8002be2 <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	4618      	mov	r0, r3
 8002b74:	f004 fc24 	bl	80073c0 <USB_HC_ReadInterrupt>
 8002b78:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8002b7a:	2300      	movs	r3, #0
 8002b7c:	617b      	str	r3, [r7, #20]
 8002b7e:	e025      	b.n	8002bcc <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8002b80:	697b      	ldr	r3, [r7, #20]
 8002b82:	f003 030f 	and.w	r3, r3, #15
 8002b86:	68ba      	ldr	r2, [r7, #8]
 8002b88:	fa22 f303 	lsr.w	r3, r2, r3
 8002b8c:	f003 0301 	and.w	r3, r3, #1
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d018      	beq.n	8002bc6 <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8002b94:	697b      	ldr	r3, [r7, #20]
 8002b96:	015a      	lsls	r2, r3, #5
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	4413      	add	r3, r2
 8002b9c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002ba6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002baa:	d106      	bne.n	8002bba <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8002bac:	697b      	ldr	r3, [r7, #20]
 8002bae:	b2db      	uxtb	r3, r3
 8002bb0:	4619      	mov	r1, r3
 8002bb2:	6878      	ldr	r0, [r7, #4]
 8002bb4:	f000 f905 	bl	8002dc2 <HCD_HC_IN_IRQHandler>
 8002bb8:	e005      	b.n	8002bc6 <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8002bba:	697b      	ldr	r3, [r7, #20]
 8002bbc:	b2db      	uxtb	r3, r3
 8002bbe:	4619      	mov	r1, r3
 8002bc0:	6878      	ldr	r0, [r7, #4]
 8002bc2:	f000 ff67 	bl	8003a94 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8002bc6:	697b      	ldr	r3, [r7, #20]
 8002bc8:	3301      	adds	r3, #1
 8002bca:	617b      	str	r3, [r7, #20]
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	795b      	ldrb	r3, [r3, #5]
 8002bd0:	461a      	mov	r2, r3
 8002bd2:	697b      	ldr	r3, [r7, #20]
 8002bd4:	4293      	cmp	r3, r2
 8002bd6:	d3d3      	bcc.n	8002b80 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002be0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	4618      	mov	r0, r3
 8002be8:	f003 fe3e 	bl	8006868 <USB_ReadInterrupts>
 8002bec:	4603      	mov	r3, r0
 8002bee:	f003 0310 	and.w	r3, r3, #16
 8002bf2:	2b10      	cmp	r3, #16
 8002bf4:	d101      	bne.n	8002bfa <HAL_HCD_IRQHandler+0x1ea>
 8002bf6:	2301      	movs	r3, #1
 8002bf8:	e000      	b.n	8002bfc <HAL_HCD_IRQHandler+0x1ec>
 8002bfa:	2300      	movs	r3, #0
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d014      	beq.n	8002c2a <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	699a      	ldr	r2, [r3, #24]
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f022 0210 	bic.w	r2, r2, #16
 8002c0e:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8002c10:	6878      	ldr	r0, [r7, #4]
 8002c12:	f001 fbfe 	bl	8004412 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	699a      	ldr	r2, [r3, #24]
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	f042 0210 	orr.w	r2, r2, #16
 8002c24:	619a      	str	r2, [r3, #24]
 8002c26:	e000      	b.n	8002c2a <HAL_HCD_IRQHandler+0x21a>
      return;
 8002c28:	bf00      	nop
    }
  }
}
 8002c2a:	3718      	adds	r7, #24
 8002c2c:	46bd      	mov	sp, r7
 8002c2e:	bd80      	pop	{r7, pc}

08002c30 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	b082      	sub	sp, #8
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8002c3e:	2b01      	cmp	r3, #1
 8002c40:	d101      	bne.n	8002c46 <HAL_HCD_Start+0x16>
 8002c42:	2302      	movs	r3, #2
 8002c44:	e013      	b.n	8002c6e <HAL_HCD_Start+0x3e>
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	2201      	movs	r2, #1
 8002c4a:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	2101      	movs	r1, #1
 8002c54:	4618      	mov	r0, r3
 8002c56:	f003 ffac 	bl	8006bb2 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	4618      	mov	r0, r3
 8002c60:	f003 fc9e 	bl	80065a0 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	2200      	movs	r2, #0
 8002c68:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8002c6c:	2300      	movs	r3, #0
}
 8002c6e:	4618      	mov	r0, r3
 8002c70:	3708      	adds	r7, #8
 8002c72:	46bd      	mov	sp, r7
 8002c74:	bd80      	pop	{r7, pc}

08002c76 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8002c76:	b580      	push	{r7, lr}
 8002c78:	b082      	sub	sp, #8
 8002c7a:	af00      	add	r7, sp, #0
 8002c7c:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8002c84:	2b01      	cmp	r3, #1
 8002c86:	d101      	bne.n	8002c8c <HAL_HCD_Stop+0x16>
 8002c88:	2302      	movs	r3, #2
 8002c8a:	e00d      	b.n	8002ca8 <HAL_HCD_Stop+0x32>
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	2201      	movs	r2, #1
 8002c90:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	4618      	mov	r0, r3
 8002c9a:	f004 fcff 	bl	800769c <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8002ca6:	2300      	movs	r3, #0
}
 8002ca8:	4618      	mov	r0, r3
 8002caa:	3708      	adds	r7, #8
 8002cac:	46bd      	mov	sp, r7
 8002cae:	bd80      	pop	{r7, pc}

08002cb0 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	b082      	sub	sp, #8
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	4618      	mov	r0, r3
 8002cbe:	f003 ff4e 	bl	8006b5e <USB_ResetPort>
 8002cc2:	4603      	mov	r3, r0
}
 8002cc4:	4618      	mov	r0, r3
 8002cc6:	3708      	adds	r7, #8
 8002cc8:	46bd      	mov	sp, r7
 8002cca:	bd80      	pop	{r7, pc}

08002ccc <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8002ccc:	b480      	push	{r7}
 8002cce:	b083      	sub	sp, #12
 8002cd0:	af00      	add	r7, sp, #0
 8002cd2:	6078      	str	r0, [r7, #4]
 8002cd4:	460b      	mov	r3, r1
 8002cd6:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8002cd8:	78fa      	ldrb	r2, [r7, #3]
 8002cda:	6879      	ldr	r1, [r7, #4]
 8002cdc:	4613      	mov	r3, r2
 8002cde:	011b      	lsls	r3, r3, #4
 8002ce0:	1a9b      	subs	r3, r3, r2
 8002ce2:	009b      	lsls	r3, r3, #2
 8002ce4:	440b      	add	r3, r1
 8002ce6:	334c      	adds	r3, #76	@ 0x4c
 8002ce8:	781b      	ldrb	r3, [r3, #0]
}
 8002cea:	4618      	mov	r0, r3
 8002cec:	370c      	adds	r7, #12
 8002cee:	46bd      	mov	sp, r7
 8002cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf4:	4770      	bx	lr

08002cf6 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8002cf6:	b480      	push	{r7}
 8002cf8:	b083      	sub	sp, #12
 8002cfa:	af00      	add	r7, sp, #0
 8002cfc:	6078      	str	r0, [r7, #4]
 8002cfe:	460b      	mov	r3, r1
 8002d00:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8002d02:	78fa      	ldrb	r2, [r7, #3]
 8002d04:	6879      	ldr	r1, [r7, #4]
 8002d06:	4613      	mov	r3, r2
 8002d08:	011b      	lsls	r3, r3, #4
 8002d0a:	1a9b      	subs	r3, r3, r2
 8002d0c:	009b      	lsls	r3, r3, #2
 8002d0e:	440b      	add	r3, r1
 8002d10:	3338      	adds	r3, #56	@ 0x38
 8002d12:	681b      	ldr	r3, [r3, #0]
}
 8002d14:	4618      	mov	r0, r3
 8002d16:	370c      	adds	r7, #12
 8002d18:	46bd      	mov	sp, r7
 8002d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d1e:	4770      	bx	lr

08002d20 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8002d20:	b580      	push	{r7, lr}
 8002d22:	b082      	sub	sp, #8
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	4618      	mov	r0, r3
 8002d2e:	f003 ff90 	bl	8006c52 <USB_GetCurrentFrame>
 8002d32:	4603      	mov	r3, r0
}
 8002d34:	4618      	mov	r0, r3
 8002d36:	3708      	adds	r7, #8
 8002d38:	46bd      	mov	sp, r7
 8002d3a:	bd80      	pop	{r7, pc}

08002d3c <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	b082      	sub	sp, #8
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	4618      	mov	r0, r3
 8002d4a:	f003 ff6b 	bl	8006c24 <USB_GetHostSpeed>
 8002d4e:	4603      	mov	r3, r0
}
 8002d50:	4618      	mov	r0, r3
 8002d52:	3708      	adds	r7, #8
 8002d54:	46bd      	mov	sp, r7
 8002d56:	bd80      	pop	{r7, pc}

08002d58 <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8002d58:	b480      	push	{r7}
 8002d5a:	b083      	sub	sp, #12
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	6078      	str	r0, [r7, #4]
 8002d60:	460b      	mov	r3, r1
 8002d62:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 8002d64:	78fa      	ldrb	r2, [r7, #3]
 8002d66:	6879      	ldr	r1, [r7, #4]
 8002d68:	4613      	mov	r3, r2
 8002d6a:	011b      	lsls	r3, r3, #4
 8002d6c:	1a9b      	subs	r3, r3, r2
 8002d6e:	009b      	lsls	r3, r3, #2
 8002d70:	440b      	add	r3, r1
 8002d72:	331a      	adds	r3, #26
 8002d74:	2200      	movs	r2, #0
 8002d76:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 8002d78:	78fa      	ldrb	r2, [r7, #3]
 8002d7a:	6879      	ldr	r1, [r7, #4]
 8002d7c:	4613      	mov	r3, r2
 8002d7e:	011b      	lsls	r3, r3, #4
 8002d80:	1a9b      	subs	r3, r3, r2
 8002d82:	009b      	lsls	r3, r3, #2
 8002d84:	440b      	add	r3, r1
 8002d86:	331b      	adds	r3, #27
 8002d88:	2200      	movs	r2, #0
 8002d8a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 8002d8c:	78fa      	ldrb	r2, [r7, #3]
 8002d8e:	6879      	ldr	r1, [r7, #4]
 8002d90:	4613      	mov	r3, r2
 8002d92:	011b      	lsls	r3, r3, #4
 8002d94:	1a9b      	subs	r3, r3, r2
 8002d96:	009b      	lsls	r3, r3, #2
 8002d98:	440b      	add	r3, r1
 8002d9a:	3325      	adds	r3, #37	@ 0x25
 8002d9c:	2200      	movs	r2, #0
 8002d9e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 8002da0:	78fa      	ldrb	r2, [r7, #3]
 8002da2:	6879      	ldr	r1, [r7, #4]
 8002da4:	4613      	mov	r3, r2
 8002da6:	011b      	lsls	r3, r3, #4
 8002da8:	1a9b      	subs	r3, r3, r2
 8002daa:	009b      	lsls	r3, r3, #2
 8002dac:	440b      	add	r3, r1
 8002dae:	3324      	adds	r3, #36	@ 0x24
 8002db0:	2200      	movs	r2, #0
 8002db2:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 8002db4:	2300      	movs	r3, #0
}
 8002db6:	4618      	mov	r0, r3
 8002db8:	370c      	adds	r7, #12
 8002dba:	46bd      	mov	sp, r7
 8002dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc0:	4770      	bx	lr

08002dc2 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002dc2:	b580      	push	{r7, lr}
 8002dc4:	b086      	sub	sp, #24
 8002dc6:	af00      	add	r7, sp, #0
 8002dc8:	6078      	str	r0, [r7, #4]
 8002dca:	460b      	mov	r3, r1
 8002dcc:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002dd4:	697b      	ldr	r3, [r7, #20]
 8002dd6:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	78fa      	ldrb	r2, [r7, #3]
 8002dde:	4611      	mov	r1, r2
 8002de0:	4618      	mov	r0, r3
 8002de2:	f003 fd54 	bl	800688e <USB_ReadChInterrupts>
 8002de6:	4603      	mov	r3, r0
 8002de8:	f003 0304 	and.w	r3, r3, #4
 8002dec:	2b04      	cmp	r3, #4
 8002dee:	d11a      	bne.n	8002e26 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8002df0:	78fb      	ldrb	r3, [r7, #3]
 8002df2:	015a      	lsls	r2, r3, #5
 8002df4:	693b      	ldr	r3, [r7, #16]
 8002df6:	4413      	add	r3, r2
 8002df8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002dfc:	461a      	mov	r2, r3
 8002dfe:	2304      	movs	r3, #4
 8002e00:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8002e02:	78fa      	ldrb	r2, [r7, #3]
 8002e04:	6879      	ldr	r1, [r7, #4]
 8002e06:	4613      	mov	r3, r2
 8002e08:	011b      	lsls	r3, r3, #4
 8002e0a:	1a9b      	subs	r3, r3, r2
 8002e0c:	009b      	lsls	r3, r3, #2
 8002e0e:	440b      	add	r3, r1
 8002e10:	334d      	adds	r3, #77	@ 0x4d
 8002e12:	2207      	movs	r2, #7
 8002e14:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	78fa      	ldrb	r2, [r7, #3]
 8002e1c:	4611      	mov	r1, r2
 8002e1e:	4618      	mov	r0, r3
 8002e20:	f004 fadf 	bl	80073e2 <USB_HC_Halt>
 8002e24:	e09e      	b.n	8002f64 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	78fa      	ldrb	r2, [r7, #3]
 8002e2c:	4611      	mov	r1, r2
 8002e2e:	4618      	mov	r0, r3
 8002e30:	f003 fd2d 	bl	800688e <USB_ReadChInterrupts>
 8002e34:	4603      	mov	r3, r0
 8002e36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e3a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002e3e:	d11b      	bne.n	8002e78 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 8002e40:	78fb      	ldrb	r3, [r7, #3]
 8002e42:	015a      	lsls	r2, r3, #5
 8002e44:	693b      	ldr	r3, [r7, #16]
 8002e46:	4413      	add	r3, r2
 8002e48:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002e4c:	461a      	mov	r2, r3
 8002e4e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002e52:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 8002e54:	78fa      	ldrb	r2, [r7, #3]
 8002e56:	6879      	ldr	r1, [r7, #4]
 8002e58:	4613      	mov	r3, r2
 8002e5a:	011b      	lsls	r3, r3, #4
 8002e5c:	1a9b      	subs	r3, r3, r2
 8002e5e:	009b      	lsls	r3, r3, #2
 8002e60:	440b      	add	r3, r1
 8002e62:	334d      	adds	r3, #77	@ 0x4d
 8002e64:	2208      	movs	r2, #8
 8002e66:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	78fa      	ldrb	r2, [r7, #3]
 8002e6e:	4611      	mov	r1, r2
 8002e70:	4618      	mov	r0, r3
 8002e72:	f004 fab6 	bl	80073e2 <USB_HC_Halt>
 8002e76:	e075      	b.n	8002f64 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	78fa      	ldrb	r2, [r7, #3]
 8002e7e:	4611      	mov	r1, r2
 8002e80:	4618      	mov	r0, r3
 8002e82:	f003 fd04 	bl	800688e <USB_ReadChInterrupts>
 8002e86:	4603      	mov	r3, r0
 8002e88:	f003 0308 	and.w	r3, r3, #8
 8002e8c:	2b08      	cmp	r3, #8
 8002e8e:	d11a      	bne.n	8002ec6 <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8002e90:	78fb      	ldrb	r3, [r7, #3]
 8002e92:	015a      	lsls	r2, r3, #5
 8002e94:	693b      	ldr	r3, [r7, #16]
 8002e96:	4413      	add	r3, r2
 8002e98:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002e9c:	461a      	mov	r2, r3
 8002e9e:	2308      	movs	r3, #8
 8002ea0:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8002ea2:	78fa      	ldrb	r2, [r7, #3]
 8002ea4:	6879      	ldr	r1, [r7, #4]
 8002ea6:	4613      	mov	r3, r2
 8002ea8:	011b      	lsls	r3, r3, #4
 8002eaa:	1a9b      	subs	r3, r3, r2
 8002eac:	009b      	lsls	r3, r3, #2
 8002eae:	440b      	add	r3, r1
 8002eb0:	334d      	adds	r3, #77	@ 0x4d
 8002eb2:	2206      	movs	r2, #6
 8002eb4:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	78fa      	ldrb	r2, [r7, #3]
 8002ebc:	4611      	mov	r1, r2
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	f004 fa8f 	bl	80073e2 <USB_HC_Halt>
 8002ec4:	e04e      	b.n	8002f64 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	78fa      	ldrb	r2, [r7, #3]
 8002ecc:	4611      	mov	r1, r2
 8002ece:	4618      	mov	r0, r3
 8002ed0:	f003 fcdd 	bl	800688e <USB_ReadChInterrupts>
 8002ed4:	4603      	mov	r3, r0
 8002ed6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002eda:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002ede:	d11b      	bne.n	8002f18 <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8002ee0:	78fb      	ldrb	r3, [r7, #3]
 8002ee2:	015a      	lsls	r2, r3, #5
 8002ee4:	693b      	ldr	r3, [r7, #16]
 8002ee6:	4413      	add	r3, r2
 8002ee8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002eec:	461a      	mov	r2, r3
 8002eee:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002ef2:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8002ef4:	78fa      	ldrb	r2, [r7, #3]
 8002ef6:	6879      	ldr	r1, [r7, #4]
 8002ef8:	4613      	mov	r3, r2
 8002efa:	011b      	lsls	r3, r3, #4
 8002efc:	1a9b      	subs	r3, r3, r2
 8002efe:	009b      	lsls	r3, r3, #2
 8002f00:	440b      	add	r3, r1
 8002f02:	334d      	adds	r3, #77	@ 0x4d
 8002f04:	2209      	movs	r2, #9
 8002f06:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	78fa      	ldrb	r2, [r7, #3]
 8002f0e:	4611      	mov	r1, r2
 8002f10:	4618      	mov	r0, r3
 8002f12:	f004 fa66 	bl	80073e2 <USB_HC_Halt>
 8002f16:	e025      	b.n	8002f64 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	78fa      	ldrb	r2, [r7, #3]
 8002f1e:	4611      	mov	r1, r2
 8002f20:	4618      	mov	r0, r3
 8002f22:	f003 fcb4 	bl	800688e <USB_ReadChInterrupts>
 8002f26:	4603      	mov	r3, r0
 8002f28:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f2c:	2b80      	cmp	r3, #128	@ 0x80
 8002f2e:	d119      	bne.n	8002f64 <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8002f30:	78fb      	ldrb	r3, [r7, #3]
 8002f32:	015a      	lsls	r2, r3, #5
 8002f34:	693b      	ldr	r3, [r7, #16]
 8002f36:	4413      	add	r3, r2
 8002f38:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002f3c:	461a      	mov	r2, r3
 8002f3e:	2380      	movs	r3, #128	@ 0x80
 8002f40:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8002f42:	78fa      	ldrb	r2, [r7, #3]
 8002f44:	6879      	ldr	r1, [r7, #4]
 8002f46:	4613      	mov	r3, r2
 8002f48:	011b      	lsls	r3, r3, #4
 8002f4a:	1a9b      	subs	r3, r3, r2
 8002f4c:	009b      	lsls	r3, r3, #2
 8002f4e:	440b      	add	r3, r1
 8002f50:	334d      	adds	r3, #77	@ 0x4d
 8002f52:	2207      	movs	r2, #7
 8002f54:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	78fa      	ldrb	r2, [r7, #3]
 8002f5c:	4611      	mov	r1, r2
 8002f5e:	4618      	mov	r0, r3
 8002f60:	f004 fa3f 	bl	80073e2 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	78fa      	ldrb	r2, [r7, #3]
 8002f6a:	4611      	mov	r1, r2
 8002f6c:	4618      	mov	r0, r3
 8002f6e:	f003 fc8e 	bl	800688e <USB_ReadChInterrupts>
 8002f72:	4603      	mov	r3, r0
 8002f74:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002f78:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002f7c:	d112      	bne.n	8002fa4 <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	78fa      	ldrb	r2, [r7, #3]
 8002f84:	4611      	mov	r1, r2
 8002f86:	4618      	mov	r0, r3
 8002f88:	f004 fa2b 	bl	80073e2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8002f8c:	78fb      	ldrb	r3, [r7, #3]
 8002f8e:	015a      	lsls	r2, r3, #5
 8002f90:	693b      	ldr	r3, [r7, #16]
 8002f92:	4413      	add	r3, r2
 8002f94:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002f98:	461a      	mov	r2, r3
 8002f9a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002f9e:	6093      	str	r3, [r2, #8]
 8002fa0:	f000 bd75 	b.w	8003a8e <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	78fa      	ldrb	r2, [r7, #3]
 8002faa:	4611      	mov	r1, r2
 8002fac:	4618      	mov	r0, r3
 8002fae:	f003 fc6e 	bl	800688e <USB_ReadChInterrupts>
 8002fb2:	4603      	mov	r3, r0
 8002fb4:	f003 0301 	and.w	r3, r3, #1
 8002fb8:	2b01      	cmp	r3, #1
 8002fba:	f040 8128 	bne.w	800320e <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8002fbe:	78fb      	ldrb	r3, [r7, #3]
 8002fc0:	015a      	lsls	r2, r3, #5
 8002fc2:	693b      	ldr	r3, [r7, #16]
 8002fc4:	4413      	add	r3, r2
 8002fc6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002fca:	461a      	mov	r2, r3
 8002fcc:	2320      	movs	r3, #32
 8002fce:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 8002fd0:	78fa      	ldrb	r2, [r7, #3]
 8002fd2:	6879      	ldr	r1, [r7, #4]
 8002fd4:	4613      	mov	r3, r2
 8002fd6:	011b      	lsls	r3, r3, #4
 8002fd8:	1a9b      	subs	r3, r3, r2
 8002fda:	009b      	lsls	r3, r3, #2
 8002fdc:	440b      	add	r3, r1
 8002fde:	331b      	adds	r3, #27
 8002fe0:	781b      	ldrb	r3, [r3, #0]
 8002fe2:	2b01      	cmp	r3, #1
 8002fe4:	d119      	bne.n	800301a <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8002fe6:	78fa      	ldrb	r2, [r7, #3]
 8002fe8:	6879      	ldr	r1, [r7, #4]
 8002fea:	4613      	mov	r3, r2
 8002fec:	011b      	lsls	r3, r3, #4
 8002fee:	1a9b      	subs	r3, r3, r2
 8002ff0:	009b      	lsls	r3, r3, #2
 8002ff2:	440b      	add	r3, r1
 8002ff4:	331b      	adds	r3, #27
 8002ff6:	2200      	movs	r2, #0
 8002ff8:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002ffa:	78fb      	ldrb	r3, [r7, #3]
 8002ffc:	015a      	lsls	r2, r3, #5
 8002ffe:	693b      	ldr	r3, [r7, #16]
 8003000:	4413      	add	r3, r2
 8003002:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003006:	685b      	ldr	r3, [r3, #4]
 8003008:	78fa      	ldrb	r2, [r7, #3]
 800300a:	0151      	lsls	r1, r2, #5
 800300c:	693a      	ldr	r2, [r7, #16]
 800300e:	440a      	add	r2, r1
 8003010:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003014:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003018:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	799b      	ldrb	r3, [r3, #6]
 800301e:	2b00      	cmp	r3, #0
 8003020:	d01b      	beq.n	800305a <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8003022:	78fa      	ldrb	r2, [r7, #3]
 8003024:	6879      	ldr	r1, [r7, #4]
 8003026:	4613      	mov	r3, r2
 8003028:	011b      	lsls	r3, r3, #4
 800302a:	1a9b      	subs	r3, r3, r2
 800302c:	009b      	lsls	r3, r3, #2
 800302e:	440b      	add	r3, r1
 8003030:	3330      	adds	r3, #48	@ 0x30
 8003032:	6819      	ldr	r1, [r3, #0]
 8003034:	78fb      	ldrb	r3, [r7, #3]
 8003036:	015a      	lsls	r2, r3, #5
 8003038:	693b      	ldr	r3, [r7, #16]
 800303a:	4413      	add	r3, r2
 800303c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003040:	691b      	ldr	r3, [r3, #16]
 8003042:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003046:	78fa      	ldrb	r2, [r7, #3]
 8003048:	1ac9      	subs	r1, r1, r3
 800304a:	6878      	ldr	r0, [r7, #4]
 800304c:	4613      	mov	r3, r2
 800304e:	011b      	lsls	r3, r3, #4
 8003050:	1a9b      	subs	r3, r3, r2
 8003052:	009b      	lsls	r3, r3, #2
 8003054:	4403      	add	r3, r0
 8003056:	3338      	adds	r3, #56	@ 0x38
 8003058:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 800305a:	78fa      	ldrb	r2, [r7, #3]
 800305c:	6879      	ldr	r1, [r7, #4]
 800305e:	4613      	mov	r3, r2
 8003060:	011b      	lsls	r3, r3, #4
 8003062:	1a9b      	subs	r3, r3, r2
 8003064:	009b      	lsls	r3, r3, #2
 8003066:	440b      	add	r3, r1
 8003068:	334d      	adds	r3, #77	@ 0x4d
 800306a:	2201      	movs	r2, #1
 800306c:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 800306e:	78fa      	ldrb	r2, [r7, #3]
 8003070:	6879      	ldr	r1, [r7, #4]
 8003072:	4613      	mov	r3, r2
 8003074:	011b      	lsls	r3, r3, #4
 8003076:	1a9b      	subs	r3, r3, r2
 8003078:	009b      	lsls	r3, r3, #2
 800307a:	440b      	add	r3, r1
 800307c:	3344      	adds	r3, #68	@ 0x44
 800307e:	2200      	movs	r2, #0
 8003080:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8003082:	78fb      	ldrb	r3, [r7, #3]
 8003084:	015a      	lsls	r2, r3, #5
 8003086:	693b      	ldr	r3, [r7, #16]
 8003088:	4413      	add	r3, r2
 800308a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800308e:	461a      	mov	r2, r3
 8003090:	2301      	movs	r3, #1
 8003092:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003094:	78fa      	ldrb	r2, [r7, #3]
 8003096:	6879      	ldr	r1, [r7, #4]
 8003098:	4613      	mov	r3, r2
 800309a:	011b      	lsls	r3, r3, #4
 800309c:	1a9b      	subs	r3, r3, r2
 800309e:	009b      	lsls	r3, r3, #2
 80030a0:	440b      	add	r3, r1
 80030a2:	3326      	adds	r3, #38	@ 0x26
 80030a4:	781b      	ldrb	r3, [r3, #0]
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d00a      	beq.n	80030c0 <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80030aa:	78fa      	ldrb	r2, [r7, #3]
 80030ac:	6879      	ldr	r1, [r7, #4]
 80030ae:	4613      	mov	r3, r2
 80030b0:	011b      	lsls	r3, r3, #4
 80030b2:	1a9b      	subs	r3, r3, r2
 80030b4:	009b      	lsls	r3, r3, #2
 80030b6:	440b      	add	r3, r1
 80030b8:	3326      	adds	r3, #38	@ 0x26
 80030ba:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80030bc:	2b02      	cmp	r3, #2
 80030be:	d110      	bne.n	80030e2 <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	78fa      	ldrb	r2, [r7, #3]
 80030c6:	4611      	mov	r1, r2
 80030c8:	4618      	mov	r0, r3
 80030ca:	f004 f98a 	bl	80073e2 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80030ce:	78fb      	ldrb	r3, [r7, #3]
 80030d0:	015a      	lsls	r2, r3, #5
 80030d2:	693b      	ldr	r3, [r7, #16]
 80030d4:	4413      	add	r3, r2
 80030d6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80030da:	461a      	mov	r2, r3
 80030dc:	2310      	movs	r3, #16
 80030de:	6093      	str	r3, [r2, #8]
 80030e0:	e03d      	b.n	800315e <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 80030e2:	78fa      	ldrb	r2, [r7, #3]
 80030e4:	6879      	ldr	r1, [r7, #4]
 80030e6:	4613      	mov	r3, r2
 80030e8:	011b      	lsls	r3, r3, #4
 80030ea:	1a9b      	subs	r3, r3, r2
 80030ec:	009b      	lsls	r3, r3, #2
 80030ee:	440b      	add	r3, r1
 80030f0:	3326      	adds	r3, #38	@ 0x26
 80030f2:	781b      	ldrb	r3, [r3, #0]
 80030f4:	2b03      	cmp	r3, #3
 80030f6:	d00a      	beq.n	800310e <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 80030f8:	78fa      	ldrb	r2, [r7, #3]
 80030fa:	6879      	ldr	r1, [r7, #4]
 80030fc:	4613      	mov	r3, r2
 80030fe:	011b      	lsls	r3, r3, #4
 8003100:	1a9b      	subs	r3, r3, r2
 8003102:	009b      	lsls	r3, r3, #2
 8003104:	440b      	add	r3, r1
 8003106:	3326      	adds	r3, #38	@ 0x26
 8003108:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 800310a:	2b01      	cmp	r3, #1
 800310c:	d127      	bne.n	800315e <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 800310e:	78fb      	ldrb	r3, [r7, #3]
 8003110:	015a      	lsls	r2, r3, #5
 8003112:	693b      	ldr	r3, [r7, #16]
 8003114:	4413      	add	r3, r2
 8003116:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	78fa      	ldrb	r2, [r7, #3]
 800311e:	0151      	lsls	r1, r2, #5
 8003120:	693a      	ldr	r2, [r7, #16]
 8003122:	440a      	add	r2, r1
 8003124:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003128:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800312c:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 800312e:	78fa      	ldrb	r2, [r7, #3]
 8003130:	6879      	ldr	r1, [r7, #4]
 8003132:	4613      	mov	r3, r2
 8003134:	011b      	lsls	r3, r3, #4
 8003136:	1a9b      	subs	r3, r3, r2
 8003138:	009b      	lsls	r3, r3, #2
 800313a:	440b      	add	r3, r1
 800313c:	334c      	adds	r3, #76	@ 0x4c
 800313e:	2201      	movs	r2, #1
 8003140:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8003142:	78fa      	ldrb	r2, [r7, #3]
 8003144:	6879      	ldr	r1, [r7, #4]
 8003146:	4613      	mov	r3, r2
 8003148:	011b      	lsls	r3, r3, #4
 800314a:	1a9b      	subs	r3, r3, r2
 800314c:	009b      	lsls	r3, r3, #2
 800314e:	440b      	add	r3, r1
 8003150:	334c      	adds	r3, #76	@ 0x4c
 8003152:	781a      	ldrb	r2, [r3, #0]
 8003154:	78fb      	ldrb	r3, [r7, #3]
 8003156:	4619      	mov	r1, r3
 8003158:	6878      	ldr	r0, [r7, #4]
 800315a:	f006 fca1 	bl	8009aa0 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	799b      	ldrb	r3, [r3, #6]
 8003162:	2b01      	cmp	r3, #1
 8003164:	d13b      	bne.n	80031de <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 8003166:	78fa      	ldrb	r2, [r7, #3]
 8003168:	6879      	ldr	r1, [r7, #4]
 800316a:	4613      	mov	r3, r2
 800316c:	011b      	lsls	r3, r3, #4
 800316e:	1a9b      	subs	r3, r3, r2
 8003170:	009b      	lsls	r3, r3, #2
 8003172:	440b      	add	r3, r1
 8003174:	3338      	adds	r3, #56	@ 0x38
 8003176:	6819      	ldr	r1, [r3, #0]
 8003178:	78fa      	ldrb	r2, [r7, #3]
 800317a:	6878      	ldr	r0, [r7, #4]
 800317c:	4613      	mov	r3, r2
 800317e:	011b      	lsls	r3, r3, #4
 8003180:	1a9b      	subs	r3, r3, r2
 8003182:	009b      	lsls	r3, r3, #2
 8003184:	4403      	add	r3, r0
 8003186:	3328      	adds	r3, #40	@ 0x28
 8003188:	881b      	ldrh	r3, [r3, #0]
 800318a:	440b      	add	r3, r1
 800318c:	1e59      	subs	r1, r3, #1
 800318e:	78fa      	ldrb	r2, [r7, #3]
 8003190:	6878      	ldr	r0, [r7, #4]
 8003192:	4613      	mov	r3, r2
 8003194:	011b      	lsls	r3, r3, #4
 8003196:	1a9b      	subs	r3, r3, r2
 8003198:	009b      	lsls	r3, r3, #2
 800319a:	4403      	add	r3, r0
 800319c:	3328      	adds	r3, #40	@ 0x28
 800319e:	881b      	ldrh	r3, [r3, #0]
 80031a0:	fbb1 f3f3 	udiv	r3, r1, r3
 80031a4:	f003 0301 	and.w	r3, r3, #1
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	f000 8470 	beq.w	8003a8e <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 80031ae:	78fa      	ldrb	r2, [r7, #3]
 80031b0:	6879      	ldr	r1, [r7, #4]
 80031b2:	4613      	mov	r3, r2
 80031b4:	011b      	lsls	r3, r3, #4
 80031b6:	1a9b      	subs	r3, r3, r2
 80031b8:	009b      	lsls	r3, r3, #2
 80031ba:	440b      	add	r3, r1
 80031bc:	333c      	adds	r3, #60	@ 0x3c
 80031be:	781b      	ldrb	r3, [r3, #0]
 80031c0:	78fa      	ldrb	r2, [r7, #3]
 80031c2:	f083 0301 	eor.w	r3, r3, #1
 80031c6:	b2d8      	uxtb	r0, r3
 80031c8:	6879      	ldr	r1, [r7, #4]
 80031ca:	4613      	mov	r3, r2
 80031cc:	011b      	lsls	r3, r3, #4
 80031ce:	1a9b      	subs	r3, r3, r2
 80031d0:	009b      	lsls	r3, r3, #2
 80031d2:	440b      	add	r3, r1
 80031d4:	333c      	adds	r3, #60	@ 0x3c
 80031d6:	4602      	mov	r2, r0
 80031d8:	701a      	strb	r2, [r3, #0]
 80031da:	f000 bc58 	b.w	8003a8e <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 80031de:	78fa      	ldrb	r2, [r7, #3]
 80031e0:	6879      	ldr	r1, [r7, #4]
 80031e2:	4613      	mov	r3, r2
 80031e4:	011b      	lsls	r3, r3, #4
 80031e6:	1a9b      	subs	r3, r3, r2
 80031e8:	009b      	lsls	r3, r3, #2
 80031ea:	440b      	add	r3, r1
 80031ec:	333c      	adds	r3, #60	@ 0x3c
 80031ee:	781b      	ldrb	r3, [r3, #0]
 80031f0:	78fa      	ldrb	r2, [r7, #3]
 80031f2:	f083 0301 	eor.w	r3, r3, #1
 80031f6:	b2d8      	uxtb	r0, r3
 80031f8:	6879      	ldr	r1, [r7, #4]
 80031fa:	4613      	mov	r3, r2
 80031fc:	011b      	lsls	r3, r3, #4
 80031fe:	1a9b      	subs	r3, r3, r2
 8003200:	009b      	lsls	r3, r3, #2
 8003202:	440b      	add	r3, r1
 8003204:	333c      	adds	r3, #60	@ 0x3c
 8003206:	4602      	mov	r2, r0
 8003208:	701a      	strb	r2, [r3, #0]
 800320a:	f000 bc40 	b.w	8003a8e <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	78fa      	ldrb	r2, [r7, #3]
 8003214:	4611      	mov	r1, r2
 8003216:	4618      	mov	r0, r3
 8003218:	f003 fb39 	bl	800688e <USB_ReadChInterrupts>
 800321c:	4603      	mov	r3, r0
 800321e:	f003 0320 	and.w	r3, r3, #32
 8003222:	2b20      	cmp	r3, #32
 8003224:	d131      	bne.n	800328a <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8003226:	78fb      	ldrb	r3, [r7, #3]
 8003228:	015a      	lsls	r2, r3, #5
 800322a:	693b      	ldr	r3, [r7, #16]
 800322c:	4413      	add	r3, r2
 800322e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003232:	461a      	mov	r2, r3
 8003234:	2320      	movs	r3, #32
 8003236:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 8003238:	78fa      	ldrb	r2, [r7, #3]
 800323a:	6879      	ldr	r1, [r7, #4]
 800323c:	4613      	mov	r3, r2
 800323e:	011b      	lsls	r3, r3, #4
 8003240:	1a9b      	subs	r3, r3, r2
 8003242:	009b      	lsls	r3, r3, #2
 8003244:	440b      	add	r3, r1
 8003246:	331a      	adds	r3, #26
 8003248:	781b      	ldrb	r3, [r3, #0]
 800324a:	2b01      	cmp	r3, #1
 800324c:	f040 841f 	bne.w	8003a8e <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 8003250:	78fa      	ldrb	r2, [r7, #3]
 8003252:	6879      	ldr	r1, [r7, #4]
 8003254:	4613      	mov	r3, r2
 8003256:	011b      	lsls	r3, r3, #4
 8003258:	1a9b      	subs	r3, r3, r2
 800325a:	009b      	lsls	r3, r3, #2
 800325c:	440b      	add	r3, r1
 800325e:	331b      	adds	r3, #27
 8003260:	2201      	movs	r2, #1
 8003262:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8003264:	78fa      	ldrb	r2, [r7, #3]
 8003266:	6879      	ldr	r1, [r7, #4]
 8003268:	4613      	mov	r3, r2
 800326a:	011b      	lsls	r3, r3, #4
 800326c:	1a9b      	subs	r3, r3, r2
 800326e:	009b      	lsls	r3, r3, #2
 8003270:	440b      	add	r3, r1
 8003272:	334d      	adds	r3, #77	@ 0x4d
 8003274:	2203      	movs	r2, #3
 8003276:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	78fa      	ldrb	r2, [r7, #3]
 800327e:	4611      	mov	r1, r2
 8003280:	4618      	mov	r0, r3
 8003282:	f004 f8ae 	bl	80073e2 <USB_HC_Halt>
 8003286:	f000 bc02 	b.w	8003a8e <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	78fa      	ldrb	r2, [r7, #3]
 8003290:	4611      	mov	r1, r2
 8003292:	4618      	mov	r0, r3
 8003294:	f003 fafb 	bl	800688e <USB_ReadChInterrupts>
 8003298:	4603      	mov	r3, r0
 800329a:	f003 0302 	and.w	r3, r3, #2
 800329e:	2b02      	cmp	r3, #2
 80032a0:	f040 8305 	bne.w	80038ae <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 80032a4:	78fb      	ldrb	r3, [r7, #3]
 80032a6:	015a      	lsls	r2, r3, #5
 80032a8:	693b      	ldr	r3, [r7, #16]
 80032aa:	4413      	add	r3, r2
 80032ac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80032b0:	461a      	mov	r2, r3
 80032b2:	2302      	movs	r3, #2
 80032b4:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 80032b6:	78fa      	ldrb	r2, [r7, #3]
 80032b8:	6879      	ldr	r1, [r7, #4]
 80032ba:	4613      	mov	r3, r2
 80032bc:	011b      	lsls	r3, r3, #4
 80032be:	1a9b      	subs	r3, r3, r2
 80032c0:	009b      	lsls	r3, r3, #2
 80032c2:	440b      	add	r3, r1
 80032c4:	334d      	adds	r3, #77	@ 0x4d
 80032c6:	781b      	ldrb	r3, [r3, #0]
 80032c8:	2b01      	cmp	r3, #1
 80032ca:	d114      	bne.n	80032f6 <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80032cc:	78fa      	ldrb	r2, [r7, #3]
 80032ce:	6879      	ldr	r1, [r7, #4]
 80032d0:	4613      	mov	r3, r2
 80032d2:	011b      	lsls	r3, r3, #4
 80032d4:	1a9b      	subs	r3, r3, r2
 80032d6:	009b      	lsls	r3, r3, #2
 80032d8:	440b      	add	r3, r1
 80032da:	334d      	adds	r3, #77	@ 0x4d
 80032dc:	2202      	movs	r2, #2
 80032de:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80032e0:	78fa      	ldrb	r2, [r7, #3]
 80032e2:	6879      	ldr	r1, [r7, #4]
 80032e4:	4613      	mov	r3, r2
 80032e6:	011b      	lsls	r3, r3, #4
 80032e8:	1a9b      	subs	r3, r3, r2
 80032ea:	009b      	lsls	r3, r3, #2
 80032ec:	440b      	add	r3, r1
 80032ee:	334c      	adds	r3, #76	@ 0x4c
 80032f0:	2201      	movs	r2, #1
 80032f2:	701a      	strb	r2, [r3, #0]
 80032f4:	e2cc      	b.n	8003890 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 80032f6:	78fa      	ldrb	r2, [r7, #3]
 80032f8:	6879      	ldr	r1, [r7, #4]
 80032fa:	4613      	mov	r3, r2
 80032fc:	011b      	lsls	r3, r3, #4
 80032fe:	1a9b      	subs	r3, r3, r2
 8003300:	009b      	lsls	r3, r3, #2
 8003302:	440b      	add	r3, r1
 8003304:	334d      	adds	r3, #77	@ 0x4d
 8003306:	781b      	ldrb	r3, [r3, #0]
 8003308:	2b06      	cmp	r3, #6
 800330a:	d114      	bne.n	8003336 <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800330c:	78fa      	ldrb	r2, [r7, #3]
 800330e:	6879      	ldr	r1, [r7, #4]
 8003310:	4613      	mov	r3, r2
 8003312:	011b      	lsls	r3, r3, #4
 8003314:	1a9b      	subs	r3, r3, r2
 8003316:	009b      	lsls	r3, r3, #2
 8003318:	440b      	add	r3, r1
 800331a:	334d      	adds	r3, #77	@ 0x4d
 800331c:	2202      	movs	r2, #2
 800331e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 8003320:	78fa      	ldrb	r2, [r7, #3]
 8003322:	6879      	ldr	r1, [r7, #4]
 8003324:	4613      	mov	r3, r2
 8003326:	011b      	lsls	r3, r3, #4
 8003328:	1a9b      	subs	r3, r3, r2
 800332a:	009b      	lsls	r3, r3, #2
 800332c:	440b      	add	r3, r1
 800332e:	334c      	adds	r3, #76	@ 0x4c
 8003330:	2205      	movs	r2, #5
 8003332:	701a      	strb	r2, [r3, #0]
 8003334:	e2ac      	b.n	8003890 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8003336:	78fa      	ldrb	r2, [r7, #3]
 8003338:	6879      	ldr	r1, [r7, #4]
 800333a:	4613      	mov	r3, r2
 800333c:	011b      	lsls	r3, r3, #4
 800333e:	1a9b      	subs	r3, r3, r2
 8003340:	009b      	lsls	r3, r3, #2
 8003342:	440b      	add	r3, r1
 8003344:	334d      	adds	r3, #77	@ 0x4d
 8003346:	781b      	ldrb	r3, [r3, #0]
 8003348:	2b07      	cmp	r3, #7
 800334a:	d00b      	beq.n	8003364 <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 800334c:	78fa      	ldrb	r2, [r7, #3]
 800334e:	6879      	ldr	r1, [r7, #4]
 8003350:	4613      	mov	r3, r2
 8003352:	011b      	lsls	r3, r3, #4
 8003354:	1a9b      	subs	r3, r3, r2
 8003356:	009b      	lsls	r3, r3, #2
 8003358:	440b      	add	r3, r1
 800335a:	334d      	adds	r3, #77	@ 0x4d
 800335c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 800335e:	2b09      	cmp	r3, #9
 8003360:	f040 80a6 	bne.w	80034b0 <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003364:	78fa      	ldrb	r2, [r7, #3]
 8003366:	6879      	ldr	r1, [r7, #4]
 8003368:	4613      	mov	r3, r2
 800336a:	011b      	lsls	r3, r3, #4
 800336c:	1a9b      	subs	r3, r3, r2
 800336e:	009b      	lsls	r3, r3, #2
 8003370:	440b      	add	r3, r1
 8003372:	334d      	adds	r3, #77	@ 0x4d
 8003374:	2202      	movs	r2, #2
 8003376:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8003378:	78fa      	ldrb	r2, [r7, #3]
 800337a:	6879      	ldr	r1, [r7, #4]
 800337c:	4613      	mov	r3, r2
 800337e:	011b      	lsls	r3, r3, #4
 8003380:	1a9b      	subs	r3, r3, r2
 8003382:	009b      	lsls	r3, r3, #2
 8003384:	440b      	add	r3, r1
 8003386:	3344      	adds	r3, #68	@ 0x44
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	1c59      	adds	r1, r3, #1
 800338c:	6878      	ldr	r0, [r7, #4]
 800338e:	4613      	mov	r3, r2
 8003390:	011b      	lsls	r3, r3, #4
 8003392:	1a9b      	subs	r3, r3, r2
 8003394:	009b      	lsls	r3, r3, #2
 8003396:	4403      	add	r3, r0
 8003398:	3344      	adds	r3, #68	@ 0x44
 800339a:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800339c:	78fa      	ldrb	r2, [r7, #3]
 800339e:	6879      	ldr	r1, [r7, #4]
 80033a0:	4613      	mov	r3, r2
 80033a2:	011b      	lsls	r3, r3, #4
 80033a4:	1a9b      	subs	r3, r3, r2
 80033a6:	009b      	lsls	r3, r3, #2
 80033a8:	440b      	add	r3, r1
 80033aa:	3344      	adds	r3, #68	@ 0x44
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	2b02      	cmp	r3, #2
 80033b0:	d943      	bls.n	800343a <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 80033b2:	78fa      	ldrb	r2, [r7, #3]
 80033b4:	6879      	ldr	r1, [r7, #4]
 80033b6:	4613      	mov	r3, r2
 80033b8:	011b      	lsls	r3, r3, #4
 80033ba:	1a9b      	subs	r3, r3, r2
 80033bc:	009b      	lsls	r3, r3, #2
 80033be:	440b      	add	r3, r1
 80033c0:	3344      	adds	r3, #68	@ 0x44
 80033c2:	2200      	movs	r2, #0
 80033c4:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 80033c6:	78fa      	ldrb	r2, [r7, #3]
 80033c8:	6879      	ldr	r1, [r7, #4]
 80033ca:	4613      	mov	r3, r2
 80033cc:	011b      	lsls	r3, r3, #4
 80033ce:	1a9b      	subs	r3, r3, r2
 80033d0:	009b      	lsls	r3, r3, #2
 80033d2:	440b      	add	r3, r1
 80033d4:	331a      	adds	r3, #26
 80033d6:	781b      	ldrb	r3, [r3, #0]
 80033d8:	2b01      	cmp	r3, #1
 80033da:	d123      	bne.n	8003424 <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 80033dc:	78fa      	ldrb	r2, [r7, #3]
 80033de:	6879      	ldr	r1, [r7, #4]
 80033e0:	4613      	mov	r3, r2
 80033e2:	011b      	lsls	r3, r3, #4
 80033e4:	1a9b      	subs	r3, r3, r2
 80033e6:	009b      	lsls	r3, r3, #2
 80033e8:	440b      	add	r3, r1
 80033ea:	331b      	adds	r3, #27
 80033ec:	2200      	movs	r2, #0
 80033ee:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 80033f0:	78fa      	ldrb	r2, [r7, #3]
 80033f2:	6879      	ldr	r1, [r7, #4]
 80033f4:	4613      	mov	r3, r2
 80033f6:	011b      	lsls	r3, r3, #4
 80033f8:	1a9b      	subs	r3, r3, r2
 80033fa:	009b      	lsls	r3, r3, #2
 80033fc:	440b      	add	r3, r1
 80033fe:	331c      	adds	r3, #28
 8003400:	2200      	movs	r2, #0
 8003402:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003404:	78fb      	ldrb	r3, [r7, #3]
 8003406:	015a      	lsls	r2, r3, #5
 8003408:	693b      	ldr	r3, [r7, #16]
 800340a:	4413      	add	r3, r2
 800340c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003410:	685b      	ldr	r3, [r3, #4]
 8003412:	78fa      	ldrb	r2, [r7, #3]
 8003414:	0151      	lsls	r1, r2, #5
 8003416:	693a      	ldr	r2, [r7, #16]
 8003418:	440a      	add	r2, r1
 800341a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800341e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003422:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 8003424:	78fa      	ldrb	r2, [r7, #3]
 8003426:	6879      	ldr	r1, [r7, #4]
 8003428:	4613      	mov	r3, r2
 800342a:	011b      	lsls	r3, r3, #4
 800342c:	1a9b      	subs	r3, r3, r2
 800342e:	009b      	lsls	r3, r3, #2
 8003430:	440b      	add	r3, r1
 8003432:	334c      	adds	r3, #76	@ 0x4c
 8003434:	2204      	movs	r2, #4
 8003436:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003438:	e229      	b.n	800388e <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800343a:	78fa      	ldrb	r2, [r7, #3]
 800343c:	6879      	ldr	r1, [r7, #4]
 800343e:	4613      	mov	r3, r2
 8003440:	011b      	lsls	r3, r3, #4
 8003442:	1a9b      	subs	r3, r3, r2
 8003444:	009b      	lsls	r3, r3, #2
 8003446:	440b      	add	r3, r1
 8003448:	334c      	adds	r3, #76	@ 0x4c
 800344a:	2202      	movs	r2, #2
 800344c:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800344e:	78fa      	ldrb	r2, [r7, #3]
 8003450:	6879      	ldr	r1, [r7, #4]
 8003452:	4613      	mov	r3, r2
 8003454:	011b      	lsls	r3, r3, #4
 8003456:	1a9b      	subs	r3, r3, r2
 8003458:	009b      	lsls	r3, r3, #2
 800345a:	440b      	add	r3, r1
 800345c:	3326      	adds	r3, #38	@ 0x26
 800345e:	781b      	ldrb	r3, [r3, #0]
 8003460:	2b00      	cmp	r3, #0
 8003462:	d00b      	beq.n	800347c <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003464:	78fa      	ldrb	r2, [r7, #3]
 8003466:	6879      	ldr	r1, [r7, #4]
 8003468:	4613      	mov	r3, r2
 800346a:	011b      	lsls	r3, r3, #4
 800346c:	1a9b      	subs	r3, r3, r2
 800346e:	009b      	lsls	r3, r3, #2
 8003470:	440b      	add	r3, r1
 8003472:	3326      	adds	r3, #38	@ 0x26
 8003474:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003476:	2b02      	cmp	r3, #2
 8003478:	f040 8209 	bne.w	800388e <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 800347c:	78fb      	ldrb	r3, [r7, #3]
 800347e:	015a      	lsls	r2, r3, #5
 8003480:	693b      	ldr	r3, [r7, #16]
 8003482:	4413      	add	r3, r2
 8003484:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003492:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800349a:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 800349c:	78fb      	ldrb	r3, [r7, #3]
 800349e:	015a      	lsls	r2, r3, #5
 80034a0:	693b      	ldr	r3, [r7, #16]
 80034a2:	4413      	add	r3, r2
 80034a4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80034a8:	461a      	mov	r2, r3
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80034ae:	e1ee      	b.n	800388e <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 80034b0:	78fa      	ldrb	r2, [r7, #3]
 80034b2:	6879      	ldr	r1, [r7, #4]
 80034b4:	4613      	mov	r3, r2
 80034b6:	011b      	lsls	r3, r3, #4
 80034b8:	1a9b      	subs	r3, r3, r2
 80034ba:	009b      	lsls	r3, r3, #2
 80034bc:	440b      	add	r3, r1
 80034be:	334d      	adds	r3, #77	@ 0x4d
 80034c0:	781b      	ldrb	r3, [r3, #0]
 80034c2:	2b05      	cmp	r3, #5
 80034c4:	f040 80c8 	bne.w	8003658 <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80034c8:	78fa      	ldrb	r2, [r7, #3]
 80034ca:	6879      	ldr	r1, [r7, #4]
 80034cc:	4613      	mov	r3, r2
 80034ce:	011b      	lsls	r3, r3, #4
 80034d0:	1a9b      	subs	r3, r3, r2
 80034d2:	009b      	lsls	r3, r3, #2
 80034d4:	440b      	add	r3, r1
 80034d6:	334d      	adds	r3, #77	@ 0x4d
 80034d8:	2202      	movs	r2, #2
 80034da:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80034dc:	78fa      	ldrb	r2, [r7, #3]
 80034de:	6879      	ldr	r1, [r7, #4]
 80034e0:	4613      	mov	r3, r2
 80034e2:	011b      	lsls	r3, r3, #4
 80034e4:	1a9b      	subs	r3, r3, r2
 80034e6:	009b      	lsls	r3, r3, #2
 80034e8:	440b      	add	r3, r1
 80034ea:	331b      	adds	r3, #27
 80034ec:	781b      	ldrb	r3, [r3, #0]
 80034ee:	2b01      	cmp	r3, #1
 80034f0:	f040 81ce 	bne.w	8003890 <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 80034f4:	78fa      	ldrb	r2, [r7, #3]
 80034f6:	6879      	ldr	r1, [r7, #4]
 80034f8:	4613      	mov	r3, r2
 80034fa:	011b      	lsls	r3, r3, #4
 80034fc:	1a9b      	subs	r3, r3, r2
 80034fe:	009b      	lsls	r3, r3, #2
 8003500:	440b      	add	r3, r1
 8003502:	3326      	adds	r3, #38	@ 0x26
 8003504:	781b      	ldrb	r3, [r3, #0]
 8003506:	2b03      	cmp	r3, #3
 8003508:	d16b      	bne.n	80035e2 <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 800350a:	78fa      	ldrb	r2, [r7, #3]
 800350c:	6879      	ldr	r1, [r7, #4]
 800350e:	4613      	mov	r3, r2
 8003510:	011b      	lsls	r3, r3, #4
 8003512:	1a9b      	subs	r3, r3, r2
 8003514:	009b      	lsls	r3, r3, #2
 8003516:	440b      	add	r3, r1
 8003518:	3348      	adds	r3, #72	@ 0x48
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	1c59      	adds	r1, r3, #1
 800351e:	6878      	ldr	r0, [r7, #4]
 8003520:	4613      	mov	r3, r2
 8003522:	011b      	lsls	r3, r3, #4
 8003524:	1a9b      	subs	r3, r3, r2
 8003526:	009b      	lsls	r3, r3, #2
 8003528:	4403      	add	r3, r0
 800352a:	3348      	adds	r3, #72	@ 0x48
 800352c:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 800352e:	78fa      	ldrb	r2, [r7, #3]
 8003530:	6879      	ldr	r1, [r7, #4]
 8003532:	4613      	mov	r3, r2
 8003534:	011b      	lsls	r3, r3, #4
 8003536:	1a9b      	subs	r3, r3, r2
 8003538:	009b      	lsls	r3, r3, #2
 800353a:	440b      	add	r3, r1
 800353c:	3348      	adds	r3, #72	@ 0x48
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	2b02      	cmp	r3, #2
 8003542:	d943      	bls.n	80035cc <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 8003544:	78fa      	ldrb	r2, [r7, #3]
 8003546:	6879      	ldr	r1, [r7, #4]
 8003548:	4613      	mov	r3, r2
 800354a:	011b      	lsls	r3, r3, #4
 800354c:	1a9b      	subs	r3, r3, r2
 800354e:	009b      	lsls	r3, r3, #2
 8003550:	440b      	add	r3, r1
 8003552:	3348      	adds	r3, #72	@ 0x48
 8003554:	2200      	movs	r2, #0
 8003556:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 8003558:	78fa      	ldrb	r2, [r7, #3]
 800355a:	6879      	ldr	r1, [r7, #4]
 800355c:	4613      	mov	r3, r2
 800355e:	011b      	lsls	r3, r3, #4
 8003560:	1a9b      	subs	r3, r3, r2
 8003562:	009b      	lsls	r3, r3, #2
 8003564:	440b      	add	r3, r1
 8003566:	331b      	adds	r3, #27
 8003568:	2200      	movs	r2, #0
 800356a:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 800356c:	78fa      	ldrb	r2, [r7, #3]
 800356e:	6879      	ldr	r1, [r7, #4]
 8003570:	4613      	mov	r3, r2
 8003572:	011b      	lsls	r3, r3, #4
 8003574:	1a9b      	subs	r3, r3, r2
 8003576:	009b      	lsls	r3, r3, #2
 8003578:	440b      	add	r3, r1
 800357a:	3344      	adds	r3, #68	@ 0x44
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	2b02      	cmp	r3, #2
 8003580:	d809      	bhi.n	8003596 <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 8003582:	78fa      	ldrb	r2, [r7, #3]
 8003584:	6879      	ldr	r1, [r7, #4]
 8003586:	4613      	mov	r3, r2
 8003588:	011b      	lsls	r3, r3, #4
 800358a:	1a9b      	subs	r3, r3, r2
 800358c:	009b      	lsls	r3, r3, #2
 800358e:	440b      	add	r3, r1
 8003590:	331c      	adds	r3, #28
 8003592:	2201      	movs	r2, #1
 8003594:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003596:	78fb      	ldrb	r3, [r7, #3]
 8003598:	015a      	lsls	r2, r3, #5
 800359a:	693b      	ldr	r3, [r7, #16]
 800359c:	4413      	add	r3, r2
 800359e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80035a2:	685b      	ldr	r3, [r3, #4]
 80035a4:	78fa      	ldrb	r2, [r7, #3]
 80035a6:	0151      	lsls	r1, r2, #5
 80035a8:	693a      	ldr	r2, [r7, #16]
 80035aa:	440a      	add	r2, r1
 80035ac:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80035b0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80035b4:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 80035b6:	78fa      	ldrb	r2, [r7, #3]
 80035b8:	6879      	ldr	r1, [r7, #4]
 80035ba:	4613      	mov	r3, r2
 80035bc:	011b      	lsls	r3, r3, #4
 80035be:	1a9b      	subs	r3, r3, r2
 80035c0:	009b      	lsls	r3, r3, #2
 80035c2:	440b      	add	r3, r1
 80035c4:	334c      	adds	r3, #76	@ 0x4c
 80035c6:	2204      	movs	r2, #4
 80035c8:	701a      	strb	r2, [r3, #0]
 80035ca:	e014      	b.n	80035f6 <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80035cc:	78fa      	ldrb	r2, [r7, #3]
 80035ce:	6879      	ldr	r1, [r7, #4]
 80035d0:	4613      	mov	r3, r2
 80035d2:	011b      	lsls	r3, r3, #4
 80035d4:	1a9b      	subs	r3, r3, r2
 80035d6:	009b      	lsls	r3, r3, #2
 80035d8:	440b      	add	r3, r1
 80035da:	334c      	adds	r3, #76	@ 0x4c
 80035dc:	2202      	movs	r2, #2
 80035de:	701a      	strb	r2, [r3, #0]
 80035e0:	e009      	b.n	80035f6 <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80035e2:	78fa      	ldrb	r2, [r7, #3]
 80035e4:	6879      	ldr	r1, [r7, #4]
 80035e6:	4613      	mov	r3, r2
 80035e8:	011b      	lsls	r3, r3, #4
 80035ea:	1a9b      	subs	r3, r3, r2
 80035ec:	009b      	lsls	r3, r3, #2
 80035ee:	440b      	add	r3, r1
 80035f0:	334c      	adds	r3, #76	@ 0x4c
 80035f2:	2202      	movs	r2, #2
 80035f4:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80035f6:	78fa      	ldrb	r2, [r7, #3]
 80035f8:	6879      	ldr	r1, [r7, #4]
 80035fa:	4613      	mov	r3, r2
 80035fc:	011b      	lsls	r3, r3, #4
 80035fe:	1a9b      	subs	r3, r3, r2
 8003600:	009b      	lsls	r3, r3, #2
 8003602:	440b      	add	r3, r1
 8003604:	3326      	adds	r3, #38	@ 0x26
 8003606:	781b      	ldrb	r3, [r3, #0]
 8003608:	2b00      	cmp	r3, #0
 800360a:	d00b      	beq.n	8003624 <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800360c:	78fa      	ldrb	r2, [r7, #3]
 800360e:	6879      	ldr	r1, [r7, #4]
 8003610:	4613      	mov	r3, r2
 8003612:	011b      	lsls	r3, r3, #4
 8003614:	1a9b      	subs	r3, r3, r2
 8003616:	009b      	lsls	r3, r3, #2
 8003618:	440b      	add	r3, r1
 800361a:	3326      	adds	r3, #38	@ 0x26
 800361c:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800361e:	2b02      	cmp	r3, #2
 8003620:	f040 8136 	bne.w	8003890 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8003624:	78fb      	ldrb	r3, [r7, #3]
 8003626:	015a      	lsls	r2, r3, #5
 8003628:	693b      	ldr	r3, [r7, #16]
 800362a:	4413      	add	r3, r2
 800362c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800363a:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003642:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8003644:	78fb      	ldrb	r3, [r7, #3]
 8003646:	015a      	lsls	r2, r3, #5
 8003648:	693b      	ldr	r3, [r7, #16]
 800364a:	4413      	add	r3, r2
 800364c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003650:	461a      	mov	r2, r3
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	6013      	str	r3, [r2, #0]
 8003656:	e11b      	b.n	8003890 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8003658:	78fa      	ldrb	r2, [r7, #3]
 800365a:	6879      	ldr	r1, [r7, #4]
 800365c:	4613      	mov	r3, r2
 800365e:	011b      	lsls	r3, r3, #4
 8003660:	1a9b      	subs	r3, r3, r2
 8003662:	009b      	lsls	r3, r3, #2
 8003664:	440b      	add	r3, r1
 8003666:	334d      	adds	r3, #77	@ 0x4d
 8003668:	781b      	ldrb	r3, [r3, #0]
 800366a:	2b03      	cmp	r3, #3
 800366c:	f040 8081 	bne.w	8003772 <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003670:	78fa      	ldrb	r2, [r7, #3]
 8003672:	6879      	ldr	r1, [r7, #4]
 8003674:	4613      	mov	r3, r2
 8003676:	011b      	lsls	r3, r3, #4
 8003678:	1a9b      	subs	r3, r3, r2
 800367a:	009b      	lsls	r3, r3, #2
 800367c:	440b      	add	r3, r1
 800367e:	334d      	adds	r3, #77	@ 0x4d
 8003680:	2202      	movs	r2, #2
 8003682:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8003684:	78fa      	ldrb	r2, [r7, #3]
 8003686:	6879      	ldr	r1, [r7, #4]
 8003688:	4613      	mov	r3, r2
 800368a:	011b      	lsls	r3, r3, #4
 800368c:	1a9b      	subs	r3, r3, r2
 800368e:	009b      	lsls	r3, r3, #2
 8003690:	440b      	add	r3, r1
 8003692:	331b      	adds	r3, #27
 8003694:	781b      	ldrb	r3, [r3, #0]
 8003696:	2b01      	cmp	r3, #1
 8003698:	f040 80fa 	bne.w	8003890 <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800369c:	78fa      	ldrb	r2, [r7, #3]
 800369e:	6879      	ldr	r1, [r7, #4]
 80036a0:	4613      	mov	r3, r2
 80036a2:	011b      	lsls	r3, r3, #4
 80036a4:	1a9b      	subs	r3, r3, r2
 80036a6:	009b      	lsls	r3, r3, #2
 80036a8:	440b      	add	r3, r1
 80036aa:	334c      	adds	r3, #76	@ 0x4c
 80036ac:	2202      	movs	r2, #2
 80036ae:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 80036b0:	78fb      	ldrb	r3, [r7, #3]
 80036b2:	015a      	lsls	r2, r3, #5
 80036b4:	693b      	ldr	r3, [r7, #16]
 80036b6:	4413      	add	r3, r2
 80036b8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80036bc:	685b      	ldr	r3, [r3, #4]
 80036be:	78fa      	ldrb	r2, [r7, #3]
 80036c0:	0151      	lsls	r1, r2, #5
 80036c2:	693a      	ldr	r2, [r7, #16]
 80036c4:	440a      	add	r2, r1
 80036c6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80036ca:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80036ce:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 80036d0:	78fb      	ldrb	r3, [r7, #3]
 80036d2:	015a      	lsls	r2, r3, #5
 80036d4:	693b      	ldr	r3, [r7, #16]
 80036d6:	4413      	add	r3, r2
 80036d8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80036dc:	68db      	ldr	r3, [r3, #12]
 80036de:	78fa      	ldrb	r2, [r7, #3]
 80036e0:	0151      	lsls	r1, r2, #5
 80036e2:	693a      	ldr	r2, [r7, #16]
 80036e4:	440a      	add	r2, r1
 80036e6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80036ea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80036ee:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 80036f0:	78fb      	ldrb	r3, [r7, #3]
 80036f2:	015a      	lsls	r2, r3, #5
 80036f4:	693b      	ldr	r3, [r7, #16]
 80036f6:	4413      	add	r3, r2
 80036f8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80036fc:	68db      	ldr	r3, [r3, #12]
 80036fe:	78fa      	ldrb	r2, [r7, #3]
 8003700:	0151      	lsls	r1, r2, #5
 8003702:	693a      	ldr	r2, [r7, #16]
 8003704:	440a      	add	r2, r1
 8003706:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800370a:	f023 0320 	bic.w	r3, r3, #32
 800370e:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003710:	78fa      	ldrb	r2, [r7, #3]
 8003712:	6879      	ldr	r1, [r7, #4]
 8003714:	4613      	mov	r3, r2
 8003716:	011b      	lsls	r3, r3, #4
 8003718:	1a9b      	subs	r3, r3, r2
 800371a:	009b      	lsls	r3, r3, #2
 800371c:	440b      	add	r3, r1
 800371e:	3326      	adds	r3, #38	@ 0x26
 8003720:	781b      	ldrb	r3, [r3, #0]
 8003722:	2b00      	cmp	r3, #0
 8003724:	d00b      	beq.n	800373e <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003726:	78fa      	ldrb	r2, [r7, #3]
 8003728:	6879      	ldr	r1, [r7, #4]
 800372a:	4613      	mov	r3, r2
 800372c:	011b      	lsls	r3, r3, #4
 800372e:	1a9b      	subs	r3, r3, r2
 8003730:	009b      	lsls	r3, r3, #2
 8003732:	440b      	add	r3, r1
 8003734:	3326      	adds	r3, #38	@ 0x26
 8003736:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003738:	2b02      	cmp	r3, #2
 800373a:	f040 80a9 	bne.w	8003890 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 800373e:	78fb      	ldrb	r3, [r7, #3]
 8003740:	015a      	lsls	r2, r3, #5
 8003742:	693b      	ldr	r3, [r7, #16]
 8003744:	4413      	add	r3, r2
 8003746:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003754:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800375c:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 800375e:	78fb      	ldrb	r3, [r7, #3]
 8003760:	015a      	lsls	r2, r3, #5
 8003762:	693b      	ldr	r3, [r7, #16]
 8003764:	4413      	add	r3, r2
 8003766:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800376a:	461a      	mov	r2, r3
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	6013      	str	r3, [r2, #0]
 8003770:	e08e      	b.n	8003890 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8003772:	78fa      	ldrb	r2, [r7, #3]
 8003774:	6879      	ldr	r1, [r7, #4]
 8003776:	4613      	mov	r3, r2
 8003778:	011b      	lsls	r3, r3, #4
 800377a:	1a9b      	subs	r3, r3, r2
 800377c:	009b      	lsls	r3, r3, #2
 800377e:	440b      	add	r3, r1
 8003780:	334d      	adds	r3, #77	@ 0x4d
 8003782:	781b      	ldrb	r3, [r3, #0]
 8003784:	2b04      	cmp	r3, #4
 8003786:	d143      	bne.n	8003810 <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003788:	78fa      	ldrb	r2, [r7, #3]
 800378a:	6879      	ldr	r1, [r7, #4]
 800378c:	4613      	mov	r3, r2
 800378e:	011b      	lsls	r3, r3, #4
 8003790:	1a9b      	subs	r3, r3, r2
 8003792:	009b      	lsls	r3, r3, #2
 8003794:	440b      	add	r3, r1
 8003796:	334d      	adds	r3, #77	@ 0x4d
 8003798:	2202      	movs	r2, #2
 800379a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800379c:	78fa      	ldrb	r2, [r7, #3]
 800379e:	6879      	ldr	r1, [r7, #4]
 80037a0:	4613      	mov	r3, r2
 80037a2:	011b      	lsls	r3, r3, #4
 80037a4:	1a9b      	subs	r3, r3, r2
 80037a6:	009b      	lsls	r3, r3, #2
 80037a8:	440b      	add	r3, r1
 80037aa:	334c      	adds	r3, #76	@ 0x4c
 80037ac:	2202      	movs	r2, #2
 80037ae:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80037b0:	78fa      	ldrb	r2, [r7, #3]
 80037b2:	6879      	ldr	r1, [r7, #4]
 80037b4:	4613      	mov	r3, r2
 80037b6:	011b      	lsls	r3, r3, #4
 80037b8:	1a9b      	subs	r3, r3, r2
 80037ba:	009b      	lsls	r3, r3, #2
 80037bc:	440b      	add	r3, r1
 80037be:	3326      	adds	r3, #38	@ 0x26
 80037c0:	781b      	ldrb	r3, [r3, #0]
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d00a      	beq.n	80037dc <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80037c6:	78fa      	ldrb	r2, [r7, #3]
 80037c8:	6879      	ldr	r1, [r7, #4]
 80037ca:	4613      	mov	r3, r2
 80037cc:	011b      	lsls	r3, r3, #4
 80037ce:	1a9b      	subs	r3, r3, r2
 80037d0:	009b      	lsls	r3, r3, #2
 80037d2:	440b      	add	r3, r1
 80037d4:	3326      	adds	r3, #38	@ 0x26
 80037d6:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80037d8:	2b02      	cmp	r3, #2
 80037da:	d159      	bne.n	8003890 <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 80037dc:	78fb      	ldrb	r3, [r7, #3]
 80037de:	015a      	lsls	r2, r3, #5
 80037e0:	693b      	ldr	r3, [r7, #16]
 80037e2:	4413      	add	r3, r2
 80037e4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80037f2:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80037fa:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 80037fc:	78fb      	ldrb	r3, [r7, #3]
 80037fe:	015a      	lsls	r2, r3, #5
 8003800:	693b      	ldr	r3, [r7, #16]
 8003802:	4413      	add	r3, r2
 8003804:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003808:	461a      	mov	r2, r3
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	6013      	str	r3, [r2, #0]
 800380e:	e03f      	b.n	8003890 <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8003810:	78fa      	ldrb	r2, [r7, #3]
 8003812:	6879      	ldr	r1, [r7, #4]
 8003814:	4613      	mov	r3, r2
 8003816:	011b      	lsls	r3, r3, #4
 8003818:	1a9b      	subs	r3, r3, r2
 800381a:	009b      	lsls	r3, r3, #2
 800381c:	440b      	add	r3, r1
 800381e:	334d      	adds	r3, #77	@ 0x4d
 8003820:	781b      	ldrb	r3, [r3, #0]
 8003822:	2b08      	cmp	r3, #8
 8003824:	d126      	bne.n	8003874 <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003826:	78fa      	ldrb	r2, [r7, #3]
 8003828:	6879      	ldr	r1, [r7, #4]
 800382a:	4613      	mov	r3, r2
 800382c:	011b      	lsls	r3, r3, #4
 800382e:	1a9b      	subs	r3, r3, r2
 8003830:	009b      	lsls	r3, r3, #2
 8003832:	440b      	add	r3, r1
 8003834:	334d      	adds	r3, #77	@ 0x4d
 8003836:	2202      	movs	r2, #2
 8003838:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 800383a:	78fa      	ldrb	r2, [r7, #3]
 800383c:	6879      	ldr	r1, [r7, #4]
 800383e:	4613      	mov	r3, r2
 8003840:	011b      	lsls	r3, r3, #4
 8003842:	1a9b      	subs	r3, r3, r2
 8003844:	009b      	lsls	r3, r3, #2
 8003846:	440b      	add	r3, r1
 8003848:	3344      	adds	r3, #68	@ 0x44
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	1c59      	adds	r1, r3, #1
 800384e:	6878      	ldr	r0, [r7, #4]
 8003850:	4613      	mov	r3, r2
 8003852:	011b      	lsls	r3, r3, #4
 8003854:	1a9b      	subs	r3, r3, r2
 8003856:	009b      	lsls	r3, r3, #2
 8003858:	4403      	add	r3, r0
 800385a:	3344      	adds	r3, #68	@ 0x44
 800385c:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 800385e:	78fa      	ldrb	r2, [r7, #3]
 8003860:	6879      	ldr	r1, [r7, #4]
 8003862:	4613      	mov	r3, r2
 8003864:	011b      	lsls	r3, r3, #4
 8003866:	1a9b      	subs	r3, r3, r2
 8003868:	009b      	lsls	r3, r3, #2
 800386a:	440b      	add	r3, r1
 800386c:	334c      	adds	r3, #76	@ 0x4c
 800386e:	2204      	movs	r2, #4
 8003870:	701a      	strb	r2, [r3, #0]
 8003872:	e00d      	b.n	8003890 <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 8003874:	78fa      	ldrb	r2, [r7, #3]
 8003876:	6879      	ldr	r1, [r7, #4]
 8003878:	4613      	mov	r3, r2
 800387a:	011b      	lsls	r3, r3, #4
 800387c:	1a9b      	subs	r3, r3, r2
 800387e:	009b      	lsls	r3, r3, #2
 8003880:	440b      	add	r3, r1
 8003882:	334d      	adds	r3, #77	@ 0x4d
 8003884:	781b      	ldrb	r3, [r3, #0]
 8003886:	2b02      	cmp	r3, #2
 8003888:	f000 8100 	beq.w	8003a8c <HCD_HC_IN_IRQHandler+0xcca>
 800388c:	e000      	b.n	8003890 <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800388e:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8003890:	78fa      	ldrb	r2, [r7, #3]
 8003892:	6879      	ldr	r1, [r7, #4]
 8003894:	4613      	mov	r3, r2
 8003896:	011b      	lsls	r3, r3, #4
 8003898:	1a9b      	subs	r3, r3, r2
 800389a:	009b      	lsls	r3, r3, #2
 800389c:	440b      	add	r3, r1
 800389e:	334c      	adds	r3, #76	@ 0x4c
 80038a0:	781a      	ldrb	r2, [r3, #0]
 80038a2:	78fb      	ldrb	r3, [r7, #3]
 80038a4:	4619      	mov	r1, r3
 80038a6:	6878      	ldr	r0, [r7, #4]
 80038a8:	f006 f8fa 	bl	8009aa0 <HAL_HCD_HC_NotifyURBChange_Callback>
 80038ac:	e0ef      	b.n	8003a8e <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	78fa      	ldrb	r2, [r7, #3]
 80038b4:	4611      	mov	r1, r2
 80038b6:	4618      	mov	r0, r3
 80038b8:	f002 ffe9 	bl	800688e <USB_ReadChInterrupts>
 80038bc:	4603      	mov	r3, r0
 80038be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80038c2:	2b40      	cmp	r3, #64	@ 0x40
 80038c4:	d12f      	bne.n	8003926 <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80038c6:	78fb      	ldrb	r3, [r7, #3]
 80038c8:	015a      	lsls	r2, r3, #5
 80038ca:	693b      	ldr	r3, [r7, #16]
 80038cc:	4413      	add	r3, r2
 80038ce:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80038d2:	461a      	mov	r2, r3
 80038d4:	2340      	movs	r3, #64	@ 0x40
 80038d6:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 80038d8:	78fa      	ldrb	r2, [r7, #3]
 80038da:	6879      	ldr	r1, [r7, #4]
 80038dc:	4613      	mov	r3, r2
 80038de:	011b      	lsls	r3, r3, #4
 80038e0:	1a9b      	subs	r3, r3, r2
 80038e2:	009b      	lsls	r3, r3, #2
 80038e4:	440b      	add	r3, r1
 80038e6:	334d      	adds	r3, #77	@ 0x4d
 80038e8:	2205      	movs	r2, #5
 80038ea:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 80038ec:	78fa      	ldrb	r2, [r7, #3]
 80038ee:	6879      	ldr	r1, [r7, #4]
 80038f0:	4613      	mov	r3, r2
 80038f2:	011b      	lsls	r3, r3, #4
 80038f4:	1a9b      	subs	r3, r3, r2
 80038f6:	009b      	lsls	r3, r3, #2
 80038f8:	440b      	add	r3, r1
 80038fa:	331a      	adds	r3, #26
 80038fc:	781b      	ldrb	r3, [r3, #0]
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d109      	bne.n	8003916 <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8003902:	78fa      	ldrb	r2, [r7, #3]
 8003904:	6879      	ldr	r1, [r7, #4]
 8003906:	4613      	mov	r3, r2
 8003908:	011b      	lsls	r3, r3, #4
 800390a:	1a9b      	subs	r3, r3, r2
 800390c:	009b      	lsls	r3, r3, #2
 800390e:	440b      	add	r3, r1
 8003910:	3344      	adds	r3, #68	@ 0x44
 8003912:	2200      	movs	r2, #0
 8003914:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	78fa      	ldrb	r2, [r7, #3]
 800391c:	4611      	mov	r1, r2
 800391e:	4618      	mov	r0, r3
 8003920:	f003 fd5f 	bl	80073e2 <USB_HC_Halt>
 8003924:	e0b3      	b.n	8003a8e <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	78fa      	ldrb	r2, [r7, #3]
 800392c:	4611      	mov	r1, r2
 800392e:	4618      	mov	r0, r3
 8003930:	f002 ffad 	bl	800688e <USB_ReadChInterrupts>
 8003934:	4603      	mov	r3, r0
 8003936:	f003 0310 	and.w	r3, r3, #16
 800393a:	2b10      	cmp	r3, #16
 800393c:	f040 80a7 	bne.w	8003a8e <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8003940:	78fa      	ldrb	r2, [r7, #3]
 8003942:	6879      	ldr	r1, [r7, #4]
 8003944:	4613      	mov	r3, r2
 8003946:	011b      	lsls	r3, r3, #4
 8003948:	1a9b      	subs	r3, r3, r2
 800394a:	009b      	lsls	r3, r3, #2
 800394c:	440b      	add	r3, r1
 800394e:	3326      	adds	r3, #38	@ 0x26
 8003950:	781b      	ldrb	r3, [r3, #0]
 8003952:	2b03      	cmp	r3, #3
 8003954:	d11b      	bne.n	800398e <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8003956:	78fa      	ldrb	r2, [r7, #3]
 8003958:	6879      	ldr	r1, [r7, #4]
 800395a:	4613      	mov	r3, r2
 800395c:	011b      	lsls	r3, r3, #4
 800395e:	1a9b      	subs	r3, r3, r2
 8003960:	009b      	lsls	r3, r3, #2
 8003962:	440b      	add	r3, r1
 8003964:	3344      	adds	r3, #68	@ 0x44
 8003966:	2200      	movs	r2, #0
 8003968:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 800396a:	78fa      	ldrb	r2, [r7, #3]
 800396c:	6879      	ldr	r1, [r7, #4]
 800396e:	4613      	mov	r3, r2
 8003970:	011b      	lsls	r3, r3, #4
 8003972:	1a9b      	subs	r3, r3, r2
 8003974:	009b      	lsls	r3, r3, #2
 8003976:	440b      	add	r3, r1
 8003978:	334d      	adds	r3, #77	@ 0x4d
 800397a:	2204      	movs	r2, #4
 800397c:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	78fa      	ldrb	r2, [r7, #3]
 8003984:	4611      	mov	r1, r2
 8003986:	4618      	mov	r0, r3
 8003988:	f003 fd2b 	bl	80073e2 <USB_HC_Halt>
 800398c:	e03f      	b.n	8003a0e <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800398e:	78fa      	ldrb	r2, [r7, #3]
 8003990:	6879      	ldr	r1, [r7, #4]
 8003992:	4613      	mov	r3, r2
 8003994:	011b      	lsls	r3, r3, #4
 8003996:	1a9b      	subs	r3, r3, r2
 8003998:	009b      	lsls	r3, r3, #2
 800399a:	440b      	add	r3, r1
 800399c:	3326      	adds	r3, #38	@ 0x26
 800399e:	781b      	ldrb	r3, [r3, #0]
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d00a      	beq.n	80039ba <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80039a4:	78fa      	ldrb	r2, [r7, #3]
 80039a6:	6879      	ldr	r1, [r7, #4]
 80039a8:	4613      	mov	r3, r2
 80039aa:	011b      	lsls	r3, r3, #4
 80039ac:	1a9b      	subs	r3, r3, r2
 80039ae:	009b      	lsls	r3, r3, #2
 80039b0:	440b      	add	r3, r1
 80039b2:	3326      	adds	r3, #38	@ 0x26
 80039b4:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80039b6:	2b02      	cmp	r3, #2
 80039b8:	d129      	bne.n	8003a0e <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 80039ba:	78fa      	ldrb	r2, [r7, #3]
 80039bc:	6879      	ldr	r1, [r7, #4]
 80039be:	4613      	mov	r3, r2
 80039c0:	011b      	lsls	r3, r3, #4
 80039c2:	1a9b      	subs	r3, r3, r2
 80039c4:	009b      	lsls	r3, r3, #2
 80039c6:	440b      	add	r3, r1
 80039c8:	3344      	adds	r3, #68	@ 0x44
 80039ca:	2200      	movs	r2, #0
 80039cc:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	799b      	ldrb	r3, [r3, #6]
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d00a      	beq.n	80039ec <HCD_HC_IN_IRQHandler+0xc2a>
 80039d6:	78fa      	ldrb	r2, [r7, #3]
 80039d8:	6879      	ldr	r1, [r7, #4]
 80039da:	4613      	mov	r3, r2
 80039dc:	011b      	lsls	r3, r3, #4
 80039de:	1a9b      	subs	r3, r3, r2
 80039e0:	009b      	lsls	r3, r3, #2
 80039e2:	440b      	add	r3, r1
 80039e4:	331b      	adds	r3, #27
 80039e6:	781b      	ldrb	r3, [r3, #0]
 80039e8:	2b01      	cmp	r3, #1
 80039ea:	d110      	bne.n	8003a0e <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 80039ec:	78fa      	ldrb	r2, [r7, #3]
 80039ee:	6879      	ldr	r1, [r7, #4]
 80039f0:	4613      	mov	r3, r2
 80039f2:	011b      	lsls	r3, r3, #4
 80039f4:	1a9b      	subs	r3, r3, r2
 80039f6:	009b      	lsls	r3, r3, #2
 80039f8:	440b      	add	r3, r1
 80039fa:	334d      	adds	r3, #77	@ 0x4d
 80039fc:	2204      	movs	r2, #4
 80039fe:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	78fa      	ldrb	r2, [r7, #3]
 8003a06:	4611      	mov	r1, r2
 8003a08:	4618      	mov	r0, r3
 8003a0a:	f003 fcea 	bl	80073e2 <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 8003a0e:	78fa      	ldrb	r2, [r7, #3]
 8003a10:	6879      	ldr	r1, [r7, #4]
 8003a12:	4613      	mov	r3, r2
 8003a14:	011b      	lsls	r3, r3, #4
 8003a16:	1a9b      	subs	r3, r3, r2
 8003a18:	009b      	lsls	r3, r3, #2
 8003a1a:	440b      	add	r3, r1
 8003a1c:	331b      	adds	r3, #27
 8003a1e:	781b      	ldrb	r3, [r3, #0]
 8003a20:	2b01      	cmp	r3, #1
 8003a22:	d129      	bne.n	8003a78 <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8003a24:	78fa      	ldrb	r2, [r7, #3]
 8003a26:	6879      	ldr	r1, [r7, #4]
 8003a28:	4613      	mov	r3, r2
 8003a2a:	011b      	lsls	r3, r3, #4
 8003a2c:	1a9b      	subs	r3, r3, r2
 8003a2e:	009b      	lsls	r3, r3, #2
 8003a30:	440b      	add	r3, r1
 8003a32:	331b      	adds	r3, #27
 8003a34:	2200      	movs	r2, #0
 8003a36:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003a38:	78fb      	ldrb	r3, [r7, #3]
 8003a3a:	015a      	lsls	r2, r3, #5
 8003a3c:	693b      	ldr	r3, [r7, #16]
 8003a3e:	4413      	add	r3, r2
 8003a40:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003a44:	685b      	ldr	r3, [r3, #4]
 8003a46:	78fa      	ldrb	r2, [r7, #3]
 8003a48:	0151      	lsls	r1, r2, #5
 8003a4a:	693a      	ldr	r2, [r7, #16]
 8003a4c:	440a      	add	r2, r1
 8003a4e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003a52:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003a56:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 8003a58:	78fb      	ldrb	r3, [r7, #3]
 8003a5a:	015a      	lsls	r2, r3, #5
 8003a5c:	693b      	ldr	r3, [r7, #16]
 8003a5e:	4413      	add	r3, r2
 8003a60:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003a64:	68db      	ldr	r3, [r3, #12]
 8003a66:	78fa      	ldrb	r2, [r7, #3]
 8003a68:	0151      	lsls	r1, r2, #5
 8003a6a:	693a      	ldr	r2, [r7, #16]
 8003a6c:	440a      	add	r2, r1
 8003a6e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003a72:	f043 0320 	orr.w	r3, r3, #32
 8003a76:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8003a78:	78fb      	ldrb	r3, [r7, #3]
 8003a7a:	015a      	lsls	r2, r3, #5
 8003a7c:	693b      	ldr	r3, [r7, #16]
 8003a7e:	4413      	add	r3, r2
 8003a80:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003a84:	461a      	mov	r2, r3
 8003a86:	2310      	movs	r3, #16
 8003a88:	6093      	str	r3, [r2, #8]
 8003a8a:	e000      	b.n	8003a8e <HCD_HC_IN_IRQHandler+0xccc>
        return;
 8003a8c:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 8003a8e:	3718      	adds	r7, #24
 8003a90:	46bd      	mov	sp, r7
 8003a92:	bd80      	pop	{r7, pc}

08003a94 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003a94:	b580      	push	{r7, lr}
 8003a96:	b086      	sub	sp, #24
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	6078      	str	r0, [r7, #4]
 8003a9c:	460b      	mov	r3, r1
 8003a9e:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003aa6:	697b      	ldr	r3, [r7, #20]
 8003aa8:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	78fa      	ldrb	r2, [r7, #3]
 8003ab0:	4611      	mov	r1, r2
 8003ab2:	4618      	mov	r0, r3
 8003ab4:	f002 feeb 	bl	800688e <USB_ReadChInterrupts>
 8003ab8:	4603      	mov	r3, r0
 8003aba:	f003 0304 	and.w	r3, r3, #4
 8003abe:	2b04      	cmp	r3, #4
 8003ac0:	d11b      	bne.n	8003afa <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8003ac2:	78fb      	ldrb	r3, [r7, #3]
 8003ac4:	015a      	lsls	r2, r3, #5
 8003ac6:	693b      	ldr	r3, [r7, #16]
 8003ac8:	4413      	add	r3, r2
 8003aca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003ace:	461a      	mov	r2, r3
 8003ad0:	2304      	movs	r3, #4
 8003ad2:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8003ad4:	78fa      	ldrb	r2, [r7, #3]
 8003ad6:	6879      	ldr	r1, [r7, #4]
 8003ad8:	4613      	mov	r3, r2
 8003ada:	011b      	lsls	r3, r3, #4
 8003adc:	1a9b      	subs	r3, r3, r2
 8003ade:	009b      	lsls	r3, r3, #2
 8003ae0:	440b      	add	r3, r1
 8003ae2:	334d      	adds	r3, #77	@ 0x4d
 8003ae4:	2207      	movs	r2, #7
 8003ae6:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	78fa      	ldrb	r2, [r7, #3]
 8003aee:	4611      	mov	r1, r2
 8003af0:	4618      	mov	r0, r3
 8003af2:	f003 fc76 	bl	80073e2 <USB_HC_Halt>
 8003af6:	f000 bc89 	b.w	800440c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	78fa      	ldrb	r2, [r7, #3]
 8003b00:	4611      	mov	r1, r2
 8003b02:	4618      	mov	r0, r3
 8003b04:	f002 fec3 	bl	800688e <USB_ReadChInterrupts>
 8003b08:	4603      	mov	r3, r0
 8003b0a:	f003 0320 	and.w	r3, r3, #32
 8003b0e:	2b20      	cmp	r3, #32
 8003b10:	f040 8082 	bne.w	8003c18 <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8003b14:	78fb      	ldrb	r3, [r7, #3]
 8003b16:	015a      	lsls	r2, r3, #5
 8003b18:	693b      	ldr	r3, [r7, #16]
 8003b1a:	4413      	add	r3, r2
 8003b1c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003b20:	461a      	mov	r2, r3
 8003b22:	2320      	movs	r3, #32
 8003b24:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 8003b26:	78fa      	ldrb	r2, [r7, #3]
 8003b28:	6879      	ldr	r1, [r7, #4]
 8003b2a:	4613      	mov	r3, r2
 8003b2c:	011b      	lsls	r3, r3, #4
 8003b2e:	1a9b      	subs	r3, r3, r2
 8003b30:	009b      	lsls	r3, r3, #2
 8003b32:	440b      	add	r3, r1
 8003b34:	3319      	adds	r3, #25
 8003b36:	781b      	ldrb	r3, [r3, #0]
 8003b38:	2b01      	cmp	r3, #1
 8003b3a:	d124      	bne.n	8003b86 <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 8003b3c:	78fa      	ldrb	r2, [r7, #3]
 8003b3e:	6879      	ldr	r1, [r7, #4]
 8003b40:	4613      	mov	r3, r2
 8003b42:	011b      	lsls	r3, r3, #4
 8003b44:	1a9b      	subs	r3, r3, r2
 8003b46:	009b      	lsls	r3, r3, #2
 8003b48:	440b      	add	r3, r1
 8003b4a:	3319      	adds	r3, #25
 8003b4c:	2200      	movs	r2, #0
 8003b4e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003b50:	78fa      	ldrb	r2, [r7, #3]
 8003b52:	6879      	ldr	r1, [r7, #4]
 8003b54:	4613      	mov	r3, r2
 8003b56:	011b      	lsls	r3, r3, #4
 8003b58:	1a9b      	subs	r3, r3, r2
 8003b5a:	009b      	lsls	r3, r3, #2
 8003b5c:	440b      	add	r3, r1
 8003b5e:	334c      	adds	r3, #76	@ 0x4c
 8003b60:	2202      	movs	r2, #2
 8003b62:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8003b64:	78fa      	ldrb	r2, [r7, #3]
 8003b66:	6879      	ldr	r1, [r7, #4]
 8003b68:	4613      	mov	r3, r2
 8003b6a:	011b      	lsls	r3, r3, #4
 8003b6c:	1a9b      	subs	r3, r3, r2
 8003b6e:	009b      	lsls	r3, r3, #2
 8003b70:	440b      	add	r3, r1
 8003b72:	334d      	adds	r3, #77	@ 0x4d
 8003b74:	2203      	movs	r2, #3
 8003b76:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	78fa      	ldrb	r2, [r7, #3]
 8003b7e:	4611      	mov	r1, r2
 8003b80:	4618      	mov	r0, r3
 8003b82:	f003 fc2e 	bl	80073e2 <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 8003b86:	78fa      	ldrb	r2, [r7, #3]
 8003b88:	6879      	ldr	r1, [r7, #4]
 8003b8a:	4613      	mov	r3, r2
 8003b8c:	011b      	lsls	r3, r3, #4
 8003b8e:	1a9b      	subs	r3, r3, r2
 8003b90:	009b      	lsls	r3, r3, #2
 8003b92:	440b      	add	r3, r1
 8003b94:	331a      	adds	r3, #26
 8003b96:	781b      	ldrb	r3, [r3, #0]
 8003b98:	2b01      	cmp	r3, #1
 8003b9a:	f040 8437 	bne.w	800440c <HCD_HC_OUT_IRQHandler+0x978>
 8003b9e:	78fa      	ldrb	r2, [r7, #3]
 8003ba0:	6879      	ldr	r1, [r7, #4]
 8003ba2:	4613      	mov	r3, r2
 8003ba4:	011b      	lsls	r3, r3, #4
 8003ba6:	1a9b      	subs	r3, r3, r2
 8003ba8:	009b      	lsls	r3, r3, #2
 8003baa:	440b      	add	r3, r1
 8003bac:	331b      	adds	r3, #27
 8003bae:	781b      	ldrb	r3, [r3, #0]
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	f040 842b 	bne.w	800440c <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 8003bb6:	78fa      	ldrb	r2, [r7, #3]
 8003bb8:	6879      	ldr	r1, [r7, #4]
 8003bba:	4613      	mov	r3, r2
 8003bbc:	011b      	lsls	r3, r3, #4
 8003bbe:	1a9b      	subs	r3, r3, r2
 8003bc0:	009b      	lsls	r3, r3, #2
 8003bc2:	440b      	add	r3, r1
 8003bc4:	3326      	adds	r3, #38	@ 0x26
 8003bc6:	781b      	ldrb	r3, [r3, #0]
 8003bc8:	2b01      	cmp	r3, #1
 8003bca:	d009      	beq.n	8003be0 <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 8003bcc:	78fa      	ldrb	r2, [r7, #3]
 8003bce:	6879      	ldr	r1, [r7, #4]
 8003bd0:	4613      	mov	r3, r2
 8003bd2:	011b      	lsls	r3, r3, #4
 8003bd4:	1a9b      	subs	r3, r3, r2
 8003bd6:	009b      	lsls	r3, r3, #2
 8003bd8:	440b      	add	r3, r1
 8003bda:	331b      	adds	r3, #27
 8003bdc:	2201      	movs	r2, #1
 8003bde:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 8003be0:	78fa      	ldrb	r2, [r7, #3]
 8003be2:	6879      	ldr	r1, [r7, #4]
 8003be4:	4613      	mov	r3, r2
 8003be6:	011b      	lsls	r3, r3, #4
 8003be8:	1a9b      	subs	r3, r3, r2
 8003bea:	009b      	lsls	r3, r3, #2
 8003bec:	440b      	add	r3, r1
 8003bee:	334d      	adds	r3, #77	@ 0x4d
 8003bf0:	2203      	movs	r2, #3
 8003bf2:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	78fa      	ldrb	r2, [r7, #3]
 8003bfa:	4611      	mov	r1, r2
 8003bfc:	4618      	mov	r0, r3
 8003bfe:	f003 fbf0 	bl	80073e2 <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 8003c02:	78fa      	ldrb	r2, [r7, #3]
 8003c04:	6879      	ldr	r1, [r7, #4]
 8003c06:	4613      	mov	r3, r2
 8003c08:	011b      	lsls	r3, r3, #4
 8003c0a:	1a9b      	subs	r3, r3, r2
 8003c0c:	009b      	lsls	r3, r3, #2
 8003c0e:	440b      	add	r3, r1
 8003c10:	3344      	adds	r3, #68	@ 0x44
 8003c12:	2200      	movs	r2, #0
 8003c14:	601a      	str	r2, [r3, #0]
 8003c16:	e3f9      	b.n	800440c <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	78fa      	ldrb	r2, [r7, #3]
 8003c1e:	4611      	mov	r1, r2
 8003c20:	4618      	mov	r0, r3
 8003c22:	f002 fe34 	bl	800688e <USB_ReadChInterrupts>
 8003c26:	4603      	mov	r3, r0
 8003c28:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003c2c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003c30:	d111      	bne.n	8003c56 <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8003c32:	78fb      	ldrb	r3, [r7, #3]
 8003c34:	015a      	lsls	r2, r3, #5
 8003c36:	693b      	ldr	r3, [r7, #16]
 8003c38:	4413      	add	r3, r2
 8003c3a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003c3e:	461a      	mov	r2, r3
 8003c40:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003c44:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	78fa      	ldrb	r2, [r7, #3]
 8003c4c:	4611      	mov	r1, r2
 8003c4e:	4618      	mov	r0, r3
 8003c50:	f003 fbc7 	bl	80073e2 <USB_HC_Halt>
 8003c54:	e3da      	b.n	800440c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	78fa      	ldrb	r2, [r7, #3]
 8003c5c:	4611      	mov	r1, r2
 8003c5e:	4618      	mov	r0, r3
 8003c60:	f002 fe15 	bl	800688e <USB_ReadChInterrupts>
 8003c64:	4603      	mov	r3, r0
 8003c66:	f003 0301 	and.w	r3, r3, #1
 8003c6a:	2b01      	cmp	r3, #1
 8003c6c:	d168      	bne.n	8003d40 <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8003c6e:	78fa      	ldrb	r2, [r7, #3]
 8003c70:	6879      	ldr	r1, [r7, #4]
 8003c72:	4613      	mov	r3, r2
 8003c74:	011b      	lsls	r3, r3, #4
 8003c76:	1a9b      	subs	r3, r3, r2
 8003c78:	009b      	lsls	r3, r3, #2
 8003c7a:	440b      	add	r3, r1
 8003c7c:	3344      	adds	r3, #68	@ 0x44
 8003c7e:	2200      	movs	r2, #0
 8003c80:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	78fa      	ldrb	r2, [r7, #3]
 8003c88:	4611      	mov	r1, r2
 8003c8a:	4618      	mov	r0, r3
 8003c8c:	f002 fdff 	bl	800688e <USB_ReadChInterrupts>
 8003c90:	4603      	mov	r3, r0
 8003c92:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c96:	2b40      	cmp	r3, #64	@ 0x40
 8003c98:	d112      	bne.n	8003cc0 <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8003c9a:	78fa      	ldrb	r2, [r7, #3]
 8003c9c:	6879      	ldr	r1, [r7, #4]
 8003c9e:	4613      	mov	r3, r2
 8003ca0:	011b      	lsls	r3, r3, #4
 8003ca2:	1a9b      	subs	r3, r3, r2
 8003ca4:	009b      	lsls	r3, r3, #2
 8003ca6:	440b      	add	r3, r1
 8003ca8:	3319      	adds	r3, #25
 8003caa:	2201      	movs	r2, #1
 8003cac:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8003cae:	78fb      	ldrb	r3, [r7, #3]
 8003cb0:	015a      	lsls	r2, r3, #5
 8003cb2:	693b      	ldr	r3, [r7, #16]
 8003cb4:	4413      	add	r3, r2
 8003cb6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003cba:	461a      	mov	r2, r3
 8003cbc:	2340      	movs	r3, #64	@ 0x40
 8003cbe:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 8003cc0:	78fa      	ldrb	r2, [r7, #3]
 8003cc2:	6879      	ldr	r1, [r7, #4]
 8003cc4:	4613      	mov	r3, r2
 8003cc6:	011b      	lsls	r3, r3, #4
 8003cc8:	1a9b      	subs	r3, r3, r2
 8003cca:	009b      	lsls	r3, r3, #2
 8003ccc:	440b      	add	r3, r1
 8003cce:	331b      	adds	r3, #27
 8003cd0:	781b      	ldrb	r3, [r3, #0]
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d019      	beq.n	8003d0a <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8003cd6:	78fa      	ldrb	r2, [r7, #3]
 8003cd8:	6879      	ldr	r1, [r7, #4]
 8003cda:	4613      	mov	r3, r2
 8003cdc:	011b      	lsls	r3, r3, #4
 8003cde:	1a9b      	subs	r3, r3, r2
 8003ce0:	009b      	lsls	r3, r3, #2
 8003ce2:	440b      	add	r3, r1
 8003ce4:	331b      	adds	r3, #27
 8003ce6:	2200      	movs	r2, #0
 8003ce8:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003cea:	78fb      	ldrb	r3, [r7, #3]
 8003cec:	015a      	lsls	r2, r3, #5
 8003cee:	693b      	ldr	r3, [r7, #16]
 8003cf0:	4413      	add	r3, r2
 8003cf2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003cf6:	685b      	ldr	r3, [r3, #4]
 8003cf8:	78fa      	ldrb	r2, [r7, #3]
 8003cfa:	0151      	lsls	r1, r2, #5
 8003cfc:	693a      	ldr	r2, [r7, #16]
 8003cfe:	440a      	add	r2, r1
 8003d00:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003d04:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003d08:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8003d0a:	78fb      	ldrb	r3, [r7, #3]
 8003d0c:	015a      	lsls	r2, r3, #5
 8003d0e:	693b      	ldr	r3, [r7, #16]
 8003d10:	4413      	add	r3, r2
 8003d12:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003d16:	461a      	mov	r2, r3
 8003d18:	2301      	movs	r3, #1
 8003d1a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8003d1c:	78fa      	ldrb	r2, [r7, #3]
 8003d1e:	6879      	ldr	r1, [r7, #4]
 8003d20:	4613      	mov	r3, r2
 8003d22:	011b      	lsls	r3, r3, #4
 8003d24:	1a9b      	subs	r3, r3, r2
 8003d26:	009b      	lsls	r3, r3, #2
 8003d28:	440b      	add	r3, r1
 8003d2a:	334d      	adds	r3, #77	@ 0x4d
 8003d2c:	2201      	movs	r2, #1
 8003d2e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	78fa      	ldrb	r2, [r7, #3]
 8003d36:	4611      	mov	r1, r2
 8003d38:	4618      	mov	r0, r3
 8003d3a:	f003 fb52 	bl	80073e2 <USB_HC_Halt>
 8003d3e:	e365      	b.n	800440c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	78fa      	ldrb	r2, [r7, #3]
 8003d46:	4611      	mov	r1, r2
 8003d48:	4618      	mov	r0, r3
 8003d4a:	f002 fda0 	bl	800688e <USB_ReadChInterrupts>
 8003d4e:	4603      	mov	r3, r0
 8003d50:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d54:	2b40      	cmp	r3, #64	@ 0x40
 8003d56:	d139      	bne.n	8003dcc <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 8003d58:	78fa      	ldrb	r2, [r7, #3]
 8003d5a:	6879      	ldr	r1, [r7, #4]
 8003d5c:	4613      	mov	r3, r2
 8003d5e:	011b      	lsls	r3, r3, #4
 8003d60:	1a9b      	subs	r3, r3, r2
 8003d62:	009b      	lsls	r3, r3, #2
 8003d64:	440b      	add	r3, r1
 8003d66:	334d      	adds	r3, #77	@ 0x4d
 8003d68:	2205      	movs	r2, #5
 8003d6a:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8003d6c:	78fa      	ldrb	r2, [r7, #3]
 8003d6e:	6879      	ldr	r1, [r7, #4]
 8003d70:	4613      	mov	r3, r2
 8003d72:	011b      	lsls	r3, r3, #4
 8003d74:	1a9b      	subs	r3, r3, r2
 8003d76:	009b      	lsls	r3, r3, #2
 8003d78:	440b      	add	r3, r1
 8003d7a:	331a      	adds	r3, #26
 8003d7c:	781b      	ldrb	r3, [r3, #0]
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d109      	bne.n	8003d96 <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8003d82:	78fa      	ldrb	r2, [r7, #3]
 8003d84:	6879      	ldr	r1, [r7, #4]
 8003d86:	4613      	mov	r3, r2
 8003d88:	011b      	lsls	r3, r3, #4
 8003d8a:	1a9b      	subs	r3, r3, r2
 8003d8c:	009b      	lsls	r3, r3, #2
 8003d8e:	440b      	add	r3, r1
 8003d90:	3319      	adds	r3, #25
 8003d92:	2201      	movs	r2, #1
 8003d94:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 8003d96:	78fa      	ldrb	r2, [r7, #3]
 8003d98:	6879      	ldr	r1, [r7, #4]
 8003d9a:	4613      	mov	r3, r2
 8003d9c:	011b      	lsls	r3, r3, #4
 8003d9e:	1a9b      	subs	r3, r3, r2
 8003da0:	009b      	lsls	r3, r3, #2
 8003da2:	440b      	add	r3, r1
 8003da4:	3344      	adds	r3, #68	@ 0x44
 8003da6:	2200      	movs	r2, #0
 8003da8:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	78fa      	ldrb	r2, [r7, #3]
 8003db0:	4611      	mov	r1, r2
 8003db2:	4618      	mov	r0, r3
 8003db4:	f003 fb15 	bl	80073e2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8003db8:	78fb      	ldrb	r3, [r7, #3]
 8003dba:	015a      	lsls	r2, r3, #5
 8003dbc:	693b      	ldr	r3, [r7, #16]
 8003dbe:	4413      	add	r3, r2
 8003dc0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003dc4:	461a      	mov	r2, r3
 8003dc6:	2340      	movs	r3, #64	@ 0x40
 8003dc8:	6093      	str	r3, [r2, #8]
 8003dca:	e31f      	b.n	800440c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	78fa      	ldrb	r2, [r7, #3]
 8003dd2:	4611      	mov	r1, r2
 8003dd4:	4618      	mov	r0, r3
 8003dd6:	f002 fd5a 	bl	800688e <USB_ReadChInterrupts>
 8003dda:	4603      	mov	r3, r0
 8003ddc:	f003 0308 	and.w	r3, r3, #8
 8003de0:	2b08      	cmp	r3, #8
 8003de2:	d11a      	bne.n	8003e1a <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8003de4:	78fb      	ldrb	r3, [r7, #3]
 8003de6:	015a      	lsls	r2, r3, #5
 8003de8:	693b      	ldr	r3, [r7, #16]
 8003dea:	4413      	add	r3, r2
 8003dec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003df0:	461a      	mov	r2, r3
 8003df2:	2308      	movs	r3, #8
 8003df4:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8003df6:	78fa      	ldrb	r2, [r7, #3]
 8003df8:	6879      	ldr	r1, [r7, #4]
 8003dfa:	4613      	mov	r3, r2
 8003dfc:	011b      	lsls	r3, r3, #4
 8003dfe:	1a9b      	subs	r3, r3, r2
 8003e00:	009b      	lsls	r3, r3, #2
 8003e02:	440b      	add	r3, r1
 8003e04:	334d      	adds	r3, #77	@ 0x4d
 8003e06:	2206      	movs	r2, #6
 8003e08:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	78fa      	ldrb	r2, [r7, #3]
 8003e10:	4611      	mov	r1, r2
 8003e12:	4618      	mov	r0, r3
 8003e14:	f003 fae5 	bl	80073e2 <USB_HC_Halt>
 8003e18:	e2f8      	b.n	800440c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	78fa      	ldrb	r2, [r7, #3]
 8003e20:	4611      	mov	r1, r2
 8003e22:	4618      	mov	r0, r3
 8003e24:	f002 fd33 	bl	800688e <USB_ReadChInterrupts>
 8003e28:	4603      	mov	r3, r0
 8003e2a:	f003 0310 	and.w	r3, r3, #16
 8003e2e:	2b10      	cmp	r3, #16
 8003e30:	d144      	bne.n	8003ebc <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8003e32:	78fa      	ldrb	r2, [r7, #3]
 8003e34:	6879      	ldr	r1, [r7, #4]
 8003e36:	4613      	mov	r3, r2
 8003e38:	011b      	lsls	r3, r3, #4
 8003e3a:	1a9b      	subs	r3, r3, r2
 8003e3c:	009b      	lsls	r3, r3, #2
 8003e3e:	440b      	add	r3, r1
 8003e40:	3344      	adds	r3, #68	@ 0x44
 8003e42:	2200      	movs	r2, #0
 8003e44:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 8003e46:	78fa      	ldrb	r2, [r7, #3]
 8003e48:	6879      	ldr	r1, [r7, #4]
 8003e4a:	4613      	mov	r3, r2
 8003e4c:	011b      	lsls	r3, r3, #4
 8003e4e:	1a9b      	subs	r3, r3, r2
 8003e50:	009b      	lsls	r3, r3, #2
 8003e52:	440b      	add	r3, r1
 8003e54:	334d      	adds	r3, #77	@ 0x4d
 8003e56:	2204      	movs	r2, #4
 8003e58:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 8003e5a:	78fa      	ldrb	r2, [r7, #3]
 8003e5c:	6879      	ldr	r1, [r7, #4]
 8003e5e:	4613      	mov	r3, r2
 8003e60:	011b      	lsls	r3, r3, #4
 8003e62:	1a9b      	subs	r3, r3, r2
 8003e64:	009b      	lsls	r3, r3, #2
 8003e66:	440b      	add	r3, r1
 8003e68:	3319      	adds	r3, #25
 8003e6a:	781b      	ldrb	r3, [r3, #0]
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d114      	bne.n	8003e9a <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 8003e70:	78fa      	ldrb	r2, [r7, #3]
 8003e72:	6879      	ldr	r1, [r7, #4]
 8003e74:	4613      	mov	r3, r2
 8003e76:	011b      	lsls	r3, r3, #4
 8003e78:	1a9b      	subs	r3, r3, r2
 8003e7a:	009b      	lsls	r3, r3, #2
 8003e7c:	440b      	add	r3, r1
 8003e7e:	3318      	adds	r3, #24
 8003e80:	781b      	ldrb	r3, [r3, #0]
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d109      	bne.n	8003e9a <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 8003e86:	78fa      	ldrb	r2, [r7, #3]
 8003e88:	6879      	ldr	r1, [r7, #4]
 8003e8a:	4613      	mov	r3, r2
 8003e8c:	011b      	lsls	r3, r3, #4
 8003e8e:	1a9b      	subs	r3, r3, r2
 8003e90:	009b      	lsls	r3, r3, #2
 8003e92:	440b      	add	r3, r1
 8003e94:	3319      	adds	r3, #25
 8003e96:	2201      	movs	r2, #1
 8003e98:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	78fa      	ldrb	r2, [r7, #3]
 8003ea0:	4611      	mov	r1, r2
 8003ea2:	4618      	mov	r0, r3
 8003ea4:	f003 fa9d 	bl	80073e2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8003ea8:	78fb      	ldrb	r3, [r7, #3]
 8003eaa:	015a      	lsls	r2, r3, #5
 8003eac:	693b      	ldr	r3, [r7, #16]
 8003eae:	4413      	add	r3, r2
 8003eb0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003eb4:	461a      	mov	r2, r3
 8003eb6:	2310      	movs	r3, #16
 8003eb8:	6093      	str	r3, [r2, #8]
 8003eba:	e2a7      	b.n	800440c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	78fa      	ldrb	r2, [r7, #3]
 8003ec2:	4611      	mov	r1, r2
 8003ec4:	4618      	mov	r0, r3
 8003ec6:	f002 fce2 	bl	800688e <USB_ReadChInterrupts>
 8003eca:	4603      	mov	r3, r0
 8003ecc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ed0:	2b80      	cmp	r3, #128	@ 0x80
 8003ed2:	f040 8083 	bne.w	8003fdc <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	799b      	ldrb	r3, [r3, #6]
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d111      	bne.n	8003f02 <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 8003ede:	78fa      	ldrb	r2, [r7, #3]
 8003ee0:	6879      	ldr	r1, [r7, #4]
 8003ee2:	4613      	mov	r3, r2
 8003ee4:	011b      	lsls	r3, r3, #4
 8003ee6:	1a9b      	subs	r3, r3, r2
 8003ee8:	009b      	lsls	r3, r3, #2
 8003eea:	440b      	add	r3, r1
 8003eec:	334d      	adds	r3, #77	@ 0x4d
 8003eee:	2207      	movs	r2, #7
 8003ef0:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	78fa      	ldrb	r2, [r7, #3]
 8003ef8:	4611      	mov	r1, r2
 8003efa:	4618      	mov	r0, r3
 8003efc:	f003 fa71 	bl	80073e2 <USB_HC_Halt>
 8003f00:	e062      	b.n	8003fc8 <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 8003f02:	78fa      	ldrb	r2, [r7, #3]
 8003f04:	6879      	ldr	r1, [r7, #4]
 8003f06:	4613      	mov	r3, r2
 8003f08:	011b      	lsls	r3, r3, #4
 8003f0a:	1a9b      	subs	r3, r3, r2
 8003f0c:	009b      	lsls	r3, r3, #2
 8003f0e:	440b      	add	r3, r1
 8003f10:	3344      	adds	r3, #68	@ 0x44
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	1c59      	adds	r1, r3, #1
 8003f16:	6878      	ldr	r0, [r7, #4]
 8003f18:	4613      	mov	r3, r2
 8003f1a:	011b      	lsls	r3, r3, #4
 8003f1c:	1a9b      	subs	r3, r3, r2
 8003f1e:	009b      	lsls	r3, r3, #2
 8003f20:	4403      	add	r3, r0
 8003f22:	3344      	adds	r3, #68	@ 0x44
 8003f24:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003f26:	78fa      	ldrb	r2, [r7, #3]
 8003f28:	6879      	ldr	r1, [r7, #4]
 8003f2a:	4613      	mov	r3, r2
 8003f2c:	011b      	lsls	r3, r3, #4
 8003f2e:	1a9b      	subs	r3, r3, r2
 8003f30:	009b      	lsls	r3, r3, #2
 8003f32:	440b      	add	r3, r1
 8003f34:	3344      	adds	r3, #68	@ 0x44
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	2b02      	cmp	r3, #2
 8003f3a:	d922      	bls.n	8003f82 <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8003f3c:	78fa      	ldrb	r2, [r7, #3]
 8003f3e:	6879      	ldr	r1, [r7, #4]
 8003f40:	4613      	mov	r3, r2
 8003f42:	011b      	lsls	r3, r3, #4
 8003f44:	1a9b      	subs	r3, r3, r2
 8003f46:	009b      	lsls	r3, r3, #2
 8003f48:	440b      	add	r3, r1
 8003f4a:	3344      	adds	r3, #68	@ 0x44
 8003f4c:	2200      	movs	r2, #0
 8003f4e:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8003f50:	78fa      	ldrb	r2, [r7, #3]
 8003f52:	6879      	ldr	r1, [r7, #4]
 8003f54:	4613      	mov	r3, r2
 8003f56:	011b      	lsls	r3, r3, #4
 8003f58:	1a9b      	subs	r3, r3, r2
 8003f5a:	009b      	lsls	r3, r3, #2
 8003f5c:	440b      	add	r3, r1
 8003f5e:	334c      	adds	r3, #76	@ 0x4c
 8003f60:	2204      	movs	r2, #4
 8003f62:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8003f64:	78fa      	ldrb	r2, [r7, #3]
 8003f66:	6879      	ldr	r1, [r7, #4]
 8003f68:	4613      	mov	r3, r2
 8003f6a:	011b      	lsls	r3, r3, #4
 8003f6c:	1a9b      	subs	r3, r3, r2
 8003f6e:	009b      	lsls	r3, r3, #2
 8003f70:	440b      	add	r3, r1
 8003f72:	334c      	adds	r3, #76	@ 0x4c
 8003f74:	781a      	ldrb	r2, [r3, #0]
 8003f76:	78fb      	ldrb	r3, [r7, #3]
 8003f78:	4619      	mov	r1, r3
 8003f7a:	6878      	ldr	r0, [r7, #4]
 8003f7c:	f005 fd90 	bl	8009aa0 <HAL_HCD_HC_NotifyURBChange_Callback>
 8003f80:	e022      	b.n	8003fc8 <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003f82:	78fa      	ldrb	r2, [r7, #3]
 8003f84:	6879      	ldr	r1, [r7, #4]
 8003f86:	4613      	mov	r3, r2
 8003f88:	011b      	lsls	r3, r3, #4
 8003f8a:	1a9b      	subs	r3, r3, r2
 8003f8c:	009b      	lsls	r3, r3, #2
 8003f8e:	440b      	add	r3, r1
 8003f90:	334c      	adds	r3, #76	@ 0x4c
 8003f92:	2202      	movs	r2, #2
 8003f94:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8003f96:	78fb      	ldrb	r3, [r7, #3]
 8003f98:	015a      	lsls	r2, r3, #5
 8003f9a:	693b      	ldr	r3, [r7, #16]
 8003f9c:	4413      	add	r3, r2
 8003f9e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003fac:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003fb4:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8003fb6:	78fb      	ldrb	r3, [r7, #3]
 8003fb8:	015a      	lsls	r2, r3, #5
 8003fba:	693b      	ldr	r3, [r7, #16]
 8003fbc:	4413      	add	r3, r2
 8003fbe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003fc2:	461a      	mov	r2, r3
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8003fc8:	78fb      	ldrb	r3, [r7, #3]
 8003fca:	015a      	lsls	r2, r3, #5
 8003fcc:	693b      	ldr	r3, [r7, #16]
 8003fce:	4413      	add	r3, r2
 8003fd0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003fd4:	461a      	mov	r2, r3
 8003fd6:	2380      	movs	r3, #128	@ 0x80
 8003fd8:	6093      	str	r3, [r2, #8]
 8003fda:	e217      	b.n	800440c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	78fa      	ldrb	r2, [r7, #3]
 8003fe2:	4611      	mov	r1, r2
 8003fe4:	4618      	mov	r0, r3
 8003fe6:	f002 fc52 	bl	800688e <USB_ReadChInterrupts>
 8003fea:	4603      	mov	r3, r0
 8003fec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ff0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003ff4:	d11b      	bne.n	800402e <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8003ff6:	78fa      	ldrb	r2, [r7, #3]
 8003ff8:	6879      	ldr	r1, [r7, #4]
 8003ffa:	4613      	mov	r3, r2
 8003ffc:	011b      	lsls	r3, r3, #4
 8003ffe:	1a9b      	subs	r3, r3, r2
 8004000:	009b      	lsls	r3, r3, #2
 8004002:	440b      	add	r3, r1
 8004004:	334d      	adds	r3, #77	@ 0x4d
 8004006:	2209      	movs	r2, #9
 8004008:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	78fa      	ldrb	r2, [r7, #3]
 8004010:	4611      	mov	r1, r2
 8004012:	4618      	mov	r0, r3
 8004014:	f003 f9e5 	bl	80073e2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8004018:	78fb      	ldrb	r3, [r7, #3]
 800401a:	015a      	lsls	r2, r3, #5
 800401c:	693b      	ldr	r3, [r7, #16]
 800401e:	4413      	add	r3, r2
 8004020:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004024:	461a      	mov	r2, r3
 8004026:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800402a:	6093      	str	r3, [r2, #8]
 800402c:	e1ee      	b.n	800440c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	78fa      	ldrb	r2, [r7, #3]
 8004034:	4611      	mov	r1, r2
 8004036:	4618      	mov	r0, r3
 8004038:	f002 fc29 	bl	800688e <USB_ReadChInterrupts>
 800403c:	4603      	mov	r3, r0
 800403e:	f003 0302 	and.w	r3, r3, #2
 8004042:	2b02      	cmp	r3, #2
 8004044:	f040 81df 	bne.w	8004406 <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8004048:	78fb      	ldrb	r3, [r7, #3]
 800404a:	015a      	lsls	r2, r3, #5
 800404c:	693b      	ldr	r3, [r7, #16]
 800404e:	4413      	add	r3, r2
 8004050:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004054:	461a      	mov	r2, r3
 8004056:	2302      	movs	r3, #2
 8004058:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 800405a:	78fa      	ldrb	r2, [r7, #3]
 800405c:	6879      	ldr	r1, [r7, #4]
 800405e:	4613      	mov	r3, r2
 8004060:	011b      	lsls	r3, r3, #4
 8004062:	1a9b      	subs	r3, r3, r2
 8004064:	009b      	lsls	r3, r3, #2
 8004066:	440b      	add	r3, r1
 8004068:	334d      	adds	r3, #77	@ 0x4d
 800406a:	781b      	ldrb	r3, [r3, #0]
 800406c:	2b01      	cmp	r3, #1
 800406e:	f040 8093 	bne.w	8004198 <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004072:	78fa      	ldrb	r2, [r7, #3]
 8004074:	6879      	ldr	r1, [r7, #4]
 8004076:	4613      	mov	r3, r2
 8004078:	011b      	lsls	r3, r3, #4
 800407a:	1a9b      	subs	r3, r3, r2
 800407c:	009b      	lsls	r3, r3, #2
 800407e:	440b      	add	r3, r1
 8004080:	334d      	adds	r3, #77	@ 0x4d
 8004082:	2202      	movs	r2, #2
 8004084:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8004086:	78fa      	ldrb	r2, [r7, #3]
 8004088:	6879      	ldr	r1, [r7, #4]
 800408a:	4613      	mov	r3, r2
 800408c:	011b      	lsls	r3, r3, #4
 800408e:	1a9b      	subs	r3, r3, r2
 8004090:	009b      	lsls	r3, r3, #2
 8004092:	440b      	add	r3, r1
 8004094:	334c      	adds	r3, #76	@ 0x4c
 8004096:	2201      	movs	r2, #1
 8004098:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 800409a:	78fa      	ldrb	r2, [r7, #3]
 800409c:	6879      	ldr	r1, [r7, #4]
 800409e:	4613      	mov	r3, r2
 80040a0:	011b      	lsls	r3, r3, #4
 80040a2:	1a9b      	subs	r3, r3, r2
 80040a4:	009b      	lsls	r3, r3, #2
 80040a6:	440b      	add	r3, r1
 80040a8:	3326      	adds	r3, #38	@ 0x26
 80040aa:	781b      	ldrb	r3, [r3, #0]
 80040ac:	2b02      	cmp	r3, #2
 80040ae:	d00b      	beq.n	80040c8 <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 80040b0:	78fa      	ldrb	r2, [r7, #3]
 80040b2:	6879      	ldr	r1, [r7, #4]
 80040b4:	4613      	mov	r3, r2
 80040b6:	011b      	lsls	r3, r3, #4
 80040b8:	1a9b      	subs	r3, r3, r2
 80040ba:	009b      	lsls	r3, r3, #2
 80040bc:	440b      	add	r3, r1
 80040be:	3326      	adds	r3, #38	@ 0x26
 80040c0:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 80040c2:	2b03      	cmp	r3, #3
 80040c4:	f040 8190 	bne.w	80043e8 <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	799b      	ldrb	r3, [r3, #6]
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d115      	bne.n	80040fc <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 80040d0:	78fa      	ldrb	r2, [r7, #3]
 80040d2:	6879      	ldr	r1, [r7, #4]
 80040d4:	4613      	mov	r3, r2
 80040d6:	011b      	lsls	r3, r3, #4
 80040d8:	1a9b      	subs	r3, r3, r2
 80040da:	009b      	lsls	r3, r3, #2
 80040dc:	440b      	add	r3, r1
 80040de:	333d      	adds	r3, #61	@ 0x3d
 80040e0:	781b      	ldrb	r3, [r3, #0]
 80040e2:	78fa      	ldrb	r2, [r7, #3]
 80040e4:	f083 0301 	eor.w	r3, r3, #1
 80040e8:	b2d8      	uxtb	r0, r3
 80040ea:	6879      	ldr	r1, [r7, #4]
 80040ec:	4613      	mov	r3, r2
 80040ee:	011b      	lsls	r3, r3, #4
 80040f0:	1a9b      	subs	r3, r3, r2
 80040f2:	009b      	lsls	r3, r3, #2
 80040f4:	440b      	add	r3, r1
 80040f6:	333d      	adds	r3, #61	@ 0x3d
 80040f8:	4602      	mov	r2, r0
 80040fa:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	799b      	ldrb	r3, [r3, #6]
 8004100:	2b01      	cmp	r3, #1
 8004102:	f040 8171 	bne.w	80043e8 <HCD_HC_OUT_IRQHandler+0x954>
 8004106:	78fa      	ldrb	r2, [r7, #3]
 8004108:	6879      	ldr	r1, [r7, #4]
 800410a:	4613      	mov	r3, r2
 800410c:	011b      	lsls	r3, r3, #4
 800410e:	1a9b      	subs	r3, r3, r2
 8004110:	009b      	lsls	r3, r3, #2
 8004112:	440b      	add	r3, r1
 8004114:	3334      	adds	r3, #52	@ 0x34
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	2b00      	cmp	r3, #0
 800411a:	f000 8165 	beq.w	80043e8 <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 800411e:	78fa      	ldrb	r2, [r7, #3]
 8004120:	6879      	ldr	r1, [r7, #4]
 8004122:	4613      	mov	r3, r2
 8004124:	011b      	lsls	r3, r3, #4
 8004126:	1a9b      	subs	r3, r3, r2
 8004128:	009b      	lsls	r3, r3, #2
 800412a:	440b      	add	r3, r1
 800412c:	3334      	adds	r3, #52	@ 0x34
 800412e:	6819      	ldr	r1, [r3, #0]
 8004130:	78fa      	ldrb	r2, [r7, #3]
 8004132:	6878      	ldr	r0, [r7, #4]
 8004134:	4613      	mov	r3, r2
 8004136:	011b      	lsls	r3, r3, #4
 8004138:	1a9b      	subs	r3, r3, r2
 800413a:	009b      	lsls	r3, r3, #2
 800413c:	4403      	add	r3, r0
 800413e:	3328      	adds	r3, #40	@ 0x28
 8004140:	881b      	ldrh	r3, [r3, #0]
 8004142:	440b      	add	r3, r1
 8004144:	1e59      	subs	r1, r3, #1
 8004146:	78fa      	ldrb	r2, [r7, #3]
 8004148:	6878      	ldr	r0, [r7, #4]
 800414a:	4613      	mov	r3, r2
 800414c:	011b      	lsls	r3, r3, #4
 800414e:	1a9b      	subs	r3, r3, r2
 8004150:	009b      	lsls	r3, r3, #2
 8004152:	4403      	add	r3, r0
 8004154:	3328      	adds	r3, #40	@ 0x28
 8004156:	881b      	ldrh	r3, [r3, #0]
 8004158:	fbb1 f3f3 	udiv	r3, r1, r3
 800415c:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 800415e:	68bb      	ldr	r3, [r7, #8]
 8004160:	f003 0301 	and.w	r3, r3, #1
 8004164:	2b00      	cmp	r3, #0
 8004166:	f000 813f 	beq.w	80043e8 <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 800416a:	78fa      	ldrb	r2, [r7, #3]
 800416c:	6879      	ldr	r1, [r7, #4]
 800416e:	4613      	mov	r3, r2
 8004170:	011b      	lsls	r3, r3, #4
 8004172:	1a9b      	subs	r3, r3, r2
 8004174:	009b      	lsls	r3, r3, #2
 8004176:	440b      	add	r3, r1
 8004178:	333d      	adds	r3, #61	@ 0x3d
 800417a:	781b      	ldrb	r3, [r3, #0]
 800417c:	78fa      	ldrb	r2, [r7, #3]
 800417e:	f083 0301 	eor.w	r3, r3, #1
 8004182:	b2d8      	uxtb	r0, r3
 8004184:	6879      	ldr	r1, [r7, #4]
 8004186:	4613      	mov	r3, r2
 8004188:	011b      	lsls	r3, r3, #4
 800418a:	1a9b      	subs	r3, r3, r2
 800418c:	009b      	lsls	r3, r3, #2
 800418e:	440b      	add	r3, r1
 8004190:	333d      	adds	r3, #61	@ 0x3d
 8004192:	4602      	mov	r2, r0
 8004194:	701a      	strb	r2, [r3, #0]
 8004196:	e127      	b.n	80043e8 <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8004198:	78fa      	ldrb	r2, [r7, #3]
 800419a:	6879      	ldr	r1, [r7, #4]
 800419c:	4613      	mov	r3, r2
 800419e:	011b      	lsls	r3, r3, #4
 80041a0:	1a9b      	subs	r3, r3, r2
 80041a2:	009b      	lsls	r3, r3, #2
 80041a4:	440b      	add	r3, r1
 80041a6:	334d      	adds	r3, #77	@ 0x4d
 80041a8:	781b      	ldrb	r3, [r3, #0]
 80041aa:	2b03      	cmp	r3, #3
 80041ac:	d120      	bne.n	80041f0 <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80041ae:	78fa      	ldrb	r2, [r7, #3]
 80041b0:	6879      	ldr	r1, [r7, #4]
 80041b2:	4613      	mov	r3, r2
 80041b4:	011b      	lsls	r3, r3, #4
 80041b6:	1a9b      	subs	r3, r3, r2
 80041b8:	009b      	lsls	r3, r3, #2
 80041ba:	440b      	add	r3, r1
 80041bc:	334d      	adds	r3, #77	@ 0x4d
 80041be:	2202      	movs	r2, #2
 80041c0:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80041c2:	78fa      	ldrb	r2, [r7, #3]
 80041c4:	6879      	ldr	r1, [r7, #4]
 80041c6:	4613      	mov	r3, r2
 80041c8:	011b      	lsls	r3, r3, #4
 80041ca:	1a9b      	subs	r3, r3, r2
 80041cc:	009b      	lsls	r3, r3, #2
 80041ce:	440b      	add	r3, r1
 80041d0:	331b      	adds	r3, #27
 80041d2:	781b      	ldrb	r3, [r3, #0]
 80041d4:	2b01      	cmp	r3, #1
 80041d6:	f040 8107 	bne.w	80043e8 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80041da:	78fa      	ldrb	r2, [r7, #3]
 80041dc:	6879      	ldr	r1, [r7, #4]
 80041de:	4613      	mov	r3, r2
 80041e0:	011b      	lsls	r3, r3, #4
 80041e2:	1a9b      	subs	r3, r3, r2
 80041e4:	009b      	lsls	r3, r3, #2
 80041e6:	440b      	add	r3, r1
 80041e8:	334c      	adds	r3, #76	@ 0x4c
 80041ea:	2202      	movs	r2, #2
 80041ec:	701a      	strb	r2, [r3, #0]
 80041ee:	e0fb      	b.n	80043e8 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 80041f0:	78fa      	ldrb	r2, [r7, #3]
 80041f2:	6879      	ldr	r1, [r7, #4]
 80041f4:	4613      	mov	r3, r2
 80041f6:	011b      	lsls	r3, r3, #4
 80041f8:	1a9b      	subs	r3, r3, r2
 80041fa:	009b      	lsls	r3, r3, #2
 80041fc:	440b      	add	r3, r1
 80041fe:	334d      	adds	r3, #77	@ 0x4d
 8004200:	781b      	ldrb	r3, [r3, #0]
 8004202:	2b04      	cmp	r3, #4
 8004204:	d13a      	bne.n	800427c <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004206:	78fa      	ldrb	r2, [r7, #3]
 8004208:	6879      	ldr	r1, [r7, #4]
 800420a:	4613      	mov	r3, r2
 800420c:	011b      	lsls	r3, r3, #4
 800420e:	1a9b      	subs	r3, r3, r2
 8004210:	009b      	lsls	r3, r3, #2
 8004212:	440b      	add	r3, r1
 8004214:	334d      	adds	r3, #77	@ 0x4d
 8004216:	2202      	movs	r2, #2
 8004218:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800421a:	78fa      	ldrb	r2, [r7, #3]
 800421c:	6879      	ldr	r1, [r7, #4]
 800421e:	4613      	mov	r3, r2
 8004220:	011b      	lsls	r3, r3, #4
 8004222:	1a9b      	subs	r3, r3, r2
 8004224:	009b      	lsls	r3, r3, #2
 8004226:	440b      	add	r3, r1
 8004228:	334c      	adds	r3, #76	@ 0x4c
 800422a:	2202      	movs	r2, #2
 800422c:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 800422e:	78fa      	ldrb	r2, [r7, #3]
 8004230:	6879      	ldr	r1, [r7, #4]
 8004232:	4613      	mov	r3, r2
 8004234:	011b      	lsls	r3, r3, #4
 8004236:	1a9b      	subs	r3, r3, r2
 8004238:	009b      	lsls	r3, r3, #2
 800423a:	440b      	add	r3, r1
 800423c:	331b      	adds	r3, #27
 800423e:	781b      	ldrb	r3, [r3, #0]
 8004240:	2b01      	cmp	r3, #1
 8004242:	f040 80d1 	bne.w	80043e8 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 8004246:	78fa      	ldrb	r2, [r7, #3]
 8004248:	6879      	ldr	r1, [r7, #4]
 800424a:	4613      	mov	r3, r2
 800424c:	011b      	lsls	r3, r3, #4
 800424e:	1a9b      	subs	r3, r3, r2
 8004250:	009b      	lsls	r3, r3, #2
 8004252:	440b      	add	r3, r1
 8004254:	331b      	adds	r3, #27
 8004256:	2200      	movs	r2, #0
 8004258:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800425a:	78fb      	ldrb	r3, [r7, #3]
 800425c:	015a      	lsls	r2, r3, #5
 800425e:	693b      	ldr	r3, [r7, #16]
 8004260:	4413      	add	r3, r2
 8004262:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004266:	685b      	ldr	r3, [r3, #4]
 8004268:	78fa      	ldrb	r2, [r7, #3]
 800426a:	0151      	lsls	r1, r2, #5
 800426c:	693a      	ldr	r2, [r7, #16]
 800426e:	440a      	add	r2, r1
 8004270:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004274:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004278:	6053      	str	r3, [r2, #4]
 800427a:	e0b5      	b.n	80043e8 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 800427c:	78fa      	ldrb	r2, [r7, #3]
 800427e:	6879      	ldr	r1, [r7, #4]
 8004280:	4613      	mov	r3, r2
 8004282:	011b      	lsls	r3, r3, #4
 8004284:	1a9b      	subs	r3, r3, r2
 8004286:	009b      	lsls	r3, r3, #2
 8004288:	440b      	add	r3, r1
 800428a:	334d      	adds	r3, #77	@ 0x4d
 800428c:	781b      	ldrb	r3, [r3, #0]
 800428e:	2b05      	cmp	r3, #5
 8004290:	d114      	bne.n	80042bc <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004292:	78fa      	ldrb	r2, [r7, #3]
 8004294:	6879      	ldr	r1, [r7, #4]
 8004296:	4613      	mov	r3, r2
 8004298:	011b      	lsls	r3, r3, #4
 800429a:	1a9b      	subs	r3, r3, r2
 800429c:	009b      	lsls	r3, r3, #2
 800429e:	440b      	add	r3, r1
 80042a0:	334d      	adds	r3, #77	@ 0x4d
 80042a2:	2202      	movs	r2, #2
 80042a4:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 80042a6:	78fa      	ldrb	r2, [r7, #3]
 80042a8:	6879      	ldr	r1, [r7, #4]
 80042aa:	4613      	mov	r3, r2
 80042ac:	011b      	lsls	r3, r3, #4
 80042ae:	1a9b      	subs	r3, r3, r2
 80042b0:	009b      	lsls	r3, r3, #2
 80042b2:	440b      	add	r3, r1
 80042b4:	334c      	adds	r3, #76	@ 0x4c
 80042b6:	2202      	movs	r2, #2
 80042b8:	701a      	strb	r2, [r3, #0]
 80042ba:	e095      	b.n	80043e8 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 80042bc:	78fa      	ldrb	r2, [r7, #3]
 80042be:	6879      	ldr	r1, [r7, #4]
 80042c0:	4613      	mov	r3, r2
 80042c2:	011b      	lsls	r3, r3, #4
 80042c4:	1a9b      	subs	r3, r3, r2
 80042c6:	009b      	lsls	r3, r3, #2
 80042c8:	440b      	add	r3, r1
 80042ca:	334d      	adds	r3, #77	@ 0x4d
 80042cc:	781b      	ldrb	r3, [r3, #0]
 80042ce:	2b06      	cmp	r3, #6
 80042d0:	d114      	bne.n	80042fc <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80042d2:	78fa      	ldrb	r2, [r7, #3]
 80042d4:	6879      	ldr	r1, [r7, #4]
 80042d6:	4613      	mov	r3, r2
 80042d8:	011b      	lsls	r3, r3, #4
 80042da:	1a9b      	subs	r3, r3, r2
 80042dc:	009b      	lsls	r3, r3, #2
 80042de:	440b      	add	r3, r1
 80042e0:	334d      	adds	r3, #77	@ 0x4d
 80042e2:	2202      	movs	r2, #2
 80042e4:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 80042e6:	78fa      	ldrb	r2, [r7, #3]
 80042e8:	6879      	ldr	r1, [r7, #4]
 80042ea:	4613      	mov	r3, r2
 80042ec:	011b      	lsls	r3, r3, #4
 80042ee:	1a9b      	subs	r3, r3, r2
 80042f0:	009b      	lsls	r3, r3, #2
 80042f2:	440b      	add	r3, r1
 80042f4:	334c      	adds	r3, #76	@ 0x4c
 80042f6:	2205      	movs	r2, #5
 80042f8:	701a      	strb	r2, [r3, #0]
 80042fa:	e075      	b.n	80043e8 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80042fc:	78fa      	ldrb	r2, [r7, #3]
 80042fe:	6879      	ldr	r1, [r7, #4]
 8004300:	4613      	mov	r3, r2
 8004302:	011b      	lsls	r3, r3, #4
 8004304:	1a9b      	subs	r3, r3, r2
 8004306:	009b      	lsls	r3, r3, #2
 8004308:	440b      	add	r3, r1
 800430a:	334d      	adds	r3, #77	@ 0x4d
 800430c:	781b      	ldrb	r3, [r3, #0]
 800430e:	2b07      	cmp	r3, #7
 8004310:	d00a      	beq.n	8004328 <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8004312:	78fa      	ldrb	r2, [r7, #3]
 8004314:	6879      	ldr	r1, [r7, #4]
 8004316:	4613      	mov	r3, r2
 8004318:	011b      	lsls	r3, r3, #4
 800431a:	1a9b      	subs	r3, r3, r2
 800431c:	009b      	lsls	r3, r3, #2
 800431e:	440b      	add	r3, r1
 8004320:	334d      	adds	r3, #77	@ 0x4d
 8004322:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8004324:	2b09      	cmp	r3, #9
 8004326:	d170      	bne.n	800440a <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004328:	78fa      	ldrb	r2, [r7, #3]
 800432a:	6879      	ldr	r1, [r7, #4]
 800432c:	4613      	mov	r3, r2
 800432e:	011b      	lsls	r3, r3, #4
 8004330:	1a9b      	subs	r3, r3, r2
 8004332:	009b      	lsls	r3, r3, #2
 8004334:	440b      	add	r3, r1
 8004336:	334d      	adds	r3, #77	@ 0x4d
 8004338:	2202      	movs	r2, #2
 800433a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 800433c:	78fa      	ldrb	r2, [r7, #3]
 800433e:	6879      	ldr	r1, [r7, #4]
 8004340:	4613      	mov	r3, r2
 8004342:	011b      	lsls	r3, r3, #4
 8004344:	1a9b      	subs	r3, r3, r2
 8004346:	009b      	lsls	r3, r3, #2
 8004348:	440b      	add	r3, r1
 800434a:	3344      	adds	r3, #68	@ 0x44
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	1c59      	adds	r1, r3, #1
 8004350:	6878      	ldr	r0, [r7, #4]
 8004352:	4613      	mov	r3, r2
 8004354:	011b      	lsls	r3, r3, #4
 8004356:	1a9b      	subs	r3, r3, r2
 8004358:	009b      	lsls	r3, r3, #2
 800435a:	4403      	add	r3, r0
 800435c:	3344      	adds	r3, #68	@ 0x44
 800435e:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004360:	78fa      	ldrb	r2, [r7, #3]
 8004362:	6879      	ldr	r1, [r7, #4]
 8004364:	4613      	mov	r3, r2
 8004366:	011b      	lsls	r3, r3, #4
 8004368:	1a9b      	subs	r3, r3, r2
 800436a:	009b      	lsls	r3, r3, #2
 800436c:	440b      	add	r3, r1
 800436e:	3344      	adds	r3, #68	@ 0x44
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	2b02      	cmp	r3, #2
 8004374:	d914      	bls.n	80043a0 <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8004376:	78fa      	ldrb	r2, [r7, #3]
 8004378:	6879      	ldr	r1, [r7, #4]
 800437a:	4613      	mov	r3, r2
 800437c:	011b      	lsls	r3, r3, #4
 800437e:	1a9b      	subs	r3, r3, r2
 8004380:	009b      	lsls	r3, r3, #2
 8004382:	440b      	add	r3, r1
 8004384:	3344      	adds	r3, #68	@ 0x44
 8004386:	2200      	movs	r2, #0
 8004388:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 800438a:	78fa      	ldrb	r2, [r7, #3]
 800438c:	6879      	ldr	r1, [r7, #4]
 800438e:	4613      	mov	r3, r2
 8004390:	011b      	lsls	r3, r3, #4
 8004392:	1a9b      	subs	r3, r3, r2
 8004394:	009b      	lsls	r3, r3, #2
 8004396:	440b      	add	r3, r1
 8004398:	334c      	adds	r3, #76	@ 0x4c
 800439a:	2204      	movs	r2, #4
 800439c:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800439e:	e022      	b.n	80043e6 <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80043a0:	78fa      	ldrb	r2, [r7, #3]
 80043a2:	6879      	ldr	r1, [r7, #4]
 80043a4:	4613      	mov	r3, r2
 80043a6:	011b      	lsls	r3, r3, #4
 80043a8:	1a9b      	subs	r3, r3, r2
 80043aa:	009b      	lsls	r3, r3, #2
 80043ac:	440b      	add	r3, r1
 80043ae:	334c      	adds	r3, #76	@ 0x4c
 80043b0:	2202      	movs	r2, #2
 80043b2:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 80043b4:	78fb      	ldrb	r3, [r7, #3]
 80043b6:	015a      	lsls	r2, r3, #5
 80043b8:	693b      	ldr	r3, [r7, #16]
 80043ba:	4413      	add	r3, r2
 80043bc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80043ca:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80043d2:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 80043d4:	78fb      	ldrb	r3, [r7, #3]
 80043d6:	015a      	lsls	r2, r3, #5
 80043d8:	693b      	ldr	r3, [r7, #16]
 80043da:	4413      	add	r3, r2
 80043dc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80043e0:	461a      	mov	r2, r3
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80043e6:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80043e8:	78fa      	ldrb	r2, [r7, #3]
 80043ea:	6879      	ldr	r1, [r7, #4]
 80043ec:	4613      	mov	r3, r2
 80043ee:	011b      	lsls	r3, r3, #4
 80043f0:	1a9b      	subs	r3, r3, r2
 80043f2:	009b      	lsls	r3, r3, #2
 80043f4:	440b      	add	r3, r1
 80043f6:	334c      	adds	r3, #76	@ 0x4c
 80043f8:	781a      	ldrb	r2, [r3, #0]
 80043fa:	78fb      	ldrb	r3, [r7, #3]
 80043fc:	4619      	mov	r1, r3
 80043fe:	6878      	ldr	r0, [r7, #4]
 8004400:	f005 fb4e 	bl	8009aa0 <HAL_HCD_HC_NotifyURBChange_Callback>
 8004404:	e002      	b.n	800440c <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 8004406:	bf00      	nop
 8004408:	e000      	b.n	800440c <HCD_HC_OUT_IRQHandler+0x978>
      return;
 800440a:	bf00      	nop
  }
}
 800440c:	3718      	adds	r7, #24
 800440e:	46bd      	mov	sp, r7
 8004410:	bd80      	pop	{r7, pc}

08004412 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8004412:	b580      	push	{r7, lr}
 8004414:	b08a      	sub	sp, #40	@ 0x28
 8004416:	af00      	add	r7, sp, #0
 8004418:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004420:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004422:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	6a1b      	ldr	r3, [r3, #32]
 800442a:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 800442c:	69fb      	ldr	r3, [r7, #28]
 800442e:	f003 030f 	and.w	r3, r3, #15
 8004432:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8004434:	69fb      	ldr	r3, [r7, #28]
 8004436:	0c5b      	lsrs	r3, r3, #17
 8004438:	f003 030f 	and.w	r3, r3, #15
 800443c:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 800443e:	69fb      	ldr	r3, [r7, #28]
 8004440:	091b      	lsrs	r3, r3, #4
 8004442:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004446:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8004448:	697b      	ldr	r3, [r7, #20]
 800444a:	2b02      	cmp	r3, #2
 800444c:	d004      	beq.n	8004458 <HCD_RXQLVL_IRQHandler+0x46>
 800444e:	697b      	ldr	r3, [r7, #20]
 8004450:	2b05      	cmp	r3, #5
 8004452:	f000 80b6 	beq.w	80045c2 <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8004456:	e0b7      	b.n	80045c8 <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 8004458:	693b      	ldr	r3, [r7, #16]
 800445a:	2b00      	cmp	r3, #0
 800445c:	f000 80b3 	beq.w	80045c6 <HCD_RXQLVL_IRQHandler+0x1b4>
 8004460:	6879      	ldr	r1, [r7, #4]
 8004462:	69ba      	ldr	r2, [r7, #24]
 8004464:	4613      	mov	r3, r2
 8004466:	011b      	lsls	r3, r3, #4
 8004468:	1a9b      	subs	r3, r3, r2
 800446a:	009b      	lsls	r3, r3, #2
 800446c:	440b      	add	r3, r1
 800446e:	332c      	adds	r3, #44	@ 0x2c
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	2b00      	cmp	r3, #0
 8004474:	f000 80a7 	beq.w	80045c6 <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 8004478:	6879      	ldr	r1, [r7, #4]
 800447a:	69ba      	ldr	r2, [r7, #24]
 800447c:	4613      	mov	r3, r2
 800447e:	011b      	lsls	r3, r3, #4
 8004480:	1a9b      	subs	r3, r3, r2
 8004482:	009b      	lsls	r3, r3, #2
 8004484:	440b      	add	r3, r1
 8004486:	3338      	adds	r3, #56	@ 0x38
 8004488:	681a      	ldr	r2, [r3, #0]
 800448a:	693b      	ldr	r3, [r7, #16]
 800448c:	18d1      	adds	r1, r2, r3
 800448e:	6878      	ldr	r0, [r7, #4]
 8004490:	69ba      	ldr	r2, [r7, #24]
 8004492:	4613      	mov	r3, r2
 8004494:	011b      	lsls	r3, r3, #4
 8004496:	1a9b      	subs	r3, r3, r2
 8004498:	009b      	lsls	r3, r3, #2
 800449a:	4403      	add	r3, r0
 800449c:	3334      	adds	r3, #52	@ 0x34
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	4299      	cmp	r1, r3
 80044a2:	f200 8083 	bhi.w	80045ac <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	6818      	ldr	r0, [r3, #0]
 80044aa:	6879      	ldr	r1, [r7, #4]
 80044ac:	69ba      	ldr	r2, [r7, #24]
 80044ae:	4613      	mov	r3, r2
 80044b0:	011b      	lsls	r3, r3, #4
 80044b2:	1a9b      	subs	r3, r3, r2
 80044b4:	009b      	lsls	r3, r3, #2
 80044b6:	440b      	add	r3, r1
 80044b8:	332c      	adds	r3, #44	@ 0x2c
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	693a      	ldr	r2, [r7, #16]
 80044be:	b292      	uxth	r2, r2
 80044c0:	4619      	mov	r1, r3
 80044c2:	f002 f979 	bl	80067b8 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 80044c6:	6879      	ldr	r1, [r7, #4]
 80044c8:	69ba      	ldr	r2, [r7, #24]
 80044ca:	4613      	mov	r3, r2
 80044cc:	011b      	lsls	r3, r3, #4
 80044ce:	1a9b      	subs	r3, r3, r2
 80044d0:	009b      	lsls	r3, r3, #2
 80044d2:	440b      	add	r3, r1
 80044d4:	332c      	adds	r3, #44	@ 0x2c
 80044d6:	681a      	ldr	r2, [r3, #0]
 80044d8:	693b      	ldr	r3, [r7, #16]
 80044da:	18d1      	adds	r1, r2, r3
 80044dc:	6878      	ldr	r0, [r7, #4]
 80044de:	69ba      	ldr	r2, [r7, #24]
 80044e0:	4613      	mov	r3, r2
 80044e2:	011b      	lsls	r3, r3, #4
 80044e4:	1a9b      	subs	r3, r3, r2
 80044e6:	009b      	lsls	r3, r3, #2
 80044e8:	4403      	add	r3, r0
 80044ea:	332c      	adds	r3, #44	@ 0x2c
 80044ec:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 80044ee:	6879      	ldr	r1, [r7, #4]
 80044f0:	69ba      	ldr	r2, [r7, #24]
 80044f2:	4613      	mov	r3, r2
 80044f4:	011b      	lsls	r3, r3, #4
 80044f6:	1a9b      	subs	r3, r3, r2
 80044f8:	009b      	lsls	r3, r3, #2
 80044fa:	440b      	add	r3, r1
 80044fc:	3338      	adds	r3, #56	@ 0x38
 80044fe:	681a      	ldr	r2, [r3, #0]
 8004500:	693b      	ldr	r3, [r7, #16]
 8004502:	18d1      	adds	r1, r2, r3
 8004504:	6878      	ldr	r0, [r7, #4]
 8004506:	69ba      	ldr	r2, [r7, #24]
 8004508:	4613      	mov	r3, r2
 800450a:	011b      	lsls	r3, r3, #4
 800450c:	1a9b      	subs	r3, r3, r2
 800450e:	009b      	lsls	r3, r3, #2
 8004510:	4403      	add	r3, r0
 8004512:	3338      	adds	r3, #56	@ 0x38
 8004514:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8004516:	69bb      	ldr	r3, [r7, #24]
 8004518:	015a      	lsls	r2, r3, #5
 800451a:	6a3b      	ldr	r3, [r7, #32]
 800451c:	4413      	add	r3, r2
 800451e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004522:	691b      	ldr	r3, [r3, #16]
 8004524:	0cdb      	lsrs	r3, r3, #19
 8004526:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800452a:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 800452c:	6879      	ldr	r1, [r7, #4]
 800452e:	69ba      	ldr	r2, [r7, #24]
 8004530:	4613      	mov	r3, r2
 8004532:	011b      	lsls	r3, r3, #4
 8004534:	1a9b      	subs	r3, r3, r2
 8004536:	009b      	lsls	r3, r3, #2
 8004538:	440b      	add	r3, r1
 800453a:	3328      	adds	r3, #40	@ 0x28
 800453c:	881b      	ldrh	r3, [r3, #0]
 800453e:	461a      	mov	r2, r3
 8004540:	693b      	ldr	r3, [r7, #16]
 8004542:	4293      	cmp	r3, r2
 8004544:	d13f      	bne.n	80045c6 <HCD_RXQLVL_IRQHandler+0x1b4>
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	2b00      	cmp	r3, #0
 800454a:	d03c      	beq.n	80045c6 <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 800454c:	69bb      	ldr	r3, [r7, #24]
 800454e:	015a      	lsls	r2, r3, #5
 8004550:	6a3b      	ldr	r3, [r7, #32]
 8004552:	4413      	add	r3, r2
 8004554:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800455c:	68bb      	ldr	r3, [r7, #8]
 800455e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004562:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004564:	68bb      	ldr	r3, [r7, #8]
 8004566:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800456a:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 800456c:	69bb      	ldr	r3, [r7, #24]
 800456e:	015a      	lsls	r2, r3, #5
 8004570:	6a3b      	ldr	r3, [r7, #32]
 8004572:	4413      	add	r3, r2
 8004574:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004578:	461a      	mov	r2, r3
 800457a:	68bb      	ldr	r3, [r7, #8]
 800457c:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 800457e:	6879      	ldr	r1, [r7, #4]
 8004580:	69ba      	ldr	r2, [r7, #24]
 8004582:	4613      	mov	r3, r2
 8004584:	011b      	lsls	r3, r3, #4
 8004586:	1a9b      	subs	r3, r3, r2
 8004588:	009b      	lsls	r3, r3, #2
 800458a:	440b      	add	r3, r1
 800458c:	333c      	adds	r3, #60	@ 0x3c
 800458e:	781b      	ldrb	r3, [r3, #0]
 8004590:	f083 0301 	eor.w	r3, r3, #1
 8004594:	b2d8      	uxtb	r0, r3
 8004596:	6879      	ldr	r1, [r7, #4]
 8004598:	69ba      	ldr	r2, [r7, #24]
 800459a:	4613      	mov	r3, r2
 800459c:	011b      	lsls	r3, r3, #4
 800459e:	1a9b      	subs	r3, r3, r2
 80045a0:	009b      	lsls	r3, r3, #2
 80045a2:	440b      	add	r3, r1
 80045a4:	333c      	adds	r3, #60	@ 0x3c
 80045a6:	4602      	mov	r2, r0
 80045a8:	701a      	strb	r2, [r3, #0]
      break;
 80045aa:	e00c      	b.n	80045c6 <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 80045ac:	6879      	ldr	r1, [r7, #4]
 80045ae:	69ba      	ldr	r2, [r7, #24]
 80045b0:	4613      	mov	r3, r2
 80045b2:	011b      	lsls	r3, r3, #4
 80045b4:	1a9b      	subs	r3, r3, r2
 80045b6:	009b      	lsls	r3, r3, #2
 80045b8:	440b      	add	r3, r1
 80045ba:	334c      	adds	r3, #76	@ 0x4c
 80045bc:	2204      	movs	r2, #4
 80045be:	701a      	strb	r2, [r3, #0]
      break;
 80045c0:	e001      	b.n	80045c6 <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 80045c2:	bf00      	nop
 80045c4:	e000      	b.n	80045c8 <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 80045c6:	bf00      	nop
  }
}
 80045c8:	bf00      	nop
 80045ca:	3728      	adds	r7, #40	@ 0x28
 80045cc:	46bd      	mov	sp, r7
 80045ce:	bd80      	pop	{r7, pc}

080045d0 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80045d0:	b580      	push	{r7, lr}
 80045d2:	b086      	sub	sp, #24
 80045d4:	af00      	add	r7, sp, #0
 80045d6:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80045de:	697b      	ldr	r3, [r7, #20]
 80045e0:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 80045e2:	693b      	ldr	r3, [r7, #16]
 80045e4:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 80045ec:	693b      	ldr	r3, [r7, #16]
 80045ee:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 80045f6:	68bb      	ldr	r3, [r7, #8]
 80045f8:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 80045fc:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	f003 0302 	and.w	r3, r3, #2
 8004604:	2b02      	cmp	r3, #2
 8004606:	d10b      	bne.n	8004620 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	f003 0301 	and.w	r3, r3, #1
 800460e:	2b01      	cmp	r3, #1
 8004610:	d102      	bne.n	8004618 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8004612:	6878      	ldr	r0, [r7, #4]
 8004614:	f005 fa28 	bl	8009a68 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8004618:	68bb      	ldr	r3, [r7, #8]
 800461a:	f043 0302 	orr.w	r3, r3, #2
 800461e:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	f003 0308 	and.w	r3, r3, #8
 8004626:	2b08      	cmp	r3, #8
 8004628:	d132      	bne.n	8004690 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 800462a:	68bb      	ldr	r3, [r7, #8]
 800462c:	f043 0308 	orr.w	r3, r3, #8
 8004630:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	f003 0304 	and.w	r3, r3, #4
 8004638:	2b04      	cmp	r3, #4
 800463a:	d126      	bne.n	800468a <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	7a5b      	ldrb	r3, [r3, #9]
 8004640:	2b02      	cmp	r3, #2
 8004642:	d113      	bne.n	800466c <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 800464a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800464e:	d106      	bne.n	800465e <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	2102      	movs	r1, #2
 8004656:	4618      	mov	r0, r3
 8004658:	f002 fa44 	bl	8006ae4 <USB_InitFSLSPClkSel>
 800465c:	e011      	b.n	8004682 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	2101      	movs	r1, #1
 8004664:	4618      	mov	r0, r3
 8004666:	f002 fa3d 	bl	8006ae4 <USB_InitFSLSPClkSel>
 800466a:	e00a      	b.n	8004682 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	79db      	ldrb	r3, [r3, #7]
 8004670:	2b01      	cmp	r3, #1
 8004672:	d106      	bne.n	8004682 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 8004674:	693b      	ldr	r3, [r7, #16]
 8004676:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800467a:	461a      	mov	r2, r3
 800467c:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8004680:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8004682:	6878      	ldr	r0, [r7, #4]
 8004684:	f005 fa1a 	bl	8009abc <HAL_HCD_PortEnabled_Callback>
 8004688:	e002      	b.n	8004690 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 800468a:	6878      	ldr	r0, [r7, #4]
 800468c:	f005 fa24 	bl	8009ad8 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	f003 0320 	and.w	r3, r3, #32
 8004696:	2b20      	cmp	r3, #32
 8004698:	d103      	bne.n	80046a2 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 800469a:	68bb      	ldr	r3, [r7, #8]
 800469c:	f043 0320 	orr.w	r3, r3, #32
 80046a0:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 80046a2:	693b      	ldr	r3, [r7, #16]
 80046a4:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80046a8:	461a      	mov	r2, r3
 80046aa:	68bb      	ldr	r3, [r7, #8]
 80046ac:	6013      	str	r3, [r2, #0]
}
 80046ae:	bf00      	nop
 80046b0:	3718      	adds	r7, #24
 80046b2:	46bd      	mov	sp, r7
 80046b4:	bd80      	pop	{r7, pc}
	...

080046b8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80046b8:	b580      	push	{r7, lr}
 80046ba:	b084      	sub	sp, #16
 80046bc:	af00      	add	r7, sp, #0
 80046be:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d101      	bne.n	80046ca <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80046c6:	2301      	movs	r3, #1
 80046c8:	e12b      	b.n	8004922 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80046d0:	b2db      	uxtb	r3, r3
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d106      	bne.n	80046e4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	2200      	movs	r2, #0
 80046da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80046de:	6878      	ldr	r0, [r7, #4]
 80046e0:	f7fc fea2 	bl	8001428 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	2224      	movs	r2, #36	@ 0x24
 80046e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	681a      	ldr	r2, [r3, #0]
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	f022 0201 	bic.w	r2, r2, #1
 80046fa:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	681a      	ldr	r2, [r3, #0]
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800470a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	681a      	ldr	r2, [r3, #0]
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800471a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800471c:	f001 fc36 	bl	8005f8c <HAL_RCC_GetPCLK1Freq>
 8004720:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	685b      	ldr	r3, [r3, #4]
 8004726:	4a81      	ldr	r2, [pc, #516]	@ (800492c <HAL_I2C_Init+0x274>)
 8004728:	4293      	cmp	r3, r2
 800472a:	d807      	bhi.n	800473c <HAL_I2C_Init+0x84>
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	4a80      	ldr	r2, [pc, #512]	@ (8004930 <HAL_I2C_Init+0x278>)
 8004730:	4293      	cmp	r3, r2
 8004732:	bf94      	ite	ls
 8004734:	2301      	movls	r3, #1
 8004736:	2300      	movhi	r3, #0
 8004738:	b2db      	uxtb	r3, r3
 800473a:	e006      	b.n	800474a <HAL_I2C_Init+0x92>
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	4a7d      	ldr	r2, [pc, #500]	@ (8004934 <HAL_I2C_Init+0x27c>)
 8004740:	4293      	cmp	r3, r2
 8004742:	bf94      	ite	ls
 8004744:	2301      	movls	r3, #1
 8004746:	2300      	movhi	r3, #0
 8004748:	b2db      	uxtb	r3, r3
 800474a:	2b00      	cmp	r3, #0
 800474c:	d001      	beq.n	8004752 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800474e:	2301      	movs	r3, #1
 8004750:	e0e7      	b.n	8004922 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	4a78      	ldr	r2, [pc, #480]	@ (8004938 <HAL_I2C_Init+0x280>)
 8004756:	fba2 2303 	umull	r2, r3, r2, r3
 800475a:	0c9b      	lsrs	r3, r3, #18
 800475c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	685b      	ldr	r3, [r3, #4]
 8004764:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	68ba      	ldr	r2, [r7, #8]
 800476e:	430a      	orrs	r2, r1
 8004770:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	6a1b      	ldr	r3, [r3, #32]
 8004778:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	685b      	ldr	r3, [r3, #4]
 8004780:	4a6a      	ldr	r2, [pc, #424]	@ (800492c <HAL_I2C_Init+0x274>)
 8004782:	4293      	cmp	r3, r2
 8004784:	d802      	bhi.n	800478c <HAL_I2C_Init+0xd4>
 8004786:	68bb      	ldr	r3, [r7, #8]
 8004788:	3301      	adds	r3, #1
 800478a:	e009      	b.n	80047a0 <HAL_I2C_Init+0xe8>
 800478c:	68bb      	ldr	r3, [r7, #8]
 800478e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8004792:	fb02 f303 	mul.w	r3, r2, r3
 8004796:	4a69      	ldr	r2, [pc, #420]	@ (800493c <HAL_I2C_Init+0x284>)
 8004798:	fba2 2303 	umull	r2, r3, r2, r3
 800479c:	099b      	lsrs	r3, r3, #6
 800479e:	3301      	adds	r3, #1
 80047a0:	687a      	ldr	r2, [r7, #4]
 80047a2:	6812      	ldr	r2, [r2, #0]
 80047a4:	430b      	orrs	r3, r1
 80047a6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	69db      	ldr	r3, [r3, #28]
 80047ae:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80047b2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	685b      	ldr	r3, [r3, #4]
 80047ba:	495c      	ldr	r1, [pc, #368]	@ (800492c <HAL_I2C_Init+0x274>)
 80047bc:	428b      	cmp	r3, r1
 80047be:	d819      	bhi.n	80047f4 <HAL_I2C_Init+0x13c>
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	1e59      	subs	r1, r3, #1
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	685b      	ldr	r3, [r3, #4]
 80047c8:	005b      	lsls	r3, r3, #1
 80047ca:	fbb1 f3f3 	udiv	r3, r1, r3
 80047ce:	1c59      	adds	r1, r3, #1
 80047d0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80047d4:	400b      	ands	r3, r1
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d00a      	beq.n	80047f0 <HAL_I2C_Init+0x138>
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	1e59      	subs	r1, r3, #1
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	685b      	ldr	r3, [r3, #4]
 80047e2:	005b      	lsls	r3, r3, #1
 80047e4:	fbb1 f3f3 	udiv	r3, r1, r3
 80047e8:	3301      	adds	r3, #1
 80047ea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80047ee:	e051      	b.n	8004894 <HAL_I2C_Init+0x1dc>
 80047f0:	2304      	movs	r3, #4
 80047f2:	e04f      	b.n	8004894 <HAL_I2C_Init+0x1dc>
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	689b      	ldr	r3, [r3, #8]
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d111      	bne.n	8004820 <HAL_I2C_Init+0x168>
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	1e58      	subs	r0, r3, #1
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	6859      	ldr	r1, [r3, #4]
 8004804:	460b      	mov	r3, r1
 8004806:	005b      	lsls	r3, r3, #1
 8004808:	440b      	add	r3, r1
 800480a:	fbb0 f3f3 	udiv	r3, r0, r3
 800480e:	3301      	adds	r3, #1
 8004810:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004814:	2b00      	cmp	r3, #0
 8004816:	bf0c      	ite	eq
 8004818:	2301      	moveq	r3, #1
 800481a:	2300      	movne	r3, #0
 800481c:	b2db      	uxtb	r3, r3
 800481e:	e012      	b.n	8004846 <HAL_I2C_Init+0x18e>
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	1e58      	subs	r0, r3, #1
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	6859      	ldr	r1, [r3, #4]
 8004828:	460b      	mov	r3, r1
 800482a:	009b      	lsls	r3, r3, #2
 800482c:	440b      	add	r3, r1
 800482e:	0099      	lsls	r1, r3, #2
 8004830:	440b      	add	r3, r1
 8004832:	fbb0 f3f3 	udiv	r3, r0, r3
 8004836:	3301      	adds	r3, #1
 8004838:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800483c:	2b00      	cmp	r3, #0
 800483e:	bf0c      	ite	eq
 8004840:	2301      	moveq	r3, #1
 8004842:	2300      	movne	r3, #0
 8004844:	b2db      	uxtb	r3, r3
 8004846:	2b00      	cmp	r3, #0
 8004848:	d001      	beq.n	800484e <HAL_I2C_Init+0x196>
 800484a:	2301      	movs	r3, #1
 800484c:	e022      	b.n	8004894 <HAL_I2C_Init+0x1dc>
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	689b      	ldr	r3, [r3, #8]
 8004852:	2b00      	cmp	r3, #0
 8004854:	d10e      	bne.n	8004874 <HAL_I2C_Init+0x1bc>
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	1e58      	subs	r0, r3, #1
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	6859      	ldr	r1, [r3, #4]
 800485e:	460b      	mov	r3, r1
 8004860:	005b      	lsls	r3, r3, #1
 8004862:	440b      	add	r3, r1
 8004864:	fbb0 f3f3 	udiv	r3, r0, r3
 8004868:	3301      	adds	r3, #1
 800486a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800486e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004872:	e00f      	b.n	8004894 <HAL_I2C_Init+0x1dc>
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	1e58      	subs	r0, r3, #1
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	6859      	ldr	r1, [r3, #4]
 800487c:	460b      	mov	r3, r1
 800487e:	009b      	lsls	r3, r3, #2
 8004880:	440b      	add	r3, r1
 8004882:	0099      	lsls	r1, r3, #2
 8004884:	440b      	add	r3, r1
 8004886:	fbb0 f3f3 	udiv	r3, r0, r3
 800488a:	3301      	adds	r3, #1
 800488c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004890:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004894:	6879      	ldr	r1, [r7, #4]
 8004896:	6809      	ldr	r1, [r1, #0]
 8004898:	4313      	orrs	r3, r2
 800489a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	69da      	ldr	r2, [r3, #28]
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	6a1b      	ldr	r3, [r3, #32]
 80048ae:	431a      	orrs	r2, r3
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	430a      	orrs	r2, r1
 80048b6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	689b      	ldr	r3, [r3, #8]
 80048be:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80048c2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80048c6:	687a      	ldr	r2, [r7, #4]
 80048c8:	6911      	ldr	r1, [r2, #16]
 80048ca:	687a      	ldr	r2, [r7, #4]
 80048cc:	68d2      	ldr	r2, [r2, #12]
 80048ce:	4311      	orrs	r1, r2
 80048d0:	687a      	ldr	r2, [r7, #4]
 80048d2:	6812      	ldr	r2, [r2, #0]
 80048d4:	430b      	orrs	r3, r1
 80048d6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	68db      	ldr	r3, [r3, #12]
 80048de:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	695a      	ldr	r2, [r3, #20]
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	699b      	ldr	r3, [r3, #24]
 80048ea:	431a      	orrs	r2, r3
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	430a      	orrs	r2, r1
 80048f2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	681a      	ldr	r2, [r3, #0]
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	f042 0201 	orr.w	r2, r2, #1
 8004902:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	2200      	movs	r2, #0
 8004908:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	2220      	movs	r2, #32
 800490e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	2200      	movs	r2, #0
 8004916:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	2200      	movs	r2, #0
 800491c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004920:	2300      	movs	r3, #0
}
 8004922:	4618      	mov	r0, r3
 8004924:	3710      	adds	r7, #16
 8004926:	46bd      	mov	sp, r7
 8004928:	bd80      	pop	{r7, pc}
 800492a:	bf00      	nop
 800492c:	000186a0 	.word	0x000186a0
 8004930:	001e847f 	.word	0x001e847f
 8004934:	003d08ff 	.word	0x003d08ff
 8004938:	431bde83 	.word	0x431bde83
 800493c:	10624dd3 	.word	0x10624dd3

08004940 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004940:	b580      	push	{r7, lr}
 8004942:	b088      	sub	sp, #32
 8004944:	af02      	add	r7, sp, #8
 8004946:	60f8      	str	r0, [r7, #12]
 8004948:	607a      	str	r2, [r7, #4]
 800494a:	461a      	mov	r2, r3
 800494c:	460b      	mov	r3, r1
 800494e:	817b      	strh	r3, [r7, #10]
 8004950:	4613      	mov	r3, r2
 8004952:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004954:	f7fd f994 	bl	8001c80 <HAL_GetTick>
 8004958:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004960:	b2db      	uxtb	r3, r3
 8004962:	2b20      	cmp	r3, #32
 8004964:	f040 80e0 	bne.w	8004b28 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004968:	697b      	ldr	r3, [r7, #20]
 800496a:	9300      	str	r3, [sp, #0]
 800496c:	2319      	movs	r3, #25
 800496e:	2201      	movs	r2, #1
 8004970:	4970      	ldr	r1, [pc, #448]	@ (8004b34 <HAL_I2C_Master_Transmit+0x1f4>)
 8004972:	68f8      	ldr	r0, [r7, #12]
 8004974:	f000 fc64 	bl	8005240 <I2C_WaitOnFlagUntilTimeout>
 8004978:	4603      	mov	r3, r0
 800497a:	2b00      	cmp	r3, #0
 800497c:	d001      	beq.n	8004982 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800497e:	2302      	movs	r3, #2
 8004980:	e0d3      	b.n	8004b2a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004988:	2b01      	cmp	r3, #1
 800498a:	d101      	bne.n	8004990 <HAL_I2C_Master_Transmit+0x50>
 800498c:	2302      	movs	r3, #2
 800498e:	e0cc      	b.n	8004b2a <HAL_I2C_Master_Transmit+0x1ea>
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	2201      	movs	r2, #1
 8004994:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	f003 0301 	and.w	r3, r3, #1
 80049a2:	2b01      	cmp	r3, #1
 80049a4:	d007      	beq.n	80049b6 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	681a      	ldr	r2, [r3, #0]
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	f042 0201 	orr.w	r2, r2, #1
 80049b4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	681a      	ldr	r2, [r3, #0]
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80049c4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	2221      	movs	r2, #33	@ 0x21
 80049ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	2210      	movs	r2, #16
 80049d2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	2200      	movs	r2, #0
 80049da:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	687a      	ldr	r2, [r7, #4]
 80049e0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	893a      	ldrh	r2, [r7, #8]
 80049e6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80049ec:	b29a      	uxth	r2, r3
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	4a50      	ldr	r2, [pc, #320]	@ (8004b38 <HAL_I2C_Master_Transmit+0x1f8>)
 80049f6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80049f8:	8979      	ldrh	r1, [r7, #10]
 80049fa:	697b      	ldr	r3, [r7, #20]
 80049fc:	6a3a      	ldr	r2, [r7, #32]
 80049fe:	68f8      	ldr	r0, [r7, #12]
 8004a00:	f000 face 	bl	8004fa0 <I2C_MasterRequestWrite>
 8004a04:	4603      	mov	r3, r0
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d001      	beq.n	8004a0e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8004a0a:	2301      	movs	r3, #1
 8004a0c:	e08d      	b.n	8004b2a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004a0e:	2300      	movs	r3, #0
 8004a10:	613b      	str	r3, [r7, #16]
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	695b      	ldr	r3, [r3, #20]
 8004a18:	613b      	str	r3, [r7, #16]
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	699b      	ldr	r3, [r3, #24]
 8004a20:	613b      	str	r3, [r7, #16]
 8004a22:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004a24:	e066      	b.n	8004af4 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004a26:	697a      	ldr	r2, [r7, #20]
 8004a28:	6a39      	ldr	r1, [r7, #32]
 8004a2a:	68f8      	ldr	r0, [r7, #12]
 8004a2c:	f000 fd22 	bl	8005474 <I2C_WaitOnTXEFlagUntilTimeout>
 8004a30:	4603      	mov	r3, r0
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d00d      	beq.n	8004a52 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a3a:	2b04      	cmp	r3, #4
 8004a3c:	d107      	bne.n	8004a4e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	681a      	ldr	r2, [r3, #0]
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004a4c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004a4e:	2301      	movs	r3, #1
 8004a50:	e06b      	b.n	8004b2a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a56:	781a      	ldrb	r2, [r3, #0]
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a62:	1c5a      	adds	r2, r3, #1
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a6c:	b29b      	uxth	r3, r3
 8004a6e:	3b01      	subs	r3, #1
 8004a70:	b29a      	uxth	r2, r3
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a7a:	3b01      	subs	r3, #1
 8004a7c:	b29a      	uxth	r2, r3
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	695b      	ldr	r3, [r3, #20]
 8004a88:	f003 0304 	and.w	r3, r3, #4
 8004a8c:	2b04      	cmp	r3, #4
 8004a8e:	d11b      	bne.n	8004ac8 <HAL_I2C_Master_Transmit+0x188>
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d017      	beq.n	8004ac8 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a9c:	781a      	ldrb	r2, [r3, #0]
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004aa8:	1c5a      	adds	r2, r3, #1
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ab2:	b29b      	uxth	r3, r3
 8004ab4:	3b01      	subs	r3, #1
 8004ab6:	b29a      	uxth	r2, r3
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ac0:	3b01      	subs	r3, #1
 8004ac2:	b29a      	uxth	r2, r3
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004ac8:	697a      	ldr	r2, [r7, #20]
 8004aca:	6a39      	ldr	r1, [r7, #32]
 8004acc:	68f8      	ldr	r0, [r7, #12]
 8004ace:	f000 fd19 	bl	8005504 <I2C_WaitOnBTFFlagUntilTimeout>
 8004ad2:	4603      	mov	r3, r0
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d00d      	beq.n	8004af4 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004adc:	2b04      	cmp	r3, #4
 8004ade:	d107      	bne.n	8004af0 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	681a      	ldr	r2, [r3, #0]
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004aee:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004af0:	2301      	movs	r3, #1
 8004af2:	e01a      	b.n	8004b2a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d194      	bne.n	8004a26 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	681a      	ldr	r2, [r3, #0]
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004b0a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	2220      	movs	r2, #32
 8004b10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	2200      	movs	r2, #0
 8004b18:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	2200      	movs	r2, #0
 8004b20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004b24:	2300      	movs	r3, #0
 8004b26:	e000      	b.n	8004b2a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004b28:	2302      	movs	r3, #2
  }
}
 8004b2a:	4618      	mov	r0, r3
 8004b2c:	3718      	adds	r7, #24
 8004b2e:	46bd      	mov	sp, r7
 8004b30:	bd80      	pop	{r7, pc}
 8004b32:	bf00      	nop
 8004b34:	00100002 	.word	0x00100002
 8004b38:	ffff0000 	.word	0xffff0000

08004b3c <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004b3c:	b580      	push	{r7, lr}
 8004b3e:	b08c      	sub	sp, #48	@ 0x30
 8004b40:	af02      	add	r7, sp, #8
 8004b42:	60f8      	str	r0, [r7, #12]
 8004b44:	607a      	str	r2, [r7, #4]
 8004b46:	461a      	mov	r2, r3
 8004b48:	460b      	mov	r3, r1
 8004b4a:	817b      	strh	r3, [r7, #10]
 8004b4c:	4613      	mov	r3, r2
 8004b4e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004b50:	f7fd f896 	bl	8001c80 <HAL_GetTick>
 8004b54:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004b5c:	b2db      	uxtb	r3, r3
 8004b5e:	2b20      	cmp	r3, #32
 8004b60:	f040 8217 	bne.w	8004f92 <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004b64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b66:	9300      	str	r3, [sp, #0]
 8004b68:	2319      	movs	r3, #25
 8004b6a:	2201      	movs	r2, #1
 8004b6c:	497c      	ldr	r1, [pc, #496]	@ (8004d60 <HAL_I2C_Master_Receive+0x224>)
 8004b6e:	68f8      	ldr	r0, [r7, #12]
 8004b70:	f000 fb66 	bl	8005240 <I2C_WaitOnFlagUntilTimeout>
 8004b74:	4603      	mov	r3, r0
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d001      	beq.n	8004b7e <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8004b7a:	2302      	movs	r3, #2
 8004b7c:	e20a      	b.n	8004f94 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004b84:	2b01      	cmp	r3, #1
 8004b86:	d101      	bne.n	8004b8c <HAL_I2C_Master_Receive+0x50>
 8004b88:	2302      	movs	r3, #2
 8004b8a:	e203      	b.n	8004f94 <HAL_I2C_Master_Receive+0x458>
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	2201      	movs	r2, #1
 8004b90:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	f003 0301 	and.w	r3, r3, #1
 8004b9e:	2b01      	cmp	r3, #1
 8004ba0:	d007      	beq.n	8004bb2 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	681a      	ldr	r2, [r3, #0]
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	f042 0201 	orr.w	r2, r2, #1
 8004bb0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	681a      	ldr	r2, [r3, #0]
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004bc0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	2222      	movs	r2, #34	@ 0x22
 8004bc6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	2210      	movs	r2, #16
 8004bce:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	2200      	movs	r2, #0
 8004bd6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	687a      	ldr	r2, [r7, #4]
 8004bdc:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	893a      	ldrh	r2, [r7, #8]
 8004be2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004be8:	b29a      	uxth	r2, r3
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	4a5c      	ldr	r2, [pc, #368]	@ (8004d64 <HAL_I2C_Master_Receive+0x228>)
 8004bf2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004bf4:	8979      	ldrh	r1, [r7, #10]
 8004bf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bf8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004bfa:	68f8      	ldr	r0, [r7, #12]
 8004bfc:	f000 fa52 	bl	80050a4 <I2C_MasterRequestRead>
 8004c00:	4603      	mov	r3, r0
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d001      	beq.n	8004c0a <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8004c06:	2301      	movs	r3, #1
 8004c08:	e1c4      	b.n	8004f94 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d113      	bne.n	8004c3a <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c12:	2300      	movs	r3, #0
 8004c14:	623b      	str	r3, [r7, #32]
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	695b      	ldr	r3, [r3, #20]
 8004c1c:	623b      	str	r3, [r7, #32]
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	699b      	ldr	r3, [r3, #24]
 8004c24:	623b      	str	r3, [r7, #32]
 8004c26:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	681a      	ldr	r2, [r3, #0]
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004c36:	601a      	str	r2, [r3, #0]
 8004c38:	e198      	b.n	8004f6c <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c3e:	2b01      	cmp	r3, #1
 8004c40:	d11b      	bne.n	8004c7a <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	681a      	ldr	r2, [r3, #0]
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004c50:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c52:	2300      	movs	r3, #0
 8004c54:	61fb      	str	r3, [r7, #28]
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	695b      	ldr	r3, [r3, #20]
 8004c5c:	61fb      	str	r3, [r7, #28]
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	699b      	ldr	r3, [r3, #24]
 8004c64:	61fb      	str	r3, [r7, #28]
 8004c66:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	681a      	ldr	r2, [r3, #0]
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004c76:	601a      	str	r2, [r3, #0]
 8004c78:	e178      	b.n	8004f6c <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c7e:	2b02      	cmp	r3, #2
 8004c80:	d11b      	bne.n	8004cba <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	681a      	ldr	r2, [r3, #0]
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004c90:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	681a      	ldr	r2, [r3, #0]
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004ca0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004ca2:	2300      	movs	r3, #0
 8004ca4:	61bb      	str	r3, [r7, #24]
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	695b      	ldr	r3, [r3, #20]
 8004cac:	61bb      	str	r3, [r7, #24]
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	699b      	ldr	r3, [r3, #24]
 8004cb4:	61bb      	str	r3, [r7, #24]
 8004cb6:	69bb      	ldr	r3, [r7, #24]
 8004cb8:	e158      	b.n	8004f6c <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	681a      	ldr	r2, [r3, #0]
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004cc8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004cca:	2300      	movs	r3, #0
 8004ccc:	617b      	str	r3, [r7, #20]
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	695b      	ldr	r3, [r3, #20]
 8004cd4:	617b      	str	r3, [r7, #20]
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	699b      	ldr	r3, [r3, #24]
 8004cdc:	617b      	str	r3, [r7, #20]
 8004cde:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004ce0:	e144      	b.n	8004f6c <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ce6:	2b03      	cmp	r3, #3
 8004ce8:	f200 80f1 	bhi.w	8004ece <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004cf0:	2b01      	cmp	r3, #1
 8004cf2:	d123      	bne.n	8004d3c <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004cf4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004cf6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004cf8:	68f8      	ldr	r0, [r7, #12]
 8004cfa:	f000 fc4b 	bl	8005594 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004cfe:	4603      	mov	r3, r0
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d001      	beq.n	8004d08 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8004d04:	2301      	movs	r3, #1
 8004d06:	e145      	b.n	8004f94 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	691a      	ldr	r2, [r3, #16]
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d12:	b2d2      	uxtb	r2, r2
 8004d14:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d1a:	1c5a      	adds	r2, r3, #1
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d24:	3b01      	subs	r3, #1
 8004d26:	b29a      	uxth	r2, r3
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d30:	b29b      	uxth	r3, r3
 8004d32:	3b01      	subs	r3, #1
 8004d34:	b29a      	uxth	r2, r3
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004d3a:	e117      	b.n	8004f6c <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d40:	2b02      	cmp	r3, #2
 8004d42:	d14e      	bne.n	8004de2 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004d44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d46:	9300      	str	r3, [sp, #0]
 8004d48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d4a:	2200      	movs	r2, #0
 8004d4c:	4906      	ldr	r1, [pc, #24]	@ (8004d68 <HAL_I2C_Master_Receive+0x22c>)
 8004d4e:	68f8      	ldr	r0, [r7, #12]
 8004d50:	f000 fa76 	bl	8005240 <I2C_WaitOnFlagUntilTimeout>
 8004d54:	4603      	mov	r3, r0
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d008      	beq.n	8004d6c <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8004d5a:	2301      	movs	r3, #1
 8004d5c:	e11a      	b.n	8004f94 <HAL_I2C_Master_Receive+0x458>
 8004d5e:	bf00      	nop
 8004d60:	00100002 	.word	0x00100002
 8004d64:	ffff0000 	.word	0xffff0000
 8004d68:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	681a      	ldr	r2, [r3, #0]
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004d7a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	691a      	ldr	r2, [r3, #16]
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d86:	b2d2      	uxtb	r2, r2
 8004d88:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d8e:	1c5a      	adds	r2, r3, #1
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d98:	3b01      	subs	r3, #1
 8004d9a:	b29a      	uxth	r2, r3
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004da4:	b29b      	uxth	r3, r3
 8004da6:	3b01      	subs	r3, #1
 8004da8:	b29a      	uxth	r2, r3
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	691a      	ldr	r2, [r3, #16]
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004db8:	b2d2      	uxtb	r2, r2
 8004dba:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dc0:	1c5a      	adds	r2, r3, #1
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004dca:	3b01      	subs	r3, #1
 8004dcc:	b29a      	uxth	r2, r3
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004dd6:	b29b      	uxth	r3, r3
 8004dd8:	3b01      	subs	r3, #1
 8004dda:	b29a      	uxth	r2, r3
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004de0:	e0c4      	b.n	8004f6c <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004de2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004de4:	9300      	str	r3, [sp, #0]
 8004de6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004de8:	2200      	movs	r2, #0
 8004dea:	496c      	ldr	r1, [pc, #432]	@ (8004f9c <HAL_I2C_Master_Receive+0x460>)
 8004dec:	68f8      	ldr	r0, [r7, #12]
 8004dee:	f000 fa27 	bl	8005240 <I2C_WaitOnFlagUntilTimeout>
 8004df2:	4603      	mov	r3, r0
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d001      	beq.n	8004dfc <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8004df8:	2301      	movs	r3, #1
 8004dfa:	e0cb      	b.n	8004f94 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	681a      	ldr	r2, [r3, #0]
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004e0a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	691a      	ldr	r2, [r3, #16]
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e16:	b2d2      	uxtb	r2, r2
 8004e18:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e1e:	1c5a      	adds	r2, r3, #1
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e28:	3b01      	subs	r3, #1
 8004e2a:	b29a      	uxth	r2, r3
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e34:	b29b      	uxth	r3, r3
 8004e36:	3b01      	subs	r3, #1
 8004e38:	b29a      	uxth	r2, r3
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004e3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e40:	9300      	str	r3, [sp, #0]
 8004e42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e44:	2200      	movs	r2, #0
 8004e46:	4955      	ldr	r1, [pc, #340]	@ (8004f9c <HAL_I2C_Master_Receive+0x460>)
 8004e48:	68f8      	ldr	r0, [r7, #12]
 8004e4a:	f000 f9f9 	bl	8005240 <I2C_WaitOnFlagUntilTimeout>
 8004e4e:	4603      	mov	r3, r0
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d001      	beq.n	8004e58 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8004e54:	2301      	movs	r3, #1
 8004e56:	e09d      	b.n	8004f94 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	681a      	ldr	r2, [r3, #0]
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004e66:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	691a      	ldr	r2, [r3, #16]
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e72:	b2d2      	uxtb	r2, r2
 8004e74:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e7a:	1c5a      	adds	r2, r3, #1
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e84:	3b01      	subs	r3, #1
 8004e86:	b29a      	uxth	r2, r3
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e90:	b29b      	uxth	r3, r3
 8004e92:	3b01      	subs	r3, #1
 8004e94:	b29a      	uxth	r2, r3
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	691a      	ldr	r2, [r3, #16]
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ea4:	b2d2      	uxtb	r2, r2
 8004ea6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004eac:	1c5a      	adds	r2, r3, #1
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004eb6:	3b01      	subs	r3, #1
 8004eb8:	b29a      	uxth	r2, r3
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ec2:	b29b      	uxth	r3, r3
 8004ec4:	3b01      	subs	r3, #1
 8004ec6:	b29a      	uxth	r2, r3
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004ecc:	e04e      	b.n	8004f6c <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004ece:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ed0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004ed2:	68f8      	ldr	r0, [r7, #12]
 8004ed4:	f000 fb5e 	bl	8005594 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004ed8:	4603      	mov	r3, r0
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d001      	beq.n	8004ee2 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8004ede:	2301      	movs	r3, #1
 8004ee0:	e058      	b.n	8004f94 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	691a      	ldr	r2, [r3, #16]
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004eec:	b2d2      	uxtb	r2, r2
 8004eee:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ef4:	1c5a      	adds	r2, r3, #1
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004efe:	3b01      	subs	r3, #1
 8004f00:	b29a      	uxth	r2, r3
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f0a:	b29b      	uxth	r3, r3
 8004f0c:	3b01      	subs	r3, #1
 8004f0e:	b29a      	uxth	r2, r3
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	695b      	ldr	r3, [r3, #20]
 8004f1a:	f003 0304 	and.w	r3, r3, #4
 8004f1e:	2b04      	cmp	r3, #4
 8004f20:	d124      	bne.n	8004f6c <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f26:	2b03      	cmp	r3, #3
 8004f28:	d107      	bne.n	8004f3a <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	681a      	ldr	r2, [r3, #0]
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004f38:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	691a      	ldr	r2, [r3, #16]
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f44:	b2d2      	uxtb	r2, r2
 8004f46:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f4c:	1c5a      	adds	r2, r3, #1
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f56:	3b01      	subs	r3, #1
 8004f58:	b29a      	uxth	r2, r3
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f62:	b29b      	uxth	r3, r3
 8004f64:	3b01      	subs	r3, #1
 8004f66:	b29a      	uxth	r2, r3
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	f47f aeb6 	bne.w	8004ce2 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	2220      	movs	r2, #32
 8004f7a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	2200      	movs	r2, #0
 8004f82:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	2200      	movs	r2, #0
 8004f8a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004f8e:	2300      	movs	r3, #0
 8004f90:	e000      	b.n	8004f94 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 8004f92:	2302      	movs	r3, #2
  }
}
 8004f94:	4618      	mov	r0, r3
 8004f96:	3728      	adds	r7, #40	@ 0x28
 8004f98:	46bd      	mov	sp, r7
 8004f9a:	bd80      	pop	{r7, pc}
 8004f9c:	00010004 	.word	0x00010004

08004fa0 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004fa0:	b580      	push	{r7, lr}
 8004fa2:	b088      	sub	sp, #32
 8004fa4:	af02      	add	r7, sp, #8
 8004fa6:	60f8      	str	r0, [r7, #12]
 8004fa8:	607a      	str	r2, [r7, #4]
 8004faa:	603b      	str	r3, [r7, #0]
 8004fac:	460b      	mov	r3, r1
 8004fae:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fb4:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004fb6:	697b      	ldr	r3, [r7, #20]
 8004fb8:	2b08      	cmp	r3, #8
 8004fba:	d006      	beq.n	8004fca <I2C_MasterRequestWrite+0x2a>
 8004fbc:	697b      	ldr	r3, [r7, #20]
 8004fbe:	2b01      	cmp	r3, #1
 8004fc0:	d003      	beq.n	8004fca <I2C_MasterRequestWrite+0x2a>
 8004fc2:	697b      	ldr	r3, [r7, #20]
 8004fc4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004fc8:	d108      	bne.n	8004fdc <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	681a      	ldr	r2, [r3, #0]
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004fd8:	601a      	str	r2, [r3, #0]
 8004fda:	e00b      	b.n	8004ff4 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fe0:	2b12      	cmp	r3, #18
 8004fe2:	d107      	bne.n	8004ff4 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	681a      	ldr	r2, [r3, #0]
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004ff2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004ff4:	683b      	ldr	r3, [r7, #0]
 8004ff6:	9300      	str	r3, [sp, #0]
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	2200      	movs	r2, #0
 8004ffc:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005000:	68f8      	ldr	r0, [r7, #12]
 8005002:	f000 f91d 	bl	8005240 <I2C_WaitOnFlagUntilTimeout>
 8005006:	4603      	mov	r3, r0
 8005008:	2b00      	cmp	r3, #0
 800500a:	d00d      	beq.n	8005028 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005016:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800501a:	d103      	bne.n	8005024 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005022:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005024:	2303      	movs	r3, #3
 8005026:	e035      	b.n	8005094 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	691b      	ldr	r3, [r3, #16]
 800502c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005030:	d108      	bne.n	8005044 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005032:	897b      	ldrh	r3, [r7, #10]
 8005034:	b2db      	uxtb	r3, r3
 8005036:	461a      	mov	r2, r3
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005040:	611a      	str	r2, [r3, #16]
 8005042:	e01b      	b.n	800507c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005044:	897b      	ldrh	r3, [r7, #10]
 8005046:	11db      	asrs	r3, r3, #7
 8005048:	b2db      	uxtb	r3, r3
 800504a:	f003 0306 	and.w	r3, r3, #6
 800504e:	b2db      	uxtb	r3, r3
 8005050:	f063 030f 	orn	r3, r3, #15
 8005054:	b2da      	uxtb	r2, r3
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800505c:	683b      	ldr	r3, [r7, #0]
 800505e:	687a      	ldr	r2, [r7, #4]
 8005060:	490e      	ldr	r1, [pc, #56]	@ (800509c <I2C_MasterRequestWrite+0xfc>)
 8005062:	68f8      	ldr	r0, [r7, #12]
 8005064:	f000 f966 	bl	8005334 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005068:	4603      	mov	r3, r0
 800506a:	2b00      	cmp	r3, #0
 800506c:	d001      	beq.n	8005072 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800506e:	2301      	movs	r3, #1
 8005070:	e010      	b.n	8005094 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005072:	897b      	ldrh	r3, [r7, #10]
 8005074:	b2da      	uxtb	r2, r3
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800507c:	683b      	ldr	r3, [r7, #0]
 800507e:	687a      	ldr	r2, [r7, #4]
 8005080:	4907      	ldr	r1, [pc, #28]	@ (80050a0 <I2C_MasterRequestWrite+0x100>)
 8005082:	68f8      	ldr	r0, [r7, #12]
 8005084:	f000 f956 	bl	8005334 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005088:	4603      	mov	r3, r0
 800508a:	2b00      	cmp	r3, #0
 800508c:	d001      	beq.n	8005092 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800508e:	2301      	movs	r3, #1
 8005090:	e000      	b.n	8005094 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8005092:	2300      	movs	r3, #0
}
 8005094:	4618      	mov	r0, r3
 8005096:	3718      	adds	r7, #24
 8005098:	46bd      	mov	sp, r7
 800509a:	bd80      	pop	{r7, pc}
 800509c:	00010008 	.word	0x00010008
 80050a0:	00010002 	.word	0x00010002

080050a4 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80050a4:	b580      	push	{r7, lr}
 80050a6:	b088      	sub	sp, #32
 80050a8:	af02      	add	r7, sp, #8
 80050aa:	60f8      	str	r0, [r7, #12]
 80050ac:	607a      	str	r2, [r7, #4]
 80050ae:	603b      	str	r3, [r7, #0]
 80050b0:	460b      	mov	r3, r1
 80050b2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050b8:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	681a      	ldr	r2, [r3, #0]
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80050c8:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80050ca:	697b      	ldr	r3, [r7, #20]
 80050cc:	2b08      	cmp	r3, #8
 80050ce:	d006      	beq.n	80050de <I2C_MasterRequestRead+0x3a>
 80050d0:	697b      	ldr	r3, [r7, #20]
 80050d2:	2b01      	cmp	r3, #1
 80050d4:	d003      	beq.n	80050de <I2C_MasterRequestRead+0x3a>
 80050d6:	697b      	ldr	r3, [r7, #20]
 80050d8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80050dc:	d108      	bne.n	80050f0 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	681a      	ldr	r2, [r3, #0]
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80050ec:	601a      	str	r2, [r3, #0]
 80050ee:	e00b      	b.n	8005108 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050f4:	2b11      	cmp	r3, #17
 80050f6:	d107      	bne.n	8005108 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	681a      	ldr	r2, [r3, #0]
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005106:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005108:	683b      	ldr	r3, [r7, #0]
 800510a:	9300      	str	r3, [sp, #0]
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	2200      	movs	r2, #0
 8005110:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005114:	68f8      	ldr	r0, [r7, #12]
 8005116:	f000 f893 	bl	8005240 <I2C_WaitOnFlagUntilTimeout>
 800511a:	4603      	mov	r3, r0
 800511c:	2b00      	cmp	r3, #0
 800511e:	d00d      	beq.n	800513c <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800512a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800512e:	d103      	bne.n	8005138 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005136:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005138:	2303      	movs	r3, #3
 800513a:	e079      	b.n	8005230 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	691b      	ldr	r3, [r3, #16]
 8005140:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005144:	d108      	bne.n	8005158 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005146:	897b      	ldrh	r3, [r7, #10]
 8005148:	b2db      	uxtb	r3, r3
 800514a:	f043 0301 	orr.w	r3, r3, #1
 800514e:	b2da      	uxtb	r2, r3
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	611a      	str	r2, [r3, #16]
 8005156:	e05f      	b.n	8005218 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005158:	897b      	ldrh	r3, [r7, #10]
 800515a:	11db      	asrs	r3, r3, #7
 800515c:	b2db      	uxtb	r3, r3
 800515e:	f003 0306 	and.w	r3, r3, #6
 8005162:	b2db      	uxtb	r3, r3
 8005164:	f063 030f 	orn	r3, r3, #15
 8005168:	b2da      	uxtb	r2, r3
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005170:	683b      	ldr	r3, [r7, #0]
 8005172:	687a      	ldr	r2, [r7, #4]
 8005174:	4930      	ldr	r1, [pc, #192]	@ (8005238 <I2C_MasterRequestRead+0x194>)
 8005176:	68f8      	ldr	r0, [r7, #12]
 8005178:	f000 f8dc 	bl	8005334 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800517c:	4603      	mov	r3, r0
 800517e:	2b00      	cmp	r3, #0
 8005180:	d001      	beq.n	8005186 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8005182:	2301      	movs	r3, #1
 8005184:	e054      	b.n	8005230 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005186:	897b      	ldrh	r3, [r7, #10]
 8005188:	b2da      	uxtb	r2, r3
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005190:	683b      	ldr	r3, [r7, #0]
 8005192:	687a      	ldr	r2, [r7, #4]
 8005194:	4929      	ldr	r1, [pc, #164]	@ (800523c <I2C_MasterRequestRead+0x198>)
 8005196:	68f8      	ldr	r0, [r7, #12]
 8005198:	f000 f8cc 	bl	8005334 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800519c:	4603      	mov	r3, r0
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d001      	beq.n	80051a6 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80051a2:	2301      	movs	r3, #1
 80051a4:	e044      	b.n	8005230 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80051a6:	2300      	movs	r3, #0
 80051a8:	613b      	str	r3, [r7, #16]
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	695b      	ldr	r3, [r3, #20]
 80051b0:	613b      	str	r3, [r7, #16]
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	699b      	ldr	r3, [r3, #24]
 80051b8:	613b      	str	r3, [r7, #16]
 80051ba:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	681a      	ldr	r2, [r3, #0]
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80051ca:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80051cc:	683b      	ldr	r3, [r7, #0]
 80051ce:	9300      	str	r3, [sp, #0]
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	2200      	movs	r2, #0
 80051d4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80051d8:	68f8      	ldr	r0, [r7, #12]
 80051da:	f000 f831 	bl	8005240 <I2C_WaitOnFlagUntilTimeout>
 80051de:	4603      	mov	r3, r0
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d00d      	beq.n	8005200 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80051ee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80051f2:	d103      	bne.n	80051fc <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80051fa:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 80051fc:	2303      	movs	r3, #3
 80051fe:	e017      	b.n	8005230 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8005200:	897b      	ldrh	r3, [r7, #10]
 8005202:	11db      	asrs	r3, r3, #7
 8005204:	b2db      	uxtb	r3, r3
 8005206:	f003 0306 	and.w	r3, r3, #6
 800520a:	b2db      	uxtb	r3, r3
 800520c:	f063 030e 	orn	r3, r3, #14
 8005210:	b2da      	uxtb	r2, r3
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005218:	683b      	ldr	r3, [r7, #0]
 800521a:	687a      	ldr	r2, [r7, #4]
 800521c:	4907      	ldr	r1, [pc, #28]	@ (800523c <I2C_MasterRequestRead+0x198>)
 800521e:	68f8      	ldr	r0, [r7, #12]
 8005220:	f000 f888 	bl	8005334 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005224:	4603      	mov	r3, r0
 8005226:	2b00      	cmp	r3, #0
 8005228:	d001      	beq.n	800522e <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 800522a:	2301      	movs	r3, #1
 800522c:	e000      	b.n	8005230 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 800522e:	2300      	movs	r3, #0
}
 8005230:	4618      	mov	r0, r3
 8005232:	3718      	adds	r7, #24
 8005234:	46bd      	mov	sp, r7
 8005236:	bd80      	pop	{r7, pc}
 8005238:	00010008 	.word	0x00010008
 800523c:	00010002 	.word	0x00010002

08005240 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005240:	b580      	push	{r7, lr}
 8005242:	b084      	sub	sp, #16
 8005244:	af00      	add	r7, sp, #0
 8005246:	60f8      	str	r0, [r7, #12]
 8005248:	60b9      	str	r1, [r7, #8]
 800524a:	603b      	str	r3, [r7, #0]
 800524c:	4613      	mov	r3, r2
 800524e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005250:	e048      	b.n	80052e4 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005252:	683b      	ldr	r3, [r7, #0]
 8005254:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005258:	d044      	beq.n	80052e4 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800525a:	f7fc fd11 	bl	8001c80 <HAL_GetTick>
 800525e:	4602      	mov	r2, r0
 8005260:	69bb      	ldr	r3, [r7, #24]
 8005262:	1ad3      	subs	r3, r2, r3
 8005264:	683a      	ldr	r2, [r7, #0]
 8005266:	429a      	cmp	r2, r3
 8005268:	d302      	bcc.n	8005270 <I2C_WaitOnFlagUntilTimeout+0x30>
 800526a:	683b      	ldr	r3, [r7, #0]
 800526c:	2b00      	cmp	r3, #0
 800526e:	d139      	bne.n	80052e4 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005270:	68bb      	ldr	r3, [r7, #8]
 8005272:	0c1b      	lsrs	r3, r3, #16
 8005274:	b2db      	uxtb	r3, r3
 8005276:	2b01      	cmp	r3, #1
 8005278:	d10d      	bne.n	8005296 <I2C_WaitOnFlagUntilTimeout+0x56>
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	695b      	ldr	r3, [r3, #20]
 8005280:	43da      	mvns	r2, r3
 8005282:	68bb      	ldr	r3, [r7, #8]
 8005284:	4013      	ands	r3, r2
 8005286:	b29b      	uxth	r3, r3
 8005288:	2b00      	cmp	r3, #0
 800528a:	bf0c      	ite	eq
 800528c:	2301      	moveq	r3, #1
 800528e:	2300      	movne	r3, #0
 8005290:	b2db      	uxtb	r3, r3
 8005292:	461a      	mov	r2, r3
 8005294:	e00c      	b.n	80052b0 <I2C_WaitOnFlagUntilTimeout+0x70>
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	699b      	ldr	r3, [r3, #24]
 800529c:	43da      	mvns	r2, r3
 800529e:	68bb      	ldr	r3, [r7, #8]
 80052a0:	4013      	ands	r3, r2
 80052a2:	b29b      	uxth	r3, r3
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	bf0c      	ite	eq
 80052a8:	2301      	moveq	r3, #1
 80052aa:	2300      	movne	r3, #0
 80052ac:	b2db      	uxtb	r3, r3
 80052ae:	461a      	mov	r2, r3
 80052b0:	79fb      	ldrb	r3, [r7, #7]
 80052b2:	429a      	cmp	r2, r3
 80052b4:	d116      	bne.n	80052e4 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	2200      	movs	r2, #0
 80052ba:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	2220      	movs	r2, #32
 80052c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	2200      	movs	r2, #0
 80052c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052d0:	f043 0220 	orr.w	r2, r3, #32
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	2200      	movs	r2, #0
 80052dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80052e0:	2301      	movs	r3, #1
 80052e2:	e023      	b.n	800532c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80052e4:	68bb      	ldr	r3, [r7, #8]
 80052e6:	0c1b      	lsrs	r3, r3, #16
 80052e8:	b2db      	uxtb	r3, r3
 80052ea:	2b01      	cmp	r3, #1
 80052ec:	d10d      	bne.n	800530a <I2C_WaitOnFlagUntilTimeout+0xca>
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	695b      	ldr	r3, [r3, #20]
 80052f4:	43da      	mvns	r2, r3
 80052f6:	68bb      	ldr	r3, [r7, #8]
 80052f8:	4013      	ands	r3, r2
 80052fa:	b29b      	uxth	r3, r3
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	bf0c      	ite	eq
 8005300:	2301      	moveq	r3, #1
 8005302:	2300      	movne	r3, #0
 8005304:	b2db      	uxtb	r3, r3
 8005306:	461a      	mov	r2, r3
 8005308:	e00c      	b.n	8005324 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	699b      	ldr	r3, [r3, #24]
 8005310:	43da      	mvns	r2, r3
 8005312:	68bb      	ldr	r3, [r7, #8]
 8005314:	4013      	ands	r3, r2
 8005316:	b29b      	uxth	r3, r3
 8005318:	2b00      	cmp	r3, #0
 800531a:	bf0c      	ite	eq
 800531c:	2301      	moveq	r3, #1
 800531e:	2300      	movne	r3, #0
 8005320:	b2db      	uxtb	r3, r3
 8005322:	461a      	mov	r2, r3
 8005324:	79fb      	ldrb	r3, [r7, #7]
 8005326:	429a      	cmp	r2, r3
 8005328:	d093      	beq.n	8005252 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800532a:	2300      	movs	r3, #0
}
 800532c:	4618      	mov	r0, r3
 800532e:	3710      	adds	r7, #16
 8005330:	46bd      	mov	sp, r7
 8005332:	bd80      	pop	{r7, pc}

08005334 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005334:	b580      	push	{r7, lr}
 8005336:	b084      	sub	sp, #16
 8005338:	af00      	add	r7, sp, #0
 800533a:	60f8      	str	r0, [r7, #12]
 800533c:	60b9      	str	r1, [r7, #8]
 800533e:	607a      	str	r2, [r7, #4]
 8005340:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005342:	e071      	b.n	8005428 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	695b      	ldr	r3, [r3, #20]
 800534a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800534e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005352:	d123      	bne.n	800539c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	681a      	ldr	r2, [r3, #0]
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005362:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800536c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	2200      	movs	r2, #0
 8005372:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	2220      	movs	r2, #32
 8005378:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	2200      	movs	r2, #0
 8005380:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005388:	f043 0204 	orr.w	r2, r3, #4
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	2200      	movs	r2, #0
 8005394:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005398:	2301      	movs	r3, #1
 800539a:	e067      	b.n	800546c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80053a2:	d041      	beq.n	8005428 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80053a4:	f7fc fc6c 	bl	8001c80 <HAL_GetTick>
 80053a8:	4602      	mov	r2, r0
 80053aa:	683b      	ldr	r3, [r7, #0]
 80053ac:	1ad3      	subs	r3, r2, r3
 80053ae:	687a      	ldr	r2, [r7, #4]
 80053b0:	429a      	cmp	r2, r3
 80053b2:	d302      	bcc.n	80053ba <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d136      	bne.n	8005428 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80053ba:	68bb      	ldr	r3, [r7, #8]
 80053bc:	0c1b      	lsrs	r3, r3, #16
 80053be:	b2db      	uxtb	r3, r3
 80053c0:	2b01      	cmp	r3, #1
 80053c2:	d10c      	bne.n	80053de <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	695b      	ldr	r3, [r3, #20]
 80053ca:	43da      	mvns	r2, r3
 80053cc:	68bb      	ldr	r3, [r7, #8]
 80053ce:	4013      	ands	r3, r2
 80053d0:	b29b      	uxth	r3, r3
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	bf14      	ite	ne
 80053d6:	2301      	movne	r3, #1
 80053d8:	2300      	moveq	r3, #0
 80053da:	b2db      	uxtb	r3, r3
 80053dc:	e00b      	b.n	80053f6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	699b      	ldr	r3, [r3, #24]
 80053e4:	43da      	mvns	r2, r3
 80053e6:	68bb      	ldr	r3, [r7, #8]
 80053e8:	4013      	ands	r3, r2
 80053ea:	b29b      	uxth	r3, r3
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	bf14      	ite	ne
 80053f0:	2301      	movne	r3, #1
 80053f2:	2300      	moveq	r3, #0
 80053f4:	b2db      	uxtb	r3, r3
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d016      	beq.n	8005428 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	2200      	movs	r2, #0
 80053fe:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	2220      	movs	r2, #32
 8005404:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	2200      	movs	r2, #0
 800540c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005414:	f043 0220 	orr.w	r2, r3, #32
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	2200      	movs	r2, #0
 8005420:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005424:	2301      	movs	r3, #1
 8005426:	e021      	b.n	800546c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005428:	68bb      	ldr	r3, [r7, #8]
 800542a:	0c1b      	lsrs	r3, r3, #16
 800542c:	b2db      	uxtb	r3, r3
 800542e:	2b01      	cmp	r3, #1
 8005430:	d10c      	bne.n	800544c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	695b      	ldr	r3, [r3, #20]
 8005438:	43da      	mvns	r2, r3
 800543a:	68bb      	ldr	r3, [r7, #8]
 800543c:	4013      	ands	r3, r2
 800543e:	b29b      	uxth	r3, r3
 8005440:	2b00      	cmp	r3, #0
 8005442:	bf14      	ite	ne
 8005444:	2301      	movne	r3, #1
 8005446:	2300      	moveq	r3, #0
 8005448:	b2db      	uxtb	r3, r3
 800544a:	e00b      	b.n	8005464 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	699b      	ldr	r3, [r3, #24]
 8005452:	43da      	mvns	r2, r3
 8005454:	68bb      	ldr	r3, [r7, #8]
 8005456:	4013      	ands	r3, r2
 8005458:	b29b      	uxth	r3, r3
 800545a:	2b00      	cmp	r3, #0
 800545c:	bf14      	ite	ne
 800545e:	2301      	movne	r3, #1
 8005460:	2300      	moveq	r3, #0
 8005462:	b2db      	uxtb	r3, r3
 8005464:	2b00      	cmp	r3, #0
 8005466:	f47f af6d 	bne.w	8005344 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800546a:	2300      	movs	r3, #0
}
 800546c:	4618      	mov	r0, r3
 800546e:	3710      	adds	r7, #16
 8005470:	46bd      	mov	sp, r7
 8005472:	bd80      	pop	{r7, pc}

08005474 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005474:	b580      	push	{r7, lr}
 8005476:	b084      	sub	sp, #16
 8005478:	af00      	add	r7, sp, #0
 800547a:	60f8      	str	r0, [r7, #12]
 800547c:	60b9      	str	r1, [r7, #8]
 800547e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005480:	e034      	b.n	80054ec <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005482:	68f8      	ldr	r0, [r7, #12]
 8005484:	f000 f8e3 	bl	800564e <I2C_IsAcknowledgeFailed>
 8005488:	4603      	mov	r3, r0
 800548a:	2b00      	cmp	r3, #0
 800548c:	d001      	beq.n	8005492 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800548e:	2301      	movs	r3, #1
 8005490:	e034      	b.n	80054fc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005492:	68bb      	ldr	r3, [r7, #8]
 8005494:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005498:	d028      	beq.n	80054ec <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800549a:	f7fc fbf1 	bl	8001c80 <HAL_GetTick>
 800549e:	4602      	mov	r2, r0
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	1ad3      	subs	r3, r2, r3
 80054a4:	68ba      	ldr	r2, [r7, #8]
 80054a6:	429a      	cmp	r2, r3
 80054a8:	d302      	bcc.n	80054b0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80054aa:	68bb      	ldr	r3, [r7, #8]
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d11d      	bne.n	80054ec <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	695b      	ldr	r3, [r3, #20]
 80054b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80054ba:	2b80      	cmp	r3, #128	@ 0x80
 80054bc:	d016      	beq.n	80054ec <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	2200      	movs	r2, #0
 80054c2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	2220      	movs	r2, #32
 80054c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	2200      	movs	r2, #0
 80054d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054d8:	f043 0220 	orr.w	r2, r3, #32
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	2200      	movs	r2, #0
 80054e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80054e8:	2301      	movs	r3, #1
 80054ea:	e007      	b.n	80054fc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	695b      	ldr	r3, [r3, #20]
 80054f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80054f6:	2b80      	cmp	r3, #128	@ 0x80
 80054f8:	d1c3      	bne.n	8005482 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80054fa:	2300      	movs	r3, #0
}
 80054fc:	4618      	mov	r0, r3
 80054fe:	3710      	adds	r7, #16
 8005500:	46bd      	mov	sp, r7
 8005502:	bd80      	pop	{r7, pc}

08005504 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005504:	b580      	push	{r7, lr}
 8005506:	b084      	sub	sp, #16
 8005508:	af00      	add	r7, sp, #0
 800550a:	60f8      	str	r0, [r7, #12]
 800550c:	60b9      	str	r1, [r7, #8]
 800550e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005510:	e034      	b.n	800557c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005512:	68f8      	ldr	r0, [r7, #12]
 8005514:	f000 f89b 	bl	800564e <I2C_IsAcknowledgeFailed>
 8005518:	4603      	mov	r3, r0
 800551a:	2b00      	cmp	r3, #0
 800551c:	d001      	beq.n	8005522 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800551e:	2301      	movs	r3, #1
 8005520:	e034      	b.n	800558c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005522:	68bb      	ldr	r3, [r7, #8]
 8005524:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005528:	d028      	beq.n	800557c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800552a:	f7fc fba9 	bl	8001c80 <HAL_GetTick>
 800552e:	4602      	mov	r2, r0
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	1ad3      	subs	r3, r2, r3
 8005534:	68ba      	ldr	r2, [r7, #8]
 8005536:	429a      	cmp	r2, r3
 8005538:	d302      	bcc.n	8005540 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800553a:	68bb      	ldr	r3, [r7, #8]
 800553c:	2b00      	cmp	r3, #0
 800553e:	d11d      	bne.n	800557c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	695b      	ldr	r3, [r3, #20]
 8005546:	f003 0304 	and.w	r3, r3, #4
 800554a:	2b04      	cmp	r3, #4
 800554c:	d016      	beq.n	800557c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	2200      	movs	r2, #0
 8005552:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	2220      	movs	r2, #32
 8005558:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	2200      	movs	r2, #0
 8005560:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005568:	f043 0220 	orr.w	r2, r3, #32
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	2200      	movs	r2, #0
 8005574:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005578:	2301      	movs	r3, #1
 800557a:	e007      	b.n	800558c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	695b      	ldr	r3, [r3, #20]
 8005582:	f003 0304 	and.w	r3, r3, #4
 8005586:	2b04      	cmp	r3, #4
 8005588:	d1c3      	bne.n	8005512 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800558a:	2300      	movs	r3, #0
}
 800558c:	4618      	mov	r0, r3
 800558e:	3710      	adds	r7, #16
 8005590:	46bd      	mov	sp, r7
 8005592:	bd80      	pop	{r7, pc}

08005594 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005594:	b580      	push	{r7, lr}
 8005596:	b084      	sub	sp, #16
 8005598:	af00      	add	r7, sp, #0
 800559a:	60f8      	str	r0, [r7, #12]
 800559c:	60b9      	str	r1, [r7, #8]
 800559e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80055a0:	e049      	b.n	8005636 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	695b      	ldr	r3, [r3, #20]
 80055a8:	f003 0310 	and.w	r3, r3, #16
 80055ac:	2b10      	cmp	r3, #16
 80055ae:	d119      	bne.n	80055e4 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	f06f 0210 	mvn.w	r2, #16
 80055b8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	2200      	movs	r2, #0
 80055be:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	2220      	movs	r2, #32
 80055c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	2200      	movs	r2, #0
 80055cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	2200      	movs	r2, #0
 80055dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80055e0:	2301      	movs	r3, #1
 80055e2:	e030      	b.n	8005646 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80055e4:	f7fc fb4c 	bl	8001c80 <HAL_GetTick>
 80055e8:	4602      	mov	r2, r0
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	1ad3      	subs	r3, r2, r3
 80055ee:	68ba      	ldr	r2, [r7, #8]
 80055f0:	429a      	cmp	r2, r3
 80055f2:	d302      	bcc.n	80055fa <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80055f4:	68bb      	ldr	r3, [r7, #8]
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d11d      	bne.n	8005636 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	695b      	ldr	r3, [r3, #20]
 8005600:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005604:	2b40      	cmp	r3, #64	@ 0x40
 8005606:	d016      	beq.n	8005636 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	2200      	movs	r2, #0
 800560c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	2220      	movs	r2, #32
 8005612:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	2200      	movs	r2, #0
 800561a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005622:	f043 0220 	orr.w	r2, r3, #32
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	2200      	movs	r2, #0
 800562e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8005632:	2301      	movs	r3, #1
 8005634:	e007      	b.n	8005646 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	695b      	ldr	r3, [r3, #20]
 800563c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005640:	2b40      	cmp	r3, #64	@ 0x40
 8005642:	d1ae      	bne.n	80055a2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005644:	2300      	movs	r3, #0
}
 8005646:	4618      	mov	r0, r3
 8005648:	3710      	adds	r7, #16
 800564a:	46bd      	mov	sp, r7
 800564c:	bd80      	pop	{r7, pc}

0800564e <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800564e:	b480      	push	{r7}
 8005650:	b083      	sub	sp, #12
 8005652:	af00      	add	r7, sp, #0
 8005654:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	695b      	ldr	r3, [r3, #20]
 800565c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005660:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005664:	d11b      	bne.n	800569e <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800566e:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	2200      	movs	r2, #0
 8005674:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	2220      	movs	r2, #32
 800567a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	2200      	movs	r2, #0
 8005682:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800568a:	f043 0204 	orr.w	r2, r3, #4
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	2200      	movs	r2, #0
 8005696:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800569a:	2301      	movs	r3, #1
 800569c:	e000      	b.n	80056a0 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800569e:	2300      	movs	r3, #0
}
 80056a0:	4618      	mov	r0, r3
 80056a2:	370c      	adds	r7, #12
 80056a4:	46bd      	mov	sp, r7
 80056a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056aa:	4770      	bx	lr

080056ac <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80056ac:	b580      	push	{r7, lr}
 80056ae:	b086      	sub	sp, #24
 80056b0:	af00      	add	r7, sp, #0
 80056b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d101      	bne.n	80056be <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80056ba:	2301      	movs	r3, #1
 80056bc:	e267      	b.n	8005b8e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	f003 0301 	and.w	r3, r3, #1
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d075      	beq.n	80057b6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80056ca:	4b88      	ldr	r3, [pc, #544]	@ (80058ec <HAL_RCC_OscConfig+0x240>)
 80056cc:	689b      	ldr	r3, [r3, #8]
 80056ce:	f003 030c 	and.w	r3, r3, #12
 80056d2:	2b04      	cmp	r3, #4
 80056d4:	d00c      	beq.n	80056f0 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80056d6:	4b85      	ldr	r3, [pc, #532]	@ (80058ec <HAL_RCC_OscConfig+0x240>)
 80056d8:	689b      	ldr	r3, [r3, #8]
 80056da:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80056de:	2b08      	cmp	r3, #8
 80056e0:	d112      	bne.n	8005708 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80056e2:	4b82      	ldr	r3, [pc, #520]	@ (80058ec <HAL_RCC_OscConfig+0x240>)
 80056e4:	685b      	ldr	r3, [r3, #4]
 80056e6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80056ea:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80056ee:	d10b      	bne.n	8005708 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80056f0:	4b7e      	ldr	r3, [pc, #504]	@ (80058ec <HAL_RCC_OscConfig+0x240>)
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d05b      	beq.n	80057b4 <HAL_RCC_OscConfig+0x108>
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	685b      	ldr	r3, [r3, #4]
 8005700:	2b00      	cmp	r3, #0
 8005702:	d157      	bne.n	80057b4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005704:	2301      	movs	r3, #1
 8005706:	e242      	b.n	8005b8e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	685b      	ldr	r3, [r3, #4]
 800570c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005710:	d106      	bne.n	8005720 <HAL_RCC_OscConfig+0x74>
 8005712:	4b76      	ldr	r3, [pc, #472]	@ (80058ec <HAL_RCC_OscConfig+0x240>)
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	4a75      	ldr	r2, [pc, #468]	@ (80058ec <HAL_RCC_OscConfig+0x240>)
 8005718:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800571c:	6013      	str	r3, [r2, #0]
 800571e:	e01d      	b.n	800575c <HAL_RCC_OscConfig+0xb0>
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	685b      	ldr	r3, [r3, #4]
 8005724:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005728:	d10c      	bne.n	8005744 <HAL_RCC_OscConfig+0x98>
 800572a:	4b70      	ldr	r3, [pc, #448]	@ (80058ec <HAL_RCC_OscConfig+0x240>)
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	4a6f      	ldr	r2, [pc, #444]	@ (80058ec <HAL_RCC_OscConfig+0x240>)
 8005730:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005734:	6013      	str	r3, [r2, #0]
 8005736:	4b6d      	ldr	r3, [pc, #436]	@ (80058ec <HAL_RCC_OscConfig+0x240>)
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	4a6c      	ldr	r2, [pc, #432]	@ (80058ec <HAL_RCC_OscConfig+0x240>)
 800573c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005740:	6013      	str	r3, [r2, #0]
 8005742:	e00b      	b.n	800575c <HAL_RCC_OscConfig+0xb0>
 8005744:	4b69      	ldr	r3, [pc, #420]	@ (80058ec <HAL_RCC_OscConfig+0x240>)
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	4a68      	ldr	r2, [pc, #416]	@ (80058ec <HAL_RCC_OscConfig+0x240>)
 800574a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800574e:	6013      	str	r3, [r2, #0]
 8005750:	4b66      	ldr	r3, [pc, #408]	@ (80058ec <HAL_RCC_OscConfig+0x240>)
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	4a65      	ldr	r2, [pc, #404]	@ (80058ec <HAL_RCC_OscConfig+0x240>)
 8005756:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800575a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	685b      	ldr	r3, [r3, #4]
 8005760:	2b00      	cmp	r3, #0
 8005762:	d013      	beq.n	800578c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005764:	f7fc fa8c 	bl	8001c80 <HAL_GetTick>
 8005768:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800576a:	e008      	b.n	800577e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800576c:	f7fc fa88 	bl	8001c80 <HAL_GetTick>
 8005770:	4602      	mov	r2, r0
 8005772:	693b      	ldr	r3, [r7, #16]
 8005774:	1ad3      	subs	r3, r2, r3
 8005776:	2b64      	cmp	r3, #100	@ 0x64
 8005778:	d901      	bls.n	800577e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800577a:	2303      	movs	r3, #3
 800577c:	e207      	b.n	8005b8e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800577e:	4b5b      	ldr	r3, [pc, #364]	@ (80058ec <HAL_RCC_OscConfig+0x240>)
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005786:	2b00      	cmp	r3, #0
 8005788:	d0f0      	beq.n	800576c <HAL_RCC_OscConfig+0xc0>
 800578a:	e014      	b.n	80057b6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800578c:	f7fc fa78 	bl	8001c80 <HAL_GetTick>
 8005790:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005792:	e008      	b.n	80057a6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005794:	f7fc fa74 	bl	8001c80 <HAL_GetTick>
 8005798:	4602      	mov	r2, r0
 800579a:	693b      	ldr	r3, [r7, #16]
 800579c:	1ad3      	subs	r3, r2, r3
 800579e:	2b64      	cmp	r3, #100	@ 0x64
 80057a0:	d901      	bls.n	80057a6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80057a2:	2303      	movs	r3, #3
 80057a4:	e1f3      	b.n	8005b8e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80057a6:	4b51      	ldr	r3, [pc, #324]	@ (80058ec <HAL_RCC_OscConfig+0x240>)
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d1f0      	bne.n	8005794 <HAL_RCC_OscConfig+0xe8>
 80057b2:	e000      	b.n	80057b6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80057b4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	f003 0302 	and.w	r3, r3, #2
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d063      	beq.n	800588a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80057c2:	4b4a      	ldr	r3, [pc, #296]	@ (80058ec <HAL_RCC_OscConfig+0x240>)
 80057c4:	689b      	ldr	r3, [r3, #8]
 80057c6:	f003 030c 	and.w	r3, r3, #12
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d00b      	beq.n	80057e6 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80057ce:	4b47      	ldr	r3, [pc, #284]	@ (80058ec <HAL_RCC_OscConfig+0x240>)
 80057d0:	689b      	ldr	r3, [r3, #8]
 80057d2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80057d6:	2b08      	cmp	r3, #8
 80057d8:	d11c      	bne.n	8005814 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80057da:	4b44      	ldr	r3, [pc, #272]	@ (80058ec <HAL_RCC_OscConfig+0x240>)
 80057dc:	685b      	ldr	r3, [r3, #4]
 80057de:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d116      	bne.n	8005814 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80057e6:	4b41      	ldr	r3, [pc, #260]	@ (80058ec <HAL_RCC_OscConfig+0x240>)
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	f003 0302 	and.w	r3, r3, #2
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d005      	beq.n	80057fe <HAL_RCC_OscConfig+0x152>
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	68db      	ldr	r3, [r3, #12]
 80057f6:	2b01      	cmp	r3, #1
 80057f8:	d001      	beq.n	80057fe <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80057fa:	2301      	movs	r3, #1
 80057fc:	e1c7      	b.n	8005b8e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80057fe:	4b3b      	ldr	r3, [pc, #236]	@ (80058ec <HAL_RCC_OscConfig+0x240>)
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	691b      	ldr	r3, [r3, #16]
 800580a:	00db      	lsls	r3, r3, #3
 800580c:	4937      	ldr	r1, [pc, #220]	@ (80058ec <HAL_RCC_OscConfig+0x240>)
 800580e:	4313      	orrs	r3, r2
 8005810:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005812:	e03a      	b.n	800588a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	68db      	ldr	r3, [r3, #12]
 8005818:	2b00      	cmp	r3, #0
 800581a:	d020      	beq.n	800585e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800581c:	4b34      	ldr	r3, [pc, #208]	@ (80058f0 <HAL_RCC_OscConfig+0x244>)
 800581e:	2201      	movs	r2, #1
 8005820:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005822:	f7fc fa2d 	bl	8001c80 <HAL_GetTick>
 8005826:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005828:	e008      	b.n	800583c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800582a:	f7fc fa29 	bl	8001c80 <HAL_GetTick>
 800582e:	4602      	mov	r2, r0
 8005830:	693b      	ldr	r3, [r7, #16]
 8005832:	1ad3      	subs	r3, r2, r3
 8005834:	2b02      	cmp	r3, #2
 8005836:	d901      	bls.n	800583c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005838:	2303      	movs	r3, #3
 800583a:	e1a8      	b.n	8005b8e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800583c:	4b2b      	ldr	r3, [pc, #172]	@ (80058ec <HAL_RCC_OscConfig+0x240>)
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	f003 0302 	and.w	r3, r3, #2
 8005844:	2b00      	cmp	r3, #0
 8005846:	d0f0      	beq.n	800582a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005848:	4b28      	ldr	r3, [pc, #160]	@ (80058ec <HAL_RCC_OscConfig+0x240>)
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	691b      	ldr	r3, [r3, #16]
 8005854:	00db      	lsls	r3, r3, #3
 8005856:	4925      	ldr	r1, [pc, #148]	@ (80058ec <HAL_RCC_OscConfig+0x240>)
 8005858:	4313      	orrs	r3, r2
 800585a:	600b      	str	r3, [r1, #0]
 800585c:	e015      	b.n	800588a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800585e:	4b24      	ldr	r3, [pc, #144]	@ (80058f0 <HAL_RCC_OscConfig+0x244>)
 8005860:	2200      	movs	r2, #0
 8005862:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005864:	f7fc fa0c 	bl	8001c80 <HAL_GetTick>
 8005868:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800586a:	e008      	b.n	800587e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800586c:	f7fc fa08 	bl	8001c80 <HAL_GetTick>
 8005870:	4602      	mov	r2, r0
 8005872:	693b      	ldr	r3, [r7, #16]
 8005874:	1ad3      	subs	r3, r2, r3
 8005876:	2b02      	cmp	r3, #2
 8005878:	d901      	bls.n	800587e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800587a:	2303      	movs	r3, #3
 800587c:	e187      	b.n	8005b8e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800587e:	4b1b      	ldr	r3, [pc, #108]	@ (80058ec <HAL_RCC_OscConfig+0x240>)
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	f003 0302 	and.w	r3, r3, #2
 8005886:	2b00      	cmp	r3, #0
 8005888:	d1f0      	bne.n	800586c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	f003 0308 	and.w	r3, r3, #8
 8005892:	2b00      	cmp	r3, #0
 8005894:	d036      	beq.n	8005904 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	695b      	ldr	r3, [r3, #20]
 800589a:	2b00      	cmp	r3, #0
 800589c:	d016      	beq.n	80058cc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800589e:	4b15      	ldr	r3, [pc, #84]	@ (80058f4 <HAL_RCC_OscConfig+0x248>)
 80058a0:	2201      	movs	r2, #1
 80058a2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80058a4:	f7fc f9ec 	bl	8001c80 <HAL_GetTick>
 80058a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80058aa:	e008      	b.n	80058be <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80058ac:	f7fc f9e8 	bl	8001c80 <HAL_GetTick>
 80058b0:	4602      	mov	r2, r0
 80058b2:	693b      	ldr	r3, [r7, #16]
 80058b4:	1ad3      	subs	r3, r2, r3
 80058b6:	2b02      	cmp	r3, #2
 80058b8:	d901      	bls.n	80058be <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80058ba:	2303      	movs	r3, #3
 80058bc:	e167      	b.n	8005b8e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80058be:	4b0b      	ldr	r3, [pc, #44]	@ (80058ec <HAL_RCC_OscConfig+0x240>)
 80058c0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80058c2:	f003 0302 	and.w	r3, r3, #2
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d0f0      	beq.n	80058ac <HAL_RCC_OscConfig+0x200>
 80058ca:	e01b      	b.n	8005904 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80058cc:	4b09      	ldr	r3, [pc, #36]	@ (80058f4 <HAL_RCC_OscConfig+0x248>)
 80058ce:	2200      	movs	r2, #0
 80058d0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80058d2:	f7fc f9d5 	bl	8001c80 <HAL_GetTick>
 80058d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80058d8:	e00e      	b.n	80058f8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80058da:	f7fc f9d1 	bl	8001c80 <HAL_GetTick>
 80058de:	4602      	mov	r2, r0
 80058e0:	693b      	ldr	r3, [r7, #16]
 80058e2:	1ad3      	subs	r3, r2, r3
 80058e4:	2b02      	cmp	r3, #2
 80058e6:	d907      	bls.n	80058f8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80058e8:	2303      	movs	r3, #3
 80058ea:	e150      	b.n	8005b8e <HAL_RCC_OscConfig+0x4e2>
 80058ec:	40023800 	.word	0x40023800
 80058f0:	42470000 	.word	0x42470000
 80058f4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80058f8:	4b88      	ldr	r3, [pc, #544]	@ (8005b1c <HAL_RCC_OscConfig+0x470>)
 80058fa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80058fc:	f003 0302 	and.w	r3, r3, #2
 8005900:	2b00      	cmp	r3, #0
 8005902:	d1ea      	bne.n	80058da <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	f003 0304 	and.w	r3, r3, #4
 800590c:	2b00      	cmp	r3, #0
 800590e:	f000 8097 	beq.w	8005a40 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005912:	2300      	movs	r3, #0
 8005914:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005916:	4b81      	ldr	r3, [pc, #516]	@ (8005b1c <HAL_RCC_OscConfig+0x470>)
 8005918:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800591a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800591e:	2b00      	cmp	r3, #0
 8005920:	d10f      	bne.n	8005942 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005922:	2300      	movs	r3, #0
 8005924:	60bb      	str	r3, [r7, #8]
 8005926:	4b7d      	ldr	r3, [pc, #500]	@ (8005b1c <HAL_RCC_OscConfig+0x470>)
 8005928:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800592a:	4a7c      	ldr	r2, [pc, #496]	@ (8005b1c <HAL_RCC_OscConfig+0x470>)
 800592c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005930:	6413      	str	r3, [r2, #64]	@ 0x40
 8005932:	4b7a      	ldr	r3, [pc, #488]	@ (8005b1c <HAL_RCC_OscConfig+0x470>)
 8005934:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005936:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800593a:	60bb      	str	r3, [r7, #8]
 800593c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800593e:	2301      	movs	r3, #1
 8005940:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005942:	4b77      	ldr	r3, [pc, #476]	@ (8005b20 <HAL_RCC_OscConfig+0x474>)
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800594a:	2b00      	cmp	r3, #0
 800594c:	d118      	bne.n	8005980 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800594e:	4b74      	ldr	r3, [pc, #464]	@ (8005b20 <HAL_RCC_OscConfig+0x474>)
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	4a73      	ldr	r2, [pc, #460]	@ (8005b20 <HAL_RCC_OscConfig+0x474>)
 8005954:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005958:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800595a:	f7fc f991 	bl	8001c80 <HAL_GetTick>
 800595e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005960:	e008      	b.n	8005974 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005962:	f7fc f98d 	bl	8001c80 <HAL_GetTick>
 8005966:	4602      	mov	r2, r0
 8005968:	693b      	ldr	r3, [r7, #16]
 800596a:	1ad3      	subs	r3, r2, r3
 800596c:	2b02      	cmp	r3, #2
 800596e:	d901      	bls.n	8005974 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005970:	2303      	movs	r3, #3
 8005972:	e10c      	b.n	8005b8e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005974:	4b6a      	ldr	r3, [pc, #424]	@ (8005b20 <HAL_RCC_OscConfig+0x474>)
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800597c:	2b00      	cmp	r3, #0
 800597e:	d0f0      	beq.n	8005962 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	689b      	ldr	r3, [r3, #8]
 8005984:	2b01      	cmp	r3, #1
 8005986:	d106      	bne.n	8005996 <HAL_RCC_OscConfig+0x2ea>
 8005988:	4b64      	ldr	r3, [pc, #400]	@ (8005b1c <HAL_RCC_OscConfig+0x470>)
 800598a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800598c:	4a63      	ldr	r2, [pc, #396]	@ (8005b1c <HAL_RCC_OscConfig+0x470>)
 800598e:	f043 0301 	orr.w	r3, r3, #1
 8005992:	6713      	str	r3, [r2, #112]	@ 0x70
 8005994:	e01c      	b.n	80059d0 <HAL_RCC_OscConfig+0x324>
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	689b      	ldr	r3, [r3, #8]
 800599a:	2b05      	cmp	r3, #5
 800599c:	d10c      	bne.n	80059b8 <HAL_RCC_OscConfig+0x30c>
 800599e:	4b5f      	ldr	r3, [pc, #380]	@ (8005b1c <HAL_RCC_OscConfig+0x470>)
 80059a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059a2:	4a5e      	ldr	r2, [pc, #376]	@ (8005b1c <HAL_RCC_OscConfig+0x470>)
 80059a4:	f043 0304 	orr.w	r3, r3, #4
 80059a8:	6713      	str	r3, [r2, #112]	@ 0x70
 80059aa:	4b5c      	ldr	r3, [pc, #368]	@ (8005b1c <HAL_RCC_OscConfig+0x470>)
 80059ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059ae:	4a5b      	ldr	r2, [pc, #364]	@ (8005b1c <HAL_RCC_OscConfig+0x470>)
 80059b0:	f043 0301 	orr.w	r3, r3, #1
 80059b4:	6713      	str	r3, [r2, #112]	@ 0x70
 80059b6:	e00b      	b.n	80059d0 <HAL_RCC_OscConfig+0x324>
 80059b8:	4b58      	ldr	r3, [pc, #352]	@ (8005b1c <HAL_RCC_OscConfig+0x470>)
 80059ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059bc:	4a57      	ldr	r2, [pc, #348]	@ (8005b1c <HAL_RCC_OscConfig+0x470>)
 80059be:	f023 0301 	bic.w	r3, r3, #1
 80059c2:	6713      	str	r3, [r2, #112]	@ 0x70
 80059c4:	4b55      	ldr	r3, [pc, #340]	@ (8005b1c <HAL_RCC_OscConfig+0x470>)
 80059c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059c8:	4a54      	ldr	r2, [pc, #336]	@ (8005b1c <HAL_RCC_OscConfig+0x470>)
 80059ca:	f023 0304 	bic.w	r3, r3, #4
 80059ce:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	689b      	ldr	r3, [r3, #8]
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d015      	beq.n	8005a04 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80059d8:	f7fc f952 	bl	8001c80 <HAL_GetTick>
 80059dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80059de:	e00a      	b.n	80059f6 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80059e0:	f7fc f94e 	bl	8001c80 <HAL_GetTick>
 80059e4:	4602      	mov	r2, r0
 80059e6:	693b      	ldr	r3, [r7, #16]
 80059e8:	1ad3      	subs	r3, r2, r3
 80059ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80059ee:	4293      	cmp	r3, r2
 80059f0:	d901      	bls.n	80059f6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80059f2:	2303      	movs	r3, #3
 80059f4:	e0cb      	b.n	8005b8e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80059f6:	4b49      	ldr	r3, [pc, #292]	@ (8005b1c <HAL_RCC_OscConfig+0x470>)
 80059f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059fa:	f003 0302 	and.w	r3, r3, #2
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d0ee      	beq.n	80059e0 <HAL_RCC_OscConfig+0x334>
 8005a02:	e014      	b.n	8005a2e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005a04:	f7fc f93c 	bl	8001c80 <HAL_GetTick>
 8005a08:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005a0a:	e00a      	b.n	8005a22 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a0c:	f7fc f938 	bl	8001c80 <HAL_GetTick>
 8005a10:	4602      	mov	r2, r0
 8005a12:	693b      	ldr	r3, [r7, #16]
 8005a14:	1ad3      	subs	r3, r2, r3
 8005a16:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005a1a:	4293      	cmp	r3, r2
 8005a1c:	d901      	bls.n	8005a22 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005a1e:	2303      	movs	r3, #3
 8005a20:	e0b5      	b.n	8005b8e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005a22:	4b3e      	ldr	r3, [pc, #248]	@ (8005b1c <HAL_RCC_OscConfig+0x470>)
 8005a24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a26:	f003 0302 	and.w	r3, r3, #2
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d1ee      	bne.n	8005a0c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005a2e:	7dfb      	ldrb	r3, [r7, #23]
 8005a30:	2b01      	cmp	r3, #1
 8005a32:	d105      	bne.n	8005a40 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005a34:	4b39      	ldr	r3, [pc, #228]	@ (8005b1c <HAL_RCC_OscConfig+0x470>)
 8005a36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a38:	4a38      	ldr	r2, [pc, #224]	@ (8005b1c <HAL_RCC_OscConfig+0x470>)
 8005a3a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005a3e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	699b      	ldr	r3, [r3, #24]
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	f000 80a1 	beq.w	8005b8c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005a4a:	4b34      	ldr	r3, [pc, #208]	@ (8005b1c <HAL_RCC_OscConfig+0x470>)
 8005a4c:	689b      	ldr	r3, [r3, #8]
 8005a4e:	f003 030c 	and.w	r3, r3, #12
 8005a52:	2b08      	cmp	r3, #8
 8005a54:	d05c      	beq.n	8005b10 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	699b      	ldr	r3, [r3, #24]
 8005a5a:	2b02      	cmp	r3, #2
 8005a5c:	d141      	bne.n	8005ae2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005a5e:	4b31      	ldr	r3, [pc, #196]	@ (8005b24 <HAL_RCC_OscConfig+0x478>)
 8005a60:	2200      	movs	r2, #0
 8005a62:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a64:	f7fc f90c 	bl	8001c80 <HAL_GetTick>
 8005a68:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005a6a:	e008      	b.n	8005a7e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005a6c:	f7fc f908 	bl	8001c80 <HAL_GetTick>
 8005a70:	4602      	mov	r2, r0
 8005a72:	693b      	ldr	r3, [r7, #16]
 8005a74:	1ad3      	subs	r3, r2, r3
 8005a76:	2b02      	cmp	r3, #2
 8005a78:	d901      	bls.n	8005a7e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005a7a:	2303      	movs	r3, #3
 8005a7c:	e087      	b.n	8005b8e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005a7e:	4b27      	ldr	r3, [pc, #156]	@ (8005b1c <HAL_RCC_OscConfig+0x470>)
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d1f0      	bne.n	8005a6c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	69da      	ldr	r2, [r3, #28]
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	6a1b      	ldr	r3, [r3, #32]
 8005a92:	431a      	orrs	r2, r3
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a98:	019b      	lsls	r3, r3, #6
 8005a9a:	431a      	orrs	r2, r3
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005aa0:	085b      	lsrs	r3, r3, #1
 8005aa2:	3b01      	subs	r3, #1
 8005aa4:	041b      	lsls	r3, r3, #16
 8005aa6:	431a      	orrs	r2, r3
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005aac:	061b      	lsls	r3, r3, #24
 8005aae:	491b      	ldr	r1, [pc, #108]	@ (8005b1c <HAL_RCC_OscConfig+0x470>)
 8005ab0:	4313      	orrs	r3, r2
 8005ab2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005ab4:	4b1b      	ldr	r3, [pc, #108]	@ (8005b24 <HAL_RCC_OscConfig+0x478>)
 8005ab6:	2201      	movs	r2, #1
 8005ab8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005aba:	f7fc f8e1 	bl	8001c80 <HAL_GetTick>
 8005abe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005ac0:	e008      	b.n	8005ad4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005ac2:	f7fc f8dd 	bl	8001c80 <HAL_GetTick>
 8005ac6:	4602      	mov	r2, r0
 8005ac8:	693b      	ldr	r3, [r7, #16]
 8005aca:	1ad3      	subs	r3, r2, r3
 8005acc:	2b02      	cmp	r3, #2
 8005ace:	d901      	bls.n	8005ad4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005ad0:	2303      	movs	r3, #3
 8005ad2:	e05c      	b.n	8005b8e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005ad4:	4b11      	ldr	r3, [pc, #68]	@ (8005b1c <HAL_RCC_OscConfig+0x470>)
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d0f0      	beq.n	8005ac2 <HAL_RCC_OscConfig+0x416>
 8005ae0:	e054      	b.n	8005b8c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005ae2:	4b10      	ldr	r3, [pc, #64]	@ (8005b24 <HAL_RCC_OscConfig+0x478>)
 8005ae4:	2200      	movs	r2, #0
 8005ae6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ae8:	f7fc f8ca 	bl	8001c80 <HAL_GetTick>
 8005aec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005aee:	e008      	b.n	8005b02 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005af0:	f7fc f8c6 	bl	8001c80 <HAL_GetTick>
 8005af4:	4602      	mov	r2, r0
 8005af6:	693b      	ldr	r3, [r7, #16]
 8005af8:	1ad3      	subs	r3, r2, r3
 8005afa:	2b02      	cmp	r3, #2
 8005afc:	d901      	bls.n	8005b02 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005afe:	2303      	movs	r3, #3
 8005b00:	e045      	b.n	8005b8e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005b02:	4b06      	ldr	r3, [pc, #24]	@ (8005b1c <HAL_RCC_OscConfig+0x470>)
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d1f0      	bne.n	8005af0 <HAL_RCC_OscConfig+0x444>
 8005b0e:	e03d      	b.n	8005b8c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	699b      	ldr	r3, [r3, #24]
 8005b14:	2b01      	cmp	r3, #1
 8005b16:	d107      	bne.n	8005b28 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005b18:	2301      	movs	r3, #1
 8005b1a:	e038      	b.n	8005b8e <HAL_RCC_OscConfig+0x4e2>
 8005b1c:	40023800 	.word	0x40023800
 8005b20:	40007000 	.word	0x40007000
 8005b24:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005b28:	4b1b      	ldr	r3, [pc, #108]	@ (8005b98 <HAL_RCC_OscConfig+0x4ec>)
 8005b2a:	685b      	ldr	r3, [r3, #4]
 8005b2c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	699b      	ldr	r3, [r3, #24]
 8005b32:	2b01      	cmp	r3, #1
 8005b34:	d028      	beq.n	8005b88 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005b40:	429a      	cmp	r2, r3
 8005b42:	d121      	bne.n	8005b88 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b4e:	429a      	cmp	r2, r3
 8005b50:	d11a      	bne.n	8005b88 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005b52:	68fa      	ldr	r2, [r7, #12]
 8005b54:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005b58:	4013      	ands	r3, r2
 8005b5a:	687a      	ldr	r2, [r7, #4]
 8005b5c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005b5e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005b60:	4293      	cmp	r3, r2
 8005b62:	d111      	bne.n	8005b88 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b6e:	085b      	lsrs	r3, r3, #1
 8005b70:	3b01      	subs	r3, #1
 8005b72:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005b74:	429a      	cmp	r2, r3
 8005b76:	d107      	bne.n	8005b88 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b82:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005b84:	429a      	cmp	r2, r3
 8005b86:	d001      	beq.n	8005b8c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005b88:	2301      	movs	r3, #1
 8005b8a:	e000      	b.n	8005b8e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005b8c:	2300      	movs	r3, #0
}
 8005b8e:	4618      	mov	r0, r3
 8005b90:	3718      	adds	r7, #24
 8005b92:	46bd      	mov	sp, r7
 8005b94:	bd80      	pop	{r7, pc}
 8005b96:	bf00      	nop
 8005b98:	40023800 	.word	0x40023800

08005b9c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005b9c:	b580      	push	{r7, lr}
 8005b9e:	b084      	sub	sp, #16
 8005ba0:	af00      	add	r7, sp, #0
 8005ba2:	6078      	str	r0, [r7, #4]
 8005ba4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d101      	bne.n	8005bb0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005bac:	2301      	movs	r3, #1
 8005bae:	e0cc      	b.n	8005d4a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005bb0:	4b68      	ldr	r3, [pc, #416]	@ (8005d54 <HAL_RCC_ClockConfig+0x1b8>)
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	f003 0307 	and.w	r3, r3, #7
 8005bb8:	683a      	ldr	r2, [r7, #0]
 8005bba:	429a      	cmp	r2, r3
 8005bbc:	d90c      	bls.n	8005bd8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005bbe:	4b65      	ldr	r3, [pc, #404]	@ (8005d54 <HAL_RCC_ClockConfig+0x1b8>)
 8005bc0:	683a      	ldr	r2, [r7, #0]
 8005bc2:	b2d2      	uxtb	r2, r2
 8005bc4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005bc6:	4b63      	ldr	r3, [pc, #396]	@ (8005d54 <HAL_RCC_ClockConfig+0x1b8>)
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	f003 0307 	and.w	r3, r3, #7
 8005bce:	683a      	ldr	r2, [r7, #0]
 8005bd0:	429a      	cmp	r2, r3
 8005bd2:	d001      	beq.n	8005bd8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005bd4:	2301      	movs	r3, #1
 8005bd6:	e0b8      	b.n	8005d4a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	f003 0302 	and.w	r3, r3, #2
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d020      	beq.n	8005c26 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	f003 0304 	and.w	r3, r3, #4
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d005      	beq.n	8005bfc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005bf0:	4b59      	ldr	r3, [pc, #356]	@ (8005d58 <HAL_RCC_ClockConfig+0x1bc>)
 8005bf2:	689b      	ldr	r3, [r3, #8]
 8005bf4:	4a58      	ldr	r2, [pc, #352]	@ (8005d58 <HAL_RCC_ClockConfig+0x1bc>)
 8005bf6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005bfa:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	f003 0308 	and.w	r3, r3, #8
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d005      	beq.n	8005c14 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005c08:	4b53      	ldr	r3, [pc, #332]	@ (8005d58 <HAL_RCC_ClockConfig+0x1bc>)
 8005c0a:	689b      	ldr	r3, [r3, #8]
 8005c0c:	4a52      	ldr	r2, [pc, #328]	@ (8005d58 <HAL_RCC_ClockConfig+0x1bc>)
 8005c0e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005c12:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005c14:	4b50      	ldr	r3, [pc, #320]	@ (8005d58 <HAL_RCC_ClockConfig+0x1bc>)
 8005c16:	689b      	ldr	r3, [r3, #8]
 8005c18:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	689b      	ldr	r3, [r3, #8]
 8005c20:	494d      	ldr	r1, [pc, #308]	@ (8005d58 <HAL_RCC_ClockConfig+0x1bc>)
 8005c22:	4313      	orrs	r3, r2
 8005c24:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	f003 0301 	and.w	r3, r3, #1
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d044      	beq.n	8005cbc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	685b      	ldr	r3, [r3, #4]
 8005c36:	2b01      	cmp	r3, #1
 8005c38:	d107      	bne.n	8005c4a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005c3a:	4b47      	ldr	r3, [pc, #284]	@ (8005d58 <HAL_RCC_ClockConfig+0x1bc>)
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d119      	bne.n	8005c7a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005c46:	2301      	movs	r3, #1
 8005c48:	e07f      	b.n	8005d4a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	685b      	ldr	r3, [r3, #4]
 8005c4e:	2b02      	cmp	r3, #2
 8005c50:	d003      	beq.n	8005c5a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005c56:	2b03      	cmp	r3, #3
 8005c58:	d107      	bne.n	8005c6a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005c5a:	4b3f      	ldr	r3, [pc, #252]	@ (8005d58 <HAL_RCC_ClockConfig+0x1bc>)
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d109      	bne.n	8005c7a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005c66:	2301      	movs	r3, #1
 8005c68:	e06f      	b.n	8005d4a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005c6a:	4b3b      	ldr	r3, [pc, #236]	@ (8005d58 <HAL_RCC_ClockConfig+0x1bc>)
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	f003 0302 	and.w	r3, r3, #2
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d101      	bne.n	8005c7a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005c76:	2301      	movs	r3, #1
 8005c78:	e067      	b.n	8005d4a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005c7a:	4b37      	ldr	r3, [pc, #220]	@ (8005d58 <HAL_RCC_ClockConfig+0x1bc>)
 8005c7c:	689b      	ldr	r3, [r3, #8]
 8005c7e:	f023 0203 	bic.w	r2, r3, #3
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	685b      	ldr	r3, [r3, #4]
 8005c86:	4934      	ldr	r1, [pc, #208]	@ (8005d58 <HAL_RCC_ClockConfig+0x1bc>)
 8005c88:	4313      	orrs	r3, r2
 8005c8a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005c8c:	f7fb fff8 	bl	8001c80 <HAL_GetTick>
 8005c90:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005c92:	e00a      	b.n	8005caa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005c94:	f7fb fff4 	bl	8001c80 <HAL_GetTick>
 8005c98:	4602      	mov	r2, r0
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	1ad3      	subs	r3, r2, r3
 8005c9e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005ca2:	4293      	cmp	r3, r2
 8005ca4:	d901      	bls.n	8005caa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005ca6:	2303      	movs	r3, #3
 8005ca8:	e04f      	b.n	8005d4a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005caa:	4b2b      	ldr	r3, [pc, #172]	@ (8005d58 <HAL_RCC_ClockConfig+0x1bc>)
 8005cac:	689b      	ldr	r3, [r3, #8]
 8005cae:	f003 020c 	and.w	r2, r3, #12
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	685b      	ldr	r3, [r3, #4]
 8005cb6:	009b      	lsls	r3, r3, #2
 8005cb8:	429a      	cmp	r2, r3
 8005cba:	d1eb      	bne.n	8005c94 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005cbc:	4b25      	ldr	r3, [pc, #148]	@ (8005d54 <HAL_RCC_ClockConfig+0x1b8>)
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	f003 0307 	and.w	r3, r3, #7
 8005cc4:	683a      	ldr	r2, [r7, #0]
 8005cc6:	429a      	cmp	r2, r3
 8005cc8:	d20c      	bcs.n	8005ce4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005cca:	4b22      	ldr	r3, [pc, #136]	@ (8005d54 <HAL_RCC_ClockConfig+0x1b8>)
 8005ccc:	683a      	ldr	r2, [r7, #0]
 8005cce:	b2d2      	uxtb	r2, r2
 8005cd0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005cd2:	4b20      	ldr	r3, [pc, #128]	@ (8005d54 <HAL_RCC_ClockConfig+0x1b8>)
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	f003 0307 	and.w	r3, r3, #7
 8005cda:	683a      	ldr	r2, [r7, #0]
 8005cdc:	429a      	cmp	r2, r3
 8005cde:	d001      	beq.n	8005ce4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005ce0:	2301      	movs	r3, #1
 8005ce2:	e032      	b.n	8005d4a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	f003 0304 	and.w	r3, r3, #4
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d008      	beq.n	8005d02 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005cf0:	4b19      	ldr	r3, [pc, #100]	@ (8005d58 <HAL_RCC_ClockConfig+0x1bc>)
 8005cf2:	689b      	ldr	r3, [r3, #8]
 8005cf4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	68db      	ldr	r3, [r3, #12]
 8005cfc:	4916      	ldr	r1, [pc, #88]	@ (8005d58 <HAL_RCC_ClockConfig+0x1bc>)
 8005cfe:	4313      	orrs	r3, r2
 8005d00:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	f003 0308 	and.w	r3, r3, #8
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d009      	beq.n	8005d22 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005d0e:	4b12      	ldr	r3, [pc, #72]	@ (8005d58 <HAL_RCC_ClockConfig+0x1bc>)
 8005d10:	689b      	ldr	r3, [r3, #8]
 8005d12:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	691b      	ldr	r3, [r3, #16]
 8005d1a:	00db      	lsls	r3, r3, #3
 8005d1c:	490e      	ldr	r1, [pc, #56]	@ (8005d58 <HAL_RCC_ClockConfig+0x1bc>)
 8005d1e:	4313      	orrs	r3, r2
 8005d20:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005d22:	f000 f821 	bl	8005d68 <HAL_RCC_GetSysClockFreq>
 8005d26:	4602      	mov	r2, r0
 8005d28:	4b0b      	ldr	r3, [pc, #44]	@ (8005d58 <HAL_RCC_ClockConfig+0x1bc>)
 8005d2a:	689b      	ldr	r3, [r3, #8]
 8005d2c:	091b      	lsrs	r3, r3, #4
 8005d2e:	f003 030f 	and.w	r3, r3, #15
 8005d32:	490a      	ldr	r1, [pc, #40]	@ (8005d5c <HAL_RCC_ClockConfig+0x1c0>)
 8005d34:	5ccb      	ldrb	r3, [r1, r3]
 8005d36:	fa22 f303 	lsr.w	r3, r2, r3
 8005d3a:	4a09      	ldr	r2, [pc, #36]	@ (8005d60 <HAL_RCC_ClockConfig+0x1c4>)
 8005d3c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8005d3e:	4b09      	ldr	r3, [pc, #36]	@ (8005d64 <HAL_RCC_ClockConfig+0x1c8>)
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	4618      	mov	r0, r3
 8005d44:	f7fb ff58 	bl	8001bf8 <HAL_InitTick>

  return HAL_OK;
 8005d48:	2300      	movs	r3, #0
}
 8005d4a:	4618      	mov	r0, r3
 8005d4c:	3710      	adds	r7, #16
 8005d4e:	46bd      	mov	sp, r7
 8005d50:	bd80      	pop	{r7, pc}
 8005d52:	bf00      	nop
 8005d54:	40023c00 	.word	0x40023c00
 8005d58:	40023800 	.word	0x40023800
 8005d5c:	0800a170 	.word	0x0800a170
 8005d60:	20000554 	.word	0x20000554
 8005d64:	200005e4 	.word	0x200005e4

08005d68 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005d68:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005d6c:	b094      	sub	sp, #80	@ 0x50
 8005d6e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005d70:	2300      	movs	r3, #0
 8005d72:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8005d74:	2300      	movs	r3, #0
 8005d76:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8005d78:	2300      	movs	r3, #0
 8005d7a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8005d7c:	2300      	movs	r3, #0
 8005d7e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005d80:	4b79      	ldr	r3, [pc, #484]	@ (8005f68 <HAL_RCC_GetSysClockFreq+0x200>)
 8005d82:	689b      	ldr	r3, [r3, #8]
 8005d84:	f003 030c 	and.w	r3, r3, #12
 8005d88:	2b08      	cmp	r3, #8
 8005d8a:	d00d      	beq.n	8005da8 <HAL_RCC_GetSysClockFreq+0x40>
 8005d8c:	2b08      	cmp	r3, #8
 8005d8e:	f200 80e1 	bhi.w	8005f54 <HAL_RCC_GetSysClockFreq+0x1ec>
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d002      	beq.n	8005d9c <HAL_RCC_GetSysClockFreq+0x34>
 8005d96:	2b04      	cmp	r3, #4
 8005d98:	d003      	beq.n	8005da2 <HAL_RCC_GetSysClockFreq+0x3a>
 8005d9a:	e0db      	b.n	8005f54 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005d9c:	4b73      	ldr	r3, [pc, #460]	@ (8005f6c <HAL_RCC_GetSysClockFreq+0x204>)
 8005d9e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005da0:	e0db      	b.n	8005f5a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005da2:	4b73      	ldr	r3, [pc, #460]	@ (8005f70 <HAL_RCC_GetSysClockFreq+0x208>)
 8005da4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005da6:	e0d8      	b.n	8005f5a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005da8:	4b6f      	ldr	r3, [pc, #444]	@ (8005f68 <HAL_RCC_GetSysClockFreq+0x200>)
 8005daa:	685b      	ldr	r3, [r3, #4]
 8005dac:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005db0:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005db2:	4b6d      	ldr	r3, [pc, #436]	@ (8005f68 <HAL_RCC_GetSysClockFreq+0x200>)
 8005db4:	685b      	ldr	r3, [r3, #4]
 8005db6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d063      	beq.n	8005e86 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005dbe:	4b6a      	ldr	r3, [pc, #424]	@ (8005f68 <HAL_RCC_GetSysClockFreq+0x200>)
 8005dc0:	685b      	ldr	r3, [r3, #4]
 8005dc2:	099b      	lsrs	r3, r3, #6
 8005dc4:	2200      	movs	r2, #0
 8005dc6:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005dc8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8005dca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005dcc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005dd0:	633b      	str	r3, [r7, #48]	@ 0x30
 8005dd2:	2300      	movs	r3, #0
 8005dd4:	637b      	str	r3, [r7, #52]	@ 0x34
 8005dd6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8005dda:	4622      	mov	r2, r4
 8005ddc:	462b      	mov	r3, r5
 8005dde:	f04f 0000 	mov.w	r0, #0
 8005de2:	f04f 0100 	mov.w	r1, #0
 8005de6:	0159      	lsls	r1, r3, #5
 8005de8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005dec:	0150      	lsls	r0, r2, #5
 8005dee:	4602      	mov	r2, r0
 8005df0:	460b      	mov	r3, r1
 8005df2:	4621      	mov	r1, r4
 8005df4:	1a51      	subs	r1, r2, r1
 8005df6:	6139      	str	r1, [r7, #16]
 8005df8:	4629      	mov	r1, r5
 8005dfa:	eb63 0301 	sbc.w	r3, r3, r1
 8005dfe:	617b      	str	r3, [r7, #20]
 8005e00:	f04f 0200 	mov.w	r2, #0
 8005e04:	f04f 0300 	mov.w	r3, #0
 8005e08:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005e0c:	4659      	mov	r1, fp
 8005e0e:	018b      	lsls	r3, r1, #6
 8005e10:	4651      	mov	r1, sl
 8005e12:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005e16:	4651      	mov	r1, sl
 8005e18:	018a      	lsls	r2, r1, #6
 8005e1a:	4651      	mov	r1, sl
 8005e1c:	ebb2 0801 	subs.w	r8, r2, r1
 8005e20:	4659      	mov	r1, fp
 8005e22:	eb63 0901 	sbc.w	r9, r3, r1
 8005e26:	f04f 0200 	mov.w	r2, #0
 8005e2a:	f04f 0300 	mov.w	r3, #0
 8005e2e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005e32:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005e36:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005e3a:	4690      	mov	r8, r2
 8005e3c:	4699      	mov	r9, r3
 8005e3e:	4623      	mov	r3, r4
 8005e40:	eb18 0303 	adds.w	r3, r8, r3
 8005e44:	60bb      	str	r3, [r7, #8]
 8005e46:	462b      	mov	r3, r5
 8005e48:	eb49 0303 	adc.w	r3, r9, r3
 8005e4c:	60fb      	str	r3, [r7, #12]
 8005e4e:	f04f 0200 	mov.w	r2, #0
 8005e52:	f04f 0300 	mov.w	r3, #0
 8005e56:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005e5a:	4629      	mov	r1, r5
 8005e5c:	024b      	lsls	r3, r1, #9
 8005e5e:	4621      	mov	r1, r4
 8005e60:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005e64:	4621      	mov	r1, r4
 8005e66:	024a      	lsls	r2, r1, #9
 8005e68:	4610      	mov	r0, r2
 8005e6a:	4619      	mov	r1, r3
 8005e6c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005e6e:	2200      	movs	r2, #0
 8005e70:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005e72:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005e74:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005e78:	f7fa f9a6 	bl	80001c8 <__aeabi_uldivmod>
 8005e7c:	4602      	mov	r2, r0
 8005e7e:	460b      	mov	r3, r1
 8005e80:	4613      	mov	r3, r2
 8005e82:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005e84:	e058      	b.n	8005f38 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005e86:	4b38      	ldr	r3, [pc, #224]	@ (8005f68 <HAL_RCC_GetSysClockFreq+0x200>)
 8005e88:	685b      	ldr	r3, [r3, #4]
 8005e8a:	099b      	lsrs	r3, r3, #6
 8005e8c:	2200      	movs	r2, #0
 8005e8e:	4618      	mov	r0, r3
 8005e90:	4611      	mov	r1, r2
 8005e92:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005e96:	623b      	str	r3, [r7, #32]
 8005e98:	2300      	movs	r3, #0
 8005e9a:	627b      	str	r3, [r7, #36]	@ 0x24
 8005e9c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005ea0:	4642      	mov	r2, r8
 8005ea2:	464b      	mov	r3, r9
 8005ea4:	f04f 0000 	mov.w	r0, #0
 8005ea8:	f04f 0100 	mov.w	r1, #0
 8005eac:	0159      	lsls	r1, r3, #5
 8005eae:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005eb2:	0150      	lsls	r0, r2, #5
 8005eb4:	4602      	mov	r2, r0
 8005eb6:	460b      	mov	r3, r1
 8005eb8:	4641      	mov	r1, r8
 8005eba:	ebb2 0a01 	subs.w	sl, r2, r1
 8005ebe:	4649      	mov	r1, r9
 8005ec0:	eb63 0b01 	sbc.w	fp, r3, r1
 8005ec4:	f04f 0200 	mov.w	r2, #0
 8005ec8:	f04f 0300 	mov.w	r3, #0
 8005ecc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005ed0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005ed4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005ed8:	ebb2 040a 	subs.w	r4, r2, sl
 8005edc:	eb63 050b 	sbc.w	r5, r3, fp
 8005ee0:	f04f 0200 	mov.w	r2, #0
 8005ee4:	f04f 0300 	mov.w	r3, #0
 8005ee8:	00eb      	lsls	r3, r5, #3
 8005eea:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005eee:	00e2      	lsls	r2, r4, #3
 8005ef0:	4614      	mov	r4, r2
 8005ef2:	461d      	mov	r5, r3
 8005ef4:	4643      	mov	r3, r8
 8005ef6:	18e3      	adds	r3, r4, r3
 8005ef8:	603b      	str	r3, [r7, #0]
 8005efa:	464b      	mov	r3, r9
 8005efc:	eb45 0303 	adc.w	r3, r5, r3
 8005f00:	607b      	str	r3, [r7, #4]
 8005f02:	f04f 0200 	mov.w	r2, #0
 8005f06:	f04f 0300 	mov.w	r3, #0
 8005f0a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005f0e:	4629      	mov	r1, r5
 8005f10:	028b      	lsls	r3, r1, #10
 8005f12:	4621      	mov	r1, r4
 8005f14:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005f18:	4621      	mov	r1, r4
 8005f1a:	028a      	lsls	r2, r1, #10
 8005f1c:	4610      	mov	r0, r2
 8005f1e:	4619      	mov	r1, r3
 8005f20:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005f22:	2200      	movs	r2, #0
 8005f24:	61bb      	str	r3, [r7, #24]
 8005f26:	61fa      	str	r2, [r7, #28]
 8005f28:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005f2c:	f7fa f94c 	bl	80001c8 <__aeabi_uldivmod>
 8005f30:	4602      	mov	r2, r0
 8005f32:	460b      	mov	r3, r1
 8005f34:	4613      	mov	r3, r2
 8005f36:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005f38:	4b0b      	ldr	r3, [pc, #44]	@ (8005f68 <HAL_RCC_GetSysClockFreq+0x200>)
 8005f3a:	685b      	ldr	r3, [r3, #4]
 8005f3c:	0c1b      	lsrs	r3, r3, #16
 8005f3e:	f003 0303 	and.w	r3, r3, #3
 8005f42:	3301      	adds	r3, #1
 8005f44:	005b      	lsls	r3, r3, #1
 8005f46:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8005f48:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005f4a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005f4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f50:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005f52:	e002      	b.n	8005f5a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005f54:	4b05      	ldr	r3, [pc, #20]	@ (8005f6c <HAL_RCC_GetSysClockFreq+0x204>)
 8005f56:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005f58:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005f5a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8005f5c:	4618      	mov	r0, r3
 8005f5e:	3750      	adds	r7, #80	@ 0x50
 8005f60:	46bd      	mov	sp, r7
 8005f62:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005f66:	bf00      	nop
 8005f68:	40023800 	.word	0x40023800
 8005f6c:	00f42400 	.word	0x00f42400
 8005f70:	007a1200 	.word	0x007a1200

08005f74 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005f74:	b480      	push	{r7}
 8005f76:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005f78:	4b03      	ldr	r3, [pc, #12]	@ (8005f88 <HAL_RCC_GetHCLKFreq+0x14>)
 8005f7a:	681b      	ldr	r3, [r3, #0]
}
 8005f7c:	4618      	mov	r0, r3
 8005f7e:	46bd      	mov	sp, r7
 8005f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f84:	4770      	bx	lr
 8005f86:	bf00      	nop
 8005f88:	20000554 	.word	0x20000554

08005f8c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005f8c:	b580      	push	{r7, lr}
 8005f8e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005f90:	f7ff fff0 	bl	8005f74 <HAL_RCC_GetHCLKFreq>
 8005f94:	4602      	mov	r2, r0
 8005f96:	4b05      	ldr	r3, [pc, #20]	@ (8005fac <HAL_RCC_GetPCLK1Freq+0x20>)
 8005f98:	689b      	ldr	r3, [r3, #8]
 8005f9a:	0a9b      	lsrs	r3, r3, #10
 8005f9c:	f003 0307 	and.w	r3, r3, #7
 8005fa0:	4903      	ldr	r1, [pc, #12]	@ (8005fb0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005fa2:	5ccb      	ldrb	r3, [r1, r3]
 8005fa4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005fa8:	4618      	mov	r0, r3
 8005faa:	bd80      	pop	{r7, pc}
 8005fac:	40023800 	.word	0x40023800
 8005fb0:	0800a180 	.word	0x0800a180

08005fb4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005fb4:	b580      	push	{r7, lr}
 8005fb6:	b082      	sub	sp, #8
 8005fb8:	af00      	add	r7, sp, #0
 8005fba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d101      	bne.n	8005fc6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005fc2:	2301      	movs	r3, #1
 8005fc4:	e041      	b.n	800604a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005fcc:	b2db      	uxtb	r3, r3
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d106      	bne.n	8005fe0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	2200      	movs	r2, #0
 8005fd6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005fda:	6878      	ldr	r0, [r7, #4]
 8005fdc:	f7fb fa6c 	bl	80014b8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	2202      	movs	r2, #2
 8005fe4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681a      	ldr	r2, [r3, #0]
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	3304      	adds	r3, #4
 8005ff0:	4619      	mov	r1, r3
 8005ff2:	4610      	mov	r0, r2
 8005ff4:	f000 f9b6 	bl	8006364 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	2201      	movs	r2, #1
 8005ffc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	2201      	movs	r2, #1
 8006004:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	2201      	movs	r2, #1
 800600c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	2201      	movs	r2, #1
 8006014:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	2201      	movs	r2, #1
 800601c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	2201      	movs	r2, #1
 8006024:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	2201      	movs	r2, #1
 800602c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	2201      	movs	r2, #1
 8006034:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	2201      	movs	r2, #1
 800603c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	2201      	movs	r2, #1
 8006044:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006048:	2300      	movs	r3, #0
}
 800604a:	4618      	mov	r0, r3
 800604c:	3708      	adds	r7, #8
 800604e:	46bd      	mov	sp, r7
 8006050:	bd80      	pop	{r7, pc}
	...

08006054 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006054:	b480      	push	{r7}
 8006056:	b085      	sub	sp, #20
 8006058:	af00      	add	r7, sp, #0
 800605a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006062:	b2db      	uxtb	r3, r3
 8006064:	2b01      	cmp	r3, #1
 8006066:	d001      	beq.n	800606c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006068:	2301      	movs	r3, #1
 800606a:	e04e      	b.n	800610a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	2202      	movs	r2, #2
 8006070:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	68da      	ldr	r2, [r3, #12]
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	f042 0201 	orr.w	r2, r2, #1
 8006082:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	4a23      	ldr	r2, [pc, #140]	@ (8006118 <HAL_TIM_Base_Start_IT+0xc4>)
 800608a:	4293      	cmp	r3, r2
 800608c:	d022      	beq.n	80060d4 <HAL_TIM_Base_Start_IT+0x80>
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006096:	d01d      	beq.n	80060d4 <HAL_TIM_Base_Start_IT+0x80>
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	4a1f      	ldr	r2, [pc, #124]	@ (800611c <HAL_TIM_Base_Start_IT+0xc8>)
 800609e:	4293      	cmp	r3, r2
 80060a0:	d018      	beq.n	80060d4 <HAL_TIM_Base_Start_IT+0x80>
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	4a1e      	ldr	r2, [pc, #120]	@ (8006120 <HAL_TIM_Base_Start_IT+0xcc>)
 80060a8:	4293      	cmp	r3, r2
 80060aa:	d013      	beq.n	80060d4 <HAL_TIM_Base_Start_IT+0x80>
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	4a1c      	ldr	r2, [pc, #112]	@ (8006124 <HAL_TIM_Base_Start_IT+0xd0>)
 80060b2:	4293      	cmp	r3, r2
 80060b4:	d00e      	beq.n	80060d4 <HAL_TIM_Base_Start_IT+0x80>
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	4a1b      	ldr	r2, [pc, #108]	@ (8006128 <HAL_TIM_Base_Start_IT+0xd4>)
 80060bc:	4293      	cmp	r3, r2
 80060be:	d009      	beq.n	80060d4 <HAL_TIM_Base_Start_IT+0x80>
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	4a19      	ldr	r2, [pc, #100]	@ (800612c <HAL_TIM_Base_Start_IT+0xd8>)
 80060c6:	4293      	cmp	r3, r2
 80060c8:	d004      	beq.n	80060d4 <HAL_TIM_Base_Start_IT+0x80>
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	4a18      	ldr	r2, [pc, #96]	@ (8006130 <HAL_TIM_Base_Start_IT+0xdc>)
 80060d0:	4293      	cmp	r3, r2
 80060d2:	d111      	bne.n	80060f8 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	689b      	ldr	r3, [r3, #8]
 80060da:	f003 0307 	and.w	r3, r3, #7
 80060de:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	2b06      	cmp	r3, #6
 80060e4:	d010      	beq.n	8006108 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	681a      	ldr	r2, [r3, #0]
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	f042 0201 	orr.w	r2, r2, #1
 80060f4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060f6:	e007      	b.n	8006108 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	681a      	ldr	r2, [r3, #0]
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	f042 0201 	orr.w	r2, r2, #1
 8006106:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006108:	2300      	movs	r3, #0
}
 800610a:	4618      	mov	r0, r3
 800610c:	3714      	adds	r7, #20
 800610e:	46bd      	mov	sp, r7
 8006110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006114:	4770      	bx	lr
 8006116:	bf00      	nop
 8006118:	40010000 	.word	0x40010000
 800611c:	40000400 	.word	0x40000400
 8006120:	40000800 	.word	0x40000800
 8006124:	40000c00 	.word	0x40000c00
 8006128:	40010400 	.word	0x40010400
 800612c:	40014000 	.word	0x40014000
 8006130:	40001800 	.word	0x40001800

08006134 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006134:	b580      	push	{r7, lr}
 8006136:	b084      	sub	sp, #16
 8006138:	af00      	add	r7, sp, #0
 800613a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	68db      	ldr	r3, [r3, #12]
 8006142:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	691b      	ldr	r3, [r3, #16]
 800614a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800614c:	68bb      	ldr	r3, [r7, #8]
 800614e:	f003 0302 	and.w	r3, r3, #2
 8006152:	2b00      	cmp	r3, #0
 8006154:	d020      	beq.n	8006198 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	f003 0302 	and.w	r3, r3, #2
 800615c:	2b00      	cmp	r3, #0
 800615e:	d01b      	beq.n	8006198 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	f06f 0202 	mvn.w	r2, #2
 8006168:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	2201      	movs	r2, #1
 800616e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	699b      	ldr	r3, [r3, #24]
 8006176:	f003 0303 	and.w	r3, r3, #3
 800617a:	2b00      	cmp	r3, #0
 800617c:	d003      	beq.n	8006186 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800617e:	6878      	ldr	r0, [r7, #4]
 8006180:	f000 f8d2 	bl	8006328 <HAL_TIM_IC_CaptureCallback>
 8006184:	e005      	b.n	8006192 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006186:	6878      	ldr	r0, [r7, #4]
 8006188:	f000 f8c4 	bl	8006314 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800618c:	6878      	ldr	r0, [r7, #4]
 800618e:	f000 f8d5 	bl	800633c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	2200      	movs	r2, #0
 8006196:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006198:	68bb      	ldr	r3, [r7, #8]
 800619a:	f003 0304 	and.w	r3, r3, #4
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d020      	beq.n	80061e4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	f003 0304 	and.w	r3, r3, #4
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d01b      	beq.n	80061e4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	f06f 0204 	mvn.w	r2, #4
 80061b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	2202      	movs	r2, #2
 80061ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	699b      	ldr	r3, [r3, #24]
 80061c2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d003      	beq.n	80061d2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80061ca:	6878      	ldr	r0, [r7, #4]
 80061cc:	f000 f8ac 	bl	8006328 <HAL_TIM_IC_CaptureCallback>
 80061d0:	e005      	b.n	80061de <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80061d2:	6878      	ldr	r0, [r7, #4]
 80061d4:	f000 f89e 	bl	8006314 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80061d8:	6878      	ldr	r0, [r7, #4]
 80061da:	f000 f8af 	bl	800633c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	2200      	movs	r2, #0
 80061e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80061e4:	68bb      	ldr	r3, [r7, #8]
 80061e6:	f003 0308 	and.w	r3, r3, #8
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d020      	beq.n	8006230 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	f003 0308 	and.w	r3, r3, #8
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d01b      	beq.n	8006230 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	f06f 0208 	mvn.w	r2, #8
 8006200:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	2204      	movs	r2, #4
 8006206:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	69db      	ldr	r3, [r3, #28]
 800620e:	f003 0303 	and.w	r3, r3, #3
 8006212:	2b00      	cmp	r3, #0
 8006214:	d003      	beq.n	800621e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006216:	6878      	ldr	r0, [r7, #4]
 8006218:	f000 f886 	bl	8006328 <HAL_TIM_IC_CaptureCallback>
 800621c:	e005      	b.n	800622a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800621e:	6878      	ldr	r0, [r7, #4]
 8006220:	f000 f878 	bl	8006314 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006224:	6878      	ldr	r0, [r7, #4]
 8006226:	f000 f889 	bl	800633c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	2200      	movs	r2, #0
 800622e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006230:	68bb      	ldr	r3, [r7, #8]
 8006232:	f003 0310 	and.w	r3, r3, #16
 8006236:	2b00      	cmp	r3, #0
 8006238:	d020      	beq.n	800627c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	f003 0310 	and.w	r3, r3, #16
 8006240:	2b00      	cmp	r3, #0
 8006242:	d01b      	beq.n	800627c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	f06f 0210 	mvn.w	r2, #16
 800624c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	2208      	movs	r2, #8
 8006252:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	69db      	ldr	r3, [r3, #28]
 800625a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800625e:	2b00      	cmp	r3, #0
 8006260:	d003      	beq.n	800626a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006262:	6878      	ldr	r0, [r7, #4]
 8006264:	f000 f860 	bl	8006328 <HAL_TIM_IC_CaptureCallback>
 8006268:	e005      	b.n	8006276 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800626a:	6878      	ldr	r0, [r7, #4]
 800626c:	f000 f852 	bl	8006314 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006270:	6878      	ldr	r0, [r7, #4]
 8006272:	f000 f863 	bl	800633c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	2200      	movs	r2, #0
 800627a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800627c:	68bb      	ldr	r3, [r7, #8]
 800627e:	f003 0301 	and.w	r3, r3, #1
 8006282:	2b00      	cmp	r3, #0
 8006284:	d00c      	beq.n	80062a0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	f003 0301 	and.w	r3, r3, #1
 800628c:	2b00      	cmp	r3, #0
 800628e:	d007      	beq.n	80062a0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	f06f 0201 	mvn.w	r2, #1
 8006298:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800629a:	6878      	ldr	r0, [r7, #4]
 800629c:	f7fb fa20 	bl	80016e0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80062a0:	68bb      	ldr	r3, [r7, #8]
 80062a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d00c      	beq.n	80062c4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d007      	beq.n	80062c4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80062bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80062be:	6878      	ldr	r0, [r7, #4]
 80062c0:	f000 f900 	bl	80064c4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80062c4:	68bb      	ldr	r3, [r7, #8]
 80062c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d00c      	beq.n	80062e8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d007      	beq.n	80062e8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80062e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80062e2:	6878      	ldr	r0, [r7, #4]
 80062e4:	f000 f834 	bl	8006350 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80062e8:	68bb      	ldr	r3, [r7, #8]
 80062ea:	f003 0320 	and.w	r3, r3, #32
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d00c      	beq.n	800630c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	f003 0320 	and.w	r3, r3, #32
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d007      	beq.n	800630c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	f06f 0220 	mvn.w	r2, #32
 8006304:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006306:	6878      	ldr	r0, [r7, #4]
 8006308:	f000 f8d2 	bl	80064b0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800630c:	bf00      	nop
 800630e:	3710      	adds	r7, #16
 8006310:	46bd      	mov	sp, r7
 8006312:	bd80      	pop	{r7, pc}

08006314 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006314:	b480      	push	{r7}
 8006316:	b083      	sub	sp, #12
 8006318:	af00      	add	r7, sp, #0
 800631a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800631c:	bf00      	nop
 800631e:	370c      	adds	r7, #12
 8006320:	46bd      	mov	sp, r7
 8006322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006326:	4770      	bx	lr

08006328 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006328:	b480      	push	{r7}
 800632a:	b083      	sub	sp, #12
 800632c:	af00      	add	r7, sp, #0
 800632e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006330:	bf00      	nop
 8006332:	370c      	adds	r7, #12
 8006334:	46bd      	mov	sp, r7
 8006336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800633a:	4770      	bx	lr

0800633c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800633c:	b480      	push	{r7}
 800633e:	b083      	sub	sp, #12
 8006340:	af00      	add	r7, sp, #0
 8006342:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006344:	bf00      	nop
 8006346:	370c      	adds	r7, #12
 8006348:	46bd      	mov	sp, r7
 800634a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800634e:	4770      	bx	lr

08006350 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006350:	b480      	push	{r7}
 8006352:	b083      	sub	sp, #12
 8006354:	af00      	add	r7, sp, #0
 8006356:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006358:	bf00      	nop
 800635a:	370c      	adds	r7, #12
 800635c:	46bd      	mov	sp, r7
 800635e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006362:	4770      	bx	lr

08006364 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006364:	b480      	push	{r7}
 8006366:	b085      	sub	sp, #20
 8006368:	af00      	add	r7, sp, #0
 800636a:	6078      	str	r0, [r7, #4]
 800636c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	4a43      	ldr	r2, [pc, #268]	@ (8006484 <TIM_Base_SetConfig+0x120>)
 8006378:	4293      	cmp	r3, r2
 800637a:	d013      	beq.n	80063a4 <TIM_Base_SetConfig+0x40>
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006382:	d00f      	beq.n	80063a4 <TIM_Base_SetConfig+0x40>
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	4a40      	ldr	r2, [pc, #256]	@ (8006488 <TIM_Base_SetConfig+0x124>)
 8006388:	4293      	cmp	r3, r2
 800638a:	d00b      	beq.n	80063a4 <TIM_Base_SetConfig+0x40>
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	4a3f      	ldr	r2, [pc, #252]	@ (800648c <TIM_Base_SetConfig+0x128>)
 8006390:	4293      	cmp	r3, r2
 8006392:	d007      	beq.n	80063a4 <TIM_Base_SetConfig+0x40>
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	4a3e      	ldr	r2, [pc, #248]	@ (8006490 <TIM_Base_SetConfig+0x12c>)
 8006398:	4293      	cmp	r3, r2
 800639a:	d003      	beq.n	80063a4 <TIM_Base_SetConfig+0x40>
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	4a3d      	ldr	r2, [pc, #244]	@ (8006494 <TIM_Base_SetConfig+0x130>)
 80063a0:	4293      	cmp	r3, r2
 80063a2:	d108      	bne.n	80063b6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80063aa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80063ac:	683b      	ldr	r3, [r7, #0]
 80063ae:	685b      	ldr	r3, [r3, #4]
 80063b0:	68fa      	ldr	r2, [r7, #12]
 80063b2:	4313      	orrs	r3, r2
 80063b4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	4a32      	ldr	r2, [pc, #200]	@ (8006484 <TIM_Base_SetConfig+0x120>)
 80063ba:	4293      	cmp	r3, r2
 80063bc:	d02b      	beq.n	8006416 <TIM_Base_SetConfig+0xb2>
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80063c4:	d027      	beq.n	8006416 <TIM_Base_SetConfig+0xb2>
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	4a2f      	ldr	r2, [pc, #188]	@ (8006488 <TIM_Base_SetConfig+0x124>)
 80063ca:	4293      	cmp	r3, r2
 80063cc:	d023      	beq.n	8006416 <TIM_Base_SetConfig+0xb2>
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	4a2e      	ldr	r2, [pc, #184]	@ (800648c <TIM_Base_SetConfig+0x128>)
 80063d2:	4293      	cmp	r3, r2
 80063d4:	d01f      	beq.n	8006416 <TIM_Base_SetConfig+0xb2>
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	4a2d      	ldr	r2, [pc, #180]	@ (8006490 <TIM_Base_SetConfig+0x12c>)
 80063da:	4293      	cmp	r3, r2
 80063dc:	d01b      	beq.n	8006416 <TIM_Base_SetConfig+0xb2>
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	4a2c      	ldr	r2, [pc, #176]	@ (8006494 <TIM_Base_SetConfig+0x130>)
 80063e2:	4293      	cmp	r3, r2
 80063e4:	d017      	beq.n	8006416 <TIM_Base_SetConfig+0xb2>
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	4a2b      	ldr	r2, [pc, #172]	@ (8006498 <TIM_Base_SetConfig+0x134>)
 80063ea:	4293      	cmp	r3, r2
 80063ec:	d013      	beq.n	8006416 <TIM_Base_SetConfig+0xb2>
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	4a2a      	ldr	r2, [pc, #168]	@ (800649c <TIM_Base_SetConfig+0x138>)
 80063f2:	4293      	cmp	r3, r2
 80063f4:	d00f      	beq.n	8006416 <TIM_Base_SetConfig+0xb2>
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	4a29      	ldr	r2, [pc, #164]	@ (80064a0 <TIM_Base_SetConfig+0x13c>)
 80063fa:	4293      	cmp	r3, r2
 80063fc:	d00b      	beq.n	8006416 <TIM_Base_SetConfig+0xb2>
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	4a28      	ldr	r2, [pc, #160]	@ (80064a4 <TIM_Base_SetConfig+0x140>)
 8006402:	4293      	cmp	r3, r2
 8006404:	d007      	beq.n	8006416 <TIM_Base_SetConfig+0xb2>
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	4a27      	ldr	r2, [pc, #156]	@ (80064a8 <TIM_Base_SetConfig+0x144>)
 800640a:	4293      	cmp	r3, r2
 800640c:	d003      	beq.n	8006416 <TIM_Base_SetConfig+0xb2>
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	4a26      	ldr	r2, [pc, #152]	@ (80064ac <TIM_Base_SetConfig+0x148>)
 8006412:	4293      	cmp	r3, r2
 8006414:	d108      	bne.n	8006428 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800641c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800641e:	683b      	ldr	r3, [r7, #0]
 8006420:	68db      	ldr	r3, [r3, #12]
 8006422:	68fa      	ldr	r2, [r7, #12]
 8006424:	4313      	orrs	r3, r2
 8006426:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800642e:	683b      	ldr	r3, [r7, #0]
 8006430:	695b      	ldr	r3, [r3, #20]
 8006432:	4313      	orrs	r3, r2
 8006434:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006436:	683b      	ldr	r3, [r7, #0]
 8006438:	689a      	ldr	r2, [r3, #8]
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800643e:	683b      	ldr	r3, [r7, #0]
 8006440:	681a      	ldr	r2, [r3, #0]
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	4a0e      	ldr	r2, [pc, #56]	@ (8006484 <TIM_Base_SetConfig+0x120>)
 800644a:	4293      	cmp	r3, r2
 800644c:	d003      	beq.n	8006456 <TIM_Base_SetConfig+0xf2>
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	4a10      	ldr	r2, [pc, #64]	@ (8006494 <TIM_Base_SetConfig+0x130>)
 8006452:	4293      	cmp	r3, r2
 8006454:	d103      	bne.n	800645e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006456:	683b      	ldr	r3, [r7, #0]
 8006458:	691a      	ldr	r2, [r3, #16]
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	f043 0204 	orr.w	r2, r3, #4
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	2201      	movs	r2, #1
 800646e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	68fa      	ldr	r2, [r7, #12]
 8006474:	601a      	str	r2, [r3, #0]
}
 8006476:	bf00      	nop
 8006478:	3714      	adds	r7, #20
 800647a:	46bd      	mov	sp, r7
 800647c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006480:	4770      	bx	lr
 8006482:	bf00      	nop
 8006484:	40010000 	.word	0x40010000
 8006488:	40000400 	.word	0x40000400
 800648c:	40000800 	.word	0x40000800
 8006490:	40000c00 	.word	0x40000c00
 8006494:	40010400 	.word	0x40010400
 8006498:	40014000 	.word	0x40014000
 800649c:	40014400 	.word	0x40014400
 80064a0:	40014800 	.word	0x40014800
 80064a4:	40001800 	.word	0x40001800
 80064a8:	40001c00 	.word	0x40001c00
 80064ac:	40002000 	.word	0x40002000

080064b0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80064b0:	b480      	push	{r7}
 80064b2:	b083      	sub	sp, #12
 80064b4:	af00      	add	r7, sp, #0
 80064b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80064b8:	bf00      	nop
 80064ba:	370c      	adds	r7, #12
 80064bc:	46bd      	mov	sp, r7
 80064be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064c2:	4770      	bx	lr

080064c4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80064c4:	b480      	push	{r7}
 80064c6:	b083      	sub	sp, #12
 80064c8:	af00      	add	r7, sp, #0
 80064ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80064cc:	bf00      	nop
 80064ce:	370c      	adds	r7, #12
 80064d0:	46bd      	mov	sp, r7
 80064d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064d6:	4770      	bx	lr

080064d8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80064d8:	b084      	sub	sp, #16
 80064da:	b580      	push	{r7, lr}
 80064dc:	b084      	sub	sp, #16
 80064de:	af00      	add	r7, sp, #0
 80064e0:	6078      	str	r0, [r7, #4]
 80064e2:	f107 001c 	add.w	r0, r7, #28
 80064e6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80064ea:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80064ee:	2b01      	cmp	r3, #1
 80064f0:	d123      	bne.n	800653a <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80064f6:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	68db      	ldr	r3, [r3, #12]
 8006502:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8006506:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800650a:	687a      	ldr	r2, [r7, #4]
 800650c:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	68db      	ldr	r3, [r3, #12]
 8006512:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800651a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800651e:	2b01      	cmp	r3, #1
 8006520:	d105      	bne.n	800652e <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	68db      	ldr	r3, [r3, #12]
 8006526:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800652e:	6878      	ldr	r0, [r7, #4]
 8006530:	f000 f9dc 	bl	80068ec <USB_CoreReset>
 8006534:	4603      	mov	r3, r0
 8006536:	73fb      	strb	r3, [r7, #15]
 8006538:	e01b      	b.n	8006572 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	68db      	ldr	r3, [r3, #12]
 800653e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006546:	6878      	ldr	r0, [r7, #4]
 8006548:	f000 f9d0 	bl	80068ec <USB_CoreReset>
 800654c:	4603      	mov	r3, r0
 800654e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8006550:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8006554:	2b00      	cmp	r3, #0
 8006556:	d106      	bne.n	8006566 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800655c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	639a      	str	r2, [r3, #56]	@ 0x38
 8006564:	e005      	b.n	8006572 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800656a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8006572:	7fbb      	ldrb	r3, [r7, #30]
 8006574:	2b01      	cmp	r3, #1
 8006576:	d10b      	bne.n	8006590 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	689b      	ldr	r3, [r3, #8]
 800657c:	f043 0206 	orr.w	r2, r3, #6
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	689b      	ldr	r3, [r3, #8]
 8006588:	f043 0220 	orr.w	r2, r3, #32
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006590:	7bfb      	ldrb	r3, [r7, #15]
}
 8006592:	4618      	mov	r0, r3
 8006594:	3710      	adds	r7, #16
 8006596:	46bd      	mov	sp, r7
 8006598:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800659c:	b004      	add	sp, #16
 800659e:	4770      	bx	lr

080065a0 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80065a0:	b480      	push	{r7}
 80065a2:	b083      	sub	sp, #12
 80065a4:	af00      	add	r7, sp, #0
 80065a6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	689b      	ldr	r3, [r3, #8]
 80065ac:	f043 0201 	orr.w	r2, r3, #1
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80065b4:	2300      	movs	r3, #0
}
 80065b6:	4618      	mov	r0, r3
 80065b8:	370c      	adds	r7, #12
 80065ba:	46bd      	mov	sp, r7
 80065bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065c0:	4770      	bx	lr

080065c2 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80065c2:	b480      	push	{r7}
 80065c4:	b083      	sub	sp, #12
 80065c6:	af00      	add	r7, sp, #0
 80065c8:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	689b      	ldr	r3, [r3, #8]
 80065ce:	f023 0201 	bic.w	r2, r3, #1
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80065d6:	2300      	movs	r3, #0
}
 80065d8:	4618      	mov	r0, r3
 80065da:	370c      	adds	r7, #12
 80065dc:	46bd      	mov	sp, r7
 80065de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065e2:	4770      	bx	lr

080065e4 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80065e4:	b580      	push	{r7, lr}
 80065e6:	b084      	sub	sp, #16
 80065e8:	af00      	add	r7, sp, #0
 80065ea:	6078      	str	r0, [r7, #4]
 80065ec:	460b      	mov	r3, r1
 80065ee:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80065f0:	2300      	movs	r3, #0
 80065f2:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	68db      	ldr	r3, [r3, #12]
 80065f8:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006600:	78fb      	ldrb	r3, [r7, #3]
 8006602:	2b01      	cmp	r3, #1
 8006604:	d115      	bne.n	8006632 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	68db      	ldr	r3, [r3, #12]
 800660a:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006612:	200a      	movs	r0, #10
 8006614:	f7fb fb40 	bl	8001c98 <HAL_Delay>
      ms += 10U;
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	330a      	adds	r3, #10
 800661c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800661e:	6878      	ldr	r0, [r7, #4]
 8006620:	f000 f956 	bl	80068d0 <USB_GetMode>
 8006624:	4603      	mov	r3, r0
 8006626:	2b01      	cmp	r3, #1
 8006628:	d01e      	beq.n	8006668 <USB_SetCurrentMode+0x84>
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	2bc7      	cmp	r3, #199	@ 0xc7
 800662e:	d9f0      	bls.n	8006612 <USB_SetCurrentMode+0x2e>
 8006630:	e01a      	b.n	8006668 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8006632:	78fb      	ldrb	r3, [r7, #3]
 8006634:	2b00      	cmp	r3, #0
 8006636:	d115      	bne.n	8006664 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	68db      	ldr	r3, [r3, #12]
 800663c:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006644:	200a      	movs	r0, #10
 8006646:	f7fb fb27 	bl	8001c98 <HAL_Delay>
      ms += 10U;
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	330a      	adds	r3, #10
 800664e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006650:	6878      	ldr	r0, [r7, #4]
 8006652:	f000 f93d 	bl	80068d0 <USB_GetMode>
 8006656:	4603      	mov	r3, r0
 8006658:	2b00      	cmp	r3, #0
 800665a:	d005      	beq.n	8006668 <USB_SetCurrentMode+0x84>
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	2bc7      	cmp	r3, #199	@ 0xc7
 8006660:	d9f0      	bls.n	8006644 <USB_SetCurrentMode+0x60>
 8006662:	e001      	b.n	8006668 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8006664:	2301      	movs	r3, #1
 8006666:	e005      	b.n	8006674 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	2bc8      	cmp	r3, #200	@ 0xc8
 800666c:	d101      	bne.n	8006672 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800666e:	2301      	movs	r3, #1
 8006670:	e000      	b.n	8006674 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8006672:	2300      	movs	r3, #0
}
 8006674:	4618      	mov	r0, r3
 8006676:	3710      	adds	r7, #16
 8006678:	46bd      	mov	sp, r7
 800667a:	bd80      	pop	{r7, pc}

0800667c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800667c:	b480      	push	{r7}
 800667e:	b085      	sub	sp, #20
 8006680:	af00      	add	r7, sp, #0
 8006682:	6078      	str	r0, [r7, #4]
 8006684:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006686:	2300      	movs	r3, #0
 8006688:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	3301      	adds	r3, #1
 800668e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006696:	d901      	bls.n	800669c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8006698:	2303      	movs	r3, #3
 800669a:	e01b      	b.n	80066d4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	691b      	ldr	r3, [r3, #16]
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	daf2      	bge.n	800668a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80066a4:	2300      	movs	r3, #0
 80066a6:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80066a8:	683b      	ldr	r3, [r7, #0]
 80066aa:	019b      	lsls	r3, r3, #6
 80066ac:	f043 0220 	orr.w	r2, r3, #32
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	3301      	adds	r3, #1
 80066b8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80066c0:	d901      	bls.n	80066c6 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80066c2:	2303      	movs	r3, #3
 80066c4:	e006      	b.n	80066d4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	691b      	ldr	r3, [r3, #16]
 80066ca:	f003 0320 	and.w	r3, r3, #32
 80066ce:	2b20      	cmp	r3, #32
 80066d0:	d0f0      	beq.n	80066b4 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80066d2:	2300      	movs	r3, #0
}
 80066d4:	4618      	mov	r0, r3
 80066d6:	3714      	adds	r7, #20
 80066d8:	46bd      	mov	sp, r7
 80066da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066de:	4770      	bx	lr

080066e0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80066e0:	b480      	push	{r7}
 80066e2:	b085      	sub	sp, #20
 80066e4:	af00      	add	r7, sp, #0
 80066e6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80066e8:	2300      	movs	r3, #0
 80066ea:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	3301      	adds	r3, #1
 80066f0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80066f8:	d901      	bls.n	80066fe <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80066fa:	2303      	movs	r3, #3
 80066fc:	e018      	b.n	8006730 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	691b      	ldr	r3, [r3, #16]
 8006702:	2b00      	cmp	r3, #0
 8006704:	daf2      	bge.n	80066ec <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8006706:	2300      	movs	r3, #0
 8006708:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	2210      	movs	r2, #16
 800670e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	3301      	adds	r3, #1
 8006714:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800671c:	d901      	bls.n	8006722 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800671e:	2303      	movs	r3, #3
 8006720:	e006      	b.n	8006730 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	691b      	ldr	r3, [r3, #16]
 8006726:	f003 0310 	and.w	r3, r3, #16
 800672a:	2b10      	cmp	r3, #16
 800672c:	d0f0      	beq.n	8006710 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800672e:	2300      	movs	r3, #0
}
 8006730:	4618      	mov	r0, r3
 8006732:	3714      	adds	r7, #20
 8006734:	46bd      	mov	sp, r7
 8006736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800673a:	4770      	bx	lr

0800673c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800673c:	b480      	push	{r7}
 800673e:	b089      	sub	sp, #36	@ 0x24
 8006740:	af00      	add	r7, sp, #0
 8006742:	60f8      	str	r0, [r7, #12]
 8006744:	60b9      	str	r1, [r7, #8]
 8006746:	4611      	mov	r1, r2
 8006748:	461a      	mov	r2, r3
 800674a:	460b      	mov	r3, r1
 800674c:	71fb      	strb	r3, [r7, #7]
 800674e:	4613      	mov	r3, r2
 8006750:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8006756:	68bb      	ldr	r3, [r7, #8]
 8006758:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800675a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800675e:	2b00      	cmp	r3, #0
 8006760:	d123      	bne.n	80067aa <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8006762:	88bb      	ldrh	r3, [r7, #4]
 8006764:	3303      	adds	r3, #3
 8006766:	089b      	lsrs	r3, r3, #2
 8006768:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800676a:	2300      	movs	r3, #0
 800676c:	61bb      	str	r3, [r7, #24]
 800676e:	e018      	b.n	80067a2 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8006770:	79fb      	ldrb	r3, [r7, #7]
 8006772:	031a      	lsls	r2, r3, #12
 8006774:	697b      	ldr	r3, [r7, #20]
 8006776:	4413      	add	r3, r2
 8006778:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800677c:	461a      	mov	r2, r3
 800677e:	69fb      	ldr	r3, [r7, #28]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	6013      	str	r3, [r2, #0]
      pSrc++;
 8006784:	69fb      	ldr	r3, [r7, #28]
 8006786:	3301      	adds	r3, #1
 8006788:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800678a:	69fb      	ldr	r3, [r7, #28]
 800678c:	3301      	adds	r3, #1
 800678e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006790:	69fb      	ldr	r3, [r7, #28]
 8006792:	3301      	adds	r3, #1
 8006794:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006796:	69fb      	ldr	r3, [r7, #28]
 8006798:	3301      	adds	r3, #1
 800679a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800679c:	69bb      	ldr	r3, [r7, #24]
 800679e:	3301      	adds	r3, #1
 80067a0:	61bb      	str	r3, [r7, #24]
 80067a2:	69ba      	ldr	r2, [r7, #24]
 80067a4:	693b      	ldr	r3, [r7, #16]
 80067a6:	429a      	cmp	r2, r3
 80067a8:	d3e2      	bcc.n	8006770 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80067aa:	2300      	movs	r3, #0
}
 80067ac:	4618      	mov	r0, r3
 80067ae:	3724      	adds	r7, #36	@ 0x24
 80067b0:	46bd      	mov	sp, r7
 80067b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067b6:	4770      	bx	lr

080067b8 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80067b8:	b480      	push	{r7}
 80067ba:	b08b      	sub	sp, #44	@ 0x2c
 80067bc:	af00      	add	r7, sp, #0
 80067be:	60f8      	str	r0, [r7, #12]
 80067c0:	60b9      	str	r1, [r7, #8]
 80067c2:	4613      	mov	r3, r2
 80067c4:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80067ca:	68bb      	ldr	r3, [r7, #8]
 80067cc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80067ce:	88fb      	ldrh	r3, [r7, #6]
 80067d0:	089b      	lsrs	r3, r3, #2
 80067d2:	b29b      	uxth	r3, r3
 80067d4:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80067d6:	88fb      	ldrh	r3, [r7, #6]
 80067d8:	f003 0303 	and.w	r3, r3, #3
 80067dc:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80067de:	2300      	movs	r3, #0
 80067e0:	623b      	str	r3, [r7, #32]
 80067e2:	e014      	b.n	800680e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80067e4:	69bb      	ldr	r3, [r7, #24]
 80067e6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80067ea:	681a      	ldr	r2, [r3, #0]
 80067ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067ee:	601a      	str	r2, [r3, #0]
    pDest++;
 80067f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067f2:	3301      	adds	r3, #1
 80067f4:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80067f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067f8:	3301      	adds	r3, #1
 80067fa:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80067fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067fe:	3301      	adds	r3, #1
 8006800:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006802:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006804:	3301      	adds	r3, #1
 8006806:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8006808:	6a3b      	ldr	r3, [r7, #32]
 800680a:	3301      	adds	r3, #1
 800680c:	623b      	str	r3, [r7, #32]
 800680e:	6a3a      	ldr	r2, [r7, #32]
 8006810:	697b      	ldr	r3, [r7, #20]
 8006812:	429a      	cmp	r2, r3
 8006814:	d3e6      	bcc.n	80067e4 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8006816:	8bfb      	ldrh	r3, [r7, #30]
 8006818:	2b00      	cmp	r3, #0
 800681a:	d01e      	beq.n	800685a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800681c:	2300      	movs	r3, #0
 800681e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8006820:	69bb      	ldr	r3, [r7, #24]
 8006822:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006826:	461a      	mov	r2, r3
 8006828:	f107 0310 	add.w	r3, r7, #16
 800682c:	6812      	ldr	r2, [r2, #0]
 800682e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8006830:	693a      	ldr	r2, [r7, #16]
 8006832:	6a3b      	ldr	r3, [r7, #32]
 8006834:	b2db      	uxtb	r3, r3
 8006836:	00db      	lsls	r3, r3, #3
 8006838:	fa22 f303 	lsr.w	r3, r2, r3
 800683c:	b2da      	uxtb	r2, r3
 800683e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006840:	701a      	strb	r2, [r3, #0]
      i++;
 8006842:	6a3b      	ldr	r3, [r7, #32]
 8006844:	3301      	adds	r3, #1
 8006846:	623b      	str	r3, [r7, #32]
      pDest++;
 8006848:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800684a:	3301      	adds	r3, #1
 800684c:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800684e:	8bfb      	ldrh	r3, [r7, #30]
 8006850:	3b01      	subs	r3, #1
 8006852:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8006854:	8bfb      	ldrh	r3, [r7, #30]
 8006856:	2b00      	cmp	r3, #0
 8006858:	d1ea      	bne.n	8006830 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800685a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800685c:	4618      	mov	r0, r3
 800685e:	372c      	adds	r7, #44	@ 0x2c
 8006860:	46bd      	mov	sp, r7
 8006862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006866:	4770      	bx	lr

08006868 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8006868:	b480      	push	{r7}
 800686a:	b085      	sub	sp, #20
 800686c:	af00      	add	r7, sp, #0
 800686e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	695b      	ldr	r3, [r3, #20]
 8006874:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	699b      	ldr	r3, [r3, #24]
 800687a:	68fa      	ldr	r2, [r7, #12]
 800687c:	4013      	ands	r3, r2
 800687e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8006880:	68fb      	ldr	r3, [r7, #12]
}
 8006882:	4618      	mov	r0, r3
 8006884:	3714      	adds	r7, #20
 8006886:	46bd      	mov	sp, r7
 8006888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800688c:	4770      	bx	lr

0800688e <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 800688e:	b480      	push	{r7}
 8006890:	b085      	sub	sp, #20
 8006892:	af00      	add	r7, sp, #0
 8006894:	6078      	str	r0, [r7, #4]
 8006896:	460b      	mov	r3, r1
 8006898:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 800689e:	78fb      	ldrb	r3, [r7, #3]
 80068a0:	015a      	lsls	r2, r3, #5
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	4413      	add	r3, r2
 80068a6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80068aa:	689b      	ldr	r3, [r3, #8]
 80068ac:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 80068ae:	78fb      	ldrb	r3, [r7, #3]
 80068b0:	015a      	lsls	r2, r3, #5
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	4413      	add	r3, r2
 80068b6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80068ba:	68db      	ldr	r3, [r3, #12]
 80068bc:	68ba      	ldr	r2, [r7, #8]
 80068be:	4013      	ands	r3, r2
 80068c0:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80068c2:	68bb      	ldr	r3, [r7, #8]
}
 80068c4:	4618      	mov	r0, r3
 80068c6:	3714      	adds	r7, #20
 80068c8:	46bd      	mov	sp, r7
 80068ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ce:	4770      	bx	lr

080068d0 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80068d0:	b480      	push	{r7}
 80068d2:	b083      	sub	sp, #12
 80068d4:	af00      	add	r7, sp, #0
 80068d6:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	695b      	ldr	r3, [r3, #20]
 80068dc:	f003 0301 	and.w	r3, r3, #1
}
 80068e0:	4618      	mov	r0, r3
 80068e2:	370c      	adds	r7, #12
 80068e4:	46bd      	mov	sp, r7
 80068e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ea:	4770      	bx	lr

080068ec <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80068ec:	b480      	push	{r7}
 80068ee:	b085      	sub	sp, #20
 80068f0:	af00      	add	r7, sp, #0
 80068f2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80068f4:	2300      	movs	r3, #0
 80068f6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	3301      	adds	r3, #1
 80068fc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006904:	d901      	bls.n	800690a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8006906:	2303      	movs	r3, #3
 8006908:	e022      	b.n	8006950 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	691b      	ldr	r3, [r3, #16]
 800690e:	2b00      	cmp	r3, #0
 8006910:	daf2      	bge.n	80068f8 <USB_CoreReset+0xc>

  count = 10U;
 8006912:	230a      	movs	r3, #10
 8006914:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8006916:	e002      	b.n	800691e <USB_CoreReset+0x32>
  {
    count--;
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	3b01      	subs	r3, #1
 800691c:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	2b00      	cmp	r3, #0
 8006922:	d1f9      	bne.n	8006918 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	691b      	ldr	r3, [r3, #16]
 8006928:	f043 0201 	orr.w	r2, r3, #1
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	3301      	adds	r3, #1
 8006934:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800693c:	d901      	bls.n	8006942 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800693e:	2303      	movs	r3, #3
 8006940:	e006      	b.n	8006950 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	691b      	ldr	r3, [r3, #16]
 8006946:	f003 0301 	and.w	r3, r3, #1
 800694a:	2b01      	cmp	r3, #1
 800694c:	d0f0      	beq.n	8006930 <USB_CoreReset+0x44>

  return HAL_OK;
 800694e:	2300      	movs	r3, #0
}
 8006950:	4618      	mov	r0, r3
 8006952:	3714      	adds	r7, #20
 8006954:	46bd      	mov	sp, r7
 8006956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800695a:	4770      	bx	lr

0800695c <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800695c:	b084      	sub	sp, #16
 800695e:	b580      	push	{r7, lr}
 8006960:	b086      	sub	sp, #24
 8006962:	af00      	add	r7, sp, #0
 8006964:	6078      	str	r0, [r7, #4]
 8006966:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800696a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800696e:	2300      	movs	r3, #0
 8006970:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800697c:	461a      	mov	r2, r3
 800697e:	2300      	movs	r3, #0
 8006980:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006986:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006992:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800699e:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||
          defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	68db      	ldr	r3, [r3, #12]
 80069aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	d119      	bne.n	80069e6 <USB_HostInit+0x8a>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 80069b2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80069b6:	2b01      	cmp	r3, #1
 80069b8:	d10a      	bne.n	80069d0 <USB_HostInit+0x74>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	68fa      	ldr	r2, [r7, #12]
 80069c4:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80069c8:	f043 0304 	orr.w	r3, r3, #4
 80069cc:	6013      	str	r3, [r2, #0]
 80069ce:	e014      	b.n	80069fa <USB_HostInit+0x9e>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	68fa      	ldr	r2, [r7, #12]
 80069da:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80069de:	f023 0304 	bic.w	r3, r3, #4
 80069e2:	6013      	str	r3, [r2, #0]
 80069e4:	e009      	b.n	80069fa <USB_HostInit+0x9e>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	68fa      	ldr	r2, [r7, #12]
 80069f0:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80069f4:	f023 0304 	bic.w	r3, r3, #4
 80069f8:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80069fa:	2110      	movs	r1, #16
 80069fc:	6878      	ldr	r0, [r7, #4]
 80069fe:	f7ff fe3d 	bl	800667c <USB_FlushTxFifo>
 8006a02:	4603      	mov	r3, r0
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d001      	beq.n	8006a0c <USB_HostInit+0xb0>
  {
    ret = HAL_ERROR;
 8006a08:	2301      	movs	r3, #1
 8006a0a:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006a0c:	6878      	ldr	r0, [r7, #4]
 8006a0e:	f7ff fe67 	bl	80066e0 <USB_FlushRxFifo>
 8006a12:	4603      	mov	r3, r0
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d001      	beq.n	8006a1c <USB_HostInit+0xc0>
  {
    ret = HAL_ERROR;
 8006a18:	2301      	movs	r3, #1
 8006a1a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8006a1c:	2300      	movs	r3, #0
 8006a1e:	613b      	str	r3, [r7, #16]
 8006a20:	e015      	b.n	8006a4e <USB_HostInit+0xf2>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 8006a22:	693b      	ldr	r3, [r7, #16]
 8006a24:	015a      	lsls	r2, r3, #5
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	4413      	add	r3, r2
 8006a2a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006a2e:	461a      	mov	r2, r3
 8006a30:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006a34:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8006a36:	693b      	ldr	r3, [r7, #16]
 8006a38:	015a      	lsls	r2, r3, #5
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	4413      	add	r3, r2
 8006a3e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006a42:	461a      	mov	r2, r3
 8006a44:	2300      	movs	r3, #0
 8006a46:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8006a48:	693b      	ldr	r3, [r7, #16]
 8006a4a:	3301      	adds	r3, #1
 8006a4c:	613b      	str	r3, [r7, #16]
 8006a4e:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8006a52:	461a      	mov	r2, r3
 8006a54:	693b      	ldr	r3, [r7, #16]
 8006a56:	4293      	cmp	r3, r2
 8006a58:	d3e3      	bcc.n	8006a22 <USB_HostInit+0xc6>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	2200      	movs	r2, #0
 8006a5e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006a66:	615a      	str	r2, [r3, #20]
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	4a18      	ldr	r2, [pc, #96]	@ (8006acc <USB_HostInit+0x170>)
 8006a6c:	4293      	cmp	r3, r2
 8006a6e:	d10b      	bne.n	8006a88 <USB_HostInit+0x12c>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006a76:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	4a15      	ldr	r2, [pc, #84]	@ (8006ad0 <USB_HostInit+0x174>)
 8006a7c:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	4a14      	ldr	r2, [pc, #80]	@ (8006ad4 <USB_HostInit+0x178>)
 8006a82:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 8006a86:	e009      	b.n	8006a9c <USB_HostInit+0x140>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	2280      	movs	r2, #128	@ 0x80
 8006a8c:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	4a11      	ldr	r2, [pc, #68]	@ (8006ad8 <USB_HostInit+0x17c>)
 8006a92:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	4a11      	ldr	r2, [pc, #68]	@ (8006adc <USB_HostInit+0x180>)
 8006a98:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8006a9c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d105      	bne.n	8006ab0 <USB_HostInit+0x154>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	699b      	ldr	r3, [r3, #24]
 8006aa8:	f043 0210 	orr.w	r2, r3, #16
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	699a      	ldr	r2, [r3, #24]
 8006ab4:	4b0a      	ldr	r3, [pc, #40]	@ (8006ae0 <USB_HostInit+0x184>)
 8006ab6:	4313      	orrs	r3, r2
 8006ab8:	687a      	ldr	r2, [r7, #4]
 8006aba:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 8006abc:	7dfb      	ldrb	r3, [r7, #23]
}
 8006abe:	4618      	mov	r0, r3
 8006ac0:	3718      	adds	r7, #24
 8006ac2:	46bd      	mov	sp, r7
 8006ac4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006ac8:	b004      	add	sp, #16
 8006aca:	4770      	bx	lr
 8006acc:	40040000 	.word	0x40040000
 8006ad0:	01000200 	.word	0x01000200
 8006ad4:	00e00300 	.word	0x00e00300
 8006ad8:	00600080 	.word	0x00600080
 8006adc:	004000e0 	.word	0x004000e0
 8006ae0:	a3200008 	.word	0xa3200008

08006ae4 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8006ae4:	b480      	push	{r7}
 8006ae6:	b085      	sub	sp, #20
 8006ae8:	af00      	add	r7, sp, #0
 8006aea:	6078      	str	r0, [r7, #4]
 8006aec:	460b      	mov	r3, r1
 8006aee:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	68fa      	ldr	r2, [r7, #12]
 8006afe:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006b02:	f023 0303 	bic.w	r3, r3, #3
 8006b06:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006b0e:	681a      	ldr	r2, [r3, #0]
 8006b10:	78fb      	ldrb	r3, [r7, #3]
 8006b12:	f003 0303 	and.w	r3, r3, #3
 8006b16:	68f9      	ldr	r1, [r7, #12]
 8006b18:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8006b1c:	4313      	orrs	r3, r2
 8006b1e:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8006b20:	78fb      	ldrb	r3, [r7, #3]
 8006b22:	2b01      	cmp	r3, #1
 8006b24:	d107      	bne.n	8006b36 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006b2c:	461a      	mov	r2, r3
 8006b2e:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8006b32:	6053      	str	r3, [r2, #4]
 8006b34:	e00c      	b.n	8006b50 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 8006b36:	78fb      	ldrb	r3, [r7, #3]
 8006b38:	2b02      	cmp	r3, #2
 8006b3a:	d107      	bne.n	8006b4c <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006b42:	461a      	mov	r2, r3
 8006b44:	f241 7370 	movw	r3, #6000	@ 0x1770
 8006b48:	6053      	str	r3, [r2, #4]
 8006b4a:	e001      	b.n	8006b50 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 8006b4c:	2301      	movs	r3, #1
 8006b4e:	e000      	b.n	8006b52 <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 8006b50:	2300      	movs	r3, #0
}
 8006b52:	4618      	mov	r0, r3
 8006b54:	3714      	adds	r7, #20
 8006b56:	46bd      	mov	sp, r7
 8006b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b5c:	4770      	bx	lr

08006b5e <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 8006b5e:	b580      	push	{r7, lr}
 8006b60:	b084      	sub	sp, #16
 8006b62:	af00      	add	r7, sp, #0
 8006b64:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8006b6a:	2300      	movs	r3, #0
 8006b6c:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8006b78:	68bb      	ldr	r3, [r7, #8]
 8006b7a:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8006b7e:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8006b80:	68bb      	ldr	r3, [r7, #8]
 8006b82:	68fa      	ldr	r2, [r7, #12]
 8006b84:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8006b88:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006b8c:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8006b8e:	2064      	movs	r0, #100	@ 0x64
 8006b90:	f7fb f882 	bl	8001c98 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8006b94:	68bb      	ldr	r3, [r7, #8]
 8006b96:	68fa      	ldr	r2, [r7, #12]
 8006b98:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8006b9c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006ba0:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8006ba2:	200a      	movs	r0, #10
 8006ba4:	f7fb f878 	bl	8001c98 <HAL_Delay>

  return HAL_OK;
 8006ba8:	2300      	movs	r3, #0
}
 8006baa:	4618      	mov	r0, r3
 8006bac:	3710      	adds	r7, #16
 8006bae:	46bd      	mov	sp, r7
 8006bb0:	bd80      	pop	{r7, pc}

08006bb2 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8006bb2:	b480      	push	{r7}
 8006bb4:	b085      	sub	sp, #20
 8006bb6:	af00      	add	r7, sp, #0
 8006bb8:	6078      	str	r0, [r7, #4]
 8006bba:	460b      	mov	r3, r1
 8006bbc:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8006bc2:	2300      	movs	r3, #0
 8006bc4:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8006bd0:	68bb      	ldr	r3, [r7, #8]
 8006bd2:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8006bd6:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8006bd8:	68bb      	ldr	r3, [r7, #8]
 8006bda:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d109      	bne.n	8006bf6 <USB_DriveVbus+0x44>
 8006be2:	78fb      	ldrb	r3, [r7, #3]
 8006be4:	2b01      	cmp	r3, #1
 8006be6:	d106      	bne.n	8006bf6 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8006be8:	68bb      	ldr	r3, [r7, #8]
 8006bea:	68fa      	ldr	r2, [r7, #12]
 8006bec:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8006bf0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8006bf4:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8006bf6:	68bb      	ldr	r3, [r7, #8]
 8006bf8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006bfc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006c00:	d109      	bne.n	8006c16 <USB_DriveVbus+0x64>
 8006c02:	78fb      	ldrb	r3, [r7, #3]
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d106      	bne.n	8006c16 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8006c08:	68bb      	ldr	r3, [r7, #8]
 8006c0a:	68fa      	ldr	r2, [r7, #12]
 8006c0c:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8006c10:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006c14:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8006c16:	2300      	movs	r3, #0
}
 8006c18:	4618      	mov	r0, r3
 8006c1a:	3714      	adds	r7, #20
 8006c1c:	46bd      	mov	sp, r7
 8006c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c22:	4770      	bx	lr

08006c24 <USB_GetHostSpeed>:
  *            @arg HCD_DEVICE_SPEED_HIGH: High speed mode
  *            @arg HCD_DEVICE_SPEED_FULL: Full speed mode
  *            @arg HCD_DEVICE_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 8006c24:	b480      	push	{r7}
 8006c26:	b085      	sub	sp, #20
 8006c28:	af00      	add	r7, sp, #0
 8006c2a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8006c30:	2300      	movs	r3, #0
 8006c32:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8006c3e:	68bb      	ldr	r3, [r7, #8]
 8006c40:	0c5b      	lsrs	r3, r3, #17
 8006c42:	f003 0303 	and.w	r3, r3, #3
}
 8006c46:	4618      	mov	r0, r3
 8006c48:	3714      	adds	r7, #20
 8006c4a:	46bd      	mov	sp, r7
 8006c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c50:	4770      	bx	lr

08006c52 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 8006c52:	b480      	push	{r7}
 8006c54:	b085      	sub	sp, #20
 8006c56:	af00      	add	r7, sp, #0
 8006c58:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006c64:	689b      	ldr	r3, [r3, #8]
 8006c66:	b29b      	uxth	r3, r3
}
 8006c68:	4618      	mov	r0, r3
 8006c6a:	3714      	adds	r7, #20
 8006c6c:	46bd      	mov	sp, r7
 8006c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c72:	4770      	bx	lr

08006c74 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8006c74:	b580      	push	{r7, lr}
 8006c76:	b088      	sub	sp, #32
 8006c78:	af00      	add	r7, sp, #0
 8006c7a:	6078      	str	r0, [r7, #4]
 8006c7c:	4608      	mov	r0, r1
 8006c7e:	4611      	mov	r1, r2
 8006c80:	461a      	mov	r2, r3
 8006c82:	4603      	mov	r3, r0
 8006c84:	70fb      	strb	r3, [r7, #3]
 8006c86:	460b      	mov	r3, r1
 8006c88:	70bb      	strb	r3, [r7, #2]
 8006c8a:	4613      	mov	r3, r2
 8006c8c:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8006c8e:	2300      	movs	r3, #0
 8006c90:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 8006c96:	78fb      	ldrb	r3, [r7, #3]
 8006c98:	015a      	lsls	r2, r3, #5
 8006c9a:	693b      	ldr	r3, [r7, #16]
 8006c9c:	4413      	add	r3, r2
 8006c9e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006ca2:	461a      	mov	r2, r3
 8006ca4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006ca8:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8006caa:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8006cae:	2b03      	cmp	r3, #3
 8006cb0:	d87c      	bhi.n	8006dac <USB_HC_Init+0x138>
 8006cb2:	a201      	add	r2, pc, #4	@ (adr r2, 8006cb8 <USB_HC_Init+0x44>)
 8006cb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cb8:	08006cc9 	.word	0x08006cc9
 8006cbc:	08006d6f 	.word	0x08006d6f
 8006cc0:	08006cc9 	.word	0x08006cc9
 8006cc4:	08006d31 	.word	0x08006d31
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8006cc8:	78fb      	ldrb	r3, [r7, #3]
 8006cca:	015a      	lsls	r2, r3, #5
 8006ccc:	693b      	ldr	r3, [r7, #16]
 8006cce:	4413      	add	r3, r2
 8006cd0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006cd4:	461a      	mov	r2, r3
 8006cd6:	f240 439d 	movw	r3, #1181	@ 0x49d
 8006cda:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8006cdc:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	da10      	bge.n	8006d06 <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8006ce4:	78fb      	ldrb	r3, [r7, #3]
 8006ce6:	015a      	lsls	r2, r3, #5
 8006ce8:	693b      	ldr	r3, [r7, #16]
 8006cea:	4413      	add	r3, r2
 8006cec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006cf0:	68db      	ldr	r3, [r3, #12]
 8006cf2:	78fa      	ldrb	r2, [r7, #3]
 8006cf4:	0151      	lsls	r1, r2, #5
 8006cf6:	693a      	ldr	r2, [r7, #16]
 8006cf8:	440a      	add	r2, r1
 8006cfa:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006cfe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006d02:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 8006d04:	e055      	b.n	8006db2 <USB_HC_Init+0x13e>
        if (USBx == USB_OTG_HS)
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	4a6f      	ldr	r2, [pc, #444]	@ (8006ec8 <USB_HC_Init+0x254>)
 8006d0a:	4293      	cmp	r3, r2
 8006d0c:	d151      	bne.n	8006db2 <USB_HC_Init+0x13e>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 8006d0e:	78fb      	ldrb	r3, [r7, #3]
 8006d10:	015a      	lsls	r2, r3, #5
 8006d12:	693b      	ldr	r3, [r7, #16]
 8006d14:	4413      	add	r3, r2
 8006d16:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006d1a:	68db      	ldr	r3, [r3, #12]
 8006d1c:	78fa      	ldrb	r2, [r7, #3]
 8006d1e:	0151      	lsls	r1, r2, #5
 8006d20:	693a      	ldr	r2, [r7, #16]
 8006d22:	440a      	add	r2, r1
 8006d24:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006d28:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8006d2c:	60d3      	str	r3, [r2, #12]
      break;
 8006d2e:	e040      	b.n	8006db2 <USB_HC_Init+0x13e>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8006d30:	78fb      	ldrb	r3, [r7, #3]
 8006d32:	015a      	lsls	r2, r3, #5
 8006d34:	693b      	ldr	r3, [r7, #16]
 8006d36:	4413      	add	r3, r2
 8006d38:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006d3c:	461a      	mov	r2, r3
 8006d3e:	f240 639d 	movw	r3, #1693	@ 0x69d
 8006d42:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8006d44:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	da34      	bge.n	8006db6 <USB_HC_Init+0x142>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8006d4c:	78fb      	ldrb	r3, [r7, #3]
 8006d4e:	015a      	lsls	r2, r3, #5
 8006d50:	693b      	ldr	r3, [r7, #16]
 8006d52:	4413      	add	r3, r2
 8006d54:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006d58:	68db      	ldr	r3, [r3, #12]
 8006d5a:	78fa      	ldrb	r2, [r7, #3]
 8006d5c:	0151      	lsls	r1, r2, #5
 8006d5e:	693a      	ldr	r2, [r7, #16]
 8006d60:	440a      	add	r2, r1
 8006d62:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006d66:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006d6a:	60d3      	str	r3, [r2, #12]
      }

      break;
 8006d6c:	e023      	b.n	8006db6 <USB_HC_Init+0x142>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8006d6e:	78fb      	ldrb	r3, [r7, #3]
 8006d70:	015a      	lsls	r2, r3, #5
 8006d72:	693b      	ldr	r3, [r7, #16]
 8006d74:	4413      	add	r3, r2
 8006d76:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006d7a:	461a      	mov	r2, r3
 8006d7c:	f240 2325 	movw	r3, #549	@ 0x225
 8006d80:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8006d82:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	da17      	bge.n	8006dba <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8006d8a:	78fb      	ldrb	r3, [r7, #3]
 8006d8c:	015a      	lsls	r2, r3, #5
 8006d8e:	693b      	ldr	r3, [r7, #16]
 8006d90:	4413      	add	r3, r2
 8006d92:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006d96:	68db      	ldr	r3, [r3, #12]
 8006d98:	78fa      	ldrb	r2, [r7, #3]
 8006d9a:	0151      	lsls	r1, r2, #5
 8006d9c:	693a      	ldr	r2, [r7, #16]
 8006d9e:	440a      	add	r2, r1
 8006da0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006da4:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 8006da8:	60d3      	str	r3, [r2, #12]
      }
      break;
 8006daa:	e006      	b.n	8006dba <USB_HC_Init+0x146>

    default:
      ret = HAL_ERROR;
 8006dac:	2301      	movs	r3, #1
 8006dae:	77fb      	strb	r3, [r7, #31]
      break;
 8006db0:	e004      	b.n	8006dbc <USB_HC_Init+0x148>
      break;
 8006db2:	bf00      	nop
 8006db4:	e002      	b.n	8006dbc <USB_HC_Init+0x148>
      break;
 8006db6:	bf00      	nop
 8006db8:	e000      	b.n	8006dbc <USB_HC_Init+0x148>
      break;
 8006dba:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8006dbc:	78fb      	ldrb	r3, [r7, #3]
 8006dbe:	015a      	lsls	r2, r3, #5
 8006dc0:	693b      	ldr	r3, [r7, #16]
 8006dc2:	4413      	add	r3, r2
 8006dc4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006dc8:	461a      	mov	r2, r3
 8006dca:	2300      	movs	r3, #0
 8006dcc:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 8006dce:	78fb      	ldrb	r3, [r7, #3]
 8006dd0:	015a      	lsls	r2, r3, #5
 8006dd2:	693b      	ldr	r3, [r7, #16]
 8006dd4:	4413      	add	r3, r2
 8006dd6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006dda:	68db      	ldr	r3, [r3, #12]
 8006ddc:	78fa      	ldrb	r2, [r7, #3]
 8006dde:	0151      	lsls	r1, r2, #5
 8006de0:	693a      	ldr	r2, [r7, #16]
 8006de2:	440a      	add	r2, r1
 8006de4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006de8:	f043 0302 	orr.w	r3, r3, #2
 8006dec:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8006dee:	693b      	ldr	r3, [r7, #16]
 8006df0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006df4:	699a      	ldr	r2, [r3, #24]
 8006df6:	78fb      	ldrb	r3, [r7, #3]
 8006df8:	f003 030f 	and.w	r3, r3, #15
 8006dfc:	2101      	movs	r1, #1
 8006dfe:	fa01 f303 	lsl.w	r3, r1, r3
 8006e02:	6939      	ldr	r1, [r7, #16]
 8006e04:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8006e08:	4313      	orrs	r3, r2
 8006e0a:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	699b      	ldr	r3, [r3, #24]
 8006e10:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8006e18:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	da03      	bge.n	8006e28 <USB_HC_Init+0x1b4>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8006e20:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006e24:	61bb      	str	r3, [r7, #24]
 8006e26:	e001      	b.n	8006e2c <USB_HC_Init+0x1b8>
  }
  else
  {
    HCcharEpDir = 0U;
 8006e28:	2300      	movs	r3, #0
 8006e2a:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 8006e2c:	6878      	ldr	r0, [r7, #4]
 8006e2e:	f7ff fef9 	bl	8006c24 <USB_GetHostSpeed>
 8006e32:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8006e34:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006e38:	2b02      	cmp	r3, #2
 8006e3a:	d106      	bne.n	8006e4a <USB_HC_Init+0x1d6>
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	2b02      	cmp	r3, #2
 8006e40:	d003      	beq.n	8006e4a <USB_HC_Init+0x1d6>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8006e42:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8006e46:	617b      	str	r3, [r7, #20]
 8006e48:	e001      	b.n	8006e4e <USB_HC_Init+0x1da>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8006e4a:	2300      	movs	r3, #0
 8006e4c:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8006e4e:	787b      	ldrb	r3, [r7, #1]
 8006e50:	059b      	lsls	r3, r3, #22
 8006e52:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8006e56:	78bb      	ldrb	r3, [r7, #2]
 8006e58:	02db      	lsls	r3, r3, #11
 8006e5a:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8006e5e:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8006e60:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8006e64:	049b      	lsls	r3, r3, #18
 8006e66:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8006e6a:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 8006e6c:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8006e6e:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8006e72:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8006e74:	69bb      	ldr	r3, [r7, #24]
 8006e76:	431a      	orrs	r2, r3
 8006e78:	697b      	ldr	r3, [r7, #20]
 8006e7a:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8006e7c:	78fa      	ldrb	r2, [r7, #3]
 8006e7e:	0151      	lsls	r1, r2, #5
 8006e80:	693a      	ldr	r2, [r7, #16]
 8006e82:	440a      	add	r2, r1
 8006e84:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8006e88:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8006e8c:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 8006e8e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8006e92:	2b03      	cmp	r3, #3
 8006e94:	d003      	beq.n	8006e9e <USB_HC_Init+0x22a>
 8006e96:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8006e9a:	2b01      	cmp	r3, #1
 8006e9c:	d10f      	bne.n	8006ebe <USB_HC_Init+0x24a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8006e9e:	78fb      	ldrb	r3, [r7, #3]
 8006ea0:	015a      	lsls	r2, r3, #5
 8006ea2:	693b      	ldr	r3, [r7, #16]
 8006ea4:	4413      	add	r3, r2
 8006ea6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	78fa      	ldrb	r2, [r7, #3]
 8006eae:	0151      	lsls	r1, r2, #5
 8006eb0:	693a      	ldr	r2, [r7, #16]
 8006eb2:	440a      	add	r2, r1
 8006eb4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006eb8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006ebc:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8006ebe:	7ffb      	ldrb	r3, [r7, #31]
}
 8006ec0:	4618      	mov	r0, r3
 8006ec2:	3720      	adds	r7, #32
 8006ec4:	46bd      	mov	sp, r7
 8006ec6:	bd80      	pop	{r7, pc}
 8006ec8:	40040000 	.word	0x40040000

08006ecc <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8006ecc:	b580      	push	{r7, lr}
 8006ece:	b08c      	sub	sp, #48	@ 0x30
 8006ed0:	af02      	add	r7, sp, #8
 8006ed2:	60f8      	str	r0, [r7, #12]
 8006ed4:	60b9      	str	r1, [r7, #8]
 8006ed6:	4613      	mov	r3, r2
 8006ed8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8006ede:	68bb      	ldr	r3, [r7, #8]
 8006ee0:	785b      	ldrb	r3, [r3, #1]
 8006ee2:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 8006ee4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006ee8:	837b      	strh	r3, [r7, #26]

#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	4a5d      	ldr	r2, [pc, #372]	@ (8007064 <USB_HC_StartXfer+0x198>)
 8006eee:	4293      	cmp	r3, r2
 8006ef0:	d12f      	bne.n	8006f52 <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping in case of NYET/NAK */
    if (dma == 1U)
 8006ef2:	79fb      	ldrb	r3, [r7, #7]
 8006ef4:	2b01      	cmp	r3, #1
 8006ef6:	d11c      	bne.n	8006f32 <USB_HC_StartXfer+0x66>
    {
      if (((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)) && (hc->do_ssplit == 0U))
 8006ef8:	68bb      	ldr	r3, [r7, #8]
 8006efa:	7c9b      	ldrb	r3, [r3, #18]
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d003      	beq.n	8006f08 <USB_HC_StartXfer+0x3c>
 8006f00:	68bb      	ldr	r3, [r7, #8]
 8006f02:	7c9b      	ldrb	r3, [r3, #18]
 8006f04:	2b02      	cmp	r3, #2
 8006f06:	d124      	bne.n	8006f52 <USB_HC_StartXfer+0x86>
 8006f08:	68bb      	ldr	r3, [r7, #8]
 8006f0a:	799b      	ldrb	r3, [r3, #6]
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d120      	bne.n	8006f52 <USB_HC_StartXfer+0x86>
      {

        USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 8006f10:	69fb      	ldr	r3, [r7, #28]
 8006f12:	015a      	lsls	r2, r3, #5
 8006f14:	6a3b      	ldr	r3, [r7, #32]
 8006f16:	4413      	add	r3, r2
 8006f18:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006f1c:	68db      	ldr	r3, [r3, #12]
 8006f1e:	69fa      	ldr	r2, [r7, #28]
 8006f20:	0151      	lsls	r1, r2, #5
 8006f22:	6a3a      	ldr	r2, [r7, #32]
 8006f24:	440a      	add	r2, r1
 8006f26:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006f2a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006f2e:	60d3      	str	r3, [r2, #12]
 8006f30:	e00f      	b.n	8006f52 <USB_HC_StartXfer+0x86>
                                                 USB_OTG_HCINTMSK_NAKM);
      }
    }
    else
    {
      if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 8006f32:	68bb      	ldr	r3, [r7, #8]
 8006f34:	791b      	ldrb	r3, [r3, #4]
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d10b      	bne.n	8006f52 <USB_HC_StartXfer+0x86>
 8006f3a:	68bb      	ldr	r3, [r7, #8]
 8006f3c:	795b      	ldrb	r3, [r3, #5]
 8006f3e:	2b01      	cmp	r3, #1
 8006f40:	d107      	bne.n	8006f52 <USB_HC_StartXfer+0x86>
      {
        (void)USB_DoPing(USBx, hc->ch_num);
 8006f42:	68bb      	ldr	r3, [r7, #8]
 8006f44:	785b      	ldrb	r3, [r3, #1]
 8006f46:	4619      	mov	r1, r3
 8006f48:	68f8      	ldr	r0, [r7, #12]
 8006f4a:	f000 fb6b 	bl	8007624 <USB_DoPing>
        return HAL_OK;
 8006f4e:	2300      	movs	r3, #0
 8006f50:	e232      	b.n	80073b8 <USB_HC_StartXfer+0x4ec>
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 8006f52:	68bb      	ldr	r3, [r7, #8]
 8006f54:	799b      	ldrb	r3, [r3, #6]
 8006f56:	2b01      	cmp	r3, #1
 8006f58:	d158      	bne.n	800700c <USB_HC_StartXfer+0x140>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 8006f5a:	2301      	movs	r3, #1
 8006f5c:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 8006f5e:	68bb      	ldr	r3, [r7, #8]
 8006f60:	78db      	ldrb	r3, [r3, #3]
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d007      	beq.n	8006f76 <USB_HC_StartXfer+0xaa>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8006f66:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006f68:	68ba      	ldr	r2, [r7, #8]
 8006f6a:	8a92      	ldrh	r2, [r2, #20]
 8006f6c:	fb03 f202 	mul.w	r2, r3, r2
 8006f70:	68bb      	ldr	r3, [r7, #8]
 8006f72:	61da      	str	r2, [r3, #28]
 8006f74:	e07c      	b.n	8007070 <USB_HC_StartXfer+0x1a4>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 8006f76:	68bb      	ldr	r3, [r7, #8]
 8006f78:	7c9b      	ldrb	r3, [r3, #18]
 8006f7a:	2b01      	cmp	r3, #1
 8006f7c:	d130      	bne.n	8006fe0 <USB_HC_StartXfer+0x114>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 8006f7e:	68bb      	ldr	r3, [r7, #8]
 8006f80:	6a1b      	ldr	r3, [r3, #32]
 8006f82:	2bbc      	cmp	r3, #188	@ 0xbc
 8006f84:	d918      	bls.n	8006fb8 <USB_HC_StartXfer+0xec>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 8006f86:	68bb      	ldr	r3, [r7, #8]
 8006f88:	8a9b      	ldrh	r3, [r3, #20]
 8006f8a:	461a      	mov	r2, r3
 8006f8c:	68bb      	ldr	r3, [r7, #8]
 8006f8e:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 8006f90:	68bb      	ldr	r3, [r7, #8]
 8006f92:	69da      	ldr	r2, [r3, #28]
 8006f94:	68bb      	ldr	r3, [r7, #8]
 8006f96:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 8006f98:	68bb      	ldr	r3, [r7, #8]
 8006f9a:	68db      	ldr	r3, [r3, #12]
 8006f9c:	2b01      	cmp	r3, #1
 8006f9e:	d003      	beq.n	8006fa8 <USB_HC_StartXfer+0xdc>
 8006fa0:	68bb      	ldr	r3, [r7, #8]
 8006fa2:	68db      	ldr	r3, [r3, #12]
 8006fa4:	2b02      	cmp	r3, #2
 8006fa6:	d103      	bne.n	8006fb0 <USB_HC_StartXfer+0xe4>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 8006fa8:	68bb      	ldr	r3, [r7, #8]
 8006faa:	2202      	movs	r2, #2
 8006fac:	60da      	str	r2, [r3, #12]
 8006fae:	e05f      	b.n	8007070 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 8006fb0:	68bb      	ldr	r3, [r7, #8]
 8006fb2:	2201      	movs	r2, #1
 8006fb4:	60da      	str	r2, [r3, #12]
 8006fb6:	e05b      	b.n	8007070 <USB_HC_StartXfer+0x1a4>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8006fb8:	68bb      	ldr	r3, [r7, #8]
 8006fba:	6a1a      	ldr	r2, [r3, #32]
 8006fbc:	68bb      	ldr	r3, [r7, #8]
 8006fbe:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 8006fc0:	68bb      	ldr	r3, [r7, #8]
 8006fc2:	68db      	ldr	r3, [r3, #12]
 8006fc4:	2b01      	cmp	r3, #1
 8006fc6:	d007      	beq.n	8006fd8 <USB_HC_StartXfer+0x10c>
 8006fc8:	68bb      	ldr	r3, [r7, #8]
 8006fca:	68db      	ldr	r3, [r3, #12]
 8006fcc:	2b02      	cmp	r3, #2
 8006fce:	d003      	beq.n	8006fd8 <USB_HC_StartXfer+0x10c>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 8006fd0:	68bb      	ldr	r3, [r7, #8]
 8006fd2:	2204      	movs	r2, #4
 8006fd4:	60da      	str	r2, [r3, #12]
 8006fd6:	e04b      	b.n	8007070 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 8006fd8:	68bb      	ldr	r3, [r7, #8]
 8006fda:	2203      	movs	r2, #3
 8006fdc:	60da      	str	r2, [r3, #12]
 8006fde:	e047      	b.n	8007070 <USB_HC_StartXfer+0x1a4>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 8006fe0:	79fb      	ldrb	r3, [r7, #7]
 8006fe2:	2b01      	cmp	r3, #1
 8006fe4:	d10d      	bne.n	8007002 <USB_HC_StartXfer+0x136>
 8006fe6:	68bb      	ldr	r3, [r7, #8]
 8006fe8:	6a1b      	ldr	r3, [r3, #32]
 8006fea:	68ba      	ldr	r2, [r7, #8]
 8006fec:	8a92      	ldrh	r2, [r2, #20]
 8006fee:	4293      	cmp	r3, r2
 8006ff0:	d907      	bls.n	8007002 <USB_HC_StartXfer+0x136>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8006ff2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006ff4:	68ba      	ldr	r2, [r7, #8]
 8006ff6:	8a92      	ldrh	r2, [r2, #20]
 8006ff8:	fb03 f202 	mul.w	r2, r3, r2
 8006ffc:	68bb      	ldr	r3, [r7, #8]
 8006ffe:	61da      	str	r2, [r3, #28]
 8007000:	e036      	b.n	8007070 <USB_HC_StartXfer+0x1a4>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8007002:	68bb      	ldr	r3, [r7, #8]
 8007004:	6a1a      	ldr	r2, [r3, #32]
 8007006:	68bb      	ldr	r3, [r7, #8]
 8007008:	61da      	str	r2, [r3, #28]
 800700a:	e031      	b.n	8007070 <USB_HC_StartXfer+0x1a4>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 800700c:	68bb      	ldr	r3, [r7, #8]
 800700e:	6a1b      	ldr	r3, [r3, #32]
 8007010:	2b00      	cmp	r3, #0
 8007012:	d018      	beq.n	8007046 <USB_HC_StartXfer+0x17a>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8007014:	68bb      	ldr	r3, [r7, #8]
 8007016:	6a1b      	ldr	r3, [r3, #32]
 8007018:	68ba      	ldr	r2, [r7, #8]
 800701a:	8a92      	ldrh	r2, [r2, #20]
 800701c:	4413      	add	r3, r2
 800701e:	3b01      	subs	r3, #1
 8007020:	68ba      	ldr	r2, [r7, #8]
 8007022:	8a92      	ldrh	r2, [r2, #20]
 8007024:	fbb3 f3f2 	udiv	r3, r3, r2
 8007028:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 800702a:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800702c:	8b7b      	ldrh	r3, [r7, #26]
 800702e:	429a      	cmp	r2, r3
 8007030:	d90b      	bls.n	800704a <USB_HC_StartXfer+0x17e>
      {
        num_packets = max_hc_pkt_count;
 8007032:	8b7b      	ldrh	r3, [r7, #26]
 8007034:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8007036:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007038:	68ba      	ldr	r2, [r7, #8]
 800703a:	8a92      	ldrh	r2, [r2, #20]
 800703c:	fb03 f202 	mul.w	r2, r3, r2
 8007040:	68bb      	ldr	r3, [r7, #8]
 8007042:	61da      	str	r2, [r3, #28]
 8007044:	e001      	b.n	800704a <USB_HC_StartXfer+0x17e>
      }
    }
    else
    {
      num_packets = 1U;
 8007046:	2301      	movs	r3, #1
 8007048:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 800704a:	68bb      	ldr	r3, [r7, #8]
 800704c:	78db      	ldrb	r3, [r3, #3]
 800704e:	2b00      	cmp	r3, #0
 8007050:	d00a      	beq.n	8007068 <USB_HC_StartXfer+0x19c>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8007052:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007054:	68ba      	ldr	r2, [r7, #8]
 8007056:	8a92      	ldrh	r2, [r2, #20]
 8007058:	fb03 f202 	mul.w	r2, r3, r2
 800705c:	68bb      	ldr	r3, [r7, #8]
 800705e:	61da      	str	r2, [r3, #28]
 8007060:	e006      	b.n	8007070 <USB_HC_StartXfer+0x1a4>
 8007062:	bf00      	nop
 8007064:	40040000 	.word	0x40040000
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 8007068:	68bb      	ldr	r3, [r7, #8]
 800706a:	6a1a      	ldr	r2, [r3, #32]
 800706c:	68bb      	ldr	r3, [r7, #8]
 800706e:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8007070:	68bb      	ldr	r3, [r7, #8]
 8007072:	69db      	ldr	r3, [r3, #28]
 8007074:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8007078:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800707a:	04d9      	lsls	r1, r3, #19
 800707c:	4ba3      	ldr	r3, [pc, #652]	@ (800730c <USB_HC_StartXfer+0x440>)
 800707e:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8007080:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8007082:	68bb      	ldr	r3, [r7, #8]
 8007084:	7d9b      	ldrb	r3, [r3, #22]
 8007086:	075b      	lsls	r3, r3, #29
 8007088:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800708c:	69f9      	ldr	r1, [r7, #28]
 800708e:	0148      	lsls	r0, r1, #5
 8007090:	6a39      	ldr	r1, [r7, #32]
 8007092:	4401      	add	r1, r0
 8007094:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8007098:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800709a:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 800709c:	79fb      	ldrb	r3, [r7, #7]
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d009      	beq.n	80070b6 <USB_HC_StartXfer+0x1ea>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 80070a2:	68bb      	ldr	r3, [r7, #8]
 80070a4:	6999      	ldr	r1, [r3, #24]
 80070a6:	69fb      	ldr	r3, [r7, #28]
 80070a8:	015a      	lsls	r2, r3, #5
 80070aa:	6a3b      	ldr	r3, [r7, #32]
 80070ac:	4413      	add	r3, r2
 80070ae:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80070b2:	460a      	mov	r2, r1
 80070b4:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 80070b6:	6a3b      	ldr	r3, [r7, #32]
 80070b8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80070bc:	689b      	ldr	r3, [r3, #8]
 80070be:	f003 0301 	and.w	r3, r3, #1
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	bf0c      	ite	eq
 80070c6:	2301      	moveq	r3, #1
 80070c8:	2300      	movne	r3, #0
 80070ca:	b2db      	uxtb	r3, r3
 80070cc:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 80070ce:	69fb      	ldr	r3, [r7, #28]
 80070d0:	015a      	lsls	r2, r3, #5
 80070d2:	6a3b      	ldr	r3, [r7, #32]
 80070d4:	4413      	add	r3, r2
 80070d6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	69fa      	ldr	r2, [r7, #28]
 80070de:	0151      	lsls	r1, r2, #5
 80070e0:	6a3a      	ldr	r2, [r7, #32]
 80070e2:	440a      	add	r2, r1
 80070e4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80070e8:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80070ec:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 80070ee:	69fb      	ldr	r3, [r7, #28]
 80070f0:	015a      	lsls	r2, r3, #5
 80070f2:	6a3b      	ldr	r3, [r7, #32]
 80070f4:	4413      	add	r3, r2
 80070f6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80070fa:	681a      	ldr	r2, [r3, #0]
 80070fc:	7e7b      	ldrb	r3, [r7, #25]
 80070fe:	075b      	lsls	r3, r3, #29
 8007100:	69f9      	ldr	r1, [r7, #28]
 8007102:	0148      	lsls	r0, r1, #5
 8007104:	6a39      	ldr	r1, [r7, #32]
 8007106:	4401      	add	r1, r0
 8007108:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 800710c:	4313      	orrs	r3, r2
 800710e:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 8007110:	68bb      	ldr	r3, [r7, #8]
 8007112:	799b      	ldrb	r3, [r3, #6]
 8007114:	2b01      	cmp	r3, #1
 8007116:	f040 80c3 	bne.w	80072a0 <USB_HC_StartXfer+0x3d4>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 800711a:	68bb      	ldr	r3, [r7, #8]
 800711c:	7c5b      	ldrb	r3, [r3, #17]
 800711e:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8007120:	68ba      	ldr	r2, [r7, #8]
 8007122:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8007124:	4313      	orrs	r3, r2
 8007126:	69fa      	ldr	r2, [r7, #28]
 8007128:	0151      	lsls	r1, r2, #5
 800712a:	6a3a      	ldr	r2, [r7, #32]
 800712c:	440a      	add	r2, r1
 800712e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8007132:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8007136:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 8007138:	69fb      	ldr	r3, [r7, #28]
 800713a:	015a      	lsls	r2, r3, #5
 800713c:	6a3b      	ldr	r3, [r7, #32]
 800713e:	4413      	add	r3, r2
 8007140:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007144:	68db      	ldr	r3, [r3, #12]
 8007146:	69fa      	ldr	r2, [r7, #28]
 8007148:	0151      	lsls	r1, r2, #5
 800714a:	6a3a      	ldr	r2, [r7, #32]
 800714c:	440a      	add	r2, r1
 800714e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007152:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8007156:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 8007158:	68bb      	ldr	r3, [r7, #8]
 800715a:	79db      	ldrb	r3, [r3, #7]
 800715c:	2b01      	cmp	r3, #1
 800715e:	d123      	bne.n	80071a8 <USB_HC_StartXfer+0x2dc>
 8007160:	68bb      	ldr	r3, [r7, #8]
 8007162:	78db      	ldrb	r3, [r3, #3]
 8007164:	2b00      	cmp	r3, #0
 8007166:	d11f      	bne.n	80071a8 <USB_HC_StartXfer+0x2dc>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8007168:	69fb      	ldr	r3, [r7, #28]
 800716a:	015a      	lsls	r2, r3, #5
 800716c:	6a3b      	ldr	r3, [r7, #32]
 800716e:	4413      	add	r3, r2
 8007170:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007174:	685b      	ldr	r3, [r3, #4]
 8007176:	69fa      	ldr	r2, [r7, #28]
 8007178:	0151      	lsls	r1, r2, #5
 800717a:	6a3a      	ldr	r2, [r7, #32]
 800717c:	440a      	add	r2, r1
 800717e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007182:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007186:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8007188:	69fb      	ldr	r3, [r7, #28]
 800718a:	015a      	lsls	r2, r3, #5
 800718c:	6a3b      	ldr	r3, [r7, #32]
 800718e:	4413      	add	r3, r2
 8007190:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007194:	68db      	ldr	r3, [r3, #12]
 8007196:	69fa      	ldr	r2, [r7, #28]
 8007198:	0151      	lsls	r1, r2, #5
 800719a:	6a3a      	ldr	r2, [r7, #32]
 800719c:	440a      	add	r2, r1
 800719e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80071a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80071a6:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 80071a8:	68bb      	ldr	r3, [r7, #8]
 80071aa:	7c9b      	ldrb	r3, [r3, #18]
 80071ac:	2b01      	cmp	r3, #1
 80071ae:	d003      	beq.n	80071b8 <USB_HC_StartXfer+0x2ec>
 80071b0:	68bb      	ldr	r3, [r7, #8]
 80071b2:	7c9b      	ldrb	r3, [r3, #18]
 80071b4:	2b03      	cmp	r3, #3
 80071b6:	d117      	bne.n	80071e8 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 80071b8:	68bb      	ldr	r3, [r7, #8]
 80071ba:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 80071bc:	2b01      	cmp	r3, #1
 80071be:	d113      	bne.n	80071e8 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 80071c0:	68bb      	ldr	r3, [r7, #8]
 80071c2:	78db      	ldrb	r3, [r3, #3]
 80071c4:	2b01      	cmp	r3, #1
 80071c6:	d10f      	bne.n	80071e8 <USB_HC_StartXfer+0x31c>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 80071c8:	69fb      	ldr	r3, [r7, #28]
 80071ca:	015a      	lsls	r2, r3, #5
 80071cc:	6a3b      	ldr	r3, [r7, #32]
 80071ce:	4413      	add	r3, r2
 80071d0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80071d4:	685b      	ldr	r3, [r3, #4]
 80071d6:	69fa      	ldr	r2, [r7, #28]
 80071d8:	0151      	lsls	r1, r2, #5
 80071da:	6a3a      	ldr	r2, [r7, #32]
 80071dc:	440a      	add	r2, r1
 80071de:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80071e2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80071e6:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 80071e8:	68bb      	ldr	r3, [r7, #8]
 80071ea:	7c9b      	ldrb	r3, [r3, #18]
 80071ec:	2b01      	cmp	r3, #1
 80071ee:	d162      	bne.n	80072b6 <USB_HC_StartXfer+0x3ea>
 80071f0:	68bb      	ldr	r3, [r7, #8]
 80071f2:	78db      	ldrb	r3, [r3, #3]
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d15e      	bne.n	80072b6 <USB_HC_StartXfer+0x3ea>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 80071f8:	68bb      	ldr	r3, [r7, #8]
 80071fa:	68db      	ldr	r3, [r3, #12]
 80071fc:	3b01      	subs	r3, #1
 80071fe:	2b03      	cmp	r3, #3
 8007200:	d858      	bhi.n	80072b4 <USB_HC_StartXfer+0x3e8>
 8007202:	a201      	add	r2, pc, #4	@ (adr r2, 8007208 <USB_HC_StartXfer+0x33c>)
 8007204:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007208:	08007219 	.word	0x08007219
 800720c:	0800723b 	.word	0x0800723b
 8007210:	0800725d 	.word	0x0800725d
 8007214:	0800727f 	.word	0x0800727f
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 8007218:	69fb      	ldr	r3, [r7, #28]
 800721a:	015a      	lsls	r2, r3, #5
 800721c:	6a3b      	ldr	r3, [r7, #32]
 800721e:	4413      	add	r3, r2
 8007220:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007224:	685b      	ldr	r3, [r3, #4]
 8007226:	69fa      	ldr	r2, [r7, #28]
 8007228:	0151      	lsls	r1, r2, #5
 800722a:	6a3a      	ldr	r2, [r7, #32]
 800722c:	440a      	add	r2, r1
 800722e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007232:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007236:	6053      	str	r3, [r2, #4]
          break;
 8007238:	e03d      	b.n	80072b6 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 800723a:	69fb      	ldr	r3, [r7, #28]
 800723c:	015a      	lsls	r2, r3, #5
 800723e:	6a3b      	ldr	r3, [r7, #32]
 8007240:	4413      	add	r3, r2
 8007242:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007246:	685b      	ldr	r3, [r3, #4]
 8007248:	69fa      	ldr	r2, [r7, #28]
 800724a:	0151      	lsls	r1, r2, #5
 800724c:	6a3a      	ldr	r2, [r7, #32]
 800724e:	440a      	add	r2, r1
 8007250:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007254:	f043 030e 	orr.w	r3, r3, #14
 8007258:	6053      	str	r3, [r2, #4]
          break;
 800725a:	e02c      	b.n	80072b6 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 800725c:	69fb      	ldr	r3, [r7, #28]
 800725e:	015a      	lsls	r2, r3, #5
 8007260:	6a3b      	ldr	r3, [r7, #32]
 8007262:	4413      	add	r3, r2
 8007264:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007268:	685b      	ldr	r3, [r3, #4]
 800726a:	69fa      	ldr	r2, [r7, #28]
 800726c:	0151      	lsls	r1, r2, #5
 800726e:	6a3a      	ldr	r2, [r7, #32]
 8007270:	440a      	add	r2, r1
 8007272:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007276:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800727a:	6053      	str	r3, [r2, #4]
          break;
 800727c:	e01b      	b.n	80072b6 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 800727e:	69fb      	ldr	r3, [r7, #28]
 8007280:	015a      	lsls	r2, r3, #5
 8007282:	6a3b      	ldr	r3, [r7, #32]
 8007284:	4413      	add	r3, r2
 8007286:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800728a:	685b      	ldr	r3, [r3, #4]
 800728c:	69fa      	ldr	r2, [r7, #28]
 800728e:	0151      	lsls	r1, r2, #5
 8007290:	6a3a      	ldr	r2, [r7, #32]
 8007292:	440a      	add	r2, r1
 8007294:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007298:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800729c:	6053      	str	r3, [r2, #4]
          break;
 800729e:	e00a      	b.n	80072b6 <USB_HC_StartXfer+0x3ea>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 80072a0:	69fb      	ldr	r3, [r7, #28]
 80072a2:	015a      	lsls	r2, r3, #5
 80072a4:	6a3b      	ldr	r3, [r7, #32]
 80072a6:	4413      	add	r3, r2
 80072a8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80072ac:	461a      	mov	r2, r3
 80072ae:	2300      	movs	r3, #0
 80072b0:	6053      	str	r3, [r2, #4]
 80072b2:	e000      	b.n	80072b6 <USB_HC_StartXfer+0x3ea>
          break;
 80072b4:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 80072b6:	69fb      	ldr	r3, [r7, #28]
 80072b8:	015a      	lsls	r2, r3, #5
 80072ba:	6a3b      	ldr	r3, [r7, #32]
 80072bc:	4413      	add	r3, r2
 80072be:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80072c6:	693b      	ldr	r3, [r7, #16]
 80072c8:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80072cc:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 80072ce:	68bb      	ldr	r3, [r7, #8]
 80072d0:	78db      	ldrb	r3, [r3, #3]
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d004      	beq.n	80072e0 <USB_HC_StartXfer+0x414>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 80072d6:	693b      	ldr	r3, [r7, #16]
 80072d8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80072dc:	613b      	str	r3, [r7, #16]
 80072de:	e003      	b.n	80072e8 <USB_HC_StartXfer+0x41c>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 80072e0:	693b      	ldr	r3, [r7, #16]
 80072e2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80072e6:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 80072e8:	693b      	ldr	r3, [r7, #16]
 80072ea:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80072ee:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 80072f0:	69fb      	ldr	r3, [r7, #28]
 80072f2:	015a      	lsls	r2, r3, #5
 80072f4:	6a3b      	ldr	r3, [r7, #32]
 80072f6:	4413      	add	r3, r2
 80072f8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80072fc:	461a      	mov	r2, r3
 80072fe:	693b      	ldr	r3, [r7, #16]
 8007300:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8007302:	79fb      	ldrb	r3, [r7, #7]
 8007304:	2b00      	cmp	r3, #0
 8007306:	d003      	beq.n	8007310 <USB_HC_StartXfer+0x444>
  {
    return HAL_OK;
 8007308:	2300      	movs	r3, #0
 800730a:	e055      	b.n	80073b8 <USB_HC_StartXfer+0x4ec>
 800730c:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 8007310:	68bb      	ldr	r3, [r7, #8]
 8007312:	78db      	ldrb	r3, [r3, #3]
 8007314:	2b00      	cmp	r3, #0
 8007316:	d14e      	bne.n	80073b6 <USB_HC_StartXfer+0x4ea>
 8007318:	68bb      	ldr	r3, [r7, #8]
 800731a:	6a1b      	ldr	r3, [r3, #32]
 800731c:	2b00      	cmp	r3, #0
 800731e:	d04a      	beq.n	80073b6 <USB_HC_StartXfer+0x4ea>
 8007320:	68bb      	ldr	r3, [r7, #8]
 8007322:	79db      	ldrb	r3, [r3, #7]
 8007324:	2b00      	cmp	r3, #0
 8007326:	d146      	bne.n	80073b6 <USB_HC_StartXfer+0x4ea>
  {
    switch (hc->ep_type)
 8007328:	68bb      	ldr	r3, [r7, #8]
 800732a:	7c9b      	ldrb	r3, [r3, #18]
 800732c:	2b03      	cmp	r3, #3
 800732e:	d831      	bhi.n	8007394 <USB_HC_StartXfer+0x4c8>
 8007330:	a201      	add	r2, pc, #4	@ (adr r2, 8007338 <USB_HC_StartXfer+0x46c>)
 8007332:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007336:	bf00      	nop
 8007338:	08007349 	.word	0x08007349
 800733c:	0800736d 	.word	0x0800736d
 8007340:	08007349 	.word	0x08007349
 8007344:	0800736d 	.word	0x0800736d
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8007348:	68bb      	ldr	r3, [r7, #8]
 800734a:	6a1b      	ldr	r3, [r3, #32]
 800734c:	3303      	adds	r3, #3
 800734e:	089b      	lsrs	r3, r3, #2
 8007350:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8007352:	8afa      	ldrh	r2, [r7, #22]
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007358:	b29b      	uxth	r3, r3
 800735a:	429a      	cmp	r2, r3
 800735c:	d91c      	bls.n	8007398 <USB_HC_StartXfer+0x4cc>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	699b      	ldr	r3, [r3, #24]
 8007362:	f043 0220 	orr.w	r2, r3, #32
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	619a      	str	r2, [r3, #24]
        }
        break;
 800736a:	e015      	b.n	8007398 <USB_HC_StartXfer+0x4cc>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800736c:	68bb      	ldr	r3, [r7, #8]
 800736e:	6a1b      	ldr	r3, [r3, #32]
 8007370:	3303      	adds	r3, #3
 8007372:	089b      	lsrs	r3, r3, #2
 8007374:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8007376:	8afa      	ldrh	r2, [r7, #22]
 8007378:	6a3b      	ldr	r3, [r7, #32]
 800737a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800737e:	691b      	ldr	r3, [r3, #16]
 8007380:	b29b      	uxth	r3, r3
 8007382:	429a      	cmp	r2, r3
 8007384:	d90a      	bls.n	800739c <USB_HC_StartXfer+0x4d0>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	699b      	ldr	r3, [r3, #24]
 800738a:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	619a      	str	r2, [r3, #24]
        }
        break;
 8007392:	e003      	b.n	800739c <USB_HC_StartXfer+0x4d0>

      default:
        break;
 8007394:	bf00      	nop
 8007396:	e002      	b.n	800739e <USB_HC_StartXfer+0x4d2>
        break;
 8007398:	bf00      	nop
 800739a:	e000      	b.n	800739e <USB_HC_StartXfer+0x4d2>
        break;
 800739c:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 800739e:	68bb      	ldr	r3, [r7, #8]
 80073a0:	6999      	ldr	r1, [r3, #24]
 80073a2:	68bb      	ldr	r3, [r7, #8]
 80073a4:	785a      	ldrb	r2, [r3, #1]
 80073a6:	68bb      	ldr	r3, [r7, #8]
 80073a8:	6a1b      	ldr	r3, [r3, #32]
 80073aa:	b29b      	uxth	r3, r3
 80073ac:	2000      	movs	r0, #0
 80073ae:	9000      	str	r0, [sp, #0]
 80073b0:	68f8      	ldr	r0, [r7, #12]
 80073b2:	f7ff f9c3 	bl	800673c <USB_WritePacket>
  }

  return HAL_OK;
 80073b6:	2300      	movs	r3, #0
}
 80073b8:	4618      	mov	r0, r3
 80073ba:	3728      	adds	r7, #40	@ 0x28
 80073bc:	46bd      	mov	sp, r7
 80073be:	bd80      	pop	{r7, pc}

080073c0 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80073c0:	b480      	push	{r7}
 80073c2:	b085      	sub	sp, #20
 80073c4:	af00      	add	r7, sp, #0
 80073c6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80073d2:	695b      	ldr	r3, [r3, #20]
 80073d4:	b29b      	uxth	r3, r3
}
 80073d6:	4618      	mov	r0, r3
 80073d8:	3714      	adds	r7, #20
 80073da:	46bd      	mov	sp, r7
 80073dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073e0:	4770      	bx	lr

080073e2 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 80073e2:	b480      	push	{r7}
 80073e4:	b089      	sub	sp, #36	@ 0x24
 80073e6:	af00      	add	r7, sp, #0
 80073e8:	6078      	str	r0, [r7, #4]
 80073ea:	460b      	mov	r3, r1
 80073ec:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 80073f2:	78fb      	ldrb	r3, [r7, #3]
 80073f4:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 80073f6:	2300      	movs	r3, #0
 80073f8:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 80073fa:	69bb      	ldr	r3, [r7, #24]
 80073fc:	015a      	lsls	r2, r3, #5
 80073fe:	69fb      	ldr	r3, [r7, #28]
 8007400:	4413      	add	r3, r2
 8007402:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	0c9b      	lsrs	r3, r3, #18
 800740a:	f003 0303 	and.w	r3, r3, #3
 800740e:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8007410:	69bb      	ldr	r3, [r7, #24]
 8007412:	015a      	lsls	r2, r3, #5
 8007414:	69fb      	ldr	r3, [r7, #28]
 8007416:	4413      	add	r3, r2
 8007418:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	0fdb      	lsrs	r3, r3, #31
 8007420:	f003 0301 	and.w	r3, r3, #1
 8007424:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 8007426:	69bb      	ldr	r3, [r7, #24]
 8007428:	015a      	lsls	r2, r3, #5
 800742a:	69fb      	ldr	r3, [r7, #28]
 800742c:	4413      	add	r3, r2
 800742e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007432:	685b      	ldr	r3, [r3, #4]
 8007434:	0fdb      	lsrs	r3, r3, #31
 8007436:	f003 0301 	and.w	r3, r3, #1
 800743a:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	689b      	ldr	r3, [r3, #8]
 8007440:	f003 0320 	and.w	r3, r3, #32
 8007444:	2b20      	cmp	r3, #32
 8007446:	d10d      	bne.n	8007464 <USB_HC_Halt+0x82>
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	2b00      	cmp	r3, #0
 800744c:	d10a      	bne.n	8007464 <USB_HC_Halt+0x82>
 800744e:	693b      	ldr	r3, [r7, #16]
 8007450:	2b00      	cmp	r3, #0
 8007452:	d005      	beq.n	8007460 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 8007454:	697b      	ldr	r3, [r7, #20]
 8007456:	2b01      	cmp	r3, #1
 8007458:	d002      	beq.n	8007460 <USB_HC_Halt+0x7e>
 800745a:	697b      	ldr	r3, [r7, #20]
 800745c:	2b03      	cmp	r3, #3
 800745e:	d101      	bne.n	8007464 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 8007460:	2300      	movs	r3, #0
 8007462:	e0d8      	b.n	8007616 <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8007464:	697b      	ldr	r3, [r7, #20]
 8007466:	2b00      	cmp	r3, #0
 8007468:	d002      	beq.n	8007470 <USB_HC_Halt+0x8e>
 800746a:	697b      	ldr	r3, [r7, #20]
 800746c:	2b02      	cmp	r3, #2
 800746e:	d173      	bne.n	8007558 <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8007470:	69bb      	ldr	r3, [r7, #24]
 8007472:	015a      	lsls	r2, r3, #5
 8007474:	69fb      	ldr	r3, [r7, #28]
 8007476:	4413      	add	r3, r2
 8007478:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	69ba      	ldr	r2, [r7, #24]
 8007480:	0151      	lsls	r1, r2, #5
 8007482:	69fa      	ldr	r2, [r7, #28]
 8007484:	440a      	add	r2, r1
 8007486:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800748a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800748e:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	689b      	ldr	r3, [r3, #8]
 8007494:	f003 0320 	and.w	r3, r3, #32
 8007498:	2b00      	cmp	r3, #0
 800749a:	d14a      	bne.n	8007532 <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074a0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	d133      	bne.n	8007510 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80074a8:	69bb      	ldr	r3, [r7, #24]
 80074aa:	015a      	lsls	r2, r3, #5
 80074ac:	69fb      	ldr	r3, [r7, #28]
 80074ae:	4413      	add	r3, r2
 80074b0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	69ba      	ldr	r2, [r7, #24]
 80074b8:	0151      	lsls	r1, r2, #5
 80074ba:	69fa      	ldr	r2, [r7, #28]
 80074bc:	440a      	add	r2, r1
 80074be:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80074c2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80074c6:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80074c8:	69bb      	ldr	r3, [r7, #24]
 80074ca:	015a      	lsls	r2, r3, #5
 80074cc:	69fb      	ldr	r3, [r7, #28]
 80074ce:	4413      	add	r3, r2
 80074d0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	69ba      	ldr	r2, [r7, #24]
 80074d8:	0151      	lsls	r1, r2, #5
 80074da:	69fa      	ldr	r2, [r7, #28]
 80074dc:	440a      	add	r2, r1
 80074de:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80074e2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80074e6:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 80074e8:	68bb      	ldr	r3, [r7, #8]
 80074ea:	3301      	adds	r3, #1
 80074ec:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 80074ee:	68bb      	ldr	r3, [r7, #8]
 80074f0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80074f4:	d82e      	bhi.n	8007554 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80074f6:	69bb      	ldr	r3, [r7, #24]
 80074f8:	015a      	lsls	r2, r3, #5
 80074fa:	69fb      	ldr	r3, [r7, #28]
 80074fc:	4413      	add	r3, r2
 80074fe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007508:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800750c:	d0ec      	beq.n	80074e8 <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800750e:	e081      	b.n	8007614 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007510:	69bb      	ldr	r3, [r7, #24]
 8007512:	015a      	lsls	r2, r3, #5
 8007514:	69fb      	ldr	r3, [r7, #28]
 8007516:	4413      	add	r3, r2
 8007518:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	69ba      	ldr	r2, [r7, #24]
 8007520:	0151      	lsls	r1, r2, #5
 8007522:	69fa      	ldr	r2, [r7, #28]
 8007524:	440a      	add	r2, r1
 8007526:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800752a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800752e:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007530:	e070      	b.n	8007614 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007532:	69bb      	ldr	r3, [r7, #24]
 8007534:	015a      	lsls	r2, r3, #5
 8007536:	69fb      	ldr	r3, [r7, #28]
 8007538:	4413      	add	r3, r2
 800753a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	69ba      	ldr	r2, [r7, #24]
 8007542:	0151      	lsls	r1, r2, #5
 8007544:	69fa      	ldr	r2, [r7, #28]
 8007546:	440a      	add	r2, r1
 8007548:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800754c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007550:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007552:	e05f      	b.n	8007614 <USB_HC_Halt+0x232>
            break;
 8007554:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007556:	e05d      	b.n	8007614 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8007558:	69bb      	ldr	r3, [r7, #24]
 800755a:	015a      	lsls	r2, r3, #5
 800755c:	69fb      	ldr	r3, [r7, #28]
 800755e:	4413      	add	r3, r2
 8007560:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	69ba      	ldr	r2, [r7, #24]
 8007568:	0151      	lsls	r1, r2, #5
 800756a:	69fa      	ldr	r2, [r7, #28]
 800756c:	440a      	add	r2, r1
 800756e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007572:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007576:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8007578:	69fb      	ldr	r3, [r7, #28]
 800757a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800757e:	691b      	ldr	r3, [r3, #16]
 8007580:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8007584:	2b00      	cmp	r3, #0
 8007586:	d133      	bne.n	80075f0 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8007588:	69bb      	ldr	r3, [r7, #24]
 800758a:	015a      	lsls	r2, r3, #5
 800758c:	69fb      	ldr	r3, [r7, #28]
 800758e:	4413      	add	r3, r2
 8007590:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	69ba      	ldr	r2, [r7, #24]
 8007598:	0151      	lsls	r1, r2, #5
 800759a:	69fa      	ldr	r2, [r7, #28]
 800759c:	440a      	add	r2, r1
 800759e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80075a2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80075a6:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80075a8:	69bb      	ldr	r3, [r7, #24]
 80075aa:	015a      	lsls	r2, r3, #5
 80075ac:	69fb      	ldr	r3, [r7, #28]
 80075ae:	4413      	add	r3, r2
 80075b0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	69ba      	ldr	r2, [r7, #24]
 80075b8:	0151      	lsls	r1, r2, #5
 80075ba:	69fa      	ldr	r2, [r7, #28]
 80075bc:	440a      	add	r2, r1
 80075be:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80075c2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80075c6:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 80075c8:	68bb      	ldr	r3, [r7, #8]
 80075ca:	3301      	adds	r3, #1
 80075cc:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 80075ce:	68bb      	ldr	r3, [r7, #8]
 80075d0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80075d4:	d81d      	bhi.n	8007612 <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80075d6:	69bb      	ldr	r3, [r7, #24]
 80075d8:	015a      	lsls	r2, r3, #5
 80075da:	69fb      	ldr	r3, [r7, #28]
 80075dc:	4413      	add	r3, r2
 80075de:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80075e8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80075ec:	d0ec      	beq.n	80075c8 <USB_HC_Halt+0x1e6>
 80075ee:	e011      	b.n	8007614 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80075f0:	69bb      	ldr	r3, [r7, #24]
 80075f2:	015a      	lsls	r2, r3, #5
 80075f4:	69fb      	ldr	r3, [r7, #28]
 80075f6:	4413      	add	r3, r2
 80075f8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	69ba      	ldr	r2, [r7, #24]
 8007600:	0151      	lsls	r1, r2, #5
 8007602:	69fa      	ldr	r2, [r7, #28]
 8007604:	440a      	add	r2, r1
 8007606:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800760a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800760e:	6013      	str	r3, [r2, #0]
 8007610:	e000      	b.n	8007614 <USB_HC_Halt+0x232>
          break;
 8007612:	bf00      	nop
    }
  }

  return HAL_OK;
 8007614:	2300      	movs	r3, #0
}
 8007616:	4618      	mov	r0, r3
 8007618:	3724      	adds	r7, #36	@ 0x24
 800761a:	46bd      	mov	sp, r7
 800761c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007620:	4770      	bx	lr
	...

08007624 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(const USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8007624:	b480      	push	{r7}
 8007626:	b087      	sub	sp, #28
 8007628:	af00      	add	r7, sp, #0
 800762a:	6078      	str	r0, [r7, #4]
 800762c:	460b      	mov	r3, r1
 800762e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8007634:	78fb      	ldrb	r3, [r7, #3]
 8007636:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8007638:	2301      	movs	r3, #1
 800763a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	04da      	lsls	r2, r3, #19
 8007640:	4b15      	ldr	r3, [pc, #84]	@ (8007698 <USB_DoPing+0x74>)
 8007642:	4013      	ands	r3, r2
 8007644:	693a      	ldr	r2, [r7, #16]
 8007646:	0151      	lsls	r1, r2, #5
 8007648:	697a      	ldr	r2, [r7, #20]
 800764a:	440a      	add	r2, r1
 800764c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007650:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007654:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8007656:	693b      	ldr	r3, [r7, #16]
 8007658:	015a      	lsls	r2, r3, #5
 800765a:	697b      	ldr	r3, [r7, #20]
 800765c:	4413      	add	r3, r2
 800765e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8007666:	68bb      	ldr	r3, [r7, #8]
 8007668:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800766c:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800766e:	68bb      	ldr	r3, [r7, #8]
 8007670:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007674:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8007676:	693b      	ldr	r3, [r7, #16]
 8007678:	015a      	lsls	r2, r3, #5
 800767a:	697b      	ldr	r3, [r7, #20]
 800767c:	4413      	add	r3, r2
 800767e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007682:	461a      	mov	r2, r3
 8007684:	68bb      	ldr	r3, [r7, #8]
 8007686:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8007688:	2300      	movs	r3, #0
}
 800768a:	4618      	mov	r0, r3
 800768c:	371c      	adds	r7, #28
 800768e:	46bd      	mov	sp, r7
 8007690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007694:	4770      	bx	lr
 8007696:	bf00      	nop
 8007698:	1ff80000 	.word	0x1ff80000

0800769c <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 800769c:	b580      	push	{r7, lr}
 800769e:	b088      	sub	sp, #32
 80076a0:	af00      	add	r7, sp, #0
 80076a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 80076a4:	2300      	movs	r3, #0
 80076a6:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 80076ac:	2300      	movs	r3, #0
 80076ae:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 80076b0:	6878      	ldr	r0, [r7, #4]
 80076b2:	f7fe ff86 	bl	80065c2 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80076b6:	2110      	movs	r1, #16
 80076b8:	6878      	ldr	r0, [r7, #4]
 80076ba:	f7fe ffdf 	bl	800667c <USB_FlushTxFifo>
 80076be:	4603      	mov	r3, r0
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	d001      	beq.n	80076c8 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 80076c4:	2301      	movs	r3, #1
 80076c6:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80076c8:	6878      	ldr	r0, [r7, #4]
 80076ca:	f7ff f809 	bl	80066e0 <USB_FlushRxFifo>
 80076ce:	4603      	mov	r3, r0
 80076d0:	2b00      	cmp	r3, #0
 80076d2:	d001      	beq.n	80076d8 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 80076d4:	2301      	movs	r3, #1
 80076d6:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 80076d8:	2300      	movs	r3, #0
 80076da:	61bb      	str	r3, [r7, #24]
 80076dc:	e01f      	b.n	800771e <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 80076de:	69bb      	ldr	r3, [r7, #24]
 80076e0:	015a      	lsls	r2, r3, #5
 80076e2:	697b      	ldr	r3, [r7, #20]
 80076e4:	4413      	add	r3, r2
 80076e6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 80076ee:	693b      	ldr	r3, [r7, #16]
 80076f0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80076f4:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 80076f6:	693b      	ldr	r3, [r7, #16]
 80076f8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80076fc:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80076fe:	693b      	ldr	r3, [r7, #16]
 8007700:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007704:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8007706:	69bb      	ldr	r3, [r7, #24]
 8007708:	015a      	lsls	r2, r3, #5
 800770a:	697b      	ldr	r3, [r7, #20]
 800770c:	4413      	add	r3, r2
 800770e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007712:	461a      	mov	r2, r3
 8007714:	693b      	ldr	r3, [r7, #16]
 8007716:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8007718:	69bb      	ldr	r3, [r7, #24]
 800771a:	3301      	adds	r3, #1
 800771c:	61bb      	str	r3, [r7, #24]
 800771e:	69bb      	ldr	r3, [r7, #24]
 8007720:	2b0f      	cmp	r3, #15
 8007722:	d9dc      	bls.n	80076de <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8007724:	2300      	movs	r3, #0
 8007726:	61bb      	str	r3, [r7, #24]
 8007728:	e034      	b.n	8007794 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 800772a:	69bb      	ldr	r3, [r7, #24]
 800772c:	015a      	lsls	r2, r3, #5
 800772e:	697b      	ldr	r3, [r7, #20]
 8007730:	4413      	add	r3, r2
 8007732:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 800773a:	693b      	ldr	r3, [r7, #16]
 800773c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007740:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 8007742:	693b      	ldr	r3, [r7, #16]
 8007744:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007748:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800774a:	693b      	ldr	r3, [r7, #16]
 800774c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007750:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8007752:	69bb      	ldr	r3, [r7, #24]
 8007754:	015a      	lsls	r2, r3, #5
 8007756:	697b      	ldr	r3, [r7, #20]
 8007758:	4413      	add	r3, r2
 800775a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800775e:	461a      	mov	r2, r3
 8007760:	693b      	ldr	r3, [r7, #16]
 8007762:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	3301      	adds	r3, #1
 8007768:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007770:	d80c      	bhi.n	800778c <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8007772:	69bb      	ldr	r3, [r7, #24]
 8007774:	015a      	lsls	r2, r3, #5
 8007776:	697b      	ldr	r3, [r7, #20]
 8007778:	4413      	add	r3, r2
 800777a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007784:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007788:	d0ec      	beq.n	8007764 <USB_StopHost+0xc8>
 800778a:	e000      	b.n	800778e <USB_StopHost+0xf2>
        break;
 800778c:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 800778e:	69bb      	ldr	r3, [r7, #24]
 8007790:	3301      	adds	r3, #1
 8007792:	61bb      	str	r3, [r7, #24]
 8007794:	69bb      	ldr	r3, [r7, #24]
 8007796:	2b0f      	cmp	r3, #15
 8007798:	d9c7      	bls.n	800772a <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 800779a:	697b      	ldr	r3, [r7, #20]
 800779c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80077a0:	461a      	mov	r2, r3
 80077a2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80077a6:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80077ae:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 80077b0:	6878      	ldr	r0, [r7, #4]
 80077b2:	f7fe fef5 	bl	80065a0 <USB_EnableGlobalInt>

  return ret;
 80077b6:	7ffb      	ldrb	r3, [r7, #31]
}
 80077b8:	4618      	mov	r0, r3
 80077ba:	3720      	adds	r7, #32
 80077bc:	46bd      	mov	sp, r7
 80077be:	bd80      	pop	{r7, pc}

080077c0 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 80077c0:	b590      	push	{r4, r7, lr}
 80077c2:	b089      	sub	sp, #36	@ 0x24
 80077c4:	af04      	add	r7, sp, #16
 80077c6:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 80077c8:	2301      	movs	r3, #1
 80077ca:	2202      	movs	r2, #2
 80077cc:	2102      	movs	r1, #2
 80077ce:	6878      	ldr	r0, [r7, #4]
 80077d0:	f000 fc83 	bl	80080da <USBH_FindInterface>
 80077d4:	4603      	mov	r3, r0
 80077d6:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 80077d8:	7bfb      	ldrb	r3, [r7, #15]
 80077da:	2bff      	cmp	r3, #255	@ 0xff
 80077dc:	d002      	beq.n	80077e4 <USBH_CDC_InterfaceInit+0x24>
 80077de:	7bfb      	ldrb	r3, [r7, #15]
 80077e0:	2b01      	cmp	r3, #1
 80077e2:	d901      	bls.n	80077e8 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 80077e4:	2302      	movs	r3, #2
 80077e6:	e13d      	b.n	8007a64 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 80077e8:	7bfb      	ldrb	r3, [r7, #15]
 80077ea:	4619      	mov	r1, r3
 80077ec:	6878      	ldr	r0, [r7, #4]
 80077ee:	f000 fc58 	bl	80080a2 <USBH_SelectInterface>
 80077f2:	4603      	mov	r3, r0
 80077f4:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 80077f6:	7bbb      	ldrb	r3, [r7, #14]
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d001      	beq.n	8007800 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 80077fc:	2302      	movs	r3, #2
 80077fe:	e131      	b.n	8007a64 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	f8d3 437c 	ldr.w	r4, [r3, #892]	@ 0x37c
 8007806:	2050      	movs	r0, #80	@ 0x50
 8007808:	f002 fb58 	bl	8009ebc <malloc>
 800780c:	4603      	mov	r3, r0
 800780e:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007816:	69db      	ldr	r3, [r3, #28]
 8007818:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 800781a:	68bb      	ldr	r3, [r7, #8]
 800781c:	2b00      	cmp	r3, #0
 800781e:	d101      	bne.n	8007824 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 8007820:	2302      	movs	r3, #2
 8007822:	e11f      	b.n	8007a64 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 8007824:	2250      	movs	r2, #80	@ 0x50
 8007826:	2100      	movs	r1, #0
 8007828:	68b8      	ldr	r0, [r7, #8]
 800782a:	f002 fc05 	bl	800a038 <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 800782e:	7bfb      	ldrb	r3, [r7, #15]
 8007830:	687a      	ldr	r2, [r7, #4]
 8007832:	211a      	movs	r1, #26
 8007834:	fb01 f303 	mul.w	r3, r1, r3
 8007838:	4413      	add	r3, r2
 800783a:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800783e:	781b      	ldrb	r3, [r3, #0]
 8007840:	b25b      	sxtb	r3, r3
 8007842:	2b00      	cmp	r3, #0
 8007844:	da15      	bge.n	8007872 <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8007846:	7bfb      	ldrb	r3, [r7, #15]
 8007848:	687a      	ldr	r2, [r7, #4]
 800784a:	211a      	movs	r1, #26
 800784c:	fb01 f303 	mul.w	r3, r1, r3
 8007850:	4413      	add	r3, r2
 8007852:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8007856:	781a      	ldrb	r2, [r3, #0]
 8007858:	68bb      	ldr	r3, [r7, #8]
 800785a:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800785c:	7bfb      	ldrb	r3, [r7, #15]
 800785e:	687a      	ldr	r2, [r7, #4]
 8007860:	211a      	movs	r1, #26
 8007862:	fb01 f303 	mul.w	r3, r1, r3
 8007866:	4413      	add	r3, r2
 8007868:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800786c:	881a      	ldrh	r2, [r3, #0]
 800786e:	68bb      	ldr	r3, [r7, #8]
 8007870:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 8007872:	68bb      	ldr	r3, [r7, #8]
 8007874:	785b      	ldrb	r3, [r3, #1]
 8007876:	4619      	mov	r1, r3
 8007878:	6878      	ldr	r0, [r7, #4]
 800787a:	f001 ffc4 	bl	8009806 <USBH_AllocPipe>
 800787e:	4603      	mov	r3, r0
 8007880:	461a      	mov	r2, r3
 8007882:	68bb      	ldr	r3, [r7, #8]
 8007884:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 8007886:	68bb      	ldr	r3, [r7, #8]
 8007888:	7819      	ldrb	r1, [r3, #0]
 800788a:	68bb      	ldr	r3, [r7, #8]
 800788c:	7858      	ldrb	r0, [r3, #1]
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800789a:	68ba      	ldr	r2, [r7, #8]
 800789c:	8952      	ldrh	r2, [r2, #10]
 800789e:	9202      	str	r2, [sp, #8]
 80078a0:	2203      	movs	r2, #3
 80078a2:	9201      	str	r2, [sp, #4]
 80078a4:	9300      	str	r3, [sp, #0]
 80078a6:	4623      	mov	r3, r4
 80078a8:	4602      	mov	r2, r0
 80078aa:	6878      	ldr	r0, [r7, #4]
 80078ac:	f001 ff7c 	bl	80097a8 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 80078b0:	68bb      	ldr	r3, [r7, #8]
 80078b2:	781b      	ldrb	r3, [r3, #0]
 80078b4:	2200      	movs	r2, #0
 80078b6:	4619      	mov	r1, r3
 80078b8:	6878      	ldr	r0, [r7, #4]
 80078ba:	f002 fa79 	bl	8009db0 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 80078be:	2300      	movs	r3, #0
 80078c0:	2200      	movs	r2, #0
 80078c2:	210a      	movs	r1, #10
 80078c4:	6878      	ldr	r0, [r7, #4]
 80078c6:	f000 fc08 	bl	80080da <USBH_FindInterface>
 80078ca:	4603      	mov	r3, r0
 80078cc:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 80078ce:	7bfb      	ldrb	r3, [r7, #15]
 80078d0:	2bff      	cmp	r3, #255	@ 0xff
 80078d2:	d002      	beq.n	80078da <USBH_CDC_InterfaceInit+0x11a>
 80078d4:	7bfb      	ldrb	r3, [r7, #15]
 80078d6:	2b01      	cmp	r3, #1
 80078d8:	d901      	bls.n	80078de <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 80078da:	2302      	movs	r3, #2
 80078dc:	e0c2      	b.n	8007a64 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 80078de:	7bfb      	ldrb	r3, [r7, #15]
 80078e0:	687a      	ldr	r2, [r7, #4]
 80078e2:	211a      	movs	r1, #26
 80078e4:	fb01 f303 	mul.w	r3, r1, r3
 80078e8:	4413      	add	r3, r2
 80078ea:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 80078ee:	781b      	ldrb	r3, [r3, #0]
 80078f0:	b25b      	sxtb	r3, r3
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	da16      	bge.n	8007924 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80078f6:	7bfb      	ldrb	r3, [r7, #15]
 80078f8:	687a      	ldr	r2, [r7, #4]
 80078fa:	211a      	movs	r1, #26
 80078fc:	fb01 f303 	mul.w	r3, r1, r3
 8007900:	4413      	add	r3, r2
 8007902:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8007906:	781a      	ldrb	r2, [r3, #0]
 8007908:	68bb      	ldr	r3, [r7, #8]
 800790a:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800790c:	7bfb      	ldrb	r3, [r7, #15]
 800790e:	687a      	ldr	r2, [r7, #4]
 8007910:	211a      	movs	r1, #26
 8007912:	fb01 f303 	mul.w	r3, r1, r3
 8007916:	4413      	add	r3, r2
 8007918:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800791c:	881a      	ldrh	r2, [r3, #0]
 800791e:	68bb      	ldr	r3, [r7, #8]
 8007920:	835a      	strh	r2, [r3, #26]
 8007922:	e015      	b.n	8007950 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8007924:	7bfb      	ldrb	r3, [r7, #15]
 8007926:	687a      	ldr	r2, [r7, #4]
 8007928:	211a      	movs	r1, #26
 800792a:	fb01 f303 	mul.w	r3, r1, r3
 800792e:	4413      	add	r3, r2
 8007930:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8007934:	781a      	ldrb	r2, [r3, #0]
 8007936:	68bb      	ldr	r3, [r7, #8]
 8007938:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800793a:	7bfb      	ldrb	r3, [r7, #15]
 800793c:	687a      	ldr	r2, [r7, #4]
 800793e:	211a      	movs	r1, #26
 8007940:	fb01 f303 	mul.w	r3, r1, r3
 8007944:	4413      	add	r3, r2
 8007946:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800794a:	881a      	ldrh	r2, [r3, #0]
 800794c:	68bb      	ldr	r3, [r7, #8]
 800794e:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 8007950:	7bfb      	ldrb	r3, [r7, #15]
 8007952:	687a      	ldr	r2, [r7, #4]
 8007954:	211a      	movs	r1, #26
 8007956:	fb01 f303 	mul.w	r3, r1, r3
 800795a:	4413      	add	r3, r2
 800795c:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8007960:	781b      	ldrb	r3, [r3, #0]
 8007962:	b25b      	sxtb	r3, r3
 8007964:	2b00      	cmp	r3, #0
 8007966:	da16      	bge.n	8007996 <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8007968:	7bfb      	ldrb	r3, [r7, #15]
 800796a:	687a      	ldr	r2, [r7, #4]
 800796c:	211a      	movs	r1, #26
 800796e:	fb01 f303 	mul.w	r3, r1, r3
 8007972:	4413      	add	r3, r2
 8007974:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8007978:	781a      	ldrb	r2, [r3, #0]
 800797a:	68bb      	ldr	r3, [r7, #8]
 800797c:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800797e:	7bfb      	ldrb	r3, [r7, #15]
 8007980:	687a      	ldr	r2, [r7, #4]
 8007982:	211a      	movs	r1, #26
 8007984:	fb01 f303 	mul.w	r3, r1, r3
 8007988:	4413      	add	r3, r2
 800798a:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 800798e:	881a      	ldrh	r2, [r3, #0]
 8007990:	68bb      	ldr	r3, [r7, #8]
 8007992:	835a      	strh	r2, [r3, #26]
 8007994:	e015      	b.n	80079c2 <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8007996:	7bfb      	ldrb	r3, [r7, #15]
 8007998:	687a      	ldr	r2, [r7, #4]
 800799a:	211a      	movs	r1, #26
 800799c:	fb01 f303 	mul.w	r3, r1, r3
 80079a0:	4413      	add	r3, r2
 80079a2:	f203 3356 	addw	r3, r3, #854	@ 0x356
 80079a6:	781a      	ldrb	r2, [r3, #0]
 80079a8:	68bb      	ldr	r3, [r7, #8]
 80079aa:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 80079ac:	7bfb      	ldrb	r3, [r7, #15]
 80079ae:	687a      	ldr	r2, [r7, #4]
 80079b0:	211a      	movs	r1, #26
 80079b2:	fb01 f303 	mul.w	r3, r1, r3
 80079b6:	4413      	add	r3, r2
 80079b8:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 80079bc:	881a      	ldrh	r2, [r3, #0]
 80079be:	68bb      	ldr	r3, [r7, #8]
 80079c0:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 80079c2:	68bb      	ldr	r3, [r7, #8]
 80079c4:	7b9b      	ldrb	r3, [r3, #14]
 80079c6:	4619      	mov	r1, r3
 80079c8:	6878      	ldr	r0, [r7, #4]
 80079ca:	f001 ff1c 	bl	8009806 <USBH_AllocPipe>
 80079ce:	4603      	mov	r3, r0
 80079d0:	461a      	mov	r2, r3
 80079d2:	68bb      	ldr	r3, [r7, #8]
 80079d4:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 80079d6:	68bb      	ldr	r3, [r7, #8]
 80079d8:	7bdb      	ldrb	r3, [r3, #15]
 80079da:	4619      	mov	r1, r3
 80079dc:	6878      	ldr	r0, [r7, #4]
 80079de:	f001 ff12 	bl	8009806 <USBH_AllocPipe>
 80079e2:	4603      	mov	r3, r0
 80079e4:	461a      	mov	r2, r3
 80079e6:	68bb      	ldr	r3, [r7, #8]
 80079e8:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 80079ea:	68bb      	ldr	r3, [r7, #8]
 80079ec:	7b59      	ldrb	r1, [r3, #13]
 80079ee:	68bb      	ldr	r3, [r7, #8]
 80079f0:	7b98      	ldrb	r0, [r3, #14]
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80079fe:	68ba      	ldr	r2, [r7, #8]
 8007a00:	8b12      	ldrh	r2, [r2, #24]
 8007a02:	9202      	str	r2, [sp, #8]
 8007a04:	2202      	movs	r2, #2
 8007a06:	9201      	str	r2, [sp, #4]
 8007a08:	9300      	str	r3, [sp, #0]
 8007a0a:	4623      	mov	r3, r4
 8007a0c:	4602      	mov	r2, r0
 8007a0e:	6878      	ldr	r0, [r7, #4]
 8007a10:	f001 feca 	bl	80097a8 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 8007a14:	68bb      	ldr	r3, [r7, #8]
 8007a16:	7b19      	ldrb	r1, [r3, #12]
 8007a18:	68bb      	ldr	r3, [r7, #8]
 8007a1a:	7bd8      	ldrb	r0, [r3, #15]
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8007a28:	68ba      	ldr	r2, [r7, #8]
 8007a2a:	8b52      	ldrh	r2, [r2, #26]
 8007a2c:	9202      	str	r2, [sp, #8]
 8007a2e:	2202      	movs	r2, #2
 8007a30:	9201      	str	r2, [sp, #4]
 8007a32:	9300      	str	r3, [sp, #0]
 8007a34:	4623      	mov	r3, r4
 8007a36:	4602      	mov	r2, r0
 8007a38:	6878      	ldr	r0, [r7, #4]
 8007a3a:	f001 feb5 	bl	80097a8 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 8007a3e:	68bb      	ldr	r3, [r7, #8]
 8007a40:	2200      	movs	r2, #0
 8007a42:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 8007a46:	68bb      	ldr	r3, [r7, #8]
 8007a48:	7b5b      	ldrb	r3, [r3, #13]
 8007a4a:	2200      	movs	r2, #0
 8007a4c:	4619      	mov	r1, r3
 8007a4e:	6878      	ldr	r0, [r7, #4]
 8007a50:	f002 f9ae 	bl	8009db0 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 8007a54:	68bb      	ldr	r3, [r7, #8]
 8007a56:	7b1b      	ldrb	r3, [r3, #12]
 8007a58:	2200      	movs	r2, #0
 8007a5a:	4619      	mov	r1, r3
 8007a5c:	6878      	ldr	r0, [r7, #4]
 8007a5e:	f002 f9a7 	bl	8009db0 <USBH_LL_SetToggle>

  return USBH_OK;
 8007a62:	2300      	movs	r3, #0
}
 8007a64:	4618      	mov	r0, r3
 8007a66:	3714      	adds	r7, #20
 8007a68:	46bd      	mov	sp, r7
 8007a6a:	bd90      	pop	{r4, r7, pc}

08007a6c <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8007a6c:	b580      	push	{r7, lr}
 8007a6e:	b084      	sub	sp, #16
 8007a70:	af00      	add	r7, sp, #0
 8007a72:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007a7a:	69db      	ldr	r3, [r3, #28]
 8007a7c:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	781b      	ldrb	r3, [r3, #0]
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	d00e      	beq.n	8007aa4 <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	781b      	ldrb	r3, [r3, #0]
 8007a8a:	4619      	mov	r1, r3
 8007a8c:	6878      	ldr	r0, [r7, #4]
 8007a8e:	f001 feaa 	bl	80097e6 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	781b      	ldrb	r3, [r3, #0]
 8007a96:	4619      	mov	r1, r3
 8007a98:	6878      	ldr	r0, [r7, #4]
 8007a9a:	f001 fed5 	bl	8009848 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	2200      	movs	r2, #0
 8007aa2:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	7b1b      	ldrb	r3, [r3, #12]
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d00e      	beq.n	8007aca <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	7b1b      	ldrb	r3, [r3, #12]
 8007ab0:	4619      	mov	r1, r3
 8007ab2:	6878      	ldr	r0, [r7, #4]
 8007ab4:	f001 fe97 	bl	80097e6 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	7b1b      	ldrb	r3, [r3, #12]
 8007abc:	4619      	mov	r1, r3
 8007abe:	6878      	ldr	r0, [r7, #4]
 8007ac0:	f001 fec2 	bl	8009848 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	2200      	movs	r2, #0
 8007ac8:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	7b5b      	ldrb	r3, [r3, #13]
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d00e      	beq.n	8007af0 <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	7b5b      	ldrb	r3, [r3, #13]
 8007ad6:	4619      	mov	r1, r3
 8007ad8:	6878      	ldr	r0, [r7, #4]
 8007ada:	f001 fe84 	bl	80097e6 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	7b5b      	ldrb	r3, [r3, #13]
 8007ae2:	4619      	mov	r1, r3
 8007ae4:	6878      	ldr	r0, [r7, #4]
 8007ae6:	f001 feaf 	bl	8009848 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	2200      	movs	r2, #0
 8007aee:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007af6:	69db      	ldr	r3, [r3, #28]
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	d00b      	beq.n	8007b14 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007b02:	69db      	ldr	r3, [r3, #28]
 8007b04:	4618      	mov	r0, r3
 8007b06:	f002 f9e1 	bl	8009ecc <free>
    phost->pActiveClass->pData = 0U;
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007b10:	2200      	movs	r2, #0
 8007b12:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8007b14:	2300      	movs	r3, #0
}
 8007b16:	4618      	mov	r0, r3
 8007b18:	3710      	adds	r7, #16
 8007b1a:	46bd      	mov	sp, r7
 8007b1c:	bd80      	pop	{r7, pc}

08007b1e <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 8007b1e:	b580      	push	{r7, lr}
 8007b20:	b084      	sub	sp, #16
 8007b22:	af00      	add	r7, sp, #0
 8007b24:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007b2c:	69db      	ldr	r3, [r3, #28]
 8007b2e:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	3340      	adds	r3, #64	@ 0x40
 8007b34:	4619      	mov	r1, r3
 8007b36:	6878      	ldr	r0, [r7, #4]
 8007b38:	f000 f8b1 	bl	8007c9e <GetLineCoding>
 8007b3c:	4603      	mov	r3, r0
 8007b3e:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 8007b40:	7afb      	ldrb	r3, [r7, #11]
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	d105      	bne.n	8007b52 <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8007b4c:	2102      	movs	r1, #2
 8007b4e:	6878      	ldr	r0, [r7, #4]
 8007b50:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 8007b52:	7afb      	ldrb	r3, [r7, #11]
}
 8007b54:	4618      	mov	r0, r3
 8007b56:	3710      	adds	r7, #16
 8007b58:	46bd      	mov	sp, r7
 8007b5a:	bd80      	pop	{r7, pc}

08007b5c <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 8007b5c:	b580      	push	{r7, lr}
 8007b5e:	b084      	sub	sp, #16
 8007b60:	af00      	add	r7, sp, #0
 8007b62:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 8007b64:	2301      	movs	r3, #1
 8007b66:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 8007b68:	2300      	movs	r3, #0
 8007b6a:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007b72:	69db      	ldr	r3, [r3, #28]
 8007b74:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 8007b76:	68bb      	ldr	r3, [r7, #8]
 8007b78:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8007b7c:	2b04      	cmp	r3, #4
 8007b7e:	d877      	bhi.n	8007c70 <USBH_CDC_Process+0x114>
 8007b80:	a201      	add	r2, pc, #4	@ (adr r2, 8007b88 <USBH_CDC_Process+0x2c>)
 8007b82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b86:	bf00      	nop
 8007b88:	08007b9d 	.word	0x08007b9d
 8007b8c:	08007ba3 	.word	0x08007ba3
 8007b90:	08007bd3 	.word	0x08007bd3
 8007b94:	08007c47 	.word	0x08007c47
 8007b98:	08007c55 	.word	0x08007c55
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 8007b9c:	2300      	movs	r3, #0
 8007b9e:	73fb      	strb	r3, [r7, #15]
      break;
 8007ba0:	e06d      	b.n	8007c7e <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 8007ba2:	68bb      	ldr	r3, [r7, #8]
 8007ba4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007ba6:	4619      	mov	r1, r3
 8007ba8:	6878      	ldr	r0, [r7, #4]
 8007baa:	f000 f897 	bl	8007cdc <SetLineCoding>
 8007bae:	4603      	mov	r3, r0
 8007bb0:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8007bb2:	7bbb      	ldrb	r3, [r7, #14]
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	d104      	bne.n	8007bc2 <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 8007bb8:	68bb      	ldr	r3, [r7, #8]
 8007bba:	2202      	movs	r2, #2
 8007bbc:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8007bc0:	e058      	b.n	8007c74 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 8007bc2:	7bbb      	ldrb	r3, [r7, #14]
 8007bc4:	2b01      	cmp	r3, #1
 8007bc6:	d055      	beq.n	8007c74 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 8007bc8:	68bb      	ldr	r3, [r7, #8]
 8007bca:	2204      	movs	r2, #4
 8007bcc:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 8007bd0:	e050      	b.n	8007c74 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 8007bd2:	68bb      	ldr	r3, [r7, #8]
 8007bd4:	3340      	adds	r3, #64	@ 0x40
 8007bd6:	4619      	mov	r1, r3
 8007bd8:	6878      	ldr	r0, [r7, #4]
 8007bda:	f000 f860 	bl	8007c9e <GetLineCoding>
 8007bde:	4603      	mov	r3, r0
 8007be0:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8007be2:	7bbb      	ldrb	r3, [r7, #14]
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	d126      	bne.n	8007c36 <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 8007be8:	68bb      	ldr	r3, [r7, #8]
 8007bea:	2200      	movs	r2, #0
 8007bec:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8007bf0:	68bb      	ldr	r3, [r7, #8]
 8007bf2:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 8007bf6:	68bb      	ldr	r3, [r7, #8]
 8007bf8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007bfa:	791b      	ldrb	r3, [r3, #4]
 8007bfc:	429a      	cmp	r2, r3
 8007bfe:	d13b      	bne.n	8007c78 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8007c00:	68bb      	ldr	r3, [r7, #8]
 8007c02:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 8007c06:	68bb      	ldr	r3, [r7, #8]
 8007c08:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007c0a:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8007c0c:	429a      	cmp	r2, r3
 8007c0e:	d133      	bne.n	8007c78 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8007c10:	68bb      	ldr	r3, [r7, #8]
 8007c12:	f893 2045 	ldrb.w	r2, [r3, #69]	@ 0x45
 8007c16:	68bb      	ldr	r3, [r7, #8]
 8007c18:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007c1a:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8007c1c:	429a      	cmp	r2, r3
 8007c1e:	d12b      	bne.n	8007c78 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 8007c20:	68bb      	ldr	r3, [r7, #8]
 8007c22:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007c24:	68bb      	ldr	r3, [r7, #8]
 8007c26:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007c28:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8007c2a:	429a      	cmp	r2, r3
 8007c2c:	d124      	bne.n	8007c78 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 8007c2e:	6878      	ldr	r0, [r7, #4]
 8007c30:	f000 f958 	bl	8007ee4 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8007c34:	e020      	b.n	8007c78 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 8007c36:	7bbb      	ldrb	r3, [r7, #14]
 8007c38:	2b01      	cmp	r3, #1
 8007c3a:	d01d      	beq.n	8007c78 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 8007c3c:	68bb      	ldr	r3, [r7, #8]
 8007c3e:	2204      	movs	r2, #4
 8007c40:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 8007c44:	e018      	b.n	8007c78 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 8007c46:	6878      	ldr	r0, [r7, #4]
 8007c48:	f000 f867 	bl	8007d1a <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 8007c4c:	6878      	ldr	r0, [r7, #4]
 8007c4e:	f000 f8da 	bl	8007e06 <CDC_ProcessReception>
      break;
 8007c52:	e014      	b.n	8007c7e <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 8007c54:	2100      	movs	r1, #0
 8007c56:	6878      	ldr	r0, [r7, #4]
 8007c58:	f001 f81e 	bl	8008c98 <USBH_ClrFeature>
 8007c5c:	4603      	mov	r3, r0
 8007c5e:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8007c60:	7bbb      	ldrb	r3, [r7, #14]
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	d10a      	bne.n	8007c7c <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 8007c66:	68bb      	ldr	r3, [r7, #8]
 8007c68:	2200      	movs	r2, #0
 8007c6a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      }
      break;
 8007c6e:	e005      	b.n	8007c7c <USBH_CDC_Process+0x120>

    default:
      break;
 8007c70:	bf00      	nop
 8007c72:	e004      	b.n	8007c7e <USBH_CDC_Process+0x122>
      break;
 8007c74:	bf00      	nop
 8007c76:	e002      	b.n	8007c7e <USBH_CDC_Process+0x122>
      break;
 8007c78:	bf00      	nop
 8007c7a:	e000      	b.n	8007c7e <USBH_CDC_Process+0x122>
      break;
 8007c7c:	bf00      	nop

  }

  return status;
 8007c7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c80:	4618      	mov	r0, r3
 8007c82:	3710      	adds	r7, #16
 8007c84:	46bd      	mov	sp, r7
 8007c86:	bd80      	pop	{r7, pc}

08007c88 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8007c88:	b480      	push	{r7}
 8007c8a:	b083      	sub	sp, #12
 8007c8c:	af00      	add	r7, sp, #0
 8007c8e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 8007c90:	2300      	movs	r3, #0
}
 8007c92:	4618      	mov	r0, r3
 8007c94:	370c      	adds	r7, #12
 8007c96:	46bd      	mov	sp, r7
 8007c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c9c:	4770      	bx	lr

08007c9e <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 8007c9e:	b580      	push	{r7, lr}
 8007ca0:	b082      	sub	sp, #8
 8007ca2:	af00      	add	r7, sp, #0
 8007ca4:	6078      	str	r0, [r7, #4]
 8007ca6:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	22a1      	movs	r2, #161	@ 0xa1
 8007cac:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	2221      	movs	r2, #33	@ 0x21
 8007cb2:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	2200      	movs	r2, #0
 8007cb8:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	2200      	movs	r2, #0
 8007cbe:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	2207      	movs	r2, #7
 8007cc4:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8007cc6:	683b      	ldr	r3, [r7, #0]
 8007cc8:	2207      	movs	r2, #7
 8007cca:	4619      	mov	r1, r3
 8007ccc:	6878      	ldr	r0, [r7, #4]
 8007cce:	f001 fb17 	bl	8009300 <USBH_CtlReq>
 8007cd2:	4603      	mov	r3, r0
}
 8007cd4:	4618      	mov	r0, r3
 8007cd6:	3708      	adds	r7, #8
 8007cd8:	46bd      	mov	sp, r7
 8007cda:	bd80      	pop	{r7, pc}

08007cdc <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 8007cdc:	b580      	push	{r7, lr}
 8007cde:	b082      	sub	sp, #8
 8007ce0:	af00      	add	r7, sp, #0
 8007ce2:	6078      	str	r0, [r7, #4]
 8007ce4:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	2221      	movs	r2, #33	@ 0x21
 8007cea:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	2220      	movs	r2, #32
 8007cf0:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	2200      	movs	r2, #0
 8007cf6:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	2200      	movs	r2, #0
 8007cfc:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	2207      	movs	r2, #7
 8007d02:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8007d04:	683b      	ldr	r3, [r7, #0]
 8007d06:	2207      	movs	r2, #7
 8007d08:	4619      	mov	r1, r3
 8007d0a:	6878      	ldr	r0, [r7, #4]
 8007d0c:	f001 faf8 	bl	8009300 <USBH_CtlReq>
 8007d10:	4603      	mov	r3, r0
}
 8007d12:	4618      	mov	r0, r3
 8007d14:	3708      	adds	r7, #8
 8007d16:	46bd      	mov	sp, r7
 8007d18:	bd80      	pop	{r7, pc}

08007d1a <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 8007d1a:	b580      	push	{r7, lr}
 8007d1c:	b086      	sub	sp, #24
 8007d1e:	af02      	add	r7, sp, #8
 8007d20:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007d28:	69db      	ldr	r3, [r3, #28]
 8007d2a:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8007d2c:	2300      	movs	r3, #0
 8007d2e:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 8007d36:	2b01      	cmp	r3, #1
 8007d38:	d002      	beq.n	8007d40 <CDC_ProcessTransmission+0x26>
 8007d3a:	2b02      	cmp	r3, #2
 8007d3c:	d023      	beq.n	8007d86 <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 8007d3e:	e05e      	b.n	8007dfe <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d44:	68fa      	ldr	r2, [r7, #12]
 8007d46:	8b12      	ldrh	r2, [r2, #24]
 8007d48:	4293      	cmp	r3, r2
 8007d4a:	d90b      	bls.n	8007d64 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	69d9      	ldr	r1, [r3, #28]
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	8b1a      	ldrh	r2, [r3, #24]
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	7b5b      	ldrb	r3, [r3, #13]
 8007d58:	2001      	movs	r0, #1
 8007d5a:	9000      	str	r0, [sp, #0]
 8007d5c:	6878      	ldr	r0, [r7, #4]
 8007d5e:	f001 fce0 	bl	8009722 <USBH_BulkSendData>
 8007d62:	e00b      	b.n	8007d7c <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        (void)USBH_BulkSendData(phost,
 8007d6c:	b29a      	uxth	r2, r3
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	7b5b      	ldrb	r3, [r3, #13]
 8007d72:	2001      	movs	r0, #1
 8007d74:	9000      	str	r0, [sp, #0]
 8007d76:	6878      	ldr	r0, [r7, #4]
 8007d78:	f001 fcd3 	bl	8009722 <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	2202      	movs	r2, #2
 8007d80:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8007d84:	e03b      	b.n	8007dfe <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 8007d86:	68fb      	ldr	r3, [r7, #12]
 8007d88:	7b5b      	ldrb	r3, [r3, #13]
 8007d8a:	4619      	mov	r1, r3
 8007d8c:	6878      	ldr	r0, [r7, #4]
 8007d8e:	f001 ffe5 	bl	8009d5c <USBH_LL_GetURBState>
 8007d92:	4603      	mov	r3, r0
 8007d94:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 8007d96:	7afb      	ldrb	r3, [r7, #11]
 8007d98:	2b01      	cmp	r3, #1
 8007d9a:	d128      	bne.n	8007dee <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007da0:	68fa      	ldr	r2, [r7, #12]
 8007da2:	8b12      	ldrh	r2, [r2, #24]
 8007da4:	4293      	cmp	r3, r2
 8007da6:	d90e      	bls.n	8007dc6 <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007dac:	68fa      	ldr	r2, [r7, #12]
 8007dae:	8b12      	ldrh	r2, [r2, #24]
 8007db0:	1a9a      	subs	r2, r3, r2
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	625a      	str	r2, [r3, #36]	@ 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	69db      	ldr	r3, [r3, #28]
 8007dba:	68fa      	ldr	r2, [r7, #12]
 8007dbc:	8b12      	ldrh	r2, [r2, #24]
 8007dbe:	441a      	add	r2, r3
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	61da      	str	r2, [r3, #28]
 8007dc4:	e002      	b.n	8007dcc <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	2200      	movs	r2, #0
 8007dca:	625a      	str	r2, [r3, #36]	@ 0x24
        if (CDC_Handle->TxDataLength > 0U)
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d004      	beq.n	8007dde <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	2201      	movs	r2, #1
 8007dd8:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8007ddc:	e00e      	b.n	8007dfc <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	2200      	movs	r2, #0
 8007de2:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_CDC_TransmitCallback(phost);
 8007de6:	6878      	ldr	r0, [r7, #4]
 8007de8:	f000 f868 	bl	8007ebc <USBH_CDC_TransmitCallback>
      break;
 8007dec:	e006      	b.n	8007dfc <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 8007dee:	7afb      	ldrb	r3, [r7, #11]
 8007df0:	2b02      	cmp	r3, #2
 8007df2:	d103      	bne.n	8007dfc <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	2201      	movs	r2, #1
 8007df8:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8007dfc:	bf00      	nop
  }
}
 8007dfe:	bf00      	nop
 8007e00:	3710      	adds	r7, #16
 8007e02:	46bd      	mov	sp, r7
 8007e04:	bd80      	pop	{r7, pc}

08007e06 <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 8007e06:	b580      	push	{r7, lr}
 8007e08:	b086      	sub	sp, #24
 8007e0a:	af00      	add	r7, sp, #0
 8007e0c:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007e14:	69db      	ldr	r3, [r3, #28]
 8007e16:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8007e18:	2300      	movs	r3, #0
 8007e1a:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 8007e1c:	697b      	ldr	r3, [r7, #20]
 8007e1e:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 8007e22:	2b03      	cmp	r3, #3
 8007e24:	d002      	beq.n	8007e2c <CDC_ProcessReception+0x26>
 8007e26:	2b04      	cmp	r3, #4
 8007e28:	d00e      	beq.n	8007e48 <CDC_ProcessReception+0x42>
        /* .. */
      }
      break;

    default:
      break;
 8007e2a:	e043      	b.n	8007eb4 <CDC_ProcessReception+0xae>
      (void)USBH_BulkReceiveData(phost,
 8007e2c:	697b      	ldr	r3, [r7, #20]
 8007e2e:	6a19      	ldr	r1, [r3, #32]
 8007e30:	697b      	ldr	r3, [r7, #20]
 8007e32:	8b5a      	ldrh	r2, [r3, #26]
 8007e34:	697b      	ldr	r3, [r7, #20]
 8007e36:	7b1b      	ldrb	r3, [r3, #12]
 8007e38:	6878      	ldr	r0, [r7, #4]
 8007e3a:	f001 fc97 	bl	800976c <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 8007e3e:	697b      	ldr	r3, [r7, #20]
 8007e40:	2204      	movs	r2, #4
 8007e42:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 8007e46:	e035      	b.n	8007eb4 <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 8007e48:	697b      	ldr	r3, [r7, #20]
 8007e4a:	7b1b      	ldrb	r3, [r3, #12]
 8007e4c:	4619      	mov	r1, r3
 8007e4e:	6878      	ldr	r0, [r7, #4]
 8007e50:	f001 ff84 	bl	8009d5c <USBH_LL_GetURBState>
 8007e54:	4603      	mov	r3, r0
 8007e56:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 8007e58:	7cfb      	ldrb	r3, [r7, #19]
 8007e5a:	2b01      	cmp	r3, #1
 8007e5c:	d129      	bne.n	8007eb2 <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 8007e5e:	697b      	ldr	r3, [r7, #20]
 8007e60:	7b1b      	ldrb	r3, [r3, #12]
 8007e62:	4619      	mov	r1, r3
 8007e64:	6878      	ldr	r0, [r7, #4]
 8007e66:	f001 fef9 	bl	8009c5c <USBH_LL_GetLastXferSize>
 8007e6a:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length == CDC_Handle->DataItf.InEpSize))
 8007e6c:	697b      	ldr	r3, [r7, #20]
 8007e6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e70:	68fa      	ldr	r2, [r7, #12]
 8007e72:	429a      	cmp	r2, r3
 8007e74:	d016      	beq.n	8007ea4 <CDC_ProcessReception+0x9e>
 8007e76:	697b      	ldr	r3, [r7, #20]
 8007e78:	8b5b      	ldrh	r3, [r3, #26]
 8007e7a:	461a      	mov	r2, r3
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	4293      	cmp	r3, r2
 8007e80:	d110      	bne.n	8007ea4 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length;
 8007e82:	697b      	ldr	r3, [r7, #20]
 8007e84:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007e86:	68fb      	ldr	r3, [r7, #12]
 8007e88:	1ad2      	subs	r2, r2, r3
 8007e8a:	697b      	ldr	r3, [r7, #20]
 8007e8c:	629a      	str	r2, [r3, #40]	@ 0x28
          CDC_Handle->pRxData += length;
 8007e8e:	697b      	ldr	r3, [r7, #20]
 8007e90:	6a1a      	ldr	r2, [r3, #32]
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	441a      	add	r2, r3
 8007e96:	697b      	ldr	r3, [r7, #20]
 8007e98:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 8007e9a:	697b      	ldr	r3, [r7, #20]
 8007e9c:	2203      	movs	r2, #3
 8007e9e:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 8007ea2:	e006      	b.n	8007eb2 <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 8007ea4:	697b      	ldr	r3, [r7, #20]
 8007ea6:	2200      	movs	r2, #0
 8007ea8:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
          USBH_CDC_ReceiveCallback(phost);
 8007eac:	6878      	ldr	r0, [r7, #4]
 8007eae:	f000 f80f 	bl	8007ed0 <USBH_CDC_ReceiveCallback>
      break;
 8007eb2:	bf00      	nop
  }
}
 8007eb4:	bf00      	nop
 8007eb6:	3718      	adds	r7, #24
 8007eb8:	46bd      	mov	sp, r7
 8007eba:	bd80      	pop	{r7, pc}

08007ebc <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 8007ebc:	b480      	push	{r7}
 8007ebe:	b083      	sub	sp, #12
 8007ec0:	af00      	add	r7, sp, #0
 8007ec2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8007ec4:	bf00      	nop
 8007ec6:	370c      	adds	r7, #12
 8007ec8:	46bd      	mov	sp, r7
 8007eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ece:	4770      	bx	lr

08007ed0 <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 8007ed0:	b480      	push	{r7}
 8007ed2:	b083      	sub	sp, #12
 8007ed4:	af00      	add	r7, sp, #0
 8007ed6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8007ed8:	bf00      	nop
 8007eda:	370c      	adds	r7, #12
 8007edc:	46bd      	mov	sp, r7
 8007ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ee2:	4770      	bx	lr

08007ee4 <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8007ee4:	b480      	push	{r7}
 8007ee6:	b083      	sub	sp, #12
 8007ee8:	af00      	add	r7, sp, #0
 8007eea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8007eec:	bf00      	nop
 8007eee:	370c      	adds	r7, #12
 8007ef0:	46bd      	mov	sp, r7
 8007ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ef6:	4770      	bx	lr

08007ef8 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 8007ef8:	b580      	push	{r7, lr}
 8007efa:	b084      	sub	sp, #16
 8007efc:	af00      	add	r7, sp, #0
 8007efe:	60f8      	str	r0, [r7, #12]
 8007f00:	60b9      	str	r1, [r7, #8]
 8007f02:	4613      	mov	r3, r2
 8007f04:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	d101      	bne.n	8007f10 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8007f0c:	2302      	movs	r3, #2
 8007f0e:	e029      	b.n	8007f64 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	79fa      	ldrb	r2, [r7, #7]
 8007f14:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	2200      	movs	r2, #0
 8007f1c:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	2200      	movs	r2, #0
 8007f24:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 8007f28:	68f8      	ldr	r0, [r7, #12]
 8007f2a:	f000 f81f 	bl	8007f6c <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	2200      	movs	r2, #0
 8007f32:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	2200      	movs	r2, #0
 8007f3a:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	2200      	movs	r2, #0
 8007f42:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	2200      	movs	r2, #0
 8007f4a:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 8007f4e:	68bb      	ldr	r3, [r7, #8]
 8007f50:	2b00      	cmp	r3, #0
 8007f52:	d003      	beq.n	8007f5c <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	68ba      	ldr	r2, [r7, #8]
 8007f58:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 8007f5c:	68f8      	ldr	r0, [r7, #12]
 8007f5e:	f001 fdc9 	bl	8009af4 <USBH_LL_Init>

  return USBH_OK;
 8007f62:	2300      	movs	r3, #0
}
 8007f64:	4618      	mov	r0, r3
 8007f66:	3710      	adds	r7, #16
 8007f68:	46bd      	mov	sp, r7
 8007f6a:	bd80      	pop	{r7, pc}

08007f6c <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8007f6c:	b580      	push	{r7, lr}
 8007f6e:	b084      	sub	sp, #16
 8007f70:	af00      	add	r7, sp, #0
 8007f72:	6078      	str	r0, [r7, #4]
  uint32_t i;

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8007f74:	2300      	movs	r3, #0
 8007f76:	60fb      	str	r3, [r7, #12]
 8007f78:	e009      	b.n	8007f8e <DeInitStateMachine+0x22>
  {
    phost->Pipes[i] = 0U;
 8007f7a:	687a      	ldr	r2, [r7, #4]
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	33e0      	adds	r3, #224	@ 0xe0
 8007f80:	009b      	lsls	r3, r3, #2
 8007f82:	4413      	add	r3, r2
 8007f84:	2200      	movs	r2, #0
 8007f86:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	3301      	adds	r3, #1
 8007f8c:	60fb      	str	r3, [r7, #12]
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	2b0f      	cmp	r3, #15
 8007f92:	d9f2      	bls.n	8007f7a <DeInitStateMachine+0xe>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8007f94:	2300      	movs	r3, #0
 8007f96:	60fb      	str	r3, [r7, #12]
 8007f98:	e009      	b.n	8007fae <DeInitStateMachine+0x42>
  {
    phost->device.Data[i] = 0U;
 8007f9a:	687a      	ldr	r2, [r7, #4]
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	4413      	add	r3, r2
 8007fa0:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8007fa4:	2200      	movs	r2, #0
 8007fa6:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	3301      	adds	r3, #1
 8007fac:	60fb      	str	r3, [r7, #12]
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007fb4:	d3f1      	bcc.n	8007f9a <DeInitStateMachine+0x2e>
  }

  phost->gState = HOST_IDLE;
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	2200      	movs	r2, #0
 8007fba:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	2200      	movs	r2, #0
 8007fc0:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	2201      	movs	r2, #1
 8007fc6:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	2200      	movs	r2, #0
 8007fcc:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	2201      	movs	r2, #1
 8007fd4:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	2240      	movs	r2, #64	@ 0x40
 8007fda:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	2200      	movs	r2, #0
 8007fe0:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	2200      	movs	r2, #0
 8007fe6:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	2201      	movs	r2, #1
 8007fee:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	2200      	movs	r2, #0
 8007ff6:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	2200      	movs	r2, #0
 8007ffe:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	331c      	adds	r3, #28
 8008006:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800800a:	2100      	movs	r1, #0
 800800c:	4618      	mov	r0, r3
 800800e:	f002 f813 	bl	800a038 <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8008018:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800801c:	2100      	movs	r1, #0
 800801e:	4618      	mov	r0, r3
 8008020:	f002 f80a 	bl	800a038 <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	f203 3326 	addw	r3, r3, #806	@ 0x326
 800802a:	2212      	movs	r2, #18
 800802c:	2100      	movs	r1, #0
 800802e:	4618      	mov	r0, r3
 8008030:	f002 f802 	bl	800a038 <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800803a:	223e      	movs	r2, #62	@ 0x3e
 800803c:	2100      	movs	r1, #0
 800803e:	4618      	mov	r0, r3
 8008040:	f001 fffa 	bl	800a038 <memset>

  return USBH_OK;
 8008044:	2300      	movs	r3, #0
}
 8008046:	4618      	mov	r0, r3
 8008048:	3710      	adds	r7, #16
 800804a:	46bd      	mov	sp, r7
 800804c:	bd80      	pop	{r7, pc}

0800804e <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 800804e:	b480      	push	{r7}
 8008050:	b085      	sub	sp, #20
 8008052:	af00      	add	r7, sp, #0
 8008054:	6078      	str	r0, [r7, #4]
 8008056:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 8008058:	2300      	movs	r3, #0
 800805a:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 800805c:	683b      	ldr	r3, [r7, #0]
 800805e:	2b00      	cmp	r3, #0
 8008060:	d016      	beq.n	8008090 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8008068:	2b00      	cmp	r3, #0
 800806a:	d10e      	bne.n	800808a <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8008072:	1c59      	adds	r1, r3, #1
 8008074:	687a      	ldr	r2, [r7, #4]
 8008076:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 800807a:	687a      	ldr	r2, [r7, #4]
 800807c:	33de      	adds	r3, #222	@ 0xde
 800807e:	6839      	ldr	r1, [r7, #0]
 8008080:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 8008084:	2300      	movs	r3, #0
 8008086:	73fb      	strb	r3, [r7, #15]
 8008088:	e004      	b.n	8008094 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 800808a:	2302      	movs	r3, #2
 800808c:	73fb      	strb	r3, [r7, #15]
 800808e:	e001      	b.n	8008094 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8008090:	2302      	movs	r3, #2
 8008092:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8008094:	7bfb      	ldrb	r3, [r7, #15]
}
 8008096:	4618      	mov	r0, r3
 8008098:	3714      	adds	r7, #20
 800809a:	46bd      	mov	sp, r7
 800809c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080a0:	4770      	bx	lr

080080a2 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 80080a2:	b480      	push	{r7}
 80080a4:	b085      	sub	sp, #20
 80080a6:	af00      	add	r7, sp, #0
 80080a8:	6078      	str	r0, [r7, #4]
 80080aa:	460b      	mov	r3, r1
 80080ac:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 80080ae:	2300      	movs	r3, #0
 80080b0:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 80080b8:	78fa      	ldrb	r2, [r7, #3]
 80080ba:	429a      	cmp	r2, r3
 80080bc:	d204      	bcs.n	80080c8 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	78fa      	ldrb	r2, [r7, #3]
 80080c2:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 80080c6:	e001      	b.n	80080cc <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 80080c8:	2302      	movs	r3, #2
 80080ca:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80080cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80080ce:	4618      	mov	r0, r3
 80080d0:	3714      	adds	r7, #20
 80080d2:	46bd      	mov	sp, r7
 80080d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080d8:	4770      	bx	lr

080080da <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 80080da:	b480      	push	{r7}
 80080dc:	b087      	sub	sp, #28
 80080de:	af00      	add	r7, sp, #0
 80080e0:	6078      	str	r0, [r7, #4]
 80080e2:	4608      	mov	r0, r1
 80080e4:	4611      	mov	r1, r2
 80080e6:	461a      	mov	r2, r3
 80080e8:	4603      	mov	r3, r0
 80080ea:	70fb      	strb	r3, [r7, #3]
 80080ec:	460b      	mov	r3, r1
 80080ee:	70bb      	strb	r3, [r7, #2]
 80080f0:	4613      	mov	r3, r2
 80080f2:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 80080f4:	2300      	movs	r3, #0
 80080f6:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 80080f8:	2300      	movs	r3, #0
 80080fa:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8008102:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8008104:	e025      	b.n	8008152 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8008106:	7dfb      	ldrb	r3, [r7, #23]
 8008108:	221a      	movs	r2, #26
 800810a:	fb02 f303 	mul.w	r3, r2, r3
 800810e:	3308      	adds	r3, #8
 8008110:	68fa      	ldr	r2, [r7, #12]
 8008112:	4413      	add	r3, r2
 8008114:	3302      	adds	r3, #2
 8008116:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8008118:	693b      	ldr	r3, [r7, #16]
 800811a:	795b      	ldrb	r3, [r3, #5]
 800811c:	78fa      	ldrb	r2, [r7, #3]
 800811e:	429a      	cmp	r2, r3
 8008120:	d002      	beq.n	8008128 <USBH_FindInterface+0x4e>
 8008122:	78fb      	ldrb	r3, [r7, #3]
 8008124:	2bff      	cmp	r3, #255	@ 0xff
 8008126:	d111      	bne.n	800814c <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8008128:	693b      	ldr	r3, [r7, #16]
 800812a:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800812c:	78ba      	ldrb	r2, [r7, #2]
 800812e:	429a      	cmp	r2, r3
 8008130:	d002      	beq.n	8008138 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8008132:	78bb      	ldrb	r3, [r7, #2]
 8008134:	2bff      	cmp	r3, #255	@ 0xff
 8008136:	d109      	bne.n	800814c <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8008138:	693b      	ldr	r3, [r7, #16]
 800813a:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800813c:	787a      	ldrb	r2, [r7, #1]
 800813e:	429a      	cmp	r2, r3
 8008140:	d002      	beq.n	8008148 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8008142:	787b      	ldrb	r3, [r7, #1]
 8008144:	2bff      	cmp	r3, #255	@ 0xff
 8008146:	d101      	bne.n	800814c <USBH_FindInterface+0x72>
    {
      return  if_ix;
 8008148:	7dfb      	ldrb	r3, [r7, #23]
 800814a:	e006      	b.n	800815a <USBH_FindInterface+0x80>
    }
    if_ix++;
 800814c:	7dfb      	ldrb	r3, [r7, #23]
 800814e:	3301      	adds	r3, #1
 8008150:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8008152:	7dfb      	ldrb	r3, [r7, #23]
 8008154:	2b01      	cmp	r3, #1
 8008156:	d9d6      	bls.n	8008106 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 8008158:	23ff      	movs	r3, #255	@ 0xff
}
 800815a:	4618      	mov	r0, r3
 800815c:	371c      	adds	r7, #28
 800815e:	46bd      	mov	sp, r7
 8008160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008164:	4770      	bx	lr

08008166 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 8008166:	b580      	push	{r7, lr}
 8008168:	b082      	sub	sp, #8
 800816a:	af00      	add	r7, sp, #0
 800816c:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 800816e:	6878      	ldr	r0, [r7, #4]
 8008170:	f001 fcfc 	bl	8009b6c <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 8008174:	2101      	movs	r1, #1
 8008176:	6878      	ldr	r0, [r7, #4]
 8008178:	f001 fe03 	bl	8009d82 <USBH_LL_DriverVBUS>

  return USBH_OK;
 800817c:	2300      	movs	r3, #0
}
 800817e:	4618      	mov	r0, r3
 8008180:	3708      	adds	r7, #8
 8008182:	46bd      	mov	sp, r7
 8008184:	bd80      	pop	{r7, pc}
	...

08008188 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 8008188:	b580      	push	{r7, lr}
 800818a:	b088      	sub	sp, #32
 800818c:	af04      	add	r7, sp, #16
 800818e:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8008190:	2302      	movs	r3, #2
 8008192:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8008194:	2300      	movs	r3, #0
 8008196:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 800819e:	b2db      	uxtb	r3, r3
 80081a0:	2b01      	cmp	r3, #1
 80081a2:	d102      	bne.n	80081aa <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	2203      	movs	r2, #3
 80081a8:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	781b      	ldrb	r3, [r3, #0]
 80081ae:	b2db      	uxtb	r3, r3
 80081b0:	2b0b      	cmp	r3, #11
 80081b2:	f200 81bc 	bhi.w	800852e <USBH_Process+0x3a6>
 80081b6:	a201      	add	r2, pc, #4	@ (adr r2, 80081bc <USBH_Process+0x34>)
 80081b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80081bc:	080081ed 	.word	0x080081ed
 80081c0:	0800821f 	.word	0x0800821f
 80081c4:	08008289 	.word	0x08008289
 80081c8:	080084c9 	.word	0x080084c9
 80081cc:	0800852f 	.word	0x0800852f
 80081d0:	08008329 	.word	0x08008329
 80081d4:	0800846f 	.word	0x0800846f
 80081d8:	0800835f 	.word	0x0800835f
 80081dc:	0800837f 	.word	0x0800837f
 80081e0:	0800839d 	.word	0x0800839d
 80081e4:	080083e1 	.word	0x080083e1
 80081e8:	080084b1 	.word	0x080084b1
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 80081f2:	b2db      	uxtb	r3, r3
 80081f4:	2b00      	cmp	r3, #0
 80081f6:	f000 819c 	beq.w	8008532 <USBH_Process+0x3aa>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	2201      	movs	r2, #1
 80081fe:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8008200:	20c8      	movs	r0, #200	@ 0xc8
 8008202:	f001 fe08 	bl	8009e16 <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 8008206:	6878      	ldr	r0, [r7, #4]
 8008208:	f001 fd0d 	bl	8009c26 <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	2200      	movs	r2, #0
 8008210:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	2200      	movs	r2, #0
 8008218:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800821c:	e189      	b.n	8008532 <USBH_Process+0x3aa>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 8008224:	b2db      	uxtb	r3, r3
 8008226:	2b01      	cmp	r3, #1
 8008228:	d107      	bne.n	800823a <USBH_Process+0xb2>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	2200      	movs	r2, #0
 800822e:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	2202      	movs	r2, #2
 8008236:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8008238:	e18a      	b.n	8008550 <USBH_Process+0x3c8>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8008240:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008244:	d914      	bls.n	8008270 <USBH_Process+0xe8>
          phost->device.RstCnt++;
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 800824c:	3301      	adds	r3, #1
 800824e:	b2da      	uxtb	r2, r3
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 800825c:	2b03      	cmp	r3, #3
 800825e:	d903      	bls.n	8008268 <USBH_Process+0xe0>
            phost->gState = HOST_ABORT_STATE;
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	220d      	movs	r2, #13
 8008264:	701a      	strb	r2, [r3, #0]
      break;
 8008266:	e173      	b.n	8008550 <USBH_Process+0x3c8>
            phost->gState = HOST_IDLE;
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	2200      	movs	r2, #0
 800826c:	701a      	strb	r2, [r3, #0]
      break;
 800826e:	e16f      	b.n	8008550 <USBH_Process+0x3c8>
          phost->Timeout += 10U;
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8008276:	f103 020a 	add.w	r2, r3, #10
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 8008280:	200a      	movs	r0, #10
 8008282:	f001 fdc8 	bl	8009e16 <USBH_Delay>
      break;
 8008286:	e163      	b.n	8008550 <USBH_Process+0x3c8>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800828e:	2b00      	cmp	r3, #0
 8008290:	d005      	beq.n	800829e <USBH_Process+0x116>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008298:	2104      	movs	r1, #4
 800829a:	6878      	ldr	r0, [r7, #4]
 800829c:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 800829e:	2064      	movs	r0, #100	@ 0x64
 80082a0:	f001 fdb9 	bl	8009e16 <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 80082a4:	6878      	ldr	r0, [r7, #4]
 80082a6:	f001 fc97 	bl	8009bd8 <USBH_LL_GetSpeed>
 80082aa:	4603      	mov	r3, r0
 80082ac:	461a      	mov	r2, r3
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimeout = USBH_NAK_SOF_COUNT;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->gState = HOST_ENUMERATION;
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	2205      	movs	r2, #5
 80082b8:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 80082ba:	2100      	movs	r1, #0
 80082bc:	6878      	ldr	r0, [r7, #4]
 80082be:	f001 faa2 	bl	8009806 <USBH_AllocPipe>
 80082c2:	4603      	mov	r3, r0
 80082c4:	461a      	mov	r2, r3
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 80082ca:	2180      	movs	r1, #128	@ 0x80
 80082cc:	6878      	ldr	r0, [r7, #4]
 80082ce:	f001 fa9a 	bl	8009806 <USBH_AllocPipe>
 80082d2:	4603      	mov	r3, r0
 80082d4:	461a      	mov	r2, r3
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	7919      	ldrb	r1, [r3, #4]
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 80082ea:	687a      	ldr	r2, [r7, #4]
 80082ec:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 80082ee:	9202      	str	r2, [sp, #8]
 80082f0:	2200      	movs	r2, #0
 80082f2:	9201      	str	r2, [sp, #4]
 80082f4:	9300      	str	r3, [sp, #0]
 80082f6:	4603      	mov	r3, r0
 80082f8:	2280      	movs	r2, #128	@ 0x80
 80082fa:	6878      	ldr	r0, [r7, #4]
 80082fc:	f001 fa54 	bl	80097a8 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	7959      	ldrb	r1, [r3, #5]
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8008310:	687a      	ldr	r2, [r7, #4]
 8008312:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8008314:	9202      	str	r2, [sp, #8]
 8008316:	2200      	movs	r2, #0
 8008318:	9201      	str	r2, [sp, #4]
 800831a:	9300      	str	r3, [sp, #0]
 800831c:	4603      	mov	r3, r0
 800831e:	2200      	movs	r2, #0
 8008320:	6878      	ldr	r0, [r7, #4]
 8008322:	f001 fa41 	bl	80097a8 <USBH_OpenPipe>

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8008326:	e113      	b.n	8008550 <USBH_Process+0x3c8>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 8008328:	6878      	ldr	r0, [r7, #4]
 800832a:	f000 f917 	bl	800855c <USBH_HandleEnum>
 800832e:	4603      	mov	r3, r0
 8008330:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 8008332:	7bbb      	ldrb	r3, [r7, #14]
 8008334:	b2db      	uxtb	r3, r3
 8008336:	2b00      	cmp	r3, #0
 8008338:	f040 80fd 	bne.w	8008536 <USBH_Process+0x3ae>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	2200      	movs	r2, #0
 8008340:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 800834a:	2b01      	cmp	r3, #1
 800834c:	d103      	bne.n	8008356 <USBH_Process+0x1ce>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	2208      	movs	r2, #8
 8008352:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8008354:	e0ef      	b.n	8008536 <USBH_Process+0x3ae>
          phost->gState = HOST_INPUT;
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	2207      	movs	r2, #7
 800835a:	701a      	strb	r2, [r3, #0]
      break;
 800835c:	e0eb      	b.n	8008536 <USBH_Process+0x3ae>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008364:	2b00      	cmp	r3, #0
 8008366:	f000 80e8 	beq.w	800853a <USBH_Process+0x3b2>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008370:	2101      	movs	r1, #1
 8008372:	6878      	ldr	r0, [r7, #4]
 8008374:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	2208      	movs	r2, #8
 800837a:	701a      	strb	r2, [r3, #0]
#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
    }
    break;
 800837c:	e0dd      	b.n	800853a <USBH_Process+0x3b2>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 8008384:	4619      	mov	r1, r3
 8008386:	6878      	ldr	r0, [r7, #4]
 8008388:	f000 fc3f 	bl	8008c0a <USBH_SetCfg>
 800838c:	4603      	mov	r3, r0
 800838e:	2b00      	cmp	r3, #0
 8008390:	f040 80d5 	bne.w	800853e <USBH_Process+0x3b6>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	2209      	movs	r2, #9
 8008398:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800839a:	e0d0      	b.n	800853e <USBH_Process+0x3b6>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 80083a2:	f003 0320 	and.w	r3, r3, #32
 80083a6:	2b00      	cmp	r3, #0
 80083a8:	d016      	beq.n	80083d8 <USBH_Process+0x250>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 80083aa:	2101      	movs	r1, #1
 80083ac:	6878      	ldr	r0, [r7, #4]
 80083ae:	f000 fc4f 	bl	8008c50 <USBH_SetFeature>
 80083b2:	4603      	mov	r3, r0
 80083b4:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 80083b6:	7bbb      	ldrb	r3, [r7, #14]
 80083b8:	b2db      	uxtb	r3, r3
 80083ba:	2b00      	cmp	r3, #0
 80083bc:	d103      	bne.n	80083c6 <USBH_Process+0x23e>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	220a      	movs	r2, #10
 80083c2:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 80083c4:	e0bd      	b.n	8008542 <USBH_Process+0x3ba>
        else if (status == USBH_NOT_SUPPORTED)
 80083c6:	7bbb      	ldrb	r3, [r7, #14]
 80083c8:	b2db      	uxtb	r3, r3
 80083ca:	2b03      	cmp	r3, #3
 80083cc:	f040 80b9 	bne.w	8008542 <USBH_Process+0x3ba>
          phost->gState = HOST_CHECK_CLASS;
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	220a      	movs	r2, #10
 80083d4:	701a      	strb	r2, [r3, #0]
      break;
 80083d6:	e0b4      	b.n	8008542 <USBH_Process+0x3ba>
        phost->gState = HOST_CHECK_CLASS;
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	220a      	movs	r2, #10
 80083dc:	701a      	strb	r2, [r3, #0]
      break;
 80083de:	e0b0      	b.n	8008542 <USBH_Process+0x3ba>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	f000 80ad 	beq.w	8008546 <USBH_Process+0x3be>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	2200      	movs	r2, #0
 80083f0:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 80083f4:	2300      	movs	r3, #0
 80083f6:	73fb      	strb	r3, [r7, #15]
 80083f8:	e016      	b.n	8008428 <USBH_Process+0x2a0>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 80083fa:	7bfa      	ldrb	r2, [r7, #15]
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	32de      	adds	r2, #222	@ 0xde
 8008400:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008404:	791a      	ldrb	r2, [r3, #4]
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 800840c:	429a      	cmp	r2, r3
 800840e:	d108      	bne.n	8008422 <USBH_Process+0x29a>
          {
            phost->pActiveClass = phost->pClass[idx];
 8008410:	7bfa      	ldrb	r2, [r7, #15]
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	32de      	adds	r2, #222	@ 0xde
 8008416:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 8008420:	e005      	b.n	800842e <USBH_Process+0x2a6>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8008422:	7bfb      	ldrb	r3, [r7, #15]
 8008424:	3301      	adds	r3, #1
 8008426:	73fb      	strb	r3, [r7, #15]
 8008428:	7bfb      	ldrb	r3, [r7, #15]
 800842a:	2b00      	cmp	r3, #0
 800842c:	d0e5      	beq.n	80083fa <USBH_Process+0x272>
          }
        }

        if (phost->pActiveClass != NULL)
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008434:	2b00      	cmp	r3, #0
 8008436:	d016      	beq.n	8008466 <USBH_Process+0x2de>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800843e:	689b      	ldr	r3, [r3, #8]
 8008440:	6878      	ldr	r0, [r7, #4]
 8008442:	4798      	blx	r3
 8008444:	4603      	mov	r3, r0
 8008446:	2b00      	cmp	r3, #0
 8008448:	d109      	bne.n	800845e <USBH_Process+0x2d6>
          {
            phost->gState = HOST_CLASS_REQUEST;
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	2206      	movs	r2, #6
 800844e:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008456:	2103      	movs	r1, #3
 8008458:	6878      	ldr	r0, [r7, #4]
 800845a:	4798      	blx	r3
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800845c:	e073      	b.n	8008546 <USBH_Process+0x3be>
            phost->gState = HOST_ABORT_STATE;
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	220d      	movs	r2, #13
 8008462:	701a      	strb	r2, [r3, #0]
      break;
 8008464:	e06f      	b.n	8008546 <USBH_Process+0x3be>
          phost->gState = HOST_ABORT_STATE;
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	220d      	movs	r2, #13
 800846a:	701a      	strb	r2, [r3, #0]
      break;
 800846c:	e06b      	b.n	8008546 <USBH_Process+0x3be>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008474:	2b00      	cmp	r3, #0
 8008476:	d017      	beq.n	80084a8 <USBH_Process+0x320>
      {
        status = phost->pActiveClass->Requests(phost);
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800847e:	691b      	ldr	r3, [r3, #16]
 8008480:	6878      	ldr	r0, [r7, #4]
 8008482:	4798      	blx	r3
 8008484:	4603      	mov	r3, r0
 8008486:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8008488:	7bbb      	ldrb	r3, [r7, #14]
 800848a:	b2db      	uxtb	r3, r3
 800848c:	2b00      	cmp	r3, #0
 800848e:	d103      	bne.n	8008498 <USBH_Process+0x310>
        {
          phost->gState = HOST_CLASS;
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	220b      	movs	r2, #11
 8008494:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8008496:	e058      	b.n	800854a <USBH_Process+0x3c2>
        else if (status == USBH_FAIL)
 8008498:	7bbb      	ldrb	r3, [r7, #14]
 800849a:	b2db      	uxtb	r3, r3
 800849c:	2b02      	cmp	r3, #2
 800849e:	d154      	bne.n	800854a <USBH_Process+0x3c2>
          phost->gState = HOST_ABORT_STATE;
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	220d      	movs	r2, #13
 80084a4:	701a      	strb	r2, [r3, #0]
      break;
 80084a6:	e050      	b.n	800854a <USBH_Process+0x3c2>
        phost->gState = HOST_ABORT_STATE;
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	220d      	movs	r2, #13
 80084ac:	701a      	strb	r2, [r3, #0]
      break;
 80084ae:	e04c      	b.n	800854a <USBH_Process+0x3c2>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	d049      	beq.n	800854e <USBH_Process+0x3c6>
      {
        phost->pActiveClass->BgndProcess(phost);
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80084c0:	695b      	ldr	r3, [r3, #20]
 80084c2:	6878      	ldr	r0, [r7, #4]
 80084c4:	4798      	blx	r3
      }
      break;
 80084c6:	e042      	b.n	800854e <USBH_Process+0x3c6>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	2200      	movs	r2, #0
 80084cc:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 80084d0:	6878      	ldr	r0, [r7, #4]
 80084d2:	f7ff fd4b 	bl	8007f6c <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80084dc:	2b00      	cmp	r3, #0
 80084de:	d009      	beq.n	80084f4 <USBH_Process+0x36c>
      {
        phost->pActiveClass->DeInit(phost);
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80084e6:	68db      	ldr	r3, [r3, #12]
 80084e8:	6878      	ldr	r0, [r7, #4]
 80084ea:	4798      	blx	r3
        phost->pActiveClass = NULL;
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	2200      	movs	r2, #0
 80084f0:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      if (phost->pUser != NULL)
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80084fa:	2b00      	cmp	r3, #0
 80084fc:	d005      	beq.n	800850a <USBH_Process+0x382>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008504:	2105      	movs	r1, #5
 8008506:	6878      	ldr	r0, [r7, #4]
 8008508:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 8008510:	b2db      	uxtb	r3, r3
 8008512:	2b01      	cmp	r3, #1
 8008514:	d107      	bne.n	8008526 <USBH_Process+0x39e>
      {
        phost->device.is_ReEnumerated = 0U;
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	2200      	movs	r2, #0
 800851a:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 800851e:	6878      	ldr	r0, [r7, #4]
 8008520:	f7ff fe21 	bl	8008166 <USBH_Start>
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8008524:	e014      	b.n	8008550 <USBH_Process+0x3c8>
        (void)USBH_LL_Start(phost);
 8008526:	6878      	ldr	r0, [r7, #4]
 8008528:	f001 fb20 	bl	8009b6c <USBH_LL_Start>
      break;
 800852c:	e010      	b.n	8008550 <USBH_Process+0x3c8>

    case HOST_ABORT_STATE:
    default :
      break;
 800852e:	bf00      	nop
 8008530:	e00e      	b.n	8008550 <USBH_Process+0x3c8>
      break;
 8008532:	bf00      	nop
 8008534:	e00c      	b.n	8008550 <USBH_Process+0x3c8>
      break;
 8008536:	bf00      	nop
 8008538:	e00a      	b.n	8008550 <USBH_Process+0x3c8>
    break;
 800853a:	bf00      	nop
 800853c:	e008      	b.n	8008550 <USBH_Process+0x3c8>
      break;
 800853e:	bf00      	nop
 8008540:	e006      	b.n	8008550 <USBH_Process+0x3c8>
      break;
 8008542:	bf00      	nop
 8008544:	e004      	b.n	8008550 <USBH_Process+0x3c8>
      break;
 8008546:	bf00      	nop
 8008548:	e002      	b.n	8008550 <USBH_Process+0x3c8>
      break;
 800854a:	bf00      	nop
 800854c:	e000      	b.n	8008550 <USBH_Process+0x3c8>
      break;
 800854e:	bf00      	nop
  }
  return USBH_OK;
 8008550:	2300      	movs	r3, #0
}
 8008552:	4618      	mov	r0, r3
 8008554:	3710      	adds	r7, #16
 8008556:	46bd      	mov	sp, r7
 8008558:	bd80      	pop	{r7, pc}
 800855a:	bf00      	nop

0800855c <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 800855c:	b580      	push	{r7, lr}
 800855e:	b088      	sub	sp, #32
 8008560:	af04      	add	r7, sp, #16
 8008562:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8008564:	2301      	movs	r3, #1
 8008566:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8008568:	2301      	movs	r3, #1
 800856a:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	785b      	ldrb	r3, [r3, #1]
 8008570:	2b07      	cmp	r3, #7
 8008572:	f200 81bd 	bhi.w	80088f0 <USBH_HandleEnum+0x394>
 8008576:	a201      	add	r2, pc, #4	@ (adr r2, 800857c <USBH_HandleEnum+0x20>)
 8008578:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800857c:	0800859d 	.word	0x0800859d
 8008580:	08008657 	.word	0x08008657
 8008584:	080086c1 	.word	0x080086c1
 8008588:	0800874b 	.word	0x0800874b
 800858c:	080087b5 	.word	0x080087b5
 8008590:	08008825 	.word	0x08008825
 8008594:	0800886b 	.word	0x0800886b
 8008598:	080088b1 	.word	0x080088b1
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 800859c:	2108      	movs	r1, #8
 800859e:	6878      	ldr	r0, [r7, #4]
 80085a0:	f000 fa50 	bl	8008a44 <USBH_Get_DevDesc>
 80085a4:	4603      	mov	r3, r0
 80085a6:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80085a8:	7bbb      	ldrb	r3, [r7, #14]
 80085aa:	2b00      	cmp	r3, #0
 80085ac:	d12e      	bne.n	800860c <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	2201      	movs	r2, #1
 80085bc:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	7919      	ldrb	r1, [r3, #4]
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80085ce:	687a      	ldr	r2, [r7, #4]
 80085d0:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 80085d2:	9202      	str	r2, [sp, #8]
 80085d4:	2200      	movs	r2, #0
 80085d6:	9201      	str	r2, [sp, #4]
 80085d8:	9300      	str	r3, [sp, #0]
 80085da:	4603      	mov	r3, r0
 80085dc:	2280      	movs	r2, #128	@ 0x80
 80085de:	6878      	ldr	r0, [r7, #4]
 80085e0:	f001 f8e2 	bl	80097a8 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	7959      	ldrb	r1, [r3, #5]
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80085f4:	687a      	ldr	r2, [r7, #4]
 80085f6:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80085f8:	9202      	str	r2, [sp, #8]
 80085fa:	2200      	movs	r2, #0
 80085fc:	9201      	str	r2, [sp, #4]
 80085fe:	9300      	str	r3, [sp, #0]
 8008600:	4603      	mov	r3, r0
 8008602:	2200      	movs	r2, #0
 8008604:	6878      	ldr	r0, [r7, #4]
 8008606:	f001 f8cf 	bl	80097a8 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800860a:	e173      	b.n	80088f4 <USBH_HandleEnum+0x398>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800860c:	7bbb      	ldrb	r3, [r7, #14]
 800860e:	2b03      	cmp	r3, #3
 8008610:	f040 8170 	bne.w	80088f4 <USBH_HandleEnum+0x398>
        phost->device.EnumCnt++;
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800861a:	3301      	adds	r3, #1
 800861c:	b2da      	uxtb	r2, r3
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800862a:	2b03      	cmp	r3, #3
 800862c:	d903      	bls.n	8008636 <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	220d      	movs	r2, #13
 8008632:	701a      	strb	r2, [r3, #0]
      break;
 8008634:	e15e      	b.n	80088f4 <USBH_HandleEnum+0x398>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	795b      	ldrb	r3, [r3, #5]
 800863a:	4619      	mov	r1, r3
 800863c:	6878      	ldr	r0, [r7, #4]
 800863e:	f001 f903 	bl	8009848 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	791b      	ldrb	r3, [r3, #4]
 8008646:	4619      	mov	r1, r3
 8008648:	6878      	ldr	r0, [r7, #4]
 800864a:	f001 f8fd 	bl	8009848 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	2200      	movs	r2, #0
 8008652:	701a      	strb	r2, [r3, #0]
      break;
 8008654:	e14e      	b.n	80088f4 <USBH_HandleEnum+0x398>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 8008656:	2112      	movs	r1, #18
 8008658:	6878      	ldr	r0, [r7, #4]
 800865a:	f000 f9f3 	bl	8008a44 <USBH_Get_DevDesc>
 800865e:	4603      	mov	r3, r0
 8008660:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008662:	7bbb      	ldrb	r3, [r7, #14]
 8008664:	2b00      	cmp	r3, #0
 8008666:	d103      	bne.n	8008670 <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	2202      	movs	r2, #2
 800866c:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800866e:	e143      	b.n	80088f8 <USBH_HandleEnum+0x39c>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008670:	7bbb      	ldrb	r3, [r7, #14]
 8008672:	2b03      	cmp	r3, #3
 8008674:	f040 8140 	bne.w	80088f8 <USBH_HandleEnum+0x39c>
        phost->device.EnumCnt++;
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800867e:	3301      	adds	r3, #1
 8008680:	b2da      	uxtb	r2, r3
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800868e:	2b03      	cmp	r3, #3
 8008690:	d903      	bls.n	800869a <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	220d      	movs	r2, #13
 8008696:	701a      	strb	r2, [r3, #0]
      break;
 8008698:	e12e      	b.n	80088f8 <USBH_HandleEnum+0x39c>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	795b      	ldrb	r3, [r3, #5]
 800869e:	4619      	mov	r1, r3
 80086a0:	6878      	ldr	r0, [r7, #4]
 80086a2:	f001 f8d1 	bl	8009848 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	791b      	ldrb	r3, [r3, #4]
 80086aa:	4619      	mov	r1, r3
 80086ac:	6878      	ldr	r0, [r7, #4]
 80086ae:	f001 f8cb 	bl	8009848 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	2200      	movs	r2, #0
 80086b6:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	2200      	movs	r2, #0
 80086bc:	701a      	strb	r2, [r3, #0]
      break;
 80086be:	e11b      	b.n	80088f8 <USBH_HandleEnum+0x39c>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 80086c0:	2101      	movs	r1, #1
 80086c2:	6878      	ldr	r0, [r7, #4]
 80086c4:	f000 fa7d 	bl	8008bc2 <USBH_SetAddress>
 80086c8:	4603      	mov	r3, r0
 80086ca:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80086cc:	7bbb      	ldrb	r3, [r7, #14]
 80086ce:	2b00      	cmp	r3, #0
 80086d0:	d130      	bne.n	8008734 <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 80086d2:	2002      	movs	r0, #2
 80086d4:	f001 fb9f 	bl	8009e16 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	2201      	movs	r2, #1
 80086dc:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	2203      	movs	r2, #3
 80086e4:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	7919      	ldrb	r1, [r3, #4]
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80086f6:	687a      	ldr	r2, [r7, #4]
 80086f8:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 80086fa:	9202      	str	r2, [sp, #8]
 80086fc:	2200      	movs	r2, #0
 80086fe:	9201      	str	r2, [sp, #4]
 8008700:	9300      	str	r3, [sp, #0]
 8008702:	4603      	mov	r3, r0
 8008704:	2280      	movs	r2, #128	@ 0x80
 8008706:	6878      	ldr	r0, [r7, #4]
 8008708:	f001 f84e 	bl	80097a8 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	7959      	ldrb	r1, [r3, #5]
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800871c:	687a      	ldr	r2, [r7, #4]
 800871e:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8008720:	9202      	str	r2, [sp, #8]
 8008722:	2200      	movs	r2, #0
 8008724:	9201      	str	r2, [sp, #4]
 8008726:	9300      	str	r3, [sp, #0]
 8008728:	4603      	mov	r3, r0
 800872a:	2200      	movs	r2, #0
 800872c:	6878      	ldr	r0, [r7, #4]
 800872e:	f001 f83b 	bl	80097a8 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8008732:	e0e3      	b.n	80088fc <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008734:	7bbb      	ldrb	r3, [r7, #14]
 8008736:	2b03      	cmp	r3, #3
 8008738:	f040 80e0 	bne.w	80088fc <USBH_HandleEnum+0x3a0>
        phost->gState = HOST_ABORT_STATE;
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	220d      	movs	r2, #13
 8008740:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	2200      	movs	r2, #0
 8008746:	705a      	strb	r2, [r3, #1]
      break;
 8008748:	e0d8      	b.n	80088fc <USBH_HandleEnum+0x3a0>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 800874a:	2109      	movs	r1, #9
 800874c:	6878      	ldr	r0, [r7, #4]
 800874e:	f000 f9a5 	bl	8008a9c <USBH_Get_CfgDesc>
 8008752:	4603      	mov	r3, r0
 8008754:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008756:	7bbb      	ldrb	r3, [r7, #14]
 8008758:	2b00      	cmp	r3, #0
 800875a:	d103      	bne.n	8008764 <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	2204      	movs	r2, #4
 8008760:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8008762:	e0cd      	b.n	8008900 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008764:	7bbb      	ldrb	r3, [r7, #14]
 8008766:	2b03      	cmp	r3, #3
 8008768:	f040 80ca 	bne.w	8008900 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008772:	3301      	adds	r3, #1
 8008774:	b2da      	uxtb	r2, r3
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008782:	2b03      	cmp	r3, #3
 8008784:	d903      	bls.n	800878e <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	220d      	movs	r2, #13
 800878a:	701a      	strb	r2, [r3, #0]
      break;
 800878c:	e0b8      	b.n	8008900 <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	795b      	ldrb	r3, [r3, #5]
 8008792:	4619      	mov	r1, r3
 8008794:	6878      	ldr	r0, [r7, #4]
 8008796:	f001 f857 	bl	8009848 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	791b      	ldrb	r3, [r3, #4]
 800879e:	4619      	mov	r1, r3
 80087a0:	6878      	ldr	r0, [r7, #4]
 80087a2:	f001 f851 	bl	8009848 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	2200      	movs	r2, #0
 80087aa:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	2200      	movs	r2, #0
 80087b0:	701a      	strb	r2, [r3, #0]
      break;
 80087b2:	e0a5      	b.n	8008900 <USBH_HandleEnum+0x3a4>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 80087ba:	4619      	mov	r1, r3
 80087bc:	6878      	ldr	r0, [r7, #4]
 80087be:	f000 f96d 	bl	8008a9c <USBH_Get_CfgDesc>
 80087c2:	4603      	mov	r3, r0
 80087c4:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80087c6:	7bbb      	ldrb	r3, [r7, #14]
 80087c8:	2b00      	cmp	r3, #0
 80087ca:	d103      	bne.n	80087d4 <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	2205      	movs	r2, #5
 80087d0:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80087d2:	e097      	b.n	8008904 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80087d4:	7bbb      	ldrb	r3, [r7, #14]
 80087d6:	2b03      	cmp	r3, #3
 80087d8:	f040 8094 	bne.w	8008904 <USBH_HandleEnum+0x3a8>
        phost->device.EnumCnt++;
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80087e2:	3301      	adds	r3, #1
 80087e4:	b2da      	uxtb	r2, r3
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80087f2:	2b03      	cmp	r3, #3
 80087f4:	d903      	bls.n	80087fe <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	220d      	movs	r2, #13
 80087fa:	701a      	strb	r2, [r3, #0]
      break;
 80087fc:	e082      	b.n	8008904 <USBH_HandleEnum+0x3a8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	795b      	ldrb	r3, [r3, #5]
 8008802:	4619      	mov	r1, r3
 8008804:	6878      	ldr	r0, [r7, #4]
 8008806:	f001 f81f 	bl	8009848 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	791b      	ldrb	r3, [r3, #4]
 800880e:	4619      	mov	r1, r3
 8008810:	6878      	ldr	r0, [r7, #4]
 8008812:	f001 f819 	bl	8009848 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	2200      	movs	r2, #0
 800881a:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	2200      	movs	r2, #0
 8008820:	701a      	strb	r2, [r3, #0]
      break;
 8008822:	e06f      	b.n	8008904 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 800882a:	2b00      	cmp	r3, #0
 800882c:	d019      	beq.n	8008862 <USBH_HandleEnum+0x306>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800883a:	23ff      	movs	r3, #255	@ 0xff
 800883c:	6878      	ldr	r0, [r7, #4]
 800883e:	f000 f957 	bl	8008af0 <USBH_Get_StringDesc>
 8008842:	4603      	mov	r3, r0
 8008844:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8008846:	7bbb      	ldrb	r3, [r7, #14]
 8008848:	2b00      	cmp	r3, #0
 800884a:	d103      	bne.n	8008854 <USBH_HandleEnum+0x2f8>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	2206      	movs	r2, #6
 8008850:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8008852:	e059      	b.n	8008908 <USBH_HandleEnum+0x3ac>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008854:	7bbb      	ldrb	r3, [r7, #14]
 8008856:	2b03      	cmp	r3, #3
 8008858:	d156      	bne.n	8008908 <USBH_HandleEnum+0x3ac>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	2206      	movs	r2, #6
 800885e:	705a      	strb	r2, [r3, #1]
      break;
 8008860:	e052      	b.n	8008908 <USBH_HandleEnum+0x3ac>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	2206      	movs	r2, #6
 8008866:	705a      	strb	r2, [r3, #1]
      break;
 8008868:	e04e      	b.n	8008908 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 8008870:	2b00      	cmp	r3, #0
 8008872:	d019      	beq.n	80088a8 <USBH_HandleEnum+0x34c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8008880:	23ff      	movs	r3, #255	@ 0xff
 8008882:	6878      	ldr	r0, [r7, #4]
 8008884:	f000 f934 	bl	8008af0 <USBH_Get_StringDesc>
 8008888:	4603      	mov	r3, r0
 800888a:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800888c:	7bbb      	ldrb	r3, [r7, #14]
 800888e:	2b00      	cmp	r3, #0
 8008890:	d103      	bne.n	800889a <USBH_HandleEnum+0x33e>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	2207      	movs	r2, #7
 8008896:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8008898:	e038      	b.n	800890c <USBH_HandleEnum+0x3b0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800889a:	7bbb      	ldrb	r3, [r7, #14]
 800889c:	2b03      	cmp	r3, #3
 800889e:	d135      	bne.n	800890c <USBH_HandleEnum+0x3b0>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	2207      	movs	r2, #7
 80088a4:	705a      	strb	r2, [r3, #1]
      break;
 80088a6:	e031      	b.n	800890c <USBH_HandleEnum+0x3b0>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	2207      	movs	r2, #7
 80088ac:	705a      	strb	r2, [r3, #1]
      break;
 80088ae:	e02d      	b.n	800890c <USBH_HandleEnum+0x3b0>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	d017      	beq.n	80088ea <USBH_HandleEnum+0x38e>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 80088c6:	23ff      	movs	r3, #255	@ 0xff
 80088c8:	6878      	ldr	r0, [r7, #4]
 80088ca:	f000 f911 	bl	8008af0 <USBH_Get_StringDesc>
 80088ce:	4603      	mov	r3, r0
 80088d0:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80088d2:	7bbb      	ldrb	r3, [r7, #14]
 80088d4:	2b00      	cmp	r3, #0
 80088d6:	d102      	bne.n	80088de <USBH_HandleEnum+0x382>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 80088d8:	2300      	movs	r3, #0
 80088da:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 80088dc:	e018      	b.n	8008910 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80088de:	7bbb      	ldrb	r3, [r7, #14]
 80088e0:	2b03      	cmp	r3, #3
 80088e2:	d115      	bne.n	8008910 <USBH_HandleEnum+0x3b4>
          Status = USBH_OK;
 80088e4:	2300      	movs	r3, #0
 80088e6:	73fb      	strb	r3, [r7, #15]
      break;
 80088e8:	e012      	b.n	8008910 <USBH_HandleEnum+0x3b4>
        Status = USBH_OK;
 80088ea:	2300      	movs	r3, #0
 80088ec:	73fb      	strb	r3, [r7, #15]
      break;
 80088ee:	e00f      	b.n	8008910 <USBH_HandleEnum+0x3b4>

    default:
      break;
 80088f0:	bf00      	nop
 80088f2:	e00e      	b.n	8008912 <USBH_HandleEnum+0x3b6>
      break;
 80088f4:	bf00      	nop
 80088f6:	e00c      	b.n	8008912 <USBH_HandleEnum+0x3b6>
      break;
 80088f8:	bf00      	nop
 80088fa:	e00a      	b.n	8008912 <USBH_HandleEnum+0x3b6>
      break;
 80088fc:	bf00      	nop
 80088fe:	e008      	b.n	8008912 <USBH_HandleEnum+0x3b6>
      break;
 8008900:	bf00      	nop
 8008902:	e006      	b.n	8008912 <USBH_HandleEnum+0x3b6>
      break;
 8008904:	bf00      	nop
 8008906:	e004      	b.n	8008912 <USBH_HandleEnum+0x3b6>
      break;
 8008908:	bf00      	nop
 800890a:	e002      	b.n	8008912 <USBH_HandleEnum+0x3b6>
      break;
 800890c:	bf00      	nop
 800890e:	e000      	b.n	8008912 <USBH_HandleEnum+0x3b6>
      break;
 8008910:	bf00      	nop
  }
  return Status;
 8008912:	7bfb      	ldrb	r3, [r7, #15]
}
 8008914:	4618      	mov	r0, r3
 8008916:	3710      	adds	r7, #16
 8008918:	46bd      	mov	sp, r7
 800891a:	bd80      	pop	{r7, pc}

0800891c <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 800891c:	b480      	push	{r7}
 800891e:	b083      	sub	sp, #12
 8008920:	af00      	add	r7, sp, #0
 8008922:	6078      	str	r0, [r7, #4]
 8008924:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	683a      	ldr	r2, [r7, #0]
 800892a:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 800892e:	bf00      	nop
 8008930:	370c      	adds	r7, #12
 8008932:	46bd      	mov	sp, r7
 8008934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008938:	4770      	bx	lr

0800893a <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 800893a:	b580      	push	{r7, lr}
 800893c:	b082      	sub	sp, #8
 800893e:	af00      	add	r7, sp, #0
 8008940:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8008948:	1c5a      	adds	r2, r3, #1
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 8008950:	6878      	ldr	r0, [r7, #4]
 8008952:	f000 f804 	bl	800895e <USBH_HandleSof>
}
 8008956:	bf00      	nop
 8008958:	3708      	adds	r7, #8
 800895a:	46bd      	mov	sp, r7
 800895c:	bd80      	pop	{r7, pc}

0800895e <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 800895e:	b580      	push	{r7, lr}
 8008960:	b082      	sub	sp, #8
 8008962:	af00      	add	r7, sp, #0
 8008964:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	781b      	ldrb	r3, [r3, #0]
 800896a:	b2db      	uxtb	r3, r3
 800896c:	2b0b      	cmp	r3, #11
 800896e:	d10a      	bne.n	8008986 <USBH_HandleSof+0x28>
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008976:	2b00      	cmp	r3, #0
 8008978:	d005      	beq.n	8008986 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008980:	699b      	ldr	r3, [r3, #24]
 8008982:	6878      	ldr	r0, [r7, #4]
 8008984:	4798      	blx	r3
  }
}
 8008986:	bf00      	nop
 8008988:	3708      	adds	r7, #8
 800898a:	46bd      	mov	sp, r7
 800898c:	bd80      	pop	{r7, pc}

0800898e <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 800898e:	b480      	push	{r7}
 8008990:	b083      	sub	sp, #12
 8008992:	af00      	add	r7, sp, #0
 8008994:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	2201      	movs	r2, #1
 800899a:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return;
 800899e:	bf00      	nop
}
 80089a0:	370c      	adds	r7, #12
 80089a2:	46bd      	mov	sp, r7
 80089a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089a8:	4770      	bx	lr

080089aa <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 80089aa:	b480      	push	{r7}
 80089ac:	b083      	sub	sp, #12
 80089ae:	af00      	add	r7, sp, #0
 80089b0:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	2200      	movs	r2, #0
 80089b6:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_disconnected = 1U;
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	2201      	movs	r2, #1
 80089be:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

  return;
 80089c2:	bf00      	nop
}
 80089c4:	370c      	adds	r7, #12
 80089c6:	46bd      	mov	sp, r7
 80089c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089cc:	4770      	bx	lr

080089ce <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 80089ce:	b480      	push	{r7}
 80089d0:	b083      	sub	sp, #12
 80089d2:	af00      	add	r7, sp, #0
 80089d4:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	2201      	movs	r2, #1
 80089da:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	2200      	movs	r2, #0
 80089e2:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	2200      	movs	r2, #0
 80089ea:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 80089ee:	2300      	movs	r3, #0
}
 80089f0:	4618      	mov	r0, r3
 80089f2:	370c      	adds	r7, #12
 80089f4:	46bd      	mov	sp, r7
 80089f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089fa:	4770      	bx	lr

080089fc <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 80089fc:	b580      	push	{r7, lr}
 80089fe:	b082      	sub	sp, #8
 8008a00:	af00      	add	r7, sp, #0
 8008a02:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	2201      	movs	r2, #1
 8008a08:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	2200      	movs	r2, #0
 8008a10:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	2200      	movs	r2, #0
 8008a18:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 8008a1c:	6878      	ldr	r0, [r7, #4]
 8008a1e:	f001 f8c0 	bl	8009ba2 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	791b      	ldrb	r3, [r3, #4]
 8008a26:	4619      	mov	r1, r3
 8008a28:	6878      	ldr	r0, [r7, #4]
 8008a2a:	f000 ff0d 	bl	8009848 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	795b      	ldrb	r3, [r3, #5]
 8008a32:	4619      	mov	r1, r3
 8008a34:	6878      	ldr	r0, [r7, #4]
 8008a36:	f000 ff07 	bl	8009848 <USBH_FreePipe>

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8008a3a:	2300      	movs	r3, #0
}
 8008a3c:	4618      	mov	r0, r3
 8008a3e:	3708      	adds	r7, #8
 8008a40:	46bd      	mov	sp, r7
 8008a42:	bd80      	pop	{r7, pc}

08008a44 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8008a44:	b580      	push	{r7, lr}
 8008a46:	b086      	sub	sp, #24
 8008a48:	af02      	add	r7, sp, #8
 8008a4a:	6078      	str	r0, [r7, #4]
 8008a4c:	460b      	mov	r3, r1
 8008a4e:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 8008a50:	887b      	ldrh	r3, [r7, #2]
 8008a52:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008a56:	d901      	bls.n	8008a5c <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8008a58:	2303      	movs	r3, #3
 8008a5a:	e01b      	b.n	8008a94 <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8008a62:	887b      	ldrh	r3, [r7, #2]
 8008a64:	9300      	str	r3, [sp, #0]
 8008a66:	4613      	mov	r3, r2
 8008a68:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008a6c:	2100      	movs	r1, #0
 8008a6e:	6878      	ldr	r0, [r7, #4]
 8008a70:	f000 f872 	bl	8008b58 <USBH_GetDescriptor>
 8008a74:	4603      	mov	r3, r0
 8008a76:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 8008a78:	7bfb      	ldrb	r3, [r7, #15]
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	d109      	bne.n	8008a92 <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8008a84:	887a      	ldrh	r2, [r7, #2]
 8008a86:	4619      	mov	r1, r3
 8008a88:	6878      	ldr	r0, [r7, #4]
 8008a8a:	f000 f929 	bl	8008ce0 <USBH_ParseDevDesc>
 8008a8e:	4603      	mov	r3, r0
 8008a90:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8008a92:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a94:	4618      	mov	r0, r3
 8008a96:	3710      	adds	r7, #16
 8008a98:	46bd      	mov	sp, r7
 8008a9a:	bd80      	pop	{r7, pc}

08008a9c <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8008a9c:	b580      	push	{r7, lr}
 8008a9e:	b086      	sub	sp, #24
 8008aa0:	af02      	add	r7, sp, #8
 8008aa2:	6078      	str	r0, [r7, #4]
 8008aa4:	460b      	mov	r3, r1
 8008aa6:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	331c      	adds	r3, #28
 8008aac:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 8008aae:	887b      	ldrh	r3, [r7, #2]
 8008ab0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008ab4:	d901      	bls.n	8008aba <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8008ab6:	2303      	movs	r3, #3
 8008ab8:	e016      	b.n	8008ae8 <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 8008aba:	887b      	ldrh	r3, [r7, #2]
 8008abc:	9300      	str	r3, [sp, #0]
 8008abe:	68bb      	ldr	r3, [r7, #8]
 8008ac0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008ac4:	2100      	movs	r1, #0
 8008ac6:	6878      	ldr	r0, [r7, #4]
 8008ac8:	f000 f846 	bl	8008b58 <USBH_GetDescriptor>
 8008acc:	4603      	mov	r3, r0
 8008ace:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 8008ad0:	7bfb      	ldrb	r3, [r7, #15]
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	d107      	bne.n	8008ae6 <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 8008ad6:	887b      	ldrh	r3, [r7, #2]
 8008ad8:	461a      	mov	r2, r3
 8008ada:	68b9      	ldr	r1, [r7, #8]
 8008adc:	6878      	ldr	r0, [r7, #4]
 8008ade:	f000 f9af 	bl	8008e40 <USBH_ParseCfgDesc>
 8008ae2:	4603      	mov	r3, r0
 8008ae4:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8008ae6:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ae8:	4618      	mov	r0, r3
 8008aea:	3710      	adds	r7, #16
 8008aec:	46bd      	mov	sp, r7
 8008aee:	bd80      	pop	{r7, pc}

08008af0 <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 8008af0:	b580      	push	{r7, lr}
 8008af2:	b088      	sub	sp, #32
 8008af4:	af02      	add	r7, sp, #8
 8008af6:	60f8      	str	r0, [r7, #12]
 8008af8:	607a      	str	r2, [r7, #4]
 8008afa:	461a      	mov	r2, r3
 8008afc:	460b      	mov	r3, r1
 8008afe:	72fb      	strb	r3, [r7, #11]
 8008b00:	4613      	mov	r3, r2
 8008b02:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 8008b04:	893b      	ldrh	r3, [r7, #8]
 8008b06:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008b0a:	d802      	bhi.n	8008b12 <USBH_Get_StringDesc+0x22>
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	2b00      	cmp	r3, #0
 8008b10:	d101      	bne.n	8008b16 <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8008b12:	2303      	movs	r3, #3
 8008b14:	e01c      	b.n	8008b50 <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 8008b16:	7afb      	ldrb	r3, [r7, #11]
 8008b18:	b29b      	uxth	r3, r3
 8008b1a:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8008b1e:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 8008b20:	68fb      	ldr	r3, [r7, #12]
 8008b22:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8008b26:	893b      	ldrh	r3, [r7, #8]
 8008b28:	9300      	str	r3, [sp, #0]
 8008b2a:	460b      	mov	r3, r1
 8008b2c:	2100      	movs	r1, #0
 8008b2e:	68f8      	ldr	r0, [r7, #12]
 8008b30:	f000 f812 	bl	8008b58 <USBH_GetDescriptor>
 8008b34:	4603      	mov	r3, r0
 8008b36:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 8008b38:	7dfb      	ldrb	r3, [r7, #23]
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	d107      	bne.n	8008b4e <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 8008b3e:	68fb      	ldr	r3, [r7, #12]
 8008b40:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8008b44:	893a      	ldrh	r2, [r7, #8]
 8008b46:	6879      	ldr	r1, [r7, #4]
 8008b48:	4618      	mov	r0, r3
 8008b4a:	f000 fb8c 	bl	8009266 <USBH_ParseStringDesc>
  }

  return status;
 8008b4e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008b50:	4618      	mov	r0, r3
 8008b52:	3718      	adds	r7, #24
 8008b54:	46bd      	mov	sp, r7
 8008b56:	bd80      	pop	{r7, pc}

08008b58 <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 8008b58:	b580      	push	{r7, lr}
 8008b5a:	b084      	sub	sp, #16
 8008b5c:	af00      	add	r7, sp, #0
 8008b5e:	60f8      	str	r0, [r7, #12]
 8008b60:	607b      	str	r3, [r7, #4]
 8008b62:	460b      	mov	r3, r1
 8008b64:	72fb      	strb	r3, [r7, #11]
 8008b66:	4613      	mov	r3, r2
 8008b68:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 8008b6a:	68fb      	ldr	r3, [r7, #12]
 8008b6c:	789b      	ldrb	r3, [r3, #2]
 8008b6e:	2b01      	cmp	r3, #1
 8008b70:	d11c      	bne.n	8008bac <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8008b72:	7afb      	ldrb	r3, [r7, #11]
 8008b74:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8008b78:	b2da      	uxtb	r2, r3
 8008b7a:	68fb      	ldr	r3, [r7, #12]
 8008b7c:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	2206      	movs	r2, #6
 8008b82:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 8008b84:	68fb      	ldr	r3, [r7, #12]
 8008b86:	893a      	ldrh	r2, [r7, #8]
 8008b88:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 8008b8a:	893b      	ldrh	r3, [r7, #8]
 8008b8c:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8008b90:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008b94:	d104      	bne.n	8008ba0 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 8008b96:	68fb      	ldr	r3, [r7, #12]
 8008b98:	f240 4209 	movw	r2, #1033	@ 0x409
 8008b9c:	829a      	strh	r2, [r3, #20]
 8008b9e:	e002      	b.n	8008ba6 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 8008ba0:	68fb      	ldr	r3, [r7, #12]
 8008ba2:	2200      	movs	r2, #0
 8008ba4:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	8b3a      	ldrh	r2, [r7, #24]
 8008baa:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 8008bac:	8b3b      	ldrh	r3, [r7, #24]
 8008bae:	461a      	mov	r2, r3
 8008bb0:	6879      	ldr	r1, [r7, #4]
 8008bb2:	68f8      	ldr	r0, [r7, #12]
 8008bb4:	f000 fba4 	bl	8009300 <USBH_CtlReq>
 8008bb8:	4603      	mov	r3, r0
}
 8008bba:	4618      	mov	r0, r3
 8008bbc:	3710      	adds	r7, #16
 8008bbe:	46bd      	mov	sp, r7
 8008bc0:	bd80      	pop	{r7, pc}

08008bc2 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 8008bc2:	b580      	push	{r7, lr}
 8008bc4:	b082      	sub	sp, #8
 8008bc6:	af00      	add	r7, sp, #0
 8008bc8:	6078      	str	r0, [r7, #4]
 8008bca:	460b      	mov	r3, r1
 8008bcc:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	789b      	ldrb	r3, [r3, #2]
 8008bd2:	2b01      	cmp	r3, #1
 8008bd4:	d10f      	bne.n	8008bf6 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	2200      	movs	r2, #0
 8008bda:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	2205      	movs	r2, #5
 8008be0:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 8008be2:	78fb      	ldrb	r3, [r7, #3]
 8008be4:	b29a      	uxth	r2, r3
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	2200      	movs	r2, #0
 8008bee:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	2200      	movs	r2, #0
 8008bf4:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8008bf6:	2200      	movs	r2, #0
 8008bf8:	2100      	movs	r1, #0
 8008bfa:	6878      	ldr	r0, [r7, #4]
 8008bfc:	f000 fb80 	bl	8009300 <USBH_CtlReq>
 8008c00:	4603      	mov	r3, r0
}
 8008c02:	4618      	mov	r0, r3
 8008c04:	3708      	adds	r7, #8
 8008c06:	46bd      	mov	sp, r7
 8008c08:	bd80      	pop	{r7, pc}

08008c0a <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 8008c0a:	b580      	push	{r7, lr}
 8008c0c:	b082      	sub	sp, #8
 8008c0e:	af00      	add	r7, sp, #0
 8008c10:	6078      	str	r0, [r7, #4]
 8008c12:	460b      	mov	r3, r1
 8008c14:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	789b      	ldrb	r3, [r3, #2]
 8008c1a:	2b01      	cmp	r3, #1
 8008c1c:	d10e      	bne.n	8008c3c <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	2200      	movs	r2, #0
 8008c22:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	2209      	movs	r2, #9
 8008c28:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	887a      	ldrh	r2, [r7, #2]
 8008c2e:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	2200      	movs	r2, #0
 8008c34:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	2200      	movs	r2, #0
 8008c3a:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8008c3c:	2200      	movs	r2, #0
 8008c3e:	2100      	movs	r1, #0
 8008c40:	6878      	ldr	r0, [r7, #4]
 8008c42:	f000 fb5d 	bl	8009300 <USBH_CtlReq>
 8008c46:	4603      	mov	r3, r0
}
 8008c48:	4618      	mov	r0, r3
 8008c4a:	3708      	adds	r7, #8
 8008c4c:	46bd      	mov	sp, r7
 8008c4e:	bd80      	pop	{r7, pc}

08008c50 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 8008c50:	b580      	push	{r7, lr}
 8008c52:	b082      	sub	sp, #8
 8008c54:	af00      	add	r7, sp, #0
 8008c56:	6078      	str	r0, [r7, #4]
 8008c58:	460b      	mov	r3, r1
 8008c5a:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	789b      	ldrb	r3, [r3, #2]
 8008c60:	2b01      	cmp	r3, #1
 8008c62:	d10f      	bne.n	8008c84 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	2200      	movs	r2, #0
 8008c68:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	2203      	movs	r2, #3
 8008c6e:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 8008c70:	78fb      	ldrb	r3, [r7, #3]
 8008c72:	b29a      	uxth	r2, r3
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	2200      	movs	r2, #0
 8008c7c:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	2200      	movs	r2, #0
 8008c82:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8008c84:	2200      	movs	r2, #0
 8008c86:	2100      	movs	r1, #0
 8008c88:	6878      	ldr	r0, [r7, #4]
 8008c8a:	f000 fb39 	bl	8009300 <USBH_CtlReq>
 8008c8e:	4603      	mov	r3, r0
}
 8008c90:	4618      	mov	r0, r3
 8008c92:	3708      	adds	r7, #8
 8008c94:	46bd      	mov	sp, r7
 8008c96:	bd80      	pop	{r7, pc}

08008c98 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 8008c98:	b580      	push	{r7, lr}
 8008c9a:	b082      	sub	sp, #8
 8008c9c:	af00      	add	r7, sp, #0
 8008c9e:	6078      	str	r0, [r7, #4]
 8008ca0:	460b      	mov	r3, r1
 8008ca2:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	789b      	ldrb	r3, [r3, #2]
 8008ca8:	2b01      	cmp	r3, #1
 8008caa:	d10f      	bne.n	8008ccc <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	2202      	movs	r2, #2
 8008cb0:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	2201      	movs	r2, #1
 8008cb6:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	2200      	movs	r2, #0
 8008cbc:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 8008cbe:	78fb      	ldrb	r3, [r7, #3]
 8008cc0:	b29a      	uxth	r2, r3
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	2200      	movs	r2, #0
 8008cca:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8008ccc:	2200      	movs	r2, #0
 8008cce:	2100      	movs	r1, #0
 8008cd0:	6878      	ldr	r0, [r7, #4]
 8008cd2:	f000 fb15 	bl	8009300 <USBH_CtlReq>
 8008cd6:	4603      	mov	r3, r0
}
 8008cd8:	4618      	mov	r0, r3
 8008cda:	3708      	adds	r7, #8
 8008cdc:	46bd      	mov	sp, r7
 8008cde:	bd80      	pop	{r7, pc}

08008ce0 <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8008ce0:	b480      	push	{r7}
 8008ce2:	b087      	sub	sp, #28
 8008ce4:	af00      	add	r7, sp, #0
 8008ce6:	60f8      	str	r0, [r7, #12]
 8008ce8:	60b9      	str	r1, [r7, #8]
 8008cea:	4613      	mov	r3, r2
 8008cec:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 8008cee:	68fb      	ldr	r3, [r7, #12]
 8008cf0:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8008cf4:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 8008cf6:	2300      	movs	r3, #0
 8008cf8:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 8008cfa:	68bb      	ldr	r3, [r7, #8]
 8008cfc:	2b00      	cmp	r3, #0
 8008cfe:	d101      	bne.n	8008d04 <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 8008d00:	2302      	movs	r3, #2
 8008d02:	e094      	b.n	8008e2e <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 8008d04:	68bb      	ldr	r3, [r7, #8]
 8008d06:	781a      	ldrb	r2, [r3, #0]
 8008d08:	693b      	ldr	r3, [r7, #16]
 8008d0a:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 8008d0c:	68bb      	ldr	r3, [r7, #8]
 8008d0e:	785a      	ldrb	r2, [r3, #1]
 8008d10:	693b      	ldr	r3, [r7, #16]
 8008d12:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 8008d14:	68bb      	ldr	r3, [r7, #8]
 8008d16:	3302      	adds	r3, #2
 8008d18:	781b      	ldrb	r3, [r3, #0]
 8008d1a:	461a      	mov	r2, r3
 8008d1c:	68bb      	ldr	r3, [r7, #8]
 8008d1e:	3303      	adds	r3, #3
 8008d20:	781b      	ldrb	r3, [r3, #0]
 8008d22:	021b      	lsls	r3, r3, #8
 8008d24:	b29b      	uxth	r3, r3
 8008d26:	4313      	orrs	r3, r2
 8008d28:	b29a      	uxth	r2, r3
 8008d2a:	693b      	ldr	r3, [r7, #16]
 8008d2c:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 8008d2e:	68bb      	ldr	r3, [r7, #8]
 8008d30:	791a      	ldrb	r2, [r3, #4]
 8008d32:	693b      	ldr	r3, [r7, #16]
 8008d34:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 8008d36:	68bb      	ldr	r3, [r7, #8]
 8008d38:	795a      	ldrb	r2, [r3, #5]
 8008d3a:	693b      	ldr	r3, [r7, #16]
 8008d3c:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 8008d3e:	68bb      	ldr	r3, [r7, #8]
 8008d40:	799a      	ldrb	r2, [r3, #6]
 8008d42:	693b      	ldr	r3, [r7, #16]
 8008d44:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 8008d46:	68bb      	ldr	r3, [r7, #8]
 8008d48:	79da      	ldrb	r2, [r3, #7]
 8008d4a:	693b      	ldr	r3, [r7, #16]
 8008d4c:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8008d4e:	68fb      	ldr	r3, [r7, #12]
 8008d50:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008d54:	2b00      	cmp	r3, #0
 8008d56:	d004      	beq.n	8008d62 <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 8008d58:	68fb      	ldr	r3, [r7, #12]
 8008d5a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8008d5e:	2b01      	cmp	r3, #1
 8008d60:	d11b      	bne.n	8008d9a <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 8008d62:	693b      	ldr	r3, [r7, #16]
 8008d64:	79db      	ldrb	r3, [r3, #7]
 8008d66:	2b20      	cmp	r3, #32
 8008d68:	dc0f      	bgt.n	8008d8a <USBH_ParseDevDesc+0xaa>
 8008d6a:	2b08      	cmp	r3, #8
 8008d6c:	db0f      	blt.n	8008d8e <USBH_ParseDevDesc+0xae>
 8008d6e:	3b08      	subs	r3, #8
 8008d70:	4a32      	ldr	r2, [pc, #200]	@ (8008e3c <USBH_ParseDevDesc+0x15c>)
 8008d72:	fa22 f303 	lsr.w	r3, r2, r3
 8008d76:	f003 0301 	and.w	r3, r3, #1
 8008d7a:	2b00      	cmp	r3, #0
 8008d7c:	bf14      	ite	ne
 8008d7e:	2301      	movne	r3, #1
 8008d80:	2300      	moveq	r3, #0
 8008d82:	b2db      	uxtb	r3, r3
 8008d84:	2b00      	cmp	r3, #0
 8008d86:	d106      	bne.n	8008d96 <USBH_ParseDevDesc+0xb6>
 8008d88:	e001      	b.n	8008d8e <USBH_ParseDevDesc+0xae>
 8008d8a:	2b40      	cmp	r3, #64	@ 0x40
 8008d8c:	d003      	beq.n	8008d96 <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 8008d8e:	693b      	ldr	r3, [r7, #16]
 8008d90:	2208      	movs	r2, #8
 8008d92:	71da      	strb	r2, [r3, #7]
        break;
 8008d94:	e000      	b.n	8008d98 <USBH_ParseDevDesc+0xb8>
        break;
 8008d96:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 8008d98:	e00e      	b.n	8008db8 <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8008d9a:	68fb      	ldr	r3, [r7, #12]
 8008d9c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008da0:	2b02      	cmp	r3, #2
 8008da2:	d107      	bne.n	8008db4 <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 8008da4:	693b      	ldr	r3, [r7, #16]
 8008da6:	79db      	ldrb	r3, [r3, #7]
 8008da8:	2b08      	cmp	r3, #8
 8008daa:	d005      	beq.n	8008db8 <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 8008dac:	693b      	ldr	r3, [r7, #16]
 8008dae:	2208      	movs	r2, #8
 8008db0:	71da      	strb	r2, [r3, #7]
 8008db2:	e001      	b.n	8008db8 <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8008db4:	2303      	movs	r3, #3
 8008db6:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 8008db8:	88fb      	ldrh	r3, [r7, #6]
 8008dba:	2b08      	cmp	r3, #8
 8008dbc:	d936      	bls.n	8008e2c <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 8008dbe:	68bb      	ldr	r3, [r7, #8]
 8008dc0:	3308      	adds	r3, #8
 8008dc2:	781b      	ldrb	r3, [r3, #0]
 8008dc4:	461a      	mov	r2, r3
 8008dc6:	68bb      	ldr	r3, [r7, #8]
 8008dc8:	3309      	adds	r3, #9
 8008dca:	781b      	ldrb	r3, [r3, #0]
 8008dcc:	021b      	lsls	r3, r3, #8
 8008dce:	b29b      	uxth	r3, r3
 8008dd0:	4313      	orrs	r3, r2
 8008dd2:	b29a      	uxth	r2, r3
 8008dd4:	693b      	ldr	r3, [r7, #16]
 8008dd6:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 8008dd8:	68bb      	ldr	r3, [r7, #8]
 8008dda:	330a      	adds	r3, #10
 8008ddc:	781b      	ldrb	r3, [r3, #0]
 8008dde:	461a      	mov	r2, r3
 8008de0:	68bb      	ldr	r3, [r7, #8]
 8008de2:	330b      	adds	r3, #11
 8008de4:	781b      	ldrb	r3, [r3, #0]
 8008de6:	021b      	lsls	r3, r3, #8
 8008de8:	b29b      	uxth	r3, r3
 8008dea:	4313      	orrs	r3, r2
 8008dec:	b29a      	uxth	r2, r3
 8008dee:	693b      	ldr	r3, [r7, #16]
 8008df0:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 8008df2:	68bb      	ldr	r3, [r7, #8]
 8008df4:	330c      	adds	r3, #12
 8008df6:	781b      	ldrb	r3, [r3, #0]
 8008df8:	461a      	mov	r2, r3
 8008dfa:	68bb      	ldr	r3, [r7, #8]
 8008dfc:	330d      	adds	r3, #13
 8008dfe:	781b      	ldrb	r3, [r3, #0]
 8008e00:	021b      	lsls	r3, r3, #8
 8008e02:	b29b      	uxth	r3, r3
 8008e04:	4313      	orrs	r3, r2
 8008e06:	b29a      	uxth	r2, r3
 8008e08:	693b      	ldr	r3, [r7, #16]
 8008e0a:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 8008e0c:	68bb      	ldr	r3, [r7, #8]
 8008e0e:	7b9a      	ldrb	r2, [r3, #14]
 8008e10:	693b      	ldr	r3, [r7, #16]
 8008e12:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 8008e14:	68bb      	ldr	r3, [r7, #8]
 8008e16:	7bda      	ldrb	r2, [r3, #15]
 8008e18:	693b      	ldr	r3, [r7, #16]
 8008e1a:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 8008e1c:	68bb      	ldr	r3, [r7, #8]
 8008e1e:	7c1a      	ldrb	r2, [r3, #16]
 8008e20:	693b      	ldr	r3, [r7, #16]
 8008e22:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 8008e24:	68bb      	ldr	r3, [r7, #8]
 8008e26:	7c5a      	ldrb	r2, [r3, #17]
 8008e28:	693b      	ldr	r3, [r7, #16]
 8008e2a:	745a      	strb	r2, [r3, #17]
  }

  return status;
 8008e2c:	7dfb      	ldrb	r3, [r7, #23]
}
 8008e2e:	4618      	mov	r0, r3
 8008e30:	371c      	adds	r7, #28
 8008e32:	46bd      	mov	sp, r7
 8008e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e38:	4770      	bx	lr
 8008e3a:	bf00      	nop
 8008e3c:	01000101 	.word	0x01000101

08008e40 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8008e40:	b580      	push	{r7, lr}
 8008e42:	b08c      	sub	sp, #48	@ 0x30
 8008e44:	af00      	add	r7, sp, #0
 8008e46:	60f8      	str	r0, [r7, #12]
 8008e48:	60b9      	str	r1, [r7, #8]
 8008e4a:	4613      	mov	r3, r2
 8008e4c:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 8008e4e:	68fb      	ldr	r3, [r7, #12]
 8008e50:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8008e54:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 8008e56:	2300      	movs	r3, #0
 8008e58:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 8008e5c:	2300      	movs	r3, #0
 8008e5e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 8008e62:	2300      	movs	r3, #0
 8008e64:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 8008e68:	68bb      	ldr	r3, [r7, #8]
 8008e6a:	2b00      	cmp	r3, #0
 8008e6c:	d101      	bne.n	8008e72 <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 8008e6e:	2302      	movs	r3, #2
 8008e70:	e0de      	b.n	8009030 <USBH_ParseCfgDesc+0x1f0>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 8008e72:	68bb      	ldr	r3, [r7, #8]
 8008e74:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 8008e76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e78:	781b      	ldrb	r3, [r3, #0]
 8008e7a:	2b09      	cmp	r3, #9
 8008e7c:	d002      	beq.n	8008e84 <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 8008e7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e80:	2209      	movs	r2, #9
 8008e82:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 8008e84:	68bb      	ldr	r3, [r7, #8]
 8008e86:	781a      	ldrb	r2, [r3, #0]
 8008e88:	6a3b      	ldr	r3, [r7, #32]
 8008e8a:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 8008e8c:	68bb      	ldr	r3, [r7, #8]
 8008e8e:	785a      	ldrb	r2, [r3, #1]
 8008e90:	6a3b      	ldr	r3, [r7, #32]
 8008e92:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 8008e94:	68bb      	ldr	r3, [r7, #8]
 8008e96:	3302      	adds	r3, #2
 8008e98:	781b      	ldrb	r3, [r3, #0]
 8008e9a:	461a      	mov	r2, r3
 8008e9c:	68bb      	ldr	r3, [r7, #8]
 8008e9e:	3303      	adds	r3, #3
 8008ea0:	781b      	ldrb	r3, [r3, #0]
 8008ea2:	021b      	lsls	r3, r3, #8
 8008ea4:	b29b      	uxth	r3, r3
 8008ea6:	4313      	orrs	r3, r2
 8008ea8:	b29b      	uxth	r3, r3
 8008eaa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008eae:	bf28      	it	cs
 8008eb0:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 8008eb4:	b29a      	uxth	r2, r3
 8008eb6:	6a3b      	ldr	r3, [r7, #32]
 8008eb8:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 8008eba:	68bb      	ldr	r3, [r7, #8]
 8008ebc:	791a      	ldrb	r2, [r3, #4]
 8008ebe:	6a3b      	ldr	r3, [r7, #32]
 8008ec0:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 8008ec2:	68bb      	ldr	r3, [r7, #8]
 8008ec4:	795a      	ldrb	r2, [r3, #5]
 8008ec6:	6a3b      	ldr	r3, [r7, #32]
 8008ec8:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 8008eca:	68bb      	ldr	r3, [r7, #8]
 8008ecc:	799a      	ldrb	r2, [r3, #6]
 8008ece:	6a3b      	ldr	r3, [r7, #32]
 8008ed0:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 8008ed2:	68bb      	ldr	r3, [r7, #8]
 8008ed4:	79da      	ldrb	r2, [r3, #7]
 8008ed6:	6a3b      	ldr	r3, [r7, #32]
 8008ed8:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 8008eda:	68bb      	ldr	r3, [r7, #8]
 8008edc:	7a1a      	ldrb	r2, [r3, #8]
 8008ede:	6a3b      	ldr	r3, [r7, #32]
 8008ee0:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 8008ee2:	88fb      	ldrh	r3, [r7, #6]
 8008ee4:	2b09      	cmp	r3, #9
 8008ee6:	f240 80a1 	bls.w	800902c <USBH_ParseCfgDesc+0x1ec>
  {
    ptr = USB_LEN_CFG_DESC;
 8008eea:	2309      	movs	r3, #9
 8008eec:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 8008eee:	2300      	movs	r3, #0
 8008ef0:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8008ef2:	e085      	b.n	8009000 <USBH_ParseCfgDesc+0x1c0>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8008ef4:	f107 0316 	add.w	r3, r7, #22
 8008ef8:	4619      	mov	r1, r3
 8008efa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008efc:	f000 f9e6 	bl	80092cc <USBH_GetNextDesc>
 8008f00:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 8008f02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f04:	785b      	ldrb	r3, [r3, #1]
 8008f06:	2b04      	cmp	r3, #4
 8008f08:	d17a      	bne.n	8009000 <USBH_ParseCfgDesc+0x1c0>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 8008f0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f0c:	781b      	ldrb	r3, [r3, #0]
 8008f0e:	2b09      	cmp	r3, #9
 8008f10:	d002      	beq.n	8008f18 <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 8008f12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f14:	2209      	movs	r2, #9
 8008f16:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 8008f18:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008f1c:	221a      	movs	r2, #26
 8008f1e:	fb02 f303 	mul.w	r3, r2, r3
 8008f22:	3308      	adds	r3, #8
 8008f24:	6a3a      	ldr	r2, [r7, #32]
 8008f26:	4413      	add	r3, r2
 8008f28:	3302      	adds	r3, #2
 8008f2a:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 8008f2c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008f2e:	69f8      	ldr	r0, [r7, #28]
 8008f30:	f000 f882 	bl	8009038 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 8008f34:	2300      	movs	r3, #0
 8008f36:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 8008f3a:	2300      	movs	r3, #0
 8008f3c:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8008f3e:	e043      	b.n	8008fc8 <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8008f40:	f107 0316 	add.w	r3, r7, #22
 8008f44:	4619      	mov	r1, r3
 8008f46:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008f48:	f000 f9c0 	bl	80092cc <USBH_GetNextDesc>
 8008f4c:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8008f4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f50:	785b      	ldrb	r3, [r3, #1]
 8008f52:	2b05      	cmp	r3, #5
 8008f54:	d138      	bne.n	8008fc8 <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 8008f56:	69fb      	ldr	r3, [r7, #28]
 8008f58:	795b      	ldrb	r3, [r3, #5]
 8008f5a:	2b01      	cmp	r3, #1
 8008f5c:	d113      	bne.n	8008f86 <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8008f5e:	69fb      	ldr	r3, [r7, #28]
 8008f60:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 8008f62:	2b02      	cmp	r3, #2
 8008f64:	d003      	beq.n	8008f6e <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8008f66:	69fb      	ldr	r3, [r7, #28]
 8008f68:	799b      	ldrb	r3, [r3, #6]
 8008f6a:	2b03      	cmp	r3, #3
 8008f6c:	d10b      	bne.n	8008f86 <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8008f6e:	69fb      	ldr	r3, [r7, #28]
 8008f70:	79db      	ldrb	r3, [r3, #7]
 8008f72:	2b00      	cmp	r3, #0
 8008f74:	d10b      	bne.n	8008f8e <USBH_ParseCfgDesc+0x14e>
 8008f76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f78:	781b      	ldrb	r3, [r3, #0]
 8008f7a:	2b09      	cmp	r3, #9
 8008f7c:	d007      	beq.n	8008f8e <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 8008f7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f80:	2209      	movs	r2, #9
 8008f82:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8008f84:	e003      	b.n	8008f8e <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 8008f86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f88:	2207      	movs	r2, #7
 8008f8a:	701a      	strb	r2, [r3, #0]
 8008f8c:	e000      	b.n	8008f90 <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8008f8e:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8008f90:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008f94:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8008f98:	3201      	adds	r2, #1
 8008f9a:	00d2      	lsls	r2, r2, #3
 8008f9c:	211a      	movs	r1, #26
 8008f9e:	fb01 f303 	mul.w	r3, r1, r3
 8008fa2:	4413      	add	r3, r2
 8008fa4:	3308      	adds	r3, #8
 8008fa6:	6a3a      	ldr	r2, [r7, #32]
 8008fa8:	4413      	add	r3, r2
 8008faa:	3304      	adds	r3, #4
 8008fac:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 8008fae:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008fb0:	69b9      	ldr	r1, [r7, #24]
 8008fb2:	68f8      	ldr	r0, [r7, #12]
 8008fb4:	f000 f86f 	bl	8009096 <USBH_ParseEPDesc>
 8008fb8:	4603      	mov	r3, r0
 8008fba:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 8008fbe:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8008fc2:	3301      	adds	r3, #1
 8008fc4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8008fc8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8008fcc:	2b01      	cmp	r3, #1
 8008fce:	d80a      	bhi.n	8008fe6 <USBH_ParseCfgDesc+0x1a6>
 8008fd0:	69fb      	ldr	r3, [r7, #28]
 8008fd2:	791b      	ldrb	r3, [r3, #4]
 8008fd4:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8008fd8:	429a      	cmp	r2, r3
 8008fda:	d204      	bcs.n	8008fe6 <USBH_ParseCfgDesc+0x1a6>
 8008fdc:	6a3b      	ldr	r3, [r7, #32]
 8008fde:	885a      	ldrh	r2, [r3, #2]
 8008fe0:	8afb      	ldrh	r3, [r7, #22]
 8008fe2:	429a      	cmp	r2, r3
 8008fe4:	d8ac      	bhi.n	8008f40 <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 8008fe6:	69fb      	ldr	r3, [r7, #28]
 8008fe8:	791b      	ldrb	r3, [r3, #4]
 8008fea:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8008fee:	429a      	cmp	r2, r3
 8008ff0:	d201      	bcs.n	8008ff6 <USBH_ParseCfgDesc+0x1b6>
        {
          return USBH_NOT_SUPPORTED;
 8008ff2:	2303      	movs	r3, #3
 8008ff4:	e01c      	b.n	8009030 <USBH_ParseCfgDesc+0x1f0>
        }

        if_ix++;
 8008ff6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008ffa:	3301      	adds	r3, #1
 8008ffc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8009000:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009004:	2b01      	cmp	r3, #1
 8009006:	d805      	bhi.n	8009014 <USBH_ParseCfgDesc+0x1d4>
 8009008:	6a3b      	ldr	r3, [r7, #32]
 800900a:	885a      	ldrh	r2, [r3, #2]
 800900c:	8afb      	ldrh	r3, [r7, #22]
 800900e:	429a      	cmp	r2, r3
 8009010:	f63f af70 	bhi.w	8008ef4 <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 8009014:	6a3b      	ldr	r3, [r7, #32]
 8009016:	791b      	ldrb	r3, [r3, #4]
 8009018:	2b02      	cmp	r3, #2
 800901a:	bf28      	it	cs
 800901c:	2302      	movcs	r3, #2
 800901e:	b2db      	uxtb	r3, r3
 8009020:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8009024:	429a      	cmp	r2, r3
 8009026:	d201      	bcs.n	800902c <USBH_ParseCfgDesc+0x1ec>
    {
      return USBH_NOT_SUPPORTED;
 8009028:	2303      	movs	r3, #3
 800902a:	e001      	b.n	8009030 <USBH_ParseCfgDesc+0x1f0>
    }
  }

  return status;
 800902c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8009030:	4618      	mov	r0, r3
 8009032:	3730      	adds	r7, #48	@ 0x30
 8009034:	46bd      	mov	sp, r7
 8009036:	bd80      	pop	{r7, pc}

08009038 <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 8009038:	b480      	push	{r7}
 800903a:	b083      	sub	sp, #12
 800903c:	af00      	add	r7, sp, #0
 800903e:	6078      	str	r0, [r7, #4]
 8009040:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 8009042:	683b      	ldr	r3, [r7, #0]
 8009044:	781a      	ldrb	r2, [r3, #0]
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 800904a:	683b      	ldr	r3, [r7, #0]
 800904c:	785a      	ldrb	r2, [r3, #1]
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 8009052:	683b      	ldr	r3, [r7, #0]
 8009054:	789a      	ldrb	r2, [r3, #2]
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 800905a:	683b      	ldr	r3, [r7, #0]
 800905c:	78da      	ldrb	r2, [r3, #3]
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4U);
 8009062:	683b      	ldr	r3, [r7, #0]
 8009064:	791a      	ldrb	r2, [r3, #4]
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 800906a:	683b      	ldr	r3, [r7, #0]
 800906c:	795a      	ldrb	r2, [r3, #5]
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 8009072:	683b      	ldr	r3, [r7, #0]
 8009074:	799a      	ldrb	r2, [r3, #6]
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 800907a:	683b      	ldr	r3, [r7, #0]
 800907c:	79da      	ldrb	r2, [r3, #7]
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 8009082:	683b      	ldr	r3, [r7, #0]
 8009084:	7a1a      	ldrb	r2, [r3, #8]
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	721a      	strb	r2, [r3, #8]
}
 800908a:	bf00      	nop
 800908c:	370c      	adds	r7, #12
 800908e:	46bd      	mov	sp, r7
 8009090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009094:	4770      	bx	lr

08009096 <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 8009096:	b480      	push	{r7}
 8009098:	b087      	sub	sp, #28
 800909a:	af00      	add	r7, sp, #0
 800909c:	60f8      	str	r0, [r7, #12]
 800909e:	60b9      	str	r1, [r7, #8]
 80090a0:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 80090a2:	2300      	movs	r3, #0
 80090a4:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	781a      	ldrb	r2, [r3, #0]
 80090aa:	68bb      	ldr	r3, [r7, #8]
 80090ac:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	785a      	ldrb	r2, [r3, #1]
 80090b2:	68bb      	ldr	r3, [r7, #8]
 80090b4:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	789a      	ldrb	r2, [r3, #2]
 80090ba:	68bb      	ldr	r3, [r7, #8]
 80090bc:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	78da      	ldrb	r2, [r3, #3]
 80090c2:	68bb      	ldr	r3, [r7, #8]
 80090c4:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	3304      	adds	r3, #4
 80090ca:	781b      	ldrb	r3, [r3, #0]
 80090cc:	461a      	mov	r2, r3
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	3305      	adds	r3, #5
 80090d2:	781b      	ldrb	r3, [r3, #0]
 80090d4:	021b      	lsls	r3, r3, #8
 80090d6:	b29b      	uxth	r3, r3
 80090d8:	4313      	orrs	r3, r2
 80090da:	b29a      	uxth	r2, r3
 80090dc:	68bb      	ldr	r3, [r7, #8]
 80090de:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	799a      	ldrb	r2, [r3, #6]
 80090e4:	68bb      	ldr	r3, [r7, #8]
 80090e6:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 80090e8:	68bb      	ldr	r3, [r7, #8]
 80090ea:	889b      	ldrh	r3, [r3, #4]
 80090ec:	2b00      	cmp	r3, #0
 80090ee:	d009      	beq.n	8009104 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 80090f0:	68bb      	ldr	r3, [r7, #8]
 80090f2:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 80090f4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80090f8:	d804      	bhi.n	8009104 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 80090fa:	68bb      	ldr	r3, [r7, #8]
 80090fc:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 80090fe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009102:	d901      	bls.n	8009108 <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 8009104:	2303      	movs	r3, #3
 8009106:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 8009108:	68fb      	ldr	r3, [r7, #12]
 800910a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800910e:	2b00      	cmp	r3, #0
 8009110:	d136      	bne.n	8009180 <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 8009112:	68bb      	ldr	r3, [r7, #8]
 8009114:	78db      	ldrb	r3, [r3, #3]
 8009116:	f003 0303 	and.w	r3, r3, #3
 800911a:	2b02      	cmp	r3, #2
 800911c:	d108      	bne.n	8009130 <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 800911e:	68bb      	ldr	r3, [r7, #8]
 8009120:	889b      	ldrh	r3, [r3, #4]
 8009122:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009126:	f240 8097 	bls.w	8009258 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800912a:	2303      	movs	r3, #3
 800912c:	75fb      	strb	r3, [r7, #23]
 800912e:	e093      	b.n	8009258 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8009130:	68bb      	ldr	r3, [r7, #8]
 8009132:	78db      	ldrb	r3, [r3, #3]
 8009134:	f003 0303 	and.w	r3, r3, #3
 8009138:	2b00      	cmp	r3, #0
 800913a:	d107      	bne.n	800914c <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 800913c:	68bb      	ldr	r3, [r7, #8]
 800913e:	889b      	ldrh	r3, [r3, #4]
 8009140:	2b40      	cmp	r3, #64	@ 0x40
 8009142:	f240 8089 	bls.w	8009258 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009146:	2303      	movs	r3, #3
 8009148:	75fb      	strb	r3, [r7, #23]
 800914a:	e085      	b.n	8009258 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800914c:	68bb      	ldr	r3, [r7, #8]
 800914e:	78db      	ldrb	r3, [r3, #3]
 8009150:	f003 0303 	and.w	r3, r3, #3
 8009154:	2b01      	cmp	r3, #1
 8009156:	d005      	beq.n	8009164 <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 8009158:	68bb      	ldr	r3, [r7, #8]
 800915a:	78db      	ldrb	r3, [r3, #3]
 800915c:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8009160:	2b03      	cmp	r3, #3
 8009162:	d10a      	bne.n	800917a <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8009164:	68bb      	ldr	r3, [r7, #8]
 8009166:	799b      	ldrb	r3, [r3, #6]
 8009168:	2b00      	cmp	r3, #0
 800916a:	d003      	beq.n	8009174 <USBH_ParseEPDesc+0xde>
 800916c:	68bb      	ldr	r3, [r7, #8]
 800916e:	799b      	ldrb	r3, [r3, #6]
 8009170:	2b10      	cmp	r3, #16
 8009172:	d970      	bls.n	8009256 <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 8009174:	2303      	movs	r3, #3
 8009176:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8009178:	e06d      	b.n	8009256 <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800917a:	2303      	movs	r3, #3
 800917c:	75fb      	strb	r3, [r7, #23]
 800917e:	e06b      	b.n	8009258 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 8009180:	68fb      	ldr	r3, [r7, #12]
 8009182:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009186:	2b01      	cmp	r3, #1
 8009188:	d13c      	bne.n	8009204 <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 800918a:	68bb      	ldr	r3, [r7, #8]
 800918c:	78db      	ldrb	r3, [r3, #3]
 800918e:	f003 0303 	and.w	r3, r3, #3
 8009192:	2b02      	cmp	r3, #2
 8009194:	d005      	beq.n	80091a2 <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 8009196:	68bb      	ldr	r3, [r7, #8]
 8009198:	78db      	ldrb	r3, [r3, #3]
 800919a:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 800919e:	2b00      	cmp	r3, #0
 80091a0:	d106      	bne.n	80091b0 <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 80091a2:	68bb      	ldr	r3, [r7, #8]
 80091a4:	889b      	ldrh	r3, [r3, #4]
 80091a6:	2b40      	cmp	r3, #64	@ 0x40
 80091a8:	d956      	bls.n	8009258 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 80091aa:	2303      	movs	r3, #3
 80091ac:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 80091ae:	e053      	b.n	8009258 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 80091b0:	68bb      	ldr	r3, [r7, #8]
 80091b2:	78db      	ldrb	r3, [r3, #3]
 80091b4:	f003 0303 	and.w	r3, r3, #3
 80091b8:	2b01      	cmp	r3, #1
 80091ba:	d10e      	bne.n	80091da <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 80091bc:	68bb      	ldr	r3, [r7, #8]
 80091be:	799b      	ldrb	r3, [r3, #6]
 80091c0:	2b00      	cmp	r3, #0
 80091c2:	d007      	beq.n	80091d4 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 80091c4:	68bb      	ldr	r3, [r7, #8]
 80091c6:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 80091c8:	2b10      	cmp	r3, #16
 80091ca:	d803      	bhi.n	80091d4 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 80091cc:	68bb      	ldr	r3, [r7, #8]
 80091ce:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 80091d0:	2b40      	cmp	r3, #64	@ 0x40
 80091d2:	d941      	bls.n	8009258 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 80091d4:	2303      	movs	r3, #3
 80091d6:	75fb      	strb	r3, [r7, #23]
 80091d8:	e03e      	b.n	8009258 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 80091da:	68bb      	ldr	r3, [r7, #8]
 80091dc:	78db      	ldrb	r3, [r3, #3]
 80091de:	f003 0303 	and.w	r3, r3, #3
 80091e2:	2b03      	cmp	r3, #3
 80091e4:	d10b      	bne.n	80091fe <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 80091e6:	68bb      	ldr	r3, [r7, #8]
 80091e8:	799b      	ldrb	r3, [r3, #6]
 80091ea:	2b00      	cmp	r3, #0
 80091ec:	d004      	beq.n	80091f8 <USBH_ParseEPDesc+0x162>
 80091ee:	68bb      	ldr	r3, [r7, #8]
 80091f0:	889b      	ldrh	r3, [r3, #4]
 80091f2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80091f6:	d32f      	bcc.n	8009258 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 80091f8:	2303      	movs	r3, #3
 80091fa:	75fb      	strb	r3, [r7, #23]
 80091fc:	e02c      	b.n	8009258 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 80091fe:	2303      	movs	r3, #3
 8009200:	75fb      	strb	r3, [r7, #23]
 8009202:	e029      	b.n	8009258 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8009204:	68fb      	ldr	r3, [r7, #12]
 8009206:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800920a:	2b02      	cmp	r3, #2
 800920c:	d120      	bne.n	8009250 <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 800920e:	68bb      	ldr	r3, [r7, #8]
 8009210:	78db      	ldrb	r3, [r3, #3]
 8009212:	f003 0303 	and.w	r3, r3, #3
 8009216:	2b00      	cmp	r3, #0
 8009218:	d106      	bne.n	8009228 <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 800921a:	68bb      	ldr	r3, [r7, #8]
 800921c:	889b      	ldrh	r3, [r3, #4]
 800921e:	2b08      	cmp	r3, #8
 8009220:	d01a      	beq.n	8009258 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009222:	2303      	movs	r3, #3
 8009224:	75fb      	strb	r3, [r7, #23]
 8009226:	e017      	b.n	8009258 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8009228:	68bb      	ldr	r3, [r7, #8]
 800922a:	78db      	ldrb	r3, [r3, #3]
 800922c:	f003 0303 	and.w	r3, r3, #3
 8009230:	2b03      	cmp	r3, #3
 8009232:	d10a      	bne.n	800924a <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 8009234:	68bb      	ldr	r3, [r7, #8]
 8009236:	799b      	ldrb	r3, [r3, #6]
 8009238:	2b00      	cmp	r3, #0
 800923a:	d003      	beq.n	8009244 <USBH_ParseEPDesc+0x1ae>
 800923c:	68bb      	ldr	r3, [r7, #8]
 800923e:	889b      	ldrh	r3, [r3, #4]
 8009240:	2b08      	cmp	r3, #8
 8009242:	d909      	bls.n	8009258 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009244:	2303      	movs	r3, #3
 8009246:	75fb      	strb	r3, [r7, #23]
 8009248:	e006      	b.n	8009258 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800924a:	2303      	movs	r3, #3
 800924c:	75fb      	strb	r3, [r7, #23]
 800924e:	e003      	b.n	8009258 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8009250:	2303      	movs	r3, #3
 8009252:	75fb      	strb	r3, [r7, #23]
 8009254:	e000      	b.n	8009258 <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8009256:	bf00      	nop
  }

  return status;
 8009258:	7dfb      	ldrb	r3, [r7, #23]
}
 800925a:	4618      	mov	r0, r3
 800925c:	371c      	adds	r7, #28
 800925e:	46bd      	mov	sp, r7
 8009260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009264:	4770      	bx	lr

08009266 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 8009266:	b480      	push	{r7}
 8009268:	b087      	sub	sp, #28
 800926a:	af00      	add	r7, sp, #0
 800926c:	60f8      	str	r0, [r7, #12]
 800926e:	60b9      	str	r1, [r7, #8]
 8009270:	4613      	mov	r3, r2
 8009272:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 8009274:	68fb      	ldr	r3, [r7, #12]
 8009276:	3301      	adds	r3, #1
 8009278:	781b      	ldrb	r3, [r3, #0]
 800927a:	2b03      	cmp	r3, #3
 800927c:	d120      	bne.n	80092c0 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800927e:	68fb      	ldr	r3, [r7, #12]
 8009280:	781b      	ldrb	r3, [r3, #0]
 8009282:	1e9a      	subs	r2, r3, #2
 8009284:	88fb      	ldrh	r3, [r7, #6]
 8009286:	4293      	cmp	r3, r2
 8009288:	bf28      	it	cs
 800928a:	4613      	movcs	r3, r2
 800928c:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800928e:	68fb      	ldr	r3, [r7, #12]
 8009290:	3302      	adds	r3, #2
 8009292:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 8009294:	2300      	movs	r3, #0
 8009296:	82fb      	strh	r3, [r7, #22]
 8009298:	e00b      	b.n	80092b2 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800929a:	8afb      	ldrh	r3, [r7, #22]
 800929c:	68fa      	ldr	r2, [r7, #12]
 800929e:	4413      	add	r3, r2
 80092a0:	781a      	ldrb	r2, [r3, #0]
 80092a2:	68bb      	ldr	r3, [r7, #8]
 80092a4:	701a      	strb	r2, [r3, #0]
      pdest++;
 80092a6:	68bb      	ldr	r3, [r7, #8]
 80092a8:	3301      	adds	r3, #1
 80092aa:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 80092ac:	8afb      	ldrh	r3, [r7, #22]
 80092ae:	3302      	adds	r3, #2
 80092b0:	82fb      	strh	r3, [r7, #22]
 80092b2:	8afa      	ldrh	r2, [r7, #22]
 80092b4:	8abb      	ldrh	r3, [r7, #20]
 80092b6:	429a      	cmp	r2, r3
 80092b8:	d3ef      	bcc.n	800929a <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 80092ba:	68bb      	ldr	r3, [r7, #8]
 80092bc:	2200      	movs	r2, #0
 80092be:	701a      	strb	r2, [r3, #0]
  }
}
 80092c0:	bf00      	nop
 80092c2:	371c      	adds	r7, #28
 80092c4:	46bd      	mov	sp, r7
 80092c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092ca:	4770      	bx	lr

080092cc <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 80092cc:	b480      	push	{r7}
 80092ce:	b085      	sub	sp, #20
 80092d0:	af00      	add	r7, sp, #0
 80092d2:	6078      	str	r0, [r7, #4]
 80092d4:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 80092d6:	683b      	ldr	r3, [r7, #0]
 80092d8:	881b      	ldrh	r3, [r3, #0]
 80092da:	687a      	ldr	r2, [r7, #4]
 80092dc:	7812      	ldrb	r2, [r2, #0]
 80092de:	4413      	add	r3, r2
 80092e0:	b29a      	uxth	r2, r3
 80092e2:	683b      	ldr	r3, [r7, #0]
 80092e4:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	781b      	ldrb	r3, [r3, #0]
 80092ea:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	4413      	add	r3, r2
 80092f0:	60fb      	str	r3, [r7, #12]

  return (pnext);
 80092f2:	68fb      	ldr	r3, [r7, #12]
}
 80092f4:	4618      	mov	r0, r3
 80092f6:	3714      	adds	r7, #20
 80092f8:	46bd      	mov	sp, r7
 80092fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092fe:	4770      	bx	lr

08009300 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 8009300:	b580      	push	{r7, lr}
 8009302:	b086      	sub	sp, #24
 8009304:	af00      	add	r7, sp, #0
 8009306:	60f8      	str	r0, [r7, #12]
 8009308:	60b9      	str	r1, [r7, #8]
 800930a:	4613      	mov	r3, r2
 800930c:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800930e:	2301      	movs	r3, #1
 8009310:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8009312:	68fb      	ldr	r3, [r7, #12]
 8009314:	789b      	ldrb	r3, [r3, #2]
 8009316:	2b01      	cmp	r3, #1
 8009318:	d002      	beq.n	8009320 <USBH_CtlReq+0x20>
 800931a:	2b02      	cmp	r3, #2
 800931c:	d00f      	beq.n	800933e <USBH_CtlReq+0x3e>
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;

    default:
      break;
 800931e:	e027      	b.n	8009370 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 8009320:	68fb      	ldr	r3, [r7, #12]
 8009322:	68ba      	ldr	r2, [r7, #8]
 8009324:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 8009326:	68fb      	ldr	r3, [r7, #12]
 8009328:	88fa      	ldrh	r2, [r7, #6]
 800932a:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800932c:	68fb      	ldr	r3, [r7, #12]
 800932e:	2201      	movs	r2, #1
 8009330:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 8009332:	68fb      	ldr	r3, [r7, #12]
 8009334:	2202      	movs	r2, #2
 8009336:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 8009338:	2301      	movs	r3, #1
 800933a:	75fb      	strb	r3, [r7, #23]
      break;
 800933c:	e018      	b.n	8009370 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 800933e:	68f8      	ldr	r0, [r7, #12]
 8009340:	f000 f81c 	bl	800937c <USBH_HandleControl>
 8009344:	4603      	mov	r3, r0
 8009346:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 8009348:	7dfb      	ldrb	r3, [r7, #23]
 800934a:	2b00      	cmp	r3, #0
 800934c:	d002      	beq.n	8009354 <USBH_CtlReq+0x54>
 800934e:	7dfb      	ldrb	r3, [r7, #23]
 8009350:	2b03      	cmp	r3, #3
 8009352:	d106      	bne.n	8009362 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 8009354:	68fb      	ldr	r3, [r7, #12]
 8009356:	2201      	movs	r2, #1
 8009358:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800935a:	68fb      	ldr	r3, [r7, #12]
 800935c:	2200      	movs	r2, #0
 800935e:	761a      	strb	r2, [r3, #24]
      break;
 8009360:	e005      	b.n	800936e <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 8009362:	7dfb      	ldrb	r3, [r7, #23]
 8009364:	2b02      	cmp	r3, #2
 8009366:	d102      	bne.n	800936e <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 8009368:	68fb      	ldr	r3, [r7, #12]
 800936a:	2201      	movs	r2, #1
 800936c:	709a      	strb	r2, [r3, #2]
      break;
 800936e:	bf00      	nop
  }
  return status;
 8009370:	7dfb      	ldrb	r3, [r7, #23]
}
 8009372:	4618      	mov	r0, r3
 8009374:	3718      	adds	r7, #24
 8009376:	46bd      	mov	sp, r7
 8009378:	bd80      	pop	{r7, pc}
	...

0800937c <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800937c:	b580      	push	{r7, lr}
 800937e:	b086      	sub	sp, #24
 8009380:	af02      	add	r7, sp, #8
 8009382:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 8009384:	2301      	movs	r3, #1
 8009386:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8009388:	2300      	movs	r3, #0
 800938a:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	7e1b      	ldrb	r3, [r3, #24]
 8009390:	3b01      	subs	r3, #1
 8009392:	2b0a      	cmp	r3, #10
 8009394:	f200 8157 	bhi.w	8009646 <USBH_HandleControl+0x2ca>
 8009398:	a201      	add	r2, pc, #4	@ (adr r2, 80093a0 <USBH_HandleControl+0x24>)
 800939a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800939e:	bf00      	nop
 80093a0:	080093cd 	.word	0x080093cd
 80093a4:	080093e7 	.word	0x080093e7
 80093a8:	08009451 	.word	0x08009451
 80093ac:	08009477 	.word	0x08009477
 80093b0:	080094b1 	.word	0x080094b1
 80093b4:	080094db 	.word	0x080094db
 80093b8:	0800952d 	.word	0x0800952d
 80093bc:	0800954f 	.word	0x0800954f
 80093c0:	0800958b 	.word	0x0800958b
 80093c4:	080095b1 	.word	0x080095b1
 80093c8:	080095ef 	.word	0x080095ef
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	f103 0110 	add.w	r1, r3, #16
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	795b      	ldrb	r3, [r3, #5]
 80093d6:	461a      	mov	r2, r3
 80093d8:	6878      	ldr	r0, [r7, #4]
 80093da:	f000 f945 	bl	8009668 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	2202      	movs	r2, #2
 80093e2:	761a      	strb	r2, [r3, #24]
      break;
 80093e4:	e13a      	b.n	800965c <USBH_HandleControl+0x2e0>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	795b      	ldrb	r3, [r3, #5]
 80093ea:	4619      	mov	r1, r3
 80093ec:	6878      	ldr	r0, [r7, #4]
 80093ee:	f000 fcb5 	bl	8009d5c <USBH_LL_GetURBState>
 80093f2:	4603      	mov	r3, r0
 80093f4:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 80093f6:	7bbb      	ldrb	r3, [r7, #14]
 80093f8:	2b01      	cmp	r3, #1
 80093fa:	d11e      	bne.n	800943a <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	7c1b      	ldrb	r3, [r3, #16]
 8009400:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8009404:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	8adb      	ldrh	r3, [r3, #22]
 800940a:	2b00      	cmp	r3, #0
 800940c:	d00a      	beq.n	8009424 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800940e:	7b7b      	ldrb	r3, [r7, #13]
 8009410:	2b80      	cmp	r3, #128	@ 0x80
 8009412:	d103      	bne.n	800941c <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	2203      	movs	r2, #3
 8009418:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800941a:	e116      	b.n	800964a <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_DATA_OUT;
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	2205      	movs	r2, #5
 8009420:	761a      	strb	r2, [r3, #24]
      break;
 8009422:	e112      	b.n	800964a <USBH_HandleControl+0x2ce>
          if (direction == USB_D2H)
 8009424:	7b7b      	ldrb	r3, [r7, #13]
 8009426:	2b80      	cmp	r3, #128	@ 0x80
 8009428:	d103      	bne.n	8009432 <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	2209      	movs	r2, #9
 800942e:	761a      	strb	r2, [r3, #24]
      break;
 8009430:	e10b      	b.n	800964a <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_STATUS_IN;
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	2207      	movs	r2, #7
 8009436:	761a      	strb	r2, [r3, #24]
      break;
 8009438:	e107      	b.n	800964a <USBH_HandleControl+0x2ce>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800943a:	7bbb      	ldrb	r3, [r7, #14]
 800943c:	2b04      	cmp	r3, #4
 800943e:	d003      	beq.n	8009448 <USBH_HandleControl+0xcc>
 8009440:	7bbb      	ldrb	r3, [r7, #14]
 8009442:	2b02      	cmp	r3, #2
 8009444:	f040 8101 	bne.w	800964a <USBH_HandleControl+0x2ce>
          phost->Control.state = CTRL_ERROR;
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	220b      	movs	r2, #11
 800944c:	761a      	strb	r2, [r3, #24]
      break;
 800944e:	e0fc      	b.n	800964a <USBH_HandleControl+0x2ce>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8009456:	b29a      	uxth	r2, r3
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	81da      	strh	r2, [r3, #14]

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	6899      	ldr	r1, [r3, #8]
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	899a      	ldrh	r2, [r3, #12]
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	791b      	ldrb	r3, [r3, #4]
 8009468:	6878      	ldr	r0, [r7, #4]
 800946a:	f000 f93c 	bl	80096e6 <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	2204      	movs	r2, #4
 8009472:	761a      	strb	r2, [r3, #24]
      break;
 8009474:	e0f2      	b.n	800965c <USBH_HandleControl+0x2e0>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	791b      	ldrb	r3, [r3, #4]
 800947a:	4619      	mov	r1, r3
 800947c:	6878      	ldr	r0, [r7, #4]
 800947e:	f000 fc6d 	bl	8009d5c <USBH_LL_GetURBState>
 8009482:	4603      	mov	r3, r0
 8009484:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 8009486:	7bbb      	ldrb	r3, [r7, #14]
 8009488:	2b01      	cmp	r3, #1
 800948a:	d103      	bne.n	8009494 <USBH_HandleControl+0x118>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	2209      	movs	r2, #9
 8009490:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8009492:	e0dc      	b.n	800964e <USBH_HandleControl+0x2d2>
      else if (URB_Status == USBH_URB_STALL)
 8009494:	7bbb      	ldrb	r3, [r7, #14]
 8009496:	2b05      	cmp	r3, #5
 8009498:	d102      	bne.n	80094a0 <USBH_HandleControl+0x124>
        status = USBH_NOT_SUPPORTED;
 800949a:	2303      	movs	r3, #3
 800949c:	73fb      	strb	r3, [r7, #15]
      break;
 800949e:	e0d6      	b.n	800964e <USBH_HandleControl+0x2d2>
        if (URB_Status == USBH_URB_ERROR)
 80094a0:	7bbb      	ldrb	r3, [r7, #14]
 80094a2:	2b04      	cmp	r3, #4
 80094a4:	f040 80d3 	bne.w	800964e <USBH_HandleControl+0x2d2>
          phost->Control.state = CTRL_ERROR;
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	220b      	movs	r2, #11
 80094ac:	761a      	strb	r2, [r3, #24]
      break;
 80094ae:	e0ce      	b.n	800964e <USBH_HandleControl+0x2d2>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	6899      	ldr	r1, [r3, #8]
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	899a      	ldrh	r2, [r3, #12]
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	795b      	ldrb	r3, [r3, #5]
 80094bc:	2001      	movs	r0, #1
 80094be:	9000      	str	r0, [sp, #0]
 80094c0:	6878      	ldr	r0, [r7, #4]
 80094c2:	f000 f8eb 	bl	800969c <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 80094cc:	b29a      	uxth	r2, r3
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	2206      	movs	r2, #6
 80094d6:	761a      	strb	r2, [r3, #24]
      break;
 80094d8:	e0c0      	b.n	800965c <USBH_HandleControl+0x2e0>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	795b      	ldrb	r3, [r3, #5]
 80094de:	4619      	mov	r1, r3
 80094e0:	6878      	ldr	r0, [r7, #4]
 80094e2:	f000 fc3b 	bl	8009d5c <USBH_LL_GetURBState>
 80094e6:	4603      	mov	r3, r0
 80094e8:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 80094ea:	7bbb      	ldrb	r3, [r7, #14]
 80094ec:	2b01      	cmp	r3, #1
 80094ee:	d103      	bne.n	80094f8 <USBH_HandleControl+0x17c>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	2207      	movs	r2, #7
 80094f4:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 80094f6:	e0ac      	b.n	8009652 <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_STALL)
 80094f8:	7bbb      	ldrb	r3, [r7, #14]
 80094fa:	2b05      	cmp	r3, #5
 80094fc:	d105      	bne.n	800950a <USBH_HandleControl+0x18e>
        phost->Control.state = CTRL_STALLED;
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	220c      	movs	r2, #12
 8009502:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 8009504:	2303      	movs	r3, #3
 8009506:	73fb      	strb	r3, [r7, #15]
      break;
 8009508:	e0a3      	b.n	8009652 <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_NOTREADY)
 800950a:	7bbb      	ldrb	r3, [r7, #14]
 800950c:	2b02      	cmp	r3, #2
 800950e:	d103      	bne.n	8009518 <USBH_HandleControl+0x19c>
        phost->Control.state = CTRL_DATA_OUT;
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	2205      	movs	r2, #5
 8009514:	761a      	strb	r2, [r3, #24]
      break;
 8009516:	e09c      	b.n	8009652 <USBH_HandleControl+0x2d6>
        if (URB_Status == USBH_URB_ERROR)
 8009518:	7bbb      	ldrb	r3, [r7, #14]
 800951a:	2b04      	cmp	r3, #4
 800951c:	f040 8099 	bne.w	8009652 <USBH_HandleControl+0x2d6>
          phost->Control.state = CTRL_ERROR;
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	220b      	movs	r2, #11
 8009524:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 8009526:	2302      	movs	r3, #2
 8009528:	73fb      	strb	r3, [r7, #15]
      break;
 800952a:	e092      	b.n	8009652 <USBH_HandleControl+0x2d6>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	791b      	ldrb	r3, [r3, #4]
 8009530:	2200      	movs	r2, #0
 8009532:	2100      	movs	r1, #0
 8009534:	6878      	ldr	r0, [r7, #4]
 8009536:	f000 f8d6 	bl	80096e6 <USBH_CtlReceiveData>

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif  /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->Control.timer = (uint16_t)phost->Timer;
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8009540:	b29a      	uxth	r2, r3
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	2208      	movs	r2, #8
 800954a:	761a      	strb	r2, [r3, #24]

      break;
 800954c:	e086      	b.n	800965c <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	791b      	ldrb	r3, [r3, #4]
 8009552:	4619      	mov	r1, r3
 8009554:	6878      	ldr	r0, [r7, #4]
 8009556:	f000 fc01 	bl	8009d5c <USBH_LL_GetURBState>
 800955a:	4603      	mov	r3, r0
 800955c:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800955e:	7bbb      	ldrb	r3, [r7, #14]
 8009560:	2b01      	cmp	r3, #1
 8009562:	d105      	bne.n	8009570 <USBH_HandleControl+0x1f4>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	220d      	movs	r2, #13
 8009568:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800956a:	2300      	movs	r3, #0
 800956c:	73fb      	strb	r3, [r7, #15]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800956e:	e072      	b.n	8009656 <USBH_HandleControl+0x2da>
      else if (URB_Status == USBH_URB_ERROR)
 8009570:	7bbb      	ldrb	r3, [r7, #14]
 8009572:	2b04      	cmp	r3, #4
 8009574:	d103      	bne.n	800957e <USBH_HandleControl+0x202>
        phost->Control.state = CTRL_ERROR;
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	220b      	movs	r2, #11
 800957a:	761a      	strb	r2, [r3, #24]
      break;
 800957c:	e06b      	b.n	8009656 <USBH_HandleControl+0x2da>
        if (URB_Status == USBH_URB_STALL)
 800957e:	7bbb      	ldrb	r3, [r7, #14]
 8009580:	2b05      	cmp	r3, #5
 8009582:	d168      	bne.n	8009656 <USBH_HandleControl+0x2da>
          status = USBH_NOT_SUPPORTED;
 8009584:	2303      	movs	r3, #3
 8009586:	73fb      	strb	r3, [r7, #15]
      break;
 8009588:	e065      	b.n	8009656 <USBH_HandleControl+0x2da>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	795b      	ldrb	r3, [r3, #5]
 800958e:	2201      	movs	r2, #1
 8009590:	9200      	str	r2, [sp, #0]
 8009592:	2200      	movs	r2, #0
 8009594:	2100      	movs	r1, #0
 8009596:	6878      	ldr	r0, [r7, #4]
 8009598:	f000 f880 	bl	800969c <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 80095a2:	b29a      	uxth	r2, r3
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	220a      	movs	r2, #10
 80095ac:	761a      	strb	r2, [r3, #24]
      break;
 80095ae:	e055      	b.n	800965c <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	795b      	ldrb	r3, [r3, #5]
 80095b4:	4619      	mov	r1, r3
 80095b6:	6878      	ldr	r0, [r7, #4]
 80095b8:	f000 fbd0 	bl	8009d5c <USBH_LL_GetURBState>
 80095bc:	4603      	mov	r3, r0
 80095be:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 80095c0:	7bbb      	ldrb	r3, [r7, #14]
 80095c2:	2b01      	cmp	r3, #1
 80095c4:	d105      	bne.n	80095d2 <USBH_HandleControl+0x256>
      {
        status = USBH_OK;
 80095c6:	2300      	movs	r3, #0
 80095c8:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	220d      	movs	r2, #13
 80095ce:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 80095d0:	e043      	b.n	800965a <USBH_HandleControl+0x2de>
      else if (URB_Status == USBH_URB_NOTREADY)
 80095d2:	7bbb      	ldrb	r3, [r7, #14]
 80095d4:	2b02      	cmp	r3, #2
 80095d6:	d103      	bne.n	80095e0 <USBH_HandleControl+0x264>
        phost->Control.state = CTRL_STATUS_OUT;
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	2209      	movs	r2, #9
 80095dc:	761a      	strb	r2, [r3, #24]
      break;
 80095de:	e03c      	b.n	800965a <USBH_HandleControl+0x2de>
        if (URB_Status == USBH_URB_ERROR)
 80095e0:	7bbb      	ldrb	r3, [r7, #14]
 80095e2:	2b04      	cmp	r3, #4
 80095e4:	d139      	bne.n	800965a <USBH_HandleControl+0x2de>
          phost->Control.state = CTRL_ERROR;
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	220b      	movs	r2, #11
 80095ea:	761a      	strb	r2, [r3, #24]
      break;
 80095ec:	e035      	b.n	800965a <USBH_HandleControl+0x2de>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	7e5b      	ldrb	r3, [r3, #25]
 80095f2:	3301      	adds	r3, #1
 80095f4:	b2da      	uxtb	r2, r3
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	765a      	strb	r2, [r3, #25]
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	7e5b      	ldrb	r3, [r3, #25]
 80095fe:	2b02      	cmp	r3, #2
 8009600:	d806      	bhi.n	8009610 <USBH_HandleControl+0x294>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	2201      	movs	r2, #1
 8009606:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	2201      	movs	r2, #1
 800960c:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800960e:	e025      	b.n	800965c <USBH_HandleControl+0x2e0>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8009616:	2106      	movs	r1, #6
 8009618:	6878      	ldr	r0, [r7, #4]
 800961a:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	2200      	movs	r2, #0
 8009620:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	795b      	ldrb	r3, [r3, #5]
 8009626:	4619      	mov	r1, r3
 8009628:	6878      	ldr	r0, [r7, #4]
 800962a:	f000 f90d 	bl	8009848 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	791b      	ldrb	r3, [r3, #4]
 8009632:	4619      	mov	r1, r3
 8009634:	6878      	ldr	r0, [r7, #4]
 8009636:	f000 f907 	bl	8009848 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	2200      	movs	r2, #0
 800963e:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 8009640:	2302      	movs	r3, #2
 8009642:	73fb      	strb	r3, [r7, #15]
      break;
 8009644:	e00a      	b.n	800965c <USBH_HandleControl+0x2e0>

    default:
      break;
 8009646:	bf00      	nop
 8009648:	e008      	b.n	800965c <USBH_HandleControl+0x2e0>
      break;
 800964a:	bf00      	nop
 800964c:	e006      	b.n	800965c <USBH_HandleControl+0x2e0>
      break;
 800964e:	bf00      	nop
 8009650:	e004      	b.n	800965c <USBH_HandleControl+0x2e0>
      break;
 8009652:	bf00      	nop
 8009654:	e002      	b.n	800965c <USBH_HandleControl+0x2e0>
      break;
 8009656:	bf00      	nop
 8009658:	e000      	b.n	800965c <USBH_HandleControl+0x2e0>
      break;
 800965a:	bf00      	nop
  }

  return status;
 800965c:	7bfb      	ldrb	r3, [r7, #15]
}
 800965e:	4618      	mov	r0, r3
 8009660:	3710      	adds	r7, #16
 8009662:	46bd      	mov	sp, r7
 8009664:	bd80      	pop	{r7, pc}
 8009666:	bf00      	nop

08009668 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 8009668:	b580      	push	{r7, lr}
 800966a:	b088      	sub	sp, #32
 800966c:	af04      	add	r7, sp, #16
 800966e:	60f8      	str	r0, [r7, #12]
 8009670:	60b9      	str	r1, [r7, #8]
 8009672:	4613      	mov	r3, r2
 8009674:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009676:	79f9      	ldrb	r1, [r7, #7]
 8009678:	2300      	movs	r3, #0
 800967a:	9303      	str	r3, [sp, #12]
 800967c:	2308      	movs	r3, #8
 800967e:	9302      	str	r3, [sp, #8]
 8009680:	68bb      	ldr	r3, [r7, #8]
 8009682:	9301      	str	r3, [sp, #4]
 8009684:	2300      	movs	r3, #0
 8009686:	9300      	str	r3, [sp, #0]
 8009688:	2300      	movs	r3, #0
 800968a:	2200      	movs	r2, #0
 800968c:	68f8      	ldr	r0, [r7, #12]
 800968e:	f000 fb34 	bl	8009cfa <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 8009692:	2300      	movs	r3, #0
}
 8009694:	4618      	mov	r0, r3
 8009696:	3710      	adds	r7, #16
 8009698:	46bd      	mov	sp, r7
 800969a:	bd80      	pop	{r7, pc}

0800969c <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800969c:	b580      	push	{r7, lr}
 800969e:	b088      	sub	sp, #32
 80096a0:	af04      	add	r7, sp, #16
 80096a2:	60f8      	str	r0, [r7, #12]
 80096a4:	60b9      	str	r1, [r7, #8]
 80096a6:	4611      	mov	r1, r2
 80096a8:	461a      	mov	r2, r3
 80096aa:	460b      	mov	r3, r1
 80096ac:	80fb      	strh	r3, [r7, #6]
 80096ae:	4613      	mov	r3, r2
 80096b0:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 80096b2:	68fb      	ldr	r3, [r7, #12]
 80096b4:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80096b8:	2b00      	cmp	r3, #0
 80096ba:	d001      	beq.n	80096c0 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 80096bc:	2300      	movs	r3, #0
 80096be:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 80096c0:	7979      	ldrb	r1, [r7, #5]
 80096c2:	7e3b      	ldrb	r3, [r7, #24]
 80096c4:	9303      	str	r3, [sp, #12]
 80096c6:	88fb      	ldrh	r3, [r7, #6]
 80096c8:	9302      	str	r3, [sp, #8]
 80096ca:	68bb      	ldr	r3, [r7, #8]
 80096cc:	9301      	str	r3, [sp, #4]
 80096ce:	2301      	movs	r3, #1
 80096d0:	9300      	str	r3, [sp, #0]
 80096d2:	2300      	movs	r3, #0
 80096d4:	2200      	movs	r2, #0
 80096d6:	68f8      	ldr	r0, [r7, #12]
 80096d8:	f000 fb0f 	bl	8009cfa <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 80096dc:	2300      	movs	r3, #0
}
 80096de:	4618      	mov	r0, r3
 80096e0:	3710      	adds	r7, #16
 80096e2:	46bd      	mov	sp, r7
 80096e4:	bd80      	pop	{r7, pc}

080096e6 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 80096e6:	b580      	push	{r7, lr}
 80096e8:	b088      	sub	sp, #32
 80096ea:	af04      	add	r7, sp, #16
 80096ec:	60f8      	str	r0, [r7, #12]
 80096ee:	60b9      	str	r1, [r7, #8]
 80096f0:	4611      	mov	r1, r2
 80096f2:	461a      	mov	r2, r3
 80096f4:	460b      	mov	r3, r1
 80096f6:	80fb      	strh	r3, [r7, #6]
 80096f8:	4613      	mov	r3, r2
 80096fa:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 80096fc:	7979      	ldrb	r1, [r7, #5]
 80096fe:	2300      	movs	r3, #0
 8009700:	9303      	str	r3, [sp, #12]
 8009702:	88fb      	ldrh	r3, [r7, #6]
 8009704:	9302      	str	r3, [sp, #8]
 8009706:	68bb      	ldr	r3, [r7, #8]
 8009708:	9301      	str	r3, [sp, #4]
 800970a:	2301      	movs	r3, #1
 800970c:	9300      	str	r3, [sp, #0]
 800970e:	2300      	movs	r3, #0
 8009710:	2201      	movs	r2, #1
 8009712:	68f8      	ldr	r0, [r7, #12]
 8009714:	f000 faf1 	bl	8009cfa <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8009718:	2300      	movs	r3, #0

}
 800971a:	4618      	mov	r0, r3
 800971c:	3710      	adds	r7, #16
 800971e:	46bd      	mov	sp, r7
 8009720:	bd80      	pop	{r7, pc}

08009722 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 8009722:	b580      	push	{r7, lr}
 8009724:	b088      	sub	sp, #32
 8009726:	af04      	add	r7, sp, #16
 8009728:	60f8      	str	r0, [r7, #12]
 800972a:	60b9      	str	r1, [r7, #8]
 800972c:	4611      	mov	r1, r2
 800972e:	461a      	mov	r2, r3
 8009730:	460b      	mov	r3, r1
 8009732:	80fb      	strh	r3, [r7, #6]
 8009734:	4613      	mov	r3, r2
 8009736:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8009738:	68fb      	ldr	r3, [r7, #12]
 800973a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800973e:	2b00      	cmp	r3, #0
 8009740:	d001      	beq.n	8009746 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 8009742:	2300      	movs	r3, #0
 8009744:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009746:	7979      	ldrb	r1, [r7, #5]
 8009748:	7e3b      	ldrb	r3, [r7, #24]
 800974a:	9303      	str	r3, [sp, #12]
 800974c:	88fb      	ldrh	r3, [r7, #6]
 800974e:	9302      	str	r3, [sp, #8]
 8009750:	68bb      	ldr	r3, [r7, #8]
 8009752:	9301      	str	r3, [sp, #4]
 8009754:	2301      	movs	r3, #1
 8009756:	9300      	str	r3, [sp, #0]
 8009758:	2302      	movs	r3, #2
 800975a:	2200      	movs	r2, #0
 800975c:	68f8      	ldr	r0, [r7, #12]
 800975e:	f000 facc 	bl	8009cfa <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 8009762:	2300      	movs	r3, #0
}
 8009764:	4618      	mov	r0, r3
 8009766:	3710      	adds	r7, #16
 8009768:	46bd      	mov	sp, r7
 800976a:	bd80      	pop	{r7, pc}

0800976c <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 800976c:	b580      	push	{r7, lr}
 800976e:	b088      	sub	sp, #32
 8009770:	af04      	add	r7, sp, #16
 8009772:	60f8      	str	r0, [r7, #12]
 8009774:	60b9      	str	r1, [r7, #8]
 8009776:	4611      	mov	r1, r2
 8009778:	461a      	mov	r2, r3
 800977a:	460b      	mov	r3, r1
 800977c:	80fb      	strh	r3, [r7, #6]
 800977e:	4613      	mov	r3, r2
 8009780:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009782:	7979      	ldrb	r1, [r7, #5]
 8009784:	2300      	movs	r3, #0
 8009786:	9303      	str	r3, [sp, #12]
 8009788:	88fb      	ldrh	r3, [r7, #6]
 800978a:	9302      	str	r3, [sp, #8]
 800978c:	68bb      	ldr	r3, [r7, #8]
 800978e:	9301      	str	r3, [sp, #4]
 8009790:	2301      	movs	r3, #1
 8009792:	9300      	str	r3, [sp, #0]
 8009794:	2302      	movs	r3, #2
 8009796:	2201      	movs	r2, #1
 8009798:	68f8      	ldr	r0, [r7, #12]
 800979a:	f000 faae 	bl	8009cfa <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800979e:	2300      	movs	r3, #0
}
 80097a0:	4618      	mov	r0, r3
 80097a2:	3710      	adds	r7, #16
 80097a4:	46bd      	mov	sp, r7
 80097a6:	bd80      	pop	{r7, pc}

080097a8 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 80097a8:	b580      	push	{r7, lr}
 80097aa:	b086      	sub	sp, #24
 80097ac:	af04      	add	r7, sp, #16
 80097ae:	6078      	str	r0, [r7, #4]
 80097b0:	4608      	mov	r0, r1
 80097b2:	4611      	mov	r1, r2
 80097b4:	461a      	mov	r2, r3
 80097b6:	4603      	mov	r3, r0
 80097b8:	70fb      	strb	r3, [r7, #3]
 80097ba:	460b      	mov	r3, r1
 80097bc:	70bb      	strb	r3, [r7, #2]
 80097be:	4613      	mov	r3, r2
 80097c0:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 80097c2:	7878      	ldrb	r0, [r7, #1]
 80097c4:	78ba      	ldrb	r2, [r7, #2]
 80097c6:	78f9      	ldrb	r1, [r7, #3]
 80097c8:	8b3b      	ldrh	r3, [r7, #24]
 80097ca:	9302      	str	r3, [sp, #8]
 80097cc:	7d3b      	ldrb	r3, [r7, #20]
 80097ce:	9301      	str	r3, [sp, #4]
 80097d0:	7c3b      	ldrb	r3, [r7, #16]
 80097d2:	9300      	str	r3, [sp, #0]
 80097d4:	4603      	mov	r3, r0
 80097d6:	6878      	ldr	r0, [r7, #4]
 80097d8:	f000 fa53 	bl	8009c82 <USBH_LL_OpenPipe>

  return USBH_OK;
 80097dc:	2300      	movs	r3, #0
}
 80097de:	4618      	mov	r0, r3
 80097e0:	3708      	adds	r7, #8
 80097e2:	46bd      	mov	sp, r7
 80097e4:	bd80      	pop	{r7, pc}

080097e6 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 80097e6:	b580      	push	{r7, lr}
 80097e8:	b082      	sub	sp, #8
 80097ea:	af00      	add	r7, sp, #0
 80097ec:	6078      	str	r0, [r7, #4]
 80097ee:	460b      	mov	r3, r1
 80097f0:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 80097f2:	78fb      	ldrb	r3, [r7, #3]
 80097f4:	4619      	mov	r1, r3
 80097f6:	6878      	ldr	r0, [r7, #4]
 80097f8:	f000 fa72 	bl	8009ce0 <USBH_LL_ClosePipe>

  return USBH_OK;
 80097fc:	2300      	movs	r3, #0
}
 80097fe:	4618      	mov	r0, r3
 8009800:	3708      	adds	r7, #8
 8009802:	46bd      	mov	sp, r7
 8009804:	bd80      	pop	{r7, pc}

08009806 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 8009806:	b580      	push	{r7, lr}
 8009808:	b084      	sub	sp, #16
 800980a:	af00      	add	r7, sp, #0
 800980c:	6078      	str	r0, [r7, #4]
 800980e:	460b      	mov	r3, r1
 8009810:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 8009812:	6878      	ldr	r0, [r7, #4]
 8009814:	f000 f836 	bl	8009884 <USBH_GetFreePipe>
 8009818:	4603      	mov	r3, r0
 800981a:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800981c:	89fb      	ldrh	r3, [r7, #14]
 800981e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009822:	4293      	cmp	r3, r2
 8009824:	d00a      	beq.n	800983c <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 8009826:	78fa      	ldrb	r2, [r7, #3]
 8009828:	89fb      	ldrh	r3, [r7, #14]
 800982a:	f003 030f 	and.w	r3, r3, #15
 800982e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009832:	6879      	ldr	r1, [r7, #4]
 8009834:	33e0      	adds	r3, #224	@ 0xe0
 8009836:	009b      	lsls	r3, r3, #2
 8009838:	440b      	add	r3, r1
 800983a:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800983c:	89fb      	ldrh	r3, [r7, #14]
 800983e:	b2db      	uxtb	r3, r3
}
 8009840:	4618      	mov	r0, r3
 8009842:	3710      	adds	r7, #16
 8009844:	46bd      	mov	sp, r7
 8009846:	bd80      	pop	{r7, pc}

08009848 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 8009848:	b480      	push	{r7}
 800984a:	b083      	sub	sp, #12
 800984c:	af00      	add	r7, sp, #0
 800984e:	6078      	str	r0, [r7, #4]
 8009850:	460b      	mov	r3, r1
 8009852:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 8009854:	78fb      	ldrb	r3, [r7, #3]
 8009856:	2b0f      	cmp	r3, #15
 8009858:	d80d      	bhi.n	8009876 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800985a:	78fb      	ldrb	r3, [r7, #3]
 800985c:	687a      	ldr	r2, [r7, #4]
 800985e:	33e0      	adds	r3, #224	@ 0xe0
 8009860:	009b      	lsls	r3, r3, #2
 8009862:	4413      	add	r3, r2
 8009864:	685a      	ldr	r2, [r3, #4]
 8009866:	78fb      	ldrb	r3, [r7, #3]
 8009868:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800986c:	6879      	ldr	r1, [r7, #4]
 800986e:	33e0      	adds	r3, #224	@ 0xe0
 8009870:	009b      	lsls	r3, r3, #2
 8009872:	440b      	add	r3, r1
 8009874:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 8009876:	2300      	movs	r3, #0
}
 8009878:	4618      	mov	r0, r3
 800987a:	370c      	adds	r7, #12
 800987c:	46bd      	mov	sp, r7
 800987e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009882:	4770      	bx	lr

08009884 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 8009884:	b480      	push	{r7}
 8009886:	b085      	sub	sp, #20
 8009888:	af00      	add	r7, sp, #0
 800988a:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800988c:	2300      	movs	r3, #0
 800988e:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 8009890:	2300      	movs	r3, #0
 8009892:	73fb      	strb	r3, [r7, #15]
 8009894:	e00f      	b.n	80098b6 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 8009896:	7bfb      	ldrb	r3, [r7, #15]
 8009898:	687a      	ldr	r2, [r7, #4]
 800989a:	33e0      	adds	r3, #224	@ 0xe0
 800989c:	009b      	lsls	r3, r3, #2
 800989e:	4413      	add	r3, r2
 80098a0:	685b      	ldr	r3, [r3, #4]
 80098a2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80098a6:	2b00      	cmp	r3, #0
 80098a8:	d102      	bne.n	80098b0 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 80098aa:	7bfb      	ldrb	r3, [r7, #15]
 80098ac:	b29b      	uxth	r3, r3
 80098ae:	e007      	b.n	80098c0 <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 80098b0:	7bfb      	ldrb	r3, [r7, #15]
 80098b2:	3301      	adds	r3, #1
 80098b4:	73fb      	strb	r3, [r7, #15]
 80098b6:	7bfb      	ldrb	r3, [r7, #15]
 80098b8:	2b0f      	cmp	r3, #15
 80098ba:	d9ec      	bls.n	8009896 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 80098bc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 80098c0:	4618      	mov	r0, r3
 80098c2:	3714      	adds	r7, #20
 80098c4:	46bd      	mov	sp, r7
 80098c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098ca:	4770      	bx	lr

080098cc <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 80098cc:	b580      	push	{r7, lr}
 80098ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 80098d0:	2201      	movs	r2, #1
 80098d2:	490e      	ldr	r1, [pc, #56]	@ (800990c <MX_USB_HOST_Init+0x40>)
 80098d4:	480e      	ldr	r0, [pc, #56]	@ (8009910 <MX_USB_HOST_Init+0x44>)
 80098d6:	f7fe fb0f 	bl	8007ef8 <USBH_Init>
 80098da:	4603      	mov	r3, r0
 80098dc:	2b00      	cmp	r3, #0
 80098de:	d001      	beq.n	80098e4 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 80098e0:	f7f7 fd2c 	bl	800133c <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 80098e4:	490b      	ldr	r1, [pc, #44]	@ (8009914 <MX_USB_HOST_Init+0x48>)
 80098e6:	480a      	ldr	r0, [pc, #40]	@ (8009910 <MX_USB_HOST_Init+0x44>)
 80098e8:	f7fe fbb1 	bl	800804e <USBH_RegisterClass>
 80098ec:	4603      	mov	r3, r0
 80098ee:	2b00      	cmp	r3, #0
 80098f0:	d001      	beq.n	80098f6 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 80098f2:	f7f7 fd23 	bl	800133c <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 80098f6:	4806      	ldr	r0, [pc, #24]	@ (8009910 <MX_USB_HOST_Init+0x44>)
 80098f8:	f7fe fc35 	bl	8008166 <USBH_Start>
 80098fc:	4603      	mov	r3, r0
 80098fe:	2b00      	cmp	r3, #0
 8009900:	d001      	beq.n	8009906 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 8009902:	f7f7 fd1b 	bl	800133c <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 8009906:	bf00      	nop
 8009908:	bd80      	pop	{r7, pc}
 800990a:	bf00      	nop
 800990c:	0800992d 	.word	0x0800992d
 8009910:	20000760 	.word	0x20000760
 8009914:	200005ec 	.word	0x200005ec

08009918 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 8009918:	b580      	push	{r7, lr}
 800991a:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 800991c:	4802      	ldr	r0, [pc, #8]	@ (8009928 <MX_USB_HOST_Process+0x10>)
 800991e:	f7fe fc33 	bl	8008188 <USBH_Process>
}
 8009922:	bf00      	nop
 8009924:	bd80      	pop	{r7, pc}
 8009926:	bf00      	nop
 8009928:	20000760 	.word	0x20000760

0800992c <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800992c:	b480      	push	{r7}
 800992e:	b083      	sub	sp, #12
 8009930:	af00      	add	r7, sp, #0
 8009932:	6078      	str	r0, [r7, #4]
 8009934:	460b      	mov	r3, r1
 8009936:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 8009938:	78fb      	ldrb	r3, [r7, #3]
 800993a:	3b01      	subs	r3, #1
 800993c:	2b04      	cmp	r3, #4
 800993e:	d819      	bhi.n	8009974 <USBH_UserProcess+0x48>
 8009940:	a201      	add	r2, pc, #4	@ (adr r2, 8009948 <USBH_UserProcess+0x1c>)
 8009942:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009946:	bf00      	nop
 8009948:	08009975 	.word	0x08009975
 800994c:	08009965 	.word	0x08009965
 8009950:	08009975 	.word	0x08009975
 8009954:	0800996d 	.word	0x0800996d
 8009958:	0800995d 	.word	0x0800995d
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800995c:	4b09      	ldr	r3, [pc, #36]	@ (8009984 <USBH_UserProcess+0x58>)
 800995e:	2203      	movs	r2, #3
 8009960:	701a      	strb	r2, [r3, #0]
  break;
 8009962:	e008      	b.n	8009976 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 8009964:	4b07      	ldr	r3, [pc, #28]	@ (8009984 <USBH_UserProcess+0x58>)
 8009966:	2202      	movs	r2, #2
 8009968:	701a      	strb	r2, [r3, #0]
  break;
 800996a:	e004      	b.n	8009976 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800996c:	4b05      	ldr	r3, [pc, #20]	@ (8009984 <USBH_UserProcess+0x58>)
 800996e:	2201      	movs	r2, #1
 8009970:	701a      	strb	r2, [r3, #0]
  break;
 8009972:	e000      	b.n	8009976 <USBH_UserProcess+0x4a>

  default:
  break;
 8009974:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 8009976:	bf00      	nop
 8009978:	370c      	adds	r7, #12
 800997a:	46bd      	mov	sp, r7
 800997c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009980:	4770      	bx	lr
 8009982:	bf00      	nop
 8009984:	20000b38 	.word	0x20000b38

08009988 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 8009988:	b580      	push	{r7, lr}
 800998a:	b08a      	sub	sp, #40	@ 0x28
 800998c:	af00      	add	r7, sp, #0
 800998e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009990:	f107 0314 	add.w	r3, r7, #20
 8009994:	2200      	movs	r2, #0
 8009996:	601a      	str	r2, [r3, #0]
 8009998:	605a      	str	r2, [r3, #4]
 800999a:	609a      	str	r2, [r3, #8]
 800999c:	60da      	str	r2, [r3, #12]
 800999e:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	681b      	ldr	r3, [r3, #0]
 80099a4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80099a8:	d147      	bne.n	8009a3a <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80099aa:	2300      	movs	r3, #0
 80099ac:	613b      	str	r3, [r7, #16]
 80099ae:	4b25      	ldr	r3, [pc, #148]	@ (8009a44 <HAL_HCD_MspInit+0xbc>)
 80099b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80099b2:	4a24      	ldr	r2, [pc, #144]	@ (8009a44 <HAL_HCD_MspInit+0xbc>)
 80099b4:	f043 0301 	orr.w	r3, r3, #1
 80099b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80099ba:	4b22      	ldr	r3, [pc, #136]	@ (8009a44 <HAL_HCD_MspInit+0xbc>)
 80099bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80099be:	f003 0301 	and.w	r3, r3, #1
 80099c2:	613b      	str	r3, [r7, #16]
 80099c4:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 80099c6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80099ca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80099cc:	2300      	movs	r3, #0
 80099ce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80099d0:	2300      	movs	r3, #0
 80099d2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 80099d4:	f107 0314 	add.w	r3, r7, #20
 80099d8:	4619      	mov	r1, r3
 80099da:	481b      	ldr	r0, [pc, #108]	@ (8009a48 <HAL_HCD_MspInit+0xc0>)
 80099dc:	f7f8 fb8e 	bl	80020fc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 80099e0:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 80099e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80099e6:	2302      	movs	r3, #2
 80099e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80099ea:	2300      	movs	r3, #0
 80099ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80099ee:	2300      	movs	r3, #0
 80099f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80099f2:	230a      	movs	r3, #10
 80099f4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80099f6:	f107 0314 	add.w	r3, r7, #20
 80099fa:	4619      	mov	r1, r3
 80099fc:	4812      	ldr	r0, [pc, #72]	@ (8009a48 <HAL_HCD_MspInit+0xc0>)
 80099fe:	f7f8 fb7d 	bl	80020fc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8009a02:	4b10      	ldr	r3, [pc, #64]	@ (8009a44 <HAL_HCD_MspInit+0xbc>)
 8009a04:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009a06:	4a0f      	ldr	r2, [pc, #60]	@ (8009a44 <HAL_HCD_MspInit+0xbc>)
 8009a08:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009a0c:	6353      	str	r3, [r2, #52]	@ 0x34
 8009a0e:	2300      	movs	r3, #0
 8009a10:	60fb      	str	r3, [r7, #12]
 8009a12:	4b0c      	ldr	r3, [pc, #48]	@ (8009a44 <HAL_HCD_MspInit+0xbc>)
 8009a14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009a16:	4a0b      	ldr	r2, [pc, #44]	@ (8009a44 <HAL_HCD_MspInit+0xbc>)
 8009a18:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8009a1c:	6453      	str	r3, [r2, #68]	@ 0x44
 8009a1e:	4b09      	ldr	r3, [pc, #36]	@ (8009a44 <HAL_HCD_MspInit+0xbc>)
 8009a20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009a22:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009a26:	60fb      	str	r3, [r7, #12]
 8009a28:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8009a2a:	2200      	movs	r2, #0
 8009a2c:	2100      	movs	r1, #0
 8009a2e:	2043      	movs	r0, #67	@ 0x43
 8009a30:	f7f8 fb2d 	bl	800208e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8009a34:	2043      	movs	r0, #67	@ 0x43
 8009a36:	f7f8 fb46 	bl	80020c6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8009a3a:	bf00      	nop
 8009a3c:	3728      	adds	r7, #40	@ 0x28
 8009a3e:	46bd      	mov	sp, r7
 8009a40:	bd80      	pop	{r7, pc}
 8009a42:	bf00      	nop
 8009a44:	40023800 	.word	0x40023800
 8009a48:	40020000 	.word	0x40020000

08009a4c <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8009a4c:	b580      	push	{r7, lr}
 8009a4e:	b082      	sub	sp, #8
 8009a50:	af00      	add	r7, sp, #0
 8009a52:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8009a5a:	4618      	mov	r0, r3
 8009a5c:	f7fe ff6d 	bl	800893a <USBH_LL_IncTimer>
}
 8009a60:	bf00      	nop
 8009a62:	3708      	adds	r7, #8
 8009a64:	46bd      	mov	sp, r7
 8009a66:	bd80      	pop	{r7, pc}

08009a68 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8009a68:	b580      	push	{r7, lr}
 8009a6a:	b082      	sub	sp, #8
 8009a6c:	af00      	add	r7, sp, #0
 8009a6e:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8009a76:	4618      	mov	r0, r3
 8009a78:	f7fe ffa9 	bl	80089ce <USBH_LL_Connect>
}
 8009a7c:	bf00      	nop
 8009a7e:	3708      	adds	r7, #8
 8009a80:	46bd      	mov	sp, r7
 8009a82:	bd80      	pop	{r7, pc}

08009a84 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 8009a84:	b580      	push	{r7, lr}
 8009a86:	b082      	sub	sp, #8
 8009a88:	af00      	add	r7, sp, #0
 8009a8a:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8009a92:	4618      	mov	r0, r3
 8009a94:	f7fe ffb2 	bl	80089fc <USBH_LL_Disconnect>
}
 8009a98:	bf00      	nop
 8009a9a:	3708      	adds	r7, #8
 8009a9c:	46bd      	mov	sp, r7
 8009a9e:	bd80      	pop	{r7, pc}

08009aa0 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8009aa0:	b480      	push	{r7}
 8009aa2:	b083      	sub	sp, #12
 8009aa4:	af00      	add	r7, sp, #0
 8009aa6:	6078      	str	r0, [r7, #4]
 8009aa8:	460b      	mov	r3, r1
 8009aaa:	70fb      	strb	r3, [r7, #3]
 8009aac:	4613      	mov	r3, r2
 8009aae:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 8009ab0:	bf00      	nop
 8009ab2:	370c      	adds	r7, #12
 8009ab4:	46bd      	mov	sp, r7
 8009ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aba:	4770      	bx	lr

08009abc <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8009abc:	b580      	push	{r7, lr}
 8009abe:	b082      	sub	sp, #8
 8009ac0:	af00      	add	r7, sp, #0
 8009ac2:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8009aca:	4618      	mov	r0, r3
 8009acc:	f7fe ff5f 	bl	800898e <USBH_LL_PortEnabled>
}
 8009ad0:	bf00      	nop
 8009ad2:	3708      	adds	r7, #8
 8009ad4:	46bd      	mov	sp, r7
 8009ad6:	bd80      	pop	{r7, pc}

08009ad8 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8009ad8:	b580      	push	{r7, lr}
 8009ada:	b082      	sub	sp, #8
 8009adc:	af00      	add	r7, sp, #0
 8009ade:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8009ae6:	4618      	mov	r0, r3
 8009ae8:	f7fe ff5f 	bl	80089aa <USBH_LL_PortDisabled>
}
 8009aec:	bf00      	nop
 8009aee:	3708      	adds	r7, #8
 8009af0:	46bd      	mov	sp, r7
 8009af2:	bd80      	pop	{r7, pc}

08009af4 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 8009af4:	b580      	push	{r7, lr}
 8009af6:	b082      	sub	sp, #8
 8009af8:	af00      	add	r7, sp, #0
 8009afa:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 8009b02:	2b01      	cmp	r3, #1
 8009b04:	d12a      	bne.n	8009b5c <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 8009b06:	4a18      	ldr	r2, [pc, #96]	@ (8009b68 <USBH_LL_Init+0x74>)
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_FS;
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	4a15      	ldr	r2, [pc, #84]	@ (8009b68 <USBH_LL_Init+0x74>)
 8009b12:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8009b16:	4b14      	ldr	r3, [pc, #80]	@ (8009b68 <USBH_LL_Init+0x74>)
 8009b18:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8009b1c:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 8009b1e:	4b12      	ldr	r3, [pc, #72]	@ (8009b68 <USBH_LL_Init+0x74>)
 8009b20:	2208      	movs	r2, #8
 8009b22:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 8009b24:	4b10      	ldr	r3, [pc, #64]	@ (8009b68 <USBH_LL_Init+0x74>)
 8009b26:	2201      	movs	r2, #1
 8009b28:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8009b2a:	4b0f      	ldr	r3, [pc, #60]	@ (8009b68 <USBH_LL_Init+0x74>)
 8009b2c:	2200      	movs	r2, #0
 8009b2e:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 8009b30:	4b0d      	ldr	r3, [pc, #52]	@ (8009b68 <USBH_LL_Init+0x74>)
 8009b32:	2202      	movs	r2, #2
 8009b34:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8009b36:	4b0c      	ldr	r3, [pc, #48]	@ (8009b68 <USBH_LL_Init+0x74>)
 8009b38:	2200      	movs	r2, #0
 8009b3a:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 8009b3c:	480a      	ldr	r0, [pc, #40]	@ (8009b68 <USBH_LL_Init+0x74>)
 8009b3e:	f7f8 fcaa 	bl	8002496 <HAL_HCD_Init>
 8009b42:	4603      	mov	r3, r0
 8009b44:	2b00      	cmp	r3, #0
 8009b46:	d001      	beq.n	8009b4c <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 8009b48:	f7f7 fbf8 	bl	800133c <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 8009b4c:	4806      	ldr	r0, [pc, #24]	@ (8009b68 <USBH_LL_Init+0x74>)
 8009b4e:	f7f9 f8e7 	bl	8002d20 <HAL_HCD_GetCurrentFrame>
 8009b52:	4603      	mov	r3, r0
 8009b54:	4619      	mov	r1, r3
 8009b56:	6878      	ldr	r0, [r7, #4]
 8009b58:	f7fe fee0 	bl	800891c <USBH_LL_SetTimer>
  }
  return USBH_OK;
 8009b5c:	2300      	movs	r3, #0
}
 8009b5e:	4618      	mov	r0, r3
 8009b60:	3708      	adds	r7, #8
 8009b62:	46bd      	mov	sp, r7
 8009b64:	bd80      	pop	{r7, pc}
 8009b66:	bf00      	nop
 8009b68:	20000b3c 	.word	0x20000b3c

08009b6c <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 8009b6c:	b580      	push	{r7, lr}
 8009b6e:	b084      	sub	sp, #16
 8009b70:	af00      	add	r7, sp, #0
 8009b72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009b74:	2300      	movs	r3, #0
 8009b76:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8009b78:	2300      	movs	r3, #0
 8009b7a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8009b82:	4618      	mov	r0, r3
 8009b84:	f7f9 f854 	bl	8002c30 <HAL_HCD_Start>
 8009b88:	4603      	mov	r3, r0
 8009b8a:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8009b8c:	7bfb      	ldrb	r3, [r7, #15]
 8009b8e:	4618      	mov	r0, r3
 8009b90:	f000 f94c 	bl	8009e2c <USBH_Get_USB_Status>
 8009b94:	4603      	mov	r3, r0
 8009b96:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009b98:	7bbb      	ldrb	r3, [r7, #14]
}
 8009b9a:	4618      	mov	r0, r3
 8009b9c:	3710      	adds	r7, #16
 8009b9e:	46bd      	mov	sp, r7
 8009ba0:	bd80      	pop	{r7, pc}

08009ba2 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 8009ba2:	b580      	push	{r7, lr}
 8009ba4:	b084      	sub	sp, #16
 8009ba6:	af00      	add	r7, sp, #0
 8009ba8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009baa:	2300      	movs	r3, #0
 8009bac:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8009bae:	2300      	movs	r3, #0
 8009bb0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8009bb8:	4618      	mov	r0, r3
 8009bba:	f7f9 f85c 	bl	8002c76 <HAL_HCD_Stop>
 8009bbe:	4603      	mov	r3, r0
 8009bc0:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8009bc2:	7bfb      	ldrb	r3, [r7, #15]
 8009bc4:	4618      	mov	r0, r3
 8009bc6:	f000 f931 	bl	8009e2c <USBH_Get_USB_Status>
 8009bca:	4603      	mov	r3, r0
 8009bcc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009bce:	7bbb      	ldrb	r3, [r7, #14]
}
 8009bd0:	4618      	mov	r0, r3
 8009bd2:	3710      	adds	r7, #16
 8009bd4:	46bd      	mov	sp, r7
 8009bd6:	bd80      	pop	{r7, pc}

08009bd8 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 8009bd8:	b580      	push	{r7, lr}
 8009bda:	b084      	sub	sp, #16
 8009bdc:	af00      	add	r7, sp, #0
 8009bde:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 8009be0:	2301      	movs	r3, #1
 8009be2:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8009bea:	4618      	mov	r0, r3
 8009bec:	f7f9 f8a6 	bl	8002d3c <HAL_HCD_GetCurrentSpeed>
 8009bf0:	4603      	mov	r3, r0
 8009bf2:	2b02      	cmp	r3, #2
 8009bf4:	d00c      	beq.n	8009c10 <USBH_LL_GetSpeed+0x38>
 8009bf6:	2b02      	cmp	r3, #2
 8009bf8:	d80d      	bhi.n	8009c16 <USBH_LL_GetSpeed+0x3e>
 8009bfa:	2b00      	cmp	r3, #0
 8009bfc:	d002      	beq.n	8009c04 <USBH_LL_GetSpeed+0x2c>
 8009bfe:	2b01      	cmp	r3, #1
 8009c00:	d003      	beq.n	8009c0a <USBH_LL_GetSpeed+0x32>
 8009c02:	e008      	b.n	8009c16 <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 8009c04:	2300      	movs	r3, #0
 8009c06:	73fb      	strb	r3, [r7, #15]
    break;
 8009c08:	e008      	b.n	8009c1c <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 8009c0a:	2301      	movs	r3, #1
 8009c0c:	73fb      	strb	r3, [r7, #15]
    break;
 8009c0e:	e005      	b.n	8009c1c <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 8009c10:	2302      	movs	r3, #2
 8009c12:	73fb      	strb	r3, [r7, #15]
    break;
 8009c14:	e002      	b.n	8009c1c <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 8009c16:	2301      	movs	r3, #1
 8009c18:	73fb      	strb	r3, [r7, #15]
    break;
 8009c1a:	bf00      	nop
  }
  return  speed;
 8009c1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c1e:	4618      	mov	r0, r3
 8009c20:	3710      	adds	r7, #16
 8009c22:	46bd      	mov	sp, r7
 8009c24:	bd80      	pop	{r7, pc}

08009c26 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 8009c26:	b580      	push	{r7, lr}
 8009c28:	b084      	sub	sp, #16
 8009c2a:	af00      	add	r7, sp, #0
 8009c2c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009c2e:	2300      	movs	r3, #0
 8009c30:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8009c32:	2300      	movs	r3, #0
 8009c34:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8009c3c:	4618      	mov	r0, r3
 8009c3e:	f7f9 f837 	bl	8002cb0 <HAL_HCD_ResetPort>
 8009c42:	4603      	mov	r3, r0
 8009c44:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8009c46:	7bfb      	ldrb	r3, [r7, #15]
 8009c48:	4618      	mov	r0, r3
 8009c4a:	f000 f8ef 	bl	8009e2c <USBH_Get_USB_Status>
 8009c4e:	4603      	mov	r3, r0
 8009c50:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009c52:	7bbb      	ldrb	r3, [r7, #14]
}
 8009c54:	4618      	mov	r0, r3
 8009c56:	3710      	adds	r7, #16
 8009c58:	46bd      	mov	sp, r7
 8009c5a:	bd80      	pop	{r7, pc}

08009c5c <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8009c5c:	b580      	push	{r7, lr}
 8009c5e:	b082      	sub	sp, #8
 8009c60:	af00      	add	r7, sp, #0
 8009c62:	6078      	str	r0, [r7, #4]
 8009c64:	460b      	mov	r3, r1
 8009c66:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8009c6e:	78fa      	ldrb	r2, [r7, #3]
 8009c70:	4611      	mov	r1, r2
 8009c72:	4618      	mov	r0, r3
 8009c74:	f7f9 f83f 	bl	8002cf6 <HAL_HCD_HC_GetXferCount>
 8009c78:	4603      	mov	r3, r0
}
 8009c7a:	4618      	mov	r0, r3
 8009c7c:	3708      	adds	r7, #8
 8009c7e:	46bd      	mov	sp, r7
 8009c80:	bd80      	pop	{r7, pc}

08009c82 <USBH_LL_OpenPipe>:
                                    uint8_t epnum,
                                    uint8_t dev_address,
                                    uint8_t speed,
                                    uint8_t ep_type,
                                    uint16_t mps)
{
 8009c82:	b590      	push	{r4, r7, lr}
 8009c84:	b089      	sub	sp, #36	@ 0x24
 8009c86:	af04      	add	r7, sp, #16
 8009c88:	6078      	str	r0, [r7, #4]
 8009c8a:	4608      	mov	r0, r1
 8009c8c:	4611      	mov	r1, r2
 8009c8e:	461a      	mov	r2, r3
 8009c90:	4603      	mov	r3, r0
 8009c92:	70fb      	strb	r3, [r7, #3]
 8009c94:	460b      	mov	r3, r1
 8009c96:	70bb      	strb	r3, [r7, #2]
 8009c98:	4613      	mov	r3, r2
 8009c9a:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009c9c:	2300      	movs	r3, #0
 8009c9e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8009ca0:	2300      	movs	r3, #0
 8009ca2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe, epnum,
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 8009caa:	787c      	ldrb	r4, [r7, #1]
 8009cac:	78ba      	ldrb	r2, [r7, #2]
 8009cae:	78f9      	ldrb	r1, [r7, #3]
 8009cb0:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8009cb2:	9302      	str	r3, [sp, #8]
 8009cb4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8009cb8:	9301      	str	r3, [sp, #4]
 8009cba:	f897 3020 	ldrb.w	r3, [r7, #32]
 8009cbe:	9300      	str	r3, [sp, #0]
 8009cc0:	4623      	mov	r3, r4
 8009cc2:	f7f8 fc4f 	bl	8002564 <HAL_HCD_HC_Init>
 8009cc6:	4603      	mov	r3, r0
 8009cc8:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 8009cca:	7bfb      	ldrb	r3, [r7, #15]
 8009ccc:	4618      	mov	r0, r3
 8009cce:	f000 f8ad 	bl	8009e2c <USBH_Get_USB_Status>
 8009cd2:	4603      	mov	r3, r0
 8009cd4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009cd6:	7bbb      	ldrb	r3, [r7, #14]
}
 8009cd8:	4618      	mov	r0, r3
 8009cda:	3714      	adds	r7, #20
 8009cdc:	46bd      	mov	sp, r7
 8009cde:	bd90      	pop	{r4, r7, pc}

08009ce0 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8009ce0:	b480      	push	{r7}
 8009ce2:	b083      	sub	sp, #12
 8009ce4:	af00      	add	r7, sp, #0
 8009ce6:	6078      	str	r0, [r7, #4]
 8009ce8:	460b      	mov	r3, r1
 8009cea:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
  UNUSED(pipe);

  return USBH_OK;
 8009cec:	2300      	movs	r3, #0
}
 8009cee:	4618      	mov	r0, r3
 8009cf0:	370c      	adds	r7, #12
 8009cf2:	46bd      	mov	sp, r7
 8009cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cf8:	4770      	bx	lr

08009cfa <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 8009cfa:	b590      	push	{r4, r7, lr}
 8009cfc:	b089      	sub	sp, #36	@ 0x24
 8009cfe:	af04      	add	r7, sp, #16
 8009d00:	6078      	str	r0, [r7, #4]
 8009d02:	4608      	mov	r0, r1
 8009d04:	4611      	mov	r1, r2
 8009d06:	461a      	mov	r2, r3
 8009d08:	4603      	mov	r3, r0
 8009d0a:	70fb      	strb	r3, [r7, #3]
 8009d0c:	460b      	mov	r3, r1
 8009d0e:	70bb      	strb	r3, [r7, #2]
 8009d10:	4613      	mov	r3, r2
 8009d12:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009d14:	2300      	movs	r3, #0
 8009d16:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8009d18:	2300      	movs	r3, #0
 8009d1a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 8009d22:	787c      	ldrb	r4, [r7, #1]
 8009d24:	78ba      	ldrb	r2, [r7, #2]
 8009d26:	78f9      	ldrb	r1, [r7, #3]
 8009d28:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8009d2c:	9303      	str	r3, [sp, #12]
 8009d2e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8009d30:	9302      	str	r3, [sp, #8]
 8009d32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d34:	9301      	str	r3, [sp, #4]
 8009d36:	f897 3020 	ldrb.w	r3, [r7, #32]
 8009d3a:	9300      	str	r3, [sp, #0]
 8009d3c:	4623      	mov	r3, r4
 8009d3e:	f7f8 fcc9 	bl	80026d4 <HAL_HCD_HC_SubmitRequest>
 8009d42:	4603      	mov	r3, r0
 8009d44:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 8009d46:	7bfb      	ldrb	r3, [r7, #15]
 8009d48:	4618      	mov	r0, r3
 8009d4a:	f000 f86f 	bl	8009e2c <USBH_Get_USB_Status>
 8009d4e:	4603      	mov	r3, r0
 8009d50:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009d52:	7bbb      	ldrb	r3, [r7, #14]
}
 8009d54:	4618      	mov	r0, r3
 8009d56:	3714      	adds	r7, #20
 8009d58:	46bd      	mov	sp, r7
 8009d5a:	bd90      	pop	{r4, r7, pc}

08009d5c <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8009d5c:	b580      	push	{r7, lr}
 8009d5e:	b082      	sub	sp, #8
 8009d60:	af00      	add	r7, sp, #0
 8009d62:	6078      	str	r0, [r7, #4]
 8009d64:	460b      	mov	r3, r1
 8009d66:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8009d6e:	78fa      	ldrb	r2, [r7, #3]
 8009d70:	4611      	mov	r1, r2
 8009d72:	4618      	mov	r0, r3
 8009d74:	f7f8 ffaa 	bl	8002ccc <HAL_HCD_HC_GetURBState>
 8009d78:	4603      	mov	r3, r0
}
 8009d7a:	4618      	mov	r0, r3
 8009d7c:	3708      	adds	r7, #8
 8009d7e:	46bd      	mov	sp, r7
 8009d80:	bd80      	pop	{r7, pc}

08009d82 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 8009d82:	b580      	push	{r7, lr}
 8009d84:	b082      	sub	sp, #8
 8009d86:	af00      	add	r7, sp, #0
 8009d88:	6078      	str	r0, [r7, #4]
 8009d8a:	460b      	mov	r3, r1
 8009d8c:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 8009d94:	2b01      	cmp	r3, #1
 8009d96:	d103      	bne.n	8009da0 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 8009d98:	78fb      	ldrb	r3, [r7, #3]
 8009d9a:	4618      	mov	r0, r3
 8009d9c:	f000 f872 	bl	8009e84 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 8009da0:	20c8      	movs	r0, #200	@ 0xc8
 8009da2:	f7f7 ff79 	bl	8001c98 <HAL_Delay>
  return USBH_OK;
 8009da6:	2300      	movs	r3, #0
}
 8009da8:	4618      	mov	r0, r3
 8009daa:	3708      	adds	r7, #8
 8009dac:	46bd      	mov	sp, r7
 8009dae:	bd80      	pop	{r7, pc}

08009db0 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 8009db0:	b480      	push	{r7}
 8009db2:	b085      	sub	sp, #20
 8009db4:	af00      	add	r7, sp, #0
 8009db6:	6078      	str	r0, [r7, #4]
 8009db8:	460b      	mov	r3, r1
 8009dba:	70fb      	strb	r3, [r7, #3]
 8009dbc:	4613      	mov	r3, r2
 8009dbe:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8009dc6:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 8009dc8:	78fa      	ldrb	r2, [r7, #3]
 8009dca:	68f9      	ldr	r1, [r7, #12]
 8009dcc:	4613      	mov	r3, r2
 8009dce:	011b      	lsls	r3, r3, #4
 8009dd0:	1a9b      	subs	r3, r3, r2
 8009dd2:	009b      	lsls	r3, r3, #2
 8009dd4:	440b      	add	r3, r1
 8009dd6:	3317      	adds	r3, #23
 8009dd8:	781b      	ldrb	r3, [r3, #0]
 8009dda:	2b00      	cmp	r3, #0
 8009ddc:	d00a      	beq.n	8009df4 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 8009dde:	78fa      	ldrb	r2, [r7, #3]
 8009de0:	68f9      	ldr	r1, [r7, #12]
 8009de2:	4613      	mov	r3, r2
 8009de4:	011b      	lsls	r3, r3, #4
 8009de6:	1a9b      	subs	r3, r3, r2
 8009de8:	009b      	lsls	r3, r3, #2
 8009dea:	440b      	add	r3, r1
 8009dec:	333c      	adds	r3, #60	@ 0x3c
 8009dee:	78ba      	ldrb	r2, [r7, #2]
 8009df0:	701a      	strb	r2, [r3, #0]
 8009df2:	e009      	b.n	8009e08 <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 8009df4:	78fa      	ldrb	r2, [r7, #3]
 8009df6:	68f9      	ldr	r1, [r7, #12]
 8009df8:	4613      	mov	r3, r2
 8009dfa:	011b      	lsls	r3, r3, #4
 8009dfc:	1a9b      	subs	r3, r3, r2
 8009dfe:	009b      	lsls	r3, r3, #2
 8009e00:	440b      	add	r3, r1
 8009e02:	333d      	adds	r3, #61	@ 0x3d
 8009e04:	78ba      	ldrb	r2, [r7, #2]
 8009e06:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 8009e08:	2300      	movs	r3, #0
}
 8009e0a:	4618      	mov	r0, r3
 8009e0c:	3714      	adds	r7, #20
 8009e0e:	46bd      	mov	sp, r7
 8009e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e14:	4770      	bx	lr

08009e16 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 8009e16:	b580      	push	{r7, lr}
 8009e18:	b082      	sub	sp, #8
 8009e1a:	af00      	add	r7, sp, #0
 8009e1c:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8009e1e:	6878      	ldr	r0, [r7, #4]
 8009e20:	f7f7 ff3a 	bl	8001c98 <HAL_Delay>
}
 8009e24:	bf00      	nop
 8009e26:	3708      	adds	r7, #8
 8009e28:	46bd      	mov	sp, r7
 8009e2a:	bd80      	pop	{r7, pc}

08009e2c <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8009e2c:	b480      	push	{r7}
 8009e2e:	b085      	sub	sp, #20
 8009e30:	af00      	add	r7, sp, #0
 8009e32:	4603      	mov	r3, r0
 8009e34:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8009e36:	2300      	movs	r3, #0
 8009e38:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8009e3a:	79fb      	ldrb	r3, [r7, #7]
 8009e3c:	2b03      	cmp	r3, #3
 8009e3e:	d817      	bhi.n	8009e70 <USBH_Get_USB_Status+0x44>
 8009e40:	a201      	add	r2, pc, #4	@ (adr r2, 8009e48 <USBH_Get_USB_Status+0x1c>)
 8009e42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e46:	bf00      	nop
 8009e48:	08009e59 	.word	0x08009e59
 8009e4c:	08009e5f 	.word	0x08009e5f
 8009e50:	08009e65 	.word	0x08009e65
 8009e54:	08009e6b 	.word	0x08009e6b
  {
    case HAL_OK :
      usb_status = USBH_OK;
 8009e58:	2300      	movs	r3, #0
 8009e5a:	73fb      	strb	r3, [r7, #15]
    break;
 8009e5c:	e00b      	b.n	8009e76 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8009e5e:	2302      	movs	r3, #2
 8009e60:	73fb      	strb	r3, [r7, #15]
    break;
 8009e62:	e008      	b.n	8009e76 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8009e64:	2301      	movs	r3, #1
 8009e66:	73fb      	strb	r3, [r7, #15]
    break;
 8009e68:	e005      	b.n	8009e76 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 8009e6a:	2302      	movs	r3, #2
 8009e6c:	73fb      	strb	r3, [r7, #15]
    break;
 8009e6e:	e002      	b.n	8009e76 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 8009e70:	2302      	movs	r3, #2
 8009e72:	73fb      	strb	r3, [r7, #15]
    break;
 8009e74:	bf00      	nop
  }
  return usb_status;
 8009e76:	7bfb      	ldrb	r3, [r7, #15]
}
 8009e78:	4618      	mov	r0, r3
 8009e7a:	3714      	adds	r7, #20
 8009e7c:	46bd      	mov	sp, r7
 8009e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e82:	4770      	bx	lr

08009e84 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 8009e84:	b580      	push	{r7, lr}
 8009e86:	b084      	sub	sp, #16
 8009e88:	af00      	add	r7, sp, #0
 8009e8a:	4603      	mov	r3, r0
 8009e8c:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 8009e8e:	79fb      	ldrb	r3, [r7, #7]
 8009e90:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 8009e92:	79fb      	ldrb	r3, [r7, #7]
 8009e94:	2b00      	cmp	r3, #0
 8009e96:	d102      	bne.n	8009e9e <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 8009e98:	2300      	movs	r3, #0
 8009e9a:	73fb      	strb	r3, [r7, #15]
 8009e9c:	e001      	b.n	8009ea2 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 8009e9e:	2301      	movs	r3, #1
 8009ea0:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 8009ea2:	7bfb      	ldrb	r3, [r7, #15]
 8009ea4:	461a      	mov	r2, r3
 8009ea6:	2101      	movs	r1, #1
 8009ea8:	4803      	ldr	r0, [pc, #12]	@ (8009eb8 <MX_DriverVbusFS+0x34>)
 8009eaa:	f7f8 fadb 	bl	8002464 <HAL_GPIO_WritePin>
}
 8009eae:	bf00      	nop
 8009eb0:	3710      	adds	r7, #16
 8009eb2:	46bd      	mov	sp, r7
 8009eb4:	bd80      	pop	{r7, pc}
 8009eb6:	bf00      	nop
 8009eb8:	40020800 	.word	0x40020800

08009ebc <malloc>:
 8009ebc:	4b02      	ldr	r3, [pc, #8]	@ (8009ec8 <malloc+0xc>)
 8009ebe:	4601      	mov	r1, r0
 8009ec0:	6818      	ldr	r0, [r3, #0]
 8009ec2:	f000 b82d 	b.w	8009f20 <_malloc_r>
 8009ec6:	bf00      	nop
 8009ec8:	2000060c 	.word	0x2000060c

08009ecc <free>:
 8009ecc:	4b02      	ldr	r3, [pc, #8]	@ (8009ed8 <free+0xc>)
 8009ece:	4601      	mov	r1, r0
 8009ed0:	6818      	ldr	r0, [r3, #0]
 8009ed2:	f000 b8f5 	b.w	800a0c0 <_free_r>
 8009ed6:	bf00      	nop
 8009ed8:	2000060c 	.word	0x2000060c

08009edc <sbrk_aligned>:
 8009edc:	b570      	push	{r4, r5, r6, lr}
 8009ede:	4e0f      	ldr	r6, [pc, #60]	@ (8009f1c <sbrk_aligned+0x40>)
 8009ee0:	460c      	mov	r4, r1
 8009ee2:	6831      	ldr	r1, [r6, #0]
 8009ee4:	4605      	mov	r5, r0
 8009ee6:	b911      	cbnz	r1, 8009eee <sbrk_aligned+0x12>
 8009ee8:	f000 f8ae 	bl	800a048 <_sbrk_r>
 8009eec:	6030      	str	r0, [r6, #0]
 8009eee:	4621      	mov	r1, r4
 8009ef0:	4628      	mov	r0, r5
 8009ef2:	f000 f8a9 	bl	800a048 <_sbrk_r>
 8009ef6:	1c43      	adds	r3, r0, #1
 8009ef8:	d103      	bne.n	8009f02 <sbrk_aligned+0x26>
 8009efa:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8009efe:	4620      	mov	r0, r4
 8009f00:	bd70      	pop	{r4, r5, r6, pc}
 8009f02:	1cc4      	adds	r4, r0, #3
 8009f04:	f024 0403 	bic.w	r4, r4, #3
 8009f08:	42a0      	cmp	r0, r4
 8009f0a:	d0f8      	beq.n	8009efe <sbrk_aligned+0x22>
 8009f0c:	1a21      	subs	r1, r4, r0
 8009f0e:	4628      	mov	r0, r5
 8009f10:	f000 f89a 	bl	800a048 <_sbrk_r>
 8009f14:	3001      	adds	r0, #1
 8009f16:	d1f2      	bne.n	8009efe <sbrk_aligned+0x22>
 8009f18:	e7ef      	b.n	8009efa <sbrk_aligned+0x1e>
 8009f1a:	bf00      	nop
 8009f1c:	20000f1c 	.word	0x20000f1c

08009f20 <_malloc_r>:
 8009f20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009f24:	1ccd      	adds	r5, r1, #3
 8009f26:	f025 0503 	bic.w	r5, r5, #3
 8009f2a:	3508      	adds	r5, #8
 8009f2c:	2d0c      	cmp	r5, #12
 8009f2e:	bf38      	it	cc
 8009f30:	250c      	movcc	r5, #12
 8009f32:	2d00      	cmp	r5, #0
 8009f34:	4606      	mov	r6, r0
 8009f36:	db01      	blt.n	8009f3c <_malloc_r+0x1c>
 8009f38:	42a9      	cmp	r1, r5
 8009f3a:	d904      	bls.n	8009f46 <_malloc_r+0x26>
 8009f3c:	230c      	movs	r3, #12
 8009f3e:	6033      	str	r3, [r6, #0]
 8009f40:	2000      	movs	r0, #0
 8009f42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009f46:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a01c <_malloc_r+0xfc>
 8009f4a:	f000 f869 	bl	800a020 <__malloc_lock>
 8009f4e:	f8d8 3000 	ldr.w	r3, [r8]
 8009f52:	461c      	mov	r4, r3
 8009f54:	bb44      	cbnz	r4, 8009fa8 <_malloc_r+0x88>
 8009f56:	4629      	mov	r1, r5
 8009f58:	4630      	mov	r0, r6
 8009f5a:	f7ff ffbf 	bl	8009edc <sbrk_aligned>
 8009f5e:	1c43      	adds	r3, r0, #1
 8009f60:	4604      	mov	r4, r0
 8009f62:	d158      	bne.n	800a016 <_malloc_r+0xf6>
 8009f64:	f8d8 4000 	ldr.w	r4, [r8]
 8009f68:	4627      	mov	r7, r4
 8009f6a:	2f00      	cmp	r7, #0
 8009f6c:	d143      	bne.n	8009ff6 <_malloc_r+0xd6>
 8009f6e:	2c00      	cmp	r4, #0
 8009f70:	d04b      	beq.n	800a00a <_malloc_r+0xea>
 8009f72:	6823      	ldr	r3, [r4, #0]
 8009f74:	4639      	mov	r1, r7
 8009f76:	4630      	mov	r0, r6
 8009f78:	eb04 0903 	add.w	r9, r4, r3
 8009f7c:	f000 f864 	bl	800a048 <_sbrk_r>
 8009f80:	4581      	cmp	r9, r0
 8009f82:	d142      	bne.n	800a00a <_malloc_r+0xea>
 8009f84:	6821      	ldr	r1, [r4, #0]
 8009f86:	1a6d      	subs	r5, r5, r1
 8009f88:	4629      	mov	r1, r5
 8009f8a:	4630      	mov	r0, r6
 8009f8c:	f7ff ffa6 	bl	8009edc <sbrk_aligned>
 8009f90:	3001      	adds	r0, #1
 8009f92:	d03a      	beq.n	800a00a <_malloc_r+0xea>
 8009f94:	6823      	ldr	r3, [r4, #0]
 8009f96:	442b      	add	r3, r5
 8009f98:	6023      	str	r3, [r4, #0]
 8009f9a:	f8d8 3000 	ldr.w	r3, [r8]
 8009f9e:	685a      	ldr	r2, [r3, #4]
 8009fa0:	bb62      	cbnz	r2, 8009ffc <_malloc_r+0xdc>
 8009fa2:	f8c8 7000 	str.w	r7, [r8]
 8009fa6:	e00f      	b.n	8009fc8 <_malloc_r+0xa8>
 8009fa8:	6822      	ldr	r2, [r4, #0]
 8009faa:	1b52      	subs	r2, r2, r5
 8009fac:	d420      	bmi.n	8009ff0 <_malloc_r+0xd0>
 8009fae:	2a0b      	cmp	r2, #11
 8009fb0:	d917      	bls.n	8009fe2 <_malloc_r+0xc2>
 8009fb2:	1961      	adds	r1, r4, r5
 8009fb4:	42a3      	cmp	r3, r4
 8009fb6:	6025      	str	r5, [r4, #0]
 8009fb8:	bf18      	it	ne
 8009fba:	6059      	strne	r1, [r3, #4]
 8009fbc:	6863      	ldr	r3, [r4, #4]
 8009fbe:	bf08      	it	eq
 8009fc0:	f8c8 1000 	streq.w	r1, [r8]
 8009fc4:	5162      	str	r2, [r4, r5]
 8009fc6:	604b      	str	r3, [r1, #4]
 8009fc8:	4630      	mov	r0, r6
 8009fca:	f000 f82f 	bl	800a02c <__malloc_unlock>
 8009fce:	f104 000b 	add.w	r0, r4, #11
 8009fd2:	1d23      	adds	r3, r4, #4
 8009fd4:	f020 0007 	bic.w	r0, r0, #7
 8009fd8:	1ac2      	subs	r2, r0, r3
 8009fda:	bf1c      	itt	ne
 8009fdc:	1a1b      	subne	r3, r3, r0
 8009fde:	50a3      	strne	r3, [r4, r2]
 8009fe0:	e7af      	b.n	8009f42 <_malloc_r+0x22>
 8009fe2:	6862      	ldr	r2, [r4, #4]
 8009fe4:	42a3      	cmp	r3, r4
 8009fe6:	bf0c      	ite	eq
 8009fe8:	f8c8 2000 	streq.w	r2, [r8]
 8009fec:	605a      	strne	r2, [r3, #4]
 8009fee:	e7eb      	b.n	8009fc8 <_malloc_r+0xa8>
 8009ff0:	4623      	mov	r3, r4
 8009ff2:	6864      	ldr	r4, [r4, #4]
 8009ff4:	e7ae      	b.n	8009f54 <_malloc_r+0x34>
 8009ff6:	463c      	mov	r4, r7
 8009ff8:	687f      	ldr	r7, [r7, #4]
 8009ffa:	e7b6      	b.n	8009f6a <_malloc_r+0x4a>
 8009ffc:	461a      	mov	r2, r3
 8009ffe:	685b      	ldr	r3, [r3, #4]
 800a000:	42a3      	cmp	r3, r4
 800a002:	d1fb      	bne.n	8009ffc <_malloc_r+0xdc>
 800a004:	2300      	movs	r3, #0
 800a006:	6053      	str	r3, [r2, #4]
 800a008:	e7de      	b.n	8009fc8 <_malloc_r+0xa8>
 800a00a:	230c      	movs	r3, #12
 800a00c:	6033      	str	r3, [r6, #0]
 800a00e:	4630      	mov	r0, r6
 800a010:	f000 f80c 	bl	800a02c <__malloc_unlock>
 800a014:	e794      	b.n	8009f40 <_malloc_r+0x20>
 800a016:	6005      	str	r5, [r0, #0]
 800a018:	e7d6      	b.n	8009fc8 <_malloc_r+0xa8>
 800a01a:	bf00      	nop
 800a01c:	20000f20 	.word	0x20000f20

0800a020 <__malloc_lock>:
 800a020:	4801      	ldr	r0, [pc, #4]	@ (800a028 <__malloc_lock+0x8>)
 800a022:	f000 b84b 	b.w	800a0bc <__retarget_lock_acquire_recursive>
 800a026:	bf00      	nop
 800a028:	2000105c 	.word	0x2000105c

0800a02c <__malloc_unlock>:
 800a02c:	4801      	ldr	r0, [pc, #4]	@ (800a034 <__malloc_unlock+0x8>)
 800a02e:	f000 b846 	b.w	800a0be <__retarget_lock_release_recursive>
 800a032:	bf00      	nop
 800a034:	2000105c 	.word	0x2000105c

0800a038 <memset>:
 800a038:	4402      	add	r2, r0
 800a03a:	4603      	mov	r3, r0
 800a03c:	4293      	cmp	r3, r2
 800a03e:	d100      	bne.n	800a042 <memset+0xa>
 800a040:	4770      	bx	lr
 800a042:	f803 1b01 	strb.w	r1, [r3], #1
 800a046:	e7f9      	b.n	800a03c <memset+0x4>

0800a048 <_sbrk_r>:
 800a048:	b538      	push	{r3, r4, r5, lr}
 800a04a:	4d06      	ldr	r5, [pc, #24]	@ (800a064 <_sbrk_r+0x1c>)
 800a04c:	2300      	movs	r3, #0
 800a04e:	4604      	mov	r4, r0
 800a050:	4608      	mov	r0, r1
 800a052:	602b      	str	r3, [r5, #0]
 800a054:	f7f7 fa9c 	bl	8001590 <_sbrk>
 800a058:	1c43      	adds	r3, r0, #1
 800a05a:	d102      	bne.n	800a062 <_sbrk_r+0x1a>
 800a05c:	682b      	ldr	r3, [r5, #0]
 800a05e:	b103      	cbz	r3, 800a062 <_sbrk_r+0x1a>
 800a060:	6023      	str	r3, [r4, #0]
 800a062:	bd38      	pop	{r3, r4, r5, pc}
 800a064:	20001060 	.word	0x20001060

0800a068 <__errno>:
 800a068:	4b01      	ldr	r3, [pc, #4]	@ (800a070 <__errno+0x8>)
 800a06a:	6818      	ldr	r0, [r3, #0]
 800a06c:	4770      	bx	lr
 800a06e:	bf00      	nop
 800a070:	2000060c 	.word	0x2000060c

0800a074 <__libc_init_array>:
 800a074:	b570      	push	{r4, r5, r6, lr}
 800a076:	4d0d      	ldr	r5, [pc, #52]	@ (800a0ac <__libc_init_array+0x38>)
 800a078:	4c0d      	ldr	r4, [pc, #52]	@ (800a0b0 <__libc_init_array+0x3c>)
 800a07a:	1b64      	subs	r4, r4, r5
 800a07c:	10a4      	asrs	r4, r4, #2
 800a07e:	2600      	movs	r6, #0
 800a080:	42a6      	cmp	r6, r4
 800a082:	d109      	bne.n	800a098 <__libc_init_array+0x24>
 800a084:	4d0b      	ldr	r5, [pc, #44]	@ (800a0b4 <__libc_init_array+0x40>)
 800a086:	4c0c      	ldr	r4, [pc, #48]	@ (800a0b8 <__libc_init_array+0x44>)
 800a088:	f000 f864 	bl	800a154 <_init>
 800a08c:	1b64      	subs	r4, r4, r5
 800a08e:	10a4      	asrs	r4, r4, #2
 800a090:	2600      	movs	r6, #0
 800a092:	42a6      	cmp	r6, r4
 800a094:	d105      	bne.n	800a0a2 <__libc_init_array+0x2e>
 800a096:	bd70      	pop	{r4, r5, r6, pc}
 800a098:	f855 3b04 	ldr.w	r3, [r5], #4
 800a09c:	4798      	blx	r3
 800a09e:	3601      	adds	r6, #1
 800a0a0:	e7ee      	b.n	800a080 <__libc_init_array+0xc>
 800a0a2:	f855 3b04 	ldr.w	r3, [r5], #4
 800a0a6:	4798      	blx	r3
 800a0a8:	3601      	adds	r6, #1
 800a0aa:	e7f2      	b.n	800a092 <__libc_init_array+0x1e>
 800a0ac:	0800a190 	.word	0x0800a190
 800a0b0:	0800a190 	.word	0x0800a190
 800a0b4:	0800a190 	.word	0x0800a190
 800a0b8:	0800a194 	.word	0x0800a194

0800a0bc <__retarget_lock_acquire_recursive>:
 800a0bc:	4770      	bx	lr

0800a0be <__retarget_lock_release_recursive>:
 800a0be:	4770      	bx	lr

0800a0c0 <_free_r>:
 800a0c0:	b538      	push	{r3, r4, r5, lr}
 800a0c2:	4605      	mov	r5, r0
 800a0c4:	2900      	cmp	r1, #0
 800a0c6:	d041      	beq.n	800a14c <_free_r+0x8c>
 800a0c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a0cc:	1f0c      	subs	r4, r1, #4
 800a0ce:	2b00      	cmp	r3, #0
 800a0d0:	bfb8      	it	lt
 800a0d2:	18e4      	addlt	r4, r4, r3
 800a0d4:	f7ff ffa4 	bl	800a020 <__malloc_lock>
 800a0d8:	4a1d      	ldr	r2, [pc, #116]	@ (800a150 <_free_r+0x90>)
 800a0da:	6813      	ldr	r3, [r2, #0]
 800a0dc:	b933      	cbnz	r3, 800a0ec <_free_r+0x2c>
 800a0de:	6063      	str	r3, [r4, #4]
 800a0e0:	6014      	str	r4, [r2, #0]
 800a0e2:	4628      	mov	r0, r5
 800a0e4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a0e8:	f7ff bfa0 	b.w	800a02c <__malloc_unlock>
 800a0ec:	42a3      	cmp	r3, r4
 800a0ee:	d908      	bls.n	800a102 <_free_r+0x42>
 800a0f0:	6820      	ldr	r0, [r4, #0]
 800a0f2:	1821      	adds	r1, r4, r0
 800a0f4:	428b      	cmp	r3, r1
 800a0f6:	bf01      	itttt	eq
 800a0f8:	6819      	ldreq	r1, [r3, #0]
 800a0fa:	685b      	ldreq	r3, [r3, #4]
 800a0fc:	1809      	addeq	r1, r1, r0
 800a0fe:	6021      	streq	r1, [r4, #0]
 800a100:	e7ed      	b.n	800a0de <_free_r+0x1e>
 800a102:	461a      	mov	r2, r3
 800a104:	685b      	ldr	r3, [r3, #4]
 800a106:	b10b      	cbz	r3, 800a10c <_free_r+0x4c>
 800a108:	42a3      	cmp	r3, r4
 800a10a:	d9fa      	bls.n	800a102 <_free_r+0x42>
 800a10c:	6811      	ldr	r1, [r2, #0]
 800a10e:	1850      	adds	r0, r2, r1
 800a110:	42a0      	cmp	r0, r4
 800a112:	d10b      	bne.n	800a12c <_free_r+0x6c>
 800a114:	6820      	ldr	r0, [r4, #0]
 800a116:	4401      	add	r1, r0
 800a118:	1850      	adds	r0, r2, r1
 800a11a:	4283      	cmp	r3, r0
 800a11c:	6011      	str	r1, [r2, #0]
 800a11e:	d1e0      	bne.n	800a0e2 <_free_r+0x22>
 800a120:	6818      	ldr	r0, [r3, #0]
 800a122:	685b      	ldr	r3, [r3, #4]
 800a124:	6053      	str	r3, [r2, #4]
 800a126:	4408      	add	r0, r1
 800a128:	6010      	str	r0, [r2, #0]
 800a12a:	e7da      	b.n	800a0e2 <_free_r+0x22>
 800a12c:	d902      	bls.n	800a134 <_free_r+0x74>
 800a12e:	230c      	movs	r3, #12
 800a130:	602b      	str	r3, [r5, #0]
 800a132:	e7d6      	b.n	800a0e2 <_free_r+0x22>
 800a134:	6820      	ldr	r0, [r4, #0]
 800a136:	1821      	adds	r1, r4, r0
 800a138:	428b      	cmp	r3, r1
 800a13a:	bf04      	itt	eq
 800a13c:	6819      	ldreq	r1, [r3, #0]
 800a13e:	685b      	ldreq	r3, [r3, #4]
 800a140:	6063      	str	r3, [r4, #4]
 800a142:	bf04      	itt	eq
 800a144:	1809      	addeq	r1, r1, r0
 800a146:	6021      	streq	r1, [r4, #0]
 800a148:	6054      	str	r4, [r2, #4]
 800a14a:	e7ca      	b.n	800a0e2 <_free_r+0x22>
 800a14c:	bd38      	pop	{r3, r4, r5, pc}
 800a14e:	bf00      	nop
 800a150:	20000f20 	.word	0x20000f20

0800a154 <_init>:
 800a154:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a156:	bf00      	nop
 800a158:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a15a:	bc08      	pop	{r3}
 800a15c:	469e      	mov	lr, r3
 800a15e:	4770      	bx	lr

0800a160 <_fini>:
 800a160:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a162:	bf00      	nop
 800a164:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a166:	bc08      	pop	{r3}
 800a168:	469e      	mov	lr, r3
 800a16a:	4770      	bx	lr
