

================================================================
== Vitis HLS Report for 'pool1'
================================================================
* Date:           Sat Jan 25 23:50:44 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Alex_Net
* Solution:       Pool1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   428743|   428743|  4.287 ms|  4.287 ms|  428744|  428744|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_51_1  |   428736|   428736|      4466|          -|          -|    96|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 16 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 3 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%phi_mul16 = alloca i32 1"   --->   Operation 21 'alloca' 'phi_mul16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 22 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 23 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%empty_37 = alloca i32 1"   --->   Operation 24 'alloca' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%empty_38 = alloca i32 1"   --->   Operation 25 'alloca' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:51]   --->   Operation 26 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%mux_case_115 = alloca i32 1"   --->   Operation 27 'alloca' 'mux_case_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%mux_case_322 = alloca i32 1"   --->   Operation 28 'alloca' 'mux_case_322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%mux_case_529 = alloca i32 1"   --->   Operation 29 'alloca' 'mux_case_529' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%mux_case_736 = alloca i32 1"   --->   Operation 30 'alloca' 'mux_case_736' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%mux_case_943 = alloca i32 1"   --->   Operation 31 'alloca' 'mux_case_943' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%mux_case_1150 = alloca i32 1"   --->   Operation 32 'alloca' 'mux_case_1150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%mux_case_1357 = alloca i32 1"   --->   Operation 33 'alloca' 'mux_case_1357' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%mux_case_1564 = alloca i32 1"   --->   Operation 34 'alloca' 'mux_case_1564' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%mux_case_1771 = alloca i32 1"   --->   Operation 35 'alloca' 'mux_case_1771' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%mux_case_1978 = alloca i32 1"   --->   Operation 36 'alloca' 'mux_case_1978' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%mux_case_2185 = alloca i32 1"   --->   Operation 37 'alloca' 'mux_case_2185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%mux_case_2392 = alloca i32 1"   --->   Operation 38 'alloca' 'mux_case_2392' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%mux_case_2599 = alloca i32 1"   --->   Operation 39 'alloca' 'mux_case_2599' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%mux_case_27106 = alloca i32 1"   --->   Operation 40 'alloca' 'mux_case_27106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%mux_case_29113 = alloca i32 1"   --->   Operation 41 'alloca' 'mux_case_29113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%mux_case_31120 = alloca i32 1"   --->   Operation 42 'alloca' 'mux_case_31120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%mux_case_33127 = alloca i32 1"   --->   Operation 43 'alloca' 'mux_case_33127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%mux_case_35134 = alloca i32 1"   --->   Operation 44 'alloca' 'mux_case_35134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%mux_case_37141 = alloca i32 1"   --->   Operation 45 'alloca' 'mux_case_37141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%mux_case_39148 = alloca i32 1"   --->   Operation 46 'alloca' 'mux_case_39148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%mux_case_41155 = alloca i32 1"   --->   Operation 47 'alloca' 'mux_case_41155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%mux_case_43162 = alloca i32 1"   --->   Operation 48 'alloca' 'mux_case_43162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%mux_case_45169 = alloca i32 1"   --->   Operation 49 'alloca' 'mux_case_45169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%mux_case_47176 = alloca i32 1"   --->   Operation 50 'alloca' 'mux_case_47176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%mux_case_49183 = alloca i32 1"   --->   Operation 51 'alloca' 'mux_case_49183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%mux_case_51190 = alloca i32 1"   --->   Operation 52 'alloca' 'mux_case_51190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%mux_case_53197 = alloca i32 1"   --->   Operation 53 'alloca' 'mux_case_53197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%mux_case_2204 = alloca i32 1"   --->   Operation 54 'alloca' 'mux_case_2204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%mux_case_4211 = alloca i32 1"   --->   Operation 55 'alloca' 'mux_case_4211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%mux_case_6218 = alloca i32 1"   --->   Operation 56 'alloca' 'mux_case_6218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%mux_case_8225 = alloca i32 1"   --->   Operation 57 'alloca' 'mux_case_8225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%mux_case_10232 = alloca i32 1"   --->   Operation 58 'alloca' 'mux_case_10232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%mux_case_12239 = alloca i32 1"   --->   Operation 59 'alloca' 'mux_case_12239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%mux_case_14246 = alloca i32 1"   --->   Operation 60 'alloca' 'mux_case_14246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%mux_case_16253 = alloca i32 1"   --->   Operation 61 'alloca' 'mux_case_16253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%mux_case_18260 = alloca i32 1"   --->   Operation 62 'alloca' 'mux_case_18260' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%mux_case_20267 = alloca i32 1"   --->   Operation 63 'alloca' 'mux_case_20267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%mux_case_22274 = alloca i32 1"   --->   Operation 64 'alloca' 'mux_case_22274' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%mux_case_24281 = alloca i32 1"   --->   Operation 65 'alloca' 'mux_case_24281' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%mux_case_26288 = alloca i32 1"   --->   Operation 66 'alloca' 'mux_case_26288' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%mux_case_28295 = alloca i32 1"   --->   Operation 67 'alloca' 'mux_case_28295' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%mux_case_30302 = alloca i32 1"   --->   Operation 68 'alloca' 'mux_case_30302' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%mux_case_32309 = alloca i32 1"   --->   Operation 69 'alloca' 'mux_case_32309' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%mux_case_34316 = alloca i32 1"   --->   Operation 70 'alloca' 'mux_case_34316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%mux_case_36323 = alloca i32 1"   --->   Operation 71 'alloca' 'mux_case_36323' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%mux_case_38330 = alloca i32 1"   --->   Operation 72 'alloca' 'mux_case_38330' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%mux_case_40337 = alloca i32 1"   --->   Operation 73 'alloca' 'mux_case_40337' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%mux_case_42344 = alloca i32 1"   --->   Operation 74 'alloca' 'mux_case_42344' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%mux_case_44351 = alloca i32 1"   --->   Operation 75 'alloca' 'mux_case_44351' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%mux_case_46358 = alloca i32 1"   --->   Operation 76 'alloca' 'mux_case_46358' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%mux_case_48365 = alloca i32 1"   --->   Operation 77 'alloca' 'mux_case_48365' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%mux_case_50372 = alloca i32 1"   --->   Operation 78 'alloca' 'mux_case_50372' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%mux_case_52379 = alloca i32 1"   --->   Operation 79 'alloca' 'mux_case_52379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%mux_case_54386 = alloca i32 1"   --->   Operation 80 'alloca' 'mux_case_54386' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%empty_39 = alloca i32 1"   --->   Operation 81 'alloca' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (1.00ns)   --->   "%out_img_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out_img"   --->   Operation 82 'read' 'out_img_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 83 [1/1] (1.00ns)   --->   "%inp_img_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %inp_img"   --->   Operation 83 'read' 'inp_img_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%mux_case_114_loc = alloca i64 1"   --->   Operation 84 'alloca' 'mux_case_114_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%mux_case_321_loc = alloca i64 1"   --->   Operation 85 'alloca' 'mux_case_321_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%mux_case_528_loc = alloca i64 1"   --->   Operation 86 'alloca' 'mux_case_528_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%mux_case_735_loc = alloca i64 1"   --->   Operation 87 'alloca' 'mux_case_735_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%mux_case_942_loc = alloca i64 1"   --->   Operation 88 'alloca' 'mux_case_942_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%mux_case_1149_loc = alloca i64 1"   --->   Operation 89 'alloca' 'mux_case_1149_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%mux_case_1356_loc = alloca i64 1"   --->   Operation 90 'alloca' 'mux_case_1356_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%mux_case_1563_loc = alloca i64 1"   --->   Operation 91 'alloca' 'mux_case_1563_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%mux_case_1770_loc = alloca i64 1"   --->   Operation 92 'alloca' 'mux_case_1770_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%mux_case_1977_loc = alloca i64 1"   --->   Operation 93 'alloca' 'mux_case_1977_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%mux_case_2184_loc = alloca i64 1"   --->   Operation 94 'alloca' 'mux_case_2184_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%mux_case_2391_loc = alloca i64 1"   --->   Operation 95 'alloca' 'mux_case_2391_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%mux_case_2598_loc = alloca i64 1"   --->   Operation 96 'alloca' 'mux_case_2598_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%mux_case_27105_loc = alloca i64 1"   --->   Operation 97 'alloca' 'mux_case_27105_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%mux_case_29112_loc = alloca i64 1"   --->   Operation 98 'alloca' 'mux_case_29112_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%mux_case_31119_loc = alloca i64 1"   --->   Operation 99 'alloca' 'mux_case_31119_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%mux_case_33126_loc = alloca i64 1"   --->   Operation 100 'alloca' 'mux_case_33126_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%mux_case_35133_loc = alloca i64 1"   --->   Operation 101 'alloca' 'mux_case_35133_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%mux_case_37140_loc = alloca i64 1"   --->   Operation 102 'alloca' 'mux_case_37140_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%mux_case_39147_loc = alloca i64 1"   --->   Operation 103 'alloca' 'mux_case_39147_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%mux_case_41154_loc = alloca i64 1"   --->   Operation 104 'alloca' 'mux_case_41154_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%mux_case_43161_loc = alloca i64 1"   --->   Operation 105 'alloca' 'mux_case_43161_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%mux_case_45168_loc = alloca i64 1"   --->   Operation 106 'alloca' 'mux_case_45168_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%mux_case_47175_loc = alloca i64 1"   --->   Operation 107 'alloca' 'mux_case_47175_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%mux_case_49182_loc = alloca i64 1"   --->   Operation 108 'alloca' 'mux_case_49182_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%mux_case_51189_loc = alloca i64 1"   --->   Operation 109 'alloca' 'mux_case_51189_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%mux_case_53196_loc = alloca i64 1"   --->   Operation 110 'alloca' 'mux_case_53196_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%mux_case_2203_loc = alloca i64 1"   --->   Operation 111 'alloca' 'mux_case_2203_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%mux_case_4210_loc = alloca i64 1"   --->   Operation 112 'alloca' 'mux_case_4210_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%mux_case_6217_loc = alloca i64 1"   --->   Operation 113 'alloca' 'mux_case_6217_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%mux_case_8224_loc = alloca i64 1"   --->   Operation 114 'alloca' 'mux_case_8224_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%mux_case_10231_loc = alloca i64 1"   --->   Operation 115 'alloca' 'mux_case_10231_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%mux_case_12238_loc = alloca i64 1"   --->   Operation 116 'alloca' 'mux_case_12238_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%mux_case_14245_loc = alloca i64 1"   --->   Operation 117 'alloca' 'mux_case_14245_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%mux_case_16252_loc = alloca i64 1"   --->   Operation 118 'alloca' 'mux_case_16252_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%mux_case_18259_loc = alloca i64 1"   --->   Operation 119 'alloca' 'mux_case_18259_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%mux_case_20266_loc = alloca i64 1"   --->   Operation 120 'alloca' 'mux_case_20266_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%mux_case_22273_loc = alloca i64 1"   --->   Operation 121 'alloca' 'mux_case_22273_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%mux_case_24280_loc = alloca i64 1"   --->   Operation 122 'alloca' 'mux_case_24280_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%mux_case_26287_loc = alloca i64 1"   --->   Operation 123 'alloca' 'mux_case_26287_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%mux_case_28294_loc = alloca i64 1"   --->   Operation 124 'alloca' 'mux_case_28294_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%mux_case_30301_loc = alloca i64 1"   --->   Operation 125 'alloca' 'mux_case_30301_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%mux_case_32308_loc = alloca i64 1"   --->   Operation 126 'alloca' 'mux_case_32308_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%mux_case_34315_loc = alloca i64 1"   --->   Operation 127 'alloca' 'mux_case_34315_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%mux_case_36322_loc = alloca i64 1"   --->   Operation 128 'alloca' 'mux_case_36322_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%mux_case_38329_loc = alloca i64 1"   --->   Operation 129 'alloca' 'mux_case_38329_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%mux_case_40336_loc = alloca i64 1"   --->   Operation 130 'alloca' 'mux_case_40336_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%mux_case_42343_loc = alloca i64 1"   --->   Operation 131 'alloca' 'mux_case_42343_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%mux_case_44350_loc = alloca i64 1"   --->   Operation 132 'alloca' 'mux_case_44350_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%mux_case_46357_loc = alloca i64 1"   --->   Operation 133 'alloca' 'mux_case_46357_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%mux_case_48364_loc = alloca i64 1"   --->   Operation 134 'alloca' 'mux_case_48364_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%mux_case_50371_loc = alloca i64 1"   --->   Operation 135 'alloca' 'mux_case_50371_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%mux_case_52378_loc = alloca i64 1"   --->   Operation 136 'alloca' 'mux_case_52378_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%mux_case_54385_loc = alloca i64 1"   --->   Operation 137 'alloca' 'mux_case_54385_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 138 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %out_img_read, i32 2, i32 63" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:51]   --->   Operation 139 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.42ns)   --->   "%store_ln51 = store i7 0, i7 %c" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:51]   --->   Operation 140 'store' 'store_ln51' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 141 [1/1] (0.42ns)   --->   "%store_ln0 = store i19 0, i19 %phi_mul"   --->   Operation 141 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 142 [1/1] (0.42ns)   --->   "%store_ln0 = store i21 0, i21 %phi_mul16"   --->   Operation 142 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%spectopmodule_ln25 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_8" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:25]   --->   Operation 143 'spectopmodule' 'spectopmodule_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_11, i32 0, i32 290400, void @empty_0, void @empty_1, void @empty_11, i32 16, i32 16, i32 16, i32 16, void @empty_11, void @empty_11, i32 4294967295, i32 0, i32 0"   --->   Operation 144 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 145 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %inp_img, void @empty_2, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 146 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %inp_img, void @empty_6, i32 4294967295, i32 4294967295, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 147 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_img, void @empty_2, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_4, void @empty_7, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 148 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_img, void @empty_6, i32 4294967295, i32 4294967295, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 149 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_4, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0, i32 0"   --->   Operation 150 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln51 = sext i62 %trunc_ln" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:51]   --->   Operation 151 'sext' 'sext_ln51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln51" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:51]   --->   Operation 152 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (7.30ns)   --->   "%empty_40 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr, i64 69984" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:51]   --->   Operation 153 'writereq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln51 = br void %L3" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:51]   --->   Operation 154 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.33>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%phi_mul16_load = load i21 %phi_mul16" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:51]   --->   Operation 155 'load' 'phi_mul16_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%phi_mul_load = load i19 %phi_mul" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:51]   --->   Operation 156 'load' 'phi_mul_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%c_1 = load i7 %c" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:51]   --->   Operation 157 'load' 'c_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (0.90ns)   --->   "%add_ln51_1 = add i21 %phi_mul16_load, i21 12100" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:51]   --->   Operation 158 'add' 'add_ln51_1' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 159 [1/1] (0.88ns)   --->   "%add_ln51_2 = add i19 %phi_mul_load, i19 3025" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:51]   --->   Operation 159 'add' 'add_ln51_2' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 160 [1/1] (0.77ns)   --->   "%icmp_ln51 = icmp_eq  i7 %c_1, i7 96" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:51]   --->   Operation 160 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 161 [1/1] (0.77ns)   --->   "%add_ln51 = add i7 %c_1, i7 1" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:51]   --->   Operation 161 'add' 'add_ln51' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %icmp_ln51, void %L3.split, void %for.end270" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:51]   --->   Operation 162 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%p_cast9 = zext i21 %phi_mul16_load" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:51]   --->   Operation 163 'zext' 'p_cast9' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (1.08ns)   --->   "%empty_41 = add i64 %p_cast9, i64 %inp_img_read" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:51]   --->   Operation 164 'add' 'empty_41' <Predicate = (!icmp_ln51)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_41, i32 2, i32 63" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:57]   --->   Operation 165 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (0.42ns)   --->   "%store_ln51 = store i7 %add_ln51, i7 %c" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:51]   --->   Operation 166 'store' 'store_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.42>
ST_3 : Operation 167 [1/1] (0.42ns)   --->   "%store_ln51 = store i19 %add_ln51_2, i19 %phi_mul" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:51]   --->   Operation 167 'store' 'store_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.42>
ST_3 : Operation 168 [1/1] (0.42ns)   --->   "%store_ln51 = store i21 %add_ln51_1, i21 %phi_mul16" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:51]   --->   Operation 168 'store' 'store_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.42>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln57 = sext i62 %trunc_ln1" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:57]   --->   Operation 169 'sext' 'sext_ln57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln57" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:57]   --->   Operation 170 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 171 [8/8] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i64 55" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:57]   --->   Operation 171 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 172 [7/8] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i64 55" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:57]   --->   Operation 172 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 173 [6/8] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i64 55" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:57]   --->   Operation 173 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 174 [5/8] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i64 55" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:57]   --->   Operation 174 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 175 [4/8] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i64 55" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:57]   --->   Operation 175 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 176 [3/8] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i64 55" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:57]   --->   Operation 176 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 177 [2/8] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i64 55" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:57]   --->   Operation 177 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 178 [1/8] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i64 55" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:57]   --->   Operation 178 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 0.42>
ST_12 : Operation 179 [1/1] (0.00ns)   --->   "%mux_case_115_load = load i32 %mux_case_115"   --->   Operation 179 'load' 'mux_case_115_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 180 [1/1] (0.00ns)   --->   "%mux_case_322_load = load i32 %mux_case_322"   --->   Operation 180 'load' 'mux_case_322_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 181 [1/1] (0.00ns)   --->   "%mux_case_529_load = load i32 %mux_case_529"   --->   Operation 181 'load' 'mux_case_529_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 182 [1/1] (0.00ns)   --->   "%mux_case_736_load = load i32 %mux_case_736"   --->   Operation 182 'load' 'mux_case_736_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 183 [1/1] (0.00ns)   --->   "%mux_case_943_load = load i32 %mux_case_943"   --->   Operation 183 'load' 'mux_case_943_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 184 [1/1] (0.00ns)   --->   "%mux_case_1150_load = load i32 %mux_case_1150"   --->   Operation 184 'load' 'mux_case_1150_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 185 [1/1] (0.00ns)   --->   "%mux_case_1357_load = load i32 %mux_case_1357"   --->   Operation 185 'load' 'mux_case_1357_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 186 [1/1] (0.00ns)   --->   "%mux_case_1564_load = load i32 %mux_case_1564"   --->   Operation 186 'load' 'mux_case_1564_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 187 [1/1] (0.00ns)   --->   "%mux_case_1771_load = load i32 %mux_case_1771"   --->   Operation 187 'load' 'mux_case_1771_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 188 [1/1] (0.00ns)   --->   "%mux_case_1978_load = load i32 %mux_case_1978"   --->   Operation 188 'load' 'mux_case_1978_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 189 [1/1] (0.00ns)   --->   "%mux_case_2185_load = load i32 %mux_case_2185"   --->   Operation 189 'load' 'mux_case_2185_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 190 [1/1] (0.00ns)   --->   "%mux_case_2392_load = load i32 %mux_case_2392"   --->   Operation 190 'load' 'mux_case_2392_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 191 [1/1] (0.00ns)   --->   "%mux_case_2599_load = load i32 %mux_case_2599"   --->   Operation 191 'load' 'mux_case_2599_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 192 [1/1] (0.00ns)   --->   "%mux_case_27106_load = load i32 %mux_case_27106"   --->   Operation 192 'load' 'mux_case_27106_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 193 [1/1] (0.00ns)   --->   "%mux_case_29113_load = load i32 %mux_case_29113"   --->   Operation 193 'load' 'mux_case_29113_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 194 [1/1] (0.00ns)   --->   "%mux_case_31120_load = load i32 %mux_case_31120"   --->   Operation 194 'load' 'mux_case_31120_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 195 [1/1] (0.00ns)   --->   "%mux_case_33127_load = load i32 %mux_case_33127"   --->   Operation 195 'load' 'mux_case_33127_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 196 [1/1] (0.00ns)   --->   "%mux_case_35134_load = load i32 %mux_case_35134"   --->   Operation 196 'load' 'mux_case_35134_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 197 [1/1] (0.00ns)   --->   "%mux_case_37141_load = load i32 %mux_case_37141"   --->   Operation 197 'load' 'mux_case_37141_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 198 [1/1] (0.00ns)   --->   "%mux_case_39148_load = load i32 %mux_case_39148"   --->   Operation 198 'load' 'mux_case_39148_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 199 [1/1] (0.00ns)   --->   "%mux_case_41155_load = load i32 %mux_case_41155"   --->   Operation 199 'load' 'mux_case_41155_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 200 [1/1] (0.00ns)   --->   "%mux_case_43162_load = load i32 %mux_case_43162"   --->   Operation 200 'load' 'mux_case_43162_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 201 [1/1] (0.00ns)   --->   "%mux_case_45169_load = load i32 %mux_case_45169"   --->   Operation 201 'load' 'mux_case_45169_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 202 [1/1] (0.00ns)   --->   "%mux_case_47176_load = load i32 %mux_case_47176"   --->   Operation 202 'load' 'mux_case_47176_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 203 [1/1] (0.00ns)   --->   "%mux_case_49183_load = load i32 %mux_case_49183"   --->   Operation 203 'load' 'mux_case_49183_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 204 [1/1] (0.00ns)   --->   "%mux_case_51190_load = load i32 %mux_case_51190"   --->   Operation 204 'load' 'mux_case_51190_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 205 [1/1] (0.00ns)   --->   "%mux_case_53197_load = load i32 %mux_case_53197"   --->   Operation 205 'load' 'mux_case_53197_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 206 [1/1] (0.00ns)   --->   "%mux_case_2204_load = load i32 %mux_case_2204"   --->   Operation 206 'load' 'mux_case_2204_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 207 [1/1] (0.00ns)   --->   "%mux_case_4211_load = load i32 %mux_case_4211"   --->   Operation 207 'load' 'mux_case_4211_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 208 [1/1] (0.00ns)   --->   "%mux_case_6218_load = load i32 %mux_case_6218"   --->   Operation 208 'load' 'mux_case_6218_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 209 [1/1] (0.00ns)   --->   "%mux_case_8225_load = load i32 %mux_case_8225"   --->   Operation 209 'load' 'mux_case_8225_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 210 [1/1] (0.00ns)   --->   "%mux_case_10232_load = load i32 %mux_case_10232"   --->   Operation 210 'load' 'mux_case_10232_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 211 [1/1] (0.00ns)   --->   "%mux_case_12239_load = load i32 %mux_case_12239"   --->   Operation 211 'load' 'mux_case_12239_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 212 [1/1] (0.00ns)   --->   "%mux_case_14246_load = load i32 %mux_case_14246"   --->   Operation 212 'load' 'mux_case_14246_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 213 [1/1] (0.00ns)   --->   "%mux_case_16253_load = load i32 %mux_case_16253"   --->   Operation 213 'load' 'mux_case_16253_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 214 [1/1] (0.00ns)   --->   "%mux_case_18260_load = load i32 %mux_case_18260"   --->   Operation 214 'load' 'mux_case_18260_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 215 [1/1] (0.00ns)   --->   "%mux_case_20267_load = load i32 %mux_case_20267"   --->   Operation 215 'load' 'mux_case_20267_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 216 [1/1] (0.00ns)   --->   "%mux_case_22274_load = load i32 %mux_case_22274"   --->   Operation 216 'load' 'mux_case_22274_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 217 [1/1] (0.00ns)   --->   "%mux_case_24281_load = load i32 %mux_case_24281"   --->   Operation 217 'load' 'mux_case_24281_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 218 [1/1] (0.00ns)   --->   "%mux_case_26288_load = load i32 %mux_case_26288"   --->   Operation 218 'load' 'mux_case_26288_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 219 [1/1] (0.00ns)   --->   "%mux_case_28295_load = load i32 %mux_case_28295"   --->   Operation 219 'load' 'mux_case_28295_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 220 [1/1] (0.00ns)   --->   "%mux_case_30302_load = load i32 %mux_case_30302"   --->   Operation 220 'load' 'mux_case_30302_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 221 [1/1] (0.00ns)   --->   "%mux_case_32309_load = load i32 %mux_case_32309"   --->   Operation 221 'load' 'mux_case_32309_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 222 [1/1] (0.00ns)   --->   "%mux_case_34316_load = load i32 %mux_case_34316"   --->   Operation 222 'load' 'mux_case_34316_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 223 [1/1] (0.00ns)   --->   "%mux_case_36323_load = load i32 %mux_case_36323"   --->   Operation 223 'load' 'mux_case_36323_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 224 [1/1] (0.00ns)   --->   "%mux_case_38330_load = load i32 %mux_case_38330"   --->   Operation 224 'load' 'mux_case_38330_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 225 [1/1] (0.00ns)   --->   "%mux_case_40337_load = load i32 %mux_case_40337"   --->   Operation 225 'load' 'mux_case_40337_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 226 [1/1] (0.00ns)   --->   "%mux_case_42344_load = load i32 %mux_case_42344"   --->   Operation 226 'load' 'mux_case_42344_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 227 [1/1] (0.00ns)   --->   "%mux_case_44351_load = load i32 %mux_case_44351"   --->   Operation 227 'load' 'mux_case_44351_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 228 [1/1] (0.00ns)   --->   "%mux_case_46358_load = load i32 %mux_case_46358"   --->   Operation 228 'load' 'mux_case_46358_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 229 [1/1] (0.00ns)   --->   "%mux_case_48365_load = load i32 %mux_case_48365"   --->   Operation 229 'load' 'mux_case_48365_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 230 [1/1] (0.00ns)   --->   "%mux_case_50372_load = load i32 %mux_case_50372"   --->   Operation 230 'load' 'mux_case_50372_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 231 [1/1] (0.00ns)   --->   "%mux_case_52379_load = load i32 %mux_case_52379"   --->   Operation 231 'load' 'mux_case_52379_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 232 [1/1] (0.00ns)   --->   "%mux_case_54386_load = load i32 %mux_case_54386"   --->   Operation 232 'load' 'mux_case_54386_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 233 [1/1] (0.00ns)   --->   "%p_load = load i32 %empty_39"   --->   Operation 233 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 234 [2/2] (0.42ns)   --->   "%call_ln57 = call void @pool1_Pipeline_L4, i32 %p_load, i32 %mux_case_54386_load, i32 %mux_case_52379_load, i32 %mux_case_50372_load, i32 %mux_case_48365_load, i32 %mux_case_46358_load, i32 %mux_case_44351_load, i32 %mux_case_42344_load, i32 %mux_case_40337_load, i32 %mux_case_38330_load, i32 %mux_case_36323_load, i32 %mux_case_34316_load, i32 %mux_case_32309_load, i32 %mux_case_30302_load, i32 %mux_case_28295_load, i32 %mux_case_26288_load, i32 %mux_case_24281_load, i32 %mux_case_22274_load, i32 %mux_case_20267_load, i32 %mux_case_18260_load, i32 %mux_case_16253_load, i32 %mux_case_14246_load, i32 %mux_case_12239_load, i32 %mux_case_10232_load, i32 %mux_case_8225_load, i32 %mux_case_6218_load, i32 %mux_case_4211_load, i32 %mux_case_2204_load, i32 %mux_case_53197_load, i32 %mux_case_51190_load, i32 %mux_case_49183_load, i32 %mux_case_47176_load, i32 %mux_case_45169_load, i32 %mux_case_43162_load, i32 %mux_case_41155_load, i32 %mux_case_39148_load, i32 %mux_case_37141_load, i32 %mux_case_35134_load, i32 %mux_case_33127_load, i32 %mux_case_31120_load, i32 %mux_case_29113_load, i32 %mux_case_27106_load, i32 %mux_case_2599_load, i32 %mux_case_2392_load, i32 %mux_case_2185_load, i32 %mux_case_1978_load, i32 %mux_case_1771_load, i32 %mux_case_1564_load, i32 %mux_case_1357_load, i32 %mux_case_1150_load, i32 %mux_case_943_load, i32 %mux_case_736_load, i32 %mux_case_529_load, i32 %mux_case_322_load, i32 %mux_case_115_load, i32 %gmem, i62 %trunc_ln1, i32 %p_loc, i32 %mux_case_54385_loc, i32 %mux_case_52378_loc, i32 %mux_case_50371_loc, i32 %mux_case_48364_loc, i32 %mux_case_46357_loc, i32 %mux_case_44350_loc, i32 %mux_case_42343_loc, i32 %mux_case_40336_loc, i32 %mux_case_38329_loc, i32 %mux_case_36322_loc, i32 %mux_case_34315_loc, i32 %mux_case_32308_loc, i32 %mux_case_30301_loc, i32 %mux_case_28294_loc, i32 %mux_case_26287_loc, i32 %mux_case_24280_loc, i32 %mux_case_22273_loc, i32 %mux_case_20266_loc, i32 %mux_case_18259_loc, i32 %mux_case_16252_loc, i32 %mux_case_14245_loc, i32 %mux_case_12238_loc, i32 %mux_case_10231_loc, i32 %mux_case_8224_loc, i32 %mux_case_6217_loc, i32 %mux_case_4210_loc, i32 %mux_case_2203_loc, i32 %mux_case_53196_loc, i32 %mux_case_51189_loc, i32 %mux_case_49182_loc, i32 %mux_case_47175_loc, i32 %mux_case_45168_loc, i32 %mux_case_43161_loc, i32 %mux_case_41154_loc, i32 %mux_case_39147_loc, i32 %mux_case_37140_loc, i32 %mux_case_35133_loc, i32 %mux_case_33126_loc, i32 %mux_case_31119_loc, i32 %mux_case_29112_loc, i32 %mux_case_27105_loc, i32 %mux_case_2598_loc, i32 %mux_case_2391_loc, i32 %mux_case_2184_loc, i32 %mux_case_1977_loc, i32 %mux_case_1770_loc, i32 %mux_case_1563_loc, i32 %mux_case_1356_loc, i32 %mux_case_1149_loc, i32 %mux_case_942_loc, i32 %mux_case_735_loc, i32 %mux_case_528_loc, i32 %mux_case_321_loc, i32 %mux_case_114_loc" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:57]   --->   Operation 234 'call' 'call_ln57' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Generic Core

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 235 [1/1] (0.00ns)   --->   "%p_load29 = load i32 %empty"   --->   Operation 235 'load' 'p_load29' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 236 [1/1] (0.00ns)   --->   "%p_load28 = load i32 %empty_37"   --->   Operation 236 'load' 'p_load28' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 237 [1/1] (0.00ns)   --->   "%p_load27 = load i32 %empty_38"   --->   Operation 237 'load' 'p_load27' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 238 [1/2] (0.00ns)   --->   "%call_ln57 = call void @pool1_Pipeline_L4, i32 %p_load, i32 %mux_case_54386_load, i32 %mux_case_52379_load, i32 %mux_case_50372_load, i32 %mux_case_48365_load, i32 %mux_case_46358_load, i32 %mux_case_44351_load, i32 %mux_case_42344_load, i32 %mux_case_40337_load, i32 %mux_case_38330_load, i32 %mux_case_36323_load, i32 %mux_case_34316_load, i32 %mux_case_32309_load, i32 %mux_case_30302_load, i32 %mux_case_28295_load, i32 %mux_case_26288_load, i32 %mux_case_24281_load, i32 %mux_case_22274_load, i32 %mux_case_20267_load, i32 %mux_case_18260_load, i32 %mux_case_16253_load, i32 %mux_case_14246_load, i32 %mux_case_12239_load, i32 %mux_case_10232_load, i32 %mux_case_8225_load, i32 %mux_case_6218_load, i32 %mux_case_4211_load, i32 %mux_case_2204_load, i32 %mux_case_53197_load, i32 %mux_case_51190_load, i32 %mux_case_49183_load, i32 %mux_case_47176_load, i32 %mux_case_45169_load, i32 %mux_case_43162_load, i32 %mux_case_41155_load, i32 %mux_case_39148_load, i32 %mux_case_37141_load, i32 %mux_case_35134_load, i32 %mux_case_33127_load, i32 %mux_case_31120_load, i32 %mux_case_29113_load, i32 %mux_case_27106_load, i32 %mux_case_2599_load, i32 %mux_case_2392_load, i32 %mux_case_2185_load, i32 %mux_case_1978_load, i32 %mux_case_1771_load, i32 %mux_case_1564_load, i32 %mux_case_1357_load, i32 %mux_case_1150_load, i32 %mux_case_943_load, i32 %mux_case_736_load, i32 %mux_case_529_load, i32 %mux_case_322_load, i32 %mux_case_115_load, i32 %gmem, i62 %trunc_ln1, i32 %p_loc, i32 %mux_case_54385_loc, i32 %mux_case_52378_loc, i32 %mux_case_50371_loc, i32 %mux_case_48364_loc, i32 %mux_case_46357_loc, i32 %mux_case_44350_loc, i32 %mux_case_42343_loc, i32 %mux_case_40336_loc, i32 %mux_case_38329_loc, i32 %mux_case_36322_loc, i32 %mux_case_34315_loc, i32 %mux_case_32308_loc, i32 %mux_case_30301_loc, i32 %mux_case_28294_loc, i32 %mux_case_26287_loc, i32 %mux_case_24280_loc, i32 %mux_case_22273_loc, i32 %mux_case_20266_loc, i32 %mux_case_18259_loc, i32 %mux_case_16252_loc, i32 %mux_case_14245_loc, i32 %mux_case_12238_loc, i32 %mux_case_10231_loc, i32 %mux_case_8224_loc, i32 %mux_case_6217_loc, i32 %mux_case_4210_loc, i32 %mux_case_2203_loc, i32 %mux_case_53196_loc, i32 %mux_case_51189_loc, i32 %mux_case_49182_loc, i32 %mux_case_47175_loc, i32 %mux_case_45168_loc, i32 %mux_case_43161_loc, i32 %mux_case_41154_loc, i32 %mux_case_39147_loc, i32 %mux_case_37140_loc, i32 %mux_case_35133_loc, i32 %mux_case_33126_loc, i32 %mux_case_31119_loc, i32 %mux_case_29112_loc, i32 %mux_case_27105_loc, i32 %mux_case_2598_loc, i32 %mux_case_2391_loc, i32 %mux_case_2184_loc, i32 %mux_case_1977_loc, i32 %mux_case_1770_loc, i32 %mux_case_1563_loc, i32 %mux_case_1356_loc, i32 %mux_case_1149_loc, i32 %mux_case_942_loc, i32 %mux_case_735_loc, i32 %mux_case_528_loc, i32 %mux_case_321_loc, i32 %mux_case_114_loc" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:57]   --->   Operation 238 'call' 'call_ln57' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 14 <SV = 13> <Delay = 1.96>
ST_14 : Operation 239 [1/1] (0.00ns)   --->   "%p_loc_load = load i32 %p_loc"   --->   Operation 239 'load' 'p_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 240 [1/1] (0.00ns)   --->   "%mux_case_54385_loc_load = load i32 %mux_case_54385_loc"   --->   Operation 240 'load' 'mux_case_54385_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 241 [1/1] (0.00ns)   --->   "%mux_case_52378_loc_load = load i32 %mux_case_52378_loc"   --->   Operation 241 'load' 'mux_case_52378_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 242 [1/1] (0.00ns)   --->   "%mux_case_50371_loc_load = load i32 %mux_case_50371_loc"   --->   Operation 242 'load' 'mux_case_50371_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 243 [1/1] (0.00ns)   --->   "%mux_case_48364_loc_load = load i32 %mux_case_48364_loc"   --->   Operation 243 'load' 'mux_case_48364_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 244 [1/1] (0.00ns)   --->   "%mux_case_46357_loc_load = load i32 %mux_case_46357_loc"   --->   Operation 244 'load' 'mux_case_46357_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 245 [1/1] (0.00ns)   --->   "%mux_case_44350_loc_load = load i32 %mux_case_44350_loc"   --->   Operation 245 'load' 'mux_case_44350_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 246 [1/1] (0.00ns)   --->   "%mux_case_42343_loc_load = load i32 %mux_case_42343_loc"   --->   Operation 246 'load' 'mux_case_42343_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 247 [1/1] (0.00ns)   --->   "%mux_case_40336_loc_load = load i32 %mux_case_40336_loc"   --->   Operation 247 'load' 'mux_case_40336_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 248 [1/1] (0.00ns)   --->   "%mux_case_38329_loc_load = load i32 %mux_case_38329_loc"   --->   Operation 248 'load' 'mux_case_38329_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 249 [1/1] (0.00ns)   --->   "%mux_case_36322_loc_load = load i32 %mux_case_36322_loc"   --->   Operation 249 'load' 'mux_case_36322_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 250 [1/1] (0.00ns)   --->   "%mux_case_34315_loc_load = load i32 %mux_case_34315_loc"   --->   Operation 250 'load' 'mux_case_34315_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 251 [1/1] (0.00ns)   --->   "%mux_case_32308_loc_load = load i32 %mux_case_32308_loc"   --->   Operation 251 'load' 'mux_case_32308_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 252 [1/1] (0.00ns)   --->   "%mux_case_30301_loc_load = load i32 %mux_case_30301_loc"   --->   Operation 252 'load' 'mux_case_30301_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 253 [1/1] (0.00ns)   --->   "%mux_case_28294_loc_load = load i32 %mux_case_28294_loc"   --->   Operation 253 'load' 'mux_case_28294_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 254 [1/1] (0.00ns)   --->   "%mux_case_26287_loc_load = load i32 %mux_case_26287_loc"   --->   Operation 254 'load' 'mux_case_26287_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 255 [1/1] (0.00ns)   --->   "%mux_case_24280_loc_load = load i32 %mux_case_24280_loc"   --->   Operation 255 'load' 'mux_case_24280_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 256 [1/1] (0.00ns)   --->   "%mux_case_22273_loc_load = load i32 %mux_case_22273_loc"   --->   Operation 256 'load' 'mux_case_22273_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 257 [1/1] (0.00ns)   --->   "%mux_case_20266_loc_load = load i32 %mux_case_20266_loc"   --->   Operation 257 'load' 'mux_case_20266_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 258 [1/1] (0.00ns)   --->   "%mux_case_18259_loc_load = load i32 %mux_case_18259_loc"   --->   Operation 258 'load' 'mux_case_18259_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 259 [1/1] (0.00ns)   --->   "%mux_case_16252_loc_load = load i32 %mux_case_16252_loc"   --->   Operation 259 'load' 'mux_case_16252_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 260 [1/1] (0.00ns)   --->   "%mux_case_14245_loc_load = load i32 %mux_case_14245_loc"   --->   Operation 260 'load' 'mux_case_14245_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 261 [1/1] (0.00ns)   --->   "%mux_case_12238_loc_load = load i32 %mux_case_12238_loc"   --->   Operation 261 'load' 'mux_case_12238_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 262 [1/1] (0.00ns)   --->   "%mux_case_10231_loc_load = load i32 %mux_case_10231_loc"   --->   Operation 262 'load' 'mux_case_10231_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 263 [1/1] (0.00ns)   --->   "%mux_case_8224_loc_load = load i32 %mux_case_8224_loc"   --->   Operation 263 'load' 'mux_case_8224_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 264 [1/1] (0.00ns)   --->   "%mux_case_6217_loc_load = load i32 %mux_case_6217_loc"   --->   Operation 264 'load' 'mux_case_6217_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 265 [1/1] (0.00ns)   --->   "%mux_case_4210_loc_load = load i32 %mux_case_4210_loc"   --->   Operation 265 'load' 'mux_case_4210_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 266 [1/1] (0.00ns)   --->   "%mux_case_2203_loc_load = load i32 %mux_case_2203_loc"   --->   Operation 266 'load' 'mux_case_2203_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 267 [1/1] (0.00ns)   --->   "%mux_case_53196_loc_load = load i32 %mux_case_53196_loc"   --->   Operation 267 'load' 'mux_case_53196_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 268 [1/1] (0.00ns)   --->   "%mux_case_51189_loc_load = load i32 %mux_case_51189_loc"   --->   Operation 268 'load' 'mux_case_51189_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 269 [1/1] (0.00ns)   --->   "%mux_case_49182_loc_load = load i32 %mux_case_49182_loc"   --->   Operation 269 'load' 'mux_case_49182_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 270 [1/1] (0.00ns)   --->   "%mux_case_47175_loc_load = load i32 %mux_case_47175_loc"   --->   Operation 270 'load' 'mux_case_47175_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 271 [1/1] (0.00ns)   --->   "%mux_case_45168_loc_load = load i32 %mux_case_45168_loc"   --->   Operation 271 'load' 'mux_case_45168_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 272 [1/1] (0.00ns)   --->   "%mux_case_43161_loc_load = load i32 %mux_case_43161_loc"   --->   Operation 272 'load' 'mux_case_43161_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 273 [1/1] (0.00ns)   --->   "%mux_case_41154_loc_load = load i32 %mux_case_41154_loc"   --->   Operation 273 'load' 'mux_case_41154_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 274 [1/1] (0.00ns)   --->   "%mux_case_39147_loc_load = load i32 %mux_case_39147_loc"   --->   Operation 274 'load' 'mux_case_39147_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 275 [1/1] (0.00ns)   --->   "%mux_case_37140_loc_load = load i32 %mux_case_37140_loc"   --->   Operation 275 'load' 'mux_case_37140_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 276 [1/1] (0.00ns)   --->   "%mux_case_35133_loc_load = load i32 %mux_case_35133_loc"   --->   Operation 276 'load' 'mux_case_35133_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 277 [1/1] (0.00ns)   --->   "%mux_case_33126_loc_load = load i32 %mux_case_33126_loc"   --->   Operation 277 'load' 'mux_case_33126_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 278 [1/1] (0.00ns)   --->   "%mux_case_31119_loc_load = load i32 %mux_case_31119_loc"   --->   Operation 278 'load' 'mux_case_31119_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 279 [1/1] (0.00ns)   --->   "%mux_case_29112_loc_load = load i32 %mux_case_29112_loc"   --->   Operation 279 'load' 'mux_case_29112_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 280 [1/1] (0.00ns)   --->   "%mux_case_27105_loc_load = load i32 %mux_case_27105_loc"   --->   Operation 280 'load' 'mux_case_27105_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 281 [1/1] (0.00ns)   --->   "%mux_case_2598_loc_load = load i32 %mux_case_2598_loc"   --->   Operation 281 'load' 'mux_case_2598_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 282 [1/1] (0.00ns)   --->   "%mux_case_2391_loc_load = load i32 %mux_case_2391_loc"   --->   Operation 282 'load' 'mux_case_2391_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 283 [1/1] (0.00ns)   --->   "%mux_case_2184_loc_load = load i32 %mux_case_2184_loc"   --->   Operation 283 'load' 'mux_case_2184_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 284 [1/1] (0.00ns)   --->   "%mux_case_1977_loc_load = load i32 %mux_case_1977_loc"   --->   Operation 284 'load' 'mux_case_1977_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 285 [1/1] (0.00ns)   --->   "%mux_case_1770_loc_load = load i32 %mux_case_1770_loc"   --->   Operation 285 'load' 'mux_case_1770_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 286 [1/1] (0.00ns)   --->   "%mux_case_1563_loc_load = load i32 %mux_case_1563_loc"   --->   Operation 286 'load' 'mux_case_1563_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 287 [1/1] (0.00ns)   --->   "%mux_case_1356_loc_load = load i32 %mux_case_1356_loc"   --->   Operation 287 'load' 'mux_case_1356_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 288 [1/1] (0.00ns)   --->   "%mux_case_1149_loc_load = load i32 %mux_case_1149_loc"   --->   Operation 288 'load' 'mux_case_1149_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 289 [1/1] (0.00ns)   --->   "%mux_case_942_loc_load = load i32 %mux_case_942_loc"   --->   Operation 289 'load' 'mux_case_942_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 290 [1/1] (0.00ns)   --->   "%mux_case_735_loc_load = load i32 %mux_case_735_loc"   --->   Operation 290 'load' 'mux_case_735_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 291 [1/1] (0.00ns)   --->   "%mux_case_528_loc_load = load i32 %mux_case_528_loc"   --->   Operation 291 'load' 'mux_case_528_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 292 [1/1] (0.00ns)   --->   "%mux_case_321_loc_load = load i32 %mux_case_321_loc"   --->   Operation 292 'load' 'mux_case_321_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 293 [1/1] (0.00ns)   --->   "%mux_case_114_loc_load = load i32 %mux_case_114_loc"   --->   Operation 293 'load' 'mux_case_114_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 294 [2/2] (1.96ns)   --->   "%call_ln51 = call void @pool1_Pipeline_L5_L6, i32 %p_loc_load, i32 %mux_case_54385_loc_load, i32 %mux_case_52378_loc_load, i32 %mux_case_50371_loc_load, i32 %mux_case_48364_loc_load, i32 %mux_case_46357_loc_load, i32 %mux_case_44350_loc_load, i32 %mux_case_42343_loc_load, i32 %mux_case_40336_loc_load, i32 %mux_case_38329_loc_load, i32 %mux_case_36322_loc_load, i32 %mux_case_34315_loc_load, i32 %mux_case_32308_loc_load, i32 %mux_case_30301_loc_load, i32 %mux_case_28294_loc_load, i32 %mux_case_26287_loc_load, i32 %mux_case_24280_loc_load, i32 %mux_case_22273_loc_load, i32 %mux_case_20266_loc_load, i32 %mux_case_18259_loc_load, i32 %mux_case_16252_loc_load, i32 %mux_case_14245_loc_load, i32 %mux_case_12238_loc_load, i32 %mux_case_10231_loc_load, i32 %mux_case_8224_loc_load, i32 %mux_case_6217_loc_load, i32 %mux_case_4210_loc_load, i32 %mux_case_2203_loc_load, i32 %mux_case_53196_loc_load, i32 %mux_case_51189_loc_load, i32 %mux_case_49182_loc_load, i32 %mux_case_47175_loc_load, i32 %mux_case_45168_loc_load, i32 %mux_case_43161_loc_load, i32 %mux_case_41154_loc_load, i32 %mux_case_39147_loc_load, i32 %mux_case_37140_loc_load, i32 %mux_case_35133_loc_load, i32 %mux_case_33126_loc_load, i32 %mux_case_31119_loc_load, i32 %mux_case_29112_loc_load, i32 %mux_case_27105_loc_load, i32 %mux_case_2598_loc_load, i32 %mux_case_2391_loc_load, i32 %mux_case_2184_loc_load, i32 %mux_case_1977_loc_load, i32 %mux_case_1770_loc_load, i32 %mux_case_1563_loc_load, i32 %mux_case_1356_loc_load, i32 %mux_case_1149_loc_load, i32 %mux_case_942_loc_load, i32 %mux_case_735_loc_load, i32 %mux_case_528_loc_load, i32 %mux_case_321_loc_load, i32 %mux_case_114_loc_load, i32 %p_load27, i32 %p_load28, i32 %p_load29, i32 %gmem, i62 %trunc_ln, i19 %phi_mul_load, i64 %inp_img_read, i32 %empty_39, i32 %mux_case_54386, i32 %mux_case_52379, i32 %mux_case_50372, i32 %mux_case_48365, i32 %mux_case_46358, i32 %mux_case_44351, i32 %mux_case_42344, i32 %mux_case_40337, i32 %mux_case_38330, i32 %mux_case_36323, i32 %mux_case_34316, i32 %mux_case_32309, i32 %mux_case_30302, i32 %mux_case_28295, i32 %mux_case_26288, i32 %mux_case_24281, i32 %mux_case_22274, i32 %mux_case_20267, i32 %mux_case_18260, i32 %mux_case_16253, i32 %mux_case_14246, i32 %mux_case_12239, i32 %mux_case_10232, i32 %mux_case_8225, i32 %mux_case_6218, i32 %mux_case_4211, i32 %mux_case_2204, i32 %mux_case_53197, i32 %mux_case_51190, i32 %mux_case_49183, i32 %mux_case_47176, i32 %mux_case_45169, i32 %mux_case_43162, i32 %mux_case_41155, i32 %mux_case_39148, i32 %mux_case_37141, i32 %mux_case_35134, i32 %mux_case_33127, i32 %mux_case_31120, i32 %mux_case_29113, i32 %mux_case_27106, i32 %mux_case_2599, i32 %mux_case_2392, i32 %mux_case_2185, i32 %mux_case_1978, i32 %mux_case_1771, i32 %mux_case_1564, i32 %mux_case_1357, i32 %mux_case_1150, i32 %mux_case_943, i32 %mux_case_736, i32 %mux_case_529, i32 %mux_case_322, i32 %mux_case_115, i32 %empty_38, i32 %empty_37, i32 %empty" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:51]   --->   Operation 294 'call' 'call_ln51' <Predicate = true> <Delay = 1.96> <CoreType = "Generic">   --->   Generic Core

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 295 [1/1] (0.00ns)   --->   "%speclooptripcount_ln51 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 96, i64 96, i64 96" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:51]   --->   Operation 295 'speclooptripcount' 'speclooptripcount_ln51' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 296 [1/1] (0.00ns)   --->   "%specloopname_ln51 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:51]   --->   Operation 296 'specloopname' 'specloopname_ln51' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 297 [1/2] (0.00ns)   --->   "%call_ln51 = call void @pool1_Pipeline_L5_L6, i32 %p_loc_load, i32 %mux_case_54385_loc_load, i32 %mux_case_52378_loc_load, i32 %mux_case_50371_loc_load, i32 %mux_case_48364_loc_load, i32 %mux_case_46357_loc_load, i32 %mux_case_44350_loc_load, i32 %mux_case_42343_loc_load, i32 %mux_case_40336_loc_load, i32 %mux_case_38329_loc_load, i32 %mux_case_36322_loc_load, i32 %mux_case_34315_loc_load, i32 %mux_case_32308_loc_load, i32 %mux_case_30301_loc_load, i32 %mux_case_28294_loc_load, i32 %mux_case_26287_loc_load, i32 %mux_case_24280_loc_load, i32 %mux_case_22273_loc_load, i32 %mux_case_20266_loc_load, i32 %mux_case_18259_loc_load, i32 %mux_case_16252_loc_load, i32 %mux_case_14245_loc_load, i32 %mux_case_12238_loc_load, i32 %mux_case_10231_loc_load, i32 %mux_case_8224_loc_load, i32 %mux_case_6217_loc_load, i32 %mux_case_4210_loc_load, i32 %mux_case_2203_loc_load, i32 %mux_case_53196_loc_load, i32 %mux_case_51189_loc_load, i32 %mux_case_49182_loc_load, i32 %mux_case_47175_loc_load, i32 %mux_case_45168_loc_load, i32 %mux_case_43161_loc_load, i32 %mux_case_41154_loc_load, i32 %mux_case_39147_loc_load, i32 %mux_case_37140_loc_load, i32 %mux_case_35133_loc_load, i32 %mux_case_33126_loc_load, i32 %mux_case_31119_loc_load, i32 %mux_case_29112_loc_load, i32 %mux_case_27105_loc_load, i32 %mux_case_2598_loc_load, i32 %mux_case_2391_loc_load, i32 %mux_case_2184_loc_load, i32 %mux_case_1977_loc_load, i32 %mux_case_1770_loc_load, i32 %mux_case_1563_loc_load, i32 %mux_case_1356_loc_load, i32 %mux_case_1149_loc_load, i32 %mux_case_942_loc_load, i32 %mux_case_735_loc_load, i32 %mux_case_528_loc_load, i32 %mux_case_321_loc_load, i32 %mux_case_114_loc_load, i32 %p_load27, i32 %p_load28, i32 %p_load29, i32 %gmem, i62 %trunc_ln, i19 %phi_mul_load, i64 %inp_img_read, i32 %empty_39, i32 %mux_case_54386, i32 %mux_case_52379, i32 %mux_case_50372, i32 %mux_case_48365, i32 %mux_case_46358, i32 %mux_case_44351, i32 %mux_case_42344, i32 %mux_case_40337, i32 %mux_case_38330, i32 %mux_case_36323, i32 %mux_case_34316, i32 %mux_case_32309, i32 %mux_case_30302, i32 %mux_case_28295, i32 %mux_case_26288, i32 %mux_case_24281, i32 %mux_case_22274, i32 %mux_case_20267, i32 %mux_case_18260, i32 %mux_case_16253, i32 %mux_case_14246, i32 %mux_case_12239, i32 %mux_case_10232, i32 %mux_case_8225, i32 %mux_case_6218, i32 %mux_case_4211, i32 %mux_case_2204, i32 %mux_case_53197, i32 %mux_case_51190, i32 %mux_case_49183, i32 %mux_case_47176, i32 %mux_case_45169, i32 %mux_case_43162, i32 %mux_case_41155, i32 %mux_case_39148, i32 %mux_case_37141, i32 %mux_case_35134, i32 %mux_case_33127, i32 %mux_case_31120, i32 %mux_case_29113, i32 %mux_case_27106, i32 %mux_case_2599, i32 %mux_case_2392, i32 %mux_case_2185, i32 %mux_case_1978, i32 %mux_case_1771, i32 %mux_case_1564, i32 %mux_case_1357, i32 %mux_case_1150, i32 %mux_case_943, i32 %mux_case_736, i32 %mux_case_529, i32 %mux_case_322, i32 %mux_case_115, i32 %empty_38, i32 %empty_37, i32 %empty" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:51]   --->   Operation 297 'call' 'call_ln51' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_15 : Operation 298 [1/1] (0.00ns)   --->   "%br_ln51 = br void %L3" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:51]   --->   Operation 298 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>

State 16 <SV = 3> <Delay = 7.30>
ST_16 : Operation 299 [5/5] (7.30ns)   --->   "%empty_43 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:167]   --->   Operation 299 'writeresp' 'empty_43' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 4> <Delay = 7.30>
ST_17 : Operation 300 [4/5] (7.30ns)   --->   "%empty_43 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:167]   --->   Operation 300 'writeresp' 'empty_43' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 5> <Delay = 7.30>
ST_18 : Operation 301 [3/5] (7.30ns)   --->   "%empty_43 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:167]   --->   Operation 301 'writeresp' 'empty_43' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 6> <Delay = 7.30>
ST_19 : Operation 302 [2/5] (7.30ns)   --->   "%empty_43 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:167]   --->   Operation 302 'writeresp' 'empty_43' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 7> <Delay = 7.30>
ST_20 : Operation 303 [1/5] (7.30ns)   --->   "%empty_43 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:167]   --->   Operation 303 'writeresp' 'empty_43' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 304 [1/1] (0.00ns)   --->   "%ret_ln167 = ret" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:167]   --->   Operation 304 'ret' 'ret_ln167' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.000ns
The critical path consists of the following:
	s_axi read operation ('out_img_read') on port 'out_img' [65]  (1.000 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 32 bit ('gmem_addr', AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:51) [132]  (0.000 ns)
	bus request operation ('empty_40', AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:51) on port 'gmem' (AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:51) [133]  (7.300 ns)

 <State 3>: 1.331ns
The critical path consists of the following:
	'load' operation 21 bit ('phi_mul16_load', AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:51) on local variable 'phi_mul16' [139]  (0.000 ns)
	'add' operation 21 bit ('add_ln51_1', AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:51) [142]  (0.904 ns)
	'store' operation 0 bit ('store_ln51', AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:51) of variable 'add_ln51_1', AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:51 on local variable 'phi_mul16' [273]  (0.427 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 32 bit ('gmem_addr_1', AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:57) [212]  (0.000 ns)
	bus request operation ('empty_42', AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:57) on port 'gmem' (AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:57) [213]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_42', AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:57) on port 'gmem' (AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:57) [213]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_42', AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:57) on port 'gmem' (AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:57) [213]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_42', AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:57) on port 'gmem' (AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:57) [213]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_42', AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:57) on port 'gmem' (AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:57) [213]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_42', AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:57) on port 'gmem' (AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:57) [213]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_42', AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:57) on port 'gmem' (AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:57) [213]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_42', AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:57) on port 'gmem' (AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:57) [213]  (7.300 ns)

 <State 12>: 0.427ns
The critical path consists of the following:
	'load' operation 32 bit ('mux_case_115_load') on local variable 'mux_case_115' [151]  (0.000 ns)
	'call' operation 0 bit ('call_ln57', AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:57) to 'pool1_Pipeline_L4' [214]  (0.427 ns)

 <State 13>: 0.000ns
The critical path consists of the following:

 <State 14>: 1.969ns
The critical path consists of the following:
	'load' operation 32 bit ('p_loc_load') on local variable 'p_loc' [215]  (0.000 ns)
	'call' operation 0 bit ('call_ln51', AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:51) to 'pool1_Pipeline_L5_L6' [270]  (1.969 ns)

 <State 15>: 0.000ns
The critical path consists of the following:

 <State 16>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_43', AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:167) on port 'gmem' (AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:167) [276]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_43', AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:167) on port 'gmem' (AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:167) [276]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_43', AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:167) on port 'gmem' (AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:167) [276]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_43', AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:167) on port 'gmem' (AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:167) [276]  (7.300 ns)

 <State 20>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_43', AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:167) on port 'gmem' (AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:167) [276]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
