\t (00:00:01) allegro 16.6 S025 (v16-6-112BW) Windows 32
\t (00:00:01)     Journal start - Thu Jan 04 11:03:08 2018
\t (00:00:01)         Host=WYU User=wyu08 Pid=11872 CPUs=4
\t (00:00:01) CmdLine= D:\Cadence\SPB_16.6\tools\pcb\bin\allegro.exe
\t (00:00:01) 
   (00:00:01) Loading axlcore.cxt 
\t (00:00:03) Opening existing design...
\d (00:00:04) Design opened: D:/MyProject/SDHCAL_DAQ/PCB&Schematic/SDHCalFEB/Allegro/SDHCalFEB.brd
\i (00:00:04) trapsize 118
\i (00:00:04) trapsize 116
\i (00:00:04) trapsize 118
\i (00:00:04) trapsize 119
\i (00:00:04) trapsize 122
\i (00:00:04) trapsize 122
\i (00:00:05) generaledit 
\i (00:00:56) exit 
\t (00:00:56)     Journal end - Thu Jan 04 11:04:03 2018
