

================================================================
== Vitis HLS Report for 'MUL_MOD'
================================================================
* Date:           Thu Feb 27 10:54:13 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Crypto
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.655 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       12|       12|  96.000 ns|  96.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 1, D = 13, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.05>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%MOD_INDEX_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %MOD_INDEX"   --->   Operation 14 'read' 'MOD_INDEX_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%input2_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %input2_val"   --->   Operation 15 'read' 'input2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%input1_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %input1_val"   --->   Operation 16 'read' 'input1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%input2_low = trunc i32 %input2_val_read"   --->   Operation 17 'trunc' 'input2_low' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%input1_low = trunc i32 %input1_val_read"   --->   Operation 18 'trunc' 'input1_low' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%input1_high = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %input1_val_read, i32 16, i32 31" [Arithmetic.cpp:18->Arithmetic.cpp:93]   --->   Operation 19 'partselect' 'input1_high' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i16 %input1_high" [Arithmetic.cpp:18->Arithmetic.cpp:93]   --->   Operation 20 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i16 %input2_low" [Arithmetic.cpp:19->Arithmetic.cpp:93]   --->   Operation 21 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%input2_high = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %input2_val_read, i32 16, i32 31" [Arithmetic.cpp:20->Arithmetic.cpp:93]   --->   Operation 22 'partselect' 'input2_high' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [3/3] (1.05ns) (grouped into DSP with root node add_ln30)   --->   "%temp3 = mul i32 %zext_ln19, i32 %zext_ln18" [Arithmetic.cpp:24->Arithmetic.cpp:93]   --->   Operation 23 'mul' 'temp3' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 5.58>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i16 %input1_low" [Arithmetic.cpp:17->Arithmetic.cpp:93]   --->   Operation 24 'zext' 'zext_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i16 %input2_high" [Arithmetic.cpp:20->Arithmetic.cpp:93]   --->   Operation 25 'zext' 'zext_ln20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (5.58ns)   --->   "%temp1 = mul i32 %zext_ln19, i32 %zext_ln17" [Arithmetic.cpp:22->Arithmetic.cpp:93]   --->   Operation 26 'mul' 'temp1' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (5.58ns)   --->   "%temp2 = mul i32 %zext_ln20, i32 %zext_ln17" [Arithmetic.cpp:23->Arithmetic.cpp:93]   --->   Operation 27 'mul' 'temp2' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [2/3] (1.05ns) (grouped into DSP with root node add_ln30)   --->   "%temp3 = mul i32 %zext_ln19, i32 %zext_ln18" [Arithmetic.cpp:24->Arithmetic.cpp:93]   --->   Operation 28 'mul' 'temp3' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 29 [1/1] (5.58ns)   --->   "%temp4 = mul i32 %zext_ln20, i32 %zext_ln18" [Arithmetic.cpp:25->Arithmetic.cpp:93]   --->   Operation 29 'mul' 'temp4' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.10>
ST_3 : Operation 30 [1/3] (0.00ns) (grouped into DSP with root node add_ln30)   --->   "%temp3 = mul i32 %zext_ln19, i32 %zext_ln18" [Arithmetic.cpp:24->Arithmetic.cpp:93]   --->   Operation 30 'mul' 'temp3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i32 %temp2" [Arithmetic.cpp:30->Arithmetic.cpp:93]   --->   Operation 31 'zext' 'zext_ln30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns) (grouped into DSP with root node add_ln30)   --->   "%zext_ln30_6 = zext i32 %temp3" [Arithmetic.cpp:30->Arithmetic.cpp:93]   --->   Operation 32 'zext' 'zext_ln30_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln30 = add i33 %zext_ln30, i33 %zext_ln30_6" [Arithmetic.cpp:30->Arithmetic.cpp:93]   --->   Operation 33 'add' 'add_ln30' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.10>
ST_4 : Operation 34 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln30 = add i33 %zext_ln30, i33 %zext_ln30_6" [Arithmetic.cpp:30->Arithmetic.cpp:93]   --->   Operation 34 'add' 'add_ln30' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 3.52>
ST_5 : Operation 35 [1/1] (1.70ns)   --->   "%m = mux i20 @_ssdm_op_Mux.ap_auto.3i20.i2, i20 1015804, i20 753680, i20 524347, i2 %MOD_INDEX_read" [Arithmetic.cpp:88]   --->   Operation 35 'mux' 'm' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%input2_low_3 = trunc i20 %m" [Arithmetic.cpp:88]   --->   Operation 36 'trunc' 'input2_low_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%sum1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %temp4, i32 %temp1" [Arithmetic.cpp:29->Arithmetic.cpp:93]   --->   Operation 37 'bitconcatenate' 'sum1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%sum2 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i33.i16, i33 %add_ln30, i16 0" [Arithmetic.cpp:30->Arithmetic.cpp:93]   --->   Operation 38 'bitconcatenate' 'sum2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i49 %sum2" [Arithmetic.cpp:28->Arithmetic.cpp:93]   --->   Operation 39 'zext' 'zext_ln28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (3.52ns)   --->   "%res_mult = add i64 %sum1, i64 %zext_ln28" [Arithmetic.cpp:32->Arithmetic.cpp:93]   --->   Operation 40 'add' 'res_mult' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%input1_low_3 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %res_mult, i32 30, i32 45" [Arithmetic.cpp:97]   --->   Operation 41 'partselect' 'input1_low_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%input1_high_2 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %res_mult, i32 46, i32 61" [Arithmetic.cpp:18->Arithmetic.cpp:99]   --->   Operation 42 'partselect' 'input1_high_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%input2_high_3 = partselect i4 @_ssdm_op_PartSelect.i4.i20.i32.i32, i20 %m, i32 16, i32 19" [Arithmetic.cpp:20->Arithmetic.cpp:99]   --->   Operation 43 'partselect' 'input2_high_3' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.58>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln17_4 = zext i16 %input1_low_3" [Arithmetic.cpp:17->Arithmetic.cpp:99]   --->   Operation 44 'zext' 'zext_ln17_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln18_2 = zext i16 %input1_high_2" [Arithmetic.cpp:18->Arithmetic.cpp:99]   --->   Operation 45 'zext' 'zext_ln18_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln19_3 = zext i16 %input2_low_3" [Arithmetic.cpp:19->Arithmetic.cpp:99]   --->   Operation 46 'zext' 'zext_ln19_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln20 = sext i4 %input2_high_3" [Arithmetic.cpp:20->Arithmetic.cpp:99]   --->   Operation 47 'sext' 'sext_ln20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln20_3 = zext i16 %sext_ln20" [Arithmetic.cpp:20->Arithmetic.cpp:99]   --->   Operation 48 'zext' 'zext_ln20_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (5.58ns)   --->   "%temp1_3 = mul i32 %zext_ln17_4, i32 %zext_ln19_3" [Arithmetic.cpp:22->Arithmetic.cpp:99]   --->   Operation 49 'mul' 'temp1_3' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 50 [1/1] (5.58ns)   --->   "%temp2_3 = mul i32 %zext_ln17_4, i32 %zext_ln20_3" [Arithmetic.cpp:23->Arithmetic.cpp:99]   --->   Operation 50 'mul' 'temp2_3' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 51 [1/1] (5.58ns)   --->   "%temp3_3 = mul i32 %zext_ln18_2, i32 %zext_ln19_3" [Arithmetic.cpp:24->Arithmetic.cpp:99]   --->   Operation 51 'mul' 'temp3_3' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 52 [1/1] (5.58ns)   --->   "%temp4_3 = mul i32 %zext_ln18_2, i32 %zext_ln20_3" [Arithmetic.cpp:25->Arithmetic.cpp:99]   --->   Operation 52 'mul' 'temp4_3' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i32 %temp4_3" [Arithmetic.cpp:29->Arithmetic.cpp:99]   --->   Operation 53 'trunc' 'trunc_ln29' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 5.65>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln30_7 = zext i32 %temp2_3" [Arithmetic.cpp:30->Arithmetic.cpp:99]   --->   Operation 54 'zext' 'zext_ln30_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln30_8 = zext i32 %temp3_3" [Arithmetic.cpp:30->Arithmetic.cpp:99]   --->   Operation 55 'zext' 'zext_ln30_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (2.55ns)   --->   "%add_ln30_5 = add i32 %temp2_3, i32 %temp3_3" [Arithmetic.cpp:30->Arithmetic.cpp:99]   --->   Operation 56 'add' 'add_ln30_5' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 57 [1/1] (2.55ns)   --->   "%add_ln30_3 = add i33 %zext_ln30_7, i33 %zext_ln30_8" [Arithmetic.cpp:30->Arithmetic.cpp:99]   --->   Operation 57 'add' 'add_ln30_3' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i16.i32, i16 %trunc_ln29, i32 %temp1_3" [Arithmetic.cpp:32->Arithmetic.cpp:99]   --->   Operation 58 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln5 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %add_ln30_5, i16 0" [Arithmetic.cpp:32->Arithmetic.cpp:99]   --->   Operation 59 'bitconcatenate' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (3.10ns)   --->   "%add_ln98 = add i48 %trunc_ln5, i48 %tmp" [Arithmetic.cpp:98]   --->   Operation 60 'add' 'add_ln98' <Predicate = true> <Delay = 3.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%res_mult_shift_part = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %add_ln98, i32 32, i32 47" [Arithmetic.cpp:104]   --->   Operation 61 'partselect' 'res_mult_shift_part' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 3.52>
ST_8 : Operation 62 [1/1] (1.70ns)   --->   "%mod = mux i31 @_ssdm_op_Mux.ap_auto.3i31.i2, i31 1073750017, i31 1073815553, i31 1073872897, i2 %MOD_INDEX_read" [Arithmetic.cpp:113]   --->   Operation 62 'mux' 'mod' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%input2_low_4 = trunc i31 %mod" [Arithmetic.cpp:86]   --->   Operation 63 'trunc' 'input2_low_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%sum1_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %temp4_3, i32 %temp1_3" [Arithmetic.cpp:29->Arithmetic.cpp:99]   --->   Operation 64 'bitconcatenate' 'sum1_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%sum2_3 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i33.i16, i33 %add_ln30_3, i16 0" [Arithmetic.cpp:30->Arithmetic.cpp:99]   --->   Operation 65 'bitconcatenate' 'sum2_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln28_4 = zext i49 %sum2_3" [Arithmetic.cpp:28->Arithmetic.cpp:99]   --->   Operation 66 'zext' 'zext_ln28_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (3.52ns)   --->   "%res_mult_shift = add i64 %zext_ln28_4, i64 %sum1_3" [Arithmetic.cpp:32->Arithmetic.cpp:99]   --->   Operation 67 'add' 'res_mult_shift' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln17_6 = zext i16 %res_mult_shift_part" [Arithmetic.cpp:17->Arithmetic.cpp:105]   --->   Operation 68 'zext' 'zext_ln17_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%input2_high_4 = partselect i15 @_ssdm_op_PartSelect.i15.i31.i32.i32, i31 %mod, i32 16, i32 30" [Arithmetic.cpp:20->Arithmetic.cpp:105]   --->   Operation 69 'partselect' 'input2_high_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln20_4 = zext i15 %input2_high_4" [Arithmetic.cpp:20->Arithmetic.cpp:105]   --->   Operation 70 'zext' 'zext_ln20_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [3/3] (1.05ns) (grouped into DSP with root node add_ln30_4)   --->   "%temp2_4 = mul i31 %zext_ln17_6, i31 %zext_ln20_4" [Arithmetic.cpp:23->Arithmetic.cpp:105]   --->   Operation 71 'mul' 'temp2_4' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %res_mult_shift, i32 48, i32 63" [Arithmetic.cpp:24->Arithmetic.cpp:105]   --->   Operation 72 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 5.58>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln17_5 = zext i16 %res_mult_shift_part" [Arithmetic.cpp:17->Arithmetic.cpp:105]   --->   Operation 73 'zext' 'zext_ln17_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln19_4 = zext i16 %input2_low_4" [Arithmetic.cpp:19->Arithmetic.cpp:105]   --->   Operation 74 'zext' 'zext_ln19_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 75 [1/1] (5.58ns)   --->   "%temp1_4 = mul i32 %zext_ln17_5, i32 %zext_ln19_4" [Arithmetic.cpp:22->Arithmetic.cpp:105]   --->   Operation 75 'mul' 'temp1_4' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 76 [2/3] (1.05ns) (grouped into DSP with root node add_ln30_4)   --->   "%temp2_4 = mul i31 %zext_ln17_6, i31 %zext_ln20_4" [Arithmetic.cpp:23->Arithmetic.cpp:105]   --->   Operation 76 'mul' 'temp2_4' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i16 %trunc_ln6" [Arithmetic.cpp:24->Arithmetic.cpp:105]   --->   Operation 77 'zext' 'zext_ln24' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln24_2 = zext i16 %trunc_ln6" [Arithmetic.cpp:24->Arithmetic.cpp:105]   --->   Operation 78 'zext' 'zext_ln24_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 79 [1/1] (5.58ns)   --->   "%temp3_4 = mul i32 %zext_ln19_4, i32 %zext_ln24" [Arithmetic.cpp:24->Arithmetic.cpp:105]   --->   Operation 79 'mul' 'temp3_4' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 80 [1/1] (5.58ns)   --->   "%temp4_4 = mul i31 %zext_ln20_4, i31 %zext_ln24_2" [Arithmetic.cpp:25->Arithmetic.cpp:105]   --->   Operation 80 'mul' 'temp4_4' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.10>
ST_10 : Operation 81 [1/3] (0.00ns) (grouped into DSP with root node add_ln30_4)   --->   "%temp2_4 = mul i31 %zext_ln17_6, i31 %zext_ln20_4" [Arithmetic.cpp:23->Arithmetic.cpp:105]   --->   Operation 81 'mul' 'temp2_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 82 [1/1] (0.00ns) (grouped into DSP with root node add_ln30_4)   --->   "%zext_ln30_9 = zext i31 %temp2_4" [Arithmetic.cpp:30->Arithmetic.cpp:105]   --->   Operation 82 'zext' 'zext_ln30_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln30_10 = zext i32 %temp3_4" [Arithmetic.cpp:30->Arithmetic.cpp:105]   --->   Operation 83 'zext' 'zext_ln30_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 84 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln30_4 = add i33 %zext_ln30_9, i33 %zext_ln30_10" [Arithmetic.cpp:30->Arithmetic.cpp:105]   --->   Operation 84 'add' 'add_ln30_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 2.10>
ST_11 : Operation 85 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln30_4 = add i33 %zext_ln30_9, i33 %zext_ln30_10" [Arithmetic.cpp:30->Arithmetic.cpp:105]   --->   Operation 85 'add' 'add_ln30_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 5.30>
ST_12 : Operation 86 [1/1] (0.00ns)   --->   "%sum1_4 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i31.i32, i31 %temp4_4, i32 %temp1_4" [Arithmetic.cpp:29->Arithmetic.cpp:105]   --->   Operation 86 'bitconcatenate' 'sum1_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln28_5 = zext i63 %sum1_4" [Arithmetic.cpp:28->Arithmetic.cpp:105]   --->   Operation 87 'zext' 'zext_ln28_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 88 [1/1] (0.00ns)   --->   "%sum2_4 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i33.i16, i33 %add_ln30_4, i16 0" [Arithmetic.cpp:30->Arithmetic.cpp:105]   --->   Operation 88 'bitconcatenate' 'sum2_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln28_6 = zext i49 %sum2_4" [Arithmetic.cpp:28->Arithmetic.cpp:105]   --->   Operation 89 'zext' 'zext_ln28_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 90 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%res_shift = sub i64 %res_mult, i64 %zext_ln28_5" [Arithmetic.cpp:32->Arithmetic.cpp:105]   --->   Operation 90 'sub' 'res_shift' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 91 [1/1] (5.30ns) (root node of TernaryAdder)   --->   "%sub_ln109 = sub i64 %res_shift, i64 %zext_ln28_6" [Arithmetic.cpp:109]   --->   Operation 91 'sub' 'sub_ln109' <Predicate = true> <Delay = 5.30> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 4.21>
ST_13 : Operation 92 [1/1] (0.00ns)   --->   "%specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_27" [Arithmetic.cpp:86]   --->   Operation 92 'specpipeline' 'specpipeline_ln86' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln113 = zext i31 %mod" [Arithmetic.cpp:113]   --->   Operation 93 'zext' 'zext_ln113' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 94 [1/1] (3.52ns)   --->   "%sub_ln113 = sub i64 %sub_ln109, i64 %zext_ln113" [Arithmetic.cpp:113]   --->   Operation 94 'sub' 'sub_ln113' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln114_cast = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %mod, i1 0" [Arithmetic.cpp:114]   --->   Operation 95 'bitconcatenate' 'zext_ln114_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i32 %zext_ln114_cast" [Arithmetic.cpp:114]   --->   Operation 96 'zext' 'zext_ln114' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 97 [1/1] (3.52ns)   --->   "%sub_ln114 = sub i64 %sub_ln109, i64 %zext_ln114" [Arithmetic.cpp:114]   --->   Operation 97 'sub' 'sub_ln114' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln116_2)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sub_ln113, i32 63" [Arithmetic.cpp:116]   --->   Operation 98 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln116_2)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sub_ln114, i32 63" [Arithmetic.cpp:116]   --->   Operation 99 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln116_2)   --->   "%trunc_ln116 = trunc i64 %sub_ln109" [Arithmetic.cpp:116]   --->   Operation 100 'trunc' 'trunc_ln116' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln116_2)   --->   "%trunc_ln116_3 = trunc i64 %sub_ln113" [Arithmetic.cpp:116]   --->   Operation 101 'trunc' 'trunc_ln116_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln116_2)   --->   "%trunc_ln116_4 = trunc i64 %sub_ln114" [Arithmetic.cpp:116]   --->   Operation 102 'trunc' 'trunc_ln116_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln116_2)   --->   "%select_ln116 = select i1 %tmp_4, i32 %trunc_ln116_3, i32 %trunc_ln116_4" [Arithmetic.cpp:116]   --->   Operation 103 'select' 'select_ln116' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 104 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln116_2 = select i1 %tmp_3, i32 %trunc_ln116, i32 %select_ln116" [Arithmetic.cpp:116]   --->   Operation 104 'select' 'select_ln116_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 105 [1/1] (0.00ns)   --->   "%ret_ln118 = ret i32 %select_ln116_2" [Arithmetic.cpp:118]   --->   Operation 105 'ret' 'ret_ln118' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input1_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input2_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ MOD_INDEX]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
MOD_INDEX_read      (read          ) [ 01111111100000]
input2_val_read     (read          ) [ 00000000000000]
input1_val_read     (read          ) [ 00000000000000]
input2_low          (trunc         ) [ 00000000000000]
input1_low          (trunc         ) [ 01100000000000]
input1_high         (partselect    ) [ 00000000000000]
zext_ln18           (zext          ) [ 01110000000000]
zext_ln19           (zext          ) [ 01110000000000]
input2_high         (partselect    ) [ 01100000000000]
zext_ln17           (zext          ) [ 00000000000000]
zext_ln20           (zext          ) [ 00000000000000]
temp1               (mul           ) [ 01011100000000]
temp2               (mul           ) [ 01010000000000]
temp4               (mul           ) [ 01011100000000]
temp3               (mul           ) [ 00000000000000]
zext_ln30           (zext          ) [ 01001000000000]
zext_ln30_6         (zext          ) [ 01001000000000]
add_ln30            (add           ) [ 01000100000000]
m                   (mux           ) [ 00000000000000]
input2_low_3        (trunc         ) [ 01000010000000]
sum1                (bitconcatenate) [ 00000000000000]
sum2                (bitconcatenate) [ 00000000000000]
zext_ln28           (zext          ) [ 00000000000000]
res_mult            (add           ) [ 01000011111110]
input1_low_3        (partselect    ) [ 01000010000000]
input1_high_2       (partselect    ) [ 01000010000000]
input2_high_3       (partselect    ) [ 01000010000000]
zext_ln17_4         (zext          ) [ 00000000000000]
zext_ln18_2         (zext          ) [ 00000000000000]
zext_ln19_3         (zext          ) [ 00000000000000]
sext_ln20           (sext          ) [ 00000000000000]
zext_ln20_3         (zext          ) [ 00000000000000]
temp1_3             (mul           ) [ 01000001100000]
temp2_3             (mul           ) [ 01000001000000]
temp3_3             (mul           ) [ 01000001000000]
temp4_3             (mul           ) [ 01000001100000]
trunc_ln29          (trunc         ) [ 01000001000000]
zext_ln30_7         (zext          ) [ 00000000000000]
zext_ln30_8         (zext          ) [ 00000000000000]
add_ln30_5          (add           ) [ 00000000000000]
add_ln30_3          (add           ) [ 01000000100000]
tmp                 (bitconcatenate) [ 00000000000000]
trunc_ln5           (bitconcatenate) [ 00000000000000]
add_ln98            (add           ) [ 00000000000000]
res_mult_shift_part (partselect    ) [ 01000000110000]
mod                 (mux           ) [ 01000000011111]
input2_low_4        (trunc         ) [ 01000000010000]
sum1_3              (bitconcatenate) [ 00000000000000]
sum2_3              (bitconcatenate) [ 00000000000000]
zext_ln28_4         (zext          ) [ 00000000000000]
res_mult_shift      (add           ) [ 00000000000000]
zext_ln17_6         (zext          ) [ 01000000011000]
input2_high_4       (partselect    ) [ 00000000000000]
zext_ln20_4         (zext          ) [ 01000000011000]
trunc_ln6           (partselect    ) [ 01000000010000]
zext_ln17_5         (zext          ) [ 00000000000000]
zext_ln19_4         (zext          ) [ 00000000000000]
temp1_4             (mul           ) [ 01000000001110]
zext_ln24           (zext          ) [ 00000000000000]
zext_ln24_2         (zext          ) [ 00000000000000]
temp3_4             (mul           ) [ 01000000001000]
temp4_4             (mul           ) [ 01000000001110]
temp2_4             (mul           ) [ 00000000000000]
zext_ln30_9         (zext          ) [ 01000000000100]
zext_ln30_10        (zext          ) [ 01000000000100]
add_ln30_4          (add           ) [ 01000000000010]
sum1_4              (bitconcatenate) [ 00000000000000]
zext_ln28_5         (zext          ) [ 00000000000000]
sum2_4              (bitconcatenate) [ 00000000000000]
zext_ln28_6         (zext          ) [ 00000000000000]
res_shift           (sub           ) [ 00000000000000]
sub_ln109           (sub           ) [ 01000000000001]
specpipeline_ln86   (specpipeline  ) [ 00000000000000]
zext_ln113          (zext          ) [ 00000000000000]
sub_ln113           (sub           ) [ 00000000000000]
zext_ln114_cast     (bitconcatenate) [ 00000000000000]
zext_ln114          (zext          ) [ 00000000000000]
sub_ln114           (sub           ) [ 00000000000000]
tmp_3               (bitselect     ) [ 00000000000000]
tmp_4               (bitselect     ) [ 00000000000000]
trunc_ln116         (trunc         ) [ 00000000000000]
trunc_ln116_3       (trunc         ) [ 00000000000000]
trunc_ln116_4       (trunc         ) [ 00000000000000]
select_ln116        (select        ) [ 00000000000000]
select_ln116_2      (select        ) [ 00000000000000]
ret_ln118           (ret           ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input1_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input1_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input2_val">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input2_val"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="MOD_INDEX">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MOD_INDEX"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i20.i2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i49.i33.i16"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i20.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i48.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i48.i32.i16"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i48.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i31.i2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i63.i31.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="MOD_INDEX_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="2" slack="0"/>
<pin id="86" dir="0" index="1" bw="2" slack="0"/>
<pin id="87" dir="1" index="2" bw="2" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="MOD_INDEX_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="input2_val_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input2_val_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="input1_val_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input1_val_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="input2_low_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="input2_low/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="input1_low_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="input1_low/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="input1_high_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="16" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="0" index="2" bw="6" slack="0"/>
<pin id="114" dir="0" index="3" bw="6" slack="0"/>
<pin id="115" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="input1_high/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="zext_ln18_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="16" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="zext_ln19_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="16" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="input2_high_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="16" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="0" index="2" bw="6" slack="0"/>
<pin id="132" dir="0" index="3" bw="6" slack="0"/>
<pin id="133" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="input2_high/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="zext_ln17_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="16" slack="1"/>
<pin id="140" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="zext_ln20_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="16" slack="1"/>
<pin id="143" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="temp1_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="16" slack="1"/>
<pin id="146" dir="0" index="1" bw="16" slack="0"/>
<pin id="147" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="temp1/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="temp2_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="16" slack="0"/>
<pin id="151" dir="0" index="1" bw="16" slack="0"/>
<pin id="152" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="temp2/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="temp4_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="16" slack="0"/>
<pin id="157" dir="0" index="1" bw="16" slack="1"/>
<pin id="158" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="temp4/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="zext_ln30_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="1"/>
<pin id="162" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30/3 "/>
</bind>
</comp>

<comp id="163" class="1004" name="m_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="20" slack="0"/>
<pin id="165" dir="0" index="1" bw="17" slack="0"/>
<pin id="166" dir="0" index="2" bw="20" slack="0"/>
<pin id="167" dir="0" index="3" bw="20" slack="0"/>
<pin id="168" dir="0" index="4" bw="2" slack="4"/>
<pin id="169" dir="1" index="5" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="m/5 "/>
</bind>
</comp>

<comp id="174" class="1004" name="input2_low_3_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="20" slack="0"/>
<pin id="176" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="input2_low_3/5 "/>
</bind>
</comp>

<comp id="178" class="1004" name="sum1_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="64" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="3"/>
<pin id="181" dir="0" index="2" bw="32" slack="3"/>
<pin id="182" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sum1/5 "/>
</bind>
</comp>

<comp id="184" class="1004" name="sum2_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="49" slack="0"/>
<pin id="186" dir="0" index="1" bw="33" slack="1"/>
<pin id="187" dir="0" index="2" bw="1" slack="0"/>
<pin id="188" dir="1" index="3" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sum2/5 "/>
</bind>
</comp>

<comp id="191" class="1004" name="zext_ln28_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="49" slack="0"/>
<pin id="193" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/5 "/>
</bind>
</comp>

<comp id="195" class="1004" name="res_mult_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="64" slack="0"/>
<pin id="197" dir="0" index="1" bw="49" slack="0"/>
<pin id="198" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="res_mult/5 "/>
</bind>
</comp>

<comp id="201" class="1004" name="input1_low_3_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="16" slack="0"/>
<pin id="203" dir="0" index="1" bw="64" slack="0"/>
<pin id="204" dir="0" index="2" bw="6" slack="0"/>
<pin id="205" dir="0" index="3" bw="7" slack="0"/>
<pin id="206" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="input1_low_3/5 "/>
</bind>
</comp>

<comp id="211" class="1004" name="input1_high_2_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="16" slack="0"/>
<pin id="213" dir="0" index="1" bw="64" slack="0"/>
<pin id="214" dir="0" index="2" bw="7" slack="0"/>
<pin id="215" dir="0" index="3" bw="7" slack="0"/>
<pin id="216" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="input1_high_2/5 "/>
</bind>
</comp>

<comp id="221" class="1004" name="input2_high_3_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="4" slack="0"/>
<pin id="223" dir="0" index="1" bw="20" slack="0"/>
<pin id="224" dir="0" index="2" bw="6" slack="0"/>
<pin id="225" dir="0" index="3" bw="6" slack="0"/>
<pin id="226" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="input2_high_3/5 "/>
</bind>
</comp>

<comp id="231" class="1004" name="zext_ln17_4_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="16" slack="1"/>
<pin id="233" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_4/6 "/>
</bind>
</comp>

<comp id="234" class="1004" name="zext_ln18_2_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="16" slack="1"/>
<pin id="236" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_2/6 "/>
</bind>
</comp>

<comp id="237" class="1004" name="zext_ln19_3_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="16" slack="1"/>
<pin id="239" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_3/6 "/>
</bind>
</comp>

<comp id="240" class="1004" name="sext_ln20_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="4" slack="1"/>
<pin id="242" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln20/6 "/>
</bind>
</comp>

<comp id="243" class="1004" name="zext_ln20_3_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="4" slack="0"/>
<pin id="245" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20_3/6 "/>
</bind>
</comp>

<comp id="247" class="1004" name="temp1_3_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="16" slack="0"/>
<pin id="249" dir="0" index="1" bw="16" slack="0"/>
<pin id="250" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="temp1_3/6 "/>
</bind>
</comp>

<comp id="253" class="1004" name="temp2_3_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="16" slack="0"/>
<pin id="255" dir="0" index="1" bw="16" slack="0"/>
<pin id="256" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="temp2_3/6 "/>
</bind>
</comp>

<comp id="259" class="1004" name="temp3_3_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="16" slack="0"/>
<pin id="261" dir="0" index="1" bw="16" slack="0"/>
<pin id="262" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="temp3_3/6 "/>
</bind>
</comp>

<comp id="265" class="1004" name="temp4_3_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="16" slack="0"/>
<pin id="267" dir="0" index="1" bw="16" slack="0"/>
<pin id="268" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="temp4_3/6 "/>
</bind>
</comp>

<comp id="271" class="1004" name="trunc_ln29_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="0"/>
<pin id="273" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29/6 "/>
</bind>
</comp>

<comp id="275" class="1004" name="zext_ln30_7_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="1"/>
<pin id="277" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_7/7 "/>
</bind>
</comp>

<comp id="278" class="1004" name="zext_ln30_8_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="1"/>
<pin id="280" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_8/7 "/>
</bind>
</comp>

<comp id="281" class="1004" name="add_ln30_5_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="1"/>
<pin id="283" dir="0" index="1" bw="32" slack="1"/>
<pin id="284" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_5/7 "/>
</bind>
</comp>

<comp id="285" class="1004" name="add_ln30_3_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="0"/>
<pin id="287" dir="0" index="1" bw="32" slack="0"/>
<pin id="288" dir="1" index="2" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_3/7 "/>
</bind>
</comp>

<comp id="291" class="1004" name="tmp_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="48" slack="0"/>
<pin id="293" dir="0" index="1" bw="16" slack="1"/>
<pin id="294" dir="0" index="2" bw="32" slack="1"/>
<pin id="295" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/7 "/>
</bind>
</comp>

<comp id="297" class="1004" name="trunc_ln5_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="48" slack="0"/>
<pin id="299" dir="0" index="1" bw="32" slack="0"/>
<pin id="300" dir="0" index="2" bw="1" slack="0"/>
<pin id="301" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln5/7 "/>
</bind>
</comp>

<comp id="305" class="1004" name="add_ln98_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="48" slack="0"/>
<pin id="307" dir="0" index="1" bw="48" slack="0"/>
<pin id="308" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln98/7 "/>
</bind>
</comp>

<comp id="311" class="1004" name="res_mult_shift_part_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="16" slack="0"/>
<pin id="313" dir="0" index="1" bw="48" slack="0"/>
<pin id="314" dir="0" index="2" bw="7" slack="0"/>
<pin id="315" dir="0" index="3" bw="7" slack="0"/>
<pin id="316" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="res_mult_shift_part/7 "/>
</bind>
</comp>

<comp id="321" class="1004" name="mod_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="31" slack="0"/>
<pin id="323" dir="0" index="1" bw="31" slack="0"/>
<pin id="324" dir="0" index="2" bw="31" slack="0"/>
<pin id="325" dir="0" index="3" bw="31" slack="0"/>
<pin id="326" dir="0" index="4" bw="2" slack="7"/>
<pin id="327" dir="1" index="5" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="mod/8 "/>
</bind>
</comp>

<comp id="332" class="1004" name="input2_low_4_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="31" slack="0"/>
<pin id="334" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="input2_low_4/8 "/>
</bind>
</comp>

<comp id="336" class="1004" name="sum1_3_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="64" slack="0"/>
<pin id="338" dir="0" index="1" bw="32" slack="2"/>
<pin id="339" dir="0" index="2" bw="32" slack="2"/>
<pin id="340" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sum1_3/8 "/>
</bind>
</comp>

<comp id="342" class="1004" name="sum2_3_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="49" slack="0"/>
<pin id="344" dir="0" index="1" bw="33" slack="1"/>
<pin id="345" dir="0" index="2" bw="1" slack="0"/>
<pin id="346" dir="1" index="3" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sum2_3/8 "/>
</bind>
</comp>

<comp id="349" class="1004" name="zext_ln28_4_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="49" slack="0"/>
<pin id="351" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_4/8 "/>
</bind>
</comp>

<comp id="353" class="1004" name="res_mult_shift_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="49" slack="0"/>
<pin id="355" dir="0" index="1" bw="64" slack="0"/>
<pin id="356" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="res_mult_shift/8 "/>
</bind>
</comp>

<comp id="359" class="1004" name="zext_ln17_6_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="16" slack="1"/>
<pin id="361" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_6/8 "/>
</bind>
</comp>

<comp id="362" class="1004" name="input2_high_4_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="15" slack="0"/>
<pin id="364" dir="0" index="1" bw="31" slack="0"/>
<pin id="365" dir="0" index="2" bw="6" slack="0"/>
<pin id="366" dir="0" index="3" bw="6" slack="0"/>
<pin id="367" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="input2_high_4/8 "/>
</bind>
</comp>

<comp id="372" class="1004" name="zext_ln20_4_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="15" slack="0"/>
<pin id="374" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20_4/8 "/>
</bind>
</comp>

<comp id="376" class="1004" name="trunc_ln6_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="16" slack="0"/>
<pin id="378" dir="0" index="1" bw="64" slack="0"/>
<pin id="379" dir="0" index="2" bw="7" slack="0"/>
<pin id="380" dir="0" index="3" bw="7" slack="0"/>
<pin id="381" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln6/8 "/>
</bind>
</comp>

<comp id="386" class="1004" name="zext_ln17_5_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="16" slack="2"/>
<pin id="388" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_5/9 "/>
</bind>
</comp>

<comp id="389" class="1004" name="zext_ln19_4_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="16" slack="1"/>
<pin id="391" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_4/9 "/>
</bind>
</comp>

<comp id="392" class="1004" name="temp1_4_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="16" slack="0"/>
<pin id="394" dir="0" index="1" bw="16" slack="0"/>
<pin id="395" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="temp1_4/9 "/>
</bind>
</comp>

<comp id="398" class="1004" name="zext_ln24_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="16" slack="1"/>
<pin id="400" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/9 "/>
</bind>
</comp>

<comp id="401" class="1004" name="zext_ln24_2_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="16" slack="1"/>
<pin id="403" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_2/9 "/>
</bind>
</comp>

<comp id="404" class="1004" name="temp3_4_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="16" slack="0"/>
<pin id="406" dir="0" index="1" bw="16" slack="0"/>
<pin id="407" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="temp3_4/9 "/>
</bind>
</comp>

<comp id="410" class="1004" name="temp4_4_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="15" slack="1"/>
<pin id="412" dir="0" index="1" bw="16" slack="0"/>
<pin id="413" dir="1" index="2" bw="31" slack="3"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="temp4_4/9 "/>
</bind>
</comp>

<comp id="415" class="1004" name="zext_ln30_10_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="1"/>
<pin id="417" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_10/10 "/>
</bind>
</comp>

<comp id="418" class="1004" name="sum1_4_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="63" slack="0"/>
<pin id="420" dir="0" index="1" bw="31" slack="3"/>
<pin id="421" dir="0" index="2" bw="32" slack="3"/>
<pin id="422" dir="1" index="3" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sum1_4/12 "/>
</bind>
</comp>

<comp id="424" class="1004" name="zext_ln28_5_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="63" slack="0"/>
<pin id="426" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_5/12 "/>
</bind>
</comp>

<comp id="428" class="1004" name="sum2_4_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="49" slack="0"/>
<pin id="430" dir="0" index="1" bw="33" slack="1"/>
<pin id="431" dir="0" index="2" bw="1" slack="0"/>
<pin id="432" dir="1" index="3" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sum2_4/12 "/>
</bind>
</comp>

<comp id="435" class="1004" name="zext_ln28_6_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="49" slack="0"/>
<pin id="437" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_6/12 "/>
</bind>
</comp>

<comp id="439" class="1004" name="res_shift_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="64" slack="7"/>
<pin id="441" dir="0" index="1" bw="63" slack="0"/>
<pin id="442" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="res_shift/12 "/>
</bind>
</comp>

<comp id="444" class="1004" name="sub_ln109_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="64" slack="0"/>
<pin id="446" dir="0" index="1" bw="49" slack="0"/>
<pin id="447" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln109/12 "/>
</bind>
</comp>

<comp id="450" class="1004" name="zext_ln113_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="31" slack="5"/>
<pin id="452" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln113/13 "/>
</bind>
</comp>

<comp id="453" class="1004" name="sub_ln113_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="64" slack="1"/>
<pin id="455" dir="0" index="1" bw="31" slack="0"/>
<pin id="456" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln113/13 "/>
</bind>
</comp>

<comp id="458" class="1004" name="zext_ln114_cast_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="0"/>
<pin id="460" dir="0" index="1" bw="31" slack="5"/>
<pin id="461" dir="0" index="2" bw="1" slack="0"/>
<pin id="462" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln114_cast/13 "/>
</bind>
</comp>

<comp id="465" class="1004" name="zext_ln114_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="0"/>
<pin id="467" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114/13 "/>
</bind>
</comp>

<comp id="469" class="1004" name="sub_ln114_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="64" slack="1"/>
<pin id="471" dir="0" index="1" bw="32" slack="0"/>
<pin id="472" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln114/13 "/>
</bind>
</comp>

<comp id="474" class="1004" name="tmp_3_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="0"/>
<pin id="476" dir="0" index="1" bw="64" slack="0"/>
<pin id="477" dir="0" index="2" bw="7" slack="0"/>
<pin id="478" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/13 "/>
</bind>
</comp>

<comp id="482" class="1004" name="tmp_4_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="0"/>
<pin id="484" dir="0" index="1" bw="64" slack="0"/>
<pin id="485" dir="0" index="2" bw="7" slack="0"/>
<pin id="486" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/13 "/>
</bind>
</comp>

<comp id="490" class="1004" name="trunc_ln116_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="64" slack="1"/>
<pin id="492" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln116/13 "/>
</bind>
</comp>

<comp id="493" class="1004" name="trunc_ln116_3_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="64" slack="0"/>
<pin id="495" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln116_3/13 "/>
</bind>
</comp>

<comp id="497" class="1004" name="trunc_ln116_4_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="64" slack="0"/>
<pin id="499" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln116_4/13 "/>
</bind>
</comp>

<comp id="501" class="1004" name="select_ln116_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="1" slack="0"/>
<pin id="503" dir="0" index="1" bw="32" slack="0"/>
<pin id="504" dir="0" index="2" bw="32" slack="0"/>
<pin id="505" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln116/13 "/>
</bind>
</comp>

<comp id="509" class="1004" name="select_ln116_2_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="1" slack="0"/>
<pin id="511" dir="0" index="1" bw="32" slack="0"/>
<pin id="512" dir="0" index="2" bw="32" slack="0"/>
<pin id="513" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln116_2/13 "/>
</bind>
</comp>

<comp id="517" class="1007" name="grp_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="16" slack="0"/>
<pin id="519" dir="0" index="1" bw="16" slack="0"/>
<pin id="520" dir="0" index="2" bw="32" slack="0"/>
<pin id="521" dir="1" index="3" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="temp3/1 zext_ln30_6/3 add_ln30/3 "/>
</bind>
</comp>

<comp id="525" class="1007" name="grp_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="16" slack="0"/>
<pin id="527" dir="0" index="1" bw="15" slack="0"/>
<pin id="528" dir="0" index="2" bw="32" slack="0"/>
<pin id="529" dir="1" index="3" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="temp2_4/8 zext_ln30_9/10 add_ln30_4/10 "/>
</bind>
</comp>

<comp id="533" class="1005" name="MOD_INDEX_read_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="2" slack="4"/>
<pin id="535" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="MOD_INDEX_read "/>
</bind>
</comp>

<comp id="539" class="1005" name="input1_low_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="16" slack="1"/>
<pin id="541" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input1_low "/>
</bind>
</comp>

<comp id="544" class="1005" name="zext_ln18_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="32" slack="1"/>
<pin id="546" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln18 "/>
</bind>
</comp>

<comp id="550" class="1005" name="zext_ln19_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="32" slack="1"/>
<pin id="552" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln19 "/>
</bind>
</comp>

<comp id="556" class="1005" name="input2_high_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="16" slack="1"/>
<pin id="558" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input2_high "/>
</bind>
</comp>

<comp id="561" class="1005" name="temp1_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="32" slack="3"/>
<pin id="563" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="temp1 "/>
</bind>
</comp>

<comp id="566" class="1005" name="temp2_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="32" slack="1"/>
<pin id="568" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp2 "/>
</bind>
</comp>

<comp id="571" class="1005" name="temp4_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="32" slack="3"/>
<pin id="573" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="temp4 "/>
</bind>
</comp>

<comp id="576" class="1005" name="zext_ln30_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="33" slack="1"/>
<pin id="578" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln30 "/>
</bind>
</comp>

<comp id="581" class="1005" name="add_ln30_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="33" slack="1"/>
<pin id="583" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="add_ln30 "/>
</bind>
</comp>

<comp id="586" class="1005" name="input2_low_3_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="16" slack="1"/>
<pin id="588" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input2_low_3 "/>
</bind>
</comp>

<comp id="591" class="1005" name="res_mult_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="64" slack="7"/>
<pin id="593" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="res_mult "/>
</bind>
</comp>

<comp id="596" class="1005" name="input1_low_3_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="16" slack="1"/>
<pin id="598" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input1_low_3 "/>
</bind>
</comp>

<comp id="601" class="1005" name="input1_high_2_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="16" slack="1"/>
<pin id="603" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input1_high_2 "/>
</bind>
</comp>

<comp id="606" class="1005" name="input2_high_3_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="4" slack="1"/>
<pin id="608" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input2_high_3 "/>
</bind>
</comp>

<comp id="611" class="1005" name="temp1_3_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="32" slack="1"/>
<pin id="613" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp1_3 "/>
</bind>
</comp>

<comp id="617" class="1005" name="temp2_3_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="32" slack="1"/>
<pin id="619" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp2_3 "/>
</bind>
</comp>

<comp id="623" class="1005" name="temp3_3_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="32" slack="1"/>
<pin id="625" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp3_3 "/>
</bind>
</comp>

<comp id="629" class="1005" name="temp4_3_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="32" slack="2"/>
<pin id="631" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="temp4_3 "/>
</bind>
</comp>

<comp id="634" class="1005" name="trunc_ln29_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="16" slack="1"/>
<pin id="636" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln29 "/>
</bind>
</comp>

<comp id="639" class="1005" name="add_ln30_3_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="33" slack="1"/>
<pin id="641" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="add_ln30_3 "/>
</bind>
</comp>

<comp id="644" class="1005" name="res_mult_shift_part_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="16" slack="1"/>
<pin id="646" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="res_mult_shift_part "/>
</bind>
</comp>

<comp id="650" class="1005" name="mod_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="31" slack="5"/>
<pin id="652" dir="1" index="1" bw="31" slack="5"/>
</pin_list>
<bind>
<opset="mod "/>
</bind>
</comp>

<comp id="656" class="1005" name="input2_low_4_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="16" slack="1"/>
<pin id="658" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input2_low_4 "/>
</bind>
</comp>

<comp id="661" class="1005" name="zext_ln17_6_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="31" slack="1"/>
<pin id="663" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln17_6 "/>
</bind>
</comp>

<comp id="666" class="1005" name="zext_ln20_4_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="31" slack="1"/>
<pin id="668" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln20_4 "/>
</bind>
</comp>

<comp id="672" class="1005" name="trunc_ln6_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="16" slack="1"/>
<pin id="674" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln6 "/>
</bind>
</comp>

<comp id="678" class="1005" name="temp1_4_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="32" slack="3"/>
<pin id="680" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="temp1_4 "/>
</bind>
</comp>

<comp id="683" class="1005" name="temp3_4_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="32" slack="1"/>
<pin id="685" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp3_4 "/>
</bind>
</comp>

<comp id="688" class="1005" name="temp4_4_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="31" slack="3"/>
<pin id="690" dir="1" index="1" bw="31" slack="3"/>
</pin_list>
<bind>
<opset="temp4_4 "/>
</bind>
</comp>

<comp id="693" class="1005" name="zext_ln30_10_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="33" slack="1"/>
<pin id="695" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln30_10 "/>
</bind>
</comp>

<comp id="698" class="1005" name="add_ln30_4_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="33" slack="1"/>
<pin id="700" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="add_ln30_4 "/>
</bind>
</comp>

<comp id="703" class="1005" name="sub_ln109_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="64" slack="1"/>
<pin id="705" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln109 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="88"><net_src comp="6" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="8" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="8" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="105"><net_src comp="90" pin="2"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="96" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="116"><net_src comp="10" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="96" pin="2"/><net_sink comp="110" pin=1"/></net>

<net id="118"><net_src comp="12" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="119"><net_src comp="14" pin="0"/><net_sink comp="110" pin=3"/></net>

<net id="123"><net_src comp="110" pin="4"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="102" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="10" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="90" pin="2"/><net_sink comp="128" pin=1"/></net>

<net id="136"><net_src comp="12" pin="0"/><net_sink comp="128" pin=2"/></net>

<net id="137"><net_src comp="14" pin="0"/><net_sink comp="128" pin=3"/></net>

<net id="148"><net_src comp="138" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="153"><net_src comp="141" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="138" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="159"><net_src comp="141" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="170"><net_src comp="16" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="171"><net_src comp="18" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="172"><net_src comp="20" pin="0"/><net_sink comp="163" pin=2"/></net>

<net id="173"><net_src comp="22" pin="0"/><net_sink comp="163" pin=3"/></net>

<net id="177"><net_src comp="163" pin="5"/><net_sink comp="174" pin=0"/></net>

<net id="183"><net_src comp="24" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="189"><net_src comp="26" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="28" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="194"><net_src comp="184" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="199"><net_src comp="178" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="191" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="207"><net_src comp="30" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="195" pin="2"/><net_sink comp="201" pin=1"/></net>

<net id="209"><net_src comp="32" pin="0"/><net_sink comp="201" pin=2"/></net>

<net id="210"><net_src comp="34" pin="0"/><net_sink comp="201" pin=3"/></net>

<net id="217"><net_src comp="30" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="218"><net_src comp="195" pin="2"/><net_sink comp="211" pin=1"/></net>

<net id="219"><net_src comp="36" pin="0"/><net_sink comp="211" pin=2"/></net>

<net id="220"><net_src comp="38" pin="0"/><net_sink comp="211" pin=3"/></net>

<net id="227"><net_src comp="40" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="228"><net_src comp="163" pin="5"/><net_sink comp="221" pin=1"/></net>

<net id="229"><net_src comp="12" pin="0"/><net_sink comp="221" pin=2"/></net>

<net id="230"><net_src comp="42" pin="0"/><net_sink comp="221" pin=3"/></net>

<net id="246"><net_src comp="240" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="251"><net_src comp="231" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="237" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="257"><net_src comp="231" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="243" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="263"><net_src comp="234" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="237" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="269"><net_src comp="234" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="243" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="274"><net_src comp="265" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="289"><net_src comp="275" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="278" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="296"><net_src comp="44" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="302"><net_src comp="46" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="281" pin="2"/><net_sink comp="297" pin=1"/></net>

<net id="304"><net_src comp="28" pin="0"/><net_sink comp="297" pin=2"/></net>

<net id="309"><net_src comp="297" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="291" pin="3"/><net_sink comp="305" pin=1"/></net>

<net id="317"><net_src comp="48" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="318"><net_src comp="305" pin="2"/><net_sink comp="311" pin=1"/></net>

<net id="319"><net_src comp="50" pin="0"/><net_sink comp="311" pin=2"/></net>

<net id="320"><net_src comp="52" pin="0"/><net_sink comp="311" pin=3"/></net>

<net id="328"><net_src comp="54" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="329"><net_src comp="56" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="330"><net_src comp="58" pin="0"/><net_sink comp="321" pin=2"/></net>

<net id="331"><net_src comp="60" pin="0"/><net_sink comp="321" pin=3"/></net>

<net id="335"><net_src comp="321" pin="5"/><net_sink comp="332" pin=0"/></net>

<net id="341"><net_src comp="24" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="347"><net_src comp="26" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="348"><net_src comp="28" pin="0"/><net_sink comp="342" pin=2"/></net>

<net id="352"><net_src comp="342" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="357"><net_src comp="349" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="336" pin="3"/><net_sink comp="353" pin=1"/></net>

<net id="368"><net_src comp="62" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="369"><net_src comp="321" pin="5"/><net_sink comp="362" pin=1"/></net>

<net id="370"><net_src comp="12" pin="0"/><net_sink comp="362" pin=2"/></net>

<net id="371"><net_src comp="32" pin="0"/><net_sink comp="362" pin=3"/></net>

<net id="375"><net_src comp="362" pin="4"/><net_sink comp="372" pin=0"/></net>

<net id="382"><net_src comp="30" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="353" pin="2"/><net_sink comp="376" pin=1"/></net>

<net id="384"><net_src comp="64" pin="0"/><net_sink comp="376" pin=2"/></net>

<net id="385"><net_src comp="66" pin="0"/><net_sink comp="376" pin=3"/></net>

<net id="396"><net_src comp="386" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="389" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="408"><net_src comp="389" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="398" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="414"><net_src comp="401" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="423"><net_src comp="68" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="427"><net_src comp="418" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="433"><net_src comp="26" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="434"><net_src comp="28" pin="0"/><net_sink comp="428" pin=2"/></net>

<net id="438"><net_src comp="428" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="443"><net_src comp="424" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="448"><net_src comp="439" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="435" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="457"><net_src comp="450" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="463"><net_src comp="78" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="464"><net_src comp="80" pin="0"/><net_sink comp="458" pin=2"/></net>

<net id="468"><net_src comp="458" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="473"><net_src comp="465" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="479"><net_src comp="82" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="480"><net_src comp="453" pin="2"/><net_sink comp="474" pin=1"/></net>

<net id="481"><net_src comp="66" pin="0"/><net_sink comp="474" pin=2"/></net>

<net id="487"><net_src comp="82" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="488"><net_src comp="469" pin="2"/><net_sink comp="482" pin=1"/></net>

<net id="489"><net_src comp="66" pin="0"/><net_sink comp="482" pin=2"/></net>

<net id="496"><net_src comp="453" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="500"><net_src comp="469" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="506"><net_src comp="482" pin="3"/><net_sink comp="501" pin=0"/></net>

<net id="507"><net_src comp="493" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="508"><net_src comp="497" pin="1"/><net_sink comp="501" pin=2"/></net>

<net id="514"><net_src comp="474" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="515"><net_src comp="490" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="516"><net_src comp="501" pin="3"/><net_sink comp="509" pin=2"/></net>

<net id="522"><net_src comp="124" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="523"><net_src comp="120" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="524"><net_src comp="160" pin="1"/><net_sink comp="517" pin=2"/></net>

<net id="530"><net_src comp="359" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="531"><net_src comp="372" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="532"><net_src comp="415" pin="1"/><net_sink comp="525" pin=2"/></net>

<net id="536"><net_src comp="84" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="163" pin=4"/></net>

<net id="538"><net_src comp="533" pin="1"/><net_sink comp="321" pin=4"/></net>

<net id="542"><net_src comp="106" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="547"><net_src comp="120" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="549"><net_src comp="544" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="553"><net_src comp="124" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="555"><net_src comp="550" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="559"><net_src comp="128" pin="4"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="564"><net_src comp="144" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="569"><net_src comp="149" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="574"><net_src comp="155" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="579"><net_src comp="160" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="584"><net_src comp="517" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="589"><net_src comp="174" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="594"><net_src comp="195" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="599"><net_src comp="201" pin="4"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="604"><net_src comp="211" pin="4"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="609"><net_src comp="221" pin="4"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="614"><net_src comp="247" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="616"><net_src comp="611" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="620"><net_src comp="253" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="622"><net_src comp="617" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="626"><net_src comp="259" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="628"><net_src comp="623" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="632"><net_src comp="265" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="637"><net_src comp="271" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="642"><net_src comp="285" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="647"><net_src comp="311" pin="4"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="649"><net_src comp="644" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="653"><net_src comp="321" pin="5"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="655"><net_src comp="650" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="659"><net_src comp="332" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="664"><net_src comp="359" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="669"><net_src comp="372" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="671"><net_src comp="666" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="675"><net_src comp="376" pin="4"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="677"><net_src comp="672" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="681"><net_src comp="392" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="418" pin=2"/></net>

<net id="686"><net_src comp="404" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="691"><net_src comp="410" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="696"><net_src comp="415" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="701"><net_src comp="525" pin="3"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="706"><net_src comp="444" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="708"><net_src comp="703" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="709"><net_src comp="703" pin="1"/><net_sink comp="490" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: MUL_MOD : input1_val | {1 }
	Port: MUL_MOD : input2_val | {1 }
	Port: MUL_MOD : MOD_INDEX | {1 }
  - Chain level:
	State 1
		zext_ln18 : 1
		zext_ln19 : 1
		temp3 : 2
	State 2
		temp1 : 1
		temp2 : 1
		temp4 : 1
	State 3
		zext_ln30_6 : 1
		add_ln30 : 2
	State 4
	State 5
		input2_low_3 : 1
		zext_ln28 : 1
		res_mult : 2
		input1_low_3 : 3
		input1_high_2 : 3
		input2_high_3 : 1
	State 6
		zext_ln20_3 : 1
		temp1_3 : 1
		temp2_3 : 2
		temp3_3 : 1
		temp4_3 : 2
		trunc_ln29 : 3
	State 7
		add_ln30_3 : 1
		trunc_ln5 : 1
		add_ln98 : 2
		res_mult_shift_part : 3
	State 8
		input2_low_4 : 1
		zext_ln28_4 : 1
		res_mult_shift : 2
		input2_high_4 : 1
		zext_ln20_4 : 2
		temp2_4 : 3
		trunc_ln6 : 3
	State 9
		temp1_4 : 1
		temp3_4 : 1
		temp4_4 : 1
	State 10
		zext_ln30_9 : 1
		add_ln30_4 : 2
	State 11
	State 12
		zext_ln28_5 : 1
		zext_ln28_6 : 1
		res_shift : 2
		sub_ln109 : 3
	State 13
		sub_ln113 : 1
		zext_ln114 : 1
		sub_ln114 : 2
		tmp_3 : 2
		tmp_4 : 3
		trunc_ln116_3 : 2
		trunc_ln116_4 : 3
		select_ln116 : 4
		select_ln116_2 : 5
		ret_ln118 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |       res_mult_fu_195      |    0    |    0    |    71   |
|          |      add_ln30_5_fu_281     |    0    |    0    |    39   |
|    add   |      add_ln30_3_fu_285     |    0    |    0    |    39   |
|          |       add_ln98_fu_305      |    0    |    0    |    55   |
|          |    res_mult_shift_fu_353   |    0    |    0    |    71   |
|----------|----------------------------|---------|---------|---------|
|          |      res_shift_fu_439      |    0    |    0    |    64   |
|    sub   |      sub_ln109_fu_444      |    0    |    0    |    64   |
|          |      sub_ln113_fu_453      |    0    |    0    |    71   |
|          |      sub_ln114_fu_469      |    0    |    0    |    71   |
|----------|----------------------------|---------|---------|---------|
|          |        temp1_fu_144        |    1    |    0    |    6    |
|          |        temp2_fu_149        |    1    |    0    |    6    |
|          |        temp4_fu_155        |    1    |    0    |    6    |
|          |       temp1_3_fu_247       |    1    |    0    |    6    |
|    mul   |       temp2_3_fu_253       |    1    |    0    |    6    |
|          |       temp3_3_fu_259       |    1    |    0    |    6    |
|          |       temp4_3_fu_265       |    1    |    0    |    6    |
|          |       temp1_4_fu_392       |    1    |    0    |    6    |
|          |       temp3_4_fu_404       |    1    |    0    |    6    |
|          |       temp4_4_fu_410       |    1    |    0    |    6    |
|----------|----------------------------|---------|---------|---------|
|  select  |     select_ln116_fu_501    |    0    |    0    |    32   |
|          |    select_ln116_2_fu_509   |    0    |    0    |    32   |
|----------|----------------------------|---------|---------|---------|
|    mux   |          m_fu_163          |    0    |    0    |    14   |
|          |         mod_fu_321         |    0    |    0    |    14   |
|----------|----------------------------|---------|---------|---------|
|  muladd  |         grp_fu_517         |    1    |    0    |    0    |
|          |         grp_fu_525         |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |  MOD_INDEX_read_read_fu_84 |    0    |    0    |    0    |
|   read   | input2_val_read_read_fu_90 |    0    |    0    |    0    |
|          | input1_val_read_read_fu_96 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      input2_low_fu_102     |    0    |    0    |    0    |
|          |      input1_low_fu_106     |    0    |    0    |    0    |
|          |     input2_low_3_fu_174    |    0    |    0    |    0    |
|   trunc  |      trunc_ln29_fu_271     |    0    |    0    |    0    |
|          |     input2_low_4_fu_332    |    0    |    0    |    0    |
|          |     trunc_ln116_fu_490     |    0    |    0    |    0    |
|          |    trunc_ln116_3_fu_493    |    0    |    0    |    0    |
|          |    trunc_ln116_4_fu_497    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |     input1_high_fu_110     |    0    |    0    |    0    |
|          |     input2_high_fu_128     |    0    |    0    |    0    |
|          |     input1_low_3_fu_201    |    0    |    0    |    0    |
|partselect|    input1_high_2_fu_211    |    0    |    0    |    0    |
|          |    input2_high_3_fu_221    |    0    |    0    |    0    |
|          | res_mult_shift_part_fu_311 |    0    |    0    |    0    |
|          |    input2_high_4_fu_362    |    0    |    0    |    0    |
|          |      trunc_ln6_fu_376      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      zext_ln18_fu_120      |    0    |    0    |    0    |
|          |      zext_ln19_fu_124      |    0    |    0    |    0    |
|          |      zext_ln17_fu_138      |    0    |    0    |    0    |
|          |      zext_ln20_fu_141      |    0    |    0    |    0    |
|          |      zext_ln30_fu_160      |    0    |    0    |    0    |
|          |      zext_ln28_fu_191      |    0    |    0    |    0    |
|          |     zext_ln17_4_fu_231     |    0    |    0    |    0    |
|          |     zext_ln18_2_fu_234     |    0    |    0    |    0    |
|          |     zext_ln19_3_fu_237     |    0    |    0    |    0    |
|          |     zext_ln20_3_fu_243     |    0    |    0    |    0    |
|          |     zext_ln30_7_fu_275     |    0    |    0    |    0    |
|   zext   |     zext_ln30_8_fu_278     |    0    |    0    |    0    |
|          |     zext_ln28_4_fu_349     |    0    |    0    |    0    |
|          |     zext_ln17_6_fu_359     |    0    |    0    |    0    |
|          |     zext_ln20_4_fu_372     |    0    |    0    |    0    |
|          |     zext_ln17_5_fu_386     |    0    |    0    |    0    |
|          |     zext_ln19_4_fu_389     |    0    |    0    |    0    |
|          |      zext_ln24_fu_398      |    0    |    0    |    0    |
|          |     zext_ln24_2_fu_401     |    0    |    0    |    0    |
|          |     zext_ln30_10_fu_415    |    0    |    0    |    0    |
|          |     zext_ln28_5_fu_424     |    0    |    0    |    0    |
|          |     zext_ln28_6_fu_435     |    0    |    0    |    0    |
|          |      zext_ln113_fu_450     |    0    |    0    |    0    |
|          |      zext_ln114_fu_465     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |         sum1_fu_178        |    0    |    0    |    0    |
|          |         sum2_fu_184        |    0    |    0    |    0    |
|          |         tmp_fu_291         |    0    |    0    |    0    |
|          |      trunc_ln5_fu_297      |    0    |    0    |    0    |
|bitconcatenate|        sum1_3_fu_336       |    0    |    0    |    0    |
|          |        sum2_3_fu_342       |    0    |    0    |    0    |
|          |        sum1_4_fu_418       |    0    |    0    |    0    |
|          |        sum2_4_fu_428       |    0    |    0    |    0    |
|          |   zext_ln114_cast_fu_458   |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   sext   |      sext_ln20_fu_240      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
| bitselect|        tmp_3_fu_474        |    0    |    0    |    0    |
|          |        tmp_4_fu_482        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    12   |    0    |   697   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|   MOD_INDEX_read_reg_533  |    2   |
|     add_ln30_3_reg_639    |   33   |
|     add_ln30_4_reg_698    |   33   |
|      add_ln30_reg_581     |   33   |
|   input1_high_2_reg_601   |   16   |
|    input1_low_3_reg_596   |   16   |
|     input1_low_reg_539    |   16   |
|   input2_high_3_reg_606   |    4   |
|    input2_high_reg_556    |   16   |
|    input2_low_3_reg_586   |   16   |
|    input2_low_4_reg_656   |   16   |
|        mod_reg_650        |   31   |
|      res_mult_reg_591     |   64   |
|res_mult_shift_part_reg_644|   16   |
|     sub_ln109_reg_703     |   64   |
|      temp1_3_reg_611      |   32   |
|      temp1_4_reg_678      |   32   |
|       temp1_reg_561       |   32   |
|      temp2_3_reg_617      |   32   |
|       temp2_reg_566       |   32   |
|      temp3_3_reg_623      |   32   |
|      temp3_4_reg_683      |   32   |
|      temp4_3_reg_629      |   32   |
|      temp4_4_reg_688      |   31   |
|       temp4_reg_571       |   32   |
|     trunc_ln29_reg_634    |   16   |
|     trunc_ln6_reg_672     |   16   |
|    zext_ln17_6_reg_661    |   31   |
|     zext_ln18_reg_544     |   32   |
|     zext_ln19_reg_550     |   32   |
|    zext_ln20_4_reg_666    |   31   |
|    zext_ln30_10_reg_693   |   33   |
|     zext_ln30_reg_576     |   33   |
+---------------------------+--------+
|           Total           |   919  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_517 |  p0  |   3  |  16  |   48   ||    14   |
| grp_fu_517 |  p1  |   2  |  16  |   32   ||    9    |
| grp_fu_525 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_525 |  p1  |   3  |  15  |   45   ||    14   |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   157  ||  6.5906 ||    46   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   12   |    -   |    0   |   697  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   46   |
|  Register |    -   |    -   |   919  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   12   |    6   |   919  |   743  |
+-----------+--------+--------+--------+--------+
