// -----------------------------------------------------------------------------
// $Id: psis011_cmn_regif.h,v 1.5 2017/12/07 02:00:02 chanle Exp $
//
// Copyright(c) 2017 Renesas Electronics Corporation
// Copyright(c) 2017 Renesas Design Vietnam Co., Ltd.
// RENESAS ELECTRONICS CONFIDENTIAL AND PROPRIETARY.
// This program must be used solely for the purpose for which
// it was furnished by Renesas Electronics Corporation. No part of this
// program may be reproduced or disclosed to others, in any
// form, without the prior written permission of Renesas Electronics
// Corporation.
// -----------------------------------------------------------------------------
// This file is generated by Register I/F generator
//    gen_regif.py 1.9 2013/12/04 09:51:36 sontran
//    gen_regif_class.py 1.60 2014/10/24 09:42:15 ducduong
//    regif_h.skl 1.30 2014/10/13 03:14:25 sontran
//
// Input file : psis011_cmn_regif.txt
////////////////////////////////////////////////////////////////////////////////
// %MODULE psis011_cmn
//     #              name     offset_size
//     %%REG_INSTANCE reg_def  12 
// 
// %REG_CHANNEL reg_def                                                       
//     %%TITLE    name                           reg_name                     wsize   rsize      length offset  factor_start    factor_end  factor_index    factor_step access   init   support  callback
//     %%REG      PSI5SPUOEB                    PSI5SPUOEB                  8|16|32 8|16|32      32     0x000   -               -           -               -           R|W      0x0     TRUE     -
//     %%REG      PSI5SPUOMD                    PSI5SPUOMD                  8|16|32 8|16|32      32     0x004   -               -           -               -           R|W      0x0     TRUE     -
//     %%REG      PSI5SPUOS                     PSI5SPUOS                   8|16|32 8|16|32      32     0x008   -               -           -               -           R        0x0     TRUE     -
//     %%REG      PSI5SPUNFST                   PSI5SPUNFST                 8|16|32 8|16|32      32     0x00C   -               -           -               -           R|W      0x0     TRUE     -
//     %%REG      PSI5SPUSWR                    PSI5SPUSWR                  8|16|32 8|16|32      32     0x010   -               -           -               -           R|W      0x0     TRUE     -
//     %%REG      PSI5SPRMBC                    PSI5SPRMBC                  8|16|32 8|16|32      32     0x014   -               -           -               -           R|W      0x0     TRUE     -
//     %%REG      PSI5SPUCLB                    PSI5SPUCLB                  8|16|32 8|16|32      32     0x020   -               -           -               -           R|W      0x0     TRUE     -
//     %%REG      PSI5SPUPTS                    PSI5SPUPTS                  8|16|32 8|16|32      32     0x024   -               -           -               -           R|W      0x0     TRUE     -
//     %%REG      PSI5SPUBCE                    PSI5SPUBCE                  8|16|32 8|16|32      32     0x028   -               -           -               -           R|W      0x0     TRUE     -
//     %%REG      PSI5SPUBPR                    PSI5SPUBPR                    16|32 8|16|32      32     0x02C   -               -           -               -           R|W      0x40000 TRUE     -
//     %%REG      PSI5SPTPS                     PSI5SPTPS                        32 8|16|32      32     0x030   -               -           -               -           R|W      0x0     TRUE     -
//     %%REG      PSI5SPTCAS                    PSI5SPTCAS                  8|16|32 8|16|32      32     0x034   -               -           -               -           R|W      0x0     TRUE     -
//     %%REG      PSI5SPTCBS                    PSI5SPTCBS                  8|16|32 8|16|32      32     0x038   -               -           -               -           R|W      0x0     TRUE     -
//     %%REG      PSI5SPTCAE                    PSI5SPTCAE                  8|16|32 8|16|32      32     0x040   -               -           -               -           R|W      0x0     TRUE     -
//     %%REG      PSI5SPTCAC                    PSI5SPTCAC                  8|16|32 8|16|32      32     0x044   -               -           -               -           R|W      0x0     TRUE     -
//     %%REG      PSI5SPTCBE                    PSI5SPTCBE                  8|16|32 8|16|32      32     0x048   -               -           -               -           R|W      0x0     TRUE     -
//     %%REG      PSI5SPTCBC                    PSI5SPTCBC                  8|16|32 8|16|32      32     0x04C   -               -           -               -           R|W      0x0     TRUE     -
//     %%REG      PSI5SPATCE                    PSI5SPATCE                  8|16|32 8|16|32      32     0x050   -               -           -               -           R|W      0x0     TRUE     -
//     %%REG      PSI5SPATCC                    PSI5SPATCC                  8|16|32 8|16|32      32     0x054   -               -           -               -           R|W      0x0     TRUE     -
//     %%REG      PSI5SUCRIE                    PSI5SUCRIE                  8|16|32 8|16|32      32     0x058   -               -           -               -           R|W      0x0     TRUE     -
//     %%REG      PSI5SUCTIE                    PSI5SUCTIE                  8|16|32 8|16|32      32     0x05C   -               -           -               -           R|W      0x0     TRUE     -
//     %%REG      PSI5SUCDRE                    PSI5SUCDRE                  8|16|32 8|16|32      32     0x060   -               -           -               -           R|W      0x0     TRUE     -
// 
//     %%REG      PSI5SUCRD                     PSI5SUCRD                   8|16|32 8|16|32      32     0x070   -               -           -               -           R        0x0     TRUE     -
//     %%REG      PSI5SUCRS                     PSI5SUCRS                   8|16|32 8|16|32      32     0x074   -               -           -               -           R        0x0     TRUE     -
//     %%REG      PSI5SUCRSC                    PSI5SUCRSC                  8|16|32 8|16|32      32     0x078   -               -           -               -           R|W      0x0     TRUE     -
// 
//     %%REG      PSI5SPTFST                    PSI5SPTFST                  8|16|32 8|16|32      32     0x080   -               -           -               -           R|W      0x0     TRUE     -
//     %%REG      PSI5SPTFNM                    PSI5SPTFNM                  8|16|32 8|16|32      32     0x084   -               -           -               -           R|W      0x0     TRUE     -
//     %%REG      PSI5SPTFD1                    PSI5SPTFD1                  8|16|32 8|16|32      32     0x088   -               -           -               -           R|W      0x0     TRUE     -
//     %%REG      PSI5SPTFD2                    PSI5SPTFD2                  8|16|32 8|16|32      32     0x08C   -               -           -               -           R|W      0x0     TRUE     -
//     %%REG      PSI5SPTFS                     PSI5SPTFS                   8|16|32 8|16|32      32     0x090   -               -           -               -           R        0x0     TRUE     -
//     %%REG      PSI5SPTFIS                    PSI5SPTFIS                  8|16|32 8|16|32      32     0x094   -               -           -               -           R        0x1     TRUE     -
//     %%REG      PSI5SUCTD                     PSI5SUCTD                   8|16|32 8|16|32      32     0x0A0   -               -           -               -           R|W      0x0     TRUE     -
//     %%REG      PSI5SUCTM                     PSI5SUCTM                   8|16|32 8|16|32      32     0x0A4   -               -           -               -           R        0x0     TRUE     -
//     %%REG      PSI5SUCTS                     PSI5SUCTS                   8|16|32 8|16|32      32     0x0A8   -               -           -               -           R        0x0     TRUE     -
//     %%REG      PSI5SUCTSC                    PSI5SUCTSC                  8|16|32 8|16|32      32     0x0AC   -               -           -               -           R|W      0x0     TRUE     -
// 
//     
// %REG_NAME PSI5SPUOEB                                                          
//     %%TITLE  name               upper   lower   init    access  support     callback
//     %%BIT    OPEN               0        0      0       R|W     TRUE        W
// 
// %REG_NAME PSI5SPUOMD                                                          
//     %%TITLE  name               upper   lower   init    access  support     callback
//     %%BIT    OPMD               0        0      0       R|W     TRUE        W
// 
// %REG_NAME PSI5SPUOS                                                           
//     %%TITLE  name               upper   lower   init    access  support     callback
//     %%BIT    MSTS               2        2      0       R       TRUE        -
//     %%BIT    ACSTS              1        1      0       R       TRUE        -
//     %%BIT    SWSTS              0        0      0       R       TRUE        -
// 
// %REG_NAME PSI5SPUNFST                                                         
//     %%TITLE  name               upper   lower   init    access  support     callback
//     %%BIT    NFSET              0        0      0       R|W     TRUE        W
// 
// %REG_NAME PSI5SPUSWR                                                          
//     %%TITLE  name               upper   lower   init    access  support     callback
//     %%BIT    SWRST              0        0      0       R|W     TRUE        W
// 
// %REG_NAME PSI5SPRMBC                                                          
//     %%TITLE  name               upper   lower   init    access  support     callback
//     %%BIT    MBCLR              0        0      0       R|W     TRUE        W
// 
// %REG_NAME PSI5SPUCLB                                                          
//     %%TITLE  name               upper   lower   init    access  support     callback
//     %%BIT    TMKV               7        1      0       R|W     TRUE        -
//     %%BIT    LBEN               0        0      0       R|W     TRUE        W
// 
// %REG_NAME PSI5SPUPTS                                                          
//     %%TITLE  name               upper   lower   init    access  support     callback
//     %%BIT    UTPRTY             9        8      0       R|W     TRUE        W
//     %%BIT    URPRTY             1        0      0       R|W     TRUE        W
// 
// %REG_NAME PSI5SPUBCE                                                           
//     %%TITLE  name               upper   lower   init    access  support     callback
//     %%BIT    SCKEN              0        0      0       R|W     TRUE        W
// 
// %REG_NAME PSI5SPUBPR                                                           
//     %%TITLE  name               upper   lower   init    access  support     callback
//     %%BIT    RXOSMP             19      16      4       R|W     TRUE        W
//     %%BIT    SCKDIV             15      8       0       R|W     TRUE        -
//     %%BIT    SCKPRS             6       0       0       R|W     TRUE        W
// 
// %REG_NAME PSI5SPTPS                                                            
//     %%TITLE  name               upper   lower   init    access  support     callback
//     %%BIT    TSPRSU             25      16      0       R|W     TRUE        -
//     %%BIT    TSPRSL             6       0       0       R|W     TRUE        W
// 
// %REG_NAME PSI5SPTCAS                                                           
//     %%TITLE  name               upper   lower   init    access  support     callback
//     %%BIT    TSCACLS            16      16      0       R|W     TRUE        W
//     %%BIT    TSCAEBS            8       8       0       R|W     TRUE        W
//     %%BIT    TSCACKS            0       0       0       R|W     TRUE        W
// 
// %REG_NAME PSI5SPTCBS                                                           
//     %%TITLE  name               upper   lower   init    access  support     callback
//     %%BIT    TSCBCLS            16      16      0       R|W     TRUE        W
//     %%BIT    TSCBEBS            8       8       0       R|W     TRUE        W
//     %%BIT    TSCBCKS            0       0       0       R|W     TRUE        W
// 
// %REG_NAME PSI5SPTCAE                                                           
//     %%TITLE  name               upper   lower   init    access  support     callback
//     %%BIT    TSCAEB             0       0       0       R|W     TRUE        W
// 
// %REG_NAME PSI5SPTCAC                                                           
//     %%TITLE  name               upper   lower   init    access  support     callback
//     %%BIT    TSCACLR            0       0       0       R|W     TRUE        W
// 
// %REG_NAME PSI5SPTCBE                                                           
//     %%TITLE  name               upper   lower   init    access  support     callback
//     %%BIT    TSCBEB             0       0       0       R|W     TRUE        W
// 
// %REG_NAME PSI5SPTCBC                                                           
//     %%TITLE  name               upper   lower   init    access  support     callback
//     %%BIT    TSCBCLR            0       0       0       R|W     TRUE        W
// 
// %REG_NAME PSI5SPATCE                                                           
//     %%TITLE  name               upper   lower   init    access  support     callback
//     %%BIT    ATSCEB             0       0       0       R|W     TRUE        W
// 
// %REG_NAME PSI5SPATCC                                                           
//     %%TITLE  name               upper   lower   init    access  support     callback
//     %%BIT    ATSCCLR            0       0       0       R|W     TRUE        W
// 
// %REG_NAME PSI5SUCRIE                                                           
//     %%TITLE  name               upper   lower   init    access  support     callback
//     %%BIT    IERFIN             3       3       0       R|W     TRUE        -
//     %%BIT    IEROE              2       2       0       R|W     TRUE        -
//     %%BIT    IERFE              1       1       0       R|W     TRUE        -
//     %%BIT    IERPE              0       0       0       R|W     TRUE        W
// 
// %REG_NAME PSI5SUCTIE                                                           
//     %%TITLE  name               upper   lower   init    access  support     callback
//     %%BIT    IETFIN             1       1       0       R|W     TRUE        -
//     %%BIT    IETOWE             0       0       0       R|W     TRUE        W
// 
// %REG_NAME PSI5SUCDRE                                                           
//     %%TITLE  name               upper   lower   init    access  support     callback
//     %%BIT    DRQEUTFN           1       1       0       R|W     TRUE        -
//     %%BIT    DRQEURFN           0       0       0       R|W     TRUE        W
// 
// %REG_NAME PSI5SUCRD                                                            
//     %%TITLE  name               upper   lower   init    access  support     callback
//     %%BIT    UTRDT              7       0       0       R       TRUE        R
// 
// %REG_NAME PSI5SUCRS                                                            
//     %%TITLE  name               upper   lower   init    access  support     callback
//     %%BIT    UTRFIN             3       3       0       R       TRUE        -
//     %%BIT    UTROE              2       2       0       R       TRUE        -
//     %%BIT    UTRFE              1       1       0       R       TRUE        -
//     %%BIT    UTRPE              0       0       0       R       TRUE        -
// 
// %REG_NAME PSI5SUCRSC                                                           
//     %%TITLE  name               upper   lower   init    access  support     callback
//     %%BIT    UTRFINCL           3       3       0       R|W     TRUE        -
//     %%BIT    UTROECL            2       2       0       R|W     TRUE        -
//     %%BIT    UTRFECL            1       1       0       R|W     TRUE        -
//     %%BIT    UTRPECL            0       0       0       R|W     TRUE        W
// 
// %REG_NAME PSI5SPTFST                                                           
//     %%TITLE  name               upper   lower   init    access  support     callback
//     %%BIT    TXST               0       0       0       R|W     TRUE        W
// 
// %REG_NAME PSI5SPTFNM                                                           
//     %%TITLE  name               upper   lower   init    access  support     callback
//     %%BIT    TXNUM              2       0       0       R|W     TRUE        W
// 
// %REG_NAME PSI5SPTFD1                                                           
//     %%TITLE  name               upper   lower   init    access  support     callback
//     %%BIT    TDT4               31      24      0       R|W     TRUE        W
//     %%BIT    TDT3               23      16      0       R|W     TRUE        W
//     %%BIT    TDT2               15      8       0       R|W     TRUE        W
//     %%BIT    TDT1               7       0       0       R|W     TRUE        W
// 
// %REG_NAME PSI5SPTFD2                                                           
//     %%TITLE  name               upper   lower   init    access  support     callback
//     %%BIT    TDT8               31      24      0       R|W     TRUE        W
//     %%BIT    TDT7               23      16      0       R|W     TRUE        W
//     %%BIT    TDT6               15      8       0       R|W     TRUE        W
//     %%BIT    TDT5               7       0       0       R|W     TRUE        W
// 
// %REG_NAME PSI5SPTFS                                                            
//     %%TITLE  name               upper   lower   init    access  support     callback
//     %%BIT    TXSTS              0       0       0       R       TRUE        -
// 
// %REG_NAME PSI5SPTFIS                                                           
//     %%TITLE  name               upper   lower   init    access  support     callback
//     %%BIT    TXFFFL             1       1       0       R       TRUE        -
//     %%BIT    TXFFEP             0       0       1       R       TRUE        -
// 
// %REG_NAME PSI5SUCTD                                                            
//     %%TITLE  name               upper   lower   init    access  support     callback
//     %%BIT    UTTDT              7       0       0       R|W     TRUE        W
// 
// %REG_NAME PSI5SUCTM                                                            
//     %%TITLE  name               upper   lower   init    access  support     callback
//     %%BIT    UTTF               1       1       0       R       TRUE        -
//     %%BIT    UTTBBF             0       0       0       R       TRUE        -
// 
// %REG_NAME PSI5SUCTS                                                            
//     %%TITLE  name               upper   lower   init    access  support     callback
//     %%BIT    UTTFIN             1       1       0       R       TRUE        -
//     %%BIT    UTTOWE             0       0       0       R       TRUE        -
// 
// %REG_NAME PSI5SUCTSC                                                           
//     %%TITLE  name               upper   lower   init    access  support     callback
//     %%BIT    UTTFINCL           1       1       0       R|W     TRUE        -
//     %%BIT    UTTOWECL           0       0       0       R|W     TRUE        W
////////////////////////////////////////////////////////////////////////////////
/// @file psis011_cmn_regif.h
/// @brief Register IF class of model PSIS011_CMN
/// $Id: psis011_cmn_regif.h,v 1.5 2017/12/07 02:00:02 chanle Exp $
/// $Date: 2017/12/07 02:00:02 $
/// $Revison$
/// $Author: chanle $
////////////////////////////////////////////////////////////////////////////////
#ifndef __PSIS011_CMN_REGIF_H__
#define __PSIS011_CMN_REGIF_H__
#include <string>
#include <map>
#include <list>
#include <cstdarg>
#include <cerrno>
#include <iomanip>
#include <sstream>
#ifdef REGIF_NOT_USE_SYSTEMC
#include <cassert>
#else
#include "systemc.h"
#endif
#include "re_register.h"
#ifdef CWR_SYSTEMC
#include "scml.h"
#endif

/// Register IF class of PSIS011_CMN model
class Cpsis011_cmn_regif
: public vpcl::reg_super
{
protected:
    typedef const unsigned int cuint;
    typedef unsigned int uint;

    enum eRegGroup {
        emNum_of_gr
    }; ///< Enumeration for register group index

    struct RegCBstr {
        uint channel;
        bool is_wr;
        uint size;
        uint pre_data;
        uint data;
        RegCBstr (uint channel, bool is_wr, uint size, uint pre_data, uint data)
        {
            this-> channel = channel;
            this-> is_wr   = is_wr;
            this-> size    = size;
            this-> pre_data= pre_data;
            this-> data    = data;
        }
    };
    struct SRegList {
        vpcl::re_register *my_p;
        SRegList *prev;
        uint channel;
        uint length;
        std::string wacc_size;
        std::string racc_size;
        bool block;
        SRegList( vpcl::re_register *_my_p, SRegList *_prev, uint _channel, uint _length, std::string _wacc_size, std::string _racc_size, bool _block = false) {
            this->my_p = NULL;
            if (_my_p != NULL) {
                this->my_p = _my_p;
            }
            this->prev = NULL;
            if (_prev != NULL) {
                this->prev = _prev;
            }
            this->channel = _channel;
            this->length  = _length;
            this->wacc_size = _wacc_size;
            this->racc_size = _racc_size;
            this->block = _block;
        }
    } *mRegList, *mCurReg, **mRegArray;

    uint *mRegMap;
    uint mTotalRegNum;

public:
    Cpsis011_cmn_regif(std::string name, uint buswidth);
    ~Cpsis011_cmn_regif();

protected:
    vpcl::re_register *PSI5SPUOEB ;
    vpcl::re_register *PSI5SPUOMD ;
    vpcl::re_register *PSI5SPUOS  ;
    vpcl::re_register *PSI5SPUNFST;
    vpcl::re_register *PSI5SPUSWR ;
    vpcl::re_register *PSI5SPRMBC ;
    vpcl::re_register *PSI5SPUCLB ;
    vpcl::re_register *PSI5SPUPTS ;
    vpcl::re_register *PSI5SPUBCE ;
    vpcl::re_register *PSI5SPUBPR ;
    vpcl::re_register *PSI5SPTPS  ;
    vpcl::re_register *PSI5SPTCAS ;
    vpcl::re_register *PSI5SPTCBS ;
    vpcl::re_register *PSI5SPTCAE ;
    vpcl::re_register *PSI5SPTCAC ;
    vpcl::re_register *PSI5SPTCBE ;
    vpcl::re_register *PSI5SPTCBC ;
    vpcl::re_register *PSI5SPATCE ;
    vpcl::re_register *PSI5SPATCC ;
    vpcl::re_register *PSI5SUCRIE ;
    vpcl::re_register *PSI5SUCTIE ;
    vpcl::re_register *PSI5SUCDRE ;
    vpcl::re_register *PSI5SUCRD  ;
    vpcl::re_register *PSI5SUCRS  ;
    vpcl::re_register *PSI5SUCRSC ;
    vpcl::re_register *PSI5SPTFST ;
    vpcl::re_register *PSI5SPTFNM ;
    vpcl::re_register *PSI5SPTFD1 ;
    vpcl::re_register *PSI5SPTFD2 ;
    vpcl::re_register *PSI5SPTFS  ;
    vpcl::re_register *PSI5SPTFIS ;
    vpcl::re_register *PSI5SUCTD  ;
    vpcl::re_register *PSI5SUCTM  ;
    vpcl::re_register *PSI5SUCTS  ;
    vpcl::re_register *PSI5SUCTSC ;

    #ifdef CWR_SYSTEMC
    scml2::memory<uint> cwmem;
    scml2::reg<uint> *CW_PSI5SPUOEB ;
    scml2::reg<uint> *CW_PSI5SPUOMD ;
    scml2::reg<uint> *CW_PSI5SPUOS  ;
    scml2::reg<uint> *CW_PSI5SPUNFST;
    scml2::reg<uint> *CW_PSI5SPUSWR ;
    scml2::reg<uint> *CW_PSI5SPRMBC ;
    scml2::reg<uint> *CW_PSI5SPUCLB ;
    scml2::reg<uint> *CW_PSI5SPUPTS ;
    scml2::reg<uint> *CW_PSI5SPUBCE ;
    scml2::reg<uint> *CW_PSI5SPUBPR ;
    scml2::reg<uint> *CW_PSI5SPTPS  ;
    scml2::reg<uint> *CW_PSI5SPTCAS ;
    scml2::reg<uint> *CW_PSI5SPTCBS ;
    scml2::reg<uint> *CW_PSI5SPTCAE ;
    scml2::reg<uint> *CW_PSI5SPTCAC ;
    scml2::reg<uint> *CW_PSI5SPTCBE ;
    scml2::reg<uint> *CW_PSI5SPTCBC ;
    scml2::reg<uint> *CW_PSI5SPATCE ;
    scml2::reg<uint> *CW_PSI5SPATCC ;
    scml2::reg<uint> *CW_PSI5SUCRIE ;
    scml2::reg<uint> *CW_PSI5SUCTIE ;
    scml2::reg<uint> *CW_PSI5SUCDRE ;
    scml2::reg<uint> *CW_PSI5SUCRD  ;
    scml2::reg<uint> *CW_PSI5SUCRS  ;
    scml2::reg<uint> *CW_PSI5SUCRSC ;
    scml2::reg<uint> *CW_PSI5SPTFST ;
    scml2::reg<uint> *CW_PSI5SPTFNM ;
    scml2::reg<uint> *CW_PSI5SPTFD1 ;
    scml2::reg<uint> *CW_PSI5SPTFD2 ;
    scml2::reg<uint> *CW_PSI5SPTFS  ;
    scml2::reg<uint> *CW_PSI5SPTFIS ;
    scml2::reg<uint> *CW_PSI5SUCTD  ;
    scml2::reg<uint> *CW_PSI5SUCTM  ;
    scml2::reg<uint> *CW_PSI5SUCTS  ;
    scml2::reg<uint> *CW_PSI5SUCTSC ;
    #endif

    uint PSI5SPUOEB_OPEN;
    uint PSI5SPUOMD_OPMD;
    uint PSI5SPUOS_MSTS;
    uint PSI5SPUOS_ACSTS;
    uint PSI5SPUOS_SWSTS;
    uint PSI5SPUNFST_NFSET;
    uint PSI5SPUSWR_SWRST;
    uint PSI5SPRMBC_MBCLR;
    uint PSI5SPUCLB_TMKV;
    uint PSI5SPUCLB_LBEN;
    uint PSI5SPUPTS_UTPRTY;
    uint PSI5SPUPTS_URPRTY;
    uint PSI5SPUBCE_SCKEN;
    uint PSI5SPUBPR_RXOSMP;
    uint PSI5SPUBPR_SCKDIV;
    uint PSI5SPUBPR_SCKPRS;
    uint PSI5SPTPS_TSPRSU;
    uint PSI5SPTPS_TSPRSL;
    uint PSI5SPTCAS_TSCACLS;
    uint PSI5SPTCAS_TSCAEBS;
    uint PSI5SPTCAS_TSCACKS;
    uint PSI5SPTCBS_TSCBCLS;
    uint PSI5SPTCBS_TSCBEBS;
    uint PSI5SPTCBS_TSCBCKS;
    uint PSI5SPTCAE_TSCAEB;
    uint PSI5SPTCAC_TSCACLR;
    uint PSI5SPTCBE_TSCBEB;
    uint PSI5SPTCBC_TSCBCLR;
    uint PSI5SPATCE_ATSCEB;
    uint PSI5SPATCC_ATSCCLR;
    uint PSI5SUCRIE_IERFIN;
    uint PSI5SUCRIE_IEROE;
    uint PSI5SUCRIE_IERFE;
    uint PSI5SUCRIE_IERPE;
    uint PSI5SUCTIE_IETFIN;
    uint PSI5SUCTIE_IETOWE;
    uint PSI5SUCDRE_DRQEUTFN;
    uint PSI5SUCDRE_DRQEURFN;
    uint PSI5SUCRD_UTRDT;
    uint PSI5SUCRS_UTRFIN;
    uint PSI5SUCRS_UTROE;
    uint PSI5SUCRS_UTRFE;
    uint PSI5SUCRS_UTRPE;
    uint PSI5SUCRSC_UTRFINCL;
    uint PSI5SUCRSC_UTROECL;
    uint PSI5SUCRSC_UTRFECL;
    uint PSI5SUCRSC_UTRPECL;
    uint PSI5SPTFST_TXST;
    uint PSI5SPTFNM_TXNUM;
    uint PSI5SPTFD1_TDT4;
    uint PSI5SPTFD1_TDT3;
    uint PSI5SPTFD1_TDT2;
    uint PSI5SPTFD1_TDT1;
    uint PSI5SPTFD2_TDT8;
    uint PSI5SPTFD2_TDT7;
    uint PSI5SPTFD2_TDT6;
    uint PSI5SPTFD2_TDT5;
    uint PSI5SPTFS_TXSTS;
    uint PSI5SPTFIS_TXFFFL;
    uint PSI5SPTFIS_TXFFEP;
    uint PSI5SUCTD_UTTDT;
    uint PSI5SUCTM_UTTF;
    uint PSI5SUCTM_UTTBBF;
    uint PSI5SUCTS_UTTFIN;
    uint PSI5SUCTS_UTTOWE;
    uint PSI5SUCTSC_UTTFINCL;
    uint PSI5SUCTSC_UTTOWECL;

    void EnableReset(const bool is_active);
    uint bit_select(cuint val, cuint start, cuint end);
    bool reg_wr(cuint addr, const unsigned char *p_data, cuint size);
    bool reg_rd(cuint addr, unsigned char *p_data, cuint size);
    bool reg_wr_dbg(cuint addr, const unsigned char *p_data, cuint size);
    bool reg_rd_dbg(cuint addr, unsigned char *p_data, cuint size);
    std::string reg_handle_command(const std::vector<std::string>& args);
    int get_reg_index(cuint addr);
    vpcl::re_register *first_reg_object();
    vpcl::re_register *next_reg_object();

    void wr_cb(cuint addr, uint data);
    uint rd_cb(cuint addr);

    virtual void cb_PSI5SPUOEB_OPEN(RegCBstr str) = 0;
    virtual void cb_PSI5SPUOMD_OPMD(RegCBstr str) = 0;
    virtual void cb_PSI5SPUNFST_NFSET(RegCBstr str) = 0;
    virtual void cb_PSI5SPUSWR_SWRST(RegCBstr str) = 0;
    virtual void cb_PSI5SPRMBC_MBCLR(RegCBstr str) = 0;
    virtual void cb_PSI5SPUCLB_LBEN(RegCBstr str) = 0;
    virtual void cb_PSI5SPUPTS_UTPRTY(RegCBstr str) = 0;
    virtual void cb_PSI5SPUPTS_URPRTY(RegCBstr str) = 0;
    virtual void cb_PSI5SPUBCE_SCKEN(RegCBstr str) = 0;
    virtual void cb_PSI5SPUBPR_RXOSMP(RegCBstr str) = 0;
    virtual void cb_PSI5SPUBPR_SCKPRS(RegCBstr str) = 0;
    virtual void cb_PSI5SPTPS_TSPRSL(RegCBstr str) = 0;
    virtual void cb_PSI5SPTCAS_TSCACLS(RegCBstr str) = 0;
    virtual void cb_PSI5SPTCAS_TSCAEBS(RegCBstr str) = 0;
    virtual void cb_PSI5SPTCAS_TSCACKS(RegCBstr str) = 0;
    virtual void cb_PSI5SPTCBS_TSCBCLS(RegCBstr str) = 0;
    virtual void cb_PSI5SPTCBS_TSCBEBS(RegCBstr str) = 0;
    virtual void cb_PSI5SPTCBS_TSCBCKS(RegCBstr str) = 0;
    virtual void cb_PSI5SPTCAE_TSCAEB(RegCBstr str) = 0;
    virtual void cb_PSI5SPTCAC_TSCACLR(RegCBstr str) = 0;
    virtual void cb_PSI5SPTCBE_TSCBEB(RegCBstr str) = 0;
    virtual void cb_PSI5SPTCBC_TSCBCLR(RegCBstr str) = 0;
    virtual void cb_PSI5SPATCE_ATSCEB(RegCBstr str) = 0;
    virtual void cb_PSI5SPATCC_ATSCCLR(RegCBstr str) = 0;
    virtual void cb_PSI5SUCRIE_IERPE(RegCBstr str) = 0;
    virtual void cb_PSI5SUCTIE_IETOWE(RegCBstr str) = 0;
    virtual void cb_PSI5SUCDRE_DRQEURFN(RegCBstr str) = 0;
    virtual void cb_PSI5SUCRD_UTRDT(RegCBstr str) = 0;
    virtual void cb_PSI5SUCRSC_UTRPECL(RegCBstr str) = 0;
    virtual void cb_PSI5SPTFST_TXST(RegCBstr str) = 0;
    virtual void cb_PSI5SPTFNM_TXNUM(RegCBstr str) = 0;
    virtual void cb_PSI5SPTFD1_TDT4(RegCBstr str) = 0;
    virtual void cb_PSI5SPTFD1_TDT3(RegCBstr str) = 0;
    virtual void cb_PSI5SPTFD1_TDT2(RegCBstr str) = 0;
    virtual void cb_PSI5SPTFD1_TDT1(RegCBstr str) = 0;
    virtual void cb_PSI5SPTFD2_TDT8(RegCBstr str) = 0;
    virtual void cb_PSI5SPTFD2_TDT7(RegCBstr str) = 0;
    virtual void cb_PSI5SPTFD2_TDT6(RegCBstr str) = 0;
    virtual void cb_PSI5SPTFD2_TDT5(RegCBstr str) = 0;
    virtual void cb_PSI5SUCTD_UTTDT(RegCBstr str) = 0;
    virtual void cb_PSI5SUCTSC_UTTOWECL(RegCBstr str) = 0;

    void set_instance_name(std::string InstName);

    uint mBusByteWidth;
    uint mBusWidth;
    bool mIsReset;
    bool mDumpRegisterRW;
    std::map<std::string, bool> mMessageLevel;
    std::map<std::string, std::map<std::string, void (Cpsis011_cmn_regif::*) (RegCBstr)> > mWrCbAPI;
    std::map<std::string, std::map<std::string, void (Cpsis011_cmn_regif::*) (RegCBstr)> > mRdCbAPI;
    std::string mFileName;
    std::string mInstName;
    int mLineNum;

    bool reg_wr_process(cuint addr, const unsigned char *p_data, cuint size, bool IsDbgFunc);
    bool reg_rd_process(cuint addr, unsigned char *p_data, cuint size, bool IsDbgFunc);
    bool reg_wr_func(cuint addr, const unsigned char *p_data, cuint size, cuint reg_index, bool IsDbgFunc);
    bool reg_rd_func(cuint addr, unsigned char *p_data, cuint size, cuint reg_index, bool IsDbgFunc);
    void _re_printf(const std::string msg_level, const char *format, ...);
    void get_fileline(std::string filename, int line_number);
    void CommandInit();
    bool ChkSize(std::string expect_size, cuint detect_size, cuint addr);
    std::vector<std::string> Str2Vec(std::string str, const char sep);
    std::string Num2HexStr(cuint num, cuint num_length, bool space_strip);
    void DumpRegMsg(const std::string operation, const std::string RegName, const std::string BitName, cuint size, cuint addr, cuint wr_data, cuint pre_data, cuint data, cuint reg_length);
    std::string AccessRegCommand(const std::vector<std::string>& args, vpcl::re_register *Register, bool &BlockReg);
    void InitLocalVal();
    void UpdateLocalVal(cuint addr);
    void UpdateRegVal(cuint addr);

    #ifdef CWR_SYSTEMC
    uint cw_rd_cb(tlm::tlm_generic_payload& trans, int tag);
    uint cw_wr_cb(tlm::tlm_generic_payload& trans, int tag);
    void cw_instantiate_reg(scml2::reg<uint> * reg, std::string reg_name, int offset);
    #endif
};
#endif //__PSIS011_CMN_REG_DEF_H__
