Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (lin64) Build 2288692 Thu Jul 26 18:23:50 MDT 2018
| Date         : Thu Nov  1 15:33:38 2018
| Host         : hpl-fedora running 64-bit Fedora release 29 (Twenty Nine)
| Command      : report_control_sets -verbose -file XADCdemo_control_sets_placed.rpt
| Design       : XADCdemo
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      6 |            1 |
|      8 |            1 |
|    16+ |            8 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              90 |           19 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             132 |           20 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             104 |           13 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+-----------------------------+-----------------------+------------------+----------------+
|        Clock Signal       |        Enable Signal        |    Set/Reset Signal   | Slice Load Count | Bel Load Count |
+---------------------------+-----------------------------+-----------------------+------------------+----------------+
|  segment1/XLXI_47/clk_div |                             |                       |                1 |              6 |
|  CLK100MHZ_IBUF_BUFG      | XLXI_7/drdy_out             | led[13]_i_1_n_0       |                1 |              8 |
|  CLK100MHZ_IBUF_BUFG      | m_b2d/div[6]_i_1_n_0        |                       |                4 |             22 |
|  CLK100MHZ_IBUF_BUFG      | XLXI_7/drdy_out             |                       |                3 |             22 |
|  CLK100MHZ_IBUF_BUFG      | m_b2d/byte_count[1]_i_1_n_0 |                       |                3 |             24 |
|  CLK100MHZ_IBUF_BUFG      | sseg_data[15]_i_2_n_0       | sseg_data[15]_i_1_n_0 |                3 |             30 |
|  CLK100MHZ_IBUF_BUFG      | m_b2d/dout[15]_i_1_n_0      |                       |                6 |             32 |
|  CLK100MHZ_IBUF_BUFG      | b2d_din[15]_i_1_n_0         |                       |                4 |             32 |
|  CLK100MHZ_IBUF_BUFG      | count[32]_i_2_n_0           | count[32]_i_1_n_0     |                9 |             66 |
|  CLK100MHZ_IBUF_BUFG      |                             |                       |               18 |             84 |
+---------------------------+-----------------------------+-----------------------+------------------+----------------+


