// Seed: 3006505391
module module_0 (
    output tri0 id_0,
    id_3,
    output tri  id_1
);
  assign id_1 = 1;
  assign id_0 = -1;
  assign module_1.id_3 = 0;
  wire id_4;
endmodule
module module_1 (
    input  wor id_0,
    output tri id_1
);
  assign id_1 = id_0;
  tri1 id_3 = ~id_3;
  wire id_4;
  initial
  `define pp_5 0
  tri1 id_6, id_7, id_8, id_9;
  module_0 modCall_1 (
      id_1,
      id_1
  );
  assign id_3 = id_9;
  wire id_10;
endmodule
module module_2;
endmodule
module module_3 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  wire id_3, id_4, id_5;
  module_2 modCall_1 ();
  id_6(
      -1, 1'b0, 1, 1'd0
  );
  wire id_7;
endmodule
