# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../cm3_Soc.ip_user_files/bd/cm3_core/ip/cm3_core_proc_sys_reset_0_0/sim/cm3_core_proc_sys_reset_0_0.vhd" \
"../../../../cm3_Soc.ip_user_files/bd/cm3_core/ip/cm3_core_axi_gpio_0_0/sim/cm3_core_axi_gpio_0_0.vhd" \
"../../../../cm3_Soc.ip_user_files/bd/cm3_core/ip/cm3_core_axi_uartlite_0_0/sim/cm3_core_axi_uartlite_0_0.vhd" \

# Do not sort compile order
nosort
