# verilog-vlsi-testing-basics
30-day Verilog practice for VLSI Testing Engineer
\n day 1 and gate 
\n day 2 or gate
\n day 3 not gate

