{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1643035209020 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1643035209020 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 24 15:40:08 2022 " "Processing started: Mon Jan 24 15:40:08 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1643035209020 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035209020 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ChromaKey -c ChromaKey " "Command: quartus_map --read_settings_files=on --write_settings_files=off ChromaKey -c ChromaKey" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035209020 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1643035212591 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1643035212591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/nios_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system " "Found entity 1: nios_system" {  } { { "nios_system/synthesis/nios_system.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/nios_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035221790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035221790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios_system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035221798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035221798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035221810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035221810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_avalon_st_adapter " "Found entity 1: nios_system_avalon_st_adapter" {  } { { "nios_system/synthesis/submodules/nios_system_avalon_st_adapter.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035221818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035221818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_avalon_st_adapter_channel_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_avalon_st_adapter_channel_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_avalon_st_adapter_channel_adapter_0 " "Found entity 1: nios_system_avalon_st_adapter_channel_adapter_0" {  } { { "nios_system/synthesis/submodules/nios_system_avalon_st_adapter_channel_adapter_0.sv" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_avalon_st_adapter_channel_adapter_0.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035221828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035221828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_irq_mapper " "Found entity 1: nios_system_irq_mapper" {  } { { "nios_system/synthesis/submodules/nios_system_irq_mapper.sv" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035221830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035221830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0 " "Found entity 1: nios_system_mm_interconnect_0" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035221901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035221901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_003.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_003.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_avalon_st_adapter_003 " "Found entity 1: nios_system_mm_interconnect_0_avalon_st_adapter_003" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_003.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_003.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035221901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035221901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0 " "Found entity 1: nios_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035221909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035221909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: nios_system_mm_interconnect_0_avalon_st_adapter_001" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035221919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035221919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: nios_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035221935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035221935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios_system_mm_interconnect_0_avalon_st_adapter" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035221935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035221935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035221951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035221951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035221951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035221951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "nios_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035221966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035221966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035221966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035221966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_rsp_mux_003 " "Found entity 1: nios_system_mm_interconnect_0_rsp_mux_003" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_003.sv" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035221982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035221982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035221982 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035221982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035221982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_rsp_mux_002 " "Found entity 1: nios_system_mm_interconnect_0_rsp_mux_002" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035221998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035221998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_rsp_mux " "Found entity 1: nios_system_mm_interconnect_0_rsp_mux" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035221998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035221998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_025.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_025.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_rsp_demux_025 " "Found entity 1: nios_system_mm_interconnect_0_rsp_demux_025" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_025.sv" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_025.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035222020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035222020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_021.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_021.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_rsp_demux_021 " "Found entity 1: nios_system_mm_interconnect_0_rsp_demux_021" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_021.sv" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_021.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035222020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035222020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_rsp_demux_003 " "Found entity 1: nios_system_mm_interconnect_0_rsp_demux_003" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_003.sv" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035222035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035222035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_rsp_demux_001 " "Found entity 1: nios_system_mm_interconnect_0_rsp_demux_001" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035222035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035222035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_rsp_demux " "Found entity 1: nios_system_mm_interconnect_0_rsp_demux" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035222035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035222035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_025.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_025.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_mux_025 " "Found entity 1: nios_system_mm_interconnect_0_cmd_mux_025" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_025.sv" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_025.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035222051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035222051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_021.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_021.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_mux_021 " "Found entity 1: nios_system_mm_interconnect_0_cmd_mux_021" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_021.sv" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_021.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035222067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035222067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_mux_003 " "Found entity 1: nios_system_mm_interconnect_0_cmd_mux_003" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_003.sv" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035222067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035222067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_mux_001 " "Found entity 1: nios_system_mm_interconnect_0_cmd_mux_001" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035222082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035222082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_mux " "Found entity 1: nios_system_mm_interconnect_0_cmd_mux" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035222082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035222082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_demux_003 " "Found entity 1: nios_system_mm_interconnect_0_cmd_demux_003" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_003.sv" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035222098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035222098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_demux_002 " "Found entity 1: nios_system_mm_interconnect_0_cmd_demux_002" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035222114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035222114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_demux " "Found entity 1: nios_system_mm_interconnect_0_cmd_demux" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035222120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035222120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035222136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035222136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035222136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035222136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file nios_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035222167 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035222167 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035222167 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035222167 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035222167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035222167 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643035222183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035222183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035222183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "nios_system/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035222183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035222183 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "nios_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643035222198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "nios_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035222198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035222198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "nios_system/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035222214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035222214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "nios_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035222220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035222220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "nios_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035222220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035222220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "nios_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035222236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035222236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "nios_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035222252 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "nios_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035222252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035222252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035222252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035222252 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_029.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_029.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_029.sv" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_029.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643035222267 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_029.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_029.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_029.sv" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_029.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643035222267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_029.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_029.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_029_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_029_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_029.sv" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_029.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035222267 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_029 " "Found entity 2: nios_system_mm_interconnect_0_router_029" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_029.sv" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_029.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035222267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035222267 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_025.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_025.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_025.sv" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_025.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643035222267 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_025.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_025.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_025.sv" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_025.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643035222267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_025.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_025.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_025_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_025_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_025.sv" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_025.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035222267 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_025 " "Found entity 2: nios_system_mm_interconnect_0_router_025" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_025.sv" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_025.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035222267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035222267 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643035222283 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643035222283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_007_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_007_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035222283 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_007 " "Found entity 2: nios_system_mm_interconnect_0_router_007" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035222283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035222283 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643035222283 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643035222283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_005_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_005_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035222283 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_005 " "Found entity 2: nios_system_mm_interconnect_0_router_005" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035222283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035222283 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643035222283 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643035222283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_004_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_004_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035222298 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_004 " "Found entity 2: nios_system_mm_interconnect_0_router_004" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035222298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035222298 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643035222298 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643035222298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_003_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_003_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035222298 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_003 " "Found entity 2: nios_system_mm_interconnect_0_router_003" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035222298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035222298 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643035222321 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643035222321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_002_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035222321 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_002 " "Found entity 2: nios_system_mm_interconnect_0_router_002" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035222321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035222321 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643035222321 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643035222321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035222321 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router " "Found entity 2: nios_system_mm_interconnect_0_router" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035222321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035222321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035222336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035222336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035222352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035222352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035222367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035222367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035222367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035222367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_video_scaler_shrink.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_video_scaler_shrink.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_shrink " "Found entity 1: altera_up_video_scaler_shrink" {  } { { "nios_system/synthesis/submodules/altera_up_video_scaler_shrink.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/altera_up_video_scaler_shrink.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035222383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035222383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_width.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_video_scaler_multiply_width.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_width " "Found entity 1: altera_up_video_scaler_multiply_width" {  } { { "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/altera_up_video_scaler_multiply_width.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035222383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035222383 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "altera_up_video_scaler_multiply_height.v(291) " "Verilog HDL Module Instantiation warning at altera_up_video_scaler_multiply_height.v(291): ignored dangling comma in List of Port Connections" {  } { { "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 291 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1643035222383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_height " "Found entity 1: altera_up_video_scaler_multiply_height" {  } { { "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035222399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035222399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_video_scaler_normal.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_video_scaler_normal.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_video_scaler_normal " "Found entity 1: nios_system_video_scaler_normal" {  } { { "nios_system/synthesis/submodules/nios_system_video_scaler_normal.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_video_scaler_normal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035222399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035222399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_video_rgb_resampler.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_video_rgb_resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_video_rgb_resampler " "Found entity 1: nios_system_video_rgb_resampler" {  } { { "nios_system/synthesis/submodules/nios_system_video_rgb_resampler.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_video_rgb_resampler.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035222399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035222399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_video_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_video_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_video_pll " "Found entity 1: nios_system_video_pll" {  } { { "nios_system/synthesis/submodules/nios_system_video_pll.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_video_pll.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035222414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035222414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "nios_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035222421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035222421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_altpll " "Found entity 1: altera_up_altpll" {  } { { "nios_system/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/altera_up_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035222421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035222421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_video_dma_control_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_video_dma_control_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_control_slave " "Found entity 1: altera_up_video_dma_control_slave" {  } { { "nios_system/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/altera_up_video_dma_control_slave.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035222437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035222437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_video_dma_to_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_video_dma_to_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_to_memory " "Found entity 1: altera_up_video_dma_to_memory" {  } { { "nios_system/synthesis/submodules/altera_up_video_dma_to_memory.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/altera_up_video_dma_to_memory.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035222452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035222452 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "altera_up_video_dma_to_stream.v(274) " "Verilog HDL Module Instantiation warning at altera_up_video_dma_to_stream.v(274): ignored dangling comma in List of Port Connections" {  } { { "nios_system/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1643035222452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_video_dma_to_stream.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_video_dma_to_stream.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_to_stream " "Found entity 1: altera_up_video_dma_to_stream" {  } { { "nios_system/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/altera_up_video_dma_to_stream.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035222452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035222452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_video_dma_controller_normal.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_video_dma_controller_normal.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_video_dma_controller_normal " "Found entity 1: nios_system_video_dma_controller_normal" {  } { { "nios_system/synthesis/submodules/nios_system_video_dma_controller_normal.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_video_dma_controller_normal.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035222468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035222468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_video_itu_656_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_video_itu_656_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_itu_656_decoder " "Found entity 1: altera_up_video_itu_656_decoder" {  } { { "nios_system/synthesis/submodules/altera_up_video_itu_656_decoder.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/altera_up_video_itu_656_decoder.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035222468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035222468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_video_decoder_add_endofpacket.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_video_decoder_add_endofpacket.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_decoder_add_endofpacket " "Found entity 1: altera_up_video_decoder_add_endofpacket" {  } { { "nios_system/synthesis/submodules/altera_up_video_decoder_add_endofpacket.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/altera_up_video_decoder_add_endofpacket.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035222483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035222483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_video_camera_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_video_camera_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_camera_decoder " "Found entity 1: altera_up_video_camera_decoder" {  } { { "nios_system/synthesis/submodules/altera_up_video_camera_decoder.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/altera_up_video_camera_decoder.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035222499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035222499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_video_dual_clock_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_video_dual_clock_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dual_clock_fifo " "Found entity 1: altera_up_video_dual_clock_fifo" {  } { { "nios_system/synthesis/submodules/altera_up_video_dual_clock_fifo.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035222499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035222499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_video_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_video_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_video_decoder " "Found entity 1: nios_system_video_decoder" {  } { { "nios_system/synthesis/submodules/nios_system_video_decoder.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_video_decoder.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035222515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035222515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_ycrcb_to_rgb_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_ycrcb_to_rgb_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_YCrCb_to_RGB_converter " "Found entity 1: altera_up_YCrCb_to_RGB_converter" {  } { { "nios_system/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035222521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035222521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_rgb_to_ycrcb_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_rgb_to_ycrcb_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_RGB_to_YCrCb_converter " "Found entity 1: altera_up_RGB_to_YCrCb_converter" {  } { { "nios_system/synthesis/submodules/altera_up_RGB_to_YCrCb_converter.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/altera_up_RGB_to_YCrCb_converter.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035222521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035222521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_video_csc.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_video_csc.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_video_csc " "Found entity 1: nios_system_video_csc" {  } { { "nios_system/synthesis/submodules/nios_system_video_csc.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_video_csc.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035222537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035222537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_video_clipper_add.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_video_clipper_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_add " "Found entity 1: altera_up_video_clipper_add" {  } { { "nios_system/synthesis/submodules/altera_up_video_clipper_add.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/altera_up_video_clipper_add.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035222552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035222552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_video_clipper_drop.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_video_clipper_drop.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_drop " "Found entity 1: altera_up_video_clipper_drop" {  } { { "nios_system/synthesis/submodules/altera_up_video_clipper_drop.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/altera_up_video_clipper_drop.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035222552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035222552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_video_clipper_counters.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_video_clipper_counters.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_counters " "Found entity 1: altera_up_video_clipper_counters" {  } { { "nios_system/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/altera_up_video_clipper_counters.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035222568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035222568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_video_clipper_normal.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_video_clipper_normal.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_video_clipper_normal " "Found entity 1: nios_system_video_clipper_normal" {  } { { "nios_system/synthesis/submodules/nios_system_video_clipper_normal.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_video_clipper_normal.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035222584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035222584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_video_chroma_resampler.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_video_chroma_resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_video_chroma_resampler " "Found entity 1: nios_system_video_chroma_resampler" {  } { { "nios_system/synthesis/submodules/nios_system_video_chroma_resampler.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_video_chroma_resampler.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035222584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035222584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_timer " "Found entity 1: nios_system_timer" {  } { { "nios_system/synthesis/submodules/nios_system_timer.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035222599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035222599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_sysid " "Found entity 1: nios_system_sysid" {  } { { "nios_system/synthesis/submodules/nios_system_sysid.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035222599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035222599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_sys_sdram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_sys_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_sys_sdram_pll " "Found entity 1: nios_system_sys_sdram_pll" {  } { { "nios_system/synthesis/submodules/nios_system_sys_sdram_pll.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_sys_sdram_pll.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035222615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035222615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_switches.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_switches " "Found entity 1: nios_system_switches" {  } { { "nios_system/synthesis/submodules/nios_system_switches.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_switches.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035222621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035222621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_sram " "Found entity 1: nios_system_sram" {  } { { "nios_system/synthesis/submodules/nios_system_sram.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_sram.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035222621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035222621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_rs232_counters.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_rs232_counters.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_counters " "Found entity 1: altera_up_rs232_counters" {  } { { "nios_system/synthesis/submodules/altera_up_rs232_counters.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/altera_up_rs232_counters.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035222637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035222637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_rs232_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_rs232_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_in_deserializer " "Found entity 1: altera_up_rs232_in_deserializer" {  } { { "nios_system/synthesis/submodules/altera_up_rs232_in_deserializer.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/altera_up_rs232_in_deserializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035222637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035222637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_rs232_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_rs232_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_out_serializer " "Found entity 1: altera_up_rs232_out_serializer" {  } { { "nios_system/synthesis/submodules/altera_up_rs232_out_serializer.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/altera_up_rs232_out_serializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035222637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035222637 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "altera_up_sync_fifo.v(138) " "Verilog HDL Module Instantiation warning at altera_up_sync_fifo.v(138): ignored dangling comma in List of Port Connections" {  } { { "nios_system/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1643035222653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_sync_fifo " "Found entity 1: altera_up_sync_fifo" {  } { { "nios_system/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/altera_up_sync_fifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035222653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035222653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_serial_port.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_serial_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_serial_port " "Found entity 1: nios_system_serial_port" {  } { { "nios_system/synthesis/submodules/nios_system_serial_port.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_serial_port.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035222668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035222668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_sdram_input_efifo_module " "Found entity 1: nios_system_sdram_input_efifo_module" {  } { { "nios_system/synthesis/submodules/nios_system_sdram.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035222684 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_sdram " "Found entity 2: nios_system_sdram" {  } { { "nios_system/synthesis/submodules/nios_system_sdram.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035222684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035222684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_sd_card_avalon_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_sd_card_avalon_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Avalon_Interface-rtl " "Found design unit 1: Altera_UP_SD_Card_Avalon_Interface-rtl" {  } { { "nios_system/synthesis/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd" 126 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035223117 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Avalon_Interface " "Found entity 1: Altera_UP_SD_Card_Avalon_Interface" {  } { { "nios_system/synthesis/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035223117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035223117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_sd_card_48_bit_command_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_sd_card_48_bit_command_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_48_bit_Command_Generator-rtl " "Found design unit 1: Altera_UP_SD_Card_48_bit_Command_Generator-rtl" {  } { { "nios_system/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035223126 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_48_bit_Command_Generator " "Found entity 1: Altera_UP_SD_Card_48_bit_Command_Generator" {  } { { "nios_system/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035223126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035223126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_sd_card_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_sd_card_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Buffer-rtl " "Found design unit 1: Altera_UP_SD_Card_Buffer-rtl" {  } { { "nios_system/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035223136 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Buffer " "Found entity 1: Altera_UP_SD_Card_Buffer" {  } { { "nios_system/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035223136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035223136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_sd_card_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_sd_card_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Clock-rtl " "Found design unit 1: Altera_UP_SD_Card_Clock-rtl" {  } { { "nios_system/synthesis/submodules/Altera_UP_SD_Card_Clock.vhd" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/Altera_UP_SD_Card_Clock.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035223136 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Clock " "Found entity 1: Altera_UP_SD_Card_Clock" {  } { { "nios_system/synthesis/submodules/Altera_UP_SD_Card_Clock.vhd" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/Altera_UP_SD_Card_Clock.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035223136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035223136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_sd_card_control_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_sd_card_control_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Control_FSM-rtl " "Found design unit 1: Altera_UP_SD_Card_Control_FSM-rtl" {  } { { "nios_system/synthesis/submodules/Altera_UP_SD_Card_Control_FSM.vhd" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/Altera_UP_SD_Card_Control_FSM.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035223151 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Control_FSM " "Found entity 1: Altera_UP_SD_Card_Control_FSM" {  } { { "nios_system/synthesis/submodules/Altera_UP_SD_Card_Control_FSM.vhd" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/Altera_UP_SD_Card_Control_FSM.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035223151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035223151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_sd_card_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_sd_card_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Interface-rtl " "Found design unit 1: Altera_UP_SD_Card_Interface-rtl" {  } { { "nios_system/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035223151 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Interface " "Found entity 1: Altera_UP_SD_Card_Interface" {  } { { "nios_system/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035223151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035223151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_sd_card_response_receiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_sd_card_response_receiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Response_Receiver-rtl " "Found design unit 1: Altera_UP_SD_Card_Response_Receiver-rtl" {  } { { "nios_system/synthesis/submodules/Altera_UP_SD_Card_Response_Receiver.vhd" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/Altera_UP_SD_Card_Response_Receiver.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035223167 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Response_Receiver " "Found entity 1: Altera_UP_SD_Card_Response_Receiver" {  } { { "nios_system/synthesis/submodules/Altera_UP_SD_Card_Response_Receiver.vhd" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/Altera_UP_SD_Card_Response_Receiver.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035223167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035223167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_sd_crc16_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_sd_crc16_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_CRC16_Generator-rtl " "Found design unit 1: Altera_UP_SD_CRC16_Generator-rtl" {  } { { "nios_system/synthesis/submodules/Altera_UP_SD_CRC16_Generator.vhd" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/Altera_UP_SD_CRC16_Generator.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035223167 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_CRC16_Generator " "Found entity 1: Altera_UP_SD_CRC16_Generator" {  } { { "nios_system/synthesis/submodules/Altera_UP_SD_CRC16_Generator.vhd" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/Altera_UP_SD_CRC16_Generator.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035223167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035223167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_sd_crc7_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_sd_crc7_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_CRC7_Generator-rtl " "Found design unit 1: Altera_UP_SD_CRC7_Generator-rtl" {  } { { "nios_system/synthesis/submodules/Altera_UP_SD_CRC7_Generator.vhd" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/Altera_UP_SD_CRC7_Generator.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035223167 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_CRC7_Generator " "Found entity 1: Altera_UP_SD_CRC7_Generator" {  } { { "nios_system/synthesis/submodules/Altera_UP_SD_CRC7_Generator.vhd" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/Altera_UP_SD_CRC7_Generator.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035223167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035223167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_sd_signal_trigger.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_sd_signal_trigger.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Signal_Trigger-rtl " "Found design unit 1: Altera_UP_SD_Signal_Trigger-rtl" {  } { { "nios_system/synthesis/submodules/Altera_UP_SD_Signal_Trigger.vhd" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/Altera_UP_SD_Signal_Trigger.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035223182 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Signal_Trigger " "Found entity 1: Altera_UP_SD_Signal_Trigger" {  } { { "nios_system/synthesis/submodules/Altera_UP_SD_Signal_Trigger.vhd" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/Altera_UP_SD_Signal_Trigger.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035223182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035223182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_sd_card_memory_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_sd_card_memory_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_up_sd_card_memory_block-SYN " "Found design unit 1: altera_up_sd_card_memory_block-SYN" {  } { { "nios_system/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035223198 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Memory_Block " "Found entity 1: Altera_UP_SD_Card_Memory_Block" {  } { { "nios_system/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035223198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035223198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_scaler_green.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_scaler_green.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_scaler_green " "Found entity 1: nios_system_scaler_green" {  } { { "nios_system/synthesis/submodules/nios_system_scaler_green.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_scaler_green.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035223198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035223198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_rgb_resampler_green.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_rgb_resampler_green.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_rgb_resampler_green " "Found entity 1: nios_system_rgb_resampler_green" {  } { { "nios_system/synthesis/submodules/nios_system_rgb_resampler_green.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_rgb_resampler_green.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035223214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035223214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_red_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_red_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_red_LEDs " "Found entity 1: nios_system_red_LEDs" {  } { { "nios_system/synthesis/submodules/nios_system_red_LEDs.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_red_LEDs.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035223214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035223214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_pushbuttons.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_pushbuttons.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_pushbuttons " "Found entity 1: nios_system_pushbuttons" {  } { { "nios_system/synthesis/submodules/nios_system_pushbuttons.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_pushbuttons.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035223229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035223229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_ps2.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_ps2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_ps2 " "Found entity 1: altera_up_ps2" {  } { { "nios_system/synthesis/submodules/altera_up_ps2.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/altera_up_ps2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035223236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035223236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_ps2_command_out " "Found entity 1: altera_up_ps2_command_out" {  } { { "nios_system/synthesis/submodules/altera_up_ps2_command_out.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/altera_up_ps2_command_out.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035223252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035223252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_ps2_data_in " "Found entity 1: altera_up_ps2_data_in" {  } { { "nios_system/synthesis/submodules/altera_up_ps2_data_in.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/altera_up_ps2_data_in.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035223267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035223267 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "nios_system_ps2_key.v(239) " "Verilog HDL Module Instantiation warning at nios_system_ps2_key.v(239): ignored dangling comma in List of Port Connections" {  } { { "nios_system/synthesis/submodules/nios_system_ps2_key.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_ps2_key.v" 239 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1643035223267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_ps2_key.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_ps2_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_ps2_key " "Found entity 1: nios_system_ps2_key" {  } { { "nios_system/synthesis/submodules/nios_system_ps2_key.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_ps2_key.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035223267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035223267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_pixel_buffer_dma_green.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_pixel_buffer_dma_green.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_pixel_buffer_dma_green " "Found entity 1: nios_system_pixel_buffer_dma_green" {  } { { "nios_system/synthesis/submodules/nios_system_pixel_buffer_dma_green.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_pixel_buffer_dma_green.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035223283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035223283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_performance_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_performance_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_performance_counter " "Found entity 1: nios_system_performance_counter" {  } { { "nios_system/synthesis/submodules/nios_system_performance_counter.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_performance_counter.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035223298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035223298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_onchip_memory " "Found entity 1: nios_system_onchip_memory" {  } { { "nios_system/synthesis/submodules/nios_system_onchip_memory.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035223298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035223298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mtl_dual_clock_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mtl_dual_clock_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mtl_dual_clock_buffer " "Found entity 1: nios_system_mtl_dual_clock_buffer" {  } { { "nios_system/synthesis/submodules/nios_system_mtl_dual_clock_buffer.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_mtl_dual_clock_buffer.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035223314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035223314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "nios_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035223330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035223330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mtl_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mtl_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mtl_controller " "Found entity 1: nios_system_mtl_controller" {  } { { "nios_system/synthesis/submodules/nios_system_mtl_controller.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_mtl_controller.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035223336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035223336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_video_128_character_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_video_128_character_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_128_character_rom " "Found entity 1: altera_up_video_128_character_rom" {  } { { "nios_system/synthesis/submodules/altera_up_video_128_character_rom.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/altera_up_video_128_character_rom.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035223352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035223352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_video_fb_color_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_video_fb_color_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_fb_color_rom " "Found entity 1: altera_up_video_fb_color_rom" {  } { { "nios_system/synthesis/submodules/altera_up_video_fb_color_rom.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/altera_up_video_fb_color_rom.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035223352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035223352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mtl_char_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mtl_char_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mtl_char_buffer " "Found entity 1: nios_system_mtl_char_buffer" {  } { { "nios_system/synthesis/submodules/nios_system_mtl_char_buffer.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_mtl_char_buffer.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035223367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035223367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file nios_system/synthesis/submodules/nios_system_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_jtag_uart_sim_scfifo_w " "Found entity 1: nios_system_jtag_uart_sim_scfifo_w" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035223399 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_jtag_uart_scfifo_w " "Found entity 2: nios_system_jtag_uart_scfifo_w" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035223399 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_system_jtag_uart_sim_scfifo_r " "Found entity 3: nios_system_jtag_uart_sim_scfifo_r" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035223399 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_system_jtag_uart_scfifo_r " "Found entity 4: nios_system_jtag_uart_scfifo_r" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035223399 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_system_jtag_uart " "Found entity 5: nios_system_jtag_uart" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035223399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035223399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_flash_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_flash_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_flash_controller " "Found entity 1: nios_system_flash_controller" {  } { { "nios_system/synthesis/submodules/nios_system_flash_controller.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_flash_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035223414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035223414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tristate_controller_aggregator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tristate_controller_aggregator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tristate_controller_aggregator " "Found entity 1: altera_tristate_controller_aggregator" {  } { { "nios_system/synthesis/submodules/altera_tristate_controller_aggregator.sv" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/altera_tristate_controller_aggregator.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035223430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035223430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tristate_controller_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tristate_controller_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tristate_controller_translator " "Found entity 1: altera_tristate_controller_translator" {  } { { "nios_system/synthesis/submodules/altera_tristate_controller_translator.sv" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/altera_tristate_controller_translator.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035223436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035223436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_flash_bridge.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_flash_bridge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_flash_bridge " "Found entity 1: nios_system_flash_bridge" {  } { { "nios_system/synthesis/submodules/nios_system_flash_bridge.sv" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_flash_bridge.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035223452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035223452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_cpu " "Found entity 1: nios_system_cpu" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035223452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035223452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_cpu_cpu.v 29 29 " "Found 29 design units, including 29 entities, in source file nios_system/synthesis/submodules/nios_system_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_cpu_cpu_ic_data_module " "Found entity 1: nios_system_cpu_cpu_ic_data_module" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_cpu.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035224462 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_cpu_cpu_ic_tag_module " "Found entity 2: nios_system_cpu_cpu_ic_tag_module" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_cpu.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_cpu_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035224462 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_system_cpu_cpu_bht_module " "Found entity 3: nios_system_cpu_cpu_bht_module" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_cpu.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_cpu_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035224462 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_system_cpu_cpu_register_bank_a_module " "Found entity 4: nios_system_cpu_cpu_register_bank_a_module" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_cpu.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_cpu_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035224462 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_system_cpu_cpu_register_bank_b_module " "Found entity 5: nios_system_cpu_cpu_register_bank_b_module" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_cpu.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_cpu_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035224462 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_system_cpu_cpu_dc_tag_module " "Found entity 6: nios_system_cpu_cpu_dc_tag_module" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_cpu.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_cpu_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035224462 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_system_cpu_cpu_dc_data_module " "Found entity 7: nios_system_cpu_cpu_dc_data_module" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_cpu.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_cpu_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035224462 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_system_cpu_cpu_dc_victim_module " "Found entity 8: nios_system_cpu_cpu_dc_victim_module" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_cpu.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_cpu_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035224462 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_system_cpu_cpu_nios2_oci_debug " "Found entity 9: nios_system_cpu_cpu_nios2_oci_debug" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_cpu.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_cpu_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035224462 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_system_cpu_cpu_nios2_oci_break " "Found entity 10: nios_system_cpu_cpu_nios2_oci_break" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_cpu.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_cpu_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035224462 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_system_cpu_cpu_nios2_oci_xbrk " "Found entity 11: nios_system_cpu_cpu_nios2_oci_xbrk" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_cpu.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_cpu_cpu.v" 1123 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035224462 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_system_cpu_cpu_nios2_oci_match_single " "Found entity 12: nios_system_cpu_cpu_nios2_oci_match_single" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_cpu.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_cpu_cpu.v" 1408 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035224462 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_system_cpu_cpu_nios2_oci_match_paired " "Found entity 13: nios_system_cpu_cpu_nios2_oci_match_paired" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_cpu.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_cpu_cpu.v" 1445 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035224462 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_system_cpu_cpu_nios2_oci_dbrk " "Found entity 14: nios_system_cpu_cpu_nios2_oci_dbrk" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_cpu.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_cpu_cpu.v" 1484 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035224462 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_system_cpu_cpu_nios2_oci_itrace " "Found entity 15: nios_system_cpu_cpu_nios2_oci_itrace" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_cpu.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_cpu_cpu.v" 1732 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035224462 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_system_cpu_cpu_nios2_oci_td_mode " "Found entity 16: nios_system_cpu_cpu_nios2_oci_td_mode" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_cpu.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_cpu_cpu.v" 1915 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035224462 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_system_cpu_cpu_nios2_oci_dtrace " "Found entity 17: nios_system_cpu_cpu_nios2_oci_dtrace" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_cpu.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_cpu_cpu.v" 1983 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035224462 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_system_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 18: nios_system_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_cpu.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_cpu_cpu.v" 2065 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035224462 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_system_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 19: nios_system_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_cpu.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_cpu_cpu.v" 2137 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035224462 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_system_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 20: nios_system_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_cpu.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_cpu_cpu.v" 2180 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035224462 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_system_cpu_cpu_nios2_oci_fifo " "Found entity 21: nios_system_cpu_cpu_nios2_oci_fifo" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_cpu.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_cpu_cpu.v" 2227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035224462 ""} { "Info" "ISGN_ENTITY_NAME" "22 nios_system_cpu_cpu_nios2_oci_pib " "Found entity 22: nios_system_cpu_cpu_nios2_oci_pib" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_cpu.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_cpu_cpu.v" 2713 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035224462 ""} { "Info" "ISGN_ENTITY_NAME" "23 nios_system_cpu_cpu_nios2_oci_im " "Found entity 23: nios_system_cpu_cpu_nios2_oci_im" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_cpu.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_cpu_cpu.v" 2736 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035224462 ""} { "Info" "ISGN_ENTITY_NAME" "24 nios_system_cpu_cpu_nios2_performance_monitors " "Found entity 24: nios_system_cpu_cpu_nios2_performance_monitors" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_cpu.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_cpu_cpu.v" 2806 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035224462 ""} { "Info" "ISGN_ENTITY_NAME" "25 nios_system_cpu_cpu_nios2_avalon_reg " "Found entity 25: nios_system_cpu_cpu_nios2_avalon_reg" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_cpu.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_cpu_cpu.v" 2823 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035224462 ""} { "Info" "ISGN_ENTITY_NAME" "26 nios_system_cpu_cpu_ociram_sp_ram_module " "Found entity 26: nios_system_cpu_cpu_ociram_sp_ram_module" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_cpu.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_cpu_cpu.v" 2916 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035224462 ""} { "Info" "ISGN_ENTITY_NAME" "27 nios_system_cpu_cpu_nios2_ocimem " "Found entity 27: nios_system_cpu_cpu_nios2_ocimem" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_cpu.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_cpu_cpu.v" 2981 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035224462 ""} { "Info" "ISGN_ENTITY_NAME" "28 nios_system_cpu_cpu_nios2_oci " "Found entity 28: nios_system_cpu_cpu_nios2_oci" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_cpu.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_cpu_cpu.v" 3162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035224462 ""} { "Info" "ISGN_ENTITY_NAME" "29 nios_system_cpu_cpu " "Found entity 29: nios_system_cpu_cpu" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_cpu.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_cpu_cpu.v" 3728 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035224462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035224462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_cpu_cpu_debug_slave_sysclk " "Found entity 1: nios_system_cpu_cpu_debug_slave_sysclk" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035224470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035224470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_cpu_cpu_debug_slave_tck " "Found entity 1: nios_system_cpu_cpu_debug_slave_tck" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_cpu_debug_slave_tck.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035224482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035224482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_cpu_cpu_debug_slave_wrapper " "Found entity 1: nios_system_cpu_cpu_debug_slave_wrapper" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035224500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035224500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_cpu_cpu_mult_cell " "Found entity 1: nios_system_cpu_cpu_mult_cell" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_cpu_mult_cell.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035224510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035224510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_cpu_cpu_test_bench " "Found entity 1: nios_system_cpu_cpu_test_bench" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_cpu_test_bench.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035224523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035224523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_character_lcd_communication.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_character_lcd_communication.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_character_lcd_communication " "Found entity 1: altera_up_character_lcd_communication" {  } { { "nios_system/synthesis/submodules/altera_up_character_lcd_communication.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/altera_up_character_lcd_communication.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035224541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035224541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_character_lcd_initialization.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_character_lcd_initialization.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_character_lcd_initialization " "Found entity 1: altera_up_character_lcd_initialization" {  } { { "nios_system/synthesis/submodules/altera_up_character_lcd_initialization.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/altera_up_character_lcd_initialization.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035224543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035224543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_char_lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_char_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_char_lcd " "Found entity 1: nios_system_char_lcd" {  } { { "nios_system/synthesis/submodules/nios_system_char_lcd.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_char_lcd.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035224561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035224561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_audio_pll " "Found entity 1: nios_system_audio_pll" {  } { { "nios_system/synthesis/submodules/nios_system_audio_pll.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_audio_pll.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035224561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035224561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_av_config_serial_bus_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_serial_bus_controller " "Found entity 1: altera_up_av_config_serial_bus_controller" {  } { { "nios_system/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035224577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035224577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_slow_clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_slow_clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_slow_clock_generator " "Found entity 1: altera_up_slow_clock_generator" {  } { { "nios_system/synthesis/submodules/altera_up_slow_clock_generator.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/altera_up_slow_clock_generator.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035224592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035224592 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "altera_up_av_config_auto_init altera_up_av_config_auto_init.v(51) " "Verilog Module Declaration warning at altera_up_av_config_auto_init.v(51): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"altera_up_av_config_auto_init\"" {  } { { "nios_system/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/altera_up_av_config_auto_init.v" 51 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643035224592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_av_config_auto_init.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_av_config_auto_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init " "Found entity 1: altera_up_av_config_auto_init" {  } { { "nios_system/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/altera_up_av_config_auto_init.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035224608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035224608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_av_config_auto_init_dc2.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_dc2 " "Found entity 1: altera_up_av_config_auto_init_dc2" {  } { { "nios_system/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035224608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035224608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_av_config_auto_init_d5m.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_d5m " "Found entity 1: altera_up_av_config_auto_init_d5m" {  } { { "nios_system/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035224624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035224624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_av_config_auto_init_lcm.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_lcm " "Found entity 1: altera_up_av_config_auto_init_lcm" {  } { { "nios_system/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035224639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035224639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_av_config_auto_init_ltm.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ltm " "Found entity 1: altera_up_av_config_auto_init_ltm" {  } { { "nios_system/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035224655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035224655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de1_soc " "Found entity 1: altera_up_av_config_auto_init_ob_de1_soc" {  } { { "nios_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035224661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035224661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2_115 " "Found entity 1: altera_up_av_config_auto_init_ob_de2_115" {  } { { "nios_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035224661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035224661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2i_150 " "Found entity 1: altera_up_av_config_auto_init_ob_de2i_150" {  } { { "nios_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035224677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035224677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de10_standard " "Found entity 1: altera_up_av_config_auto_init_ob_de10_standard" {  } { { "nios_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035224693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035224693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_audio " "Found entity 1: altera_up_av_config_auto_init_ob_audio" {  } { { "nios_system/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035224693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035224693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7180 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7180" {  } { { "nios_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035224708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035224708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7181 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7181" {  } { { "nios_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035224724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035224724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_audio_and_video_config.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_audio_and_video_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_audio_and_video_config " "Found entity 1: nios_system_audio_and_video_config" {  } { { "nios_system/synthesis/submodules/nios_system_audio_and_video_config.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_audio_and_video_config.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035224739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035224739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_bit_counter " "Found entity 1: altera_up_audio_bit_counter" {  } { { "nios_system/synthesis/submodules/altera_up_audio_bit_counter.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/altera_up_audio_bit_counter.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035224739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035224739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_in_deserializer " "Found entity 1: altera_up_audio_in_deserializer" {  } { { "nios_system/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/altera_up_audio_in_deserializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035224762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035224762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_out_serializer " "Found entity 1: altera_up_audio_out_serializer" {  } { { "nios_system/synthesis/submodules/altera_up_audio_out_serializer.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/altera_up_audio_out_serializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035224777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035224777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_clock_edge " "Found entity 1: altera_up_clock_edge" {  } { { "nios_system/synthesis/submodules/altera_up_clock_edge.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/altera_up_clock_edge.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035224793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035224793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_audio " "Found entity 1: nios_system_audio" {  } { { "nios_system/synthesis/submodules/nios_system_audio.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_audio.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035224808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035224808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_video_alpha_blender_normal.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_video_alpha_blender_normal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_alpha_blender_normal " "Found entity 1: altera_up_video_alpha_blender_normal" {  } { { "nios_system/synthesis/submodules/altera_up_video_alpha_blender_normal.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/altera_up_video_alpha_blender_normal.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035224808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035224808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_video_alpha_blender_simple.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_video_alpha_blender_simple.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_alpha_blender_simple " "Found entity 1: altera_up_video_alpha_blender_simple" {  } { { "nios_system/synthesis/submodules/altera_up_video_alpha_blender_simple.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/altera_up_video_alpha_blender_simple.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035224824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035224824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_alpha_blending.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_alpha_blending.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_alpha_blending " "Found entity 1: nios_system_alpha_blending" {  } { { "nios_system/synthesis/submodules/nios_system_alpha_blending.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_alpha_blending.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035224840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035224840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_hex7_hex4.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_hex7_hex4.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_HEX7_HEX4 " "Found entity 1: nios_system_HEX7_HEX4" {  } { { "nios_system/synthesis/submodules/nios_system_HEX7_HEX4.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_HEX7_HEX4.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035224855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035224855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_hex3_hex0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_hex3_hex0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_HEX3_HEX0 " "Found entity 1: nios_system_HEX3_HEX0" {  } { { "nios_system/synthesis/submodules/nios_system_HEX3_HEX0.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_HEX3_HEX0.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035224862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035224862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_green_led.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_green_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_Green_LED " "Found entity 1: nios_system_Green_LED" {  } { { "nios_system/synthesis/submodules/nios_system_Green_LED.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/nios_system/synthesis/submodules/nios_system_Green_LED.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035224862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035224862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chromakey.v 1 1 " "Found 1 design units, including 1 entities, in source file chromakey.v" { { "Info" "ISGN_ENTITY_NAME" "1 ChromaKey " "Found entity 1: ChromaKey" {  } { { "ChromaKey.v" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/ChromaKey.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643035224877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035224877 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"/\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\" AlphaBlender.vhd(1) " "VHDL syntax error at AlphaBlender.vhd(1) near text \"/\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\"" {  } { { "AlphaBlender.vhd" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/AlphaBlender.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035224877 ""}
{ "Error" "EVRFX_VHDL_BLOCK_COMMENT_IN_NON_VHDL08" "VHDL_1993 AlphaBlender.vhd(22) " "VHDL error at AlphaBlender.vhd(22): block comments are not supported in VHDL_1993" {  } { { "AlphaBlender.vhd" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/AlphaBlender.vhd" 22 0 0 } }  } 0 10995 "VHDL error at %2!s!: block comments are not supported in %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035224893 ""}
{ "Error" "EVRFX_VHDL_BLOCK_COMMENT_IN_NON_VHDL08" "VHDL_1993 AlphaBlender.vhd(67) " "VHDL error at AlphaBlender.vhd(67): block comments are not supported in VHDL_1993" {  } { { "AlphaBlender.vhd" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/AlphaBlender.vhd" 67 0 0 } }  } 0 10995 "VHDL error at %2!s!: block comments are not supported in %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035224893 ""}
{ "Error" "EVRFX_VHDL_BLOCK_COMMENT_IN_NON_VHDL08" "VHDL_1993 AlphaBlender.vhd(72) " "VHDL error at AlphaBlender.vhd(72): block comments are not supported in VHDL_1993" {  } { { "AlphaBlender.vhd" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/AlphaBlender.vhd" 72 0 0 } }  } 0 10995 "VHDL error at %2!s!: block comments are not supported in %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035224893 ""}
{ "Error" "EVRFX_VHDL_BLOCK_COMMENT_IN_NON_VHDL08" "VHDL_1993 AlphaBlender.vhd(106) " "VHDL error at AlphaBlender.vhd(106): block comments are not supported in VHDL_1993" {  } { { "AlphaBlender.vhd" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/AlphaBlender.vhd" 106 0 0 } }  } 0 10995 "VHDL error at %2!s!: block comments are not supported in %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035224893 ""}
{ "Error" "EVRFX_VHDL_BLOCK_COMMENT_IN_NON_VHDL08" "VHDL_1993 AlphaBlender.vhd(111) " "VHDL error at AlphaBlender.vhd(111): block comments are not supported in VHDL_1993" {  } { { "AlphaBlender.vhd" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/AlphaBlender.vhd" 111 0 0 } }  } 0 10995 "VHDL error at %2!s!: block comments are not supported in %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035224893 ""}
{ "Error" "EVRFX_VHDL_BLOCK_COMMENT_IN_NON_VHDL08" "VHDL_1993 AlphaBlender.vhd(128) " "VHDL error at AlphaBlender.vhd(128): block comments are not supported in VHDL_1993" {  } { { "AlphaBlender.vhd" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/AlphaBlender.vhd" 128 0 0 } }  } 0 10995 "VHDL error at %2!s!: block comments are not supported in %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035224893 ""}
{ "Error" "EVRFX_VHDL_BLOCK_COMMENT_IN_NON_VHDL08" "VHDL_1993 AlphaBlender.vhd(133) " "VHDL error at AlphaBlender.vhd(133): block comments are not supported in VHDL_1993" {  } { { "AlphaBlender.vhd" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/AlphaBlender.vhd" 133 0 0 } }  } 0 10995 "VHDL error at %2!s!: block comments are not supported in %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035224893 ""}
{ "Error" "EVRFX_VHDL_BLOCK_COMMENT_IN_NON_VHDL08" "VHDL_1993 AlphaBlender.vhd(140) " "VHDL error at AlphaBlender.vhd(140): block comments are not supported in VHDL_1993" {  } { { "AlphaBlender.vhd" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/AlphaBlender.vhd" 140 0 0 } }  } 0 10995 "VHDL error at %2!s!: block comments are not supported in %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035224893 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\{ AlphaBlender.vhd(147) " "VHDL syntax error at AlphaBlender.vhd(147) near text \{" {  } { { "AlphaBlender.vhd" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/AlphaBlender.vhd" 147 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035224893 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\} AlphaBlender.vhd(147) " "VHDL syntax error at AlphaBlender.vhd(147) near text \}" {  } { { "AlphaBlender.vhd" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/AlphaBlender.vhd" 147 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035224893 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "~ AlphaBlender.vhd(155) " "VHDL syntax error at AlphaBlender.vhd(155) near text ~" {  } { { "AlphaBlender.vhd" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/AlphaBlender.vhd" 155 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035224893 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "~ AlphaBlender.vhd(156) " "VHDL syntax error at AlphaBlender.vhd(156) near text ~" {  } { { "AlphaBlender.vhd" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/AlphaBlender.vhd" 156 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035224893 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "~ AlphaBlender.vhd(158) " "VHDL syntax error at AlphaBlender.vhd(158) near text ~" {  } { { "AlphaBlender.vhd" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/AlphaBlender.vhd" 158 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035224893 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "~ AlphaBlender.vhd(159) " "VHDL syntax error at AlphaBlender.vhd(159) near text ~" {  } { { "AlphaBlender.vhd" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/AlphaBlender.vhd" 159 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035224893 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "~ AlphaBlender.vhd(162) " "VHDL syntax error at AlphaBlender.vhd(162) near text ~" {  } { { "AlphaBlender.vhd" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/AlphaBlender.vhd" 162 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035224893 ""}
{ "Error" "EVRFX_VHDL_BLOCK_COMMENT_IN_NON_VHDL08" "VHDL_1993 AlphaBlender.vhd(164) " "VHDL error at AlphaBlender.vhd(164): block comments are not supported in VHDL_1993" {  } { { "AlphaBlender.vhd" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/AlphaBlender.vhd" 164 0 0 } }  } 0 10995 "VHDL error at %2!s!: block comments are not supported in %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035224893 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "` AlphaBlender.vhd(168) " "VHDL syntax error at AlphaBlender.vhd(168) near text `" {  } { { "AlphaBlender.vhd" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/AlphaBlender.vhd" 168 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035224893 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "` AlphaBlender.vhd(181) " "VHDL syntax error at AlphaBlender.vhd(181) near text `" {  } { { "AlphaBlender.vhd" "" { Text "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/AlphaBlender.vhd" 181 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035224893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alphablender.vhd 0 0 " "Found 0 design units, including 0 entities, in source file alphablender.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035224893 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/output_files/ChromaKey.map.smsg " "Generated suppressed messages file C:/Users/patvalma/Documents/GitHub/Chroma-Key/TRABAJO_CHS/output_files/ChromaKey.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035225078 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4853 " "Peak virtual memory: 4853 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1643035227077 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jan 24 15:40:27 2022 " "Processing ended: Mon Jan 24 15:40:27 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1643035227077 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1643035227077 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1643035227077 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035227077 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 21 s 6 s " "Quartus Prime Full Compilation was unsuccessful. 21 errors, 6 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1643035227709 ""}
