#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Jan 18 20:44:47 2023
# Process ID: 11136
# Current directory: D:/Desktop/experiment/CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13060 D:\Desktop\experiment\CPU\CPU.xpr
# Log file: D:/Desktop/experiment/CPU/vivado.log
# Journal file: D:/Desktop/experiment/CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Desktop/experiment/CPU/CPU.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2017.4/data/ip'.
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: CPU
WARNING: [Synth 8-2292] literal value truncated to fit in 9 bits [D:/Desktop/experiment/CPU/CPU.srcs/sources_1/new/MainDec.v:36]
WARNING: [Synth 8-2292] literal value truncated to fit in 9 bits [D:/Desktop/experiment/CPU/CPU.srcs/sources_1/new/MainDec.v:37]
WARNING: [Synth 8-2292] literal value truncated to fit in 9 bits [D:/Desktop/experiment/CPU/CPU.srcs/sources_1/new/MainDec.v:38]
WARNING: [Synth 8-2292] literal value truncated to fit in 9 bits [D:/Desktop/experiment/CPU/CPU.srcs/sources_1/new/MainDec.v:39]
WARNING: [Synth 8-2292] literal value truncated to fit in 9 bits [D:/Desktop/experiment/CPU/CPU.srcs/sources_1/new/MainDec.v:40]
WARNING: [Synth 8-2292] literal value truncated to fit in 9 bits [D:/Desktop/experiment/CPU/CPU.srcs/sources_1/new/MainDec.v:41]
WARNING: [Synth 8-2292] literal value truncated to fit in 9 bits [D:/Desktop/experiment/CPU/CPU.srcs/sources_1/new/MainDec.v:42]
WARNING: [Synth 8-2292] literal value truncated to fit in 9 bits [D:/Desktop/experiment/CPU/CPU.srcs/sources_1/new/MainDec.v:43]
WARNING: [Synth 8-2292] literal value truncated to fit in 9 bits [D:/Desktop/experiment/CPU/CPU.srcs/sources_1/new/MainDec.v:44]
WARNING: [Synth 8-2292] literal value truncated to fit in 9 bits [D:/Desktop/experiment/CPU/CPU.srcs/sources_1/new/MainDec.v:45]
WARNING: [Synth 8-2292] literal value truncated to fit in 9 bits [D:/Desktop/experiment/CPU/CPU.srcs/sources_1/new/MainDec.v:49]
WARNING: [Synth 8-2292] literal value truncated to fit in 9 bits [D:/Desktop/experiment/CPU/CPU.srcs/sources_1/new/MainDec.v:50]
WARNING: [Synth 8-2292] literal value truncated to fit in 9 bits [D:/Desktop/experiment/CPU/CPU.srcs/sources_1/new/MainDec.v:51]
WARNING: [Synth 8-2292] literal value truncated to fit in 9 bits [D:/Desktop/experiment/CPU/CPU.srcs/sources_1/new/MainDec.v:52]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 881.871 ; gain = 95.188
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CPU' [D:/Desktop/experiment/CPU/CPU.srcs/sources_1/new/CPU.v:26]
INFO: [Synth 8-638] synthesizing module 'mux' [D:/Desktop/experiment/CPU/CPU.srcs/sources_1/new/mux.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux' (1#1) [D:/Desktop/experiment/CPU/CPU.srcs/sources_1/new/mux.v:23]
INFO: [Synth 8-638] synthesizing module 'PC' [D:/Desktop/experiment/CPU/CPU.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-256] done synthesizing module 'PC' (2#1) [D:/Desktop/experiment/CPU/CPU.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-638] synthesizing module 'add_PC' [D:/Desktop/experiment/CPU/CPU.srcs/sources_1/new/add_PC.v:23]
INFO: [Synth 8-256] done synthesizing module 'add_PC' (3#1) [D:/Desktop/experiment/CPU/CPU.srcs/sources_1/new/add_PC.v:23]
INFO: [Synth 8-638] synthesizing module 'IMem' [D:/Desktop/experiment/CPU/CPU.srcs/sources_1/new/IMem.v:24]
	Parameter IMEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'D:/Desktop/experiment/CPU/CPU.srcs/sources_1/new/mips2.txt' is read successfully [D:/Desktop/experiment/CPU/CPU.srcs/sources_1/new/IMem.v:31]
INFO: [Synth 8-256] done synthesizing module 'IMem' (4#1) [D:/Desktop/experiment/CPU/CPU.srcs/sources_1/new/IMem.v:24]
INFO: [Synth 8-638] synthesizing module 'Controller' [D:/Desktop/experiment/CPU/CPU.srcs/sources_1/new/Controller.v:23]
INFO: [Synth 8-638] synthesizing module 'MainDec' [D:/Desktop/experiment/CPU/CPU.srcs/sources_1/new/MainDec.v:23]
WARNING: [Synth 8-151] case item 6'b100001 is unreachable [D:/Desktop/experiment/CPU/CPU.srcs/sources_1/new/MainDec.v:35]
INFO: [Synth 8-256] done synthesizing module 'MainDec' (5#1) [D:/Desktop/experiment/CPU/CPU.srcs/sources_1/new/MainDec.v:23]
WARNING: [Synth 8-689] width (2) of port connection 'ALUOp' does not match port width (3) of module 'MainDec' [D:/Desktop/experiment/CPU/CPU.srcs/sources_1/new/Controller.v:35]
INFO: [Synth 8-638] synthesizing module 'ALUDec' [D:/Desktop/experiment/CPU/CPU.srcs/sources_1/new/ALUDec.v:23]
WARNING: [Synth 8-151] case item 3'b111 is unreachable [D:/Desktop/experiment/CPU/CPU.srcs/sources_1/new/ALUDec.v:33]
WARNING: [Synth 8-151] case item 3'b110 is unreachable [D:/Desktop/experiment/CPU/CPU.srcs/sources_1/new/ALUDec.v:35]
INFO: [Synth 8-226] default block is never used [D:/Desktop/experiment/CPU/CPU.srcs/sources_1/new/ALUDec.v:29]
INFO: [Synth 8-256] done synthesizing module 'ALUDec' (6#1) [D:/Desktop/experiment/CPU/CPU.srcs/sources_1/new/ALUDec.v:23]
INFO: [Synth 8-256] done synthesizing module 'Controller' (7#1) [D:/Desktop/experiment/CPU/CPU.srcs/sources_1/new/Controller.v:23]
INFO: [Synth 8-638] synthesizing module 'RegFile' [D:/Desktop/experiment/CPU/CPU.srcs/sources_1/new/RegFile.v:24]
	Parameter ADDR_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RegFile' (8#1) [D:/Desktop/experiment/CPU/CPU.srcs/sources_1/new/RegFile.v:24]
INFO: [Synth 8-638] synthesizing module 'mux5' [D:/Desktop/experiment/CPU/CPU.srcs/sources_1/new/mux5.v:23]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux5' (9#1) [D:/Desktop/experiment/CPU/CPU.srcs/sources_1/new/mux5.v:23]
INFO: [Synth 8-638] synthesizing module 'ext16' [D:/Desktop/experiment/CPU/CPU.srcs/sources_1/new/ext16.v:23]
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ext16' (10#1) [D:/Desktop/experiment/CPU/CPU.srcs/sources_1/new/ext16.v:23]
INFO: [Synth 8-638] synthesizing module 'ALU' [D:/Desktop/experiment/CPU/CPU.srcs/sources_1/new/ALU.v:23]
	Parameter SIZE bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Desktop/experiment/CPU/CPU.srcs/sources_1/new/ALU.v:33]
INFO: [Synth 8-256] done synthesizing module 'ALU' (11#1) [D:/Desktop/experiment/CPU/CPU.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-638] synthesizing module 'RAM' [D:/Desktop/experiment/CPU/CPU.srcs/sources_1/new/RAM.v:23]
	Parameter Addr_Width bound to: 10 - type: integer 
	Parameter Data_Width bound to: 32 - type: integer 
	Parameter SIZE bound to: 1024 - type: integer 
WARNING: [Synth 8-2898] ignoring malformed $readmem task: invalid memory name [D:/Desktop/experiment/CPU/CPU.srcs/sources_1/new/RAM.v:37]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Desktop/experiment/CPU/CPU.srcs/sources_1/new/RAM.v:42]
INFO: [Synth 8-256] done synthesizing module 'RAM' (12#1) [D:/Desktop/experiment/CPU/CPU.srcs/sources_1/new/RAM.v:23]
INFO: [Synth 8-256] done synthesizing module 'CPU' (13#1) [D:/Desktop/experiment/CPU/CPU.srcs/sources_1/new/CPU.v:26]
WARNING: [Synth 8-3331] design RAM has unconnected port CLK
WARNING: [Synth 8-3331] design ALUDec has unconnected port Funct[5]
WARNING: [Synth 8-3331] design ALUDec has unconnected port Funct[4]
WARNING: [Synth 8-3331] design ALUDec has unconnected port Funct[3]
WARNING: [Synth 8-3331] design ALUDec has unconnected port Funct[2]
WARNING: [Synth 8-3331] design ALUDec has unconnected port Funct[1]
WARNING: [Synth 8-3331] design ALUDec has unconnected port Funct[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 980.438 ; gain = 193.754
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 980.438 ; gain = 193.754
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 1393.438 ; gain = 606.754
34 Infos, 26 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 1393.438 ; gain = 606.754
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jan 18 20:46:59 2023...
