# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../Desktop/single_cycle_core/single_cycle_core/VHDL/adder_16b.vhd" \
"../../../../COMP3211-Assignment.srcs/sources_1/new/adder_6b.vhd" \
"../../../../COMP3211-Assignment.srcs/sources_1/new/adder_signed_4b.vhd" \
"../../../../../Desktop/single_cycle_core/single_cycle_core/VHDL/control_unit.vhd" \
"../../../../../Desktop/single_cycle_core/single_cycle_core/VHDL/data_memory.vhd" \
"../../../../../Desktop/single_cycle_core/single_cycle_core/VHDL/instruction_memory.vhd" \
"../../../../../Desktop/single_cycle_core/single_cycle_core/VHDL/mux_2to1_16b.vhd" \
"../../../../../Desktop/single_cycle_core/single_cycle_core/VHDL/mux_2to1_1b.vhd" \
"../../../../../Desktop/single_cycle_core/single_cycle_core/VHDL/mux_2to1_4b.vhd" \
"../../../../COMP3211-Assignment.srcs/sources_1/new/mux_2to1_6b.vhd" \
"../../../../../Desktop/single_cycle_core/single_cycle_core/VHDL/program_counter.vhd" \
"../../../../COMP3211-Assignment.srcs/sources_1/new/sign_extend_4b_to_6b.vhd" \
"../../../../../Desktop/single_cycle_core/single_cycle_core/VHDL/sign_extend_4to16.vhd" \
"../../../../../Desktop/single_cycle_core/single_cycle_core/VHDL/single_cycle_core.vhd" \

vhdl2008 xil_defaultlib  \
"../../../../../Desktop/single_cycle_core/single_cycle_core/VHDL/register_file.vhd" \

vhdl xil_defaultlib  \
"../../../../../Desktop/single_cycle_core/single_cycle_core/VHDL/single_cycle_core_TB_VHDL.vhd" \

# Do not sort compile order
nosort
