Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Feb  6 19:48:41 2021
| Host         : DESKTOP-KFAJ11H running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file blinky_timing_summary_routed.rpt -pb blinky_timing_summary_routed.pb -rpx blinky_timing_summary_routed.rpx -warn_on_violation
| Design       : blinky
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.590        0.000                      0                   66        0.240        0.000                      0                   66        2.000        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.590        0.000                      0                   66        0.240        0.000                      0                   66        2.000        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.590ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.240ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.590ns  (required time - arrival time)
  Source:                 counter_internal_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            counter_internal_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.420ns  (logic 1.822ns (53.270%)  route 1.598ns (46.730%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 10.022 - 5.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.718     5.321    clk_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  counter_internal_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 f  counter_internal_reg[24]/Q
                         net (fo=34, routed)          1.598     7.375    p_0_in
    SLICE_X0Y78          LUT2 (Prop_lut2_I1_O)        0.124     7.499 r  counter_internal[0]_i_4/O
                         net (fo=1, routed)           0.000     7.499    counter_internal[0]_i_4_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.900 r  counter_internal_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.900    counter_internal_reg[0]_i_2_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.014 r  counter_internal_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.014    counter_internal_reg[4]_i_1_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.128 r  counter_internal_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.128    counter_internal_reg[8]_i_1_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.242 r  counter_internal_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.242    counter_internal_reg[12]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.356 r  counter_internal_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.356    counter_internal_reg[16]_i_1_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.470 r  counter_internal_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.470    counter_internal_reg[20]_i_1_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.741 r  counter_internal_reg[24]_i_1/CO[0]
                         net (fo=1, routed)           0.000     8.741    counter_internal_reg[24]_i_1_n_3
    SLICE_X0Y84          FDRE                                         r  counter_internal_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.599    10.022    clk_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  counter_internal_reg[24]/C
                         clock pessimism              0.299    10.321    
                         clock uncertainty           -0.035    10.285    
    SLICE_X0Y84          FDRE (Setup_fdre_C_D)        0.046    10.331    counter_internal_reg[24]
  -------------------------------------------------------------------
                         required time                         10.331    
                         arrival time                          -8.741    
  -------------------------------------------------------------------
                         slack                                  1.590    

Slack (MET) :             1.632ns  (required time - arrival time)
  Source:                 counter_internal_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            counter_internal_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.369ns  (logic 1.771ns (52.563%)  route 1.598ns (47.437%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 10.021 - 5.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.718     5.321    clk_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  counter_internal_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 f  counter_internal_reg[24]/Q
                         net (fo=34, routed)          1.598     7.375    p_0_in
    SLICE_X0Y78          LUT2 (Prop_lut2_I1_O)        0.124     7.499 r  counter_internal[0]_i_4/O
                         net (fo=1, routed)           0.000     7.499    counter_internal[0]_i_4_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.900 r  counter_internal_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.900    counter_internal_reg[0]_i_2_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.014 r  counter_internal_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.014    counter_internal_reg[4]_i_1_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.128 r  counter_internal_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.128    counter_internal_reg[8]_i_1_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.242 r  counter_internal_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.242    counter_internal_reg[12]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.356 r  counter_internal_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.356    counter_internal_reg[16]_i_1_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.690 r  counter_internal_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.690    counter_internal_reg[20]_i_1_n_6
    SLICE_X0Y83          FDRE                                         r  counter_internal_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.598    10.021    clk_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  counter_internal_reg[21]/C
                         clock pessimism              0.275    10.296    
                         clock uncertainty           -0.035    10.260    
    SLICE_X0Y83          FDRE (Setup_fdre_C_D)        0.062    10.322    counter_internal_reg[21]
  -------------------------------------------------------------------
                         required time                         10.322    
                         arrival time                          -8.690    
  -------------------------------------------------------------------
                         slack                                  1.632    

Slack (MET) :             1.653ns  (required time - arrival time)
  Source:                 counter_internal_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            counter_internal_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.348ns  (logic 1.750ns (52.265%)  route 1.598ns (47.735%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 10.021 - 5.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.718     5.321    clk_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  counter_internal_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 f  counter_internal_reg[24]/Q
                         net (fo=34, routed)          1.598     7.375    p_0_in
    SLICE_X0Y78          LUT2 (Prop_lut2_I1_O)        0.124     7.499 r  counter_internal[0]_i_4/O
                         net (fo=1, routed)           0.000     7.499    counter_internal[0]_i_4_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.900 r  counter_internal_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.900    counter_internal_reg[0]_i_2_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.014 r  counter_internal_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.014    counter_internal_reg[4]_i_1_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.128 r  counter_internal_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.128    counter_internal_reg[8]_i_1_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.242 r  counter_internal_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.242    counter_internal_reg[12]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.356 r  counter_internal_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.356    counter_internal_reg[16]_i_1_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.669 r  counter_internal_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.669    counter_internal_reg[20]_i_1_n_4
    SLICE_X0Y83          FDRE                                         r  counter_internal_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.598    10.021    clk_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  counter_internal_reg[23]/C
                         clock pessimism              0.275    10.296    
                         clock uncertainty           -0.035    10.260    
    SLICE_X0Y83          FDRE (Setup_fdre_C_D)        0.062    10.322    counter_internal_reg[23]
  -------------------------------------------------------------------
                         required time                         10.322    
                         arrival time                          -8.669    
  -------------------------------------------------------------------
                         slack                                  1.653    

Slack (MET) :             1.727ns  (required time - arrival time)
  Source:                 counter_internal_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            counter_internal_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.274ns  (logic 1.676ns (51.186%)  route 1.598ns (48.813%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 10.021 - 5.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.718     5.321    clk_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  counter_internal_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 f  counter_internal_reg[24]/Q
                         net (fo=34, routed)          1.598     7.375    p_0_in
    SLICE_X0Y78          LUT2 (Prop_lut2_I1_O)        0.124     7.499 r  counter_internal[0]_i_4/O
                         net (fo=1, routed)           0.000     7.499    counter_internal[0]_i_4_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.900 r  counter_internal_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.900    counter_internal_reg[0]_i_2_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.014 r  counter_internal_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.014    counter_internal_reg[4]_i_1_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.128 r  counter_internal_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.128    counter_internal_reg[8]_i_1_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.242 r  counter_internal_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.242    counter_internal_reg[12]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.356 r  counter_internal_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.356    counter_internal_reg[16]_i_1_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.595 r  counter_internal_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.595    counter_internal_reg[20]_i_1_n_5
    SLICE_X0Y83          FDRE                                         r  counter_internal_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.598    10.021    clk_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  counter_internal_reg[22]/C
                         clock pessimism              0.275    10.296    
                         clock uncertainty           -0.035    10.260    
    SLICE_X0Y83          FDRE (Setup_fdre_C_D)        0.062    10.322    counter_internal_reg[22]
  -------------------------------------------------------------------
                         required time                         10.322    
                         arrival time                          -8.595    
  -------------------------------------------------------------------
                         slack                                  1.727    

Slack (MET) :             1.743ns  (required time - arrival time)
  Source:                 counter_internal_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            counter_internal_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.258ns  (logic 1.660ns (50.947%)  route 1.598ns (49.053%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 10.021 - 5.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.718     5.321    clk_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  counter_internal_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 f  counter_internal_reg[24]/Q
                         net (fo=34, routed)          1.598     7.375    p_0_in
    SLICE_X0Y78          LUT2 (Prop_lut2_I1_O)        0.124     7.499 r  counter_internal[0]_i_4/O
                         net (fo=1, routed)           0.000     7.499    counter_internal[0]_i_4_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.900 r  counter_internal_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.900    counter_internal_reg[0]_i_2_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.014 r  counter_internal_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.014    counter_internal_reg[4]_i_1_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.128 r  counter_internal_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.128    counter_internal_reg[8]_i_1_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.242 r  counter_internal_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.242    counter_internal_reg[12]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.356 r  counter_internal_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.356    counter_internal_reg[16]_i_1_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.579 r  counter_internal_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.579    counter_internal_reg[20]_i_1_n_7
    SLICE_X0Y83          FDRE                                         r  counter_internal_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.598    10.021    clk_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  counter_internal_reg[20]/C
                         clock pessimism              0.275    10.296    
                         clock uncertainty           -0.035    10.260    
    SLICE_X0Y83          FDRE (Setup_fdre_C_D)        0.062    10.322    counter_internal_reg[20]
  -------------------------------------------------------------------
                         required time                         10.322    
                         arrival time                          -8.579    
  -------------------------------------------------------------------
                         slack                                  1.743    

Slack (MET) :             1.745ns  (required time - arrival time)
  Source:                 counter_internal_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            counter_internal_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.255ns  (logic 1.657ns (50.902%)  route 1.598ns (49.098%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 10.020 - 5.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.718     5.321    clk_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  counter_internal_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 f  counter_internal_reg[24]/Q
                         net (fo=34, routed)          1.598     7.375    p_0_in
    SLICE_X0Y78          LUT2 (Prop_lut2_I1_O)        0.124     7.499 r  counter_internal[0]_i_4/O
                         net (fo=1, routed)           0.000     7.499    counter_internal[0]_i_4_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.900 r  counter_internal_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.900    counter_internal_reg[0]_i_2_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.014 r  counter_internal_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.014    counter_internal_reg[4]_i_1_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.128 r  counter_internal_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.128    counter_internal_reg[8]_i_1_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.242 r  counter_internal_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.242    counter_internal_reg[12]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.576 r  counter_internal_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.576    counter_internal_reg[16]_i_1_n_6
    SLICE_X0Y82          FDRE                                         r  counter_internal_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.597    10.020    clk_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  counter_internal_reg[17]/C
                         clock pessimism              0.275    10.295    
                         clock uncertainty           -0.035    10.259    
    SLICE_X0Y82          FDRE (Setup_fdre_C_D)        0.062    10.321    counter_internal_reg[17]
  -------------------------------------------------------------------
                         required time                         10.321    
                         arrival time                          -8.576    
  -------------------------------------------------------------------
                         slack                                  1.745    

Slack (MET) :             1.766ns  (required time - arrival time)
  Source:                 counter_internal_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            counter_internal_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.234ns  (logic 1.636ns (50.583%)  route 1.598ns (49.417%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 10.020 - 5.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.718     5.321    clk_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  counter_internal_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 f  counter_internal_reg[24]/Q
                         net (fo=34, routed)          1.598     7.375    p_0_in
    SLICE_X0Y78          LUT2 (Prop_lut2_I1_O)        0.124     7.499 r  counter_internal[0]_i_4/O
                         net (fo=1, routed)           0.000     7.499    counter_internal[0]_i_4_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.900 r  counter_internal_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.900    counter_internal_reg[0]_i_2_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.014 r  counter_internal_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.014    counter_internal_reg[4]_i_1_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.128 r  counter_internal_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.128    counter_internal_reg[8]_i_1_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.242 r  counter_internal_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.242    counter_internal_reg[12]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.555 r  counter_internal_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.555    counter_internal_reg[16]_i_1_n_4
    SLICE_X0Y82          FDRE                                         r  counter_internal_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.597    10.020    clk_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  counter_internal_reg[19]/C
                         clock pessimism              0.275    10.295    
                         clock uncertainty           -0.035    10.259    
    SLICE_X0Y82          FDRE (Setup_fdre_C_D)        0.062    10.321    counter_internal_reg[19]
  -------------------------------------------------------------------
                         required time                         10.321    
                         arrival time                          -8.555    
  -------------------------------------------------------------------
                         slack                                  1.766    

Slack (MET) :             1.840ns  (required time - arrival time)
  Source:                 counter_internal_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            counter_internal_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.160ns  (logic 1.562ns (49.426%)  route 1.598ns (50.574%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 10.020 - 5.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.718     5.321    clk_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  counter_internal_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 f  counter_internal_reg[24]/Q
                         net (fo=34, routed)          1.598     7.375    p_0_in
    SLICE_X0Y78          LUT2 (Prop_lut2_I1_O)        0.124     7.499 r  counter_internal[0]_i_4/O
                         net (fo=1, routed)           0.000     7.499    counter_internal[0]_i_4_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.900 r  counter_internal_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.900    counter_internal_reg[0]_i_2_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.014 r  counter_internal_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.014    counter_internal_reg[4]_i_1_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.128 r  counter_internal_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.128    counter_internal_reg[8]_i_1_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.242 r  counter_internal_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.242    counter_internal_reg[12]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.481 r  counter_internal_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.481    counter_internal_reg[16]_i_1_n_5
    SLICE_X0Y82          FDRE                                         r  counter_internal_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.597    10.020    clk_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  counter_internal_reg[18]/C
                         clock pessimism              0.275    10.295    
                         clock uncertainty           -0.035    10.259    
    SLICE_X0Y82          FDRE (Setup_fdre_C_D)        0.062    10.321    counter_internal_reg[18]
  -------------------------------------------------------------------
                         required time                         10.321    
                         arrival time                          -8.481    
  -------------------------------------------------------------------
                         slack                                  1.840    

Slack (MET) :             1.856ns  (required time - arrival time)
  Source:                 counter_internal_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            counter_internal_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.144ns  (logic 1.546ns (49.168%)  route 1.598ns (50.832%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 10.020 - 5.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.718     5.321    clk_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  counter_internal_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 f  counter_internal_reg[24]/Q
                         net (fo=34, routed)          1.598     7.375    p_0_in
    SLICE_X0Y78          LUT2 (Prop_lut2_I1_O)        0.124     7.499 r  counter_internal[0]_i_4/O
                         net (fo=1, routed)           0.000     7.499    counter_internal[0]_i_4_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.900 r  counter_internal_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.900    counter_internal_reg[0]_i_2_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.014 r  counter_internal_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.014    counter_internal_reg[4]_i_1_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.128 r  counter_internal_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.128    counter_internal_reg[8]_i_1_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.242 r  counter_internal_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.242    counter_internal_reg[12]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.465 r  counter_internal_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.465    counter_internal_reg[16]_i_1_n_7
    SLICE_X0Y82          FDRE                                         r  counter_internal_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.597    10.020    clk_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  counter_internal_reg[16]/C
                         clock pessimism              0.275    10.295    
                         clock uncertainty           -0.035    10.259    
    SLICE_X0Y82          FDRE (Setup_fdre_C_D)        0.062    10.321    counter_internal_reg[16]
  -------------------------------------------------------------------
                         required time                         10.321    
                         arrival time                          -8.465    
  -------------------------------------------------------------------
                         slack                                  1.856    

Slack (MET) :             1.857ns  (required time - arrival time)
  Source:                 counter_internal_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            counter_internal_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.141ns  (logic 1.543ns (49.120%)  route 1.598ns (50.880%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 10.018 - 5.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.718     5.321    clk_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  counter_internal_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 f  counter_internal_reg[24]/Q
                         net (fo=34, routed)          1.598     7.375    p_0_in
    SLICE_X0Y78          LUT2 (Prop_lut2_I1_O)        0.124     7.499 r  counter_internal[0]_i_4/O
                         net (fo=1, routed)           0.000     7.499    counter_internal[0]_i_4_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.900 r  counter_internal_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.900    counter_internal_reg[0]_i_2_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.014 r  counter_internal_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.014    counter_internal_reg[4]_i_1_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.128 r  counter_internal_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.128    counter_internal_reg[8]_i_1_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.462 r  counter_internal_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.462    counter_internal_reg[12]_i_1_n_6
    SLICE_X0Y81          FDRE                                         r  counter_internal_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.595    10.018    clk_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  counter_internal_reg[13]/C
                         clock pessimism              0.275    10.293    
                         clock uncertainty           -0.035    10.257    
    SLICE_X0Y81          FDRE (Setup_fdre_C_D)        0.062    10.319    counter_internal_reg[13]
  -------------------------------------------------------------------
                         required time                         10.319    
                         arrival time                          -8.462    
  -------------------------------------------------------------------
                         slack                                  1.857    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 cnt_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cnt_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.058%)  route 0.146ns (43.942%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  cnt_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  cnt_out_reg[3]/Q
                         net (fo=5, routed)           0.146     1.806    cnt_out_OBUF[3]
    SLICE_X0Y85          LUT6 (Prop_lut6_I0_O)        0.045     1.851 r  cnt_out[5]_i_1/O
                         net (fo=1, routed)           0.000     1.851    p_0_in__0[5]
    SLICE_X0Y85          FDRE                                         r  cnt_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  cnt_out_reg[5]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X0Y85          FDRE (Hold_fdre_C_D)         0.092     1.611    cnt_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 cnt_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cnt_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.187ns (44.596%)  route 0.232ns (55.404%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  cnt_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  cnt_out_reg[1]/Q
                         net (fo=7, routed)           0.232     1.893    cnt_out_OBUF[1]
    SLICE_X0Y85          LUT5 (Prop_lut5_I2_O)        0.046     1.939 r  cnt_out[4]_i_1/O
                         net (fo=1, routed)           0.000     1.939    p_0_in__0[4]
    SLICE_X0Y85          FDRE                                         r  cnt_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  cnt_out_reg[4]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X0Y85          FDRE (Hold_fdre_C_D)         0.107     1.641    cnt_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 counter_internal_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            counter_internal_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.249ns (60.742%)  route 0.161ns (39.258%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  counter_internal_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  counter_internal_reg[19]/Q
                         net (fo=1, routed)           0.161     1.819    counter_internal_reg_n_0_[19]
    SLICE_X0Y82          LUT2 (Prop_lut2_I0_O)        0.045     1.864 r  counter_internal[16]_i_2/O
                         net (fo=1, routed)           0.000     1.864    counter_internal[16]_i_2_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.927 r  counter_internal_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.927    counter_internal_reg[16]_i_1_n_4
    SLICE_X0Y82          FDRE                                         r  counter_internal_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.869     2.034    clk_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  counter_internal_reg[19]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X0Y82          FDRE (Hold_fdre_C_D)         0.105     1.622    counter_internal_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 counter_internal_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            counter_internal_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.249ns (60.742%)  route 0.161ns (39.258%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  counter_internal_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  counter_internal_reg[23]/Q
                         net (fo=1, routed)           0.161     1.820    counter_internal_reg_n_0_[23]
    SLICE_X0Y83          LUT2 (Prop_lut2_I0_O)        0.045     1.865 r  counter_internal[20]_i_2/O
                         net (fo=1, routed)           0.000     1.865    counter_internal[20]_i_2_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.928 r  counter_internal_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.928    counter_internal_reg[20]_i_1_n_4
    SLICE_X0Y83          FDRE                                         r  counter_internal_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.870     2.035    clk_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  counter_internal_reg[23]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X0Y83          FDRE (Hold_fdre_C_D)         0.105     1.623    counter_internal_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 counter_internal_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            counter_internal_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.249ns (60.742%)  route 0.161ns (39.258%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594     1.513    clk_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  counter_internal_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  counter_internal_reg[3]/Q
                         net (fo=1, routed)           0.161     1.815    counter_internal_reg_n_0_[3]
    SLICE_X0Y78          LUT2 (Prop_lut2_I0_O)        0.045     1.860 r  counter_internal[0]_i_4/O
                         net (fo=1, routed)           0.000     1.860    counter_internal[0]_i_4_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.923 r  counter_internal_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.923    counter_internal_reg[0]_i_2_n_4
    SLICE_X0Y78          FDRE                                         r  counter_internal_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.865     2.030    clk_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  counter_internal_reg[3]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X0Y78          FDRE (Hold_fdre_C_D)         0.105     1.618    counter_internal_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 counter_internal_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            counter_internal_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.249ns (60.742%)  route 0.161ns (39.258%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.596     1.515    clk_IBUF_BUFG
    SLICE_X0Y80          FDRE                                         r  counter_internal_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  counter_internal_reg[11]/Q
                         net (fo=1, routed)           0.161     1.817    counter_internal_reg_n_0_[11]
    SLICE_X0Y80          LUT2 (Prop_lut2_I0_O)        0.045     1.862 r  counter_internal[8]_i_2/O
                         net (fo=1, routed)           0.000     1.862    counter_internal[8]_i_2_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.925 r  counter_internal_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.925    counter_internal_reg[8]_i_1_n_4
    SLICE_X0Y80          FDRE                                         r  counter_internal_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.867     2.032    clk_IBUF_BUFG
    SLICE_X0Y80          FDRE                                         r  counter_internal_reg[11]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X0Y80          FDRE (Hold_fdre_C_D)         0.105     1.620    counter_internal_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 counter_internal_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            counter_internal_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.249ns (60.742%)  route 0.161ns (39.258%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.595     1.514    clk_IBUF_BUFG
    SLICE_X0Y79          FDRE                                         r  counter_internal_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  counter_internal_reg[7]/Q
                         net (fo=1, routed)           0.161     1.816    counter_internal_reg_n_0_[7]
    SLICE_X0Y79          LUT2 (Prop_lut2_I0_O)        0.045     1.861 r  counter_internal[4]_i_2/O
                         net (fo=1, routed)           0.000     1.861    counter_internal[4]_i_2_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.924 r  counter_internal_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.924    counter_internal_reg[4]_i_1_n_4
    SLICE_X0Y79          FDRE                                         r  counter_internal_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.866     2.031    clk_IBUF_BUFG
    SLICE_X0Y79          FDRE                                         r  counter_internal_reg[7]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X0Y79          FDRE (Hold_fdre_C_D)         0.105     1.619    counter_internal_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 counter_internal_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            counter_internal_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.249ns (60.742%)  route 0.161ns (39.258%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.597     1.516    clk_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  counter_internal_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  counter_internal_reg[15]/Q
                         net (fo=1, routed)           0.161     1.818    counter_internal_reg_n_0_[15]
    SLICE_X0Y81          LUT2 (Prop_lut2_I0_O)        0.045     1.863 r  counter_internal[12]_i_2/O
                         net (fo=1, routed)           0.000     1.863    counter_internal[12]_i_2_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.926 r  counter_internal_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.926    counter_internal_reg[12]_i_1_n_4
    SLICE_X0Y81          FDRE                                         r  counter_internal_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.868     2.033    clk_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  counter_internal_reg[15]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X0Y81          FDRE (Hold_fdre_C_D)         0.105     1.621    counter_internal_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 cnt_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cnt_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.463%)  route 0.232ns (55.537%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  cnt_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  cnt_out_reg[1]/Q
                         net (fo=7, routed)           0.232     1.893    cnt_out_OBUF[1]
    SLICE_X0Y85          LUT4 (Prop_lut4_I0_O)        0.045     1.938 r  cnt_out[3]_i_1/O
                         net (fo=1, routed)           0.000     1.938    p_0_in__0[3]
    SLICE_X0Y85          FDRE                                         r  cnt_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  cnt_out_reg[3]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X0Y85          FDRE (Hold_fdre_C_D)         0.091     1.625    cnt_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 cnt_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cnt_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.187ns (42.641%)  route 0.252ns (57.359%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  cnt_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  cnt_out_reg[0]/Q
                         net (fo=8, routed)           0.252     1.912    cnt_out_OBUF[0]
    SLICE_X0Y86          LUT3 (Prop_lut3_I0_O)        0.046     1.958 r  cnt_out[2]_i_1/O
                         net (fo=1, routed)           0.000     1.958    p_0_in__0[2]
    SLICE_X0Y86          FDRE                                         r  cnt_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  cnt_out_reg[2]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X0Y86          FDRE (Hold_fdre_C_D)         0.107     1.641    cnt_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.317    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         5.000       2.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X0Y85     cnt_out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X0Y86     cnt_out_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X0Y86     cnt_out_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X0Y85     cnt_out_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X0Y85     cnt_out_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X0Y85     cnt_out_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X0Y77     cnt_out_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X0Y77     cnt_out_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X0Y78     counter_internal_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X0Y78     counter_internal_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X0Y80     counter_internal_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X0Y80     counter_internal_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X0Y78     counter_internal_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X0Y78     counter_internal_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X0Y78     counter_internal_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X0Y79     counter_internal_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X0Y79     counter_internal_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X0Y79     counter_internal_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X0Y79     counter_internal_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X0Y81     counter_internal_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X0Y81     counter_internal_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X0Y81     counter_internal_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X0Y81     counter_internal_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X0Y77     cnt_out_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X0Y77     cnt_out_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X0Y77     cnt_out_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X0Y77     cnt_out_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X0Y78     counter_internal_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X0Y80     counter_internal_reg[10]/C



