

Microchip MPLAB XC8 Assembler V2.31 build 20201012212115 
                                                                                               Sat Jul 31 17:05:17 2021

Microchip MPLAB XC8 C Compiler v2.31 (Free license) build 20201012212115 Og1 
     1                           	processor	16F887
     2                           	pagewidth 120
     3                           	opt	flic
     4                           	psect	cinit,global,class=CODE,merge=1,delta=2
     5                           	psect	bssCOMMON,global,class=COMMON,space=1,delta=1,noexec
     6                           	psect	cstackCOMMON,global,class=COMMON,space=1,delta=1,noexec
     7                           	psect	maintext,global,class=CODE,split=1,delta=2
     8                           	psect	text1,local,class=CODE,merge=1,delta=2
     9                           	psect	text2,local,class=CODE,merge=1,delta=2
    10                           	psect	text3,local,class=CODE,merge=1,delta=2
    11                           	psect	text4,local,class=CODE,merge=1,delta=2
    12                           	psect	text5,local,class=CODE,merge=1,delta=2
    13                           	psect	text6,local,class=CODE,merge=1,delta=2
    14                           	psect	text7,local,class=CODE,merge=1,delta=2
    15                           	psect	text8,local,class=CODE,merge=1,delta=2
    16                           	psect	intentry,global,class=CODE,delta=2
    17                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=2,noexec
    18                           	dabs	1,0x7E,2
    19  0000                     
    20                           ; Version 2.20
    21                           ; Generated 12/02/2020 GMT
    22                           ; 
    23                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    24                           ; All rights reserved.
    25                           ; 
    26                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    27                           ; 
    28                           ; Redistribution and use in source and binary forms, with or without modification, are
    29                           ; permitted provided that the following conditions are met:
    30                           ; 
    31                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    32                           ;        conditions and the following disclaimer.
    33                           ; 
    34                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    35                           ;        of conditions and the following disclaimer in the documentation and/or other
    36                           ;        materials provided with the distribution.
    37                           ; 
    38                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    39                           ;        software without specific prior written permission.
    40                           ; 
    41                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    42                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    43                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    44                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    45                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    46                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    47                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    48                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    49                           ; 
    50                           ; 
    51                           ; Code-generator required, PIC16F887 Definitions
    52                           ; 
    53                           ; SFR Addresses
    54  0000                     	;# 
    55  0001                     	;# 
    56  0002                     	;# 
    57  0003                     	;# 
    58  0004                     	;# 
    59  0005                     	;# 
    60  0006                     	;# 
    61  0007                     	;# 
    62  0008                     	;# 
    63  0009                     	;# 
    64  000A                     	;# 
    65  000B                     	;# 
    66  000C                     	;# 
    67  000D                     	;# 
    68  000E                     	;# 
    69  000E                     	;# 
    70  000F                     	;# 
    71  0010                     	;# 
    72  0011                     	;# 
    73  0012                     	;# 
    74  0013                     	;# 
    75  0014                     	;# 
    76  0015                     	;# 
    77  0015                     	;# 
    78  0016                     	;# 
    79  0017                     	;# 
    80  0018                     	;# 
    81  0019                     	;# 
    82  001A                     	;# 
    83  001B                     	;# 
    84  001B                     	;# 
    85  001C                     	;# 
    86  001D                     	;# 
    87  001E                     	;# 
    88  001F                     	;# 
    89  0081                     	;# 
    90  0085                     	;# 
    91  0086                     	;# 
    92  0087                     	;# 
    93  0088                     	;# 
    94  0089                     	;# 
    95  008C                     	;# 
    96  008D                     	;# 
    97  008E                     	;# 
    98  008F                     	;# 
    99  0090                     	;# 
   100  0091                     	;# 
   101  0092                     	;# 
   102  0093                     	;# 
   103  0093                     	;# 
   104  0093                     	;# 
   105  0094                     	;# 
   106  0095                     	;# 
   107  0096                     	;# 
   108  0097                     	;# 
   109  0098                     	;# 
   110  0099                     	;# 
   111  009A                     	;# 
   112  009B                     	;# 
   113  009C                     	;# 
   114  009D                     	;# 
   115  009E                     	;# 
   116  009F                     	;# 
   117  0105                     	;# 
   118  0107                     	;# 
   119  0108                     	;# 
   120  0109                     	;# 
   121  010C                     	;# 
   122  010C                     	;# 
   123  010D                     	;# 
   124  010E                     	;# 
   125  010F                     	;# 
   126  0185                     	;# 
   127  0187                     	;# 
   128  0188                     	;# 
   129  0189                     	;# 
   130  018C                     	;# 
   131  018D                     	;# 
   132  0000                     	;# 
   133  0001                     	;# 
   134  0002                     	;# 
   135  0003                     	;# 
   136  0004                     	;# 
   137  0005                     	;# 
   138  0006                     	;# 
   139  0007                     	;# 
   140  0008                     	;# 
   141  0009                     	;# 
   142  000A                     	;# 
   143  000B                     	;# 
   144  000C                     	;# 
   145  000D                     	;# 
   146  000E                     	;# 
   147  000E                     	;# 
   148  000F                     	;# 
   149  0010                     	;# 
   150  0011                     	;# 
   151  0012                     	;# 
   152  0013                     	;# 
   153  0014                     	;# 
   154  0015                     	;# 
   155  0015                     	;# 
   156  0016                     	;# 
   157  0017                     	;# 
   158  0018                     	;# 
   159  0019                     	;# 
   160  001A                     	;# 
   161  001B                     	;# 
   162  001B                     	;# 
   163  001C                     	;# 
   164  001D                     	;# 
   165  001E                     	;# 
   166  001F                     	;# 
   167  0081                     	;# 
   168  0085                     	;# 
   169  0086                     	;# 
   170  0087                     	;# 
   171  0088                     	;# 
   172  0089                     	;# 
   173  008C                     	;# 
   174  008D                     	;# 
   175  008E                     	;# 
   176  008F                     	;# 
   177  0090                     	;# 
   178  0091                     	;# 
   179  0092                     	;# 
   180  0093                     	;# 
   181  0093                     	;# 
   182  0093                     	;# 
   183  0094                     	;# 
   184  0095                     	;# 
   185  0096                     	;# 
   186  0097                     	;# 
   187  0098                     	;# 
   188  0099                     	;# 
   189  009A                     	;# 
   190  009B                     	;# 
   191  009C                     	;# 
   192  009D                     	;# 
   193  009E                     	;# 
   194  009F                     	;# 
   195  0105                     	;# 
   196  0107                     	;# 
   197  0108                     	;# 
   198  0109                     	;# 
   199  010C                     	;# 
   200  010C                     	;# 
   201  010D                     	;# 
   202  010E                     	;# 
   203  010F                     	;# 
   204  0185                     	;# 
   205  0187                     	;# 
   206  0188                     	;# 
   207  0189                     	;# 
   208  018C                     	;# 
   209  018D                     	;# 
   210  0000                     	;# 
   211  0001                     	;# 
   212  0002                     	;# 
   213  0003                     	;# 
   214  0004                     	;# 
   215  0005                     	;# 
   216  0006                     	;# 
   217  0007                     	;# 
   218  0008                     	;# 
   219  0009                     	;# 
   220  000A                     	;# 
   221  000B                     	;# 
   222  000C                     	;# 
   223  000D                     	;# 
   224  000E                     	;# 
   225  000E                     	;# 
   226  000F                     	;# 
   227  0010                     	;# 
   228  0011                     	;# 
   229  0012                     	;# 
   230  0013                     	;# 
   231  0014                     	;# 
   232  0015                     	;# 
   233  0015                     	;# 
   234  0016                     	;# 
   235  0017                     	;# 
   236  0018                     	;# 
   237  0019                     	;# 
   238  001A                     	;# 
   239  001B                     	;# 
   240  001B                     	;# 
   241  001C                     	;# 
   242  001D                     	;# 
   243  001E                     	;# 
   244  001F                     	;# 
   245  0081                     	;# 
   246  0085                     	;# 
   247  0086                     	;# 
   248  0087                     	;# 
   249  0088                     	;# 
   250  0089                     	;# 
   251  008C                     	;# 
   252  008D                     	;# 
   253  008E                     	;# 
   254  008F                     	;# 
   255  0090                     	;# 
   256  0091                     	;# 
   257  0092                     	;# 
   258  0093                     	;# 
   259  0093                     	;# 
   260  0093                     	;# 
   261  0094                     	;# 
   262  0095                     	;# 
   263  0096                     	;# 
   264  0097                     	;# 
   265  0098                     	;# 
   266  0099                     	;# 
   267  009A                     	;# 
   268  009B                     	;# 
   269  009C                     	;# 
   270  009D                     	;# 
   271  009E                     	;# 
   272  009F                     	;# 
   273  0105                     	;# 
   274  0107                     	;# 
   275  0108                     	;# 
   276  0109                     	;# 
   277  010C                     	;# 
   278  010C                     	;# 
   279  010D                     	;# 
   280  010E                     	;# 
   281  010F                     	;# 
   282  0185                     	;# 
   283  0187                     	;# 
   284  0188                     	;# 
   285  0189                     	;# 
   286  018C                     	;# 
   287  018D                     	;# 
   288  0000                     	;# 
   289  0001                     	;# 
   290  0002                     	;# 
   291  0003                     	;# 
   292  0004                     	;# 
   293  0005                     	;# 
   294  0006                     	;# 
   295  0007                     	;# 
   296  0008                     	;# 
   297  0009                     	;# 
   298  000A                     	;# 
   299  000B                     	;# 
   300  000C                     	;# 
   301  000D                     	;# 
   302  000E                     	;# 
   303  000E                     	;# 
   304  000F                     	;# 
   305  0010                     	;# 
   306  0011                     	;# 
   307  0012                     	;# 
   308  0013                     	;# 
   309  0014                     	;# 
   310  0015                     	;# 
   311  0015                     	;# 
   312  0016                     	;# 
   313  0017                     	;# 
   314  0018                     	;# 
   315  0019                     	;# 
   316  001A                     	;# 
   317  001B                     	;# 
   318  001B                     	;# 
   319  001C                     	;# 
   320  001D                     	;# 
   321  001E                     	;# 
   322  001F                     	;# 
   323  0081                     	;# 
   324  0085                     	;# 
   325  0086                     	;# 
   326  0087                     	;# 
   327  0088                     	;# 
   328  0089                     	;# 
   329  008C                     	;# 
   330  008D                     	;# 
   331  008E                     	;# 
   332  008F                     	;# 
   333  0090                     	;# 
   334  0091                     	;# 
   335  0092                     	;# 
   336  0093                     	;# 
   337  0093                     	;# 
   338  0093                     	;# 
   339  0094                     	;# 
   340  0095                     	;# 
   341  0096                     	;# 
   342  0097                     	;# 
   343  0098                     	;# 
   344  0099                     	;# 
   345  009A                     	;# 
   346  009B                     	;# 
   347  009C                     	;# 
   348  009D                     	;# 
   349  009E                     	;# 
   350  009F                     	;# 
   351  0105                     	;# 
   352  0107                     	;# 
   353  0108                     	;# 
   354  0109                     	;# 
   355  010C                     	;# 
   356  010C                     	;# 
   357  010D                     	;# 
   358  010E                     	;# 
   359  010F                     	;# 
   360  0185                     	;# 
   361  0187                     	;# 
   362  0188                     	;# 
   363  0189                     	;# 
   364  018C                     	;# 
   365  018D                     	;# 
   366  0000                     	;# 
   367  0001                     	;# 
   368  0002                     	;# 
   369  0003                     	;# 
   370  0004                     	;# 
   371  0005                     	;# 
   372  0006                     	;# 
   373  0007                     	;# 
   374  0008                     	;# 
   375  0009                     	;# 
   376  000A                     	;# 
   377  000B                     	;# 
   378  000C                     	;# 
   379  000D                     	;# 
   380  000E                     	;# 
   381  000E                     	;# 
   382  000F                     	;# 
   383  0010                     	;# 
   384  0011                     	;# 
   385  0012                     	;# 
   386  0013                     	;# 
   387  0014                     	;# 
   388  0015                     	;# 
   389  0015                     	;# 
   390  0016                     	;# 
   391  0017                     	;# 
   392  0018                     	;# 
   393  0019                     	;# 
   394  001A                     	;# 
   395  001B                     	;# 
   396  001B                     	;# 
   397  001C                     	;# 
   398  001D                     	;# 
   399  001E                     	;# 
   400  001F                     	;# 
   401  0081                     	;# 
   402  0085                     	;# 
   403  0086                     	;# 
   404  0087                     	;# 
   405  0088                     	;# 
   406  0089                     	;# 
   407  008C                     	;# 
   408  008D                     	;# 
   409  008E                     	;# 
   410  008F                     	;# 
   411  0090                     	;# 
   412  0091                     	;# 
   413  0092                     	;# 
   414  0093                     	;# 
   415  0093                     	;# 
   416  0093                     	;# 
   417  0094                     	;# 
   418  0095                     	;# 
   419  0096                     	;# 
   420  0097                     	;# 
   421  0098                     	;# 
   422  0099                     	;# 
   423  009A                     	;# 
   424  009B                     	;# 
   425  009C                     	;# 
   426  009D                     	;# 
   427  009E                     	;# 
   428  009F                     	;# 
   429  0105                     	;# 
   430  0107                     	;# 
   431  0108                     	;# 
   432  0109                     	;# 
   433  010C                     	;# 
   434  010C                     	;# 
   435  010D                     	;# 
   436  010E                     	;# 
   437  010F                     	;# 
   438  0185                     	;# 
   439  0187                     	;# 
   440  0188                     	;# 
   441  0189                     	;# 
   442  018C                     	;# 
   443  018D                     	;# 
   444  0000                     	;# 
   445  0001                     	;# 
   446  0002                     	;# 
   447  0003                     	;# 
   448  0004                     	;# 
   449  0005                     	;# 
   450  0006                     	;# 
   451  0007                     	;# 
   452  0008                     	;# 
   453  0009                     	;# 
   454  000A                     	;# 
   455  000B                     	;# 
   456  000C                     	;# 
   457  000D                     	;# 
   458  000E                     	;# 
   459  000E                     	;# 
   460  000F                     	;# 
   461  0010                     	;# 
   462  0011                     	;# 
   463  0012                     	;# 
   464  0013                     	;# 
   465  0014                     	;# 
   466  0015                     	;# 
   467  0015                     	;# 
   468  0016                     	;# 
   469  0017                     	;# 
   470  0018                     	;# 
   471  0019                     	;# 
   472  001A                     	;# 
   473  001B                     	;# 
   474  001B                     	;# 
   475  001C                     	;# 
   476  001D                     	;# 
   477  001E                     	;# 
   478  001F                     	;# 
   479  0081                     	;# 
   480  0085                     	;# 
   481  0086                     	;# 
   482  0087                     	;# 
   483  0088                     	;# 
   484  0089                     	;# 
   485  008C                     	;# 
   486  008D                     	;# 
   487  008E                     	;# 
   488  008F                     	;# 
   489  0090                     	;# 
   490  0091                     	;# 
   491  0092                     	;# 
   492  0093                     	;# 
   493  0093                     	;# 
   494  0093                     	;# 
   495  0094                     	;# 
   496  0095                     	;# 
   497  0096                     	;# 
   498  0097                     	;# 
   499  0098                     	;# 
   500  0099                     	;# 
   501  009A                     	;# 
   502  009B                     	;# 
   503  009C                     	;# 
   504  009D                     	;# 
   505  009E                     	;# 
   506  009F                     	;# 
   507  0105                     	;# 
   508  0107                     	;# 
   509  0108                     	;# 
   510  0109                     	;# 
   511  010C                     	;# 
   512  010C                     	;# 
   513  010D                     	;# 
   514  010E                     	;# 
   515  010F                     	;# 
   516  0185                     	;# 
   517  0187                     	;# 
   518  0188                     	;# 
   519  0189                     	;# 
   520  018C                     	;# 
   521  018D                     	;# 
   522  0013                     _SSPBUF	set	19
   523  0014                     _SSPCON	set	20
   524  001F                     _ADCON0bits	set	31
   525  0018                     _RCSTAbits	set	24
   526  000B                     _INTCONbits	set	11
   527  0010                     _T1CONbits	set	16
   528  0008                     _PORTD	set	8
   529  0007                     _PORTCbits	set	7
   530  000E                     _TMR1L	set	14
   531  000F                     _TMR1H	set	15
   532  0006                     _PORTB	set	6
   533  000C                     _PIR1bits	set	12
   534  0094                     _SSPSTATbits	set	148
   535  0094                     _SSPSTAT	set	148
   536  009F                     _ADCON1bits	set	159
   537  009A                     _SPBRGH	set	154
   538  0099                     _SPBRG	set	153
   539  008F                     _OSCCONbits	set	143
   540  008C                     _PIE1bits	set	140
   541  0088                     _TRISD	set	136
   542  0087                     _TRISCbits	set	135
   543  0086                     _TRISB	set	134
   544  043B                     _TRISC3	set	1083
   545  0187                     _BAUDCTLbits	set	391
   546  0189                     _ANSELH	set	393
   547  0188                     _ANSEL	set	392
   548                           
   549                           	psect	cinit
   550  000F                     start_initialization:	
   551                           ; #config settings
   552                           
   553  000F                     __initialization:
   554                           
   555                           ; Clear objects allocated to COMMON
   556  000F  01F8               	clrf	__pbssCOMMON& (0+127)
   557  0010  01F9               	clrf	(__pbssCOMMON+1)& (0+127)
   558  0011                     end_of_initialization:	
   559                           ;End of C runtime variable initialization code
   560                           
   561  0011                     __end_of__initialization:
   562  0011  0183               	clrf	3
   563  0012  120A  118A  2815   	ljmp	_main	;jump to C main() function
   564                           
   565                           	psect	bssCOMMON
   566  0078                     __pbssCOMMON:
   567  0078                     _cuenta1_timer1:
   568  0078                     	ds	2
   569                           
   570                           	psect	cstackCOMMON
   571  0070                     __pcstackCOMMON:
   572  0070                     ?_setup:
   573  0070                     ?_spiWrite:	
   574                           ; 1 bytes @ 0x0
   575                           
   576  0070                     ?_spiRead:	
   577                           ; 1 bytes @ 0x0
   578                           
   579  0070                     ?_osc_config:	
   580                           ; 1 bytes @ 0x0
   581                           
   582  0070                     ?_uart_config:	
   583                           ; 1 bytes @ 0x0
   584                           
   585  0070                     ?_isr:	
   586                           ; 1 bytes @ 0x0
   587                           
   588  0070                     ??_isr:	
   589                           ; 1 bytes @ 0x0
   590                           
   591  0070                     ?_main:	
   592                           ; 1 bytes @ 0x0
   593                           
   594  0070                     ?_spiReceiveWait:	
   595                           ; 1 bytes @ 0x0
   596                           
   597                           
   598                           ; 1 bytes @ 0x0
   599  0070                     	ds	3
   600  0073                     ??_spiWrite:
   601  0073                     ??_spiRead:	
   602                           ; 1 bytes @ 0x3
   603                           
   604  0073                     ??_osc_config:	
   605                           ; 1 bytes @ 0x3
   606                           
   607  0073                     ??_uart_config:	
   608                           ; 1 bytes @ 0x3
   609                           
   610  0073                     ?_spiInit:	
   611                           ; 1 bytes @ 0x3
   612                           
   613  0073                     ??_spiReceiveWait:	
   614                           ; 1 bytes @ 0x3
   615                           
   616  0073                     spiInit@sDataSample:	
   617                           ; 1 bytes @ 0x3
   618                           
   619  0073                     spiWrite@dat:	
   620                           ; 1 bytes @ 0x3
   621                           
   622                           
   623                           ; 1 bytes @ 0x3
   624  0073                     	ds	1
   625  0074                     spiInit@sClockIdle:
   626                           
   627                           ; 1 bytes @ 0x4
   628  0074                     	ds	1
   629  0075                     osc_config@freq:
   630  0075                     spiInit@sTransmitEdge:	
   631                           ; 1 bytes @ 0x5
   632                           
   633                           
   634                           ; 1 bytes @ 0x5
   635  0075                     	ds	1
   636  0076                     ??_spiInit:
   637  0076                     spiInit@sType:	
   638                           ; 1 bytes @ 0x6
   639                           
   640                           
   641                           ; 1 bytes @ 0x6
   642  0076                     	ds	1
   643  0077                     ??_setup:
   644  0077                     ??_main:	
   645                           ; 1 bytes @ 0x7
   646                           
   647                           
   648                           ; 1 bytes @ 0x7
   649  0077                     	ds	1
   650                           
   651                           	psect	maintext
   652  0015                     __pmaintext:	
   653 ;;
   654 ;;Main: autosize = 0, tempsize = 1, incstack = 0, save=0
   655 ;;
   656 ;; *************** function _main *****************
   657 ;; Defined at:
   658 ;;		line 73 in file "Main_maestro.c"
   659 ;; Parameters:    Size  Location     Type
   660 ;;		None
   661 ;; Auto vars:     Size  Location     Type
   662 ;;		None
   663 ;; Return value:  Size  Location     Type
   664 ;;                  1    wreg      void 
   665 ;; Registers used:
   666 ;;		wreg, fsr0l, fsr0h, status,2, status,0, pclath, cstack
   667 ;; Tracked objects:
   668 ;;		On entry : B00/0
   669 ;;		On exit  : 0/0
   670 ;;		Unchanged: 0/0
   671 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   672 ;;      Params:         0       0       0       0       0
   673 ;;      Locals:         0       0       0       0       0
   674 ;;      Temps:          1       0       0       0       0
   675 ;;      Totals:         1       0       0       0       0
   676 ;;Total ram usage:        1 bytes
   677 ;; Hardware stack levels required when called:    3
   678 ;; This function calls:
   679 ;;		_setup
   680 ;;		_spiRead
   681 ;;		_spiWrite
   682 ;; This function is called by:
   683 ;;		Startup code after reset
   684 ;; This function uses a non-reentrant model
   685 ;;
   686                           
   687                           
   688                           ;psect for function _main
   689  0015                     _main:
   690  0015                     l943:	
   691                           ;incstack = 0
   692                           ; Regs used in _main: [wreg-fsr0h+status,2+status,0+pclath+cstack]
   693                           
   694                           
   695                           ;Main_maestro.c: 75:     setup();
   696  0015  120A  118A  208D  120A  118A  	fcall	_setup
   697  001A  283D               	goto	l955
   698  001B                     l55:	
   699                           ;Main_maestro.c: 81:         {;Main_maestro.c: 82:             case(0):
   700                           
   701                           
   702                           ;Main_maestro.c: 83:                 PORTCbits.RC2=0;
   703  001B  1283               	bcf	3,5	;RP0=0, select bank0
   704  001C  1303               	bcf	3,6	;RP1=0, select bank0
   705  001D  1107               	bcf	7,2	;volatile
   706                           
   707                           ;Main_maestro.c: 84:                 break;
   708  001E  283D               	goto	l955
   709  001F                     l945:
   710                           
   711                           ;Main_maestro.c: 87:                 PORTB++;
   712  001F  3001               	movlw	1
   713  0020  00F7               	movwf	??_main
   714  0021  0877               	movf	??_main,w
   715  0022  1283               	bcf	3,5	;RP0=0, select bank0
   716  0023  1303               	bcf	3,6	;RP1=0, select bank0
   717  0024  0786               	addwf	6,f	;volatile
   718                           
   719                           ;Main_maestro.c: 88:                 break;
   720  0025  283D               	goto	l955
   721  0026                     l947:
   722                           
   723                           ;Main_maestro.c: 91:                 spiWrite(PORTB);
   724  0026  1283               	bcf	3,5	;RP0=0, select bank0
   725  0027  1303               	bcf	3,6	;RP1=0, select bank0
   726  0028  0806               	movf	6,w	;volatile
   727  0029  120A  118A  210F  120A  118A  	fcall	_spiWrite
   728                           
   729                           ;Main_maestro.c: 92:                 break;
   730  002E  283D               	goto	l955
   731  002F                     l949:
   732                           
   733                           ;Main_maestro.c: 95:                 PORTD=spiRead();
   734  002F  120A  118A  20FF  120A  118A  	fcall	_spiRead
   735  0034  1283               	bcf	3,5	;RP0=0, select bank0
   736  0035  1303               	bcf	3,6	;RP1=0, select bank0
   737  0036  0088               	movwf	8	;volatile
   738                           
   739                           ;Main_maestro.c: 96:                 break;
   740  0037  283D               	goto	l955
   741  0038                     l60:	
   742                           ;Main_maestro.c: 98:             case(4):
   743                           
   744                           
   745                           ;Main_maestro.c: 99:                 PORTCbits.RC2=1;
   746  0038  1283               	bcf	3,5	;RP0=0, select bank0
   747  0039  1303               	bcf	3,6	;RP1=0, select bank0
   748  003A  1507               	bsf	7,2	;volatile
   749  003B                     l951:
   750                           
   751                           ;Main_maestro.c: 100:                 cuenta1_timer1=0;
   752  003B  01F8               	clrf	_cuenta1_timer1
   753  003C  01F9               	clrf	_cuenta1_timer1+1
   754  003D                     l955:	
   755                           ;Main_maestro.c: 101:                 break;
   756                           
   757                           
   758                           ; Switch on 2 bytes has been partitioned into a top level switch of size 1, and 1 sub-sw
      +                          itches
   759                           ; Switch size 1, requested type "simple"
   760                           ; Number of cases is 1, Range of values is 0 to 0
   761                           ; switch strategies available:
   762                           ; Name         Instructions Cycles
   763                           ; simple_byte            4     3 (average)
   764                           ; direct_byte           11     8 (fixed)
   765                           ; jumptable            260     6 (fixed)
   766                           ;	Chosen strategy is simple_byte
   767  003D  0879               	movf	_cuenta1_timer1+1,w
   768  003E  3A00               	xorlw	0	; case 0
   769  003F  1903               	skipnz
   770  0040  2842               	goto	l1001
   771  0041  283D               	goto	l955
   772  0042                     l1001:
   773                           
   774                           ; Switch size 1, requested type "simple"
   775                           ; Number of cases is 5, Range of values is 0 to 4
   776                           ; switch strategies available:
   777                           ; Name         Instructions Cycles
   778                           ; simple_byte           16     9 (average)
   779                           ; direct_byte           23     8 (fixed)
   780                           ; jumptable            260     6 (fixed)
   781                           ;	Chosen strategy is simple_byte
   782  0042  0878               	movf	_cuenta1_timer1,w
   783  0043  3A00               	xorlw	0	; case 0
   784  0044  1903               	skipnz
   785  0045  281B               	goto	l55
   786  0046  3A01               	xorlw	1	; case 1
   787  0047  1903               	skipnz
   788  0048  281F               	goto	l945
   789  0049  3A03               	xorlw	3	; case 2
   790  004A  1903               	skipnz
   791  004B  2826               	goto	l947
   792  004C  3A01               	xorlw	1	; case 3
   793  004D  1903               	skipnz
   794  004E  282F               	goto	l949
   795  004F  3A07               	xorlw	7	; case 4
   796  0050  1903               	skipnz
   797  0051  2838               	goto	l60
   798  0052  283D               	goto	l955
   799  0053  120A  118A  280C   	ljmp	start
   800  0056                     __end_of_main:
   801                           
   802                           	psect	text1
   803  010F                     __ptext1:	
   804 ;; *************** function _spiWrite *****************
   805 ;; Defined at:
   806 ;;		line 43 in file "C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/SPI_config.c"
   807 ;; Parameters:    Size  Location     Type
   808 ;;  dat             1    wreg     unsigned char 
   809 ;; Auto vars:     Size  Location     Type
   810 ;;  dat             1    3[COMMON] unsigned char 
   811 ;; Return value:  Size  Location     Type
   812 ;;                  1    wreg      void 
   813 ;; Registers used:
   814 ;;		wreg
   815 ;; Tracked objects:
   816 ;;		On entry : 0/0
   817 ;;		On exit  : 0/0
   818 ;;		Unchanged: 0/0
   819 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   820 ;;      Params:         0       0       0       0       0
   821 ;;      Locals:         1       0       0       0       0
   822 ;;      Temps:          0       0       0       0       0
   823 ;;      Totals:         1       0       0       0       0
   824 ;;Total ram usage:        1 bytes
   825 ;; Hardware stack levels used:    1
   826 ;; Hardware stack levels required when called:    1
   827 ;; This function calls:
   828 ;;		Nothing
   829 ;; This function is called by:
   830 ;;		_main
   831 ;; This function uses a non-reentrant model
   832 ;;
   833                           
   834                           
   835                           ;psect for function _spiWrite
   836  010F                     _spiWrite:
   837                           
   838                           ;incstack = 0
   839                           ; Regs used in _spiWrite: [wreg]
   840                           ;spiWrite@dat stored from wreg
   841  010F  00F3               	movwf	spiWrite@dat
   842  0110                     l807:
   843                           
   844                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/SPI_config.c: 43: vo
      +                          id spiWrite(char dat);C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X
      +                          /SPI_config.c: 44: {;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/
      +                          SPI_config.c: 45:     SSPBUF = dat;
   845  0110  0873               	movf	spiWrite@dat,w
   846  0111  1283               	bcf	3,5	;RP0=0, select bank0
   847  0112  1303               	bcf	3,6	;RP1=0, select bank0
   848  0113  0093               	movwf	19	;volatile
   849  0114                     l123:
   850  0114  0008               	return
   851  0115                     __end_of_spiWrite:
   852                           
   853                           	psect	text2
   854  00FF                     __ptext2:	
   855 ;; *************** function _spiRead *****************
   856 ;; Defined at:
   857 ;;		line 56 in file "C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/SPI_config.c"
   858 ;; Parameters:    Size  Location     Type
   859 ;;		None
   860 ;; Auto vars:     Size  Location     Type
   861 ;;		None
   862 ;; Return value:  Size  Location     Type
   863 ;;                  1    wreg      unsigned char 
   864 ;; Registers used:
   865 ;;		wreg, status,2, status,0, pclath, cstack
   866 ;; Tracked objects:
   867 ;;		On entry : 0/0
   868 ;;		On exit  : 0/0
   869 ;;		Unchanged: 0/0
   870 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   871 ;;      Params:         0       0       0       0       0
   872 ;;      Locals:         0       0       0       0       0
   873 ;;      Temps:          0       0       0       0       0
   874 ;;      Totals:         0       0       0       0       0
   875 ;;Total ram usage:        0 bytes
   876 ;; Hardware stack levels used:    1
   877 ;; Hardware stack levels required when called:    2
   878 ;; This function calls:
   879 ;;		_spiReceiveWait
   880 ;; This function is called by:
   881 ;;		_main
   882 ;; This function uses a non-reentrant model
   883 ;;
   884                           
   885                           
   886                           ;psect for function _spiRead
   887  00FF                     _spiRead:
   888  00FF                     l809:	
   889                           ;incstack = 0
   890                           ; Regs used in _spiRead: [wreg+status,2+status,0+pclath+cstack]
   891                           
   892                           
   893                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/SPI_config.c: 58:   
      +                            spiReceiveWait();
   894  00FF  120A  118A  2108  120A  118A  	fcall	_spiReceiveWait
   895  0104                     l811:
   896                           
   897                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/SPI_config.c: 59:   
      +                            return(SSPBUF);
   898  0104  1283               	bcf	3,5	;RP0=0, select bank0
   899  0105  1303               	bcf	3,6	;RP1=0, select bank0
   900  0106  0813               	movf	19,w	;volatile
   901  0107                     l131:
   902  0107  0008               	return
   903  0108                     __end_of_spiRead:
   904                           
   905                           	psect	text3
   906  0108                     __ptext3:	
   907 ;; *************** function _spiReceiveWait *****************
   908 ;; Defined at:
   909 ;;		line 38 in file "C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/SPI_config.c"
   910 ;; Parameters:    Size  Location     Type
   911 ;;		None
   912 ;; Auto vars:     Size  Location     Type
   913 ;;		None
   914 ;; Return value:  Size  Location     Type
   915 ;;                  1    wreg      void 
   916 ;; Registers used:
   917 ;;		None
   918 ;; Tracked objects:
   919 ;;		On entry : 0/0
   920 ;;		On exit  : 0/0
   921 ;;		Unchanged: 0/0
   922 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   923 ;;      Params:         0       0       0       0       0
   924 ;;      Locals:         0       0       0       0       0
   925 ;;      Temps:          0       0       0       0       0
   926 ;;      Totals:         0       0       0       0       0
   927 ;;Total ram usage:        0 bytes
   928 ;; Hardware stack levels used:    1
   929 ;; Hardware stack levels required when called:    1
   930 ;; This function calls:
   931 ;;		Nothing
   932 ;; This function is called by:
   933 ;;		_spiRead
   934 ;; This function uses a non-reentrant model
   935 ;;
   936                           
   937                           
   938                           ;psect for function _spiReceiveWait
   939  0108                     _spiReceiveWait:
   940  0108                     l771:	
   941                           ;incstack = 0
   942                           ; Regs used in _spiReceiveWait: []
   943                           
   944  0108                     l117:	
   945                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/SPI_config.c: 40:   
      +                            while ( !SSPSTATbits.BF );
   946                           
   947  0108  1683               	bsf	3,5	;RP0=1, select bank1
   948  0109  1303               	bcf	3,6	;RP1=0, select bank1
   949  010A  1C14               	btfss	20,0	;volatile
   950  010B  290D               	goto	u21
   951  010C  290E               	goto	u20
   952  010D                     u21:
   953  010D  2908               	goto	l117
   954  010E                     u20:
   955  010E                     l120:
   956  010E  0008               	return
   957  010F                     __end_of_spiReceiveWait:
   958                           
   959                           	psect	text4
   960  008D                     __ptext4:	
   961 ;; *************** function _setup *****************
   962 ;; Defined at:
   963 ;;		line 109 in file "Main_maestro.c"
   964 ;; Parameters:    Size  Location     Type
   965 ;;		None
   966 ;; Auto vars:     Size  Location     Type
   967 ;;		None
   968 ;; Return value:  Size  Location     Type
   969 ;;                  1    wreg      void 
   970 ;; Registers used:
   971 ;;		wreg, fsr0l, fsr0h, status,2, status,0, pclath, cstack
   972 ;; Tracked objects:
   973 ;;		On entry : 0/0
   974 ;;		On exit  : 0/0
   975 ;;		Unchanged: 0/0
   976 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   977 ;;      Params:         0       0       0       0       0
   978 ;;      Locals:         0       0       0       0       0
   979 ;;      Temps:          0       0       0       0       0
   980 ;;      Totals:         0       0       0       0       0
   981 ;;Total ram usage:        0 bytes
   982 ;; Hardware stack levels used:    1
   983 ;; Hardware stack levels required when called:    2
   984 ;; This function calls:
   985 ;;		_osc_config
   986 ;;		_spiInit
   987 ;;		_uart_config
   988 ;; This function is called by:
   989 ;;		_main
   990 ;; This function uses a non-reentrant model
   991 ;;
   992                           
   993                           
   994                           ;psect for function _setup
   995  008D                     _setup:
   996  008D                     l909:	
   997                           ;incstack = 0
   998                           ; Regs used in _setup: [wreg-fsr0h+status,2+status,0+pclath+cstack]
   999                           
  1000                           
  1001                           ;Main_maestro.c: 112:     ANSEL=0;
  1002  008D  1683               	bsf	3,5	;RP0=1, select bank3
  1003  008E  1703               	bsf	3,6	;RP1=1, select bank3
  1004  008F  0188               	clrf	8	;volatile
  1005                           
  1006                           ;Main_maestro.c: 113:     ANSELH=0;
  1007  0090  0189               	clrf	9	;volatile
  1008                           
  1009                           ;Main_maestro.c: 116:     TRISB=0;
  1010  0091  1683               	bsf	3,5	;RP0=1, select bank1
  1011  0092  1303               	bcf	3,6	;RP1=0, select bank1
  1012  0093  0186               	clrf	6	;volatile
  1013  0094                     l911:
  1014                           
  1015                           ;Main_maestro.c: 117:     TRISCbits.TRISC2=0;
  1016  0094  1107               	bcf	7,2	;volatile
  1017  0095                     l913:
  1018                           
  1019                           ;Main_maestro.c: 118:     TRISCbits.TRISC3=0;
  1020  0095  1187               	bcf	7,3	;volatile
  1021  0096                     l915:
  1022                           
  1023                           ;Main_maestro.c: 119:     TRISCbits.TRISC4=1;
  1024  0096  1607               	bsf	7,4	;volatile
  1025                           
  1026                           ;Main_maestro.c: 120:     TRISD=0;
  1027  0097  0188               	clrf	8	;volatile
  1028                           
  1029                           ;Main_maestro.c: 123:     PORTB=0;
  1030  0098  1283               	bcf	3,5	;RP0=0, select bank0
  1031  0099  1303               	bcf	3,6	;RP1=0, select bank0
  1032  009A  0186               	clrf	6	;volatile
  1033  009B                     l917:
  1034                           
  1035                           ;Main_maestro.c: 124:     PORTCbits.RC2=1;
  1036  009B  1507               	bsf	7,2	;volatile
  1037                           
  1038                           ;Main_maestro.c: 125:     PORTD=0;
  1039  009C  0188               	clrf	8	;volatile
  1040  009D                     l919:
  1041                           
  1042                           ;Main_maestro.c: 128:     T1CONbits.T1CKPS1 = 1;
  1043  009D  1690               	bsf	16,5	;volatile
  1044  009E                     l921:
  1045                           
  1046                           ;Main_maestro.c: 129:     T1CONbits.T1CKPS0 = 1;
  1047  009E  1610               	bsf	16,4	;volatile
  1048  009F                     l923:
  1049                           
  1050                           ;Main_maestro.c: 130:     T1CONbits.T1OSCEN = 1;
  1051  009F  1590               	bsf	16,3	;volatile
  1052  00A0                     l925:
  1053                           
  1054                           ;Main_maestro.c: 131:     T1CONbits.T1SYNC = 1;
  1055  00A0  1510               	bsf	16,2	;volatile
  1056  00A1                     l927:
  1057                           
  1058                           ;Main_maestro.c: 132:     T1CONbits.TMR1CS = 0;
  1059  00A1  1090               	bcf	16,1	;volatile
  1060  00A2                     l929:
  1061                           
  1062                           ;Main_maestro.c: 133:     T1CONbits.TMR1ON = 1;
  1063  00A2  1410               	bsf	16,0	;volatile
  1064                           
  1065                           ;Main_maestro.c: 134:     TMR1H = 0;
  1066  00A3  018F               	clrf	15	;volatile
  1067                           
  1068                           ;Main_maestro.c: 135:     TMR1L = 0;
  1069  00A4  018E               	clrf	14	;volatile
  1070  00A5                     l931:
  1071                           
  1072                           ;Main_maestro.c: 138:     osc_config(4);
  1073  00A5  3004               	movlw	4
  1074  00A6  120A  118A  2056  120A  118A  	fcall	_osc_config
  1075  00AB                     l933:
  1076                           
  1077                           ;Main_maestro.c: 139:     uart_config();
  1078  00AB  120A  118A  20F1  120A  118A  	fcall	_uart_config
  1079  00B0                     l935:
  1080                           
  1081                           ;Main_maestro.c: 140:     spiInit(SPI_MASTER_OSC_DIV4, SPI_DATA_SAMPLE_MIDDLE, SPI_CLOCK
      +                          _IDLE_LOW, SPI_IDLE_2_ACTIVE);
  1082  00B0  01F3               	clrf	spiInit@sDataSample
  1083  00B1  01F4               	clrf	spiInit@sClockIdle
  1084  00B2  01F5               	clrf	spiInit@sTransmitEdge
  1085  00B3  3020               	movlw	32
  1086  00B4  120A  118A  20DB  120A  118A  	fcall	_spiInit
  1087  00B9                     l937:
  1088                           
  1089                           ;Main_maestro.c: 142:     INTCONbits.GIE=1;
  1090  00B9  178B               	bsf	11,7	;volatile
  1091  00BA                     l939:
  1092                           
  1093                           ;Main_maestro.c: 143:     PIE1bits.RCIE=1;
  1094  00BA  1683               	bsf	3,5	;RP0=1, select bank1
  1095  00BB  1303               	bcf	3,6	;RP1=0, select bank1
  1096  00BC  168C               	bsf	12,5	;volatile
  1097  00BD                     l941:
  1098                           
  1099                           ;Main_maestro.c: 144:     PIR1bits.RCIF=0;
  1100  00BD  1283               	bcf	3,5	;RP0=0, select bank0
  1101  00BE  1303               	bcf	3,6	;RP1=0, select bank0
  1102  00BF  128C               	bcf	12,5	;volatile
  1103  00C0                     l66:
  1104  00C0  0008               	return
  1105  00C1                     __end_of_setup:
  1106                           
  1107                           	psect	text5
  1108  00F1                     __ptext5:	
  1109 ;; *************** function _uart_config *****************
  1110 ;; Defined at:
  1111 ;;		line 19 in file "C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab2.1_ED2/lab2.1_ED2.X/UART_CONFIG.c"
  1112 ;; Parameters:    Size  Location     Type
  1113 ;;		None
  1114 ;; Auto vars:     Size  Location     Type
  1115 ;;		None
  1116 ;; Return value:  Size  Location     Type
  1117 ;;                  1    wreg      void 
  1118 ;; Registers used:
  1119 ;;		wreg, status,2
  1120 ;; Tracked objects:
  1121 ;;		On entry : 0/0
  1122 ;;		On exit  : 0/0
  1123 ;;		Unchanged: 0/0
  1124 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
  1125 ;;      Params:         0       0       0       0       0
  1126 ;;      Locals:         0       0       0       0       0
  1127 ;;      Temps:          0       0       0       0       0
  1128 ;;      Totals:         0       0       0       0       0
  1129 ;;Total ram usage:        0 bytes
  1130 ;; Hardware stack levels used:    1
  1131 ;; Hardware stack levels required when called:    1
  1132 ;; This function calls:
  1133 ;;		Nothing
  1134 ;; This function is called by:
  1135 ;;		_setup
  1136 ;; This function uses a non-reentrant model
  1137 ;;
  1138                           
  1139                           
  1140                           ;psect for function _uart_config
  1141  00F1                     _uart_config:
  1142  00F1                     l749:	
  1143                           ;incstack = 0
  1144                           ; Regs used in _uart_config: [wreg+status,2]
  1145                           
  1146                           
  1147                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab2.1_ED2/lab2.1_ED2.X/UART_CONFIG.c: 23:  
      +                             BAUDCTLbits.BRG16 = 1;
  1148  00F1  1683               	bsf	3,5	;RP0=1, select bank3
  1149  00F2  1703               	bsf	3,6	;RP1=1, select bank3
  1150  00F3  1587               	bsf	7,3	;volatile
  1151  00F4                     l751:
  1152                           
  1153                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab2.1_ED2/lab2.1_ED2.X/UART_CONFIG.c: 24:  
      +                             SPBRG = 103;
  1154  00F4  3067               	movlw	103
  1155  00F5  1683               	bsf	3,5	;RP0=1, select bank1
  1156  00F6  1303               	bcf	3,6	;RP1=0, select bank1
  1157  00F7  0099               	movwf	25	;volatile
  1158  00F8                     l753:
  1159                           
  1160                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab2.1_ED2/lab2.1_ED2.X/UART_CONFIG.c: 25:  
      +                             SPBRGH = 0;
  1161  00F8  019A               	clrf	26	;volatile
  1162  00F9                     l755:
  1163                           
  1164                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab2.1_ED2/lab2.1_ED2.X/UART_CONFIG.c: 27:  
      +                             RCSTAbits.SPEN = 1;
  1165  00F9  1283               	bcf	3,5	;RP0=0, select bank0
  1166  00FA  1303               	bcf	3,6	;RP1=0, select bank0
  1167  00FB  1798               	bsf	24,7	;volatile
  1168  00FC                     l757:
  1169                           
  1170                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab2.1_ED2/lab2.1_ED2.X/UART_CONFIG.c: 28:  
      +                             RCSTAbits.RX9 = 0;
  1171  00FC  1318               	bcf	24,6	;volatile
  1172  00FD                     l759:
  1173                           
  1174                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab2.1_ED2/lab2.1_ED2.X/UART_CONFIG.c: 30:  
      +                             RCSTAbits.CREN = 1;
  1175  00FD  1618               	bsf	24,4	;volatile
  1176  00FE                     l88:
  1177  00FE  0008               	return
  1178  00FF                     __end_of_uart_config:
  1179                           
  1180                           	psect	text6
  1181  00DB                     __ptext6:	
  1182 ;; *************** function _spiInit *****************
  1183 ;; Defined at:
  1184 ;;		line 21 in file "C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/SPI_config.c"
  1185 ;; Parameters:    Size  Location     Type
  1186 ;;  sType           1    wreg     enum E1292
  1187 ;;  sDataSample     1    3[COMMON] enum E1300
  1188 ;;  sClockIdle      1    4[COMMON] enum E1304
  1189 ;;  sTransmitEdg    1    5[COMMON] enum E1308
  1190 ;; Auto vars:     Size  Location     Type
  1191 ;;  sType           1    6[COMMON] enum E1292
  1192 ;; Return value:  Size  Location     Type
  1193 ;;                  1    wreg      void 
  1194 ;; Registers used:
  1195 ;;		wreg, status,2, status,0
  1196 ;; Tracked objects:
  1197 ;;		On entry : 0/0
  1198 ;;		On exit  : 0/0
  1199 ;;		Unchanged: 0/0
  1200 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
  1201 ;;      Params:         3       0       0       0       0
  1202 ;;      Locals:         1       0       0       0       0
  1203 ;;      Temps:          0       0       0       0       0
  1204 ;;      Totals:         4       0       0       0       0
  1205 ;;Total ram usage:        4 bytes
  1206 ;; Hardware stack levels used:    1
  1207 ;; Hardware stack levels required when called:    1
  1208 ;; This function calls:
  1209 ;;		Nothing
  1210 ;; This function is called by:
  1211 ;;		_setup
  1212 ;; This function uses a non-reentrant model
  1213 ;;
  1214                           
  1215                           
  1216                           ;psect for function _spiInit
  1217  00DB                     _spiInit:
  1218                           
  1219                           ;incstack = 0
  1220                           ; Regs used in _spiInit: [wreg+status,2+status,0]
  1221                           ;spiInit@sType stored from wreg
  1222  00DB  00F6               	movwf	spiInit@sType
  1223  00DC                     l899:
  1224                           
  1225                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/SPI_config.c: 21: vo
      +                          id spiInit(Spi_Type sType, Spi_Data_Sample sDataSample, Spi_Clock_Idle sClockIdle, Spi_T
      +                          ransmit_Edge sTransmitEdge);C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Mae
      +                          stro.X/SPI_config.c: 22: {;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maes
      +                          tro.X/SPI_config.c: 23:     TRISCbits.TRISC5 = 0;
  1226  00DC  1683               	bsf	3,5	;RP0=1, select bank1
  1227  00DD  1303               	bcf	3,6	;RP1=0, select bank1
  1228  00DE  1287               	bcf	7,5	;volatile
  1229                           
  1230                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/SPI_config.c: 24:   
      +                            if(sType & 0b00000100)
  1231  00DF  1D76               	btfss	spiInit@sType,2
  1232  00E0  28E2               	goto	u41
  1233  00E1  28E3               	goto	u40
  1234  00E2                     u41:
  1235  00E2  28E7               	goto	l905
  1236  00E3                     u40:
  1237  00E3                     l901:
  1238                           
  1239                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/SPI_config.c: 25:   
      +                            {;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/SPI_config.c: 26:
      +                                   SSPSTAT = sTransmitEdge;
  1240  00E3  0875               	movf	spiInit@sTransmitEdge,w
  1241  00E4  0094               	movwf	20	;volatile
  1242  00E5                     l903:
  1243                           
  1244                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/SPI_config.c: 27:   
      +                                TRISC3 = 1;
  1245  00E5  1587               	bsf	7,3	;volatile
  1246                           
  1247                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/SPI_config.c: 28:   
      +                            }
  1248  00E6  28EB               	goto	l113
  1249  00E7                     l905:
  1250                           
  1251                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/SPI_config.c: 30:   
      +                            {;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/SPI_config.c: 31:
      +                                   SSPSTAT = sDataSample | sTransmitEdge;
  1252  00E7  0873               	movf	spiInit@sDataSample,w
  1253  00E8  0475               	iorwf	spiInit@sTransmitEdge,w
  1254  00E9  0094               	movwf	20	;volatile
  1255  00EA                     l907:
  1256                           
  1257                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/SPI_config.c: 32:   
      +                                TRISC3 = 0;
  1258  00EA  1187               	bcf	7,3	;volatile
  1259  00EB                     l113:	
  1260                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/SPI_config.c: 33:   
      +                            }
  1261                           
  1262                           
  1263                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/SPI_config.c: 35:   
      +                            SSPCON = sType | sClockIdle;
  1264  00EB  0876               	movf	spiInit@sType,w
  1265  00EC  0474               	iorwf	spiInit@sClockIdle,w
  1266  00ED  1283               	bcf	3,5	;RP0=0, select bank0
  1267  00EE  1303               	bcf	3,6	;RP1=0, select bank0
  1268  00EF  0094               	movwf	20	;volatile
  1269  00F0                     l114:
  1270  00F0  0008               	return
  1271  00F1                     __end_of_spiInit:
  1272                           
  1273                           	psect	text7
  1274  0056                     __ptext7:	
  1275 ;; *************** function _osc_config *****************
  1276 ;; Defined at:
  1277 ;;		line 16 in file "C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/Osc_config.c"
  1278 ;; Parameters:    Size  Location     Type
  1279 ;;  freq            1    wreg     unsigned char 
  1280 ;; Auto vars:     Size  Location     Type
  1281 ;;  freq            1    5[COMMON] unsigned char 
  1282 ;; Return value:  Size  Location     Type
  1283 ;;                  1    wreg      void 
  1284 ;; Registers used:
  1285 ;;		wreg, fsr0l, fsr0h, status,2, status,0
  1286 ;; Tracked objects:
  1287 ;;		On entry : 0/0
  1288 ;;		On exit  : 0/0
  1289 ;;		Unchanged: 0/0
  1290 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
  1291 ;;      Params:         0       0       0       0       0
  1292 ;;      Locals:         1       0       0       0       0
  1293 ;;      Temps:          2       0       0       0       0
  1294 ;;      Totals:         3       0       0       0       0
  1295 ;;Total ram usage:        3 bytes
  1296 ;; Hardware stack levels used:    1
  1297 ;; Hardware stack levels required when called:    1
  1298 ;; This function calls:
  1299 ;;		Nothing
  1300 ;; This function is called by:
  1301 ;;		_setup
  1302 ;; This function uses a non-reentrant model
  1303 ;;
  1304                           
  1305                           
  1306                           ;psect for function _osc_config
  1307  0056                     _osc_config:
  1308                           
  1309                           ;incstack = 0
  1310                           ; Regs used in _osc_config: [wreg-fsr0h+status,2+status,0]
  1311                           ;osc_config@freq stored from wreg
  1312  0056  00F5               	movwf	osc_config@freq
  1313  0057                     l723:
  1314                           
  1315                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/Osc_config.c: 16: vo
      +                          id osc_config(uint8_t freq);C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Mae
      +                          stro.X/Osc_config.c: 17: {;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maes
      +                          tro.X/Osc_config.c: 18:     switch(freq)
  1316  0057  2876               	goto	l743
  1317  0058                     l725:
  1318                           
  1319                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/Osc_config.c: 21:   
      +                                    OSCCONbits.IRCF=0b100;
  1320  0058  1683               	bsf	3,5	;RP0=1, select bank1
  1321  0059  1303               	bcf	3,6	;RP1=0, select bank1
  1322  005A  080F               	movf	15,w	;volatile
  1323  005B  398F               	andlw	-113
  1324  005C  3840               	iorlw	64
  1325  005D  008F               	movwf	15	;volatile
  1326  005E                     l727:
  1327                           
  1328                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/Osc_config.c: 22:   
      +                                    OSCCONbits.SCS=1;
  1329  005E  140F               	bsf	15,0	;volatile
  1330                           
  1331                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/Osc_config.c: 23:   
      +                                    break;
  1332  005F  288C               	goto	l77
  1333  0060                     l729:
  1334                           
  1335                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/Osc_config.c: 26:   
      +                                    OSCCONbits.IRCF=0b101;
  1336  0060  1683               	bsf	3,5	;RP0=1, select bank1
  1337  0061  1303               	bcf	3,6	;RP1=0, select bank1
  1338  0062  080F               	movf	15,w	;volatile
  1339  0063  398F               	andlw	-113
  1340  0064  3850               	iorlw	80
  1341  0065  008F               	movwf	15	;volatile
  1342  0066                     l731:
  1343                           
  1344                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/Osc_config.c: 27:   
      +                                    OSCCONbits.SCS=1;
  1345  0066  140F               	bsf	15,0	;volatile
  1346                           
  1347                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/Osc_config.c: 28:   
      +                                    break;
  1348  0067  288C               	goto	l77
  1349  0068                     l733:
  1350                           
  1351                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/Osc_config.c: 31:   
      +                                    OSCCONbits.IRCF=0b110;
  1352  0068  1683               	bsf	3,5	;RP0=1, select bank1
  1353  0069  1303               	bcf	3,6	;RP1=0, select bank1
  1354  006A  080F               	movf	15,w	;volatile
  1355  006B  398F               	andlw	-113
  1356  006C  3860               	iorlw	96
  1357  006D  008F               	movwf	15	;volatile
  1358  006E                     l735:
  1359                           
  1360                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/Osc_config.c: 32:   
      +                                    OSCCONbits.SCS=1;
  1361  006E  140F               	bsf	15,0	;volatile
  1362                           
  1363                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/Osc_config.c: 33:   
      +                                    break;
  1364  006F  288C               	goto	l77
  1365  0070                     l737:
  1366                           
  1367                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/Osc_config.c: 36:   
      +                                    OSCCONbits.IRCF=0b111;
  1368  0070  3070               	movlw	112
  1369  0071  1683               	bsf	3,5	;RP0=1, select bank1
  1370  0072  1303               	bcf	3,6	;RP1=0, select bank1
  1371  0073  048F               	iorwf	15,f	;volatile
  1372  0074                     l739:
  1373                           
  1374                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/Osc_config.c: 37:   
      +                                    OSCCONbits.SCS=1;
  1375  0074  140F               	bsf	15,0	;volatile
  1376                           
  1377                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/Osc_config.c: 38:   
      +                                    break;
  1378  0075  288C               	goto	l77
  1379  0076                     l743:
  1380  0076  0875               	movf	osc_config@freq,w
  1381  0077  00F3               	movwf	??_osc_config
  1382  0078  01F4               	clrf	??_osc_config+1
  1383                           
  1384                           ; Switch on 2 bytes has been partitioned into a top level switch of size 1, and 1 sub-sw
      +                          itches
  1385                           ; Switch size 1, requested type "simple"
  1386                           ; Number of cases is 1, Range of values is 0 to 0
  1387                           ; switch strategies available:
  1388                           ; Name         Instructions Cycles
  1389                           ; simple_byte            4     3 (average)
  1390                           ; direct_byte           11     8 (fixed)
  1391                           ; jumptable            260     6 (fixed)
  1392                           ;	Chosen strategy is simple_byte
  1393  0079  0874               	movf	??_osc_config+1,w
  1394  007A  3A00               	xorlw	0	; case 0
  1395  007B  1903               	skipnz
  1396  007C  287E               	goto	l1003
  1397  007D  288C               	goto	l77
  1398  007E                     l1003:
  1399                           
  1400                           ; Switch size 1, requested type "simple"
  1401                           ; Number of cases is 4, Range of values is 1 to 8
  1402                           ; switch strategies available:
  1403                           ; Name         Instructions Cycles
  1404                           ; simple_byte           13     7 (average)
  1405                           ; direct_byte           35    11 (fixed)
  1406                           ; jumptable            263     9 (fixed)
  1407                           ;	Chosen strategy is simple_byte
  1408  007E  0873               	movf	??_osc_config,w
  1409  007F  3A01               	xorlw	1	; case 1
  1410  0080  1903               	skipnz
  1411  0081  2858               	goto	l725
  1412  0082  3A03               	xorlw	3	; case 2
  1413  0083  1903               	skipnz
  1414  0084  2860               	goto	l729
  1415  0085  3A06               	xorlw	6	; case 4
  1416  0086  1903               	skipnz
  1417  0087  2868               	goto	l733
  1418  0088  3A0C               	xorlw	12	; case 8
  1419  0089  1903               	skipnz
  1420  008A  2870               	goto	l737
  1421  008B  288C               	goto	l77
  1422  008C                     l77:
  1423  008C  0008               	return
  1424  008D                     __end_of_osc_config:
  1425                           
  1426                           	psect	text8
  1427  00C1                     __ptext8:	
  1428 ;; *************** function _isr *****************
  1429 ;; Defined at:
  1430 ;;		line 56 in file "Main_maestro.c"
  1431 ;; Parameters:    Size  Location     Type
  1432 ;;		None
  1433 ;; Auto vars:     Size  Location     Type
  1434 ;;		None
  1435 ;; Return value:  Size  Location     Type
  1436 ;;                  1    wreg      void 
  1437 ;; Registers used:
  1438 ;;		wreg, status,2, status,0
  1439 ;; Tracked objects:
  1440 ;;		On entry : 0/0
  1441 ;;		On exit  : 0/0
  1442 ;;		Unchanged: 0/0
  1443 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
  1444 ;;      Params:         0       0       0       0       0
  1445 ;;      Locals:         0       0       0       0       0
  1446 ;;      Temps:          3       0       0       0       0
  1447 ;;      Totals:         3       0       0       0       0
  1448 ;;Total ram usage:        3 bytes
  1449 ;; Hardware stack levels used:    1
  1450 ;; This function calls:
  1451 ;;		Nothing
  1452 ;; This function is called by:
  1453 ;;		Interrupt level 1
  1454 ;; This function uses a non-reentrant model
  1455 ;;
  1456                           
  1457                           
  1458                           ;psect for function _isr
  1459  00C1                     _isr:
  1460  00C1                     i1l815:
  1461                           
  1462                           ;Main_maestro.c: 59:     if (PIR1bits.TMR1IF)
  1463  00C1  1283               	bcf	3,5	;RP0=0, select bank0
  1464  00C2  1303               	bcf	3,6	;RP1=0, select bank0
  1465  00C3  1C0C               	btfss	12,0	;volatile
  1466  00C4  28C6               	goto	u3_21
  1467  00C5  28C7               	goto	u3_20
  1468  00C6                     u3_21:
  1469  00C6  28D4               	goto	i1l48
  1470  00C7                     u3_20:
  1471  00C7                     i1l817:
  1472                           
  1473                           ;Main_maestro.c: 60:     {;Main_maestro.c: 61:         cuenta1_timer1++;
  1474  00C7  3001               	movlw	1
  1475  00C8  07F8               	addwf	_cuenta1_timer1,f
  1476  00C9  1803               	skipnc
  1477  00CA  0AF9               	incf	_cuenta1_timer1+1,f
  1478  00CB  3000               	movlw	0
  1479  00CC  07F9               	addwf	_cuenta1_timer1+1,f
  1480  00CD                     i1l819:
  1481                           
  1482                           ;Main_maestro.c: 62:         PORTB++;
  1483  00CD  3001               	movlw	1
  1484  00CE  00F0               	movwf	??_isr
  1485  00CF  0870               	movf	??_isr,w
  1486  00D0  0786               	addwf	6,f	;volatile
  1487  00D1                     i1l821:
  1488                           
  1489                           ;Main_maestro.c: 63:         TMR1H = 0;
  1490  00D1  018F               	clrf	15	;volatile
  1491  00D2                     i1l823:
  1492                           
  1493                           ;Main_maestro.c: 64:         TMR1L = 0;
  1494  00D2  018E               	clrf	14	;volatile
  1495  00D3                     i1l825:
  1496                           
  1497                           ;Main_maestro.c: 65:         PIR1bits.TMR1IF=0;
  1498  00D3  100C               	bcf	12,0	;volatile
  1499  00D4                     i1l48:
  1500  00D4  0872               	movf	??_isr+2,w
  1501  00D5  008A               	movwf	10
  1502  00D6  0E71               	swapf	??_isr+1,w
  1503  00D7  0083               	movwf	3
  1504  00D8  0EFE               	swapf	btemp,f
  1505  00D9  0E7E               	swapf	btemp,w
  1506  00DA  0009               	retfie
  1507  00DB                     __end_of_isr:
  1508  007E                     btemp	set	126	;btemp
  1509  007E                     wtemp0	set	126
  1510                           
  1511                           	psect	intentry
  1512  0004                     __pintentry:	
  1513                           ;incstack = 0
  1514                           ; Regs used in _isr: [wreg+status,2+status,0]
  1515                           
  1516  0004                     interrupt_function:
  1517  007E                     saved_w	set	btemp
  1518  0004  00FE               	movwf	btemp
  1519  0005  0E03               	swapf	3,w
  1520  0006  00F1               	movwf	??_isr+1
  1521  0007  080A               	movf	10,w
  1522  0008  00F2               	movwf	??_isr+2
  1523  0009  120A  118A  28C1   	ljmp	_isr
  1524                           
  1525                           	psect	config
  1526                           
  1527                           ;Config register CONFIG1 @ 0x2007
  1528                           ;	Oscillator Selection bits
  1529                           ;	FOSC = INTRC_NOCLKOUT, INTOSCIO oscillator: I/O function on RA6/OSC2/CLKOUT pin, I/O f
      +                          unction on RA7/OSC1/CLKIN
  1530                           ;	Watchdog Timer Enable bit
  1531                           ;	WDTE = OFF, WDT disabled and can be enabled by SWDTEN bit of the WDTCON register
  1532                           ;	Power-up Timer Enable bit
  1533                           ;	PWRTE = OFF, PWRT disabled
  1534                           ;	RE3/MCLR pin function select bit
  1535                           ;	MCLRE = OFF, RE3/MCLR pin function is digital input, MCLR internally tied to VDD
  1536                           ;	Code Protection bit
  1537                           ;	CP = OFF, Program memory code protection is disabled
  1538                           ;	Data Code Protection bit
  1539                           ;	CPD = OFF, Data memory code protection is disabled
  1540                           ;	Brown Out Reset Selection bits
  1541                           ;	BOREN = OFF, BOR disabled
  1542                           ;	Internal External Switchover bit
  1543                           ;	IESO = OFF, Internal/External Switchover mode is disabled
  1544                           ;	Fail-Safe Clock Monitor Enabled bit
  1545                           ;	FCMEN = OFF, Fail-Safe Clock Monitor is disabled
  1546                           ;	Low Voltage Programming Enable bit
  1547                           ;	LVP = OFF, RB3 pin has digital I/O, HV on MCLR must be used for programming
  1548                           ;	In-Circuit Debugger Mode bit
  1549                           ;	DEBUG = 0x1, unprogrammed default
  1550  2007                     	org	8199
  1551  2007  20D4               	dw	8404
  1552                           
  1553                           ;Config register CONFIG2 @ 0x2008
  1554                           ;	Brown-out Reset Selection bit
  1555                           ;	BOR4V = BOR40V, Brown-out Reset set to 4.0V
  1556                           ;	Flash Program Memory Self Write Enable bits
  1557                           ;	WRT = OFF, Write protection off
  1558  2008                     	org	8200
  1559  2008  3FFF               	dw	16383

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         2
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMMON           14      8      10
    BANK0            80      0       0
    BANK1            80      0       0
    BANK3            96      0       0
    BANK2            96      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMMON

    _setup->_spiInit

Critical Paths under _isr in COMMON

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _isr in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _isr in BANK1

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _isr in BANK3

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _isr in BANK2

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 1     1      0     390
                                              7 COMMON     1     1      0
                              _setup
                            _spiRead
                           _spiWrite
 ---------------------------------------------------------------------------------
 (1) _spiWrite                                             1     1      0      15
                                              3 COMMON     1     1      0
 ---------------------------------------------------------------------------------
 (1) _spiRead                                              0     0      0       0
                     _spiReceiveWait
 ---------------------------------------------------------------------------------
 (2) _spiReceiveWait                                       0     0      0       0
 ---------------------------------------------------------------------------------
 (1) _setup                                                0     0      0     375
                         _osc_config
                            _spiInit
                        _uart_config
 ---------------------------------------------------------------------------------
 (2) _uart_config                                          0     0      0       0
 ---------------------------------------------------------------------------------
 (2) _spiInit                                              4     1      3     360
                                              3 COMMON     4     1      3
 ---------------------------------------------------------------------------------
 (2) _osc_config                                           3     3      0      15
                                              3 COMMON     3     3      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 2
 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (3) _isr                                                  3     3      0       0
                                              0 COMMON     3     3      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 3
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _setup
     _osc_config
     _spiInit
     _uart_config
   _spiRead
     _spiReceiveWait
   _spiWrite

 _isr (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMMON            E      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMMON               E      8       A       1       71.4%
BITSFR0              0      0       0       1        0.0%
SFR0                 0      0       0       1        0.0%
BITSFR1              0      0       0       2        0.0%
SFR1                 0      0       0       2        0.0%
STACK                0      0       0       2        0.0%
ABS                  0      0       A       3        0.0%
BITBANK0            50      0       0       4        0.0%
BITSFR3              0      0       0       4        0.0%
SFR3                 0      0       0       4        0.0%
BANK0               50      0       0       5        0.0%
BITSFR2              0      0       0       5        0.0%
SFR2                 0      0       0       5        0.0%
BITBANK1            50      0       0       6        0.0%
BANK1               50      0       0       7        0.0%
BITBANK3            60      0       0       8        0.0%
BANK3               60      0       0       9        0.0%
BITBANK2            60      0       0      10        0.0%
BANK2               60      0       0      11        0.0%
DATA                 0      0       A      12        0.0%


Microchip Technology PIC Macro Assembler V2.31 build 20201012212115 
Symbol Table                                                                                   Sat Jul 31 17:05:17 2021

            _SSPSTATbits 0094                       l60 0038                       l55 001B  
                     l66 00C0                       l77 008C                       l88 00FE  
                     u20 010E                       u21 010D                       u40 00E3  
                     u41 00E2                      l120 010E                      l113 00EB  
                    l114 00F0                      l131 0107                      l123 0114  
                    l117 0108                      l731 0066                      l723 0057  
                    l811 0104                      l733 0068                      l725 0058  
                    l901 00E3                      l735 006E                      l727 005E  
                    l743 0076                      l903 00E5                      l751 00F4  
                    l911 0094                      l807 0110                      l737 0070  
                    l729 0060                      l905 00E7                      l753 00F8  
                    l921 009E                      l913 0095                      l809 00FF  
                    l739 0074                      l907 00EA                      l755 00F9  
                    l931 00A5                      l923 009F                      l915 0096  
                    l771 0108                      l757 00FC                      l749 00F1  
                    l941 00BD                      l933 00AB                      l925 00A0  
                    l917 009B                      l909 008D                      l759 00FD  
                    l935 00B0                      l927 00A1                      l919 009D  
                    l951 003B                      l943 0015                      l937 00B9  
                    l929 00A2                      l945 001F                      l939 00BA  
                    l947 0026                      l955 003D                      l949 002F  
                    l899 00DC                      _isr 00C1                     l1001 0042  
                   l1003 007E                     ?_isr 0070                     i1l48 00D4  
                   u3_20 00C7                     u3_21 00C6                     _main 0015  
         _cuenta1_timer1 0078                     btemp 007E                     start 000C  
         osc_config@freq 0075                    ??_isr 0070                    ?_main 0070  
                  _ANSEL 0188                    i1l821 00D1                    i1l823 00D2  
                  i1l815 00C1                    i1l825 00D3                    i1l817 00C7  
                  i1l819 00CD                    _TMR1H 000F                    _TMR1L 000E  
                  _SPBRG 0099                    _PORTB 0006                    _PORTD 0008  
                  _TRISB 0086                    _TRISD 0088                    _setup 008D  
                  pclath 000A          __end_of_spiInit 00F1          __end_of_spiRead 0108  
                  status 0003                    wtemp0 007E          __initialization 000F  
           __end_of_main 0056                   ??_main 0077                   ?_setup 0070  
                 _ANSELH 0189                   _SPBRGH 009A                   _TRISC3 043B  
                 _SSPCON 0014                   _SSPBUF 0013             ?_uart_config 0070  
                 saved_w 007E         __end_of_spiWrite 0115                ??_spiInit 0076  
              ??_spiRead 0073  __end_of__initialization 0011           __pcstackCOMMON 0070  
          __end_of_setup 00C1                  ??_setup 0077               __pmaintext 0015  
             __pintentry 0004  __size_of_spiReceiveWait 0007                  _SSPSTAT 0094  
              ?_spiWrite 0070                  __ptext1 010F                  __ptext2 00FF  
                __ptext3 0108                  __ptext4 008D                  __ptext5 00F1  
                __ptext6 00DB                  __ptext7 0056                  __ptext8 00C1  
              _T1CONbits 0010             __size_of_isr 001A     __size_of_uart_config 000E  
                _spiInit 00DB                  _spiRead 00FF     end_of_initialization 0011  
             _osc_config 0056                _RCSTAbits 0018               ??_spiWrite 0073  
              _PORTCbits 0007                _TRISCbits 0087              spiWrite@dat 0073  
         _spiReceiveWait 0108              _BAUDCTLbits 0187      start_initialization 000F  
            __end_of_isr 00DB              ?_osc_config 0070   __end_of_spiReceiveWait 010F  
            __pbssCOMMON 0078                ___latbits 0002          ?_spiReceiveWait 0070  
      __size_of_spiWrite 0006      __size_of_osc_config 0037                 ?_spiInit 0073  
               ?_spiRead 0070           __size_of_setup 0034     spiInit@sTransmitEdge 0075  
      interrupt_function 0004                 _PIE1bits 008C       spiInit@sDataSample 0073  
               _PIR1bits 000C               _ADCON0bits 001F               _ADCON1bits 009F  
          ??_uart_config 0073      __end_of_uart_config 00FF         __size_of_spiInit 0016  
       __size_of_spiRead 0009             ??_osc_config 0073            __size_of_main 0041  
               _spiWrite 010F             spiInit@sType 0076        spiInit@sClockIdle 0074  
             _INTCONbits 000B       __end_of_osc_config 008D                 intlevel1 0000  
       ??_spiReceiveWait 0073               _OSCCONbits 008F              _uart_config 00F1  
