.inputs parity1 parity0 
.outputs bit1 bit0 
.internal next state 
.dummy wait_43 assign_62 assign_65 wait_47 if_52 if_50 else_38 wait_40 assign_26 assign_29 assign_23 wait_54 else_66 wait_57 else_63 else_28 if_35 assign_39 assign_36 else_54 else_55 wait_66 wait_27 else_57 wait_60 wait_63 if_25 if_66 T0 T1 T2 T3 T4 T5 T6 wait_33 T7 assign_53 T8 T9 assign_50 wait_37 if_63 wait_30 else_49 T10 if_57 T12 T11 if_54 T14 T13 assign_56 
#|.places P41 P40 P21 P43 P20 P42 P23 P22 P25 P24 P27 P26 P29 P28 P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 P30 P10 P32 P31 P12 P34 P11 P33 P14 P36 P13 P35 P16 P38 P15 P37 P18 P17 P39 P19 
#@.init_state [000000]
.graph
P11 wait_43
wait_43 P18
P35 assign_62
assign_62 P36
P37 assign_65
assign_65 P40
P19 wait_47
wait_47 P20
P21 if_52
if_52 P25
P20 if_50
if_50 P22
P10 else_38
else_38 P15
P16 wait_40
wait_40 P17
P4 assign_26
assign_26 P5
P7 assign_29
assign_29 P8
P1 assign_23
assign_23 P2
P28 wait_54
wait_54 P29
P40 else_66
else_66 P41
P33 wait_57
wait_57 P34
P36 else_63
else_63 P37
P2 else_28
else_28 P7
P10 if_35
if_35 P12
P15 assign_39
assign_39 P16
P12 assign_36
assign_36 P13
P26 else_54
else_54 P27
P21 else_55
else_55 P30
P42 wait_66
wait_66 P43
P5 wait_27
wait_27 P6
P31 else_57
else_57 P32
P24 wait_60
wait_60 P35
P38 wait_63
wait_63 P39
P2 if_25
if_25 P4
P40 if_66
if_66 P42
P0 T0
T0 P1
P0 T1
T1 P1
P6 T2
T2 P3
P9 T3
T3 P3
P14 T4
T4 P11
P17 T5
T5 P11
P18 T6
T6 P0
P3 wait_33
wait_33 P10
P23 T7
T7 P21
P25 assign_53
assign_53 P26
P29 T8
T8 P27
P27 T9
T9 P24
P22 assign_50
assign_50 P23
P13 wait_37
wait_37 P14
P36 if_63
if_63 P38
P8 wait_30
wait_30 P9
P20 else_49
else_49 P21
P34 T10
T10 P32
P31 if_57
if_57 P33
P39 T12
T12 P37
P32 T11
T11 P24
P26 if_54
if_54 P28
P41 T14
T14 P19
P43 T13
T13 P41
P30 assign_56
assign_56 P31
.marking {P0 P19 }
#@.enablings {<wait_43=[~parity0&~parity1]><wait_47=[bit0|bit1]><if_52=[~state]><if_50=[bit0]><else_38=[~(bit0)]><wait_40=[~bit1]><wait_54=[parity0]><else_66=[~(parity1)]><wait_57=[parity1]><else_63=[~(parity0)]><else_28=[~(~next)]><if_35=[bit0]><else_54=[~(~parity0)]><else_55=[~(~state)]><wait_66=[~parity1]><wait_27=[bit0]><else_57=[~(~parity1)]><wait_60=[~bit0&~bit1]><wait_63=[~parity0]><if_25=[~next]><if_66=[parity1]><wait_33=[parity0|parity1]><wait_37=[~bit0]><if_63=[parity0]><wait_30=[bit1]><else_49=[~(bit0)]><if_57=[~parity1]><if_54=[~parity0]>}
#@.assignments {<T0=[next:=0]><T1=[next:=1]>}
#@.delay_assignments {<wait_43=[uniform(0,5)]><assign_62=[uniform(0,5)]><assign_65=[uniform(0,5)]><wait_47=[uniform(0,5)]><if_52=[uniform(0,5)]><if_50=[uniform(0,5)]><else_38=[uniform(0,5)]><wait_40=[uniform(0,5)]><assign_26=[uniform(0,5)]><assign_29=[uniform(0,5)]><assign_23=[uniform(0,5)]><wait_54=[uniform(0,5)]><else_66=[uniform(0,5)]><wait_57=[uniform(0,5)]><else_63=[uniform(0,5)]><else_28=[uniform(0,5)]><if_35=[uniform(0,5)]><assign_39=[uniform(0,5)]><assign_36=[uniform(0,5)]><else_54=[uniform(0,5)]><else_55=[uniform(0,5)]><wait_66=[uniform(0,5)]><wait_27=[uniform(0,5)]><else_57=[uniform(0,5)]><wait_60=[uniform(0,5)]><wait_63=[uniform(0,5)]><if_25=[uniform(0,5)]><if_66=[uniform(0,5)]><T0=[uniform(0,5)]><T1=[uniform(0,5)]><T2=[uniform(0,5)]><T3=[uniform(0,5)]><T4=[uniform(0,5)]><T5=[uniform(0,5)]><wait_33=[uniform(0,5)]><T7=[uniform(0,5)]><assign_53=[uniform(0,5)]><T8=[uniform(0,5)]><T9=[uniform(0,5)]><assign_50=[uniform(0,5)]><wait_37=[uniform(0,5)]><if_63=[uniform(0,5)]><wait_30=[uniform(0,5)]><else_49=[uniform(0,5)]><T10=[uniform(0,5)]><if_57=[uniform(0,5)]><T12=[uniform(0,5)]><T11=[uniform(0,5)]><if_54=[uniform(0,5)]><T13=[uniform(0,5)]><assign_56=[uniform(0,5)]>}
#@.boolean_assignments {<assign_62=[parity0:=false]><assign_65=[parity1:=false]><assign_26=[bit0:=true]><assign_29=[bit1:=true]><assign_39=[bit1:=false]><assign_36=[bit0:=false]><assign_53=[parity0:=true]><assign_50=[state:=~state]><assign_56=[parity1:=true]>}
#@.continuous 
.end
