Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 18:15:23 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Design       : LU8PEEng
| Device       : xcku035-ffva1156
| Speed File   : -3  PREVIEW 1.10 09-18-2014
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.024ns  (arrival time - required time)
  Source:                 compBlock/conBlock/nextTopIdxCounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@19.250ns period=38.500ns})
  Destination:            compBlock/conBlock/topWriteAddrDelay6_reg[7]_srl26/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@19.250ns period=38.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.081ns (36.486%)  route 0.141ns (63.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.175ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Net Delay (Source):      1.258ns (routing 0.592ns, distribution 0.666ns)
  Clock Net Delay (Destination): 1.446ns (routing 0.670ns, distribution 0.776ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X40Y109        net (fo=4985, routed)        1.258     1.818    compBlock/conBlock/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y109        FDRE (Prop_FDRE_C_Q)         0.081     1.899    compBlock/conBlock/nextTopIdxCounter_reg[7]/Q
    SLICE_X38Y108        net (fo=4, unset)            0.141     2.040    compBlock/conBlock/nextTopIdxCounter[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X38Y108        net (fo=4985, routed)        1.446     2.175    compBlock/conBlock/clk_IBUF_BUFG
                         clock pessimism             -0.304     1.871    
    SLICE_X38Y108        SRLC32E (Hold_SRLC32E_CLK_D)
                                                      0.193     2.064    compBlock/conBlock/topWriteAddrDelay6_reg[7]_srl26
  -------------------------------------------------------------------
                         required time                         -2.064    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                 -0.024    

Slack (VIOLATED) :        -0.013ns  (arrival time - required time)
  Source:                 DTU/rdata_store/q_reg[120]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@19.250ns period=38.500ns})
  Destination:            compBlock/curWriteData0Reg0_reg[184]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@19.250ns period=38.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.095ns (51.351%)  route 0.090ns (48.649%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.126ns
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Net Delay (Source):      1.156ns (routing 0.592ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.397ns (routing 0.670ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X23Y101        net (fo=4985, routed)        1.156     1.716    DTU/rdata_store/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y101        FDRE (Prop_FDRE_C_Q)         0.080     1.796    DTU/rdata_store/q_reg[120]/Q
    SLICE_X24Y101        net (fo=4, unset)            0.090     1.886    compBlock/PE5/I54[24]
    SLICE_X24Y101        LUT5 (Prop_LUT5_I4_O)        0.015     1.901    compBlock/PE5/curWriteData0Reg0[184]_i_1/O
    SLICE_X24Y101        net (fo=1, routed)           0.000     1.901    compBlock/n_19_PE5
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X24Y101        net (fo=4985, routed)        1.397     2.126    compBlock/clk_IBUF_BUFG
                         clock pessimism             -0.286     1.840    
    SLICE_X24Y101        FDRE (Hold_FDRE_C_D)         0.074     1.914    compBlock/curWriteData0Reg0_reg[184]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                 -0.013    

Slack (VIOLATED) :        -0.008ns  (arrival time - required time)
  Source:                 compBlock/conBlock/nextTopIdxCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@19.250ns period=38.500ns})
  Destination:            compBlock/conBlock/topWriteAddrDelay6_reg[2]_srl26/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@19.250ns period=38.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.080ns (47.337%)  route 0.089ns (52.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Net Delay (Source):      1.256ns (routing 0.592ns, distribution 0.664ns)
  Clock Net Delay (Destination): 1.456ns (routing 0.670ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X41Y108        net (fo=4985, routed)        1.256     1.816    compBlock/conBlock/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y108        FDRE (Prop_FDRE_C_Q)         0.080     1.896    compBlock/conBlock/nextTopIdxCounter_reg[2]/Q
    SLICE_X40Y108        net (fo=8, unset)            0.089     1.985    compBlock/conBlock/nextTopIdxCounter[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X40Y108        net (fo=4985, routed)        1.456     2.185    compBlock/conBlock/clk_IBUF_BUFG
                         clock pessimism             -0.351     1.833    
    SLICE_X40Y108        SRLC32E (Hold_SRLC32E_CLK_D)
                                                      0.159     1.992    compBlock/conBlock/topWriteAddrDelay6_reg[2]_srl26
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                 -0.008    

Slack (MET) :             0.003ns  (arrival time - required time)
  Source:                 compBlock/conBlock/curWriteAddrDelay27_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@19.250ns period=38.500ns})
  Destination:            compBlock/conBlock/curWriteAddrDelay26_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@19.250ns period=38.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.080ns (36.866%)  route 0.137ns (63.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Net Delay (Source):      1.259ns (routing 0.592ns, distribution 0.667ns)
  Clock Net Delay (Destination): 1.478ns (routing 0.670ns, distribution 0.808ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X48Y119        net (fo=4985, routed)        1.259     1.819    compBlock/conBlock/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y119        FDRE (Prop_FDRE_C_Q)         0.080     1.899    compBlock/conBlock/curWriteAddrDelay27_reg[4]/Q
    SLICE_X48Y120        net (fo=1, unset)            0.137     2.036    compBlock/conBlock/curWriteAddrDelay27[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X48Y120        net (fo=4985, routed)        1.478     2.207    compBlock/conBlock/clk_IBUF_BUFG
                         clock pessimism             -0.247     1.960    
    SLICE_X48Y120        FDRE (Hold_FDRE_C_D)         0.073     2.033    compBlock/conBlock/curWriteAddrDelay26_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.033    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.003    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 compBlock/conBlock/nextTopIdxCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@19.250ns period=38.500ns})
  Destination:            compBlock/conBlock/topWriteAddrDelay6_reg[4]_srl26/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@19.250ns period=38.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.081ns (37.674%)  route 0.134ns (62.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.175ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Net Delay (Source):      1.259ns (routing 0.592ns, distribution 0.667ns)
  Clock Net Delay (Destination): 1.446ns (routing 0.670ns, distribution 0.776ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X40Y110        net (fo=4985, routed)        1.259     1.819    compBlock/conBlock/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_FDRE_C_Q)         0.081     1.900    compBlock/conBlock/nextTopIdxCounter_reg[4]/Q
    SLICE_X38Y108        net (fo=6, unset)            0.134     2.034    compBlock/conBlock/nextTopIdxCounter[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X38Y108        net (fo=4985, routed)        1.446     2.175    compBlock/conBlock/clk_IBUF_BUFG
                         clock pessimism             -0.304     1.871    
    SLICE_X38Y108        SRLC32E (Hold_SRLC32E_CLK_D)
                                                      0.159     2.030    compBlock/conBlock/topWriteAddrDelay6_reg[4]_srl26
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 compBlock/conBlock/leftWriteEnDelay_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@19.250ns period=38.500ns})
  Destination:            compBlock/conBlock/leftWriteEnDelay_reg[0]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@19.250ns period=38.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.081ns (36.323%)  route 0.142ns (63.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Net Delay (Source):      1.264ns (routing 0.592ns, distribution 0.672ns)
  Clock Net Delay (Destination): 1.458ns (routing 0.670ns, distribution 0.788ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X45Y104        net (fo=4985, routed)        1.264     1.824    compBlock/conBlock/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y104        FDSE (Prop_FDSE_C_Q)         0.081     1.905    compBlock/conBlock/leftWriteEnDelay_reg[4]/Q
    SLICE_X43Y104        net (fo=1, unset)            0.142     2.047    compBlock/conBlock/p_6_in
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X43Y104        net (fo=4985, routed)        1.458     2.187    compBlock/conBlock/clk_IBUF_BUFG
                         clock pessimism             -0.304     1.883    
    SLICE_X43Y104        SRL16E (Hold_SRL16E_CLK_D)
                                                      0.159     2.042    compBlock/conBlock/leftWriteEnDelay_reg[0]_srl4
  -------------------------------------------------------------------
                         required time                         -2.042    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 DTU/rdata_store/q_reg[83]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@19.250ns period=38.500ns})
  Destination:            compBlock/leftWriteData0Reg0_reg[147]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@19.250ns period=38.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.097ns (47.549%)  route 0.107ns (52.451%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.126ns
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Net Delay (Source):      1.156ns (routing 0.592ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.397ns (routing 0.670ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X23Y101        net (fo=4985, routed)        1.156     1.716    DTU/rdata_store/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y101        FDRE (Prop_FDRE_C_Q)         0.081     1.797    DTU/rdata_store/q_reg[83]/Q
    SLICE_X24Y101        net (fo=4, unset)            0.107     1.904    compBlock/PE4/I54[19]
    SLICE_X24Y101        LUT5 (Prop_LUT5_I4_O)        0.016     1.920    compBlock/PE4/leftWriteData0Reg0[147]_i_1/O
    SLICE_X24Y101        net (fo=1, routed)           0.000     1.920    compBlock/n_87_PE4
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X24Y101        net (fo=4985, routed)        1.397     2.126    compBlock/clk_IBUF_BUFG
                         clock pessimism             -0.286     1.840    
    SLICE_X24Y101        FDRE (Hold_FDRE_C_D)         0.074     1.914    compBlock/leftWriteData0Reg0_reg[147]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 DTU/rdata_store/q_reg[83]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@19.250ns period=38.500ns})
  Destination:            compBlock/leftWriteData1Reg0_reg[147]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@19.250ns period=38.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.106ns (49.765%)  route 0.107ns (50.235%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.126ns
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Net Delay (Source):      1.156ns (routing 0.592ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.397ns (routing 0.670ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X23Y101        net (fo=4985, routed)        1.156     1.716    DTU/rdata_store/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y101        FDRE (Prop_FDRE_C_Q)         0.081     1.797    DTU/rdata_store/q_reg[83]/Q
    SLICE_X24Y101        net (fo=4, unset)            0.107     1.904    compBlock/PE4/I54[19]
    SLICE_X24Y101        LUT5 (Prop_LUT5_I0_O)        0.025     1.929    compBlock/PE4/leftWriteData1Reg0[147]_i_1/O
    SLICE_X24Y101        net (fo=1, routed)           0.000     1.929    compBlock/n_119_PE4
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X24Y101        net (fo=4985, routed)        1.397     2.126    compBlock/clk_IBUF_BUFG
                         clock pessimism             -0.286     1.840    
    SLICE_X24Y101        FDRE (Hold_FDRE_C_D)         0.078     1.918    compBlock/leftWriteData1Reg0_reg[147]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 compBlock/conBlock/nextTopIdxCounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@19.250ns period=38.500ns})
  Destination:            compBlock/conBlock/topWriteAddrDelay6_reg[5]_srl26/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@19.250ns period=38.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.080ns (35.874%)  route 0.143ns (64.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.175ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Net Delay (Source):      1.259ns (routing 0.592ns, distribution 0.667ns)
  Clock Net Delay (Destination): 1.446ns (routing 0.670ns, distribution 0.776ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X40Y110        net (fo=4985, routed)        1.259     1.819    compBlock/conBlock/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_FDRE_C_Q)         0.080     1.899    compBlock/conBlock/nextTopIdxCounter_reg[5]/Q
    SLICE_X38Y108        net (fo=5, unset)            0.143     2.042    compBlock/conBlock/nextTopIdxCounter[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X38Y108        net (fo=4985, routed)        1.446     2.175    compBlock/conBlock/clk_IBUF_BUFG
                         clock pessimism             -0.304     1.871    
    SLICE_X38Y108        SRLC32E (Hold_SRLC32E_CLK_D)
                                                      0.159     2.030    compBlock/conBlock/topWriteAddrDelay6_reg[5]_srl26
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 compBlock/conBlock/nextTopIdx_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@19.250ns period=38.500ns})
  Destination:            compBlock/conBlock/nextTopIdxCounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@19.250ns period=38.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.096ns (58.896%)  route 0.067ns (41.104%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Net Delay (Source):      1.244ns (routing 0.592ns, distribution 0.652ns)
  Clock Net Delay (Destination): 1.456ns (routing 0.670ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X39Y110        net (fo=4985, routed)        1.244     1.804    compBlock/conBlock/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y110        FDRE (Prop_FDRE_C_Q)         0.081     1.885    compBlock/conBlock/nextTopIdx_reg[5]/Q
    SLICE_X40Y110        net (fo=8, unset)            0.067     1.952    compBlock/conBlock/nextTopIdx_reg__0[5]
    SLICE_X40Y110        LUT6 (Prop_LUT6_I2_O)        0.015     1.967    compBlock/conBlock/nextTopIdxCounter[5]_i_1/O
    SLICE_X40Y110        net (fo=1, routed)           0.000     1.967    compBlock/conBlock/p_1_in__0[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X40Y110        net (fo=4985, routed)        1.456     2.185    compBlock/conBlock/clk_IBUF_BUFG
                         clock pessimism             -0.304     1.881    
    SLICE_X40Y110        FDRE (Hold_FDRE_C_D)         0.074     1.955    compBlock/conBlock/nextTopIdxCounter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 compBlock/curWriteData1Reg0_reg[170]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@19.250ns period=38.500ns})
  Destination:            compBlock/curWriteData1Reg1_reg[170]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@19.250ns period=38.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.080ns (36.697%)  route 0.138ns (63.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Net Delay (Source):      1.160ns (routing 0.592ns, distribution 0.568ns)
  Clock Net Delay (Destination): 1.403ns (routing 0.670ns, distribution 0.733ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X23Y103        net (fo=4985, routed)        1.160     1.720    compBlock/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y103        FDRE (Prop_FDRE_C_Q)         0.080     1.800    compBlock/curWriteData1Reg0_reg[170]/Q
    SLICE_X27Y103        net (fo=1, unset)            0.138     1.938    compBlock/curWriteData1Reg0[170]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X27Y103        net (fo=4985, routed)        1.403     2.132    compBlock/clk_IBUF_BUFG
                         clock pessimism             -0.286     1.846    
    SLICE_X27Y103        FDRE (Hold_FDRE_C_D)         0.078     1.924    compBlock/curWriteData1Reg1_reg[170]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 compBlock/conBlock/leftWriteEnDelay_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@19.250ns period=38.500ns})
  Destination:            compBlock/conBlock/leftWriteEnDelay_reg[5]_srl10/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@19.250ns period=38.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.081ns (31.890%)  route 0.173ns (68.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Net Delay (Source):      1.252ns (routing 0.592ns, distribution 0.660ns)
  Clock Net Delay (Destination): 1.468ns (routing 0.670ns, distribution 0.798ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X43Y105        net (fo=4985, routed)        1.252     1.812    compBlock/conBlock/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y105        FDSE (Prop_FDSE_C_Q)         0.081     1.893    compBlock/conBlock/leftWriteEnDelay_reg[15]/Q
    SLICE_X45Y104        net (fo=1, unset)            0.173     2.066    compBlock/conBlock/p_17_in
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X45Y104        net (fo=4985, routed)        1.468     2.197    compBlock/conBlock/clk_IBUF_BUFG
                         clock pessimism             -0.304     1.893    
    SLICE_X45Y104        SRL16E (Hold_SRL16E_CLK_D)
                                                      0.159     2.052    compBlock/conBlock/leftWriteEnDelay_reg[5]_srl10
  -------------------------------------------------------------------
                         required time                         -2.052    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 compBlock/conBlock/i1modk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@19.250ns period=38.500ns})
  Destination:            compBlock/conBlock/topWriteSelDelay6_reg[1]_srl26/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@19.250ns period=38.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.081ns (38.756%)  route 0.128ns (61.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.175ns
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Net Delay (Source):      1.248ns (routing 0.592ns, distribution 0.656ns)
  Clock Net Delay (Destination): 1.446ns (routing 0.670ns, distribution 0.776ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X41Y105        net (fo=4985, routed)        1.248     1.808    compBlock/conBlock/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y105        FDRE (Prop_FDRE_C_Q)         0.081     1.889    compBlock/conBlock/i1modk_reg[1]/Q
    SLICE_X40Y104        net (fo=9, unset)            0.128     2.017    compBlock/conBlock/n_0_i1modk_reg[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X40Y104        net (fo=4985, routed)        1.446     2.175    compBlock/conBlock/clk_IBUF_BUFG
                         clock pessimism             -0.332     1.843    
    SLICE_X40Y104        SRLC32E (Hold_SRLC32E_CLK_D)
                                                      0.159     2.002    compBlock/conBlock/topWriteSelDelay6_reg[1]_srl26
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 DTU/rdata_store/q_reg[197]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@19.250ns period=38.500ns})
  Destination:            compBlock/curWriteData1Reg0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@19.250ns period=38.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.095ns (58.642%)  route 0.067ns (41.358%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Net Delay (Source):      1.136ns (routing 0.592ns, distribution 0.544ns)
  Clock Net Delay (Destination): 1.327ns (routing 0.670ns, distribution 0.657ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X19Y90         net (fo=4985, routed)        1.136     1.696    DTU/rdata_store/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y90         FDRE (Prop_FDRE_C_Q)         0.080     1.776    DTU/rdata_store/q_reg[197]/Q
    SLICE_X20Y90         net (fo=4, unset)            0.067     1.843    compBlock/PE0/I54[5]
    SLICE_X20Y90         LUT5 (Prop_LUT5_I0_O)        0.015     1.858    compBlock/PE0/curWriteData1Reg0[5]_i_1/O
    SLICE_X20Y90         net (fo=1, routed)           0.000     1.858    compBlock/n_202_PE0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X20Y90         net (fo=4985, routed)        1.327     2.056    compBlock/clk_IBUF_BUFG
                         clock pessimism             -0.287     1.769    
    SLICE_X20Y90         FDRE (Hold_FDRE_C_D)         0.074     1.843    compBlock/curWriteData1Reg0_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 DTU/rdata_store/q_reg[87]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@19.250ns period=38.500ns})
  Destination:            compBlock/curWriteData1Reg0_reg[151]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@19.250ns period=38.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.095ns (57.927%)  route 0.069ns (42.073%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Net Delay (Source):      1.161ns (routing 0.592ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.354ns (routing 0.670ns, distribution 0.684ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X23Y104        net (fo=4985, routed)        1.161     1.721    DTU/rdata_store/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y104        FDRE (Prop_FDRE_C_Q)         0.080     1.801    DTU/rdata_store/q_reg[87]/Q
    SLICE_X22Y104        net (fo=4, unset)            0.069     1.870    compBlock/PE4/I54[23]
    SLICE_X22Y104        LUT5 (Prop_LUT5_I0_O)        0.015     1.885    compBlock/PE4/curWriteData1Reg0[151]_i_1/O
    SLICE_X22Y104        net (fo=1, routed)           0.000     1.885    compBlock/n_147_PE4
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X22Y104        net (fo=4985, routed)        1.354     2.083    compBlock/clk_IBUF_BUFG
                         clock pessimism             -0.286     1.796    
    SLICE_X22Y104        FDRE (Hold_FDRE_C_D)         0.073     1.869    compBlock/curWriteData1Reg0_reg[151]
  -------------------------------------------------------------------
                         required time                         -1.869    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 compBlock/conBlock/topSourceSelDelay_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@19.250ns period=38.500ns})
  Destination:            compBlock/conBlock/topSourceSelDelay_reg[0]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@19.250ns period=38.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.080ns (37.736%)  route 0.132ns (62.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.175ns
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Net Delay (Source):      1.250ns (routing 0.592ns, distribution 0.658ns)
  Clock Net Delay (Destination): 1.446ns (routing 0.670ns, distribution 0.776ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X39Y107        net (fo=4985, routed)        1.250     1.810    compBlock/conBlock/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y107        FDRE (Prop_FDRE_C_Q)         0.080     1.890    compBlock/conBlock/topSourceSelDelay_reg[4]/Q
    SLICE_X38Y108        net (fo=2, unset)            0.132     2.022    compBlock/conBlock/n_0_topSourceSelDelay_reg[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X38Y108        net (fo=4985, routed)        1.446     2.175    compBlock/conBlock/clk_IBUF_BUFG
                         clock pessimism             -0.330     1.844    
    SLICE_X38Y108        SRL16E (Hold_SRL16E_CLK_D)
                                                      0.159     2.003    compBlock/conBlock/topSourceSelDelay_reg[0]_srl4
  -------------------------------------------------------------------
                         required time                         -2.003    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 compBlock/curWriteData1Reg0_reg[171]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@19.250ns period=38.500ns})
  Destination:            compBlock/curWriteData1Reg1_reg[171]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@19.250ns period=38.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.080ns (36.866%)  route 0.137ns (63.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.130ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Net Delay (Source):      1.161ns (routing 0.592ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.401ns (routing 0.670ns, distribution 0.731ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X23Y103        net (fo=4985, routed)        1.161     1.721    compBlock/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y103        FDRE (Prop_FDRE_C_Q)         0.080     1.801    compBlock/curWriteData1Reg0_reg[171]/Q
    SLICE_X27Y103        net (fo=1, unset)            0.137     1.938    compBlock/curWriteData1Reg0[171]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X27Y103        net (fo=4985, routed)        1.401     2.130    compBlock/clk_IBUF_BUFG
                         clock pessimism             -0.286     1.844    
    SLICE_X27Y103        FDRE (Hold_FDRE_C_D)         0.075     1.919    compBlock/curWriteData1Reg1_reg[171]
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 compBlock/conBlock/curWriteAddrDelay20_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@19.250ns period=38.500ns})
  Destination:            compBlock/conBlock/curWriteAddrDelay19_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@19.250ns period=38.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.080ns (43.478%)  route 0.104ns (56.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.179ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Net Delay (Source):      1.284ns (routing 0.592ns, distribution 0.692ns)
  Clock Net Delay (Destination): 1.450ns (routing 0.670ns, distribution 0.780ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X48Y120        net (fo=4985, routed)        1.284     1.844    compBlock/conBlock/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y120        FDRE (Prop_FDRE_C_Q)         0.080     1.924    compBlock/conBlock/curWriteAddrDelay20_reg[1]/Q
    SLICE_X48Y119        net (fo=1, unset)            0.104     2.028    compBlock/conBlock/curWriteAddrDelay20[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X48Y119        net (fo=4985, routed)        1.450     2.179    compBlock/conBlock/clk_IBUF_BUFG
                         clock pessimism             -0.247     1.932    
    SLICE_X48Y119        FDRE (Hold_FDRE_C_D)         0.076     2.008    compBlock/conBlock/curWriteAddrDelay19_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.008    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 compBlock/conBlock/leftWriteByteEn_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@19.250ns period=38.500ns})
  Destination:            compBlock/leftWriteByteEn0Reg0_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@19.250ns period=38.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.081ns (50.311%)  route 0.080ns (49.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.168ns
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Net Delay (Source):      1.238ns (routing 0.592ns, distribution 0.646ns)
  Clock Net Delay (Destination): 1.439ns (routing 0.670ns, distribution 0.769ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X40Y84         net (fo=4985, routed)        1.238     1.798    compBlock/conBlock/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y84         FDRE (Prop_FDRE_C_Q)         0.081     1.879    compBlock/conBlock/leftWriteByteEn_reg[9]/Q
    SLICE_X39Y84         net (fo=2, unset)            0.080     1.959    compBlock/leftWriteByteEnLU[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X39Y84         net (fo=4985, routed)        1.439     2.168    compBlock/clk_IBUF_BUFG
                         clock pessimism             -0.304     1.863    
    SLICE_X39Y84         FDSE (Hold_FDSE_C_D)         0.075     1.938    compBlock/leftWriteByteEn0Reg0_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 DTU/rdata_store/q_reg[210]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@19.250ns period=38.500ns})
  Destination:            compBlock/curWriteData1Reg0_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@19.250ns period=38.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.096ns (57.831%)  route 0.070ns (42.169%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Net Delay (Source):      1.151ns (routing 0.592ns, distribution 0.559ns)
  Clock Net Delay (Destination): 1.337ns (routing 0.670ns, distribution 0.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X19Y87         net (fo=4985, routed)        1.151     1.711    DTU/rdata_store/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y87         FDRE (Prop_FDRE_C_Q)         0.080     1.791    DTU/rdata_store/q_reg[210]/Q
    SLICE_X20Y87         net (fo=4, unset)            0.070     1.861    compBlock/PE0/I54[18]
    SLICE_X20Y87         LUT5 (Prop_LUT5_I0_O)        0.016     1.877    compBlock/PE0/curWriteData1Reg0[18]_i_1/O
    SLICE_X20Y87         net (fo=1, routed)           0.000     1.877    compBlock/n_189_PE0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X20Y87         net (fo=4985, routed)        1.337     2.066    compBlock/clk_IBUF_BUFG
                         clock pessimism             -0.286     1.779    
    SLICE_X20Y87         FDRE (Hold_FDRE_C_D)         0.077     1.856    compBlock/curWriteData1Reg0_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 DTU/rdata_store/q_reg[209]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@19.250ns period=38.500ns})
  Destination:            compBlock/curWriteData1Reg0_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@19.250ns period=38.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.096ns (58.537%)  route 0.068ns (41.463%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Net Delay (Source):      1.150ns (routing 0.592ns, distribution 0.558ns)
  Clock Net Delay (Destination): 1.336ns (routing 0.670ns, distribution 0.666ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X19Y88         net (fo=4985, routed)        1.150     1.710    DTU/rdata_store/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y88         FDRE (Prop_FDRE_C_Q)         0.080     1.790    DTU/rdata_store/q_reg[209]/Q
    SLICE_X20Y88         net (fo=4, unset)            0.068     1.858    compBlock/PE0/I54[17]
    SLICE_X20Y88         LUT5 (Prop_LUT5_I0_O)        0.016     1.874    compBlock/PE0/curWriteData1Reg0[17]_i_1/O
    SLICE_X20Y88         net (fo=1, routed)           0.000     1.874    compBlock/n_190_PE0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X20Y88         net (fo=4985, routed)        1.336     2.065    compBlock/clk_IBUF_BUFG
                         clock pessimism             -0.286     1.778    
    SLICE_X20Y88         FDRE (Hold_FDRE_C_D)         0.075     1.853    compBlock/curWriteData1Reg0_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 compBlock/PE5/MUL/y_out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@19.250ns period=38.500ns})
  Destination:            compBlock/PE5/mult_result_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@19.250ns period=38.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.080ns (49.080%)  route 0.083ns (50.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Net Delay (Source):      1.146ns (routing 0.592ns, distribution 0.554ns)
  Clock Net Delay (Destination): 1.333ns (routing 0.670ns, distribution 0.663ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X14Y98         net (fo=4985, routed)        1.146     1.706    compBlock/PE5/MUL/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y98         FDRE (Prop_FDRE_C_Q)         0.080     1.786    compBlock/PE5/MUL/y_out_reg[17]/Q
    SLICE_X15Y98         net (fo=1, unset)            0.083     1.869    compBlock/PE5/mult_comp_result[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X15Y98         net (fo=4985, routed)        1.333     2.062    compBlock/PE5/clk_IBUF_BUFG
                         clock pessimism             -0.287     1.775    
    SLICE_X15Y98         FDRE (Hold_FDRE_C_D)         0.073     1.848    compBlock/PE5/mult_result_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 compBlock/conBlock/byteEn_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@19.250ns period=38.500ns})
  Destination:            compBlock/conBlock/writeByteEnDelay17_reg[30]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@19.250ns period=38.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.081ns (32.143%)  route 0.171ns (67.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Net Delay (Source):      1.251ns (routing 0.592ns, distribution 0.659ns)
  Clock Net Delay (Destination): 1.458ns (routing 0.670ns, distribution 0.788ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X42Y108        net (fo=4985, routed)        1.251     1.811    compBlock/conBlock/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y108        FDRE (Prop_FDRE_C_Q)         0.081     1.892    compBlock/conBlock/byteEn_reg[30]/Q
    SLICE_X43Y104        net (fo=3, unset)            0.171     2.063    compBlock/conBlock/byteEn[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X43Y104        net (fo=4985, routed)        1.458     2.187    compBlock/conBlock/clk_IBUF_BUFG
                         clock pessimism             -0.304     1.883    
    SLICE_X43Y104        SRL16E (Hold_SRL16E_CLK_D)
                                                      0.159     2.042    compBlock/conBlock/writeByteEnDelay17_reg[30]_srl15
  -------------------------------------------------------------------
                         required time                         -2.042    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 compBlock/conBlock/curReadAddrDelay4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@19.250ns period=38.500ns})
  Destination:            compBlock/conBlock/curReadAddrDelay3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@19.250ns period=38.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.081ns (47.929%)  route 0.088ns (52.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Net Delay (Source):      1.250ns (routing 0.592ns, distribution 0.658ns)
  Clock Net Delay (Destination): 1.456ns (routing 0.670ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X39Y109        net (fo=4985, routed)        1.250     1.810    compBlock/conBlock/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y109        FDRE (Prop_FDRE_C_Q)         0.081     1.891    compBlock/conBlock/curReadAddrDelay4_reg[2]/Q
    SLICE_X40Y109        net (fo=1, unset)            0.088     1.979    compBlock/conBlock/curReadAddrDelay4[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X40Y109        net (fo=4985, routed)        1.456     2.185    compBlock/conBlock/clk_IBUF_BUFG
                         clock pessimism             -0.304     1.881    
    SLICE_X40Y109        FDRE (Hold_FDRE_C_D)         0.077     1.958    compBlock/conBlock/curReadAddrDelay3_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 DTU/rdata_store/q_reg[189]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@19.250ns period=38.500ns})
  Destination:            compBlock/curWriteData0Reg0_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@19.250ns period=38.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.095ns (58.642%)  route 0.067ns (41.358%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Net Delay (Source):      1.226ns (routing 0.592ns, distribution 0.634ns)
  Clock Net Delay (Destination): 1.426ns (routing 0.670ns, distribution 0.756ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X35Y91         net (fo=4985, routed)        1.226     1.786    DTU/rdata_store/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDRE (Prop_FDRE_C_Q)         0.080     1.866    DTU/rdata_store/q_reg[189]/Q
    SLICE_X34Y91         net (fo=4, unset)            0.067     1.933    compBlock/PE3/I54[29]
    SLICE_X34Y91         LUT5 (Prop_LUT5_I4_O)        0.015     1.948    compBlock/PE3/curWriteData0Reg0[125]_i_1/O
    SLICE_X34Y91         net (fo=1, routed)           0.000     1.948    compBlock/n_13_PE3
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X34Y91         net (fo=4985, routed)        1.426     2.155    compBlock/clk_IBUF_BUFG
                         clock pessimism             -0.305     1.850    
    SLICE_X34Y91         FDRE (Hold_FDRE_C_D)         0.075     1.925    compBlock/curWriteData0Reg0_reg[125]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 compBlock/curWriteData1Reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@19.250ns period=38.500ns})
  Destination:            compBlock/curWriteData1Reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@19.250ns period=38.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.080ns (45.714%)  route 0.095ns (54.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Net Delay (Source):      1.148ns (routing 0.592ns, distribution 0.556ns)
  Clock Net Delay (Destination): 1.339ns (routing 0.670ns, distribution 0.669ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X23Y87         net (fo=4985, routed)        1.148     1.708    compBlock/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y87         FDRE (Prop_FDRE_C_Q)         0.080     1.788    compBlock/curWriteData1Reg0_reg[0]/Q
    SLICE_X22Y87         net (fo=1, unset)            0.095     1.883    compBlock/curWriteData1Reg0[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X22Y87         net (fo=4985, routed)        1.339     2.068    compBlock/clk_IBUF_BUFG
                         clock pessimism             -0.286     1.781    
    SLICE_X22Y87         FDRE (Hold_FDRE_C_D)         0.078     1.859    compBlock/curWriteData1Reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 compBlock/conBlock/curWriteAddrDelay29_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@19.250ns period=38.500ns})
  Destination:            compBlock/conBlock/curWriteAddrDelay28_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@19.250ns period=38.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.080ns (32.653%)  route 0.165ns (67.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Net Delay (Source):      1.257ns (routing 0.592ns, distribution 0.665ns)
  Clock Net Delay (Destination): 1.479ns (routing 0.670ns, distribution 0.809ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X47Y117        net (fo=4985, routed)        1.257     1.817    compBlock/conBlock/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y117        FDRE (Prop_FDRE_C_Q)         0.080     1.897    compBlock/conBlock/curWriteAddrDelay29_reg[2]/Q
    SLICE_X48Y120        net (fo=1, unset)            0.165     2.062    compBlock/conBlock/curWriteAddrDelay29[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X48Y120        net (fo=4985, routed)        1.479     2.208    compBlock/conBlock/clk_IBUF_BUFG
                         clock pessimism             -0.247     1.961    
    SLICE_X48Y120        FDRE (Hold_FDRE_C_D)         0.077     2.038    compBlock/conBlock/curWriteAddrDelay28_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.038    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 compBlock/conBlock/nextTopIdxCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@19.250ns period=38.500ns})
  Destination:            compBlock/conBlock/topWriteAddrDelay6_reg[1]_srl26/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@19.250ns period=38.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.080ns (39.604%)  route 0.122ns (60.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Net Delay (Source):      1.256ns (routing 0.592ns, distribution 0.664ns)
  Clock Net Delay (Destination): 1.456ns (routing 0.670ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X41Y108        net (fo=4985, routed)        1.256     1.816    compBlock/conBlock/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y108        FDRE (Prop_FDRE_C_Q)         0.080     1.896    compBlock/conBlock/nextTopIdxCounter_reg[1]/Q
    SLICE_X40Y108        net (fo=9, unset)            0.122     2.018    compBlock/conBlock/nextTopIdxCounter[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X40Y108        net (fo=4985, routed)        1.456     2.185    compBlock/conBlock/clk_IBUF_BUFG
                         clock pessimism             -0.351     1.833    
    SLICE_X40Y108        SRLC32E (Hold_SRLC32E_CLK_D)
                                                      0.159     1.992    compBlock/conBlock/topWriteAddrDelay6_reg[1]_srl26
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 compBlock/conBlock/nextTopIdxCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@19.250ns period=38.500ns})
  Destination:            compBlock/conBlock/topWriteAddrDelay6_reg[3]_srl26/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@19.250ns period=38.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.080ns (39.604%)  route 0.122ns (60.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.186ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Net Delay (Source):      1.257ns (routing 0.592ns, distribution 0.665ns)
  Clock Net Delay (Destination): 1.457ns (routing 0.670ns, distribution 0.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X41Y111        net (fo=4985, routed)        1.257     1.817    compBlock/conBlock/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDRE (Prop_FDRE_C_Q)         0.080     1.897    compBlock/conBlock/nextTopIdxCounter_reg[3]/Q
    SLICE_X40Y111        net (fo=7, unset)            0.122     2.019    compBlock/conBlock/nextTopIdxCounter[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X40Y111        net (fo=4985, routed)        1.457     2.186    compBlock/conBlock/clk_IBUF_BUFG
                         clock pessimism             -0.351     1.834    
    SLICE_X40Y111        SRLC32E (Hold_SRLC32E_CLK_D)
                                                      0.159     1.993    compBlock/conBlock/topWriteAddrDelay6_reg[3]_srl26
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 compBlock/conBlock/curWriteSel_reg__0_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@19.250ns period=38.500ns})
  Destination:            compBlock/curWriteData1Reg0_reg[231]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@19.250ns period=38.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.096ns (76.800%)  route 0.029ns (23.200%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.150ns
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Net Delay (Source):      1.238ns (routing 0.592ns, distribution 0.646ns)
  Clock Net Delay (Destination): 1.421ns (routing 0.670ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X34Y101        net (fo=4985, routed)        1.238     1.798    compBlock/conBlock/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y101        FDRE (Prop_FDRE_C_Q)         0.081     1.879    compBlock/conBlock/curWriteSel_reg__0_rep__8/Q
    SLICE_X34Y100        net (fo=80, unset)           0.029     1.908    compBlock/PE7/I2
    SLICE_X34Y100        LUT5 (Prop_LUT5_I3_O)        0.015     1.923    compBlock/PE7/curWriteData1Reg0[231]_i_1/O
    SLICE_X34Y100        net (fo=1, routed)           0.000     1.923    compBlock/n_168_PE7
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X34Y100        net (fo=4985, routed)        1.421     2.150    compBlock/clk_IBUF_BUFG
                         clock pessimism             -0.328     1.822    
    SLICE_X34Y100        FDRE (Hold_FDRE_C_D)         0.075     1.897    compBlock/curWriteData1Reg0_reg[231]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.026    




