# //  Questa Sim-64
# //  Version 2024.1 win64 Feb  1 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
do run.do
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 21:17:08 on Nov 19,2025
# vlog -reportprogress 300 list.svh "+acc=rn" "+incdir+C:/uvm-1.2/src" "+define+ETH_WISHBONE_B3" "+define+PHY_MODE_100MBPS" 
# -- Compiling package uvm_pkg
# ** Warning: list.svh(3): (vlog-13233) Design unit "list_svh_unit" already exists and will be overwritten. Design unit compiled with different set of options.
# -- Compiling package list_svh_unit
# -- Importing package uvm_pkg
# -- Compiling module eth_clockgen
# -- Compiling module eth_cop
# -- Compiling module eth_crc
# -- Compiling module eth_fifo
# -- Compiling module eth_maccontrol
# -- Compiling module eth_macstatus
# -- Compiling module eth_miim
# -- Compiling module eth_outputcontrol
# -- Compiling module eth_random
# -- Compiling module eth_receivecontrol
# -- Compiling module eth_register
# -- Compiling module eth_registers
# -- Compiling module eth_rxaddrcheck
# -- Compiling module eth_rxcounters
# -- Compiling module eth_rxethmac
# -- Compiling module eth_rxstatem
# -- Compiling module eth_shiftreg
# -- Compiling module eth_spram_256x32
# -- Compiling module eth_top
# -- Compiling module eth_transmitcontrol
# -- Compiling module eth_txcounters
# -- Compiling module eth_txethmac
# -- Compiling module eth_txstatem
# -- Compiling module eth_wishbone
# -- Compiling module ethmac
# -- Compiling interface proc_intf
# -- Compiling interface mem_intf
# -- Compiling interface tx_intf
# -- Compiling interface rx_intf
# -- Compiling interface miim_intf
# -- Compiling module top
# 
# Top level modules:
# 	eth_cop
# 	eth_top
# 	top
# End time: 21:17:11 on Nov 19,2025, Elapsed time: 0:00:03
# Errors: 0, Warnings: 1
# vsim top -sv_lib C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi 
# Start time: 21:17:11 on Nov 19,2025
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_6948\win64_cl-19.44.35217\export_tramp.dll
# ** Note: (vsim-3812) Design is being optimized...
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# different random seeds from your non-debug simulations.
# Loading sv_std.std
# Loading work.proc_intf(fast)
# Loading work.mem_intf(fast)
# Loading work.tx_intf(fast)
# Loading work.rx_intf(fast)
# Loading work.miim_intf(fast)
# Loading work.uvm_pkg(fast)
# Loading work.list_svh_unit(fast)
# Loading work.top(fast)
# Loading work.proc_intf(fast__2)
# Loading work.mem_intf(fast__2)
# Loading work.tx_intf(fast__2)
# Loading work.rx_intf(fast__2)
# Loading work.miim_intf(fast__1)
# Loading work.ethmac(fast)
# Loading work.eth_miim(fast)
# Loading work.eth_clockgen(fast)
# Loading work.eth_shiftreg(fast)
# Loading work.eth_outputcontrol(fast)
# Loading work.eth_registers(fast)
# Loading work.eth_register(fast)
# Loading work.eth_register(fast__1)
# Loading work.eth_register(fast__2)
# Loading work.eth_register(fast__3)
# Loading work.eth_register(fast__4)
# Loading work.eth_register(fast__5)
# Loading work.eth_register(fast__6)
# Loading work.eth_register(fast__7)
# Loading work.eth_register(fast__8)
# Loading work.eth_register(fast__9)
# Loading work.eth_register(fast__10)
# Loading work.eth_register(fast__11)
# Loading work.eth_register(fast__12)
# Loading work.eth_register(fast__13)
# Loading work.eth_register(fast__14)
# Loading work.eth_maccontrol(fast)
# Loading work.eth_receivecontrol(fast)
# Loading work.eth_transmitcontrol(fast)
# Loading work.eth_txethmac(fast)
# Loading work.eth_txcounters(fast)
# Loading work.eth_txstatem(fast)
# Loading work.eth_crc(fast)
# Loading work.eth_random(fast)
# Loading work.eth_rxethmac(fast)
# Loading work.eth_rxstatem(fast)
# Loading work.eth_rxcounters(fast)
# Loading work.eth_rxaddrcheck(fast)
# Loading work.eth_wishbone(fast)
# Loading work.eth_spram_256x32(fast)
# Loading work.eth_fifo(fast)
# Loading work.eth_macstatus(fast)
# Compiling C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_6948\win64_cl-19.44.35217\exportwrapper.c
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_6948\win64_cl-19.44.35217\vsim_auto_compile.dll
# Loading C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi.dll
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: arpit  Hostname: JEDI  ProcessID: 25936
#           Attempting to use alternate WLF file "./wlft2wswia".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft2wswia
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
# ----------------------------------------------------------------
# UVM-1.2
# (C) 2007-2014 Mentor Graphics Corporation
# (C) 2007-2014 Cadence Design Systems, Inc.
# (C) 2006-2014 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# (C) 2013-2014 NVIDIA Corporation
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO @ 0: reporter [RNTST] Running test mac_tx_rx_test...
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(579) @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               mac_tx_rx_test          -     @355 
#   env                      mac_env                 -     @368 
#     mac_sbd_i              mac_sbd                 -     @422 
#       imp_mem              uvm_analysis_imp_mem    -     @431 
#       imp_rx               uvm_analysis_imp_rx     -     @451 
#       imp_tx               uvm_analysis_imp_tx     -     @441 
#     mem_agent_i            mem_agent               -     @413 
#       mem_model_i          mem_model               -     @461 
#       mon                  mem_mon                 -     @470 
#         ap_port            uvm_analysis_port       -     @480 
#     miim_agent_i           miim_agent              -     @404 
#     proc_agent_i           proc_agent              -     @377 
#       drv                  proc_drv                -     @492 
#         rsp_port           uvm_analysis_port       -     @511 
#         seq_item_port      uvm_seq_item_pull_port  -     @501 
#       sqr                  uvm_sequencer           -     @521 
#         rsp_export         uvm_analysis_export     -     @530 
#         seq_item_export    uvm_seq_item_pull_imp   -     @648 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     rx_agent_i             rx_agent                -     @395 
#       drv                  rx_drv                  -     @664 
#         rsp_port           uvm_analysis_port       -     @683 
#         seq_item_port      uvm_seq_item_pull_port  -     @673 
#       mon                  rx_mon                  -     @830 
#         ap_port            uvm_analysis_port       -     @840 
#       sqr                  uvm_sequencer           -     @693 
#         rsp_export         uvm_analysis_export     -     @702 
#         seq_item_export    uvm_seq_item_pull_imp   -     @820 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     tx_agent_i             tx_agent                -     @386 
#       mon                  tx_mon                  -     @856 
#         ap_port            uvm_analysis_port       -     @865 
# --------------------------------------------------------------
# 
# UVM_INFO C:/uvm-1.2/src/base/uvm_objection.svh(1270) @ 23415: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO ../top/test_lib.sv(24) @ 23415: uvm_test_top [STATUS] mac_tx_rx_test TEST PASSING
# UVM_INFO C:/uvm-1.2/src/base/uvm_report_server.svh(847) @ 23415: reporter [UVM/REPORT/SERVER] 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    5
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [RNTST]     1
# [STATUS]     1
# [TEST_DONE]     1
# [UVM/RELNOTES]     1
# [UVMTOP]     1
# 
# ** Note: $finish    : C:/uvm-1.2/src/base/uvm_root.svh(517)
#    Time: 23415 ns  Iteration: 67  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/uvm-1.2/src/base/uvm_root.svh line 517
do run.do
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 21:21:48 on Nov 19,2025
# vlog -reportprogress 300 list.svh "+acc=rn" "+incdir+C:/uvm-1.2/src" "+define+ETH_WISHBONE_B3" 
# -- Compiling package uvm_pkg
# ** Warning: list.svh(3): (vlog-13233) Design unit "list_svh_unit" already exists and will be overwritten. Design unit compiled with different set of options.
# -- Compiling package list_svh_unit
# -- Importing package uvm_pkg
# -- Compiling module eth_clockgen
# -- Compiling module eth_cop
# -- Compiling module eth_crc
# -- Compiling module eth_fifo
# -- Compiling module eth_maccontrol
# -- Compiling module eth_macstatus
# -- Compiling module eth_miim
# -- Compiling module eth_outputcontrol
# -- Compiling module eth_random
# -- Compiling module eth_receivecontrol
# -- Compiling module eth_register
# -- Compiling module eth_registers
# -- Compiling module eth_rxaddrcheck
# -- Compiling module eth_rxcounters
# -- Compiling module eth_rxethmac
# -- Compiling module eth_rxstatem
# -- Compiling module eth_shiftreg
# -- Compiling module eth_spram_256x32
# -- Compiling module eth_top
# -- Compiling module eth_transmitcontrol
# -- Compiling module eth_txcounters
# -- Compiling module eth_txethmac
# -- Compiling module eth_txstatem
# -- Compiling module eth_wishbone
# -- Compiling module ethmac
# -- Compiling interface proc_intf
# -- Compiling interface mem_intf
# -- Compiling interface tx_intf
# -- Compiling interface rx_intf
# -- Compiling interface miim_intf
# -- Compiling module top
# 
# Top level modules:
# 	eth_cop
# 	eth_top
# 	top
# End time: 21:21:49 on Nov 19,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# End time: 21:21:50 on Nov 19,2025, Elapsed time: 0:04:39
# Errors: 0, Warnings: 3
# vsim top -sv_lib C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi 
# Start time: 21:21:50 on Nov 19,2025
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_24564\win64_cl-19.44.35217\export_tramp.dll
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# different random seeds from your non-debug simulations.
# Loading sv_std.std
# Loading work.proc_intf(fast)
# Loading work.mem_intf(fast)
# Loading work.tx_intf(fast)
# Loading work.rx_intf(fast)
# Loading work.miim_intf(fast)
# Loading work.uvm_pkg(fast)
# Loading work.list_svh_unit(fast)
# Loading work.top(fast)
# Loading work.proc_intf(fast__2)
# Loading work.mem_intf(fast__2)
# Loading work.tx_intf(fast__2)
# Loading work.rx_intf(fast__2)
# Loading work.miim_intf(fast__1)
# Loading work.ethmac(fast)
# Loading work.eth_miim(fast)
# Loading work.eth_clockgen(fast)
# Loading work.eth_shiftreg(fast)
# Loading work.eth_outputcontrol(fast)
# Loading work.eth_registers(fast)
# Loading work.eth_register(fast)
# Loading work.eth_register(fast__1)
# Loading work.eth_register(fast__2)
# Loading work.eth_register(fast__3)
# Loading work.eth_register(fast__4)
# Loading work.eth_register(fast__5)
# Loading work.eth_register(fast__6)
# Loading work.eth_register(fast__7)
# Loading work.eth_register(fast__8)
# Loading work.eth_register(fast__9)
# Loading work.eth_register(fast__10)
# Loading work.eth_register(fast__11)
# Loading work.eth_register(fast__12)
# Loading work.eth_register(fast__13)
# Loading work.eth_register(fast__14)
# Loading work.eth_maccontrol(fast)
# Loading work.eth_receivecontrol(fast)
# Loading work.eth_transmitcontrol(fast)
# Loading work.eth_txethmac(fast)
# Loading work.eth_txcounters(fast)
# Loading work.eth_txstatem(fast)
# Loading work.eth_crc(fast)
# Loading work.eth_random(fast)
# Loading work.eth_rxethmac(fast)
# Loading work.eth_rxstatem(fast)
# Loading work.eth_rxcounters(fast)
# Loading work.eth_rxaddrcheck(fast)
# Loading work.eth_wishbone(fast)
# Loading work.eth_spram_256x32(fast)
# Loading work.eth_fifo(fast)
# Loading work.eth_macstatus(fast)
# Compiling C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_24564\win64_cl-19.44.35217\exportwrapper.c
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_24564\win64_cl-19.44.35217\vsim_auto_compile.dll
# Loading C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi.dll
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: arpit  Hostname: JEDI  ProcessID: 25936
#           Attempting to use alternate WLF file "./wlft2zbc57".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft2zbc57
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
# ----------------------------------------------------------------
# UVM-1.2
# (C) 2007-2014 Mentor Graphics Corporation
# (C) 2007-2014 Cadence Design Systems, Inc.
# (C) 2006-2014 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# (C) 2013-2014 NVIDIA Corporation
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO @ 0: reporter [RNTST] Running test mac_tx_rx_test...
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(579) @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               mac_tx_rx_test          -     @355 
#   env                      mac_env                 -     @368 
#     mac_sbd_i              mac_sbd                 -     @422 
#       imp_mem              uvm_analysis_imp_mem    -     @431 
#       imp_rx               uvm_analysis_imp_rx     -     @451 
#       imp_tx               uvm_analysis_imp_tx     -     @441 
#     mem_agent_i            mem_agent               -     @413 
#       mem_model_i          mem_model               -     @461 
#       mon                  mem_mon                 -     @470 
#         ap_port            uvm_analysis_port       -     @480 
#     miim_agent_i           miim_agent              -     @404 
#     proc_agent_i           proc_agent              -     @377 
#       drv                  proc_drv                -     @492 
#         rsp_port           uvm_analysis_port       -     @511 
#         seq_item_port      uvm_seq_item_pull_port  -     @501 
#       sqr                  uvm_sequencer           -     @521 
#         rsp_export         uvm_analysis_export     -     @530 
#         seq_item_export    uvm_seq_item_pull_imp   -     @648 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     rx_agent_i             rx_agent                -     @395 
#       drv                  rx_drv                  -     @664 
#         rsp_port           uvm_analysis_port       -     @683 
#         seq_item_port      uvm_seq_item_pull_port  -     @673 
#       mon                  rx_mon                  -     @830 
#         ap_port            uvm_analysis_port       -     @840 
#       sqr                  uvm_sequencer           -     @693 
#         rsp_export         uvm_analysis_export     -     @702 
#         seq_item_export    uvm_seq_item_pull_imp   -     @820 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     tx_agent_i             tx_agent                -     @386 
#       mon                  tx_mon                  -     @856 
#         ap_port            uvm_analysis_port       -     @865 
# --------------------------------------------------------------
# 
# UVM_INFO C:/uvm-1.2/src/base/uvm_objection.svh(1270) @ 223775: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO ../top/test_lib.sv(24) @ 223775: uvm_test_top [STATUS] mac_tx_rx_test TEST PASSING
# UVM_INFO C:/uvm-1.2/src/base/uvm_report_server.svh(847) @ 223775: reporter [UVM/REPORT/SERVER] 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    5
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [RNTST]     1
# [STATUS]     1
# [TEST_DONE]     1
# [UVM/RELNOTES]     1
# [UVMTOP]     1
# 
# ** Note: $finish    : C:/uvm-1.2/src/base/uvm_root.svh(517)
#    Time: 223775 ns  Iteration: 67  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/uvm-1.2/src/base/uvm_root.svh line 517
do run.do
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 21:25:27 on Nov 19,2025
# vlog -reportprogress 300 list.svh "+acc=rn" "+incdir+C:/uvm-1.2/src" "+define+ETH_WISHBONE_B3" 
# -- Compiling package uvm_pkg
# -- Compiling package list_svh_unit
# -- Importing package uvm_pkg
# -- Compiling module eth_clockgen
# -- Compiling module eth_cop
# -- Compiling module eth_crc
# -- Compiling module eth_fifo
# -- Compiling module eth_maccontrol
# -- Compiling module eth_macstatus
# -- Compiling module eth_miim
# -- Compiling module eth_outputcontrol
# -- Compiling module eth_random
# -- Compiling module eth_receivecontrol
# -- Compiling module eth_register
# -- Compiling module eth_registers
# -- Compiling module eth_rxaddrcheck
# -- Compiling module eth_rxcounters
# -- Compiling module eth_rxethmac
# -- Compiling module eth_rxstatem
# -- Compiling module eth_shiftreg
# -- Compiling module eth_spram_256x32
# -- Compiling module eth_top
# -- Compiling module eth_transmitcontrol
# -- Compiling module eth_txcounters
# -- Compiling module eth_txethmac
# -- Compiling module eth_txstatem
# -- Compiling module eth_wishbone
# -- Compiling module ethmac
# -- Compiling interface proc_intf
# -- Compiling interface mem_intf
# -- Compiling interface tx_intf
# -- Compiling interface rx_intf
# -- Compiling interface miim_intf
# -- Compiling module top
# 
# Top level modules:
# 	eth_cop
# 	eth_top
# 	top
# End time: 21:25:28 on Nov 19,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 21:25:28 on Nov 19,2025, Elapsed time: 0:03:38
# Errors: 0, Warnings: 3
# vsim top -sv_lib C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi 
# Start time: 21:25:28 on Nov 19,2025
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_23748\win64_cl-19.44.35217\export_tramp.dll
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# different random seeds from your non-debug simulations.
# Loading sv_std.std
# Loading work.proc_intf(fast)
# Loading work.mem_intf(fast)
# Loading work.tx_intf(fast)
# Loading work.rx_intf(fast)
# Loading work.miim_intf(fast)
# Loading work.uvm_pkg(fast)
# Loading work.list_svh_unit(fast)
# Loading work.top(fast)
# Loading work.proc_intf(fast__2)
# Loading work.mem_intf(fast__2)
# Loading work.tx_intf(fast__2)
# Loading work.rx_intf(fast__2)
# Loading work.miim_intf(fast__1)
# Loading work.ethmac(fast)
# Loading work.eth_miim(fast)
# Loading work.eth_clockgen(fast)
# Loading work.eth_shiftreg(fast)
# Loading work.eth_outputcontrol(fast)
# Loading work.eth_registers(fast)
# Loading work.eth_register(fast)
# Loading work.eth_register(fast__1)
# Loading work.eth_register(fast__2)
# Loading work.eth_register(fast__3)
# Loading work.eth_register(fast__4)
# Loading work.eth_register(fast__5)
# Loading work.eth_register(fast__6)
# Loading work.eth_register(fast__7)
# Loading work.eth_register(fast__8)
# Loading work.eth_register(fast__9)
# Loading work.eth_register(fast__10)
# Loading work.eth_register(fast__11)
# Loading work.eth_register(fast__12)
# Loading work.eth_register(fast__13)
# Loading work.eth_register(fast__14)
# Loading work.eth_maccontrol(fast)
# Loading work.eth_receivecontrol(fast)
# Loading work.eth_transmitcontrol(fast)
# Loading work.eth_txethmac(fast)
# Loading work.eth_txcounters(fast)
# Loading work.eth_txstatem(fast)
# Loading work.eth_crc(fast)
# Loading work.eth_random(fast)
# Loading work.eth_rxethmac(fast)
# Loading work.eth_rxstatem(fast)
# Loading work.eth_rxcounters(fast)
# Loading work.eth_rxaddrcheck(fast)
# Loading work.eth_wishbone(fast)
# Loading work.eth_spram_256x32(fast)
# Loading work.eth_fifo(fast)
# Loading work.eth_macstatus(fast)
# Compiling C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_23748\win64_cl-19.44.35217\exportwrapper.c
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_23748\win64_cl-19.44.35217\vsim_auto_compile.dll
# Loading C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi.dll
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: arpit  Hostname: JEDI  ProcessID: 25936
#           Attempting to use alternate WLF file "./wlftieteem".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftieteem
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
# ----------------------------------------------------------------
# UVM-1.2
# (C) 2007-2014 Mentor Graphics Corporation
# (C) 2007-2014 Cadence Design Systems, Inc.
# (C) 2006-2014 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# (C) 2013-2014 NVIDIA Corporation
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO @ 0: reporter [RNTST] Running test mac_tx_rx_test...
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(579) @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               mac_tx_rx_test          -     @355 
#   env                      mac_env                 -     @368 
#     mac_sbd_i              mac_sbd                 -     @422 
#       imp_mem              uvm_analysis_imp_mem    -     @431 
#       imp_rx               uvm_analysis_imp_rx     -     @451 
#       imp_tx               uvm_analysis_imp_tx     -     @441 
#     mem_agent_i            mem_agent               -     @413 
#       mem_model_i          mem_model               -     @461 
#       mon                  mem_mon                 -     @470 
#         ap_port            uvm_analysis_port       -     @480 
#     miim_agent_i           miim_agent              -     @404 
#     proc_agent_i           proc_agent              -     @377 
#       drv                  proc_drv                -     @492 
#         rsp_port           uvm_analysis_port       -     @511 
#         seq_item_port      uvm_seq_item_pull_port  -     @501 
#       sqr                  uvm_sequencer           -     @521 
#         rsp_export         uvm_analysis_export     -     @530 
#         seq_item_export    uvm_seq_item_pull_imp   -     @648 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     rx_agent_i             rx_agent                -     @395 
#       drv                  rx_drv                  -     @664 
#         rsp_port           uvm_analysis_port       -     @683 
#         seq_item_port      uvm_seq_item_pull_port  -     @673 
#       mon                  rx_mon                  -     @830 
#         ap_port            uvm_analysis_port       -     @840 
#       sqr                  uvm_sequencer           -     @693 
#         rsp_export         uvm_analysis_export     -     @702 
#         seq_item_export    uvm_seq_item_pull_imp   -     @820 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     tx_agent_i             tx_agent                -     @386 
#       mon                  tx_mon                  -     @856 
#         ap_port            uvm_analysis_port       -     @865 
# --------------------------------------------------------------
# 
# UVM_INFO C:/uvm-1.2/src/base/uvm_objection.svh(1270) @ 223775: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO ../top/test_lib.sv(24) @ 223775: uvm_test_top [STATUS] mac_tx_rx_test TEST PASSING
# UVM_INFO C:/uvm-1.2/src/base/uvm_report_server.svh(847) @ 223775: reporter [UVM/REPORT/SERVER] 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    5
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [RNTST]     1
# [STATUS]     1
# [TEST_DONE]     1
# [UVM/RELNOTES]     1
# [UVMTOP]     1
# 
# ** Note: $finish    : C:/uvm-1.2/src/base/uvm_root.svh(517)
#    Time: 223775 ns  Iteration: 67  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/uvm-1.2/src/base/uvm_root.svh line 517
do run.do
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 21:32:58 on Nov 19,2025
# vlog -reportprogress 300 list.svh "+acc=rn" "+incdir+C:/uvm-1.2/src" "+define+ETH_WISHBONE_B3" "+define+PHY_MODE_100MBPS" 
# -- Compiling package uvm_pkg
# ** Warning: list.svh(3): (vlog-13233) Design unit "list_svh_unit" already exists and will be overwritten. Design unit compiled with different set of options.
# -- Compiling package list_svh_unit
# -- Importing package uvm_pkg
# -- Compiling module eth_clockgen
# -- Compiling module eth_cop
# -- Compiling module eth_crc
# -- Compiling module eth_fifo
# -- Compiling module eth_maccontrol
# -- Compiling module eth_macstatus
# -- Compiling module eth_miim
# -- Compiling module eth_outputcontrol
# -- Compiling module eth_random
# -- Compiling module eth_receivecontrol
# -- Compiling module eth_register
# -- Compiling module eth_registers
# -- Compiling module eth_rxaddrcheck
# -- Compiling module eth_rxcounters
# -- Compiling module eth_rxethmac
# -- Compiling module eth_rxstatem
# -- Compiling module eth_shiftreg
# -- Compiling module eth_spram_256x32
# -- Compiling module eth_top
# -- Compiling module eth_transmitcontrol
# -- Compiling module eth_txcounters
# -- Compiling module eth_txethmac
# -- Compiling module eth_txstatem
# -- Compiling module eth_wishbone
# -- Compiling module ethmac
# -- Compiling interface proc_intf
# -- Compiling interface mem_intf
# -- Compiling interface tx_intf
# -- Compiling interface rx_intf
# -- Compiling interface miim_intf
# -- Compiling module top
# 
# Top level modules:
# 	eth_cop
# 	eth_top
# 	top
# End time: 21:32:59 on Nov 19,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# End time: 21:32:59 on Nov 19,2025, Elapsed time: 0:07:31
# Errors: 0, Warnings: 3
# vsim top -sv_lib C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi 
# Start time: 21:32:59 on Nov 19,2025
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_16740\win64_cl-19.44.35217\export_tramp.dll
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# different random seeds from your non-debug simulations.
# Loading sv_std.std
# Loading work.proc_intf(fast)
# Loading work.mem_intf(fast)
# Loading work.tx_intf(fast)
# Loading work.rx_intf(fast)
# Loading work.miim_intf(fast)
# Loading work.uvm_pkg(fast)
# Loading work.list_svh_unit(fast)
# Loading work.top(fast)
# Loading work.proc_intf(fast__2)
# Loading work.mem_intf(fast__2)
# Loading work.tx_intf(fast__2)
# Loading work.rx_intf(fast__2)
# Loading work.miim_intf(fast__1)
# Loading work.ethmac(fast)
# Loading work.eth_miim(fast)
# Loading work.eth_clockgen(fast)
# Loading work.eth_shiftreg(fast)
# Loading work.eth_outputcontrol(fast)
# Loading work.eth_registers(fast)
# Loading work.eth_register(fast)
# Loading work.eth_register(fast__1)
# Loading work.eth_register(fast__2)
# Loading work.eth_register(fast__3)
# Loading work.eth_register(fast__4)
# Loading work.eth_register(fast__5)
# Loading work.eth_register(fast__6)
# Loading work.eth_register(fast__7)
# Loading work.eth_register(fast__8)
# Loading work.eth_register(fast__9)
# Loading work.eth_register(fast__10)
# Loading work.eth_register(fast__11)
# Loading work.eth_register(fast__12)
# Loading work.eth_register(fast__13)
# Loading work.eth_register(fast__14)
# Loading work.eth_maccontrol(fast)
# Loading work.eth_receivecontrol(fast)
# Loading work.eth_transmitcontrol(fast)
# Loading work.eth_txethmac(fast)
# Loading work.eth_txcounters(fast)
# Loading work.eth_txstatem(fast)
# Loading work.eth_crc(fast)
# Loading work.eth_random(fast)
# Loading work.eth_rxethmac(fast)
# Loading work.eth_rxstatem(fast)
# Loading work.eth_rxcounters(fast)
# Loading work.eth_rxaddrcheck(fast)
# Loading work.eth_wishbone(fast)
# Loading work.eth_spram_256x32(fast)
# Loading work.eth_fifo(fast)
# Loading work.eth_macstatus(fast)
# Compiling C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_16740\win64_cl-19.44.35217\exportwrapper.c
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_16740\win64_cl-19.44.35217\vsim_auto_compile.dll
# Loading C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi.dll
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: arpit  Hostname: JEDI  ProcessID: 25936
#           Attempting to use alternate WLF file "./wlftmdde1x".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftmdde1x
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
# ----------------------------------------------------------------
# UVM-1.2
# (C) 2007-2014 Mentor Graphics Corporation
# (C) 2007-2014 Cadence Design Systems, Inc.
# (C) 2006-2014 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# (C) 2013-2014 NVIDIA Corporation
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO @ 0: reporter [RNTST] Running test mac_tx_rx_test...
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(579) @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               mac_tx_rx_test          -     @355 
#   env                      mac_env                 -     @368 
#     mac_sbd_i              mac_sbd                 -     @422 
#       imp_mem              uvm_analysis_imp_mem    -     @431 
#       imp_rx               uvm_analysis_imp_rx     -     @451 
#       imp_tx               uvm_analysis_imp_tx     -     @441 
#     mem_agent_i            mem_agent               -     @413 
#       mem_model_i          mem_model               -     @461 
#       mon                  mem_mon                 -     @470 
#         ap_port            uvm_analysis_port       -     @480 
#     miim_agent_i           miim_agent              -     @404 
#     proc_agent_i           proc_agent              -     @377 
#       drv                  proc_drv                -     @492 
#         rsp_port           uvm_analysis_port       -     @511 
#         seq_item_port      uvm_seq_item_pull_port  -     @501 
#       sqr                  uvm_sequencer           -     @521 
#         rsp_export         uvm_analysis_export     -     @530 
#         seq_item_export    uvm_seq_item_pull_imp   -     @648 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     rx_agent_i             rx_agent                -     @395 
#       drv                  rx_drv                  -     @664 
#         rsp_port           uvm_analysis_port       -     @683 
#         seq_item_port      uvm_seq_item_pull_port  -     @673 
#       mon                  rx_mon                  -     @830 
#         ap_port            uvm_analysis_port       -     @840 
#       sqr                  uvm_sequencer           -     @693 
#         rsp_export         uvm_analysis_export     -     @702 
#         seq_item_export    uvm_seq_item_pull_imp   -     @820 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     tx_agent_i             tx_agent                -     @386 
#       mon                  tx_mon                  -     @856 
#         ap_port            uvm_analysis_port       -     @865 
# --------------------------------------------------------------
# 
# UVM_INFO C:/uvm-1.2/src/base/uvm_objection.svh(1270) @ 23415: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO ../top/test_lib.sv(24) @ 23415: uvm_test_top [STATUS] mac_tx_rx_test TEST PASSING
# UVM_INFO C:/uvm-1.2/src/base/uvm_report_server.svh(847) @ 23415: reporter [UVM/REPORT/SERVER] 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    5
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [RNTST]     1
# [STATUS]     1
# [TEST_DONE]     1
# [UVM/RELNOTES]     1
# [UVMTOP]     1
# 
# ** Note: $finish    : C:/uvm-1.2/src/base/uvm_root.svh(517)
#    Time: 23415 ns  Iteration: 67  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/uvm-1.2/src/base/uvm_root.svh line 517
do run.do
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 21:33:57 on Nov 19,2025
# vlog -reportprogress 300 list.svh "+acc=rn" "+incdir+C:/uvm-1.2/src" "+define+ETH_WISHBONE_B3" 
# -- Compiling package uvm_pkg
# ** Warning: list.svh(3): (vlog-13233) Design unit "list_svh_unit" already exists and will be overwritten. Design unit compiled with different set of options.
# -- Compiling package list_svh_unit
# -- Importing package uvm_pkg
# -- Compiling module eth_clockgen
# -- Compiling module eth_cop
# -- Compiling module eth_crc
# -- Compiling module eth_fifo
# -- Compiling module eth_maccontrol
# -- Compiling module eth_macstatus
# -- Compiling module eth_miim
# -- Compiling module eth_outputcontrol
# -- Compiling module eth_random
# -- Compiling module eth_receivecontrol
# -- Compiling module eth_register
# -- Compiling module eth_registers
# -- Compiling module eth_rxaddrcheck
# -- Compiling module eth_rxcounters
# -- Compiling module eth_rxethmac
# -- Compiling module eth_rxstatem
# -- Compiling module eth_shiftreg
# -- Compiling module eth_spram_256x32
# -- Compiling module eth_top
# -- Compiling module eth_transmitcontrol
# -- Compiling module eth_txcounters
# -- Compiling module eth_txethmac
# -- Compiling module eth_txstatem
# -- Compiling module eth_wishbone
# -- Compiling module ethmac
# -- Compiling interface proc_intf
# -- Compiling interface mem_intf
# -- Compiling interface tx_intf
# -- Compiling interface rx_intf
# -- Compiling interface miim_intf
# -- Compiling module top
# 
# Top level modules:
# 	eth_cop
# 	eth_top
# 	top
# End time: 21:33:58 on Nov 19,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# End time: 21:33:58 on Nov 19,2025, Elapsed time: 0:00:59
# Errors: 0, Warnings: 3
# vsim top -sv_lib C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi 
# Start time: 21:33:58 on Nov 19,2025
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_9980\win64_cl-19.44.35217\export_tramp.dll
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# different random seeds from your non-debug simulations.
# Loading sv_std.std
# Loading work.proc_intf(fast)
# Loading work.mem_intf(fast)
# Loading work.tx_intf(fast)
# Loading work.rx_intf(fast)
# Loading work.miim_intf(fast)
# Loading work.uvm_pkg(fast)
# Loading work.list_svh_unit(fast)
# Loading work.top(fast)
# Loading work.proc_intf(fast__2)
# Loading work.mem_intf(fast__2)
# Loading work.tx_intf(fast__2)
# Loading work.rx_intf(fast__2)
# Loading work.miim_intf(fast__1)
# Loading work.ethmac(fast)
# Loading work.eth_miim(fast)
# Loading work.eth_clockgen(fast)
# Loading work.eth_shiftreg(fast)
# Loading work.eth_outputcontrol(fast)
# Loading work.eth_registers(fast)
# Loading work.eth_register(fast)
# Loading work.eth_register(fast__1)
# Loading work.eth_register(fast__2)
# Loading work.eth_register(fast__3)
# Loading work.eth_register(fast__4)
# Loading work.eth_register(fast__5)
# Loading work.eth_register(fast__6)
# Loading work.eth_register(fast__7)
# Loading work.eth_register(fast__8)
# Loading work.eth_register(fast__9)
# Loading work.eth_register(fast__10)
# Loading work.eth_register(fast__11)
# Loading work.eth_register(fast__12)
# Loading work.eth_register(fast__13)
# Loading work.eth_register(fast__14)
# Loading work.eth_maccontrol(fast)
# Loading work.eth_receivecontrol(fast)
# Loading work.eth_transmitcontrol(fast)
# Loading work.eth_txethmac(fast)
# Loading work.eth_txcounters(fast)
# Loading work.eth_txstatem(fast)
# Loading work.eth_crc(fast)
# Loading work.eth_random(fast)
# Loading work.eth_rxethmac(fast)
# Loading work.eth_rxstatem(fast)
# Loading work.eth_rxcounters(fast)
# Loading work.eth_rxaddrcheck(fast)
# Loading work.eth_wishbone(fast)
# Loading work.eth_spram_256x32(fast)
# Loading work.eth_fifo(fast)
# Loading work.eth_macstatus(fast)
# Compiling C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_9980\win64_cl-19.44.35217\exportwrapper.c
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_9980\win64_cl-19.44.35217\vsim_auto_compile.dll
# Loading C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi.dll
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: arpit  Hostname: JEDI  ProcessID: 25936
#           Attempting to use alternate WLF file "./wlftzyqbk5".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftzyqbk5
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
# ----------------------------------------------------------------
# UVM-1.2
# (C) 2007-2014 Mentor Graphics Corporation
# (C) 2007-2014 Cadence Design Systems, Inc.
# (C) 2006-2014 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# (C) 2013-2014 NVIDIA Corporation
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO @ 0: reporter [RNTST] Running test mac_tx_rx_test...
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(579) @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               mac_tx_rx_test          -     @355 
#   env                      mac_env                 -     @368 
#     mac_sbd_i              mac_sbd                 -     @422 
#       imp_mem              uvm_analysis_imp_mem    -     @431 
#       imp_rx               uvm_analysis_imp_rx     -     @451 
#       imp_tx               uvm_analysis_imp_tx     -     @441 
#     mem_agent_i            mem_agent               -     @413 
#       mem_model_i          mem_model               -     @461 
#       mon                  mem_mon                 -     @470 
#         ap_port            uvm_analysis_port       -     @480 
#     miim_agent_i           miim_agent              -     @404 
#     proc_agent_i           proc_agent              -     @377 
#       drv                  proc_drv                -     @492 
#         rsp_port           uvm_analysis_port       -     @511 
#         seq_item_port      uvm_seq_item_pull_port  -     @501 
#       sqr                  uvm_sequencer           -     @521 
#         rsp_export         uvm_analysis_export     -     @530 
#         seq_item_export    uvm_seq_item_pull_imp   -     @648 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     rx_agent_i             rx_agent                -     @395 
#       drv                  rx_drv                  -     @664 
#         rsp_port           uvm_analysis_port       -     @683 
#         seq_item_port      uvm_seq_item_pull_port  -     @673 
#       mon                  rx_mon                  -     @830 
#         ap_port            uvm_analysis_port       -     @840 
#       sqr                  uvm_sequencer           -     @693 
#         rsp_export         uvm_analysis_export     -     @702 
#         seq_item_export    uvm_seq_item_pull_imp   -     @820 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     tx_agent_i             tx_agent                -     @386 
#       mon                  tx_mon                  -     @856 
#         ap_port            uvm_analysis_port       -     @865 
# --------------------------------------------------------------
# 
# UVM_INFO C:/uvm-1.2/src/base/uvm_objection.svh(1270) @ 223775: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO ../top/test_lib.sv(24) @ 223775: uvm_test_top [STATUS] mac_tx_rx_test TEST PASSING
# UVM_INFO C:/uvm-1.2/src/base/uvm_report_server.svh(847) @ 223775: reporter [UVM/REPORT/SERVER] 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    5
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [RNTST]     1
# [STATUS]     1
# [TEST_DONE]     1
# [UVM/RELNOTES]     1
# [UVMTOP]     1
# 
# ** Note: $finish    : C:/uvm-1.2/src/base/uvm_root.svh(517)
#    Time: 223775 ns  Iteration: 67  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/uvm-1.2/src/base/uvm_root.svh line 517
do run.do
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 21:43:44 on Nov 19,2025
# vlog -reportprogress 300 list.svh "+acc=rn" "+incdir+C:/uvm-1.2/src" "+define+ETH_WISHBONE_B3" "+define+PHY_MODE_100MBPS" 
# -- Compiling package uvm_pkg
# ** Warning: list.svh(3): (vlog-13233) Design unit "list_svh_unit" already exists and will be overwritten. Design unit compiled with different set of options.
# -- Compiling package list_svh_unit
# -- Importing package uvm_pkg
# -- Compiling module eth_clockgen
# -- Compiling module eth_cop
# -- Compiling module eth_crc
# -- Compiling module eth_fifo
# -- Compiling module eth_maccontrol
# -- Compiling module eth_macstatus
# -- Compiling module eth_miim
# -- Compiling module eth_outputcontrol
# -- Compiling module eth_random
# -- Compiling module eth_receivecontrol
# -- Compiling module eth_register
# -- Compiling module eth_registers
# -- Compiling module eth_rxaddrcheck
# -- Compiling module eth_rxcounters
# -- Compiling module eth_rxethmac
# -- Compiling module eth_rxstatem
# -- Compiling module eth_shiftreg
# -- Compiling module eth_spram_256x32
# -- Compiling module eth_top
# -- Compiling module eth_transmitcontrol
# -- Compiling module eth_txcounters
# -- Compiling module eth_txethmac
# -- Compiling module eth_txstatem
# -- Compiling module eth_wishbone
# -- Compiling module ethmac
# -- Compiling interface proc_intf
# -- Compiling interface mem_intf
# -- Compiling interface tx_intf
# -- Compiling interface rx_intf
# -- Compiling interface miim_intf
# -- Compiling module top
# 
# Top level modules:
# 	eth_cop
# 	eth_top
# 	top
# End time: 21:43:45 on Nov 19,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# End time: 21:43:45 on Nov 19,2025, Elapsed time: 0:09:47
# Errors: 0, Warnings: 3
# vsim top -sv_lib C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi 
# Start time: 21:43:45 on Nov 19,2025
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_18996\win64_cl-19.44.35217\export_tramp.dll
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# different random seeds from your non-debug simulations.
# Loading sv_std.std
# Loading work.proc_intf(fast)
# Loading work.mem_intf(fast)
# Loading work.tx_intf(fast)
# Loading work.rx_intf(fast)
# Loading work.miim_intf(fast)
# Loading work.uvm_pkg(fast)
# Loading work.list_svh_unit(fast)
# Loading work.top(fast)
# Loading work.proc_intf(fast__2)
# Loading work.mem_intf(fast__2)
# Loading work.tx_intf(fast__2)
# Loading work.rx_intf(fast__2)
# Loading work.miim_intf(fast__1)
# Loading work.ethmac(fast)
# Loading work.eth_miim(fast)
# Loading work.eth_clockgen(fast)
# Loading work.eth_shiftreg(fast)
# Loading work.eth_outputcontrol(fast)
# Loading work.eth_registers(fast)
# Loading work.eth_register(fast)
# Loading work.eth_register(fast__1)
# Loading work.eth_register(fast__2)
# Loading work.eth_register(fast__3)
# Loading work.eth_register(fast__4)
# Loading work.eth_register(fast__5)
# Loading work.eth_register(fast__6)
# Loading work.eth_register(fast__7)
# Loading work.eth_register(fast__8)
# Loading work.eth_register(fast__9)
# Loading work.eth_register(fast__10)
# Loading work.eth_register(fast__11)
# Loading work.eth_register(fast__12)
# Loading work.eth_register(fast__13)
# Loading work.eth_register(fast__14)
# Loading work.eth_maccontrol(fast)
# Loading work.eth_receivecontrol(fast)
# Loading work.eth_transmitcontrol(fast)
# Loading work.eth_txethmac(fast)
# Loading work.eth_txcounters(fast)
# Loading work.eth_txstatem(fast)
# Loading work.eth_crc(fast)
# Loading work.eth_random(fast)
# Loading work.eth_rxethmac(fast)
# Loading work.eth_rxstatem(fast)
# Loading work.eth_rxcounters(fast)
# Loading work.eth_rxaddrcheck(fast)
# Loading work.eth_wishbone(fast)
# Loading work.eth_spram_256x32(fast)
# Loading work.eth_fifo(fast)
# Loading work.eth_macstatus(fast)
# Compiling C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_18996\win64_cl-19.44.35217\exportwrapper.c
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_18996\win64_cl-19.44.35217\vsim_auto_compile.dll
# Loading C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi.dll
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: arpit  Hostname: JEDI  ProcessID: 25936
#           Attempting to use alternate WLF file "./wlftf0ax8g".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftf0ax8g
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
# ----------------------------------------------------------------
# UVM-1.2
# (C) 2007-2014 Mentor Graphics Corporation
# (C) 2007-2014 Cadence Design Systems, Inc.
# (C) 2006-2014 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# (C) 2013-2014 NVIDIA Corporation
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO @ 0: reporter [RNTST] Running test mac_hd_tx_test...
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(579) @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               mac_hd_tx_test          -     @355 
#   env                      mac_env                 -     @368 
#     mac_sbd_i              mac_sbd                 -     @422 
#       imp_mem              uvm_analysis_imp_mem    -     @431 
#       imp_rx               uvm_analysis_imp_rx     -     @451 
#       imp_tx               uvm_analysis_imp_tx     -     @441 
#     mem_agent_i            mem_agent               -     @413 
#       mem_model_i          mem_model               -     @461 
#       mon                  mem_mon                 -     @470 
#         ap_port            uvm_analysis_port       -     @480 
#     miim_agent_i           miim_agent              -     @404 
#     proc_agent_i           proc_agent              -     @377 
#       drv                  proc_drv                -     @492 
#         rsp_port           uvm_analysis_port       -     @511 
#         seq_item_port      uvm_seq_item_pull_port  -     @501 
#       sqr                  uvm_sequencer           -     @521 
#         rsp_export         uvm_analysis_export     -     @530 
#         seq_item_export    uvm_seq_item_pull_imp   -     @648 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     rx_agent_i             rx_agent                -     @395 
#       drv                  rx_drv                  -     @664 
#         rsp_port           uvm_analysis_port       -     @683 
#         seq_item_port      uvm_seq_item_pull_port  -     @673 
#       mon                  rx_mon                  -     @830 
#         ap_port            uvm_analysis_port       -     @840 
#       sqr                  uvm_sequencer           -     @693 
#         rsp_export         uvm_analysis_export     -     @702 
#         seq_item_export    uvm_seq_item_pull_imp   -     @820 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     tx_agent_i             tx_agent                -     @386 
#       mon                  tx_mon                  -     @856 
#         ap_port            uvm_analysis_port       -     @865 
# --------------------------------------------------------------
# 
# UVM_INFO C:/uvm-1.2/src/base/uvm_objection.svh(1270) @ 23395: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO ../top/test_lib.sv(24) @ 23395: uvm_test_top [STATUS] mac_hd_tx_test TEST PASSING
# UVM_INFO C:/uvm-1.2/src/base/uvm_report_server.svh(847) @ 23395: reporter [UVM/REPORT/SERVER] 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    5
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [RNTST]     1
# [STATUS]     1
# [TEST_DONE]     1
# [UVM/RELNOTES]     1
# [UVMTOP]     1
# 
# ** Note: $finish    : C:/uvm-1.2/src/base/uvm_root.svh(517)
#    Time: 23395 ns  Iteration: 67  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/uvm-1.2/src/base/uvm_root.svh line 517
do run.do
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 21:46:19 on Nov 19,2025
# vlog -reportprogress 300 list.svh "+acc=rn" "+incdir+C:/uvm-1.2/src" "+define+ETH_WISHBONE_B3" "+define+PHY_MODE_100MBPS" 
# -- Compiling package uvm_pkg
# -- Compiling package list_svh_unit
# -- Importing package uvm_pkg
# -- Compiling module eth_clockgen
# -- Compiling module eth_cop
# -- Compiling module eth_crc
# -- Compiling module eth_fifo
# -- Compiling module eth_maccontrol
# -- Compiling module eth_macstatus
# -- Compiling module eth_miim
# -- Compiling module eth_outputcontrol
# -- Compiling module eth_random
# -- Compiling module eth_receivecontrol
# -- Compiling module eth_register
# -- Compiling module eth_registers
# -- Compiling module eth_rxaddrcheck
# -- Compiling module eth_rxcounters
# -- Compiling module eth_rxethmac
# -- Compiling module eth_rxstatem
# -- Compiling module eth_shiftreg
# -- Compiling module eth_spram_256x32
# -- Compiling module eth_top
# -- Compiling module eth_transmitcontrol
# -- Compiling module eth_txcounters
# -- Compiling module eth_txethmac
# -- Compiling module eth_txstatem
# -- Compiling module eth_wishbone
# -- Compiling module ethmac
# -- Compiling interface proc_intf
# -- Compiling interface mem_intf
# -- Compiling interface tx_intf
# -- Compiling interface rx_intf
# -- Compiling interface miim_intf
# -- Compiling module top
# 
# Top level modules:
# 	eth_cop
# 	eth_top
# 	top
# End time: 21:46:20 on Nov 19,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 21:46:20 on Nov 19,2025, Elapsed time: 0:02:35
# Errors: 0, Warnings: 3
# vsim top -sv_lib C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi 
# Start time: 21:46:20 on Nov 19,2025
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_18592\win64_cl-19.44.35217\export_tramp.dll
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# different random seeds from your non-debug simulations.
# Loading sv_std.std
# Loading work.proc_intf(fast)
# Loading work.mem_intf(fast)
# Loading work.tx_intf(fast)
# Loading work.rx_intf(fast)
# Loading work.miim_intf(fast)
# Loading work.uvm_pkg(fast)
# Loading work.list_svh_unit(fast)
# Loading work.top(fast)
# Loading work.proc_intf(fast__2)
# Loading work.mem_intf(fast__2)
# Loading work.tx_intf(fast__2)
# Loading work.rx_intf(fast__2)
# Loading work.miim_intf(fast__1)
# Loading work.ethmac(fast)
# Loading work.eth_miim(fast)
# Loading work.eth_clockgen(fast)
# Loading work.eth_shiftreg(fast)
# Loading work.eth_outputcontrol(fast)
# Loading work.eth_registers(fast)
# Loading work.eth_register(fast)
# Loading work.eth_register(fast__1)
# Loading work.eth_register(fast__2)
# Loading work.eth_register(fast__3)
# Loading work.eth_register(fast__4)
# Loading work.eth_register(fast__5)
# Loading work.eth_register(fast__6)
# Loading work.eth_register(fast__7)
# Loading work.eth_register(fast__8)
# Loading work.eth_register(fast__9)
# Loading work.eth_register(fast__10)
# Loading work.eth_register(fast__11)
# Loading work.eth_register(fast__12)
# Loading work.eth_register(fast__13)
# Loading work.eth_register(fast__14)
# Loading work.eth_maccontrol(fast)
# Loading work.eth_receivecontrol(fast)
# Loading work.eth_transmitcontrol(fast)
# Loading work.eth_txethmac(fast)
# Loading work.eth_txcounters(fast)
# Loading work.eth_txstatem(fast)
# Loading work.eth_crc(fast)
# Loading work.eth_random(fast)
# Loading work.eth_rxethmac(fast)
# Loading work.eth_rxstatem(fast)
# Loading work.eth_rxcounters(fast)
# Loading work.eth_rxaddrcheck(fast)
# Loading work.eth_wishbone(fast)
# Loading work.eth_spram_256x32(fast)
# Loading work.eth_fifo(fast)
# Loading work.eth_macstatus(fast)
# Compiling C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_18592\win64_cl-19.44.35217\exportwrapper.c
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_18592\win64_cl-19.44.35217\vsim_auto_compile.dll
# Loading C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi.dll
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: arpit  Hostname: JEDI  ProcessID: 25936
#           Attempting to use alternate WLF file "./wlft06tt2d".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft06tt2d
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
# ----------------------------------------------------------------
# UVM-1.2
# (C) 2007-2014 Mentor Graphics Corporation
# (C) 2007-2014 Cadence Design Systems, Inc.
# (C) 2006-2014 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# (C) 2013-2014 NVIDIA Corporation
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO @ 0: reporter [RNTST] Running test mac_hd_rx_test...
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(579) @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               mac_hd_rx_test          -     @355 
#   env                      mac_env                 -     @368 
#     mac_sbd_i              mac_sbd                 -     @422 
#       imp_mem              uvm_analysis_imp_mem    -     @431 
#       imp_rx               uvm_analysis_imp_rx     -     @451 
#       imp_tx               uvm_analysis_imp_tx     -     @441 
#     mem_agent_i            mem_agent               -     @413 
#       mem_model_i          mem_model               -     @461 
#       mon                  mem_mon                 -     @470 
#         ap_port            uvm_analysis_port       -     @480 
#     miim_agent_i           miim_agent              -     @404 
#     proc_agent_i           proc_agent              -     @377 
#       drv                  proc_drv                -     @492 
#         rsp_port           uvm_analysis_port       -     @511 
#         seq_item_port      uvm_seq_item_pull_port  -     @501 
#       sqr                  uvm_sequencer           -     @521 
#         rsp_export         uvm_analysis_export     -     @530 
#         seq_item_export    uvm_seq_item_pull_imp   -     @648 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     rx_agent_i             rx_agent                -     @395 
#       drv                  rx_drv                  -     @664 
#         rsp_port           uvm_analysis_port       -     @683 
#         seq_item_port      uvm_seq_item_pull_port  -     @673 
#       mon                  rx_mon                  -     @830 
#         ap_port            uvm_analysis_port       -     @840 
#       sqr                  uvm_sequencer           -     @693 
#         rsp_export         uvm_analysis_export     -     @702 
#         seq_item_export    uvm_seq_item_pull_imp   -     @820 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     tx_agent_i             tx_agent                -     @386 
#       mon                  tx_mon                  -     @856 
#         ap_port            uvm_analysis_port       -     @865 
# --------------------------------------------------------------
# 
# UVM_INFO C:/uvm-1.2/src/base/uvm_objection.svh(1270) @ 22915: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO ../top/test_lib.sv(24) @ 22915: uvm_test_top [STATUS] mac_hd_rx_test TEST PASSING
# UVM_INFO C:/uvm-1.2/src/base/uvm_report_server.svh(847) @ 22915: reporter [UVM/REPORT/SERVER] 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    5
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [RNTST]     1
# [STATUS]     1
# [TEST_DONE]     1
# [UVM/RELNOTES]     1
# [UVMTOP]     1
# 
# ** Note: $finish    : C:/uvm-1.2/src/base/uvm_root.svh(517)
#    Time: 22915 ns  Iteration: 67  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/uvm-1.2/src/base/uvm_root.svh line 517
do run.do
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 21:48:53 on Nov 19,2025
# vlog -reportprogress 300 list.svh "+acc=rn" "+incdir+C:/uvm-1.2/src" "+define+ETH_WISHBONE_B3" "+define+PHY_MODE_100MBPS" 
# -- Compiling package uvm_pkg
# -- Compiling package list_svh_unit
# -- Importing package uvm_pkg
# -- Compiling module eth_clockgen
# -- Compiling module eth_cop
# -- Compiling module eth_crc
# -- Compiling module eth_fifo
# -- Compiling module eth_maccontrol
# -- Compiling module eth_macstatus
# -- Compiling module eth_miim
# -- Compiling module eth_outputcontrol
# -- Compiling module eth_random
# -- Compiling module eth_receivecontrol
# -- Compiling module eth_register
# -- Compiling module eth_registers
# -- Compiling module eth_rxaddrcheck
# -- Compiling module eth_rxcounters
# -- Compiling module eth_rxethmac
# -- Compiling module eth_rxstatem
# -- Compiling module eth_shiftreg
# -- Compiling module eth_spram_256x32
# -- Compiling module eth_top
# -- Compiling module eth_transmitcontrol
# -- Compiling module eth_txcounters
# -- Compiling module eth_txethmac
# -- Compiling module eth_txstatem
# -- Compiling module eth_wishbone
# -- Compiling module ethmac
# -- Compiling interface proc_intf
# -- Compiling interface mem_intf
# -- Compiling interface tx_intf
# -- Compiling interface rx_intf
# -- Compiling interface miim_intf
# -- Compiling module top
# 
# Top level modules:
# 	eth_cop
# 	eth_top
# 	top
# End time: 21:48:54 on Nov 19,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 21:48:54 on Nov 19,2025, Elapsed time: 0:02:34
# Errors: 0, Warnings: 3
# vsim top -sv_lib C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi 
# Start time: 21:48:54 on Nov 19,2025
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_13592\win64_cl-19.44.35217\export_tramp.dll
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# different random seeds from your non-debug simulations.
# Loading sv_std.std
# Loading work.proc_intf(fast)
# Loading work.mem_intf(fast)
# Loading work.tx_intf(fast)
# Loading work.rx_intf(fast)
# Loading work.miim_intf(fast)
# Loading work.uvm_pkg(fast)
# Loading work.list_svh_unit(fast)
# Loading work.top(fast)
# Loading work.proc_intf(fast__2)
# Loading work.mem_intf(fast__2)
# Loading work.tx_intf(fast__2)
# Loading work.rx_intf(fast__2)
# Loading work.miim_intf(fast__1)
# Loading work.ethmac(fast)
# Loading work.eth_miim(fast)
# Loading work.eth_clockgen(fast)
# Loading work.eth_shiftreg(fast)
# Loading work.eth_outputcontrol(fast)
# Loading work.eth_registers(fast)
# Loading work.eth_register(fast)
# Loading work.eth_register(fast__1)
# Loading work.eth_register(fast__2)
# Loading work.eth_register(fast__3)
# Loading work.eth_register(fast__4)
# Loading work.eth_register(fast__5)
# Loading work.eth_register(fast__6)
# Loading work.eth_register(fast__7)
# Loading work.eth_register(fast__8)
# Loading work.eth_register(fast__9)
# Loading work.eth_register(fast__10)
# Loading work.eth_register(fast__11)
# Loading work.eth_register(fast__12)
# Loading work.eth_register(fast__13)
# Loading work.eth_register(fast__14)
# Loading work.eth_maccontrol(fast)
# Loading work.eth_receivecontrol(fast)
# Loading work.eth_transmitcontrol(fast)
# Loading work.eth_txethmac(fast)
# Loading work.eth_txcounters(fast)
# Loading work.eth_txstatem(fast)
# Loading work.eth_crc(fast)
# Loading work.eth_random(fast)
# Loading work.eth_rxethmac(fast)
# Loading work.eth_rxstatem(fast)
# Loading work.eth_rxcounters(fast)
# Loading work.eth_rxaddrcheck(fast)
# Loading work.eth_wishbone(fast)
# Loading work.eth_spram_256x32(fast)
# Loading work.eth_fifo(fast)
# Loading work.eth_macstatus(fast)
# Compiling C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_13592\win64_cl-19.44.35217\exportwrapper.c
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_13592\win64_cl-19.44.35217\vsim_auto_compile.dll
# Loading C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi.dll
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: arpit  Hostname: JEDI  ProcessID: 25936
#           Attempting to use alternate WLF file "./wlftty01mn".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftty01mn
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
# ----------------------------------------------------------------
# UVM-1.2
# (C) 2007-2014 Mentor Graphics Corporation
# (C) 2007-2014 Cadence Design Systems, Inc.
# (C) 2006-2014 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# (C) 2013-2014 NVIDIA Corporation
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO @ 0: reporter [RNTST] Running test mac_hd_tx_rx_test...
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(579) @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               mac_hd_tx_rx_test       -     @355 
#   env                      mac_env                 -     @368 
#     mac_sbd_i              mac_sbd                 -     @422 
#       imp_mem              uvm_analysis_imp_mem    -     @431 
#       imp_rx               uvm_analysis_imp_rx     -     @451 
#       imp_tx               uvm_analysis_imp_tx     -     @441 
#     mem_agent_i            mem_agent               -     @413 
#       mem_model_i          mem_model               -     @461 
#       mon                  mem_mon                 -     @470 
#         ap_port            uvm_analysis_port       -     @480 
#     miim_agent_i           miim_agent              -     @404 
#     proc_agent_i           proc_agent              -     @377 
#       drv                  proc_drv                -     @492 
#         rsp_port           uvm_analysis_port       -     @511 
#         seq_item_port      uvm_seq_item_pull_port  -     @501 
#       sqr                  uvm_sequencer           -     @521 
#         rsp_export         uvm_analysis_export     -     @530 
#         seq_item_export    uvm_seq_item_pull_imp   -     @648 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     rx_agent_i             rx_agent                -     @395 
#       drv                  rx_drv                  -     @664 
#         rsp_port           uvm_analysis_port       -     @683 
#         seq_item_port      uvm_seq_item_pull_port  -     @673 
#       mon                  rx_mon                  -     @830 
#         ap_port            uvm_analysis_port       -     @840 
#       sqr                  uvm_sequencer           -     @693 
#         rsp_export         uvm_analysis_export     -     @702 
#         seq_item_export    uvm_seq_item_pull_imp   -     @820 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     tx_agent_i             tx_agent                -     @386 
#       mon                  tx_mon                  -     @856 
#         ap_port            uvm_analysis_port       -     @865 
# --------------------------------------------------------------
# 
# UVM_INFO C:/uvm-1.2/src/base/uvm_objection.svh(1270) @ 23415: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO ../top/test_lib.sv(24) @ 23415: uvm_test_top [STATUS] mac_hd_tx_rx_test TEST PASSING
# UVM_INFO C:/uvm-1.2/src/base/uvm_report_server.svh(847) @ 23415: reporter [UVM/REPORT/SERVER] 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    5
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [RNTST]     1
# [STATUS]     1
# [TEST_DONE]     1
# [UVM/RELNOTES]     1
# [UVMTOP]     1
# 
# ** Note: $finish    : C:/uvm-1.2/src/base/uvm_root.svh(517)
#    Time: 23415 ns  Iteration: 67  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/uvm-1.2/src/base/uvm_root.svh line 517
