	component IP is
		port (
			clk_clk       : in  std_logic                    := 'X'; -- clk
			reset_reset_n : in  std_logic                    := 'X'; -- reset_n
			led_name      : out std_logic_vector(3 downto 0)         -- name
		);
	end component IP;

