<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ALU_LL.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ALU_ARM.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ALU_ARM.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ALU_ARM.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ALU_ARM.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU_ARM.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALU_ARM.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ALU_ARM.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ALU_ARM.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ALU_ARM_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ALU_ARM_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ALU_ARM_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALU_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="ALU_test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU_test_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="AND_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="AND_test_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Adder_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Adder_test_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Dec_Sub_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Dec_Sub_test_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Deco_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Deco_test_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Neg_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Neg_test_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="OR_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="OR_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1463268931" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1463268931">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1463331979" xil_pn:in_ck="-5389102964117575184" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1463331979">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU_ARM.v"/>
      <outfile xil_pn:name="ALU_test.v"/>
      <outfile xil_pn:name="AND.v"/>
      <outfile xil_pn:name="AND_test.v"/>
      <outfile xil_pn:name="Adder.v"/>
      <outfile xil_pn:name="Adder_test.v"/>
      <outfile xil_pn:name="Dec_Sub.v"/>
      <outfile xil_pn:name="Dec_Sub_test.v"/>
      <outfile xil_pn:name="Deco.v"/>
      <outfile xil_pn:name="Deco_test.v"/>
      <outfile xil_pn:name="Neg.v"/>
      <outfile xil_pn:name="Neg_test.v"/>
      <outfile xil_pn:name="OR.v"/>
      <outfile xil_pn:name="OR_test.v"/>
    </transform>
    <transform xil_pn:end_ts="1463331934" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="4903655690212073848" xil_pn:start_ts="1463331934">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1463331934" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-4671745914884855498" xil_pn:start_ts="1463331934">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1463294392" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="1595357734384964485" xil_pn:start_ts="1463294392">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1463332020" xil_pn:in_ck="-5389102964117575184" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1463332020">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU_ARM.v"/>
      <outfile xil_pn:name="ALU_test.v"/>
      <outfile xil_pn:name="AND.v"/>
      <outfile xil_pn:name="AND_test.v"/>
      <outfile xil_pn:name="Adder.v"/>
      <outfile xil_pn:name="Adder_test.v"/>
      <outfile xil_pn:name="Dec_Sub.v"/>
      <outfile xil_pn:name="Dec_Sub_test.v"/>
      <outfile xil_pn:name="Deco.v"/>
      <outfile xil_pn:name="Deco_test.v"/>
      <outfile xil_pn:name="Neg.v"/>
      <outfile xil_pn:name="Neg_test.v"/>
      <outfile xil_pn:name="OR.v"/>
      <outfile xil_pn:name="OR_test.v"/>
    </transform>
    <transform xil_pn:end_ts="1463332023" xil_pn:in_ck="-5389102964117575184" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="6457203724532119695" xil_pn:start_ts="1463332020">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU_test_beh.prj"/>
      <outfile xil_pn:name="ALU_test_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1463332023" xil_pn:in_ck="1115472492010997858" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="7866948278597014322" xil_pn:start_ts="1463332023">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU_test_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1463294678" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1463294678">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1463294678" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-3800026108027907626" xil_pn:start_ts="1463294678">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1463294678" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="1595357734384964485" xil_pn:start_ts="1463294678">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1463294678" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1463294678">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1463294678" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="971670700445989784" xil_pn:start_ts="1463294678">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1463294678" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1463294678">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1463294678" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-7848625027372173489" xil_pn:start_ts="1463294678">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1463331195" xil_pn:in_ck="3088657869369464251" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="2155192527849236916" xil_pn:start_ts="1463331183">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="ALU_ARM.lso"/>
      <outfile xil_pn:name="ALU_ARM.ngc"/>
      <outfile xil_pn:name="ALU_ARM.ngr"/>
      <outfile xil_pn:name="ALU_ARM.prj"/>
      <outfile xil_pn:name="ALU_ARM.stx"/>
      <outfile xil_pn:name="ALU_ARM.syr"/>
      <outfile xil_pn:name="ALU_ARM.xst"/>
      <outfile xil_pn:name="ALU_ARM_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
