relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 6785.844 ; gain = 0.000 ; free physical = 2563 ; free virtual = 13276
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/student/Labo2/Labo2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/student/Labo2/Labo2.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj ALU_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/student/Labo2/Labo2.srcs/sources_1/imports/ALU8bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU8bit
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/student/Labo2/Labo2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/student/Labo2/Labo2.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 0f6acc89a2e94002adb918d0929dce48 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.processor_pkg
Compiling architecture ldd1 of entity xil_defaultlib.FA1B [fa1b_default]
Compiling architecture ldd1 of entity xil_defaultlib.ADD [\ADD(c_data_width=8)\]
Compiling architecture behavioral of entity xil_defaultlib.ALU8bit [alu8bit_default]
Compiling architecture behavioral of entity xil_defaultlib.alu_tb
Built simulation snapshot ALU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
SUCCESS: NOT.
SUCCESS: AND.
SUCCESS: OR.
SUCCESS: XOR.
SUCCESS: ADD 1.
SUCCESS: ADD 2.
SUCCESS: ADD 3.
SUCCESS: SUB 1.
SUCCESS: SUB 2.
SUCCESS: CMP equal.
SUCCESS: CMP smaller.
SUCCESS: CMP greater.
SUCCESS: RR 1.
SUCCESS: RR 2.
SUCCESS: RL 1.
SUCCESS: RL 2.
SUCCESS: SWAP.
Note: SIMULATION ENDED
Time: 207 ns  Iteration: 0  Process: /ALU_tb/STIM_PROC  File: /home/student/Labo2/Labo2.srcs/sim_1/imports/sources/ALU_tb.vhd
