// Seed: 1535076201
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  module_0 modCall_1 (
      id_4,
      id_6
  );
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = id_3;
endmodule
module module_2 (
    input wor  id_0,
    input wire id_1,
    input tri1 id_2,
    input wor  id_3
);
  wire [1 'd0 : -1] id_5;
  module_0 modCall_1 (
      id_5,
      id_5
  );
endmodule
