0.6
2018.3
Dec  6 2018
23:39:36
/home/alpha/Documents/FPGA/Divide_By_Two/Divide_By_Two.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
/home/alpha/Documents/FPGA/Divide_By_Two/Divide_By_Two.srcs/sim_1/new/Divide_by_Two_Sim.v,1572651328,verilog,,,,Divide_by_Two_Sim,,,,,,,,
/home/alpha/Documents/FPGA/Divide_By_Two/Divide_By_Two.srcs/sources_1/new/Divide_by_Two.v,1572651155,verilog,,/home/alpha/Documents/FPGA/Divide_By_Two/Divide_By_Two.srcs/sim_1/new/Divide_by_Two_Sim.v,,Divide_by_Two,,,,,,,,
