--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml fb_less_2d_gpu_standalone.twx
fb_less_2d_gpu_standalone.ncd -o fb_less_2d_gpu_standalone.twr
fb_less_2d_gpu_standalone.pcf -ucf battle_city_standalone.ucf

Design file:              fb_less_2d_gpu_standalone.ncd
Physical constraint file: fb_less_2d_gpu_standalone.pcf
Device,package,speed:     xc6slx45,fgg676,C,-2 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK = PERIOD TIMEGRP "clk_24MHz_i" 37.037 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK = PERIOD TIMEGRP "clk_24MHz_i" 37.037 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.889ns (period - min period limit)
  Period: 8.889ns
  Min period limit: 3.000ns (333.333MHz) (Tdcmper_CLKFX)
  Physical resource: clk_gen/dcm_24MHz_to_100MHz/CLKFX
  Logical resource: clk_gen/dcm_24MHz_to_100MHz/CLKFX
  Location pin: DCM_X0Y6.CLKFX
  Clock network: clk_gen/clk_fx
--------------------------------------------------------------------------------
Slack: 21.037ns (period - (min low pulse limit / (low pulse / period)))
  Period: 37.037ns
  Low pulse: 18.518ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: clk_gen/dcm_24MHz_to_100MHz/CLKIN
  Logical resource: clk_gen/dcm_24MHz_to_100MHz/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: clk_gen/dcm_24MHz_to_100MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 21.037ns (period - (min high pulse limit / (high pulse / period)))
  Period: 37.037ns
  High pulse: 18.518ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: clk_gen/dcm_24MHz_to_100MHz/CLKIN
  Logical resource: clk_gen/dcm_24MHz_to_100MHz/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: clk_gen/dcm_24MHz_to_100MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_gen_clk_fx = PERIOD TIMEGRP "clk_gen_clk_fx" TS_CLK / 
4.16666667 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 603 paths analyzed, 210 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.361ns.
--------------------------------------------------------------------------------

Paths for end point vga_ctrl_i/pixel_x_6 (SLICE_X43Y103.C2), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_ctrl_i/pixel_x_9 (FF)
  Destination:          vga_ctrl_i/pixel_x_6 (FF)
  Requirement:          8.888ns
  Data Path Delay:      4.109ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.284 - 0.301)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 8.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_ctrl_i/pixel_x_9 to vga_ctrl_i/pixel_x_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y104.BQ     Tcko                  0.430   vga_ctrl_i/pixel_x<9>
                                                       vga_ctrl_i/pixel_x_9
    SLICE_X45Y106.B1     net (fanout=6)        1.168   vga_ctrl_i/pixel_x<9>
    SLICE_X45Y106.B      Tilo                  0.259   N5
                                                       vga_ctrl_i/en_25MHz_pixel_x[9]_AND_5_o_SW0
    SLICE_X44Y103.B3     net (fanout=1)        0.851   N5
    SLICE_X44Y103.B      Tilo                  0.254   vga_ctrl_i/pixel_x<3>
                                                       vga_ctrl_i/Mcount_pixel_x_val1
    SLICE_X43Y103.C2     net (fanout=10)       0.774   vga_ctrl_i/Mcount_pixel_x_val
    SLICE_X43Y103.CLK    Tas                   0.373   vga_ctrl_i/pixel_x<7>
                                                       vga_ctrl_i/pixel_x_6_rstpot
                                                       vga_ctrl_i/pixel_x_6
    -------------------------------------------------  ---------------------------
    Total                                      4.109ns (1.316ns logic, 2.793ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.615ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_ctrl_i/pixel_x_5 (FF)
  Destination:          vga_ctrl_i/pixel_x_6 (FF)
  Requirement:          8.888ns
  Data Path Delay:      4.038ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 8.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_ctrl_i/pixel_x_5 to vga_ctrl_i/pixel_x_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y103.BQ     Tcko                  0.430   vga_ctrl_i/pixel_x<7>
                                                       vga_ctrl_i/pixel_x_5
    SLICE_X45Y106.B3     net (fanout=5)        1.097   vga_ctrl_i/pixel_x<5>
    SLICE_X45Y106.B      Tilo                  0.259   N5
                                                       vga_ctrl_i/en_25MHz_pixel_x[9]_AND_5_o_SW0
    SLICE_X44Y103.B3     net (fanout=1)        0.851   N5
    SLICE_X44Y103.B      Tilo                  0.254   vga_ctrl_i/pixel_x<3>
                                                       vga_ctrl_i/Mcount_pixel_x_val1
    SLICE_X43Y103.C2     net (fanout=10)       0.774   vga_ctrl_i/Mcount_pixel_x_val
    SLICE_X43Y103.CLK    Tas                   0.373   vga_ctrl_i/pixel_x<7>
                                                       vga_ctrl_i/pixel_x_6_rstpot
                                                       vga_ctrl_i/pixel_x_6
    -------------------------------------------------  ---------------------------
    Total                                      4.038ns (1.316ns logic, 2.722ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.657ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_ctrl_i/pixel_x_7 (FF)
  Destination:          vga_ctrl_i/pixel_x_6 (FF)
  Requirement:          8.888ns
  Data Path Delay:      3.996ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 8.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_ctrl_i/pixel_x_7 to vga_ctrl_i/pixel_x_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y103.DQ     Tcko                  0.430   vga_ctrl_i/pixel_x<7>
                                                       vga_ctrl_i/pixel_x_7
    SLICE_X45Y106.B2     net (fanout=6)        1.055   vga_ctrl_i/pixel_x<7>
    SLICE_X45Y106.B      Tilo                  0.259   N5
                                                       vga_ctrl_i/en_25MHz_pixel_x[9]_AND_5_o_SW0
    SLICE_X44Y103.B3     net (fanout=1)        0.851   N5
    SLICE_X44Y103.B      Tilo                  0.254   vga_ctrl_i/pixel_x<3>
                                                       vga_ctrl_i/Mcount_pixel_x_val1
    SLICE_X43Y103.C2     net (fanout=10)       0.774   vga_ctrl_i/Mcount_pixel_x_val
    SLICE_X43Y103.CLK    Tas                   0.373   vga_ctrl_i/pixel_x<7>
                                                       vga_ctrl_i/pixel_x_6_rstpot
                                                       vga_ctrl_i/pixel_x_6
    -------------------------------------------------  ---------------------------
    Total                                      3.996ns (1.316ns logic, 2.680ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------

Paths for end point vga_ctrl_i/pixel_x_3 (SLICE_X44Y103.D1), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.697ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_ctrl_i/pixel_x_9 (FF)
  Destination:          vga_ctrl_i/pixel_x_3 (FF)
  Requirement:          8.888ns
  Data Path Delay:      3.939ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.284 - 0.301)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 8.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_ctrl_i/pixel_x_9 to vga_ctrl_i/pixel_x_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y104.BQ     Tcko                  0.430   vga_ctrl_i/pixel_x<9>
                                                       vga_ctrl_i/pixel_x_9
    SLICE_X45Y106.B1     net (fanout=6)        1.168   vga_ctrl_i/pixel_x<9>
    SLICE_X45Y106.B      Tilo                  0.259   N5
                                                       vga_ctrl_i/en_25MHz_pixel_x[9]_AND_5_o_SW0
    SLICE_X44Y103.B3     net (fanout=1)        0.851   N5
    SLICE_X44Y103.B      Tilo                  0.254   vga_ctrl_i/pixel_x<3>
                                                       vga_ctrl_i/Mcount_pixel_x_val1
    SLICE_X44Y103.D1     net (fanout=10)       0.638   vga_ctrl_i/Mcount_pixel_x_val
    SLICE_X44Y103.CLK    Tas                   0.339   vga_ctrl_i/pixel_x<3>
                                                       vga_ctrl_i/pixel_x_3_rstpot
                                                       vga_ctrl_i/pixel_x_3
    -------------------------------------------------  ---------------------------
    Total                                      3.939ns (1.282ns logic, 2.657ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.768ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_ctrl_i/pixel_x_5 (FF)
  Destination:          vga_ctrl_i/pixel_x_3 (FF)
  Requirement:          8.888ns
  Data Path Delay:      3.868ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.284 - 0.301)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 8.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_ctrl_i/pixel_x_5 to vga_ctrl_i/pixel_x_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y103.BQ     Tcko                  0.430   vga_ctrl_i/pixel_x<7>
                                                       vga_ctrl_i/pixel_x_5
    SLICE_X45Y106.B3     net (fanout=5)        1.097   vga_ctrl_i/pixel_x<5>
    SLICE_X45Y106.B      Tilo                  0.259   N5
                                                       vga_ctrl_i/en_25MHz_pixel_x[9]_AND_5_o_SW0
    SLICE_X44Y103.B3     net (fanout=1)        0.851   N5
    SLICE_X44Y103.B      Tilo                  0.254   vga_ctrl_i/pixel_x<3>
                                                       vga_ctrl_i/Mcount_pixel_x_val1
    SLICE_X44Y103.D1     net (fanout=10)       0.638   vga_ctrl_i/Mcount_pixel_x_val
    SLICE_X44Y103.CLK    Tas                   0.339   vga_ctrl_i/pixel_x<3>
                                                       vga_ctrl_i/pixel_x_3_rstpot
                                                       vga_ctrl_i/pixel_x_3
    -------------------------------------------------  ---------------------------
    Total                                      3.868ns (1.282ns logic, 2.586ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.810ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_ctrl_i/pixel_x_7 (FF)
  Destination:          vga_ctrl_i/pixel_x_3 (FF)
  Requirement:          8.888ns
  Data Path Delay:      3.826ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.284 - 0.301)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 8.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_ctrl_i/pixel_x_7 to vga_ctrl_i/pixel_x_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y103.DQ     Tcko                  0.430   vga_ctrl_i/pixel_x<7>
                                                       vga_ctrl_i/pixel_x_7
    SLICE_X45Y106.B2     net (fanout=6)        1.055   vga_ctrl_i/pixel_x<7>
    SLICE_X45Y106.B      Tilo                  0.259   N5
                                                       vga_ctrl_i/en_25MHz_pixel_x[9]_AND_5_o_SW0
    SLICE_X44Y103.B3     net (fanout=1)        0.851   N5
    SLICE_X44Y103.B      Tilo                  0.254   vga_ctrl_i/pixel_x<3>
                                                       vga_ctrl_i/Mcount_pixel_x_val1
    SLICE_X44Y103.D1     net (fanout=10)       0.638   vga_ctrl_i/Mcount_pixel_x_val
    SLICE_X44Y103.CLK    Tas                   0.339   vga_ctrl_i/pixel_x<3>
                                                       vga_ctrl_i/pixel_x_3_rstpot
                                                       vga_ctrl_i/pixel_x_3
    -------------------------------------------------  ---------------------------
    Total                                      3.826ns (1.282ns logic, 2.544ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------

Paths for end point vga_ctrl_i/pixel_x_4 (SLICE_X43Y103.A4), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_ctrl_i/pixel_x_9 (FF)
  Destination:          vga_ctrl_i/pixel_x_4 (FF)
  Requirement:          8.888ns
  Data Path Delay:      3.890ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.284 - 0.301)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 8.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_ctrl_i/pixel_x_9 to vga_ctrl_i/pixel_x_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y104.BQ     Tcko                  0.430   vga_ctrl_i/pixel_x<9>
                                                       vga_ctrl_i/pixel_x_9
    SLICE_X45Y106.B1     net (fanout=6)        1.168   vga_ctrl_i/pixel_x<9>
    SLICE_X45Y106.B      Tilo                  0.259   N5
                                                       vga_ctrl_i/en_25MHz_pixel_x[9]_AND_5_o_SW0
    SLICE_X44Y103.B3     net (fanout=1)        0.851   N5
    SLICE_X44Y103.B      Tilo                  0.254   vga_ctrl_i/pixel_x<3>
                                                       vga_ctrl_i/Mcount_pixel_x_val1
    SLICE_X43Y103.A4     net (fanout=10)       0.555   vga_ctrl_i/Mcount_pixel_x_val
    SLICE_X43Y103.CLK    Tas                   0.373   vga_ctrl_i/pixel_x<7>
                                                       vga_ctrl_i/pixel_x_4_rstpot
                                                       vga_ctrl_i/pixel_x_4
    -------------------------------------------------  ---------------------------
    Total                                      3.890ns (1.316ns logic, 2.574ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.834ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_ctrl_i/pixel_x_5 (FF)
  Destination:          vga_ctrl_i/pixel_x_4 (FF)
  Requirement:          8.888ns
  Data Path Delay:      3.819ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 8.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_ctrl_i/pixel_x_5 to vga_ctrl_i/pixel_x_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y103.BQ     Tcko                  0.430   vga_ctrl_i/pixel_x<7>
                                                       vga_ctrl_i/pixel_x_5
    SLICE_X45Y106.B3     net (fanout=5)        1.097   vga_ctrl_i/pixel_x<5>
    SLICE_X45Y106.B      Tilo                  0.259   N5
                                                       vga_ctrl_i/en_25MHz_pixel_x[9]_AND_5_o_SW0
    SLICE_X44Y103.B3     net (fanout=1)        0.851   N5
    SLICE_X44Y103.B      Tilo                  0.254   vga_ctrl_i/pixel_x<3>
                                                       vga_ctrl_i/Mcount_pixel_x_val1
    SLICE_X43Y103.A4     net (fanout=10)       0.555   vga_ctrl_i/Mcount_pixel_x_val
    SLICE_X43Y103.CLK    Tas                   0.373   vga_ctrl_i/pixel_x<7>
                                                       vga_ctrl_i/pixel_x_4_rstpot
                                                       vga_ctrl_i/pixel_x_4
    -------------------------------------------------  ---------------------------
    Total                                      3.819ns (1.316ns logic, 2.503ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.876ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_ctrl_i/pixel_x_7 (FF)
  Destination:          vga_ctrl_i/pixel_x_4 (FF)
  Requirement:          8.888ns
  Data Path Delay:      3.777ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 8.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_ctrl_i/pixel_x_7 to vga_ctrl_i/pixel_x_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y103.DQ     Tcko                  0.430   vga_ctrl_i/pixel_x<7>
                                                       vga_ctrl_i/pixel_x_7
    SLICE_X45Y106.B2     net (fanout=6)        1.055   vga_ctrl_i/pixel_x<7>
    SLICE_X45Y106.B      Tilo                  0.259   N5
                                                       vga_ctrl_i/en_25MHz_pixel_x[9]_AND_5_o_SW0
    SLICE_X44Y103.B3     net (fanout=1)        0.851   N5
    SLICE_X44Y103.B      Tilo                  0.254   vga_ctrl_i/pixel_x<3>
                                                       vga_ctrl_i/Mcount_pixel_x_val1
    SLICE_X43Y103.A4     net (fanout=10)       0.555   vga_ctrl_i/Mcount_pixel_x_val
    SLICE_X43Y103.CLK    Tas                   0.373   vga_ctrl_i/pixel_x<7>
                                                       vga_ctrl_i/pixel_x_4_rstpot
                                                       vga_ctrl_i/pixel_x_4
    -------------------------------------------------  ---------------------------
    Total                                      3.777ns (1.316ns logic, 2.461ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_gen_clk_fx = PERIOD TIMEGRP "clk_gen_clk_fx" TS_CLK / 4.16666667 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point fb_less_2d_gpu_i/pix_buf_draw_0_23 (SLICE_X48Y106.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.424ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fb_less_2d_gpu_i/test_cnt_1 (FF)
  Destination:          fb_less_2d_gpu_i/pix_buf_draw_0_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.424ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: fb_less_2d_gpu_i/test_cnt_1 to fb_less_2d_gpu_i/pix_buf_draw_0_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y106.BQ     Tcko                  0.234   fb_less_2d_gpu_i/test_cnt<1>
                                                       fb_less_2d_gpu_i/test_cnt_1
    SLICE_X48Y106.B5     net (fanout=1)        0.059   fb_less_2d_gpu_i/test_cnt<1>
    SLICE_X48Y106.CLK    Tah         (-Th)    -0.131   fb_less_2d_gpu_i/test_cnt<1>
                                                       fb_less_2d_gpu_i/test_cnt<1>_rt
                                                       fb_less_2d_gpu_i/pix_buf_draw_0_23
    -------------------------------------------------  ---------------------------
    Total                                      0.424ns (0.365ns logic, 0.059ns route)
                                                       (86.1% logic, 13.9% route)

--------------------------------------------------------------------------------

Paths for end point vga_ctrl_i/phase_0 (SLICE_X46Y103.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.443ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_ctrl_i/phase_0 (FF)
  Destination:          vga_ctrl_i/phase_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.443ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vga_ctrl_i/phase_0 to vga_ctrl_i/phase_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y103.AQ     Tcko                  0.200   vga_ctrl_i/phase<1>
                                                       vga_ctrl_i/phase_0
    SLICE_X46Y103.A6     net (fanout=16)       0.053   vga_ctrl_i/phase<0>
    SLICE_X46Y103.CLK    Tah         (-Th)    -0.190   vga_ctrl_i/phase<1>
                                                       vga_ctrl_i/Mcount_phase_xor<0>11_INV_0
                                                       vga_ctrl_i/phase_0
    -------------------------------------------------  ---------------------------
    Total                                      0.443ns (0.390ns logic, 0.053ns route)
                                                       (88.0% logic, 12.0% route)

--------------------------------------------------------------------------------

Paths for end point vga_ctrl_i/pixel_x_7 (SLICE_X43Y103.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.446ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_ctrl_i/pixel_x_7 (FF)
  Destination:          vga_ctrl_i/pixel_x_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.446ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vga_ctrl_i/pixel_x_7 to vga_ctrl_i/pixel_x_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y103.DQ     Tcko                  0.198   vga_ctrl_i/pixel_x<7>
                                                       vga_ctrl_i/pixel_x_7
    SLICE_X43Y103.D6     net (fanout=6)        0.033   vga_ctrl_i/pixel_x<7>
    SLICE_X43Y103.CLK    Tah         (-Th)    -0.215   vga_ctrl_i/pixel_x<7>
                                                       vga_ctrl_i/pixel_x_7_rstpot
                                                       vga_ctrl_i/pixel_x_7
    -------------------------------------------------  ---------------------------
    Total                                      0.446ns (0.413ns logic, 0.033ns route)
                                                       (92.6% logic, 7.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_gen_clk_fx = PERIOD TIMEGRP "clk_gen_clk_fx" TS_CLK / 4.16666667 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 6.222ns (period - min period limit)
  Period: 8.888ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_gen/buf_clk_fx/I0
  Logical resource: clk_gen/buf_clk_fx/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_gen/clk_fx
--------------------------------------------------------------------------------
Slack: 8.408ns (period - min period limit)
  Period: 8.888ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: vga_ctrl_i/vga_clk/CLK
  Logical resource: vga_ctrl_i/vga_clk/CK
  Location pin: SLICE_X30Y125.CLK
  Clock network: clk_100MHz
--------------------------------------------------------------------------------
Slack: 8.408ns (period - min period limit)
  Period: 8.888ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: vga_ctrl_i/pixel_x<3>/CLK
  Logical resource: vga_ctrl_i/pixel_x_0/CK
  Location pin: SLICE_X44Y103.CLK
  Clock network: clk_100MHz
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLK                         |     37.037ns|     16.000ns|     18.171ns|            0|            0|            0|          603|
| TS_clk_gen_clk_fx             |      8.889ns|      4.361ns|          N/A|            0|            0|          603|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_24MHz_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_24MHz_i    |    4.361|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 603 paths, 0 nets, and 262 connections

Design statistics:
   Minimum period:  16.000ns{1}   (Maximum frequency:  62.500MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Jun 08 15:35:29 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 262 MB



