set ::env(PROJECT_NAME) shift_reg_8192
set ::env(DESIGN_TOP) shift_reg_8192
set ::env(DESIGN_DIR) ./digital_design/shift_reg_8192/rtl
set ::env(TOP_VERILOG) ./digital_design/shift_reg_8192/rtl/shift_reg_8192.v
