==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.1
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z007sclg225-1'
INFO: [HLS 200-10] Analyzing design file 'sum_test/src/sum.cpp' ...
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 103.055 ; gain = 45.609
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 103.074 ; gain = 45.629
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 109.723 ; gain = 52.277
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 113.098 ; gain = 55.652
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'calOFLoop1' (sum_test/src/sum.cpp:12) in function 'sum' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'calOFInnerLoop1' (sum_test/src/sum.cpp:14) in function 'sum' completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sum_test/src/sum.cpp:12:3) to (sum_test/src/sum.cpp:11:39) in function 'sum'... converting 64 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 139.289 ; gain = 81.844
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 140.707 ; gain = 83.262
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sum' ...
WARNING: [SYN 201-107] Renaming port name 'sum/sum' to 'sum/sum_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sum'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'calOFLoop1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('refBlock_V_load_2', sum_test/src/sum.cpp:15) on array 'refBlock_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'refBlock_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 11, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.611 seconds; current allocated memory: 120.617 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.246 seconds; current allocated memory: 121.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sum'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sum/refBlock_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sum/targetBlocks_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sum/sum_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sum' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sum'.
INFO: [HLS 200-111]  Elapsed time: 0.305 seconds; current allocated memory: 123.340 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 187.227 ; gain = 129.781
INFO: [SYSC 207-301] Generating SystemC RTL for sum.
INFO: [VHDL 208-304] Generating VHDL RTL for sum.
INFO: [VLOG 209-307] Generating Verilog RTL for sum.
INFO: [HLS 200-112] Total elapsed time: 17.902 seconds; peak allocated memory: 123.340 MB.
