#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Tue Jul 05 11:55:15 2016
# Process ID: 6312
# Current directory: E:/projects/xilinix/master_repo/LAB_AEP/Projects/fmc_imageon_gs/ZEDBOARD
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13568 E:\projects\xilinix\master_repo\LAB_AEP\Projects\fmc_imageon_gs\ZEDBOARD\fmc_imageon_gs.xpr
# Log file: E:/projects/xilinix/master_repo/LAB_AEP/Projects/fmc_imageon_gs/ZEDBOARD/vivado.log
# Journal file: E:/projects/xilinix/master_repo/LAB_AEP/Projects/fmc_imageon_gs/ZEDBOARD\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/projects/xilinix/master_repo/LAB_AEP/Projects/fmc_imageon_gs/ZEDBOARD/fmc_imageon_gs.xpr
open_bd_design {E:/projects/xilinix/master_repo/LAB_AEP/Projects/fmc_imageon_gs/ZEDBOARD/fmc_imageon_gs.srcs/sources_1/bd/fmc_imageon_gs/fmc_imageon_gs.bd}
launch_sdk -workspace E:/projects/xilinix/master_repo/LAB_AEP/Projects/fmc_imageon_gs/ZEDBOARD/fmc_imageon_gs.sdk -hwspec E:/projects/xilinix/master_repo/LAB_AEP/Projects/fmc_imageon_gs/ZEDBOARD/fmc_imageon_gs.sdk/fmc_imageon_gs_wrapper.hdf
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_interconnect:2.1 axis_interconnect_0
endgroup
set_property location {6 1969 -29} [get_bd_cells axis_interconnect_0]
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXI_MM2S]
delete_bd_objs [get_bd_cells axis_interconnect_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_interconnect:2.1 axis_interconnect_0
endgroup
delete_bd_objs [get_bd_cells axis_interconnect_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_1
endgroup
set_property location {6 2198 -237} [get_bd_cells axi_interconnect_1]
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXI_MM2S] -boundary_type upper [get_bd_intf_pins axi_interconnect_1/S00_AXI]
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M01_AXI]
connect_bd_intf_net [get_bd_intf_pins zed_audio_ctrl_0/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_1/M00_AXI]
connect_bd_net [get_bd_pins axi_interconnect_1/M01_ARESETN] [get_bd_pins rst_processing_system7_0_149M/peripheral_aresetn]
connect_bd_net [get_bd_pins axi_interconnect_1/M00_ARESETN] [get_bd_pins axi_interconnect_1/M01_ARESETN] -boundary_type upper
connect_bd_net [get_bd_pins axi_interconnect_1/S00_ARESETN] [get_bd_pins rst_processing_system7_0_149M/peripheral_aresetn]
connect_bd_net [get_bd_pins axi_interconnect_1/ARESETN] [get_bd_pins rst_processing_system7_0_149M/interconnect_aresetn]
connect_bd_net [get_bd_pins axi_interconnect_1/ACLK] [get_bd_pins processing_system7_0/FCLK_CLK1]
connect_bd_net [get_bd_pins axi_interconnect_1/S00_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK1]
connect_bd_net [get_bd_pins axi_interconnect_1/M00_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK1]
connect_bd_net [get_bd_pins axi_interconnect_1/M01_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK1]
validate_bd_design
startgroup
set_property -dict [list CONFIG.NUM_MI {1}] [get_bd_cells axi_interconnect_1]
endgroup
startgroup
set_property -dict [list CONFIG.NUM_SI {1} CONFIG.NUM_MI {1}] [get_bd_cells axi_interconnect_0]
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXI_S2MM]
endgroup
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/S00_AXI] [get_bd_intf_pins axi_dma_0/M_AXI_S2MM]
disconnect_bd_net /processing_system7_0_FCLK_CLK1 [get_bd_pins axi_interconnect_1/ACLK]
disconnect_bd_net /processing_system7_0_FCLK_CLK1 [get_bd_pins axi_interconnect_1/S00_ACLK]
disconnect_bd_net /processing_system7_0_FCLK_CLK1 [get_bd_pins axi_interconnect_1/M00_ACLK]
connect_bd_net [get_bd_pins axi_interconnect_1/ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axi_interconnect_1/S00_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axi_interconnect_1/M00_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
disconnect_bd_net /rst_processing_system7_0_149M_peripheral_aresetn [get_bd_pins axi_interconnect_1/M00_ARESETN]
disconnect_bd_net /rst_processing_system7_0_149M_peripheral_aresetn [get_bd_pins axi_interconnect_1/S00_ARESETN]
disconnect_bd_net /rst_processing_system7_0_149M_interconnect_aresetn [get_bd_pins axi_interconnect_1/ARESETN]
connect_bd_net [get_bd_pins axi_interconnect_1/ARESETN] [get_bd_pins rst_processing_system7_0_76M/interconnect_aresetn]
connect_bd_net [get_bd_pins axi_interconnect_1/S00_ARESETN] [get_bd_pins rst_processing_system7_0_76M/peripheral_aresetn]
connect_bd_net [get_bd_pins axi_interconnect_1/M00_ARESETN] [get_bd_pins rst_processing_system7_0_76M/peripheral_aresetn]
validate_bd_design
assign_bd_address
disconnect_bd_net /processing_system7_0_FCLK_CLK1 [get_bd_pins axi_dma_0/m_axi_mm2s_aclk]
connect_bd_net [get_bd_pins axi_dma_0/m_axi_mm2s_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
validate_bd_design
delete_bd_objs [get_bd_addr_segs -excluded axi_dma_0/Data_MM2S/SEG_zed_audio_ctrl_0_reg0]
assign_bd_address
regenerate_bd_layout
save_bd_design
validate_bd_design
include_bd_addr_seg [get_bd_addr_segs -excluded axi_dma_0/Data_MM2S/SEG_zed_audio_ctrl_0_reg0]
validate_bd_design
validate_bd_design -force
startgroup
set_property -dict [list CONFIG.ENABLE_ADVANCED_OPTIONS {1} CONFIG.ENABLE_PROTOCOL_CHECKERS {1}] [get_bd_cells axi_interconnect_1]
endgroup
startgroup
set_property -dict [list CONFIG.ENABLE_PROTOCOL_CHECKERS {0}] [get_bd_cells axi_interconnect_1]
endgroup
startgroup
set_property -dict [list CONFIG.ENABLE_ADVANCED_OPTIONS {0}] [get_bd_cells axi_interconnect_1]
endgroup
startgroup
set_property -dict [list CONFIG.NUM_MI {2} CONFIG.STRATEGY {2} CONFIG.S00_HAS_DATA_FIFO {2}] [get_bd_cells axi_interconnect_1]
endgroup
startgroup
set_property -dict [list CONFIG.NUM_MI {1} CONFIG.STRATEGY {0}] [get_bd_cells axi_interconnect_1]
endgroup
startgroup
set_property -dict [list CONFIG.c_micro_dma {0} CONFIG.c_m_axi_mm2s_data_width {32} CONFIG.c_mm2s_burst_size {16}] [get_bd_cells axi_dma_0]
endgroup
startgroup
set_property -dict [list CONFIG.c_micro_dma {0} CONFIG.c_include_mm2s {1} CONFIG.c_include_s2mm {1} CONFIG.c_s2mm_burst_size {16}] [get_bd_cells axi_dma_0]
endgroup
validate_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_datamover:5.1 axi_datamover_0
endgroup
set_property location {1 -47 703} [get_bd_cells axi_datamover_0]
delete_bd_objs [get_bd_cells axi_datamover_0]
save_bd_design
validate_bd_design
save_bd_design
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
file copy -force E:/projects/xilinix/master_repo/LAB_AEP/Projects/fmc_imageon_gs/ZEDBOARD/fmc_imageon_gs.runs/impl_1/fmc_imageon_gs_wrapper.sysdef E:/projects/xilinix/master_repo/LAB_AEP/Projects/fmc_imageon_gs/ZEDBOARD/fmc_imageon_gs.sdk/fmc_imageon_gs_wrapper.hdf

