#Timing report of worst 17 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: rst1.inpad[0] (.input at (7,0) clocked by clock0)
Endpoint  : ff1.D[0] (dffsre at (1,1) clocked by clock0)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
rst1.inpad[0] (.input at (7,0))                                  0.000     1.000
| (intra 'io' routing)                                           0.078     1.078
| (OPIN:2624 side:TOP (7,0))                                     0.000     1.078
| (CHANX:718607 L4 length:3 (7,0)->(4,0))                        0.120     1.198
| (CHANY:1121250 L4 length:0 (4,1)->(4,1))                       0.120     1.318
| (CHANX:724035 L4 length:3 (4,1)->(1,1))                        0.120     1.438
| (IPIN:31676 side:TOP (1,1))                                    0.164     1.602
| (intra 'clb' routing)                                          0.143     1.745
$abc$328$li0_li0.in[1] (.names at (1,1))                         0.000     1.745
| (primitive '.names' combinational delay)                       0.200     1.945
$abc$328$li0_li0.out[0] (.names at (1,1))                        0.000     1.945
| (intra 'clb' routing)                                          0.000     1.945
ff1.D[0] (dffsre at (1,1))                                       0.000     1.945
data arrival time                                                          1.945

clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
ff1.C[0] (dffsre at (1,1))                                       0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          1.945
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.162


#Path 2
Startpoint: en.inpad[0] (.input at (11,0) clocked by clock0)
Endpoint  : ff8.E[0] (dffsre at (1,8) clocked by clock0)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
en.inpad[0] (.input at (11,0))                                   0.000     1.000
| (intra 'io' routing)                                           0.078     1.078
| (OPIN:4208 side:TOP (11,0))                                    0.000     1.078
| (CHANX:718891 L4 length:3 (11,0)->(8,0))                       0.120     1.198
| (CHANX:718757 L4 length:3 (9,0)->(6,0))                        0.120     1.318
| (CHANY:1130988 L4 length:3 (6,1)->(6,4))                       0.120     1.438
| (CHANX:741423 L4 length:3 (6,4)->(3,4))                        0.120     1.558
| (CHANY:1111896 L4 length:3 (2,5)->(2,8))                       0.120     1.678
| (CHANX:764123 L4 length:1 (2,8)->(1,8))                        0.120     1.798
| (IPIN:111670 side:TOP (1,8))                                   0.164     1.962
| (intra 'clb' routing)                                          0.038     2.000
ff8.E[0] (dffsre at (1,8))                                       0.000     2.000
data arrival time                                                          2.000

clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
ff8.C[0] (dffsre at (1,8))                                       0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.011     2.089
data required time                                                         2.089
--------------------------------------------------------------------------------
data required time                                                        -2.089
data arrival time                                                          2.000
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.089


#Path 3
Startpoint: rst1.inpad[0] (.input at (7,0) clocked by clock0)
Endpoint  : ff2.R[0] (dffsre at (1,2) clocked by clock0)
Path Type : hold

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                           0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               1.000     1.000
rst1.inpad[0] (.input at (7,0))                                                                    0.000     1.000
| (intra 'io' routing)                                                                             0.078     1.078
| (OPIN:2624 side:TOP (7,0))                                                                       0.000     1.078
| (CHANX:718607 L4 length:3 (7,0)->(4,0))                                                          0.120     1.198
| (CHANY:1121250 L4 length:0 (4,1)->(4,1))                                                         0.120     1.318
| (CHANX:724035 L4 length:3 (4,1)->(1,1))                                                          0.120     1.438
| (IPIN:31676 side:TOP (1,1))                                                                      0.164     1.602
| (intra 'clb' routing)                                                                            0.143     1.745
$abc$509$auto$simplemap.cc:333:simplemap_lut$497[1].in[0] (.names at (1,1))                        0.000     1.745
| (primitive '.names' combinational delay)                                                         0.110     1.855
$abc$509$auto$simplemap.cc:333:simplemap_lut$497[1].out[0] (.names at (1,1))                       0.000     1.855
| (intra 'clb' routing)                                                                            0.141     1.996
| (OPIN:31660 side:RIGHT (1,1))                                                                    0.000     1.996
| (CHANY:1106712 L4 length:3 (1,1)->(1,4))                                                         0.120     2.116
| (IPIN:52073 side:RIGHT (1,2))                                                                    0.164     2.280
| (intra 'clb' routing)                                                                            0.020     2.300
ff2.R[0] (dffsre at (1,2))                                                                         0.000     2.300
data arrival time                                                                                            2.300

clock clock0 (rise edge)                                                                           0.000     0.000
clock source latency                                                                               0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                  0.000     0.000
| (intra 'io' routing)                                                                             0.078     0.078
| (inter-block routing:global net)                                                                 0.000     0.078
| (intra 'clb' routing)                                                                            2.000     2.078
ff2.C[0] (dffsre at (1,2))                                                                         0.000     2.078
clock uncertainty                                                                                  0.000     2.078
cell hold time                                                                                     0.134     2.212
data required time                                                                                           2.212
------------------------------------------------------------------------------------------------------------------
data required time                                                                                          -2.212
data arrival time                                                                                            2.300
------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                  0.088


#Path 4
Startpoint: rst3.inpad[0] (.input at (8,0) clocked by clock0)
Endpoint  : ff4.R[0] (dffsre at (1,4) clocked by clock0)
Path Type : hold

Point                                                                                                                                                                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                                                   0.000     0.000
input external delay                                                                                                                                                                                                                   1.000     1.000
rst3.inpad[0] (.input at (8,0))                                                                                                                                                                                                        0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                 0.078     1.078
| (OPIN:3032 side:TOP (8,0))                                                                                                                                                                                                           0.000     1.078
| (CHANX:718687 L4 length:3 (8,0)->(5,0))                                                                                                                                                                                              0.120     1.198
| (CHANY:1121236 L4 length:3 (4,1)->(4,4))                                                                                                                                                                                             0.120     1.318
| (CHANX:741199 L4 length:3 (4,4)->(1,4))                                                                                                                                                                                              0.120     1.438
| (IPIN:66354 side:TOP (1,4))                                                                                                                                                                                                          0.164     1.602
| (intra 'clb' routing)                                                                                                                                                                                                                0.143     1.745
$abc$509$techmap$techmap492$abc$316$auto$blifparse.cc:362:parse_blif$317.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:27$427_Y.in[0] (.names at (1,4))                        0.000     1.745
| (primitive '.names' combinational delay)                                                                                                                                                                                             0.060     1.805
$abc$509$techmap$techmap492$abc$316$auto$blifparse.cc:362:parse_blif$317.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:27$427_Y.out[0] (.names at (1,4))                       0.000     1.805
| (intra 'clb' routing)                                                                                                                                                                                                                0.141     1.946
| (OPIN:66333 side:TOP (1,4))                                                                                                                                                                                                          0.000     1.946
| (CHANX:741185 L4 length:0 (1,4)->(1,4))                                                                                                                                                                                              0.120     2.066
| (CHANY:1102190 L4 length:3 (0,5)->(0,8))                                                                                                                                                                                             0.120     2.186
| (CHANX:746930 L4 length:0 (1,5)->(1,5))                                                                                                                                                                                              0.120     2.306
| (CHANY:1106815 L4 length:3 (1,5)->(1,2))                                                                                                                                                                                             0.120     2.426
| (IPIN:66393 side:RIGHT (1,4))                                                                                                                                                                                                        0.164     2.590
| (intra 'clb' routing)                                                                                                                                                                                                                0.020     2.610
ff4.R[0] (dffsre at (1,4))                                                                                                                                                                                                             0.000     2.610
data arrival time                                                                                                                                                                                                                                2.610

clock clock0 (rise edge)                                                                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                                                   0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                                      0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                 0.078     0.078
| (inter-block routing:global net)                                                                                                                                                                                                     0.000     0.078
| (intra 'clb' routing)                                                                                                                                                                                                                2.000     2.078
ff4.C[0] (dffsre at (1,4))                                                                                                                                                                                                             0.000     2.078
clock uncertainty                                                                                                                                                                                                                      0.000     2.078
cell hold time                                                                                                                                                                                                                         0.134     2.212
data required time                                                                                                                                                                                                                               2.212
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                              -2.212
data arrival time                                                                                                                                                                                                                                2.610
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                      0.398


#Path 5
Startpoint: rst2.inpad[0] (.input at (8,0) clocked by clock0)
Endpoint  : ff3.R[0] (dffsre at (1,3) clocked by clock0)
Path Type : hold

Point                                                                                                                                                                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                                                   0.000     0.000
input external delay                                                                                                                                                                                                                   1.000     1.000
rst2.inpad[0] (.input at (8,0))                                                                                                                                                                                                        0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                 0.078     1.078
| (OPIN:3014 side:TOP (8,0))                                                                                                                                                                                                           0.000     1.078
| (CHANX:718657 L4 length:3 (8,0)->(5,0))                                                                                                                                                                                              0.120     1.198
| (CHANY:1121206 L4 length:2 (4,1)->(4,3))                                                                                                                                                                                             0.120     1.318
| (CHANX:735443 L4 length:3 (4,3)->(1,3))                                                                                                                                                                                              0.120     1.438
| (IPIN:59194 side:TOP (1,3))                                                                                                                                                                                                          0.164     1.602
| (intra 'clb' routing)                                                                                                                                                                                                                0.143     1.745
$abc$509$techmap$techmap491$abc$320$auto$blifparse.cc:362:parse_blif$321.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:27$427_Y.in[0] (.names at (1,3))                        0.000     1.745
| (primitive '.names' combinational delay)                                                                                                                                                                                             0.060     1.805
$abc$509$techmap$techmap491$abc$320$auto$blifparse.cc:362:parse_blif$321.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:27$427_Y.out[0] (.names at (1,3))                       0.000     1.805
| (intra 'clb' routing)                                                                                                                                                                                                                0.141     1.946
| (OPIN:59173 side:TOP (1,3))                                                                                                                                                                                                          0.000     1.946
| (CHANX:735461 L4 length:0 (1,3)->(1,3))                                                                                                                                                                                              0.120     2.066
| (CHANY:1102118 L4 length:3 (0,4)->(0,7))                                                                                                                                                                                             0.120     2.186
| (CHANX:741206 L4 length:0 (1,4)->(1,4))                                                                                                                                                                                              0.120     2.306
| (CHANY:1106671 L4 length:3 (1,4)->(1,1))                                                                                                                                                                                             0.120     2.426
| (IPIN:59233 side:RIGHT (1,3))                                                                                                                                                                                                        0.164     2.590
| (intra 'clb' routing)                                                                                                                                                                                                                0.020     2.610
ff3.R[0] (dffsre at (1,3))                                                                                                                                                                                                             0.000     2.610
data arrival time                                                                                                                                                                                                                                2.610

clock clock0 (rise edge)                                                                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                                                   0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                                      0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                 0.078     0.078
| (inter-block routing:global net)                                                                                                                                                                                                     0.000     0.078
| (intra 'clb' routing)                                                                                                                                                                                                                2.000     2.078
ff3.C[0] (dffsre at (1,3))                                                                                                                                                                                                             0.000     2.078
clock uncertainty                                                                                                                                                                                                                      0.000     2.078
cell hold time                                                                                                                                                                                                                         0.134     2.212
data required time                                                                                                                                                                                                                               2.212
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                              -2.212
data arrival time                                                                                                                                                                                                                                2.610
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                      0.398


#Path 6
Startpoint: rst6.inpad[0] (.input at (10,0) clocked by clock0)
Endpoint  : ff8.R[0] (dffsre at (1,8) clocked by clock0)
Path Type : hold

Point                                                                                                                                                                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                                                   0.000     0.000
input external delay                                                                                                                                                                                                                   1.000     1.000
rst6.inpad[0] (.input at (10,0))                                                                                                                                                                                                       0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                 0.078     1.078
| (OPIN:3826 side:TOP (10,0))                                                                                                                                                                                                          0.000     1.078
| (CHANX:718825 L4 length:3 (10,0)->(7,0))                                                                                                                                                                                             0.120     1.198
| (CHANY:1130950 L4 length:2 (6,1)->(6,3))                                                                                                                                                                                             0.120     1.318
| (CHANX:735689 L4 length:3 (6,3)->(3,3))                                                                                                                                                                                              0.120     1.438
| (CHANY:1111814 L4 length:3 (2,4)->(2,7))                                                                                                                                                                                             0.120     1.558
| (CHANX:758359 L4 length:1 (2,7)->(1,7))                                                                                                                                                                                              0.120     1.678
| (IPIN:91286 side:TOP (1,7))                                                                                                                                                                                                          0.164     1.842
| (intra 'clb' routing)                                                                                                                                                                                                                0.143     1.985
$abc$509$techmap$techmap495$abc$332$auto$blifparse.cc:362:parse_blif$333.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:27$427_Y.in[0] (.names at (1,7))                        0.000     1.985
| (primitive '.names' combinational delay)                                                                                                                                                                                             0.060     2.045
$abc$509$techmap$techmap495$abc$332$auto$blifparse.cc:362:parse_blif$333.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:27$427_Y.out[0] (.names at (1,7))                       0.000     2.045
| (intra 'clb' routing)                                                                                                                                                                                                                0.141     2.186
| (OPIN:91271 side:TOP (1,7))                                                                                                                                                                                                          0.000     2.186
| (CHANX:758357 L4 length:0 (1,7)->(1,7))                                                                                                                                                                                              0.120     2.306
| (CHANY:1102406 L4 length:3 (0,8)->(0,11))                                                                                                                                                                                            0.120     2.426
| (CHANX:769828 L4 length:3 (1,9)->(4,9))                                                                                                                                                                                              0.120     2.546
| (CHANY:1107099 L4 length:3 (1,9)->(1,6))                                                                                                                                                                                             0.120     2.666
| (IPIN:111693 side:RIGHT (1,8))                                                                                                                                                                                                       0.164     2.830
| (intra 'clb' routing)                                                                                                                                                                                                                0.020     2.850
ff8.R[0] (dffsre at (1,8))                                                                                                                                                                                                             0.000     2.850
data arrival time                                                                                                                                                                                                                                2.850

clock clock0 (rise edge)                                                                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                                                   0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                                      0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                 0.078     0.078
| (inter-block routing:global net)                                                                                                                                                                                                     0.000     0.078
| (intra 'clb' routing)                                                                                                                                                                                                                2.000     2.078
ff8.C[0] (dffsre at (1,8))                                                                                                                                                                                                             0.000     2.078
clock uncertainty                                                                                                                                                                                                                      0.000     2.078
cell hold time                                                                                                                                                                                                                         0.134     2.212
data required time                                                                                                                                                                                                                               2.212
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                              -2.212
data arrival time                                                                                                                                                                                                                                2.850
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                      0.638


#Path 7
Startpoint: rst6.inpad[0] (.input at (10,0) clocked by clock0)
Endpoint  : ff7.R[0] (dffsre at (1,7) clocked by clock0)
Path Type : hold

Point                                                                                                                                                                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                                                   0.000     0.000
input external delay                                                                                                                                                                                                                   1.000     1.000
rst6.inpad[0] (.input at (10,0))                                                                                                                                                                                                       0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                 0.078     1.078
| (OPIN:3826 side:TOP (10,0))                                                                                                                                                                                                          0.000     1.078
| (CHANX:718825 L4 length:3 (10,0)->(7,0))                                                                                                                                                                                             0.120     1.198
| (CHANY:1130950 L4 length:2 (6,1)->(6,3))                                                                                                                                                                                             0.120     1.318
| (CHANX:735689 L4 length:3 (6,3)->(3,3))                                                                                                                                                                                              0.120     1.438
| (CHANY:1111814 L4 length:3 (2,4)->(2,7))                                                                                                                                                                                             0.120     1.558
| (CHANX:758359 L4 length:1 (2,7)->(1,7))                                                                                                                                                                                              0.120     1.678
| (IPIN:91286 side:TOP (1,7))                                                                                                                                                                                                          0.164     1.842
| (intra 'clb' routing)                                                                                                                                                                                                                0.143     1.985
$abc$509$techmap$techmap495$abc$332$auto$blifparse.cc:362:parse_blif$333.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:27$427_Y.in[0] (.names at (1,7))                        0.000     1.985
| (primitive '.names' combinational delay)                                                                                                                                                                                             0.060     2.045
$abc$509$techmap$techmap495$abc$332$auto$blifparse.cc:362:parse_blif$333.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:27$427_Y.out[0] (.names at (1,7))                       0.000     2.045
| (intra 'clb' routing)                                                                                                                                                                                                                0.141     2.186
| (OPIN:91271 side:TOP (1,7))                                                                                                                                                                                                          0.000     2.186
| (CHANX:758357 L4 length:0 (1,7)->(1,7))                                                                                                                                                                                              0.120     2.306
| (CHANY:1102406 L4 length:3 (0,8)->(0,11))                                                                                                                                                                                            0.120     2.426
| (CHANX:764102 L4 length:0 (1,8)->(1,8))                                                                                                                                                                                              0.120     2.546
| (CHANY:1107031 L4 length:3 (1,8)->(1,5))                                                                                                                                                                                             0.120     2.666
| (IPIN:91331 side:RIGHT (1,7))                                                                                                                                                                                                        0.164     2.830
| (intra 'clb' routing)                                                                                                                                                                                                                0.020     2.850
ff7.R[0] (dffsre at (1,7))                                                                                                                                                                                                             0.000     2.850
data arrival time                                                                                                                                                                                                                                2.850

clock clock0 (rise edge)                                                                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                                                   0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                                      0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                 0.078     0.078
| (inter-block routing:global net)                                                                                                                                                                                                     0.000     0.078
| (intra 'clb' routing)                                                                                                                                                                                                                2.000     2.078
ff7.C[0] (dffsre at (1,7))                                                                                                                                                                                                             0.000     2.078
clock uncertainty                                                                                                                                                                                                                      0.000     2.078
cell hold time                                                                                                                                                                                                                         0.134     2.212
data required time                                                                                                                                                                                                                               2.212
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                              -2.212
data arrival time                                                                                                                                                                                                                                2.850
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                      0.638


#Path 8
Startpoint: rst5.inpad[0] (.input at (10,0) clocked by clock0)
Endpoint  : ff6.R[0] (dffsre at (1,6) clocked by clock0)
Path Type : hold

Point                                                                                                                                                                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                                                   0.000     0.000
input external delay                                                                                                                                                                                                                   1.000     1.000
rst5.inpad[0] (.input at (10,0))                                                                                                                                                                                                       0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                 0.078     1.078
| (OPIN:3806 side:TOP (10,0))                                                                                                                                                                                                          0.000     1.078
| (CHANX:718829 L4 length:3 (10,0)->(7,0))                                                                                                                                                                                             0.120     1.198
| (CHANY:1135848 L4 length:3 (7,1)->(7,4))                                                                                                                                                                                             0.120     1.318
| (CHANX:735769 L4 length:3 (7,3)->(4,3))                                                                                                                                                                                              0.120     1.438
| (CHANY:1116682 L4 length:3 (3,4)->(3,7))                                                                                                                                                                                             0.120     1.558
| (CHANX:752645 L4 length:2 (3,6)->(1,6))                                                                                                                                                                                              0.120     1.678
| (IPIN:84131 side:TOP (1,6))                                                                                                                                                                                                          0.164     1.842
| (intra 'clb' routing)                                                                                                                                                                                                                0.143     1.985
$abc$509$techmap$techmap494$abc$336$auto$blifparse.cc:362:parse_blif$337.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:27$427_Y.in[0] (.names at (1,6))                        0.000     1.985
| (primitive '.names' combinational delay)                                                                                                                                                                                             0.060     2.045
$abc$509$techmap$techmap494$abc$336$auto$blifparse.cc:362:parse_blif$337.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:27$427_Y.out[0] (.names at (1,6))                       0.000     2.045
| (intra 'clb' routing)                                                                                                                                                                                                                0.141     2.186
| (OPIN:84111 side:TOP (1,6))                                                                                                                                                                                                          0.000     2.186
| (CHANX:752633 L4 length:0 (1,6)->(1,6))                                                                                                                                                                                              0.120     2.306
| (CHANY:1102334 L4 length:3 (0,7)->(0,10))                                                                                                                                                                                            0.120     2.426
| (CHANX:758378 L4 length:0 (1,7)->(1,7))                                                                                                                                                                                              0.120     2.546
| (CHANY:1106959 L4 length:3 (1,7)->(1,4))                                                                                                                                                                                             0.120     2.666
| (IPIN:84171 side:RIGHT (1,6))                                                                                                                                                                                                        0.164     2.830
| (intra 'clb' routing)                                                                                                                                                                                                                0.020     2.850
ff6.R[0] (dffsre at (1,6))                                                                                                                                                                                                             0.000     2.850
data arrival time                                                                                                                                                                                                                                2.850

clock clock0 (rise edge)                                                                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                                                   0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                                      0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                 0.078     0.078
| (inter-block routing:global net)                                                                                                                                                                                                     0.000     0.078
| (intra 'clb' routing)                                                                                                                                                                                                                2.000     2.078
ff6.C[0] (dffsre at (1,6))                                                                                                                                                                                                             0.000     2.078
clock uncertainty                                                                                                                                                                                                                      0.000     2.078
cell hold time                                                                                                                                                                                                                         0.134     2.212
data required time                                                                                                                                                                                                                               2.212
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                              -2.212
data arrival time                                                                                                                                                                                                                                2.850
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                      0.638


#Path 9
Startpoint: rst4.inpad[0] (.input at (9,0) clocked by clock0)
Endpoint  : ff5.R[0] (dffsre at (1,5) clocked by clock0)
Path Type : hold

Point                                                                                                                                                                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                                                   0.000     0.000
input external delay                                                                                                                                                                                                                   1.000     1.000
rst4.inpad[0] (.input at (9,0))                                                                                                                                                                                                        0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                 0.078     1.078
| (OPIN:3434 side:TOP (9,0))                                                                                                                                                                                                           0.000     1.078
| (CHANX:718749 L4 length:3 (9,0)->(6,0))                                                                                                                                                                                              0.120     1.198
| (CHANY:1126086 L4 length:0 (5,1)->(5,1))                                                                                                                                                                                             0.120     1.318
| (CHANX:724167 L4 length:3 (5,1)->(2,1))                                                                                                                                                                                              0.120     1.438
| (CHANY:1106808 L4 length:3 (1,2)->(1,5))                                                                                                                                                                                             0.120     1.558
| (CHANX:746901 L4 length:0 (1,5)->(1,5))                                                                                                                                                                                              0.120     1.678
| (IPIN:76969 side:TOP (1,5))                                                                                                                                                                                                          0.164     1.842
| (intra 'clb' routing)                                                                                                                                                                                                                0.143     1.985
$abc$509$techmap$techmap493$abc$340$auto$blifparse.cc:362:parse_blif$341.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:27$427_Y.in[0] (.names at (1,5))                        0.000     1.985
| (primitive '.names' combinational delay)                                                                                                                                                                                             0.060     2.045
$abc$509$techmap$techmap493$abc$340$auto$blifparse.cc:362:parse_blif$341.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:27$427_Y.out[0] (.names at (1,5))                       0.000     2.045
| (intra 'clb' routing)                                                                                                                                                                                                                0.141     2.186
| (OPIN:76951 side:TOP (1,5))                                                                                                                                                                                                          0.000     2.186
| (CHANX:746909 L4 length:0 (1,5)->(1,5))                                                                                                                                                                                              0.120     2.306
| (CHANY:1102262 L4 length:3 (0,6)->(0,9))                                                                                                                                                                                             0.120     2.426
| (CHANX:752654 L4 length:0 (1,6)->(1,6))                                                                                                                                                                                              0.120     2.546
| (CHANY:1106887 L4 length:3 (1,6)->(1,3))                                                                                                                                                                                             0.120     2.666
| (IPIN:77011 side:RIGHT (1,5))                                                                                                                                                                                                        0.164     2.830
| (intra 'clb' routing)                                                                                                                                                                                                                0.020     2.850
ff5.R[0] (dffsre at (1,5))                                                                                                                                                                                                             0.000     2.850
data arrival time                                                                                                                                                                                                                                2.850

clock clock0 (rise edge)                                                                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                                                   0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                                      0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                 0.078     0.078
| (inter-block routing:global net)                                                                                                                                                                                                     0.000     0.078
| (intra 'clb' routing)                                                                                                                                                                                                                2.000     2.078
ff5.C[0] (dffsre at (1,5))                                                                                                                                                                                                             0.000     2.078
clock uncertainty                                                                                                                                                                                                                      0.000     2.078
cell hold time                                                                                                                                                                                                                         0.134     2.212
data required time                                                                                                                                                                                                                               2.212
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                              -2.212
data arrival time                                                                                                                                                                                                                                2.850
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                      0.638


#Path 10
Startpoint: ff4.Q[0] (dffsre at (1,4) clocked by clock0)
Endpoint  : ff5.D[0] (dffsre at (1,5) clocked by clock0)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
ff4.C[0] (dffsre at (1,4))                                       0.000     2.078
| (primitive 'dffsre' Tcq_min)                                   0.409     2.487
ff4.Q[0] (dffsre at (1,4)) [clock-to-output]                     0.000     2.487
| (intra 'clb' routing)                                          0.142     2.629
| (OPIN:66343 side:RIGHT (1,4))                                  0.000     2.629
| (CHANY:1106966 L4 length:3 (1,4)->(1,7))                       0.120     2.749
| (IPIN:76995 side:RIGHT (1,5))                                  0.164     2.913
| (intra 'clb' routing)                                          0.293     3.206
ff5.D[0] (dffsre at (1,5))                                       0.000     3.206
data arrival time                                                          3.206

clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
ff5.C[0] (dffsre at (1,5))                                       0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          3.206
--------------------------------------------------------------------------------
slack (MET)                                                                1.099


#Path 11
Startpoint: ff5.Q[0] (dffsre at (1,5) clocked by clock0)
Endpoint  : ff6.D[0] (dffsre at (1,6) clocked by clock0)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
ff5.C[0] (dffsre at (1,5))                                       0.000     2.078
| (primitive 'dffsre' Tcq_min)                                   0.409     2.487
ff5.Q[0] (dffsre at (1,5)) [clock-to-output]                     0.000     2.487
| (intra 'clb' routing)                                          0.142     2.629
| (OPIN:76961 side:RIGHT (1,5))                                  0.000     2.629
| (CHANY:1107038 L4 length:3 (1,5)->(1,8))                       0.120     2.749
| (IPIN:84155 side:RIGHT (1,6))                                  0.164     2.913
| (intra 'clb' routing)                                          0.293     3.206
ff6.D[0] (dffsre at (1,6))                                       0.000     3.206
data arrival time                                                          3.206

clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
ff6.C[0] (dffsre at (1,6))                                       0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          3.206
--------------------------------------------------------------------------------
slack (MET)                                                                1.099


#Path 12
Startpoint: ff6.Q[0] (dffsre at (1,6) clocked by clock0)
Endpoint  : ff7.D[0] (dffsre at (1,7) clocked by clock0)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
ff6.C[0] (dffsre at (1,6))                                       0.000     2.078
| (primitive 'dffsre' Tcq_min)                                   0.409     2.487
ff6.Q[0] (dffsre at (1,6)) [clock-to-output]                     0.000     2.487
| (intra 'clb' routing)                                          0.142     2.629
| (OPIN:84121 side:RIGHT (1,6))                                  0.000     2.629
| (CHANY:1107110 L4 length:3 (1,6)->(1,9))                       0.120     2.749
| (IPIN:91315 side:RIGHT (1,7))                                  0.164     2.913
| (intra 'clb' routing)                                          0.293     3.206
ff7.D[0] (dffsre at (1,7))                                       0.000     3.206
data arrival time                                                          3.206

clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
ff7.C[0] (dffsre at (1,7))                                       0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          3.206
--------------------------------------------------------------------------------
slack (MET)                                                                1.099


#Path 13
Startpoint: ff2.Q[0] (dffsre at (1,2) clocked by clock0)
Endpoint  : ff3.D[0] (dffsre at (1,3) clocked by clock0)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
ff2.C[0] (dffsre at (1,2))                                       0.000     2.078
| (primitive 'dffsre' Tcq_min)                                   0.409     2.487
ff2.Q[0] (dffsre at (1,2)) [clock-to-output]                     0.000     2.487
| (intra 'clb' routing)                                          0.142     2.629
| (OPIN:52023 side:RIGHT (1,2))                                  0.000     2.629
| (CHANY:1106822 L4 length:3 (1,2)->(1,5))                       0.120     2.749
| (IPIN:59217 side:RIGHT (1,3))                                  0.164     2.913
| (intra 'clb' routing)                                          0.293     3.206
ff3.D[0] (dffsre at (1,3))                                       0.000     3.206
data arrival time                                                          3.206

clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
ff3.C[0] (dffsre at (1,3))                                       0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          3.206
--------------------------------------------------------------------------------
slack (MET)                                                                1.099


#Path 14
Startpoint: ff3.Q[0] (dffsre at (1,3) clocked by clock0)
Endpoint  : ff4.D[0] (dffsre at (1,4) clocked by clock0)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
ff3.C[0] (dffsre at (1,3))                                       0.000     2.078
| (primitive 'dffsre' Tcq_min)                                   0.409     2.487
ff3.Q[0] (dffsre at (1,3)) [clock-to-output]                     0.000     2.487
| (intra 'clb' routing)                                          0.142     2.629
| (OPIN:59183 side:RIGHT (1,3))                                  0.000     2.629
| (CHANY:1106894 L4 length:3 (1,3)->(1,6))                       0.120     2.749
| (IPIN:66377 side:RIGHT (1,4))                                  0.164     2.913
| (intra 'clb' routing)                                          0.293     3.206
ff4.D[0] (dffsre at (1,4))                                       0.000     3.206
data arrival time                                                          3.206

clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
ff4.C[0] (dffsre at (1,4))                                       0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          3.206
--------------------------------------------------------------------------------
slack (MET)                                                                1.099


#Path 15
Startpoint: ff7.Q[0] (dffsre at (1,7) clocked by clock0)
Endpoint  : ff8.D[0] (dffsre at (1,8) clocked by clock0)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
ff7.C[0] (dffsre at (1,7))                                       0.000     2.078
| (primitive 'dffsre' Tcq_min)                                   0.409     2.487
ff7.Q[0] (dffsre at (1,7)) [clock-to-output]                     0.000     2.487
| (intra 'clb' routing)                                          0.142     2.629
| (OPIN:91281 side:RIGHT (1,7))                                  0.000     2.629
| (CHANY:1107164 L4 length:3 (1,7)->(1,10))                      0.120     2.749
| (CHANX:764015 L1 length:0 (1,8)->(1,8))                        0.108     2.857
| (IPIN:111648 side:TOP (1,8))                                   0.164     3.021
| (intra 'clb' routing)                                          0.293     3.314
ff8.D[0] (dffsre at (1,8))                                       0.000     3.314
data arrival time                                                          3.314

clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
ff8.C[0] (dffsre at (1,8))                                       0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          3.314
--------------------------------------------------------------------------------
slack (MET)                                                                1.207


#Path 16
Startpoint: ff1.Q[0] (dffsre at (1,1) clocked by clock0)
Endpoint  : ff2.D[0] (dffsre at (1,2) clocked by clock0)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
ff1.C[0] (dffsre at (1,1))                                       0.000     2.078
| (primitive 'dffsre' Tcq_min)                                   0.409     2.487
ff1.Q[0] (dffsre at (1,1)) [clock-to-output]                     0.000     2.487
| (intra 'clb' routing)                                          0.142     2.629
| (OPIN:31661 side:RIGHT (1,1))                                  0.000     2.629
| (CHANY:1106642 L4 length:2 (1,1)->(1,3))                       0.120     2.749
| (CHANX:729685 L1 length:0 (1,2)->(1,2))                        0.108     2.857
| (IPIN:52035 side:TOP (1,2))                                    0.164     3.021
| (intra 'clb' routing)                                          0.293     3.314
ff2.D[0] (dffsre at (1,2))                                       0.000     3.314
data arrival time                                                          3.314

clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
ff2.C[0] (dffsre at (1,2))                                       0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          3.314
--------------------------------------------------------------------------------
slack (MET)                                                                1.207


#Path 17
Startpoint: ff8.Q[0] (dffsre at (1,8) clocked by clock0)
Endpoint  : out:ff8.outpad[0] (.output at (79,66) clocked by clock0)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
ff8.C[0] (dffsre at (1,8))                                       0.000     2.078
| (primitive 'dffsre' Tcq_min)                                   0.409     2.487
ff8.Q[0] (dffsre at (1,8)) [clock-to-output]                     0.000     2.487
| (intra 'clb' routing)                                          0.142     2.629
| (OPIN:111643 side:RIGHT (1,8))                                 0.000     2.629
| (CHANY:1107254 L4 length:3 (1,8)->(1,11))                      0.120     2.749
| (CHANY:1107474 L4 length:3 (1,11)->(1,14))                     0.120     2.869
| (CHANX:798489 L4 length:0 (1,14)->(1,14))                      0.120     2.989
| (CHANY:1102902 L4 length:3 (0,15)->(0,18))                     0.120     3.109
| (CHANY:1103056 L4 length:3 (0,17)->(0,20))                     0.120     3.229
| (CHANX:827076 L4 length:3 (1,19)->(4,19))                      0.120     3.349
| (CHANY:1117836 L4 length:3 (3,20)->(3,23))                     0.120     3.469
| (CHANX:844524 L4 length:3 (4,22)->(7,22))                      0.120     3.589
| (CHANX:844740 L4 length:3 (7,22)->(10,22))                     0.120     3.709
| (CHANX:844956 L4 length:3 (10,22)->(13,22))                    0.120     3.829
| (CHANX:845172 L4 length:3 (13,22)->(16,22))                    0.120     3.949
| (CHANX:845388 L4 length:3 (16,22)->(19,22))                    0.120     4.069
| (CHANX:845604 L4 length:3 (19,22)->(22,22))                    0.120     4.189
| (CHANX:845820 L4 length:3 (22,22)->(25,22))                    0.120     4.309
| (CHANX:846036 L4 length:3 (25,22)->(28,22))                    0.120     4.429
| (CHANX:846252 L4 length:3 (28,22)->(31,22))                    0.120     4.549
| (CHANX:846468 L4 length:3 (31,22)->(34,22))                    0.120     4.669
| (CHANX:846684 L4 length:3 (34,22)->(37,22))                    0.120     4.789
| (CHANX:846900 L4 length:3 (37,22)->(40,22))                    0.120     4.909
| (CHANX:847116 L4 length:3 (40,22)->(43,22))                    0.120     5.029
| (CHANX:847332 L4 length:3 (43,22)->(46,22))                    0.120     5.149
| (CHANX:847548 L4 length:3 (46,22)->(49,22))                    0.120     5.269
| (CHANX:847764 L4 length:3 (49,22)->(52,22))                    0.120     5.389
| (CHANY:1351332 L4 length:3 (51,23)->(51,26))                   0.120     5.509
| (CHANY:1351548 L4 length:3 (51,26)->(51,29))                   0.120     5.629
| (CHANY:1351764 L4 length:3 (51,29)->(51,32))                   0.120     5.749
| (CHANY:1351980 L4 length:3 (51,32)->(51,35))                   0.120     5.869
| (CHANY:1352196 L4 length:3 (51,35)->(51,38))                   0.120     5.989
| (CHANY:1352412 L4 length:3 (51,38)->(51,41))                   0.120     6.109
| (CHANY:1352628 L4 length:3 (51,41)->(51,44))                   0.120     6.229
| (CHANY:1352844 L4 length:3 (51,44)->(51,47))                   0.120     6.349
| (CHANX:985356 L4 length:3 (52,46)->(55,46))                    0.120     6.469
| (CHANX:985572 L4 length:3 (55,46)->(58,46))                    0.120     6.589
| (CHANX:985788 L4 length:3 (58,46)->(61,46))                    0.120     6.709
| (CHANX:986004 L4 length:3 (61,46)->(64,46))                    0.120     6.829
| (CHANX:986220 L4 length:3 (64,46)->(67,46))                    0.120     6.949
| (CHANX:986436 L4 length:3 (67,46)->(70,46))                    0.120     7.069
| (CHANX:986652 L4 length:3 (70,46)->(73,46))                    0.120     7.189
| (CHANX:986868 L4 length:3 (73,46)->(76,46))                    0.120     7.309
| (CHANY:1469700 L4 length:3 (75,47)->(75,50))                   0.120     7.429
| (CHANY:1469916 L4 length:3 (75,50)->(75,53))                   0.120     7.549
| (CHANY:1470132 L4 length:3 (75,53)->(75,56))                   0.120     7.669
| (CHANY:1470348 L4 length:3 (75,56)->(75,59))                   0.120     7.789
| (CHANY:1470564 L4 length:3 (75,59)->(75,62))                   0.120     7.909
| (CHANX:1067218 L4 length:2 (76,60)->(78,60))                   0.120     8.029
| (CHANY:1485284 L4 length:3 (78,61)->(78,64))                   0.120     8.149
| (CHANY:1485418 L4 length:3 (78,63)->(78,66))                   0.120     8.269
| (IPIN:686980 side:LEFT (79,66))                                0.164     8.433
| (intra 'io' routing)                                           0.108     8.541
out:ff8.outpad[0] (.output at (79,66))                           0.000     8.541
data arrival time                                                          8.541

clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                           -1.000    -1.000
data required time                                                        -1.000
--------------------------------------------------------------------------------
data required time                                                         1.000
data arrival time                                                          8.541
--------------------------------------------------------------------------------
slack (MET)                                                                9.541


#End of timing report
