
ubuntu-preinstalled/diff:     file format elf32-littlearm


Disassembly of section .init:

000022f0 <.init>:
    22f0:	push	{r3, lr}
    22f4:	bl	3b7c <sigaltstack@plt+0x12f4>
    22f8:	pop	{r3, pc}

Disassembly of section .plt:

000022fc <fdopen@plt-0x14>:
    22fc:	push	{lr}		; (str lr, [sp, #-4]!)
    2300:	ldr	lr, [pc, #4]	; 230c <fdopen@plt-0x4>
    2304:	add	lr, pc, lr
    2308:	ldr	pc, [lr, #8]!
    230c:	andeq	ip, r2, r0, lsr #20

00002310 <fdopen@plt>:
    2310:	add	ip, pc, #0, 12
    2314:	add	ip, ip, #44, 20	; 0x2c000
    2318:	ldr	pc, [ip, #2592]!	; 0xa20

0000231c <calloc@plt>:
    231c:	add	ip, pc, #0, 12
    2320:	add	ip, ip, #44, 20	; 0x2c000
    2324:	ldr	pc, [ip, #2584]!	; 0xa18

00002328 <fputs_unlocked@plt>:
    2328:			; <UNDEFINED> instruction: 0x46c04778
    232c:	add	ip, pc, #0, 12
    2330:	add	ip, ip, #44, 20	; 0x2c000
    2334:	ldr	pc, [ip, #2572]!	; 0xa0c

00002338 <wctype@plt>:
    2338:	add	ip, pc, #0, 12
    233c:	add	ip, ip, #44, 20	; 0x2c000
    2340:	ldr	pc, [ip, #2564]!	; 0xa04

00002344 <raise@plt>:
    2344:	add	ip, pc, #0, 12
    2348:	add	ip, ip, #44, 20	; 0x2c000
    234c:	ldr	pc, [ip, #2556]!	; 0x9fc

00002350 <wcrtomb@plt>:
    2350:	add	ip, pc, #0, 12
    2354:	add	ip, ip, #44, 20	; 0x2c000
    2358:	ldr	pc, [ip, #2548]!	; 0x9f4

0000235c <gmtime_r@plt>:
    235c:			; <UNDEFINED> instruction: 0x46c04778
    2360:	add	ip, pc, #0, 12
    2364:	add	ip, ip, #44, 20	; 0x2c000
    2368:	ldr	pc, [ip, #2536]!	; 0x9e8

0000236c <iconv_close@plt>:
    236c:	add	ip, pc, #0, 12
    2370:	add	ip, ip, #44, 20	; 0x2c000
    2374:	ldr	pc, [ip, #2528]!	; 0x9e0

00002378 <iswctype@plt>:
    2378:	add	ip, pc, #0, 12
    237c:	add	ip, ip, #44, 20	; 0x2c000
    2380:	ldr	pc, [ip, #2520]!	; 0x9d8

00002384 <iconv@plt>:
    2384:	add	ip, pc, #0, 12
    2388:	add	ip, ip, #44, 20	; 0x2c000
    238c:	ldr	pc, [ip, #2512]!	; 0x9d0

00002390 <strcmp@plt>:
    2390:			; <UNDEFINED> instruction: 0x46c04778
    2394:	add	ip, pc, #0, 12
    2398:	add	ip, ip, #44, 20	; 0x2c000
    239c:	ldr	pc, [ip, #2500]!	; 0x9c4

000023a0 <__cxa_finalize@plt>:
    23a0:	add	ip, pc, #0, 12
    23a4:	add	ip, ip, #44, 20	; 0x2c000
    23a8:	ldr	pc, [ip, #2492]!	; 0x9bc

000023ac <read@plt>:
    23ac:	add	ip, pc, #0, 12
    23b0:	add	ip, ip, #44, 20	; 0x2c000
    23b4:	ldr	pc, [ip, #2484]!	; 0x9b4

000023b8 <mktime@plt>:
    23b8:	add	ip, pc, #0, 12
    23bc:	add	ip, ip, #44, 20	; 0x2c000
    23c0:	ldr	pc, [ip, #2476]!	; 0x9ac

000023c4 <wcwidth@plt>:
    23c4:	add	ip, pc, #0, 12
    23c8:	add	ip, ip, #44, 20	; 0x2c000
    23cc:	ldr	pc, [ip, #2468]!	; 0x9a4

000023d0 <sigprocmask@plt>:
    23d0:	add	ip, pc, #0, 12
    23d4:	add	ip, ip, #44, 20	; 0x2c000
    23d8:	ldr	pc, [ip, #2460]!	; 0x99c

000023dc <_setjmp@plt>:
    23dc:	add	ip, pc, #0, 12
    23e0:	add	ip, ip, #44, 20	; 0x2c000
    23e4:	ldr	pc, [ip, #2452]!	; 0x994

000023e8 <memmove@plt>:
    23e8:	add	ip, pc, #0, 12
    23ec:	add	ip, ip, #44, 20	; 0x2c000
    23f0:	ldr	pc, [ip, #2444]!	; 0x98c

000023f4 <free@plt>:
    23f4:			; <UNDEFINED> instruction: 0x46c04778
    23f8:	add	ip, pc, #0, 12
    23fc:	add	ip, ip, #44, 20	; 0x2c000
    2400:	ldr	pc, [ip, #2432]!	; 0x980

00002404 <clock_gettime@plt>:
    2404:			; <UNDEFINED> instruction: 0x46c04778
    2408:	add	ip, pc, #0, 12
    240c:	add	ip, ip, #44, 20	; 0x2c000
    2410:	ldr	pc, [ip, #2420]!	; 0x974

00002414 <_exit@plt>:
    2414:	add	ip, pc, #0, 12
    2418:	add	ip, ip, #44, 20	; 0x2c000
    241c:	ldr	pc, [ip, #2412]!	; 0x96c

00002420 <memcpy@plt>:
    2420:			; <UNDEFINED> instruction: 0x46c04778
    2424:	add	ip, pc, #0, 12
    2428:	add	ip, ip, #44, 20	; 0x2c000
    242c:	ldr	pc, [ip, #2400]!	; 0x960

00002430 <__strtoull_internal@plt>:
    2430:	add	ip, pc, #0, 12
    2434:	add	ip, ip, #44, 20	; 0x2c000
    2438:	ldr	pc, [ip, #2392]!	; 0x958

0000243c <towlower@plt>:
    243c:	add	ip, pc, #0, 12
    2440:	add	ip, ip, #44, 20	; 0x2c000
    2444:	ldr	pc, [ip, #2384]!	; 0x950

00002448 <mbsinit@plt>:
    2448:	add	ip, pc, #0, 12
    244c:	add	ip, ip, #44, 20	; 0x2c000
    2450:	ldr	pc, [ip, #2376]!	; 0x948

00002454 <signal@plt>:
    2454:	add	ip, pc, #0, 12
    2458:	add	ip, ip, #44, 20	; 0x2c000
    245c:	ldr	pc, [ip, #2368]!	; 0x940

00002460 <fwrite_unlocked@plt>:
    2460:			; <UNDEFINED> instruction: 0x46c04778
    2464:	add	ip, pc, #0, 12
    2468:	add	ip, ip, #44, 20	; 0x2c000
    246c:	ldr	pc, [ip, #2356]!	; 0x934

00002470 <memcmp@plt>:
    2470:	add	ip, pc, #0, 12
    2474:	add	ip, ip, #44, 20	; 0x2c000
    2478:	ldr	pc, [ip, #2348]!	; 0x92c

0000247c <dcgettext@plt>:
    247c:			; <UNDEFINED> instruction: 0x46c04778
    2480:	add	ip, pc, #0, 12
    2484:	add	ip, ip, #44, 20	; 0x2c000
    2488:	ldr	pc, [ip, #2336]!	; 0x920

0000248c <strdup@plt>:
    248c:	add	ip, pc, #0, 12
    2490:	add	ip, ip, #44, 20	; 0x2c000
    2494:	ldr	pc, [ip, #2328]!	; 0x918

00002498 <__stack_chk_fail@plt>:
    2498:	add	ip, pc, #0, 12
    249c:	add	ip, ip, #44, 20	; 0x2c000
    24a0:	ldr	pc, [ip, #2320]!	; 0x910

000024a4 <dup2@plt>:
    24a4:	add	ip, pc, #0, 12
    24a8:	add	ip, ip, #44, 20	; 0x2c000
    24ac:	ldr	pc, [ip, #2312]!	; 0x908

000024b0 <realloc@plt>:
    24b0:	add	ip, pc, #0, 12
    24b4:	add	ip, ip, #44, 20	; 0x2c000
    24b8:	ldr	pc, [ip, #2304]!	; 0x900

000024bc <sigismember@plt>:
    24bc:	add	ip, pc, #0, 12
    24c0:	add	ip, ip, #44, 20	; 0x2c000
    24c4:	ldr	pc, [ip, #2296]!	; 0x8f8

000024c8 <localtime_r@plt>:
    24c8:	add	ip, pc, #0, 12
    24cc:	add	ip, ip, #44, 20	; 0x2c000
    24d0:	ldr	pc, [ip, #2288]!	; 0x8f0

000024d4 <textdomain@plt>:
    24d4:	add	ip, pc, #0, 12
    24d8:	add	ip, ip, #44, 20	; 0x2c000
    24dc:	ldr	pc, [ip, #2280]!	; 0x8e8

000024e0 <iswcntrl@plt>:
    24e0:	add	ip, pc, #0, 12
    24e4:	add	ip, ip, #44, 20	; 0x2c000
    24e8:	ldr	pc, [ip, #2272]!	; 0x8e0

000024ec <rawmemchr@plt>:
    24ec:	add	ip, pc, #0, 12
    24f0:	add	ip, ip, #44, 20	; 0x2c000
    24f4:	ldr	pc, [ip, #2264]!	; 0x8d8

000024f8 <strcasecmp@plt>:
    24f8:			; <UNDEFINED> instruction: 0x46c04778
    24fc:	add	ip, pc, #0, 12
    2500:	add	ip, ip, #44, 20	; 0x2c000
    2504:	ldr	pc, [ip, #2252]!	; 0x8cc

00002508 <fflush_unlocked@plt>:
    2508:			; <UNDEFINED> instruction: 0x46c04778
    250c:	add	ip, pc, #0, 12
    2510:	add	ip, ip, #44, 20	; 0x2c000
    2514:	ldr	pc, [ip, #2240]!	; 0x8c0

00002518 <iswprint@plt>:
    2518:	add	ip, pc, #0, 12
    251c:	add	ip, ip, #44, 20	; 0x2c000
    2520:	ldr	pc, [ip, #2232]!	; 0x8b8

00002524 <tzset@plt>:
    2524:	add	ip, pc, #0, 12
    2528:	add	ip, ip, #44, 20	; 0x2c000
    252c:	ldr	pc, [ip, #2224]!	; 0x8b0

00002530 <__fxstat64@plt>:
    2530:	add	ip, pc, #0, 12
    2534:	add	ip, ip, #44, 20	; 0x2c000
    2538:	ldr	pc, [ip, #2216]!	; 0x8a8

0000253c <readlink@plt>:
    253c:			; <UNDEFINED> instruction: 0x46c04778
    2540:	add	ip, pc, #0, 12
    2544:	add	ip, ip, #44, 20	; 0x2c000
    2548:	ldr	pc, [ip, #2204]!	; 0x89c

0000254c <sigaction@plt>:
    254c:	add	ip, pc, #0, 12
    2550:	add	ip, ip, #44, 20	; 0x2c000
    2554:	ldr	pc, [ip, #2196]!	; 0x894

00002558 <fwrite@plt>:
    2558:	add	ip, pc, #0, 12
    255c:	add	ip, ip, #44, 20	; 0x2c000
    2560:	ldr	pc, [ip, #2188]!	; 0x88c

00002564 <lseek64@plt>:
    2564:	add	ip, pc, #0, 12
    2568:	add	ip, ip, #44, 20	; 0x2c000
    256c:	ldr	pc, [ip, #2180]!	; 0x884

00002570 <waitpid@plt>:
    2570:	add	ip, pc, #0, 12
    2574:	add	ip, ip, #44, 20	; 0x2c000
    2578:	ldr	pc, [ip, #2172]!	; 0x87c

0000257c <__ctype_get_mb_cur_max@plt>:
    257c:	add	ip, pc, #0, 12
    2580:	add	ip, ip, #44, 20	; 0x2c000
    2584:	ldr	pc, [ip, #2164]!	; 0x874

00002588 <strcpy@plt>:
    2588:	add	ip, pc, #0, 12
    258c:	add	ip, ip, #44, 20	; 0x2c000
    2590:	ldr	pc, [ip, #2156]!	; 0x86c

00002594 <mbrtowc@plt>:
    2594:	add	ip, pc, #0, 12
    2598:	add	ip, ip, #44, 20	; 0x2c000
    259c:	ldr	pc, [ip, #2148]!	; 0x864

000025a0 <error@plt>:
    25a0:			; <UNDEFINED> instruction: 0x46c04778
    25a4:	add	ip, pc, #0, 12
    25a8:	add	ip, ip, #44, 20	; 0x2c000
    25ac:	ldr	pc, [ip, #2136]!	; 0x858

000025b0 <opendir@plt>:
    25b0:	add	ip, pc, #0, 12
    25b4:	add	ip, ip, #44, 20	; 0x2c000
    25b8:	ldr	pc, [ip, #2128]!	; 0x850

000025bc <open64@plt>:
    25bc:	add	ip, pc, #0, 12
    25c0:	add	ip, ip, #44, 20	; 0x2c000
    25c4:	ldr	pc, [ip, #2120]!	; 0x848

000025c8 <strcoll@plt>:
    25c8:			; <UNDEFINED> instruction: 0x46c04778
    25cc:	add	ip, pc, #0, 12
    25d0:	add	ip, ip, #44, 20	; 0x2c000
    25d4:	ldr	pc, [ip, #2108]!	; 0x83c

000025d8 <getenv@plt>:
    25d8:	add	ip, pc, #0, 12
    25dc:	add	ip, ip, #44, 20	; 0x2c000
    25e0:	ldr	pc, [ip, #2100]!	; 0x834

000025e4 <puts@plt>:
    25e4:	add	ip, pc, #0, 12
    25e8:	add	ip, ip, #44, 20	; 0x2c000
    25ec:	ldr	pc, [ip, #2092]!	; 0x82c

000025f0 <malloc@plt>:
    25f0:	add	ip, pc, #0, 12
    25f4:	add	ip, ip, #44, 20	; 0x2c000
    25f8:	ldr	pc, [ip, #2084]!	; 0x824

000025fc <iconv_open@plt>:
    25fc:	add	ip, pc, #0, 12
    2600:	add	ip, ip, #44, 20	; 0x2c000
    2604:	ldr	pc, [ip, #2076]!	; 0x81c

00002608 <sigaddset@plt>:
    2608:	add	ip, pc, #0, 12
    260c:	add	ip, ip, #44, 20	; 0x2c000
    2610:	ldr	pc, [ip, #2068]!	; 0x814

00002614 <__libc_start_main@plt>:
    2614:	add	ip, pc, #0, 12
    2618:	add	ip, ip, #44, 20	; 0x2c000
    261c:	ldr	pc, [ip, #2060]!	; 0x80c

00002620 <strftime@plt>:
    2620:	add	ip, pc, #0, 12
    2624:	add	ip, ip, #44, 20	; 0x2c000
    2628:	ldr	pc, [ip, #2052]!	; 0x804

0000262c <localtime@plt>:
    262c:	add	ip, pc, #0, 12
    2630:	add	ip, ip, #44, 20	; 0x2c000
    2634:	ldr	pc, [ip, #2044]!	; 0x7fc

00002638 <__ctype_tolower_loc@plt>:
    2638:	add	ip, pc, #0, 12
    263c:	add	ip, ip, #44, 20	; 0x2c000
    2640:	ldr	pc, [ip, #2036]!	; 0x7f4

00002644 <__ctype_toupper_loc@plt>:
    2644:	add	ip, pc, #0, 12
    2648:	add	ip, ip, #44, 20	; 0x2c000
    264c:	ldr	pc, [ip, #2028]!	; 0x7ec

00002650 <__gmon_start__@plt>:
    2650:	add	ip, pc, #0, 12
    2654:	add	ip, ip, #44, 20	; 0x2c000
    2658:	ldr	pc, [ip, #2020]!	; 0x7e4

0000265c <mempcpy@plt>:
    265c:	add	ip, pc, #0, 12
    2660:	add	ip, ip, #44, 20	; 0x2c000
    2664:	ldr	pc, [ip, #2012]!	; 0x7dc

00002668 <getopt_long@plt>:
    2668:	add	ip, pc, #0, 12
    266c:	add	ip, ip, #44, 20	; 0x2c000
    2670:	ldr	pc, [ip, #2004]!	; 0x7d4

00002674 <__ctype_b_loc@plt>:
    2674:	add	ip, pc, #0, 12
    2678:	add	ip, ip, #44, 20	; 0x2c000
    267c:	ldr	pc, [ip, #1996]!	; 0x7cc

00002680 <exit@plt>:
    2680:	add	ip, pc, #0, 12
    2684:	add	ip, ip, #44, 20	; 0x2c000
    2688:	ldr	pc, [ip, #1988]!	; 0x7c4

0000268c <iswspace@plt>:
    268c:	add	ip, pc, #0, 12
    2690:	add	ip, ip, #44, 20	; 0x2c000
    2694:	ldr	pc, [ip, #1980]!	; 0x7bc

00002698 <strlen@plt>:
    2698:	add	ip, pc, #0, 12
    269c:	add	ip, ip, #44, 20	; 0x2c000
    26a0:	ldr	pc, [ip, #1972]!	; 0x7b4

000026a4 <strchr@plt>:
    26a4:	add	ip, pc, #0, 12
    26a8:	add	ip, ip, #44, 20	; 0x2c000
    26ac:	ldr	pc, [ip, #1964]!	; 0x7ac

000026b0 <setenv@plt>:
    26b0:			; <UNDEFINED> instruction: 0x46c04778
    26b4:	add	ip, pc, #0, 12
    26b8:	add	ip, ip, #44, 20	; 0x2c000
    26bc:	ldr	pc, [ip, #1952]!	; 0x7a0

000026c0 <execv@plt>:
    26c0:	add	ip, pc, #0, 12
    26c4:	add	ip, ip, #44, 20	; 0x2c000
    26c8:	ldr	pc, [ip, #1944]!	; 0x798

000026cc <__errno_location@plt>:
    26cc:	add	ip, pc, #0, 12
    26d0:	add	ip, ip, #44, 20	; 0x2c000
    26d4:	ldr	pc, [ip, #1936]!	; 0x790

000026d8 <iswalnum@plt>:
    26d8:	add	ip, pc, #0, 12
    26dc:	add	ip, ip, #44, 20	; 0x2c000
    26e0:	ldr	pc, [ip, #1928]!	; 0x788

000026e4 <__sprintf_chk@plt>:
    26e4:	add	ip, pc, #0, 12
    26e8:	add	ip, ip, #44, 20	; 0x2c000
    26ec:	ldr	pc, [ip, #1920]!	; 0x780

000026f0 <__vasprintf_chk@plt>:
    26f0:	add	ip, pc, #0, 12
    26f4:	add	ip, ip, #44, 20	; 0x2c000
    26f8:	ldr	pc, [ip, #1912]!	; 0x778

000026fc <memset@plt>:
    26fc:			; <UNDEFINED> instruction: 0x46c04778
    2700:	add	ip, pc, #0, 12
    2704:	add	ip, ip, #44, 20	; 0x2c000
    2708:	ldr	pc, [ip, #1900]!	; 0x76c

0000270c <btowc@plt>:
    270c:	add	ip, pc, #0, 12
    2710:	add	ip, ip, #44, 20	; 0x2c000
    2714:	ldr	pc, [ip, #1892]!	; 0x764

00002718 <__printf_chk@plt>:
    2718:	add	ip, pc, #0, 12
    271c:	add	ip, ip, #44, 20	; 0x2c000
    2720:	ldr	pc, [ip, #1884]!	; 0x75c

00002724 <write@plt>:
    2724:	add	ip, pc, #0, 12
    2728:	add	ip, ip, #44, 20	; 0x2c000
    272c:	ldr	pc, [ip, #1876]!	; 0x754

00002730 <fileno@plt>:
    2730:	add	ip, pc, #0, 12
    2734:	add	ip, ip, #44, 20	; 0x2c000
    2738:	ldr	pc, [ip, #1868]!	; 0x74c

0000273c <__fprintf_chk@plt>:
    273c:			; <UNDEFINED> instruction: 0x46c04778
    2740:	add	ip, pc, #0, 12
    2744:	add	ip, ip, #44, 20	; 0x2c000
    2748:	ldr	pc, [ip, #1856]!	; 0x740

0000274c <memchr@plt>:
    274c:	add	ip, pc, #0, 12
    2750:	add	ip, ip, #44, 20	; 0x2c000
    2754:	ldr	pc, [ip, #1848]!	; 0x738

00002758 <fclose@plt>:
    2758:	add	ip, pc, #0, 12
    275c:	add	ip, ip, #44, 20	; 0x2c000
    2760:	ldr	pc, [ip, #1840]!	; 0x730

00002764 <strnlen@plt>:
    2764:	add	ip, pc, #0, 12
    2768:	add	ip, ip, #44, 20	; 0x2c000
    276c:	ldr	pc, [ip, #1832]!	; 0x728

00002770 <pipe@plt>:
    2770:	add	ip, pc, #0, 12
    2774:	add	ip, ip, #44, 20	; 0x2c000
    2778:	ldr	pc, [ip, #1824]!	; 0x720

0000277c <__uflow@plt>:
    277c:	add	ip, pc, #0, 12
    2780:	add	ip, ip, #44, 20	; 0x2c000
    2784:	ldr	pc, [ip, #1816]!	; 0x718

00002788 <__overflow@plt>:
    2788:	add	ip, pc, #0, 12
    278c:	add	ip, ip, #44, 20	; 0x2c000
    2790:	ldr	pc, [ip, #1808]!	; 0x710

00002794 <setlocale@plt>:
    2794:	add	ip, pc, #0, 12
    2798:	add	ip, ip, #44, 20	; 0x2c000
    279c:	ldr	pc, [ip, #1800]!	; 0x708

000027a0 <sigemptyset@plt>:
    27a0:	add	ip, pc, #0, 12
    27a4:	add	ip, ip, #44, 20	; 0x2c000
    27a8:	ldr	pc, [ip, #1792]!	; 0x700

000027ac <fork@plt>:
    27ac:	add	ip, pc, #0, 12
    27b0:	add	ip, ip, #44, 20	; 0x2c000
    27b4:	ldr	pc, [ip, #1784]!	; 0x6f8

000027b8 <strrchr@plt>:
    27b8:	add	ip, pc, #0, 12
    27bc:	add	ip, ip, #44, 20	; 0x2c000
    27c0:	ldr	pc, [ip, #1776]!	; 0x6f0

000027c4 <nl_langinfo@plt>:
    27c4:	add	ip, pc, #0, 12
    27c8:	add	ip, ip, #44, 20	; 0x2c000
    27cc:	ldr	pc, [ip, #1768]!	; 0x6e8

000027d0 <readdir64@plt>:
    27d0:	add	ip, pc, #0, 12
    27d4:	add	ip, ip, #44, 20	; 0x2c000
    27d8:	ldr	pc, [ip, #1760]!	; 0x6e0

000027dc <timegm@plt>:
    27dc:	add	ip, pc, #0, 12
    27e0:	add	ip, ip, #44, 20	; 0x2c000
    27e4:	ldr	pc, [ip, #1752]!	; 0x6d8

000027e8 <fopen64@plt>:
    27e8:	add	ip, pc, #0, 12
    27ec:	add	ip, ip, #44, 20	; 0x2c000
    27f0:	ldr	pc, [ip, #1744]!	; 0x6d0

000027f4 <qsort@plt>:
    27f4:	add	ip, pc, #0, 12
    27f8:	add	ip, ip, #44, 20	; 0x2c000
    27fc:	ldr	pc, [ip, #1736]!	; 0x6c8

00002800 <bindtextdomain@plt>:
    2800:	add	ip, pc, #0, 12
    2804:	add	ip, ip, #44, 20	; 0x2c000
    2808:	ldr	pc, [ip, #1728]!	; 0x6c0

0000280c <__xstat64@plt>:
    280c:	add	ip, pc, #0, 12
    2810:	add	ip, ip, #44, 20	; 0x2c000
    2814:	ldr	pc, [ip, #1720]!	; 0x6b8

00002818 <isatty@plt>:
    2818:	add	ip, pc, #0, 12
    281c:	add	ip, ip, #44, 20	; 0x2c000
    2820:	ldr	pc, [ip, #1712]!	; 0x6b0

00002824 <unsetenv@plt>:
    2824:			; <UNDEFINED> instruction: 0x46c04778
    2828:	add	ip, pc, #0, 12
    282c:	add	ip, ip, #44, 20	; 0x2c000
    2830:	ldr	pc, [ip, #1700]!	; 0x6a4

00002834 <towupper@plt>:
    2834:	add	ip, pc, #0, 12
    2838:	add	ip, ip, #44, 20	; 0x2c000
    283c:	ldr	pc, [ip, #1692]!	; 0x69c

00002840 <strncmp@plt>:
    2840:	add	ip, pc, #0, 12
    2844:	add	ip, ip, #44, 20	; 0x2c000
    2848:	ldr	pc, [ip, #1684]!	; 0x694

0000284c <abort@plt>:
    284c:	add	ip, pc, #0, 12
    2850:	add	ip, ip, #44, 20	; 0x2c000
    2854:	ldr	pc, [ip, #1676]!	; 0x68c

00002858 <close@plt>:
    2858:	add	ip, pc, #0, 12
    285c:	add	ip, ip, #44, 20	; 0x2c000
    2860:	ldr	pc, [ip, #1668]!	; 0x684

00002864 <__lxstat64@plt>:
    2864:	add	ip, pc, #0, 12
    2868:	add	ip, ip, #44, 20	; 0x2c000
    286c:	ldr	pc, [ip, #1660]!	; 0x67c

00002870 <closedir@plt>:
    2870:	add	ip, pc, #0, 12
    2874:	add	ip, ip, #44, 20	; 0x2c000
    2878:	ldr	pc, [ip, #1652]!	; 0x674

0000287c <__assert_fail@plt>:
    287c:	add	ip, pc, #0, 12
    2880:	add	ip, ip, #44, 20	; 0x2c000
    2884:	ldr	pc, [ip, #1644]!	; 0x66c

00002888 <sigaltstack@plt>:
    2888:	add	ip, pc, #0, 12
    288c:	add	ip, ip, #44, 20	; 0x2c000
    2890:	ldr	pc, [ip, #1636]!	; 0x664

Disassembly of section .text:

00002898 <.text>:
    2898:	svcmi	0x00f0e92d
    289c:			; <UNDEFINED> instruction: 0xf8df468a
    28a0:	ldrdlt	r5, [r1], r0	; <UNPREDICTABLE>
    28a4:	bvs	ff340c28 <rpl_re_syntax_options@@Base+0xff30f580>
    28a8:	ldrbtmi	r2, [sp], #-1024	; 0xfffffc00
    28ac:	bcc	ff240c30 <rpl_re_syntax_options@@Base+0xff20f588>
    28b0:	rsbvs	pc, r5, #1610612740	; 0x60000004
    28b4:	rsbvs	pc, r6, #192, 4
    28b8:			; <UNDEFINED> instruction: 0xf04f59a9
    28bc:	andsls	r3, r3, #267386880	; 0xff00000
    28c0:	strls	r4, [lr], #-1667	; 0xfffff97d
    28c4:	stceq	0, cr15, [r2], {79}	; 0x4f
    28c8:	stmdavs	r9, {r2, r3, r8, ip, pc}
    28cc:			; <UNDEFINED> instruction: 0x960b941c
    28d0:	ldrls	r9, [sp], #-287	; 0xfffffee1
    28d4:	strls	r9, [pc], #-1034	; 28dc <sigaltstack@plt+0x54>
    28d8:			; <UNDEFINED> instruction: 0xf8df58eb
    28dc:			; <UNDEFINED> instruction: 0xf8da2aa0
    28e0:	ldrbtmi	r0, [sl], #-0
    28e4:	andgt	pc, r0, r3, asr #17
    28e8:			; <UNDEFINED> instruction: 0xf00a9212
    28ec:			; <UNDEFINED> instruction: 0xf8dffcdf
    28f0:	mulcs	r6, r0, sl
    28f4:	bvc	fe340c78 <rpl_re_syntax_options@@Base+0xfe30f5d0>
    28f8:			; <UNDEFINED> instruction: 0xf7ff4479
    28fc:	ldrbtmi	lr, [pc], #-3916	; 2904 <sigaltstack@plt+0x7c>
    2900:	bne	fe140c84 <rpl_re_syntax_options@@Base+0xfe10f5dc>
    2904:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    2908:	svc	0x007af7ff
    290c:			; <UNDEFINED> instruction: 0xf7ff4638
    2910:	strtmi	lr, [r0], -r2, ror #27
    2914:	cdp2	0, 5, cr15, cr8, cr7, {0}
    2918:	bne	1c40c9c <rpl_re_syntax_options@@Base+0x1c0f5f4>
    291c:	bcc	1c40ca0 <rpl_re_syntax_options@@Base+0x1c0f5f8>
    2920:	subcs	pc, r6, r0, asr #12
    2924:	bcs	1b40ca8 <rpl_re_syntax_options@@Base+0x1b0f600>
    2928:	andeq	pc, r5, r0, asr #5
    292c:	ldrbtmi	r5, [fp], #-2153	; 0xfffff797
    2930:	stmiapl	sl!, {r0, r3, r4, r6, r8, sp, lr}
    2934:			; <UNDEFINED> instruction: 0xf014629a
    2938:			; <UNDEFINED> instruction: 0xf008fbab
    293c:			; <UNDEFINED> instruction: 0xf8dff86f
    2940:			; <UNDEFINED> instruction: 0xf8df1a58
    2944:			; <UNDEFINED> instruction: 0xf8df2a58
    2948:	ldrbtmi	r3, [sl], #-2648	; 0xfffff5a8
    294c:			; <UNDEFINED> instruction: 0xf502586f
    2950:			; <UNDEFINED> instruction: 0xf8df798a
    2954:			; <UNDEFINED> instruction: 0xf8df2a50
    2958:	ldrbtmi	r1, [sl], #-2640	; 0xfffff5b0
    295c:	ldrbtmi	r9, [r9], #-1805	; 0xfffff8f3
    2960:	andsls	r3, r1, #216, 4	; 0x8000000d
    2964:	ldmvc	lr, {r0, r8, sl, ip, sp, lr, pc}
    2968:	stmiapl	fp!, {r3, r4, r5, sp, lr}^
    296c:	andsvc	r9, ip, r0, lsl r3
    2970:	strbmi	r2, [fp], -r0, lsl #4
    2974:	ldrbmi	r9, [r1], -r0, lsl #4
    2978:	ldrbmi	r4, [r8], -r2, asr #12
    297c:	mrc	7, 3, APSR_nzcv, cr4, cr15, {7}
    2980:	strmi	r1, [r4], -r3, asr #24
    2984:	strbhi	pc, [sl, #0]!	; <UNPREDICTABLE>
    2988:	svcvc	0x008df5b4
    298c:	strhi	pc, [sp, r0, lsl #4]!
    2990:			; <UNDEFINED> instruction: 0xf014e8df
    2994:			; <UNDEFINED> instruction: 0x07ab0138
    2998:	streq	r0, [fp, fp, lsr #15]!
    299c:	streq	r0, [fp, fp, lsr #15]!
    29a0:	streq	r0, [fp, fp, lsr #15]!
    29a4:	streq	r0, [fp, fp, lsr #15]!
    29a8:	streq	r0, [fp, fp, lsr #15]!
    29ac:	streq	r0, [fp, fp, lsr #15]!
    29b0:	streq	r0, [fp, fp, lsr #15]!
    29b4:	streq	r0, [fp, fp, lsr #15]!
    29b8:	streq	r0, [fp, fp, lsr #15]!
    29bc:	streq	r0, [fp, fp, lsr #15]!
    29c0:	streq	r0, [fp, fp, lsr #15]!
    29c4:	streq	r0, [fp, fp, lsr #15]!
    29c8:	streq	r0, [fp, fp, lsr #15]!
    29cc:	streq	r0, [fp, fp, lsr #15]!
    29d0:	streq	r0, [fp, fp, lsr #15]!
    29d4:	streq	r0, [fp, fp, lsr #15]!
    29d8:	streq	r0, [fp, fp, lsr #15]!
    29dc:	streq	r0, [fp, fp, lsr #15]!
    29e0:	streq	r0, [fp, fp, lsr #15]!
    29e4:	streq	r0, [fp, fp, lsr #15]!
    29e8:	streq	r0, [fp, fp, lsr #15]!
    29ec:	streq	r0, [fp, fp, lsr #15]!
    29f0:	streq	r0, [fp, fp, lsr #15]!
    29f4:	strbeq	r0, [sl, #1482]	; 0x5ca
    29f8:	strbeq	r0, [sl, #1482]	; 0x5ca
    29fc:	strbeq	r0, [sl, #1482]	; 0x5ca
    2a00:	strbeq	r0, [sl, #1482]	; 0x5ca
    2a04:	strbeq	r0, [sl, #1482]	; 0x5ca
    2a08:	streq	r0, [fp, fp, lsr #15]!
    2a0c:	streq	r0, [fp, fp, lsr #15]!
    2a10:	streq	r0, [fp, fp, lsr #15]!
    2a14:	streq	r0, [fp, fp, lsr #15]!
    2a18:	streq	r0, [r8, #1474]	; 0x5c2
    2a1c:	ldreq	r0, [r9], #1189	; 0x4a5
    2a20:	streq	r0, [fp, lr, lsl #9]!
    2a24:	ldrbteq	r0, [ip], #-1159	; 0xfffffb79
    2a28:	streq	r0, [fp, fp, lsr #15]!
    2a2c:	streq	r0, [fp, fp, ror #8]!
    2a30:	streq	r0, [fp, r4, ror #8]!
    2a34:	sbfxeq	r0, sp, #8, #12
    2a38:	ldrbeq	r0, [r1], #-1963	; 0xfffff855
    2a3c:	streq	r0, [r8, #1098]	; 0x44a
    2a40:	ldreq	r0, [pc], #-1963	; 2a48 <sigaltstack@plt+0x1c0>
    2a44:			; <UNDEFINED> instruction: 0x07ab011b
    2a48:			; <UNDEFINED> instruction: 0x07ab0413
    2a4c:	streq	r0, [fp, fp, lsr #15]!
    2a50:	streq	r0, [fp, fp, lsr #15]!
    2a54:	streq	r0, [ip], #-1963	; 0xfffff855
    2a58:	mvnseq	r0, #4, 8	; 0x4000000
    2a5c:	mvneq	r0, #-1006632957	; 0xc4000003
    2a60:	sbfxeq	r0, r6, #7, #12
    2a64:	biceq	r0, fp, #56, 2
    2a68:	streq	r0, [fp, fp, lsr #15]!
    2a6c:			; <UNDEFINED> instruction: 0x07ab03bb
    2a70:	streq	r0, [fp, lr, lsr #7]!
    2a74:	orrseq	r0, sp, #-1946157054	; 0x8c000002
    2a78:	orrseq	r0, r1, #1543503874	; 0x5c000002
    2a7c:	adceq	r0, fp, #268435468	; 0x1000000c
    2a80:	rsbeq	r0, r0, #1879048198	; 0x70000006
    2a84:	eorseq	r0, sp, #-1342177276	; 0xb0000004
    2a88:	streq	r0, [fp, fp, lsr #15]!
    2a8c:	streq	r0, [fp, fp, lsr #15]!
    2a90:	streq	r0, [fp, fp, lsr #15]!
    2a94:	streq	r0, [fp, fp, lsr #15]!
    2a98:	streq	r0, [fp, fp, lsr #15]!
    2a9c:	streq	r0, [fp, fp, lsr #15]!
    2aa0:	streq	r0, [fp, fp, lsr #15]!
    2aa4:	streq	r0, [fp, fp, lsr #15]!
    2aa8:	streq	r0, [fp, fp, lsr #15]!
    2aac:	streq	r0, [fp, fp, lsr #15]!
    2ab0:	streq	r0, [fp, fp, lsr #15]!
    2ab4:	streq	r0, [fp, fp, lsr #15]!
    2ab8:	streq	r0, [fp, fp, lsr #15]!
    2abc:	streq	r0, [fp, fp, lsr #15]!
    2ac0:	streq	r0, [fp, fp, lsr #15]!
    2ac4:	streq	r0, [fp, fp, lsr #15]!
    2ac8:	streq	r0, [fp, fp, lsr #15]!
    2acc:	streq	r0, [fp, fp, lsr #15]!
    2ad0:	streq	r0, [fp, fp, lsr #15]!
    2ad4:	streq	r0, [fp, fp, lsr #15]!
    2ad8:	streq	r0, [fp, fp, lsr #15]!
    2adc:	streq	r0, [fp, fp, lsr #15]!
    2ae0:	streq	r0, [fp, fp, lsr #15]!
    2ae4:	streq	r0, [fp, fp, lsr #15]!
    2ae8:	streq	r0, [fp, fp, lsr #15]!
    2aec:	streq	r0, [fp, fp, lsr #15]!
    2af0:	streq	r0, [fp, fp, lsr #15]!
    2af4:	streq	r0, [fp, fp, lsr #15]!
    2af8:	streq	r0, [fp, fp, lsr #15]!
    2afc:	streq	r0, [fp, fp, lsr #15]!
    2b00:	streq	r0, [fp, fp, lsr #15]!
    2b04:	streq	r0, [fp, fp, lsr #15]!
    2b08:	streq	r0, [fp, fp, lsr #15]!
    2b0c:	streq	r0, [fp, fp, lsr #15]!
    2b10:	streq	r0, [fp, fp, lsr #15]!
    2b14:	streq	r0, [fp, fp, lsr #15]!
    2b18:	streq	r0, [fp, fp, lsr #15]!
    2b1c:	streq	r0, [fp, fp, lsr #15]!
    2b20:	streq	r0, [fp, fp, lsr #15]!
    2b24:	streq	r0, [fp, fp, lsr #15]!
    2b28:	streq	r0, [fp, fp, lsr #15]!
    2b2c:	streq	r0, [fp, fp, lsr #15]!
    2b30:	streq	r0, [fp, fp, lsr #15]!
    2b34:	streq	r0, [fp, fp, lsr #15]!
    2b38:	streq	r0, [fp, fp, lsr #15]!
    2b3c:	streq	r0, [fp, fp, lsr #15]!
    2b40:	streq	r0, [fp, fp, lsr #15]!
    2b44:	streq	r0, [fp, fp, lsr #15]!
    2b48:	streq	r0, [fp, fp, lsr #15]!
    2b4c:	streq	r0, [fp, fp, lsr #15]!
    2b50:	streq	r0, [fp, fp, lsr #15]!
    2b54:	streq	r0, [fp, fp, lsr #15]!
    2b58:	streq	r0, [fp, fp, lsr #15]!
    2b5c:	streq	r0, [fp, fp, lsr #15]!
    2b60:	streq	r0, [fp, fp, lsr #15]!
    2b64:	streq	r0, [fp, fp, lsr #15]!
    2b68:	streq	r0, [fp, fp, lsr #15]!
    2b6c:	streq	r0, [fp, fp, lsr #15]!
    2b70:	streq	r0, [fp, fp, lsr #15]!
    2b74:	streq	r0, [fp, fp, lsr #15]!
    2b78:	streq	r0, [fp, fp, lsr #15]!
    2b7c:	streq	r0, [fp, fp, lsr #15]!
    2b80:	streq	r0, [fp, fp, lsr #15]!
    2b84:	streq	r0, [fp, fp, lsr #15]!
    2b88:	streq	r0, [fp, fp, lsr #15]!
    2b8c:	streq	r0, [fp, fp, lsr #15]!
    2b90:	streq	r0, [fp, fp, lsr #15]!
    2b94:	eoreq	r0, r9, #56, 2
    2b98:	rsceq	r0, sp, #1677721600	; 0x64000000
    2b9c:	teqeq	r8, r6, ror #5
    2ba0:	mvnseq	r0, r2, lsr #4
    2ba4:	strdeq	r0, [fp, #18]!
    2ba8:	ldrdeq	r0, [r4, #22]
    2bac:	cmneq	r8, r4, ror #3
    2bb0:	ldrheq	r0, [pc, #-17]	; 2ba7 <sigaltstack@plt+0x31f>
    2bb4:	ldrheq	r0, [r7, #-24]	; 0xffffffe8
    2bb8:	cmpeq	r7, r7, asr r1
    2bbc:	teqeq	sl, sl, lsr r1
    2bc0:	teqeq	sl, sl, lsr r1
    2bc4:	eorseq	r0, r5, #200, 4	; 0x8000000c
    2bc8:			; <UNDEFINED> instruction: 0xf8df03d1
    2bcc:	tstcs	r0, #224, 14	; 0x3800000
    2bd0:			; <UNDEFINED> instruction: 0x07dcf8df
    2bd4:	movweq	pc, #705	; 0x2c1	; <UNPREDICTABLE>
    2bd8:			; <UNDEFINED> instruction: 0x27d8f8df
    2bdc:	stmdapl	r9!, {r1, r3, r8, r9, sl, sp}^
    2be0:	stmiapl	r8!, {r1, r2, r3, r5, fp, ip, lr}
    2be4:	mulgt	r0, r1, r8
    2be8:			; <UNDEFINED> instruction: 0xf1bc990d
    2bec:	ldmdavs	r2!, {r8, r9, sl, fp}
    2bf0:	svclt	0x00086809
    2bf4:	orrpl	pc, r0, #79	; 0x4f
    2bf8:			; <UNDEFINED> instruction: 0xf0089700
    2bfc:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}
    2c00:	ldrbthi	pc, [r4], r0, asr #32	; <UNPREDICTABLE>
    2c04:	ldrt	r4, [r3], r6, lsr #12
    2c08:	sbfxcc	pc, pc, #17, #13
    2c0c:	ldmdavs	sl, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    2c10:	andle	r2, r4, r7, lsl #20
    2c14:			; <UNDEFINED> instruction: 0xf0402a00
    2c18:	andcs	r8, r7, #196, 12	; 0xc400000
    2c1c:			; <UNDEFINED> instruction: 0xf8df601a
    2c20:			; <UNDEFINED> instruction: 0xf5a41790
    2c24:	ldmdals	r1, {r1, r3, r7, r9, sl, ip, sp, lr}
    2c28:			; <UNDEFINED> instruction: 0xf8df2219
    2c2c:	stmdapl	r9!, {r4, r7, r8, r9, sl, ip, sp}^
    2c30:	andeq	pc, r6, #2048	; 0x800
    2c34:	stmdavs	r9, {r3, r5, r6, r7, fp, ip, lr}
    2c38:	addeq	lr, r6, r0, lsl #22
    2c3c:			; <UNDEFINED> instruction: 0xf81af003
    2c40:			; <UNDEFINED> instruction: 0xf8dfe696
    2c44:	stmiapl	fp!, {r2, r4, r5, r6, r8, r9, sl, ip, sp}^
    2c48:	bcs	1dccb8 <rpl_re_syntax_options@@Base+0x1ab610>
    2c4c:	bcs	36c64 <rpl_re_syntax_options@@Base+0x55bc>
    2c50:	strthi	pc, [r7], r0, asr #32
    2c54:	andsvs	r2, sl, r7, lsl #4
    2c58:	smmlsne	r4, pc, r8, pc	; <UNPREDICTABLE>
    2c5c:	addvc	pc, r8, #1862270976	; 0x6f000000
    2c60:	smmlseq	ip, pc, r8, pc	; <UNPREDICTABLE>
    2c64:			; <UNDEFINED> instruction: 0xf8df18a6
    2c68:	andscs	r3, r8, #92, 14	; 0x1700000
    2c6c:	ldrbtmi	r5, [fp], #-2153	; 0xfffff797
    2c70:	orrscc	r5, r0, #40, 16	; 0x280000
    2c74:	bl	1cca0 <_IO_stdin_used@@Base+0x1bf0>
    2c78:	blx	82e9a <rpl_re_syntax_options@@Base+0x517f2>
    2c7c:			; <UNDEFINED> instruction: 0xf0023206
    2c80:	uhsub8	pc, r5, r9	; <UNPREDICTABLE>
    2c84:			; <UNDEFINED> instruction: 0x3740f8df
    2c88:	strtmi	r2, [r6], -r1, lsl #4
    2c8c:	andsvc	r5, sl, fp, ror #17
    2c90:			; <UNDEFINED> instruction: 0xf8dfe66e
    2c94:	movwcs	r0, #1820	; 0x71c
    2c98:	ldmdbge	lr, {r1, r3, r9, sp}
    2c9c:	ldmdavs	r0!, {r1, r2, r3, r5, fp, ip, lr}
    2ca0:	bl	ff1c0ca4 <rpl_re_syntax_options@@Base+0xff18f5fc>
    2ca4:	andeq	pc, r4, #111	; 0x6f
    2ca8:	mvnscc	pc, #16, 2
    2cac:			; <UNDEFINED> instruction: 0xf1419316
    2cb0:			; <UNDEFINED> instruction: 0x971737ff
    2cb4:	tsteq	r8, sp, asr #19
    2cb8:	ldmib	sp, {r8, r9, sp}^
    2cbc:	addmi	r0, fp, #-2147483643	; 0x80000005
    2cc0:	addmi	fp, r2, #8, 30
    2cc4:	strhi	pc, [sp], r0, asr #1
    2cc8:	ldmdavc	fp, {r1, r2, r3, r4, r8, r9, fp, ip, pc}
    2ccc:			; <UNDEFINED> instruction: 0xf0402b00
    2cd0:			; <UNDEFINED> instruction: 0xf8df8688
    2cd4:	ldmib	sp, {r3, r4, r5, r6, r7, r9, sl, ip, sp}^
    2cd8:	stmiapl	lr!, {r3, r4, r8}^
    2cdc:	addmi	r2, fp, #0, 6
    2ce0:	svclt	0x00086837
    2ce4:	addle	r4, sp, r7, lsl #5
    2ce8:			; <UNDEFINED> instruction: 0xf0402f00
    2cec:	blls	624794 <rpl_re_syntax_options@@Base+0x5f30ec>
    2cf0:			; <UNDEFINED> instruction: 0x46266033
    2cf4:			; <UNDEFINED> instruction: 0xf8dfe63c
    2cf8:	andcs	r3, r1, #216, 12	; 0xd800000
    2cfc:	stmiapl	fp!, {r1, r2, r5, r9, sl, lr}^
    2d00:			; <UNDEFINED> instruction: 0xe635701a
    2d04:	ssatcc	pc, #9, pc, asr #17	; <UNPREDICTABLE>
    2d08:			; <UNDEFINED> instruction: 0xf8dfa81d
    2d0c:	strtmi	r2, [r6], -r8, asr #13
    2d10:	ldrbtmi	r5, [sl], #-2283	; 0xfffff715
    2d14:			; <UNDEFINED> instruction: 0xf0026819
    2d18:	strt	pc, [r9], -sp, lsr #31
    2d1c:			; <UNDEFINED> instruction: 0x3698f8df
    2d20:	ldmdavs	sl, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    2d24:	andle	r2, r4, r8, lsl #20
    2d28:			; <UNDEFINED> instruction: 0xf0402a00
    2d2c:	andcs	r8, r8, #60817408	; 0x3a00000
    2d30:			; <UNDEFINED> instruction: 0xf8df601a
    2d34:	andcs	r3, r1, #164, 12	; 0xa400000
    2d38:	stmiapl	fp!, {r1, r2, r5, r9, sl, lr}^
    2d3c:			; <UNDEFINED> instruction: 0xe617701a
    2d40:			; <UNDEFINED> instruction: 0x3674f8df
    2d44:	ldmdavs	sl, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    2d48:			; <UNDEFINED> instruction: 0xf43f2a01
    2d4c:	bcs	2eac0 <quoting_style_vals@@Base+0x10ffc>
    2d50:	strthi	pc, [r7], -r0, asr #32
    2d54:	strtmi	r2, [r6], -r1, lsl #4
    2d58:			; <UNDEFINED> instruction: 0xe609601a
    2d5c:			; <UNDEFINED> instruction: 0x367cf8df
    2d60:	strtmi	r2, [r6], -r1, lsl #4
    2d64:	andsvc	r5, sl, fp, ror #17
    2d68:			; <UNDEFINED> instruction: 0xf8dfe602
    2d6c:	andcs	r3, r0, #64, 12	; 0x4000000
    2d70:	stmiapl	fp!, {r1, r2, r5, r9, sl, lr}^
    2d74:	ldrb	r7, [fp, #26]!
    2d78:			; <UNDEFINED> instruction: 0x3664f8df
    2d7c:	strtmi	r2, [r6], -r1, lsl #4
    2d80:	andsvc	r5, sl, fp, ror #17
    2d84:			; <UNDEFINED> instruction: 0xf8dfe5f4
    2d88:	stmiapl	fp!, {r4, r5, r9, sl, ip, sp}^
    2d8c:	bcs	1dcdfc <rpl_re_syntax_options@@Base+0x1ab754>
    2d90:	bcs	36da8 <rpl_re_syntax_options@@Base+0x5700>
    2d94:	strhi	pc, [r5], -r0, asr #32
    2d98:	andsvs	r2, sl, r7, lsl #4
    2d9c:			; <UNDEFINED> instruction: 0x1610f8df
    2da0:			; <UNDEFINED> instruction: 0xf8df4626
    2da4:			; <UNDEFINED> instruction: 0xf8df261c
    2da8:	stmdapl	pc!, {r2, r3, r4, r5, r9, sl, ip, sp}^	; <UNPREDICTABLE>
    2dac:	ldrbtmi	r5, [fp], #-2216	; 0xfffff758
    2db0:			; <UNDEFINED> instruction: 0x461a6839
    2db4:	andsls	r4, r8, ip, lsl r6
    2db8:			; <UNDEFINED> instruction: 0xff5cf002
    2dbc:			; <UNDEFINED> instruction: 0x46229b18
    2dc0:	ldcne	8, cr6, [r8, #-228]	; 0xffffff1c
    2dc4:			; <UNDEFINED> instruction: 0xff56f002
    2dc8:			; <UNDEFINED> instruction: 0x46229b18
    2dcc:			; <UNDEFINED> instruction: 0xf1036839
    2dd0:			; <UNDEFINED> instruction: 0xf0020008
    2dd4:	strb	pc, [fp, #3919]	; 0xf4f	; <UNPREDICTABLE>
    2dd8:			; <UNDEFINED> instruction: 0x360cf8df
    2ddc:	strtmi	r2, [r6], -r1, lsl #4
    2de0:	andsvc	r5, sl, fp, ror #17
    2de4:			; <UNDEFINED> instruction: 0xf8dfe5c4
    2de8:	ldmdage	ip, {r3, r6, r7, r8, sl, ip, sp}
    2dec:	ldrbcs	pc, [ip, #2271]!	; 0x8df	; <UNPREDICTABLE>
    2df0:	stmiapl	fp!, {r1, r2, r5, r9, sl, lr}^
    2df4:	ldmdavs	r9, {r1, r3, r4, r5, r6, sl, lr}
    2df8:			; <UNDEFINED> instruction: 0xff3cf002
    2dfc:			; <UNDEFINED> instruction: 0xf8dfe5b8
    2e00:			; <UNDEFINED> instruction: 0x462635b0
    2e04:	ldmdavs	r8, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    2e08:	ldc2	0, cr15, [ip], {6}
    2e0c:			; <UNDEFINED> instruction: 0xf8dfe5b0
    2e10:	stmiapl	fp!, {r3, r5, r7, r8, sl, ip, sp}^
    2e14:	bcs	21ce84 <rpl_re_syntax_options@@Base+0x1eb7dc>
    2e18:	mrcge	4, 7, APSR_nzcv, cr4, cr15, {1}
    2e1c:			; <UNDEFINED> instruction: 0xf0402a00
    2e20:	andcs	r8, r8, #192, 10	; 0x30000000
    2e24:	andsvs	r4, sl, r6, lsr #12
    2e28:			; <UNDEFINED> instruction: 0xf8dfe5a2
    2e2c:	strtmi	r1, [r6], -r0, lsl #11
    2e30:	ldrbcc	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    2e34:	stmdals	sp, {r4, r9, sp}
    2e38:	andeq	pc, r0, #268435468	; 0x1000000c
    2e3c:	stmiapl	fp!, {r0, r3, r5, r6, fp, ip, lr}^
    2e40:	stmdavc	ip, {fp, sp, lr}
    2e44:	stccs	8, cr6, [r0], {25}
    2e48:			; <UNDEFINED> instruction: 0xf04fbf08
    2e4c:			; <UNDEFINED> instruction: 0xf0075280
    2e50:	str	pc, [sp, #3823]	; 0xeef
    2e54:	ldrcc	pc, [r8, #2271]	; 0x8df
    2e58:	strtmi	r2, [r6], -r5, lsl #4
    2e5c:	andsvs	r5, sl, fp, ror #17
    2e60:			; <UNDEFINED> instruction: 0xf8dfe586
    2e64:			; <UNDEFINED> instruction: 0xf8df2590
    2e68:			; <UNDEFINED> instruction: 0xf8df3590
    2e6c:	stmiapl	sl!, {r4, r7, r8, sl}
    2e70:	ldrbtmi	r5, [r8], #-2283	; 0xfffff715
    2e74:			; <UNDEFINED> instruction: 0xf8d36814
    2e78:			; <UNDEFINED> instruction: 0xf00a8000
    2e7c:	pkhtbmi	pc, r1, r3, asr #26	; <UNPREDICTABLE>
    2e80:	ldrbeq	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    2e84:			; <UNDEFINED> instruction: 0xf00a4478
    2e88:	strmi	pc, [r5], -sp, asr #26
    2e8c:	ldrbeq	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    2e90:			; <UNDEFINED> instruction: 0xf00a4478
    2e94:	strmi	pc, [r6], -r7, asr #26
    2e98:	strbeq	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    2e9c:			; <UNDEFINED> instruction: 0xf00a4478
    2ea0:	strmi	pc, [r7], -r1, asr #26
    2ea4:	strbeq	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    2ea8:			; <UNDEFINED> instruction: 0xf00a4478
    2eac:	andcs	pc, r0, #3776	; 0xec0
    2eb0:	ldrbne	pc, [ip, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    2eb4:	andls	r4, r5, #70254592	; 0x4300000
    2eb8:	ldrbcs	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    2ebc:			; <UNDEFINED> instruction: 0xf8cd4479
    2ec0:	ldrbtmi	r9, [sl], #-0
    2ec4:	strvs	lr, [r2, -sp, asr #19]
    2ec8:	andls	r9, r4, r1, lsl #10
    2ecc:			; <UNDEFINED> instruction: 0xf00b4620
    2ed0:			; <UNDEFINED> instruction: 0xf003fa2f
    2ed4:	blls	341f60 <rpl_re_syntax_options@@Base+0x3108b8>
    2ed8:	bls	7caee0 <rpl_re_syntax_options@@Base+0x799838>
    2edc:	addsmi	r6, sl, #1769472	; 0x1b0000
    2ee0:	ldrhi	pc, [r6, #64]	; 0x40
    2ee4:	pop	{r0, r5, ip, sp, pc}
    2ee8:			; <UNDEFINED> instruction: 0xf8df8ff0
    2eec:	stmiapl	fp!, {r2, r3, r6, r7, sl, ip, sp}^
    2ef0:	bcs	dcf60 <rpl_re_syntax_options@@Base+0xab8b8>
    2ef4:	bcs	36f0c <rpl_re_syntax_options@@Base+0x5864>
    2ef8:	ldrbhi	pc, [r3, #-64]	; 0xffffffc0	; <UNPREDICTABLE>
    2efc:	andsvs	r2, sl, r3, lsl #4
    2f00:	ldrcc	pc, [r4, #-2271]	; 0xfffff721
    2f04:	stmiapl	pc!, {r1, r2, r5, r9, sl, lr}^	; <UNPREDICTABLE>
    2f08:	blcs	9cffc <rpl_re_syntax_options@@Base+0x6b954>
    2f0c:	ldcge	7, cr15, [r0, #-252]!	; 0xffffff04
    2f10:	eorsvs	r2, fp, r3, lsl #6
    2f14:			; <UNDEFINED> instruction: 0xf8dfe52c
    2f18:	andcs	r3, r1, #4, 10	; 0x1000000
    2f1c:	stmiapl	fp!, {r1, r2, r5, r9, sl, lr}^
    2f20:	str	r7, [r5, #-26]!	; 0xffffffe6
    2f24:	strcc	pc, [r8], #2271	; 0x8df
    2f28:	ldmdavs	lr, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    2f2c:			; <UNDEFINED> instruction: 0xf0002e00
    2f30:	ldmdbls	r2, {r1, r2, r3, sl, pc}
    2f34:			; <UNDEFINED> instruction: 0xf7ff4630
    2f38:	stmdacs	r0, {r1, r2, r3, r5, r9, fp, sp, lr, pc}
    2f3c:	strhi	pc, [r7], #-0
    2f40:	ldrbne	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    2f44:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    2f48:	b	940f4c <rpl_re_syntax_options@@Base+0x90f8a4>
    2f4c:			; <UNDEFINED> instruction: 0xf0402800
    2f50:			; <UNDEFINED> instruction: 0xf8df84b6
    2f54:	andcs	r3, r2, #208, 8	; 0xd0000000
    2f58:	stmiapl	fp!, {r1, r2, r5, r9, sl, lr}^
    2f5c:	str	r6, [r7, #-26]	; 0xffffffe6
    2f60:	strbcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    2f64:	strtmi	r2, [r6], -r1, lsl #4
    2f68:	andsvc	r5, sl, fp, ror #17
    2f6c:			; <UNDEFINED> instruction: 0xf8dfe500
    2f70:	movwcs	r0, #1088	; 0x440
    2f74:	ldmdbge	lr, {r1, r3, r9, sp}
    2f78:	ldmdavs	r0!, {r1, r2, r3, r5, fp, ip, lr}
    2f7c:	b	1640f80 <rpl_re_syntax_options@@Base+0x160f8d8>
    2f80:	ldmdavc	fp, {r1, r2, r3, r4, r8, r9, fp, ip, pc}
    2f84:			; <UNDEFINED> instruction: 0xf0402b00
    2f88:			; <UNDEFINED> instruction: 0xf8df8539
    2f8c:			; <UNDEFINED> instruction: 0x460f349c
    2f90:			; <UNDEFINED> instruction: 0xf8554606
    2f94:	movwcs	ip, #3
    2f98:			; <UNDEFINED> instruction: 0xf8dc42bb
    2f9c:	ldrmi	r2, [r0], -r0
    2fa0:	mvnvc	lr, pc, asr #20
    2fa4:	andmi	pc, r0, #111	; 0x6f
    2fa8:	adcsmi	fp, r2, #8, 30
    2fac:	sasxmi	fp, r6, ip
    2fb0:	adcsmi	r4, r9, #32505856	; 0x1f00000
    2fb4:	svclt	0x00084602
    2fb8:	svclt	0x003842b0
    2fbc:			; <UNDEFINED> instruction: 0x46264632
    2fc0:	andcs	pc, r0, ip, asr #17
    2fc4:			; <UNDEFINED> instruction: 0xf8dfe4d4
    2fc8:	andcs	r1, r5, #100, 8	; 0x64000000
    2fcc:			; <UNDEFINED> instruction: 0xf8df2000
    2fd0:	ldrbtmi	r7, [r9], #-1120	; 0xfffffba0
    2fd4:	ldrbvs	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    2fd8:	b	14c0fdc <rpl_re_syntax_options@@Base+0x148f934>
    2fdc:	ldrbcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    2fe0:	ldrbhi	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    2fe4:	ldrbtmi	r4, [lr], #-1151	; 0xfffffb81
    2fe8:	ldrbtmi	r5, [r8], #2283	; 0x8eb
    2fec:			; <UNDEFINED> instruction: 0x4601681a
    2ff0:			; <UNDEFINED> instruction: 0xf7ff2001
    2ff4:			; <UNDEFINED> instruction: 0xf8dfeb92
    2ff8:	andcs	r1, r5, #72, 8	; 0x48000000
    2ffc:	ldrbtmi	r2, [r9], #-0
    3000:	b	fc1004 <rpl_re_syntax_options@@Base+0xf8f95c>
    3004:	ldrtne	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    3008:			; <UNDEFINED> instruction: 0x46024479
    300c:			; <UNDEFINED> instruction: 0xf7ff2001
    3010:			; <UNDEFINED> instruction: 0xf8dfeb84
    3014:	andcs	r1, r5, #52, 8	; 0x34000000
    3018:	ldrbtmi	r2, [r9], #-0
    301c:	b	c41020 <rpl_re_syntax_options@@Base+0xc0f978>
    3020:			; <UNDEFINED> instruction: 0xf8554bf4
    3024:			; <UNDEFINED> instruction: 0xf8d99003
    3028:			; <UNDEFINED> instruction: 0xf7ff1000
    302c:			; <UNDEFINED> instruction: 0xf8dfe980
    3030:	ldrbtmi	r1, [r9], #-1052	; 0xfffffbe4
    3034:			; <UNDEFINED> instruction: 0xf8d9e00e
    3038:	ldmib	r0, {}^	; <UNPREDICTABLE>
    303c:	addsmi	r3, r3, #1342177280	; 0x50000000
    3040:	mrrcne	15, 3, fp, r9, cr15
    3044:	andcs	r6, sl, #1073741840	; 0x40000010
    3048:			; <UNDEFINED> instruction: 0xf080701a
    304c:			; <UNDEFINED> instruction: 0xf8578283
    3050:	cmplt	r9, #4, 30
    3054:	blcs	21088 <quoting_style_vals@@Base+0x35c4>
    3058:	andcs	sp, r5, #237	; 0xed
    305c:			; <UNDEFINED> instruction: 0xf7ff2000
    3060:			; <UNDEFINED> instruction: 0x4605ea10
    3064:	mcrrne	0, 0, lr, r4, cr11
    3068:			; <UNDEFINED> instruction: 0xf5b21b62
    306c:			; <UNDEFINED> instruction: 0xf2805f80
    3070:	strtmi	r8, [fp], -sp, lsl #9
    3074:	andcs	r4, r1, r1, lsr r6
    3078:			; <UNDEFINED> instruction: 0xf7ff4625
    307c:	tstcs	sl, lr, asr #22
    3080:			; <UNDEFINED> instruction: 0xf7ff4628
    3084:	stmdacs	r0, {r4, r8, r9, fp, sp, lr, pc}
    3088:	stmdavc	r9!, {r0, r2, r3, r5, r6, r7, r8, ip, lr, pc}
    308c:	andcs	r4, r1, sl, lsr #12
    3090:	svclt	0x00182920
    3094:	svclt	0x0014292d
    3098:	tstcs	r0, r1, lsl #2
    309c:	cmpeq	r1, r8, lsl #22
    30a0:	bl	ec10a4 <rpl_re_syntax_options@@Base+0xe8f9fc>
    30a4:	svcne	0x0004f857
    30a8:	bicsle	r2, r3, r0, lsl #18
    30ac:			; <UNDEFINED> instruction: 0xf970f00b
    30b0:	blx	cbf0c6 <rpl_re_syntax_options@@Base+0xc8da1e>
    30b4:	blmi	ff9bccf8 <rpl_re_syntax_options@@Base+0xff98b650>
    30b8:	strtmi	r2, [r6], -r1, lsl #4
    30bc:	sbcsvc	r4, sl, fp, ror r4
    30c0:	blmi	ff93c220 <rpl_re_syntax_options@@Base+0xff90ab78>
    30c4:	strtmi	r2, [r6], -r1, lsl #4
    30c8:	addsvc	r4, sl, fp, ror r4
    30cc:	blmi	ff8bc214 <rpl_re_syntax_options@@Base+0xff88ab6c>
    30d0:	strtmi	r2, [r6], -r1, lsl #4
    30d4:	andsvc	r5, sl, fp, ror #17
    30d8:	stmiami	r0!, {r1, r3, r6, sl, sp, lr, pc}^
    30dc:	stmibmi	r0!, {r0, r8, r9, sp}^
    30e0:	ldrbtmi	r4, [r8], #-1574	; 0xfffff9da
    30e4:	ldrbtmi	r9, [r9], #-782	; 0xfffffcf2
    30e8:			; <UNDEFINED> instruction: 0xf0023004
    30ec:	ldrt	pc, [pc], #-3379	; 30f4 <sigaltstack@plt+0x86c>	; <UNPREDICTABLE>
    30f0:	stmiapl	fp!, {r0, r4, r5, r7, r8, r9, fp, lr}^
    30f4:	bcs	19d164 <rpl_re_syntax_options@@Base+0x16babc>
    30f8:	cfstrsge	mvf15, [r4, #252]	; 0xfc
    30fc:			; <UNDEFINED> instruction: 0xf0402a00
    3100:	andcs	r8, r6, #80, 8	; 0x50000000
    3104:	andsvs	r4, sl, r6, lsr #12
    3108:	blmi	ff5bc1d8 <rpl_re_syntax_options@@Base+0xff58ab30>
    310c:	ldmdavc	r9, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    3110:			; <UNDEFINED> instruction: 0xf0002900
    3114:	blmi	ff524318 <rpl_re_syntax_options@@Base+0xff4f2c70>
    3118:	andscs	r2, r1, r0, lsl #2
    311c:	strtmi	r2, [r6], -r1, lsl #4
    3120:	andsvc	r5, sl, fp, ror #17
    3124:	ldmib	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3128:	blmi	ff43c1b8 <rpl_re_syntax_options@@Base+0xff40ab10>
    312c:	strtmi	r2, [r6], -r1, lsl #4
    3130:	andsvc	r5, sl, fp, ror #17
    3134:	bls	43c1ac <rpl_re_syntax_options@@Base+0x40ab04>
    3138:	strtmi	r2, [r6], -r1, lsl #6
    313c:	ldr	r7, [r7], #-19	; 0xffffffed
    3140:	stmiapl	fp!, {r0, r2, r3, r4, r7, r8, r9, fp, lr}^
    3144:	bcs	15d1b4 <rpl_re_syntax_options@@Base+0x12bb0c>
    3148:	cfldrdge	mvd15, [ip, #-252]	; 0xffffff04
    314c:			; <UNDEFINED> instruction: 0xf0402a00
    3150:	andcs	r8, r5, #40, 8	; 0x28000000
    3154:	andsvs	r4, sl, r6, lsr #12
    3158:	blmi	fe5fc188 <rpl_re_syntax_options@@Base+0xfe5caae0>
    315c:	ldmdavs	sl, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    3160:			; <UNDEFINED> instruction: 0xf43f2a04
    3164:	bcs	2e6a8 <quoting_style_vals@@Base+0x10be4>
    3168:	ldrhi	pc, [fp], #-64	; 0xffffffc0
    316c:	andcs	r4, r4, #39845888	; 0x2600000
    3170:			; <UNDEFINED> instruction: 0xf7ff601a
    3174:	blmi	fefb2170 <rpl_re_syntax_options@@Base+0xfef80ac8>
    3178:	strtmi	r2, [r6], -r1, lsl #4
    317c:	andsvc	r5, sl, fp, ror #17
    3180:	bllt	ffdc1184 <rpl_re_syntax_options@@Base+0xffd8fadc>
    3184:	stmiapl	fp!, {r2, r3, r7, r8, r9, fp, lr}^
    3188:	bcs	9d1f8 <rpl_re_syntax_options@@Base+0x6bb50>
    318c:	mrcge	4, 5, APSR_nzcv, cr8, cr15, {1}
    3190:			; <UNDEFINED> instruction: 0xf0402a00
    3194:	andcs	r8, r2, #100663296	; 0x6000000
    3198:	ssat	r6, #18, sl
    319c:			; <UNDEFINED> instruction: 0x46264b94
    31a0:	ldmdavs	sl, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    31a4:			; <UNDEFINED> instruction: 0xf63f2a03
    31a8:	strb	sl, [r0, r3, ror #23]!
    31ac:	andcs	r4, r1, #181248	; 0x2c400
    31b0:	stmiapl	fp!, {r1, r2, r5, r9, sl, lr}^
    31b4:			; <UNDEFINED> instruction: 0xf7ff701a
    31b8:	blmi	fe37212c <rpl_re_syntax_options@@Base+0xfe340a84>
    31bc:	ldmdavs	r3, {r1, r3, r5, r6, r7, fp, ip, lr}
    31c0:			; <UNDEFINED> instruction: 0xf63f2b03
    31c4:			; <UNDEFINED> instruction: 0xf043ad1f
    31c8:	strtmi	r0, [r6], -r2, lsl #6
    31cc:			; <UNDEFINED> instruction: 0xf7ff6013
    31d0:	ldmdami	r7!, {r0, r1, r2, r3, r6, r7, r8, r9, fp, ip, sp, pc}^
    31d4:	andcs	r2, sl, #0, 6
    31d8:	stmdapl	lr!, {r1, r2, r3, r4, r8, fp, sp, pc}
    31dc:			; <UNDEFINED> instruction: 0xf7ff6830
    31e0:			; <UNDEFINED> instruction: 0xf110e928
    31e4:	tstls	r4, #-67108861	; 0xfc000003
    31e8:	mvnscc	pc, #1073741840	; 0x40000010
    31ec:	ldmib	sp, {r0, r2, r4, r8, r9, ip, pc}^
    31f0:	blcs	be48 <sigaltstack@plt+0x95c0>
    31f4:			; <UNDEFINED> instruction: 0xf1b2bf08
    31f8:			; <UNDEFINED> instruction: 0xf0803fff
    31fc:	blls	7a41ec <rpl_re_syntax_options@@Base+0x772b44>
    3200:	blcs	21274 <quoting_style_vals@@Base+0x37b0>
    3204:	mvnshi	pc, #64	; 0x40
    3208:	strcs	r9, [r0, -sl, lsl #22]
    320c:	ldrmi	r4, [lr], -pc, lsl #5
    3210:	addmi	fp, r6, #8, 30
    3214:	cfldrdge	mvd15, [r6], #252	; 0xfc
    3218:	cdpcs	14, 0, cr9, cr0, cr10, {0}
    321c:	ldrhi	pc, [r3], #-64	; 0xffffffc0
    3220:	strtmi	r9, [r6], -sl
    3224:	bllt	fe941228 <rpl_re_syntax_options@@Base+0xfe90fb80>
    3228:	andcs	r4, r1, #150528	; 0x24c00
    322c:	stmiapl	fp!, {r1, r2, r5, r9, sl, lr}^
    3230:			; <UNDEFINED> instruction: 0xf7ff701a
    3234:	ldmdbmi	lr, {r0, r2, r3, r4, r7, r8, r9, fp, ip, sp, pc}^
    3238:	blmi	fe414ad8 <rpl_re_syntax_options@@Base+0xfe3e3430>
    323c:	stmdapl	r9!, {r4, r7, r9, fp, lr}^
    3240:	stmiapl	r8!, {r1, r3, r4, r5, r6, sl, lr}^
    3244:			; <UNDEFINED> instruction: 0xf0026809
    3248:			; <UNDEFINED> instruction: 0xf7fffd15
    324c:	blmi	fe372098 <rpl_re_syntax_options@@Base+0xfe3409f0>
    3250:	strtmi	r2, [r6], -r1, lsl #4
    3254:	andsvc	r4, sl, fp, ror r4
    3258:	bllt	fe2c125c <rpl_re_syntax_options@@Base+0xfe28fbb4>
    325c:	andcs	r4, r1, #141312	; 0x22800
    3260:	ldrbtmi	r4, [fp], #-1574	; 0xfffff9da
    3264:			; <UNDEFINED> instruction: 0xf7ff705a
    3268:	blmi	fe23207c <rpl_re_syntax_options@@Base+0xfe2009d4>
    326c:	ldmdavs	sl, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    3270:			; <UNDEFINED> instruction: 0xf0002a00
    3274:	ldmdavs	sl, {r0, r1, r5, r6, r7, r9, pc}^
    3278:			; <UNDEFINED> instruction: 0xf0402a00
    327c:	bmi	13241c0 <rpl_re_syntax_options@@Base+0x12f2b18>
    3280:	stmiapl	sl!, {r1, r2, r5, r9, sl, lr}
    3284:	subsvs	r6, sl, r2, lsl r8
    3288:	bllt	1cc128c <rpl_re_syntax_options@@Base+0x1c8fbe4>
    328c:	strtmi	r4, [r6], -r8, asr #22
    3290:	stmiapl	fp!, {r0, r1, r2, r3, r4, r5, r6, fp, lr}^
    3294:	andscc	r4, r8, r8, ror r4
    3298:			; <UNDEFINED> instruction: 0xf0026819
    329c:			; <UNDEFINED> instruction: 0xf7fffc5b
    32a0:	blmi	1f32044 <rpl_re_syntax_options@@Base+0x1f0099c>
    32a4:	strtmi	r2, [r6], -r1, lsl #4
    32a8:	andsvc	r5, sl, fp, ror #17
    32ac:	bllt	18412b0 <rpl_re_syntax_options@@Base+0x180fc08>
    32b0:			; <UNDEFINED> instruction: 0x46264b3f
    32b4:	stmiapl	fp!, {r3, r4, r5, r6, fp, lr}^
    32b8:	andcc	r4, r4, r8, ror r4
    32bc:			; <UNDEFINED> instruction: 0xf0026819
    32c0:			; <UNDEFINED> instruction: 0xf7fffc49
    32c4:	blmi	12b2020 <rpl_re_syntax_options@@Base+0x1280978>
    32c8:	ldmdavs	r3, {r1, r3, r5, r6, r7, fp, ip, lr}
    32cc:			; <UNDEFINED> instruction: 0xf63f2b03
    32d0:			; <UNDEFINED> instruction: 0xf043ac99
    32d4:	strtmi	r0, [r6], -r1, lsl #6
    32d8:			; <UNDEFINED> instruction: 0xf7ff6013
    32dc:	blmi	db2008 <rpl_re_syntax_options@@Base+0xd80960>
    32e0:	ldmdavs	sl, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    32e4:	andle	r2, r4, r7, lsl #20
    32e8:			; <UNDEFINED> instruction: 0xf0402a00
    32ec:	andcs	r8, r7, #1744830465	; 0x68000001
    32f0:	blmi	bdb360 <rpl_re_syntax_options@@Base+0xba9cb8>
    32f4:	ldrbtmi	r4, [sl], #-2665	; 0xfffff597
    32f8:	stmiapl	pc!, {r3, r4, r9, ip, pc}^	; <UNPREDICTABLE>
    32fc:			; <UNDEFINED> instruction: 0xf7ff6838
    3300:	bl	ff03da38 <rpl_re_syntax_options@@Base+0xff00c390>
    3304:	rsbcc	r0, r1, r0, asr #1
    3308:			; <UNDEFINED> instruction: 0xf87cf00b
    330c:	blmi	191d3f8 <rpl_re_syntax_options@@Base+0x18ebd50>
    3310:			; <UNDEFINED> instruction: 0xf04f2700
    3314:			; <UNDEFINED> instruction: 0x970632ff
    3318:	tstls	r9, fp, ror r4
    331c:	stmib	sp, {r4, r8, r9, ip, sp}^
    3320:	stmib	sp, {r0, r1, r2, r8, ip}^
    3324:	stmib	sp, {r2, r8, ip}^
    3328:	tstcs	r1, r1, lsl #2
    332c:	strls	r9, [r0, -r3, lsl #14]
    3330:			; <UNDEFINED> instruction: 0xf7ff4606
    3334:	blmi	87da9c <rpl_re_syntax_options@@Base+0x84c3f4>
    3338:	ldrls	r5, [fp, #-2287]	; 0xfffff711
    333c:	tsteq	r0, #-1073741823	; 0xc0000001	; <UNPREDICTABLE>
    3340:	ldrls	r9, [sl], #-3352	; 0xfffff2e8
    3344:			; <UNDEFINED> instruction: 0x461f463c
    3348:			; <UNDEFINED> instruction: 0x46204631
    334c:	strcc	r4, [r4], #-1578	; 0xfffff9d6
    3350:	ldc2	0, cr15, [r0], {2}
    3354:			; <UNDEFINED> instruction: 0xf7ff4630
    3358:	adcsmi	lr, ip, #160, 18	; 0x280000
    335c:	andeq	pc, r1, r0, lsl #2
    3360:	mvnsle	r4, r6, lsl #8
    3364:	ldrmi	lr, [sl, #-2525]	; 0xfffff623
    3368:			; <UNDEFINED> instruction: 0xf7ff4626
    336c:	svclt	0x0000bb01
    3370:	andeq	ip, r2, lr, ror r4
    3374:	andeq	r0, r0, r0, lsl #4
    3378:	andeq	r0, r0, r4, lsl #5
    337c:	andeq	r8, r1, r6, lsl #29
    3380:	muleq	r1, r4, sp
    3384:	strdeq	r8, [r1], -lr
    3388:	andeq	r8, r1, lr, lsl ip
    338c:	andeq	r0, r0, r0, asr #4
    3390:	andeq	ip, r2, r2, ror r7
    3394:			; <UNDEFINED> instruction: 0x000002b0
    3398:	andeq	r0, r0, ip, ror #3
    339c:	muleq	r2, sl, sp
    33a0:	andeq	r0, r0, r0, asr r2
    33a4:	andeq	r8, r1, lr, lsr #16
    33a8:	andeq	r8, r1, sl, lsr #16
    33ac:	andeq	r0, r0, r4, asr #4
    33b0:	andeq	r0, r0, r4, asr #5
    33b4:	muleq	r0, r4, r2
    33b8:	andeq	r0, r0, ip, asr r2
    33bc:	ldrdeq	r0, [r0], -r8
    33c0:	andeq	r0, r0, r8, lsl #4
    33c4:	andeq	r8, r1, sl, lsl r5
    33c8:	andeq	r0, r0, r0, lsr #4
    33cc:	andeq	r0, r0, ip, lsr r2
    33d0:	andeq	r0, r0, r8, lsl r2
    33d4:	andeq	r8, r1, sl, asr #20
    33d8:	andeq	r0, r0, ip, lsl r2
    33dc:	andeq	r0, r0, r0, lsr r2
    33e0:	andeq	r0, r0, r4, asr r2
    33e4:	andeq	r8, r1, sl, ror #18
    33e8:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    33ec:	andeq	r8, r1, ip, asr #16
    33f0:	andeq	r0, r0, ip, lsl #4
    33f4:	andeq	r0, r0, r4, ror r2
    33f8:	andeq	r0, r0, ip, lsr #4
    33fc:	andeq	r8, r1, lr, lsr r7
    3400:	andeq	r8, r1, r8, lsr r7
    3404:	andeq	r8, r1, ip, lsr r7
    3408:	andeq	r8, r1, ip, lsr r7
    340c:	andeq	r8, r1, r4, asr #14
    3410:	andeq	r8, r1, ip, asr #14
    3414:	andeq	r8, r1, r6, lsr r7
    3418:	muleq	r0, ip, r2
    341c:	andeq	r0, r0, r8, asr #5
    3420:	andeq	r8, r1, sl, lsr #16
    3424:	andeq	r0, r0, r0, ror #3
    3428:	andeq	r0, r0, ip, lsl #5
    342c:	andeq	r8, r1, sl, ror r6
    3430:	andeq	fp, r2, r0, lsl #14
    3434:	andeq	r8, r1, r6, lsl #14
    3438:	muleq	r0, r8, r2
    343c:	andeq	r8, r1, sl, lsl #14
    3440:	andeq	r8, r1, lr, ror #12
    3444:	andeq	r8, r1, r0, lsl #13
    3448:	andeq	r8, r1, r6, ror r6
    344c:	andeq	r8, r1, lr, ror r4
    3450:	andeq	fp, r2, r4, ror #31
    3454:	ldrdeq	fp, [r2], -r8
    3458:	andeq	r0, r0, r8, lsl #5
    345c:			; <UNDEFINED> instruction: 0x0002bfbe
    3460:			; <UNDEFINED> instruction: 0x000184b6
    3464:	andeq	r0, r0, r8, ror #3
    3468:			; <UNDEFINED> instruction: 0x000002b4
    346c:	andeq	r0, r0, r0, ror r2
    3470:	andeq	r0, r0, r4, lsl r2
    3474:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    3478:	strdeq	r0, [r0], -ip
    347c:	andeq	r0, r0, r4, lsr #4
    3480:	andeq	r8, r1, ip, ror #6
    3484:	andeq	fp, r2, ip, asr #28
    3488:	andeq	fp, r2, lr, lsr lr
    348c:	andeq	r0, r0, r8, lsr #4
    3490:	andeq	fp, r2, ip, lsl #28
    3494:	andeq	r0, r0, r0, lsl #5
    3498:	andeq	fp, r2, r8, ror #27
    349c:	andeq	r8, r1, lr, asr r2
    34a0:	andeq	r7, r1, r0, ror lr
    34a4:	strcc	pc, [r8, #2271]!	; 0x8df
    34a8:	ldmdavs	r0!, {r1, r2, r3, r5, r6, r7, fp, ip, lr}
    34ac:			; <UNDEFINED> instruction: 0xf0002800
    34b0:	movwcs	r8, #331	; 0x14b
    34b4:	ldmdbge	lr, {r1, r3, r9, sp}
    34b8:	svc	0x00baf7fe
    34bc:	ldmdavc	fp, {r1, r2, r3, r4, r8, r9, fp, ip, pc}
    34c0:			; <UNDEFINED> instruction: 0xf0402b00
    34c4:	strcs	r8, [r0, -pc, lsr #5]
    34c8:			; <UNDEFINED> instruction: 0xf06f428f
    34cc:	svclt	0x00084640
    34d0:	strmi	r4, [r2], -r6, lsl #5
    34d4:	andle	r4, r1, #11534336	; 0xb00000
    34d8:			; <UNDEFINED> instruction: 0x463b4632
    34dc:	ldrbne	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    34e0:	svclt	0x000c2c55
    34e4:	andcs	r2, r2, r3
    34e8:	stmdavs	lr, {r0, r3, r5, r6, fp, ip, lr}
    34ec:			; <UNDEFINED> instruction: 0xd00342b0
    34f0:			; <UNDEFINED> instruction: 0xf0402e00
    34f4:	andvs	r8, r8, r6, asr r2
    34f8:	ldrbne	pc, [ip, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    34fc:	ldmdavs	r8!, {r0, r1, r2, r3, r5, r6, fp, ip, lr}
    3500:	addsmi	r1, r9, #50593792	; 0x3040000
    3504:	addsmi	fp, r0, #8, 30
    3508:	teqhi	r3, r0, lsl #1	; <UNPREDICTABLE>
    350c:	eorsvs	r2, sl, r1, lsl #6
    3510:	movwls	r4, #63014	; 0xf626
    3514:	blt	b41518 <rpl_re_syntax_options@@Base+0xb0fe70>
    3518:	strbcc	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    351c:	strtmi	r2, [r6], -r1, lsl #4
    3520:	andsvc	r5, sl, fp, ror #17
    3524:	blt	941528 <rpl_re_syntax_options@@Base+0x90fe80>
    3528:	mcrcs	14, 0, r3, cr9, cr0, {1}
    352c:	mrshi	pc, LR_usr	; <UNPREDICTABLE>
    3530:	bls	4e9964 <rpl_re_syntax_options@@Base+0x4b82bc>
    3534:	ldccs	6, cr4, [r3], #-44	; 0xffffffd4
    3538:	blcc	734a0 <rpl_re_syntax_options@@Base+0x41df8>
    353c:	vqsub.u8	d4, d16, d3
    3540:			; <UNDEFINED> instruction: 0xf1a4819d
    3544:	andcs	r0, sl, #48, 6	; 0xc0000000
    3548:	blx	94dea <rpl_re_syntax_options@@Base+0x63742>
    354c:	movwls	r3, #45825	; 0xb301
    3550:	blt	3c1554 <rpl_re_syntax_options@@Base+0x38feac>
    3554:			; <UNDEFINED> instruction: 0xf7ff210a
    3558:	ldrb	lr, [r8, #-2328]!	; 0xfffff6e8
    355c:	strcc	pc, [r0, #-2271]	; 0xfffff721
    3560:	stmdavs	r3!, {r2, r3, r5, r6, r7, fp, ip, lr}
    3564:			; <UNDEFINED> instruction: 0xf0002b01
    3568:			; <UNDEFINED> instruction: 0xf8df818f
    356c:	stmiapl	ip!, {r3, r5, r6, r7, sl, ip, sp}^
    3570:	stmdacs	r0, {r5, fp, sp, lr}
    3574:	sbchi	pc, sp, r0
    3578:			; <UNDEFINED> instruction: 0xf0002802
    357c:			; <UNDEFINED> instruction: 0xf8df8258
    3580:	ldrbtmi	r3, [fp], #-1252	; 0xfffffb1c
    3584:	strbtcs	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    3588:	andsvs	r5, r3, sl, lsr #17
    358c:	blcs	2a1c0 <quoting_style_vals@@Base+0xc6fc>
    3590:	teqhi	r6, r0, asr #5	; <UNPREDICTABLE>
    3594:	blcc	9d628 <rpl_re_syntax_options@@Base+0x6bf80>
    3598:			; <UNDEFINED> instruction: 0xf8df2b01
    359c:	stmiapl	pc!, {r2, r3, r4, r5, r7, sl, ip, sp}^	; <UNPREDICTABLE>
    35a0:	cmphi	pc, r0, asr #4	; <UNPREDICTABLE>
    35a4:	strbcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    35a8:	ldmdavs	sl, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    35ac:	andcs	fp, r8, #163840	; 0x28000
    35b0:			; <UNDEFINED> instruction: 0xf8df601a
    35b4:	stmdbls	sl, {r2, r3, r4, r5, r7, sl, sp}
    35b8:	ldmdavc	r2, {r1, r3, r5, r7, fp, ip, lr}
    35bc:			; <UNDEFINED> instruction: 0xf0002900
    35c0:	bcs	23910 <quoting_style_vals@@Base+0x5e4c>
    35c4:	sbcshi	pc, r3, r0
    35c8:	stfnee	f2, [fp], {1}
    35cc:	ldmdaeq	lr, {r1, r3, fp, ip, pc}^
    35d0:	andeq	lr, r0, #12288	; 0x3000
    35d4:	movweq	pc, #4098	; 0x1002	; <UNPREDICTABLE>
    35d8:	ldrbeq	lr, [r0], -r6, lsl #22
    35dc:			; <UNDEFINED> instruction: 0x4630441e
    35e0:	blx	ff53f646 <rpl_re_syntax_options@@Base+0xff50df9e>
    35e4:	bcs	c9fb4 <rpl_re_syntax_options@@Base+0x9890c>
    35e8:	adcshi	pc, r8, r0, asr #4
    35ec:	addmi	r9, r2, #655360	; 0xa0000
    35f0:	adcshi	pc, r4, r0, lsl #1
    35f4:	vmlals.f64	d1, d26, d11
    35f8:			; <UNDEFINED> instruction: 0xf8df1ed1
    35fc:	ldrtmi	r0, [r3], #-1144	; 0xfffffb88
    3600:	svclt	0x0028428b
    3604:	stmdapl	r9!, {r0, r1, r3, r9, sl, lr}
    3608:	svclt	0x00182b00
    360c:			; <UNDEFINED> instruction: 0x960a4616
    3610:			; <UNDEFINED> instruction: 0xf8df600b
    3614:	stmdals	sl, {r2, r5, r6, sl, sp}
    3618:	strbtcc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    361c:			; <UNDEFINED> instruction: 0xf8df58aa
    3620:	ldmdavs	r9!, {r5, r6, sl, sp, lr}
    3624:	ldrbtmi	r6, [lr], #-16
    3628:	ldcne	8, cr5, [r0, #-940]!	; 0xfffffc54
    362c:	addmi	r6, sl, #1703936	; 0x1a0000
    3630:			; <UNDEFINED> instruction: 0x6019bfb8
    3634:	blx	fff3f644 <rpl_re_syntax_options@@Base+0xfff0df9c>
    3638:	andseq	pc, r8, r6, lsl #2
    363c:	blx	ffe3f64c <rpl_re_syntax_options@@Base+0xffe0dfa4>
    3640:	blcs	1dd6d4 <rpl_re_syntax_options@@Base+0x1ac02c>
    3644:	addshi	pc, sl, r0
    3648:	ldrtcs	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    364c:	ldmdavc	r0, {r1, r3, r5, r7, fp, ip, lr}
    3650:	svclt	0x00182b08
    3654:	andeq	pc, r1, r0, asr #32
    3658:	strtcs	pc, [ip], #-2271	; 0xfffff721
    365c:	strtne	pc, [ip], #-2271	; 0xfffff721
    3660:	stmiapl	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, lr}
    3664:	strtcs	pc, [r8], #-2271	; 0xfffff721
    3668:	stmiapl	r8!, {r5, ip, sp, lr}
    366c:	strtcs	pc, [r4], #-2271	; 0xfffff721
    3670:	stmiapl	fp!, {r2, r3, r5, r6, fp, ip, lr}^
    3674:			; <UNDEFINED> instruction: 0xf8df447a
    3678:	stmdavc	r4!, {r5, sl, ip}
    367c:	stmdapl	r9!, {r0, r1, r3, r4, fp, ip, sp, lr}^
    3680:			; <UNDEFINED> instruction: 0x43236992
    3684:	stmdavc	ip, {fp, ip, sp, lr}
    3688:	bcs	1429c <sigaltstack@plt+0x11a14>
    368c:	adcshi	pc, fp, r0
    3690:			; <UNDEFINED> instruction: 0xf8df2201
    3694:	tstmi	r3, #8, 8	; 0x8000000
    3698:	strcs	pc, [r4], #-2271	; 0xfffff721
    369c:	movweq	lr, #14884	; 0x3a24
    36a0:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    36a4:	streq	pc, [r4], #-266	; 0xfffffef6
    36a8:	andvc	r5, fp, r9, ror #16
    36ac:	andhi	pc, r2, r5, asr r8	; <UNPREDICTABLE>
    36b0:	ldrdvs	pc, [r0], -r8
    36b4:	vcge.f32	d18, d0, d1
    36b8:	bl	2a3b58 <rpl_re_syntax_options@@Base+0x2724b0>
    36bc:	strtmi	r0, [r7], -r6, lsl #13
    36c0:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    36c4:	bleq	141828 <rpl_re_syntax_options@@Base+0x110180>
    36c8:	blx	1e3f6f8 <rpl_re_syntax_options@@Base+0x1e0e050>
    36cc:			; <UNDEFINED> instruction: 0xf10042b7
    36d0:	strmi	r0, [r1], #1
    36d4:			; <UNDEFINED> instruction: 0x4648d1f6
    36d8:			; <UNDEFINED> instruction: 0xf00a2720
    36dc:	pkhbtmi	pc, r1, r3, lsl #29	; <UNPREDICTABLE>
    36e0:	blvc	816e8 <rpl_re_syntax_options@@Base+0x50040>
    36e4:	blne	14183c <rpl_re_syntax_options@@Base+0x110194>
    36e8:	blx	fe0bf718 <rpl_re_syntax_options@@Base+0xfe08e070>
    36ec:	mvnsle	r4, r6, lsr #5
    36f0:	andcs	r4, r0, #236, 22	; 0x3b000
    36f4:	ldmdbls	ip, {r1, ip, sp, lr}
    36f8:			; <UNDEFINED> instruction: 0xf8c358eb
    36fc:	stmdbcs	r0, {ip, pc}
    3700:	addhi	pc, r8, r0
    3704:	stccs	12, cr9, [r0], {29}
    3708:	stmiami	r7!, {r1, r2, r3, r4, r6, ip, lr, pc}^
    370c:			; <UNDEFINED> instruction: 0xf0064478
    3710:	blls	3c1734 <rpl_re_syntax_options@@Base+0x39008c>
    3714:			; <UNDEFINED> instruction: 0xf0002b00
    3718:	blls	2e3980 <rpl_re_syntax_options@@Base+0x2b22d8>
    371c:	eorvs	r2, r0, r2
    3720:	vqdmlsl.s<illegal width 8>	q9, d0, d0
    3724:			; <UNDEFINED> instruction: 0xf00780f5
    3728:	stmdacs	r0, {r0, r3, r7, r8, sl, fp, ip, sp, lr, pc}
    372c:	sbcshi	pc, r7, r0
    3730:	blmi	ff79626c <rpl_re_syntax_options@@Base+0xff764bc4>
    3734:	ldrbtmi	r5, [fp], #-2218	; 0xfffff756
    3738:			; <UNDEFINED> instruction: 0xe72b6013
    373c:	teqeq	r0, #164, 2	; 0x29	; <UNPREDICTABLE>
    3740:	movwls	r4, #46630	; 0xb626
    3744:	ldmdblt	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3748:	movwcs	r2, #515	; 0x203
    374c:	blmi	ff13d26c <rpl_re_syntax_options@@Base+0xff10bbc4>
    3750:	strtmi	r2, [r6], -r1, lsl #4
    3754:	andsvs	r5, sl, fp, ror #17
    3758:	stmdblt	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    375c:	andcs	r4, r0, #201728	; 0x31400
    3760:	andsvs	r5, sl, fp, ror #17
    3764:	bcs	3d4c0 <rpl_re_syntax_options@@Base+0xbe18>
    3768:	addcs	sp, r2, #116, 2
    376c:	ldmdavs	r9, {r1, r3, r9, ip, pc}
    3770:	movwcs	lr, #5931	; 0x172b
    3774:	movwls	r4, #63014	; 0xf626
    3778:	ldmlt	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    377c:	stmiapl	pc!, {r2, r3, r6, r7, r8, r9, fp, lr}^	; <UNPREDICTABLE>
    3780:	blcs	1d874 <version_etc_copyright@@Base+0x194>
    3784:	sbcshi	pc, r1, r0
    3788:	blcs	1d97c <version_etc_copyright@@Base+0x29c>
    378c:	sbcshi	pc, r5, r0
    3790:	blcs	1da84 <version_etc_copyright@@Base+0x3a4>
    3794:	sbchi	pc, sp, r0
    3798:	stmiapl	lr!, {r1, r2, r6, r7, r8, r9, fp, lr}^
    379c:	ldmvs	r3!, {r1, r4, r5, r6, fp, sp, lr}^
    37a0:			; <UNDEFINED> instruction: 0xf0002a00
    37a4:	ldmvs	r2!, {r0, r1, r5, r6, r7, pc}
    37a8:			; <UNDEFINED> instruction: 0xf0002a00
    37ac:	ldmdavs	r2!, {r0, r1, r3, r4, r6, r7, pc}
    37b0:			; <UNDEFINED> instruction: 0xf0002a00
    37b4:	blcs	23ad4 <quoting_style_vals@@Base+0x6010>
    37b8:	sbchi	pc, r8, r0
    37bc:	stmdavc	r3, {r4, r5, fp, sp, lr}
    37c0:	cmnle	r1, r0, lsl #22
    37c4:	strb	r2, [r7, -r1]
    37c8:	ldrdcc	pc, [r0], -r8
    37cc:	cfstr32le	mvfx4, [r1], {155}	; 0x9b
    37d0:	ldmdbls	ip, {r0, r1, r2, r3, sp, lr, pc}
    37d4:	eorcs	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    37d8:			; <UNDEFINED> instruction: 0xf0022000
    37dc:			; <UNDEFINED> instruction: 0xf8d8fa73
    37e0:	movwcc	r3, #4096	; 0x1000
    37e4:	andcc	pc, r0, r8, asr #17
    37e8:	svclt	0x00b84284
    37ec:	ldrbmi	r4, [fp, #-1540]	; 0xfffff9fc
    37f0:			; <UNDEFINED> instruction: 0xf005dbef
    37f4:			; <UNDEFINED> instruction: 0xf002ff3f
    37f8:	strtmi	pc, [r0], -pc, lsl #31
    37fc:	svc	0x0040f7fe
    3800:	stmiapl	pc!, {r0, r2, r4, r7, r8, r9, fp, lr}^	; <UNPREDICTABLE>
    3804:	bmi	feb3d344 <rpl_re_syntax_options@@Base+0xfeb0bc9c>
    3808:	ldmdavs	r2, {r1, r3, r5, r7, fp, ip, lr}
    380c:	svclt	0x00183200
    3810:	ldr	r2, [lr, -r1, lsl #4]!
    3814:			; <UNDEFINED> instruction: 0xf8d8981d
    3818:	stmdacs	r0, {ip, sp}
    381c:	sbchi	pc, ip, r0, asr #32
    3820:	andeq	lr, r3, #175104	; 0x2ac00
    3824:			; <UNDEFINED> instruction: 0xf0002a02
    3828:	bcs	63b28 <rpl_re_syntax_options@@Base+0x32480>
    382c:	movwcc	sp, #11617	; 0x2d61
    3830:			; <UNDEFINED> instruction: 0xf85a48a2
    3834:	ldrbtmi	r1, [r8], #-35	; 0xffffffdd
    3838:			; <UNDEFINED> instruction: 0xf9d6f002
    383c:	strtmi	r4, [r6], -r4, lsl #21
    3840:	ldmdavs	r2, {r1, r3, r5, r7, fp, ip, lr}
    3844:			; <UNDEFINED> instruction: 0xf7ff601a
    3848:	movwcs	fp, #6291	; 0x1893
    384c:	blmi	fe71b8e0 <rpl_re_syntax_options@@Base+0xfe6ea238>
    3850:			; <UNDEFINED> instruction: 0xe697447b
    3854:	smlalbbcs	r4, r3, r7, fp
    3858:	eorscs	r9, pc, #-2147483646	; 0x80000002
    385c:	andsvs	r5, sl, fp, ror #17
    3860:	ldmdavs	fp!, {r0, r1, r2, r4, r6, r7, r9, sl, sp, lr, pc}
    3864:	addsmi	r9, r3, #45056	; 0xb000
    3868:			; <UNDEFINED> instruction: 0xf43fdb05
    386c:	blls	3ef2e0 <rpl_re_syntax_options@@Base+0x3bdc38>
    3870:			; <UNDEFINED> instruction: 0xf47f2b00
    3874:	blls	2ef2d8 <rpl_re_syntax_options@@Base+0x2bdc30>
    3878:			; <UNDEFINED> instruction: 0xe693603b
    387c:	movtmi	pc, #111	; 0x6f	; <UNPREDICTABLE>
    3880:	movwls	r4, #46630	; 0xb626
    3884:	ldmdalt	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3888:	ldrbtmi	r4, [r8], #-2190	; 0xfffff772
    388c:	mcr	7, 5, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    3890:			; <UNDEFINED> instruction: 0xf43f2800
    3894:	stmibmi	ip, {r1, r3, r5, r6, r9, sl, fp, sp, pc}
    3898:			; <UNDEFINED> instruction: 0xf7fe4479
    389c:	stmdacs	r0, {r2, r3, r4, r5, r6, r8, sl, fp, sp, lr, pc}
    38a0:	mcrge	4, 3, pc, cr3, cr15, {3}	; <UNPREDICTABLE>
    38a4:	strbt	r6, [r0], -r0, lsr #32
    38a8:	ldrbtmi	r4, [r9], #-2440	; 0xfffff678
    38ac:	ldcl	7, cr15, [r2, #-1016]!	; 0xfffffc08
    38b0:	ldmdavs	fp!, {r3, r4, r7, r8, fp, ip, sp, pc}
    38b4:	blx	fec2191c <rpl_re_syntax_options@@Base+0xfebf0274>
    38b8:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    38bc:	stmibmi	r4, {r2, r3, r6, r7, r9, sl, sp, lr, pc}
    38c0:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    38c4:	stcl	7, cr15, [r6, #-1016]!	; 0xfffffc08
    38c8:			; <UNDEFINED> instruction: 0xf0402800
    38cc:	blmi	1923b44 <rpl_re_syntax_options@@Base+0x18f249c>
    38d0:	stmiapl	fp!, {r1, r2, r5, r9, sl, lr}^
    38d4:			; <UNDEFINED> instruction: 0xf7ff6018
    38d8:	andcs	fp, r0, fp, asr #16
    38dc:	bmi	18bd3d4 <rpl_re_syntax_options@@Base+0x188bd2c>
    38e0:	stmiapl	sl!, {r2, r3, r4, r5, r6, r8, r9, fp, lr}
    38e4:	andsvs	r4, r3, fp, ror r4
    38e8:	tstcs	r0, r4, asr r6
    38ec:			; <UNDEFINED> instruction: 0xf0024608
    38f0:			; <UNDEFINED> instruction: 0xf10bf97b
    38f4:	ldmdami	r8!, {r7, r8, r9, fp, lr}^
    38f8:	blcc	fffffd2c <rpl_re_syntax_options@@Base+0xfffce684>
    38fc:			; <UNDEFINED> instruction: 0xf85a4478
    3900:			; <UNDEFINED> instruction: 0xf002102b
    3904:	andcs	pc, r1, r1, ror r9	; <UNPREDICTABLE>
    3908:	ldc2l	0, cr15, [ip, #-40]!	; 0xffffffd8
    390c:	strbt	r4, [pc], r1, lsl #13
    3910:	andcs	r4, r3, #82944	; 0x14400
    3914:	eorsvs	r5, sl, pc, ror #17
    3918:	ldc2	0, cr15, [r0], {7}
    391c:	bmi	14b0664 <rpl_re_syntax_options@@Base+0x147efbc>
    3920:	stmiapl	sl!, {r1, r2, r3, r5, r6, r8, r9, fp, lr}
    3924:	andsvs	r4, r3, fp, ror r4
    3928:	blmi	1b7d220 <rpl_re_syntax_options@@Base+0x1b4bb78>
    392c:	eorsvs	r4, fp, fp, ror r4
    3930:	blmi	1b3d5e0 <rpl_re_syntax_options@@Base+0x1b0bf38>
    3934:	adcsvs	r4, fp, fp, ror r4
    3938:	blmi	1afd5f8 <rpl_re_syntax_options@@Base+0x1acbf50>
    393c:	rsbsvs	r4, fp, fp, ror r4
    3940:	stmdami	sl!, {r1, r2, r5, r8, r9, sl, sp, lr, pc}^
    3944:	eorsvs	r4, r0, r8, ror r4
    3948:			; <UNDEFINED> instruction: 0xd1ad2b00
    394c:	ldmib	r6, {r3, r5, r6, r9, fp, lr}^
    3950:	ldrbtmi	r0, [sl], #-257	; 0xfffffeff
    3954:	ldc2	0, cr15, [ip, #24]
    3958:	blcs	1dd9ec <rpl_re_syntax_options@@Base+0x1ac344>
    395c:			; <UNDEFINED> instruction: 0xf43f60f0
    3960:	ldrbt	sl, [r1], -sp, lsr #30
    3964:	ldrmi	fp, [sl], -r3, ror #2
    3968:			; <UNDEFINED> instruction: 0xe72060b2
    396c:			; <UNDEFINED> instruction: 0x461ab15b
    3970:			; <UNDEFINED> instruction: 0xe7186072
    3974:	blmi	17d626c <rpl_re_syntax_options@@Base+0x17a4bc4>
    3978:	ldrbtmi	r5, [fp], #-2218	; 0xfffff756
    397c:			; <UNDEFINED> instruction: 0xe6116013
    3980:	ldrbtmi	r4, [sl], #-2653	; 0xfffff5a3
    3984:	bmi	177d94c <rpl_re_syntax_options@@Base+0x174c2a4>
    3988:			; <UNDEFINED> instruction: 0xe7f1447a
    398c:	vpadd.i8	q10, q0, q6
    3990:	ldmdbmi	ip, {r1, r2, r4, r5, r6, r7, r9, ip, sp}^
    3994:	ldrbtmi	r4, [fp], #-2140	; 0xfffff7a4
    3998:	orrcc	r4, r8, #2030043136	; 0x79000000
    399c:			; <UNDEFINED> instruction: 0xf7fe4478
    39a0:			; <UNDEFINED> instruction: 0xf002ef6e
    39a4:	bl	2c1fc8 <rpl_re_syntax_options@@Base+0x290920>
    39a8:			; <UNDEFINED> instruction: 0xf85a0283
    39ac:	ldmdavs	r2, {r0, r1, r5, ip}^
    39b0:			; <UNDEFINED> instruction: 0xf988f002
    39b4:	ldr	r4, [ip, -r4, lsl #12]
    39b8:	and	r4, sp, ip, lsl #12
    39bc:	eorne	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    39c0:	bls	74b9c8 <rpl_re_syntax_options@@Base+0x71a320>
    39c4:			; <UNDEFINED> instruction: 0xf97ef002
    39c8:	ldrdcc	pc, [r0], -r8
    39cc:			; <UNDEFINED> instruction: 0xf8c83301
    39d0:	addmi	r3, r4, #0
    39d4:			; <UNDEFINED> instruction: 0x4604bfb8
    39d8:	ldrdcc	pc, [r0], -r8
    39dc:	blle	ffb54f50 <rpl_re_syntax_options@@Base+0xffb238a8>
    39e0:	stmdami	sl, {r0, r1, r2, r8, r9, sl, sp, lr, pc}^
    39e4:	ldrbtmi	r6, [r8], #-2097	; 0xfffff7cf
    39e8:			; <UNDEFINED> instruction: 0xf8fef002
    39ec:			; <UNDEFINED> instruction: 0xf0056830
    39f0:	stmdami	r7, {r0, r1, r2, r7, r9, sl, fp, ip, sp, lr, pc}^
    39f4:	ldrbtmi	r6, [r8], #-2097	; 0xfffff7cf
    39f8:			; <UNDEFINED> instruction: 0xf8f6f002
    39fc:	ldmdavs	r1!, {r0, r2, r6, fp, lr}
    3a00:			; <UNDEFINED> instruction: 0xf0024478
    3a04:	stmdami	r4, {r0, r4, r5, r6, r7, fp, ip, sp, lr, pc}^
    3a08:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    3a0c:			; <UNDEFINED> instruction: 0xf8ecf002
    3a10:	stcl	7, cr15, [r2, #-1016]	; 0xfffffc08
    3a14:	ldrbtmi	r4, [r8], #-2113	; 0xfffff7bf
    3a18:			; <UNDEFINED> instruction: 0xf8e6f002
    3a1c:	ldrbtmi	r4, [r8], #-2112	; 0xfffff7c0
    3a20:	cdp2	0, 7, cr15, cr14, cr5, {0}
    3a24:	ldmdavs	r1!, {r0, r1, r2, r3, r4, r5, fp, lr}
    3a28:			; <UNDEFINED> instruction: 0xf0024478
    3a2c:			; <UNDEFINED> instruction: 0xf007f8dd
    3a30:	stmdacs	r0, {r0, r2, sl, fp, ip, sp, lr, pc}
    3a34:	cfstrsge	mvf15, [r3, #508]!	; 0x1fc
    3a38:	ldrbtmi	r4, [fp], #-2875	; 0xfffff4c5
    3a3c:	ldmdami	fp!, {r1, r5, r7, r8, sl, sp, lr, pc}
    3a40:			; <UNDEFINED> instruction: 0xf0054478
    3a44:	ldmdami	sl!, {r0, r2, r3, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    3a48:			; <UNDEFINED> instruction: 0xf0054478
    3a4c:	svclt	0x0000fe69
    3a50:	andeq	r0, r0, r4, asr #5
    3a54:	andeq	r0, r0, ip, asr r2
    3a58:	muleq	r0, ip, r2
    3a5c:			; <UNDEFINED> instruction: 0x000002bc
    3a60:	andeq	r0, r0, r0, ror #3
    3a64:	andeq	r7, r1, r2, ror pc
    3a68:	andeq	r0, r0, r8, ror r2
    3a6c:	andeq	r0, r0, ip, lsr r2
    3a70:	andeq	r0, r0, r8, asr #5
    3a74:	ldrdeq	r0, [r0], -r4
    3a78:	andeq	r0, r0, r0, lsr #5
    3a7c:	andeq	r0, r0, ip, lsl #5
    3a80:	andeq	fp, r2, sl, ror sl
    3a84:	andeq	r0, r0, r8, lsl r2
    3a88:	andeq	r0, r0, ip, ror #4
    3a8c:	andeq	r0, r0, r0, ror r2
    3a90:	andeq	r0, r0, r0, lsr r2
    3a94:	andeq	fp, r2, ip, lsr #20
    3a98:	andeq	r0, r0, r8, lsl #5
    3a9c:	andeq	r0, r0, r8, lsr #5
    3aa0:	andeq	r0, r0, r0, lsl r2
    3aa4:	andeq	r0, r0, r8, asr r2
    3aa8:	andeq	r8, r1, r0, lsr #1
    3aac:			; <UNDEFINED> instruction: 0x00017dbe
    3ab0:	andeq	r0, r0, r8, lsl #4
    3ab4:	ldrdeq	r0, [r0], -r8
    3ab8:	andeq	r0, r0, ip, lsl #4
    3abc:			; <UNDEFINED> instruction: 0x00017fbe
    3ac0:	andeq	r7, r1, r4, lsr #25
    3ac4:	andeq	r7, r1, sl, lsl #30
    3ac8:	andeq	r7, r1, r4, lsl #30
    3acc:	strdeq	r7, [r1], -lr
    3ad0:			; <UNDEFINED> instruction: 0x00017eb6
    3ad4:	andeq	r7, r1, r8, lsr #24
    3ad8:	ldrdeq	r7, [r1], -ip
    3adc:	ldrdeq	r7, [r1], -r0
    3ae0:	andeq	r7, r1, r8, ror lr
    3ae4:	andeq	r7, r1, r0, ror lr
    3ae8:	andeq	r7, r1, r8, ror #28
    3aec:	andeq	r7, r1, r4, ror #28
    3af0:	andeq	r7, r1, sl, lsr sp
    3af4:	muleq	r1, r2, fp
    3af8:	muleq	r1, lr, fp
    3afc:	muleq	r1, r4, fp
    3b00:	strdeq	r7, [r1], -r2
    3b04:	andeq	r7, r1, r4, ror #20
    3b08:	andeq	r7, r1, r0, asr #26
    3b0c:	andeq	r7, r1, r2, asr #26
    3b10:	andeq	r7, r1, sl, lsl ip
    3b14:	strdeq	r7, [r1], -ip
    3b18:	andeq	r7, r1, r6, ror sp
    3b1c:	andeq	r7, r1, r2, asr #22
    3b20:	andeq	r7, r1, r2, ror #22
    3b24:	andeq	r7, r1, r0, lsl fp
    3b28:	ldrdeq	r7, [r1], -r2
    3b2c:	andeq	r7, r1, r0, lsl #26
    3b30:	ldrdeq	r7, [r1], -ip
    3b34:	bleq	3fc78 <rpl_re_syntax_options@@Base+0xe5d0>
    3b38:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    3b3c:	strbtmi	fp, [sl], -r2, lsl #24
    3b40:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    3b44:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    3b48:	ldrmi	sl, [sl], #776	; 0x308
    3b4c:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    3b50:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    3b54:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    3b58:			; <UNDEFINED> instruction: 0xf85a4b06
    3b5c:	stmdami	r6, {r0, r1, ip, sp}
    3b60:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    3b64:	ldcl	7, cr15, [r6, #-1016]	; 0xfffffc08
    3b68:	mrc	7, 3, APSR_nzcv, cr0, cr14, {7}
    3b6c:	andeq	fp, r2, r0, asr #3
    3b70:	andeq	r0, r0, ip, asr #3
    3b74:	andeq	r0, r0, r4, ror #4
    3b78:	andeq	r0, r0, ip, ror r2
    3b7c:	ldr	r3, [pc, #20]	; 3b98 <sigaltstack@plt+0x1310>
    3b80:	ldr	r2, [pc, #20]	; 3b9c <sigaltstack@plt+0x1314>
    3b84:	add	r3, pc, r3
    3b88:	ldr	r2, [r3, r2]
    3b8c:	cmp	r2, #0
    3b90:	bxeq	lr
    3b94:	b	2650 <__gmon_start__@plt>
    3b98:	andeq	fp, r2, r0, lsr #3
    3b9c:	andeq	r0, r0, r8, asr #4
    3ba0:	blmi	1d5bc0 <rpl_re_syntax_options@@Base+0x1a4518>
    3ba4:	bmi	1d4d8c <rpl_re_syntax_options@@Base+0x1a36e4>
    3ba8:	addmi	r4, r3, #2063597568	; 0x7b000000
    3bac:	andle	r4, r3, sl, ror r4
    3bb0:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    3bb4:	ldrmi	fp, [r8, -r3, lsl #2]
    3bb8:	svclt	0x00004770
    3bbc:	strdeq	fp, [r2], -r0
    3bc0:	andeq	fp, r2, ip, ror #9
    3bc4:	andeq	fp, r2, ip, ror r1
    3bc8:	andeq	r0, r0, r4, ror #3
    3bcc:	blmi	255bf4 <rpl_re_syntax_options@@Base+0x22454c>
    3bd0:	bmi	254db8 <rpl_re_syntax_options@@Base+0x223710>
    3bd4:	bne	654dc8 <rpl_re_syntax_options@@Base+0x623720>
    3bd8:	addne	r4, r9, sl, ror r4
    3bdc:	bicsvc	lr, r1, r1, lsl #22
    3be0:	andle	r1, r3, r9, asr #32
    3be4:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    3be8:	ldrmi	fp, [r8, -r3, lsl #2]
    3bec:	svclt	0x00004770
    3bf0:	andeq	fp, r2, r4, asr #9
    3bf4:	andeq	fp, r2, r0, asr #9
    3bf8:	andeq	fp, r2, r0, asr r1
    3bfc:	andeq	r0, r0, r0, asr #5
    3c00:	blmi	2b1028 <rpl_re_syntax_options@@Base+0x27f980>
    3c04:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    3c08:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    3c0c:	blmi	2721c0 <rpl_re_syntax_options@@Base+0x240b18>
    3c10:	ldrdlt	r5, [r3, -r3]!
    3c14:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    3c18:			; <UNDEFINED> instruction: 0xf7fe6818
    3c1c:			; <UNDEFINED> instruction: 0xf7ffebc2
    3c20:	blmi	1c3b24 <rpl_re_syntax_options@@Base+0x19247c>
    3c24:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    3c28:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    3c2c:	andeq	fp, r2, lr, lsl #9
    3c30:	andeq	fp, r2, r0, lsr #2
    3c34:	ldrdeq	r0, [r0], -ip
    3c38:	andeq	fp, r2, sl, ror #7
    3c3c:	andeq	fp, r2, lr, ror #8
    3c40:	svclt	0x0000e7c4
    3c44:	svcmi	0x00f0e92d
    3c48:	ldrmi	fp, [sl], r3, lsr #1
    3c4c:	blls	b55674 <rpl_re_syntax_options@@Base+0xb23fcc>
    3c50:			; <UNDEFINED> instruction: 0xf8df4681
    3c54:	ldrbmi	r6, [r2, #-1776]	; 0xfffff910
    3c58:	strbmi	fp, [r1, #4024]	; 0xfb8
    3c5c:	ldmdavs	r9, {r4, r9, sl, lr}^
    3c60:			; <UNDEFINED> instruction: 0xf8d3447e
    3c64:			; <UNDEFINED> instruction: 0xf89db000
    3c68:			; <UNDEFINED> instruction: 0x468e30b0
    3c6c:	ble	6688b8 <rpl_re_syntax_options@@Base+0x637210>
    3c70:	eorcc	pc, r0, r1, asr r8	; <UNPREDICTABLE>
    3c74:	streq	lr, [r9, #2827]	; 0xb0b
    3c78:	eorcs	pc, r9, fp, asr r8	; <UNPREDICTABLE>
    3c7c:	orreq	lr, r0, r1, lsl #22
    3c80:			; <UNDEFINED> instruction: 0xd125429a
    3c84:	strmi	r4, [fp], -sl, lsr #12
    3c88:			; <UNDEFINED> instruction: 0xf852e005
    3c8c:			; <UNDEFINED> instruction: 0xf8535f04
    3c90:	addmi	r1, sp, #4, 30
    3c94:			; <UNDEFINED> instruction: 0xf109d11c
    3c98:	andcc	r0, r1, r1, lsl #18
    3c9c:	svclt	0x00c845c8
    3ca0:	cfldr64le	mvdx4, [r2], #520	; 0x208
    3ca4:	teqle	r2, r8, asr #11
    3ca8:	cfstr32le	mvfx4, [sp, #-520]	; 0xfffffdf8
    3cac:			; <UNDEFINED> instruction: 0x3698f8df
    3cb0:	ldmpl	r3!, {r0, sl, sp}^
    3cb4:	ldrsbcs	pc, [ip, #-131]	; 0xffffff7d	; <UNPREDICTABLE>
    3cb8:	ldrdne	pc, [r4, #-131]!	; 0xffffff7d
    3cbc:	eorcs	pc, r0, r2, asr r8	; <UNPREDICTABLE>
    3cc0:	ldrbmi	r3, [r0, #-1]
    3cc4:	mvnsle	r5, ip, lsl #9
    3cc8:	eorlt	r2, r3, r0
    3ccc:	svchi	0x00f0e8bd
    3cd0:	movtmi	pc, #111	; 0x6f	; <UNPREDICTABLE>
    3cd4:	andeq	lr, r3, #8, 22	; 0x2000
    3cd8:			; <UNDEFINED> instruction: 0xf85b4453
    3cdc:	bl	2c7d6c <rpl_re_syntax_options@@Base+0x2966c4>
    3ce0:			; <UNDEFINED> instruction: 0xf85e0282
    3ce4:	bl	397d78 <rpl_re_syntax_options@@Base+0x3666d0>
    3ce8:	addmi	r0, sp, #201326594	; 0xc000002
    3cec:	eor	sp, r2, r6
    3cf0:	stcpl	8, cr15, [r4, #-328]	; 0xfffffeb8
    3cf4:	stcne	8, cr15, [r4, #-332]	; 0xfffffeb4
    3cf8:	tstle	ip, sp, lsl #5
    3cfc:	ldmcc	pc!, {r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    3d00:	bcc	130 <fdopen@plt-0x21e0>
    3d04:	svclt	0x00c845c8
    3d08:	cfldr64le	mvdx4, [r1], #520	; 0x208
    3d0c:	strmi	lr, [r2, #1994]	; 0x7ca
    3d10:	strbmi	sp, [r8, #273]	; 0x111
    3d14:			; <UNDEFINED> instruction: 0xf8dfddd8
    3d18:	strcs	r3, [r1], #-1584	; 0xfffff9d0
    3d1c:			; <UNDEFINED> instruction: 0xf8d358f3
    3d20:			; <UNDEFINED> instruction: 0xf8d320a4
    3d24:			; <UNDEFINED> instruction: 0xf85210ac
    3d28:			; <UNDEFINED> instruction: 0xf1092029
    3d2c:	strbmi	r0, [r1, #2305]	; 0x901
    3d30:	mvnsle	r5, ip, lsl #9
    3d34:	stcls	7, cr14, [sp, #-800]!	; 0xfffffce0
    3d38:	andeq	lr, r0, #173056	; 0x2a400
    3d3c:	bl	fea2b5f8 <rpl_re_syntax_options@@Base+0xfe9f9f50>
    3d40:	bne	14c4170 <rpl_re_syntax_options@@Base+0x1492ac8>
    3d44:	stmiavs	sp!, {r0, r2, ip, pc}
    3d48:	streq	pc, [r1, -r3]
    3d4c:	bicsmi	r6, fp, #16121856	; 0xf60000
    3d50:			; <UNDEFINED> instruction: 0xf0039708
    3d54:	bl	fea44960 <rpl_re_syntax_options@@Base+0xfea132b8>
    3d58:	movwls	r0, #38666	; 0x970a
    3d5c:	andge	pc, r8, sp, asr #17
    3d60:	movweq	lr, #2984	; 0xba8
    3d64:	tstls	r0, #140, 12	; 0x8c00000
    3d68:			; <UNDEFINED> instruction: 0xf1a84670
    3d6c:	tstls	r3, #1275068416	; 0x4c000000
    3d70:	tsteq	r3, #-2147483606	; 0x8000002a	; <UNPREDICTABLE>
    3d74:	tstls	r6, #153092096	; 0x9200000
    3d78:	eorls	pc, r2, r5, asr #16
    3d7c:	strls	r2, [sp, #-769]	; 0xfffffcff
    3d80:	strls	r9, [pc, -ip, lsl #12]
    3d84:	tstcs	r4, sp, asr #19
    3d88:	andls	r9, r3, #-2147483647	; 0x80000001
    3d8c:			; <UNDEFINED> instruction: 0xf846930e
    3d90:			; <UNDEFINED> instruction: 0xf8cd8021
    3d94:			; <UNDEFINED> instruction: 0xf8cd9010
    3d98:	blls	3e3ec0 <rpl_re_syntax_options@@Base+0x3b2818>
    3d9c:	svclt	0x00b74553
    3da0:	orrmi	pc, r0, #-2147483646	; 0x80000002
    3da4:	beq	801d4 <rpl_re_syntax_options@@Base+0x4eb2c>
    3da8:	blcc	aa1e4 <rpl_re_syntax_options@@Base+0x78b3c>
    3dac:			; <UNDEFINED> instruction: 0xf04fbfbe
    3db0:	ldrmi	r3, [r2], #767	; 0x2ff
    3db4:	eorcs	pc, r3, r1, asr #16
    3db8:			; <UNDEFINED> instruction: 0x461a9b10
    3dbc:	addsmi	r9, sl, #3072	; 0xc00
    3dc0:	svclt	0x00c94619
    3dc4:	blls	d09d4 <rpl_re_syntax_options@@Base+0x9f32c>
    3dc8:	rscscc	pc, pc, #79	; 0x4f
    3dcc:	svclt	0x00d29d0d
    3dd0:	mvnscc	pc, #-1073741824	; 0xc0000000
    3dd4:	eorcs	pc, r3, r5, asr #16
    3dd8:	movwls	r1, #15435	; 0x3c4b
    3ddc:	ldrmi	r9, [sl, #2819]	; 0xb03
    3de0:	vmin.u8	d4, d0, d10
    3de4:	bls	3645ec <rpl_re_syntax_options@@Base+0x332f44>
    3de8:	strbtmi	r2, [r1], r0, lsl #14
    3dec:	ldrdhi	pc, [r8], #-141	; 0xffffff73
    3df0:			; <UNDEFINED> instruction: 0x461a4611
    3df4:	orreq	lr, r3, r1, lsl #22
    3df8:	bcc	bbe0c <rpl_re_syntax_options@@Base+0x8a764>
    3dfc:	ldrbmi	r3, [r2, #-2312]	; 0xfffff6f8
    3e00:	stmdavs	ip, {r3, r5, r6, r8, r9, fp, ip, lr, pc}^
    3e04:	stccc	8, cr15, [r4], {81}	; 0x51
    3e08:	svclt	0x00a842a3
    3e0c:	blls	8af84 <rpl_re_syntax_options@@Base+0x598dc>
    3e10:	strbmi	r1, [r4, #-2725]	; 0xfffff55b
    3e14:	addsmi	fp, sp, #184, 30	; 0x2e0
    3e18:			; <UNDEFINED> instruction: 0xf04fbfb4
    3e1c:			; <UNDEFINED> instruction: 0xf04f0e01
    3e20:	ble	287628 <rpl_re_syntax_options@@Base+0x255f80>
    3e24:	orreq	lr, r5, #0, 22
    3e28:	eorvs	pc, r4, fp, asr r8	; <UNPREDICTABLE>
    3e2c:	bl	2e8a50 <rpl_re_syntax_options@@Base+0x2b73a8>
    3e30:			; <UNDEFINED> instruction: 0xf8500c84
    3e34:	adcsmi	r3, r3, #37	; 0x25
    3e38:	blls	1b7f00 <rpl_re_syntax_options@@Base+0x186858>
    3e3c:	mulvs	ip, r1, r5
    3e40:	svclt	0x00cc461e
    3e44:	movwcs	r2, #4864	; 0x1300
    3e48:	mcrls	2, 0, r4, cr8, cr6, {4}
    3e4c:	movwcs	fp, #4024	; 0xfb8
    3e50:	sbcsle	r4, r2, r3, lsr r0
    3e54:			; <UNDEFINED> instruction: 0xf8569e0c
    3e58:	adcmi	r6, r6, #34	; 0x22
    3e5c:	ldmib	sp, {r0, r2, r3, r6, r7, sl, fp, ip, lr, pc}^
    3e60:	strcs	r9, [r1], -r4
    3e64:	ldrdge	pc, [r8], -sp
    3e68:	strtmi	r9, [r1], -sp, lsr #20
    3e6c:	strtmi	r9, [fp], -r0, lsl #6
    3e70:	strmi	r9, [r2], -r1, lsl #4
    3e74:			; <UNDEFINED> instruction: 0xf7ff4648
    3e78:	ldmdblt	r8, {r0, r2, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
    3e7c:	strtmi	r9, [sl], -sp, lsr #22
    3e80:	strbmi	r9, [r1], -r0, lsl #12
    3e84:	movwls	r4, #5664	; 0x1620
    3e88:			; <UNDEFINED> instruction: 0xf7ff4653
    3e8c:	stmdacs	r0, {r0, r1, r3, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    3e90:	svcge	0x001bf43f
    3e94:	eorlt	r2, r3, r1
    3e98:	svchi	0x00f0e8bd
    3e9c:	strtmi	r9, [r3], -r7, lsl #28
    3ea0:	strls	r9, [sl], -r7, lsl #4
    3ea4:	movwcc	r9, #7682	; 0x1e02
    3ea8:	strbmi	r3, [r3, #-1281]	; 0xfffffaff
    3eac:	adcsmi	fp, r5, #184, 30	; 0x2e0
    3eb0:			; <UNDEFINED> instruction: 0xf85cda09
    3eb4:	strls	r6, [fp], -r4, lsl #30
    3eb8:			; <UNDEFINED> instruction: 0xf8569e0a
    3ebc:	strls	r2, [sl], -r4, lsl #30
    3ec0:	addsmi	r9, r6, #11, 28	; 0xb0
    3ec4:	blne	7b8284 <rpl_re_syntax_options@@Base+0x786bdc>
    3ec8:	ldrmi	r9, [ip], -r7, lsl #20
    3ecc:	svclt	0x00c82e14
    3ed0:			; <UNDEFINED> instruction: 0xe7b24677
    3ed4:	blls	3d5a0c <rpl_re_syntax_options@@Base+0x3a4364>
    3ed8:	svclt	0x00b74563
    3edc:	orrmi	pc, r0, #12, 2
    3ee0:	stfeqd	f7, [r1], {12}
    3ee4:	blcc	aa31c <rpl_re_syntax_options@@Base+0x78c74>
    3ee8:			; <UNDEFINED> instruction: 0xf06fbfbe
    3eec:			; <UNDEFINED> instruction: 0xf10c4200
    3ef0:			; <UNDEFINED> instruction: 0xf8413cff
    3ef4:	blls	40bf88 <rpl_re_syntax_options@@Base+0x3da8e0>
    3ef8:	blls	195768 <rpl_re_syntax_options@@Base+0x1640c0>
    3efc:			; <UNDEFINED> instruction: 0x4619429a
    3f00:	movwcc	fp, #12233	; 0x2fc9
    3f04:			; <UNDEFINED> instruction: 0xf06f9b06
    3f08:	sfmls	f4, 4, [ip, #-0]
    3f0c:			; <UNDEFINED> instruction: 0xf103bfd2
    3f10:			; <UNDEFINED> instruction: 0xf84533ff
    3f14:	mcrrne	0, 2, r2, fp, cr3
    3f18:	stmdbls	r6, {r1, r2, r8, r9, ip, pc}
    3f1c:	strmi	r4, [sl], -ip, lsl #11
    3f20:	bls	33b0b8 <rpl_re_syntax_options@@Base+0x309a10>
    3f24:	streq	lr, [r1], r2, lsl #22
    3f28:	stmdbcc	r2, {r0, r1, sp, lr, pc}
    3f2c:	strbmi	r3, [r1, #-3592]!	; 0xfffff1f8
    3f30:			; <UNDEFINED> instruction: 0xf856db5c
    3f34:	ldmdavs	r3!, {r2, sl, fp, lr}^
    3f38:	svclt	0x00a8429c
    3f3c:	ldrbtcc	pc, [pc], #259	; 3f44 <sigaltstack@plt+0x16bc>	; <UNPREDICTABLE>
    3f40:	andcc	lr, r4, #3620864	; 0x374000
    3f44:	addsmi	r1, ip, #413696	; 0x65000
    3f48:	addsmi	fp, r5, #200, 30	; 0x320
    3f4c:			; <UNDEFINED> instruction: 0xf04fbfcc
    3f50:			; <UNDEFINED> instruction: 0xf04f0801
    3f54:	stcle	8, cr0, [pc, #-0]	; 3f5c <sigaltstack@plt+0x16d4>
    3f58:	addmi	pc, r0, #4, 2
    3f5c:	orrmi	pc, r0, #1073741825	; 0x40000001
    3f60:	blcc	5276c <rpl_re_syntax_options@@Base+0x210c4>
    3f64:	eor	pc, r2, fp, asr r8	; <UNPREDICTABLE>
    3f68:	addeq	lr, r2, #11264	; 0x2c00
    3f6c:	eorls	pc, r3, r0, asr r8	; <UNPREDICTABLE>
    3f70:	orreq	lr, r3, #0, 22
    3f74:			; <UNDEFINED> instruction: 0xd01945f1
    3f78:	bls	26ab8c <rpl_re_syntax_options@@Base+0x2394e4>
    3f7c:	eorsvs	r4, r4, fp, lsl #5
    3f80:	movwcs	fp, #4020	; 0xfb4
    3f84:	strmi	r2, [sl, #769]	; 0x301
    3f88:	movwcs	fp, #4040	; 0xfc8
    3f8c:	sbcle	r4, ip, r3, lsl r0
    3f90:			; <UNDEFINED> instruction: 0xf8529a0d
    3f94:	adcmi	r2, r2, #33	; 0x21
    3f98:			; <UNDEFINED> instruction: 0xf8dddbc7
    3f9c:			; <UNDEFINED> instruction: 0x26019010
    3fa0:	ldrdhi	pc, [r8], #-141	; 0xffffff73
    3fa4:			; <UNDEFINED> instruction: 0xf8dd9805
    3fa8:	ldrb	sl, [sp, -r8]
    3fac:	ldrbmi	r4, [r9], r6, lsr #13
    3fb0:	andls	r9, sl, #469762048	; 0x1c000000
    3fb4:			; <UNDEFINED> instruction: 0xf10e9b04
    3fb8:	stccc	14, cr3, [r1, #-1020]	; 0xfffffc04
    3fbc:	blls	155a30 <rpl_re_syntax_options@@Base+0x124388>
    3fc0:	svclt	0x00c845de
    3fc4:	sfmle	f4, 4, [r9, #-628]	; 0xfffffd8c
    3fc8:	bls	1eabf8 <rpl_re_syntax_options@@Base+0x1b9550>
    3fcc:	stclt	8, cr15, [r4, #-332]	; 0xfffffeb4
    3fd0:			; <UNDEFINED> instruction: 0xf852930a
    3fd4:	ldrmi	r3, [fp, #3332]	; 0xd04
    3fd8:	rscle	r9, fp, r7, lsl #4
    3fdc:	movweq	lr, #60324	; 0xeba4
    3fe0:	ldrbtmi	r4, [r4], -fp, asr #13
    3fe4:	svclt	0x00c82b14
    3fe8:	strb	r4, [r5, r7, asr #12]
    3fec:	ldmdblt	fp!, {r0, r4, r8, r9, fp, ip, pc}^
    3ff0:	bls	3aacac <rpl_re_syntax_options@@Base+0x379604>
    3ff4:	bcs	ff223068 <rpl_re_syntax_options@@Base+0xff1f19c0>
    3ff8:	movwcs	fp, #4052	; 0xfd4
    3ffc:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    4000:	tstle	r9, fp, lsr r0
    4004:	bls	3aacc0 <rpl_re_syntax_options@@Base+0x379618>
    4008:	addsmi	r6, sl, #1490944	; 0x16c000
    400c:	smlawbhi	r8, r0, r2, pc	; <UNPREDICTABLE>
    4010:	movwcc	r9, #6926	; 0x1b0e
    4014:	strb	r9, [r0], lr, lsl #6
    4018:	ldrmi	r9, [r2, #2563]	; 0xa03
    401c:	vmin.u8	d4, d0, d1
    4020:			; <UNDEFINED> instruction: 0xf1a2808b
    4024:	bls	506434 <rpl_re_syntax_options@@Base+0x4d4d8c>
    4028:	strcs	r9, [ip, -r4, lsl #18]
    402c:	streq	pc, [r2], #-450	; 0xfffffe3e
    4030:	stmib	sp, {r0, r2, r3, r9, fp, ip, pc}^
    4034:			; <UNDEFINED> instruction: 0xf102030a
    4038:	strmi	r0, [sl], -r8, lsl #16
    403c:	andls	r3, r7, #805306369	; 0x30000001
    4040:	strtmi	r9, [r0], -r5, lsl #20
    4044:	ldrd	pc, [r4], #-141	; 0xffffff73
    4048:			; <UNDEFINED> instruction: 0xf8cd3213
    404c:	andsls	ip, r8, #92	; 0x5c
    4050:	subseq	pc, r0, #-1073741782	; 0xc000002a
    4054:	bls	3a88c0 <rpl_re_syntax_options@@Base+0x377218>
    4058:	strbmi	lr, [sl, #4]
    405c:	sbchi	pc, r5, r0, lsl #6
    4060:	stmdbeq	r2, {r0, r3, r5, r7, r8, ip, sp, lr, pc}
    4064:	movweq	lr, #39680	; 0x9b00
    4068:	eormi	pc, r9, r8, asr r8	; <UNPREDICTABLE>
    406c:	streq	pc, [r2], -r9, lsl #2
    4070:	strbvc	lr, [r3, #2691]!	; 0xa83
    4074:			; <UNDEFINED> instruction: 0x0c01eba4
    4078:	strbvc	lr, [r3, #2981]!	; 0xba5
    407c:	bl	ff0d50d8 <rpl_re_syntax_options@@Base+0xff0a3a30>
    4080:	blx	1c4dba <rpl_re_syntax_options@@Base+0x193712>
    4084:	ldrbmi	pc, [r5, #-1285]!	; 0xfffffafb	; <UNPREDICTABLE>
    4088:			; <UNDEFINED> instruction: 0x4675bfb8
    408c:	sfmle	f4, 2, [r4, #684]!	; 0x2ac
    4090:	strtmi	r9, [ip], r7, lsl #26
    4094:	strbmi	r9, [r4, #-3346]!	; 0xfffff2ee
    4098:			; <UNDEFINED> instruction: 0xf04fbfd4
    409c:			; <UNDEFINED> instruction: 0xf04f0c00
    40a0:	adcmi	r0, ip, #256	; 0x100
    40a4:			; <UNDEFINED> instruction: 0xf04fbfa8
    40a8:	strbtmi	r0, [r5], -r0, lsl #24
    40ac:	sbcsle	r2, r4, r0, lsl #26
    40b0:	bl	fe92b518 <rpl_re_syntax_options@@Base+0xfe8f9e70>
    40b4:	cdpls	12, 0, cr0, cr2, cr6, {0}
    40b8:	svclt	0x00d445ac
    40bc:	strcs	r2, [r1, #-1280]	; 0xfffffb00
    40c0:	svclt	0x00a845b4
    40c4:	cfstr32cs	mvfx2, [r0, #-0]
    40c8:	cdpne	0, 6, cr13, cr6, cr7, {6}
    40cc:	ldrbcc	pc, [pc, #268]!	; 41e0 <sigaltstack@plt+0x1958>	; <UNPREDICTABLE>
    40d0:	eorvs	pc, r6, fp, asr r8	; <UNPREDICTABLE>
    40d4:			; <UNDEFINED> instruction: 0x462e961c
    40d8:			; <UNDEFINED> instruction: 0xf8559d0a
    40dc:	cdpls	0, 1, cr5, cr12, cr6, {1}
    40e0:			; <UNDEFINED> instruction: 0xd1ba42ae
    40e4:	strmi	pc, [r0, #260]	; 0x104
    40e8:	strmi	pc, [r0], ip, lsl #2
    40ec:	cdpcc	13, 0, cr3, cr1, cr1, {0}
    40f0:	rsbsge	pc, r8, sp, asr #17
    40f4:	ldrdeq	r4, [sp], sl	; <UNPREDICTABLE>
    40f8:	cfstr32ls	mvfx9, [sl, #-112]	; 0xffffff90
    40fc:	bl	169180 <rpl_re_syntax_options@@Base+0x137ad8>
    4100:	cdpls	5, 1, cr0, cr12, cr6, {4}
    4104:	ldrtmi	r9, [r5], -r0, lsr #10
    4108:			; <UNDEFINED> instruction: 0x9621445e
    410c:	cfmul32ls	mvfx3, mvfx9, mvfx4
    4110:	ldmdbne	r5!, {r0, r1, r3, r4, r7, r9, sl, lr}^
    4114:	ldmib	sp, {r2, r3, r4, r8, sl, ip, pc}^
    4118:	and	r6, r3, r0, lsr #10
    411c:	adcmi	r9, fp, #28, 22	; 0x7000
    4120:	rscshi	pc, r5, r0
    4124:	stccc	8, cr15, [r4, #-340]	; 0xfffffeac
    4128:	stcmi	8, cr15, [r4, #-344]	; 0xfffffea8
    412c:	rscsle	r4, r5, r3, lsr #5
    4130:	ldmib	sp, {r0, r1, r4, r6, r7, r9, sl, lr}^
    4134:			; <UNDEFINED> instruction: 0xe790a41e
    4138:	ldrmi	r9, [ip, #2822]	; 0xb06
    413c:	svcge	0x0062f73f
    4140:			; <UNDEFINED> instruction: 0xf04f9b06
    4144:			; <UNDEFINED> instruction: 0xf8cd0e00
    4148:			; <UNDEFINED> instruction: 0x260cb01c
    414c:	stmdaeq	r2, {r0, r1, r5, r7, r8, ip, sp, lr, pc}
    4150:	stmib	sp, {r0, r2, r4, r8, r9, fp, ip, pc}^
    4154:			; <UNDEFINED> instruction: 0xf1c30a0a
    4158:	blls	306568 <rpl_re_syntax_options@@Base+0x2d4ec0>
    415c:	ldrsbtge	pc, [r8], -sp	; <UNPREDICTABLE>
    4160:	streq	pc, [r8, -r3, lsl #2]
    4164:	movteq	pc, #49419	; 0xc10b	; <UNPREDICTABLE>
    4168:	ldrdlt	pc, [r8], #-141	; 0xffffff73
    416c:	and	r9, r1, r7, lsl r3
    4170:	stmdaeq	r2, {r3, r5, r7, r8, ip, sp, lr, pc}
    4174:	movweq	lr, #35593	; 0x8b09
    4178:	eormi	pc, r8, r7, asr r8	; <UNPREDICTABLE>
    417c:	streq	pc, [r2, #-264]	; 0xfffffef8
    4180:	rscvc	lr, r3, #536576	; 0x83000
    4184:	smlatbeq	r4, fp, fp, lr
    4188:	rscvc	lr, r3, #165888	; 0x28800
    418c:	bl	d52dc <rpl_re_syntax_options@@Base+0xa3c34>
    4190:	blx	184e9e <rpl_re_syntax_options@@Base+0x1537f6>
    4194:	addsmi	pc, r3, #536870912	; 0x20000000
    4198:	bls	13b5dc <rpl_re_syntax_options@@Base+0x109f34>
    419c:	svclt	0x00c84573
    41a0:	sfmle	f4, 4, [sl, #-592]	; 0xfffffdb0
    41a4:	blne	196a9f8 <rpl_re_syntax_options@@Base+0x1939350>
    41a8:	addsmi	r9, r4, #81920	; 0x14000
    41ac:	andcs	fp, r0, #172, 30	; 0x2b0
    41b0:	addmi	r2, sp, #268435456	; 0x10000000
    41b4:	andcs	fp, r0, #216, 30	; 0x360
    41b8:	strbmi	fp, [r4, #2890]	; 0xb4a
    41bc:			; <UNDEFINED> instruction: 0xf8ddddd8
    41c0:	ldmib	sp, {r2, r3, r4, ip, sp, pc}^
    41c4:			; <UNDEFINED> instruction: 0xf1be0a0a
    41c8:			; <UNDEFINED> instruction: 0xf43f0f00
    41cc:			; <UNDEFINED> instruction: 0xf8ddaf1b
    41d0:			; <UNDEFINED> instruction: 0xf8dd9010
    41d4:	stmdals	r5, {r3, r6, pc}
    41d8:	ldrdge	pc, [r8], -sp
    41dc:	ldrpl	lr, [sl], #-2525	; 0xfffff623
    41e0:	strcs	r2, [r1], -r0, lsl #6
    41e4:	strcs	lr, [r0, -r0, asr #12]
    41e8:	ldmib	sp, {r0, r2, r4, r5, r6, r9, sl, sp, lr, pc}^
    41ec:			; <UNDEFINED> instruction: 0xf8dd030a
    41f0:			; <UNDEFINED> instruction: 0xf1bec05c
    41f4:	addsle	r0, pc, r0, lsl #30
    41f8:			; <UNDEFINED> instruction: 0x9010f8dd
    41fc:	ldrdhi	pc, [r8], #-141	; 0xffffff73
    4200:			; <UNDEFINED> instruction: 0xf8dd9805
    4204:	ldmib	sp, {r3, sp, pc}^
    4208:			; <UNDEFINED> instruction: 0x2600541a
    420c:	bls	5bdac4 <rpl_re_syntax_options@@Base+0x58c41c>
    4210:	ble	ff494c6c <rpl_re_syntax_options@@Base+0xff4635c4>
    4214:	stmdals	r7, {r1, r3, r8, fp, ip, pc}
    4218:	eorcs	pc, r5, r1, asr r8	; <UNPREDICTABLE>
    421c:			; <UNDEFINED> instruction: 0xf8509219
    4220:	andsls	r2, ip, #36	; 0x24
    4224:	ldrmi	r0, [r0], #-162	; 0xffffff5e
    4228:	addeq	lr, r5, #1024	; 0x400
    422c:	bls	668a94 <rpl_re_syntax_options@@Base+0x6373ec>
    4230:	bls	715a7c <rpl_re_syntax_options@@Base+0x6e43d4>
    4234:			; <UNDEFINED> instruction: 0xd1c04291
    4238:	adceq	r9, r1, r7, lsl sl
    423c:	strmi	r9, [sl], #-1308	; 0xfffffae4
    4240:	ldmdbls	r8, {r0, r3, r4, r9, ip, pc}
    4244:	ldrls	r4, [r8], #-1538	; 0xfffff9fe
    4248:	and	r9, r1, r9, lsl sp
    424c:			; <UNDEFINED> instruction: 0xd0564295
    4250:	svcmi	0x0004f852
    4254:	svceq	0x0004f851
    4258:	rscsle	r4, r7, r4, lsl #5
    425c:			; <UNDEFINED> instruction: 0xe7ac9c18
    4260:	ldmib	sp, {r0, r1, r4, r6, r9, sl, lr}^
    4264:	strbtmi	sl, [r6], r2, lsl #10
    4268:			; <UNDEFINED> instruction: 0x9010f8dd
    426c:			; <UNDEFINED> instruction: 0xf8dd42ab
    4270:	stmdals	r5, {r3, r6, pc}
    4274:	rscscc	pc, pc, #79	; 0x4f
    4278:	svcls	0x000ddc18
    427c:	mrcls	6, 0, r4, cr13, cr12, {4}
    4280:	eorne	pc, r5, r7, asr r8	; <UNPREDICTABLE>
    4284:	svclt	0x00a84541
    4288:	blne	12d5b94 <rpl_re_syntax_options@@Base+0x12a44ec>
    428c:	svclt	0x00c84553
    4290:	tsteq	r5, sl, lsl #22
    4294:	streq	pc, [r2, #-421]	; 0xfffffe5b
    4298:	ldrbmi	fp, [r3], -r8, asr #31
    429c:	addsmi	r4, r3, #184549376	; 0xb000000
    42a0:	strmi	fp, [lr], -r4, asr #31
    42a4:	strmi	r4, [ip, #1562]!	; 0x61a
    42a8:	ldrls	sp, [sp], -sl, ror #27
    42ac:			; <UNDEFINED> instruction: 0xf06f9e06
    42b0:	ldrmi	r4, [r6, #1280]!	; 0x500
    42b4:	svcls	0x000cdc15
    42b8:			; <UNDEFINED> instruction: 0xf85746f4
    42bc:	strbmi	r1, [r9, #-38]	; 0xffffffda
    42c0:			; <UNDEFINED> instruction: 0x4649bfb8
    42c4:	addmi	r1, r3, #142336	; 0x22c00
    42c8:	stmibne	r1, {r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, pc}
    42cc:	streq	pc, [r2], -r6, lsr #3
    42d0:			; <UNDEFINED> instruction: 0x4603bfb8
    42d4:	adcmi	r4, fp, #184549376	; 0xb000000
    42d8:			; <UNDEFINED> instruction: 0x460cbfbc
    42dc:	ldrmi	r4, [r4, #1565]!	; 0x61d
    42e0:	bl	23ba94 <rpl_re_syntax_options@@Base+0x20a3ec>
    42e4:	bl	244714 <rpl_re_syntax_options@@Base+0x21306c>
    42e8:	blne	1244ef0 <rpl_re_syntax_options@@Base+0x1213848>
    42ec:	addsmi	r1, r9, #864256	; 0xd3000
    42f0:			; <UNDEFINED> instruction: 0x9c1dda03
    42f4:	blne	54cf00 <rpl_re_syntax_options@@Base+0x51b858>
    42f8:	blne	b7e11c <rpl_re_syntax_options@@Base+0xb4ca74>
    42fc:	strbmi	lr, [r4, #1904]	; 0x770
    4300:	ldcls	12, cr9, [ip, #-96]	; 0xffffffa0
    4304:	ldrmi	sp, [lr], lr, lsl #24
    4308:	ldrpl	lr, [sl], #-2509	; 0xfffff633
    430c:			; <UNDEFINED> instruction: 0x465be730
    4310:			; <UNDEFINED> instruction: 0xf8dd46d3
    4314:	ldcls	0, cr10, [pc], {120}	; 0x78
    4318:	cfstr32le	mvfx4, [sl], {202}	; 0xca
    431c:	stmib	sp, {r1, r2, r3, r4, r7, r9, sl, lr}^
    4320:			; <UNDEFINED> instruction: 0xe69dc41a
    4324:			; <UNDEFINED> instruction: 0x9010f8dd
    4328:	stmdals	r5, {r3, r4, r6, r7, r9, sl, lr}
    432c:	ldrdge	pc, [r8], -sp
    4330:	blls	2fe090 <rpl_re_syntax_options@@Base+0x2cc9e8>
    4334:	strmi	r4, [r9], r5, ror #12
    4338:	ldrdhi	pc, [r8], #-141	; 0xffffff73
    433c:			; <UNDEFINED> instruction: 0xf8dd9805
    4340:	strb	sl, [r2, -r8]!
    4344:	andeq	fp, r2, r8, asr #1
    4348:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    434c:			; <UNDEFINED> instruction: 0x4605b538
    4350:	andcs	r4, r5, #20, 24	; 0x1400
    4354:	ldrbtmi	r4, [ip], #-2836	; 0xfffff4ec
    4358:	ldmdavc	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    435c:	ldmdbmi	r3, {r4, r5, r6, r8, ip, sp, pc}
    4360:	ldrbtmi	r2, [r9], #-0
    4364:	stm	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4368:	stmiapl	r3!, {r0, r4, r8, r9, fp, lr}^
    436c:	cmnlt	r1, r9, lsl r8
    4370:	orrlt	r6, r2, sl, asr r8
    4374:	ldrhtmi	lr, [r8], -sp
    4378:	ldmdblt	r2!, {r0, r2, ip, sp, lr, pc}^
    437c:	ldrbtmi	r4, [r9], #-2317	; 0xfffff6f3
    4380:	ldmda	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4384:	stmiapl	r3!, {r1, r3, r8, r9, fp, lr}^
    4388:	stmdbcs	r0, {r0, r3, r4, fp, sp, lr}
    438c:	ldmdavs	sl, {r4, r5, r6, r7, r8, ip, lr, pc}^
    4390:	bcs	1e53c <quoting_style_vals@@Base+0xa78>
    4394:			; <UNDEFINED> instruction: 0xf8d5d1ee
    4398:	pop	{r2, r3, r4, r5, r7, sp}
    439c:			; <UNDEFINED> instruction: 0xf0054038
    43a0:	svclt	0x0000b95f
    43a4:	ldrdeq	sl, [r2], -r2
    43a8:	andeq	r0, r0, r8, lsl #5
    43ac:	andeq	r6, r1, lr, asr #26
    43b0:	andeq	r0, r0, r8, lsr #4
    43b4:	andeq	r6, r1, sl, asr #26
    43b8:	blcc	f4273c <rpl_re_syntax_options@@Base+0xf11094>
    43bc:	blcs	f42740 <rpl_re_syntax_options@@Base+0xf11098>
    43c0:	push	{r0, r1, r3, r4, r5, r6, sl, lr}
    43c4:			; <UNDEFINED> instruction: 0xb09d4ff0
    43c8:	pkhbtmi	r4, r3, r9, lsl #12
    43cc:	stmpl	sl, {r0, r2, r8, r9, ip, pc}
    43d0:	blcc	b42754 <rpl_re_syntax_options@@Base+0xb110ac>
    43d4:	ldmdavs	r2, {r0, r3, r9, ip, pc}
    43d8:	stmiapl	fp, {r0, r1, r3, r4, r9, ip, pc}^
    43dc:			; <UNDEFINED> instruction: 0xf0037819
    43e0:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, r7, r9, fp, ip, sp, lr, pc}
    43e4:	addhi	pc, lr, r0
    43e8:	strmi	lr, [lr, #-2523]	; 0xfffff625
    43ec:	teqeq	ip, fp	; <illegal shifter operand>
    43f0:			; <UNDEFINED> instruction: 0xf8db2c01
    43f4:			; <UNDEFINED> instruction: 0xf1752000
    43f8:	svclt	0x00ac0300
    43fc:	movwcs	r2, #769	; 0x301
    4400:	svclt	0x0004428d
    4404:	movwcs	r4, #644	; 0x284
    4408:			; <UNDEFINED> instruction: 0xf1712801
    440c:			; <UNDEFINED> instruction: 0xf0030100
    4410:			; <UNDEFINED> instruction: 0xf8db0301
    4414:	svclt	0x00b810b8
    4418:	blcs	d020 <sigaltstack@plt+0xa798>
    441c:	ldrbhi	pc, [r0], #-64	; 0xffffffc0	; <UNPREDICTABLE>
    4420:			; <UNDEFINED> instruction: 0xf8db428a
    4424:	svclt	0x00049070
    4428:	ldrdvs	pc, [r8, -fp]!
    442c:	subsle	r2, r5, r0, lsl #10
    4430:	ldrsbtne	pc, [r8], #139	; 0x8b	; <UNPREDICTABLE>
    4434:	rscsvc	pc, lr, #82837504	; 0x4f00000
    4438:	ldrdeq	pc, [r0], #-139	; 0xffffff75
    443c:	rscsvc	pc, pc, #208666624	; 0xc700000
    4440:			; <UNDEFINED> instruction: 0xf94af00a
    4444:	rscsvc	pc, lr, #82837504	; 0x4f00000
    4448:	rscsvc	pc, pc, #208666624	; 0xc700000
    444c:	ldmeq	r8!, {r0, r1, r3, r8, ip, sp, lr, pc}
    4450:	andcs	r4, r4, r1, lsl #12
    4454:			; <UNDEFINED> instruction: 0xf940f00a
    4458:	strmi	r4, [r7], -r1, lsl #12
    445c:			; <UNDEFINED> instruction: 0xf0094648
    4460:	shsub8mi	pc, r9, r5	; <UNPREDICTABLE>
    4464:	rsbseq	pc, r0, fp, asr #17
    4468:	ldrdeq	pc, [r8, -fp]!
    446c:			; <UNDEFINED> instruction: 0xffeef009
    4470:	smlawteq	r8, fp, r8, pc	; <UNPREDICTABLE>
    4474:			; <UNDEFINED> instruction: 0xf8dbe010
    4478:			; <UNDEFINED> instruction: 0x46225070
    447c:	ldrdvs	pc, [r8, -fp]!
    4480:	ldrtmi	r4, [r1], -r8, lsr #12
    4484:	svc	0x00f4f7fd
    4488:	adcsmi	fp, ip, #0, 22
    448c:	ldrbthi	pc, [r7], #-64	; 0xffffffc0	; <UNPREDICTABLE>
    4490:	teqeq	r0, fp, asr #17	; <UNPREDICTABLE>
    4494:	rsbseq	pc, r8, fp, asr #17
    4498:	ldrdcc	pc, [r0], -fp
    449c:	blle	14f0a4 <rpl_re_syntax_options@@Base+0x11d9fc>
    44a0:	ldrsbtne	pc, [r8], #-139	; 0xffffff75	; <UNPREDICTABLE>
    44a4:	bne	1e55e0c <rpl_re_syntax_options@@Base+0x1e24764>
    44a8:	blx	fe4404bc <rpl_re_syntax_options@@Base+0xfe40ee14>
    44ac:	ldrsbtcc	pc, [r8], fp	; <UNPREDICTABLE>
    44b0:	teqmi	r0, fp	; <illegal shifter operand>	; <UNPREDICTABLE>
    44b4:	blle	14f0bc <rpl_re_syntax_options@@Base+0x11da14>
    44b8:			; <UNDEFINED> instruction: 0x46401b39
    44bc:	blx	fe1c04d0 <rpl_re_syntax_options@@Base+0xfe18ee28>
    44c0:	teqmi	r0, fp	; <illegal shifter operand>	; <UNPREDICTABLE>
    44c4:	ldrsbtcc	pc, [r8], #-139	; 0xffffff75	; <UNPREDICTABLE>
    44c8:	sbcsle	r4, r4, r3, lsr #5
    44cc:	strcs	r4, [r1, #-1624]	; 0xfffff9a8
    44d0:			; <UNDEFINED> instruction: 0xff3cf7ff
    44d4:	ldrsbtls	pc, [r0], #-139	; 0xffffff75	; <UNPREDICTABLE>
    44d8:	ldrdvs	pc, [r8, -fp]!
    44dc:			; <UNDEFINED> instruction: 0xd00445b1
    44e0:			; <UNDEFINED> instruction: 0xf7fd4648
    44e4:			; <UNDEFINED> instruction: 0xf8dbef8a
    44e8:	ldrtmi	r6, [r0], -r8, lsr #2
    44ec:	svc	0x0084f7fd
    44f0:	bls	6eb11c <rpl_re_syntax_options@@Base+0x6b9a74>
    44f4:	ldmdavs	fp, {r3, r5, r9, sl, lr}
    44f8:			; <UNDEFINED> instruction: 0xf040429a
    44fc:			; <UNDEFINED> instruction: 0xb01d84f7
    4500:	svchi	0x00f0e8bd
    4504:			; <UNDEFINED> instruction: 0xf8db4605
    4508:			; <UNDEFINED> instruction: 0xf8db313c
    450c:	ldrmi	r0, [r8], #-132	; 0xffffff7c
    4510:			; <UNDEFINED> instruction: 0xf0053004
    4514:			; <UNDEFINED> instruction: 0xf8dbffe3
    4518:			; <UNDEFINED> instruction: 0x4604213c
    451c:			; <UNDEFINED> instruction: 0xf8db900a
    4520:	stclne	0, cr0, [r1], #-528	; 0xfffffdf0
    4524:	adcne	pc, ip, fp, asr #17
    4528:	ldrmi	r1, [r0], #-3267	; 0xfffff33d
    452c:			; <UNDEFINED> instruction: 0xf8cb4423
    4530:	sbceq	r3, r0, r4, ror #2
    4534:			; <UNDEFINED> instruction: 0xff66f009
    4538:	ldrdmi	pc, [r4], fp
    453c:	teqcs	ip, fp	; <illegal shifter operand>	; <UNPREDICTABLE>
    4540:	ldrsbtne	pc, [r4], fp	; <UNPREDICTABLE>
    4544:	stmdbne	r3, {r2, r5, r7}
    4548:	adccc	pc, r4, fp, asr #17
    454c:			; <UNDEFINED> instruction: 0xf8cb4423
    4550:			; <UNDEFINED> instruction: 0xf8cb00a0
    4554:	sbceq	r3, r8, r8, asr r1
    4558:	orreq	lr, r2, #3072	; 0xc00
    455c:	cmpcc	ip, fp, asr #17	; <UNPREDICTABLE>
    4560:			; <UNDEFINED> instruction: 0xffbcf005
    4564:	ldrdcc	pc, [r4], fp
    4568:	ldrsbtmi	pc, [r4], fp	; <UNPREDICTABLE>
    456c:	svclt	0x00c22b00
    4570:			; <UNDEFINED> instruction: 0x309cf8db
    4574:	svcne	0x001d462a
    4578:	streq	lr, [r4], #2816	; 0xb00
    457c:	ldrls	r9, [sl], #-25	; 0xffffffe7
    4580:			; <UNDEFINED> instruction: 0xf855dd0b
    4584:	andcc	r1, r1, #4, 30
    4588:	eorcc	pc, r1, r0, asr r8	; <UNPREDICTABLE>
    458c:			; <UNDEFINED> instruction: 0xf8403301
    4590:			; <UNDEFINED> instruction: 0xf8db3021
    4594:	addsmi	r3, sl, #132	; 0x84
    4598:			; <UNDEFINED> instruction: 0xf8dbdbf3
    459c:	stmdacs	r0, {r2, r3, r4, r5, r8}
    45a0:			; <UNDEFINED> instruction: 0xf8dbbfc2
    45a4:	andcs	r5, r0, #84, 2
    45a8:	stcle	13, cr3, [sp, #-16]
    45ac:	svcne	0x0004f855
    45b0:			; <UNDEFINED> instruction: 0xf8543201
    45b4:	movwcc	r3, #4129	; 0x1021
    45b8:	eorcc	pc, r1, r4, asr #16
    45bc:	teqeq	ip, fp	; <illegal shifter operand>	; <UNPREDICTABLE>
    45c0:	blle	ffcd4fd0 <rpl_re_syntax_options@@Base+0xffca3928>
    45c4:	ldrdcc	pc, [r4], fp
    45c8:			; <UNDEFINED> instruction: 0xf50b4418
    45cc:	movwls	r7, #33720	; 0x83b8
    45d0:			; <UNDEFINED> instruction: 0xff84f005
    45d4:	ldrdls	pc, [r0], -sp	; <UNPREDICTABLE>
    45d8:			; <UNDEFINED> instruction: 0xf8dbaa18
    45dc:			; <UNDEFINED> instruction: 0xf10d5084
    45e0:	ldrbmi	r0, [lr], -r4, ror #16
    45e4:	stceq	0, cr15, [r2], {79}	; 0x4f
    45e8:	andls	r2, r3, #262144	; 0x40000
    45ec:			; <UNDEFINED> instruction: 0xf8cd4696
    45f0:			; <UNDEFINED> instruction: 0x4603b01c
    45f4:	andsls	r1, r7, r2, asr #18
    45f8:	b	17e8e60 <rpl_re_syntax_options@@Base+0x17b77b8>
    45fc:			; <UNDEFINED> instruction: 0xf8d62a15
    4600:			; <UNDEFINED> instruction: 0xf000109c
    4604:	andcs	r8, r5, #419430400	; 0x19000000
    4608:	beq	fe6bef8c <rpl_re_syntax_options@@Base+0xfe68d8e4>
    460c:	subeq	lr, r2, #323584	; 0x4f000
    4610:			; <UNDEFINED> instruction: 0xf1a1d1fa
    4614:	ldrmi	r0, [sp], #-2564	; 0xfffff5fc
    4618:	andsvc	lr, pc, r3
    461c:	addsmi	r3, sp, #67108864	; 0x4000000
    4620:			; <UNDEFINED> instruction: 0xf85ad00f
    4624:	stmdbcs	r0, {r2, r8, r9, sl, fp, ip}
    4628:			; <UNDEFINED> instruction: 0xf854d0f8
    462c:	stmdbcs	r0, {r0, r5, ip}
    4630:	addsmi	sp, r1, #243	; 0xf3
    4634:	movweq	pc, #4355	; 0x1103	; <UNPREDICTABLE>
    4638:			; <UNDEFINED> instruction: 0xf803bf88
    463c:	addsmi	ip, sp, #256	; 0x100
    4640:	ldrtcc	sp, [r8], pc, ror #3
    4644:			; <UNDEFINED> instruction: 0xf040454e
    4648:			; <UNDEFINED> instruction: 0x46da80d7
    464c:			; <UNDEFINED> instruction: 0xf8cd2500
    4650:			; <UNDEFINED> instruction: 0xf8dab010
    4654:	cdpcs	0, 0, cr6, cr0, cr4, {4}
    4658:			; <UNDEFINED> instruction: 0xf100bfc2
    465c:			; <UNDEFINED> instruction: 0xf1c03bff
    4660:	movwcs	r0, #2049	; 0x801
    4664:	and	sp, pc, r3, lsl #24
    4668:	addsmi	r3, lr, #67108864	; 0x4000000
    466c:	stclpl	13, cr13, [r2], {12}
    4670:	bcs	8a988 <rpl_re_syntax_options@@Base+0x592e0>
    4674:	strbpl	fp, [r5], #3848	; 0xf08
    4678:			; <UNDEFINED> instruction: 0x4619d0f6
    467c:	stceq	0, cr15, [r0], {79}	; 0x4f
    4680:	movwcc	fp, #6570	; 0x19aa
    4684:	lfmle	f4, 2, [r2], #632	; 0x278
    4688:			; <UNDEFINED> instruction: 0xf10a9b08
    468c:	ldrmi	r0, [sl, #2744]	; 0xab8
    4690:	adcshi	pc, r9, r0
    4694:			; <UNDEFINED> instruction: 0xf8539b03
    4698:	movwls	r0, #15108	; 0x3b04
    469c:			; <UNDEFINED> instruction: 0xf814e7d9
    46a0:	teqlt	pc, r1, lsl #30
    46a4:	ldrmi	r2, [r1], -r2, lsl #30
    46a8:			; <UNDEFINED> instruction: 0xf10cbf08
    46ac:	mcrrne	12, 0, r0, sl, cr1
    46b0:	lfmle	f4, 2, [r4], #600	; 0x258
    46b4:	lfmle	f4, 4, [r1, #-616]!	; 0xfffffd98
    46b8:	stccs	12, cr5, [r2], {68}	; 0x44
    46bc:	uqadd16mi	fp, r4, r8
    46c0:	strmi	sp, [r1], #-282	; 0xfffffee6
    46c4:	mul	r3, r6, r6
    46c8:	stcvc	8, cr15, [r1, #-68]	; 0xffffffbc
    46cc:	tstle	r3, r2, lsl #30
    46d0:	andvc	r3, sp, r1, lsl #20
    46d4:	bl	315144 <rpl_re_syntax_options@@Base+0x2e3a9c>
    46d8:	bl	fe9056e8 <rpl_re_syntax_options@@Base+0xfe8d4040>
    46dc:	mvnsle	r0, lr, lsl #8
    46e0:	svclt	0x00d82c00
    46e4:	ldcle	7, cr2, [pc]	; 46ec <sigaltstack@plt+0x1e64>
    46e8:			; <UNDEFINED> instruction: 0xf1072f00
    46ec:	ldrmi	r3, [lr], #3839	; 0xeff
    46f0:	mvnshi	pc, #0, 6
    46f4:			; <UNDEFINED> instruction: 0xe7b74673
    46f8:	bl	fedcb25c <rpl_re_syntax_options@@Base+0xfed99bb4>
    46fc:	svclt	0x00bc0f84
    4700:	rscscc	pc, pc, #-2147483648	; 0x80000000
    4704:	ble	34a754 <rpl_re_syntax_options@@Base+0x3190ac>
    4708:	stmdbne	r1, {r1, r4, fp, ip, sp, lr, pc}
    470c:	bl	20eb1c <rpl_re_syntax_options@@Base+0x1dd474>
    4710:	svclt	0x00080102
    4714:	addmi	r7, fp, #85	; 0x55
    4718:			; <UNDEFINED> instruction: 0xe7a5dbf6
    471c:	bl	fedcb280 <rpl_re_syntax_options@@Base+0xfed99bd8>
    4720:	blle	fe848558 <rpl_re_syntax_options@@Base+0xfe816eb0>
    4724:	bcs	8c14 <sigaltstack@plt+0x638c>
    4728:	strcs	sp, [r1], #-3550	; 0xfffff222
    472c:	b	13c897c <rpl_re_syntax_options@@Base+0x13972d4>
    4730:	mvnsle	r0, r4, asr #8
    4734:	nrmcce	f7, f7
    4738:			; <UNDEFINED> instruction: 0xf04f449e
    473c:	strbtmi	r0, [r2], -r0, lsl #24
    4740:	andcc	lr, r1, #2
    4744:	ble	5d5234 <rpl_re_syntax_options@@Base+0x5a3b8c>
    4748:	bl	aa94 <sigaltstack@plt+0x820c>
    474c:	mcrrpl	9, 0, r0, r1, cr1	; <UNPREDICTABLE>
    4750:	svclt	0x00182902
    4754:	stceq	0, cr15, [r0], {79}	; 0x4f
    4758:			; <UNDEFINED> instruction: 0xf10cd1f3
    475c:	strmi	r0, [r4, #257]!	; 0x101
    4760:	bne	14b4378 <rpl_re_syntax_options@@Base+0x1482cd0>
    4764:	rscle	r4, ip, ip, lsl #13
    4768:	andeq	pc, r1, #-2147483648	; 0x80000000
    476c:			; <UNDEFINED> instruction: 0xf889bfc8
    4770:	adcsmi	r5, sl, #0
    4774:	blle	ff9d61ac <rpl_re_syntax_options@@Base+0xff9a4b04>
    4778:	bl	2cc0e8 <rpl_re_syntax_options@@Base+0x29aa40>
    477c:	strmi	r0, [r2], #-2307	; 0xfffff6fd
    4780:			; <UNDEFINED> instruction: 0xf04f44b9
    4784:	and	r0, r6, r0, lsl #24
    4788:	stfeqd	f7, [r1], {12}
    478c:	svceq	0x0003f1bc
    4790:	ldrmi	sp, [r1, #20]
    4794:			; <UNDEFINED> instruction: 0xf812d012
    4798:	bne	4583a4 <rpl_re_syntax_options@@Base+0x426cfc>
    479c:	stmdbcs	r7, {r0, r3, r6, r7, r9, fp, ip}
    47a0:	stccs	13, cr13, [r1], {1}
    47a4:	stccs	0, cr13, [r2], {10}
    47a8:	andsvc	fp, r5, r4, lsl #30
    47ac:	stceq	0, cr15, [r0], {79}	; 0x4f
    47b0:	stccs	0, cr13, [r0], {239}	; 0xef
    47b4:	ldrmi	sp, [r1, #488]	; 0x1e8
    47b8:	mvnle	r4, r4, lsr #13
    47bc:	bl	b6e0 <sigaltstack@plt+0x8e58>
    47c0:	ldrbtmi	r0, [r7], #-782	; 0xfffffcf2
    47c4:	bl	2cd7cc <rpl_re_syntax_options@@Base+0x29c124>
    47c8:	and	r0, r4, lr, lsl #24
    47cc:	cfstrscs	mvf3, [r3], {1}
    47d0:	addsmi	sp, pc, #144	; 0x90
    47d4:			; <UNDEFINED> instruction: 0xf813d08e
    47d8:	bl	feb0ebe4 <rpl_re_syntax_options@@Base+0xfeadd53c>
    47dc:	stmdbcs	r7, {r0, r1, r8}
    47e0:	bcs	7bbec <rpl_re_syntax_options@@Base+0x4a544>
    47e4:	bcs	b8a04 <rpl_re_syntax_options@@Base+0x8735c>
    47e8:	subsvc	fp, sp, r4, lsl #30
    47ec:	rscsle	r2, r0, r0, lsl #8
    47f0:	mvnle	r2, r0, lsl #20
    47f4:			; <UNDEFINED> instruction: 0xe7ec4614
    47f8:	ldrdpl	pc, [r4], r6
    47fc:	blcc	14297c <rpl_re_syntax_options@@Base+0x1112d4>
    4800:	stmdbmi	r4, {r3, r4, r6, fp, ip, sp, lr, pc}
    4804:			; <UNDEFINED> instruction: 0xf8dfe6f9
    4808:			; <UNDEFINED> instruction: 0xf10d36fc
    480c:	bls	148184 <rpl_re_syntax_options@@Base+0x116adc>
    4810:	stceq	0, cr15, [r1], {79}	; 0x4f
    4814:			; <UNDEFINED> instruction: 0xb010f8dd
    4818:	ldrdls	pc, [r0], -sp	; <UNPREDICTABLE>
    481c:			; <UNDEFINED> instruction: 0x465958d5
    4820:	ldrdvc	pc, [r4], r1
    4824:			; <UNDEFINED> instruction: 0xf85e2200
    4828:	svccs	0x00004b04
    482c:	ldrmi	sp, [r3], -r2, lsr #26
    4830:	and	r9, r9, r4, lsl #8
    4834:	stclpl	8, cr9, [r0], {4}
    4838:			; <UNDEFINED> instruction: 0xf8d1b148
    483c:			; <UNDEFINED> instruction: 0xf80000ac
    4840:	movwcc	ip, #4099	; 0x1003
    4844:	mulsle	r5, pc, r2	; <UNPREDICTABLE>
    4848:	stmdacs	r0, {r3, r5, fp, ip, sp, lr}
    484c:			; <UNDEFINED> instruction: 0xf8d1d0f2
    4850:	umullseq	sl, r0, ip, r0
    4854:	ldrdvs	pc, [r4], r1	; <UNPREDICTABLE>
    4858:	eormi	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    485c:			; <UNDEFINED> instruction: 0xf8d19403
    4860:	strtmi	r4, [r0], r0, lsr #1
    4864:			; <UNDEFINED> instruction: 0xf8489c03
    4868:	andcc	r4, r1, #34	; 0x22
    486c:	movwcc	r5, #4147	; 0x1033
    4870:			; <UNDEFINED> instruction: 0xd1e9429f
    4874:	adccs	pc, r8, r1, asr #17
    4878:	strbmi	r3, [r9, #-440]	; 0xfffffe48
    487c:	ldmdals	r7, {r4, r6, r7, r8, ip, lr, pc}
    4880:	ldc	7, cr15, [sl, #1012]!	; 0x3f4
    4884:			; <UNDEFINED> instruction: 0xf7fd9819
    4888:			; <UNDEFINED> instruction: 0xf8dbedb8
    488c:			; <UNDEFINED> instruction: 0xf8db3160
    4890:			; <UNDEFINED> instruction: 0xf8db40a8
    4894:	ldrmi	r2, [ip], #-160	; 0xffffff60
    4898:	ldrsbcc	pc, [r8, #-139]	; 0xffffff75	; <UNPREDICTABLE>
    489c:	andsls	r3, r1, #50331648	; 0x3000000
    48a0:	tstls	r2, #224	; 0xe0
    48a4:	stc2	0, cr15, [lr, #36]!	; 0x24
    48a8:	ldrdvs	pc, [r0, #-139]!	; 0xffffff75
    48ac:			; <UNDEFINED> instruction: 0x2658f8df
    48b0:	addseq	r1, fp, r3, ror ip
    48b4:	orreq	lr, r4, r3, lsl #22
    48b8:	strmi	r4, [r8], #-1027	; 0xfffffbfd
    48bc:	andscc	lr, r3, sp, asr #19
    48c0:	ldmpl	fp, {r0, r2, r8, r9, fp, ip, pc}
    48c4:			; <UNDEFINED> instruction: 0xf88d781b
    48c8:	stccs	0, cr3, [r0], {84}	; 0x54
    48cc:	rscshi	pc, lr, #0
    48d0:	adcne	r2, r4, r1, lsl #6
    48d4:	movteq	lr, #14927	; 0x3a4f
    48d8:			; <UNDEFINED> instruction: 0xf5b3d1fb
    48dc:	svclt	0x00b85f80
    48e0:	orrpl	pc, r0, #1325400064	; 0x4f000000
    48e4:			; <UNDEFINED> instruction: 0x0624f8df
    48e8:	tstls	r6, #184, 4	; 0x8000000b
    48ec:			; <UNDEFINED> instruction: 0x46034659
    48f0:	stmiapl	r3, {r0, r2, fp, ip, pc}^
    48f4:			; <UNDEFINED> instruction: 0xf7fd4618
    48f8:	adcscs	lr, r8, #9600	; 0x2580
    48fc:	tsteq	r2, fp, lsl #22
    4900:			; <UNDEFINED> instruction: 0xf7fd30b8
    4904:	blge	47ff4c <rpl_re_syntax_options@@Base+0x44e8a4>
    4908:	andcs	r9, r0, #67108864	; 0x4000000
    490c:	ldrtmi	r7, [r3], -ip, lsr #16
    4910:	ldrdne	pc, [r8], fp	; <UNPREDICTABLE>
    4914:	strls	r4, [r0], #-1552	; 0xfffff9f0
    4918:			; <UNDEFINED> instruction: 0xf994f7ff
    491c:	ldrdcc	pc, [r0, #-139]!	; 0xffffff75
    4920:	movwcc	r9, #6163	; 0x1813
    4924:	addeq	lr, r3, r0, lsr #23
    4928:	stcl	7, cr15, [r6, #-1012]!	; 0xfffffc0c
    492c:	andslt	pc, r8, sp, asr #17
    4930:	eorlt	pc, ip, sp, asr #17
    4934:	tstcs	r0, r6, lsl #22
    4938:			; <UNDEFINED> instruction: 0xf8d3468b
    493c:	blls	1eced4 <rpl_re_syntax_options@@Base+0x1bb82c>
    4940:	mvfeqdm	f7, #2.0
    4944:	and	pc, ip, sp, asr #17
    4948:	ldrdeq	pc, [ip], r3	; <UNPREDICTABLE>
    494c:			; <UNDEFINED> instruction: 0x409cf8d3
    4950:	ldrdhi	pc, [r4], r3
    4954:	vqrshl.u8	q10, q4, q8
    4958:			; <UNDEFINED> instruction: 0xf81080d3
    495c:	blcs	10990 <sigaltstack@plt+0xe108>
    4960:	orrshi	pc, pc, r0
    4964:	andeq	lr, fp, #0, 22
    4968:	stmdbeq	r1, {r6, r7, r8, ip, sp, lr, pc}
    496c:	movweq	lr, #39682	; 0x9b02
    4970:	svcpl	0x0001f812
    4974:	mvnsle	r2, r0, lsl #26
    4978:	andcs	pc, r1, sl, lsl r8	; <UNPREDICTABLE>
    497c:	streq	lr, [r1], -sl, lsl #22
    4980:	stflsd	f3, [r3, #-232]	; 0xffffff18
    4984:			; <UNDEFINED> instruction: 0xf81619a9
    4988:	bcs	10594 <sigaltstack@plt+0xdd0c>
    498c:	bl	2b917c <rpl_re_syntax_options@@Base+0x287ad4>
    4990:	ldrbmi	r0, [sl], -r1, lsl #12
    4994:	bicmi	r1, r7, #643072	; 0x9d000
    4998:	strtmi	r9, [lr], r4, lsl #14
    499c:			; <UNDEFINED> instruction: 0xf0002a00
    49a0:			; <UNDEFINED> instruction: 0xf1038090
    49a4:			; <UNDEFINED> instruction: 0xf1024580
    49a8:	stccc	7, cr4, [r1, #-512]	; 0xfffffe00
    49ac:			; <UNDEFINED> instruction: 0xf8543f01
    49b0:	bl	134a4c <rpl_re_syntax_options@@Base+0x1033a4>
    49b4:			; <UNDEFINED> instruction: 0xf8540585
    49b8:	strbmi	r7, [r7, #-39]!	; 0xffffffd9
    49bc:	stmiane	r7, {r3, r8, r9, sl, fp, ip, sp, pc}^
    49c0:			; <UNDEFINED> instruction: 0xf102d17f
    49c4:	blls	113dc8 <rpl_re_syntax_options@@Base+0xe2720>
    49c8:	bleq	80b0c <rpl_re_syntax_options@@Base+0x4f464>
    49cc:			; <UNDEFINED> instruction: 0xf800443b
    49d0:			; <UNDEFINED> instruction: 0xf04fb00c
    49d4:			; <UNDEFINED> instruction: 0xf8070b00
    49d8:	bl	33de4 <rpl_re_syntax_options@@Base+0x273c>
    49dc:			; <UNDEFINED> instruction: 0xf81b0b02
    49e0:			; <UNDEFINED> instruction: 0xf1bbbc02
    49e4:	andle	r0, r8, r0, lsl #30
    49e8:	strmi	r3, [r2], #-2563	; 0xfffff5fd
    49ec:			; <UNDEFINED> instruction: 0x0c09eb02
    49f0:	stmdblt	r1, {r1, r4, fp, ip, sp, lr, pc}
    49f4:	svceq	0x0000f1bb
    49f8:			; <UNDEFINED> instruction: 0xf816d1f8
    49fc:	stmdbcc	r1, {r0, r8, sl, fp, sp}
    4a00:	mvnsle	r2, r0, lsl #20
    4a04:	svceq	0x0000f1bc
    4a08:			; <UNDEFINED> instruction: 0xf10cd00c
    4a0c:			; <UNDEFINED> instruction: 0xf8554280
    4a10:	bcc	5fe28 <rpl_re_syntax_options@@Base+0x2e780>
    4a14:	eorcs	pc, r2, r4, asr r8	; <UNPREDICTABLE>
    4a18:	bl	2954e8 <rpl_re_syntax_options@@Base+0x263e40>
    4a1c:	tstle	r3, r1, lsl #12
    4a20:	strb	r4, [lr, r2, ror #12]
    4a24:	streq	lr, [r1], -sl, lsl #22
    4a28:	stclt	8, cr15, [r1], {22}
    4a2c:	svceq	0x0000f1bb
    4a30:	strbmi	fp, [r3], ip, lsl #30
    4a34:	ldrmi	r4, [r8, #1691]	; 0x69b
    4a38:			; <UNDEFINED> instruction: 0xf854d038
    4a3c:	ldrmi	r2, [pc], -ip, lsr #32
    4a40:	eorpl	pc, r3, r4, asr r8	; <UNPREDICTABLE>
    4a44:	svclt	0x00184295
    4a48:	teqle	r1, r2, ror #12
    4a4c:	mvnscc	pc, ip, lsl #2
    4a50:	bl	163e0 <sigaltstack@plt+0x13b58>
    4a54:	movwcc	r0, #7169	; 0x1c01
    4a58:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    4a5c:	svcne	0x0001f80c
    4a60:	tsteq	r1, pc, asr #32	; <UNPREDICTABLE>
    4a64:	andcc	r5, r1, #809500672	; 0x30400000
    4a68:	cmnlt	r1, r1, asr #25
    4a6c:	bl	4ad78 <rpl_re_syntax_options@@Base+0x196d0>
    4a70:			; <UNDEFINED> instruction: 0xf8110309
    4a74:	stccs	15, cr5, [r0, #-4]
    4a78:	stmdbls	r3, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    4a7c:			; <UNDEFINED> instruction: 0xf8164431
    4a80:	teqlt	r5, r1, lsl #30
    4a84:	stmdbls	r3, {r0, r1, r3, r4, r7, r9, sl, lr}
    4a88:			; <UNDEFINED> instruction: 0xf8164431
    4a8c:	stccs	15, cr5, [r0, #-4]
    4a90:	ldrmi	sp, [r8, #504]	; 0x1f8
    4a94:			; <UNDEFINED> instruction: 0xf854d00c
    4a98:	ldrmi	r5, [pc], -r3, lsr #32
    4a9c:	eorvs	pc, r2, r4, asr r8	; <UNPREDICTABLE>
    4aa0:	smlatble	r5, lr, r2, r4
    4aa4:	streq	lr, [r1], -sl, lsl #22
    4aa8:			; <UNDEFINED> instruction: 0xe7d4463b
    4aac:	strbmi	r4, [r3], -r2, ror #12
    4ab0:	strmi	r1, [lr, #2717]!	; 0xa9d
    4ab4:	bl	2b8ad8 <rpl_re_syntax_options@@Base+0x287430>
    4ab8:	strtmi	r0, [lr], r1, lsl #12
    4abc:			; <UNDEFINED> instruction: 0xf47f2a00
    4ac0:			; <UNDEFINED> instruction: 0x4694af70
    4ac4:	ldrbmi	lr, [fp, #-1968]	; 0xfffff850
    4ac8:	rscshi	pc, r8, r0, asr #6
    4acc:	strmi	r4, [r3], #-1026	; 0xfffffbfe
    4ad0:			; <UNDEFINED> instruction: 0x0c0beb00
    4ad4:	streq	lr, [sl, -pc, ror #20]
    4ad8:	streq	lr, [r1, #-2826]	; 0xfffff4f6
    4adc:	tsteq	r1, pc, asr #32	; <UNPREDICTABLE>
    4ae0:	stcne	8, cr15, [r1, #-8]
    4ae4:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    4ae8:	stcne	8, cr15, [r1, #-12]
    4aec:			; <UNDEFINED> instruction: 0xf8151979
    4af0:	cdpcs	13, 0, cr6, cr0, cr1, {0}
    4af4:	ldrmi	sp, [ip, #506]	; 0x1fa
    4af8:	ldrbmi	sp, [r8, #494]	; 0x1ee
    4afc:	svcge	0x002df73f
    4b00:	svcge	0x0030f47f
    4b04:	blls	1eb324 <rpl_re_syntax_options@@Base+0x1b9c7c>
    4b08:	andls	r3, r6, #184, 20	; 0xb8000
    4b0c:			; <UNDEFINED> instruction: 0x33b89a08
    4b10:	addsmi	r9, r3, #469762048	; 0x1c000000
    4b14:	svcge	0x000ef47f
    4b18:	bls	157b14 <rpl_re_syntax_options@@Base+0x12646c>
    4b1c:	ldrdlt	pc, [ip], -sp	; <UNPREDICTABLE>
    4b20:			; <UNDEFINED> instruction: 0xf8db58d3
    4b24:			; <UNDEFINED> instruction: 0xf8db90ac
    4b28:	movwls	r1, #12644	; 0x3164
    4b2c:			; <UNDEFINED> instruction: 0xf8db681b
    4b30:	blcs	118d48 <rpl_re_syntax_options@@Base+0xe76a0>
    4b34:	teqvs	ip, fp	; <illegal shifter operand>	; <UNPREDICTABLE>
    4b38:	msrhi	CPSR_sc, r0
    4b3c:	svclt	0x00b82e00
    4b40:	vqdmull.s<illegal width 8>	q9, d0, d0
    4b44:	strcs	r8, [r0], #-387	; 0xfffffe7d
    4b48:	andslt	pc, r0, sp, asr #17
    4b4c:	beq	81258 <rpl_re_syntax_options@@Base+0x4fbb0>
    4b50:	strtmi	r4, [r3], r8, lsl #13
    4b54:	stccc	0, cr14, [r1, #-20]	; 0xffffffec
    4b58:	stccs	14, cr3, [r0, #-4]
    4b5c:	mcrcs	15, 0, fp, cr0, cr8, {5}
    4b60:	bl	23b82c <rpl_re_syntax_options@@Base+0x20a184>
    4b64:	bl	245784 <rpl_re_syntax_options@@Base+0x2140dc>
    4b68:			; <UNDEFINED> instruction: 0xf8130105
    4b6c:			; <UNDEFINED> instruction: 0xf8114c01
    4b70:	b	15e3b7c <rpl_re_syntax_options@@Base+0x15b24d4>
    4b74:	rscle	r0, lr, r4, lsl #6
    4b78:	mcrne	1, 5, fp, cr11, cr7, {2}
    4b7c:	streq	pc, [r1, -r9, asr #3]
    4b80:	ldmne	r8!, {r0, r1, r3, r6, sl, lr}^
    4b84:	stmdbcs	r1, {r0, r1, r4, fp, ip, sp, lr, pc}
    4b88:	mvnsle	r2, r0, lsl #20
    4b8c:	strmi	r1, [r5], -pc, lsr #20
    4b90:	asnnesm	f3, #4.0
    4b94:	bl	295ca8 <rpl_re_syntax_options@@Base+0x264600>
    4b98:			; <UNDEFINED> instruction: 0xf8130003
    4b9c:	bcs	efa8 <sigaltstack@plt+0xc720>
    4ba0:	bne	d3938c <rpl_re_syntax_options@@Base+0xd07ce4>
    4ba4:	andscs	r4, r8, r6, lsl #12
    4ba8:	stc2	0, cr15, [ip], #-36	; 0xffffffdc
    4bac:	strpl	lr, [r3], -r0, asr #19
    4bb0:	cdpcc	13, 0, cr3, cr1, cr1, {0}
    4bb4:	andlt	pc, r0, r0, asr #17
    4bb8:	svclt	0x00b82d00
    4bbc:	strmi	r2, [r3], r0, lsl #28
    4bc0:	strmi	lr, [r1, -r0, asr #19]
    4bc4:	ldrbmi	sp, [ip], -sp, asr #21
    4bc8:			; <UNDEFINED> instruction: 0xb010f8dd
    4bcc:	bls	157b18 <rpl_re_syntax_options@@Base+0x126470>
    4bd0:	ldmdavc	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    4bd4:	blmi	ff433088 <rpl_re_syntax_options@@Base+0xff4019e0>
    4bd8:	ldmdbvs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    4bdc:			; <UNDEFINED> instruction: 0xf0002b00
    4be0:	stfcsd	f0, [r0], {49}	; 0x31
    4be4:	teqhi	ip, r0	; <UNPREDICTABLE>
    4be8:	ldmdaeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}
    4bec:	beq	e41028 <rpl_re_syntax_options@@Base+0xe0f980>
    4bf0:	ldmdbeq	r4!, {r0, r2, r3, r8, ip, sp, lr, pc}
    4bf4:			; <UNDEFINED> instruction: 0x4625ae10
    4bf8:	strls	r2, [r4], #-1792	; 0xfffff900
    4bfc:			; <UNDEFINED> instruction: 0xf0054628
    4c00:	strbmi	pc, [r3], -r7, asr #17	; <UNPREDICTABLE>
    4c04:			; <UNDEFINED> instruction: 0x46494652
    4c08:	ldrdgt	pc, [r0], -r0
    4c0c:	eorvs	r4, r7, r4, lsl #12
    4c10:	strls	r4, [r0], -r8, lsr #12
    4c14:			; <UNDEFINED> instruction: 0xf0054665
    4c18:	eorvs	pc, r5, pc, lsl #22
    4c1c:			; <UNDEFINED> instruction: 0xf380fab0
    4c20:	vstrcs.16	s0, [r0, #-182]	; 0xffffff4a	; <UNPREDICTABLE>
    4c24:	movwcs	fp, #3848	; 0xf08
    4c28:	mvnle	r2, r0, lsl #22
    4c2c:	stcls	12, cr1, [r4], {5}
    4c30:	strcs	fp, [r1, #-3864]	; 0xfffff0e8
    4c34:	bls	157b20 <rpl_re_syntax_options@@Base+0x126478>
    4c38:	ldmdavc	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    4c3c:	subsle	r2, r6, r0, lsl #22
    4c40:			; <UNDEFINED> instruction: 0x4658b115
    4c44:	blx	fe0c2c4a <rpl_re_syntax_options@@Base+0xfe0915a2>
    4c48:	ldrdeq	pc, [r0], fp	; <UNPREDICTABLE>
    4c4c:	bl	ff542c48 <rpl_re_syntax_options@@Base+0xff5115a0>
    4c50:			; <UNDEFINED> instruction: 0xf7fd980a
    4c54:			; <UNDEFINED> instruction: 0xf8dbebd2
    4c58:			; <UNDEFINED> instruction: 0xf7fd009c
    4c5c:	ldmib	fp, {r1, r2, r3, r6, r7, r8, r9, fp, sp, lr, pc}^
    4c60:	bl	d0ce4 <rpl_re_syntax_options@@Base+0x9f63c>
    4c64:			; <UNDEFINED> instruction: 0xf7fd0080
    4c68:			; <UNDEFINED> instruction: 0xf8dbebc8
    4c6c:			; <UNDEFINED> instruction: 0xf7fd0154
    4c70:	ldmib	fp, {r2, r6, r7, r8, r9, fp, sp, lr, pc}^
    4c74:	bl	d0db0 <rpl_re_syntax_options@@Base+0x9f708>
    4c78:			; <UNDEFINED> instruction: 0xf7fd0080
    4c7c:			; <UNDEFINED> instruction: 0x4620ebbe
    4c80:	stmdavs	r4, {r2, r3, r5, r8, ip, sp, pc}
    4c84:	bl	fee42c80 <rpl_re_syntax_options@@Base+0xfee115d8>
    4c88:	stccs	6, cr4, [r0], {32}
    4c8c:	blls	f9478 <rpl_re_syntax_options@@Base+0xc7dd0>
    4c90:	blcc	11ed04 <rpl_re_syntax_options@@Base+0xed65c>
    4c94:	stmdble	fp, {r0, r8, r9, fp, sp}^
    4c98:	ldrsbtls	pc, [r0], #-139	; 0xffffff75	; <UNPREDICTABLE>
    4c9c:	ldrdvs	pc, [r8, -fp]!
    4ca0:	stmdbcc	r1, {r2, r3, r4, sl, sp, lr, pc}
    4ca4:	streq	pc, [r2, #-458]	; 0xfffffe36
    4ca8:	movweq	lr, #6922	; 0x1b0a
    4cac:			; <UNDEFINED> instruction: 0xf81318e9
    4cb0:	bcs	108bc <sigaltstack@plt+0xe034>
    4cb4:			; <UNDEFINED> instruction: 0xf10bd1fa
    4cb8:	strb	r0, [fp], -r1, lsl #22
    4cbc:			; <UNDEFINED> instruction: 0xe649469b
    4cc0:	blle	1cf4c8 <rpl_re_syntax_options@@Base+0x19de20>
    4cc4:			; <UNDEFINED> instruction: 0x3018f8db
    4cc8:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    4ccc:	svcmi	0x0000f5b3
    4cd0:	blge	fe9c1ed4 <rpl_re_syntax_options@@Base+0xfe99082c>
    4cd4:			; <UNDEFINED> instruction: 0xf6ff2900
    4cd8:			; <UNDEFINED> instruction: 0xf8dbabf9
    4cdc:	vst4.<illegal width 64>	{d3-d6}, [r3 :64], r0
    4ce0:			; <UNDEFINED> instruction: 0xf5b34370
    4ce4:			; <UNDEFINED> instruction: 0xf47f4f00
    4ce8:			; <UNDEFINED> instruction: 0xf7ffab9b
    4cec:	vstrcs	d11, [r0, #-956]	; 0xfffffc44
    4cf0:	addshi	pc, r9, r0
    4cf4:	bls	157b24 <rpl_re_syntax_options@@Base+0x12647c>
    4cf8:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
    4cfc:			; <UNDEFINED> instruction: 0xf0002800
    4d00:	ldmdavs	r9, {r1, r5, r6, r7, pc}^
    4d04:			; <UNDEFINED> instruction: 0xf0002900
    4d08:			; <UNDEFINED> instruction: 0xf8db80db
    4d0c:	andcc	r2, r0, #112, 2
    4d10:	andcs	fp, r1, #24, 30	; 0x60
    4d14:	ldc2	0, cr15, [lr, #-16]
    4d18:	ldmdavs	fp, {r0, r1, r8, r9, fp, ip, pc}
    4d1c:	blcs	1d3928 <rpl_re_syntax_options@@Base+0x1a2280>
    4d20:	rschi	pc, r8, r0, lsl #4
    4d24:			; <UNDEFINED> instruction: 0xf003e8df
    4d28:	ldrlt	ip, [fp, r5, asr #1]!
    4d2c:	strge	sl, [fp, #4019]!	; 0xfb3
    4d30:			; <UNDEFINED> instruction: 0xf10b4b7b
    4d34:	bls	14654c <rpl_re_syntax_options@@Base+0x114ea4>
    4d38:	ldrdhi	pc, [r8, #143]!	; 0x8f
    4d3c:	ldmpl	r4, {r1, r3, r4, r5, r6, r8, r9, sl, fp, lr}^
    4d40:	ldrbtmi	r4, [pc], #-1272	; 4d48 <sigaltstack@plt+0x24c0>
    4d44:	stmdbeq	r8, {r2, r8, ip, sp, lr, pc}
    4d48:	umlalcc	pc, ip, r6, r8	; <UNPREDICTABLE>
    4d4c:			; <UNDEFINED> instruction: 0xf8d4b193
    4d50:			; <UNDEFINED> instruction: 0xf1baa000
    4d54:			; <UNDEFINED> instruction: 0xf0000f00
    4d58:	andcs	r8, r5, #176	; 0xb0
    4d5c:	andcs	r4, r0, r1, asr #12
    4d60:			; <UNDEFINED> instruction: 0xf7fd2502
    4d64:	smlabbcs	r0, lr, fp, lr
    4d68:			; <UNDEFINED> instruction: 0x463a4653
    4d6c:	strmi	r9, [r8], -r0
    4d70:	ldc	7, cr15, [r8], {253}	; 0xfd
    4d74:	ldrtcc	r3, [r8], r4, lsl #8
    4d78:	mvnle	r4, r1, lsr #11
    4d7c:	strtmi	lr, [r9], ip, lsl #15
    4d80:			; <UNDEFINED> instruction: 0xf7ff4605
    4d84:	vmlacs.f64	d11, d16, d27
    4d88:	stccs	15, cr11, [r0, #-864]	; 0xfffffca0
    4d8c:	adchi	pc, r7, r0, asr #6
    4d90:	strmi	r2, [r8], -r0, lsl #8
    4d94:	beq	814a0 <rpl_re_syntax_options@@Base+0x4fdf8>
    4d98:	strtmi	r4, [fp], -r7, lsr #12
    4d9c:	strtmi	r4, [r5], -r1, lsr #12
    4da0:			; <UNDEFINED> instruction: 0x46044632
    4da4:	strcc	lr, [r1, -r5]
    4da8:	addsmi	r3, r5, #4194304	; 0x400000
    4dac:	addsmi	fp, pc, #168, 30	; 0x2a0
    4db0:			; <UNDEFINED> instruction: 0xf819da35
    4db4:	bl	25cdd8 <rpl_re_syntax_options@@Base+0x22b730>
    4db8:			; <UNDEFINED> instruction: 0xf8140c07
    4dbc:	stmdbne	r0!, {r0, r2, sp, lr, pc}^
    4dc0:	stmdaeq	lr, {r1, r2, r4, r6, r9, fp, sp, lr, pc}
    4dc4:	cdpcs	0, 0, cr13, cr0, cr15, {7}
    4dc8:	addhi	pc, r6, r0
    4dcc:	stmdaeq	r1, {r0, r3, r6, r7, r8, ip, sp, lr, pc}
    4dd0:	bleq	33f9f8 <rpl_re_syntax_options@@Base+0x30e350>
    4dd4:	svcvs	0x0001f81c
    4dd8:	mvnsle	r2, r0, lsl #28
    4ddc:	streq	lr, [r7], -fp, lsr #23
    4de0:			; <UNDEFINED> instruction: 0xf1be9604
    4de4:	rsbsle	r0, r4, r0, lsl #30
    4de8:	stmdaeq	r0, {r1, r3, r8, r9, fp, sp, lr, pc}
    4dec:	svcvs	0x0001f810
    4df0:	mvnsle	r2, r0, lsl #28
    4df4:	streq	lr, [r5], -r8, lsr #23
    4df8:	stmib	sp, {r3, r4, sp}^
    4dfc:	movwls	r2, #24839	; 0x6107
    4e00:	blx	40e2e <rpl_re_syntax_options@@Base+0xf786>
    4e04:	blls	12b22c <rpl_re_syntax_options@@Base+0xf9b84>
    4e08:	ldrbmi	r6, [pc], -r7, asr #1
    4e0c:	strbmi	r6, [r5], -r5, lsl #2
    4e10:	strmi	r6, [r1], -r1
    4e14:	subvs	r6, r6, r3, lsl #1
    4e18:	andcc	lr, r6, #3620864	; 0x374000
    4e1c:	strmi	lr, [ip], -r3, asr #15
    4e20:	ldrdlt	pc, [ip], -sp	; <UNPREDICTABLE>
    4e24:	blmi	107e974 <rpl_re_syntax_options@@Base+0x104d2cc>
    4e28:	ldmpl	r3, {r0, r2, r9, fp, ip, pc}^
    4e2c:	stccs	8, cr7, [r0, #-116]	; 0xffffff8c
    4e30:	svcge	0x0060f43f
    4e34:	str	r2, [r7, -r0, lsl #10]
    4e38:			; <UNDEFINED> instruction: 0xf43f2d00
    4e3c:	andcs	sl, r5, #512	; 0x200
    4e40:	bllt	ffa02e44 <rpl_re_syntax_options@@Base+0xff9d179c>
    4e44:	svclt	0x00181c25
    4e48:	ldrbt	r2, [r3], r1, lsl #10
    4e4c:	bls	157b18 <rpl_re_syntax_options@@Base+0x126470>
    4e50:	ldmdavc	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    4e54:	blmi	c332e8 <rpl_re_syntax_options@@Base+0xc01c40>
    4e58:	ldmdbvs	ip, {r0, r1, r4, r6, r7, fp, ip, lr}
    4e5c:	rscsle	r2, r1, r0, lsl #24
    4e60:	bls	157b20 <rpl_re_syntax_options@@Base+0x126478>
    4e64:	ldmdavc	ip, {r0, r1, r4, r6, r7, fp, ip, lr}
    4e68:	sbcsle	r2, ip, r0, lsl #24
    4e6c:	strtmi	r2, [r5], -r0, lsl #8
    4e70:	strtmi	lr, [r0], -sl, ror #13
    4e74:			; <UNDEFINED> instruction: 0xffdaf003
    4e78:	ldc2l	0, cr15, [r4, #-16]!
    4e7c:	strtmi	lr, [r0], -r4, ror #13
    4e80:	ldc2	0, cr15, [lr], #-8
    4e84:			; <UNDEFINED> instruction: 0x4620e7f8
    4e88:			; <UNDEFINED> instruction: 0xf910f002
    4e8c:			; <UNDEFINED> instruction: 0x4620e7f4
    4e90:			; <UNDEFINED> instruction: 0xf8fef002
    4e94:			; <UNDEFINED> instruction: 0x4620e7f0
    4e98:			; <UNDEFINED> instruction: 0xf8ecf002
    4e9c:	smlattcs	r1, ip, r7, lr
    4ea0:			; <UNDEFINED> instruction: 0xf0004620
    4ea4:	ubfx	pc, pc, #27, #8
    4ea8:	strtmi	r2, [r0], -r0, lsl #2
    4eac:	ldc2l	0, cr15, [sl]
    4eb0:	strtmi	lr, [r0], -r2, ror #15
    4eb4:	ldc2	0, cr15, [lr], {3}
    4eb8:			; <UNDEFINED> instruction: 0xf8d6e7de
    4ebc:	strb	sl, [ip, -r0]
    4ec0:	ldrsbtne	pc, [ip], fp	; <UNPREDICTABLE>
    4ec4:			; <UNDEFINED> instruction: 0xf8dbe721
    4ec8:	ldr	r0, [sl, -r4]
    4ecc:	orrpl	pc, r0, #1325400064	; 0x4f000000
    4ed0:	ldrbtmi	lr, [r6], -r8, lsl #10
    4ed4:	str	r4, [pc, r8, lsr #13]
    4ed8:	ldrtmi	r9, [fp], r4, lsl #12
    4edc:	blmi	37ece8 <rpl_re_syntax_options@@Base+0x34d640>
    4ee0:	ldmpl	r3, {r0, r2, r9, fp, ip, pc}^
    4ee4:	blcs	22f58 <quoting_style_vals@@Base+0x5494>
    4ee8:			; <UNDEFINED> instruction: 0xe7b4d1ba
    4eec:	b	ff542ee8 <rpl_re_syntax_options@@Base+0xff511840>
    4ef0:	strt	r2, [r2], #-1025	; 0xfffffbff
    4ef4:	stc	7, cr15, [sl], #1012	; 0x3f4
    4ef8:	andeq	sl, r2, r8, ror #18
    4efc:	andeq	r0, r0, r0, lsl #4
    4f00:	andeq	r0, r0, r8, lsr #5
    4f04:	andeq	r0, r0, r4, lsl r2
    4f08:	andeq	r0, r0, r0, lsl #5
    4f0c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    4f10:	andeq	r0, r0, ip, asr r2
    4f14:			; <UNDEFINED> instruction: 0x000002bc
    4f18:			; <UNDEFINED> instruction: 0x000002b0
    4f1c:	andeq	r0, r0, r8, lsl #5
    4f20:	andeq	r0, r0, r8, lsr #4
    4f24:	andeq	r6, r1, r8, lsr #7
    4f28:	andeq	r6, r1, lr, lsr r6
    4f2c:	andeq	r0, r0, ip, ror #4
    4f30:	svcmi	0x00f0e92d
    4f34:	ldcmi	6, cr4, [r0], #-120	; 0xffffff88
    4f38:	ldcmi	0, cr11, [r0, #-572]!	; 0xfffffdc4
    4f3c:	ldrbtmi	r4, [ip], #-1543	; 0xfffff9f9
    4f40:	strmi	r2, [fp], r0
    4f44:	stmdbpl	r5!, {r4, r7, r9, sl, lr}^
    4f48:	movwls	r6, #55339	; 0xd82b
    4f4c:			; <UNDEFINED> instruction: 0xff3cf004
    4f50:	stmdami	fp!, {r1, r2, r3, r5, r6, r7, r8, ip, sp, pc}
    4f54:	bmi	ad6848 <rpl_re_syntax_options@@Base+0xaa51a0>
    4f58:	stmdapl	r4!, {r0, r8, sp}
    4f5c:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
    4f60:			; <UNDEFINED> instruction: 0xf7fd9600
    4f64:	andcs	lr, r3, lr, ror #23
    4f68:			; <UNDEFINED> instruction: 0xff2ef004
    4f6c:	ldmib	r0, {r5, fp, sp, lr}^
    4f70:	addsmi	r3, r3, #1342177280	; 0x50000000
    4f74:	mrrcne	15, 3, fp, r9, cr15
    4f78:	cmpvs	r1, sl, lsl #4
    4f7c:	eorsle	r7, r2, #26
    4f80:	stmdavs	fp!, {r0, r2, r3, r9, fp, ip, pc}
    4f84:	teqle	r5, sl	; <illegal shifter operand>
    4f88:	pop	{r0, r1, r2, r3, ip, sp, pc}
    4f8c:			; <UNDEFINED> instruction: 0xf10b8ff0
    4f90:			; <UNDEFINED> instruction: 0xf7fd0058
    4f94:			; <UNDEFINED> instruction: 0xf8dbeb4c
    4f98:	movtlt	sl, #92	; 0x5c
    4f9c:			; <UNDEFINED> instruction: 0xf10d4a1a
    4fa0:	strmi	r0, [r3], -r8, lsl #18
    4fa4:	strbmi	r2, [r8], -fp, lsr #2
    4fa8:	stmib	sp, {r1, r5, r7, fp, ip, lr}^
    4fac:	ldmdavs	r2, {r9, fp, sp, lr}
    4fb0:			; <UNDEFINED> instruction: 0xf95af008
    4fb4:			; <UNDEFINED> instruction: 0xf8dbb958
    4fb8:	eorcs	r6, fp, #88	; 0x58
    4fbc:	tstcs	r1, r3, lsl fp
    4fc0:	andge	pc, r4, sp, asr #17
    4fc4:	ldrbtmi	r4, [fp], #-1608	; 0xfffff9b8
    4fc8:			; <UNDEFINED> instruction: 0xf7fd9600
    4fcc:	stmdami	ip, {r2, r3, r7, r8, r9, fp, sp, lr, pc}
    4fd0:	bmi	3d68c4 <rpl_re_syntax_options@@Base+0x3a521c>
    4fd4:	stmdapl	r4!, {r0, r8, sp}
    4fd8:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
    4fdc:	stmdbhi	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    4fe0:	bl	febc2fdc <rpl_re_syntax_options@@Base+0xfeb91934>
    4fe4:			; <UNDEFINED> instruction: 0x210ae7bf
    4fe8:	bl	ff3c2fe4 <rpl_re_syntax_options@@Base+0xff39193c>
    4fec:			; <UNDEFINED> instruction: 0xf10de7c8
    4ff0:	strb	r0, [r0, r8, lsl #18]!
    4ff4:	b	1442ff0 <rpl_re_syntax_options@@Base+0x1411948>
    4ff8:	andeq	r9, r2, sl, ror #27
    4ffc:	andeq	r0, r0, r0, lsl #4
    5000:	strdeq	r0, [r0], -r4
    5004:	andeq	r6, r1, r8, lsr #3
    5008:	andeq	r0, r0, r8, ror r2
    500c:	andeq	r6, r1, r6, asr #2
    5010:	andeq	r6, r1, r0, asr #2
    5014:	mvnsmi	lr, sp, lsr #18
    5018:	ldmib	r0, {r2, r3, r9, sl, lr}^
    501c:	strmi	r2, [r3], -r5, lsl #2
    5020:	addsmi	fp, r1, #130	; 0x82
    5024:	mrrcne	15, 8, fp, r0, cr1
    5028:			; <UNDEFINED> instruction: 0x21206158
    502c:	ldmdble	lr!, {r0, r4, ip, sp, lr}^
    5030:			; <UNDEFINED> instruction: 0xf1a17821
    5034:	bcs	5c5860 <rpl_re_syntax_options@@Base+0x5941b8>
    5038:	strcs	sp, [r1, #-2076]	; 0xfffff7e4
    503c:	blx	14d0c0 <rpl_re_syntax_options@@Base+0x11ba18>
    5040:	vsubl.s8	<illegal reg q15.5>, d0, d2
    5044:	andmi	r0, r2, r0, lsl #1
    5048:	svclt	0x0018290a
    504c:	svclt	0x00142a00
    5050:	andcs	r2, r0, #268435456	; 0x10000000
    5054:	stmdbcs	sl, {r1, r4, r6, r8, ip, lr, pc}
    5058:			; <UNDEFINED> instruction: 0xf04f4620
    505c:	svclt	0x001c0727
    5060:	ldrmi	r1, [r6], -r1, lsr #17
    5064:	andcs	sp, r0, #-2147483645	; 0x80000003
    5068:	andlt	r2, r2, r1, lsl #2
    506c:	ldrhmi	lr, [r0, #141]!	; 0x8d
    5070:	ldmiblt	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5074:	strcs	r4, [r7, -r0, lsr #12]!
    5078:	stmdbcs	sl, {r9, sp}
    507c:	stmiane	r1!, {r2, r3, r4, r8, r9, sl, fp, ip, sp, pc}
    5080:	rscsle	r4, r0, r6, lsl r6
    5084:	adcsmi	r1, sp, #29952	; 0x7500
    5088:			; <UNDEFINED> instruction: 0xf811dc04
    508c:			; <UNDEFINED> instruction: 0xf1bccf01
    5090:	teqle	r1, sl, lsl #30
    5094:	sfmle	f4, 4, [r8, #-596]!	; 0xfffffdac
    5098:	stmdbcc	r9, {r0, r5, r7, r8, sl, fp, ip, lr}
    509c:	stmdale	r4!, {r0, r1, r2, r4, r8, fp, sp}
    50a0:	stceq	0, cr15, [r1], {79}	; 0x4f
    50a4:	blx	30ed28 <rpl_re_syntax_options@@Base+0x2dd680>
    50a8:	vaddw.s8	<illegal reg q15.5>, q0, d1
    50ac:	eorsmi	r0, r9, #128, 14	; 0x2000000
    50b0:	mcrne	0, 3, sp, cr5, cr11, {0}
    50b4:	strtmi	r3, [r6], #-3585	; 0xfffff1ff
    50b8:			; <UNDEFINED> instruction: 0xf1c44415
    50bc:	adcsmi	r0, r5, #16777216	; 0x1000000
    50c0:	vmlaeq.f64	d14, d6, d4
    50c4:			; <UNDEFINED> instruction: 0xf816d009
    50c8:	stmdbcc	r9, {r0, r8, fp, ip}
    50cc:	blx	30f530 <rpl_re_syntax_options@@Base+0x2dde88>
    50d0:	stmdale	r2, {r0, fp, ip, sp, lr, pc}
    50d4:	svceq	0x0007ea18
    50d8:	bl	febb98a4 <rpl_re_syntax_options@@Base+0xfeb881fc>
    50dc:	tstcs	r1, r2, lsl #4
    50e0:	pop	{r1, ip, sp, pc}
    50e4:			; <UNDEFINED> instruction: 0xf7fd41f0
    50e8:	bne	feab37dc <rpl_re_syntax_options@@Base+0xfea82134>
    50ec:	andlt	r2, r2, r1, lsl #2
    50f0:	ldrhmi	lr, [r0, #141]!	; 0x8d
    50f4:	ldmiblt	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    50f8:	strb	r4, [r3, lr, lsr #12]
    50fc:	stfeqd	f7, [r1], {4}
    5100:	strcs	r4, [r0, -lr, lsr #12]
    5104:	strbtmi	r4, [r0], -r5, lsl #12
    5108:	blne	83180 <rpl_re_syntax_options@@Base+0x51ad8>
    510c:			; <UNDEFINED> instruction: 0xf1a11c7a
    5110:			; <UNDEFINED> instruction: 0xf1b80809
    5114:	blx	188d78 <rpl_re_syntax_options@@Base+0x1576d0>
    5118:	b	3c4940 <rpl_re_syntax_options@@Base+0x393298>
    511c:	stmdale	r4, {r0, r2, r9, sl, fp}
    5120:	svclt	0x0018290a
    5124:	svceq	0x0000f1be
    5128:	strcc	sp, [r8, -r7, lsl #2]!
    512c:			; <UNDEFINED> instruction: 0x2120e7a5
    5130:			; <UNDEFINED> instruction: 0xf7fd9301
    5134:	blls	7fde4 <rpl_re_syntax_options@@Base+0x4e73c>
    5138:			; <UNDEFINED> instruction: 0x4617e77a
    513c:	svclt	0x0000e7e3
    5140:	addlt	fp, r6, r0, ror r5
    5144:	blge	d819c <rpl_re_syntax_options@@Base+0xa6af4>
    5148:	ldrbtmi	r4, [ip], #-3348	; 0xfffff2ec
    514c:	vstrge.16	s10, [r4, #-204]	; 0xffffff34	; <UNPREDICTABLE>
    5150:	ldmdavs	r5!, {r8, sl, ip, pc}
    5154:			; <UNDEFINED> instruction: 0xf0059505
    5158:	ldmib	sp, {r0, r2, r4, r5, fp, ip, sp, lr, pc}^
    515c:	ldcmi	0, cr3, [r0, #-12]
    5160:	sfmle	f4, 4, [sp], {152}	; 0x98
    5164:	stmdbpl	r0!, {r0, r1, r9, sl, lr}^
    5168:	tstcs	r1, lr, lsl #20
    516c:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    5170:	b	ff9c316c <rpl_re_syntax_options@@Base+0xff991ac4>
    5174:	ldmdavs	r3!, {r0, r2, r9, fp, ip, pc}
    5178:			; <UNDEFINED> instruction: 0xd10a429a
    517c:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
    5180:	tstcs	r1, r4, ror #18
    5184:	andls	r4, r0, r8, lsl #20
    5188:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
    518c:	b	ff643188 <rpl_re_syntax_options@@Base+0xff611ae0>
    5190:			; <UNDEFINED> instruction: 0xf7fde7f0
    5194:	svclt	0x0000e982
    5198:	ldrdeq	r9, [r2], -lr
    519c:	andeq	r0, r0, r0, lsl #4
    51a0:	strdeq	r0, [r0], -r4
    51a4:			; <UNDEFINED> instruction: 0x00015fbc
    51a8:	muleq	r1, ip, pc	; <UNPREDICTABLE>
    51ac:	addlt	fp, r6, r0, ror r5
    51b0:	blge	d8214 <rpl_re_syntax_options@@Base+0xa6b6c>
    51b4:	ldrbtmi	r4, [ip], #-3351	; 0xfffff2e9
    51b8:	vstrge.16	s10, [r4, #-204]	; 0xffffff34	; <UNPREDICTABLE>
    51bc:	ldmdavs	r5!, {r8, sl, ip, pc}
    51c0:			; <UNDEFINED> instruction: 0xf0049505
    51c4:	ldmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    51c8:	addsmi	r2, r3, #201326592	; 0xc000000
    51cc:	bmi	4bc218 <rpl_re_syntax_options@@Base+0x48ab70>
    51d0:	ldmdavs	r0, {r1, r5, r7, fp, ip, lr}
    51d4:	bmi	47be04 <rpl_re_syntax_options@@Base+0x44a75c>
    51d8:	tstcs	r1, sl, ror r4
    51dc:	b	fec431d8 <rpl_re_syntax_options@@Base+0xfec11b30>
    51e0:	ldmdavs	r3!, {r0, r2, r9, fp, ip, pc}
    51e4:			; <UNDEFINED> instruction: 0xd111429a
    51e8:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
    51ec:	ldrbtmi	r4, [sl], #-2572	; 0xfffff5f4
    51f0:	stmdbmi	r9, {r0, r1, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    51f4:			; <UNDEFINED> instruction: 0x46131a98
    51f8:	andcc	r4, r1, sl, lsl #20
    51fc:	ldrbtmi	r5, [sl], #-2148	; 0xfffff79c
    5200:	mrscs	r9, (UNDEF: 1)
    5204:			; <UNDEFINED> instruction: 0xf7fd6820
    5208:			; <UNDEFINED> instruction: 0xe7e9ea9c
    520c:	stmdb	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5210:	andeq	r9, r2, r2, ror fp
    5214:	andeq	r0, r0, r0, lsl #4
    5218:	strdeq	r0, [r0], -r4
    521c:	andeq	r5, r1, r0, asr pc
    5220:	andeq	r5, r1, lr, lsr pc
    5224:	andeq	r5, r1, r6, lsr #30
    5228:	ldmdbmi	r4, {r0, r1, r4, r9, fp, lr}
    522c:	ldrblt	r4, [r8, #1146]!	; 0x47a
    5230:	ldmib	r0, {r1, r4, r6, fp, ip, lr}^
    5234:			; <UNDEFINED> instruction: 0xf8d23403
    5238:	b	13f5240 <rpl_re_syntax_options@@Base+0x13c3b98>
    523c:	strcc	r0, [r1, -ip, asr #14]
    5240:	ldmib	r0, {r0, r1, r4, sp, lr, pc}^
    5244:	ldmvs	r5, {r0, r9, sl, ip}^
    5248:	ldmdbvs	r6, {r0, r1, r4, r5, sl, lr}
    524c:	cfldrsvc	mvf4, [r4, #-132]	; 0xffffff7c
    5250:	bne	1c4be04 <rpl_re_syntax_options@@Base+0x1c1a75c>
    5254:	svclt	0x00142c00
    5258:	ldrtmi	r4, [ip], -r4, ror #12
    525c:	smlabble	r8, fp, r2, r4
    5260:	ble	155cf4 <rpl_re_syntax_options@@Base+0x12464c>
    5264:			; <UNDEFINED> instruction: 0x462b4634
    5268:	stmdavs	r2, {r4, r9, sl, lr}
    526c:	mvnle	r2, r0, lsl #20
    5270:			; <UNDEFINED> instruction: 0xf7fdbdf8
    5274:	svclt	0x0000eaec
    5278:	strdeq	r9, [r2], -ip
    527c:	muleq	r0, ip, r2
    5280:	push	{r1, r2, r3, r4, r8, r9, fp, lr}
    5284:	ldrbtmi	r4, [fp], #-2032	; 0xfffff810
    5288:	addlt	r4, r2, sp, lsl pc
    528c:	ldrdhi	pc, [r0], -r3
    5290:	ldrbtmi	r4, [pc], #-1548	; 5298 <sigaltstack@plt+0x2a10>
    5294:	bl	16ca4 <sigaltstack@plt+0x1441c>
    5298:			; <UNDEFINED> instruction: 0xf04f0681
    529c:	andsvs	r0, r9, r0, lsl #18
    52a0:			; <UNDEFINED> instruction: 0xf856e010
    52a4:	ldmdavs	r2, {r2, r8, sl, fp, ip, lr}
    52a8:	blne	149b490 <rpl_re_syntax_options@@Base+0x1469de8>
    52ac:	andls	pc, r4, sp, asr #17
    52b0:	strtmi	r3, [r9], -r1, lsl #20
    52b4:			; <UNDEFINED> instruction: 0xf06fbf48
    52b8:	andls	r4, r0, #0, 4
    52bc:			; <UNDEFINED> instruction: 0xf9c8f012
    52c0:	ble	50f2c8 <rpl_re_syntax_options@@Base+0x4ddc20>
    52c4:	ldrtmi	r3, [r2], -r1, lsl #24
    52c8:	stmdbmi	lr, {r5, r7, r8, sl, lr}
    52cc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    52d0:	blmi	37ca74 <rpl_re_syntax_options@@Base+0x34b3cc>
    52d4:	andmi	pc, r0, #111	; 0x6f
    52d8:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    52dc:	svclt	0x00144293
    52e0:	eorpl	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    52e4:	strtmi	r2, [r8], -r0, lsl #10
    52e8:	pop	{r1, ip, sp, pc}
    52ec:	blmi	1e72b4 <rpl_re_syntax_options@@Base+0x1b5c0c>
    52f0:	ldrbtmi	r4, [fp], #-1576	; 0xfffff9d8
    52f4:	andlt	r6, r2, ip, asr r0
    52f8:			; <UNDEFINED> instruction: 0x87f0e8bd
    52fc:	andeq	r9, r2, r2, lsl lr
    5300:	muleq	r2, r6, sl
    5304:	andeq	r0, r0, r0, asr #4
    5308:	andeq	r9, r2, r0, asr #27
    530c:	andeq	r9, r2, r6, lsr #27
    5310:	svcmi	0x00f0e92d
    5314:	ldcmi	0, cr11, [r9, #564]!	; 0x234
    5318:	fldmiaxmi	r9!, {d10-d13}	;@ Deprecated
    531c:	ldrbtmi	sl, [sp], #-2568	; 0xfffff5f8
    5320:	stmdbpl	lr!, {r0, r1, r2, r8, fp, sp, pc}
    5324:	strls	sl, [r0], #-3082	; 0xfffff3f6
    5328:	strls	r4, [r3], -r4, lsl #12
    532c:			; <UNDEFINED> instruction: 0x960b6836
    5330:			; <UNDEFINED> instruction: 0xff82f004
    5334:			; <UNDEFINED> instruction: 0xf0002800
    5338:	bmi	feca5778 <rpl_re_syntax_options@@Base+0xfec740d0>
    533c:	blmi	fec96d48 <rpl_re_syntax_options@@Base+0xfec656a0>
    5340:			; <UNDEFINED> instruction: 0xf8559907
    5344:	stmiapl	fp!, {r1, pc}^
    5348:			; <UNDEFINED> instruction: 0xf8d89a09
    534c:	ldmdavs	fp, {r2, r4, r7}
    5350:			; <UNDEFINED> instruction: 0xf8d84240
    5354:	bne	ff25d57c <rpl_re_syntax_options@@Base+0xff22bed4>
    5358:	addmi	r1, r1, #860160	; 0xd2000
    535c:	svclt	0x00b89f08
    5360:	addmi	r4, r2, #1048576	; 0x100000
    5364:	svclt	0x00b89107
    5368:	bne	ffc16b78 <rpl_re_syntax_options@@Base+0xffbe54d0>
    536c:	adcsmi	r9, r8, #-1879048192	; 0x90000000
    5370:	ldrdcs	pc, [r0, #-136]	; 0xffffff78
    5374:	ldmibne	lr, {r3, r6, r7, r8, r9, sl, fp, ip, sp, pc}^
    5378:	svclt	0x00d8980a
    537c:	ldrbtcc	pc, [pc], r6, lsl #2	; <UNPREDICTABLE>
    5380:			; <UNDEFINED> instruction: 0x96081ad7
    5384:	svclt	0x00d84287
    5388:	mvnscc	pc, #-2147483648	; 0x80000000
    538c:	svclt	0x00c84a9f
    5390:	movwls	r1, #43035	; 0xa81b
    5394:	ldmdbvs	fp, {r0, r1, r3, r5, r7, fp, ip, lr}
    5398:			; <UNDEFINED> instruction: 0xf0002b00
    539c:			; <UNDEFINED> instruction: 0xf8d880e4
    53a0:			; <UNDEFINED> instruction: 0xf7ff007c
    53a4:	strmi	pc, [r6], -sp, ror #30
    53a8:			; <UNDEFINED> instruction: 0xf9eaf004
    53ac:	andcs	r4, pc, #152, 22	; 0x26000
    53b0:			; <UNDEFINED> instruction: 0x21014898
    53b4:	ldrbtmi	r5, [r8], #-2283	; 0xfffff715
    53b8:			; <UNDEFINED> instruction: 0x463b681f
    53bc:	ldmda	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    53c0:			; <UNDEFINED> instruction: 0x4631b11e
    53c4:			; <UNDEFINED> instruction: 0xf7ff4638
    53c8:	ldmib	r7, {r0, r2, r5, r9, sl, fp, ip, sp, lr, pc}^
    53cc:	addsmi	r3, r3, #1342177280	; 0x50000000
    53d0:	mrrcne	15, 3, fp, sl, cr15
    53d4:	andcs	r6, sl, #-2147483618	; 0x8000001e
    53d8:			; <UNDEFINED> instruction: 0xf080701a
    53dc:	andcs	r8, r4, r8, lsl #2
    53e0:	ldc2l	0, cr15, [r2], #16
    53e4:	ldrtmi	r4, [fp], -ip, lsl #17
    53e8:	tstcs	r1, r4, lsl #4
    53ec:			; <UNDEFINED> instruction: 0xf7fd4478
    53f0:	ldmib	sp, {r1, r3, r4, r5, fp, sp, lr, pc}^
    53f4:	strbmi	r1, [r0], -r7, lsl #4
    53f8:	mcr2	7, 5, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    53fc:	ldrtmi	r4, [fp], -r7, lsl #17
    5400:	tstcs	r1, r5, lsl #4
    5404:			; <UNDEFINED> instruction: 0xf7fd4478
    5408:	andcs	lr, r3, lr, lsr #16
    540c:	ldc2l	0, cr15, [ip], {4}
    5410:	andcc	lr, r5, #3522560	; 0x35c000
    5414:	svclt	0x003f4293
    5418:	cmnvs	sl, sl, asr ip
    541c:	andsvc	r2, sl, sl, lsl #4
    5420:	rschi	pc, r0, r0, lsl #1
    5424:	svceq	0x0001f019
    5428:	ldmib	sp, {r1, r2, r3, r4, r5, ip, lr, pc}^
    542c:	addsmi	r6, lr, #469762048	; 0x1c000000
    5430:	blmi	1efc520 <rpl_re_syntax_options@@Base+0x1ecae78>
    5434:			; <UNDEFINED> instruction: 0xf8df4625
    5438:	ldrbtmi	sl, [fp], #-492	; 0xfffffe14
    543c:	blmi	1eaa058 <rpl_re_syntax_options@@Base+0x1e789b0>
    5440:	strls	r4, [r4], #-1274	; 0xfffffb06
    5444:			; <UNDEFINED> instruction: 0x469b447b
    5448:			; <UNDEFINED> instruction: 0xf0042002
    544c:	stmdblt	r5!, {r0, r2, r3, r4, r5, r7, sl, fp, ip, sp, lr, pc}
    5450:	stmdavs	sp!, {r0, r6, r7, sp, lr, pc}
    5454:			; <UNDEFINED> instruction: 0xf0002d00
    5458:	ldmib	r5, {r0, r1, r4, r7, pc}^
    545c:	ldrmi	r3, [r3], #-514	; 0xfffffdfe
    5460:	lfmle	f4, 2, [r6, #716]!	; 0x2cc
    5464:	svclt	0x00b84296
    5468:	blle	156dd0 <rpl_re_syntax_options@@Base+0x125728>
    546c:	blcs	1f620 <quoting_style_vals@@Base+0x1b5c>
    5470:	adchi	pc, ip, r0, asr #6
    5474:	ldrbtmi	r4, [r8], #-2157	; 0xfffff793
    5478:	ldrsbtne	pc, [ip], #-136	; 0xffffff78	; <UNPREDICTABLE>
    547c:	andcs	r0, r1, #179	; 0xb3
    5480:			; <UNDEFINED> instruction: 0x461c4419
    5484:	cdp2	0, 0, cr15, cr12, cr4, {0}
    5488:			; <UNDEFINED> instruction: 0xf0042003
    548c:			; <UNDEFINED> instruction: 0xf8d8fc9d
    5490:	ldmdbne	r3, {r2, r3, r4, r5, r6, sp}
    5494:			; <UNDEFINED> instruction: 0xf813685b
    5498:	stmdbcs	sl, {r0, sl, fp, ip}
    549c:	blls	23968c <rpl_re_syntax_options@@Base+0x207fe4>
    54a0:	adcsmi	r3, r3, #1048576	; 0x100000
    54a4:			; <UNDEFINED> instruction: 0x9c04dad0
    54a8:			; <UNDEFINED> instruction: 0xf0042004
    54ac:	stmdami	r0!, {r0, r2, r3, r7, sl, fp, ip, sp, lr, pc}^
    54b0:	andcs	r4, r4, #61865984	; 0x3b00000
    54b4:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    54b8:	svc	0x00d4f7fc
    54bc:	andne	lr, r9, #3620864	; 0x374000
    54c0:	adcseq	pc, r8, r8, lsl #2
    54c4:	mrc2	7, 1, pc, cr12, cr15, {7}
    54c8:			; <UNDEFINED> instruction: 0x463b485a
    54cc:	tstcs	r1, r5, lsl #4
    54d0:			; <UNDEFINED> instruction: 0xf7fc4478
    54d4:	andcs	lr, r3, r8, asr #31
    54d8:	ldc2l	0, cr15, [r6], #-16
    54dc:	andcc	lr, r5, #3522560	; 0x35c000
    54e0:	svclt	0x003f4293
    54e4:	cmnvs	sl, sl, asr ip
    54e8:	andsvc	r2, sl, sl, lsl #4
    54ec:			; <UNDEFINED> instruction: 0xf019d275
    54f0:	eorsle	r0, r0, r2, lsl #30
    54f4:	movwls	lr, #39389	; 0x99dd
    54f8:	cfstr32le	mvfx4, [ip], #-612	; 0xfffffd9c
    54fc:	stclmi	14, cr4, [pc, #-312]	; 53cc <sigaltstack@plt+0x2b44>
    5500:	ldrbtmi	r4, [sp], #-1150	; 0xfffffb82
    5504:			; <UNDEFINED> instruction: 0xf0042001
    5508:	ldmdblt	ip, {r0, r1, r2, r3, r4, r6, sl, fp, ip, sp, lr, pc}
    550c:	stmdavs	r4!, {r0, r5, r6, sp, lr, pc}
    5510:	eorsle	r2, r7, r0, lsl #24
    5514:	stmdavs	r3!, {r1, r5, r8, fp, sp, lr}^
    5518:	strbmi	r4, [fp, #-1043]	; 0xfffffbed
    551c:	ldrmi	sp, [r1, #3575]	; 0xdf7
    5520:	stmdami	r7, {r1, r4, r5, r9, fp, ip, lr, pc}^
    5524:			; <UNDEFINED> instruction: 0xf8d84478
    5528:	b	13c9a00 <rpl_re_syntax_options@@Base+0x1398358>
    552c:	andcs	r0, r1, #561152	; 0x89000
    5530:			; <UNDEFINED> instruction: 0xf0044451
    5534:			; <UNDEFINED> instruction: 0x2003fdb5
    5538:	mcrr2	0, 0, pc, r6, cr4	; <UNPREDICTABLE>
    553c:	teqcc	r4, r8	; <illegal shifter operand>	; <UNPREDICTABLE>
    5540:	ldmdavs	fp, {r0, r1, r4, r6, sl, lr}^
    5544:	stcne	8, cr15, [r1], {19}
    5548:	eorsle	r2, r0, sl, lsl #18
    554c:			; <UNDEFINED> instruction: 0xf1099b0a
    5550:	strbmi	r0, [fp, #-2305]	; 0xfffff6ff
    5554:	blls	fc0b4 <rpl_re_syntax_options@@Base+0xcaa0c>
    5558:	ldmdavs	fp, {r0, r1, r3, r9, fp, ip, pc}
    555c:			; <UNDEFINED> instruction: 0xd14b429a
    5560:	pop	{r0, r2, r3, ip, sp, pc}
    5564:			; <UNDEFINED> instruction: 0xf0048ff0
    5568:	blmi	a8399c <rpl_re_syntax_options@@Base+0xa522f4>
    556c:	andcs	r4, pc, #3473408	; 0x350000
    5570:	stmiapl	fp!, {r0, r8, sp}^
    5574:	ldmdavs	pc, {r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    5578:			; <UNDEFINED> instruction: 0xf7fc463b
    557c:			; <UNDEFINED> instruction: 0xe724ef74
    5580:			; <UNDEFINED> instruction: 0xe7794650
    5584:	strb	r4, [lr, r8, lsr #12]
    5588:	blcs	1f81c <quoting_style_vals@@Base+0x1d58>
    558c:	stmdami	lr!, {r0, r1, r3, r4, r8, sl, fp, ip, lr, pc}
    5590:			; <UNDEFINED> instruction: 0xe7c84478
    5594:	andcc	lr, r5, #3522560	; 0x35c000
    5598:	svclt	0x003e4293
    559c:	cmnvs	sl, sl, asr ip
    55a0:			; <UNDEFINED> instruction: 0xf4ff7019
    55a4:	shsub16mi	sl, r8, ip
    55a8:	stmia	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    55ac:	ldmib	r7, {r0, r1, r2, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
    55b0:	addsmi	r3, r3, #1342177280	; 0x50000000
    55b4:	mrrcne	15, 3, fp, sl, cr14
    55b8:	andsvc	r6, r9, sl, ror r1
    55bc:	ldrtmi	sp, [r8], -r6, asr #7
    55c0:	stmia	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    55c4:	stmdami	r1!, {r1, r6, r7, r8, r9, sl, sp, lr, pc}
    55c8:			; <UNDEFINED> instruction: 0xe7ac4478
    55cc:	ldrbtmi	r4, [r8], #-2080	; 0xfffff7e0
    55d0:			; <UNDEFINED> instruction: 0x4630e752
    55d4:	stmdals	r5, {r0, r1, r2, r5, r7, r8, r9, sl, sp, lr, pc}
    55d8:	tstcs	sl, lr, asr #14
    55dc:			; <UNDEFINED> instruction: 0xf7fd4638
    55e0:			; <UNDEFINED> instruction: 0xe784e8d4
    55e4:	ldrtmi	r2, [r8], -sl, lsl #2
    55e8:	stmia	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    55ec:	tstcs	sl, sl, lsl r7
    55f0:			; <UNDEFINED> instruction: 0xf7fd4638
    55f4:	ldrbt	lr, [r2], sl, asr #17
    55f8:	svc	0x004ef7fc
    55fc:	andeq	r9, r2, sl, lsl #20
    5600:	andeq	r0, r0, r0, lsl #4
    5604:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    5608:	muleq	r0, ip, r2
    560c:	andeq	r0, r0, r0, asr #4
    5610:	strdeq	r0, [r0], -r4
    5614:	andeq	r5, r1, sl, lsl #27
    5618:	andeq	r5, r1, r4, ror #26
    561c:	andeq	r5, r1, r4, asr sp
    5620:	strdeq	r5, [r1], -sl
    5624:	strdeq	r5, [r1], -r4
    5628:	strdeq	r5, [r1], -r0
    562c:	andeq	r5, r1, r2, asr #25
    5630:	andeq	r5, r1, sl, lsr #25
    5634:	muleq	r1, r8, ip
    5638:	andeq	r5, r1, r4, lsr ip
    563c:	andeq	r5, r1, r2, lsr ip
    5640:	andeq	r5, r1, r0, lsl ip
    5644:	andeq	r5, r1, ip, asr #23
    5648:	andeq	r5, r1, r8, lsr #23
    564c:	andeq	r5, r1, r4, ror fp
    5650:	muleq	r1, lr, fp
    5654:	svcmi	0x00f0e92d
    5658:			; <UNDEFINED> instruction: 0xf8dfb08d
    565c:	blge	266404 <rpl_re_syntax_options@@Base+0x234d5c>
    5660:	bge	2189cc <rpl_re_syntax_options@@Base+0x1e7324>
    5664:	stmdbge	r7, {r3, r4, r5, r6, r7, sl, lr}
    5668:			; <UNDEFINED> instruction: 0xf8584683
    566c:	stcge	0, cr5, [sl], {4}
    5670:	stmdavs	ip!, {sl, ip, pc}
    5674:	strls	r9, [fp], #-1285	; 0xfffffafb
    5678:	ldc2l	0, cr15, [lr, #16]
    567c:			; <UNDEFINED> instruction: 0xf0002800
    5680:	bmi	ff4a5928 <rpl_re_syntax_options@@Base+0xff474280>
    5684:	stmdbls	r7, {r1, r4, r6, r7, r8, r9, fp, lr}
    5688:	andge	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    568c:	andcs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    5690:			; <UNDEFINED> instruction: 0xf8da9b09
    5694:	ldmdavs	r2, {r2, r4, r7}
    5698:			; <UNDEFINED> instruction: 0xf8da4240
    569c:	bne	fe2558c4 <rpl_re_syntax_options@@Base+0xfe22421c>
    56a0:	addmi	r1, r1, #634880	; 0x9b000
    56a4:	svclt	0x00b89d08
    56a8:	addmi	r4, r3, #1048576	; 0x100000
    56ac:	svclt	0x00b89107
    56b0:	bne	fe816ec4 <rpl_re_syntax_options@@Base+0xfe7e581c>
    56b4:	adcmi	r9, r8, #603979776	; 0x24000000
    56b8:	ldrdcc	pc, [r0, #-138]	; 0xffffff76
    56bc:	ldmdbne	r4, {r3, r6, r7, r8, r9, sl, fp, ip, sp, pc}^
    56c0:	svclt	0x00d8980a
    56c4:	ldrbtcc	pc, [pc], #260	; 56cc <sigaltstack@plt+0x2e44>	; <UNPREDICTABLE>
    56c8:	strls	r1, [r8], #-2717	; 0xfffff563
    56cc:	svclt	0x00d84285
    56d0:	rscscc	pc, pc, #-1073741824	; 0xc0000000
    56d4:	svclt	0x00c84bbf
    56d8:	andls	r1, sl, #1179648	; 0x120000
    56dc:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    56e0:	blcs	1fb54 <quoting_style_vals@@Base+0x2090>
    56e4:			; <UNDEFINED> instruction: 0xf8dad07e
    56e8:			; <UNDEFINED> instruction: 0xf7ff007c
    56ec:	strmi	pc, [r5], -r9, asr #27
    56f0:			; <UNDEFINED> instruction: 0xf846f004
    56f4:			; <UNDEFINED> instruction: 0x20044bb8
    56f8:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    56fc:			; <UNDEFINED> instruction: 0xf004681c
    5700:	ldmmi	r6!, {r0, r1, r5, r6, r8, r9, fp, ip, sp, lr, pc}
    5704:	tstcs	r1, r4, lsl #4
    5708:	ldrbtmi	r4, [r8], #-1571	; 0xfffff9dd
    570c:	mcr	7, 5, pc, cr10, cr12, {7}	; <UNPREDICTABLE>
    5710:	andne	lr, r7, #3620864	; 0x374000
    5714:			; <UNDEFINED> instruction: 0xf7ff4650
    5718:	ldmmi	r1!, {r0, r3, r6, r8, sl, fp, ip, sp, lr, pc}
    571c:	andcs	r4, r2, #36700160	; 0x2300000
    5720:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    5724:	mrc	7, 4, APSR_nzcv, cr14, cr12, {7}
    5728:	andne	lr, r9, #3620864	; 0x374000
    572c:	adcseq	pc, r8, sl, lsl #2
    5730:	ldc2	7, cr15, [ip, #-1020]!	; 0xfffffc04
    5734:	strtmi	r4, [r3], -fp, lsr #17
    5738:	tstcs	r1, r3, lsl #4
    573c:			; <UNDEFINED> instruction: 0xf7fc4478
    5740:	mulcs	r3, r2, lr
    5744:	blx	104175e <rpl_re_syntax_options@@Base+0x10100b6>
    5748:			; <UNDEFINED> instruction: 0x4629b11d
    574c:			; <UNDEFINED> instruction: 0xf7ff4620
    5750:	ldmib	r4, {r0, r5, r6, sl, fp, ip, sp, lr, pc}^
    5754:	addsmi	r3, r3, #1342177280	; 0x50000000
    5758:	mrrcne	15, 3, fp, sl, cr15
    575c:	andcs	r6, sl, #-2147483624	; 0x80000018
    5760:			; <UNDEFINED> instruction: 0xf080701a
    5764:	mvflssp	f0, f7
    5768:	blls	22cb94 <rpl_re_syntax_options@@Base+0x1fb4ec>
    576c:	ble	96240 <rpl_re_syntax_options@@Base+0x64b98>
    5770:	adcmi	r9, fp, #10240	; 0x2800
    5774:			; <UNDEFINED> instruction: 0xf1bbdb2d
    5778:	andle	r0, r3, r0, lsl #30
    577c:	ldrdcc	pc, [ip], -fp
    5780:	lfmle	f4, 2, [ip, #-716]	; 0xfffffd34
    5784:			; <UNDEFINED> instruction: 0x1c774b98
    5788:	ldrsbtcs	pc, [ip], #-138	; 0xffffff76	; <UNPREDICTABLE>
    578c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    5790:	stmibeq	r6, {r1, r8, r9, fp, sp, lr, pc}
    5794:			; <UNDEFINED> instruction: 0xb123781b
    5798:	eorcc	pc, r6, r2, asr r8	; <UNPREDICTABLE>
    579c:	blcs	2a3810 <rpl_re_syntax_options@@Base+0x272168>
    57a0:	blmi	fe4b97e8 <rpl_re_syntax_options@@Base+0xfe488140>
    57a4:	andeq	lr, r5, #212, 18	; 0x350000
    57a8:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    57ac:	blcs	23820 <quoting_style_vals@@Base+0x5d5c>
    57b0:	tstcs	r9, r4, lsl pc
    57b4:	addsmi	r2, r0, #32, 2
    57b8:	mcrrne	15, 3, fp, r3, cr14
    57bc:	andvc	r6, r1, r3, ror #2
    57c0:	rschi	pc, sl, r0, lsl #1
    57c4:	andcs	r4, r0, r9, asr #12
    57c8:	ldrtmi	r3, [lr], -r1, lsl #10
    57cc:	ldc2l	0, cr15, [r0], #16
    57d0:	blls	17f704 <rpl_re_syntax_options@@Base+0x14e05c>
    57d4:	ldmdavs	fp, {r0, r1, r3, r9, fp, ip, pc}
    57d8:			; <UNDEFINED> instruction: 0xf040429a
    57dc:	strdlt	r8, [sp], -r0
    57e0:	svchi	0x00f0e8bd
    57e4:			; <UNDEFINED> instruction: 0xffccf003
    57e8:	andcs	r4, r4, fp, ror fp
    57ec:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    57f0:			; <UNDEFINED> instruction: 0xf004681c
    57f4:	ldmdami	lr!, {r0, r3, r5, r6, r7, r9, fp, ip, sp, lr, pc}^
    57f8:	tstcs	r1, r4, lsl #4
    57fc:	ldrbtmi	r4, [r8], #-1571	; 0xfffff9dd
    5800:	mrc	7, 1, APSR_nzcv, cr0, cr12, {7}
    5804:	andne	lr, r7, #3620864	; 0x374000
    5808:			; <UNDEFINED> instruction: 0xf7ff4650
    580c:	ldmdami	r9!, {r0, r1, r2, r3, r6, r7, sl, fp, ip, sp, lr, pc}^
    5810:	andcs	r4, r2, #36700160	; 0x2300000
    5814:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    5818:	mcr	7, 1, pc, cr4, cr12, {7}	; <UNPREDICTABLE>
    581c:	andne	lr, r9, #3620864	; 0x374000
    5820:	adcseq	pc, r8, sl, lsl #2
    5824:	stc2l	7, cr15, [r2], {255}	; 0xff
    5828:			; <UNDEFINED> instruction: 0x46234873
    582c:	tstcs	r1, r3, lsl #4
    5830:			; <UNDEFINED> instruction: 0xf7fc4478
    5834:	andcs	lr, r3, r8, lsl lr
    5838:	blx	ff1c1850 <rpl_re_syntax_options@@Base+0xff1901a8>
    583c:			; <UNDEFINED> instruction: 0xf8dbe789
    5840:	ldrtmi	r3, [r3], #-8
    5844:	strcc	lr, [r2, #-2509]	; 0xfffff633
    5848:	mul	r0, r9, r6
    584c:	ldrmi	r3, [r1, #1537]!	; 0x601
    5850:	andcs	sp, r2, r2, asr #32
    5854:	ldrsbtpl	pc, [ip], #-138	; 0xffffff76	; <UNPREDICTABLE>
    5858:	blx	fedc1870 <rpl_re_syntax_options@@Base+0xfed901c8>
    585c:	ldrdne	lr, [r5], -r4
    5860:	addmi	r0, r1, #179	; 0xb3
    5864:	streq	lr, [r3, -r5, lsl #22]
    5868:	mcrrne	15, 3, fp, r8, cr15
    586c:	eorcs	r6, sp, #96, 2
    5870:			; <UNDEFINED> instruction: 0xf080700a
    5874:	ldmdbmi	sp, {r1, r3, r7, pc}^
    5878:	andne	pc, r1, r8, asr r8	; <UNPREDICTABLE>
    587c:	orrslt	r7, r1, r9, lsl #16
    5880:			; <UNDEFINED> instruction: 0xf8584959
    5884:	stmdavc	r9, {r0, ip}
    5888:	stmiapl	fp!, {r0, r3, r4, r8, ip, sp, pc}^
    588c:	blcs	2a3900 <rpl_re_syntax_options@@Base+0x272258>
    5890:	ldmib	r4, {r0, r3, ip, lr, pc}^
    5894:	addsmi	r3, r3, #1342177280	; 0x50000000
    5898:	mrrcne	15, 3, fp, sl, cr15
    589c:	andcs	r6, r9, #-2147483624	; 0x80000018
    58a0:			; <UNDEFINED> instruction: 0xf080701a
    58a4:	ldrtmi	r8, [r9], -r2, lsl #1
    58a8:	andcs	r2, r0, r1, lsl #4
    58ac:	blx	ffe418c6 <rpl_re_syntax_options@@Base+0xffe1021e>
    58b0:			; <UNDEFINED> instruction: 0xf0042003
    58b4:	ldmdavs	fp!, {r0, r3, r7, r9, fp, ip, sp, lr, pc}^
    58b8:	stcne	8, cr15, [r1], {19}
    58bc:	bicle	r2, r5, sl, lsl #18
    58c0:	andcc	lr, r5, #212, 18	; 0x350000
    58c4:	svclt	0x003e4293
    58c8:	cmnvs	r2, sl, asr ip
    58cc:			; <UNDEFINED> instruction: 0xd3bd7019
    58d0:			; <UNDEFINED> instruction: 0xf7fc4620
    58d4:	sbfx	lr, sl, #30, #26
    58d8:			; <UNDEFINED> instruction: 0xf8db9d03
    58dc:	cdpls	0, 0, cr3, cr2, cr4, {0}
    58e0:	stmib	sp, {r0, r1, r3, r5, sl, lr}^
    58e4:	ldrmi	r3, [r9], r2, lsl #12
    58e8:	strcc	lr, [r1, #-0]
    58ec:	suble	r4, r0, r9, lsr #11
    58f0:			; <UNDEFINED> instruction: 0xf8da2001
    58f4:			; <UNDEFINED> instruction: 0xf0046134
    58f8:	ldmib	r4, {r0, r1, r2, r5, r6, r9, fp, ip, sp, lr, pc}^
    58fc:	adceq	r1, fp, r5
    5900:	bl	19630c <rpl_re_syntax_options@@Base+0x164c64>
    5904:	svclt	0x003f0703
    5908:	cmnvs	r0, r8, asr #24
    590c:	andvc	r2, sl, fp, lsr #4
    5910:	ldmdbmi	r6!, {r2, r4, r5, r9, ip, lr, pc}
    5914:	andne	pc, r1, r8, asr r8	; <UNPREDICTABLE>
    5918:	orrlt	r7, r9, r9, lsl #16
    591c:			; <UNDEFINED> instruction: 0xf8584932
    5920:	stmdavc	r9, {r0, ip}
    5924:	ldmpl	r3!, {r0, r3, r4, r8, ip, sp, pc}^
    5928:	blcs	2a399c <rpl_re_syntax_options@@Base+0x2722f4>
    592c:	ldmib	r4, {r3, ip, lr, pc}^
    5930:	addsmi	r3, r3, #1342177280	; 0x50000000
    5934:	mrrcne	15, 3, fp, sl, cr15
    5938:	andcs	r6, r9, #-2147483624	; 0x80000018
    593c:	eorle	r7, pc, #26
    5940:	andcs	r4, r1, #59768832	; 0x3900000
    5944:			; <UNDEFINED> instruction: 0xf0042000
    5948:	andcs	pc, r3, fp, lsr #23
    594c:	blx	f41964 <rpl_re_syntax_options@@Base+0xf102bc>
    5950:			; <UNDEFINED> instruction: 0xf813687b
    5954:	stmdbcs	sl, {r0, sl, fp, ip}
    5958:	ldmib	r4, {r0, r1, r2, r6, r7, r8, ip, lr, pc}^
    595c:	addsmi	r3, r3, #1342177280	; 0x50000000
    5960:	mrrcne	15, 3, fp, sl, cr14
    5964:	andsvc	r6, r9, r2, ror #2
    5968:			; <UNDEFINED> instruction: 0x4620d3bf
    596c:	svc	0x000cf7fc
    5970:	mcrls	7, 0, lr, cr3, cr11, {5}
    5974:	ldrdlt	pc, [r0], -fp
    5978:	ldrbt	r9, [r6], r2, lsl #26
    597c:	strtmi	r2, [r0], -fp, lsr #2
    5980:			; <UNDEFINED> instruction: 0xf7fc9304
    5984:	blls	141594 <rpl_re_syntax_options@@Base+0x10feec>
    5988:	smlawtcs	sp, r3, r7, lr
    598c:	movwls	r4, #17952	; 0x4620
    5990:	mrc	7, 7, APSR_nzcv, cr10, cr12, {7}
    5994:	strb	r9, [lr, -r4, lsl #22]!
    5998:			; <UNDEFINED> instruction: 0xf7fc4620
    599c:			; <UNDEFINED> instruction: 0xe711eef6
    59a0:	strtmi	r2, [r0], -r9, lsl #2
    59a4:	mrc	7, 7, APSR_nzcv, cr0, cr12, {7}
    59a8:	smlabtcs	r9, sl, r7, lr
    59ac:			; <UNDEFINED> instruction: 0xf7fc4620
    59b0:	ldrb	lr, [r8, -ip, ror #29]!
    59b4:	strtmi	r2, [r0], -sl, lsl #2
    59b8:	mcr	7, 7, pc, cr6, cr12, {7}	; <UNPREDICTABLE>
    59bc:			; <UNDEFINED> instruction: 0xf7fce6d3
    59c0:	svclt	0x0000ed6c
    59c4:	andeq	r9, r2, r4, asr #13
    59c8:	andeq	r0, r0, r0, lsl #4
    59cc:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    59d0:	muleq	r0, ip, r2
    59d4:	andeq	r0, r0, r0, asr #4
    59d8:	strdeq	r0, [r0], -r4
    59dc:	andeq	r5, r1, r6, ror #20
    59e0:	andeq	r5, r1, r6, asr sl
    59e4:	andeq	r5, r1, r0, asr #20
    59e8:	andeq	r0, r0, r0, lsr #4
    59ec:	strdeq	r0, [r0], -ip
    59f0:	andeq	r5, r1, r2, ror r9
    59f4:	andeq	r5, r1, r2, ror #18
    59f8:	andeq	r5, r1, ip, asr #18
    59fc:	ldrblt	r4, [r0, #-2835]!	; 0xfffff4ed
    5a00:	cfldrsmi	mvf4, [r3], {123}	; 0x7b
    5a04:	strmi	r4, [r1], -sp, lsl #12
    5a08:			; <UNDEFINED> instruction: 0xf1016828
    5a0c:	ldmdbpl	ip, {r3, r4, r5, r7, r9, sl}
    5a10:	cmnlt	sl, r3, lsr #16
    5a14:	stmdami	pc, {r1, r9, sl, lr}	; <UNPREDICTABLE>
    5a18:			; <UNDEFINED> instruction: 0xf7ff4478
    5a1c:	stmdami	lr, {r0, r3, r7, r9, fp, ip, sp, lr, pc}
    5a20:	ldrtmi	r6, [r1], -r3, ror #16
    5a24:	ldrbtmi	r6, [r8], #-2154	; 0xfffff796
    5a28:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    5a2c:	blt	fe043a30 <rpl_re_syntax_options@@Base+0xfe012388>
    5a30:	stmdami	sl, {r1, r9, sl, lr}
    5a34:			; <UNDEFINED> instruction: 0xf7ff4478
    5a38:	stmdami	r9, {r0, r1, r3, r4, r5, r6, r9, fp, ip, sp, lr, pc}
    5a3c:	ldrtmi	r6, [r1], -r3, ror #16
    5a40:	ldrbtmi	r6, [r8], #-2154	; 0xfffff796
    5a44:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    5a48:	blt	1cc3a4c <rpl_re_syntax_options@@Base+0x1c923a4>
    5a4c:	andeq	r9, r2, r8, lsr #6
    5a50:	andeq	r0, r0, r8, lsr #4
    5a54:	andeq	r5, r1, r8, ror #14
    5a58:	andeq	r5, r1, lr, asr r7
    5a5c:	andeq	r5, r1, r8, lsl r7
    5a60:	andeq	r5, r1, lr, lsr r7
    5a64:	svcmi	0x00f0e92d
    5a68:	ldcmi	0, cr11, [r0, #-556]!	; 0xfffffdd4
    5a6c:	bmi	c17290 <rpl_re_syntax_options@@Base+0xbe5be8>
    5a70:	tstls	r2, sp, ror r4
    5a74:	stmiapl	sl!, {r0, r1, r2, r3, r5, r8, r9, fp, lr}
    5a78:	ldmdavs	r2, {r0, r1, r9, ip, pc}
    5a7c:	stmiapl	fp!, {r0, r3, r9, ip, pc}^
    5a80:	stmdblt	r3!, {r0, r1, r3, r4, fp, ip, sp, lr}
    5a84:	stmiapl	fp!, {r2, r3, r5, r8, r9, fp, lr}^
    5a88:	bcs	1fef8 <quoting_style_vals@@Base+0x2434>
    5a8c:	bicslt	sp, pc, pc, lsr r0	; <UNPREDICTABLE>
    5a90:	bleq	741ecc <rpl_re_syntax_options@@Base+0x710824>
    5a94:	beq	641ed0 <rpl_re_syntax_options@@Base+0x610828>
    5a98:	ldmdbeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
    5a9c:	stmdaeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
    5aa0:	stmdavs	r6!, {r2, r3, r4, r5, r9, sl, lr}
    5aa4:	strtmi	r2, [r0], -r0, lsl #4
    5aa8:	ldrbmi	r6, [fp], -r2, lsr #32
    5aac:			; <UNDEFINED> instruction: 0xf8cd4652
    5ab0:	strbmi	r8, [r9], -r0
    5ab4:	blx	ff041ace <rpl_re_syntax_options@@Base+0xff010426>
    5ab8:	blx	fec1db58 <rpl_re_syntax_options@@Base+0xfebec4b0>
    5abc:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    5ac0:	ldrtmi	r7, [r4], -r0, lsr #10
    5ac4:	mvnle	r2, r0, lsl #28
    5ac8:			; <UNDEFINED> instruction: 0xf06f4b1c
    5acc:	bmi	715ed4 <rpl_re_syntax_options@@Base+0x6e482c>
    5ad0:	stmiapl	fp!, {r3, r4, r5, r9, sl, lr}^
    5ad4:	subsvs	r4, r1, sl, ror r4
    5ad8:			; <UNDEFINED> instruction: 0x3094f8d3
    5adc:	andsvs	r4, r3, fp, asr r2
    5ae0:	stmdblt	fp!, {r1, r8, r9, fp, ip, pc}^
    5ae4:	ldmdbmi	r8, {r0, r1, r2, r4, r9, fp, lr}
    5ae8:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    5aec:			; <UNDEFINED> instruction: 0xf954f004
    5af0:	bls	26c704 <rpl_re_syntax_options@@Base+0x23b05c>
    5af4:	addsmi	r6, sl, #1769472	; 0x1b0000
    5af8:	andlt	sp, fp, r5, lsl r1
    5afc:	svchi	0x00f0e8bd
    5b00:	ldmdbmi	r3, {r1, r4, r9, fp, lr}
    5b04:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    5b08:			; <UNDEFINED> instruction: 0xf946f004
    5b0c:			; <UNDEFINED> instruction: 0x4603e7f0
    5b10:	sbcsle	r2, r9, r0, lsl #16
    5b14:	ldmdavs	fp, {r1, r3, r4, r8, sl, ip, sp, lr}
    5b18:	sbcsle	r2, r5, r0, lsl #22
    5b1c:	ldmdavs	fp, {r1, r3, r4, r8, sl, ip, sp, lr}
    5b20:	mvnsle	r2, r0, lsl #22
    5b24:			; <UNDEFINED> instruction: 0xf7fce7d0
    5b28:	svclt	0x0000ecb8
    5b2c:			; <UNDEFINED> instruction: 0x000292b8
    5b30:	andeq	r0, r0, r0, lsl #4
    5b34:			; <UNDEFINED> instruction: 0x000002bc
    5b38:			; <UNDEFINED> instruction: 0x000002b0
    5b3c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    5b40:	andeq	r9, r2, r4, asr #11
    5b44:			; <UNDEFINED> instruction: 0xfffff825
    5b48:			; <UNDEFINED> instruction: 0xfffff73b
    5b4c:			; <UNDEFINED> instruction: 0xfffffb4d
    5b50:			; <UNDEFINED> instruction: 0xfffff71f
    5b54:	mvnsmi	lr, sp, lsr #18
    5b58:	addlt	r4, r2, r4, lsl #12
    5b5c:	strmi	r4, [sp], -r8, lsl #12
    5b60:	ldc	7, cr15, [sl, #1008]	; 0x3f0
    5b64:	strmi	r6, [r6], -r2, lsr #18
    5b68:	strtmi	r4, [r8], -r1, lsl #12
    5b6c:	blx	1941bb8 <rpl_re_syntax_options@@Base+0x1910510>
    5b70:	bmi	7320b8 <rpl_re_syntax_options@@Base+0x700a10>
    5b74:	andls	r4, r0, fp, lsr #12
    5b78:	ldrbtmi	r2, [sl], #-256	; 0xffffff00
    5b7c:			; <UNDEFINED> instruction: 0xf7fc2002
    5b80:	andlt	lr, r2, r2, lsl sp
    5b84:	ldrhhi	lr, [r0, #141]!	; 0x8d
    5b88:			; <UNDEFINED> instruction: 0x8700e9d4
    5b8c:			; <UNDEFINED> instruction: 0xf11868a1
    5b90:	svclt	0x00180300
    5b94:			; <UNDEFINED> instruction: 0x73232301
    5b98:	movteq	lr, #15111	; 0x3b07
    5b9c:	rsbvs	r4, r3, r3, lsr r4
    5ba0:	svclt	0x0038428b
    5ba4:	movwle	r4, #46659	; 0xb643
    5ba8:	svclt	0x00082900
    5bac:	subeq	r2, r9, r1, lsl #2
    5bb0:	rscsle	r4, ip, #-1342177272	; 0xb0000008
    5bb4:	strbmi	r6, [r0], -r1, lsr #1
    5bb8:	mcrr2	0, 0, pc, r8, cr8	; <UNPREDICTABLE>
    5bbc:	eorvs	r4, r0, r3, lsl #12
    5bc0:			; <UNDEFINED> instruction: 0xf1b819d8
    5bc4:	andle	r0, r5, r0, lsl #30
    5bc8:	ldrhcs	r1, [ip, #-202]	; 0xffffff36
    5bcc:	ldrsbcs	r5, [ip, #-89]!	; 0xffffffa7
    5bd0:	ldmne	r8, {r0, r6, ip, sp, lr}
    5bd4:			; <UNDEFINED> instruction: 0x46291c72
    5bd8:	pop	{r1, ip, sp, pc}
    5bdc:			; <UNDEFINED> instruction: 0xf7fc41f0
    5be0:	svclt	0x0000bc1f
    5be4:	andeq	r5, r1, r6, lsl #15
    5be8:	strlt	r4, [r8, #-3086]	; 0xfffff3f2
    5bec:	cmplt	r8, ip, ror r4
    5bf0:	andcs	r4, r5, #13631488	; 0xd00000
    5bf4:	andcs	r4, r0, r1, lsl #12
    5bf8:	mcrr	7, 15, pc, r2, cr12	; <UNPREDICTABLE>
    5bfc:	strtmi	r2, [fp], -r0, lsl #2
    5c00:	strmi	r4, [r8], -r2, lsl #12
    5c04:	stcl	7, cr15, [lr], {252}	; 0xfc
    5c08:	andcs	r4, r5, #114688	; 0x1c000
    5c0c:	ldrbtmi	r2, [r9], #-0
    5c10:	ldc	7, cr15, [r6], #-1008	; 0xfffffc10
    5c14:	tstcs	r0, r5, lsl #22
    5c18:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    5c1c:	andcs	r4, r2, r2, lsl #12
    5c20:	stcl	7, cr15, [r0], {252}	; 0xfc
    5c24:	andeq	r9, r2, ip, lsr r1
    5c28:	strdeq	r5, [r1], -sl
    5c2c:	muleq	r0, r8, r2
    5c30:	cmnlt	r3, r3, lsl #16
    5c34:			; <UNDEFINED> instruction: 0x4604b530
    5c38:	vst4.32	{d27-d30}, [pc], r3
    5c3c:	stmdbvs	r5!, {r7, ip, sp, lr}
    5c40:	blx	ff841c6a <rpl_re_syntax_options@@Base+0xff8105c2>
    5c44:			; <UNDEFINED> instruction: 0x61287b23
    5c48:	andlt	fp, r3, r3, lsl r9
    5c4c:			; <UNDEFINED> instruction: 0x4770bd30
    5c50:	ldmib	r4, {r1, r5, r8, fp, sp, lr}^
    5c54:			; <UNDEFINED> instruction: 0xf0110100
    5c58:	stmdacs	r0, {r0, r1, r2, r3, r5, r6, r7, r8, fp, ip, sp, lr, pc}
    5c5c:	bmi	13a038 <rpl_re_syntax_options@@Base+0x108990>
    5c60:	andls	r2, r0, r0, lsl #2
    5c64:	stmdavs	r3!, {r1, sp}
    5c68:			; <UNDEFINED> instruction: 0xf7fc447a
    5c6c:	svclt	0x0000ec9c
    5c70:	muleq	r1, r8, r6
    5c74:			; <UNDEFINED> instruction: 0x4604b570
    5c78:	addlt	r6, r2, r0, lsl #16
    5c7c:	tstlt	r8, sp, lsl #12
    5c80:			; <UNDEFINED> instruction: 0xf7fc4616
    5c84:	ldmdblt	r0, {r3, r7, r8, r9, fp, sp, lr, pc}
    5c88:	andlt	r6, r2, r5, lsr #32
    5c8c:	stmdbmi	r8, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    5c90:	andcs	r2, r0, r5, lsl #4
    5c94:			; <UNDEFINED> instruction: 0xf7fc4479
    5c98:	strdcs	lr, [r0, -r4]
    5c9c:	ldrtmi	r9, [r3], -r0, lsl #10
    5ca0:	strmi	r4, [r8], -r2, lsl #12
    5ca4:	ldcl	7, cr15, [lr], #-1008	; 0xfffffc10
    5ca8:	strmi	r2, [r8], -r0, lsl #2
    5cac:			; <UNDEFINED> instruction: 0xff9cf7ff
    5cb0:	muleq	r1, ip, r6
    5cb4:	tstcs	r0, r2, lsl #16
    5cb8:	ldrbtmi	fp, [r8], #-1288	; 0xfffffaf8
    5cbc:			; <UNDEFINED> instruction: 0xff94f7ff
    5cc0:	muleq	r1, sl, r6
    5cc4:	svcmi	0x00f0e92d
    5cc8:	vst3.32			; <UNDEFINED> instruction: 0xf481fab1
    5ccc:	stmibvc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    5cd0:			; <UNDEFINED> instruction: 0xf8df4689
    5cd4:	blx	fec9c3ec <rpl_re_syntax_options@@Base+0xfec6ad44>
    5cd8:	ldrbtmi	pc, [pc], #-898	; 5ce0 <sigaltstack@plt+0x3458>	; <UNPREDICTABLE>
    5cdc:	stmdbeq	r4!, {r0, r1, r3, r5, r6, r7, ip, sp, pc}^
    5ce0:	ldmdbpl	r9!, {r0, r1, r3, r4, r6, r8, fp}^
    5ce4:			; <UNDEFINED> instruction: 0x46064615
    5ce8:	tstls	r3, sl, lsl #16
    5cec:	tsteq	r3, r4, asr sl
    5cf0:			; <UNDEFINED> instruction: 0xf0009269
    5cf4:			; <UNDEFINED> instruction: 0xf8df80cd
    5cf8:	ldrbtmi	r2, [sl], #-2468	; 0xfffff65c
    5cfc:			; <UNDEFINED> instruction: 0xf0817811
    5d00:	tstmi	r9, #1073741824	; 0x40000000
    5d04:	adchi	pc, r8, r0
    5d08:	blcs	23e5c <quoting_style_vals@@Base+0x6398>
    5d0c:	rsbshi	pc, lr, #0
    5d10:			; <UNDEFINED> instruction: 0xf44fac0a
    5d14:			; <UNDEFINED> instruction: 0x210072b8
    5d18:			; <UNDEFINED> instruction: 0xf7fc4620
    5d1c:			; <UNDEFINED> instruction: 0xf8c4ecf2
    5d20:			; <UNDEFINED> instruction: 0xf1b96170
    5d24:			; <UNDEFINED> instruction: 0xf0000f00
    5d28:			; <UNDEFINED> instruction: 0xf06f8206
    5d2c:	eorvs	r0, r3, r1, lsl #6
    5d30:			; <UNDEFINED> instruction: 0xf0402d00
    5d34:			; <UNDEFINED> instruction: 0x464d8294
    5d38:	mvnscc	pc, #79	; 0x4f
    5d3c:	adcscc	pc, r8, r4, asr #17
    5d40:			; <UNDEFINED> instruction: 0xf0002e00
    5d44:	andcs	r8, r0, #158	; 0x9e
    5d48:	ldmdavs	r0!, {r0, r3, r6, r9, sl, lr}^
    5d4c:			; <UNDEFINED> instruction: 0xf9f8f005
    5d50:	andcs	r4, r0, #42991616	; 0x2900000
    5d54:			; <UNDEFINED> instruction: 0xf8d64682
    5d58:			; <UNDEFINED> instruction: 0xf8c400bc
    5d5c:			; <UNDEFINED> instruction: 0xf005a004
    5d60:	andls	pc, r4, pc, ror #19
    5d64:	adcseq	pc, ip, r4, asr #17
    5d68:	ldmdblt	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    5d6c:			; <UNDEFINED> instruction: 0xf04fab0c
    5d70:	movwls	r0, #34816	; 0x8800
    5d74:			; <UNDEFINED> instruction: 0x461d44fb
    5d78:	stccc	8, cr15, [r8], {85}	; 0x55
    5d7c:	andsle	r3, r3, r1, lsl #6
    5d80:	svceq	0x0000f1b8
    5d84:	adcshi	pc, fp, r0
    5d88:			; <UNDEFINED> instruction: 0xf8d46861
    5d8c:			; <UNDEFINED> instruction: 0xf7fc00bc
    5d90:	stmdacs	r0, {r1, r8, r9, fp, sp, lr, pc}
    5d94:	adcshi	pc, r3, r0, asr #32
    5d98:	rsbcs	r6, r8, #2293760	; 0x230000
    5d9c:	ldmdage	sl!, {r3, r8, fp, ip, pc}
    5da0:	adcscc	pc, r8, r4, asr #17
    5da4:	bl	fc3d9c <rpl_re_syntax_options@@Base+0xf926f4>
    5da8:			; <UNDEFINED> instruction: 0xf1b835b8
    5dac:			; <UNDEFINED> instruction: 0xf0000f00
    5db0:			; <UNDEFINED> instruction: 0xf8df80a3
    5db4:			; <UNDEFINED> instruction: 0x462128f0
    5db8:			; <UNDEFINED> instruction: 0xf04f2300
    5dbc:	ldrbtmi	r3, [sl], #-3327	; 0xfffff301
    5dc0:	bleq	fee01f84 <rpl_re_syntax_options@@Base+0xfedd08dc>
    5dc4:			; <UNDEFINED> instruction: 0xf8927850
    5dc8:	mrane	lr, sp, acc0
    5dcc:	cmnle	r0, r0, lsl #16
    5dd0:	rsble	r2, fp, r0, lsl #22
    5dd4:			; <UNDEFINED> instruction: 0xf0402d02
    5dd8:	stmdavs	r2!, {r2, r3, r7, pc}
    5ddc:	ldrsbtcc	pc, [r8], r4	; <UNPREDICTABLE>
    5de0:			; <UNDEFINED> instruction: 0xf0001c51
    5de4:	mrrcne	0, 11, r8, r9, cr4
    5de8:	bleq	c1fac <rpl_re_syntax_options@@Base+0x90904>
    5dec:	bleq	c0ca0 <rpl_re_syntax_options@@Base+0x8f5f8>
    5df0:	andshi	pc, ip, #0
    5df4:	svceq	0x0000f1bb
    5df8:	adcshi	pc, r6, r0, asr #5
    5dfc:	stcl	7, cr15, [r6], #-1008	; 0xfffffc10
    5e00:	andlt	pc, r0, r0, asr #17
    5e04:	stmdavs	r0!, {r1, r2, r9, sl, lr}^
    5e08:	blx	fe041e1e <rpl_re_syntax_options@@Base+0xfe010776>
    5e0c:	ldrsbtcs	pc, [r8], r4	; <UNPREDICTABLE>
    5e10:	movweq	pc, #8303	; 0x206f	; <UNPREDICTABLE>
    5e14:	bleq	c0ce8 <rpl_re_syntax_options@@Base+0x8f640>
    5e18:			; <UNDEFINED> instruction: 0xf8c6d405
    5e1c:			; <UNDEFINED> instruction: 0xf8d4b000
    5e20:			; <UNDEFINED> instruction: 0xf00300bc
    5e24:			; <UNDEFINED> instruction: 0xf8dffb73
    5e28:	ldmpl	fp!, {r7, fp, ip, sp}^
    5e2c:			; <UNDEFINED> instruction: 0xf7fc6818
    5e30:	stmdacs	r0, {r1, r2, r3, r5, r6, r8, r9, fp, sp, lr, pc}
    5e34:	strhi	pc, [r2], #-64	; 0xffffffc0
    5e38:			; <UNDEFINED> instruction: 0xf7fc4650
    5e3c:	stmdals	r4, {r1, r2, r3, r4, r6, r7, r9, fp, sp, lr, pc}
    5e40:	b	ff6c3e38 <rpl_re_syntax_options@@Base+0xff692790>
    5e44:	strtmi	r9, [r8], -r3, lsl #22
    5e48:	ldmdavs	fp, {r0, r3, r5, r6, r9, fp, ip, pc}
    5e4c:			; <UNDEFINED> instruction: 0xf040429a
    5e50:	strdlt	r8, [fp], #-51	; 0xffffffcd	; <UNPREDICTABLE>
    5e54:	svchi	0x00f0e8bd
    5e58:			; <UNDEFINED> instruction: 0xf44fac0a
    5e5c:			; <UNDEFINED> instruction: 0x462072b8
    5e60:	mcrr	7, 15, pc, lr, cr12	; <UNPREDICTABLE>
    5e64:	cmnvs	r0, r4, asr #17	; <UNPREDICTABLE>
    5e68:	svceq	0x0000f1b9
    5e6c:	msrhi	SPSR_fxc, r0
    5e70:	movweq	pc, #4207	; 0x106f	; <UNPREDICTABLE>
    5e74:	eorvs	r4, r3, r9, lsr #13
    5e78:	adcscc	pc, r8, r4, asr #17
    5e7c:			; <UNDEFINED> instruction: 0xf47f2e00
    5e80:			; <UNDEFINED> instruction: 0xf8c4af62
    5e84:	ldrtmi	r9, [r2], r4
    5e88:			; <UNDEFINED> instruction: 0xf8c49604
    5e8c:			; <UNDEFINED> instruction: 0xe76b50bc
    5e90:			; <UNDEFINED> instruction: 0xf44fac0a
    5e94:			; <UNDEFINED> instruction: 0x462072b8
    5e98:	ldc	7, cr15, [r2], #-1008	; 0xfffffc10
    5e9c:	movweq	pc, #4207	; 0x106f	; <UNPREDICTABLE>
    5ea0:	cmnvs	r0, r4, asr #17	; <UNPREDICTABLE>
    5ea4:			; <UNDEFINED> instruction: 0xf8c46023
    5ea8:			; <UNDEFINED> instruction: 0xe74930b8
    5eac:	svceq	0x0000f1be
    5eb0:	stmdavs	fp, {r0, r1, r2, r3, r4, ip, lr, pc}
    5eb4:			; <UNDEFINED> instruction: 0xf0001c9a
    5eb8:			; <UNDEFINED> instruction: 0xf113810b
    5ebc:	svclt	0x00180f05
    5ec0:	svceq	0x000cf113
    5ec4:	movwcs	fp, #7948	; 0x1f0c
    5ec8:	cdpcs	3, 0, cr2, cr0, cr0, {0}
    5ecc:	movwcs	fp, #3864	; 0xf18
    5ed0:			; <UNDEFINED> instruction: 0xf43f2b00
    5ed4:	blx	2f1cda <rpl_re_syntax_options@@Base+0x2c0632>
    5ed8:			; <UNDEFINED> instruction: 0xf8d34305
    5edc:	movwcc	r3, #8560	; 0x2170
    5ee0:	movweq	pc, #8243	; 0x2033	; <UNPREDICTABLE>
    5ee4:	svcge	0x0076f47f
    5ee8:			; <UNDEFINED> instruction: 0xf8c12d02
    5eec:			; <UNDEFINED> instruction: 0xf43fc000
    5ef0:			; <UNDEFINED> instruction: 0x31b8af74
    5ef4:	strb	r4, [r8, -fp, lsr #12]!
    5ef8:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    5efc:			; <UNDEFINED> instruction: 0xf855e73c
    5f00:	ldrbmi	r3, [r9], -r4, lsl #24
    5f04:	movwls	r4, #22040	; 0x5618
    5f08:	b	1143f00 <rpl_re_syntax_options@@Base+0x1112858>
    5f0c:	stmdacs	r0, {r0, r2, r8, r9, fp, ip, pc}
    5f10:	rscshi	pc, r8, r0
    5f14:			; <UNDEFINED> instruction: 0x2794f8df
    5f18:	ldmpl	sl!, {r0, r3, r4, r9, sl, lr}
    5f1c:	bcs	23f6c <quoting_style_vals@@Base+0x64a8>
    5f20:	rschi	pc, r8, r0
    5f24:	andcs	r4, r3, sl, lsr #12
    5f28:	ldc	7, cr15, [ip], {252}	; 0xfc
    5f2c:	svclt	0x00183000
    5f30:	stmdacs	r0, {r0, sp}
    5f34:	svcge	0x0038f43f
    5f38:	bl	ff243f30 <rpl_re_syntax_options@@Base+0xff212888>
    5f3c:			; <UNDEFINED> instruction: 0xf1c36803
    5f40:			; <UNDEFINED> instruction: 0xf50323ff
    5f44:	mvnscc	r0, #-67108863	; 0xfc000001
    5f48:	stccc	8, cr15, [r8], {69}	; 0x45
    5f4c:	rsbcs	lr, r8, #44, 14	; 0xb00000
    5f50:	stmdals	r8, {r8, sp}
    5f54:			; <UNDEFINED> instruction: 0xf7fc9305
    5f58:	blls	180eb0 <rpl_re_syntax_options@@Base+0x14f808>
    5f5c:	ldrsbcs	pc, [r0], #132	; 0x84	; <UNPREDICTABLE>
    5f60:			; <UNDEFINED> instruction: 0x61a21c58
    5f64:	bicshi	pc, ip, r0
    5f68:	andeq	pc, r2, #111	; 0x6f
    5f6c:	bleq	100e3c <rpl_re_syntax_options@@Base+0xcf794>
    5f70:	cmphi	r8, r0, asr #2	; <UNPREDICTABLE>
    5f74:	cmple	r9, r0, lsl #28
    5f78:			; <UNDEFINED> instruction: 0xf8d469a3
    5f7c:	vst4.<illegal width 64>	{d2-d5}, [r3 :64], r0
    5f80:	vst2.16	{d4-d7}, [r2 :256], r0
    5f84:			; <UNDEFINED> instruction: 0xf5a34270
    5f88:			; <UNDEFINED> instruction: 0xf5a24380
    5f8c:	blx	fecd6994 <rpl_re_syntax_options@@Base+0xfeca52ec>
    5f90:	blx	fecc2da4 <rpl_re_syntax_options@@Base+0xfec916fc>
    5f94:	ldmdbeq	fp, {r1, r7, r9, ip, sp, lr, pc}^
    5f98:	addsmi	r0, sl, #1343488	; 0x148000
    5f9c:	adcscs	sp, r8, #54	; 0x36
    5fa0:	smlabteq	r1, r3, r1, pc	; <UNPREDICTABLE>
    5fa4:	movwmi	pc, #15106	; 0x3b02	; <UNPREDICTABLE>
    5fa8:	vqdmulh.s<illegal width 8>	d15, d1, d2
    5fac:	bl	120120 <rpl_re_syntax_options@@Base+0xeea78>
    5fb0:	andls	r0, r6, #2048	; 0x800
    5fb4:	movwls	r4, #22040	; 0x5618
    5fb8:	blx	16c1fd2 <rpl_re_syntax_options@@Base+0x169092a>
    5fbc:			; <UNDEFINED> instruction: 0xf8db4601
    5fc0:			; <UNDEFINED> instruction: 0xf0000004
    5fc4:	blls	185970 <rpl_re_syntax_options@@Base+0x1542c8>
    5fc8:	usatne	pc, #4, pc, asr #17	; <UNPREDICTABLE>
    5fcc:	sxtab16mi	r4, r2, r9, ror #8
    5fd0:			; <UNDEFINED> instruction: 0xf8cb4618
    5fd4:			; <UNDEFINED> instruction: 0xf7fca004
    5fd8:	bls	1c0758 <rpl_re_syntax_options@@Base+0x18f0b0>
    5fdc:			; <UNDEFINED> instruction: 0xf0002800
    5fe0:			; <UNDEFINED> instruction: 0xf8df8345
    5fe4:	andcc	r3, r8, #200, 12	; 0xc800000
    5fe8:	ldrbmi	r4, [r1], -r2, lsr #8
    5fec:	ldmpl	fp!, {r0, r1, sp}^
    5ff0:	blcs	24064 <quoting_style_vals@@Base+0x65a0>
    5ff4:	adcshi	pc, r0, r0
    5ff8:	ldc	7, cr15, [r4], #-1008	; 0xfffffc10
    5ffc:	svclt	0x00183000
    6000:	tstlt	r8, r1
    6004:			; <UNDEFINED> instruction: 0xf0034650
    6008:	str	pc, [ip, -r1, lsl #21]
    600c:	ldrd	pc, [r0], -r4
    6010:	ldrsbtcc	pc, [r8], r4	; <UNPREDICTABLE>
    6014:	svccc	0x00fff1be
    6018:			; <UNDEFINED> instruction: 0xf0009305
    601c:	stmibvs	r3!, {r2, r4, r8, pc}
    6020:			; <UNDEFINED> instruction: 0xf8d49306
    6024:	movwls	r3, #37072	; 0x90d0
    6028:	movwcc	r9, #6917	; 0x1b05
    602c:	addshi	pc, sl, r0
    6030:			; <UNDEFINED> instruction: 0xbc1ae9d4
    6034:	movtcs	lr, #35284	; 0x89d4
    6038:	svclt	0x0008459c
    603c:			; <UNDEFINED> instruction: 0xf0004593
    6040:	blls	1a65b0 <rpl_re_syntax_options@@Base+0x174f08>
    6044:	blmi	1c43058 <rpl_re_syntax_options@@Base+0x1c119b0>
    6048:			; <UNDEFINED> instruction: 0xf5bb9b09
    604c:			; <UNDEFINED> instruction: 0xf4034fc0
    6050:			; <UNDEFINED> instruction: 0xf0004c70
    6054:			; <UNDEFINED> instruction: 0xf5bb81a1
    6058:	svclt	0x001c5f00
    605c:	movwls	r2, #25344	; 0x6300
    6060:	addhi	pc, r8, r0, asr #32
    6064:	svcpl	0x0000f5bc
    6068:	orrshi	pc, sl, r0
    606c:	orrmi	pc, r0, #717225984	; 0x2ac00000
    6070:	addmi	pc, r0, #172, 10	; 0x2b000000
    6074:			; <UNDEFINED> instruction: 0xf383fab3
    6078:			; <UNDEFINED> instruction: 0xf282fab2
    607c:	ldmdbeq	r2, {r0, r1, r3, r4, r6, r8, fp}^
    6080:	svclt	0x00084313
    6084:			; <UNDEFINED> instruction: 0xf0009306
    6088:	blls	1664d8 <rpl_re_syntax_options@@Base+0x134e30>
    608c:			; <UNDEFINED> instruction: 0xf0003301
    6090:			; <UNDEFINED> instruction: 0xf8df80ef
    6094:	ldmpl	sp!, {r5, r9, sl, ip, sp}^
    6098:	cdpcs	8, 0, cr6, cr0, cr14, {1}
    609c:	mvnshi	pc, r0
    60a0:			; <UNDEFINED> instruction: 0xf0049808
    60a4:			; <UNDEFINED> instruction: 0xf8d5ffed
    60a8:	strmi	r8, [r1], r4
    60ac:	svceq	0x0000f1b8
    60b0:	mvnhi	pc, r0
    60b4:	strcs	sl, [r1, #-2106]	; 0xfffff7c6
    60b8:			; <UNDEFINED> instruction: 0xffe2f004
    60bc:	strbmi	r4, [sl], -r3, asr #12
    60c0:	andls	r4, r0, r1, lsr r6
    60c4:	ldrbeq	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
    60c8:			; <UNDEFINED> instruction: 0xf0034478
    60cc:	strt	pc, [sl], pc, lsr #20
    60d0:	vst2.32	{d6,d8}, [r3], fp
    60d4:			; <UNDEFINED> instruction: 0xf5b24270
    60d8:			; <UNDEFINED> instruction: 0xf47f4f00
    60dc:	vmov.i64	q13, #0xff00ffffff00ffff
    60e0:	blcs	6d08 <sigaltstack@plt+0x4480>
    60e4:	mrcge	4, 3, APSR_nzcv, cr6, cr15, {3}
    60e8:	movwcs	lr, #59857	; 0xe9d1
    60ec:			; <UNDEFINED> instruction: 0xf43f4313
    60f0:			; <UNDEFINED> instruction: 0xe66faefb
    60f4:	andcs	r4, r3, sl, lsr #12
    60f8:	bl	fe2440f0 <rpl_re_syntax_options@@Base+0xfe212a48>
    60fc:	svclt	0x00183000
    6100:	ldr	r2, [r6, -r1]
    6104:	stceq	8, cr15, [r8], {69}	; 0x45
    6108:			; <UNDEFINED> instruction: 0xf7fc9005
    610c:	strtmi	lr, [sl], -r6, lsl #23
    6110:	andcs	r9, r3, r5, lsl #18
    6114:	b	34410c <rpl_re_syntax_options@@Base+0x312a64>
    6118:			; <UNDEFINED> instruction: 0xf47f2800
    611c:	stmdbvs	fp!, {r0, r2, r3, r8, r9, sl, fp, sp, pc}
    6120:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    6124:	svcmi	0x0000f5b3
    6128:	cmphi	r1, r0	; <UNPREDICTABLE>
    612c:	subseq	pc, r0, r5, lsl #2
    6130:			; <UNDEFINED> instruction: 0xf860f005
    6134:			; <UNDEFINED> instruction: 0xf04fe638
    6138:	strdvs	r3, [r3], -pc	; <UNPREDICTABLE>
    613c:			; <UNDEFINED> instruction: 0xf8c4b935
    6140:			; <UNDEFINED> instruction: 0x46a930b8
    6144:			; <UNDEFINED> instruction: 0xf04fe5fc
    6148:	strdvs	r3, [r3], -pc	; <UNPREDICTABLE>
    614c:	movweq	pc, #4207	; 0x106f	; <UNPREDICTABLE>
    6150:			; <UNDEFINED> instruction: 0xf8c446a9
    6154:	ldrb	r3, [r3, #184]!	; 0xb8
    6158:	bl	1644150 <rpl_re_syntax_options@@Base+0x1612aa8>
    615c:	svclt	0x00183000
    6160:	strb	r2, [lr, -r1]
    6164:			; <UNDEFINED> instruction: 0xf4039b06
    6168:	blls	258f30 <rpl_re_syntax_options@@Base+0x227888>
    616c:	cfldrdmi	mvd15, [r0], #-12
    6170:	movwls	r2, #25344	; 0x6300
    6174:	addmi	pc, r0, #717225984	; 0x2ac00000
    6178:	orrmi	pc, r0, #172, 10	; 0x2b000000
    617c:			; <UNDEFINED> instruction: 0xf282fab2
    6180:			; <UNDEFINED> instruction: 0xf383fab3
    6184:	ldmdbeq	fp, {r1, r4, r6, r8, fp}^
    6188:	rsble	r4, fp, sl, lsl r2
    618c:	strcc	pc, [ip, #-2271]!	; 0xfffff721
    6190:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    6194:			; <UNDEFINED> instruction: 0xf0002b07
    6198:	teqlt	r6, r5, ror #4
    619c:	strcc	pc, [r0, #-2271]!	; 0xfffff721
    61a0:	ldmvc	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    61a4:			; <UNDEFINED> instruction: 0xf0002b00
    61a8:			; <UNDEFINED> instruction: 0xf8df810a
    61ac:			; <UNDEFINED> instruction: 0x46201518
    61b0:			; <UNDEFINED> instruction: 0xf0004479
    61b4:			; <UNDEFINED> instruction: 0x4606fc1d
    61b8:	mcrcs	6, 0, r4, cr0, cr5, {1}
    61bc:	mrcge	4, 1, APSR_nzcv, cr3, cr15, {3}
    61c0:	strcc	pc, [r4, #-2271]	; 0xfffff721
    61c4:	ldmvc	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    61c8:			; <UNDEFINED> instruction: 0xf43f2d00
    61cc:	stmibvs	r3!, {r0, r2, r4, r5, r9, sl, fp, sp, pc}
    61d0:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    61d4:	svcmi	0x0080f5b3
    61d8:	strcs	fp, [r0, #-3848]	; 0xfffff0f8
    61dc:	mcrge	4, 1, pc, cr12, cr15, {1}	; <UNPREDICTABLE>
    61e0:	ldrbcc	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    61e4:	stmdavs	r9!, {r0, r2, r3, r4, r5, r6, r7, fp, ip, lr}
    61e8:			; <UNDEFINED> instruction: 0xf0002900
    61ec:	stmdavs	sl!, {r1, r2, r5, r6, r7, pc}^
    61f0:			; <UNDEFINED> instruction: 0xf0002a00
    61f4:			; <UNDEFINED> instruction: 0xf8df80df
    61f8:	strcs	r0, [r0, #-1236]	; 0xfffffb2c
    61fc:			; <UNDEFINED> instruction: 0xf0034478
    6200:	ldr	pc, [r9], -pc, lsr #20
    6204:	b	18c41fc <rpl_re_syntax_options@@Base+0x1892b54>
    6208:	str	r4, [r6], -r6, lsl #12
    620c:			; <UNDEFINED> instruction: 0xf1b923b8
    6210:	svclt	0x00140f00
    6214:	strtmi	r4, [sl], -sl, asr #12
    6218:	streq	pc, [r4], -r3, lsl #22
    621c:	ldrteq	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    6220:	ldrbtmi	r2, [r8], #-1281	; 0xfffffaff
    6224:			; <UNDEFINED> instruction: 0xf0036871
    6228:			; <UNDEFINED> instruction: 0xe60bfa1b
    622c:	tstcs	r0, r8, ror #4
    6230:			; <UNDEFINED> instruction: 0xf7fca83a
    6234:	stmibvs	r3!, {r1, r2, r5, r6, r9, fp, sp, lr, pc}
    6238:	svceq	0x0000f1bb
    623c:	sbcscc	pc, r0, r4, asr #17
    6240:	ldclge	6, cr15, [ip, #764]	; 0x2fc
    6244:	movwcc	lr, #5782	; 0x1696
    6248:	movwcs	sp, #186	; 0xba
    624c:	movwls	r6, #27042	; 0x69a2
    6250:	ldrsbcc	pc, [r0], #132	; 0x84	; <UNPREDICTABLE>
    6254:	blmi	1c43264 <rpl_re_syntax_options@@Base+0x1c11bbc>
    6258:	cfldrdmi	mvd15, [r0], #-12
    625c:			; <UNDEFINED> instruction: 0xf8c4e78a
    6260:	strb	r3, [sp, #-184]!	; 0xffffff48
    6264:	eorle	r4, r2, r3, lsl r3
    6268:	svccc	0x00fff1be
    626c:	svcge	0x000df47f
    6270:	strbtcc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    6274:	ldmvc	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    6278:	ldmdavc	sl, {r1, r3, r4, r6, r8, ip, sp, pc}^
    627c:	orrsle	r2, r4, r0, lsl #20
    6280:			; <UNDEFINED> instruction: 0xf1be781b
    6284:	svclt	0x00143fff
    6288:			; <UNDEFINED> instruction: 0xf0032300
    628c:	blcs	6e98 <sigaltstack@plt+0x4610>
    6290:	ldmiblt	lr!, {r0, r1, r3, r7, r8, ip, lr, pc}^
    6294:	strbcc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    6298:	eorpl	pc, fp, #64, 4
    629c:	ldrtne	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    62a0:	ldrteq	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    62a4:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    62a8:			; <UNDEFINED> instruction: 0xf7fc4478
    62ac:	vmlscs.f32	s28, s1, s17
    62b0:	vld4.8	{d13-d16}, [fp :256]
    62b4:			; <UNDEFINED> instruction: 0xf5b35300
    62b8:	tstle	r4, r0, lsl #30
    62bc:	movwpl	pc, #1068	; 0x42c	; <UNPREDICTABLE>
    62c0:	svcmi	0x0000f5b3
    62c4:			; <UNDEFINED> instruction: 0xf1bed035
    62c8:	strdle	r3, [r3], -pc	; <UNPREDICTABLE>
    62cc:	mrrcne	11, 0, r9, sl, cr5
    62d0:	mrcge	4, 6, APSR_nzcv, cr15, cr15, {3}
    62d4:	mvnscc	pc, #-2147483605	; 0x8000002b
    62d8:	blx	fecce9c0 <rpl_re_syntax_options@@Base+0xfec9d318>
    62dc:			; <UNDEFINED> instruction: 0xf8dff383
    62e0:	strbmi	r0, [sl], -r4, lsl #8
    62e4:	ldmdbeq	fp, {r0, r8, sl, sp}^
    62e8:	blx	574d2 <rpl_re_syntax_options@@Base+0x25e2a>
    62ec:	ldmdavs	r1!, {r0, r1, r9, sl, sp, lr}^
    62f0:			; <UNDEFINED> instruction: 0xf9b6f003
    62f4:	ldmib	r4, {r0, r1, r2, r4, r7, r8, sl, sp, lr, pc}^
    62f8:	ldmib	r4, {r1, r8, r9, sp}^
    62fc:	strbmi	fp, [r3, #-3120]!	; 0xfffff3d0
    6300:	ldrbmi	fp, [sl, #-3848]	; 0xfffff0f8
    6304:	mrcge	4, 4, APSR_nzcv, cr13, cr15, {3}
    6308:	stmdbls	r9, {r1, r2, r8, r9, fp, ip, pc}
    630c:			; <UNDEFINED> instruction: 0xf000428b
    6310:	vst4.<illegal width 64>	{d8-d11}, [r3], r7
    6314:			; <UNDEFINED> instruction: 0xf4014b70
    6318:	movwcs	r4, #3184	; 0xc70
    631c:	str	r9, [r9, -r6, lsl #6]!
    6320:	tstcs	r0, r8, ror #4
    6324:			; <UNDEFINED> instruction: 0xf7fca83a
    6328:	stmibvs	r3!, {r2, r3, r5, r6, r7, r8, fp, sp, lr, pc}
    632c:	sbcscc	pc, r0, r4, asr #17
    6330:			; <UNDEFINED> instruction: 0xf5ace620
    6334:			; <UNDEFINED> instruction: 0xf5ab4320
    6338:	blx	fecd6bc0 <rpl_re_syntax_options@@Base+0xfeca5518>
    633c:	blx	fecc3150 <rpl_re_syntax_options@@Base+0xfec91aa8>
    6340:	ldmdbeq	fp, {r1, r7, r9, ip, sp, lr, pc}^
    6344:	b	1488894 <rpl_re_syntax_options@@Base+0x14571ec>
    6348:	rsble	r0, r0, r3, lsl #2
    634c:	ldmdapl	r9!, {r0, r1, r2, r4, r6, r7, r8, fp, lr}^
    6350:	stmdbcs	r0, {r0, r3, fp, ip, sp, lr}
    6354:	orrhi	pc, lr, r0
    6358:			; <UNDEFINED> instruction: 0xf040421a
    635c:	blmi	ff5667b4 <rpl_re_syntax_options@@Base+0xff53510c>
    6360:	stmdavs	lr!, {r0, r2, r3, r4, r5, r6, r7, fp, ip, lr}
    6364:			; <UNDEFINED> instruction: 0xf0002e00
    6368:	stmdals	r8, {r1, r4, r6, r7, pc}
    636c:	cdp2	0, 8, cr15, cr8, cr4, {0}
    6370:	ldrdhi	pc, [r4], -r5
    6374:			; <UNDEFINED> instruction: 0xf1b84681
    6378:			; <UNDEFINED> instruction: 0xf0000f00
    637c:	ldmdage	sl!, {r0, r2, r6, r7, pc}
    6380:			; <UNDEFINED> instruction: 0xf0042501
    6384:			; <UNDEFINED> instruction: 0x4643fe7d
    6388:	ldrtmi	r4, [r1], -sl, asr #12
    638c:	ldmmi	r6, {ip, pc}^
    6390:			; <UNDEFINED> instruction: 0xf0034478
    6394:	strb	pc, [r6, #-2251]	; 0xfffff735	; <UNPREDICTABLE>
    6398:	svcmi	0x00c0f5bc
    639c:	mcrge	4, 3, pc, cr6, cr15, {3}	; <UNPREDICTABLE>
    63a0:	movwcs	lr, #43476	; 0xa9d4
    63a4:	teqeq	r8, r4	; <illegal shifter operand>
    63a8:	svclt	0x0008428b
    63ac:			; <UNDEFINED> instruction: 0xf47f4282
    63b0:	sbfx	sl, sp, #28, #10
    63b4:	ldrsbtcs	pc, [ip], r4	; <UNPREDICTABLE>
    63b8:	stmdavs	r1!, {r0, r2, r3, r4, r8, r9, sl, sp, lr, pc}^
    63bc:	stmiami	fp, {r0, r1, r2, r4, r8, r9, sl, sp, lr, pc}^
    63c0:	ldrsbtcs	pc, [ip], r4	; <UNPREDICTABLE>
    63c4:	ldrbtmi	r6, [r8], #-2145	; 0xfffff79f
    63c8:			; <UNDEFINED> instruction: 0xf94af003
    63cc:	movwcs	lr, #5880	; 0x16f8
    63d0:	movwls	r2, #512	; 0x200
    63d4:			; <UNDEFINED> instruction: 0xf7fc2300
    63d8:	stmdacs	r0, {r1, r2, r6, r7, fp, sp, lr, pc}
    63dc:	movweq	pc, #369	; 0x171	; <UNPREDICTABLE>
    63e0:	ldmib	r5, {r0, r1, r4, r6, r8, r9, fp, ip, lr, pc}^
    63e4:	bne	6d2c1c <rpl_re_syntax_options@@Base+0x6a1574>
    63e8:	bl	18ab008 <rpl_re_syntax_options@@Base+0x1879960>
    63ec:	movwls	r0, #29441	; 0x7301
    63f0:	movwcs	lr, #27101	; 0x69dd
    63f4:			; <UNDEFINED> instruction: 0xf1732a00
    63f8:	svclt	0x00be0300
    63fc:	movwcs	r2, #512	; 0x200
    6400:	movwcs	lr, #27085	; 0x69cd
    6404:	movwcs	lr, #27101	; 0x69dd
    6408:	movwcs	lr, #51653	; 0xc9c5
    640c:	blmi	fee3fe4c <rpl_re_syntax_options@@Base+0xfee0e7a4>
    6410:	ldmdavc	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    6414:	svcmi	0x0000f5bb
    6418:	movwcs	fp, #3860	; 0xf14
    641c:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    6420:	svcmi	0x0000f5bc
    6424:	movwcs	fp, #3860	; 0xf14
    6428:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    642c:			; <UNDEFINED> instruction: 0xf0402b00
    6430:			; <UNDEFINED> instruction: 0xf11e80c4
    6434:			; <UNDEFINED> instruction: 0xf0000f02
    6438:	blls	1666a8 <rpl_re_syntax_options@@Base+0x135000>
    643c:	svclt	0x00083302
    6440:	cmnle	r6, r0, lsl #12
    6444:	blcs	2d064 <quoting_style_vals@@Base+0xf5a0>
    6448:	stmdavs	r3!, {r1, r2, r4, r5, ip, lr, pc}
    644c:	adcscc	pc, r8, r4, asr #17
    6450:	subsle	r2, lr, r0, lsl #28
    6454:	stmdacs	r0, {r5, fp, sp, lr}
    6458:			; <UNDEFINED> instruction: 0xf8d4da40
    645c:	stmdacs	r0, {r3, r4, r5, r7}
    6460:	mcrge	6, 5, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    6464:	addsmi	r6, r8, #2293760	; 0x230000
    6468:	mcrge	4, 5, pc, cr6, cr15, {1}	; <UNPREDICTABLE>
    646c:	ldmib	r4!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6470:			; <UNDEFINED> instruction: 0xf43f2800
    6474:			; <UNDEFINED> instruction: 0xf8d4aea1
    6478:			; <UNDEFINED> instruction: 0xf00300bc
    647c:	ldrb	pc, [r2], #2119	; 0x847	; <UNPREDICTABLE>
    6480:	ldrsbthi	pc, [ip], r4	; <UNPREDICTABLE>
    6484:	stmdavs	r6!, {r1, r2, r4, r9, sl, sp, lr, pc}^
    6488:			; <UNDEFINED> instruction: 0xf7fce60a
    648c:	stmdavs	r3, {r5, r8, fp, sp, lr, pc}
    6490:	mvnscs	pc, #-1073741776	; 0xc0000030
    6494:	cmneq	pc, #12582912	; 0xc00000	; <UNPREDICTABLE>
    6498:			; <UNDEFINED> instruction: 0xf84533fd
    649c:	strb	r3, [r5], -r8, lsl #24
    64a0:	ldrsbcs	pc, [r4], #132	; 0x84	; <UNPREDICTABLE>
    64a4:	addsmi	r6, r3, #3719168	; 0x38c000
    64a8:	blls	1ba590 <rpl_re_syntax_options@@Base+0x188ee8>
    64ac:	blmi	1c434c0 <rpl_re_syntax_options@@Base+0x1c11e18>
    64b0:	movwls	r2, #25344	; 0x6300
    64b4:			; <UNDEFINED> instruction: 0xe65d46dc
    64b8:			; <UNDEFINED> instruction: 0xf8d49a06
    64bc:			; <UNDEFINED> instruction: 0x461100bc
    64c0:	ldmda	ip!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    64c4:			; <UNDEFINED> instruction: 0xf8c42800
    64c8:	ble	ff0467b0 <rpl_re_syntax_options@@Base+0xff015108>
    64cc:	ldrsbteq	pc, [ip], r4	; <UNPREDICTABLE>
    64d0:			; <UNDEFINED> instruction: 0xf81cf003
    64d4:	stmdacs	r0, {r5, fp, sp, lr}
    64d8:	strcs	sp, [r2], -r7, lsl #22
    64dc:	ldmib	ip!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    64e0:	adcsle	r2, sl, r0, lsl #16
    64e4:			; <UNDEFINED> instruction: 0xf0036860
    64e8:			; <UNDEFINED> instruction: 0xf8d4f811
    64ec:	stmdacs	r0, {r3, r4, r5, r7}
    64f0:	ldcge	6, cr15, [r9], {255}	; 0xff
    64f4:	addsmi	r6, r8, #2293760	; 0x230000
    64f8:	cfldrsge	mvf15, [r5], {63}	; 0x3f
    64fc:	stmib	ip!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6500:			; <UNDEFINED> instruction: 0xf43f2800
    6504:			; <UNDEFINED> instruction: 0xe7b6ac90
    6508:	ldrsbthi	pc, [ip], r4	; <UNPREDICTABLE>
    650c:	stmdavs	r6!, {r0, r1, r2, r4, r5, r8, r9, sl, sp, lr, pc}^
    6510:	strtmi	lr, [r0], -fp, lsr #14
    6514:			; <UNDEFINED> instruction: 0xff50f7fd
    6518:	ldr	r4, [fp, r6, lsl #12]
    651c:	ldrsbcs	pc, [r8], #132	; 0x84	; <UNPREDICTABLE>
    6520:	addsmi	r6, r3, #143360	; 0x23000
    6524:			; <UNDEFINED> instruction: 0xf8d4d1c1
    6528:	bvs	18ce8a0 <rpl_re_syntax_options@@Base+0x189d1f8>
    652c:			; <UNDEFINED> instruction: 0xd1bc4293
    6530:	movwcs	lr, #59860	; 0xe9d4
    6534:	teqeq	ip, r4	; <illegal shifter operand>
    6538:	svclt	0x0008428b
    653c:			; <UNDEFINED> instruction: 0xd1b44282
    6540:			; <UNDEFINED> instruction: 0x2110f8d4
    6544:	addsmi	r6, r3, #10432	; 0x28c0
    6548:			; <UNDEFINED> instruction: 0xf8d4d1af
    654c:	mcrvs	1, 1, r2, cr3, cr8, {0}
    6550:			; <UNDEFINED> instruction: 0xd1aa4293
    6554:	ldmpl	fp!, {r0, r1, r2, r5, r6, r8, r9, fp, lr}^
    6558:	blcs	245cc <quoting_style_vals@@Base+0x6b08>
    655c:	mrcge	4, 1, APSR_nzcv, cr0, cr15, {3}
    6560:			; <UNDEFINED> instruction: 0xf4039b06
    6564:	movwcs	r4, #7024	; 0x1b70
    6568:	ldrbmi	r9, [ip], r6, lsl #6
    656c:	andcs	lr, r0, #2097152	; 0x200000
    6570:	ldrmi	r6, [r1], -r0, ror #16
    6574:	stmda	r2!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6578:	eorvs	r2, r0, r0, lsl #16
    657c:			; <UNDEFINED> instruction: 0xf8d4db42
    6580:	movwls	r3, #20664	; 0x50b8
    6584:	stmdavs	r0!, {r0, r3, r4, r6, r8, r9, sl, sp, lr, pc}^
    6588:			; <UNDEFINED> instruction: 0xf82cf008
    658c:	stmdacs	r0, {r1, r2, r9, sl, lr}
    6590:			; <UNDEFINED> instruction: 0xf8d4d05c
    6594:			; <UNDEFINED> instruction: 0xf00800bc
    6598:	strmi	pc, [r1], r5, lsr #16
    659c:	subsle	r2, r6, r0, lsl #16
    65a0:	ldrtmi	r4, [r0], -r1, lsl #12
    65a4:	mrc	7, 7, APSR_nzcv, cr6, cr11, {7}
    65a8:	teqle	r5, r0, lsl #16
    65ac:			; <UNDEFINED> instruction: 0xf7fb4630
    65b0:	strbmi	lr, [r8], -r4, lsr #30
    65b4:	svc	0x0020f7fb
    65b8:	ldmib	r4, {r1, r9, sl, sp, lr, pc}^
    65bc:	ldmib	r4, {r1, r2, r3, r8, fp, pc}^
    65c0:			; <UNDEFINED> instruction: 0xf1b8233c
    65c4:			; <UNDEFINED> instruction: 0xf1790f01
    65c8:	svclt	0x00ac0100
    65cc:	strcs	r2, [r0], -r1, lsl #12
    65d0:	svclt	0x00044599
    65d4:			; <UNDEFINED> instruction: 0x26004590
    65d8:			; <UNDEFINED> instruction: 0xf43f2e00
    65dc:	bcs	7228c <rpl_re_syntax_options@@Base+0x40be4>
    65e0:	movweq	pc, #371	; 0x173	; <UNPREDICTABLE>
    65e4:	svcge	0x0025f6ff
    65e8:	ldmpl	sp!, {r1, r4, r5, r8, r9, fp, lr}^
    65ec:	stmdbcs	r0, {r0, r3, r5, fp, sp, lr}
    65f0:	stmdavs	sl!, {r0, r2, r3, r6, ip, lr, pc}^
    65f4:	suble	r2, r7, r0, lsl #20
    65f8:	strcs	r4, [r1, #-2111]	; 0xfffff7c1
    65fc:			; <UNDEFINED> instruction: 0xf0034478
    6600:	ldr	pc, [r0], #-2095	; 0xfffff7d1
    6604:	strcs	r6, [r2], -r0, ror #16
    6608:			; <UNDEFINED> instruction: 0xff80f002
    660c:	ldrsbtcc	pc, [r8], r4	; <UNPREDICTABLE>
    6610:			; <UNDEFINED> instruction: 0xf47f3302
    6614:			; <UNDEFINED> instruction: 0xe715af1f
    6618:	strcs	r4, [r1, #-2104]	; 0xfffff7c8
    661c:	ldrsbtcs	pc, [ip], r4	; <UNPREDICTABLE>
    6620:	ldrbtmi	r6, [r8], #-2145	; 0xfffff79f
    6624:			; <UNDEFINED> instruction: 0xf81cf003
    6628:			; <UNDEFINED> instruction: 0xf7fb4630
    662c:	strbmi	lr, [r8], -r6, ror #29
    6630:	mcr	7, 7, pc, cr2, cr11, {7}	; <UNPREDICTABLE>
    6634:	bllt	ffe04638 <rpl_re_syntax_options@@Base+0xffdd2f90>
    6638:	svc	0x002ef7fb
    663c:	andcs	r4, r5, #48, 18	; 0xc0000
    6640:	ldrbtmi	r2, [r9], #-0
    6644:	svc	0x001cf7fb
    6648:			; <UNDEFINED> instruction: 0xf85af003
    664c:			; <UNDEFINED> instruction: 0x23b84680
    6650:	strmi	pc, [r8], #-2819	; 0xfffff4fd
    6654:			; <UNDEFINED> instruction: 0xf0026860
    6658:	shsaxmi	pc, r0, r9	; <UNPREDICTABLE>
    665c:	mcr	7, 6, pc, cr12, cr11, {7}	; <UNPREDICTABLE>
    6660:	bllt	ff884664 <rpl_re_syntax_options@@Base+0xff852fbc>
    6664:	ldrbtmi	r4, [r8], #-2087	; 0xfffff7d9
    6668:			; <UNDEFINED> instruction: 0xf85af003
    666c:	ldrbtmi	r4, [r8], #-2086	; 0xfffff7da
    6670:			; <UNDEFINED> instruction: 0xf856f003
    6674:	vqdmulh.s<illegal width 8>	d20, d0, d21
    6678:	stmdbmi	r5!, {r0, r1, r2, r6, r9, ip, lr}
    667c:	ldrbtmi	r4, [fp], #-2085	; 0xfffff7db
    6680:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    6684:	ldm	sl!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6688:	ldrsbtcs	pc, [ip], r4	; <UNPREDICTABLE>
    668c:	stmdavs	r1!, {r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    6690:	svclt	0x0000e7af
    6694:	andeq	r9, r2, lr, asr #32
    6698:	andeq	r0, r0, r0, lsl #4
    669c:	andeq	r9, r2, r6, lsr #7
    66a0:	strdeq	r5, [r1], -r8
    66a4:	andeq	r9, r2, r2, ror #5
    66a8:	andeq	r0, r0, r4, ror r2
    66ac:	andeq	r0, r0, r4, asr r2
    66b0:	andeq	r5, r1, r0, lsr #3
    66b4:	andeq	r0, r0, r8, lsr #4
    66b8:	andeq	r5, r1, r4, asr #6
    66bc:	andeq	r0, r0, ip, asr r2
    66c0:	andeq	r8, r2, r0, lsl #30
    66c4:			; <UNDEFINED> instruction: 0xfffffb11
    66c8:	ldrdeq	r8, [r2], -ip
    66cc:	andeq	r5, r1, r4, ror r2
    66d0:	andeq	r5, r1, r6, asr r1
    66d4:	andeq	r8, r2, ip, lsr #28
    66d8:	andeq	r4, r1, r4, ror #29
    66dc:	andeq	r5, r1, r6, asr r1
    66e0:	andeq	r5, r1, ip, asr r1
    66e4:	muleq	r1, r0, r0
    66e8:	andeq	r5, r1, ip, ror r0
    66ec:	andeq	r5, r1, r2, lsl r0
    66f0:	andeq	r0, r0, r8, lsr #5
    66f4:	andeq	r0, r0, ip, ror #4
    66f8:			; <UNDEFINED> instruction: 0x00014ab4
    66fc:	andeq	r4, r1, sl, lsr #28
    6700:	andeq	r4, r1, lr, asr #28
    6704:	andeq	r4, r1, r6, asr #26
    6708:	andeq	r4, r1, sl, lsl sp
    670c:	andeq	r4, r1, sl, lsl #22
    6710:	andeq	r4, r1, ip, ror sp
    6714:			; <UNDEFINED> instruction: 0x00014db2
    6718:	bmi	359350 <rpl_re_syntax_options@@Base+0x327ca8>
    671c:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
    6720:	ldmdavs	r8, {r0, r1, r3, r4, r7, fp, ip, lr}
    6724:			; <UNDEFINED> instruction: 0xf0136803
    6728:	tstle	r3, r0, lsr #8
    672c:	ldmda	r4, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6730:	vldrlt.16	s22, [r0, #-64]	; 0xffffffc0	; <UNPREDICTABLE>
    6734:	ldrbtmi	r4, [r8], #-2055	; 0xfffff7f9
    6738:			; <UNDEFINED> instruction: 0xfff2f002
    673c:	andcs	r4, r5, #98304	; 0x18000
    6740:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    6744:	mrc	7, 4, APSR_nzcv, cr12, cr11, {7}
    6748:			; <UNDEFINED> instruction: 0xffdaf002
    674c:	andeq	r8, r2, ip, lsl #12
    6750:	andeq	r0, r0, r4, ror r2
    6754:	andeq	r4, r1, sl, ror #26
    6758:	andeq	r4, r1, lr, asr #26
    675c:	blx	cf646 <rpl_re_syntax_options@@Base+0x9df9e>
    6760:	ldrbtlt	pc, [r0], #257	; 0x101	; <UNPREDICTABLE>
    6764:			; <UNDEFINED> instruction: 0xf8d01847
    6768:	bl	6d30 <sigaltstack@plt+0x44a8>
    676c:	strbtmi	r0, [r6], -r1, lsl #24
    6770:	ldmib	r6, {r3, r8, r9, ip, sp, pc}^
    6774:	ldmib	r7, {r1, r3, r4, r8, sl, lr}^
    6778:	addsmi	r2, sp, #1744830464	; 0x68000000
    677c:	addsmi	fp, r4, #8, 30
    6780:			; <UNDEFINED> instruction: 0xf8dcd01b
    6784:	vst4.8	{d3-d6}, [r3 :64], r8
    6788:			; <UNDEFINED> instruction: 0xf5b34370
    678c:	eorle	r4, r3, r0, asr #31
    6790:	svcpl	0x0000f5b3
    6794:	ldmibvs	fp!, {r0, r1, r2, r5, r6, r7, r8, ip, lr, pc}
    6798:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    679c:	svcpl	0x0000f5b3
    67a0:	stmdane	r4, {r0, r5, r6, r7, r8, ip, lr, pc}^
    67a4:	movwcs	lr, #43479	; 0xa9d7
    67a8:	strmi	lr, [sl, #-2516]	; 0xfffff62c
    67ac:	svclt	0x0008429d
    67b0:			; <UNDEFINED> instruction: 0xd1d84294
    67b4:	ldcllt	0, cr2, [r0], #4
    67b8:	ldmib	r6, {r4, r5, r6, r8, r9, sl, lr}^
    67bc:	ldmib	r7, {r1, r8, sl, lr}^
    67c0:	addsmi	r2, sp, #134217728	; 0x8000000
    67c4:	addsmi	fp, r4, #8, 30
    67c8:			; <UNDEFINED> instruction: 0xf8dcd0f4
    67cc:	vst4.8	{d3-d6}, [r3 :64], r8
    67d0:			; <UNDEFINED> instruction: 0xf5b34370
    67d4:	bicsle	r4, fp, r0, asr #31
    67d8:	vst2.32	{d6,d8}, [r3 :256], fp
    67dc:			; <UNDEFINED> instruction: 0xf5b34370
    67e0:	bicle	r4, r0, r0, asr #31
    67e4:	svclt	0x0000e7dd
    67e8:			; <UNDEFINED> instruction: 0x4605b570
    67ec:			; <UNDEFINED> instruction: 0xf7fb460e
    67f0:	stcmi	15, cr14, [r9], {110}	; 0x6e
    67f4:	bmi	24f3fc <rpl_re_syntax_options@@Base+0x21dd54>
    67f8:	ldrbtmi	r4, [ip], #-1585	; 0xfffff9cf
    67fc:	strtmi	r6, [r3], -r3
    6800:	strtmi	r5, [r8], -r3, lsr #17
    6804:	tstlt	fp, fp, lsl r8
    6808:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    680c:	mrclt	7, 3, APSR_nzcv, cr4, cr11, {7}
    6810:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    6814:	mrclt	7, 6, APSR_nzcv, cr8, cr11, {7}
    6818:	andeq	r8, r2, lr, lsr #10
    681c:	andeq	r0, r0, r4, asr #4
    6820:	blmi	273d08 <rpl_re_syntax_options@@Base+0x242660>
    6824:	ldrbtmi	r6, [fp], #-2052	; 0xfffff7fc
    6828:	ldmdavc	fp, {r0, r2, r3, fp, sp, lr}
    682c:	strtmi	fp, [r9], -fp, lsr #18
    6830:	pop	{r5, r9, sl, lr}
    6834:			; <UNDEFINED> instruction: 0xf7fb4038
    6838:	strtmi	fp, [r9], -fp, lsr #27
    683c:			; <UNDEFINED> instruction: 0xf7ff4620
    6840:	stmdacs	r0, {r0, r1, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    6844:	ldclt	0, cr13, [r8, #-972]!	; 0xfffffc34
    6848:	andeq	r8, r2, r6, lsr #17
    684c:	ldrblt	r4, [r0, #-2827]!	; 0xfffff4f5
    6850:	cfstrsmi	mvf4, [fp], {123}	; 0x7b
    6854:	ldmdavc	fp, {r0, r2, r9, sl, lr}
    6858:	ldrbtmi	r4, [ip], #-1550	; 0xfffff9f2
    685c:	ldrtmi	fp, [r1], -fp, lsr #18
    6860:	pop	{r3, r5, r9, sl, lr}
    6864:			; <UNDEFINED> instruction: 0xf7fb4070
    6868:			; <UNDEFINED> instruction: 0xf7ffbd93
    686c:	stmdblt	r0!, {r0, r2, r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    6870:	stmiapl	r3!, {r2, r8, r9, fp, lr}^
    6874:	blcs	248e8 <quoting_style_vals@@Base+0x6e24>
    6878:	ldcllt	0, cr13, [r0, #-964]!	; 0xfffffc3c
    687c:	andeq	r8, r2, ip, ror r8
    6880:	andeq	r8, r2, lr, asr #9
    6884:	andeq	r0, r0, r4, asr #4
    6888:	svcmi	0x00f0e92d
    688c:			; <UNDEFINED> instruction: 0xf8df3001
    6890:			; <UNDEFINED> instruction: 0xf04fb158
    6894:	addlt	r0, r5, r0, lsl #10
    6898:	ldrbtmi	r4, [fp], #1558	; 0x616
    689c:	addsvs	r6, r5, r5, asr r0
    68a0:	addshi	pc, r6, r0
    68a4:			; <UNDEFINED> instruction: 0xf7fb6808
    68a8:	andls	lr, r0, r4, lsl #29
    68ac:	subsle	r2, ip, r0, lsl #16
    68b0:	andvc	pc, r0, pc, asr #8
    68b4:			; <UNDEFINED> instruction: 0xf0079502
    68b8:	strls	pc, [r3, #-3493]	; 0xfffff25b
    68bc:	ldrbvc	pc, [lr, pc, asr #12]!	; <UNPREDICTABLE>
    68c0:	ldrbvc	pc, [pc, r3, asr #13]!	; <UNPREDICTABLE>
    68c4:	strvc	pc, [r0], #-1103	; 0xfffffbb1
    68c8:			; <UNDEFINED> instruction: 0x468260b0
    68cc:	mrc	7, 7, APSR_nzcv, cr14, cr11, {7}
    68d0:	andls	r4, r1, r5, asr r6
    68d4:	stmdals	r0, {r0, r8, r9, fp, ip, pc}
    68d8:	movwcs	r4, #1562	; 0x61a
    68dc:			; <UNDEFINED> instruction: 0xf7fb6013
    68e0:	stmdacs	r0, {r3, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    68e4:	stclvc	0, cr13, [r3], {56}	; 0x38
    68e8:	ldmdbeq	r3, {r8, ip, sp, lr, pc}
    68ec:	tstle	r4, lr, lsr #22
    68f0:	blcs	25d04 <quoting_style_vals@@Base+0x8240>
    68f4:	blcs	bbacb4 <rpl_re_syntax_options@@Base+0xb8960c>
    68f8:			; <UNDEFINED> instruction: 0x4648d03b
    68fc:	mcr	7, 6, pc, cr12, cr11, {7}	; <UNPREDICTABLE>
    6900:			; <UNDEFINED> instruction: 0x46494b3a
    6904:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    6908:	ldmdavs	r8, {r1, r7, r9, sl, lr}
    690c:			; <UNDEFINED> instruction: 0xf912f004
    6910:	bicsle	r2, pc, r0, lsl #16
    6914:			; <UNDEFINED> instruction: 0xf10a9b02
    6918:	bl	289124 <rpl_re_syntax_options@@Base+0x257a7c>
    691c:	strmi	r0, [r0, #2051]!	; 0x803
    6920:	adcsmi	sp, ip, #212992	; 0x34000
    6924:			; <UNDEFINED> instruction: 0x4628d85b
    6928:	adcsmi	lr, ip, #1
    692c:	rsbeq	sp, r4, r7, asr r8
    6930:			; <UNDEFINED> instruction: 0xf0074621
    6934:	strbmi	pc, [r4, #-3467]	; 0xfffff275	; <UNPREDICTABLE>
    6938:	mvnsle	r6, #176	; 0xb0
    693c:	blls	98158 <rpl_re_syntax_options@@Base+0x66ab0>
    6940:			; <UNDEFINED> instruction: 0x46494652
    6944:	ldrmi	r4, [r8], -fp, lsr #8
    6948:	movwcc	r9, #6915	; 0x1b03
    694c:			; <UNDEFINED> instruction: 0xf7fb9303
    6950:			; <UNDEFINED> instruction: 0xf8cded6a
    6954:	ldr	r8, [sp, r8]!
    6958:	strtmi	r9, [sl], r1, lsl #22
    695c:	stmdals	r0, {r0, r2, r9, sl, lr}
    6960:	bllt	1b209d8 <rpl_re_syntax_options@@Base+0x1aef330>
    6964:	svc	0x0084f7fb
    6968:	andcs	fp, r0, r8, lsr r1
    696c:	pop	{r0, r2, ip, sp, pc}
    6970:	stclvc	15, cr8, [r3, #-960]	; 0xfffffc40
    6974:	bicle	r2, r0, r0, lsl #22
    6978:	svcls	0x0003e7ac
    697c:	rscsvc	pc, sp, #82837504	; 0x4f00000
    6980:	rscsvc	pc, pc, #202375168	; 0xc100000
    6984:	stmdale	sl!, {r0, r1, r2, r4, r7, r9, lr}
    6988:	adceq	r1, r4, ip, ror ip
    698c:	strtmi	r1, [r0], -r5, lsr #30
    6990:	ldc2	0, cr15, [r8, #-28]!	; 0xffffffe4
    6994:	andvc	lr, r0, r6, asr #19
    6998:	strmi	fp, [r5], #-799	; 0xfffffce1
    699c:	ldrbmi	r4, [r6], -r4, lsl #12
    69a0:	blvs	144ab8 <rpl_re_syntax_options@@Base+0x113410>
    69a4:			; <UNDEFINED> instruction: 0xf7fb4630
    69a8:	adcmi	lr, ip, #120, 28	; 0x780
    69ac:	andeq	pc, r1, r0, lsl #2
    69b0:	mvnsle	r4, r6, lsl #8
    69b4:	andcs	r2, r1, r0, lsl #6
    69b8:	andlt	r6, r5, r3, lsr #32
    69bc:	svchi	0x00f0e8bd
    69c0:	svc	0x0056f7fb
    69c4:	strtmi	r9, [r8], -r1, lsl #22
    69c8:	andlt	r6, r5, ip, lsl r0
    69cc:	svchi	0x00f0e8bd
    69d0:			; <UNDEFINED> instruction: 0xf0072004
    69d4:			; <UNDEFINED> instruction: 0x4604fd17
    69d8:	andpl	lr, r0, r6, asr #19
    69dc:			; <UNDEFINED> instruction: 0xf007e7ea
    69e0:	stmdbne	r4, {r0, r1, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}^
    69e4:	svclt	0x0000e7e6
    69e8:	andeq	r8, r2, lr, lsl #9
    69ec:	andeq	r0, r0, ip, ror #3
    69f0:	blmi	fe89947c <rpl_re_syntax_options@@Base+0xfe867dd4>
    69f4:	mvnsmi	lr, sp, lsr #18
    69f8:	addlt	r4, lr, sl, ror r4
    69fc:	tstls	r2, r4, lsl #16
    6a00:	andls	r2, r3, #0, 2
    6a04:	ldmpl	r3, {r0, ip, pc}^
    6a08:	movwls	r6, #55323	; 0xd81b
    6a0c:	tstls	r4, r3, ror #24
    6a10:			; <UNDEFINED> instruction: 0xf7ffd002
    6a14:	movwlt	pc, #3747	; 0xea3	; <UNPREDICTABLE>
    6a18:			; <UNDEFINED> instruction: 0xf8d09801
    6a1c:	movwcc	r3, #4280	; 0x10b8
    6a20:	tstcs	r1, r3
    6a24:	mrc2	7, 4, pc, cr10, cr15, {7}
    6a28:	ldmibmi	r5, {r3, r4, r5, r7, r8, ip, sp, pc}
    6a2c:	andcs	r2, r0, r5, lsl #4
    6a30:			; <UNDEFINED> instruction: 0xf7fb4479
    6a34:	stcls	13, cr14, [r1], {38}	; 0x26
    6a38:			; <UNDEFINED> instruction: 0x210022b8
    6a3c:			; <UNDEFINED> instruction: 0xf1a36823
    6a40:	blx	fecd3a44 <rpl_re_syntax_options@@Base+0xfeca239c>
    6a44:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    6a48:	movwmi	pc, #15106	; 0x3b02	; <UNPREDICTABLE>
    6a4c:			; <UNDEFINED> instruction: 0x4602685b
    6a50:			; <UNDEFINED> instruction: 0xf7fb4608
    6a54:	andcs	lr, r2, r8, lsr #27
    6a58:	blls	7eae8 <rpl_re_syntax_options@@Base+0x4d440>
    6a5c:	bge	1d82e4 <rpl_re_syntax_options@@Base+0x1a6c3c>
    6a60:			; <UNDEFINED> instruction: 0xf7ff1d19
    6a64:	stmdacs	r0, {r0, r4, r8, r9, sl, fp, ip, sp, lr, pc}
    6a68:	sbchi	pc, fp, r0
    6a6c:	bge	2ad678 <rpl_re_syntax_options@@Base+0x27bfd0>
    6a70:			; <UNDEFINED> instruction: 0xf8d34619
    6a74:	ldrhcc	r0, [ip, r8]!
    6a78:			; <UNDEFINED> instruction: 0xff06f7ff
    6a7c:			; <UNDEFINED> instruction: 0xf0002800
    6a80:	blls	126d54 <rpl_re_syntax_options@@Base+0xf56ac>
    6a84:			; <UNDEFINED> instruction: 0xb1b39808
    6a88:	ldc	7, cr15, [r6], #1004	; 0x3ec
    6a8c:			; <UNDEFINED> instruction: 0xf7fb9809
    6a90:	stmdals	fp, {r2, r4, r5, r7, sl, fp, sp, lr, pc}
    6a94:	ldc	7, cr15, [r0], #1004	; 0x3ec
    6a98:			; <UNDEFINED> instruction: 0xf7fb980c
    6a9c:	stmdals	r4, {r1, r2, r3, r5, r7, sl, fp, sp, lr, pc}
    6aa0:	stmdbls	r3, {r1, r2, r4, r5, r6, r8, r9, fp, lr}
    6aa4:	stmiapl	fp, {r0, r2, r3, r9, fp, ip, pc}^
    6aa8:	addsmi	r6, sl, #1769472	; 0x1b0000
    6aac:	rschi	pc, r2, r0, asr #32
    6ab0:	pop	{r1, r2, r3, ip, sp, pc}
    6ab4:	blmi	1ce727c <rpl_re_syntax_options@@Base+0x1cb5bd4>
    6ab8:	bls	2ceec4 <rpl_re_syntax_options@@Base+0x29d81c>
    6abc:	andls	r4, r5, fp, ror r4
    6ac0:	blne	244ad4 <rpl_re_syntax_options@@Base+0x21342c>
    6ac4:	andls	r4, r6, #24, 12	; 0x1800000
    6ac8:	stc	7, cr15, [r8], {251}	; 0xfb
    6acc:			; <UNDEFINED> instruction: 0xf0402800
    6ad0:	stclmi	0, cr8, [sp], #-636	; 0xfffffd84
    6ad4:	stmdals	r5, {r2, r9, sp}
    6ad8:	stmdbls	r7, {r2, r3, r4, r5, r6, sl, lr}
    6adc:			; <UNDEFINED> instruction: 0xf7fb4623
    6ae0:	strtmi	lr, [r3], -sl, lsl #29
    6ae4:	stmdbls	sl, {r2, r9, sp}
    6ae8:			; <UNDEFINED> instruction: 0xf7fb9806
    6aec:	blmi	1a02504 <rpl_re_syntax_options@@Base+0x19d0e5c>
    6af0:	ldmpl	r3, {r0, r1, r9, fp, ip, pc}^
    6af4:			; <UNDEFINED> instruction: 0xb1296819
    6af8:			; <UNDEFINED> instruction: 0xf8d39b01
    6afc:	blcs	130c4 <sigaltstack@plt+0x1083c>
    6b00:	addhi	pc, fp, r0
    6b04:	eor	r2, r3, r0, lsl #8
    6b08:	blls	1ad324 <rpl_re_syntax_options@@Base+0x17bc7c>
    6b0c:	ldmdavs	r9, {r4, fp, sp, lr}
    6b10:	mrc2	7, 4, pc, cr12, cr15, {7}
    6b14:			; <UNDEFINED> instruction: 0xd12a2800
    6b18:	bls	d9894 <rpl_re_syntax_options@@Base+0xa81ec>
    6b1c:	ldmdavc	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    6b20:	bls	173014 <rpl_re_syntax_options@@Base+0x14196c>
    6b24:	ldmdavs	r0, {r1, r2, r8, r9, fp, ip, pc}
    6b28:			; <UNDEFINED> instruction: 0xf7fb6819
    6b2c:	stmdacs	r0, {r2, r4, r5, sl, fp, sp, lr, pc}
    6b30:	blls	17afe8 <rpl_re_syntax_options@@Base+0x149940>
    6b34:	andls	r1, r5, #1664	; 0x680
    6b38:	blls	1a0ba4 <rpl_re_syntax_options@@Base+0x16f4fc>
    6b3c:	andls	r1, r6, #1664	; 0x680
    6b40:	ldmib	sp, {r1, r3, r4, fp, sp, lr}^
    6b44:	ldrmi	r0, [r8, r1, lsl #6]
    6b48:	addmi	r9, r3, #4, 22	; 0x1000
    6b4c:			; <UNDEFINED> instruction: 0x9004bfb8
    6b50:	ldmdavs	fp, {r0, r2, r8, r9, fp, ip, pc}
    6b54:	blls	173128 <rpl_re_syntax_options@@Base+0x141a80>
    6b58:	cmplt	fp, fp, lsl r8
    6b5c:	ldmdavs	sl, {r1, r2, r8, r9, fp, ip, pc}
    6b60:	bicsle	r2, r1, r0, lsl #20
    6b64:	vldrne	d9, [r9, #-20]	; 0xffffffec
    6b68:	ldmdavs	r9, {r0, r2, r8, ip, pc}
    6b6c:	stcle	7, cr14, [r7, #-932]	; 0xfffffc5c
    6b70:	strb	r4, [r2, r1, lsr #12]!
    6b74:	ldmdavs	fp, {r1, r2, r8, r9, fp, ip, pc}
    6b78:	mvnle	r2, r0, lsl #22
    6b7c:	str	r9, [r3, r8, lsl #16]
    6b80:	strtmi	r9, [r2], -r5, lsl #22
    6b84:	tstls	r5, r9, lsl sp
    6b88:	bfi	r6, r9, #16, #11
    6b8c:	bge	38aa94 <rpl_re_syntax_options@@Base+0x3593ec>
    6b90:	movweq	pc, #4544	; 0x11c0	; <UNPREDICTABLE>
    6b94:	addeq	lr, r0, r2, lsl #22
    6b98:	orreq	lr, r3, #2048	; 0x800
    6b9c:	stcvc	8, cr15, [r4], #-332	; 0xfffffeb4
    6ba0:	stccc	8, cr15, [r4], #-320	; 0xfffffec0
    6ba4:	stmdaeq	r4, {r0, r1, r2, r8, ip, sp, lr, pc}
    6ba8:	ldmdavs	lr, {r3, r4, r5, r6, fp, sp, lr}
    6bac:	stmdblt	r0!, {r0, r2, r6, r9, sl, lr}
    6bb0:			; <UNDEFINED> instruction: 0xf855e7bf
    6bb4:	stmdacs	r0, {r2, r8, r9, sl, fp}
    6bb8:			; <UNDEFINED> instruction: 0x4631d0bb
    6bbc:	mcr2	7, 2, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    6bc0:			; <UNDEFINED> instruction: 0xd1b62800
    6bc4:	stmdavs	r8!, {r0, r4, r5, r9, sl, lr}
    6bc8:	bl	ff944bbc <rpl_re_syntax_options@@Base+0xff913514>
    6bcc:	blle	ffc10bd4 <rpl_re_syntax_options@@Base+0xffbdf52c>
    6bd0:	blne	ffabb294 <rpl_re_syntax_options@@Base+0xffa89bec>
    6bd4:			; <UNDEFINED> instruction: 0x46404639
    6bd8:	stc	7, cr15, [r6], {251}	; 0xfb
    6bdc:	eorsvs	r9, lr, r5, lsl #22
    6be0:	andls	r1, r5, #1664	; 0x680
    6be4:			; <UNDEFINED> instruction: 0xe7a86819
    6be8:			; <UNDEFINED> instruction: 0xf8d39b01
    6bec:			; <UNDEFINED> instruction: 0xf00200bc
    6bf0:	movwcs	pc, #11405	; 0x2c8d	; <UNPREDICTABLE>
    6bf4:	blls	12b80c <rpl_re_syntax_options@@Base+0xfa164>
    6bf8:	blcs	2cc20 <quoting_style_vals@@Base+0xf15c>
    6bfc:	svcge	0x0044f47f
    6c00:	blls	8096c <rpl_re_syntax_options@@Base+0x4f2c4>
    6c04:			; <UNDEFINED> instruction: 0xf0026858
    6c08:	movwcs	pc, #11393	; 0x2c81	; <UNPREDICTABLE>
    6c0c:	str	r9, [sp, -r4, lsl #6]!
    6c10:	andcs	r4, r0, #32, 22	; 0x8000
    6c14:	andsvc	r4, sl, fp, ror r4
    6c18:	blls	18098c <rpl_re_syntax_options@@Base+0x14f2e4>
    6c1c:	ldmdblt	r3, {r0, r1, r3, r4, fp, sp, lr}^
    6c20:	blls	17ec64 <rpl_re_syntax_options@@Base+0x14d5bc>
    6c24:	movwls	r3, #21252	; 0x5304
    6c28:	ldmdavs	fp, {r0, r2, r8, r9, fp, ip, pc}
    6c2c:	blmi	5f3160 <rpl_re_syntax_options@@Base+0x5c1ab8>
    6c30:	ldmpl	r3, {r0, r1, r9, fp, ip, pc}^
    6c34:	blls	160ca0 <rpl_re_syntax_options@@Base+0x12f5f8>
    6c38:			; <UNDEFINED> instruction: 0xf7ff6818
    6c3c:	stmdacs	r0, {r0, r1, r2, r9, sl, fp, ip, sp, lr, pc}
    6c40:	blls	1bdc04 <rpl_re_syntax_options@@Base+0x18c55c>
    6c44:	blcs	20cb8 <quoting_style_vals@@Base+0x31f4>
    6c48:	svcge	0x005cf43f
    6c4c:	bls	d9890 <rpl_re_syntax_options@@Base+0xa81e8>
    6c50:	ldrd	r5, [r7], -r4
    6c54:	movwcc	r9, #19206	; 0x4b06
    6c58:	blls	1ab878 <rpl_re_syntax_options@@Base+0x17a1d0>
    6c5c:	blcs	20cd0 <quoting_style_vals@@Base+0x320c>
    6c60:	svcge	0x0050f43f
    6c64:	stmdavs	r1!, {r1, r2, r8, r9, fp, ip, pc}
    6c68:			; <UNDEFINED> instruction: 0xf7ff6818
    6c6c:	stmdacs	r0, {r0, r1, r2, r3, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    6c70:			; <UNDEFINED> instruction: 0xe747dbf0
    6c74:	ldc	7, cr15, [r0], {251}	; 0xfb
    6c78:	andeq	r8, r2, r0, lsr r3
    6c7c:	andeq	r0, r0, r0, lsl #4
    6c80:	andeq	r6, r1, r0, lsl #9
    6c84:	andeq	r8, r2, r0, lsl r6
    6c88:			; <UNDEFINED> instruction: 0xfffffd45
    6c8c:	andeq	r0, r0, r4, lsr #4
    6c90:	andeq	r0, r0, r4, asr #4
    6c94:			; <UNDEFINED> instruction: 0x000284b8
    6c98:	bmi	bd9958 <rpl_re_syntax_options@@Base+0xba82b0>
    6c9c:	ldrblt	r4, [r0, #-1147]!	; 0xfffffb85
    6ca0:			; <UNDEFINED> instruction: 0x461db0b8
    6ca4:	movwls	r2, #13312	; 0x3400
    6ca8:	andls	r9, r2, r1, lsl #2
    6cac:	stmiapl	sl!, {r8, ip, pc}
    6cb0:	stmib	sp, {r1, r3, r5, r8, r9, fp, lr}^
    6cb4:	ldmdavs	r2, {r1, r2, sl, lr}
    6cb8:	stmiapl	fp!, {r0, r1, r2, r4, r5, r9, ip, pc}^
    6cbc:	stmiblt	fp!, {r0, r1, r3, r4, fp, ip, sp, lr}
    6cc0:	andcs	r9, r0, #0, 18
    6cc4:			; <UNDEFINED> instruction: 0xf0049802
    6cc8:			; <UNDEFINED> instruction: 0x4604fa3b
    6ccc:			; <UNDEFINED> instruction: 0xf7fb9806
    6cd0:	stmdals	r7, {r2, r4, r7, r8, r9, fp, sp, lr, pc}
    6cd4:	bl	fe444cc8 <rpl_re_syntax_options@@Base+0xfe413620>
    6cd8:	stmdbls	r3, {r0, r1, r2, r3, r4, r8, r9, fp, lr}
    6cdc:	bls	dd8564 <rpl_re_syntax_options@@Base+0xda6ebc>
    6ce0:	ldmdavs	fp, {r0, r1, r3, r6, r7, fp, ip, lr}
    6ce4:	teqle	r3, sl	; <illegal shifter operand>
    6ce8:	ldcllt	0, cr11, [r0, #-224]!	; 0xffffff20
    6cec:	strtmi	r9, [r0], -r2, lsl #22
    6cf0:	stmdbge	r9, {r0, r2, r9, fp, sp, pc}
    6cf4:	movwmi	lr, #35277	; 0x89cd
    6cf8:	stc2l	7, cr15, [r6, #1020]	; 0x3fc
    6cfc:	sbcsle	r2, pc, r0, lsl #16
    6d00:	movwcs	r4, #6167	; 0x1817
    6d04:			; <UNDEFINED> instruction: 0xf8004478
    6d08:			; <UNDEFINED> instruction: 0xf7fb3b08
    6d0c:	stmiblt	r0!, {r3, r5, r6, r8, r9, fp, sp, lr, pc}^
    6d10:	stmdavs	r0!, {r1, r2, sl, fp, ip, pc}
    6d14:			; <UNDEFINED> instruction: 0xe7d3b950
    6d18:	ldrmi	r9, [sl], -r0, lsl #22
    6d1c:	svclt	0x0008429e
    6d20:	andls	r4, r0, #44040192	; 0x2a00000
    6d24:	svceq	0x0004f854
    6d28:	sbcle	r2, r9, r0, lsl #16
    6d2c:	ldrtmi	r9, [r1], -r1, lsl #28
    6d30:	stc2	7, cr15, [ip, #1020]	; 0x3fc
    6d34:	mvnsle	r2, r0, lsl #16
    6d38:	ldrtmi	r6, [r1], -r5, lsr #16
    6d3c:			; <UNDEFINED> instruction: 0xf7fb4628
    6d40:	stmdacs	r0, {r1, r3, r5, r8, r9, fp, sp, lr, pc}
    6d44:	strls	sp, [r0, #-488]	; 0xfffffe18
    6d48:	blls	80c38 <rpl_re_syntax_options@@Base+0x4f590>
    6d4c:	ldr	r9, [r7, r0, lsl #6]!
    6d50:	bl	fe8c4d44 <rpl_re_syntax_options@@Base+0xfe89369c>
    6d54:	andeq	r8, r2, ip, lsl #1
    6d58:	andeq	r0, r0, r0, lsl #4
    6d5c:	andeq	r0, r0, r4, asr #4
    6d60:	andeq	r8, r2, r8, asr #7
    6d64:	ldrbmi	lr, [r0, sp, lsr #18]!
    6d68:	mcrrmi	0, 8, fp, r6, cr8
    6d6c:	vstrmi	d26, [r6, #-20]	; 0xffffffec
    6d70:	ldrbtmi	sl, [ip], #-2564	; 0xfffff5fc
    6d74:	stmdbpl	r6!, {r0, r1, r8, fp, sp, pc}^
    6d78:	strls	sl, [r0, #-3334]	; 0xfffff2fa
    6d7c:	strls	r6, [r7, #-2101]	; 0xfffff7cb
    6d80:	blx	16c2d94 <rpl_re_syntax_options@@Base+0x16916ec>
    6d84:	bls	1f524c <rpl_re_syntax_options@@Base+0x1c3ba4>
    6d88:	addsmi	r6, sl, #3342336	; 0x330000
    6d8c:	andlt	sp, r8, r8, ror r1
    6d90:			; <UNDEFINED> instruction: 0x87f0e8bd
    6d94:			; <UNDEFINED> instruction: 0xf0024680
    6d98:	ldmdbmi	ip!, {r0, r1, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}
    6d9c:	blls	10ee54 <rpl_re_syntax_options@@Base+0xdd7ac>
    6da0:	stmdapl	r5!, {r0, r1, r9, fp, ip, pc}^
    6da4:			; <UNDEFINED> instruction: 0xf0034629
    6da8:	bmi	e8561c <rpl_re_syntax_options@@Base+0xe53f74>
    6dac:	stmiapl	r7!, {r0, r3, r4, r5, r8, r9, fp, lr}
    6db0:	ldmdavs	r8!, {r0, r1, r5, r6, r7, fp, ip, lr}
    6db4:	andne	pc, r8, r3, lsl r8	; <UNPREDICTABLE>
    6db8:	andcc	lr, r5, #208, 18	; 0x340000
    6dbc:	svclt	0x003e4293
    6dc0:	cmpvs	r2, sl, asr ip
    6dc4:	subsle	r7, r4, #25
    6dc8:	ldmib	r0, {r3, r4, r5, fp, sp, lr}^
    6dcc:	addsmi	r3, r3, #1342177280	; 0x50000000
    6dd0:	mrrcne	15, 3, fp, sl, cr15
    6dd4:	andcs	r6, sl, #-2147483632	; 0x80000010
    6dd8:	suble	r7, sp, #26
    6ddc:	svceq	0x0001f1b8
    6de0:	ldmib	sp, {r0, r4, r6, r7, ip, lr, pc}^
    6de4:	addsmi	r4, ip, #335544320	; 0x14000000
    6de8:			; <UNDEFINED> instruction: 0xf8dfdc1c
    6dec:			; <UNDEFINED> instruction: 0xf8df90ac
    6df0:	ldrbtmi	r8, [r9], #172	; 0xac
    6df4:			; <UNDEFINED> instruction: 0xf8d544f8
    6df8:	adceq	r3, r2, r4, lsr r1
    6dfc:			; <UNDEFINED> instruction: 0xf8531899
    6e00:	ldmdavc	r8, {r2, r5, ip, sp}
    6e04:	tstle	r5, lr, lsr #16
    6e08:	blcs	2a4f7c <rpl_re_syntax_options@@Base+0x2738d4>
    6e0c:			; <UNDEFINED> instruction: 0xf102bf08
    6e10:	andle	r0, pc, r4, lsl #20
    6e14:	strcc	r4, [r1], #-2082	; 0xfffff7de
    6e18:			; <UNDEFINED> instruction: 0xf0034478
    6e1c:	blls	1c5548 <rpl_re_syntax_options@@Base+0x193ea0>
    6e20:	ble	ffa178b4 <rpl_re_syntax_options@@Base+0xff9e620c>
    6e24:	andcs	r4, r2, #2031616	; 0x1f0000
    6e28:	tstcs	r1, fp, lsr r8
    6e2c:			; <UNDEFINED> instruction: 0xf7fb4478
    6e30:			; <UNDEFINED> instruction: 0xe7a8eb1a
    6e34:	andcs	r6, fp, #3866624	; 0x3b0000
    6e38:	strbmi	r2, [r8], -r1, lsl #2
    6e3c:	bl	4c4e30 <rpl_re_syntax_options@@Base+0x493788>
    6e40:	strcc	r9, [r1], #-2822	; 0xfffff4fa
    6e44:	lfmle	f4, 4, [lr], {156}	; 0x9c
    6e48:	andcs	r6, r2, #3866624	; 0x3b0000
    6e4c:	strbmi	r2, [r0], -r1, lsl #2
    6e50:	bl	244e44 <rpl_re_syntax_options@@Base+0x21379c>
    6e54:	teqcc	r4, r5	; <illegal shifter operand>	; <UNPREDICTABLE>
    6e58:	tsteq	sl, r3, lsl #22
    6e5c:	andcc	pc, sl, r3, asr r8	; <UNPREDICTABLE>
    6e60:	bcs	ba4ed0 <rpl_re_syntax_options@@Base+0xb73828>
    6e64:	ldmdavc	fp, {r1, r2, r4, r6, r7, r8, ip, lr, pc}^
    6e68:	beq	143298 <rpl_re_syntax_options@@Base+0x111bf0>
    6e6c:	bicsle	r2, r1, sl, lsl #22
    6e70:			; <UNDEFINED> instruction: 0xf7fbe7e0
    6e74:	str	lr, [r7, sl, lsl #25]!
    6e78:			; <UNDEFINED> instruction: 0xf7fb210a
    6e7c:	str	lr, [sp, r6, lsl #25]!
    6e80:	bl	2c4e74 <rpl_re_syntax_options@@Base+0x2937cc>
    6e84:			; <UNDEFINED> instruction: 0x00027fb6
    6e88:	andeq	r0, r0, r0, lsl #4
    6e8c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    6e90:	strdeq	r0, [r0], -r4
    6e94:	andeq	r0, r0, r8, ror #4
    6e98:	andeq	r6, r1, r2, ror #1
    6e9c:	ldrdeq	r6, [r1], -ip
    6ea0:	andeq	r4, r1, r4, ror r8
    6ea4:	andeq	r6, r1, r8, lsr #13
    6ea8:	mvnsmi	lr, sp, lsr #18
    6eac:	ldcmi	0, cr11, [r0], #-544	; 0xfffffde0
    6eb0:	fldmdbxmi	r0!, {d10-d11}	;@ Deprecated
    6eb4:	ldrbtmi	sl, [ip], #-2564	; 0xfffff5fc
    6eb8:	stmdbpl	r7!, {r0, r1, r8, fp, sp, pc}^
    6ebc:	strls	sl, [r0, #-3334]	; 0xfffff2fa
    6ec0:	strls	r6, [r7, #-2109]	; 0xfffff7c3
    6ec4:			; <UNDEFINED> instruction: 0xf9b8f003
    6ec8:	bls	1f5390 <rpl_re_syntax_options@@Base+0x1c3ce8>
    6ecc:	addsmi	r6, sl, #3866624	; 0x3b0000
    6ed0:	andlt	sp, r8, fp, asr #2
    6ed4:	ldrhhi	lr, [r0, #141]!	; 0x8d
    6ed8:			; <UNDEFINED> instruction: 0xf0024606
    6edc:	bmi	9c6028 <rpl_re_syntax_options@@Base+0x994980>
    6ee0:			; <UNDEFINED> instruction: 0xf8544b26
    6ee4:	stmiapl	r3!, {r1, pc}^
    6ee8:	ldrdeq	pc, [r0], -r8
    6eec:	ldmib	r0, {r0, r3, r4, r7, r8, sl, fp, ip, lr}^
    6ef0:	addsmi	r3, r3, #1342177280	; 0x50000000
    6ef4:	mrrcne	15, 3, fp, sl, cr14
    6ef8:	andsvc	r6, r9, r2, asr #2
    6efc:	stmdbmi	r0!, {r1, r2, r3, r5, r9, ip, lr, pc}
    6f00:	ldmib	sp, {r5, sp}^
    6f04:	stmdapl	r5!, {r0, r1, r8, r9, sp}^
    6f08:			; <UNDEFINED> instruction: 0xf0034629
    6f0c:			; <UNDEFINED> instruction: 0xf8d8f969
    6f10:	ldmib	r0, {}^	; <UNPREDICTABLE>
    6f14:	addsmi	r3, r3, #1342177280	; 0x50000000
    6f18:	mrrcne	15, 3, fp, sl, cr15
    6f1c:	andcs	r6, sl, #-2147483632	; 0x80000010
    6f20:	andsle	r7, lr, #26
    6f24:	sbcsle	r2, r0, r1, lsl #28
    6f28:	movwmi	lr, #23005	; 0x59dd
    6f2c:	sfmle	f4, 4, [ip], {156}	; 0x9c
    6f30:	ldrbtmi	r4, [lr], #-3604	; 0xfffff1ec
    6f34:	teqne	r4, r5	; <illegal shifter operand>	; <UNPREDICTABLE>
    6f38:	bl	58800 <rpl_re_syntax_options@@Base+0x27158>
    6f3c:	strcc	r0, [r1], #-388	; 0xfffffe7c
    6f40:			; <UNDEFINED> instruction: 0xf936f003
    6f44:	adcmi	r9, r3, #6144	; 0x1800
    6f48:	stmdami	pc, {r2, r4, r5, r6, r7, r9, fp, ip, lr, pc}	; <UNPREDICTABLE>
    6f4c:			; <UNDEFINED> instruction: 0xf8d82202
    6f50:	mrscs	r3, (UNDEF: 1)
    6f54:			; <UNDEFINED> instruction: 0xf7fb4478
    6f58:	ldr	lr, [r6, r6, lsl #21]!
    6f5c:	ldc	7, cr15, [r4], {251}	; 0xfb
    6f60:	smlabtcs	sl, sp, r7, lr
    6f64:	ldc	7, cr15, [r0], {251}	; 0xfb
    6f68:			; <UNDEFINED> instruction: 0xf7fbe7dc
    6f6c:	svclt	0x0000ea96
    6f70:	andeq	r7, r2, r2, ror lr
    6f74:	andeq	r0, r0, r0, lsl #4
    6f78:	strdeq	r0, [r0], -r4
    6f7c:	andeq	r0, r0, r8, ror #4
    6f80:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    6f84:	andeq	r4, r1, sl, asr r7
    6f88:	andeq	r6, r1, r0, lsl #11
    6f8c:	strdlt	fp, [sp], r0
    6f90:	blge	15a45c <rpl_re_syntax_options@@Base+0x128db4>
    6f94:	bge	11a060 <rpl_re_syntax_options@@Base+0xe89b8>
    6f98:	stmdbge	r3, {r0, r2, r3, r4, r5, r6, sl, lr}
    6f9c:			; <UNDEFINED> instruction: 0xac06592e
    6fa0:	ldmdavs	r4!, {sl, ip, pc}
    6fa4:			; <UNDEFINED> instruction: 0xf003940b
    6fa8:	stmdblt	r8!, {r0, r1, r2, r6, r8, fp, ip, sp, lr, pc}
    6fac:	ldmdavs	r3!, {r0, r1, r3, r9, fp, ip, pc}
    6fb0:			; <UNDEFINED> instruction: 0xd14f429a
    6fb4:	ldcllt	0, cr11, [r0, #52]!	; 0x34
    6fb8:			; <UNDEFINED> instruction: 0xf0024604
    6fbc:	stmdbmi	r8!, {r0, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    6fc0:	bls	131be4 <rpl_re_syntax_options@@Base+0x10053c>
    6fc4:	stmdbge	r8, {r0, r1, r2, r3, r5, r6, fp, ip, lr}
    6fc8:	stmdbls	r3, {r8, ip, pc}
    6fcc:			; <UNDEFINED> instruction: 0xf0034638
    6fd0:			; <UNDEFINED> instruction: 0x07e2f8f9
    6fd4:	stmdbmi	r3!, {r0, r1, r2, r3, r8, sl, ip, lr, pc}
    6fd8:	andcc	lr, r7, #3620864	; 0x374000
    6fdc:	addsmi	r5, r3, #6881280	; 0x690000
    6fe0:	bne	ff4b6f50 <rpl_re_syntax_options@@Base+0xff4858a8>
    6fe4:	andcs	r3, r1, #268435456	; 0x10000000
    6fe8:	tstcs	r1, r8, lsl #16
    6fec:	bmi	7ab7f4 <rpl_re_syntax_options@@Base+0x77a14c>
    6ff0:			; <UNDEFINED> instruction: 0xf7fb447a
    6ff4:	streq	lr, [r3, r6, lsr #23]!
    6ff8:	blge	27c760 <rpl_re_syntax_options@@Base+0x24b0b8>
    6ffc:			; <UNDEFINED> instruction: 0xf107aa0a
    7000:	andls	r0, r0, #184	; 0xb8
    7004:	andne	lr, r5, #3620864	; 0x374000
    7008:			; <UNDEFINED> instruction: 0xf8dcf003
    700c:	ldmib	sp, {r0, r2, r4, r8, r9, fp, lr}^
    7010:	stmiapl	r8!, {r0, r3, r9, ip}^
    7014:	svclt	0x00d84291
    7018:	blls	20d968 <rpl_re_syntax_options@@Base+0x1dc2c0>
    701c:	andcc	fp, r1, #212, 30	; 0x350
    7020:	stmdavs	r0, {r0, r9, sp}
    7024:	andls	r2, r0, #1073741824	; 0x40000000
    7028:	ldrbtmi	r4, [sl], #-2576	; 0xfffff5f0
    702c:	bl	fe245020 <rpl_re_syntax_options@@Base+0xfe213978>
    7030:	movwmi	lr, #23005	; 0x59dd
    7034:	lfmle	f4, 4, [r9], #624	; 0x270
    7038:	ldrbtmi	r4, [sp], #-3341	; 0xfffff2f3
    703c:	teqne	r4, r7	; <illegal shifter operand>	; <UNPREDICTABLE>
    7040:	bl	588e8 <rpl_re_syntax_options@@Base+0x27240>
    7044:	strcc	r0, [r1], #-388	; 0xfffffe7c
    7048:			; <UNDEFINED> instruction: 0xf8b2f003
    704c:	adcmi	r9, r3, #6144	; 0x1800
    7050:			; <UNDEFINED> instruction: 0xe7abdaf4
    7054:	b	845048 <rpl_re_syntax_options@@Base+0x8139a0>
    7058:	muleq	r2, r0, sp
    705c:	andeq	r0, r0, r0, lsl #4
    7060:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    7064:	strdeq	r0, [r0], -r4
    7068:	strdeq	r5, [r1], -r0
    706c:	andeq	r5, r1, r2, asr #29
    7070:	andeq	r4, r1, r2, asr r6
    7074:	blmi	119488 <rpl_re_syntax_options@@Base+0xe7de0>
    7078:	bmi	118264 <rpl_re_syntax_options@@Base+0xe6bbc>
    707c:	stmiapl	r9, {r1, r3, r4, r5, r6, sl, lr}^
    7080:	cdplt	0, 8, cr15, cr10, cr2, {0}
    7084:			; <UNDEFINED> instruction: 0x00027cb0
    7088:	andeq	r0, r0, ip, lsr #5
    708c:			; <UNDEFINED> instruction: 0xfffffce5
    7090:	blmi	1194a4 <rpl_re_syntax_options@@Base+0xe7dfc>
    7094:	bmi	118280 <rpl_re_syntax_options@@Base+0xe6bd8>
    7098:	stmiapl	r9, {r1, r3, r4, r5, r6, sl, lr}^
    709c:	cdplt	0, 7, cr15, cr12, cr2, {0}
    70a0:	muleq	r2, r4, ip
    70a4:	andeq	r0, r0, ip, asr #5
    70a8:			; <UNDEFINED> instruction: 0xfffffe0d
    70ac:	blmi	1194c0 <rpl_re_syntax_options@@Base+0xe7e18>
    70b0:	bmi	11829c <rpl_re_syntax_options@@Base+0xe6bf4>
    70b4:	stmiapl	r9, {r1, r3, r4, r5, r6, sl, lr}^
    70b8:	cdplt	0, 6, cr15, cr14, cr2, {0}
    70bc:	andeq	r7, r2, r8, ror ip
    70c0:	andeq	r0, r0, ip, asr #5
    70c4:			; <UNDEFINED> instruction: 0xfffffed5
    70c8:			; <UNDEFINED> instruction: 0xf1a1b508
    70cc:	blcs	247de8 <rpl_re_syntax_options@@Base+0x216740>
    70d0:	ldm	pc, {r0, r1, r2, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    70d4:	tstne	sl, r3	; <UNPREDICTABLE>
    70d8:	strtcs	r2, [r6], -r6, lsr #12
    70dc:	ldreq	r1, [pc, #-2086]	; 68be <sigaltstack@plt+0x4036>
    70e0:	ldmib	r0, {r2, r3, ip, sp}^
    70e4:	bne	607cf0 <rpl_re_syntax_options@@Base+0x5d6648>
    70e8:	andcc	fp, ip, r8, lsl #26
    70ec:	ldrdeq	lr, [r0, -r0]
    70f0:			; <UNDEFINED> instruction: 0xf862f003
    70f4:	stclt	8, cr3, [r8, #-4]
    70f8:	ldmib	r0, {r2, r3, ip, sp}^
    70fc:	ldmfd	sp!, {r8}
    7100:			; <UNDEFINED> instruction: 0xf0034008
    7104:	andcc	fp, ip, r9, asr r8
    7108:	stmdavs	r0, {r0, r7, fp, sp, lr}
    710c:			; <UNDEFINED> instruction: 0xf854f003
    7110:	stclt	8, cr3, [r8, #-4]
    7114:	stmvs	r1, {r2, r3, ip, sp}
    7118:			; <UNDEFINED> instruction: 0x4008e8bd
    711c:			; <UNDEFINED> instruction: 0xf0036800
    7120:	stmdbcc	r5!, {r0, r1, r3, r6, fp, ip, sp, pc}^
    7124:	ldmdale	r9, {r0, r3, r8, fp, sp}
    7128:			; <UNDEFINED> instruction: 0xf853a302
    712c:	ldrmi	r2, [r3], #-33	; 0xffffffdf
    7130:	svclt	0x00004718
    7134:			; <UNDEFINED> instruction: 0xffffffb9
    7138:			; <UNDEFINED> instruction: 0xffffffc7
    713c:	andeq	r0, r0, r9, lsr #32
    7140:	andeq	r0, r0, r9, lsr #32
    7144:	andeq	r0, r0, r9, lsr #32
    7148:	andeq	r0, r0, r9, lsr #32
    714c:	andeq	r0, r0, r9, lsr #32
    7150:			; <UNDEFINED> instruction: 0xffffffd5
    7154:			; <UNDEFINED> instruction: 0xffffffe3
    7158:			; <UNDEFINED> instruction: 0xffffffaf
    715c:	rscscc	pc, pc, pc, asr #32
    7160:	svclt	0x0000bd08
    7164:	svcmi	0x00f8e92d
    7168:	strmi	r1, [r9], sp, asr #24
    716c:			; <UNDEFINED> instruction: 0xf8154680
    7170:			; <UNDEFINED> instruction: 0x2c2d4b01
    7174:	ldccs	0, cr13, [r0], #-1004	; 0xfffffc14
    7178:	stccs	15, cr11, [r7], #-96	; 0xffffffa0
    717c:	ldrb	sp, [r6, r2, lsl #2]!
    7180:	blmi	851dc <rpl_re_syntax_options@@Base+0x53b34>
    7184:	ldrteq	pc, [r0], -r4, lsr #3	; <UNPREDICTABLE>
    7188:	ldmible	r9!, {r0, r3, r9, sl, fp, sp}^
    718c:	eorle	r2, r1, lr, lsr #24
    7190:			; <UNDEFINED> instruction: 0xf1a4462f
    7194:			; <UNDEFINED> instruction: 0xf8170658
    7198:	vmulcs.f64	d1, d0, d1
    719c:	ldm	pc, {r1, r2, r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    71a0:	ldrne	pc, [r1, #-6]
    71a4:	ldrne	r1, [r5, #-1301]	; 0xfffffaeb
    71a8:	ldrne	r1, [r5, #-1301]	; 0xfffffaeb
    71ac:	ldrne	r2, [r1, #-1557]	; 0xfffff9eb
    71b0:	ldrne	r1, [r5, #-1301]	; 0xfffffaeb
    71b4:	ldrne	r1, [r5, #-1301]	; 0xfffffaeb
    71b8:	ldrne	r1, [r5, #-277]	; 0xfffffeeb
    71bc:	ldrne	r1, [r5, #-1301]	; 0xfffffaeb
    71c0:	andseq	r1, r1, r5, lsl r5
    71c4:	rsbsle	r2, r6, r0, lsl #20
    71c8:	eorle	r2, sp, lr, ror #18
    71cc:	ldrtmi	r2, [r8], -r0, lsl #14
    71d0:	svchi	0x00f8e8bd
    71d4:	blmi	85230 <rpl_re_syntax_options@@Base+0x53b88>
    71d8:	teqeq	r0, r4, lsr #3	; <UNPREDICTABLE>
    71dc:	ldmle	r7, {r0, r3, r8, fp, sp}^
    71e0:	blmi	8523c <rpl_re_syntax_options@@Base+0x53b94>
    71e4:	teqeq	r0, r4, lsr #3	; <UNPREDICTABLE>
    71e8:	ldmle	r1, {r0, r3, r8, fp, sp}^
    71ec:	stmdbcs	r7!, {r1, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    71f0:	stmdavc	r9!, {r2, r3, r5, r6, r7, r8, ip, lr, pc}^
    71f4:	rscle	r2, r9, r7, lsr #18
    71f8:	eorsle	r2, lr, ip, asr r9
    71fc:	rscle	r2, r5, r0, lsl #18
    7200:	blcs	9e54b4 <rpl_re_syntax_options@@Base+0x9b3e0c>
    7204:	stfnep	f5, [pc], #904	; 7594 <sigaltstack@plt+0x4d0c>
    7208:	svceq	0x0000f1b8
    720c:	ldmib	r8, {r0, r1, r2, r3, r4, r6, r7, ip, lr, pc}^
    7210:	addsmi	r3, r3, #1342177280	; 0x50000000
    7214:	mrrcne	15, 3, fp, sl, cr14
    7218:	andscs	pc, r4, r8, asr #17
    721c:	bicsle	r7, r6, #25
    7220:			; <UNDEFINED> instruction: 0xf7fb4640
    7224:			; <UNDEFINED> instruction: 0xe7d2eab2
    7228:			; <UNDEFINED> instruction: 0x46104619
    722c:			; <UNDEFINED> instruction: 0xffc4f002
    7230:			; <UNDEFINED> instruction: 0xf1b84683
    7234:	sbcle	r0, sl, r0, lsl #30
    7238:	andeq	lr, r9, #171008	; 0x29c00
    723c:	mrcne	12, 2, r1, cr5, cr0, {2}
    7240:	beq	c38d0 <rpl_re_syntax_options@@Base+0x92228>
    7244:			; <UNDEFINED> instruction: 0xf8def007
    7248:	ldrbmi	r4, [r2], -r9, asr #12
    724c:	stmdbeq	r5, {r8, r9, fp, sp, lr, pc}
    7250:			; <UNDEFINED> instruction: 0xf7fb4606
    7254:	ldrbmi	lr, [fp], -r8, ror #17
    7258:	ldrtmi	r4, [r2], -r0, asr #12
    725c:			; <UNDEFINED> instruction: 0xf04f2101
    7260:			; <UNDEFINED> instruction: 0xf8060c6c
    7264:			; <UNDEFINED> instruction: 0xf04fc00a
    7268:	ldrbpl	r0, [r4, #-3072]!	; 0xfffff400
    726c:	andgt	pc, r1, r9, lsl #17
    7270:	b	19c5264 <rpl_re_syntax_options@@Base+0x1993bbc>
    7274:	pop	{r3, r4, r5, r9, sl, lr}
    7278:	stmiavc	fp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    727c:	blcs	9d4690 <rpl_re_syntax_options@@Base+0x9a2fe8>
    7280:			; <UNDEFINED> instruction: 0xf1a3d020
    7284:	bcs	1c7b4c <rpl_re_syntax_options@@Base+0x1964a4>
    7288:	smlatbcs	r0, r0, r8, sp
    728c:	bcs	1ff298 <rpl_re_syntax_options@@Base+0x1cdbf0>
    7290:	bl	fd508 <rpl_re_syntax_options@@Base+0xcbe60>
    7294:			; <UNDEFINED> instruction: 0xf81501c1
    7298:	ldmdbcc	r0!, {r0, r8, r9, fp, ip, sp}
    729c:			; <UNDEFINED> instruction: 0xf1a32b27
    72a0:			; <UNDEFINED> instruction: 0xf0010230
    72a4:	ldrshle	r0, [r2, #31]!
    72a8:	blcc	ce25c <rpl_re_syntax_options@@Base+0x9cbb4>
    72ac:	svclt	0x00982b02
    72b0:	stmible	r9!, {r0, r1, r2, r3, r5, r9, sl, lr}
    72b4:	stmdals	sl, {r1, r3, r7, r8, r9, sl, sp, lr, pc}
    72b8:			; <UNDEFINED> instruction: 0xff06f7ff
    72bc:	bleq	43984 <rpl_re_syntax_options@@Base+0x122dc>
    72c0:			; <UNDEFINED> instruction: 0xe783dab7
    72c4:	strb	r2, [pc, r0, lsl #2]!
    72c8:	ldrbtmi	r4, [fp], #-2895	; 0xfffff4b1
    72cc:	rsbsle	r2, lr, r0, lsl #16
    72d0:	svcmi	0x00f0e92d
    72d4:	mcrrmi	0, 8, fp, sp, cr5
    72d8:			; <UNDEFINED> instruction: 0xf8d26815
    72dc:			; <UNDEFINED> instruction: 0xf8d29004
    72e0:	strls	fp, [r3, #-8]
    72e4:	svcvs	0x00ec591b
    72e8:	blcs	2535c <quoting_style_vals@@Base+0x7898>
    72ec:	ldrbmi	sp, [r9, #87]	; 0x57
    72f0:	bl	13db80 <rpl_re_syntax_options@@Base+0x10c4d8>
    72f4:	strmi	r0, [r7], -r9, lsl #17
    72f8:	ldrbmi	r4, [r6], -sl, lsl #13
    72fc:			; <UNDEFINED> instruction: 0xf8144634
    7300:	orrslt	r5, sp, r1, lsl #22
    7304:	andsle	r2, sl, r5, lsr #26
    7308:	ldmib	r7, {r1, r2, r5, r9, sl, lr}^
    730c:	addsmi	r3, r3, #1342177280	; 0x50000000
    7310:	mrrcne	15, 3, fp, sl, cr14
    7314:	andsvc	r6, sp, sl, ror r1
    7318:			; <UNDEFINED> instruction: 0x4629d3f0
    731c:			; <UNDEFINED> instruction: 0x46344638
    7320:	b	cc5314 <rpl_re_syntax_options@@Base+0xc93c6c>
    7324:	blpl	8537c <rpl_re_syntax_options@@Base+0x53cd4>
    7328:	mvnle	r2, r0, lsl #26
    732c:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    7330:	stmdaeq	r4, {r3, r8, ip, sp, lr, pc}
    7334:	mvnle	r4, fp, asr #11
    7338:	pop	{r0, r2, ip, sp, pc}
    733c:	ldmdavc	r3!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
    7340:	stfeqd	f7, [r2], {6}
    7344:	eorle	r2, r0, ip, asr #22
    7348:	andle	r2, pc, ip, ror #22
    734c:	andle	r2, fp, r5, lsr #22
    7350:	ldrtmi	r2, [r1], -r0, lsl #6
    7354:	ldrtmi	r9, [r8], -r0, lsl #6
    7358:	bls	d8c8c <rpl_re_syntax_options@@Base+0xa75e4>
    735c:			; <UNDEFINED> instruction: 0xff02f7ff
    7360:	stmdacs	r0, {r1, r2, r9, sl, lr}
    7364:	strb	sp, [pc, sl, asr #3]
    7368:	strb	r4, [lr, r6, ror #12]
    736c:	ldrdne	pc, [r4], -r8
    7370:	ldrmi	r2, [sl], -r0, lsl #6
    7374:	ldrdeq	pc, [r0], -r8
    7378:			; <UNDEFINED> instruction: 0xf8114666
    737c:	stccs	12, cr4, [sl], {1}
    7380:	stmdbcc	r1, {r3, r8, r9, sl, fp, ip, sp, pc}
    7384:	ldc2l	0, cr15, [r6, #8]
    7388:	movwcs	lr, #1976	; 0x7b8
    738c:	ldrdne	pc, [r4], -r8
    7390:			; <UNDEFINED> instruction: 0xf8d8461a
    7394:	strbtmi	r0, [r6], -r0
    7398:	stc2l	0, cr15, [ip, #8]
    739c:	stmdavc	fp, {r1, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}
    73a0:			; <UNDEFINED> instruction: 0xd1a42b25
    73a4:	blcs	1b254d8 <rpl_re_syntax_options@@Base+0x1af3e30>
    73a8:	blcs	133b3f8 <rpl_re_syntax_options@@Base+0x1309d50>
    73ac:	stmvc	fp, {r0, r1, r2, r3, r4, r7, r8, ip, lr, pc}
    73b0:	orrsle	r2, ip, r0, lsl #22
    73b4:	eorpl	pc, r9, r4, asr r8	; <UNPREDICTABLE>
    73b8:			; <UNDEFINED> instruction: 0xf8544603
    73bc:	tstcs	r1, fp, lsr #32
    73c0:			; <UNDEFINED> instruction: 0x46281b52
    73c4:	pop	{r0, r2, ip, sp, pc}
    73c8:			; <UNDEFINED> instruction: 0xf7fb4ff0
    73cc:	ldrbmi	fp, [r0, -r9, asr #16]!
    73d0:	blcs	2a5604 <rpl_re_syntax_options@@Base+0x273f5c>
    73d4:	ldrbmi	sp, [r9, #395]	; 0x18b
    73d8:	svclt	0x00ac78ca
    73dc:	movwcs	r2, #4864	; 0x1300
    73e0:	svclt	0x00182a00
    73e4:	blcs	ffec <sigaltstack@plt+0xd764>
    73e8:			; <UNDEFINED> instruction: 0xf854d081
    73ec:	strmi	r5, [r3], -fp, lsr #32
    73f0:	eorcs	pc, r9, r4, asr r8	; <UNPREDICTABLE>
    73f4:			; <UNDEFINED> instruction: 0xf8152101
    73f8:	ldrmi	r4, [r0], -r1, lsl #24
    73fc:	svclt	0x00182c0a
    7400:	bne	fea9480c <rpl_re_syntax_options@@Base+0xfea63164>
    7404:	svclt	0x0000e7de
    7408:	andeq	r7, r2, lr, asr sl
    740c:	andeq	r0, r0, r8, asr #5
    7410:	svcmi	0x00f0e92d
    7414:			; <UNDEFINED> instruction: 0xf8df469b
    7418:	addslt	r9, r3, r4, ror #3
    741c:			; <UNDEFINED> instruction: 0x46054e78
    7420:	stmdavc	ip, {r0, r3, r4, r5, r6, r7, sl, lr}
    7424:	ldrmi	r4, [r2], pc, lsl #12
    7428:	andcc	pc, r6, r9, asr r8	; <UNPREDICTABLE>
    742c:	andeq	pc, ip, #-1073741822	; 0xc0000002
    7430:			; <UNDEFINED> instruction: 0xf8cd9205
    7434:	movwls	r9, #16396	; 0x400c
    7438:	tstls	r1, #1769472	; 0x1b0000
    743c:	svclt	0x00182c00
    7440:	andsle	r4, r2, r2, lsr #11
    7444:			; <UNDEFINED> instruction: 0xf1072c25
    7448:	andsle	r0, r8, r1, lsl #12
    744c:	ldmib	r5, {r0, r2, r4, r5, r6, r8, r9, ip, sp, pc}^
    7450:	addsmi	r3, r3, #1342177280	; 0x50000000
    7454:	sbchi	pc, r2, r0, lsl #1
    7458:	cmnvs	sl, sl, asr ip
    745c:			; <UNDEFINED> instruction: 0x4637701c
    7460:	stccs	8, cr7, [r0], {52}	; 0x34
    7464:	strmi	fp, [r2, #3864]!	; 0xf18
    7468:	blls	13bc20 <rpl_re_syntax_options@@Base+0x10a578>
    746c:	bls	458d54 <rpl_re_syntax_options@@Base+0x4276ac>
    7470:	addsmi	r6, sl, #1769472	; 0x1b0000
    7474:	adcshi	pc, pc, r0, asr #32
    7478:	pop	{r0, r1, r4, ip, sp, pc}
    747c:	ldmdavc	r9!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
    7480:	stmdaeq	r2, {r0, r1, r2, r8, ip, sp, lr, pc}
    7484:	eoreq	pc, r5, #1073741864	; 0x40000028
    7488:	vpmin.s8	d2, d0, d9
    748c:	ldm	pc, {r0, r3, r7, pc}^	; <UNPREDICTABLE>
    7490:	ldrhi	pc, [r0, -r2]
    7494:	strhi	r3, [r7, r7, lsl #9]
    7498:	strhi	r8, [r7, r7, lsl #15]
    749c:	strhi	r8, [r7, r7, lsl #15]
    74a0:	strhi	r8, [r7, r7, lsl #15]
    74a4:	strhi	r8, [r7, r7, lsl #15]
    74a8:	tstne	lr, #2211840	; 0x21c000
    74ac:			; <UNDEFINED> instruction: 0x46377834
    74b0:	strbmi	lr, [r6], -r4, asr #15
    74b4:	strb	r4, [r9, ip, lsl #12]
    74b8:	strtmi	r9, [r8], -r3, lsl #22
    74bc:	bls	159a08 <rpl_re_syntax_options@@Base+0x128360>
    74c0:	stmvs	r9, {r0, r3, r4, r6, fp, ip, lr}
    74c4:			; <UNDEFINED> instruction: 0xff00f7ff
    74c8:			; <UNDEFINED> instruction: 0x464778bc
    74cc:	blls	1013ac <rpl_re_syntax_options@@Base+0xcfd04>
    74d0:	stmdbmi	ip, {r1, r3, r4, r6, r9, sl, lr}^
    74d4:	ldmdapl	r9, {r3, r5, r9, sl, lr}^
    74d8:			; <UNDEFINED> instruction: 0xf7ff6809
    74dc:	ldmvc	ip!, {r0, r2, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    74e0:	str	r4, [fp, r7, asr #12]!
    74e4:	ldrbmi	r9, [sl], -r3, lsl #22
    74e8:	strtmi	r4, [r8], -r6, asr #18
    74ec:	stmdavs	r9, {r0, r3, r4, r6, fp, ip, lr}^
    74f0:	mcr2	7, 7, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    74f4:			; <UNDEFINED> instruction: 0x464778bc
    74f8:	blge	341380 <rpl_re_syntax_options@@Base+0x30fcd8>
    74fc:			; <UNDEFINED> instruction: 0xf8dd4f42
    7500:	bge	2eb538 <rpl_re_syntax_options@@Base+0x2b9e90>
    7504:	strmi	lr, [r8], -sp, asr #19
    7508:			; <UNDEFINED> instruction: 0x462b461c
    750c:			; <UNDEFINED> instruction: 0x4645447f
    7510:	andls	r4, r7, #152, 12	; 0x9800000
    7514:	andls	r1, r6, #47616	; 0xba00
    7518:			; <UNDEFINED> instruction: 0xf1a17829
    751c:	bcs	247de4 <rpl_re_syntax_options@@Base+0x21673c>
    7520:	ldrbmi	sp, [r8], -ip, asr #18
    7524:	ldc2l	7, cr15, [r0, #1020]	; 0x3fc
    7528:	stmib	r4, {r0, r6, r7, r8, r9, sl, ip}^
    752c:	mrscc	r0, (UNDEF: 17)
    7530:			; <UNDEFINED> instruction: 0xf1b0bf08
    7534:	ldrshle	r3, [r8], #-255	; 0xffffff01
    7538:			; <UNDEFINED> instruction: 0xf8173501
    753c:			; <UNDEFINED> instruction: 0xf8152b01
    7540:	addsmi	r1, r1, #1024	; 0x400
    7544:	blls	1bba90 <rpl_re_syntax_options@@Base+0x18a3e8>
    7548:	adcsmi	r3, fp, #8, 8	; 0x8000000
    754c:	strbmi	sp, [r3], -r4, ror #3
    7550:	ldmib	sp, {r3, r5, r7, r9, sl, lr}^
    7554:	strbmi	r6, [r1], -lr, lsl #14
    7558:	andls	pc, ip, sp, asr #17
    755c:	ldmib	sp, {r0, r2, r3, r4, r9, sl, lr}^
    7560:	ldrbmi	r8, [fp], -ip, lsl #18
    7564:	ldrmi	r2, [r9, #570]!	; 0x23a
    7568:	ldrmi	fp, [r0, #3847]!	; 0xf07
    756c:	andcs	r4, r0, r8, lsr #12
    7570:	svclt	0x0008462e
    7574:			; <UNDEFINED> instruction: 0xf7ff2600
    7578:	stmdavc	r4, {r0, r1, r3, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    757c:	stccs	6, cr4, [r0], {7}
    7580:	svcge	0x005cf43f
    7584:	ldrbmi	r1, [fp], -r1, asr #24
    7588:	eorcs	r4, r9, #48, 12	; 0x3000000
    758c:			; <UNDEFINED> instruction: 0xff40f7ff
    7590:	strmi	r7, [r7], -r4, lsl #16
    7594:			; <UNDEFINED> instruction: 0xf43f2c00
    7598:	stmdavc	r4, {r0, r4, r6, r8, r9, sl, fp, sp, pc}^
    759c:	strb	r3, [sp, -r1, lsl #14]
    75a0:	ldrtmi	r2, [r9], -r0, lsl #6
    75a4:	andlt	pc, r0, sp, asr #17
    75a8:			; <UNDEFINED> instruction: 0x4628461a
    75ac:	ldc2l	7, cr15, [sl, #1020]	; 0x3fc
    75b0:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    75b4:	svcge	0x004af43f
    75b8:	ldr	r7, [pc, -r4, lsl #16]!
    75bc:	stm	r6, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    75c0:	andcs	r2, sl, #0, 6
    75c4:	andvs	r9, r3, r7, lsl #18
    75c8:	strtmi	r4, [r8], -r6, lsl #12
    75cc:	svc	0x0030f7fa
    75d0:	stmib	r4, {r0, r1, r4, r5, fp, sp, lr}^
    75d4:	stmdblt	r3, {r8}^
    75d8:	str	r9, [lr, fp, lsl #26]!
    75dc:	strtmi	r4, [r8], -r1, lsr #12
    75e0:	ldm	r2, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    75e4:	ldmdavc	r4!, {r0, r1, r2, r4, r5, r9, sl, lr}
    75e8:	ldmib	sp, {r3, r5, r8, r9, sl, sp, lr, pc}^
    75ec:	strbmi	r4, [r5], -r8, lsl #12
    75f0:	andls	pc, ip, sp, asr #17
    75f4:			; <UNDEFINED> instruction: 0xf7fae72a
    75f8:	svclt	0x0000ef50
    75fc:	andeq	r7, r2, r8, lsl #18
    7600:	andeq	r0, r0, r0, lsl #4
    7604:	andeq	r0, r0, r8, lsl #4
    7608:	andeq	r5, r1, ip, ror #19
    760c:	svcmi	0x00f0e92d
    7610:	ldcmi	0, cr11, [r4], #-572	; 0xfffffdc4
    7614:	fldmdbxmi	r4!, {d10-d11}	;@ Deprecated
    7618:	ldrbtmi	sl, [ip], #-2564	; 0xfffff5fc
    761c:	stmdbpl	r6!, {r0, r1, r8, fp, sp, pc}^
    7620:	strls	sl, [r0, #-3334]	; 0xfffff2fa
    7624:	strls	r6, [sp, #-2101]	; 0xfffff7cb
    7628:	cdp2	0, 0, cr15, cr6, cr2, {0}
    762c:	bls	375af4 <rpl_re_syntax_options@@Base+0x34444c>
    7630:	addsmi	r6, sl, #3342336	; 0x330000
    7634:	andlt	sp, pc, r3, asr r1	; <UNPREDICTABLE>
    7638:	svchi	0x00f0e8bd
    763c:			; <UNDEFINED> instruction: 0xf0024607
    7640:	blmi	ac58c4 <rpl_re_syntax_options@@Base+0xa9421c>
    7644:	ldrdge	pc, [ip], -sp
    7648:			; <UNDEFINED> instruction: 0xf8dd447b
    764c:	ldmib	r3, {r2, r4, lr, pc}^
    7650:	ldrbmi	r1, [r1, #-3584]	; 0xfffff200
    7654:	strbmi	sp, [r6, #2817]!	; 0xb01
    7658:	stmdami	r5!, {r0, r1, r2, r4, r5, r9, fp, ip, lr, pc}
    765c:	ldmdbeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
    7660:	andcs	r4, r0, #36, 22	; 0x9000
    7664:	stmdami	r4!, {r0, r2, r5, fp, ip, lr}
    7668:	andhi	pc, r3, r4, asr r8	; <UNPREDICTABLE>
    766c:	bleq	fee43a88 <rpl_re_syntax_options@@Base+0xfee123e0>
    7670:	smlabtpl	r7, sp, r9, lr
    7674:			; <UNDEFINED> instruction: 0xf8cd464b
    7678:	stmib	sp, {r2, r5, sp, pc}^
    767c:			; <UNDEFINED> instruction: 0xf8cdec0b
    7680:	stmdapl	r4!, {r3, r5, ip, sp, pc}
    7684:	ldrdne	pc, [r0], -r8
    7688:			; <UNDEFINED> instruction: 0xf7ff6820
    768c:			; <UNDEFINED> instruction: 0xf8ddfec1
    7690:			; <UNDEFINED> instruction: 0xf8dda00c
    7694:			; <UNDEFINED> instruction: 0xf8dfc014
    7698:	strbmi	lr, [fp], -r4, rrx
    769c:	eorne	pc, r7, r8, asr r8	; <UNPREDICTABLE>
    76a0:	ldrbtmi	r2, [lr], #512	; 0x200
    76a4:	stmdavs	r0!, {r2, r8, r9, sl, fp, ip, pc}
    76a8:	strcc	r9, [r1, -r6, lsl #24]
    76ac:	ldrcc	r9, [r8, #1287]!	; 0x507
    76b0:			; <UNDEFINED> instruction: 0xf8cd3401
    76b4:	strls	sl, [sl, #-32]	; 0xffffffe0
    76b8:	eorgt	pc, ip, sp, asr #17
    76bc:	stmib	lr, {r0, r3, r8, r9, sl, ip, pc}^
    76c0:	strls	r7, [ip], #-1024	; 0xfffffc00
    76c4:	mcr2	7, 5, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    76c8:	stmdbmi	sl, {r0, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    76cc:	ldmdbeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
    76d0:	blmi	259ef4 <rpl_re_syntax_options@@Base+0x22884c>
    76d4:	andhi	pc, r1, r4, asr r8	; <UNPREDICTABLE>
    76d8:	stmiapl	r4!, {r0, r2, r5, r7, fp, ip, lr}^
    76dc:			; <UNDEFINED> instruction: 0xf7fae7db
    76e0:	svclt	0x0000eedc
    76e4:	andeq	r7, r2, lr, lsl #14
    76e8:	andeq	r0, r0, r0, lsl #4
    76ec:	andeq	r7, r2, r4, lsl ip
    76f0:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    76f4:	ldrdeq	r0, [r0], -r8
    76f8:	strdeq	r0, [r0], -r4
    76fc:			; <UNDEFINED> instruction: 0x00027bba
    7700:	mvnsmi	lr, sp, lsr #18
    7704:	stcmi	0, cr11, [r4], #-552	; 0xfffffdd8
    7708:	ldrbtmi	r4, [ip], #-2596	; 0xfffff5dc
    770c:	vmulmi.f64	d4, d5, d20
    7710:	stmdbmi	r5!, {r0, r1, r2, r5, r7, fp, ip, lr}
    7714:	bmi	958914 <rpl_re_syntax_options@@Base+0x92726c>
    7718:	ldrbtmi	r6, [sl], #-2109	; 0xfffff7c3
    771c:	stmiapl	r5!, {r0, r3, r8, sl, ip, pc}^
    7720:			; <UNDEFINED> instruction: 0x3094f8d5
    7724:	stmib	r6, {r0, r1, r3, r4, r6, r9, lr}^
    7728:	stmdapl	r1!, {r8, r9, ip, sp}^
    772c:	blx	d4373e <rpl_re_syntax_options@@Base+0xd12096>
    7730:	ldrdcs	pc, [r8], r5
    7734:	addsmi	r6, sl, #3342336	; 0x330000
    7738:	ldmdavs	r3!, {r0, r1, r3, sl, fp, ip, lr, pc}^
    773c:	ldrdcs	pc, [r0, #-133]	; 0xffffff7b
    7740:	sfmle	f4, 4, [r6], {154}	; 0x9a
    7744:	ldmdavs	fp!, {r0, r3, r9, fp, ip, pc}
    7748:			; <UNDEFINED> instruction: 0xd123429a
    774c:	pop	{r1, r3, ip, sp, pc}
    7750:			; <UNDEFINED> instruction: 0xf00281f0
    7754:	blmi	5c57b0 <rpl_re_syntax_options@@Base+0x594108>
    7758:			; <UNDEFINED> instruction: 0xf1054a16
    775c:	ldrbtmi	r0, [fp], #-1720	; 0xfffff948
    7760:	ldrdeq	pc, [r0, #-133]	; 0xffffff7b
    7764:	ldrd	pc, [r8], r5
    7768:	ldrdhi	lr, [r0, -r3]
    776c:	andcs	r5, r0, #10682368	; 0xa30000
    7770:	tstls	r7, r8
    7774:	movwls	r4, #6416	; 0x1910
    7778:			; <UNDEFINED> instruction: 0xf8cdab03
    777c:	strls	r8, [r3, #-16]
    7780:	ands	pc, r4, sp, asr #17
    7784:	stmdapl	r4!, {r1, r2, r9, sl, ip, pc}^
    7788:	stmdavs	r0!, {r0, r8, fp, ip, pc}
    778c:			; <UNDEFINED> instruction: 0xf7ff6809
    7790:			; <UNDEFINED> instruction: 0xe7d7fe3f
    7794:	mcr	7, 4, pc, cr0, cr10, {7}	; <UNPREDICTABLE>
    7798:	andeq	r7, r2, lr, lsl r6
    779c:	andeq	r0, r0, r0, lsl #4
    77a0:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    77a4:	andeq	r7, r2, r8, asr #22
    77a8:	andeq	r0, r0, ip, asr #5
    77ac:			; <UNDEFINED> instruction: 0xfffffeef
    77b0:	strdeq	r7, [r2], -lr
    77b4:	ldrdeq	r0, [r0], -r8
    77b8:	strdeq	r0, [r0], -r4
    77bc:	svcvs	0x0007b5f8
    77c0:	ldrbtmi	r4, [sl], #-2589	; 0xfffff5e3
    77c4:	eorsle	r2, r3, r0, lsl #30
    77c8:			; <UNDEFINED> instruction: 0x46044b1c
    77cc:	ldmpl	r3, {r1, r2, r7, r8, r9, sl, fp, sp, lr}^
    77d0:	bicslt	r7, fp, fp, lsl r8
    77d4:	ldrtmi	r2, [r8], -sp, lsl #2
    77d8:	ldmibne	sp!, {r0, r3, r4, r5, r7, r8, sl, ip, lr}
    77dc:	mcr	7, 4, pc, cr6, cr10, {7}	; <UNPREDICTABLE>
    77e0:	eorle	r4, r6, r5, lsl #5
    77e4:	strmi	r4, [r3], -r1, lsl #12
    77e8:	blcs	8583c <rpl_re_syntax_options@@Base+0x54194>
    77ec:	tstle	r6, sp, lsl #20
    77f0:	mulgt	r1, r0, r8
    77f4:	svceq	0x000af1bc
    77f8:	stcne	15, cr11, [r3], {4}
    77fc:	addsmi	r4, sp, #102760448	; 0x6200000
    7800:	blcs	8580c <rpl_re_syntax_options@@Base+0x54164>
    7804:	mvnle	r4, r8, lsl r6
    7808:	bne	1d8e1b4 <rpl_re_syntax_options@@Base+0x1d5cb0c>
    780c:	ldmibne	fp!, {r1, r2, r3, r5, r6, r8, ip, sp, pc}
    7810:	stccs	8, cr15, [r1], {19}
    7814:	svclt	0x001b2a0a
    7818:	ldmibne	pc!, {r0, r9, sl, ip, sp}	; <UNPREDICTABLE>
    781c:	andcs	r4, sl, #32505856	; 0x1f00000
    7820:	andsvc	fp, sl, lr, lsl pc
    7824:			; <UNDEFINED> instruction: 0xf8842301
    7828:	movwcs	r3, #176	; 0xb0
    782c:			; <UNDEFINED> instruction: 0x67a6603b
    7830:			; <UNDEFINED> instruction: 0x4629bdf8
    7834:	svclt	0x0000e7e8
    7838:	andeq	r7, r2, r6, ror #10
    783c:	andeq	r0, r0, r0, lsr r2
    7840:			; <UNDEFINED> instruction: 0x460db538
    7844:	strmi	r6, [r4], -r3, lsl #31
    7848:	strtmi	r6, [sl], -r1, lsl #30
    784c:	ldrmi	r6, [r9], #-2048	; 0xfffff800
    7850:			; <UNDEFINED> instruction: 0xff24f006
    7854:	andle	r1, r9, r3, asr #24
    7858:	svcvs	0x00a34285
    785c:	strcs	fp, [r0, #-3988]	; 0xfffff06c
    7860:	ldrmi	r2, [r8], #-1281	; 0xfffffaff
    7864:	adcspl	pc, r1, r4, lsl #17
    7868:	ldclt	7, cr6, [r8, #-640]!	; 0xfffffd80
    786c:			; <UNDEFINED> instruction: 0xf0016860
    7870:	svclt	0x0000ff47
    7874:	stmdavs	r3, {r3, r4, r5, r6, r7, r8, sl, ip, sp, pc}
    7878:	blle	d92480 <rpl_re_syntax_options@@Base+0xd60dd8>
    787c:	strmi	r6, [r4], -r3, lsl #19
    7880:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    7884:	svcmi	0x0000f5b3
    7888:	svcvs	0x0083d030
    788c:	bne	ff263618 <rpl_re_syntax_options@@Base+0xff231f70>
    7890:			; <UNDEFINED> instruction: 0xf894d003
    7894:	bcs	fb60 <sigaltstack@plt+0xd2d8>
    7898:	teqlt	r3, #84	; 0x54
    789c:			; <UNDEFINED> instruction: 0xf64f6f62
    78a0:			; <UNDEFINED> instruction: 0xf6c375fb
    78a4:	addsmi	r7, r3, #1069547520	; 0x3fc00000
    78a8:	adcmi	sp, fp, #-2147483643	; 0x80000005
    78ac:	subseq	sp, r9, r5, asr r8
    78b0:	strbvs	r6, [r1, -r0, lsr #30]!
    78b4:	stc2l	0, cr15, [sl, #24]
    78b8:	tstcs	sp, #212, 18	; 0x350000
    78bc:			; <UNDEFINED> instruction: 0x67201ad1
    78c0:			; <UNDEFINED> instruction: 0xf894d0f1
    78c4:	stmdacs	r0, {r0, r4, r5, r7}
    78c8:	strtmi	sp, [r0], -sp, ror #3
    78cc:			; <UNDEFINED> instruction: 0xffb8f7ff
    78d0:	tstcs	sp, #212, 18	; 0x350000
    78d4:	smlalle	r4, r8, r3, r2
    78d8:	tsteq	r8, r3, lsl #2	; <UNPREDICTABLE>
    78dc:			; <UNDEFINED> instruction: 0xf0216f20
    78e0:	strbvs	r0, [r1, -r3, lsl #2]!
    78e4:	ldc2	0, cr15, [r2, #24]!
    78e8:	ldcllt	7, cr6, [r8, #128]!	; 0x80
    78ec:			; <UNDEFINED> instruction: 0x670ee9d0
    78f0:	addsmi	r2, pc, #0, 6
    78f4:	tsteq	r3, r6, lsr #32	; <UNPREDICTABLE>
    78f8:	adcsmi	fp, r6, #8, 30
    78fc:	tsteq	r8, r1, lsl #2	; <UNPREDICTABLE>
    7900:			; <UNDEFINED> instruction: 0xf64fd12b
    7904:			; <UNDEFINED> instruction: 0xf6c773fe
    7908:	addsmi	r7, r9, #-67108861	; 0xfc000003
    790c:	movwcs	fp, #3988	; 0xf94
    7910:	adcsmi	r2, r1, #67108864	; 0x4000000
    7914:			; <UNDEFINED> instruction: 0xf043bf38
    7918:	ldmiblt	r3!, {r0, r8, r9}^
    791c:	addmi	r6, fp, #268	; 0x10c
    7920:	svcvs	0x00a3d315
    7924:	ldmle	r1!, {r0, r1, r4, r5, r7, r9, lr}
    7928:	mrrcne	10, 15, r1, r9, cr3
    792c:			; <UNDEFINED> instruction: 0xf894d0dd
    7930:	blcs	13bfc <sigaltstack@plt+0x11374>
    7934:			; <UNDEFINED> instruction: 0x4620d1d9
    7938:			; <UNDEFINED> instruction: 0xff82f7ff
    793c:	adcsmi	r6, r3, #652	; 0x28c
    7940:	ldcllt	8, cr13, [r8, #656]!	; 0x290
    7944:			; <UNDEFINED> instruction: 0xf7ff4620
    7948:	svcvs	0x00a3ff7b
    794c:	strbvs	lr, [r1, -r5, lsr #15]
    7950:			; <UNDEFINED> instruction: 0xf0066f00
    7954:			; <UNDEFINED> instruction: 0x6720fd7b
    7958:			; <UNDEFINED> instruction: 0xf006e7e3
    795c:	svclt	0x0000fe25
    7960:			; <UNDEFINED> instruction: 0x4604b538
    7964:	blcs	21978 <quoting_style_vals@@Base+0x3eb4>
    7968:	strmi	sp, [sp], -r0, lsr #22
    796c:	rscsvc	pc, r7, #82837504	; 0x4f00000
    7970:			; <UNDEFINED> instruction: 0xf6c76c01
    7974:	strdcs	r7, [r4], -pc	; <UNPREDICTABLE>
    7978:	cdp2	0, 10, cr15, cr14, cr6, {0}
    797c:			; <UNDEFINED> instruction: 0xf0066760
    7980:	strvs	pc, [r0, -r1, asr #26]!
    7984:	movwcs	fp, #301	; 0x12d
    7988:	ldrmi	r6, [r8], -r3, lsr #15
    798c:	adcscc	pc, r1, r4, lsl #17
    7990:	svcvs	0x0061bd38
    7994:			; <UNDEFINED> instruction: 0xf894b111
    7998:	ldrhlt	r3, [r3, r1]
    799c:	smlatbcs	r0, r2, pc, r6	; <UNPREDICTABLE>
    79a0:	mrc	7, 6, APSR_nzcv, cr4, cr10, {7}
    79a4:	svclt	0x00183000
    79a8:	ldclt	0, cr2, [r8, #-4]!
    79ac:	strbvs	r2, [r0, -r4]!
    79b0:	stc2	0, cr15, [r8, #-24]!	; 0xffffffe8
    79b4:	strvs	r2, [r3, r0, lsl #6]!
    79b8:	adcscc	pc, r1, r4, lsl #17
    79bc:	ldrmi	r6, [r8], -r0, lsr #14
    79c0:	strtmi	lr, [r0], -r6, ror #15
    79c4:			; <UNDEFINED> instruction: 0xff3cf7ff
    79c8:	strb	r6, [r7, r0, lsr #30]!
    79cc:			; <UNDEFINED> instruction: 0xf890b111
    79d0:	strhlt	r3, [r3, -r1]
    79d4:			; <UNDEFINED> instruction: 0xe7334770
    79d8:	blcc	b45d5c <rpl_re_syntax_options@@Base+0xb146b4>
    79dc:	svcmi	0x00f0e92d
    79e0:	adclt	r4, r1, fp, ror r4
    79e4:	ldrmi	r4, [sl], -ip, lsl #12
    79e8:	movwls	r4, #38530	; 0x9682
    79ec:	blcc	745d70 <rpl_re_syntax_options@@Base+0x7146c8>
    79f0:	ldmdavc	sp, {r0, r1, r4, r6, r7, fp, ip, lr}
    79f4:	strtmi	r4, [r9], -sp, lsl #6
    79f8:			; <UNDEFINED> instruction: 0xffb2f7ff
    79fc:	ldrdcs	pc, [r0], -sl
    7a00:	ldrsbtcc	pc, [r8], sl	; <UNPREDICTABLE>
    7a04:	b	1018474 <rpl_re_syntax_options@@Base+0xfe6dcc>
    7a08:	sbclt	r0, r4, #4
    7a0c:	tstle	sp, ip, lsl #8
    7a10:	ldrsbtcc	pc, [r8], #-138	; 0xffffff76	; <UNPREDICTABLE>
    7a14:	andsne	lr, ip, #3571712	; 0x368000
    7a18:	teqcc	r0, sl, asr #17	; <UNPREDICTABLE>
    7a1c:	stmib	sl, {r2, r3, r8, r9, fp, ip, pc}^
    7a20:	cmnlt	fp, sl, asr #4
    7a24:	eorlt	r9, r1, ip, lsl #16
    7a28:	svchi	0x00f0e8bd
    7a2c:	tsteq	r4, r5, asr #20
    7a30:	adcseq	pc, r8, sl, lsl #2
    7a34:			; <UNDEFINED> instruction: 0xff94f7ff
    7a38:	sbclt	r4, r3, #32, 6	; 0x80000000
    7a3c:	blls	32c674 <rpl_re_syntax_options@@Base+0x2fafcc>
    7a40:	mvnle	r2, r0, lsl #22
    7a44:			; <UNDEFINED> instruction: 0xf7ff4650
    7a48:	uadd16mi	pc, r0, r5	; <UNPREDICTABLE>
    7a4c:	mrc2	7, 5, pc, cr6, cr15, {7}
    7a50:	ldrdcs	pc, [r0], -sl
    7a54:	ldrsbtcc	pc, [r8], sl	; <UNPREDICTABLE>
    7a58:			; <UNDEFINED> instruction: 0xf040429a
    7a5c:			; <UNDEFINED> instruction: 0xf8da8428
    7a60:	ldmib	sl, {r3, r4, r5, r6}^
    7a64:			; <UNDEFINED> instruction: 0xf89a721c
    7a68:			; <UNDEFINED> instruction: 0x460630b0
    7a6c:	teqeq	r0, sl, asr #17	; <UNPREDICTABLE>
    7a70:	subvc	lr, sl, #3309568	; 0x328000
    7a74:	msrcc	SPSR_f, sl, lsl #17
    7a78:	bne	fe545dfc <rpl_re_syntax_options@@Base+0xfe514754>
    7a7c:			; <UNDEFINED> instruction: 0x9c0919bb
    7a80:	smladxls	r2, sp, r8, r1
    7a84:	movwls	r4, #17946	; 0x461a
    7a88:	tstls	r9, r1, ror #16
    7a8c:			; <UNDEFINED> instruction: 0xf1a16809
    7a90:			; <UNDEFINED> instruction: 0xf8df0e04
    7a94:	adcsmi	r1, fp, #128, 20	; 0x80000
    7a98:	stmdapl	r4!, {r0, r3, sl, fp, ip, pc}^
    7a9c:			; <UNDEFINED> instruction: 0xf0006821
    7aa0:	strmi	r8, [ip], -r2, lsl #10
    7aa4:	addsmi	lr, pc, #3
    7aa8:	rscscc	pc, pc, #-2147483648	; 0x80000000
    7aac:			; <UNDEFINED> instruction: 0xf103d012
    7ab0:			; <UNDEFINED> instruction: 0xf89c3cff
    7ab4:	ldrmi	r8, [r9], r0
    7ab8:	svceq	0x000af1b8
    7abc:	mvnsle	r4, r3, ror #12
    7ac0:	ldmcc	pc!, {r2, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    7ac4:			; <UNDEFINED> instruction: 0xf0002c00
    7ac8:	addsmi	r8, pc, #-486539264	; 0xe3000000
    7acc:			; <UNDEFINED> instruction: 0xf1024644
    7ad0:	strdle	r3, [ip, #47]!	; 0x2f
    7ad4:			; <UNDEFINED> instruction: 0xf1be4664
    7ad8:			; <UNDEFINED> instruction: 0xf8ca0f01
    7adc:			; <UNDEFINED> instruction: 0xf8ca4090
    7ae0:	stmdble	r9, {r3, r6, r8, sp}
    7ae4:	umlalscs	pc, r0, sl, r8	; <UNPREDICTABLE>
    7ae8:	msrcc	SPSR_f, sl	; <illegal shifter operand>
    7aec:	mulle	r3, sl, r2
    7af0:	strtmi	r9, [r8], r4, lsl #22
    7af4:	eors	r9, sp, r3, lsl #6
    7af8:	svclt	0x002642b0
    7afc:	ldmdbne	fp, {r0, r1, r7, r8, r9, fp, ip}
    7b00:	adcmi	r4, fp, #36700160	; 0x2300000
    7b04:	ldrbhi	pc, [r7], #0	; <UNPREDICTABLE>
    7b08:			; <UNDEFINED> instruction: 0xf1059e04
    7b0c:			; <UNDEFINED> instruction: 0xf81538ff
    7b10:			; <UNDEFINED> instruction: 0xf816ec01
    7b14:	ldrtmi	ip, [r2], -r1, lsl #24
    7b18:	strbmi	r3, [r6, #3585]!	; 0xe01
    7b1c:	strbmi	fp, [r2], -r8, lsl #30
    7b20:			; <UNDEFINED> instruction: 0xf000d00e
    7b24:			; <UNDEFINED> instruction: 0xf812bccb
    7b28:			; <UNDEFINED> instruction: 0xf1029c01
    7b2c:			; <UNDEFINED> instruction: 0xf8163cff
    7b30:			; <UNDEFINED> instruction: 0xf1068c01
    7b34:	strbmi	r3, [r1, #3839]	; 0xeff
    7b38:	strthi	pc, [r7], #64	; 0x40
    7b3c:			; <UNDEFINED> instruction: 0x46624676
    7b40:			; <UNDEFINED> instruction: 0xd1f0429a
    7b44:			; <UNDEFINED> instruction: 0xf00042bb
    7b48:			; <UNDEFINED> instruction: 0xf8138475
    7b4c:	bcs	292b58 <rpl_re_syntax_options@@Base+0x2614b0>
    7b50:	ldrbthi	pc, [r0], #-0	; <UNPREDICTABLE>
    7b54:	ldrmi	r3, [r8], r1, lsl #2
    7b58:			; <UNDEFINED> instruction: 0xf818e004
    7b5c:	bcs	292768 <rpl_re_syntax_options@@Base+0x2610c0>
    7b60:	stmdbcc	r1, {r0, r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    7b64:	svclt	0x001845a8
    7b68:	mvnsle	r2, r0, lsl #18
    7b6c:	movweq	lr, #15272	; 0x3ba8
    7b70:	movwls	r1, #14579	; 0x38f3
    7b74:			; <UNDEFINED> instruction: 0xf8df9a03
    7b78:			; <UNDEFINED> instruction: 0xf8ca39a0
    7b7c:			; <UNDEFINED> instruction: 0xf8ca8098
    7b80:	bls	2500c8 <rpl_re_syntax_options@@Base+0x21ea20>
    7b84:	tstls	r5, #13828096	; 0xd30000
    7b88:	teqlt	r3, fp, lsl r8
    7b8c:	stmibcc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    7b90:	ldmdbvs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7b94:			; <UNDEFINED> instruction: 0xf0002a00
    7b98:	stmdbeq	r0, {r1, r5, sl, pc}^
    7b9c:	stmdacs	r1, {r8, sl, sp}
    7ba0:	mvnscc	pc, #79	; 0x4f
    7ba4:	svclt	0x00389306
    7ba8:	andcc	r2, r5, r1
    7bac:	addeq	r4, r0, r4, lsl #12
    7bb0:	stc2	0, cr15, [r8], #-24	; 0xffffffe8
    7bb4:	ldmdavc	fp, {r0, r2, r4, r8, r9, fp, ip, pc}
    7bb8:	blcs	193d8 <sigaltstack@plt+0x16b50>
    7bbc:	mvnhi	pc, #0
    7bc0:			; <UNDEFINED> instruction: 0x3090f8da
    7bc4:	movwls	r4, #21912	; 0x5598
    7bc8:	mvnshi	pc, #0
    7bcc:	addsmi	r9, pc, #5120	; 0x1400
    7bd0:			; <UNDEFINED> instruction: 0xf8dabf08
    7bd4:			; <UNDEFINED> instruction: 0xf0003148
    7bd8:			; <UNDEFINED> instruction: 0xf64f83ef
    7bdc:			; <UNDEFINED> instruction: 0xf6c073fe
    7be0:			; <UNDEFINED> instruction: 0x46b873ff
    7be4:	bleq	43d28 <rpl_re_syntax_options@@Base+0x12680>
    7be8:	ldrtmi	r9, [r0], -r1, lsl #14
    7bec:	ldrmi	r9, [lr], -r7, lsl #10
    7bf0:	eorge	pc, r0, sp, asr #17
    7bf4:	svcls	0x00054645
    7bf8:			; <UNDEFINED> instruction: 0xf8dd46da
    7bfc:	and	r9, r8, r8, lsl r0
    7c00:	eorpl	pc, fp, r0, asr #16
    7c04:	blcc	85c60 <rpl_re_syntax_options@@Base+0x545b8>
    7c08:	mvnsle	r2, sl, lsl #22
    7c0c:			; <UNDEFINED> instruction: 0xd00e42bd
    7c10:	b	299720 <rpl_re_syntax_options@@Base+0x268078>
    7c14:			; <UNDEFINED> instruction: 0xf10a0b09
    7c18:	strmi	r0, [r3, #2049]!	; 0x801
    7c1c:	adcsmi	sp, r4, #240, 2	; 0x3c
    7c20:	ldrthi	pc, [pc], #-512	; 7c28 <sigaltstack@plt+0x53a0>	; <UNPREDICTABLE>
    7c24:	adceq	r0, r1, r4, rrx
    7c28:	ldc2	0, cr15, [r0], {6}
    7c2c:	bls	281bd4 <rpl_re_syntax_options@@Base+0x25052c>
    7c30:			; <UNDEFINED> instruction: 0xf8df46d3
    7c34:	strmi	r3, [r6], -ip, ror #17
    7c38:			; <UNDEFINED> instruction: 0xf8cd9f01
    7c3c:	ldmpl	r3, {r2, pc}^
    7c40:	ldrdge	pc, [r0], -sp	; <UNPREDICTABLE>
    7c44:	tstls	sl, #448	; 0x1c0
    7c48:			; <UNDEFINED> instruction: 0xf8da681b
    7c4c:	bls	cc174 <rpl_re_syntax_options@@Base+0x9aacc>
    7c50:	bne	14ac878 <rpl_re_syntax_options@@Base+0x147b1d0>
    7c54:	sfmcs	f1, 1, [r0, #-28]	; 0xffffffe4
    7c58:	movhi	pc, #0
    7c5c:			; <UNDEFINED> instruction: 0x46424598
    7c60:	ldrmi	fp, [sl], -r8, lsr #31
    7c64:	ldrmi	r9, [r5], -r1, lsl #22
    7c68:	vqrdmulh.s<illegal width 8>	d18, d0, d9
    7c6c:	blls	168ae4 <rpl_re_syntax_options@@Base+0x13743c>
    7c70:	blne	ff6195dc <rpl_re_syntax_options@@Base+0xff5e7f34>
    7c74:			; <UNDEFINED> instruction: 0xff5cf012
    7c78:	ldmib	sp, {r7, r9, sl, lr}^
    7c7c:	strbmi	r2, [r1], -r3, lsl #6
    7c80:	stmibcc	r9, {r1, r2, r3, r6, r9, ip, sp, lr, pc}
    7c84:	ldmdbvs	r8!, {r6, r7, r9, sl, ip, sp, lr, pc}
    7c88:			; <UNDEFINED> instruction: 0xf0121a98
    7c8c:			; <UNDEFINED> instruction: 0x4641ff51
    7c90:	stmdacs	r1, {r3, r8, r9, fp, ip, pc}
    7c94:	andcs	fp, r1, r8, lsr pc
    7c98:	strbmi	r4, [r8, #1664]	; 0x680
    7c9c:	svclt	0x00289807
    7ca0:			; <UNDEFINED> instruction: 0xf10846c8
    7ca4:	ldrmi	r0, [r8, #2053]	; 0x805
    7ca8:	ldrmi	fp, [r8], r8, lsr #31
    7cac:			; <UNDEFINED> instruction: 0xff40f012
    7cb0:	mvnsvc	pc, #82837504	; 0x4f00000
    7cb4:	mvnsvc	pc, #202375168	; 0xc100000
    7cb8:	svclt	0x00382801
    7cbc:	strbmi	r2, [r8, #-1]
    7cc0:	strbmi	fp, [r8], -r8, lsr #30
    7cc4:	strtmi	r3, [r8], #-5
    7cc8:	ldrmi	r4, [r8, #1152]	; 0x480
    7ccc:	movwcs	fp, #3988	; 0xf94
    7cd0:	strmi	r2, [r8, #769]!	; 0x301
    7cd4:			; <UNDEFINED> instruction: 0xf043bfb8
    7cd8:	movwls	r0, #49921	; 0xc301
    7cdc:			; <UNDEFINED> instruction: 0xf0402b00
    7ce0:	b	13e8c68 <rpl_re_syntax_options@@Base+0x13b75c0>
    7ce4:			; <UNDEFINED> instruction: 0xf0060088
    7ce8:	blls	86b24 <rpl_re_syntax_options@@Base+0x5547c>
    7cec:	pkhbtmi	r4, r1, sp, lsl #5
    7cf0:			; <UNDEFINED> instruction: 0x83abf000
    7cf4:	vpadd.f32	d18, d0, d0
    7cf8:	blls	6a8c44 <rpl_re_syntax_options@@Base+0x67759c>
    7cfc:	bleq	144384 <rpl_re_syntax_options@@Base+0x112cdc>
    7d00:	stmdals	r6, {r0, r9, fp, ip, pc}
    7d04:	ldmdavs	fp, {r0, r3, r4, r6, r9, sl, lr}
    7d08:	bl	14e85c <rpl_re_syntax_options@@Base+0x11d1b4>
    7d0c:	b	cad20 <rpl_re_syntax_options@@Base+0x99678>
    7d10:	movwcc	r0, #4608	; 0x1200
    7d14:			; <UNDEFINED> instruction: 0xf856459c
    7d18:			; <UNDEFINED> instruction: 0xf8412022
    7d1c:	mvnsle	r2, r4, lsl #30
    7d20:	b	13cf9ec <rpl_re_syntax_options@@Base+0x139e344>
    7d24:	bl	24b740 <rpl_re_syntax_options@@Base+0x21a098>
    7d28:	strbmi	r0, [fp], -lr, lsl #4
    7d2c:			; <UNDEFINED> instruction: 0xf853468c
    7d30:	addsmi	r0, sl, #4, 22	; 0x1000
    7d34:	svceq	0x0004f84c
    7d38:	bls	bc524 <rpl_re_syntax_options@@Base+0x8ae7c>
    7d3c:			; <UNDEFINED> instruction: 0xf8512000
    7d40:	andcc	r3, r1, r4, lsl #30
    7d44:	bl	fe8d8760 <rpl_re_syntax_options@@Base+0xfe8a70b8>
    7d48:	ldrmi	r0, [r3], #-775	; 0xfffffcf9
    7d4c:	svccc	0x0004f84b
    7d50:	bl	fea3f12c <rpl_re_syntax_options@@Base+0xfea0da84>
    7d54:	blne	1908970 <rpl_re_syntax_options@@Base+0x18d72c8>
    7d58:			; <UNDEFINED> instruction: 0xf8df18e0
    7d5c:	andcc	r7, r1, r8, asr #15
    7d60:			; <UNDEFINED> instruction: 0xf8ca9a01
    7d64:			; <UNDEFINED> instruction: 0xf64f3144
    7d68:	vrsra.s64	<illegal reg q11.5>, q15, #64
    7d6c:	ldrbtmi	r7, [pc], #-1023	; 7d74 <sigaltstack@plt+0x54ec>
    7d70:			; <UNDEFINED> instruction: 0xf1c54298
    7d74:	ldrbtmi	r0, [r6], #-1280	; 0xfffffb00
    7d78:	tsteq	lr, r9, lsl #22
    7d7c:	addmi	pc, ip, sl, asr #17
    7d80:	rsbsvs	pc, ip, sl, asr #17
    7d84:	teqne	r4, sl, asr #17	; <UNPREDICTABLE>
    7d88:	smlalbtcs	pc, ip, sl, r8	; <UNPREDICTABLE>
    7d8c:	teqpl	r8, sl, asr #17	; <UNPREDICTABLE>
    7d90:	addpl	pc, r0, sl, asr #17
    7d94:	addscs	pc, r4, sl, asr #17
    7d98:	vqadd.s8	d6, d0, d24
    7d9c:	smlabbeq	r0, r2, r3, r8
    7da0:	blx	c43dc2 <rpl_re_syntax_options@@Base+0xc1271a>
    7da4:	vtst.8	d22, d5, d25
    7da8:	vorr.i32	<illegal reg q10.5>, #22016	; 0x00005600
    7dac:	blx	fe0dcb0a <rpl_re_syntax_options@@Base+0xfe0ab462>
    7db0:	andcs	r2, r1, #67108864	; 0x4000000
    7db4:	bl	fe8e00a4 <rpl_re_syntax_options@@Base+0xfe8ae9fc>
    7db8:			; <UNDEFINED> instruction: 0xf5b373e1
    7dbc:	svclt	0x009c7f00
    7dc0:	mvnsne	pc, #64, 4
    7dc4:	ldrshtvs	r6, [r8], #-11
    7dc8:			; <UNDEFINED> instruction: 0xf44fbf98
    7dcc:	vqadd.s8	q3, q8, <illegal reg q15.5>
    7dd0:			; <UNDEFINED> instruction: 0xf8df8346
    7dd4:			; <UNDEFINED> instruction: 0xf50a3754
    7dd8:			; <UNDEFINED> instruction: 0x46d175b8
    7ddc:	tstls	r0, #2063597568	; 0x7b000000
    7de0:	blx	1f43df2 <rpl_re_syntax_options@@Base+0x1f1274a>
    7de4:			; <UNDEFINED> instruction: 0x1744f8df
    7de8:			; <UNDEFINED> instruction: 0x2744f8df
    7dec:			; <UNDEFINED> instruction: 0x23a9f64a
    7df0:	tstls	fp, r9, ror r4
    7df4:	ldrls	r4, [lr, #-1564]	; 0xfffff9e4
    7df8:	strtcs	pc, [sl], #1730	; 0x6c2
    7dfc:			; <UNDEFINED> instruction: 0x3734f8df
    7e00:			; <UNDEFINED> instruction: 0xf64f940f
    7e04:			; <UNDEFINED> instruction: 0xf6c174fe
    7e08:	ldrls	r7, [r4], #-1279	; 0xfffffb01
    7e0c:	tstvs	r8, r4
    7e10:	stmpl	sl, {r0, r3, r8, fp, ip, pc}
    7e14:	stmiapl	fp, {r2, r3, r4, r9, ip, pc}^
    7e18:	rsbsge	pc, ip, sp, asr #17
    7e1c:			; <UNDEFINED> instruction: 0xf8d9931d
    7e20:			; <UNDEFINED> instruction: 0xf8d9308c
    7e24:			; <UNDEFINED> instruction: 0xf8d94080
    7e28:	movwls	fp, #20624	; 0x5090
    7e2c:			; <UNDEFINED> instruction: 0xf8d90098
    7e30:	ldrls	r3, [r1], #-124	; 0xffffff84
    7e34:			; <UNDEFINED> instruction: 0xf0069302
    7e38:	adceq	pc, r3, r5, ror #21
    7e3c:	ldrsbtcs	pc, [r0], #-137	; 0xffffff77	; <UNPREDICTABLE>
    7e40:	ldrmi	r9, [r9], -sp, lsl #6
    7e44:	ldrsbtcc	pc, [r8], #-137	; 0xffffff77	; <UNPREDICTABLE>
    7e48:	tstls	lr, r9, asr #4
    7e4c:	ldmne	r3, {r2, r3, r4, r8, fp, ip, pc}^
    7e50:	blls	6eca84 <rpl_re_syntax_options@@Base+0x6bb3dc>
    7e54:			; <UNDEFINED> instruction: 0x4098f8d9
    7e58:	ldrls	r6, [r6], #-2138	; 0xfffff7a6
    7e5c:	ldmvs	sl, {r0, r1, r9, ip, pc}
    7e60:	andls	r6, r1, #1769472	; 0x1b0000
    7e64:	andls	r9, r6, sl, lsl #6
    7e68:	ldmdbls	sp, {r3, fp, ip, sp, lr}
    7e6c:	stmdavs	r9, {r3, ip, pc}
    7e70:	svclt	0x00182900
    7e74:	andeq	pc, r1, r0, asr #32
    7e78:	smlatbls	r4, r3, r5, r4
    7e7c:			; <UNDEFINED> instruction: 0xf0809017
    7e80:	smladcs	r0, r5, r3, r8
    7e84:	subls	pc, r8, sp, asr #17
    7e88:			; <UNDEFINED> instruction: 0x465f46b9
    7e8c:	tstls	r8, #1200	; 0x4b0
    7e90:			; <UNDEFINED> instruction: 0x463c9b18
    7e94:	blpl	85eec <rpl_re_syntax_options@@Base+0x54844>
    7e98:	vqdmulh.s<illegal width 8>	d2, d0, d4
    7e9c:	ldm	pc, {r1, r2, r3, r4, r5, r6, r7, r8, pc}^	; <UNPREDICTABLE>
    7ea0:	svcls	0x009ff003
    7ea4:	muleq	r3, pc, fp	; <UNPREDICTABLE>
    7ea8:	strcs	r4, [r0], -r0, lsr #13
    7eac:			; <UNDEFINED> instruction: 0xf7fae012
    7eb0:	eorlt	lr, ip, #231424	; 0x38800
    7eb4:			; <UNDEFINED> instruction: 0xf8336803
    7eb8:	ldreq	r3, [fp], #20
    7ebc:	blls	23cee4 <rpl_re_syntax_options@@Base+0x20b83c>
    7ec0:			; <UNDEFINED> instruction: 0xf7fab123
    7ec4:	stmdavs	r3, {r1, r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    7ec8:	eorpl	pc, r4, r3, asr r8	; <UNPREDICTABLE>
    7ecc:	ldrbtvs	lr, [r6], -r5, lsl #22
    7ed0:	blpl	85f38 <rpl_re_syntax_options@@Base+0x54890>
    7ed4:	strbmi	r2, [r4], -sl, lsl #26
    7ed8:	blne	ff97c684 <rpl_re_syntax_options@@Base+0xff94afdc>
    7edc:	blls	4172e8 <rpl_re_syntax_options@@Base+0x3e5c40>
    7ee0:	ldmvs	r9, {r4, r5, r9, sl, lr}^
    7ee4:			; <UNDEFINED> instruction: 0xff52f012
    7ee8:	ldmdbvs	sl, {r4, r8, r9, fp, ip, pc}
    7eec:	adcmi	r9, r3, #11264	; 0x2c00
    7ef0:	bleq	fe082b00 <rpl_re_syntax_options@@Base+0xfe051458>
    7ef4:	mrshi	pc, (UNDEF: 10)	; <UNPREDICTABLE>
    7ef8:	ldrdcc	pc, [r0], -fp
    7efc:	blcs	2cb20 <quoting_style_vals@@Base+0xf05c>
    7f00:	sbchi	pc, r9, r0
    7f04:			; <UNDEFINED> instruction: 0xf8cd464b
    7f08:	strtmi	fp, [r1], ip, asr #32
    7f0c:			; <UNDEFINED> instruction: 0xf8dd46b3
    7f10:			; <UNDEFINED> instruction: 0x462e801c
    7f14:	and	r4, r5, ip, lsl r6
    7f18:	ldrdhi	pc, [r0], -sl
    7f1c:	svceq	0x0000f1b8
    7f20:	adcshi	pc, r2, r0
    7f24:	bl	eeb38 <rpl_re_syntax_options@@Base+0xbd490>
    7f28:			; <UNDEFINED> instruction: 0xf8da1a08
    7f2c:	ldrmi	r2, [r3, #4]
    7f30:	ldmib	sl, {r1, r4, r5, r6, r7, r8, ip, lr, pc}^
    7f34:	adcsmi	r5, r2, #536870912	; 0x20000000
    7f38:	addshi	pc, r4, r0
    7f3c:	blcs	2eb54 <quoting_style_vals@@Base+0x11090>
    7f40:	strtmi	sp, [r8], -sl, ror #1
    7f44:			; <UNDEFINED> instruction: 0xf0014639
    7f48:	stmdacs	r0, {r0, r1, r3, r7, r8, sl, fp, ip, sp, lr, pc}
    7f4c:	strtmi	sp, [r3], -r4, ror #3
    7f50:	ldrmi	r4, [r9], ip, asr #12
    7f54:	ldrmi	r9, [r9, #2821]	; 0xb05
    7f58:	adcshi	pc, r6, r0
    7f5c:			; <UNDEFINED> instruction: 0xf8439b02
    7f60:	blls	1a400c <rpl_re_syntax_options@@Base+0x172964>
    7f64:	eorhi	pc, r9, r3, asr #16
    7f68:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    7f6c:	adcmi	r9, r3, #22528	; 0x5800
    7f70:	tsthi	r7, r0, asr #4	; <UNPREDICTABLE>
    7f74:	str	r4, [fp, r7, lsr #12]
    7f78:			; <UNDEFINED> instruction: 0xf0002d0a
    7f7c:			; <UNDEFINED> instruction: 0xf7fa8195
    7f80:			; <UNDEFINED> instruction: 0x2600eb7a
    7f84:	ldrdge	pc, [r0], -r0
    7f88:	blls	23ffc0 <rpl_re_syntax_options@@Base+0x20e918>
    7f8c:			; <UNDEFINED> instruction: 0xf7fab123
    7f90:	stmdavs	r3, {r2, r4, r6, r8, r9, fp, sp, lr, pc}
    7f94:	eorhi	pc, r8, r3, asr r8	; <UNPREDICTABLE>
    7f98:	bl	226054 <rpl_re_syntax_options@@Base+0x1f49ac>
    7f9c:	strcc	r6, [r1], #-1654	; 0xfffff98a
    7fa0:	addsle	r2, sl, sl, lsl #26
    7fa4:	andscc	pc, r5, sl, lsr r8	; <UNPREDICTABLE>
    7fa8:	ldreq	r4, [sp], #1704	; 0x6a8
    7fac:	qsaxmi	fp, r5, r8
    7fb0:			; <UNDEFINED> instruction: 0xf814d5eb
    7fb4:			; <UNDEFINED> instruction: 0xf1b88b01
    7fb8:	addle	r0, lr, sl, lsl #30
    7fbc:	andscc	pc, r8, sl, lsr r8	; <UNPREDICTABLE>
    7fc0:	strle	r0, [r8, #-1176]	; 0xfffffb68
    7fc4:	blhi	8601c <rpl_re_syntax_options@@Base+0x54974>
    7fc8:	svceq	0x000af1b8
    7fcc:			; <UNDEFINED> instruction: 0xf83ad085
    7fd0:	ldreq	r3, [r8], #24
    7fd4:	b	13fd3b4 <rpl_re_syntax_options@@Base+0x13cbd0c>
    7fd8:			; <UNDEFINED> instruction: 0x46256676
    7fdc:	ldrb	r3, [r4, r0, lsr #12]
    7fe0:	vstrcs	s18, [sl, #-16]
    7fe4:	ldrbcc	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    7fe8:	beq	4412c <rpl_re_syntax_options@@Base+0x12a84>
    7fec:	andeq	pc, r2, #2
    7ff0:	bls	26c814 <rpl_re_syntax_options@@Base+0x23b16c>
    7ff4:	ldrbmi	r4, [r6], -r3, lsr #13
    7ff8:			; <UNDEFINED> instruction: 0xf8d358d3
    7ffc:	eorle	r8, ip, r0
    8000:	teqlt	fp, r7, lsl #22
    8004:	bl	dc5ff4 <rpl_re_syntax_options@@Base+0xd9494c>
    8008:			; <UNDEFINED> instruction: 0xf8336803
    800c:	ldreq	r2, [r1], #21
    8010:	adchi	pc, r8, r0, lsl #2
    8014:			; <UNDEFINED> instruction: 0xf0139b04
    8018:	svclt	0x00080401
    801c:	andle	r2, sp, r1, lsl #8
    8020:			; <UNDEFINED> instruction: 0xf0002d09
    8024:	stccs	0, cr8, [sp, #-708]	; 0xfffffd3c
    8028:			; <UNDEFINED> instruction: 0xf04fbf08
    802c:	andle	r0, r5, r0, lsl #20
    8030:	svclt	0x00182d08
    8034:	beq	84464 <rpl_re_syntax_options@@Base+0x52dbc>
    8038:	adchi	pc, r0, r0
    803c:			; <UNDEFINED> instruction: 0xb1239b08
    8040:	b	ffec6030 <rpl_re_syntax_options@@Base+0xffe94988>
    8044:			; <UNDEFINED> instruction: 0xf8136803
    8048:	stccc	0, cr5, [r1], {37}	; 0x25
    804c:	ldrbtvs	lr, [r6], -r5, lsl #22
    8050:			; <UNDEFINED> instruction: 0xf81bd1fb
    8054:	vstrcs	d5, [sl, #-4]
    8058:	bl	feafc7a8 <rpl_re_syntax_options@@Base+0xfeacb100>
    805c:	ldrbmi	r0, [ip], -r7, lsl #10
    8060:	ldr	r3, [ip, -r1, lsl #26]!
    8064:			; <UNDEFINED> instruction: 0x46394632
    8068:			; <UNDEFINED> instruction: 0xf7fa4628
    806c:	stmdacs	r0, {r1, r9, fp, sp, lr, pc}
    8070:	svcge	0x006df43f
    8074:	blcs	2ecd8 <stdlib_allocator@@Base+0xbc>
    8078:	svcge	0x0063f47f
    807c:	ldrdhi	pc, [r0], -sl
    8080:	svceq	0x0000f1b8
    8084:	svcge	0x004ef47f
    8088:			; <UNDEFINED> instruction: 0x465e4635
    808c:	ldrdlt	pc, [ip], #-141	; 0xffffff73
    8090:	strbmi	r4, [ip], -r3, lsr #12
    8094:	blls	59b00 <rpl_re_syntax_options@@Base+0x28458>
    8098:			; <UNDEFINED> instruction: 0xf1039a0a
    809c:	addsmi	r0, r3, #4096	; 0x1000
    80a0:	blls	7c1d8 <rpl_re_syntax_options@@Base+0x4ab30>
    80a4:	stmdals	r7, {r0, r1, r8, fp, ip, pc}
    80a8:			; <UNDEFINED> instruction: 0x469c011a
    80ac:	stmne	fp, {r3, r4, r7, r9, sl, lr}
    80b0:	stmib	r3, {r3, r7, ip, lr}^
    80b4:	sbcsvs	r6, sp, r1, lsl #14
    80b8:			; <UNDEFINED> instruction: 0xf8cb9b05
    80bc:	ldrmi	ip, [r9]
    80c0:	andge	pc, r4, sp, asr #17
    80c4:	svcge	0x004af47f
    80c8:	ldrmi	r9, [r9, #2831]	; 0xb0f
    80cc:	mvnhi	pc, r0, lsl #6
    80d0:	bls	52f91c <rpl_re_syntax_options@@Base+0x4fe274>
    80d4:	strbeq	lr, [r9, #-3014]	; 0xfffff43a
    80d8:	vqsub.s8	d4, d16, d5
    80dc:	bl	fea6886c <rpl_re_syntax_options@@Base+0xfea371c4>
    80e0:	addsmi	r0, r3, #402653184	; 0x18000000
    80e4:	bicshi	pc, sp, r0, lsl #4
    80e8:	stmdals	r6, {r0, r3, r5, r7}
    80ec:			; <UNDEFINED> instruction: 0xf9aef006
    80f0:	bls	36ed00 <rpl_re_syntax_options@@Base+0x33d658>
    80f4:	strls	r1, [r5, #-2985]	; 0xfffff457
    80f8:	addeq	r4, r9, r3, lsl r4
    80fc:	ldrmi	r9, [r8], -r6
    8100:			; <UNDEFINED> instruction: 0xf9a4f006
    8104:	stmiane	r3, {r1, r2, r3, r8, r9, fp, ip, pc}^
    8108:	str	r9, [r7, -r2, lsl #6]!
    810c:			; <UNDEFINED> instruction: 0xf8939b12
    8110:	blcs	143d8 <sigaltstack@plt+0x11b50>
    8114:	mrcge	4, 7, APSR_nzcv, cr0, cr15, {1}
    8118:	ldmdavs	fp, {r0, r3, r4, r8, r9, fp, ip, pc}
    811c:	blls	10fd84 <rpl_re_syntax_options@@Base+0xde6dc>
    8120:	ldrmi	r2, [r9], -r1, lsl #16
    8124:	movwcs	fp, #8076	; 0x1f8c
    8128:	stmdbcs	r1, {r8, r9, sp}
    812c:	movwcs	fp, #3976	; 0xf88
    8130:			; <UNDEFINED> instruction: 0xf43f2b00
    8134:			; <UNDEFINED> instruction: 0xf1a2aee1
    8138:	ldrb	r0, [sp], r4, lsl #22
    813c:			; <UNDEFINED> instruction: 0xf64f9a01
    8140:	vrsra.s64	<illegal reg q11.5>, q15, #64
    8144:	addsmi	r3, sl, #-67108861	; 0xfc000003
    8148:			; <UNDEFINED> instruction: 0x81abf200
    814c:	stmdals	r3, {r0, r4, r6, r8}
    8150:			; <UNDEFINED> instruction: 0xf97cf006
    8154:	ldrdcc	pc, [r0], -fp
    8158:	movwls	r9, #31233	; 0x7a01
    815c:	movwls	r0, #41043	; 0xa053
    8160:	ldr	r9, [lr, r3]
    8164:	and	r4, r4, ip, asr r6
    8168:	andscs	pc, r2, r3, lsr r8	; <UNPREDICTABLE>
    816c:			; <UNDEFINED> instruction: 0xf57f0492
    8170:			; <UNDEFINED> instruction: 0xf814af51
    8174:	bcs	292d80 <rpl_re_syntax_options@@Base+0x2616d8>
    8178:			; <UNDEFINED> instruction: 0xe6aed1f6
    817c:	svceq	0x0000f1ba
    8180:			; <UNDEFINED> instruction: 0xf1aabf18
    8184:	ldrb	r0, [r9, -r1, lsl #20]
    8188:			; <UNDEFINED> instruction: 0x46414650
    818c:	ldc2l	0, cr15, [lr, #72]!	; 0x48
    8190:	bl	fea11618 <rpl_re_syntax_options@@Base+0xfe9dff70>
    8194:	bl	6891a0 <rpl_re_syntax_options@@Base+0x657af8>
    8198:	svclt	0x00280a04
    819c:	beq	442e0 <rpl_re_syntax_options@@Base+0x12c38>
    81a0:	strbmi	lr, [pc], -ip, asr #14
    81a4:	ldrdls	pc, [r8], #-141	; 0xffffff73
    81a8:			; <UNDEFINED> instruction: 0xf8c92500
    81ac:	strtmi	r7, [fp], r4, lsl #1
    81b0:	ldrdge	pc, [r4], #-141	; 0xffffff73
    81b4:	cdpls	8, 0, cr9, cr5, cr2, {0}
    81b8:			; <UNDEFINED> instruction: 0xf8dd9d1a
    81bc:	ands	r8, r5, r0, asr r0
    81c0:	bl	2edf4 <waitpid@GLIBC_2.4>
    81c4:			; <UNDEFINED> instruction: 0xf8400187
    81c8:	adcmi	r4, r3, #39	; 0x27
    81cc:	stmdavs	r9!, {r0, r1, r2, r3, r5, ip, lr, pc}
    81d0:	cfstr32le	mvfx4, [r4], {89}	; 0x59
    81d4:	ldmdavc	r9, {r0, r2, r4, r8, r9, fp, ip, pc}
    81d8:			; <UNDEFINED> instruction: 0xf0402900
    81dc:			; <UNDEFINED> instruction: 0x370180d8
    81e0:	blcc	86238 <rpl_re_syntax_options@@Base+0x54b90>
    81e4:	mvnsle	r2, sl, lsl #22
    81e8:	bleq	8461c <rpl_re_syntax_options@@Base+0x52f74>
    81ec:	strhle	r4, [r7, #46]!	; 0x2e
    81f0:	addsmi	r9, lr, #15360	; 0x3c00
    81f4:	cmphi	r5, r0, lsl #6	; <UNPREDICTABLE>
    81f8:	mcrreq	11, 12, lr, r6, cr10
    81fc:	vrshl.s8	q2, q2, q8
    8200:	bl	fe9a8748 <rpl_re_syntax_options@@Base+0xfe9770a0>
    8204:	strbmi	r0, [r6, #-1546]	; 0xfffff9f6
    8208:	mrshi	pc, (UNDEF: 107)	; <UNPREDICTABLE>
    820c:	bl	feb2ee48 <rpl_re_syntax_options@@Base+0xfeafd7a0>
    8210:	strbtmi	r0, [r6], -sl, lsl #2
    8214:	addeq	r4, r9, r8, lsl r4
    8218:			; <UNDEFINED> instruction: 0xf918f006
    821c:	ldrmi	r9, [r8], #-2830	; 0xfffff4f2
    8220:	bl	2ee54 <strlen@GLIBC_2.4>
    8224:	adcmi	r0, r3, #-1073741791	; 0xc0000021
    8228:	eormi	pc, r7, r0, asr #16
    822c:			; <UNDEFINED> instruction: 0xf899d1cf
    8230:	strhls	r3, [r2], -r0
    8234:	teqlt	fp, r5, lsl #12
    8238:	ldmdavs	fp, {r0, r3, r4, r8, r9, fp, ip, pc}
    823c:	blcs	56e54 <rpl_re_syntax_options@@Base+0x257ac>
    8240:	blls	2fe650 <rpl_re_syntax_options@@Base+0x2ccfa8>
    8244:	andvs	r3, fp, r1, lsl #22
    8248:			; <UNDEFINED> instruction: 0xf1099b02
    824c:			; <UNDEFINED> instruction: 0x4cbb09b8
    8250:			; <UNDEFINED> instruction: 0xf8499a1e
    8254:	ldrbtmi	r3, [ip], #-3132	; 0xfffff3c4
    8258:			; <UNDEFINED> instruction: 0xf8499b05
    825c:	stmdals	r3, {r4, r5, sl, fp, ip, sp, lr}
    8260:	stccc	8, cr15, [ip], #-292	; 0xfffffedc
    8264:	rsbvs	r9, r0, r6, lsl #22
    8268:	ldccc	8, cr15, [ip], {73}	; 0x49
    826c:	blls	29979c <rpl_re_syntax_options@@Base+0x2680f4>
    8270:	blls	60304 <rpl_re_syntax_options@@Base+0x2ec5c>
    8274:			; <UNDEFINED> instruction: 0xf47f60a3
    8278:			; <UNDEFINED> instruction: 0xf8ddadd2
    827c:			; <UNDEFINED> instruction: 0xf8caa07c
    8280:			; <UNDEFINED> instruction: 0xf8ca316c
    8284:			; <UNDEFINED> instruction: 0xf7fa30b4
    8288:	stmdbvs	r0!, {r3, r4, r5, r7, fp, sp, lr, pc}
    828c:			; <UNDEFINED> instruction: 0xf7fa3804
    8290:	stmdals	ip, {r2, r4, r5, r7, fp, sp, lr, pc}
    8294:	pop	{r0, r5, ip, sp, pc}
    8298:	blls	22c260 <rpl_re_syntax_options@@Base+0x1fabb8>
    829c:			; <UNDEFINED> instruction: 0xf0002b00
    82a0:	stfcsd	f0, [sl, #-96]	; 0xffffffa0
    82a4:	msrhi	CPSR_, r0, asr #32
    82a8:	strtmi	r2, [lr], -r0, lsl #10
    82ac:			; <UNDEFINED> instruction: 0xf10ae617
    82b0:			; <UNDEFINED> instruction: 0x462004b8
    82b4:	blx	ff7c62b8 <rpl_re_syntax_options@@Base+0xff794c10>
    82b8:			; <UNDEFINED> instruction: 0xf7ff4620
    82bc:			; <UNDEFINED> instruction: 0xf8dafa7f
    82c0:			; <UNDEFINED> instruction: 0xf8da3128
    82c4:			; <UNDEFINED> instruction: 0xf8da7070
    82c8:	addsmi	r0, pc, #120	; 0x78
    82cc:			; <UNDEFINED> instruction: 0xf8da9302
    82d0:			; <UNDEFINED> instruction: 0xf43f6130
    82d4:	blls	b3220 <rpl_re_syntax_options@@Base+0x81b78>
    82d8:	stmdbls	r2, {r4, r5, r7, r9, lr}
    82dc:	streq	lr, [r0, #-2823]	; 0xfffff4f9
    82e0:	andeq	lr, r6, #3072	; 0xc00
    82e4:	ldcpl	15, cr11, [fp, #176]!	; 0xb0
    82e8:	andls	r5, r4, #6912	; 0x1b00
    82ec:	bls	b7f90 <rpl_re_syntax_options@@Base+0x868e8>
    82f0:	bicsmi	r4, fp, #1811939331	; 0x6c000003
    82f4:	svclt	0x0028543b
    82f8:	ldmdavs	sl!, {r0, r1, r4, r7, r8, sl, ip, lr}
    82fc:	addsmi	r6, sl, #720896	; 0xb0000
    8300:	sbchi	pc, r9, r0, asr #32
    8304:	mvfeqs	f7, f7
    8308:	stfeqd	f7, [r4], {1}
    830c:	ldrdmi	pc, [r0], -lr
    8310:			; <UNDEFINED> instruction: 0xf8dc4673
    8314:	strbtmi	r1, [r2], -r0
    8318:	mvfeqs	f7, #0.5
    831c:	stfeqd	f7, [r4], {12}
    8320:	rscsle	r4, r3, ip, lsl #5
    8324:	ldmdavc	r9, {r2, r4, fp, ip, sp, lr}
    8328:	smlabble	fp, ip, r2, r4
    832c:	mrrcne	12, 5, r1, r1, cr12	; <UNPREDICTABLE>
    8330:	mul	r0, r4, r8
    8334:			; <UNDEFINED> instruction: 0xf8914623
    8338:	strmi	ip, [sl], -r0
    833c:	tstcc	r1, r1, lsl #8
    8340:	rscsle	r4, r5, r6, ror #11
    8344:			; <UNDEFINED> instruction: 0x9c094972
    8348:	tstls	r9, r1, ror #16
    834c:			; <UNDEFINED> instruction: 0xf1a16809
    8350:			; <UNDEFINED> instruction: 0xf1be0e04
    8354:			; <UNDEFINED> instruction: 0xf67f0f01
    8358:			; <UNDEFINED> instruction: 0xf89aab9c
    835c:			; <UNDEFINED> instruction: 0xf89a40b0
    8360:	blne	10c908 <rpl_re_syntax_options@@Base+0xdb260>
    8364:	bl	fe99945c <rpl_re_syntax_options@@Base+0xfe967db4>
    8368:	stmdbls	r2, {r0, sl, fp}
    836c:	strbtmi	r4, [r1], #-675	; 0xfffffd5d
    8370:	strcs	fp, [r0], #-3988	; 0xfffff06c
    8374:	addmi	r2, sl, #16777216	; 0x1000000
    8378:			; <UNDEFINED> instruction: 0x2100bf94
    837c:	addmi	r2, ip, #1073741824	; 0x40000000
    8380:			; <UNDEFINED> instruction: 0xf103bf1c
    8384:			; <UNDEFINED> instruction: 0xf10233ff
    8388:			; <UNDEFINED> instruction: 0xf7ff32ff
    838c:	andls	fp, r2, r2, lsl #23
    8390:	ldrb	r9, [r9, -r5, lsl #12]
    8394:			; <UNDEFINED> instruction: 0x3090f8da
    8398:	ldr	r9, [r7], #-773	; 0xfffffcfb
    839c:	vstrls	d9, [r1, #-4]
    83a0:			; <UNDEFINED> instruction: 0xf73f2b09
    83a4:			; <UNDEFINED> instruction: 0xf04fac64
    83a8:	strbt	r0, [r6], #-2080	; 0xfffff7e0
    83ac:	ldrdcc	pc, [r8, #-138]	; 0xffffff76
    83b0:	addsmi	r9, sl, #12288	; 0x3000
    83b4:	cfstrsge	mvf15, [sl], {127}	; 0x7f
    83b8:	stmdbls	r3, {r0, r3, r4, r6, r9, fp, lr}
    83bc:	movwls	r1, #31435	; 0x7acb
    83c0:	bls	259c14 <rpl_re_syntax_options@@Base+0x22856c>
    83c4:	tstls	sl, #13828096	; 0xd30000
    83c8:	movwls	r6, #34843	; 0x881b
    83cc:	rsbsle	r2, r0, r0, lsl #26
    83d0:	strbvc	lr, [r3, #2563]!	; 0xa03
    83d4:	stmdaeq	r0!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    83d8:	movwls	r2, #4864	; 0x1300
    83dc:	blmi	1441518 <rpl_re_syntax_options@@Base+0x140fe70>
    83e0:	mvnsvc	pc, pc, asr #12
    83e4:			; <UNDEFINED> instruction: 0xf6c19e09
    83e8:	ldmpl	r3!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, ip, sp, lr}^
    83ec:	addmi	r6, fp, #1769472	; 0x1b0000
    83f0:	blge	ff5060f4 <rpl_re_syntax_options@@Base+0xff4d4a4c>
    83f4:			; <UNDEFINED> instruction: 0xf67f4298
    83f8:	bl	fea33340 <rpl_re_syntax_options@@Base+0xfea01c98>
    83fc:	bl	fe948814 <rpl_re_syntax_options@@Base+0xfe91716c>
    8400:	stmdbeq	r9, {r3}^
    8404:	stmdbcs	r1, {r6, r8, fp}
    8408:	tstcs	r1, r8, lsr pc
    840c:			; <UNDEFINED> instruction: 0xf1012801
    8410:	svclt	0x00380105
    8414:	blcs	10420 <sigaltstack@plt+0xdb98>
    8418:	andeq	pc, r5, r0, lsl #2
    841c:	andls	fp, r6, #220, 30	; 0x370
    8420:	cfstr64le	mvdx2, [pc], {1}
    8424:	addmi	r4, r3, #687865856	; 0x29000000
    8428:	stmiane	ip, {r2, r4, r6, r7, r8, r9, sl, fp, ip, sp, pc}^
    842c:	strtmi	r1, [r0], -ip, lsl #16
    8430:	bllt	fef86434 <rpl_re_syntax_options@@Base+0xfef54d8c>
    8434:	adcsmi	r9, r2, #8192	; 0x2000
    8438:	blge	fe38553c <rpl_re_syntax_options@@Base+0xfe353e94>
    843c:	stccs	8, cr15, [r1], {22}
    8440:			; <UNDEFINED> instruction: 0xf47f2a0a
    8444:			; <UNDEFINED> instruction: 0xf7ffab87
    8448:	strtmi	fp, [lr], r6, lsl #23
    844c:			; <UNDEFINED> instruction: 0xf43f2d00
    8450:	b	13f3658 <rpl_re_syntax_options@@Base+0x13c1fb0>
    8454:			; <UNDEFINED> instruction: 0xf1a00e85
    8458:	svcne	0x00310b04
    845c:	tstcs	r9, sp, ror #8
    8460:	blx	9486c <rpl_re_syntax_options@@Base+0x631c4>
    8464:	addsmi	pc, r8, #1
    8468:	bmi	d7d458 <rpl_re_syntax_options@@Base+0xd4bdb0>
    846c:	ldrbtvc	pc, [lr], #1615	; 0x64f	; <UNPREDICTABLE>
    8470:			; <UNDEFINED> instruction: 0xf6c14b34
    8474:	ldrbtmi	r7, [sl], #-1279	; 0xfffffb01
    8478:	cfldrdpl	mvd4, [r2], {123}	; 0x7b
    847c:	sbcsvs	r1, r8, r0, lsl #21
    8480:	stmdale	lr, {r5, r7, r9, lr}
    8484:	addeq	r3, r0, r1
    8488:	ldrmi	lr, [r3], -r3, lsr #9
    848c:	bllt	16c6490 <rpl_re_syntax_options@@Base+0x1694de8>
    8490:			; <UNDEFINED> instruction: 0xf7ff464c
    8494:	bls	b711c <rpl_re_syntax_options@@Base+0x85a74>
    8498:	smlaldx	r4, r3, fp, r6
    849c:			; <UNDEFINED> instruction: 0x0e85ea4f
    84a0:			; <UNDEFINED> instruction: 0xf006e457
    84a4:	ldrtmi	pc, [ip], -r1, lsl #17	; <UNPREDICTABLE>
    84a8:	bllt	5864ac <rpl_re_syntax_options@@Base+0x554e04>
    84ac:	smlsdcs	r0, ip, r6, r4
    84b0:	strls	lr, [r1, #-1658]	; 0xfffff986
    84b4:	mcrls	7, 0, lr, cr4, cr7, {3}
    84b8:	bllt	11464bc <rpl_re_syntax_options@@Base+0x1114e14>
    84bc:	strtmi	r9, [fp], -r4, lsl #28
    84c0:	bllt	10464c4 <rpl_re_syntax_options@@Base+0x1014e1c>
    84c4:	rsbeq	r2, sp, r1, lsl #10
    84c8:	ble	fff18f7c <rpl_re_syntax_options@@Base+0xffee78d4>
    84cc:	andls	r1, r6, #1696	; 0x6a0
    84d0:	stccs	7, cr14, [sl, #-672]	; 0xfffffd60
    84d4:	mcrls	15, 0, fp, cr8, cr8, {0}
    84d8:	bl	17c52c <rpl_re_syntax_options@@Base+0x14ae84>
    84dc:			; <UNDEFINED> instruction: 0xf8146676
    84e0:	vstrcs	d5, [sl, #-4]
    84e4:	ldrbt	sp, [r8], #505	; 0x1f9
    84e8:	stmia	r6!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    84ec:	stmdavs	r3, {r9, sl, sp}
    84f0:	eorcs	pc, r5, r3, asr r8	; <UNPREDICTABLE>
    84f4:	blpl	8654c <rpl_re_syntax_options@@Base+0x54ea4>
    84f8:	ldrbtvs	lr, [r6], -r2, lsl #22
    84fc:	mvnsle	r2, sl, lsl #26
    8500:	ldrmi	lr, [lr], -fp, ror #9
    8504:	strbt	r4, [sl], #1565	; 0x61d
    8508:	andeq	r7, r2, r8, asr #6
    850c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    8510:	andeq	r0, r0, ip, asr r2
    8514:	andeq	r0, r0, ip, lsl #5
    8518:	andeq	r0, r0, ip, ror #4
    851c:	andeq	r0, r0, r0, asr #4
    8520:	muleq	r0, ip, r2
    8524:	strdeq	r7, [r2], -r6
    8528:	andeq	r7, r2, r8, lsl #9
    852c:	andeq	r7, r2, r4, ror r4
    8530:	andeq	r0, r0, r0, ror r2
    8534:	andeq	r0, r0, ip, lsl #4
    8538:	andeq	r0, r0, ip, lsr r2
    853c:	andeq	r7, r2, lr
    8540:	andeq	r4, r1, r6, lsl #21
    8544:	andeq	r6, r2, ip, ror #27
    8548:	ldrbmi	lr, [r0, sp, lsr #18]!
    854c:	stclmi	0, cr11, [r1, #-544]!	; 0xfffffde0
    8550:			; <UNDEFINED> instruction: 0x4c61ab05
    8554:	ldrbtmi	sl, [sp], #-2564	; 0xfffff5fc
    8558:	stmdbpl	pc!, {r0, r1, r8, fp, sp, pc}	; <UNPREDICTABLE>
    855c:	strls	sl, [r0], #-3078	; 0xfffff3fa
    8560:	strls	r6, [r7], #-2108	; 0xfffff7c4
    8564:	cdp2	0, 6, cr15, cr8, cr1, {0}
    8568:	bls	1f6a50 <rpl_re_syntax_options@@Base+0x1c53a8>
    856c:	addsmi	r6, sl, #3866624	; 0x3b0000
    8570:	adchi	pc, lr, r0, asr #32
    8574:	pop	{r3, ip, sp, pc}
    8578:			; <UNDEFINED> instruction: 0x468187f0
    857c:			; <UNDEFINED> instruction: 0xf900f001
    8580:			; <UNDEFINED> instruction: 0xf0012004
    8584:	ldmdbmi	r5, {r0, r5, sl, fp, ip, sp, lr, pc}^
    8588:	eorcs	r9, ip, r4, lsl #22
    858c:	stmdapl	ip!, {r0, r1, r9, fp, ip, pc}^
    8590:			; <UNDEFINED> instruction: 0xf0014621
    8594:	bmi	14c7e30 <rpl_re_syntax_options@@Base+0x1496788>
    8598:			; <UNDEFINED> instruction: 0xf8554b52
    859c:	stmiapl	fp!, {r1, pc}^
    85a0:	ldrdeq	pc, [r0], -r8
    85a4:	andne	pc, r9, r3, lsl r8	; <UNPREDICTABLE>
    85a8:	andcc	lr, r5, #208, 18	; 0x340000
    85ac:	svclt	0x003e4293
    85b0:	cmpvs	r2, sl, asr ip
    85b4:			; <UNDEFINED> instruction: 0xf0807019
    85b8:	blls	1a87e0 <rpl_re_syntax_options@@Base+0x177138>
    85bc:			; <UNDEFINED> instruction: 0x01b8f104
    85c0:	eorcs	r9, ip, r5, lsl #20
    85c4:	cdp2	0, 0, cr15, cr12, cr1, {0}
    85c8:			; <UNDEFINED> instruction: 0xf0012003
    85cc:			; <UNDEFINED> instruction: 0xf8d8fbfd
    85d0:	ldmib	r0, {}^	; <UNPREDICTABLE>
    85d4:	addsmi	r3, r3, #1342177280	; 0x50000000
    85d8:	mrrcne	15, 3, fp, sl, cr15
    85dc:	andcs	r6, sl, #-2147483632	; 0x80000010
    85e0:	rsble	r7, lr, #26
    85e4:	svceq	0x0001f019
    85e8:	ldmib	sp, {r2, r3, r5, ip, lr, pc}^
    85ec:	addsmi	r6, lr, #201326592	; 0xc000000
    85f0:			; <UNDEFINED> instruction: 0xf8dfdc28
    85f4:	ldrshteq	sl, [r5], r4
    85f8:	strd	r4, [r3], -sl
    85fc:	strcc	r9, [r1], -r4, lsl #22
    8600:	blle	7d90d4 <rpl_re_syntax_options@@Base+0x7a7a2c>
    8604:			; <UNDEFINED> instruction: 0xf0012002
    8608:	svcvs	0x00e1fbdf
    860c:	ldrbmi	r2, [r0], -r1, lsl #4
    8610:	strcc	r4, [r4, #-1065]	; 0xfffffbd7
    8614:	stc2l	0, cr15, [r4, #-4]
    8618:			; <UNDEFINED> instruction: 0xf0012003
    861c:	svcvs	0x00e3fbd5
    8620:			; <UNDEFINED> instruction: 0xf813595b
    8624:	stmdbcs	sl, {r0, sl, fp, ip}
    8628:			; <UNDEFINED> instruction: 0xf8d8d1e8
    862c:	ldmib	r0, {}^	; <UNPREDICTABLE>
    8630:	addsmi	r2, sl, #335544320	; 0x14000000
    8634:	mrrcne	15, 3, fp, r3, cr14
    8638:	andsvc	r6, r1, r3, asr #2
    863c:			; <UNDEFINED> instruction: 0xf7fad3de
    8640:	ldrb	lr, [fp, r4, lsr #17]
    8644:	svceq	0x0003f1b9
    8648:			; <UNDEFINED> instruction: 0xf019d032
    864c:	addle	r0, ip, r2, lsl #30
    8650:	movwvs	lr, #23005	; 0x59dd
    8654:	sfmle	f4, 4, [r8], {158}	; 0x9e
    8658:			; <UNDEFINED> instruction: 0x9090f8df
    865c:	ldrbtmi	r0, [r9], #181	; 0xb5
    8660:	blls	1c0678 <rpl_re_syntax_options@@Base+0x18efd0>
    8664:	adcsmi	r3, r3, #1048576	; 0x100000
    8668:	svcge	0x007ff6ff
    866c:			; <UNDEFINED> instruction: 0xf0012001
    8670:			; <UNDEFINED> instruction: 0xf8d4fbab
    8674:	andcs	r1, r1, #52, 2
    8678:	strtmi	r4, [r9], #-1608	; 0xfffff9b8
    867c:			; <UNDEFINED> instruction: 0xf0013504
    8680:	andcs	pc, r3, pc, lsl #26
    8684:	blx	fe844692 <rpl_re_syntax_options@@Base+0xfe812fea>
    8688:	teqcc	r4, r4	; <illegal shifter operand>	; <UNPREDICTABLE>
    868c:			; <UNDEFINED> instruction: 0xf813595b
    8690:	stmdbcs	sl, {r0, sl, fp, ip}
    8694:			; <UNDEFINED> instruction: 0xf8d8d1e5
    8698:	ldmib	r0, {}^	; <UNPREDICTABLE>
    869c:	addsmi	r2, sl, #335544320	; 0x14000000
    86a0:	mrrcne	15, 3, fp, r3, cr14
    86a4:	andsvc	r6, r1, r3, asr #2
    86a8:			; <UNDEFINED> instruction: 0xf7fad3db
    86ac:	ldrb	lr, [r8, lr, ror #16]
    86b0:	andcs	r4, r4, #983040	; 0xf0000
    86b4:	ldrdcc	pc, [r0], -r8
    86b8:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    86bc:	mrc	7, 6, APSR_nzcv, cr2, cr9, {7}
    86c0:	smlabtcs	sl, r6, r7, lr
    86c4:	stmda	r0!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    86c8:			; <UNDEFINED> instruction: 0xf7fae78c
    86cc:			; <UNDEFINED> instruction: 0xe774e85e
    86d0:	mcr	7, 7, pc, cr2, cr9, {7}	; <UNPREDICTABLE>
    86d4:	ldrdeq	r6, [r2], -r2
    86d8:	andeq	r0, r0, r0, lsl #4
    86dc:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    86e0:	strdeq	r0, [r0], -r4
    86e4:	andeq	r0, r0, r8, ror #4
    86e8:	andeq	r4, r1, r4, asr #18
    86ec:	andeq	r4, r1, sl, ror #17
    86f0:	andeq	r4, r1, r6, lsl #17
    86f4:	blmi	11ab08 <rpl_re_syntax_options@@Base+0xe9460>
    86f8:	bmi	1198e4 <rpl_re_syntax_options@@Base+0xe823c>
    86fc:	stmiapl	r9, {r1, r3, r4, r5, r6, sl, lr}^
    8700:	bllt	12c470c <rpl_re_syntax_options@@Base+0x1293064>
    8704:	andeq	r6, r2, r0, lsr r6
    8708:	andeq	r0, r0, ip, asr #5
    870c:			; <UNDEFINED> instruction: 0xfffffe49
    8710:	push	{r1, r5, r8, r9, fp, lr}
    8714:			; <UNDEFINED> instruction: 0x460e41f0
    8718:	ldrbtmi	r4, [fp], #-2337	; 0xfffff6df
    871c:	strmi	r4, [r5], -r1, lsr #20
    8720:	ldmpl	r9, {r2, r3, r4, r6, fp, ip, lr}
    8724:	stmdavs	ip, {r1, r5, fp, ip, sp, lr}
    8728:	bmi	7f6ed8 <rpl_re_syntax_options@@Base+0x7c5830>
    872c:	ldmdavs	pc, {r0, r1, r3, r4, r7, fp, ip, lr}	; <UNPREDICTABLE>
    8730:	stmdaeq	r0, {r0, r1, r2, r8, r9, fp, sp, lr, pc}
    8734:			; <UNDEFINED> instruction: 0xf0124639
    8738:	bl	fea473e4 <rpl_re_syntax_options@@Base+0xfea15d3c>
    873c:	adcsmi	r0, r1, #1073741824	; 0x40000000
    8740:			; <UNDEFINED> instruction: 0x460dd811
    8744:	stmdaeq	r9, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    8748:	ldrmi	lr, [sp], -r0
    874c:	andcc	lr, r5, #212, 18	; 0x350000
    8750:			; <UNDEFINED> instruction: 0xf1034293
    8754:	svclt	0x003c0101
    8758:			; <UNDEFINED> instruction: 0xf8836161
    875c:	andsle	r8, r8, #0
    8760:	addsmi	r1, lr, #2015232	; 0x1ec000
    8764:			; <UNDEFINED> instruction: 0x2720d2f1
    8768:	ldmib	r4, {r0, r3, sp, lr, pc}^
    876c:	addsmi	r3, r3, #1342177280	; 0x50000000
    8770:	tsteq	r1, r3, lsl #2	; <UNPREDICTABLE>
    8774:	cmnvs	r1, ip, lsr pc
    8778:	andle	r7, r5, #31
    877c:	adcsmi	r3, r5, #4194304	; 0x400000
    8780:			; <UNDEFINED> instruction: 0x4630d3f3
    8784:	ldrhhi	lr, [r0, #141]!	; 0x8d
    8788:	strtmi	r2, [r0], -r0, lsr #2
    878c:	svc	0x00fcf7f9
    8790:	strdcs	lr, [r9, -r4]
    8794:			; <UNDEFINED> instruction: 0xf7f94620
    8798:			; <UNDEFINED> instruction: 0xe7e1eff8
    879c:	andeq	r6, r2, lr, lsl #12
    87a0:	andeq	r0, r0, r8, asr #5
    87a4:	strdeq	r0, [r0], -r4
    87a8:	andeq	r0, r0, ip, lsr r2
    87ac:	svcmi	0x00f0e92d
    87b0:			; <UNDEFINED> instruction: 0xf8dfb08b
    87b4:	svcge	0x0007a2a4
    87b8:	strcs	r4, [r0], -r8, lsr #25
    87bc:			; <UNDEFINED> instruction: 0x970344fa
    87c0:	andls	r9, r0, #-2147483648	; 0x80000000
    87c4:	andcs	pc, r4, sl, asr r8	; <UNPREDICTABLE>
    87c8:	stmdavs	r5, {r0, r2, r5, r7, r8, r9, fp, lr}
    87cc:	ldmdavs	r2, {r0, r9, ip, pc}
    87d0:	ldrdlt	pc, [r4], -r0
    87d4:	ldrbmi	r9, [sp, #-521]	; 0xfffffdf7
    87d8:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    87dc:	strvs	lr, [r7], -sp, asr #19
    87e0:	ldrdls	pc, [r0], -r3
    87e4:	ldrtmi	sp, [r7], -r3, ror #4
    87e8:	movwls	sl, #19206	; 0x4b06
    87ec:			; <UNDEFINED> instruction: 0xf814462c
    87f0:			; <UNDEFINED> instruction: 0xf1a88b01
    87f4:	blcs	1d8941c <rpl_re_syntax_options@@Base+0x1d57d74>
    87f8:	ldm	pc, {r0, r2, r3, r4, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    87fc:	rsbsvs	pc, r1, #3
    8800:	mcrrls	7, 5, r4, r7, cr8
    8804:	ldccc	12, cr3, [ip], #-240	; 0xffffff10
    8808:	ldccc	12, cr3, [ip], #-240	; 0xffffff10
    880c:	ldccc	12, cr3, [ip], #-240	; 0xffffff10
    8810:	ldccc	12, cr3, [ip], #-240	; 0xffffff10
    8814:			; <UNDEFINED> instruction: 0x87873c3c
    8818:	ldrhi	r8, [ip, -r7, lsl #15]!
    881c:	strhi	r8, [r7, r7, lsl #15]
    8820:	strhi	r8, [r7, r7, lsl #15]
    8824:	strhi	r8, [r7, r7, lsl #15]
    8828:	strhi	r8, [r7, r7, lsl #15]
    882c:	strhi	r8, [r7, r7, lsl #15]
    8830:	strhi	r8, [r7, r7, lsl #15]
    8834:	ldrhi	r8, [ip, -r7, lsl #15]!
    8838:	strhi	r8, [r7, r7, lsl #15]
    883c:	strhi	r8, [r7, r7, lsl #15]
    8840:	strhi	r8, [r7, r7, lsl #15]
    8844:	strhi	r8, [r7, r7, lsl #15]
    8848:	strhi	r8, [r7, r7, lsl #15]
    884c:	strhi	r8, [r7, r7, lsl #15]
    8850:	strhi	r8, [r7, r7, lsl #15]
    8854:	ldrhi	r8, [ip, -r7, lsl #15]!
    8858:	strhi	r8, [r7, r7, lsl #15]
    885c:	strhi	r8, [r7, r7, lsl #15]
    8860:	strhi	r8, [r7, r7, lsl #15]
    8864:	strhi	r8, [r7, r7, lsl #15]
    8868:	strhi	r8, [r7, r7, lsl #15]
    886c:	strhi	r8, [r7, r7, lsl #15]
    8870:	strhi	r8, [r7, r7, lsl #15]
    8874:	blls	c8a98 <rpl_re_syntax_options@@Base+0x973f0>
    8878:	andeq	lr, r5, #175104	; 0x2ac00
    887c:	stmdals	r4, {r0, r3, r5, r9, sl, lr}
    8880:			; <UNDEFINED> instruction: 0xff54f005
    8884:	andls	r1, r5, r3, asr #28
    8888:	ldmdble	sp!, {r2, r8, r9, ip, sp}^
    888c:	adcsmi	r9, fp, #0, 22
    8890:	ldmib	r9, {r0, r1, r5, r6, r8, fp, ip, lr, pc}^
    8894:	addsmi	r3, r3, #1342177280	; 0x50000000
    8898:	mrrcne	15, 3, fp, sl, cr15
    889c:	andscs	pc, r4, r9, asr #17
    88a0:			; <UNDEFINED> instruction: 0xf8834625
    88a4:			; <UNDEFINED> instruction: 0xf0808000
    88a8:	strmi	r8, [fp, #158]!	; 0x9e
    88ac:	blls	7eb2c <rpl_re_syntax_options@@Base+0x4d484>
    88b0:	bls	25a178 <rpl_re_syntax_options@@Base+0x228ad0>
    88b4:	addsmi	r6, sl, #1769472	; 0x1b0000
    88b8:	sbchi	pc, fp, r0, asr #32
    88bc:	pop	{r0, r1, r3, ip, sp, pc}
    88c0:	blmi	1a2c888 <rpl_re_syntax_options@@Base+0x19fb1e0>
    88c4:			; <UNDEFINED> instruction: 0xf85a4638
    88c8:	ldmdavs	sp, {r0, r1, ip, sp}
    88cc:			; <UNDEFINED> instruction: 0xf0124629
    88d0:	adcsmi	pc, lr, #380928	; 0x5d000
    88d4:	streq	lr, [r1, #-2981]	; 0xfffff45b
    88d8:	strtmi	sp, [pc], #-65	; 88e0 <sigaltstack@plt+0x6058>
    88dc:	strb	r4, [r4, r5, lsr #12]!
    88e0:	eorsle	r2, sl, r0, lsl #30
    88e4:	svccc	0x00019b00
    88e8:	ldmdble	r6!, {r0, r1, r3, r4, r5, r7, r9, lr}
    88ec:			; <UNDEFINED> instruction: 0xf08042b7
    88f0:	ldmib	r9, {r0, r2, r7, pc}^
    88f4:	addsmi	r3, r3, #1342177280	; 0x50000000
    88f8:	addshi	pc, lr, r0, lsl #1
    88fc:			; <UNDEFINED> instruction: 0x46251c5a
    8900:	andscs	pc, r4, r9, asr #17
    8904:	andcs	r4, r8, #65011712	; 0x3e00000
    8908:	bfi	r7, sl, #0, #15
    890c:			; <UNDEFINED> instruction: 0x1c7b9a00
    8910:	svclt	0x009c42ba
    8914:	ldrmi	r4, [pc], -r5, lsr #12
    8918:	ldmib	r9, {r0, r1, r2, r6, r7, r8, fp, ip, lr, pc}^
    891c:	addmi	r2, sl, #1073741825	; 0x40000001
    8920:	addhi	pc, r2, r0, lsl #1
    8924:			; <UNDEFINED> instruction: 0x4625461e
    8928:			; <UNDEFINED> instruction: 0x46371c53
    892c:	andscc	pc, r4, r9, asr #17
    8930:	andhi	pc, r0, r2, lsl #17
    8934:	ldmib	r9, {r0, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    8938:	addsmi	r3, r3, #1342177280	; 0x50000000
    893c:	mrrcne	15, 3, fp, sl, cr15
    8940:	andscs	pc, r4, r9, asr #17
    8944:	andsvc	r2, sl, sp, lsl #4
    8948:	andcs	sp, r0, r8, asr #4
    894c:	strmi	r9, [r6], -r2, lsl #18
    8950:			; <UNDEFINED> instruction: 0xf7ff4625
    8954:			; <UNDEFINED> instruction: 0x4637fedd
    8958:	strtmi	lr, [r5], -r7, lsr #15
    895c:	blmi	10c27f8 <rpl_re_syntax_options@@Base+0x1091150>
    8960:	stmdaeq	r6, {r0, r2, r8, r9, fp, sp, lr, pc}
    8964:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    8968:	bllt	6e69dc <rpl_re_syntax_options@@Base+0x6b5334>
    896c:	ldrmi	r9, [r8, #2816]	; 0xb00
    8970:	ldmib	r9, {r0, r1, r4, r5, r7, r9, ip, lr, pc}^
    8974:	addsmi	r3, r3, #1342177280	; 0x50000000
    8978:	lfmne	f5, 3, [sl], {101}	; 0x65
    897c:			; <UNDEFINED> instruction: 0xf8c94646
    8980:	andcs	r2, r9, #20
    8984:			; <UNDEFINED> instruction: 0xe7a8701a
    8988:			; <UNDEFINED> instruction: 0xf7f99806
    898c:	blls	43e04 <rpl_re_syntax_options@@Base+0x1275c>
    8990:	svclt	0x00c82800
    8994:	addsmi	r1, pc, #4128768	; 0x3f0000
    8998:	blmi	d3e9c4 <rpl_re_syntax_options@@Base+0xd0d31c>
    899c:	bls	150da8 <rpl_re_syntax_options@@Base+0x11f700>
    89a0:	ldrtmi	r4, [lr], -r8, lsr #12
    89a4:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    89a8:			; <UNDEFINED> instruction: 0xf7f9681b
    89ac:	blls	183f24 <rpl_re_syntax_options@@Base+0x15287c>
    89b0:			; <UNDEFINED> instruction: 0xe77a441d
    89b4:	ldrmi	r9, [r8, #2816]	; 0xb00
    89b8:	ldrmi	fp, [r8], r8, lsr #30
    89bc:	stmible	ip, {r4, r5, r7, r8, sl, lr}
    89c0:	andcc	lr, r5, #3555328	; 0x364000
    89c4:	svclt	0x003f4293
    89c8:			; <UNDEFINED> instruction: 0xf8c91c5a
    89cc:	eorcs	r2, r0, #20
    89d0:	andle	r7, lr, #26
    89d4:	strbmi	r3, [r6, #-1537]	; 0xfffff9ff
    89d8:			; <UNDEFINED> instruction: 0xe77ed1f2
    89dc:	strbmi	r2, [r8], -sp, lsl #2
    89e0:	mrc	7, 6, APSR_nzcv, cr2, cr9, {7}
    89e4:			; <UNDEFINED> instruction: 0x4641e7b1
    89e8:	strtmi	r4, [r5], -r8, asr #12
    89ec:	mcr	7, 6, pc, cr12, cr9, {7}	; <UNPREDICTABLE>
    89f0:			; <UNDEFINED> instruction: 0x2120e75b
    89f4:			; <UNDEFINED> instruction: 0xf7f94648
    89f8:	strb	lr, [fp, r8, asr #29]!
    89fc:	ldmib	r9, {r0, r2, r3, r5, r7, r8, fp, ip, lr, pc}^
    8a00:	addsmi	r3, r3, #1342177280	; 0x50000000
    8a04:	mrrcne	15, 3, fp, sl, cr15
    8a08:	andscs	pc, r4, r9, asr #17
    8a0c:	andsvc	r2, sl, r0, lsr #4
    8a10:	strcc	sp, [r1], -r5, lsl #4
    8a14:	ldrhle	r4, [r2, #39]!	; 0x27
    8a18:	ldrtmi	r4, [lr], -r5, lsr #12
    8a1c:			; <UNDEFINED> instruction: 0x2120e745
    8a20:			; <UNDEFINED> instruction: 0xf7f94648
    8a24:			; <UNDEFINED> instruction: 0xe7f4eeb2
    8a28:			; <UNDEFINED> instruction: 0x4641461e
    8a2c:	strtmi	r4, [r5], -r8, asr #12
    8a30:	mcr	7, 5, pc, cr10, cr9, {7}	; <UNPREDICTABLE>
    8a34:			; <UNDEFINED> instruction: 0xe7384637
    8a38:	strbmi	r2, [r8], -r8, lsl #2
    8a3c:			; <UNDEFINED> instruction: 0xf7f94625
    8a40:	ldrtmi	lr, [lr], -r4, lsr #29
    8a44:	tstcs	r9, r1, lsr r7
    8a48:	strbmi	r4, [r6], -r8, asr #12
    8a4c:	mrc	7, 4, APSR_nzcv, cr12, cr9, {7}
    8a50:			; <UNDEFINED> instruction: 0xf7f9e743
    8a54:	svclt	0x0000ed22
    8a58:	andeq	r6, r2, ip, ror #10
    8a5c:	andeq	r0, r0, r0, lsl #4
    8a60:	strdeq	r0, [r0], -r4
    8a64:	andeq	r0, r0, ip, lsr r2
    8a68:	andeq	r0, r0, r8, asr #5
    8a6c:	andeq	r0, r0, r4, ror r2
    8a70:	svcmi	0x00f8e92d
    8a74:	blmi	139a2ac <rpl_re_syntax_options@@Base+0x1368c04>
    8a78:	stmdbmi	lr, {r0, r2, r9, sl, lr}^
    8a7c:	stmdami	lr, {r1, r2, r4, r9, sl, lr}^
    8a80:	bmi	1399c74 <rpl_re_syntax_options@@Base+0x13685cc>
    8a84:	ldmdapl	r9, {r2, r3, r4, r5, sl, fp, sp}^
    8a88:	ldmpl	fp, {r3, r4, fp, ip, lr}
    8a8c:	ldrdls	pc, [r0], -r1
    8a90:			; <UNDEFINED> instruction: 0xf8d36807
    8a94:	rsbsle	sl, r2, r0
    8a98:			; <UNDEFINED> instruction: 0xf0002c3e
    8a9c:			; <UNDEFINED> instruction: 0xf04f8084
    8aa0:	stccs	8, cr0, [r0, #-0]
    8aa4:	stmdavs	fp!, {r3, r5, r6, ip, lr, pc}^
    8aa8:	strbmi	r4, [sl], -r8, lsr #12
    8aac:			; <UNDEFINED> instruction: 0xf8132100
    8ab0:			; <UNDEFINED> instruction: 0xf7ff5c01
    8ab4:			; <UNDEFINED> instruction: 0xf1a5fe7b
    8ab8:	blx	fed49ee8 <rpl_re_syntax_options@@Base+0xfed18840>
    8abc:	stmdbeq	sp!, {r0, r2, r7, r8, sl, ip, sp, lr, pc}^
    8ac0:	stccs	6, cr4, [r0], #-524	; 0xfffffdf4
    8ac4:	cmplt	r6, r2, lsr r1
    8ac8:	andcc	lr, r0, #3506176	; 0x358000
    8acc:	stccs	8, cr15, [r1], {18}
    8ad0:	bcs	2a6b44 <rpl_re_syntax_options@@Base+0x27549c>
    8ad4:			; <UNDEFINED> instruction: 0xf045bf08
    8ad8:	blcs	289ee4 <rpl_re_syntax_options@@Base+0x25883c>
    8adc:	stmdblt	r5!, {r1, r3, r4, r8, ip, lr, pc}
    8ae0:	svceq	0x0000f1b8
    8ae4:	pop	{r0, r4, r8, ip, lr, pc}
    8ae8:	ldmib	r7, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}^
    8aec:	addsmi	r3, r3, #1342177280	; 0x50000000
    8af0:	mrrcne	15, 3, fp, r9, cr15
    8af4:	andcs	r6, sl, #1073741854	; 0x4000001e
    8af8:	mvnsle	r7, #26
    8afc:	tstcs	sl, r8, lsr r6
    8b00:	mcr	7, 2, pc, cr2, cr9, {7}	; <UNPREDICTABLE>
    8b04:	svceq	0x0000f1b8
    8b08:	andcs	sp, r3, sp, ror #1
    8b0c:	svcmi	0x00f8e8bd
    8b10:	ldmdblt	sl, {r0, ip, sp, lr, pc}^
    8b14:			; <UNDEFINED> instruction: 0x46584651
    8b18:	ldc2l	7, cr15, [sl, #1020]!	; 0x3fc
    8b1c:	strmi	r4, [r1], -sl, asr #12
    8b20:			; <UNDEFINED> instruction: 0xf7ff4630
    8b24:	stccs	14, cr15, [r0, #-268]	; 0xfffffef4
    8b28:			; <UNDEFINED> instruction: 0xe7ded0da
    8b2c:	tsteq	sl, r9, lsl #22
    8b30:	stmdbcc	r1, {r3, r4, r6, r9, sl, lr}
    8b34:			; <UNDEFINED> instruction: 0xf7ff0849
    8b38:	ldclcs	13, cr15, [ip], #-940	; 0xfffffc54
    8b3c:	bleq	84f44 <rpl_re_syntax_options@@Base+0x5389c>
    8b40:	ldmdavs	r3!, {r0, r2, r3, r8, ip, lr, pc}^
    8b44:	stccc	8, cr15, [r1], {19}
    8b48:	movweq	pc, #41379	; 0xa1a3	; <UNPREDICTABLE>
    8b4c:			; <UNDEFINED> instruction: 0xf383fab3
    8b50:	adcmi	r0, fp, #1490944	; 0x16c000
    8b54:	ldrbcs	sp, [ip], #-3
    8b58:	tstlt	sp, r1, lsr #12
    8b5c:	strtmi	r2, [r1], -pc, lsr #8
    8b60:	andcc	lr, r5, #3522560	; 0x35c000
    8b64:	svclt	0x003e4293
    8b68:	cmnvs	sl, sl, asr ip
    8b6c:			; <UNDEFINED> instruction: 0xd3aa701c
    8b70:			; <UNDEFINED> instruction: 0xf7f94638
    8b74:	str	lr, [r6, sl, lsl #28]!
    8b78:	strtmi	r4, [fp], r8, lsr #13
    8b7c:	andcs	lr, r2, r1, lsr #15
    8b80:			; <UNDEFINED> instruction: 0xf922f001
    8b84:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    8b88:	orrle	r2, ip, r0, lsl #26
    8b8c:	tsteq	sl, r9, lsl #22
    8b90:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    8b94:	strtmi	r3, [r8], -r1, lsl #18
    8b98:			; <UNDEFINED> instruction: 0xf108fa21
    8b9c:	ldc2	7, cr15, [r8, #1020]!	; 0x3fc
    8ba0:	bleq	2437a8 <rpl_re_syntax_options@@Base+0x212100>
    8ba4:	ldrdcs	lr, [r1], -fp
    8ba8:			; <UNDEFINED> instruction: 0xf90ef001
    8bac:	svclt	0x0000e7ea
    8bb0:	andeq	r6, r2, r8, lsr #5
    8bb4:	ldrdeq	r0, [r0], -r4
    8bb8:	strdeq	r0, [r0], -r4
    8bbc:	andeq	r0, r0, r0, lsr #5
    8bc0:	ldrbmi	lr, [r0, sp, lsr #18]!
    8bc4:			; <UNDEFINED> instruction: 0xf8df4606
    8bc8:	addlt	r9, r2, r4, ror #1
    8bcc:			; <UNDEFINED> instruction: 0x46884b38
    8bd0:			; <UNDEFINED> instruction: 0xf85944f9
    8bd4:	ldmdavc	fp, {r0, r1, ip, sp}
    8bd8:	cmple	r0, r0, lsl #22
    8bdc:	ldrbtmi	r4, [fp], #-2869	; 0xfffff4cb
    8be0:	strmi	lr, [r0, #-2515]	; 0xfffff62d
    8be4:	beq	43abc <rpl_re_syntax_options@@Base+0x12414>
    8be8:			; <UNDEFINED> instruction: 0xf04fbf18
    8bec:	bne	1bcb3f8 <rpl_re_syntax_options@@Base+0x1b99d50>
    8bf0:	smladcs	r1, r8, pc, fp	; <UNPREDICTABLE>
    8bf4:	movweq	lr, #31322	; 0x7a5a
    8bf8:	blmi	bfcd04 <rpl_re_syntax_options@@Base+0xbcb65c>
    8bfc:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    8c00:	blcs	26c74 <quoting_style_vals@@Base+0x91b0>
    8c04:	blmi	b7d114 <rpl_re_syntax_options@@Base+0xb4ba6c>
    8c08:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    8c0c:	bllt	ee6c80 <rpl_re_syntax_options@@Base+0xeb55d8>
    8c10:	svceq	0x0007ea1a
    8c14:	blmi	abcc6c <rpl_re_syntax_options@@Base+0xa8b5c4>
    8c18:	andvc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    8c1c:			; <UNDEFINED> instruction: 0xf8d73501
    8c20:	strcc	r3, [r1], #-308	; 0xfffffecc
    8c24:	adceq	r2, sl, r0, lsr #2
    8c28:	adceq	r3, r0, r4, lsl #20
    8c2c:	svcvs	0x00fb441a
    8c30:	ldrmi	r3, [r8], #-2052	; 0xfffff7fc
    8c34:			; <UNDEFINED> instruction: 0xff1cf7ff
    8c38:	svclt	0x001842a6
    8c3c:	mvnle	r4, r8, lsr #11
    8c40:	andle	r4, sp, r8, lsr #11
    8c44:			; <UNDEFINED> instruction: 0xf8594b1e
    8c48:			; <UNDEFINED> instruction: 0xf8d77003
    8c4c:			; <UNDEFINED> instruction: 0x21292134
    8c50:	bl	90c58 <rpl_re_syntax_options@@Base+0x5f5b0>
    8c54:	strcc	r0, [r1, #-645]	; 0xfffffd7b
    8c58:			; <UNDEFINED> instruction: 0xff0af7ff
    8c5c:	mvnsle	r4, r8, lsr #11
    8c60:	andle	r4, ip, r6, lsr #5
    8c64:			; <UNDEFINED> instruction: 0xf8594b16
    8c68:	svcvs	0x00f87003
    8c6c:			; <UNDEFINED> instruction: 0x21282200
    8c70:	addeq	lr, r4, r0, lsl #22
    8c74:			; <UNDEFINED> instruction: 0xf7ff3401
    8c78:	adcsmi	pc, r4, #4016	; 0xfb0
    8c7c:	blmi	47d458 <rpl_re_syntax_options@@Base+0x44bdb0>
    8c80:	stmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    8c84:	andlt	r6, r2, r0, lsl #16
    8c88:			; <UNDEFINED> instruction: 0x87f0e8bd
    8c8c:	bl	fe85accc <rpl_re_syntax_options@@Base+0xfe829624>
    8c90:	bmi	38bcac <rpl_re_syntax_options@@Base+0x35a604>
    8c94:	tstcs	r1, r3, lsr fp
    8c98:	andeq	pc, r0, r9, asr r8	; <UNPREDICTABLE>
    8c9c:			; <UNDEFINED> instruction: 0xf8cd447a
    8ca0:	stmdavs	r0, {lr, pc}
    8ca4:	stcl	7, cr15, [ip, #-996]	; 0xfffffc1c
    8ca8:	svclt	0x0000e7ad
    8cac:	andeq	r6, r2, r8, asr r1
    8cb0:	andeq	r0, r0, r8, lsl r2
    8cb4:	muleq	r2, sl, r6
    8cb8:	andeq	r0, r0, ip, lsl r2
    8cbc:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    8cc0:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    8cc4:	strdeq	r6, [r2], -r8
    8cc8:	strdeq	r0, [r0], -r4
    8ccc:			; <UNDEFINED> instruction: 0x000142b0
    8cd0:	mvnsmi	lr, #737280	; 0xb4000
    8cd4:	svcmi	0x004cb089
    8cd8:	mcrrmi	11, 0, sl, ip, cr5
    8cdc:	ldrbtmi	sl, [pc], #-2564	; 8ce4 <sigaltstack@plt+0x645c>
    8ce0:			; <UNDEFINED> instruction: 0xf857a903
    8ce4:	stcge	0, cr8, [r6], {4}
    8ce8:			; <UNDEFINED> instruction: 0xf8d89400
    8cec:	strls	r4, [r7], #-0
    8cf0:	blx	fe8c4cfc <rpl_re_syntax_options@@Base+0xfe893654>
    8cf4:	bls	1f71fc <rpl_re_syntax_options@@Base+0x1c5b54>
    8cf8:	ldrdcc	pc, [r0], -r8
    8cfc:			; <UNDEFINED> instruction: 0xf040429a
    8d00:	andlt	r8, r9, r1, lsl #1
    8d04:	mvnshi	lr, #12386304	; 0xbd0000
    8d08:	stmdbls	r5, {r0, r2, r9, sl, lr}
    8d0c:			; <UNDEFINED> instruction: 0xf7ff9803
    8d10:	blmi	1008a74 <rpl_re_syntax_options@@Base+0xfd73cc>
    8d14:	ldmdavc	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    8d18:	cmple	ip, r0, lsl #22
    8d1c:	eorle	r2, sp, r3, lsl #26
    8d20:	ldrle	r0, [r4, #-1962]	; 0xfffff856
    8d24:	movwmi	lr, #23005	; 0x59dd
    8d28:	sfmle	f4, 4, [sp], {156}	; 0x9c
    8d2c:	ldmpl	lr!, {r0, r3, r4, r5, r8, r9, fp, lr}^
    8d30:	teqcs	r4, r6	; <illegal shifter operand>	; <UNPREDICTABLE>
    8d34:	andcs	r2, r0, lr, lsr r1
    8d38:	addeq	lr, r4, #2048	; 0x800
    8d3c:			; <UNDEFINED> instruction: 0xf7ff3401
    8d40:	blls	1c87a4 <rpl_re_syntax_options@@Base+0x1970fc>
    8d44:	ble	ffcd97d8 <rpl_re_syntax_options@@Base+0xffca8130>
    8d48:	ldrbtmi	r4, [fp], #-2867	; 0xfffff4cd
    8d4c:	ubfxeq	r6, ip, #0, #12
    8d50:	ldmib	sp, {r0, r4, r6, r7, r8, sl, ip, lr, pc}^
    8d54:	adcmi	r4, r3, #201326592	; 0xc000000
    8d58:	blmi	bbf990 <rpl_re_syntax_options@@Base+0xb8e2e8>
    8d5c:	svcvs	0x00f058fe
    8d60:	teqcs	ip, r0, lsl #4
    8d64:	addeq	lr, r4, r0, lsl #22
    8d68:			; <UNDEFINED> instruction: 0xf7ff3401
    8d6c:	blls	148778 <rpl_re_syntax_options@@Base+0x1170d0>
    8d70:	ble	ffd19804 <rpl_re_syntax_options@@Base+0xffce815c>
    8d74:	ldrbtmi	r4, [fp], #-2857	; 0xfffff4d7
    8d78:			; <UNDEFINED> instruction: 0xe7bc601c
    8d7c:	strmi	lr, [r3, #-2525]	; 0xfffff623
    8d80:	movwls	lr, #23005	; 0x59dd
    8d84:	lfmle	f4, 4, [r7], {172}	; 0xac
    8d88:	cfldr32le	mvfx4, [r6], #-612	; 0xfffffd9c
    8d8c:	ldmpl	lr!, {r0, r5, r8, r9, fp, lr}^
    8d90:	strbmi	lr, [fp, #-1]
    8d94:			; <UNDEFINED> instruction: 0xf8d6db31
    8d98:	cmncs	ip, r4, lsr r1
    8d9c:	bl	a4d64 <rpl_re_syntax_options@@Base+0x736bc>
    8da0:			; <UNDEFINED> instruction: 0xf1090289
    8da4:	bl	b1b0 <sigaltstack@plt+0x8928>
    8da8:	strcc	r0, [r1], #-132	; 0xffffff7c
    8dac:	mcr2	7, 3, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    8db0:	blls	1b01c8 <rpl_re_syntax_options@@Base+0x17eb20>
    8db4:	ble	ffb19850 <rpl_re_syntax_options@@Base+0xffae81a8>
    8db8:	svclt	0x00d442ac
    8dbc:	strcs	r2, [r0, #-1281]	; 0xfffffaff
    8dc0:	svclt	0x00d84599
    8dc4:	blmi	5961d4 <rpl_re_syntax_options@@Base+0x564b2c>
    8dc8:	ldrbtmi	r9, [fp], #-1027	; 0xfffffbfd
    8dcc:	andsls	pc, r4, sp, asr #17
    8dd0:	stmdbmi	r0, {r0, r1, r6, r7, r8, fp, sp, lr, pc}
    8dd4:	blmi	502c6c <rpl_re_syntax_options@@Base+0x4d15c4>
    8dd8:	ldmib	sp, {r0, r8, sp}^
    8ddc:	ldmpl	r8!, {r0, r2, r9, lr}^
    8de0:	blls	10fa30 <rpl_re_syntax_options@@Base+0xde388>
    8de4:	cfstrsls	mvf4, [r3], {10}
    8de8:	andls	r6, r0, #0, 16
    8dec:	bmi	38fa60 <rpl_re_syntax_options@@Base+0x35e3b8>
    8df0:	ldrbtmi	r4, [sl], #-1035	; 0xfffffbf5
    8df4:	stc	7, cr15, [r4], #996	; 0x3e4
    8df8:	adcmi	lr, ip, #144, 14	; 0x2400000
    8dfc:	strcs	fp, [r0, #-4044]	; 0xfffff034
    8e00:	strb	r2, [r0, r1, lsl #10]!
    8e04:	bl	1246df0 <rpl_re_syntax_options@@Base+0x1215748>
    8e08:	andeq	r6, r2, sl, asr #32
    8e0c:	andeq	r0, r0, r0, lsl #4
    8e10:	andeq	r0, r0, ip, lsl r2
    8e14:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    8e18:	andeq	r6, r2, lr, lsr #10
    8e1c:	andeq	r6, r2, r2, lsl #10
    8e20:	andeq	r6, r2, lr, lsr #9
    8e24:	strdeq	r0, [r0], -r4
    8e28:	andeq	r4, r1, r6, ror #2
    8e2c:			; <UNDEFINED> instruction: 0x4605b570
    8e30:	stc2	0, cr15, [r6]
    8e34:	strtmi	r4, [r8], -ip, lsl #24
    8e38:	ldrbtmi	r4, [ip], #-2572	; 0xfffff5f4
    8e3c:	stcmi	14, cr4, [sp, #-48]	; 0xffffffd0
    8e40:	stmiapl	r4!, {r0, r1, r5, r9, sl, lr}
    8e44:	bmi	31a044 <rpl_re_syntax_options@@Base+0x2e899c>
    8e48:			; <UNDEFINED> instruction: 0x1094f8d4
    8e4c:	submi	r4, r9, #2046820352	; 0x7a000000
    8e50:	smlabtne	r0, r6, r9, lr
    8e54:			; <UNDEFINED> instruction: 0xf0005959
    8e58:			; <UNDEFINED> instruction: 0xf8d4ff9f
    8e5c:			; <UNDEFINED> instruction: 0xf8d41140
    8e60:	pop	{r3, r7}
    8e64:	sxtab	r4, fp, r0
    8e68:	andeq	r5, r2, lr, ror #29
    8e6c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    8e70:	andeq	r6, r2, r4, lsr r4
    8e74:	andeq	r0, r0, ip, asr #5
    8e78:			; <UNDEFINED> instruction: 0xfffffe81
    8e7c:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
    8e80:	stmdblt	r2, {r1, r3, r4, fp, sp, lr}
    8e84:			; <UNDEFINED> instruction: 0x47706018
    8e88:	andeq	r6, r2, r2, lsl #8
    8e8c:	blcs	1550da0 <rpl_re_syntax_options@@Base+0x151f6f8>
    8e90:	ldm	pc, {r1, r3, r4, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    8e94:	stccs	0, cr15, [fp, #-12]!
    8e98:	ldrcc	r3, [r3, #-303]!	; 0xfffffed1
    8e9c:	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, fp, ip, sp}
    8ea0:	ldmdbcc	r9!, {r0, r3, r4, r5, r8, fp, ip, sp}
    8ea4:	ldmdbcc	r9!, {r0, r3, r4, r5, r8, fp, ip, sp}
    8ea8:	ldmdbcc	r9!, {r0, r3, r4, r5, r8, fp, ip, sp}
    8eac:	ldmdbcc	r9!, {r0, r3, r4, r5, r8, fp, ip, sp}
    8eb0:	ldmdbcc	r9!, {r0, r3, r4, r5, sl, fp, sp}
    8eb4:	ldmdbcc	r9!, {r0, r3, r4, r5, r8, fp, ip, sp}
    8eb8:	ldmdbcc	r9!, {r0, r3, r4, r5, r8, fp, ip, sp}
    8ebc:	ldmdbcc	r9!, {r0, r3, r4, r5, r8, fp, ip, sp}
    8ec0:	ldmdbcc	r9!, {r0, r3, r4, r5, r8, fp, ip, sp}
    8ec4:	ldmdbcc	r9!, {r0, r3, r4, r5, r8, fp, ip, sp}
    8ec8:	ldmdbcc	r9!, {r0, r3, r4, r5, r8, fp, ip, sp}
    8ecc:	ldmdbcc	r9!, {r0, r3, r4, r5, r8, fp, ip, sp}
    8ed0:	ldmdbcc	r9!, {r0, r3, r4, r5, r8, fp, ip, sp}
    8ed4:	ldmdbcc	r9!, {r0, r3, r4, r5, r8, fp, ip, sp}
    8ed8:	ldmdbcc	r9!, {r0, r3, r4, r5, r8, fp, ip, sp}
    8edc:	ldmdbcc	r9!, {r0, r3, r4, r5, r8, fp, ip, sp}
    8ee0:	ldmdbcc	r9!, {r0, r3, r4, r5, r8, fp, ip, sp}
    8ee4:	ldmdbcc	r9!, {r0, r3, r4, r5, r8, fp, ip, sp}
    8ee8:			; <UNDEFINED> instruction: 0x2c393939
    8eec:	ldrbmi	r2, [r0, -r1, rrx]!
    8ef0:	ldrbmi	r2, [r0, -r2, rrx]!
    8ef4:			; <UNDEFINED> instruction: 0x47702074
    8ef8:	ldrbmi	r2, [r0, -lr, rrx]!
    8efc:			; <UNDEFINED> instruction: 0x47702076
    8f00:	ldrbmi	r2, [r0, -r6, rrx]!
    8f04:			; <UNDEFINED> instruction: 0x47702072
    8f08:	svclt	0x008c281f
    8f0c:	andcs	r2, r1, r0
    8f10:	svclt	0x00004770
    8f14:			; <UNDEFINED> instruction: 0x4604b5f8
    8f18:			; <UNDEFINED> instruction: 0xb1b37803
    8f1c:	strmi	r2, [r1], -r0, lsl #12
    8f20:	blcs	81a7fc <rpl_re_syntax_options@@Base+0x7e9154>
    8f24:	svclt	0x00084618
    8f28:	andle	r2, r6, r1, lsl #12
    8f2c:			; <UNDEFINED> instruction: 0xffaef7ff
    8f30:	stmdacs	r1, {r3, r4, r8, ip, sp, pc}
    8f34:	strcc	fp, [r3, #-3852]	; 0xfffff0f4
    8f38:			; <UNDEFINED> instruction: 0xf8113501
    8f3c:	blcs	18b48 <sigaltstack@plt+0x162c0>
    8f40:	stfcsd	f5, [r0, #-956]	; 0xfffffc44
    8f44:			; <UNDEFINED> instruction: 0x2601bf18
    8f48:	strtmi	fp, [r0], -lr, lsl #18
    8f4c:	blne	278734 <rpl_re_syntax_options@@Base+0x24708c>
    8f50:	strmi	r1, [r8], #-3304	; 0xfffff318
    8f54:	blx	15c4f70 <rpl_re_syntax_options@@Base+0x15938c8>
    8f58:			; <UNDEFINED> instruction: 0x23227821
    8f5c:	strmi	r4, [r7], -r5, lsl #12
    8f60:	blcc	86f7c <rpl_re_syntax_options@@Base+0x558d4>
    8f64:			; <UNDEFINED> instruction: 0x265cb311
    8f68:	strtmi	lr, [fp], -r7
    8f6c:	blvs	c6f80 <rpl_re_syntax_options@@Base+0x958d8>
    8f70:	ldrmi	r7, [sp], -r8, rrx
    8f74:	svcne	0x0001f814
    8f78:	strmi	fp, [r8], -r1, asr #3
    8f7c:			; <UNDEFINED> instruction: 0xff86f7ff
    8f80:	stmdacs	r1, {r3, r4, r6, r7, r8, ip, sp, pc}
    8f84:	addsne	lr, r1, #323584	; 0x4f000
    8f88:	biceq	pc, r2, #67108867	; 0x4000003
    8f8c:	tsteq	r7, r1	; <UNPREDICTABLE>
    8f90:	teqcc	r0, fp, ror #3
    8f94:			; <UNDEFINED> instruction: 0xf81470e9
    8f98:	eorscc	r1, r0, #1, 30
    8f9c:	rsbvc	r3, sl, r0, lsr r3
    8fa0:	strcc	r7, [r4, #-171]	; 0xffffff55
    8fa4:	stcvs	8, cr15, [r4], {5}
    8fa8:	mvnle	r2, r0, lsl #18
    8fac:	eorcs	r4, r2, #60, 12	; 0x3c00000
    8fb0:	eorvc	r2, sl, r0, lsl #6
    8fb4:	strtmi	r7, [r0], -fp, rrx
    8fb8:			; <UNDEFINED> instruction: 0xf805bdf8
    8fbc:	ldrb	r1, [r9, r1, lsl #22]
    8fc0:	mvnsmi	lr, #737280	; 0xb4000
    8fc4:	stceq	0, cr15, [r0], {79}	; 0x4f
    8fc8:	strmi	r6, [r6], ip, lsl #16
    8fcc:	rsbscs	r6, pc, r5, lsl #16
    8fd0:	cdpcs	8, 3, cr7, cr13, cr6, {1}
    8fd4:	ldmdble	r7!, {r0, r2, r4, ip, lr, pc}^
    8fd8:	eorle	r2, r1, ip, asr lr
    8fdc:	tstle	r9, lr, asr lr
    8fe0:			; <UNDEFINED> instruction: 0xf1047866
    8fe4:			; <UNDEFINED> instruction: 0xf1a60801
    8fe8:	svccs	0x003e0740
    8fec:	strcc	sp, [r2], #-2139	; 0xfffff7a5
    8ff0:	ldreq	pc, [pc], -r6
    8ff4:	blvs	87010 <rpl_re_syntax_options@@Base+0x55968>
    8ff8:	stfeqd	f7, [r1], {12}
    8ffc:	cdpcs	8, 3, cr7, cr13, cr6, {1}
    9000:	teqlt	sl, r9, ror #3
    9004:	andpl	pc, r0, lr, asr #17
    9008:	andvs	r4, ip, r0, lsl r6
    900c:	andgt	pc, r0, r3, asr #17
    9010:	mvnshi	lr, #12386304	; 0xbd0000
    9014:			; <UNDEFINED> instruction: 0xf8053401
    9018:			; <UNDEFINED> instruction: 0xf10c6b01
    901c:	ldrb	r0, [r7, r1, lsl #24]
    9020:	strcc	r7, [r2], #-2150	; 0xfffff79a
    9024:	stmdale	sl, {r3, r4, r5, r6, r9, sl, fp, sp}^
    9028:			; <UNDEFINED> instruction: 0xf006e8df
    902c:	stmdbmi	r9, {r6, r8, fp, lr}^
    9030:	stmdbmi	r9, {r0, r3, r6, r8, fp, lr}^
    9034:	stmdbmi	r9, {r0, r3, r6, r8, fp, lr}^
    9038:	stmdbmi	r9, {r0, r3, r6, r8, fp, lr}^
    903c:	stmdbmi	r9, {r0, r3, r6, r8, fp, lr}^
    9040:	stmdbmi	r9, {r0, r3, r6, r8, fp, lr}^
    9044:	stmdbmi	r9, {r0, r3, r6, r8, fp, lr}^
    9048:	stmdbmi	r9, {r0, r3, r6, r8, fp, lr}^
    904c:	stmdbmi	r9, {r0, r3, r6, r8, fp, lr}^
    9050:	stmdbmi	r9, {r0, r3, r6, r8, fp, lr}^
    9054:	stmdbmi	r9, {r0, r3, r6, r8, fp, lr}^
    9058:	stmdbmi	r9, {r0, r3, r6, r8, fp, lr}^
    905c:	ldmlt	r8!, {r3, r4, r5, r7, fp, ip, sp, pc}
    9060:	ldmlt	r8!, {r3, r4, r5, r7, fp, ip, sp, pc}
    9064:	stmdbmi	r9, {r0, r3, r6, r8, fp, lr}^
    9068:	strblt	r4, [r9], -r9, asr #18
    906c:	stmdbmi	r9, {r0, r3, r6, r8, fp, lr}^
    9070:	stmdbmi	r9, {r0, r3, r6, r8, fp, lr}^
    9074:	stmdbmi	r9, {r0, r3, r6, r8, fp, lr}^
    9078:	stmdbmi	r9, {r0, r3, r6, r8, fp, lr}^
    907c:	stmdbmi	r9, {r0, r3, r6, r8, fp, lr}^
    9080:	stmdbmi	r9, {r0, r3, r6, r8, fp, lr}^
    9084:	stmdbmi	r9, {r0, r2, r5, r6, r8, fp, lr}^
    9088:	stmdami	r9, {r0, r3, r6, r8, fp, lr}^
    908c:	ldmibmi	r0!, {r0, r3, r6, r8, r9, sl, fp, ip, lr}
    9090:	stmibmi	r4!, {r0, r3, r6, r9, fp, sp, pc}
    9094:	stmdbmi	r9, {r0, r3, r6, r8, fp, lr}^
    9098:	stmibmi	sp, {r0, r3, r6, r8, fp, lr}^
    909c:	stmibmi	fp, {r0, r3, r6, r8, fp, lr}^
    90a0:	stmibmi	r9, {r0, r1, r2, r3, r6, r7, r8, fp, lr}^
    90a4:	cdpcs	0, 3, cr0, cr15, cr5, {3}
    90a8:			; <UNDEFINED> instruction: 0x4644d019
    90ac:	andpl	pc, r0, lr, asr #17
    90b0:	andvs	r2, ip, r0
    90b4:	andgt	pc, r0, r3, asr #17
    90b8:	mvnshi	lr, #12386304	; 0xbd0000
    90bc:			; <UNDEFINED> instruction: 0xf10c2620
    90c0:			; <UNDEFINED> instruction: 0xf8050c01
    90c4:	str	r6, [r3, r1, lsl #22]
    90c8:	rndcse	f3, #0.5
    90cc:			; <UNDEFINED> instruction: 0xf8ced1a2
    90d0:	andcs	r5, r1, r0
    90d4:			; <UNDEFINED> instruction: 0xf8c3600c
    90d8:	pop	{lr, pc}
    90dc:			; <UNDEFINED> instruction: 0xf10c83f0
    90e0:			; <UNDEFINED> instruction: 0xf8050c01
    90e4:	strbmi	r0, [r4], -r1, lsl #22
    90e8:			; <UNDEFINED> instruction: 0x2607e772
    90ec:	stfeqd	f7, [r1], {12}
    90f0:	blvs	8710c <rpl_re_syntax_options@@Base+0x55a64>
    90f4:			; <UNDEFINED> instruction: 0xf04fe76c
    90f8:	stmdavc	r6!, {fp}
    90fc:	ldreq	pc, [r0, -r6, lsr #3]!
    9100:	ldmdale	r2!, {r1, r2, r4, r5, r8, r9, sl, fp, sp}
    9104:			; <UNDEFINED> instruction: 0xf007e8df
    9108:	bcs	a939b8 <rpl_re_syntax_options@@Base+0xa62310>
    910c:	bcs	a939bc <rpl_re_syntax_options@@Base+0xa62314>
    9110:	teqcc	r1, sl, lsr #20
    9114:	teqcc	r1, r1, lsr r1
    9118:			; <UNDEFINED> instruction: 0x23232331
    911c:			; <UNDEFINED> instruction: 0x31232323
    9120:	teqcc	r1, r1, lsr r1
    9124:	teqcc	r1, r1, lsr r1
    9128:	teqcc	r1, r1, lsr r1
    912c:	teqcc	r1, r1, lsr r1
    9130:	teqcc	r1, r1, lsr r1
    9134:	teqcc	r1, r1, lsr r1
    9138:	ldcne	12, cr1, [ip], {49}	; 0x31
    913c:	andseq	r1, ip, ip, lsl ip
    9140:	strne	lr, [r8], -r6, lsl #22
    9144:	cdpcc	4, 5, cr3, cr7, cr1, {0}
    9148:	ldmeq	pc!, {r1, r2, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    914c:	bl	1c30a8 <rpl_re_syntax_options@@Base+0x191a00>
    9150:	strcc	r1, [r1], #-1544	; 0xfffff9f8
    9154:			; <UNDEFINED> instruction: 0xf0063e37
    9158:			; <UNDEFINED> instruction: 0xe7ce08ff
    915c:	strne	lr, [r8], -r6, lsl #22
    9160:	cdpcc	4, 3, cr3, cr0, cr1, {0}
    9164:	ldmeq	pc!, {r1, r2, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    9168:			; <UNDEFINED> instruction: 0xf10ce7c7
    916c:			; <UNDEFINED> instruction: 0xf8050c01
    9170:	str	r8, [sp, -r1, lsl #22]!
    9174:			; <UNDEFINED> instruction: 0xf10c260c
    9178:			; <UNDEFINED> instruction: 0xf8050c01
    917c:	str	r6, [r7, -r1, lsl #22]!
    9180:			; <UNDEFINED> instruction: 0xf10c261b
    9184:			; <UNDEFINED> instruction: 0xf8050c01
    9188:	str	r6, [r1, -r1, lsl #22]!
    918c:			; <UNDEFINED> instruction: 0xf10c2608
    9190:			; <UNDEFINED> instruction: 0xf8050c01
    9194:	ldr	r6, [fp, -r1, lsl #22]
    9198:			; <UNDEFINED> instruction: 0xe790267f
    919c:	rscslt	r3, r7, #48, 28	; 0x300
    91a0:			; <UNDEFINED> instruction: 0xf1a67826
    91a4:	bl	18b26c <rpl_re_syntax_options@@Base+0x159bc4>
    91a8:			; <UNDEFINED> instruction: 0xf1b806c7
    91ac:			; <UNDEFINED> instruction: 0xf1a60f07
    91b0:	stmdble	ip, {r4, r5, r9, sl}
    91b4:	stfeqd	f7, [r1], {12}
    91b8:	blvc	871d4 <rpl_re_syntax_options@@Base+0x55b2c>
    91bc:	strcs	lr, [fp], -r8, lsl #14
    91c0:			; <UNDEFINED> instruction: 0x260de77d
    91c4:			; <UNDEFINED> instruction: 0x260ae77b
    91c8:			; <UNDEFINED> instruction: 0x2609e779
    91cc:	strcc	lr, [r1], #-1911	; 0xfffff889
    91d0:	ldrbeq	pc, [pc, r6]!	; <UNPREDICTABLE>
    91d4:	svclt	0x0000e7e4
    91d8:	stmibmi	r7!, {r1, r2, r5, r7, r8, r9, fp, lr}
    91dc:	bmi	fe9da3d0 <rpl_re_syntax_options@@Base+0xfe9a8d28>
    91e0:	svcmi	0x00f0e92d
    91e4:	ldmdapl	ip, {r0, r2, r3, r5, r7, ip, sp, pc}^
    91e8:			; <UNDEFINED> instruction: 0x912b6821
    91ec:	ldmdavs	r1, {r1, r3, r4, r7, fp, ip, lr}
    91f0:	rsble	r2, r2, r0, lsl #18
    91f4:	ldmpl	lr, {r1, r5, r7, r9, fp, lr}
    91f8:	bcs	232c8 <quoting_style_vals@@Base+0x5804>
    91fc:	stcmi	0, cr13, [r1, #372]!	; 0x174
    9200:	ldmdavc	sp, {r0, r1, r3, r4, r6, r8, fp, ip, lr}
    9204:	rsble	r2, r0, r0, lsl #26
    9208:	bcs	92614 <rpl_re_syntax_options@@Base+0x60f6c>
    920c:	bcs	7d3d0 <rpl_re_syntax_options@@Base+0x4bd28>
    9210:	andcs	fp, r0, #20, 30	; 0x50
    9214:	andeq	pc, r1, #5
    9218:	cmnle	r7, r0, lsl #20
    921c:	ldrbtmi	r4, [fp], #-2970	; 0xfffff466
    9220:	sfmcs	f7, 4, [r0, #-104]	; 0xffffff98
    9224:	ldmmi	r9, {r0, r3, r6, ip, lr, pc}
    9228:	ldmdaeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
    922c:	ldrcs	r4, [r4, #-3992]	; 0xfffff068
    9230:	rsbls	pc, r0, #14614528	; 0xdf0000
    9234:	ldrbtmi	r4, [pc], #-1144	; 923c <sigaltstack@plt+0x69b4>
    9238:	ldrbtmi	r3, [r9], #12
    923c:	b	fec47228 <rpl_re_syntax_options@@Base+0xfec15b80>
    9240:	beq	b45664 <rpl_re_syntax_options@@Base+0xb13fbc>
    9244:			; <UNDEFINED> instruction: 0xf109463e
    9248:	and	r0, r1, ip, lsl #18
    924c:	svcpl	0x0004f856
    9250:	tstcs	r0, r2, asr #12
    9254:			; <UNDEFINED> instruction: 0xf7f94628
    9258:	blls	203848 <rpl_re_syntax_options@@Base+0x1d21a0>
    925c:	andle	r2, r3, r1, lsl #22
    9260:	strbmi	r4, [r8], -r9, lsr #12
    9264:	ldmib	r0, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9268:	mvnle	r4, r6, asr r5
    926c:	addcs	r4, r0, #2260992	; 0x228000
    9270:	eorlt	pc, r8, #14614528	; 0xdf0000
    9274:	ldrbtmi	sl, [r9], #-2056	; 0xfffff7f8
    9278:	eorge	pc, r4, #14614528	; 0xdf0000
    927c:	ldrbtmi	r3, [fp], #268	; 0x10c
    9280:	ldrcs	r4, [r4, #-1274]	; 0xfffffb06
    9284:			; <UNDEFINED> instruction: 0xf7f94689
    9288:			; <UNDEFINED> instruction: 0xf04fe8ce
    928c:			; <UNDEFINED> instruction: 0x93285380
    9290:			; <UNDEFINED> instruction: 0xf857e001
    9294:	strtmi	r5, [r9], -r4, lsl #30
    9298:			; <UNDEFINED> instruction: 0xf7f94648
    929c:	cmplt	r0, r0, lsl r9
    92a0:			; <UNDEFINED> instruction: 0x46282d14
    92a4:	andeq	pc, r0, #79	; 0x4f
    92a8:	svclt	0x000c4641
    92ac:			; <UNDEFINED> instruction: 0x4653465b
    92b0:			; <UNDEFINED> instruction: 0xf7f99307
    92b4:	adcsmi	lr, lr, #76, 18	; 0x130000
    92b8:	bls	afda6c <rpl_re_syntax_options@@Base+0xacc3c4>
    92bc:	addsmi	r6, sl, #2293760	; 0x230000
    92c0:	sbcshi	pc, r6, r0, asr #32
    92c4:	pop	{r0, r2, r3, r5, ip, sp, pc}
    92c8:	strdlt	r8, [r8, -r0]!
    92cc:	andle	r2, lr, r2, lsl #20
    92d0:	ldrbtmi	r4, [fp], #-2932	; 0xfffff48c
    92d4:			; <UNDEFINED> instruction: 0xe7f0721d
    92d8:			; <UNDEFINED> instruction: 0xf7f94608
    92dc:			; <UNDEFINED> instruction: 0xf7f9ea2a
    92e0:	ldmdavs	r2!, {r2, r3, r4, r7, r9, fp, sp, lr, pc}
    92e4:	svclt	0x00181c05
    92e8:	str	r2, [lr, r1, lsl #10]
    92ec:	blmi	1b926f8 <rpl_re_syntax_options@@Base+0x1b61050>
    92f0:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    92f4:	ldrdeq	pc, [ip], r3
    92f8:	andls	r7, r5, sl, lsl r2
    92fc:	addsle	r2, r0, r0, lsl #16
    9300:	blcs	27314 <quoting_style_vals@@Base+0x9850>
    9304:	blmi	1a7d540 <rpl_re_syntax_options@@Base+0x1a4be98>
    9308:	ldrbtmi	r4, [fp], #-2665	; 0xfffff597
    930c:	ldrbtmi	r4, [sl], #-3945	; 0xfffff097
    9310:	ldmdavs	fp, {r0, r1, r9, ip, pc}
    9314:	bmi	1a1a518 <rpl_re_syntax_options@@Base+0x19e8e70>
    9318:	ldrbtmi	r4, [sl], #-3688	; 0xfffff198
    931c:	adccc	pc, r8, sp, lsr #17
    9320:	lfmeq	f1, 1, [fp], {2}
    9324:	adccc	pc, sl, sp, lsl #17
    9328:			; <UNDEFINED> instruction: 0xf934f005
    932c:	ldrbtmi	r9, [lr], #-2821	; 0xfffff4fb
    9330:	strmi	r9, [r1], r1, lsl #8
    9334:	ldmdavc	sl, {r1, r2, ip, pc}
    9338:	rsble	r2, r7, sl, lsr #20
    933c:	rsble	r2, r2, sl, lsr sl
    9340:	subsle	r2, lr, r0, lsl #20
    9344:	andls	r1, r5, #23040	; 0x5a00
    9348:			; <UNDEFINED> instruction: 0xf88d781a
    934c:	ldmdavc	sl, {r3, r5, r7, sp}^
    9350:	rsbsle	r2, r8, r0, lsl #20
    9354:	andls	r1, r5, #39424	; 0x9a00
    9358:	ldclne	8, cr7, [r9], {90}	; 0x5a
    935c:			; <UNDEFINED> instruction: 0xf88d9105
    9360:	ldmvc	fp, {r0, r3, r5, r7, sp}
    9364:	cmnle	lr, sp, lsr fp
    9368:	bleq	14578c <rpl_re_syntax_options@@Base+0x1140e4>
    936c:	stmiaeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}
    9370:	beq	454b4 <rpl_re_syntax_options@@Base+0x13e0c>
    9374:	stcls	6, cr4, [r1], {49}	; 0x31
    9378:			; <UNDEFINED> instruction: 0xf85be004
    937c:			; <UNDEFINED> instruction: 0xf10a1b04
    9380:			; <UNDEFINED> instruction: 0xb1a90a01
    9384:			; <UNDEFINED> instruction: 0xf7f94640
    9388:	stmdacs	r0, {r1, r2, fp, sp, lr, pc}
    938c:	blls	bdb68 <rpl_re_syntax_options@@Base+0x8c4c0>
    9390:	stmdals	r6, {r1, r9, sl, lr}
    9394:	bl	f37b0 <rpl_re_syntax_options@@Base+0xc2108>
    9398:	strls	r0, [r1], #-2762	; 0xfffff536
    939c:	andeq	pc, r4, sl, asr #17
    93a0:	stmdage	r6, {r0, r1, r4, r6, r9, sl, lr}
    93a4:	mcr2	7, 0, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    93a8:	blls	1757d0 <rpl_re_syntax_options@@Base+0x144128>
    93ac:	stcls	7, cr14, [r1], {195}	; 0xc3
    93b0:	andcs	r4, r5, #1097728	; 0x10c000
    93b4:	ldrbtmi	r2, [r9], #-0
    93b8:	stmda	r2!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    93bc:	strbmi	r2, [r3], -r0, lsl #2
    93c0:	strmi	r4, [r8], -r2, lsl #12
    93c4:	stmia	lr!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    93c8:	andcs	r4, r5, #1015808	; 0xf8000
    93cc:	ldrbtmi	r2, [r9], #-0
    93d0:	ldmda	r6, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    93d4:	strmi	r2, [r2], -r0, lsl #2
    93d8:			; <UNDEFINED> instruction: 0xf7f94608
    93dc:	strbmi	lr, [r8], -r4, ror #17
    93e0:	stmda	sl, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    93e4:	ldrbtmi	r4, [fp], #-2872	; 0xfffff4c8
    93e8:			; <UNDEFINED> instruction: 0xb1286858
    93ec:			; <UNDEFINED> instruction: 0xf7f96906
    93f0:	ldrtmi	lr, [r0], -r4, lsl #16
    93f4:	mvnsle	r2, r0, lsl #28
    93f8:	andcs	r4, r0, #52, 22	; 0xd000
    93fc:	andsvc	r4, sl, #2063597568	; 0x7b000000
    9400:	stcls	7, cr14, [r1], {15}
    9404:	movwcc	lr, #5901	; 0x170d
    9408:	ldr	r9, [r4, r5, lsl #6]
    940c:	bl	351464 <rpl_re_syntax_options@@Base+0x31fdbc>
    9410:			; <UNDEFINED> instruction: 0xf0040b00
    9414:	stcls	15, cr15, [r3], {247}	; 0xf7
    9418:			; <UNDEFINED> instruction: 0xf10d9a05
    941c:			; <UNDEFINED> instruction: 0x46590a18
    9420:	stfeqd	f7, [r1], {2}
    9424:			; <UNDEFINED> instruction: 0xf8cd9a06
    9428:	pkhbtmi	ip, r0, r4
    942c:			; <UNDEFINED> instruction: 0xf8c86860
    9430:	strbmi	r2, [r3], -r4
    9434:			; <UNDEFINED> instruction: 0xf8c42201
    9438:			; <UNDEFINED> instruction: 0xf8c88004
    943c:			; <UNDEFINED> instruction: 0x46500010
    9440:	ldc2	7, cr15, [lr, #1020]!	; 0x3fc
    9444:			; <UNDEFINED> instruction: 0x9c01b908
    9448:	blls	183348 <rpl_re_syntax_options@@Base+0x151ca0>
    944c:	andls	r1, r5, #23040	; 0x5a00
    9450:	blcs	f674c4 <rpl_re_syntax_options@@Base+0xf35e1c>
    9454:	stflsd	f5, [r6], {247}	; 0xf7
    9458:			; <UNDEFINED> instruction: 0x46504659
    945c:	movweq	pc, #33032	; 0x8108	; <UNPREDICTABLE>
    9460:			; <UNDEFINED> instruction: 0xf8c82200
    9464:			; <UNDEFINED> instruction: 0xf7ff400c
    9468:	stmdacs	r0, {r0, r1, r3, r5, r7, r8, sl, fp, ip, sp, lr, pc}
    946c:			; <UNDEFINED> instruction: 0xe7ead19d
    9470:	ldmda	r2, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9474:	andeq	r5, r2, ip, asr #22
    9478:	andeq	r0, r0, r0, lsl #4
    947c:	strdeq	r0, [r0], -r4
    9480:	andeq	r0, r0, r0, ror #3
    9484:	andeq	r0, r0, r0, asr r2
    9488:	andeq	r6, r2, r2, rrx
    948c:	andeq	r6, r2, ip, asr #32
    9490:	andeq	r3, r1, lr, lsr #26
    9494:	andeq	r6, r2, r6, asr #32
    9498:	andeq	r6, r2, sl
    949c:	andeq	r0, r0, pc, asr #4
    94a0:			; <UNDEFINED> instruction: 0xfffffbf9
    94a4:	andeq	r5, r2, lr, lsr #31
    94a8:	andeq	r5, r2, lr, lsl #31
    94ac:	ldrdeq	r3, [r1], -r6
    94b0:	andeq	r5, r2, r2, ror pc
    94b4:			; <UNDEFINED> instruction: 0x000258b4
    94b8:	andeq	r5, r2, lr, ror #25
    94bc:	andeq	r3, r1, r6, ror ip
    94c0:	strdeq	r3, [r1], -r2
    94c4:	strdeq	r3, [r1], -r2
    94c8:	muleq	r2, sl, lr
    94cc:	andeq	r5, r2, r4, lsl #29
    94d0:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
    94d4:	stmdblt	r2!, {r1, r3, r4, fp, sp, lr}
    94d8:			; <UNDEFINED> instruction: 0x2090f8d3
    94dc:			; <UNDEFINED> instruction: 0xf8c33201
    94e0:			; <UNDEFINED> instruction: 0x47702090
    94e4:	andeq	r5, r2, lr, lsr #27
    94e8:	andcs	r4, r1, #6144	; 0x1800
    94ec:	ldrbtmi	fp, [fp], #-1072	; 0xfffffbd0
    94f0:	stmdavs	sp, {r0, r2, sl, fp, lr}
    94f4:	ldmdbpl	fp, {r0, r9, sl, lr}
    94f8:	ldclt	6, cr4, [r0], #-160	; 0xffffff60
    94fc:			; <UNDEFINED> instruction: 0xf7f8681b
    9500:	svclt	0x0000bfaf
    9504:	andeq	r5, r2, sl, lsr r8
    9508:	strdeq	r0, [r0], -r4
    950c:			; <UNDEFINED> instruction: 0x4604b510
    9510:	ldm	ip, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9514:	strtmi	r4, [r3], -r4, lsl #20
    9518:			; <UNDEFINED> instruction: 0x4010e8bd
    951c:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
    9520:			; <UNDEFINED> instruction: 0xf7f92000
    9524:	svclt	0x0000b83d
    9528:	andeq	r1, r1, r8, ror #27
    952c:	svcmi	0x00f0e92d
    9530:	mcrrmi	6, 0, r4, r3, cr6
    9534:	stmdami	r3, {r0, r2, r3, r9, sl, lr}^
    9538:	ldrbtmi	r4, [ip], #-1559	; 0xfffff9e9
    953c:	addslt	r4, r1, r2, asr #18
    9540:			; <UNDEFINED> instruction: 0xf8544698
    9544:	blls	6ad54c <rpl_re_syntax_options@@Base+0x67bea4>
    9548:	ldrdcs	pc, [r0], -r9
    954c:	stmdapl	r2!, {r0, r1, r2, r3, r9, ip, pc}^
    9550:	mvnslt	r7, r2, lsl r8
    9554:	strvs	lr, [r5, #-2509]	; 0xfffff633
    9558:			; <UNDEFINED> instruction: 0xf1b89707
    955c:	rsble	r0, r4, r0, lsl #30
    9560:	eorhi	pc, r0, sp, asr #17
    9564:	subsle	r2, sp, r0, lsl #22
    9568:			; <UNDEFINED> instruction: 0xf10dac0a
    956c:	svcge	0x000f0818
    9570:			; <UNDEFINED> instruction: 0x46254630
    9574:			; <UNDEFINED> instruction: 0xf04f46c2
    9578:	movwls	r0, #39684	; 0x9b04
    957c:	stm	ip, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9580:			; <UNDEFINED> instruction: 0xf8453001
    9584:	adcsmi	r0, sp, #4, 22	; 0x1000
    9588:	eorle	r4, pc, r3, lsl #9
    958c:	bleq	1476fc <rpl_re_syntax_options@@Base+0x116054>
    9590:	bmi	bc3568 <rpl_re_syntax_options@@Base+0xb91ec0>
    9594:	ldmdavc	r2, {r1, r5, r7, fp, ip, lr}
    9598:			; <UNDEFINED> instruction: 0x4631b9b2
    959c:	andcs	r2, r0, r5, lsl #4
    95a0:			; <UNDEFINED> instruction: 0xf7f89303
    95a4:	blls	105364 <rpl_re_syntax_options@@Base+0xd3cbc>
    95a8:	stmib	sp, {r1, r3, r5, r9, sl, lr}^
    95ac:	ldrtmi	r8, [fp], -r0, lsl #6
    95b0:	andcs	r4, r1, r1, lsl #12
    95b4:	ldm	r0!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    95b8:			; <UNDEFINED> instruction: 0xf8d99a0f
    95bc:	addsmi	r3, sl, #0
    95c0:	andslt	sp, r1, fp, lsr r1
    95c4:	svchi	0x00f0e8bd
    95c8:	stmiapl	r2!, {r0, r5, r9, fp, lr}
    95cc:	ldmib	r0, {r4, fp, sp, lr}^
    95d0:	addmi	r2, sl, #1073741825	; 0x40000001
    95d4:	mrrcne	15, 3, fp, r1, cr15
    95d8:			; <UNDEFINED> instruction: 0x21206141
    95dc:	bicsle	r7, ip, #17
    95e0:	movwls	r2, #12576	; 0x3120
    95e4:	ldm	r0, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    95e8:	ldrb	r9, [r6, r3, lsl #22]
    95ec:			; <UNDEFINED> instruction: 0xf0044658
    95f0:	stcne	15, cr15, [r5, #-36]	; 0xffffffdc
    95f4:			; <UNDEFINED> instruction: 0xf8544682
    95f8:	strtmi	r2, [r8], -r4, lsl #22
    95fc:	ldrmi	r4, [r5], #-1585	; 0xfffff9cf
    9600:	svc	0x0010f7f8
    9604:			; <UNDEFINED> instruction: 0xd00242bc
    9608:	blvs	147770 <rpl_re_syntax_options@@Base+0x1160c8>
    960c:	blmi	4835e0 <rpl_re_syntax_options@@Base+0x451f38>
    9610:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    9614:			; <UNDEFINED> instruction: 0xf8c36c19
    9618:			; <UNDEFINED> instruction: 0xf8c1a040
    961c:			; <UNDEFINED> instruction: 0xf8caa000
    9620:	strb	r2, [r9, r0]
    9624:	ldrbtmi	r4, [fp], #-2828	; 0xfffff4f4
    9628:			; <UNDEFINED> instruction: 0xf8dfe79e
    962c:	ldrbtmi	r8, [r8], #48	; 0x30
    9630:	eorhi	pc, r0, sp, asr #17
    9634:	orrsle	r2, r7, r0, lsl #22
    9638:			; <UNDEFINED> instruction: 0xf7f8e7f4
    963c:	svclt	0x0000ef2e
    9640:	andeq	r5, r2, lr, ror #15
    9644:	andeq	r0, r0, r0, lsl #4
    9648:			; <UNDEFINED> instruction: 0x000002b4
    964c:	andeq	r0, r0, ip, lsl r2
    9650:	andeq	r0, r0, r4, ror r2
    9654:	strdeq	r5, [r2], -r6
    9658:	andeq	r2, r1, r6, rrx
    965c:	andeq	r2, r1, lr, asr r0
    9660:	addlt	fp, r3, r0, lsl #10
    9664:	movwls	r2, #768	; 0x300
    9668:			; <UNDEFINED> instruction: 0xff60f7ff
    966c:			; <UNDEFINED> instruction: 0xf85db003
    9670:	svclt	0x0000fb04
    9674:	bmi	81baf8 <rpl_re_syntax_options@@Base+0x7ea450>
    9678:	blmi	81a864 <rpl_re_syntax_options@@Base+0x7e91bc>
    967c:	ldrbmi	lr, [r0, sp, lsr #18]!
    9680:			; <UNDEFINED> instruction: 0xf851447b
    9684:	addlt	sl, r8, r2
    9688:			; <UNDEFINED> instruction: 0x6094f8d3
    968c:	ldrdcc	pc, [r0], -sl
    9690:			; <UNDEFINED> instruction: 0xb32e9307
    9694:	stmdbeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
    9698:	ldrtmi	sl, [r4], -r7, lsl #30
    969c:			; <UNDEFINED> instruction: 0xf854464d
    96a0:	strls	r8, [r2], #-2820	; 0xfffff4fc
    96a4:			; <UNDEFINED> instruction: 0xf7f84620
    96a8:	strdcc	lr, [r1], -r8
    96ac:			; <UNDEFINED> instruction: 0xf8454404
    96b0:	adcmi	r4, pc, #4, 22	; 0x1000
    96b4:	andcs	sp, r5, #-2147483587	; 0x8000003d
    96b8:	andcs	r9, r0, r2, lsl #18
    96bc:	mcr	7, 7, pc, cr0, cr8, {7}	; <UNPREDICTABLE>
    96c0:	ldrdcs	lr, [r5, -sp]
    96c4:	stmib	sp, {r2, r8, r9, fp, ip, pc}^
    96c8:	bls	d1ad0 <rpl_re_syntax_options@@Base+0xa0428>
    96cc:	andcs	r4, r1, r1, lsl #12
    96d0:	stmda	r2!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    96d4:			; <UNDEFINED> instruction: 0x46464630
    96d8:	mcr	7, 4, pc, cr14, cr8, {7}	; <UNPREDICTABLE>
    96dc:	bicsle	r2, ip, r0, lsl #28
    96e0:			; <UNDEFINED> instruction: 0xf8da9a07
    96e4:	addsmi	r3, sl, #0
    96e8:	andlt	sp, r8, r2, lsl #2
    96ec:			; <UNDEFINED> instruction: 0x87f0e8bd
    96f0:	mrc	7, 6, APSR_nzcv, cr2, cr8, {7}
    96f4:			; <UNDEFINED> instruction: 0x000256b0
    96f8:	andeq	r0, r0, r0, lsl #4
    96fc:	andeq	r5, r2, r0, lsl #24
    9700:	strmi	fp, [r5], -r8, lsl #10
    9704:	svc	0x00e2f7f8
    9708:			; <UNDEFINED> instruction: 0xf7ff6804
    970c:	bmi	1095e0 <rpl_re_syntax_options@@Base+0xd7f38>
    9710:	andcs	r4, r2, fp, lsr #12
    9714:			; <UNDEFINED> instruction: 0x4621447a
    9718:	svc	0x0044f7f8
    971c:	strdeq	r1, [r1], -r0
    9720:	strmi	fp, [r4], -r8, lsl #10
    9724:			; <UNDEFINED> instruction: 0xffa6f7ff
    9728:	andcs	r4, r5, #34603008	; 0x2100000
    972c:			; <UNDEFINED> instruction: 0xf7f82000
    9730:	bmi	1051d8 <rpl_re_syntax_options@@Base+0xd3b30>
    9734:	ldrbtmi	r2, [sl], #-256	; 0xffffff00
    9738:	andcs	r4, r2, r3, lsl #12
    973c:	svc	0x0032f7f8
    9740:	andeq	r1, r1, lr, asr #23
    9744:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
    9748:	addeq	pc, ip, r3, asr #17
    974c:	svclt	0x00004770
    9750:	andeq	r5, r2, sl, lsr fp
    9754:			; <UNDEFINED> instruction: 0x2600b470
    9758:	vstrmi	d4, [r7, #-24]	; 0xffffffe8
    975c:	ldrbtmi	r4, [fp], #-3079	; 0xfffff3f9
    9760:	stmib	r3, {r0, r2, r3, r4, r5, r6, sl, lr}^
    9764:			; <UNDEFINED> instruction: 0xf8830126
    9768:	stmdbpl	fp!, {r5, r7, sp}
    976c:	ldcllt	0, cr6, [r0], #-120	; 0xffffff88
    9770:	svclt	0x00004770
    9774:	andeq	r5, r2, r2, lsr #22
    9778:	andeq	r5, r2, r8, asr #11
    977c:	strdeq	r0, [r0], -r4
    9780:	mvnsmi	lr, #737280	; 0xb4000
    9784:	stclmi	0, cr11, [r2], #-556	; 0xfffffdd4
    9788:	ldrbtmi	r4, [ip], #-2658	; 0xfffff59e
    978c:	stmiapl	r5!, {r1, r5, r6, r8, r9, fp, lr}
    9790:	andls	r6, r9, #2752512	; 0x2a0000
    9794:	ldmdavs	r7!, {r1, r2, r5, r6, r7, fp, ip, lr}
    9798:	bls	275c9c <rpl_re_syntax_options@@Base+0x2445f4>
    979c:	addsmi	r6, sl, #2818048	; 0x2b0000
    97a0:	adchi	pc, r0, r0, asr #32
    97a4:	pop	{r0, r1, r3, ip, sp, pc}
    97a8:			; <UNDEFINED> instruction: 0xf8df83f0
    97ac:	ldrbtmi	r8, [r8], #368	; 0x170
    97b0:			; <UNDEFINED> instruction: 0x0098f8d8
    97b4:	blx	febc77ba <rpl_re_syntax_options@@Base+0xfeb96112>
    97b8:			; <UNDEFINED> instruction: 0xf8d89001
    97bc:			; <UNDEFINED> instruction: 0xf7ff009c
    97c0:	ldmdbmi	r7, {r0, r3, r5, r7, r8, r9, fp, ip, sp, lr, pc}^
    97c4:	andls	r9, r2, r1, lsl #20
    97c8:	stmdapl	r1!, {r0, r1, r9, sl, lr}^
    97cc:	stmdavs	r9, {r0, r2, r4, r6, fp, lr}
    97d0:			; <UNDEFINED> instruction: 0xf0044478
    97d4:	blmi	15494e8 <rpl_re_syntax_options@@Base+0x1517e40>
    97d8:	strmi	r5, [r1], r3, ror #17
    97dc:	blmi	14e7844 <rpl_re_syntax_options@@Base+0x14b619c>
    97e0:	bllt	141fb74 <rpl_re_syntax_options@@Base+0x13ee4cc>
    97e4:	eorsvs	r6, r3, fp, lsl r8
    97e8:	ldc2l	7, cr15, [r6], #1020	; 0x3fc
    97ec:	umlalcc	pc, r0, r8, r8	; <UNPREDICTABLE>
    97f0:	cmnle	r3, r0, lsl #22
    97f4:			; <UNDEFINED> instruction: 0xf7f84648
    97f8:	blmi	1385000 <rpl_re_syntax_options@@Base+0x1353958>
    97fc:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    9800:	subsle	r2, r2, r2, lsl #22
    9804:	tstle	r5, r3, lsl #22
    9808:	andcs	r4, r1, #75776	; 0x12800
    980c:	stmiapl	r0!, {r0, r8, fp, sp, pc}^
    9810:			; <UNDEFINED> instruction: 0xf8f4f7fc
    9814:	stmdals	r1, {r3, r6, r8, r9, fp, lr}
    9818:			; <UNDEFINED> instruction: 0xf8d3447b
    981c:	addsmi	r3, r8, #152	; 0x98
    9820:			; <UNDEFINED> instruction: 0xf7f8d001
    9824:	blmi	1184fd4 <rpl_re_syntax_options@@Base+0x115392c>
    9828:	ldrbtmi	r9, [fp], #-2050	; 0xfffff7fe
    982c:			; <UNDEFINED> instruction: 0x309cf8d3
    9830:	umlalsle	r4, r2, r8, r2
    9834:	stcl	7, cr15, [r0, #992]!	; 0x3e0
    9838:	ldmdavs	r8, {r0, r1, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}
    983c:	mcr	7, 3, pc, cr6, cr8, {7}	; <UNPREDICTABLE>
    9840:	stmdacs	r0, {r0, r1, r9, sl, lr}
    9844:	stmib	sp, {r4, r6, r8, ip, lr, pc}^
    9848:	stmdage	r3, {r0, r1, r2, r8, r9, ip, pc}
    984c:	bmi	f5c544 <rpl_re_syntax_options@@Base+0xf2ae9c>
    9850:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    9854:	andls	r3, r6, #48, 6	; 0xc0000000
    9858:			; <UNDEFINED> instruction: 0xf7f89305
    985c:	stmdacs	r0, {r1, r3, r7, r8, r9, sl, fp, sp, lr, pc}
    9860:			; <UNDEFINED> instruction: 0xf7f8d14e
    9864:	stmdacs	r0, {r2, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    9868:			; <UNDEFINED> instruction: 0xf8c84607
    986c:	blle	10c9b04 <rpl_re_syntax_options@@Base+0x109845c>
    9870:	stmdals	r4, {r1, r5, r8, ip, lr, pc}
    9874:	svc	0x00f0f7f8
    9878:	teqlt	r8, r3, lsl #16
    987c:			; <UNDEFINED> instruction: 0xf7f84639
    9880:	stmdacs	r0, {r1, r4, r9, sl, fp, sp, lr, pc}
    9884:	stmdals	r3, {r1, r2, r5, r8, r9, fp, ip, lr, pc}
    9888:	svc	0x00e6f7f8
    988c:	stmdbge	r5, {r1, r2, r3, r5, fp, lr}
    9890:	eorscc	r4, r0, r8, ror r4
    9894:	svc	0x0014f7f8
    9898:	svc	0x0018f7f8
    989c:	blcs	a38b0 <rpl_re_syntax_options@@Base+0x72208>
    98a0:	rsbscs	fp, pc, ip, lsl #30
    98a4:			; <UNDEFINED> instruction: 0xf7f8207e
    98a8:	blmi	8c4f88 <rpl_re_syntax_options@@Base+0x8938e0>
    98ac:	stmdbge	r1, {r9, sp}
    98b0:			; <UNDEFINED> instruction: 0xf7fc58e0
    98b4:	str	pc, [sp, r3, lsr #17]!
    98b8:			; <UNDEFINED> instruction: 0xf7f89803
    98bc:	stmdbmi	r3!, {r1, r2, r3, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    98c0:	ldrbtmi	r9, [r9], #-2052	; 0xfffff7fc
    98c4:	stc	7, cr15, [r4, #-992]!	; 0xfffffc20
    98c8:	mvnlt	r6, r0, lsr r0
    98cc:			; <UNDEFINED> instruction: 0xf7ff2001
    98d0:	str	pc, [pc, r3, lsl #25]
    98d4:	ldrbtmi	r4, [r8], #-2078	; 0xfffff7e2
    98d8:			; <UNDEFINED> instruction: 0xff12f7ff
    98dc:			; <UNDEFINED> instruction: 0xf7f84648
    98e0:	str	lr, [r7, r2, lsl #29]
    98e4:	ldcl	7, cr15, [r8, #992]	; 0x3e0
    98e8:	andcs	r4, r5, #425984	; 0x68000
    98ec:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    98f0:	stcl	7, cr15, [r6, #992]	; 0x3e0
    98f4:			; <UNDEFINED> instruction: 0xff04f7ff
    98f8:	ldrbtmi	r4, [r8], #-2071	; 0xfffff7e9
    98fc:			; <UNDEFINED> instruction: 0xff00f7ff
    9900:	ldrbtmi	r4, [r8], #-2070	; 0xfffff7ea
    9904:	mrc2	7, 7, pc, cr12, cr15, {7}
    9908:	ldrbtmi	r4, [r8], #-2069	; 0xfffff7eb
    990c:	mrc2	7, 7, pc, cr8, cr15, {7}
    9910:	muleq	r2, lr, r5
    9914:	andeq	r0, r0, r0, lsl #4
    9918:	strdeq	r0, [r0], -r4
    991c:	ldrdeq	r5, [r2], -r2
    9920:	andeq	r0, r0, r8, asr r2
    9924:	andeq	r3, r1, r4, lsl r8
    9928:			; <UNDEFINED> instruction: 0x000002b4
    992c:	andeq	r0, r0, r4, ror r2
    9930:	andeq	r0, r0, ip, asr r2
    9934:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    9938:	andeq	r5, r2, r8, ror #20
    993c:	andeq	r5, r2, r6, asr sl
    9940:	andeq	r3, r1, r4, lsl r7
    9944:	andeq	r3, r1, r2, lsr #15
    9948:	ldrdeq	r3, [r1], -r4
    994c:	andeq	r3, r1, lr, asr #14
    9950:	andeq	r3, r1, r2, lsr r7
    9954:			; <UNDEFINED> instruction: 0x00011bb2
    9958:	andeq	r3, r1, r6, lsl #14
    995c:	strdeq	r3, [r1], -r6
    9960:	andeq	r3, r1, sl, lsl #14
    9964:	ldmdbmi	r2!, {r0, r4, r5, r8, r9, fp, lr}
    9968:	bmi	c9ab5c <rpl_re_syntax_options@@Base+0xc694b4>
    996c:	addlt	fp, r6, r0, ror r5
    9970:	stmdavs	r9!, {r0, r2, r3, r4, r6, fp, ip, lr}
    9974:	ldmpl	ip, {r0, r2, r8, ip, pc}
    9978:	bicslt	r6, r8, r0, lsr #16
    997c:	ldmpl	fp, {r1, r2, r3, r5, r9, fp, lr}
    9980:	addsmi	r6, r8, #1769472	; 0x1b0000
    9984:	stmdavs	r3, {r1, r2, r4, ip, lr, pc}
    9988:			; <UNDEFINED> instruction: 0x0620f013
    998c:			; <UNDEFINED> instruction: 0xf7f8d13c
    9990:	strmi	lr, [r2], -r4, ror #29
    9994:	blmi	a7871c <rpl_re_syntax_options@@Base+0xa47074>
    9998:	ldrbtmi	sl, [fp], #-2308	; 0xfffff6fc
    999c:	ldrdeq	pc, [r4], r3	; <UNPREDICTABLE>
    99a0:	stcl	7, cr15, [r6, #992]!	; 0x3e0
    99a4:	blle	ad39ac <rpl_re_syntax_options@@Base+0xaa2304>
    99a8:	ldrbeq	r9, [sl], -r4, lsl #22
    99ac:	vbic.i32	d29, #176	; 0x000000b0
    99b0:	ldmdblt	fp!, {r0, r1, r2, r8, r9, sp}
    99b4:	tstcs	r0, r5, lsl #20
    99b8:	eorvs	r6, r1, fp, lsr #16
    99bc:			; <UNDEFINED> instruction: 0xd115429a
    99c0:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
    99c4:			; <UNDEFINED> instruction: 0xd1282b7e
    99c8:	ldrbtmi	r4, [r9], #-2333	; 0xfffff6e3
    99cc:	andcs	r2, r0, r5, lsl #4
    99d0:			; <UNDEFINED> instruction: 0xf7f89303
    99d4:	bmi	704f34 <rpl_re_syntax_options@@Base+0x6d388c>
    99d8:	blls	d1de0 <rpl_re_syntax_options@@Base+0xa0738>
    99dc:	movwls	r4, #1146	; 0x47a
    99e0:	teqcc	r0, #19922944	; 0x1300000
    99e4:	andcs	r4, r2, r2, lsl #12
    99e8:	ldcl	7, cr15, [ip, #992]	; 0x3e0
    99ec:	ldcl	7, cr15, [r4, #-992]	; 0xfffffc20
    99f0:	andcs	r4, r5, #344064	; 0x54000
    99f4:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    99f8:	stcl	7, cr15, [r2, #-992]	; 0xfffffc20
    99fc:	mcr2	7, 4, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    9a00:	ldrbtmi	r4, [r8], #-2066	; 0xfffff7ee
    9a04:	mrc2	7, 3, pc, cr12, cr15, {7}
    9a08:	ldrbtmi	r4, [r8], #-2065	; 0xfffff7ef
    9a0c:	mcr2	7, 4, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    9a10:			; <UNDEFINED> instruction: 0xf06f4910
    9a14:	ldrbtmi	r4, [r9], #-768	; 0xfffffd00
    9a18:	blcs	2003980 <rpl_re_syntax_options@@Base+0x1fd22d8>
    9a1c:	stmdbmi	lr, {r1, r8, ip, lr, pc}
    9a20:			; <UNDEFINED> instruction: 0xe7d34479
    9a24:	ldrbtmi	r4, [r9], #-2317	; 0xfffff6f3
    9a28:	svclt	0x0000e7d0
    9a2c:	andeq	r5, r2, r0, asr #7
    9a30:	andeq	r0, r0, r0, lsl #4
    9a34:	strdeq	r0, [r0], -r4
    9a38:	andeq	r0, r0, r4, ror r2
    9a3c:	andeq	r5, r2, r6, ror #17
    9a40:	andeq	r3, r1, r2, lsl #13
    9a44:	andeq	r3, r1, r8, lsl #11
    9a48:	andeq	r1, r1, sl, lsr #21
    9a4c:			; <UNDEFINED> instruction: 0x000136be
    9a50:	muleq	r1, r6, sl
    9a54:	andeq	r3, r1, r6, ror #12
    9a58:	andeq	r3, r1, ip, ror r6
    9a5c:	strdeq	r3, [r1], -r6
    9a60:	svcmi	0x00f0e92d
    9a64:	svcmi	0x00c64606
    9a68:	stmiami	r6, {r0, r3, r7, ip, sp, pc}^
    9a6c:	ldrbtmi	r1, [pc], #-3187	; 9a74 <sigaltstack@plt+0x71ec>
    9a70:	stclmi	12, cr4, [r6, #788]	; 0x314
    9a74:	bleq	85e80 <rpl_re_syntax_options@@Base+0x547d8>
    9a78:			; <UNDEFINED> instruction: 0x46885838
    9a7c:	ldrtmi	r9, [r9], -r6, lsl #6
    9a80:			; <UNDEFINED> instruction: 0xf8cd593c
    9a84:	ldmdbpl	r9!, {r2, r3, r4, ip, sp, pc}^
    9a88:	stmdavs	r2, {r8, r9, sl, sp}
    9a8c:	ldrdls	pc, [r0], -r4
    9a90:	andls	r7, r5, #3473408	; 0x350000
    9a94:			; <UNDEFINED> instruction: 0xf8983a01
    9a98:	andls	r4, r1, #0
    9a9c:	adcmi	r7, r5, #655360	; 0xa0000
    9aa0:	ldrbmi	r9, [sl], -r2, lsl #4
    9aa4:			; <UNDEFINED> instruction: 0x4692469b
    9aa8:	eorsle	r4, r6, r9, asr r6
    9aac:	blcs	1306b8 <rpl_re_syntax_options@@Base+0xff010>
    9ab0:	ldm	pc, {r0, r1, r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    9ab4:	strge	pc, [r6, -r3]
    9ab8:	subeq	r5, r1, r7, lsr #31
    9abc:	blcs	b06d8 <rpl_re_syntax_options@@Base+0x7f030>
    9ac0:	stccs	0, cr13, [r0, #-44]!	; 0xffffffd4
    9ac4:	stccs	15, cr11, [r9], {8}
    9ac8:	sbcshi	pc, sl, r0
    9acc:	svclt	0x00082d09
    9ad0:	svclt	0x00082c20
    9ad4:			; <UNDEFINED> instruction: 0xf0002509
    9ad8:			; <UNDEFINED> instruction: 0x469080d4
    9adc:	blls	9b45c <rpl_re_syntax_options@@Base+0x69db4>
    9ae0:			; <UNDEFINED> instruction: 0xf7f8b133
    9ae4:	stmdavs	r3, {r1, r3, r5, r7, r8, sl, fp, sp, lr, pc}
    9ae8:	eorpl	pc, r5, r3, lsl r8	; <UNPREDICTABLE>
    9aec:	eormi	pc, r4, r3, lsl r8	; <UNPREDICTABLE>
    9af0:			; <UNDEFINED> instruction: 0xf04042a5
    9af4:	stfcsd	f0, [sl], {49}	; 0x31
    9af8:	stccs	0, cr13, [r9], {19}
    9afc:	tstcs	r1, r8, lsl pc
    9b00:	strmi	sp, [pc], #-19	; 9b08 <sigaltstack@plt+0x7280>
    9b04:			; <UNDEFINED> instruction: 0xf1067835
    9b08:			; <UNDEFINED> instruction: 0xf8980b01
    9b0c:			; <UNDEFINED> instruction: 0xf1084000
    9b10:	ldrbmi	r0, [r9], -r1, lsl #4
    9b14:	ldrmi	r4, [r2], r5, lsr #5
    9b18:	stfcsd	f5, [sl], {200}	; 0xc8
    9b1c:			; <UNDEFINED> instruction: 0x465e4690
    9b20:	andcs	sp, r0, fp, ror #3
    9b24:	pop	{r0, r3, ip, sp, pc}
    9b28:			; <UNDEFINED> instruction: 0x46498ff0
    9b2c:			; <UNDEFINED> instruction: 0xf0114638
    9b30:	bl	fea87fec <rpl_re_syntax_options@@Base+0xfea56944>
    9b34:	strb	r0, [r4, r1, lsl #2]!
    9b38:			; <UNDEFINED> instruction: 0xf7f89203
    9b3c:			; <UNDEFINED> instruction: 0x465eed9c
    9b40:	stmdavs	r3, {r0, r1, r9, fp, ip, pc}
    9b44:	stccs	0, cr14, [sl, #-12]
    9b48:			; <UNDEFINED> instruction: 0xf816d005
    9b4c:			; <UNDEFINED> instruction: 0xf8335b01
    9b50:	streq	r1, [r9], #21
    9b54:			; <UNDEFINED> instruction: 0xf833d4f7
    9b58:			; <UNDEFINED> instruction: 0x46901014
    9b5c:	ldrle	r0, [lr, #1162]!	; 0x48a
    9b60:			; <UNDEFINED> instruction: 0xf818e005
    9b64:			; <UNDEFINED> instruction: 0xf8334b01
    9b68:	ldreq	r2, [r0], #20
    9b6c:	cfstr32cs	mvfx13, [sl], {183}	; 0xb7
    9b70:			; <UNDEFINED> instruction: 0xe7b4d1f7
    9b74:	andlt	lr, r3, #3358720	; 0x334000
    9b78:	ldcl	7, cr15, [ip, #-992]!	; 0xfffffc20
    9b7c:	andne	lr, r3, #3620864	; 0x374000
    9b80:			; <UNDEFINED> instruction: 0xf8306800
    9b84:			; <UNDEFINED> instruction: 0xf830e015
    9b88:			; <UNDEFINED> instruction: 0xf41ec014
    9b8c:			; <UNDEFINED> instruction: 0xf40c5f00
    9b90:			; <UNDEFINED> instruction: 0xf0405c00
    9b94:			; <UNDEFINED> instruction: 0xf1bc80b5
    9b98:			; <UNDEFINED> instruction: 0xf0400f00
    9b9c:			; <UNDEFINED> instruction: 0xf1a48099
    9ba0:	stccs	3, cr0, [sl, #-128]	; 0xffffff80
    9ba4:			; <UNDEFINED> instruction: 0xf383fab3
    9ba8:	cmpne	r3, #323584	; 0x4f000
    9bac:	movwcs	fp, #3848	; 0xf08
    9bb0:			; <UNDEFINED> instruction: 0xf0002b00
    9bb4:	bls	1a9ec4 <rpl_re_syntax_options@@Base+0x17881c>
    9bb8:	stmdble	r9, {r0, r4, r7, r9, lr}
    9bbc:	stccs	8, cr15, [r2], {17}
    9bc0:	andscs	pc, r2, r0, lsr r8	; <UNPREDICTABLE>
    9bc4:	svclt	0x00440494
    9bc8:	ldrbtcc	pc, [pc], r1, lsl #2	; <UNPREDICTABLE>
    9bcc:	ldrle	r4, [r9], #1744	; 0x6d0
    9bd0:	svclt	0x00142d20
    9bd4:			; <UNDEFINED> instruction: 0xf0032300
    9bd8:	strtcs	r0, [r0], #-769	; 0xfffffcff
    9bdc:			; <UNDEFINED> instruction: 0xf0002b00
    9be0:	blls	1e9ec8 <rpl_re_syntax_options@@Base+0x1b8820>
    9be4:	stmdble	r9, {r1, r3, r4, r7, r8, sl, lr}
    9be8:	stccc	8, cr15, [r2], {26}
    9bec:	andscc	pc, r3, r0, lsr r8	; <UNPREDICTABLE>
    9bf0:	svclt	0x0044049a
    9bf4:	ldmcc	pc!, {r1, r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    9bf8:	strle	r4, [r3], #1550	; 0x60e
    9bfc:			; <UNDEFINED> instruction: 0x460e46d0
    9c00:	strb	r2, [ip, -r0, lsr #10]!
    9c04:			; <UNDEFINED> instruction: 0xf7f89203
    9c08:	bls	1050e8 <rpl_re_syntax_options@@Base+0xd3a40>
    9c0c:			; <UNDEFINED> instruction: 0xf8316801
    9c10:			; <UNDEFINED> instruction: 0xf4100015
    9c14:			; <UNDEFINED> instruction: 0xf43f5f00
    9c18:			; <UNDEFINED> instruction: 0xf831af51
    9c1c:	streq	r0, [r3], #20
    9c20:	svcge	0x004cf57f
    9c24:	andsle	r2, r2, sl, lsl #26
    9c28:	stmdacs	sl, {r4, r5, r6, fp, ip, sp, lr}
    9c2c:			; <UNDEFINED> instruction: 0xf831d00f
    9c30:	streq	r0, [r0], #16
    9c34:	svcge	0x0051f57f
    9c38:	and	r4, r4, lr, asr r6
    9c3c:	andscc	pc, r3, r1, lsr r8	; <UNPREDICTABLE>
    9c40:			; <UNDEFINED> instruction: 0xf57f049b
    9c44:			; <UNDEFINED> instruction: 0xf816af4a
    9c48:	blcs	299854 <rpl_re_syntax_options@@Base+0x2681ac>
    9c4c:	stfcsd	f5, [sl], {246}	; 0xf6
    9c50:	svcge	0x0067f43f
    9c54:	muleq	r1, r8, r8
    9c58:			; <UNDEFINED> instruction: 0xf43f280a
    9c5c:			; <UNDEFINED> instruction: 0xf831af62
    9c60:	streq	r0, [r0], #16
    9c64:	svcge	0x0039f57f
    9c68:	and	r4, r4, r6, lsl r6
    9c6c:	andscc	pc, r3, r1, lsr r8	; <UNPREDICTABLE>
    9c70:			; <UNDEFINED> instruction: 0xf57f049b
    9c74:			; <UNDEFINED> instruction: 0xf816af32
    9c78:	blcs	299884 <rpl_re_syntax_options@@Base+0x2681dc>
    9c7c:	smmlsr	r0, r6, r1, sp
    9c80:	ldrbmi	r2, [lr], -r0, lsr #10
    9c84:			; <UNDEFINED> instruction: 0xe00646b8
    9c88:			; <UNDEFINED> instruction: 0xf880f011
    9c8c:	bl	fea1afb4 <rpl_re_syntax_options@@Base+0xfe9e990c>
    9c90:			; <UNDEFINED> instruction: 0xf8160801
    9c94:	fstmdbxcs	r0!, {d5-d4}	;@ Deprecated
    9c98:	strbmi	r4, [r9], -r0, asr #12
    9c9c:			; <UNDEFINED> instruction: 0xf108bf08
    9ca0:	rscsle	r0, r6, r1, lsl #16
    9ca4:	rscle	r2, pc, r9, lsl #26
    9ca8:			; <UNDEFINED> instruction: 0xf011e005
    9cac:	strbmi	pc, [pc], #-2159	; 9cb4 <sigaltstack@plt+0x742c>	; <UNPREDICTABLE>
    9cb0:			; <UNDEFINED> instruction: 0xf81a1a7f
    9cb4:			; <UNDEFINED> instruction: 0x2c204b01
    9cb8:			; <UNDEFINED> instruction: 0x46494638
    9cbc:	strcc	fp, [r1, -r8, lsl #30]
    9cc0:	stccs	0, cr13, [r9], {247}	; 0xf7
    9cc4:	ldrmi	sp, [r8, #241]!	; 0xf1
    9cc8:	ldrbmi	sp, [r0], r6, asr #2
    9ccc:	ldrtmi	lr, [r1], -r7, lsl #14
    9cd0:	suble	r2, sl, sl, lsl #24
    9cd4:	mulcc	r1, r8, r8
    9cd8:	stmdaeq	r2, {r3, r8, ip, sp, lr, pc}
    9cdc:	andsmi	pc, r3, r0, lsr r8	; <UNPREDICTABLE>
    9ce0:	strle	r0, [r7], #-1188	; 0xfffffb5c
    9ce4:			; <UNDEFINED> instruction: 0xf812e045
    9ce8:			; <UNDEFINED> instruction: 0xf8303b01
    9cec:	strteq	r4, [r6], #19
    9cf0:			; <UNDEFINED> instruction: 0x4690d538
    9cf4:	strbmi	r2, [r2], -sl, lsl #22
    9cf8:			; <UNDEFINED> instruction: 0x460ed1f5
    9cfc:	strbt	r2, [lr], sl, lsl #8
    9d00:	eorsle	r2, r4, sl, lsl #26
    9d04:			; <UNDEFINED> instruction: 0x36027875
    9d08:	andsne	pc, r5, r0, lsr r8	; <UNPREDICTABLE>
    9d0c:	strle	r0, [r7], #-1161	; 0xfffffb77
    9d10:			; <UNDEFINED> instruction: 0xf813e033
    9d14:			; <UNDEFINED> instruction: 0xf8305b01
    9d18:	streq	r1, [r9], #21
    9d1c:	ldrmi	sp, [lr], -r0, lsr #10
    9d20:	ldrtmi	r2, [r3], -sl, lsl #26
    9d24:			; <UNDEFINED> instruction: 0xf1bcd1f5
    9d28:	bicsle	r0, r0, r0, lsl #30
    9d2c:	adcmi	r4, ip, #144, 12	; 0x9000000
    9d30:	mrcge	4, 6, APSR_nzcv, cr5, cr15, {1}
    9d34:			; <UNDEFINED> instruction: 0x46c24631
    9d38:			; <UNDEFINED> instruction: 0xf1b4e731
    9d3c:	svclt	0x0018030a
    9d40:	stccs	3, cr2, [r0, #-4]!
    9d44:	movwcs	fp, #3860	; 0xf14
    9d48:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    9d4c:			; <UNDEFINED> instruction: 0xf47f2b00
    9d50:	ldrbmi	sl, [r0], r8, asr #30
    9d54:	strb	r4, [r2], lr, lsl #12
    9d58:	andlt	r2, r9, r1
    9d5c:	svchi	0x00f0e8bd
    9d60:	strb	r2, [r0, r0, lsr #10]!
    9d64:	strtcs	r4, [r0], #-1550	; 0xfffff9f2
    9d68:	ldrmi	lr, [r0], r1, ror #15
    9d6c:	ldrbmi	lr, [lr], -r5, asr #15
    9d70:			; <UNDEFINED> instruction: 0x460ee7d9
    9d74:	strtcs	r4, [r0], #-1680	; 0xfffff970
    9d78:			; <UNDEFINED> instruction: 0x465ee7d9
    9d7c:	ldrb	r2, [r2, r0, lsr #10]
    9d80:			; <UNDEFINED> instruction: 0x000252ba
    9d84:	andeq	r0, r0, ip, lsl #4
    9d88:	andeq	r0, r0, ip, lsr r2
    9d8c:	andeq	r0, r0, r0, ror r2
    9d90:	svclt	0x00004770
    9d94:	svclt	0x00004770
    9d98:	push	{r5, r7, r8, ip, sp, pc}
    9d9c:			; <UNDEFINED> instruction: 0x460f43f8
    9da0:			; <UNDEFINED> instruction: 0x46044690
    9da4:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    9da8:	ldrmi	r4, [r8, r0, lsr #12]!
    9dac:	strmi	r6, [r5], -r6, lsl #16
    9db0:	andls	pc, r0, r5, asr #17
    9db4:	strbmi	r4, [r0, r0, lsr #12]
    9db8:	eorvs	r4, lr, r4, lsr r6
    9dbc:	mvnsle	r2, r0, lsl #28
    9dc0:	mvnshi	lr, #12386304	; 0xbd0000
    9dc4:	svclt	0x00004770
    9dc8:	ldrlt	r2, [r0, #-2051]	; 0xfffff7fd
    9dcc:	andle	r4, r1, r4, lsl #12
    9dd0:			; <UNDEFINED> instruction: 0xf860f000
    9dd4:	ldrbtmi	r4, [fp], #-2853	; 0xfffff4db
    9dd8:			; <UNDEFINED> instruction: 0xb1237a1b
    9ddc:	ldrbtmi	r4, [fp], #-2852	; 0xfffff4dc
    9de0:	adcmi	r6, r3, #1769472	; 0x1b0000
    9de4:	ldfltd	f5, [r0, #-0]
    9de8:	ldrbtmi	r4, [r9], #-2338	; 0xfffff6de
    9dec:	bleq	147f38 <rpl_re_syntax_options@@Base+0x116890>
    9df0:	blx	1ec7df6 <rpl_re_syntax_options@@Base+0x1e9674e>
    9df4:	ldmdale	r6!, {r2, sl, fp, sp}
    9df8:			; <UNDEFINED> instruction: 0xf004e8df
    9dfc:	stccs	13, cr1, [r5, #-84]!	; 0xffffffac
    9e00:	blmi	749e14 <rpl_re_syntax_options@@Base+0x71876c>
    9e04:			; <UNDEFINED> instruction: 0xf103447b
    9e08:	blvs	fe60a300 <rpl_re_syntax_options@@Base+0xfe5d8c58>
    9e0c:	blx	1b47e12 <rpl_re_syntax_options@@Base+0x1b1676a>
    9e10:	ldrbtmi	r4, [fp], #-2842	; 0xfffff4e6
    9e14:	tsteq	ip, r3, lsl #2	; <UNPREDICTABLE>
    9e18:			; <UNDEFINED> instruction: 0xf7ff6898
    9e1c:	blmi	648bb8 <rpl_re_syntax_options@@Base+0x617510>
    9e20:	andsvs	r4, ip, fp, ror r4
    9e24:	blmi	5f926c <rpl_re_syntax_options@@Base+0x5c7bc4>
    9e28:			; <UNDEFINED> instruction: 0xf103447b
    9e2c:	bvs	60a2c4 <rpl_re_syntax_options@@Base+0x5d8c1c>
    9e30:	blx	16c7e36 <rpl_re_syntax_options@@Base+0x169678e>
    9e34:	blmi	543dec <rpl_re_syntax_options@@Base+0x512744>
    9e38:			; <UNDEFINED> instruction: 0xf103447b
    9e3c:	bvs	fe60a2f4 <rpl_re_syntax_options@@Base+0xfe5d8c4c>
    9e40:	blx	14c7e46 <rpl_re_syntax_options@@Base+0x149679e>
    9e44:	blmi	483ddc <rpl_re_syntax_options@@Base+0x452734>
    9e48:			; <UNDEFINED> instruction: 0xf103447b
    9e4c:	blvs	60a324 <rpl_re_syntax_options@@Base+0x5d8c7c>
    9e50:	blx	12c7e56 <rpl_re_syntax_options@@Base+0x12967ae>
    9e54:	blmi	3c3dcc <rpl_re_syntax_options@@Base+0x392724>
    9e58:			; <UNDEFINED> instruction: 0xf103447b
    9e5c:	ldmibvs	r8, {r2, r3, r4, r8}
    9e60:	blx	10c7e66 <rpl_re_syntax_options@@Base+0x10967be>
    9e64:			; <UNDEFINED> instruction: 0xf7f8e7d4
    9e68:	svclt	0x0000ecf2
    9e6c:	andeq	r5, r2, sl, lsr #9
    9e70:	andeq	r5, r2, r6, lsr #4
    9e74:	andeq	r5, r2, lr, lsl r2
    9e78:	andeq	r5, r2, r4, lsl #4
    9e7c:	strdeq	r5, [r2], -r6
    9e80:	andeq	r5, r2, r4, ror #3
    9e84:	andeq	r5, r2, r0, ror #3
    9e88:	ldrdeq	r5, [r2], -r0
    9e8c:	andeq	r5, r2, r0, asr #3
    9e90:			; <UNDEFINED> instruction: 0x000251b0
    9e94:	ldrbmi	lr, [r0, sp, lsr #18]!
    9e98:	svcmi	0x0021b0a2
    9e9c:	ldrbtmi	r4, [pc], #-2849	; 9ea4 <sigaltstack@plt+0x761c>
    9ea0:	cdpmi	13, 2, cr4, cr2, cr1, {1}
    9ea4:	andls	pc, r3, r7, asr r8	; <UNPREDICTABLE>
    9ea8:	ldrbtmi	r4, [lr], #-1149	; 0xfffffb83
    9eac:	stmdaeq	ip, {r0, r2, r8, ip, sp, lr, pc}
    9eb0:	ldrdcc	pc, [r0], -r9
    9eb4:	and	r9, ip, r1, lsr #6
    9eb8:	beq	505ffc <rpl_re_syntax_options@@Base+0x4d4954>
    9ebc:			; <UNDEFINED> instruction: 0xf8c53901
    9ec0:			; <UNDEFINED> instruction: 0x46501090
    9ec4:	b	fc7eac <rpl_re_syntax_options@@Base+0xf96804>
    9ec8:	andcs	r4, r0, #34603008	; 0x2100000
    9ecc:			; <UNDEFINED> instruction: 0xf7f82002
    9ed0:	ldmdavs	r3!, {r7, r9, fp, sp, lr, pc}
    9ed4:			; <UNDEFINED> instruction: 0xf8d6b913
    9ed8:			; <UNDEFINED> instruction: 0xb1bb3090
    9edc:	stcge	0, cr2, [r1], {3}
    9ee0:			; <UNDEFINED> instruction: 0xff72f7ff
    9ee4:	ldmpl	fp!, {r1, r4, r8, r9, fp, lr}^
    9ee8:			; <UNDEFINED> instruction: 0xf7f86818
    9eec:			; <UNDEFINED> instruction: 0x4641eb10
    9ef0:	andcs	r4, r0, r2, lsr #12
    9ef4:	b	1b47edc <rpl_re_syntax_options@@Base+0x1b16834>
    9ef8:	ldrdge	pc, [r0], -r5
    9efc:			; <UNDEFINED> instruction: 0x1090f8d5
    9f00:	bicsle	r2, r9, r0, lsl #18
    9f04:			; <UNDEFINED> instruction: 0xf7f84650
    9f08:	ldrb	lr, [sl, r6, lsr #21]
    9f0c:			; <UNDEFINED> instruction: 0xf8d99a21
    9f10:	addsmi	r3, sl, #0
    9f14:	eorlt	sp, r2, r2, lsl #2
    9f18:			; <UNDEFINED> instruction: 0x87f0e8bd
    9f1c:	b	fef47f04 <rpl_re_syntax_options@@Base+0xfef1685c>
    9f20:	andeq	r4, r2, sl, lsl #29
    9f24:	andeq	r0, r0, r0, lsl #4
    9f28:	ldrdeq	r5, [r2], -r8
    9f2c:	ldrdeq	r5, [r2], -r6
    9f30:	andeq	r0, r0, r4, ror r2
    9f34:	svcmi	0x00f0e92d
    9f38:	mrrcmi	6, 0, r4, r5, cr5
    9f3c:	ldmdami	r5, {r0, r1, r7, ip, sp, pc}^
    9f40:	ldrbtmi	r4, [ip], #-1550	; 0xfffff9f2
    9f44:	stmdapl	r3!, {r0, r8, r9, ip, pc}
    9f48:	ldmiblt	fp, {r0, r1, r3, r4, fp, ip, sp, lr}^
    9f4c:	andsle	r1, r6, lr, asr #22
    9f50:	stmiapl	r7!, {r0, r4, r6, r8, r9, fp, lr}^
    9f54:			; <UNDEFINED> instruction: 0xf7ffe002
    9f58:	strexlt	pc, sp, [r6]	; <UNPREDICTABLE>
    9f5c:	svcvs	0x0080f5b6
    9f60:			; <UNDEFINED> instruction: 0x46284634
    9f64:	svclt	0x0028683b
    9f68:	strvs	pc, [r0], #1103	; 0x44f
    9f6c:	strtmi	r2, [r2], -r1, lsl #2
    9f70:	b	1e47f58 <rpl_re_syntax_options@@Base+0x1e168b0>
    9f74:	bl	fe99a98c <rpl_re_syntax_options@@Base+0xfe9692e4>
    9f78:	strmi	r0, [r5], #-1536	; 0xfffffa00
    9f7c:	andlt	sp, r3, fp, ror #19
    9f80:	svchi	0x00f0e8bd
    9f84:	blmi	115b9d4 <rpl_re_syntax_options@@Base+0x112a32c>
    9f88:	adcmi	r4, r9, #274432	; 0x43000
    9f8c:	svclt	0x008858e3
    9f90:	bleq	460d4 <rpl_re_syntax_options@@Base+0x14a2c>
    9f94:	svclt	0x008458a2
    9f98:			; <UNDEFINED> instruction: 0xf04f2701
    9f9c:			; <UNDEFINED> instruction: 0xf8d30820
    9fa0:	ldmdavs	r4, {ip, pc}
    9fa4:			; <UNDEFINED> instruction: 0xf815d9eb
    9fa8:	stmdbcs	r9, {r0, r8, r9, fp, ip}
    9fac:	stmdbcs	sp, {r2, r5, ip, lr, pc}
    9fb0:	stmdbcs	r8, {r1, r2, r3, r6, ip, lr, pc}
    9fb4:	tstls	r0, fp, lsr r0
    9fb8:	bl	1747fa0 <rpl_re_syntax_options@@Base+0x17168f8>
    9fbc:	ldmib	r4, {r8, fp, ip, pc}^
    9fc0:	addsmi	r2, sl, #335544320	; 0x14000000
    9fc4:	mrrcne	15, 3, fp, r3, cr8
    9fc8:			; <UNDEFINED> instruction: 0xf8306800
    9fcc:	svclt	0x00380011
    9fd0:	vmla.f<illegal width 8>	q11, q0, d3[4]
    9fd4:	svclt	0x00383080
    9fd8:	strmi	r7, [r3], #17
    9fdc:	adcmi	sp, lr, #52, 4	; 0x40000003
    9fe0:	strcc	sp, [r1, -sp, asr #19]
    9fe4:	svcvs	0x0080f5b7
    9fe8:			; <UNDEFINED> instruction: 0xf7ffd1dd
    9fec:			; <UNDEFINED> instruction: 0xf815ff53
    9ff0:	strcs	r1, [r0, -r1, lsl #22]
    9ff4:	bicsle	r2, sl, r9, lsl #18
    9ff8:			; <UNDEFINED> instruction: 0x46494658
    9ffc:	mcr2	0, 6, pc, cr6, cr0, {0}	; <UNPREDICTABLE>
    a000:	movweq	lr, #7081	; 0x1ba9
    a004:	mul	r1, fp, r4
    a008:	rscle	r3, r8, r1, lsl #22
    a00c:	ldrdne	lr, [r5], -r4
    a010:			; <UNDEFINED> instruction: 0xf1014281
    a014:	svclt	0x003c0201
    a018:			; <UNDEFINED> instruction: 0xf8816162
    a01c:	mvnsle	r8, #0
    a020:	strtmi	r2, [r0], -r0, lsr #2
    a024:			; <UNDEFINED> instruction: 0xf7f89300
    a028:	blls	44ef0 <rpl_re_syntax_options@@Base+0x13848>
    a02c:			; <UNDEFINED> instruction: 0xf1bbe7ec
    a030:	eorle	r0, r6, r0, lsl #30
    a034:			; <UNDEFINED> instruction: 0xf10b6963
    a038:	stmibvs	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, ip, sp}
    a03c:	svclt	0x003e4283
    a040:	cmnvs	r0, r8, asr ip
    a044:	bicle	r7, sl, #25
    a048:			; <UNDEFINED> instruction: 0xf7f84620
    a04c:	bfi	lr, lr, (invalid: 23:6)
    a050:	andcc	lr, r5, #212, 18	; 0x350000
    a054:	svclt	0x003e4293
    a058:	cmnvs	r2, sl, asr ip
    a05c:	andsle	r7, r3, #25
    a060:	svceq	0x0000f1ba
    a064:	adcmi	fp, lr, #24, 30	; 0x60
    a068:	stmdavc	fp!, {r0, r1, r3, r8, fp, ip, lr, pc}
    a06c:	andle	r2, r5, sl, lsl #22
    a070:	ldrbmi	r9, [r2], -r1, lsl #22
    a074:	strtmi	r2, [r0], -r1, lsl #2
    a078:	bl	18c8060 <rpl_re_syntax_options@@Base+0x18969b8>
    a07c:	bleq	461c0 <rpl_re_syntax_options@@Base+0x14b18>
    a080:			; <UNDEFINED> instruction: 0xf04fe7af
    a084:	str	r0, [sl, r0, lsl #22]!
    a088:			; <UNDEFINED> instruction: 0xf7f84620
    a08c:			; <UNDEFINED> instruction: 0xe7e7eb7e
    a090:	andeq	r4, r2, r6, ror #27
    a094:	andeq	r0, r0, r8, asr #5
    a098:	strdeq	r0, [r0], -r4
    a09c:	andeq	r0, r0, ip, lsr r2
    a0a0:	ldrbmi	lr, [r0, sp, lsr #18]!
    a0a4:	ldcmi	6, cr4, [r9, #-576]!	; 0xfffffdc0
    a0a8:	blmi	e5b8c0 <rpl_re_syntax_options@@Base+0xe2a218>
    a0ac:	stmdavs	pc, {r0, r2, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    a0b0:	stmiapl	fp!, {r1, r2, r3, r6, fp, sp, lr}^
    a0b4:	ldrdge	pc, [r0], -r3
    a0b8:	suble	r2, r8, r0, lsl #16
    a0bc:	ldrmi	r7, [r9], r3, lsl #16
    a0c0:	bmi	d36754 <rpl_re_syntax_options@@Base+0xd050ac>
    a0c4:	ldmdavc	r2, {r1, r3, r5, r7, fp, ip, lr}
    a0c8:	cmple	sp, r0, lsl #20
    a0cc:	ldrdls	pc, [r8], #143	; 0x8f
    a0d0:	bmi	c9b4bc <rpl_re_syntax_options@@Base+0xc69e14>
    a0d4:	ldmdavc	r2, {r1, r3, r5, r7, fp, ip, lr}
    a0d8:	ldmdavc	sl!, {r1, r4, r8, ip, sp, pc}
    a0dc:	suble	r2, sp, sl, lsl #20
    a0e0:	strbmi	r4, [sl], -r3, lsr #12
    a0e4:	ldrbmi	r2, [r0], -r1, lsl #2
    a0e8:	bl	ac80d0 <rpl_re_syntax_options@@Base+0xa96a28>
    a0ec:	svceq	0x0000f1b8
    a0f0:			; <UNDEFINED> instruction: 0x4623d11d
    a0f4:	ldrtmi	r4, [r8], -sl, asr #12
    a0f8:			; <UNDEFINED> instruction: 0xf7ff4631
    a0fc:	stmdavc	r3!, {r0, r1, r3, r4, r8, r9, sl, fp, ip, sp, lr, pc}
    a100:			; <UNDEFINED> instruction: 0xf816b31b
    a104:	blcs	299110 <rpl_re_syntax_options@@Base+0x267a68>
    a108:	andcs	sp, r3, pc, lsl r0
    a10c:	mrc2	7, 2, pc, cr12, cr15, {7}
    a110:	andcs	r4, r5, #573440	; 0x8c000
    a114:	ldrbtmi	r2, [r9], #-0
    a118:	ldmib	r2!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a11c:	tstcs	r1, r1, lsr #20
    a120:			; <UNDEFINED> instruction: 0x4603447a
    a124:	pop	{r4, r6, r9, sl, lr}
    a128:			; <UNDEFINED> instruction: 0xf7f847f0
    a12c:			; <UNDEFINED> instruction: 0xf816bb07
    a130:	strtmi	r1, [r3], -r1, lsl #24
    a134:	ldrtmi	r4, [r8], -sl, asr #12
    a138:	svclt	0x0014290a
    a13c:	mrcne	6, 3, r4, cr1, cr1, {1}
    a140:	mrc2	7, 7, pc, cr8, cr15, {7}
    a144:	blcs	281d8 <quoting_style_vals@@Base+0xa714>
    a148:	pop	{r0, r1, r3, r4, r6, r7, r8, ip, lr, pc}
    a14c:	ldrshlt	r8, [sl, #-112]!	; 0xffffff90
    a150:	stcne	8, cr15, [r1], {22}
    a154:			; <UNDEFINED> instruction: 0x46234638
    a158:	stmdbcs	sl, {r1, r5, r9, sl, lr}
    a15c:	shadd16mi	fp, r1, r4
    a160:			; <UNDEFINED> instruction: 0xf7ff1e71
    a164:	strb	pc, [ip, r7, ror #29]	; <UNPREDICTABLE>
    a168:	ldrsbtls	pc, [ip], -pc	; <UNPREDICTABLE>
    a16c:			; <UNDEFINED> instruction: 0xe7b044f9
    a170:	ldrtmi	r4, [r8], -r3, asr #12
    a174:			; <UNDEFINED> instruction: 0xf7ff4631
    a178:			; <UNDEFINED> instruction: 0xe7c2fedd
    a17c:	blcs	81c9b0 <rpl_re_syntax_options@@Base+0x7eb308>
    a180:	qadd16mi	fp, r3, r4
    a184:	ldrbtmi	r1, [sl], #-3171	; 0xfffff39d
    a188:	svclt	0x0000e7ac
    a18c:	andeq	r4, r2, ip, ror ip
    a190:	strdeq	r0, [r0], -r4
    a194:	strdeq	r0, [r0], -ip
    a198:	strdeq	r2, [r1], -ip
    a19c:	andeq	r0, r0, r0, lsr #4
    a1a0:	ldrdeq	r0, [r1], -r2
    a1a4:			; <UNDEFINED> instruction: 0x00012fb0
    a1a8:	andeq	r2, r1, ip, asr pc
    a1ac:	andeq	r1, r1, lr, ror r1
    a1b0:			; <UNDEFINED> instruction: 0xf7ff2200
    a1b4:	svclt	0x0000bf75
    a1b8:			; <UNDEFINED> instruction: 0x0094f8d0
    a1bc:	andcc	r4, r1, r8, lsl #8
    a1c0:	svclt	0x00004770
    a1c4:	andcc	fp, r1, #16, 8	; 0x10000000
    a1c8:			; <UNDEFINED> instruction: 0x0094f8d0
    a1cc:	strmi	r9, [r1], #-3073	; 0xfffff3ff
    a1d0:	tstcc	r1, r2, lsl #8
    a1d4:	eorvs	r6, r2, r9, lsl r0
    a1d8:	blmi	148354 <rpl_re_syntax_options@@Base+0x116cac>
    a1dc:	svclt	0x00004770
    a1e0:	cfldr64ne	mvdx11, [ip], {112}	; 0x70
    a1e4:	addlt	r4, r2, r0, lsl sp
    a1e8:			; <UNDEFINED> instruction: 0x3094f8d1
    a1ec:	ldrbtmi	r4, [sp], #-3599	; 0xfffff1f1
    a1f0:	strtmi	r4, [r3], #-1050	; 0xfffffbe6
    a1f4:	andcc	r4, r1, #42991616	; 0x2900000
    a1f8:	addsmi	r5, sl, #2768896	; 0x2a4000
    a1fc:	ble	2a4234 <rpl_re_syntax_options@@Base+0x272b8c>
    a200:	ldrmi	r9, [r3], -r1, lsl #6
    a204:	tstcs	r1, sl, lsl #20
    a208:	strtmi	r9, [r0], -r0
    a20c:			; <UNDEFINED> instruction: 0xf7f8447a
    a210:	mullt	r2, r8, sl
    a214:	bmi	1f97dc <rpl_re_syntax_options@@Base+0x1c8134>
    a218:	tstcs	r1, r0, lsr #12
    a21c:	andlt	r4, r2, sl, ror r4
    a220:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    a224:	blt	fe2c820c <rpl_re_syntax_options@@Base+0xfe296b64>
    a228:	andeq	r4, r2, sl, lsr fp
    a22c:	strdeq	r0, [r0], -r4
    a230:	andeq	r2, r1, ip, asr #29
    a234:	andeq	r0, r1, ip, lsl #30
    a238:	svcmi	0x00f0e92d
    a23c:			; <UNDEFINED> instruction: 0xf8dfb08f
    a240:	andls	sl, r7, ip, lsr r2
    a244:	ldrbtmi	r4, [sl], #2190	; 0x88e
    a248:			; <UNDEFINED> instruction: 0xf85a920d
    a24c:	ldmdavc	r0, {sp}
    a250:			; <UNDEFINED> instruction: 0xf0402800
    a254:	bmi	fe2ea648 <rpl_re_syntax_options@@Base+0xfe2b8fa0>
    a258:	strls	r2, [r8, -r0, lsl #14]
    a25c:	ldmcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    a260:	andcs	pc, r2, sl, asr r8	; <UNPREDICTABLE>
    a264:	blne	ff0246ac <rpl_re_syntax_options@@Base+0xfeff3004>
    a268:	andcs	fp, r1, r8, lsl pc
    a26c:	strcs	r4, [r0, #-2694]	; 0xfffff57a
    a270:	strls	r9, [sl, #-3591]	; 0xfffff1f9
    a274:			; <UNDEFINED> instruction: 0xf85a9509
    a278:	ldmvs	r4!, {r1, sp}^
    a27c:			; <UNDEFINED> instruction: 0xf8d26fd5
    a280:	andvs	r2, ip, r4, lsr r1
    a284:	andls	r9, ip, #46137344	; 0x2c00000
    a288:	andsvs	r6, sl, r2, lsr r9
    a28c:	stmdbls	r9, {r0, r1, r2, r8, r9, fp, ip, pc}
    a290:	strcs	lr, [r2, #-2515]	; 0xfffff62d
    a294:	bl	16470c <rpl_re_syntax_options@@Base+0x133064>
    a298:	ldmdavs	fp, {r1, r8, fp}^
    a29c:			; <UNDEFINED> instruction: 0xf1094411
    a2a0:	strdls	r3, [r9, -pc]
    a2a4:	stmdbls	sl, {r1, r5, r6, r7, fp, ip}
    a2a8:	svclt	0x00cc454d
    a2ac:	bleq	463f0 <rpl_re_syntax_options@@Base+0x14d48>
    a2b0:	bleq	862b8 <rpl_re_syntax_options@@Base+0x54c10>
    a2b4:	mrcne	4, 2, r4, cr3, cr9, {0}
    a2b8:	movwls	r9, #12554	; 0x310a
    a2bc:	svceq	0x0000f1bb
    a2c0:	blls	2fe484 <rpl_re_syntax_options@@Base+0x2ccddc>
    a2c4:	andslt	pc, r8, sp, asr #17
    a2c8:	streq	lr, [r5], r3, lsl #22
    a2cc:			; <UNDEFINED> instruction: 0xf8566831
    a2d0:			; <UNDEFINED> instruction: 0xf8122f04
    a2d4:	blcs	2992e0 <rpl_re_syntax_options@@Base+0x267c38>
    a2d8:			; <UNDEFINED> instruction: 0x4693bf14
    a2dc:	bleq	8696c <rpl_re_syntax_options@@Base+0x552c4>
    a2e0:	movweq	lr, #7083	; 0x1bab
    a2e4:			; <UNDEFINED> instruction: 0x461abb1f
    a2e8:	mlasle	fp, r0, r5, r4
    a2ec:			; <UNDEFINED> instruction: 0xf85a4a65
    a2f0:	stmdbvs	r2, {r1}
    a2f4:	eorsle	r2, r9, r0, lsl #20
    a2f8:	movwls	r2, #512	; 0x200
    a2fc:	ldrmi	r9, [sl], -r1, lsl #4
    a300:			; <UNDEFINED> instruction: 0xf00d2300
    a304:	bicmi	pc, r0, #2703360	; 0x294000
    a308:	strcc	r0, [r1, #-4032]	; 0xfffff040
    a30c:	svclt	0x00b445a9
    a310:			; <UNDEFINED> instruction: 0xf0002300
    a314:	blcs	af20 <sigaltstack@plt+0x8698>
    a318:	blls	1fea80 <rpl_re_syntax_options@@Base+0x1cd3d8>
    a31c:	blls	e4794 <rpl_re_syntax_options@@Base+0xb30ec>
    a320:	svclt	0x00b442a3
    a324:			; <UNDEFINED> instruction: 0xf0002300
    a328:	movwls	r0, #25345	; 0x6301
    a32c:	stmdavc	ip, {r6, sp, lr, pc}
    a330:	sbcsle	r2, r8, sl, lsl #24
    a334:	smlabtcc	r4, sp, r9, lr
    a338:	ldmib	ip, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a33c:	blls	130758 <rpl_re_syntax_options@@Base+0xff0b0>
    a340:	stmdavs	r2, {r2, r3, r7, r9, sl, lr}
    a344:			; <UNDEFINED> instruction: 0xf81ce003
    a348:	stccs	15, cr4, [sl], {1}
    a34c:			; <UNDEFINED> instruction: 0xf832d006
    a350:	streq	r0, [r0], #20
    a354:	bls	23f738 <rpl_re_syntax_options@@Base+0x20e090>
    a358:	sbcle	r2, r4, r0, lsl #20
    a35c:	andeq	lr, ip, #175104	; 0x2ac00
    a360:			; <UNDEFINED> instruction: 0xd1c34590
    a364:	ldrb	r9, [r0, r6, lsl #16]
    a368:			; <UNDEFINED> instruction: 0x9014f8dd
    a36c:	blls	1dbbb4 <rpl_re_syntax_options@@Base+0x1aa50c>
    a370:	movwls	r6, #30747	; 0x781b
    a374:	orrle	r2, r9, r0, lsl #22
    a378:			; <UNDEFINED> instruction: 0xf8dd9b0d
    a37c:			; <UNDEFINED> instruction: 0xf8c3b00c
    a380:	blls	62e388 <rpl_re_syntax_options@@Base+0x5fcce0>
    a384:	andlt	pc, r0, r3, asr #17
    a388:	cmnle	r3, r0, lsl #16
    a38c:			; <UNDEFINED> instruction: 0x1c189b09
    a390:	svclt	0x00189b0a
    a394:	tstlt	fp, r1
    a398:	andeq	pc, r2, r0, asr #32
    a39c:	pop	{r0, r1, r2, r3, ip, sp, pc}
    a3a0:	blls	ee368 <rpl_re_syntax_options@@Base+0xbccc0>
    a3a4:	svclt	0x00cc429c
    a3a8:			; <UNDEFINED> instruction: 0xf0002300
    a3ac:	movwls	r0, #25345	; 0x6301
    a3b0:	blcs	30fd0 <quote_quoting_options@@Base+0x1f74>
    a3b4:	blls	33e728 <rpl_re_syntax_options@@Base+0x30d080>
    a3b8:	andsls	pc, r4, sp, asr #17
    a3bc:	streq	lr, [r4], r3, lsl #22
    a3c0:			; <UNDEFINED> instruction: 0xf8566831
    a3c4:			; <UNDEFINED> instruction: 0xf8122f04
    a3c8:	blcs	2993d4 <rpl_re_syntax_options@@Base+0x267d2c>
    a3cc:			; <UNDEFINED> instruction: 0x4693bf14
    a3d0:	bleq	86a60 <rpl_re_syntax_options@@Base+0x553b8>
    a3d4:	stmdbeq	r1, {r0, r1, r3, r5, r7, r8, r9, fp, sp, lr, pc}
    a3d8:	strbmi	fp, [sl], -pc, ror #19
    a3dc:	mlasle	r3, r0, r5, r4
    a3e0:			; <UNDEFINED> instruction: 0xf85a4a28
    a3e4:	stmdbvs	r2, {r1}
    a3e8:	adcsle	r2, sp, r0, lsl #20
    a3ec:	strbmi	r2, [sl], -r0, lsl #6
    a3f0:			; <UNDEFINED> instruction: 0xf8cd9301
    a3f4:			; <UNDEFINED> instruction: 0xf00d9000
    a3f8:	bicmi	pc, r0, #704512	; 0xac000
    a3fc:	blls	ce304 <rpl_re_syntax_options@@Base+0x9cc5c>
    a400:	adcmi	r3, r3, #16777216	; 0x1000000
    a404:	movwcs	fp, #4020	; 0xfb4
    a408:	movweq	pc, #4096	; 0x1000	; <UNPREDICTABLE>
    a40c:	bicsle	r2, r7, r0, lsl #22
    a410:			; <UNDEFINED> instruction: 0x9014f8dd
    a414:	stmdavc	sp, {r0, r1, r3, r5, r7, r8, r9, sl, sp, lr, pc}
    a418:	sbcsle	r2, lr, sl, lsl #26
    a41c:			; <UNDEFINED> instruction: 0xf7f89104
    a420:	stmdbls	r4, {r1, r3, r5, r8, fp, sp, lr, pc}
    a424:	stmdavs	r3, {r2, r3, r7, r9, sl, lr}
    a428:			; <UNDEFINED> instruction: 0xf81ce003
    a42c:	stccs	15, cr5, [sl, #-4]
    a430:			; <UNDEFINED> instruction: 0xf833d006
    a434:	ldreq	r2, [r2], #21
    a438:	blls	23f81c <rpl_re_syntax_options@@Base+0x20e174>
    a43c:	sbcle	r2, ip, r0, lsl #22
    a440:	andeq	lr, ip, #175104	; 0x2ac00
    a444:			; <UNDEFINED> instruction: 0xd1cb4590
    a448:	ldrb	r9, [r8, r6, lsl #16]
    a44c:			; <UNDEFINED> instruction: 0xf85a4a0f
    a450:	ldmdavs	r2, {r1, sp}
    a454:	stmdble	r9, {r0, r9, fp, sp}
    a458:			; <UNDEFINED> instruction: 0xf04f2a03
    a45c:			; <UNDEFINED> instruction: 0xf04f0701
    a460:	svclt	0x00940800
    a464:	andcs	r2, r1, #0, 4
    a468:	ldrbt	r9, [pc], r8, lsl #4
    a46c:	strls	r2, [r8, -r0, lsl #14]
    a470:			; <UNDEFINED> instruction: 0xe6fb46b8
    a474:	andlt	r9, pc, r7, lsl #16
    a478:	svchi	0x00f0e8bd
    a47c:	andeq	r4, r2, r2, ror #21
    a480:			; <UNDEFINED> instruction: 0x000002bc
    a484:			; <UNDEFINED> instruction: 0x000002b0
    a488:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    a48c:	andeq	r0, r0, ip, lsl #4
    a490:	mvnsmi	lr, sp, lsr #18
    a494:	strmi	fp, [sp], -r4, lsl #1
    a498:			; <UNDEFINED> instruction: 0x46074616
    a49c:	ldm	ip!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a4a0:	strtmi	r4, [r8], -r4, lsl #12
    a4a4:	ldm	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a4a8:	ldrtmi	r4, [r0], -r0, lsl #13
    a4ac:	ldm	r4!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a4b0:	strcc	r4, [r1], #-1092	; 0xfffffbbc
    a4b4:			; <UNDEFINED> instruction: 0xf0034420
    a4b8:	blmi	20a354 <rpl_re_syntax_options@@Base+0x1d8cac>
    a4bc:			; <UNDEFINED> instruction: 0xf04f9602
    a4c0:	strls	r3, [r1, #-767]	; 0xfffffd01
    a4c4:	strls	r2, [r0, -r1, lsl #2]
    a4c8:			; <UNDEFINED> instruction: 0x4604447b
    a4cc:	stmdb	sl, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a4d0:	andlt	r4, r4, r0, lsr #12
    a4d4:	ldrhhi	lr, [r0, #141]!	; 0x8d
    a4d8:	andeq	r2, r1, ip, lsl ip
    a4dc:			; <UNDEFINED> instruction: 0x4604b510
    a4e0:			; <UNDEFINED> instruction: 0xff90f003
    a4e4:	tstcs	r0, r2, lsr #12
    a4e8:	stmdb	sl, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a4ec:	svclt	0x0000bd10
    a4f0:			; <UNDEFINED> instruction: 0x4604b5f0
    a4f4:	addlt	r4, r5, r4, lsl sp
    a4f8:	ldrbtmi	r4, [sp], #-2836	; 0xfffff4ec
    a4fc:	ldmdavs	r8, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    a500:	stmda	r4, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a504:			; <UNDEFINED> instruction: 0xb1bc4b12
    a508:	stmiapl	lr!, {r1, r4, r8, r9, sl, fp, lr}^
    a50c:	stmdavs	r5!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
    a510:	stmiavs	r3!, {r1, r3, r4, r5, r9, sl, lr}^
    a514:	ldmdavs	r0!, {r0, r8, sp}
    a518:	stmiavs	r5!, {r1, r8, sl, ip, pc}
    a51c:	stmdbvs	r5!, {r0, r8, sl, ip, pc}
    a520:			; <UNDEFINED> instruction: 0xf7f89500
    a524:	stmdavs	r4!, {r1, r2, r3, r8, fp, sp, lr, pc}
    a528:	mvnsle	r2, r0, lsl #24
    a52c:	andlt	r6, r5, r0, lsr r8
    a530:	ldrhtmi	lr, [r0], #141	; 0x8d
    a534:	svclt	0x00e8f7f7
    a538:	ldmdavs	r0!, {r1, r2, r3, r5, r6, r7, fp, ip, lr}
    a53c:	pop	{r0, r2, ip, sp, pc}
    a540:			; <UNDEFINED> instruction: 0xf7f740f0
    a544:	svclt	0x0000bfe1
    a548:	andeq	r4, r2, lr, lsr #16
    a54c:	andeq	r0, r0, r4, ror r2
    a550:	andeq	r0, r0, r4, lsr r2
    a554:	andeq	r2, r1, r0, ror #23
    a558:	svclt	0x00004770
    a55c:	andcs	r4, r0, r5, lsl ip
    a560:	ldrbtmi	fp, [ip], #-1288	; 0xfffffaf8
    a564:	stmdavs	r3!, {r2, r4, r8, sl, fp, lr}
    a568:	stmdavs	r4!, {r3, r4, r7, r8, r9, sl, lr}^
    a56c:	cdp2	0, 3, cr15, cr8, cr0, {0}
    a570:			; <UNDEFINED> instruction: 0x4606447d
    a574:	ldm	r0, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a578:			; <UNDEFINED> instruction: 0x46024631
    a57c:			; <UNDEFINED> instruction: 0xf7f82002
    a580:	stmdbmi	lr, {r1, r4, r6, r7, fp, sp, lr, pc}
    a584:	ldrmi	r2, [r0], -r2, lsl #4
    a588:			; <UNDEFINED> instruction: 0xf7f84479
    a58c:	strtmi	lr, [r0], -ip, asr #17
    a590:	stm	r2, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a594:	strmi	r4, [r2], -r1, lsr #12
    a598:			; <UNDEFINED> instruction: 0xf7f82002
    a59c:	stmdbmi	r8, {r2, r6, r7, fp, sp, lr, pc}
    a5a0:	andcs	r2, r2, r1, lsl #4
    a5a4:			; <UNDEFINED> instruction: 0xf7f84479
    a5a8:	blmi	1c48a8 <rpl_re_syntax_options@@Base+0x193200>
    a5ac:	ldmdavs	r8, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    a5b0:	svc	0x0030f7f7
    a5b4:	andeq	r4, r2, sl, asr #27
    a5b8:			; <UNDEFINED> instruction: 0x000247b8
    a5bc:			; <UNDEFINED> instruction: 0x00012bb8
    a5c0:	andeq	r1, r1, r4, lsr r1
    a5c4:	andeq	r0, r0, r4, lsl #5
    a5c8:	ldrblt	r4, [r0, #2849]!	; 0xb21
    a5cc:	cfstrsmi	mvf4, [r1], #-492	; 0xfffffe14
    a5d0:	strcs	fp, [r0, -r9, lsr #1]
    a5d4:	strmi	r4, [r5], -r0, lsr #20
    a5d8:	ldmdbpl	lr, {r0, r3, r4, r5, r9, sl, lr}
    a5dc:	ldrbtmi	sl, [sl], #-2049	; 0xfffff7ff
    a5e0:	strcs	lr, [r1, -sp, asr #19]
    a5e4:	andpl	pc, r0, #1325400064	; 0x4f000000
    a5e8:	ldmdavs	r3!, {r0, r1, r9, ip, pc}
    a5ec:			; <UNDEFINED> instruction: 0xf7f89327
    a5f0:	bllt	444b28 <rpl_re_syntax_options@@Base+0x413480>
    a5f4:	ldcmi	3, cr11, [r9], {61}	; 0x3d
    a5f8:	ldmdbmi	r9, {r0, r2, r9, sp}
    a5fc:	ldrbtmi	r2, [ip], #-0
    a600:	eorvs	r4, r5, r9, ror r4
    a604:	svc	0x003cf7f7
    a608:	andcs	r4, r5, #360448	; 0x58000
    a60c:			; <UNDEFINED> instruction: 0x46034479
    a610:	adcvs	r2, r3, r0
    a614:	svc	0x0034f7f7
    a618:	stmdage	r5, {r0, r1, r9, sl, lr}
    a61c:			; <UNDEFINED> instruction: 0xf7f86063
    a620:	blmi	484928 <rpl_re_syntax_options@@Base+0x453280>
    a624:	andcs	sl, r0, #4, 18	; 0x10000
    a628:	ldrbtmi	r2, [fp], #-11
    a62c:	movwls	r2, #17412	; 0x4404
    a630:	streq	pc, [r0], #-1740	; 0xfffff934
    a634:			; <UNDEFINED> instruction: 0xf7f79425
    a638:	bls	a06468 <rpl_re_syntax_options@@Base+0x9d4dc0>
    a63c:	addsmi	r6, sl, #3342336	; 0x330000
    a640:	eorlt	sp, r9, r4, lsl #2
    a644:	stcmi	13, cr11, [r9, #-960]	; 0xfffffc40
    a648:			; <UNDEFINED> instruction: 0xe7d4447d
    a64c:	svc	0x0024f7f7
    a650:	andeq	r4, r2, ip, asr r7
    a654:	andeq	r0, r0, r0, lsl #4
    a658:	andeq	r4, r2, lr, asr sp
    a65c:	andeq	r4, r2, lr, lsr #26
    a660:	andeq	r2, r1, r4, asr #22
    a664:	andeq	r2, r1, r8, asr #22
    a668:			; <UNDEFINED> instruction: 0xffffff2f
    a66c:			; <UNDEFINED> instruction: 0xffffff0d
    a670:	blcs	be8684 <rpl_re_syntax_options@@Base+0xbb6fdc>
    a674:			; <UNDEFINED> instruction: 0xf810d103
    a678:	blcs	bda284 <rpl_re_syntax_options@@Base+0xba8bdc>
    a67c:	strdlt	sp, [r3, #-11]!
    a680:	tstcs	r0, r2, lsl #12
    a684:	svclt	0x00082b2f
    a688:	andle	r2, r2, r1, lsl #2
    a68c:	ldrmi	fp, [r0], -r9, lsl #2
    a690:			; <UNDEFINED> instruction: 0xf8122100
    a694:	blcs	1a2a0 <sigaltstack@plt+0x17a18>
    a698:			; <UNDEFINED> instruction: 0x4770d1f4
    a69c:			; <UNDEFINED> instruction: 0x4604b510
    a6a0:	svc	0x00faf7f7
    a6a4:	stmdble	sl, {r0, fp, sp}
    a6a8:	strmi	r1, [r3], -r2, lsr #16
    a6ac:	stccs	8, cr15, [r1], {18}
    a6b0:	svclt	0x00022a2f
    a6b4:			; <UNDEFINED> instruction: 0xf1c41e83
    a6b8:	ldmdbne	fp, {r0, r8}
    a6bc:	ldclt	0, cr13, [r0, #-0]
    a6c0:	bl	5b154 <rpl_re_syntax_options@@Base+0x29aac>
    a6c4:	rscsle	r0, sl, r3
    a6c8:	stmdbcs	r1, {r0, r1, r4, fp, ip, sp, lr, pc}
    a6cc:	rscsle	r2, r7, pc, lsr #20
    a6d0:	svclt	0x0000bd10
    a6d4:			; <UNDEFINED> instruction: 0x4718681b
    a6d8:	mcrlt	7, 4, pc, cr12, cr7, {7}	; <UNPREDICTABLE>
    a6dc:			; <UNDEFINED> instruction: 0xf001b508
    a6e0:	blx	fec49504 <rpl_re_syntax_options@@Base+0xfec17e5c>
    a6e4:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    a6e8:	svclt	0x0000bd08
    a6ec:			; <UNDEFINED> instruction: 0xf7f7b508
    a6f0:	blx	fec46040 <rpl_re_syntax_options@@Base+0xfec14998>
    a6f4:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    a6f8:	svclt	0x0000bd08
    a6fc:	ldmdalt	ip!, {r0, ip, sp, lr, pc}^
    a700:	mvnsmi	lr, #737280	; 0xb4000
    a704:			; <UNDEFINED> instruction: 0xf0020713
    a708:	ldrle	r0, [r8, #-1552]!	; 0xfffff9f0
    a70c:	strmi	r4, [ip], -r5, lsl #12
    a710:			; <UNDEFINED> instruction: 0xf7f7b986
    a714:	strtmi	lr, [r1], -r2, asr #31
    a718:	strmi	r4, [r7], -r2, lsl #12
    a71c:			; <UNDEFINED> instruction: 0xf7f84628
    a720:			; <UNDEFINED> instruction: 0x4606e890
    a724:			; <UNDEFINED> instruction: 0x5de3b918
    a728:	svclt	0x00182b2f
    a72c:			; <UNDEFINED> instruction: 0x4630461e
    a730:	mvnshi	lr, #12386304	; 0xbd0000
    a734:			; <UNDEFINED> instruction: 0xf04f4608
    a738:			; <UNDEFINED> instruction: 0xf003092f
    a73c:			; <UNDEFINED> instruction: 0xf04fff2b
    a740:	strmi	r0, [r7], -r0, lsl #16
    a744:	and	r4, r8, r4, lsl #12
    a748:	andhi	pc, r0, r0, lsl #17
    a74c:			; <UNDEFINED> instruction: 0xf0014628
    a750:	vmlsne.f64	d15, d6, d15
    a754:			; <UNDEFINED> instruction: 0xf804dd0d
    a758:	strtmi	r9, [r0], -r1, lsl #22
    a75c:			; <UNDEFINED> instruction: 0xf7f7212f
    a760:	ldrtmi	lr, [r9], -r2, lsr #31
    a764:	stmdacs	r0, {r2, r9, sl, lr}
    a768:	strtmi	sp, [r8], -lr, ror #3
    a76c:	blx	104677a <rpl_re_syntax_options@@Base+0x10150d2>
    a770:	ldrtmi	r4, [r8], -r6, lsl #12
    a774:	mcr	7, 2, pc, cr0, cr7, {7}	; <UNPREDICTABLE>
    a778:	pop	{r4, r5, r9, sl, lr}
    a77c:			; <UNDEFINED> instruction: 0xb11e83f8
    a780:	mvnsmi	lr, #12386304	; 0xbd0000
    a784:	bllt	d46790 <rpl_re_syntax_options@@Base+0xd150e8>
    a788:	mvnsmi	lr, #12386304	; 0xbd0000
    a78c:	mcrlt	7, 0, pc, cr0, cr7, {7}	; <UNPREDICTABLE>
    a790:	svcmi	0x00f0e92d
    a794:			; <UNDEFINED> instruction: 0xf8dfb093
    a798:			; <UNDEFINED> instruction: 0xf10da16c
    a79c:	bmi	168cbe4 <rpl_re_syntax_options@@Base+0x165b53c>
    a7a0:	ldrbtmi	r2, [sl], #768	; 0x300
    a7a4:			; <UNDEFINED> instruction: 0x461f461c
    a7a8:			; <UNDEFINED> instruction: 0xf85a4688
    a7ac:			; <UNDEFINED> instruction: 0xf10d2002
    a7b0:	movwls	r0, #19240	; 0x4b28
    a7b4:			; <UNDEFINED> instruction: 0xf88d2601
    a7b8:	andls	r3, r1, #24
    a7bc:	andcc	pc, ip, sp, lsl #17
    a7c0:			; <UNDEFINED> instruction: 0xf8c96812
    a7c4:			; <UNDEFINED> instruction: 0xf89d3004
    a7c8:	andls	r3, r7, ip
    a7cc:	sfmls	f1, 1, [r7, #-68]	; 0xffffffbc
    a7d0:	bmi	13b9584 <rpl_re_syntax_options@@Base+0x1387edc>
    a7d4:			; <UNDEFINED> instruction: 0xf85a782b
    a7d8:			; <UNDEFINED> instruction: 0xf0031002
    a7dc:	ldmdbeq	fp, {r0, r1, r2, r3, r4, r9}^
    a7e0:	eorcc	pc, r3, r1, asr r8	; <UNPREDICTABLE>
    a7e4:			; <UNDEFINED> instruction: 0x07d940d3
    a7e8:			; <UNDEFINED> instruction: 0x9608d555
    a7ec:			; <UNDEFINED> instruction: 0xf88d782b
    a7f0:			; <UNDEFINED> instruction: 0xf88d6024
    a7f4:	movwls	r6, #40984	; 0xa018
    a7f8:	suble	r2, r1, r0, lsl #22
    a7fc:	mlacs	r4, sp, r8, pc	; <UNPREDICTABLE>
    a800:	bcs	31c24 <rpl_re_syntax_options@@Base+0x57c>
    a804:	ldrmi	sp, [r8], -r5, asr #32
    a808:	mrc	7, 0, APSR_nzcv, cr8, cr7, {7}
    a80c:	strbne	lr, [r4], #-3012	; 0xfffff43c
    a810:	strtmi	r4, [r0], #-1601	; 0xfffff9bf
    a814:	blx	feec685c <rpl_re_syntax_options@@Base+0xfee951b4>
    a818:			; <UNDEFINED> instruction: 0xf88d9b08
    a81c:	ldrmi	r7, [sp], #-24	; 0xffffffe8
    a820:	mulcc	ip, sp, r8
    a824:	cfstr32ls	mvfx9, [r7, #-28]	; 0xffffffe4
    a828:	blcs	1c060 <_IO_stdin_used@@Base+0xfb0>
    a82c:			; <UNDEFINED> instruction: 0xf7f7d0d1
    a830:	strmi	lr, [r1], -r6, lsr #29
    a834:			; <UNDEFINED> instruction: 0xf0034628
    a838:			; <UNDEFINED> instruction: 0x464bfa37
    a83c:	strmi	r4, [r2], -r9, lsr #12
    a840:			; <UNDEFINED> instruction: 0xf0034658
    a844:	mcrrne	15, 7, pc, r2, cr3	; <UNPREDICTABLE>
    a848:	eorle	r9, fp, r8
    a84c:	eorsle	r1, r0, r3, lsl #25
    a850:	teqle	r8, r0, lsl #16
    a854:	strls	r9, [r8], -r7, lsl #22
    a858:	blcs	288cc <quoting_style_vals@@Base+0xae08>
    a85c:	blls	2bed80 <rpl_re_syntax_options@@Base+0x28d6d8>
    a860:	teqle	fp, r0, lsl #22
    a864:	movwls	r4, #1608	; 0x648
    a868:	eorvs	pc, r4, sp, lsl #17
    a86c:	stcl	7, cr15, [ip, #988]!	; 0x3dc
    a870:	tstlt	r8, r0, lsl #22
    a874:	andvc	pc, ip, sp, lsl #17
    a878:	andsvs	pc, r8, sp, lsl #17
    a87c:			; <UNDEFINED> instruction: 0xd1bd2b00
    a880:	strtmi	r9, [r0], -r1, lsl #22
    a884:	ldmdavs	fp, {r0, r4, r9, fp, ip, pc}
    a888:	teqle	r9, sl	; <illegal shifter operand>
    a88c:	pop	{r0, r1, r4, ip, sp, pc}
    a890:	stmdavc	r8!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    a894:			; <UNDEFINED> instruction: 0x4648e7ba
    a898:	ldcl	7, cr15, [r6, #988]	; 0x3dc
    a89c:			; <UNDEFINED> instruction: 0xf88db1a8
    a8a0:	strb	r6, [r4, ip]
    a8a4:			; <UNDEFINED> instruction: 0xf88d9608
    a8a8:			; <UNDEFINED> instruction: 0xf88d7024
    a8ac:	blls	2a2914 <rpl_re_syntax_options@@Base+0x27126c>
    a8b0:	stmdals	r7, {r2, r5, r7, r8, r9, sl, sp, lr, pc}
    a8b4:	mrc	7, 7, APSR_nzcv, cr0, cr7, {7}
    a8b8:	eorvc	pc, r4, sp, lsl #17
    a8bc:	andsvs	pc, r8, sp, lsl #17
    a8c0:	andls	r9, r8, sl, lsl #22
    a8c4:	blls	2c4734 <rpl_re_syntax_options@@Base+0x29308c>
    a8c8:	blmi	484800 <rpl_re_syntax_options@@Base+0x453158>
    a8cc:	ldmdbmi	r1, {r1, r2, r4, r7, r9, sp}
    a8d0:	ldrbtmi	r4, [fp], #-2065	; 0xfffff7ef
    a8d4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    a8d8:	svc	0x00d0f7f7
    a8dc:	adcscs	r4, r3, #15360	; 0x3c00
    a8e0:	ldmdami	r0, {r0, r1, r2, r3, r8, fp, lr}
    a8e4:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    a8e8:			; <UNDEFINED> instruction: 0xf7f74478
    a8ec:	blmi	3c6814 <rpl_re_syntax_options@@Base+0x39516c>
    a8f0:	stmdbmi	lr, {r1, r4, r5, r7, r9, sp}
    a8f4:	ldrbtmi	r4, [fp], #-2062	; 0xfffff7f2
    a8f8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    a8fc:	svc	0x00bef7f7
    a900:	stcl	7, cr15, [sl, #988]	; 0x3dc
    a904:	andeq	r4, r2, r6, lsl #11
    a908:	andeq	r0, r0, r0, lsl #4
    a90c:	strdeq	r0, [r0], -r8
    a910:	muleq	r1, r2, r8
    a914:	andeq	r2, r1, r4, lsr #17
    a918:	andeq	r2, r1, lr, lsr #17
    a91c:	andeq	r2, r1, r0, lsl #17
    a920:	muleq	r1, r2, r8
    a924:	andeq	r2, r1, ip, asr #17
    a928:	andeq	r2, r1, lr, ror #16
    a92c:	andeq	r2, r1, r0, lsl #17
    a930:	andeq	r2, r1, r2, lsr #17
    a934:			; <UNDEFINED> instruction: 0xf001b430
    a938:	stmdavc	r3, {r5, r8, sl}
    a93c:	strvs	pc, [r0], #-1
    a940:	tsteq	r2, r1	; <UNPREDICTABLE>
    a944:	blcs	1f51a54 <rpl_re_syntax_options@@Base+0x1f203ac>
    a948:	ldm	pc, {r2, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    a94c:	cmpmi	r6, #3	; <UNPREDICTABLE>
    a950:	movtmi	r4, #13123	; 0x3343
    a954:	movtmi	r4, #13123	; 0x3343
    a958:	movtmi	r4, #13123	; 0x3343
    a95c:	movtmi	r4, #13123	; 0x3343
    a960:	movtmi	r4, #13123	; 0x3343
    a964:	movtmi	r4, #13123	; 0x3343
    a968:	movtmi	r4, #13123	; 0x3343
    a96c:	svcmi	0x00434343
    a970:	movtmi	r4, #13123	; 0x3343
    a974:	svccc	0x003f4343
    a978:	movtmi	r4, #16192	; 0x3f40
    a97c:	movtmi	r4, #13119	; 0x333f
    a980:	movtmi	r4, #13123	; 0x3343
    a984:	movtmi	r4, #13123	; 0x3343
    a988:	movtmi	r4, #13123	; 0x3343
    a98c:	movtmi	r4, #61507	; 0xf043
    a990:	movtmi	r4, #13123	; 0x3343
    a994:	movtmi	r4, #13123	; 0x3343
    a998:	movtmi	r4, #13123	; 0x3343
    a99c:	movtmi	r4, #13123	; 0x3343
    a9a0:	movtmi	r4, #13123	; 0x3343
    a9a4:	movtmi	r4, #13123	; 0x3343
    a9a8:	movtmi	r4, #24643	; 0x6043
    a9ac:	movtmi	r4, #13123	; 0x3343
    a9b0:	movtmi	r4, #13123	; 0x3343
    a9b4:	movtmi	r4, #13123	; 0x3343
    a9b8:	movtmi	r4, #13123	; 0x3343
    a9bc:	movtmi	r4, #13123	; 0x3343
    a9c0:	movtmi	r4, #13123	; 0x3343
    a9c4:	movtmi	r4, #13123	; 0x3343
    a9c8:	svccc	0x00433f43
    a9cc:	andcs	fp, r1, r4, lsl r1
    a9d0:			; <UNDEFINED> instruction: 0x4770bc30
    a9d4:	ldrmi	r7, [r0], -r3, asr #16
    a9d8:	stccs	7, cr14, [r0], {180}	; 0xb4
    a9dc:	ldmdblt	r1, {r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    a9e0:	tstlt	r3, r3, asr #16
    a9e4:	ldmdavc	r3, {r1, r7, sl, fp, ip}
    a9e8:			; <UNDEFINED> instruction: 0xe7ab4610
    a9ec:	rscsle	r2, r1, r0, lsl #26
    a9f0:	blcs	a28b04 <rpl_re_syntax_options@@Base+0x9f745c>
    a9f4:	ldrmi	sp, [r0], -fp, ror #1
    a9f8:	andcs	lr, r0, r4, lsr #15
    a9fc:			; <UNDEFINED> instruction: 0x4770bc30
    aa00:			; <UNDEFINED> instruction: 0x4604b538
    aa04:	strmi	r2, [sp], -r8
    aa08:	ldc2l	0, cr15, [ip], #12
    aa0c:	subvs	r6, r5, r3, ror #16
    aa10:	andvs	r6, r3, r0, rrx
    aa14:	svclt	0x0000bd38
    aa18:	svclt	0x0000e78c
    aa1c:			; <UNDEFINED> instruction: 0xf0032008
    aa20:	svclt	0x0000bd8f
    aa24:	mvnsmi	lr, sp, lsr #18
    aa28:	stmdavs	r4, {r0, r1, r2, r9, sl, lr}
    aa2c:			; <UNDEFINED> instruction: 0xf04fb31c
    aa30:	ldmib	r4, {r2, r5, fp}^
    aa34:	cmnlt	fp, #0, 6
    aa38:	tstle	r6, r1, lsl #22
    aa3c:	stmiavs	r0!, {r1, r5, r6, r8, fp, sp, lr}^
    aa40:	strcs	fp, [r0, #-394]	; 0xfffffe76
    aa44:	addsmi	lr, r5, #1
    aa48:	blx	23f286 <rpl_re_syntax_options@@Base+0x20dbde>
    aa4c:	strcc	pc, [r1, #-773]	; 0xfffffcfb
    aa50:	stmiapl	r3, {r0, r6, r7, fp, ip}^
    aa54:	ldrble	r0, [r6, #283]!	; 0x11b
    aa58:			; <UNDEFINED> instruction: 0xf00c1d08
    aa5c:	stmdbvs	r2!, {r0, r1, r2, r4, r7, r8, sl, fp, ip, sp, lr, pc}^
    aa60:	addsmi	r6, r5, #224, 16	; 0xe00000
    aa64:			; <UNDEFINED> instruction: 0xf7f7d3f1
    aa68:	strtmi	lr, [r0], -r8, asr #25
    aa6c:			; <UNDEFINED> instruction: 0xf7f74634
    aa70:	cdpcs	12, 0, cr14, cr0, cr4, {6}
    aa74:	ldmdavs	ip!, {r0, r2, r3, r4, r6, r7, r8, ip, lr, pc}^
    aa78:	ldmib	r4, {r2, r3, r6, r8, ip, sp, pc}^
    aa7c:			; <UNDEFINED> instruction: 0xf7f75000
    aa80:			; <UNDEFINED> instruction: 0x4620ecbc
    aa84:	ldc	7, cr15, [r8], #988	; 0x3dc
    aa88:	stccs	6, cr4, [r0, #-176]	; 0xffffff50
    aa8c:			; <UNDEFINED> instruction: 0x4638d1f5
    aa90:	ldrhmi	lr, [r0, #141]!	; 0x8d
    aa94:	stclt	7, cr15, [lr], #988	; 0x3dc
    aa98:			; <UNDEFINED> instruction: 0xf00068e0
    aa9c:	qsub16mi	pc, r0, r9	; <UNPREDICTABLE>
    aaa0:			; <UNDEFINED> instruction: 0xf7f74634
    aaa4:	cdpcs	12, 0, cr14, cr0, cr10, {5}
    aaa8:	strb	sp, [r4, r3, asr #3]!
    aaac:	mvnsmi	lr, sp, lsr #18
    aab0:	blmi	75c4f8 <rpl_re_syntax_options@@Base+0x72ae50>
    aab4:			; <UNDEFINED> instruction: 0x460700d2
    aab8:	ldrbtmi	r4, [fp], #-1548	; 0xfffff9f4
    aabc:	cfmuldmi	mvd13, mvd11, mvd13
    aac0:			; <UNDEFINED> instruction: 0x4642447e
    aac4:	ldrtmi	r4, [r8], -r1, lsr #12
    aac8:			; <UNDEFINED> instruction: 0xf01847b0
    aacc:	blx	fec1e8d4 <rpl_re_syntax_options@@Base+0xfebed22c>
    aad0:	b	14074d8 <rpl_re_syntax_options@@Base+0x13d5e30>
    aad4:	tstle	fp, r2, asr r2
    aad8:	cmplt	fp, r3, lsr #16
    aadc:	blcs	bf7204 <rpl_re_syntax_options@@Base+0xbc5b5c>
    aae0:	streq	pc, [r1, #-260]	; 0xfffffefc
    aae4:	andle	r7, r9, r2, ror #16
    aae8:	ldrmi	r4, [r3], -ip, lsr #12
    aaec:	mvnsle	r2, r0, lsl #20
    aaf0:	pop	{r4, r9, sl, lr}
    aaf4:	stmdavc	sl!, {r4, r5, r6, r7, r8, pc}^
    aaf8:	strcc	r4, [r1, #-1580]	; 0xfffff9d4
    aafc:	rscsle	r2, sl, pc, lsr #20
    ab00:	strtmi	r4, [r9], -r2, asr #12
    ab04:			; <UNDEFINED> instruction: 0x47b04638
    ab08:	cmplt	fp, r3, ror #16
    ab0c:	stmdacs	r0, {r2, r3, r5, r9, sl, lr}
    ab10:	andcs	sp, r1, #1073741881	; 0x40000039
    ab14:	pop	{r4, r9, sl, lr}
    ab18:	bmi	16b2e0 <rpl_re_syntax_options@@Base+0x139c38>
    ab1c:	bfi	r5, lr, (invalid: 17:16)
    ab20:			; <UNDEFINED> instruction: 0xf280fab0
    ab24:	ubfx	r0, r2, #18, #4
    ab28:	andeq	r4, r2, lr, ror #4
    ab2c:			; <UNDEFINED> instruction: 0xfffffc3d
    ab30:	andeq	r0, r0, r8, lsr r2
    ab34:	svcmi	0x00f0e92d
    ab38:	stmdavs	r6, {r0, r2, r7, ip, sp, pc}
    ab3c:	orrslt	r4, lr, #48, 12	; 0x3000000
    ab40:	strcs	r6, [r0, #-2163]	; 0xfffff78d
    ab44:	blcs	2ef58 <stdlib_allocator@@Base+0x33c>
    ab48:	stfcsd	f5, [r0, #-260]	; 0xfffffefc
    ab4c:	ldmvs	r4!, {r0, r2, r5, r6, ip, lr, pc}
    ab50:	ldrdlt	pc, [ip], -sp
    ab54:	ldrdge	pc, [ip], -r6
    ab58:	stmdaeq	r8, {r2, ip, sp, lr, pc}
    ab5c:			; <UNDEFINED> instruction: 0x46284659
    ab60:	ldc	7, cr15, [r2, #-988]	; 0xfffffc24
    ab64:	ldrbmi	r4, [r0], -r9, lsr #12
    ab68:	stc2	0, cr15, [sl]
    ab6c:	strmi	r2, [r1], pc, lsr #2
    ab70:	strtmi	fp, [r8], -r0, lsl #19
    ab74:	svceq	0x0000f1b8
    ab78:			; <UNDEFINED> instruction: 0xf7f7d019
    ab7c:	lslslt	lr, lr, lr
    ab80:	andls	pc, r0, r0, lsl #17
    ab84:	ldrbmi	r4, [r0], -r9, lsr #12
    ab88:	ldc2	0, cr15, [sl]
    ab8c:	strmi	r2, [r1], pc, lsr #2
    ab90:	rscle	r2, lr, r0, lsl #16
    ab94:	strtmi	r2, [r8], -r0, lsl #8
    ab98:	stc	7, cr15, [lr], #-988	; 0xfffffc24
    ab9c:			; <UNDEFINED> instruction: 0xf08068b0
    aba0:	vaddl.u8	<illegal reg q10.5>, d0, d0
    aba4:	rsbmi	r7, r0, r0, asr #32
    aba8:	pop	{r0, r2, ip, sp, pc}
    abac:	strdeq	r8, [r3], #-240	; 0xffffff10	; <UNPREDICTABLE>
    abb0:	ldrbmi	sp, [r8], -r7, lsl #8
    abb4:			; <UNDEFINED> instruction: 0xf7f7212f
    abb8:	tstlt	r0, r6, ror sp
    abbc:	bleq	87004 <rpl_re_syntax_options@@Base+0x5595c>
    abc0:	ldmdavs	r3!, {r2, r3, r6, r7, r8, ip, lr, pc}
    abc4:	ldrmi	fp, [lr], -fp, lsl #7
    abc8:	blcs	24d9c <quoting_style_vals@@Base+0x72d8>
    abcc:			; <UNDEFINED> instruction: 0xf8d6d0bd
    abd0:	ldmvs	r4!, {r2, r4, sp, pc}^
    abd4:	svceq	0x0000f1ba
    abd8:	strcc	sp, [r4], #-243	; 0xffffff0d
    abdc:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    abe0:	movwls	lr, #12
    abe4:	stc2l	0, cr15, [r4], #48	; 0x30
    abe8:			; <UNDEFINED> instruction: 0xf080fab0
    abec:			; <UNDEFINED> instruction: 0xf1080940
    abf0:	strtcc	r0, [r4], #-2049	; 0xfffff7ff
    abf4:	bicle	r2, sp, r0, lsl #16
    abf8:	rscle	r4, r2, r2, asr #11
    abfc:	stcgt	8, cr15, [r4], {84}	; 0x54
    ac00:	stmdbls	r3, {r8, r9, sp}
    ac04:			; <UNDEFINED> instruction: 0xf01c461a
    ac08:	strtmi	r6, [r0], -r0, lsl #30
    ac0c:	strbtmi	sp, [r2], -r9, ror #3
    ac10:	stmdavs	r0!, {r0, r1, r8, fp, ip, pc}
    ac14:			; <UNDEFINED> instruction: 0xff4af7ff
    ac18:	stmdals	r3, {r0, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    ac1c:	ldc	7, cr15, [ip, #-988]!	; 0xfffffc24
    ac20:			; <UNDEFINED> instruction: 0xf0033001
    ac24:	strmi	pc, [r5], -pc, ror #23
    ac28:	strcs	lr, [r1], #-1937	; 0xfffff86f
    ac2c:	svclt	0x0000e7b3
    ac30:	svcpl	0x00c0f012
    ac34:	mvnsmi	lr, #737280	; 0xb4000
    ac38:	addlt	r4, r3, r6, lsl #12
    ac3c:	ldrmi	r4, [r5], -pc, lsl #12
    ac40:	suble	r6, r3, r4, lsl #16
    ac44:			; <UNDEFINED> instruction: 0x46384611
    ac48:	mrc2	7, 3, pc, cr4, cr15, {7}
    ac4c:	eorsle	r2, sp, r0, lsl #16
    ac50:	stmdavs	r3!, {r2, r3, r4, r8, ip, sp, pc}^
    ac54:			; <UNDEFINED> instruction: 0xf0002b01
    ac58:	mulscs	r8, sl, r0
    ac5c:	ldc2l	0, cr15, [r0], #-12
    ac60:	andcs	r6, r1, #3342336	; 0x330000
    ac64:	stmib	r0, {r2, r9, sl, lr}^
    ac68:	andvs	r2, r3, r1, lsl #10
    ac6c:	ldmib	r4, {r4, r5, sp, lr}^
    ac70:	stmiavs	r0!, {r2, r8, fp, ip}^
    ac74:			; <UNDEFINED> instruction: 0xf0004589
    ac78:			; <UNDEFINED> instruction: 0x23248090
    ac7c:	andeq	pc, r1, #1073741826	; 0x40000002
    ac80:	vqrdmulh.s<illegal width 8>	d15, d9, d3
    ac84:	bl	23214 <quoting_style_vals@@Base+0x5750>
    ac88:	sbcpl	r0, r5, r3, lsl #16
    ac8c:	ldrble	r0, [lr, #-296]	; 0xfffffed8
    ac90:	streq	r1, [r9, -lr, ror #1]!
    ac94:	streq	pc, [r2], -r6
    ac98:	streq	pc, [r9], -r6, asr #32
    ac9c:	sbchi	pc, r9, r0, asr #2
    aca0:			; <UNDEFINED> instruction: 0xf7f74638
    aca4:	stmdacs	r0, {r1, r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}
    aca8:	adcshi	pc, r0, r0
    acac:	ldmdbne	fp!, {r0, r2, r6, r9, sl, fp, ip}^
    acb0:	bcs	be22a0 <rpl_re_syntax_options@@Base+0xbb0bf8>
    acb4:	addhi	pc, r7, r0, asr #32
    acb8:			; <UNDEFINED> instruction: 0xf0002d00
    acbc:			; <UNDEFINED> instruction: 0xf81380a7
    acc0:	cdpne	13, 6, cr2, cr9, cr1, {0}
    acc4:	cmnle	pc, pc, lsr #20
    acc8:	ldrb	r4, [r5, sp, lsl #12]!
    accc:	stmdavs	r3!, {r2, r3, r8, ip, sp, pc}^
    acd0:	andscs	fp, r8, r3, lsl #7
    acd4:	ldc2	0, cr15, [r4], #-12
    acd8:	subvs	r2, r3, r0, lsl #6
    acdc:	strmi	r0, [r4], -fp, ror #13
    ace0:	strtle	r6, [pc], #-133	; ace8 <sigaltstack@plt+0x8460>
    ace4:	blmi	181d668 <rpl_re_syntax_options@@Base+0x17ebfc0>
    ace8:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    acec:	ldrsbgt	pc, [ip, #-143]!	; 0xffffff71	; <UNPREDICTABLE>
    acf0:	strmi	r2, [r8], -r0, lsl #2
    acf4:			; <UNDEFINED> instruction: 0xf8cd44fc
    acf8:			; <UNDEFINED> instruction: 0xf000c000
    acfc:	ldmdavs	r3!, {r0, r1, r2, r3, r4, r7, r8, sl, fp, ip, sp, lr, pc}
    ad00:	eorvs	r6, r3, r4, lsr r0
    ad04:	ldrtmi	r6, [r8], -r0, ror #1
    ad08:	mcrr2	0, 0, pc, r4, cr3	; <UNPREDICTABLE>
    ad0c:	vsubw.s8	q9, <illegal reg q0.5>, d2
    ad10:	andsmi	r0, sp, r0, lsl #6
    ad14:	svcpl	0x0080f1b5
    ad18:	andsle	r4, pc, r6, lsl #12
    ad1c:	ldrtmi	r6, [r1], -r0, ror #17
    ad20:			; <UNDEFINED> instruction: 0xff94f000
    ad24:	andsle	r4, r6, r6, lsl #5
    ad28:	andlt	r4, r3, r0, lsr r6
    ad2c:	mvnsmi	lr, #12386304	; 0xbd0000
    ad30:	bllt	1848d14 <rpl_re_syntax_options@@Base+0x181766c>
    ad34:	andscs	r6, r8, #10682368	; 0xa30000
    ad38:	andeq	pc, r0, #1610612748	; 0x6000000c
    ad3c:	andsmi	r4, r3, #107	; 0x6b
    ad40:	strb	sp, [r6, r1, ror #1]
    ad44:	blmi	12dd674 <rpl_re_syntax_options@@Base+0x12abfcc>
    ad48:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    ad4c:	cmneq	sl, lr, asr #15
    ad50:			; <UNDEFINED> instruction: 0xf8c8d477
    ad54:	andlt	r7, r3, r4
    ad58:	mvnshi	lr, #12386304	; 0xbd0000
    ad5c:	strmi	r4, [fp], -r1, lsl #12
    ad60:	blcs	88db4 <rpl_re_syntax_options@@Base+0x5770c>
    ad64:	andle	r2, r9, ip, asr sl
    ad68:	blcs	88d70 <rpl_re_syntax_options@@Base+0x576c8>
    ad6c:	sbcsle	r2, r5, r0, lsl #20
    ad70:			; <UNDEFINED> instruction: 0x460b4619
    ad74:	blcs	88dc8 <rpl_re_syntax_options@@Base+0x57720>
    ad78:	mvnsle	r2, ip, asr sl
    ad7c:	tstlt	r5, sp, asr #16
    ad80:	strtmi	r1, [sl], -fp, lsl #25
    ad84:			; <UNDEFINED> instruction: 0xf800e7f0
    ad88:	ldrmi	r2, [r9], -r1, lsl #22
    ad8c:	stmiavs	r3!, {r0, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    ad90:	addseq	r4, fp, fp, rrx
    ad94:	svcge	0x006bf57f
    ad98:	stmdacs	r0, {r0, r1, r2, r3, r4, r6, r8, r9, sl, sp, lr, pc}
    ad9c:	vqadd.s8	d29, d13, d25
    ada0:	vrsra.s64	d16, d6, #64
    ada4:	addsmi	r2, r9, #2013265921	; 0x78000001
    ada8:	mcrrne	8, 5, sp, sl, cr10
    adac:	bl	93a44 <rpl_re_syntax_options@@Base+0x6239c>
    adb0:	blx	cb2fe <rpl_re_syntax_options@@Base+0x99c56>
    adb4:	msrvs	SP_irq, r1
    adb8:			; <UNDEFINED> instruction: 0xf0034619
    adbc:			; <UNDEFINED> instruction: 0xf8d4fb47
    adc0:	rscvs	r9, r0, r4, lsl r0
    adc4:			; <UNDEFINED> instruction: 0x4605e759
    adc8:			; <UNDEFINED> instruction: 0xf0031de8
    adcc:			; <UNDEFINED> instruction: 0x462afb1b
    add0:			; <UNDEFINED> instruction: 0x46814639
    add4:	bl	9c8db8 <rpl_re_syntax_options@@Base+0x997710>
    add8:	ldrtmi	r4, [r2], -r7, lsr #22
    addc:	streq	lr, [r5, -r9, lsl #22]
    ade0:	ldrbtmi	r4, [fp], #-1609	; 0xfffff9b7
    ade4:	ldmhi	lr, {r3, r4, fp, sp, lr}
    ade8:			; <UNDEFINED> instruction: 0xf849799b
    adec:	cps	#5
    adf0:	adcshi	r0, lr, r4
    adf4:			; <UNDEFINED> instruction: 0xf00c71bb
    adf8:	strmi	pc, [r5], -r9, asr #22
    adfc:			; <UNDEFINED> instruction: 0xf7f74648
    ae00:	vstrcs	s28, [r0, #-1008]	; 0xfffffc10
    ae04:	stmdbvs	r3!, {r0, r1, r2, r5, r7, ip, lr, pc}^
    ae08:	ldmibcc	pc!, {r0, r1, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    ae0c:	andsls	pc, r4, r4, asr #17
    ae10:	tstlt	r1, #42205184	; 0x2840000
    ae14:	stceq	0, cr15, [r4], #-316	; 0xfffffec4
    ae18:	stmdbhi	ip, {r0, r5, r7, r8, r9, fp, ip, sp, lr, pc}
    ae1c:	movweq	pc, #281	; 0x119	; <UNPREDICTABLE>
    ae20:	movwcs	fp, #7960	; 0x1f18
    ae24:	svceq	0x0000f1b8
    ae28:	stmiblt	fp, {r1, r3, r4, r8, r9, fp, ip, lr, pc}^
    ae2c:	vqrdmulh.s<illegal width 8>	d15, d1, d12
    ae30:	ldrtmi	lr, [r2], -r1, asr #15
    ae34:			; <UNDEFINED> instruction: 0xf1084639
    ae38:			; <UNDEFINED> instruction: 0xf00c0004
    ae3c:	strmi	pc, [r5], -r7, lsr #22
    ae40:			; <UNDEFINED> instruction: 0x4638e7df
    ae44:	blx	fe9c6e5a <rpl_re_syntax_options@@Base+0xfe9957b2>
    ae48:	andcs	r4, r8, r7, lsl #12
    ae4c:	blx	ff6c6e60 <rpl_re_syntax_options@@Base+0xff6957b8>
    ae50:	subvs	r6, r7, r3, ror r8
    ae54:	andvs	r6, r3, r0, ror r0
    ae58:			; <UNDEFINED> instruction: 0x2324e77b
    ae5c:	str	r2, [sl, r1, lsl #2]!
    ae60:	blx	fe8c6e76 <rpl_re_syntax_options@@Base+0xfe8957ce>
    ae64:			; <UNDEFINED> instruction: 0xfffffa11
    ae68:			; <UNDEFINED> instruction: 0xfffff9ff
    ae6c:			; <UNDEFINED> instruction: 0xfffff9e1
    ae70:			; <UNDEFINED> instruction: 0xfffffa45
    ae74:			; <UNDEFINED> instruction: 0xfffff98f
    ae78:	andeq	r2, r1, r6, ror #7
    ae7c:	svcmi	0x00f0e92d
    ae80:	ldclmi	0, cr11, [sl, #-556]	; 0xfffffdd4
    ae84:			; <UNDEFINED> instruction: 0xf8df4617
    ae88:	strcs	ip, [r0], -r8, ror #2
    ae8c:	movwls	r4, #9341	; 0x247d
    ae90:	ldrtmi	r9, [r4], -r1
    ae94:	andcs	pc, ip, r5, asr r8	; <UNPREDICTABLE>
    ae98:	blls	55c74c <rpl_re_syntax_options@@Base+0x52b0a4>
    ae9c:			; <UNDEFINED> instruction: 0x960846b2
    aea0:	andls	r4, r7, #136, 12	; 0x8800000
    aea4:	ldmdavs	r2, {r3, r8, sl, fp, sp, pc}
    aea8:			; <UNDEFINED> instruction: 0x6050f89d
    aeac:	andls	r9, r9, #201326592	; 0xc000000
    aeb0:			; <UNDEFINED> instruction: 0xf80ae002
    aeb4:	strcc	r9, [r1], #-4
    aeb8:	andcc	lr, r1, #3522560	; 0x35c000
    aebc:	svclt	0x003e4293
    aec0:	rsbsvs	r1, sl, sl, asr ip
    aec4:	mulls	r0, r3, r8
    aec8:	blls	23f6f0 <rpl_re_syntax_options@@Base+0x20e048>
    aecc:	mvnsle	r4, r3, lsr #5
    aed0:			; <UNDEFINED> instruction: 0x46294650
    aed4:	blx	5c6eea <rpl_re_syntax_options@@Base+0x595842>
    aed8:	strb	r4, [sl, r2, lsl #13]!
    aedc:			; <UNDEFINED> instruction: 0xf7f74638
    aee0:	mcrrne	12, 4, lr, r3, cr14
    aee4:			; <UNDEFINED> instruction: 0xf7f7d17e
    aee8:	ldmdavs	pc!, {r1, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}	; <UNPREDICTABLE>
    aeec:	streq	pc, [r0, -r7]!
    aef0:	svccs	0x00009005
    aef4:	stmdavs	r7, {r4, r5, r6, ip, lr, pc}
    aef8:	svclt	0x00181c3a
    aefc:	subsmi	r2, r3, #268435456	; 0x10000000
    af00:	ldrbmi	r9, [r0], -r6, lsl #6
    af04:			; <UNDEFINED> instruction: 0xf0031c61
    af08:	strmi	pc, [r3], r1, lsr #21
    af0c:	stmiblt	r4!, {r1, r2, r8, sl, ip, lr}
    af10:			; <UNDEFINED> instruction: 0xf0032008
    af14:			; <UNDEFINED> instruction: 0xf8d8fa77
    af18:			; <UNDEFINED> instruction: 0xf8c02004
    af1c:			; <UNDEFINED> instruction: 0xf8c8b004
    af20:	andvs	r0, r2, r4
    af24:	movweq	lr, #27101	; 0x69dd
    af28:	stmdbls	r5, {r0, r3, r9, fp, ip, pc}
    af2c:	addsmi	r6, sl, #1769472	; 0x1b0000
    af30:	cmple	r5, pc
    af34:	pop	{r0, r1, r3, ip, sp, pc}
    af38:	stmdbne	r2, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    af3c:			; <UNDEFINED> instruction: 0xf8122008
    af40:	adcsmi	r2, r2, #256	; 0x100
    af44:	strcc	fp, [r1], #-3864	; 0xfffff0e8
    af48:	blx	1746f5c <rpl_re_syntax_options@@Base+0x17158b4>
    af4c:			; <UNDEFINED> instruction: 0xf8d8445c
    af50:	strmi	r2, [r3, #4]!
    af54:	andlt	pc, r4, r0, asr #17
    af58:	andeq	pc, r4, r8, asr #17
    af5c:	rscle	r6, r1, #2
    af60:	stmdbeq	r6, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
    af64:			; <UNDEFINED> instruction: 0x970446da
    af68:	adcmi	lr, ip, #2
    af6c:	andsle	r4, r9, sl, lsr #13
    af70:			; <UNDEFINED> instruction: 0xf8154655
    af74:	adcsmi	r2, r2, #1024	; 0x400
    af78:			; <UNDEFINED> instruction: 0xf7f7d1f7
    af7c:	stmdavs	r0, {r2, r3, r4, r5, r6, r8, r9, fp, sp, lr, pc}
    af80:	andcs	pc, r9, r0, lsr r8	; <UNPREDICTABLE>
    af84:	strle	r0, [pc], #-1169	; af8c <sigaltstack@plt+0x8704>
    af88:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    af8c:			; <UNDEFINED> instruction: 0xf88a4659
    af90:	strbmi	r3, [r0], -r0
    af94:	movwcs	lr, #10717	; 0x29dd
    af98:	ldrmi	r9, [r8, r1, lsl #30]!
    af9c:	adcmi	r4, ip, #179306496	; 0xab00000
    afa0:	mvnle	r4, sl, lsr #13
    afa4:	ldr	r9, [sp, r4, lsl #30]!
    afa8:	ldrsbtle	r4, [r7], #83	; 0x53
    afac:	stccs	8, cr15, [r2], {21}
    afb0:	andscs	pc, r2, r0, lsr r8	; <UNPREDICTABLE>
    afb4:	strble	r0, [r7, #1170]!	; 0x492
    afb8:	rscscc	pc, pc, #-2147483646	; 0x80000002
    afbc:	and	r9, r5, r4, lsl #30
    afc0:	stccc	8, cr15, [r1, #-72]	; 0xffffffb8
    afc4:	andscc	pc, r3, r0, lsr r8	; <UNPREDICTABLE>
    afc8:	strle	r0, [r7, #-1179]	; 0xfffffb65
    afcc:			; <UNDEFINED> instruction: 0x46924593
    afd0:			; <UNDEFINED> instruction: 0x9704d1f6
    afd4:	strb	r4, [r2, fp, lsr #13]!
    afd8:	ldr	r9, [r2, r6, lsl #14]
    afdc:	ldrb	r9, [r3, r4, lsl #14]
    afe0:	b	16c8fc4 <rpl_re_syntax_options@@Base+0x169791c>
    afe4:			; <UNDEFINED> instruction: 0xf980fa5f
    afe8:	svclt	0x0000e76f
    afec:	muleq	r2, ip, lr
    aff0:	andeq	r0, r0, r0, lsl #4
    aff4:	mvnsmi	lr, sp, lsr #18
    aff8:	ldcmi	0, cr11, [ip], {132}	; 0x84
    affc:	andls	r4, r3, lr, lsl #12
    b000:	ldmdavc	r0, {r0, r1, r2, r3, r4, r9, sl, lr}
    b004:			; <UNDEFINED> instruction: 0xf89d447c
    b008:	stmdacs	sp!, {r3, r5, ip, lr}
    b00c:	ldmdbmi	r8, {r0, r3, r4, ip, lr, pc}
    b010:	ldrbtmi	r4, [r9], #-1552	; 0xfffff9f0
    b014:	bl	ffa48ff8 <rpl_re_syntax_options@@Base+0xffa17950>
    b018:			; <UNDEFINED> instruction: 0xb3204680
    b01c:	andls	sl, r1, r3, lsl #16
    b020:			; <UNDEFINED> instruction: 0x463b4814
    b024:	ldrtmi	r9, [r1], -r0, lsl #10
    b028:	ldrbtmi	r4, [r8], #-1602	; 0xfffff9be
    b02c:			; <UNDEFINED> instruction: 0xff26f7ff
    b030:	strbmi	r4, [r0], -r4, lsl #12
    b034:	bl	fe449018 <rpl_re_syntax_options@@Base+0xfe417970>
    b038:	strtmi	fp, [r0], -r8, lsr #19
    b03c:	pop	{r2, ip, sp, pc}
    b040:	ldmdavc	r0, {r4, r5, r6, r7, r8, pc}^
    b044:	mvnle	r2, r0, lsl #16
    b048:	stmdami	ip, {r0, r1, r3, r9, fp, lr}
    b04c:	ldrbtmi	r5, [r8], #-2212	; 0xfffff75c
    b050:	bge	f0458 <rpl_re_syntax_options@@Base+0xbedb0>
    b054:	stmdavs	r2!, {r0, r9, ip, pc}
    b058:			; <UNDEFINED> instruction: 0xff10f7ff
    b05c:	strtmi	r4, [r0], -r4, lsl #12
    b060:	pop	{r2, ip, sp, pc}
    b064:			; <UNDEFINED> instruction: 0xf04f81f0
    b068:			; <UNDEFINED> instruction: 0xe7e634ff
    b06c:	andeq	r3, r2, r4, lsr #26
    b070:	andeq	r1, r1, r6, ror #27
    b074:			; <UNDEFINED> instruction: 0xfffff6a7
    b078:	andeq	r0, r0, r0, ror #4
    b07c:			; <UNDEFINED> instruction: 0xfffff683
    b080:	vst2.8	{d6,d8}, [r3], r3
    b084:			; <UNDEFINED> instruction: 0xf5b34370
    b088:	andsle	r4, r8, r0, lsl #30
    b08c:	svcmi	0x0080f5b3
    b090:	andeq	pc, r5, #79	; 0x4f
    b094:			; <UNDEFINED> instruction: 0xf5b3d028
    b098:	eorle	r4, pc, r0, lsr #30
    b09c:	svcmi	0x00c0f5b3
    b0a0:			; <UNDEFINED> instruction: 0xf5b3d031
    b0a4:	andsle	r5, sl, r0, lsl #30
    b0a8:	svcpl	0x0080f5b3
    b0ac:			; <UNDEFINED> instruction: 0xf5b3d030
    b0b0:	andsle	r4, lr, r0, asr #30
    b0b4:	andcs	r4, r0, r9, lsl r9
    b0b8:			; <UNDEFINED> instruction: 0xf7f74479
    b0bc:	ldmib	r0, {r0, r1, r2, r3, r4, r6, r7, r8, fp, ip, sp, pc}^
    b0c0:	tstmi	r3, #12, 6	; 0x30000000
    b0c4:	andeq	pc, r5, #79	; 0x4f
    b0c8:	ldmdbmi	r5, {r2, r8, ip, lr, pc}
    b0cc:	ldrbtmi	r2, [r9], #-0
    b0d0:	ldmiblt	r4, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b0d4:	andcs	r4, r0, r3, lsl r9
    b0d8:			; <UNDEFINED> instruction: 0xf7f74479
    b0dc:	ldmdbmi	r2, {r0, r1, r2, r3, r6, r7, r8, fp, ip, sp, pc}
    b0e0:	ldrbtmi	r2, [r9], #-0
    b0e4:	stmiblt	sl, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b0e8:	andcs	r4, r0, r0, lsl r9
    b0ec:			; <UNDEFINED> instruction: 0xf7f74479
    b0f0:	stmdbmi	pc, {r0, r2, r6, r7, r8, fp, ip, sp, pc}	; <UNPREDICTABLE>
    b0f4:	ldrbtmi	r2, [r9], #-0
    b0f8:	stmiblt	r0, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b0fc:	andcs	r4, r0, sp, lsl #18
    b100:			; <UNDEFINED> instruction: 0xf7f74479
    b104:	stmdbmi	ip, {r0, r1, r3, r4, r5, r7, r8, fp, ip, sp, pc}
    b108:	ldrbtmi	r2, [r9], #-0
    b10c:	ldmiblt	r6!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b110:	andcs	r4, r0, sl, lsl #18
    b114:			; <UNDEFINED> instruction: 0xf7f74479
    b118:	svclt	0x0000b9b1
    b11c:	andeq	r2, r1, r8, lsl #3
    b120:	andeq	r2, r1, r2, lsl #2
    b124:	andeq	r2, r1, ip, lsl #2
    b128:	andeq	r2, r1, r6, lsr r1
    b12c:	andeq	r0, r1, r0, lsl pc
    b130:	andeq	r2, r1, r2, asr #2
    b134:	strdeq	r2, [r1], -r4
    b138:	strdeq	r2, [r1], -sl
    b13c:	andeq	r2, r1, ip, lsl r1
    b140:			; <UNDEFINED> instruction: 0xf000b508
    b144:	tstlt	r0, r5, lsl #16	; <UNPREDICTABLE>
    b148:			; <UNDEFINED> instruction: 0xf003bd08
    b14c:	svclt	0x0000fa2d
    b150:	svcmi	0x00f8e92d
    b154:	ldrmi	r4, [r0], lr, lsl #12
    b158:			; <UNDEFINED> instruction: 0xf7ff4683
    b15c:	strmi	pc, [r4], -r9, lsl #21
    b160:	blx	fe749164 <rpl_re_syntax_options@@Base+0xfe717abc>
    b164:	streq	lr, [fp], #-2980	; 0xfffff45c
    b168:	ldrtmi	r4, [r0], -r5, lsl #12
    b16c:	b	fe549150 <rpl_re_syntax_options@@Base+0xfe517aa8>
    b170:	strmi	r4, [r7], -ip, lsr #8
    b174:	bl	2f7ed0 <rpl_re_syntax_options@@Base+0x2c6828>
    b178:			; <UNDEFINED> instruction: 0xf8130304
    b17c:	blcs	bda188 <rpl_re_syntax_options@@Base+0xba8ae0>
    b180:	ldmdavc	r3!, {r0, r5, ip, lr, pc}
    b184:	andsle	r2, lr, pc, lsr #22
    b188:			; <UNDEFINED> instruction: 0xf04f2501
    b18c:			; <UNDEFINED> instruction: 0x1c780a2f
    b190:	strtmi	r4, [r8], #-1056	; 0xfffffbe0
    b194:	b	b49178 <rpl_re_syntax_options@@Base+0xb17ad0>
    b198:	orrlt	r4, r8, r1, lsl #13
    b19c:	ldrbmi	r4, [r9], -r2, lsr #12
    b1a0:	b	1749184 <rpl_re_syntax_options@@Base+0x1717adc>
    b1a4:	andge	pc, r0, r0, lsl #17
    b1a8:			; <UNDEFINED> instruction: 0xf1b84428
    b1ac:	andle	r0, r1, r0, lsl #30
    b1b0:	andeq	pc, r0, r8, asr #17
    b1b4:			; <UNDEFINED> instruction: 0x4631463a
    b1b8:	b	144919c <rpl_re_syntax_options@@Base+0x1417af4>
    b1bc:	andvc	r2, r3, r0, lsl #6
    b1c0:	pop	{r3, r6, r9, sl, lr}
    b1c4:	strcs	r8, [r0, #-4088]	; 0xfffff008
    b1c8:	strb	r4, [r0, sl, lsr #13]!
    b1cc:	blcs	be92a0 <rpl_re_syntax_options@@Base+0xbb7bf8>
    b1d0:			; <UNDEFINED> instruction: 0xf04fbf12
    b1d4:			; <UNDEFINED> instruction: 0xf04f0a00
    b1d8:	strcs	r0, [r1, #-2606]	; 0xfffff5d2
    b1dc:	svclt	0x0000e7d7
    b1e0:	bmi	dddf0 <rpl_re_syntax_options@@Base+0xac748>
    b1e4:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    b1e8:			; <UNDEFINED> instruction: 0x47706818
    b1ec:	andeq	r3, r2, r4, asr #22
    b1f0:			; <UNDEFINED> instruction: 0x000002b8
    b1f4:	andcs	r4, r0, r1, lsl #12
    b1f8:	stmdblt	r4, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b1fc:	bmi	39de38 <rpl_re_syntax_options@@Base+0x36c790>
    b200:	ldrblt	r4, [r0, #-1147]!	; 0xfffffb85
    b204:	ldmpl	lr, {r2, r7, ip, sp, pc}
    b208:	strmi	sl, [r5], -r1, lsl #24
    b20c:	strtmi	r2, [r1], -r0
    b210:	movwls	r6, #14387	; 0x3833
    b214:	ldm	r8!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b218:	ldmdavs	r3!, {r0, r1, r9, fp, ip, pc}
    b21c:	muleq	r3, r4, r8
    b220:	stm	r5, {r1, r3, r4, r7, r9, lr}
    b224:	tstle	r2, r3
    b228:	andlt	r4, r4, r8, lsr #12
    b22c:			; <UNDEFINED> instruction: 0xf7f7bd70
    b230:	svclt	0x0000e934
    b234:	andeq	r3, r2, r8, lsr #22
    b238:	andeq	r0, r0, r0, lsl #4
    b23c:	tstcs	r0, r0, lsl r5
    b240:	b	fea49224 <rpl_re_syntax_options@@Base+0xfea17b7c>
    b244:	stmdbmi	r9, {r3, r4, r5, r6, r8, ip, sp, pc}
    b248:	ldrbtmi	r4, [r9], #-1540	; 0xfffff9fc
    b24c:	stmia	r2!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b250:	vldrlt.16	s22, [r0, #-0]	; <UNPREDICTABLE>
    b254:	strtmi	r4, [r0], -r6, lsl #18
    b258:			; <UNDEFINED> instruction: 0xf7f74479
    b25c:	mulcc	r0, ip, r8
    b260:	andcs	fp, r1, r8, lsl pc
    b264:	andcs	fp, r1, r0, lsl sp
    b268:	svclt	0x0000bd10
    b26c:	andeq	r2, r1, r2
    b270:	strdeq	r1, [r1], -r8
    b274:	andeq	r0, r0, r0
    b278:	push	{r1, r3, fp, sp}
    b27c:	svclt	0x003841f0
    b280:			; <UNDEFINED> instruction: 0xf040200a
    b284:	ldclne	7, cr0, [sl], #-4
    b288:			; <UNDEFINED> instruction: 0xf64ad021
    b28c:			; <UNDEFINED> instruction: 0xf6ca28ab
    b290:	blx	fea15542 <rpl_re_syntax_options@@Base+0xfe9e3e9a>
    b294:	svccs	0x00092307
    b298:	cmpeq	r3, #323584	; 0x4f000
    b29c:	movteq	lr, #15107	; 0x3b03
    b2a0:	movweq	lr, #15271	; 0x3ba7
    b2a4:	cmnlt	fp, pc, lsl #18
    b2a8:	strcs	r2, [r9, #-1552]	; 0xfffff9f0
    b2ac:	and	r2, r0, r3, lsl #8
    b2b0:	strcc	fp, [r2], #-337	; 0xfffffeaf
    b2b4:	ldrtmi	r4, [r5], #-1592	; 0xfffff9c8
    b2b8:	strtmi	r3, [r1], -r8, lsl #12
    b2bc:	stc2l	0, cr15, [r6, #-60]!	; 0xffffffc4
    b2c0:			; <UNDEFINED> instruction: 0x460b42bd
    b2c4:	ldmdblt	r3, {r2, r4, r5, r6, r7, r8, r9, ip, lr, pc}
    b2c8:	ldclne	7, cr3, [fp], #-8
    b2cc:	ldrtmi	sp, [r8], -r1, ror #3
    b2d0:	ldrhhi	lr, [r0, #141]!	; 0x8d
    b2d4:	b	13f86fc <rpl_re_syntax_options@@Base+0x13c7054>
    b2d8:			; <UNDEFINED> instruction: 0xf00f00f0
    b2dc:			; <UNDEFINED> instruction: 0x4608fd57
    b2e0:	svclt	0x0000bd08
    b2e4:	blx	fec11b0c <rpl_re_syntax_options@@Base+0xfebe0464>
    b2e8:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    b2ec:	svclt	0x00004770
    b2f0:			; <UNDEFINED> instruction: 0x4604b510
    b2f4:	strmi	r6, [r8], -r3, lsr #19
    b2f8:	ldrmi	r6, [r8, r1, lsr #17]
    b2fc:	addmi	r6, r3, #10682368	; 0xa30000
    b300:	stmdavs	r3!, {r0, r1, r8, fp, ip, lr, pc}
    b304:	sbceq	lr, r0, r3, lsl #22
    b308:			; <UNDEFINED> instruction: 0xf7f7bd10
    b30c:	svclt	0x0000eaa0
    b310:	mvnsmi	lr, sp, lsr #18
    b314:			; <UNDEFINED> instruction: 0x460d4690
    b318:			; <UNDEFINED> instruction: 0x4606461f
    b31c:			; <UNDEFINED> instruction: 0xffe8f7ff
    b320:	andeq	pc, r0, r8, asr #17
    b324:	stmdbcs	r0, {r0, fp, sp, lr}
    b328:	adcmi	sp, r9, #55	; 0x37
    b32c:	eorsle	r4, sl, r4, lsl #12
    b330:			; <UNDEFINED> instruction: 0x462869f3
    b334:	ldmiblt	r8!, {r3, r4, r7, r8, r9, sl, lr}^
    b338:	bcs	254c8 <quoting_style_vals@@Base+0x7a04>
    b33c:	ldmdavs	r3, {r0, r2, r3, r5, ip, lr, pc}
    b340:			; <UNDEFINED> instruction: 0xd106429d
    b344:	stmdavs	r4!, {r0, r2, r3, sp, lr, pc}^
    b348:	teqlt	r2, #6422528	; 0x620000
    b34c:	adcmi	r6, fp, #1245184	; 0x130000
    b350:	ldrmi	sp, [r9], -r7
    b354:	ldmibvs	r3!, {r3, r5, r9, sl, lr}^
    b358:	stmdacs	r0, {r3, r4, r7, r8, r9, sl, lr}
    b35c:	stmdavs	r2!, {r0, r1, r4, r5, r6, r7, ip, lr, pc}^
    b360:	teqlt	r7, r3, lsl r8
    b364:	tstcs	r0, r0, asr r8
    b368:	andsvs	r6, r1, r0, rrx
    b36c:	subsvs	r6, r1, r1, ror sl
    b370:			; <UNDEFINED> instruction: 0x46186272
    b374:	ldrhhi	lr, [r0, #141]!	; 0x8d
    b378:	svccs	0x00006823
    b37c:	stmdavs	r2!, {r0, r3, r4, r5, r6, r7, ip, lr, pc}^
    b380:	ldm	r2, {r1, r3, r4, r5, r6, r8, ip, sp, pc}
    b384:	strcs	r0, [r0, #-3]
    b388:	andeq	lr, r3, r4, lsl #17
    b38c:	andsvs	r4, r5, r8, lsl r6
    b390:	subsvs	r6, r1, r1, ror sl
    b394:	pop	{r1, r4, r5, r6, r9, sp, lr}
    b398:	movwcs	r8, #496	; 0x1f0
    b39c:	pop	{r3, r4, r9, sl, lr}
    b3a0:	strdvs	r8, [r2], -r0	; <UNPREDICTABLE>
    b3a4:	strmi	lr, [fp], -r5, ror #15
    b3a8:	svclt	0x0000e7e7
    b3ac:	strmi	r4, [r1], -r3, lsr #22
    b3b0:	ldrbtmi	r6, [fp], #-2050	; 0xfffff7fe
    b3b4:	mlasle	r9, sl, r2, r4
    b3b8:	bvc	c6b08 <rpl_re_syntax_options@@Base+0x95460>
    b3bc:	bvc	746a40 <rpl_re_syntax_options@@Base+0x715398>
    b3c0:	bvc	ff206f98 <rpl_re_syntax_options@@Base+0xff1d58f0>
    b3c4:	blx	446f90 <rpl_re_syntax_options@@Base+0x4158e8>
    b3c8:	ldcl	13, cr13, [pc, #172]	; b47c <sigaltstack@plt+0x8bf4>
    b3cc:			; <UNDEFINED> instruction: 0xeef46a1a
    b3d0:	vsqrt.f32	s15, s13
    b3d4:	strle	pc, [r4, #-2576]!	; 0xfffff5f0
    b3d8:	bvs	606b5c <rpl_re_syntax_options@@Base+0x5d54b4>
    b3dc:	bvs	106a2c <rpl_re_syntax_options@@Base+0xd5384>
    b3e0:	bvs	ff9c6eb8 <rpl_re_syntax_options@@Base+0xff995810>
    b3e4:	blx	446fb0 <rpl_re_syntax_options@@Base+0x415908>
    b3e8:	ldcl	13, cr13, [r2, #108]	; 0x6c
    b3ec:	vmov.f32	s13, #80	; 0x3e800000  0.250
    b3f0:	vsqrt.f32	s13, s0
    b3f4:	blle	549c3c <rpl_re_syntax_options@@Base+0x518594>
    b3f8:	bvc	fe206cd8 <rpl_re_syntax_options@@Base+0xfe1d5630>
    b3fc:	bvs	86b4c <rpl_re_syntax_options@@Base+0x554a4>
    b400:	bvc	ff9c6ed8 <rpl_re_syntax_options@@Base+0xff995830>
    b404:	blx	446fd0 <rpl_re_syntax_options@@Base+0x415928>
    b408:	cdp	5, 11, cr13, cr7, cr11, {0}
    b40c:	vmov.f32	s13, #64	; 0x3e000000  0.125
    b410:	vsqrt.f32	s13, s12
    b414:	stmdale	r4, {r4, r9, fp, ip, sp, lr, pc}
    b418:	bvc	ff206ff0 <rpl_re_syntax_options@@Base+0xff1d5948>
    b41c:	blx	446fe8 <rpl_re_syntax_options@@Base+0x415940>
    b420:	blmi	202438 <rpl_re_syntax_options@@Base+0x1d0d90>
    b424:	ldrbtmi	r2, [fp], #-0
    b428:	ldrbmi	r6, [r0, -fp]!
    b42c:	ldrbmi	r2, [r0, -r1]!
    b430:	stclcc	12, cr12, [ip, #820]	; 0x334
    b434:	svccc	0x00666666
    b438:	svccc	0x008ccccd
    b43c:	andeq	r1, r1, r6, lsr #29
    b440:	andeq	r1, r1, r2, lsr lr
    b444:	ldrbmi	lr, [r0, sp, lsr #18]!
    b448:	ldmib	r1, {r1, r7, ip, sp, pc}^
    b44c:	adcmi	r6, r6, #0, 8
    b450:			; <UNDEFINED> instruction: 0x4690d23a
    b454:	strmi	r4, [pc], -r5, lsl #12
    b458:			; <UNDEFINED> instruction: 0xf04f3608
    b45c:	and	r0, r4, r0, lsl #18
    b460:			; <UNDEFINED> instruction: 0xf10642b4
    b464:	stmdble	pc!, {r3, r8, r9}	; <UNPREDICTABLE>
    b468:			; <UNDEFINED> instruction: 0xf856461e
    b46c:	blcs	1a494 <sigaltstack@plt+0x17c0c>
    b470:			; <UNDEFINED> instruction: 0xf856d0f6
    b474:	stmdblt	ip!, {r2, sl, fp, lr}
    b478:	stmdavs	r3, {r2, r3, r4, sp, lr, pc}^
    b47c:	subvs	r6, r4, r3, rrx
    b480:			; <UNDEFINED> instruction: 0xb1aa4614
    b484:	ldrdge	pc, [r0], -r4
    b488:	ldrbmi	r4, [r1], -r8, lsr #12
    b48c:			; <UNDEFINED> instruction: 0xff30f7ff
    b490:	stmdavs	r3, {r1, r5, r6, fp, sp, lr}
    b494:	mvnsle	r2, r0, lsl #22
    b498:			; <UNDEFINED> instruction: 0xf8c068e9
    b49c:	mrscc	sl, (UNDEF: 1)
    b4a0:	eorvs	r6, r3, r9, ror #1
    b4a4:	rsbvs	r6, r3, fp, ror #20
    b4a8:	ldrmi	r6, [r4], -ip, ror #4
    b4ac:	mvnle	r2, r0, lsl #20
    b4b0:	stccc	8, cr15, [r8], {86}	; 0x56
    b4b4:	stcls	8, cr15, [r4], {70}	; 0x46
    b4b8:	svceq	0x0000f1b8
    b4bc:	ldmdavs	ip!, {r3, ip, lr, pc}^
    b4c0:	movweq	pc, #33030	; 0x8106	; <UNPREDICTABLE>
    b4c4:	stmiale	pc, {r2, r4, r5, r7, r9, lr}^	; <UNPREDICTABLE>
    b4c8:	andlt	r2, r2, r1
    b4cc:			; <UNDEFINED> instruction: 0x87f0e8bd
    b4d0:			; <UNDEFINED> instruction: 0x46284619
    b4d4:			; <UNDEFINED> instruction: 0xf7ff9301
    b4d8:	blls	8b10c <rpl_re_syntax_options@@Base+0x59a64>
    b4dc:	strmi	r6, [r4], -r2, lsl #16
    b4e0:	bvs	1a37ab0 <rpl_re_syntax_options@@Base+0x1a06408>
    b4e4:	stmdavs	r2, {r3, r7, r8, ip, sp, pc}^
    b4e8:	stmdavs	r2!, {r1, r3, r5, r6, r9, sp, lr}^
    b4ec:	andcc	lr, r0, #192, 18	; 0x300000
    b4f0:	ldmvs	fp!, {r5, r6, sp, lr}^
    b4f4:	stcls	8, cr15, [r8], {70}	; 0x46
    b4f8:	ldmdavs	ip!, {r0, r8, r9, fp, ip, sp}^
    b4fc:			; <UNDEFINED> instruction: 0xe7af60fb
    b500:	andvs	r6, r3, sl, ror #17
    b504:	rscvs	r3, sl, r1, lsl #4
    b508:	strdcs	lr, [r8], -r3
    b50c:			; <UNDEFINED> instruction: 0xf7f79301
    b510:	blls	856d8 <rpl_re_syntax_options@@Base+0x54030>
    b514:	mvnle	r2, r0, lsl #16
    b518:	andlt	r4, r2, r0, asr #12
    b51c:			; <UNDEFINED> instruction: 0x87f0e8bd
    b520:	ldrbmi	r6, [r0, -r0, lsl #17]!
    b524:	ldrbmi	r6, [r0, -r0, asr #17]!
    b528:	ldrbmi	r6, [r0, -r0, lsl #18]!
    b52c:	ldmib	r0, {r4, sl, ip, sp, pc}^
    b530:	adcmi	r1, r1, #0, 8
    b534:	sfmcc	f5, 1, [r1], {34}	; 0x22
    b538:	tsteq	r0, #1073741824	; 0x40000000	; <UNPREDICTABLE>
    b53c:	andcs	r1, r0, r4, ror #20
    b540:	streq	pc, [r7], #-36	; 0xffffffdc
    b544:	ldrmi	r3, [ip], #-264	; 0xfffffef8
    b548:	tstcc	r8, r2
    b54c:	andsle	r4, r2, r1, lsr #5
    b550:	stccc	8, cr15, [r8], {81}	; 0x51
    b554:	rscsle	r2, r8, r0, lsl #22
    b558:	stccc	8, cr15, [r4], {81}	; 0x51
    b55c:	tstlt	fp, r1, lsl #4
    b560:	andcc	r6, r1, #5963776	; 0x5b0000
    b564:	mvnsle	r2, r0, lsl #22
    b568:			; <UNDEFINED> instruction: 0xf1014290
    b56c:	svclt	0x00380108
    b570:	adcmi	r4, r1, #16, 12	; 0x1000000
    b574:			; <UNDEFINED> instruction: 0xf85dd1ec
    b578:	ldrbmi	r4, [r0, -r4, lsl #22]!
    b57c:			; <UNDEFINED> instruction: 0xf85d2000
    b580:	ldrbmi	r4, [r0, -r4, lsl #22]!
    b584:	ldmib	r0, {r4, r5, sl, ip, sp, pc}^
    b588:	adcmi	r1, r1, #0, 8
    b58c:	sfmcc	f5, 1, [r1], {42}	; 0x2a
    b590:	tsteq	r0, #1073741824	; 0x40000000	; <UNPREDICTABLE>
    b594:	andcs	r1, r0, #100, 20	; 0x64000
    b598:	streq	pc, [r7], #-36	; 0xffffffdc
    b59c:	ldrmi	r3, [ip], #-264	; 0xfffffef8
    b5a0:	and	r4, r2, r5, lsl r6
    b5a4:	adcmi	r3, r1, #8, 2
    b5a8:			; <UNDEFINED> instruction: 0xf851d010
    b5ac:	blcs	1a5d4 <sigaltstack@plt+0x17d4c>
    b5b0:			; <UNDEFINED> instruction: 0xf851d0f8
    b5b4:	strcc	r3, [r1, #-3076]	; 0xfffff3fc
    b5b8:	blcs	17dc4 <sigaltstack@plt+0x1553c>
    b5bc:	ldmdavs	fp, {r1, r4, r5, r6, r7, ip, lr, pc}^
    b5c0:	blcs	17dcc <sigaltstack@plt+0x15544>
    b5c4:	strdcc	sp, [r8, -fp]
    b5c8:	mvnle	r4, r1, lsr #5
    b5cc:	adcmi	r6, fp, #12779520	; 0xc30000
    b5d0:	svclt	0x0011bc30
    b5d4:	stmdbvs	r0, {sp}
    b5d8:	blx	fec11fe0 <rpl_re_syntax_options@@Base+0xfebe0938>
    b5dc:	svclt	0x0008f080
    b5e0:	ldrbmi	r0, [r0, -r0, asr #18]!
    b5e4:	ldrmi	r2, [r5], -r0, lsl #4
    b5e8:	svclt	0x0000e7f0
    b5ec:	mvnsmi	lr, sp, lsr #18
    b5f0:	ldmib	r0, {r0, r2, r3, r9, sl, lr}^
    b5f4:	addlt	r2, r2, r0, lsl #8
    b5f8:	adcmi	r6, r2, #49152	; 0xc000
    b5fc:	stmdavc	r2, {r4, r6, r7, r8, fp, sp, lr, pc}
    b600:	sfmcc	f5, 1, [r1], {78}	; 0x4e
    b604:	tsteq	r0, r2, lsl #2	; <UNPREDICTABLE>
    b608:			; <UNDEFINED> instruction: 0xf1021aa4
    b60c:			; <UNDEFINED> instruction: 0xf0240008
    b610:	strcs	r0, [r0], -r7, lsl #8
    b614:	and	r4, r2, ip, lsl #8
    b618:	adcmi	r3, r0, #8
    b61c:			; <UNDEFINED> instruction: 0xf850d012
    b620:	bcs	16648 <sigaltstack@plt+0x13dc0>
    b624:			; <UNDEFINED> instruction: 0xf850d0f8
    b628:	tstcs	r1, r4, lsl #24
    b62c:	ldmdavs	r2, {r1, r3, r4, r8, ip, sp, pc}^
    b630:	bcs	17a3c <sigaltstack@plt+0x151b4>
    b634:	addmi	sp, lr, #-1073741762	; 0xc000003e
    b638:	andeq	pc, r8, r0, lsl #2
    b63c:			; <UNDEFINED> instruction: 0x460ebf38
    b640:	mvnle	r4, r0, lsr #5
    b644:	tstcs	r1, sl, lsl sl
    b648:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    b64c:	ldmda	r8!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b650:			; <UNDEFINED> instruction: 0x463b4a18
    b654:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    b658:			; <UNDEFINED> instruction: 0xf7f74628
    b65c:	mcr	8, 0, lr, cr7, cr2, {3}
    b660:	bmi	56e0a8 <rpl_re_syntax_options@@Base+0x53ca00>
    b664:	cdp	6, 11, cr4, cr8, cr3, {2}
    b668:	tstcs	r1, r7, ror #22
    b66c:	blvc	3c6cf0 <rpl_re_syntax_options@@Base+0x395648>
    b670:			; <UNDEFINED> instruction: 0x4628447a
    b674:	blvs	206f14 <rpl_re_syntax_options@@Base+0x1d586c>
    b678:	bvc	fe446e9c <rpl_re_syntax_options@@Base+0xfe4157f4>
    b67c:	blvc	1a07164 <rpl_re_syntax_options@@Base+0x19d5abc>
    b680:	blpl	2070a0 <rpl_re_syntax_options@@Base+0x1d59f8>
    b684:	blpl	46cc0 <rpl_re_syntax_options@@Base+0x15618>
    b688:	ldmda	sl, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b68c:	ldrtmi	r4, [r3], -fp, lsl #20
    b690:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    b694:	andlt	r2, r2, r1, lsl #2
    b698:	ldrhmi	lr, [r0, #141]!	; 0x8d
    b69c:	stmdalt	lr, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b6a0:	strb	r2, [pc, r0, lsl #12]
    b6a4:	andhi	pc, r0, pc, lsr #7
    b6a8:	andeq	r0, r0, r0
    b6ac:	subsmi	r0, r9, r0
    b6b0:	andeq	r1, r1, r2, lsr #24
    b6b4:	andeq	r1, r1, lr, lsr #24
    b6b8:	andeq	r1, r1, ip, lsr #24
    b6bc:	andeq	r1, r1, lr, lsr #24
    b6c0:			; <UNDEFINED> instruction: 0x4606b570
    b6c4:			; <UNDEFINED> instruction: 0xf7ff460d
    b6c8:	stmdavs	r3, {r0, r1, r4, r9, sl, fp, ip, sp, lr, pc}
    b6cc:	strmi	fp, [r4], -r3, ror #2
    b6d0:	stmdavs	r3!, {sp, lr, pc}
    b6d4:	ldrmi	r4, [r9], -fp, lsr #5
    b6d8:	andle	r4, r8, r8, lsr #12
    b6dc:			; <UNDEFINED> instruction: 0x479869f3
    b6e0:	stmdavs	r4!, {r5, r8, fp, ip, sp, pc}^
    b6e4:	mvnsle	r2, r0, lsl #24
    b6e8:	ldcllt	0, cr2, [r0, #-0]
    b6ec:	strtmi	r6, [r8], -r5, lsr #16
    b6f0:	svclt	0x0000bd70
    b6f4:	stmdbvs	r3, {r3, r8, sl, ip, sp, pc}
    b6f8:	ldmib	r0, {r0, r1, r3, r7, r8, ip, sp, pc}^
    b6fc:	addsmi	r3, r3, #0, 4
    b700:	ldmdavs	r8, {r0, r1, r2, r3, r9, ip, lr, pc}
    b704:	bcc	79c4c <rpl_re_syntax_options@@Base+0x485a4>
    b708:			; <UNDEFINED> instruction: 0xf0221ad2
    b70c:	ldrmi	r0, [sl], #-519	; 0xfffffdf9
    b710:	mulle	r6, r3, r2
    b714:	svceq	0x0008f853
    b718:	rscsle	r2, r9, r0, lsl #16
    b71c:	ldrmi	fp, [r8], -r8, lsl #26
    b720:			; <UNDEFINED> instruction: 0xf7f7bd08
    b724:	svclt	0x0000e894
    b728:			; <UNDEFINED> instruction: 0x4605b538
    b72c:			; <UNDEFINED> instruction: 0xf7ff460c
    b730:			; <UNDEFINED> instruction: 0x4602fddf
    b734:	and	r4, r0, r3, lsl #12
    b738:	ldmib	r3, {r0, r1, r5, r8, ip, sp, pc}^
    b73c:	adcmi	r1, r1, #0, 6
    b740:	stmdblt	r3, {r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
    b744:	and	r6, r1, fp, ror #16
    b748:	ldmdblt	r8, {r4, fp, sp, lr}
    b74c:	addsmi	r3, r3, #8, 4	; 0x80000000
    b750:	strdcs	sp, [r0], -sl
    b754:	ldmdavs	r8, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    b758:	svclt	0x0000bd38
    b75c:	ldmib	r0, {r4, r5, r6, r7, sl, ip, sp, pc}^
    b760:	adcsmi	r7, sp, #0, 10
    b764:	strcs	sp, [r0], #-2338	; 0xfffff6de
    b768:	ldmdblt	r3!, {r0, r1, r3, r4, r5, fp, sp, lr}
    b76c:	adcsmi	r3, sp, #8, 14	; 0x200000
    b770:			; <UNDEFINED> instruction: 0x4622d8fa
    b774:	ldcllt	6, cr4, [r0], #64	; 0x40
    b778:	adcmi	r4, r2, #112, 14	; 0x1c00000
    b77c:			; <UNDEFINED> instruction: 0xf841d9f9
    b780:	stclne	0, cr3, [r6], #-144	; 0xffffff70
    b784:	bl	65978 <rpl_re_syntax_options@@Base+0x342d0>
    b788:	smulbblt	r3, r4, r5
    b78c:	adcmi	r4, r2, #52, 12	; 0x3400000
    b790:	streq	pc, [r1], #-260	; 0xfffffefc
    b794:	ldmdavs	lr, {r1, r2, r3, r5, r6, r7, ip, lr, pc}
    b798:	svcvs	0x0004f845
    b79c:	blcs	25910 <quoting_style_vals@@Base+0x7e4c>
    b7a0:	stmdavs	r5, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    b7a4:	stmdavs	r5, {r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    b7a8:			; <UNDEFINED> instruction: 0xe7df4634
    b7ac:	strb	r2, [r1, r0, lsl #4]!
    b7b0:	mvnsmi	lr, #737280	; 0xb4000
    b7b4:	movwhi	lr, #2512	; 0x9d0
    b7b8:	ldmdble	fp, {r0, r1, r6, r8, sl, lr}
    b7bc:			; <UNDEFINED> instruction: 0x460e4617
    b7c0:	strcs	r4, [r0, #-1665]	; 0xfffff97f
    b7c4:	ldrdeq	pc, [r0], -r8
    b7c8:			; <UNDEFINED> instruction: 0xf108b930
    b7cc:	strbmi	r0, [r3, #-2056]	; 0xfffff7f8
    b7d0:			; <UNDEFINED> instruction: 0x4628d8f8
    b7d4:	mvnshi	lr, #12386304	; 0xbd0000
    b7d8:	and	r4, r0, r4, asr #12
    b7dc:	ldrtmi	r6, [r9], -r0, lsr #16
    b7e0:	stmdacs	r0, {r4, r5, r7, r8, r9, sl, lr}
    b7e4:	stmdavs	r4!, {r0, r2, r4, r5, r6, r7, ip, lr, pc}^
    b7e8:	cfstr32cs	mvfx3, [r0], {1}
    b7ec:			; <UNDEFINED> instruction: 0xf8d9d1f6
    b7f0:	strb	r3, [sl, r4]!
    b7f4:	strb	r2, [ip, r0, lsl #10]!
    b7f8:	stmdavc	r3, {r3, r4, r5, r8, sl, ip, sp, pc}
    b7fc:			; <UNDEFINED> instruction: 0x460db173
    b800:	tstcs	r0, r4, lsl #12
    b804:	subne	lr, r1, r1, asr #23
    b808:	ldrmi	r4, [r8], #-1577	; 0xfffff9d7
    b80c:	blx	fefc7850 <rpl_re_syntax_options@@Base+0xfef961a8>
    b810:	svccc	0x0001f814
    b814:	mvnsle	r2, r0, lsl #22
    b818:	ldclt	6, cr4, [r8, #-32]!	; 0xffffffe0
    b81c:			; <UNDEFINED> instruction: 0x46084619
    b820:	svclt	0x0000bd38
    b824:			; <UNDEFINED> instruction: 0x4604b430
    b828:	ldrbtmi	r4, [sp], #-3331	; 0xfffff2fd
    b82c:	stmdavs	sp!, {r0, r1, r2, r3, r8, sl, fp, lr, pc}
    b830:	eorvs	ip, r5, pc, lsl #8
    b834:			; <UNDEFINED> instruction: 0x4770bc30
    b838:	andeq	r1, r1, lr, lsr #20
    b83c:	mvnsmi	lr, sp, lsr #18
    b840:	strmi	fp, [sp], -r2, lsl #1
    b844:	andls	r4, r1, pc, lsl r6
    b848:	bcs	1d0a8 <change_letter@@Base+0x104>
    b84c:	svccs	0x0000d03f
    b850:	eorcs	sp, r8, r1, asr #32
    b854:	mcr	7, 6, pc, cr12, cr6, {7}	; <UNPREDICTABLE>
    b858:	stmdacs	r0, {r2, r9, sl, lr}
    b85c:	andscc	sp, r4, r3, lsr r0
    b860:	eorsle	r2, fp, r0, lsl #26
    b864:			; <UNDEFINED> instruction: 0xf7ff6165
    b868:	movtlt	pc, #3489	; 0xda1	; <UNPREDICTABLE>
    b86c:	blcs	2a920 <quoting_style_vals@@Base+0xce5c>
    b870:	stmdals	r1, {r0, r1, r2, r3, r6, ip, lr, pc}
    b874:	stc2	7, cr15, [r0, #-1020]	; 0xfffffc04
    b878:	strmi	r0, [r5], -r3, lsl #31
    b87c:			; <UNDEFINED> instruction: 0xf04fbf14
    b880:			; <UNDEFINED> instruction: 0xf04f0801
    b884:	addeq	r0, r3, r0, lsl #16
    b888:			; <UNDEFINED> instruction: 0xf1b8d419
    b88c:	tstle	r6, r0, lsl #30
    b890:	lsrlt	r6, r0, #1
    b894:			; <UNDEFINED> instruction: 0xf7f62108
    b898:	eorvs	lr, r0, r2, asr #26
    b89c:	blls	237e84 <rpl_re_syntax_options@@Base+0x2067dc>
    b8a0:	sbceq	lr, r5, r0, lsl #22
    b8a4:	andhi	pc, ip, r4, asr #17
    b8a8:	strtmi	r6, [r0], -r0, rrx
    b8ac:	andshi	pc, r0, r4, asr #17
    b8b0:	strvs	lr, [r6, -r4, asr #19]
    b8b4:	stmdacc	r8, {r2, r6, r7, r8, fp, sp, lr, pc}
    b8b8:	pop	{r1, ip, sp, pc}
    b8bc:			; <UNDEFINED> instruction: 0x462081f0
    b8c0:			; <UNDEFINED> instruction: 0xf7f62400
    b8c4:			; <UNDEFINED> instruction: 0x4620ed9a
    b8c8:	pop	{r1, ip, sp, pc}
    b8cc:	mrcmi	1, 0, r8, cr4, cr0, {7}
    b8d0:	svccs	0x0000447e
    b8d4:	svcmi	0x0013d1bd
    b8d8:			; <UNDEFINED> instruction: 0xe7ba447f
    b8dc:	ldrbtmi	r4, [fp], #-2834	; 0xfffff4ee
    b8e0:			; <UNDEFINED> instruction: 0xf7ff6163
    b8e4:	ldcl	13, cr15, [pc, #396]	; ba78 <sigaltstack@plt+0x91f0>
    b8e8:	stmdacs	r0, {r2, r3, r9, fp, sp, lr}
    b8ec:	ldcl	0, cr13, [sp, #924]	; 0x39c
    b8f0:	vldr	s14, [pc, #4]	; b8fc <sigaltstack@plt+0x9074>
    b8f4:	vmov.f32	s14, #138	; 0xc0500000 -3.250
    b8f8:			; <UNDEFINED> instruction: 0xeec66a67
    b8fc:			; <UNDEFINED> instruction: 0xeef47a26
    b900:	vsqrt.f32	s15, s14
    b904:	ble	ff6ca14c <rpl_re_syntax_options@@Base+0xff698aa4>
    b908:	bvc	ffa07500 <rpl_re_syntax_options@@Base+0xff9d5e58>
    b90c:	bvc	87048 <rpl_re_syntax_options@@Base+0x559a0>
    b910:	ldcl	7, cr14, [r5, #700]	; 0x2bc
    b914:	strb	r6, [sl, r2, lsl #20]!
    b918:	svccc	0x004ccccd
    b91c:	svcmi	0x00800000
    b920:			; <UNDEFINED> instruction: 0xfffffa01
    b924:			; <UNDEFINED> instruction: 0xfffffa09
    b928:	andeq	r1, r1, sl, ror r9
    b92c:			; <UNDEFINED> instruction: 0x4605b5f8
    b930:	andvs	lr, r0, #208, 18	; 0x340000
    b934:	svclt	0x003c4296
    b938:	strcs	r3, [r0, -r8, lsl #12]
    b93c:	eor	sp, r3, r5, lsl #6
    b940:			; <UNDEFINED> instruction: 0xf10642b2
    b944:	ldmdble	pc, {r3, r8, r9}	; <UNPREDICTABLE>
    b948:			; <UNDEFINED> instruction: 0xf856461e
    b94c:	blcs	1a974 <sigaltstack@plt+0x180ec>
    b950:			; <UNDEFINED> instruction: 0xf856d0f6
    b954:	bvs	ade96c <rpl_re_syntax_options@@Base+0xaad2c4>
    b958:	tstlt	r3, ip, asr r1
    b95c:	ldrmi	r6, [r8, r0, lsr #16]
    b960:	stmdavs	r2!, {r0, r1, r3, r5, r9, fp, sp, lr}^
    b964:	stmib	r4, {r0, r3, r5, r6, r9, fp, sp, lr}^
    b968:	rsbvs	r7, ip, #0, 2
    b96c:	bcs	1d1c4 <change_letter@@Base+0x220>
    b970:			; <UNDEFINED> instruction: 0xb113d1f3
    b974:	stceq	8, cr15, [r8], {86}	; 0x56
    b978:	stmdb	r6, {r3, r4, r7, r8, r9, sl, lr}^
    b97c:			; <UNDEFINED> instruction: 0xf1067702
    b980:	stmdavs	sl!, {r3, r8, r9}^
    b984:	ldmle	pc, {r1, r4, r5, r7, r9, lr}^	; <UNPREDICTABLE>
    b988:	stmib	r5, {r8, r9, sp}^
    b98c:	ldcllt	3, cr3, [r8, #12]!
    b990:	ldrblt	r6, [r0, #-2562]!	; 0xfffff5fe
    b994:	ldmib	r0, {r1, r2, r9, sl, lr}^
    b998:			; <UNDEFINED> instruction: 0xb1ba5300
    b99c:			; <UNDEFINED> instruction: 0xb1aa6902
    b9a0:	movwle	r4, #12957	; 0x329d
    b9a4:	strcc	lr, [r8, #-32]	; 0xffffffe0
    b9a8:	stmdble	lr, {r0, r1, r3, r5, r7, r9, lr}
    b9ac:	stmdacs	r0, {r3, r5, fp, sp, lr}
    b9b0:			; <UNDEFINED> instruction: 0x462cd0f9
    b9b4:	stmdavs	r0!, {sp, lr, pc}
    b9b8:			; <UNDEFINED> instruction: 0x47986a33
    b9bc:	stccs	8, cr6, [r0], {100}	; 0x64
    b9c0:	ldmdavs	r3!, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
    b9c4:	adcmi	r3, fp, #8, 10	; 0x2000000
    b9c8:	ldmdavs	r5!, {r4, r5, r6, r7, fp, ip, lr, pc}
    b9cc:	andle	r4, fp, #-805306359	; 0xd0000009
    b9d0:	teqlt	r0, r8, ror #16
    b9d4:			; <UNDEFINED> instruction: 0xf7f66844
    b9d8:			; <UNDEFINED> instruction: 0x4620ed10
    b9dc:	mvnsle	r2, r0, lsl #24
    b9e0:	strcc	r6, [r8, #-2163]	; 0xfffff78d
    b9e4:	ldmle	r3!, {r0, r1, r3, r5, r7, r9, lr}^
    b9e8:			; <UNDEFINED> instruction: 0xb1286a70
    b9ec:			; <UNDEFINED> instruction: 0xf7f66844
    b9f0:	strtmi	lr, [r0], -r4, lsl #26
    b9f4:	mvnsle	r2, r0, lsl #24
    b9f8:			; <UNDEFINED> instruction: 0xf7f66830
    b9fc:			; <UNDEFINED> instruction: 0x4630ecfe
    ba00:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    ba04:	ldcllt	7, cr15, [r6], #984	; 0x3d8
    ba08:	bmi	109e714 <rpl_re_syntax_options@@Base+0x106d06c>
    ba0c:	ldrbtmi	lr, [r0], sp, lsr #18
    ba10:	addlt	r4, pc, fp, ror r4	; <UNPREDICTABLE>
    ba14:	strmi	r6, [r5], -r6, asr #18
    ba18:	ldmpl	pc, {r0, r8, ip, pc}	; <UNPREDICTABLE>
    ba1c:	ldmdavs	sl!, {r0, r1, r4, r5, sl, fp, ip, sp, lr}
    ba20:	ldmiblt	r3, {r0, r2, r3, r9, ip, pc}
    ba24:	bne	fe447248 <rpl_re_syntax_options@@Base+0xfe415ba0>
    ba28:	bvs	c7188 <rpl_re_syntax_options@@Base+0x95ae0>
    ba2c:	bvs	1a07514 <rpl_re_syntax_options@@Base+0x19d5e6c>
    ba30:	bvc	dc70b4 <rpl_re_syntax_options@@Base+0xd95a0c>
    ba34:	bvc	9c7554 <rpl_re_syntax_options@@Base+0x995eac>
    ba38:	bvc	ff207610 <rpl_re_syntax_options@@Base+0xff1d5f68>
    ba3c:	blx	447608 <rpl_re_syntax_options@@Base+0x415f60>
    ba40:			; <UNDEFINED> instruction: 0xeefcda13
    ba44:	vstr	s15, [sp, #924]	; 0x39c
    ba48:	stmdals	r1, {r0, r9, fp, ip, sp, lr}
    ba4c:	ldc2	7, cr15, [r4], {255}	; 0xff
    ba50:	strmi	r0, [r1], r3, lsl #31
    ba54:	strcs	fp, [r1], #-3860	; 0xfffff0ec
    ba58:			; <UNDEFINED> instruction: 0xf0102400
    ba5c:	svclt	0x00185f00
    ba60:	stmdacs	r0, {r0, sl, sp}
    ba64:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    ba68:	strcs	fp, [r0], #-324	; 0xfffffebc
    ba6c:	strtmi	r9, [r0], -sp, lsl #20
    ba70:	addsmi	r6, sl, #3866624	; 0x3b0000
    ba74:	andlt	sp, pc, r6, asr #2
    ba78:			; <UNDEFINED> instruction: 0x86f0e8bd
    ba7c:	addmi	r6, r3, #11206656	; 0xab0000
    ba80:	tstcs	r8, r0, lsr r0
    ba84:	mcrr	7, 15, pc, sl, cr6	; <UNPREDICTABLE>
    ba88:	stmdacs	r0, {r0, r1, ip, pc}
    ba8c:	stmibvs	fp!, {r0, r2, r3, r5, r6, r7, ip, lr, pc}^
    ba90:	stmib	sp, {r1, r5, r9, sl, lr}^
    ba94:			; <UNDEFINED> instruction: 0xf10d4406
    ba98:	stmibvs	ip!, {r2, r3, r9, fp}
    ba9c:	sbceq	lr, r9, r0, lsl #22
    baa0:	strtmi	r9, [r9], -sl, lsl #6
    baa4:	strls	r6, [r9], #-2667	; 0xfffff595
    baa8:	andls	r6, r4, ip, lsr #20
    baac:			; <UNDEFINED> instruction: 0xf8cd4650
    bab0:	stmib	sp, {r2, r4, ip, pc}^
    bab4:	strls	r4, [r8], -fp, lsl #6
    bab8:	stc2l	7, cr15, [r4], {255}	; 0xff
    babc:	ldmiblt	r8, {r2, r9, sl, lr}
    bac0:	andcs	r9, r1, #12, 22	; 0x3000
    bac4:			; <UNDEFINED> instruction: 0x46284651
    bac8:			; <UNDEFINED> instruction: 0xf7ff626b
    bacc:	ldrhlt	pc, [r8, #203]	; 0xcb	; <UNPREDICTABLE>
    bad0:			; <UNDEFINED> instruction: 0x46284651
    bad4:			; <UNDEFINED> instruction: 0xf7ff4622
    bad8:			; <UNDEFINED> instruction: 0xb1a8fcb5
    badc:			; <UNDEFINED> instruction: 0xf7f69803
    bae0:	strb	lr, [r3, ip, lsl #25]
    bae4:	strb	r2, [r1, r1, lsl #8]
    bae8:			; <UNDEFINED> instruction: 0xf7f66828
    baec:	ldmib	sp, {r1, r2, r7, sl, fp, sp, lr, pc}^
    baf0:	ldmib	sp, {r0, r1, ip, sp}^
    baf4:	eorvs	r1, fp, r5, lsl #4
    baf8:	stmib	r5, {r2, r3, r8, r9, fp, ip, pc}^
    bafc:	rscvs	r0, sl, r1, lsl #2
    bb00:	ldr	r6, [r3, fp, ror #4]!
    bb04:	stcl	7, cr15, [r8], {246}	; 0xf6
    bb08:	mcr	7, 5, pc, cr0, cr6, {7}	; <UNPREDICTABLE>
    bb0c:	svcmi	0x00800000
    bb10:	andeq	r3, r2, r8, lsl r3
    bb14:	andeq	r0, r0, r0, lsl #4
    bb18:	push	{r1, r3, r6, r8, r9, fp, lr}
    bb1c:			; <UNDEFINED> instruction: 0x461541f0
    bb20:	ldrbtmi	r4, [fp], #-2633	; 0xfffff5b7
    bb24:	ldmpl	lr, {r1, r7, ip, sp, pc}
    bb28:	movwls	r6, #6195	; 0x1833
    bb2c:			; <UNDEFINED> instruction: 0xf0002900
    bb30:	strbtmi	r8, [r8], r3, lsl #1
    bb34:	strbmi	r2, [r2], -r0, lsl #6
    bb38:	strmi	r4, [pc], -r4, lsl #12
    bb3c:	blx	ffa49b42 <rpl_re_syntax_options@@Base+0xffa1849a>
    bb40:	stfcsd	f3, [r0, #-320]	; 0xfffffec0
    bb44:	eorvs	sp, r8, ip, lsr #32
    bb48:	bls	53b50 <rpl_re_syntax_options@@Base+0x224a8>
    bb4c:	addsmi	r6, sl, #3342336	; 0x330000
    bb50:	andlt	sp, r2, r4, ror r1
    bb54:	ldrhhi	lr, [r0, #141]!	; 0x8d
    bb58:	bvc	c72b0 <rpl_re_syntax_options@@Base+0x95c08>
    bb5c:	vcvt.f16.u32	s13, s7
    bb60:	vldr	s14, [r3, #412]	; 0x19c
    bb64:	vmul.f32	s15, s14, s4
    bb68:	vldr	s14, [r4, #540]	; 0x21c
    bb6c:	vmov.f32	s14, #131	; 0xc0180000 -2.375
    bb70:	vcmp.f32	s14, s14
    bb74:	vsqrt.f32	s15, s15
    bb78:			; <UNDEFINED> instruction: 0xdc13fa10
    bb7c:	stmdavs	fp!, {r8, sl, fp, ip, pc}
    bb80:	eorsle	r2, r5, r0, lsl #22
    bb84:	blcs	26518 <quoting_style_vals@@Base+0x8a54>
    bb88:	ldmdavs	sl, {r0, r1, r3, r4, r5, ip, lr, pc}^
    bb8c:	stmdavs	r9!, {r1, r5, r6, r9, sp, lr}^
    bb90:	stmdbvs	r2!, {r0, sp}
    bb94:	subsvs	r6, r9, pc, lsl r0
    bb98:	rsbvs	r4, fp, r2, lsl #8
    bb9c:	ldrb	r6, [r4, r2, lsr #2]
    bba0:	ldrb	r4, [r2, r8, lsr #12]
    bba4:	andseq	pc, r4, r4, lsl #2
    bba8:	stc2	7, cr15, [r0], {255}	; 0xff
    bbac:	bvc	c7304 <rpl_re_syntax_options@@Base+0x95c5c>
    bbb0:	vldr.16	s12, [r4, #198]	; 0xc6
    bbb4:	vmov.f32	s15, #131	; 0xc0180000 -2.375
    bbb8:	vldr	s15, [r3, #412]	; 0x19c
    bbbc:	vmul.f32	s12, s12, s4
    bbc0:			; <UNDEFINED> instruction: 0xeeb86aa7
    bbc4:	vcmp.f32	s14, s14
    bbc8:	vsqrt.f32	s15, s12
    bbcc:	vldrle	s31, [r5, #64]	; 0x40
    bbd0:	bvc	107224 <rpl_re_syntax_options@@Base+0xd5b7c>
    bbd4:	mcr	12, 3, r7, cr7, cr11, {0}
    bbd8:	biclt	r7, fp, r7, lsl #21
    bbdc:	bvc	647260 <rpl_re_syntax_options@@Base+0x615bb8>
    bbe0:	bvc	ff2077b8 <rpl_re_syntax_options@@Base+0xff1d6110>
    bbe4:	blx	4477b0 <rpl_re_syntax_options@@Base+0x416108>
    bbe8:			; <UNDEFINED> instruction: 0xf04fdb15
    bbec:			; <UNDEFINED> instruction: 0xe7ac30ff
    bbf0:	andcs	r6, r1, r2, lsr #18
    bbf4:	eorvs	r6, pc, r3, ror #17
    bbf8:	strmi	r4, [r3], #-1026	; 0xfffffbfe
    bbfc:	rscvs	r6, r3, r2, lsr #2
    bc00:	andcs	lr, r8, r3, lsr #15
    bc04:	ldcl	7, cr15, [r4], #984	; 0x3d8
    bc08:	stmdacs	r0, {r0, r1, r9, sl, lr}
    bc0c:	ldr	sp, [lr, sp, ror #1]!
    bc10:	bvc	fe9c75b4 <rpl_re_syntax_options@@Base+0xfe995f0c>
    bc14:	cdp	7, 15, cr14, cr12, cr2, {7}
    bc18:	strtmi	r7, [r0], -r7, ror #21
    bc1c:	bne	fe447480 <rpl_re_syntax_options@@Base+0xfe415dd8>
    bc20:	mrc2	7, 7, pc, cr2, cr15, {7}
    bc24:	rscle	r2, r0, r0, lsl #16
    bc28:	movwcs	r4, #1602	; 0x642
    bc2c:			; <UNDEFINED> instruction: 0x46204639
    bc30:	blx	1bc9c36 <rpl_re_syntax_options@@Base+0x1b9858e>
    bc34:	adcle	r2, r1, r0, lsl #16
    bc38:	mcr	7, 0, pc, cr8, cr6, {7}	; <UNPREDICTABLE>
    bc3c:	stc	7, cr15, [ip], #-984	; 0xfffffc28
    bc40:	svcmi	0x00800000
    bc44:	andeq	r3, r2, r6, lsl #4
    bc48:	andeq	r0, r0, r0, lsl #4
    bc4c:	ldrlt	r4, [r0, #-2829]!	; 0xfffff4f3
    bc50:	cfstrsmi	mvf4, [sp], {123}	; 0x7b
    bc54:	strmi	fp, [sp], -r3, lsl #1
    bc58:	ldmdbpl	ip, {r1, r3, r5, r6, r9, sl, lr}
    bc5c:	movwls	r6, #6179	; 0x1823
    bc60:			; <UNDEFINED> instruction: 0xff5af7ff
    bc64:	svclt	0x00081c43
    bc68:	andle	r2, r1, r0
    bc6c:	stmdals	r0, {r4, r5, r8, fp, ip, sp, pc}
    bc70:	stmdavs	r3!, {r0, r9, fp, ip, pc}
    bc74:			; <UNDEFINED> instruction: 0xd103429a
    bc78:	ldclt	0, cr11, [r0, #-12]!
    bc7c:	ldrb	r4, [r7, r8, lsr #12]!
    bc80:	stc	7, cr15, [sl], {246}	; 0xf6
    bc84:	ldrdeq	r3, [r2], -r8
    bc88:	andeq	r0, r0, r0, lsl #4
    bc8c:	strdlt	fp, [r3], r0
    bc90:	movwcs	r4, #7218	; 0x1c32
    bc94:			; <UNDEFINED> instruction: 0x466a4e32
    bc98:			; <UNDEFINED> instruction: 0x4605447c
    bc9c:	stmdavs	r6!, {r2, r5, r7, r8, fp, ip, lr}
    bca0:			; <UNDEFINED> instruction: 0xf7ff9601
    bca4:			; <UNDEFINED> instruction: 0x4606fb35
    bca8:	bls	38150 <rpl_re_syntax_options@@Base+0x6aa8>
    bcac:	ldmdavs	r2, {r0, r1, r3, r5, r8, fp, sp, lr}
    bcb0:			; <UNDEFINED> instruction: 0x612b3b01
    bcb4:	bls	78184 <rpl_re_syntax_options@@Base+0x46adc>
    bcb8:	stmdavs	r3!, {r4, r5, r9, sl, lr}
    bcbc:			; <UNDEFINED> instruction: 0xd14a429a
    bcc0:	ldcllt	0, cr11, [r0, #12]!
    bcc4:	bvc	c7420 <rpl_re_syntax_options@@Base+0x95d78>
    bcc8:	stmiavs	fp!, {r1, r3, r5, r6, r8, fp, sp, lr}^
    bccc:	bvc	1a077b4 <rpl_re_syntax_options@@Base+0x19d610c>
    bcd0:	vldr	d19, [r2, #4]
    bcd4:	rscvs	r7, fp, r0, lsl #20
    bcd8:	bvc	a0757c <rpl_re_syntax_options@@Base+0x9d5ed4>
    bcdc:	bcc	fe447500 <rpl_re_syntax_options@@Base+0xfe415e58>
    bce0:	bvc	1a078c8 <rpl_re_syntax_options@@Base+0x19d6220>
    bce4:	bvc	ff2078bc <rpl_re_syntax_options@@Base+0xff1d6214>
    bce8:	blx	4478b4 <rpl_re_syntax_options@@Base+0x41620c>
    bcec:			; <UNDEFINED> instruction: 0xf105d5e3
    bcf0:			; <UNDEFINED> instruction: 0xf7ff0014
    bcf4:	vldr	d31, [r5, #364]	; 0x16c
    bcf8:	stmdbvs	fp!, {r1, r9, fp, ip, sp, lr}^
    bcfc:	bvs	107458 <rpl_re_syntax_options@@Base+0xd5db0>
    bd00:	bvc	1a078e8 <rpl_re_syntax_options@@Base+0x19d6240>
    bd04:	bvc	47358 <rpl_re_syntax_options@@Base+0x15cb0>
    bd08:	bvc	fe2075ac <rpl_re_syntax_options@@Base+0xfe1d5f04>
    bd0c:	bvs	19c78f4 <rpl_re_syntax_options@@Base+0x199624c>
    bd10:	bvs	ff2078e8 <rpl_re_syntax_options@@Base+0xff1d6240>
    bd14:	blx	4478e0 <rpl_re_syntax_options@@Base+0x416238>
    bd18:	cfldr32	mvfx13, [r3, #820]	; 0x334
    bd1c:			; <UNDEFINED> instruction: 0x7c1a7a01
    bd20:	bvc	fe2076c4 <rpl_re_syntax_options@@Base+0xfe1d601c>
    bd24:	vldr.16	s22, [r3, #52]	; 0x34
    bd28:	vmul.f32	s15, s14, s4
    bd2c:	strtmi	r7, [r8], -r7, lsl #21
    bd30:	bvc	ffa07928 <rpl_re_syntax_options@@Base+0xff9d6280>
    bd34:	bne	fe447598 <rpl_re_syntax_options@@Base+0xfe415ef0>
    bd38:	mcr2	7, 3, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    bd3c:			; <UNDEFINED> instruction: 0xd1ba2800
    bd40:			; <UNDEFINED> instruction: 0xb1286a68
    bd44:			; <UNDEFINED> instruction: 0xf7f66847
    bd48:			; <UNDEFINED> instruction: 0x4638eb58
    bd4c:	mvnsle	r2, r0, lsl #30
    bd50:	rsbvs	r2, fp, #0, 6
    bd54:			; <UNDEFINED> instruction: 0xf7f6e7af
    bd58:	svclt	0x0000eba0
    bd5c:	muleq	r2, r0, r0
    bd60:	andeq	r0, r0, r0, lsl #4
    bd64:			; <UNDEFINED> instruction: 0x4604b510
    bd68:	bl	b49d48 <rpl_re_syntax_options@@Base+0xb186a0>
    bd6c:	blle	15d74 <sigaltstack@plt+0x134ec>
    bd70:			; <UNDEFINED> instruction: 0x4620bd10
    bd74:	bl	fed49d54 <rpl_re_syntax_options@@Base+0xfed186ac>
    bd78:			; <UNDEFINED> instruction: 0xf080fab0
    bd7c:	vldrlt.16	s0, [r0, #-128]	; 0xffffff80	; <UNPREDICTABLE>
    bd80:			; <UNDEFINED> instruction: 0x460bb538
    bd84:	strmi	r6, [ip], -sl, asr #16
    bd88:	blne	449edc <rpl_re_syntax_options@@Base+0x418834>
    bd8c:	addsmi	r4, r9, #5242880	; 0x500000
    bd90:	andvs	fp, r1, r8, lsl pc
    bd94:	bvc	8ffdb4 <rpl_re_syntax_options@@Base+0x8ce70c>
    bd98:	eorvc	r6, fp, #106	; 0x6a
    bd9c:	stmiavs	r3!, {r0, r1, r3, r8, ip, sp, pc}^
    bda0:	ldclt	0, cr6, [r8, #-940]!	; 0xfffffc54
    bda4:	tsteq	r0, #0, 2	; <UNPREDICTABLE>
    bda8:			; <UNDEFINED> instruction: 0xf7f64618
    bdac:	stmdavs	r2!, {r2, r3, r4, r5, r8, r9, fp, sp, lr, pc}^
    bdb0:	ldrb	r6, [r0, r8, lsr #32]!
    bdb4:	stmdbeq	r2, {r0, r2, r8, r9, fp, lr}^
    bdb8:	andseq	pc, pc, r0
    bdbc:			; <UNDEFINED> instruction: 0xf853447b
    bdc0:	blx	8d7e50 <rpl_re_syntax_options@@Base+0x8a67a8>
    bdc4:			; <UNDEFINED> instruction: 0xf000f000
    bdc8:	ldrbmi	r0, [r0, -r1]!
    bdcc:	andeq	r1, r1, ip, lsl r5
    bdd0:	adcscs	fp, r3, #8, 10	; 0x2000000
    bdd4:	stmdbmi	r4, {r0, r1, r8, r9, fp, lr}
    bdd8:	ldrbtmi	r4, [fp], #-2052	; 0xfffff7fc
    bddc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    bde0:	stcl	7, cr15, [ip, #-984]	; 0xfffffc28
    bde4:	andeq	r1, r1, lr, lsl r5
    bde8:	muleq	r1, ip, r3
    bdec:	ldrdeq	r1, [r1], -r6
    bdf0:	svcmi	0x00f0e92d
    bdf4:			; <UNDEFINED> instruction: 0xf8dfb0a1
    bdf8:	addmi	r6, r8, #60, 8	; 0x3c000000
    bdfc:	ldrtcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    be00:	ldmpl	r3!, {r1, r2, r3, r4, r5, r6, sl, lr}^
    be04:	ldmdavs	fp, {r0, r8, r9, ip, pc}
    be08:			; <UNDEFINED> instruction: 0xf000931f
    be0c:	strmi	r8, [r4], -sl, ror #2
    be10:			; <UNDEFINED> instruction: 0xf7f6460d
    be14:	stmdacs	r1, {r2, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    be18:	adchi	pc, r2, r0, asr #4
    be1c:			; <UNDEFINED> instruction: 0xf10daf04
    be20:	movwcs	r0, #2120	; 0x848
    be24:	rsbsvs	r9, fp, r2, lsl r3
    be28:			; <UNDEFINED> instruction: 0xf88d4699
    be2c:			; <UNDEFINED> instruction: 0xf10d3050
    be30:			; <UNDEFINED> instruction: 0xf88d0b28
    be34:	movwls	r3, #16396	; 0x400c
    be38:	andscc	pc, r8, sp, lsl #17
    be3c:	subcc	pc, r4, sp, lsl #17
    be40:	andcc	pc, r4, r8, asr #17
    be44:	mulcc	ip, sp, r8
    be48:	strcs	r9, [r1, #-1301]	; 0xfffffaeb
    be4c:	blcs	30e70 <quote_quoting_options@@Base+0x1e14>
    be50:	bmi	ffec03b4 <rpl_re_syntax_options@@Base+0xffe8ed0c>
    be54:	ldmpl	r1!, {r0, r1, r5, fp, ip, sp, lr}
    be58:	andseq	pc, pc, #3
    be5c:			; <UNDEFINED> instruction: 0xf851095b
    be60:	sbcsmi	r3, r3, r3, lsr #32
    be64:			; <UNDEFINED> instruction: 0xf14007da
    be68:	strls	r8, [r8, #-251]	; 0xffffff05
    be6c:			; <UNDEFINED> instruction: 0xf88d7824
    be70:			; <UNDEFINED> instruction: 0xf88d5024
    be74:	strls	r5, [sl], #-24	; 0xffffffe8
    be78:			; <UNDEFINED> instruction: 0xf0002c00
    be7c:			; <UNDEFINED> instruction: 0xf89d8145
    be80:	blcs	17fc8 <sigaltstack@plt+0x15740>
    be84:	rschi	pc, r5, r0, asr #32
    be88:	umaalcc	pc, r4, sp, r8	; <UNPREDICTABLE>
    be8c:	blcs	32ee8 <rpl_re_syntax_options@@Base+0x1840>
    be90:	addshi	pc, r9, r0, asr #32
    be94:	stmdavc	r3!, {r0, r3, r5, r6, r7, r9, fp, lr}
    be98:			; <UNDEFINED> instruction: 0xf00358b1
    be9c:	ldmdbeq	fp, {r0, r1, r2, r3, r4, r9}^
    bea0:	eorcc	pc, r3, r1, asr r8	; <UNPREDICTABLE>
    bea4:			; <UNDEFINED> instruction: 0x07d840d3
    bea8:	addhi	pc, r5, r0, asr #2
    beac:	stmdavc	r0!, {r1, r2, r4, r8, sl, ip, pc}
    beb0:	subspl	pc, ip, sp, lsl #17
    beb4:	subspl	pc, r0, sp, lsl #17
    beb8:	andsls	r4, r8, r2, lsl #13
    bebc:	svceq	0x0000f1ba
    bec0:	orrhi	pc, r8, r0
    bec4:	mlacs	r4, sp, r8, pc	; <UNPREDICTABLE>
    bec8:			; <UNDEFINED> instruction: 0xf0002a00
    becc:	stmdals	sl, {r1, r4, r8, pc}
    bed0:	b	fed49eb0 <rpl_re_syntax_options@@Base+0xfed18808>
    bed4:	ldrbmi	r4, [r0], -r4, lsl #12
    bed8:	b	fec49eb8 <rpl_re_syntax_options@@Base+0xfec18810>
    bedc:	stmdacs	r0, {r5, r9, fp, ip}
    bee0:	ldmib	sp, {r5, r6, r8, ip, lr, pc}^
    bee4:	ldmib	sp, {r0, r2, r4, r9, ip, sp}^
    bee8:	ldrmi	r4, [r3], #-263	; 0xfffffef9
    beec:			; <UNDEFINED> instruction: 0xf89d9315
    bef0:	strmi	r3, [ip], #-12
    bef4:	andseq	pc, r8, sp, lsl #17
    bef8:	subseq	pc, r0, sp, lsl #17
    befc:	blcs	30f20 <quote_quoting_options@@Base+0x1ec4>
    bf00:			; <UNDEFINED> instruction: 0xf7f6d0a7
    bf04:			; <UNDEFINED> instruction: 0x4601eb3c
    bf08:			; <UNDEFINED> instruction: 0xf0014620
    bf0c:	ldrtmi	pc, [fp], -sp, asr #29	; <UNPREDICTABLE>
    bf10:	strmi	r4, [r2], -r1, lsr #12
    bf14:			; <UNDEFINED> instruction: 0xf0024658
    bf18:	mcrrne	12, 0, pc, r3, cr9	; <UNPREDICTABLE>
    bf1c:	svclt	0x00029008
    bf20:	eorls	pc, r4, sp, lsl #17
    bf24:			; <UNDEFINED> instruction: 0xf88d9508
    bf28:	adcle	r5, r8, r8, lsl r0
    bf2c:			; <UNDEFINED> instruction: 0xf0001c84
    bf30:	stcls	0, cr8, [sl], {160}	; 0xa0
    bf34:	blls	1fa45c <rpl_re_syntax_options@@Base+0x1c8db4>
    bf38:	ldmdavc	fp, {r3, r8, sl, ip, pc}
    bf3c:			; <UNDEFINED> instruction: 0xf0402b00
    bf40:	stflsd	f0, [sl], {110}	; 0x6e
    bf44:			; <UNDEFINED> instruction: 0xf0402c00
    bf48:			; <UNDEFINED> instruction: 0x46388173
    bf4c:	eorpl	pc, r4, sp, lsl #17
    bf50:	b	1ec9f30 <rpl_re_syntax_options@@Base+0x1e98888>
    bf54:			; <UNDEFINED> instruction: 0xf88db108
    bf58:			; <UNDEFINED> instruction: 0xf88d900c
    bf5c:	usada8	fp, r8, r0, r5
    bf60:	bl	fe249f40 <rpl_re_syntax_options@@Base+0xfe218898>
    bf64:	cdpne	12, 6, cr3, cr14, cr1, {0}
    bf68:	ldrdhi	pc, [r0], -r0
    bf6c:	svcpl	0x0001f814
    bf70:			; <UNDEFINED> instruction: 0xf838b22f
    bf74:	ldrbeq	r3, [sl, #23]
    bf78:			; <UNDEFINED> instruction: 0xf7f6d504
    bf7c:	stmdavs	r3, {r1, r2, r3, r4, r6, r8, r9, fp, sp, lr, pc}
    bf80:	eorpl	pc, r7, r3, lsl r8	; <UNPREDICTABLE>
    bf84:	svceq	0x0001f816
    bf88:			; <UNDEFINED> instruction: 0xf838b207
    bf8c:	ldrbeq	r3, [fp, #23]
    bf90:			; <UNDEFINED> instruction: 0xf7f6d504
    bf94:	stmdavs	r3, {r1, r4, r6, r8, r9, fp, sp, lr, pc}
    bf98:	eoreq	pc, r7, r3, lsl r8	; <UNPREDICTABLE>
    bf9c:	addmi	fp, r5, #1073741827	; 0x40000003
    bfa0:	bne	a40338 <rpl_re_syntax_options@@Base+0xa0ec90>
    bfa4:	bls	7f2bb0 <rpl_re_syntax_options@@Base+0x7c1508>
    bfa8:	addsmi	r6, sl, #1769472	; 0x1b0000
    bfac:	teqhi	r5, r0, asr #32	; <UNPREDICTABLE>
    bfb0:	pop	{r0, r5, ip, sp, pc}
    bfb4:			; <UNDEFINED> instruction: 0x46408ff0
    bfb8:	b	11c9f98 <rpl_re_syntax_options@@Base+0x11988f0>
    bfbc:			; <UNDEFINED> instruction: 0xf0002800
    bfc0:			; <UNDEFINED> instruction: 0xf88d8123
    bfc4:			; <UNDEFINED> instruction: 0xf7f65044
    bfc8:			; <UNDEFINED> instruction: 0x4601eada
    bfcc:			; <UNDEFINED> instruction: 0xf0014620
    bfd0:	strtmi	pc, [r1], -fp, ror #28
    bfd4:	strmi	r4, [r2], -r3, asr #12
    bfd8:			; <UNDEFINED> instruction: 0xf002a818
    bfdc:	mcrrne	11, 10, pc, r1, cr7	; <UNPREDICTABLE>
    bfe0:	svclt	0x00029016
    bfe4:	subsls	pc, ip, sp, lsl #17
    bfe8:			; <UNDEFINED> instruction: 0xf88d9516
    bfec:	eorle	r5, r3, r0, asr r0
    bff0:	andsle	r1, r9, r2, lsl #25
    bff4:	ldrdge	pc, [r0], #-141	; 0xffffff73	; <UNPREDICTABLE>
    bff8:	blls	57a560 <rpl_re_syntax_options@@Base+0x548eb8>
    bffc:	ldmdavc	fp, {r1, r2, r4, r8, sl, ip, pc}
    c000:			; <UNDEFINED> instruction: 0xf0402b00
    c004:			; <UNDEFINED> instruction: 0xf8dd810c
    c008:			; <UNDEFINED> instruction: 0xf1baa060
    c00c:			; <UNDEFINED> instruction: 0xf0400f00
    c010:	strbmi	r8, [r0], -pc, lsl #2
    c014:	subspl	pc, ip, sp, lsl #17
    c018:	b	5c9ff8 <rpl_re_syntax_options@@Base+0x598950>
    c01c:			; <UNDEFINED> instruction: 0xf88db108
    c020:			; <UNDEFINED> instruction: 0xf88d9044
    c024:	smlsld	r5, r9, r0, r0
    c028:			; <UNDEFINED> instruction: 0xf7f69815
    c02c:			; <UNDEFINED> instruction: 0xf88deb36
    c030:			; <UNDEFINED> instruction: 0xf88d905c
    c034:	andsls	r5, r6, r0, asr r0
    c038:	mlacc	r4, sp, r8, pc	; <UNPREDICTABLE>
    c03c:	cmnle	r0, r0, lsl #22
    c040:	blls	5b2868 <rpl_re_syntax_options@@Base+0x5811c0>
    c044:	addsmi	r9, sl, #458752	; 0x70000
    c048:	cmple	ip, r5, lsl r9
    c04c:	b	44a02c <rpl_re_syntax_options@@Base+0x418984>
    c050:			; <UNDEFINED> instruction: 0xf89de745
    c054:			; <UNDEFINED> instruction: 0xf8dd305c
    c058:	blcs	341e0 <rpl_re_syntax_options@@Base+0x2b38>
    c05c:	str	sp, [sp, -ip, ror #1]!
    c060:			; <UNDEFINED> instruction: 0xf7f64638
    c064:	stmdacs	r0, {r1, r4, r5, r6, r7, r8, fp, sp, lr, pc}
    c068:	sbchi	pc, lr, r0
    c06c:	andpl	pc, ip, sp, lsl #17
    c070:	stmdals	r7, {r0, r1, r2, r6, r8, r9, sl, sp, lr, pc}
    c074:	bl	44a054 <rpl_re_syntax_options@@Base+0x4189ac>
    c078:	eorls	pc, r4, sp, lsl #17
    c07c:	andspl	pc, r8, sp, lsl #17
    c080:	ldrbt	r9, [ip], r8
    c084:			; <UNDEFINED> instruction: 0xf7f64640
    c088:	stmdacs	r0, {r5, r6, r7, r8, fp, sp, lr, pc}
    c08c:	adcshi	pc, ip, r0
    c090:			; <UNDEFINED> instruction: 0xf88d2301
    c094:			; <UNDEFINED> instruction: 0xf7f63044
    c098:			; <UNDEFINED> instruction: 0x4601ea72
    c09c:			; <UNDEFINED> instruction: 0xf0014620
    c0a0:	strbmi	pc, [r3], -r3, lsl #28	; <UNPREDICTABLE>
    c0a4:	strmi	r4, [r2], -r1, lsr #12
    c0a8:			; <UNDEFINED> instruction: 0xf002a818
    c0ac:	fstmiaxne	r3, {d15-d45}	;@ Deprecated
    c0b0:	blcs	70110 <rpl_re_syntax_options@@Base+0x3ea68>
    c0b4:			; <UNDEFINED> instruction: 0xf8ddd925
    c0b8:	stmdblt	r0!, {r5, r6, sp, pc}^
    c0bc:	andcs	r9, r1, #21504	; 0x5400
    c0c0:	ldmdavc	fp, {r1, r2, r4, r9, ip, pc}
    c0c4:			; <UNDEFINED> instruction: 0xf0402b00
    c0c8:			; <UNDEFINED> instruction: 0xf8dd80aa
    c0cc:			; <UNDEFINED> instruction: 0xf1baa060
    c0d0:			; <UNDEFINED> instruction: 0xf0400f00
    c0d4:	andcs	r8, r1, #173	; 0xad
    c0d8:	subscs	pc, ip, sp, lsl #17
    c0dc:	svceq	0x0000f1ba
    c0e0:	andcs	sp, r0, pc, lsl #2
    c0e4:			; <UNDEFINED> instruction: 0xf080e75e
    c0e8:			; <UNDEFINED> instruction: 0xf7f68088
    c0ec:	stmdacs	r0, {r1, r6, r7, r8, fp, sp, lr, pc}
    c0f0:	andcs	sp, r1, r7, lsl #26
    c0f4:			; <UNDEFINED> instruction: 0xf89de756
    c0f8:			; <UNDEFINED> instruction: 0xf8dd305c
    c0fc:	blcs	34284 <rpl_re_syntax_options@@Base+0x2bdc>
    c100:			; <UNDEFINED> instruction: 0xf04fd1ec
    c104:			; <UNDEFINED> instruction: 0xe74d30ff
    c108:	mulscc	r8, sp, r8
    c10c:	cmple	r0, r0, lsl #22
    c110:	mulcc	ip, sp, r8
    c114:	ldmiblt	r3, {r0, r1, r2, sl, fp, ip, pc}
    c118:	stmdavc	r3!, {r3, r6, r9, fp, lr}
    c11c:			; <UNDEFINED> instruction: 0xf00358b1
    c120:	ldmdbeq	fp, {r0, r1, r2, r3, r4, r9}^
    c124:	eorcc	pc, r3, r1, asr r8	; <UNPREDICTABLE>
    c128:			; <UNDEFINED> instruction: 0x07db40d3
    c12c:			; <UNDEFINED> instruction: 0x4638d45c
    c130:	stmib	sl, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c134:	rsble	r2, r7, r0, lsl #16
    c138:			; <UNDEFINED> instruction: 0xf88d2301
    c13c:			; <UNDEFINED> instruction: 0xf7f6300c
    c140:			; <UNDEFINED> instruction: 0x4601ea1e
    c144:			; <UNDEFINED> instruction: 0xf0014620
    c148:	ldrtmi	pc, [fp], -pc, lsr #27	; <UNPREDICTABLE>
    c14c:	strmi	r4, [r2], -r1, lsr #12
    c150:			; <UNDEFINED> instruction: 0xf002a80a
    c154:	mcrrne	10, 14, pc, r5, cr11	; <UNPREDICTABLE>
    c158:	sbcle	r9, sl, r8
    c15c:	sbcle	r1, r8, r4, lsl #25
    c160:	stmdblt	r0, {r1, r3, sl, fp, ip, pc}^
    c164:	andcs	r9, r1, #7168	; 0x1c00
    c168:	ldmdavc	fp, {r3, r9, ip, pc}
    c16c:	cmple	r6, r0, lsl #22
    c170:	stccs	12, cr9, [r0], {10}
    c174:			; <UNDEFINED> instruction: 0x4638d15c
    c178:			; <UNDEFINED> instruction: 0xf88d2501
    c17c:			; <UNDEFINED> instruction: 0xf7f65024
    c180:			; <UNDEFINED> instruction: 0xf88de964
    c184:	tstlt	r0, r8, lsl r0
    c188:			; <UNDEFINED> instruction: 0xf88d2300
    c18c:	stccs	0, cr3, [r0], {12}
    c190:			; <UNDEFINED> instruction: 0xf89dd1af
    c194:	blcs	182dc <sigaltstack@plt+0x15a54>
    c198:			; <UNDEFINED> instruction: 0xf89dd1ad
    c19c:	ldcls	0, cr3, [r5], {68}	; 0x44
    c1a0:			; <UNDEFINED> instruction: 0xf47f2b00
    c1a4:	bmi	977f8c <rpl_re_syntax_options@@Base+0x9468e4>
    c1a8:	ldmpl	r1!, {r0, r1, r5, fp, ip, sp, lr}
    c1ac:	andseq	pc, pc, #3
    c1b0:			; <UNDEFINED> instruction: 0xf851095b
    c1b4:	sbcsmi	r3, r3, r3, lsr #32
    c1b8:			; <UNDEFINED> instruction: 0xf57f07d9
    c1bc:	andcs	sl, r1, #396	; 0x18c
    c1c0:	stmdavc	r3!, {r1, r2, r4, r9, ip, pc}
    c1c4:	subscs	pc, ip, sp, lsl #17
    c1c8:			; <UNDEFINED> instruction: 0x469a9318
    c1cc:	svceq	0x0000f1ba
    c1d0:			; <UNDEFINED> instruction: 0xe786d197
    c1d4:	mulscc	r8, sp, r8
    c1d8:	addsle	r2, r9, r0, lsl #22
    c1dc:	mlacc	r4, sp, r8, pc	; <UNPREDICTABLE>
    c1e0:	addle	r2, r6, r0, lsl #22
    c1e4:	ldrb	r9, [r2, sl, lsl #24]
    c1e8:	movwls	r2, #33537	; 0x8301
    c1ec:			; <UNDEFINED> instruction: 0xf88d7824
    c1f0:			; <UNDEFINED> instruction: 0xf88d3024
    c1f4:	strls	r3, [sl], #-24	; 0xffffffe8
    c1f8:	ldrmi	lr, [sl], -r9, asr #15
    c1fc:	ldmdb	r8!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c200:			; <UNDEFINED> instruction: 0xf6bf2800
    c204:			; <UNDEFINED> instruction: 0xe77caf76
    c208:	addscs	r4, r6, #13312	; 0x3400
    c20c:	stmdami	lr, {r0, r2, r3, r8, fp, lr}
    c210:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    c214:			; <UNDEFINED> instruction: 0xf7f64478
    c218:			; <UNDEFINED> instruction: 0xf7f6eb32
    c21c:	blmi	30671c <rpl_re_syntax_options@@Base+0x2d5074>
    c220:	stmdbmi	fp, {r1, r4, r5, r7, r9, sp}
    c224:	ldrbtmi	r4, [fp], #-2059	; 0xfffff7f5
    c228:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    c22c:	bl	9ca20c <rpl_re_syntax_options@@Base+0x998b64>
    c230:	stc2l	7, cr15, [lr, #1020]	; 0x3fc
    c234:	andeq	r2, r2, r8, lsr #30
    c238:	andeq	r0, r0, r0, lsl #4
    c23c:	strdeq	r0, [r0], -r8
    c240:	andeq	r1, r1, r8, ror #1
    c244:	andeq	r0, r1, r6, ror #30
    c248:	andeq	r0, r1, r0, ror pc
    c24c:	ldrdeq	r1, [r1], -r2
    c250:	andeq	r0, r1, r0, asr pc
    c254:	andeq	r0, r1, r2, ror pc
    c258:			; <UNDEFINED> instruction: 0x4607b5f8
    c25c:			; <UNDEFINED> instruction: 0x4614b172
    c260:			; <UNDEFINED> instruction: 0xf7f6460e
    c264:	ldmdbne	r3!, {r1, r3, r5, r6, r7, r8, fp, sp, lr, pc}
    c268:			; <UNDEFINED> instruction: 0xf813193a
    c26c:	stmdavs	r4, {r0, r8, sl, fp, ip, lr}
    c270:			; <UNDEFINED> instruction: 0xf854429e
    c274:			; <UNDEFINED> instruction: 0xf8024025
    c278:	mvnsle	r4, r1, lsl #26
    c27c:	ldcllt	6, cr4, [r8, #224]!	; 0xe0
    c280:			; <UNDEFINED> instruction: 0x4607b5f8
    c284:			; <UNDEFINED> instruction: 0x4614b172
    c288:			; <UNDEFINED> instruction: 0xf7f6460e
    c28c:	ldmdbne	r3!, {r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    c290:			; <UNDEFINED> instruction: 0xf813193a
    c294:	stmdavs	r4, {r0, r8, sl, fp, ip, lr}
    c298:			; <UNDEFINED> instruction: 0xf854429e
    c29c:			; <UNDEFINED> instruction: 0xf8024025
    c2a0:	mvnsle	r4, r1, lsl #26
    c2a4:	ldcllt	6, cr4, [r8, #224]!	; 0xe0
    c2a8:	svcmi	0x00f0e92d
    c2ac:	sfmmi	f7, 1, [ip, #692]	; 0x2b4
    c2b0:	blmi	fe14a634 <rpl_re_syntax_options@@Base+0xfe118f8c>
    c2b4:	movwls	r4, #42526	; 0xa61e
    c2b8:	ldrbtmi	r4, [ip], #-1543	; 0xfffff9f9
    c2bc:			; <UNDEFINED> instruction: 0xf8df6a98
    c2c0:			; <UNDEFINED> instruction: 0x46925b7c
    c2c4:	ldmvs	r3!, {r0, r1, r5, r9, sl, lr}
    c2c8:	tstls	r5, fp
    c2cc:	movwls	r5, #26978	; 0x6962
    c2d0:	ldrtcc	pc, [r0], #2205	; 0x89d	; <UNPREDICTABLE>
    c2d4:	movwls	r9, #37383	; 0x9207
    c2d8:			; <UNDEFINED> instruction: 0xf8dd6813
    c2dc:			; <UNDEFINED> instruction: 0xf8cd24b4
    c2e0:	andls	r3, sp, #132, 8	; 0x84000000
    c2e4:	ldrtcs	pc, [r8], #2269	; 0x8dd	; <UNPREDICTABLE>
    c2e8:	stmdacs	r0, {r2, r3, r9, ip, pc}
    c2ec:	mrshi	pc, (UNDEF: 0)	; <UNPREDICTABLE>
    c2f0:	blcs	332f10 <rpl_re_syntax_options@@Base+0x301868>
    c2f4:	blcc	33c20c <rpl_re_syntax_options@@Base+0x30ab64>
    c2f8:	stcle	3, cr9, [r4], {6}
    c2fc:	blcs	32f1c <rpl_re_syntax_options@@Base+0x1874>
    c300:	movwcs	fp, #53000	; 0xcf08
    c304:			; <UNDEFINED> instruction: 0xf89a9306
    c308:	blcs	18310 <sigaltstack@plt+0x15a88>
    c30c:	ldrbhi	pc, [r2], -r0	; <UNPREDICTABLE>
    c310:	bleq	48454 <rpl_re_syntax_options@@Base+0x16dac>
    c314:	strbcc	pc, [r5], fp, asr #4	; <UNPREDICTABLE>
    c318:	ldmdbpl	pc, {r3, r6, r9, ip, sp, lr, pc}	; <UNPREDICTABLE>
    c31c:	strtne	pc, [r2], r9, asr #5
    c320:	stmibne	fp!, {r0, r2, r6, r7, r9, ip, sp, lr, pc}^
    c324:	ldrmi	pc, [r3, #578]	; 0x242
    c328:	strls	lr, [pc], -sp, asr #19
    c32c:	strbcs	pc, [r9, #-713]	; 0xfffffd37	; <UNPREDICTABLE>
    c330:	blcs	971770 <rpl_re_syntax_options@@Base+0x9400c8>
    c334:	bls	1803ec <rpl_re_syntax_options@@Base+0x14ed44>
    c338:	andeq	lr, fp, #165888	; 0x28800
    c33c:	ldmdble	r9, {r0, r9, fp, sp}
    c340:			; <UNDEFINED> instruction: 0xf807b10f
    c344:			; <UNDEFINED> instruction: 0xf10b3b01
    c348:			; <UNDEFINED> instruction: 0xf89a0b01
    c34c:			; <UNDEFINED> instruction: 0xf10a3001
    c350:	blcs	eb5c <sigaltstack@plt+0xc2d4>
    c354:	blls	180b10 <rpl_re_syntax_options@@Base+0x14f468>
    c358:	svclt	0x00182f00
    c35c:	svclt	0x001c2b00
    c360:	eorsvc	r2, fp, r0, lsl #6
    c364:			; <UNDEFINED> instruction: 0xf1b8e008
    c368:			; <UNDEFINED> instruction: 0xf0000f5f
    c36c:	addsmi	r8, r3, #126877696	; 0x7900000
    c370:	strhi	pc, [r0, #-192]!	; 0xffffff40
    c374:	bleq	484b8 <rpl_re_syntax_options@@Base+0x16e10>
    c378:	ldrbmi	r9, [r8], -r7, lsl #22
    c37c:	strcs	pc, [r4], #2269	; 0x8dd
    c380:	addsmi	r6, sl, #1769472	; 0x1b0000
    c384:	strbhi	pc, [r0, -r0, asr #32]!	; <UNPREDICTABLE>
    c388:	sfmmi	f7, 1, [ip, #52]	; 0x34
    c38c:	svchi	0x00f0e8bd
    c390:			; <UNDEFINED> instruction: 0xf04f9b09
    c394:	strbmi	r0, [r8], r0, lsl #18
    c398:			; <UNDEFINED> instruction: 0xf81a9308
    c39c:	ldccs	15, cr4, [r0], #-4
    c3a0:			; <UNDEFINED> instruction: 0xf0004626
    c3a4:	vhadd.s8	d8, d16, d19
    c3a8:	stccs	0, cr8, [r3], #-608	; 0xfffffda0
    c3ac:			; <UNDEFINED> instruction: 0xf04fbf08
    c3b0:	rscsle	r0, r2, r1, lsl #18
    c3b4:			; <UNDEFINED> instruction: 0xf0002c2d
    c3b8:			; <UNDEFINED> instruction: 0xf1a48099
    c3bc:	blcs	24d084 <rpl_re_syntax_options@@Base+0x21b9dc>
    c3c0:			; <UNDEFINED> instruction: 0xf04fbf88
    c3c4:	vqrshl.s8	<illegal reg q9.5>, <illegal reg q15.5>, q8
    c3c8:	mcrrcs	0, 9, r8, r5, cr13
    c3cc:	addshi	pc, r5, r0
    c3d0:	svclt	0x00182c4f
    c3d4:			; <UNDEFINED> instruction: 0xf0002600
    c3d8:	ldclcs	0, cr8, [sl], #-576	; 0xfffffdc0
    c3dc:	bicshi	pc, sl, r0, lsl #4
    c3e0:			; <UNDEFINED> instruction: 0xf014e8df
    c3e4:	bicseq	r0, r8, r3, lsl r4
    c3e8:	ldrsbeq	r0, [r8, #24]
    c3ec:	ldrsbeq	r0, [r8, #24]
    c3f0:	ldrsbeq	r0, [r8, #24]
    c3f4:	ldrsbeq	r0, [r8, #24]
    c3f8:	ldrsbeq	r0, [r8, #24]
    c3fc:	ldrsbeq	r0, [r8, #24]
    c400:	ldrsbeq	r0, [r8, #24]
    c404:	ldrsbeq	r0, [r8, #24]
    c408:	ldrsbeq	r0, [r8, #24]
    c40c:	ldrsbeq	r0, [r8, #24]
    c410:	ldrsbeq	r0, [r8, #24]
    c414:	ldrsbeq	r0, [r8, #24]
    c418:	ldrsbeq	r0, [r8, #24]
    c41c:	ldrsbeq	r0, [r8, #24]
    c420:	ldrsbeq	r0, [r8, #24]
    c424:	ldrsbeq	r0, [r8, #24]
    c428:	ldrsbeq	r0, [r8, #24]
    c42c:	strteq	r0, [r8], #-472	; 0xfffffe28
    c430:	ldrsbeq	r0, [r8, #24]
    c434:	ldrsbeq	r0, [r8, #24]
    c438:	ldrsbeq	r0, [r8, #24]
    c43c:	ldrsbeq	r0, [r8, #24]
    c440:	ldrsbeq	r0, [r8, #24]
    c444:	ldrsbeq	r0, [r8, #24]
    c448:	ldrsbeq	r0, [r8, #24]
    c44c:	ldrsbeq	r0, [r8, #24]
    c450:	ldrsbeq	r0, [r8, #24]
    c454:	ldrsbeq	r0, [r8, #24]
    c458:			; <UNDEFINED> instruction: 0x01d80592
    c45c:	ldrsbeq	r0, [r8, #24]
    c460:	ldrsbeq	r0, [r8, #24]
    c464:	ldrdeq	r0, [r8, -r8]
    c468:	ldreq	r0, [r6, #-1308]!	; 0xfffffae4
    c46c:	bicseq	r0, r8, sl, ror r3
    c470:	orreq	r0, r8, #67108866	; 0x4000002
    c474:	ldrbeq	r0, [sl], #-1106	; 0xfffffbae
    c478:	ldrsbeq	r0, [r8, #24]
    c47c:	streq	r0, [fp], #-472	; 0xfffffe28
    c480:	bicseq	r0, r8, r2, ror r5
    c484:	bicseq	r0, r8, r2, lsr #11
    c488:	rsceq	r0, sp, #-1879048182	; 0x9000000a
    c48c:	rscseq	r0, r5, #595591168	; 0x23800000
    c490:	cmpeq	sp, #136, 6	; 0x20000002
    c494:	movweq	r0, #28856	; 0x70b8
    c498:	bicseq	r0, r8, r5, lsr #6
    c49c:	ldrsbeq	r0, [r8, #24]
    c4a0:	ldrsbeq	r0, [r8, #24]
    c4a4:	ldrdeq	r0, [r8, -r8]
    c4a8:	adcseq	r0, r8, pc, asr #3
    c4ac:	rsbseq	r0, fp, #805306375	; 0x30000007
    c4b0:	orreq	r0, r8, #216, 2	; 0x36
    c4b4:	bicseq	r0, r8, pc, asr #3
    c4b8:	addseq	r0, lr, #140, 4	; 0xc0000008
    c4bc:	strbeq	r0, [r9, #-676]!	; 0xfffffd5c
    c4c0:	bicseq	r0, r8, r2, asr r2
    c4c4:	strbteq	r0, [r1], #-1406	; 0xfffffa82
    c4c8:	strheq	r0, [r4, #-11]
    c4cc:			; <UNDEFINED> instruction: 0x011b04f8
    c4d0:	strbeq	r0, [r0, #-472]!	; 0xfffffe28
    c4d4:	ldrheq	r0, [fp, r8]!
    c4d8:	lfmcs	f0, 2, [lr], {12}
    c4dc:	movwcs	fp, #7940	; 0x1f04
    c4e0:			; <UNDEFINED> instruction: 0xf43f9308
    c4e4:	mrrccs	15, 5, sl, pc, cr10	; <UNPREDICTABLE>
    c4e8:	svcge	0x0067f47f
    c4ec:	ldrb	r4, [r4, -r0, lsr #13]
    c4f0:	stmdbcc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    c4f4:	movwls	r4, #46203	; 0xb47b
    c4f8:			; <UNDEFINED> instruction: 0xf89ae6fa
    c4fc:			; <UNDEFINED> instruction: 0xf10a4001
    c500:	strb	r0, [sl, -r1, lsl #20]!
    c504:	sbcmi	pc, ip, ip, asr #12
    c508:	sbcmi	pc, ip, r0, asr #13
    c50c:	strcs	r2, [sl], -r0, lsl #10
    c510:	addmi	r4, r5, #87031808	; 0x5300000
    c514:	svcmi	0x0001f813
    c518:	eorseq	pc, r0, #164, 2	; 0x29
    c51c:			; <UNDEFINED> instruction: 0xf89adc0c
    c520:	andle	r1, r7, r0
    c524:			; <UNDEFINED> instruction: 0x469a3930
    c528:	strne	pc, [r5, #-2822]	; 0xfffff4fa
    c52c:	stmible	pc!, {r0, r3, r9, fp, sp}^	; <UNPREDICTABLE>
    c530:	strb	r4, [sl, -r6, lsr #12]
    c534:	ldmible	r5!, {r0, r1, r2, r4, r5, r8, fp, sp}^
    c538:	stmdale	r6, {r0, r3, r9, fp, sp}
    c53c:	svcmi	0x0002f81a
    c540:	strmi	pc, [r0, #-111]	; 0xffffff91
    c544:	eorseq	pc, r0, #164, 2	; 0x29
    c548:			; <UNDEFINED> instruction: 0x469ae7f0
    c54c:			; <UNDEFINED> instruction: 0xf06f4626
    c550:	ldr	r4, [sl, -r0, lsl #10]!
    c554:			; <UNDEFINED> instruction: 0xf0002e4f
    c558:	movwcs	r8, #285	; 0x11d
    c55c:	bge	7f11ac <rpl_re_syntax_options@@Base+0x7bfb04>
    c560:	msrpl	CPSR_, #536870916	; 0x20000004
    c564:	rsbseq	pc, lr, sp, lsl #2
    c568:	mcrcs	0, 0, r8, cr0, cr3, {0}
    c56c:	strbthi	pc, [lr], -r0, asr #32	; <UNPREDICTABLE>
    c570:	vst4.8	{d23-d26}, [pc], r4
    c574:	strcs	r6, [r0], #-384	; 0xfffffe80
    c578:	subvc	r9, r4, sl, lsl #22
    c57c:			; <UNDEFINED> instruction: 0xf7f6a821
    c580:	stmdacs	r0, {r4, r6, fp, sp, lr, pc}
    c584:	mcrge	4, 7, pc, cr1, cr15, {1}	; <UNPREDICTABLE>
    c588:	b	953ea0 <rpl_re_syntax_options@@Base+0x9227f8>
    c58c:	bls	169528 <rpl_re_syntax_options@@Base+0x137e80>
    c590:	ssatmi	r4, #2, ip, lsl #5
    c594:	andeq	lr, fp, #165888	; 0x28800
    c598:			; <UNDEFINED> instruction: 0x4699bf38
    c59c:			; <UNDEFINED> instruction: 0xf67f454a
    c5a0:			; <UNDEFINED> instruction: 0xb32faee9
    c5a4:	svclt	0x002c429c
    c5a8:	movwcs	r2, #4864	; 0x1300
    c5ac:	svclt	0x000c2e00
    c5b0:			; <UNDEFINED> instruction: 0x2600461e
    c5b4:			; <UNDEFINED> instruction: 0xf1b8b16e
    c5b8:	bl	fe950280 <rpl_re_syntax_options@@Base+0xfe91ebd8>
    c5bc:	bl	1ccdd4 <rpl_re_syntax_options@@Base+0x19b72c>
    c5c0:	svclt	0x000b0302
    c5c4:			; <UNDEFINED> instruction: 0x46384638
    c5c8:			; <UNDEFINED> instruction: 0x21204641
    c5cc:			; <UNDEFINED> instruction: 0xf7f6461f
    c5d0:	blls	4c6838 <rpl_re_syntax_options@@Base+0x495190>
    c5d4:			; <UNDEFINED> instruction: 0xf0402b00
    c5d8:	blls	22d970 <rpl_re_syntax_options@@Base+0x1fc2c8>
    c5dc:			; <UNDEFINED> instruction: 0xf10d4622
    c5e0:	ldrtmi	r0, [r8], -r5, lsl #3
    c5e4:			; <UNDEFINED> instruction: 0xf0002b00
    c5e8:			; <UNDEFINED> instruction: 0xf7ff8105
    c5ec:	strtmi	pc, [r7], #-3657	; 0xfffff1b7
    c5f0:	strt	r4, [sl], fp, asr #9
    c5f4:			; <UNDEFINED> instruction: 0xf0402e00
    c5f8:	blls	22c934 <rpl_re_syntax_options@@Base+0x1fb28c>
    c5fc:	svceq	0x0000f1b9
    c600:			; <UNDEFINED> instruction: 0xf04faa1f
    c604:	svclt	0x00180600
    c608:	ldrls	r4, [r2], -fp, asr #12
    c60c:			; <UNDEFINED> instruction: 0xf10d9308
    c610:	vqadd.s8	q8, q1, q15
    c614:	andshi	r5, r3, r0, lsr #6
    c618:	blls	2c64c8 <rpl_re_syntax_options@@Base+0x294e20>
    c61c:	andsls	r2, r1, #268435456	; 0x10000000
    c620:	ldmibvs	fp, {r1, r2, r3, r9, fp, ip, pc}
    c624:	blx	fe099246 <rpl_re_syntax_options@@Base+0xfe067b9e>
    c628:	ldrbne	r2, [sl, r3, lsl #2]
    c62c:	bl	ff09d698 <rpl_re_syntax_options@@Base+0xff06bff0>
    c630:	bl	ff08d0bc <rpl_re_syntax_options@@Base+0xff05ba14>
    c634:	bne	fe6cd144 <rpl_re_syntax_options@@Base+0xfe69ba9c>
    c638:	b	13d9244 <rpl_re_syntax_options@@Base+0x13a7b9c>
    c63c:	ldrdcs	r7, [r0], -r3
    c640:			; <UNDEFINED> instruction: 0xf08e9012
    c644:	cdpcs	2, 4, cr0, cr15, cr1, {0}
    c648:	andcs	fp, r0, #20, 30	; 0x50
    c64c:	andeq	pc, r1, #2
    c650:			; <UNDEFINED> instruction: 0xf0002a00
    c654:	bge	7ecdf4 <rpl_re_syntax_options@@Base+0x7bb74c>
    c658:	msrpl	CPSR_, #536870916	; 0x20000004
    c65c:	tstls	r2, r0, lsl #2
    c660:	addsvc	r8, r6, r3, lsl r0
    c664:	rsbseq	pc, pc, sp, lsl #2
    c668:	usada8	r1, r1, lr, r9
    c66c:	ldrdgt	pc, [r8], -sp	; <UNPREDICTABLE>
    c670:	logeqs	f7, #5.0
    c674:	ldreq	pc, [r2], #269	; 0x10d
    c678:			; <UNDEFINED> instruction: 0x46769413
    c67c:			; <UNDEFINED> instruction: 0x000fe8bc
    c680:	ldm	ip!, {r0, r1, r2, r3, r9, sl, lr, pc}
    c684:	strgt	r0, [pc], -pc
    c688:	muleq	r7, ip, r8
    c68c:	andeq	lr, r7, r6, lsl #17
    c690:	stmdals	ip, {r0, r4, r5, r6, r9, sl, lr}
    c694:			; <UNDEFINED> instruction: 0xf956f00b
    c698:	sfmvs	f7, 3, [r7], #-280	; 0xfffffee8
    c69c:	sfmvs	f7, 3, [r6], #-792	; 0xfffffce8
    c6a0:	cdpeq	0, 0, cr15, cr10, cr15, {2}
    c6a4:	blx	fe31deb6 <rpl_re_syntax_options@@Base+0xfe2ec80e>
    c6a8:	ldrbne	r3, [r6, r2, lsl #2]
    c6ac:	b	13d66b4 <rpl_re_syntax_options@@Base+0x13a500c>
    c6b0:	bl	fe84cd3c <rpl_re_syntax_options@@Base+0xfe81b694>
    c6b4:	blx	38d2d6 <rpl_re_syntax_options@@Base+0x35bc2e>
    c6b8:	bl	fe85530c <rpl_re_syntax_options@@Base+0xfe823c64>
    c6bc:	sbcslt	r0, fp, #1610612736	; 0x60000000
    c6c0:			; <UNDEFINED> instruction: 0xf1c3bfb4
    c6c4:	teqcc	r0, #48, 6	; 0xc0000000
    c6c8:			; <UNDEFINED> instruction: 0xf804b2db
    c6cc:	bcs	1bad8 <_IO_stdin_used@@Base+0xa28>
    c6d0:	stfcsd	f5, [r1, #-932]	; 0xfffffc5c
    c6d4:	svclt	0x00b8462b
    c6d8:	stmdacs	r0, {r0, r8, r9, sp}
    c6dc:	ldrbhi	pc, [r5], #-704	; 0xfffffd40	; <UNPREDICTABLE>
    c6e0:			; <UNDEFINED> instruction: 0xf1b89a13
    c6e4:	bl	fe8903a0 <rpl_re_syntax_options@@Base+0xfe85ecf8>
    c6e8:	bls	14eb00 <rpl_re_syntax_options@@Base+0x11d458>
    c6ec:	andeq	lr, fp, #165888	; 0x28800
    c6f0:	bl	fe900708 <rpl_re_syntax_options@@Base+0xfe8cf060>
    c6f4:	cfmadd32cs	mvax0, mvfx0, mvfx0, mvfx9
    c6f8:	mrcge	7, 1, APSR_nzcv, cr5, cr15, {1}
    c6fc:	strbtvc	lr, [r5], r5, lsr #20
    c700:			; <UNDEFINED> instruction: 0x464945b1
    c704:	shasxmi	fp, r1, r8
    c708:			; <UNDEFINED> instruction: 0x91114291
    c70c:	mrcge	4, 1, APSR_nzcv, cr2, cr15, {5}
    c710:	ldrmi	fp, [r1, #775]!	; 0x307
    c714:	strcs	fp, [r0], -ip, lsr #30
    c718:	blcs	15f24 <sigaltstack@plt+0x1369c>
    c71c:	ldrtmi	fp, [r3], -ip, lsl #30
    c720:	cmnlt	fp, r0, lsl #6
    c724:	svceq	0x0030f1b8
    c728:	andeq	lr, r9, #168960	; 0x29400
    c72c:	movweq	lr, #11015	; 0x2b07
    c730:	ldrtmi	fp, [r8], -fp, lsl #30
    c734:			; <UNDEFINED> instruction: 0x46414638
    c738:	ldrmi	r2, [pc], -r0, lsr #2
    c73c:	svc	0x00e0f7f5
    c740:	strtmi	r9, [r1], -r8, lsl #22
    c744:	ldrtmi	r4, [r8], -sl, asr #12
    c748:			; <UNDEFINED> instruction: 0xf0002b00
    c74c:			; <UNDEFINED> instruction: 0xf7ff8426
    c750:	strbmi	pc, [pc], #-3479	; c758 <sigaltstack@plt+0x9ed0>	; <UNPREDICTABLE>
    c754:	ldrmi	r9, [fp], #2833	; 0xb11
    c758:	mcrcs	5, 2, lr, cr5, cr7, {7}
    c75c:	strthi	pc, [r0], #0
    c760:	cmncs	r4, sl, lsl #22
    c764:	blls	3e6cd4 <rpl_re_syntax_options@@Base+0x3b562c>
    c768:	andcc	pc, r2, r3, lsl #23
    c76c:	bl	ff0d26c0 <rpl_re_syntax_options@@Base+0xff0a1018>
    c770:	blx	514fa <rpl_re_syntax_options@@Base+0x1fe52>
    c774:	blcs	153c8 <sigaltstack@plt+0x12b40>
    c778:	strhi	pc, [sl, #-704]!	; 0xfffffd40
    c77c:	andsls	r2, r1, #536870912	; 0x20000000
    c780:			; <UNDEFINED> instruction: 0xf1b9e75b
    c784:	blls	21038c <rpl_re_syntax_options@@Base+0x1dece4>
    c788:			; <UNDEFINED> instruction: 0x464bbf18
    c78c:	movwls	r2, #36421	; 0x8e45
    c790:	mcrge	4, 7, pc, cr3, cr15, {3}	; <UNPREDICTABLE>
    c794:	mvnscc	pc, #-2147483646	; 0x80000002
    c798:	tsteq	r1, sl, lsl #2	; <UNPREDICTABLE>
    c79c:	bne	ff31e01c <rpl_re_syntax_options@@Base+0xff2ec974>
    c7a0:	stmdbcs	r1, {r0, r1, r4, fp, ip, sp, lr, pc}
    c7a4:	mvnsle	r2, r5, lsr #20
    c7a8:	mvnvc	lr, #151552	; 0x25000
    c7ac:	adcmi	r9, r3, #20480	; 0x5000
    c7b0:	andeq	lr, fp, #165888	; 0x28800
    c7b4:	svclt	0x00384699
    c7b8:	ldrmi	r4, [r1, #1697]	; 0x6a1
    c7bc:	cfldrdge	mvd15, [sl, #764]	; 0x2fc
    c7c0:			; <UNDEFINED> instruction: 0xf43f2f00
    c7c4:	adcmi	sl, r3, #21, 30	; 0x54
    c7c8:			; <UNDEFINED> instruction: 0xf1b8d90d
    c7cc:	bl	fe950494 <rpl_re_syntax_options@@Base+0xfe91edec>
    c7d0:	bl	1ccfe8 <rpl_re_syntax_options@@Base+0x19b940>
    c7d4:	svclt	0x000b0302
    c7d8:			; <UNDEFINED> instruction: 0x46384638
    c7dc:			; <UNDEFINED> instruction: 0x21204641
    c7e0:			; <UNDEFINED> instruction: 0xf7f5461f
    c7e4:	blls	248624 <rpl_re_syntax_options@@Base+0x216f7c>
    c7e8:			; <UNDEFINED> instruction: 0x46224631
    c7ec:	blcs	1e0d4 <quoting_style_vals@@Base+0x610>
    c7f0:	mrcge	4, 7, APSR_nzcv, cr11, cr15, {3}
    c7f4:	mrc	7, 0, APSR_nzcv, cr6, cr5, {7}
    c7f8:	ldrbt	r4, [r9], r7, lsr #8
    c7fc:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    c800:	bvs	4f3030 <rpl_re_syntax_options@@Base+0x4c1988>
    c804:			; <UNDEFINED> instruction: 0xf6ff2b00
    c808:	bvs	14b7e90 <rpl_re_syntax_options@@Base+0x14867e8>
    c80c:	svclt	0x00b82a00
    c810:	cdpeq	0, 0, cr15, cr1, cr15, {2}
    c814:	svclt	0x0009db0c
    c818:			; <UNDEFINED> instruction: 0xf04f9b0b
    c81c:			; <UNDEFINED> instruction: 0xf8930e00
    c820:			; <UNDEFINED> instruction: 0xf1aee000
    c824:	svclt	0x00040e2d
    c828:	mcr2	10, 4, pc, cr14, cr14, {5}	; <UNPREDICTABLE>
    c82c:	vnmlane.f32	s29, s28, s30
    c830:	orreq	pc, r9, r8, asr #12
    c834:	orreq	pc, r8, r8, asr #13
    c838:			; <UNDEFINED> instruction: 0x901217d0
    c83c:	movwgt	pc, #11137	; 0x2b81	; <UNPREDICTABLE>
    c840:	bl	ff01d894 <rpl_re_syntax_options@@Base+0xfefec1ec>
    c844:	andsls	r1, r1, r3, rrx
    c848:	strbne	r4, [r0, r3, lsl #12]
    c84c:	smlabbcc	r3, r1, fp, pc	; <UNPREDICTABLE>
    c850:	blx	fe0f349a <rpl_re_syntax_options@@Base+0xfe0c1df2>
    c854:	blls	45b864 <rpl_re_syntax_options@@Base+0x42a1bc>
    c858:	teqcs	ip, #419430400	; 0x19000000
    c85c:	bl	ff01dab4 <rpl_re_syntax_options@@Base+0xfefec40c>
    c860:	ldmdbls	r1, {r0, r5, r6, ip}
    c864:	andscs	pc, r1, #3072	; 0xc00
    c868:	bl	ff072cb8 <rpl_re_syntax_options@@Base+0xff041610>
    c86c:	ldmdbls	r1, {r2, r3, r5, r6, r7, sl, fp, sp}
    c870:	andsne	pc, r0, r3, lsl #22
    c874:	svceq	0x0003f1b9
    c878:	strbthi	pc, [pc], #512	; c880 <sigaltstack@plt+0x9ff8>	; <UNPREDICTABLE>
    c87c:			; <UNDEFINED> instruction: 0xf019e8df
    c880:	cmneq	r6, #112, 6	; 0xc0000001
    c884:	cmneq	sl, #1543503873	; 0x5c000001
    c888:	strbtvc	lr, [r5], #2597	; 0xa25
    c88c:			; <UNDEFINED> instruction: 0x2c019b05
    c890:	movweq	lr, #48035	; 0xbba3
    c894:	strcs	fp, [r1], #-3896	; 0xfffff0c8
    c898:			; <UNDEFINED> instruction: 0xf67f42a3
    c89c:	orrslt	sl, r7, fp, ror #26
    c8a0:	stcle	13, cr2, [sp, #-4]
    c8a4:	svceq	0x0030f1b8
    c8a8:	rscscc	pc, pc, #1073741825	; 0x40000001
    c8ac:	movweq	lr, #11015	; 0x2b07
    c8b0:	ldrtmi	fp, [r8], -fp, lsl #30
    c8b4:			; <UNDEFINED> instruction: 0x46414638
    c8b8:	ldrmi	r2, [pc], -r0, lsr #2
    c8bc:	svc	0x0020f7f5
    c8c0:			; <UNDEFINED> instruction: 0xf807230a
    c8c4:	strtmi	r3, [r3], #2817	; 0xb01
    c8c8:	mcrcs	5, 2, lr, cr5, cr15, {1}
    c8cc:	svcge	0x0062f43f
    c8d0:	andcs	r9, r2, #10240	; 0x2800
    c8d4:	ldmvs	fp, {r0, r4, r9, ip, pc}^
    c8d8:	cdpcs	6, 4, cr14, cr5, cr15, {5}
    c8dc:	svcge	0x005af43f
    c8e0:	ldmvs	fp, {r1, r3, r8, r9, fp, ip, pc}^
    c8e4:	svceq	0x0030f1b8
    c8e8:			; <UNDEFINED> instruction: 0xf1b8bf18
    c8ec:			; <UNDEFINED> instruction: 0xf04f0f2d
    c8f0:	andsls	r0, r1, #536870912	; 0x20000000
    c8f4:			; <UNDEFINED> instruction: 0xf04fbf18
    c8f8:			; <UNDEFINED> instruction: 0xe69e085f
    c8fc:			; <UNDEFINED> instruction: 0xf43f2e45
    c900:	blls	2b862c <rpl_re_syntax_options@@Base+0x286f84>
    c904:	andcs	r2, r0, r3, lsl #4
    c908:	ldmibvs	fp, {r1, r4, ip, pc}^
    c90c:	andsls	r1, r1, #22784	; 0x5900
    c910:	movweq	pc, #4355	; 0x1103	; <UNPREDICTABLE>
    c914:			; <UNDEFINED> instruction: 0xf04fbfac
    c918:			; <UNDEFINED> instruction: 0xf04f0e00
    c91c:	ldr	r0, [r0], r1, lsl #28
    c920:			; <UNDEFINED> instruction: 0xf43f2e45
    c924:	blls	2b8608 <rpl_re_syntax_options@@Base+0x286f60>
    c928:	bfi	r6, fp, #17, #11
    c92c:			; <UNDEFINED> instruction: 0xf43f2e45
    c930:	blls	1b85fc <rpl_re_syntax_options@@Base+0x186f54>
    c934:			; <UNDEFINED> instruction: 0xf8dfe7d6
    c938:	ldrbtmi	r3, [fp], #-1292	; 0xfffffaf4
    c93c:			; <UNDEFINED> instruction: 0xf8dd9311
    c940:	bls	319c38 <rpl_re_syntax_options@@Base+0x2e8590>
    c944:	stmdals	r8, {r0, r2, r3, r8, fp, ip, pc}
    c948:	andls	r9, r2, #201326592	; 0xc000000
    c94c:	bls	47357c <rpl_re_syntax_options@@Base+0x441ed4>
    c950:			; <UNDEFINED> instruction: 0xf04f9101
    c954:	strdls	r3, [r0], -pc	; <UNPREDICTABLE>
    c958:			; <UNDEFINED> instruction: 0xf7ff2000
    c95c:	b	98bbf8 <rpl_re_syntax_options@@Base+0x95a550>
    c960:	bls	1698fc <rpl_re_syntax_options@@Base+0x138254>
    c964:	stmdbeq	fp, {r1, r5, r7, r8, r9, fp, sp, lr, pc}
    c968:			; <UNDEFINED> instruction: 0x46064298
    c96c:	svclt	0x00384604
    c970:	ldrmi	r4, [r1, #1566]!	; 0x61e
    c974:	ldclge	6, cr15, [lr], #508	; 0x1fc
    c978:	addsmi	fp, r8, #-1073741761	; 0xc000003f
    c97c:			; <UNDEFINED> instruction: 0xf1b8d20d
    c980:	bl	fe950648 <rpl_re_syntax_options@@Base+0xfe91efa0>
    c984:	bl	1cd18c <rpl_re_syntax_options@@Base+0x19bae4>
    c988:	svclt	0x000b0302
    c98c:			; <UNDEFINED> instruction: 0x46384638
    c990:			; <UNDEFINED> instruction: 0x21204641
    c994:			; <UNDEFINED> instruction: 0xf7f5461f
    c998:			; <UNDEFINED> instruction: 0xf8ddeeb4
    c99c:			; <UNDEFINED> instruction: 0x464934bc
    c9a0:	bls	4729c8 <rpl_re_syntax_options@@Base+0x441320>
    c9a4:	blls	3315b8 <rpl_re_syntax_options@@Base+0x2fff10>
    c9a8:	ldrtmi	r9, [r8], -r0
    c9ac:	movwls	r4, #9255	; 0x2427
    c9b0:	movwls	r9, #6925	; 0x1b0d
    c9b4:			; <UNDEFINED> instruction: 0xf7ff9b0a
    c9b8:	ldrtmi	pc, [r3], #3191	; 0xc77	; <UNPREDICTABLE>
    c9bc:	cdpcs	4, 4, cr14, cr5, cr5, {6}
    c9c0:	mcrge	4, 7, pc, cr8, cr15, {1}	; <UNPREDICTABLE>
    c9c4:	andcs	r9, r2, #10240	; 0x2800
    c9c8:	ldmdavs	fp, {r0, r4, r9, ip, pc}
    c9cc:	mcrcs	6, 2, lr, cr5, cr5, {1}
    c9d0:	mcrge	4, 7, pc, cr0, cr15, {1}	; <UNPREDICTABLE>
    c9d4:	tstcs	r2, sl, lsl #20
    c9d8:	ldmibvs	r3, {r0, r4, r8, ip, pc}^
    c9dc:	bne	fe6e702c <rpl_re_syntax_options@@Base+0xfe6b5984>
    c9e0:	blls	394150 <rpl_re_syntax_options@@Base+0x362aa8>
    c9e4:	smlabbcc	r2, r3, fp, pc	; <UNPREDICTABLE>
    c9e8:	strmi	r1, [sl], #-2003	; 0xfffff82d
    c9ec:			; <UNDEFINED> instruction: 0x03a2ebc3
    c9f0:	cdpcs	6, 4, cr14, cr5, cr3, {1}
    c9f4:	cmphi	r4, #0	; <UNPREDICTABLE>
    c9f8:			; <UNDEFINED> instruction: 0xf43f2e4f
    c9fc:	blls	2b8530 <rpl_re_syntax_options@@Base+0x286e88>
    ca00:	cdpeq	6, 9, cr15, cr4, cr15, {2}
    ca04:	cdpvc	6, 15, cr15, cr15, cr15, {6}
    ca08:	andcs	r2, r4, #0
    ca0c:	ldmdbvs	fp, {r1, r4, ip, pc}^
    ca10:	ldrbmi	r9, [r3, #-529]!	; 0xfffffdef
    ca14:	msrvc	SPSR_fs, #805306368	; 0x30000000
    ca18:			; <UNDEFINED> instruction: 0xf04fbfac
    ca1c:			; <UNDEFINED> instruction: 0xf04f0e00
    ca20:			; <UNDEFINED> instruction: 0xf1be0e01
    ca24:			; <UNDEFINED> instruction: 0xf0000f00
    ca28:	subsmi	r8, fp, #1073741844	; 0x40000014
    ca2c:	blls	244f6c <rpl_re_syntax_options@@Base+0x2138c4>
    ca30:	svceq	0x0000f1b9
    ca34:	svclt	0x0018980b
    ca38:	movwls	r2, #33536	; 0x8300
    ca3c:	mcr	7, 1, pc, cr12, cr5, {7}	; <UNPREDICTABLE>
    ca40:	mvnvc	lr, #151552	; 0x25000
    ca44:	bl	fe8b3260 <rpl_re_syntax_options@@Base+0xfe881bb8>
    ca48:	addsmi	r0, r8, #-1342177280	; 0xb0000000
    ca4c:	strmi	r4, [r4], -r6, lsl #12
    ca50:	sasxmi	fp, lr, r8
    ca54:			; <UNDEFINED> instruction: 0xf67f42b2
    ca58:	svccs	0x0000ac8d
    ca5c:	addsmi	sp, r8, #173	; 0xad
    ca60:			; <UNDEFINED> instruction: 0xf1b8d20d
    ca64:	bl	fe95072c <rpl_re_syntax_options@@Base+0xfe91f084>
    ca68:	bl	1cd270 <rpl_re_syntax_options@@Base+0x19bbc8>
    ca6c:	svclt	0x000b0302
    ca70:			; <UNDEFINED> instruction: 0x46384638
    ca74:			; <UNDEFINED> instruction: 0x21204641
    ca78:			; <UNDEFINED> instruction: 0xf7f5461f
    ca7c:			; <UNDEFINED> instruction: 0xf1b9ee42
    ca80:			; <UNDEFINED> instruction: 0xf0400f00
    ca84:	blls	22d960 <rpl_re_syntax_options@@Base+0x1fc2b8>
    ca88:	stmdbls	fp, {r1, r5, r9, sl, lr}
    ca8c:	blcs	1e374 <quoting_style_vals@@Base+0x8b0>
    ca90:			; <UNDEFINED> instruction: 0x83aaf000
    ca94:	blx	ffd4aa9a <rpl_re_syntax_options@@Base+0xffd193f2>
    ca98:	ldrtmi	r4, [r3], #1063	; 0x427
    ca9c:	mcrcs	4, 2, lr, cr5, cr5, {2}
    caa0:	mrcge	4, 3, APSR_nzcv, cr8, cr15, {1}
    caa4:	tstcs	r2, sl, lsl #20
    caa8:	stmdbls	lr, {r0, r4, r8, ip, pc}
    caac:	ldmibvs	r2, {r0, r1, r4, r7, r8, fp, sp, lr}^
    cab0:	blx	fe0596d2 <rpl_re_syntax_options@@Base+0xfe02802a>
    cab4:	ldrbne	ip, [r9, r3]
    cab8:	bl	ff05db20 <rpl_re_syntax_options@@Base+0xff02c478>
    cabc:	bl	ff04d144 <rpl_re_syntax_options@@Base+0xff01ba9c>
    cac0:	bne	16cd1cc <rpl_re_syntax_options@@Base+0x169bb24>
    cac4:	bne	ff4b2f04 <rpl_re_syntax_options@@Base+0xff48185c>
    cac8:	blx	fe0592ee <rpl_re_syntax_options@@Base+0xfe027c46>
    cacc:	ldrbne	r3, [r3, r2, lsl #2]
    cad0:	bl	ff0ddb00 <rpl_re_syntax_options@@Base+0xff0ac458>
    cad4:	ldr	r0, [r0, #930]!	; 0x3a2
    cad8:			; <UNDEFINED> instruction: 0xf47f2e00
    cadc:	blmi	ff6b8450 <rpl_re_syntax_options@@Base+0xff686da8>
    cae0:	tstls	r1, #2063597568	; 0x7b000000
    cae4:	cdpcs	7, 0, cr14, cr0, cr11, {1}
    cae8:	mrcge	4, 2, APSR_nzcv, cr4, cr15, {3}
    caec:	ldrbtmi	r4, [fp], #-3031	; 0xfffff429
    caf0:			; <UNDEFINED> instruction: 0xe7249311
    caf4:			; <UNDEFINED> instruction: 0xf43f2e45
    caf8:	blls	2b8434 <rpl_re_syntax_options@@Base+0x286d8c>
    cafc:	stmdbne	r6, {r0, r1, r4, r6, r7, r8, fp, sp, lr, pc}
    cb00:	bl	fea67070 <rpl_re_syntax_options@@Base+0xfea359c8>
    cb04:	tstls	r2, r1, lsl #6
    cb08:			; <UNDEFINED> instruction: 0x73bff503
    cb0c:	bcs	32f4c <rpl_re_syntax_options@@Base+0x18a4>
    cb10:	svclt	0x00b49211
    cb14:	cfldrsvc	mvf15, [r6], {79}	; 0x4f
    cb18:	stcleq	0, cr15, [r3], #-444	; 0xfffffe44
    cb1c:	andne	pc, r3, r1, lsl #23
    cb20:	strbtmi	r1, [r2], #-2009	; 0xfffff827
    cb24:	bl	ff05db8c <rpl_re_syntax_options@@Base+0xff02c4e4>
    cb28:	bl	ff04d1b0 <rpl_re_syntax_options@@Base+0xff01bb08>
    cb2c:	bne	16cd238 <rpl_re_syntax_options@@Base+0x169bb90>
    cb30:	movweq	lr, #15273	; 0x3ba9
    cb34:			; <UNDEFINED> instruction: 0xf1003303
    cb38:			; <UNDEFINED> instruction: 0x079082d8
    cb3c:	vrecps.f32	d27, d0, d8
    cb40:	tstle	r9, sp, ror #2
    cb44:			; <UNDEFINED> instruction: 0xf04f990f
    cb48:	blx	fe0504e2 <rpl_re_syntax_options@@Base+0xfe01ee3a>
    cb4c:	ldrbne	r1, [r1, r2, lsl #24]
    cb50:	rsbne	lr, ip, r1, asr #23
    cb54:	andscs	pc, r0, lr, lsl #22
    cb58:			; <UNDEFINED> instruction: 0xf0402800
    cb5c:	bl	ff06d8e8 <rpl_re_syntax_options@@Base+0xff03c240>
    cb60:	vst4.<illegal width 64>	{d17,d19,d21,d23}, [pc :128], ip
    cb64:	sha1c.32	<illegal reg q11.5>, q8, q4
    cb68:	blx	310d26 <rpl_re_syntax_options@@Base+0x2df67e>
    cb6c:	stmdbcs	r0, {r0, r4, r8, sp}
    cb70:			; <UNDEFINED> instruction: 0x4601bf14
    cb74:			; <UNDEFINED> instruction: 0x71b7f44f
    cb78:	bl	fea733c8 <rpl_re_syntax_options@@Base+0xfea41d20>
    cb7c:	stmdals	lr, {r0, r8}
    cb80:			; <UNDEFINED> instruction: 0xf5021a8a
    cb84:	blx	fe02968a <rpl_re_syntax_options@@Base+0xfdff7fe2>
    cb88:	ldrbne	r0, [r0, r2, lsl #24]
    cb8c:	bl	ff01dde4 <rpl_re_syntax_options@@Base+0xfefec73c>
    cb90:	bl	ff00ce48 <rpl_re_syntax_options@@Base+0xfefdb7a0>
    cb94:	bne	48ce9c <rpl_re_syntax_options@@Base+0x45b7f4>
    cb98:	smlabbcc	r3, r9, sl, r1
    cb9c:	svclt	0x00b22900
    cba0:	andcs	r2, r1, #0, 4
    cba4:	mcrrcs	6, 0, r4, r7, cr11
    cba8:	rscshi	pc, fp, #0
    cbac:			; <UNDEFINED> instruction: 0xf0402c67
    cbb0:	ldmdbls	r1, {r2, r3, r5, r6, r7, r9, pc}
    cbb4:	blx	fe032bfa <rpl_re_syntax_options@@Base+0xfe001552>
    cbb8:	strbne	ip, [r9, r1, lsl #6]
    cbbc:	bl	ff054d54 <rpl_re_syntax_options@@Base+0xff0236ac>
    cbc0:	blls	451154 <rpl_re_syntax_options@@Base+0x41faac>
    cbc4:	tstcc	r1, r0, lsl #22	; <UNPREDICTABLE>
    cbc8:	ldrmi	r9, [r1], #-2831	; 0xfffff4f1
    cbcc:			; <UNDEFINED> instruction: 0xec01fb83
    cbd0:	bl	ff0d2b04 <rpl_re_syntax_options@@Base+0xff0a145c>
    cbd4:	blx	1198e <sigaltstack@plt+0xf106>
    cbd8:	blcs	1182c <sigaltstack@plt+0xefa4>
    cbdc:	stclge	6, cr15, [lr, #764]	; 0x2fc
    cbe0:	orrseq	pc, r4, pc, asr #12
    cbe4:	mvnsvc	pc, pc, asr #13
    cbe8:	bls	453614 <rpl_re_syntax_options@@Base+0x421f6c>
    cbec:	vqsub.u8	d20, d16, d1
    cbf0:	andcs	r8, r2, #1610612751	; 0x6000000f
    cbf4:	andsls	r4, r1, #-1342177275	; 0xb0000005
    cbf8:	mcrcs	5, 2, lr, cr5, cr15, {0}
    cbfc:	cfstrdge	mvd15, [sl, #252]	; 0xfc
    cc00:	andcs	r9, r2, #10240	; 0x2800
    cc04:	ldmdavs	fp, {r0, r4, r9, ip, pc}^
    cc08:			; <UNDEFINED> instruction: 0xf81ae517
    cc0c:			; <UNDEFINED> instruction: 0xf10a1c01
    cc10:	blls	15a814 <rpl_re_syntax_options@@Base+0x12916c>
    cc14:	bl	fe8d70b0 <rpl_re_syntax_options@@Base+0xfe8a5a08>
    cc18:	b	94d44c <rpl_re_syntax_options@@Base+0x91bda4>
    cc1c:			; <UNDEFINED> instruction: 0xf04073e5
    cc20:	blcs	6d88c <rpl_re_syntax_options@@Base+0x3c1e4>
    cc24:	ssatmi	r4, #19, r9, lsl #13
    cc28:	streq	pc, [r1], #-79	; 0xffffffb1
    cc2c:			; <UNDEFINED> instruction: 0xf04fbf38
    cc30:	strb	r0, [r2, #2305]	; 0x901
    cc34:	mvnvc	lr, #151552	; 0x25000
    cc38:	blcs	73454 <rpl_re_syntax_options@@Base+0x41dac>
    cc3c:	bl	fe89e6a8 <rpl_re_syntax_options@@Base+0xfe86d000>
    cc40:	svclt	0x0038020b
    cc44:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    cc48:			; <UNDEFINED> instruction: 0xf0402e00
    cc4c:	ldrmi	r8, [r1, #741]	; 0x2e5
    cc50:	blge	fe449f54 <rpl_re_syntax_options@@Base+0xfe4188ac>
    cc54:			; <UNDEFINED> instruction: 0xf43f2f00
    cc58:	stccs	12, cr10, [r1, #-812]	; 0xfffffcd4
    cc5c:			; <UNDEFINED> instruction: 0xf1b8dd0f
    cc60:			; <UNDEFINED> instruction: 0xf1050f30
    cc64:	bl	1d9868 <rpl_re_syntax_options@@Base+0x1a81c0>
    cc68:	svclt	0x000b0302
    cc6c:			; <UNDEFINED> instruction: 0x46384638
    cc70:			; <UNDEFINED> instruction: 0x21204641
    cc74:			; <UNDEFINED> instruction: 0xf7f5461f
    cc78:			; <UNDEFINED> instruction: 0xf89aed44
    cc7c:			; <UNDEFINED> instruction: 0xf8074000
    cc80:	strbmi	r4, [fp], #2817	; 0xb01
    cc84:	bllt	188ac88 <rpl_re_syntax_options@@Base+0x18595e0>
    cc88:			; <UNDEFINED> instruction: 0xf43f2e45
    cc8c:	blls	2b82a0 <rpl_re_syntax_options@@Base+0x286bf8>
    cc90:	andsls	r2, r1, #536870912	; 0x20000000
    cc94:	ldrb	r6, [r0], #2203	; 0x89b
    cc98:			; <UNDEFINED> instruction: 0xf43f2e45
    cc9c:	andcs	sl, r2, #7872	; 0x1ec0
    cca0:	andsls	r9, r1, #6144	; 0x1800
    cca4:	blls	2c5fd0 <rpl_re_syntax_options@@Base+0x294928>
    cca8:	ldmdbvs	sl, {r0, r1, r2, r3, r6, r9, sl, fp, sp}
    ccac:	movwcs	fp, #7940	; 0x1f04
    ccb0:			; <UNDEFINED> instruction: 0xf43f9311
    ccb4:	movwcs	sl, #48336	; 0xbcd0
    ccb8:	blx	d50c2 <rpl_re_syntax_options@@Base+0xa3a1a>
    ccbc:	andcs	pc, r1, #134217728	; 0x8000000
    ccc0:	strmi	r4, [r8], -lr, lsl #13
    ccc4:	andsls	r9, r1, #-2147483644	; 0x80000004
    ccc8:	ldrmi	r1, [r3], #-347	; 0xfffffea5
    cccc:	addseq	pc, r2, #1073741827	; 0x40000003
    ccd0:	stclmi	6, cr15, [sp], {76}	; 0x4c
    ccd4:			; <UNDEFINED> instruction: 0xf6cc9213
    ccd8:	ldrmi	r4, [r1], -ip, asr #25
    ccdc:	stmdbeq	sl, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    cce0:	ldrmi	lr, [r3], -r0
    cce4:			; <UNDEFINED> instruction: 0xf10107c6
    cce8:	strle	r3, [r6, #-1279]	; 0xfffffb01
    ccec:			; <UNDEFINED> instruction: 0xf04f1e8a
    ccf0:			; <UNDEFINED> instruction: 0xf801063a
    ccf4:	strtmi	r6, [r1], -r1, lsl #24
    ccf8:	blx	feb1e552 <rpl_re_syntax_options@@Base+0xfeaeceaa>
    ccfc:	subne	r6, r0, r3, lsl #4
    cd00:			; <UNDEFINED> instruction: 0x2601bf14
    cd04:	blcs	25650c <rpl_re_syntax_options@@Base+0x224e64>
    cd08:			; <UNDEFINED> instruction: 0xf046bf88
    cd0c:	ldmeq	r2, {r0, r9, sl}^
    cd10:	tstcc	r2, #9216	; 0x2400	; <UNPREDICTABLE>
    cd14:			; <UNDEFINED> instruction: 0xf8013330
    cd18:	strtmi	r3, [r1], -r1, lsl #24
    cd1c:	mvnle	r2, r0, lsl #28
    cd20:	adcmi	r9, fp, #17408	; 0x4400
    cd24:			; <UNDEFINED> instruction: 0x462bbfb8
    cd28:	svceq	0x0000f1be
    cd2c:	msrhi	CPSR_fsc, r0, asr #32
    cd30:	bcs	33580 <rpl_re_syntax_options@@Base+0x1ed8>
    cd34:	cfldrdge	mvd15, [r4], {63}	; 0x3f
    cd38:	svceq	0x002df1b8
    cd3c:	teqhi	sp, r0	; <UNPREDICTABLE>
    cd40:	andsls	r2, r1, #-1342177278	; 0xb0000002
    cd44:	bl	fe8b3598 <rpl_re_syntax_options@@Base+0xfe881ef0>
    cd48:	bls	14f160 <rpl_re_syntax_options@@Base+0x11dab8>
    cd4c:	streq	lr, [r9], -r3, lsr #23
    cd50:	bl	fe89c55c <rpl_re_syntax_options@@Base+0xfe86aeb4>
    cd54:	cdpcs	2, 0, cr0, cr0, cr11, {0}
    cd58:	cmphi	r6, r0, asr #6	; <UNPREDICTABLE>
    cd5c:	svceq	0x005ff1b8
    cd60:	orrhi	pc, r0, r0
    cd64:			; <UNDEFINED> instruction: 0xf4bf4293
    cd68:	b	977984 <rpl_re_syntax_options@@Base+0x9462dc>
    cd6c:	stmdbcs	r1, {r0, r2, r5, r6, r7, r8, ip, sp, lr}
    cd70:	svclt	0x00384608
    cd74:	addsmi	r2, r0, #1
    cd78:	bge	fff4a07c <rpl_re_syntax_options@@Base+0xfff189d4>
    cd7c:	tstlt	r7, #-2097152000	; 0x83000000
    cd80:	svclt	0x00942901
    cd84:	andcs	r2, r1, #0, 4
    cd88:	svclt	0x00182b00
    cd8c:	cmnlt	r2, r0, lsl #4
    cd90:	svceq	0x0030f1b8
    cd94:	rscscc	pc, pc, #1073741825	; 0x40000001
    cd98:	bl	1de680 <rpl_re_syntax_options@@Base+0x1acfd8>
    cd9c:	svclt	0x000c0502
    cda0:			; <UNDEFINED> instruction: 0x21204641
    cda4:			; <UNDEFINED> instruction: 0xf7f59312
    cda8:	blls	4c8060 <rpl_re_syntax_options@@Base+0x4969b8>
    cdac:	bls	45e670 <rpl_re_syntax_options@@Base+0x42cfc8>
    cdb0:	blcs	8add4 <rpl_re_syntax_options@@Base+0x5972c>
    cdb4:			; <UNDEFINED> instruction: 0x4638b13f
    cdb8:	teqcs	r0, r2, lsr r6
    cdbc:			; <UNDEFINED> instruction: 0xf7f59311
    cdc0:	blls	488048 <rpl_re_syntax_options@@Base+0x4569a0>
    cdc4:	bls	15dea8 <rpl_re_syntax_options@@Base+0x12c800>
    cdc8:			; <UNDEFINED> instruction: 0x260044b3
    cdcc:	andeq	lr, fp, #165888	; 0x28800
    cdd0:	ldr	r4, [r5], #1589	; 0x635
    cdd4:	strbtvc	lr, [r5], #2597	; 0xa25
    cdd8:			; <UNDEFINED> instruction: 0x2c019b05
    cddc:	movweq	lr, #48035	; 0xbba3
    cde0:	strcs	fp, [r1], #-3896	; 0xfffff0c8
    cde4:			; <UNDEFINED> instruction: 0xf67f42a3
    cde8:	svccs	0x0000aac5
    cdec:	cfstrdge	mvd15, [fp, #-252]!	; 0xffffff04
    cdf0:	stcle	13, cr2, [sp, #-4]
    cdf4:	svceq	0x0030f1b8
    cdf8:	rscscc	pc, pc, #1073741825	; 0x40000001
    cdfc:	movweq	lr, #11015	; 0x2b07
    ce00:	ldrtmi	fp, [r8], -fp, lsl #30
    ce04:			; <UNDEFINED> instruction: 0x46414638
    ce08:	ldrmi	r2, [pc], -r0, lsr #2
    ce0c:	ldcl	7, cr15, [r8], #-980	; 0xfffffc2c
    ce10:	strtmi	r2, [r3], #777	; 0x309
    ce14:	blcc	8ae38 <rpl_re_syntax_options@@Base+0x59790>
    ce18:	blt	fe60ae1c <rpl_re_syntax_options@@Base+0xfe5d9774>
    ce1c:			; <UNDEFINED> instruction: 0xf43f2e45
    ce20:	movwcs	sl, #3257	; 0xcb9
    ce24:	blls	231a74 <rpl_re_syntax_options@@Base+0x2003cc>
    ce28:	svceq	0x0000f1b9
    ce2c:			; <UNDEFINED> instruction: 0x464bbf18
    ce30:			; <UNDEFINED> instruction: 0xf7ff9308
    ce34:	svclt	0x0000bb94
    ce38:	andeq	r2, r2, lr, ror #20
    ce3c:	andeq	r0, r0, r0, lsl #4
    ce40:	muleq	r0, r8, r1
    ce44:	andeq	r0, r1, sl, ror #19
    ce48:	andeq	r0, r1, r8, lsr r8
    ce4c:	andeq	r0, r1, lr, lsr r8
    ce50:			; <UNDEFINED> instruction: 0xf0002e45
    ce54:	blls	2ad2f0 <rpl_re_syntax_options@@Base+0x27bc48>
    ce58:	stcleq	0, cr15, [r4], #-316	; 0xfffffec4
    ce5c:	cdpeq	6, 9, cr15, cr4, cr15, {2}
    ce60:	cdpvc	6, 15, cr15, cr15, cr15, {6}
    ce64:	andsls	r2, r2, r0
    ce68:	blls	3e73d4 <rpl_re_syntax_options@@Base+0x3b5d2c>
    ce6c:	b	13de438 <rpl_re_syntax_options@@Base+0x13acd90>
    ce70:	blx	fe0e99fe <rpl_re_syntax_options@@Base+0xfe0b8356>
    ce74:			; <UNDEFINED> instruction: 0xf04f3901
    ce78:	tstls	r1, #134217728	; 0x8000000
    ce7c:			; <UNDEFINED> instruction: 0xf04fbfac
    ce80:			; <UNDEFINED> instruction: 0xf04f0e00
    ce84:	bl	ff090690 <rpl_re_syntax_options@@Base+0xff05efe8>
    ce88:			; <UNDEFINED> instruction: 0xf1021269
    ce8c:	blx	30dae2 <rpl_re_syntax_options@@Base+0x2dc43a>
    ce90:	addmi	r1, r3, #536870913	; 0x20000001
    ce94:	ldrdcs	fp, [r0, -r4]
    ce98:	b	552a4 <rpl_re_syntax_options@@Base+0x23bfc>
    ce9c:	bne	fe6e99ec <rpl_re_syntax_options@@Base+0xfe6b8344>
    cea0:	bllt	ff40aea4 <rpl_re_syntax_options@@Base+0xff3d97fc>
    cea4:			; <UNDEFINED> instruction: 0xf43f2e45
    cea8:	blls	2b8084 <rpl_re_syntax_options@@Base+0x2869dc>
    ceac:	andsls	r2, r1, #268435456	; 0x10000000
    ceb0:			; <UNDEFINED> instruction: 0xf7ff699b
    ceb4:	vmlscs.f64	d27, d21, d2
    ceb8:	cfstrdge	mvd15, [ip], #-252	; 0xffffff04
    cebc:	andcs	r9, r0, sl, lsl #22
    cec0:	andsls	r2, r2, r2, lsl #4
    cec4:	str	r6, [r1, #-2331]!	; 0xfffff6e5
    cec8:			; <UNDEFINED> instruction: 0xf43f2e45
    cecc:	stclne	12, cr10, [sl], #-396	; 0xfffffe74
    ced0:	teqhi	sp, r0, asr #32	; <UNPREDICTABLE>
    ced4:			; <UNDEFINED> instruction: 0xf8dd2509
    ced8:	ldrls	r3, [r1, #-1212]	; 0xfffffb44
    cedc:	bllt	feb8aee0 <rpl_re_syntax_options@@Base+0xfeb59838>
    cee0:	tstls	r2, #0, 6
    cee4:			; <UNDEFINED> instruction: 0xf1b99b12
    cee8:			; <UNDEFINED> instruction: 0xf04f0f00
    ceec:	svclt	0x00180470
    cef0:	tstls	r2, #78643200	; 0x4b00000
    cef4:	svclt	0x00189b08
    cef8:	movwls	r2, #33536	; 0x8300
    cefc:	bllt	c0af00 <rpl_re_syntax_options@@Base+0xbd9858>
    cf00:	ldrbtmi	r4, [fp], #-3032	; 0xfffff428
    cf04:	ldr	r9, [sl, #-785]	; 0xfffffcef
    cf08:	mulcc	r1, sl, r8
    cf0c:	andeq	pc, r1, #-2147483646	; 0x80000002
    cf10:	svclt	0x00182b3a
    cf14:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    cf18:	cmnhi	r1, r0	; <UNPREDICTABLE>
    cf1c:	svclt	0x00082b7a
    cf20:			; <UNDEFINED> instruction: 0xf43f4692
    cf24:	ldrt	sl, [r5], #-3181	; 0xfffff393
    cf28:	tstls	r2, #67108864	; 0x4000000
    cf2c:	ldrdcs	lr, [r4, #-122]!	; 0xffffff86
    cf30:	tstvc	r0, #536870916	; 0x20000004	; <UNPREDICTABLE>
    cf34:			; <UNDEFINED> instruction: 0xf000fb01
    cf38:	blx	d5346 <rpl_re_syntax_options@@Base+0xa3c9e>
    cf3c:	tstls	r2, ip, lsl #6
    cf40:	tstcs	r9, r4, lsl r0
    cf44:	ldrmi	r9, [r3], #-273	; 0xfffffeef
    cf48:	bllt	1f0af4c <rpl_re_syntax_options@@Base+0x1ed98a4>
    cf4c:	andcs	r2, r1, #100, 6	; 0x90000001
    cf50:	movweq	pc, #51971	; 0xcb03	; <UNPREDICTABLE>
    cf54:	andcs	r9, r4, r2, lsl r2
    cf58:	andsls	r2, r1, #1610612736	; 0x60000000
    cf5c:	bllt	1c8af60 <rpl_re_syntax_options@@Base+0x1c598b8>
    cf60:	andcs	r2, r1, #100, 6	; 0x90000001
    cf64:	movweq	pc, #51971	; 0xcb03	; <UNPREDICTABLE>
    cf68:	andcs	r9, r0, r2, lsl r2
    cf6c:	andsls	r2, r1, #1342177280	; 0x50000000
    cf70:	bllt	1a0af74 <rpl_re_syntax_options@@Base+0x19d98cc>
    cf74:	bicsle	r2, sl, r0, lsl #20
    cf78:	mvnle	r2, r0, lsl #16
    cf7c:	tstcs	r1, r3, lsl #4
    cf80:	stmib	sp, {r0, r1, r5, r6, r9, sl, lr}^
    cf84:			; <UNDEFINED> instruction: 0xf7ff2111
    cf88:			; <UNDEFINED> instruction: 0xf1b8bb5c
    cf8c:	svclt	0x00080f2d
    cf90:	andsle	r4, r4, r1, asr #13
    cf94:	andsls	r2, r1, #-805306366	; 0xd0000002
    cf98:			; <UNDEFINED> instruction: 0xf7f5e6d4
    cf9c:			; <UNDEFINED> instruction: 0xf7ffea44
    cfa0:			; <UNDEFINED> instruction: 0x4638bbd8
    cfa4:			; <UNDEFINED> instruction: 0xf10d4622
    cfa8:	strtmi	r0, [r7], #-389	; 0xfffffe7b
    cfac:			; <UNDEFINED> instruction: 0xf954f7ff
    cfb0:	bllt	7cafb4 <rpl_re_syntax_options@@Base+0x79990c>
    cfb4:			; <UNDEFINED> instruction: 0xf7ff469b
    cfb8:			; <UNDEFINED> instruction: 0xf04fb9ce
    cfbc:	b	94f470 <rpl_re_syntax_options@@Base+0x91ddc8>
    cfc0:	bls	16ab5c <rpl_re_syntax_options@@Base+0x1394b4>
    cfc4:	bl	fe8987d0 <rpl_re_syntax_options@@Base+0xfe867128>
    cfc8:	ldrtmi	r0, [r0], fp, lsl #4
    cfcc:			; <UNDEFINED> instruction: 0xf04fbf38
    cfd0:	strbmi	r0, [r2, #-2049]	; 0xfffff7ff
    cfd4:	stmibge	lr, {r0, r1, r2, r3, r4, r5, r6, r9, sl, ip, sp, lr, pc}^
    cfd8:	mcrcs	1, 0, fp, cr1, cr15, {2}
    cfdc:	andcs	fp, r0, #148, 30	; 0x250
    cfe0:	blcs	157ec <sigaltstack@plt+0x12f64>
    cfe4:	andcs	fp, r0, #24, 30	; 0x60
    cfe8:			; <UNDEFINED> instruction: 0xf0402a00
    cfec:			; <UNDEFINED> instruction: 0xf80780c5
    cff0:	bls	4f3bfc <rpl_re_syntax_options@@Base+0x4c2554>
    cff4:			; <UNDEFINED> instruction: 0xf04f44c3
    cff8:	bl	fe88f0b4 <rpl_re_syntax_options@@Base+0xfe85da0c>
    cffc:	bls	14f414 <rpl_re_syntax_options@@Base+0x11dd6c>
    d000:	andeq	lr, fp, #165888	; 0x28800
    d004:	bllt	1f4b008 <rpl_re_syntax_options@@Base+0x1f19960>
    d008:	strbtvc	lr, [r5], r5, lsr #20
    d00c:	ldrtmi	r2, [r1], -r1, lsl #28
    d010:	tstcs	r1, r8, lsr pc
    d014:			; <UNDEFINED> instruction: 0x91124291
    d018:	stmibge	ip!, {r0, r1, r2, r3, r4, r5, r7, sl, ip, sp, lr, pc}
    d01c:	mvfcsdm	f3, #10.0
    d020:	andcs	fp, r0, #148, 30	; 0x250
    d024:	blcs	15830 <sigaltstack@plt+0x12fa8>
    d028:	andcs	fp, r0, #24, 30	; 0x60
    d02c:			; <UNDEFINED> instruction: 0xf1b8b172
    d030:			; <UNDEFINED> instruction: 0xf1050f30
    d034:	bl	1d9c38 <rpl_re_syntax_options@@Base+0x1a8590>
    d038:	ldrtmi	r0, [r8], -r2, lsl #24
    d03c:	strbmi	fp, [r1], -ip, lsl #30
    d040:	tstls	r3, #32, 2
    d044:			; <UNDEFINED> instruction: 0xf7f54667
    d048:	blls	507dc0 <rpl_re_syntax_options@@Base+0x4d6718>
    d04c:			; <UNDEFINED> instruction: 0xf8079a11
    d050:	bls	497c5c <rpl_re_syntax_options@@Base+0x4665b4>
    d054:	bls	15e2a8 <rpl_re_syntax_options@@Base+0x12cc00>
    d058:	andeq	lr, fp, #165888	; 0x28800
    d05c:	bllt	144b060 <rpl_re_syntax_options@@Base+0x14199b8>
    d060:	tstls	r1, r0, lsl #2
    d064:			; <UNDEFINED> instruction: 0xf4bf4296
    d068:	teqlt	pc, r5, lsl #19
    d06c:			; <UNDEFINED> instruction: 0x46324638
    d070:	tstls	r2, #32, 2
    d074:	bl	114b050 <rpl_re_syntax_options@@Base+0x11199a8>
    d078:	ldrtmi	r9, [r7], #-2834	; 0xfffff4ee
    d07c:	adcsmi	r9, r5, #278528	; 0x44000
    d080:	ldrtmi	r9, [r3], #2565	; 0xa05
    d084:	blne	feb7cfbc <rpl_re_syntax_options@@Base+0xfeb4b914>
    d088:	bl	fe896490 <rpl_re_syntax_options@@Base+0xfe864de8>
    d08c:	ldmdblt	r9, {r0, r1, r3, r9}^
    d090:			; <UNDEFINED> instruction: 0x462e9913
    d094:	ldmdaeq	pc, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    d098:	stmdbeq	r4, {r0, r5, r7, r8, r9, fp, sp, lr, pc}
    d09c:	bllt	c4b0a0 <rpl_re_syntax_options@@Base+0xc199f8>
    d0a0:	tstls	r1, #0, 6
    d0a4:	blt	ff60b0a8 <rpl_re_syntax_options@@Base+0xff5d9a00>
    d0a8:	strtmi	r2, [lr], -r1, lsl #26
    d0ac:			; <UNDEFINED> instruction: 0x2601bf38
    d0b0:			; <UNDEFINED> instruction: 0xf4bf4296
    d0b4:	cmnlt	r7, pc, asr r9
    d0b8:	svclt	0x00942d01
    d0bc:	andcs	r2, r1, #0, 4
    d0c0:	svclt	0x00182b00
    d0c4:	bcs	158cc <sigaltstack@plt+0x13044>
    d0c8:	adchi	pc, sp, r0, asr #32
    d0cc:			; <UNDEFINED> instruction: 0xf8079a11
    d0d0:	bls	4d7cdc <rpl_re_syntax_options@@Base+0x4a6634>
    d0d4:			; <UNDEFINED> instruction: 0xf04f44b3
    d0d8:			; <UNDEFINED> instruction: 0x462e085f
    d0dc:	stmdbeq	r4, {r1, r5, r7, r8, r9, fp, sp, lr, pc}
    d0e0:	bl	fe8b38fc <rpl_re_syntax_options@@Base+0xfe882254>
    d0e4:			; <UNDEFINED> instruction: 0xf7ff020b
    d0e8:	vnmlsne.f64	d27, d0, d11
    d0ec:	svclt	0x00180783
    d0f0:	msrne	SPSR_fsc, #64, 4
    d0f4:	blls	401550 <rpl_re_syntax_options@@Base+0x3cfea8>
    d0f8:	blx	fe0d5a92 <rpl_re_syntax_options@@Base+0xfe0a43ea>
    d0fc:	strbne	r3, [r3, r0, lsl #2]
    d100:	cmnne	r1, #199680	; 0x30c00
    d104:	tsteq	r3, #2048	; 0x800	; <UNPREDICTABLE>
    d108:			; <UNDEFINED> instruction: 0xf0402b00
    d10c:	vst4.32	{d24-d27}, [pc :64], r5
    d110:			; <UNDEFINED> instruction: 0xf00d71c8
    d114:	vrecps.f32	d31, d16, d3
    d118:	stmdbcs	r0, {r0, r2, r3, r5, r6, r8, r9, ip}
    d11c:			; <UNDEFINED> instruction: 0xf44fbf08
    d120:	ldrmi	r7, [r9], #951	; 0x3b7
    d124:	stmdbls	lr, {r1, r4, r8, r9, fp, ip, pc}
    d128:	rscscc	pc, pc, #79	; 0x4f
    d12c:	movweq	lr, #15273	; 0x3ba9
    d130:			; <UNDEFINED> instruction: 0x73bff503
    d134:	andne	pc, r3, r1, lsl #23
    d138:	ldrmi	r1, [r8], #-2009	; 0xfffff827
    d13c:	asreq	lr, r1, #23
    d140:	biceq	lr, r1, r1, asr #23
    d144:	bl	fea53ab8 <rpl_re_syntax_options@@Base+0xfea22410>
    d148:	movwcc	r0, #13059	; 0x3303
    d14c:	cfstr32cs	mvfx14, [r8, #-172]	; 0xffffff54
    d150:			; <UNDEFINED> instruction: 0xf8dddc75
    d154:	vqshl.s8	d19, d28, d22
    d158:	vmla.i<illegal width 8>	d22, d6, d3[5]
    d15c:	strtmi	r6, [sl], -r6, rrx
    d160:	smlabbgt	r3, r0, fp, pc	; <UNPREDICTABLE>
    d164:	bcs	259970 <rpl_re_syntax_options@@Base+0x2282c8>
    d168:	mvnvc	lr, #323584	; 0x4f000
    d16c:			; <UNDEFINED> instruction: 0x03a1ebc3
    d170:	ldrls	sp, [r1, #-502]	; 0xfffffe0a
    d174:	blt	188b178 <rpl_re_syntax_options@@Base+0x1859ad0>
    d178:	ldrtmi	r1, [r8], -sl, ror #28
    d17c:	tstls	r1, #32, 2
    d180:			; <UNDEFINED> instruction: 0xf7f54417
    d184:	blls	487c84 <rpl_re_syntax_options@@Base+0x4565dc>
    d188:	bls	3c6e54 <rpl_re_syntax_options@@Base+0x3957ac>
    d18c:	smlabbcs	r3, r2, fp, pc	; <UNPREDICTABLE>
    d190:	strmi	r1, [fp], #-2010	; 0xfffff826
    d194:	tstls	r1, r2, lsl #2
    d198:			; <UNDEFINED> instruction: 0x03a3ebc2
    d19c:			; <UNDEFINED> instruction: 0xf7ff3301
    d1a0:	ldmdbls	r1, {r2, r3, r6, r9, fp, ip, sp, pc}
    d1a4:	orrseq	pc, r4, #82837504	; 0x4f00000
    d1a8:	mvnsvc	pc, #217055232	; 0xcf00000
    d1ac:	bl	fe8d51b4 <rpl_re_syntax_options@@Base+0xfe8a3b0c>
    d1b0:	vceq.f32	d0, d1, d2
    d1b4:	ldrbmi	r7, [r1, #-876]!	; 0xfffffc94
    d1b8:	andsls	r4, r2, r3, lsl r4
    d1bc:	andeq	pc, r4, #79	; 0x4f
    d1c0:			; <UNDEFINED> instruction: 0xf04fbfac
    d1c4:			; <UNDEFINED> instruction: 0xf04f0e00
    d1c8:	andsls	r0, r1, #1, 28
    d1cc:	blt	e8b1d0 <rpl_re_syntax_options@@Base+0xe59b28>
    d1d0:	orrseq	pc, r4, pc, asr #12
    d1d4:	mvnsvc	pc, pc, asr #13
    d1d8:			; <UNDEFINED> instruction: 0xf6ff428a
    d1dc:	andcs	sl, r2, #640	; 0x280
    d1e0:	andsls	r3, r1, #100, 6	; 0x90000001
    d1e4:	blt	a8b1e8 <rpl_re_syntax_options@@Base+0xa59b40>
    d1e8:	ldmdb	ip, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d1ec:	ldrb	r4, [r4], #-1063	; 0xfffffbd9
    d1f0:			; <UNDEFINED> instruction: 0x46224638
    d1f4:	strtmi	r9, [r7], #-2315	; 0xfffff6f5
    d1f8:			; <UNDEFINED> instruction: 0xf82ef7ff
    d1fc:			; <UNDEFINED> instruction: 0xf10ae44d
    d200:			; <UNDEFINED> instruction: 0xf04f0102
    d204:	strmi	r0, [sl], -r1, lsl #18
    d208:	blcc	8b254 <rpl_re_syntax_options@@Base+0x59bac>
    d20c:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    d210:			; <UNDEFINED> instruction: 0xf47f2b3a
    d214:	ldrb	sl, [r6, r3, lsl #29]!
    d218:	ldrbmi	r2, [r6], -r1, lsl #8
    d21c:	blt	ff38b220 <rpl_re_syntax_options@@Base+0xff359b78>
    d220:			; <UNDEFINED> instruction: 0x71b7f44f
    d224:	cdpne	4, 6, cr14, cr10, cr8, {5}
    d228:			; <UNDEFINED> instruction: 0x21204638
    d22c:	ldrmi	r9, [r7], #-786	; 0xfffffcee
    d230:	b	19cb20c <rpl_re_syntax_options@@Base+0x1999b64>
    d234:	smlald	r9, r9, r2, fp	; <UNPREDICTABLE>
    d238:			; <UNDEFINED> instruction: 0x73b7f44f
    d23c:			; <UNDEFINED> instruction: 0xf8dde771
    d240:	ldrls	r3, [r1, #-1212]	; 0xfffffb44
    d244:	ldmiblt	r9!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d248:	stmdb	r6!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d24c:	tstls	r1, #0, 6
    d250:	blt	20b254 <rpl_re_syntax_options@@Base+0x1d9bac>
    d254:			; <UNDEFINED> instruction: 0xf7ff46b2
    d258:			; <UNDEFINED> instruction: 0xf89aba9d
    d25c:	ldrbmi	r1, [r6], -r0
    d260:	svclt	0x0000e4d7
    d264:	andeq	r0, r1, sl, lsl #8
    d268:	strdlt	fp, [r7], r0
    d26c:	strcs	r4, [r0], -sp, lsl #26
    d270:	ldrbtmi	r4, [sp], #-3085	; 0xfffff3f3
    d274:	pushpl	{r2, r3, r8, r9, sl, fp, ip, pc}
    d278:	ldreq	pc, [r3], #-269	; 0xfffffef3
    d27c:	strls	r9, [r1], #-1536	; 0xfffffa00
    d280:	strls	r6, [r2, -ip, lsr #16]
    d284:	andsvs	pc, r3, sp, lsl #17
    d288:	cfstrsls	mvf9, [sp], {5}
    d28c:			; <UNDEFINED> instruction: 0xf7ff9403
    d290:	bls	18b2c4 <rpl_re_syntax_options@@Base+0x159c1c>
    d294:	addsmi	r6, sl, #2818048	; 0x2b0000
    d298:	andlt	sp, r7, r1, lsl #2
    d29c:			; <UNDEFINED> instruction: 0xf7f5bdf0
    d2a0:	svclt	0x0000e8fc
    d2a4:			; <UNDEFINED> instruction: 0x00021ab6
    d2a8:	andeq	r0, r0, r0, lsl #4
    d2ac:	mrcmi	5, 0, fp, cr9, cr8, {7}
    d2b0:	tstlt	r8, #2113929216	; 0x7e000000
    d2b4:	strmi	r2, [r4], -pc, lsr #2
    d2b8:	b	1fcb294 <rpl_re_syntax_options@@Base+0x1f99bec>
    d2bc:	lslslt	r4, r5, #12
    d2c0:	blne	ed43e4 <rpl_re_syntax_options@@Base+0xea2d3c>
    d2c4:	vldrle	d2, [r2, #-24]	; 0xffffffe8
    d2c8:	andcs	r4, r7, #311296	; 0x4c000
    d2cc:	ldrbtmi	r3, [r9], #-2054	; 0xfffff7fa
    d2d0:	b	fedcb2ac <rpl_re_syntax_options@@Base+0xfed99c04>
    d2d4:	ldmdbmi	r1, {r3, r4, r6, r8, fp, ip, sp, pc}
    d2d8:	ldrtmi	r2, [r8], -r3, lsl #4
    d2dc:	ldrbtmi	r4, [r9], #-1596	; 0xfffff9c4
    d2e0:	b	febcb2bc <rpl_re_syntax_options@@Base+0xfeb99c14>
    d2e4:	blmi	3bb74c <rpl_re_syntax_options@@Base+0x38a0a4>
    d2e8:	ldmpl	r3!, {r2, r3, r5, r8, sl, fp, ip}^
    d2ec:	bmi	365364 <rpl_re_syntax_options@@Base+0x333cbc>
    d2f0:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    d2f4:	ldmpl	r3!, {r2, r4, sp, lr}^
    d2f8:	ldcllt	0, cr6, [r8, #112]!	; 0x70
    d2fc:	eorscs	r4, r7, #11264	; 0x2c00
    d300:	tstcs	r1, fp, lsl #16
    d304:	ldrbtmi	r5, [r8], #-2291	; 0xfffff70d
    d308:			; <UNDEFINED> instruction: 0xf7f5681b
    d30c:			; <UNDEFINED> instruction: 0xf7f5e926
    d310:	svclt	0x0000ea9e
    d314:	andeq	r1, r2, r8, ror sl
    d318:	andeq	r0, r1, r2, lsr #1
    d31c:	muleq	r1, sl, r0
    d320:			; <UNDEFINED> instruction: 0x000002b8
    d324:	andeq	r4, r2, sl, asr #32
    d328:	muleq	r0, r0, r2
    d32c:	andeq	r0, r0, r4, lsr r2
    d330:	andeq	r0, r1, r2, lsr r0
    d334:	adcscs	fp, r3, #8, 10	; 0x2000000
    d338:	stmdbmi	r4, {r0, r1, r8, r9, fp, lr}
    d33c:	ldrbtmi	r4, [fp], #-2052	; 0xfffff7fc
    d340:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    d344:	b	fe6cb320 <rpl_re_syntax_options@@Base+0xfe699c78>
    d348:	andeq	r0, r1, lr, lsr r0
    d34c:	andeq	pc, r0, r8, lsr lr	; <UNPREDICTABLE>
    d350:	andeq	pc, r0, r2, ror lr	; <UNPREDICTABLE>
    d354:	svcmi	0x00f0e92d
    d358:			; <UNDEFINED> instruction: 0xf8dfb0a5
    d35c:			; <UNDEFINED> instruction: 0x460a9598
    d360:	ldrcc	pc, [r4, #2271]	; 0x8df
    d364:	ldrbtmi	r4, [r9], #1540	; 0x604
    d368:	tstcs	r2, r0, lsl r6
    d36c:			; <UNDEFINED> instruction: 0xf859aa1c
    d370:	strcs	r3, [r0], -r3
    d374:	movwls	r9, #20996	; 0x5204
    d378:			; <UNDEFINED> instruction: 0x9323681b
    d37c:	ldc2	0, cr15, [r2]
    d380:	stmdavc	r3!, {r0, ip, pc}
    d384:	stmdbls	r1, {r0, r1, r3, r5, r6, r8, r9, ip, sp, pc}
    d388:			; <UNDEFINED> instruction: 0xf00a4620
    d38c:	strmi	pc, [r2], fp, ror #31
    d390:			; <UNDEFINED> instruction: 0xf7f5b338
    d394:	stmdacs	r1, {r2, r4, r5, r6, r7, fp, sp, lr, pc}
    d398:	stmdals	r1, {r1, r4, r5, fp, ip, lr, pc}
    d39c:	ldmdb	ip!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d3a0:			; <UNDEFINED> instruction: 0x46054554
    d3a4:			; <UNDEFINED> instruction: 0xf7f5d208
    d3a8:			; <UNDEFINED> instruction: 0xf81ae966
    d3ac:	stmdavs	r3, {r0, sl, fp, sp}
    d3b0:	andscc	pc, r2, r3, lsr r8	; <UNPREDICTABLE>
    d3b4:	strle	r0, [ip], #-1818	; 0xfffff8e6
    d3b8:	andmi	pc, r5, sl, lsl r8	; <UNPREDICTABLE>
    d3bc:			; <UNDEFINED> instruction: 0xf0002c00
    d3c0:			; <UNDEFINED> instruction: 0xf7f58276
    d3c4:	stmdavs	r3, {r3, r4, r6, r8, fp, sp, lr, pc}
    d3c8:	andscc	pc, r4, r3, lsr r8	; <UNPREDICTABLE>
    d3cc:			; <UNDEFINED> instruction: 0xf140071b
    d3d0:			; <UNDEFINED> instruction: 0xf89a826e
    d3d4:			; <UNDEFINED> instruction: 0xb1233000
    d3d8:	streq	pc, [r1], #-266	; 0xfffffef6
    d3dc:	blcs	2b470 <quoting_style_vals@@Base+0xd9ac>
    d3e0:	movwcs	sp, #465	; 0x1d1
    d3e4:	stmdals	r1, {r1, r8, r9, ip, pc}
    d3e8:	stmda	r6, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d3ec:	bls	8f4008 <rpl_re_syntax_options@@Base+0x8c2960>
    d3f0:	ldmdavs	fp, {r1, fp, ip, pc}
    d3f4:			; <UNDEFINED> instruction: 0xf040429a
    d3f8:	eorlt	r8, r5, sl, ror r2
    d3fc:	svchi	0x00f0e8bd
    d400:	stmdaeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
    d404:			; <UNDEFINED> instruction: 0x96084554
    d408:	eorvs	pc, r8, sp, lsl #17
    d40c:			; <UNDEFINED> instruction: 0xf88d940b
    d410:			; <UNDEFINED> instruction: 0xf8c8601c
    d414:			; <UNDEFINED> instruction: 0xf0806004
    d418:	svcge	0x000e81c1
    d41c:			; <UNDEFINED> instruction: 0xf89d2501
    d420:	blcs	19498 <sigaltstack@plt+0x16c10>
    d424:	msrhi	SPSR_sx, r0, asr #32
    d428:	ldrbcs	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    d42c:			; <UNDEFINED> instruction: 0xf8597823
    d430:			; <UNDEFINED> instruction: 0xf0031002
    d434:	ldmdbeq	fp, {r0, r1, r2, r3, r4, r9}^
    d438:	eorcc	pc, r3, r1, asr r8	; <UNPREDICTABLE>
    d43c:			; <UNDEFINED> instruction: 0x07da40d3
    d440:	cmphi	r0, r0, asr #2	; <UNPREDICTABLE>
    d444:			; <UNDEFINED> instruction: 0xf894950c
    d448:			; <UNDEFINED> instruction: 0xf88db000
    d44c:			; <UNDEFINED> instruction: 0xf88d5034
    d450:			; <UNDEFINED> instruction: 0xf8cd5028
    d454:			; <UNDEFINED> instruction: 0xf1bbb038
    d458:			; <UNDEFINED> instruction: 0xf0000f00
    d45c:	stflsd	f0, [fp], {49}	; 0x31
    d460:			; <UNDEFINED> instruction: 0xf88d9b0c
    d464:	ldrmi	r6, [ip], #-40	; 0xffffffd8
    d468:	mlascc	r4, sp, r8, pc	; <UNPREDICTABLE>
    d46c:	strls	r4, [fp], #-1364	; 0xfffffaac
    d470:	blcs	423cc <rpl_re_syntax_options@@Base+0x10d24>
    d474:	orrshi	pc, r2, r0
    d478:			; <UNDEFINED> instruction: 0xf7f54658
    d47c:	blx	fec4793c <rpl_re_syntax_options@@Base+0xfec16294>
    d480:	ldmdbeq	fp, {r7, r8, r9, ip, sp, lr, pc}^
    d484:	blls	72094 <rpl_re_syntax_options@@Base+0x409ec>
    d488:	bleq	16498c4 <rpl_re_syntax_options@@Base+0x161821c>
    d48c:	subsvs	pc, r4, sp, lsl #17
    d490:			; <UNDEFINED> instruction: 0xf8cd2701
    d494:	ldrmi	sl, [sp], -ip, lsr #32
    d498:			; <UNDEFINED> instruction: 0xf89d9319
    d49c:			; <UNDEFINED> instruction: 0xf8c83054
    d4a0:	ldrls	r6, [r6], -r4
    d4a4:	rsbvs	pc, r0, sp, lsl #17
    d4a8:	andge	pc, ip, sp, asr #17
    d4ac:	andsvs	pc, ip, sp, lsl #17
    d4b0:	andvs	pc, r0, r8, asr #17
    d4b4:	eorvs	pc, r8, sp, lsl #17
    d4b8:	andvs	pc, r4, fp, asr #17
    d4bc:			; <UNDEFINED> instruction: 0xa010f8dd
    d4c0:	cmple	r8, r0, lsl #22
    d4c4:	ldrtcs	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    d4c8:			; <UNDEFINED> instruction: 0xf859782b
    d4cc:			; <UNDEFINED> instruction: 0xf0031002
    d4d0:	ldmdbeq	fp, {r0, r1, r2, r3, r4, r9}^
    d4d4:	eorcc	pc, r3, r1, asr r8	; <UNPREDICTABLE>
    d4d8:			; <UNDEFINED> instruction: 0x07db40d3
    d4dc:	rscshi	pc, r9, r0, asr #2
    d4e0:	stmdavc	ip!, {r1, r3, r4, r8, r9, sl, ip, pc}
    d4e4:	rsbvc	pc, ip, sp, lsl #17
    d4e8:	rsbvc	pc, r0, sp, lsl #17
    d4ec:	cfstrscs	mvf9, [r0], {28}
    d4f0:			; <UNDEFINED> instruction: 0xf89dd061
    d4f4:	blcs	1959c <sigaltstack@plt+0x16d14>
    d4f8:	rschi	pc, r4, r0, asr #32
    d4fc:	mulscc	ip, sp, r8
    d500:	blcs	34534 <rpl_re_syntax_options@@Base+0x2e8c>
    d504:	adcshi	pc, r2, r0, asr #32
    d508:	stmdavc	r3!, {r2, r3, r4, r5, r6, r7, r9, fp, lr}
    d50c:	andne	pc, r2, r9, asr r8	; <UNPREDICTABLE>
    d510:	andseq	pc, pc, #3
    d514:			; <UNDEFINED> instruction: 0xf851095b
    d518:	sbcsmi	r3, r3, r3, lsr #32
    d51c:			; <UNDEFINED> instruction: 0xf14007d8
    d520:			; <UNDEFINED> instruction: 0x970c809d
    d524:			; <UNDEFINED> instruction: 0xf88d7824
    d528:			; <UNDEFINED> instruction: 0xf88d7034
    d52c:	strls	r7, [lr], #-40	; 0xffffffd8
    d530:			; <UNDEFINED> instruction: 0xf0002c00
    d534:	stcls	0, cr8, [fp], {197}	; 0xc5
    d538:	tstpl	r9, #3620864	; 0x374000
    d53c:	ldrmi	r9, [sp], #-2572	; 0xfffff5f4
    d540:			; <UNDEFINED> instruction: 0x3054f89d
    d544:			; <UNDEFINED> instruction: 0xf88d4414
    d548:			; <UNDEFINED> instruction: 0xf88d6028
    d54c:	strls	r6, [fp], #-96	; 0xffffffa0
    d550:	blcs	329bc <rpl_re_syntax_options@@Base+0x1314>
    d554:			; <UNDEFINED> instruction: 0xf7f5d0b6
    d558:			; <UNDEFINED> instruction: 0x4601e812
    d55c:			; <UNDEFINED> instruction: 0xf0004628
    d560:	strtmi	pc, [r9], -r3, lsr #23
    d564:			; <UNDEFINED> instruction: 0x4602465b
    d568:			; <UNDEFINED> instruction: 0xf0014650
    d56c:	mcrrne	8, 13, pc, r5, cr15	; <UNPREDICTABLE>
    d570:	svclt	0x0002901a
    d574:	rsbvs	pc, ip, sp, lsl #17
    d578:			; <UNDEFINED> instruction: 0xf88d971a
    d57c:	adcsle	r7, r8, r0, rrx
    d580:			; <UNDEFINED> instruction: 0xf0001c84
    d584:	ldcls	0, cr8, [ip], {230}	; 0xe6
    d588:	blls	67bab0 <rpl_re_syntax_options@@Base+0x64a408>
    d58c:	ldmdavc	fp, {r1, r3, r4, r8, r9, sl, ip, pc}
    d590:			; <UNDEFINED> instruction: 0xf0402b00
    d594:	ldflsd	f0, [ip], {154}	; 0x9a
    d598:			; <UNDEFINED> instruction: 0xf0402c00
    d59c:			; <UNDEFINED> instruction: 0x4658819f
    d5a0:	rsbvc	pc, ip, sp, lsl #17
    d5a4:	svc	0x0050f7f4
    d5a8:			; <UNDEFINED> instruction: 0xf88db108
    d5ac:			; <UNDEFINED> instruction: 0xf88d6054
    d5b0:	stccs	0, cr7, [r0], {96}	; 0x60
    d5b4:			; <UNDEFINED> instruction: 0xf89dd19d
    d5b8:			; <UNDEFINED> instruction: 0xf8dd3028
    d5bc:	blcs	355f4 <rpl_re_syntax_options@@Base+0x3f4c>
    d5c0:	tsthi	r8, r0, asr #32	; <UNPREDICTABLE>
    d5c4:	mulscc	ip, sp, r8
    d5c8:	blcs	345fc <rpl_re_syntax_options@@Base+0x2f54>
    d5cc:	rscshi	pc, r2, r0, asr #32
    d5d0:	stmdavc	r3!, {r1, r3, r6, r7, r9, fp, lr}
    d5d4:	andne	pc, r2, r9, asr r8	; <UNPREDICTABLE>
    d5d8:	andseq	pc, pc, #3
    d5dc:			; <UNDEFINED> instruction: 0xf851095b
    d5e0:	sbcsmi	r3, r3, r3, lsr #32
    d5e4:			; <UNDEFINED> instruction: 0xf14007d9
    d5e8:	movwcs	r8, #4316	; 0x10dc
    d5ec:	stmdavc	r4!, {r2, r3, r8, r9, ip, pc}
    d5f0:	eorscc	pc, r4, sp, lsl #17
    d5f4:	eorcc	pc, r8, sp, lsl #17
    d5f8:	teqlt	r4, lr, lsl #8
    d5fc:	mlascc	r4, sp, r8, pc	; <UNPREDICTABLE>
    d600:			; <UNDEFINED> instruction: 0x4620b11b
    d604:	stmda	r8!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d608:	blls	bba70 <rpl_re_syntax_options@@Base+0x8a3c8>
    d60c:			; <UNDEFINED> instruction: 0xf47f2b00
    d610:	bmi	feeb91c0 <rpl_re_syntax_options@@Base+0xfee87b18>
    d614:	strvs	lr, [r0], -r8, asr #19
    d618:	eorge	pc, ip, sp, asr #17
    d61c:	andsvs	pc, ip, sp, lsl #17
    d620:	eorvs	pc, r8, sp, lsl #17
    d624:	mulcc	r0, sl, r8
    d628:	andne	pc, r2, r9, asr r8	; <UNPREDICTABLE>
    d62c:	andseq	pc, pc, #3
    d630:			; <UNDEFINED> instruction: 0xf851095b
    d634:	sbcsmi	r3, r3, r3, lsr #32
    d638:			; <UNDEFINED> instruction: 0xf14007df
    d63c:	movwcs	r8, #4322	; 0x10e2
    d640:			; <UNDEFINED> instruction: 0xf89a930c
    d644:			; <UNDEFINED> instruction: 0xf88d4000
    d648:			; <UNDEFINED> instruction: 0xf88d3034
    d64c:	strls	r3, [lr], #-40	; 0xffffffd8
    d650:			; <UNDEFINED> instruction: 0xf0002c00
    d654:	stflsd	f0, [ip], {47}	; 0x2f
    d658:			; <UNDEFINED> instruction: 0xe6924454
    d65c:			; <UNDEFINED> instruction: 0xf7f44640
    d660:	stmdacs	r0, {r2, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    d664:	msrhi	CPSR_f, r0
    d668:	andsvc	pc, ip, sp, lsl #17
    d66c:	svc	0x0086f7f4
    d670:	strtmi	r4, [r0], -r1, lsl #12
    d674:	blx	64967e <rpl_re_syntax_options@@Base+0x617fd6>
    d678:	strbmi	r4, [r3], -r1, lsr #12
    d67c:	stmdage	lr, {r1, r9, sl, lr}
    d680:			; <UNDEFINED> instruction: 0xf854f001
    d684:	andls	r1, ip, r1, asr #24
    d688:	stcne	0, cr13, [r2], {94}	; 0x5e
    d68c:	stcls	0, cr13, [lr], {106}	; 0x6a
    d690:			; <UNDEFINED> instruction: 0x9c0bb948
    d694:	stmdavc	r3!, {r2, r3, r8, r9, sl, ip, pc}
    d698:			; <UNDEFINED> instruction: 0xf0402b00
    d69c:	stflsd	f0, [lr], {22}
    d6a0:			; <UNDEFINED> instruction: 0xf0402c00
    d6a4:			; <UNDEFINED> instruction: 0x4640811b
    d6a8:	eorsvc	pc, r4, sp, lsl #17
    d6ac:	mcr	7, 6, pc, cr12, cr4, {7}	; <UNPREDICTABLE>
    d6b0:			; <UNDEFINED> instruction: 0xf88db108
    d6b4:			; <UNDEFINED> instruction: 0xf88d601c
    d6b8:	stccs	0, cr7, [r0], {40}	; 0x28
    d6bc:	svcge	0x003bf47f
    d6c0:	stmia	r4, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d6c4:	mlascc	r4, sp, r8, pc	; <UNPREDICTABLE>
    d6c8:	blcs	34708 <rpl_re_syntax_options@@Base+0x3060>
    d6cc:	svcge	0x0033f43f
    d6d0:	ldrbmi	lr, [r8], -lr, lsr #14
    d6d4:	mrc	7, 5, APSR_nzcv, cr8, cr4, {7}
    d6d8:			; <UNDEFINED> instruction: 0xf0002800
    d6dc:			; <UNDEFINED> instruction: 0xf88d80ed
    d6e0:			; <UNDEFINED> instruction: 0xe7387054
    d6e4:			; <UNDEFINED> instruction: 0xf7f44640
    d6e8:	stmdacs	r0, {r4, r5, r7, r9, sl, fp, sp, lr, pc}
    d6ec:	rschi	pc, r4, r0
    d6f0:	andspl	pc, ip, sp, lsl #17
    d6f4:	svc	0x0042f7f4
    d6f8:	strtmi	r4, [r0], -r1, lsl #12
    d6fc:	blx	ff549704 <rpl_re_syntax_options@@Base+0xff51805c>
    d700:	strtmi	r4, [r1], -r3, asr #12
    d704:	ldrtmi	r4, [r8], -r2, lsl #12
    d708:			; <UNDEFINED> instruction: 0xf810f001
    d70c:	andls	r1, ip, r3, asr #24
    d710:	stcne	0, cr13, [r4], {48}	; 0x30
    d714:	stmdacs	r0, {r0, r2, r4, r5, ip, lr, pc}
    d718:	stflsd	f5, [fp], {61}	; 0x3d
    d71c:	stmdavc	r3!, {r2, r3, r8, sl, ip, pc}
    d720:			; <UNDEFINED> instruction: 0xf0402b00
    d724:			; <UNDEFINED> instruction: 0xf8dd80d2
    d728:			; <UNDEFINED> instruction: 0xf1bbb038
    d72c:			; <UNDEFINED> instruction: 0xf0400f00
    d730:			; <UNDEFINED> instruction: 0x464080d5
    d734:	eorspl	pc, r4, sp, lsl #17
    d738:	mcr	7, 4, pc, cr6, cr4, {7}	; <UNPREDICTABLE>
    d73c:			; <UNDEFINED> instruction: 0xf88db108
    d740:			; <UNDEFINED> instruction: 0xf88d601c
    d744:	str	r5, [r6], r8, lsr #32
    d748:			; <UNDEFINED> instruction: 0xf88d970c
    d74c:	stcls	0, cr6, [fp], {52}	; 0x34
    d750:	ldmdals	r9, {r1, r4, r5, r6, r7, r9, sl, sp, lr, pc}
    d754:	svc	0x00a0f7f4
    d758:	rsbvs	pc, ip, sp, lsl #17
    d75c:	rsbvc	pc, r0, sp, lsl #17
    d760:			; <UNDEFINED> instruction: 0xe6c6901a
    d764:	strtmi	r9, [r0], -fp, lsl #24
    d768:	svc	0x0096f7f4
    d76c:	eorsvs	pc, r4, sp, lsl #17
    d770:	strbt	r9, [r1], ip
    d774:			; <UNDEFINED> instruction: 0xf88d950c
    d778:			; <UNDEFINED> instruction: 0xf8dd6034
    d77c:	stcls	0, cr11, [fp], {56}	; 0x38
    d780:	stcls	6, cr14, [fp], {110}	; 0x6e
    d784:			; <UNDEFINED> instruction: 0xf7f44620
    d788:			; <UNDEFINED> instruction: 0xf88def88
    d78c:			; <UNDEFINED> instruction: 0xf8dd6034
    d790:	andls	fp, ip, r8, lsr r0
    d794:			; <UNDEFINED> instruction: 0xf8dde664
    d798:			; <UNDEFINED> instruction: 0xe7cab038
    d79c:	movwls	r2, #8961	; 0x2301
    d7a0:			; <UNDEFINED> instruction: 0x4640e671
    d7a4:	mrc	7, 2, APSR_nzcv, cr0, cr4, {7}
    d7a8:			; <UNDEFINED> instruction: 0xf0002800
    d7ac:	movwcs	r8, #4229	; 0x1085
    d7b0:	andscc	pc, ip, sp, lsl #17
    d7b4:	mcr	7, 7, pc, cr2, cr4, {7}	; <UNPREDICTABLE>
    d7b8:	strtmi	r4, [r0], -r1, lsl #12
    d7bc:	blx	1d497c4 <rpl_re_syntax_options@@Base+0x1d1811c>
    d7c0:	strtmi	r4, [r1], -r3, asr #12
    d7c4:	stmdage	lr, {r1, r9, sl, lr}
    d7c8:			; <UNDEFINED> instruction: 0xffb0f000
    d7cc:	andls	r1, ip, r2, asr #24
    d7d0:	stcne	0, cr13, [r3], {66}	; 0x42
    d7d4:	stmdacs	r0, {r5, r6, ip, lr, pc}
    d7d8:	stcls	0, cr13, [lr], {80}	; 0x50
    d7dc:	strcs	r4, [r1, #-1600]	; 0xfffff9c0
    d7e0:	eorspl	pc, r4, sp, lsl #17
    d7e4:	mrc	7, 1, APSR_nzcv, cr0, cr4, {7}
    d7e8:			; <UNDEFINED> instruction: 0xf88db108
    d7ec:			; <UNDEFINED> instruction: 0xf88d601c
    d7f0:	str	r5, [r2, -r8, lsr #32]
    d7f4:	mlascc	r4, sp, r8, pc	; <UNPREDICTABLE>
    d7f8:	blcs	34838 <rpl_re_syntax_options@@Base+0x3190>
    d7fc:	mrcge	4, 7, APSR_nzcv, cr14, cr15, {1}
    d800:			; <UNDEFINED> instruction: 0x4640e6fb
    d804:	mcr	7, 1, pc, cr0, cr4, {7}	; <UNPREDICTABLE>
    d808:	subsle	r2, r5, r0, lsl #16
    d80c:			; <UNDEFINED> instruction: 0xf88d2401
    d810:			; <UNDEFINED> instruction: 0xf7f4401c
    d814:			; <UNDEFINED> instruction: 0x4601eeb4
    d818:			; <UNDEFINED> instruction: 0xf0004650
    d81c:	strbmi	pc, [r3], -r5, asr #20	; <UNPREDICTABLE>
    d820:			; <UNDEFINED> instruction: 0x46024651
    d824:			; <UNDEFINED> instruction: 0xf000a80e
    d828:	mcrrne	15, 8, pc, r5, cr1	; <UNPREDICTABLE>
    d82c:	svclt	0x0008900c
    d830:			; <UNDEFINED> instruction: 0xf43f940c
    d834:	stcne	15, cr10, [r1], {16}
    d838:			; <UNDEFINED> instruction: 0xb1a8d029
    d83c:	ldrmi	r9, [ip], -lr, lsl #22
    d840:	strcs	r4, [r1, #-1600]	; 0xfffff9c0
    d844:	eorspl	pc, r4, sp, lsl #17
    d848:	ldcl	7, cr15, [lr, #976]!	; 0x3d0
    d84c:			; <UNDEFINED> instruction: 0xf88db108
    d850:			; <UNDEFINED> instruction: 0xf88d601c
    d854:	ldrbt	r5, [fp], r8, lsr #32
    d858:			; <UNDEFINED> instruction: 0xf88d2301
    d85c:	movwls	r6, #49204	; 0xc034
    d860:	eorcc	pc, r8, sp, lsl #17
    d864:	strb	r9, [r9], lr, lsl #24
    d868:	strls	r9, [ip], #-2827	; 0xfffff4f5
    d86c:	bllt	18eb8e0 <rpl_re_syntax_options@@Base+0x18ba238>
    d870:	ldrmi	r9, [ip], -lr, lsl #22
    d874:	rscle	r2, r3, r0, lsl #22
    d878:	ldc2l	7, cr15, [ip, #-1020]	; 0xfffffc04
    d87c:	andcs	r9, r1, #11264	; 0x2c00
    d880:	ldmdavc	fp, {r2, r3, r9, ip, pc}
    d884:			; <UNDEFINED> instruction: 0x9c0ebb0b
    d888:	adcle	r2, r7, r0, lsl #24
    d88c:	stmdals	fp, {r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    d890:	svc	0x0002f7f4
    d894:	ldrb	r9, [lr], ip
    d898:			; <UNDEFINED> instruction: 0xf7f4980b
    d89c:	movwcs	lr, #7934	; 0x1efe
    d8a0:	eorsvs	pc, r4, sp, lsl #17
    d8a4:	eorcc	pc, r8, sp, lsl #17
    d8a8:	andls	r9, ip, lr, lsl #24
    d8ac:	movwcs	lr, #5798	; 0x16a6
    d8b0:	ldr	r9, [r8, #770]	; 0x302
    d8b4:	ldr	r9, [r6, #1026]	; 0x402
    d8b8:	addscs	r4, r6, #17408	; 0x4400
    d8bc:	ldmdami	r2, {r0, r4, r8, fp, lr}
    d8c0:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    d8c4:			; <UNDEFINED> instruction: 0xf7f44478
    d8c8:	blmi	449838 <rpl_re_syntax_options@@Base+0x418190>
    d8cc:	ldmdbmi	r0, {r1, r4, r5, r7, r9, sp}
    d8d0:	ldrbtmi	r4, [fp], #-2064	; 0xfffff7f0
    d8d4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    d8d8:	svc	0x00d0f7f4
    d8dc:	adcscs	r4, r3, #14336	; 0x3800
    d8e0:	stmdami	pc, {r1, r2, r3, r8, fp, lr}	; <UNPREDICTABLE>
    d8e4:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    d8e8:			; <UNDEFINED> instruction: 0xf7f44478
    d8ec:			; <UNDEFINED> instruction: 0xf7f4efc8
    d8f0:	svclt	0x0000edd4
    d8f4:	andeq	r1, r2, r2, asr #19
    d8f8:	andeq	r0, r0, r0, lsl #4
    d8fc:	strdeq	r0, [r0], -r8
    d900:			; <UNDEFINED> instruction: 0x0000fabc
    d904:			; <UNDEFINED> instruction: 0x0000f8b6
    d908:	andeq	pc, r0, r0, asr #17
    d90c:	andeq	pc, r0, sl, lsr #21
    d910:	andeq	pc, r0, r4, lsr #17
    d914:	andeq	pc, r0, r6, asr #17
    d918:	muleq	r0, r8, sl
    d91c:	muleq	r0, r2, r8
    d920:	andeq	pc, r0, ip, asr #17
    d924:			; <UNDEFINED> instruction: 0x4601b570
    d928:	addlt	r4, r2, r4, lsl #12
    d92c:	andcs	r2, r0, r5, lsl #4
    d930:	stc	7, cr15, [r6, #976]!	; 0x3d0
    d934:	strmi	r4, [r5], -r4, lsl #5
    d938:	strtmi	sp, [r1], -r3
    d93c:	stc2	7, cr15, [sl, #-1020]	; 0xfffffc04
    d940:			; <UNDEFINED> instruction: 0x4628b110
    d944:	ldcllt	0, cr11, [r0, #-8]!
    d948:			; <UNDEFINED> instruction: 0xf7f44628
    d94c:	strmi	lr, [r6], -r6, lsr #29
    d950:			; <UNDEFINED> instruction: 0xf7f44620
    d954:	ldrtmi	lr, [r0], #-3746	; 0xfffff15e
    d958:			; <UNDEFINED> instruction: 0xf0003004
    d95c:	blmi	1cceb0 <rpl_re_syntax_options@@Base+0x19b808>
    d960:			; <UNDEFINED> instruction: 0xf04f9500
    d964:	strls	r3, [r1], #-767	; 0xfffffd01
    d968:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    d96c:			; <UNDEFINED> instruction: 0xf7f44605
    d970:			; <UNDEFINED> instruction: 0x4628eeba
    d974:	ldcllt	0, cr11, [r0, #-8]!
    d978:	andeq	pc, r0, r6, lsr #20
    d97c:	svcmi	0x00f0e92d
    d980:	addlt	r2, r3, r5, lsl #4
    d984:	strmi	r4, [ip], -r7, lsl #12
    d988:	andcs	r4, r0, r1, lsl #12
    d98c:	andhi	pc, r4, #14614528	; 0xdf0000
    d990:	ldcl	7, cr15, [r6, #-976]!	; 0xfffffc30
    d994:			; <UNDEFINED> instruction: 0x460544f8
    d998:			; <UNDEFINED> instruction: 0xf916f00a
    d99c:	strmi	r4, [r2], r1, asr #12
    d9a0:			; <UNDEFINED> instruction: 0xf858f00a
    d9a4:	teqle	r6, r0, lsl #16
    d9a8:	ldrtmi	r4, [r9], -r6, lsl #12
    d9ac:	strtmi	r4, [r0], r8, lsr #12
    d9b0:	ldcl	7, cr15, [r0], #976	; 0x3d0
    d9b4:	teqlt	ip, #168820736	; 0xa100000
    d9b8:			; <UNDEFINED> instruction: 0xf0002800
    d9bc:			; <UNDEFINED> instruction: 0x463980b5
    d9c0:			; <UNDEFINED> instruction: 0xf7ff4628
    d9c4:	strmi	pc, [r2], r7, asr #25
    d9c8:			; <UNDEFINED> instruction: 0xf1b9b9b0
    d9cc:	andle	r0, r4, r0, lsl #30
    d9d0:	strtmi	r4, [r8], -r9, asr #12
    d9d4:	ldc2	7, cr15, [lr], #1020	; 0x3fc
    d9d8:			; <UNDEFINED> instruction: 0xf1b8b940
    d9dc:	rsble	r0, pc, r0, lsl #30
    d9e0:	strtmi	r4, [r8], -r1, asr #12
    d9e4:	ldc2	7, cr15, [r6], #1020	; 0x3fc
    d9e8:	rsble	r2, r9, r0, lsl #16
    d9ec:	svceq	0x0000f1ba
    d9f0:	ldrbmi	sp, [r0], -r2
    d9f4:	stc	7, cr15, [r0, #-976]	; 0xfffffc30
    d9f8:	ldrtmi	fp, [r0], -lr, asr #2
    d9fc:	ldcl	7, cr15, [ip], #976	; 0x3d0
    da00:	andlt	r4, r3, r8, lsr #12
    da04:	svchi	0x00f0e8bd
    da08:	cmple	r0, r0, lsl #16
    da0c:			; <UNDEFINED> instruction: 0x4628463d
    da10:	pop	{r0, r1, ip, sp, pc}
    da14:	usub8mi	r8, r2, r0
    da18:	strtmi	r4, [r0], -r1, asr #12
    da1c:	cdp2	0, 1, cr15, cr0, cr0, {0}
    da20:	ldrbmi	r4, [r0], -r1, lsl #13
    da24:	mrc	7, 1, APSR_nzcv, cr8, cr4, {7}
    da28:	andcc	r4, fp, r3, lsl #13
    da2c:	stc2l	0, cr15, [sl]
    da30:			; <UNDEFINED> instruction: 0x4651465a
    da34:			; <UNDEFINED> instruction: 0xf7f44606
    da38:	blmi	1608e18 <rpl_re_syntax_options@@Base+0x15d7770>
    da3c:			; <UNDEFINED> instruction: 0x0c0beb06
    da40:	ldrbtmi	r4, [fp], #-1586	; 0xfffff9ce
    da44:			; <UNDEFINED> instruction: 0xf846cb03
    da48:	strtmi	r0, [r0], -fp
    da4c:	ldmvc	fp, {r2, r3, r4, fp, pc}
    da50:	andne	pc, r4, ip, asr #17
    da54:			; <UNDEFINED> instruction: 0xf8ac4641
    da58:			; <UNDEFINED> instruction: 0xf88c4008
    da5c:			; <UNDEFINED> instruction: 0xf000300a
    da60:	strmi	pc, [r4], -pc, ror #27
    da64:			; <UNDEFINED> instruction: 0xf7f44630
    da68:	stccs	12, cr14, [r0], {200}	; 0xc8
    da6c:	teqcs	pc, lr, asr r0	; <UNPREDICTABLE>
    da70:			; <UNDEFINED> instruction: 0xf7f44620
    da74:	stmdacs	r0, {r3, r4, r9, sl, fp, sp, lr, pc}
    da78:	strtmi	sp, [r0], -r4, asr #32
    da7c:	ldc	7, cr15, [ip], #976	; 0x3d0
    da80:			; <UNDEFINED> instruction: 0x46284639
    da84:	svceq	0x0000f1b9
    da88:			; <UNDEFINED> instruction: 0xf7f4d060
    da8c:	stmdacs	r0, {r2, r7, sl, fp, sp, lr, pc}
    da90:			; <UNDEFINED> instruction: 0x4639d05a
    da94:			; <UNDEFINED> instruction: 0xf7ff4628
    da98:	stmdacs	r0, {r0, r2, r3, r4, r6, sl, fp, ip, sp, lr, pc}
    da9c:			; <UNDEFINED> instruction: 0x4680d173
    daa0:	strmi	r4, [r6], -sl, asr #13
    daa4:			; <UNDEFINED> instruction: 0xf1b9464c
    daa8:	orrsle	r0, r1, r0, lsl #30
    daac:			; <UNDEFINED> instruction: 0x4639e795
    dab0:			; <UNDEFINED> instruction: 0xf7ff4628
    dab4:	stmdacs	r0, {r0, r1, r2, r3, r6, sl, fp, ip, sp, lr, pc}
    dab8:	strtmi	sp, [r6], -r9, lsr #3
    dabc:	ldrtmi	r4, [ip], -r2, lsr #13
    dac0:			; <UNDEFINED> instruction: 0xf7f44628
    dac4:	strmi	lr, [r7], -sl, ror #27
    dac8:			; <UNDEFINED> instruction: 0xf7f44620
    dacc:	ldrtmi	lr, [r8], #-3558	; 0xfffff21a
    dad0:			; <UNDEFINED> instruction: 0xf0003004
    dad4:	blmi	c8cd38 <rpl_re_syntax_options@@Base+0xc5b690>
    dad8:			; <UNDEFINED> instruction: 0xf04f9401
    dadc:	strls	r3, [r0, #-767]	; 0xfffffd01
    dae0:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    dae4:			; <UNDEFINED> instruction: 0xf7f44607
    dae8:			; <UNDEFINED> instruction: 0xf1baedfe
    daec:	andle	r0, r2, r0, lsl #30
    daf0:			; <UNDEFINED> instruction: 0xf7f44650
    daf4:	cdpcs	12, 0, cr14, cr0, cr2, {4}
    daf8:	ldrtmi	sp, [r0], -r8, lsl #1
    dafc:			; <UNDEFINED> instruction: 0xf7f4463d
    db00:			; <UNDEFINED> instruction: 0xe784ec7c
    db04:			; <UNDEFINED> instruction: 0x46284639
    db08:	mcrr	7, 15, pc, r4, cr4	; <UNPREDICTABLE>
    db0c:	svceq	0x0000f1b9
    db10:	bllt	1441bac <rpl_re_syntax_options@@Base+0x1410504>
    db14:	andsle	r4, r7, r1, lsr #11
    db18:	strbmi	r4, [sp], -r0, lsr #12
    db1c:	stcl	7, cr15, [ip], #-976	; 0xfffffc30
    db20:	andlt	r4, r3, r8, lsr #12
    db24:	svchi	0x00f0e8bd
    db28:	ldrb	r4, [r0, -r5, lsr #12]!
    db2c:			; <UNDEFINED> instruction: 0x46284639
    db30:	ldc	7, cr15, [r0], #-976	; 0xfffffc30
    db34:	svceq	0x0000f1b9
    db38:	strbmi	sp, [r8], r9, lsr #3
    db3c:	ldrtmi	r4, [ip], -lr, asr #12
    db40:			; <UNDEFINED> instruction: 0xf47f2800
    db44:			; <UNDEFINED> instruction: 0xe7efaf3c
    db48:	strb	r4, [r0, -sp, asr #12]!
    db4c:	stc	7, cr15, [r2], #-976	; 0xfffffc30
    db50:	strbmi	r4, [lr], -r8, asr #13
    db54:	stmdacs	r0, {r2, r3, r4, r5, r9, sl, lr}
    db58:	svcge	0x0031f47f
    db5c:	strtmi	lr, [r0], r4, ror #15
    db60:	stmdacs	r0, {r1, r2, r5, r9, sl, lr}
    db64:	svcge	0x002bf47f
    db68:			; <UNDEFINED> instruction: 0x4639e7de
    db6c:			; <UNDEFINED> instruction: 0xf7ff4628
    db70:	ldmdblt	r8, {r0, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}^
    db74:	strtmi	r4, [r6], -r0, lsr #13
    db78:	strbmi	r4, [ip], -sl, asr #13
    db7c:	svceq	0x0000f1b9
    db80:	svcge	0x0026f47f
    db84:	strbmi	lr, [sl], r9, lsr #14
    db88:	str	r2, [pc, -r0, lsl #12]!
    db8c:	strbmi	r4, [sl], r6, lsr #12
    db90:	svclt	0x0000e72f
    db94:	andeq	pc, r0, r4, lsl #20
    db98:	andeq	pc, r0, lr, asr r9	; <UNPREDICTABLE>
    db9c:	andeq	pc, r0, lr, lsr #17
    dba0:	andcs	fp, r0, r8, lsl #10
    dba4:			; <UNDEFINED> instruction: 0xf9c2f00c
    dba8:	tstcs	r1, r3, lsl #22
    dbac:	andsvs	r4, r8, fp, ror r4
    dbb0:			; <UNDEFINED> instruction: 0x4008e8bd
    dbb4:	stmiblt	r0!, {r2, r3, ip, sp, lr, pc}^
    dbb8:	muleq	r2, r4, r7
    dbbc:			; <UNDEFINED> instruction: 0x4605b570
    dbc0:	addlt	r4, r2, sl, lsl #28
    dbc4:	ldmdavs	r4!, {r1, r2, r3, r4, r5, r6, sl, lr}
    dbc8:			; <UNDEFINED> instruction: 0x4628b15c
    dbcc:	stcl	7, cr15, [r4, #-976]!	; 0xfffffc30
    dbd0:	strls	r2, [r0], #-256	; 0xffffff00
    dbd4:	strmi	r4, [r3], -sl, lsr #12
    dbd8:			; <UNDEFINED> instruction: 0xf00c4608
    dbdc:	andlt	pc, r2, r1, lsr #20
    dbe0:			; <UNDEFINED> instruction: 0xf7ffbd70
    dbe4:	ldmdavs	r4!, {r0, r2, r3, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    dbe8:	svclt	0x0000e7ef
    dbec:	andeq	r3, r2, ip, ror r7
    dbf0:			; <UNDEFINED> instruction: 0x4605b5f0
    dbf4:	addlt	r4, r3, fp, lsl #30
    dbf8:	ldrbtmi	r4, [pc], #-1550	; dc00 <sigaltstack@plt+0xb378>
    dbfc:	cmnlt	ip, ip, lsr r8
    dc00:			; <UNDEFINED> instruction: 0xf7f44630
    dc04:	strls	lr, [r0], #-3402	; 0xfffff2b6
    dc08:			; <UNDEFINED> instruction: 0xf04f4632
    dc0c:			; <UNDEFINED> instruction: 0x460331ff
    dc10:			; <UNDEFINED> instruction: 0xf00c4628
    dc14:	strtmi	pc, [r8], #-2565	; 0xfffff5fb
    dc18:	ldcllt	0, cr11, [r0, #12]!
    dc1c:			; <UNDEFINED> instruction: 0xffc0f7ff
    dc20:			; <UNDEFINED> instruction: 0xe7ed683c
    dc24:	andeq	r3, r2, r6, asr #14
    dc28:			; <UNDEFINED> instruction: 0x4605b570
    dc2c:	ldrbtmi	r4, [lr], #-3592	; 0xfffff1f8
    dc30:	cmplt	ip, r4, lsr r8
    dc34:			; <UNDEFINED> instruction: 0xf7f44628
    dc38:			; <UNDEFINED> instruction: 0x4622ed30
    dc3c:	strtmi	r4, [r8], -r1, lsl #12
    dc40:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    dc44:	blt	18c9c7c <rpl_re_syntax_options@@Base+0x18985d4>
    dc48:			; <UNDEFINED> instruction: 0xffaaf7ff
    dc4c:			; <UNDEFINED> instruction: 0xe7f16834
    dc50:	andeq	r3, r2, r2, lsl r7
    dc54:	movwlt	r6, #47107	; 0xb803
    dc58:			; <UNDEFINED> instruction: 0x4604b570
    dc5c:	strcs	r4, [r0, #-1542]	; 0xfffff9fa
    dc60:			; <UNDEFINED> instruction: 0xf7ff4618
    dc64:			; <UNDEFINED> instruction: 0xf856ffab
    dc68:	andcc	r3, r1, r4, lsl #30
    dc6c:	blcs	1ec88 <quoting_style_vals@@Base+0x11c4>
    dc70:			; <UNDEFINED> instruction: 0x4628d1f6
    dc74:			; <UNDEFINED> instruction: 0xf0002520
    dc78:	strmi	pc, [r6], -r5, asr #23
    dc7c:	and	r4, r1, r3, lsl #12
    dc80:	blpl	8bc94 <rpl_re_syntax_options@@Base+0x5a5ec>
    dc84:	stmdavs	r1!, {r3, r4, r9, sl, lr}
    dc88:			; <UNDEFINED> instruction: 0xffb2f7ff
    dc8c:	svccs	0x0004f854
    dc90:	bcs	1f4a4 <quoting_style_vals@@Base+0x19e0>
    dc94:	strdvc	sp, [r2], -r4
    dc98:	ldcllt	6, cr4, [r0, #-192]!	; 0xffffff40
    dc9c:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    dca0:	ldcllt	0, cr15, [r8], #-0
    dca4:	andeq	sp, r0, lr, ror #19
    dca8:			; <UNDEFINED> instruction: 0x460cb538
    dcac:	tstcs	r0, r2, lsr #12
    dcb0:			; <UNDEFINED> instruction: 0xf7f44605
    dcb4:	tstlt	r0, ip, asr #26
    dcb8:	andcc	r1, r1, r0, asr #22
    dcbc:			; <UNDEFINED> instruction: 0x4620bd38
    dcc0:	svclt	0x0000bd38
    dcc4:	adccs	fp, sl, #8, 10	; 0x2000000
    dcc8:	stmdbmi	r4, {r0, r1, r8, r9, fp, lr}
    dccc:	ldrbtmi	r4, [fp], #-2052	; 0xfffff7fc
    dcd0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    dcd4:	ldcl	7, cr15, [r2, #976]	; 0x3d0
    dcd8:	ldrdeq	pc, [r0], -lr
    dcdc:	strdeq	pc, [r0], -r0
    dce0:	andeq	pc, r0, r2, ror #9
    dce4:	svcmi	0x00f0e92d
    dce8:	svcmi	0x00d7b095
    dcec:	blmi	ff5df718 <rpl_re_syntax_options@@Base+0xff5ae070>
    dcf0:	ldmpl	fp!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
    dcf4:	ldmdavs	fp, {r8, r9, ip, pc}
    dcf8:			; <UNDEFINED> instruction: 0xf7f49313
    dcfc:	stmdacs	r0, {r3, r6, r7, r8, r9, fp, sp, lr, pc}
    dd00:	orrhi	pc, ip, r0
    dd04:			; <UNDEFINED> instruction: 0xf7f44605
    dd08:	stmdacs	r1, {r1, r3, r4, r5, sl, fp, sp, lr, pc}
    dd0c:	adchi	pc, sl, r0, asr #4
    dd10:	svceq	0x0000f1b9
    dd14:	rschi	pc, r8, r0, asr #32
    dd18:	ldmdaeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    dd1c:	strls	r4, [r9, #-1576]	; 0xfffff9d8
    dd20:	ldc	7, cr15, [sl], #976	; 0x3d0
    dd24:	strls	r2, [r6], #-1024	; 0xfffffc00
    dd28:	andsmi	pc, r4, sp, lsl #17
    dd2c:	andmi	pc, r4, r8, asr #17
    dd30:	eormi	pc, r0, sp, lsl #17
    dd34:	bleq	48950 <rpl_re_syntax_options@@Base+0x172a8>
    dd38:	andslt	pc, r0, sp, asr #17
    dd3c:	stmdble	r9, {r0, r1, r3, r5, r7, r8, sl, lr}^
    dd40:	strtmi	sl, [r1], ip, lsl #22
    dd44:	strcs	r9, [r1], -r1, lsl #6
    dd48:	ldrtmi	r9, [sl], r3, lsl #10
    dd4c:			; <UNDEFINED> instruction: 0xf89de00e
    dd50:	blcs	19e08 <sigaltstack@plt+0x17580>
    dd54:	stmdals	ip, {r3, r6, ip, lr, pc}
    dd58:	ldc	7, cr15, [r8], {244}	; 0xf4
    dd5c:	vst3.32			; <UNDEFINED> instruction: 0xf480fab0
    dd60:	ldrbmi	r0, [sp, #-2404]	; 0xfffff69c
    dd64:			; <UNDEFINED> instruction: 0xf88d9509
    dd68:	eorle	r9, pc, #32
    dd6c:	mulscc	r4, sp, r8
    dd70:	cmple	r3, r0, lsl #22
    dd74:	stmdavc	fp!, {r1, r2, r4, r5, r7, fp, lr}
    dd78:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    dd7c:	ldceq	0, cr15, [pc], {3}
    dd80:			; <UNDEFINED> instruction: 0xf850095b
    dd84:	blx	8d9e18 <rpl_re_syntax_options@@Base+0x8a8770>
    dd88:	ldrbeq	pc, [sl, ip, lsl #6]	; <UNPREDICTABLE>
    dd8c:	svcls	0x0009d52e
    dd90:			; <UNDEFINED> instruction: 0xf8dd960a
    dd94:	stmdavc	sl!, {r4, ip, sp, pc}
    dd98:			; <UNDEFINED> instruction: 0xf88d1c7d
    dd9c:	andls	r6, ip, #44	; 0x2c
    dda0:	eorvs	pc, r0, sp, lsl #17
    dda4:	sbcsle	r2, r2, r0, lsl #24
    dda8:	suble	r2, sp, r1, lsl #24
    ddac:	tstle	fp, r2, lsl #24
    ddb0:	mlacc	ip, sp, r8, pc	; <UNPREDICTABLE>
    ddb4:	stmdals	ip, {r0, r1, r6, r7, r8, ip, sp, pc}
    ddb8:	stcl	7, cr15, [r8], #-976	; 0xfffffc30
    ddbc:			; <UNDEFINED> instruction: 0xf88d9509
    ddc0:	stmdacs	r0, {r5, ip, pc}
    ddc4:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    ddc8:	bicle	r4, pc, #390070272	; 0x17400000
    ddcc:	stcls	12, cr2, [r3, #-8]
    ddd0:	rschi	pc, r9, r0
    ddd4:	strtmi	r9, [r8], -r0, lsl #22
    ddd8:	ldmdavs	fp, {r0, r1, r4, r9, fp, ip, pc}
    dddc:			; <UNDEFINED> instruction: 0xf040429a
    dde0:	andslt	r8, r5, fp, lsl r1
    dde4:	svchi	0x00f0e8bd
    dde8:	ldr	r2, [sl, r1, lsl #8]!
    ddec:			; <UNDEFINED> instruction: 0xf7f44640
    ddf0:	stmdacs	r0, {r2, r3, r5, r8, r9, fp, sp, lr, pc}
    ddf4:	tsthi	sp, r0	; <UNPREDICTABLE>
    ddf8:	andsvs	pc, r4, sp, lsl #17
    ddfc:	andeq	lr, r5, #175104	; 0x2ac00
    de00:	strbmi	r4, [r3], -r9, lsr #12
    de04:			; <UNDEFINED> instruction: 0xf0009801
    de08:	svcls	0x0009fc91
    de0c:	strmi	r1, [r5], -r3, asr #24
    de10:	subsle	r9, fp, sl
    de14:	rsble	r3, r0, r2
    de18:	strls	fp, [sl], -sp, asr #18
    de1c:	bcs	2bf0c <quoting_style_vals@@Base+0xe448>
    de20:	rscshi	pc, lr, r0, asr #32
    de24:	bcs	3465c <rpl_re_syntax_options@@Base+0x2fb4>
    de28:	tsthi	ip, r0, asr #32	; <UNPREDICTABLE>
    de2c:	strbmi	r2, [r0], -r1, lsl #10
    de30:	eorvs	pc, ip, sp, lsl #17
    de34:	bl	24be0c <rpl_re_syntax_options@@Base+0x21a764>
    de38:			; <UNDEFINED> instruction: 0xf8dd443d
    de3c:	stmdacs	r0, {r4, ip, sp, pc}
    de40:			; <UNDEFINED> instruction: 0xf88dd0ae
    de44:			; <UNDEFINED> instruction: 0xe7ab9014
    de48:	mlaeq	ip, sp, r8, pc	; <UNPREDICTABLE>
    de4c:	addle	r2, r8, r0, lsl #16
    de50:			; <UNDEFINED> instruction: 0xf7f4980c
    de54:	blls	c8ecc <rpl_re_syntax_options@@Base+0x97824>
    de58:	svclt	0x001c2800
    de5c:	strcs	r4, [r2], #-1595	; 0xfffff9c5
    de60:	ldrb	r9, [lr, -r2, lsl #6]!
    de64:	svceq	0x0000f1b9
    de68:	stmdavc	ip!, {r1, r3, r4, ip, lr, pc}
    de6c:			; <UNDEFINED> instruction: 0xf0002c00
    de70:			; <UNDEFINED> instruction: 0xf7f480d1
    de74:	strtmi	lr, [lr], -r0, lsl #24
    de78:	and	r6, r2, r2, lsl #16
    de7c:	svcmi	0x0001f816
    de80:			; <UNDEFINED> instruction: 0xf832b11c
    de84:	ldreq	r3, [r9], #20
    de88:			; <UNDEFINED> instruction: 0x4630d4f8
    de8c:	stc	7, cr15, [r4], {244}	; 0xf4
    de90:	mcrrne	6, 3, r4, r2, cr1
    de94:			; <UNDEFINED> instruction: 0xf7f44628
    de98:			; <UNDEFINED> instruction: 0xf1b9eaa8
    de9c:	addsle	r0, r9, r1, lsl #30
    dea0:			; <UNDEFINED> instruction: 0xf7f44628
    dea4:	stmdacc	r1, {r1, r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    dea8:	addsle	r1, r3, #44, 16	; 0x2c0000
    deac:	bl	ff8cbe84 <rpl_re_syntax_options@@Base+0xff89a7dc>
    deb0:	strcs	r4, [r0], #-1571	; 0xfffff9dd
    deb4:	and	r6, r2, r1, lsl #16
    deb8:			; <UNDEFINED> instruction: 0x705c429d
    debc:			; <UNDEFINED> instruction: 0xf813d88a
    dec0:			; <UNDEFINED> instruction: 0xf8312901
    dec4:	ldreq	r2, [r2], #18
    dec8:			; <UNDEFINED> instruction: 0xe783d4f6
    decc:	ldclne	6, cr9, [sp], #-40	; 0xffffffd8
    ded0:	eorls	pc, ip, sp, lsl #17
    ded4:			; <UNDEFINED> instruction: 0xb010f8dd
    ded8:	stcls	7, cr14, [r4, #-392]	; 0xfffffe78
    dedc:	eorls	pc, ip, sp, lsl #17
    dee0:	andls	r1, sl, #239616	; 0x3a800
    dee4:	ldrb	r4, [fp, -fp, lsr #13]
    dee8:	strls	r4, [r9, #-1576]	; 0xfffff9d8
    deec:	bl	ff54bec4 <rpl_re_syntax_options@@Base+0xff51a81c>
    def0:	ldmdaeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    def4:	strls	r2, [r6], #-1024	; 0xfffffc00
    def8:	andsmi	pc, r4, sp, lsl #17
    defc:	andmi	pc, r4, r8, asr #17
    df00:	eormi	pc, r0, sp, lsl #17
    df04:	andls	r1, r4, #2752512	; 0x2a0000
    df08:	svclt	0x009842aa
    df0c:	ldmdble	fp, {r1, r3, r5, r7, r9, sl, lr}^
    df10:	bleq	c4a34c <rpl_re_syntax_options@@Base+0xc18ca4>
    df14:	strcs	r4, [r1], -sl, lsr #13
    df18:	stmdbmi	sp, {r0, r1, r2, r3, r4, sp, lr, pc}^
    df1c:	ldmdapl	r9!, {r0, r1, r3, r5, fp, ip, sp, lr}^
    df20:	andseq	pc, pc, r3
    df24:			; <UNDEFINED> instruction: 0xf851095b
    df28:	sbcmi	r3, r3, r3, lsr #32
    df2c:	ldrle	r0, [lr, #-2011]!	; 0xfffff825
    df30:	stmdavc	fp!, {r1, r3, r9, sl, ip, pc}
    df34:			; <UNDEFINED> instruction: 0xf88d9d09
    df38:			; <UNDEFINED> instruction: 0xf88d602c
    df3c:	movwls	r6, #49184	; 0xc020
    df40:			; <UNDEFINED> instruction: 0xf7f44618
    df44:	stmdacs	r0, {r2, r5, r7, r8, r9, fp, sp, lr, pc}
    df48:	blls	2c203c <rpl_re_syntax_options@@Base+0x290994>
    df4c:	ldrmi	r9, [sp], #-2564	; 0xfffff5fc
    df50:	eormi	pc, r0, sp, lsl #17
    df54:	strls	r4, [r9, #-661]	; 0xfffffd6b
    df58:			; <UNDEFINED> instruction: 0xf89dd233
    df5c:	blcs	19fb4 <sigaltstack@plt+0x1772c>
    df60:	blne	14c22d4 <rpl_re_syntax_options@@Base+0x1490c2c>
    df64:	strbmi	r4, [r3], -r9, lsr #12
    df68:			; <UNDEFINED> instruction: 0xf0004658
    df6c:	mcrrne	11, 13, pc, r5, cr15	; <UNPREDICTABLE>
    df70:	eorsle	r9, r6, sl
    df74:	stcls	12, cr1, [r9, #-516]	; 0xfffffdfc
    df78:	blls	342078 <rpl_re_syntax_options@@Base+0x3109d0>
    df7c:			; <UNDEFINED> instruction: 0x960ab930
    df80:	blcs	2c034 <quoting_style_vals@@Base+0xe570>
    df84:	blls	3424bc <rpl_re_syntax_options@@Base+0x310e14>
    df88:	cmple	fp, r0, lsl #22
    df8c:	movwls	r4, #5696	; 0x1640
    df90:	eorvs	pc, ip, sp, lsl #17
    df94:	b	164bf6c <rpl_re_syntax_options@@Base+0x161a8c4>
    df98:	tstlt	r8, r1, lsl #22
    df9c:	andsmi	pc, r4, sp, lsl #17
    dfa0:	eorvs	pc, r0, sp, lsl #17
    dfa4:	blls	c7edc <rpl_re_syntax_options@@Base+0x96834>
    dfa8:	andls	pc, r0, r3, lsl #17
    dfac:			; <UNDEFINED> instruction: 0x4640e712
    dfb0:			; <UNDEFINED> instruction: 0xf7f49201
    dfb4:	bls	888e4 <rpl_re_syntax_options@@Base+0x5723c>
    dfb8:	eorsle	r2, sl, r0, lsl #16
    dfbc:	andsvs	pc, r4, sp, lsl #17
    dfc0:	ldrbmi	lr, [r3], -pc, asr #15
    dfc4:	ldrmi	r4, [sp], -sl, lsr #13
    dfc8:			; <UNDEFINED> instruction: 0xf7f44650
    dfcc:	ldrbmi	lr, [r1], -r6, ror #22
    dfd0:	strtmi	r1, [r8], -r2, asr #24
    dfd4:	b	24bfac <rpl_re_syntax_options@@Base+0x21a904>
    dfd8:	svceq	0x0001f1b9
    dfdc:	mrcge	4, 7, APSR_nzcv, cr10, cr15, {1}
    dfe0:	movwcs	lr, #5788	; 0x169c
    dfe4:	movwls	r4, #42581	; 0xa655
    dfe8:	eorcc	pc, r0, sp, lsl #17
    dfec:			; <UNDEFINED> instruction: 0xf8dd2300
    dff0:			; <UNDEFINED> instruction: 0xf88da024
    dff4:	strb	r3, [r7, ip, lsr #32]!
    dff8:	ssatmi	r4, #11, r3, asr #12
    dffc:	blls	11f878 <rpl_re_syntax_options@@Base+0xee1d0>
    e000:			; <UNDEFINED> instruction: 0xf88d2200
    e004:	bl	fe8d60bc <rpl_re_syntax_options@@Base+0xfe8a4a14>
    e008:	andcs	r0, r1, #671088640	; 0x28000000
    e00c:			; <UNDEFINED> instruction: 0xf88d930a
    e010:	ldrb	r2, [r9, r0, lsr #32]
    e014:	ldr	r4, [r8, -lr, lsr #12]!
    e018:	b	fcbff0 <rpl_re_syntax_options@@Base+0xf9a948>
    e01c:	blx	ff14a024 <rpl_re_syntax_options@@Base+0xff11897c>
    e020:	adccs	r4, r9, #12, 22	; 0x3000
    e024:	stmdami	sp, {r2, r3, r8, fp, lr}
    e028:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    e02c:			; <UNDEFINED> instruction: 0xf7f44478
    e030:	blmi	3090d0 <rpl_re_syntax_options@@Base+0x2d7a28>
    e034:	stmdbmi	fp, {r1, r2, r3, r7, r9, sp}
    e038:	ldrbtmi	r4, [fp], #-2059	; 0xfffff7f5
    e03c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    e040:	ldc	7, cr15, [ip], {244}	; 0xf4
    e044:	mrc2	7, 1, pc, cr14, cr15, {7}
    e048:	andeq	r1, r2, r8, lsr r0
    e04c:	andeq	r0, r0, r0, lsl #4
    e050:	strdeq	r0, [r0], -r8
    e054:	andeq	pc, r0, r4, lsl #7
    e058:	muleq	r0, r6, r3
    e05c:	andeq	pc, r0, r0, ror r1	; <UNPREDICTABLE>
    e060:	andeq	pc, r0, r2, ror r3	; <UNPREDICTABLE>
    e064:	andeq	pc, r0, r4, lsl #7
    e068:	andeq	pc, r0, r6, asr #2
    e06c:	strdlt	fp, [r9], r0
    e070:	strmi	r4, [r5], -r1, lsl #31
    e074:			; <UNDEFINED> instruction: 0x460ee9dd
    e078:	stmdbcs	r0, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    e07c:	andls	sp, r0, #73	; 0x49
    e080:	movwls	r4, #6782	; 0x1a7e
    e084:	ldrbtmi	r4, [sl], #-1547	; 0xfffff9f5
    e088:			; <UNDEFINED> instruction: 0xf7f42101
    e08c:	ldmdbmi	ip!, {r1, r3, r4, r6, r8, r9, fp, sp, lr, pc}^
    e090:	andcs	r2, r0, r5, lsl #4
    e094:			; <UNDEFINED> instruction: 0xf7f44479
    e098:	blmi	1ec8870 <rpl_re_syntax_options@@Base+0x1e971c8>
    e09c:	sfmvc	f7, 3, [r2], #256	; 0x100
    e0a0:	ldmpl	sl!, {r0, r8, sp}^
    e0a4:	andgt	pc, r0, sp, asr #17
    e0a8:	strtmi	r4, [r8], -r3, lsl #12
    e0ac:	bl	124c084 <rpl_re_syntax_options@@Base+0x121a9dc>
    e0b0:	andcs	r4, r5, #1916928	; 0x1d4000
    e0b4:	ldrbtmi	r2, [r9], #-0
    e0b8:	stmib	r2!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e0bc:			; <UNDEFINED> instruction: 0xf7f44629
    e0c0:			; <UNDEFINED> instruction: 0x2e09e936
    e0c4:	sbcshi	pc, r3, r0, lsl #4
    e0c8:			; <UNDEFINED> instruction: 0xf006e8df
    e0cc:	blmi	e98d58 <rpl_re_syntax_options@@Base+0xe676b0>
    e0d0:	stflss	f7, [r6, #376]	; 0x178
    e0d4:	stmdbmi	sp!, {r1, r2, r4, r5, r7, r8, sl}^
    e0d8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    e0dc:			; <UNDEFINED> instruction: 0xf7f42000
    e0e0:	ldmib	r4, {r4, r6, r7, r8, fp, sp, lr, pc}^
    e0e4:	stmibvs	r6!, {r0, r1, r2, r9, ip, sp}
    e0e8:	andls	r2, r7, #1073741824	; 0x40000000
    e0ec:	movwls	r6, #26978	; 0x6962
    e0f0:	strls	r6, [r5], -r3, lsr #18
    e0f4:	andls	r6, r4, #15073280	; 0xe60000
    e0f8:	movwls	r6, #14498	; 0x38a2
    e0fc:	stmib	sp, {r0, r1, r5, r6, fp, sp, lr}^
    e100:	movwls	r2, #1537	; 0x601
    e104:	strmi	r6, [r2], -r3, lsr #16
    e108:			; <UNDEFINED> instruction: 0xf7f44628
    e10c:	andlt	lr, r9, sl, lsl fp
    e110:	movwls	fp, #3568	; 0xdf0
    e114:	bmi	179f968 <rpl_re_syntax_options@@Base+0x176e2c0>
    e118:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    e11c:	bl	44c0f4 <rpl_re_syntax_options@@Base+0x41aa4c>
    e120:	ldmdbmi	ip, {r0, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    e124:	andcs	r2, r0, r5, lsl #4
    e128:			; <UNDEFINED> instruction: 0xf7f44479
    e12c:	stmdavs	r3!, {r1, r3, r5, r7, r8, fp, sp, lr, pc}
    e130:	strmi	r2, [r2], -r1, lsl #2
    e134:	andlt	r4, r9, r8, lsr #12
    e138:	ldrhtmi	lr, [r0], #141	; 0x8d
    e13c:	blt	fffcc114 <rpl_re_syntax_options@@Base+0xfff9aa6c>
    e140:	andcs	r4, r5, #1392640	; 0x154000
    e144:	ldrbtmi	r2, [r9], #-0
    e148:	ldmib	sl, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e14c:	andcc	lr, r0, #212, 18	; 0x350000
    e150:	andls	r2, lr, #1073741824	; 0x40000000
    e154:	strtmi	r4, [r8], -r2, lsl #12
    e158:	pop	{r0, r3, ip, sp, pc}
    e15c:			; <UNDEFINED> instruction: 0xf7f440f0
    e160:	stmdbmi	lr, {r0, r2, r3, r5, r6, r7, r9, fp, ip, sp, pc}^
    e164:	andcs	r2, r0, r5, lsl #4
    e168:			; <UNDEFINED> instruction: 0xf7f44479
    e16c:	ldmib	r4, {r1, r3, r7, r8, fp, sp, lr, pc}^
    e170:	stmdavs	r3!, {r0, r9, sl, sp}
    e174:	stmib	sp, {r0, r8, sp}^
    e178:	strmi	r2, [r2], -lr, lsl #12
    e17c:	andlt	r4, r9, r8, lsr #12
    e180:	ldrhtmi	lr, [r0], #141	; 0x8d
    e184:	blt	ff6cc15c <rpl_re_syntax_options@@Base+0xff69aab4>
    e188:	andcs	r4, r5, #1130496	; 0x114000
    e18c:	ldrbtmi	r2, [r9], #-0
    e190:	ldmdb	r6!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e194:			; <UNDEFINED> instruction: 0x2602e9d4
    e198:	tstcs	r1, r3, ror #16
    e19c:	strcs	lr, [r1], -sp, asr #19
    e1a0:	stmdavs	r3!, {r8, r9, ip, pc}
    e1a4:	strtmi	r4, [r8], -r2, lsl #12
    e1a8:	b	ff2cc180 <rpl_re_syntax_options@@Base+0xff29aad8>
    e1ac:	ldmdbmi	sp!, {r0, r1, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}
    e1b0:	andcs	r2, r0, r5, lsl #4
    e1b4:			; <UNDEFINED> instruction: 0xf7f44479
    e1b8:	ldmib	r4, {r2, r5, r6, r8, fp, sp, lr, pc}^
    e1bc:	stmiavs	r2!, {r0, r1, r8, r9, sp, lr}
    e1c0:	movwls	r2, #12545	; 0x3101
    e1c4:	stmib	sp, {r0, r1, r5, r6, fp, sp, lr}^
    e1c8:	movwls	r2, #1537	; 0x601
    e1cc:	strmi	r6, [r2], -r3, lsr #16
    e1d0:			; <UNDEFINED> instruction: 0xf7f44628
    e1d4:			; <UNDEFINED> instruction: 0xe79aeab6
    e1d8:	andcs	r4, r5, #835584	; 0xcc000
    e1dc:	ldrbtmi	r2, [r9], #-0
    e1e0:	stmdb	lr, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e1e4:	andcc	lr, r4, #212, 18	; 0x350000
    e1e8:	smlattcs	r1, r6, r8, r6
    e1ec:	stmiavs	r2!, {r2, r9, ip, pc}
    e1f0:	stmdavs	r3!, {r0, r1, r8, r9, ip, pc}^
    e1f4:	strcs	lr, [r1], -sp, asr #19
    e1f8:	stmdavs	r3!, {r8, r9, ip, pc}
    e1fc:	strtmi	r4, [r8], -r2, lsl #12
    e200:	b	fe7cc1d8 <rpl_re_syntax_options@@Base+0xfe79ab30>
    e204:	stmdbmi	r9!, {r0, r1, r7, r8, r9, sl, sp, lr, pc}
    e208:	andcs	r2, r0, r5, lsl #4
    e20c:			; <UNDEFINED> instruction: 0xf7f44479
    e210:	ldmib	r4, {r3, r4, r5, r8, fp, sp, lr, pc}^
    e214:	stmdbvs	r3!, {r0, r2, r9, sl, sp}
    e218:	strls	r2, [r5], -r1, lsl #2
    e21c:	andls	r6, r4, #15073280	; 0xe60000
    e220:	movwls	r6, #14498	; 0x38a2
    e224:	stmib	sp, {r0, r1, r5, r6, fp, sp, lr}^
    e228:	movwls	r2, #1537	; 0x601
    e22c:	strmi	r6, [r2], -r3, lsr #16
    e230:			; <UNDEFINED> instruction: 0xf7f44628
    e234:	strb	lr, [sl, -r6, lsl #21]!
    e238:	andcs	r4, r5, #475136	; 0x74000
    e23c:	ldrbtmi	r2, [r9], #-0
    e240:	ldmdb	lr, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e244:	movwvs	lr, #27092	; 0x69d4
    e248:	tstcs	r1, r2, ror #18
    e24c:	stmdbvs	r3!, {r1, r2, r8, r9, ip, pc}
    e250:	stmiavs	r6!, {r0, r2, r9, sl, ip, pc}^
    e254:	stmiavs	r2!, {r2, r9, ip, pc}
    e258:	stmdavs	r3!, {r0, r1, r8, r9, ip, pc}^
    e25c:	strcs	lr, [r1], -sp, asr #19
    e260:	stmdavs	r3!, {r8, r9, ip, pc}
    e264:	strtmi	r4, [r8], -r2, lsl #12
    e268:	b	1acc240 <rpl_re_syntax_options@@Base+0x1a9ab98>
    e26c:	ldmdbmi	r1, {r0, r1, r2, r3, r6, r8, r9, sl, sp, lr, pc}
    e270:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    e274:	svclt	0x0000e732
    e278:			; <UNDEFINED> instruction: 0x00020cb0
    e27c:	andeq	pc, r0, r6, asr #6
    e280:	andeq	pc, r0, ip, asr #6
    e284:	andeq	r0, r0, r4, lsr #5
    e288:	andeq	pc, r0, lr, lsr #6
    e28c:	andeq	pc, r0, r2, ror #9
    e290:			; <UNDEFINED> instruction: 0x0000f2be
    e294:	andeq	pc, r0, r8, lsl #7
    e298:	andeq	pc, r0, sl, ror r3	; <UNPREDICTABLE>
    e29c:	andeq	pc, r0, r0, ror r3	; <UNPREDICTABLE>
    e2a0:	andeq	pc, r0, r6, ror #6
    e2a4:	andeq	pc, r0, r0, ror #6
    e2a8:	andeq	pc, r0, sl, asr r3	; <UNPREDICTABLE>
    e2ac:	andeq	pc, r0, r4, asr r3	; <UNPREDICTABLE>
    e2b0:	andeq	pc, r0, lr, asr #6
    e2b4:	andeq	pc, r0, lr, ror r3	; <UNPREDICTABLE>
    e2b8:	strdlt	fp, [r3], r0
    e2bc:	ldmdavs	ip!, {r3, r8, r9, sl, fp, ip, pc}
    e2c0:			; <UNDEFINED> instruction: 0x463db134
    e2c4:			; <UNDEFINED> instruction: 0xf8552400
    e2c8:	strcc	r6, [r1], #-3844	; 0xfffff0fc
    e2cc:	mvnsle	r2, r0, lsl #28
    e2d0:	strvc	lr, [r0], #-2509	; 0xfffff633
    e2d4:	mcr2	7, 6, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    e2d8:	ldcllt	0, cr11, [r0, #12]!
    e2dc:	mvnsmi	lr, sp, lsr #18
    e2e0:	ldcmi	0, cr11, [r1], {142}	; 0x8e
    e2e4:	ldcmi	14, cr10, [r1, #-8]
    e2e8:	svcls	0x0014447c
    e2ec:	andhi	pc, r5, r4, asr r8	; <UNPREDICTABLE>
    e2f0:			; <UNDEFINED> instruction: 0xf8d82400
    e2f4:	strls	r5, [sp, #-0]
    e2f8:	blpl	14c45c <rpl_re_syntax_options@@Base+0x11adb4>
    e2fc:	svcpl	0x0004f846
    e300:	strcc	fp, [r1], #-277	; 0xfffffeeb
    e304:	mvnsle	r2, sl, lsl #24
    e308:	cfstrsge	mvf9, [r3], {1}
    e30c:			; <UNDEFINED> instruction: 0xf7ff9400
    e310:	bls	38ddcc <rpl_re_syntax_options@@Base+0x35c724>
    e314:	ldrdcc	pc, [r0], -r8
    e318:			; <UNDEFINED> instruction: 0xd102429a
    e31c:	pop	{r1, r2, r3, ip, sp, pc}
    e320:			; <UNDEFINED> instruction: 0xf7f481f0
    e324:	svclt	0x0000e8ba
    e328:	andeq	r0, r2, r0, asr #20
    e32c:	andeq	r0, r0, r0, lsl #4
    e330:	push	{r3, sl, ip, sp, pc}
    e334:	strdlt	r4, [pc], r0
    e338:	mrcge	12, 0, r4, cr5, cr3, {0}
    e33c:	svcge	0x00024d13
    e340:			; <UNDEFINED> instruction: 0xf856447c
    e344:			; <UNDEFINED> instruction: 0xf8543b04
    e348:	strcs	r8, [r0], #-5
    e34c:			; <UNDEFINED> instruction: 0xf8d89602
    e350:	strls	r5, [sp, #-0]
    e354:	blpl	14c4b4 <rpl_re_syntax_options@@Base+0x11ae0c>
    e358:	svcpl	0x0004f847
    e35c:	strcc	fp, [r1], #-277	; 0xfffffeeb
    e360:	mvnsle	r2, sl, lsl #24
    e364:	cfstrsge	mvf9, [r3], {1}
    e368:			; <UNDEFINED> instruction: 0xf7ff9400
    e36c:	bls	38dd70 <rpl_re_syntax_options@@Base+0x35c6c8>
    e370:	ldrdcc	pc, [r0], -r8
    e374:			; <UNDEFINED> instruction: 0xd104429a
    e378:	pop	{r0, r1, r2, r3, ip, sp, pc}
    e37c:	strdlt	r4, [r1], -r0
    e380:			; <UNDEFINED> instruction: 0xf7f44770
    e384:	svclt	0x0000e88a
    e388:	andeq	r0, r2, r8, ror #19
    e38c:	andeq	r0, r0, r0, lsl #4
    e390:	andcs	r4, r5, #20, 18	; 0x50000
    e394:	ldrbtmi	fp, [r9], #-1296	; 0xfffffaf0
    e398:	ldcmi	0, cr2, [r3], {-0}
    e39c:	ldmda	r0!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e3a0:	ldrbtmi	r4, [ip], #-2578	; 0xfffff5ee
    e3a4:			; <UNDEFINED> instruction: 0x4601447a
    e3a8:			; <UNDEFINED> instruction: 0xf7f42001
    e3ac:	ldmdbmi	r0, {r1, r2, r4, r5, r7, r8, fp, sp, lr, pc}
    e3b0:	andcs	r2, r0, r5, lsl #4
    e3b4:			; <UNDEFINED> instruction: 0xf7f44479
    e3b8:	blmi	3c8550 <rpl_re_syntax_options@@Base+0x396ea8>
    e3bc:	ldrbtmi	r4, [fp], #-2574	; 0xfffff5f2
    e3c0:			; <UNDEFINED> instruction: 0x4601447a
    e3c4:			; <UNDEFINED> instruction: 0xf7f42001
    e3c8:	stmdbmi	ip, {r3, r5, r7, r8, fp, sp, lr, pc}
    e3cc:	andcs	r2, r0, r5, lsl #4
    e3d0:			; <UNDEFINED> instruction: 0xf7f44479
    e3d4:	blmi	2c8534 <rpl_re_syntax_options@@Base+0x296e8c>
    e3d8:	pop	{r0, r1, r5, r6, r7, fp, ip, lr}
    e3dc:	ldmdavs	r9, {r4, lr}
    e3e0:	svclt	0x00a2f7f3
    e3e4:	muleq	r0, r6, r2
    e3e8:	andeq	r0, r2, r6, lsl #19
    e3ec:	andeq	pc, r0, r0, lsr #5
    e3f0:	andeq	pc, r0, r8, lsr #5
    e3f4:			; <UNDEFINED> instruction: 0x0000f2b2
    e3f8:	andeq	sp, r0, r8, lsr r2
    e3fc:	andeq	pc, r0, r8, asr #5
    e400:	andeq	r0, r0, r4, ror r2
    e404:			; <UNDEFINED> instruction: 0x4604b510
    e408:	ldm	r2!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e40c:	svclt	0x00183400
    e410:	stmdacs	r0, {r0, sl, sp}
    e414:	strcs	fp, [r0], #-3864	; 0xfffff0e8
    e418:	vldrlt.16	s22, [r0, #-8]	; <UNPREDICTABLE>
    e41c:			; <UNDEFINED> instruction: 0xf8c4f000
    e420:	stmdami	r0, {r0, r2, r3, r5, r8, fp, sp, lr, pc}
    e424:			; <UNDEFINED> instruction: 0xbc01fba0
    e428:	movweq	pc, #284	; 0x11c	; <UNPREDICTABLE>
    e42c:	movwcs	fp, #7960	; 0x1f18
    e430:	svceq	0x0000f1bb
    e434:	stmdblt	fp!, {r1, r2, r8, r9, fp, ip, lr, pc}
    e438:			; <UNDEFINED> instruction: 0xf000fb01
    e43c:	stmdami	r0, {r0, r2, r3, r4, r5, r7, fp, sp, lr, pc}
    e440:	svclt	0x00e0f7ff
    e444:			; <UNDEFINED> instruction: 0xf8b0f000
    e448:	svclt	0x00dcf7ff
    e44c:	ldrlt	r1, [r0, #-3075]	; 0xfffff3fd
    e450:	movwcs	fp, #7960	; 0x1f18
    e454:	svclt	0x00182900
    e458:	ldmdblt	r3, {r8, r9, sp}^
    e45c:			; <UNDEFINED> instruction: 0xf7f4460c
    e460:	strcc	lr, [r0], #-2088	; 0xfffff7d8
    e464:	strcs	fp, [r1], #-3864	; 0xfffff0e8
    e468:	svclt	0x00182800
    e46c:	stmdblt	r4!, {sl, sp}
    e470:			; <UNDEFINED> instruction: 0xf7f3bd10
    e474:	andcs	lr, r0, r2, asr #31
    e478:			; <UNDEFINED> instruction: 0xf000bd10
    e47c:	svclt	0x0000f895
    e480:	blx	fe87b96a <rpl_re_syntax_options@@Base+0xfe84a2c2>
    e484:	cfstr32ne	mvfx4, [fp], #-8
    e488:	movwcs	fp, #7960	; 0x1f18
    e48c:	blle	199494 <rpl_re_syntax_options@@Base+0x167dec>
    e490:	blx	bc946 <rpl_re_syntax_options@@Base+0x8b29e>
    e494:	pop	{r0, r8, ip, sp, lr, pc}
    e498:			; <UNDEFINED> instruction: 0xf7ff4038
    e49c:			; <UNDEFINED> instruction: 0xf000bfd7
    e4a0:	svclt	0x0000f883
    e4a4:			; <UNDEFINED> instruction: 0x460fb5f8
    e4a8:	stmdavs	ip, {r0, r2, r4, r9, sl, lr}
    e4ac:	orrslt	r4, r8, r6, lsl #12
    e4b0:	subspl	pc, r4, r5, asr #4
    e4b4:	vmov.i32	d20, #1358954496	; 0x51000000
    e4b8:			; <UNDEFINED> instruction: 0xf00c5055
    e4bc:	adcmi	pc, r0, #58368	; 0xe400
    e4c0:			; <UNDEFINED> instruction: 0x1c63d914
    e4c4:	ldrbeq	lr, [r4], #-2819	; 0xfffff4fd
    e4c8:			; <UNDEFINED> instruction: 0x4630603c
    e4cc:			; <UNDEFINED> instruction: 0xf104fb05
    e4d0:	ldrhtmi	lr, [r8], #141	; 0x8d
    e4d4:	svclt	0x00baf7ff
    e4d8:	blx	fe93aa32 <rpl_re_syntax_options@@Base+0xfe90938a>
    e4dc:	lfmne	f1, 4, [r3], {5}
    e4e0:	movwcs	fp, #7960	; 0x1f18
    e4e4:	blle	588ec <rpl_re_syntax_options@@Base+0x27244>
    e4e8:	rscle	r2, sp, r0, lsl #22
    e4ec:			; <UNDEFINED> instruction: 0xf85cf000
    e4f0:	subcs	r4, r0, r1, lsl r6
    e4f4:	blx	74a52e <rpl_re_syntax_options@@Base+0x718e86>
    e4f8:	svclt	0x00942d40
    e4fc:	mcrrne	6, 0, r4, r4, cr4
    e500:	svclt	0x0000e7eb
    e504:	stmdavs	fp, {r3, r8, sl, ip, sp, pc}
    e508:	vand	<illegal reg q13.5>, <illegal reg q2.5>, q8
    e50c:	vmov.i32	<illegal reg q10.5>, #21248	; 0x00005300
    e510:	addsmi	r5, r3, #1342177285	; 0x50000005
    e514:	mrrcne	8, 1, sp, sl, cr2
    e518:	cmpeq	r3, #2048	; 0x800
    e51c:	ldrmi	r6, [r9], -fp
    e520:			; <UNDEFINED> instruction: 0x4008e8bd
    e524:	svclt	0x0092f7ff
    e528:	tstle	r6, r0, lsl #22
    e52c:	andvs	r2, fp, r0, asr #6
    e530:	pop	{r0, r3, r4, r9, sl, lr}
    e534:			; <UNDEFINED> instruction: 0xf7ff4008
    e538:	ble	ffbfe364 <rpl_re_syntax_options@@Base+0xffbcccbc>
    e53c:			; <UNDEFINED> instruction: 0xf834f000
    e540:			; <UNDEFINED> instruction: 0x4604b510
    e544:			; <UNDEFINED> instruction: 0xff5ef7ff
    e548:	tstcs	r0, r2, lsr #12
    e54c:			; <UNDEFINED> instruction: 0x4010e8bd
    e550:	ldmlt	r4, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e554:	stmdami	r0, {r0, r2, r3, r5, r8, fp, sp, lr, pc}
    e558:			; <UNDEFINED> instruction: 0xbc01fba0
    e55c:	movweq	pc, #284	; 0x11c	; <UNPREDICTABLE>
    e560:	movwcs	fp, #7960	; 0x1f18
    e564:	svceq	0x0000f1bb
    e568:	stmdblt	r3!, {r0, r2, r8, r9, fp, ip, lr, pc}
    e56c:	mrc	7, 6, APSR_nzcv, cr6, cr3, {7}
    e570:	pop	{r3, r8, ip, sp, pc}
    e574:			; <UNDEFINED> instruction: 0xf0008800
    e578:	svclt	0x0000f817
    e57c:			; <UNDEFINED> instruction: 0x460cb538
    e580:	strmi	r4, [r8], -r5, lsl #12
    e584:			; <UNDEFINED> instruction: 0xff3ef7ff
    e588:	strtmi	r4, [r9], -r2, lsr #12
    e58c:	ldrhtmi	lr, [r8], -sp
    e590:	svclt	0x0046f7f3
    e594:			; <UNDEFINED> instruction: 0x4604b510
    e598:	ldmda	lr!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e59c:	strtmi	r1, [r0], -r1, asr #24
    e5a0:			; <UNDEFINED> instruction: 0x4010e8bd
    e5a4:	svclt	0x00eaf7ff
    e5a8:	andcs	fp, r5, #8, 10	; 0x2000000
    e5ac:	andcs	r4, r0, r9, lsl #22
    e5b0:	ldrbtmi	r4, [fp], #-3081	; 0xfffff3f7
    e5b4:	ldmdbpl	fp, {r0, r3, r8, fp, lr}
    e5b8:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    e5bc:	svc	0x0060f7f3
    e5c0:	tstcs	r0, r7, lsl #20
    e5c4:			; <UNDEFINED> instruction: 0x4603447a
    e5c8:			; <UNDEFINED> instruction: 0xf7f34620
    e5cc:			; <UNDEFINED> instruction: 0xf7f4efec
    e5d0:	svclt	0x0000e93e
    e5d4:	andeq	r0, r2, r6, ror r7
    e5d8:	andeq	r0, r0, r4, lsl #5
    e5dc:	andeq	pc, r0, r4, asr r1	; <UNPREDICTABLE>
    e5e0:	andeq	ip, r0, r0, asr #26
    e5e4:			; <UNDEFINED> instruction: 0xf009b510
    e5e8:	strmi	pc, [r4], -r3, lsr #20
    e5ec:	strtmi	fp, [r0], -r8, lsl #2
    e5f0:			; <UNDEFINED> instruction: 0xf7f4bd10
    e5f4:	stmdavs	r3, {r2, r3, r5, r6, fp, sp, lr, pc}
    e5f8:	mvnsle	r2, ip, lsl #22
    e5fc:			; <UNDEFINED> instruction: 0xffd4f7ff
    e600:	addlt	fp, r2, r0, lsl r5
    e604:	strls	r9, [r0], #-3076	; 0xfffff3fc
    e608:			; <UNDEFINED> instruction: 0xff4af00b
    e60c:	blle	95e24 <rpl_re_syntax_options@@Base+0x6477c>
    e610:	andlt	r4, r2, r0, lsr #12
    e614:			; <UNDEFINED> instruction: 0xf7f4bd10
    e618:	stmdavs	r3, {r1, r3, r4, r6, fp, sp, lr, pc}
    e61c:	mvnsle	r2, ip, lsl #22
    e620:			; <UNDEFINED> instruction: 0xffc2f7ff
    e624:			; <UNDEFINED> instruction: 0xf00cb510
    e628:	strmi	pc, [r4], -r5, lsr #16
    e62c:	strtmi	fp, [r0], -r8, lsl #2
    e630:			; <UNDEFINED> instruction: 0xf7f4bd10
    e634:	stmdavs	r3, {r2, r3, r6, fp, sp, lr, pc}
    e638:	mvnsle	r2, ip, lsl #22
    e63c:			; <UNDEFINED> instruction: 0xffb4f7ff
    e640:			; <UNDEFINED> instruction: 0xf00cb510
    e644:	strmi	pc, [r4], -r3, asr #17
    e648:	strtmi	fp, [r0], -r8, lsl #2
    e64c:			; <UNDEFINED> instruction: 0xf7f4bd10
    e650:	stmdavs	r3, {r1, r2, r3, r4, r5, fp, sp, lr, pc}
    e654:	mvnsle	r2, ip, lsl #22
    e658:			; <UNDEFINED> instruction: 0xffa6f7ff
    e65c:	bmi	37b6a0 <rpl_re_syntax_options@@Base+0x349ff8>
    e660:	addlt	fp, r2, r0, lsl r5
    e664:	ldrbtmi	r4, [sl], #-2316	; 0xfffff6f4
    e668:	ldmdapl	r4, {r2, r8, r9, fp, sp, pc}^
    e66c:	bleq	14c7c0 <rpl_re_syntax_options@@Base+0x11b118>
    e670:	movwls	r4, #1561	; 0x619
    e674:	movwls	r6, #6179	; 0x1823
    e678:			; <UNDEFINED> instruction: 0xf936f00c
    e67c:	stmdavs	r3!, {r0, r9, fp, ip, pc}
    e680:			; <UNDEFINED> instruction: 0xd104429a
    e684:	pop	{r1, ip, sp, pc}
    e688:	andlt	r4, r4, r0, lsl r0
    e68c:			; <UNDEFINED> instruction: 0xf7f34770
    e690:	svclt	0x0000ef04
    e694:	andeq	r0, r2, r2, asr #13
    e698:	andeq	r0, r0, r0, lsl #4
    e69c:	mvnsmi	lr, sp, lsr #18
    e6a0:	stmne	sp, {r3, r7, r9, sl, lr}
    e6a4:	strmi	r4, [ip], -r7, lsl #12
    e6a8:	strmi	pc, [r0], -pc, rrx
    e6ac:	strmi	lr, [r4], #-2
    e6b0:	stmdble	sp, {r0, r2, r5, r7, r9, lr}
    e6b4:	strtmi	r1, [r1], -sl, lsr #22
    e6b8:			; <UNDEFINED> instruction: 0x463842b2
    e6bc:	ldrtmi	fp, [r2], -r8, lsr #30
    e6c0:	mrc	7, 3, APSR_nzcv, cr4, cr3, {7}
    e6c4:	ldclle	8, cr2, [r2]
    e6c8:			; <UNDEFINED> instruction: 0xf04fbf18
    e6cc:	strdle	r3, [r1, -pc]
    e6d0:	andeq	lr, r8, r4, lsr #23
    e6d4:	ldrhhi	lr, [r0, #141]!	; 0x8d
    e6d8:	mvnsmi	lr, sp, lsr #18
    e6dc:	strmi	r4, [r4], -sp, lsl #12
    e6e0:			; <UNDEFINED> instruction: 0xb1a9b1c8
    e6e4:			; <UNDEFINED> instruction: 0x460e4617
    e6e8:			; <UNDEFINED> instruction: 0xf00c4631
    e6ec:	ldmiblt	r1, {r0, r1, r2, r3, r6, r8, r9, fp, ip, sp, lr, pc}^
    e6f0:			; <UNDEFINED> instruction: 0x46204631
    e6f4:	blx	74a72c <rpl_re_syntax_options@@Base+0x719084>
    e6f8:			; <UNDEFINED> instruction: 0xf605fb00
    e6fc:	adcsmi	r4, lr, #128, 12	; 0x8000000
    e700:	strtmi	sp, [r9], -r6, lsl #16
    e704:			; <UNDEFINED> instruction: 0xf00c4630
    e708:	strbmi	pc, [r0, #-2579]	; 0xfffff5ed	; <UNPREDICTABLE>
    e70c:	ldrtmi	fp, [r4], -r8, lsl #30
    e710:	pop	{r5, r9, sl, lr}
    e714:	stmdbcs	r0, {r4, r5, r6, r7, r8, pc}
    e718:			; <UNDEFINED> instruction: 0x460cbf14
    e71c:	strpl	pc, [r0], #-1103	; 0xfffffbb1
    e720:	pop	{r5, r9, sl, lr}
    e724:			; <UNDEFINED> instruction: 0x463081f0
    e728:	ldrb	r4, [sp, lr, lsl #12]
    e72c:	mvnsmi	lr, sp, lsr #18
    e730:	ldcmi	6, cr4, [r6], {15}
    e734:	ldmdbmi	r6, {r1, r2, r4, r9, sl, lr}
    e738:	ldrbtmi	fp, [ip], #-130	; 0xffffff7e
    e73c:	andhi	pc, r1, r4, asr r8	; <UNPREDICTABLE>
    e740:	strbtmi	r4, [ip], -r2, lsr #12
    e744:	ldrdcs	pc, [r0], -r8
    e748:	tstlt	r0, r1, lsl #4
    e74c:	ldrtmi	r4, [r2], -r4, lsl #12
    e750:			; <UNDEFINED> instruction: 0x46204639
    e754:	svc	0x001ef7f3
    e758:	svclt	0x00182e00
    e75c:	svceq	0x0003f110
    e760:	stmdale	r8, {r0, r2, r9, sl, lr}
    e764:	strtmi	r9, [r8], -r1, lsl #20
    e768:	ldrdcc	pc, [r0], -r8
    e76c:			; <UNDEFINED> instruction: 0xd10b429a
    e770:	pop	{r1, ip, sp, pc}
    e774:	strdcs	r8, [r0], -r0
    e778:	stc2l	7, cr15, [r0, #-1008]!	; 0xfffffc10
    e77c:	mvnsle	r2, r0, lsl #16
    e780:	strcs	r7, [r1, #-2107]	; 0xfffff7c5
    e784:	strb	r6, [sp, r3, lsr #32]!
    e788:	mcr	7, 4, pc, cr6, cr3, {7}	; <UNPREDICTABLE>
    e78c:	andeq	r0, r2, lr, ror #11
    e790:	andeq	r0, r0, r0, lsl #4
    e794:			; <UNDEFINED> instruction: 0xf381fab1
    e798:	ldmdbeq	fp, {r4, r5, sl, ip, sp, pc}^
    e79c:	stmdacs	r0, {r0, r2, r9, sl, lr}
    e7a0:	sadd16mi	fp, r8, r4
    e7a4:	ldmiblt	r0, {r0, sp}
    e7a8:	stmdavs	sl, {r0, r1, r3, r5, r6, fp, sp, lr}^
    e7ac:	mulle	r9, r3, r2
    e7b0:			; <UNDEFINED> instruction: 0x4770bc30
    e7b4:	stmvs	sl, {r2, r3, r5, r7, fp, sp, lr}
    e7b8:	eormi	pc, r3, r4, asr r8	; <UNPREDICTABLE>
    e7bc:	eorcs	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    e7c0:			; <UNDEFINED> instruction: 0xd1f54294
    e7c4:	ldrble	r3, [r5, #2817]!	; 0xb01
    e7c8:	ldclt	0, cr2, [r0], #-4
    e7cc:	andcs	r4, r0, r0, ror r7
    e7d0:			; <UNDEFINED> instruction: 0x4770bc30
    e7d4:			; <UNDEFINED> instruction: 0x4604b570
    e7d8:	strmi	r6, [lr], -r3, ror #16
    e7dc:	tstlt	fp, r5, lsl r6
    e7e0:	stmdavs	r3!, {r2, r3, r4, r9, sl, lr}^
    e7e4:	mvnsle	r2, r0, lsl #22
    e7e8:	cmnlt	r3, r3, lsr #17
    e7ec:			; <UNDEFINED> instruction: 0xe7f8461c
    e7f0:	cmnlt	sl, r2, lsr #16
    e7f4:	blne	668a48 <rpl_re_syntax_options@@Base+0x6373a0>
    e7f8:	blx	fec60050 <rpl_re_syntax_options@@Base+0xfec2e9a8>
    e7fc:	stmdbeq	r9, {r0, r7, r8, ip, sp, lr, pc}^
    e800:	svclt	0x00082b00
    e804:	stmdbcs	r0, {r0, r8, sp}
    e808:	strtmi	sp, [r1], -sl, ror #1
    e80c:	ldrmi	r4, [r0, r8, lsr #12]!
    e810:	rscle	r2, sp, r0, lsl #16
    e814:	svclt	0x0000bd70
    e818:	ldrbtlt	r6, [r0], #-2699	; 0xfffff575
    e81c:	blvs	fe220038 <rpl_re_syntax_options@@Base+0xfe1ee990>
    e820:	svclt	0x00de4298
    e824:	andcs	r2, r0, r2, lsl #6
    e828:	ldfles	f7, [r8, #-172]	; 0xffffff54
    e82c:	stcvs	8, cr6, [lr, #-288]	; 0xfffffee0
    e830:	cdpcs	12, 0, cr5, cr1, cr4, {6}
    e834:	stcle	0, cr7, [r7, #-176]	; 0xffffff50
    e838:	adcsmi	r6, r3, #3375104	; 0x338000
    e83c:	stmvs	lr, {r2, ip, lr, pc}
    e840:	eorvs	pc, r3, r6, asr r8	; <UNPREDICTABLE>
    e844:	andsle	r3, r2, r1, lsl #12
    e848:	andle	r2, sl, ip, asr ip
    e84c:	andsle	r2, r9, fp, asr ip
    e850:	eorle	r2, sp, sp, asr ip
    e854:	tstle	lr, lr, asr ip
    e858:	tstcs	r9, #1
    e85c:	ldflte	f7, [r0], #-172	; 0xffffff54
    e860:			; <UNDEFINED> instruction: 0x07d24770
    e864:	blvs	2c3c78 <rpl_re_syntax_options@@Base+0x2925d0>
    e868:	addsmi	r3, r3, #67108864	; 0x4000000
    e86c:	andcs	sp, r1, r5, lsr #22
    e870:	ldflte	f7, [r0], #-160	; 0xffffff60
    e874:	stccs	7, cr4, [sp], #-448	; 0xfffffe40
    e878:	tstcs	r6, #1073741886	; 0x4000003e
    e87c:			; <UNDEFINED> instruction: 0x712b2001
    e880:			; <UNDEFINED> instruction: 0x4770bc70
    e884:	mrrcne	11, 0, r6, ip, cr9
    e888:	ble	31f2c0 <rpl_re_syntax_options@@Base+0x2edc18>
    e88c:	ldmdavc	fp, {r0, r1, sl, lr}^
    e890:	eorvc	r2, fp, sl, lsr fp
    e894:	blcs	f8290c <rpl_re_syntax_options@@Base+0xf51264>
    e898:	blcs	bc28f8 <rpl_re_syntax_options@@Base+0xb91250>
    e89c:	tstcs	sl, #2, 30
    e8a0:			; <UNDEFINED> instruction: 0x712b2002
    e8a4:	ldrdcs	sp, [r1], -fp
    e8a8:			; <UNDEFINED> instruction: 0x7128235b
    e8ac:	ldrb	r7, [r6, fp, lsr #32]
    e8b0:	andcs	r2, r1, r5, lsl r3
    e8b4:	ldflte	f7, [r0], #-172	; 0xffffff54
    e8b8:	addvs	r4, fp, #112, 14	; 0x1c00000
    e8bc:	sfmpl	f2, 2, [r3], {1}
    e8c0:			; <UNDEFINED> instruction: 0x712a4610
    e8c4:	strb	r7, [sl, fp, lsr #32]
    e8c8:	andcs	r2, r2, ip, lsl r3
    e8cc:	strb	r7, [r6, fp, lsr #2]
    e8d0:	strble	r0, [r8, #1875]!	; 0x753
    e8d4:	andcs	r2, r2, lr, lsl r3
    e8d8:	strb	r7, [r0, fp, lsr #2]
    e8dc:	blcs	46e110 <rpl_re_syntax_options@@Base+0x43ca68>
    e8e0:	stmdbvs	fp, {r1, r2, r8, ip, lr, pc}^
    e8e4:	svclt	0x00024298
    e8e8:			; <UNDEFINED> instruction: 0xf0437e8b
    e8ec:	strvc	r0, [fp], r8, lsl #6
    e8f0:	ldrbmi	r2, [r0, -r0]!
    e8f4:	svcmi	0x00f0e92d
    e8f8:			; <UNDEFINED> instruction: 0xf8da4682
    e8fc:	addlt	r8, fp, r4, asr r0
    e900:			; <UNDEFINED> instruction: 0xf04f4618
    e904:	movwls	r0, #26892	; 0x690c
    e908:			; <UNDEFINED> instruction: 0xf8d8468b
    e90c:			; <UNDEFINED> instruction: 0x46173018
    e910:	stmdbcc	r0, {r0, r3, r8, r9, fp, ip, sp, lr, pc}
    e914:	ldrdne	pc, [r4], -r9
    e918:			; <UNDEFINED> instruction: 0xdd7c2900
    e91c:	tstcs	r4, #20, 16	; 0x140000
    e920:	strcs	r2, [r0], #-513	; 0xfffffdff
    e924:	movwcc	pc, #15104	; 0x3b00	; <UNPREDICTABLE>
    e928:	blx	b354c <rpl_re_syntax_options@@Base+0x81ea4>
    e92c:	movwls	pc, #13063	; 0x3307	; <UNPREDICTABLE>
    e930:	addslt	r4, fp, #1811939331	; 0x6c000003
    e934:	and	r9, r4, r4, lsl #6
    e938:	eorle	r2, r6, r4, lsl #22
    e93c:	adcmi	r3, r1, #16777216	; 0x1000000
    e940:			; <UNDEFINED> instruction: 0xf8d9dd69
    e944:			; <UNDEFINED> instruction: 0xf8d83008
    e948:			; <UNDEFINED> instruction: 0xf8532000
    e94c:	bl	a29e4 <rpl_re_syntax_options@@Base+0x7133c>
    e950:	ldmdbvc	fp, {r0, r2, r6, r7, r8, r9}
    e954:	andle	r2, ip, r8, lsl #22
    e958:	mvnle	r2, r9, lsl #22
    e95c:	svceq	0x0002f01b
    e960:			; <UNDEFINED> instruction: 0xf852d0ec
    e964:	adcsmi	r3, fp, #53	; 0x35
    e968:	andcs	sp, r0, r8, ror #3
    e96c:	pop	{r0, r1, r3, ip, sp, pc}
    e970:			; <UNDEFINED> instruction: 0xf01b8ff0
    e974:	rscle	r0, r1, r1, lsl #30
    e978:	eorscc	pc, r5, r2, asr r8	; <UNPREDICTABLE>
    e97c:	ldrhle	r4, [sp, #43]	; 0x2b
    e980:	rscscc	pc, pc, pc, asr #32
    e984:	pop	{r0, r1, r3, ip, sp, pc}
    e988:	blls	532950 <rpl_re_syntax_options@@Base+0x5012a8>
    e98c:	sbcsle	r3, r5, r1, lsl #6
    e990:	stmib	sp, {r2, r3, r8, r9, sp}^
    e994:	blx	f39be <rpl_re_syntax_options@@Base+0xc2316>
    e998:			; <UNDEFINED> instruction: 0xf8ddf305
    e99c:	bls	1f2a04 <rpl_re_syntax_options@@Base+0x1c135c>
    e9a0:	ldrsbtvs	pc, [r4], #-138	; 0xffffff76	; <UNPREDICTABLE>
    e9a4:			; <UNDEFINED> instruction: 0xf00b4416
    e9a8:	movwls	r0, #8706	; 0x2202
    e9ac:			; <UNDEFINED> instruction: 0xf8569205
    e9b0:			; <UNDEFINED> instruction: 0x463a3c14
    e9b4:			; <UNDEFINED> instruction: 0x46504659
    e9b8:			; <UNDEFINED> instruction: 0xd12042ab
    e9bc:	stcle	15, cr2, [r4], {31}
    e9c0:	stccc	8, cr15, [r2], {54}	; 0x36
    e9c4:	eormi	r9, r3, #768	; 0x300
    e9c8:			; <UNDEFINED> instruction: 0xf8d8d019
    e9cc:	stcls	0, cr3, [r2], {20}
    e9d0:	ldmvs	fp, {r0, r1, r5, sl, lr}
    e9d4:	ldrmi	r6, [r9, #2075]	; 0x81b
    e9d8:	ldcls	0, cr13, [r4], {34}	; 0x22
    e9dc:			; <UNDEFINED> instruction: 0xf7ff9400
    e9e0:	mcrrne	15, 8, pc, r3, cr9	; <UNPREDICTABLE>
    e9e4:	ldmdblt	r0, {r2, r3, r6, r7, ip, lr, pc}
    e9e8:	blcs	35604 <rpl_re_syntax_options@@Base+0x3f5c>
    e9ec:	svccs	0x001fd1bd
    e9f0:			; <UNDEFINED> instruction: 0xf836bfdf
    e9f4:	bls	11da04 <rpl_re_syntax_options@@Base+0xec35c>
    e9f8:			; <UNDEFINED> instruction: 0xf8264013
    e9fc:	ldrcc	r3, [r4], -r2, lsl #24
    ea00:	ldccc	8, cr15, [r8], {22}
    ea04:	bicsle	r2, r2, r0, lsl #22
    ea08:	strls	lr, [r8], #-2525	; 0xfffff623
    ea0c:			; <UNDEFINED> instruction: 0xf8d93401
    ea10:	adcmi	r1, r1, #4
    ea14:	b	1405c70 <rpl_re_syntax_options@@Base+0x13d45c8>
    ea18:	andlt	r0, fp, fp, rrx
    ea1c:	svchi	0x00f0e8bd
    ea20:	andeq	pc, r0, fp, asr #6
    ea24:	pop	{r0, r1, r3, ip, sp, pc}
    ea28:	svclt	0x00008ff0
    ea2c:	ldrcs	fp, [r4], #-1264	; 0xfffffb10
    ea30:	ldmib	sp, {r1, r2, r6, r8, r9, sl, fp, sp, lr}^
    ea34:	blx	12464e <rpl_re_syntax_options@@Base+0xf2fa6>
    ea38:	stmvs	ip, {r0, r8, sp, lr}
    ea3c:	lfmle	f4, 4, [r7], {172}	; 0xac
    ea40:	adcmi	r6, lr, #13500416	; 0xce0000
    ea44:	blne	1885690 <rpl_re_syntax_options@@Base+0x1853fe8>
    ea48:	blx	fec5f508 <rpl_re_syntax_options@@Base+0xfec2de60>
    ea4c:	b	140b058 <rpl_re_syntax_options@@Base+0x13d99b0>
    ea50:	andle	r1, r5, r1, asr r1
    ea54:	svclt	0x001842ac
    ea58:	andle	r2, r3, r0
    ea5c:			; <UNDEFINED> instruction: 0x4770bcf0
    ea60:	tsteq	r2, r1, asr #32	; <UNPREDICTABLE>
    ea64:	ldcllt	7, cr9, [r0], #16
    ea68:	andcs	lr, r1, r4, asr #14
    ea6c:			; <UNDEFINED> instruction: 0x4770bcf0
    ea70:	rscscc	pc, pc, pc, asr #32
    ea74:	svclt	0x0000e7f2
    ea78:	ldrblt	r6, [r0, #-3331]!	; 0xfffff2fd
    ea7c:	strmi	r2, [r4], -r1, lsl #22
    ea80:	ldcle	6, cr4, [r1, #-52]	; 0xffffffcc
    ea84:	svcmi	0x0080f1b1
    ea88:	addeq	sp, lr, fp, lsl r2
    ea8c:	ldrtmi	r6, [r1], -r0, lsl #17
    ea90:	stc	7, cr15, [lr, #-972]	; 0xfffffc34
    ea94:	stmiavs	r3!, {r3, r5, r7, r8, ip, sp, pc}^
    ea98:			; <UNDEFINED> instruction: 0xb12b60a0
    ea9c:			; <UNDEFINED> instruction: 0x46184631
    eaa0:	stc	7, cr15, [r6, #-972]	; 0xfffffc34
    eaa4:	rscvs	fp, r0, r8, ror #2
    eaa8:	umaalcc	pc, fp, r4, r8	; <UNPREDICTABLE>
    eaac:	andcs	fp, r0, r3, lsl r9
    eab0:	lfmlt	f6, 2, [r0, #-404]!	; 0xfffffe6c
    eab4:	stmdavs	r0!, {r0, r3, r5, r9, sl, lr}^
    eab8:	ldcl	7, cr15, [sl], #972	; 0x3cc
    eabc:	rsbvs	fp, r0, r8, lsl #2
    eac0:	strdcs	lr, [ip], -r5
    eac4:	svclt	0x0000bd70
    eac8:			; <UNDEFINED> instruction: 0x460db538
    eacc:	ldrdcs	lr, [r0, -r0]
    ead0:	stmvs	r3, {r2, r9, sl, lr}
    ead4:	andle	r4, r5, sl, lsl #5
    ead8:	mcrrne	0, 0, r2, sl, cr1
    eadc:			; <UNDEFINED> instruction: 0xf8436062
    eae0:	ldclt	0, cr5, [r8, #-132]!	; 0xffffff7c
    eae4:	ldrmi	r3, [r8], -r1, lsl #2
    eae8:	sbceq	r0, r9, fp, asr #32
    eaec:			; <UNDEFINED> instruction: 0xf7f36023
    eaf0:	strmi	lr, [r3], -r0, ror #25
    eaf4:	rscsle	r2, r4, r0, lsl #16
    eaf8:	adcvs	r6, r0, r1, ror #16
    eafc:	svclt	0x0000e7ec
    eb00:	ldrblt	r6, [r0, #-2051]!	; 0xfffff7fd
    eb04:	strmi	r4, [lr], -r4, lsl #12
    eb08:	ldmib	r0, {r0, r1, r6, r8, ip, sp, pc}^
    eb0c:	stmiblt	r1, {r0, ip}
    eb10:	andcs	r6, r1, r6
    eb14:	strmi	r6, [r3], #-2147	; 0xfffff79d
    eb18:	ldcllt	0, cr6, [r0, #-396]!	; 0xfffffe74
    eb1c:	andcs	r2, r4, r1, lsl #10
    eb20:	strpl	lr, [r0, #-2500]	; 0xfffff63c
    eb24:	stcl	7, cr15, [r4, #-972]!	; 0xfffffc34
    eb28:	cmnlt	r8, #160	; 0xa0
    eb2c:	strtmi	r6, [r8], -r6
    eb30:	addmi	fp, fp, #112, 26	; 0x1c00
    eb34:	stmdavs	r3, {r0, r1, r3, r5, ip, lr, pc}
    eb38:	adcsmi	r4, r3, #13631488	; 0xd00000
    eb3c:	stmdbcs	r0, {r0, r4, r8, sl, fp, ip, lr, pc}
    eb40:	bl	45f68 <rpl_re_syntax_options@@Base+0x148c0>
    eb44:			; <UNDEFINED> instruction: 0xf8510181
    eb48:			; <UNDEFINED> instruction: 0xf8413c04
    eb4c:	addmi	r3, r1, #4, 18	; 0x10000
    eb50:	strcs	sp, [r0, #-505]	; 0xfffffe07
    eb54:	eorvs	pc, r5, r0, asr #16
    eb58:	stmdavs	r3!, {r0, sp}^
    eb5c:	rsbvs	r4, r3, r3, lsl #8
    eb60:			; <UNDEFINED> instruction: 0xf101bd70
    eb64:	blcc	5f96c <rpl_re_syntax_options@@Base+0x2e2c4>
    eb68:	eorcs	pc, r3, r0, asr r8	; <UNPREDICTABLE>
    eb6c:	addsmi	r0, r6, #155	; 0x9b
    eb70:	movwcc	sp, #19184	; 0x4af0
    eb74:			; <UNDEFINED> instruction: 0xf8434403
    eb78:	stmdbcc	r1, {r2, r8, fp, sp}
    eb7c:	stccs	8, cr15, [r4], {83}	; 0x53
    eb80:	adcsmi	r4, r2, #13631488	; 0xd00000
    eb84:			; <UNDEFINED> instruction: 0xe7e5dcf7
    eb88:	eorvs	r6, r0, r0, rrx
    eb8c:	subeq	fp, fp, r0, ror sp
    eb90:	eorvs	r0, r3, r9, asr #1
    eb94:	stc	7, cr15, [ip], {243}	; 0xf3
    eb98:	adcsle	r2, lr, r0, lsl #16
    eb9c:	adcvs	r6, r0, r1, ror #16
    eba0:	svclt	0x0000e7c9
    eba4:	mvnsmi	lr, #737280	; 0xb4000
    eba8:	stmvs	ip, {r1, r2, r3, r9, sl, lr}
    ebac:			; <UNDEFINED> instruction: 0xf8464680
    ebb0:			; <UNDEFINED> instruction: 0xf04f2b10
    ebb4:	strmi	r0, [sp], -r0, lsl #18
    ebb8:	stmib	r1, {r0, r1, r2, r4, r9, sl, lr}^
    ebbc:	adceq	r4, r0, r4, lsl #18
    ebc0:	ldc	7, cr15, [r6, #-972]	; 0xfffffc34
    ebc4:	lsrslt	r6, r8, #3
    ebc8:	stcle	12, cr2, [r3], {-0}
    ebcc:	stmiavs	fp!, {r1, r2, r4, sp, lr, pc}
    ebd0:	cfldr32le	mvfx4, [r3, #-300]	; 0xfffffed4
    ebd4:			; <UNDEFINED> instruction: 0xf8d868ea
    ebd8:			; <UNDEFINED> instruction: 0xf8523000
    ebdc:			; <UNDEFINED> instruction: 0xf1091029
    ebe0:	bl	d0fec <rpl_re_syntax_options@@Base+0x9f944>
    ebe4:	ldmdbvc	fp, {r0, r6, r7, r8, r9}
    ebe8:	ldrbtle	r0, [r0], #1819	; 0x71b
    ebec:			; <UNDEFINED> instruction: 0xf7ff4630
    ebf0:	stmdacs	r0, {r0, r1, r3, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    ebf4:	andcs	sp, ip, fp, ror #3
    ebf8:	mvnshi	lr, #12386304	; 0xbd0000
    ebfc:	ldrdcs	pc, [r4], #-136	; 0xffffff78
    ec00:			; <UNDEFINED> instruction: 0xf8d8230c
    ec04:	andsmi	r4, r7, r0, lsr #32
    ec08:			; <UNDEFINED> instruction: 0xf707fb03
    ec0c:	stmibpl	r3!, {r1, r2, r5, r6, r7, r8, fp, ip}^
    ec10:	ldrdeq	lr, [r1, -r6]
    ec14:	addsmi	r1, r8, #23040	; 0x5a00
    ec18:	mvnpl	sp, r5, lsl #26
    ec1c:			; <UNDEFINED> instruction: 0xf8412000
    ec20:	pop	{r0, r1, r5, ip, lr}
    ec24:			; <UNDEFINED> instruction: 0x460883f8
    ec28:	b	13cef74 <rpl_re_syntax_options@@Base+0x139d8cc>
    ec2c:			; <UNDEFINED> instruction: 0xf7f30842
    ec30:	strmi	lr, [r1], -r0, asr #24
    ec34:	sbcsle	r2, lr, r0, lsl #16
    ec38:	stmib	r6, {r0, r1, r5, r6, r7, r8, fp, ip, lr}^
    ec3c:	mrrcne	0, 0, r8, sl, cr1
    ec40:	svclt	0x0000e7eb
    ec44:			; <UNDEFINED> instruction: 0x4605b570
    ec48:	blvs	e9568 <rpl_re_syntax_options@@Base+0xb7ec0>
    ec4c:	addsmi	r6, lr, #196, 18	; 0x310000
    ec50:	ldrmi	fp, [lr], -r8, lsr #31
    ec54:	lfmle	f4, 4, [r4, #-664]	; 0xfffffd68
    ec58:	ldcl	7, cr15, [r4], #972	; 0x3cc
    ec5c:	stmibvs	r9!, {r0, r1, r3, r5, fp, sp, lr}
    ec60:	strtmi	r6, [r3], #-3114	; 0xfffff3d6
    ec64:	ldmdblt	r2, {r0, r1, r3, r4, r6, sl, fp, ip, lr}^
    ec68:	stmdavs	sl!, {r0, fp, sp, lr}^
    ec6c:	eorcc	pc, r3, r1, asr r8	; <UNPREDICTABLE>
    ec70:	strcc	r5, [r1], #-1299	; 0xfffffaed
    ec74:	mvnsle	r4, r6, lsr #5
    ec78:	strvs	lr, [r7], -r5, asr #19
    ec7c:	ldclpl	13, cr11, [r3], {112}	; 0x70
    ec80:			; <UNDEFINED> instruction: 0x4626e7f2
    ec84:	strvs	lr, [r7], -r5, asr #19
    ec88:	svclt	0x0000bd70
    ec8c:	bmi	13219c0 <rpl_re_syntax_options@@Base+0x12f0318>
    ec90:	push	{r0, r1, r3, r4, r5, r6, sl, lr}
    ec94:			; <UNDEFINED> instruction: 0x46054ff0
    ec98:	umullslt	r5, r7, fp, r8
    ec9c:	blvs	a695a4 <rpl_re_syntax_options@@Base+0xa37efc>
    eca0:	addmi	r6, r8, #236, 18	; 0x3b0000
    eca4:	ldmdavs	fp, {r8, r9, ip, pc}
    eca8:	strmi	fp, [r8], -r8, lsr #31
    ecac:	tstls	r5, #160, 4
    ecb0:			; <UNDEFINED> instruction: 0xf105dd38
    ecb4:			; <UNDEFINED> instruction: 0xf10d0710
    ecb8:			; <UNDEFINED> instruction: 0xf10d080c
    ecbc:			; <UNDEFINED> instruction: 0xf10d0a08
    ecc0:	pkhbtmi	r0, r1, r4, lsl #22
    ecc4:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
    ecc8:	muleq	r3, r7, r8
    eccc:			; <UNDEFINED> instruction: 0x0c04eba9
    ecd0:	stm	r8, {r1, r3, r5, sl, fp, sp, lr}
    ecd4:	bcs	ece8 <sigaltstack@plt+0xc460>
    ecd8:	stmibvs	fp!, {r0, r1, r2, r3, r4, r5, r8, ip, lr, pc}
    ecdc:	strtmi	r6, [r3], #-2089	; 0xfffff7d7
    ece0:			; <UNDEFINED> instruction: 0x46624419
    ece4:			; <UNDEFINED> instruction: 0x4650463b
    ece8:	stc2	7, cr15, [r0, #-1020]!	; 0xfffffc04
    ecec:	strmi	r1, [r2], -r3, asr #28
    ecf0:	stmdale	r1!, {r0, r1, r8, r9, ip, sp}
    ecf4:	svclt	0x00181c83
    ecf8:	ldrdgt	pc, [r8], -sp
    ecfc:	stmiavs	fp!, {r1, r2, r3, r6, ip, lr, pc}
    ed00:	cfstrdne	mvd4, [r1], #-136	; 0xffffff78
    ed04:			; <UNDEFINED> instruction: 0xf8434291
    ed08:	bl	feda0 <rpl_re_syntax_options@@Base+0xcd6f8>
    ed0c:	ble	88ff24 <rpl_re_syntax_options@@Base+0x85e87c>
    ed10:	bl	dd928 <rpl_re_syntax_options@@Base+0xac280>
    ed14:			; <UNDEFINED> instruction: 0xf8440382
    ed18:	adcmi	r6, r3, #4, 30
    ed1c:			; <UNDEFINED> instruction: 0x4614d1fb
    ed20:	cfldr64le	mvdx4, [r1], {161}	; 0xa1
    ed24:	bls	57592c <rpl_re_syntax_options@@Base+0x544284>
    ed28:	strmi	lr, [r7], #-2501	; 0xfffff63b
    ed2c:	addsmi	r6, sl, #1769472	; 0x1b0000
    ed30:	andslt	sp, r7, r2, asr #2
    ed34:	svchi	0x00f0e8bd
    ed38:	stmibvs	r9!, {r0, r1, r3, r5, fp, sp, lr}
    ed3c:	cfstrsvs	mvf4, [sl], #-140	; 0xffffff74
    ed40:	andgt	pc, r1, r3, lsl r8	; <UNPREDICTABLE>
    ed44:	andgt	pc, r8, sp, asr #17
    ed48:	ldm	r8, {r1, r3, r7, r8, r9, fp, ip, sp, pc}
    ed4c:	andcs	r0, r1, #3
    ed50:	andeq	lr, r3, r7, lsl #17
    ed54:			; <UNDEFINED> instruction: 0x460ce7d3
    ed58:	stcvs	7, cr14, [fp, #-904]!	; 0xfffffc78
    ed5c:	svclt	0x00c82b00
    ed60:	svceq	0x0000f1bc
    ed64:			; <UNDEFINED> instruction: 0xf10ddd18
    ed68:	tstcs	r0, r3, lsl lr
    ed6c:	and	r9, r0, r1, lsl #14
    ed70:	stmdavs	fp!, {r1, r3, r5, sl, fp, sp, lr}
    ed74:	strtmi	r6, [r3], #-2479	; 0xfffff651
    ed78:	strmi	r6, [fp], #-2152	; 0xfffff798
    ed7c:	cfldrdpl	mvd4, [fp, #128]	; 0x80
    ed80:	strbpl	r5, [r2], #-3282	; 0xfffff32e
    ed84:	stfvss	f3, [fp, #-4]!
    ed88:	svccs	0x0001f80e
    ed8c:	svclt	0x00a84563
    ed90:	addmi	r4, fp, #103809024	; 0x6300000
    ed94:	svcls	0x0001dcec
    ed98:	sbfx	r4, r9, #12, #3
    ed9c:	blvs	ae974c <rpl_re_syntax_options@@Base+0xab80a4>
    eda0:	ble	ff25f810 <rpl_re_syntax_options@@Base+0xff22e168>
    eda4:	muleq	r3, r8, r8
    eda8:	andeq	lr, r3, r7, lsl #17
    edac:			; <UNDEFINED> instruction: 0xf812e7ba
    edb0:			; <UNDEFINED> instruction: 0xf8cdc00c
    edb4:	strb	ip, [r8, r8]
    edb8:	bl	1bccd8c <rpl_re_syntax_options@@Base+0x1b9b6e4>
    edbc:	muleq	r2, r8, r0
    edc0:	andeq	r0, r0, r0, lsl #4
    edc4:	bmi	ffe21da8 <rpl_re_syntax_options@@Base+0xffdf0700>
    edc8:	push	{r0, r1, r3, r4, r5, r6, sl, lr}
    edcc:			; <UNDEFINED> instruction: 0x46044ff0
    edd0:	umullslt	r5, sp, fp, r8
    edd4:			; <UNDEFINED> instruction: 0xf8906b22
    edd8:	bvs	1012f08 <rpl_re_syntax_options@@Base+0xfe1860>
    eddc:	addsmi	r9, r0, #67108864	; 0x4000000
    ede0:	stmibvs	r5!, {r0, r1, r3, r4, fp, sp, lr}^
    ede4:	ldrmi	fp, [r0], -r8, lsr #31
    ede8:	tstls	fp, #136314880	; 0x8200000
    edec:			; <UNDEFINED> instruction: 0x6c23b911
    edf0:	rsble	r2, sl, r0, lsl #22
    edf4:	ldrbmi	r6, [r5, #-2598]	; 0xfffff5da
    edf8:	andcs	sp, r0, fp, lsl #22
    edfc:	eorvs	r6, r6, #1073741881	; 0x40000039
    ee00:	bls	6f5a0c <rpl_re_syntax_options@@Base+0x6c4364>
    ee04:	addsmi	r6, sl, #1769472	; 0x1b0000
    ee08:	bichi	pc, r3, r0, asr #32
    ee0c:	pop	{r0, r2, r3, r4, ip, sp, pc}
    ee10:			; <UNDEFINED> instruction: 0xf1048ff0
    ee14:	bl	fea91a5c <rpl_re_syntax_options@@Base+0xfea603b4>
    ee18:	movwls	r0, #17157	; 0x4305
    ee1c:	movwls	sl, #15113	; 0x3b09
    ee20:	movwls	sl, #23304	; 0x5b08
    ee24:	muleq	r3, fp, r8
    ee28:			; <UNDEFINED> instruction: 0x6c239a03
    ee2c:	andeq	lr, r3, r2, lsl #17
    ee30:			; <UNDEFINED> instruction: 0xf0402b00
    ee34:	stmibvs	r3!, {r0, r2, r3, r5, r6, r7, pc}
    ee38:	ldrtmi	r6, [r3], #-2082	; 0xfffff7de
    ee3c:	movwls	r1, #2259	; 0x8d3
    ee40:	ldmib	sp, {r0, r1, r3, r4, r6, r9, sl, lr}^
    ee44:	stmdbls	r0, {r2, sp}
    ee48:	ldc2l	7, cr15, [r0], #-1020	; 0xfffffc04
    ee4c:	movwls	r1, #20035	; 0x4e43
    ee50:	strmi	r3, [r7], -r4, lsl #6
    ee54:	mrshi	pc, LR_usr	; <UNPREDICTABLE>
    ee58:	ldrdls	pc, [r0], -sp	; <UNPREDICTABLE>
    ee5c:	strbmi	r4, [r8], -r8, lsr #13
    ee60:	stcl	7, cr15, [r8], #972	; 0x3cc
    ee64:	strmi	r4, [r1], -r1, lsl #11
    ee68:			; <UNDEFINED> instruction: 0xf0009002
    ee6c:	blge	2ef244 <rpl_re_syntax_options@@Base+0x2bdb9c>
    ee70:	movwls	r9, #23043	; 0x5a03
    ee74:			; <UNDEFINED> instruction: 0xf7f34618
    ee78:	blls	189830 <rpl_re_syntax_options@@Base+0x158188>
    ee7c:	strmi	r4, [r1], r7, lsl #5
    ee80:	msrhi	CPSR_sc, r0, asr #32
    ee84:	ldrmi	r6, [r9], -r0, ror #16
    ee88:	strtmi	r4, [r8], #-1594	; 0xfffff9c6
    ee8c:	b	ff2cce60 <rpl_re_syntax_options@@Base+0xff29b7b8>
    ee90:	umaalcc	pc, ip, r4, r8	; <UNPREDICTABLE>
    ee94:			; <UNDEFINED> instruction: 0xf0402b00
    ee98:	ldmibne	fp!, {r1, r3, r8, pc}
    ee9c:	strbmi	r6, [r7], #-2210	; 0xfffff75e
    eea0:	strcc	r9, [r1, #-2306]	; 0xfffff6fe
    eea4:			; <UNDEFINED> instruction: 0x461e42bd
    eea8:	orreq	lr, r8, #2048	; 0x800
    eeac:	eorne	pc, r8, r2, asr #16
    eeb0:	bcc	13edb0 <rpl_re_syntax_options@@Base+0x10d708>
    eeb4:	addeq	lr, r7, #2048	; 0x800
    eeb8:	mvnscc	pc, pc, asr #32
    eebc:			; <UNDEFINED> instruction: 0xf843da9b
    eec0:	addsmi	r1, sl, #4, 30
    eec4:			; <UNDEFINED> instruction: 0x463dd1fb
    eec8:			; <UNDEFINED> instruction: 0xf894e795
    eecc:	blcs	1b004 <sigaltstack@plt+0x1877c>
    eed0:	addmi	sp, r5, #144, 2	; 0x24
    eed4:	blge	28584c <rpl_re_syntax_options@@Base+0x2541a4>
    eed8:	bleq	44b2f0 <rpl_re_syntax_options@@Base+0x419c48>
    eedc:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
    eee0:	ldrmi	sl, [sl], r8, lsl #20
    eee4:	andls	r9, r6, #469762048	; 0x1c000000
    eee8:	stmibvs	r3!, {ip, pc}
    eeec:	stmdavs	r2!, {r3, r5, r7, r9, sl, lr}
    eef0:	ldmne	r6, {r0, r1, r3, r5, sl, lr}^
    eef4:	andls	pc, r3, r2, lsl r8	; <UNPREDICTABLE>
    eef8:	svceq	0x0080f019
    eefc:	ldrbmi	sp, [r8], -r4, lsl #2
    ef00:	b	fe8cced4 <rpl_re_syntax_options@@Base+0xfe89b82c>
    ef04:	cmple	r1, r0, lsl #16
    ef08:	ldm	fp, {r8, r9, fp, ip, pc}
    ef0c:			; <UNDEFINED> instruction: 0xf8dd0003
    ef10:	blne	16f2f78 <rpl_re_syntax_options@@Base+0x16c18d0>
    ef14:	ldrmi	r9, [sl], -r4, lsl #6
    ef18:	andeq	lr, r3, sl, lsl #17
    ef1c:			; <UNDEFINED> instruction: 0x4631465b
    ef20:			; <UNDEFINED> instruction: 0xf8cd4648
    ef24:			; <UNDEFINED> instruction: 0xf7ffa00c
    ef28:			; <UNDEFINED> instruction: 0xf8cdfc01
    ef2c:	mcrne	0, 2, r9, cr3, cr4, {0}
    ef30:	ldcne	6, cr4, [sl, #-24]	; 0xffffffe8
    ef34:	blls	24505c <rpl_re_syntax_options@@Base+0x2139b4>
    ef38:	movwls	r4, #9752	; 0x2618
    ef3c:	ldcl	7, cr15, [sl], #-972	; 0xfffffc34
    ef40:	addmi	r9, r3, #2048	; 0x800
    ef44:	eorle	r4, r7, r1, lsl #13
    ef48:	strmi	sl, [r1], -fp, lsl #22
    ef4c:	movwls	r4, #9810	; 0x2652
    ef50:			; <UNDEFINED> instruction: 0xf7f34618
    ef54:	addmi	lr, r6, #4161536	; 0x3f8000
    ef58:	blls	c3544 <rpl_re_syntax_options@@Base+0x91e9c>
    ef5c:	stmdavs	r0!, {r1, r4, r5, r9, sl, lr}^
    ef60:	strtmi	r4, [r8], #-1561	; 0xfffff9e7
    ef64:	b	17ccf38 <rpl_re_syntax_options@@Base+0x179b890>
    ef68:	strcc	r6, [r1, #-2210]	; 0xfffff75e
    ef6c:	adcsmi	r4, r5, #1174405120	; 0x46000000
    ef70:	orreq	lr, r8, #2048	; 0x800
    ef74:	eorls	pc, r8, r2, asr #16
    ef78:	bcc	14579c <rpl_re_syntax_options@@Base+0x1140f4>
    ef7c:	addeq	lr, r6, #2048	; 0x800
    ef80:	svcvc	0x0004f843
    ef84:			; <UNDEFINED> instruction: 0xd1fb429a
    ef88:	blls	20864 <quoting_style_vals@@Base+0x2da0>
    ef8c:	sfmle	f4, 4, [ip], #684	; 0x2ac
    ef90:	andcs	r6, r0, r5, ror #3
    ef94:	ldr	r6, [r3, -r5, lsr #4]!
    ef98:	ldrtmi	r6, [r2], -r3, lsr #19
    ef9c:	stmiane	r9!, {r5, r6, fp, sp, lr}^
    efa0:	strtmi	r6, [r8], #-2083	; 0xfffff7dd
    efa4:			; <UNDEFINED> instruction: 0xf7f34419
    efa8:			; <UNDEFINED> instruction: 0xe7ddea3e
    efac:	bl	12ccf80 <rpl_re_syntax_options@@Base+0x129b8d8>
    efb0:	stmdavs	r2, {r0, r1, r5, r6, fp, sp, lr}
    efb4:	eorcs	pc, r9, r2, asr r8	; <UNPREDICTABLE>
    efb8:	ldmib	r4, {r1, r3, r4, r6, r8, sl, ip, lr}^
    efbc:	ldclpl	3, cr2, [r2, #-4]
    efc0:	eorcs	pc, r5, r3, asr #16
    efc4:	strb	r3, [r0, r1, lsl #10]!
    efc8:	andsle	r3, r1, r3, lsl #6
    efcc:	mcrrne	8, 2, r6, r6, cr3
    efd0:	strtmi	r6, [fp], #-2465	; 0xfffff65f
    efd4:	mrrcpl	8, 6, r6, fp, cr2
    efd8:			; <UNDEFINED> instruction: 0xf1055553
    efdc:	stmiavs	r2!, {r0, r8, sl}
    efe0:	eorcc	pc, r8, r2, asr #16
    efe4:	ldm	sl, {r0, r4, r6, r7, r8, ip, lr, pc}
    efe8:	stm	fp, {r0, r1}
    efec:	strb	r0, [ip, r3]
    eff0:	blvs	8e9980 <rpl_re_syntax_options@@Base+0x8b82d8>
    eff4:	vrshr.s64	d20, d10, #64
    eff8:	stmdavs	r3!, {r2, r3, r4, r5, r7, pc}
    effc:	strtmi	r6, [fp], #-2465	; 0xfffff65f
    f000:	mrrcpl	8, 6, r6, fp, cr2
    f004:	strcc	r5, [r1, #-1363]	; 0xfffffaad
    f008:			; <UNDEFINED> instruction: 0xf84268a2
    f00c:	ldr	r3, [ip, r8, lsr #32]!
    f010:	stmdbls	r4, {r1, r5, r8, sl, fp, sp, lr}
    f014:	svclt	0x00c82900
    f018:	vldrle	s4, [r5, #-0]
    f01c:	stmibvs	r0!, {r2, r8, fp, ip, pc}
    f020:	ldrtmi	r4, [r0], #-657	; 0xfffffd6f
    f024:	ldrmi	fp, [r1], -r8, lsr #31
    f028:	strmi	r6, [lr], r2, lsr #16
    f02c:	msreq	CPSR_fxc, sp, lsl #2
    f030:			; <UNDEFINED> instruction: 0x0c00eb02
    f034:			; <UNDEFINED> instruction: 0xf8124662
    f038:	bl	fe8adc44 <rpl_re_syntax_options@@Base+0xfe87c59c>
    f03c:	ldclpl	0, cr0, [pc, #48]	; f074 <sigaltstack@plt+0xc7ec>
    f040:			; <UNDEFINED> instruction: 0xf8014570
    f044:	blle	ffdaec50 <rpl_re_syntax_options@@Base+0xffd7d5a8>
    f048:	movwls	sl, #2827	; 0xb0b
    f04c:			; <UNDEFINED> instruction: 0xf8dde6f8
    f050:	strtmi	sl, [lr], -r0
    f054:	stmdavs	r0!, {r1, r2, r5, r6, r7, r9, sl, sp, lr, pc}^
    f058:	stmdbls	r0, {r1, r3, r4, r5, r9, sl, lr}
    f05c:			; <UNDEFINED> instruction: 0xf7f34428
    f060:	ldr	lr, [r5, -r2, ror #19]
    f064:	movwcc	r9, #15108	; 0x3b04
    f068:	bvs	18c347c <rpl_re_syntax_options@@Base+0x1891dd4>
    f06c:	addsmi	r6, sl, #35840	; 0x8c00
    f070:	stmdavs	r3!, {r0, r1, r2, r5, r8, r9, fp, ip, lr, pc}
    f074:			; <UNDEFINED> instruction: 0x6c2169a2
    f078:	cfldrspl	mvf4, [fp], {51}	; 0x33
    f07c:			; <UNDEFINED> instruction: 0xf0402900
    f080:	stmdavs	r1!, {r1, r2, r3, r7, pc}^
    f084:	strbpl	r0, [fp, #-170]	; 0xffffff56
    f088:	umaalne	pc, ip, r4, r8	; <UNPREDICTABLE>
    f08c:			; <UNDEFINED> instruction: 0xf0402900
    f090:	stmiavs	r1!, {r1, r7, pc}
    f094:			; <UNDEFINED> instruction: 0xf1063701
    f098:			; <UNDEFINED> instruction: 0xf1050601
    f09c:	addpl	r0, fp, r1, lsl #10
    f0a0:	blls	fecb0 <rpl_re_syntax_options@@Base+0xcd608>
    f0a4:	ldrdeq	lr, [r0, -r3]
    f0a8:	smlabteq	r0, fp, r9, lr
    f0ac:	stmiavs	r2!, {r0, r1, r5, r7, r9, sl, sp, lr, pc}^
    f0b0:	bl	957a4 <rpl_re_syntax_options@@Base+0x640fc>
    f0b4:			; <UNDEFINED> instruction: 0xf8420285
    f0b8:	strcc	r6, [r1], -r4, lsl #22
    f0bc:	ldrhle	r4, [sl, #35]!	; 0x23
    f0c0:	blls	108c78 <rpl_re_syntax_options@@Base+0xd75d0>
    f0c4:	muleq	r3, r3, r8
    f0c8:	andeq	lr, r3, fp, lsl #17
    f0cc:			; <UNDEFINED> instruction: 0xf1b0e695
    f0d0:	strdle	r3, [r0], #255	; 0xff
    f0d4:	bl	269a5c <rpl_re_syntax_options@@Base+0x2383b4>
    f0d8:	strmi	r0, [r2, #2565]	; 0xa05
    f0dc:	stmiavs	r2!, {r0, r4, r5, r6, r7, fp, ip, lr, pc}^
    f0e0:	suble	r2, ip, r0, lsl #20
    f0e4:	umaalcs	pc, ip, r4, r8	; <UNPREDICTABLE>
    f0e8:	teqlt	r5, r2, asr r9
    f0ec:	stmdbcc	r4, {r0, r5, r6, r7, fp, sp, lr}
    f0f0:	svccs	0x0004f841
    f0f4:	adcmi	r3, sl, #268435456	; 0x10000000
    f0f8:	andcs	sp, r1, #-2147483586	; 0x8000003e
    f0fc:	subcs	pc, ip, r4, lsl #17
    f100:	ldrmi	r6, [r9], -r0, ror #16
    f104:	strtmi	r4, [r8], #-1610	; 0xfffff9b6
    f108:	stmib	ip, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f10c:	andeq	lr, r2, #212, 18	; 0x350000
    f110:	stmdbls	r2, {r0, r1, r3, r5, r7}
    f114:	svceq	0x0001f1b9
    f118:			; <UNDEFINED> instruction: 0x0c03eb00
    f11c:			; <UNDEFINED> instruction: 0xf8404413
    f120:	svclt	0x00881025
    f124:			; <UNDEFINED> instruction: 0xf8424661
    f128:	svclt	0x00846025
    f12c:			; <UNDEFINED> instruction: 0xf04f2201
    f130:	stmdble	fp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, sl, ip, sp}
    f134:	addsmi	r9, r7, #4, 16	; 0x40000
    f138:	ldrmi	fp, [r0], -r8, lsl #31
    f13c:	strbmi	r3, [sl, #-513]	; 0xfffffdff
    f140:			; <UNDEFINED> instruction: 0xf8434430
    f144:			; <UNDEFINED> instruction: 0xf8410f04
    f148:	mvnsle	r5, r4, lsl #30
    f14c:	bl	fea69edc <rpl_re_syntax_options@@Base+0xfea38834>
    f150:	blvs	8d1574 <rpl_re_syntax_options@@Base+0x89fecc>
    f154:	strbmi	r4, [fp], #-662	; 0xfffffd6a
    f158:	ble	a7dec <rpl_re_syntax_options@@Base+0x76744>
    f15c:	strbmi	r6, [sl], #-2978	; 0xfffff45e
    f160:	bvs	18a7ff0 <rpl_re_syntax_options@@Base+0x1876948>
    f164:	ldrtmi	r4, [lr], #-1621	; 0xfffff9ab
    f168:	svclt	0x00a84293
    f16c:			; <UNDEFINED> instruction: 0x469a4613
    f170:	blls	208a7c <rpl_re_syntax_options@@Base+0x1d73d4>
    f174:	muleq	r3, r3, r8
    f178:	andeq	lr, r3, fp, lsl #17
    f17c:	addeq	lr, r0, r8, lsl #14
    f180:			; <UNDEFINED> instruction: 0xf7f39300
    f184:	blls	49a64 <rpl_re_syntax_options@@Base+0x183bc>
    f188:	stmdacs	r0, {r5, r6, r7, sp, lr}
    f18c:	andcs	sp, ip, sl, lsr #3
    f190:			; <UNDEFINED> instruction: 0xf7f3e636
    f194:	stmiavs	r1!, {r1, r7, r8, fp, sp, lr, pc}^
    f198:	eorvs	pc, r5, r1, asr #16
    f19c:	stclpl	7, cr14, [fp], {121}	; 0x79
    f1a0:	svclt	0x0000e76f
    f1a4:	andeq	pc, r1, r0, ror #30
    f1a8:	andeq	r0, r0, r0, lsl #4
    f1ac:			; <UNDEFINED> instruction: 0xf64fb5f8
    f1b0:	bvs	10ebdb0 <rpl_re_syntax_options@@Base+0x10ba708>
    f1b4:	rscsvc	pc, pc, #202375168	; 0xc100000
    f1b8:	stmdale	sl, {r0, r1, r4, r7, r9, lr}^
    f1bc:	subseq	r6, fp, r2, lsl #22
    f1c0:	addsmi	r4, r3, #4, 12	; 0x400000
    f1c4:	ldrmi	fp, [r3], -r8, lsr #31
    f1c8:	svclt	0x00b84299
    f1cc:			; <UNDEFINED> instruction: 0xf7ff4619
    f1d0:			; <UNDEFINED> instruction: 0x4605fc53
    f1d4:			; <UNDEFINED> instruction: 0x6e60b9b0
    f1d8:	bvs	187b6c0 <rpl_re_syntax_options@@Base+0x184a018>
    f1dc:	addeq	r3, r9, r1, lsl #2
    f1e0:	stmdb	r6!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f1e4:	eorsle	r2, r4, r0, lsl #16
    f1e8:			; <UNDEFINED> instruction: 0xf8946660
    f1ec:	stcvs	0, cr3, [r2, #-288]!	; 0xfffffee0
    f1f0:	bcs	7b744 <rpl_re_syntax_options@@Base+0x4a09c>
    f1f4:	stcle	6, cr4, [r8, #-128]!	; 0xffffff80
    f1f8:	ldrhtmi	lr, [r8], #141	; 0x8d
    f1fc:	ldrmi	lr, [pc], -r2, ror #11
    f200:	strvc	lr, [r7, -r4, asr #19]
    f204:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
    f208:			; <UNDEFINED> instruction: 0xdc192a01
    f20c:	stmdbcs	r0, {r0, r5, sl, fp, sp, lr}
    f210:	bvs	1a035f8 <rpl_re_syntax_options@@Base+0x19d1f50>
    f214:	stmibvs	r3!, {r1, r5, r8, r9, fp, sp, lr}^
    f218:	svclt	0x00a84297
    f21c:	addsmi	r4, pc, #24117248	; 0x1700000
    f220:	strb	sp, [ip, r1, lsl #24]!
    f224:	stmdavs	r2!, {r0, r5, sl, fp, sp, lr}
    f228:	ldrmi	r6, [sl], #-2470	; 0xfffff65a
    f22c:	ldcpl	8, cr6, [r2, #384]	; 0x180
    f230:	strbpl	r5, [r2], #3210	; 0xc8a
    f234:	addsmi	r3, pc, #67108864	; 0x4000000
    f238:	stmib	r4, {r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    f23c:	strb	r7, [r1, r7, lsl #14]!
    f240:			; <UNDEFINED> instruction: 0xf7ff4620
    f244:	strtmi	pc, [r8], -r3, lsr #26
    f248:			; <UNDEFINED> instruction: 0xf7ffbdf8
    f24c:			; <UNDEFINED> instruction: 0x4628fcfb
    f250:	strcs	fp, [ip, #-3576]	; 0xfffff208
    f254:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
    f258:	ldrblt	r6, [r0, #-2627]!	; 0xfffff5bd
    f25c:	strmi	r4, [r4], -fp, lsl #5
    f260:	cdpvs	6, 8, cr4, cr6, cr13, {0}
    f264:	blvs	c629c <rpl_re_syntax_options@@Base+0x94bf4>
    f268:	ble	25fcbc <rpl_re_syntax_options@@Base+0x22e614>
    f26c:	strtmi	r1, [r0], -r9, ror #24
    f270:			; <UNDEFINED> instruction: 0xff9cf7ff
    f274:	adcmi	fp, lr, #24, 18	; 0x60000
    f278:	andcs	fp, r0, r8, lsr #31
    f27c:	fldmdbxlt	r0!, {d29-d34}	;@ Deprecated
    f280:	adcmi	r6, fp, #3719168	; 0x38c000
    f284:	blvs	8c6668 <rpl_re_syntax_options@@Base+0x894fc0>
    f288:	ble	ffd1fcdc <rpl_re_syntax_options@@Base+0xffcee634>
    f28c:	strtmi	r1, [r0], -r9, ror #24
    f290:			; <UNDEFINED> instruction: 0xff8cf7ff
    f294:	rscle	r2, lr, r0, lsl #16
    f298:	blne	feac9264 <rpl_re_syntax_options@@Base+0xfea97bbc>
    f29c:	strcc	r6, [r1], -r0, ror #28
    f2a0:	addseq	r2, r2, r0, lsl #2
    f2a4:	addeq	lr, r6, r0, lsl #22
    f2a8:	b	acd27c <rpl_re_syntax_options@@Base+0xa9bbd4>
    f2ac:	strtvs	r2, [r5], r0
    f2b0:	svclt	0x0000bd70
    f2b4:			; <UNDEFINED> instruction: 0x4604b510
    f2b8:			; <UNDEFINED> instruction: 0xf7f36800
    f2bc:	stmdavs	r0!, {r1, r2, r3, r4, r7, fp, sp, lr, pc}^
    f2c0:	ldm	sl, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f2c4:			; <UNDEFINED> instruction: 0xf7f368a0
    f2c8:	stmiavs	r0!, {r3, r4, r7, fp, sp, lr, pc}^
    f2cc:	ldm	r4, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f2d0:	pop	{r5, r9, sl, lr}
    f2d4:			; <UNDEFINED> instruction: 0xf7f34010
    f2d8:	svclt	0x0000b88d
    f2dc:			; <UNDEFINED> instruction: 0xf0036843
    f2e0:	vld2.<illegal width 64>	{d1-d4}, [r3 :256]
    f2e4:	blcs	1900d8 <rpl_re_syntax_options@@Base+0x15ea30>
    f2e8:	blcs	1032f8 <rpl_re_syntax_options@@Base+0xd1c50>
    f2ec:	ldrbmi	sp, [r0, -r2]!
    f2f0:	ldrb	r6, [pc, r0, lsl #16]
    f2f4:			; <UNDEFINED> instruction: 0xf7f36800
    f2f8:	svclt	0x0000b87d
    f2fc:	andseq	pc, r4, r1, lsl #2
    f300:			; <UNDEFINED> instruction: 0xf7ffb508
    f304:	andcs	pc, r0, fp, ror #31
    f308:	svclt	0x0000bd08
    f30c:	ldrbmi	lr, [r0, sp, lsr #18]!
    f310:	ldmib	r0, {r2, r7, ip, sp, pc}^
    f314:	cdpge	12, 0, cr7, cr2, cr1, {0}
    f318:	ldrmi	r4, [ip, #1540]!	; 0x604
    f31c:	andeq	lr, r6, r6, lsl #17
    f320:	mulpl	ip, sp, r8
    f324:	stmiavs	r2, {r0, r1, r2, r4, r5, r9, ip, lr, pc}^
    f328:	stmdavs	r3!, {r0, r1, r2, r6, r8, fp, sp, lr}
    f32c:	ldm	r6, {r0, r2, r8, sl, fp, sp}
    f330:	bl	cf344 <rpl_re_syntax_options@@Base+0x9dc9c>
    f334:	stm	r3, {r2, r3, r6, r7, r8, r9}
    f338:	vhadd.u32	d16, d15, d3
    f33c:	subsvs	r2, r9, r1, lsl r1
    f340:			; <UNDEFINED> instruction: 0xf1a5d023
    f344:	blx	fed50764 <rpl_re_syntax_options@@Base+0xfed1f0bc>
    f348:	stmdbeq	sp!, {r0, r2, r7, r8, sl, ip, sp, lr, pc}^
    f34c:			; <UNDEFINED> instruction: 0xf04f7999
    f350:	vqadd.u32	<illegal reg q9.5>, <illegal reg q10.5>, <illegal reg q15.5>
    f354:	orrsvc	r1, r9, r4, lsl #2
    f358:	eoreq	pc, ip, r2, asr #16
    f35c:	stmiavs	r1!, {r2, r3, r9, sp}
    f360:	blx	97f6a <rpl_re_syntax_options@@Base+0x668c2>
    f364:	ldmdane	r8!, {r0, r8, ip, sp, lr, pc}^
    f368:	subvs	r5, r3, fp, ror r0
    f36c:	stmiavs	r1!, {r0, r1, r7, sp, lr}
    f370:	blx	a99fa <rpl_re_syntax_options@@Base+0x78352>
    f374:	stmne	r1, {r0, r9, ip, sp, lr, pc}
    f378:	subvs	r5, fp, r3, lsl #1
    f37c:	stmiavs	r0!, {r0, r1, r3, r7, sp, lr}
    f380:	adcvs	r1, r3, r3, asr #24
    f384:	pop	{r2, ip, sp, pc}
    f388:	stclvs	7, cr8, [r5, #960]!	; 0x3c0
    f38c:	svclt	0x00d42d01
    f390:	strcs	r2, [r1, #-1280]	; 0xfffffb00
    f394:	vaba.s8	q15, <illegal reg q10.5>, q5
    f398:	b	13e40f4 <rpl_re_syntax_options@@Base+0x13b2a4c>
    f39c:	vmul.i<illegal width 8>	d16, d1, d3[1]
    f3a0:	ldrmi	r5, [r8, #853]	; 0x355
    f3a4:	teqeq	r9, pc, lsr r8
    f3a8:			; <UNDEFINED> instruction: 0xf7f36800
    f3ac:	stmdacs	r0, {r1, r7, fp, sp, lr, pc}
    f3b0:	b	140349c <rpl_re_syntax_options@@Base+0x13d1df4>
    f3b4:	eorvs	r0, r0, r7, asr #19
    f3b8:	strbmi	r6, [r9], -r0, ror #17
    f3bc:	ldmda	r8!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f3c0:			; <UNDEFINED> instruction: 0xf04f4649
    f3c4:	blx	25182e <rpl_re_syntax_options@@Base+0x220186>
    f3c8:	andls	pc, r1, r7, lsl #18
    f3cc:			; <UNDEFINED> instruction: 0xf7f36920
    f3d0:			; <UNDEFINED> instruction: 0x4649e870
    f3d4:	stmdbvs	r0!, {r1, r7, r9, sl, lr}^
    f3d8:	stmda	sl!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f3dc:	strmi	r4, [r7], -r9, asr #12
    f3e0:			; <UNDEFINED> instruction: 0xf7f369a0
    f3e4:	bls	89584 <rpl_re_syntax_options@@Base+0x57edc>
    f3e8:	svceq	0x0000f1ba
    f3ec:	bcs	3f054 <rpl_re_syntax_options@@Base+0xd9ac>
    f3f0:	andle	r4, ip, r1, lsl #13
    f3f4:	svclt	0x00182800
    f3f8:	andle	r2, r8, r0, lsl #30
    f3fc:	ldrdgt	pc, [r8], -r4
    f400:	bcs	109b18 <rpl_re_syntax_options@@Base+0xd8470>
    f404:	andvc	lr, r5, r4, asr #19
    f408:	andhi	pc, r4, r4, asr #17
    f40c:	ldrmi	lr, [r0], -sp, lsl #15
    f410:	svc	0x00f2f7f2
    f414:			; <UNDEFINED> instruction: 0xf7f24650
    f418:	shsub8mi	lr, r8, r0
    f41c:	svc	0x00ecf7f2
    f420:			; <UNDEFINED> instruction: 0xf7f24648
    f424:			; <UNDEFINED> instruction: 0xf04fefea
    f428:			; <UNDEFINED> instruction: 0xe7ab30ff
    f42c:	strdeq	fp, [pc], #88	; <UNPREDICTABLE>
    f430:	strmi	r6, [lr], -r3, lsl #16
    f434:			; <UNDEFINED> instruction: 0x46054614
    f438:	ldm	r3, {r0, r1, r3, r4, r5, sl, lr}
    f43c:			; <UNDEFINED> instruction: 0xf7ff0006
    f440:	mcrrne	15, 6, pc, r3, cr5	; <UNPREDICTABLE>
    f444:	stmdavs	fp!, {r3, r4, ip, lr, pc}
    f448:	andeq	pc, r9, #196, 6	; 0x10000003
    f44c:	biceq	lr, r0, r3, lsl #22
    f450:	stmdavs	fp, {r0, r1, r2, r3, r4, sl, lr}^
    f454:	tstcs	r1, #-2013265919	; 0x88000001	; <UNPREDICTABLE>
    f458:	ldmdavs	ip!, {r0, r1, r3, r6, sp, lr}^
    f45c:	strcs	pc, [r9], #-964	; 0xfffffc3c
    f460:	vcgt.u32	d20, d2, d18
    f464:	subvs	r2, fp, r1, lsl r3
    f468:	movwmi	pc, #29635	; 0x73c3	; <UNPREDICTABLE>
    f46c:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
    f470:	stmdbvs	fp!, {r0, r1, r3, r7, r8, ip, sp, lr}
    f474:	eorvs	pc, r0, r3, asr #16
    f478:	svclt	0x0000bdf8
    f47c:	svcmi	0x00f0e92d
    f480:	strmi	fp, [r4], -r5, lsl #1
    f484:	svcls	0x000e460e
    f488:			; <UNDEFINED> instruction: 0xf04f4615
    f48c:	movwls	r0, #14348	; 0x380c
    f490:	strtmi	r6, [r9], r3, lsr #16
    f494:	bl	e9a20 <rpl_re_syntax_options@@Base+0xb8378>
    f498:			; <UNDEFINED> instruction: 0xf89c0cc6
    f49c:	bcs	1174b4 <rpl_re_syntax_options@@Base+0xe5e0c>
    f4a0:	blx	243696 <rpl_re_syntax_options@@Base+0x211fee>
    f4a4:	bl	8dcc4 <rpl_re_syntax_options@@Base+0x5c61c>
    f4a8:	stmdavs	r2, {r1, r3}^
    f4ac:			; <UNDEFINED> instruction: 0xf0002a00
    f4b0:	blx	22f76e <rpl_re_syntax_options@@Base+0x1fe0c6>
    f4b4:			; <UNDEFINED> instruction: 0xf8d0f905
    f4b8:	bcs	874e0 <rpl_re_syntax_options@@Base+0x55e38>
    f4bc:	andeq	lr, r9, r1, lsl #22
    f4c0:	ldrdlt	pc, [r0], -lr
    f4c4:	stmiavs	r6!, {r2, r6, ip, lr, pc}
    f4c8:	subvs	r2, r2, r0, lsl #4
    f4cc:	addsmi	r1, r1, #1808	; 0x710
    f4d0:	strbeq	lr, [r1, #2819]	; 0xb03
    f4d4:	andcs	fp, r0, #212, 30	; 0x350
    f4d8:			; <UNDEFINED> instruction: 0xf8952201
    f4dc:	b	4bf4fc <rpl_re_syntax_options@@Base+0x48de54>
    f4e0:			; <UNDEFINED> instruction: 0xd07a029c
    f4e4:	biceq	lr, r6, #3072	; 0xc00
    f4e8:	blne	16e9978 <rpl_re_syntax_options@@Base+0x16b82d0>
    f4ec:	bl	9e134 <rpl_re_syntax_options@@Base+0x6ca8c>
    f4f0:	and	r0, sl, r6, lsl #5
    f4f4:	stmdbcc	r1, {r0, r2, r3, r4, sl, lr}
    f4f8:			; <UNDEFINED> instruction: 0xf8952900
    f4fc:	svclt	0x00d4c006
    f500:	strcs	r2, [r1], -r0, lsl #12
    f504:			; <UNDEFINED> instruction: 0x069cea16
    f508:			; <UNDEFINED> instruction: 0xf852d067
    f50c:	ldrbmi	r6, [lr, #-3332]	; 0xfffff2fc
    f510:	stmdavs	lr!, {r4, r5, r6, r7, r8, ip, lr, pc}^
    f514:	strcs	pc, [r9], -r6, asr #7
    f518:	strhle	r4, [fp, #39]!	; 0x27
    f51c:	blx	ffc4d520 <rpl_re_syntax_options@@Base+0xffc1be78>
    f520:	stmdbvs	r3!, {r4, r7, r8, ip, sp, pc}^
    f524:			; <UNDEFINED> instruction: 0x4620463a
    f528:	ldmvs	fp, {r0, r1, r4, r6, sl, lr}
    f52c:			; <UNDEFINED> instruction: 0x4631685e
    f530:			; <UNDEFINED> instruction: 0xff7cf7ff
    f534:	strmi	r1, [r5], -r2, asr #24
    f538:	stmdbvs	r0!, {r1, r2, ip, lr, pc}^
    f53c:	strbmi	r4, [r8], #-1577	; 0xfffff9d7
    f540:	blx	ff7cd544 <rpl_re_syntax_options@@Base+0xff79be9c>
    f544:			; <UNDEFINED> instruction: 0xd1a32800
    f548:	andlt	r2, r5, ip
    f54c:	svchi	0x00f0e8bd
    f550:	adcmi	r9, lr, #3072	; 0xc00
    f554:	andeq	pc, r0, #79	; 0x4f
    f558:	bl	fe9a7668 <rpl_re_syntax_options@@Base+0xfe975fc0>
    f55c:	blx	fecd0170 <rpl_re_syntax_options@@Base+0xfec9eac8>
    f560:	b	140c374 <rpl_re_syntax_options@@Base+0x13daccc>
    f564:	svclt	0x00081353
    f568:	blcs	18170 <sigaltstack@plt+0x158e8>
    f56c:			; <UNDEFINED> instruction: 0xf8dcd155
    f570:	ldrbmi	r3, [r9], -r4
    f574:	vrsubhn.i16	d20, <illegal reg q1.5>, q8
    f578:	tstmi	pc, #603979776	; 0x24000000
    f57c:			; <UNDEFINED> instruction: 0xf7ff463a
    f580:	mcrrne	15, 5, pc, r1, cr5	; <UNPREDICTABLE>
    f584:	sbcsle	r4, pc, r5, lsl #12
    f588:	strtmi	r6, [r9], -r0, ror #18
    f58c:			; <UNDEFINED> instruction: 0xf7ff4448
    f590:	stmdacs	r0, {r0, r1, r2, r4, r5, r7, r9, fp, ip, sp, lr, pc}
    f594:			; <UNDEFINED> instruction: 0x465ed0d8
    f598:	stmiavs	r3!, {r1, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
    f59c:	bleq	fe1c9ee0 <rpl_re_syntax_options@@Base+0xfe198838>
    f5a0:	blx	18e1c8 <rpl_re_syntax_options@@Base+0x15cb20>
    f5a4:			; <UNDEFINED> instruction: 0xf853463a
    f5a8:	strtmi	r6, [r0], -r6, lsr #32
    f5ac:	ldrbmi	r2, [r1], #-768	; 0xfffffd00
    f5b0:	ldrtmi	r6, [r1], -fp, asr #32
    f5b4:			; <UNDEFINED> instruction: 0xff3af7ff
    f5b8:	andcc	r4, r1, r5, lsl #12
    f5bc:	stmiavs	r2!, {r2, r6, r7, ip, lr, pc}^
    f5c0:	stmdbvs	r0!, {r0, r3, r5, r9, sl, lr}^
    f5c4:	andcc	pc, fp, r2, asr r8	; <UNPREDICTABLE>
    f5c8:			; <UNDEFINED> instruction: 0xf8424450
    f5cc:			; <UNDEFINED> instruction: 0xf7ff3029
    f5d0:	stmdacs	r0, {r0, r1, r2, r4, r7, r9, fp, ip, sp, lr, pc}
    f5d4:	svcge	0x005cf47f
    f5d8:			; <UNDEFINED> instruction: 0x463ae7b6
    f5dc:			; <UNDEFINED> instruction: 0x46204659
    f5e0:			; <UNDEFINED> instruction: 0xff24f7ff
    f5e4:	strmi	r1, [r5], -r3, asr #24
    f5e8:	stmdbvs	r0!, {r1, r2, r3, r5, r7, ip, lr, pc}^
    f5ec:	strbmi	r4, [r8], #-1577	; 0xfffff9d7
    f5f0:	blx	fe1cd5f4 <rpl_re_syntax_options@@Base+0xfe19bf4c>
    f5f4:	adcle	r2, r7, r0, lsl #16
    f5f8:	strtmi	r9, [sl], -r0, lsl #14
    f5fc:	blls	e0f68 <rpl_re_syntax_options@@Base+0xaf8c0>
    f600:			; <UNDEFINED> instruction: 0xf7ff4620
    f604:	stmdacs	r0, {r0, r1, r3, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    f608:	ldr	sp, [lr, fp, lsl #1]
    f60c:	ldrmi	r6, [r0], -r3, ror #17
    f610:	eorcs	pc, r6, r3, asr r8	; <UNPREDICTABLE>
    f614:	eorcs	pc, r5, r3, asr #16
    f618:			; <UNDEFINED> instruction: 0x4659e797
    f61c:	blx	1c4d620 <rpl_re_syntax_options@@Base+0x1c1bf78>
    f620:	addsle	r2, r1, r0, lsl #16
    f624:	ldr	r2, [r0, r0]
    f628:			; <UNDEFINED> instruction: 0x4604b510
    f62c:			; <UNDEFINED> instruction: 0xf7f26980
    f630:	bvs	184b1c8 <rpl_re_syntax_options@@Base+0x1819b20>
    f634:	mcr	7, 7, pc, cr0, cr2, {7}	; <UNPREDICTABLE>
    f638:	vstmdbne	r2!, {s12-s174}
    f63c:	mulle	r5, r3, r2
    f640:			; <UNDEFINED> instruction: 0xf7f26898
    f644:	bvs	fe84b1b4 <rpl_re_syntax_options@@Base+0xfe819b0c>
    f648:	mrc	7, 6, APSR_nzcv, cr6, cr2, {7}
    f64c:			; <UNDEFINED> instruction: 0xf7f268e0
    f650:	blvs	84b1a8 <rpl_re_syntax_options@@Base+0x819b00>
    f654:	mrc	7, 6, APSR_nzcv, cr0, cr2, {7}
    f658:			; <UNDEFINED> instruction: 0xf7f26ae0
    f65c:	strtmi	lr, [r0], -lr, asr #29
    f660:			; <UNDEFINED> instruction: 0x4010e8bd
    f664:	mcrlt	7, 6, pc, cr6, cr2, {7}	; <UNPREDICTABLE>
    f668:			; <UNDEFINED> instruction: 0x4604b510
    f66c:			; <UNDEFINED> instruction: 0xf7f26880
    f670:	stmiavs	r0!, {r2, r6, r7, r9, sl, fp, sp, lr, pc}^
    f674:	mcr	7, 6, pc, cr0, cr2, {7}	; <UNPREDICTABLE>
    f678:	umaalcc	pc, fp, r4, r8	; <UNPREDICTABLE>
    f67c:	vldrlt.16	s22, [r0, #-6]	; <UNPREDICTABLE>
    f680:	pop	{r5, r6, fp, sp, lr}
    f684:			; <UNDEFINED> instruction: 0xf7f24010
    f688:	svclt	0x0000beb5
    f68c:	push	{r0, r1, r6, r7, r8, r9, sl, fp, sp, lr}
    f690:	blcs	1fe58 <quoting_style_vals@@Base+0x2394>
    f694:	stcle	6, cr4, [r8, #-512]!	; 0xfffffe00
    f698:			; <UNDEFINED> instruction: 0xf8d82700
    f69c:			; <UNDEFINED> instruction: 0xf8533084
    f6a0:	ldmdbvs	r3!, {r0, r1, r2, r5, sp, lr}
    f6a4:	vstrle	d2, [sp, #-0]
    f6a8:	ldmdbvs	r3!, {sl, sp}^
    f6ac:	eorpl	pc, r4, r3, asr r8	; <UNPREDICTABLE>
    f6b0:	stmdbvs	r8!, {r0, sl, ip, sp}
    f6b4:	mcr	7, 5, pc, cr0, cr2, {7}	; <UNPREDICTABLE>
    f6b8:			; <UNDEFINED> instruction: 0xf7f24628
    f6bc:	ldmdbvs	r3!, {r1, r2, r3, r4, r7, r9, sl, fp, sp, lr, pc}
    f6c0:	lfmle	f4, 2, [r2], #652	; 0x28c
    f6c4:			; <UNDEFINED> instruction: 0xf7f26970
    f6c8:	ldmvs	r3!, {r3, r4, r7, r9, sl, fp, sp, lr, pc}
    f6cc:	ldmvs	r8, {r0, r1, r3, r5, r8, ip, sp, pc}
    f6d0:	mrc	7, 4, APSR_nzcv, cr2, cr2, {7}
    f6d4:			; <UNDEFINED> instruction: 0xf7f268b0
    f6d8:			; <UNDEFINED> instruction: 0x4630ee90
    f6dc:			; <UNDEFINED> instruction: 0xf7f23701
    f6e0:			; <UNDEFINED> instruction: 0xf8d8ee8c
    f6e4:	adcsmi	r3, fp, #124	; 0x7c
    f6e8:	movwcs	sp, #3287	; 0xcd7
    f6ec:	rsbscc	pc, ip, r8, asr #17
    f6f0:	rsbcc	pc, ip, r8, asr #17
    f6f4:	ldrhhi	lr, [r0, #141]!	; 0x8d
    f6f8:	push	{r1, r3, r9, sl, fp, ip, sp, lr}
    f6fc:	mrcne	3, 4, r4, cr3, cr8, {7}
    f700:	blcs	3a9e38 <rpl_re_syntax_options@@Base+0x378790>
    f704:	ldm	pc, {r0, r1, r2, r4, r5, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    f708:	ldrbvc	pc, [r0], -r3	; <UNPREDICTABLE>
    f70c:			; <UNDEFINED> instruction: 0x7676765d
    f710:	svcne	0x001f0808
    f714:	ldrbtvc	r7, [r6], -r8, lsl #12
    f718:	smladcs	ip, fp, r0, r0
    f71c:	blx	1e9c3a <rpl_re_syntax_options@@Base+0x1b8592>
    f720:	stmdbvs	sl, {r2, sl, ip, sp, lr, pc}
    f724:	andcs	r2, r4, r1, lsl #6
    f728:			; <UNDEFINED> instruction: 0xf8d2192e
    f72c:			; <UNDEFINED> instruction: 0x512b801c
    f730:			; <UNDEFINED> instruction: 0xf7f26073
    f734:	adcsvs	lr, r0, lr, asr pc
    f738:	rsbsle	r2, r4, r0, lsl #16
    f73c:	andhi	pc, r0, r0, asr #17
    f740:	ldrmi	r2, [r0], -r0, lsl #4
    f744:	mvnshi	lr, #12386304	; 0xbd0000
    f748:			; <UNDEFINED> instruction: 0x3058f890
    f74c:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    f750:	subscc	pc, r8, r0, lsl #17
    f754:	blcs	29888 <quoting_style_vals@@Base+0xbdc4>
    f758:	ldmvs	fp, {r5, r6, ip, lr, pc}^
    f75c:	stmvs	fp, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr}
    f760:	subsle	r2, r8, r0, lsl #22
    f764:	ldmibvs	lr, {r0, r1, r3, r4, r6, r7, fp, sp, lr}^
    f768:	blle	1e1ab70 <rpl_re_syntax_options@@Base+0x1de94c8>
    f76c:	blle	1b1af74 <rpl_re_syntax_options@@Base+0x1ae98cc>
    f770:	stmdbeq	ip, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    f774:	blx	269c8a <rpl_re_syntax_options@@Base+0x2385e2>
    f778:			; <UNDEFINED> instruction: 0xf04ff404
    f77c:	andcs	r0, r8, r2, lsl #16
    f780:			; <UNDEFINED> instruction: 0xf843191f
    f784:			; <UNDEFINED> instruction: 0xf7f28004
    f788:	adcsvs	lr, r8, r4, lsr pc
    f78c:	suble	r2, r8, r0, lsl #16
    f790:	ldrhtle	r4, [fp], -r5
    f794:	andhi	pc, r4, r7, asr #17
    f798:	andcs	fp, r0, #748	; 0x2ec
    f79c:	andcs	r6, r0, #5
    f7a0:	svclt	0x00a46046
    f7a4:	subvs	r6, r5, r6
    f7a8:	stmdbvs	fp, {r0, r1, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    f7ac:	sbcle	r2, r7, r0, lsl #22
    f7b0:	vpadd.i8	d20, d0, d16
    f7b4:	ldmdbmi	r0!, {r0, r1, r3, r5, r7, r9, ip, lr}
    f7b8:	ldrbtmi	r4, [fp], #-2096	; 0xfffff7d0
    f7bc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    f7c0:	ldmda	ip, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f7c4:	stmiavs	r3, {r1, r3, r8, fp, sp, lr}^
    f7c8:			; <UNDEFINED> instruction: 0xf84369d5
    f7cc:	cdpvc	0, 0, cr5, cr11, cr4, {1}
    f7d0:			; <UNDEFINED> instruction: 0xd1b52b04
    f7d4:	stmdaeq	ip, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    f7d8:	blx	229cfa <rpl_re_syntax_options@@Base+0x1f8652>
    f7dc:	ldrmi	pc, [r8], -r4, lsl #8
    f7e0:	ldmdbne	r7!, {r0, r8, r9, sp}
    f7e4:	rsbsvs	r5, fp, r3, lsr r1
    f7e8:	svc	0x0002f7f2
    f7ec:	ldrhlt	r6, [r0, #8]!
    f7f0:	andcs	r6, r0, #5
    f7f4:			; <UNDEFINED> instruction: 0xf012e7a5
    f7f8:	tstle	ip, r8, lsl #4
    f7fc:	stmiavs	r3, {r0, r3, r8, fp, sp, lr}^
    f800:	stmibvs	r9, {r4, r9, sl, lr}^
    f804:	eorne	pc, r4, r3, asr #16
    f808:	mvnshi	lr, #12386304	; 0xbd0000
    f80c:	andcs	r2, r0, #67108864	; 0x4000000
    f810:	andvs	r6, r5, fp, ror r0
    f814:	stmdbvs	fp, {r0, r2, r4, r7, r8, r9, sl, sp, lr, pc}
    f818:	sbfx	r6, lr, #19, #6
    f81c:	ldmibvs	sp, {r0, r1, r3, r8, fp, sp, lr}^
    f820:			; <UNDEFINED> instruction: 0x464ae79d
    f824:	rsbsvs	lr, r0, sp, lsl #15
    f828:			; <UNDEFINED> instruction: 0x5128463a
    f82c:	rsbsvs	lr, r8, r9, lsl #15
    f830:	teqpl	r0, r2, asr #12
    f834:	blmi	4c9650 <rpl_re_syntax_options@@Base+0x497fa8>
    f838:	sbcpl	pc, lr, #64, 4
    f83c:	ldmdami	r2, {r0, r4, r8, fp, lr}
    f840:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    f844:			; <UNDEFINED> instruction: 0xf7f34478
    f848:	blmi	4498b8 <rpl_re_syntax_options@@Base+0x418210>
    f84c:	adcspl	pc, ip, #64, 4
    f850:	ldmdami	r0, {r0, r1, r2, r3, r8, fp, lr}
    f854:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    f858:			; <UNDEFINED> instruction: 0xf7f34478
    f85c:	blmi	3c98a4 <rpl_re_syntax_options@@Base+0x3981fc>
    f860:	adcspl	pc, fp, #64, 4
    f864:	stmdami	lr, {r0, r2, r3, r8, fp, lr}
    f868:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    f86c:			; <UNDEFINED> instruction: 0xf7f34478
    f870:	svclt	0x0000e806
    f874:	andeq	sp, r0, r6, ror #30
    f878:	andeq	lr, r0, ip, lsr #3
    f87c:			; <UNDEFINED> instruction: 0x0000e1b6
    f880:	andeq	sp, r0, r0, ror #29
    f884:	andeq	lr, r0, r6, lsr #2
    f888:	andeq	lr, r0, ip, asr r1
    f88c:	andeq	sp, r0, ip, asr #29
    f890:	andeq	lr, r0, r2, lsl r1
    f894:	andeq	lr, r0, ip, lsr r1
    f898:			; <UNDEFINED> instruction: 0x0000deb8
    f89c:	strdeq	lr, [r0], -lr	; <UNPREDICTABLE>
    f8a0:	andeq	lr, r0, ip, lsl r1
    f8a4:	ldrlt	r6, [r0], #-2499	; 0xfffff63d
    f8a8:	addsmi	r1, ip, #76, 24	; 0x4c00
    f8ac:	stmvs	r0, {r0, r1, r2, r4, r9, fp, ip, lr, pc}
    f8b0:	addeq	lr, r4, #0, 22
    f8b4:	eoreq	pc, r4, r0, asr r8	; <UNPREDICTABLE>
    f8b8:	tstle	r0, r1
    f8bc:	movwcs	r1, #6744	; 0x1a58
    f8c0:			; <UNDEFINED> instruction: 0xf852e003
    f8c4:	strcc	r4, [r1], #-3844	; 0xfffff0fc
    f8c8:	movwcc	sp, #4357	; 0x1105
    f8cc:	mvnsle	r4, r3, lsl #5
    f8d0:	blmi	14da4c <rpl_re_syntax_options@@Base+0x11c3a4>
    f8d4:			; <UNDEFINED> instruction: 0x46184770
    f8d8:	blmi	14da54 <rpl_re_syntax_options@@Base+0x11c3ac>
    f8dc:	andcs	r4, r1, r0, ror r7
    f8e0:	blmi	14da5c <rpl_re_syntax_options@@Base+0x11c3b4>
    f8e4:	svclt	0x00004770
    f8e8:	stcle	8, cr2, [r4, #-0]
    f8ec:	mcrne	4, 2, fp, cr4, cr0, {1}
    f8f0:	andcs	r6, r0, sp, lsl #16
    f8f4:	andsle	r4, r0, #160, 4
    f8f8:	stmdaeq	r9, {r0, r8, fp, ip}^
    f8fc:	eorcc	pc, r1, r5, asr r8	; <UNPREDICTABLE>
    f900:	sfmle	f4, 4, [r5, #-616]	; 0xfffffd98
    f904:			; <UNDEFINED> instruction: 0xf855e012
    f908:	addsmi	r4, r4, #35	; 0x23
    f90c:			; <UNDEFINED> instruction: 0x4619db10
    f910:	addmi	r1, r8, #4390912	; 0x430000
    f914:	cmpeq	r3, #323584	; 0x4f000
    f918:			; <UNDEFINED> instruction: 0xf855d3f5
    f91c:	addsmi	r3, sl, #32
    f920:	andcc	fp, r1, r8, lsl #30
    f924:	andcs	sp, r0, r0
    f928:			; <UNDEFINED> instruction: 0x4770bc30
    f92c:	strtmi	r4, [r1], -fp, lsl #12
    f930:			; <UNDEFINED> instruction: 0x460c1c58
    f934:	ldrdcs	lr, [r0], -lr	; <UNPREDICTABLE>
    f938:	svclt	0x00004770
    f93c:	svcmi	0x00f0e92d
    f940:			; <UNDEFINED> instruction: 0xf101b083
    f944:	strmi	r0, [sp], -r8, lsl #20
    f948:	ldrsbthi	pc, [r0], -sp	; <UNPREDICTABLE>
    f94c:	ldrmi	r4, [r4], -r6, lsl #12
    f950:			; <UNDEFINED> instruction: 0xf04f469b
    f954:	ldrbmi	r0, [r1], -ip, lsl #18
    f958:	stmdavs	r8!, {r1, r5, r9, sl, lr}^
    f95c:			; <UNDEFINED> instruction: 0xffc4f7ff
    f960:			; <UNDEFINED> instruction: 0xf704fb09
    f964:	bllt	1c211f0 <rpl_re_syntax_options@@Base+0x1befb48>
    f968:			; <UNDEFINED> instruction: 0x46286833
    f96c:	sbceq	lr, r4, #3072	; 0xc00
    f970:	strbmi	r7, [r2, #-2322]	; 0xfffff6ee
    f974:			; <UNDEFINED> instruction: 0xf853d103
    f978:	ldrbmi	r3, [fp, #-52]	; 0xffffffcc
    f97c:			; <UNDEFINED> instruction: 0xf7ffd018
    f980:	strhlt	pc, [r0, #143]!	; 0x8f	; <UNPREDICTABLE>
    f984:	ldrtmi	r6, [fp], #-2419	; 0xfffff68d
    f988:	mvnlt	r6, sl, asr r8
    f98c:	ldmvs	fp, {r1, r9, fp, sp}
    f990:	ldmdavs	ip, {r0, ip, lr, pc}
    f994:	ldmdavs	sl, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    f998:	ldrbmi	r4, [fp], -r9, lsr #12
    f99c:	andhi	pc, r0, sp, asr #17
    f9a0:			; <UNDEFINED> instruction: 0xf7ff4630
    f9a4:	ldmdblt	r8, {r0, r1, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    f9a8:	ldrmi	r6, [pc], #-2419	; f9b0 <sigaltstack@plt+0xd128>
    f9ac:			; <UNDEFINED> instruction: 0xe7f068bb
    f9b0:	svceq	0x0009f1b8
    f9b4:	strtmi	sp, [r1], -r7, lsl #2
    f9b8:			; <UNDEFINED> instruction: 0xf8a2f7ff
    f9bc:	andcs	fp, ip, r8, lsl r9
    f9c0:	pop	{r0, r1, ip, sp, pc}
    f9c4:	strdcs	r8, [r0], -r0
    f9c8:	pop	{r0, r1, ip, sp, pc}
    f9cc:	svclt	0x00008ff0
    f9d0:	addsmi	r6, sl, #196608	; 0x30000
    f9d4:	stmdavs	fp, {r0, r3, r9, fp, ip, lr, pc}
    f9d8:	orreq	lr, r2, #3072	; 0xc00
    f9dc:	andcc	r6, r1, #5832704	; 0x590000
    f9e0:	blne	14daf4 <rpl_re_syntax_options@@Base+0x11c44c>
    f9e4:	addmi	r6, sl, #65536	; 0x10000
    f9e8:			; <UNDEFINED> instruction: 0x4770dbf8
    f9ec:	blcs	12f220 <rpl_re_syntax_options@@Base+0xfdb78>
    f9f0:	blcs	483a74 <rpl_re_syntax_options@@Base+0x4523cc>
    f9f4:	andcs	sp, r0, r1
    f9f8:	stmdavs	fp, {r4, r5, r6, r8, r9, sl, lr}^
    f9fc:	rscsle	r2, sl, r0, lsl #22
    fa00:	bcs	46f270 <rpl_re_syntax_options@@Base+0x43dbc8>
    fa04:	ldmdavs	sl, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    fa08:	subvs	r6, sl, fp, asr r9
    fa0c:	andsvs	fp, r1, r2, lsl #2
    fa10:	blcs	7e9f3c <rpl_re_syntax_options@@Base+0x7b8894>
    fa14:	ldrdcs	pc, [r4], r0
    fa18:	eorne	pc, r1, r2, asr r8	; <UNPREDICTABLE>
    fa1c:	eorne	pc, r3, r2, asr #16
    fa20:	stcvs	12, cr13, [r2, #-932]	; 0xfffffc5c
    fa24:	blx	57e30 <rpl_re_syntax_options@@Base+0x26788>
    fa28:	b	8cc63c <rpl_re_syntax_options@@Base+0x89af94>
    fa2c:	strvs	r0, [r2, #-515]	; 0xfffffdfd
    fa30:	ldrtlt	lr, [r0], #-2017	; 0xfffff81f
    fa34:	ldrdmi	pc, [r4], r0
    fa38:	stmdbvs	sp, {r2, r6, r8, ip, sp, pc}^
    fa3c:	sfmvs	f2, 4, [r3, #-4]
    fa40:	eormi	pc, r5, r4, asr r8	; <UNPREDICTABLE>
    fa44:	smlaltbvs	r4, ip, r2, r0
    fa48:	strvs	r4, [r3, #-787]	; 0xfffffced
    fa4c:	ldclt	0, cr2, [r0], #-0
    fa50:	svclt	0x00004770
    fa54:	stmdavs	sl, {r0, r1, r3, r9, sl, fp, ip, sp, lr}^
    fa58:	svclt	0x00082b0b
    fa5c:	andle	r6, r6, r1, lsl r1
    fa60:	tstle	r6, r0, lsl fp
    fa64:	ldmvs	r8, {r0, r1, r3, r7, fp, sp, lr}^
    fa68:	stmdbvs	sl, {r4, r8, sp, lr}
    fa6c:	andcs	r6, r0, sl, lsl r1
    fa70:	tstlt	sl, r0, ror r7
    fa74:	tstvs	r3, fp, lsl #18
    fa78:	blcs	29cac <quoting_style_vals@@Base+0xc1e8>
    fa7c:	stmdbvs	sl, {r0, r1, r2, r4, r5, r6, r7, ip, lr, pc}
    fa80:	tstvs	sl, r0
    fa84:	svclt	0x00004770
    fa88:	svcmi	0x00f0e92d
    fa8c:			; <UNDEFINED> instruction: 0xf8d0b087
    fa90:	ldrmi	r9, [fp], ip, rrx
    fa94:	strcs	r6, [r0], #-3395	; 0xfffff2bd
    fa98:			; <UNDEFINED> instruction: 0xf04f9e10
    fa9c:			; <UNDEFINED> instruction: 0xf8dd0c14
    faa0:	movwls	r8, #12360	; 0x3048
    faa4:	andls	r4, r5, #78643200	; 0x4b00000
    faa8:	ble	5e0520 <rpl_re_syntax_options@@Base+0x5aee78>
    faac:	svcvs	0x004518e2
    fab0:	sbcsvc	lr, r2, #2048	; 0x800
    fab4:	blx	313c06 <rpl_re_syntax_options@@Base+0x2e255e>
    fab8:	ldmdavs	pc!, {r1, r8, r9, sl, ip, lr}^	; <UNPREDICTABLE>
    fabc:	sfmle	f4, 4, [r8, #-760]	; 0xfffffd08
    fac0:	subsne	lr, fp, sl, ror r0
    fac4:	strpl	pc, [r3, -ip, lsl #22]
    fac8:	ldmdavs	pc!, {r1, r2, r3, r4, r7, r9, sl, lr}^	; <UNPREDICTABLE>
    facc:	blle	1d605b0 <rpl_re_syntax_options@@Base+0x1d2ef08>
    fad0:	stmiane	r3!, {r1, r3, r4, r9, sl, lr}
    fad4:	bl	e052c <rpl_re_syntax_options@@Base+0xaee84>
    fad8:	blle	ffcaca2c <rpl_re_syntax_options@@Base+0xffc7b384>
    fadc:	cfldr64le	mvdx4, [pc, #-644]!	; f860 <sigaltstack@plt+0xcfd8>
    fae0:	andscs	r6, r4, #268	; 0x10c
    fae4:	movwcc	pc, #19202	; 0x4b02	; <UNPREDICTABLE>
    fae8:	addsmi	r6, lr, #5963776	; 0x5b0000
    faec:			; <UNDEFINED> instruction: 0xf04fbf18
    faf0:			; <UNDEFINED> instruction: 0x464b34ff
    faf4:			; <UNDEFINED> instruction: 0xf04f2500
    faf8:	tstls	r4, r4, lsl lr
    fafc:	ble	620578 <rpl_re_syntax_options@@Base+0x5eeed0>
    fb00:	svcvs	0x004718ea
    fb04:	sbcsvc	lr, r2, #2048	; 0x800
    fb08:	blx	393c5a <rpl_re_syntax_options@@Base+0x3625b2>
    fb0c:			; <UNDEFINED> instruction: 0xf8dc7c02
    fb10:	strbmi	ip, [r0, #4]!
    fb14:	subs	sp, r5, r8, lsl #26
    fb18:	blx	393c8e <rpl_re_syntax_options@@Base+0x3625e6>
    fb1c:	ldrmi	r7, [sl], r3, lsl #2
    fb20:	strbmi	r6, [r1, #-2121]	; 0xfffff7b7
    fb24:			; <UNDEFINED> instruction: 0x461adb50
    fb28:	addsmi	r1, r5, #11206656	; 0xab0000
    fb2c:	bicsvc	lr, r3, #3072	; 0xc00
    fb30:	strmi	sp, [r9, #3058]!	; 0xbf2
    fb34:	vldrle.16	s19, [r6, #-8]	; <UNPREDICTABLE>
    fb38:	andscs	r6, r4, #268	; 0x10c
    fb3c:	movwcc	pc, #23298	; 0x5b02	; <UNPREDICTABLE>
    fb40:	ldrmi	r6, [r8, #2139]	; 0x85b
    fb44:			; <UNDEFINED> instruction: 0xf04fbf18
    fb48:	stmdavs	fp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, sl, ip, sp}
    fb4c:	vstrle	d18, [r5, #-0]
    fb50:	andslt	pc, r0, sp, asr #17
    fb54:			; <UNDEFINED> instruction: 0xf04f4682
    fb58:			; <UNDEFINED> instruction: 0xf8dd0b00
    fb5c:			; <UNDEFINED> instruction: 0xf8cd9014
    fb60:	tstls	r5, r8, asr #32
    fb64:	ldrdne	pc, [r0], -r9
    fb68:	ldceq	0, cr15, [r4], {79}	; 0x4f
    fb6c:	ldrsbtvc	pc, [r4], #-138	; 0xffffff76	; <UNPREDICTABLE>
    fb70:	bls	e14b8 <rpl_re_syntax_options@@Base+0xafe10>
    fb74:	eorne	pc, fp, r1, asr r8	; <UNPREDICTABLE>
    fb78:	ldmdavs	r2, {r2, r8, r9, fp, ip, pc}
    fb7c:	stc2	11, cr15, [r1], {12}	; <UNPREDICTABLE>
    fb80:	andvc	pc, ip, r7, asr r8	; <UNPREDICTABLE>
    fb84:	eorsvc	pc, r7, r2, asr r8	; <UNPREDICTABLE>
    fb88:	strvs	lr, [r0], #-2509	; 0xfffff633
    fb8c:			; <UNDEFINED> instruction: 0xf7fe463a
    fb90:			; <UNDEFINED> instruction: 0xf8d9ff4d
    fb94:	ldrtmi	r1, [sl], -r0
    fb98:	blls	4777e8 <rpl_re_syntax_options@@Base+0x446140>
    fb9c:	eorne	pc, fp, r1, asr r8	; <UNPREDICTABLE>
    fba0:	strls	r9, [r0, -r1, lsl #10]
    fba4:	ldrbmi	r4, [r0], -r0, lsl #13
    fba8:			; <UNDEFINED> instruction: 0xff40f7fe
    fbac:	andle	r4, pc, r0, lsl #11
    fbb0:	andlt	r2, r7, r1
    fbb4:	svchi	0x00f0e8bd
    fbb8:			; <UNDEFINED> instruction: 0x461a4696
    fbbc:	streq	pc, [r1], #-270	; 0xfffffef2
    fbc0:			; <UNDEFINED> instruction: 0xe7714613
    fbc4:			; <UNDEFINED> instruction: 0x461a4692
    fbc8:	streq	pc, [r1, #-266]	; 0xfffffef6
    fbcc:			; <UNDEFINED> instruction: 0xe7954613
    fbd0:			; <UNDEFINED> instruction: 0xf10b9b05
    fbd4:	ldmdavs	fp, {r0, r8, r9, fp}
    fbd8:	blle	ff0e124c <rpl_re_syntax_options@@Base+0xff0afba4>
    fbdc:	strb	r2, [r8, r0]!
    fbe0:	ldrbtcc	pc, [pc], #79	; fbe8 <sigaltstack@plt+0xd360>	; <UNPREDICTABLE>
    fbe4:			; <UNDEFINED> instruction: 0xf04fe785
    fbe8:			; <UNDEFINED> instruction: 0xe7ae35ff
    fbec:			; <UNDEFINED> instruction: 0x4604b570
    fbf0:			; <UNDEFINED> instruction: 0x460e4615
    fbf4:	strtmi	r4, [r1], -r8, lsr #12
    fbf8:	ldmdblt	r8!, {r4, r5, r7, r8, r9, sl, lr}
    fbfc:	teqlt	r3, r3, ror #16
    fc00:			; <UNDEFINED> instruction: 0x4621461c
    fc04:	ldrmi	r4, [r0, r8, lsr #12]!
    fc08:	rscsle	r2, r7, r0, lsl #16
    fc0c:	stmiavs	r2!, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    fc10:	svclt	0x00182a00
    fc14:			; <UNDEFINED> instruction: 0x4623429a
    fc18:	stmdavs	r2!, {r0, r3, r8, ip, lr, pc}
    fc1c:	bcs	21474 <quoting_style_vals@@Base+0x39b0>
    fc20:	stmiavs	r2!, {r2, r4, r5, r6, r7, ip, lr, pc}
    fc24:	svclt	0x00182a00
    fc28:			; <UNDEFINED> instruction: 0x4623429a
    fc2c:			; <UNDEFINED> instruction: 0x4613d0f5
    fc30:			; <UNDEFINED> instruction: 0xe7e6461c
    fc34:	mvnsmi	lr, sp, lsr #18
    fc38:	subsle	r2, r3, r0, lsl #18
    fc3c:	cdpcs	8, 0, cr6, cr0, cr14, {2}
    fc40:	ldmib	r0, {r4, r6, ip, lr, pc}^
    fc44:	strmi	r3, [pc], -r0, lsl #10
    fc48:	bl	161460 <rpl_re_syntax_options@@Base+0x12fdb8>
    fc4c:	addsmi	r0, r3, #1610612740	; 0x60000004
    fc50:	vstrcs	d13, [r0, #-384]	; 0xfffffe80
    fc54:	cdpne	0, 6, cr13, cr11, cr13, {3}
    fc58:	bl	157628 <rpl_re_syntax_options@@Base+0x125f80>
    fc5c:	b	1bd117c <rpl_re_syntax_options@@Base+0x1b9fad4>
    fc60:	b	1bd3470 <rpl_re_syntax_options@@Base+0x1ba1dc8>
    fc64:	b	792c78 <rpl_re_syntax_options@@Base+0x7615d0>
    fc68:	ldrle	r0, [r8, #-3852]	; 0xfffff0f4
    fc6c:	ldmvs	lr!, {r5, r7, fp, sp, lr}
    fc70:	eorne	pc, r3, r0, asr r8	; <UNPREDICTABLE>
    fc74:	eorvs	pc, r2, r6, asr r8	; <UNPREDICTABLE>
    fc78:	strhle	r4, [r4], #-33	; 0xffffffdf
    fc7c:			; <UNDEFINED> instruction: 0xf102bfbb
    fc80:			; <UNDEFINED> instruction: 0xf10532ff
    fc84:			; <UNDEFINED> instruction: 0xf10335ff
    fc88:			; <UNDEFINED> instruction: 0xf84033ff
    fc8c:	svclt	0x00b46025
    fc90:	vmlseq.f32	s28, s4, s31
    fc94:			; <UNDEFINED> instruction: 0x0c03ea6f
    fc98:	svceq	0x000cea1e
    fc9c:	bcs	4503c <rpl_re_syntax_options@@Base+0x13994>
    fca0:	andcc	sp, r1, #8, 22	; 0x2000
    fca4:	bne	feb69f2c <rpl_re_syntax_options@@Base+0xfeb38884>
    fca8:			; <UNDEFINED> instruction: 0x009268b9
    fcac:	addeq	lr, r5, r0, lsl #22
    fcb0:	bl	fee4dc80 <rpl_re_syntax_options@@Base+0xfee1c5d8>
    fcb4:	stmdavs	r1!, {r1, r3, r4, r5, r6, fp, sp, lr}^
    fcb8:	subeq	lr, r2, #1024	; 0x400
    fcbc:	blne	149761c <rpl_re_syntax_options@@Base+0x1465f74>
    fcc0:	stmiavs	r0!, {r4, ip, lr, pc}
    fcc4:	ldrmi	r1, [r1], #-3659	; 0xfffff1b5
    fcc8:			; <UNDEFINED> instruction: 0xf8506061
    fccc:	ldmne	pc, {r1, r2, r5, lr}	; <UNPREDICTABLE>
    fcd0:	eorne	pc, r3, r0, asr r8	; <UNPREDICTABLE>
    fcd4:	sfmle	f4, 4, [r9, #-560]	; 0xfffffdd0
    fcd8:			; <UNDEFINED> instruction: 0xf1063a01
    fcdc:			; <UNDEFINED> instruction: 0xf84036ff
    fce0:	mvnsle	r4, r7, lsr #32
    fce4:	strtmi	r2, [r8], -r0, lsl #10
    fce8:	ldrhhi	lr, [r0, #141]!	; 0x8d
    fcec:			; <UNDEFINED> instruction: 0xf8403b01
    fcf0:	strble	r1, [sl, #39]!	; 0x27
    fcf4:	orreq	lr, r5, r0, lsl #22
    fcf8:	strcs	r0, [r0, #-146]	; 0xffffff6e
    fcfc:	bl	fe4cdccc <rpl_re_syntax_options@@Base+0xfe49c624>
    fd00:	pop	{r3, r5, r9, sl, lr}
    fd04:	bcc	704cc <rpl_re_syntax_options@@Base+0x3ee24>
    fd08:	b	1bde914 <rpl_re_syntax_options@@Base+0x1bad26c>
    fd0c:	b	1bd351c <rpl_re_syntax_options@@Base+0x1ba1e74>
    fd10:	str	r0, [r8, r3, lsl #24]!
    fd14:	stmvs	r0, {r0, r2, r4, r5, r6, r7, fp, ip}
    fd18:	b	13d00c4 <rpl_re_syntax_options@@Base+0x139ea1c>
    fd1c:			; <UNDEFINED> instruction: 0xf7f20845
    fd20:	cmnlt	r0, r8, asr #23
    fd24:	ldmdavs	lr!, {r0, r2, r5, r6, fp, sp, lr}^
    fd28:			; <UNDEFINED> instruction: 0xf8c460a0
    fd2c:	stccs	0, cr8, [r0, #-0]
    fd30:	mlsvs	r6, r1, r1, sp
    fd34:	stmiavs	r0!, {r1, r3, r4, r5, r6, fp, sp, lr}
    fd38:			; <UNDEFINED> instruction: 0x009268b9
    fd3c:	bl	1ccdd0c <rpl_re_syntax_options@@Base+0x1c9c664>
    fd40:	strcs	lr, [ip, #-2001]	; 0xfffff82f
    fd44:	svclt	0x0000e7cf
    fd48:	svcmi	0x00f0e92d
    fd4c:	blx	1d9986 <rpl_re_syntax_options@@Base+0x1a82de>
    fd50:	ldrmi	pc, [r2], r2, lsl #14
    fd54:			; <UNDEFINED> instruction: 0x460c4a5b
    fd58:	addlt	r6, pc, lr, asr #18
    fd5c:	ldrbtmi	r4, [sl], #-2394	; 0xfffff6a6
    fd60:	andls	r4, r4, lr, lsr r4
    fd64:	ldrmi	r9, [r3], -r5, lsl #6
    fd68:	strcs	r5, [r0, #-2131]	; 0xfffff7ad
    fd6c:	movwls	r6, #14448	; 0x3870
    fd70:	ldmdavs	fp, {r0, ip, sp}
    fd74:	streq	lr, [r7, #-2509]	; 0xfffff633
    fd78:	movwls	r0, #53376	; 0xd080
    fd7c:	ldc	7, cr15, [r8], #-968	; 0xfffffc38
    fd80:	stmdacs	r0, {r0, r3, ip, pc}
    fd84:	addshi	pc, sl, r0
    fd88:	b	13e9e10 <rpl_re_syntax_options@@Base+0x13b8768>
    fd8c:	stmibvs	r2!, {r1, r3, r6, r7, r8, sl}
    fd90:	cmnmi	pc, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    fd94:	vmul.f<illegal width 8>	d17, d0, d1[0]
    fd98:	ldrtmi	r0, [sl], #-771	; 0xfffffcfd
    fd9c:	cdpcc	0, 15, cr15, cr15, cr15, {2}
    fda0:	ldrdgt	pc, [r4], -r1
    fda4:	and	pc, r4, r2, asr #17
    fda8:	movweq	lr, #14860	; 0x3a0c
    fdac:	cmple	r8, r0, lsl #22
    fdb0:	ldreq	r7, [fp, -fp, lsl #18]
    fdb4:	stmdbvs	r0!, {r0, r2, r3, r4, r6, r8, sl, ip, lr, pc}^
    fdb8:	ldmdavs	sl, {r0, r1, r6, r7, r8, fp, ip}^
    fdbc:	vldrle	s5, [r8, #-0]
    fdc0:			; <UNDEFINED> instruction: 0xf10d2200
    fdc4:	andls	r0, r2, #28, 22	; 0x7000
    fdc8:			; <UNDEFINED> instruction: 0xf04f4615
    fdcc:	ands	r0, r2, ip, lsl #18
    fdd0:	vmlage.f16	s24, s20, s14	; <UNPREDICTABLE>
    fdd4:	andeq	lr, r7, r6, lsl #17
    fdd8:			; <UNDEFINED> instruction: 0x46584631
    fddc:			; <UNDEFINED> instruction: 0xff2af7ff
    fde0:	stmibvs	r3!, {r3, r4, r5, r6, r7, r8, fp, ip, sp, pc}
    fde4:	ldmdavs	fp, {r0, r1, r6, sl, lr}^
    fde8:	stmdbvs	r0!, {r0, r1, r3, r5, r8, r9, ip, sp, pc}^
    fdec:	strcc	r1, [r1, #-2499]	; 0xfffff63d
    fdf0:	adcmi	r6, sl, #5898240	; 0x5a0000
    fdf4:	ldmvs	fp, {r4, r6, r8, sl, fp, ip, lr, pc}
    fdf8:			; <UNDEFINED> instruction: 0xf85369a1
    fdfc:	blx	257e9a <rpl_re_syntax_options@@Base+0x2267f2>
    fe00:	strbmi	pc, [r1], #-2050	; 0xfffff7fe	; <UNPREDICTABLE>
    fe04:	mrrcne	8, 4, r6, lr, cr11
    fe08:	movwcs	fp, #7940	; 0x1f04
    fe0c:	rscle	r9, sp, r2, lsl #6
    fe10:	bicsle	r2, sp, r0, lsl #22
    fe14:	strtmi	sl, [r1], -sl, lsl #28
    fe18:			; <UNDEFINED> instruction: 0xf7ff4630
    fe1c:	stmdacs	r0, {r0, r2, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    fe20:			; <UNDEFINED> instruction: 0x4603d0da
    fe24:	blls	e168c <rpl_re_syntax_options@@Base+0xaffe4>
    fe28:	ldmdavs	fp, {r0, r2, r3, r9, fp, ip, pc}
    fe2c:			; <UNDEFINED> instruction: 0xd147429a
    fe30:	pop	{r0, r1, r2, r3, ip, sp, pc}
    fe34:	stmdals	ip, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    fe38:	movwls	r2, #8961	; 0x2301
    fe3c:	b	ff74de0c <rpl_re_syntax_options@@Base+0xff71c764>
    fe40:	ldmdavs	r3!, {r0, r1, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    fe44:	ldmvs	r3!, {r0, r1, r3, r5, r7, r8, ip, sp, pc}
    fe48:	bl	29ebc <quoting_style_vals@@Base+0xc3f8>
    fe4c:	stmibvc	r3, {r0, r1, r6, r7}
    fe50:	strtle	r0, [sp], #1882	; 0x75a
    fe54:	andcs	pc, r9, #204, 6	; 0x30000003
    fe58:	andls	r4, r0, #87031808	; 0x5300000
    fe5c:			; <UNDEFINED> instruction: 0x46524651
    fe60:			; <UNDEFINED> instruction: 0xf7ff4620
    fe64:	strmi	pc, [r3], -fp, lsl #22
    fe68:	bicsle	r2, fp, r0, lsl #16
    fe6c:	strtmi	r6, [r9], #-2081	; 0xfffff7df
    fe70:	stcge	7, cr14, [r7, #-632]	; 0xfffffd88
    fe74:			; <UNDEFINED> instruction: 0x46284651
    fe78:	mcr2	7, 2, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    fe7c:	stmibvs	r3!, {r4, r5, r6, r7, r8, ip, sp, pc}
    fe80:	muleq	r7, r5, r8
    fe84:	stm	r7, {r0, r1, r2, r3, r4, sl, lr}
    fe88:	movwcs	r0, #7
    fe8c:	muleq	r7, r5, r8
    fe90:	stm	r4, {r2, sl, fp, ip, pc}
    fe94:	strb	r0, [r5, r7]
    fe98:	ldrbmi	sl, [r1], -r7, lsl #26
    fe9c:			; <UNDEFINED> instruction: 0xf7fe4628
    fea0:	cmplt	r8, pc, lsr #28	; <UNPREDICTABLE>
    fea4:	stmdals	r2, {r0, r2, r9, fp, ip, pc}
    fea8:	andeq	pc, r1, #130	; 0x82
    feac:	andsmi	r6, r0, #2670592	; 0x28c000
    feb0:	tsteq	r7, r3, lsl #22
    feb4:	movwcs	sp, #228	; 0xe4
    feb8:	strb	r6, [r6, fp, asr #32]!
    febc:	ldr	r2, [r1, ip, lsl #6]!
    fec0:	b	ffacde90 <rpl_re_syntax_options@@Base+0xffa9c7e8>
    fec4:	andeq	lr, r1, sl, asr #31
    fec8:	andeq	r0, r0, r0, lsl #4
    fecc:	svcmi	0x00f0e92d
    fed0:	cfmsuba32mi	mvax4, mvax4, mvfx9, mvfx8
    fed4:	ldmdbmi	r9!, {r2, r3, r4, r9, sl, lr}
    fed8:	ldrbtmi	fp, [lr], #-137	; 0xffffff77
    fedc:	ldrdls	pc, [r4], -r8
    fee0:	ldrmi	r4, [r5], -r7, lsl #12
    fee4:			; <UNDEFINED> instruction: 0x26004633
    fee8:	b	13e605c <rpl_re_syntax_options@@Base+0x13b49b4>
    feec:	strls	r0, [r5], -r9, lsl #1
    fef0:	stmdbcc	r3, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    fef4:	movwls	r6, #30747	; 0x781b
    fef8:	bl	1ecdec8 <rpl_re_syntax_options@@Base+0x1e9c820>
    fefc:	stmdacs	r0, {r1, r2, ip, pc}
    ff00:	ldrmi	sp, [r1, #84]!	; 0x54
    ff04:	ldmdbeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
    ff08:			; <UNDEFINED> instruction: 0xf8d8dd32
    ff0c:	ldmibvs	r9!, {r3, ip, sp}
    ff10:	eorcs	pc, r6, r3, asr r8	; <UNPREDICTABLE>
    ff14:	blx	d8b4e <rpl_re_syntax_options@@Base+0xa74a6>
    ff18:			; <UNDEFINED> instruction: 0xf8de1e02
    ff1c:			; <UNDEFINED> instruction: 0xf1bcc004
    ff20:	ldcle	15, cr0, [r0, #-0]
    ff24:	ldrdeq	pc, [r8], -lr
    ff28:	ldmdavs	r9!, {r8, r9, sp}
    ff2c:	beq	14c5b4 <rpl_re_syntax_options@@Base+0x11af0c>
    ff30:	and	r9, r2, r2, lsl #4
    ff34:	ldrmi	r3, [ip, #769]	; 0x301
    ff38:			; <UNDEFINED> instruction: 0xf85ad025
    ff3c:	bl	53b54 <rpl_re_syntax_options@@Base+0x224ac>
    ff40:			; <UNDEFINED> instruction: 0xf89b0bc0
    ff44:	ldrbmi	fp, [ip, #-4]
    ff48:			; <UNDEFINED> instruction: 0xf851d1f4
    ff4c:	addsmi	r2, r5, #48	; 0x30
    ff50:	strdcc	sp, [r1], -r0
    ff54:	andsle	r9, r6, r2, lsl #20
    ff58:	strtmi	r9, [fp], -r0, lsl #8
    ff5c:	ldrtmi	r4, [r8], -r9, asr #12
    ff60:	stc2l	7, cr15, [ip], #1020	; 0x3fc
    ff64:			; <UNDEFINED> instruction: 0xf8d8b9a8
    ff68:	strcc	r3, [r1], -r4
    ff6c:	sfmle	f4, 2, [ip], {179}	; 0xb3
    ff70:	ldrdeq	pc, [r8], -r8
    ff74:	beq	4c0b8 <rpl_re_syntax_options@@Base+0x1aa10>
    ff78:	b	fcdf48 <rpl_re_syntax_options@@Base+0xf9c8a0>
    ff7c:	muleq	r7, r9, r8
    ff80:	andeq	lr, r7, r8, lsl #17
    ff84:	ldrbtmi	lr, [r1], -r9
    ff88:			; <UNDEFINED> instruction: 0xf7ff4648
    ff8c:	stmdacs	r0, {r0, r1, r4, r6, r9, sl, fp, ip, sp, lr, pc}
    ff90:	strmi	sp, [r2], r9, ror #1
    ff94:			; <UNDEFINED> instruction: 0xf7f29806
    ff98:	blls	10a860 <rpl_re_syntax_options@@Base+0xd91b8>
    ff9c:	bls	1e18e4 <rpl_re_syntax_options@@Base+0x1b023c>
    ffa0:	addsmi	r6, sl, #1769472	; 0x1b0000
    ffa4:	andlt	sp, r9, r5, lsl #2
    ffa8:	svchi	0x00f0e8bd
    ffac:	beq	34c0f0 <rpl_re_syntax_options@@Base+0x31aa48>
    ffb0:			; <UNDEFINED> instruction: 0xf7f2e7f3
    ffb4:	svclt	0x0000ea72
    ffb8:	andeq	lr, r1, lr, asr #28
    ffbc:	andeq	r0, r0, r0, lsl #4
    ffc0:	ldrbmi	lr, [r0, sp, lsr #18]!
    ffc4:	stccs	8, cr6, [r0], {76}	; 0x4c
    ffc8:	ldmdavs	r5, {r0, r1, r2, r4, r6, ip, lr, pc}^
    ffcc:	subsle	r2, r3, r0, lsl #26
    ffd0:	ldrmi	r6, [r2], r3, asr #16
    ffd4:	stmdbne	r2!, {r1, r2, fp, sp, lr}^
    ffd8:	ldmne	r1, {r0, r3, r7, r9, sl, lr}^
    ffdc:			; <UNDEFINED> instruction: 0x468042b1
    ffe0:	stclle	8, cr6, [sp], #-512	; 0xfffffe00
    ffe4:	ldrd	pc, [r8], -r9
    ffe8:			; <UNDEFINED> instruction: 0xf8da1e67
    ffec:			; <UNDEFINED> instruction: 0xf1052008
    fff0:	ldmdbne	r9, {r0, r1, r2, r3, r4, r5, r6, r7, sl, fp, ip, sp}
    fff4:	strtmi	r3, [r9], #-2817	; 0xfffff4ff
    fff8:	eormi	pc, r7, lr, asr r8	; <UNPREDICTABLE>
    fffc:	eorpl	pc, ip, r2, asr r8	; <UNPREDICTABLE>
   10000:	andle	r4, r7, ip, lsr #5
   10004:			; <UNDEFINED> instruction: 0xf1bcda3c
   10008:	ldrle	r0, [lr], #-3073	; 0xfffff3ff
   1000c:	eorpl	pc, ip, r2, asr r8	; <UNPREDICTABLE>
   10010:	mvnsle	r4, ip, lsr #5
   10014:	blle	35ac1c <rpl_re_syntax_options@@Base+0x329574>
   10018:	eorvs	pc, r3, r0, asr r8	; <UNPREDICTABLE>
   1001c:	streq	lr, [r3, #2816]	; 0xb00
   10020:	sfmle	f4, 4, [r4], {166}	; 0xa6
   10024:			; <UNDEFINED> instruction: 0xf855e031
   10028:	adcmi	r6, r6, #4, 26	; 0x100
   1002c:			; <UNDEFINED> instruction: 0xf113dd2d
   10030:	rscsle	r3, r8, #-67108861	; 0xfc000003
   10034:			; <UNDEFINED> instruction: 0xf8403901
   10038:	svccc	0x00014021
   1003c:			; <UNDEFINED> instruction: 0xf1bcd405
   10040:	strle	r0, [r2], #-3073	; 0xfffff3ff
   10044:	eormi	pc, r7, lr, asr r8	; <UNPREDICTABLE>
   10048:			; <UNDEFINED> instruction: 0xf8d8e7e0
   1004c:			; <UNDEFINED> instruction: 0xf8d95004
   10050:			; <UNDEFINED> instruction: 0xf8da4004
   10054:	cdpne	0, 6, cr2, cr11, cr4, {0}
   10058:	ldrmi	r4, [r4], #-1068	; 0xfffffbd4
   1005c:			; <UNDEFINED> instruction: 0x3c011a62
   10060:	svclt	0x00a82b00
   10064:	ldrmi	r2, [r5], #-2560	; 0xfffff600
   10068:	andpl	pc, r4, r8, asr #17
   1006c:	addseq	sp, r2, r5, lsl ip
   10070:	orreq	lr, r1, r0, lsl #22
   10074:	ldmib	r6, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10078:	strtmi	r2, [r0], -r0, lsl #8
   1007c:			; <UNDEFINED> instruction: 0x87f0e8bd
   10080:	strbtle	r3, [r2], #3841	; 0xf01
   10084:	eormi	pc, r7, lr, asr r8	; <UNPREDICTABLE>
   10088:	adcmi	lr, r6, #48758784	; 0x2e80000
   1008c:			; <UNDEFINED> instruction: 0xe7d4d1d2
   10090:			; <UNDEFINED> instruction: 0xf8403b01
   10094:	mrrcne	0, 2, r5, sp, cr7
   10098:			; <UNDEFINED> instruction: 0xf850d00f
   1009c:	ldmne	pc, {r2, r5, sp, lr}	; <UNPREDICTABLE>
   100a0:	eorpl	pc, r3, r0, asr r8	; <UNPREDICTABLE>
   100a4:	lfmle	f4, 2, [r3, #696]!	; 0x2b8
   100a8:			; <UNDEFINED> instruction: 0xf1043a01
   100ac:			; <UNDEFINED> instruction: 0xf84034ff
   100b0:	mvnsle	r6, r7, lsr #32
   100b4:	ldrdeq	pc, [r8], -r8
   100b8:			; <UNDEFINED> instruction: 0xf8d8e7da
   100bc:	ldrb	r0, [r6, r8]
   100c0:	adcseq	r4, r1, r6, lsl r4
   100c4:	ldmib	r4!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   100c8:			; <UNDEFINED> instruction: 0xf8d9b150
   100cc:			; <UNDEFINED> instruction: 0xf8da4004
   100d0:			; <UNDEFINED> instruction: 0xf8d85004
   100d4:			; <UNDEFINED> instruction: 0xf8c83004
   100d8:			; <UNDEFINED> instruction: 0xf8c80008
   100dc:	str	r6, [r1, r0]
   100e0:	strb	r2, [sl, ip, lsl #8]
   100e4:	mvnsmi	lr, sp, lsr #18
   100e8:	stmdavs	pc, {r7, r9, sl, lr}	; <UNPREDICTABLE>
   100ec:	svccs	0x001fb084
   100f0:	cmneq	ip, r4, lsr #32
   100f4:	strcc	r6, [r1, -r0, lsl #16]
   100f8:	andvs	r1, pc, r6, lsr #26
   100fc:	stmdbls	sl, {r0, r2, r8, fp, ip}
   10100:	adcvs	r3, sl, r0, lsl r4
   10104:	rscvs	r4, fp, r4, lsl #8
   10108:	strmi	r2, [r6], #-1792	; 0xfffff900
   1010c:	stmdbgt	r3, {r0, r1, r2, r3, r5, r6, sp, lr}
   10110:	ldfeqd	f7, [r8], {5}
   10114:	cdpcc	0, 15, cr15, cr15, cr15, {2}
   10118:	andeq	lr, r3, ip, lsl #17
   1011c:			; <UNDEFINED> instruction: 0xf0217ba1
   10120:			; <UNDEFINED> instruction: 0x73a1010c
   10124:	strvc	lr, [r4, -r5, asr #19]
   10128:	eor	pc, r0, r5, asr #17
   1012c:	andsvs	fp, r6, r2, lsl #2
   10130:	andsvs	fp, lr, r3, lsl #2
   10134:	andlt	r4, r4, r0, lsr r6
   10138:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1013c:	rsbsvc	pc, r9, pc, asr #8
   10140:	movwcs	lr, #10701	; 0x29cd
   10144:			; <UNDEFINED> instruction: 0xf7f29101
   10148:	cmplt	r8, r4, asr sl
   1014c:	ldrdpl	pc, [r0], -r8
   10150:	strcs	r2, [r1, -r4, lsl #12]
   10154:	andeq	pc, r0, r8, asr #17
   10158:	ldmib	sp, {sl, sp}^
   1015c:	andvs	r2, r5, r2, lsl #6
   10160:	strb	r9, [sl, r1, lsl #18]
   10164:	strb	r4, [r5, r6, lsl #12]!
   10168:	bmi	9a2e04 <rpl_re_syntax_options@@Base+0x97175c>
   1016c:	push	{r0, r1, r3, r4, r5, r6, sl, lr}
   10170:	strdlt	r4, [r5], r0
   10174:	andhi	pc, r2, r3, asr r8	; <UNPREDICTABLE>
   10178:	stmdavs	r5, {r2, r9, sl, lr}
   1017c:	ldreq	pc, [r8, -r1, lsl #2]!
   10180:	strbeq	pc, [r0], -r1, lsl #2	; <UNPREDICTABLE>
   10184:	stmdbeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
   10188:	ldrdcc	pc, [r0], -r8
   1018c:	and	r9, r2, r3, lsl #6
   10190:	stmdbeq	r4, {r0, r2, r8, ip, sp, lr, pc}
   10194:	movwcs	r4, #1564	; 0x61c
   10198:	tsteq	r4, r4, lsl #2	; <UNPREDICTABLE>
   1019c:	tstls	r0, sl, lsl r6
   101a0:			; <UNDEFINED> instruction: 0x46314638
   101a4:			; <UNDEFINED> instruction: 0xff9ef7ff
   101a8:	andeq	pc, r0, r9, asr #17
   101ac:	strdvs	fp, [r5], -r0
   101b0:	ldrdpl	pc, [r0], -r9
   101b4:			; <UNDEFINED> instruction: 0xf0437eab
   101b8:	strtvc	r0, [fp], r4, lsl #6
   101bc:	blcs	2a350 <quoting_style_vals@@Base+0xc88c>
   101c0:	stmiavs	r2!, {r1, r2, r5, r6, r7, r8, ip, lr, pc}
   101c4:	svclt	0x0018429a
   101c8:	andle	r2, r9, r0, lsl #20
   101cc:			; <UNDEFINED> instruction: 0xf1054614
   101d0:	strb	r0, [r0, r8, lsl #18]!
   101d4:	stmiavs	r2!, {r2, r4, r9, sl, lr}
   101d8:	svclt	0x0018429a
   101dc:	mvnsle	r2, r0, lsl #20
   101e0:	strtmi	r6, [r3], -r2, lsr #16
   101e4:	bcs	2a2a0 <quoting_style_vals@@Base+0xc7dc>
   101e8:	stmdals	r2, {r2, r4, r5, r6, r7, r8, ip, lr, pc}
   101ec:			; <UNDEFINED> instruction: 0xf8d89a03
   101f0:	addsmi	r3, sl, #0
   101f4:	andlt	sp, r5, r2, lsl #2
   101f8:	mvnshi	lr, #12386304	; 0xbd0000
   101fc:	stmdb	ip, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10200:			; <UNDEFINED> instruction: 0x0001ebbc
   10204:	andeq	r0, r0, r0, lsl #4
   10208:	push	{r2, r3, r4, r6, r8, r9, fp, lr}
   1020c:	ldrbtmi	r4, [fp], #-4080	; 0xfffff010
   10210:	addlt	r4, r9, fp, asr sp
   10214:	ldrmi	r7, [r0], pc, lsl #30
   10218:	ldmdbpl	fp, {r0, r1, ip, pc}^
   1021c:	sdiveq	r0, r7, r0
   10220:	ldmdavs	r5, {r2, r3, fp, sp, lr}^
   10224:	ldmdavs	fp, {r1, r8, r9, ip, pc}
   10228:	rsbsle	r9, pc, r7, lsl #6
   1022c:	subsle	r2, lr, r0, lsl #26
   10230:	blcs	7ea784 <rpl_re_syntax_options@@Base+0x7b90dc>
   10234:	stcvs	12, cr13, [r2, #-328]!	; 0xfffffeb8
   10238:	vpmax.u8	d15, d3, d18
   1023c:	strble	r0, [sp, #-2011]	; 0xfffff825
   10240:	ldmdbeq	r8!, {r2, r8, ip, sp, lr, pc}
   10244:	movwcs	r3, #1088	; 0x440
   10248:	beq	54c684 <rpl_re_syntax_options@@Base+0x51afdc>
   1024c:			; <UNDEFINED> instruction: 0x4621461a
   10250:			; <UNDEFINED> instruction: 0xf8cd4648
   10254:	strcs	sl, [r8], -r0
   10258:	andsvs	pc, r8, sp, lsl #17
   1025c:			; <UNDEFINED> instruction: 0xff42f7ff
   10260:			; <UNDEFINED> instruction: 0xf8cd2300
   10264:	strtmi	sl, [r1], -r0
   10268:	smladcs	r9, sl, r6, r4
   1026c:	andsvc	pc, r8, sp, lsl #17
   10270:	strbmi	r4, [r8], -r6, lsl #12
   10274:			; <UNDEFINED> instruction: 0xff36f7ff
   10278:	strtmi	r4, [sl], -r7, lsl #12
   1027c:	andge	pc, r0, sp, asr #17
   10280:			; <UNDEFINED> instruction: 0x4621463b
   10284:	ldrcs	r4, [r0, #-1608]	; 0xfffff9b8
   10288:	andspl	pc, r8, sp, lsl #17
   1028c:			; <UNDEFINED> instruction: 0xff2af7ff
   10290:	strtmi	r4, [r1], -r3, lsl #13
   10294:	andge	pc, r0, sp, asr #17
   10298:	ldrbmi	r4, [fp], -r8, asr #12
   1029c:	ldrcs	r4, [r0], #-1586	; 0xfffff9ce
   102a0:	andsmi	pc, r8, sp, lsl #17
   102a4:			; <UNDEFINED> instruction: 0xff1ef7ff
   102a8:	svceq	0x0000f1bb
   102ac:	stmdacs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   102b0:	subsle	r4, ip, r5, lsl #12
   102b4:	svclt	0x00182f00
   102b8:	subsle	r2, r8, r0, lsl #28
   102bc:			; <UNDEFINED> instruction: 0x2014f8d8
   102c0:	mulscc	sl, r8, r8
   102c4:	vbic.i32	q11, #186	; 0x000000ba
   102c8:	cmnvs	r2, r0, asr #7
   102cc:	vacgt.f32	d23, d19, d26
   102d0:	ldrtvc	r0, [sl], r3, asr #5
   102d4:	vacgt.f32	d23, d19, d18
   102d8:	ldrtvc	r0, [r2], r3, asr #5
   102dc:	strtmi	r9, [r8], -r2, lsl #22
   102e0:	ldmdavs	fp, {r0, r1, r2, r9, fp, ip, pc}
   102e4:			; <UNDEFINED> instruction: 0xd147429a
   102e8:	pop	{r0, r3, ip, sp, pc}
   102ec:			; <UNDEFINED> instruction: 0xf1048ff0
   102f0:	strbcc	r0, [r0], #-2360	; 0xfffff6c8
   102f4:	strtmi	r4, [sl], -fp, lsr #12
   102f8:	beq	54c734 <rpl_re_syntax_options@@Base+0x51b08c>
   102fc:	strbmi	r4, [r8], -r1, lsr #12
   10300:	andge	pc, r0, sp, asr #17
   10304:			; <UNDEFINED> instruction: 0xf88d2608
   10308:			; <UNDEFINED> instruction: 0xf7ff6018
   1030c:	strtmi	pc, [fp], -fp, ror #29
   10310:			; <UNDEFINED> instruction: 0xf8cd462a
   10314:	strtmi	sl, [r1], -r0
   10318:			; <UNDEFINED> instruction: 0xf88d2509
   1031c:			; <UNDEFINED> instruction: 0x46065018
   10320:			; <UNDEFINED> instruction: 0xf7ff4648
   10324:	pkhtbmi	pc, r3, pc, asr #29	; <UNPREDICTABLE>
   10328:	ldr	r4, [r2, r7, lsl #12]!
   1032c:	ldmdbeq	r8!, {r2, r8, ip, sp, lr, pc}
   10330:	ldrtmi	r3, [fp], -r0, asr #8
   10334:			; <UNDEFINED> instruction: 0xf10d463a
   10338:			; <UNDEFINED> instruction: 0x46210a14
   1033c:			; <UNDEFINED> instruction: 0xf8cd4648
   10340:	strcs	sl, [r8], -r0
   10344:	andsvs	pc, r8, sp, lsl #17
   10348:	mcr2	7, 6, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
   1034c:			; <UNDEFINED> instruction: 0x463a463b
   10350:	andge	pc, r0, sp, asr #17
   10354:	strcs	r4, [r9, -r1, lsr #12]
   10358:	andsvc	pc, r8, sp, lsl #17
   1035c:	strbmi	r4, [r8], -r6, lsl #12
   10360:	mcr2	7, 6, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
   10364:	strmi	r4, [r3], r7, lsl #12
   10368:	orrle	r2, r6, r0, lsl #26
   1036c:	bls	10a1b8 <rpl_re_syntax_options@@Base+0xd8b10>
   10370:	strcs	r2, [r0, #-780]	; 0xfffffcf4
   10374:			; <UNDEFINED> instruction: 0xe7b16013
   10378:	stm	lr, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1037c:	andeq	lr, r1, sl, lsl fp
   10380:	andeq	r0, r0, r0, lsl #4
   10384:	ldrblt	r4, [r0, #-2840]!	; 0xfffff4e8
   10388:	ldmdbmi	r8, {r2, r3, r9, sl, lr}
   1038c:	stmdavs	r2!, {r0, r1, r3, r4, r5, r6, sl, lr}^
   10390:	strmi	fp, [r6], -r2, lsl #1
   10394:	ldmdapl	sp, {sp}^
   10398:	stmdavs	fp!, {ip, pc}
   1039c:	tstlt	r2, r1, lsl #6
   103a0:	blcs	46fbf4 <rpl_re_syntax_options@@Base+0x43e54c>
   103a4:	stmiavs	r2!, {r0, r1, r3, ip, lr, pc}
   103a8:	mrcvc	1, 0, fp, cr3, cr2, {0}
   103ac:	andle	r2, pc, r1, lsl fp	; <UNPREDICTABLE>
   103b0:	stmdavs	fp!, {r0, r9, fp, ip, pc}
   103b4:	addsmi	r9, sl, #0, 16
   103b8:	andlt	sp, r2, r3, lsl r1
   103bc:			; <UNDEFINED> instruction: 0x4631bd70
   103c0:			; <UNDEFINED> instruction: 0xf7ff4668
   103c4:	rsbvs	pc, r0, r1, lsr #30
   103c8:	rscle	r2, ip, r0, lsl #16
   103cc:	strb	r6, [sl, r4]!
   103d0:			; <UNDEFINED> instruction: 0x46684631
   103d4:			; <UNDEFINED> instruction: 0xff18f7ff
   103d8:	stmdacs	r0, {r5, r7, sp, lr}
   103dc:	andvs	sp, r4, r8, ror #1
   103e0:			; <UNDEFINED> instruction: 0xf7f2e7e6
   103e4:	svclt	0x0000e85a
   103e8:	muleq	r1, ip, r9
   103ec:	andeq	r0, r0, r0, lsl #4
   103f0:	blcs	2a524 <quoting_style_vals@@Base+0xca60>
   103f4:	ldcle	0, cr6, [r0, #-268]	; 0xfffffef4
   103f8:	addseq	fp, lr, r0, ror r5
   103fc:	andvs	r4, r3, r4, lsl #12
   10400:			; <UNDEFINED> instruction: 0x460d4630
   10404:	ldm	r4!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10408:	cmnlt	r0, r0, lsr #1
   1040c:	stmiavs	r9!, {r1, r4, r5, r9, sl, lr}
   10410:	stmda	r8, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10414:	ldrmi	r2, [r0], -r0, lsl #4
   10418:	movwcs	fp, #3440	; 0xd70
   1041c:	subvs	r6, r3, r3
   10420:	ldrmi	r6, [r8], -r3, lsl #1
   10424:	rsbvs	r4, r0, r0, ror r7
   10428:	eorvs	r2, r0, ip, lsl #4
   1042c:	svclt	0x0000e7f3
   10430:	ldrbmi	lr, [r0, sp, lsr #18]!
   10434:	stmdavs	lr, {r0, r4, r5, r8, ip, sp, pc}^
   10438:	svclt	0x00182a00
   1043c:	stcle	14, cr2, [sp], {-0}
   10440:	mcrrle	14, 0, r2, fp, cr0
   10444:	ldmdavs	r3, {r1, r4, r8, ip, sp, pc}^
   10448:	mcrrle	11, 0, r2, r6, cr0
   1044c:	stmib	r0, {r8, r9, sp}^
   10450:	ldrmi	r3, [sl], -r0, lsl #6
   10454:	ldrmi	r6, [r0], -r3, lsl #1
   10458:			; <UNDEFINED> instruction: 0x87f0e8bd
   1045c:	ldrdge	pc, [r4], -r2
   10460:	svceq	0x0000f1ba
   10464:			; <UNDEFINED> instruction: 0x4680dd3a
   10468:	andeq	lr, sl, r6, lsl #22
   1046c:	andeq	pc, r0, r8, asr #17
   10470:	addeq	r4, r0, sp, lsl #12
   10474:			; <UNDEFINED> instruction: 0xf7f24614
   10478:			; <UNDEFINED> instruction: 0xf8c8e8bc
   1047c:	stmdacs	r0, {r3}
   10480:	stmiavs	r9!, {r0, r6, ip, lr, pc}
   10484:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   10488:	strbmi	r4, [pc], -r4, lsl #13
   1048c:	ldrmi	r4, [sl, #1611]!	; 0x64b
   10490:	vdiveq.f64	d14, d3, d1
   10494:			; <UNDEFINED> instruction: 0xf8d4dd2f
   10498:			; <UNDEFINED> instruction: 0xf109e008
   1049c:			; <UNDEFINED> instruction: 0xf8510901
   104a0:			; <UNDEFINED> instruction: 0xf85e2023
   104a4:	adcsmi	r6, r2, #39	; 0x27
   104a8:	strcc	fp, [r1, -r4, asr #31]
   104ac:	andvs	pc, r0, ip, asr #17
   104b0:			; <UNDEFINED> instruction: 0xf103dc05
   104b4:	svclt	0x00080301
   104b8:			; <UNDEFINED> instruction: 0xf8cc3701
   104bc:	stmdavs	lr!, {sp}^
   104c0:	stfeqd	f7, [r4], {12}
   104c4:	blle	ff8a0f98 <rpl_re_syntax_options@@Base+0xff86f8f0>
   104c8:	addsmi	r6, r7, #6422528	; 0x620000
   104cc:	andcs	sp, r0, #9216	; 0x2400
   104d0:	andls	pc, r4, r8, asr #17
   104d4:	pop	{r4, r9, sl, lr}
   104d8:			; <UNDEFINED> instruction: 0x461187f0
   104dc:			; <UNDEFINED> instruction: 0x47f0e8bd
   104e0:	blne	ff4ca300 <rpl_re_syntax_options@@Base+0xff498c58>
   104e4:	orreq	lr, r7, lr, lsl #22
   104e8:	addeq	lr, r9, r0, lsl #22
   104ec:	umullseq	r4, r2, r1, r4
   104f0:	svc	0x0098f7f1
   104f4:	bne	ffcca4a8 <rpl_re_syntax_options@@Base+0xffc98e00>
   104f8:	ldrmi	r4, [r1], #1649	; 0x671
   104fc:	addseq	r4, r2, r0, ror #12
   10500:	svc	0x0090f7f1
   10504:	andcs	lr, ip, #59506688	; 0x38c0000
   10508:	svclt	0x0000e7a5
   1050c:	svcmi	0x00f0e92d
   10510:	ldmdavs	r4, {r0, r1, r2, r7, ip, sp, pc}^
   10514:	svclt	0x00082c00
   10518:	eorsle	r6, r2, r4
   1051c:	streq	lr, [r4, -r3, lsl #22]
   10520:	ldmvs	r5, {r0, r1, r2, r8, sl, fp, ip, lr, pc}
   10524:	streq	lr, [r4], #2821	; 0xb05
   10528:	blvs	14e684 <rpl_re_syntax_options@@Base+0x11cfdc>
   1052c:	ldrtmi	r4, [r7], #-684	; 0xfffffd54
   10530:			; <UNDEFINED> instruction: 0x4690d1fa
   10534:	ldrmi	r6, [sl], sl, asr #24
   10538:	eorsmi	r2, sl, ip, lsl #6
   1053c:	bvs	261f68 <rpl_re_syntax_options@@Base+0x2308c0>
   10540:	vqrdmulh.s<illegal width 8>	d15, d2, d3
   10544:	stmiane	sl, {r0, r2, ip, pc}^
   10548:	andlt	pc, r3, r1, asr r8	; <UNPREDICTABLE>
   1054c:	svceq	0x0000f1bb
   10550:	ldmvs	r6, {r0, r1, r3, r4, r8, sl, fp, ip, lr, pc}
   10554:	cfsh32cc	mvfx2, mvfx4, #0
   10558:	ldrbmi	lr, [sp, #-1]
   1055c:			; <UNDEFINED> instruction: 0xf856d015
   10560:	strcc	r4, [r1, #-3844]	; 0xfffff0fc
   10564:	adcsmi	r6, fp, #2293760	; 0x230000
   10568:			; <UNDEFINED> instruction: 0xf894d1f7
   1056c:			; <UNDEFINED> instruction: 0xf0033034
   10570:	ldrbmi	r0, [r3, #-783]	; 0xfffffcf1
   10574:			; <UNDEFINED> instruction: 0x4641d1f1
   10578:			; <UNDEFINED> instruction: 0xf7fe6aa0
   1057c:	stmdacs	r0, {r0, r1, r3, r8, fp, ip, sp, lr, pc}
   10580:	strtmi	sp, [r0], -fp, ror #1
   10584:	pop	{r0, r1, r2, ip, sp, pc}
   10588:	strdcs	r8, [r1, -r0]
   1058c:			; <UNDEFINED> instruction: 0xf7f12038
   10590:	strmi	lr, [r4], -r6, asr #29
   10594:			; <UNDEFINED> instruction: 0xf0002800
   10598:			; <UNDEFINED> instruction: 0xf1008081
   1059c:	strbmi	r0, [r1], -r4, lsl #22
   105a0:			; <UNDEFINED> instruction: 0xf7ff4658
   105a4:	stmdacs	r0, {r0, r2, r5, r8, r9, sl, fp, ip, sp, lr, pc}
   105a8:	addshi	pc, r9, r0, asr #32
   105ac:	ldrdgt	pc, [r4], -r8
   105b0:	mlascs	r4, r4, r8, pc	; <UNPREDICTABLE>
   105b4:	svceq	0x0000f1bc
   105b8:	eorlt	pc, r8, r4, asr #17
   105bc:	andeq	pc, r3, #-1476395007	; 0xa8000001
   105c0:	eorscs	pc, r4, r4, lsl #17
   105c4:	smlsdls	r4, pc, sp, sp	; <UNPREDICTABLE>
   105c8:	strmi	r4, [r7], -r6, lsl #12
   105cc:			; <UNDEFINED> instruction: 0xf1044663
   105d0:	andls	r0, r1, #12, 4	; 0xc0000000
   105d4:	andeq	pc, r8, #4, 2
   105d8:			; <UNDEFINED> instruction: 0xf00a9202
   105dc:	andls	r0, r3, #4, 4	; 0x40000000
   105e0:	ldrdne	pc, [r8], -r8
   105e4:	ldrdcs	pc, [r0], -r9
   105e8:	eorne	pc, r6, r1, asr r8	; <UNPREDICTABLE>
   105ec:	sbceq	lr, r1, #2048	; 0x800
   105f0:	ldmdbvc	r0, {r0, r2, r4, r6, fp, sp, lr}
   105f4:	strcs	pc, [r9, #-965]	; 0xfffffc3b
   105f8:	svclt	0x00082801
   105fc:	eorsle	r2, lr, r0, lsl #26
   10600:	stmdacs	r2, {r0, r4, r7, r8, fp, ip, sp, lr}
   10604:	mlascs	r4, r4, r8, pc	; <UNPREDICTABLE>
   10608:	smlabtne	r0, r1, r3, pc	; <UNPREDICTABLE>
   1060c:	cdpne	3, 4, cr15, cr0, cr2, {6}
   10610:	tsteq	r1, lr, asr #20
   10614:	subne	pc, r5, #-2080374783	; 0x84000001
   10618:	eorscs	pc, r4, r4, lsl #17
   1061c:	sbcslt	fp, r2, #2, 30
   10620:	andseq	pc, r0, #66	; 0x42
   10624:	eorscs	pc, r4, r4, lsl #17
   10628:	stmdacs	r4, {r0, r1, r2, ip, lr, pc}
   1062c:			; <UNDEFINED> instruction: 0xf894bf02
   10630:			; <UNDEFINED> instruction: 0xf0422034
   10634:			; <UNDEFINED> instruction: 0xf8840240
   10638:	movwlt	r2, #20532	; 0x5034
   1063c:	ldrmi	r6, [r3, #2722]	; 0xaa2
   10640:			; <UNDEFINED> instruction: 0x07ebd03a
   10644:			; <UNDEFINED> instruction: 0xf01ad532
   10648:	andle	r0, sl, r1, lsl #30
   1064c:	strle	r0, [r8], #-1963	; 0xfffff855
   10650:	strle	r0, [r2, #-1769]	; 0xfffff917
   10654:	svceq	0x0002f01a
   10658:	strbteq	sp, [sl], -r3
   1065c:	blls	105af0 <rpl_re_syntax_options@@Base+0xd4448>
   10660:	blne	ffcbf294 <rpl_re_syntax_options@@Base+0xffc8dbec>
   10664:	stmiavs	r1!, {r3, sl, ip, lr, pc}
   10668:	ble	161098 <rpl_re_syntax_options@@Base+0x12f9f0>
   1066c:	adcvs	r3, r1, r1, lsl #18
   10670:	ldrdne	lr, [r1], -sp
   10674:			; <UNDEFINED> instruction: 0xf9acf7ff
   10678:	ldrdcc	pc, [r4], -r8
   1067c:	strcc	r3, [r1], -r1, lsl #14
   10680:	blle	feb61100 <rpl_re_syntax_options@@Base+0xfeb2fa58>
   10684:	ldrtmi	r9, [sl], -r4, lsl #30
   10688:	strtmi	r4, [r1], -r8, asr #12
   1068c:	blx	fe2ce68c <rpl_re_syntax_options@@Base+0xfe29cfe4>
   10690:			; <UNDEFINED> instruction: 0xf43f2800
   10694:	qsub16mi	sl, r0, r6
   10698:			; <UNDEFINED> instruction: 0xffc6f7fe
   1069c:	movwcs	r9, #51717	; 0xca05
   106a0:	andsvs	r2, r3, r0, lsl #8
   106a4:			; <UNDEFINED> instruction: 0xf8d8e76d
   106a8:	strb	r3, [r8, r4]!
   106ac:	strble	r0, [pc, #1960]	; 10e5c <sigaltstack@plt+0xe5d4>
   106b0:	svceq	0x0001f01a
   106b4:	ldrb	sp, [r4, ip, asr #1]
   106b8:			; <UNDEFINED> instruction: 0xf7f1200c
   106bc:	adcvs	lr, r0, #616	; 0x268
   106c0:	rscle	r2, r8, r0, lsl #16
   106c4:			; <UNDEFINED> instruction: 0xf7ff4641
   106c8:			; <UNDEFINED> instruction: 0x4607fe93
   106cc:	mvnle	r2, r0, lsl #16
   106d0:	mlascs	r4, r4, r8, pc	; <UNPREDICTABLE>
   106d4:	addeq	pc, r0, #66	; 0x42
   106d8:	eorscs	pc, r4, r4, lsl #17
   106dc:			; <UNDEFINED> instruction: 0x4620e7b1
   106e0:	mcr	7, 4, pc, cr10, cr1, {7}	; <UNPREDICTABLE>
   106e4:	svclt	0x0000e7da
   106e8:	svcmi	0x00f8e92d
   106ec:	mcrcs	8, 0, r6, cr0, cr6, {2}
   106f0:	andvs	fp, r6, r4, lsl #30
   106f4:			; <UNDEFINED> instruction: 0xf0004634
   106f8:	stcle	0, cr8, [r7, #-536]	; 0xfffffde8
   106fc:	bl	ea950 <rpl_re_syntax_options@@Base+0xb92a8>
   10700:			; <UNDEFINED> instruction: 0xf8530586
   10704:	addsmi	r4, sp, #4, 22	; 0x1000
   10708:	mvnsle	r4, r6, lsr #8
   1070c:	mcrrvs	6, 9, r4, sl, cr0
   10710:	strmi	r2, [r9], ip, lsl #6
   10714:	bvs	2607e4 <rpl_re_syntax_options@@Base+0x22f13c>
   10718:	blx	e212a <rpl_re_syntax_options@@Base+0xb0a82>
   1071c:	stmiane	sl, {r1, r8, r9, ip, sp, lr, pc}^
   10720:	andlt	pc, r3, r1, asr r8	; <UNPREDICTABLE>
   10724:	svceq	0x0000f1bb
   10728:	ldmvs	r7, {r4, r8, sl, fp, ip, lr, pc}
   1072c:	svccc	0x00042500
   10730:	svcmi	0x0004f857
   10734:	strcc	r4, [r1, #-1601]	; 0xfffff9bf
   10738:	stmdavs	r3!, {r5, r8, sl, fp, ip}
   1073c:			; <UNDEFINED> instruction: 0xd10342b3
   10740:			; <UNDEFINED> instruction: 0xf828f7fe
   10744:	cmple	lr, r0, lsl #16
   10748:	mvnsle	r4, fp, lsr #11
   1074c:	eorscs	r2, r8, r1, lsl #2
   10750:	stcl	7, cr15, [r4, #964]!	; 0x3c4
   10754:	stmdacs	r0, {r2, r9, sl, lr}
   10758:	stcne	0, cr13, [r5, #-416]	; 0xfffffe60
   1075c:	strtmi	r4, [r8], -r1, asr #12
   10760:	mcr2	7, 2, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
   10764:	cmple	lr, r0, lsl #16
   10768:	ldrdvc	pc, [r4], -r8
   1076c:	svccs	0x000062a5
   10770:			; <UNDEFINED> instruction: 0xf8d8dd43
   10774:	vst4.8	{d17-d20}, [pc], r8
   10778:			; <UNDEFINED> instruction: 0xf8d94e7f
   1077c:	vaddl.s8	q14, d0, d0
   10780:	bl	53f94 <rpl_re_syntax_options@@Base+0x228ec>
   10784:	ands	r0, r9, r7, lsl #15
   10788:	mlascs	r4, r4, r8, pc	; <UNPREDICTABLE>
   1078c:			; <UNDEFINED> instruction: 0xf8932802
   10790:	vaddl.u8	q12, d2, d6
   10794:	vmls.f<illegal width 8>	<illegal reg q8.5>, q4, d0[0]
   10798:	b	11567a0 <rpl_re_syntax_options@@Base+0x11250f8>
   1079c:	vrshl.u32	d16, d8, d5
   107a0:			; <UNDEFINED> instruction: 0xf8841245
   107a4:	eorsle	r2, r1, r4, lsr r0
   107a8:	teqle	r5, r4, lsl #16
   107ac:	mlascc	r4, r4, r8, pc	; <UNPREDICTABLE>
   107b0:	movteq	pc, #67	; 0x43	; <UNPREDICTABLE>
   107b4:	eorscc	pc, r4, r4, lsl #17
   107b8:	andsle	r4, lr, pc, lsl #5
   107bc:	blcc	14e908 <rpl_re_syntax_options@@Base+0x11d260>
   107c0:	biceq	lr, r3, #12, 22	; 0x3000
   107c4:	stmdacs	r1, {r3, r4, r8, fp, ip, sp, lr}
   107c8:	ldmdavs	sl, {r1, r2, r3, r4, r6, r7, r8, ip, lr, pc}^
   107cc:	svceq	0x0002ea1e
   107d0:	ldmibvc	sl, {r1, r4, r5, r6, r7, ip, lr, pc}
   107d4:	mlascc	r4, r4, r8, pc	; <UNPREDICTABLE>
   107d8:	andne	pc, r0, r2, asr #7
   107dc:	subne	pc, r0, #201326595	; 0xc000003
   107e0:	vcgt.u32	d20, d2, d2
   107e4:			; <UNDEFINED> instruction: 0xf8841345
   107e8:			; <UNDEFINED> instruction: 0xf8943034
   107ec:	addmi	r3, pc, #52	; 0x34
   107f0:	orreq	pc, r0, #67	; 0x43
   107f4:	eorscc	pc, r4, r4, lsl #17
   107f8:	ldrtmi	sp, [r2], -r0, ror #3
   107fc:	strtmi	r4, [r1], -r8, asr #12
   10800:			; <UNDEFINED> instruction: 0xf9d0f7fe
   10804:			; <UNDEFINED> instruction: 0x4620b9b8
   10808:	svchi	0x00f8e8bd
   1080c:			; <UNDEFINED> instruction: 0xf043b2d3
   10810:			; <UNDEFINED> instruction: 0xf8840310
   10814:			; <UNDEFINED> instruction: 0xe7cf3034
   10818:	rscle	r2, r6, ip, lsl #16
   1081c:	b	7aa990 <rpl_re_syntax_options@@Base+0x7792e8>
   10820:	sbcle	r0, r9, r3, lsl #30
   10824:	strtmi	lr, [r0], -r1, ror #15
   10828:	stcl	7, cr15, [r6, #964]!	; 0x3c4
   1082c:	strcs	r2, [r0], #-780	; 0xfffffcf4
   10830:	andcc	pc, r0, sl, asr #17
   10834:	strtmi	lr, [r0], -r7, ror #15
   10838:	mrc2	7, 7, pc, cr6, cr14, {7}
   1083c:	svclt	0x0000e7f6
   10840:	svcmi	0x00f0e92d
   10844:	ldcmi	6, cr4, [pc, #-512]	; 1064c <sigaltstack@plt+0xddc4>
   10848:	cdpmi	0, 1, cr11, cr15, cr7, {4}
   1084c:			; <UNDEFINED> instruction: 0xf855447d
   10850:	strtmi	sl, [r8], -r6
   10854:			; <UNDEFINED> instruction: 0xf8da1e1e
   10858:	andls	r0, r5, r0
   1085c:	svcne	0x000cdd27
   10860:	bleq	14cef0 <rpl_re_syntax_options@@Base+0x11b848>
   10864:			; <UNDEFINED> instruction: 0xf10daf02
   10868:	strcs	r0, [r0, #-2308]	; 0xfffff6fc
   1086c:	orrlt	lr, sl, r5, lsl r0
   10870:	tstcc	r4, r4, lsl #4
   10874:			; <UNDEFINED> instruction: 0xf7ff4638
   10878:	ldrdls	pc, [r1], -fp
   1087c:	ldrtmi	fp, [sl], -r0, asr #19
   10880:	strbmi	r4, [r8], -r1, asr #12
   10884:			; <UNDEFINED> instruction: 0xff30f7ff
   10888:	stmdals	r4, {r5, sp, lr}
   1088c:	ldc	7, cr15, [r4, #964]!	; 0x3c4
   10890:	stmdblt	r8!, {r0, fp, ip, pc}^
   10894:	adcmi	r3, lr, #4194304	; 0x400000
   10898:			; <UNDEFINED> instruction: 0xf854d009
   1089c:			; <UNDEFINED> instruction: 0xf85b1f04
   108a0:	stmdbcs	r0, {r2, r8, r9, sl, fp, sp}
   108a4:	strcc	sp, [r1, #-483]	; 0xfffffe1d
   108a8:	adcmi	r6, lr, #34	; 0x22
   108ac:	strdcs	sp, [r0], -r5
   108b0:			; <UNDEFINED> instruction: 0xf8da9a05
   108b4:	addsmi	r3, sl, #0
   108b8:	andlt	sp, r7, r2, lsl #2
   108bc:	svchi	0x00f0e8bd
   108c0:	stcl	7, cr15, [sl, #964]!	; 0x3c4
   108c4:	ldrdeq	lr, [r1], -ip
   108c8:	andeq	r0, r0, r0, lsl #4
   108cc:	svcmi	0x00f0e92d
   108d0:	stcmi	6, cr4, [r9, #512]	; 0x200
   108d4:	stmmi	r9, {r0, r1, r2, r3, r7, ip, sp, pc}
   108d8:	ldrbtmi	r4, [sp], #-1558	; 0xfffff9ea
   108dc:	movwls	r9, #24832	; 0x6100
   108e0:	stmdapl	sl!, {r8, sp}
   108e4:			; <UNDEFINED> instruction: 0xf8d8462b
   108e8:	ldrcs	r4, [r4, -ip, rrx]
   108ec:	ldmdavs	r2, {r0, r1, r2, r9, ip, pc}
   108f0:	andls	r4, sp, #36700160	; 0x2300000
   108f4:	ble	661360 <rpl_re_syntax_options@@Base+0x62fcb8>
   108f8:			; <UNDEFINED> instruction: 0xf8d818ca
   108fc:	bl	c0ad4 <rpl_re_syntax_options@@Base+0x8f42c>
   10900:	ldrsbne	r7, [r2], #-34	; 0xffffffde
   10904:	andgt	pc, r2, r7, lsl #22
   10908:	addmi	r6, r6, #64, 16	; 0x400000
   1090c:	sbc	sp, ip, ip, lsl #26
   10910:	bl	d6a64 <rpl_re_syntax_options@@Base+0xa53bc>
   10914:	ldrsbne	r7, [fp], #-51	; 0xffffffcd
   10918:	andgt	pc, r3, r7, lsl #22
   1091c:	stmdavs	r0, {r0, r2, r3, r4, r9, sl, lr}^
   10920:	vhsub.u8	d4, d16, d6
   10924:	ldrmi	r8, [sl], -r4, asr #1
   10928:	lfmle	f4, 2, [r1], #552	; 0x228
   1092c:	vhsub.u8	d20, d16, d12
   10930:	tstcs	r4, #193	; 0xc1
   10934:	ldrsbtmi	pc, [r4], #-136	; 0xffffff78	; <UNPREDICTABLE>
   10938:	vqrdmulh.s<illegal width 8>	d15, d1, d3
   1093c:	mvnscc	pc, r1, lsr #3
   10940:			; <UNDEFINED> instruction: 0xf181fab1
   10944:	stmdbeq	r9, {r1, r5, r6, r7, fp, ip}^
   10948:	adcsmi	r6, r2, #5373952	; 0x520000
   1094c:			; <UNDEFINED> instruction: 0xf041bf18
   10950:	stmdbcs	r0, {r0, r8}
   10954:	adchi	pc, lr, r0, asr #32
   10958:	ldrsbls	pc, [r4], #-136	; 0xffffff78	; <UNPREDICTABLE>
   1095c:	movwls	r3, #21268	; 0x5314
   10960:			; <UNDEFINED> instruction: 0xf1039b00
   10964:	blge	25358c <rpl_re_syntax_options@@Base+0x221ee4>
   10968:	blls	175580 <rpl_re_syntax_options@@Base+0x143ed8>
   1096c:	ssatmi	r4, #20, sl, asr #13
   10970:	sub	r4, r6, ip, lsl r4
   10974:	ldrdcc	pc, [r4], #-136	; 0xffffff78	; <UNPREDICTABLE>
   10978:	ldrmi	r0, [r1], -sl, lsr #1
   1097c:	ldrdcs	pc, [ip], -r9
   10980:	eorvc	pc, r5, r3, asr r8	; <UNPREDICTABLE>
   10984:	tstls	r2, r8, asr r8
   10988:			; <UNDEFINED> instruction: 0xf8529001
   1098c:	svccs	0x00006026
   10990:			; <UNDEFINED> instruction: 0x4632d07f
   10994:	tsteq	ip, r7, lsl #2	; <UNPREDICTABLE>
   10998:			; <UNDEFINED> instruction: 0xf7fe68b8
   1099c:	bllt	1650838 <rpl_re_syntax_options@@Base+0x161f190>
   109a0:	vldmdbne	r9!, {s20-s29}
   109a4:	ldrmi	r9, [r0], -r1, lsl #4
   109a8:	stc2	7, cr15, [r2, #-1020]!	; 0xfffffc04
   109ac:	ldrtmi	r9, [r1], -r1, lsl #20
   109b0:	andls	r9, r9, r3, lsl #4
   109b4:			; <UNDEFINED> instruction: 0xf7fe4610
   109b8:	blls	28ec4c <rpl_re_syntax_options@@Base+0x25d5a4>
   109bc:	andeq	pc, r1, r0, lsl #1
   109c0:	svclt	0x00182b00
   109c4:	andeq	pc, r1, r0, asr #32
   109c8:	svceq	0x00fff010
   109cc:	bls	104fd0 <rpl_re_syntax_options@@Base+0xd3928>
   109d0:	ldrdcc	pc, [r4], #-136	; 0xffffff78	; <UNPREDICTABLE>
   109d4:	ldrmi	r9, [r9], #-2306	; 0xfffff6fe
   109d8:	strbmi	r9, [r9], -r1, lsl #2
   109dc:			; <UNDEFINED> instruction: 0xf7ff9804
   109e0:	blls	903f4 <rpl_re_syntax_options@@Base+0x5ed4c>
   109e4:	stmdals	ip, {r3, r4, sp, lr}
   109e8:	stc	7, cr15, [r6, #-964]	; 0xfffffc3c
   109ec:	ldrdcc	pc, [r4], #-136	; 0xffffff78	; <UNPREDICTABLE>
   109f0:	eorcc	pc, r5, r3, asr r8	; <UNPREDICTABLE>
   109f4:	rsble	r2, r6, r0, lsl #22
   109f8:			; <UNDEFINED> instruction: 0xf8143414
   109fc:	blcs	1fa64 <quoting_style_vals@@Base+0x1fa0>
   10a00:	blls	44b68 <rpl_re_syntax_options@@Base+0x134c0>
   10a04:			; <UNDEFINED> instruction: 0xf8544651
   10a08:	ldmdavs	pc, {r2, r4, sl, fp, sp, lr}^	; <UNPREDICTABLE>
   10a0c:			; <UNDEFINED> instruction: 0x46384632
   10a10:			; <UNDEFINED> instruction: 0xff6af7fe
   10a14:	rscle	r2, pc, r0, lsl #16
   10a18:	strcc	lr, [r3, #-2388]	; 0xfffff6ac
   10a1c:	bne	ffb61b98 <rpl_re_syntax_options@@Base+0xffb304f0>
   10a20:			; <UNDEFINED> instruction: 0xd1a745ab
   10a24:			; <UNDEFINED> instruction: 0x3014f8d9
   10a28:	ldrtmi	r2, [r8], -ip, lsl #10
   10a2c:	blx	16237a <rpl_re_syntax_options@@Base+0x130cd2>
   10a30:	ldmvs	r3!, {r1, r2, r9, sl, ip, sp}
   10a34:			; <UNDEFINED> instruction: 0x4632681e
   10a38:			; <UNDEFINED> instruction: 0xff56f7fe
   10a3c:	bicsle	r2, fp, r0, lsl #16
   10a40:			; <UNDEFINED> instruction: 0x4607465b
   10a44:	ldrbmi	r2, [r3], r4
   10a48:			; <UNDEFINED> instruction: 0x461e46b2
   10a4c:	stmib	sp, {r0, r8, r9, sp}^
   10a50:			; <UNDEFINED> instruction: 0xf7f1330a
   10a54:	andls	lr, ip, lr, asr #27
   10a58:	suble	r2, r7, r0, lsl #16
   10a5c:	andge	pc, r0, r0, asr #17
   10a60:	blls	63ba90 <rpl_re_syntax_options@@Base+0x60a3e8>
   10a64:	strbmi	r9, [r8], -r6, lsl #20
   10a68:	strls	r4, [r9, -r1, lsr #12]
   10a6c:	blx	bcea70 <rpl_re_syntax_options@@Base+0xb9d3c8>
   10a70:	strmi	r4, [r5], -r1, lsr #12
   10a74:			; <UNDEFINED> instruction: 0xf7ff9800
   10a78:			; <UNDEFINED> instruction: 0x4604f8dd
   10a7c:			; <UNDEFINED> instruction: 0xf7f1980c
   10a80:	stmdals	r9, {r2, r3, r4, r5, r7, sl, fp, sp, lr, pc}
   10a84:	movweq	lr, #19013	; 0x4a45
   10a88:			; <UNDEFINED> instruction: 0xd1284303
   10a8c:	ldrsbtmi	pc, [r4], #-136	; 0xffffff78	; <UNPREDICTABLE>
   10a90:	andcs	lr, r4, fp, ror #14
   10a94:	stmib	sp, {r0, r8, r9, sp}^
   10a98:			; <UNDEFINED> instruction: 0xf7f1330a
   10a9c:	andls	lr, ip, sl, lsr #27
   10aa0:	bge	2bd208 <rpl_re_syntax_options@@Base+0x28bb60>
   10aa4:	strls	r6, [r9, -r6]
   10aa8:			; <UNDEFINED> instruction: 0x4615e797
   10aac:	stclne	6, cr4, [r9], #-104	; 0xffffff98
   10ab0:			; <UNDEFINED> instruction: 0xe71f4613
   10ab4:	blls	1d8abc <rpl_re_syntax_options@@Base+0x1a7414>
   10ab8:	ldmdavs	fp, {r0, r2, r3, r9, fp, ip, pc}
   10abc:			; <UNDEFINED> instruction: 0xd119429a
   10ac0:	pop	{r0, r1, r2, r3, ip, sp, pc}
   10ac4:	stmdals	r9, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10ac8:	addsle	r2, r5, r0, lsl #16
   10acc:	stmdals	ip, {r0, r1, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   10ad0:	ldc	7, cr15, [r2], {241}	; 0xf1
   10ad4:	stmdacs	r0, {r0, r3, fp, ip, pc}
   10ad8:	andcs	sp, ip, sp, ror #3
   10adc:	stmdacs	r0, {r0, r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   10ae0:	stfcsd	f5, [r0, #-932]	; 0xfffffc5c
   10ae4:	qadd16mi	fp, r8, r4
   10ae8:	strb	r4, [r4, r0, lsr #12]!
   10aec:	strvc	lr, [sl, -sp, asr #19]
   10af0:	ldr	r4, [r5, pc, lsr #12]!
   10af4:	ldcl	7, cr15, [r0], {241}	; 0xf1
   10af8:	andeq	lr, r1, lr, asr #8
   10afc:	andeq	r0, r0, r0, lsl #4
   10b00:	ldrdgt	pc, [r0], -r1
   10b04:	svcmi	0x00f0e92d
   10b08:	svceq	0x0000f1bc
   10b0c:			; <UNDEFINED> instruction: 0xf8d0b083
   10b10:	ldcle	0, cr8, [r3, #-336]!	; 0xfffffeb0
   10b14:	ldrmi	r9, [r3], r1, lsl #6
   10b18:	strmi	r4, [r9], r2, lsl #13
   10b1c:	and	r2, r1, r0, lsl #8
   10b20:	ble	ae20b8 <rpl_re_syntax_options@@Base+0xab0a10>
   10b24:	ldrdcs	pc, [r0], -fp
   10b28:	ldrdvs	pc, [r0], -r8
   10b2c:	eorpl	pc, r4, r2, asr r8	; <UNPREDICTABLE>
   10b30:	bl	19db3c <rpl_re_syntax_options@@Base+0x16c494>
   10b34:	ldmdbvc	pc!, {r0, r2, r6, r7, r8, r9, sl}	; <UNPREDICTABLE>
   10b38:	mvnsle	r2, r8, lsl #30
   10b3c:	eorsne	pc, r5, r6, asr r8	; <UNPREDICTABLE>
   10b40:			; <UNDEFINED> instruction: 0xdced291f
   10b44:	ldrsbcs	pc, [r0], #-136	; 0xffffff78	; <UNPREDICTABLE>
   10b48:	ldrbeq	r4, [r3, sl, asr #1]
   10b4c:	ldmib	sl, {r3, r5, r6, r7, r8, sl, ip, lr, pc}^
   10b50:			; <UNDEFINED> instruction: 0xf8da621f
   10b54:	addsmi	r7, r6, #132	; 0x84
   10b58:	tstcs	r8, r6, lsl r0
   10b5c:			; <UNDEFINED> instruction: 0xf7f12001
   10b60:			; <UNDEFINED> instruction: 0x1c72ebde
   10b64:	eoreq	pc, r6, r7, asr #16
   10b68:			; <UNDEFINED> instruction: 0xf8cab160
   10b6c:			; <UNDEFINED> instruction: 0xf8d9207c
   10b70:	blls	80b78 <rpl_re_syntax_options@@Base+0x4f4d0>
   10b74:	subvs	r4, r5, r4, ror #10
   10b78:	blle	ff4e8b8c <rpl_re_syntax_options@@Base+0xff4b74e4>
   10b7c:	andlt	r2, r3, r0
   10b80:	svchi	0x00f0e8bd
   10b84:	ldrb	r2, [sl, ip]!
   10b88:	rscseq	r4, r1, r8, lsr r6
   10b8c:	ldc	7, cr15, [r0], {241}	; 0xf1
   10b90:			; <UNDEFINED> instruction: 0x46070072
   10b94:	rscsle	r2, r5, r0, lsl #16
   10b98:	ldrsbtvs	pc, [ip], #-138	; 0xffffff76	; <UNPREDICTABLE>
   10b9c:	eorcs	lr, r0, sl, asr #19
   10ba0:	svclt	0x0000e7db
   10ba4:	ldrlt	r2, [r8, #-2304]!	; 0xfffff700
   10ba8:	blle	b623c4 <rpl_re_syntax_options@@Base+0xb30d1c>
   10bac:	addmi	r6, fp, #3072	; 0xc00
   10bb0:	stcvs	0, cr13, [r3, #-176]	; 0xffffff50
   10bb4:	vldrle	d2, [r2, #-4]
   10bb8:	bl	eadcc <rpl_re_syntax_options@@Base+0xb9724>
   10bbc:	and	r0, r1, r1, lsl #7
   10bc0:	eorle	r1, r1, ip, asr #24
   10bc4:	stmdbmi	r4, {r0, r1, r4, r6, fp, ip, sp, lr, pc}
   10bc8:			; <UNDEFINED> instruction: 0x1c623901
   10bcc:			; <UNDEFINED> instruction: 0xf895d0f8
   10bd0:	bllt	2dcd10 <rpl_re_syntax_options@@Base+0x2ab668>
   10bd4:	svclt	0x00182c0a
   10bd8:	andle	r2, lr, r0
   10bdc:	stmdavs	r3, {r3, r4, r5, r8, sl, fp, ip, sp, pc}^
   10be0:	mrrcpl	12, 4, r6, fp, cr0
   10be4:	andseq	pc, pc, #3
   10be8:			; <UNDEFINED> instruction: 0xf8501159
   10bec:	sbcsmi	r0, r0, r1, lsr #32
   10bf0:	andeq	pc, r1, r0, lsl r0	; <UNPREDICTABLE>
   10bf4:	blcs	2c53c4 <rpl_re_syntax_options@@Base+0x293d1c>
   10bf8:			; <UNDEFINED> instruction: 0xf895d1f0
   10bfc:	blcs	1cd38 <_IO_stdin_used@@Base+0x1c88>
   10c00:	andcs	fp, r0, ip, lsl #30
   10c04:	ldclt	0, cr2, [r8, #-8]!
   10c08:	vldmdblt	r8!, {d6-<overflow reg d57>}
   10c0c:	svceq	0x0002f012
   10c10:	andcs	fp, r8, r4, lsl pc
   10c14:	ldclt	0, cr2, [r8, #-40]!	; 0xffffffd8
   10c18:			; <UNDEFINED> instruction: 0xf7f14620
   10c1c:			; <UNDEFINED> instruction: 0xf1a4ed5e
   10c20:	blx	fecd19a4 <rpl_re_syntax_options@@Base+0xfeca02fc>
   10c24:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   10c28:	svclt	0x00182800
   10c2c:	blcs	19838 <sigaltstack@plt+0x16fb0>
   10c30:	ldrdcs	sp, [r1], -r0
   10c34:	svclt	0x0000bd38
   10c38:	stmdavs	r3, {r3, r4, r5, r8, sl, ip, sp, pc}^
   10c3c:			; <UNDEFINED> instruction: 0x3c01790c
   10c40:	stccs	12, cr5, [r6], {155}	; 0x9b
   10c44:	ldm	pc, {r3, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   10c48:	streq	pc, [r4, -r4]
   10c4c:	smladxeq	fp, r3, r7, r0
   10c50:	stmdavc	ip, {r0, r3}
   10c54:	mulle	fp, ip, r2
   10c58:	ldclt	0, cr2, [r8, #-0]
   10c5c:	ldrbtle	r0, [fp], #1565	; 0x61d
   10c60:	eorsle	r2, r7, sl, lsl #22
   10c64:	vstrvs.16	s23, [r4, #-70]	; 0xffffffba	; <UNPREDICTABLE>
   10c68:	ldrdmi	pc, [r0], r4
   10c6c:	ldrbtle	r0, [r3], #1572	; 0x624
   10c70:	vst2.16	{d22-d23}, [pc], ip
   10c74:	vbic.i32	q10, #3840	; 0x00000f00
   10c78:	eormi	r0, r3, r3, lsl #6
   10c7c:			; <UNDEFINED> instruction: 0x4611b1b3
   10c80:			; <UNDEFINED> instruction: 0xf7ff6d82
   10c84:			; <UNDEFINED> instruction: 0xf3c4ff8f
   10c88:			; <UNDEFINED> instruction: 0xf0112109
   10c8c:	tstle	fp, r4, lsl #4
   10c90:	strle	r0, [r1, #-1803]	; 0xfffff8f5
   10c94:	ldrble	r0, [pc], #1989	; 10c9c <sigaltstack@plt+0xe414>
   10c98:	strle	r0, [r2, #-1676]	; 0xfffff974
   10c9c:	movweq	pc, #8208	; 0x2010	; <UNPREDICTABLE>
   10ca0:			; <UNDEFINED> instruction: 0x060ad0da
   10ca4:	vqrdmlsh.s<illegal width 8>	<illegal reg q13.5>, q0, d0[2]
   10ca8:	ldrble	r0, [r6], #192	; 0xc0
   10cac:	ldclt	0, cr2, [r8, #-4]!
   10cb0:	cmpne	sp, ip, lsl #16
   10cb4:	tsteq	pc, #3	; <UNPREDICTABLE>
   10cb8:	eormi	pc, r5, r4, asr r8	; <UNPREDICTABLE>
   10cbc:	vpmax.u8	d15, d3, d20
   10cc0:	movweq	pc, #4115	; 0x1013	; <UNPREDICTABLE>
   10cc4:			; <UNDEFINED> instruction: 0xe7c7d1d4
   10cc8:	movweq	pc, #4112	; 0x1010	; <UNPREDICTABLE>
   10ccc:	streq	sp, [fp, -r4, asr #1]
   10cd0:	strb	sp, [r1, r2, ror #11]
   10cd4:			; <UNDEFINED> instruction: 0xf8d36d43
   10cd8:			; <UNDEFINED> instruction: 0xf0133080
   10cdc:	bicle	r0, r7, r0, asr #6
   10ce0:	svclt	0x0000e7ba
   10ce4:			; <UNDEFINED> instruction: 0x460db5f8
   10ce8:			; <UNDEFINED> instruction: 0x46194616
   10cec:	strmi	r6, [r4], -r2, lsl #27
   10cf0:			; <UNDEFINED> instruction: 0xff58f7ff
   10cf4:	stcle	13, cr2, [ip, #-0]
   10cf8:			; <UNDEFINED> instruction: 0xf0006d63
   10cfc:	ldmdavs	r4!, {r3, r9, sl, fp}
   10d00:	stceq	0, cr15, [r2], {-0}
   10d04:	streq	pc, [r1, -r0]
   10d08:	ldmdavs	lr, {r8, sp}
   10d0c:			; <UNDEFINED> instruction: 0xf8543c04
   10d10:	bl	194928 <rpl_re_syntax_options@@Base+0x163280>
   10d14:	ldmdavs	r3, {r6, r7, r9}^
   10d18:	vorr.i16	d23, #178	; 0x00b2
   10d1c:	bcs	99948 <rpl_re_syntax_options@@Base+0x682a0>
   10d20:	cmnlt	r3, r4, lsl r1
   10d24:	strle	r0, [sp, #-1882]	; 0xfffff8a6
   10d28:	ldreq	fp, [sl, -r7, lsl #3]
   10d2c:	ldreq	sp, [sl], lr, lsl #8
   10d30:			; <UNDEFINED> instruction: 0xf1bcd502
   10d34:	andle	r0, r9, r0, lsl #30
   10d38:	strle	r0, [r2, #-1563]	; 0xfffff9e5
   10d3c:	svceq	0x0000f1be
   10d40:	ldcllt	0, cr13, [r8, #16]!
   10d44:	ldrble	r0, [r2, #1818]!	; 0x71a
   10d48:	rscsle	r2, r0, r0, lsl #30
   10d4c:	adcmi	r3, r9, #1073741824	; 0x40000000
   10d50:	ldrdcs	sp, [r0], -sp	; <UNPREDICTABLE>
   10d54:	svclt	0x0000bdf8
   10d58:	ldrbcc	pc, [ip, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   10d5c:	svcmi	0x00f0e92d
   10d60:			; <UNDEFINED> instruction: 0xf8df4604
   10d64:	ldrbtmi	r0, [fp], #-1368	; 0xfffffaa8
   10d68:	addlt	r6, fp, r5, lsr #19
   10d6c:	ldrmi	r4, [r2], r8, lsl #13
   10d70:	andls	pc, r0, r3, asr r8	; <UNPREDICTABLE>
   10d74:	svclt	0x00d8428d
   10d78:			; <UNDEFINED> instruction: 0xf8d91b4d
   10d7c:	movwls	r3, #36864	; 0x9000
   10d80:	stcvs	13, cr13, [r3, #-112]!	; 0xffffff90
   10d84:	bvs	ff8626a0 <rpl_re_syntax_options@@Base+0xff830ff8>
   10d88:	svclt	0x00c22b01
   10d8c:	tsteq	r0, #4, 2	; <UNPREDICTABLE>
   10d90:	stmib	r4, {r9, sp}^
   10d94:			; <UNDEFINED> instruction: 0xf01a2204
   10d98:	blvs	18949a4 <rpl_re_syntax_options@@Base+0x18632fc>
   10d9c:	svclt	0x00146321
   10da0:	movwcs	r2, #25348	; 0x6304
   10da4:			; <UNDEFINED> instruction: 0xf89463e3
   10da8:			; <UNDEFINED> instruction: 0x63a2304b
   10dac:	stmib	r4, {r9, sp}^
   10db0:	eorvs	r2, r2, #1610612736	; 0x60000000
   10db4:	subcs	pc, ip, r4, lsl #17
   10db8:	suble	r2, r0, r0, lsl #22
   10dbc:	suble	r2, r2, r0, lsl #26
   10dc0:			; <UNDEFINED> instruction: 0xf8946a21
   10dc4:	adcmi	r3, r9, #76	; 0x4c
   10dc8:			; <UNDEFINED> instruction: 0xdd7b69e6
   10dcc:			; <UNDEFINED> instruction: 0xf0402b00
   10dd0:			; <UNDEFINED> instruction: 0x465280f8
   10dd4:	strtmi	r1, [r0], -r9, ror #28
   10dd8:	mcr2	7, 7, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
   10ddc:	blne	1cac270 <rpl_re_syntax_options@@Base+0x1c7abc8>
   10de0:	mvnvs	r2, #1024	; 0x400
   10de4:			; <UNDEFINED> instruction: 0xf894dc33
   10de8:	blcs	1cf1c <_IO_stdin_used@@Base+0x1e6c>
   10dec:	rscshi	pc, ip, r0, asr #32
   10df0:	blvs	fe82ba7c <rpl_re_syntax_options@@Base+0xfe7fa3d4>
   10df4:	blne	1269584 <rpl_re_syntax_options@@Base+0x1237edc>
   10df8:	blne	102c288 <rpl_re_syntax_options@@Base+0xffabe0>
   10dfc:	blne	1feb6a0 <rpl_re_syntax_options@@Base+0x1fb9ff8>
   10e00:	ldmdblt	r3, {r0, r1, r2, r5, r9, sp, lr}
   10e04:	ldrmi	r6, [sp], #-2147	; 0xfffff79d
   10e08:	bcs	68fa4 <rpl_re_syntax_options@@Base+0x378fc>
   10e0c:	andshi	pc, r8, r4, asr #17
   10e10:	movvs	r6, #-2080374784	; 0x84000000
   10e14:			; <UNDEFINED> instruction: 0xf894bfd8
   10e18:	stclle	0, cr3, [lr, #-300]	; 0xfffffed4
   10e1c:	umaalcc	pc, r8, r4, r8	; <UNPREDICTABLE>
   10e20:	stmiblt	fp!, {r5, r9, sl, lr}^
   10e24:			; <UNDEFINED> instruction: 0xff32f7fd
   10e28:	adcvs	r2, r0, #0
   10e2c:			; <UNDEFINED> instruction: 0xf8d99a09
   10e30:	addsmi	r3, sl, #0
   10e34:	eorshi	pc, sp, #64	; 0x40
   10e38:	pop	{r0, r1, r3, ip, sp, pc}
   10e3c:	stmdavs	r3!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10e40:	stccs	0, cr6, [r0, #-396]	; 0xfffffe74
   10e44:	stfvsd	f5, [r2, #-752]!	; 0xfffffd10
   10e48:	blvs	fe82bad4 <rpl_re_syntax_options@@Base+0xfe7fa42c>
   10e4c:	stmiavs	r0!, {r0, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   10e50:	bl	110a0 <sigaltstack@plt+0xe818>
   10e54:			; <UNDEFINED> instruction: 0xf7f10185
   10e58:	stmibvs	r2!, {r3, r6, r7, r9, fp, sp, lr, pc}^
   10e5c:			; <UNDEFINED> instruction: 0xe7c21b52
   10e60:			; <UNDEFINED> instruction: 0xffb0f7fd
   10e64:	sbcsle	r2, pc, r0, lsl #16
   10e68:	stmdavs	r1!, {r5, r6, r7, r8, r9, sl, sp, lr, pc}
   10e6c:	strtmi	r6, [r9], #-3110	; 0xfffff3da
   10e70:			; <UNDEFINED> instruction: 0xf8104408
   10e74:	eorvs	r0, r3, #256	; 0x100
   10e78:	ldfpld	f3, [r0], #-24	; 0xffffffe8
   10e7c:	cmpne	r6, r1, ror #24
   10e80:	tsteq	pc, #0	; <UNPREDICTABLE>
   10e84:	eorne	pc, r6, r1, asr r8	; <UNPREDICTABLE>
   10e88:	vpmax.u8	d15, d3, d17
   10e8c:			; <UNDEFINED> instruction: 0x0601f013
   10e90:	stmdacs	sl, {r1, r2, r8, ip, lr, pc}
   10e94:			; <UNDEFINED> instruction: 0xf894d104
   10e98:	blcs	1cfd4 <change_letter@@Base+0x30>
   10e9c:			; <UNDEFINED> instruction: 0x2602bf18
   10ea0:	umaalcc	pc, fp, r4, r8	; <UNPREDICTABLE>
   10ea4:	blvs	fe82bb30 <rpl_re_syntax_options@@Base+0xfe7fa488>
   10ea8:	blne	1269e48 <rpl_re_syntax_options@@Base+0x12387a0>
   10eac:	blcs	17bb4 <sigaltstack@plt+0x1532c>
   10eb0:			; <UNDEFINED> instruction: 0xf8c4d0a8
   10eb4:			; <UNDEFINED> instruction: 0x63218018
   10eb8:	blcs	29d40 <quoting_style_vals@@Base+0xc27c>
   10ebc:	tsthi	r6, r0, asr #32	; <UNPREDICTABLE>
   10ec0:	ldr	r6, [r1, r1, ror #3]!
   10ec4:			; <UNDEFINED> instruction: 0xf0402b00
   10ec8:	stfvsd	f0, [r2, #-592]!	; 0xfffffdb0
   10ecc:	stmibvs	r0!, {r8, r9, sp}
   10ed0:	mvnvs	r2, r1, lsl #20
   10ed4:			; <UNDEFINED> instruction: 0xf894ddc9
   10ed8:	teqlt	r3, #73	; 0x49
   10edc:	bne	feaaaf70 <rpl_re_syntax_options@@Base+0xfea798c8>
   10ee0:	ldfccp	f7, [pc], #20	; 10efc <sigaltstack@plt+0xe674>
   10ee4:	bleq	4baf8 <rpl_re_syntax_options@@Base+0x1a450>
   10ee8:	bl	2e2058 <rpl_re_syntax_options@@Base+0x2b09b0>
   10eec:	addsmi	r0, sl, #12, 14	; 0x300000
   10ef0:	svclt	0x00389701
   10ef4:	addsmi	r4, r7, #27262976	; 0x1a00000
   10ef8:			; <UNDEFINED> instruction: 0xf81bd317
   10efc:			; <UNDEFINED> instruction: 0xf003300c
   10f00:	blcs	fe011e08 <rpl_re_syntax_options@@Base+0xfdfe0760>
   10f04:			; <UNDEFINED> instruction: 0xf102bf02
   10f08:	blls	5db0c <rpl_re_syntax_options@@Base+0x2c464>
   10f0c:	ldfccp	f7, [pc], #12	; 10f20 <sigaltstack@plt+0xe698>
   10f10:	cmp	r9, r8
   10f14:			; <UNDEFINED> instruction: 0xf10c783b
   10f18:			; <UNDEFINED> instruction: 0xf0033cff
   10f1c:	blcs	fe011e24 <rpl_re_syntax_options@@Base+0xfdfe077c>
   10f20:	cmphi	r1, r0, asr #32	; <UNPREDICTABLE>
   10f24:	strbtmi	r4, [r7], -r2, ror #10
   10f28:	stmdane	r7, {r2, r4, r5, r6, r7, r8, ip, lr, pc}^
   10f2c:	vqrshl.u8	d20, d24, d16
   10f30:	blge	17132c <rpl_re_syntax_options@@Base+0x13fc84>
   10f34:			; <UNDEFINED> instruction: 0xf104aa04
   10f38:	stmib	sp, {r4, r8, r9, fp}^
   10f3c:	strls	sl, [r1], -r2, lsl #18
   10f40:			; <UNDEFINED> instruction: 0x462e4692
   10f44:	ldm	fp, {r0, r3, r4, r7, r9, sl, lr}
   10f48:	ldrbmi	r0, [fp], -r3
   10f4c:	stm	r9, {r0, r2, r5, r6, r7, r9, fp, sp, lr}
   10f50:	blne	ffb50f64 <rpl_re_syntax_options@@Base+0xffb1f8bc>
   10f54:	ldrbmi	r6, [r0], -r1, lsr #16
   10f58:	ldrtmi	r4, [r9], #-1578	; 0xfffff9d6
   10f5c:	blx	ff9cef5a <rpl_re_syntax_options@@Base+0xff99d8b2>
   10f60:	strmi	r1, [r2], -r3, asr #28
   10f64:	svclt	0x00983304
   10f68:	vqdmulh.s<illegal width 8>	d9, d0, d4
   10f6c:	ldrmi	r8, [r7], #-336	; 0xfffffeb0
   10f70:	cfstr64le	mvdx4, [r8], #736	; 0x2e0
   10f74:			; <UNDEFINED> instruction: 0x46351c5a
   10f78:	streq	lr, [r8, -r7, lsr #23]
   10f7c:	bvs	8b6f8 <rpl_re_syntax_options@@Base+0x5a050>
   10f80:	ldrdls	pc, [ip], -sp
   10f84:			; <UNDEFINED> instruction: 0xf00061e7
   10f88:			; <UNDEFINED> instruction: 0xf89480d4
   10f8c:	bcs	190cc <sigaltstack@plt+0x16844>
   10f90:	cmphi	ip, r0, asr #32	; <UNPREDICTABLE>
   10f94:	svclt	0x00182b0a
   10f98:	mrsle	r2, SP_abt
   10f9c:	umaalcc	pc, sp, r4, r8	; <UNPREDICTABLE>
   10fa0:	svclt	0x000c2b00
   10fa4:	movwcs	r2, #8960	; 0x2300
   10fa8:	svccs	0x000063e3
   10fac:	teqhi	sp, r0, asr #32	; <UNPREDICTABLE>
   10fb0:	umaalcc	pc, fp, r4, r8	; <UNPREDICTABLE>
   10fb4:	blvs	fe82bc40 <rpl_re_syntax_options@@Base+0xfe7fa598>
   10fb8:	blne	126985c <rpl_re_syntax_options@@Base+0x12381b4>
   10fbc:	vstmdbvs	r2!, {d1-<overflow reg d32>}
   10fc0:	stmiavs	r7!, {r0, r1, r2, r3, r4, r8, r9, sl, sp, lr, pc}^
   10fc4:	andcs	r4, r0, #53477376	; 0x3300000
   10fc8:	vaddl.s8	q7, d0, d4
   10fcc:	mcrrne	0, 8, r8, sl, cr12
   10fd0:	ble	4a1a40 <rpl_re_syntax_options@@Base+0x470398>
   10fd4:	bl	57320 <rpl_re_syntax_options@@Base+0x25c78>
   10fd8:	ldrdne	r7, [r9], #-17	; 0xffffffef
   10fdc:	eoreq	pc, r1, r7, asr r8	; <UNPREDICTABLE>
   10fe0:	lfmle	f4, 2, [r2, #672]!	; 0x2a0
   10fe4:	ldrb	r4, [r3, fp, lsl #12]!
   10fe8:	stmdbne	r1, {r5, r6, fp, sp, lr}^
   10fec:	ldmib	ip!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10ff0:			; <UNDEFINED> instruction: 0xf89469e2
   10ff4:	blne	149d128 <rpl_re_syntax_options@@Base+0x146ba80>
   10ff8:	adcmi	lr, r8, #262144000	; 0xfa00000
   10ffc:			; <UNDEFINED> instruction: 0xf101bfb8
   11000:	ble	1c13c0c <rpl_re_syntax_options@@Base+0x1be2564>
   11004:			; <UNDEFINED> instruction: 0x46204652
   11008:	stc2l	7, cr15, [ip, #1020]	; 0x3fc
   1100c:	movweq	lr, #48037	; 0xbba5
   11010:			; <UNDEFINED> instruction: 0xf383fab3
   11014:	b	13e1af0 <rpl_re_syntax_options@@Base+0x13b0448>
   11018:	svclt	0x00a81353
   1101c:	mvnvs	r2, #0, 6
   11020:			; <UNDEFINED> instruction: 0xf0402b00
   11024:	bvs	ff871260 <rpl_re_syntax_options@@Base+0xff83fbb8>
   11028:	svceq	0x0000f1bb
   1102c:			; <UNDEFINED> instruction: 0xf04f6b60
   11030:	bl	fe851c38 <rpl_re_syntax_options@@Base+0xfe820590>
   11034:			; <UNDEFINED> instruction: 0xf8840108
   11038:	bl	fe81d170 <rpl_re_syntax_options@@Base+0xfe7ebac8>
   1103c:	bl	51064 <rpl_re_syntax_options@@Base+0x1f9bc>
   11040:			; <UNDEFINED> instruction: 0x63230305
   11044:	movweq	lr, #23296	; 0x5b00
   11048:	ldcle	3, cr6, [r0, #-652]	; 0xfffffd74
   1104c:	orrmi	pc, r0, #-1073741822	; 0xc0000002
   11050:			; <UNDEFINED> instruction: 0xf8573b01
   11054:	bl	1d90e8 <rpl_re_syntax_options@@Base+0x1a7a40>
   11058:	adcmi	r0, sl, #201326594	; 0xc000002
   1105c:	and	sp, r6, r4
   11060:	stccs	8, cr15, [r4, #-332]	; 0xfffffeb4
   11064:	smlatble	r2, sl, r2, r4
   11068:	bleq	8d75c <rpl_re_syntax_options@@Base+0x5c0b4>
   1106c:	ldrmi	sp, [r3, #504]!	; 0x1f8
   11070:	stmiavs	r2!, {r1, r3, r4, r9, fp, ip, lr, pc}
   11074:	vstmiaeq	fp, {s28-s106}
   11078:	movweq	lr, #51970	; 0xcb02
   1107c:	eorcs	pc, fp, r2, asr r8	; <UNPREDICTABLE>
   11080:	andle	r3, r6, r1, lsl #4
   11084:			; <UNDEFINED> instruction: 0xf853e013
   11088:	b	13dcca0 <rpl_re_syntax_options@@Base+0x13ab5f8>
   1108c:	andcc	r0, r1, #35584	; 0x8b00
   11090:			; <UNDEFINED> instruction: 0xf10bd10d
   11094:	ldrmi	r0, [r3, #2817]!	; 0xb01
   11098:	andcs	sp, r0, #1073741885	; 0x4000003d
   1109c:	eorvs	r6, r2, #-2147483592	; 0x80000038
   110a0:	umaalcc	pc, fp, r4, r8	; <UNPREDICTABLE>
   110a4:	strt	r6, [ip], r2, lsr #26
   110a8:	b	140548c <rpl_re_syntax_options@@Base+0x13d3de4>
   110ac:			; <UNDEFINED> instruction: 0xf8570c8b
   110b0:	blne	14990e8 <rpl_re_syntax_options@@Base+0x1467a40>
   110b4:	bcs	29844 <quoting_style_vals@@Base+0xbd80>
   110b8:	stcle	0, cr13, [sl, #-964]	; 0xfffffc3c
   110bc:	movwcs	r6, #2209	; 0x8a1
   110c0:	rscscc	pc, pc, pc, asr #32
   110c4:			; <UNDEFINED> instruction: 0xf8413904
   110c8:	movwcc	r0, #7940	; 0x1f04
   110cc:	addsmi	r6, sl, #3702784	; 0x388000
   110d0:	ldrshcs	sp, [pc, #201]	; 111a1 <sigaltstack@plt+0xe919>
   110d4:			; <UNDEFINED> instruction: 0xf7f16860
   110d8:	blvs	88bd30 <rpl_re_syntax_options@@Base+0x85a688>
   110dc:	stmibvs	r2!, {r5, r7, r8, r9, fp, sp, lr}^
   110e0:	blne	1017e0c <rpl_re_syntax_options@@Base+0xfe6764>
   110e4:	pkhtbmi	lr, fp, fp, asr #15
   110e8:	str	r3, [fp, r1, lsl #18]
   110ec:	umaalcc	pc, r8, r4, r8	; <UNPREDICTABLE>
   110f0:	cmple	r4, r0, lsl #22
   110f4:	stmdacs	r0, {r5, sl, fp, sp, lr}
   110f8:	mrcge	4, 4, APSR_nzcv, cr6, cr15, {1}
   110fc:	stmibvs	r3!, {r1, r5, r6, r9, fp, sp, lr}^
   11100:	svclt	0x00a84291
   11104:	addsmi	r4, r9, #17825792	; 0x1100000
   11108:	adcshi	pc, r1, r0, asr #6
   1110c:	and	r4, r1, r6, asr #12
   11110:			; <UNDEFINED> instruction: 0x6c2069a6
   11114:	strcs	lr, [r0, #-2516]	; 0xfffff62c
   11118:	cfldrspl	mvf4, [r2, #104]	; 0x68
   1111c:	strbtpl	r5, [sl], #3202	; 0xc82
   11120:	addsmi	r3, r9, #67108864	; 0x4000000
   11124:	stmib	r4, {r2, r4, r5, r6, r7, r8, ip, lr, pc}^
   11128:	ldrbt	r1, [sp], -r7, lsl #2
   1112c:	streq	lr, [r8, -r7, lsr #23]
   11130:	ldrbmi	r6, [r2], -r7, ror #3
   11134:			; <UNDEFINED> instruction: 0x46201e71
   11138:	ldc2	7, cr15, [r4, #-1020]!	; 0xfffffc04
   1113c:	ldr	r6, [r4, -r0, ror #7]!
   11140:	eorcc	pc, fp, r7, asr r8	; <UNPREDICTABLE>
   11144:			; <UNDEFINED> instruction: 0xf47f42ab
   11148:	stmiavs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, sp, pc}
   1114c:	adceq	r1, pc, r2, ror fp	; <UNPREDICTABLE>
   11150:	stmibne	r1, {r1, r4, r7}^
   11154:	stmdb	r8, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   11158:	stmibvs	r2!, {r5, r6, fp, sp, lr}^
   1115c:	blne	1497668 <rpl_re_syntax_options@@Base+0x1465fc0>
   11160:	stmdb	r2, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   11164:	andcc	lr, r7, #212, 18	; 0x350000
   11168:	blne	1497edc <rpl_re_syntax_options@@Base+0x1466834>
   1116c:	mvnvs	r2, r0, lsl #22
   11170:	sfmle	f6, 4, [ip, #-136]	; 0xffffff78
   11174:	andcs	r6, r0, #14745600	; 0xe10000
   11178:	stmdbcc	r4, {r3, r6, r7, r8, fp, ip}
   1117c:	blcc	14f2c4 <rpl_re_syntax_options@@Base+0x11dc1c>
   11180:	blne	16dd98c <rpl_re_syntax_options@@Base+0x16ac2e4>
   11184:	svccc	0x0004f841
   11188:	addsmi	r6, r3, #3719168	; 0x38c000
   1118c:	blvs	88856c <rpl_re_syntax_options@@Base+0x856ec4>
   11190:	blne	126c018 <rpl_re_syntax_options@@Base+0x123a970>
   11194:	blne	102c624 <rpl_re_syntax_options@@Base+0xffaf7c>
   11198:	umaalcc	pc, fp, r4, r8	; <UNPREDICTABLE>
   1119c:			; <UNDEFINED> instruction: 0x4620e631
   111a0:	ldc2l	7, cr15, [r0, #-1012]	; 0xfffffc0c
   111a4:	strls	lr, [r1, -r0, asr #12]
   111a8:			; <UNDEFINED> instruction: 0x6c216b23
   111ac:	ldrbmi	r9, [fp], #-2561	; 0xfffff5ff
   111b0:	stmdbcs	r0, {r1, r3, r4, r7, r9, fp, ip}
   111b4:	stmdbls	r1, {r2, r5, r6, r8, ip, lr, pc}
   111b8:	strcs	sl, [r0, -r5, lsl #22]
   111bc:	strls	sl, [r5, -r4, lsl #16]
   111c0:	subsvs	r2, pc, r0, lsl #14
   111c4:	blx	feccf1c0 <rpl_re_syntax_options@@Base+0xfec9db18>
   111c8:	strtmi	r9, [fp], #2817	; 0xb01
   111cc:	streq	lr, [r3, -fp, lsr #23]
   111d0:	movwle	r4, #4792	; 0x12b8
   111d4:	stmdble	r2, {r0, r1, r6, r7, sl, fp, ip}
   111d8:	bvs	86b860 <rpl_re_syntax_options@@Base+0x83a1b8>
   111dc:	blls	14ac78 <rpl_re_syntax_options@@Base+0x1195d0>
   111e0:	blne	ff1d99e8 <rpl_re_syntax_options@@Base+0xff1a8340>
   111e4:	ldfnee	f6, [r9], {34}	; 0x22
   111e8:	cmnvs	r2, r7, ror #3
   111ec:	mcrge	4, 6, pc, cr13, cr15, {3}	; <UNPREDICTABLE>
   111f0:	bvs	ff8cb1c0 <rpl_re_syntax_options@@Base+0xff899b18>
   111f4:	blvs	18d91fc <rpl_re_syntax_options@@Base+0x18a7b54>
   111f8:	andeq	lr, r8, #165888	; 0x28800
   111fc:	subeq	pc, ip, r4, lsl #17
   11200:	movweq	lr, #35747	; 0x8ba3
   11204:	strtmi	r4, [fp], #-1066	; 0xfffffbd6
   11208:			; <UNDEFINED> instruction: 0x63a36322
   1120c:	stccs	6, cr14, [r0, #-372]	; 0xfffffe8c
   11210:	stmdacs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   11214:	muleq	r3, r9, r8
   11218:	andeq	pc, r1, #79	; 0x4f
   1121c:	stmdavs	r3!, {r1, r2, r4, r8, r9, sl, fp, ip, sp, pc}
   11220:	ldclpl	3, cr2, [fp]
   11224:	andeq	lr, r3, fp, lsl #17
   11228:	stcle	6, cr14, [sl, #-644]	; 0xfffffd7c
   1122c:	movwcs	r6, #2210	; 0x8a2
   11230:	mvnscc	pc, pc, asr #32
   11234:			; <UNDEFINED> instruction: 0xf8423a04
   11238:	movwcc	r1, #7940	; 0x1f04
   1123c:	addsmi	r6, pc, #3784704	; 0x39c000
   11240:			; <UNDEFINED> instruction: 0xf894dcf9
   11244:	stmiblt	r3!, {r0, r1, r3, r6, ip, sp}
   11248:	ldrt	r6, [r3], r7, ror #19
   1124c:	movwls	r4, #5656	; 0x1618
   11250:	b	10cf21c <rpl_re_syntax_options@@Base+0x109db74>
   11254:			; <UNDEFINED> instruction: 0xf1b39b01
   11258:	svclt	0x0018025f
   1125c:	stmdacs	r0, {r0, r9, sp}
   11260:	andcs	fp, r0, #24, 30	; 0x60
   11264:			; <UNDEFINED> instruction: 0xf47f2a00
   11268:	movwcs	sl, #7829	; 0x1e95
   1126c:			; <UNDEFINED> instruction: 0x4619e69c
   11270:			; <UNDEFINED> instruction: 0x463ae759
   11274:	stmdavs	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, sp}^
   11278:	b	10cf244 <rpl_re_syntax_options@@Base+0x109db9c>
   1127c:	ldr	r6, [r7], r7, ror #19
   11280:	ldrmi	r2, [r0], -r6, lsl #20
   11284:	svclt	0x00a8ab07
   11288:	bcs	192a8 <sigaltstack@plt+0x16a20>
   1128c:	stcle	6, cr4, [lr, #-536]	; 0xfffffde8
   11290:			; <UNDEFINED> instruction: 0xf1009f01
   11294:	ldrmi	r3, [ip], #3327	; 0xcff
   11298:	ldrbtmi	r4, [r0], #-1592	; 0xfffff9c8
   1129c:	stc	8, cr15, [r1, #-64]	; 0xffffffc0
   112a0:			; <UNDEFINED> instruction: 0xf8114287
   112a4:			; <UNDEFINED> instruction: 0xf80ce00e
   112a8:	mvnsle	lr, r1, lsl #18
   112ac:	ldrmi	r9, [r9], -r1, lsl #14
   112b0:			; <UNDEFINED> instruction: 0xf7f1e782
   112b4:	svclt	0x0000e8f2
   112b8:	andeq	sp, r1, r2, asr #31
   112bc:	andeq	r0, r0, r0, lsl #4
   112c0:	svcmi	0x00f0e92d
   112c4:	stmibvs	r7, {r1, r3, r7, r9, sl, lr}^
   112c8:	andcs	r4, ip, r1, lsl #13
   112cc:			; <UNDEFINED> instruction: 0x4d60495f
   112d0:	blx	3d50e <rpl_re_syntax_options@@Base+0xbe66>
   112d4:	ldrbtmi	r7, [r9], #-1802	; 0xfffff8f6
   112d8:	andls	sl, r3, #8, 28	; 0x80
   112dc:	strcs	r9, [r0], #-1542	; 0xfffff9fa
   112e0:	rsbsvs	r5, r4, r9, asr #18
   112e4:	adcsvs	r9, r4, r8, lsl #8
   112e8:	movwls	r6, #22654	; 0x587e
   112ec:	adcmi	r6, r6, #720896	; 0xb0000
   112f0:	movwls	r9, #45319	; 0xb107
   112f4:	adchi	pc, r5, r0, asr #6
   112f8:	movweq	pc, #33031	; 0x8107	; <UNPREDICTABLE>
   112fc:	movwls	r9, #4098	; 0x1002
   11300:	movwcc	r4, #34323	; 0x8613
   11304:	ands	r9, r6, r4, lsl #6
   11308:	cmple	lr, r0, lsl #16
   1130c:	ldmib	sp, {r1, r3, r4, r9, sl, lr}^
   11310:	ldmdavs	r8, {r0, r1, r8, ip, sp}^
   11314:	blx	ffa4f314 <rpl_re_syntax_options@@Base+0xffa1dc6c>
   11318:	suble	r2, r6, r0, lsl #16
   1131c:			; <UNDEFINED> instruction: 0x201cf8d9
   11320:	ldrdne	lr, [r5], -sp
   11324:			; <UNDEFINED> instruction: 0xf7fe442a
   11328:	stmdacs	r0, {r0, r1, r3, r6, r9, sl, fp, ip, sp, lr, pc}
   1132c:	ldmdavs	lr!, {r3, r4, r5, r8, ip, lr, pc}^
   11330:	adcmi	r3, r6, #16777216	; 0x1000000
   11334:	ldmvs	fp!, {r3, r6, r8, sl, fp, ip, lr, pc}
   11338:	eorpl	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   1133c:	rscsle	r4, r7, sl, lsr #11
   11340:	ldrdcc	pc, [r0], -r9
   11344:	biceq	lr, r5, #3072	; 0xc00
   11348:			; <UNDEFINED> instruction: 0x071b791b
   1134c:	blls	c6b14 <rpl_re_syntax_options@@Base+0x9546c>
   11350:	stmdbls	r1, {r4, r5, r9, sl, lr}
   11354:			; <UNDEFINED> instruction: 0xf505fb03
   11358:			; <UNDEFINED> instruction: 0x3014f8d9
   1135c:	stmdaeq	r5, {r0, r1, r8, r9, fp, sp, lr, pc}
   11360:	ldrdlt	pc, [r8], -r8
   11364:	ldrdcc	pc, [r0], -fp
   11368:	movwls	r4, #1562	; 0x61a
   1136c:	blx	fef4f36c <rpl_re_syntax_options@@Base+0xfef1dcc4>
   11370:	ldrdcs	pc, [r4], -r8
   11374:	bcs	77f7c <rpl_re_syntax_options@@Base+0x468d4>
   11378:	ldrmi	sp, [sl], -r6, asr #25
   1137c:	bicsle	r2, r7, r0, lsl #16
   11380:	ldrdcc	lr, [r3, -sp]
   11384:			; <UNDEFINED> instruction: 0xf7fe6858
   11388:	stmdacs	r0, {r0, r1, r2, r3, r5, r7, r9, fp, ip, sp, lr, pc}
   1138c:			; <UNDEFINED> instruction: 0xf8d9d0d0
   11390:	ldmib	sp, {r2, r3, r4, sp}^
   11394:	strtmi	r1, [sl], #-5
   11398:	mrc2	7, 0, pc, cr2, cr14, {7}
   1139c:	sbcle	r2, r6, r0, lsl #16
   113a0:	stmdals	sl, {r0, r2, r9, sl, lr}
   113a4:	stmda	r8!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   113a8:			; <UNDEFINED> instruction: 0xf8dbe042
   113ac:			; <UNDEFINED> instruction: 0xf1b88004
   113b0:	ldcle	15, cr0, [sp]
   113b4:	stmdbls	r1, {r1, r6, r9, sl, lr}
   113b8:			; <UNDEFINED> instruction: 0xf7fe4630
   113bc:	stmdacs	r0, {r0, r2, r4, r7, r9, fp, ip, sp, lr, pc}
   113c0:	strcc	sp, [r1], #-222	; 0xffffff22
   113c4:	lfmle	f4, 4, [r6], #664	; 0x298
   113c8:	stcle	14, cr2, [sp, #-0]
   113cc:			; <UNDEFINED> instruction: 0xf10d9b03
   113d0:	strcs	r0, [r0], #-2088	; 0xfffff7d8
   113d4:	stmdbeq	r8, {r0, r1, r8, ip, sp, lr, pc}
   113d8:	beq	14d7ec <rpl_re_syntax_options@@Base+0x11c144>
   113dc:			; <UNDEFINED> instruction: 0xf8cd469b
   113e0:	ldmvs	fp!, {sp, pc}
   113e4:	stmdals	r9, {r0, r6, r9, sl, lr}
   113e8:	eorpl	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   113ec:			; <UNDEFINED> instruction: 0xf7fe462a
   113f0:	ldmiblt	r0!, {r0, r1, r3, r4, r5, r6, r9, fp, ip, sp, lr, pc}
   113f4:	ldrdge	pc, [r4], -fp
   113f8:	ldrbmi	r4, [r0], -r9, asr #12
   113fc:	blx	1d4f3fc <rpl_re_syntax_options@@Base+0x1d1dd54>
   11400:	ldrbmi	r1, [r2, #-3650]	; 0xfffff1be
   11404:			; <UNDEFINED> instruction: 0x2100bfb4
   11408:	b	1459814 <rpl_re_syntax_options@@Base+0x142816c>
   1140c:	ldrdle	r7, [r8, -r2]
   11410:	mvnscc	pc, #-2147483646	; 0x80000002
   11414:			; <UNDEFINED> instruction: 0xf8cb4649
   11418:	stmdals	r0, {r2, ip, sp}
   1141c:	blx	ff64f41c <rpl_re_syntax_options@@Base+0xff61dd74>
   11420:	strcc	r6, [r1], #-2174	; 0xfffff782
   11424:	lfmle	f4, 2, [ip], {166}	; 0xa6
   11428:	strcs	r9, [r0, #-2058]	; 0xfffff7f6
   1142c:	svc	0x00e4f7f0
   11430:	strtmi	r9, [r8], -r7, lsl #22
   11434:	ldmdavs	fp, {r0, r1, r3, r9, fp, ip, pc}
   11438:			; <UNDEFINED> instruction: 0xd104429a
   1143c:	pop	{r0, r2, r3, ip, sp, pc}
   11440:	qsub8mi	r8, r0, r0
   11444:			; <UNDEFINED> instruction: 0xf7f1e7f1
   11448:	svclt	0x0000e828
   1144c:	andeq	sp, r1, r2, asr sl
   11450:	andeq	r0, r0, r0, lsl #4
   11454:	sbfxcc	pc, pc, #17, #5
   11458:	sbfxcs	pc, pc, #17, #5
   1145c:	svcmi	0x00f0e92d
   11460:	adclt	r4, sp, fp, ror r4
   11464:	vst1.32	{d20-d22}, [pc], r3
   11468:	tstls	r5, r0, lsr r0
   1146c:	movwls	r5, #47259	; 0xb89b
   11470:			; <UNDEFINED> instruction: 0x932b681b
   11474:	ldm	ip!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   11478:	stmdacs	r0, {r1, ip, pc}
   1147c:	teqhi	r3, r0	; <UNPREDICTABLE>
   11480:			; <UNDEFINED> instruction: 0xf10d9d05
   11484:	strcs	r0, [r0], #-2380	; 0xfffff6b4
   11488:	strtmi	r9, [r1], -r2, lsl #22
   1148c:	rscvs	r4, ip, #72, 12	; 0x4800000
   11490:			; <UNDEFINED> instruction: 0x632c2220
   11494:	movtvs	pc, #1283	; 0x503	; <UNPREDICTABLE>
   11498:			; <UNDEFINED> instruction: 0xf7f19303
   1149c:	stmiavs	r9!, {r1, r4, r5, r8, fp, sp, lr, pc}
   114a0:	vhsub.u8	d20, d16, d17
   114a4:	strtmi	r8, [r2], r5, asr #6
   114a8:	strls	sl, [r7], #-2843	; 0xfffff4e5
   114ac:			; <UNDEFINED> instruction: 0xf8cd9301
   114b0:	blls	17d558 <rpl_re_syntax_options@@Base+0x14beb0>
   114b4:	ldmvs	sl, {r0, r1, r2, fp, ip, pc}^
   114b8:	movwls	r0, #36995	; 0x9083
   114bc:			; <UNDEFINED> instruction: 0xf8529b0a
   114c0:	ldmdavs	fp, {r5, sp}
   114c4:	bleq	ff0cc0d8 <rpl_re_syntax_options@@Base+0xff09aa30>
   114c8:	mulhi	r4, fp, r8
   114cc:	ldrdmi	pc, [r4], -fp
   114d0:	svceq	0x0001f1b8
   114d4:	strcs	pc, [r9], #-964	; 0xfffffc3c
   114d8:	mrshi	pc, CPSR	; <UNPREDICTABLE>
   114dc:	svceq	0x0003f1b8
   114e0:	addhi	pc, fp, #0
   114e4:	svceq	0x0005f1b8
   114e8:	mvnshi	pc, r0
   114ec:	svceq	0x0007f1b8
   114f0:	rsbshi	pc, r0, #0
   114f4:	movwcc	r9, #6919	; 0x1b07
   114f8:	addmi	r9, fp, #469762048	; 0x1c000000
   114fc:			; <UNDEFINED> instruction: 0xf1badbd9
   11500:			; <UNDEFINED> instruction: 0xf8dd0f00
   11504:	vhadd.u8	d27, d0, d24
   11508:			; <UNDEFINED> instruction: 0xf10a836f
   1150c:	ldrls	r0, [r0], #-1025	; 0xfffffbff
   11510:	ldrls	r2, [r1], -r0, lsl #12
   11514:	strtmi	r0, [r0], -r4, lsr #1
   11518:	stmda	sl!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1151c:	andsls	r4, r2, r7, lsl #12
   11520:			; <UNDEFINED> instruction: 0xf0002800
   11524:	vhsub.s8	d24, d21, d7
   11528:	vsubw.s8	<illegal reg q8.5>, <illegal reg q8.5>, d26
   1152c:	ldrmi	r5, [sl, #853]	; 0x355
   11530:	vmax.u8	d9, d0, d15
   11534:	strcs	r8, [ip, #-639]	; 0xfffffd81
   11538:	vqrdmulh.s<illegal width 8>	d15, d10, d5
   1153c:	movwls	r4, #38424	; 0x9618
   11540:	ldmda	r6, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   11544:	stmdacs	r0, {r0, ip, pc}
   11548:	rsbshi	pc, r4, #0
   1154c:			; <UNDEFINED> instruction: 0x3c049b01
   11550:	stmdage	r3!, {r0, r4, r5, r9, sl, lr}
   11554:	eorcs	r4, r0, #587202560	; 0x23000000
   11558:	ldrmi	r9, [pc], -sl, lsl #6
   1155c:			; <UNDEFINED> instruction: 0xf7f19006
   11560:	ldmdbne	sl!, {r4, r6, r7, fp, sp, lr, pc}
   11564:	smlatbls	r4, r1, r8, r1
   11568:	ldrtmi	r9, [fp], -r2, lsl #18
   1156c:	svcge	0x00109608
   11570:			; <UNDEFINED> instruction: 0xf6019801
   11574:			; <UNDEFINED> instruction: 0xf8cd461c
   11578:			; <UNDEFINED> instruction: 0x4691a01c
   1157c:	ldrmi	r4, [sl], ip, lsl #12
   11580:	andls	r3, sp, #4, 16	; 0x40000
   11584:	tstls	ip, r3
   11588:	tstls	r1, #0, 6
   1158c:	addsmi	r6, r9, #6356992	; 0x610000
   11590:			; <UNDEFINED> instruction: 0xf04fbfc8
   11594:	ldcle	8, cr0, [r8, #-0]
   11598:			; <UNDEFINED> instruction: 0xf8db68a2
   1159c:			; <UNDEFINED> instruction: 0xf852300c
   115a0:			; <UNDEFINED> instruction: 0xf8532028
   115a4:	mrrcne	0, 2, r3, sl, cr2
   115a8:			; <UNDEFINED> instruction: 0xf8dbd00b
   115ac:			; <UNDEFINED> instruction: 0x46381018
   115b0:	tstne	r3, r5, lsl #22	; <UNPREDICTABLE>
   115b4:	blx	fcf5b6 <rpl_re_syntax_options@@Base+0xf9df0e>
   115b8:	stmdacs	r0, {r0, r1, r2, r3, ip, pc}
   115bc:	eorshi	pc, r4, #64	; 0x40
   115c0:			; <UNDEFINED> instruction: 0xf1086861
   115c4:	strbmi	r0, [r1, #-2049]	; 0xfffff7ff
   115c8:			; <UNDEFINED> instruction: 0xf10ddce6
   115cc:	movwcs	r0, #2108	; 0x83c
   115d0:			; <UNDEFINED> instruction: 0x4659463a
   115d4:			; <UNDEFINED> instruction: 0xf7fe4640
   115d8:	blls	111444 <rpl_re_syntax_options@@Base+0xdfd9c>
   115dc:	svceq	0x0004f843
   115e0:	stmdacs	r0, {r0, r1, r8, r9, ip, pc}
   115e4:	addhi	pc, r6, #0
   115e8:	mlascc	r4, r0, r9, pc	; <UNPREDICTABLE>
   115ec:	svclt	0x00a42b00
   115f0:	andeq	pc, r0, sl, asr #17
   115f4:	andeq	pc, r0, r9, asr #17
   115f8:	eorhi	pc, lr, #192, 4
   115fc:			; <UNDEFINED> instruction: 0xf1a69a06
   11600:	ldrmi	r0, [r0], r0, lsr #2
   11604:	svccc	0x0004f851
   11608:	addmi	r6, lr, #16, 16	; 0x100000
   1160c:	movweq	lr, #2627	; 0xa43
   11610:	blcc	14f720 <rpl_re_syntax_options@@Base+0x11e078>
   11614:	blls	145df4 <rpl_re_syntax_options@@Base+0x11474c>
   11618:	stmdbeq	r4, {r0, r3, r8, ip, sp, lr, pc}
   1161c:	strtcc	r3, [r0], -ip, lsl #8
   11620:			; <UNDEFINED> instruction: 0xf10a454b
   11624:			; <UNDEFINED> instruction: 0xd1af0a04
   11628:	movwge	lr, #31197	; 0x79dd
   1162c:			; <UNDEFINED> instruction: 0xf0402b00
   11630:	vst1.32	{d24-d27}, [pc :64], fp
   11634:	andcs	r7, r4, r0, lsl #3
   11638:	mrc	7, 3, APSR_nzcv, cr0, cr0, {7}
   1163c:	strmi	r9, [r6], r5, lsl #22
   11640:	stmdacs	r0, {r3, r4, r6, r7, r9, sp, lr}
   11644:	mvnshi	pc, r0
   11648:	strbteq	pc, [r0], -fp, lsl #2	; <UNPREDICTABLE>
   1164c:			; <UNDEFINED> instruction: 0xf8dd9d02
   11650:			; <UNDEFINED> instruction: 0xf500b004
   11654:			; <UNDEFINED> instruction: 0xf8dd6980
   11658:	strmi	ip, [r4], -r8, lsr #32
   1165c:	andge	pc, ip, sp, asr #17
   11660:	blcc	14f7c8 <rpl_re_syntax_options@@Base+0x11e120>
   11664:	andcs	r4, r1, #32, 12	; 0x2000000
   11668:	ldrbeq	fp, [pc, r3, asr #2]
   1166c:	subhi	pc, r7, #0, 2
   11670:	b	13d37e4 <rpl_re_syntax_options@@Base+0x13a213c>
   11674:			; <UNDEFINED> instruction: 0xf1000242
   11678:	mvnsle	r0, r4
   1167c:	strcc	r3, [r4], -r0, lsl #9
   11680:			; <UNDEFINED> instruction: 0xf10545a1
   11684:	mvnle	r0, r4, lsl #10
   11688:	ldrdge	pc, [ip], -sp
   1168c:	ldrbeq	r9, [r8, #-2851]	; 0xfffff4dd
   11690:	bls	c6ac0 <rpl_re_syntax_options@@Base+0x95418>
   11694:			; <UNDEFINED> instruction: 0xf8d22300
   11698:	strbeq	r1, [r9, #-3072]	; 0xfffff400
   1169c:	subshi	pc, r8, #0, 2
   116a0:	eorcc	r3, r0, #67108864	; 0x4000000
   116a4:	mvnsle	r4, r3, asr r5
   116a8:	blls	277eb8 <rpl_re_syntax_options@@Base+0x246810>
   116ac:	ldrmi	r9, [r3], #-2049	; 0xfffff7ff
   116b0:			; <UNDEFINED> instruction: 0xf7f0461c
   116b4:	ldmdals	r2, {r1, r5, r7, r9, sl, fp, sp, lr, pc}
   116b8:	mrc	7, 4, APSR_nzcv, cr14, cr0, {7}
   116bc:	stmiavs	r8!, {r2, r3, r8, sl, fp, ip, pc}
   116c0:			; <UNDEFINED> instruction: 0xf7f0350c
   116c4:	adcmi	lr, ip, #2464	; 0x9a0
   116c8:	stmdals	r2, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
   116cc:	mrc	7, 4, APSR_nzcv, cr4, cr0, {7}
   116d0:	and	r2, r9, r1
   116d4:	andeq	lr, r0, r5, asr #19
   116d8:	svceq	0x0000f1ba
   116dc:	rscshi	pc, r2, r0, asr #32
   116e0:			; <UNDEFINED> instruction: 0xf7f09802
   116e4:	andcs	lr, r0, sl, lsl #29
   116e8:	bls	af831c <rpl_re_syntax_options@@Base+0xac6c74>
   116ec:	addsmi	r6, sl, #1769472	; 0x1b0000
   116f0:	addhi	pc, r1, #64	; 0x40
   116f4:	pop	{r0, r2, r3, r5, ip, sp, pc}
   116f8:			; <UNDEFINED> instruction: 0xf8138ff0
   116fc:			; <UNDEFINED> instruction: 0xf0033032
   11700:	cmpne	fp, pc, lsl r2
   11704:			; <UNDEFINED> instruction: 0xf102fa08
   11708:	eorcs	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   1170c:			; <UNDEFINED> instruction: 0xf849430a
   11710:	stccs	0, cr2, [r0], {35}	; 0x23
   11714:	strteq	sp, [r7], pc, asr #32
   11718:	mrshi	pc, (UNDEF: 21)	; <UNPREDICTABLE>
   1171c:			; <UNDEFINED> instruction: 0xf1000626
   11720:			; <UNDEFINED> instruction: 0x07658112
   11724:			; <UNDEFINED> instruction: 0xf1b8d522
   11728:			; <UNDEFINED> instruction: 0xf0000f01
   1172c:	bls	2b1c4c <rpl_re_syntax_options@@Base+0x2805a4>
   11730:	blcs	6ce84 <rpl_re_syntax_options@@Base+0x3b7dc>
   11734:	msrhi	(UNDEF: 59), r0
   11738:			; <UNDEFINED> instruction: 0xf1026bd6
   1173c:			; <UNDEFINED> instruction: 0xf1020560
   11740:	strbmi	r0, [r8], -r0, lsl #15
   11744:	andcs	r3, r0, #4, 28	; 0x40
   11748:	svcne	0x0004f856
   1174c:	blcc	14f8a8 <rpl_re_syntax_options@@Base+0x11e200>
   11750:	movweq	lr, #6755	; 0x1a63
   11754:	adcmi	r6, pc, #65536	; 0x10000
   11758:	movweq	lr, #6659	; 0x1a03
   1175c:	blcc	14f864 <rpl_re_syntax_options@@Base+0x11e1bc>
   11760:	andeq	lr, r3, #270336	; 0x42000
   11764:	bcs	45f2c <rpl_re_syntax_options@@Base+0x14884>
   11768:	adchi	pc, r9, r0
   1176c:	strle	r0, [r2, #-1828]!	; 0xfffff8dc
   11770:	svceq	0x0001f1b8
   11774:	cmphi	r0, r0	; <UNPREDICTABLE>
   11778:	vldrvs	s19, [r3, #40]	; 0x28
   1177c:	vqrdmulh.s<illegal width 8>	d18, d0, d1
   11780:	blvs	ff571b4c <rpl_re_syntax_options@@Base+0xff5404a4>
   11784:	strbteq	pc, [r0], #-258	; 0xfffffefe	; <UNPREDICTABLE>
   11788:	streq	pc, [r0, r2, lsl #2]
   1178c:	stccc	6, cr4, [r4, #-288]	; 0xfffffee0
   11790:			; <UNDEFINED> instruction: 0xf8542100
   11794:			; <UNDEFINED> instruction: 0xf8552b04
   11798:	stmdavs	r3, {r2, r8, r9, sl, fp, sp, lr}
   1179c:	b	a2294 <rpl_re_syntax_options@@Base+0x70bec>
   117a0:	b	8d1fc0 <rpl_re_syntax_options@@Base+0x8a0918>
   117a4:			; <UNDEFINED> instruction: 0xf8400302
   117a8:	b	10603c0 <rpl_re_syntax_options@@Base+0x102ed18>
   117ac:	mvnsle	r0, r3, lsl #2
   117b0:			; <UNDEFINED> instruction: 0xf0002900
   117b4:			; <UNDEFINED> instruction: 0xf1ba8084
   117b8:	vpmax.f32	d16, d0, d0
   117bc:	blls	b1ea0 <rpl_re_syntax_options@@Base+0x807f8>
   117c0:			; <UNDEFINED> instruction: 0xf8cd2500
   117c4:			; <UNDEFINED> instruction: 0xf603b018
   117c8:	blge	8e2840 <rpl_re_syntax_options@@Base+0x8b1198>
   117cc:	and	r9, pc, r8, lsl #6
   117d0:	stmdals	r3, {r1, r2, r8, r9, fp, ip, pc}
   117d4:			; <UNDEFINED> instruction: 0xf003781b
   117d8:	cmpne	fp, pc, lsl r1
   117dc:	orreq	lr, r3, #0, 22
   117e0:	smullmi	r5, fp, fp, r8
   117e4:	strle	r0, [r8], #-2009	; 0xfffff827
   117e8:	strtcc	r3, [r0], #-1281	; 0xfffffaff
   117ec:	ble	18e2d48 <rpl_re_syntax_options@@Base+0x18b16a0>
   117f0:	svceq	0x0001f1b8
   117f4:	subne	lr, r5, #323584	; 0x4f000
   117f8:			; <UNDEFINED> instruction: 0xf1a4d0ea
   117fc:			; <UNDEFINED> instruction: 0xf8dd0220
   11800:	strbmi	ip, [r9], -r4
   11804:	ldrmi	r4, [r0], -pc, asr #12
   11808:			; <UNDEFINED> instruction: 0xf8502600
   1180c:			; <UNDEFINED> instruction: 0xf857ef04
   11810:	addmi	r3, r4, #4, 22	; 0x1000
   11814:	movweq	lr, #59907	; 0xea03
   11818:	blcc	14f950 <rpl_re_syntax_options@@Base+0x11e2a8>
   1181c:	streq	lr, [r3], -r6, asr #20
   11820:	mcrcs	1, 0, sp, cr0, cr3, {7}
   11824:			; <UNDEFINED> instruction: 0xf8ddd0e0
   11828:	strcs	lr, [r0], -r0, lsr #32
   1182c:			; <UNDEFINED> instruction: 0xf85246b4
   11830:	stmdavs	fp, {r2, r8, r9, sl, fp, ip, sp, lr}
   11834:	b	9e228c <rpl_re_syntax_options@@Base+0x9b0be4>
   11838:	b	8d184c <rpl_re_syntax_options@@Base+0x8a01a4>
   1183c:			; <UNDEFINED> instruction: 0xf84e0307
   11840:	b	1314458 <rpl_re_syntax_options@@Base+0x12e2db0>
   11844:			; <UNDEFINED> instruction: 0xf8410c00
   11848:	b	11a0460 <rpl_re_syntax_options@@Base+0x116edb8>
   1184c:	mvnle	r0, r3, lsl #12
   11850:	andcs	r9, ip, #2048	; 0x800
   11854:	tstcc	r5, r2, lsl #22	; <UNPREDICTABLE>
   11858:			; <UNDEFINED> instruction: 0xf1bc9104
   1185c:	eorle	r0, r1, r0, lsl #30
   11860:	ldrdlt	pc, [r0], -sp	; <UNPREDICTABLE>
   11864:	ldreq	pc, [ip, -r4, lsr #3]
   11868:			; <UNDEFINED> instruction: 0xf8dd9a03
   1186c:	bl	c1884 <rpl_re_syntax_options@@Base+0x901dc>
   11870:	ldm	fp!, {r1, r3, r6, r9, sl, fp, ip}
   11874:	stmia	lr!, {r0, r1, r2, r3}
   11878:	ldm	fp, {r0, r1, r2, r3}
   1187c:	stm	lr, {r0, r1, r2, r3}
   11880:	ldm	ip!, {r0, r1, r2, r3}
   11884:	strgt	r0, [pc, -pc]
   11888:	muleq	pc, ip, r8	; <UNPREDICTABLE>
   1188c:	andeq	lr, pc, r7, lsl #17
   11890:	blls	9a0c8 <rpl_re_syntax_options@@Base+0x68a20>
   11894:	blx	b7cae <rpl_re_syntax_options@@Base+0x86606>
   11898:			; <UNDEFINED> instruction: 0xf7fe300a
   1189c:	stmiblt	r8, {r0, r3, r5, r7, r8, sl, fp, ip, sp, lr, pc}
   118a0:	beq	8dcd0 <rpl_re_syntax_options@@Base+0x5c628>
   118a4:	bls	2784c0 <rpl_re_syntax_options@@Base+0x246e18>
   118a8:	ldmvs	fp, {r2, fp, ip, pc}^
   118ac:			; <UNDEFINED> instruction: 0xf7fd5899
   118b0:	teqlt	r8, r7, lsr #18	; <UNPREDICTABLE>
   118b4:	orrsle	r2, r7, r0, lsl #28
   118b8:			; <UNDEFINED> instruction: 0xf0004555
   118bc:	blls	171c8c <rpl_re_syntax_options@@Base+0x1405e4>
   118c0:			; <UNDEFINED> instruction: 0xe6176899
   118c4:	strcs	r9, [ip, #-2818]	; 0xfffff4fe
   118c8:	strcc	pc, [sl, #-2821]	; 0xfffff4fb
   118cc:	stmiavs	r0!, {r2, r3, r4, r9, sl, lr}
   118d0:			; <UNDEFINED> instruction: 0xf7f0340c
   118d4:	adcmi	lr, r5, #9344	; 0x2480
   118d8:	stmdals	r2, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
   118dc:	stc	7, cr15, [ip, #960]	; 0x3c0
   118e0:	bls	2cb4ec <rpl_re_syntax_options@@Base+0x299e44>
   118e4:	blcs	6d038 <rpl_re_syntax_options@@Base+0x3b990>
   118e8:	blvs	ff448dc4 <rpl_re_syntax_options@@Base+0xff41771c>
   118ec:	svcne	0x00024649
   118f0:			; <UNDEFINED> instruction: 0xf852301c
   118f4:	stmdavs	sp, {r2, r8, r9, sl, fp, ip, sp}
   118f8:	b	10e2308 <rpl_re_syntax_options@@Base+0x10b0c60>
   118fc:			; <UNDEFINED> instruction: 0xf8410305
   11900:	mvnsle	r3, r4, lsl #22
   11904:			; <UNDEFINED> instruction: 0xf8d39b0a
   11908:	ldrbeq	r3, [sp], -r0, lsl #1
   1190c:	bls	50168c <rpl_re_syntax_options@@Base+0x4cffe4>
   11910:	addvs	pc, r0, #570425344	; 0x22000000
   11914:			; <UNDEFINED> instruction: 0x06189213
   11918:	mrcge	5, 7, APSR_nzcv, cr11, cr15, {3}
   1191c:			; <UNDEFINED> instruction: 0xf0239b13
   11920:	tstls	r3, #67108864	; 0x4000000
   11924:	blls	50b500 <rpl_re_syntax_options@@Base+0x4d9e58>
   11928:	tstcs	r0, r0, lsr #4
   1192c:	vst1.16	{d4-d6}, [r3], r8
   11930:			; <UNDEFINED> instruction: 0xf7f06580
   11934:	stccs	14, cr14, [r0, #-920]	; 0xfffffc68
   11938:	strteq	sp, [r6], -r1, asr #1
   1193c:	orrvs	pc, r0, #1325400064	; 0x4f000000
   11940:			; <UNDEFINED> instruction: 0xf57f9313
   11944:	smlattcs	r0, lr, lr, sl
   11948:	strbmi	r2, [r8], -r0, lsr #4
   1194c:	mrc	7, 6, APSR_nzcv, cr8, cr0, {7}
   11950:	ldmvs	r9, {r0, r2, r8, r9, fp, ip, pc}
   11954:	eorcs	lr, r0, #864026624	; 0x33800000
   11958:	mvnscc	pc, pc, asr #32
   1195c:			; <UNDEFINED> instruction: 0xf7f04648
   11960:			; <UNDEFINED> instruction: 0xe7cfeed0
   11964:	strbmi	r9, [sl], -sl, lsl #22
   11968:			; <UNDEFINED> instruction: 0xf1032100
   1196c:			; <UNDEFINED> instruction: 0xf1030060
   11970:			; <UNDEFINED> instruction: 0xf8500480
   11974:	ldmdavs	r3, {r2, r8, r9, fp, ip, lr}
   11978:	b	8e2390 <rpl_re_syntax_options@@Base+0x8b0ce8>
   1197c:			; <UNDEFINED> instruction: 0xf8420305
   11980:	b	1060598 <rpl_re_syntax_options@@Base+0x102eef0>
   11984:	mvnsle	r0, r3, lsl #2
   11988:	addsle	r2, r8, r0, lsl #18
   1198c:	blls	2cb5e0 <rpl_re_syntax_options@@Base+0x299f38>
   11990:	andcs	r4, r0, #76546048	; 0x4900000
   11994:	rsbeq	pc, r0, r3, lsl #2
   11998:	streq	pc, [r0], r3, lsl #2
   1199c:	blpl	14fae4 <rpl_re_syntax_options@@Base+0x11e43c>
   119a0:	addmi	r6, r6, #720896	; 0xb0000
   119a4:	movweq	lr, #23043	; 0x5a03
   119a8:	blcc	14fab4 <rpl_re_syntax_options@@Base+0x11e40c>
   119ac:	andeq	lr, r3, #270336	; 0x42000
   119b0:	bcs	46188 <rpl_re_syntax_options@@Base+0x14ae0>
   119b4:	mrcge	4, 6, APSR_nzcv, cr10, cr15, {3}
   119b8:			; <UNDEFINED> instruction: 0xf89be781
   119bc:			; <UNDEFINED> instruction: 0xf0111006
   119c0:			; <UNDEFINED> instruction: 0xf47f0140
   119c4:	eorcs	sl, r0, #180, 28	; 0xb40
   119c8:			; <UNDEFINED> instruction: 0xf7f04648
   119cc:	blls	18d43c <rpl_re_syntax_options@@Base+0x15bd94>
   119d0:	str	r6, [pc, #2201]	; 12271 <sigaltstack@plt+0xf9e9>
   119d4:			; <UNDEFINED> instruction: 0xf8d39b0a
   119d8:			; <UNDEFINED> instruction: 0xf04f2080
   119dc:	stmib	r9, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}^
   119e0:	ldrbeq	r3, [r1], -r0, lsl #6
   119e4:	movwcc	lr, #10697	; 0x29c9
   119e8:	blls	501768 <rpl_re_syntax_options@@Base+0x4d00c0>
   119ec:	orrvs	pc, r0, #587202560	; 0x23000000
   119f0:			; <UNDEFINED> instruction: 0x06139313
   119f4:	mcrge	5, 4, pc, cr13, cr15, {3}	; <UNPREDICTABLE>
   119f8:			; <UNDEFINED> instruction: 0xf853e790
   119fc:			; <UNDEFINED> instruction: 0x46490032
   11a00:	andscc	r1, ip, r2, lsl #30
   11a04:	svccc	0x0004f852
   11a08:	addmi	r6, r2, #851968	; 0xd0000
   11a0c:	movweq	lr, #23107	; 0x5a43
   11a10:	blcc	14fb1c <rpl_re_syntax_options@@Base+0x11e474>
   11a14:			; <UNDEFINED> instruction: 0xe67cd1f6
   11a18:	mulcc	r6, fp, r8
   11a1c:			; <UNDEFINED> instruction: 0xf57f0658
   11a20:	ldr	sl, [r0, fp, lsr #29]
   11a24:	movwlt	r9, #47887	; 0xbb0f
   11a28:			; <UNDEFINED> instruction: 0xa01cf8dd
   11a2c:			; <UNDEFINED> instruction: 0xf7f09801
   11a30:	svcls	0x0012ece4
   11a34:	mcrls	6, 0, r4, cr2, cr8, {1}
   11a38:	ldcl	7, cr15, [lr], {240}	; 0xf0
   11a3c:	blx	15ae76 <rpl_re_syntax_options@@Base+0x1297ce>
   11a40:	ldrtmi	r6, [r4], -sl, lsl #10
   11a44:	strcc	r6, [ip], #-2208	; 0xfffff760
   11a48:	ldcl	7, cr15, [r6], {240}	; 0xf0
   11a4c:	mvnsle	r4, ip, lsr #5
   11a50:			; <UNDEFINED> instruction: 0xf7f09802
   11a54:			; <UNDEFINED> instruction: 0xe646ecd2
   11a58:	ldrtmi	r2, [sl], -r1, lsl #6
   11a5c:			; <UNDEFINED> instruction: 0x46404659
   11a60:	ldc2l	7, cr15, [r4, #-1016]	; 0xfffffc08
   11a64:	andeq	pc, r0, sl, asr #17
   11a68:	sbcsle	r2, fp, r0, lsl #16
   11a6c:	ldmdavs	fp, {r0, r1, r8, r9, fp, ip, pc}
   11a70:	mulle	r6, r8, r2
   11a74:	ldrsbcc	pc, [ip], #-139	; 0xffffff75	; <UNPREDICTABLE>
   11a78:	blls	21c688 <rpl_re_syntax_options@@Base+0x1eafe0>
   11a7c:	movwcs	fp, #8104	; 0x1fa8
   11a80:	strbmi	r9, [r0], -r8, lsl #6
   11a84:	ldrtmi	r2, [sl], -r2, lsl #6
   11a88:			; <UNDEFINED> instruction: 0xf7fe4659
   11a8c:			; <UNDEFINED> instruction: 0xf8c9fd3f
   11a90:	stmdacs	r0, {}	; <UNPREDICTABLE>
   11a94:	cfldrsge	mvf15, [r2, #508]!	; 0x1fc
   11a98:	blcs	386dc <rpl_re_syntax_options@@Base+0x7034>
   11a9c:	cfstrsge	mvf15, [lr, #252]!	; 0xfc
   11aa0:	blls	10b9b0 <rpl_re_syntax_options@@Base+0xda308>
   11aa4:	strcs	r4, [ip], -sp, asr #12
   11aa8:	bl	db6b4 <rpl_re_syntax_options@@Base+0xaa00c>
   11aac:	cfstrsgt	mvf1, [pc, #-296]	; 1198c <sigaltstack@plt+0xf104>
   11ab0:			; <UNDEFINED> instruction: 0xf60afb06
   11ab4:	ldm	r5, {r0, r1, r2, r3, sl, lr, pc}
   11ab8:	stcls	0, cr0, [r2, #-60]	; 0xffffffc4
   11abc:	stm	r4, {r0, r2, r4, r5, sl, lr}
   11ac0:	andcs	r0, r4, pc
   11ac4:	ldmvs	r3, {r0, r2, r9, fp, ip, pc}^
   11ac8:	ldmpl	ip, {r0, r3, r9, fp, ip, pc}
   11acc:	orrspl	r9, pc, r2, lsl #22
   11ad0:			; <UNDEFINED> instruction: 0xf7f0606f
   11ad4:	adcvs	lr, r8, lr, lsl #27
   11ad8:			; <UNDEFINED> instruction: 0xf43f2800
   11adc:	strdcs	sl, [r0, -fp]
   11ae0:	eorcs	r6, r0, #4
   11ae4:			; <UNDEFINED> instruction: 0xf7f04648
   11ae8:	blls	18d320 <rpl_re_syntax_options@@Base+0x15bc78>
   11aec:	beq	8df1c <rpl_re_syntax_options@@Base+0x5c874>
   11af0:	ldrbt	r6, [pc], #2201	; 11af8 <sigaltstack@plt+0xf270>
   11af4:	blcs	38738 <rpl_re_syntax_options@@Base+0x7090>
   11af8:	cfldrdge	mvd15, [r6, #-252]!	; 0xffffff04
   11afc:			; <UNDEFINED> instruction: 0xf8d5e794
   11b00:	andsmi	r1, r1, r0, lsl #24
   11b04:	strtmi	sp, [pc], -r2, lsr #2
   11b08:			; <UNDEFINED> instruction: 0xf8d7469a
   11b0c:	tstcc	r1, r0, lsr #24
   11b10:	andsmi	r3, sl, #32, 14	; 0x800000
   11b14:	strdeq	sp, [pc], r9
   11b18:	ldmdavs	r1!, {r0, r1, r4, r6, r9, sl, lr}
   11b1c:	svclt	0x0014420a
   11b20:	andne	pc, r7, ip, asr r8	; <UNPREDICTABLE>
   11b24:	andne	pc, r7, fp, asr r8	; <UNPREDICTABLE>
   11b28:	str	r6, [r1, #1]!
   11b2c:	strb	r2, [r3], r0, lsl #10
   11b30:			; <UNDEFINED> instruction: 0xf7f09802
   11b34:			; <UNDEFINED> instruction: 0xf44fec62
   11b38:	andcs	r7, r4, r0, lsl #3
   11b3c:	bl	ffbcfb04 <rpl_re_syntax_options@@Base+0xffb9e45c>
   11b40:	sbcsvs	r9, r8, #5120	; 0x1400
   11b44:	svclt	0x00183000
   11b48:	strb	r2, [sp, #1]
   11b4c:	strb	r2, [r4, r0, lsl #14]!
   11b50:			; <UNDEFINED> instruction: 0xf8529a0d
   11b54:	bls	21dbe8 <rpl_re_syntax_options@@Base+0x1ec540>
   11b58:	eorcc	pc, r8, lr, asr #17
   11b5c:			; <UNDEFINED> instruction: 0xf43f2a00
   11b60:			; <UNDEFINED> instruction: 0xf8ceada3
   11b64:	ldr	r3, [pc, #1064]	; 11f94 <sigaltstack@plt+0xf70c>
   11b68:	tstvc	r0, pc, asr #8	; <UNPREDICTABLE>
   11b6c:			; <UNDEFINED> instruction: 0xf7f02004
   11b70:	blls	18cad0 <rpl_re_syntax_options@@Base+0x15b428>
   11b74:	tstvs	r8, #140509184	; 0x8600000
   11b78:			; <UNDEFINED> instruction: 0xf43f2800
   11b7c:	mcrls	15, 0, sl, cr2, cr7, {2}
   11b80:	cfstr32vs	mvfx15, [r0], {0}
   11b84:	strmi	r9, [r7], -sl, lsl #26
   11b88:	blcc	14fcf0 <rpl_re_syntax_options@@Base+0x11e648>
   11b8c:	andcs	r4, r1, #56, 12	; 0x3800000
   11b90:			; <UNDEFINED> instruction: 0x07dcb13b
   11b94:	ldmdaeq	fp, {r1, r3, sl, ip, lr, pc}^
   11b98:	subeq	lr, r2, #323584	; 0x4f000
   11b9c:	andeq	pc, r4, r0, lsl #2
   11ba0:			; <UNDEFINED> instruction: 0x3780d1f7
   11ba4:	ldrmi	r3, [ip, #1540]!	; 0x604
   11ba8:	strb	sp, [pc, #-494]!	; 119c2 <sigaltstack@plt+0xf13a>
   11bac:	stcne	8, cr15, [r0], {214}	; 0xd6
   11bb0:	tstle	r5, r1, lsl r0
   11bb4:			; <UNDEFINED> instruction: 0xf8d946b1
   11bb8:	tstcc	r1, r0, lsr #24
   11bbc:	stmdbeq	r0!, {r0, r3, r8, ip, sp, lr, pc}
   11bc0:	rscsle	r4, r8, r2, lsr #4
   11bc4:	addeq	r9, r9, r1, lsl #24
   11bc8:	stmdbeq	r1, {r0, r2, r8, r9, fp, sp, lr, pc}
   11bcc:	bleq	8c7e4 <rpl_re_syntax_options@@Base+0x5b13c>
   11bd0:	ldrdne	pc, [r0], -fp
   11bd4:			; <UNDEFINED> instruction: 0xf8d96001
   11bd8:			; <UNDEFINED> instruction: 0xf8c01000
   11bdc:	ldrb	r1, [sl, r0, lsl #8]
   11be0:			; <UNDEFINED> instruction: 0xf8dd46a9
   11be4:	ldrb	fp, [r3, r4]!
   11be8:			; <UNDEFINED> instruction: 0xf7f09802
   11bec:			; <UNDEFINED> instruction: 0xf1baec06
   11bf0:	adcle	r0, r0, r0, lsl #30
   11bf4:			; <UNDEFINED> instruction: 0xf7f0e577
   11bf8:	svclt	0x0000ec50
   11bfc:	andeq	sp, r1, r8, asr #17
   11c00:	andeq	r0, r0, r0, lsl #4
   11c04:	ldrlt	r7, [r8, #-3594]!	; 0xfffff1f6
   11c08:	tstle	r6, r0, lsl sl
   11c0c:	andcs	r6, r0, fp, asr #16
   11c10:	ldmibvs	fp, {r1, r3, r4, r6, r7, fp, sp, lr}^
   11c14:	bicvs	r6, fp, sl, asr #1
   11c18:			; <UNDEFINED> instruction: 0xf101bd38
   11c1c:			; <UNDEFINED> instruction: 0x460c0314
   11c20:	strmi	r6, [r5], -r1, ror #1
   11c24:	muleq	r6, r3, r8
   11c28:	blx	1c4fc26 <rpl_re_syntax_options@@Base+0x1c1e57e>
   11c2c:	strmi	r1, [r3], -r2, asr #24
   11c30:	andle	r6, lr, r0, ror #3
   11c34:	bcs	3314c4 <rpl_re_syntax_options@@Base+0x2ffe1c>
   11c38:	andcs	fp, r0, r8, lsl pc
   11c3c:	stmdavs	sl!, {r2, r3, r5, r6, r7, r8, ip, lr, pc}
   11c40:	stmdbvs	r1!, {sp}^
   11c44:	biceq	lr, r3, #2048	; 0x800
   11c48:	vceq.i32	q11, <illegal reg q0.5>, q5
   11c4c:	subsvs	r2, sl, r1, lsl r2
   11c50:	andcs	fp, ip, r8, lsr sp
   11c54:	svclt	0x0000bd38
   11c58:	mvnsmi	lr, sp, lsr #18
   11c5c:	stmdavs	r0, {r1, r2, r9, sl, lr}
   11c60:	ldmvs	r3!, {r5, r6, r8, ip, sp, pc}
   11c64:	strcs	fp, [r0], #-339	; 0xfffffead
   11c68:	ldmdavs	r0!, {sp, lr, pc}
   11c6c:	sbceq	lr, r4, r0, lsl #22
   11c70:			; <UNDEFINED> instruction: 0xf7fd3401
   11c74:	ldmvs	r3!, {r0, r1, r4, r5, r8, r9, fp, ip, sp, lr, pc}
   11c78:	ldmle	r6!, {r0, r1, r5, r7, r9, lr}^
   11c7c:	strcs	r6, [r0], #-2288	; 0xfffff710
   11c80:	bl	feecfc48 <rpl_re_syntax_options@@Base+0xfee9e5a0>
   11c84:			; <UNDEFINED> instruction: 0x462568b3
   11c88:	ldmibvs	r3!, {r0, r1, r4, r5, r7, r8, ip, sp, pc}
   11c8c:	ldmdbne	sl, {r0, r8, sl, ip, sp}
   11c90:	ldmvs	r0, {r0, r1, r4, r8, ip, sp, pc}
   11c94:	bl	fec4fc5c <rpl_re_syntax_options@@Base+0xfec1e5b4>
   11c98:	ldmdbne	sl, {r0, r1, r4, r5, r6, r7, r8, fp, sp, lr}
   11c9c:	ldmvs	r0, {r0, r1, r4, r8, ip, sp, pc}
   11ca0:	bl	feacfc68 <rpl_re_syntax_options@@Base+0xfea9e5c0>
   11ca4:	ldmdbne	sl, {r0, r1, r4, r5, r6, r8, fp, sp, lr}
   11ca8:	tstlt	r3, ip, lsl #8
   11cac:			; <UNDEFINED> instruction: 0xf7f06890
   11cb0:	ldmvs	r3!, {r2, r5, r7, r8, r9, fp, sp, lr, pc}
   11cb4:	stmiale	r8!, {r0, r1, r3, r5, r7, r9, lr}^
   11cb8:	smlsdxcs	r0, r0, r9, r6
   11cbc:	bl	fe74fc84 <rpl_re_syntax_options@@Base+0xfe71e5dc>
   11cc0:			; <UNDEFINED> instruction: 0xf7f069b0
   11cc4:	ldmibvs	r0!, {r1, r3, r4, r7, r8, r9, fp, sp, lr, pc}^
   11cc8:	bl	fe5cfc90 <rpl_re_syntax_options@@Base+0xfe59e5e8>
   11ccc:			; <UNDEFINED> instruction: 0xf7f06830
   11cd0:	bvs	c4cb28 <rpl_re_syntax_options@@Base+0xc1b480>
   11cd4:	stmdaeq	ip, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   11cd8:	blx	23e422 <rpl_re_syntax_options@@Base+0x20cd7a>
   11cdc:	stmiane	r5, {r0, r1, r2, r8, r9, ip, sp, lr, pc}^
   11ce0:	blcs	27ff4 <quoting_style_vals@@Base+0xa530>
   11ce4:	strcs	fp, [r0], #-4040	; 0xfffff038
   11ce8:	stmiavs	fp!, {r3, r8, sl, fp, ip, lr, pc}
   11cec:	eoreq	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   11cf0:			; <UNDEFINED> instruction: 0xf7fd3401
   11cf4:	stmdavs	fp!, {r0, r3, r4, r7, sl, fp, ip, sp, lr, pc}
   11cf8:	blle	ffda2770 <rpl_re_syntax_options@@Base+0xffd710c8>
   11cfc:	strcc	r6, [r1, -r8, lsr #17]
   11d00:	bl	1ecfcc8 <rpl_re_syntax_options@@Base+0x1e9e620>
   11d04:	adcsmi	r6, fp, #29440	; 0x7300
   11d08:	bvs	c46914 <rpl_re_syntax_options@@Base+0xc1526c>
   11d0c:	bvs	c4bca8 <rpl_re_syntax_options@@Base+0xc1a600>
   11d10:	bl	1ccfcd8 <rpl_re_syntax_options@@Base+0x1c9e630>
   11d14:	blvs	ffc2493c <rpl_re_syntax_options@@Base+0xffbf3294>
   11d18:	tstcc	r0, #2063597568	; 0x7b000000
   11d1c:	mulle	r1, r8, r2
   11d20:	bl	1acfce8 <rpl_re_syntax_options@@Base+0x1a9e640>
   11d24:	ldrdeq	pc, [r4], r6
   11d28:	bl	19cfcf0 <rpl_re_syntax_options@@Base+0x199e648>
   11d2c:	pop	{r4, r5, r9, sl, lr}
   11d30:			; <UNDEFINED> instruction: 0xf7f041f0
   11d34:	svclt	0x0000bb5f
   11d38:	andeq	fp, r0, r8, lsl #20
   11d3c:	ldrblt	r6, [r0, #-2051]!	; 0xfffff7fd
   11d40:	strmi	r2, [r5], -r0, lsl #22
   11d44:	strcs	sp, [r0], #-3344	; 0xfffff2f0
   11d48:	stmiavs	fp!, {r1, r2, r5, r9, sl, lr}
   11d4c:	strtmi	r3, [r3], #-1537	; 0xfffff9ff
   11d50:			; <UNDEFINED> instruction: 0xf7f06958
   11d54:	stmiavs	fp!, {r1, r4, r6, r8, r9, fp, sp, lr, pc}
   11d58:	ldrcc	r4, [r8], #-1059	; 0xfffffbdd
   11d5c:			; <UNDEFINED> instruction: 0xf7f06898
   11d60:	stmdavs	fp!, {r2, r3, r6, r8, r9, fp, sp, lr, pc}
   11d64:	blle	ffc227e4 <rpl_re_syntax_options@@Base+0xffbf113c>
   11d68:	pop	{r3, r5, r7, fp, sp, lr}
   11d6c:			; <UNDEFINED> instruction: 0xf7f04070
   11d70:	svclt	0x0000bb41
   11d74:			; <UNDEFINED> instruction: 0x460eb5f8
   11d78:	stcls	8, cr6, [r7, #-16]
   11d7c:	andvs	r1, r1, r1, ror #28
   11d80:	blle	7dc188 <rpl_re_syntax_options@@Base+0x7aaae0>
   11d84:	ldmdavs	r7!, {r3, r4, sl, sp}
   11d88:			; <UNDEFINED> instruction: 0xf401fb04
   11d8c:	smullseq	r4, sl, r4, r6
   11d90:	ldmdbne	r9!, {r1, r2, fp, ip, pc}
   11d94:	stmvs	r9, {r0, r1, r3, r4, r5, r8, fp, ip, lr}
   11d98:	andcc	pc, r0, ip, asr #17
   11d9c:	bl	10cfd64 <rpl_re_syntax_options@@Base+0x109e6bc>
   11da0:			; <UNDEFINED> instruction: 0xf7f068a8
   11da4:	ldmdavs	r3!, {r1, r3, r5, r8, r9, fp, sp, lr, pc}
   11da8:	ldmvs	r8, {r0, r1, r5, sl, lr}
   11dac:	bl	94fd74 <rpl_re_syntax_options@@Base+0x91e6cc>
   11db0:	ldrmi	r6, [ip], #-2099	; 0xfffff7cd
   11db4:	movweq	pc, #49412	; 0xc104	; <UNPREDICTABLE>
   11db8:	muleq	r7, r3, r8
   11dbc:	andeq	lr, r7, r5, lsl #17
   11dc0:	ldcllt	8, cr6, [r8, #384]!	; 0x180
   11dc4:	vqdmulh.s<illegal width 8>	d20, d0, d5
   11dc8:	stmdbmi	r5, {r0, r1, r4, r6, r9, ip, lr}
   11dcc:	ldrbtmi	r4, [fp], #-2053	; 0xfffff7fb
   11dd0:	teqcc	r0, #2030043136	; 0x79000000
   11dd4:			; <UNDEFINED> instruction: 0xf7f04478
   11dd8:	svclt	0x0000ed52
   11ddc:	andeq	fp, r0, r2, asr r9
   11de0:	strdeq	fp, [r0], -r4
   11de4:	strdeq	fp, [r0], -ip
   11de8:			; <UNDEFINED> instruction: 0x4605b538
   11dec:	strmi	r4, [ip], -r8, lsl #12
   11df0:	mrrc	7, 15, pc, r2, cr0	; <UNPREDICTABLE>
   11df4:	tstle	ip, r1, lsl #16
   11df8:	strmi	r7, [r2], -r3, lsr #16
   11dfc:			; <UNDEFINED> instruction: 0xf0032000
   11e00:	cmpne	fp, pc, lsl r1
   11e04:			; <UNDEFINED> instruction: 0xf855408a
   11e08:	movwmi	r1, #40995	; 0xa023
   11e0c:	eorcs	pc, r3, r5, asr #16
   11e10:	andcs	fp, r3, r8, lsr sp
   11e14:	svclt	0x0000bd38
   11e18:	ldrbmi	lr, [r0, sp, lsr #18]!
   11e1c:	stcls	6, cr4, [sl], {6}
   11e20:	ldrmi	r4, [r1], sp, lsl #12
   11e24:	rsbeq	r4, r0, #32505856	; 0x1f00000
   11e28:	ldrdhi	pc, [r0], -sp	; <UNPREDICTABLE>
   11e2c:			; <UNDEFINED> instruction: 0xf8dfd50b
   11e30:	stmdals	r9, {r4, r5, r6, r7, r8, sl, ip}
   11e34:			; <UNDEFINED> instruction: 0xf7f04479
   11e38:	stmdacs	r0, {r1, r2, r3, r5, r7, r9, fp, sp, lr, pc}
   11e3c:			; <UNDEFINED> instruction: 0xf8dfd15c
   11e40:	ldrbtmi	r3, [fp], #-1508	; 0xfffffa1c
   11e44:	ldmdavs	ip!, {r0, r3, r8, r9, ip, pc}
   11e48:	ldrdcc	pc, [r0], -r8
   11e4c:	ldrdge	pc, [r0], -r9
   11e50:	rsble	r4, r4, r3, lsr #5
   11e54:	stmdals	r9, {r0, r1, r5, r6, sl, fp, ip}
   11e58:			; <UNDEFINED> instruction: 0xf7f0603b
   11e5c:			; <UNDEFINED> instruction: 0xf8dfea6e
   11e60:	ldrbtmi	r1, [r9], #-1480	; 0xfffffa38
   11e64:	eoreq	pc, r4, sl, asr #16
   11e68:			; <UNDEFINED> instruction: 0xf7f09809
   11e6c:			; <UNDEFINED> instruction: 0x4604ea94
   11e70:			; <UNDEFINED> instruction: 0xf8dfb330
   11e74:	stmdals	r9, {r3, r4, r5, r7, r8, sl, ip}
   11e78:			; <UNDEFINED> instruction: 0xf7f04479
   11e7c:	strmi	lr, [r4], -ip, lsl #21
   11e80:	cmple	ip, r0, lsl #16
   11e84:	bl	ffdcfe4c <rpl_re_syntax_options@@Base+0xffd9e7a4>
   11e88:	cdpcs	8, 0, cr6, cr0, cr3, {0}
   11e8c:	tsthi	r0, r0, asr #32	; <UNPREDICTABLE>
   11e90:			; <UNDEFINED> instruction: 0x26011e9a
   11e94:	svcne	0x0002f832
   11e98:			; <UNDEFINED> instruction: 0xf0041160
   11e9c:	strcc	r0, [r1], #-799	; 0xfffffce1
   11ea0:	svceq	0x0002f011
   11ea4:	vpmax.u8	d15, d3, d6
   11ea8:			; <UNDEFINED> instruction: 0xf855bf1e
   11eac:	movwmi	r1, #45088	; 0xb020
   11eb0:	eorcc	pc, r0, r5, asr #16
   11eb4:	svcvc	0x0080f5b4
   11eb8:	andcs	sp, r0, ip, ror #3
   11ebc:			; <UNDEFINED> instruction: 0x87f0e8bd
   11ec0:	bl	ff64fe88 <rpl_re_syntax_options@@Base+0xff61e7e0>
   11ec4:	cdpcs	8, 0, cr6, cr0, cr3, {0}
   11ec8:	sbchi	pc, fp, r0, asr #32
   11ecc:			; <UNDEFINED> instruction: 0x26011e9a
   11ed0:	svceq	0x0002f832
   11ed4:			; <UNDEFINED> instruction: 0xf0041161
   11ed8:	strcc	r0, [r1], #-799	; 0xfffffce1
   11edc:	svceq	0x0008f010
   11ee0:	vpmax.u8	d15, d3, d6
   11ee4:			; <UNDEFINED> instruction: 0xf855bf1e
   11ee8:	movwmi	r0, #12321	; 0x3021
   11eec:	eorcc	pc, r1, r5, asr #16
   11ef0:	svcvc	0x0080f5b4
   11ef4:	strb	sp, [r0, ip, ror #3]!
   11ef8:	ldrne	pc, [r4, #-2271]!	; 0xfffff721
   11efc:	ldrbtmi	r9, [r9], #-2057	; 0xfffff7f7
   11f00:	b	124fec8 <rpl_re_syntax_options@@Base+0x121e820>
   11f04:	orrsle	r2, lr, r0, lsl #16
   11f08:	strcc	pc, [r8, #-2271]!	; 0xfffff721
   11f0c:	ldrbtmi	r6, [fp], #-2108	; 0xfffff7c4
   11f10:			; <UNDEFINED> instruction: 0xf8d89309
   11f14:			; <UNDEFINED> instruction: 0xf8d93000
   11f18:	adcmi	sl, r3, #0
   11f1c:	mlseq	r4, sl, r1, sp
   11f20:	strcc	r4, [r1], #-1616	; 0xfffff9b0
   11f24:			; <UNDEFINED> instruction: 0xf7f000a1
   11f28:	strmi	lr, [r2], r4, asr #21
   11f2c:			; <UNDEFINED> instruction: 0xf0002800
   11f30:			; <UNDEFINED> instruction: 0xf8c98100
   11f34:			; <UNDEFINED> instruction: 0xf8c80000
   11f38:	ldmdavs	ip!, {lr}
   11f3c:			; <UNDEFINED> instruction: 0xf8dfe78a
   11f40:	stmdals	r9, {r3, r4, r5, r6, r7, sl, ip}
   11f44:			; <UNDEFINED> instruction: 0xf7f04479
   11f48:	strmi	lr, [r4], -r6, lsr #20
   11f4c:			; <UNDEFINED> instruction: 0xf8dfb320
   11f50:	stmdals	r9, {r2, r3, r5, r6, r7, sl, ip}
   11f54:			; <UNDEFINED> instruction: 0xf7f04479
   11f58:			; <UNDEFINED> instruction: 0x4604ea1e
   11f5c:	teqle	r7, r0, lsl #16
   11f60:	bl	fe24ff28 <rpl_re_syntax_options@@Base+0xfe21e880>
   11f64:	cdpcs	8, 0, cr6, cr0, cr3, {0}
   11f68:	tsthi	pc, r0, asr #32	; <UNPREDICTABLE>
   11f6c:			; <UNDEFINED> instruction: 0x26011e9a
   11f70:	svcne	0x0002f832
   11f74:			; <UNDEFINED> instruction: 0xf0041160
   11f78:	strcc	r0, [r1], #-799	; 0xfffffce1
   11f7c:	svcpl	0x0000f411
   11f80:	vpmax.u8	d15, d3, d6
   11f84:			; <UNDEFINED> instruction: 0xf855bf1e
   11f88:	movwmi	r1, #45088	; 0xb020
   11f8c:	eorcc	pc, r0, r5, asr #16
   11f90:	svcvc	0x0080f5b4
   11f94:	ldr	sp, [r0, ip, ror #3]
   11f98:	bl	1b4ff60 <rpl_re_syntax_options@@Base+0x1b1e8b8>
   11f9c:	cdpcs	8, 0, cr6, cr0, cr3, {0}
   11fa0:	adcshi	pc, r0, r0, asr #32
   11fa4:			; <UNDEFINED> instruction: 0x26011e9a
   11fa8:	svcne	0x0002f832
   11fac:			; <UNDEFINED> instruction: 0xf0041160
   11fb0:	strcc	r0, [r1], #-799	; 0xfffffce1
   11fb4:	svcvc	0x0000f411
   11fb8:	vpmax.u8	d15, d3, d6
   11fbc:			; <UNDEFINED> instruction: 0xf855bf1e
   11fc0:	movwmi	r1, #45088	; 0xb020
   11fc4:	eorcc	pc, r0, r5, asr #16
   11fc8:	svcvc	0x0080f5b4
   11fcc:	ldrb	sp, [r4, -ip, ror #3]!
   11fd0:	strbtne	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   11fd4:	ldrbtmi	r9, [r9], #-2057	; 0xfffff7f7
   11fd8:	ldmib	ip, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   11fdc:			; <UNDEFINED> instruction: 0xb3204604
   11fe0:	strbtne	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   11fe4:	ldrbtmi	r9, [r9], #-2057	; 0xfffff7f7
   11fe8:	ldmib	r4, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   11fec:	stmdacs	r0, {r2, r9, sl, lr}
   11ff0:			; <UNDEFINED> instruction: 0xf7f0d165
   11ff4:	stmdavs	r3, {r6, r8, r9, fp, sp, lr, pc}
   11ff8:			; <UNDEFINED> instruction: 0xf0402e00
   11ffc:	mrcne	1, 4, r8, cr10, cr3, {3}
   12000:			; <UNDEFINED> instruction: 0xf8322601
   12004:	cmnne	r1, r2, lsl #30
   12008:	tsteq	pc, #4	; <UNPREDICTABLE>
   1200c:			; <UNDEFINED> instruction: 0xf4103401
   12010:	blx	1adc18 <rpl_re_syntax_options@@Base+0x17c570>
   12014:	svclt	0x001ef303
   12018:	eoreq	pc, r1, r5, asr r8	; <UNPREDICTABLE>
   1201c:			; <UNDEFINED> instruction: 0xf8454303
   12020:			; <UNDEFINED> instruction: 0xf5b43021
   12024:	mvnle	r7, r0, lsl #31
   12028:			; <UNDEFINED> instruction: 0xf7f0e747
   1202c:	stmdavs	r3, {r2, r5, r8, r9, fp, sp, lr, pc}
   12030:			; <UNDEFINED> instruction: 0xf0402e00
   12034:	cdpne	0, 9, cr8, cr10, cr3, {5}
   12038:			; <UNDEFINED> instruction: 0xf8322601
   1203c:	cmnne	r0, r2, lsl #30
   12040:	tsteq	pc, #4	; <UNPREDICTABLE>
   12044:			; <UNDEFINED> instruction: 0xf4113401
   12048:	blx	1ade50 <rpl_re_syntax_options@@Base+0x17c7a8>
   1204c:	svclt	0x001ef303
   12050:	eorne	pc, r0, r5, asr r8	; <UNPREDICTABLE>
   12054:			; <UNDEFINED> instruction: 0xf845430b
   12058:			; <UNDEFINED> instruction: 0xf5b43020
   1205c:	mvnle	r7, r0, lsl #31
   12060:	blcc	cbd14 <rpl_re_syntax_options@@Base+0x9a66c>
   12064:	strvc	pc, [r0], #1286	; 0x506
   12068:			; <UNDEFINED> instruction: 0xf8332701
   1206c:	ldreq	r2, [r1, -r2, lsl #30]
   12070:	ldmdavc	r2!, {r1, r3, r8, sl, ip, lr, pc}
   12074:	tsteq	pc, r2	; <UNPREDICTABLE>
   12078:	blx	1d65c8 <rpl_re_syntax_options@@Base+0x1a4f20>
   1207c:			; <UNDEFINED> instruction: 0xf855f001
   12080:	movwmi	r1, #4130	; 0x1022
   12084:	eorne	pc, r2, r5, asr #16
   12088:	adcsmi	r3, r4, #1048576	; 0x100000
   1208c:	ldr	sp, [r4, -sp, ror #3]
   12090:			; <UNDEFINED> instruction: 0xf5063b02
   12094:	strcs	r7, [r1, -r0, lsl #9]
   12098:	svccs	0x0002f833
   1209c:	strle	r0, [sl, #-1938]	; 0xfffff86e
   120a0:			; <UNDEFINED> instruction: 0xf0027832
   120a4:	cmpne	r2, pc, lsl r1
   120a8:			; <UNDEFINED> instruction: 0xf001fa07
   120ac:	eorne	pc, r2, r5, asr r8	; <UNPREDICTABLE>
   120b0:			; <UNDEFINED> instruction: 0xf8454301
   120b4:	strcc	r1, [r1], -r2, lsr #32
   120b8:	strhle	r4, [sp, #36]!	; 0x24
   120bc:	stmibmi	r2!, {r0, r2, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
   120c0:	ldrbtmi	r9, [r9], #-2057	; 0xfffff7f7
   120c4:	stmdb	r6!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   120c8:	bllt	fe8238e0 <rpl_re_syntax_options@@Base+0xfe7f2238>
   120cc:	b	ff4d0094 <rpl_re_syntax_options@@Base+0xff49e9ec>
   120d0:	bcc	ac0e0 <rpl_re_syntax_options@@Base+0x7aa38>
   120d4:			; <UNDEFINED> instruction: 0xf0402e00
   120d8:	strcs	r8, [r1], -pc, ror #1
   120dc:	svcne	0x0002f832
   120e0:			; <UNDEFINED> instruction: 0xf0041160
   120e4:	strcc	r0, [r1], #-799	; 0xfffffce1
   120e8:	svcmi	0x0080f411
   120ec:	vpmax.u8	d15, d3, d6
   120f0:			; <UNDEFINED> instruction: 0xf855bf1e
   120f4:	movwmi	r1, #45088	; 0xb020
   120f8:	eorcc	pc, r0, r5, asr #16
   120fc:	svcvc	0x0080f5b4
   12100:	ldrb	sp, [sl], ip, ror #3
   12104:			; <UNDEFINED> instruction: 0xf5063b02
   12108:	strcs	r7, [r1, -r0, lsl #9]
   1210c:	svccs	0x0002f833
   12110:	strle	r0, [sl, #-1424]	; 0xfffffa70
   12114:			; <UNDEFINED> instruction: 0xf0027832
   12118:	cmpne	r2, pc, lsl r1
   1211c:			; <UNDEFINED> instruction: 0xf001fa07
   12120:	eorne	pc, r2, r5, asr r8	; <UNPREDICTABLE>
   12124:			; <UNDEFINED> instruction: 0xf8454301
   12128:	strcc	r1, [r1], -r2, lsr #32
   1212c:	strhle	r4, [sp, #36]!	; 0x24
   12130:	andcs	lr, ip, r3, asr #13
   12134:	stmibmi	r5, {r1, r6, r7, r9, sl, sp, lr, pc}^
   12138:	ldrbtmi	r9, [r9], #-2057	; 0xfffff7f7
   1213c:	stmdb	sl!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12140:	stmdacs	r0, {r2, r9, sl, lr}
   12144:			; <UNDEFINED> instruction: 0xf7f0d148
   12148:	stmdavs	r2, {r1, r2, r4, r7, r9, fp, sp, lr, pc}
   1214c:	vmlacs.f32	s6, s0, s4
   12150:	strcs	sp, [r1], -r4, ror #2
   12154:	svcne	0x0002f832
   12158:			; <UNDEFINED> instruction: 0xf0041160
   1215c:	strcc	r0, [r1], #-799	; 0xfffffce1
   12160:	svcvc	0x0080f411
   12164:	vpmax.u8	d15, d3, d6
   12168:			; <UNDEFINED> instruction: 0xf855bf1e
   1216c:	movwmi	r1, #45088	; 0xb020
   12170:	eorcc	pc, r0, r5, asr #16
   12174:	svcvc	0x0080f5b4
   12178:	ldr	sp, [lr], ip, ror #3
   1217c:			; <UNDEFINED> instruction: 0xf5063b02
   12180:	strcs	r7, [r1, -r0, lsl #9]
   12184:	svccs	0x0002f833
   12188:	strle	r0, [sl, #-1362]	; 0xfffffaae
   1218c:			; <UNDEFINED> instruction: 0xf0027832
   12190:	cmpne	r2, pc, lsl r1
   12194:			; <UNDEFINED> instruction: 0xf001fa07
   12198:	eorne	pc, r2, r5, asr r8	; <UNPREDICTABLE>
   1219c:			; <UNDEFINED> instruction: 0xf8454301
   121a0:	strcc	r1, [r1], -r2, lsr #32
   121a4:	strhle	r4, [sp, #36]!	; 0x24
   121a8:	blcc	cbbcc <rpl_re_syntax_options@@Base+0x9a524>
   121ac:	strvc	pc, [r0], #1286	; 0x506
   121b0:			; <UNDEFINED> instruction: 0xf8332701
   121b4:	ldreq	r2, [r1], #3842	; 0xf02
   121b8:	ldmdavc	r2!, {r1, r3, r8, sl, ip, lr, pc}
   121bc:	tsteq	pc, r2	; <UNPREDICTABLE>
   121c0:	blx	1d6710 <rpl_re_syntax_options@@Base+0x1a5068>
   121c4:			; <UNDEFINED> instruction: 0xf855f001
   121c8:	movwmi	r1, #4130	; 0x1022
   121cc:	eorne	pc, r2, r5, asr #16
   121d0:	adcmi	r3, r6, #1048576	; 0x100000
   121d4:	ldrbt	sp, [r0], -sp, ror #3
   121d8:	stmdals	r9, {r0, r2, r3, r4, r7, r8, fp, lr}
   121dc:			; <UNDEFINED> instruction: 0xf7f04479
   121e0:			; <UNDEFINED> instruction: 0x4604e8da
   121e4:	cmple	r5, r0, lsl #16
   121e8:	b	11501b0 <rpl_re_syntax_options@@Base+0x111eb08>
   121ec:	blcc	ac200 <rpl_re_syntax_options@@Base+0x7ab58>
   121f0:			; <UNDEFINED> instruction: 0x2601bb56
   121f4:	svcne	0x0002f833
   121f8:			; <UNDEFINED> instruction: 0xf0041160
   121fc:	strcc	r0, [r1], #-543	; 0xfffffde1
   12200:	svceq	0x0001f011
   12204:	vpmax.s8	d15, d2, d6
   12208:			; <UNDEFINED> instruction: 0xf855bf1e
   1220c:	movwmi	r1, #40992	; 0xa020
   12210:	eorcs	pc, r0, r5, asr #16
   12214:	svcvc	0x0080f5b4
   12218:	strb	sp, [lr], -ip, ror #3
   1221c:	strvc	pc, [r0, r6, lsl #10]
   12220:			; <UNDEFINED> instruction: 0xf8322401
   12224:	ldrbeq	r3, [fp, #3842]	; 0xf02
   12228:	ldmdavc	r3!, {r1, r3, r8, sl, ip, lr, pc}
   1222c:	tsteq	pc, r3	; <UNPREDICTABLE>
   12230:	blx	1167a4 <rpl_re_syntax_options@@Base+0xe50fc>
   12234:			; <UNDEFINED> instruction: 0xf855f001
   12238:	movwmi	r1, #4131	; 0x1023
   1223c:	eorne	pc, r3, r5, asr #16
   12240:	adcsmi	r3, lr, #1048576	; 0x100000
   12244:	ldrt	sp, [r8], -sp, ror #3
   12248:	strvc	pc, [r0, r6, lsl #10]
   1224c:			; <UNDEFINED> instruction: 0xf8332401
   12250:	ldrbeq	r2, [r0, r2, lsl #30]
   12254:	ldmdavc	r2!, {r1, r3, r8, sl, ip, lr, pc}
   12258:	tsteq	pc, r2	; <UNPREDICTABLE>
   1225c:	blx	1167ac <rpl_re_syntax_options@@Base+0xe5104>
   12260:			; <UNDEFINED> instruction: 0xf855f001
   12264:	movwmi	r1, #4130	; 0x1022
   12268:	eorne	pc, r2, r5, asr #16
   1226c:	adcsmi	r3, r7, #1048576	; 0x100000
   12270:	strt	sp, [r2], -sp, ror #3
   12274:	stmdals	r9, {r0, r1, r2, r4, r5, r6, r8, fp, lr}
   12278:			; <UNDEFINED> instruction: 0xf7f04479
   1227c:	strmi	lr, [r4], -ip, lsl #17
   12280:	cmple	ip, r0, lsl #16
   12284:	ldmib	r6!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   12288:	blcc	ac29c <rpl_re_syntax_options@@Base+0x7abf4>
   1228c:	cmple	r0, r0, lsl #28
   12290:			; <UNDEFINED> instruction: 0xf9332601
   12294:	cmnne	r0, r2, lsl #30
   12298:	andseq	pc, pc, #4
   1229c:	stmdbcs	r0, {r0, sl, ip, sp}
   122a0:			; <UNDEFINED> instruction: 0xf102fa06
   122a4:			; <UNDEFINED> instruction: 0xf855bfbe
   122a8:	movwmi	r2, #40992	; 0xa020
   122ac:	eorcs	pc, r0, r5, asr #16
   122b0:	svcvc	0x0080f5b4
   122b4:	str	sp, [r0], -sp, ror #3
   122b8:	strvc	pc, [r0, r6, lsl #10]
   122bc:			; <UNDEFINED> instruction: 0xf8322401
   122c0:	ldrbeq	r3, [r9], #-3842	; 0xfffff0fe
   122c4:	ldmdavc	r3!, {r1, r3, r8, sl, ip, lr, pc}
   122c8:	tsteq	pc, r3	; <UNPREDICTABLE>
   122cc:	blx	116840 <rpl_re_syntax_options@@Base+0xe5198>
   122d0:			; <UNDEFINED> instruction: 0xf855f001
   122d4:	movwmi	r1, #4131	; 0x1023
   122d8:	eorne	pc, r3, r5, asr #16
   122dc:	adcsmi	r3, r7, #1048576	; 0x100000
   122e0:	strb	sp, [sl, #493]!	; 0x1ed
   122e4:			; <UNDEFINED> instruction: 0xf5063b02
   122e8:	strcs	r7, [r1, -r0, lsl #3]
   122ec:	svccs	0x0002f833
   122f0:	strle	r0, [sl, #-1296]	; 0xfffffaf0
   122f4:			; <UNDEFINED> instruction: 0xf0027832
   122f8:	cmpne	r2, pc, lsl r0
   122fc:	vst1.8	{d15-d16}, [r0], r7
   12300:	eoreq	pc, r2, r5, asr r8	; <UNPREDICTABLE>
   12304:			; <UNDEFINED> instruction: 0xf8454320
   12308:	strcc	r0, [r1], -r2, lsr #32
   1230c:	strhle	r4, [sp, #33]!	; 0x21
   12310:			; <UNDEFINED> instruction: 0xf506e5d3
   12314:	strcs	r7, [r1], #-1920	; 0xfffff880
   12318:	svccs	0x0002f933
   1231c:	ble	29cb24 <rpl_re_syntax_options@@Base+0x26b47c>
   12320:			; <UNDEFINED> instruction: 0xf0027832
   12324:	cmpne	r2, pc, lsl r1
   12328:			; <UNDEFINED> instruction: 0xf001fa04
   1232c:	eorne	pc, r2, r5, asr r8	; <UNPREDICTABLE>
   12330:			; <UNDEFINED> instruction: 0xf8454301
   12334:	strcc	r1, [r1], -r2, lsr #32
   12338:	strhle	r4, [sp, #39]!	; 0x27
   1233c:	stmdbmi	r6, {r0, r2, r3, r4, r5, r7, r8, sl, sp, lr, pc}^
   12340:	ldrbtmi	r9, [r9], #-2057	; 0xfffff7f7
   12344:	stmda	r6!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12348:	ldmiblt	r0, {r2, r9, sl, lr}^
   1234c:	ldmib	r2, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12350:	blcc	ac364 <rpl_re_syntax_options@@Base+0x7acbc>
   12354:	teqle	r6, r0, lsl #28
   12358:			; <UNDEFINED> instruction: 0xf8332601
   1235c:	cmnne	r0, r2, lsl #30
   12360:	andseq	pc, pc, #4
   12364:			; <UNDEFINED> instruction: 0xf0113401
   12368:	blx	195f80 <rpl_re_syntax_options@@Base+0x1648d8>
   1236c:	svclt	0x001ef102
   12370:	eorcs	pc, r0, r5, asr r8	; <UNPREDICTABLE>
   12374:			; <UNDEFINED> instruction: 0xf845430a
   12378:			; <UNDEFINED> instruction: 0xf5b42020
   1237c:	mvnle	r7, r0, lsl #31
   12380:	ldmdbmi	r6!, {r0, r1, r3, r4, r7, r8, sl, sp, lr, pc}
   12384:	ldrbtmi	r9, [r9], #-2057	; 0xfffff7f7
   12388:	stmda	r4, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1238c:	stmdacs	r0, {r2, r9, sl, lr}
   12390:			; <UNDEFINED> instruction: 0xf7f0d144
   12394:	stmdavs	r3, {r4, r5, r6, r8, fp, sp, lr, pc}
   12398:	bllt	15a0fa8 <rpl_re_syntax_options@@Base+0x156f900>
   1239c:			; <UNDEFINED> instruction: 0xf8332601
   123a0:	cmnne	r0, r2, lsl #30
   123a4:	andseq	pc, pc, #4
   123a8:			; <UNDEFINED> instruction: 0xf4113401
   123ac:	blx	1aa1b4 <rpl_re_syntax_options@@Base+0x178b0c>
   123b0:	svclt	0x001ef102
   123b4:	eorcs	pc, r0, r5, asr r8	; <UNPREDICTABLE>
   123b8:			; <UNDEFINED> instruction: 0xf845430a
   123bc:			; <UNDEFINED> instruction: 0xf5b42020
   123c0:	mvnle	r7, r0, lsl #31
   123c4:			; <UNDEFINED> instruction: 0xf506e579
   123c8:	strcs	r7, [r1], #-1920	; 0xfffff880
   123cc:	svccs	0x0002f833
   123d0:	strle	r0, [sl, #-1873]	; 0xfffff8af
   123d4:			; <UNDEFINED> instruction: 0xf0027832
   123d8:	cmpne	r2, pc, lsl r1
   123dc:			; <UNDEFINED> instruction: 0xf001fa04
   123e0:	eorne	pc, r2, r5, asr r8	; <UNPREDICTABLE>
   123e4:			; <UNDEFINED> instruction: 0xf8454301
   123e8:	strcc	r1, [r1], -r2, lsr #32
   123ec:	strhle	r4, [sp, #46]!	; 0x2e
   123f0:	strcs	lr, [r1, -r3, ror #10]
   123f4:	svccs	0x0002f833
   123f8:	strle	r0, [sl, #-1234]	; 0xfffffb2e
   123fc:			; <UNDEFINED> instruction: 0xf0025d32
   12400:	cmpne	r2, pc, lsl r1
   12404:			; <UNDEFINED> instruction: 0xf001fa07
   12408:	eorne	pc, r2, r5, asr r8	; <UNPREDICTABLE>
   1240c:			; <UNDEFINED> instruction: 0xf8454301
   12410:	strcc	r1, [r1], #-34	; 0xffffffde
   12414:	svcvc	0x0080f5b4
   12418:	strb	sp, [lr, #-492]	; 0xfffffe14
   1241c:	strb	r2, [sp, #-4]
   12420:			; <UNDEFINED> instruction: 0x0000bbb0
   12424:	muleq	r0, sl, fp
   12428:	muleq	r0, r2, fp
   1242c:	andeq	fp, r0, r4, lsl #23
   12430:	andeq	fp, r0, lr, ror #21
   12434:	andeq	fp, r0, lr, asr #21
   12438:	andeq	fp, r0, r8, lsr #21
   1243c:	andeq	sl, r0, r0, lsr #26
   12440:	andeq	fp, r0, r6, lsl #20
   12444:	andeq	fp, r0, lr, lsl sl
   12448:	andeq	fp, r0, sl, asr #18
   1244c:	andeq	fp, r0, sl, lsr #17
   12450:	andeq	fp, r0, r8, lsr r8
   12454:	andeq	fp, r0, r4, lsr #15
   12458:	andeq	fp, r0, r2, ror #13
   1245c:	andeq	fp, r0, r6, lsr #13
   12460:	svcmi	0x00f0e92d
   12464:	stclmi	6, cr4, [sl], #-584	; 0xfffffdb8
   12468:	cdpmi	0, 6, cr11, cr10, cr15, {4}
   1246c:	ldrbtmi	r4, [ip], #-1565	; 0xfffff9e3
   12470:	strmi	r4, [fp], r0, lsl #13
   12474:	stmibpl	r2!, {r5, sp}
   12478:	tstcs	r1, r3, lsr #12
   1247c:			; <UNDEFINED> instruction: 0xf89d2600
   12480:	ldmdavs	r3, {r5, r6, ip, pc}
   12484:	bls	676ca0 <rpl_re_syntax_options@@Base+0x6455f8>
   12488:	movwls	r9, #54792	; 0xd608
   1248c:			; <UNDEFINED> instruction: 0xf7ef9206
   12490:	strmi	lr, [r4], -r6, asr #30
   12494:			; <UNDEFINED> instruction: 0xf0002800
   12498:	swpcs	r8, pc, [r1]	; <UNPREDICTABLE>
   1249c:			; <UNDEFINED> instruction: 0xf7ef2028
   124a0:			; <UNDEFINED> instruction: 0x4607ef3e
   124a4:			; <UNDEFINED> instruction: 0xf0002800
   124a8:	stcvc	0, cr8, [r2], {156}	; 0x9c
   124ac:	stfeqd	f7, [r0], #-52	; 0xffffffcc
   124b0:			; <UNDEFINED> instruction: 0xf1074658
   124b4:	vcgt.u32	d16, d9, d20
   124b8:	strtmi	r0, [r1], -r0, lsl #4
   124bc:			; <UNDEFINED> instruction: 0xf107743a
   124c0:	strls	r0, [r2], -ip, lsl #4
   124c4:	andge	pc, r4, sp, asr #17
   124c8:	andgt	pc, r0, sp, asr #17
   124cc:	stc2	7, cr15, [r4], #1020	; 0x3fc
   124d0:			; <UNDEFINED> instruction: 0xf0402800
   124d4:	stmdavc	fp!, {r1, r2, r3, r7, pc}
   124d8:			; <UNDEFINED> instruction: 0x2601b173
   124dc:			; <UNDEFINED> instruction: 0xf0031158
   124e0:			; <UNDEFINED> instruction: 0xf815021f
   124e4:	blx	1a20f0 <rpl_re_syntax_options@@Base+0x170a48>
   124e8:			; <UNDEFINED> instruction: 0xf854f102
   124ec:	movwmi	r2, #40992	; 0xa020
   124f0:	eorcs	pc, r0, r4, asr #16
   124f4:	mvnsle	r2, r0, lsl #22
   124f8:	svceq	0x0000f1b9
   124fc:	svcne	0x0023d009
   12500:	tsteq	ip, r4, lsl #2	; <UNPREDICTABLE>
   12504:	svccs	0x0004f853
   12508:	b	1be2f74 <rpl_re_syntax_options@@Base+0x1bb18cc>
   1250c:	andsvs	r0, sl, r2, lsl #4
   12510:			; <UNDEFINED> instruction: 0xf8d8d1f8
   12514:	blcs	5e68c <rpl_re_syntax_options@@Base+0x2cfe4>
   12518:			; <UNDEFINED> instruction: 0xf8d8dd0e
   1251c:	svcne	0x0023103c
   12520:	ldreq	pc, [ip, #-260]	; 0xfffffefc
   12524:			; <UNDEFINED> instruction: 0xf8533904
   12528:			; <UNDEFINED> instruction: 0xf8512f04
   1252c:	addsmi	r0, sp, #4, 30
   12530:	andeq	lr, r0, #8192	; 0x2000
   12534:	mvnsle	r6, sl, lsl r0
   12538:	ldreq	pc, [r8, #-264]!	; 0xfffffef8
   1253c:	stmdbeq	r0, {r3, r8, ip, sp, lr, pc}^
   12540:			; <UNDEFINED> instruction: 0xf10d2300
   12544:	strtmi	r0, [r8], -r4, lsr #20
   12548:	ldrmi	r4, [sl], -r9, asr #12
   1254c:	andge	pc, r0, sp, asr #17
   12550:	strls	r2, [r9], #-1539	; 0xfffff9fd
   12554:	eorvs	pc, r8, sp, lsl #17
   12558:	stc2l	7, cr15, [r4, #1012]	; 0x3f4
   1255c:	orrlt	r4, r0, #6291456	; 0x600000
   12560:	ldrsbcc	pc, [ip], #-136	; 0xffffff78	; <UNPREDICTABLE>
   12564:	fstmdbxle	r8!, {d2-d1}	;@ Deprecated
   12568:			; <UNDEFINED> instruction: 0x1058f898
   1256c:			; <UNDEFINED> instruction: 0xf8cd2300
   12570:	ldrmi	sl, [sl], -r0
   12574:	tsteq	r2, r1, asr #32	; <UNPREDICTABLE>
   12578:			; <UNDEFINED> instruction: 0xf8884628
   1257c:			; <UNDEFINED> instruction: 0x46491058
   12580:	stceq	0, cr15, [r6], {79}	; 0x4f
   12584:			; <UNDEFINED> instruction: 0xf88d9709
   12588:			; <UNDEFINED> instruction: 0xf7fdc028
   1258c:	biclt	pc, r0, fp, lsr #27
   12590:	ldrtmi	r4, [r2], -r3, lsl #12
   12594:	strbmi	sl, [r9], -fp, lsl #24
   12598:	strtmi	r9, [r8], -r0, lsl #8
   1259c:			; <UNDEFINED> instruction: 0xf88d240a
   125a0:			; <UNDEFINED> instruction: 0xf7fd4030
   125a4:			; <UNDEFINED> instruction: 0x4606fd9f
   125a8:	ldrtmi	r9, [r0], -r5, lsl #22
   125ac:	ldmdavs	fp, {r0, r2, r3, r9, fp, ip, pc}
   125b0:			; <UNDEFINED> instruction: 0xd12a429a
   125b4:	pop	{r0, r1, r2, r3, ip, sp, pc}
   125b8:	shsub8mi	r8, r8, r0
   125bc:	mrc2	7, 3, pc, cr10, cr12, {7}
   125c0:			; <UNDEFINED> instruction: 0x4620e7f2
   125c4:			; <UNDEFINED> instruction: 0xf7ef2600
   125c8:	shadd16mi	lr, r8, r8
   125cc:	mrc2	7, 3, pc, cr2, cr12, {7}
   125d0:	movwcs	r9, #51718	; 0xca06
   125d4:			; <UNDEFINED> instruction: 0xe7e76013
   125d8:	movwcs	r9, #51718	; 0xca06
   125dc:	andsvs	r4, r3, r6, lsl #12
   125e0:	strtmi	lr, [r0], -r2, ror #15
   125e4:			; <UNDEFINED> instruction: 0xf7ef463e
   125e8:	bls	1ce210 <rpl_re_syntax_options@@Base+0x19cb68>
   125ec:	andsvs	r2, r3, ip, lsl #6
   125f0:	ldrdls	lr, [r7], -sl
   125f4:			; <UNDEFINED> instruction: 0xf7ef4620
   125f8:	ldrtmi	lr, [r8], -r0, lsl #30
   125fc:	mrc2	7, 2, pc, cr10, cr12, {7}
   12600:	ldrmi	r9, [sl], -r6, lsl #22
   12604:	andsvs	r9, r3, r7, lsl #22
   12608:			; <UNDEFINED> instruction: 0xf7efe7ce
   1260c:	svclt	0x0000ef46
   12610:			; <UNDEFINED> instruction: 0x0001c8ba
   12614:	andeq	r0, r0, r0, lsl #4
   12618:	svcmi	0x00f0e92d
   1261c:	stclmi	0, cr11, [r5, #828]	; 0x33c
   12620:	andls	r4, r5, r4, lsl #12
   12624:	ldrbtmi	r4, [sp], #-2244	; 0xfffff73c
   12628:	strtmi	r9, [r1], -r4, lsl #2
   1262c:	ldrdls	pc, [r0], -r4
   12630:	andls	r4, r2, #28, 12	; 0x1c00000
   12634:	stmdapl	fp!, {r0, r1, r3, r5, r9, sl, lr}
   12638:	movwls	r4, #30234	; 0x761a
   1263c:	ldrsbcc	pc, [ip], #-137	; 0xffffff77	; <UNPREDICTABLE>
   12640:	blcs	6c690 <rpl_re_syntax_options@@Base+0x3afe8>
   12644:	strmi	fp, [fp], -sl, lsl #30
   12648:	ldmvs	sp, {r8, sl, sp}^
   1264c:	svclt	0x00089b04
   12650:	strpl	pc, [r0, #965]	; 0x3c5
   12654:	ldmdavs	r9, {r0, r2, r3, r6, r9, ip, pc}
   12658:	vstrle.16	s5, [r1, #-0]	; <UNPREDICTABLE>
   1265c:	vrsra.s64	q9, <illegal reg q15.5>, #64
   12660:	movwls	r0, #33568	; 0x8320
   12664:	andcs	r2, r1, #0, 6
   12668:			; <UNDEFINED> instruction: 0xf2c04698
   1266c:	andls	r0, r9, #32, 4
   12670:	svccs	0x0003e010
   12674:	adcshi	pc, r7, r0
   12678:	eorsle	r2, sl, r6, lsl #30
   1267c:	mvnseq	pc, #7
   12680:			; <UNDEFINED> instruction: 0xf0002b05
   12684:	svccs	0x0002813e
   12688:	mrshi	pc, (UNDEF: 69)	; <UNPREDICTABLE>
   1268c:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   12690:	ble	963cb8 <rpl_re_syntax_options@@Base+0x932610>
   12694:			; <UNDEFINED> instruction: 0xf8d99b02
   12698:	ldmdavs	fp, {sp}
   1269c:	eorvs	pc, r8, r3, asr r8	; <UNPREDICTABLE>
   126a0:	movwls	r0, #4339	; 0x10f3
   126a4:	ldmdbvc	pc, {r0, r1, r4, r6, r7, fp, ip}	; <UNPREDICTABLE>
   126a8:	mvnle	r2, r1, lsl #30
   126ac:	eorslt	pc, r6, r2, lsl r8	; <UNPREDICTABLE>
   126b0:	andvc	pc, fp, r4, lsl #16
   126b4:			; <UNDEFINED> instruction: 0xf7efb12d
   126b8:	stmdavs	r3, {r6, r7, r8, r9, sl, fp, sp, lr, pc}
   126bc:	eorcc	pc, fp, r3, asr r8	; <UNPREDICTABLE>
   126c0:	blls	167a64 <rpl_re_syntax_options@@Base+0x1363bc>
   126c4:	subseq	r6, r8, #14352384	; 0xdb0000
   126c8:			; <UNDEFINED> instruction: 0xf8d9d504
   126cc:	blcs	5e844 <rpl_re_syntax_options@@Base+0x2d19c>
   126d0:	sbchi	pc, r7, r0, lsl #6
   126d4:			; <UNDEFINED> instruction: 0xf1089b04
   126d8:	ldmdavs	r9, {r0, fp}
   126dc:	blle	ff663d04 <rpl_re_syntax_options@@Base+0xff63265c>
   126e0:	bls	1379304 <rpl_re_syntax_options@@Base+0x1347c5c>
   126e4:	addsmi	r6, sl, #1769472	; 0x1b0000
   126e8:	msrhi	CPSR_c, r0, asr #32
   126ec:	pop	{r0, r1, r2, r3, r6, ip, sp, pc}
   126f0:			; <UNDEFINED> instruction: 0xf8d98ff0
   126f4:			; <UNDEFINED> instruction: 0xf8d3205c
   126f8:	bcs	7a700 <rpl_re_syntax_options@@Base+0x49058>
   126fc:			; <UNDEFINED> instruction: 0xf8dadd0b
   12700:	bcs	1a798 <sigaltstack@plt+0x17f10>
   12704:			; <UNDEFINED> instruction: 0xf89ad154
   12708:	bfieq	r2, r0, #0, #19
   1270c:			; <UNDEFINED> instruction: 0xf8dad450
   12710:	bcs	1a798 <sigaltstack@plt+0x17f10>
   12714:			; <UNDEFINED> instruction: 0xf8dad14c
   12718:	bcs	1a770 <sigaltstack@plt+0x17ee8>
   1271c:	strls	sp, [r3, #-3510]	; 0xfffff24a
   12720:			; <UNDEFINED> instruction: 0xf8dd4655
   12724:			; <UNDEFINED> instruction: 0xf10da014
   12728:	vmovge.16	d11[0], r0
   1272c:			; <UNDEFINED> instruction: 0xf8cd2700
   12730:	movwcs	r8, #24
   12734:	rsbsvs	r6, r3, r3, lsr r0
   12738:	stmdavs	r9!, {r1, r4, r5, r9, sl, lr}
   1273c:	b	13e40a4 <rpl_re_syntax_options@@Base+0x13b29fc>
   12740:			; <UNDEFINED> instruction: 0xf8510887
   12744:			; <UNDEFINED> instruction: 0xf7ef1027
   12748:	andcc	lr, r1, r4, lsl #28
   1274c:			; <UNDEFINED> instruction: 0xf89bd010
   12750:			; <UNDEFINED> instruction: 0xf04f2000
   12754:	strtpl	r0, [r3], #769	; 0x301
   12758:	andls	r9, r1, #3072	; 0xc00
   1275c:			; <UNDEFINED> instruction: 0xf7efb143
   12760:	bls	8e518 <rpl_re_syntax_options@@Base+0x5ce70>
   12764:	movweq	pc, #4175	; 0x104f	; <UNPREDICTABLE>
   12768:			; <UNDEFINED> instruction: 0xf8516801
   1276c:	strtpl	r2, [r3], #34	; 0x22
   12770:	ldrdcs	pc, [ip], -sl
   12774:	ldrle	r0, [r3, #-595]	; 0xfffffdad
   12778:	ldrsbcs	pc, [ip], #-137	; 0xffffff77	; <UNPREDICTABLE>
   1277c:	vstrle	s4, [pc, #-4]	; 12780 <sigaltstack@plt+0xfef8>
   12780:			; <UNDEFINED> instruction: 0xf852682a
   12784:			; <UNDEFINED> instruction: 0xf7ef0008
   12788:			; <UNDEFINED> instruction: 0x4632ee5a
   1278c:	ldrbmi	r4, [r8], -r1, lsl #12
   12790:	ldcl	7, cr15, [lr, #956]	; 0x3bc
   12794:	svclt	0x001e3001
   12798:	mulcs	r0, fp, r8
   1279c:	strtpl	r2, [r3], #769	; 0x301
   127a0:	strcc	r6, [r1, -sl, ror #18]
   127a4:	blle	ff123208 <rpl_re_syntax_options@@Base+0xff0f1b60>
   127a8:			; <UNDEFINED> instruction: 0xf8dd9d03
   127ac:			; <UNDEFINED> instruction: 0xe7918018
   127b0:	svcge	0x000a2300
   127b4:	ldrmi	sl, [sl], fp, lsl #28
   127b8:	bleq	8e8fc <rpl_re_syntax_options@@Base+0x5d254>
   127bc:			; <UNDEFINED> instruction: 0x4633703b
   127c0:	ldrtmi	r2, [r9], -r1, lsl #4
   127c4:	stmib	r6, {sp}^
   127c8:			; <UNDEFINED> instruction: 0xf7fbaa00
   127cc:	andcc	pc, r2, pc, lsr #31
   127d0:	ldmdavc	fp!, {r2, r8, r9, sl, fp, ip, sp, pc}
   127d4:	andlt	pc, r3, r4, lsl #16
   127d8:	movwcc	r7, #6203	; 0x183b
   127dc:	ldrsbtvc	fp, [fp], -fp
   127e0:	mvnle	r2, r0, lsl #22
   127e4:			; <UNDEFINED> instruction: 0xf04fe776
   127e8:			; <UNDEFINED> instruction: 0xf8cd0a00
   127ec:			; <UNDEFINED> instruction: 0x27208018
   127f0:			; <UNDEFINED> instruction: 0xf04f46a0
   127f4:	ldrbmi	r0, [r4], -r1, lsl #22
   127f8:	andls	pc, ip, sp, asr #17
   127fc:			; <UNDEFINED> instruction: 0xf1a79b01
   12800:	ldmpl	r2, {r5, r9, sl}^
   12804:	andls	pc, r4, r2, asr r8	; <UNPREDICTABLE>
   12808:	movweq	lr, #27402	; 0x6b0a
   1280c:	vpmax.u8	d15, d3, d25
   12810:	ldrle	r0, [r1, #-2009]	; 0xfffff827
   12814:	andlt	pc, r6, r8, lsl #16
   12818:	movweq	lr, #27400	; 0x6b08
   1281c:			; <UNDEFINED> instruction: 0xf106b165
   12820:			; <UNDEFINED> instruction: 0xf5b20280
   12824:	andle	r7, r5, #192, 30	; 0x300
   12828:	svc	0x0006f7ef
   1282c:			; <UNDEFINED> instruction: 0xf8536803
   12830:	strbmi	r3, [r3], #-38	; 0xffffffda
   12834:	andlt	pc, r0, r3, lsl #17
   12838:	adcsmi	r3, r7, #1048576	; 0x100000
   1283c:	strcc	sp, [r0, -r4, ror #3]!
   12840:			; <UNDEFINED> instruction: 0xf5b73404
   12844:			; <UNDEFINED> instruction: 0xf1aa7f90
   12848:	andle	r0, r2, r0, lsr #20
   1284c:	ldmdavs	sl, {r0, r1, r8, r9, fp, ip, pc}
   12850:	blls	14c7a8 <rpl_re_syntax_options@@Base+0x11b100>
   12854:			; <UNDEFINED> instruction: 0xf8dd4644
   12858:			; <UNDEFINED> instruction: 0xf8dd900c
   1285c:	ldmdavs	r9, {r3, r4, pc}
   12860:			; <UNDEFINED> instruction: 0xf8d9e714
   12864:			; <UNDEFINED> instruction: 0xf10d3000
   12868:			; <UNDEFINED> instruction: 0x1c720b34
   1286c:	eorsne	pc, r6, r3, lsl r8	; <UNPREDICTABLE>
   12870:	andne	pc, r0, fp, lsl #17
   12874:	ldrdne	pc, [r8], -r9
   12878:	andsle	r4, pc, #-1610612728	; 0xa0000008
   1287c:	stmdals	r8, {r0, r8, fp, ip, pc}
   12880:	beq	24ec8c <rpl_re_syntax_options@@Base+0x21d5e4>
   12884:	ldrbmi	r9, [r3], #-3593	; 0xfffff1f7
   12888:	b	6c9f4 <rpl_re_syntax_options@@Base+0x3b34c>
   1288c:	ldrmi	r0, [r4, #3072]!	; 0xc00
   12890:			; <UNDEFINED> instruction: 0xf10dd114
   12894:	and	r0, r7, r5, lsr r7
   12898:	ldrdcc	pc, [r0], -r9
   1289c:	biceq	lr, r2, #3072	; 0xc00
   128a0:	andmi	r6, r1, r9, asr r8
   128a4:			; <UNDEFINED> instruction: 0xd10742b1
   128a8:	andcc	r7, r1, #1769472	; 0x1b0000
   128ac:	blcc	908d0 <rpl_re_syntax_options@@Base+0x5f228>
   128b0:	ldrdcc	pc, [r8], -r9
   128b4:	stmiale	pc!, {r0, r1, r4, r7, r9, lr}^	; <UNPREDICTABLE>
   128b8:	streq	lr, [fp, -r7, lsr #23]
   128bc:			; <UNDEFINED> instruction: 0xf10dae0b
   128c0:			; <UNDEFINED> instruction: 0xf04f0a28
   128c4:	ldrtmi	r0, [sl], -r0, lsl #24
   128c8:			; <UNDEFINED> instruction: 0x46334659
   128cc:	stmib	r6, {r4, r6, r9, sl, lr}^
   128d0:			; <UNDEFINED> instruction: 0xf7fbcc00
   128d4:	adcsmi	pc, r8, #43, 30	; 0xac
   128d8:	mrcge	4, 7, APSR_nzcv, cr12, cr15, {3}
   128dc:	ldrdeq	pc, [r0], -sl
   128e0:	stc	7, cr15, [ip, #956]!	; 0x3bc
   128e4:			; <UNDEFINED> instruction: 0x46014632
   128e8:			; <UNDEFINED> instruction: 0xf7ef4658
   128ec:	andcc	lr, r1, r2, lsr sp
   128f0:	mrcge	4, 7, APSR_nzcv, cr0, cr15, {1}
   128f4:	mulcc	r0, fp, r8
   128f8:	strbtpl	r2, [r2], #513	; 0x201
   128fc:	ldmdavs	r9, {r2, r8, r9, fp, ip, pc}
   12900:	strtmi	lr, [r0], -r4, asr #13
   12904:	addvc	pc, r0, #1325400064	; 0x4f000000
   12908:			; <UNDEFINED> instruction: 0xf7ef2101
   1290c:	svccs	0x0002eefa
   12910:	mcrge	4, 7, pc, cr6, cr15, {3}	; <UNPREDICTABLE>
   12914:	strtmi	lr, [r0], -r5
   12918:	addvc	pc, r0, #1325400064	; 0x4f000000
   1291c:			; <UNDEFINED> instruction: 0xf7ef2101
   12920:	bls	18e4e8 <rpl_re_syntax_options@@Base+0x15ce40>
   12924:			; <UNDEFINED> instruction: 0xf0437f13
   12928:	ldrvc	r0, [r3, -r1, lsl #6]
   1292c:			; <UNDEFINED> instruction: 0xf7efe6d8
   12930:	svclt	0x0000edb4
   12934:	andeq	ip, r1, r2, lsl #14
   12938:	andeq	r0, r0, r0, lsl #4
   1293c:	ldrbmi	lr, [r0, sp, lsr #18]!
   12940:	strbeq	lr, [r2], #2816	; 0xb00
   12944:	mulge	r4, r4, r8
   12948:	svceq	0x0007f1ba
   1294c:	ldcvs	0, cr13, [sp, #-392]	; 0xfffffe78
   12950:	andsle	r2, r5, r1, lsl #26
   12954:	strmi	r4, [r5], -r9, lsl #13
   12958:	ldrmi	r9, [r8], -r8, lsl #18
   1295c:			; <UNDEFINED> instruction: 0x46164698
   12960:			; <UNDEFINED> instruction: 0xffa0f7fc
   12964:	svceq	0x0005f1ba
   12968:	andle	r4, sp, r7, lsl #12
   1296c:	streq	pc, [r6], #-426	; 0xfffffe56
   12970:	blx	fed1c97c <rpl_re_syntax_options@@Base+0xfeceb2d4>
   12974:	b	140fb8c <rpl_re_syntax_options@@Base+0x13de4e4>
   12978:	svclt	0x00d81454
   1297c:	stmiblt	r4, {sl, sp}^
   12980:	ldrtmi	r2, [r8], -r0, lsl #14
   12984:			; <UNDEFINED> instruction: 0x87f0e8bd
   12988:	ldclle	8, cr2, [r9, #4]!
   1298c:	ldrdcc	pc, [r0], -r9
   12990:	strle	r0, [r5], #-1624	; 0xfffff9a8
   12994:	ldrdcs	pc, [r4], -r8
   12998:	mrrcpl	9, 0, r9, r2, cr8	; <UNPREDICTABLE>
   1299c:	rscle	r2, pc, sl, lsl #20
   129a0:	strble	r0, [lr, #1561]!	; 0x619
   129a4:	ldrdcc	pc, [r4], -r8
   129a8:	vldmiapl	fp, {s18-s25}
   129ac:	rscle	r2, r7, r0, lsl #22
   129b0:			; <UNDEFINED> instruction: 0xf855e7e7
   129b4:	bvs	d6aa94 <rpl_re_syntax_options@@Base+0xd393ec>
   129b8:	ldmdblt	r5, {r4, r5, r6, r8, fp, sp, lr}
   129bc:	movwmi	r6, #14963	; 0x3a73
   129c0:			; <UNDEFINED> instruction: 0xf8d8d062
   129c4:	stmdacs	r0, {r3, ip, sp}
   129c8:			; <UNDEFINED> instruction: 0xf8539a08
   129cc:	stcle	0, cr4, [ip, #-136]	; 0xffffff78
   129d0:	ldmdavs	r3, {r1, r4, r5, fp, sp, lr}
   129d4:	mulsle	r9, ip, r2
   129d8:	and	r2, r3, r0, lsl #6
   129dc:	svcne	0x0004f852
   129e0:	andsle	r4, r3, ip, lsl #5
   129e4:	addsmi	r3, r8, #67108864	; 0x4000000
   129e8:	bvs	1d071d0 <rpl_re_syntax_options@@Base+0x1cd5b28>
   129ec:	vldmdble	sl!, {d2-d1}
   129f0:	and	r2, r2, r0, lsl #10
   129f4:	addsmi	r6, sp, #471040	; 0x73000
   129f8:	ldmvs	r3!, {r2, r4, r5, r9, fp, ip, lr, pc}^
   129fc:			; <UNDEFINED> instruction: 0xf8534620
   12a00:	strcc	r1, [r1, #-37]	; 0xffffffdb
   12a04:	ldc	7, cr15, [r8], #956	; 0x3bc
   12a08:	rscsle	r2, r3, r0, lsl #16
   12a0c:			; <UNDEFINED> instruction: 0x07db7c33
   12a10:			; <UNDEFINED> instruction: 0xe7b6d4b6
   12a14:	stmdbls	r8, {r1, r3, r4, r6, fp, sp, lr}
   12a18:	mrrcpl	8, 5, r1, r1, cr0	; <UNPREDICTABLE>
   12a1c:	stmible	pc!, {r0, r6, r7, r8, fp, sp}	; <UNPREDICTABLE>
   12a20:	blvs	6f9a48 <rpl_re_syntax_options@@Base+0x6c83a0>
   12a24:	addsmi	r3, ip, #16777216	; 0x1000000
   12a28:	ldmibcs	pc, {r1, r3, r5, r7, r9, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   12a2c:	ldmdble	r9!, {r2, r6, fp, ip, sp, lr}
   12a30:	stmdale	lr!, {r0, r1, r2, r3, r5, r6, r7, r8, fp, sp}
   12a34:	svclt	0x00982c9f
   12a38:	svclt	0x001829e0
   12a3c:	addsle	r2, pc, r3, lsl #14
   12a40:	ldrtmi	r9, [r9], #-2312	; 0xfffff6f8
   12a44:	blle	fe6e3478 <rpl_re_syntax_options@@Base+0xfe6b1dd0>
   12a48:	blcc	79670 <rpl_re_syntax_options@@Base+0x47fc8>
   12a4c:	ldrtmi	r4, [fp], #-1043	; 0xfffffbed
   12a50:	addmi	lr, r3, #1
   12a54:			; <UNDEFINED> instruction: 0xf810d095
   12a58:			; <UNDEFINED> instruction: 0xf0822f01
   12a5c:	bcs	fd3464 <rpl_re_syntax_options@@Base+0xfa1dbc>
   12a60:			; <UNDEFINED> instruction: 0xe78dd9f7
   12a64:	vstrcs	s12, [r0, #-212]	; 0xffffff2c
   12a68:	ldmdavs	r2!, {r1, r2, r3, r8, sl, fp, ip, lr, pc}^
   12a6c:	bcc	11b674 <rpl_re_syntax_options@@Base+0xe9fcc>
   12a70:	svcne	0x0004f852
   12a74:	movwle	r4, #17036	; 0x428c
   12a78:			; <UNDEFINED> instruction: 0xf85168b1
   12a7c:	addmi	r1, ip, #35	; 0x23
   12a80:	movwcc	sp, #6596	; 0x19c4
   12a84:	mvnsle	r4, fp, lsr #5
   12a88:			; <UNDEFINED> instruction: 0x07da7c33
   12a8c:	svcge	0x0079f53f
   12a90:	ldmibcs	r7!, {r1, r2, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
   12a94:	stccs	8, cr13, [pc], {14}
   12a98:	ldmibcs	r0!, {r3, r4, r7, r8, r9, sl, fp, ip, sp, pc}^
   12a9c:	smladcs	r4, r8, pc, fp	; <UNPREDICTABLE>
   12aa0:	strb	sp, [sp, -lr, asr #3]!
   12aa4:	streq	pc, [r0], #132	; 0x84
   12aa8:	svclt	0x00982c3f
   12aac:			; <UNDEFINED> instruction: 0xf67f2702
   12ab0:	strb	sl, [r5, -r8, ror #30]!
   12ab4:	stmdale	r6, {r0, r1, r3, r4, r5, r6, r7, r8, fp, sp}
   12ab8:	strdle	r2, [r2, -r8]
   12abc:			; <UNDEFINED> instruction: 0xf67f2c87
   12ac0:	smlsdcs	r5, pc, pc, sl	; <UNPREDICTABLE>
   12ac4:	ldmibcs	sp!, {r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
   12ac8:	svcge	0x005af63f
   12acc:	strdle	r2, [r2, -ip]
   12ad0:			; <UNDEFINED> instruction: 0xf67f2c83
   12ad4:	smlsdcs	r6, r5, pc, sl	; <UNPREDICTABLE>
   12ad8:	svclt	0x0000e7b2
   12adc:	svcmi	0x00f0e92d
   12ae0:	pkhbtmi	fp, r3, fp, lsl #1
   12ae4:			; <UNDEFINED> instruction: 0x468c4cfb
   12ae8:	ldmmi	fp!, {r2, r3, r8, ip, pc}^
   12aec:			; <UNDEFINED> instruction: 0xf8db447c
   12af0:			; <UNDEFINED> instruction: 0x461d1054
   12af4:	ldrmi	r4, [r7], -r3, lsr #12
   12af8:	ldrsbtcs	pc, [r8], #-139	; 0xffffff75	; <UNPREDICTABLE>
   12afc:	tstls	r7, r0, lsl #12
   12b00:	stmdavs	fp, {r5, fp, ip, lr}
   12b04:	ldrdmi	pc, [r4], -ip
   12b08:	andls	r6, sp, r1, lsl #16
   12b0c:			; <UNDEFINED> instruction: 0xf8539825
   12b10:	strmi	r3, [r2], #-55	; 0xffffffc9
   12b14:	adcmi	r9, r2, #1073741830	; 0x40000006
   12b18:	movwls	r9, #38417	; 0x9611
   12b1c:	orrshi	pc, lr, r0, lsl #5
   12b20:	ldrdcs	pc, [r4], #-139	; 0xffffff75	; <UNPREDICTABLE>
   12b24:	andls	r9, lr, #12, 22	; 0x3000
   12b28:			; <UNDEFINED> instruction: 0xf8db681c
   12b2c:			; <UNDEFINED> instruction: 0xf8d32028
   12b30:	andls	r8, pc, #8
   12b34:	rsbhi	pc, r4, fp, asr #17
   12b38:	ldrsbcs	pc, [r8], #-139	; 0xffffff75	; <UNPREDICTABLE>
   12b3c:			; <UNDEFINED> instruction: 0xf0002c00
   12b40:			; <UNDEFINED> instruction: 0xf8cb816b
   12b44:	cdpne	0, 6, cr4, cr1, cr8, {1}
   12b48:			; <UNDEFINED> instruction: 0xf7fe4658
   12b4c:	adcmi	pc, ip, #2818048	; 0x2b0000
   12b50:			; <UNDEFINED> instruction: 0xf0004606
   12b54:			; <UNDEFINED> instruction: 0xf8588168
   12b58:			; <UNDEFINED> instruction: 0xf1b99024
   12b5c:			; <UNDEFINED> instruction: 0xf0000f00
   12b60:			; <UNDEFINED> instruction: 0xf899819c
   12b64:			; <UNDEFINED> instruction: 0xf0133034
   12b68:			; <UNDEFINED> instruction: 0xf0400340
   12b6c:	bge	4f2f84 <rpl_re_syntax_options@@Base+0x4c18dc>
   12b70:	andls	r9, r3, #1275068416	; 0x4c000000
   12b74:	tstls	r5, #83	; 0x53
   12b78:	addsmi	r9, ip, #37888	; 0x9400
   12b7c:	sbcshi	pc, r6, r0, lsl #5
   12b80:	ldrsbtcc	pc, [r8], #-139	; 0xffffff75	; <UNPREDICTABLE>
   12b84:	vqdmlsl.s<illegal width 8>	q9, d0, d0
   12b88:			; <UNDEFINED> instruction: 0xf10480d1
   12b8c:			; <UNDEFINED> instruction: 0xf8db0801
   12b90:	strbmi	r3, [sp], -r4, rrx
   12b94:	strbmi	r2, [r1], r0, lsl #4
   12b98:	bge	4b73b4 <rpl_re_syntax_options@@Base+0x485d0c>
   12b9c:			; <UNDEFINED> instruction: 0xf853920a
   12ba0:			; <UNDEFINED> instruction: 0xf1091029
   12ba4:	movwcs	r3, #1279	; 0x4ff
   12ba8:	b	13f7800 <rpl_re_syntax_options@@Base+0x13c6158>
   12bac:	movwls	r0, #25481	; 0x6389
   12bb0:			; <UNDEFINED> instruction: 0xf0002900
   12bb4:	tstcc	r4, pc, lsl #2
   12bb8:			; <UNDEFINED> instruction: 0xf7fd9803
   12bbc:	andsls	pc, r1, fp, lsr r8	; <UNPREDICTABLE>
   12bc0:			; <UNDEFINED> instruction: 0xf0402800
   12bc4:	stfcsd	f0, [r0, #-68]	; 0xffffffbc
   12bc8:	stmdbvs	fp!, {r0, r1, r2, r4, r5, r6, ip, lr, pc}^
   12bcc:	bge	59abd4 <rpl_re_syntax_options@@Base+0x56952c>
   12bd0:	addmi	r2, r3, #0, 2
   12bd4:	andls	r9, r4, #-2147483643	; 0x80000005
   12bd8:	tstls	r2, r0, asr r0
   12bdc:			; <UNDEFINED> instruction: 0xf8db9018
   12be0:	vqadd.u8	<illegal reg q11.5>, q0, q2
   12be4:			; <UNDEFINED> instruction: 0xf1078173
   12be8:	strmi	r0, [r0], r0, lsl #7
   12bec:	strtmi	r9, [sl], r8, lsl #6
   12bf0:	eorls	pc, ip, sp, asr #17
   12bf4:			; <UNDEFINED> instruction: 0x4622e016
   12bf8:			; <UNDEFINED> instruction: 0xf7fe4658
   12bfc:	cmplt	r0, sp, lsl r8	; <UNPREDICTABLE>
   12c00:	stmibeq	r5, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
   12c04:	stmdals	r3, {r0, r1, r3, r4, r5, r6, r7, fp, sp, lr}
   12c08:	andne	pc, r9, r3, asr r8	; <UNPREDICTABLE>
   12c0c:			; <UNDEFINED> instruction: 0xff78f7fb
   12c10:			; <UNDEFINED> instruction: 0xf0002800
   12c14:			; <UNDEFINED> instruction: 0xf8da80e4
   12c18:			; <UNDEFINED> instruction: 0xf1083014
   12c1c:	ldrmi	r0, [r8, #2049]	; 0x801
   12c20:	rschi	pc, r7, r0, lsl #5
   12c24:			; <UNDEFINED> instruction: 0x3018f8da
   12c28:			; <UNDEFINED> instruction: 0xf8536838
   12c2c:	b	13e6cd4 <rpl_re_syntax_options@@Base+0x13b562c>
   12c30:	bl	1534c <sigaltstack@plt+0x12ac4>
   12c34:	stmibvc	fp, {r0, r3, r8}
   12c38:	ldrble	r0, [ip, #1755]	; 0x6db
   12c3c:	ldrbmi	r9, [fp], -r0, lsl #8
   12c40:	stmdbls	r8, {r1, r3, r5, r9, sl, lr}
   12c44:	mrc2	7, 3, pc, cr10, cr15, {7}
   12c48:	vsub.i8	d18, d0, d1
   12c4c:			; <UNDEFINED> instruction: 0xf8db80bd
   12c50:	stmdane	r6!, {r2, r5, r6, sp}
   12c54:	b	13ed048 <rpl_re_syntax_options@@Base+0x13bb9a0>
   12c58:			; <UNDEFINED> instruction: 0xf8520985
   12c5c:			; <UNDEFINED> instruction: 0xf8531026
   12c60:	movwcs	r5, #37	; 0x25
   12c64:			; <UNDEFINED> instruction: 0xb1299317
   12c68:	stmdals	r4, {r2, r8, ip, sp}
   12c6c:			; <UNDEFINED> instruction: 0xffe2f7fc
   12c70:	stmiblt	r0, {r1, r4, ip, pc}^
   12c74:	stmdals	r4, {r0, r3, r5, r9, sl, lr}
   12c78:			; <UNDEFINED> instruction: 0xff42f7fb
   12c7c:			; <UNDEFINED> instruction: 0xf0002800
   12c80:	bls	132f40 <rpl_re_syntax_options@@Base+0x101898>
   12c84:	stmdals	sl, {r0, r3, r4, r5, r9, sl, lr}
   12c88:	ldrdpl	pc, [r4], #-139	; 0xffffff75	; <UNPREDICTABLE>
   12c8c:	stc2	7, cr15, [ip, #-1012]!	; 0xfffffc0c
   12c90:	ldrdcc	pc, [r4], #-139	; 0xffffff75	; <UNPREDICTABLE>
   12c94:	eoreq	pc, r6, r5, asr #16
   12c98:	eorcc	pc, r6, r3, asr r8	; <UNPREDICTABLE>
   12c9c:			; <UNDEFINED> instruction: 0xd1b12b00
   12ca0:	blcs	398f0 <rpl_re_syntax_options@@Base+0x8248>
   12ca4:	ldmdals	r8, {r1, r2, r3, r5, r7, ip, lr, pc}
   12ca8:	ldrdls	pc, [ip], -sp	; <UNPREDICTABLE>
   12cac:	bl	fe950c70 <rpl_re_syntax_options@@Base+0xfe91f5c8>
   12cb0:	tstls	r1, #18432	; 0x4800
   12cb4:			; <UNDEFINED> instruction: 0xf0402b00
   12cb8:	blls	532f1c <rpl_re_syntax_options@@Base+0x501874>
   12cbc:			; <UNDEFINED> instruction: 0xb1a3464e
   12cc0:	bls	279960 <rpl_re_syntax_options@@Base+0x2482b8>
   12cc4:	stmdals	r7, {r0, r1, r8, fp, ip, pc}
   12cc8:			; <UNDEFINED> instruction: 0xf900f7fd
   12ccc:	stmdacs	r0, {r0, r4, ip, pc}
   12cd0:	addhi	pc, sl, r0, asr #32
   12cd4:	strbmi	r9, [sl], -r6, lsr #22
   12cd8:	ldrbmi	r9, [r8], -r3, lsl #18
   12cdc:	blls	2778e4 <rpl_re_syntax_options@@Base+0x24623c>
   12ce0:	ldc2l	7, cr15, [r4, #1012]!	; 0x3f4
   12ce4:	stmdacs	r0, {r0, r4, ip, pc}
   12ce8:			; <UNDEFINED> instruction: 0xf8dbd17e
   12cec:			; <UNDEFINED> instruction: 0x46212058
   12cf0:			; <UNDEFINED> instruction: 0xf7fd4658
   12cf4:	bls	112a58 <rpl_re_syntax_options@@Base+0xe13b0>
   12cf8:	strmi	r9, [r3], -r7, lsl #18
   12cfc:			; <UNDEFINED> instruction: 0xf7fda811
   12d00:	strmi	pc, [r5], -r5, lsl #24
   12d04:	rsbsle	r2, ip, r0, lsl #16
   12d08:			; <UNDEFINED> instruction: 0xf8db2200
   12d0c:	andls	r3, r5, #100	; 0x64
   12d10:	addspl	r9, r8, r6, lsl #20
   12d14:	strbmi	r9, [sl, #-2597]	; 0xfffff5db
   12d18:			; <UNDEFINED> instruction: 0xf8dbdd07
   12d1c:			; <UNDEFINED> instruction: 0xf1092078
   12d20:	stmdbls	r5, {r0, r8, fp}
   12d24:			; <UNDEFINED> instruction: 0xf6bf428a
   12d28:	shasxmi	sl, r4, sl
   12d2c:			; <UNDEFINED> instruction: 0xf7ef9815
   12d30:			; <UNDEFINED> instruction: 0xf8dbeb64
   12d34:	bls	95eecc <rpl_re_syntax_options@@Base+0x92d824>
   12d38:	eorcc	pc, r2, r3, asr r8	; <UNPREDICTABLE>
   12d3c:			; <UNDEFINED> instruction: 0xf0002b00
   12d40:	bls	333034 <rpl_re_syntax_options@@Base+0x30198c>
   12d44:	tsteq	ip, r3, lsl #2	; <UNPREDICTABLE>
   12d48:	andsvs	r9, r4, lr, lsl #16
   12d4c:			; <UNDEFINED> instruction: 0xf8cb9a0f
   12d50:			; <UNDEFINED> instruction: 0xf8cb0064
   12d54:	bls	91adfc <rpl_re_syntax_options@@Base+0x8e9754>
   12d58:			; <UNDEFINED> instruction: 0xf7fc6898
   12d5c:	blx	fec52478 <rpl_re_syntax_options@@Base+0xfec20dd0>
   12d60:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   12d64:	bls	6799a0 <rpl_re_syntax_options@@Base+0x6482f8>
   12d68:	addsmi	r6, sl, #1769472	; 0x1b0000
   12d6c:	adcshi	pc, r0, r0, asr #32
   12d70:	pop	{r0, r1, r3, r4, ip, sp, pc}
   12d74:	blge	4f6d3c <rpl_re_syntax_options@@Base+0x4c5694>
   12d78:	tsteq	r4, r9, lsl #2	; <UNPREDICTABLE>
   12d7c:	ldrmi	r9, [r8], -r3, lsl #6
   12d80:	blx	dd0d7e <rpl_re_syntax_options@@Base+0xd9f6d6>
   12d84:	stmdacs	r0, {r0, r4, ip, pc}
   12d88:			; <UNDEFINED> instruction: 0xf899d1ec
   12d8c:			; <UNDEFINED> instruction: 0x065a3034
   12d90:	mrcge	5, 7, APSR_nzcv, cr2, cr15, {3}
   12d94:	cmplt	fp, r4, lsl fp
   12d98:	strtmi	r9, [r2], -r6, lsr #22
   12d9c:	ldrbmi	r9, [r8], -r3, lsl #18
   12da0:	blls	2779a8 <rpl_re_syntax_options@@Base+0x246300>
   12da4:	ldc2	7, cr15, [r2, #1012]	; 0x3f4
   12da8:	stmiblt	r8!, {r0, r4, ip, pc}^
   12dac:	bls	e4680 <rpl_re_syntax_options@@Base+0xb2fd8>
   12db0:	ldmdage	r1, {r0, r1, r2, r8, fp, ip, pc}
   12db4:	blx	fead0db2 <rpl_re_syntax_options@@Base+0xfea9f70a>
   12db8:	stmdacs	r0, {r0, r7, r9, sl, lr}
   12dbc:			; <UNDEFINED> instruction: 0xf8dbd076
   12dc0:			; <UNDEFINED> instruction: 0xf8433064
   12dc4:	ldrb	r9, [r7], r4, lsr #32
   12dc8:			; <UNDEFINED> instruction: 0xf47f2800
   12dcc:	ldmdavs	r9!, {r0, r3, r4, r8, r9, sl, fp, sp, pc}
   12dd0:	ldr	r4, [r0, -r9, asr #8]
   12dd4:			; <UNDEFINED> instruction: 0xf47f2d00
   12dd8:			; <UNDEFINED> instruction: 0x464eaef8
   12ddc:	ldmdals	r8, {r0, r2, r7, r8, r9, sl, sp, lr, pc}
   12de0:	bl	2d0da4 <rpl_re_syntax_options@@Base+0x29f6fc>
   12de4:	tstls	r1, #12, 6	; 0x30000000
   12de8:			; <UNDEFINED> instruction: 0xf7ef9815
   12dec:	ldmdals	r1, {r1, r2, r8, r9, fp, sp, lr, pc}
   12df0:			; <UNDEFINED> instruction: 0xf8dde7b8
   12df4:	ldmdals	r8, {r2, r3, r5, ip, pc}
   12df8:	b	fffd0dbc <rpl_re_syntax_options@@Base+0xfff9f714>
   12dfc:	tstls	r1, #0, 6
   12e00:	blls	48cb74 <rpl_re_syntax_options@@Base+0x45b4cc>
   12e04:	mvnle	r2, r0, lsl #22
   12e08:			; <UNDEFINED> instruction: 0xf8db9a05
   12e0c:	andcc	r3, r1, #100	; 0x64
   12e10:	bls	1b762c <rpl_re_syntax_options@@Base+0x185f84>
   12e14:			; <UNDEFINED> instruction: 0xe77d5098
   12e18:	eorpl	pc, r8, fp, asr #17
   12e1c:	ldrbmi	r1, [r8], -r9, ror #28
   12e20:	mcr2	7, 6, pc, cr0, cr13, {7}	; <UNPREDICTABLE>
   12e24:	andcs	r4, r4, r6, lsl #12
   12e28:	stmib	sp, {r0, r8, r9, sp}^
   12e2c:			; <UNDEFINED> instruction: 0xf7ef3313
   12e30:	strmi	lr, [r1], -r0, ror #23
   12e34:	stmdacs	r0, {r0, r2, r4, ip, pc}
   12e38:	blge	506f30 <rpl_re_syntax_options@@Base+0x4d5888>
   12e3c:	movwls	r6, #12303	; 0x300f
   12e40:	bls	2646b8 <rpl_re_syntax_options@@Base+0x233010>
   12e44:	blls	9a46d0 <rpl_re_syntax_options@@Base+0x973028>
   12e48:	strcs	r9, [r0], #-2055	; 0xfffff7f9
   12e4c:			; <UNDEFINED> instruction: 0xf7fd9411
   12e50:			; <UNDEFINED> instruction: 0x462cf83d
   12e54:	stmdacs	r0, {r0, r4, ip, pc}
   12e58:	bfi	sp, ip, #1, #5
   12e5c:	stmdbeq	r1, {r1, r8, ip, sp, lr, pc}
   12e60:	movwmi	pc, #111	; 0x6f	; <UNPREDICTABLE>
   12e64:	strbmi	r1, [fp, #-2843]	; 0xfffff4e5
   12e68:	bl	149b00 <rpl_re_syntax_options@@Base+0x118458>
   12e6c:			; <UNDEFINED> instruction: 0xf1b80809
   12e70:	andsle	r4, pc, #128, 30	; 0x200
   12e74:	b	13f96ac <rpl_re_syntax_options@@Base+0x13c8004>
   12e78:	ldmvs	r0, {r3, r7, r8}
   12e7c:	bl	650e40 <rpl_re_syntax_options@@Base+0x61f798>
   12e80:	blls	33f588 <rpl_re_syntax_options@@Base+0x30dee0>
   12e84:	addeq	lr, r9, #323584	; 0x4f000
   12e88:	addsvs	r4, r8, r1, lsr r6
   12e8c:	addeq	lr, r4, r0, lsl #22
   12e90:	andhi	pc, r4, r3, asr #17
   12e94:	ldc	7, cr15, [r4], #-956	; 0xfffffc44
   12e98:	blge	50c7a8 <rpl_re_syntax_options@@Base+0x4db100>
   12e9c:	subls	pc, ip, sp, asr #17
   12ea0:			; <UNDEFINED> instruction: 0xf8c39303
   12ea4:			; <UNDEFINED> instruction: 0xf8cd9004
   12ea8:			; <UNDEFINED> instruction: 0xe6659054
   12eac:	blcs	39af8 <rpl_re_syntax_options@@Base+0x8450>
   12eb0:	ldr	sp, [r9, r5, lsl #1]
   12eb4:	ldrb	r2, [r5, -ip]
   12eb8:	andcs	r9, r1, ip, lsl #22
   12ebc:	blls	3aaf34 <rpl_re_syntax_options@@Base+0x37988c>
   12ec0:	rsbcc	pc, r4, fp, asr #17
   12ec4:			; <UNDEFINED> instruction: 0xf8cb9b0f
   12ec8:	strb	r3, [fp, -r8, lsr #32]
   12ecc:	ldr	r2, [r3, r0]
   12ed0:	b	ff8d0e94 <rpl_re_syntax_options@@Base+0xff89f7ec>
   12ed4:	andeq	ip, r1, ip, lsr r2
   12ed8:	andeq	r0, r0, r0, lsl #4
   12edc:	svcmi	0x00f0e92d
   12ee0:			; <UNDEFINED> instruction: 0xf8df460d
   12ee4:	addslt	r4, r7, r8, lsr #9
   12ee8:	strtne	pc, [r4], #2271	; 0x8df
   12eec:	stmdavs	r3, {r0, r1, r3, r4, r7, r9, sl, lr}
   12ef0:	ldrbtmi	sl, [ip], #-3842	; 0xfffff0fe
   12ef4:	adcsvs	r6, fp, #-1610612729	; 0xa0000007
   12ef8:	stmdapl	r3!, {r0, r1, r5, r9, sl, lr}^
   12efc:			; <UNDEFINED> instruction: 0x2078f897
   12f00:	rsbsvs	r4, fp, r9, lsl r6
   12f04:	ldrtvs	r2, [fp], #-768	; 0xfffffd00
   12f08:	stmdavs	fp, {r0, r1, r3, r4, r5, r7, sl, sp, lr}
   12f0c:	ldrbtvs	r2, [r9], #-258	; 0xfffffefe
   12f10:	bcs	2c304 <quoting_style_vals@@Base+0xe840>
   12f14:	mvnshi	pc, r0
   12f18:			; <UNDEFINED> instruction: 0xf7ef2030
   12f1c:	ldrtvs	lr, [r8], #2922	; 0xb6a
   12f20:			; <UNDEFINED> instruction: 0xf0002800
   12f24:			; <UNDEFINED> instruction: 0xf10781d4
   12f28:	rscsvs	r0, fp, #64, 6
   12f2c:			; <UNDEFINED> instruction: 0xf1076a7b
   12f30:	bvs	fee53808 <rpl_re_syntax_options@@Base+0xfee22160>
   12f34:	sbcseq	r6, r8, sl, lsr r2
   12f38:			; <UNDEFINED> instruction: 0xf5b02300
   12f3c:	subsvs	r6, r3, ip, ror pc
   12f40:	stfvss	f6, [ip], {120}	; 0x78
   12f44:	mvnsvs	r6, #-335544319	; 0xec000001
   12f48:	mvnhi	pc, r0, lsl #1
   12f4c:	vstreq	d14, [r0, #-692]	; 0xfffffd4c
   12f50:	blge	ab344 <rpl_re_syntax_options@@Base+0x79c9c>
   12f54:	ldmdbvs	sl!, {r0, r1, r3, r4, r5, r8, sp, lr}^
   12f58:	ldmdbvs	r8!, {r0, r3, r4, r6, r9, sl, lr}
   12f5c:	b	18d0f20 <rpl_re_syntax_options@@Base+0x189f878>
   12f60:			; <UNDEFINED> instruction: 0xf853465b
   12f64:	adcsvs	r6, fp, r4, lsl #22
   12f68:	eors	r6, ip, lr, lsr r3
   12f6c:			; <UNDEFINED> instruction: 0xf0002a09
   12f70:	addsmi	r8, lr, #194	; 0xc2
   12f74:	absvse	f5, f3
   12f78:			; <UNDEFINED> instruction: 0xf00042a3
   12f7c:			; <UNDEFINED> instruction: 0xf8d58150
   12f80:			; <UNDEFINED> instruction: 0xf8d88054
   12f84:	bl	12f8c <sigaltstack@plt+0x10704>
   12f88:	stmdbvc	fp, {r0, r3, r8}
   12f8c:	strble	r0, [r8], #-1822	; 0xfffff8e2
   12f90:	ldrbeq	r7, [r2], sl, lsl #19
   12f94:	sbchi	pc, r9, r0, lsl #2
   12f98:			; <UNDEFINED> instruction: 0xf0002b04
   12f9c:	blvs	fb32fc <rpl_re_syntax_options@@Base+0xf81c54>
   12fa0:			; <UNDEFINED> instruction: 0x46284632
   12fa4:	mcr2	7, 2, pc, cr8, cr13, {7}	; <UNPREDICTABLE>
   12fa8:	rsbsle	r2, r7, r0, lsl #16
   12fac:	ldrdcc	pc, [ip], -r8
   12fb0:			; <UNDEFINED> instruction: 0xf8533601
   12fb4:	bvs	ffee3064 <rpl_re_syntax_options@@Base+0xffeb19bc>
   12fb8:	cmnlt	fp, lr, lsr r3
   12fbc:	addsmi	r6, lr, #15040	; 0x3ac0
   12fc0:	mcrvs	12, 3, sp, cr11, cr0, {3}
   12fc4:	eorcc	pc, r6, r3, asr r8	; <UNPREDICTABLE>
   12fc8:	rsble	r2, fp, r0, lsl #22
   12fcc:			; <UNDEFINED> instruction: 0xf1034622
   12fd0:	ldmvs	r8, {r2, r3, r8}
   12fd4:	stc2	7, cr15, [r8], {252}	; 0xfc
   12fd8:	rsble	r2, r3, r0, lsl #16
   12fdc:			; <UNDEFINED> instruction: 0x63bb2300
   12fe0:	blle	161dfe8 <rpl_re_syntax_options@@Base+0x15ec940>
   12fe4:			; <UNDEFINED> instruction: 0xf8db6b3e
   12fe8:	adcsmi	r3, r3, #4
   12fec:	bvs	feec9da4 <rpl_re_syntax_options@@Base+0xfee986fc>
   12ff0:	stmibeq	r4, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   12ff4:	ldmdavs	r1, {r1, r5, r7, r9, sl, lr}
   12ff8:	andeq	lr, r9, r1, lsl #22
   12ffc:	bcs	23140c <rpl_re_syntax_options@@Base+0x1ffd64>
   13000:			; <UNDEFINED> instruction: 0xf851d1b4
   13004:	bvs	1e5b0dc <rpl_re_syntax_options@@Base+0x1e29a34>
   13008:	addsmi	r3, r1, #268435456	; 0x10000000
   1300c:	bl	30a6d8 <rpl_re_syntax_options@@Base+0x2d9030>
   13010:			; <UNDEFINED> instruction: 0xf84b03c2
   13014:			; <UNDEFINED> instruction: 0xf04f6032
   13018:	ldrshvs	r3, [sl], #-47	; 0xffffffd1
   1301c:	ldrdcc	pc, [r4], -fp
   13020:			; <UNDEFINED> instruction: 0xf8d8e7a7
   13024:			; <UNDEFINED> instruction: 0x260c0014
   13028:			; <UNDEFINED> instruction: 0x46216b3a
   1302c:	blx	1ae9e2 <rpl_re_syntax_options@@Base+0x17d33a>
   13030:	bvs	e14048 <rpl_re_syntax_options@@Base+0xde29a0>
   13034:	eorvs	pc, r2, r3, asr r8	; <UNPREDICTABLE>
   13038:	stc2l	7, cr15, [r2, #-1004]!	; 0xfffffc14
   1303c:			; <UNDEFINED> instruction: 0xf0002800
   13040:			; <UNDEFINED> instruction: 0xf8d4813d
   13044:			; <UNDEFINED> instruction: 0xf1b99004
   13048:	stcle	15, cr0, [r7, #-0]
   1304c:			; <UNDEFINED> instruction: 0xf10668a3
   13050:	ldmvs	r1!, {r2, r3, r9}
   13054:	ldrbtcc	pc, [pc], #79	; 1305c <sigaltstack@plt+0x107d4>	; <UNPREDICTABLE>
   13058:	beq	14f6ec <rpl_re_syntax_options@@Base+0x11e044>
   1305c:			; <UNDEFINED> instruction: 0xf8c761fd
   13060:			; <UNDEFINED> instruction: 0x2600b018
   13064:	ssatmi	r4, #1, r3, asr #13
   13068:	ldrmi	r4, [r2], sp, lsl #12
   1306c:	svcmi	0x0004f85b
   13070:			; <UNDEFINED> instruction: 0x46284651
   13074:			; <UNDEFINED> instruction: 0xf7fc4622
   13078:	msrlt	CPSR_, r7, lsr ip
   1307c:	svccc	0x00fff1b8
   13080:	addhi	pc, r7, r0, asr #32
   13084:	strcc	r4, [r1], -r0, lsr #13
   13088:	strhle	r4, [pc, #81]	; 130e1 <sigaltstack@plt+0x10859>
   1308c:	stccs	6, cr4, [r0], {68}	; 0x44
   13090:	strlt	lr, [r6, #-2519]	; 0xfffff629
   13094:	strcc	sp, [r2], #-2726	; 0xfffff55a
   13098:	tsthi	r0, r0	; <UNPREDICTABLE>
   1309c:	blcs	2dc90 <quoting_style_vals@@Base+0x101cc>
   130a0:	mrshi	pc, SPSR	; <UNPREDICTABLE>
   130a4:			; <UNDEFINED> instruction: 0xf1076a3b
   130a8:	bvs	ffe13970 <rpl_re_syntax_options@@Base+0xffde22c8>
   130ac:	andlt	pc, r0, sp, asr #17
   130b0:	strmi	r9, [r1], -r1, lsl #6
   130b4:	tstcc	r8, fp, ror sl
   130b8:	mrc2	7, 2, pc, cr12, cr14, {7}
   130bc:			; <UNDEFINED> instruction: 0xf8db6b3e
   130c0:	adcsmi	r3, r3, #4
   130c4:	ble	fe4a48dc <rpl_re_syntax_options@@Base+0xfe473234>
   130c8:			; <UNDEFINED> instruction: 0xf7ef6bf8
   130cc:	ldmvs	fp!, {r1, r2, r4, r7, r8, fp, sp, lr, pc}^
   130d0:			; <UNDEFINED> instruction: 0xf0402b00
   130d4:	bvs	ffef3584 <rpl_re_syntax_options@@Base+0xffec1edc>
   130d8:			; <UNDEFINED> instruction: 0x4618b113
   130dc:	mcr2	7, 1, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
   130e0:	ldmdavs	fp!, {sp}^
   130e4:	ldmdavs	fp, {r1, r3, r4, r5, r6, r7, sl, fp, sp, lr}
   130e8:			; <UNDEFINED> instruction: 0xf040429a
   130ec:	ldrbcc	r8, [r4, -sp, asr #2]
   130f0:	pop	{r0, r2, r3, r4, r5, r7, r9, sl, lr}
   130f4:	stmdavs	r2, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   130f8:	andcc	r6, r1, #495616	; 0x79000
   130fc:			; <UNDEFINED> instruction: 0xf77f4291
   13100:			; <UNDEFINED> instruction: 0xf85baf38
   13104:	bl	2df1d4 <rpl_re_syntax_options@@Base+0x2adb2c>
   13108:	addsmi	r0, lr, #-2147483600	; 0x80000030
   1310c:	rschi	pc, r1, r0, lsl #6
   13110:	ldreq	r7, [fp, -r3, lsl #19]
   13114:	ldmdbvs	r8!, {r0, r2, r8, sl, ip, lr, pc}
   13118:	eorscc	pc, r2, r0, asr r8	; <UNPREDICTABLE>
   1311c:			; <UNDEFINED> instruction: 0xf0403301
   13120:	subvs	r8, lr, r1, ror #1
   13124:	ldrdcc	pc, [r4], -fp
   13128:	blvs	fccdbc <rpl_re_syntax_options@@Base+0xf9b714>
   1312c:	strtmi	r4, [r2], -fp, lsr #12
   13130:	orreq	pc, r0, r8, lsl #2
   13134:			; <UNDEFINED> instruction: 0xf7ff9600
   13138:	strmi	pc, [r6], -r1, lsl #24
   1313c:	cmnle	fp, r0, lsl #16
   13140:	ldrdne	pc, [r0], -r8
   13144:	strbmi	r6, [r9], #-2878	; 0xfffff4c2
   13148:	stmdavs	fp, {r1, r3, r5, r8, r9, sl, sp, lr, pc}
   1314c:	bl	2dfd58 <rpl_re_syntax_options@@Base+0x2ae6b0>
   13150:			; <UNDEFINED> instruction: 0xf85b02c3
   13154:	ldmdavs	r3, {r0, r1, r4, r5}^
   13158:	bne	7add48 <rpl_re_syntax_options@@Base+0x77c6a0>
   1315c:	subsle	r2, sl, r0, lsl #20
   13160:	svccc	0x00fff1b3
   13164:			; <UNDEFINED> instruction: 0xf1b0bf18
   13168:			; <UNDEFINED> instruction: 0xd09b3fff
   1316c:			; <UNDEFINED> instruction: 0xf0002e00
   13170:	stmdavs	r9!, {r1, r2, r7, pc}^
   13174:			; <UNDEFINED> instruction: 0xf8d74632
   13178:	strmi	r9, [r8], #-48	; 0xffffffd0
   1317c:			; <UNDEFINED> instruction: 0xf7ef4449
   13180:	stmdacs	r0, {r3, r4, r5, r6, r8, fp, sp, lr, pc}
   13184:			; <UNDEFINED> instruction: 0xf8d8d18e
   13188:	strbmi	r3, [lr], #-12
   1318c:	eormi	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   13190:			; <UNDEFINED> instruction: 0x4644e711
   13194:	teqeq	ip, r7, lsl #2	; <UNPREDICTABLE>
   13198:	blvs	fee24be0 <rpl_re_syntax_options@@Base+0xfedf3538>
   1319c:	ldmib	r7, {r1, r5, r9, sl, lr}^
   131a0:			; <UNDEFINED> instruction: 0xf7fcb506
   131a4:	stmdacs	r0, {r0, r5, r7, r8, r9, fp, ip, sp, lr, pc}
   131a8:	addhi	pc, r6, r0, asr #32
   131ac:	stmdbcs	r0, {r0, r3, r4, r5, r6, r7, r9, fp, sp, lr}
   131b0:	svcge	0x0016f43f
   131b4:	movwvs	lr, #2513	; 0x9d1
   131b8:	ldrsbtls	pc, [r0], -r7	; <UNPREDICTABLE>
   131bc:	andvs	r1, sl, r2, ror ip
   131c0:			; <UNDEFINED> instruction: 0xf000429a
   131c4:	stmvs	sl, {r0, r1, r2, r4, r7, pc}
   131c8:			; <UNDEFINED> instruction: 0xf8d72318
   131cc:	blx	fb226 <rpl_re_syntax_options@@Base+0xc9b7e>
   131d0:	ldrbmi	pc, [r0], -r6, lsl #6	; <UNPREDICTABLE>
   131d4:			; <UNDEFINED> instruction: 0xf84218d6
   131d8:			; <UNDEFINED> instruction: 0xf8c69003
   131dc:			; <UNDEFINED> instruction: 0xf7ef8004
   131e0:	adcsvs	lr, r0, r8, lsl #20
   131e4:			; <UNDEFINED> instruction: 0x4659b158
   131e8:			; <UNDEFINED> instruction: 0xf7ef4652
   131ec:	bvs	e8d664 <rpl_re_syntax_options@@Base+0xe5bfbc>
   131f0:	andeq	pc, ip, r6, lsl #2
   131f4:			; <UNDEFINED> instruction: 0xf8fcf7fd
   131f8:			; <UNDEFINED> instruction: 0xf43f2800
   131fc:	blvs	ffe3edc8 <rpl_re_syntax_options@@Base+0xffe0d720>
   13200:	ldm	sl!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   13204:	blcs	2d5f8 <quoting_style_vals@@Base+0xfb34>
   13208:	addshi	pc, r7, r0, asr #32
   1320c:			; <UNDEFINED> instruction: 0xf7fe6af8
   13210:	mulcs	ip, r5, sp
   13214:	orrslt	lr, r6, #26476544	; 0x1940000
   13218:	ldrsbtls	pc, [r0], -r7	; <UNPREDICTABLE>
   1321c:	bvs	fff0d0f0 <rpl_re_syntax_options@@Base+0xffedba48>
   13220:			; <UNDEFINED> instruction: 0xf0002b00
   13224:	bvs	1e73498 <rpl_re_syntax_options@@Base+0x1e41df0>
   13228:	ldmvs	r8!, {r0, r5, r6, r8, ip, sp, pc}
   1322c:			; <UNDEFINED> instruction: 0xf85b2300
   13230:	bcs	1b304 <_IO_stdin_used@@Base+0x254>
   13234:			; <UNDEFINED> instruction: 0xf850db03
   13238:	andcc	r2, r1, #51	; 0x33
   1323c:	movwcc	sp, #4110	; 0x100e
   13240:			; <UNDEFINED> instruction: 0xd1f44299
   13244:			; <UNDEFINED> instruction: 0xf7ef6bf8
   13248:	ldmvs	fp!, {r3, r4, r6, r7, fp, sp, lr, pc}^
   1324c:			; <UNDEFINED> instruction: 0xf0402b00
   13250:	bvs	ffe334b4 <rpl_re_syntax_options@@Base+0xffe01e0c>
   13254:	ldc2l	7, cr15, [r2, #-1016]!	; 0xfffffc08
   13258:	strb	r2, [r2, -r0]
   1325c:			; <UNDEFINED> instruction: 0xf1076a3b
   13260:	bvs	ffe13b28 <rpl_re_syntax_options@@Base+0xffde2480>
   13264:	andlt	pc, r0, sp, asr #17
   13268:	strmi	r9, [r1], -r1, lsl #6
   1326c:	tstcc	r8, fp, ror sl
   13270:	stc2	7, cr15, [r0, #1016]	; 0x3f8
   13274:	strmi	r4, [r2], r4, lsl #12
   13278:	stmibeq	r0, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   1327c:			; <UNDEFINED> instruction: 0x4621e67f
   13280:			; <UNDEFINED> instruction: 0xf7fb6a38
   13284:	biclt	pc, r8, sp, lsr ip	; <UNPREDICTABLE>
   13288:			; <UNDEFINED> instruction: 0x1014f8d8
   1328c:	cdpvs	3, 6, cr2, cr10, cr12, {0}
   13290:	blx	edf92 <rpl_re_syntax_options@@Base+0xbc8ea>
   13294:			; <UNDEFINED> instruction: 0xf8521404
   13298:			; <UNDEFINED> instruction: 0xf1033026
   1329c:	ldmvs	r8, {r2, r3, r8}
   132a0:	ldmdavs	ip, {r0, r1, r5, r7, fp, sp, lr}
   132a4:			; <UNDEFINED> instruction: 0xf7fc4622
   132a8:	stmdacs	r0, {r0, r1, r2, r3, r4, r8, r9, fp, ip, sp, lr, pc}
   132ac:	mrcge	4, 4, APSR_nzcv, cr8, cr15, {3}
   132b0:	ldrdne	pc, [r0], -r8
   132b4:	ldrbt	r4, [r3], -r9, asr #8
   132b8:	ldr	r4, [r1], r4, asr #12
   132bc:			; <UNDEFINED> instruction: 0xf7ef6bf8
   132c0:	ldmvs	fp!, {r2, r3, r4, r7, fp, sp, lr, pc}^
   132c4:	teqle	r8, r0, lsl #22
   132c8:	blcs	2debc <quoting_style_vals@@Base+0x103f8>
   132cc:	mulcs	ip, lr, r1
   132d0:	subvs	lr, lr, r7, lsl #14
   132d4:	ldmdbvs	sl!, {r0, r3, r4, r6, r9, sl, lr}^
   132d8:			; <UNDEFINED> instruction: 0xf7ef6938
   132dc:			; <UNDEFINED> instruction: 0xf8dbe8a4
   132e0:	strb	r3, [r6], -r4
   132e4:	ldmdbvs	sl!, {r0, r9, sl, lr}^
   132e8:			; <UNDEFINED> instruction: 0xf7ef4658
   132ec:			; <UNDEFINED> instruction: 0xf8dbe89c
   132f0:	ldrt	r3, [lr], -r4
   132f4:	teqcs	r0, fp	; <illegal shifter operand>
   132f8:			; <UNDEFINED> instruction: 0xf102fb01
   132fc:			; <UNDEFINED> instruction: 0xf7ef6898
   13300:			; <UNDEFINED> instruction: 0x4602e8d8
   13304:			; <UNDEFINED> instruction: 0xf43f2800
   13308:	bvs	ffe7f0f8 <rpl_re_syntax_options@@Base+0xffe4da50>
   1330c:	addvs	r6, sl, fp, asr #16
   13310:	subvs	r0, fp, fp, asr r0
   13314:	rscsvs	lr, sl, #88, 14	; 0x1600000
   13318:	ldmdbvs	r8!, {r3, r9, sl, sp, lr, pc}^
   1331c:	stmdb	r8!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   13320:	teqlt	r8, #56, 2
   13324:	rscsvs	r2, fp, r1, lsl #6
   13328:	ldmdbvs	r8!, {r0, r2, r4, r9, sl, sp, lr, pc}
   1332c:	stmda	r4!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   13330:	blcs	2df24 <quoting_style_vals@@Base+0x10460>
   13334:	mrcge	4, 6, APSR_nzcv, cr1, cr15, {3}
   13338:	ldmdbvs	r8!, {r1, r4, r6, r7, r9, sl, sp, lr, pc}
   1333c:	ldmda	ip, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   13340:	blvs	ffe4d250 <rpl_re_syntax_options@@Base+0xffe1bba8>
   13344:	ldmda	r8, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   13348:	strdcs	r6, [r1], -fp
   1334c:			; <UNDEFINED> instruction: 0xf43f2b00
   13350:	ldmdbvs	r8!, {r3, r6, r7, r9, sl, fp, sp, pc}
   13354:	ldmda	r0, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   13358:	strb	r2, [r2], r1
   1335c:			; <UNDEFINED> instruction: 0xf7ef6bf8
   13360:	ldmvs	fp!, {r2, r3, r6, fp, sp, lr, pc}^
   13364:			; <UNDEFINED> instruction: 0xf43f2b00
   13368:	ldmdbvs	r8!, {r0, r1, r3, r4, r5, r7, r9, sl, fp, sp, pc}
   1336c:	stmda	r4, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   13370:			; <UNDEFINED> instruction: 0xe6b66af8
   13374:	stmdacs	r0, {r3, r4, r5, r6, r7, r9, fp, sp, lr}
   13378:			; <UNDEFINED> instruction: 0xf7fed0a9
   1337c:	sbfx	pc, pc, #25, #7
   13380:			; <UNDEFINED> instruction: 0xf7ef6938
   13384:			; <UNDEFINED> instruction: 0xe764e83a
   13388:	stm	r6, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1338c:	andeq	fp, r1, r6, lsr lr
   13390:	andeq	r0, r0, r0, lsl #4
   13394:	svcmi	0x00f0e92d
   13398:	ldrmi	fp, [r6], -r5, lsl #1
   1339c:	stcls	6, cr4, [lr, #-92]	; 0xffffffa4
   133a0:	stceq	0, cr15, [r8], {79}	; 0x4f
   133a4:	blcs	251504 <rpl_re_syntax_options@@Base+0x21fe5c>
   133a8:	movwls	r4, #1673	; 0x689
   133ac:	strls	r4, [r1, #-1688]	; 0xfffff968
   133b0:	ldmdavs	fp!, {r2, r9, sl, lr}^
   133b4:			; <UNDEFINED> instruction: 0xf8cd4631
   133b8:			; <UNDEFINED> instruction: 0xf7ffc008
   133bc:	strmi	pc, [r3], pc, lsl #23
   133c0:			; <UNDEFINED> instruction: 0x4658b118
   133c4:	pop	{r0, r2, ip, sp, pc}
   133c8:	ldmib	r4, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
   133cc:			; <UNDEFINED> instruction: 0xf8d7321b
   133d0:	addsmi	sl, r3, #4
   133d4:	ldrdvs	pc, [r0], -r9
   133d8:	svclt	0x00b86f60
   133dc:	ble	c64d28 <rpl_re_syntax_options@@Base+0xc33680>
   133e0:			; <UNDEFINED> instruction: 0xf04f2b00
   133e4:	blx	1d503e <rpl_re_syntax_options@@Base+0x1a3996>
   133e8:	stcle	7, cr15, [r9, #-12]
   133ec:	ldfeqd	f7, [r4], {167}	; 0xa7
   133f0:			; <UNDEFINED> instruction: 0xf8dc4484
   133f4:	addsmi	r2, r5, #4
   133f8:	andcs	fp, r1, #4, 30
   133fc:	andscs	pc, r0, ip, lsl #17
   13400:	ldrbmi	r1, [r6, #-2498]	; 0xfffff63e
   13404:	andhi	pc, r7, r0, asr #16
   13408:	movweq	pc, #4355	; 0x1103	; <UNPREDICTABLE>
   1340c:			; <UNDEFINED> instruction: 0xf04f6096
   13410:	ldrshvs	r3, [r5], #-127	; 0xffffff81
   13414:	smladcs	r0, r8, pc, fp	; <UNPREDICTABLE>
   13418:	andge	pc, ip, r2, asr #17
   1341c:	subshi	r2, r7, #0
   13420:	streq	lr, [r6], -sl, lsr #23
   13424:	strtmi	r6, [r9], #-1763	; 0xfffff91d
   13428:			; <UNDEFINED> instruction: 0x46207410
   1342c:	adcsmi	r6, r3, #652	; 0x28c
   13430:			; <UNDEFINED> instruction: 0x67a6bfb8
   13434:	ldrdcc	pc, [r0], -r9
   13438:	andlt	r1, r5, r9, asr #21
   1343c:	svcmi	0x00f0e8bd
   13440:	svclt	0x000af7fb
   13444:	blx	5b8ee <rpl_re_syntax_options@@Base+0x2a246>
   13448:			; <UNDEFINED> instruction: 0xf7eff102
   1344c:	orrslt	lr, r0, r2, lsr r8
   13450:			; <UNDEFINED> instruction: 0xf04f6ee3
   13454:	svcvs	0x00220c14
   13458:			; <UNDEFINED> instruction: 0x67604659
   1345c:	andeq	pc, r3, ip, lsl #22
   13460:	vqdmulh.s<illegal width 8>	d15, d2, d12
   13464:	stmdb	ip, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   13468:	ldmdavs	r9!, {r1, r5, r8, r9, sl, fp, sp, lr}^
   1346c:	subseq	r6, r2, r3, ror #29
   13470:	strvs	r6, [r2, -r0, ror #30]!
   13474:	svcvs	0x0060e7b4
   13478:	bleq	34f5bc <rpl_re_syntax_options@@Base+0x31df14>
   1347c:	svc	0x00bcf7ee
   13480:	svclt	0x0000e79f
   13484:	svcmi	0x00f0e92d
   13488:			; <UNDEFINED> instruction: 0xf8dfb099
   1348c:	strmi	r3, [ip], -r4, lsl #10
   13490:	pkhbtmi	r9, r3, r1, lsl #2
   13494:	ldrbtmi	r9, [fp], #-521	; 0xfffffdf7
   13498:	ldrbtne	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   1349c:	stmdavs	r6!, {r1, r6, r8, sl, fp, sp, lr}
   134a0:	ldrdge	pc, [r8], -r0	; <UNPREDICTABLE>
   134a4:	cdpcs	2, 0, cr9, cr0, cr6, {0}
   134a8:	tstls	r0, #5963776	; 0x5b0000
   134ac:	tstls	r7, #1769472	; 0x1b0000
   134b0:	b	14033bc <rpl_re_syntax_options@@Base+0x13d1d14>
   134b4:	movwls	r0, #45962	; 0xb38a
   134b8:	movwls	r2, #17152	; 0x4300
   134bc:	rscs	sp, r6, r2, lsl ip
   134c0:	strle	r0, [r9, #-1988]	; 0xfffff83c
   134c4:	strle	r0, [r7], #-1818	; 0xfffff8e6
   134c8:	strle	r0, [r1, #-1695]	; 0xfffff961
   134cc:	strle	r0, [r3, #-1925]	; 0xfffff87b
   134d0:	strle	r0, [r9, #-1564]!	; 0xfffff9e4
   134d4:	strtle	r0, [r7], #-1792	; 0xfffff900
   134d8:	movwcc	r9, #6916	; 0x1b04
   134dc:	adcsmi	r9, r3, #4, 6	; 0x10000000
   134e0:	rschi	pc, r5, r0, lsl #5
   134e4:	stmdbls	r4, {r0, r3, r8, r9, fp, ip, pc}
   134e8:	blls	1ad558 <rpl_re_syntax_options@@Base+0x17beb0>
   134ec:	eorls	pc, r1, r2, asr r8	; <UNPREDICTABLE>
   134f0:	bl	ed564 <rpl_re_syntax_options@@Base+0xbbebc>
   134f4:	ldmdbvc	sl, {r0, r3, r6, r7, r8, r9}
   134f8:	mvnle	r2, r4, lsl #20
   134fc:	vst2.16	{d22-d23}, [pc :64], ip
   13500:	vbic.i32	q10, #3840	; 0x00000f00
   13504:	eormi	r0, r3, r3, lsl #6
   13508:			; <UNDEFINED> instruction: 0xf8dbb173
   1350c:			; <UNDEFINED> instruction: 0x46512058
   13510:			; <UNDEFINED> instruction: 0xf7fd4658
   13514:			; <UNDEFINED> instruction: 0xf3c4fb47
   13518:	ldrbeq	r2, [sp, -r9, lsl #6]
   1351c:			; <UNDEFINED> instruction: 0x0719d4d0
   13520:			; <UNDEFINED> instruction: 0x07c2d5d2
   13524:			; <UNDEFINED> instruction: 0xe7cfd4d8
   13528:	ldrdpl	pc, [ip], #-139	; 0xffffff75	; <UNPREDICTABLE>
   1352c:	ldrcs	r2, [r4, -r0, lsl #2]
   13530:	strtmi	r4, [fp], -ip, lsr #12
   13534:	ble	663fa0 <rpl_re_syntax_options@@Base+0x6328f8>
   13538:			; <UNDEFINED> instruction: 0xf8db18ca
   1353c:	bl	ab714 <rpl_re_syntax_options@@Base+0x7a06c>
   13540:	ldrsbne	r7, [r2], #-34	; 0xffffffde
   13544:	andvs	pc, r2, r7, lsl #22
   13548:	strmi	r6, [r2, #2112]	; 0x840
   1354c:	sbcs	sp, r3, ip, lsl #26
   13550:	bl	d9784 <rpl_re_syntax_options@@Base+0xa80dc>
   13554:	ldrsbne	r7, [fp], #-51	; 0xffffffcd
   13558:	andvs	pc, r3, r7, lsl #22
   1355c:	stmdavs	r0, {r2, r3, r4, r7, r9, sl, lr}^
   13560:	vrshl.u8	d4, d2, d16
   13564:	ldrmi	r8, [sl], -fp, asr #1
   13568:	blle	ffc63fb4 <rpl_re_syntax_options@@Base+0xffc3290c>
   1356c:	vhsub.u8	d20, d16, d13
   13570:			; <UNDEFINED> instruction: 0xf8db80c9
   13574:	tstcs	r4, #116	; 0x74
   13578:	movwcs	pc, #6915	; 0x1b03	; <UNPREDICTABLE>
   1357c:	ldmdavs	r8, {r0, r8, ip, sp}^
   13580:	andeq	lr, sl, #160, 22	; 0x28000
   13584:			; <UNDEFINED> instruction: 0xf282fab2
   13588:	subsne	lr, r2, #323584	; 0x4f000
   1358c:	andcs	fp, r0, #8, 30
   13590:			; <UNDEFINED> instruction: 0xf0002a00
   13594:	tstcc	r4, #183	; 0xb7
   13598:	tstcc	r4, #5
   1359c:	ldccs	8, cr15, [r8], {19}
   135a0:			; <UNDEFINED> instruction: 0xf0002a00
   135a4:			; <UNDEFINED> instruction: 0xf85380af
   135a8:	ldrmi	r2, [r1, #3092]	; 0xc14
   135ac:	adcmi	sp, ip, #1073741885	; 0x4000003d
   135b0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   135b4:	svclt	0x00a49313
   135b8:	ldmdavs	lr, {r0, r4, r8, r9, fp, ip, pc}
   135bc:	movwcs	sp, #51852	; 0xca8c
   135c0:	andsge	pc, r4, sp, asr #17
   135c4:	vqrdmulh.s<illegal width 8>	d15, d9, d3
   135c8:			; <UNDEFINED> instruction: 0xa018f8dd
   135cc:	ldmdaeq	r4, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   135d0:	addeq	lr, r9, #323584	; 0x4f000
   135d4:	movwls	r9, #57871	; 0xe20f
   135d8:	movwls	sl, #35604	; 0x8b14
   135dc:	movwls	sl, #56083	; 0xdb13
   135e0:	vqrdmulh.s<illegal width 8>	d15, d4, d8
   135e4:	ldrsbtcs	pc, [r4], #-139	; 0xffffff75	; <UNPREDICTABLE>
   135e8:	ldmpl	r3, {r0, r4, r6, r7, fp, ip}^
   135ec:			; <UNDEFINED> instruction: 0xd1514599
   135f0:	bls	16d724 <rpl_re_syntax_options@@Base+0x13c07c>
   135f4:			; <UNDEFINED> instruction: 0xd14d429a
   135f8:	movwpl	lr, #10705	; 0x29d1
   135fc:			; <UNDEFINED> instruction: 0x6018f8da
   13600:	andls	r1, r7, #92160	; 0x16800
   13604:			; <UNDEFINED> instruction: 0xf8dad15d
   13608:	tstcs	ip, r4, lsl r0
   1360c:	strmi	r9, [r2], #-2062	; 0xfffff7f2
   13610:	ldmdavs	r2, {r1, r4, r7, fp, sp, lr}
   13614:	strvs	pc, [r2], -r1, lsl #22
   13618:	ldrbmi	r9, [r8], -r5, lsl #20
   1361c:			; <UNDEFINED> instruction: 0xf8db4413
   13620:	blne	175b788 <rpl_re_syntax_options@@Base+0x172a0e0>
   13624:			; <UNDEFINED> instruction: 0xf7fd1e69
   13628:			; <UNDEFINED> instruction: 0xf8dbfabd
   1362c:	bls	2ef7c4 <rpl_re_syntax_options@@Base+0x2be11c>
   13630:	eorne	pc, r5, r7, asr r8	; <UNPREDICTABLE>
   13634:			; <UNDEFINED> instruction: 0x460358ba
   13638:	subsle	r2, fp, r0, lsl #20
   1363c:	andls	r6, sl, #9568256	; 0x920000
   13640:	suble	r2, r6, r0, lsl #18
   13644:	ldrtmi	r6, [r2], -r9, lsl #21
   13648:	movwls	r9, #51208	; 0xc808
   1364c:	mrc2	7, 7, pc, cr0, cr12, {7}
   13650:	andsls	r9, r3, ip, lsl #22
   13654:			; <UNDEFINED> instruction: 0xf0402800
   13658:	bls	2339cc <rpl_re_syntax_options@@Base+0x202324>
   1365c:	stmdals	sp, {r0, r4, r6, r9, sl, lr}
   13660:	ldrdvc	pc, [r4], #-139	; 0xffffff75	; <UNPREDICTABLE>
   13664:			; <UNDEFINED> instruction: 0xff52f7fc
   13668:	eoreq	pc, r5, r7, asr #16
   1366c:			; <UNDEFINED> instruction: 0xf7ee9816
   13670:			; <UNDEFINED> instruction: 0xf8dbeec4
   13674:			; <UNDEFINED> instruction: 0xf8533064
   13678:	bcs	1b714 <_IO_stdin_used@@Base+0x664>
   1367c:	bls	20775c <rpl_re_syntax_options@@Base+0x1d60b4>
   13680:	bls	301b50 <rpl_re_syntax_options@@Base+0x2d04a8>
   13684:	bls	2a98f8 <rpl_re_syntax_options@@Base+0x278250>
   13688:	addsmi	r6, r3, #10158080	; 0x9b0000
   1368c:	addshi	pc, r9, r0, lsl #6
   13690:	ldrdpl	pc, [ip], #-139	; 0xffffff75	; <UNPREDICTABLE>
   13694:	adcmi	r3, ip, #16777216	; 0x1000000
   13698:	blls	48a528 <rpl_re_syntax_options@@Base+0x458e80>
   1369c:			; <UNDEFINED> instruction: 0xa014f8dd
   136a0:	blls	12d720 <rpl_re_syntax_options@@Base+0xfc078>
   136a4:	movwls	r3, #17153	; 0x4301
   136a8:			; <UNDEFINED> instruction: 0xf6ff42b3
   136ac:	andcs	sl, r0, fp, lsl pc
   136b0:	bls	5fa2f8 <rpl_re_syntax_options@@Base+0x5c8c50>
   136b4:	addsmi	r6, sl, #1769472	; 0x1b0000
   136b8:	msrhi	SPSR_sxc, r0, asr #32
   136bc:	pop	{r0, r3, r4, ip, sp, pc}
   136c0:			; <UNDEFINED> instruction: 0xf8da8ff0
   136c4:	tstcs	ip, ip
   136c8:	ldmdapl	r2, {r0, r1, r2, r3, fp, ip, pc}
   136cc:	strvs	pc, [r2], -r1, lsl #22
   136d0:	ldrtmi	lr, [r2], -r2, lsr #15
   136d4:	stmdals	sp, {r0, r4, r6, r9, sl, lr}
   136d8:			; <UNDEFINED> instruction: 0xff18f7fc
   136dc:	ldrdcc	pc, [r4], #-139	; 0xffffff75	; <UNPREDICTABLE>
   136e0:	eoreq	pc, r5, r7, asr #16
   136e4:	eorcs	pc, r5, r3, asr r8	; <UNPREDICTABLE>
   136e8:	bicle	r2, r8, r0, lsl #20
   136ec:	stmdacs	r0, {r0, r1, r4, fp, ip, pc}
   136f0:	ldrb	sp, [sp, r5, asr #1]
   136f4:	str	r9, [r3, sl, lsl #4]!
   136f8:			; <UNDEFINED> instruction: 0x461a4694
   136fc:	tsteq	r1, ip, lsl #2	; <UNPREDICTABLE>
   13700:			; <UNDEFINED> instruction: 0xe7174613
   13704:	ldrsbcc	pc, [r4], #-139	; 0xffffff75	; <UNPREDICTABLE>
   13708:	ldrsbtne	pc, [ip], #-139	; 0xffffff75	; <UNPREDICTABLE>
   1370c:	stmdbcs	r0, {r0, r2, r3, r8, r9, ip, pc}
   13710:			; <UNDEFINED> instruction: 0xf853681b
   13714:	andls	r2, ip, #57	; 0x39
   13718:	svcge	0x0049f77f
   1371c:	ldrdcs	pc, [r4], -fp
   13720:	stmib	sp, {sp}^
   13724:			; <UNDEFINED> instruction: 0xf8cd0a07
   13728:	ldrmi	r9, [r2], r8, lsr #32
   1372c:			; <UNDEFINED> instruction: 0xf8db940e
   13730:	stmdals	r7, {r2, r7, sp}
   13734:	eormi	pc, r0, r2, asr r8	; <UNPREDICTABLE>
   13738:			; <UNDEFINED> instruction: 0xf8536862
   1373c:	bls	31f80c <rpl_re_syntax_options@@Base+0x2ee164>
   13740:	mulle	r8, sl, r2
   13744:	movwcc	r9, #6919	; 0x1b07
   13748:	addmi	r9, fp, #469762048	; 0x1c000000
   1374c:	smlabbhi	r3, r0, r2, pc	; <UNPREDICTABLE>
   13750:	ldmdavs	fp, {r0, r2, r3, r8, r9, fp, ip, pc}
   13754:	stmdbvs	r1!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   13758:	stmdbcs	r0, {r1, r2, r5, fp, sp, lr}
   1375c:	stclle	15, cr9, [r0, #-32]!	; 0xffffffe0
   13760:	strcs	r4, [r0, #-1619]	; 0xfffff9ad
   13764:			; <UNDEFINED> instruction: 0x46ba46b0
   13768:	stmdbvs	r1!, {r0, r2, sp, lr, pc}
   1376c:	ldrtmi	r3, [r8], r1, lsl #10
   13770:	addmi	r4, sp, #211812352	; 0xca00000
   13774:	stmdbvs	r2!, {r0, r4, r6, r9, fp, ip, lr, pc}^
   13778:	eorvs	pc, r5, r2, asr r8	; <UNPREDICTABLE>
   1377c:	bl	fe9ed960 <rpl_re_syntax_options@@Base+0xfe9bc2b8>
   13780:	bcs	13fa8 <sigaltstack@plt+0x11720>
   13784:	stmdbeq	sl, {r1, r8, r9, fp, sp, lr, pc}
   13788:			; <UNDEFINED> instruction: 0xf8dbdd0e
   1378c:	strbmi	r0, [r8, #-28]	; 0xffffffe4
   13790:	bl	10a44c <rpl_re_syntax_options@@Base+0xd8da4>
   13794:	bl	d3bbc <rpl_re_syntax_options@@Base+0xa2514>
   13798:	movwls	r0, #20490	; 0x500a
   1379c:	cdp	7, 6, cr15, cr8, cr14, {7}
   137a0:	stmdacs	r0, {r0, r2, r8, r9, fp, ip, pc}
   137a4:	adcshi	pc, ip, r0, asr #32
   137a8:	ldrtmi	r9, [r2], -r8, lsl #22
   137ac:	ldrbmi	r4, [r8], -r1, lsr #12
   137b0:	blls	2b83b8 <rpl_re_syntax_options@@Base+0x286d10>
   137b4:	stc2l	7, cr15, [lr, #1020]!	; 0x3fc
   137b8:	ldrdcc	pc, [r4], -fp
   137bc:	ldmible	r4, {r0, fp, sp}^
   137c0:	ldcne	7, cr14, [r5, #-472]!	; 0xfffffe28
   137c4:	blls	160fec <rpl_re_syntax_options@@Base+0x12f944>
   137c8:			; <UNDEFINED> instruction: 0x46324658
   137cc:			; <UNDEFINED> instruction: 0xf7fd4629
   137d0:	mulsls	r3, r7, r9
   137d4:			; <UNDEFINED> instruction: 0xf47f2800
   137d8:	ldrtmi	sl, [r2], -fp, ror #30
   137dc:	ldrbmi	r4, [r8], -r9, lsr #12
   137e0:	mrc2	7, 2, pc, cr0, cr15, {7}
   137e4:	stmdacs	r0, {r0, r1, r4, ip, pc}
   137e8:	svcge	0x0052f43f
   137ec:			; <UNDEFINED> instruction: 0xf8dbe760
   137f0:	andls	r0, r5, #48	; 0x30
   137f4:	vmls.f<illegal width 8>	d20, d0, d0[2]
   137f8:	strbmi	r8, [r9], -r4, asr #1
   137fc:			; <UNDEFINED> instruction: 0xf7fb4658
   13800:	stmdacs	r0, {r0, r1, r3, r5, r8, sl, fp, ip, sp, lr, pc}
   13804:	svcge	0x0054f47f
   13808:	ldrdcc	pc, [r4], -fp
   1380c:	strb	r9, [r0, r5, lsl #20]
   13810:			; <UNDEFINED> instruction: 0xf7ee9816
   13814:	ldmdals	r3, {r1, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
   13818:	ldrmi	lr, [sl], sl, asr #14
   1381c:	streq	pc, [r1], -r8, lsl #2
   13820:	blls	225164 <rpl_re_syntax_options@@Base+0x1f3abc>
   13824:	svclt	0x00a442b3
   13828:	ldrdls	pc, [r0], -sp	; <UNPREDICTABLE>
   1382c:	ldrsbthi	pc, [r0], -sp	; <UNPREDICTABLE>
   13830:	stmdavs	r3!, {r1, r2, r5, r6, r8, r9, fp, ip, lr, pc}
   13834:	blcs	1a408 <sigaltstack@plt+0x17b80>
   13838:			; <UNDEFINED> instruction: 0xf8dbdd0d
   1383c:	adcsmi	r3, fp, #28
   13840:	ldclne	13, cr13, [sp], #-488	; 0xfffffe18
   13844:	movweq	lr, #27402	; 0x6b0a
   13848:	andcs	pc, r7, sl, lsl r8	; <UNPREDICTABLE>
   1384c:	stccc	8, cr15, [r1], {19}
   13850:			; <UNDEFINED> instruction: 0xd155429a
   13854:			; <UNDEFINED> instruction: 0xf8db462f
   13858:			; <UNDEFINED> instruction: 0xf8533064
   1385c:	blcs	1f8fc <quoting_style_vals@@Base+0x1e38>
   13860:			; <UNDEFINED> instruction: 0xf8d3d04b
   13864:			; <UNDEFINED> instruction: 0xf1bcc008
   13868:	stclle	15, cr0, [r6, #-0]
   1386c:	ldmvs	sl, {r0, r2, r3, r8, fp, ip, pc}^
   13870:	stmdavs	r8, {r8, r9, sp}
   13874:	and	r3, r2, r4, lsl #20
   13878:	ldrmi	r3, [ip, #769]	; 0x301
   1387c:			; <UNDEFINED> instruction: 0xf852d03d
   13880:	bl	2b498 <quoting_style_vals@@Base+0xd9d4>
   13884:	stmdbvc	r9, {r0, r2, r6, r7, r8}
   13888:	mvnsle	r2, r9, lsl #18
   1388c:	eorsne	pc, r5, r0, asr r8	; <UNPREDICTABLE>
   13890:	mvnsle	r4, r8, lsl #11
   13894:	eorsle	r1, r0, r9, ror #24
   13898:	stmdavs	r3!, {r0, r5, r7, fp, sp, lr}
   1389c:	stmdavs	r2!, {r0, r3, r4, r7, r8, r9, ip, sp, pc}^
   138a0:	strls	r2, [r0, #-9]
   138a4:	andvs	lr, r1, sp, asr #19
   138a8:			; <UNDEFINED> instruction: 0xf7ff4658
   138ac:	stmdacs	r1, {r0, r1, r2, r4, r8, fp, ip, sp, lr, pc}
   138b0:	stmdacs	r0, {r0, r1, r5, ip, lr, pc}
   138b4:	mrcge	4, 7, APSR_nzcv, cr12, cr15, {3}
   138b8:	movwcs	lr, #14804	; 0x39d4
   138bc:			; <UNDEFINED> instruction: 0xd0524293
   138c0:	andcs	r2, r1, r4, lsl r1
   138c4:	stc	7, cr15, [sl, #-952]!	; 0xfffffc48
   138c8:			; <UNDEFINED> instruction: 0xf8d4b340
   138cc:			; <UNDEFINED> instruction: 0x4602e010
   138d0:			; <UNDEFINED> instruction: 0xf10e6961
   138d4:	blls	2968e0 <rpl_re_syntax_options@@Base+0x265238>
   138d8:	eoreq	pc, lr, r1, asr #16
   138dc:	andvs	r4, r5, r1, lsr #12
   138e0:	ldrbmi	r6, [r8], -r6, asr #32
   138e4:	andsgt	pc, r0, r4, asr #17
   138e8:	andls	pc, r0, sp, asr #17
   138ec:	ldc2l	7, cr15, [r2, #-1020]	; 0xfffffc04
   138f0:	ldrdge	pc, [r4], -fp
   138f4:			; <UNDEFINED> instruction: 0xf63f2801
   138f8:			; <UNDEFINED> instruction: 0x3601aedb
   138fc:	ble	fe624fc8 <rpl_re_syntax_options@@Base+0xfe5f3920>
   13900:	ldrsbtne	pc, [ip], #-139	; 0xffffff75	; <UNPREDICTABLE>
   13904:	bne	ffc8d584 <rpl_re_syntax_options@@Base+0xffc5bedc>
   13908:	tstcc	r1, ip
   1390c:			; <UNDEFINED> instruction: 0xf7ee9305
   13910:	blls	18ed30 <rpl_re_syntax_options@@Base+0x15d688>
   13914:	adcvs	r4, r0, r1, lsl #12
   13918:	bicle	r2, r0, r0, lsl #16
   1391c:	strb	r2, [r7], ip
   13920:	ldrbmi	r6, [r7], -r1, lsr #18
   13924:	ldrmi	r4, [sl], r6, asr #12
   13928:	sfmle	f4, 2, [r9], #676	; 0x2a4
   1392c:			; <UNDEFINED> instruction: 0xf77f2d00
   13930:			; <UNDEFINED> instruction: 0x46b9af78
   13934:			; <UNDEFINED> instruction: 0xe77146b0
   13938:	ldrsbtcc	pc, [r0], -fp	; <UNPREDICTABLE>
   1393c:	lfmle	f4, 2, [pc, #748]	; 13c30 <sigaltstack@plt+0x113a8>
   13940:			; <UNDEFINED> instruction: 0x46581c7d
   13944:			; <UNDEFINED> instruction: 0xf7fb4629
   13948:	stmdacs	r0, {r0, r4, r5, sl, fp, ip, sp, lr, pc}
   1394c:	mrcge	4, 5, APSR_nzcv, cr0, cr15, {3}
   13950:	ldrdge	pc, [r4], -fp
   13954:			; <UNDEFINED> instruction: 0xf8dde776
   13958:			; <UNDEFINED> instruction: 0xf8dda020
   1395c:	stcls	0, cr9, [lr], {40}	; 0x28
   13960:	ldrdpl	pc, [ip], #-139	; 0xffffff75	; <UNPREDICTABLE>
   13964:	subseq	lr, fp, r3, lsr #12
   13968:			; <UNDEFINED> instruction: 0xf1036960
   1396c:	b	13d6178 <rpl_re_syntax_options@@Base+0x13a4ad0>
   13970:			; <UNDEFINED> instruction: 0xf7ee018a
   13974:	stmdacs	r0, {r1, r2, r3, r4, r7, r8, sl, fp, sp, lr, pc}
   13978:	ldrdvs	sp, [r0, #-0]!
   1397c:	andge	pc, ip, r4, asr #17
   13980:			; <UNDEFINED> instruction: 0x4657e79e
   13984:	ldrmi	r4, [sl], r6, asr #12
   13988:			; <UNDEFINED> instruction: 0xf7eee7ce
   1398c:	svclt	0x0000ed86
   13990:	muleq	r1, r2, r8
   13994:	andeq	r0, r0, r0, lsl #4
   13998:	push	{r0, r1, r6, r8, r9, fp, lr}
   1399c:			; <UNDEFINED> instruction: 0x460c4ff0
   139a0:	ldrbtmi	r4, [fp], #-2370	; 0xfffff6be
   139a4:	addlt	r6, r5, r5, lsr #21
   139a8:	strmi	r6, [r7], -r6, lsr #29
   139ac:	andhi	pc, r1, r3, asr r8	; <UNPREDICTABLE>
   139b0:			; <UNDEFINED> instruction: 0xf8d442ae
   139b4:			; <UNDEFINED> instruction: 0xf8d49054
   139b8:			; <UNDEFINED> instruction: 0xf8d8a064
   139bc:	movwls	r3, #12288	; 0x3000
   139c0:			; <UNDEFINED> instruction: 0x4616da10
   139c4:	eorcs	pc, r5, sl, asr #16
   139c8:			; <UNDEFINED> instruction: 0xf8d966a5
   139cc:	blcs	1fb04 <quoting_style_vals@@Base+0x2040>
   139d0:	bls	107efc <rpl_re_syntax_options@@Base+0xd6854>
   139d4:			; <UNDEFINED> instruction: 0xf8d84630
   139d8:	addsmi	r3, sl, #0
   139dc:	andlt	sp, r5, r1, ror #2
   139e0:	svchi	0x00f0e8bd
   139e4:	eorcc	pc, r5, sl, asr r8	; <UNPREDICTABLE>
   139e8:	eorsle	r2, r8, r0, lsl #22
   139ec:	tstlt	r2, #634880	; 0x9b000
   139f0:	ldrdge	pc, [r8], -r2	; <UNPREDICTABLE>
   139f4:	ldrmi	r4, [sl], -lr, ror #12
   139f8:			; <UNDEFINED> instruction: 0x46514630
   139fc:	ldc2	7, cr15, [r8, #-1008]	; 0xfffffc10
   13a00:	stmdacs	r0, {r3, r4, r5, sp, lr}
   13a04:	bvs	fe887f38 <rpl_re_syntax_options@@Base+0xfe856890>
   13a08:	stcvs	6, cr4, [r2, #128]!	; 0x80
   13a0c:			; <UNDEFINED> instruction: 0xf7fd3901
   13a10:	ldrtmi	pc, [r2], -r9, asr #17	; <UNPREDICTABLE>
   13a14:			; <UNDEFINED> instruction: 0xf8d44649
   13a18:	strmi	fp, [r3], -r4, rrx
   13a1c:			; <UNDEFINED> instruction: 0xf7fc4638
   13a20:			; <UNDEFINED> instruction: 0x4606fd75
   13a24:	eoreq	pc, r5, fp, asr #16
   13a28:	svceq	0x0000f1ba
   13a2c:	stmdals	r2, {r0, r2, r3, r6, r7, ip, lr, pc}
   13a30:	stcl	7, cr15, [r2], #952	; 0x3b8
   13a34:	ldm	r3, {r0, r3, r6, r7, r8, r9, sl, sp, lr, pc}
   13a38:	strbtmi	r0, [lr], -r7
   13a3c:	andeq	lr, r7, r6, lsl #17
   13a40:	stcvs	14, cr1, [r2, #420]!	; 0x1a4
   13a44:			; <UNDEFINED> instruction: 0xf7fd4620
   13a48:	ldrtmi	pc, [r2], -sp, lsr #17	; <UNPREDICTABLE>
   13a4c:	strmi	r4, [r3], -r9, asr #12
   13a50:			; <UNDEFINED> instruction: 0xf7fc4638
   13a54:			; <UNDEFINED> instruction: 0x4606fd5b
   13a58:	eoreq	pc, r5, sl, asr #16
   13a5c:			; <UNDEFINED> instruction: 0xf84ae7b5
   13a60:	ldrmi	r2, [r6], -r5, lsr #32
   13a64:	ldrhlt	lr, [r6, #113]	; 0x71
   13a68:	stmdbeq	r8, {r1, r2, r8, ip, sp, lr, pc}
   13a6c:	beq	34fe8c <rpl_re_syntax_options@@Base+0x31e7e4>
   13a70:	strtmi	r4, [r0], -fp, lsr #12
   13a74:	ldrbmi	r4, [r2], -r9, asr #12
   13a78:			; <UNDEFINED> instruction: 0xf842f7fd
   13a7c:	ldmdblt	r0!, {r3, r4, r5, sp, lr}^
   13a80:	mlascc	r4, r6, r8, pc	; <UNPREDICTABLE>
   13a84:	strle	r0, [r4, #1627]!	; 0x65b
   13a88:			; <UNDEFINED> instruction: 0x46494652
   13a8c:			; <UNDEFINED> instruction: 0xf7ff4620
   13a90:	ldrshtvs	pc, [r8], -r9	; <UNPREDICTABLE>
   13a94:			; <UNDEFINED> instruction: 0x6e63b918
   13a98:	eorvs	pc, r5, r3, asr r8	; <UNPREDICTABLE>
   13a9c:			; <UNDEFINED> instruction: 0x2600e799
   13aa0:			; <UNDEFINED> instruction: 0xf7eee797
   13aa4:	svclt	0x0000ecfa
   13aa8:	andeq	fp, r1, r6, lsl #7
   13aac:	andeq	r0, r0, r0, lsl #4
   13ab0:	bmi	1ea689c <rpl_re_syntax_options@@Base+0x1e751f4>
   13ab4:	push	{r0, r1, r3, r4, r5, r6, sl, lr}
   13ab8:			; <UNDEFINED> instruction: 0xb0934ff0
   13abc:	pkhbtmi	r5, sl, fp, lsl #17
   13ac0:	ldrdlt	pc, [ip], -r1
   13ac4:	strmi	r2, [r1], r1, lsl #2
   13ac8:	stmib	sp, {r2, sp}^
   13acc:	ldmdavs	fp, {r0, r2, r3, r8, ip, sp}
   13ad0:			; <UNDEFINED> instruction: 0xf8da910f
   13ad4:	tstls	r1, #8
   13ad8:	stc	7, cr15, [sl, #952]	; 0x3b8
   13adc:	stmdacs	r0, {r4, ip, pc}
   13ae0:	sbcshi	pc, r6, r0
   13ae4:	strmi	sl, [r3], -lr, lsl #20
   13ae8:	ldrbmi	r9, [r1], -r7, lsl #4
   13aec:	andsvs	r4, ip, r5, lsl r6
   13af0:			; <UNDEFINED> instruction: 0x4648465a
   13af4:			; <UNDEFINED> instruction: 0xf000462b
   13af8:	stmdacs	r0, {r0, r1, r2, r3, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   13afc:	sbchi	pc, r6, r0, asr #32
   13b00:	svceq	0x0000f1bb
   13b04:	andls	fp, r6, r1, asr #31
   13b08:	tsteq	r8, #-2147483646	; 0x80000002	; <UNPREDICTABLE>
   13b0c:	ldrbmi	r9, [sp], -ip, lsl #6
   13b10:	addshi	pc, r9, r0, asr #6
   13b14:	ldrdeq	pc, [r0], -sl
   13b18:	movwls	r0, #20651	; 0x50ab
   13b1c:	eorcc	pc, r5, r0, asr r8	; <UNPREDICTABLE>
   13b20:			; <UNDEFINED> instruction: 0xf0002b00
   13b24:	movwcs	r8, #161	; 0xa1
   13b28:	bls	1b8748 <rpl_re_syntax_options@@Base+0x1870a0>
   13b2c:	ldrsbtcc	pc, [r8], #-137	; 0xffffff77	; <UNPREDICTABLE>
   13b30:	vrshr.s64	d20, d3, #64
   13b34:	andcs	r8, r0, #162	; 0xa2
   13b38:	ldrdcc	pc, [r4], #-137	; 0xffffff77	; <UNPREDICTABLE>
   13b3c:	sfmcc	f1, 1, [r1, #-60]	; 0xffffffc4
   13b40:	ldrmi	r9, [r3], #-2565	; 0xfffff5fb
   13b44:	stcvc	8, cr15, [r4], {83}	; 0x53
   13b48:	rsbsle	r2, r2, r0, lsl #30
   13b4c:			; <UNDEFINED> instruction: 0xf8d9697b
   13b50:	blcs	3fca8 <rpl_re_syntax_options@@Base+0xe600>
   13b54:			; <UNDEFINED> instruction: 0xf04fdd6d
   13b58:			; <UNDEFINED> instruction: 0xf10a0800
   13b5c:	movwls	r0, #41748	; 0xa314
   13b60:	ldrtmi	r4, [r8], r3, asr #12
   13b64:	eors	r4, r0, pc, lsl r6
   13b68:	strbmi	r4, [r8], -sl, lsr #12
   13b6c:			; <UNDEFINED> instruction: 0xf864f7fd
   13b70:			; <UNDEFINED> instruction: 0xf8dab330
   13b74:	bls	15fb7c <rpl_re_syntax_options@@Base+0x12e4d4>
   13b78:	movwlt	r5, #47259	; 0xb89b
   13b7c:	ldrdcs	pc, [ip], -fp
   13b80:	tsteq	ip, r3, lsl #2	; <UNPREDICTABLE>
   13b84:			; <UNDEFINED> instruction: 0xf8526898
   13b88:			; <UNDEFINED> instruction: 0xf7fb2024
   13b8c:			; <UNDEFINED> instruction: 0xb1b8fead
   13b90:			; <UNDEFINED> instruction: 0xf8da2601
   13b94:	cmnlt	fp, r4, lsl r0
   13b98:	ldrdcc	pc, [ip], -fp
   13b9c:	bls	324c5c <rpl_re_syntax_options@@Base+0x2f35b4>
   13ba0:	stmdbls	sl, {r3, r6, r9, sl, lr}
   13ba4:	eorcc	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   13ba8:	stmib	sp, {r9, sl, ip, pc}^
   13bac:			; <UNDEFINED> instruction: 0xf7fb4501
   13bb0:	stmdblt	r8!, {r0, r1, r3, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   13bb4:	stmdals	r7, {r0, r5, r9, sl, lr}
   13bb8:			; <UNDEFINED> instruction: 0xffa2f7fa
   13bbc:	suble	r2, r6, r0, lsl #16
   13bc0:			; <UNDEFINED> instruction: 0x3014f8d8
   13bc4:	addsmi	r3, pc, #262144	; 0x40000
   13bc8:			; <UNDEFINED> instruction: 0xf8d8da33
   13bcc:			; <UNDEFINED> instruction: 0xf8db3018
   13bd0:			; <UNDEFINED> instruction: 0xf8531000
   13bd4:	rsceq	r4, r3, r7, lsr #32
   13bd8:	ldrmi	r9, [r9], #-776	; 0xfffffcf8
   13bdc:	ldrbeq	r7, [fp], fp, lsl #19
   13be0:			; <UNDEFINED> instruction: 0xf8d9d5c2
   13be4:			; <UNDEFINED> instruction: 0x464b1054
   13be8:	ldrdeq	pc, [ip], -sl
   13bec:	tstls	fp, r2, lsr #12
   13bf0:			; <UNDEFINED> instruction: 0xf8519009
   13bf4:	strls	r0, [r0, #-2944]	; 0xfffff480
   13bf8:	mcr2	7, 5, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
   13bfc:	stcle	14, cr1, [r4, #-24]!	; 0xffffffe8
   13c00:	stmibne	fp!, {r0, r3, fp, ip, pc}
   13c04:	blle	ff12466c <rpl_re_syntax_options@@Base+0xff0f2fc4>
   13c08:	ldrdcs	pc, [r0], -sl
   13c0c:	eorcc	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   13c10:	bls	300164 <rpl_re_syntax_options@@Base+0x2ceabc>
   13c14:	tsteq	ip, r3, lsl #2	; <UNPREDICTABLE>
   13c18:	ldmvs	r2, {r3, r4, r7, fp, sp, lr}^
   13c1c:	eorcs	pc, r4, r2, asr r8	; <UNPREDICTABLE>
   13c20:	mcr2	7, 3, pc, cr2, cr11, {7}	; <UNPREDICTABLE>
   13c24:			; <UNDEFINED> instruction: 0xd1b42800
   13c28:	ldrdne	pc, [r0], -fp
   13c2c:	ldrmi	r9, [r9], #-2824	; 0xfffff4f8
   13c30:	blls	20daa0 <rpl_re_syntax_options@@Base+0x1dc3f8>
   13c34:	ldrbmi	r4, [r1], -sl, lsr #12
   13c38:			; <UNDEFINED> instruction: 0xf0004648
   13c3c:	bllt	a53778 <rpl_re_syntax_options@@Base+0xa220d0>
   13c40:			; <UNDEFINED> instruction: 0xf47f2d00
   13c44:	strcs	sl, [r0], #-3943	; 0xfffff099
   13c48:	rscle	lr, sp, r2
   13c4c:	strcs	lr, [ip], #-1953	; 0xfffff85f
   13c50:			; <UNDEFINED> instruction: 0xf7ee9810
   13c54:	blls	38eba4 <rpl_re_syntax_options@@Base+0x35d4fc>
   13c58:	bls	4654e0 <rpl_re_syntax_options@@Base+0x433e38>
   13c5c:	addsmi	r6, sl, #1769472	; 0x1b0000
   13c60:	andslt	sp, r3, r8, lsl r1
   13c64:	svchi	0x00f0e8bd
   13c68:	movwcc	r9, #6918	; 0x1b06
   13c6c:	bls	1b888c <rpl_re_syntax_options@@Base+0x1871e4>
   13c70:	ldrsbtcc	pc, [r8], #-137	; 0xffffff77	; <UNPREDICTABLE>
   13c74:			; <UNDEFINED> instruction: 0xf6bf4293
   13c78:	tstcs	r0, lr, asr pc
   13c7c:	strmi	r9, [ip], -r5, lsl #20
   13c80:	ldc	7, cr15, [lr, #-952]!	; 0xfffffc48
   13c84:			; <UNDEFINED> instruction: 0xf7ee9810
   13c88:			; <UNDEFINED> instruction: 0xe7e4ebb8
   13c8c:	ldrb	r4, [pc, r4, lsl #12]
   13c90:	strb	r2, [r0, ip, lsl #8]!
   13c94:	stc	7, cr15, [r0], {238}	; 0xee
   13c98:	andeq	fp, r1, r4, ror r2
   13c9c:	andeq	r0, r0, r0, lsl #4
   13ca0:	svcmi	0x00f0e92d
   13ca4:			; <UNDEFINED> instruction: 0xf8dfb0cf
   13ca8:			; <UNDEFINED> instruction: 0xf10d4b38
   13cac:			; <UNDEFINED> instruction: 0xf8df09ac
   13cb0:			; <UNDEFINED> instruction: 0x46075b34
   13cb4:	andls	r4, r9, ip, ror r4
   13cb8:			; <UNDEFINED> instruction: 0x46489213
   13cbc:	addcs	r9, r8, #-1073741821	; 0xc0000003
   13cc0:	ldrmi	r5, [sp], -r1, ror #18
   13cc4:	ldrdge	pc, [r0], -r7
   13cc8:	tstls	r5, lr, lsl #12
   13ccc:	tstcs	r0, r3, lsr r8
   13cd0:	movtls	r9, #56920	; 0xde58
   13cd4:	tstls	ip, #93184	; 0x16c00
   13cd8:	ldc	7, cr15, [r2, #-952]	; 0xfffffc48
   13cdc:			; <UNDEFINED> instruction: 0xf8cd693a
   13ce0:	andls	sl, sp, #0, 2
   13ce4:	svcvc	0x003ab14a
   13ce8:	svclt	0x00181bab
   13cec:	b	4dc8f8 <rpl_re_syntax_options@@Base+0x4ab250>
   13cf0:	svclt	0x000803d2
   13cf4:			; <UNDEFINED> instruction: 0xf040930d
   13cf8:	blls	274208 <rpl_re_syntax_options@@Base+0x242b60>
   13cfc:	ldmibvs	fp, {r1, r3, r4, r6, r9, fp, ip, pc}
   13d00:	svclt	0x00244293
   13d04:	tstls	lr, #0, 6
   13d08:	bcc	88528 <rpl_re_syntax_options@@Base+0x56e80>
   13d0c:	bne	ff4da778 <rpl_re_syntax_options@@Base+0xff4a90d0>
   13d10:	blls	16b8990 <rpl_re_syntax_options@@Base+0x16872e8>
   13d14:	cmpls	sl, #184549376	; 0xb000000
   13d18:	stmiavs	r3!, {r0, r3, sl, fp, ip, pc}
   13d1c:			; <UNDEFINED> instruction: 0xf0002b00
   13d20:			; <UNDEFINED> instruction: 0xf8da83c3
   13d24:	blcs	1fdbc <quoting_style_vals@@Base+0x22f8>
   13d28:			; <UNDEFINED> instruction: 0x83bef000
   13d2c:	ldrdcs	pc, [r8], -sl	; <UNPREDICTABLE>
   13d30:			; <UNDEFINED> instruction: 0xf0002a00
   13d34:			; <UNDEFINED> instruction: 0xf8da83b9
   13d38:	stmdacs	r0, {r2, r3, r5}
   13d3c:			; <UNDEFINED> instruction: 0x83b4f000
   13d40:	ldrsbtne	pc, [r0], -sl	; <UNPREDICTABLE>
   13d44:			; <UNDEFINED> instruction: 0xf0002900
   13d48:	ldmvs	fp, {r0, r1, r2, r3, r5, r7, r8, r9, pc}
   13d4c:	ldmvs	r3, {r0, r1, r3, r7, r8, fp, ip, sp, pc}
   13d50:	stmvs	r3, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}
   13d54:			; <UNDEFINED> instruction: 0xf994b11b
   13d58:	blcs	1fdd0 <quoting_style_vals@@Base+0x230c>
   13d5c:	strcc	sp, [r0], -r9, lsl #22
   13d60:			; <UNDEFINED> instruction: 0x2601bf18
   13d64:	svclt	0x00082d00
   13d68:	cfmadd32cs	mvax0, mvfx2, mvfx0, mvfx0
   13d6c:	orrshi	pc, ip, #64	; 0x40
   13d70:	blls	16a564c <rpl_re_syntax_options@@Base+0x1673fa4>
   13d74:			; <UNDEFINED> instruction: 0xf0402b00
   13d78:			; <UNDEFINED> instruction: 0xf8da80fe
   13d7c:	movwcc	r3, #76	; 0x4c
   13d80:	movwcs	fp, #7960	; 0x1f18
   13d84:	movwls	r9, #17168	; 0x4310
   13d88:	strbmi	r9, [r8], -r9, lsl #20
   13d8c:			; <UNDEFINED> instruction: 0xf8da9f13
   13d90:	ldclne	0, cr3, [r9], #-32	; 0xffffffe0
   13d94:			; <UNDEFINED> instruction: 0xf8d26957
   13d98:	movwcc	lr, #4108	; 0x100c
   13d9c:			; <UNDEFINED> instruction: 0xf8da9a0f
   13da0:			; <UNDEFINED> instruction: 0x9711405c
   13da4:	streq	pc, [r0, lr, lsl #8]
   13da8:	eorls	r4, fp, #805306378	; 0x3000000a
   13dac:	svclt	0x00b89a11
   13db0:	ldrtls	r4, [pc], #-1571	; 13db8 <sigaltstack@plt+0x11530>
   13db4:			; <UNDEFINED> instruction: 0x0c07ea52
   13db8:			; <UNDEFINED> instruction: 0xf3ce9f13
   13dbc:			; <UNDEFINED> instruction: 0xf88d5280
   13dc0:	svclt	0x001420f4
   13dc4:	strcs	r2, [r0], #-1025	; 0xfffffbff
   13dc8:	bls	464834 <rpl_re_syntax_options@@Base+0x43318c>
   13dcc:	ldrvc	lr, [r6, -sp, asr #19]!
   13dd0:	ldrmi	fp, [r9], -r8, lsr #31
   13dd4:			; <UNDEFINED> instruction: 0x3058f89a
   13dd8:	stmib	sp, {r0, r1, r3, r4, r5, r9, ip, pc}^
   13ddc:	vbic.i32	d23, #-1207959552	; 0xb8000000
   13de0:			; <UNDEFINED> instruction: 0xf88d0280
   13de4:	vshr.u64	q10, <illegal reg q11.5>, #61
   13de8:			; <UNDEFINED> instruction: 0xf88d03c0
   13dec:			; <UNDEFINED> instruction: 0xf88d20f5
   13df0:			; <UNDEFINED> instruction: 0xf7fa30f6
   13df4:	andls	pc, sl, r1, asr #28
   13df8:			; <UNDEFINED> instruction: 0xf0402800
   13dfc:			; <UNDEFINED> instruction: 0xf89d83f5
   13e00:			; <UNDEFINED> instruction: 0xf10a20f7
   13e04:			; <UNDEFINED> instruction: 0xf89a0160
   13e08:	teqls	ip, r8, asr r0
   13e0c:	movwne	pc, #963	; 0x3c3	; <UNPREDICTABLE>
   13e10:	rscscc	pc, sl, sp, lsl #17
   13e14:			; <UNDEFINED> instruction: 0xf8dab932
   13e18:	bls	3dff90 <rpl_re_syntax_options@@Base+0x3ae8e8>
   13e1c:	eorls	r2, ip, #1024	; 0x400
   13e20:	strthi	pc, [r7], #832	; 0x340
   13e24:	blls	25c22c <rpl_re_syntax_options@@Base+0x22ab84>
   13e28:	rscscc	pc, pc, #79	; 0x4f
   13e2c:	teqls	r3, r2, lsr r1
   13e30:	vmov.f32	d23, #-27	; 0xc1d80000
   13e34:			; <UNDEFINED> instruction: 0xf88d13c0
   13e38:	blls	1660224 <rpl_re_syntax_options@@Base+0x162eb7c>
   13e3c:	ldrdvc	pc, [ip], #-138	; 0xffffff76
   13e40:	rsbseq	r9, ip, r9, lsr r3
   13e44:	blls	1738b2c <rpl_re_syntax_options@@Base+0x1707484>
   13e48:	stmib	sp, {sl, fp, sp}^
   13e4c:	lfmle	f3, 4, [r8, #-260]	; 0xfffffefc
   13e50:	bicmi	pc, ip, #76, 12	; 0x4c00000
   13e54:	bicmi	pc, ip, #192, 12	; 0xc000000
   13e58:	vqsub.u8	d4, d16, d12
   13e5c:	mulscs	r4, r9, r4
   13e60:			; <UNDEFINED> instruction: 0xf004fb00
   13e64:	bl	ff151e24 <rpl_re_syntax_options@@Base+0xff12077c>
   13e68:	rscseq	r4, r8, r0, lsl #13
   13e6c:	smlawthi	r0, sp, r8, pc	; <UNPREDICTABLE>
   13e70:	bl	fefd1e30 <rpl_re_syntax_options@@Base+0xfefa0788>
   13e74:	svceq	0x0000f1b8
   13e78:	stmdacs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   13e7c:			; <UNDEFINED> instruction: 0xf000904c
   13e80:	movwcs	r8, #5255	; 0x1487
   13e84:	blls	16b8bb0 <rpl_re_syntax_options@@Base+0x1687508>
   13e88:	blcs	78fac <rpl_re_syntax_options@@Base+0x47904>
   13e8c:	vshl.s8	<illegal reg q12.5>, <illegal reg q5.5>, q0
   13e90:	ldmdals	r4!, {r0, r1, r4, r5, r6, sl, pc}
   13e94:	mvnsvc	pc, #82837504	; 0x4f00000
   13e98:	mvnsvc	pc, #204472320	; 0xc300000
   13e9c:	vqsub.s8	d4, d16, d8
   13ea0:	andcc	r8, r1, r7, ror r4
   13ea4:			; <UNDEFINED> instruction: 0xf7ee0080
   13ea8:	subls	lr, r4, r4, lsr #23
   13eac:			; <UNDEFINED> instruction: 0xf0002800
   13eb0:	blls	1734d70 <rpl_re_syntax_options@@Base+0x17036c8>
   13eb4:	ldrsbcs	pc, [ip], #-138	; 0xffffff76	; <UNPREDICTABLE>
   13eb8:	svceq	0x0001f013
   13ebc:	svclt	0x00149521
   13ec0:	movwcs	r2, #25348	; 0x6304
   13ec4:	adcsmi	r9, r5, #-402653184	; 0xe8000000
   13ec8:			; <UNDEFINED> instruction: 0xf04fbfcc
   13ecc:	movwcs	r3, #5119	; 0x13ff
   13ed0:	tstls	sl, #1342177291	; 0x5000000b
   13ed4:	andsls	r4, r9, #45088768	; 0x2b00000
   13ed8:	ldrtmi	fp, [r3], -r8, lsr #31
   13edc:	tstls	r6, #1342177291	; 0x5000000b
   13ee0:	svclt	0x00b8462b
   13ee4:	tstls	r2, #53477376	; 0x3300000
   13ee8:	blcs	3ab24 <rpl_re_syntax_options@@Base+0x947c>
   13eec:	strbthi	pc, [r1], #-0	; <UNPREDICTABLE>
   13ef0:	svclt	0x00082a01
   13ef4:	andle	r2, r8, r4, lsl #6
   13ef8:	bls	47ab24 <rpl_re_syntax_options@@Base+0x44947c>
   13efc:	vst2.<illegal width 64>	{d6-d7}, [r3 :64], fp
   13f00:	tstmi	r3, #128, 6
   13f04:	movwcs	fp, #20236	; 0x4f0c
   13f08:	bls	29cb10 <rpl_re_syntax_options@@Base+0x26b468>
   13f0c:	adcsmi	r9, r5, #278528	; 0x44000
   13f10:	andcs	fp, r2, #216, 30	; 0x360
   13f14:	svclt	0x00182900
   13f18:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   13f1c:	bls	4a4b70 <rpl_re_syntax_options@@Base+0x4734c8>
   13f20:	addsmi	r9, r5, #360448	; 0x58000
   13f24:	andcs	fp, r0, #212, 30	; 0x350
   13f28:	addmi	r2, sp, #268435456	; 0x10000000
   13f2c:			; <UNDEFINED> instruction: 0xf042bfb8
   13f30:	andsls	r0, pc, #268435456	; 0x10000000
   13f34:			; <UNDEFINED> instruction: 0xf0402a00
   13f38:	blcc	1343e0 <rpl_re_syntax_options@@Base+0x102d38>
   13f3c:	blge	878ba4 <rpl_re_syntax_options@@Base+0x8474fc>
   13f40:	adcsmi	r4, r5, #212860928	; 0xcb00000
   13f44:	movwcs	fp, #4040	; 0xfc8
   13f48:	movwcc	r9, #795	; 0x31b
   13f4c:	rsbsmi	pc, pc, #1325400064	; 0x4f000000
   13f50:	subsge	pc, r0, sp, asr #17
   13f54:	andeq	pc, r3, #192, 4
   13f58:	movwcs	fp, #7960	; 0x1f18
   13f5c:	tstls	sp, #-536870912	; 0xe0000000
   13f60:	blcs	13abc8 <rpl_re_syntax_options@@Base+0x109520>
   13f64:	ldrbthi	pc, [fp], #512	; 0x200	; <UNPREDICTABLE>
   13f68:			; <UNDEFINED> instruction: 0xf013e8df
   13f6c:	andseq	r0, r0, r0, lsl r0
   13f70:	sbcseq	r0, r5, r3, lsl r1
   13f74:	movwcs	r0, #4143	; 0x102f
   13f78:	movwls	r9, #17168	; 0x4310
   13f7c:	blls	38db94 <rpl_re_syntax_options@@Base+0x35c4ec>
   13f80:	svceq	0x0001f012
   13f84:	movwcs	fp, #3864	; 0xf18
   13f88:	ldrt	r9, [r6], sp, lsl #6
   13f8c:	adcmi	r9, fp, #22528	; 0x5800
   13f90:	rscshi	pc, r8, r0, lsl #6
   13f94:	strtmi	r2, [fp], -r0, lsl #2
   13f98:	ldmdals	r1, {r0, r2, r3, sl, fp, ip, pc}
   13f9c:			; <UNDEFINED> instruction: 0xf8dd9f16
   13fa0:	mrcls	0, 0, ip, cr3, cr12, {1}
   13fa4:	blcc	8bfbc <rpl_re_syntax_options@@Base+0x5a914>
   13fa8:	adcsmi	r2, fp, #1073741824	; 0x40000000
   13fac:	strhi	pc, [r4], #-704	; 0xfffffd40
   13fb0:	svclt	0x00cc429e
   13fb4:	andcs	pc, r3, ip, lsl r8	; <UNPREDICTABLE>
   13fb8:	mrslt	r2, R8_usr
   13fbc:	stcpl	12, cr5, [r2], #520	; 0x208
   13fc0:	rscsle	r2, r0, r0, lsl #20
   13fc4:	ldrmi	fp, [sp], -r9, lsl #2
   13fc8:	bls	1738c54 <rpl_re_syntax_options@@Base+0x17075ac>
   13fcc:	ldrbmi	r4, [r8], -r9, lsr #12
   13fd0:	mcr2	7, 6, pc, cr2, cr12, {7}	; <UNPREDICTABLE>
   13fd4:	stmdacs	r0, {r1, r3, ip, pc}
   13fd8:	mvnshi	pc, #64	; 0x40
   13fdc:	blcs	7ac48 <rpl_re_syntax_options@@Base+0x495a0>
   13fe0:	blls	cc8000 <rpl_re_syntax_options@@Base+0xc96958>
   13fe4:	blls	b80478 <rpl_re_syntax_options@@Base+0xb4edd0>
   13fe8:	movwcc	r6, #6171	; 0x181b
   13fec:	subhi	pc, fp, #0
   13ff0:	movwcs	r9, #3136	; 0xc40
   13ff4:	movtls	r9, #25417	; 0x6349
   13ff8:			; <UNDEFINED> instruction: 0x93226a67
   13ffc:			; <UNDEFINED> instruction: 0xf9979345
   14000:	bls	d600d8 <rpl_re_syntax_options@@Base+0xd2ea30>
   14004:	ldrmi	r2, [r1], -r0, lsl #22
   14008:	ble	678818 <rpl_re_syntax_options@@Base+0x647170>
   1400c:	bls	1062418 <rpl_re_syntax_options@@Base+0x1030d70>
   14010:			; <UNDEFINED> instruction: 0xf7fc4658
   14014:	strbeq	pc, [r1, r7, asr #27]	; <UNPREDICTABLE>
   14018:	bvs	fea03d40 <rpl_re_syntax_options@@Base+0xfe9d2698>
   1401c:	sbcshi	pc, r9, #0, 2
   14020:			; <UNDEFINED> instruction: 0xf000b170
   14024:	blcs	194c44 <rpl_re_syntax_options@@Base+0x16359c>
   14028:	blvs	a03c50 <rpl_re_syntax_options@@Base+0x9d25a8>
   1402c:	sbcshi	pc, r1, #0
   14030:	svclt	0x00480782
   14034:			; <UNDEFINED> instruction: 0xf1006ae7
   14038:	strbeq	r8, [r3, -ip, asr #5]
   1403c:	sbchi	pc, r2, #0, 2
   14040:	blcs	3ad58 <rpl_re_syntax_options@@Base+0x96b0>
   14044:	rschi	pc, pc, #0
   14048:	stmdbls	r2, {r1, r5, r6, r7, sl, fp, sp, lr}
   1404c:	eorvc	pc, r1, r3, asr #16
   14050:			; <UNDEFINED> instruction: 0xf0402a00
   14054:	bls	775014 <rpl_re_syntax_options@@Base+0x74396c>
   14058:	mlascc	r4, r7, r8, pc	; <UNPREDICTABLE>
   1405c:	vsubl.u8	<illegal reg q12.5>, d3, d3
   14060:	blcs	18c68 <sigaltstack@plt+0x163e0>
   14064:	bichi	pc, r0, #64	; 0x40
   14068:	bcc	101ac <sigaltstack@plt+0xd924>
   1406c:	blls	6f8c8c <rpl_re_syntax_options@@Base+0x6c75e4>
   14070:	ldrsbls	pc, [r4], #141	; 0x8d	; <UNPREDICTABLE>
   14074:	andsge	pc, r4, sp, asr #17
   14078:	blge	8b8cac <rpl_re_syntax_options@@Base+0x887604>
   1407c:	strbmi	r9, [ip], -r8, lsl #6
   14080:	adcmi	r9, r3, #58368	; 0xe400
   14084:	blls	d4b59c <rpl_re_syntax_options@@Base+0xd19ef4>
   14088:	beq	904a0 <rpl_re_syntax_options@@Base+0x5edf8>
   1408c:	vshl.s64	d4, d10, #0
   14090:	blls	cb44d0 <rpl_re_syntax_options@@Base+0xc82e28>
   14094:	vshl.s64	d4, d10, #0
   14098:			; <UNDEFINED> instruction: 0xf89781d3
   1409c:			; <UNDEFINED> instruction: 0x069d3034
   140a0:	tsthi	r7, r0, lsl #2	; <UNPREDICTABLE>
   140a4:			; <UNDEFINED> instruction: 0x1c629b2c
   140a8:	lfmpl	f1, 1, [ip, #-212]	; 0xffffff2c
   140ac:	blcs	2eca0 <stdlib_allocator@@Base+0x84>
   140b0:			; <UNDEFINED> instruction: 0x81b5f000
   140b4:	eorpl	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   140b8:			; <UNDEFINED> instruction: 0xb12b9b44
   140bc:	ldrbmi	r4, [r9], -sl, lsr #12
   140c0:			; <UNDEFINED> instruction: 0xf7ff9808
   140c4:	strmi	pc, [r5], -r9, ror #24
   140c8:			; <UNDEFINED> instruction: 0xf0002d00
   140cc:	bls	f42d8 <rpl_re_syntax_options@@Base+0xc2c30>
   140d0:			; <UNDEFINED> instruction: 0xf8959902
   140d4:	adcmi	r3, pc, #52	; 0x34
   140d8:	andcs	fp, r0, #20, 30	; 0x50
   140dc:	andeq	pc, r1, #2
   140e0:	svclt	0x00182a00
   140e4:	tstls	r2, r1, asr r6
   140e8:	andls	r0, r3, #227540992	; 0xd900000
   140ec:	strle	r9, [fp, #-3125]	; 0xfffff3cb
   140f0:			; <UNDEFINED> instruction: 0xf100061a
   140f4:	blls	13443c <rpl_re_syntax_options@@Base+0x102d94>
   140f8:			; <UNDEFINED> instruction: 0xf0002b00
   140fc:	blls	134f14 <rpl_re_syntax_options@@Base+0x10386c>
   14100:	movwls	r9, #25605	; 0x6405
   14104:	movwls	r2, #45824	; 0xb300
   14108:	blls	e659cc <rpl_re_syntax_options@@Base+0xe34324>
   1410c:	lfmle	f4, 4, [sl], #652	; 0x28c
   14110:			; <UNDEFINED> instruction: 0xa014f8dd
   14114:	blls	4cc30c <rpl_re_syntax_options@@Base+0x49ac64>
   14118:	lfmle	f4, 4, [lr, #-684]	; 0xfffffd54
   1411c:	ldmdbls	r1, {r0, r1, r2, r3, r8, r9, fp, ip, pc}
   14120:	strtmi	r5, [fp], #-3418	; 0xfffff2a6
   14124:	stmdbls	sp, {r1, r3, r7, sl, fp, ip, lr}
   14128:	bcs	2b358 <quoting_style_vals@@Base+0xd894>
   1412c:	svcge	0x004df47f
   14130:	ldmdbls	r2, {r0, r1, r2, r3, r9, fp, ip, pc}
   14134:	stcls	14, cr1, [sp], {80}	; 0x50
   14138:	andeq	pc, r1, #-2147483600	; 0x80000030
   1413c:	cfmulsls	mvf4, mvf1, mvf8
   14140:			; <UNDEFINED> instruction: 0xf813e006
   14144:	ldclpl	15, cr1, [r1], #-4
   14148:	stmdbcs	r0, {r0, r5, r6, sl, fp, ip, lr}
   1414c:	msrhi	CPSR_fsxc, #64	; 0x40
   14150:	bl	a4b64 <rpl_re_syntax_options@@Base+0x734bc>
   14154:	mvnsle	r0, r3, lsl #10
   14158:	blls	4b95e4 <rpl_re_syntax_options@@Base+0x487f3c>
   1415c:			; <UNDEFINED> instruction: 0xf47f42ab
   14160:	blls	4ffe38 <rpl_re_syntax_options@@Base+0x4ce790>
   14164:	blls	4a59d0 <rpl_re_syntax_options@@Base+0x474328>
   14168:			; <UNDEFINED> instruction: 0x461a4299
   1416c:	bls	40409c <rpl_re_syntax_options@@Base+0x3d29f4>
   14170:	ldclpl	3, cr2, [r3], {0}
   14174:	tstlt	r2, r1, lsl sl
   14178:	bls	36b4cc <rpl_re_syntax_options@@Base+0x339e24>
   1417c:	blcs	2b4d0 <quoting_style_vals@@Base+0xda0c>
   14180:	svcge	0x0023f47f
   14184:	ldrsbge	pc, [r0], #-141	; 0xffffff73	; <UNPREDICTABLE>
   14188:	movwcs	r4, #5849	; 0x16d9
   1418c:	movwls	r9, #43076	; 0xa844
   14190:	blls	4cca94 <rpl_re_syntax_options@@Base+0x49b3ec>
   14194:	sfmle	f4, 2, [r0, #684]!	; 0x2ac
   14198:	stmdbls	sp, {r0, r1, r2, r3, r8, r9, fp, ip, pc}
   1419c:	strtmi	r5, [fp], #-3418	; 0xfffff2a6
   141a0:	bcs	2b3d0 <quoting_style_vals@@Base+0xd90c>
   141a4:	svcge	0x0011f47f
   141a8:	ldmdbls	r2, {r0, r1, r2, r3, r9, fp, ip, pc}
   141ac:	stcls	14, cr1, [sp], {80}	; 0x50
   141b0:	andeq	pc, r1, #-2147483600	; 0x80000030
   141b4:	and	r4, r5, r8, lsl #8
   141b8:	svcne	0x0001f813
   141bc:	stmdbcs	r0, {r0, r5, r6, sl, fp, ip, lr}
   141c0:	rscshi	pc, r5, #64	; 0x40
   141c4:	bl	a4c2c <rpl_re_syntax_options@@Base+0x73584>
   141c8:	mvnsle	r0, r3, lsl #10
   141cc:	strb	r9, [r4, r1, lsr #10]
   141d0:	stmdals	r4, {r1, r5, r8, r9, fp, ip, pc}^
   141d4:			; <UNDEFINED> instruction: 0xf0402b00
   141d8:	stmdacs	r0, {r0, r1, r2, r4, r9, pc}
   141dc:	blls	448444 <rpl_re_syntax_options@@Base+0x416d9c>
   141e0:			; <UNDEFINED> instruction: 0xf0839a06
   141e4:	andsmi	r0, sl, #67108864	; 0x4000000
   141e8:	blls	d88838 <rpl_re_syntax_options@@Base+0xd57190>
   141ec:	stflse	f2, [r5], {-0}
   141f0:	addeq	lr, r3, r0, lsl #22
   141f4:			; <UNDEFINED> instruction: 0xf850e005
   141f8:	ldrmi	r5, [r3], -r4, lsl #30
   141fc:	stfcss	f2, [r0, #-4]
   14200:	ldfnep	f5, [sl], {55}	; 0x37
   14204:	ble	ffda4c5c <rpl_re_syntax_options@@Base+0xffd735b4>
   14208:			; <UNDEFINED> instruction: 0xa014f8dd
   1420c:	teqls	r5, #1073741824	; 0x40000000
   14210:	tstlt	sl, fp, lsl #20
   14214:	stmdbls	r2, {r0, r1, r4, fp, sp, lr}
   14218:	andsvs	r4, r3, fp, lsl #8
   1421c:	svccc	0x00fff1ba
   14220:	msrhi	CPSR_fsc, r0
   14224:	svceq	0x0002f11a
   14228:	adchi	pc, pc, #0
   1422c:			; <UNDEFINED> instruction: 0xf8cd9b09
   14230:	svcvc	0x001ba108
   14234:			; <UNDEFINED> instruction: 0xf10006db
   14238:	blls	16b478c <rpl_re_syntax_options@@Base+0x16830e4>
   1423c:	vqdmulh.s<illegal width 8>	d18, d0, d1
   14240:	sfmls	f0, 3, [r4], {143}	; 0x8f
   14244:			; <UNDEFINED> instruction: 0x46584653
   14248:	eorne	pc, sl, r4, asr r8	; <UNPREDICTABLE>
   1424c:	andeq	pc, ip, #1073741824	; 0x40000000
   14250:			; <UNDEFINED> instruction: 0xf7fc6889
   14254:	blls	553778 <rpl_re_syntax_options@@Base+0x5220d0>
   14258:			; <UNDEFINED> instruction: 0x3058f893
   1425c:	pkhtbmi	r0, r1, r9, asr #15
   14260:			; <UNDEFINED> instruction: 0xf1009043
   14264:	blls	5347a8 <rpl_re_syntax_options@@Base+0x503100>
   14268:	blcs	2f5dc <quote_quoting_options@@Base+0x580>
   1426c:	cmphi	r8, r0, asr #32	; <UNPREDICTABLE>
   14270:	andcs	lr, r0, #-1342177273	; 0xb0000007
   14274:	stmdals	r8, {r0, r3, r4, r6, r9, sl, lr}
   14278:			; <UNDEFINED> instruction: 0xf7ff9335
   1427c:	blls	8d30b8 <rpl_re_syntax_options@@Base+0x8a1a10>
   14280:	stmdacs	r0, {r0, r1, r5, r8, fp, ip, sp, pc}
   14284:	adcshi	pc, sp, #64	; 0x40
   14288:	str	r9, [lr, r4, asr #16]!
   1428c:	stmdacs	r0, {r0, r2, r9, sl, lr}
   14290:	svcge	0x001df47f
   14294:			; <UNDEFINED> instruction: 0x4623e73c
   14298:	andeq	pc, ip, #1073741825	; 0x40000001
   1429c:	ldrbmi	r6, [r8], -r9, lsr #17
   142a0:	stc2	7, cr15, [r0, #-1008]!	; 0xfffffc10
   142a4:			; <UNDEFINED> instruction: 0xf47f2800
   142a8:	strtmi	sl, [pc], -r6, lsr #30
   142ac:	bls	e0df68 <rpl_re_syntax_options@@Base+0xddc8c0>
   142b0:			; <UNDEFINED> instruction: 0xf6bf4293
   142b4:	stcne	14, cr10, [r1], #952	; 0x3b8
   142b8:			; <UNDEFINED> instruction: 0xf7fa4658
   142bc:	eorls	pc, r2, r7, ror pc	; <UNPREDICTABLE>
   142c0:			; <UNDEFINED> instruction: 0xf0402800
   142c4:			; <UNDEFINED> instruction: 0xf8978285
   142c8:	ldcls	0, cr3, [r5], #-208	; 0xffffff30
   142cc:			; <UNDEFINED> instruction: 0xf57f069d
   142d0:	ldmvs	fp!, {r0, r3, r5, r6, r7, r9, sl, fp, sp, pc}
   142d4:	blcs	3bbdc <rpl_re_syntax_options@@Base+0xa534>
   142d8:	rscshi	pc, pc, r0, asr #6
   142dc:	addeq	pc, r0, #-2147483647	; 0x80000001
   142e0:	subsge	pc, ip, sp, asr #17
   142e4:			; <UNDEFINED> instruction: 0xf04f920c
   142e8:	ldrtmi	r0, [sl], r0, lsl #16
   142ec:	ldrh	r4, [r9], #-97	; 0xffffff9f
   142f0:	ldrble	r0, [r2, #-1985]	; 0xfffff83f
   142f4:	ldrble	r0, [r0], #-1834	; 0xfffff8d6
   142f8:	strle	r0, [r1, #-1706]	; 0xfffff956
   142fc:	strble	r0, [ip, #-1921]	; 0xfffff87f
   14300:	strle	r0, [r1, #-1578]	; 0xfffff9d6
   14304:	strble	r0, [r8, #-1797]	; 0xfffff8fb
   14308:	ldrtmi	r9, [r2], -r0, lsl #8
   1430c:			; <UNDEFINED> instruction: 0x465b4638
   14310:			; <UNDEFINED> instruction: 0xf7fe990c
   14314:			; <UNDEFINED> instruction: 0x9c35fb13
   14318:	stmdacs	r0, {r1, r9, sl, lr}
   1431c:	blls	1288410 <rpl_re_syntax_options@@Base+0x1256d68>
   14320:			; <UNDEFINED> instruction: 0x46584414
   14324:			; <UNDEFINED> instruction: 0x46214293
   14328:			; <UNDEFINED> instruction: 0x4613bfb8
   1432c:			; <UNDEFINED> instruction: 0xf7fa9349
   14330:	mlals	r3, r3, pc, pc	; <UNPREDICTABLE>
   14334:			; <UNDEFINED> instruction: 0xf0402800
   14338:			; <UNDEFINED> instruction: 0xf8d980c3
   1433c:	andcs	r3, ip, ip
   14340:			; <UNDEFINED> instruction: 0xf8d99d44
   14344:			; <UNDEFINED> instruction: 0xf8531018
   14348:			; <UNDEFINED> instruction: 0xf8552026
   1434c:	blx	203e6 <quoting_style_vals@@Base+0x2922>
   14350:	blcs	18b60 <sigaltstack@plt+0x162d8>
   14354:	cdpge	0, 2, cr13, cr4, cr6, {2}
   14358:			; <UNDEFINED> instruction: 0x46306a99
   1435c:			; <UNDEFINED> instruction: 0xf868f7fc
   14360:	stmdacs	r0, {r0, r1, r5, ip, pc}
   14364:	adchi	pc, ip, r0, asr #32
   14368:	vnmulne.f32	s19, s2, s2
   1436c:			; <UNDEFINED> instruction: 0xf7fc4658
   14370:			; <UNDEFINED> instruction: 0x4632fc19
   14374:	stclls	6, cr4, [r4, #-292]	; 0xfffffedc
   14378:	stmdage	r3!, {r0, r1, r9, sl, lr}
   1437c:			; <UNDEFINED> instruction: 0xf8c6f7fc
   14380:	eoreq	pc, r4, r5, asr #16
   14384:			; <UNDEFINED> instruction: 0xf7ee9826
   14388:	blls	114e470 <rpl_re_syntax_options@@Base+0x111cdc8>
   1438c:	eorcs	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   14390:	eorsle	r2, sp, r0, lsl #20
   14394:			; <UNDEFINED> instruction: 0xf8da9c35
   14398:			; <UNDEFINED> instruction: 0xf1083008
   1439c:	ldrmi	r0, [r8, #2049]	; 0x801
   143a0:	addshi	pc, r8, r0, lsl #5
   143a4:	ldrdcs	pc, [ip], -sl
   143a8:	ldrdvc	pc, [r0], -r9
   143ac:	eorvs	pc, r8, r2, asr r8	; <UNPREDICTABLE>
   143b0:	sbceq	lr, r6, #7168	; 0x1c00
   143b4:			; <UNDEFINED> instruction: 0x06c87991
   143b8:	movwls	sp, #30191	; 0x75ef
   143bc:	blls	3ae518 <rpl_re_syntax_options@@Base+0x37ce70>
   143c0:	adcle	r4, r1, fp, lsr #4
   143c4:	strtmi	r9, [r1], -r1, asr #20
   143c8:	vmov.i32	q10, #-671088640	; 0xd8000000
   143cc:			; <UNDEFINED> instruction: 0xf7fc2509
   143d0:			; <UNDEFINED> instruction: 0xf015fbe9
   143d4:	blls	1d7fec <rpl_re_syntax_options@@Base+0x1a6944>
   143d8:	streq	sp, [sl, -sl, lsl #3]!
   143dc:	strbeq	sp, [r1, ip, lsl #11]
   143e0:			; <UNDEFINED> instruction: 0xe789d4db
   143e4:	vmulge.f32	s24, s8, s14
   143e8:	andeq	lr, r7, r6, lsl #17
   143ec:	bls	105bd78 <rpl_re_syntax_options@@Base+0x102a6d0>
   143f0:			; <UNDEFINED> instruction: 0xf7fc4658
   143f4:			; <UNDEFINED> instruction: 0x4632fbd7
   143f8:	strmi	r4, [r3], -r9, asr #12
   143fc:			; <UNDEFINED> instruction: 0xf7fca823
   14400:	blls	115261c <rpl_re_syntax_options@@Base+0x1120f74>
   14404:	eoreq	pc, r4, r5, asr #16
   14408:	eorcs	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   1440c:	bicle	r2, r1, r0, lsl #20
   14410:	stmdacs	r0, {r0, r1, r5, fp, ip, pc}
   14414:			; <UNDEFINED> instruction: 0x4657d0be
   14418:	ldrsbge	pc, [ip], #-141	; 0xffffff73	; <UNPREDICTABLE>
   1441c:	blvs	f8c574 <rpl_re_syntax_options@@Base+0xf5aecc>
   14420:			; <UNDEFINED> instruction: 0xf0002d00
   14424:	ldmdbls	r5!, {r0, r2, r8, pc}
   14428:	bls	1065d90 <rpl_re_syntax_options@@Base+0x10346e8>
   1442c:			; <UNDEFINED> instruction: 0xf7fc3901
   14430:			; <UNDEFINED> instruction: 0x07c0fbb9
   14434:			; <UNDEFINED> instruction: 0xf504bf48
   14438:			; <UNDEFINED> instruction: 0xf8557480
   1443c:	ldrt	r5, [fp], -r4, lsr #32
   14440:	addsmi	r9, r3, #225280	; 0x37000
   14444:	mcrge	6, 1, pc, cr9, cr15, {5}	; <UNPREDICTABLE>
   14448:	stmdbge	r4!, {r0, r2, r4, r5, r8, r9, sl, sp, lr, pc}
   1444c:	stmib	sp, {r3, r4, r6, r9, sl, lr}^
   14450:	stmib	sp, {r2, r5, r9, sl, lr}^
   14454:	stmib	sp, {r1, r2, r5, r9, fp, ip, pc}^
   14458:	strtls	r6, [sl], -r8, lsr #12
   1445c:	blx	a52462 <rpl_re_syntax_options@@Base+0xa20dba>
   14460:	stmdals	sl!, {r7, r9, sl, lr}
   14464:	svc	0x00c8f7ed
   14468:	svceq	0x0000f1b8
   1446c:	andshi	pc, r4, #64	; 0x40
   14470:	blcs	2e504 <quoting_style_vals@@Base+0x10a40>
   14474:	rschi	pc, lr, r0, asr #32
   14478:			; <UNDEFINED> instruction: 0xf7ed4620
   1447c:			; <UNDEFINED> instruction: 0x4658efbe
   14480:			; <UNDEFINED> instruction: 0xf904f7fb
   14484:	blls	6bb910 <rpl_re_syntax_options@@Base+0x68a268>
   14488:	ldrmi	r9, [sp], #-2582	; 0xfffff5ea
   1448c:	strls	r9, [r1, #-2834]!	; 0xfffff4ee
   14490:	svclt	0x00d4429d
   14494:	movwcs	r2, #4864	; 0x1300
   14498:	svclt	0x00b84295
   1449c:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   144a0:			; <UNDEFINED> instruction: 0xf43f2b00
   144a4:			; <UNDEFINED> instruction: 0xe66dad5d
   144a8:	movwls	r2, #41729	; 0xa301
   144ac:	bls	137b108 <rpl_re_syntax_options@@Base+0x1349a60>
   144b0:	ldmdavs	fp, {r1, r3, fp, ip, pc}
   144b4:			; <UNDEFINED> instruction: 0xf040429a
   144b8:	sublt	r8, pc, sl, lsr r2	; <UNPREDICTABLE>
   144bc:	svchi	0x00f0e8bd
   144c0:	blls	1125e24 <rpl_re_syntax_options@@Base+0x10f477c>
   144c4:	ldrsbge	pc, [ip], #-141	; 0xffffff73	; <UNPREDICTABLE>
   144c8:	blcs	38558 <rpl_re_syntax_options@@Base+0x6eb0>
   144cc:	adcshi	pc, sp, r0
   144d0:	ldrb	r2, [r3, #1280]!	; 0x500
   144d4:			; <UNDEFINED> instruction: 0xf8dd4657
   144d8:	movwcs	sl, #92	; 0x5c
   144dc:	strb	r9, [r1, #802]!	; 0x322
   144e0:	vldmiavs	r3, {s19-s38}
   144e4:			; <UNDEFINED> instruction: 0xf0002b00
   144e8:	stflsp	f0, [r4], {56}	; 0x38
   144ec:			; <UNDEFINED> instruction: 0x46584653
   144f0:	eorne	pc, sl, r4, asr r8	; <UNPREDICTABLE>
   144f4:	andeq	pc, ip, #1073741824	; 0x40000000
   144f8:			; <UNDEFINED> instruction: 0xf7fc6889
   144fc:	strdls	pc, [r3], #-179	; 0xffffff4d
   14500:	ldrdls	pc, [ip, -sp]
   14504:	mvnsvc	pc, #82837504	; 0x4f00000
   14508:			; <UNDEFINED> instruction: 0xf6c39a40
   1450c:	ldrmi	r7, [sl, #1023]	; 0x3ff
   14510:	vhsub.s8	d9, d0, d2
   14514:			; <UNDEFINED> instruction: 0xf10a817a
   14518:	adcseq	r0, sp, r1, lsl #14
   1451c:			; <UNDEFINED> instruction: 0xf7ee4628
   14520:	strmi	lr, [r4], -r8, ror #16
   14524:			; <UNDEFINED> instruction: 0xf0002800
   14528:	blls	b49f0 <rpl_re_syntax_options@@Base+0x83348>
   1452c:	mcrcs	12, 0, r6, cr0, cr14, {6}
   14530:	strtmi	sp, [r8], -fp, lsl #1
   14534:	ldmda	ip, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   14538:	andls	r4, r5, r6, lsl #12
   1453c:			; <UNDEFINED> instruction: 0xf0002800
   14540:	stfged	f0, [r8, #-644]!	; 0xfffffd7c
   14544:	blge	92602c <rpl_re_syntax_options@@Base+0x8f4984>
   14548:	b	13f9168 <rpl_re_syntax_options@@Base+0x13c7ac0>
   1454c:	smlabbcs	r0, r8, r7, r0
   14550:			; <UNDEFINED> instruction: 0x463a4630
   14554:	ldm	r4, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   14558:	stmib	sp, {r8, r9, sp}^
   1455c:	ldrbmi	r4, [r8], -r4, lsr #12
   14560:	bls	9cec9c <rpl_re_syntax_options@@Base+0x99d5f4>
   14564:	stmib	r5, {r1, r2, r8, fp, ip, pc}^
   14568:	adcvs	r3, fp, r0, lsl #6
   1456c:	blx	fe852570 <rpl_re_syntax_options@@Base+0xfe820ec8>
   14570:	stmdals	sl!, {r0, r1, ip, pc}
   14574:	svc	0x0040f7ed
   14578:	bcs	3ad8c <rpl_re_syntax_options@@Base+0x96e4>
   1457c:	cmnhi	r0, r0, asr #32	; <UNPREDICTABLE>
   14580:	bcs	2e610 <quoting_style_vals@@Base+0x10b4c>
   14584:	orrhi	pc, sl, r0, asr #32
   14588:	bcs	2e658 <quoting_style_vals@@Base+0x10b94>
   1458c:	orrhi	pc, r6, r0, asr #32
   14590:	svccc	0x00049b44
   14594:			; <UNDEFINED> instruction: 0xf11a443b
   14598:			; <UNDEFINED> instruction: 0xf0c03aff
   1459c:			; <UNDEFINED> instruction: 0xf85380fd
   145a0:	stmdbcs	r0, {r2, r8, sl, fp, ip}
   145a4:			; <UNDEFINED> instruction: 0xf891d0f7
   145a8:			; <UNDEFINED> instruction: 0x06d72034
   145ac:			; <UNDEFINED> instruction: 0xf101d5f3
   145b0:	ldrbmi	r0, [r3], -ip, lsl #4
   145b4:	ldrbmi	r6, [r8], -r9, lsl #17
   145b8:	blx	fe5525b2 <rpl_re_syntax_options@@Base+0xfe520f0a>
   145bc:	stmdaeq	r1, {r1, r3, r8, ip, sp, lr, pc}
   145c0:	strb	r4, [r2, r1, lsl #13]
   145c4:	bvs	feea5dd8 <rpl_re_syntax_options@@Base+0xfee74730>
   145c8:	stmdage	r2!, {r0, r5, r9, sl, lr}
   145cc:			; <UNDEFINED> instruction: 0xff9ef7fb
   145d0:	svccs	0x00004607
   145d4:	cfldrsge	mvf15, [r4, #-508]!	; 0xfffffe04
   145d8:	ldrbmi	r9, [r9], r2, lsr #22
   145dc:	ldrsbge	pc, [r0], #-141	; 0xffffff73	; <UNPREDICTABLE>
   145e0:	movwls	r2, #43788	; 0xab0c
   145e4:			; <UNDEFINED> instruction: 0x81a5f040
   145e8:			; <UNDEFINED> instruction: 0xf7ed9844
   145ec:			; <UNDEFINED> instruction: 0xf8daef06
   145f0:			; <UNDEFINED> instruction: 0xb1a3304c
   145f4:			; <UNDEFINED> instruction: 0xf7fb4648
   145f8:	stmdals	ip, {r0, r3, r6, fp, ip, sp, lr, pc}^
   145fc:	cdp	7, 15, cr15, cr12, cr13, {7}
   14600:			; <UNDEFINED> instruction: 0xf7ed9848
   14604:	strd	lr, [sl], -sl
   14608:	ldrsbge	pc, [r0], #-141	; 0xffffff73	; <UNPREDICTABLE>
   1460c:	movwcs	r4, #50905	; 0xc6d9
   14610:			; <UNDEFINED> instruction: 0xf7ed930a
   14614:			; <UNDEFINED> instruction: 0xf8daeef2
   14618:	blcs	20750 <quoting_style_vals@@Base+0x2c8c>
   1461c:	strbmi	sp, [r8], -sl, ror #3
   14620:			; <UNDEFINED> instruction: 0xf822f7fb
   14624:	blls	78e334 <rpl_re_syntax_options@@Base+0x75cc8c>
   14628:			; <UNDEFINED> instruction: 0xf8979303
   1462c:	ldr	r3, [r6, #-52]	; 0xffffffcc
   14630:	stmdals	r0, {r0, r3, r4, r5, r9, sl, lr}^
   14634:			; <UNDEFINED> instruction: 0xff0ef7fc
   14638:			; <UNDEFINED> instruction: 0xf47f2800
   1463c:	blls	113fb20 <rpl_re_syntax_options@@Base+0x110e478>
   14640:	eorls	r2, r2, #12, 4	; 0xc0000000
   14644:			; <UNDEFINED> instruction: 0xf47f2b00
   14648:			; <UNDEFINED> instruction: 0xf8ddaf43
   1464c:			; <UNDEFINED> instruction: 0x46d9a050
   14650:	ldrb	r2, [ip, r0]
   14654:	stmdals	r4, {r0, r1, r2, r3, r6, r9, sl, lr}^
   14658:			; <UNDEFINED> instruction: 0x46d046d9
   1465c:	ldrsbge	pc, [r0], #-141	; 0xffffff73	; <UNPREDICTABLE>
   14660:	cdp	7, 12, cr15, cr10, cr13, {7}
   14664:	strbvc	lr, [r3], #-2509	; 0xfffff633
   14668:	smlabthi	r8, sp, r8, pc	; <UNPREDICTABLE>
   1466c:	blcs	3b3dc <rpl_re_syntax_options@@Base+0x9d34>
   14670:	blls	16c8960 <rpl_re_syntax_options@@Base+0x16972b8>
   14674:	vqdmulh.s<illegal width 8>	d18, d0, d1
   14678:	bls	16b4bd0 <rpl_re_syntax_options@@Base+0x1683528>
   1467c:			; <UNDEFINED> instruction: 0xf1a39b1c
   14680:	bl	54aa8 <rpl_re_syntax_options@@Base+0x23400>
   14684:			; <UNDEFINED> instruction: 0xf04f01c2
   14688:	ldrshvs	r3, [sl], #47	; 0x2f
   1468c:	svccs	0x0008f843
   14690:			; <UNDEFINED> instruction: 0xd1fa4299
   14694:	andcs	r9, r0, r9, lsl #22
   14698:			; <UNDEFINED> instruction: 0x9c1c9a5a
   1469c:			; <UNDEFINED> instruction: 0xf1127f1b
   146a0:	stmdbls	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}^
   146a4:	tsteq	r0, #131	; 0x83	; <UNPREDICTABLE>
   146a8:	andcs	fp, r1, #24, 30	; 0x60
   146ac:	b	4ac734 <rpl_re_syntax_options@@Base+0x47b08c>
   146b0:	rsbvs	r1, r1, r3, lsl r3
   146b4:	tsthi	ip, r0, asr #32	; <UNPREDICTABLE>
   146b8:	smlalspl	pc, r8, sp, r8	; <UNPREDICTABLE>
   146bc:	bls	71cac4 <rpl_re_syntax_options@@Base+0x6eb41c>
   146c0:	svcls	0x002e9e32
   146c4:	ldrdgt	pc, [ip], #141	; 0x8d
   146c8:			; <UNDEFINED> instruction: 0xf8dd9c21
   146cc:	and	lr, r1, r8, ror #2
   146d0:	svccc	0x0008f852
   146d4:	andle	r1, r7, r8, asr ip
   146d8:	stccs	8, cr6, [r0, #-320]	; 0xfffffec0
   146dc:	rscshi	pc, ip, r0, asr #32
   146e0:	strtmi	r4, [r0], #-1059	; 0xfffffbdd
   146e4:	andcc	lr, r0, r2, asr #19
   146e8:	ldrbmi	r3, [r1, #-257]!	; 0xfffffeff
   146ec:	blls	7c8eb4 <rpl_re_syntax_options@@Base+0x79780c>
   146f0:	vstrle	d2, [pc, #-0]	; 146f8 <sigaltstack@plt+0x11e70>
   146f4:	blls	7bb064 <rpl_re_syntax_options@@Base+0x7899bc>
   146f8:	ldrmi	r9, [r3], #-2076	; 0xfffff7e4
   146fc:	bl	25f68 <quoting_style_vals@@Base+0x84a4>
   14700:	bl	15610 <sigaltstack@plt+0x12d88>
   14704:			; <UNDEFINED> instruction: 0xf04f01c1
   14708:	stmib	r3, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}^
   1470c:	movwcc	r2, #33280	; 0x8200
   14710:			; <UNDEFINED> instruction: 0xd1fa4299
   14714:	ldrdne	pc, [r4], sl
   14718:	stmdbcs	r0, {r2, r6, fp, ip, pc}
   1471c:	svcge	0x0079f43f
   14720:	svcls	0x001c9b5a
   14724:	movwcs	r1, #3676	; 0xe5c
   14728:	streq	pc, [r8], -r7, lsl #2
   1472c:	streq	pc, [ip, #-263]	; 0xfffffef9
   14730:			; <UNDEFINED> instruction: 0xf851e010
   14734:	addsmi	r2, sl, #35	; 0x23
   14738:	andcc	sp, r1, #11
   1473c:	eorscs	pc, r2, r7, asr r8	; <UNPREDICTABLE>
   14740:	eorscs	pc, r3, r6, asr #16
   14744:	eorcs	pc, r3, r1, asr r8	; <UNPREDICTABLE>
   14748:	sbceq	lr, r2, #7168	; 0x1c00
   1474c:			; <UNDEFINED> instruction: 0xf84568d2
   14750:	movwcc	r2, #4147	; 0x1033
   14754:	mvnle	r4, r3, lsr #5
   14758:			; <UNDEFINED> instruction: 0x4692e75b
   1475c:			; <UNDEFINED> instruction: 0xe78546d9
   14760:	vldmiavs	fp, {d25-<overflow reg d34>}
   14764:			; <UNDEFINED> instruction: 0xf47f2b00
   14768:			; <UNDEFINED> instruction: 0xf8ddaec0
   1476c:			; <UNDEFINED> instruction: 0x46d9a050
   14770:	ldmdbls	r3, {r2, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}
   14774:	bllt	1612778 <rpl_re_syntax_options@@Base+0x15e10d0>
   14778:			; <UNDEFINED> instruction: 0x3058f89a
   1477c:	movweq	pc, #8211	; 0x2013	; <UNPREDICTABLE>
   14780:	blge	fe211984 <rpl_re_syntax_options@@Base+0xfe1e02dc>
   14784:			; <UNDEFINED> instruction: 0xf7ff9344
   14788:			; <UNDEFINED> instruction: 0xf8ddbb94
   1478c:			; <UNDEFINED> instruction: 0x46d9a050
   14790:	stmdals	r4, {r2, r3, r8, r9, sp}^
   14794:	ldr	r9, [ip, -sl, lsl #6]!
   14798:			; <UNDEFINED> instruction: 0xf7ed4620
   1479c:	ldrtmi	lr, [r0], -lr, lsr #28
   147a0:	cdp	7, 2, cr15, cr10, cr13, {7}
   147a4:			; <UNDEFINED> instruction: 0xf7fa4658
   147a8:	stcls	15, cr15, [r1, #-452]!	; 0xfffffe3c
   147ac:	strls	lr, [r1, #-1643]!	; 0xfffff995
   147b0:	movwcs	lr, #33803	; 0x840b
   147b4:	bllt	fed127b8 <rpl_re_syntax_options@@Base+0xfece1110>
   147b8:	ldrsbge	pc, [r0], #-141	; 0xffffff73	; <UNPREDICTABLE>
   147bc:			; <UNDEFINED> instruction: 0x932146d9
   147c0:	stmdals	r4, {r1, r3, r8, ip, pc}^
   147c4:			; <UNDEFINED> instruction: 0xf8dde725
   147c8:			; <UNDEFINED> instruction: 0x46d9a050
   147cc:	str	r9, [r0, -r4, asr #16]!
   147d0:			; <UNDEFINED> instruction: 0xf8dd280c
   147d4:			; <UNDEFINED> instruction: 0x46d9a050
   147d8:	adcshi	pc, r6, r0, asr #32
   147dc:	str	r9, [r3, -sl]
   147e0:	andeq	fp, r1, r4, ror r0
   147e4:	andeq	r0, r0, r0, lsl #4
   147e8:	mlascc	r4, r7, r9, pc	; <UNPREDICTABLE>
   147ec:	blle	4df3f4 <rpl_re_syntax_options@@Base+0x4add4c>
   147f0:			; <UNDEFINED> instruction: 0xf8dd9b04
   147f4:	blcs	3c81c <rpl_re_syntax_options@@Base+0xb174>
   147f8:	cfldrsge	mvf15, [r0, #-252]	; 0xffffff04
   147fc:	movwls	r9, #27396	; 0x6b04
   14800:			; <UNDEFINED> instruction: 0x4605e435
   14804:	strtmi	lr, [r2], r3, ror #8
   14808:	movwcs	lr, #50440	; 0xc508
   1480c:	ldrsbge	pc, [r0], #-141	; 0xffffff73	; <UNPREDICTABLE>
   14810:			; <UNDEFINED> instruction: 0x462046d9
   14814:	ldrbt	r9, [ip], sl, lsl #6
   14818:			; <UNDEFINED> instruction: 0xf1079b02
   1481c:	ldmvs	r9!, {r2, r3, r9}
   14820:			; <UNDEFINED> instruction: 0xf7fc4658
   14824:	andls	pc, r6, pc, asr sl	; <UNPREDICTABLE>
   14828:	mvnle	r2, r0, lsl #16
   1482c:	bcc	10970 <sigaltstack@plt+0xe0e8>
   14830:			; <UNDEFINED> instruction: 0xf107e41d
   14834:			; <UNDEFINED> instruction: 0xf1070408
   14838:	movwcs	r0, #1292	; 0x50c
   1483c:			; <UNDEFINED> instruction: 0x46214658
   14840:			; <UNDEFINED> instruction: 0xf7fc462a
   14844:	pkhtbmi	pc, r2, sp, asr #18	; <UNPREDICTABLE>
   14848:	stmdacs	r0, {r1, r5, ip, pc}
   1484c:	cfstrdge	mvd15, [r6], #508	; 0x1fc
   14850:	mlascc	r4, r7, r8, pc	; <UNPREDICTABLE>
   14854:	ldrtle	r0, [r2], #-1630	; 0xfffff9a2
   14858:	andls	r2, r3, #0, 4
   1485c:	bllt	12860 <sigaltstack@plt+0xffd8>
   14860:			; <UNDEFINED> instruction: 0x46204690
   14864:	stcl	7, cr15, [r8, #948]	; 0x3b4
   14868:			; <UNDEFINED> instruction: 0xf7ed9805
   1486c:			; <UNDEFINED> instruction: 0xf1b8edc6
   14870:			; <UNDEFINED> instruction: 0xf43f0f01
   14874:			; <UNDEFINED> instruction: 0xf8ddae04
   14878:			; <UNDEFINED> instruction: 0x46d9a050
   1487c:	eorhi	pc, r8, sp, asr #17
   14880:	strb	r9, [r6], r4, asr #16
   14884:	movwcs	r4, #50720	; 0xc620
   14888:	ldrsbge	pc, [r0], #-141	; 0xffffff73	; <UNPREDICTABLE>
   1488c:	movwls	r4, #42713	; 0xa6d9
   14890:	ldc	7, cr15, [r2, #948]!	; 0x3b4
   14894:	ldrt	r9, [ip], r4, asr #16
   14898:	strb	r9, [r2, r5, lsl #12]!
   1489c:	stmdals	r2, {r0, r1, r6, r9, sl, lr}
   148a0:			; <UNDEFINED> instruction: 0x46214632
   148a4:			; <UNDEFINED> instruction: 0xffccf7fb
   148a8:	ldrtmi	r4, [r0], -r0, lsl #13
   148ac:	stc	7, cr15, [r4, #948]!	; 0x3b4
   148b0:	svceq	0x0000f1b8
   148b4:	mcrge	4, 6, pc, cr14, cr15, {1}	; <UNPREDICTABLE>
   148b8:	movwls	r2, #21248	; 0x5300
   148bc:			; <UNDEFINED> instruction: 0x462ae7d1
   148c0:	ldrbmi	r4, [r8], -r1, lsr #12
   148c4:	ldc2l	7, cr15, [lr, #1016]	; 0x3f8
   148c8:	eorls	r4, r2, r2, lsl #13
   148cc:			; <UNDEFINED> instruction: 0xf47f2800
   148d0:			; <UNDEFINED> instruction: 0xf897aca5
   148d4:			; <UNDEFINED> instruction: 0xe7bf3034
   148d8:	svclt	0x0014429e
   148dc:	eorcc	pc, r3, r7, asr r8	; <UNPREDICTABLE>
   148e0:	addmi	r4, r6, #103809024	; 0x6300000
   148e4:	svclt	0x000c6013
   148e8:			; <UNDEFINED> instruction: 0xf8574660
   148ec:	ldrbt	r0, [r7], r0, lsr #32
   148f0:			; <UNDEFINED> instruction: 0x3058f89a
   148f4:	strle	r0, [r6, #-2012]	; 0xfffff824
   148f8:	ldrdcc	pc, [ip], #-138	; 0xffffff76
   148fc:	svclt	0x00d42b00
   14900:	movwcs	r2, #4864	; 0x1300
   14904:	blls	7f9588 <rpl_re_syntax_options@@Base+0x7c7ee0>
   14908:	ldcls	6, cr4, [ip], {73}	; 0x49
   1490c:	movwls	r9, #2057	; 0x809
   14910:			; <UNDEFINED> instruction: 0x46239a5a
   14914:	blx	ff8d2914 <rpl_re_syntax_options@@Base+0xff8a126c>
   14918:			; <UNDEFINED> instruction: 0xf47f2800
   1491c:	stmdavs	r3!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, sp, pc}
   14920:	bls	10ce450 <rpl_re_syntax_options@@Base+0x109cda8>
   14924:	ldmdbls	ip, {r8, r9, sp}
   14928:	andcc	lr, r0, #3162112	; 0x304000
   1492c:			; <UNDEFINED> instruction: 0xf7ede6c4
   14930:	blmi	910008 <rpl_re_syntax_options@@Base+0x8de960>
   14934:	eorsmi	pc, r5, #64, 4
   14938:	stmdami	r3!, {r1, r5, r8, fp, lr}
   1493c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   14940:	ldrbtmi	r3, [r8], #-832	; 0xfffffcc0
   14944:	svc	0x009af7ed
   14948:	vqdmulh.s<illegal width 8>	d20, d0, d16
   1494c:	stmdbmi	r0!, {r2, r3, r5, r6, r9, lr}
   14950:	ldrbtmi	r4, [fp], #-2080	; 0xfffff7e0
   14954:	movtcc	r4, #1145	; 0x479
   14958:			; <UNDEFINED> instruction: 0xf7ed4478
   1495c:	bls	c907a4 <rpl_re_syntax_options@@Base+0xc5f0fc>
   14960:	ldmdbls	r3!, {r0, r2, r3, sl, fp, ip, pc}
   14964:	addsmi	r1, r9, #700416	; 0xab000
   14968:	ldmdbls	r3, {r0, r1, r3, r4, r8, fp, ip, lr, pc}
   1496c:	svclt	0x00c942a9
   14970:	strtmi	r9, [r3], -ip, lsr #18
   14974:	ldmdbne	fp, {r0, r1, r3, r6, r7, sl, fp, ip, lr}
   14978:	blcs	329ec <rpl_re_syntax_options@@Base+0x1344>
   1497c:	blge	991b80 <rpl_re_syntax_options@@Base+0x9604d8>
   14980:	ldmdbls	r6, {r1, r3, r4, r8, r9, fp, ip, pc}
   14984:	blls	4a5a00 <rpl_re_syntax_options@@Base+0x474358>
   14988:	addsmi	r9, sp, #138412032	; 0x8400000
   1498c:	movwcs	fp, #4052	; 0xfd4
   14990:	addmi	r2, sp, #67108864	; 0x4000000
   14994:			; <UNDEFINED> instruction: 0xf043bfb8
   14998:	blcs	155a4 <sigaltstack@plt+0x12d1c>
   1499c:			; <UNDEFINED> instruction: 0xf7ffd0e1
   149a0:	bls	174396c <rpl_re_syntax_options@@Base+0x17122c4>
   149a4:	ldrbmi	r4, [r8], -r9, lsr #12
   149a8:			; <UNDEFINED> instruction: 0xf9d6f7fc
   149ac:	bls	c82df4 <rpl_re_syntax_options@@Base+0xc5174c>
   149b0:	ldrb	r1, [sl, fp, lsr #21]
   149b4:	ldrbmi	r9, [r9], sl
   149b8:	ldrsbge	pc, [r0], #-141	; 0xffffff73	; <UNPREDICTABLE>
   149bc:	strt	r9, [r8], -r4, asr #16
   149c0:	andeq	r8, r0, r4, ror #27
   149c4:	andeq	r9, r0, r6, lsl #1
   149c8:	strdeq	r9, [r0], -r2
   149cc:	andeq	r8, r0, lr, asr #27
   149d0:	andeq	r9, r0, r0, ror r0
   149d4:	ldrdeq	r9, [r0], -ip
   149d8:	svcmi	0x00f0e92d
   149dc:			; <UNDEFINED> instruction: 0xf8df4682
   149e0:			; <UNDEFINED> instruction: 0xb09d54fc
   149e4:	ldrbteq	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   149e8:	ldrbtmi	r4, [sp], #-1681	; 0xfffff96f
   149ec:	ldrdcs	pc, [r4], #-138	; 0xffffff76	; <UNPREDICTABLE>
   149f0:	streq	lr, [r9], pc, asr #20
   149f4:	stmdapl	r8!, {r1, r2, r9, sl, ip, pc}
   149f8:			; <UNDEFINED> instruction: 0xf852468b
   149fc:	ldmibne	r1, {r0, r3, r5, ip, sp, lr}
   14a00:			; <UNDEFINED> instruction: 0x2600461c
   14a04:	strtmi	r6, [fp], -r2, lsl #16
   14a08:	strls	r9, [r5, -r8]
   14a0c:	ldrsbpl	pc, [r4], #-138	; 0xffffff76	; <UNPREDICTABLE>
   14a10:	stmdavs	r3!, {r0, r1, r4, r9, sl, ip, pc}^
   14a14:	svccs	0x0000921b
   14a18:	cmphi	fp, r0	; <UNPREDICTABLE>
   14a1c:			; <UNDEFINED> instruction: 0xf8dbb99b
   14a20:			; <UNDEFINED> instruction: 0xf8422000
   14a24:	stmdavs	fp, {r0, r3, r5, ip, sp}
   14a28:	mlascc	r4, r3, r8, pc	; <UNPREDICTABLE>
   14a2c:	movteq	pc, #19	; <UNPREDICTABLE>
   14a30:			; <UNDEFINED> instruction: 0x4618d15e
   14a34:	bls	6fb65c <rpl_re_syntax_options@@Base+0x6c9fb4>
   14a38:	addsmi	r6, sl, #1769472	; 0x1b0000
   14a3c:	subhi	pc, sl, #64	; 0x40
   14a40:	pop	{r0, r2, r3, r4, ip, sp, pc}
   14a44:	qsub8mi	r8, r2, r0
   14a48:	ldmdage	r4, {r0, r3, r5, r9, sl, lr}
   14a4c:			; <UNDEFINED> instruction: 0xf7fb9614
   14a50:	blls	554384 <rpl_re_syntax_options@@Base+0x522cdc>
   14a54:	blcs	26278 <quoting_style_vals@@Base+0x87b4>
   14a58:	strmi	sp, [r0], fp, ror #3
   14a5c:	svcvs	0x001cf858
   14a60:	stmdavs	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, fp, ip, sp, pc}^
   14a64:	movweq	lr, #31175	; 0x79c7
   14a68:			; <UNDEFINED> instruction: 0xf7ed0080
   14a6c:	rsbsvs	lr, r8, #12416	; 0x3080
   14a70:	stmdavs	r3!, {r3, r5, r7, r8, ip, sp, pc}^
   14a74:	blcs	3a2cc <rpl_re_syntax_options@@Base+0x8c24>
   14a78:	smladcs	ip, r3, sp, sp
   14a7c:	stmdavs	r3!, {r0, r1, sp, lr, pc}^
   14a80:	addsmi	r3, lr, #1048576	; 0x100000
   14a84:	stmiavs	r2!, {r0, r2, r3, r9, fp, ip, lr, pc}
   14a88:	stmibvs	fp!, {r6, r9, sl, lr}^
   14a8c:	eorne	pc, r6, r2, asr r8	; <UNPREDICTABLE>
   14a90:	tstcc	r1, r7, lsl #22	; <UNPREDICTABLE>
   14a94:			; <UNDEFINED> instruction: 0xf8cef7fb
   14a98:	stmdacs	r0, {r2, r4, ip, pc}
   14a9c:	movwcs	sp, #49391	; 0xc0ef
   14aa0:	blls	18e9c4 <rpl_re_syntax_options@@Base+0x15d31c>
   14aa4:	strtmi	r4, [r0], -r2, asr #12
   14aa8:	movwls	r3, #41732	; 0xa304
   14aac:			; <UNDEFINED> instruction: 0xf7fb4619
   14ab0:	andsls	pc, r3, r7, lsl #21
   14ab4:			; <UNDEFINED> instruction: 0xf0402800
   14ab8:			; <UNDEFINED> instruction: 0xf8db81f7
   14abc:	blcs	20b14 <quoting_style_vals@@Base+0x3050>
   14ac0:	cmphi	r5, r0, asr #32	; <UNPREDICTABLE>
   14ac4:	strtmi	r4, [r9], -r2, lsr #12
   14ac8:			; <UNDEFINED> instruction: 0xf8dba813
   14acc:			; <UNDEFINED> instruction: 0xf7fb4000
   14ad0:	blls	514304 <rpl_re_syntax_options@@Base+0x4e2c5c>
   14ad4:	eoreq	pc, r9, r4, asr #16
   14ad8:			; <UNDEFINED> instruction: 0xd1aa2b00
   14adc:			; <UNDEFINED> instruction: 0xf8da9b06
   14ae0:	ldrmi	r1, [r9], #-100	; 0xffffff9c
   14ae4:			; <UNDEFINED> instruction: 0xf893680b
   14ae8:			; <UNDEFINED> instruction: 0xf0133034
   14aec:	adcle	r0, r0, r0, asr #6
   14af0:	ldrdmi	pc, [ip], #-138	; 0xffffff76	; <UNPREDICTABLE>
   14af4:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   14af8:			; <UNDEFINED> instruction: 0x46232014
   14afc:	ble	6e6164 <rpl_re_syntax_options@@Base+0x6b4abc>
   14b00:	andeq	lr, r3, #8, 22	; 0x2000
   14b04:	ldrsbtne	pc, [r4], #-138	; 0xffffff76	; <UNPREDICTABLE>
   14b08:	sbcsvc	lr, r2, #2048	; 0x800
   14b0c:	blx	18c5e <sigaltstack@plt+0x163d6>
   14b10:	stmdavs	sp!, {r1, r8, sl, ip}^
   14b14:	cfstr32le	mvfx4, [sp, #-676]	; 0xfffffd5c
   14b18:	bl	24cee0 <rpl_re_syntax_options@@Base+0x21b838>
   14b1c:	bl	d572c <rpl_re_syntax_options@@Base+0xa4084>
   14b20:	ldrsbne	r7, [fp], #-51	; 0xffffffcd
   14b24:	strne	pc, [r3, #-2816]	; 0xfffff500
   14b28:	stmdavs	sp!, {r1, r2, r3, r4, r9, sl, lr}^
   14b2c:	vrshl.u8	d4, d25, d16
   14b30:	ldrmi	r8, [sl], -r7, ror #1
   14b34:	blle	ffc2617c <rpl_re_syntax_options@@Base+0xffbf4ad4>
   14b38:	vrshl.u8	q10, q2, q0
   14b3c:	andscs	r8, r4, #221	; 0xdd
   14b40:	ldrsbtcc	pc, [r4], #-138	; 0xffffff76	; <UNPREDICTABLE>
   14b44:	vqdmulh.s<illegal width 8>	d15, d8, d2
   14b48:	ldmdavs	fp, {r0, r1, r4, sl, lr}^
   14b4c:	ldrmi	r9, [r9, #527]	; 0x20f
   14b50:	sbcshi	pc, r2, r0, asr #32
   14b54:	svccc	0x00fff1b8
   14b58:	sbchi	pc, lr, r0
   14b5c:			; <UNDEFINED> instruction: 0xf8da9b05
   14b60:	ldmvs	r8, {r2, r4, r6, ip, sp, lr}
   14b64:	tstls	r4, #0, 6
   14b68:	vqsub.u8	d20, d16, d8
   14b6c:			; <UNDEFINED> instruction: 0xf10b80c5
   14b70:			; <UNDEFINED> instruction: 0xf8cd0218
   14b74:	andls	sl, ip, #28
   14b78:			; <UNDEFINED> instruction: 0xf8cd469a
   14b7c:	and	r8, r6, r0, asr #32
   14b80:	andsle	r2, r6, r4, lsl #22
   14b84:	beq	90fb4 <rpl_re_syntax_options@@Base+0x5f90c>
   14b88:	vabal.s8	q2, d16, d2
   14b8c:	blls	174e58 <rpl_re_syntax_options@@Base+0x1437b0>
   14b90:	ldrdcs	pc, [r8], -fp
   14b94:	ldmdavs	fp!, {r0, r3, r4, r6, r7, fp, sp, lr}
   14b98:	eorpl	pc, sl, r1, asr r8	; <UNPREDICTABLE>
   14b9c:	bl	e55f8 <rpl_re_syntax_options@@Base+0xb3f50>
   14ba0:	ldmdbvc	fp, {r0, r2, r6, r7, r8, r9}
   14ba4:			; <UNDEFINED> instruction: 0xf8dbd1ec
   14ba8:	ldrmi	r2, [r1, #12]
   14bac:	blcs	148f5c <rpl_re_syntax_options@@Base+0x1178b4>
   14bb0:	blls	209358 <rpl_re_syntax_options@@Base+0x1d7cb0>
   14bb4:	ldrdhi	pc, [r0], #-141	; 0xffffff73
   14bb8:	subge	pc, r4, sp, asr #17
   14bbc:	adceq	r6, fp, ip, asr pc
   14bc0:	movwcs	r9, #49929	; 0xc309
   14bc4:	vqrdmulh.s<illegal width 8>	d15, d5, d3
   14bc8:	blls	3f97f8 <rpl_re_syntax_options@@Base+0x3c8150>
   14bcc:			; <UNDEFINED> instruction: 0xf10b441c
   14bd0:	movwls	r0, #45844	; 0xb314
   14bd4:	movwls	sl, #56084	; 0xdb14
   14bd8:	ldrtmi	r4, [r9], fp, asr #12
   14bdc:	ldrmi	r4, [sp], -pc, lsr #12
   14be0:			; <UNDEFINED> instruction: 0xf8d9e066
   14be4:	blls	25cc1c <rpl_re_syntax_options@@Base+0x22b574>
   14be8:			; <UNDEFINED> instruction: 0xf8db58d6
   14bec:	ldrmi	r2, [r2, #12]
   14bf0:			; <UNDEFINED> instruction: 0xf8dbdc58
   14bf4:			; <UNDEFINED> instruction: 0xf8522000
   14bf8:	stmdacs	r0, {r1, r3, r5}
   14bfc:			; <UNDEFINED> instruction: 0xf100d052
   14c00:	ldrtmi	r0, [r2], -ip, lsl #2
   14c04:			; <UNDEFINED> instruction: 0xf7fa6880
   14c08:	stmdacs	r0, {r0, r1, r2, r3, r5, r6, r9, sl, fp, ip, sp, lr, pc}
   14c0c:			; <UNDEFINED> instruction: 0xf8cdd04a
   14c10:	ldrtmi	sl, [fp], -r8
   14c14:	bls	33a420 <rpl_re_syntax_options@@Base+0x308d78>
   14c18:	stmdbls	fp, {r8, sl, ip, pc}
   14c1c:			; <UNDEFINED> instruction: 0xf7fa9807
   14c20:	stmdacs	r0, {r0, r1, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
   14c24:	blls	549124 <rpl_re_syntax_options@@Base+0x517a7c>
   14c28:	rsble	r2, sp, r0, lsl #22
   14c2c:			; <UNDEFINED> instruction: 0x4620ac18
   14c30:	stmib	sp, {r0, r6, r9, sl, lr}^
   14c34:			; <UNDEFINED> instruction: 0xf7f97516
   14c38:	stmdacs	r0, {r0, r1, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   14c3c:	mrshi	pc, (UNDEF: 70)	; <UNPREDICTABLE>
   14c40:	ldmib	sp, {r2, r4, r8, r9, fp, ip, pc}^
   14c44:	stmdbls	sp, {r1, r2, sp}
   14c48:			; <UNDEFINED> instruction: 0xf7fe589e
   14c4c:	stmdacs	r0, {r0, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
   14c50:			; <UNDEFINED> instruction: 0xf8dbd16b
   14c54:	bls	518c6c <rpl_re_syntax_options@@Base+0x4e75c4>
   14c58:	stfnep	f3, [fp], #-196	; 0xffffff3c
   14c5c:			; <UNDEFINED> instruction: 0xf7fb4648
   14c60:	stmdacs	r0, {r0, r1, r2, r3, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   14c64:	bls	5491f0 <rpl_re_syntax_options@@Base+0x517b48>
   14c68:	blge	6bbcd4 <rpl_re_syntax_options@@Base+0x68a62c>
   14c6c:	movwls	r9, #59654	; 0xe906
   14c70:	subspl	r4, r6, r0, lsr #12
   14c74:			; <UNDEFINED> instruction: 0x46424619
   14c78:	mrc2	7, 1, pc, cr6, cr10, {7}
   14c7c:	addsmi	r1, r4, #1056	; 0x420
   14c80:	smlabtcs	r0, ip, pc, fp	; <UNPREDICTABLE>
   14c84:	b	145d090 <rpl_re_syntax_options@@Base+0x142b9e8>
   14c88:	ldrdle	r7, [r6, -r2]
   14c8c:	ldmdage	r9, {r1, r2, r3, r8, r9, fp, ip, pc}
   14c90:	ldrls	r3, [r9], #-3073	; 0xfffff3ff
   14c94:			; <UNDEFINED> instruction: 0xf7fa4619
   14c98:	blls	21470c <rpl_re_syntax_options@@Base+0x1e3064>
   14c9c:	svcvs	0x005b2414
   14ca0:	strcc	pc, [r8], #-2820	; 0xfffff4fc
   14ca4:			; <UNDEFINED> instruction: 0xf1087c23
   14ca8:	ldrcc	r0, [r4], #-2049	; 0xfffff7ff
   14cac:	suble	r2, r7, r0, lsl #22
   14cb0:	addsmi	r6, pc, #2293760	; 0x230000
   14cb4:	ldmib	r4, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
   14cb8:	bne	ff4a14c8 <rpl_re_syntax_options@@Base+0xff46fe20>
   14cbc:	beq	cf8d8 <rpl_re_syntax_options@@Base+0x9e230>
   14cc0:	orrle	r2, lr, r0, lsl #20
   14cc4:			; <UNDEFINED> instruction: 0x2014f8d9
   14cc8:	ldrmi	r9, [sl], #-2826	; 0xfffff4f6
   14ccc:	ldmdavs	r6, {r1, r4, r7, fp, sp, lr}
   14cd0:			; <UNDEFINED> instruction: 0xf8dbe78b
   14cd4:	ldmdblt	r3, {sp, lr}
   14cd8:	eorcc	pc, r9, r6, asr #16
   14cdc:	strtmi	lr, [r2], -r9, lsr #13
   14ce0:	ldmdage	r3, {r0, r3, r5, r9, sl, lr}
   14ce4:	stc2	7, cr15, [r0, #-1004]	; 0xfffffc14
   14ce8:			; <UNDEFINED> instruction: 0xf8469b13
   14cec:	strt	r0, [r0], r9, lsr #32
   14cf0:	blcs	3b948 <rpl_re_syntax_options@@Base+0xa2a0>
   14cf4:	rscshi	pc, r0, r0, asr #32
   14cf8:	ldr	r2, [sl], r0, lsl #6
   14cfc:			; <UNDEFINED> instruction: 0x461a4616
   14d00:	stmdaeq	r1, {r1, r2, r8, ip, sp, lr, pc}
   14d04:	usat	r4, #25, r3, lsl #12
   14d08:			; <UNDEFINED> instruction: 0xf8dd465e
   14d0c:	mcrgt	0, 0, ip, cr15, cr4, {1}
   14d10:	stmia	ip!, {r3, r4, sl, fp, sp, pc}
   14d14:	ldm	r6, {r0, r1, r2, r3}
   14d18:	stm	ip, {r0, r1, r2}
   14d1c:	ldrtmi	r0, [r1], -r7
   14d20:			; <UNDEFINED> instruction: 0xf7fb4620
   14d24:	stmdacs	r0, {r0, r2, r5, r6, r8, r9, fp, ip, sp, lr, pc}
   14d28:	strmi	sp, [r3], -r1, lsl #1
   14d2c:	bcs	3b584 <rpl_re_syntax_options@@Base+0x9edc>
   14d30:	mrcge	4, 3, APSR_nzcv, cr15, cr15, {1}
   14d34:	movwls	r9, #22554	; 0x581a
   14d38:	bl	17d2cf4 <rpl_re_syntax_options@@Base+0x17a164c>
   14d3c:	ldrbt	r9, [r8], -r5, lsl #22
   14d40:	strbmi	r9, [pc], -r5, lsl #22
   14d44:	ldrdge	pc, [r4], #-141	; 0xffffff73
   14d48:	ldmvs	r8, {r0, r3, r5, r7, r9, sl, lr}
   14d4c:			; <UNDEFINED> instruction: 0xf8dae71a
   14d50:	movwls	r3, #28788	; 0x7074
   14d54:	strmi	sp, [r6], -ip, asr #26
   14d58:	eorsge	pc, r0, sp, asr #17
   14d5c:	eorls	pc, r4, sp, asr #17
   14d60:			; <UNDEFINED> instruction: 0x3018f8db
   14d64:	stmdals	r9, {r2, r4, r9, sp}
   14d68:	eorcc	pc, r6, r3, asr r8	; <UNPREDICTABLE>
   14d6c:	vqrdmulh.s<illegal width 8>	d15, d3, d2
   14d70:	ldrmi	r9, [sl], #-2567	; 0xfffff5f9
   14d74:	addmi	r6, r8, #9502720	; 0x910000
   14d78:	ldmdavs	r1, {r0, r4, r5, r8, sl, fp, ip, lr, pc}^
   14d7c:	sfmle	f4, 4, [lr], #-544	; 0xfffffde0
   14d80:	ldmvs	r2, {r0, r1, r2, r8, fp, ip, pc}^
   14d84:	stmiapl	r9, {r0, r1, r2, r5, r6, fp, sp, lr}^
   14d88:	stmdavs	fp!, {r4, r7, r9, lr}
   14d8c:	eorshi	pc, r1, r3, asr r8	; <UNPREDICTABLE>
   14d90:	svccs	0x0000d031
   14d94:			; <UNDEFINED> instruction: 0xf04fbfc4
   14d98:			; <UNDEFINED> instruction: 0xf8dd0900
   14d9c:	stcle	0, cr10, [r5], {40}	; 0x28
   14da0:			; <UNDEFINED> instruction: 0xf109e01d
   14da4:	ldrmi	r0, [r9, #2305]!	; 0x901
   14da8:	stmdavs	fp!, {r0, r3, r4, r9, fp, ip, lr, pc}
   14dac:			; <UNDEFINED> instruction: 0xf85268a2
   14db0:	bl	d8e5c <rpl_re_syntax_options@@Base+0xa77b4>
   14db4:	ldmdbvc	r2, {r0, r6, r7, r9}
   14db8:	bcs	635e0 <rpl_re_syntax_options@@Base+0x31f38>
   14dbc:			; <UNDEFINED> instruction: 0xf853d8f1
   14dc0:	ldrmi	r3, [r8, #49]	; 0x31
   14dc4:	ldrbmi	sp, [r3], -sp, ror #3
   14dc8:	strtmi	r4, [r8], -r2, lsr #12
   14dcc:	blx	1e52dc4 <rpl_re_syntax_options@@Base+0x1e2171c>
   14dd0:	cmnle	r9, r0, lsl #16
   14dd4:			; <UNDEFINED> instruction: 0xf1096867
   14dd8:	ldrmi	r0, [r9, #2305]!	; 0x901
   14ddc:			; <UNDEFINED> instruction: 0xf8dbdbe5
   14de0:			; <UNDEFINED> instruction: 0x36013014
   14de4:	blle	feee5864 <rpl_re_syntax_options@@Base+0xfeeb41bc>
   14de8:	ldrsbtge	pc, [r0], -sp	; <UNPREDICTABLE>
   14dec:	ldrdls	pc, [r4], -sp	; <UNPREDICTABLE>
   14df0:	tstls	r3, #0, 6
   14df4:	svccs	0x0000e666
   14df8:	stmiavs	r1!, {r0, r4, r5, r6, r7, r8, sl, fp, ip, lr, pc}
   14dfc:	rscscc	pc, pc, #79	; 0x4f
   14e00:	bl	66860 <rpl_re_syntax_options@@Base+0x351b8>
   14e04:	strmi	r0, [ip], r7, lsl #19
   14e08:	ldrmi	r9, [r1], -fp, lsl #2
   14e0c:	stmdacs	r9, {r3, sp, lr, pc}
   14e10:			; <UNDEFINED> instruction: 0xf8dad104
   14e14:	strmi	r0, [r0]
   14e18:	ldrmi	fp, [r1], -r8, lsl #30
   14e1c:	andle	r4, lr, r1, ror #11
   14e20:	blcs	152f98 <rpl_re_syntax_options@@Base+0x1218f0>
   14e24:	beq	ff0cfa38 <rpl_re_syntax_options@@Base+0xff09e390>
   14e28:	muleq	r4, sl, r8
   14e2c:	mvnle	r2, r8, lsl #16
   14e30:	eorseq	pc, r2, r3, asr r8	; <UNPREDICTABLE>
   14e34:	svclt	0x00084580
   14e38:	strbmi	r4, [r1, #1686]!	; 0x696
   14e3c:			; <UNDEFINED> instruction: 0xf1bed1f0
   14e40:	strmi	r0, [r8], r0, lsl #30
   14e44:	stmdbls	fp, {r0, r3, r7, r9, sl, lr}
   14e48:			; <UNDEFINED> instruction: 0x4643da30
   14e4c:	blle	ff19fa54 <rpl_re_syntax_options@@Base+0xff16e3ac>
   14e50:			; <UNDEFINED> instruction: 0xf04f960b
   14e54:	ldrtmi	r0, [lr], -r0, lsl #16
   14e58:			; <UNDEFINED> instruction: 0xf108e004
   14e5c:	strbmi	r0, [r6, #-2049]	; 0xfffff7ff
   14e60:	stmiavs	r1!, {r1, r2, r4, r5, r8, sl, fp, ip, lr, pc}
   14e64:	eorvc	pc, r8, r1, asr r8	; <UNPREDICTABLE>
   14e68:	stmibvs	r8!, {r2, r3, r8, r9, sp}^
   14e6c:	blx	e679e <rpl_re_syntax_options@@Base+0xb50f6>
   14e70:	ldrbmi	pc, [r0], #-2567	; 0xfffff5f9	; <UNPREDICTABLE>
   14e74:	mrseq	pc, (UNDEF: 24)	; <UNPREDICTABLE>
   14e78:			; <UNDEFINED> instruction: 0xf7fa6840
   14e7c:	stmdacs	r0, {r0, r2, r4, r5, r8, sl, fp, ip, sp, lr, pc}
   14e80:	stmibvs	r9!, {r0, r1, r3, r5, r6, r7, r8, ip, lr, pc}
   14e84:	movweq	lr, #43777	; 0xab01
   14e88:	tsteq	r8, r3, lsl #2	; <UNPREDICTABLE>
   14e8c:			; <UNDEFINED> instruction: 0xf7fa6858
   14e90:	stmdacs	r0, {r0, r1, r3, r5, r8, sl, fp, ip, sp, lr, pc}
   14e94:	ldrtmi	sp, [r9], -r1, ror #3
   14e98:	strtmi	r9, [r2], -sl, lsl #22
   14e9c:			; <UNDEFINED> instruction: 0xf7fc4628
   14ea0:	stmdblt	r8, {r0, r1, r2, r3, r9, fp, ip, sp, lr, pc}
   14ea4:	ldrb	r6, [sl, r6, ror #16]
   14ea8:	strb	r4, [r2, #1539]	; 0x603
   14eac:	blls	2a6878 <rpl_re_syntax_options@@Base+0x2751d0>
   14eb0:	strtmi	r4, [r8], -r2, lsr #12
   14eb4:	blx	152eac <rpl_re_syntax_options@@Base+0x121804>
   14eb8:	mvnsle	r2, r0, lsl #16
   14ebc:	blcs	267d0 <quoting_style_vals@@Base+0x8d0c>
   14ec0:	stmdavs	r7!, {r0, r2, r3, r7, r8, r9, fp, ip, lr, pc}^
   14ec4:	stcle	15, cr2, [sl]
   14ec8:	strb	r6, [r1, r1, lsr #17]
   14ecc:	str	r2, [sp, -ip, lsl #6]!
   14ed0:	str	r9, [r4, fp, lsl #28]
   14ed4:	b	ff852e90 <rpl_re_syntax_options@@Base+0xff8217e8>
   14ed8:	str	r2, [fp, -r0, lsl #6]!
   14edc:	andeq	sl, r1, lr, lsr r3
   14ee0:	andeq	r0, r0, r0, lsl #4
   14ee4:	strcc	pc, [r8, #2271]!	; 0x8df
   14ee8:	svcmi	0x00f0e92d
   14eec:			; <UNDEFINED> instruction: 0xf8df460c
   14ef0:	ldrbtmi	r1, [fp], #-1444	; 0xfffffa5c
   14ef4:	bvs	fe9e6710 <rpl_re_syntax_options@@Base+0xfe9b5068>
   14ef8:	addlt	r6, r5, r0, lsr #23
   14efc:	andhi	pc, r1, r3, asr r8	; <UNPREDICTABLE>
   14f00:			; <UNDEFINED> instruction: 0xf8d842b8
   14f04:	svclt	0x00d83000
   14f08:	movwls	r2, #12288	; 0x3000
   14f0c:	movwcs	fp, #12252	; 0x2fdc
   14f10:	vrhadd.u8	d23, d0, d27
   14f14:			; <UNDEFINED> instruction: 0xf8d480c6
   14f18:	ldrmi	fp, [r1], r4
   14f1c:	stmibvc	fp!, {r1, r5, r8, sl, fp, sp, lr}
   14f20:	andvs	pc, r7, fp, lsl r8	; <UNPREDICTABLE>
   14f24:			; <UNDEFINED> instruction: 0xf0232a01
   14f28:			; <UNDEFINED> instruction: 0x71ab0360
   14f2c:	vhadd.u8	d23, d0, d30
   14f30:	stmibvs	r3!, {r0, r6, r7, pc}^
   14f34:	mulle	r5, pc, r2	; <UNPREDICTABLE>
   14f38:			; <UNDEFINED> instruction: 0xf85368a3
   14f3c:	movwcc	r3, #4135	; 0x1027
   14f40:	msrhi	SPSR_c, r0
   14f44:			; <UNDEFINED> instruction: 0xf0002e5c
   14f48:	stmiavs	r3!, {r0, r3, r6, r7, pc}
   14f4c:			; <UNDEFINED> instruction: 0x712a2201
   14f50:	eorge	pc, r7, r3, asr r8	; <UNPREDICTABLE>
   14f54:			; <UNDEFINED> instruction: 0xf1aa4650
   14f58:			; <UNDEFINED> instruction: 0xf7ed0a5f
   14f5c:	blx	feecfe5c <rpl_re_syntax_options@@Base+0xfee9e7b4>
   14f60:	stmibvc	fp!, {r1, r3, r7, r9, fp, ip, sp, lr, pc}
   14f64:	bne	16cf8a8 <rpl_re_syntax_options@@Base+0x169e200>
   14f68:	svclt	0x00182800
   14f6c:	beq	910b0 <rpl_re_syntax_options@@Base+0x5fa08>
   14f70:	orrne	pc, r6, #-1476395007	; 0xa8000001
   14f74:	adfcc<illegal precision>p	f7, f2, #3.0
   14f78:			; <UNDEFINED> instruction: 0xf2002e73
   14f7c:	ldm	pc, {r1, r6, r8, pc}^	; <UNPREDICTABLE>
   14f80:			; <UNDEFINED> instruction: 0x01b1f016
   14f84:	cmpeq	r0, r0, asr #2
   14f88:	cmpeq	r0, r0, asr #2
   14f8c:	cmpeq	r0, r0, asr #2
   14f90:	cmpeq	r0, r0, asr #2
   14f94:	cmpeq	r0, r0, asr #2
   14f98:	cmpeq	r0, r0, asr #2
   14f9c:	cmpeq	r0, r0, asr #2
   14fa0:	cmpeq	r0, r0, asr #2
   14fa4:	cmpeq	r0, r0, asr #2
   14fa8:	cmpeq	r0, r0, asr #2
   14fac:	cmpeq	r0, r0, asr #2
   14fb0:	cmpeq	r0, r0, asr #2
   14fb4:	rsbseq	r0, r4, r0, asr #2
   14fb8:	cmpeq	r0, r0, asr #2
   14fbc:	cmpeq	sp, r0, asr #2
   14fc0:	cmneq	r4, sp, ror #2
   14fc4:	hvceq	24
   14fc8:	orreq	r0, r1, r0, asr #2
   14fcc:	cmpeq	r0, r0, asr #2
   14fd0:	cmpeq	r0, r0, asr #2
   14fd4:	cmpeq	r0, r0, asr #2
   14fd8:	cmpeq	r0, r0, asr #2
   14fdc:	cmpeq	r0, r0, asr #2
   14fe0:	cmpeq	r0, r0, asr #2
   14fe4:	cmpeq	r0, r0, asr #2
   14fe8:	cmpeq	r0, r0, asr #2
   14fec:	smlalbbeq	r0, r0, r5, r1	; <UNPREDICTABLE>
   14ff0:	cmpeq	r0, r0, asr #2
   14ff4:	cmpeq	r0, r0, asr #2
   14ff8:	cmpeq	r0, r0, asr #2
   14ffc:	cmpeq	r0, r0, asr #2
   15000:	cmpeq	r0, r0, asr #2
   15004:	cmpeq	r0, r0, asr #2
   15008:	cmpeq	r0, r0, asr #2
   1500c:	cmpeq	r0, r0, asr #2
   15010:	cmpeq	r0, r0, asr #2
   15014:	cmpeq	r0, r0, asr #2
   15018:	cmpeq	r0, r0, asr #2
   1501c:	cmpeq	r0, r0, asr #2
   15020:	cmpeq	r0, r0, asr #2
   15024:	smlalbbeq	r0, r0, lr, r1	; <UNPREDICTABLE>
   15028:	orrseq	r0, r2, r0, asr #2
   1502c:	cmpeq	r0, r0, asr #2
   15030:	cmpeq	r0, r0, asr #2
   15034:	cmpeq	r0, r0, asr #2
   15038:	cmpeq	r0, r0, asr #2
   1503c:	cmpeq	r0, r0, asr #2
   15040:	cmpeq	r0, r0, asr #2
   15044:	cmpeq	r0, r0, asr #2
   15048:	cmpeq	r0, r0, asr #2
   1504c:	cmpeq	r0, r0, asr #2
   15050:	cmpeq	r0, r0, asr #2
   15054:	cmpeq	r0, r0, asr #2
   15058:	cmpeq	r0, r0, asr #2
   1505c:	cmpeq	r0, r0, asr #2
   15060:	cmpeq	r0, r0, asr #2
   15064:	smultbeq	r4, r7, r1
   15068:			; <UNDEFINED> instruction: 0xf01901b5
   1506c:	tstle	r3, r8, lsl #30
   15070:	strcc	r6, [r1, -r3, lsr #22]
   15074:	mulle	pc, pc, r2	; <UNPREDICTABLE>
   15078:	adcvs	r4, r7, #77594624	; 0x4a00000
   1507c:	stmdage	r1, {r0, r5, r9, sl, lr}
   15080:			; <UNDEFINED> instruction: 0xff30f7ff
   15084:	mulcc	r8, sp, r8
   15088:	blcc	26fb18 <rpl_re_syntax_options@@Base+0x23e470>
   1508c:			; <UNDEFINED> instruction: 0xf1022b01
   15090:	adcvs	r3, r2, #-268435441	; 0xf000000f
   15094:	adcshi	pc, r5, r0, lsl #4
   15098:	andcs	r2, ip, #1
   1509c:			; <UNDEFINED> instruction: 0x712a2320
   150a0:	bls	ed154 <rpl_re_syntax_options@@Base+0xbbaac>
   150a4:	ldrdcc	pc, [r0], -r8
   150a8:			; <UNDEFINED> instruction: 0xf040429a
   150ac:	andlt	r8, r5, lr, ror #3
   150b0:	svchi	0x00f0e8bd
   150b4:	andsle	r2, r1, ip, asr lr
   150b8:			; <UNDEFINED> instruction: 0x712b2301
   150bc:	b	ff6d3078 <rpl_re_syntax_options@@Base+0xff6a19d0>
   150c0:	stmdavs	r3, {r1, r3, r5, r7, r8, fp, ip, sp, lr}
   150c4:	andscc	pc, r6, r3, lsr r8	; <UNPREDICTABLE>
   150c8:	biceq	pc, r0, #201326595	; 0xc000003
   150cc:	svclt	0x00082e5f
   150d0:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   150d4:	addne	pc, r6, #-1946157055	; 0x8c000001
   150d8:	strb	r7, [ip, -sl, lsr #3]
   150dc:			; <UNDEFINED> instruction: 0x1c796b23
   150e0:	blle	e5b4c <rpl_re_syntax_options@@Base+0xb44a4>
   150e4:	andcs	r2, r1, r4, lsr #6
   150e8:	ldrb	r7, [sl, fp, lsr #2]
   150ec:	umaalcc	pc, fp, r4, r8	; <UNPREDICTABLE>
   150f0:			; <UNDEFINED> instruction: 0xf0402b00
   150f4:			; <UNDEFINED> instruction: 0xf81b81a3
   150f8:	movwcs	r6, #4097	; 0x1001
   150fc:	mlavc	lr, sl, r2, r4
   15100:	vrhadd.u8	d23, d0, d27
   15104:	stmiavs	r0!, {r0, r1, r3, r7, pc}
   15108:	addeq	lr, r1, r0, lsl #22
   1510c:	strtmi	r6, [r0], -r4, lsl #16
   15110:	ldrbeq	pc, [pc], #-420	; 15118 <sigaltstack@plt+0x12890>	; <UNPREDICTABLE>
   15114:	b	ff8530d0 <rpl_re_syntax_options@@Base+0xff821a28>
   15118:	vst3.32			; <UNDEFINED> instruction: 0xf484fab4
   1511c:	stmdbeq	r4!, {r0, r1, r3, r5, r7, r8, fp, ip, sp, lr}^
   15120:	svclt	0x00182800
   15124:	vshl.u32	d18, d1, d4
   15128:			; <UNDEFINED> instruction: 0x71ab1386
   1512c:	msreq	CPSR_sxc, #-2147483607	; 0x80000029
   15130:	vpadd.i8	q1, q0, q3
   15134:	ldm	pc, {r0, r1, r2, r3, r5, r6, r7, pc}^	; <UNPREDICTABLE>
   15138:	msreq	SPSR_fsxc, r3, lsl r0
   1513c:	smceq	32793	; 0x8019
   15140:	cmpeq	lr, sp, ror #1
   15144:	rsceq	r0, sp, sp, ror #1
   15148:	rsceq	r0, sp, sp, ror #1
   1514c:	cmpeq	r5, sp, ror #1
   15150:	cmpeq	r5, r5, asr r1
   15154:	cmpeq	r5, r5, asr r1
   15158:	cmpeq	r5, r5, asr r1
   1515c:	cmpeq	r5, r5, asr r1
   15160:	rsceq	r0, sp, sp, ror #1
   15164:	rsceq	r0, sp, ip, asr #2
   15168:	teqeq	r9, r3, asr #2
   1516c:	rsceq	r0, sp, sp, ror #1
   15170:	rsceq	r0, sp, pc, lsr #2
   15174:	rsceq	r0, sp, sp, ror #1
   15178:	rsceq	r0, sp, sp, ror #1
   1517c:	rsceq	r0, sp, sp, ror #1
   15180:	rsceq	r0, sp, sp, ror #1
   15184:	rsceq	r0, sp, sp, ror #1
   15188:	rsceq	r0, sp, sp, ror #1
   1518c:	rsceq	r0, sp, sp, ror #1
   15190:	smulwteq	r8, sp, r0
   15194:	rsceq	r0, sp, sp, ror #1
   15198:	smulwteq	r1, sp, r0
   1519c:	rsceq	r0, sp, sp, ror #1
   151a0:	rsceq	r0, sp, sp, ror #1
   151a4:	rsceq	r0, sp, sp, ror #1
   151a8:	rsceq	r0, sp, sp, ror #1
   151ac:	rsceq	r0, sp, r8, lsl r1
   151b0:	rsceq	r0, sp, lr, lsl #2
   151b4:	rsceq	r0, sp, sp, ror #1
   151b8:	rsceq	r0, sp, sp, ror #1
   151bc:	rsceq	r0, sp, sp, ror #1
   151c0:	rsceq	r0, sp, sp, ror #1
   151c4:	rsceq	r0, sp, sp, ror #1
   151c8:	rsceq	r0, sp, sp, ror #1
   151cc:	rsceq	r0, sp, sp, ror #1
   151d0:	smlatteq	r7, sp, r0, r0
   151d4:	rsceq	r0, sp, sp, ror #1
   151d8:	smlatteq	r0, sp, r0, r0
   151dc:	rsceq	r0, sp, sp, ror #1
   151e0:	rscseq	r0, r6, sp, ror #1
   151e4:	rsceq	r0, r3, pc, ror #1
   151e8:	vst1.16	{d4[1]}, [r9 :16]
   151ec:	vsubw.u8	q11, <illegal reg q1.5>, d0
   151f0:			; <UNDEFINED> instruction: 0xf81723c0
   151f4:	bcs	2a0200 <rpl_re_syntax_options@@Base+0x26eb58>
   151f8:			; <UNDEFINED> instruction: 0xf043bf18
   151fc:	blcs	15e08 <sigaltstack@plt+0x13580>
   15200:	andcs	sp, r1, r0, rrx
   15204:	stmdavs	fp!, {r0, r2, r3, r6, r8, r9, sl, sp, lr, pc}^
   15208:	vld4.8	{d2-d5}, [r3], r1
   1520c:			; <UNDEFINED> instruction: 0xf0231300
   15210:	vst2.<illegal width 64>	{d16-d19}, [r3 :256]
   15214:	movwmi	r1, #13056	; 0x3300
   15218:	strb	r6, [r2, -fp, rrx]
   1521c:	b	ad31d8 <rpl_re_syntax_options@@Base+0xaa1b30>
   15220:	stmdavs	r3, {r1, r3, r5, r7, r8, fp, ip, sp, lr}
   15224:	andscc	pc, r6, r3, lsr r8	; <UNPREDICTABLE>
   15228:	biceq	pc, r0, #201326595	; 0xc000003
   1522c:	svclt	0x00082e5f
   15230:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   15234:	addne	pc, r6, #-1946157055	; 0x8c000001
   15238:	ldrb	r7, [r7, -sl, lsr #3]!
   1523c:	svcpl	0x0000f419
   15240:	movwcs	sp, #32991	; 0x80df
   15244:			; <UNDEFINED> instruction: 0x712b2001
   15248:	vst1.8	{d14}, [r9 :128], fp
   1524c:			; <UNDEFINED> instruction: 0xf5b94904
   15250:	bicsle	r4, r6, r0, lsl #30
   15254:	andcs	r2, r1, sl, lsl #6
   15258:	str	r7, [r2, -fp, lsr #2]!
   1525c:	svcpl	0x0000f419
   15260:	movwcs	sp, #37071	; 0x90cf
   15264:			; <UNDEFINED> instruction: 0x712b2001
   15268:	movwcs	lr, #46875	; 0xb71b
   1526c:			; <UNDEFINED> instruction: 0x712b2001
   15270:	vaba.s8	d30, d0, d7
   15274:	b	665e84 <rpl_re_syntax_options@@Base+0x6347dc>
   15278:	bicle	r0, r2, r3, lsl #30
   1527c:	andcs	r2, r1, r2, lsl r3
   15280:	str	r7, [lr, -fp, lsr #2]
   15284:	andcs	r2, r1, r5, lsl #6
   15288:	str	r7, [sl, -fp, lsr #2]
   1528c:	movwmi	pc, #8768	; 0x2240	; <UNPREDICTABLE>
   15290:	svceq	0x0003ea19
   15294:	tstcs	r3, #1073741869	; 0x4000002d
   15298:			; <UNDEFINED> instruction: 0x712b2001
   1529c:	tstcs	r4, #262144	; 0x40000
   152a0:			; <UNDEFINED> instruction: 0x712b2001
   152a4:	ldcne	6, cr14, [sl], #-1012	; 0xfffffc0c
   152a8:	movweq	pc, #32847	; 0x804f	; <UNPREDICTABLE>
   152ac:	orreq	pc, r0, #192, 4
   152b0:	movweq	lr, #14857	; 0x3a09
   152b4:	andcs	fp, r1, #24, 30	; 0x60
   152b8:	svclt	0x000c2b00
   152bc:	movwcs	r4, #1555	; 0x613
   152c0:	orrsle	r2, r1, r0, lsl #22
   152c4:	tstcs	r0, #12, 4	; 0xc0000000
   152c8:	andcs	r7, r1, sl, lsr #2
   152cc:	strbt	r6, [r8], fp, lsr #32
   152d0:	ldmibpl	r0, {r0, r3, sl, ip, sp, lr, pc}
   152d4:	svcpl	0x0090f5b9
   152d8:	tstcs	r7, #2, 30
   152dc:			; <UNDEFINED> instruction: 0x712b2001
   152e0:	ldrb	sp, [lr], pc, lsl #3
   152e4:	svcvs	0x0000f419
   152e8:	ldr	sp, [r3, fp, lsl #1]!
   152ec:	ldmibpl	r0, {r0, r3, sl, ip, sp, lr, pc}
   152f0:	svcpl	0x0090f5b9
   152f4:	tstcs	r8, #2, 30
   152f8:			; <UNDEFINED> instruction: 0x712b2001
   152fc:	ldrb	sp, [r0], r1, lsl #3
   15300:	ldmibpl	r0, {r0, r3, sl, ip, sp, lr, pc}
   15304:	svcvc	0x0000f5b9
   15308:	tstcs	r8, #2, 30
   1530c:			; <UNDEFINED> instruction: 0x712b2002
   15310:	mcrge	4, 6, pc, cr7, cr15, {1}	; <UNPREDICTABLE>
   15314:	strb	r2, [r4], r2
   15318:	svcmi	0x0004f419
   1531c:	movwcs	sp, #41466	; 0xa1fa
   15320:			; <UNDEFINED> instruction: 0x712b2002
   15324:	vst1.32	{d14-d16}, [r9 :256]!
   15328:			; <UNDEFINED> instruction: 0xf5b95990
   1532c:	svclt	0x00027f00
   15330:	andcs	r2, r2, r7, lsl r3
   15334:	mvnle	r7, fp, lsr #2
   15338:			; <UNDEFINED> instruction: 0xf419e6b3
   1533c:	mvnle	r2, r0, lsl #30
   15340:	andcs	r2, r2, r0, lsr #6
   15344:	strt	r7, [ip], fp, lsr #2
   15348:	svccs	0x0000f419
   1534c:			; <UNDEFINED> instruction: 0x2322d1e2
   15350:			; <UNDEFINED> instruction: 0x712b2002
   15354:			; <UNDEFINED> instruction: 0xf419e6a5
   15358:	bicsle	r2, fp, r0, lsl #30
   1535c:	vst1.8	{d18-d21}, [pc], ip
   15360:	smlawbvc	sl, r0, r3, r7
   15364:	eorvs	r2, fp, r2
   15368:			; <UNDEFINED> instruction: 0xf419e69b
   1536c:	bicsle	r2, r1, r0, lsl #30
   15370:	movtcs	r2, #524	; 0x20c
   15374:	andcs	r7, r2, sl, lsr #2
   15378:	ldr	r6, [r2], fp, lsr #32
   1537c:	svccs	0x0000f419
   15380:			; <UNDEFINED> instruction: 0x2321d1c8
   15384:			; <UNDEFINED> instruction: 0x712b2002
   15388:			; <UNDEFINED> instruction: 0xf419e68b
   1538c:	bicle	r2, r1, r0, lsl #30
   15390:	andcs	r2, r2, r3, lsr #6
   15394:	str	r7, [r4], fp, lsr #2
   15398:	svccs	0x0000f419
   1539c:	andcs	sp, ip, #-2147483602	; 0x8000002e
   153a0:	movwvc	pc, #1103	; 0x44f	; <UNPREDICTABLE>
   153a4:	andcs	r7, r2, sl, lsr #2
   153a8:	ldrbt	r6, [sl], -fp, lsr #32
   153ac:	andmi	pc, r2, r0, asr #4
   153b0:	andeq	lr, r0, r9, lsl #20
   153b4:	svclt	0x00042802
   153b8:			; <UNDEFINED> instruction: 0x712b2313
   153bc:	ldrbt	sp, [r0], -sl, lsr #3
   153c0:	svccs	0x0000f419
   153c4:	andcs	sp, ip, #-2147483607	; 0x80000029
   153c8:			; <UNDEFINED> instruction: 0x712a2309
   153cc:	eorvs	r2, fp, r2
   153d0:			; <UNDEFINED> instruction: 0xf419e667
   153d4:	orrsle	r2, sp, r0, lsl #30
   153d8:	movwcs	r2, #25100	; 0x620c
   153dc:	andcs	r7, r2, sl, lsr #2
   153e0:	ldrb	r6, [lr], -fp, lsr #32
   153e4:	svcmi	0x0080f419
   153e8:	mrccc	1, 1, sp, cr1, cr4, {4}
   153ec:	eorvs	r2, lr, r4, lsl #6
   153f0:			; <UNDEFINED> instruction: 0x712b2002
   153f4:	vmin.s8	q15, q0, <illegal reg q2.5>
   153f8:	b	265408 <rpl_re_syntax_options@@Base+0x233d60>
   153fc:	stmdacs	r2, {}	; <UNPREDICTABLE>
   15400:	tstcs	r2, #4, 30
   15404:	orrle	r7, r5, fp, lsr #2
   15408:			; <UNDEFINED> instruction: 0xf419e64b
   1540c:	orrle	r5, r1, r0, lsl #30
   15410:	andcs	r2, r2, r9, lsl #6
   15414:	strb	r7, [r4], -fp, lsr #2
   15418:	svccs	0x0000f419
   1541c:	svcge	0x007af47f
   15420:	orrcs	r2, r0, #12, 4	; 0xc0000000
   15424:	andcs	r7, r2, sl, lsr #2
   15428:	ldrt	r6, [sl], -fp, lsr #32
   1542c:	svcpl	0x0000f419
   15430:	svcge	0x0070f47f
   15434:	andcs	r2, r2, r8, lsl #6
   15438:	ldrt	r7, [r2], -fp, lsr #2
   1543c:	vstrle	s4, [sp, #-4]
   15440:	bl	ef6d4 <rpl_re_syntax_options@@Base+0xbe02c>
   15444:			; <UNDEFINED> instruction: 0xf8530081
   15448:	movwcc	r3, #4129	; 0x1021
   1544c:	stmibvs	r3!, {r0, r1, r2, r4, ip, lr, pc}^
   15450:	adcsmi	r3, fp, #524288	; 0x80000
   15454:	stmdavs	r3, {r1, ip, lr, pc}^
   15458:	andsle	r3, r0, r1, lsl #6
   1545c:	umaalcc	pc, ip, r4, r8	; <UNPREDICTABLE>
   15460:	stmibvs	r6!, {r5, fp, sp, lr}
   15464:	stmiavs	r3!, {r0, r1, r6, r8, ip, sp, pc}^
   15468:			; <UNDEFINED> instruction: 0xf8534430
   1546c:	stclpl	0, cr3, [r6], {33}	; 0x21
   15470:			; <UNDEFINED> instruction: 0xf57f0633
   15474:	ldrt	sl, [lr], -r2, asr #28
   15478:	cfstrspl	mvf4, [r6, #32]
   1547c:			; <UNDEFINED> instruction: 0xf81be63d
   15480:	movwcs	r6, #4097	; 0x1001
   15484:	eorvc	r7, lr, fp, lsr #2
   15488:			; <UNDEFINED> instruction: 0xf7ede640
   1548c:	svclt	0x0000e806
   15490:	andeq	r9, r1, r6, lsr lr
   15494:	andeq	r0, r0, r0, lsl #4
   15498:	mvnsmi	lr, #737280	; 0xb4000
   1549c:	strmi	r4, [ip], -r1, lsl #13
   154a0:			; <UNDEFINED> instruction: 0xf04f4616
   154a4:			; <UNDEFINED> instruction: 0x270a35ff
   154a8:	ldmdaeq	r0!, {r3, r6, r9, ip, sp, lr, pc}
   154ac:			; <UNDEFINED> instruction: 0x46494632
   154b0:			; <UNDEFINED> instruction: 0xf7ff4620
   154b4:	stmdbvc	r2!, {r0, r1, r2, r4, r8, sl, fp, ip, sp, lr, pc}
   154b8:	ldrdcc	pc, [r8], -r9	; <UNPREDICTABLE>
   154bc:	stmdavc	r1!, {r1, r9, fp, sp}
   154c0:			; <UNDEFINED> instruction: 0xf8c94418
   154c4:	eorle	r0, r0, r8, lsr #32
   154c8:	svclt	0x0018292c
   154cc:	andsle	r2, lr, r8, lsl sl
   154d0:	andle	r2, r2, r1, lsl #20
   154d4:	streq	pc, [r1, #-111]	; 0xffffff91
   154d8:			; <UNDEFINED> instruction: 0xf1a1e7e8
   154dc:	sbcslt	r0, r0, #48, 4
   154e0:	svclt	0x008c2809
   154e4:	movwcs	r2, #4864	; 0x1300
   154e8:	svclt	0x00081ca8
   154ec:	blcs	1e0f4 <quoting_style_vals@@Base+0x630>
   154f0:	blx	2098ba <rpl_re_syntax_options@@Base+0x1d8212>
   154f4:	strcc	r1, [r1, #-261]	; 0xfffffefb
   154f8:	ldrmi	fp, [r5], -r8, lsl #30
   154fc:	strbmi	sp, [r1, #-214]	; 0xffffff2a
   15500:	strbmi	fp, [r1], -r8, lsr #31
   15504:	ldreq	pc, [r0, #-417]!	; 0xfffffe5f
   15508:			; <UNDEFINED> instruction: 0xf06fe7d0
   1550c:	strtmi	r0, [r8], -r1, lsl #10
   15510:	mvnshi	lr, #12386304	; 0xbd0000
   15514:	svcmi	0x00f0e92d
   15518:	cdpmi	6, 5, cr4, cr13, cr12, {0}
   1551c:			; <UNDEFINED> instruction: 0xf8df461d
   15520:	addlt	ip, r7, r4, ror r1
   15524:	cfstrsvs	mvf4, [r9, #-504]	; 0xfffffe08
   15528:			; <UNDEFINED> instruction: 0x46074690
   1552c:	andls	pc, ip, r6, asr r8	; <UNPREDICTABLE>
   15530:	ldrtmi	r2, [r2], -r1, lsl #18
   15534:	ldrdge	pc, [r8], -r4	; <UNPREDICTABLE>
   15538:	umaalvs	pc, r4, sp, r8	; <UNPREDICTABLE>
   1553c:	ldrdcc	pc, [r0], -r9
   15540:	andle	r9, r5, r5, lsl #6
   15544:			; <UNDEFINED> instruction: 0x46204651
   15548:			; <UNDEFINED> instruction: 0xf9acf7fa
   1554c:	ldcle	8, cr2, [pc], {1}
   15550:	mulcs	r4, r8, r8
   15554:	adcvs	r4, r5, #1426063360	; 0x55000000
   15558:	mvnseq	pc, #2
   1555c:	svclt	0x00182a1c
   15560:	eorle	r2, r0, sl, lsl fp
   15564:	svclt	0x000c2a16
   15568:			; <UNDEFINED> instruction: 0xf0464632
   1556c:	bcs	15d78 <sigaltstack@plt+0x134f0>
   15570:			; <UNDEFINED> instruction: 0xf898d079
   15574:	movwcs	r2, #0
   15578:	eorsvs	r4, fp, r8, lsl r6
   1557c:	bls	171a6c <rpl_re_syntax_options@@Base+0x1403c4>
   15580:	ldrdcc	pc, [r0], -r9
   15584:			; <UNDEFINED> instruction: 0xf040429a
   15588:	andlt	r8, r7, r1, lsl #1
   1558c:	svchi	0x00f0e8bd
   15590:	bl	2af820 <rpl_re_syntax_options@@Base+0x27e178>
   15594:	mrscs	r0, SP_irq
   15598:	eorsvs	r2, r9, r0
   1559c:	eorcs	pc, sl, r2, asr r8	; <UNPREDICTABLE>
   155a0:	adcvs	r6, r3, #122	; 0x7a
   155a4:	blvs	fe90f558 <rpl_re_syntax_options@@Base+0xfe8ddeb0>
   155a8:	ble	b26024 <rpl_re_syntax_options@@Base+0xaf497c>
   155ac:	mulge	r0, r8, r8
   155b0:	and	r2, r9, r0, lsl #12
   155b4:			; <UNDEFINED> instruction: 0xf803687b
   155b8:	strcc	fp, [r1], -r6
   155bc:	eorle	r2, r2, r0, lsr #28
   155c0:	mulcs	r4, r8, r8
   155c4:	blvs	fe8f0060 <rpl_re_syntax_options@@Base+0xfe8be9b8>
   155c8:	andsle	r2, lr, lr, lsl sl
   155cc:	stclne	8, cr6, [r8], #-392	; 0xfffffe78
   155d0:			; <UNDEFINED> instruction: 0xf81262a0
   155d4:	addmi	fp, r3, #5
   155d8:	ldrbmi	sp, [sl, #3349]	; 0xd15
   155dc:	stmdavs	r3!, {r1, r3, r5, r6, r7, r8, ip, lr, pc}^
   155e0:	blcs	176c654 <rpl_re_syntax_options@@Base+0x173afac>
   155e4:	ldmdavs	fp!, {r1, r2, r5, r6, r7, r8, ip, lr, pc}^
   155e8:	adcvs	r3, r0, #1
   155ec:	ldrpl	r2, [r8]
   155f0:	mulcc	r4, r8, r8
   155f4:	suble	r2, r6, ip, lsl fp
   155f8:	suble	r2, r1, lr, lsl fp
   155fc:	svclt	0x00042b1a
   15600:	eorsvs	r2, fp, r3, lsl #6
   15604:			; <UNDEFINED> instruction: 0x2007e7bb
   15608:			; <UNDEFINED> instruction: 0xf894e7b9
   1560c:	bcs	1d740 <version_etc_copyright@@Base+0x60>
   15610:			; <UNDEFINED> instruction: 0xf894d0dc
   15614:	mvnslt	r2, ip, asr #32
   15618:	adceq	r6, r8, r2, ror #19
   1561c:	mulle	r4, r5, r2
   15620:			; <UNDEFINED> instruction: 0xf85268a2
   15624:	andcc	r2, r1, #37	; 0x25
   15628:	stmiavs	r1!, {r4, r6, r7, ip, lr, pc}^
   1562c:	stmdapl	r8, {r1, r5, fp, sp, lr}
   15630:	strmi	r6, [r2], #-2465	; 0xfffff65f
   15634:	andlt	pc, r1, r2, lsl r8	; <UNPREDICTABLE>
   15638:	svceq	0x0080f01b
   1563c:	stfvsd	f5, [r0, #-792]!	; 0xfffffce8
   15640:	andle	r2, r5, r1, lsl #16
   15644:	strtmi	r4, [r0], -r9, lsr #12
   15648:			; <UNDEFINED> instruction: 0xf7fa9301
   1564c:	blls	93b00 <rpl_re_syntax_options@@Base+0x62458>
   15650:	adcvs	r4, r0, #40, 8	; 0x28000000
   15654:	stmdavs	r2!, {r0, r1, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   15658:	stmibvs	r1!, {r3, r5, r6, sl, fp, ip}
   1565c:	adcvs	r4, r0, #352321536	; 0x15000000
   15660:	andlt	pc, r1, r5, lsl r8	; <UNPREDICTABLE>
   15664:			; <UNDEFINED> instruction: 0x4621e7b7
   15668:	stmdage	r3, {r4, r9, fp, ip, pc}
   1566c:			; <UNDEFINED> instruction: 0xf8d4f7f9
   15670:	mulscc	r0, sp, r8
   15674:	svclt	0x00182b15
   15678:			; <UNDEFINED> instruction: 0xf43f200b
   1567c:			; <UNDEFINED> instruction: 0xe77eaf7a
   15680:	eorsvs	r2, fp, r4, lsl #6
   15684:	movwcs	lr, #10107	; 0x277b
   15688:			; <UNDEFINED> instruction: 0xe778603b
   1568c:	svc	0x0004f7ec
   15690:	andeq	r9, r1, r4, lsl #16
   15694:	andeq	r0, r0, r0, lsl #4
   15698:	svcmi	0x00f0e92d
   1569c:			; <UNDEFINED> instruction: 0xf8dfb0ab
   156a0:	strmi	r4, [sp], -r8, ror #22
   156a4:	movwls	r4, #18066	; 0x4692
   156a8:			; <UNDEFINED> instruction: 0xf8df447c
   156ac:	strmi	r2, [r3], r0, ror #22
   156b0:	mulne	r4, sl, r8
   156b4:	stmdavs	fp!, {r0, r1, r5, r9, sl, lr}
   156b8:	cdpne	8, 4, cr5, cr10, cr0, {5}
   156bc:	blls	d7a2d8 <rpl_re_syntax_options@@Base+0xd48c30>
   156c0:	movwls	r9, #28683	; 0x700b
   156c4:			; <UNDEFINED> instruction: 0x93296803
   156c8:	vpmax.s8	d2, d0, d19
   156cc:	ldm	pc, {r9, pc}^	; <UNPREDICTABLE>
   156d0:	subseq	pc, r6, #18
   156d4:	ldrsheq	r0, [lr, #30]!
   156d8:	sbceq	r0, pc, #-1342177270	; 0xb000000a
   156dc:	ldrsheq	r0, [lr, #30]!
   156e0:	mvneq	r0, #232, 4	; 0x8000000e
   156e4:	strdeq	r0, [r8], -lr	; <UNPREDICTABLE>
   156e8:	mvnseq	r0, r2, lsl r3
   156ec:	ldrsheq	r0, [lr, #30]!
   156f0:	ldrsheq	r0, [lr, #30]!
   156f4:	eoreq	r0, r8, r8, lsr #32
   156f8:	mvnseq	r0, r8, lsl #7
   156fc:	strdeq	r0, [r4], -lr	; <UNPREDICTABLE>
   15700:	mvnseq	r0, r3, lsr r0
   15704:	ldrsheq	r0, [lr, #30]!
   15708:	ldrsheq	r0, [lr, #30]!
   1570c:	ldrsheq	r0, [lr, #30]!
   15710:	eoreq	r0, r1, #268435458	; 0x10000002
   15714:	subeq	r0, r0, #64, 4
   15718:	blls	116060 <rpl_re_syntax_options@@Base+0xe49b8>
   1571c:	cps	#30
   15720:	blls	135abc <rpl_re_syntax_options@@Base+0x104414>
   15724:			; <UNDEFINED> instruction: 0x461a069c
   15728:	rschi	pc, r0, r0, lsl #2
   1572c:			; <UNDEFINED> instruction: 0xf10006d8
   15730:	stmdbcs	r9, {r0, r1, r4, r5, r6, sl, pc}
   15734:			; <UNDEFINED> instruction: 0x83b8f000
   15738:	movwcs	r9, #3077	; 0xc05
   1573c:	andge	pc, r0, sp, asr #17
   15740:	ldrmi	r2, [sl], -r1
   15744:	andeq	pc, r4, sl, lsl #17
   15748:			; <UNDEFINED> instruction: 0xf1044621
   1574c:	cmpcc	r0, r8, lsr r0
   15750:	stc2l	7, cr15, [r8], {250}	; 0xfa
   15754:	stmdacs	r0, {r1, r2, ip, pc}
   15758:	rsbhi	pc, r0, #0
   1575c:	movwvs	pc, #1103	; 0x44f	; <UNPREDICTABLE>
   15760:	ldrbmi	r9, [r9], -r4, lsl #20
   15764:			; <UNDEFINED> instruction: 0x461c4650
   15768:	blx	fef5376e <rpl_re_syntax_options@@Base+0xfef220c6>
   1576c:	ldrdcc	pc, [r8], -fp	; <UNPREDICTABLE>
   15770:			; <UNDEFINED> instruction: 0xf89a4622
   15774:	vaddl.s8	q12, d0, d4
   15778:	andls	r0, sl, #140, 4	; 0xc0000008
   1577c:			; <UNDEFINED> instruction: 0xf8cb4418
   15780:			; <UNDEFINED> instruction: 0xf1b80028
   15784:	stmdble	r9, {r0, r1, r2, r4, r8, r9, sl, fp}
   15788:	bls	a7c3bc <rpl_re_syntax_options@@Base+0xa4ad14>
   1578c:	ldmdavs	fp, {r1, r2, fp, ip, pc}
   15790:			; <UNDEFINED> instruction: 0xf040429a
   15794:	eorlt	r8, fp, r5, lsl #13
   15798:	svchi	0x00f0e8bd
   1579c:			; <UNDEFINED> instruction: 0xf1a89b0a
   157a0:	blx	fed167f0 <rpl_re_syntax_options@@Base+0xfece5148>
   157a4:	blx	9129bc <rpl_re_syntax_options@@Base+0x8e1314>
   157a8:	stmdbeq	r4!, {r3, r8, sl, ip, sp, lr, pc}^
   157ac:			; <UNDEFINED> instruction: 0xf01543ed
   157b0:	mvnle	r0, r1, lsl #10
   157b4:	muleq	r3, sl, r8
   157b8:			; <UNDEFINED> instruction: 0xf1b8ae15
   157bc:			; <UNDEFINED> instruction: 0xf8db0f17
   157c0:	stm	r6, {r3, r5, ip, sp, lr}
   157c4:			; <UNDEFINED> instruction: 0xf0000003
   157c8:			; <UNDEFINED> instruction: 0xf1b880fa
   157cc:			; <UNDEFINED> instruction: 0xf0000f13
   157d0:	bls	135b14 <rpl_re_syntax_options@@Base+0x10446c>
   157d4:			; <UNDEFINED> instruction: 0x46504659
   157d8:	blx	fe1537de <rpl_re_syntax_options@@Base+0xfe122136>
   157dc:	ldrdcc	pc, [r8], -fp	; <UNPREDICTABLE>
   157e0:	blls	1a6848 <rpl_re_syntax_options@@Base+0x1751a0>
   157e4:	eoreq	pc, r8, fp, asr #17
   157e8:			; <UNDEFINED> instruction: 0xf0002b00
   157ec:			; <UNDEFINED> instruction: 0xf1b8810f
   157f0:			; <UNDEFINED> instruction: 0xf0000f12
   157f4:	bls	1b5de4 <rpl_re_syntax_options@@Base+0x18473c>
   157f8:	strls	r4, [r8, #-1580]	; 0xfffff9d4
   157fc:	blcs	475050 <rpl_re_syntax_options@@Base+0x4439a8>
   15800:	sadd16mi	fp, r5, ip
   15804:	ldmibcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   15808:	sbchi	pc, fp, r0
   1580c:	stceq	0, cr15, [fp], {79}	; 0x4f
   15810:	strtmi	r9, [sl], -r5, lsl #22
   15814:			; <UNDEFINED> instruction: 0x9600ae17
   15818:	ldreq	pc, [r8, -r3, lsl #2]!
   1581c:	stmdaeq	r0, {r0, r1, r8, ip, sp, lr, pc}^
   15820:			; <UNDEFINED> instruction: 0xf88d2300
   15824:	ldrtmi	ip, [r8], -r0, rrx
   15828:			; <UNDEFINED> instruction: 0xf7fa4641
   1582c:			; <UNDEFINED> instruction: 0x4602fc5b
   15830:			; <UNDEFINED> instruction: 0xf0002800
   15834:	strcc	r8, [r2], #-145	; 0xffffff6f
   15838:	cfstr32le	mvfx4, [sp], #-304	; 0xfffffed0
   1583c:	eorge	pc, r4, sp, asr #17
   15840:	strtmi	r4, [r8], -r2, lsl #13
   15844:			; <UNDEFINED> instruction: 0xf7fa9905
   15848:	ldrbmi	pc, [r2], -pc, lsl #25	; <UNPREDICTABLE>
   1584c:	strbmi	r9, [r1], -r0, lsl #12
   15850:	ldceq	0, cr15, [r0], {79}	; 0x4f
   15854:	rsbgt	pc, r0, sp, lsl #17
   15858:	strmi	r4, [r5], -r3, lsl #12
   1585c:			; <UNDEFINED> instruction: 0xf7fa4638
   15860:	blx	fec5496c <rpl_re_syntax_options@@Base+0xfec232c4>
   15864:	strmi	pc, [r2], -r0, lsl #7
   15868:	vstrcs.16	s0, [r0, #-182]	; 0xffffff4a	; <UNPREDICTABLE>
   1586c:	movwcs	fp, #7944	; 0x1f08
   15870:	cmnle	r1, r0, lsl #22
   15874:	strbmi	r9, [r1], -r0, lsl #12
   15878:			; <UNDEFINED> instruction: 0xf04f4638
   1587c:			; <UNDEFINED> instruction: 0xf88d0c0a
   15880:			; <UNDEFINED> instruction: 0xf7fac060
   15884:	strmi	pc, [r2], pc, lsr #24
   15888:	rsble	r2, r5, r0, lsl #16
   1588c:	strbmi	r3, [ip, #-1025]	; 0xfffffbff
   15890:			; <UNDEFINED> instruction: 0xf8ddddd7
   15894:	strmi	sl, [r2], -r4, lsr #32
   15898:	stmdbcs	r0, {r3, r8, fp, ip, pc}
   1589c:	msrhi	CPSR_xc, r0
   158a0:			; <UNDEFINED> instruction: 0x96004613
   158a4:	ldrtmi	r4, [r8], -sl, lsl #12
   158a8:	ldrcs	r4, [r0], #-1601	; 0xfffff9bf
   158ac:	rsbmi	pc, r0, sp, lsl #17
   158b0:	ldc2	7, cr15, [r8], {250}	; 0xfa
   158b4:	ldmdavs	fp, {r0, r1, r2, r8, r9, fp, ip, pc}
   158b8:			; <UNDEFINED> instruction: 0xf0402b00
   158bc:	andls	r8, r6, r3, lsr #1
   158c0:			; <UNDEFINED> instruction: 0xf89a9b04
   158c4:	bicseq	r8, sl, r4
   158c8:	svcge	0x005bf57f
   158cc:	svceq	0x0017f1b8
   158d0:			; <UNDEFINED> instruction: 0xf1b8bf18
   158d4:			; <UNDEFINED> instruction: 0xf47f0f0b
   158d8:	blls	1c1630 <rpl_re_syntax_options@@Base+0x18ff88>
   158dc:			; <UNDEFINED> instruction: 0xf8dfb133
   158e0:			; <UNDEFINED> instruction: 0x46181930
   158e4:	ldrbtmi	r2, [r9], #-512	; 0xfffffe00
   158e8:			; <UNDEFINED> instruction: 0xff74f7f8
   158ec:	andls	r2, r6, #0, 4
   158f0:	movwcs	r9, #55815	; 0xda07
   158f4:	smlald	r6, r7, r3, r0
   158f8:			; <UNDEFINED> instruction: 0xf3402c00
   158fc:	cfstr32cs	mvfx8, [r1], {201}	; 0xc9
   15900:	strbhi	pc, [sl]	; <UNPREDICTABLE>
   15904:	vnmlsge.f64	d9, d7, d5
   15908:	strcs	r9, [r2, -r6, lsl #26]
   1590c:	teqeq	r8, r3, lsl #2	; <UNPREDICTABLE>
   15910:			; <UNDEFINED> instruction: 0xf8cd3340
   15914:			; <UNDEFINED> instruction: 0xf04f9020
   15918:			; <UNDEFINED> instruction: 0xf8cd0810
   1591c:	ldrmi	fp, [r9], r4, lsr #32
   15920:	eorsge	pc, r0, sp, asr #17
   15924:	strtmi	r4, [sl], fp, lsl #13
   15928:	strcc	lr, [r1, -r3]
   1592c:	vrshr.s64	d20, d28, #64
   15930:			; <UNDEFINED> instruction: 0x462880d1
   15934:			; <UNDEFINED> instruction: 0xf7fa9905
   15938:			; <UNDEFINED> instruction: 0x4652fc17
   1593c:	strbmi	r9, [r9], -r0, lsl #12
   15940:	rsbhi	pc, r0, sp, lsl #17
   15944:	strmi	r4, [r3], -r5, lsl #12
   15948:			; <UNDEFINED> instruction: 0xf7fa4658
   1594c:	stmdacs	r0, {r0, r1, r3, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   15950:	stccs	15, cr11, [r0, #-96]	; 0xffffffa0
   15954:	mvnle	r4, r2, lsl #13
   15958:	movwcs	r9, #51719	; 0xca07
   1595c:			; <UNDEFINED> instruction: 0xf8df6013
   15960:	andcs	r1, r0, #180, 16	; 0xb40000
   15964:	ldrbtmi	r9, [r9], #-2054	; 0xfffff7fa
   15968:			; <UNDEFINED> instruction: 0xf7f89206
   1596c:	smuadx	fp, r3, pc	; <UNPREDICTABLE>
   15970:	ldrbmi	r9, [r9], -r4, lsl #20
   15974:			; <UNDEFINED> instruction: 0xf7ff4650
   15978:			; <UNDEFINED> instruction: 0xf8dbfab5
   1597c:	ldrmi	r3, [r8], #-40	; 0xffffffd8
   15980:			; <UNDEFINED> instruction: 0xf8cb9b06
   15984:	blcs	15a2c <sigaltstack@plt+0x131a4>
   15988:	bls	1c9a90 <rpl_re_syntax_options@@Base+0x1983e8>
   1598c:	cfmul32vc	mvfx9, mvfx3, mvfx8
   15990:			; <UNDEFINED> instruction: 0xf0002b11
   15994:			; <UNDEFINED> instruction: 0x46158578
   15998:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1599c:	stceq	0, cr15, [sl], {79}	; 0x4f
   159a0:	stcls	7, cr14, [r6, #-216]	; 0xffffff28
   159a4:	ldmibcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   159a8:	stmdane	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   159ac:	stmdbvs	sl!, {r3, r5, r9, sl, lr}^
   159b0:			; <UNDEFINED> instruction: 0xf7f84479
   159b4:			; <UNDEFINED> instruction: 0xf1b9ff0f
   159b8:	strdle	r3, [pc, #255]	; 15abf <sigaltstack@plt+0x13237>
   159bc:	bls	14f65c <rpl_re_syntax_options@@Base+0x11dfb4>
   159c0:			; <UNDEFINED> instruction: 0x46584651
   159c4:	stc2l	7, cr15, [r8, #-1020]!	; 0xfffffc04
   159c8:	strmi	r1, [r4], -r3, asr #24
   159cc:	andcc	sp, r2, r5, lsr #32
   159d0:			; <UNDEFINED> instruction: 0xf89ad005
   159d4:	blcs	6219ec <rpl_re_syntax_options@@Base+0x5f0344>
   159d8:	blcs	89b5c <rpl_re_syntax_options@@Base+0x584b4>
   159dc:	blls	149b88 <rpl_re_syntax_options@@Base+0x1184e0>
   159e0:			; <UNDEFINED> instruction: 0xf1400299
   159e4:	ldm	r6, {r0, r1, r2, r5, r6, r7, r8, r9, pc}
   159e8:	movwcs	r0, #4099	; 0x1003
   159ec:	eorvc	pc, r8, fp, asr #17
   159f0:	andeq	lr, r3, sl, lsl #17
   159f4:	andcc	pc, r4, sl, lsl #17
   159f8:	stmdals	r6, {r0, r1, r2, r8, r9, fp, ip, pc}
   159fc:	blcs	2fa70 <quote_quoting_options@@Base+0xa14>
   15a00:	svcge	0x005df43f
   15a04:			; <UNDEFINED> instruction: 0xf47f2800
   15a08:	subs	sl, ip, sl, asr pc
   15a0c:	ldmdavs	fp, {r0, r1, r2, r8, r9, fp, ip, pc}
   15a10:	cmple	ip, r0, lsl #22
   15a14:	movwls	r2, #25344	; 0x6300
   15a18:			; <UNDEFINED> instruction: 0xf89ae752
   15a1c:	blcs	61a34 <rpl_re_syntax_options@@Base+0x3038c>
   15a20:			; <UNDEFINED> instruction: 0xf89ad14e
   15a24:	blcs	b21a2c <rpl_re_syntax_options@@Base+0xaf0384>
   15a28:	strtmi	sp, [ip], -sl, asr #2
   15a2c:	ldrbmi	r9, [r1], -r4, lsl #20
   15a30:			; <UNDEFINED> instruction: 0xf7ff4658
   15a34:			; <UNDEFINED> instruction: 0xf110fd31
   15a38:	strmi	r0, [r1], r2, lsl #30
   15a3c:			; <UNDEFINED> instruction: 0xf1b0d0cf
   15a40:	svclt	0x00183fff
   15a44:	lfmle	f4, 4, [fp], #-528	; 0xfffffdf0
   15a48:	mulcc	r4, sl, r8
   15a4c:	teqle	r7, r8, lsl fp
   15a50:	svccc	0x00fff1b0
   15a54:			; <UNDEFINED> instruction: 0xf5b4d122
   15a58:	svclt	0x00b44f00
   15a5c:	strcs	r2, [r1, #-1280]	; 0xfffffb00
   15a60:	bls	1446dc <rpl_re_syntax_options@@Base+0x113034>
   15a64:			; <UNDEFINED> instruction: 0x46504659
   15a68:	blx	f53a6c <rpl_re_syntax_options@@Base+0xf223c4>
   15a6c:	ldrdcc	pc, [r8], -fp	; <UNPREDICTABLE>
   15a70:			; <UNDEFINED> instruction: 0xf8cb4418
   15a74:	stmdals	r6, {r3, r5}
   15a78:	sbcle	r2, r7, r0, lsl #16
   15a7c:	movweq	lr, #19033	; 0x4a59
   15a80:	svcge	0x003af47f
   15a84:			; <UNDEFINED> instruction: 0x1794f8df
   15a88:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
   15a8c:	mcr2	7, 5, pc, cr2, cr8, {7}	; <UNPREDICTABLE>
   15a90:	ldmdavs	fp, {r0, r1, r2, r8, r9, fp, ip, pc}
   15a94:	adcsle	r2, sp, r0, lsl #22
   15a98:	strtmi	lr, [r1], r1, ror #14
   15a9c:	svcmi	0x0000f5b9
   15aa0:	strcs	fp, [r0, #-4020]	; 0xfffff04c
   15aa4:	cfstr32cs	mvfx2, [r0, #-4]
   15aa8:	bls	209e1c <rpl_re_syntax_options@@Base+0x1d8774>
   15aac:	andsvs	r2, r3, pc, lsl #6
   15ab0:			; <UNDEFINED> instruction: 0xf89ae009
   15ab4:	blcs	b21abc <rpl_re_syntax_options@@Base+0xaf0414>
   15ab8:	blls	149da0 <rpl_re_syntax_options@@Base+0x1186f8>
   15abc:	ldrle	r0, [r2], #667	; 0x29b
   15ac0:	movwcs	r9, #43527	; 0xaa07
   15ac4:	blls	1adb18 <rpl_re_syntax_options@@Base+0x17c470>
   15ac8:			; <UNDEFINED> instruction: 0xf47f2b00
   15acc:	movwcs	sl, #3912	; 0xf48
   15ad0:	ldrb	r9, [r9], -r6, lsl #6
   15ad4:	ldrdls	pc, [r0], -sp	; <UNPREDICTABLE>
   15ad8:			; <UNDEFINED> instruction: 0xf8dd4602
   15adc:			; <UNDEFINED> instruction: 0xf8ddb024
   15ae0:	strmi	sl, [r1, #48]!	; 0x30
   15ae4:	andls	sp, r6, #-2147483647	; 0x80000001
   15ae8:	bls	1cf698 <rpl_re_syntax_options@@Base+0x19dff0>
   15aec:			; <UNDEFINED> instruction: 0xf04f2401
   15af0:			; <UNDEFINED> instruction: 0x461539ff
   15af4:	stmdbls	r5, {r3, r5, r9, sl, lr}
   15af8:			; <UNDEFINED> instruction: 0xf7fa9208
   15afc:	bls	2547d8 <rpl_re_syntax_options@@Base+0x223130>
   15b00:	stmdacs	r0, {r0, r2, r9, sl, lr}
   15b04:	svcge	0x0028f43f
   15b08:	andls	r7, r8, #688	; 0x2b0
   15b0c:			; <UNDEFINED> instruction: 0xf47f2b11
   15b10:	smlsld	sl, r9, r2, pc	; <UNPREDICTABLE>
   15b14:			; <UNDEFINED> instruction: 0x3708f8df
   15b18:	msreq	CPSR_c, r1, lsr #3
   15b1c:			; <UNDEFINED> instruction: 0x2704f8df
   15b20:			; <UNDEFINED> instruction: 0xf181fab1
   15b24:	ldrbtmi	r9, [fp], #-3079	; 0xfffff3f9
   15b28:	ldrbtmi	r9, [sl], #-2053	; 0xfffff7fb
   15b2c:	stmib	sp, {r0, r3, r6, r8, fp}^
   15b30:			; <UNDEFINED> instruction: 0xf8db1400
   15b34:			; <UNDEFINED> instruction: 0xf7fc1040
   15b38:	stmdavs	r2!, {r0, r1, r4, r7, sl, fp, ip, sp, lr, pc}
   15b3c:			; <UNDEFINED> instruction: 0xf380fab0
   15b40:	ldmdbeq	fp, {r1, r2, ip, pc}^
   15b44:	svclt	0x00082a00
   15b48:	blcs	1e750 <quoting_style_vals@@Base+0xc8c>
   15b4c:	cfmvdhrge	mvd6, pc
   15b50:			; <UNDEFINED> instruction: 0xf1a1e7bd
   15b54:	stflss	f0, [r7], {35}	; 0x23
   15b58:			; <UNDEFINED> instruction: 0xf181fab1
   15b5c:			; <UNDEFINED> instruction: 0x36c8f8df
   15b60:			; <UNDEFINED> instruction: 0x26c8f8df
   15b64:	stmdals	r5, {r0, r3, r6, r8, fp}
   15b68:	strne	lr, [r0], #-2509	; 0xfffff633
   15b6c:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
   15b70:	andcs	lr, r0, #58458112	; 0x37c0000
   15b74:	bls	1fa394 <rpl_re_syntax_options@@Base+0x1c8cec>
   15b78:	andsvs	r2, r3, r5, lsl #6
   15b7c:	blls	18f394 <rpl_re_syntax_options@@Base+0x15dcec>
   15b80:	andge	pc, r0, sp, asr #17
   15b84:	ldreq	pc, [r8, #-259]!	; 0xfffffefd
   15b88:	strbeq	pc, [r0], -r3, lsl #2	; <UNPREDICTABLE>
   15b8c:	strtmi	r2, [r8], -r0, lsl #6
   15b90:			; <UNDEFINED> instruction: 0x461a4631
   15b94:	blx	fe9d3b84 <rpl_re_syntax_options@@Base+0xfe9a24dc>
   15b98:	stmdacs	r0, {r1, r2, ip, pc}
   15b9c:	blls	189c9c <rpl_re_syntax_options@@Base+0x1585f4>
   15ba0:	blcs	71314 <rpl_re_syntax_options@@Base+0x3fc6c>
   15ba4:	ldclge	7, cr15, [sl, #508]	; 0x1fc
   15ba8:			; <UNDEFINED> instruction: 0xf10d9c06
   15bac:			; <UNDEFINED> instruction: 0x2710085c
   15bb0:	ldrdcc	pc, [r8], -fp	; <UNPREDICTABLE>
   15bb4:	ldrsbtcs	pc, [r8], -fp	; <UNPREDICTABLE>
   15bb8:	vqsub.u8	d20, d16, d10
   15bbc:			; <UNDEFINED> instruction: 0xf8db8247
   15bc0:	addsmi	r2, r3, #28
   15bc4:	subhi	pc, r2, #0
   15bc8:	ldrdcs	pc, [r8], -fp
   15bcc:	eorcc	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   15bd0:			; <UNDEFINED> instruction: 0xf0403301
   15bd4:	bls	1364c8 <rpl_re_syntax_options@@Base+0x104e20>
   15bd8:			; <UNDEFINED> instruction: 0x46504659
   15bdc:			; <UNDEFINED> instruction: 0xf982f7ff
   15be0:	ldrdgt	pc, [r8], -fp	; <UNPREDICTABLE>
   15be4:			; <UNDEFINED> instruction: 0xf8cd2300
   15be8:	ldrmi	sl, [sl], -r0
   15bec:	strbtmi	r4, [r0], #-1585	; 0xfffff9cf
   15bf0:	eoreq	pc, r8, fp, asr #17
   15bf4:			; <UNDEFINED> instruction: 0xf7fa4628
   15bf8:			; <UNDEFINED> instruction: 0x4622fa75
   15bfc:	andhi	pc, r0, sp, asr #17
   15c00:			; <UNDEFINED> instruction: 0xf88d4631
   15c04:	strmi	r7, [r1], r0, rrx
   15c08:	strtmi	r4, [r8], -r3, lsl #12
   15c0c:	blx	1ad3bfc <rpl_re_syntax_options@@Base+0x1aa2554>
   15c10:	svclt	0x00182800
   15c14:	svceq	0x0000f1b9
   15c18:	bicle	r4, r9, r4, lsl #12
   15c1c:	andls	r2, r6, #0, 4
   15c20:	movwcs	r9, #51719	; 0xca07
   15c24:	str	r6, [pc, #19]!	; 15c3f <sigaltstack@plt+0x133b7>
   15c28:	strcs	r9, [r1], #-2821	; 0xfffff4fb
   15c2c:	ldrdcs	pc, [r0], -sl
   15c30:	addsmi	r6, r4, fp, asr sp
   15c34:			; <UNDEFINED> instruction: 0xf0004023
   15c38:	sfmls	f0, 1, [r5, #-856]	; 0xfffffca8
   15c3c:	ldrmi	r2, [sl], -r0, lsl #6
   15c40:	strtmi	r6, [r9], -r8, lsr #26
   15c44:			; <UNDEFINED> instruction: 0x43203140
   15c48:	strtmi	r6, [r8], -r8, lsr #10
   15c4c:	andge	pc, r0, sp, asr #17
   15c50:			; <UNDEFINED> instruction: 0xf7fa3038
   15c54:	andls	pc, r6, r7, asr #20
   15c58:	sbcsle	r2, pc, r0, lsl #16
   15c5c:			; <UNDEFINED> instruction: 0xf8956cea
   15c60:	andcc	r3, r1, #88	; 0x58
   15c64:			; <UNDEFINED> instruction: 0xf04364ea
   15c68:			; <UNDEFINED> instruction: 0xf8850302
   15c6c:	ldrb	r3, [r5, #-88]!	; 0xffffffa8
   15c70:	movwcs	r9, #3077	; 0xc05
   15c74:	andge	pc, r0, sp, asr #17
   15c78:			; <UNDEFINED> instruction: 0x4621461a
   15c7c:	cmpcc	r0, r0, lsr #12
   15c80:			; <UNDEFINED> instruction: 0xf7fa3038
   15c84:	andls	pc, r6, pc, lsr #20
   15c88:	sbcle	r2, r7, r0, lsl #16
   15c8c:	blcs	71420 <rpl_re_syntax_options@@Base+0x3fd78>
   15c90:	stclge	7, cr15, [r4, #-508]!	; 0xfffffe04
   15c94:			; <UNDEFINED> instruction: 0x3058f894
   15c98:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
   15c9c:	subscc	pc, r8, r4, lsl #17
   15ca0:	stmibvs	ip!, {r2, r3, r4, r6, r8, sl, sp, lr, pc}
   15ca4:	mcrls	6, 0, r4, cr4, cr9, {2}
   15ca8:	stclne	6, cr4, [r3], #-320	; 0xfffffec0
   15cac:	vst4.32	{d22,d24,d26,d28}, [r6 :128], fp
   15cb0:			; <UNDEFINED> instruction: 0xf7ff0200
   15cb4:			; <UNDEFINED> instruction: 0xf89af917
   15cb8:			; <UNDEFINED> instruction: 0xf8db2004
   15cbc:	bcs	261d64 <rpl_re_syntax_options@@Base+0x2306bc>
   15cc0:	andcs	fp, r0, #8, 30
   15cc4:			; <UNDEFINED> instruction: 0xf8cb4403
   15cc8:			; <UNDEFINED> instruction: 0xf0403028
   15ccc:	stccs	0, cr8, [r8], {247}	; 0xf7
   15cd0:	tsthi	r3, r0, asr #4	; <UNPREDICTABLE>
   15cd4:	ldcge	8, cr9, [r7, #-20]	; 0xffffffec
   15cd8:	strls	r2, [r0, #-768]	; 0xfffffd00
   15cdc:			; <UNDEFINED> instruction: 0xf88d2511
   15ce0:	strmi	r5, [r1], -r0, rrx
   15ce4:	cmpcc	r0, r8, lsr r0
   15ce8:			; <UNDEFINED> instruction: 0xf9fcf7fa
   15cec:	stmdacs	r0, {r1, r2, ip, pc}
   15cf0:	swpbvs	sp, r4, [r4]	; <UNPREDICTABLE>
   15cf4:			; <UNDEFINED> instruction: 0xf8dae532
   15cf8:	vhadd.s8	d21, d0, d0
   15cfc:	andsmi	r3, sp, #1006632960	; 0x3c000000
   15d00:	blls	189da0 <rpl_re_syntax_options@@Base+0x1586f8>
   15d04:			; <UNDEFINED> instruction: 0x3058f893
   15d08:	ldreq	pc, [r0], #-19	; 0xffffffed
   15d0c:			; <UNDEFINED> instruction: 0xf043d120
   15d10:	stmdals	r5, {r4, r8, r9}
   15d14:	andeq	pc, r8, #19
   15d18:	subscc	pc, r8, r0, lsl #17
   15d1c:	cmnhi	r4, #64	; 0x40	; <UNPREDICTABLE>
   15d20:	vaddw.s8	q9, q0, d0
   15d24:			; <UNDEFINED> instruction: 0x664131ff
   15d28:	mvnsvc	pc, pc, asr #12
   15d2c:	mvnsvc	pc, r8, asr #5
   15d30:			; <UNDEFINED> instruction: 0xf64f6681
   15d34:	vsra.s64	<illegal reg q11.5>, q15, #64
   15d38:			; <UNDEFINED> instruction: 0x66c171ff
   15d3c:			; <UNDEFINED> instruction: 0x66020759
   15d40:	teqhi	r5, #64, 2	; <UNPREDICTABLE>
   15d44:	strbvs	r6, [r2, -r2, lsl #14]
   15d48:	strbvs	r6, [r2, r2, lsl #15]
   15d4c:	ldrdpl	pc, [r0], -sl
   15d50:	orrvc	pc, r0, #692060160	; 0x29400000
   15d54:			; <UNDEFINED> instruction: 0xf4339a05
   15d58:			; <UNDEFINED> instruction: 0xf1027380
   15d5c:			; <UNDEFINED> instruction: 0xf1020638
   15d60:			; <UNDEFINED> instruction: 0xf0400740
   15d64:			; <UNDEFINED> instruction: 0xf5b58127
   15d68:			; <UNDEFINED> instruction: 0xf8cd7f80
   15d6c:			; <UNDEFINED> instruction: 0xf000a000
   15d70:	andcs	r8, r5, #112, 2
   15d74:			; <UNDEFINED> instruction: 0xf8ca4639
   15d78:	ldrtmi	r2, [r0], -r0
   15d7c:			; <UNDEFINED> instruction: 0xf7fa461a
   15d80:	movwcs	pc, #43441	; 0xa9b1	; <UNPREDICTABLE>
   15d84:	andcc	pc, r0, sl, asr #17
   15d88:	movwcs	r4, #1541	; 0x605
   15d8c:			; <UNDEFINED> instruction: 0x461a4639
   15d90:			; <UNDEFINED> instruction: 0xf8cd4630
   15d94:			; <UNDEFINED> instruction: 0xf7faa000
   15d98:	ldrtmi	pc, [r9], -r5, lsr #19	; <UNPREDICTABLE>
   15d9c:	strmi	r4, [r4], -sl, lsr #12
   15da0:			; <UNDEFINED> instruction: 0x46234630
   15da4:			; <UNDEFINED> instruction: 0x9600ae17
   15da8:			; <UNDEFINED> instruction: 0xf88d260a
   15dac:			; <UNDEFINED> instruction: 0xf7fa6060
   15db0:	blx	fed5441c <rpl_re_syntax_options@@Base+0xfed22d74>
   15db4:	stmdbeq	r4!, {r2, r7, sl, ip, sp, lr, pc}^
   15db8:	svclt	0x00082d00
   15dbc:	stmdacs	r0, {r0, sl, sp}
   15dc0:	strcs	fp, [r1], #-3848	; 0xfffff0f8
   15dc4:	stccs	0, cr9, [r0], {6}
   15dc8:	svcge	0x0028f47f
   15dcc:	ldrbmi	r9, [r0], -r4, lsl #20
   15dd0:			; <UNDEFINED> instruction: 0xf7ff4659
   15dd4:			; <UNDEFINED> instruction: 0xf8dbf887
   15dd8:	strmi	r3, [r3], #-40	; 0xffffffd8
   15ddc:	eorcc	pc, r8, fp, asr #17
   15de0:	ldrdcs	lr, [r1, -r2]
   15de4:	strcs	r2, [r0, #-32]	; 0xffffffe0
   15de8:			; <UNDEFINED> instruction: 0xf7ec9512
   15dec:			; <UNDEFINED> instruction: 0x2101ea98
   15df0:	eorcs	r4, r8, r1, lsl #13
   15df4:	b	fe4d3dac <rpl_re_syntax_options@@Base+0xfe4a2704>
   15df8:	vst3.32			; <UNDEFINED> instruction: 0xf480fab0
   15dfc:	stmdbeq	r4!, {r3, ip, pc}^
   15e00:	svclt	0x000845a9
   15e04:	cfstrscs	mvf2, [r0], {1}
   15e08:	mvnhi	pc, r0, asr #32
   15e0c:	ldrbmi	r9, [r9], -r4, lsl #20
   15e10:			; <UNDEFINED> instruction: 0xf7f84650
   15e14:			; <UNDEFINED> instruction: 0xf89afd01
   15e18:	blcs	a1e30 <rpl_re_syntax_options@@Base+0x70788>
   15e1c:			; <UNDEFINED> instruction: 0xf0004680
   15e20:	blcs	676570 <rpl_re_syntax_options@@Base+0x644ec8>
   15e24:	strls	fp, [sp], #-3864	; 0xfffff0e8
   15e28:	sbcshi	pc, r1, r0
   15e2c:	vmovls.32	d4[0], r2
   15e30:	andeq	pc, r0, #79	; 0x4f
   15e34:	svclt	0x0004a919
   15e38:			; <UNDEFINED> instruction: 0xf88a2301
   15e3c:	vaddl.u8	<illegal reg q9.5>, d6, d4
   15e40:	movwls	r4, #62208	; 0xf300
   15e44:	ldmdbge	r3, {r1, r2, r8, ip, pc}
   15e48:	tstls	r0, #-1342177267	; 0xb000000d
   15e4c:	andls	r2, ip, #67108864	; 0x4000000
   15e50:	andls	r9, sl, #1073741826	; 0x40000002
   15e54:	ldrbmi	r9, [r2], -r6, lsl #24
   15e58:	ldrbmi	r9, [r9], -r1, lsl #6
   15e5c:	strls	r4, [r0], -r3, asr #12
   15e60:	ldrls	r9, [r4], #-2057	; 0xfffff7f7
   15e64:	ldrls	r2, [r3], #-1027	; 0xfffffbfd
   15e68:	blx	1553e6e <rpl_re_syntax_options@@Base+0x15227c6>
   15e6c:			; <UNDEFINED> instruction: 0xf0402800
   15e70:	ldrtmi	r8, [r2], -sl, ror #1
   15e74:			; <UNDEFINED> instruction: 0x46504659
   15e78:	stc2l	7, cr15, [lr], {248}	; 0xf8
   15e7c:	vmovne.32	r9, d10[0]
   15e80:	andeq	pc, r2, #50	; 0x32
   15e84:	andle	r4, r7, r0, lsl #13
   15e88:	mulcs	r4, sl, r8
   15e8c:			; <UNDEFINED> instruction: 0xf0002a02
   15e90:	bcs	5b6194 <rpl_re_syntax_options@@Base+0x584aec>
   15e94:	rschi	pc, sl, r0
   15e98:	vqdmulh.s<illegal width 8>	d2, d0, d4
   15e9c:	ldm	pc, {r5, r8, r9, pc}^	; <UNPREDICTABLE>
   15ea0:	ldclvs	0, cr15, [fp, #-12]!
   15ea4:	eorseq	r4, r3, r4, ror #28
   15ea8:			; <UNDEFINED> instruction: 0xf4139b04
   15eac:			; <UNDEFINED> instruction: 0xf47f3300
   15eb0:	bls	200fc4 <rpl_re_syntax_options@@Base+0x1cf91c>
   15eb4:	tstcs	r0, #402653184	; 0x18000000
   15eb8:	strbt	r6, [r5], #-19	; 0xffffffed
   15ebc:	strtmi	r9, [r9], -r7, lsl #30
   15ec0:			; <UNDEFINED> instruction: 0x46589b34
   15ec4:	smlsdls	r1, sl, ip, r1
   15ec8:	andls	r4, r0, #53477376	; 0x3300000
   15ecc:			; <UNDEFINED> instruction: 0xf0004652
   15ed0:	ldmdavs	fp!, {r0, r3, r5, r7, r8, r9, fp, ip, sp, lr, pc}
   15ed4:	blcs	276e4 <quoting_style_vals@@Base+0x9c20>
   15ed8:	cfldrdge	mvd15, [r9, #508]!	; 0x1fc
   15edc:	mulne	r4, sl, r8
   15ee0:			; <UNDEFINED> instruction: 0xf43f2909
   15ee4:	strdlt	sl, [r0, -r4]!
   15ee8:			; <UNDEFINED> instruction: 0x461a49d1
   15eec:			; <UNDEFINED> instruction: 0xf7f84479
   15ef0:	bls	2150bc <rpl_re_syntax_options@@Base+0x1e3a14>
   15ef4:	andsvs	r2, r3, r8, lsl #6
   15ef8:	stmdals	r5, {r0, r3, r5, r6, r7, r8, sl, sp, lr, pc}
   15efc:	adcmi	r2, r1, r1, lsl #2
   15f00:	movwmi	r6, #48451	; 0xbd43
   15f04:	strbt	r6, [r5], r3, asr #10
   15f08:	bge	4bbf30 <rpl_re_syntax_options@@Base+0x48a888>
   15f0c:	andls	r9, r0, #20, 18	; 0x50000
   15f10:	andeq	pc, ip, #0, 2
   15f14:	strmi	r9, [r3], -r2, lsl #12
   15f18:			; <UNDEFINED> instruction: 0x33249101
   15f1c:			; <UNDEFINED> instruction: 0xf8db4649
   15f20:			; <UNDEFINED> instruction: 0xf7fb0040
   15f24:	blls	215d10 <rpl_re_syntax_options@@Base+0x1e4668>
   15f28:	stmiblt	r0, {r3, r4, sp, lr}
   15f2c:	mulcc	r4, sl, r8
   15f30:	rsble	r2, sp, r2, lsl #22
   15f34:			; <UNDEFINED> instruction: 0xf0002b15
   15f38:	movwcs	r8, #381	; 0x17d
   15f3c:	ldmdbls	r4, {r1, r3, r7, r8, r9, sl, sp, lr, pc}
   15f40:			; <UNDEFINED> instruction: 0xf7fb4648
   15f44:	blls	215c90 <rpl_re_syntax_options@@Base+0x1e45e8>
   15f48:	stmdacs	r0, {r3, r4, sp, lr}
   15f4c:	strbmi	sp, [r8], -lr, ror #1
   15f50:	b	14d3f08 <rpl_re_syntax_options@@Base+0x14a2860>
   15f54:			; <UNDEFINED> instruction: 0xf7f99808
   15f58:	blls	214614 <rpl_re_syntax_options@@Base+0x1e2f6c>
   15f5c:	blcs	2ffd0 <quote_quoting_options@@Base+0xf74>
   15f60:	cfldrsge	mvf15, [r5, #508]!	; 0x1fc
   15f64:			; <UNDEFINED> instruction: 0xf7ff9306
   15f68:	ldmdbls	r4, {r0, r3, r4, r5, r6, r7, r8, r9, fp, ip, sp, pc}
   15f6c:			; <UNDEFINED> instruction: 0xf7fb4648
   15f70:	blls	215c64 <rpl_re_syntax_options@@Base+0x1e45bc>
   15f74:	stmdacs	r0, {r3, r4, sp, lr}
   15f78:	ubfx	sp, r8, #1, #9
   15f7c:	ldmdbvs	r3, {r3, r9, fp, ip, pc}^
   15f80:	bls	2affc8 <rpl_re_syntax_options@@Base+0x27e920>
   15f84:			; <UNDEFINED> instruction: 0xf0004293
   15f88:	bls	5366d8 <rpl_re_syntax_options@@Base+0x505030>
   15f8c:	stcls	12, cr1, [r8], {89}	; 0x59
   15f90:			; <UNDEFINED> instruction: 0xf8406161
   15f94:	strb	r2, [r9, r3, lsr #32]
   15f98:			; <UNDEFINED> instruction: 0x3050f89d
   15f9c:			; <UNDEFINED> instruction: 0xf0032201
   15fa0:	cmpne	fp, pc, lsl r1
   15fa4:			; <UNDEFINED> instruction: 0xf101fa02
   15fa8:	eorcs	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   15fac:			; <UNDEFINED> instruction: 0xf849430a
   15fb0:	ldr	r2, [fp, r3, lsr #32]!
   15fb4:			; <UNDEFINED> instruction: 0xf8cd2300
   15fb8:	ldrtmi	sl, [r9], -r0
   15fbc:			; <UNDEFINED> instruction: 0x461a4630
   15fc0:			; <UNDEFINED> instruction: 0xf890f7fa
   15fc4:	stmdacs	r0, {r1, r2, ip, pc}
   15fc8:	svcge	0x0000f47f
   15fcc:	bls	24f86c <rpl_re_syntax_options@@Base+0x21e1c4>
   15fd0:	ldcvc	6, cr4, [r3], {89}	; 0x59
   15fd4:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   15fd8:	blls	13302c <rpl_re_syntax_options@@Base+0x101984>
   15fdc:	ldrbeq	r9, [fp, #2564]	; 0xa04
   15fe0:			; <UNDEFINED> instruction: 0xf8d9bf42
   15fe4:	vst4.8	{d19-d22}, [r3], r0
   15fe8:			; <UNDEFINED> instruction: 0xf8c96380
   15fec:			; <UNDEFINED> instruction: 0xf8db3000
   15ff0:	strmi	r3, [r3], #-40	; 0xffffffd8
   15ff4:			; <UNDEFINED> instruction: 0xf8cb4650
   15ff8:			; <UNDEFINED> instruction: 0xf7f83028
   15ffc:			; <UNDEFINED> instruction: 0xf89afc0d
   16000:	blcs	a2018 <rpl_re_syntax_options@@Base+0x70970>
   16004:			; <UNDEFINED> instruction: 0xf0004680
   16008:	andcs	r8, r1, #222	; 0xde
   1600c:	str	r9, [sp, -sp, lsl #4]
   16010:	movwcs	r9, #31239	; 0x7a07
   16014:			; <UNDEFINED> instruction: 0xe79a6013
   16018:			; <UNDEFINED> instruction: 0x46504659
   1601c:			; <UNDEFINED> instruction: 0xf7fe461e
   16020:	bls	215dac <rpl_re_syntax_options@@Base+0x1e4704>
   16024:			; <UNDEFINED> instruction: 0xf8db4633
   16028:	strtmi	r4, [r9], -r8, lsr #32
   1602c:	bls	d3a838 <rpl_re_syntax_options@@Base+0xd09190>
   16030:	ldrbmi	r9, [r2], -r0, lsl #4
   16034:	ldrbmi	r4, [r8], -r4, lsl #8
   16038:	eormi	pc, r8, fp, asr #17
   1603c:	blx	b54042 <rpl_re_syntax_options@@Base+0xb2299a>
   16040:			; <UNDEFINED> instruction: 0xf7ff9006
   16044:	blls	204ed0 <rpl_re_syntax_options@@Base+0x1d3828>
   16048:	usada8	r0, r8, r0, r6
   1604c:			; <UNDEFINED> instruction: 0xf7ff9406
   16050:	andcs	fp, r6, #136192	; 0x21400
   16054:			; <UNDEFINED> instruction: 0xf8ca4639
   16058:	ldrtmi	r2, [r0], -r0
   1605c:			; <UNDEFINED> instruction: 0xf7fa461a
   16060:	movwcs	pc, #38977	; 0x9841	; <UNPREDICTABLE>
   16064:	andcc	pc, r0, sl, asr #17
   16068:	str	r4, [lr], r5, lsl #12
   1606c:	ldrdcc	pc, [r8], -fp	; <UNPREDICTABLE>
   16070:			; <UNDEFINED> instruction: 0x4632ad17
   16074:	strmi	r4, [r3], #-1625	; 0xfffff9a7
   16078:			; <UNDEFINED> instruction: 0xf8cb4628
   1607c:			; <UNDEFINED> instruction: 0xf7f83028
   16080:			; <UNDEFINED> instruction: 0xf89dfbcb
   16084:	bcs	9e20c <rpl_re_syntax_options@@Base+0x6cb64>
   16088:	sbcle	r4, r1, r3, lsl #12
   1608c:			; <UNDEFINED> instruction: 0xf0002a15
   16090:	strhcs	r8, [r1, -r0]
   16094:	tstls	r1, r0, lsl #12
   16098:	ldrbmi	r4, [r9], -sl, lsr #12
   1609c:	ldrls	sl, [r5], #-2069	; 0xfffff7eb
   160a0:	ldrls	sl, [r6], #-3105	; 0xfffff3df
   160a4:	blx	dd40a8 <rpl_re_syntax_options@@Base+0xda2a00>
   160a8:	bicle	r2, ip, r0, lsl #16
   160ac:			; <UNDEFINED> instruction: 0x46594632
   160b0:			; <UNDEFINED> instruction: 0xf7f84650
   160b4:	blls	194f80 <rpl_re_syntax_options@@Base+0x1638d8>
   160b8:	bls	23d50c <rpl_re_syntax_options@@Base+0x20be64>
   160bc:	blcs	b1830 <rpl_re_syntax_options@@Base+0x80188>
   160c0:	movweq	pc, #8613	; 0x21a5	; <UNPREDICTABLE>
   160c4:	ldrmi	fp, [r7], -ip, lsr #31
   160c8:			; <UNDEFINED> instruction: 0xf0332700
   160cc:	strmi	r0, [r0], r2, lsl #6
   160d0:			; <UNDEFINED> instruction: 0x81a6f000
   160d4:	vmovne.32	r9, d9[0]
   160d8:	andeq	pc, r2, #49	; 0x31
   160dc:	movhi	pc, r0
   160e0:	svclt	0x000c2d03
   160e4:	andcs	r2, r0, #268435456	; 0x10000000
   160e8:			; <UNDEFINED> instruction: 0xf000920e
   160ec:	blcs	f689c <rpl_re_syntax_options@@Base+0xc51f4>
   160f0:	bicshi	pc, r8, r0
   160f4:			; <UNDEFINED> instruction: 0xf0402d00
   160f8:			; <UNDEFINED> instruction: 0xf89d8197
   160fc:	bls	3a6244 <rpl_re_syntax_options@@Base+0x374b9c>
   16100:	svclt	0x00082d00
   16104:	blcs	1e910 <quoting_style_vals@@Base+0xe4c>
   16108:	orrshi	pc, r4, r0
   1610c:			; <UNDEFINED> instruction: 0xf0402b03
   16110:	ldmdbls	r6, {r2, r6, r8, pc}
   16114:	bcs	34150 <rpl_re_syntax_options@@Base+0x2aa8>
   16118:	mrshi	pc, (UNDEF: 68)	; <UNPREDICTABLE>
   1611c:			; <UNDEFINED> instruction: 0xf0002f00
   16120:			; <UNDEFINED> instruction: 0x46208175
   16124:	b	ffcd40dc <rpl_re_syntax_options@@Base+0xffca2a34>
   16128:	blcs	fcd84 <rpl_re_syntax_options@@Base+0xcb6dc>
   1612c:	blcs	45d94 <rpl_re_syntax_options@@Base+0x146ec>
   16130:			; <UNDEFINED> instruction: 0xf0404604
   16134:			; <UNDEFINED> instruction: 0x46288135
   16138:	b	ffa540f0 <rpl_re_syntax_options@@Base+0xffa22a48>
   1613c:			; <UNDEFINED> instruction: 0xf1b54605
   16140:	svclt	0x00183fff
   16144:	svccc	0x00fff1b4
   16148:	msrhi	CPSR_xc, r0
   1614c:	adcmi	r9, r5, #15360	; 0x3c00
   16150:	movwcs	fp, #3884	; 0xf2c
   16154:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
   16158:			; <UNDEFINED> instruction: 0xf0402b00
   1615c:	cmnlt	pc, r1, ror #2
   16160:	bls	330a4c <rpl_re_syntax_options@@Base+0x2ff3a4>
   16164:	addsmi	r6, r1, #8060928	; 0x7b0000
   16168:	msrhi	SPSR_sxc, r0
   1616c:	eormi	pc, r1, r3, asr #16
   16170:	ldmvs	sl!, {r0, r1, r3, r4, r5, r9, fp, sp, lr}
   16174:	eorsvs	r1, r9, #22784	; 0x5900
   16178:	eorpl	pc, r3, r2, asr #16
   1617c:	strcs	r2, [r1, -r0, lsl #6]
   16180:	svclt	0x008c429c
   16184:	andcs	r2, r1, #0, 4
   16188:	svclt	0x0038429d
   1618c:	mrslt	r2, (UNDEF: 106)
   16190:			; <UNDEFINED> instruction: 0xf0031158
   16194:	blx	1d6a18 <rpl_re_syntax_options@@Base+0x1a5370>
   16198:			; <UNDEFINED> instruction: 0xf859f102
   1619c:	movwmi	r2, #40992	; 0xa020
   161a0:	eorcs	pc, r0, r9, asr #16
   161a4:			; <UNDEFINED> instruction: 0xf5b33301
   161a8:	mvnle	r7, r0, lsl #31
   161ac:	movwcs	r9, #2567	; 0xa07
   161b0:	ssat	r6, #28, r3
   161b4:	mulcc	r4, sl, r8
   161b8:			; <UNDEFINED> instruction: 0xf47f2b02
   161bc:	bls	2013c8 <rpl_re_syntax_options@@Base+0x1cfd20>
   161c0:	andsvs	r2, r3, r9, lsl #6
   161c4:	bls	20f3c8 <rpl_re_syntax_options@@Base+0x1ddd20>
   161c8:	andsvs	r2, r3, r2, lsl #6
   161cc:			; <UNDEFINED> instruction: 0x4648e6bf
   161d0:			; <UNDEFINED> instruction: 0xf7ec9506
   161d4:	stmdals	r8, {r1, r4, r8, fp, sp, lr, pc}
   161d8:	stmdb	lr, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   161dc:	movwcs	r9, #51719	; 0xca07
   161e0:			; <UNDEFINED> instruction: 0xf7ff6013
   161e4:	bls	204d30 <rpl_re_syntax_options@@Base+0x1d3688>
   161e8:	movwcs	r9, #25350	; 0x6306
   161ec:			; <UNDEFINED> instruction: 0xf7ff6013
   161f0:			; <UNDEFINED> instruction: 0xf8dbbacb
   161f4:	andcs	r3, r1, #40	; 0x28
   161f8:	movweq	lr, #35747	; 0x8ba3
   161fc:	eorcc	pc, r8, fp, asr #17
   16200:	andcs	pc, r4, sl, lsl #17
   16204:			; <UNDEFINED> instruction: 0xe6479b13
   16208:	andeq	r9, r1, r0, lsl #13
   1620c:	andeq	r0, r0, r0, lsl #4
   16210:			; <UNDEFINED> instruction: 0xffff9a13
   16214:			; <UNDEFINED> instruction: 0xffff9993
   16218:			; <UNDEFINED> instruction: 0xffff8f29
   1621c:			; <UNDEFINED> instruction: 0xffff986f
   16220:	andeq	r7, r0, r2, lsr #30
   16224:	andeq	r7, r0, sl, asr #29
   16228:	andeq	r5, r0, r0, lsr #22
   1622c:	andeq	r7, r0, r6, lsl #2
   16230:			; <UNDEFINED> instruction: 0xffff940d
   16234:	ldrdcc	pc, [r8], -fp	; <UNPREDICTABLE>
   16238:			; <UNDEFINED> instruction: 0xf8cb4443
   1623c:	blls	3622e4 <rpl_re_syntax_options@@Base+0x330c3c>
   16240:			; <UNDEFINED> instruction: 0xf1a9b153
   16244:			; <UNDEFINED> instruction: 0xf1090304
   16248:			; <UNDEFINED> instruction: 0xf853011c
   1624c:	addsmi	r2, r9, #4, 30
   16250:	andeq	lr, r2, #454656	; 0x6f000
   16254:	mvnsle	r6, sl, lsl r0
   16258:	vldrvs	d25, [r8, #20]
   1625c:	stcle	8, cr2, [pc, #-4]	; 16260 <sigaltstack@plt+0x139d8>
   16260:			; <UNDEFINED> instruction: 0xf1a99b05
   16264:			; <UNDEFINED> instruction: 0xf1090204
   16268:	blvs	ff6d72e0 <rpl_re_syntax_options@@Base+0xff6a5c38>
   1626c:			; <UNDEFINED> instruction: 0xf8523b04
   16270:			; <UNDEFINED> instruction: 0xf8531f04
   16274:	addsmi	r5, r4, #4, 30
   16278:	tsteq	r5, r1, lsl #20
   1627c:	mvnsle	r6, r1, lsl r0
   16280:	ldmdbvs	fp, {r3, r8, r9, fp, ip, pc}^
   16284:	bls	244f98 <rpl_re_syntax_options@@Base+0x2138f0>
   16288:	bllt	af08dc <rpl_re_syntax_options@@Base+0xabf234>
   1628c:	bllt	6f09e0 <rpl_re_syntax_options@@Base+0x6bf338>
   16290:	bllt	2f0ae4 <rpl_re_syntax_options@@Base+0x2bf43c>
   16294:	stcle	8, cr2, [r4, #-4]
   16298:	stmiblt	fp!, {r0, r1, r4, r6, r9, fp, sp, lr}^
   1629c:	bfieq	r7, r3, #24, #8
   162a0:	stmdals	r8, {r1, r3, r4, sl, ip, lr, pc}
   162a4:			; <UNDEFINED> instruction: 0xf806f7f9
   162a8:	movwcs	r9, #3077	; 0xc05
   162ac:			; <UNDEFINED> instruction: 0x461aa815
   162b0:	strtmi	r9, [r1], -r0
   162b4:	eorseq	pc, r8, r4, lsl #2
   162b8:			; <UNDEFINED> instruction: 0xf8cd3140
   162bc:	strcs	r9, [r3], #-84	; 0xffffffac
   162c0:	subsmi	pc, r8, sp, lsl #17
   162c4:			; <UNDEFINED> instruction: 0xff0ef7f9
   162c8:	stmdacs	r0, {r1, r2, ip, pc}
   162cc:	bge	11d34d0 <rpl_re_syntax_options@@Base+0x11a1e28>
   162d0:	movwcs	r9, #51719	; 0xca07
   162d4:			; <UNDEFINED> instruction: 0xe63a6013
   162d8:	vnmlsge.f64	d9, d5, d5
   162dc:			; <UNDEFINED> instruction: 0xf04f9f08
   162e0:			; <UNDEFINED> instruction: 0xf1030c06
   162e4:			; <UNDEFINED> instruction: 0xf1030438
   162e8:			; <UNDEFINED> instruction: 0xf8930540
   162ec:			; <UNDEFINED> instruction: 0x46192058
   162f0:	strtmi	r2, [r0], -r0, lsl #6
   162f4:	andeq	pc, r2, #66	; 0x42
   162f8:	subscs	pc, r8, r1, lsl #17
   162fc:	ldrmi	r4, [sl], -r9, lsr #12
   16300:	ldrls	r9, [r5, -r0, lsl #12]
   16304:	subsgt	pc, r8, sp, lsl #17
   16308:	mcr2	7, 7, pc, cr12, cr9, {7}	; <UNPREDICTABLE>
   1630c:	stmdacs	r0, {r1, r2, ip, pc}
   16310:			; <UNDEFINED> instruction: 0xf1a9d0de
   16314:			; <UNDEFINED> instruction: 0xf1090304
   16318:			; <UNDEFINED> instruction: 0xf853021c
   1631c:	ldmiblt	r1, {r2, r8, r9, sl, fp, ip}
   16320:			; <UNDEFINED> instruction: 0xd1fa429a
   16324:			; <UNDEFINED> instruction: 0xf7ec4648
   16328:			; <UNDEFINED> instruction: 0xf7ffe868
   1632c:	subseq	fp, r3, r7, lsl sl
   16330:	movwls	r3, #41729	; 0xa301
   16334:			; <UNDEFINED> instruction: 0xf7ec0099
   16338:	stmdacs	r0, {r2, r3, r4, r5, r7, fp, sp, lr, pc}
   1633c:	bls	24a664 <rpl_re_syntax_options@@Base+0x218fbc>
   16340:	andsvs	r6, r0, r3, asr r9
   16344:	movwcs	lr, #1569	; 0x621
   16348:	ldrmi	r9, [sl], -r0, lsl #12
   1634c:	strtmi	r4, [r0], -r9, lsr #12
   16350:	subsls	pc, r4, sp, asr #17
   16354:			; <UNDEFINED> instruction: 0xf88d2603
   16358:			; <UNDEFINED> instruction: 0xf7f96058
   1635c:	strmi	pc, [r2], -r3, asr #29
   16360:	adcsle	r2, r5, r0, lsl #16
   16364:	strtmi	r4, [r0], -r9, lsr #12
   16368:	vldrge	d9, [r7, #-24]	; 0xffffffe8
   1636c:	strcs	r9, [sl], #-1280	; 0xfffffb00
   16370:	rsbmi	pc, r0, sp, lsl #17
   16374:	mrc2	7, 5, pc, cr6, cr9, {7}
   16378:	stmdacs	r0, {r1, r2, ip, pc}
   1637c:	stmibge	lr!, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}^
   16380:	ldmdals	r6, {r1, r2, r5, r7, r8, r9, sl, sp, lr, pc}
   16384:			; <UNDEFINED> instruction: 0xf7ec9311
   16388:	blls	4909b0 <rpl_re_syntax_options@@Base+0x45f308>
   1638c:	vadd.i8	d18, d0, d1
   16390:	bls	1f6624 <rpl_re_syntax_options@@Base+0x1c4f7c>
   16394:	andsvs	r2, r3, r3, lsl #6
   16398:	bcs	4fb04 <rpl_re_syntax_options@@Base+0x1e45c>
   1639c:	ldflsd	f5, [r4], {99}	; 0x63
   163a0:			; <UNDEFINED> instruction: 0xe6cc9d16
   163a4:	svccs	0x00009c14
   163a8:	mcrge	4, 6, pc, cr5, cr15, {3}	; <UNPREDICTABLE>
   163ac:	strcs	lr, [r0], #1735	; 0x6c7
   163b0:			; <UNDEFINED> instruction: 0xf7ec2604
   163b4:			; <UNDEFINED> instruction: 0xf104e960
   163b8:	bls	166fc0 <rpl_re_syntax_options@@Base+0x135918>
   163bc:	blcc	63c24 <rpl_re_syntax_options@@Base+0x3257c>
   163c0:			; <UNDEFINED> instruction: 0xf1022701
   163c4:	bl	99dcc <rpl_re_syntax_options@@Base+0x68724>
   163c8:	stmdavs	r0, {r1, r2, r7, r9, sl}
   163cc:	subeq	lr, r3, r0, lsl #22
   163d0:	smlabbcs	r0, r4, r6, r4
   163d4:	svccs	0x0002f83c
   163d8:	vmul.i<illegal width 8>	<illegal reg q8.5>, q1, d3[4]
   163dc:	blcs	17d6ee4 <rpl_re_syntax_options@@Base+0x17a583c>
   163e0:	sadd16mi	fp, r3, r4
   163e4:	movweq	pc, #4162	; 0x1042	; <UNPREDICTABLE>
   163e8:	ldmdavs	r3!, {r0, r1, r5, r8, ip, sp, pc}
   163ec:	vpmax.s8	d15, d1, d7
   163f0:	eorsvs	r4, r3, r3, lsl r3
   163f4:	stmdbcs	r0!, {r0, r8, ip, sp}
   163f8:	strcc	sp, [r4], -ip, ror #3
   163fc:	ldrmi	r3, [r6, #1056]!	; 0x420
   16400:	subeq	pc, r0, r0, lsl #2
   16404:	strt	sp, [r3], #484	; 0x1e4
   16408:	ldrb	r4, [r2, r6, lsr #12]
   1640c:	blcs	102840 <rpl_re_syntax_options@@Base+0xd1198>
   16410:	blls	44ab30 <rpl_re_syntax_options@@Base+0x419488>
   16414:			; <UNDEFINED> instruction: 0xf43f2b00
   16418:	adcmi	sl, r5, #2832	; 0xb10
   1641c:	mcrge	4, 5, pc, cr14, cr15, {5}	; <UNPREDICTABLE>
   16420:	movwcs	r9, #47623	; 0xba07
   16424:	ldr	r6, [r2, #19]
   16428:	mlascs	r8, sp, r8, pc	; <UNPREDICTABLE>
   1642c:	blcs	1f434 <quoting_style_vals@@Base+0x1970>
   16430:			; <UNDEFINED> instruction: 0x461cd1b3
   16434:			; <UNDEFINED> instruction: 0x5058f89d
   16438:	subseq	lr, r2, sp, ror #12
   1643c:	mrrcne	6, 1, r4, r3, cr8
   16440:	addseq	r9, sl, ip, lsl #6
   16444:			; <UNDEFINED> instruction: 0x46119211
   16448:	ldmda	r2!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1644c:			; <UNDEFINED> instruction: 0x46119a11
   16450:	ldmvs	r8!, {r1, r2, r3, ip, pc}
   16454:	stmda	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   16458:	cmplt	r3, lr, lsl #22
   1645c:	bvs	e82944 <rpl_re_syntax_options@@Base+0xe5129c>
   16460:	andcc	lr, r1, r7, asr #19
   16464:	svccs	0x0000e682
   16468:	strcs	sp, [r0, #-154]	; 0xffffff66
   1646c:	andls	lr, r6, r9, asr r6
   16470:			; <UNDEFINED> instruction: 0xf7eb4618
   16474:	bls	1d2384 <rpl_re_syntax_options@@Base+0x1a0cdc>
   16478:			; <UNDEFINED> instruction: 0xf7eb4610
   1647c:	bls	21237c <rpl_re_syntax_options@@Base+0x1e0cd4>
   16480:	andsvs	r2, r3, ip, lsl #6
   16484:	cfstr32ls	mvfx14, [r6, #-396]	; 0xfffffe74
   16488:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1648c:	blt	fe354490 <rpl_re_syntax_options@@Base+0xfe322de8>
   16490:	stcls	6, cr4, [r6, #-168]	; 0xffffff58
   16494:	bllt	e54498 <rpl_re_syntax_options@@Base+0xe22df0>
   16498:	strtmi	r9, [sl], -r6, lsl #26
   1649c:	bllt	8944a0 <rpl_re_syntax_options@@Base+0x862df8>
   164a0:	svc	0x00faf7eb
   164a4:	tstls	r1, #1441792	; 0x160000
   164a8:	ldm	r6!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   164ac:			; <UNDEFINED> instruction: 0xf63f2801
   164b0:	blls	482278 <rpl_re_syntax_options@@Base+0x450bd0>
   164b4:			; <UNDEFINED> instruction: 0xf43f2d00
   164b8:			; <UNDEFINED> instruction: 0xf89dae20
   164bc:	strcs	r2, [r0], #-56	; 0xffffffc8
   164c0:	ldmdals	r4, {r0, r1, r2, r5, r9, sl, sp, lr, pc}
   164c4:			; <UNDEFINED> instruction: 0xf7ec9311
   164c8:	blls	490870 <rpl_re_syntax_options@@Base+0x45f1c8>
   164cc:			; <UNDEFINED> instruction: 0xf63f2801
   164d0:	blcs	102258 <rpl_re_syntax_options@@Base+0xd0bb0>
   164d4:	svcge	0x0055f43f
   164d8:	stmdavc	ip, {r2, r4, r8, fp, ip, pc}
   164dc:	blmi	18fd20 <rpl_re_syntax_options@@Base+0x15e678>
   164e0:	rscsmi	pc, r9, #64, 12	; 0x4000000
   164e4:	stmdami	r5, {r2, r8, fp, lr}
   164e8:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   164ec:	ldrbtmi	r3, [r8], #-848	; 0xfffffcb0
   164f0:	stmib	r4, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   164f4:	andeq	r7, r0, r8, lsr r2
   164f8:	andeq	r7, r0, lr, ror r4
   164fc:	ldrdeq	r6, [r0], -r6	; <UNPREDICTABLE>
   16500:	svcmi	0x00f0e92d
   16504:	mcrrmi	0, 8, fp, r3, cr11
   16508:	stclmi	6, cr4, [r3, #-576]	; 0xfffffdc0
   1650c:	ldrbtmi	r4, [ip], #-1691	; 0xfffff965
   16510:	svcls	0x00149e15
   16514:	stmdbpl	r4!, {r0, r3, r7, r9, sl, lr}^
   16518:	stmib	sp, {r1, r7, r9, sl, lr}^
   1651c:	strls	r7, [r5], #-1536	; 0xfffffa00
   16520:	stmdavs	sp, {r2, r5, fp, sp, lr}
   16524:			; <UNDEFINED> instruction: 0xf7ff9409
   16528:	ldmdavs	r2!, {r0, r1, r2, r4, r5, r7, fp, ip, sp, lr, pc}
   1652c:			; <UNDEFINED> instruction: 0xf380fab0
   16530:	bcs	18aa4 <sigaltstack@plt+0x1621c>
   16534:	movwcs	fp, #3848	; 0xf08
   16538:	cmnle	r7, r0, lsl #22
   1653c:			; <UNDEFINED> instruction: 0xf1054604
   16540:	movwls	r0, #13120	; 0x3340
   16544:	teqeq	r8, #1073741825	; 0x40000001	; <UNPREDICTABLE>
   16548:			; <UNDEFINED> instruction: 0xf8989304
   1654c:			; <UNDEFINED> instruction: 0xf0022004
   16550:	blcs	97534 <rpl_re_syntax_options@@Base+0x65e8c>
   16554:	blx	fee0a5f0 <rpl_re_syntax_options@@Base+0xfedd8f48>
   16558:	ldmdbeq	fp, {r0, r1, r2, r7, r8, r9, ip, sp, lr, pc}^
   1655c:	svclt	0x00182a09
   16560:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   16564:	ldrbmi	fp, [fp], -fp, ror #3
   16568:	strls	r4, [r1], -r2, asr #12
   1656c:	strls	r4, [r0, -r9, asr #12]
   16570:			; <UNDEFINED> instruction: 0xf7ff4650
   16574:	ldmdavs	r2!, {r0, r4, r7, fp, ip, sp, lr, pc}
   16578:			; <UNDEFINED> instruction: 0xf380fab0
   1657c:	ldmdbeq	fp, {r0, r2, r9, sl, lr}^
   16580:	svclt	0x00082a00
   16584:	bllt	8df18c <rpl_re_syntax_options@@Base+0x8adae4>
   16588:	svclt	0x00182c00
   1658c:	tstle	r1, r0, lsl #16
   16590:	mulcs	r4, r8, r8
   16594:	svclt	0x00082c00
   16598:			; <UNDEFINED> instruction: 0xf0024604
   1659c:	blcs	97580 <rpl_re_syntax_options@@Base+0x65ed8>
   165a0:	blls	18ad0c <rpl_re_syntax_options@@Base+0x159664>
   165a4:	bls	267e2c <rpl_re_syntax_options@@Base+0x236784>
   165a8:	addsmi	r6, sl, #1769472	; 0x1b0000
   165ac:	andlt	sp, fp, r0, lsr r1
   165b0:	svchi	0x00f0e8bd
   165b4:	strmi	sl, [r3], -r7, lsl #20
   165b8:	strtmi	r9, [r2], -r0, lsl #4
   165bc:	ldrdne	lr, [r3], -sp
   165c0:	ldceq	0, cr15, [r0], {79}	; 0x4f
   165c4:	eorgt	pc, r0, sp, lsl #17
   165c8:	stc2	7, cr15, [ip, #996]	; 0x3e4
   165cc:			; <UNDEFINED> instruction: 0x4604b150
   165d0:	ldrhlt	lr, [ip, #123]	; 0x7b
   165d4:	andcs	r4, r0, #278528	; 0x44000
   165d8:	ldrmi	r4, [r4], -r0, lsr #12
   165dc:			; <UNDEFINED> instruction: 0xf7f84479
   165e0:			; <UNDEFINED> instruction: 0xe7def8f9
   165e4:	strmi	r4, [r3], -lr, lsl #18
   165e8:			; <UNDEFINED> instruction: 0x4628461a
   165ec:	movwls	r4, #13433	; 0x3479
   165f0:			; <UNDEFINED> instruction: 0xf7f8460d
   165f4:	blls	1149b8 <rpl_re_syntax_options@@Base+0xe3310>
   165f8:	strtmi	r4, [r9], -r0, lsr #12
   165fc:			; <UNDEFINED> instruction: 0xf7f8461a
   16600:	blls	1149ac <rpl_re_syntax_options@@Base+0xe3304>
   16604:	movwcs	r4, #50716	; 0xc61c
   16608:			; <UNDEFINED> instruction: 0xe7ca6033
   1660c:	strb	r2, [r8, r0, lsl #8]
   16610:	svc	0x0042f7eb
   16614:	andeq	r8, r1, sl, lsl r8
   16618:	andeq	r0, r0, r0, lsl #4
   1661c:			; <UNDEFINED> instruction: 0xffff8d1d
   16620:			; <UNDEFINED> instruction: 0xffff8d0d
   16624:	svcmi	0x00f0e92d
   16628:	svcmi	0x0043b08d
   1662c:			; <UNDEFINED> instruction: 0xf8df469a
   16630:	strmi	ip, [r6], -ip, lsl #2
   16634:	andls	r4, r3, #2130706432	; 0x7f000000
   16638:	tstls	r5, r6, lsl #6
   1663c:	andvc	pc, ip, r7, asr r8	; <UNPREDICTABLE>
   16640:			; <UNDEFINED> instruction: 0xf8dd680c
   16644:			; <UNDEFINED> instruction: 0xf8dd805c
   16648:	stclvs	0, cr9, [r5, #-352]!	; 0xfffffea0
   1664c:	ldmdavs	pc!, {r0, r1, r2, r8, r9, sl, ip, pc}	; <UNPREDICTABLE>
   16650:	stmdals	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   16654:	strls	r9, [fp, -r4, lsl #10]
   16658:			; <UNDEFINED> instruction: 0xff52f7ff
   1665c:	ldrdcs	pc, [r0], -r8
   16660:			; <UNDEFINED> instruction: 0xf380fab0
   16664:	bcs	18bd8 <sigaltstack@plt+0x16350>
   16668:	movwcs	fp, #3848	; 0xf08
   1666c:	cmple	pc, r0, lsl #22
   16670:	vst1.8	{d20-d22}, [sl], r7
   16674:			; <UNDEFINED> instruction: 0xf04f0a00
   16678:	vstrls	d0, [r3, #-40]	; 0xffffffd8
   1667c:	blx	fee8e748 <rpl_re_syntax_options@@Base+0xfee5d0a0>
   16680:	stmdbeq	r0, {r0, r3, r7, ip, sp, lr, pc}^
   16684:	svclt	0x000c2b09
   16688:			; <UNDEFINED> instruction: 0xf0404603
   1668c:	bicslt	r0, fp, r1, lsl #6
   16690:	ldrtmi	r6, [r0], -r3, ror #26
   16694:	stmdbls	r5, {r2, r9, fp, ip, pc}
   16698:	strbvs	r9, [r2, #-771]!	; 0xfffffcfd
   1669c:	blls	1a7f4c <rpl_re_syntax_options@@Base+0x1768a4>
   166a0:	andhi	pc, r4, sp, asr #17
   166a4:	andls	pc, r0, sp, asr #17
   166a8:			; <UNDEFINED> instruction: 0xff2af7ff
   166ac:	ldrdne	pc, [r0], -r8
   166b0:			; <UNDEFINED> instruction: 0xf280fab0
   166b4:	ldmdbeq	r2, {r0, r1, r9, sl, lr}^
   166b8:	svclt	0x00082900
   166bc:	bllt	49eec4 <rpl_re_syntax_options@@Base+0x46d81c>
   166c0:	stmdbls	r3, {r1, r5, r6, r8, sl, fp, sp, lr}
   166c4:	strbvs	r4, [r2, #-778]!	; 0xfffffcf6
   166c8:	stmdage	r9, {r1, r3, r4, r5, r9, sl, lr}
   166cc:	cmpeq	r0, r4, lsl #2	; <UNPREDICTABLE>
   166d0:			; <UNDEFINED> instruction: 0xf1049000
   166d4:			; <UNDEFINED> instruction: 0xf88d0038
   166d8:			; <UNDEFINED> instruction: 0xf7f9b028
   166dc:	strmi	pc, [r7], -r3, lsl #26
   166e0:	stmdbvc	fp!, {r4, r8, r9, ip, sp, pc}
   166e4:	tstle	r6, sl, lsl #22
   166e8:			; <UNDEFINED> instruction: 0x46314652
   166ec:			; <UNDEFINED> instruction: 0xf7fe4628
   166f0:	stmdbvc	fp!, {r0, r3, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   166f4:			; <UNDEFINED> instruction: 0xf0036ab2
   166f8:	stmdbcs	r2, {r0, r1, r2, r4, r5, r6, r7, r8}
   166fc:	adcsvs	r4, r0, #16, 8	; 0x10000000
   16700:	movwcs	sp, #445	; 0x1bd
   16704:	orrslt	lr, pc, r0, ror #15
   16708:	ldrtmi	r4, [r8], -sp, lsl #18
   1670c:	ldrbtmi	r2, [r9], #-512	; 0xfffffe00
   16710:			; <UNDEFINED> instruction: 0xf7f84617
   16714:	blls	214898 <rpl_re_syntax_options@@Base+0x1e31f0>
   16718:	bls	2e8000 <rpl_re_syntax_options@@Base+0x2b6958>
   1671c:	addsmi	r6, sl, #1769472	; 0x1b0000
   16720:	andlt	sp, sp, r8, lsl #2
   16724:	svchi	0x00f0e8bd
   16728:			; <UNDEFINED> instruction: 0xf8c8230c
   1672c:	ldrb	r3, [r2, r0]!
   16730:	ldrb	r2, [r0, r0, lsl #14]!
   16734:	cdp	7, 11, cr15, cr0, cr11, {7}
   16738:	strdeq	r8, [r1], -r4
   1673c:	andeq	r0, r0, r0, lsl #4
   16740:			; <UNDEFINED> instruction: 0xffff8beb
   16744:	svcmi	0x00f0e92d
   16748:			; <UNDEFINED> instruction: 0xf8df4689
   1674c:	strmi	r4, [r3], r8, asr #17
   16750:	stmiavs	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   16754:	ldrbtmi	fp, [ip], #-165	; 0xffffff5b
   16758:			; <UNDEFINED> instruction: 0xf8db4615
   1675c:	ldrmi	r2, [r8], r4
   16760:	strtmi	r5, [r3], -r1, lsr #19
   16764:	bcs	fe1f636c <rpl_re_syntax_options@@Base+0xfe1c4cc4>
   16768:	andhi	pc, ip, fp, asr #17
   1676c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   16770:			; <UNDEFINED> instruction: 0xf0209105
   16774:	stmdavs	r9, {r0, r1, r2, r3, r5, r6}
   16778:	andseq	pc, ip, fp, lsl #17
   1677c:	andcc	pc, r8, fp, asr #17
   16780:			; <UNDEFINED> instruction: 0x91239308
   16784:	andscc	pc, r8, fp, asr #17
   16788:	ldrdmi	pc, [r0], -fp
   1678c:			; <UNDEFINED> instruction: 0x83abf240
   16790:	smlabbcs	r0, r8, r2, r2
   16794:	andcs	pc, r8, fp, asr #17
   16798:			; <UNDEFINED> instruction: 0xf7eb4620
   1679c:			; <UNDEFINED> instruction: 0xf64aefb2
   167a0:			; <UNDEFINED> instruction: 0xf6c023a9
   167a4:	andscs	r2, pc, #-1476395006	; 0xa8000002
   167a8:	strtvs	r4, [r2], #-669	; 0xfffffd63
   167ac:	mvnshi	pc, r0, lsl #4
   167b0:	beq	92bcc <rpl_re_syntax_options@@Base+0x61524>
   167b4:	andge	pc, r4, r4, asr #17
   167b8:	sbceq	lr, sl, pc, asr #20
   167bc:	svc	0x0018f7eb
   167c0:	stccs	0, cr6, [r0, #-128]	; 0xffffff80
   167c4:	orrshi	pc, ip, #0
   167c8:	subeq	r2, r9, r1, lsl #2
   167cc:	rscsle	r4, ip, #-805306360	; 0xd0000008
   167d0:	andcs	r1, ip, lr, asr #28
   167d4:	stc	7, cr15, [r2, #940]!	; 0x3ac
   167d8:	eorvs	r6, r0, #1711276032	; 0x66000000
   167dc:	cdp	7, 12, cr15, cr14, cr11, {7}
   167e0:	andcs	r6, lr, r0, ror #11
   167e4:	svc	0x00eef7eb
   167e8:			; <UNDEFINED> instruction: 0xf0037803
   167ec:	blcs	1557770 <rpl_re_syntax_options@@Base+0x15260c8>
   167f0:	stmdavc	r3, {r0, r1, r3, r4, r8, ip, lr, pc}^
   167f4:	bicseq	pc, pc, #3
   167f8:	tstle	r6, r4, asr fp
   167fc:			; <UNDEFINED> instruction: 0xf0037883
   16800:	blcs	1197784 <rpl_re_syntax_options@@Base+0x11660dc>
   16804:	stmiavc	r3, {r0, r4, r8, ip, lr, pc}^
   16808:	ldmdane	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1680c:	ldrbtmi	r2, [r9], #-2861	; 0xfffff4d3
   16810:	movwcs	fp, #20236	; 0x4f0c
   16814:	ldrmi	r2, [r8], #-771	; 0xfffffcfd
   16818:	ldc	7, cr15, [ip, #940]!	; 0x3ac
   1681c:			; <UNDEFINED> instruction: 0xf894b928
   16820:			; <UNDEFINED> instruction: 0xf0433058
   16824:			; <UNDEFINED> instruction: 0xf8840304
   16828:	stclvs	0, cr3, [r2, #352]!	; 0x160
   1682c:			; <UNDEFINED> instruction: 0x3058f894
   16830:	vpmax.u32	d18, d15, d1
   16834:			; <UNDEFINED> instruction: 0xf88403c3
   16838:	stcle	0, cr3, [r9, #-352]	; 0xfffffea0
   1683c:			; <UNDEFINED> instruction: 0xf016b2de
   16840:			; <UNDEFINED> instruction: 0xf0000604
   16844:			; <UNDEFINED> instruction: 0xf8df81c1
   16848:	ldrbtmi	r3, [fp], #-2008	; 0xfffff828
   1684c:	mvnvs	r3, #16, 6	; 0x40000000
   16850:	blcs	308e4 <quote_quoting_options@@Base+0x1888>
   16854:			; <UNDEFINED> instruction: 0x81a6f000
   16858:	blcs	310ec <quote_quoting_options@@Base+0x2090>
   1685c:			; <UNDEFINED> instruction: 0x81a2f000
   16860:			; <UNDEFINED> instruction: 0xf8db2300
   16864:			; <UNDEFINED> instruction: 0x46197014
   16868:	vst1.16	{d2-d5}, [r8], ip
   1686c:	stmdage	pc, {r7, r9, sl}	; <UNPREDICTABLE>
   16870:			; <UNDEFINED> instruction: 0xf7eb9308
   16874:			; <UNDEFINED> instruction: 0xf116ef46
   16878:	b	11d9880 <rpl_re_syntax_options@@Base+0x11a81d8>
   1687c:	stclvs	3, cr0, [r0, #24]!
   16880:			; <UNDEFINED> instruction: 0xf04fbf18
   16884:			; <UNDEFINED> instruction: 0xf8940c01
   16888:	ldcne	0, cr2, [r9], {88}	; 0x58
   1688c:			; <UNDEFINED> instruction: 0xf8cd971e
   16890:	vmvn.i32	d25, #168	; 0x000000a8
   16894:	svclt	0x00180780
   16898:	vaddw.u8	q9, q1, d1
   1689c:	stmib	sp, {r6, r7, r9}^
   168a0:			; <UNDEFINED> instruction: 0xf88d5519
   168a4:	bge	39eab4 <rpl_re_syntax_options@@Base+0x36d40c>
   168a8:	ldrpl	lr, [fp, #-2509]	; 0xfffff633
   168ac:	addne	pc, r3, sp, lsl #17
   168b0:	addgt	pc, r0, sp, lsl #17
   168b4:	addvc	pc, r1, sp, lsl #17
   168b8:	eorls	r9, r2, r3, lsl #4
   168bc:			; <UNDEFINED> instruction: 0xf0402d00
   168c0:	tstlt	r9, r1, ror #2
   168c4:	ldrsbtls	pc, [ip], -sp	; <UNPREDICTABLE>
   168c8:	eorsls	pc, ip, sp, asr #17
   168cc:	eorsle	r2, r6, r0, lsl #28
   168d0:	vsub.i8	d18, d0, d1
   168d4:	svcls	0x00038302
   168d8:			; <UNDEFINED> instruction: 0xf7f84638
   168dc:	stmiblt	r0, {r0, r1, r4, r5, r6, r9, fp, ip, sp, lr, pc}
   168e0:	addsmi	r9, sp, #22528	; 0x5800
   168e4:	msrhi	CPSR_f, #64, 6
   168e8:			; <UNDEFINED> instruction: 0x6de29b15
   168ec:	ldrmi	r9, [r3], #-2327	; 0xfffff6e9
   168f0:	vqsub.u8	d4, d16, d9
   168f4:	subeq	r8, r9, r1, lsr #6
   168f8:			; <UNDEFINED> instruction: 0xf7f84638
   168fc:	stmdacs	r0, {r0, r2, r3, r4, r5, r7, fp, ip, sp, lr, pc}
   16900:			; <UNDEFINED> instruction: 0xf8dbd0ea
   16904:	andls	r5, r8, r0
   16908:			; <UNDEFINED> instruction: 0xb1286ba8
   1690c:			; <UNDEFINED> instruction: 0xf7eb6806
   16910:			; <UNDEFINED> instruction: 0x4630ed74
   16914:	mvnsle	r2, r0, lsl #28
   16918:	tstcs	pc, #0, 12
   1691c:	stmib	r5, {r3, r5, r8, fp, sp, lr}^
   16920:	strtvs	r6, [fp], #-1549	; 0xfffff9f3
   16924:	stcl	7, cr15, [r8, #-940]!	; 0xfffffc54
   16928:	stmdals	r3, {r1, r2, r3, r5, r8, sp, lr}
   1692c:	mrc2	7, 4, pc, cr12, cr8, {7}
   16930:			; <UNDEFINED> instruction: 0xf7fb4620
   16934:	stmib	fp, {r0, r4, r7, r8, fp, ip, sp, lr, pc}^
   16938:	stmdals	r8, {r9, sl, sp, lr}
   1693c:	stmdacs	r1, {r0, r1, r3, r4, r5, r8, sp, lr, pc}
   16940:	rsbshi	pc, r5, #0, 6
   16944:	blcs	3dda8 <rpl_re_syntax_options@@Base+0xc700>
   16948:	cmnhi	r4, r0	; <UNPREDICTABLE>
   1694c:	blls	57d1bc <rpl_re_syntax_options@@Base+0x54bb14>
   16950:	svclt	0x00a84295
   16954:	addsmi	r4, sp, #22020096	; 0x1500000
   16958:	teqhi	r7, #64, 6	; <UNPREDICTABLE>
   1695c:	and	r4, r0, r9, asr #12
   16960:	bls	3bcda4 <rpl_re_syntax_options@@Base+0x38b6fc>
   16964:	ldrmi	r9, [sl], #-3860	; 0xfffff0ec
   16968:	ldclpl	8, cr9, [r2, #120]	; 0x78
   1696c:	strbpl	r5, [sl], #3202	; 0xc82
   16970:	addsmi	r3, sp, #67108864	; 0x4000000
   16974:	movwcs	sp, #500	; 0x1f4
   16978:	ldrls	r9, [r6, #-1301]	; 0xfffffaeb
   1697c:			; <UNDEFINED> instruction: 0xf8dd9308
   16980:	blge	27e9b8 <rpl_re_syntax_options@@Base+0x24d310>
   16984:	ldrdvc	pc, [r0], -fp
   16988:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1698c:	andeq	pc, r0, #72, 8	; 0x48000000
   16990:	andsls	pc, r8, fp, asr #17
   16994:			; <UNDEFINED> instruction: 0x46514618
   16998:	addhi	pc, r0, r7, asr #17
   1699c:			; <UNDEFINED> instruction: 0xf7fe9304
   169a0:	vldrls	s30, [r8, #-644]	; 0xfffffd7c
   169a4:	stmdbge	r8, {r0, r1, r6, r9, sl, lr}
   169a8:	andls	pc, r0, sp, asr #17
   169ac:	ldrbmi	r9, [r9], -r1, lsl #2
   169b0:	strmi	r9, [r5], #-2564	; 0xfffff5fc
   169b4:	ldrls	r4, [r8, #-1616]	; 0xfffff9b0
   169b8:	mrc2	7, 1, pc, cr4, cr15, {7}
   169bc:	strmi	r9, [r5], -r8, lsl #22
   169c0:			; <UNDEFINED> instruction: 0xf0402b00
   169c4:			; <UNDEFINED> instruction: 0xf10782a0
   169c8:	smlaldxcc	r0, r0, r8, r8	; <UNPREDICTABLE>
   169cc:	andls	sl, r2, #45056	; 0xb000
   169d0:	ldrtmi	r9, [r9], -r0, lsl #4
   169d4:			; <UNDEFINED> instruction: 0x4640461a
   169d8:	stceq	0, cr15, [r2], {79}	; 0x4f
   169dc:	eorsgt	pc, r0, sp, lsl #17
   169e0:	blx	fe0549ce <rpl_re_syntax_options@@Base+0xfe023326>
   169e4:	strmi	r4, [r3], -r1, lsl #13
   169e8:	blls	c2f84 <rpl_re_syntax_options@@Base+0x918dc>
   169ec:	ldrtmi	r4, [r9], -sl, lsr #12
   169f0:	ldrcs	r4, [r0, #-1600]	; 0xfffff9c0
   169f4:	eorspl	pc, r0, sp, lsl #17
   169f8:	strbmi	r9, [fp], -r0, lsl #6
   169fc:	blx	1cd49ea <rpl_re_syntax_options@@Base+0x1ca3342>
   16a00:	strmi	r4, [r1], fp, asr #12
   16a04:			; <UNDEFINED> instruction: 0xf789fab9
   16a08:	ldrdpl	pc, [r0], -fp
   16a0c:	blcs	19010 <sigaltstack@plt+0x16788>
   16a10:	strcs	fp, [r1, -r8, lsl #30]
   16a14:			; <UNDEFINED> instruction: 0xf0402f00
   16a18:	stmdavs	sl!, {r1, r3, r7, r9, pc}^
   16a1c:			; <UNDEFINED> instruction: 0xf8c4230c
   16a20:	b	13faaf8 <rpl_re_syntax_options@@Base+0x13c9450>
   16a24:	blx	d9436 <rpl_re_syntax_options@@Base+0xa7d8e>
   16a28:	ldrbmi	pc, [r0], -r2, lsl #18	; <UNPREDICTABLE>
   16a2c:	stcl	7, cr15, [r0, #940]!	; 0x3ac
   16a30:	ldrbmi	r4, [r0], -r0, lsl #13
   16a34:	andhi	pc, ip, r5, asr #17
   16a38:	ldcl	7, cr15, [sl, #940]	; 0x3ac
   16a3c:	strbmi	r4, [r8], -r2, lsl #13
   16a40:	andsge	pc, r0, r5, asr #17
   16a44:	ldcl	7, cr15, [r4, #940]	; 0x3ac
   16a48:	strbmi	r4, [r8], -r2, lsl #12
   16a4c:	andls	r6, r6, #-2147483622	; 0x8000001a
   16a50:	stcl	7, cr15, [lr, #940]	; 0x3ac
   16a54:	movwcs	r9, #51718	; 0xca06
   16a58:			; <UNDEFINED> instruction: 0xf1b861a8
   16a5c:			; <UNDEFINED> instruction: 0xf0000f00
   16a60:			; <UNDEFINED> instruction: 0xf1ba81e4
   16a64:			; <UNDEFINED> instruction: 0xf0000f00
   16a68:	bcs	371f0 <rpl_re_syntax_options@@Base+0x5b48>
   16a6c:	bicshi	pc, sp, r0
   16a70:			; <UNDEFINED> instruction: 0xf0002800
   16a74:			; <UNDEFINED> instruction: 0xf8db81da
   16a78:	b	13f6ae0 <rpl_re_syntax_options@@Base+0x13c5438>
   16a7c:			; <UNDEFINED> instruction: 0xf7eb0088
   16a80:			; <UNDEFINED> instruction: 0xf8c5edb8
   16a84:	teqlt	r0, #132	; 0x84
   16a88:			; <UNDEFINED> instruction: 0xf1b83804
   16a8c:	andle	r0, r4, r0, lsl #30
   16a90:	svcvc	0x0004f840
   16a94:	strbmi	r3, [r7, #-1793]	; 0xfffff8ff
   16a98:			; <UNDEFINED> instruction: 0xf8dfd1fa
   16a9c:	strtmi	r1, [sl], -r8, lsl #11
   16aa0:	ldrbtmi	r6, [r9], #-2920	; 0xfffff498
   16aa4:			; <UNDEFINED> instruction: 0xf8a2f7f9
   16aa8:			; <UNDEFINED> instruction: 0x7018f8db
   16aac:			; <UNDEFINED> instruction: 0xf0002f00
   16ab0:			; <UNDEFINED> instruction: 0xf8d5828e
   16ab4:	stmdavs	r3, {r2, r7}
   16ab8:	strmi	fp, [r2], -fp, ror #18
   16abc:			; <UNDEFINED> instruction: 0xf852e003
   16ac0:	addsmi	r1, r9, #4, 30
   16ac4:	movwcc	sp, #4359	; 0x1107
   16ac8:	ldrhle	r4, [r8, #43]!	; 0x2b
   16acc:	ldc	7, cr15, [r4], {235}	; 0xeb
   16ad0:			; <UNDEFINED> instruction: 0xf8c52300
   16ad4:			; <UNDEFINED> instruction: 0xf8df3084
   16ad8:			; <UNDEFINED> instruction: 0x465a1550
   16adc:	ldrbtmi	r6, [r9], #-2920	; 0xfffff498
   16ae0:	mrc2	7, 3, pc, cr8, cr7, {7}
   16ae4:			; <UNDEFINED> instruction: 0xf47f2800
   16ae8:			; <UNDEFINED> instruction: 0xf8dfaf0c
   16aec:	strtmi	r1, [sl], -r0, asr #10
   16af0:	ldrbtmi	r6, [r9], #-2920	; 0xfffff498
   16af4:	mcr2	7, 3, pc, cr14, cr7, {7}	; <UNPREDICTABLE>
   16af8:			; <UNDEFINED> instruction: 0xf47f2800
   16afc:			; <UNDEFINED> instruction: 0xf8dfaf02
   16b00:			; <UNDEFINED> instruction: 0x462a1530
   16b04:	ldrbtmi	r6, [r9], #-2920	; 0xfffff498
   16b08:			; <UNDEFINED> instruction: 0xf870f7f9
   16b0c:	strne	pc, [r4, #-2271]!	; 0xfffff721
   16b10:	blvs	1a283c0 <rpl_re_syntax_options@@Base+0x19f6d18>
   16b14:			; <UNDEFINED> instruction: 0xf7f94479
   16b18:	andls	pc, r6, r9, ror #16
   16b1c:			; <UNDEFINED> instruction: 0xf0402800
   16b20:	stmiavs	fp!, {r0, r2, r3, r6, r9, pc}
   16b24:	strmi	r4, [r7], -r0, lsl #13
   16b28:	beq	352c6c <rpl_re_syntax_options@@Base+0x3215c4>
   16b2c:			; <UNDEFINED> instruction: 0xd00842bb
   16b30:			; <UNDEFINED> instruction: 0xf907fb0a
   16b34:	strbmi	r6, [sl], #-2474	; 0xfffff656
   16b38:	orrlt	r6, r2, r2, asr r8
   16b3c:	adcsmi	r3, fp, #262144	; 0x40000
   16b40:			; <UNDEFINED> instruction: 0xf1b8d1f6
   16b44:			; <UNDEFINED> instruction: 0xf0000f00
   16b48:			; <UNDEFINED> instruction: 0xf04f8082
   16b4c:	stmibvs	sl!, {fp}
   16b50:	blx	2a8476 <rpl_re_syntax_options@@Base+0x276dce>
   16b54:	strbmi	pc, [sl], #-2311	; 0xfffff6f9	; <UNPREDICTABLE>
   16b58:	bcs	30ca8 <quote_quoting_options@@Base+0x1c4c>
   16b5c:	movwcs	sp, #4590	; 0x11ee
   16b60:			; <UNDEFINED> instruction: 0x4629463a
   16b64:			; <UNDEFINED> instruction: 0xf7f99802
   16b68:	stmdacs	r0, {r0, r1, r2, r3, r5, r6, r7, fp, ip, sp, lr, pc}
   16b6c:	mcrge	4, 6, pc, cr9, cr15, {3}	; <UNPREDICTABLE>
   16b70:	strcc	r6, [r1, -fp, lsr #19]
   16b74:			; <UNDEFINED> instruction: 0xf8d3444b
   16b78:			; <UNDEFINED> instruction: 0xf1b99004
   16b7c:	subsle	r0, sp, r0, lsl #30
   16b80:	ldrb	r6, [r3, fp, lsr #17]
   16b84:			; <UNDEFINED> instruction: 0x46104651
   16b88:			; <UNDEFINED> instruction: 0xf7f79302
   16b8c:	stmdacs	r0, {r0, r2, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   16b90:	mrcge	4, 5, APSR_nzcv, cr7, cr15, {3}
   16b94:	umullne	pc, r3, sp, r8	; <UNPREDICTABLE>
   16b98:	blls	b2320 <rpl_re_syntax_options@@Base+0x80c78>
   16b9c:			; <UNDEFINED> instruction: 0xf43f2900
   16ba0:	pkhbt	sl, pc, r3, lsl #29	; <UNPREDICTABLE>
   16ba4:	movwcs	r4, #50720	; 0xc620
   16ba8:			; <UNDEFINED> instruction: 0xf7fb9308
   16bac:	stmdals	r8, {r0, r2, r4, r6, fp, ip, sp, lr, pc}
   16bb0:	stmib	fp, {r8, r9, sp}^
   16bb4:	blls	1637bc <rpl_re_syntax_options@@Base+0x132114>
   16bb8:	ldmdavs	fp, {r0, r1, r5, r9, fp, ip, pc}
   16bbc:			; <UNDEFINED> instruction: 0xf040429a
   16bc0:	eorlt	r8, r5, r5, lsr #4
   16bc4:	svchi	0x00f0e8bd
   16bc8:	eorcs	r2, r0, r1, lsl #2
   16bcc:	bl	fe9d4b80 <rpl_re_syntax_options@@Base+0xfe9a34d8>
   16bd0:	stmdacs	r0, {r5, r6, r7, r8, r9, sp, lr}
   16bd4:	strls	sp, [r2, #-230]	; 0xffffff1a
   16bd8:	rscseq	r4, r7, r5, lsr #12
   16bdc:	and	r2, sl, r0, lsl #8
   16be0:			; <UNDEFINED> instruction: 0xf895b929
   16be4:			; <UNDEFINED> instruction: 0xf0433058
   16be8:			; <UNDEFINED> instruction: 0xf8850308
   16bec:	strcc	r3, [r1], #-88	; 0xffffffa8
   16bf0:	stccs	7, cr3, [r0], #-4
   16bf4:			; <UNDEFINED> instruction: 0x4638d018
   16bf8:	stc	7, cr15, [r8, #940]	; 0x3ac
   16bfc:	cmneq	pc, r7, lsr #32	; <UNPREDICTABLE>
   16c00:	rscle	r1, sp, r3, asr #24
   16c04:	ldrsbtgt	pc, [ip], -r5	; <UNPREDICTABLE>
   16c08:	blx	df814 <rpl_re_syntax_options@@Base+0xae16c>
   16c0c:			; <UNDEFINED> instruction: 0xf85cf204
   16c10:	tstmi	r3, #6
   16c14:	andcc	pc, r6, ip, asr #16
   16c18:	mvnle	r2, r0, lsl #18
   16c1c:	strhle	r4, [r0, #40]!	; 0x28
   16c20:	strcc	r3, [r1, -r1, lsl #8]
   16c24:	mvnle	r2, r0, lsr #24
   16c28:	cfmadda32cs	mvax0, mvax3, mvfx0, mvfx4
   16c2c:			; <UNDEFINED> instruction: 0x462cd1d5
   16c30:	str	r9, [sp], -r2, lsl #26
   16c34:	ldrpl	lr, [r5, #-2509]	; 0xfffff633
   16c38:	strt	r9, [r0], r8, lsl #12
   16c3c:			; <UNDEFINED> instruction: 0xf7eb980d
   16c40:	stmiavs	fp!, {r2, r3, r4, r6, r7, r8, r9, fp, sp, lr, pc}
   16c44:			; <UNDEFINED> instruction: 0xd08042bb
   16c48:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   16c4c:			; <UNDEFINED> instruction: 0xf89be770
   16c50:			; <UNDEFINED> instruction: 0x06da301c
   16c54:			; <UNDEFINED> instruction: 0xf8dbd406
   16c58:	tstlt	fp, r8, lsl r0
   16c5c:			; <UNDEFINED> instruction: 0x3058f895
   16c60:	strle	r0, [r2], #-2011	; 0xfffff825
   16c64:	blcs	32018 <rpl_re_syntax_options@@Base+0x970>
   16c68:			; <UNDEFINED> instruction: 0xf04fd048
   16c6c:	blx	2590a6 <rpl_re_syntax_options@@Base+0x2279fe>
   16c70:			; <UNDEFINED> instruction: 0xf7ebf007
   16c74:	strhvs	lr, [r8, #206]!	; 0xce
   16c78:			; <UNDEFINED> instruction: 0xf0002800
   16c7c:	svccs	0x000081ab
   16c80:	andcs	sp, r0, #60	; 0x3c
   16c84:	ldrmi	r4, [r1], -pc, asr #12
   16c88:	stmibvs	r8!, {sp, lr, pc}^
   16c8c:	stc2	11, cr15, [r2], {7}	; <UNPREDICTABLE>
   16c90:	bl	2349c <quoting_style_vals@@Base+0x59d8>
   16c94:			; <UNDEFINED> instruction: 0xf840030c
   16c98:	subsvs	r1, r9, ip
   16c9c:	stmiavs	fp!, {r0, r3, r4, r7, sp, lr}
   16ca0:	ldmle	r2!, {r0, r1, r4, r7, r9, lr}^
   16ca4:	smlsdcs	r0, r3, r3, fp
   16ca8:	strls	r6, [r7], -r9, lsr #19
   16cac:			; <UNDEFINED> instruction: 0x462e461a
   16cb0:	stmdbne	r8, {r0, r2, r3, r4, r5, r9, sl, lr}^
   16cb4:	ldrdcc	lr, [r1], -r0
   16cb8:	svclt	0x00c42b00
   16cbc:	beq	153344 <rpl_re_syntax_options@@Base+0x121c9c>
   16cc0:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   16cc4:	ands	sp, r4, r7, lsl #24
   16cc8:			; <UNDEFINED> instruction: 0xf10969b1
   16ccc:	stmdbne	fp, {r0, r8, fp}^
   16cd0:	ldrmi	r6, [r9, #2139]	; 0x85b
   16cd4:			; <UNDEFINED> instruction: 0xf85ada0c
   16cd8:	andcs	r0, ip, #4, 30
   16cdc:			; <UNDEFINED> instruction: 0x463969f3
   16ce0:	andcc	pc, r0, r2, lsl #22
   16ce4:	mrc2	7, 7, pc, cr0, cr7, {7}
   16ce8:	mvnle	r2, r0, lsl #16
   16cec:	str	r2, [r8], -ip
   16cf0:			; <UNDEFINED> instruction: 0x370168b2
   16cf4:	adcsmi	r3, sl, #12, 10	; 0x3000000
   16cf8:	mcrls	8, 0, sp, cr7, cr11, {6}
   16cfc:			; <UNDEFINED> instruction: 0xf686fab6
   16d00:			; <UNDEFINED> instruction: 0x3058f894
   16d04:	andls	r2, r8, #0, 4
   16d08:	b	5992e8 <rpl_re_syntax_options@@Base+0x567c40>
   16d0c:			; <UNDEFINED> instruction: 0xf0400693
   16d10:	blvs	18f6f64 <rpl_re_syntax_options@@Base+0x18c58bc>
   16d14:	stmibvs	r1!, {r2, r3, r8, r9, sl, sp}
   16d18:	ldmvs	fp, {r1, fp, ip, pc}^
   16d1c:	strtvs	r6, [r3], #2523	; 0x9db
   16d20:	tstne	r3, r7, lsl #22	; <UNPREDICTABLE>
   16d24:	blx	1954d12 <rpl_re_syntax_options@@Base+0x192366a>
   16d28:	andls	r4, r9, r0, lsl #13
   16d2c:	cmple	sp, r0, lsl #16
   16d30:	blcs	320c4 <rpl_re_syntax_options@@Base+0xa1c>
   16d34:	cdpls	13, 0, cr13, cr12, cr7, {2}
   16d38:	stclle	14, cr2, [r4, #-0]
   16d3c:	beq	d53178 <rpl_re_syntax_options@@Base+0xd21ad0>
   16d40:	and	r4, r2, r5, lsl #12
   16d44:	adcsmi	r3, r5, #4194304	; 0x400000
   16d48:	blls	38d644 <rpl_re_syntax_options@@Base+0x35bf9c>
   16d4c:	ldrdgt	pc, [r0], -r4
   16d50:	eorcs	pc, r5, r3, asr r8	; <UNPREDICTABLE>
   16d54:	vdiveq.f64	d30, d2, d12
   16d58:	mulne	r4, lr, r8
   16d5c:	mvnsle	r2, r4, lsl #18
   16d60:	stclle	14, cr2, [r0, #-0]
   16d64:	andcs	r3, r0, r4, lsl #22
   16d68:	and	r9, r2, r6, lsl #4
   16d6c:	adcsmi	r3, r0, #1
   16d70:			; <UNDEFINED> instruction: 0xf853d0e8
   16d74:	bl	31e98c <rpl_re_syntax_options@@Base+0x2ed2e4>
   16d78:			; <UNDEFINED> instruction: 0xf89909c1
   16d7c:			; <UNDEFINED> instruction: 0xf1b99004
   16d80:	mvnsle	r0, r9, lsl #30
   16d84:	eorsne	pc, r1, ip, asr r8	; <UNPREDICTABLE>
   16d88:	ldrdcs	pc, [r0], -lr
   16d8c:			; <UNDEFINED> instruction: 0xd1ed4291
   16d90:	stmdbvs	r3!, {r1, r2, r9, fp, ip, pc}^
   16d94:			; <UNDEFINED> instruction: 0x46304651
   16d98:	movwcc	pc, #11015	; 0x2b07	; <UNPREDICTABLE>
   16d9c:			; <UNDEFINED> instruction: 0xf8d3689b
   16da0:	strbmi	r9, [sl], -r0
   16da4:	stc2	7, cr15, [r0, #992]!	; 0x3e0
   16da8:	bicle	r2, fp, r0, lsl #16
   16dac:	stmdals	r2, {r0, r5, r7, r8, fp, sp, lr}
   16db0:	tstne	r9, r7, lsl #22	; <UNPREDICTABLE>
   16db4:			; <UNDEFINED> instruction: 0xff3ef7f8
   16db8:			; <UNDEFINED> instruction: 0xf0402800
   16dbc:	mvflse	f0, f1
   16dc0:	adcsmi	r2, r5, #4194304	; 0x400000
   16dc4:	movwcs	sp, #3009	; 0xbc1
   16dc8:	strtmi	r9, [r1], -r2, lsl #20
   16dcc:			; <UNDEFINED> instruction: 0xf7f99804
   16dd0:	rsbvs	pc, r0, #160768	; 0x27400
   16dd4:	rsbsle	r2, sp, r0, lsl #16
   16dd8:	mlascc	r4, r0, r9, pc	; <UNPREDICTABLE>
   16ddc:	blle	16e19e4 <rpl_re_syntax_options@@Base+0x16b033c>
   16de0:	andeq	lr, fp, r4, asr #19
   16de4:	stmdals	sp, {r5, r7, r9, sp, lr}
   16de8:	bl	1d4d9c <rpl_re_syntax_options@@Base+0x1a36f4>
   16dec:	ldrdpl	pc, [r0], -fp
   16df0:	eorhi	pc, r0, sp, asr #17
   16df4:			; <UNDEFINED> instruction: 0xb1286ba8
   16df8:			; <UNDEFINED> instruction: 0xf7eb6806
   16dfc:			; <UNDEFINED> instruction: 0x4630eafe
   16e00:	mvnsle	r2, r0, lsl #28
   16e04:			; <UNDEFINED> instruction: 0x2600231f
   16e08:	stmdbvs	r8!, {r0, r1, r3, r5, sl, sp, lr}
   16e0c:	strvs	lr, [sp], -r5, asr #19
   16e10:	b	ffcd4dc4 <rpl_re_syntax_options@@Base+0xffca371c>
   16e14:			; <UNDEFINED> instruction: 0x612e9803
   16e18:	stc2	7, cr15, [r6], #-992	; 0xfffffc20
   16e1c:	stmdacs	r0, {r3, fp, ip, pc}
   16e20:	mcrge	4, 6, pc, cr9, cr15, {1}	; <UNPREDICTABLE>
   16e24:			; <UNDEFINED> instruction: 0xd1b4e584
   16e28:	movwls	lr, #34700	; 0x878c
   16e2c:	stmdals	r3, {r2, r3, r5, r6, r8, sl, sp, lr, pc}
   16e30:			; <UNDEFINED> instruction: 0xff2cf7f7
   16e34:	str	r9, [r2, #1544]!	; 0x608
   16e38:			; <UNDEFINED> instruction: 0x3014f8db
   16e3c:			; <UNDEFINED> instruction: 0xf47f2b00
   16e40:	stmiavs	r1!, {r3, r5, r6, r8, r9, sl, fp, sp, pc}
   16e44:			; <UNDEFINED> instruction: 0xf0002900
   16e48:	stmdavs	r7!, {r4, r6, r7, pc}
   16e4c:	stmdals	r6, {r2, r3, r4, r7, r9, sl, lr}
   16e50:	ldmdbvc	sl, {r0, r1, r3, r4, r5, r9, sl, lr}
   16e54:	bcs	2e5660 <rpl_re_syntax_options@@Base+0x2b3fb8>
   16e58:	sbcshi	pc, sl, r0, lsl #4
   16e5c:			; <UNDEFINED> instruction: 0xf855a502
   16e60:	ldrmi	r2, [r5], #-34	; 0xffffffde
   16e64:	svclt	0x00004728
   16e68:	andeq	r0, r0, fp, lsl r1
   16e6c:	ldrdeq	r0, [r0], -r9
   16e70:	andeq	r0, r0, fp, lsr r1
   16e74:	ldrdeq	r0, [r0], -r9
   16e78:	ldrdeq	r0, [r0], -r7
   16e7c:			; <UNDEFINED> instruction: 0xfffffeab
   16e80:	andeq	r0, r0, r9, lsr #3
   16e84:	ldrdeq	r0, [r0], -r9
   16e88:	ldrdeq	r0, [r0], -r9
   16e8c:	ldrdeq	r0, [r0], -r9
   16e90:	ldrdeq	r0, [r0], -r9
   16e94:	andeq	r0, r0, r9, lsr #2
   16e98:	movwcs	r9, #7682	; 0x1e02
   16e9c:	strtmi	r9, [r1], -r4, lsl #26
   16ea0:			; <UNDEFINED> instruction: 0x46284632
   16ea4:	blx	cd4e92 <rpl_re_syntax_options@@Base+0xca37ea>
   16ea8:	ldrtmi	r2, [r2], -r2, lsl #6
   16eac:	adcvs	r4, r0, #34603008	; 0x2100000
   16eb0:			; <UNDEFINED> instruction: 0xf7f94628
   16eb4:	movwcs	pc, #27435	; 0x6b2b	; <UNPREDICTABLE>
   16eb8:			; <UNDEFINED> instruction: 0x46214632
   16ebc:	strtmi	r6, [r8], -r0, ror #5
   16ec0:	blx	954eae <rpl_re_syntax_options@@Base+0x923806>
   16ec4:			; <UNDEFINED> instruction: 0x63206aa3
   16ec8:	bvs	ff90335c <rpl_re_syntax_options@@Base+0xff8d1cb4>
   16ecc:	svclt	0x00182800
   16ed0:	orrle	r2, r8, r0, lsl #22
   16ed4:	ldrdhi	pc, [r4], -sp	; <UNPREDICTABLE>
   16ed8:	stmdals	r3, {r3, r7, r8, r9, sl, sp, lr, pc}
   16edc:	mrc2	7, 5, pc, cr2, cr7, {7}
   16ee0:	movwls	r2, #33536	; 0x8300
   16ee4:	strtmi	lr, [r0], -fp, asr #10
   16ee8:			; <UNDEFINED> instruction: 0xf7eb2188
   16eec:	strmi	lr, [r4], -r2, ror #21
   16ef0:	rsbsle	r2, r4, r0, lsl #16
   16ef4:			; <UNDEFINED> instruction: 0xf8cb2388
   16ef8:			; <UNDEFINED> instruction: 0xf8cb0000
   16efc:	strb	r3, [r7], #-4
   16f00:	tstcs	r1, lr, lsr #12
   16f04:	stmdacs	r0, {r0, r2, r5, r6, sl, sp, lr, pc}
   16f08:			; <UNDEFINED> instruction: 0xf107d06b
   16f0c:	smlaldxcc	r0, r0, r8, r8	; <UNPREDICTABLE>
   16f10:	strbmi	sl, [sl], -fp, lsl #22
   16f14:	ldrtmi	r9, [r9], -r2, lsl #6
   16f18:	strbmi	r9, [r0], -r0, lsl #6
   16f1c:			; <UNDEFINED> instruction: 0xf04f464b
   16f20:			; <UNDEFINED> instruction: 0xf88d0c02
   16f24:			; <UNDEFINED> instruction: 0xf7f9c030
   16f28:	pkhtbmi	pc, r1, sp, asr #17	; <UNPREDICTABLE>
   16f2c:	movwcs	lr, #50525	; 0xc55d
   16f30:	movwcs	r9, #776	; 0x308
   16f34:	strbt	r6, [r7], #867	; 0x363
   16f38:	movwls	r2, #33536	; 0x8300
   16f3c:	ssatmi	lr, #21, pc, lsl #10	; <UNPREDICTABLE>
   16f40:	movwcc	r3, #32769	; 0x8001
   16f44:	orrle	r4, r4, r8, lsl #5
   16f48:	stmdaeq	ip, {r3, r6, r9, fp, sp, lr, pc}
   16f4c:	ldmeq	pc!, {r3, r4, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   16f50:	strbmi	fp, [r4], r8, lsl #30
   16f54:	bl	20b084 <rpl_re_syntax_options@@Base+0x1d99dc>
   16f58:	smlabtcs	r7, r0, r2, r0
   16f5c:	blcs	18ef78 <rpl_re_syntax_options@@Base+0x15d8d0>
   16f60:	teqvc	r9, r8, lsl #30
   16f64:	adcsmi	r3, sl, #8, 14	; 0x200000
   16f68:	ldmdbvc	fp!, {r6, ip, lr, pc}
   16f6c:	mvnsle	r2, r1, lsl #22
   16f70:	mulcc	r0, r7, r9
   16f74:	ble	ffd61b7c <rpl_re_syntax_options@@Base+0xffd304d4>
   16f78:	vmul.p32	d23, d31, d27
   16f7c:			; <UNDEFINED> instruction: 0x71bb1345
   16f80:			; <UNDEFINED> instruction: 0xf993e7f0
   16f84:	b	e1ef8c <rpl_re_syntax_options@@Base+0xded8e4>
   16f88:	svclt	0x00280822
   16f8c:			; <UNDEFINED> instruction: 0xe7d746b0
   16f90:	bcs	831000 <rpl_re_syntax_options@@Base+0x7ff958>
   16f94:	ldmdble	r5, {r2, r4, r6, r7, ip, lr, pc}
   16f98:	sbcsle	r2, r1, r0, asr #20
   16f9c:	sbcle	r2, pc, r0, lsl #21
   16fa0:	ldmdavs	sp, {r0, r1, r2, r4, r5, r7, r9, sl, sp, lr, pc}
   16fa4:	andeq	pc, ip, #1073741825	; 0x40000001
   16fa8:	ssatmi	r3, #15, ip, lsl #10
   16fac:	svcpl	0x0004f852
   16fb0:			; <UNDEFINED> instruction: 0xf47f2d00
   16fb4:	ldrmi	sl, [r6, #3758]	; 0xeae
   16fb8:			; <UNDEFINED> instruction: 0xe7c1d1f8
   16fbc:	strt	r9, [r0], #2054	; 0x806
   16fc0:	ldr	r4, [r3, -r0, lsl #13]
   16fc4:	adcsle	r2, fp, r0, lsl sl
   16fc8:	ldrmi	lr, [sp], -r3, lsr #13
   16fcc:			; <UNDEFINED> instruction: 0xf8d5e4d3
   16fd0:	ldrb	r0, [fp, #-132]!	; 0xffffff7c
   16fd4:	eorls	pc, r0, sp, asr #17
   16fd8:	ldrdpl	pc, [r0], -fp
   16fdc:	mulcs	ip, r4, r4
   16fe0:	cmnvs	r0, #977272832	; 0x3a400000
   16fe4:	ldrdpl	pc, [r0], -fp
   16fe8:	strmi	lr, [ip], lr, lsl #9
   16fec:			; <UNDEFINED> instruction: 0x3058f894
   16ff0:	stfvse	f2, [r2], #4
   16ff4:	mvnseq	pc, #3
   16ff8:	bcs	30784 <quote_quoting_options@@Base+0x1728>
   16ffc:			; <UNDEFINED> instruction: 0xf04cbfc8
   17000:			; <UNDEFINED> instruction: 0xf36c0c01
   17004:			; <UNDEFINED> instruction: 0xf8840341
   17008:	pkhtb	r3, r2, r8, asr #32
   1700c:	b	1154fc0 <rpl_re_syntax_options@@Base+0x1123918>
   17010:	ldc	7, cr15, [ip], {235}	; 0xeb
   17014:	ldrdeq	r8, [r1], -r2
   17018:	andeq	r0, r0, r0, lsl #4
   1701c:	andeq	r6, r0, lr, lsl #23
   17020:	ldrdeq	r6, [r0], -r6	; <UNPREDICTABLE>
   17024:			; <UNDEFINED> instruction: 0xffff8f47
   17028:			; <UNDEFINED> instruction: 0xffff98a3
   1702c:			; <UNDEFINED> instruction: 0xffffb10f
   17030:			; <UNDEFINED> instruction: 0xffff8f4b
   17034:			; <UNDEFINED> instruction: 0xffff8be1
   17038:	ldrblt	r4, [r0, #-2834]!	; 0xfffff4ee
   1703c:	mrcmi	4, 0, r4, cr2, cr11, {3}
   17040:	svcvc	0x002c4615
   17044:	strmi	r4, [r1], -sl, lsl #12
   17048:	ldmibpl	fp, {r3, r5, r9, sl, lr}
   1704c:	vmov.i16	d22, #187	; 0x00bb
   17050:	vmax.u32	q11, q3, q0
   17054:			; <UNDEFINED> instruction: 0xf0641404
   17058:			; <UNDEFINED> instruction: 0x772c047f
   1705c:	blx	1cd5062 <rpl_re_syntax_options@@Base+0x1ca39ba>
   17060:	stmdbmi	sl, {r4, r5, r6, r8, ip, sp, pc}
   17064:	andcs	r4, r5, #3145728	; 0x300000
   17068:	ldrbtmi	r2, [r9], #-0
   1706c:	orreq	lr, r3, #1024	; 0x400
   17070:	pop	{r2, r5, r6, r8, ip, sp}
   17074:			; <UNDEFINED> instruction: 0xf8d34070
   17078:	ldrmi	r3, [r9], #-484	; 0xfffffe1c
   1707c:	ldmiblt	lr!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   17080:	svclt	0x0000bd70
   17084:	andeq	r7, r1, ip, ror #25
   17088:	andeq	r0, r0, ip, asr #4
   1708c:			; <UNDEFINED> instruction: 0x000066b6
   17090:	bmi	129ca4 <rpl_re_syntax_options@@Base+0xf85fc>
   17094:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   17098:	andsvs	r6, r8, sl, lsl r8
   1709c:			; <UNDEFINED> instruction: 0x47704610
   170a0:	muleq	r1, r4, ip
   170a4:	andeq	r0, r0, ip, asr #4
   170a8:	vst3.16	{d27,d29,d31}, [pc :256], r0
   170ac:	stmdbvs	r6, {r7, r9, ip, sp, lr}
   170b0:	stmdavs	r5, {r2, r9, sl, lr}
   170b4:	ldrtmi	r2, [r0], -r0, lsl #2
   170b8:	bl	8d506c <rpl_re_syntax_options@@Base+0x8a39c4>
   170bc:	ldrtmi	r6, [r3], -r9, ror #20
   170c0:			; <UNDEFINED> instruction: 0xf1014620
   170c4:	tstcc	r8, ip, lsl #4
   170c8:	blx	fe9d50bc <rpl_re_syntax_options@@Base+0xfe9a3a14>
   170cc:	ldrdcc	lr, [r9], -r5
   170d0:	andle	r4, r8, r3, lsl #5
   170d4:	andeq	pc, ip, #0, 2
   170d8:	mrseq	pc, (UNDEF: 24)	; <UNPREDICTABLE>
   170dc:			; <UNDEFINED> instruction: 0x46204633
   170e0:	blx	fe6d50d4 <rpl_re_syntax_options@@Base+0xfe6a3a2c>
   170e4:	bvs	ffa71a8c <rpl_re_syntax_options@@Base+0xffa403e4>
   170e8:	andle	r4, r7, r1, lsl #5
   170ec:	andeq	pc, ip, #1073741824	; 0x40000000
   170f0:	ldrtmi	r4, [r3], -r0, lsr #12
   170f4:			; <UNDEFINED> instruction: 0xf7fb3108
   170f8:	bvs	1a55b3c <rpl_re_syntax_options@@Base+0x1a24494>
   170fc:	addmi	r6, r1, #41984	; 0xa400
   17100:			; <UNDEFINED> instruction: 0xf101d006
   17104:	ldrtmi	r0, [r3], -ip, lsl #4
   17108:	strtmi	r3, [r0], -r8, lsl #2
   1710c:	blx	fe155100 <rpl_re_syntax_options@@Base+0xfe123a58>
   17110:	andcs	r7, r0, r3, lsr #30
   17114:	movweq	pc, #32835	; 0x8043	; <UNPREDICTABLE>
   17118:	ldcllt	7, cr7, [r0, #-140]!	; 0xffffff74
   1711c:	svcmi	0x00f0e92d
   17120:	umulllt	r4, fp, r3, r2
   17124:	strcs	fp, [r0], #-4052	; 0xfffff02c
   17128:	svcls	0x00142401
   1712c:	ldrbvc	lr, [r3], #2644	; 0xa54
   17130:	ldrsbhi	pc, [r8], #-141	; 0xffffff73	; <UNPREDICTABLE>
   17134:	streq	lr, [r7], -r3, lsl #22
   17138:			; <UNDEFINED> instruction: 0xb05cf89d
   1713c:	rschi	pc, lr, r0, asr #32
   17140:			; <UNDEFINED> instruction: 0x46054296
   17144:	vmin.u8	d4, d0, d12
   17148:	svccs	0x000080e1
   1714c:	adcsmi	fp, r3, #168, 30	; 0x2a0
   17150:	sbcshi	pc, ip, r0, lsl #6
   17154:	vmull.p8	q9, d0, d0
   17158:	adcsmi	r8, r3, #219	; 0xdb
   1715c:	movwcs	fp, #4044	; 0xfcc
   17160:	b	4dfd6c <rpl_re_syntax_options@@Base+0x4ae6c4>
   17164:			; <UNDEFINED> instruction: 0xf04073d7
   17168:	svcvc	0x002880d3
   1716c:	vsubl.u8	q10, d16, d22
   17170:	movwls	r1, #37697	; 0x9341
   17174:	stmdbvs	fp!, {r2, r8, sl, fp, ip, lr, pc}
   17178:	smladeq	r3, r3, r1, fp
   1717c:	adchi	pc, r3, r0, asr #2
   17180:	movwne	pc, #960	; 0x3c0	; <UNPREDICTABLE>
   17184:	svceq	0x0000f1b8
   17188:			; <UNDEFINED> instruction: 0xf043bf08
   1718c:			; <UNDEFINED> instruction: 0xf0130301
   17190:			; <UNDEFINED> instruction: 0xf04003ff
   17194:			; <UNDEFINED> instruction: 0xf0008091
   17198:	stmibvs	pc!, {r1, r2}	; <UNPREDICTABLE>
   1719c:			; <UNDEFINED> instruction: 0xf0002804
   171a0:			; <UNDEFINED> instruction: 0xf10780c6
   171a4:	ldrbmi	r0, [r7], -r1, lsl #20
   171a8:	sbceq	lr, sl, pc, asr #20
   171ac:	smlabtcs	r7, sp, r9, lr
   171b0:	b	7d5164 <rpl_re_syntax_options@@Base+0x7a3abc>
   171b4:	stmdacs	r0, {r0, r7, r9, sl, lr}
   171b8:	adcshi	pc, r6, r0
   171bc:	andls	r9, r3, r9, lsl #22
   171c0:	movwls	r9, #18453	; 0x4815
   171c4:	bls	1e8a58 <rpl_re_syntax_options@@Base+0x1b73b0>
   171c8:	strtmi	r9, [r8], -r1
   171cc:			; <UNDEFINED> instruction: 0xf8cd9908
   171d0:	strls	sl, [r0], -r8
   171d4:	stc2l	7, cr15, [r4, #-1008]!	; 0xfffffc10
   171d8:	stmdacs	r1, {r3, r5, r6, r8, ip, sp, pc}
   171dc:			; <UNDEFINED> instruction: 0xf04fbf08
   171e0:	strdle	r3, [r1], -pc	; <UNPREDICTABLE>
   171e4:	streq	pc, [r1, #-111]	; 0xffffff91
   171e8:			; <UNDEFINED> instruction: 0xf7eb4648
   171ec:	strtmi	lr, [r8], -r6, lsl #18
   171f0:	pop	{r0, r1, r3, ip, sp, pc}
   171f4:			; <UNDEFINED> instruction: 0xf1b88ff0
   171f8:	suble	r0, r6, r0, lsl #30
   171fc:	ldclne	15, cr7, [fp], #-160	; 0xffffff60
   17200:	strbeq	pc, [r1], -r0, asr #7	; <UNPREDICTABLE>
   17204:	rsble	r2, r7, r0, lsl #28
   17208:			; <UNDEFINED> instruction: 0xf0002e01
   1720c:	cdpcs	0, 0, cr8, cr2, cr0, {5}
   17210:	sbchi	pc, lr, r0, asr #32
   17214:	ldrdcc	pc, [r0], -r8
   17218:	vqrshl.s8	d4, d10, d16
   1721c:			; <UNDEFINED> instruction: 0x960780d5
   17220:	vpmax.f32	d18, d0, d0
   17224:			; <UNDEFINED> instruction: 0xf8d880b4
   17228:	bl	25b250 <rpl_re_syntax_options@@Base+0x229ba8>
   1722c:			; <UNDEFINED> instruction: 0xf8d80cc7
   17230:	strbmi	r2, [fp], -r4
   17234:			; <UNDEFINED> instruction: 0xf1a23904
   17238:	ldrtmi	r0, [sl], -r4, lsl #28
   1723c:	movwcc	r6, #34846	; 0x881e
   17240:	svcvs	0x0004f84e
   17244:	stcvs	8, cr15, [r4], {83}	; 0x53
   17248:			; <UNDEFINED> instruction: 0xf8414563
   1724c:	mvnsle	r6, r4, lsl #30
   17250:	ldrdcc	pc, [r0], -r8
   17254:	stmdble	pc, {r0, r1, r4, r7, r9, lr}	; <UNPREDICTABLE>
   17258:	ldrdne	pc, [r8], -r8
   1725c:	mvnscc	pc, #79	; 0x4f
   17260:	ldrdvs	pc, [r4], -r8
   17264:	eorcc	pc, r2, r1, asr #16
   17268:			; <UNDEFINED> instruction: 0xf8463701
   1726c:			; <UNDEFINED> instruction: 0xf8d83022
   17270:	ldrtmi	r0, [sl], -r0
   17274:	ldmle	r5!, {r3, r4, r5, r7, r9, lr}^
   17278:	bls	1f6f2c <rpl_re_syntax_options@@Base+0x1c5884>
   1727c:	movteq	pc, #9058	; 0x2362	; <UNPREDICTABLE>
   17280:			; <UNDEFINED> instruction: 0xf003772b
   17284:	blcs	17ea4 <sigaltstack@plt+0x1561c>
   17288:			; <UNDEFINED> instruction: 0xf8d9d0ac
   1728c:			; <UNDEFINED> instruction: 0xf1bb5000
   17290:	adcle	r0, r9, r0, lsl #30
   17294:	svclt	0x000442ac
   17298:	ldrdcc	pc, [r4], -r9
   1729c:	adcle	r1, r3, sp, asr fp
   172a0:			; <UNDEFINED> instruction: 0xf44f4b4f
   172a4:	stmdbmi	pc, {r0, r1, r2, r3, r4, r6, r7, r9, ip, sp, lr}^	; <UNPREDICTABLE>
   172a8:	ldrbtmi	r4, [fp], #-2127	; 0xfffff7b1
   172ac:			; <UNDEFINED> instruction: 0xf5034479
   172b0:	ldrbtmi	r7, [r8], #-782	; 0xfffffcf2
   172b4:	b	ff8d5268 <rpl_re_syntax_options@@Base+0xff8a3bc0>
   172b8:	beq	933fc <rpl_re_syntax_options@@Base+0x61d54>
   172bc:	ldrbmi	r2, [r7], -r8
   172c0:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   172c4:			; <UNDEFINED> instruction: 0x4628e772
   172c8:	smlabtcs	r7, sp, r9, lr
   172cc:	mcr2	7, 7, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
   172d0:	ldmib	sp, {r3, r5, r8, r9, sl, fp, ip, sp, lr}^
   172d4:	ldrb	r2, [r3, -r7, lsl #2]
   172d8:	beq	fe111c1c <rpl_re_syntax_options@@Base+0xfe0e0574>
   172dc:	ldrbmi	r9, [r0], -r7, lsl #6
   172e0:	stmib	r6, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   172e4:	strmi	r9, [r6], -r7, lsl #22
   172e8:	andeq	pc, r4, r8, asr #17
   172ec:	subsle	r2, r1, r0, lsl #16
   172f0:	movwls	r4, #30288	; 0x7650
   172f4:	ldmdb	ip!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   172f8:			; <UNDEFINED> instruction: 0xf8c89b07
   172fc:	stmdacs	r0, {r3}
   17300:			; <UNDEFINED> instruction: 0xf8c8d04b
   17304:	movwcs	r3, #4096	; 0x1000
   17308:	str	r9, [r9, r7, lsl #6]
   1730c:			; <UNDEFINED> instruction: 0xe72c4616
   17310:	strcs	r7, [r0], -r8, lsr #30
   17314:	movtne	pc, #5056	; 0x13c0	; <UNPREDICTABLE>
   17318:	ldr	r9, [r1, -r9, lsl #6]!
   1731c:	ldrbcc	pc, [pc, #79]!	; 17373 <sigaltstack@plt+0x14aeb>	; <UNPREDICTABLE>
   17320:	andlt	r4, fp, r8, lsr #12
   17324:	svchi	0x00f0e8bd
   17328:	streq	pc, [r1, #-111]	; 0xffffff91
   1732c:			; <UNDEFINED> instruction: 0xf8d8e75f
   17330:	ldrmi	sl, [sl, #0]!
   17334:	svcge	0x0035f63f
   17338:	svceq	0x0000f1ba
   1733c:			; <UNDEFINED> instruction: 0xf73f4657
   17340:			; <UNDEFINED> instruction: 0xf04faf33
   17344:	ldrmi	r0, [r8], r1, lsl #20
   17348:	andcs	r4, r8, r7, asr r6
   1734c:			; <UNDEFINED> instruction: 0xf8d8e72e
   17350:	addsmi	r2, sl, #0
   17354:	svcge	0x0063f4bf
   17358:	beq	fe111c9c <rpl_re_syntax_options@@Base+0xfe0e05f4>
   1735c:	ldrdeq	pc, [r4], -r8
   17360:	ldrbmi	r9, [r1], -r8, lsl #6
   17364:	stmia	r4!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   17368:	orrslt	r9, r8, r7
   1736c:			; <UNDEFINED> instruction: 0xf8d84651
   17370:			; <UNDEFINED> instruction: 0xf7eb0008
   17374:	ldmib	sp, {r1, r2, r3, r4, r7, fp, sp, lr, pc}^
   17378:	strmi	r2, [r2], r7, lsl #6
   1737c:			; <UNDEFINED> instruction: 0xf8c8b190
   17380:	strls	r2, [r7], -r4
   17384:	andeq	pc, r8, r8, asr #17
   17388:	andcc	pc, r0, r8, asr #17
   1738c:	strcs	lr, [r0, -r8, asr #14]
   17390:	smmlar	sp, sl, r6, r4
   17394:	movwls	r2, #29440	; 0x7300
   17398:	andls	lr, r7, lr, ror #14
   1739c:			; <UNDEFINED> instruction: 0xf7eb4630
   173a0:	strb	lr, [r9, -ip, lsr #16]!
   173a4:			; <UNDEFINED> instruction: 0xf7eb4610
   173a8:			; <UNDEFINED> instruction: 0xf8cde828
   173ac:			; <UNDEFINED> instruction: 0xe763a01c
   173b0:	vqdmulh.s<illegal width 8>	d20, d0, d14
   173b4:	stmdbmi	lr, {r0, r3, r4, r5, r6, r7, r9, ip}
   173b8:	ldrbtmi	r4, [fp], #-2062	; 0xfffff7f2
   173bc:			; <UNDEFINED> instruction: 0xf5034479
   173c0:	ldrbtmi	r7, [r8], #-778	; 0xfffffcf6
   173c4:	b	16d5378 <rpl_re_syntax_options@@Base+0x16a3cd0>
   173c8:	vqdmulh.s<illegal width 8>	d20, d0, d11
   173cc:	stmdbmi	fp, {r0, r1, r3, r4, r5, r6, r7, r9, ip}
   173d0:	ldrbtmi	r4, [fp], #-2059	; 0xfffff7f5
   173d4:			; <UNDEFINED> instruction: 0xf5034479
   173d8:	ldrbtmi	r7, [r8], #-778	; 0xfffffcf6
   173dc:	b	13d5390 <rpl_re_syntax_options@@Base+0x13a3ce8>
   173e0:	andeq	r6, r0, r6, ror r4
   173e4:	andeq	r6, r0, r8, lsl r7
   173e8:	ldrdeq	r6, [r0], -r2
   173ec:	andeq	r6, r0, r6, ror #6
   173f0:	andeq	r6, r0, r8, lsl #12
   173f4:	andeq	r6, r0, sl, lsl #13
   173f8:	andeq	r6, r0, lr, asr #6
   173fc:	strdeq	r6, [r0], -r0
   17400:	muleq	r0, r2, r6
   17404:	svcmi	0x00f0e92d
   17408:	ldrmi	fp, [r4], -r7, lsl #1
   1740c:	ldcls	6, cr4, [r0, #-124]	; 0xffffff84
   17410:			; <UNDEFINED> instruction: 0x432a9e14
   17414:			; <UNDEFINED> instruction: 0xb054f89d
   17418:	movweq	lr, #27218	; 0x6a52
   1741c:	bl	54c4d8 <rpl_re_syntax_options@@Base+0x51ae30>
   17420:	strtle	r0, [sl], -r5, lsl #18
   17424:	cmnlt	r5, #136314880	; 0x8200000
   17428:	strtmi	r9, [r0], r5, lsl #2
   1742c:	blls	505ac4 <rpl_re_syntax_options@@Base+0x4d441c>
   17430:	ldrtmi	r4, [r9], -sl, asr #12
   17434:	andlt	pc, ip, sp, asr #17
   17438:	ldrbmi	r9, [r0], -r1, lsl #12
   1743c:	blls	4bc04c <rpl_re_syntax_options@@Base+0x48a9a4>
   17440:	blls	47c048 <rpl_re_syntax_options@@Base+0x44a9a0>
   17444:	mcr2	7, 3, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
   17448:	strbmi	r4, [r0], -r4, lsl #12
   1744c:	svc	0x00d4f7ea
   17450:	andlt	r4, r7, r0, lsr #12
   17454:	svchi	0x00f0e8bd
   17458:			; <UNDEFINED> instruction: 0xf7eb4648
   1745c:	strmi	lr, [r0], sl, asr #17
   17460:	stmdbls	r5, {r3, r4, r6, r8, ip, sp, pc}
   17464:			; <UNDEFINED> instruction: 0xf7ea4622
   17468:			; <UNDEFINED> instruction: 0x4639efde
   1746c:	bl	228d1c <rpl_re_syntax_options@@Base+0x1f7674>
   17470:			; <UNDEFINED> instruction: 0xf7ea0004
   17474:			; <UNDEFINED> instruction: 0x4647efd8
   17478:			; <UNDEFINED> instruction: 0xf06fe7d9
   1747c:	strtmi	r0, [r0], -r1, lsl #8
   17480:	pop	{r0, r1, r2, ip, sp, pc}
   17484:			; <UNDEFINED> instruction: 0x460f8ff0
   17488:	ldrb	r4, [r0, r8, lsr #13]
   1748c:	mvnsmi	lr, sp, lsr #18
   17490:	svceq	0x0001f012
   17494:	ldrbtcs	pc, [ip], fp, asr #4	; <UNPREDICTABLE>
   17498:	streq	pc, [r3], -r0, asr #5
   1749c:	ldrmi	r4, [r5], -r4, lsl #12
   174a0:	andeq	pc, r0, #79	; 0x4f
   174a4:	subvs	r6, r2, r2
   174a8:	stmiacs	r6, {r6, r9, ip, sp, lr, pc}^
   174ac:	vst4.32	{d22-d25}, [pc], r2
   174b0:	vaddl.s8	<illegal reg q11.5>, d16, d0
   174b4:	strmi	r1, [pc], -r1, lsl #16
   174b8:	ssatmi	fp, #17, r8, lsl #30
   174bc:	ldm	r8, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   174c0:	movlt	r6, #32, 2
   174c4:	andeq	pc, r4, #21
   174c8:	b	13f715c <rpl_re_syntax_options@@Base+0x13c5ab4>
   174cc:	vmlsl.u<illegal width 8>	<illegal reg q10.5>, d5, d1[1]
   174d0:	vst3.<illegal width 64>	{d0,d2,d4}, [r6], r0
   174d4:	svclt	0x00180680
   174d8:	b	119fce4 <rpl_re_syntax_options@@Base+0x116e63c>
   174dc:	vmax.u32	d16, d2, d8
   174e0:	svclt	0x001813c7
   174e4:	strbeq	pc, [r0], -r6, lsr #32	; <UNPREDICTABLE>
   174e8:	movwne	pc, #17253	; 0x4365	; <UNPREDICTABLE>
   174ec:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   174f0:	cmnvs	r1, r3, lsr #14
   174f4:	svclt	0x00184638
   174f8:	strvc	pc, [r0], r6, asr #8
   174fc:	stmia	ip, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   17500:			; <UNDEFINED> instruction: 0x46334639
   17504:	strtmi	r4, [r0], -r2, lsl #12
   17508:			; <UNDEFINED> instruction: 0xf91cf7ff
   1750c:			; <UNDEFINED> instruction: 0x46052810
   17510:	ldmdblt	r0!, {r1, r2, ip, lr, pc}
   17514:			; <UNDEFINED> instruction: 0xf7ff4620
   17518:	strtmi	pc, [r8], -r7, asr #27
   1751c:	ldrhhi	lr, [r0, #141]!	; 0x8d
   17520:	stmdbvs	r0!, {r3, r8, sl, sp}
   17524:	svc	0x0068f7ea
   17528:			; <UNDEFINED> instruction: 0x61232300
   1752c:	strcs	lr, [ip, #-2037]	; 0xfffff80b
   17530:	pop	{r3, r5, r9, sl, lr}
   17534:	svclt	0x000081f0
   17538:	ldrblt	r2, [r8, #2064]!	; 0x810
   1753c:	ldmdbmi	r2, {r0, r5, fp, ip, lr, pc}
   17540:	ldrmi	r4, [sp], -r4, lsl #12
   17544:	ldrbtmi	r4, [r9], #-1558	; 0xfffff9ea
   17548:	bl	5fd64 <rpl_re_syntax_options@@Base+0x2e6bc>
   1754c:	smulbbcc	r4, r4, r4
   17550:			; <UNDEFINED> instruction: 0xf8d42000
   17554:	ldrmi	r3, [r9], #-484	; 0xfffffe1c
   17558:	svc	0x0092f7ea
   1755c:			; <UNDEFINED> instruction: 0xf7eb4607
   17560:	mcrrne	8, 9, lr, r4, cr12
   17564:	adcmi	fp, ip, #1073741847	; 0x40000017
   17568:	svclt	0x00884639
   1756c:	rscscc	pc, pc, #1073741825	; 0x40000001
   17570:	svclt	0x008a4630
   17574:	strtmi	r2, [r2], -r0, lsl #6
   17578:			; <UNDEFINED> instruction: 0xf7ea54b3
   1757c:	qsaxmi	lr, r0, r4
   17580:			; <UNDEFINED> instruction: 0xf7ebbdf8
   17584:	svclt	0x0000e964
   17588:	ldrdeq	r6, [r0], -sl
   1758c:			; <UNDEFINED> instruction: 0x4604b538
   17590:	tstlt	r8, r0, lsl #16
   17594:	blx	1855586 <rpl_re_syntax_options@@Base+0x1823ede>
   17598:	stmdbvs	r0!, {r8, sl, sp}
   1759c:	strpl	lr, [r0, #-2500]	; 0xfffff63c
   175a0:	svc	0x002af7ea
   175a4:	stmdbvs	r0!, {r0, r2, r5, r8, sp, lr}^
   175a8:	svc	0x0026f7ea
   175ac:	ldflts	f6, [r8, #-404]!	; 0xfffffe6c
   175b0:	mvnsmi	lr, #737280	; 0xb4000
   175b4:	stcls	0, cr11, [lr], {135}	; 0x87
   175b8:	streq	pc, [r7, #-52]	; 0xffffffcc
   175bc:	andcs	fp, r2, r8, lsl pc
   175c0:			; <UNDEFINED> instruction: 0xf014d11f
   175c4:	ldrmi	r0, [pc], -r4, lsl #16
   175c8:			; <UNDEFINED> instruction: 0x460e4691
   175cc:	tstle	fp, r5, lsl #12
   175d0:			; <UNDEFINED> instruction: 0xf7eb4608
   175d4:	svcvc	0x002be862
   175d8:			; <UNDEFINED> instruction: 0xf0139404
   175dc:			; <UNDEFINED> instruction: 0x46430f10
   175e0:	andsle	r4, r9, r4, lsl #13
   175e4:			; <UNDEFINED> instruction: 0xf8cd2400
   175e8:	strbtmi	ip, [r2], -r4
   175ec:	andgt	pc, r0, sp, asr #17
   175f0:			; <UNDEFINED> instruction: 0x46284631
   175f4:	strmi	lr, [r2], #-2509	; 0xfffff633
   175f8:	blx	14d55f2 <rpl_re_syntax_options@@Base+0x14a3f4a>
   175fc:	svclt	0x00183000
   17600:	andlt	r2, r7, r1
   17604:	mvnshi	lr, #12386304	; 0xbd0000
   17608:			; <UNDEFINED> instruction: 0x8c00e9d3
   1760c:	strls	r7, [r4], #-3883	; 0xfffff0d5
   17610:	svceq	0x0010f013
   17614:	mvnle	r4, r3, asr #12
   17618:	strbtmi	r9, [r2], -r3, lsl #14
   1761c:	andls	pc, r8, sp, asr #17
   17620:			; <UNDEFINED> instruction: 0xf8cd4631
   17624:	strtmi	ip, [r8], -r4
   17628:	andgt	pc, r0, sp, asr #17
   1762c:	blx	e55626 <rpl_re_syntax_options@@Base+0xe23f7e>
   17630:	svclt	0x0000e7e4
   17634:	addlt	fp, r5, r0, lsr r5
   17638:	cfstrsls	mvf2, [r8, #-4]
   1763c:	strcs	r9, [r0], #-1027	; 0xfffffbfd
   17640:	strls	r9, [r2, #-513]	; 0xfffffdff
   17644:			; <UNDEFINED> instruction: 0xf7ff9400
   17648:	andlt	pc, r5, r9, ror #26
   1764c:	svclt	0x0000bd30
   17650:	addlt	fp, r4, r0, ror r5
   17654:	cfcpysls	mvf2, mvf8
   17658:	stmib	sp, {r0, r3, r8, sl, fp, ip, pc}^
   1765c:	stmib	sp, {r9, sp, lr}^
   17660:			; <UNDEFINED> instruction: 0xf7ff5402
   17664:	andlt	pc, r4, fp, asr sp	; <UNPREDICTABLE>
   17668:	svclt	0x0000bd70
   1766c:	addlt	fp, r6, r0, ror r5
   17670:	cfstrsls	mvf2, [sl, #-4]
   17674:	strls	r9, [r5], #-3595	; 0xfffff1f5
   17678:	cfstr32ls	mvfx9, [ip], {-0}
   1767c:	strls	r9, [r1], -sp, lsl #26
   17680:	strcs	r9, [r0], #-1027	; 0xfffffbfd
   17684:	strls	r9, [r2], #-1284	; 0xfffffafc
   17688:	mrc2	7, 5, pc, cr12, cr15, {7}
   1768c:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
   17690:	addlt	fp, r6, r0, ror r5
   17694:	stcls	6, cr2, [sl, #-0]
   17698:	strls	r9, [r5], -fp, lsl #24
   1769c:	cfsh32ls	mvfx9, mvfx12, #0
   176a0:	strls	r9, [r1], #-3341	; 0xfffff2f3
   176a4:	stmib	sp, {r1, r2, r3, sl, fp, ip, pc}^
   176a8:	strls	r6, [r4], #-1282	; 0xfffffafe
   176ac:	mcr2	7, 5, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
   176b0:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
   176b4:	ldrtlt	fp, [r0], #-346	; 0xfffffea6
   176b8:	svcvc	0x00042501
   176bc:	strbeq	pc, [r2], #-869	; 0xfffffc9b	; <UNPREDICTABLE>
   176c0:	stmib	r1, {r2, r8, r9, sl, ip, sp, lr}^
   176c4:	blls	a02cc <rpl_re_syntax_options@@Base+0x6ec24>
   176c8:	addvs	fp, fp, r0, lsr ip
   176cc:	svcvc	0x00034770
   176d0:	movteq	pc, #9058	; 0x2362	; <UNPREDICTABLE>
   176d4:	andvs	r7, sl, r3, lsl #14
   176d8:	andcs	lr, r1, #3162112	; 0x304000
   176dc:	svclt	0x00004770
   176e0:	strmi	fp, [r1], -r8, lsr #2
   176e4:	andcs	r4, r1, #4, 16	; 0x40000
   176e8:			; <UNDEFINED> instruction: 0xf7ea4478
   176ec:	stmdami	r3, {r0, r5, r6, r7, r8, r9, sl, fp, ip, sp, pc}
   176f0:			; <UNDEFINED> instruction: 0xf7eb4478
   176f4:	svclt	0x0000b897
   176f8:			; <UNDEFINED> instruction: 0x000063b8
   176fc:			; <UNDEFINED> instruction: 0x000063b0
   17700:	ldrlt	fp, [r0, #-312]	; 0xfffffec8
   17704:			; <UNDEFINED> instruction: 0xf7ea6804
   17708:			; <UNDEFINED> instruction: 0x4620ee78
   1770c:	mvnsle	r2, r0, lsl #24
   17710:			; <UNDEFINED> instruction: 0x4770bd10
   17714:			; <UNDEFINED> instruction: 0x4605b5f8
   17718:	svc	0x00d8f7ea
   1771c:	stmdbvc	r8!, {r2, r9, sl, lr}
   17720:	tstlt	r0, r6, lsr #16
   17724:			; <UNDEFINED> instruction: 0xf7ff1d68
   17728:	teqlt	r8, fp	; <illegal shifter operand>	; <UNPREDICTABLE>
   1772c:	strtmi	r6, [r8], -r6, lsr #16
   17730:			; <UNDEFINED> instruction: 0xf7ff2700
   17734:	ldrtmi	pc, [r8], -r5, ror #31	; <UNPREDICTABLE>
   17738:	ldcllt	0, cr6, [r8, #152]!	; 0x98
   1773c:	cdp	7, 15, cr15, cr2, cr10, {7}
   17740:	strtmi	r2, [r8], -r1, lsl #14
   17744:			; <UNDEFINED> instruction: 0xffdcf7ff
   17748:	ldrtmi	r6, [r8], -r6, lsr #32
   1774c:	svclt	0x0000bdf8
   17750:			; <UNDEFINED> instruction: 0x4606b570
   17754:			; <UNDEFINED> instruction: 0xf7eab1d0
   17758:	mcrrne	15, 10, lr, r5, cr0
   1775c:			; <UNDEFINED> instruction: 0x46282d3a
   17760:	eorscs	fp, sl, r8, lsr pc
   17764:			; <UNDEFINED> instruction: 0xf0203009
   17768:			; <UNDEFINED> instruction: 0xf7ea0003
   1776c:	strmi	lr, [r4], -r2, asr #30
   17770:	stfnep	f3, [r3, #-320]	; 0xfffffec0
   17774:	andcs	r4, r1, #51380224	; 0x3100000
   17778:	adchi	r2, r2, r0, lsl #12
   1777c:	eorvs	r4, r6, r8, lsl r6
   17780:			; <UNDEFINED> instruction: 0xf7ea462a
   17784:	strbpl	lr, [r6, #-3664]	; 0xfffff1b0
   17788:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
   1778c:			; <UNDEFINED> instruction: 0xf7ea2040
   17790:			; <UNDEFINED> instruction: 0x4604ef30
   17794:	rscsle	r2, r7, r0, lsl #16
   17798:	strtmi	r6, [r0], -r6, lsr #32
   1779c:	ldcllt	0, cr8, [r0, #-664]!	; 0xfffffd68
   177a0:	mvnsmi	lr, #737280	; 0xb4000
   177a4:	bvs	fe4039b8 <rpl_re_syntax_options@@Base+0xfe3d2310>
   177a8:	eorsle	r2, r4, r0, lsl #30
   177ac:			; <UNDEFINED> instruction: 0x468842b9
   177b0:	stmdale	r3, {r1, r2, r9, sl, lr}
   177b4:	msreq	CPSR_fs, #1073741824	; 0x40000000
   177b8:			; <UNDEFINED> instruction: 0xd32c429f
   177bc:	ldclne	8, cr7, [r4, #-236]!	; 0xffffff14
   177c0:			; <UNDEFINED> instruction: 0x4639b333
   177c4:			; <UNDEFINED> instruction: 0xf7ea4620
   177c8:	ldclne	13, cr14, [r5, #-920]!	; 0xfffffc68
   177cc:	stmdavc	r3!, {r3, r6, r7, r8, ip, sp, pc}
   177d0:	ldmdblt	fp, {r5, r9, sl, lr}
   177d4:			; <UNDEFINED> instruction: 0xd12342a5
   177d8:	orrlt	r7, sp, #868352	; 0xd4000
   177dc:	svc	0x005cf7ea
   177e0:	strmi	r3, [r4], #-1
   177e4:	blcs	35878 <rpl_re_syntax_options@@Base+0x41d0>
   177e8:	ldmdavs	r3!, {r0, r1, r3, r5, r6, r7, r8, ip, lr, pc}
   177ec:	rscle	r2, r8, r0, lsl #22
   177f0:			; <UNDEFINED> instruction: 0x46391d5c
   177f4:	ldclne	6, cr4, [r5, #-120]!	; 0xffffff88
   177f8:			; <UNDEFINED> instruction: 0xf7ea4620
   177fc:	stmdacs	r0, {r2, r3, r6, r7, r8, sl, fp, sp, lr, pc}
   17800:	movwcs	sp, #4581	; 0x11e5
   17804:	eormi	pc, r8, r8, asr #17
   17808:	andlt	r4, r3, r8, lsl r6
   1780c:	mvnshi	lr, #12386304	; 0xbd0000
   17810:	ldrbtmi	r4, [ip], #-3097	; 0xfffff3e7
   17814:	movwcs	lr, #6133	; 0x17f5
   17818:	andlt	r4, r3, r8, lsl r6
   1781c:	mvnshi	lr, #12386304	; 0xbd0000
   17820:	movwls	r4, #5688	; 0x1638
   17824:	svc	0x0038f7ea
   17828:	mvnmi	r1, #103424	; 0x19400
   1782c:	stmdbeq	r1, {r8, ip, sp, lr, pc}
   17830:	andle	r4, sl, #310378496	; 0x12800000
   17834:	svc	0x004af7ea
   17838:	blls	60070 <rpl_re_syntax_options@@Base+0x2e9c8>
   1783c:	strb	r6, [r3, r2]!
   17840:			; <UNDEFINED> instruction: 0xf7ea4638
   17844:			; <UNDEFINED> instruction: 0xf100ef2a
   17848:	strbmi	r0, [sp], #-2305	; 0xfffff6ff
   1784c:	stmdale	r8, {r1, r3, r4, r5, r8, sl, fp, sp}
   17850:			; <UNDEFINED> instruction: 0x464a4639
   17854:			; <UNDEFINED> instruction: 0xf7ea4620
   17858:	movwcs	lr, #3558	; 0xde6
   1785c:	andcc	pc, r9, r4, lsl #16
   17860:	ldrtmi	lr, [r8], -pc, asr #15
   17864:			; <UNDEFINED> instruction: 0xff74f7ff
   17868:			; <UNDEFINED> instruction: 0x46036030
   1786c:	sbcle	r2, fp, r0, lsl #16
   17870:	stclne	3, cr2, [r4, #-0]
   17874:	strb	r7, [r4, r3, lsl #2]
   17878:	andeq	r3, r0, sl, ror lr
   1787c:			; <UNDEFINED> instruction: 0x4604b570
   17880:	ldrbtmi	r4, [r8], #-2071	; 0xfffff7e9
   17884:	cdp	7, 10, cr15, cr8, cr10, {7}
   17888:	strmi	r7, [r5], -r3, lsr #18
   1788c:	ldmiblt	fp!, {r3, r8, r9, ip, sp, pc}
   17890:			; <UNDEFINED> instruction: 0xf7ff4628
   17894:			; <UNDEFINED> instruction: 0x4605ff5d
   17898:	stmdbvc	r0!, {r3, r6, r7, r8, ip, sp, pc}
   1789c:	stfnep	f3, [r0, #-0]
   178a0:			; <UNDEFINED> instruction: 0xff1ef7ff
   178a4:			; <UNDEFINED> instruction: 0xf7eab1c0
   178a8:	stccs	15, cr14, [r1, #-72]	; 0xffffffb8
   178ac:	stmdavs	r6, {r2, r9, sl, lr}
   178b0:	strtmi	sp, [r8], -r2
   178b4:			; <UNDEFINED> instruction: 0xff24f7ff
   178b8:	eorvs	r2, r6, r0, lsl #10
   178bc:	ldcllt	6, cr4, [r0, #-160]!	; 0xffffff60
   178c0:	stclne	6, cr4, [r0, #-4]!
   178c4:	stcl	7, cr15, [r6, #-936]!	; 0xfffffc58
   178c8:	mvnle	r2, r0, lsl #16
   178cc:	strtmi	r2, [r8], -r1, lsl #10
   178d0:	blcs	46e98 <rpl_re_syntax_options@@Base+0x157f0>
   178d4:			; <UNDEFINED> instruction: 0xe7dbd0fa
   178d8:	cdp	7, 2, cr15, cr4, cr10, {7}
   178dc:	ldcllt	6, cr4, [r0, #-160]!	; 0xffffff60
   178e0:	andeq	r6, r0, lr, lsl r2
   178e4:	andle	r2, r0, r1, lsl #16
   178e8:	ldrbmi	lr, [r0, -sl, lsl #14]!
   178ec:			; <UNDEFINED> instruction: 0x460db5f8
   178f0:	strmi	fp, [r6], -r8, lsl #6
   178f4:			; <UNDEFINED> instruction: 0xf7ff4614
   178f8:	strmi	pc, [r7], -r1, asr #31
   178fc:			; <UNDEFINED> instruction: 0x4628b190
   17900:			; <UNDEFINED> instruction: 0xf7ea4621
   17904:	smlalttlt	lr, r0, r2, sp
   17908:			; <UNDEFINED> instruction: 0x46214630
   1790c:			; <UNDEFINED> instruction: 0xff48f7ff
   17910:	svccs	0x0001b118
   17914:	strtmi	sp, [r0], -r8, lsl #2
   17918:	svccs	0x0001bdf8
   1791c:	ldrtmi	sp, [r8], -r2
   17920:	mrc2	7, 7, pc, cr8, cr15, {7}
   17924:	ldcllt	0, cr2, [r8]
   17928:			; <UNDEFINED> instruction: 0xf7ff4638
   1792c:	stmdacs	r0, {r0, r1, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   17930:			; <UNDEFINED> instruction: 0x4620d0f8
   17934:			; <UNDEFINED> instruction: 0x4628e7f0
   17938:	pop	{r0, r4, r9, sl, lr}
   1793c:			; <UNDEFINED> instruction: 0xf7ea40f8
   17940:	svclt	0x0000bd0d
   17944:	bmi	caa610 <rpl_re_syntax_options@@Base+0xc78f68>
   17948:	ldrblt	r4, [r0, #1147]!	; 0x47b
   1794c:	ldmpl	sp, {r0, r1, r2, r3, r7, ip, sp, pc}
   17950:	stmdavs	fp!, {r2, r3, r9, sl, lr}
   17954:	stmdacs	r0, {r0, r2, r3, r8, r9, ip, pc}
   17958:	strmi	sp, [r7], -lr, asr #32
   1795c:			; <UNDEFINED> instruction: 0xff8ef7ff
   17960:	stmdacs	r0, {r1, r2, r9, sl, lr}
   17964:	strtmi	sp, [r0], -ip, asr #32
   17968:	stc	7, cr15, [r6, #-936]!	; 0xfffffc58
   1796c:	andcc	r9, r1, r1
   17970:			; <UNDEFINED> instruction: 0x4621d015
   17974:			; <UNDEFINED> instruction: 0xf7ff4638
   17978:	ldmdblt	r0, {r0, r1, r4, r8, r9, sl, fp, ip, sp, lr, pc}
   1797c:	mvnscc	pc, #79	; 0x4f
   17980:	cdpcs	3, 0, cr9, cr1, cr1, {0}
   17984:	ldrtmi	sp, [r0], -r4
   17988:	mcr2	7, 6, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
   1798c:	eorsle	r2, r7, r0, lsl #16
   17990:	bls	37d99c <rpl_re_syntax_options@@Base+0x34c2f4>
   17994:	addsmi	r6, sl, #2818048	; 0x2b0000
   17998:	andlt	sp, pc, r5, lsr r1	; <UNPREDICTABLE>
   1799c:	stmdbge	r2, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   179a0:			; <UNDEFINED> instruction: 0xf7eaa801
   179a4:	stmdacs	r0, {r1, r4, r7, r8, sl, fp, sp, lr, pc}
   179a8:	bvs	88bd5c <rpl_re_syntax_options@@Base+0x85a6b4>
   179ac:	blx	fec7d9dc <rpl_re_syntax_options@@Base+0xfec4c334>
   179b0:	blx	fec543bc <rpl_re_syntax_options@@Base+0xfec22d14>
   179b4:	ldmdbeq	r2, {r7, r8, r9, ip, sp, lr, pc}^
   179b8:	addsmi	r0, sl, #1490944	; 0x16c000
   179bc:	stmdacs	r0, {r0, r1, ip, lr, pc}
   179c0:	stmdbcs	r0, {r3, r5, r7, r8, r9, sl, fp, ip, sp, pc}
   179c4:	stmdbls	r6, {r0, r2, r3, r4, r6, r7, r9, fp, ip, lr, pc}
   179c8:	stmdbvs	r3!, {r0, r1, r2, fp, ip, pc}
   179cc:	submi	r6, fp, r2, ror #18
   179d0:	submi	r6, r2, r1, ror #17
   179d4:	tstmi	r3, #327680	; 0x50000
   179d8:	submi	r6, r1, r2, lsr #17
   179dc:	movwmi	r9, #47108	; 0xb804
   179e0:	submi	r6, r2, r1, ror #16
   179e4:	tstmi	r3, #196608	; 0x30000
   179e8:	submi	r6, r1, r2, lsr #16
   179ec:	stmdbls	r2, {r0, r1, r3, r8, r9, lr}
   179f0:	tstmi	r3, #74	; 0x4a
   179f4:			; <UNDEFINED> instruction: 0xe7c4d0bd
   179f8:			; <UNDEFINED> instruction: 0xf7ea4608
   179fc:			; <UNDEFINED> instruction: 0xe7c8eef0
   17a00:	rscscc	pc, pc, pc, asr #32
   17a04:			; <UNDEFINED> instruction: 0xf7eae7c5
   17a08:	svclt	0x0000ed48
   17a0c:	andeq	r7, r1, r0, ror #7
   17a10:	andeq	r0, r0, r0, lsl #4
   17a14:	ldrlt	r3, [r0, #-100]	; 0xffffff9c
   17a18:	strmi	sp, [ip], -r7, lsl #2
   17a1c:			; <UNDEFINED> instruction: 0x46204611
   17a20:	pop	{r1, r3, r4, r9, sl, lr}
   17a24:			; <UNDEFINED> instruction: 0xf7ea4010
   17a28:			; <UNDEFINED> instruction: 0xf7eabd89
   17a2c:	svclt	0x0000ef10
   17a30:	addlt	fp, r2, r0, lsl r5
   17a34:	movwcs	r4, #3078	; 0xc06
   17a38:	movwls	r4, #1537	; 0x601
   17a3c:			; <UNDEFINED> instruction: 0x461a447c
   17a40:			; <UNDEFINED> instruction: 0xf06f9401
   17a44:			; <UNDEFINED> instruction: 0xf0000063
   17a48:	andlt	pc, r2, fp, lsr #16
   17a4c:	svclt	0x0000bd10
   17a50:			; <UNDEFINED> instruction: 0xffffffd5
   17a54:	eorle	r4, r1, r8, lsl #5
   17a58:	stmdacc	r1, {r4, r5, r6, sl, ip, sp, pc}
   17a5c:	and	r3, r1, r1, lsl #18
   17a60:			; <UNDEFINED> instruction: 0xd1164293
   17a64:	svccc	0x0001f810
   17a68:	subeq	pc, r1, #-1073741784	; 0xc0000028
   17a6c:			; <UNDEFINED> instruction: 0xf8112a19
   17a70:	ldrmi	r2, [ip], -r1, lsl #30
   17a74:			; <UNDEFINED> instruction: 0xf103bf98
   17a78:			; <UNDEFINED> instruction: 0xf1a20420
   17a7c:	svclt	0x00980641
   17a80:	cdpcs	2, 1, cr11, cr9, cr3, {7}
   17a84:	svclt	0x009c4615
   17a88:	streq	pc, [r0, #-258]!	; 0xfffffefe
   17a8c:	blcs	4463c <rpl_re_syntax_options@@Base+0x12f94>
   17a90:	rsclt	sp, r4, #-2147483591	; 0x80000039
   17a94:	bne	84463c <rpl_re_syntax_options@@Base+0x812f94>
   17a98:			; <UNDEFINED> instruction: 0x4770bc70
   17a9c:	ldrbmi	r2, [r0, -r0]!
   17aa0:	svcmi	0x00f0e92d
   17aa4:	stclmi	6, cr4, [r5, #-512]	; 0xfffffe00
   17aa8:	stmdami	r5, {r2, r3, r4, r9, sl, lr}^
   17aac:	lfmmi	f7, 1, [ip, #-692]	; 0xfffffd4c
   17ab0:	sxtab16mi	r4, r9, sp, ror #8
   17ab4:	strbvs	pc, [r0], #-2269	; 0xfffff723	; <UNPREDICTABLE>
   17ab8:	stmdapl	fp!, {r0, r1, r2, r4, r9, sl, lr}
   17abc:	strbge	pc, [r4], #-2269	; 0xfffff723	; <UNPREDICTABLE>
   17ac0:	ldmdavs	fp, {r0, r8, r9, ip, pc}
   17ac4:	ldrcc	pc, [r4], #-2253	; 0xfffff733
   17ac8:	eorsle	r2, r5, r0, lsl #28
   17acc:	svcge	0x0005b914
   17ad0:	strvs	pc, [r0], #1103	; 0x44f
   17ad4:	ands	r4, r4, sp, lsr r6
   17ad8:	stmdale	r5, {r2, r3, r4, r6, r8, sl, lr}^
   17adc:	andle	r4, r2, pc, lsr #5
   17ae0:	ldmvs	r3!, {r3, r5, r9, sl, lr}
   17ae4:			; <UNDEFINED> instruction: 0xf1b44798
   17ae8:	svclt	0x00984f80
   17aec:	stmdble	r3, {r2, r5, r6}
   17af0:	blle	16e2af8 <rpl_re_syntax_options@@Base+0x16b1450>
   17af4:	strmi	pc, [r0], #-79	; 0xffffffb1
   17af8:			; <UNDEFINED> instruction: 0x46206833
   17afc:			; <UNDEFINED> instruction: 0x46054798
   17b00:			; <UNDEFINED> instruction: 0x4623b1f0
   17b04:	strbmi	r4, [r9], -sl, lsr #12
   17b08:	ldrbmi	r4, [r0, r0, asr #12]
   17b0c:	bleq	541d4 <rpl_re_syntax_options@@Base+0x22b2c>
   17b10:			; <UNDEFINED> instruction: 0xf7eadae2
   17b14:	stmdavs	r1, {r2, r3, r4, r6, r7, r8, sl, fp, sp, lr, pc}
   17b18:	sbcsle	r2, sp, r2, lsr #18
   17b1c:	stmib	sp, {r0, r1, r2, r3, r5, r7, r9, lr}^
   17b20:	svclt	0x00080102
   17b24:	andsle	r2, r4, r0, lsl #10
   17b28:	ldmvs	r2!, {r3, r5, r9, sl, lr}
   17b2c:	ldmib	sp, {r4, r7, r8, r9, sl, lr}^
   17b30:	strcs	r3, [r0, #-258]	; 0xfffffefe
   17b34:	and	r6, ip, r9, lsl r0
   17b38:	stmiapl	lr!, {r1, r5, r8, r9, fp, lr}^
   17b3c:	strbmi	lr, [r4], -r6, asr #15
   17b40:	strdlt	r6, [fp, -r3]
   17b44:	ldrmi	r4, [r8, r0, lsr #12]
   17b48:	stcl	7, cr15, [r0, #936]	; 0x3a8
   17b4c:	movwcs	r2, #50432	; 0xc500
   17b50:	blls	6fb64 <rpl_re_syntax_options@@Base+0x3e4bc>
   17b54:			; <UNDEFINED> instruction: 0xf8dd4628
   17b58:	ldmdavs	fp, {r2, r4, sl, sp}
   17b5c:			; <UNDEFINED> instruction: 0xd12b429a
   17b60:	lfmmi	f7, 1, [ip, #-52]	; 0xffffffcc
   17b64:	svchi	0x00f0e8bd
   17b68:	ldmdbeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
   17b6c:	strbmi	r2, [sp, #-768]	; 0xfffffd00
   17b70:	andcc	pc, fp, r5, lsl #16
   17b74:	stmdaeq	r1, {r0, r1, r3, r8, ip, sp, lr, pc}
   17b78:	adcmi	sp, pc, #13
   17b7c:	strbmi	fp, [r4, #-3864]	; 0xfffff0e8
   17b80:	ldmdavs	r3!, {r0, r1, r2, r5, r6, r7, r8, fp, ip, lr, pc}^
   17b84:	rscle	r2, r4, r0, lsl #22
   17b88:	strbmi	r4, [r1], -r8, lsr #12
   17b8c:	stmdacs	r0, {r3, r4, r7, r8, r9, sl, lr}
   17b90:			; <UNDEFINED> instruction: 0x4605bf18
   17b94:	ldmdavs	r3!, {r0, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   17b98:	ldrmi	r4, [r8, r0, asr #12]
   17b9c:	stmdacs	r0, {r0, r2, r9, sl, lr}
   17ba0:	strbmi	sp, [r2], -sp, asr #1
   17ba4:			; <UNDEFINED> instruction: 0xf7ea4649
   17ba8:			; <UNDEFINED> instruction: 0xe7d2ec3e
   17bac:	stc	7, cr15, [lr, #936]	; 0x3a8
   17bb0:			; <UNDEFINED> instruction: 0x23242500
   17bb4:	strb	r6, [ip, r3]
   17bb8:	stcl	7, cr15, [lr], #-936	; 0xfffffc58
   17bbc:	andeq	r7, r1, r8, ror r2
   17bc0:	andeq	r0, r0, r0, lsl #4
   17bc4:	andeq	r0, r0, r4, lsl #4
   17bc8:	andcs	fp, lr, r8, lsl #10
   17bcc:	ldcl	7, cr15, [sl, #936]!	; 0x3a8
   17bd0:	stmdavc	r3, {r4, r8, ip, sp, pc}
   17bd4:	stfltd	f3, [r8, #-108]	; 0xffffff94
   17bd8:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
   17bdc:	stmdami	r2, {r3, r8, sl, fp, ip, sp, pc}
   17be0:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
   17be4:	andeq	r5, r0, sl, asr #29
   17be8:	andeq	r5, r0, r4, asr #29
   17bec:	svcmi	0x00f0e92d
   17bf0:	ldcmi	6, cr4, [lr], #-584	; 0xfffffdb8
   17bf4:	bmi	fc3e08 <rpl_re_syntax_options@@Base+0xf92760>
   17bf8:	b	17e8df0 <rpl_re_syntax_options@@Base+0x17b7748>
   17bfc:			; <UNDEFINED> instruction: 0x469b759a
   17c00:			; <UNDEFINED> instruction: 0xf854460e
   17c04:	strtmi	r9, [r3], -r2
   17c08:	strmi	sl, [r0], r0, lsl #30
   17c0c:	tstcs	r1, r4, lsl pc
   17c10:			; <UNDEFINED> instruction: 0xf8d92100
   17c14:	b	17e3c1c <rpl_re_syntax_options@@Base+0x17b2574>
   17c18:	rsbsvs	r0, fp, sl, lsl #1
   17c1c:	stmdbcs	r0, {r0, r1, r2, r3, r6, sl, ip, lr, pc}
   17c20:			; <UNDEFINED> instruction: 0xf5b0d14d
   17c24:	stmdale	r6, {r0, r1, r3, r4, r5, r6, r8, r9, sl, fp, sp, lr}^
   17c28:	tsteq	r6, #0, 2	; <UNPREDICTABLE>
   17c2c:	movweq	pc, #28707	; 0x7023	; <UNPREDICTABLE>
   17c30:	vstreq	d14, [r3, #-692]	; 0xfffffd4c
   17c34:	andeq	pc, pc, sp, lsl #2
   17c38:	andeq	pc, pc, r0, lsr #32
   17c3c:	eorsle	r2, lr, r0, lsl #16
   17c40:	svceq	0x0002f1ba
   17c44:	movweq	pc, #4175	; 0x104f	; <UNPREDICTABLE>
   17c48:	svclt	0x00826043
   17c4c:	strcs	r4, [r0], #-1585	; 0xfffff9cf
   17c50:	ldmdble	r3, {r1, r8, r9, sp}
   17c54:	svccs	0x0001f811
   17c58:	addsmi	r5, r5, #3392	; 0xd40
   17c5c:	stccs	0, cr13, [r0], {7}
   17c60:			; <UNDEFINED> instruction: 0xf850d03b
   17c64:	blne	192bcfc <rpl_re_syntax_options@@Base+0x18fa654>
   17c68:	addsmi	r5, r5, #3392	; 0xd40
   17c6c:	strcc	sp, [r1], #-503	; 0xfffffe09
   17c70:			; <UNDEFINED> instruction: 0xf8401b1a
   17c74:	movwcc	r2, #4131	; 0x1023
   17c78:			; <UNDEFINED> instruction: 0xd1eb459a
   17c7c:			; <UNDEFINED> instruction: 0xf8cb2300
   17c80:			; <UNDEFINED> instruction: 0xf8983000
   17c84:	strbmi	r2, [r1], -r0
   17c88:	ldfplp	f3, [r4], #296	; 0x128
   17c8c:	mulsle	r8, r4, r2
   17c90:			; <UNDEFINED> instruction: 0xf850b1f3
   17c94:	strtmi	r4, [r0], #35	; 0x23
   17c98:	bcs	1e90c <quoting_style_vals@@Base+0xe48>
   17c9c:			; <UNDEFINED> instruction: 0xf002d1f5
   17ca0:	andcs	pc, r1, r7, ror lr	; <UNPREDICTABLE>
   17ca4:			; <UNDEFINED> instruction: 0xf8d9687a
   17ca8:	addsmi	r3, sl, #0
   17cac:	smladcc	ip, ip, r1, sp
   17cb0:	pop	{r0, r2, r3, r4, r5, r7, r9, sl, lr}
   17cb4:			; <UNDEFINED> instruction: 0xf0028ff0
   17cb8:	stmdacs	r0, {r0, r1, r2, r4, r6, r9, sl, fp, ip, sp, lr, pc}
   17cbc:	andcs	sp, r0, r0, asr #3
   17cc0:	movwcc	lr, #6128	; 0x17f0
   17cc4:	ldrmi	r1, [sl, #3148]	; 0xc4c
   17cc8:	stmdavc	sl, {r0, r1, r3, ip, lr, pc}^
   17ccc:	ldrb	r4, [fp, r1, lsr #12]
   17cd0:			; <UNDEFINED> instruction: 0xf108784a
   17cd4:	tstcc	r1, r1, lsl #16
   17cd8:			; <UNDEFINED> instruction: 0xf840e7d6
   17cdc:	strcs	r3, [r0], #-35	; 0xffffffdd
   17ce0:			; <UNDEFINED> instruction: 0xf8cbe7c9
   17ce4:	ldrb	r8, [sl, r0]
   17ce8:	bl	ff5d5c98 <rpl_re_syntax_options@@Base+0xff5a45f0>
   17cec:	andeq	r7, r1, r0, lsr r1
   17cf0:	andeq	r0, r0, r0, lsl #4
   17cf4:	adcscs	fp, r3, #8, 10	; 0x2000000
   17cf8:	stmdbmi	r4, {r0, r1, r8, r9, fp, lr}
   17cfc:	ldrbtmi	r4, [fp], #-2052	; 0xfffff7fc
   17d00:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   17d04:	ldc	7, cr15, [sl, #936]!	; 0x3a8
   17d08:	andeq	r5, r0, lr, lsr #27
   17d0c:	andeq	r5, r0, r8, ror r4
   17d10:			; <UNDEFINED> instruction: 0x000054b2
   17d14:	svcmi	0x00f0e92d
   17d18:			; <UNDEFINED> instruction: 0xf8dfb0b5
   17d1c:	svcge	0x0000a618
   17d20:			; <UNDEFINED> instruction: 0x3614f8df
   17d24:	ldrbtmi	r4, [sl], #1548	; 0x60c
   17d28:	eorsvs	r6, sl, r8, ror r1
   17d2c:			; <UNDEFINED> instruction: 0xf85a4608
   17d30:	rsbsvs	r3, fp, r3
   17d34:			; <UNDEFINED> instruction: 0xf8c7681b
   17d38:			; <UNDEFINED> instruction: 0xf00230cc
   17d3c:	msrcs	R12_fiq, r9
   17d40:	strpl	pc, [r1], -r0, lsr #23
   17d44:	ldfnes	f6, [r3], #-736	; 0xfffffd20
   17d48:	movwcs	fp, #7960	; 0x1f18
   17d4c:	vqdmull.s<illegal width 8>	q9, d0, d0
   17d50:	blcs	38310 <rpl_re_syntax_options@@Base+0x6c68>
   17d54:	msrhi	SPSR_fxc, r0, asr #32
   17d58:	blx	7244e <rpl_re_syntax_options@@Base+0x40da6>
   17d5c:			; <UNDEFINED> instruction: 0xf5b0f003
   17d60:	vrecps.f32	q3, q0, <illegal reg q13.5>
   17d64:			; <UNDEFINED> instruction: 0xf1008170
   17d68:			; <UNDEFINED> instruction: 0xf0230316
   17d6c:	bl	feb58990 <rpl_re_syntax_options@@Base+0xfeb272e8>
   17d70:			; <UNDEFINED> instruction: 0xf10d0d03
   17d74:			; <UNDEFINED> instruction: 0xf023030f
   17d78:	adcsvs	r0, fp, pc, lsl #6
   17d7c:	bcs	3206c <rpl_re_syntax_options@@Base+0x9c4>
   17d80:	cmphi	r5, r0	; <UNPREDICTABLE>
   17d84:	bleq	a541a8 <rpl_re_syntax_options@@Base+0xa22b00>
   17d88:	ldrmi	r2, [lr], -r0, lsl #6
   17d8c:	eorcc	pc, r4, r7, lsl #17
   17d90:	andcc	pc, r4, fp, asr #17
   17d94:	stmdbeq	r8!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   17d98:			; <UNDEFINED> instruction: 0x46a062bb
   17d9c:	eorscc	pc, r0, r7, lsl #17
   17da0:	ldmibvs	fp!, {r0, r8, sl, sp}
   17da4:			; <UNDEFINED> instruction: 0xf102637c
   17da8:	blx	258df2 <rpl_re_syntax_options@@Base+0x22774a>
   17dac:	eors	r2, r5, r3, lsl #18
   17db0:	strcs	pc, [r8, #2271]	; 0x8df
   17db4:	mulcc	r0, r8, r8
   17db8:	andne	pc, r2, sl, asr r8	; <UNPREDICTABLE>
   17dbc:	andseq	pc, pc, #3
   17dc0:			; <UNDEFINED> instruction: 0xf851095b
   17dc4:	sbcsmi	r3, r3, r3, lsr #32
   17dc8:			; <UNDEFINED> instruction: 0xf14007d9
   17dcc:			; <UNDEFINED> instruction: 0x63bd8140
   17dd0:	mulcc	r0, r8, r8
   17dd4:	eorspl	pc, ip, r7, lsl #17
   17dd8:	eorspl	pc, r0, r7, lsl #17
   17ddc:	ldrtvs	r4, [fp], #-1688	; 0xfffff968
   17de0:	blcs	296f4 <quoting_style_vals@@Base+0xbc30>
   17de4:	tstcs	r1, lr, asr #32
   17de8:	andeq	lr, sp, #3522560	; 0x35c000
   17dec:	movteq	pc, #16647	; 0x4107	; <UNPREDICTABLE>
   17df0:	svclt	0x00184298
   17df4:	ldceq	8, cr15, [r0], {68}	; 0x44
   17df8:	teqhi	r2, r0	; <UNPREDICTABLE>
   17dfc:	stccs	8, cr15, [ip], {68}	; 0x44
   17e00:	stcne	8, cr15, [r8], {4}
   17e04:	ldfvsd	f3, [fp], #-68	; 0xffffffbc
   17e08:	stccc	8, cr15, [r4], {68}	; 0x44
   17e0c:	ldrsbthi	pc, [r4], -r7	; <UNPREDICTABLE>
   17e10:			; <UNDEFINED> instruction: 0xf8873428
   17e14:	ldrmi	r6, [r0], #48	; 0x30
   17e18:	eorshi	pc, r4, r7, asr #17
   17e1c:	mlacc	r4, r7, r8, pc	; <UNPREDICTABLE>
   17e20:	sbcle	r2, r5, r0, lsl #22
   17e24:	bl	fead5dd4 <rpl_re_syntax_options@@Base+0xfeaa472c>
   17e28:	strbmi	r4, [r0], -r1, lsl #12
   17e2c:			; <UNDEFINED> instruction: 0xff3cf7f5
   17e30:			; <UNDEFINED> instruction: 0x4641465b
   17e34:			; <UNDEFINED> instruction: 0xf1074602
   17e38:			; <UNDEFINED> instruction: 0xf7f60040
   17e3c:	mcrrne	12, 7, pc, r2, cr7	; <UNPREDICTABLE>
   17e40:			; <UNDEFINED> instruction: 0xf00063b8
   17e44:	stfned	f0, [r3], {23}
   17e48:	tsthi	fp, r0	; <UNPREDICTABLE>
   17e4c:	ldrdhi	pc, [r0], #-135	; 0xffffff79
   17e50:	blvs	1f063b8 <rpl_re_syntax_options@@Base+0x1ed4d10>
   17e54:	ldmdavc	fp, {r0, r2, r3, r4, r5, r7, r8, r9, sp, lr}
   17e58:			; <UNDEFINED> instruction: 0xf0402b00
   17e5c:			; <UNDEFINED> instruction: 0xf8d7824c
   17e60:			; <UNDEFINED> instruction: 0xf1b88040
   17e64:			; <UNDEFINED> instruction: 0xf0400f00
   17e68:	ldrbmi	r8, [r8], -r3, ror #4
   17e6c:	eorspl	pc, ip, r7, lsl #17
   17e70:	b	ffad5e20 <rpl_re_syntax_options@@Base+0xffaa4778>
   17e74:			; <UNDEFINED> instruction: 0xf887b108
   17e78:	strbmi	r6, [r3], -r4, lsr #32
   17e7c:	eorspl	pc, r0, r7, lsl #17
   17e80:	lslsle	r2, r0, #22
   17e84:			; <UNDEFINED> instruction: 0xf8c92301
   17e88:	ldmibvs	fp!, {r2, ip, sp}
   17e8c:	ldmdble	sl!, {r1, r8, r9, fp, sp}
   17e90:			; <UNDEFINED> instruction: 0x464468ba
   17e94:	andsge	pc, r0, r7, asr #17
   17e98:	bleq	d3fdc <rpl_re_syntax_options@@Base+0xa2934>
   17e9c:			; <UNDEFINED> instruction: 0xa018f8d7
   17ea0:			; <UNDEFINED> instruction: 0xf8c72328
   17ea4:			; <UNDEFINED> instruction: 0x4615801c
   17ea8:			; <UNDEFINED> instruction: 0xf8954690
   17eac:	blx	eff76 <rpl_re_syntax_options@@Base+0xbe8ce>
   17eb0:	cmnlt	lr, r4, lsl #2
   17eb4:	cmnlt	sl, sl, lsl #20
   17eb8:	blvs	1a721e8 <rpl_re_syntax_options@@Base+0x1a40b40>
   17ebc:	mulsle	r4, r1, r2
   17ec0:			; <UNDEFINED> instruction: 0xf0002c00
   17ec4:			; <UNDEFINED> instruction: 0xf85981f3
   17ec8:	bne	fe91ff60 <rpl_re_syntax_options@@Base+0xfe8ee8b8>
   17ecc:	tsthi	r4, r3, lsl #22	; <UNPREDICTABLE>
   17ed0:	mvnle	r2, r0, lsl #28
   17ed4:	stmdavs	r8, {r1, r3, r5, r6, r7, r9, fp, sp, lr}^
   17ed8:	mvnsle	r4, r2, lsl #5
   17edc:	bvs	fea31f08 <rpl_re_syntax_options@@Base+0xfea00860>
   17ee0:	b	ff1d5e90 <rpl_re_syntax_options@@Base+0xff1a47e8>
   17ee4:	stmdacs	r0, {r3, r5, r8, r9, sp}
   17ee8:	strcc	sp, [r1], #-490	; 0xfffffe16
   17eec:	andeq	lr, r4, #175104	; 0x2ac00
   17ef0:	eorcs	pc, fp, r9, asr #16
   17ef4:	bleq	94328 <rpl_re_syntax_options@@Base+0x62c80>
   17ef8:	ldrbmi	r3, [sl, #1320]	; 0x528
   17efc:			; <UNDEFINED> instruction: 0xf8d7d1d5
   17f00:			; <UNDEFINED> instruction: 0xf8d7801c
   17f04:	ldmdbvs	fp!, {r4, sp, pc}^
   17f08:	ldmdavs	r8!, {r9, sp}
   17f0c:	bleq	1854330 <rpl_re_syntax_options@@Base+0x1822c88>
   17f10:	andls	pc, ip, r7, asr #17
   17f14:			; <UNDEFINED> instruction: 0xf8d72601
   17f18:			; <UNDEFINED> instruction: 0xf1079008
   17f1c:	usatvs	r0, #27, r8, lsl #3
   17f20:	adccc	pc, r4, r7, asr #17
   17f24:			; <UNDEFINED> instruction: 0xf8cb4613
   17f28:	andvs	r2, r2, r4
   17f2c:	adcseq	pc, r0, r7, lsl #2
   17f30:	ldrshvs	r6, [r8, #-25]!	; 0xffffffe7
   17f34:	subscs	pc, ip, r7, lsl #17
   17f38:			; <UNDEFINED> instruction: 0xf887663a
   17f3c:			; <UNDEFINED> instruction: 0xf8872068
   17f40:			; <UNDEFINED> instruction: 0xf8c72094
   17f44:			; <UNDEFINED> instruction: 0xf8872098
   17f48:			; <UNDEFINED> instruction: 0xf8c720a0
   17f4c:			; <UNDEFINED> instruction: 0xf8d7209c
   17f50:	blcs	2c1e8 <quoting_style_vals@@Base+0xe724>
   17f54:			; <UNDEFINED> instruction: 0xf897d044
   17f58:			; <UNDEFINED> instruction: 0xf8d730ac
   17f5c:	blcs	28224 <quoting_style_vals@@Base+0xa760>
   17f60:			; <UNDEFINED> instruction: 0x2328d157
   17f64:	movwls	pc, #35587	; 0x8b03	; <UNPREDICTABLE>
   17f68:			; <UNDEFINED> instruction: 0xf8d7685a
   17f6c:	adcmi	r4, r2, #168	; 0xa8
   17f70:	addshi	pc, r1, r0
   17f74:	svceq	0x0000f1b8
   17f78:	rschi	pc, r4, r0, asr #32
   17f7c:	mlscc	r8, r7, r8, pc	; <UNPREDICTABLE>
   17f80:			; <UNDEFINED> instruction: 0xf0402b00
   17f84:			; <UNDEFINED> instruction: 0xf89781a2
   17f88:	mrcvs	0, 7, r3, cr12, cr12, {2}
   17f8c:			; <UNDEFINED> instruction: 0xf0402b00
   17f90:	bmi	ffab8528 <rpl_re_syntax_options@@Base+0xffa86e80>
   17f94:			; <UNDEFINED> instruction: 0xf85a7823
   17f98:			; <UNDEFINED> instruction: 0xf0031002
   17f9c:	ldmdbeq	fp, {r0, r1, r2, r3, r4, r9}^
   17fa0:	eorcc	pc, r3, r1, asr r8	; <UNPREDICTABLE>
   17fa4:			; <UNDEFINED> instruction: 0x07db40d3
   17fa8:	cmphi	r0, r0, asr #2	; <UNPREDICTABLE>
   17fac:	stmdavc	r4!, {r1, r2, r3, r4, r5, r8, r9, sl, sp, lr}
   17fb0:	rsbsvs	pc, r4, r7, lsl #17
   17fb4:	rsbvs	pc, r8, r7, lsl #17
   17fb8:	stccs	7, cr6, [r0], {188}	; 0xbc
   17fbc:	rscshi	pc, r4, r0
   17fc0:	svcvs	0x003a6efc
   17fc4:			; <UNDEFINED> instruction: 0xf8d72300
   17fc8:	ldrmi	r5, [r4], #-164	; 0xffffff5c
   17fcc:	ldrdcs	pc, [r8], r7	; <UNPREDICTABLE>
   17fd0:	rsbcc	pc, r8, r7, lsl #17
   17fd4:	usatvs	r4, #28, r5, lsl #8
   17fd8:	adccc	pc, r0, r7, lsl #17
   17fdc:	adcpl	pc, r4, r7, asr #17
   17fe0:	umullscc	pc, r4, r7, r8	; <UNPREDICTABLE>
   17fe4:	cmnle	fp, r0, lsl #22
   17fe8:	stmdavc	fp!, {r2, r4, r6, r7, r9, fp, lr}
   17fec:	andne	pc, r2, sl, asr r8	; <UNPREDICTABLE>
   17ff0:	andseq	pc, pc, #3
   17ff4:			; <UNDEFINED> instruction: 0xf851095b
   17ff8:	sbcsmi	r3, r3, r3, lsr #32
   17ffc:	strble	r0, [r7, #-2009]!	; 0xfffff827
   18000:	adcvs	pc, r8, r7, asr #17
   18004:			; <UNDEFINED> instruction: 0xf887782c
   18008:			; <UNDEFINED> instruction: 0xf88760ac
   1800c:			; <UNDEFINED> instruction: 0xf8c760a0
   18010:	stccs	0, cr4, [r0], {176}	; 0xb0
   18014:			; <UNDEFINED> instruction: 0x2328d057
   18018:	movwls	pc, #35587	; 0x8b03	; <UNPREDICTABLE>
   1801c:	bcs	3688c <rpl_re_syntax_options@@Base+0x51e4>
   18020:	ldmvs	fp, {r1, r5, r7, ip, lr, pc}^
   18024:			; <UNDEFINED> instruction: 0xd1a542a3
   18028:	strtpl	lr, [r9], #-2519	; 0xfffff629
   1802c:	andcs	lr, r0, sp, lsr r0
   18030:			; <UNDEFINED> instruction: 0xf8d7687b
   18034:	ldmdavs	fp, {r2, r3, r6, r7, sp}
   18038:			; <UNDEFINED> instruction: 0xf040429a
   1803c:	ldrbcc	r8, [r4, lr, ror #2]
   18040:	pop	{r0, r2, r3, r4, r5, r7, r9, sl, lr}
   18044:			; <UNDEFINED> instruction: 0xf0028ff0
   18048:	adcsvs	pc, r8, pc, lsl #25
   1804c:			; <UNDEFINED> instruction: 0x4658e696
   18050:	ldmib	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   18054:			; <UNDEFINED> instruction: 0xf0002800
   18058:			; <UNDEFINED> instruction: 0xf8878157
   1805c:	strbt	r5, [r1], r4, lsr #32
   18060:	strtmi	r4, [r0], -r1, lsl #12
   18064:	ldmib	lr, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   18068:	ldcmi	8, cr15, [r0], {68}	; 0x44
   1806c:	mlasne	ip, r7, r8, pc	; <UNPREDICTABLE>
   18070:			; <UNDEFINED> instruction: 0xe6c36bba
   18074:			; <UNDEFINED> instruction: 0x210063bd
   18078:	eorsvs	pc, ip, r7, lsl #17
   1807c:	eorspl	pc, r0, r7, lsl #17
   18080:	blvs	1e51b50 <rpl_re_syntax_options@@Base+0x1e204a8>
   18084:	bl	256034 <rpl_re_syntax_options@@Base+0x22498c>
   18088:	eorsvs	pc, ip, r7, lsl #17
   1808c:	eorspl	pc, r0, r7, lsl #17
   18090:			; <UNDEFINED> instruction: 0x63b82100
   18094:			; <UNDEFINED> instruction: 0xf8d7e6a8
   18098:	strtmi	r5, [r2], -r4, lsr #1
   1809c:			; <UNDEFINED> instruction: 0x46296818
   180a0:	stmib	r6!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   180a4:			; <UNDEFINED> instruction: 0xf47f2800
   180a8:	movwcs	sl, #3941	; 0xf65
   180ac:	adccc	pc, r0, r7, lsl #17
   180b0:			; <UNDEFINED> instruction: 0xf10869bb
   180b4:	strtmi	r0, [r5], #-2049	; 0xfffff7ff
   180b8:	adcpl	pc, r4, r7, asr #17
   180bc:	orrle	r4, pc, r3, asr #10
   180c0:	ldmdavs	sl!, {r0, r1, r3, r4, r5, r6, r7, r9, sl, fp, sp, lr}
   180c4:	ldmvs	r8!, {r0, r1, r4, sp, lr}
   180c8:	stc2l	0, cr15, [r2], #-8
   180cc:	str	r2, [pc, r1]!
   180d0:			; <UNDEFINED> instruction: 0xf7ea69f8
   180d4:	stmdacs	r0, {r1, r3, r4, r5, r7, r8, fp, sp, lr, pc}
   180d8:	tsthi	r6, r0	; <UNPREDICTABLE>
   180dc:	addsvs	pc, r4, r7, lsl #17
   180e0:	b	1356090 <rpl_re_syntax_options@@Base+0x13249e8>
   180e4:	strtmi	r4, [r8], -r1, lsl #12
   180e8:	ldc2l	7, cr15, [lr, #980]	; 0x3d4
   180ec:			; <UNDEFINED> instruction: 0x462969fb
   180f0:	ldmdbvs	r8!, {r1, r9, sl, lr}^
   180f4:	blx	6d60d6 <rpl_re_syntax_options@@Base+0x6a4a2e>
   180f8:			; <UNDEFINED> instruction: 0xf8c71c42
   180fc:			; <UNDEFINED> instruction: 0xf00000a8
   18100:	stcne	0, cr8, [r3], {157}	; 0x9d
   18104:	sbcshi	pc, r5, r0
   18108:	ldrsbtmi	pc, [r0], r7	; <UNPREDICTABLE>
   1810c:			; <UNDEFINED> instruction: 0xf8d7b960
   18110:			; <UNDEFINED> instruction: 0xf8c750a4
   18114:	stmdavc	fp!, {r3, r5, r7, sp, lr}
   18118:			; <UNDEFINED> instruction: 0xf0402b00
   1811c:			; <UNDEFINED> instruction: 0xf8d780ec
   18120:	stccs	0, cr4, [r0], {176}	; 0xb0
   18124:	tsthi	r4, r0, asr #32	; <UNPREDICTABLE>
   18128:			; <UNDEFINED> instruction: 0xf88769f8
   1812c:			; <UNDEFINED> instruction: 0xf7ea60ac
   18130:			; <UNDEFINED> instruction: 0xf887e98c
   18134:	stmdacs	r0, {r5, r7, sp, lr}
   18138:	svcge	0x006bf43f
   1813c:			; <UNDEFINED> instruction: 0xf8872300
   18140:			; <UNDEFINED> instruction: 0xe7663094
   18144:			; <UNDEFINED> instruction: 0xf85368fb
   18148:	bl	fea2c1f0 <rpl_re_syntax_options@@Base+0xfe9fab48>
   1814c:	teqvs	fp, r5, lsl #6
   18150:	rsbsle	r2, r0, r0, lsl #26
   18154:	mlscc	r8, r7, r8, pc	; <UNPREDICTABLE>
   18158:	strdlt	r6, [fp, #-236]!	; 0xffffff14
   1815c:			; <UNDEFINED> instruction: 0x3074f897
   18160:	ldmiblt	fp!, {r2, r3, r4, r5, r7, r8, r9, sl, fp, sp, lr}^
   18164:	svcvs	0x003b6efc
   18168:			; <UNDEFINED> instruction: 0xf04f3d01
   1816c:			; <UNDEFINED> instruction: 0xf8870200
   18170:	ldrmi	r2, [ip], #-104	; 0xffffff98
   18174:	ldrshle	r6, [ip], #-108	; 0xffffff94
   18178:			; <UNDEFINED> instruction: 0x305cf897
   1817c:	bmi	1c06950 <rpl_re_syntax_options@@Base+0x1bd52a8>
   18180:			; <UNDEFINED> instruction: 0xf85a7823
   18184:			; <UNDEFINED> instruction: 0xf0031002
   18188:	ldmdbeq	fp, {r0, r1, r2, r3, r4, r9}^
   1818c:	eorcc	pc, r3, r1, asr r8	; <UNPREDICTABLE>
   18190:			; <UNDEFINED> instruction: 0x07d840d3
   18194:	ldrvs	sp, [lr, -sl, lsl #10]!
   18198:			; <UNDEFINED> instruction: 0xf8877824
   1819c:			; <UNDEFINED> instruction: 0xf8876074
   181a0:	ldrvs	r6, [ip, r8, rrx]!
   181a4:	bicsle	r2, sp, r0, lsl #24
   181a8:	bl	1456158 <rpl_re_syntax_options@@Base+0x1424ab0>
   181ac:			; <UNDEFINED> instruction: 0xf7ea4658
   181b0:	stmdacs	r0, {r2, r3, r6, r8, fp, sp, lr, pc}
   181b4:	adchi	pc, r8, r0
   181b8:	subsvs	pc, ip, r7, lsl #17
   181bc:	ldmib	lr, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   181c0:	strtmi	r4, [r0], -r1, lsl #12
   181c4:	ldc2l	7, cr15, [r0, #-980]!	; 0xfffffc2c
   181c8:	ldrbmi	r4, [fp], -r1, lsr #12
   181cc:			; <UNDEFINED> instruction: 0xf1074602
   181d0:			; <UNDEFINED> instruction: 0xf7f60078
   181d4:	mcrrne	10, 10, pc, r1, cr11	; <UNPREDICTABLE>
   181d8:	andsle	r6, ip, r8, lsr r7
   181dc:	andsle	r1, pc, r2, lsl #25
   181e0:	stmdblt	r8, {r2, r3, r4, r5, r7, r8, r9, sl, fp, sp, lr}^
   181e4:			; <UNDEFINED> instruction: 0x673e6efc
   181e8:	blcs	3627c <rpl_re_syntax_options@@Base+0x4bd4>
   181ec:	addhi	pc, r3, r0, asr #32
   181f0:	stccs	15, cr6, [r0], {188}	; 0xbc
   181f4:	addshi	pc, r3, r0, asr #32
   181f8:			; <UNDEFINED> instruction: 0xf8874658
   181fc:			; <UNDEFINED> instruction: 0xf7ea6074
   18200:			; <UNDEFINED> instruction: 0xf887e924
   18204:	stmdacs	r0, {r3, r5, r6, sp, lr}
   18208:	movwcs	sp, #204	; 0xcc
   1820c:	subscc	pc, ip, r7, lsl #17
   18210:			; <UNDEFINED> instruction: 0xd1a72c00
   18214:	movwcs	lr, #1992	; 0x7c8
   18218:			; <UNDEFINED> instruction: 0xf887673e
   1821c:			; <UNDEFINED> instruction: 0xe7a13074
   18220:			; <UNDEFINED> instruction: 0x46206efc
   18224:	b	e561d4 <rpl_re_syntax_options@@Base+0xe24b2c>
   18228:			; <UNDEFINED> instruction: 0xf8872300
   1822c:			; <UNDEFINED> instruction: 0x67383074
   18230:			; <UNDEFINED> instruction: 0xf8d7e799
   18234:			; <UNDEFINED> instruction: 0xf8978010
   18238:	str	r3, [r8], r0, lsr #1
   1823c:			; <UNDEFINED> instruction: 0xf8c72300
   18240:			; <UNDEFINED> instruction: 0xf88760a8
   18244:			; <UNDEFINED> instruction: 0xf88760a0
   18248:	str	r3, [sl], ip, lsr #1
   1824c:			; <UNDEFINED> instruction: 0xf7ea4658
   18250:	stmdacs	r0, {r2, r3, r4, r5, r6, r7, fp, sp, lr, pc}
   18254:			; <UNDEFINED> instruction: 0xf887d058
   18258:			; <UNDEFINED> instruction: 0xf7ea605c
   1825c:			; <UNDEFINED> instruction: 0x4601e990
   18260:			; <UNDEFINED> instruction: 0xf7f54620
   18264:	ldrbmi	pc, [fp], -r1, lsr #26	; <UNPREDICTABLE>
   18268:	strmi	r4, [r2], -r1, lsr #12
   1826c:	rsbseq	pc, r8, r7, lsl #2
   18270:	blx	1756250 <rpl_re_syntax_options@@Base+0x1724ba8>
   18274:	ldrvs	r1, [r8, -r5, asr #24]!
   18278:	stcne	0, cr13, [r4], {46}	; 0x2e
   1827c:	svcvs	0x00bcd032
   18280:			; <UNDEFINED> instruction: 0x6efcb930
   18284:	stmdavc	r3!, {r1, r2, r3, r4, r5, r8, r9, sl, sp, lr}
   18288:	svcvs	0x00bcbbab
   1828c:	cmple	pc, r0, lsl #24
   18290:			; <UNDEFINED> instruction: 0xf8874658
   18294:			; <UNDEFINED> instruction: 0xf7ea6074
   18298:			; <UNDEFINED> instruction: 0xf887e8d8
   1829c:	stmdacs	r0, {r3, r5, r6, sp, lr}
   182a0:	mcrge	4, 4, pc, cr11, cr15, {1}	; <UNPREDICTABLE>
   182a4:			; <UNDEFINED> instruction: 0xf8872300
   182a8:	pkhtb	r3, r6, ip, asr #32
   182ac:	eorlt	pc, fp, r9, asr #16
   182b0:			; <UNDEFINED> instruction: 0xf8d7e620
   182b4:			; <UNDEFINED> instruction: 0xf7ea00a4
   182b8:	movwcs	lr, #2544	; 0x9f0
   182bc:	adcvs	pc, r0, r7, lsl #17
   182c0:	adccc	pc, ip, r7, lsl #17
   182c4:	adceq	pc, r8, r7, asr #17
   182c8:			; <UNDEFINED> instruction: 0xf897e64b
   182cc:	svcvs	0x00bc3074
   182d0:			; <UNDEFINED> instruction: 0xf43f2b00
   182d4:			; <UNDEFINED> instruction: 0xe670ae75
   182d8:	ldrvs	r2, [lr, -r0, lsl #6]!
   182dc:	rsbscc	pc, r4, r7, lsl #17
   182e0:			; <UNDEFINED> instruction: 0xe66e6efc
   182e4:			; <UNDEFINED> instruction: 0x46206efc
   182e8:	ldmib	r6, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   182ec:			; <UNDEFINED> instruction: 0xf8872300
   182f0:			; <UNDEFINED> instruction: 0x67383074
   182f4:	blmi	4d1c90 <rpl_re_syntax_options@@Base+0x4a05e8>
   182f8:	ldmdbmi	r2, {r1, r4, r5, r7, r9, sp}
   182fc:	ldrbtmi	r4, [fp], #-2066	; 0xfffff7ee
   18300:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   18304:	b	feed62b4 <rpl_re_syntax_options@@Base+0xfeea4c0c>
   18308:	addscs	r4, r6, #16, 22	; 0x4000
   1830c:	ldmdami	r1, {r4, r8, fp, lr}
   18310:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   18314:			; <UNDEFINED> instruction: 0xf7ea4478
   18318:			; <UNDEFINED> instruction: 0xf7eaeab2
   1831c:	blmi	3d261c <rpl_re_syntax_options@@Base+0x3a0f74>
   18320:	stmdbmi	lr, {r0, r1, r4, r5, r7, r9, sp}
   18324:	ldrbtmi	r4, [fp], #-2062	; 0xfffff7f2
   18328:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1832c:	b	fe9d62dc <rpl_re_syntax_options@@Base+0xfe9a4c34>
   18330:	stc2l	7, cr15, [r0], #1020	; 0x3fc
   18334:	andeq	r7, r1, r2
   18338:	andeq	r0, r0, r0, lsl #4
   1833c:	strdeq	r0, [r0], -r8
   18340:	andeq	r5, r0, lr, lsr #15
   18344:	andeq	r4, r0, r8, ror lr
   18348:	muleq	r0, sl, lr
   1834c:	muleq	r0, ip, r7
   18350:	andeq	r4, r0, r6, ror #28
   18354:	andeq	r4, r0, r0, ror lr
   18358:	andeq	r5, r0, r6, lsl #15
   1835c:	andeq	r4, r0, r0, asr lr
   18360:	andeq	r4, r0, sl, lsl #29
   18364:	svcmi	0x00f0e92d
   18368:			; <UNDEFINED> instruction: 0xf8dfb0d3
   1836c:	pkhbtmi	r4, sl, r4, lsl #17
   18370:	ldmcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   18374:	andls	r4, r5, ip, ror r4
   18378:	movwls	r5, #26851	; 0x68e3
   1837c:	cmpls	r1, #1769472	; 0x1b0000
   18380:	ldm	ip!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   18384:	ldmdale	r3, {r0, fp, sp}^
   18388:	mulhi	r0, sl, r8
   1838c:	svceq	0x0000f1b8
   18390:	blls	18c55c <rpl_re_syntax_options@@Base+0x15aeb4>
   18394:			; <UNDEFINED> instruction: 0xf10a781e
   18398:	movwls	r0, #13057	; 0x3301
   1839c:			; <UNDEFINED> instruction: 0xf0002e00
   183a0:	blge	2b8c60 <rpl_re_syntax_options@@Base+0x2875b8>
   183a4:	blls	17cfbc <rpl_re_syntax_options@@Base+0x14b914>
   183a8:			; <UNDEFINED> instruction: 0xf04f2500
   183ac:	strbmi	r0, [r1], r1, lsl #22
   183b0:	ssatmi	r4, #15, r8, asr #12
   183b4:			; <UNDEFINED> instruction: 0x46d3461f
   183b8:	strls	r4, [r2, #-1688]	; 0xfffff968
   183bc:	strls	r3, [r1, -r1, lsl #10]
   183c0:	bl	169a8c <rpl_re_syntax_options@@Base+0x1383e4>
   183c4:			; <UNDEFINED> instruction: 0xf10e0708
   183c8:	ldrtmi	r0, [ip], r1, lsl #8
   183cc:			; <UNDEFINED> instruction: 0xf818d060
   183d0:	cdpcs	0, 0, cr6, cr0, cr5, {0}
   183d4:	andshi	pc, r3, #0
   183d8:	svclt	0x00942d09
   183dc:			; <UNDEFINED> instruction: 0xf0002300
   183e0:	tstlt	fp, #67108864	; 0x4000000
   183e4:	addeq	lr, r5, #5120	; 0x1400
   183e8:	movtle	r4, #58004	; 0xe294
   183ec:			; <UNDEFINED> instruction: 0xf1bb9301
   183f0:	andle	r0, ip, r0, lsl #30
   183f4:	ldrbmi	r9, [r8], -r2, lsl #22
   183f8:			; <UNDEFINED> instruction: 0xf7ea1ae1
   183fc:	blls	92ad4 <rpl_re_syntax_options@@Base+0x6142c>
   18400:			; <UNDEFINED> instruction: 0xf89b4483
   18404:	bcs	2040c <quoting_style_vals@@Base+0x2948>
   18408:	sbcshi	pc, r1, #64	; 0x40
   1840c:	ldrbmi	r9, [r0], -r2, lsl #8
   18410:	stmdb	r2, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   18414:	ldrbmi	r9, [r1], -r4, lsl #22
   18418:	ldrtmi	r4, [r8], -r2, lsl #12
   1841c:	blx	ff9d6422 <rpl_re_syntax_options@@Base+0xff9a4d7a>
   18420:			; <UNDEFINED> instruction: 0xf0402800
   18424:			; <UNDEFINED> instruction: 0xf81883d5
   18428:	strmi	r6, [r3], r5
   1842c:	strb	r4, [r5, r6, lsr #13]
   18430:			; <UNDEFINED> instruction: 0x17d4f8df
   18434:			; <UNDEFINED> instruction: 0xf89aaf0b
   18438:	stcge	0, cr0, [ip, #-0]
   1843c:	strls	r2, [r2, -r0, lsl #4]
   18440:			; <UNDEFINED> instruction: 0xf000733a
   18444:			; <UNDEFINED> instruction: 0xf8c7061f
   18448:	stmdbeq	r3, {r4, sp, pc}^
   1844c:	stmib	r5, {r1, r3, r4, r5, ip, sp, lr}^
   18450:			; <UNDEFINED> instruction: 0xf8542200
   18454:			; <UNDEFINED> instruction: 0xf85bb001
   18458:	rscsmi	r3, r3, r3, lsr #32
   1845c:	streq	pc, [r1], #-19	; 0xffffffed
   18460:	teqhi	r6, #0	; <UNPREDICTABLE>
   18464:	mvnsvs	r2, r1, lsl #6
   18468:			; <UNDEFINED> instruction: 0x763b9310
   1846c:	eorscc	pc, r8, sp, lsl #17
   18470:	ldmibvs	fp, {r1, r8, r9, fp, ip, pc}^
   18474:	stmdals	r5, {r0, r1, r3, r4, r5, r6, r8, r9, fp, ip, sp, pc}
   18478:	bls	147f098 <rpl_re_syntax_options@@Base+0x144d9f0>
   1847c:	addsmi	r6, sl, #1769472	; 0x1b0000
   18480:			; <UNDEFINED> instruction: 0x83bbf040
   18484:	pop	{r0, r1, r4, r6, ip, sp, pc}
   18488:	ssub8mi	r8, r8, r0
   1848c:	ldr	r4, [r5, r6, lsr #13]
   18490:	mulcc	r1, sl, r8
   18494:			; <UNDEFINED> instruction: 0xf818b1cb
   18498:	cdpcs	0, 0, cr6, cr0, cr5, {0}
   1849c:			; <UNDEFINED> instruction: 0x81aff000
   184a0:			; <UNDEFINED> instruction: 0xf10e42b3
   184a4:	orrsle	r0, r7, r2, lsl #8
   184a8:	movwcc	r9, #6915	; 0x1b03
   184ac:			; <UNDEFINED> instruction: 0xf81ce00a
   184b0:	stmdbcs	r0, {r0, r8, r9, sl, fp, ip}
   184b4:			; <UNDEFINED> instruction: 0x81a3f000
   184b8:	addmi	r3, sl, #67108864	; 0x4000000
   184bc:	streq	lr, [sl], #-2979	; 0xfffff45d
   184c0:	orrle	r4, r9, r4, ror r4
   184c4:	bcs	36534 <rpl_re_syntax_options@@Base+0x4e8c>
   184c8:	stmdals	r1, {r0, r4, r5, r6, r7, r8, ip, lr, pc}
   184cc:	blls	d2424 <rpl_re_syntax_options@@Base+0xa0d7c>
   184d0:			; <UNDEFINED> instruction: 0x761c615e
   184d4:	movwcs	r7, #798	; 0x31e
   184d8:	movwls	r9, #38917	; 0x9805
   184dc:			; <UNDEFINED> instruction: 0x461f461d
   184e0:	rsbsge	pc, r4, sp, asr #17
   184e4:	rsbcc	pc, r4, sp, lsl #17
   184e8:	tstls	sl, #106496	; 0x1a000
   184ec:			; <UNDEFINED> instruction: 0xf88da928
   184f0:	strcs	r3, [r1], #-112	; 0xffffff90
   184f4:	addscc	pc, ip, sp, lsl #17
   184f8:			; <UNDEFINED> instruction: 0x93284606
   184fc:	adccc	pc, r8, sp, lsl #17
   18500:			; <UNDEFINED> instruction: 0x9329931b
   18504:	eorge	pc, r0, sp, asr #17
   18508:			; <UNDEFINED> instruction: 0xf89d469a
   1850c:	andls	r3, r4, #156	; 0x9c
   18510:	strls	r9, [r3], #-263	; 0xfffffef9
   18514:	blcs	3c5c8 <rpl_re_syntax_options@@Base+0xaf20>
   18518:	tsthi	r1, r0, asr #32	; <UNPREDICTABLE>
   1851c:			; <UNDEFINED> instruction: 0xf0037833
   18520:	ldmdbeq	fp, {r0, r1, r2, r3, r4, r9}^
   18524:	eorcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   18528:			; <UNDEFINED> instruction: 0x07db40d3
   1852c:			; <UNDEFINED> instruction: 0x81b3f140
   18530:			; <UNDEFINED> instruction: 0x932c2301
   18534:			; <UNDEFINED> instruction: 0xf88d7836
   18538:			; <UNDEFINED> instruction: 0xf88d40b4
   1853c:	strtls	r4, [lr], -r8, lsr #1
   18540:			; <UNDEFINED> instruction: 0xf0002e00
   18544:	blls	f8abc <rpl_re_syntax_options@@Base+0xc7414>
   18548:	svceq	0x0009f1ba
   1854c:	movwcs	fp, #3988	; 0xf94
   18550:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
   18554:			; <UNDEFINED> instruction: 0xf0002b00
   18558:	bl	2b8bd0 <rpl_re_syntax_options@@Base+0x287528>
   1855c:	addsmi	r0, r5, #-1610612728	; 0xa0000008
   18560:	movwls	fp, #16188	; 0x3f3c
   18564:			; <UNDEFINED> instruction: 0xf0803501
   18568:	stmdbls	r2, {r0, r2, r4, r5, r7, r8, pc}
   1856c:	blcs	37da0 <rpl_re_syntax_options@@Base+0x66f8>
   18570:	msrhi	SPSR_xc, r0
   18574:	stmibvs	fp, {r1, r2, r3, r5, r9, fp, ip, pc}^
   18578:			; <UNDEFINED> instruction: 0xf040429a
   1857c:			; <UNDEFINED> instruction: 0xf10d80d3
   18580:			; <UNDEFINED> instruction: 0xf10d0e9c
   18584:			; <UNDEFINED> instruction: 0xf50d0cd4
   18588:	ldm	lr!, {r3, r7, r8, fp, ip, sp, lr}
   1858c:	stmia	ip!, {r0, r1, r2, r3}
   18590:	ldm	lr!, {r0, r1, r2, r3}
   18594:			; <UNDEFINED> instruction: 0xf88d000f
   18598:	stmia	ip!, {r5, r6, r7, ip, sp, lr}
   1859c:	ldm	lr!, {r0, r1, r2, r3}
   185a0:	cdpls	0, 3, cr0, cr9, cr15, {0}
   185a4:	andeq	lr, pc, ip, lsr #17
   185a8:	muleq	r3, lr, r8
   185ac:	stm	ip, {r1, r3, r4, r5, r8, r9, fp, ip, pc}
   185b0:	ldrmi	r0, [lr], #-3
   185b4:	blls	23dea0 <rpl_re_syntax_options@@Base+0x20c7f8>
   185b8:			; <UNDEFINED> instruction: 0xf88d9744
   185bc:	ldmdavc	sl, {r3, r4, r8, ip, sp, lr}
   185c0:			; <UNDEFINED> instruction: 0xf0029347
   185c4:			; <UNDEFINED> instruction: 0xf88d081f
   185c8:	ldmdbeq	r3, {r2, r3, r8, ip, sp, lr}^
   185cc:	andvc	pc, r4, r9, asr #17
   185d0:	eorcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   185d4:			; <UNDEFINED> instruction: 0xf808fa23
   185d8:	stmdaeq	r1, {r3, r4, ip, sp, lr, pc}
   185dc:	subhi	pc, r3, #0
   185e0:	movwcs	r4, #5654	; 0x1616
   185e4:	movtls	r9, #33354	; 0x824a
   185e8:	smlawbmi	r4, sp, r8, pc	; <UNPREDICTABLE>
   185ec:	tstmi	r8, sp, lsl #17	; <UNPREDICTABLE>
   185f0:			; <UNDEFINED> instruction: 0xf0002e00
   185f4:	cdpls	2, 4, cr8, cr7, cr11, {3}
   185f8:	bge	12bf320 <rpl_re_syntax_options@@Base+0x128dc78>
   185fc:	andls	r3, r1, #4194304	; 0x400000
   18600:			; <UNDEFINED> instruction: 0xf89d441e
   18604:			; <UNDEFINED> instruction: 0xf88d310c
   18608:			; <UNDEFINED> instruction: 0x96477118
   1860c:	cmple	r1, r0, lsl #22
   18610:			; <UNDEFINED> instruction: 0xf0037833
   18614:	ldmdbeq	fp, {r0, r1, r2, r3, r4, r9}^
   18618:	eorcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   1861c:			; <UNDEFINED> instruction: 0x07da40d3
   18620:	tsthi	r1, r0, asr #2	; <UNPREDICTABLE>
   18624:	movtls	r2, #33537	; 0x8301
   18628:			; <UNDEFINED> instruction: 0xf88d7836
   1862c:			; <UNDEFINED> instruction: 0xf88d4124
   18630:			; <UNDEFINED> instruction: 0x964a4118
   18634:	rsble	r2, r9, r0, lsl #28
   18638:	smlalcc	pc, r0, sp, r8	; <UNPREDICTABLE>
   1863c:			; <UNDEFINED> instruction: 0xf0402b00
   18640:			; <UNDEFINED> instruction: 0xf89d80e0
   18644:			; <UNDEFINED> instruction: 0xf10d30d4
   18648:	mrcls	8, 1, r0, cr9, cr8, {6}
   1864c:			; <UNDEFINED> instruction: 0xf0402b00
   18650:	ldmdavc	r3!, {r0, r1, r3, r5, r7, pc}
   18654:	andseq	pc, pc, #3
   18658:			; <UNDEFINED> instruction: 0xf85b095b
   1865c:	sbcsmi	r3, r3, r3, lsr #32
   18660:			; <UNDEFINED> instruction: 0xf14007d9
   18664:	movwcs	r8, #4247	; 0x1097
   18668:	ldmdavc	r6!, {r1, r3, r4, r5, r8, r9, ip, pc}
   1866c:	rscmi	pc, ip, sp, lsl #17
   18670:	rscmi	pc, r0, sp, lsl #17
   18674:	mcrcs	6, 0, r9, cr0, cr12, {1}
   18678:	sbchi	pc, r1, r0
   1867c:	msrcc	CPSR_s, sp	; <illegal shifter operand>
   18680:	suble	r2, fp, r0, lsl #22
   18684:	blne	fe03e7b4 <rpl_re_syntax_options@@Base+0xfe00d10c>
   18688:	andcs	fp, r1, r8, lsl pc
   1868c:	stmdacs	r0, {r1, r3, r5, r6, sl, fp, ip}
   18690:	blls	e8cbb8 <rpl_re_syntax_options@@Base+0xe5b510>
   18694:	bls	ea9ef0 <rpl_re_syntax_options@@Base+0xe78848>
   18698:	ldrmi	r9, [r3], #-3655	; 0xfffff1b9
   1869c:			; <UNDEFINED> instruction: 0xf89d9339
   186a0:	bls	1224ad8 <rpl_re_syntax_options@@Base+0x11f3430>
   186a4:	rsceq	pc, r0, sp, lsl #17
   186a8:			; <UNDEFINED> instruction: 0xf88d4416
   186ac:			; <UNDEFINED> instruction: 0x96470118
   186b0:	adcle	r2, sp, r0, lsl #22
   186b4:	svc	0x0062f7e9
   186b8:	ldrtmi	r4, [r0], -r1, lsl #12
   186bc:	blx	ffd56698 <rpl_re_syntax_options@@Base+0xffd24ff0>
   186c0:	ldrtmi	r4, [r1], -fp, asr #12
   186c4:	stmdals	r1, {r1, r9, sl, lr}
   186c8:			; <UNDEFINED> instruction: 0xf830f7f6
   186cc:	subls	r1, r8, r3, asr #24
   186d0:	sbchi	pc, r6, r0
   186d4:			; <UNDEFINED> instruction: 0xf0001c86
   186d8:	cdpls	0, 4, cr8, cr10, cr10, {6}
   186dc:	blls	1206c24 <rpl_re_syntax_options@@Base+0x11d557c>
   186e0:	subls	r2, r8, #268435456	; 0x10000000
   186e4:	blcs	36758 <rpl_re_syntax_options@@Base+0x50b0>
   186e8:	rsbshi	pc, lr, #64	; 0x40
   186ec:	cdpcs	14, 0, cr9, cr0, cr10, {2}
   186f0:	andshi	pc, r2, #64	; 0x40
   186f4:			; <UNDEFINED> instruction: 0xf88d4648
   186f8:			; <UNDEFINED> instruction: 0xf7e94124
   186fc:	smlatblt	r8, r6, lr, lr
   18700:	smlabbvc	ip, sp, r8, pc	; <UNPREDICTABLE>
   18704:	tstmi	r8, sp, lsl #17	; <UNPREDICTABLE>
   18708:	orrsle	r2, r5, r0, lsl #28
   1870c:	ldrt	r9, [r3], fp, lsr #16
   18710:			; <UNDEFINED> instruction: 0xf88d2301
   18714:	teqls	sl, #236	; 0xec
   18718:	rscmi	pc, r0, sp, lsl #17
   1871c:	blls	123f00c <rpl_re_syntax_options@@Base+0x120d964>
   18720:			; <UNDEFINED> instruction: 0xd078429a
   18724:			; <UNDEFINED> instruction: 0x632be9dd
   18728:			; <UNDEFINED> instruction: 0xf89d441e
   1872c:			; <UNDEFINED> instruction: 0xf88d309c
   18730:			; <UNDEFINED> instruction: 0xf10a70a8
   18734:	strtls	r0, [fp], -r1, lsl #20
   18738:			; <UNDEFINED> instruction: 0xf43f2b00
   1873c:			; <UNDEFINED> instruction: 0xf7e9aeef
   18740:			; <UNDEFINED> instruction: 0x4601ef1e
   18744:			; <UNDEFINED> instruction: 0xf7f54630
   18748:	ldrtmi	pc, [r1], -pc, lsr #21	; <UNPREDICTABLE>
   1874c:	strmi	r9, [r2], -r7, lsl #22
   18750:			; <UNDEFINED> instruction: 0xf7f5a82e
   18754:	mcrrne	15, 14, pc, r6, cr11	; <UNPREDICTABLE>
   18758:			; <UNDEFINED> instruction: 0xf000902c
   1875c:	stcne	0, cr8, [r1], {165}	; 0xa5
   18760:	cmnhi	r8, r0	; <UNPREDICTABLE>
   18764:	ldmdblt	r0, {r1, r2, r3, r5, r9, sl, fp, ip, pc}^
   18768:	movwcs	r9, #7723	; 0x1e2b
   1876c:	ldmdavc	r3!, {r2, r3, r5, r8, r9, ip, pc}
   18770:			; <UNDEFINED> instruction: 0xf0402b00
   18774:	mcrls	2, 1, r8, cr14, cr9, {1}
   18778:			; <UNDEFINED> instruction: 0xf0402e00
   1877c:	stmdals	r7, {r0, r2, r3, r6, r7, r8, pc}
   18780:	adcsmi	pc, r4, sp, lsl #17
   18784:	cdp	7, 6, cr15, cr0, cr9, {7}
   18788:			; <UNDEFINED> instruction: 0xf88db108
   1878c:			; <UNDEFINED> instruction: 0xf88d709c
   18790:	ldrb	r4, [r5], r8, lsr #1
   18794:	ldmeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}^
   18798:			; <UNDEFINED> instruction: 0xf7e94640
   1879c:	stmdacs	r0, {r1, r2, r4, r6, r9, sl, fp, sp, lr, pc}
   187a0:	andshi	pc, r9, #0
   187a4:	sbcsmi	pc, r4, sp, lsl #17
   187a8:	cdp	7, 14, cr15, cr8, cr9, {7}
   187ac:	ldrtmi	r4, [r0], -r1, lsl #12
   187b0:	blx	1ed678c <rpl_re_syntax_options@@Base+0x1ea50e4>
   187b4:	ldrtmi	r4, [r1], -r3, asr #12
   187b8:	ldmdage	ip!, {r1, r9, sl, lr}
   187bc:			; <UNDEFINED> instruction: 0xffb6f7f5
   187c0:	eorsls	r1, sl, r2, asr #24
   187c4:	stcne	0, cr13, [r3], {164}	; 0xa4
   187c8:	mrcls	0, 1, sp, cr12, cr10, {2}
   187cc:	blls	e86d14 <rpl_re_syntax_options@@Base+0xe5566c>
   187d0:	eorsls	r2, sl, #268435456	; 0x10000000
   187d4:	blcs	36848 <rpl_re_syntax_options@@Base+0x51a0>
   187d8:	andhi	pc, r6, #64	; 0x40
   187dc:	mcrcs	14, 0, r9, cr0, cr12, {1}
   187e0:	orrshi	pc, sl, r0, asr #32
   187e4:			; <UNDEFINED> instruction: 0xf88d4640
   187e8:			; <UNDEFINED> instruction: 0xf7e940ec
   187ec:	tstlt	r8, lr, lsr #28
   187f0:	sbcsvc	pc, r4, sp, lsl #17
   187f4:	rscmi	pc, r0, sp, lsl #17
   187f8:			; <UNDEFINED> instruction: 0xf47f2e00
   187fc:	andcs	sl, r0, pc, lsr pc
   18800:			; <UNDEFINED> instruction: 0xf89de63a
   18804:	cdpls	0, 3, cr3, cr12, cr12, {7}
   18808:			; <UNDEFINED> instruction: 0xf47f2b00
   1880c:	bls	ec44e4 <rpl_re_syntax_options@@Base+0xe92e3c>
   18810:	addsmi	r9, sl, #72, 22	; 0x12000
   18814:	stmdbls	r7, {r1, r2, r7, r8, ip, lr, pc}^
   18818:			; <UNDEFINED> instruction: 0xf7e99839
   1881c:	andcc	lr, r0, sl, lsr #28
   18820:	andcs	fp, r1, r8, lsl pc
   18824:			; <UNDEFINED> instruction: 0x4648e732
   18828:	cdp	7, 0, cr15, cr14, cr9, {7}
   1882c:			; <UNDEFINED> instruction: 0xf0002800
   18830:			; <UNDEFINED> instruction: 0xf88d81d2
   18834:	ldr	r4, [sp, -ip, lsl #2]!
   18838:	bls	a5c44 <rpl_re_syntax_options@@Base+0x7459c>
   1883c:	vmulls.f64	d9, d11, d28
   18840:	addsmi	r6, r3, #1343488	; 0x148000
   18844:	svcge	0x0070f47f
   18848:	movwls	r4, #5658	; 0x161a
   1884c:	ldrtmi	r9, [r0], -r2, lsl #22
   18850:			; <UNDEFINED> instruction: 0xf7e96919
   18854:	blls	94094 <rpl_re_syntax_options@@Base+0x629ec>
   18858:			; <UNDEFINED> instruction: 0xf47f2800
   1885c:	str	sl, [lr], r5, ror #30
   18860:			; <UNDEFINED> instruction: 0xf88d2301
   18864:	movtls	r7, #33060	; 0x8124
   18868:	tstmi	r8, sp, lsl #17	; <UNPREDICTABLE>
   1886c:	stmdals	r7, {r2, r5, r6, r7, r9, sl, sp, lr, pc}^
   18870:	svc	0x0012f7e9
   18874:	smlawbvc	r4, sp, r8, pc	; <UNPREDICTABLE>
   18878:	tstmi	r8, sp, lsl #17	; <UNPREDICTABLE>
   1887c:	ldrb	r9, [fp], r8, asr #32
   18880:			; <UNDEFINED> instruction: 0xf7e99839
   18884:			; <UNDEFINED> instruction: 0xf88def0a
   18888:			; <UNDEFINED> instruction: 0xf88d70ec
   1888c:	eorsls	r4, sl, r0, ror #1
   18890:	strcc	lr, [r1, #-1860]	; 0xfffff8bc
   18894:	stmdals	r7, {r0, r3, r5, r6, r9, sl, sp, lr, pc}
   18898:	ldcl	7, cr15, [r6, #932]	; 0x3a4
   1889c:			; <UNDEFINED> instruction: 0xf0002800
   188a0:			; <UNDEFINED> instruction: 0xf88d819a
   188a4:			; <UNDEFINED> instruction: 0xe74a409c
   188a8:			; <UNDEFINED> instruction: 0xf88d2301
   188ac:			; <UNDEFINED> instruction: 0x932c70b4
   188b0:	adcmi	pc, r8, sp, lsl #17
   188b4:			; <UNDEFINED> instruction: 0xf1ba9b03
   188b8:	svclt	0x00940f09
   188bc:			; <UNDEFINED> instruction: 0xf0032300
   188c0:	blcs	194cc <sigaltstack@plt+0x16c44>
   188c4:	bl	2ccbac <rpl_re_syntax_options@@Base+0x29b504>
   188c8:	addsmi	r0, r5, #-1610612728	; 0xa0000008
   188cc:	movwls	fp, #16188	; 0x3f3c
   188d0:			; <UNDEFINED> instruction: 0xd3b23501
   188d4:			; <UNDEFINED> instruction: 0xf89d9a09
   188d8:	bl	fed64aa0 <rpl_re_syntax_options@@Base+0xfed333f8>
   188dc:			; <UNDEFINED> instruction: 0xf0000802
   188e0:	mnflsez	f0, #5.0
   188e4:			; <UNDEFINED> instruction: 0xf89db183
   188e8:	mcrls	0, 1, r3, cr0, cr12, {3}
   188ec:	mcrcs	1, 0, fp, cr0, cr3, {0}
   188f0:	msrhi	CPSR_sx, r0
   188f4:	blls	7c0170 <rpl_re_syntax_options@@Base+0x78eac8>
   188f8:	stmdaeq	r1, {r3, r4, r5, r7, r8, ip, sp, lr, pc}
   188fc:	rsbsvc	pc, r0, sp, lsl #17
   18900:			; <UNDEFINED> instruction: 0x961d441e
   18904:	ldrhle	r4, [r8], #-97	; 0xffffff9f
   18908:	mlscc	r4, sp, r8, pc	; <UNPREDICTABLE>
   1890c:	ldmdavc	r3!, {r0, r1, r3, r6, r7, r8, fp, ip, sp, pc}
   18910:	andseq	pc, pc, #3
   18914:			; <UNDEFINED> instruction: 0xf85b095b
   18918:	sbcsmi	r3, r3, r3, lsr #32
   1891c:	strle	r0, [r8, #-2010]	; 0xfffff826
   18920:	tstls	lr, #67108864	; 0x4000000
   18924:			; <UNDEFINED> instruction: 0xf88d7836
   18928:			; <UNDEFINED> instruction: 0xf88d407c
   1892c:			; <UNDEFINED> instruction: 0x96204070
   18930:	stmdals	r4, {r0, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   18934:	stc	7, cr15, [r8, #932]	; 0x3a4
   18938:			; <UNDEFINED> instruction: 0xf0002800
   1893c:			; <UNDEFINED> instruction: 0xf88d814c
   18940:			; <UNDEFINED> instruction: 0xf7e94064
   18944:			; <UNDEFINED> instruction: 0x4601ee1c
   18948:			; <UNDEFINED> instruction: 0xf7f54630
   1894c:	blls	157008 <rpl_re_syntax_options@@Base+0x125960>
   18950:			; <UNDEFINED> instruction: 0x46024631
   18954:			; <UNDEFINED> instruction: 0xf7f5a820
   18958:	mcrrne	14, 14, pc, r3, cr9	; <UNPREDICTABLE>
   1895c:	andsle	r9, r9, lr, lsl r0
   18960:	andsle	r1, ip, r6, lsl #25
   18964:	ldmdblt	r0, {r5, r9, sl, fp, ip, pc}^
   18968:	movwcs	r9, #7709	; 0x1e1d
   1896c:	ldmdavc	r3!, {r1, r2, r3, r4, r8, r9, ip, pc}
   18970:			; <UNDEFINED> instruction: 0xf0402b00
   18974:	mcrls	1, 1, r8, cr0, cr9, {1}
   18978:			; <UNDEFINED> instruction: 0xf0402e00
   1897c:	stmdals	r4, {r0, r2, r3, r6, r7, pc}
   18980:	rsbsmi	pc, ip, sp, lsl #17
   18984:	stcl	7, cr15, [r0, #-932]!	; 0xfffffc5c
   18988:			; <UNDEFINED> instruction: 0xf88db108
   1898c:			; <UNDEFINED> instruction: 0xf88d7064
   18990:			; <UNDEFINED> instruction: 0xe7ac4070
   18994:			; <UNDEFINED> instruction: 0xf88d2301
   18998:	tstls	lr, #124	; 0x7c
   1899c:	cdpls	7, 1, cr14, cr13, cr10, {5}
   189a0:			; <UNDEFINED> instruction: 0xf7e94630
   189a4:			; <UNDEFINED> instruction: 0xf88dee7a
   189a8:	andsls	r7, lr, ip, ror r0
   189ac:	ldrmi	lr, [r8], -r3, lsr #15
   189b0:	strtmi	r9, [r6], r2, lsl #8
   189b4:			; <UNDEFINED> instruction: 0xf8dde502
   189b8:			; <UNDEFINED> instruction: 0xf89d9074
   189bc:	ldmiblt	r3, {r2, r5, r6, ip, sp}
   189c0:	mulcc	r0, r9, r8
   189c4:	andseq	pc, pc, #3
   189c8:			; <UNDEFINED> instruction: 0xf85b095b
   189cc:	sbcsmi	r3, r3, r3, lsr #32
   189d0:			; <UNDEFINED> instruction: 0xf10007d9
   189d4:	stmdals	r4, {r0, r2, r3, r6, r7, pc}
   189d8:	ldc	7, cr15, [r6, #-932]!	; 0xfffffc5c
   189dc:			; <UNDEFINED> instruction: 0xf0002800
   189e0:			; <UNDEFINED> instruction: 0xf88d80fa
   189e4:			; <UNDEFINED> instruction: 0xf7e94064
   189e8:	strmi	lr, [r1], -sl, asr #27
   189ec:			; <UNDEFINED> instruction: 0xf7f54648
   189f0:	blls	156f64 <rpl_re_syntax_options@@Base+0x1258bc>
   189f4:	strmi	r4, [r2], -r9, asr #12
   189f8:			; <UNDEFINED> instruction: 0xf7f5a820
   189fc:	mcrrne	14, 9, pc, r2, cr7	; <UNPREDICTABLE>
   18a00:			; <UNDEFINED> instruction: 0xf000901e
   18a04:	stcne	0, cr8, [r3], {212}	; 0xd4
   18a08:	adcshi	pc, lr, r0
   18a0c:	stmdblt	r8, {r5, r9, sl, fp, ip, pc}^
   18a10:	movwcs	r9, #7709	; 0x1e1d
   18a14:	ldmdavc	r3!, {r1, r2, r3, r4, r8, r9, ip, pc}
   18a18:			; <UNDEFINED> instruction: 0xf0402b00
   18a1c:	cdpls	0, 2, cr8, cr0, cr5, {7}
   18a20:	cmnle	r9, r0, lsl #28
   18a24:			; <UNDEFINED> instruction: 0xf88d9804
   18a28:			; <UNDEFINED> instruction: 0xf7e9407c
   18a2c:	tstlt	r8, lr, lsl #26
   18a30:	rsbvc	pc, r4, sp, lsl #17
   18a34:	rsbsmi	pc, r0, sp, lsl #17
   18a38:			; <UNDEFINED> instruction: 0xf0002e00
   18a3c:			; <UNDEFINED> instruction: 0xf89d8086
   18a40:	movwcs	r2, #4276	; 0x10b4
   18a44:	stclne	3, cr9, [fp], #-12
   18a48:	ldrmi	r9, [sp], -r9, lsl #10
   18a4c:			; <UNDEFINED> instruction: 0xf47f2a00
   18a50:	ldrbt	sl, [r2], ip, lsl #27
   18a54:			; <UNDEFINED> instruction: 0xf7e9982b
   18a58:			; <UNDEFINED> instruction: 0xf88dee20
   18a5c:			; <UNDEFINED> instruction: 0xf88d70b4
   18a60:	eorls	r4, ip, r8, lsr #1
   18a64:	strbmi	lr, [r8], -r6, lsr #14
   18a68:	stcl	7, cr15, [lr], #932	; 0x3a4
   18a6c:			; <UNDEFINED> instruction: 0xf0002800
   18a70:			; <UNDEFINED> instruction: 0xf88d80b2
   18a74:			; <UNDEFINED> instruction: 0xf7e9410c
   18a78:	cdpls	13, 0, cr14, cr8, cr2, {4}
   18a7c:	ldrtmi	r4, [r0], -r1, lsl #12
   18a80:			; <UNDEFINED> instruction: 0xf912f7f5
   18a84:			; <UNDEFINED> instruction: 0x464b4631
   18a88:	stmdage	sl, {r1, r9, sl, lr}^
   18a8c:	mcr2	7, 2, pc, cr14, cr5, {7}	; <UNPREDICTABLE>
   18a90:	subls	r1, r8, r6, asr #24
   18a94:	stcne	0, cr13, [r1], {78}	; 0x4e
   18a98:	cdpls	0, 4, cr13, cr10, cr2, {3}
   18a9c:	vmlsls.f16	s23, s14, s16	; <UNPREDICTABLE>
   18aa0:	movtls	r2, #33537	; 0x8301
   18aa4:	blcs	36b78 <rpl_re_syntax_options@@Base+0x54d0>
   18aa8:	addshi	pc, lr, r0, asr #32
   18aac:	cdpcs	14, 0, cr9, cr0, cr10, {2}
   18ab0:			; <UNDEFINED> instruction: 0x4648d132
   18ab4:	smlawbmi	r4, sp, r8, pc	; <UNPREDICTABLE>
   18ab8:	stcl	7, cr15, [r6], {233}	; 0xe9
   18abc:			; <UNDEFINED> instruction: 0xf88db108
   18ac0:			; <UNDEFINED> instruction: 0xf88d710c
   18ac4:	mcrcs	1, 0, r4, cr0, cr8, {0}
   18ac8:	cfldrsge	mvf15, [r5, #508]	; 0x1fc
   18acc:	cdp	7, 11, cr15, cr14, cr9, {7}
   18ad0:			; <UNDEFINED> instruction: 0xf7e94628
   18ad4:	stmdacs	r0, {r1, r3, r4, r5, r7, sl, fp, sp, lr, pc}
   18ad8:	svcls	0x0002d07d
   18adc:	eorsvc	r2, lr, r1, lsl #12
   18ae0:	stcl	7, cr15, [ip, #-932]	; 0xfffffc5c
   18ae4:	ldrbmi	r4, [r0], -r1, lsl #12
   18ae8:			; <UNDEFINED> instruction: 0xf8def7f5
   18aec:			; <UNDEFINED> instruction: 0x462b4651
   18af0:	ldmdage	r2, {r1, r9, sl, lr}
   18af4:	mrc2	7, 0, pc, cr10, cr5, {7}
   18af8:	cmnvs	r8, r1, asr #24
   18afc:	cfstrdge	mvd15, [r7], #252	; 0xfc
   18b00:	suble	r1, ip, r2, lsl #25
   18b04:	bls	c704c <rpl_re_syntax_options@@Base+0x959a4>
   18b08:	cmpvs	r6, r3, lsl r9
   18b0c:	blcs	36b80 <rpl_re_syntax_options@@Base+0x54d8>
   18b10:	blls	cd0c0 <rpl_re_syntax_options@@Base+0x9ba18>
   18b14:	ldrdlt	r6, [fp, -fp]
   18b18:			; <UNDEFINED> instruction: 0xf8ecf7ff
   18b1c:	stcls	6, cr4, [r2, #-160]	; 0xffffff60
   18b20:	strtvc	r2, [ip], -r1, lsl #8
   18b24:	ldc	7, cr15, [r0], {233}	; 0xe9
   18b28:	bls	c58b0 <rpl_re_syntax_options@@Base+0x94208>
   18b2c:	tstvc	r4, #0, 6
   18b30:	ldr	r7, [sp], #19
   18b34:			; <UNDEFINED> instruction: 0xf88d2301
   18b38:	movtls	r8, #33060	; 0x8124
   18b3c:	ldrb	r9, [fp, #-3655]	; 0xfffff1b9
   18b40:			; <UNDEFINED> instruction: 0x3070f89d
   18b44:			; <UNDEFINED> instruction: 0xf43f2b00
   18b48:	mcrge	15, 0, sl, cr10, cr6, {1}
   18b4c:	stmdals	r5, {r3, r8, fp, ip, pc}
   18b50:			; <UNDEFINED> instruction: 0xf7ff4632
   18b54:	ldrdls	pc, [r3], -pc	; <UNPREDICTABLE>
   18b58:			; <UNDEFINED> instruction: 0xf89db9f8
   18b5c:			; <UNDEFINED> instruction: 0xe77220b4
   18b60:	ldrtmi	r9, [r0], -r7, asr #28
   18b64:	ldc	7, cr15, [r8, #932]	; 0x3a4
   18b68:	smlawbhi	r4, sp, r8, pc	; <UNPREDICTABLE>
   18b6c:	strb	r9, [r3, #-72]	; 0xffffffb8
   18b70:	tstls	lr, #67108864	; 0x4000000
   18b74:	mulvs	r0, r9, r8
   18b78:	rsbsmi	pc, ip, sp, lsl #17
   18b7c:	rsbsmi	pc, r0, sp, lsl #17
   18b80:	ldrb	r9, [r9, -r0, lsr #12]
   18b84:	ldrbt	r7, [r3], #-812	; 0xfffffcd4
   18b88:			; <UNDEFINED> instruction: 0xf7e9981d
   18b8c:			; <UNDEFINED> instruction: 0xf88ded86
   18b90:			; <UNDEFINED> instruction: 0xf88d707c
   18b94:	andsls	r4, lr, r0, ror r0
   18b98:	ldmdavs	r0!, {r0, r4, r6, r8, r9, sl, sp, lr, pc}
   18b9c:	cfstrsls	mvf14, [r2, #-432]	; 0xfffffe50
   18ba0:			; <UNDEFINED> instruction: 0xf7e96928
   18ba4:			; <UNDEFINED> instruction: 0x762ced7a
   18ba8:	cmnvs	r8, lr, lsr #6
   18bac:	movwcs	lr, #5267	; 0x1493
   18bb0:	rsbsvc	pc, ip, sp, lsl #17
   18bb4:			; <UNDEFINED> instruction: 0xf88d931e
   18bb8:	smlsldx	r4, r0, r0, r0
   18bbc:			; <UNDEFINED> instruction: 0xf43f2b00
   18bc0:			; <UNDEFINED> instruction: 0xf89daefa
   18bc4:	mcrls	0, 1, r3, cr0, cr12, {3}
   18bc8:			; <UNDEFINED> instruction: 0xf43f2b00
   18bcc:			; <UNDEFINED> instruction: 0xe733af38
   18bd0:	ldmdavs	r8, {r2, r8, r9, fp, ip, pc}
   18bd4:	blmi	391d1c <rpl_re_syntax_options@@Base+0x360674>
   18bd8:	stmdbmi	sp, {r1, r2, r4, r7, r9, sp}
   18bdc:	ldrbtmi	r4, [fp], #-2061	; 0xfffff7f3
   18be0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   18be4:	cdp	7, 4, cr15, cr10, cr9, {7}
   18be8:	adcscs	r4, r2, #11264	; 0x2c00
   18bec:	stmdami	ip, {r0, r1, r3, r8, fp, lr}
   18bf0:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   18bf4:			; <UNDEFINED> instruction: 0xf7e94478
   18bf8:			; <UNDEFINED> instruction: 0xf7e9ee42
   18bfc:	svclt	0x0000ec4e
   18c00:			; <UNDEFINED> instruction: 0x000169b4
   18c04:	andeq	r0, r0, r0, lsl #4
   18c08:	strdeq	r0, [r0], -r8
   18c0c:	andeq	r4, r0, lr, asr #29
   18c10:	muleq	r0, r8, r5
   18c14:	andeq	r4, r0, r2, lsr #11
   18c18:			; <UNDEFINED> instruction: 0x00004ebc
   18c1c:	andeq	r4, r0, r6, lsl #11
   18c20:	andeq	r4, r0, r8, lsr #11
   18c24:	eorscs	fp, r0, #16, 10	; 0x4000000
   18c28:	tstcs	r0, ip, lsl #12
   18c2c:	stcl	7, cr15, [r8, #-932]!	; 0xfffffc5c
   18c30:	andle	r2, r1, sl, lsl #24
   18c34:	ldclt	0, cr6, [r0, #-16]
   18c38:	cdp	7, 0, cr15, cr8, cr9, {7}
   18c3c:	andcs	fp, r5, #112, 10	; 0x1c000000
   18c40:	strmi	r4, [lr], -r5, lsl #12
   18c44:	andcs	r4, r0, r1, lsl #12
   18c48:	ldc	7, cr15, [sl], {233}	; 0xe9
   18c4c:	strmi	r4, [r4], -r5, lsl #5
   18c50:	strtmi	sp, [r0], -r1
   18c54:			; <UNDEFINED> instruction: 0xf7febd70
   18c58:	stmdavc	r3, {r0, r1, r2, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   18c5c:	nopeq	{35}	; 0x23
   18c60:	tstle	r7, r5, asr fp
   18c64:			; <UNDEFINED> instruction: 0xf0237843
   18c68:	blcs	15198f0 <rpl_re_syntax_options@@Base+0x14e8248>
   18c6c:	stmvc	r3, {r4, r5, r8, ip, lr, pc}
   18c70:	nopeq	{35}	; 0x23
   18c74:			; <UNDEFINED> instruction: 0xd12b2b46
   18c78:	blcs	b76f8c <rpl_re_syntax_options@@Base+0xb458e4>
   18c7c:	stmdbvc	r3, {r3, r5, r8, ip, lr, pc}
   18c80:			; <UNDEFINED> instruction: 0xd1252b38
   18c84:	bllt	6f7198 <rpl_re_syntax_options@@Base+0x6c5af0>
   18c88:	blcs	1836d1c <rpl_re_syntax_options@@Base+0x1805674>
   18c8c:	ldcmi	0, cr13, [r8], {41}	; 0x29
   18c90:			; <UNDEFINED> instruction: 0xe7de447c
   18c94:	tstle	fp, r7, asr #22
   18c98:			; <UNDEFINED> instruction: 0xf0237843
   18c9c:	blcs	1099924 <rpl_re_syntax_options@@Base+0x106827c>
   18ca0:	stmvc	r3, {r1, r2, r4, r8, ip, lr, pc}
   18ca4:	tstle	r3, r1, lsr fp
   18ca8:	blcs	e36fbc <rpl_re_syntax_options@@Base+0xe05914>
   18cac:	stmdbvc	r3, {r4, r8, ip, lr, pc}
   18cb0:	tstle	sp, r0, lsr fp
   18cb4:	blcs	cf71c8 <rpl_re_syntax_options@@Base+0xcc5b20>
   18cb8:	stmibvc	r3, {r1, r3, r8, ip, lr, pc}
   18cbc:	tstle	r7, r0, lsr fp
   18cc0:	stmdblt	fp!, {r0, r1, r6, r7, r8, fp, ip, sp, lr}
   18cc4:	blcs	1836d58 <rpl_re_syntax_options@@Base+0x18056b0>
   18cc8:	stcmi	0, cr13, [sl], {14}
   18ccc:			; <UNDEFINED> instruction: 0xe7c0447c
   18cd0:	andle	r2, r3, r9, lsl #28
   18cd4:	ldrbtmi	r4, [ip], #-3080	; 0xfffff3f8
   18cd8:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
   18cdc:	ldrbtmi	r4, [ip], #-3079	; 0xfffff3f9
   18ce0:	stcmi	7, cr14, [r7], {183}	; 0xb7
   18ce4:			; <UNDEFINED> instruction: 0xe7b4447c
   18ce8:	ldrbtmi	r4, [ip], #-3078	; 0xfffff3fa
   18cec:	svclt	0x0000e7b1
   18cf0:	andeq	r4, r0, ip, asr lr
   18cf4:	andeq	r4, r0, r4, lsr #28
   18cf8:	andeq	r4, r0, r6, lsr #28
   18cfc:	andeq	r4, r0, sl, lsl #28
   18d00:	andeq	r4, r0, r4, lsl lr
   18d04:	andeq	r4, r0, sl, lsl #28
   18d08:	svcmi	0x00f0e92d
   18d0c:			; <UNDEFINED> instruction: 0xf8dfb0a3
   18d10:	strmi	r4, [r2], r0, lsr #24
   18d14:	andcc	lr, r6, #3358720	; 0x334000
   18d18:	ldrbtmi	r4, [ip], #-1673	; 0xfffff977
   18d1c:	ldceq	8, cr15, [r4], {223}	; 0xdf
   18d20:	ldrsbthi	pc, [r0], sp	; <UNPREDICTABLE>
   18d24:	blls	baa5b8 <rpl_re_syntax_options@@Base+0xb78f10>
   18d28:	movwls	r5, #59426	; 0xe822
   18d2c:	andsls	r9, r6, #46080	; 0xb400
   18d30:	streq	pc, [r2], #-3
   18d34:	tstls	r4, #48128	; 0xbc00
   18d38:			; <UNDEFINED> instruction: 0xf3c39b2d
   18d3c:	movwls	r0, #37696	; 0x9340
   18d40:	bls	c32d94 <rpl_re_syntax_options@@Base+0xc016ec>
   18d44:	andsls	r9, r3, #-2080374784	; 0x84000000
   18d48:	ldc	7, cr15, [r8], {233}	; 0xe9
   18d4c:			; <UNDEFINED> instruction: 0xf1b89010
   18d50:	vmax.f32	d0, d1, d10
   18d54:	ldm	pc, {r0, r1, r3, r6, pc}^	; <UNPREDICTABLE>
   18d58:	msreq	CPSR_fsxc, r8, lsl r0
   18d5c:	cmneq	r9, #1073741846	; 0x40000016
   18d60:	rscseq	r0, sp, fp, ror #2
   18d64:	teqeq	ip, r7, lsl r1
   18d68:	andeq	r0, fp, sp, asr #2
   18d6c:	andeq	r0, fp, fp
   18d70:	svceq	0x000af1b8
   18d74:			; <UNDEFINED> instruction: 0xf8dfd00d
   18d78:	strbmi	r0, [r1], -r0, asr #23
   18d7c:			; <UNDEFINED> instruction: 0xf7ff4478
   18d80:			; <UNDEFINED> instruction: 0x4641ff5d
   18d84:			; <UNDEFINED> instruction: 0xf8df9014
   18d88:	ldrbtmi	r0, [r8], #-2996	; 0xfffff44c
   18d8c:			; <UNDEFINED> instruction: 0xff56f7ff
   18d90:			; <UNDEFINED> instruction: 0xf04f9013
   18d94:			; <UNDEFINED> instruction: 0x2c000b00
   18d98:	strbhi	pc, [r9, -r0]	; <UNPREDICTABLE>
   18d9c:	strcs	r9, [r0], #-3603	; 0xfffff1ed
   18da0:	ldrls	r2, [r1], #-1281	; 0xfffffaff
   18da4:	ldrtmi	r9, [r0], -r8, lsl #10
   18da8:	ldcl	7, cr15, [r6], #-932	; 0xfffffc5c
   18dac:	strpl	lr, [sl], #-2509	; 0xfffff633
   18db0:			; <UNDEFINED> instruction: 0x960f9412
   18db4:			; <UNDEFINED> instruction: 0xf8cd900d
   18db8:			; <UNDEFINED> instruction: 0x46d080b0
   18dbc:	ldrsbtge	pc, [r0], sp	; <UNPREDICTABLE>
   18dc0:	vabd.s8	d18, d5, d0
   18dc4:			; <UNDEFINED> instruction: 0xf6c313c1
   18dc8:	tstls	r7, #0, 6
   18dcc:	movwcc	r9, #6918	; 0x1b06
   18dd0:			; <UNDEFINED> instruction: 0x81a4f000
   18dd4:	blne	ff77f9f4 <rpl_re_syntax_options@@Base+0xff74e34c>
   18dd8:	strcs	fp, [r1, #-3864]	; 0xfffff0e8
   18ddc:			; <UNDEFINED> instruction: 0xf0002d00
   18de0:	blls	2b947c <rpl_re_syntax_options@@Base+0x287dd4>
   18de4:			; <UNDEFINED> instruction: 0xf1ba9807
   18de8:	svclt	0x000c0f02
   18dec:			; <UNDEFINED> instruction: 0xf0032300
   18df0:	ldrmi	r0, [lr], -r1, lsl #6
   18df4:	movwls	r1, #51651	; 0xc9c3
   18df8:			; <UNDEFINED> instruction: 0xf0002e00
   18dfc:	bls	379a74 <rpl_re_syntax_options@@Base+0x3483cc>
   18e00:			; <UNDEFINED> instruction: 0xf0002a00
   18e04:	blls	1b9f3c <rpl_re_syntax_options@@Base+0x188894>
   18e08:	ldrmi	r2, [r1], -r1, lsl #20
   18e0c:	streq	lr, [r2], #-2823	; 0xfffff4f9
   18e10:	mvnscc	pc, #-1073741784	; 0xc0000028
   18e14:			; <UNDEFINED> instruction: 0xf383fab3
   18e18:	cmpne	r3, #323584	; 0x4f000
   18e1c:	movwcs	fp, #3992	; 0xf98
   18e20:			; <UNDEFINED> instruction: 0xf7e9b113
   18e24:	andls	lr, r6, sl, lsr ip
   18e28:	addsmi	r9, ip, #6144	; 0x1800
   18e2c:	ldrthi	pc, [r7], #-512	; 0xfffffe00	; <UNPREDICTABLE>
   18e30:	stmdbls	pc, {r0, r2, r3, r9, fp, ip, pc}	; <UNPREDICTABLE>
   18e34:			; <UNDEFINED> instruction: 0xf7e9980c
   18e38:	stmdacs	r0, {r2, r3, r4, r8, r9, fp, sp, lr, pc}
   18e3c:	strthi	pc, [pc], #-64	; 18e44 <sigaltstack@plt+0x165bc>
   18e40:	blcs	3fa6c <rpl_re_syntax_options@@Base+0xe3c4>
   18e44:	strbhi	pc, [sl, -r0, asr #32]!	; <UNPREDICTABLE>
   18e48:	ldmdavc	ip, {r2, r3, r8, r9, fp, ip, pc}
   18e4c:	vfma.f32	q1, q0, q15
   18e50:	ldm	pc, {r0, r2, r3, r6, r7, r9, pc}^	; <UNPREDICTABLE>
   18e54:	lslseq	pc, r4, r0	; <UNPREDICTABLE>
   18e58:	sbceq	r0, fp, #-1342177268	; 0xb000000c
   18e5c:	sbceq	r0, fp, #-1342177268	; 0xb000000c
   18e60:	sbceq	r0, fp, #-1342177268	; 0xb000000c
   18e64:	adcseq	r0, r1, #805306379	; 0x3000000b
   18e68:	adceq	r0, lr, #805306375	; 0x30000007
   18e6c:	adceq	r0, r2, #268435463	; 0x10000007
   18e70:	sbceq	r0, fp, #184, 4	; 0x8000000b
   18e74:	sbceq	r0, fp, #-1342177268	; 0xb000000c
   18e78:	sbceq	r0, fp, #-1342177268	; 0xb000000c
   18e7c:	sbceq	r0, fp, #-1342177268	; 0xb000000c
   18e80:	sbceq	r0, fp, #-1342177268	; 0xb000000c
   18e84:	sbceq	r0, fp, #-1342177268	; 0xb000000c
   18e88:	sbceq	r0, fp, #-1342177268	; 0xb000000c
   18e8c:	sbceq	r0, fp, #-1342177268	; 0xb000000c
   18e90:	sbceq	r0, fp, #-1342177268	; 0xb000000c
   18e94:	sbceq	r0, r2, #-1342177268	; 0xb000000c
   18e98:	adcseq	r0, r6, #1610612747	; 0x6000000b
   18e9c:	adcseq	r0, r6, #-1610612725	; 0xa000000b
   18ea0:	adcseq	r0, r6, #200, 4	; 0x8000000c
   18ea4:	adcseq	r0, r6, #-268435453	; 0xf0000003
   18ea8:	adcseq	r0, r6, #1610612747	; 0x6000000b
   18eac:	sbceq	r0, r8, #200, 4	; 0x8000000c
   18eb0:	sbceq	r0, r8, #200, 4	; 0x8000000c
   18eb4:	sbceq	r0, r8, #200, 4	; 0x8000000c
   18eb8:	sbceq	r0, r8, #200, 4	; 0x8000000c
   18ebc:	sbceq	r0, r8, #200, 4	; 0x8000000c
   18ec0:	sbceq	r0, r8, #200, 4	; 0x8000000c
   18ec4:	sbceq	r0, r8, #200, 4	; 0x8000000c
   18ec8:	sbceq	r0, r8, #200, 4	; 0x8000000c
   18ecc:	adcseq	r0, r6, #1610612747	; 0x6000000b
   18ed0:	adcseq	r0, r6, #1610612747	; 0x6000000b
   18ed4:	sbceq	r0, fp, #-536870910	; 0xe0000002
   18ed8:	sbceq	r0, r8, #200, 4	; 0x8000000c
   18edc:	sbceq	r0, r8, #200, 4	; 0x8000000c
   18ee0:	sbceq	r0, r8, #200, 4	; 0x8000000c
   18ee4:	sbceq	r0, r8, #200, 4	; 0x8000000c
   18ee8:	sbceq	r0, r8, #200, 4	; 0x8000000c
   18eec:	sbceq	r0, r8, #200, 4	; 0x8000000c
   18ef0:	sbceq	r0, r8, #200, 4	; 0x8000000c
   18ef4:	sbceq	r0, r8, #200, 4	; 0x8000000c
   18ef8:	sbceq	r0, r8, #200, 4	; 0x8000000c
   18efc:	sbceq	r0, r8, #200, 4	; 0x8000000c
   18f00:	sbceq	r0, r8, #200, 4	; 0x8000000c
   18f04:	sbceq	r0, r8, #200, 4	; 0x8000000c
   18f08:	sbceq	r0, r8, #200, 4	; 0x8000000c
   18f0c:	andseq	r0, r2, #1610612747	; 0x6000000b
   18f10:	adcseq	r0, r6, #200, 4	; 0x8000000c
   18f14:	adcseq	r0, r6, #200, 4	; 0x8000000c
   18f18:	sbceq	r0, r8, #200, 4	; 0x8000000c
   18f1c:	sbceq	r0, r8, #200, 4	; 0x8000000c
   18f20:	sbceq	r0, r8, #200, 4	; 0x8000000c
   18f24:	sbceq	r0, r8, #200, 4	; 0x8000000c
   18f28:	sbceq	r0, r8, #200, 4	; 0x8000000c
   18f2c:	sbceq	r0, r8, #200, 4	; 0x8000000c
   18f30:	sbceq	r0, r8, #200, 4	; 0x8000000c
   18f34:	sbceq	r0, r8, #200, 4	; 0x8000000c
   18f38:	sbceq	r0, r8, #200, 4	; 0x8000000c
   18f3c:	sbceq	r0, r8, #200, 4	; 0x8000000c
   18f40:	sbceq	r0, r8, #200, 4	; 0x8000000c
   18f44:	sbceq	r0, r8, #200, 4	; 0x8000000c
   18f48:	sbceq	r0, r8, #200, 4	; 0x8000000c
   18f4c:	adcseq	r0, r6, #255	; 0xff
   18f50:	adcseq	r0, sl, #255	; 0xff
   18f54:			; <UNDEFINED> instruction: 0xf0402c00
   18f58:	movwcs	r8, #5671	; 0x1627
   18f5c:			; <UNDEFINED> instruction: 0xf1b9930a
   18f60:			; <UNDEFINED> instruction: 0xf0400f00
   18f64:			; <UNDEFINED> instruction: 0xf8df873a
   18f68:			; <UNDEFINED> instruction: 0xf04f39d8
   18f6c:	stmib	sp, {r1, fp}^
   18f70:	ldrbtmi	r9, [fp], #-2321	; 0xfffff6ef
   18f74:	movwcs	r9, #4879	; 0x130f
   18f78:	eorls	pc, ip, sp, asr #17
   18f7c:	ldrmi	r9, [fp], r8, lsl #6
   18f80:			; <UNDEFINED> instruction: 0xf8cd930d
   18f84:	ldr	r9, [r6, -r4, lsr #32]
   18f88:			; <UNDEFINED> instruction: 0xf0402c00
   18f8c:			; <UNDEFINED> instruction: 0xf1b986b8
   18f90:			; <UNDEFINED> instruction: 0xf0000f00
   18f94:	movwcs	r8, #5658	; 0x161a
   18f98:	stmib	sp, {r3, r8, r9, ip, pc}^
   18f9c:	ldrmi	r4, [fp], r9, lsl #6
   18fa0:			; <UNDEFINED> instruction: 0x2322930d
   18fa4:	andcc	pc, r0, sl, lsl #17
   18fa8:	ldmibcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   18fac:	ldrbtmi	r9, [fp], #-1041	; 0xfffffbef
   18fb0:	ldrls	r9, [r2], #-1035	; 0xfffffbf5
   18fb4:	ldrbt	r9, [lr], pc, lsl #6
   18fb8:			; <UNDEFINED> instruction: 0xf8cd2300
   18fbc:	stmib	sp, {r2, r4, r5, pc}^
   18fc0:			; <UNDEFINED> instruction: 0x46c33811
   18fc4:	stmib	sp, {r0, r1, r3, r8, r9, ip, pc}^
   18fc8:	movwls	r3, #62217	; 0xf309
   18fcc:	movwls	r2, #33537	; 0x8301
   18fd0:	movwcs	lr, #5873	; 0x16f1
   18fd4:	stmib	sp, {r3, r8, r9, ip, pc}^
   18fd8:	andcs	r3, r0, #603979776	; 0x24000000
   18fdc:	ldrmi	r9, [r3], sp, lsl #6
   18fe0:	stmdbcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   18fe4:	stmdaeq	r5, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   18fe8:	ldrbtmi	r9, [fp], #-529	; 0xfffffdef
   18fec:	andsls	r9, r2, #-1342177280	; 0xb0000000
   18ff0:	strbt	r9, [r0], pc, lsl #6
   18ff4:	andcs	r2, r1, #0, 6
   18ff8:			; <UNDEFINED> instruction: 0x469b9311
   18ffc:	stmib	sp, {r3, r9, ip, pc}^
   19000:	tstls	r2, #671088640	; 0x28000000
   19004:	movwls	r9, #54025	; 0xd309
   19008:	ldrb	r9, [r4], pc, lsl #6
   1900c:	tstls	r1, #0, 6
   19010:	ldrmi	r9, [fp], fp, lsl #6
   19014:	andcs	r9, r1, #1207959552	; 0x48000000
   19018:			; <UNDEFINED> instruction: 0xf8df930a
   1901c:			; <UNDEFINED> instruction: 0xf8cd3930
   19020:			; <UNDEFINED> instruction: 0xf04f8034
   19024:	ldrbtmi	r0, [fp], #-2050	; 0xfffff7fe
   19028:	andls	r9, r9, #8, 4	; 0x80000000
   1902c:	strb	r9, [r2], pc, lsl #6
   19030:	movwls	r2, #33537	; 0x8301
   19034:	movwcc	lr, #39373	; 0x99cd
   19038:	movwls	r2, #53760	; 0xd200
   1903c:			; <UNDEFINED> instruction: 0xf8df4693
   19040:			; <UNDEFINED> instruction: 0xf04f3910
   19044:	andsls	r0, r1, #131072	; 0x20000
   19048:	andls	r4, fp, #2063597568	; 0x7b000000
   1904c:	movwls	r9, #61970	; 0xf212
   19050:			; <UNDEFINED> instruction: 0x2600e6b1
   19054:	movwcc	r9, #6918	; 0x1b06
   19058:	strbhi	pc, [r9], #-0	; <UNPREDICTABLE>
   1905c:			; <UNDEFINED> instruction: 0xf1139b06
   19060:	svclt	0x001832ff
   19064:			; <UNDEFINED> instruction: 0xf1aa2201
   19068:	blx	fecd9c78 <rpl_re_syntax_options@@Base+0xfeca85d0>
   1906c:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   19070:	svccs	0x0000b912
   19074:	movwhi	pc, #32768	; 0x8000	; <UNPREDICTABLE>
   19078:	bls	2a2480 <rpl_re_syntax_options@@Base+0x270dd8>
   1907c:	andeq	pc, r1, #130	; 0x82
   19080:			; <UNDEFINED> instruction: 0xf0404313
   19084:	stmdals	lr, {r0, r1, r2, r3, r8, pc}
   19088:			; <UNDEFINED> instruction: 0xf0002800
   1908c:	vshr.u64	q12, q4, #60
   19090:			; <UNDEFINED> instruction: 0xf0041147
   19094:			; <UNDEFINED> instruction: 0xf850021f
   19098:	blx	85d124 <rpl_re_syntax_options@@Base+0x82ba7c>
   1909c:	ldrbeq	pc, [r2, r2, lsl #4]	; <UNPREDICTABLE>
   190a0:	sbchi	pc, sp, r0, asr #2
   190a4:	movweq	pc, #8618	; 0x21aa	; <UNPREDICTABLE>
   190a8:	blx	fecff8d4 <rpl_re_syntax_options@@Base+0xfecce22c>
   190ac:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   190b0:			; <UNDEFINED> instruction: 0xf0402a00
   190b4:	bls	2fa5d4 <rpl_re_syntax_options@@Base+0x2c8f2c>
   190b8:	andeq	pc, r1, #130	; 0x82
   190bc:	andsle	r4, r5, r3, lsl r0
   190c0:	movwls	r4, #46553	; 0xb5d9
   190c4:	eorcs	fp, r7, #132, 30	; 0x210
   190c8:	andcs	pc, fp, r8, lsl #16
   190cc:	andeq	pc, r1, #-1073741822	; 0xc0000002
   190d0:	svclt	0x00844591
   190d4:			; <UNDEFINED> instruction: 0xf8082124
   190d8:			; <UNDEFINED> instruction: 0xf10b1002
   190dc:			; <UNDEFINED> instruction: 0xf10b0202
   190e0:	ldrmi	r0, [r1, #2819]	; 0xb03
   190e4:	smlawbcs	r7, r4, pc, fp	; <UNPREDICTABLE>
   190e8:	andne	pc, r2, r8, lsl #16
   190ec:			; <UNDEFINED> instruction: 0xf10745cb
   190f0:	svclt	0x003c0701
   190f4:			; <UNDEFINED> instruction: 0xf808235c
   190f8:			; <UNDEFINED> instruction: 0xf10b300b
   190fc:	blls	21bd08 <rpl_re_syntax_options@@Base+0x1ea660>
   19100:	svclt	0x003845cb
   19104:	andmi	pc, fp, r8, lsl #16
   19108:			; <UNDEFINED> instruction: 0xf10b2d00
   1910c:	svclt	0x00080b01
   19110:	movwls	r2, #33536	; 0x8300
   19114:	movwcc	r9, #6918	; 0x1b06
   19118:	mrcge	4, 2, APSR_nzcv, cr12, cr15, {3}
   1911c:	vldrpl	d25, [sp, #28]
   19120:	svclt	0x00183500
   19124:	cfstr32cs	mvfx2, [r0, #-4]
   19128:	mrcge	4, 2, APSR_nzcv, cr11, cr15, {3}
   1912c:	adcsge	pc, r0, sp, asr #17
   19130:			; <UNDEFINED> instruction: 0xf8dd46c2
   19134:	stmdbls	r9, {r4, r5, r7, pc}
   19138:	andeq	pc, r2, #168, 2	; 0x2a
   1913c:			; <UNDEFINED> instruction: 0xf282fab2
   19140:	b	9b690 <rpl_re_syntax_options@@Base+0x69fe8>
   19144:			; <UNDEFINED> instruction: 0xf1bb0301
   19148:	svclt	0x00180f00
   1914c:	blcs	21d54 <quoting_style_vals@@Base+0x4290>
   19150:	strthi	pc, [lr], -r0, asr #32
   19154:	movweq	pc, #4225	; 0x1081	; <UNPREDICTABLE>
   19158:			; <UNDEFINED> instruction: 0xf000401a
   1915c:	blls	47a8fc <rpl_re_syntax_options@@Base+0x449254>
   19160:			; <UNDEFINED> instruction: 0xf0002b00
   19164:	blls	23a8f8 <rpl_re_syntax_options@@Base+0x209250>
   19168:			; <UNDEFINED> instruction: 0xf0402b00
   1916c:	blls	4ba9ac <rpl_re_syntax_options@@Base+0x489304>
   19170:	movwcc	r9, #2577	; 0xa11
   19174:	movwcs	fp, #7960	; 0x1f18
   19178:	svceq	0x0000f1b9
   1917c:	movwcs	fp, #3864	; 0xf18
   19180:			; <UNDEFINED> instruction: 0xf0002b00
   19184:			; <UNDEFINED> instruction: 0xf8dd85d3
   19188:	tstls	r1, #72	; 0x48
   1918c:			; <UNDEFINED> instruction: 0xf88a2327
   19190:			; <UNDEFINED> instruction: 0xf04f3000
   19194:			; <UNDEFINED> instruction: 0xf8df0b01
   19198:			; <UNDEFINED> instruction: 0xf04f37bc
   1919c:			; <UNDEFINED> instruction: 0xf8cd0802
   191a0:	ldrbtmi	fp, [fp], #-52	; 0xffffffcc
   191a4:	movwcs	r9, #783	; 0x30f
   191a8:	str	r9, [r4], -r9, lsl #6
   191ac:	blcs	3fdd8 <rpl_re_syntax_options@@Base+0xe730>
   191b0:	ldrbhi	pc, [lr, #64]	; 0x40	; <UNPREDICTABLE>
   191b4:			; <UNDEFINED> instruction: 0xf1aa461e
   191b8:	blls	2d99c8 <rpl_re_syntax_options@@Base+0x2a8320>
   191bc:			; <UNDEFINED> instruction: 0xf282fab2
   191c0:	movweq	pc, #4227	; 0x1083	; <UNPREDICTABLE>
   191c4:	andsmi	r0, r3, r2, asr r9
   191c8:	strbhi	pc, [r4], #0	; <UNPREDICTABLE>
   191cc:	svclt	0x008445d9
   191d0:			; <UNDEFINED> instruction: 0xf8082127
   191d4:			; <UNDEFINED> instruction: 0xf10b100b
   191d8:	strmi	r0, [r9, #257]	; 0x101
   191dc:	eorcs	fp, r4, r4, lsl #31
   191e0:	andeq	pc, r1, r8, lsl #16
   191e4:	tsteq	r2, fp, lsl #2	; <UNPREDICTABLE>
   191e8:	svclt	0x00844589
   191ec:			; <UNDEFINED> instruction: 0xf8082027
   191f0:			; <UNDEFINED> instruction: 0xf10b0001
   191f4:	strmi	r0, [r9, #259]	; 0x103
   191f8:	strbhi	pc, [sp], #576	; 0x240	; <UNPREDICTABLE>
   191fc:	ldrbmi	r4, [r9], -fp, lsl #13
   19200:	cmpcs	ip, #738197504	; 0x2c000000
   19204:	andcc	pc, fp, r8, lsl #16
   19208:	svceq	0x0002f1ba
   1920c:	bleq	95640 <rpl_re_syntax_options@@Base+0x63f98>
   19210:	strbthi	pc, [sp], #0	; <UNPREDICTABLE>
   19214:	ldclne	8, cr9, [fp], #-24	; 0xffffffe8
   19218:	andle	r4, r5, #805306376	; 0x30000008
   1921c:	stclpl	8, cr9, [r3], {7}
   19220:	blcs	267ee8 <rpl_re_syntax_options@@Base+0x236840>
   19224:	strbthi	pc, [fp], #576	; 0x240	; <UNPREDICTABLE>
   19228:	blls	2a22f0 <rpl_re_syntax_options@@Base+0x270c48>
   1922c:	movweq	pc, #4227	; 0x1083	; <UNPREDICTABLE>
   19230:			; <UNDEFINED> instruction: 0x462b431a
   19234:	ldrmi	fp, [r5], -r8, lsl #30
   19238:	svcge	0x0025f43f
   1923c:	cfsh32cs	mvfx2, mvfx0, #0
   19240:	svcge	0x0030f47f
   19244:			; <UNDEFINED> instruction: 0xf0839a0b
   19248:	strcc	r0, [r1, -r1, lsl #6]
   1924c:	sbcslt	r4, fp, #19
   19250:			; <UNDEFINED> instruction: 0xf43f2b00
   19254:	ldrbmi	sl, [r9, #3924]	; 0xf54
   19258:			; <UNDEFINED> instruction: 0x2327bf84
   1925c:	andcc	pc, fp, r8, lsl #16
   19260:	movweq	pc, #4363	; 0x110b	; <UNPREDICTABLE>
   19264:	bleq	d5698 <rpl_re_syntax_options@@Base+0xa3ff0>
   19268:	svclt	0x00844599
   1926c:			; <UNDEFINED> instruction: 0xf8082227
   19270:	movwcs	r2, #3
   19274:	strb	r9, [r2, -fp, lsl #6]
   19278:			; <UNDEFINED> instruction: 0xf1ba2600
   1927c:			; <UNDEFINED> instruction: 0xf0000f02
   19280:	ldmib	sp, {r0, r2, r3, r5, r8, r9, pc}^
   19284:	andsmi	r2, r3, r9, lsl #6
   19288:	bcs	3fac4 <rpl_re_syntax_options@@Base+0xe41c>
   1928c:	movwcs	fp, #3848	; 0xf08
   19290:			; <UNDEFINED> instruction: 0xf0402b00
   19294:	ldrbcs	r8, [ip], #-807	; 0xfffffcd9
   19298:	bls	2aab2c <rpl_re_syntax_options@@Base+0x279484>
   1929c:			; <UNDEFINED> instruction: 0xf0402a00
   192a0:	strcs	r8, [r0, #-1195]	; 0xfffffb55
   192a4:	blcs	3fed0 <rpl_re_syntax_options@@Base+0xe828>
   192a8:	tsthi	r6, #0	; <UNPREDICTABLE>
   192ac:	strbt	r2, [sl], r0, lsl #6
   192b0:			; <UNDEFINED> instruction: 0xf1ba2600
   192b4:			; <UNDEFINED> instruction: 0xf0000f02
   192b8:			; <UNDEFINED> instruction: 0xf1ba8333
   192bc:			; <UNDEFINED> instruction: 0xf0000f05
   192c0:			; <UNDEFINED> instruction: 0xf1aa831d
   192c4:	strcs	r0, [r0, #-770]	; 0xfffffcfe
   192c8:			; <UNDEFINED> instruction: 0xf383fab3
   192cc:	ldmdbeq	fp, {r0, r1, r2, r3, r4, r5, sl, sp}^
   192d0:			; <UNDEFINED> instruction: 0x2600e6d3
   192d4:	svceq	0x0002f1ba
   192d8:	ldrls	fp, [r1, #-3870]	; 0xfffff0e2
   192dc:	strtcs	r2, [r7], #-768	; 0xfffffd00
   192e0:	mcrge	4, 6, pc, cr11, cr15, {3}	; <UNPREDICTABLE>
   192e4:	blcs	3ff10 <rpl_re_syntax_options@@Base+0xe868>
   192e8:	ldrhi	pc, [sl], #64	; 0x40
   192ec:	blx	fecfff3c <rpl_re_syntax_options@@Base+0xfecce894>
   192f0:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   192f4:	svceq	0x0000f1b9
   192f8:	movwcs	fp, #3848	; 0xf08
   192fc:			; <UNDEFINED> instruction: 0xf0402b00
   19300:	ldrbmi	r8, [r9, #1073]	; 0x431
   19304:			; <UNDEFINED> instruction: 0x2327bf84
   19308:	andcc	pc, fp, r8, lsl #16
   1930c:	movweq	pc, #4363	; 0x110b	; <UNPREDICTABLE>
   19310:	svclt	0x00844599
   19314:			; <UNDEFINED> instruction: 0xf808225c
   19318:			; <UNDEFINED> instruction: 0xf10b2003
   1931c:	ldrmi	r0, [r9, #770]	; 0x302
   19320:			; <UNDEFINED> instruction: 0xf04fd903
   19324:			; <UNDEFINED> instruction: 0xf8080227
   19328:	movwcs	r2, #3
   1932c:	bleq	115760 <rpl_re_syntax_options@@Base+0xe40b8>
   19330:	strtcs	r9, [r7], #-779	; 0xfffffcf5
   19334:	usada8	r2, r1, r5, r9
   19338:			; <UNDEFINED> instruction: 0xe7ae2376
   1933c:	bls	262114 <rpl_re_syntax_options@@Base+0x230a6c>
   19340:	svceq	0x0002f1ba
   19344:	andcs	fp, r0, #20, 30	; 0x50
   19348:	andeq	pc, r1, #2
   1934c:	adcle	r2, r4, r0, lsl #20
   19350:			; <UNDEFINED> instruction: 0xf04f46c2
   19354:	blls	29b364 <rpl_re_syntax_options@@Base+0x269cbc>
   19358:	svclt	0x00182b00
   1935c:	stmdaeq	r4, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   19360:			; <UNDEFINED> instruction: 0x46499a13
   19364:	ldrbmi	r9, [r0], -sp, lsr #22
   19368:	andhi	pc, r0, sp, asr #17
   1936c:	andls	r2, r4, #0, 8
   19370:	movweq	pc, #8227	; 0x2023	; <UNPREDICTABLE>
   19374:	movwls	r9, #6676	; 0x1a14
   19378:	andls	r9, r3, #33554432	; 0x2000000
   1937c:	bls	1fff9c <rpl_re_syntax_options@@Base+0x1ce8f4>
   19380:	stc2l	7, cr15, [r2], {255}	; 0xff
   19384:	blls	5aad98 <rpl_re_syntax_options@@Base+0x5796f0>
   19388:	bls	86acf0 <rpl_re_syntax_options@@Base+0x839648>
   1938c:	addsmi	r6, sl, #1769472	; 0x1b0000
   19390:	strhi	pc, [sl, #-64]!	; 0xffffffc0
   19394:	pop	{r0, r1, r5, ip, sp, pc}
   19398:	strbtcs	r8, [r6], #-4080	; 0xfffff010
   1939c:	movweq	pc, #8618	; 0x21aa	; <UNPREDICTABLE>
   193a0:	blx	fecffbcc <rpl_re_syntax_options@@Base+0xfecce524>
   193a4:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   193a8:			; <UNDEFINED> instruction: 0xf0402a00
   193ac:	ldrmi	r8, [r5], -sl, asr #7
   193b0:	strbtcs	lr, [lr], #-1692	; 0xfffff964
   193b4:	ldrbt	r2, [r5], -r0, lsl #10
   193b8:	strb	r2, [pc, r2, ror #8]!
   193bc:	strb	r2, [sp, r1, ror #8]!
   193c0:	strcs	r2, [r0, #-1536]	; 0xfffffa00
   193c4:	ldrbtcs	lr, [r2], #-1906	; 0xfffff88e
   193c8:			; <UNDEFINED> instruction: 0x4632e7f4
   193cc:			; <UNDEFINED> instruction: 0xf0402f00
   193d0:			; <UNDEFINED> instruction: 0x46358276
   193d4:			; <UNDEFINED> instruction: 0x4616463b
   193d8:	ldrtmi	lr, [r2], -pc, asr #12
   193dc:	movwcs	r4, #1589	; 0x635
   193e0:	strtcs	r4, [r0], #-1558	; 0xfffff9ea
   193e4:	ldrtmi	lr, [r5], -r9, asr #12
   193e8:	strcs	lr, [r0], -r0, ror #14
   193ec:	blcs	80034 <rpl_re_syntax_options@@Base+0x4e98c>
   193f0:	adcshi	pc, r2, #64	; 0x40
   193f4:	ldmdb	lr!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   193f8:	eorlt	r9, r3, #16, 20	; 0x10000
   193fc:	stmdavs	r2, {r2, r4, r7, r9, sl, lr}
   19400:	andscc	pc, r3, r2, lsr r8	; <UNPREDICTABLE>
   19404:	orrmi	pc, r0, #50331648	; 0x3000000
   19408:	blls	2a4010 <rpl_re_syntax_options@@Base+0x272968>
   1940c:	strcs	fp, [r1, #-3864]	; 0xfffff0e8
   19410:	andeq	pc, r1, #3
   19414:	strcs	fp, [r0, #-3852]	; 0xfffff0f4
   19418:	bcs	21c20 <quoting_style_vals@@Base+0x415c>
   1941c:			; <UNDEFINED> instruction: 0x83a8f040
   19420:	movweq	pc, #8618	; 0x21aa	; <UNPREDICTABLE>
   19424:			; <UNDEFINED> instruction: 0xf383fab3
   19428:			; <UNDEFINED> instruction: 0xe626095b
   1942c:			; <UNDEFINED> instruction: 0xf0402c00
   19430:	strls	r8, [sl], #-1221	; 0xfffffb3b
   19434:	blls	212a88 <rpl_re_syntax_options@@Base+0x1e13e0>
   19438:	ldclcs	13, cr5, [lr], #-880	; 0xfffffc90
   1943c:	movwge	sp, #10454	; 0x28d6
   19440:	eorcs	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   19444:			; <UNDEFINED> instruction: 0x47184413
   19448:	andeq	r0, r0, r1, lsl r2
   1944c:			; <UNDEFINED> instruction: 0xffffffa5
   19450:			; <UNDEFINED> instruction: 0xffffffa5
   19454:			; <UNDEFINED> instruction: 0xffffffa5
   19458:			; <UNDEFINED> instruction: 0xffffffa5
   1945c:			; <UNDEFINED> instruction: 0xffffffa5
   19460:			; <UNDEFINED> instruction: 0xffffffa5
   19464:	andeq	r0, r0, sp, lsl #4
   19468:	andeq	r0, r0, r9, lsl #4
   1946c:			; <UNDEFINED> instruction: 0xfffffef5
   19470:	andeq	r0, r0, r5, lsl #4
   19474:			; <UNDEFINED> instruction: 0xfffffef1
   19478:	andeq	r0, r0, r1, lsl #4
   1947c:	strdeq	r0, [r0], -sp
   19480:			; <UNDEFINED> instruction: 0xffffffa5
   19484:			; <UNDEFINED> instruction: 0xffffffa5
   19488:			; <UNDEFINED> instruction: 0xffffffa5
   1948c:			; <UNDEFINED> instruction: 0xffffffa5
   19490:			; <UNDEFINED> instruction: 0xffffffa5
   19494:			; <UNDEFINED> instruction: 0xffffffa5
   19498:			; <UNDEFINED> instruction: 0xffffffa5
   1949c:			; <UNDEFINED> instruction: 0xffffffa5
   194a0:			; <UNDEFINED> instruction: 0xffffffa5
   194a4:			; <UNDEFINED> instruction: 0xffffffa5
   194a8:			; <UNDEFINED> instruction: 0xffffffa5
   194ac:			; <UNDEFINED> instruction: 0xffffffa5
   194b0:			; <UNDEFINED> instruction: 0xffffffa5
   194b4:			; <UNDEFINED> instruction: 0xffffffa5
   194b8:			; <UNDEFINED> instruction: 0xffffffa5
   194bc:			; <UNDEFINED> instruction: 0xffffffa5
   194c0:			; <UNDEFINED> instruction: 0xffffffa5
   194c4:			; <UNDEFINED> instruction: 0xffffffa5
   194c8:	andeq	r0, r0, fp, asr #4
   194cc:	andeq	r0, r0, r5, lsr r2
   194d0:	andeq	r0, r0, r5, lsr r2
   194d4:	andeq	r0, r0, r9, lsr #4
   194d8:	andeq	r0, r0, r5, lsr r2
   194dc:			; <UNDEFINED> instruction: 0xffffffd9
   194e0:	andeq	r0, r0, r5, lsr r2
   194e4:			; <UNDEFINED> instruction: 0xfffffe8d
   194e8:	andeq	r0, r0, r5, lsr r2
   194ec:	andeq	r0, r0, r5, lsr r2
   194f0:	andeq	r0, r0, r5, lsr r2
   194f4:			; <UNDEFINED> instruction: 0xffffffd9
   194f8:			; <UNDEFINED> instruction: 0xffffffd9
   194fc:			; <UNDEFINED> instruction: 0xffffffd9
   19500:			; <UNDEFINED> instruction: 0xffffffd9
   19504:			; <UNDEFINED> instruction: 0xffffffd9
   19508:			; <UNDEFINED> instruction: 0xffffffd9
   1950c:			; <UNDEFINED> instruction: 0xffffffd9
   19510:			; <UNDEFINED> instruction: 0xffffffd9
   19514:			; <UNDEFINED> instruction: 0xffffffd9
   19518:			; <UNDEFINED> instruction: 0xffffffd9
   1951c:			; <UNDEFINED> instruction: 0xffffffd9
   19520:			; <UNDEFINED> instruction: 0xffffffd9
   19524:			; <UNDEFINED> instruction: 0xffffffd9
   19528:			; <UNDEFINED> instruction: 0xffffffd9
   1952c:			; <UNDEFINED> instruction: 0xffffffd9
   19530:			; <UNDEFINED> instruction: 0xffffffd9
   19534:	andeq	r0, r0, r5, lsr r2
   19538:	andeq	r0, r0, r5, lsr r2
   1953c:	andeq	r0, r0, r5, lsr r2
   19540:	andeq	r0, r0, r5, lsr r2
   19544:			; <UNDEFINED> instruction: 0xfffffe6b
   19548:			; <UNDEFINED> instruction: 0xffffffa5
   1954c:			; <UNDEFINED> instruction: 0xffffffd9
   19550:			; <UNDEFINED> instruction: 0xffffffd9
   19554:			; <UNDEFINED> instruction: 0xffffffd9
   19558:			; <UNDEFINED> instruction: 0xffffffd9
   1955c:			; <UNDEFINED> instruction: 0xffffffd9
   19560:			; <UNDEFINED> instruction: 0xffffffd9
   19564:			; <UNDEFINED> instruction: 0xffffffd9
   19568:			; <UNDEFINED> instruction: 0xffffffd9
   1956c:			; <UNDEFINED> instruction: 0xffffffd9
   19570:			; <UNDEFINED> instruction: 0xffffffd9
   19574:			; <UNDEFINED> instruction: 0xffffffd9
   19578:			; <UNDEFINED> instruction: 0xffffffd9
   1957c:			; <UNDEFINED> instruction: 0xffffffd9
   19580:			; <UNDEFINED> instruction: 0xffffffd9
   19584:			; <UNDEFINED> instruction: 0xffffffd9
   19588:			; <UNDEFINED> instruction: 0xffffffd9
   1958c:			; <UNDEFINED> instruction: 0xffffffd9
   19590:			; <UNDEFINED> instruction: 0xffffffd9
   19594:			; <UNDEFINED> instruction: 0xffffffd9
   19598:			; <UNDEFINED> instruction: 0xffffffd9
   1959c:			; <UNDEFINED> instruction: 0xffffffd9
   195a0:			; <UNDEFINED> instruction: 0xffffffd9
   195a4:			; <UNDEFINED> instruction: 0xffffffd9
   195a8:			; <UNDEFINED> instruction: 0xffffffd9
   195ac:			; <UNDEFINED> instruction: 0xffffffd9
   195b0:			; <UNDEFINED> instruction: 0xffffffd9
   195b4:	andeq	r0, r0, r5, lsr r2
   195b8:			; <UNDEFINED> instruction: 0xfffffe33
   195bc:			; <UNDEFINED> instruction: 0xffffffd9
   195c0:	andeq	r0, r0, r5, lsr r2
   195c4:			; <UNDEFINED> instruction: 0xffffffd9
   195c8:	andeq	r0, r0, r5, lsr r2
   195cc:			; <UNDEFINED> instruction: 0xffffffd9
   195d0:			; <UNDEFINED> instruction: 0xffffffd9
   195d4:			; <UNDEFINED> instruction: 0xffffffd9
   195d8:			; <UNDEFINED> instruction: 0xffffffd9
   195dc:			; <UNDEFINED> instruction: 0xffffffd9
   195e0:			; <UNDEFINED> instruction: 0xffffffd9
   195e4:			; <UNDEFINED> instruction: 0xffffffd9
   195e8:			; <UNDEFINED> instruction: 0xffffffd9
   195ec:			; <UNDEFINED> instruction: 0xffffffd9
   195f0:			; <UNDEFINED> instruction: 0xffffffd9
   195f4:			; <UNDEFINED> instruction: 0xffffffd9
   195f8:			; <UNDEFINED> instruction: 0xffffffd9
   195fc:			; <UNDEFINED> instruction: 0xffffffd9
   19600:			; <UNDEFINED> instruction: 0xffffffd9
   19604:			; <UNDEFINED> instruction: 0xffffffd9
   19608:			; <UNDEFINED> instruction: 0xffffffd9
   1960c:			; <UNDEFINED> instruction: 0xffffffd9
   19610:			; <UNDEFINED> instruction: 0xffffffd9
   19614:			; <UNDEFINED> instruction: 0xffffffd9
   19618:			; <UNDEFINED> instruction: 0xffffffd9
   1961c:			; <UNDEFINED> instruction: 0xffffffd9
   19620:			; <UNDEFINED> instruction: 0xffffffd9
   19624:			; <UNDEFINED> instruction: 0xffffffd9
   19628:			; <UNDEFINED> instruction: 0xffffffd9
   1962c:			; <UNDEFINED> instruction: 0xffffffd9
   19630:			; <UNDEFINED> instruction: 0xffffffd9
   19634:			; <UNDEFINED> instruction: 0xfffffc0d
   19638:	andeq	r0, r0, r5, lsr r2
   1963c:			; <UNDEFINED> instruction: 0xfffffc0d
   19640:	andeq	r0, r0, r9, lsr #4
   19644:			; <UNDEFINED> instruction: 0xe67a2372
   19648:	strt	r2, [r6], -r6, ror #6
   1964c:	ldrbt	r2, [r6], -lr, ror #6
   19650:	strt	r2, [r2], -r2, ror #6
   19654:	strt	r2, [r0], -r1, ror #6
   19658:	blcs	40288 <rpl_re_syntax_options@@Base+0xebe0>
   1965c:	cfstrsge	mvf15, [r6, #508]!	; 0x1fc
   19660:	ldrbeq	r9, [r9, sp, lsr #22]
   19664:	strcc	fp, [r1, -r8, asr #30]
   19668:	blge	fec56b6c <rpl_re_syntax_options@@Base+0xfec254c4>
   1966c:	ldr	r9, [r8], -sl, lsl #28
   19670:	movweq	pc, #8618	; 0x21aa	; <UNPREDICTABLE>
   19674:			; <UNDEFINED> instruction: 0xf383fab3
   19678:	ldrbt	r0, [sl], #2395	; 0x95b
   1967c:	movweq	pc, #8618	; 0x21aa	; <UNPREDICTABLE>
   19680:	blx	fece2a88 <rpl_re_syntax_options@@Base+0xfecb13e0>
   19684:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   19688:	andsmi	r9, sl, #36864	; 0x9000
   1968c:	cfldrdge	mvd15, [r5], #252	; 0xfc
   19690:			; <UNDEFINED> instruction: 0xf1aae65e
   19694:	blx	fecda2a4 <rpl_re_syntax_options@@Base+0xfeca8bfc>
   19698:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   1969c:	blls	353674 <rpl_re_syntax_options@@Base+0x321fcc>
   196a0:	ldclcs	8, cr7, [lr], #-112	; 0xffffff90
   196a4:	mcrge	6, 5, pc, cr1, cr15, {1}	; <UNPREDICTABLE>
   196a8:			; <UNDEFINED> instruction: 0xf853a302
   196ac:	ldrmi	r2, [r3], #-36	; 0xffffffdc
   196b0:	svclt	0x00004718
   196b4:			; <UNDEFINED> instruction: 0xfffffaf9
   196b8:			; <UNDEFINED> instruction: 0xfffffd37
   196bc:			; <UNDEFINED> instruction: 0xfffffd37
   196c0:			; <UNDEFINED> instruction: 0xfffffd37
   196c4:			; <UNDEFINED> instruction: 0xfffffd37
   196c8:			; <UNDEFINED> instruction: 0xfffffd37
   196cc:			; <UNDEFINED> instruction: 0xfffffd37
   196d0:			; <UNDEFINED> instruction: 0xfffffd09
   196d4:			; <UNDEFINED> instruction: 0xfffffd05
   196d8:	andeq	r0, r0, pc, lsl r2
   196dc:			; <UNDEFINED> instruction: 0xfffffcff
   196e0:	andeq	r0, r0, r9, lsl r2
   196e4:			; <UNDEFINED> instruction: 0xfffffce7
   196e8:			; <UNDEFINED> instruction: 0xfffffd13
   196ec:			; <UNDEFINED> instruction: 0xfffffd37
   196f0:			; <UNDEFINED> instruction: 0xfffffd37
   196f4:			; <UNDEFINED> instruction: 0xfffffd37
   196f8:			; <UNDEFINED> instruction: 0xfffffd37
   196fc:			; <UNDEFINED> instruction: 0xfffffd37
   19700:			; <UNDEFINED> instruction: 0xfffffd37
   19704:			; <UNDEFINED> instruction: 0xfffffd37
   19708:			; <UNDEFINED> instruction: 0xfffffd37
   1970c:			; <UNDEFINED> instruction: 0xfffffd37
   19710:			; <UNDEFINED> instruction: 0xfffffd37
   19714:			; <UNDEFINED> instruction: 0xfffffd37
   19718:			; <UNDEFINED> instruction: 0xfffffd37
   1971c:			; <UNDEFINED> instruction: 0xfffffd37
   19720:			; <UNDEFINED> instruction: 0xfffffd37
   19724:			; <UNDEFINED> instruction: 0xfffffd37
   19728:			; <UNDEFINED> instruction: 0xfffffd37
   1972c:			; <UNDEFINED> instruction: 0xfffffd37
   19730:			; <UNDEFINED> instruction: 0xfffffd37
   19734:	andeq	r0, r0, r5, lsl r2
   19738:			; <UNDEFINED> instruction: 0xfffffd0d
   1973c:			; <UNDEFINED> instruction: 0xfffffd0d
   19740:	andeq	r0, r0, r3, lsl #4
   19744:			; <UNDEFINED> instruction: 0xfffffd0d
   19748:	strdeq	r0, [r0], -sp
   1974c:			; <UNDEFINED> instruction: 0xfffffd0d
   19750:			; <UNDEFINED> instruction: 0xfffffc1f
   19754:			; <UNDEFINED> instruction: 0xfffffd0d
   19758:			; <UNDEFINED> instruction: 0xfffffd0d
   1975c:			; <UNDEFINED> instruction: 0xfffffd0d
   19760:	strdeq	r0, [r0], -sp
   19764:	strdeq	r0, [r0], -sp
   19768:	strdeq	r0, [r0], -sp
   1976c:	strdeq	r0, [r0], -sp
   19770:	strdeq	r0, [r0], -sp
   19774:	strdeq	r0, [r0], -sp
   19778:	strdeq	r0, [r0], -sp
   1977c:	strdeq	r0, [r0], -sp
   19780:	strdeq	r0, [r0], -sp
   19784:	strdeq	r0, [r0], -sp
   19788:	strdeq	r0, [r0], -sp
   1978c:	strdeq	r0, [r0], -sp
   19790:	strdeq	r0, [r0], -sp
   19794:	strdeq	r0, [r0], -sp
   19798:	strdeq	r0, [r0], -sp
   1979c:	strdeq	r0, [r0], -sp
   197a0:			; <UNDEFINED> instruction: 0xfffffd0d
   197a4:			; <UNDEFINED> instruction: 0xfffffd0d
   197a8:			; <UNDEFINED> instruction: 0xfffffd0d
   197ac:			; <UNDEFINED> instruction: 0xfffffd0d
   197b0:			; <UNDEFINED> instruction: 0xfffffbfd
   197b4:			; <UNDEFINED> instruction: 0xfffffd37
   197b8:	strdeq	r0, [r0], -sp
   197bc:	strdeq	r0, [r0], -sp
   197c0:	strdeq	r0, [r0], -sp
   197c4:	strdeq	r0, [r0], -sp
   197c8:	strdeq	r0, [r0], -sp
   197cc:	strdeq	r0, [r0], -sp
   197d0:	strdeq	r0, [r0], -sp
   197d4:	strdeq	r0, [r0], -sp
   197d8:	strdeq	r0, [r0], -sp
   197dc:	strdeq	r0, [r0], -sp
   197e0:	strdeq	r0, [r0], -sp
   197e4:	strdeq	r0, [r0], -sp
   197e8:	strdeq	r0, [r0], -sp
   197ec:	strdeq	r0, [r0], -sp
   197f0:	strdeq	r0, [r0], -sp
   197f4:	strdeq	r0, [r0], -sp
   197f8:	strdeq	r0, [r0], -sp
   197fc:	strdeq	r0, [r0], -sp
   19800:	strdeq	r0, [r0], -sp
   19804:	strdeq	r0, [r0], -sp
   19808:	strdeq	r0, [r0], -sp
   1980c:	strdeq	r0, [r0], -sp
   19810:	strdeq	r0, [r0], -sp
   19814:	strdeq	r0, [r0], -sp
   19818:	strdeq	r0, [r0], -sp
   1981c:	strdeq	r0, [r0], -sp
   19820:			; <UNDEFINED> instruction: 0xfffffd0d
   19824:			; <UNDEFINED> instruction: 0xfffffbc5
   19828:	strdeq	r0, [r0], -sp
   1982c:			; <UNDEFINED> instruction: 0xfffffd0d
   19830:	strdeq	r0, [r0], -sp
   19834:			; <UNDEFINED> instruction: 0xfffffd0d
   19838:	strdeq	r0, [r0], -sp
   1983c:	strdeq	r0, [r0], -sp
   19840:	strdeq	r0, [r0], -sp
   19844:	strdeq	r0, [r0], -sp
   19848:	strdeq	r0, [r0], -sp
   1984c:	strdeq	r0, [r0], -sp
   19850:	strdeq	r0, [r0], -sp
   19854:	strdeq	r0, [r0], -sp
   19858:	strdeq	r0, [r0], -sp
   1985c:	strdeq	r0, [r0], -sp
   19860:	strdeq	r0, [r0], -sp
   19864:	strdeq	r0, [r0], -sp
   19868:	strdeq	r0, [r0], -sp
   1986c:	strdeq	r0, [r0], -sp
   19870:	strdeq	r0, [r0], -sp
   19874:	strdeq	r0, [r0], -sp
   19878:	strdeq	r0, [r0], -sp
   1987c:	strdeq	r0, [r0], -sp
   19880:	strdeq	r0, [r0], -sp
   19884:	strdeq	r0, [r0], -sp
   19888:	strdeq	r0, [r0], -sp
   1988c:	strdeq	r0, [r0], -sp
   19890:	strdeq	r0, [r0], -sp
   19894:	strdeq	r0, [r0], -sp
   19898:	strdeq	r0, [r0], -sp
   1989c:	strdeq	r0, [r0], -sp
   198a0:			; <UNDEFINED> instruction: 0xfffff99f
   198a4:			; <UNDEFINED> instruction: 0xfffffd0d
   198a8:			; <UNDEFINED> instruction: 0xfffff99f
   198ac:	andeq	r0, r0, r3, lsl #4
   198b0:			; <UNDEFINED> instruction: 0x26004635
   198b4:	andcs	lr, r0, #-100663296	; 0xfa000000
   198b8:			; <UNDEFINED> instruction: 0xf43f2f00
   198bc:	strcs	sl, [r0, #-3466]	; 0xfffff276
   198c0:			; <UNDEFINED> instruction: 0x462b4616
   198c4:	bllt	ff8178c8 <rpl_re_syntax_options@@Base+0xff7e6220>
   198c8:	str	r2, [r7, #512]	; 0x200
   198cc:	cmncs	r6, #0, 12
   198d0:	strcs	lr, [r0], -r3, ror #9
   198d4:	ldr	r2, [r2, #-884]!	; 0xfffffc8c
   198d8:	ldrt	r9, [r0], #2825	; 0xb09
   198dc:	blcs	40508 <rpl_re_syntax_options@@Base+0xee60>
   198e0:	orrshi	pc, lr, r0, asr #32
   198e4:	blls	2e74f0 <rpl_re_syntax_options@@Base+0x2b5e48>
   198e8:	ldrbcs	r2, [ip], #-1280	; 0xfffffb00
   198ec:	blls	212bb4 <rpl_re_syntax_options@@Base+0x1e150c>
   198f0:	andcc	r7, r0, #5898240	; 0x5a0000
   198f4:	andcs	fp, r1, #24, 30	; 0x60
   198f8:	bllt	fed978fc <rpl_re_syntax_options@@Base+0xfed66254>
   198fc:			; <UNDEFINED> instruction: 0xf0139b2d
   19900:	andle	r0, r9, r4, lsl #6
   19904:	vldmiane	r9!, {d9-d11}
   19908:	andle	r4, r4, #-1879048183	; 0x90000009
   1990c:	ldmdavc	ip, {r2, r3, r8, r9, fp, ip, pc}^
   19910:			; <UNDEFINED> instruction: 0xf0002c3f
   19914:	movwcs	r8, #423	; 0x1a7
   19918:			; <UNDEFINED> instruction: 0x461d243f
   1991c:	bllt	feb97920 <rpl_re_syntax_options@@Base+0xfeb66278>
   19920:	blcs	4054c <rpl_re_syntax_options@@Base+0xeea4>
   19924:	cmnhi	ip, r0, asr #32	; <UNPREDICTABLE>
   19928:	ldrtcs	r4, [pc], #-1565	; 19930 <sigaltstack@plt+0x170a8>
   1992c:	svclt	0x0000e487
   19930:	andeq	r6, r1, lr
   19934:	andeq	r0, r0, r0, lsl #4
   19938:	andeq	r4, r0, r4, lsl #27
   1993c:	andeq	r4, r0, r2, ror sp
   19940:	andeq	r4, r0, sl, lsl #23
   19944:	andeq	r4, r0, sl, lsr fp
   19948:	strdeq	r4, [r0], -lr
   1994c:	ldrdeq	r4, [r0], -r6
   19950:			; <UNDEFINED> instruction: 0x00004ab4
   19954:	andeq	r4, r0, sl, asr r9
   19958:	tstls	r8, #31744	; 0x7c00
   1995c:	andcs	r9, r0, #6144	; 0x1800
   19960:	andscs	lr, pc, #3358720	; 0x334000
   19964:	tstle	r3, r1, lsl #6
   19968:			; <UNDEFINED> instruction: 0xf7e89807
   1996c:	mulls	r6, r6, lr
   19970:	rsbslt	pc, r4, sp, asr #17
   19974:	stmib	sp, {r1, r2, r3, r4, r8, r9, fp, sp, pc}^
   19978:			; <UNDEFINED> instruction: 0xf8dd8919
   1997c:			; <UNDEFINED> instruction: 0xf8ddb060
   19980:	tstls	r5, #28
   19984:	stmib	sp, {r8, r9, sp}^
   19988:			; <UNDEFINED> instruction: 0x461e461b
   1998c:	bls	1a0084 <rpl_re_syntax_options@@Base+0x16e9dc>
   19990:	stmdaeq	r4, {r0, r3, r8, r9, fp, sp, lr, pc}
   19994:	blne	4ab308 <rpl_re_syntax_options@@Base+0x479c60>
   19998:			; <UNDEFINED> instruction: 0x46419815
   1999c:	mcr2	7, 6, pc, cr6, cr4, {7}	; <UNPREDICTABLE>
   199a0:	bicslt	r4, r8, r1, lsl #12
   199a4:			; <UNDEFINED> instruction: 0xf0001c43
   199a8:	andcc	r8, r2, r4, asr r1
   199ac:	orrhi	pc, fp, r0
   199b0:			; <UNDEFINED> instruction: 0xf1ba9b09
   199b4:	svclt	0x00140f02
   199b8:			; <UNDEFINED> instruction: 0xf0032300
   199bc:	blcs	1a5c8 <sigaltstack@plt+0x17d40>
   199c0:	addshi	pc, r7, r0, asr #32
   199c4:	strmi	r9, [lr], #-2078	; 0xfffff7e2
   199c8:	stc	7, cr15, [r6, #928]!	; 0x3a0
   199cc:	ldrbmi	r2, [r8], -r0, lsl #16
   199d0:	strcs	fp, [r0, #-3848]	; 0xfffff0f8
   199d4:	ldc	7, cr15, [r8, #-928]!	; 0xfffffc60
   199d8:	sbcsle	r2, r7, r0, lsl #16
   199dc:	ldrtmi	r9, [r4], sl, lsl #22
   199e0:	andeq	pc, r1, #133	; 0x85
   199e4:	ldmib	sp, {r0, r1, r3, r4, sl, fp, ip, pc}^
   199e8:	andsmi	r6, sl, ip, lsl fp
   199ec:	ldmdbhi	r9, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   199f0:	blcs	6b384 <rpl_re_syntax_options@@Base+0x39cdc>
   199f4:	ldcge	6, cr15, [r1, #-508]	; 0xfffffe04
   199f8:	ldrtmi	r4, [fp], #-1635	; 0xfffff99d
   199fc:	ldrsbt	pc, [r0], -sp	; <UNPREDICTABLE>
   19a00:	strls	r2, [ip, #-0]
   19a04:			; <UNDEFINED> instruction: 0xf04f4619
   19a08:	stcls	12, cr0, [fp, #-368]	; 0xfffffe90
   19a0c:	suble	r2, lr, r0, lsl #20
   19a10:	movweq	pc, #8618	; 0x21aa	; <UNPREDICTABLE>
   19a14:	blx	fecffa40 <rpl_re_syntax_options@@Base+0xfecce398>
   19a18:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   19a1c:			; <UNDEFINED> instruction: 0xf0402800
   19a20:			; <UNDEFINED> instruction: 0xf08580aa
   19a24:	andmi	r0, r3, r1
   19a28:	ldrbmi	sp, [r9, #21]
   19a2c:	eorcs	fp, r7, r4, lsl #31
   19a30:	andeq	pc, fp, r8, lsl #16
   19a34:	andeq	pc, r1, fp, lsl #2
   19a38:	svclt	0x00844581
   19a3c:			; <UNDEFINED> instruction: 0xf8082524
   19a40:			; <UNDEFINED> instruction: 0xf10b5000
   19a44:			; <UNDEFINED> instruction: 0xf10b0002
   19a48:	strmi	r0, [r1, #2819]	; 0xb03
   19a4c:	strcs	fp, [r7, #-3972]!	; 0xfffff07c
   19a50:	andpl	pc, r0, r8, lsl #16
   19a54:			; <UNDEFINED> instruction: 0xf10b461d
   19a58:	ldrbmi	r0, [r9, #769]	; 0x301
   19a5c:			; <UNDEFINED> instruction: 0xf808bf88
   19a60:	ldrmi	ip, [r9, #11]
   19a64:	stmibeq	r0!, {r3, r7, r8, r9, sl, fp, ip, sp, pc}
   19a68:	streq	pc, [r1, -r7, lsl #2]
   19a6c:	eorscc	fp, r0, r4, lsl #31
   19a70:	andeq	pc, r3, r8, lsl #16
   19a74:	movweq	pc, #8459	; 0x210b	; <UNPREDICTABLE>
   19a78:	bleq	115eac <rpl_re_syntax_options@@Base+0xe4804>
   19a7c:	svclt	0x00884599
   19a80:	sbceq	pc, r2, r4, asr #7
   19a84:	streq	pc, [r7], #-4
   19a88:	eorscc	fp, r0, r4, lsl #31
   19a8c:	andeq	pc, r3, r8, lsl #16
   19a90:			; <UNDEFINED> instruction: 0xf104428f
   19a94:	rsbsle	r0, sl, #48, 8	; 0x30000000
   19a98:	ldrbmi	r4, [r9, #1552]	; 0x610
   19a9c:			; <UNDEFINED> instruction: 0xf808bf88
   19aa0:			; <UNDEFINED> instruction: 0xf10b400b
   19aa4:			; <UNDEFINED> instruction: 0xf81e0b01
   19aa8:	bcs	2d6b4 <quoting_style_vals@@Base+0xfbf0>
   19aac:			; <UNDEFINED> instruction: 0xf080d1b0
   19ab0:	eormi	r0, fp, r1, lsl #6
   19ab4:	ldrdlt	fp, [lr, -fp]!	; <UNPREDICTABLE>
   19ab8:	svclt	0x008845d9
   19abc:	andgt	pc, fp, r8, lsl #16
   19ac0:	bleq	95ef4 <rpl_re_syntax_options@@Base+0x6484c>
   19ac4:	addmi	r3, pc, #262144	; 0x40000
   19ac8:	blcs	4e444 <rpl_re_syntax_options@@Base+0x1cd9c>
   19acc:	ldrbmi	sp, [r9, #106]	; 0x6a
   19ad0:	streq	pc, [r0], -pc, asr #32
   19ad4:			; <UNDEFINED> instruction: 0x2327bf84
   19ad8:	andcc	pc, fp, r8, lsl #16
   19adc:	movweq	pc, #4363	; 0x110b	; <UNPREDICTABLE>
   19ae0:	bleq	d5f14 <rpl_re_syntax_options@@Base+0xa486c>
   19ae4:	svclt	0x00844599
   19ae8:			; <UNDEFINED> instruction: 0xf8082527
   19aec:	ldrtmi	r5, [r5], -r3
   19af0:	stmdbcs	r1, {r0, r1, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   19af4:	svcge	0x0066f43f
   19af8:	bl	260c88 <rpl_re_syntax_options@@Base+0x22f5e0>
   19afc:	strbmi	r0, [sl], #-769	; 0xfffffcff
   19b00:			; <UNDEFINED> instruction: 0xf812441c
   19b04:	blcc	16e8710 <rpl_re_syntax_options@@Base+0x16b7068>
   19b08:	ldmdale	r2, {r0, r5, r8, r9, fp, sp}
   19b0c:			; <UNDEFINED> instruction: 0xf003e8df
   19b10:	ldrne	r1, [r1], #-1044	; 0xfffffbec
   19b14:	tstne	r1, r1, lsl r4
   19b18:	tstne	r1, r1, lsl r1
   19b1c:	tstne	r1, r1, lsl r1
   19b20:	tstne	r1, r1, lsl r1
   19b24:	tstne	r1, r1, lsl r1
   19b28:	tstne	r1, r1, lsl r1
   19b2c:	tstne	r1, r1, lsl r1
   19b30:	addsmi	r1, r4, #285212672	; 0x11000000
   19b34:	strb	sp, [r5, -r5, ror #3]
   19b38:	ldmdbge	r9, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   19b3c:	stmdaeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   19b40:	bls	2d2b6c <rpl_re_syntax_options@@Base+0x2a14c4>
   19b44:	adcsge	pc, r0, sp, asr #17
   19b48:	andsmi	r4, sl, r2, asr #13
   19b4c:	ldrsbthi	pc, [r0], sp	; <UNPREDICTABLE>
   19b50:	str	r9, [r0], #-522	; 0xfffffdf6
   19b54:	svclt	0x008845d9
   19b58:			; <UNDEFINED> instruction: 0xf63f9b0b
   19b5c:			; <UNDEFINED> instruction: 0x4659ab50
   19b60:	bllt	14d7b64 <rpl_re_syntax_options@@Base+0x14a64bc>
   19b64:	subls	pc, r8, sp, asr #17
   19b68:	ldrdls	pc, [r4], -sp	; <UNPREDICTABLE>
   19b6c:	bllt	ff797b70 <rpl_re_syntax_options@@Base+0xff7664c8>
   19b70:	strcs	r9, [r0, #-2570]	; 0xfffff5f6
   19b74:			; <UNDEFINED> instruction: 0xf8cde740
   19b78:			; <UNDEFINED> instruction: 0x46c2a0b0
   19b7c:			; <UNDEFINED> instruction: 0xf8dd930a
   19b80:			; <UNDEFINED> instruction: 0xf7ff80b0
   19b84:	strls	fp, [fp, #-3048]	; 0xfffff418
   19b88:			; <UNDEFINED> instruction: 0xf7ff9d0c
   19b8c:	strls	fp, [fp, #-2913]	; 0xfffff49f
   19b90:			; <UNDEFINED> instruction: 0xf7ff9d0c
   19b94:			; <UNDEFINED> instruction: 0xf10bbab4
   19b98:	movwls	r0, #47876	; 0xbb04
   19b9c:	ldrtcs	r2, [r0], #-1280	; 0xfffffb00
   19ba0:	bllt	1397ba4 <rpl_re_syntax_options@@Base+0x13664fc>
   19ba4:			; <UNDEFINED> instruction: 0xe778461e
   19ba8:	tstls	r1, #0, 6
   19bac:	ldrmi	r9, [fp], fp, lsl #6
   19bb0:	andcs	r9, r1, #1207959552	; 0x48000000
   19bb4:			; <UNDEFINED> instruction: 0xf04f930a
   19bb8:	blmi	fe35bbc8 <rpl_re_syntax_options@@Base+0xfe32a520>
   19bbc:	ldrbtmi	r9, [fp], #-520	; 0xfffffdf8
   19bc0:	andls	r9, sp, #-1879048192	; 0x90000000
   19bc4:			; <UNDEFINED> instruction: 0xf7ff930f
   19bc8:	movwcs	fp, #6390	; 0x18f6
   19bcc:	movwls	r9, #41736	; 0xa308
   19bd0:	movwls	r4, #54939	; 0xd69b
   19bd4:			; <UNDEFINED> instruction: 0xf8cd4b87
   19bd8:	ldrbtmi	r9, [fp], #-72	; 0xffffffb8
   19bdc:	subls	pc, r4, sp, asr #17
   19be0:	eorls	pc, ip, sp, asr #17
   19be4:	eorls	pc, r4, sp, asr #17
   19be8:			; <UNDEFINED> instruction: 0xf7ff930f
   19bec:	strtmi	fp, [fp], -r4, ror #17
   19bf0:	strcs	r2, [r0, #-1072]	; 0xfffffbd0
   19bf4:	bllt	917bf8 <rpl_re_syntax_options@@Base+0x8e6550>
   19bf8:			; <UNDEFINED> instruction: 0xf7ff461c
   19bfc:	ldrbmi	fp, [r9, #3035]	; 0xbdb
   19c00:	ldrteq	pc, [r0], #-79	; 0xffffffb1	; <UNPREDICTABLE>
   19c04:	teqcs	r0, #132, 30	; 0x210
   19c08:	andcc	pc, fp, r8, lsl #16
   19c0c:			; <UNDEFINED> instruction: 0xf1011c8b
   19c10:	ldrmi	r0, [r9, #2819]	; 0xb03
   19c14:	eorscs	fp, r0, r4, lsl #31
   19c18:	andeq	pc, r3, r8, lsl #16
   19c1c:	bllt	197c20 <rpl_re_syntax_options@@Base+0x166578>
   19c20:	adcsge	pc, r0, sp, asr #17
   19c24:			; <UNDEFINED> instruction: 0xf8dd46c2
   19c28:			; <UNDEFINED> instruction: 0xf7ff80b0
   19c2c:	bls	548a84 <rpl_re_syntax_options@@Base+0x5173dc>
   19c30:	ldmdavc	r3, {r0, r1, r5, r7, r9, sl, lr}
   19c34:			; <UNDEFINED> instruction: 0xf43f2b00
   19c38:	ldrbmi	sl, [r9, #2225]	; 0x8b1
   19c3c:			; <UNDEFINED> instruction: 0xf80abf88
   19c40:			; <UNDEFINED> instruction: 0xf812300b
   19c44:			; <UNDEFINED> instruction: 0xf10b3f01
   19c48:	blcs	1c854 <_IO_stdin_used@@Base+0x17a4>
   19c4c:			; <UNDEFINED> instruction: 0xf7ffd1f5
   19c50:	ldrtmi	fp, [r4], r5, lsr #17
   19c54:	ldmib	sp, {r0, r1, r3, r4, sl, fp, ip, pc}^
   19c58:	strcs	r6, [r0, #-2844]	; 0xfffff4e4
   19c5c:	ldmdbhi	r9, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   19c60:	strb	r9, [r5], sl, lsl #20
   19c64:	mrrcpl	11, 0, r9, r8, cr7
   19c68:	msreq	CPSR_c, #160, 2	; 0x28
   19c6c:	bcs	7867dc <rpl_re_syntax_options@@Base+0x755134>
   19c70:	movwcs	sp, #6263	; 0x1877
   19c74:	bls	5e9ec8 <rpl_re_syntax_options@@Base+0x5b8820>
   19c78:			; <UNDEFINED> instruction: 0xf43f4013
   19c7c:	blls	2855bc <rpl_re_syntax_options@@Base+0x253f14>
   19c80:	cmple	fp, r0, lsl #22
   19c84:	movweq	pc, #4363	; 0x110b	; <UNPREDICTABLE>
   19c88:	svclt	0x008845d9
   19c8c:	andmi	pc, fp, r8, lsl #16
   19c90:			; <UNDEFINED> instruction: 0x46044599
   19c94:	svclt	0x0084460f
   19c98:			; <UNDEFINED> instruction: 0xf8082222
   19c9c:			; <UNDEFINED> instruction: 0xf10b2003
   19ca0:	ldrmi	r0, [r9, #770]	; 0x302
   19ca4:	eorcs	fp, r2, #132, 30	; 0x210
   19ca8:	andcs	pc, r3, r8, lsl #16
   19cac:	movweq	pc, #12555	; 0x310b	; <UNPREDICTABLE>
   19cb0:	bleq	1560e4 <rpl_re_syntax_options@@Base+0x124a3c>
   19cb4:	svclt	0x00844599
   19cb8:			; <UNDEFINED> instruction: 0xf808223f
   19cbc:	andcs	r2, r0, #3
   19cc0:			; <UNDEFINED> instruction: 0xf7ff4615
   19cc4:	stmdals	r6, {r1, r4, r5, r7, r9, fp, ip, sp, pc}
   19cc8:	strbmi	r4, [r5], -r1, lsr #12
   19ccc:	addmi	r4, r1, #53477376	; 0x3300000
   19cd0:	ldcls	6, cr4, [fp], {180}	; 0xb4
   19cd4:	blvs	754450 <rpl_re_syntax_options@@Base+0x722da8>
   19cd8:	ldmdbhi	r9, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   19cdc:	strtmi	sp, [sl], -ip, lsl #4
   19ce0:	stmdblt	r5!, {r0, r2, r3, r5, fp, ip, sp, lr}
   19ce4:			; <UNDEFINED> instruction: 0xf812e068
   19ce8:	stccs	15, cr5, [r0, #-4]
   19cec:	movwcc	sp, #4157	; 0x103d
   19cf0:	addmi	r1, r1, #16318464	; 0xf90000
   19cf4:			; <UNDEFINED> instruction: 0x469cd3f7
   19cf8:	strcs	r9, [r0, #-2570]	; 0xfffff5f6
   19cfc:	movwcs	lr, #5752	; 0x1678
   19d00:	stmib	sp, {r3, r8, r9, ip, pc}^
   19d04:	andcs	r3, r0, #603979776	; 0x24000000
   19d08:	ldrmi	r9, [r3], sp, lsl #6
   19d0c:	andsls	r4, r1, #59392	; 0xe800
   19d10:	andls	r4, fp, #2063597568	; 0x7b000000
   19d14:	movwls	r9, #61970	; 0xf212
   19d18:	stmdalt	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   19d1c:	adcsge	pc, r0, sp, asr #17
   19d20:			; <UNDEFINED> instruction: 0xf8dd46c2
   19d24:			; <UNDEFINED> instruction: 0xf7ff80b0
   19d28:			; <UNDEFINED> instruction: 0x461abb1b
   19d2c:	blcs	40970 <rpl_re_syntax_options@@Base+0xf2c8>
   19d30:	andcs	fp, r0, #12, 30	; 0x30
   19d34:	andeq	pc, r1, #2
   19d38:	ldrmi	fp, [sl], -r2, ror #2
   19d3c:	cmplt	fp, fp, lsl r8
   19d40:	svclt	0x008845d9
   19d44:	andcc	pc, fp, sl, lsl #16
   19d48:	svccc	0x0001f812
   19d4c:	bleq	96180 <rpl_re_syntax_options@@Base+0x64ad8>
   19d50:	mvnsle	r2, r0, lsl #22
   19d54:	svclt	0x008445d9
   19d58:			; <UNDEFINED> instruction: 0xf80a2300
   19d5c:			; <UNDEFINED> instruction: 0xf7ff300b
   19d60:	movwcs	fp, #2834	; 0xb12
   19d64:			; <UNDEFINED> instruction: 0xf7ff461d
   19d68:	ldrmi	fp, [ip], r8, lsl #19
   19d6c:	ldrt	r9, [pc], -sl, lsl #20
   19d70:	adcsge	pc, r0, sp, asr #17
   19d74:			; <UNDEFINED> instruction: 0xf8dd46c2
   19d78:			; <UNDEFINED> instruction: 0xf1a880b0
   19d7c:	blx	fecda98c <rpl_re_syntax_options@@Base+0xfeca92e4>
   19d80:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   19d84:			; <UNDEFINED> instruction: 0xf7ff930a
   19d88:	blls	508928 <rpl_re_syntax_options@@Base+0x4d7280>
   19d8c:	bls	522da8 <rpl_re_syntax_options@@Base+0x4f1700>
   19d90:	stmdals	sp!, {r1, r2, r3, r8, fp, ip, pc}
   19d94:	andls	r9, r3, #4, 6	; 0x10000000
   19d98:	andls	r9, r1, r2, lsl #2
   19d9c:	blls	1ab6e4 <rpl_re_syntax_options@@Base+0x17a03c>
   19da0:	ldmdbls	r2, {r0, r1, r2, r9, fp, ip, pc}
   19da4:			; <UNDEFINED> instruction: 0xf7fe9400
   19da8:	strmi	pc, [r3], pc, lsr #31
   19dac:	blt	ffb17db0 <rpl_re_syntax_options@@Base+0xffae6708>
   19db0:	stmdaeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   19db4:	blt	ff417db8 <rpl_re_syntax_options@@Base+0xff3e6710>
   19db8:	ldr	r9, [r9], -sl, lsl #20
   19dbc:	tstls	r1, #0, 6
   19dc0:	ldrmi	r9, [fp], fp, lsl #6
   19dc4:	andcs	r9, r1, #1207959552	; 0x48000000
   19dc8:	blmi	33e9f8 <rpl_re_syntax_options@@Base+0x30d350>
   19dcc:	ldrbtmi	r9, [fp], #-520	; 0xfffffdf8
   19dd0:	andls	r9, sp, #-1879048192	; 0x90000000
   19dd4:			; <UNDEFINED> instruction: 0xf7fe930f
   19dd8:	movwcs	fp, #4078	; 0xfee
   19ddc:	tstls	r2, #268435456	; 0x10000000
   19de0:	movwls	r9, #45576	; 0xb208
   19de4:	ldmiblt	r1, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   19de8:	bl	15d7d90 <rpl_re_syntax_options@@Base+0x15a66e8>
   19dec:	stc	7, cr15, [lr, #-928]!	; 0xfffffc60
   19df0:	andeq	r3, r0, lr, lsr pc
   19df4:	andeq	r3, r0, lr, lsl #30
   19df8:	ldrdeq	r3, [r0], -r8
   19dfc:	andeq	r3, r0, lr, lsr #26
   19e00:	svcmi	0x00f0e92d
   19e04:	strmi	fp, [r6], -sp, lsl #1
   19e08:	tstls	r8, ip, lsl r6
   19e0c:			; <UNDEFINED> instruction: 0xf7e84693
   19e10:	svcmi	0x0042ec5e
   19e14:	ldrbtmi	r2, [pc], #-3584	; 19e1c <sigaltstack@plt+0x17594>
   19e18:	stmdavs	r3, {r0, r2, r3, r4, r5, fp, sp, lr}
   19e1c:	blle	1efea4c <rpl_re_syntax_options@@Base+0x1ecd3a4>
   19e20:			; <UNDEFINED> instruction: 0x46814b3f
   19e24:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   19e28:	lfmle	f4, 4, [pc], {179}	; 0xb3
   19e2c:	mvnsvc	pc, #82837504	; 0x4f00000
   19e30:	mvnsvc	pc, #192, 12	; 0xc000000
   19e34:	sfmle	f4, 2, [sp], #-632	; 0xfffffd88
   19e38:	beq	15625c <rpl_re_syntax_options@@Base+0x124bb4>
   19e3c:	stmdaeq	r1, {r1, r2, r8, ip, sp, lr, pc}
   19e40:	b	13eb39c <rpl_re_syntax_options@@Base+0x13b9cf4>
   19e44:	subsle	r0, fp, r8, asr #3
   19e48:			; <UNDEFINED> instruction: 0xf7f44628
   19e4c:			; <UNDEFINED> instruction: 0x4605faff
   19e50:	svcmi	0x00346038
   19e54:	ldrbtmi	r2, [pc], #-256	; 19e5c <sigaltstack@plt+0x175d4>
   19e58:	bl	fea33f40 <rpl_re_syntax_options@@Base+0xfea02898>
   19e5c:	bl	15a664 <rpl_re_syntax_options@@Base+0x128fbc>
   19e60:	sbcseq	r0, r2, r0, asr #1
   19e64:	mcrr	7, 14, pc, ip, cr8	; <UNPREDICTABLE>
   19e68:	andhi	pc, r0, r7, asr #17
   19e6c:	bl	174a10 <rpl_re_syntax_options@@Base+0x143368>
   19e70:			; <UNDEFINED> instruction: 0xf85503c6
   19e74:			; <UNDEFINED> instruction: 0xf104a036
   19e78:			; <UNDEFINED> instruction: 0xf8d40208
   19e7c:			; <UNDEFINED> instruction: 0xf8d48004
   19e80:	movwls	ip, #45096	; 0xb028
   19e84:	ldmdavs	fp, {r0, r4, r6, r9, sl, lr}^
   19e88:	stmdaeq	r1, {r3, r6, ip, sp, lr, pc}
   19e8c:	stmdavs	r7!, {r2, r8, r9, sl, ip, pc}
   19e90:	ldrmi	r9, [r8], -r9, lsl #4
   19e94:	ldrbmi	r9, [fp], -r8, lsl #20
   19e98:	svcls	0x00099700
   19e9c:	andgt	pc, ip, sp, asr #17
   19ea0:	andhi	pc, r4, sp, asr #17
   19ea4:	andls	r9, r7, r2, lsl #14
   19ea8:			; <UNDEFINED> instruction: 0xff2ef7fe
   19eac:	stmdale	r0!, {r1, r7, r8, sl, lr}
   19eb0:			; <UNDEFINED> instruction: 0xf1004b1d
   19eb4:	stmdals	r7, {r0, r9, fp}
   19eb8:			; <UNDEFINED> instruction: 0xf845447b
   19ebc:	addsmi	sl, r8, #54	; 0x36
   19ec0:			; <UNDEFINED> instruction: 0xf7e8d001
   19ec4:			; <UNDEFINED> instruction: 0x4650ea9a
   19ec8:	blx	fe757ea0 <rpl_re_syntax_options@@Base+0xfe7267f8>
   19ecc:	bvs	ff9c1b00 <rpl_re_syntax_options@@Base+0xff990458>
   19ed0:	bvs	fe96b844 <rpl_re_syntax_options@@Base+0xfe93a19c>
   19ed4:			; <UNDEFINED> instruction: 0xf8d44651
   19ed8:	bls	251ee0 <rpl_re_syntax_options@@Base+0x220838>
   19edc:	svcls	0x00096078
   19ee0:	strpl	lr, [r3], -sp, asr #19
   19ee4:	and	pc, r0, sp, asr #17
   19ee8:	strhi	lr, [r1, -sp, asr #19]
   19eec:			; <UNDEFINED> instruction: 0xf7fe9007
   19ef0:	blls	2d9b24 <rpl_re_syntax_options@@Base+0x2a847c>
   19ef4:			; <UNDEFINED> instruction: 0xf8c99807
   19ef8:	andlt	r3, sp, r0
   19efc:	svchi	0x00f0e8bd
   19f00:			; <UNDEFINED> instruction: 0xf7f42000
   19f04:	strmi	pc, [r5], -r3, lsr #21
   19f08:	muleq	r3, sl, r8
   19f0c:	stm	r5, {r0, r2, r3, r4, r5, sp, lr}
   19f10:	ldr	r0, [lr, r3]
   19f14:	blx	1257eee <rpl_re_syntax_options@@Base+0x1226846>
   19f18:	ldc	7, cr15, [r8], {232}	; 0xe8
   19f1c:	andeq	r5, r1, r2, ror r2
   19f20:	andeq	r5, r1, r0, lsr r2
   19f24:	strdeq	r5, [r1], -lr
   19f28:	andeq	r7, r1, ip, lsl #9
   19f2c:			; <UNDEFINED> instruction: 0x4604b570
   19f30:	bl	ff357ed8 <rpl_re_syntax_options@@Base+0xff326830>
   19f34:	stmdavs	r6, {r0, r2, r9, sl, lr}
   19f38:	strtmi	fp, [r0], -ip, lsr #2
   19f3c:			; <UNDEFINED> instruction: 0xf7f42130
   19f40:	eorvs	pc, lr, sp, lsl fp	; <UNPREDICTABLE>
   19f44:	stcmi	13, cr11, [r5], {112}	; 0x70
   19f48:	ldrbtmi	r2, [ip], #-304	; 0xfffffed0
   19f4c:	strvc	pc, [r0], #1284	; 0x504
   19f50:			; <UNDEFINED> instruction: 0xf7f44620
   19f54:	eorvs	pc, lr, r3, lsl fp	; <UNPREDICTABLE>
   19f58:	svclt	0x0000bd70
   19f5c:	strdeq	r7, [r1], -sl
   19f60:	stmdavs	r0, {r3, r8, ip, sp, pc}
   19f64:	stmdami	r3, {r4, r5, r6, r8, r9, sl, lr}
   19f68:			; <UNDEFINED> instruction: 0xf5004478
   19f6c:	stmdavs	r0, {r7, ip, sp, lr}
   19f70:	svclt	0x00004770
   19f74:	ldrdeq	r7, [r1], -ip
   19f78:	andvs	fp, r1, r8, lsl #2
   19f7c:	stmdami	r3, {r4, r5, r6, r8, r9, sl, lr}
   19f80:			; <UNDEFINED> instruction: 0xf5004478
   19f84:	andvs	r7, r1, r0, lsl #1
   19f88:	svclt	0x00004770
   19f8c:	andeq	r7, r1, r4, asr #7
   19f90:	orrslt	fp, r8, r0, lsr r4
   19f94:			; <UNDEFINED> instruction: 0xf100094c
   19f98:			; <UNDEFINED> instruction: 0xf0010308
   19f9c:			; <UNDEFINED> instruction: 0xf853011f
   19fa0:	blx	96e038 <rpl_re_syntax_options@@Base+0x93c990>
   19fa4:	submi	pc, r2, r1
   19fa8:	andeq	pc, r1, r0
   19fac:	andeq	pc, r1, #2
   19fb0:	rsbmi	r4, sl, sl, lsl #1
   19fb4:	eorcs	pc, r4, r3, asr #16
   19fb8:			; <UNDEFINED> instruction: 0x4770bc30
   19fbc:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
   19fc0:	addvc	pc, r0, r0, lsl #10
   19fc4:	svclt	0x0000e7e6
   19fc8:	andeq	r7, r1, r6, lsl #7
   19fcc:	tstlt	r0, r3, lsl #12
   19fd0:	subsvs	r6, r9, r8, asr r8
   19fd4:	blmi	ebd9c <rpl_re_syntax_options@@Base+0xba6f4>
   19fd8:			; <UNDEFINED> instruction: 0xf503447b
   19fdc:	ldmdavs	r8, {r7, r8, r9, ip, sp, lr}^
   19fe0:			; <UNDEFINED> instruction: 0x47706059
   19fe4:	andeq	r7, r1, ip, ror #6
   19fe8:	cmplt	r8, r8, lsl #10
   19fec:	svclt	0x00182a00
   19ff0:			; <UNDEFINED> instruction: 0xf04f2900
   19ff4:	andvs	r0, r3, sl, lsl #6
   19ff8:	stmib	r0, {r0, r2, r3, ip, lr, pc}^
   19ffc:	sfmlt	f1, 4, [r8, #-40]	; 0xffffffd8
   1a000:	bcs	2c020 <quoting_style_vals@@Base+0xe55c>
   1a004:	stmdbcs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   1a008:	movweq	pc, #41039	; 0xa04f	; <UNPREDICTABLE>
   1a00c:			; <UNDEFINED> instruction: 0xf5004478
   1a010:	andvs	r7, r3, r0, lsl #1
   1a014:			; <UNDEFINED> instruction: 0xf7e8d1f1
   1a018:	svclt	0x0000ec1a
   1a01c:	andeq	r7, r1, r8, lsr r3
   1a020:	svcmi	0x00f0e92d
   1a024:	strmi	fp, [r0], r7, lsl #1
   1a028:	ldcls	6, cr4, [r0], {137}	; 0x89
   1a02c:			; <UNDEFINED> instruction: 0x461e4692
   1a030:			; <UNDEFINED> instruction: 0xf7e8b1d4
   1a034:	bvs	ffa14d6c <rpl_re_syntax_options@@Base+0xff9e36c4>
   1a038:			; <UNDEFINED> instruction: 0x46524633
   1a03c:			; <UNDEFINED> instruction: 0xf8d04649
   1a040:	strmi	fp, [r5], -r0
   1a044:			; <UNDEFINED> instruction: 0xf1049704
   1a048:	bvs	fe99bc70 <rpl_re_syntax_options@@Base+0xfe96a5c8>
   1a04c:	stmib	sp, {r6, r9, sl, lr}^
   1a050:	stmdavs	r7!, {r1, r9, sl, ip, sp, lr}^
   1a054:	stmdavs	r4!, {r0, r8, r9, sl, ip, pc}
   1a058:			; <UNDEFINED> instruction: 0xf7fe9400
   1a05c:			; <UNDEFINED> instruction: 0xf8c5fe55
   1a060:	andlt	fp, r7, r0
   1a064:	svchi	0x00f0e8bd
   1a068:	ldrbtmi	r4, [ip], #-3074	; 0xfffff3fe
   1a06c:	strvc	pc, [r0], #1284	; 0x504
   1a070:	svclt	0x0000e7df
   1a074:	ldrdeq	r7, [r1], -sl
   1a078:	svcmi	0x00f0e92d
   1a07c:	addlt	r4, fp, r1, lsl #13
   1a080:	ldrmi	r4, [r6], -sl, lsl #13
   1a084:	blcs	2b8fc <quoting_style_vals@@Base+0xde38>
   1a088:			; <UNDEFINED> instruction: 0xf7e8d039
   1a08c:	bvs	ff914d14 <rpl_re_syntax_options@@Base+0xff8e366c>
   1a090:	tstcs	r0, r5, ror #16
   1a094:	stmdaeq	r8, {r2, r8, ip, sp, lr, pc}
   1a098:	svclt	0x0008428e
   1a09c:	streq	pc, [r1, #-69]	; 0xffffffbb
   1a0a0:	stmdavs	r2, {r0, r1, r2, r8, sl, ip, pc}
   1a0a4:	movwls	r4, #17927	; 0x4607
   1a0a8:	ldrbmi	r4, [r3], -r8, lsl #12
   1a0ac:	bvs	fe8be8cc <rpl_re_syntax_options@@Base+0xfe88d224>
   1a0b0:	andhi	pc, r8, sp, asr #17
   1a0b4:	andls	r9, r3, #4194304	; 0x400000
   1a0b8:	stmdavs	r5!, {r1, r3, r6, r9, sl, lr}
   1a0bc:			; <UNDEFINED> instruction: 0xf7fe9500
   1a0c0:	mcrrne	14, 2, pc, r1, cr3	; <UNPREDICTABLE>
   1a0c4:	smlabbls	r9, r3, r6, r4
   1a0c8:			; <UNDEFINED> instruction: 0xf7f44608
   1a0cc:	bvs	ff998740 <rpl_re_syntax_options@@Base+0xff967098>
   1a0d0:	stmdbls	r9, {r1, r3, r6, r9, sl, lr}
   1a0d4:	strls	r4, [r4, #-1619]	; 0xfffff9ad
   1a0d8:	strls	r6, [r3, #-2725]	; 0xfffff55b
   1a0dc:	stmib	sp, {r0, r1, r2, r8, sl, fp, ip, pc}^
   1a0e0:	stmdavs	r4!, {r0, fp, ip, lr}
   1a0e4:	andls	r9, r8, r0, lsl #8
   1a0e8:	mcr2	7, 0, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
   1a0ec:	eorsvs	r9, sl, r6, lsl #20
   1a0f0:			; <UNDEFINED> instruction: 0xf8c6b10e
   1a0f4:	stmdals	r8, {ip, sp, pc}
   1a0f8:	pop	{r0, r1, r3, ip, sp, pc}
   1a0fc:	stcmi	15, cr8, [r2], {240}	; 0xf0
   1a100:			; <UNDEFINED> instruction: 0xf504447c
   1a104:	strb	r7, [r0, r0, lsl #9]
   1a108:	andeq	r7, r1, r4, asr #4
   1a10c:	andcs	r4, r0, #19922944	; 0x1300000
   1a110:	svclt	0x00b2f7ff
   1a114:	blmi	62c978 <rpl_re_syntax_options@@Base+0x5fb2d0>
   1a118:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
   1a11c:	ldrblt	r6, [r0, #-2066]!	; 0xfffff7ee
   1a120:	ldmdavs	lr, {r0, r9, fp, sp}
   1a124:			; <UNDEFINED> instruction: 0xf1a6dd0a
   1a128:	ldrtmi	r0, [r4], -r8, lsl #10
   1a12c:	strbeq	lr, [r2, #2821]	; 0xb05
   1a130:	strcc	r6, [r8], #-2272	; 0xfffff720
   1a134:	stmdb	r0!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1a138:	mvnsle	r4, ip, lsr #5
   1a13c:	ldmdavs	r0!, {r0, r1, r2, r3, sl, fp, lr}^
   1a140:	adcmi	r4, r0, #124, 8	; 0x7c000000
   1a144:			; <UNDEFINED> instruction: 0xf7e8d007
   1a148:	blmi	3946b0 <rpl_re_syntax_options@@Base+0x363008>
   1a14c:	addvc	pc, r0, #1325400064	; 0x4f000000
   1a150:	stmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
   1a154:	cfstrsmi	mvf2, [fp], {1}
   1a158:	cfstrsne	mvf4, [r5, #-496]!	; 0xfffffe10
   1a15c:	andle	r4, r3, lr, lsr #5
   1a160:			; <UNDEFINED> instruction: 0xf7e84630
   1a164:	eorvs	lr, r5, sl, asr #18
   1a168:	andcs	r4, r1, #7168	; 0x1c00
   1a16c:	andsvs	r4, sl, fp, ror r4
   1a170:	svclt	0x0000bd70
   1a174:	andeq	r4, r1, ip, lsr pc
   1a178:	andeq	r4, r1, lr, ror #30
   1a17c:	andeq	r7, r1, r4, lsl #4
   1a180:	andeq	r4, r1, r8, lsr pc
   1a184:	andeq	r4, r1, r0, lsr pc
   1a188:	andeq	r4, r1, r8, ror #29
   1a18c:			; <UNDEFINED> instruction: 0xf04f4b03
   1a190:	ldrbtmi	r3, [fp], #-767	; 0xfffffd01
   1a194:	orrvc	pc, r0, #12582912	; 0xc00000
   1a198:	svclt	0x0000e632
   1a19c:			; <UNDEFINED> instruction: 0x000171b2
   1a1a0:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
   1a1a4:	orrvc	pc, r0, #12582912	; 0xc00000
   1a1a8:	svclt	0x0000e62a
   1a1ac:	andeq	r7, r1, r2, lsr #3
   1a1b0:	strmi	r4, [r1], -r4, lsl #22
   1a1b4:	rscscc	pc, pc, #79	; 0x4f
   1a1b8:	ldrbtmi	r2, [fp], #-0
   1a1bc:	orrvc	pc, r0, #12582912	; 0xc00000
   1a1c0:	svclt	0x0000e61e
   1a1c4:	andeq	r7, r1, sl, lsl #3
   1a1c8:	strmi	r4, [sl], -r3, lsl #22
   1a1cc:	andcs	r4, r0, r1, lsl #12
   1a1d0:			; <UNDEFINED> instruction: 0xf503447b
   1a1d4:	ldr	r7, [r3], -r0, lsl #7
   1a1d8:	andeq	r7, r1, r4, ror r1
   1a1dc:	ldrblt	r4, [r0, #2830]!	; 0xb0e
   1a1e0:	cfstrsmi	mvf4, [lr, #-492]	; 0xfffffe14
   1a1e4:	stcge	0, cr11, [r1], {143}	; 0x8f
   1a1e8:			; <UNDEFINED> instruction: 0x46064617
   1a1ec:			; <UNDEFINED> instruction: 0x4620595d
   1a1f0:	movwls	r6, #55339	; 0xd82b
   1a1f4:	ldc2	7, cr15, [r6, #-1016]	; 0xfffffc08
   1a1f8:			; <UNDEFINED> instruction: 0xf04f4623
   1a1fc:			; <UNDEFINED> instruction: 0x463932ff
   1a200:			; <UNDEFINED> instruction: 0xf7ff4630
   1a204:	bls	399a00 <rpl_re_syntax_options@@Base+0x368358>
   1a208:	addsmi	r6, sl, #2818048	; 0x2b0000
   1a20c:	andlt	sp, pc, r1, lsl #2
   1a210:			; <UNDEFINED> instruction: 0xf7e8bdf0
   1a214:	svclt	0x0000e942
   1a218:	andeq	r4, r1, r8, asr #22
   1a21c:	andeq	r0, r0, r0, lsl #4
   1a220:	mvnsmi	lr, sp, lsr #18
   1a224:	stcmi	6, cr4, [lr], {152}	; 0x98
   1a228:	stcmi	0, cr11, [lr, #-568]	; 0xfffffdc8
   1a22c:	ldrbtmi	r4, [ip], #-1559	; 0xfffff9e9
   1a230:	strtmi	r4, [r3], -r6, lsl #12
   1a234:	ldmdbpl	sp, {r0, sl, fp, sp, pc}^
   1a238:	stmdavs	fp!, {r5, r9, sl, lr}
   1a23c:			; <UNDEFINED> instruction: 0xf7fe930d
   1a240:			; <UNDEFINED> instruction: 0x4623fcf1
   1a244:	ldrtmi	r4, [r9], -r2, asr #12
   1a248:			; <UNDEFINED> instruction: 0xf7ff4630
   1a24c:	bls	3999b8 <rpl_re_syntax_options@@Base+0x368310>
   1a250:	addsmi	r6, sl, #2818048	; 0x2b0000
   1a254:	andlt	sp, lr, r2, lsl #2
   1a258:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1a25c:	ldmdb	ip, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1a260:	strdeq	r4, [r1], -sl
   1a264:	andeq	r0, r0, r0, lsl #4
   1a268:	strmi	r4, [r1], -sl, lsl #12
   1a26c:			; <UNDEFINED> instruction: 0xf7ff2000
   1a270:	svclt	0x0000bfb5
   1a274:			; <UNDEFINED> instruction: 0x460a4613
   1a278:	andcs	r4, r0, r1, lsl #12
   1a27c:	svclt	0x00d0f7ff
   1a280:	ldrbmi	lr, [r0, sp, lsr #18]!
   1a284:	ldcmi	6, cr4, [ip], {150}	; 0x96
   1a288:	strmi	r4, [r9], r0, lsl #13
   1a28c:	ldrbtmi	r4, [ip], #-3611	; 0xfffff1e5
   1a290:			; <UNDEFINED> instruction: 0xf504b08e
   1a294:	svcmi	0x001a7480
   1a298:	cfstrsge	mvf4, [r1, #-504]	; 0xfffffe08
   1a29c:	b	140d2e0 <rpl_re_syntax_options@@Base+0x13dbc38>
   1a2a0:	ldmibpl	r6!, {r1, r2, r3, r4, r6, sl, fp, ip}^
   1a2a4:			; <UNDEFINED> instruction: 0xf00eaf03
   1a2a8:	strgt	r0, [pc, #-3615]	; 19491 <sigaltstack@plt+0x16c09>
   1a2ac:			; <UNDEFINED> instruction: 0xf8d6cc0f
   1a2b0:	strgt	sl, [pc, #-0]	; 1a2b8 <sigaltstack@plt+0x17a30>
   1a2b4:	muleq	pc, r4, r8	; <UNPREDICTABLE>
   1a2b8:	eorsge	pc, r4, sp, asr #17
   1a2bc:	andeq	lr, pc, r5, lsl #17
   1a2c0:			; <UNDEFINED> instruction: 0xf857464a
   1a2c4:	blge	6e37c <rpl_re_syntax_options@@Base+0x3ccd4>
   1a2c8:	andcs	r4, r0, r1, asr #12
   1a2cc:	vst1.8	{d15-d16}, [lr :128], r5
   1a2d0:			; <UNDEFINED> instruction: 0xf00443e4
   1a2d4:	blx	11b2e0 <rpl_re_syntax_options@@Base+0xe9c38>
   1a2d8:	rsbmi	pc, ip, lr, lsl #8
   1a2dc:	eormi	pc, ip, r7, asr #16
   1a2e0:	stc2	7, cr15, [lr, #1020]	; 0x3fc
   1a2e4:	ldmdavs	r3!, {r0, r2, r3, r9, fp, ip, pc}
   1a2e8:			; <UNDEFINED> instruction: 0xd102429a
   1a2ec:	pop	{r1, r2, r3, ip, sp, pc}
   1a2f0:			; <UNDEFINED> instruction: 0xf7e887f0
   1a2f4:	svclt	0x0000e8d2
   1a2f8:	strheq	r7, [r1], -r6
   1a2fc:	muleq	r1, r0, sl
   1a300:	andeq	r0, r0, r0, lsl #4
   1a304:			; <UNDEFINED> instruction: 0xf04f460a
   1a308:			; <UNDEFINED> instruction: 0xf7ff31ff
   1a30c:	svclt	0x0000bfb9
   1a310:			; <UNDEFINED> instruction: 0xf04f223a
   1a314:			; <UNDEFINED> instruction: 0xf7ff31ff
   1a318:	svclt	0x0000bfb3
   1a31c:			; <UNDEFINED> instruction: 0xf7ff223a
   1a320:	svclt	0x0000bfaf
   1a324:	push	{r3, r4, r8, r9, fp, lr}
   1a328:	ldrbtmi	r4, [fp], #-496	; 0xfffffe10
   1a32c:	addslt	r4, sl, r7, lsl sp
   1a330:	ldrmi	r4, [r0], r7, lsl #12
   1a334:	ldmdbpl	lr, {r2, r3, r5, r6, r9, sl, lr}^
   1a338:	stcge	6, cr4, [sp, #-128]	; 0xffffff80
   1a33c:	tstls	r9, #3342336	; 0x330000
   1a340:	ldc2l	7, cr15, [r0], #-1016	; 0xfffffc08
   1a344:	strgt	ip, [pc, #-3087]	; 1973d <sigaltstack@plt+0x16eb5>
   1a348:			; <UNDEFINED> instruction: 0xf8ddcc0f
   1a34c:	strgt	lr, [pc, #-64]	; 1a314 <sigaltstack@plt+0x17a8c>
   1a350:			; <UNDEFINED> instruction: 0x0c0eea6f
   1a354:	muleq	pc, r4, r8	; <UNPREDICTABLE>
   1a358:	strvs	pc, [r0], #12
   1a35c:	streq	lr, [lr], #-2692	; 0xfffff57c
   1a360:	stm	r5, {r4, sl, ip, pc}
   1a364:	blge	35a3a8 <rpl_re_syntax_options@@Base+0x328d00>
   1a368:	rscscc	pc, pc, #79	; 0x4f
   1a36c:	ldrtmi	r4, [r8], -r1, asr #12
   1a370:	stc2l	7, cr15, [r6, #-1020]	; 0xfffffc04
   1a374:	ldmdavs	r3!, {r0, r3, r4, r9, fp, ip, pc}
   1a378:			; <UNDEFINED> instruction: 0xd102429a
   1a37c:	pop	{r1, r3, r4, ip, sp, pc}
   1a380:			; <UNDEFINED> instruction: 0xf7e881f0
   1a384:	svclt	0x0000e88a
   1a388:	strdeq	r4, [r1], -lr
   1a38c:	andeq	r0, r0, r0, lsl #4
   1a390:	ldrbmi	lr, [r0, sp, lsr #18]!
   1a394:	ldcmi	0, cr11, [ip], {144}	; 0x90
   1a398:	ldrmi	r4, [r4], lr, lsl #13
   1a39c:	ldrbtmi	r4, [ip], #-1664	; 0xfffff980
   1a3a0:			; <UNDEFINED> instruction: 0xf5044699
   1a3a4:	blge	f75ac <rpl_re_syntax_options@@Base+0xc5f04>
   1a3a8:			; <UNDEFINED> instruction: 0xf1bc9301
   1a3ac:	svclt	0x00180f00
   1a3b0:	svceq	0x0000f1be
   1a3b4:			; <UNDEFINED> instruction: 0xf04fcc0f
   1a3b8:	vnmlsmi.f32	s0, s8, s20
   1a3bc:	stcls	15, cr4, [r1, #-80]	; 0xffffffb0
   1a3c0:	ldmibpl	r6!, {r1, r2, r3, r4, r5, r6, sl, lr}^
   1a3c4:	cfstr32gt	mvfx12, [pc], {15}
   1a3c8:			; <UNDEFINED> instruction: 0xf8cd6837
   1a3cc:	strgt	sl, [pc, #-12]	; 1a3c8 <sigaltstack@plt+0x17b40>
   1a3d0:	muleq	pc, r4, r8	; <UNPREDICTABLE>
   1a3d4:	stm	r5, {r0, r1, r2, r3, r8, r9, sl, ip, pc}
   1a3d8:	andsle	r0, r2, pc
   1a3dc:	strbmi	r9, [r9], -r1, lsl #22
   1a3e0:			; <UNDEFINED> instruction: 0x46409a18
   1a3e4:	eors	pc, r4, sp, asr #17
   1a3e8:	eorsgt	pc, r8, sp, asr #17
   1a3ec:	stc2	7, cr15, [r8, #-1020]	; 0xfffffc04
   1a3f0:	ldmdavs	r3!, {r0, r1, r2, r3, r9, fp, ip, pc}
   1a3f4:			; <UNDEFINED> instruction: 0xd102429a
   1a3f8:	pop	{r4, ip, sp, pc}
   1a3fc:			; <UNDEFINED> instruction: 0xf7e887f0
   1a400:			; <UNDEFINED> instruction: 0xf7e8e84c
   1a404:	svclt	0x0000ea24
   1a408:	andeq	r6, r1, r6, lsr #31
   1a40c:	andeq	r4, r1, r8, ror #18
   1a410:	andeq	r0, r0, r0, lsl #4
   1a414:	addlt	fp, r2, r0, lsl r5
   1a418:	ldrbtcc	pc, [pc], #79	; 1a420 <sigaltstack@plt+0x17b98>	; <UNPREDICTABLE>
   1a41c:			; <UNDEFINED> instruction: 0xf7ff9400
   1a420:			; <UNDEFINED> instruction: 0xb002ffb7
   1a424:	svclt	0x0000bd10
   1a428:	addlt	fp, r2, r0, lsl r5
   1a42c:			; <UNDEFINED> instruction: 0xf04f4613
   1a430:			; <UNDEFINED> instruction: 0x460a34ff
   1a434:	strmi	r9, [r1], -r0, lsl #8
   1a438:			; <UNDEFINED> instruction: 0xf7ff2000
   1a43c:	andlt	pc, r2, r9, lsr #31
   1a440:	svclt	0x0000bd10
   1a444:	addlt	fp, r3, r0, lsl #10
   1a448:	ldrmi	r9, [r3], -r0, lsl #6
   1a44c:	strmi	r4, [r1], -sl, lsl #12
   1a450:			; <UNDEFINED> instruction: 0xf7ff2000
   1a454:	mullt	r3, sp, pc	; <UNPREDICTABLE>
   1a458:	blx	1585d6 <rpl_re_syntax_options@@Base+0x126f2e>
   1a45c:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
   1a460:	strb	r3, [sp], #772	; 0x304
   1a464:	strdeq	r4, [r1], -r6
   1a468:	strmi	r4, [sl], -r3, lsl #22
   1a46c:	andcs	r4, r0, r1, lsl #12
   1a470:	movwcc	r4, #17531	; 0x447b
   1a474:	svclt	0x0000e4c4
   1a478:	andeq	r4, r1, r4, ror #23
   1a47c:			; <UNDEFINED> instruction: 0xf04f4b02
   1a480:	ldrbtmi	r3, [fp], #-767	; 0xfffffd01
   1a484:	ldrt	r3, [fp], #772	; 0x304
   1a488:	ldrdeq	r4, [r1], -r2
   1a48c:	strmi	r4, [r1], -r3, lsl #22
   1a490:	rscscc	pc, pc, #79	; 0x4f
   1a494:	ldrbtmi	r2, [fp], #-0
   1a498:	ldrt	r3, [r1], #772	; 0x304
   1a49c:			; <UNDEFINED> instruction: 0x00014bbe
   1a4a0:	svcmi	0x00f0e92d
   1a4a4:	ldclmi	6, cr4, [r1], #-580	; 0xfffffdbc
   1a4a8:	cfstr32pl	mvfx15, [r1, #692]	; 0x2b4
   1a4ac:	addlt	r4, r7, r0, ror sl
   1a4b0:	strcs	r4, [r0, #-1148]	; 0xfffffb84
   1a4b4:	svcge	0x000e9007
   1a4b8:	strmi	r9, [r8], r6, lsl #2
   1a4bc:	strmi	r9, [r2], r3, lsl #6
   1a4c0:			; <UNDEFINED> instruction: 0xf50d58a6
   1a4c4:	strls	r5, [r0, #-1155]	; 0xfffffb7d
   1a4c8:	stmdavs	r4!, {r0, r1, r3, r5, r9, sl, lr}
   1a4cc:	strls	r4, [r5], -r8, asr #12
   1a4d0:	ldmdavs	r6!, {r1, r3, r5, r9, sl, lr}
   1a4d4:	strls	r4, [r4], #-1577	; 0xfffff9d7
   1a4d8:	strpl	pc, [r1], #1293	; 0x50d
   1a4dc:	smladls	r2, r4, r4, r3
   1a4e0:	stcge	0, cr6, [fp], {38}	; 0x26
   1a4e4:	svc	0x004ef7e7
   1a4e8:			; <UNDEFINED> instruction: 0xf8474643
   1a4ec:	mcrge	12, 0, sl, cr12, cr4, {0}
   1a4f0:	ldchi	8, cr15, [r0], {71}	; 0x47
   1a4f4:	blcs	46130 <rpl_re_syntax_options@@Base+0x14a88>
   1a4f8:	adcshi	pc, r1, r0
   1a4fc:	stmdaeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}
   1a500:	bleq	95693c <rpl_re_syntax_options@@Base+0x925294>
   1a504:	bpl	fe057648 <rpl_re_syntax_options@@Base+0xfe025fa0>
   1a508:	stmdavs	r3!, {r0, r2, sp, lr, pc}
   1a50c:	ldrdcs	pc, [r0], -r8
   1a510:	ldrmi	r1, [sp], #-3035	; 0xfffff425
   1a514:			; <UNDEFINED> instruction: 0x9600b1b2
   1a518:	strbmi	r4, [r2], -r3, lsr #12
   1a51c:			; <UNDEFINED> instruction: 0x46484659
   1a520:			; <UNDEFINED> instruction: 0xf8c66027
   1a524:			; <UNDEFINED> instruction: 0xf7e7a000
   1a528:	andcc	lr, r1, lr, lsr #30
   1a52c:			; <UNDEFINED> instruction: 0xf7e8d1ed
   1a530:	stmdavs	r3, {r1, r2, r3, r6, r7, fp, sp, lr, pc}
   1a534:	rscle	r2, r8, r7, lsl #22
   1a538:	ssatmi	r2, #9, r6, lsl #22
   1a53c:			; <UNDEFINED> instruction: 0xf04fd003
   1a540:	ldrsh	r3, [r8], #-63	; 0xffffffc1
   1a544:	stcls	6, cr4, [r2, #-672]	; 0xfffffd60
   1a548:	strls	r2, [r0], -r0, lsl #4
   1a54c:	cfstrspl	mvf15, [r0], {79}	; 0x4f
   1a550:			; <UNDEFINED> instruction: 0x46234611
   1a554:			; <UNDEFINED> instruction: 0xf8454648
   1a558:			; <UNDEFINED> instruction: 0xf8457c0c
   1a55c:			; <UNDEFINED> instruction: 0xf7e7cc08
   1a560:	andcc	lr, r1, r2, lsl pc
   1a564:	stcls	0, cr13, [r2, #-940]	; 0xfffffc54
   1a568:	stccc	8, cr15, [ip], {85}	; 0x55
   1a56c:			; <UNDEFINED> instruction: 0x46431bdf
   1a570:	ldrshle	r1, [fp], #-141	; 0xffffff73
   1a574:			; <UNDEFINED> instruction: 0xf8d39b03
   1a578:			; <UNDEFINED> instruction: 0xf1baa000
   1a57c:	suble	r0, r8, r0, lsl #30
   1a580:	ldmdavs	fp, {r2, r8, r9, fp, ip, pc}
   1a584:	movtle	r4, #17067	; 0x42ab
   1a588:	strbmi	r2, [r8], -r0, lsl #6
   1a58c:			; <UNDEFINED> instruction: 0x4619461a
   1a590:			; <UNDEFINED> instruction: 0xf7e79300
   1a594:	bls	d617c <rpl_re_syntax_options@@Base+0xa4ad4>
   1a598:	blls	1c09bc <rpl_re_syntax_options@@Base+0x18f314>
   1a59c:	ldmdaeq	r0, {r1, r5, r7, r8, ip, sp, lr, pc}
   1a5a0:	ldreq	pc, [r4, -r2, lsr #3]
   1a5a4:	stcge	8, cr15, [ip], {66}	; 0x42
   1a5a8:	ldcne	8, cr15, [r4], {66}	; 0x42
   1a5ac:	ldccc	8, cr15, [r0], {66}	; 0x42
   1a5b0:	stcpl	8, cr15, [r8], {66}	; 0x42
   1a5b4:	strls	fp, [r0], -r3, ror #2
   1a5b8:	strbmi	r4, [r2], -r3, lsr #12
   1a5bc:			; <UNDEFINED> instruction: 0x46484639
   1a5c0:	cdp	7, 14, cr15, cr0, cr7, {7}
   1a5c4:	eorsle	r3, r5, r1
   1a5c8:	ldrdcc	pc, [r0], -r8
   1a5cc:	mvnsle	r2, r0, lsl #22
   1a5d0:	strls	r2, [r0], -r0, lsl #4
   1a5d4:	strbmi	r4, [r8], -r3, lsr #12
   1a5d8:			; <UNDEFINED> instruction: 0xf7e74611
   1a5dc:	ldrdcc	lr, [r1], -r4
   1a5e0:	blls	ce69c <rpl_re_syntax_options@@Base+0x9cff4>
   1a5e4:	stccc	8, cr15, [r8], {83}	; 0x53
   1a5e8:	teqle	sp, r0, lsl #22
   1a5ec:			; <UNDEFINED> instruction: 0xf8c29a03
   1a5f0:	bls	1425f8 <rpl_re_syntax_options@@Base+0x110f50>
   1a5f4:			; <UNDEFINED> instruction: 0xf50d6015
   1a5f8:	ldrmi	r5, [r8], -r1, lsl #5
   1a5fc:	andscc	r9, r4, #5120	; 0x1400
   1a600:	ldmdavs	fp, {r1, r4, fp, sp, lr}
   1a604:			; <UNDEFINED> instruction: 0xd12d429a
   1a608:	cfstr32pl	mvfx15, [r1, #52]	; 0x34
   1a60c:	pop	{r0, r1, r2, ip, sp, pc}
   1a610:	qsub8mi	r8, r8, r0
   1a614:	svc	0x00ecf7e7
   1a618:	stmdacs	r0, {r1, r7, r9, sl, lr}
   1a61c:			; <UNDEFINED> instruction: 0xf7e8d1b4
   1a620:	andcs	lr, ip, #5636096	; 0x560000
   1a624:	mvnscc	pc, #79	; 0x4f
   1a628:	strb	r6, [r4, r2]!
   1a62c:	andsvs	r9, sp, r4, lsl #22
   1a630:	strb	r4, [r0, fp, lsr #12]!
   1a634:	stmda	sl, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1a638:	blcs	5b464c <rpl_re_syntax_options@@Base+0x582fa4>
   1a63c:	blls	10e964 <rpl_re_syntax_options@@Base+0xdd2bc>
   1a640:	ldrbmi	r6, [r3, #-2075]	; 0xfffff7e5
   1a644:	svcge	0x007bf43f
   1a648:	stmda	r0, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1a64c:	strmi	r6, [r4], -r5, lsl #16
   1a650:			; <UNDEFINED> instruction: 0xf7e74650
   1a654:			; <UNDEFINED> instruction: 0xf04feed2
   1a658:	strdvs	r3, [r5], -pc	; <UNPREDICTABLE>
   1a65c:	blls	1d4590 <rpl_re_syntax_options@@Base+0x1a2ee8>
   1a660:			; <UNDEFINED> instruction: 0xe7704698
   1a664:	svc	0x0018f7e7
   1a668:	ldm	r0!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1a66c:	andeq	r4, r1, r8, ror r8
   1a670:	andeq	r0, r0, r0, lsl #4
   1a674:	bmi	152d3c8 <rpl_re_syntax_options@@Base+0x14fbd20>
   1a678:	push	{r0, r1, r3, r4, r5, r6, sl, lr}
   1a67c:	strdlt	r4, [sp], r0
   1a680:			; <UNDEFINED> instruction: 0x460f589b
   1a684:	movwls	r9, #20487	; 0x5007
   1a688:	movwls	r6, #47131	; 0xb81b
   1a68c:	stmda	r4, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1a690:	svcpl	0x0080f5b0
   1a694:	svclt	0x00384682
   1a698:	bne	54fdc <rpl_re_syntax_options@@Base+0x23934>
   1a69c:			; <UNDEFINED> instruction: 0xf10a9008
   1a6a0:	ldrtmi	r0, [r0], -r1, lsl #12
   1a6a4:	svc	0x00a4f7e7
   1a6a8:	stmdacs	r0, {r0, r2, r9, sl, lr}
   1a6ac:	addhi	pc, r2, r0
   1a6b0:	ldrtmi	r2, [r8], -r0, lsl #6
   1a6b4:	ldrmi	r9, [sl], -r0, lsl #6
   1a6b8:	stcge	6, cr4, [r8], {25}
   1a6bc:	stmdbeq	r4!, {r0, r2, r3, r8, ip, sp, lr, pc}
   1a6c0:			; <UNDEFINED> instruction: 0xf10d9404
   1a6c4:			; <UNDEFINED> instruction: 0xf7e70828
   1a6c8:	blge	216048 <rpl_re_syntax_options@@Base+0x1e49a0>
   1a6cc:	bpl	294e08 <rpl_re_syntax_options@@Base+0x263760>
   1a6d0:	ands	r9, ip, r3, lsl #6
   1a6d4:	svc	0x00faf7e7
   1a6d8:	strmi	r6, [r2], r3, lsl #16
   1a6dc:	eorsle	r2, fp, r6, lsl fp
   1a6e0:	cmple	r6, r7, lsl #22
   1a6e4:	bleq	11d5028 <rpl_re_syntax_options@@Base+0x11a3980>
   1a6e8:	ldrbmi	r9, [lr, #-3081]	; 0xfffff3f7
   1a6ec:	streq	lr, [r5], #-2980	; 0xfffff45c
   1a6f0:			; <UNDEFINED> instruction: 0x4659d25c
   1a6f4:			; <UNDEFINED> instruction: 0xf7e74628
   1a6f8:	stmdacs	r0, {r2, r3, r4, r6, r7, r9, sl, fp, sp, lr, pc}
   1a6fc:			; <UNDEFINED> instruction: 0xf10bd056
   1a700:			; <UNDEFINED> instruction: 0x460532ff
   1a704:	stmdbne	r1, {r1, r2, r3, r4, r6, r9, sl, lr}
   1a708:	stmib	sp, {r2, r4, r8, r9, fp, ip}^
   1a70c:			; <UNDEFINED> instruction: 0xf8cd1409
   1a710:	strbmi	r8, [fp], -r0
   1a714:	andne	lr, r3, #3620864	; 0x374000
   1a718:			; <UNDEFINED> instruction: 0xf7e74638
   1a71c:	andcc	lr, r1, r4, lsr lr
   1a720:	ldrsb	sp, [r9], -r8
   1a724:	svc	0x00d2f7e7
   1a728:	strmi	r6, [r3], r3, lsl #16
   1a72c:	teqle	r0, r7, lsl #22
   1a730:	beq	11d5074 <rpl_re_syntax_options@@Base+0x11a39cc>
   1a734:	ldrbmi	r9, [r6, #-3081]	; 0xfffff3f7
   1a738:	streq	lr, [r5], #-2980	; 0xfffff45c
   1a73c:	ldrbmi	sp, [r1], -r6, lsr #4
   1a740:			; <UNDEFINED> instruction: 0xf7e74628
   1a744:	movwlt	lr, #36534	; 0x8eb6
   1a748:	mvnscc	pc, #-2147483646	; 0x80000002
   1a74c:			; <UNDEFINED> instruction: 0x46054656
   1a750:	blne	720b60 <rpl_re_syntax_options@@Base+0x6ef4b8>
   1a754:	strcs	lr, [r9], #-2509	; 0xfffff633
   1a758:			; <UNDEFINED> instruction: 0xf8cd2200
   1a75c:	ldrmi	r8, [r1], -r0
   1a760:	ldrtmi	r4, [r8], -fp, asr #12
   1a764:	cdp	7, 0, cr15, cr14, cr7, {7}
   1a768:	sbcsle	r3, fp, r1
   1a76c:	andcs	r9, r0, #9216	; 0x2400
   1a770:	tstls	r9, r9, asr ip
   1a774:	stmdbls	r9, {r1, r3, r4, ip, sp, lr}
   1a778:	addmi	r1, lr, #74752	; 0x12400
   1a77c:	strtmi	sp, [r8], -sp, lsl #18
   1a780:	cdp	7, 9, cr15, cr6, cr7, {7}
   1a784:	svclt	0x00182800
   1a788:	and	r4, r6, r5, lsl #12
   1a78c:			; <UNDEFINED> instruction: 0xf8cb230c
   1a790:	strtmi	r3, [r8], -r0
   1a794:			; <UNDEFINED> instruction: 0xf7e72500
   1a798:	blls	196060 <rpl_re_syntax_options@@Base+0x1649b8>
   1a79c:	bls	2ec044 <rpl_re_syntax_options@@Base+0x2ba99c>
   1a7a0:	addsmi	r6, sl, #1769472	; 0x1b0000
   1a7a4:	andlt	sp, sp, fp, lsl #2
   1a7a8:	svchi	0x00f0e8bd
   1a7ac:			; <UNDEFINED> instruction: 0xf8ca230c
   1a7b0:	strb	r3, [lr, r0]!
   1a7b4:	svc	0x008af7e7
   1a7b8:	andvs	r2, r3, ip, lsl #6
   1a7bc:			; <UNDEFINED> instruction: 0xf7e7e7ed
   1a7c0:	svclt	0x0000ee6c
   1a7c4:			; <UNDEFINED> instruction: 0x000146b0
   1a7c8:	andeq	r0, r0, r0, lsl #4
   1a7cc:			; <UNDEFINED> instruction: 0x4604b5f8
   1a7d0:	teqlt	r3, r3, lsl #16
   1a7d4:	ldrmi	r4, [r1], -lr, lsl #12
   1a7d8:			; <UNDEFINED> instruction: 0x46154630
   1a7dc:			; <UNDEFINED> instruction: 0xf93af7fd
   1a7e0:			; <UNDEFINED> instruction: 0x4620b930
   1a7e4:	cdp	7, 5, cr15, cr2, cr7, {7}
   1a7e8:	mvnslt	r4, r4, lsl #12
   1a7ec:	ldcllt	6, cr4, [r8, #128]!	; 0x80
   1a7f0:	ldrtmi	r4, [r1], -r8, lsr #12
   1a7f4:	svc	0x0002f7e7
   1a7f8:	strmi	r1, [r5], -r3, asr #24
   1a7fc:	strcs	fp, [r0], #-3848	; 0xfffff0f8
   1a800:			; <UNDEFINED> instruction: 0x4620d0f4
   1a804:			; <UNDEFINED> instruction: 0xf7ff4629
   1a808:			; <UNDEFINED> instruction: 0x4604ff35
   1a80c:	strtmi	fp, [r8], -r0, lsr #3
   1a810:	stc	7, cr15, [ip, #924]!	; 0x39c
   1a814:	ble	ffa6481c <rpl_re_syntax_options@@Base+0xffa33174>
   1a818:	svc	0x0058f7e7
   1a81c:	strmi	r6, [r5], -r6, lsl #16
   1a820:	strcs	r4, [r0], #-1568	; 0xfffff9e0
   1a824:	stcl	7, cr15, [r8, #924]!	; 0x39c
   1a828:	ldrb	r6, [pc, lr, lsr #32]
   1a82c:	svc	0x004ef7e7
   1a830:	andvs	r2, r3, ip, lsl #6
   1a834:	ldcllt	6, cr4, [r8, #128]!	; 0x80
   1a838:	svc	0x0048f7e7
   1a83c:	strmi	r6, [r6], -r7, lsl #16
   1a840:			; <UNDEFINED> instruction: 0xf7e74628
   1a844:	mlasvs	r7, r4, sp, lr
   1a848:	svclt	0x0000e7d0
   1a84c:	bmi	96d4e4 <rpl_re_syntax_options@@Base+0x93be3c>
   1a850:	push	{r0, r1, r3, r4, r5, r6, sl, lr}
   1a854:	strdlt	r4, [r3], r0
   1a858:	andls	pc, r2, r3, asr r8	; <UNPREDICTABLE>
   1a85c:			; <UNDEFINED> instruction: 0xf8d99100
   1a860:	movwls	r3, #4096	; 0x1000
   1a864:	strmi	fp, [r8], r0, lsr #7
   1a868:	strmi	r4, [sp], -r7, lsl #12
   1a86c:	strcs	r4, [r0], #-1542	; 0xfffff9fa
   1a870:	strls	r3, [r0, #-1284]	; 0xfffffafc
   1a874:	stceq	8, cr15, [r4], {85}	; 0x55
   1a878:	svc	0x000ef7e7
   1a87c:	svclt	0x00281904
   1a880:	ldrbtcc	pc, [pc], #79	; 1a888 <sigaltstack@plt+0x18000>	; <UNPREDICTABLE>
   1a884:	mvnsle	r3, r1, lsl #28
   1a888:	blle	725890 <rpl_re_syntax_options@@Base+0x6f41e8>
   1a88c:			; <UNDEFINED> instruction: 0xf7f31c60
   1a890:			; <UNDEFINED> instruction: 0x4606fdb9
   1a894:			; <UNDEFINED> instruction: 0xf8584604
   1a898:	strtmi	r5, [r8], -r4, lsl #22
   1a89c:	cdp	7, 15, cr15, cr12, cr7, {7}
   1a8a0:	strmi	r4, [r2], -r9, lsr #12
   1a8a4:	ldrmi	r4, [r4], #-1568	; 0xfffff9e0
   1a8a8:	ldc	7, cr15, [ip, #924]!	; 0x39c
   1a8ac:	mvnsle	r3, r1, lsl #30
   1a8b0:	eorvc	r2, r3, r0, lsl #6
   1a8b4:	ldrtmi	r9, [r0], -r1, lsl #20
   1a8b8:	ldrdcc	pc, [r0], -r9
   1a8bc:			; <UNDEFINED> instruction: 0xd10d429a
   1a8c0:	pop	{r0, r1, ip, sp, pc}
   1a8c4:			; <UNDEFINED> instruction: 0xf7e783f0
   1a8c8:	movtcs	lr, #48898	; 0xbf02
   1a8cc:	ldrb	r6, [r1, r3]!
   1a8d0:			; <UNDEFINED> instruction: 0xf7f32001
   1a8d4:			; <UNDEFINED> instruction: 0x4604fd97
   1a8d8:	strb	r4, [r9, r6, lsl #12]!
   1a8dc:	ldcl	7, cr15, [ip, #924]	; 0x39c
   1a8e0:	ldrdeq	r4, [r1], -r8
   1a8e4:	andeq	r0, r0, r0, lsl #4
   1a8e8:	ldrblt	r4, [r0, #-2589]!	; 0xfffff5e3
   1a8ec:	cfldrsmi	mvf4, [sp, #-488]	; 0xfffffe18
   1a8f0:	stmdavc	r4, {r1, r7, ip, sp, pc}
   1a8f4:	ldmdavs	r3!, {r1, r2, r4, r6, r8, fp, ip, lr}
   1a8f8:	orrslt	r9, r4, r1, lsl #6
   1a8fc:	tstle	r9, r5, lsr #24
   1a900:	blcs	1cf8a14 <rpl_re_syntax_options@@Base+0x1cc736c>
   1a904:	strcs	sp, [r0], #-278	; 0xfffffeea
   1a908:	and	r1, r5, r2, asr #24
   1a90c:	tstle	r1, r5, lsr #26
   1a910:	andspl	pc, r4, r2, lsl r8	; <UNPREDICTABLE>
   1a914:	tstle	sp, r3, ror sp
   1a918:			; <UNDEFINED> instruction: 0xf8103401
   1a91c:	stccs	0, cr5, [r0, #-80]	; 0xffffffb0
   1a920:			; <UNDEFINED> instruction: 0x4620d1f4
   1a924:			; <UNDEFINED> instruction: 0xff92f7ff
   1a928:	ldmdavs	r3!, {r0, r9, fp, ip, pc}
   1a92c:			; <UNDEFINED> instruction: 0xd114429a
   1a930:	ldcllt	0, cr11, [r0, #-8]!
   1a934:	strmi	r4, [r2], -fp, lsl #12
   1a938:	strbtmi	r2, [r8], -r1, lsl #2
   1a93c:	cdp	7, 13, cr15, cr8, cr7, {7}
   1a940:	svclt	0x00a82800
   1a944:	ble	ffc0094c <rpl_re_syntax_options@@Base+0xffbcf2a4>
   1a948:	cdp	7, 12, cr15, cr0, cr7, {7}
   1a94c:	blcs	334960 <rpl_re_syntax_options@@Base+0x3032b8>
   1a950:	andcs	fp, r0, r8, lsl pc
   1a954:			; <UNDEFINED> instruction: 0xf7f3d1e8
   1a958:			; <UNDEFINED> instruction: 0xf7e7fe27
   1a95c:	svclt	0x0000ed9e
   1a960:	andeq	r4, r1, ip, lsr r4
   1a964:	andeq	r0, r0, r0, lsl #4
   1a968:	tstcs	r0, #8, 10	; 0x2000000
   1a96c:	andle	r1, ip, #192, 16	; 0xc00000
   1a970:	cdp	7, 3, cr15, cr14, cr7, {7}
   1a974:			; <UNDEFINED> instruction: 0xf100b148
   1a978:			; <UNDEFINED> instruction: 0xf0230308
   1a97c:	movwcc	r0, #33551	; 0x830f
   1a980:			; <UNDEFINED> instruction: 0xf8031a18
   1a984:	ldrmi	r0, [r8], -r1, lsl #24
   1a988:	movwcs	fp, #3336	; 0xd08
   1a98c:	stclt	6, cr4, [r8, #-96]	; 0xffffffa0
   1a990:	strlt	r0, [r8, #-1858]	; 0xfffff8be
   1a994:	streq	sp, [r3, -r9, lsl #2]
   1a998:	cfstrslt	mvf13, [r8, #-0]
   1a99c:	stccc	8, cr15, [r1], {16}
   1a9a0:	pop	{r6, r7, r9, fp, ip}
   1a9a4:			; <UNDEFINED> instruction: 0xf7e74008
   1a9a8:			; <UNDEFINED> instruction: 0xf7e7bd25
   1a9ac:	svclt	0x0000ef50
   1a9b0:	svcmi	0x00f0e92d
   1a9b4:			; <UNDEFINED> instruction: 0xf8dfb091
   1a9b8:	strmi	r9, [r4], -r4, asr #2
   1a9bc:	ldrbtmi	r4, [r9], #2896	; 0xb50
   1a9c0:	andge	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   1a9c4:	ldrdcc	pc, [r0], -sl
   1a9c8:			; <UNDEFINED> instruction: 0xf7e7930f
   1a9cc:	stmdacs	r1, {r3, r4, r6, r7, r8, sl, fp, sp, lr, pc}
   1a9d0:	strtmi	sp, [r0], -ip, lsl #16
   1a9d4:	cdp	7, 6, cr15, cr0, cr7, {7}
   1a9d8:	bls	3ec1f4 <rpl_re_syntax_options@@Base+0x3bab4c>
   1a9dc:			; <UNDEFINED> instruction: 0xf8da4628
   1a9e0:	addsmi	r3, sl, #0
   1a9e4:	andslt	sp, r1, r6, ror r1
   1a9e8:	svchi	0x00f0e8bd
   1a9ec:	stmdaeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
   1a9f0:	ldrmi	r2, [sp], -r0, lsl #6
   1a9f4:			; <UNDEFINED> instruction: 0xf88d9302
   1a9f8:			; <UNDEFINED> instruction: 0x461f3010
   1a9fc:	andcc	pc, r4, sp, lsl #17
   1aa00:	bleq	856e3c <rpl_re_syntax_options@@Base+0x825794>
   1aa04:	andcc	pc, r4, r8, asr #17
   1aa08:			; <UNDEFINED> instruction: 0xf89d2601
   1aa0c:	strls	r3, [r5], #-4
   1aa10:	bmi	f49204 <rpl_re_syntax_options@@Base+0xf17b5c>
   1aa14:			; <UNDEFINED> instruction: 0xf8597823
   1aa18:			; <UNDEFINED> instruction: 0xf0031002
   1aa1c:	ldmdbeq	fp, {r0, r1, r2, r3, r4, r9}^
   1aa20:	eorcc	pc, r3, r1, asr r8	; <UNPREDICTABLE>
   1aa24:			; <UNDEFINED> instruction: 0x07d940d3
   1aa28:			; <UNDEFINED> instruction: 0x9606d537
   1aa2c:			; <UNDEFINED> instruction: 0xf88d7824
   1aa30:			; <UNDEFINED> instruction: 0xf88d601c
   1aa34:	strls	r6, [r8], #-16
   1aa38:	sbcle	r2, lr, r0, lsl #24
   1aa3c:	blls	1c1a58 <rpl_re_syntax_options@@Base+0x1903b0>
   1aa40:			; <UNDEFINED> instruction: 0xf88d3501
   1aa44:	ldrmi	r7, [ip], #-16
   1aa48:	mulcc	r4, sp, r8
   1aa4c:	blcs	3fa68 <rpl_re_syntax_options@@Base+0xe3c0>
   1aa50:			; <UNDEFINED> instruction: 0xf7e7d0df
   1aa54:			; <UNDEFINED> instruction: 0x4601ed94
   1aa58:			; <UNDEFINED> instruction: 0xf7f34620
   1aa5c:	strbmi	pc, [r3], -r5, lsr #18	; <UNPREDICTABLE>
   1aa60:	strmi	r4, [r2], -r1, lsr #12
   1aa64:			; <UNDEFINED> instruction: 0xf7f34658
   1aa68:	mcrrne	14, 6, pc, r2, cr1	; <UNPREDICTABLE>
   1aa6c:	andsle	r9, fp, r6
   1aa70:	andsle	r1, lr, r3, lsl #25
   1aa74:	stmdblt	r8!, {r3, sl, fp, ip, pc}
   1aa78:	strls	r9, [r6], -r5, lsl #24
   1aa7c:	bllt	16f8b10 <rpl_re_syntax_options@@Base+0x16c7468>
   1aa80:	bllt	fe541aa8 <rpl_re_syntax_options@@Base+0xfe510400>
   1aa84:			; <UNDEFINED> instruction: 0xf88d4640
   1aa88:			; <UNDEFINED> instruction: 0xf7e7601c
   1aa8c:	ldrdlt	lr, [r8, -lr]
   1aa90:	andvc	pc, r4, sp, lsl #17
   1aa94:	andsvs	pc, r0, sp, lsl #17
   1aa98:	strbmi	lr, [r0], -lr, asr #15
   1aa9c:	ldcl	7, cr15, [r4], {231}	; 0xe7
   1aaa0:			; <UNDEFINED> instruction: 0xf88db178
   1aaa4:	ldrb	r6, [r4, r4]
   1aaa8:			; <UNDEFINED> instruction: 0xf88d9606
   1aaac:	stcls	0, cr7, [r5], {28}
   1aab0:	stcls	7, cr14, [r5], {197}	; 0xc5
   1aab4:			; <UNDEFINED> instruction: 0xf7e74620
   1aab8:			; <UNDEFINED> instruction: 0xf88dedf0
   1aabc:	andls	r7, r6, ip, lsl r0
   1aac0:	blmi	4949bc <rpl_re_syntax_options@@Base+0x463314>
   1aac4:	ldmdbmi	r1, {r1, r2, r4, r7, r9, sp}
   1aac8:	ldrbtmi	r4, [fp], #-2065	; 0xfffff7ef
   1aacc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1aad0:	cdp	7, 13, cr15, cr4, cr7, {7}
   1aad4:	stcl	7, cr15, [r0], #924	; 0x39c
   1aad8:	adcscs	r4, r2, #14336	; 0x3800
   1aadc:	stmdami	pc, {r1, r2, r3, r8, fp, lr}	; <UNPREDICTABLE>
   1aae0:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   1aae4:			; <UNDEFINED> instruction: 0xf7e74478
   1aae8:	blmi	396618 <rpl_re_syntax_options@@Base+0x364f70>
   1aaec:	stmdbmi	sp, {r0, r1, r4, r5, r7, r9, sp}
   1aaf0:	ldrbtmi	r4, [fp], #-2061	; 0xfffff7f3
   1aaf4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1aaf8:	cdp	7, 12, cr15, cr0, cr7, {7}
   1aafc:	andeq	r4, r1, sl, ror #6
   1ab00:	andeq	r0, r0, r0, lsl #4
   1ab04:	strdeq	r0, [r0], -r8
   1ab08:	muleq	r0, lr, r0
   1ab0c:	andeq	r2, r0, ip, lsr #13
   1ab10:			; <UNDEFINED> instruction: 0x000026b6
   1ab14:	andeq	r3, r0, r8, lsl #1
   1ab18:	muleq	r0, r6, r6
   1ab1c:			; <UNDEFINED> instruction: 0x000026b8
   1ab20:	andeq	r3, r0, r6, ror r0
   1ab24:	andeq	r2, r0, r4, lsl #13
   1ab28:			; <UNDEFINED> instruction: 0x000026be
   1ab2c:	andeq	r0, r0, r0
   1ab30:	svclt	0x00081e4a
   1ab34:			; <UNDEFINED> instruction: 0xf0c04770
   1ab38:	addmi	r8, r8, #36, 2
   1ab3c:	tsthi	r6, r0, asr #4	; <UNPREDICTABLE>
   1ab40:			; <UNDEFINED> instruction: 0xf0004211
   1ab44:	blx	fec3afa8 <rpl_re_syntax_options@@Base+0xfec09900>
   1ab48:	blx	fec97950 <rpl_re_syntax_options@@Base+0xfec662a8>
   1ab4c:	bl	fe8d7558 <rpl_re_syntax_options@@Base+0xfe8a5eb0>
   1ab50:			; <UNDEFINED> instruction: 0xf1c30303
   1ab54:	andge	r0, r4, #2080374784	; 0x7c000000
   1ab58:	movwne	lr, #15106	; 0x3b02
   1ab5c:	andeq	pc, r0, #79	; 0x4f
   1ab60:	svclt	0x0000469f
   1ab64:	andhi	pc, r0, pc, lsr #7
   1ab68:	svcvc	0x00c1ebb0
   1ab6c:	bl	10ca774 <rpl_re_syntax_options@@Base+0x10990cc>
   1ab70:	svclt	0x00280202
   1ab74:	sbcvc	lr, r1, r0, lsr #23
   1ab78:	svcvc	0x0081ebb0
   1ab7c:	bl	10ca784 <rpl_re_syntax_options@@Base+0x10990dc>
   1ab80:	svclt	0x00280202
   1ab84:	addvc	lr, r1, r0, lsr #23
   1ab88:	svcvc	0x0041ebb0
   1ab8c:	bl	10ca794 <rpl_re_syntax_options@@Base+0x10990ec>
   1ab90:	svclt	0x00280202
   1ab94:	subvc	lr, r1, r0, lsr #23
   1ab98:	svcvc	0x0001ebb0
   1ab9c:	bl	10ca7a4 <rpl_re_syntax_options@@Base+0x10990fc>
   1aba0:	svclt	0x00280202
   1aba4:	andvc	lr, r1, r0, lsr #23
   1aba8:	svcvs	0x00c1ebb0
   1abac:	bl	10ca7b4 <rpl_re_syntax_options@@Base+0x109910c>
   1abb0:	svclt	0x00280202
   1abb4:	sbcvs	lr, r1, r0, lsr #23
   1abb8:	svcvs	0x0081ebb0
   1abbc:	bl	10ca7c4 <rpl_re_syntax_options@@Base+0x109911c>
   1abc0:	svclt	0x00280202
   1abc4:	addvs	lr, r1, r0, lsr #23
   1abc8:	svcvs	0x0041ebb0
   1abcc:	bl	10ca7d4 <rpl_re_syntax_options@@Base+0x109912c>
   1abd0:	svclt	0x00280202
   1abd4:	subvs	lr, r1, r0, lsr #23
   1abd8:	svcvs	0x0001ebb0
   1abdc:	bl	10ca7e4 <rpl_re_syntax_options@@Base+0x109913c>
   1abe0:	svclt	0x00280202
   1abe4:	andvs	lr, r1, r0, lsr #23
   1abe8:	svcpl	0x00c1ebb0
   1abec:	bl	10ca7f4 <rpl_re_syntax_options@@Base+0x109914c>
   1abf0:	svclt	0x00280202
   1abf4:	sbcpl	lr, r1, r0, lsr #23
   1abf8:	svcpl	0x0081ebb0
   1abfc:	bl	10ca804 <rpl_re_syntax_options@@Base+0x109915c>
   1ac00:	svclt	0x00280202
   1ac04:	addpl	lr, r1, r0, lsr #23
   1ac08:	svcpl	0x0041ebb0
   1ac0c:	bl	10ca814 <rpl_re_syntax_options@@Base+0x109916c>
   1ac10:	svclt	0x00280202
   1ac14:	subpl	lr, r1, r0, lsr #23
   1ac18:	svcpl	0x0001ebb0
   1ac1c:	bl	10ca824 <rpl_re_syntax_options@@Base+0x109917c>
   1ac20:	svclt	0x00280202
   1ac24:	andpl	lr, r1, r0, lsr #23
   1ac28:	svcmi	0x00c1ebb0
   1ac2c:	bl	10ca834 <rpl_re_syntax_options@@Base+0x109918c>
   1ac30:	svclt	0x00280202
   1ac34:	sbcmi	lr, r1, r0, lsr #23
   1ac38:	svcmi	0x0081ebb0
   1ac3c:	bl	10ca844 <rpl_re_syntax_options@@Base+0x109919c>
   1ac40:	svclt	0x00280202
   1ac44:	addmi	lr, r1, r0, lsr #23
   1ac48:	svcmi	0x0041ebb0
   1ac4c:	bl	10ca854 <rpl_re_syntax_options@@Base+0x10991ac>
   1ac50:	svclt	0x00280202
   1ac54:	submi	lr, r1, r0, lsr #23
   1ac58:	svcmi	0x0001ebb0
   1ac5c:	bl	10ca864 <rpl_re_syntax_options@@Base+0x10991bc>
   1ac60:	svclt	0x00280202
   1ac64:	andmi	lr, r1, r0, lsr #23
   1ac68:	svccc	0x00c1ebb0
   1ac6c:	bl	10ca874 <rpl_re_syntax_options@@Base+0x10991cc>
   1ac70:	svclt	0x00280202
   1ac74:	sbccc	lr, r1, r0, lsr #23
   1ac78:	svccc	0x0081ebb0
   1ac7c:	bl	10ca884 <rpl_re_syntax_options@@Base+0x10991dc>
   1ac80:	svclt	0x00280202
   1ac84:	addcc	lr, r1, r0, lsr #23
   1ac88:	svccc	0x0041ebb0
   1ac8c:	bl	10ca894 <rpl_re_syntax_options@@Base+0x10991ec>
   1ac90:	svclt	0x00280202
   1ac94:	subcc	lr, r1, r0, lsr #23
   1ac98:	svccc	0x0001ebb0
   1ac9c:	bl	10ca8a4 <rpl_re_syntax_options@@Base+0x10991fc>
   1aca0:	svclt	0x00280202
   1aca4:	andcc	lr, r1, r0, lsr #23
   1aca8:	svccs	0x00c1ebb0
   1acac:	bl	10ca8b4 <rpl_re_syntax_options@@Base+0x109920c>
   1acb0:	svclt	0x00280202
   1acb4:	sbccs	lr, r1, r0, lsr #23
   1acb8:	svccs	0x0081ebb0
   1acbc:	bl	10ca8c4 <rpl_re_syntax_options@@Base+0x109921c>
   1acc0:	svclt	0x00280202
   1acc4:	addcs	lr, r1, r0, lsr #23
   1acc8:	svccs	0x0041ebb0
   1accc:	bl	10ca8d4 <rpl_re_syntax_options@@Base+0x109922c>
   1acd0:	svclt	0x00280202
   1acd4:	subcs	lr, r1, r0, lsr #23
   1acd8:	svccs	0x0001ebb0
   1acdc:	bl	10ca8e4 <rpl_re_syntax_options@@Base+0x109923c>
   1ace0:	svclt	0x00280202
   1ace4:	andcs	lr, r1, r0, lsr #23
   1ace8:	svcne	0x00c1ebb0
   1acec:	bl	10ca8f4 <rpl_re_syntax_options@@Base+0x109924c>
   1acf0:	svclt	0x00280202
   1acf4:	sbcne	lr, r1, r0, lsr #23
   1acf8:	svcne	0x0081ebb0
   1acfc:	bl	10ca904 <rpl_re_syntax_options@@Base+0x109925c>
   1ad00:	svclt	0x00280202
   1ad04:	addne	lr, r1, r0, lsr #23
   1ad08:	svcne	0x0041ebb0
   1ad0c:	bl	10ca914 <rpl_re_syntax_options@@Base+0x109926c>
   1ad10:	svclt	0x00280202
   1ad14:	subne	lr, r1, r0, lsr #23
   1ad18:	svcne	0x0001ebb0
   1ad1c:	bl	10ca924 <rpl_re_syntax_options@@Base+0x109927c>
   1ad20:	svclt	0x00280202
   1ad24:	andne	lr, r1, r0, lsr #23
   1ad28:	svceq	0x00c1ebb0
   1ad2c:	bl	10ca934 <rpl_re_syntax_options@@Base+0x109928c>
   1ad30:	svclt	0x00280202
   1ad34:	sbceq	lr, r1, r0, lsr #23
   1ad38:	svceq	0x0081ebb0
   1ad3c:	bl	10ca944 <rpl_re_syntax_options@@Base+0x109929c>
   1ad40:	svclt	0x00280202
   1ad44:	addeq	lr, r1, r0, lsr #23
   1ad48:	svceq	0x0041ebb0
   1ad4c:	bl	10ca954 <rpl_re_syntax_options@@Base+0x10992ac>
   1ad50:	svclt	0x00280202
   1ad54:	subeq	lr, r1, r0, lsr #23
   1ad58:	svceq	0x0001ebb0
   1ad5c:	bl	10ca964 <rpl_re_syntax_options@@Base+0x10992bc>
   1ad60:	svclt	0x00280202
   1ad64:	andeq	lr, r1, r0, lsr #23
   1ad68:			; <UNDEFINED> instruction: 0x47704610
   1ad6c:	andcs	fp, r1, ip, lsl #30
   1ad70:	ldrbmi	r2, [r0, -r0]!
   1ad74:			; <UNDEFINED> instruction: 0xf281fab1
   1ad78:	andseq	pc, pc, #-2147483600	; 0x80000030
   1ad7c:			; <UNDEFINED> instruction: 0xf002fa20
   1ad80:	tstlt	r8, r0, ror r7
   1ad84:	rscscc	pc, pc, pc, asr #32
   1ad88:	stmdblt	r6!, {ip, sp, lr, pc}^
   1ad8c:	rscsle	r2, r8, r0, lsl #18
   1ad90:	andmi	lr, r3, sp, lsr #18
   1ad94:	mcr2	7, 6, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
   1ad98:			; <UNDEFINED> instruction: 0x4006e8bd
   1ad9c:	vqrdmulh.s<illegal width 8>	d15, d0, d2
   1ada0:	smlatbeq	r3, r1, fp, lr
   1ada4:	svclt	0x00004770
   1ada8:			; <UNDEFINED> instruction: 0xf0002900
   1adac:	b	fe03b2ac <rpl_re_syntax_options@@Base+0xfe009c04>
   1adb0:	svclt	0x00480c01
   1adb4:	cdpne	2, 4, cr4, cr10, cr9, {2}
   1adb8:	tsthi	pc, r0	; <UNPREDICTABLE>
   1adbc:	svclt	0x00480003
   1adc0:	addmi	r4, fp, #805306372	; 0x30000004
   1adc4:	tsthi	lr, r0, asr #4	; <UNPREDICTABLE>
   1adc8:			; <UNDEFINED> instruction: 0xf0004211
   1adcc:	blx	fecfb260 <rpl_re_syntax_options@@Base+0xfecc9bb8>
   1add0:	blx	fec977e4 <rpl_re_syntax_options@@Base+0xfec6613c>
   1add4:	bl	fe856fe0 <rpl_re_syntax_options@@Base+0xfe825938>
   1add8:			; <UNDEFINED> instruction: 0xf1c20202
   1addc:	andge	r0, r4, pc, lsl r2
   1ade0:	andne	lr, r2, #0, 22
   1ade4:	andeq	pc, r0, pc, asr #32
   1ade8:	svclt	0x00004697
   1adec:	andhi	pc, r0, pc, lsr #7
   1adf0:	svcvc	0x00c1ebb3
   1adf4:	bl	104a9fc <rpl_re_syntax_options@@Base+0x1019354>
   1adf8:	svclt	0x00280000
   1adfc:	bicvc	lr, r1, #166912	; 0x28c00
   1ae00:	svcvc	0x0081ebb3
   1ae04:	bl	104aa0c <rpl_re_syntax_options@@Base+0x1019364>
   1ae08:	svclt	0x00280000
   1ae0c:	orrvc	lr, r1, #166912	; 0x28c00
   1ae10:	svcvc	0x0041ebb3
   1ae14:	bl	104aa1c <rpl_re_syntax_options@@Base+0x1019374>
   1ae18:	svclt	0x00280000
   1ae1c:	movtvc	lr, #7075	; 0x1ba3
   1ae20:	svcvc	0x0001ebb3
   1ae24:	bl	104aa2c <rpl_re_syntax_options@@Base+0x1019384>
   1ae28:	svclt	0x00280000
   1ae2c:	movwvc	lr, #7075	; 0x1ba3
   1ae30:	svcvs	0x00c1ebb3
   1ae34:	bl	104aa3c <rpl_re_syntax_options@@Base+0x1019394>
   1ae38:	svclt	0x00280000
   1ae3c:	bicvs	lr, r1, #166912	; 0x28c00
   1ae40:	svcvs	0x0081ebb3
   1ae44:	bl	104aa4c <rpl_re_syntax_options@@Base+0x10193a4>
   1ae48:	svclt	0x00280000
   1ae4c:	orrvs	lr, r1, #166912	; 0x28c00
   1ae50:	svcvs	0x0041ebb3
   1ae54:	bl	104aa5c <rpl_re_syntax_options@@Base+0x10193b4>
   1ae58:	svclt	0x00280000
   1ae5c:	movtvs	lr, #7075	; 0x1ba3
   1ae60:	svcvs	0x0001ebb3
   1ae64:	bl	104aa6c <rpl_re_syntax_options@@Base+0x10193c4>
   1ae68:	svclt	0x00280000
   1ae6c:	movwvs	lr, #7075	; 0x1ba3
   1ae70:	svcpl	0x00c1ebb3
   1ae74:	bl	104aa7c <rpl_re_syntax_options@@Base+0x10193d4>
   1ae78:	svclt	0x00280000
   1ae7c:	bicpl	lr, r1, #166912	; 0x28c00
   1ae80:	svcpl	0x0081ebb3
   1ae84:	bl	104aa8c <rpl_re_syntax_options@@Base+0x10193e4>
   1ae88:	svclt	0x00280000
   1ae8c:	orrpl	lr, r1, #166912	; 0x28c00
   1ae90:	svcpl	0x0041ebb3
   1ae94:	bl	104aa9c <rpl_re_syntax_options@@Base+0x10193f4>
   1ae98:	svclt	0x00280000
   1ae9c:	movtpl	lr, #7075	; 0x1ba3
   1aea0:	svcpl	0x0001ebb3
   1aea4:	bl	104aaac <rpl_re_syntax_options@@Base+0x1019404>
   1aea8:	svclt	0x00280000
   1aeac:	movwpl	lr, #7075	; 0x1ba3
   1aeb0:	svcmi	0x00c1ebb3
   1aeb4:	bl	104aabc <rpl_re_syntax_options@@Base+0x1019414>
   1aeb8:	svclt	0x00280000
   1aebc:	bicmi	lr, r1, #166912	; 0x28c00
   1aec0:	svcmi	0x0081ebb3
   1aec4:	bl	104aacc <rpl_re_syntax_options@@Base+0x1019424>
   1aec8:	svclt	0x00280000
   1aecc:	orrmi	lr, r1, #166912	; 0x28c00
   1aed0:	svcmi	0x0041ebb3
   1aed4:	bl	104aadc <rpl_re_syntax_options@@Base+0x1019434>
   1aed8:	svclt	0x00280000
   1aedc:	movtmi	lr, #7075	; 0x1ba3
   1aee0:	svcmi	0x0001ebb3
   1aee4:	bl	104aaec <rpl_re_syntax_options@@Base+0x1019444>
   1aee8:	svclt	0x00280000
   1aeec:	movwmi	lr, #7075	; 0x1ba3
   1aef0:	svccc	0x00c1ebb3
   1aef4:	bl	104aafc <rpl_re_syntax_options@@Base+0x1019454>
   1aef8:	svclt	0x00280000
   1aefc:	biccc	lr, r1, #166912	; 0x28c00
   1af00:	svccc	0x0081ebb3
   1af04:	bl	104ab0c <rpl_re_syntax_options@@Base+0x1019464>
   1af08:	svclt	0x00280000
   1af0c:	orrcc	lr, r1, #166912	; 0x28c00
   1af10:	svccc	0x0041ebb3
   1af14:	bl	104ab1c <rpl_re_syntax_options@@Base+0x1019474>
   1af18:	svclt	0x00280000
   1af1c:	movtcc	lr, #7075	; 0x1ba3
   1af20:	svccc	0x0001ebb3
   1af24:	bl	104ab2c <rpl_re_syntax_options@@Base+0x1019484>
   1af28:	svclt	0x00280000
   1af2c:	movwcc	lr, #7075	; 0x1ba3
   1af30:	svccs	0x00c1ebb3
   1af34:	bl	104ab3c <rpl_re_syntax_options@@Base+0x1019494>
   1af38:	svclt	0x00280000
   1af3c:	biccs	lr, r1, #166912	; 0x28c00
   1af40:	svccs	0x0081ebb3
   1af44:	bl	104ab4c <rpl_re_syntax_options@@Base+0x10194a4>
   1af48:	svclt	0x00280000
   1af4c:	orrcs	lr, r1, #166912	; 0x28c00
   1af50:	svccs	0x0041ebb3
   1af54:	bl	104ab5c <rpl_re_syntax_options@@Base+0x10194b4>
   1af58:	svclt	0x00280000
   1af5c:	movtcs	lr, #7075	; 0x1ba3
   1af60:	svccs	0x0001ebb3
   1af64:	bl	104ab6c <rpl_re_syntax_options@@Base+0x10194c4>
   1af68:	svclt	0x00280000
   1af6c:	movwcs	lr, #7075	; 0x1ba3
   1af70:	svcne	0x00c1ebb3
   1af74:	bl	104ab7c <rpl_re_syntax_options@@Base+0x10194d4>
   1af78:	svclt	0x00280000
   1af7c:	bicne	lr, r1, #166912	; 0x28c00
   1af80:	svcne	0x0081ebb3
   1af84:	bl	104ab8c <rpl_re_syntax_options@@Base+0x10194e4>
   1af88:	svclt	0x00280000
   1af8c:	orrne	lr, r1, #166912	; 0x28c00
   1af90:	svcne	0x0041ebb3
   1af94:	bl	104ab9c <rpl_re_syntax_options@@Base+0x10194f4>
   1af98:	svclt	0x00280000
   1af9c:	movtne	lr, #7075	; 0x1ba3
   1afa0:	svcne	0x0001ebb3
   1afa4:	bl	104abac <rpl_re_syntax_options@@Base+0x1019504>
   1afa8:	svclt	0x00280000
   1afac:	movwne	lr, #7075	; 0x1ba3
   1afb0:	svceq	0x00c1ebb3
   1afb4:	bl	104abbc <rpl_re_syntax_options@@Base+0x1019514>
   1afb8:	svclt	0x00280000
   1afbc:	biceq	lr, r1, #166912	; 0x28c00
   1afc0:	svceq	0x0081ebb3
   1afc4:	bl	104abcc <rpl_re_syntax_options@@Base+0x1019524>
   1afc8:	svclt	0x00280000
   1afcc:	orreq	lr, r1, #166912	; 0x28c00
   1afd0:	svceq	0x0041ebb3
   1afd4:	bl	104abdc <rpl_re_syntax_options@@Base+0x1019534>
   1afd8:	svclt	0x00280000
   1afdc:	movteq	lr, #7075	; 0x1ba3
   1afe0:	svceq	0x0001ebb3
   1afe4:	bl	104abec <rpl_re_syntax_options@@Base+0x1019544>
   1afe8:	svclt	0x00280000
   1afec:	movweq	lr, #7075	; 0x1ba3
   1aff0:	svceq	0x0000f1bc
   1aff4:	submi	fp, r0, #72, 30	; 0x120
   1aff8:	b	fe72cdc0 <rpl_re_syntax_options@@Base+0xfe6fb718>
   1affc:	svclt	0x00480f00
   1b000:	ldrbmi	r4, [r0, -r0, asr #4]!
   1b004:	andcs	fp, r0, r8, lsr pc
   1b008:	b	140ac20 <rpl_re_syntax_options@@Base+0x13d9578>
   1b00c:			; <UNDEFINED> instruction: 0xf04070ec
   1b010:	ldrbmi	r0, [r0, -r1]!
   1b014:			; <UNDEFINED> instruction: 0xf281fab1
   1b018:	andseq	pc, pc, #-2147483600	; 0x80000030
   1b01c:	svceq	0x0000f1bc
   1b020:			; <UNDEFINED> instruction: 0xf002fa23
   1b024:	submi	fp, r0, #72, 30	; 0x120
   1b028:	stmdacs	r0, {r4, r5, r6, r8, r9, sl, lr}
   1b02c:			; <UNDEFINED> instruction: 0xf06fbfc8
   1b030:	svclt	0x00b84000
   1b034:	andmi	pc, r0, pc, asr #32
   1b038:	stmdalt	lr, {ip, sp, lr, pc}
   1b03c:	rscsle	r2, r4, r0, lsl #18
   1b040:	andmi	lr, r3, sp, lsr #18
   1b044:	mrc2	7, 5, pc, cr3, cr15, {7}
   1b048:			; <UNDEFINED> instruction: 0x4006e8bd
   1b04c:	vqrdmulh.s<illegal width 8>	d15, d0, d2
   1b050:	smlatbeq	r3, r1, fp, lr
   1b054:	svclt	0x00004770
   1b058:			; <UNDEFINED> instruction: 0xf04fb502
   1b05c:			; <UNDEFINED> instruction: 0xf7e70008
   1b060:	vstrlt.16	s28, [r2, #-228]	; 0xffffff1c	; <UNPREDICTABLE>
   1b064:	mvnsmi	lr, #737280	; 0xb4000
   1b068:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
   1b06c:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
   1b070:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
   1b074:	ldmdb	ip!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1b078:	blne	1dac274 <rpl_re_syntax_options@@Base+0x1d7abcc>
   1b07c:	strhle	r1, [sl], -r6
   1b080:	strcs	r3, [r0], #-3332	; 0xfffff2fc
   1b084:			; <UNDEFINED> instruction: 0xf8553401
   1b088:	strbmi	r3, [sl], -r4, lsl #30
   1b08c:	ldrtmi	r4, [r8], -r1, asr #12
   1b090:	adcmi	r4, r6, #152, 14	; 0x2600000
   1b094:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   1b098:	svclt	0x000083f8
   1b09c:	andeq	r3, r1, lr, ror #12
   1b0a0:	andeq	r3, r1, r4, ror #12
   1b0a4:	svclt	0x00004770

Disassembly of section .fini:

0001b0a8 <.fini>:
   1b0a8:	push	{r3, lr}
   1b0ac:	pop	{r3, pc}
