{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 4.0 Build 190 1/28/2004 SJ Full Version " "Info: Version 4.0 Build 190 1/28/2004 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 16 15:56:15 2004 " "Info: Processing started: Fri Jul 16 15:56:15 2004" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --import_settings_files=on --export_settings_files=off traffic_walk -c traffic_walk " "Info: Command: quartus_map --import_settings_files=on --export_settings_files=off traffic_walk -c traffic_walk" {  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ct_mod5.vhd 2 1 " "Info: Found 2 design units and 1 entities in source file ct_mod5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ct_mod5-a " "Info: Found design unit 1: ct_mod5-a" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/ct_mod5.vhd" "ct_mod5-a" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/ct_mod5.vhd" 10 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 ct_mod5 " "Info: Found entity 1: ct_mod5" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/ct_mod5.vhd" "ct_mod5" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/ct_mod5.vhd" 4 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traffic_walk.vhd 2 1 " "Info: Found 2 design units and 1 entities in source file traffic_walk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 traffic_walk-a " "Info: Found design unit 1: traffic_walk-a" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" "traffic_walk-a" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" 11 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 traffic_walk " "Info: Found entity 1: traffic_walk" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" "traffic_walk" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" 4 -1 0 } }  } 0}  } {  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset traffic_walk.vhd(28) " "Warning: VHDL Process Statement warning at traffic_walk.vhd(28): signal reset is in statement, but is not in sensitivity list" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" 28 0 0 } }  } 0}
{ "Info" "IVRFX_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "traffic_walk.vhd(75) " "Info: VHDL Case Statement information at traffic_walk.vhd(75): OTHERS choice is never selected" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" 75 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "outputs traffic_walk.vhd(79) " "Warning: VHDL Process Statement warning at traffic_walk.vhd(79): signal outputs is in statement, but is not in sensitivity list" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" 79 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "outputs traffic_walk.vhd(80) " "Warning: VHDL Process Statement warning at traffic_walk.vhd(80): signal outputs is in statement, but is not in sensitivity list" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" 80 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "outputs traffic_walk.vhd(81) " "Warning: VHDL Process Statement warning at traffic_walk.vhd(81): signal outputs is in statement, but is not in sensitivity list" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" 81 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "outputs traffic_walk.vhd(82) " "Warning: VHDL Process Statement warning at traffic_walk.vhd(82): signal outputs is in statement, but is not in sensitivity list" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" 82 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "outputs traffic_walk.vhd(83) " "Warning: VHDL Process Statement warning at traffic_walk.vhd(83): signal outputs is in statement, but is not in sensitivity list" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" 83 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "outputs traffic_walk.vhd(84) " "Warning: VHDL Process Statement warning at traffic_walk.vhd(84): signal outputs is in statement, but is not in sensitivity list" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" 84 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "outputs traffic_walk.vhd(85) " "Warning: VHDL Process Statement warning at traffic_walk.vhd(85): signal outputs is in statement, but is not in sensitivity list" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" 85 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "outputs traffic_walk.vhd(86) " "Warning: VHDL Process Statement warning at traffic_walk.vhd(86): signal outputs is in statement, but is not in sensitivity list" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" 86 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "outputs traffic_walk.vhd(87) " "Warning: VHDL Process Statement warning at traffic_walk.vhd(87): signal outputs is in statement, but is not in sensitivity list" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" 87 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "outputs traffic_walk.vhd(88) " "Warning: VHDL Process Statement warning at traffic_walk.vhd(88): signal outputs is in statement, but is not in sensitivity list" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" 88 0 0 } }  } 0}
{ "Info" "ISMP_SMP_MACHINE_PREPROCESS_STAT" "\|traffic_walk\|sequence 6 0 " "Info: State machine \|traffic_walk\|sequence contains 6 states and 0 state bits" {  } {  } 0}
{ "Info" "ISMP_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|traffic_walk\|sequence " "Info: Selected Auto state machine encoding method for state machine \|traffic_walk\|sequence" {  } {  } 0}
{ "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|traffic_walk\|sequence " "Info: Encoding result for state machine \|traffic_walk\|sequence" { { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "3 " "Info: Completed encoding using 3 state bits" { { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "sequence~22 " "Info: Encoded state bit sequence~22" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "sequence~21 " "Info: Encoded state bit sequence~21" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "sequence~20 " "Info: Encoded state bit sequence~20" {  } {  } 0}  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|traffic_walk\|sequence.s0 000 " "Info: State \|traffic_walk\|sequence.s0 uses code string 000" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" 18 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|traffic_walk\|sequence.s1 001 " "Info: State \|traffic_walk\|sequence.s1 uses code string 001" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" 18 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|traffic_walk\|sequence.s2 010 " "Info: State \|traffic_walk\|sequence.s2 uses code string 010" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" 18 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|traffic_walk\|sequence.s3 011 " "Info: State \|traffic_walk\|sequence.s3 uses code string 011" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" 18 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|traffic_walk\|sequence.s4 100 " "Info: State \|traffic_walk\|sequence.s4 uses code string 100" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" 18 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|traffic_walk\|sequence.s5 110 " "Info: State \|traffic_walk\|sequence.s5 uses code string 110" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" 18 -1 0 } }  } 0}  } {  } 0}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" 28 -1 0 } } { "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" 28 -1 0 } } { "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" 28 -1 0 } } { "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" 28 -1 0 } } { "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" 28 -1 0 } } { "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" 28 -1 0 } } { "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" 28 -1 0 } } { "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" 28 -1 0 } }  } 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO_POWER_UP_CHANGE" "outputs\[4\] outputs\[1\] " "Info: Duplicate register outputs\[4\] merged to single register outputs\[1\], power-up level changed" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" 28 -1 0 } }  } 0}  } {  } 0}
{ "Info" "IMTM_MTM_PROMOTE_GLOBAL" "" "Info: Promoted pin-driven signal(s) to global signal" { { "Info" "IMTM_MTM_PROMOTE_GLOBAL_CLOCK" "clk " "Info: Promoted clock signal driven by pin clk to global clock signal" {  } {  } 0} { "Info" "IMTM_MTM_PROMOTE_GLOBAL_CLEAR" "reset " "Info: Promoted clear signal driven by pin reset to global clear signal" {  } {  } 0}  } {  } 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "30 " "Info: Implemented 30 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_OPINS" "10 " "Info: Implemented 10 output pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_MCELLS" "16 " "Info: Implemented 16 macrocells" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 16 15:56:19 2004 " "Info: Processing ended: Fri Jul 16 15:56:19 2004" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0}  } {  } 0}
