{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 20 13:11:19 2017 " "Info: Processing started: Fri Jan 20 13:11:19 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Kmeans_MuxRamMemoryAddr -c Kmeans_MuxRamMemoryAddr --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Kmeans_MuxRamMemoryAddr -c Kmeans_MuxRamMemoryAddr --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "op\[1\] ramAddr_A\[38\] 16.917 ns Longest " "Info: Longest tpd from source pin \"op\[1\]\" to destination pin \"ramAddr_A\[38\]\" is 16.917 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns op\[1\] 1 PIN PIN_AF20 192 " "Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_AF20; Fanout = 192; PIN Node = 'op\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { op[1] } "NODE_NAME" } } { "Kmeans_MuxRamMemoryAddr.vhd" "" { Text "C:/Users/Lucas/Documents/PUC/Iniciação Científica/KMeans/Kmeans_Processador/Kmeans_MuxRamMemoryAddr/Kmeans_MuxRamMemoryAddr.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.602 ns) + CELL(0.415 ns) 7.877 ns Mux25~0 2 COMB LCCOMB_X64_Y16_N4 1 " "Info: 2: + IC(6.602 ns) + CELL(0.415 ns) = 7.877 ns; Loc. = LCCOMB_X64_Y16_N4; Fanout = 1; COMB Node = 'Mux25~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.017 ns" { op[1] Mux25~0 } "NODE_NAME" } } { "Kmeans_MuxRamMemoryAddr.vhd" "" { Text "C:/Users/Lucas/Documents/PUC/Iniciação Científica/KMeans/Kmeans_Processador/Kmeans_MuxRamMemoryAddr/Kmeans_MuxRamMemoryAddr.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.193 ns) + CELL(0.438 ns) 13.508 ns Mux25~1 3 COMB LCCOMB_X1_Y30_N16 1 " "Info: 3: + IC(5.193 ns) + CELL(0.438 ns) = 13.508 ns; Loc. = LCCOMB_X1_Y30_N16; Fanout = 1; COMB Node = 'Mux25~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.631 ns" { Mux25~0 Mux25~1 } "NODE_NAME" } } { "Kmeans_MuxRamMemoryAddr.vhd" "" { Text "C:/Users/Lucas/Documents/PUC/Iniciação Científica/KMeans/Kmeans_Processador/Kmeans_MuxRamMemoryAddr/Kmeans_MuxRamMemoryAddr.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.757 ns) + CELL(2.652 ns) 16.917 ns ramAddr_A\[38\] 4 PIN PIN_G1 0 " "Info: 4: + IC(0.757 ns) + CELL(2.652 ns) = 16.917 ns; Loc. = PIN_G1; Fanout = 0; PIN Node = 'ramAddr_A\[38\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.409 ns" { Mux25~1 ramAddr_A[38] } "NODE_NAME" } } { "Kmeans_MuxRamMemoryAddr.vhd" "" { Text "C:/Users/Lucas/Documents/PUC/Iniciação Científica/KMeans/Kmeans_Processador/Kmeans_MuxRamMemoryAddr/Kmeans_MuxRamMemoryAddr.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.365 ns ( 25.80 % ) " "Info: Total cell delay = 4.365 ns ( 25.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.552 ns ( 74.20 % ) " "Info: Total interconnect delay = 12.552 ns ( 74.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.917 ns" { op[1] Mux25~0 Mux25~1 ramAddr_A[38] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.917 ns" { op[1] {} op[1]~combout {} Mux25~0 {} Mux25~1 {} ramAddr_A[38] {} } { 0.000ns 0.000ns 6.602ns 5.193ns 0.757ns } { 0.000ns 0.860ns 0.415ns 0.438ns 2.652ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "193 " "Info: Peak virtual memory: 193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 20 13:11:19 2017 " "Info: Processing ended: Fri Jan 20 13:11:19 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
