{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 05 16:29:16 2018 " "Info: Processing started: Tue Jun 05 16:29:16 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off tamagotchi -c tamagotchi --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off tamagotchi -c tamagotchi --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "8 " "Warning: Found 8 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst\|clock_1Mhz_reg " "Info: Detected ripple clock \"clk_div:inst\|clock_1Mhz_reg\" as buffer" {  } { { "clk_div.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/de2core (1)/de2core/clk_div.vhd" 28 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div:inst\|clock_1Mhz_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst\|clock_100Khz_reg " "Info: Detected ripple clock \"clk_div:inst\|clock_100Khz_reg\" as buffer" {  } { { "clk_div.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/de2core (1)/de2core/clk_div.vhd" 28 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div:inst\|clock_100Khz_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst\|clock_10Khz_reg " "Info: Detected ripple clock \"clk_div:inst\|clock_10Khz_reg\" as buffer" {  } { { "clk_div.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/de2core (1)/de2core/clk_div.vhd" 28 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div:inst\|clock_10Khz_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst\|clock_1Khz_reg " "Info: Detected ripple clock \"clk_div:inst\|clock_1Khz_reg\" as buffer" {  } { { "clk_div.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/de2core (1)/de2core/clk_div.vhd" 28 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div:inst\|clock_1Khz_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "keyboardTopLevel:inst8\|keyboard:inst4\|keyboard_clk_filtered " "Info: Detected ripple clock \"keyboardTopLevel:inst8\|keyboard:inst4\|keyboard_clk_filtered\" as buffer" {  } { { "keyboard.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/de2core (1)/de2core/keyboard.vhd" 18 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "keyboardTopLevel:inst8\|keyboard:inst4\|keyboard_clk_filtered" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "keyboardTopLevel:inst8\|keyboard:inst4\|ready_set " "Info: Detected ripple clock \"keyboardTopLevel:inst8\|keyboard:inst4\|ready_set\" as buffer" {  } { { "keyboard.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/de2core (1)/de2core/keyboard.vhd" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "keyboardTopLevel:inst8\|keyboard:inst4\|ready_set" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst\|clock_100hz_reg " "Info: Detected ripple clock \"clk_div:inst\|clock_100hz_reg\" as buffer" {  } { { "clk_div.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/de2core (1)/de2core/clk_div.vhd" 29 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div:inst\|clock_100hz_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst\|clock_10Hz " "Info: Detected ripple clock \"clk_div:inst\|clock_10Hz\" as buffer" {  } { { "clk_div.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/de2core (1)/de2core/clk_div.vhd" 16 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div:inst\|clock_10Hz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "display:inst2\|VGA_SYNC:inst1\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 register fsm:inst4\|state_machine_version2:inst\|vDFF:reg\|Q\[1\] register display:inst2\|VGA_SYNC:inst1\|blue_out 4.257 ns " "Info: Slack time is 4.257 ns for clock \"display:inst2\|VGA_SYNC:inst1\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" between source register \"fsm:inst4\|state_machine_version2:inst\|vDFF:reg\|Q\[1\]\" and destination register \"display:inst2\|VGA_SYNC:inst1\|blue_out\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "12.388 ns + Largest register register " "Info: + Largest register to register requirement is 12.388 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "17.642 ns + " "Info: + Setup relationship between source and destination is 17.642 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 17.642 ns " "Info: + Latch edge is 17.642 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination display:inst2\|VGA_SYNC:inst1\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 40.000 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"display:inst2\|VGA_SYNC:inst1\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" is 40.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.040 ns + Largest " "Info: + Largest clock skew is -5.040 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "display:inst2\|VGA_SYNC:inst1\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 destination 2.625 ns + Shortest register " "Info: + Shortest clock path from clock \"display:inst2\|VGA_SYNC:inst1\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" to destination register is 2.625 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns display:inst2\|VGA_SYNC:inst1\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'display:inst2\|VGA_SYNC:inst1\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns display:inst2\|VGA_SYNC:inst1\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 278 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 278; COMB Node = 'display:inst2\|VGA_SYNC:inst1\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.537 ns) 2.625 ns display:inst2\|VGA_SYNC:inst1\|blue_out 3 REG LCFF_X50_Y12_N1 1 " "Info: 3: + IC(0.997 ns) + CELL(0.537 ns) = 2.625 ns; Loc. = LCFF_X50_Y12_N1; Fanout = 1; REG Node = 'display:inst2\|VGA_SYNC:inst1\|blue_out'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl display:inst2|VGA_SYNC:inst1|blue_out } "NODE_NAME" } } { "vga_sync.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/de2core (1)/de2core/vga_sync.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.46 % ) " "Info: Total cell delay = 0.537 ns ( 20.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.088 ns ( 79.54 % ) " "Info: Total interconnect delay = 2.088 ns ( 79.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.625 ns" { display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl display:inst2|VGA_SYNC:inst1|blue_out } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.625 ns" { display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} display:inst2|VGA_SYNC:inst1|blue_out {} } { 0.000ns 1.091ns 0.997ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 7.665 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 7.665 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 9; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "tamagotchi.bdf" "" { Schematic "C:/Users/student/Desktop/BrockTimFinalProj/tamagotchi.bdf" { { 176 72 240 192 "CLOCK_50" "" } { 168 240 303 184 "CLOCK_50" "" } { 488 640 702 504 "CLOCK_50" "" } { 448 152 216 464 "CLOCK_50" "" } { 304 40 120 320 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.912 ns) + CELL(0.787 ns) 3.698 ns clk_div:inst\|clock_10Hz 2 REG LCFF_X34_Y1_N1 2 " "Info: 2: + IC(1.912 ns) + CELL(0.787 ns) = 3.698 ns; Loc. = LCFF_X34_Y1_N1; Fanout = 2; REG Node = 'clk_div:inst\|clock_10Hz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.699 ns" { CLOCK_50 clk_div:inst|clock_10Hz } "NODE_NAME" } } { "clk_div.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/de2core (1)/de2core/clk_div.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.407 ns) + CELL(0.000 ns) 6.105 ns clk_div:inst\|clock_10Hz~clkctrl 3 COMB CLKCTRL_G10 12 " "Info: 3: + IC(2.407 ns) + CELL(0.000 ns) = 6.105 ns; Loc. = CLKCTRL_G10; Fanout = 12; COMB Node = 'clk_div:inst\|clock_10Hz~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.407 ns" { clk_div:inst|clock_10Hz clk_div:inst|clock_10Hz~clkctrl } "NODE_NAME" } } { "clk_div.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/de2core (1)/de2core/clk_div.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.537 ns) 7.665 ns fsm:inst4\|state_machine_version2:inst\|vDFF:reg\|Q\[1\] 4 REG LCFF_X27_Y14_N19 64 " "Info: 4: + IC(1.023 ns) + CELL(0.537 ns) = 7.665 ns; Loc. = LCFF_X27_Y14_N19; Fanout = 64; REG Node = 'fsm:inst4\|state_machine_version2:inst\|vDFF:reg\|Q\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { clk_div:inst|clock_10Hz~clkctrl fsm:inst4|state_machine_version2:inst|vDFF:reg|Q[1] } "NODE_NAME" } } { "old_vDFF.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/old_vDFF.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 30.31 % ) " "Info: Total cell delay = 2.323 ns ( 30.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.342 ns ( 69.69 % ) " "Info: Total interconnect delay = 5.342 ns ( 69.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.665 ns" { CLOCK_50 clk_div:inst|clock_10Hz clk_div:inst|clock_10Hz~clkctrl fsm:inst4|state_machine_version2:inst|vDFF:reg|Q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.665 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div:inst|clock_10Hz {} clk_div:inst|clock_10Hz~clkctrl {} fsm:inst4|state_machine_version2:inst|vDFF:reg|Q[1] {} } { 0.000ns 0.000ns 1.912ns 2.407ns 1.023ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.625 ns" { display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl display:inst2|VGA_SYNC:inst1|blue_out } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.625 ns" { display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} display:inst2|VGA_SYNC:inst1|blue_out {} } { 0.000ns 1.091ns 0.997ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.665 ns" { CLOCK_50 clk_div:inst|clock_10Hz clk_div:inst|clock_10Hz~clkctrl fsm:inst4|state_machine_version2:inst|vDFF:reg|Q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.665 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div:inst|clock_10Hz {} clk_div:inst|clock_10Hz~clkctrl {} fsm:inst4|state_machine_version2:inst|vDFF:reg|Q[1] {} } { 0.000ns 0.000ns 1.912ns 2.407ns 1.023ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "old_vDFF.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/old_vDFF.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "vga_sync.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/de2core (1)/de2core/vga_sync.vhd" 9 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.625 ns" { display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl display:inst2|VGA_SYNC:inst1|blue_out } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.625 ns" { display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} display:inst2|VGA_SYNC:inst1|blue_out {} } { 0.000ns 1.091ns 0.997ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.665 ns" { CLOCK_50 clk_div:inst|clock_10Hz clk_div:inst|clock_10Hz~clkctrl fsm:inst4|state_machine_version2:inst|vDFF:reg|Q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.665 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div:inst|clock_10Hz {} clk_div:inst|clock_10Hz~clkctrl {} fsm:inst4|state_machine_version2:inst|vDFF:reg|Q[1] {} } { 0.000ns 0.000ns 1.912ns 2.407ns 1.023ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.131 ns - Longest register register " "Info: - Longest register to register delay is 8.131 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fsm:inst4\|state_machine_version2:inst\|vDFF:reg\|Q\[1\] 1 REG LCFF_X27_Y14_N19 64 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y14_N19; Fanout = 64; REG Node = 'fsm:inst4\|state_machine_version2:inst\|vDFF:reg\|Q\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsm:inst4|state_machine_version2:inst|vDFF:reg|Q[1] } "NODE_NAME" } } { "old_vDFF.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/old_vDFF.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.957 ns) + CELL(0.420 ns) 2.377 ns display:inst2\|lpm_mux0:inst4\|lpm_mux:lpm_mux_component\|mux_o4e:auto_generated\|w_mux_outputs215w\[0\]~0 2 COMB LCCOMB_X51_Y11_N6 1 " "Info: 2: + IC(1.957 ns) + CELL(0.420 ns) = 2.377 ns; Loc. = LCCOMB_X51_Y11_N6; Fanout = 1; COMB Node = 'display:inst2\|lpm_mux0:inst4\|lpm_mux:lpm_mux_component\|mux_o4e:auto_generated\|w_mux_outputs215w\[0\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.377 ns" { fsm:inst4|state_machine_version2:inst|vDFF:reg|Q[1] display:inst2|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_o4e:auto_generated|w_mux_outputs215w[0]~0 } "NODE_NAME" } } { "db/mux_o4e.tdf" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/db/mux_o4e.tdf" 293 19 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.438 ns) 3.080 ns display:inst2\|lpm_mux0:inst4\|lpm_mux:lpm_mux_component\|mux_o4e:auto_generated\|w_mux_outputs215w\[0\]~1 3 COMB LCCOMB_X51_Y11_N24 1 " "Info: 3: + IC(0.265 ns) + CELL(0.438 ns) = 3.080 ns; Loc. = LCCOMB_X51_Y11_N24; Fanout = 1; COMB Node = 'display:inst2\|lpm_mux0:inst4\|lpm_mux:lpm_mux_component\|mux_o4e:auto_generated\|w_mux_outputs215w\[0\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.703 ns" { display:inst2|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_o4e:auto_generated|w_mux_outputs215w[0]~0 display:inst2|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_o4e:auto_generated|w_mux_outputs215w[0]~1 } "NODE_NAME" } } { "db/mux_o4e.tdf" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/db/mux_o4e.tdf" 293 19 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.275 ns) 3.606 ns display:inst2\|mux:inst17\|lpm_mux:\$00001\|mux_coc:auto_generated\|_~4 4 COMB LCCOMB_X51_Y11_N26 1 " "Info: 4: + IC(0.251 ns) + CELL(0.275 ns) = 3.606 ns; Loc. = LCCOMB_X51_Y11_N26; Fanout = 1; COMB Node = 'display:inst2\|mux:inst17\|lpm_mux:\$00001\|mux_coc:auto_generated\|_~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { display:inst2|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_o4e:auto_generated|w_mux_outputs215w[0]~1 display:inst2|mux:inst17|lpm_mux:$00001|mux_coc:auto_generated|_~4 } "NODE_NAME" } } { "lpm_mux.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.420 ns) 4.275 ns display:inst2\|mux:inst17\|lpm_mux:\$00001\|mux_coc:auto_generated\|_~5 5 COMB LCCOMB_X51_Y11_N12 1 " "Info: 5: + IC(0.249 ns) + CELL(0.420 ns) = 4.275 ns; Loc. = LCCOMB_X51_Y11_N12; Fanout = 1; COMB Node = 'display:inst2\|mux:inst17\|lpm_mux:\$00001\|mux_coc:auto_generated\|_~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.669 ns" { display:inst2|mux:inst17|lpm_mux:$00001|mux_coc:auto_generated|_~4 display:inst2|mux:inst17|lpm_mux:$00001|mux_coc:auto_generated|_~5 } "NODE_NAME" } } { "lpm_mux.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.733 ns) + CELL(0.438 ns) 5.446 ns display:inst2\|mux:inst17\|lpm_mux:\$00001\|mux_coc:auto_generated\|_~6 6 COMB LCCOMB_X50_Y12_N2 1 " "Info: 6: + IC(0.733 ns) + CELL(0.438 ns) = 5.446 ns; Loc. = LCCOMB_X50_Y12_N2; Fanout = 1; COMB Node = 'display:inst2\|mux:inst17\|lpm_mux:\$00001\|mux_coc:auto_generated\|_~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.171 ns" { display:inst2|mux:inst17|lpm_mux:$00001|mux_coc:auto_generated|_~5 display:inst2|mux:inst17|lpm_mux:$00001|mux_coc:auto_generated|_~6 } "NODE_NAME" } } { "lpm_mux.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.420 ns) 6.117 ns display:inst2\|mux:inst17\|lpm_mux:\$00001\|mux_coc:auto_generated\|_~12 7 COMB LCCOMB_X50_Y12_N24 1 " "Info: 7: + IC(0.251 ns) + CELL(0.420 ns) = 6.117 ns; Loc. = LCCOMB_X50_Y12_N24; Fanout = 1; COMB Node = 'display:inst2\|mux:inst17\|lpm_mux:\$00001\|mux_coc:auto_generated\|_~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.671 ns" { display:inst2|mux:inst17|lpm_mux:$00001|mux_coc:auto_generated|_~6 display:inst2|mux:inst17|lpm_mux:$00001|mux_coc:auto_generated|_~12 } "NODE_NAME" } } { "lpm_mux.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.438 ns) 6.826 ns display:inst2\|mux:inst17\|lpm_mux:\$00001\|mux_coc:auto_generated\|_~25 8 COMB LCCOMB_X50_Y12_N30 1 " "Info: 8: + IC(0.271 ns) + CELL(0.438 ns) = 6.826 ns; Loc. = LCCOMB_X50_Y12_N30; Fanout = 1; COMB Node = 'display:inst2\|mux:inst17\|lpm_mux:\$00001\|mux_coc:auto_generated\|_~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.709 ns" { display:inst2|mux:inst17|lpm_mux:$00001|mux_coc:auto_generated|_~12 display:inst2|mux:inst17|lpm_mux:$00001|mux_coc:auto_generated|_~25 } "NODE_NAME" } } { "lpm_mux.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.420 ns) 7.499 ns display:inst2\|VGA_SYNC:inst1\|blue_out~43 9 COMB LCCOMB_X50_Y12_N20 3 " "Info: 9: + IC(0.253 ns) + CELL(0.420 ns) = 7.499 ns; Loc. = LCCOMB_X50_Y12_N20; Fanout = 3; COMB Node = 'display:inst2\|VGA_SYNC:inst1\|blue_out~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.673 ns" { display:inst2|mux:inst17|lpm_mux:$00001|mux_coc:auto_generated|_~25 display:inst2|VGA_SYNC:inst1|blue_out~43 } "NODE_NAME" } } { "vga_sync.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/de2core (1)/de2core/vga_sync.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.366 ns) 8.131 ns display:inst2\|VGA_SYNC:inst1\|blue_out 10 REG LCFF_X50_Y12_N1 1 " "Info: 10: + IC(0.266 ns) + CELL(0.366 ns) = 8.131 ns; Loc. = LCFF_X50_Y12_N1; Fanout = 1; REG Node = 'display:inst2\|VGA_SYNC:inst1\|blue_out'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.632 ns" { display:inst2|VGA_SYNC:inst1|blue_out~43 display:inst2|VGA_SYNC:inst1|blue_out } "NODE_NAME" } } { "vga_sync.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/de2core (1)/de2core/vga_sync.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.635 ns ( 44.71 % ) " "Info: Total cell delay = 3.635 ns ( 44.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.496 ns ( 55.29 % ) " "Info: Total interconnect delay = 4.496 ns ( 55.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.131 ns" { fsm:inst4|state_machine_version2:inst|vDFF:reg|Q[1] display:inst2|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_o4e:auto_generated|w_mux_outputs215w[0]~0 display:inst2|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_o4e:auto_generated|w_mux_outputs215w[0]~1 display:inst2|mux:inst17|lpm_mux:$00001|mux_coc:auto_generated|_~4 display:inst2|mux:inst17|lpm_mux:$00001|mux_coc:auto_generated|_~5 display:inst2|mux:inst17|lpm_mux:$00001|mux_coc:auto_generated|_~6 display:inst2|mux:inst17|lpm_mux:$00001|mux_coc:auto_generated|_~12 display:inst2|mux:inst17|lpm_mux:$00001|mux_coc:auto_generated|_~25 display:inst2|VGA_SYNC:inst1|blue_out~43 display:inst2|VGA_SYNC:inst1|blue_out } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.131 ns" { fsm:inst4|state_machine_version2:inst|vDFF:reg|Q[1] {} display:inst2|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_o4e:auto_generated|w_mux_outputs215w[0]~0 {} display:inst2|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_o4e:auto_generated|w_mux_outputs215w[0]~1 {} display:inst2|mux:inst17|lpm_mux:$00001|mux_coc:auto_generated|_~4 {} display:inst2|mux:inst17|lpm_mux:$00001|mux_coc:auto_generated|_~5 {} display:inst2|mux:inst17|lpm_mux:$00001|mux_coc:auto_generated|_~6 {} display:inst2|mux:inst17|lpm_mux:$00001|mux_coc:auto_generated|_~12 {} display:inst2|mux:inst17|lpm_mux:$00001|mux_coc:auto_generated|_~25 {} display:inst2|VGA_SYNC:inst1|blue_out~43 {} display:inst2|VGA_SYNC:inst1|blue_out {} } { 0.000ns 1.957ns 0.265ns 0.251ns 0.249ns 0.733ns 0.251ns 0.271ns 0.253ns 0.266ns } { 0.000ns 0.420ns 0.438ns 0.275ns 0.420ns 0.438ns 0.420ns 0.438ns 0.420ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.625 ns" { display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl display:inst2|VGA_SYNC:inst1|blue_out } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.625 ns" { display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} display:inst2|VGA_SYNC:inst1|blue_out {} } { 0.000ns 1.091ns 0.997ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.665 ns" { CLOCK_50 clk_div:inst|clock_10Hz clk_div:inst|clock_10Hz~clkctrl fsm:inst4|state_machine_version2:inst|vDFF:reg|Q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.665 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div:inst|clock_10Hz {} clk_div:inst|clock_10Hz~clkctrl {} fsm:inst4|state_machine_version2:inst|vDFF:reg|Q[1] {} } { 0.000ns 0.000ns 1.912ns 2.407ns 1.023ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.131 ns" { fsm:inst4|state_machine_version2:inst|vDFF:reg|Q[1] display:inst2|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_o4e:auto_generated|w_mux_outputs215w[0]~0 display:inst2|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_o4e:auto_generated|w_mux_outputs215w[0]~1 display:inst2|mux:inst17|lpm_mux:$00001|mux_coc:auto_generated|_~4 display:inst2|mux:inst17|lpm_mux:$00001|mux_coc:auto_generated|_~5 display:inst2|mux:inst17|lpm_mux:$00001|mux_coc:auto_generated|_~6 display:inst2|mux:inst17|lpm_mux:$00001|mux_coc:auto_generated|_~12 display:inst2|mux:inst17|lpm_mux:$00001|mux_coc:auto_generated|_~25 display:inst2|VGA_SYNC:inst1|blue_out~43 display:inst2|VGA_SYNC:inst1|blue_out } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.131 ns" { fsm:inst4|state_machine_version2:inst|vDFF:reg|Q[1] {} display:inst2|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_o4e:auto_generated|w_mux_outputs215w[0]~0 {} display:inst2|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_o4e:auto_generated|w_mux_outputs215w[0]~1 {} display:inst2|mux:inst17|lpm_mux:$00001|mux_coc:auto_generated|_~4 {} display:inst2|mux:inst17|lpm_mux:$00001|mux_coc:auto_generated|_~5 {} display:inst2|mux:inst17|lpm_mux:$00001|mux_coc:auto_generated|_~6 {} display:inst2|mux:inst17|lpm_mux:$00001|mux_coc:auto_generated|_~12 {} display:inst2|mux:inst17|lpm_mux:$00001|mux_coc:auto_generated|_~25 {} display:inst2|VGA_SYNC:inst1|blue_out~43 {} display:inst2|VGA_SYNC:inst1|blue_out {} } { 0.000ns 1.957ns 0.265ns 0.251ns 0.249ns 0.733ns 0.251ns 0.271ns 0.253ns 0.266ns } { 0.000ns 0.420ns 0.438ns 0.275ns 0.420ns 0.438ns 0.420ns 0.438ns 0.420ns 0.366ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLOCK_50 register clk_div:inst\|clock_10Khz_int register clk_div:inst\|clock_10Khz_reg 14.709 ns " "Info: Slack time is 14.709 ns for clock \"CLOCK_50\" between source register \"clk_div:inst\|clock_10Khz_int\" and destination register \"clk_div:inst\|clock_10Khz_reg\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "189.0 MHz 5.291 ns " "Info: Fmax is 189.0 MHz (period= 5.291 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "15.442 ns + Largest register register " "Info: + Largest register to register requirement is 15.442 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.000 ns " "Info: + Latch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.344 ns + Largest " "Info: + Largest clock skew is -4.344 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 3.448 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 3.448 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 9; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "tamagotchi.bdf" "" { Schematic "C:/Users/student/Desktop/BrockTimFinalProj/tamagotchi.bdf" { { 176 72 240 192 "CLOCK_50" "" } { 168 240 303 184 "CLOCK_50" "" } { 488 640 702 504 "CLOCK_50" "" } { 448 152 216 464 "CLOCK_50" "" } { 304 40 120 320 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.912 ns) + CELL(0.537 ns) 3.448 ns clk_div:inst\|clock_10Khz_reg 2 REG LCFF_X34_Y1_N25 1 " "Info: 2: + IC(1.912 ns) + CELL(0.537 ns) = 3.448 ns; Loc. = LCFF_X34_Y1_N25; Fanout = 1; REG Node = 'clk_div:inst\|clock_10Khz_reg'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.449 ns" { CLOCK_50 clk_div:inst|clock_10Khz_reg } "NODE_NAME" } } { "clk_div.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/de2core (1)/de2core/clk_div.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 44.55 % ) " "Info: Total cell delay = 1.536 ns ( 44.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.912 ns ( 55.45 % ) " "Info: Total interconnect delay = 1.912 ns ( 55.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.448 ns" { CLOCK_50 clk_div:inst|clock_10Khz_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.448 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div:inst|clock_10Khz_reg {} } { 0.000ns 0.000ns 1.912ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 7.792 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 7.792 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 9; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "tamagotchi.bdf" "" { Schematic "C:/Users/student/Desktop/BrockTimFinalProj/tamagotchi.bdf" { { 176 72 240 192 "CLOCK_50" "" } { 168 240 303 184 "CLOCK_50" "" } { 488 640 702 504 "CLOCK_50" "" } { 448 152 216 464 "CLOCK_50" "" } { 304 40 120 320 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.912 ns) + CELL(0.787 ns) 3.698 ns clk_div:inst\|clock_100Khz_reg 2 REG LCFF_X34_Y1_N5 1 " "Info: 2: + IC(1.912 ns) + CELL(0.787 ns) = 3.698 ns; Loc. = LCFF_X34_Y1_N5; Fanout = 1; REG Node = 'clk_div:inst\|clock_100Khz_reg'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.699 ns" { CLOCK_50 clk_div:inst|clock_100Khz_reg } "NODE_NAME" } } { "clk_div.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/de2core (1)/de2core/clk_div.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.538 ns) + CELL(0.000 ns) 6.236 ns clk_div:inst\|clock_100Khz_reg~clkctrl 3 COMB CLKCTRL_G8 4 " "Info: 3: + IC(2.538 ns) + CELL(0.000 ns) = 6.236 ns; Loc. = CLKCTRL_G8; Fanout = 4; COMB Node = 'clk_div:inst\|clock_100Khz_reg~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.538 ns" { clk_div:inst|clock_100Khz_reg clk_div:inst|clock_100Khz_reg~clkctrl } "NODE_NAME" } } { "clk_div.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/de2core (1)/de2core/clk_div.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.537 ns) 7.792 ns clk_div:inst\|clock_10Khz_int 4 REG LCFF_X33_Y1_N25 2 " "Info: 4: + IC(1.019 ns) + CELL(0.537 ns) = 7.792 ns; Loc. = LCFF_X33_Y1_N25; Fanout = 2; REG Node = 'clk_div:inst\|clock_10Khz_int'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { clk_div:inst|clock_100Khz_reg~clkctrl clk_div:inst|clock_10Khz_int } "NODE_NAME" } } { "clk_div.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/de2core (1)/de2core/clk_div.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 29.81 % ) " "Info: Total cell delay = 2.323 ns ( 29.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.469 ns ( 70.19 % ) " "Info: Total interconnect delay = 5.469 ns ( 70.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.792 ns" { CLOCK_50 clk_div:inst|clock_100Khz_reg clk_div:inst|clock_100Khz_reg~clkctrl clk_div:inst|clock_10Khz_int } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.792 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div:inst|clock_100Khz_reg {} clk_div:inst|clock_100Khz_reg~clkctrl {} clk_div:inst|clock_10Khz_int {} } { 0.000ns 0.000ns 1.912ns 2.538ns 1.019ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.448 ns" { CLOCK_50 clk_div:inst|clock_10Khz_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.448 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div:inst|clock_10Khz_reg {} } { 0.000ns 0.000ns 1.912ns } { 0.000ns 0.999ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.792 ns" { CLOCK_50 clk_div:inst|clock_100Khz_reg clk_div:inst|clock_100Khz_reg~clkctrl clk_div:inst|clock_10Khz_int } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.792 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div:inst|clock_100Khz_reg {} clk_div:inst|clock_100Khz_reg~clkctrl {} clk_div:inst|clock_10Khz_int {} } { 0.000ns 0.000ns 1.912ns 2.538ns 1.019ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "clk_div.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/de2core (1)/de2core/clk_div.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "clk_div.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/de2core (1)/de2core/clk_div.vhd" 28 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.448 ns" { CLOCK_50 clk_div:inst|clock_10Khz_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.448 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div:inst|clock_10Khz_reg {} } { 0.000ns 0.000ns 1.912ns } { 0.000ns 0.999ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.792 ns" { CLOCK_50 clk_div:inst|clock_100Khz_reg clk_div:inst|clock_100Khz_reg~clkctrl clk_div:inst|clock_10Khz_int } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.792 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div:inst|clock_100Khz_reg {} clk_div:inst|clock_100Khz_reg~clkctrl {} clk_div:inst|clock_10Khz_int {} } { 0.000ns 0.000ns 1.912ns 2.538ns 1.019ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.733 ns - Longest register register " "Info: - Longest register to register delay is 0.733 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk_div:inst\|clock_10Khz_int 1 REG LCFF_X33_Y1_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y1_N25; Fanout = 2; REG Node = 'clk_div:inst\|clock_10Khz_int'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div:inst|clock_10Khz_int } "NODE_NAME" } } { "clk_div.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/de2core (1)/de2core/clk_div.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(0.149 ns) 0.649 ns clk_div:inst\|clock_10Khz_reg~feeder 2 COMB LCCOMB_X34_Y1_N24 1 " "Info: 2: + IC(0.500 ns) + CELL(0.149 ns) = 0.649 ns; Loc. = LCCOMB_X34_Y1_N24; Fanout = 1; COMB Node = 'clk_div:inst\|clock_10Khz_reg~feeder'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.649 ns" { clk_div:inst|clock_10Khz_int clk_div:inst|clock_10Khz_reg~feeder } "NODE_NAME" } } { "clk_div.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/de2core (1)/de2core/clk_div.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.733 ns clk_div:inst\|clock_10Khz_reg 3 REG LCFF_X34_Y1_N25 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.733 ns; Loc. = LCFF_X34_Y1_N25; Fanout = 1; REG Node = 'clk_div:inst\|clock_10Khz_reg'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { clk_div:inst|clock_10Khz_reg~feeder clk_div:inst|clock_10Khz_reg } "NODE_NAME" } } { "clk_div.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/de2core (1)/de2core/clk_div.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.233 ns ( 31.79 % ) " "Info: Total cell delay = 0.233 ns ( 31.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.500 ns ( 68.21 % ) " "Info: Total interconnect delay = 0.500 ns ( 68.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.733 ns" { clk_div:inst|clock_10Khz_int clk_div:inst|clock_10Khz_reg~feeder clk_div:inst|clock_10Khz_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.733 ns" { clk_div:inst|clock_10Khz_int {} clk_div:inst|clock_10Khz_reg~feeder {} clk_div:inst|clock_10Khz_reg {} } { 0.000ns 0.500ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.448 ns" { CLOCK_50 clk_div:inst|clock_10Khz_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.448 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div:inst|clock_10Khz_reg {} } { 0.000ns 0.000ns 1.912ns } { 0.000ns 0.999ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.792 ns" { CLOCK_50 clk_div:inst|clock_100Khz_reg clk_div:inst|clock_100Khz_reg~clkctrl clk_div:inst|clock_10Khz_int } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.792 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div:inst|clock_100Khz_reg {} clk_div:inst|clock_100Khz_reg~clkctrl {} clk_div:inst|clock_10Khz_int {} } { 0.000ns 0.000ns 1.912ns 2.538ns 1.019ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.733 ns" { clk_div:inst|clock_10Khz_int clk_div:inst|clock_10Khz_reg~feeder clk_div:inst|clock_10Khz_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.733 ns" { clk_div:inst|clock_10Khz_int {} clk_div:inst|clock_10Khz_reg~feeder {} clk_div:inst|clock_10Khz_reg {} } { 0.000ns 0.500ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "display:inst2\|VGA_SYNC:inst1\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 register display:inst2\|VGA_SYNC:inst1\|horiz_sync register display:inst2\|VGA_SYNC:inst1\|horiz_sync_out 523 ps " "Info: Minimum slack time is 523 ps for clock \"display:inst2\|VGA_SYNC:inst1\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" between source register \"display:inst2\|VGA_SYNC:inst1\|horiz_sync\" and destination register \"display:inst2\|VGA_SYNC:inst1\|horiz_sync_out\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.539 ns + Shortest register register " "Info: + Shortest register to register delay is 0.539 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns display:inst2\|VGA_SYNC:inst1\|horiz_sync 1 REG LCFF_X35_Y19_N13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y19_N13; Fanout = 1; REG Node = 'display:inst2\|VGA_SYNC:inst1\|horiz_sync'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { display:inst2|VGA_SYNC:inst1|horiz_sync } "NODE_NAME" } } { "vga_sync.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/de2core (1)/de2core/vga_sync.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.149 ns) 0.455 ns display:inst2\|VGA_SYNC:inst1\|horiz_sync_out~feeder 2 COMB LCCOMB_X35_Y19_N8 1 " "Info: 2: + IC(0.306 ns) + CELL(0.149 ns) = 0.455 ns; Loc. = LCCOMB_X35_Y19_N8; Fanout = 1; COMB Node = 'display:inst2\|VGA_SYNC:inst1\|horiz_sync_out~feeder'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.455 ns" { display:inst2|VGA_SYNC:inst1|horiz_sync display:inst2|VGA_SYNC:inst1|horiz_sync_out~feeder } "NODE_NAME" } } { "vga_sync.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/de2core (1)/de2core/vga_sync.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.539 ns display:inst2\|VGA_SYNC:inst1\|horiz_sync_out 3 REG LCFF_X35_Y19_N9 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.539 ns; Loc. = LCFF_X35_Y19_N9; Fanout = 1; REG Node = 'display:inst2\|VGA_SYNC:inst1\|horiz_sync_out'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { display:inst2|VGA_SYNC:inst1|horiz_sync_out~feeder display:inst2|VGA_SYNC:inst1|horiz_sync_out } "NODE_NAME" } } { "vga_sync.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/de2core (1)/de2core/vga_sync.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.233 ns ( 43.23 % ) " "Info: Total cell delay = 0.233 ns ( 43.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.306 ns ( 56.77 % ) " "Info: Total interconnect delay = 0.306 ns ( 56.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.539 ns" { display:inst2|VGA_SYNC:inst1|horiz_sync display:inst2|VGA_SYNC:inst1|horiz_sync_out~feeder display:inst2|VGA_SYNC:inst1|horiz_sync_out } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.539 ns" { display:inst2|VGA_SYNC:inst1|horiz_sync {} display:inst2|VGA_SYNC:inst1|horiz_sync_out~feeder {} display:inst2|VGA_SYNC:inst1|horiz_sync_out {} } { 0.000ns 0.306ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.358 ns " "Info: + Latch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination display:inst2\|VGA_SYNC:inst1\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 40.000 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"display:inst2\|VGA_SYNC:inst1\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" is 40.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.358 ns " "Info: - Launch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source display:inst2\|VGA_SYNC:inst1\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 40.000 ns -2.358 ns  50 " "Info: Clock period of Source clock \"display:inst2\|VGA_SYNC:inst1\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" is 40.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "display:inst2\|VGA_SYNC:inst1\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 destination 2.643 ns + Longest register " "Info: + Longest clock path from clock \"display:inst2\|VGA_SYNC:inst1\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" to destination register is 2.643 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns display:inst2\|VGA_SYNC:inst1\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'display:inst2\|VGA_SYNC:inst1\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns display:inst2\|VGA_SYNC:inst1\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 278 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 278; COMB Node = 'display:inst2\|VGA_SYNC:inst1\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.537 ns) 2.643 ns display:inst2\|VGA_SYNC:inst1\|horiz_sync_out 3 REG LCFF_X35_Y19_N9 1 " "Info: 3: + IC(1.015 ns) + CELL(0.537 ns) = 2.643 ns; Loc. = LCFF_X35_Y19_N9; Fanout = 1; REG Node = 'display:inst2\|VGA_SYNC:inst1\|horiz_sync_out'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl display:inst2|VGA_SYNC:inst1|horiz_sync_out } "NODE_NAME" } } { "vga_sync.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/de2core (1)/de2core/vga_sync.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.32 % ) " "Info: Total cell delay = 0.537 ns ( 20.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.106 ns ( 79.68 % ) " "Info: Total interconnect delay = 2.106 ns ( 79.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.643 ns" { display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl display:inst2|VGA_SYNC:inst1|horiz_sync_out } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.643 ns" { display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} display:inst2|VGA_SYNC:inst1|horiz_sync_out {} } { 0.000ns 1.091ns 1.015ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "display:inst2\|VGA_SYNC:inst1\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 source 2.643 ns - Shortest register " "Info: - Shortest clock path from clock \"display:inst2\|VGA_SYNC:inst1\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" to source register is 2.643 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns display:inst2\|VGA_SYNC:inst1\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'display:inst2\|VGA_SYNC:inst1\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns display:inst2\|VGA_SYNC:inst1\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 278 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 278; COMB Node = 'display:inst2\|VGA_SYNC:inst1\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.537 ns) 2.643 ns display:inst2\|VGA_SYNC:inst1\|horiz_sync 3 REG LCFF_X35_Y19_N13 1 " "Info: 3: + IC(1.015 ns) + CELL(0.537 ns) = 2.643 ns; Loc. = LCFF_X35_Y19_N13; Fanout = 1; REG Node = 'display:inst2\|VGA_SYNC:inst1\|horiz_sync'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl display:inst2|VGA_SYNC:inst1|horiz_sync } "NODE_NAME" } } { "vga_sync.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/de2core (1)/de2core/vga_sync.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.32 % ) " "Info: Total cell delay = 0.537 ns ( 20.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.106 ns ( 79.68 % ) " "Info: Total interconnect delay = 2.106 ns ( 79.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.643 ns" { display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl display:inst2|VGA_SYNC:inst1|horiz_sync } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.643 ns" { display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} display:inst2|VGA_SYNC:inst1|horiz_sync {} } { 0.000ns 1.091ns 1.015ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.643 ns" { display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl display:inst2|VGA_SYNC:inst1|horiz_sync_out } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.643 ns" { display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} display:inst2|VGA_SYNC:inst1|horiz_sync_out {} } { 0.000ns 1.091ns 1.015ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.643 ns" { display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl display:inst2|VGA_SYNC:inst1|horiz_sync } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.643 ns" { display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} display:inst2|VGA_SYNC:inst1|horiz_sync {} } { 0.000ns 1.091ns 1.015ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "vga_sync.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/de2core (1)/de2core/vga_sync.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "vga_sync.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/de2core (1)/de2core/vga_sync.vhd" 9 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.643 ns" { display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl display:inst2|VGA_SYNC:inst1|horiz_sync_out } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.643 ns" { display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} display:inst2|VGA_SYNC:inst1|horiz_sync_out {} } { 0.000ns 1.091ns 1.015ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.643 ns" { display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl display:inst2|VGA_SYNC:inst1|horiz_sync } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.643 ns" { display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} display:inst2|VGA_SYNC:inst1|horiz_sync {} } { 0.000ns 1.091ns 1.015ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.539 ns" { display:inst2|VGA_SYNC:inst1|horiz_sync display:inst2|VGA_SYNC:inst1|horiz_sync_out~feeder display:inst2|VGA_SYNC:inst1|horiz_sync_out } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.539 ns" { display:inst2|VGA_SYNC:inst1|horiz_sync {} display:inst2|VGA_SYNC:inst1|horiz_sync_out~feeder {} display:inst2|VGA_SYNC:inst1|horiz_sync_out {} } { 0.000ns 0.306ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.643 ns" { display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl display:inst2|VGA_SYNC:inst1|horiz_sync_out } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.643 ns" { display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} display:inst2|VGA_SYNC:inst1|horiz_sync_out {} } { 0.000ns 1.091ns 1.015ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.643 ns" { display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl display:inst2|VGA_SYNC:inst1|horiz_sync } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.643 ns" { display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} display:inst2|VGA_SYNC:inst1|horiz_sync {} } { 0.000ns 1.091ns 1.015ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLOCK_50 register keyboardTopLevel:inst8\|REG8:inst11\|Q\[2\] register fsm:inst4\|state_machine_version2:inst\|f_key_d -2.843 ns " "Info: Minimum slack time is -2.843 ns for clock \"CLOCK_50\" between source register \"keyboardTopLevel:inst8\|REG8:inst11\|Q\[2\]\" and destination register \"fsm:inst4\|state_machine_version2:inst\|f_key_d\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.160 ns + Shortest register register " "Info: + Shortest register to register delay is 2.160 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns keyboardTopLevel:inst8\|REG8:inst11\|Q\[2\] 1 REG LCFF_X38_Y18_N11 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y18_N11; Fanout = 3; REG Node = 'keyboardTopLevel:inst8\|REG8:inst11\|Q\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyboardTopLevel:inst8|REG8:inst11|Q[2] } "NODE_NAME" } } { "reg8.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/keyboard/reg8.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns keyboardTopLevel:inst8\|inst1~1 2 COMB LCCOMB_X38_Y18_N10 3 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X38_Y18_N10; Fanout = 3; COMB Node = 'keyboardTopLevel:inst8\|inst1~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { keyboardTopLevel:inst8|REG8:inst11|Q[2] keyboardTopLevel:inst8|inst1~1 } "NODE_NAME" } } { "keyboard/keyboardTopLevel.bdf" "" { Schematic "C:/Users/student/Desktop/BrockTimFinalProj/keyboard/keyboardTopLevel.bdf" { { 384 376 440 528 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.478 ns) + CELL(0.275 ns) 2.076 ns inst10 3 COMB LCCOMB_X27_Y14_N2 1 " "Info: 3: + IC(1.478 ns) + CELL(0.275 ns) = 2.076 ns; Loc. = LCCOMB_X27_Y14_N2; Fanout = 1; COMB Node = 'inst10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.753 ns" { keyboardTopLevel:inst8|inst1~1 inst10 } "NODE_NAME" } } { "tamagotchi.bdf" "" { Schematic "C:/Users/student/Desktop/BrockTimFinalProj/tamagotchi.bdf" { { 296 464 528 344 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.160 ns fsm:inst4\|state_machine_version2:inst\|f_key_d 4 REG LCFF_X27_Y14_N3 1 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 2.160 ns; Loc. = LCFF_X27_Y14_N3; Fanout = 1; REG Node = 'fsm:inst4\|state_machine_version2:inst\|f_key_d'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { inst10 fsm:inst4|state_machine_version2:inst|f_key_d } "NODE_NAME" } } { "fsm/state_machine_version2.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/fsm/state_machine_version2.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.682 ns ( 31.57 % ) " "Info: Total cell delay = 0.682 ns ( 31.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.478 ns ( 68.43 % ) " "Info: Total interconnect delay = 1.478 ns ( 68.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.160 ns" { keyboardTopLevel:inst8|REG8:inst11|Q[2] keyboardTopLevel:inst8|inst1~1 inst10 fsm:inst4|state_machine_version2:inst|f_key_d } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.160 ns" { keyboardTopLevel:inst8|REG8:inst11|Q[2] {} keyboardTopLevel:inst8|inst1~1 {} inst10 {} fsm:inst4|state_machine_version2:inst|f_key_d {} } { 0.000ns 0.000ns 1.478ns 0.000ns } { 0.000ns 0.323ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "5.003 ns - Smallest register register " "Info: - Smallest register to register requirement is 5.003 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.987 ns + Smallest " "Info: + Smallest clock skew is 4.987 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 7.665 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 7.665 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 9; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "tamagotchi.bdf" "" { Schematic "C:/Users/student/Desktop/BrockTimFinalProj/tamagotchi.bdf" { { 176 72 240 192 "CLOCK_50" "" } { 168 240 303 184 "CLOCK_50" "" } { 488 640 702 504 "CLOCK_50" "" } { 448 152 216 464 "CLOCK_50" "" } { 304 40 120 320 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.912 ns) + CELL(0.787 ns) 3.698 ns clk_div:inst\|clock_10Hz 2 REG LCFF_X34_Y1_N1 2 " "Info: 2: + IC(1.912 ns) + CELL(0.787 ns) = 3.698 ns; Loc. = LCFF_X34_Y1_N1; Fanout = 2; REG Node = 'clk_div:inst\|clock_10Hz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.699 ns" { CLOCK_50 clk_div:inst|clock_10Hz } "NODE_NAME" } } { "clk_div.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/de2core (1)/de2core/clk_div.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.407 ns) + CELL(0.000 ns) 6.105 ns clk_div:inst\|clock_10Hz~clkctrl 3 COMB CLKCTRL_G10 12 " "Info: 3: + IC(2.407 ns) + CELL(0.000 ns) = 6.105 ns; Loc. = CLKCTRL_G10; Fanout = 12; COMB Node = 'clk_div:inst\|clock_10Hz~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.407 ns" { clk_div:inst|clock_10Hz clk_div:inst|clock_10Hz~clkctrl } "NODE_NAME" } } { "clk_div.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/de2core (1)/de2core/clk_div.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.537 ns) 7.665 ns fsm:inst4\|state_machine_version2:inst\|f_key_d 4 REG LCFF_X27_Y14_N3 1 " "Info: 4: + IC(1.023 ns) + CELL(0.537 ns) = 7.665 ns; Loc. = LCFF_X27_Y14_N3; Fanout = 1; REG Node = 'fsm:inst4\|state_machine_version2:inst\|f_key_d'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { clk_div:inst|clock_10Hz~clkctrl fsm:inst4|state_machine_version2:inst|f_key_d } "NODE_NAME" } } { "fsm/state_machine_version2.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/fsm/state_machine_version2.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 30.31 % ) " "Info: Total cell delay = 2.323 ns ( 30.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.342 ns ( 69.69 % ) " "Info: Total interconnect delay = 5.342 ns ( 69.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.665 ns" { CLOCK_50 clk_div:inst|clock_10Hz clk_div:inst|clock_10Hz~clkctrl fsm:inst4|state_machine_version2:inst|f_key_d } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.665 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div:inst|clock_10Hz {} clk_div:inst|clock_10Hz~clkctrl {} fsm:inst4|state_machine_version2:inst|f_key_d {} } { 0.000ns 0.000ns 1.912ns 2.407ns 1.023ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.678 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to source register is 2.678 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 9; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "tamagotchi.bdf" "" { Schematic "C:/Users/student/Desktop/BrockTimFinalProj/tamagotchi.bdf" { { 176 72 240 192 "CLOCK_50" "" } { 168 240 303 184 "CLOCK_50" "" } { 488 640 702 504 "CLOCK_50" "" } { 448 152 216 464 "CLOCK_50" "" } { 304 40 120 320 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 37 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 37; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "tamagotchi.bdf" "" { Schematic "C:/Users/student/Desktop/BrockTimFinalProj/tamagotchi.bdf" { { 176 72 240 192 "CLOCK_50" "" } { 168 240 303 184 "CLOCK_50" "" } { 488 640 702 504 "CLOCK_50" "" } { 448 152 216 464 "CLOCK_50" "" } { 304 40 120 320 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.537 ns) 2.678 ns keyboardTopLevel:inst8\|REG8:inst11\|Q\[2\] 3 REG LCFF_X38_Y18_N11 3 " "Info: 3: + IC(1.024 ns) + CELL(0.537 ns) = 2.678 ns; Loc. = LCFF_X38_Y18_N11; Fanout = 3; REG Node = 'keyboardTopLevel:inst8\|REG8:inst11\|Q\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { CLOCK_50~clkctrl keyboardTopLevel:inst8|REG8:inst11|Q[2] } "NODE_NAME" } } { "reg8.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/keyboard/reg8.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.36 % ) " "Info: Total cell delay = 1.536 ns ( 57.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.142 ns ( 42.64 % ) " "Info: Total interconnect delay = 1.142 ns ( 42.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.678 ns" { CLOCK_50 CLOCK_50~clkctrl keyboardTopLevel:inst8|REG8:inst11|Q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.678 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} keyboardTopLevel:inst8|REG8:inst11|Q[2] {} } { 0.000ns 0.000ns 0.118ns 1.024ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.665 ns" { CLOCK_50 clk_div:inst|clock_10Hz clk_div:inst|clock_10Hz~clkctrl fsm:inst4|state_machine_version2:inst|f_key_d } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.665 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div:inst|clock_10Hz {} clk_div:inst|clock_10Hz~clkctrl {} fsm:inst4|state_machine_version2:inst|f_key_d {} } { 0.000ns 0.000ns 1.912ns 2.407ns 1.023ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.678 ns" { CLOCK_50 CLOCK_50~clkctrl keyboardTopLevel:inst8|REG8:inst11|Q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.678 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} keyboardTopLevel:inst8|REG8:inst11|Q[2] {} } { 0.000ns 0.000ns 0.118ns 1.024ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "reg8.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/keyboard/reg8.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "fsm/state_machine_version2.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/fsm/state_machine_version2.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.665 ns" { CLOCK_50 clk_div:inst|clock_10Hz clk_div:inst|clock_10Hz~clkctrl fsm:inst4|state_machine_version2:inst|f_key_d } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.665 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div:inst|clock_10Hz {} clk_div:inst|clock_10Hz~clkctrl {} fsm:inst4|state_machine_version2:inst|f_key_d {} } { 0.000ns 0.000ns 1.912ns 2.407ns 1.023ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.678 ns" { CLOCK_50 CLOCK_50~clkctrl keyboardTopLevel:inst8|REG8:inst11|Q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.678 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} keyboardTopLevel:inst8|REG8:inst11|Q[2] {} } { 0.000ns 0.000ns 0.118ns 1.024ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.160 ns" { keyboardTopLevel:inst8|REG8:inst11|Q[2] keyboardTopLevel:inst8|inst1~1 inst10 fsm:inst4|state_machine_version2:inst|f_key_d } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.160 ns" { keyboardTopLevel:inst8|REG8:inst11|Q[2] {} keyboardTopLevel:inst8|inst1~1 {} inst10 {} fsm:inst4|state_machine_version2:inst|f_key_d {} } { 0.000ns 0.000ns 1.478ns 0.000ns } { 0.000ns 0.323ns 0.275ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.665 ns" { CLOCK_50 clk_div:inst|clock_10Hz clk_div:inst|clock_10Hz~clkctrl fsm:inst4|state_machine_version2:inst|f_key_d } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.665 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div:inst|clock_10Hz {} clk_div:inst|clock_10Hz~clkctrl {} fsm:inst4|state_machine_version2:inst|f_key_d {} } { 0.000ns 0.000ns 1.912ns 2.407ns 1.023ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.678 ns" { CLOCK_50 CLOCK_50~clkctrl keyboardTopLevel:inst8|REG8:inst11|Q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.678 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} keyboardTopLevel:inst8|REG8:inst11|Q[2] {} } { 0.000ns 0.000ns 0.118ns 1.024ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "CLOCK_50 96 " "Warning: Can't achieve minimum setup and hold requirement CLOCK_50 along 96 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "keyboardTopLevel:inst8\|keyboard:inst4\|filter\[7\] PS2_CLK CLOCK_50 5.081 ns register " "Info: tsu for register \"keyboardTopLevel:inst8\|keyboard:inst4\|filter\[7\]\" (data pin = \"PS2_CLK\", clock pin = \"CLOCK_50\") is 5.081 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.794 ns + Longest pin register " "Info: + Longest pin to register delay is 7.794 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.872 ns) 0.872 ns PS2_CLK 1 PIN PIN_D26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.872 ns) = 0.872 ns; Loc. = PIN_D26; Fanout = 1; PIN Node = 'PS2_CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_CLK } "NODE_NAME" } } { "tamagotchi.bdf" "" { Schematic "C:/Users/student/Desktop/BrockTimFinalProj/tamagotchi.bdf" { { 280 -72 96 296 "PS2_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.556 ns) + CELL(0.366 ns) 7.794 ns keyboardTopLevel:inst8\|keyboard:inst4\|filter\[7\] 2 REG LCFF_X1_Y18_N25 2 " "Info: 2: + IC(6.556 ns) + CELL(0.366 ns) = 7.794 ns; Loc. = LCFF_X1_Y18_N25; Fanout = 2; REG Node = 'keyboardTopLevel:inst8\|keyboard:inst4\|filter\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.922 ns" { PS2_CLK keyboardTopLevel:inst8|keyboard:inst4|filter[7] } "NODE_NAME" } } { "keyboard.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/de2core (1)/de2core/keyboard.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.238 ns ( 15.88 % ) " "Info: Total cell delay = 1.238 ns ( 15.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.556 ns ( 84.12 % ) " "Info: Total interconnect delay = 6.556 ns ( 84.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.794 ns" { PS2_CLK keyboardTopLevel:inst8|keyboard:inst4|filter[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.794 ns" { PS2_CLK {} PS2_CLK~combout {} keyboardTopLevel:inst8|keyboard:inst4|filter[7] {} } { 0.000ns 0.000ns 6.556ns } { 0.000ns 0.872ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "keyboard.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/de2core (1)/de2core/keyboard.vhd" 32 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.677 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to destination register is 2.677 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 9; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "tamagotchi.bdf" "" { Schematic "C:/Users/student/Desktop/BrockTimFinalProj/tamagotchi.bdf" { { 176 72 240 192 "CLOCK_50" "" } { 168 240 303 184 "CLOCK_50" "" } { 488 640 702 504 "CLOCK_50" "" } { 448 152 216 464 "CLOCK_50" "" } { 304 40 120 320 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 37 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 37; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "tamagotchi.bdf" "" { Schematic "C:/Users/student/Desktop/BrockTimFinalProj/tamagotchi.bdf" { { 176 72 240 192 "CLOCK_50" "" } { 168 240 303 184 "CLOCK_50" "" } { 488 640 702 504 "CLOCK_50" "" } { 448 152 216 464 "CLOCK_50" "" } { 304 40 120 320 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.537 ns) 2.677 ns keyboardTopLevel:inst8\|keyboard:inst4\|filter\[7\] 3 REG LCFF_X1_Y18_N25 2 " "Info: 3: + IC(1.023 ns) + CELL(0.537 ns) = 2.677 ns; Loc. = LCFF_X1_Y18_N25; Fanout = 2; REG Node = 'keyboardTopLevel:inst8\|keyboard:inst4\|filter\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { CLOCK_50~clkctrl keyboardTopLevel:inst8|keyboard:inst4|filter[7] } "NODE_NAME" } } { "keyboard.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/de2core (1)/de2core/keyboard.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.38 % ) " "Info: Total cell delay = 1.536 ns ( 57.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.141 ns ( 42.62 % ) " "Info: Total interconnect delay = 1.141 ns ( 42.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { CLOCK_50 CLOCK_50~clkctrl keyboardTopLevel:inst8|keyboard:inst4|filter[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} keyboardTopLevel:inst8|keyboard:inst4|filter[7] {} } { 0.000ns 0.000ns 0.118ns 1.023ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.794 ns" { PS2_CLK keyboardTopLevel:inst8|keyboard:inst4|filter[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.794 ns" { PS2_CLK {} PS2_CLK~combout {} keyboardTopLevel:inst8|keyboard:inst4|filter[7] {} } { 0.000ns 0.000ns 6.556ns } { 0.000ns 0.872ns 0.366ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { CLOCK_50 CLOCK_50~clkctrl keyboardTopLevel:inst8|keyboard:inst4|filter[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} keyboardTopLevel:inst8|keyboard:inst4|filter[7] {} } { 0.000ns 0.000ns 0.118ns 1.023ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 LEDR\[7\] fsm:inst4\|counter:inst3\|Q\[4\] 15.325 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"LEDR\[7\]\" through register \"fsm:inst4\|counter:inst3\|Q\[4\]\" is 15.325 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 7.665 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 7.665 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 9; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "tamagotchi.bdf" "" { Schematic "C:/Users/student/Desktop/BrockTimFinalProj/tamagotchi.bdf" { { 176 72 240 192 "CLOCK_50" "" } { 168 240 303 184 "CLOCK_50" "" } { 488 640 702 504 "CLOCK_50" "" } { 448 152 216 464 "CLOCK_50" "" } { 304 40 120 320 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.912 ns) + CELL(0.787 ns) 3.698 ns clk_div:inst\|clock_10Hz 2 REG LCFF_X34_Y1_N1 2 " "Info: 2: + IC(1.912 ns) + CELL(0.787 ns) = 3.698 ns; Loc. = LCFF_X34_Y1_N1; Fanout = 2; REG Node = 'clk_div:inst\|clock_10Hz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.699 ns" { CLOCK_50 clk_div:inst|clock_10Hz } "NODE_NAME" } } { "clk_div.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/de2core (1)/de2core/clk_div.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.407 ns) + CELL(0.000 ns) 6.105 ns clk_div:inst\|clock_10Hz~clkctrl 3 COMB CLKCTRL_G10 12 " "Info: 3: + IC(2.407 ns) + CELL(0.000 ns) = 6.105 ns; Loc. = CLKCTRL_G10; Fanout = 12; COMB Node = 'clk_div:inst\|clock_10Hz~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.407 ns" { clk_div:inst|clock_10Hz clk_div:inst|clock_10Hz~clkctrl } "NODE_NAME" } } { "clk_div.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/de2core (1)/de2core/clk_div.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.537 ns) 7.665 ns fsm:inst4\|counter:inst3\|Q\[4\] 4 REG LCFF_X28_Y14_N13 4 " "Info: 4: + IC(1.023 ns) + CELL(0.537 ns) = 7.665 ns; Loc. = LCFF_X28_Y14_N13; Fanout = 4; REG Node = 'fsm:inst4\|counter:inst3\|Q\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { clk_div:inst|clock_10Hz~clkctrl fsm:inst4|counter:inst3|Q[4] } "NODE_NAME" } } { "fsm/counter.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/fsm/counter.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 30.31 % ) " "Info: Total cell delay = 2.323 ns ( 30.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.342 ns ( 69.69 % ) " "Info: Total interconnect delay = 5.342 ns ( 69.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.665 ns" { CLOCK_50 clk_div:inst|clock_10Hz clk_div:inst|clock_10Hz~clkctrl fsm:inst4|counter:inst3|Q[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.665 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div:inst|clock_10Hz {} clk_div:inst|clock_10Hz~clkctrl {} fsm:inst4|counter:inst3|Q[4] {} } { 0.000ns 0.000ns 1.912ns 2.407ns 1.023ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "fsm/counter.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/fsm/counter.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.410 ns + Longest register pin " "Info: + Longest register to pin delay is 7.410 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fsm:inst4\|counter:inst3\|Q\[4\] 1 REG LCFF_X28_Y14_N13 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y14_N13; Fanout = 4; REG Node = 'fsm:inst4\|counter:inst3\|Q\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsm:inst4|counter:inst3|Q[4] } "NODE_NAME" } } { "fsm/counter.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/fsm/counter.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.818 ns) + CELL(0.398 ns) 1.216 ns fsm:inst4\|counter:inst3\|LessThan0~0 2 COMB LCCOMB_X27_Y14_N22 1 " "Info: 2: + IC(0.818 ns) + CELL(0.398 ns) = 1.216 ns; Loc. = LCCOMB_X27_Y14_N22; Fanout = 1; COMB Node = 'fsm:inst4\|counter:inst3\|LessThan0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.216 ns" { fsm:inst4|counter:inst3|Q[4] fsm:inst4|counter:inst3|LessThan0~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.275 ns) + CELL(0.420 ns) 1.911 ns fsm:inst4\|counter:inst3\|LessThan0~1 3 COMB LCCOMB_X27_Y14_N24 5 " "Info: 3: + IC(0.275 ns) + CELL(0.420 ns) = 1.911 ns; Loc. = LCCOMB_X27_Y14_N24; Fanout = 5; COMB Node = 'fsm:inst4\|counter:inst3\|LessThan0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.695 ns" { fsm:inst4|counter:inst3|LessThan0~0 fsm:inst4|counter:inst3|LessThan0~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.701 ns) + CELL(2.798 ns) 7.410 ns LEDR\[7\] 4 PIN PIN_AC21 0 " "Info: 4: + IC(2.701 ns) + CELL(2.798 ns) = 7.410 ns; Loc. = PIN_AC21; Fanout = 0; PIN Node = 'LEDR\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.499 ns" { fsm:inst4|counter:inst3|LessThan0~1 LEDR[7] } "NODE_NAME" } } { "tamagotchi.bdf" "" { Schematic "C:/Users/student/Desktop/BrockTimFinalProj/tamagotchi.bdf" { { 328 840 1016 344 "LEDR\[7\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.616 ns ( 48.80 % ) " "Info: Total cell delay = 3.616 ns ( 48.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.794 ns ( 51.20 % ) " "Info: Total interconnect delay = 3.794 ns ( 51.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.410 ns" { fsm:inst4|counter:inst3|Q[4] fsm:inst4|counter:inst3|LessThan0~0 fsm:inst4|counter:inst3|LessThan0~1 LEDR[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.410 ns" { fsm:inst4|counter:inst3|Q[4] {} fsm:inst4|counter:inst3|LessThan0~0 {} fsm:inst4|counter:inst3|LessThan0~1 {} LEDR[7] {} } { 0.000ns 0.818ns 0.275ns 2.701ns } { 0.000ns 0.398ns 0.420ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.665 ns" { CLOCK_50 clk_div:inst|clock_10Hz clk_div:inst|clock_10Hz~clkctrl fsm:inst4|counter:inst3|Q[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.665 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div:inst|clock_10Hz {} clk_div:inst|clock_10Hz~clkctrl {} fsm:inst4|counter:inst3|Q[4] {} } { 0.000ns 0.000ns 1.912ns 2.407ns 1.023ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.410 ns" { fsm:inst4|counter:inst3|Q[4] fsm:inst4|counter:inst3|LessThan0~0 fsm:inst4|counter:inst3|LessThan0~1 LEDR[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.410 ns" { fsm:inst4|counter:inst3|Q[4] {} fsm:inst4|counter:inst3|LessThan0~0 {} fsm:inst4|counter:inst3|LessThan0~1 {} LEDR[7] {} } { 0.000ns 0.818ns 0.275ns 2.701ns } { 0.000ns 0.398ns 0.420ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "fsm:inst4\|state_machine_version2:inst\|f_key_d KEY\[2\] CLOCK_50 1.224 ns register " "Info: th for register \"fsm:inst4\|state_machine_version2:inst\|f_key_d\" (data pin = \"KEY\[2\]\", clock pin = \"CLOCK_50\") is 1.224 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 7.665 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 7.665 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 9; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "tamagotchi.bdf" "" { Schematic "C:/Users/student/Desktop/BrockTimFinalProj/tamagotchi.bdf" { { 176 72 240 192 "CLOCK_50" "" } { 168 240 303 184 "CLOCK_50" "" } { 488 640 702 504 "CLOCK_50" "" } { 448 152 216 464 "CLOCK_50" "" } { 304 40 120 320 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.912 ns) + CELL(0.787 ns) 3.698 ns clk_div:inst\|clock_10Hz 2 REG LCFF_X34_Y1_N1 2 " "Info: 2: + IC(1.912 ns) + CELL(0.787 ns) = 3.698 ns; Loc. = LCFF_X34_Y1_N1; Fanout = 2; REG Node = 'clk_div:inst\|clock_10Hz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.699 ns" { CLOCK_50 clk_div:inst|clock_10Hz } "NODE_NAME" } } { "clk_div.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/de2core (1)/de2core/clk_div.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.407 ns) + CELL(0.000 ns) 6.105 ns clk_div:inst\|clock_10Hz~clkctrl 3 COMB CLKCTRL_G10 12 " "Info: 3: + IC(2.407 ns) + CELL(0.000 ns) = 6.105 ns; Loc. = CLKCTRL_G10; Fanout = 12; COMB Node = 'clk_div:inst\|clock_10Hz~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.407 ns" { clk_div:inst|clock_10Hz clk_div:inst|clock_10Hz~clkctrl } "NODE_NAME" } } { "clk_div.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/de2core (1)/de2core/clk_div.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.537 ns) 7.665 ns fsm:inst4\|state_machine_version2:inst\|f_key_d 4 REG LCFF_X27_Y14_N3 1 " "Info: 4: + IC(1.023 ns) + CELL(0.537 ns) = 7.665 ns; Loc. = LCFF_X27_Y14_N3; Fanout = 1; REG Node = 'fsm:inst4\|state_machine_version2:inst\|f_key_d'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { clk_div:inst|clock_10Hz~clkctrl fsm:inst4|state_machine_version2:inst|f_key_d } "NODE_NAME" } } { "fsm/state_machine_version2.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/fsm/state_machine_version2.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 30.31 % ) " "Info: Total cell delay = 2.323 ns ( 30.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.342 ns ( 69.69 % ) " "Info: Total interconnect delay = 5.342 ns ( 69.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.665 ns" { CLOCK_50 clk_div:inst|clock_10Hz clk_div:inst|clock_10Hz~clkctrl fsm:inst4|state_machine_version2:inst|f_key_d } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.665 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div:inst|clock_10Hz {} clk_div:inst|clock_10Hz~clkctrl {} fsm:inst4|state_machine_version2:inst|f_key_d {} } { 0.000ns 0.000ns 1.912ns 2.407ns 1.023ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "fsm/state_machine_version2.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/fsm/state_machine_version2.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.707 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.707 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns KEY\[2\] 1 PIN PIN_P23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 2; PIN Node = 'KEY\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[2] } "NODE_NAME" } } { "tamagotchi.bdf" "" { Schematic "C:/Users/student/Desktop/BrockTimFinalProj/tamagotchi.bdf" { { 344 -72 96 360 "KEY\[0\]" "" } { 192 440 608 208 "KEY\[1\]" "" } { 208 440 608 224 "KEY\[2\]" "" } { 712 296 464 728 "KEY\[3\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.631 ns) + CELL(0.150 ns) 6.623 ns inst10 2 COMB LCCOMB_X27_Y14_N2 1 " "Info: 2: + IC(5.631 ns) + CELL(0.150 ns) = 6.623 ns; Loc. = LCCOMB_X27_Y14_N2; Fanout = 1; COMB Node = 'inst10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.781 ns" { KEY[2] inst10 } "NODE_NAME" } } { "tamagotchi.bdf" "" { Schematic "C:/Users/student/Desktop/BrockTimFinalProj/tamagotchi.bdf" { { 296 464 528 344 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.707 ns fsm:inst4\|state_machine_version2:inst\|f_key_d 3 REG LCFF_X27_Y14_N3 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.707 ns; Loc. = LCFF_X27_Y14_N3; Fanout = 1; REG Node = 'fsm:inst4\|state_machine_version2:inst\|f_key_d'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { inst10 fsm:inst4|state_machine_version2:inst|f_key_d } "NODE_NAME" } } { "fsm/state_machine_version2.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/fsm/state_machine_version2.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.076 ns ( 16.04 % ) " "Info: Total cell delay = 1.076 ns ( 16.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.631 ns ( 83.96 % ) " "Info: Total interconnect delay = 5.631 ns ( 83.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.707 ns" { KEY[2] inst10 fsm:inst4|state_machine_version2:inst|f_key_d } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.707 ns" { KEY[2] {} KEY[2]~combout {} inst10 {} fsm:inst4|state_machine_version2:inst|f_key_d {} } { 0.000ns 0.000ns 5.631ns 0.000ns } { 0.000ns 0.842ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.665 ns" { CLOCK_50 clk_div:inst|clock_10Hz clk_div:inst|clock_10Hz~clkctrl fsm:inst4|state_machine_version2:inst|f_key_d } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.665 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div:inst|clock_10Hz {} clk_div:inst|clock_10Hz~clkctrl {} fsm:inst4|state_machine_version2:inst|f_key_d {} } { 0.000ns 0.000ns 1.912ns 2.407ns 1.023ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.707 ns" { KEY[2] inst10 fsm:inst4|state_machine_version2:inst|f_key_d } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.707 ns" { KEY[2] {} KEY[2]~combout {} inst10 {} fsm:inst4|state_machine_version2:inst|f_key_d {} } { 0.000ns 0.000ns 5.631ns 0.000ns } { 0.000ns 0.842ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "172 " "Info: Peak virtual memory: 172 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 05 16:29:16 2018 " "Info: Processing ended: Tue Jun 05 16:29:16 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
