Command: pr_verify -full_check -initial /home/kanish/System_Design_through_FPGA/Vivado/pr_demo/pr_demo.runs/impl_1/top_routed.dcp -additional /home/kanish/System_Design_through_FPGA/Vivado/pr_demo/pr_demo.runs/child_0_impl_1/top_routed.dcp -file child_0_impl_1_pr_verify.log
Fri Oct 13 19:48:31 2023

INFO: [Constraints 18-1020] PR Verify Summary:
DCP1: /home/kanish/System_Design_through_FPGA/Vivado/pr_demo/pr_demo.runs/impl_1/top_routed.dcp
  Number of reconfigurable modules compared = 2
  Number of partition pins compared         = 12
  Number of static tiles compared           = 1071
  Number of static sites compared           = 315
  Number of static cells compared           = 1769
  Number of static routed nodes compared    = 15239
  Number of static routed pips compared     = 13802

DCP2: /home/kanish/System_Design_through_FPGA/Vivado/pr_demo/pr_demo.runs/child_0_impl_1/top_routed.dcp
  Number of reconfigurable modules compared = 2
  Number of partition pins compared         = 12
  Number of static tiles compared           = 1071
  Number of static sites compared           = 315
  Number of static cells compared           = 1769
  Number of static routed nodes compared    = 15239
  Number of static routed pips compared     = 13802
INFO: [Vivado 12-3253] PR_VERIFY: check points /home/kanish/System_Design_through_FPGA/Vivado/pr_demo/pr_demo.runs/impl_1/top_routed.dcp and /home/kanish/System_Design_through_FPGA/Vivado/pr_demo/pr_demo.runs/child_0_impl_1/top_routed.dcp are compatible
