# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"InstructionFetchUnit_tb_time_synth.v" \
"../../../../../../ECE369Lab1/1-InstructionFetchUnit/InstructionFetchUnit_tb.v" \

# Do not sort compile order
nosort
