Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 76ff3159a5c14a909357ad710afbc308 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot k_interface_behav xil_defaultlib.k_interface -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture arch of entity xil_defaultlib.ps2_rx [ps2_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.k_interface
Built simulation snapshot k_interface_behav
