
;; Function __isinff (*__GI___isinff, funcdef_no=77, decl_uid=2357, cgraph_uid=77, symbol_order=77)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Removing jump 17.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v:SF 97 [ x ])
        (reg:SF 21 xmm0 [ x ])) ../sysdeps/ieee754/flt-32/s_isinff.c:20 -1
     (nil))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (parallel [
            (set (reg:SI 98 [ ix ])
                (asm_operands:SI ("movd %1, %0") ("=rm") 0 [
                        (reg/v:SF 97 [ x ])
                    ]
                     [
                        (asm_input:SF ("x") ../sysdeps/ieee754/flt-32/s_isinff.c:22)
                    ]
                     [] ../sysdeps/ieee754/flt-32/s_isinff.c:22))
            (clobber (reg:QI 18 fpsr))
            (clobber (reg:QI 17 flags))
        ]) ../sysdeps/ieee754/flt-32/s_isinff.c:22 -1
     (nil))
(insn 7 6 8 2 (set (reg/v:SI 87 [ ix ])
        (reg:SI 98 [ ix ])) ../sysdeps/ieee754/flt-32/s_isinff.c:22 -1
     (nil))
(insn 8 7 9 2 (parallel [
            (set (reg/v:SI 88 [ t ])
                (and:SI (reg/v:SI 87 [ ix ])
                    (const_int 2147483647 [0x7fffffff])))
            (clobber (reg:CC 17 flags))
        ]) ../sysdeps/ieee754/flt-32/s_isinff.c:23 -1
     (nil))
(insn 9 8 10 2 (parallel [
            (set (reg/v:SI 89 [ t ])
                (xor:SI (reg/v:SI 88 [ t ])
                    (const_int 2139095040 [0x7f800000])))
            (clobber (reg:CC 17 flags))
        ]) ../sysdeps/ieee754/flt-32/s_isinff.c:24 -1
     (nil))
(insn 10 9 11 2 (parallel [
            (set (reg:SI 90 [ D.5360 ])
                (neg:SI (reg/v:SI 89 [ t ])))
            (clobber (reg:CC 17 flags))
        ]) ../sysdeps/ieee754/flt-32/s_isinff.c:25 -1
     (nil))
(insn 11 10 12 2 (parallel [
            (set (reg:SI 100 [ t ])
                (ior:SI (reg/v:SI 89 [ t ])
                    (reg:SI 90 [ D.5360 ])))
            (clobber (reg:CC 17 flags))
        ]) ../sysdeps/ieee754/flt-32/s_isinff.c:26 -1
     (nil))
(insn 12 11 13 2 (parallel [
            (set (reg:SI 101 [ D.5360 ])
                (ashiftrt:SI (reg:SI 100 [ t ])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) ../sysdeps/ieee754/flt-32/s_isinff.c:26 -1
     (nil))
(insn 13 12 14 2 (set (reg:SI 102 [ D.5360 ])
        (not:SI (reg:SI 101 [ D.5360 ]))) ../sysdeps/ieee754/flt-32/s_isinff.c:26 -1
     (nil))
(insn 14 13 15 2 (parallel [
            (set (reg:SI 103 [ D.5360 ])
                (ashiftrt:SI (reg/v:SI 87 [ ix ])
                    (const_int 30 [0x1e])))
            (clobber (reg:CC 17 flags))
        ]) ../sysdeps/ieee754/flt-32/s_isinff.c:26 -1
     (nil))
(insn 15 14 16 2 (parallel [
            (set (reg:SI 99 [ D.5360 ])
                (and:SI (reg:SI 102 [ D.5360 ])
                    (reg:SI 103 [ D.5360 ])))
            (clobber (reg:CC 17 flags))
        ]) ../sysdeps/ieee754/flt-32/s_isinff.c:26 -1
     (nil))
(insn 16 15 20 2 (set (reg:SI 96 [ <retval> ])
        (reg:SI 99 [ D.5360 ])) ../sysdeps/ieee754/flt-32/s_isinff.c:26 -1
     (nil))
(insn 20 16 21 2 (set (reg/i:SI 0 ax)
        (reg:SI 96 [ <retval> ])) ../sysdeps/ieee754/flt-32/s_isinff.c:27 -1
     (nil))
(insn 21 20 0 2 (use (reg/i:SI 0 ax)) ../sysdeps/ieee754/flt-32/s_isinff.c:27 -1
     (nil))
