<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2146" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2146{left:414px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t2_2146{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_2146{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_2146{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_2146{left:69px;bottom:1083px;letter-spacing:0.16px;}
#t6_2146{left:359px;bottom:884px;letter-spacing:0.12px;word-spacing:0.02px;}
#t7_2146{left:69px;bottom:800px;letter-spacing:-0.13px;}
#t8_2146{left:69px;bottom:778px;letter-spacing:-0.14px;word-spacing:-0.85px;}
#t9_2146{left:69px;bottom:761px;letter-spacing:-0.2px;word-spacing:-0.43px;}
#ta_2146{left:69px;bottom:738px;letter-spacing:-0.14px;word-spacing:-0.81px;}
#tb_2146{left:69px;bottom:721px;letter-spacing:-0.16px;word-spacing:-0.97px;}
#tc_2146{left:69px;bottom:704px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#td_2146{left:69px;bottom:681px;letter-spacing:-0.15px;word-spacing:-0.78px;}
#te_2146{left:69px;bottom:664px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tf_2146{left:69px;bottom:642px;letter-spacing:-0.14px;word-spacing:-0.75px;}
#tg_2146{left:69px;bottom:625px;letter-spacing:-0.19px;}
#th_2146{left:69px;bottom:602px;letter-spacing:-0.14px;word-spacing:-0.99px;}
#ti_2146{left:69px;bottom:585px;letter-spacing:-0.3px;word-spacing:-0.86px;}
#tj_2146{left:173px;bottom:585px;letter-spacing:-0.14px;word-spacing:-0.98px;}
#tk_2146{left:69px;bottom:568px;letter-spacing:-0.13px;word-spacing:-1.19px;}
#tl_2146{left:69px;bottom:551px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tm_2146{left:69px;bottom:528px;letter-spacing:-0.14px;word-spacing:-0.96px;}
#tn_2146{left:69px;bottom:512px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#to_2146{left:69px;bottom:489px;letter-spacing:-0.15px;word-spacing:-1.13px;}
#tp_2146{left:69px;bottom:472px;letter-spacing:-0.14px;}
#tq_2146{left:69px;bottom:449px;letter-spacing:-0.14px;word-spacing:-0.76px;}
#tr_2146{left:69px;bottom:432px;letter-spacing:-0.16px;word-spacing:-0.51px;}
#ts_2146{left:69px;bottom:409px;letter-spacing:-0.16px;word-spacing:-0.91px;}
#tt_2146{left:96px;bottom:386px;letter-spacing:-0.16px;word-spacing:-0.52px;}
#tu_2146{left:197px;bottom:393px;}
#tv_2146{left:206px;bottom:393px;}
#tw_2146{left:218px;bottom:386px;letter-spacing:-0.18px;word-spacing:-0.53px;}
#tx_2146{left:366px;bottom:393px;}
#ty_2146{left:375px;bottom:386px;letter-spacing:-0.13px;word-spacing:-0.41px;}
#tz_2146{left:96px;bottom:364px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t10_2146{left:96px;bottom:341px;letter-spacing:-0.17px;}
#t11_2146{left:69px;bottom:318px;letter-spacing:-0.15px;word-spacing:-0.75px;}
#t12_2146{left:218px;bottom:324px;}
#t13_2146{left:233px;bottom:318px;letter-spacing:-0.17px;word-spacing:-0.49px;}
#t14_2146{left:69px;bottom:283px;letter-spacing:-0.13px;}
#t15_2146{left:69px;bottom:260px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t16_2146{left:69px;bottom:241px;letter-spacing:-0.11px;}
#t17_2146{left:90px;bottom:223px;letter-spacing:-0.12px;}
#t18_2146{left:69px;bottom:205px;letter-spacing:-0.11px;}
#t19_2146{left:90px;bottom:186px;letter-spacing:-0.11px;}
#t1a_2146{left:69px;bottom:168px;letter-spacing:-0.12px;}
#t1b_2146{left:69px;bottom:131px;letter-spacing:-0.13px;}
#t1c_2146{left:69px;bottom:113px;letter-spacing:-0.13px;}
#t1d_2146{left:78px;bottom:1065px;letter-spacing:-0.14px;}
#t1e_2146{left:78px;bottom:1050px;letter-spacing:-0.12px;}
#t1f_2146{left:313px;bottom:1065px;letter-spacing:-0.13px;}
#t1g_2146{left:313px;bottom:1050px;letter-spacing:-0.18px;}
#t1h_2146{left:358px;bottom:1065px;letter-spacing:-0.12px;}
#t1i_2146{left:358px;bottom:1050px;letter-spacing:-0.1px;word-spacing:-1.16px;}
#t1j_2146{left:358px;bottom:1034px;letter-spacing:-0.15px;}
#t1k_2146{left:432px;bottom:1065px;letter-spacing:-0.13px;word-spacing:0.06px;}
#t1l_2146{left:432px;bottom:1050px;letter-spacing:-0.12px;}
#t1m_2146{left:557px;bottom:1065px;letter-spacing:-0.13px;}
#t1n_2146{left:78px;bottom:1011px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1o_2146{left:78px;bottom:995px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1p_2146{left:78px;bottom:978px;letter-spacing:-0.14px;}
#t1q_2146{left:313px;bottom:1011px;}
#t1r_2146{left:358px;bottom:1011px;letter-spacing:-0.11px;}
#t1s_2146{left:432px;bottom:1011px;letter-spacing:-0.15px;}
#t1t_2146{left:557px;bottom:1011px;letter-spacing:-0.12px;}
#t1u_2146{left:557px;bottom:995px;letter-spacing:-0.11px;}
#t1v_2146{left:557px;bottom:978px;letter-spacing:-0.11px;}
#t1w_2146{left:557px;bottom:961px;letter-spacing:-0.12px;}
#t1x_2146{left:557px;bottom:944px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1y_2146{left:83px;bottom:863px;letter-spacing:-0.15px;}
#t1z_2146{left:164px;bottom:863px;letter-spacing:-0.14px;}
#t20_2146{left:269px;bottom:863px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t21_2146{left:422px;bottom:863px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t22_2146{left:581px;bottom:863px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t23_2146{left:739px;bottom:863px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t24_2146{left:98px;bottom:839px;}
#t25_2146{left:164px;bottom:839px;letter-spacing:-0.11px;}
#t26_2146{left:258px;bottom:839px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t27_2146{left:418px;bottom:839px;letter-spacing:-0.11px;}
#t28_2146{left:572px;bottom:839px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t29_2146{left:747px;bottom:839px;letter-spacing:-0.11px;word-spacing:-0.01px;}

.s1_2146{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_2146{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_2146{font-size:18px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_2146{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s5_2146{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s6_2146{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s7_2146{font-size:11px;font-family:Verdana_5kr;color:#000;}
.s8_2146{font-size:11px;font-family:Verdana_5k9;color:#000;}
.s9_2146{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
.sa_2146{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
.t.v0_2146{transform:scaleX(1.049);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2146" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

@font-face {
	font-family: Verdana_5kr;
	src: url("fonts/Verdana_5kr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2146Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2146" style="-webkit-user-select: none;"><object width="935" height="1210" data="2146/2146.svg" type="image/svg+xml" id="pdf2146" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2146" class="t s1_2146">VRNDSCALESH—Round Scalar FP16 Value to Include a Given Number of Fraction Bits </span>
<span id="t2_2146" class="t s2_2146">INSTRUCTION SET REFERENCE, V </span>
<span id="t3_2146" class="t s1_2146">5-670 </span><span id="t4_2146" class="t s1_2146">Vol. 2C </span>
<span id="t5_2146" class="t s3_2146">VRNDSCALESH—Round Scalar FP16 Value to Include a Given Number of Fraction Bits </span>
<span id="t6_2146" class="t s4_2146">Instruction Operand Encoding </span>
<span id="t7_2146" class="t s5_2146">Description </span>
<span id="t8_2146" class="t s6_2146">This instruction rounds the low FP16 value in the second source operand by the rounding mode specified in the </span>
<span id="t9_2146" class="t s6_2146">immediate operand (see Table 5-22) and places the result in the destination operand. </span>
<span id="ta_2146" class="t s6_2146">Bits 127:16 of the destination operand are copied from the corresponding bits of the first source operand. Bits </span>
<span id="tb_2146" class="t s6_2146">MAXVL-1:128 of the destination operand are zeroed. The low FP16 element of the destination is updated according </span>
<span id="tc_2146" class="t s6_2146">to the writemask. </span>
<span id="td_2146" class="t s6_2146">The rounding process rounds the input to an integral value, plus number bits of fraction that are specified by </span>
<span id="te_2146" class="t s6_2146">imm8[7:4] (to be included in the result), and returns the result as a FP16 value. </span>
<span id="tf_2146" class="t s6_2146">Note that no overflow is induced while executing this instruction (although the source is scaled by the imm8[7:4] </span>
<span id="tg_2146" class="t s6_2146">value). </span>
<span id="th_2146" class="t s6_2146">The immediate operand also specifies control fields for the rounding operation. Three bit fields are defined and </span>
<span id="ti_2146" class="t s6_2146">shown in Table </span><span id="tj_2146" class="t s6_2146">5-22, “Imm8 Controls for VRNDSCALEPH/VRNDSCALESH.” Bit 3 of the immediate byte controls the </span>
<span id="tk_2146" class="t s6_2146">processor behavior for a precision exception, bit 2 selects the source of rounding mode control, and bits 1:0 specify </span>
<span id="tl_2146" class="t s6_2146">a non-sticky rounding-mode value. </span>
<span id="tm_2146" class="t s6_2146">The Precision Floating-Point Exception is signaled according to the immediate operand. If any source operand is an </span>
<span id="tn_2146" class="t s6_2146">SNaN then it will be converted to a QNaN. </span>
<span id="to_2146" class="t s6_2146">The sign of the result of this instruction is preserved, including the sign of zero. Special cases are described in Table </span>
<span id="tp_2146" class="t s6_2146">5-23. </span>
<span id="tq_2146" class="t s6_2146">If this instruction encoding’s SPE bit (bit 3) in the immediate operand is 1, VRNDSCALESH can set MXCSR.UE </span>
<span id="tr_2146" class="t s6_2146">without MXCSR.PE. </span>
<span id="ts_2146" class="t s6_2146">The formula of the operation on each data element for VRNDSCALESH is: </span>
<span id="tt_2146" class="t s6_2146">ROUND(x) = 2 </span>
<span id="tu_2146" class="t s7_2146">−</span><span id="tv_2146" class="t s8_2146">M </span>
<span id="tw_2146" class="t s6_2146">*Round_to_INT(x * 2 </span>
<span id="tx_2146" class="t s8_2146">M </span>
<span id="ty_2146" class="t s6_2146">, round_ctrl), </span>
<span id="tz_2146" class="t v0_2146 s6_2146">round_ctrl = imm[3:0]; </span>
<span id="t10_2146" class="t s6_2146">M=imm[7:4]; </span>
<span id="t11_2146" class="t s6_2146">The operation of x * 2 </span>
<span id="t12_2146" class="t s8_2146">M </span>
<span id="t13_2146" class="t s6_2146">is computed as if the exponent range is unlimited (i.e., no overflow ever occurs). </span>
<span id="t14_2146" class="t s5_2146">Operation </span>
<span id="t15_2146" class="t s9_2146">VRNDSCALESH dest{k1}, src1, src2, imm8 </span>
<span id="t16_2146" class="t sa_2146">IF k1[0] or *no writemask*: </span>
<span id="t17_2146" class="t sa_2146">DEST.fp16[0] := round_fp16_to_integer(src2.fp16[0], imm8) // see VRNDSCALEPH </span>
<span id="t18_2146" class="t sa_2146">ELSE IF *zeroing*: </span>
<span id="t19_2146" class="t sa_2146">DEST.fp16[0] := 0 </span>
<span id="t1a_2146" class="t sa_2146">//else DEST.fp16[0] remains unchanged </span>
<span id="t1b_2146" class="t sa_2146">DEST[127:16] = src1[127:16] </span>
<span id="t1c_2146" class="t sa_2146">DEST[MAXVL-1:128] := 0 </span>
<span id="t1d_2146" class="t s9_2146">Opcode/ </span>
<span id="t1e_2146" class="t s9_2146">Instruction </span>
<span id="t1f_2146" class="t s9_2146">Op/ </span>
<span id="t1g_2146" class="t s9_2146">En </span>
<span id="t1h_2146" class="t s9_2146">64/32 </span>
<span id="t1i_2146" class="t s9_2146">bit Mode </span>
<span id="t1j_2146" class="t s9_2146">Support </span>
<span id="t1k_2146" class="t s9_2146">CPUID Feature </span>
<span id="t1l_2146" class="t s9_2146">Flag </span>
<span id="t1m_2146" class="t s9_2146">Description </span>
<span id="t1n_2146" class="t sa_2146">EVEX.LLIG.NP.0F3A.W0 0A /r /ib </span>
<span id="t1o_2146" class="t sa_2146">VRNDSCALESH xmm1{k1}{z}, xmm2, </span>
<span id="t1p_2146" class="t sa_2146">xmm3/m16 {sae}, imm8 </span>
<span id="t1q_2146" class="t sa_2146">A </span><span id="t1r_2146" class="t sa_2146">V/V </span><span id="t1s_2146" class="t sa_2146">AVX512-FP16 </span><span id="t1t_2146" class="t sa_2146">Round the low FP16 value in xmm3/m16 to a </span>
<span id="t1u_2146" class="t sa_2146">number of fraction bits specified by the imm8 </span>
<span id="t1v_2146" class="t sa_2146">field. Store the result in xmm1 subject to </span>
<span id="t1w_2146" class="t sa_2146">writemask k1. Bits 127:16 from xmm2 are </span>
<span id="t1x_2146" class="t sa_2146">copied to xmm1[127:16]. </span>
<span id="t1y_2146" class="t s9_2146">Op/En </span><span id="t1z_2146" class="t s9_2146">Tuple </span><span id="t20_2146" class="t s9_2146">Operand 1 </span><span id="t21_2146" class="t s9_2146">Operand 2 </span><span id="t22_2146" class="t s9_2146">Operand 3 </span><span id="t23_2146" class="t s9_2146">Operand 4 </span>
<span id="t24_2146" class="t sa_2146">A </span><span id="t25_2146" class="t sa_2146">Scalar </span><span id="t26_2146" class="t sa_2146">ModRM:reg (w) </span><span id="t27_2146" class="t sa_2146">VEX.vvvv (r) </span><span id="t28_2146" class="t sa_2146">ModRM:r/m (r) </span><span id="t29_2146" class="t sa_2146">imm8 (r) </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
